
---------- Begin Simulation Statistics ----------
final_tick                                 1200858800                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 170076                       # Simulator instruction rate (inst/s)
host_mem_usage                                4408880                       # Number of bytes of host memory used
host_op_rate                                   301530                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    13.99                       # Real time elapsed on the host
host_tick_rate                               85837013                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2379350                       # Number of instructions simulated
sim_ops                                       4218394                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.001201                       # Number of seconds simulated
sim_ticks                                  1200858800                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               504000                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 11                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             24879                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            525820                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             274580                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          504000                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           229420                       # Number of indirect misses.
system.cpu.branchPred.lookups                  568957                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   19642                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        12809                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   2652832                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  2069912                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             25009                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     422609                       # Number of branches committed
system.cpu.commit.bw_lim_events                709222                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             864                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          899888                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              2379350                       # Number of instructions committed
system.cpu.commit.committedOps                4218394                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      2587552                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.630264                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.739014                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1216988     47.03%     47.03% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       207630      8.02%     55.06% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       187260      7.24%     62.29% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       266452     10.30%     72.59% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       709222     27.41%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      2587552                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                      75825                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                17723                       # Number of function calls committed.
system.cpu.commit.int_insts                   4162235                       # Number of committed integer instructions.
system.cpu.commit.loads                        601832                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass        20843      0.49%      0.49% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          3291351     78.02%     78.52% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            1053      0.02%     78.54% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv            38199      0.91%     79.45% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           2996      0.07%     79.52% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     79.52% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt           1376      0.03%     79.55% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     79.55% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     79.55% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     79.55% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     79.55% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     79.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd            6346      0.15%     79.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     79.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           11415      0.27%     79.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     79.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt           12434      0.29%     80.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc           6715      0.16%     80.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     80.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     80.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift          1273      0.03%     80.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     80.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     80.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     80.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     80.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     80.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     80.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     80.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     80.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     80.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     80.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     80.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     80.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     80.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     80.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     80.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     80.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     80.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     80.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     80.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     80.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     80.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     80.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     80.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     80.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     80.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     80.46% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          581944     13.80%     94.25% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         210062      4.98%     99.23% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        19888      0.47%     99.70% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        12499      0.30%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           4218394                       # Class of committed instruction
system.cpu.commit.refs                         824393                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                     2379350                       # Number of Instructions Simulated
system.cpu.committedOps                       4218394                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.261751                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.261751                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued         7912                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit        33338                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified        48707                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage          4257                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles               1040775                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                5339792                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   355553                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   1325164                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  25081                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                 87214                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                      686743                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                          2165                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      242770                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                           161                       # TLB misses on write requests
system.cpu.fetch.Branches                      568957                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    294645                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       2418036                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  4829                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           16                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                        3161840                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                  149                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            8                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           883                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                   50162                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.189517                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             389614                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             294222                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.053193                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            2833787                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.983811                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.923550                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1302591     45.97%     45.97% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    86162      3.04%     49.01% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    71509      2.52%     51.53% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   101582      3.58%     55.12% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  1271943     44.88%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              2833787                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                    124085                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    68545                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)    248554400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)    248554400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)    248554400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)    248554400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)    248554400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)    248554400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)      8629600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)      8628800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)       604400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)       604400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)       604400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)       604400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)      4711600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)      4596800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)      4582400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)      4707200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)     94461200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)     94459600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)     94462800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)     94512000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total     1907496000                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                          168361                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                29605                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   453449                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.585727                       # Inst execution rate
system.cpu.iew.exec_refs                       931222                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     242756                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  706196                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                719845                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts               1081                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               645                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               253351                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             5118224                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                688466                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             35485                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               4760588                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   3305                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  7737                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  25081                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 13978                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           587                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            44764                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses          243                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           86                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       118011                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        30789                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             86                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        21350                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           8255                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   6397977                       # num instructions consuming a value
system.cpu.iew.wb_count                       4738152                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.577247                       # average fanout of values written-back
system.cpu.iew.wb_producers                   3693210                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.578254                       # insts written-back per cycle
system.cpu.iew.wb_sent                        4745452                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  7378294                       # number of integer regfile reads
system.cpu.int_regfile_writes                 4049927                       # number of integer regfile writes
system.cpu.ipc                               0.792549                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.792549                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             27333      0.57%      0.57% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               3728317     77.74%     78.31% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 1089      0.02%     78.33% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 42057      0.88%     79.21% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                4628      0.10%     79.30% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     79.30% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                1416      0.03%     79.33% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     79.33% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     79.33% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     79.33% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     79.33% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     79.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 7031      0.15%     79.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     79.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                15420      0.32%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                14289      0.30%     80.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                7344      0.15%     80.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     80.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     80.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               2411      0.05%     80.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     80.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     80.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     80.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     80.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     80.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     80.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     80.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     80.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     80.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     80.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     80.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     80.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     80.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     80.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     80.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     80.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     80.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     80.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     80.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     80.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     80.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     80.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     80.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     80.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     80.30% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               672909     14.03%     94.33% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              231629      4.83%     99.16% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           26295      0.55%     99.71% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          13908      0.29%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                4796076                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                   93793                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              188984                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses        90084                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             138563                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                4674950                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           12255673                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      4648068                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           5879565                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    5116948                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   4796076                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                1276                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          899819                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             18721                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            412                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      1330417                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       2833787                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.692462                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.664483                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1204142     42.49%     42.49% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              208768      7.37%     49.86% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              349393     12.33%     62.19% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              397414     14.02%     76.21% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              674070     23.79%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         2833787                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.597548                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                      294797                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           414                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads             13767                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             7601                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               719845                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              253351                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 1870458                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    774                       # number of misc regfile writes
system.cpu.numCycles                          3002148                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                     89                       # Number of system calls
system.cpu.rename.BlockCycles                  853104                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               5553166                       # Number of HB maps that are committed
system.cpu.rename.FullRegisterEvents              139                       # Number of times there has been no free registers
system.cpu.rename.IQFullEvents                  43637                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   405318                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                  16560                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  4472                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              13679966                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                5263252                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             6963954                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   1354324                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                  77064                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  25081                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                174397                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  1410765                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups            162294                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups          8329508                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          21563                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts               1017                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    201692                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts           1081                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                      6996612                       # The number of ROB reads
system.cpu.rob.rob_writes                    10483775                       # The number of ROB writes
system.cpu.timesIdled                            1687                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests           14                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests        18749                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops          455                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests          38778                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops              455                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued          614                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified            614                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage              114                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         9558                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         23244                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   1200858800                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              12372                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1353                       # Transaction distribution
system.membus.trans_dist::CleanEvict             8205                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1314                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1314                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         12372                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port        36930                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total        36930                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  36930                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port       962496                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total       962496                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  962496                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             13686                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   13686    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               13686                       # Request fanout histogram
system.membus.reqLayer2.occupancy            11483435                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy           29697765                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              2.5                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED   1200858800                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp               17994                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty          4131                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict             24269                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq                857                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq               2035                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp              2035                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          17994                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         8907                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side        49895                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                   58802                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side       195584                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side      1263744                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  1459328                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                             10513                       # Total snoops (count)
system.l2bus.snoopTraffic                       86912                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples              30537                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.015358                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.122976                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    30068     98.46%     98.46% # Request fanout histogram
system.l2bus.snoop_fanout::1                      469      1.54%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                30537                       # Request fanout histogram
system.l2bus.respLayer1.occupancy            20369997                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               1.7                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy             19154738                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                1.6                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             3666798                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.3                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON      1200858800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   1200858800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       290839                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           290839                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       290839                       # number of overall hits
system.cpu.icache.overall_hits::total          290839                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3805                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3805                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3805                       # number of overall misses
system.cpu.icache.overall_misses::total          3805                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    185400800                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    185400800                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    185400800                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    185400800                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       294644                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       294644                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       294644                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       294644                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.012914                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.012914                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.012914                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.012914                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 48725.571616                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 48725.571616                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 48725.571616                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 48725.571616                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          198                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 5                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    39.600000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks            3                       # number of writebacks
system.cpu.icache.writebacks::total                 3                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          750                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          750                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          750                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          750                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         3055                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3055                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         3055                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3055                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    149491200                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    149491200                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    149491200                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    149491200                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.010368                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.010368                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.010368                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.010368                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 48933.289689                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 48933.289689                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 48933.289689                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 48933.289689                       # average overall mshr miss latency
system.cpu.icache.replacements                   2799                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       290839                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          290839                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3805                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3805                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    185400800                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    185400800                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       294644                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       294644                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.012914                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.012914                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 48725.571616                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 48725.571616                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          750                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          750                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         3055                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3055                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    149491200                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    149491200                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.010368                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.010368                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 48933.289689                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 48933.289689                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1200858800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   1200858800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           253.761049                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              261976                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2799                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             93.596284                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             66400                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   253.761049                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.991254                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.991254                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           73                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          181                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            592343                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           592343                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1200858800                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   1200858800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   1200858800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       828375                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           828375                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       828375                       # number of overall hits
system.cpu.dcache.overall_hits::total          828375                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        34963                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          34963                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        34963                       # number of overall misses
system.cpu.dcache.overall_misses::total         34963                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1690665999                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1690665999                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1690665999                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1690665999                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       863338                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       863338                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       863338                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       863338                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.040497                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.040497                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.040497                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.040497                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 48355.861883                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 48355.861883                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 48355.861883                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 48355.861883                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        29179                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          320                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               719                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               2                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    40.582754                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          160                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches              1744                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks         2775                       # number of writebacks
system.cpu.dcache.writebacks::total              2775                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        22305                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        22305                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        22305                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        22305                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        12658                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        12658                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        12658                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher         4316                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        16974                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    580550799                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    580550799                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    580550799                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    253898657                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    834449456                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.014662                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.014662                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.014662                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.019661                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 45864.338679                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 45864.338679                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 45864.338679                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 58827.306997                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 49160.448686                       # average overall mshr miss latency
system.cpu.dcache.replacements                  15950                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       607869                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          607869                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        32898                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         32898                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1587580400                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1587580400                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       640767                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       640767                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.051342                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.051342                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 48257.657000                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 48257.657000                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        22275                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        22275                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        10623                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        10623                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    480351600                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    480351600                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.016579                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.016579                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 45218.073990                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 45218.073990                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       220506                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         220506                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         2065                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2065                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    103085599                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    103085599                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       222571                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       222571                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.009278                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.009278                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 49920.386925                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 49920.386925                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           30                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           30                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2035                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2035                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    100199199                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    100199199                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.009143                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.009143                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 49237.935627                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 49237.935627                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher         4316                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total         4316                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher    253898657                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total    253898657                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 58827.306997                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 58827.306997                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1200858800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1200858800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           981.424309                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              633305                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             15950                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             39.705643                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            141600                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   751.766223                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   229.658086                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.734147                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.224275                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.958422                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          233                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          791                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0            5                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1            8                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2          220                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           38                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          746                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.227539                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.772461                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1743650                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1743650                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   1200858800                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst            1027                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data            5024                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher          772                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                6823                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst           1027                       # number of overall hits
system.l2cache.overall_hits::.cpu.data           5024                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher          772                       # number of overall hits
system.l2cache.overall_hits::total               6823                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst          2026                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data          7631                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher         3544                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             13201                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         2026                       # number of overall misses
system.l2cache.overall_misses::.cpu.data         7631                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher         3544                       # number of overall misses
system.l2cache.overall_misses::total            13201                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst    137166000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data    522875200                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher    245139182                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    905180382                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    137166000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data    522875200                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher    245139182                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    905180382                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst         3053                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        12655                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher         4316                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           20024                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         3053                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        12655                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher         4316                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          20024                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.663610                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.603003                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.821131                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.659259                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.663610                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.603003                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.821131                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.659259                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 67702.862784                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 68519.879439                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 69170.198081                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 68569.076737                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 67702.862784                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 68519.879439                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 69170.198081                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 68569.076737                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.unused_prefetches                    5                       # number of HardPF blocks evicted w/o reference
system.l2cache.writebacks::.writebacks           1353                       # number of writebacks
system.l2cache.writebacks::total                 1353                       # number of writebacks
system.l2cache.demand_mshr_hits::.cpu.data           11                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::.cpu.dcache.prefetcher           13                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total             24                       # number of demand (read+write) MSHR hits
system.l2cache.overall_mshr_hits::.cpu.data           11                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::.cpu.dcache.prefetcher           13                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total            24                       # number of overall MSHR hits
system.l2cache.demand_mshr_misses::.cpu.inst         2026                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data         7620                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher         3531                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        13177                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         2026                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data         7620                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher         3531                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher          509                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        13686                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst    120958000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data    461436800                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher    216221194                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    798615994                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    120958000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data    461436800                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    216221194                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher     30232736                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    828848730                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.663610                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.602134                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.818119                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.658060                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.663610                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.602134                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.818119                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.683480                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 59702.862784                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 60556.010499                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61235.115831                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 60606.814449                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 59702.862784                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 60556.010499                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61235.115831                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher 59396.337917                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 60561.795265                       # average overall mshr miss latency
system.l2cache.replacements                      9651                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks         2778                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total         2778                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks         2778                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total         2778                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks          362                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total          362                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher          509                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total          509                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher     30232736                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total     30232736                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher 59396.337917                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total 59396.337917                       # average HardPFReq mshr miss latency
system.l2cache.ReadExReq_hits::.cpu.data          718                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total              718                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data         1317                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           1317                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data     91659600                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     91659600                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data         2035                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         2035                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.647174                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.647174                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 69597.266515                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 69597.266515                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_hits::.cpu.data            3                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_hits::total            3                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_misses::.cpu.data         1314                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         1314                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     80992400                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     80992400                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.645700                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.645700                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 61638.051750                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 61638.051750                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst         1027                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data         4306                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher          772                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total         6105                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst         2026                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data         6314                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher         3544                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total        11884                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    137166000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data    431215600                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher    245139182                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    813520782                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst         3053                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data        10620                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher         4316                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        17989                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.663610                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.594539                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.821131                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.660626                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 67702.862784                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 68295.153627                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 69170.198081                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 68455.131437                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_hits::.cpu.data            8                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::.cpu.dcache.prefetcher           13                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total           21                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         2026                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data         6306                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher         3531                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total        11863                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    120958000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data    380444400                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher    216221194                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    717623594                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.663610                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.593785                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.818119                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.659459                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 59702.862784                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 60330.542341                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61235.115831                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 60492.589901                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1200858800                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   1200858800                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             3743.600753                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  26288                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 9651                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 2.723863                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                58000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    15.521439                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   350.335920                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  2324.630006                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   921.168937                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   131.944452                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.003789                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.085531                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.567537                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.224895                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.032213                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.913965                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1169                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         2927                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0            4                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1            8                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2         1155                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3            2                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           42                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         2774                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3          104                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.285400                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.714600                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               323843                       # Number of tag accesses
system.l2cache.tags.data_accesses              323843                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   1200858800                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          129664                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          487680                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher       225984                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher        32576                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              875904                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       129664                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         129664                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks        86592                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total            86592                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst             2026                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data             7620                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher         3531                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher          509                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                13686                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks          1353                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                1353                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          107976058                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          406109361                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher    188185322                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher     27127253                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              729397994                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     107976058                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         107976058                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        72108394                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              72108394                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        72108394                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         107976058                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         406109361                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher    188185322                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher     27127253                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             801506389                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 1219551200                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                               11273948                       # Simulator instruction rate (inst/s)
host_mem_usage                                4409904                       # Number of bytes of host memory used
host_op_rate                                 19982799                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.21                       # Real time elapsed on the host
host_tick_rate                               87165111                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2416945                       # Number of instructions simulated
sim_ops                                       4285006                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000019                       # Number of seconds simulated
sim_ticks                                    18692400                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                 9667                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 52                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              1320                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             10599                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               2017                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            9667                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             7650                       # Number of indirect misses.
system.cpu.branchPred.lookups                   11772                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     387                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          750                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                     41724                       # number of cc regfile reads
system.cpu.cc_regfile_writes                    37682                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              1320                       # The number of times a branch was mispredicted
system.cpu.commit.branches                       7421                       # Number of branches committed
system.cpu.commit.bw_lim_events                 11216                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              19                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           28809                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts                37595                       # Number of instructions committed
system.cpu.commit.committedOps                  66612                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples        35909                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.855022                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.727085                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        13567     37.78%     37.78% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1         4617     12.86%     50.64% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2         2396      6.67%     57.31% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3         4113     11.45%     68.77% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        11216     31.23%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total        35909                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                        422                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                  144                       # Number of function calls committed.
system.cpu.commit.int_insts                     64792                       # Number of committed integer instructions.
system.cpu.commit.loads                          7685                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass         1656      2.49%      2.49% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu            55226     82.91%     85.39% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               0      0.00%     85.39% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               64      0.10%     85.49% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             22      0.03%     85.52% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     85.52% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             32      0.05%     85.57% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     85.57% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     85.57% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     85.57% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     85.57% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     85.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              26      0.04%     85.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     85.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              40      0.06%     85.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     85.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt              52      0.08%     85.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             26      0.04%     85.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     85.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     85.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift            28      0.04%     85.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     85.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     85.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     85.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     85.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     85.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     85.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     85.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     85.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     85.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     85.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     85.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     85.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     85.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     85.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     85.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     85.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     85.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     85.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     85.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     85.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     85.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     85.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     85.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     85.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     85.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     85.83% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead            7563     11.35%     97.18% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite           1683      2.53%     99.71% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          122      0.18%     99.89% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite           72      0.11%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total             66612                       # Class of committed instruction
system.cpu.commit.refs                           9440                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                       37595                       # Number of Instructions Simulated
system.cpu.committedOps                         66612                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.243011                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.243011                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued           16                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit            3                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified           20                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                  9002                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                 107231                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                     6026                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                     26417                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   1321                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                  1317                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                        9579                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            10                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                        3298                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             1                       # TLB misses on write requests
system.cpu.fetch.Branches                       11772                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                      7237                       # Number of cache lines fetched
system.cpu.fetch.Cycles                         33989                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   201                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                          65313                       # Number of instructions fetch has processed
system.cpu.fetch.SquashCycles                    2642                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.251910                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles               8773                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches               2404                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.397638                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples              44083                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.634190                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.799579                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    12938     29.35%     29.35% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     1062      2.41%     31.76% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     1578      3.58%     35.34% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                     2115      4.80%     40.14% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    26390     59.86%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                44083                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                       835                       # number of floating regfile reads
system.cpu.fp_regfile_writes                      504                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)      4616000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)      4616000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)      4616000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)      4616000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)      4616000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)      4616000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)        14800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)        14800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)         7200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)         6800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)         6800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)         6800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)        31200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)        31600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)        31600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)        31600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)      1356000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)      1353200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)      1352000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)      1350000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total       33290400                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                            2648                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 1439                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                     8448                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.794013                       # Inst execution rate
system.cpu.iew.exec_refs                        12868                       # number of memory reference insts executed
system.cpu.iew.exec_stores                       3298                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                    8280                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                 11749                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 20                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 4                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                 4187                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts               95422                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                  9570                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              1518                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                 83836                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                      9                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   1321                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                    16                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads              152                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation            2                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         4064                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         2433                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents              2                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         1044                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            395                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                     89643                       # num instructions consuming a value
system.cpu.iew.wb_count                         82900                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.712995                       # average fanout of values written-back
system.cpu.iew.wb_producers                     63915                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.773983                       # insts written-back per cycle
system.cpu.iew.wb_sent                          83234                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                   106397                       # number of integer regfile reads
system.cpu.int_regfile_writes                   69079                       # number of integer regfile writes
system.cpu.ipc                               0.804498                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.804498                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass              2128      2.49%      2.49% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                 69242     81.12%     83.62% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     83.62% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    74      0.09%     83.70% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                  37      0.04%     83.75% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     83.75% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  32      0.04%     83.78% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     83.78% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     83.78% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     83.78% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     83.78% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     83.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   40      0.05%     83.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     83.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  100      0.12%     83.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     83.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                   91      0.11%     84.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  34      0.04%     84.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     84.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     84.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                 50      0.06%     84.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     84.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     84.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     84.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     84.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     84.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     84.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     84.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     84.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     84.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     84.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     84.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     84.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     84.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     84.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     84.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     84.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     84.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     84.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     84.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     84.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     84.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     84.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     84.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     84.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     84.15% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                 9737     11.41%     95.56% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                3497      4.10%     99.66% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead             211      0.25%     99.91% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite             81      0.09%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                  85354                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                     678                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                1362                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses          637                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes               1284                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                  82548                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads             214389                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses        82263                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes            122949                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                      95401                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                     85354                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  21                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           28809                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               960                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              2                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        35398                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples         44083                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.936211                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.712469                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               16558     37.56%     37.56% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                3072      6.97%     44.53% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                4463     10.12%     54.65% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                6604     14.98%     69.63% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               13386     30.37%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total           44083                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.826496                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                        7237                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads                 8                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores                0                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                11749                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                4187                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                   33171                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     18                       # number of misc regfile writes
system.cpu.numCycles                            46731                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      0                       # Number of system calls
system.cpu.rename.BlockCycles                    8377                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                 88872                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                     80                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                     6983                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                     34                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                     4                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups                233914                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                 103368                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands              130886                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                     26590                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                    268                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   1321                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                   525                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    42012                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups              1304                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups           140935                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles            287                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 21                       # count of serializing insts renamed
system.cpu.rename.skidInsts                       729                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             21                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                       120114                       # The number of ROB reads
system.cpu.rob.rob_writes                      199112                       # The number of ROB writes
system.cpu.timesIdled                              24                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests          121                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops           10                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests            241                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops               10                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            4                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              4                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests           89                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           187                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED     18692400                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                 69                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           13                       # Transaction distribution
system.membus.trans_dist::CleanEvict               76                       # Transaction distribution
system.membus.trans_dist::ReadExReq                29                       # Transaction distribution
system.membus.trans_dist::ReadExResp               29                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            69                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port          285                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total          285                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                    285                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port         7104                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total         7104                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                    7104                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples                98                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                      98    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                  98                       # Request fanout histogram
system.membus.reqLayer2.occupancy               95609                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.5                       # Layer utilization (%)
system.membus.respLayer0.occupancy             211791                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              1.1                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED     18692400                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                  90                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty            33                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict               185                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq                  7                       # Transaction distribution
system.l2bus.trans_dist::UpgradeReq                 1                       # Transaction distribution
system.l2bus.trans_dist::UpgradeResp                1                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                 30                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp                30                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq             90                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side          111                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side          251                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                     362                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side         2368                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side         6592                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                     8960                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                               105                       # Total snoops (count)
system.l2bus.snoopTraffic                         832                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples                226                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.044248                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.206102                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                      216     95.58%     95.58% # Request fanout histogram
system.l2bus.snoop_fanout::1                       10      4.42%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                  226                       # Request fanout histogram
system.l2bus.respLayer1.occupancy              100000                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.5                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy               117587                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.6                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy               44400                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.2                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON        18692400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED     18692400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst         7194                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             7194                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst         7194                       # number of overall hits
system.cpu.icache.overall_hits::total            7194                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst           43                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             43                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst           43                       # number of overall misses
system.cpu.icache.overall_misses::total            43                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      2174400                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      2174400                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      2174400                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      2174400                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst         7237                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         7237                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst         7237                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         7237                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.005942                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.005942                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.005942                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.005942                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 50567.441860                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 50567.441860                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 50567.441860                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 50567.441860                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst            6                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst            6                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst           37                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           37                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst           37                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           37                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      1943200                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      1943200                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      1943200                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      1943200                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.005113                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.005113                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.005113                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.005113                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 52518.918919                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 52518.918919                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 52518.918919                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 52518.918919                       # average overall mshr miss latency
system.cpu.icache.replacements                     37                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst         7194                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            7194                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst           43                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            43                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      2174400                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      2174400                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst         7237                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         7237                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.005942                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.005942                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 50567.441860                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 50567.441860                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst            6                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst           37                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           37                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      1943200                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      1943200                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.005113                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.005113                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 52518.918919                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 52518.918919                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED     18692400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED     18692400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                4584                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                37                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            123.891892                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           95                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          159                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             14511                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            14511                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED     18692400                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED     18692400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED     18692400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        11045                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            11045                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        11045                       # number of overall hits
system.cpu.dcache.overall_hits::total           11045                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          134                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            134                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          134                       # number of overall misses
system.cpu.dcache.overall_misses::total           134                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data      7220000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total      7220000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data      7220000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total      7220000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        11179                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        11179                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        11179                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        11179                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.011987                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.011987                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.011987                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.011987                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 53880.597015                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 53880.597015                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 53880.597015                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 53880.597015                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                 7                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks           20                       # number of writebacks
system.cpu.dcache.writebacks::total                20                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           66                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           66                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           66                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           66                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data           68                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total           68                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data           68                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher           16                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total           84                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      4031600                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      4031600                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      4031600                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher       855587                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      4887187                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.006083                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.006083                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.006083                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.007514                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 59288.235294                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 59288.235294                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 59288.235294                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 53474.187500                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 58180.797619                       # average overall mshr miss latency
system.cpu.dcache.replacements                     83                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data         9331                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            9331                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           93                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            93                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      4855600                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      4855600                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data         9424                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         9424                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.009868                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.009868                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 52210.752688                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 52210.752688                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           54                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           54                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           39                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      2184400                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      2184400                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004138                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004138                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 56010.256410                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 56010.256410                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data         1714                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           1714                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           41                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           41                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      2364400                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      2364400                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data         1755                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         1755                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.023362                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.023362                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 57668.292683                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 57668.292683                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           12                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           12                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           29                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           29                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      1847200                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      1847200                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.016524                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.016524                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 63696.551724                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 63696.551724                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher           16                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total           16                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher       855587                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total       855587                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 53474.187500                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 53474.187500                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED     18692400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED     18692400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               14683                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                83                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            176.903614                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   794.093343                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   229.906657                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.775482                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.224518                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          233                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          791                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0           12                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1            9                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2          212                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           80                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          688                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.227539                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.772461                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses             22441                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses            22441                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED     18692400                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst               9                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data              13                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher            2                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                  24                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst              9                       # number of overall hits
system.l2cache.overall_hits::.cpu.data             13                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher            2                       # number of overall hits
system.l2cache.overall_hits::total                 24                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst            28                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data            54                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher           14                       # number of demand (read+write) misses
system.l2cache.demand_misses::total                96                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst           28                       # number of overall misses
system.l2cache.overall_misses::.cpu.data           54                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher           14                       # number of overall misses
system.l2cache.overall_misses::total               96                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst      1822800                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data      3832400                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher       830789                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total      6485989                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst      1822800                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data      3832400                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher       830789                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total      6485989                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst           37                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data           67                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher           16                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total             120                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst           37                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data           67                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher           16                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total            120                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.756757                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.805970                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.875000                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.800000                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.756757                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.805970                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.875000                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.800000                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst        65100                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 70970.370370                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 59342.071429                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 67562.385417                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst        65100                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 70970.370370                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 59342.071429                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 67562.385417                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks             13                       # number of writebacks
system.l2cache.writebacks::total                   13                       # number of writebacks
system.l2cache.demand_mshr_hits::.cpu.dcache.prefetcher            2                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total              2                       # number of demand (read+write) MSHR hits
system.l2cache.overall_mshr_hits::.cpu.dcache.prefetcher            2                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total             2                       # number of overall MSHR hits
system.l2cache.demand_mshr_misses::.cpu.inst           28                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data           54                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher           12                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total           94                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst           28                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data           54                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher           12                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher            4                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total           98                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst      1598800                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data      3400400                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher       684791                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total      5683991                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst      1598800                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data      3400400                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher       684791                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher       233197                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total      5917188                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.756757                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.805970                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.750000                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.783333                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.756757                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.805970                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.750000                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.816667                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst        57100                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 62970.370370                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 57065.916667                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 60467.989362                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst        57100                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 62970.370370                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 57065.916667                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher 58299.250000                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 60379.469388                       # average overall mshr miss latency
system.l2cache.replacements                        98                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks           20                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total           20                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks           20                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total           20                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks            1                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total            1                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher            4                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total            4                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher       233197                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total       233197                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher 58299.250000                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total 58299.250000                       # average HardPFReq mshr miss latency
system.l2cache.UpgradeReq_hits::.cpu.data            1                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_hits::total               1                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_accesses::.cpu.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.UpgradeReq_accesses::total            1                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.ReadExReq_hits::.cpu.data            1                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total                1                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data           29                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total             29                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data      1869600                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total      1869600                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data           30                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total           30                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.966667                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.966667                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 64468.965517                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 64468.965517                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data           29                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total           29                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data      1637600                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total      1637600                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.966667                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.966667                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 56468.965517                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 56468.965517                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst            9                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data           12                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher            2                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total           23                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst           28                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data           25                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher           14                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total           67                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst      1822800                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data      1962800                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher       830789                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total      4616389                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst           37                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data           37                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher           16                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total           90                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.756757                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.675676                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.875000                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.744444                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst        65100                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data        78512                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 59342.071429                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 68901.328358                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_hits::.cpu.dcache.prefetcher            2                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total            2                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst           28                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data           25                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher           12                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total           65                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst      1598800                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data      1762800                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher       684791                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total      4046391                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.756757                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.675676                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.750000                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.722222                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst        57100                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data        70512                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 57065.916667                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 62252.169231                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED     18692400                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED     18692400                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                    289                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                   98                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 2.948980                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    33.854422                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst  1095.558366                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1818.382765                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher  1062.429137                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher    85.775310                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.008265                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.267470                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.443941                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.259382                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.020941                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1147                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         2949                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0           12                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1           12                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2         1113                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3           10                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          106                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         2683                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3          137                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.280029                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.719971                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                 2026                       # Number of tag accesses
system.l2cache.tags.data_accesses                2026                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED     18692400                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst            1792                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data            3456                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher          768                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher          256                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total                6272                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst         1792                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total           1792                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks          832                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total              832                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst               28                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data               54                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher           12                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher            4                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                   98                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks            13                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                  13                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst           95867839                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          184887976                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher     41086217                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher     13695406                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              335537438                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst      95867839                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total          95867839                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        44510068                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              44510068                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        44510068                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst          95867839                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         184887976                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher     41086217                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher     13695406                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             380047506                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 1336968800                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 981509                       # Simulator instruction rate (inst/s)
host_mem_usage                                4412976                       # Number of bytes of host memory used
host_op_rate                                  1764428                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     2.82                       # Real time elapsed on the host
host_tick_rate                               41666496                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2765852                       # Number of instructions simulated
sim_ops                                       4972193                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000117                       # Number of seconds simulated
sim_ticks                                   117417600                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                73379                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  6                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               837                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             67573                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              40193                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           73379                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses            33186                       # Number of indirect misses.
system.cpu.branchPred.lookups                   85372                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    8779                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          708                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                    313582                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   164768                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts               867                       # The number of times a branch was mispredicted
system.cpu.commit.branches                      82314                       # Number of branches committed
system.cpu.commit.bw_lim_events                121600                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              96                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           14775                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts               348907                       # Number of instructions committed
system.cpu.commit.committedOps                 687187                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples       274270                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.505513                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.609892                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        54120     19.73%     19.73% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1        37179     13.56%     33.29% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        20505      7.48%     40.76% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        40866     14.90%     55.66% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       121600     44.34%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       274270                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                       1096                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                 8642                       # Number of function calls committed.
system.cpu.commit.int_insts                    686686                       # Number of committed integer instructions.
system.cpu.commit.loads                        116159                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass          174      0.03%      0.03% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           514850     74.92%     74.95% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            1032      0.15%     75.10% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv              119      0.02%     75.11% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             80      0.01%     75.13% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     75.13% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt            112      0.02%     75.14% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     75.14% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     75.14% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     75.14% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     75.14% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     75.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              36      0.01%     75.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     75.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              65      0.01%     75.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     75.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt              76      0.01%     75.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             93      0.01%     75.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     75.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     75.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift            25      0.00%     75.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     75.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     75.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     75.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     75.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     75.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     75.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     75.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     75.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     75.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     75.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     75.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     75.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     75.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     75.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     75.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     75.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     75.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     75.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     75.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     75.19% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          115831     16.86%     92.04% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          54104      7.87%     99.91% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          328      0.05%     99.96% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          262      0.04%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total            687187                       # Class of committed instruction
system.cpu.commit.refs                         170525                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                      348907                       # Number of Instructions Simulated
system.cpu.committedOps                        687187                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.841324                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.841324                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued           58                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit           96                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified          190                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage            22                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                  9868                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                 708246                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                    67145                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                    199843                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                    877                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                   938                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                      117518                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            56                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                       54902                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             2                       # TLB misses on write requests
system.cpu.fetch.Branches                       85372                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                     58961                       # Number of cache lines fetched
system.cpu.fetch.Cycles                        212021                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   281                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                         361620                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   35                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           198                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                    1754                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.290832                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles              65534                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches              48972                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.231911                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples             278671                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.559147                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.745984                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    76034     27.28%     27.28% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    14522      5.21%     32.50% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    13494      4.84%     37.34% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    26834      9.63%     46.97% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   147787     53.03%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               278671                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                      1356                       # number of floating regfile reads
system.cpu.fp_regfile_writes                      883                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)     34828000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)     34828000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)     34828000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)     34828000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)     34828000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)     34827600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)       232400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)       232400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)        23600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)        24000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)        23600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)        23600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)        40800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)        41200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)        41200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)        40400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)     17281200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)     17285200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)     17279600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)     17281600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total      278818400                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                           14873                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 1059                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                    82992                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.371760                       # Inst execution rate
system.cpu.iew.exec_refs                       172423                       # number of memory reference insts executed
system.cpu.iew.exec_stores                      54901                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                    5936                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                118356                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                162                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                24                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                55379                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts              701951                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                117522                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              1258                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                696216                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     20                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                    877                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                    37                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             5                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads             5359                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           11                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         2199                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         1013                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             11                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          939                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            120                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                    694444                       # num instructions consuming a value
system.cpu.iew.wb_count                        695568                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.663960                       # average fanout of values written-back
system.cpu.iew.wb_producers                    461083                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.369553                       # insts written-back per cycle
system.cpu.iew.wb_sent                         695852                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  1085264                       # number of integer regfile reads
system.cpu.int_regfile_writes                  557937                       # number of integer regfile writes
system.cpu.ipc                               1.188602                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.188602                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               428      0.06%      0.06% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                522416     74.90%     74.96% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 1034      0.15%     75.11% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                   128      0.02%     75.13% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 125      0.02%     75.15% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     75.15% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 112      0.02%     75.16% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     75.16% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     75.16% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     75.16% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     75.16% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     75.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   46      0.01%     75.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     75.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  103      0.01%     75.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     75.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  103      0.01%     75.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 100      0.01%     75.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     75.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     75.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                 57      0.01%     75.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     75.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     75.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     75.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     75.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     75.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     75.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     75.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     75.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     75.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     75.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     75.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     75.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     75.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     75.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     75.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     75.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     75.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     75.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     75.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     75.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     75.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     75.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     75.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     75.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     75.22% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               117346     16.82%     92.05% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               54737      7.85%     99.89% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead             437      0.06%     99.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            299      0.04%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                 697471                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                    1407                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                2831                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses         1331                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes               2166                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                 695636                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads            1671108                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses       694237                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes            714570                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                     701683                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                    697471                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 268                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           14775                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               323                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            172                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        18971                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples        278671                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.502847                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.342025                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               29099     10.44%     10.44% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               41389     14.85%     25.29% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               55895     20.06%     45.35% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               64860     23.27%     68.63% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               87428     31.37%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          278671                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.376036                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                       58996                       # TLB accesses on write requests
system.cpu.itb.wrMisses                            58                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads              1194                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             2202                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               118356                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               55379                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                  336265                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     63                       # number of misc regfile writes
system.cpu.numCycles                           293544                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                     33                       # Number of system calls
system.cpu.rename.BlockCycles                    6852                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                714595                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                    179                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                    67880                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                    225                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                    33                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups               1763910                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                 706176                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands              735097                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                    199976                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                    637                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                    877                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                  1343                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    20527                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups              2001                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups          1100590                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           1743                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                107                       # count of serializing insts renamed
system.cpu.rename.skidInsts                      1566                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            116                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                       854632                       # The number of ROB reads
system.cpu.rob.rob_writes                     1408381                       # The number of ROB writes
system.cpu.timesIdled                             186                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests          514                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops           25                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests           1027                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops               25                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            4                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              4                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          243                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           497                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED    117417600                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                248                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           12                       # Transaction distribution
system.membus.trans_dist::CleanEvict              231                       # Transaction distribution
system.membus.trans_dist::ReadExReq                 6                       # Transaction distribution
system.membus.trans_dist::ReadExResp                6                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           248                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port          751                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total          751                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                    751                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port        17024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total        17024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   17024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               254                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     254    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 254                       # Request fanout histogram
system.membus.reqLayer2.occupancy              218424                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer0.occupancy             548276                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.5                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED    117417600                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                 505                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty            62                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict               712                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq                  3                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                  8                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp                 8                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq            506                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side          975                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side          564                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                    1539                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        20736                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side        15232                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                    35968                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                               265                       # Total snoops (count)
system.l2bus.snoopTraffic                         832                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples                778                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.034704                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.183148                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                      751     96.53%     96.53% # Request fanout histogram
system.l2bus.snoop_fanout::1                       27      3.47%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                  778                       # Request fanout histogram
system.l2bus.respLayer1.occupancy              225600                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.2                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy               463162                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.4                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy              390399                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.3                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON       117417600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    117417600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst        58553                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            58553                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        58553                       # number of overall hits
system.cpu.icache.overall_hits::total           58553                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          408                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            408                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          408                       # number of overall misses
system.cpu.icache.overall_misses::total           408                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     16110800                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     16110800                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     16110800                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     16110800                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst        58961                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        58961                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        58961                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        58961                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.006920                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.006920                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.006920                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.006920                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 39487.254902                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 39487.254902                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 39487.254902                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 39487.254902                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst           82                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           82                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst           82                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           82                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          326                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          326                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          326                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          326                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     12282800                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     12282800                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     12282800                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     12282800                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.005529                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.005529                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.005529                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.005529                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 37677.300613                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 37677.300613                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 37677.300613                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 37677.300613                       # average overall mshr miss latency
system.cpu.icache.replacements                    325                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst        58553                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           58553                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          408                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           408                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     16110800                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     16110800                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        58961                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        58961                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.006920                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.006920                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 39487.254902                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 39487.254902                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst           82                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           82                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          326                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          326                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     12282800                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     12282800                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.005529                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.005529                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 37677.300613                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 37677.300613                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED    117417600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    117417600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               93443                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               581                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            160.831325                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          109                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           29                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          117                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            118247                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           118247                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    117417600                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    117417600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    117417600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       166219                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           166219                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       166219                       # number of overall hits
system.cpu.dcache.overall_hits::total          166219                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          270                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            270                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          270                       # number of overall misses
system.cpu.dcache.overall_misses::total           270                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     10044800                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     10044800                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     10044800                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     10044800                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       166489                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       166489                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       166489                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       166489                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.001622                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001622                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.001622                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001622                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 37202.962963                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 37202.962963                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 37202.962963                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 37202.962963                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs           93                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 5                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    18.600000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                33                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks           50                       # number of writebacks
system.cpu.dcache.writebacks::total                50                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          121                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          121                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          121                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          121                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          149                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          149                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          149                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher           39                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          188                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      5650800                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      5650800                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      5650800                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      2158758                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      7809558                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000895                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000895                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000895                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001129                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 37924.832215                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 37924.832215                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 37924.832215                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 55352.769231                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 41540.202128                       # average overall mshr miss latency
system.cpu.dcache.replacements                    188                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       111860                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          111860                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          262                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           262                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      9588400                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      9588400                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       112122                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       112122                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002337                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002337                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 36596.946565                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 36596.946565                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          121                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          121                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          141                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          141                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      5200800                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      5200800                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001258                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001258                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 36885.106383                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 36885.106383                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data        54359                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          54359                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            8                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total            8                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data       456400                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total       456400                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        54367                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        54367                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000147                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000147                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data        57050                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total        57050                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data            8                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total            8                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data       450000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total       450000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000147                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000147                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data        56250                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total        56250                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher           39                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total           39                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher      2158758                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total      2158758                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 55352.769231                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 55352.769231                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED    117417600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    117417600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              374897                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1212                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            309.320957                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   800.885200                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   223.114800                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.782114                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.217886                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          203                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          821                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0           22                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1            8                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2          173                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           99                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           18                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          704                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.198242                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.801758                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            333166                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           333166                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED    117417600                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst             173                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data              76                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher           10                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                 259                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            173                       # number of overall hits
system.l2cache.overall_hits::.cpu.data             76                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher           10                       # number of overall hits
system.l2cache.overall_hits::total                259                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst           152                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data            73                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher           29                       # number of demand (read+write) misses
system.l2cache.demand_misses::total               254                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          152                       # number of overall misses
system.l2cache.overall_misses::.cpu.data           73                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher           29                       # number of overall misses
system.l2cache.overall_misses::total              254                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst     10434800                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data      4831200                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher      2050774                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total     17316774                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst     10434800                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data      4831200                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher      2050774                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total     17316774                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst          325                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data          149                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher           39                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total             513                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst          325                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data          149                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher           39                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total            513                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.467692                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.489933                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.743590                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.495127                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.467692                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.489933                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.743590                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.495127                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst        68650                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 66180.821918                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 70716.344828                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 68176.275591                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst        68650                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 66180.821918                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 70716.344828                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 68176.275591                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks             12                       # number of writebacks
system.l2cache.writebacks::total                   12                       # number of writebacks
system.l2cache.demand_mshr_hits::.cpu.dcache.prefetcher            1                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total              1                       # number of demand (read+write) MSHR hits
system.l2cache.overall_mshr_hits::.cpu.dcache.prefetcher            1                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total             1                       # number of overall MSHR hits
system.l2cache.demand_mshr_misses::.cpu.inst          152                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data           73                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher           28                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total          253                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          152                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data           73                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher           28                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher            2                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total          255                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst      9226800                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data      4247200                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher      1799975                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total     15273975                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst      9226800                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data      4247200                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      1799975                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher       145197                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total     15419172                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.467692                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.489933                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.717949                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.493177                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.467692                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.489933                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.717949                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.497076                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 60702.631579                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 58180.821918                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 64284.821429                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 60371.442688                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 60702.631579                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 58180.821918                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 64284.821429                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher 72598.500000                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 60467.341176                       # average overall mshr miss latency
system.l2cache.replacements                       261                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks           50                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total           50                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks           50                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total           50                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks            7                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total            7                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher            2                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total            2                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher       145197                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total       145197                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher 72598.500000                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total 72598.500000                       # average HardPFReq mshr miss latency
system.l2cache.ReadExReq_hits::.cpu.data            2                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total                2                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data            6                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total              6                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data       423600                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total       423600                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data            8                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total            8                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.750000                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.750000                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data        70600                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total        70600                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data            6                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total            6                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data       375600                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total       375600                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.750000                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.750000                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data        62600                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total        62600                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst          173                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data           74                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher           10                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total          257                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst          152                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data           67                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher           29                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          248                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst     10434800                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data      4407600                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher      2050774                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     16893174                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst          325                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data          141                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher           39                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total          505                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.467692                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.475177                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.743590                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.491089                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst        68650                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 65785.074627                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 70716.344828                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 68117.637097                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_hits::.cpu.dcache.prefetcher            1                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          152                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data           67                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher           28                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          247                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst      9226800                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data      3871600                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher      1799975                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     14898375                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.467692                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.475177                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.717949                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.489109                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 60702.631579                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 57785.074627                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 64284.821429                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 60317.307692                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED    117417600                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED    117417600                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  13568                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 4357                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 3.114069                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    32.767309                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst  1122.012987                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1812.804295                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher  1043.531467                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher    84.883942                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.008000                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.273929                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.442579                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.254768                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.020724                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1080                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         3016                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0           18                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1            6                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2         1036                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3           20                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0          163                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1           33                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         2624                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3          196                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.263672                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.736328                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                 8461                       # Number of tag accesses
system.l2cache.tags.data_accesses                8461                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED    117417600                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst            9664                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data            4672                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher         1792                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher          128                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               16256                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst         9664                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total           9664                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks          768                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total              768                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst              151                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data               73                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher           28                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher            2                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                  254                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks            12                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                  12                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst           82304527                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data           39789606                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher     15261767                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher      1090126                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              138446025                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst      82304527                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total          82304527                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks         6540757                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total               6540757                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks         6540757                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst          82304527                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data          39789606                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher     15261767                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher      1090126                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             144986782                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------
