# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do ELEC374Phase1_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/jpbru/Documents/GitHub/ELEC_374 {C:/Users/jpbru/Documents/GitHub/ELEC_374/div.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:55:30 on Feb 10,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/jpbru/Documents/GitHub/ELEC_374" C:/Users/jpbru/Documents/GitHub/ELEC_374/div.v 
# -- Compiling module div
# 
# Top level modules:
# 	div
# End time: 13:55:30 on Feb 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/jpbru/Documents/GitHub/ELEC_374 {C:/Users/jpbru/Documents/GitHub/ELEC_374/div_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:55:30 on Feb 10,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/jpbru/Documents/GitHub/ELEC_374" C:/Users/jpbru/Documents/GitHub/ELEC_374/div_tb.v 
# -- Compiling module div_tb
# 
# Top level modules:
# 	div_tb
# End time: 13:55:30 on Feb 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  div_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" div_tb 
# Start time: 13:55:30 on Feb 10,2025
# Loading work.div_tb
# Loading work.div
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Test 1: 100 / 3 = Quotient:         33, Remainder:          1
# Test 2: 100 / -3 = Quotient: 4294967263, Remainder:          1
# Test 3: -100 / 3 = Quotient: 4294967263, Remainder:          1
# Test 4: -100 / -3 = Quotient:         33, Remainder:          1
# Test 5: 5 / 20 = Quotient:          0, Remainder:          5
# Test 6: 0 / 7 = Quotient:          0, Remainder:          0
# Test 7: 20 / 20 = Quotient:          1, Remainder:          0
# ** Note: $finish    : C:/Users/jpbru/Documents/GitHub/ELEC_374/div_tb.v(62)
#    Time: 80 ns  Iteration: 0  Instance: /div_tb
# 1
# Break in Module div_tb at C:/Users/jpbru/Documents/GitHub/ELEC_374/div_tb.v line 62
# End time: 13:56:58 on Feb 10,2025, Elapsed time: 0:01:28
# Errors: 0, Warnings: 0
