# Verilog

- [[DE1]]
- [[DE1-HPS]]
- function [6:0] fDecoder;
		input [3:0] inNum;
- output [6:0] HEX0 /* synthesis chip_pin = "AH28, AG28, AF28, AG27, AE28, AE27, AE26" */;
- 修改iClk pin planner,突然就不會動了
  - Assignments > remove Assigmets > Pin, location assigments (當時全清, 連device都要重設)
- Error: (vsim-3601) Iteration limit reached at time 55445 ns.
  - 電路太敏感, 跟always(*)有關，內部變數被改動後再度觸動電路，可以使其Synchronize @(posedge clk)
  - https://blog.csdn.net/u013457088/article/details/46013653
- rror (10028): Can't resolve multiple constant drivers for net "hex_en"
  - hex_en的任何改變都要在同一個always裡, 保證只改變一次
- [[FSM]]

[//begin]: # "Autogenerated link references for markdown compatibility"
[DE1]: DE1.md "DE1"
[DE1-HPS]: DE1-HPS.md "DE1-HPS"
[FSM]: FSM.md "FSM"
[//end]: # "Autogenerated link references"