{
  "module_name": "bfa.h",
  "hash_id": "7073f456939d5ed2bb3e834d6f4c0e63f71414354de3670251f9612ad19b42b0",
  "original_prompt": "Ingested from linux-6.6.14/drivers/scsi/bfa/bfa.h",
  "human_readable_source": " \n \n#ifndef __BFA_H__\n#define __BFA_H__\n\n#include \"bfad_drv.h\"\n#include \"bfa_cs.h\"\n#include \"bfa_plog.h\"\n#include \"bfa_defs_svc.h\"\n#include \"bfi.h\"\n#include \"bfa_ioc.h\"\n\nstruct bfa_s;\n\ntypedef void (*bfa_isr_func_t) (struct bfa_s *bfa, struct bfi_msg_s *m);\ntypedef void (*bfa_cb_cbfn_status_t) (void *cbarg, bfa_status_t status);\n\n \nvoid bfa_isr_unhandled(struct bfa_s *bfa, struct bfi_msg_s *m);\n\n \n#define BFA_REQQ_NELEMS_MIN\t(4)\n#define BFA_RSPQ_NELEMS_MIN\t(4)\n\n#define bfa_reqq_pi(__bfa, __reqq)\t((__bfa)->iocfc.req_cq_pi[__reqq])\n#define bfa_reqq_ci(__bfa, __reqq)\t\t\t\t\t\\\n\t(*(u32 *)((__bfa)->iocfc.req_cq_shadow_ci[__reqq].kva))\n\n#define bfa_reqq_full(__bfa, __reqq)\t\t\t\t\\\n\t(((bfa_reqq_pi(__bfa, __reqq) + 1) &\t\t\t\\\n\t  ((__bfa)->iocfc.cfg.drvcfg.num_reqq_elems - 1)) ==\t\\\n\t bfa_reqq_ci(__bfa, __reqq))\n\n#define bfa_reqq_next(__bfa, __reqq)\t\t\t\t\t\\\n\t(bfa_reqq_full(__bfa, __reqq) ? NULL :\t\t\t\t\\\n\t ((void *)((struct bfi_msg_s *)((__bfa)->iocfc.req_cq_ba[__reqq].kva) \\\n\t\t   + bfa_reqq_pi((__bfa), (__reqq)))))\n\n#define bfa_reqq_produce(__bfa, __reqq, __mh)  do {\t\t\t\\\n\t\t(__mh).mtag.h2i.qid     = (__bfa)->iocfc.hw_qid[__reqq];\\\n\t\t(__bfa)->iocfc.req_cq_pi[__reqq]++;\t\t\t\\\n\t\t(__bfa)->iocfc.req_cq_pi[__reqq] &=\t\t\t\\\n\t\t\t((__bfa)->iocfc.cfg.drvcfg.num_reqq_elems - 1); \\\n\t\twritel((__bfa)->iocfc.req_cq_pi[__reqq],\t\t\\\n\t\t\t(__bfa)->iocfc.bfa_regs.cpe_q_pi[__reqq]);\t\\\n\t\t} while (0)\n\n#define bfa_rspq_pi(__bfa, __rspq)\t\t\t\t\t\\\n\t(*(u32 *)((__bfa)->iocfc.rsp_cq_shadow_pi[__rspq].kva))\n\n#define bfa_rspq_ci(__bfa, __rspq)\t((__bfa)->iocfc.rsp_cq_ci[__rspq])\n#define bfa_rspq_elem(__bfa, __rspq, __ci)\t\t\t\t\\\n\t(&((struct bfi_msg_s *)((__bfa)->iocfc.rsp_cq_ba[__rspq].kva))[__ci])\n\n#define CQ_INCR(__index, __size) do {\t\t\t\\\n\t(__index)++;\t\t\t\t\t\\\n\t(__index) &= ((__size) - 1);\t\t\t\\\n} while (0)\n\n \nenum {\n\tBFA_REQQ_IOC\t= 0,\t \n\tBFA_REQQ_FCXP\t= 0,\t \n\tBFA_REQQ_LPS\t= 0,\t \n\tBFA_REQQ_PORT\t= 0,\t \n\tBFA_REQQ_FLASH\t= 0,\t \n\tBFA_REQQ_DIAG\t= 0,\t \n\tBFA_REQQ_RPORT\t= 0,\t \n\tBFA_REQQ_SBOOT\t= 0,\t \n\tBFA_REQQ_QOS_LO\t= 1,\t \n\tBFA_REQQ_QOS_MD\t= 2,\t \n\tBFA_REQQ_QOS_HI\t= 3,\t \n};\n\nstatic inline void\nbfa_reqq_winit(struct bfa_reqq_wait_s *wqe, void (*qresume) (void *cbarg),\n\t       void *cbarg)\n{\n\twqe->qresume = qresume;\n\twqe->cbarg = cbarg;\n}\n\n#define bfa_reqq(__bfa, __reqq)\t(&(__bfa)->reqq_waitq[__reqq])\n\n \n#define bfa_reqq_wait(__bfa, __reqq, __wqe) do {\t\t\t\\\n\t\t\t\t\t\t\t\t\t\\\n\t\tstruct list_head *waitq = bfa_reqq(__bfa, __reqq);      \\\n\t\t\t\t\t\t\t\t\t\\\n\t\tWARN_ON(((__reqq) >= BFI_IOC_MAX_CQS));\t\t\t\\\n\t\tWARN_ON(!((__wqe)->qresume && (__wqe)->cbarg));\t\t\\\n\t\t\t\t\t\t\t\t\t\\\n\t\tlist_add_tail(&(__wqe)->qe, waitq);      \\\n\t} while (0)\n\n#define bfa_reqq_wcancel(__wqe)\tlist_del(&(__wqe)->qe)\n\n#define bfa_cb_queue(__bfa, __hcb_qe, __cbfn, __cbarg) do {\t\\\n\t\t(__hcb_qe)->cbfn  = (__cbfn);      \\\n\t\t(__hcb_qe)->cbarg = (__cbarg);      \\\n\t\t(__hcb_qe)->pre_rmv = BFA_FALSE;\t\t\\\n\t\tlist_add_tail(&(__hcb_qe)->qe, &(__bfa)->comp_q);      \\\n\t} while (0)\n\n#define bfa_cb_dequeue(__hcb_qe)\tlist_del(&(__hcb_qe)->qe)\n\n#define bfa_cb_queue_once(__bfa, __hcb_qe, __cbfn, __cbarg) do {\t\\\n\t\t(__hcb_qe)->cbfn  = (__cbfn);      \\\n\t\t(__hcb_qe)->cbarg = (__cbarg);      \\\n\t\tif (!(__hcb_qe)->once) {      \\\n\t\t\tlist_add_tail(&(__hcb_qe)->qe, &(__bfa)->comp_q);      \\\n\t\t\t(__hcb_qe)->once = BFA_TRUE;\t\t\t\\\n\t\t}\t\t\t\t\t\t\t\\\n\t} while (0)\n\n#define bfa_cb_queue_status(__bfa, __hcb_qe, __status) do {\t\t\\\n\t\t(__hcb_qe)->fw_status = (__status);\t\t\t\\\n\t\tlist_add_tail(&(__hcb_qe)->qe, &(__bfa)->comp_q);\t\\\n} while (0)\n\n#define bfa_cb_queue_done(__hcb_qe) do {\t\\\n\t\t(__hcb_qe)->once = BFA_FALSE;\t\\\n\t} while (0)\n\n\n \nstruct bfa_pciid_s {\n\tu16\tdevice_id;\n\tu16\tvendor_id;\n};\n\nextern char     bfa_version[];\n\nstruct bfa_iocfc_regs_s {\n\tvoid __iomem\t*intr_status;\n\tvoid __iomem\t*intr_mask;\n\tvoid __iomem\t*cpe_q_pi[BFI_IOC_MAX_CQS];\n\tvoid __iomem\t*cpe_q_ci[BFI_IOC_MAX_CQS];\n\tvoid __iomem\t*cpe_q_ctrl[BFI_IOC_MAX_CQS];\n\tvoid __iomem\t*rme_q_ci[BFI_IOC_MAX_CQS];\n\tvoid __iomem\t*rme_q_pi[BFI_IOC_MAX_CQS];\n\tvoid __iomem\t*rme_q_ctrl[BFI_IOC_MAX_CQS];\n};\n\n \n#define BFA_MSIX_MAX_VECTORS\t22\ntypedef void (*bfa_msix_handler_t)(struct bfa_s *bfa, int vec);\nstruct bfa_msix_s {\n\tint\tnvecs;\n\tbfa_msix_handler_t handler[BFA_MSIX_MAX_VECTORS];\n};\n\n \nstruct bfa_hwif_s {\n\tvoid (*hw_reginit)(struct bfa_s *bfa);\n\tvoid (*hw_reqq_ack)(struct bfa_s *bfa, int reqq);\n\tvoid (*hw_rspq_ack)(struct bfa_s *bfa, int rspq, u32 ci);\n\tvoid (*hw_msix_init)(struct bfa_s *bfa, int nvecs);\n\tvoid (*hw_msix_ctrl_install)(struct bfa_s *bfa);\n\tvoid (*hw_msix_queue_install)(struct bfa_s *bfa);\n\tvoid (*hw_msix_uninstall)(struct bfa_s *bfa);\n\tvoid (*hw_isr_mode_set)(struct bfa_s *bfa, bfa_boolean_t msix);\n\tvoid (*hw_msix_getvecs)(struct bfa_s *bfa, u32 *vecmap,\n\t\t\t\tu32 *nvecs, u32 *maxvec);\n\tvoid (*hw_msix_get_rme_range) (struct bfa_s *bfa, u32 *start,\n\t\t\t\t       u32 *end);\n\tint\tcpe_vec_q0;\n\tint\trme_vec_q0;\n};\ntypedef void (*bfa_cb_iocfc_t) (void *cbarg, enum bfa_status status);\n\nstruct bfa_faa_cbfn_s {\n\tbfa_cb_iocfc_t\tfaa_cbfn;\n\tvoid\t\t*faa_cbarg;\n};\n\n#define BFA_FAA_ENABLED\t\t1\n#define BFA_FAA_DISABLED\t2\n\n \nstruct bfa_faa_attr_s {\n\twwn_t\tfaa;\n\tu8\tfaa_state;\n\tu8\tpwwn_source;\n\tu8\trsvd[6];\n};\n\nstruct bfa_faa_args_s {\n\tstruct bfa_faa_attr_s\t*faa_attr;\n\tstruct bfa_faa_cbfn_s\tfaa_cb;\n\tu8\t\t\tfaa_state;\n\tbfa_boolean_t\t\tbusy;\n};\n\nstruct bfa_iocfc_s {\n\tbfa_fsm_t\t\tfsm;\n\tstruct bfa_s\t\t*bfa;\n\tstruct bfa_iocfc_cfg_s\tcfg;\n\tu32\t\treq_cq_pi[BFI_IOC_MAX_CQS];\n\tu32\t\trsp_cq_ci[BFI_IOC_MAX_CQS];\n\tu8\t\thw_qid[BFI_IOC_MAX_CQS];\n\tstruct bfa_cb_qe_s\tinit_hcb_qe;\n\tstruct bfa_cb_qe_s\tstop_hcb_qe;\n\tstruct bfa_cb_qe_s\tdis_hcb_qe;\n\tstruct bfa_cb_qe_s\ten_hcb_qe;\n\tstruct bfa_cb_qe_s\tstats_hcb_qe;\n\tbfa_boolean_t\t\tsubmod_enabled;\n\tbfa_boolean_t\t\tcb_reqd;\t \n\tbfa_status_t\t\top_status;\t \n\n\tstruct bfa_dma_s\tcfg_info;\n\tstruct bfi_iocfc_cfg_s *cfginfo;\n\tstruct bfa_dma_s\tcfgrsp_dma;\n\tstruct bfi_iocfc_cfgrsp_s *cfgrsp;\n\tstruct bfa_dma_s\treq_cq_ba[BFI_IOC_MAX_CQS];\n\tstruct bfa_dma_s\treq_cq_shadow_ci[BFI_IOC_MAX_CQS];\n\tstruct bfa_dma_s\trsp_cq_ba[BFI_IOC_MAX_CQS];\n\tstruct bfa_dma_s\trsp_cq_shadow_pi[BFI_IOC_MAX_CQS];\n\tstruct bfa_iocfc_regs_s\tbfa_regs;\t \n\tstruct bfa_hwif_s\thwif;\n\tbfa_cb_iocfc_t\t\tupdateq_cbfn;  \n\tvoid\t\t\t*updateq_cbarg;\t \n\tu32\tintr_mask;\n\tstruct bfa_faa_args_s\tfaa_args;\n\tstruct bfa_mem_dma_s\tioc_dma;\n\tstruct bfa_mem_dma_s\tiocfc_dma;\n\tstruct bfa_mem_dma_s\treqq_dma[BFI_IOC_MAX_CQS];\n\tstruct bfa_mem_dma_s\trspq_dma[BFI_IOC_MAX_CQS];\n\tstruct bfa_mem_kva_s\tkva_seg;\n};\n\n#define BFA_MEM_IOC_DMA(_bfa)\t\t(&((_bfa)->iocfc.ioc_dma))\n#define BFA_MEM_IOCFC_DMA(_bfa)\t\t(&((_bfa)->iocfc.iocfc_dma))\n#define BFA_MEM_REQQ_DMA(_bfa, _qno)\t(&((_bfa)->iocfc.reqq_dma[(_qno)]))\n#define BFA_MEM_RSPQ_DMA(_bfa, _qno)\t(&((_bfa)->iocfc.rspq_dma[(_qno)]))\n#define BFA_MEM_IOCFC_KVA(_bfa)\t\t(&((_bfa)->iocfc.kva_seg))\n\n#define bfa_fn_lpu(__bfa)\t\\\n\tbfi_fn_lpu(bfa_ioc_pcifn(&(__bfa)->ioc), bfa_ioc_portid(&(__bfa)->ioc))\n#define bfa_msix_init(__bfa, __nvecs)\t\t\t\t\t\\\n\t((__bfa)->iocfc.hwif.hw_msix_init(__bfa, __nvecs))\n#define bfa_msix_ctrl_install(__bfa)\t\t\t\t\t\\\n\t((__bfa)->iocfc.hwif.hw_msix_ctrl_install(__bfa))\n#define bfa_msix_queue_install(__bfa)\t\t\t\t\t\\\n\t((__bfa)->iocfc.hwif.hw_msix_queue_install(__bfa))\n#define bfa_msix_uninstall(__bfa)\t\t\t\t\t\\\n\t((__bfa)->iocfc.hwif.hw_msix_uninstall(__bfa))\n#define bfa_isr_rspq_ack(__bfa, __queue, __ci)\t\t\t\t\\\n\t((__bfa)->iocfc.hwif.hw_rspq_ack(__bfa, __queue, __ci))\n#define bfa_isr_reqq_ack(__bfa, __queue) do {\t\t\t\t\\\n\tif ((__bfa)->iocfc.hwif.hw_reqq_ack)\t\t\t\t\\\n\t\t(__bfa)->iocfc.hwif.hw_reqq_ack(__bfa, __queue);\t\\\n} while (0)\n#define bfa_isr_mode_set(__bfa, __msix) do {\t\t\t\t\\\n\tif ((__bfa)->iocfc.hwif.hw_isr_mode_set)\t\t\t\\\n\t\t(__bfa)->iocfc.hwif.hw_isr_mode_set(__bfa, __msix);\t\\\n} while (0)\n#define bfa_msix_getvecs(__bfa, __vecmap, __nvecs, __maxvec)\t\t\\\n\t((__bfa)->iocfc.hwif.hw_msix_getvecs(__bfa, __vecmap,\t\t\\\n\t\t\t\t\t__nvecs, __maxvec))\n#define bfa_msix_get_rme_range(__bfa, __start, __end)\t\t\t\\\n\t((__bfa)->iocfc.hwif.hw_msix_get_rme_range(__bfa, __start, __end))\n#define bfa_msix(__bfa, __vec)\t\t\t\t\t\t\\\n\t((__bfa)->msix.handler[__vec](__bfa, __vec))\n\n \nvoid bfa_iocfc_meminfo(struct bfa_iocfc_cfg_s *cfg,\n\t\t\tstruct bfa_meminfo_s *meminfo,\n\t\t\tstruct bfa_s *bfa);\nvoid bfa_iocfc_attach(struct bfa_s *bfa, void *bfad,\n\t\t      struct bfa_iocfc_cfg_s *cfg,\n\t\t      struct bfa_pcidev_s *pcidev);\nvoid bfa_iocfc_init(struct bfa_s *bfa);\nvoid bfa_iocfc_start(struct bfa_s *bfa);\nvoid bfa_iocfc_stop(struct bfa_s *bfa);\nvoid bfa_iocfc_isr(void *bfa, struct bfi_mbmsg_s *msg);\nvoid bfa_iocfc_set_snsbase(struct bfa_s *bfa, int seg_no, u64 snsbase_pa);\nbfa_boolean_t bfa_iocfc_is_operational(struct bfa_s *bfa);\nvoid bfa_iocfc_reset_queues(struct bfa_s *bfa);\n\nvoid bfa_msix_all(struct bfa_s *bfa, int vec);\nvoid bfa_msix_reqq(struct bfa_s *bfa, int vec);\nvoid bfa_msix_rspq(struct bfa_s *bfa, int vec);\nvoid bfa_msix_lpu_err(struct bfa_s *bfa, int vec);\n\nvoid bfa_hwcb_reginit(struct bfa_s *bfa);\nvoid bfa_hwcb_rspq_ack(struct bfa_s *bfa, int rspq, u32 ci);\nvoid bfa_hwcb_msix_init(struct bfa_s *bfa, int nvecs);\nvoid bfa_hwcb_msix_ctrl_install(struct bfa_s *bfa);\nvoid bfa_hwcb_msix_queue_install(struct bfa_s *bfa);\nvoid bfa_hwcb_msix_uninstall(struct bfa_s *bfa);\nvoid bfa_hwcb_isr_mode_set(struct bfa_s *bfa, bfa_boolean_t msix);\nvoid bfa_hwcb_msix_getvecs(struct bfa_s *bfa, u32 *vecmap, u32 *nvecs,\n\t\t\t   u32 *maxvec);\nvoid bfa_hwcb_msix_get_rme_range(struct bfa_s *bfa, u32 *start,\n\t\t\t\t u32 *end);\nvoid bfa_hwct_reginit(struct bfa_s *bfa);\nvoid bfa_hwct2_reginit(struct bfa_s *bfa);\nvoid bfa_hwct_reqq_ack(struct bfa_s *bfa, int rspq);\nvoid bfa_hwct_rspq_ack(struct bfa_s *bfa, int rspq, u32 ci);\nvoid bfa_hwct2_rspq_ack(struct bfa_s *bfa, int rspq, u32 ci);\nvoid bfa_hwct_msix_init(struct bfa_s *bfa, int nvecs);\nvoid bfa_hwct_msix_ctrl_install(struct bfa_s *bfa);\nvoid bfa_hwct_msix_queue_install(struct bfa_s *bfa);\nvoid bfa_hwct_msix_uninstall(struct bfa_s *bfa);\nvoid bfa_hwct_isr_mode_set(struct bfa_s *bfa, bfa_boolean_t msix);\nvoid bfa_hwct_msix_getvecs(struct bfa_s *bfa, u32 *vecmap, u32 *nvecs,\n\t\t\t   u32 *maxvec);\nvoid bfa_hwct_msix_get_rme_range(struct bfa_s *bfa, u32 *start,\n\t\t\t\t u32 *end);\nvoid bfa_iocfc_get_bootwwns(struct bfa_s *bfa, u8 *nwwns, wwn_t *wwns);\nint bfa_iocfc_get_pbc_vports(struct bfa_s *bfa,\n\t\t\t\tstruct bfi_pbc_vport_s *pbc_vport);\n\n\n \n#define bfa_stats(_mod, _stats)\t((_mod)->stats._stats++)\n#define bfa_ioc_get_stats(__bfa, __ioc_stats)\t\t\\\n\tbfa_ioc_fetch_stats(&(__bfa)->ioc, __ioc_stats)\n#define bfa_ioc_clear_stats(__bfa)\t\t\\\n\tbfa_ioc_clr_stats(&(__bfa)->ioc)\n#define bfa_get_nports(__bfa)\t\t\t\\\n\tbfa_ioc_get_nports(&(__bfa)->ioc)\n#define bfa_get_adapter_manufacturer(__bfa, __manufacturer)\t\t\\\n\tbfa_ioc_get_adapter_manufacturer(&(__bfa)->ioc, __manufacturer)\n#define bfa_get_adapter_model(__bfa, __model)\t\t\t\\\n\tbfa_ioc_get_adapter_model(&(__bfa)->ioc, __model)\n#define bfa_get_adapter_serial_num(__bfa, __serial_num)\t\t\t\\\n\tbfa_ioc_get_adapter_serial_num(&(__bfa)->ioc, __serial_num)\n#define bfa_get_adapter_fw_ver(__bfa, __fw_ver)\t\t\t\\\n\tbfa_ioc_get_adapter_fw_ver(&(__bfa)->ioc, __fw_ver)\n#define bfa_get_adapter_optrom_ver(__bfa, __optrom_ver)\t\t\t\\\n\tbfa_ioc_get_adapter_optrom_ver(&(__bfa)->ioc, __optrom_ver)\n#define bfa_get_pci_chip_rev(__bfa, __chip_rev)\t\t\t\\\n\tbfa_ioc_get_pci_chip_rev(&(__bfa)->ioc, __chip_rev)\n#define bfa_get_ioc_state(__bfa)\t\t\\\n\tbfa_ioc_get_state(&(__bfa)->ioc)\n#define bfa_get_type(__bfa)\t\t\t\\\n\tbfa_ioc_get_type(&(__bfa)->ioc)\n#define bfa_get_mac(__bfa)\t\t\t\\\n\tbfa_ioc_get_mac(&(__bfa)->ioc)\n#define bfa_get_mfg_mac(__bfa)\t\t\t\\\n\tbfa_ioc_get_mfg_mac(&(__bfa)->ioc)\n#define bfa_get_fw_clock_res(__bfa)\t\t\\\n\t((__bfa)->iocfc.cfgrsp->fwcfg.fw_tick_res)\n\n \n#define bfa_get_lun_mask(__bfa)\t\t\t\t\t\\\n\t((&(__bfa)->modules.dconf_mod)->min_cfg) ? NULL :\t\\\n\t (&(BFA_DCONF_MOD(__bfa)->dconf->lun_mask))\n\n#define bfa_get_lun_mask_list(_bfa)\t\t\t\t\\\n\t((&(_bfa)->modules.dconf_mod)->min_cfg) ? NULL :\t\\\n\t (bfa_get_lun_mask(_bfa)->lun_list)\n\n#define bfa_get_lun_mask_status(_bfa)\t\t\t\t\\\n\t(((&(_bfa)->modules.dconf_mod)->min_cfg)\t\t\\\n\t ? BFA_LUNMASK_MINCFG : ((bfa_get_lun_mask(_bfa))->status))\n\nvoid bfa_get_pciids(struct bfa_pciid_s **pciids, int *npciids);\nvoid bfa_cfg_get_default(struct bfa_iocfc_cfg_s *cfg);\nvoid bfa_cfg_get_min(struct bfa_iocfc_cfg_s *cfg);\nvoid bfa_cfg_get_meminfo(struct bfa_iocfc_cfg_s *cfg,\n\t\t\tstruct bfa_meminfo_s *meminfo,\n\t\t\tstruct bfa_s *bfa);\nvoid bfa_attach(struct bfa_s *bfa, void *bfad, struct bfa_iocfc_cfg_s *cfg,\n\t\tstruct bfa_meminfo_s *meminfo,\n\t\tstruct bfa_pcidev_s *pcidev);\nvoid bfa_detach(struct bfa_s *bfa);\nvoid bfa_cb_init(void *bfad, bfa_status_t status);\nvoid bfa_cb_updateq(void *bfad, bfa_status_t status);\n\nbfa_boolean_t bfa_intx(struct bfa_s *bfa);\nvoid bfa_isr_enable(struct bfa_s *bfa);\nvoid bfa_isr_disable(struct bfa_s *bfa);\n\nvoid bfa_comp_deq(struct bfa_s *bfa, struct list_head *comp_q);\nvoid bfa_comp_process(struct bfa_s *bfa, struct list_head *comp_q);\nvoid bfa_comp_free(struct bfa_s *bfa, struct list_head *comp_q);\n\ntypedef void (*bfa_cb_ioc_t) (void *cbarg, enum bfa_status status);\nvoid bfa_iocfc_get_attr(struct bfa_s *bfa, struct bfa_iocfc_attr_s *attr);\n\n\nbfa_status_t bfa_iocfc_israttr_set(struct bfa_s *bfa,\n\t\t\t\t   struct bfa_iocfc_intr_attr_s *attr);\n\nvoid bfa_iocfc_enable(struct bfa_s *bfa);\nvoid bfa_iocfc_disable(struct bfa_s *bfa);\n#define bfa_timer_start(_bfa, _timer, _timercb, _arg, _timeout)\t\t\\\n\tbfa_timer_begin(&(_bfa)->timer_mod, _timer, _timercb, _arg, _timeout)\n\nstruct bfa_cb_pending_q_s {\n\tstruct bfa_cb_qe_s\thcb_qe;\n\tvoid\t\t\t*data;   \n};\n\n \n#define bfa_pending_q_init(__qe, __cbfn, __cbarg, __data) do {\t\\\n\tbfa_q_qe_init(&((__qe)->hcb_qe.qe));\t\t\t\\\n\t(__qe)->hcb_qe.cbfn = (__cbfn);\t\t\t\t\\\n\t(__qe)->hcb_qe.cbarg = (__cbarg);\t\t\t\\\n\t(__qe)->hcb_qe.pre_rmv = BFA_TRUE;\t\t\t\\\n\t(__qe)->data = (__data);\t\t\t\t\\\n} while (0)\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}