// Seed: 3099745475
`define pp_4 0
`define pp_5 0
`timescale 1ps / 1ps
module module_0 (
    inout logic id_0,
    input logic id_1,
    output logic id_2,
    input id_3
);
  logic id_4;
endmodule
