<!-- Copyright (C) 2021-2023 by Arm Limited. All rights reserved. -->

<counter_set count="4" name="ARMv8R_Cortex_R52X_cnt"/>
<category counter_set="ARMv8R_Cortex_R52X_cnt" name="Cortex-R52+" per_cpu="yes" supports_event_based_sampling="yes">
    <event event="0x00" title="Instructions (Executed)" name="Increment PMSWINC Register" description="The counter increments on writes to the PMSWINC register" units="instructions"/>
    <event event="0x01" title="L1 Instruction Cache" name="Refill" description="The counter counts each access counted by &apos;L1 Instruction Cache: Access&apos; that causes a demand refill of any of the Level 1 caches outside the Level 1 caches of this PE. A refill includes any access that causes data to be fetched from outside the cache, even if the data is ultimately not allocated into the cache. For example, data might be fetched into a buffer but then discarded, rather than being allocated into a cache. These buffers are treated as part of the cache. If the cache is shared, only events attributable to this PE are counted. If the cache is not shared, all events are counted."/>
    <event event="0x03" title="L1 Data Cache" name="Refill" description="The counter counts each access counted by &apos;L1 Data Cache: Access&apos; that causes a demand refill of at least the Level 1 data or unified cache from outside the Level 1 cache. Each access to a cache line that causes a new linefill is counted, including those from instructions that generate multiple accesses, such as load or store multiples, and PUSH and POP instructions. In particular, the counter counts accesses to the Level 1 cache that cause a refill that is satisfied by another Level 1 data or unified cache, or a Level 2 cache, or memory. A refill includes any access that causes data to be fetched from outside the cache, even if the data is ultimately not allocated into the cache. For example, data might be fetched into a buffer but then discarded, rather than being allocated into a cache. These buffers are treated as part of the cache."/>
    <event event="0x04" title="L1 Data Cache" name="Access" description="The counter counts each memory read operation or memory write operation that causes a cache access to at least the Level 1 data or unified cache. If the cache is shared, only events attributable to this PE are counted. If the cache is not shared, all events are counted. Each access to a cache line is counted including the multiple accesses of instructions, such as LDM or STM. Each access to other Level 1 data or unified memory structures, for example refill buffers, write buffers, and write-back buffers, is also counted."/>
    <event event="0x06" title="Instructions (Executed)" name="Load" description="The counter increments for every executed memory-reading instruction" units="instructions"/>
    <event event="0x07" title="Instructions (Executed)" name="Store" description="The counter increments for every executed memory-writing instruction. DC ZVA is counted as a store. The counter does not increment for a Store-Exclusive instruction that fails." units="instructions"/>
    <event event="0x08" title="Instructions (Executed)" name="All" description="The counter increments for every architecturally executed instruction" units="instructions"/>
    <event event="0x09" title="Exceptions" name="Taken" description="The counter increments for each exception taken" units="exceptions"/>
    <event event="0x0a" title="Instructions (Executed)" name="Exception Returns" description="The counter increments for each executed exception return instruction" units="instructions"/>
    <event event="0x0b" title="Instructions (Executed)" name="Write to CONTEXTIDR" description="The counter increments for every write to the CONTEXTIDR" units="instructions"/>
    <event event="0x0c" title="Instructions (Executed)" name="Write to PC" description="The counter increments for every software change of the PC. This includes all: Branch instructions, memory reading instructions that explicitly write to the PC, Data processing instructions that explicitly write to the PC, and Exception return instructions." units="instructions"/>
    <event event="0x0d" title="Instructions (Executed)" name="Branch (Immediate)" description="The counter counts all immediate branch instructions that are architecturally executed" units="instructions"/>
    <event event="0x0e" title="Instructions (Executed)" name="Branch (Return)" description="The counter counts all procedure return instructions that are architecturally executed" units="instructions"/>
    <event event="0x0f" title="Instructions (Executed)" name="Unaligned Load/Store" description="The counter counts each memory-reading instruction or memory-writing instruction access that would generate an Alignment fault when Alignment fault checking is enabled" units="instructions"/>
    <event event="0x10" title="Branch Predictor" name="Mispredictions" description="The counter counts each correction to the predicted program flow that occurs because of a misprediction from, or no prediction from, a change in control flow that the branch prediction resources are capable of predicting"/>
    <event counter="ARMv8R_Cortex_R52X_ccnt" event="0x11" title="Cycles" name="CPU Cycles" description="The counter increments on every cycle" units="cycles"/>
    <event event="0x12" title="Branch Predictor" name="Possible Predictions" description="The counter counts every branch or other change in the program flow that the branch prediction resources are capable of predicting"/>
    <event event="0x13" title="Memory" name="Access" description="The counter counts memory read operations and memory write operations that the PE made. The counter increments whether the access results in an access to a Level 1 data or unified cache, a Level 2 data or unified cache, or neither of these."/>
    <event event="0x14" title="L1 Instruction Cache" name="Access" description="The counter counts attributable instruction memory accesses that access at least the Level 1 instruction or unified cache. Each access to other Level 1 instruction memory structures, such as refill buffers, is also counted."/>
    <event event="0x19" title="Bus" name="Access" description="The counter counts memory read operations and memory write operations that access outside of the boundary of the PE and its closely-coupled caches. Where this boundary lies with respect to any implemented caches is IMPLEMENTATION DEFINED."/>
    <event event="0x1a" title="Errors" name="Memory" description="The counter counts every occurrence of a memory error signaled by a memory closely coupled to this PE. The definition of local memories is IMPLEMENTATION DEFINED but includes caches, tightly-coupled memories, and TLB arrays."/>
    <event event="0x1b" title="Instructions (Speculated)" name="All" description="The counter counts instructions that are speculatively executed by the PE. This includes instructions that are subsequently not architecturally executed." units="instructions"/>
    <event event="0x1d" title="Cycles" name="Bus Cycles" description="The counter increments on every cycle of the interface at the boundary of the PE and its closely-coupled caches. Where this boundary lies with respect to any implemented caches is IMPLEMENTATION DEFINED."/>
    <event event="0x21" title="Instructions (Executed)" name="Branch (Any)" description="The counter counts all branches on the architecturally executed path that would incur cost if mispredicted" units="instructions"/>
    <event event="0x22" title="Instructions (Executed)" name="Branch (Mispredicted)" description="The counter counts all instructions counted by &apos;Instructions (Executed): Branch (Any)&apos; that were not correctly predicted" units="instructions"/>
    <event event="0x23" title="Stalls" name="Frontend" description="The counter counts every cycle counted by the &apos;Cycles: CPU Cycles&apos; event on which no operation was issued because there are no operations available to issue for this PE from the frontend" units="cycles"/>
    <event event="0x24" title="Stalls" name="Backend" description="The counter counts every cycle counted by the &apos;Cycles: CPU Cycles&apos; event on which no operation was issued because either: The backend is unable to accept any of the operations available for issue for this PE, OR the backend is unable to accept any operations" units="cycles"/>
    <event event="0x60" title="Bus" name="Access (due to read)" description="As &apos;Bus: Access&apos;, but counts only memory-read operations that access outside the boundary of the PE and its closely-coupled caches"/>
    <event event="0x61" title="Bus" name="Access (due to write)" description="As &apos;Bus: Access&apos;, but counts only memory-write operations that access outside the boundary of the PE and its closely-coupled caches"/>
    <event event="0x82" title="Exceptions" name="SVC" description="As &apos;Exceptions: Taken&apos;, but counts only those exceptions taken locally that are Supervisor Call exceptions" units="exceptions"/>
    <event event="0x86" title="Exceptions" name="IRQ" description="As &apos;Exceptions: Taken&apos;, but counts only those exceptions taken locally that are IRQ or Virtual IRQ exceptions" units="exceptions"/>
    <event event="0x87" title="Exceptions" name="FIQ" description="As &apos;Exceptions: Taken&apos;, but counts only those exceptions taken locally that are FIQ or Virtual FIQ exceptions" units="exceptions"/>
    <event event="0x8a" title="Exceptions" name="HVC" description="As &apos;Exceptions: Taken&apos;, but counts only those exceptions that are Hypervisor Call exceptions including both those taken locally and from non-secure EL1/PL1" units="exceptions"/>
    <event event="0x8e" title="Exceptions" name="Trap (IRQ)" description="As &apos;Exceptions: Taken&apos;, but counts only those exceptions not taken locally that are IRQ exceptions" units="exceptions"/>
    <event event="0x8f" title="Exceptions" name="Trap (FIQ)" description="As &apos;Exceptions: Taken&apos;, but counts only those exceptions not taken locally that are FIQ exceptions" units="exceptions"/>
    <event event="0xc0" title="External Memory Request (AXIM Read)" name="External Memory Request (AXIM Read)" description="External memory request, AXIM read" units="requests"/>
    <event event="0xc1" title="External Memory Request (AXIM Write)" name="External Memory Request (AXIM Write)" description="External memory request, AXIM write" units="requests"/>
    <event event="0xc2" title="External Memory Request (Flash Read)" name="External Memory Request (Flash Read)" description="External memory request, Flash (read-only)" units="requests"/>
    <event event="0xc3" title="External Memory Request (LLPP Read)" name="External Memory Request (LLPP Read)" description="External memory request, LLPP read" units="requests"/>
    <event event="0xc4" title="External Memory Request (LLPP Write)" name="External Memory Request (LLPP Write)" description="External memory request, LLPP write" units="requests"/>
    <event event="0xc5" title="External Memory Request (AXIM read)" name="External Memory Request (AXIM read)" description="Non-cacheable external memory request, AXIM read" units="requests"/>
    <event event="0xc6" title="External Memory Request (AXIM write)" name="External Memory Request (AXIM write)" description="Non-cacheable external memory request, AXIM write" units="requests"/>
    <event event="0xc7" title="External Memory Request (Flash read)" name="External Memory Request (Flash read)" description="Non-cacheable external memory request, Flash (read-only)" units="requests"/>
    <event event="0xc8" title="L1 Data Cache Refill" name="L1 Data Cache Refill" description="L1 data cache refill because of prefetch (AXIM only)" units="refills"/>
    <event event="0xc9" title="L1 Data Cache Refill" name="L1 Data Cache Refill" description="L1 data cache refill because of load or store, AXIM" units="refills"/>
    <event event="0xca" title="L1 Data Cache Refill" name="L1 Data Cache Refill" description="L1 data cache refill because of load or store, Flash" units="refills"/>
    <event event="0xcb" title="L1 Data Cache Access" name="L1 Data Cache Access" description="L1 data cache access in a way reserved for AXIM" units="accesses"/>
    <event event="0xcc" title="L1 Data Cache Access" name="L1 Data Cache Access" description="L1 data cache access in a way reserved for Flash" units="accesses"/>
    <event event="0xcd" title="L1 Instruction Cache Access" name="L1 Instruction Cache Access" description="L1 instruction cache access in a way reserved for AXIM" units="accesses"/>
    <event event="0xce" title="L1 Instruction Cache Access" name="L1 Instruction Cache Access" description="L1 instruction cache access in a way reserved for Flash" units="accesses"/>
    <event event="0xcf" title="Non-cacheable External Memory Request" name="Non-cacheable External Memory Request" description="Non-cacheable external memory request because of load was hinted, AXIM" units="requests"/>
    <event event="0xd0" title="Non-cacheable External Memory Request" name="Non-cacheable External Memory Request" description="Non-cacheable external memory request because of load was hinted, Flash" units="requests"/>
    <event event="0xd1" title="L1 Instruction Cache Refill" name="L1 Instruction Cache Refill" description="L1 instruction cache refill, AXIM" units="refills"/>
    <event event="0xd2" title="L1 Instruction Cache Refill" name="L1 Instruction Cache Refill" description="L1 instruction cache refill, Flash" units="refills"/>
    <event event="0xd3" title="Non-cacheable External Memory Request" name="Non-cacheable External Memory Request" description="Non-cacheable external memory request because of load, AXIM" units="requests"/>
    <event event="0xd4" title="Non-cacheable External Memory Request" name="Non-cacheable External Memory Request" description="Non-cacheable external memory request because of load, Flash" units="requests"/>
    <event event="0xd5" title="Conditional Branch Executed" name="Conditional Branch Executed" description="Conditional branch executed" units="executed"/>
    <event event="0xd6" title="Instructions (Executed)" name="Branch (mispredicted)" description="Conditional branch mispredicted" units="instructions"/>
    <event event="0xd7" title="BTAC Branch (Executed)" name="BTAC branch" description="BTAC branch executed" units="instructions"/>
    <event event="0xd8" title="Instructions (Executed)" name="Branch (mispredicted)" description="Conditional branch mispredicted" units="instructions"/>
    <event event="0xd9" title="Instructions (Executed)" name="Instructions (Executed)" description="Instruction architecturally executed, MCR to VSCTLR" units="instructions"/>
    <event event="0xda" title="Instructions (Executed)" name="Instructions (Executed)" description="Instruction architecturally executed, strong DSB, DFB" units="instructions"/>
    <event event="0xdb" title="Instructions (Executed)" name="Instructions (Executed)" description="Simultaneous accesses from instruction side and data side to AXIM (causing contention)" units="instructions"/>
    <event event="0xdc" title="Instruction and Data Side Accesses" name="Accesses" description="Simultaneous accesses from instruction side and data side to Flash (causing contention)" units="accesses"/>
    <event event="0xdd" title="Exception Taken (Excl. reset)" name="Exception Returns" description="Exception taken to EL2 (hypmode entry), excluding reset" units="exceptions"/>
    <event event="0xde" title="CRS Branch Executed" name="Instructions Executed" description="Implementation defined event. CRS branch executed." units="instructions"/>
    <event event="0xdf" title="Instructions (Executed)" name="Branch (mispredicted)" description="CRS branch mispredicted" units="instructions"/>
    <event event="0xf0" title="Correctable Memory Error" name="Error" description="Correctable memory error occurred from any source (L1 instruction cache, L1 data cache, ATCM, BTCM, CTCM, or flash)" units="errors"/>
    <event event="0xf1" title="Fatal Memory Error" name="Error" description="Fatal memory error occurred from any source (ATCM, BTCM, CTCM, or Flash)" units="errors"/>
    <event event="0xf2" title="Correctable Data Payload Bus Error" name="Error" description="Correctable data payload bus error occurred from any source (AXIM or LLPP)" units="errors"/>
    <event event="0xf3" title="Fatal Non-Protocol Bus Error" name="Error" description="Fatal non-protocol bus error (payload errors, except data) occurred from any source (AXIM, Flash, or LLPP)" units="errors"/>
    <event event="0xf4" title="Fatal Protocol Bus Error" name="Error" description="Fatal protocol bus error (LEN, ID, LAST, READY, and interconnect protection errors) occurred from any source (AXIM, Flash, or LLPP)" units="errors"/>
    <event event="0x100" title="Empty DPU IQ No Inst Cache Miss" name="Cycles" description="Counts every cycle that the DPU Instruction Queue (IQ) is empty and that is not because of a recent instruction cache miss in any cache way" units="cycles"/>
    <event event="0x101" title="Empty DPU IQ Inst Cache Miss" name="Cycles" description="Counts every cycle that the DPU IQ is empty and there is an instruction cache miss being processed for a cache way reserved for AXI manager" units="cycles"/>
    <event event="0x102" title="Empty DPU IQ Inst Cache Miss" name="Cycles" description="Counts every cycle that the DPU IQ is empty and there is an instruction cache miss being processed for a cache way reserved for Flash" units="cycles"/>
    <event event="0x103" title="Interlock" name="Cycles" description="Counts every cycle there is an interlock that is not because of an Advanced SIMD or floating-point instruction, and not because of a load/store instruction waiting for data tocal culate the address in the AGU. Stall cycles because of a stall in Wr, typically awaiting load data, are excluded." units="cycles"/>
    <event event="0x104" title="Interlock" name="Cycles" description="Counts every cycle there is an interlock that is because of a load/store instruction waiting for data to calculate the address in the Address Generation Unit (AGU). Stall cycles because of a stall in Wr, typically awaiting load data, are excluded." units="cycles"/>
    <event event="0x105" title="Interlock" name="Cycles" description="Counts every cycle there is an interlock that is because of an Advanced SIMD or floating-point instruction. Stall cycles because of a stall in the Wr stage, typically waiting load data, are excluded." units="cycles"/>
    <event event="0x106" title="Stall Load Miss AXIM" name="Cycles" description="Counts every cycle there is a stall in the Wr stage because of a load miss from the AXIM" units="cycles"/>
    <event event="0x107" title="Stall Load Miss Flash" name="Cycles" description="Counts every cycle there is astall in the Wr stage because ofa load miss from Flash" units="cycles"/>
    <event event="0x108" title="Stall Store" name="Cycles" description="Counts every cycle there is a stall in the Wr stage because of a store" units="cycles"/>
    <event event="0x109" title="Stall AXIM Store Buffer Full" name="Cycles" description="Store stalled because the AXIM part of the store buffer was full" units="cycles"/>
    <event event="0x10a" title="Stall TCM Store Buffer Full" name="Cycles" description="Store stalled because the TCM part of the store buffer was full" units="cycles"/>
    <event event="0x10b" title="Stall LLPP Store Buffer Full" name="Cycles" description="Store stalled because the LLPP part of the store buffer was full" units="cycles"/>
    <event event="0x10c" title="Barrier Stall" name="Cycles" description="Barrier stalled because store buffer was busy with another barrier" units="cycles"/>
    <event event="0x10d" title="Barrier Stall" name="Cycles" description="Barrier stalled because it was waiting for a write to complete on the AXIM bus" units="cycles"/>
    <event event="0x200" title="L1 Instruction Cache (Way Tracker)" name="Hit" description="L1 instruction cache way tracker hit"/>
    <event event="0x201" title="L1 Data Cache (Way Tracker)" name="Hit" description="L1 data cache way tracker hit"/>
    <event event="0x202" title="Micro MPU Instruction Side" name="Hit" description="Instruction side micro MPU hit"/>
    <event event="0x203" title="Micro MPU Data Side" name="Hit" description="Data side micro MPU hit. This can also be counted on a pipeline stall."/>
    <event event="0x204" title="L1 Instruction Cache" name="Hit" description="L1 instruction cache hit"/>
    <event event="0x205" title="L1 Instruction Cache Line Fill Buffer" name="Hit" description="L1 instruction cache line fill buffer hit"/>
    <event event="0x206" title="L1 Instruction Cache" name="Hit" description="L1 instruction cache hit on BIU response"/>
    <event event="0x207" title="L1 Instruction Cache" name="Request" description="L1 instruction cache hint request sent" units="requests"/>
</category>
