// Seed: 2072621041
module module_0 (
    output wire id_0,
    output tri  id_1,
    output tri0 id_2,
    input  tri0 id_3
);
  logic [7:0] id_5 = id_5[1];
  module_2();
endmodule
module module_1 (
    output tri0  id_0,
    output uwire id_1,
    output tri1  id_2,
    input  tri1  id_3
);
  genvar id_5;
  module_0(
      id_0, id_2, id_2, id_3
  );
  tri id_6 = 1;
endmodule
module module_2 ();
  wire id_1;
endmodule
module module_3 (
    input  wand id_0,
    output tri  id_1
    , id_3
);
  tri1 id_4 = 1 - id_3;
  module_2();
endmodule
