
Seeed-LoRa-E5.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000138  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00022bc0  08000140  08000140  00001140  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001708  08022d00  08022d00  00023d00  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .USER_embedded_Keys 000000d8  08024408  08024408  00025408  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .ARM.extab    00000000  080244e0  080244e0  00026324  2**0
                  CONTENTS
  5 .ARM          00000008  080244e0  080244e0  000254e0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .preinit_array 00000000  080244e8  080244e8  00026324  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  7 .init_array   00000004  080244e8  080244e8  000254e8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .fini_array   00000004  080244ec  080244ec  000254ec  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .data         00000324  20000000  080244f0  00026000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 10 .bss          000025c4  20000324  08024814  00026324  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  200028e8  08024814  000268e8  2**0
                  ALLOC
 12 .ARM.attributes 0000002a  00000000  00000000  00026324  2**0
                  CONTENTS, READONLY
 13 .debug_info   00047bd7  00000000  00000000  0002634e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000ad70  00000000  00000000  0006df25  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00003578  00000000  00000000  00078c98  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000028c5  00000000  00000000  0007c210  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002a73d  00000000  00000000  0007ead5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00043b28  00000000  00000000  000a9212  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000cf058  00000000  00000000  000ecd3a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  001bbd92  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000eccc  00000000  00000000  001bbdd8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000051  00000000  00000000  001caaa4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000140 <__do_global_dtors_aux>:
 8000140:	b510      	push	{r4, lr}
 8000142:	4c05      	ldr	r4, [pc, #20]	@ (8000158 <__do_global_dtors_aux+0x18>)
 8000144:	7823      	ldrb	r3, [r4, #0]
 8000146:	b933      	cbnz	r3, 8000156 <__do_global_dtors_aux+0x16>
 8000148:	4b04      	ldr	r3, [pc, #16]	@ (800015c <__do_global_dtors_aux+0x1c>)
 800014a:	b113      	cbz	r3, 8000152 <__do_global_dtors_aux+0x12>
 800014c:	4804      	ldr	r0, [pc, #16]	@ (8000160 <__do_global_dtors_aux+0x20>)
 800014e:	f3af 8000 	nop.w
 8000152:	2301      	movs	r3, #1
 8000154:	7023      	strb	r3, [r4, #0]
 8000156:	bd10      	pop	{r4, pc}
 8000158:	20000324 	.word	0x20000324
 800015c:	00000000 	.word	0x00000000
 8000160:	08022ce8 	.word	0x08022ce8

08000164 <frame_dummy>:
 8000164:	b508      	push	{r3, lr}
 8000166:	4b03      	ldr	r3, [pc, #12]	@ (8000174 <frame_dummy+0x10>)
 8000168:	b11b      	cbz	r3, 8000172 <frame_dummy+0xe>
 800016a:	4903      	ldr	r1, [pc, #12]	@ (8000178 <frame_dummy+0x14>)
 800016c:	4803      	ldr	r0, [pc, #12]	@ (800017c <frame_dummy+0x18>)
 800016e:	f3af 8000 	nop.w
 8000172:	bd08      	pop	{r3, pc}
 8000174:	00000000 	.word	0x00000000
 8000178:	20000328 	.word	0x20000328
 800017c:	08022ce8 	.word	0x08022ce8

08000180 <strlen>:
 8000180:	4603      	mov	r3, r0
 8000182:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000186:	2a00      	cmp	r2, #0
 8000188:	d1fb      	bne.n	8000182 <strlen+0x2>
 800018a:	1a18      	subs	r0, r3, r0
 800018c:	3801      	subs	r0, #1
 800018e:	4770      	bx	lr

08000190 <memchr>:
 8000190:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000194:	2a10      	cmp	r2, #16
 8000196:	db2b      	blt.n	80001f0 <memchr+0x60>
 8000198:	f010 0f07 	tst.w	r0, #7
 800019c:	d008      	beq.n	80001b0 <memchr+0x20>
 800019e:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001a2:	3a01      	subs	r2, #1
 80001a4:	428b      	cmp	r3, r1
 80001a6:	d02d      	beq.n	8000204 <memchr+0x74>
 80001a8:	f010 0f07 	tst.w	r0, #7
 80001ac:	b342      	cbz	r2, 8000200 <memchr+0x70>
 80001ae:	d1f6      	bne.n	800019e <memchr+0xe>
 80001b0:	b4f0      	push	{r4, r5, r6, r7}
 80001b2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001b6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001ba:	f022 0407 	bic.w	r4, r2, #7
 80001be:	f07f 0700 	mvns.w	r7, #0
 80001c2:	2300      	movs	r3, #0
 80001c4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 80001c8:	3c08      	subs	r4, #8
 80001ca:	ea85 0501 	eor.w	r5, r5, r1
 80001ce:	ea86 0601 	eor.w	r6, r6, r1
 80001d2:	fa85 f547 	uadd8	r5, r5, r7
 80001d6:	faa3 f587 	sel	r5, r3, r7
 80001da:	fa86 f647 	uadd8	r6, r6, r7
 80001de:	faa5 f687 	sel	r6, r5, r7
 80001e2:	b98e      	cbnz	r6, 8000208 <memchr+0x78>
 80001e4:	d1ee      	bne.n	80001c4 <memchr+0x34>
 80001e6:	bcf0      	pop	{r4, r5, r6, r7}
 80001e8:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001ec:	f002 0207 	and.w	r2, r2, #7
 80001f0:	b132      	cbz	r2, 8000200 <memchr+0x70>
 80001f2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f6:	3a01      	subs	r2, #1
 80001f8:	ea83 0301 	eor.w	r3, r3, r1
 80001fc:	b113      	cbz	r3, 8000204 <memchr+0x74>
 80001fe:	d1f8      	bne.n	80001f2 <memchr+0x62>
 8000200:	2000      	movs	r0, #0
 8000202:	4770      	bx	lr
 8000204:	3801      	subs	r0, #1
 8000206:	4770      	bx	lr
 8000208:	2d00      	cmp	r5, #0
 800020a:	bf06      	itte	eq
 800020c:	4635      	moveq	r5, r6
 800020e:	3803      	subeq	r0, #3
 8000210:	3807      	subne	r0, #7
 8000212:	f015 0f01 	tst.w	r5, #1
 8000216:	d107      	bne.n	8000228 <memchr+0x98>
 8000218:	3001      	adds	r0, #1
 800021a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800021e:	bf02      	ittt	eq
 8000220:	3001      	addeq	r0, #1
 8000222:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000226:	3001      	addeq	r0, #1
 8000228:	bcf0      	pop	{r4, r5, r6, r7}
 800022a:	3801      	subs	r0, #1
 800022c:	4770      	bx	lr
 800022e:	bf00      	nop

08000230 <__aeabi_drsub>:
 8000230:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000234:	e002      	b.n	800023c <__adddf3>
 8000236:	bf00      	nop

08000238 <__aeabi_dsub>:
 8000238:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800023c <__adddf3>:
 800023c:	b530      	push	{r4, r5, lr}
 800023e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000242:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000246:	ea94 0f05 	teq	r4, r5
 800024a:	bf08      	it	eq
 800024c:	ea90 0f02 	teqeq	r0, r2
 8000250:	bf1f      	itttt	ne
 8000252:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000256:	ea55 0c02 	orrsne.w	ip, r5, r2
 800025a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800025e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000262:	f000 80e2 	beq.w	800042a <__adddf3+0x1ee>
 8000266:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800026a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800026e:	bfb8      	it	lt
 8000270:	426d      	neglt	r5, r5
 8000272:	dd0c      	ble.n	800028e <__adddf3+0x52>
 8000274:	442c      	add	r4, r5
 8000276:	ea80 0202 	eor.w	r2, r0, r2
 800027a:	ea81 0303 	eor.w	r3, r1, r3
 800027e:	ea82 0000 	eor.w	r0, r2, r0
 8000282:	ea83 0101 	eor.w	r1, r3, r1
 8000286:	ea80 0202 	eor.w	r2, r0, r2
 800028a:	ea81 0303 	eor.w	r3, r1, r3
 800028e:	2d36      	cmp	r5, #54	@ 0x36
 8000290:	bf88      	it	hi
 8000292:	bd30      	pophi	{r4, r5, pc}
 8000294:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000298:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800029c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002a0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002a4:	d002      	beq.n	80002ac <__adddf3+0x70>
 80002a6:	4240      	negs	r0, r0
 80002a8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002ac:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80002b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002b4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002b8:	d002      	beq.n	80002c0 <__adddf3+0x84>
 80002ba:	4252      	negs	r2, r2
 80002bc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002c0:	ea94 0f05 	teq	r4, r5
 80002c4:	f000 80a7 	beq.w	8000416 <__adddf3+0x1da>
 80002c8:	f1a4 0401 	sub.w	r4, r4, #1
 80002cc:	f1d5 0e20 	rsbs	lr, r5, #32
 80002d0:	db0d      	blt.n	80002ee <__adddf3+0xb2>
 80002d2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002d6:	fa22 f205 	lsr.w	r2, r2, r5
 80002da:	1880      	adds	r0, r0, r2
 80002dc:	f141 0100 	adc.w	r1, r1, #0
 80002e0:	fa03 f20e 	lsl.w	r2, r3, lr
 80002e4:	1880      	adds	r0, r0, r2
 80002e6:	fa43 f305 	asr.w	r3, r3, r5
 80002ea:	4159      	adcs	r1, r3
 80002ec:	e00e      	b.n	800030c <__adddf3+0xd0>
 80002ee:	f1a5 0520 	sub.w	r5, r5, #32
 80002f2:	f10e 0e20 	add.w	lr, lr, #32
 80002f6:	2a01      	cmp	r2, #1
 80002f8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002fc:	bf28      	it	cs
 80002fe:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000302:	fa43 f305 	asr.w	r3, r3, r5
 8000306:	18c0      	adds	r0, r0, r3
 8000308:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800030c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000310:	d507      	bpl.n	8000322 <__adddf3+0xe6>
 8000312:	f04f 0e00 	mov.w	lr, #0
 8000316:	f1dc 0c00 	rsbs	ip, ip, #0
 800031a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800031e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000322:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000326:	d31b      	bcc.n	8000360 <__adddf3+0x124>
 8000328:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800032c:	d30c      	bcc.n	8000348 <__adddf3+0x10c>
 800032e:	0849      	lsrs	r1, r1, #1
 8000330:	ea5f 0030 	movs.w	r0, r0, rrx
 8000334:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000338:	f104 0401 	add.w	r4, r4, #1
 800033c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000340:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000344:	f080 809a 	bcs.w	800047c <__adddf3+0x240>
 8000348:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800034c:	bf08      	it	eq
 800034e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000352:	f150 0000 	adcs.w	r0, r0, #0
 8000356:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800035a:	ea41 0105 	orr.w	r1, r1, r5
 800035e:	bd30      	pop	{r4, r5, pc}
 8000360:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000364:	4140      	adcs	r0, r0
 8000366:	eb41 0101 	adc.w	r1, r1, r1
 800036a:	3c01      	subs	r4, #1
 800036c:	bf28      	it	cs
 800036e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000372:	d2e9      	bcs.n	8000348 <__adddf3+0x10c>
 8000374:	f091 0f00 	teq	r1, #0
 8000378:	bf04      	itt	eq
 800037a:	4601      	moveq	r1, r0
 800037c:	2000      	moveq	r0, #0
 800037e:	fab1 f381 	clz	r3, r1
 8000382:	bf08      	it	eq
 8000384:	3320      	addeq	r3, #32
 8000386:	f1a3 030b 	sub.w	r3, r3, #11
 800038a:	f1b3 0220 	subs.w	r2, r3, #32
 800038e:	da0c      	bge.n	80003aa <__adddf3+0x16e>
 8000390:	320c      	adds	r2, #12
 8000392:	dd08      	ble.n	80003a6 <__adddf3+0x16a>
 8000394:	f102 0c14 	add.w	ip, r2, #20
 8000398:	f1c2 020c 	rsb	r2, r2, #12
 800039c:	fa01 f00c 	lsl.w	r0, r1, ip
 80003a0:	fa21 f102 	lsr.w	r1, r1, r2
 80003a4:	e00c      	b.n	80003c0 <__adddf3+0x184>
 80003a6:	f102 0214 	add.w	r2, r2, #20
 80003aa:	bfd8      	it	le
 80003ac:	f1c2 0c20 	rsble	ip, r2, #32
 80003b0:	fa01 f102 	lsl.w	r1, r1, r2
 80003b4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003b8:	bfdc      	itt	le
 80003ba:	ea41 010c 	orrle.w	r1, r1, ip
 80003be:	4090      	lslle	r0, r2
 80003c0:	1ae4      	subs	r4, r4, r3
 80003c2:	bfa2      	ittt	ge
 80003c4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003c8:	4329      	orrge	r1, r5
 80003ca:	bd30      	popge	{r4, r5, pc}
 80003cc:	ea6f 0404 	mvn.w	r4, r4
 80003d0:	3c1f      	subs	r4, #31
 80003d2:	da1c      	bge.n	800040e <__adddf3+0x1d2>
 80003d4:	340c      	adds	r4, #12
 80003d6:	dc0e      	bgt.n	80003f6 <__adddf3+0x1ba>
 80003d8:	f104 0414 	add.w	r4, r4, #20
 80003dc:	f1c4 0220 	rsb	r2, r4, #32
 80003e0:	fa20 f004 	lsr.w	r0, r0, r4
 80003e4:	fa01 f302 	lsl.w	r3, r1, r2
 80003e8:	ea40 0003 	orr.w	r0, r0, r3
 80003ec:	fa21 f304 	lsr.w	r3, r1, r4
 80003f0:	ea45 0103 	orr.w	r1, r5, r3
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	f1c4 040c 	rsb	r4, r4, #12
 80003fa:	f1c4 0220 	rsb	r2, r4, #32
 80003fe:	fa20 f002 	lsr.w	r0, r0, r2
 8000402:	fa01 f304 	lsl.w	r3, r1, r4
 8000406:	ea40 0003 	orr.w	r0, r0, r3
 800040a:	4629      	mov	r1, r5
 800040c:	bd30      	pop	{r4, r5, pc}
 800040e:	fa21 f004 	lsr.w	r0, r1, r4
 8000412:	4629      	mov	r1, r5
 8000414:	bd30      	pop	{r4, r5, pc}
 8000416:	f094 0f00 	teq	r4, #0
 800041a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800041e:	bf06      	itte	eq
 8000420:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000424:	3401      	addeq	r4, #1
 8000426:	3d01      	subne	r5, #1
 8000428:	e74e      	b.n	80002c8 <__adddf3+0x8c>
 800042a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800042e:	bf18      	it	ne
 8000430:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000434:	d029      	beq.n	800048a <__adddf3+0x24e>
 8000436:	ea94 0f05 	teq	r4, r5
 800043a:	bf08      	it	eq
 800043c:	ea90 0f02 	teqeq	r0, r2
 8000440:	d005      	beq.n	800044e <__adddf3+0x212>
 8000442:	ea54 0c00 	orrs.w	ip, r4, r0
 8000446:	bf04      	itt	eq
 8000448:	4619      	moveq	r1, r3
 800044a:	4610      	moveq	r0, r2
 800044c:	bd30      	pop	{r4, r5, pc}
 800044e:	ea91 0f03 	teq	r1, r3
 8000452:	bf1e      	ittt	ne
 8000454:	2100      	movne	r1, #0
 8000456:	2000      	movne	r0, #0
 8000458:	bd30      	popne	{r4, r5, pc}
 800045a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800045e:	d105      	bne.n	800046c <__adddf3+0x230>
 8000460:	0040      	lsls	r0, r0, #1
 8000462:	4149      	adcs	r1, r1
 8000464:	bf28      	it	cs
 8000466:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800046a:	bd30      	pop	{r4, r5, pc}
 800046c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000470:	bf3c      	itt	cc
 8000472:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000476:	bd30      	popcc	{r4, r5, pc}
 8000478:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800047c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000480:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000484:	f04f 0000 	mov.w	r0, #0
 8000488:	bd30      	pop	{r4, r5, pc}
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf1a      	itte	ne
 8000490:	4619      	movne	r1, r3
 8000492:	4610      	movne	r0, r2
 8000494:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000498:	bf1c      	itt	ne
 800049a:	460b      	movne	r3, r1
 800049c:	4602      	movne	r2, r0
 800049e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004a2:	bf06      	itte	eq
 80004a4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004a8:	ea91 0f03 	teqeq	r1, r3
 80004ac:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80004b0:	bd30      	pop	{r4, r5, pc}
 80004b2:	bf00      	nop

080004b4 <__aeabi_ui2d>:
 80004b4:	f090 0f00 	teq	r0, #0
 80004b8:	bf04      	itt	eq
 80004ba:	2100      	moveq	r1, #0
 80004bc:	4770      	bxeq	lr
 80004be:	b530      	push	{r4, r5, lr}
 80004c0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004c4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004c8:	f04f 0500 	mov.w	r5, #0
 80004cc:	f04f 0100 	mov.w	r1, #0
 80004d0:	e750      	b.n	8000374 <__adddf3+0x138>
 80004d2:	bf00      	nop

080004d4 <__aeabi_i2d>:
 80004d4:	f090 0f00 	teq	r0, #0
 80004d8:	bf04      	itt	eq
 80004da:	2100      	moveq	r1, #0
 80004dc:	4770      	bxeq	lr
 80004de:	b530      	push	{r4, r5, lr}
 80004e0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004e4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004e8:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80004ec:	bf48      	it	mi
 80004ee:	4240      	negmi	r0, r0
 80004f0:	f04f 0100 	mov.w	r1, #0
 80004f4:	e73e      	b.n	8000374 <__adddf3+0x138>
 80004f6:	bf00      	nop

080004f8 <__aeabi_f2d>:
 80004f8:	0042      	lsls	r2, r0, #1
 80004fa:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004fe:	ea4f 0131 	mov.w	r1, r1, rrx
 8000502:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000506:	bf1f      	itttt	ne
 8000508:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800050c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000510:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000514:	4770      	bxne	lr
 8000516:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800051a:	bf08      	it	eq
 800051c:	4770      	bxeq	lr
 800051e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000522:	bf04      	itt	eq
 8000524:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000528:	4770      	bxeq	lr
 800052a:	b530      	push	{r4, r5, lr}
 800052c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000530:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000534:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000538:	e71c      	b.n	8000374 <__adddf3+0x138>
 800053a:	bf00      	nop

0800053c <__aeabi_ul2d>:
 800053c:	ea50 0201 	orrs.w	r2, r0, r1
 8000540:	bf08      	it	eq
 8000542:	4770      	bxeq	lr
 8000544:	b530      	push	{r4, r5, lr}
 8000546:	f04f 0500 	mov.w	r5, #0
 800054a:	e00a      	b.n	8000562 <__aeabi_l2d+0x16>

0800054c <__aeabi_l2d>:
 800054c:	ea50 0201 	orrs.w	r2, r0, r1
 8000550:	bf08      	it	eq
 8000552:	4770      	bxeq	lr
 8000554:	b530      	push	{r4, r5, lr}
 8000556:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800055a:	d502      	bpl.n	8000562 <__aeabi_l2d+0x16>
 800055c:	4240      	negs	r0, r0
 800055e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000562:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000566:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800056a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800056e:	f43f aed8 	beq.w	8000322 <__adddf3+0xe6>
 8000572:	f04f 0203 	mov.w	r2, #3
 8000576:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800057a:	bf18      	it	ne
 800057c:	3203      	addne	r2, #3
 800057e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000582:	bf18      	it	ne
 8000584:	3203      	addne	r2, #3
 8000586:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800058a:	f1c2 0320 	rsb	r3, r2, #32
 800058e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000592:	fa20 f002 	lsr.w	r0, r0, r2
 8000596:	fa01 fe03 	lsl.w	lr, r1, r3
 800059a:	ea40 000e 	orr.w	r0, r0, lr
 800059e:	fa21 f102 	lsr.w	r1, r1, r2
 80005a2:	4414      	add	r4, r2
 80005a4:	e6bd      	b.n	8000322 <__adddf3+0xe6>
 80005a6:	bf00      	nop

080005a8 <__aeabi_dmul>:
 80005a8:	b570      	push	{r4, r5, r6, lr}
 80005aa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005ae:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80005b2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005b6:	bf1d      	ittte	ne
 80005b8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005bc:	ea94 0f0c 	teqne	r4, ip
 80005c0:	ea95 0f0c 	teqne	r5, ip
 80005c4:	f000 f8de 	bleq	8000784 <__aeabi_dmul+0x1dc>
 80005c8:	442c      	add	r4, r5
 80005ca:	ea81 0603 	eor.w	r6, r1, r3
 80005ce:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005d2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005d6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005da:	bf18      	it	ne
 80005dc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005e0:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005e4:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80005e8:	d038      	beq.n	800065c <__aeabi_dmul+0xb4>
 80005ea:	fba0 ce02 	umull	ip, lr, r0, r2
 80005ee:	f04f 0500 	mov.w	r5, #0
 80005f2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005f6:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80005fa:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005fe:	f04f 0600 	mov.w	r6, #0
 8000602:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000606:	f09c 0f00 	teq	ip, #0
 800060a:	bf18      	it	ne
 800060c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000610:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000614:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000618:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800061c:	d204      	bcs.n	8000628 <__aeabi_dmul+0x80>
 800061e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000622:	416d      	adcs	r5, r5
 8000624:	eb46 0606 	adc.w	r6, r6, r6
 8000628:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800062c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000630:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000634:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000638:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800063c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000640:	bf88      	it	hi
 8000642:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000646:	d81e      	bhi.n	8000686 <__aeabi_dmul+0xde>
 8000648:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800064c:	bf08      	it	eq
 800064e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000652:	f150 0000 	adcs.w	r0, r0, #0
 8000656:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800065a:	bd70      	pop	{r4, r5, r6, pc}
 800065c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000660:	ea46 0101 	orr.w	r1, r6, r1
 8000664:	ea40 0002 	orr.w	r0, r0, r2
 8000668:	ea81 0103 	eor.w	r1, r1, r3
 800066c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000670:	bfc2      	ittt	gt
 8000672:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000676:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800067a:	bd70      	popgt	{r4, r5, r6, pc}
 800067c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000680:	f04f 0e00 	mov.w	lr, #0
 8000684:	3c01      	subs	r4, #1
 8000686:	f300 80ab 	bgt.w	80007e0 <__aeabi_dmul+0x238>
 800068a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800068e:	bfde      	ittt	le
 8000690:	2000      	movle	r0, #0
 8000692:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000696:	bd70      	pople	{r4, r5, r6, pc}
 8000698:	f1c4 0400 	rsb	r4, r4, #0
 800069c:	3c20      	subs	r4, #32
 800069e:	da35      	bge.n	800070c <__aeabi_dmul+0x164>
 80006a0:	340c      	adds	r4, #12
 80006a2:	dc1b      	bgt.n	80006dc <__aeabi_dmul+0x134>
 80006a4:	f104 0414 	add.w	r4, r4, #20
 80006a8:	f1c4 0520 	rsb	r5, r4, #32
 80006ac:	fa00 f305 	lsl.w	r3, r0, r5
 80006b0:	fa20 f004 	lsr.w	r0, r0, r4
 80006b4:	fa01 f205 	lsl.w	r2, r1, r5
 80006b8:	ea40 0002 	orr.w	r0, r0, r2
 80006bc:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80006c0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80006c4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006c8:	fa21 f604 	lsr.w	r6, r1, r4
 80006cc:	eb42 0106 	adc.w	r1, r2, r6
 80006d0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006d4:	bf08      	it	eq
 80006d6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f1c4 040c 	rsb	r4, r4, #12
 80006e0:	f1c4 0520 	rsb	r5, r4, #32
 80006e4:	fa00 f304 	lsl.w	r3, r0, r4
 80006e8:	fa20 f005 	lsr.w	r0, r0, r5
 80006ec:	fa01 f204 	lsl.w	r2, r1, r4
 80006f0:	ea40 0002 	orr.w	r0, r0, r2
 80006f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006f8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006fc:	f141 0100 	adc.w	r1, r1, #0
 8000700:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000704:	bf08      	it	eq
 8000706:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800070a:	bd70      	pop	{r4, r5, r6, pc}
 800070c:	f1c4 0520 	rsb	r5, r4, #32
 8000710:	fa00 f205 	lsl.w	r2, r0, r5
 8000714:	ea4e 0e02 	orr.w	lr, lr, r2
 8000718:	fa20 f304 	lsr.w	r3, r0, r4
 800071c:	fa01 f205 	lsl.w	r2, r1, r5
 8000720:	ea43 0302 	orr.w	r3, r3, r2
 8000724:	fa21 f004 	lsr.w	r0, r1, r4
 8000728:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800072c:	fa21 f204 	lsr.w	r2, r1, r4
 8000730:	ea20 0002 	bic.w	r0, r0, r2
 8000734:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000738:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800073c:	bf08      	it	eq
 800073e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000742:	bd70      	pop	{r4, r5, r6, pc}
 8000744:	f094 0f00 	teq	r4, #0
 8000748:	d10f      	bne.n	800076a <__aeabi_dmul+0x1c2>
 800074a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800074e:	0040      	lsls	r0, r0, #1
 8000750:	eb41 0101 	adc.w	r1, r1, r1
 8000754:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000758:	bf08      	it	eq
 800075a:	3c01      	subeq	r4, #1
 800075c:	d0f7      	beq.n	800074e <__aeabi_dmul+0x1a6>
 800075e:	ea41 0106 	orr.w	r1, r1, r6
 8000762:	f095 0f00 	teq	r5, #0
 8000766:	bf18      	it	ne
 8000768:	4770      	bxne	lr
 800076a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800076e:	0052      	lsls	r2, r2, #1
 8000770:	eb43 0303 	adc.w	r3, r3, r3
 8000774:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000778:	bf08      	it	eq
 800077a:	3d01      	subeq	r5, #1
 800077c:	d0f7      	beq.n	800076e <__aeabi_dmul+0x1c6>
 800077e:	ea43 0306 	orr.w	r3, r3, r6
 8000782:	4770      	bx	lr
 8000784:	ea94 0f0c 	teq	r4, ip
 8000788:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800078c:	bf18      	it	ne
 800078e:	ea95 0f0c 	teqne	r5, ip
 8000792:	d00c      	beq.n	80007ae <__aeabi_dmul+0x206>
 8000794:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000798:	bf18      	it	ne
 800079a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800079e:	d1d1      	bne.n	8000744 <__aeabi_dmul+0x19c>
 80007a0:	ea81 0103 	eor.w	r1, r1, r3
 80007a4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007a8:	f04f 0000 	mov.w	r0, #0
 80007ac:	bd70      	pop	{r4, r5, r6, pc}
 80007ae:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007b2:	bf06      	itte	eq
 80007b4:	4610      	moveq	r0, r2
 80007b6:	4619      	moveq	r1, r3
 80007b8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007bc:	d019      	beq.n	80007f2 <__aeabi_dmul+0x24a>
 80007be:	ea94 0f0c 	teq	r4, ip
 80007c2:	d102      	bne.n	80007ca <__aeabi_dmul+0x222>
 80007c4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007c8:	d113      	bne.n	80007f2 <__aeabi_dmul+0x24a>
 80007ca:	ea95 0f0c 	teq	r5, ip
 80007ce:	d105      	bne.n	80007dc <__aeabi_dmul+0x234>
 80007d0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007d4:	bf1c      	itt	ne
 80007d6:	4610      	movne	r0, r2
 80007d8:	4619      	movne	r1, r3
 80007da:	d10a      	bne.n	80007f2 <__aeabi_dmul+0x24a>
 80007dc:	ea81 0103 	eor.w	r1, r1, r3
 80007e0:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007e4:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007e8:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80007ec:	f04f 0000 	mov.w	r0, #0
 80007f0:	bd70      	pop	{r4, r5, r6, pc}
 80007f2:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007f6:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80007fa:	bd70      	pop	{r4, r5, r6, pc}

080007fc <__aeabi_ddiv>:
 80007fc:	b570      	push	{r4, r5, r6, lr}
 80007fe:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000802:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000806:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800080a:	bf1d      	ittte	ne
 800080c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000810:	ea94 0f0c 	teqne	r4, ip
 8000814:	ea95 0f0c 	teqne	r5, ip
 8000818:	f000 f8a7 	bleq	800096a <__aeabi_ddiv+0x16e>
 800081c:	eba4 0405 	sub.w	r4, r4, r5
 8000820:	ea81 0e03 	eor.w	lr, r1, r3
 8000824:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000828:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800082c:	f000 8088 	beq.w	8000940 <__aeabi_ddiv+0x144>
 8000830:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000834:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000838:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800083c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000840:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000844:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000848:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800084c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000850:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000854:	429d      	cmp	r5, r3
 8000856:	bf08      	it	eq
 8000858:	4296      	cmpeq	r6, r2
 800085a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800085e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000862:	d202      	bcs.n	800086a <__aeabi_ddiv+0x6e>
 8000864:	085b      	lsrs	r3, r3, #1
 8000866:	ea4f 0232 	mov.w	r2, r2, rrx
 800086a:	1ab6      	subs	r6, r6, r2
 800086c:	eb65 0503 	sbc.w	r5, r5, r3
 8000870:	085b      	lsrs	r3, r3, #1
 8000872:	ea4f 0232 	mov.w	r2, r2, rrx
 8000876:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800087a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800087e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000882:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000886:	bf22      	ittt	cs
 8000888:	1ab6      	subcs	r6, r6, r2
 800088a:	4675      	movcs	r5, lr
 800088c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000890:	085b      	lsrs	r3, r3, #1
 8000892:	ea4f 0232 	mov.w	r2, r2, rrx
 8000896:	ebb6 0e02 	subs.w	lr, r6, r2
 800089a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800089e:	bf22      	ittt	cs
 80008a0:	1ab6      	subcs	r6, r6, r2
 80008a2:	4675      	movcs	r5, lr
 80008a4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008a8:	085b      	lsrs	r3, r3, #1
 80008aa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80008b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008b6:	bf22      	ittt	cs
 80008b8:	1ab6      	subcs	r6, r6, r2
 80008ba:	4675      	movcs	r5, lr
 80008bc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ce:	bf22      	ittt	cs
 80008d0:	1ab6      	subcs	r6, r6, r2
 80008d2:	4675      	movcs	r5, lr
 80008d4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008d8:	ea55 0e06 	orrs.w	lr, r5, r6
 80008dc:	d018      	beq.n	8000910 <__aeabi_ddiv+0x114>
 80008de:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008e2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008e6:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008ea:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008ee:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008f2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008f6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008fa:	d1c0      	bne.n	800087e <__aeabi_ddiv+0x82>
 80008fc:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000900:	d10b      	bne.n	800091a <__aeabi_ddiv+0x11e>
 8000902:	ea41 0100 	orr.w	r1, r1, r0
 8000906:	f04f 0000 	mov.w	r0, #0
 800090a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800090e:	e7b6      	b.n	800087e <__aeabi_ddiv+0x82>
 8000910:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000914:	bf04      	itt	eq
 8000916:	4301      	orreq	r1, r0
 8000918:	2000      	moveq	r0, #0
 800091a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800091e:	bf88      	it	hi
 8000920:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000924:	f63f aeaf 	bhi.w	8000686 <__aeabi_dmul+0xde>
 8000928:	ebb5 0c03 	subs.w	ip, r5, r3
 800092c:	bf04      	itt	eq
 800092e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000932:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000936:	f150 0000 	adcs.w	r0, r0, #0
 800093a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800093e:	bd70      	pop	{r4, r5, r6, pc}
 8000940:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000944:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000948:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800094c:	bfc2      	ittt	gt
 800094e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000952:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000956:	bd70      	popgt	{r4, r5, r6, pc}
 8000958:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800095c:	f04f 0e00 	mov.w	lr, #0
 8000960:	3c01      	subs	r4, #1
 8000962:	e690      	b.n	8000686 <__aeabi_dmul+0xde>
 8000964:	ea45 0e06 	orr.w	lr, r5, r6
 8000968:	e68d      	b.n	8000686 <__aeabi_dmul+0xde>
 800096a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800096e:	ea94 0f0c 	teq	r4, ip
 8000972:	bf08      	it	eq
 8000974:	ea95 0f0c 	teqeq	r5, ip
 8000978:	f43f af3b 	beq.w	80007f2 <__aeabi_dmul+0x24a>
 800097c:	ea94 0f0c 	teq	r4, ip
 8000980:	d10a      	bne.n	8000998 <__aeabi_ddiv+0x19c>
 8000982:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000986:	f47f af34 	bne.w	80007f2 <__aeabi_dmul+0x24a>
 800098a:	ea95 0f0c 	teq	r5, ip
 800098e:	f47f af25 	bne.w	80007dc <__aeabi_dmul+0x234>
 8000992:	4610      	mov	r0, r2
 8000994:	4619      	mov	r1, r3
 8000996:	e72c      	b.n	80007f2 <__aeabi_dmul+0x24a>
 8000998:	ea95 0f0c 	teq	r5, ip
 800099c:	d106      	bne.n	80009ac <__aeabi_ddiv+0x1b0>
 800099e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009a2:	f43f aefd 	beq.w	80007a0 <__aeabi_dmul+0x1f8>
 80009a6:	4610      	mov	r0, r2
 80009a8:	4619      	mov	r1, r3
 80009aa:	e722      	b.n	80007f2 <__aeabi_dmul+0x24a>
 80009ac:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009b0:	bf18      	it	ne
 80009b2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009b6:	f47f aec5 	bne.w	8000744 <__aeabi_dmul+0x19c>
 80009ba:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009be:	f47f af0d 	bne.w	80007dc <__aeabi_dmul+0x234>
 80009c2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009c6:	f47f aeeb 	bne.w	80007a0 <__aeabi_dmul+0x1f8>
 80009ca:	e712      	b.n	80007f2 <__aeabi_dmul+0x24a>

080009cc <__gedf2>:
 80009cc:	f04f 3cff 	mov.w	ip, #4294967295
 80009d0:	e006      	b.n	80009e0 <__cmpdf2+0x4>
 80009d2:	bf00      	nop

080009d4 <__ledf2>:
 80009d4:	f04f 0c01 	mov.w	ip, #1
 80009d8:	e002      	b.n	80009e0 <__cmpdf2+0x4>
 80009da:	bf00      	nop

080009dc <__cmpdf2>:
 80009dc:	f04f 0c01 	mov.w	ip, #1
 80009e0:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009e4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009e8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009ec:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009f0:	bf18      	it	ne
 80009f2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009f6:	d01b      	beq.n	8000a30 <__cmpdf2+0x54>
 80009f8:	b001      	add	sp, #4
 80009fa:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009fe:	bf0c      	ite	eq
 8000a00:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a04:	ea91 0f03 	teqne	r1, r3
 8000a08:	bf02      	ittt	eq
 8000a0a:	ea90 0f02 	teqeq	r0, r2
 8000a0e:	2000      	moveq	r0, #0
 8000a10:	4770      	bxeq	lr
 8000a12:	f110 0f00 	cmn.w	r0, #0
 8000a16:	ea91 0f03 	teq	r1, r3
 8000a1a:	bf58      	it	pl
 8000a1c:	4299      	cmppl	r1, r3
 8000a1e:	bf08      	it	eq
 8000a20:	4290      	cmpeq	r0, r2
 8000a22:	bf2c      	ite	cs
 8000a24:	17d8      	asrcs	r0, r3, #31
 8000a26:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a2a:	f040 0001 	orr.w	r0, r0, #1
 8000a2e:	4770      	bx	lr
 8000a30:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a34:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a38:	d102      	bne.n	8000a40 <__cmpdf2+0x64>
 8000a3a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a3e:	d107      	bne.n	8000a50 <__cmpdf2+0x74>
 8000a40:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a44:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a48:	d1d6      	bne.n	80009f8 <__cmpdf2+0x1c>
 8000a4a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a4e:	d0d3      	beq.n	80009f8 <__cmpdf2+0x1c>
 8000a50:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a54:	4770      	bx	lr
 8000a56:	bf00      	nop

08000a58 <__aeabi_cdrcmple>:
 8000a58:	4684      	mov	ip, r0
 8000a5a:	4610      	mov	r0, r2
 8000a5c:	4662      	mov	r2, ip
 8000a5e:	468c      	mov	ip, r1
 8000a60:	4619      	mov	r1, r3
 8000a62:	4663      	mov	r3, ip
 8000a64:	e000      	b.n	8000a68 <__aeabi_cdcmpeq>
 8000a66:	bf00      	nop

08000a68 <__aeabi_cdcmpeq>:
 8000a68:	b501      	push	{r0, lr}
 8000a6a:	f7ff ffb7 	bl	80009dc <__cmpdf2>
 8000a6e:	2800      	cmp	r0, #0
 8000a70:	bf48      	it	mi
 8000a72:	f110 0f00 	cmnmi.w	r0, #0
 8000a76:	bd01      	pop	{r0, pc}

08000a78 <__aeabi_dcmpeq>:
 8000a78:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a7c:	f7ff fff4 	bl	8000a68 <__aeabi_cdcmpeq>
 8000a80:	bf0c      	ite	eq
 8000a82:	2001      	moveq	r0, #1
 8000a84:	2000      	movne	r0, #0
 8000a86:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a8a:	bf00      	nop

08000a8c <__aeabi_dcmplt>:
 8000a8c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a90:	f7ff ffea 	bl	8000a68 <__aeabi_cdcmpeq>
 8000a94:	bf34      	ite	cc
 8000a96:	2001      	movcc	r0, #1
 8000a98:	2000      	movcs	r0, #0
 8000a9a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a9e:	bf00      	nop

08000aa0 <__aeabi_dcmple>:
 8000aa0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aa4:	f7ff ffe0 	bl	8000a68 <__aeabi_cdcmpeq>
 8000aa8:	bf94      	ite	ls
 8000aaa:	2001      	movls	r0, #1
 8000aac:	2000      	movhi	r0, #0
 8000aae:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ab2:	bf00      	nop

08000ab4 <__aeabi_dcmpge>:
 8000ab4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ab8:	f7ff ffce 	bl	8000a58 <__aeabi_cdrcmple>
 8000abc:	bf94      	ite	ls
 8000abe:	2001      	movls	r0, #1
 8000ac0:	2000      	movhi	r0, #0
 8000ac2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_dcmpgt>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff ffc4 	bl	8000a58 <__aeabi_cdrcmple>
 8000ad0:	bf34      	ite	cc
 8000ad2:	2001      	movcc	r0, #1
 8000ad4:	2000      	movcs	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_d2iz>:
 8000adc:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000ae0:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000ae4:	d215      	bcs.n	8000b12 <__aeabi_d2iz+0x36>
 8000ae6:	d511      	bpl.n	8000b0c <__aeabi_d2iz+0x30>
 8000ae8:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000aec:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000af0:	d912      	bls.n	8000b18 <__aeabi_d2iz+0x3c>
 8000af2:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000af6:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000afa:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000afe:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b02:	fa23 f002 	lsr.w	r0, r3, r2
 8000b06:	bf18      	it	ne
 8000b08:	4240      	negne	r0, r0
 8000b0a:	4770      	bx	lr
 8000b0c:	f04f 0000 	mov.w	r0, #0
 8000b10:	4770      	bx	lr
 8000b12:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b16:	d105      	bne.n	8000b24 <__aeabi_d2iz+0x48>
 8000b18:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b1c:	bf08      	it	eq
 8000b1e:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b22:	4770      	bx	lr
 8000b24:	f04f 0000 	mov.w	r0, #0
 8000b28:	4770      	bx	lr
 8000b2a:	bf00      	nop

08000b2c <__aeabi_d2uiz>:
 8000b2c:	004a      	lsls	r2, r1, #1
 8000b2e:	d211      	bcs.n	8000b54 <__aeabi_d2uiz+0x28>
 8000b30:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b34:	d211      	bcs.n	8000b5a <__aeabi_d2uiz+0x2e>
 8000b36:	d50d      	bpl.n	8000b54 <__aeabi_d2uiz+0x28>
 8000b38:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b3c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b40:	d40e      	bmi.n	8000b60 <__aeabi_d2uiz+0x34>
 8000b42:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b46:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b4a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b4e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b52:	4770      	bx	lr
 8000b54:	f04f 0000 	mov.w	r0, #0
 8000b58:	4770      	bx	lr
 8000b5a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b5e:	d102      	bne.n	8000b66 <__aeabi_d2uiz+0x3a>
 8000b60:	f04f 30ff 	mov.w	r0, #4294967295
 8000b64:	4770      	bx	lr
 8000b66:	f04f 0000 	mov.w	r0, #0
 8000b6a:	4770      	bx	lr

08000b6c <__aeabi_d2f>:
 8000b6c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b70:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000b74:	bf24      	itt	cs
 8000b76:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000b7a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000b7e:	d90d      	bls.n	8000b9c <__aeabi_d2f+0x30>
 8000b80:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000b84:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b88:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b8c:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000b90:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b94:	bf08      	it	eq
 8000b96:	f020 0001 	biceq.w	r0, r0, #1
 8000b9a:	4770      	bx	lr
 8000b9c:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000ba0:	d121      	bne.n	8000be6 <__aeabi_d2f+0x7a>
 8000ba2:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000ba6:	bfbc      	itt	lt
 8000ba8:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000bac:	4770      	bxlt	lr
 8000bae:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000bb2:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bb6:	f1c2 0218 	rsb	r2, r2, #24
 8000bba:	f1c2 0c20 	rsb	ip, r2, #32
 8000bbe:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bc2:	fa20 f002 	lsr.w	r0, r0, r2
 8000bc6:	bf18      	it	ne
 8000bc8:	f040 0001 	orrne.w	r0, r0, #1
 8000bcc:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bd0:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000bd4:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000bd8:	ea40 000c 	orr.w	r0, r0, ip
 8000bdc:	fa23 f302 	lsr.w	r3, r3, r2
 8000be0:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000be4:	e7cc      	b.n	8000b80 <__aeabi_d2f+0x14>
 8000be6:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000bea:	d107      	bne.n	8000bfc <__aeabi_d2f+0x90>
 8000bec:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000bf0:	bf1e      	ittt	ne
 8000bf2:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000bf6:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000bfa:	4770      	bxne	lr
 8000bfc:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c00:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c04:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c08:	4770      	bx	lr
 8000c0a:	bf00      	nop

08000c0c <__aeabi_frsub>:
 8000c0c:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000c10:	e002      	b.n	8000c18 <__addsf3>
 8000c12:	bf00      	nop

08000c14 <__aeabi_fsub>:
 8000c14:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000c18 <__addsf3>:
 8000c18:	0042      	lsls	r2, r0, #1
 8000c1a:	bf1f      	itttt	ne
 8000c1c:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000c20:	ea92 0f03 	teqne	r2, r3
 8000c24:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000c28:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c2c:	d06a      	beq.n	8000d04 <__addsf3+0xec>
 8000c2e:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000c32:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000c36:	bfc1      	itttt	gt
 8000c38:	18d2      	addgt	r2, r2, r3
 8000c3a:	4041      	eorgt	r1, r0
 8000c3c:	4048      	eorgt	r0, r1
 8000c3e:	4041      	eorgt	r1, r0
 8000c40:	bfb8      	it	lt
 8000c42:	425b      	neglt	r3, r3
 8000c44:	2b19      	cmp	r3, #25
 8000c46:	bf88      	it	hi
 8000c48:	4770      	bxhi	lr
 8000c4a:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000c4e:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c52:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000c56:	bf18      	it	ne
 8000c58:	4240      	negne	r0, r0
 8000c5a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000c5e:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000c62:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000c66:	bf18      	it	ne
 8000c68:	4249      	negne	r1, r1
 8000c6a:	ea92 0f03 	teq	r2, r3
 8000c6e:	d03f      	beq.n	8000cf0 <__addsf3+0xd8>
 8000c70:	f1a2 0201 	sub.w	r2, r2, #1
 8000c74:	fa41 fc03 	asr.w	ip, r1, r3
 8000c78:	eb10 000c 	adds.w	r0, r0, ip
 8000c7c:	f1c3 0320 	rsb	r3, r3, #32
 8000c80:	fa01 f103 	lsl.w	r1, r1, r3
 8000c84:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000c88:	d502      	bpl.n	8000c90 <__addsf3+0x78>
 8000c8a:	4249      	negs	r1, r1
 8000c8c:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000c90:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000c94:	d313      	bcc.n	8000cbe <__addsf3+0xa6>
 8000c96:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000c9a:	d306      	bcc.n	8000caa <__addsf3+0x92>
 8000c9c:	0840      	lsrs	r0, r0, #1
 8000c9e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000ca2:	f102 0201 	add.w	r2, r2, #1
 8000ca6:	2afe      	cmp	r2, #254	@ 0xfe
 8000ca8:	d251      	bcs.n	8000d4e <__addsf3+0x136>
 8000caa:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000cae:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000cb2:	bf08      	it	eq
 8000cb4:	f020 0001 	biceq.w	r0, r0, #1
 8000cb8:	ea40 0003 	orr.w	r0, r0, r3
 8000cbc:	4770      	bx	lr
 8000cbe:	0049      	lsls	r1, r1, #1
 8000cc0:	eb40 0000 	adc.w	r0, r0, r0
 8000cc4:	3a01      	subs	r2, #1
 8000cc6:	bf28      	it	cs
 8000cc8:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000ccc:	d2ed      	bcs.n	8000caa <__addsf3+0x92>
 8000cce:	fab0 fc80 	clz	ip, r0
 8000cd2:	f1ac 0c08 	sub.w	ip, ip, #8
 8000cd6:	ebb2 020c 	subs.w	r2, r2, ip
 8000cda:	fa00 f00c 	lsl.w	r0, r0, ip
 8000cde:	bfaa      	itet	ge
 8000ce0:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000ce4:	4252      	neglt	r2, r2
 8000ce6:	4318      	orrge	r0, r3
 8000ce8:	bfbc      	itt	lt
 8000cea:	40d0      	lsrlt	r0, r2
 8000cec:	4318      	orrlt	r0, r3
 8000cee:	4770      	bx	lr
 8000cf0:	f092 0f00 	teq	r2, #0
 8000cf4:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000cf8:	bf06      	itte	eq
 8000cfa:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000cfe:	3201      	addeq	r2, #1
 8000d00:	3b01      	subne	r3, #1
 8000d02:	e7b5      	b.n	8000c70 <__addsf3+0x58>
 8000d04:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000d08:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000d0c:	bf18      	it	ne
 8000d0e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000d12:	d021      	beq.n	8000d58 <__addsf3+0x140>
 8000d14:	ea92 0f03 	teq	r2, r3
 8000d18:	d004      	beq.n	8000d24 <__addsf3+0x10c>
 8000d1a:	f092 0f00 	teq	r2, #0
 8000d1e:	bf08      	it	eq
 8000d20:	4608      	moveq	r0, r1
 8000d22:	4770      	bx	lr
 8000d24:	ea90 0f01 	teq	r0, r1
 8000d28:	bf1c      	itt	ne
 8000d2a:	2000      	movne	r0, #0
 8000d2c:	4770      	bxne	lr
 8000d2e:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000d32:	d104      	bne.n	8000d3e <__addsf3+0x126>
 8000d34:	0040      	lsls	r0, r0, #1
 8000d36:	bf28      	it	cs
 8000d38:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000d3c:	4770      	bx	lr
 8000d3e:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000d42:	bf3c      	itt	cc
 8000d44:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000d48:	4770      	bxcc	lr
 8000d4a:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000d4e:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000d52:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000d56:	4770      	bx	lr
 8000d58:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000d5c:	bf16      	itet	ne
 8000d5e:	4608      	movne	r0, r1
 8000d60:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000d64:	4601      	movne	r1, r0
 8000d66:	0242      	lsls	r2, r0, #9
 8000d68:	bf06      	itte	eq
 8000d6a:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000d6e:	ea90 0f01 	teqeq	r0, r1
 8000d72:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000d76:	4770      	bx	lr

08000d78 <__aeabi_ui2f>:
 8000d78:	f04f 0300 	mov.w	r3, #0
 8000d7c:	e004      	b.n	8000d88 <__aeabi_i2f+0x8>
 8000d7e:	bf00      	nop

08000d80 <__aeabi_i2f>:
 8000d80:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000d84:	bf48      	it	mi
 8000d86:	4240      	negmi	r0, r0
 8000d88:	ea5f 0c00 	movs.w	ip, r0
 8000d8c:	bf08      	it	eq
 8000d8e:	4770      	bxeq	lr
 8000d90:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000d94:	4601      	mov	r1, r0
 8000d96:	f04f 0000 	mov.w	r0, #0
 8000d9a:	e01c      	b.n	8000dd6 <__aeabi_l2f+0x2a>

08000d9c <__aeabi_ul2f>:
 8000d9c:	ea50 0201 	orrs.w	r2, r0, r1
 8000da0:	bf08      	it	eq
 8000da2:	4770      	bxeq	lr
 8000da4:	f04f 0300 	mov.w	r3, #0
 8000da8:	e00a      	b.n	8000dc0 <__aeabi_l2f+0x14>
 8000daa:	bf00      	nop

08000dac <__aeabi_l2f>:
 8000dac:	ea50 0201 	orrs.w	r2, r0, r1
 8000db0:	bf08      	it	eq
 8000db2:	4770      	bxeq	lr
 8000db4:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000db8:	d502      	bpl.n	8000dc0 <__aeabi_l2f+0x14>
 8000dba:	4240      	negs	r0, r0
 8000dbc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000dc0:	ea5f 0c01 	movs.w	ip, r1
 8000dc4:	bf02      	ittt	eq
 8000dc6:	4684      	moveq	ip, r0
 8000dc8:	4601      	moveq	r1, r0
 8000dca:	2000      	moveq	r0, #0
 8000dcc:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000dd0:	bf08      	it	eq
 8000dd2:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000dd6:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000dda:	fabc f28c 	clz	r2, ip
 8000dde:	3a08      	subs	r2, #8
 8000de0:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000de4:	db10      	blt.n	8000e08 <__aeabi_l2f+0x5c>
 8000de6:	fa01 fc02 	lsl.w	ip, r1, r2
 8000dea:	4463      	add	r3, ip
 8000dec:	fa00 fc02 	lsl.w	ip, r0, r2
 8000df0:	f1c2 0220 	rsb	r2, r2, #32
 8000df4:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000df8:	fa20 f202 	lsr.w	r2, r0, r2
 8000dfc:	eb43 0002 	adc.w	r0, r3, r2
 8000e00:	bf08      	it	eq
 8000e02:	f020 0001 	biceq.w	r0, r0, #1
 8000e06:	4770      	bx	lr
 8000e08:	f102 0220 	add.w	r2, r2, #32
 8000e0c:	fa01 fc02 	lsl.w	ip, r1, r2
 8000e10:	f1c2 0220 	rsb	r2, r2, #32
 8000e14:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000e18:	fa21 f202 	lsr.w	r2, r1, r2
 8000e1c:	eb43 0002 	adc.w	r0, r3, r2
 8000e20:	bf08      	it	eq
 8000e22:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e26:	4770      	bx	lr

08000e28 <__gesf2>:
 8000e28:	f04f 3cff 	mov.w	ip, #4294967295
 8000e2c:	e006      	b.n	8000e3c <__cmpsf2+0x4>
 8000e2e:	bf00      	nop

08000e30 <__lesf2>:
 8000e30:	f04f 0c01 	mov.w	ip, #1
 8000e34:	e002      	b.n	8000e3c <__cmpsf2+0x4>
 8000e36:	bf00      	nop

08000e38 <__cmpsf2>:
 8000e38:	f04f 0c01 	mov.w	ip, #1
 8000e3c:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000e40:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000e44:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000e48:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000e4c:	bf18      	it	ne
 8000e4e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000e52:	d011      	beq.n	8000e78 <__cmpsf2+0x40>
 8000e54:	b001      	add	sp, #4
 8000e56:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8000e5a:	bf18      	it	ne
 8000e5c:	ea90 0f01 	teqne	r0, r1
 8000e60:	bf58      	it	pl
 8000e62:	ebb2 0003 	subspl.w	r0, r2, r3
 8000e66:	bf88      	it	hi
 8000e68:	17c8      	asrhi	r0, r1, #31
 8000e6a:	bf38      	it	cc
 8000e6c:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8000e70:	bf18      	it	ne
 8000e72:	f040 0001 	orrne.w	r0, r0, #1
 8000e76:	4770      	bx	lr
 8000e78:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000e7c:	d102      	bne.n	8000e84 <__cmpsf2+0x4c>
 8000e7e:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8000e82:	d105      	bne.n	8000e90 <__cmpsf2+0x58>
 8000e84:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8000e88:	d1e4      	bne.n	8000e54 <__cmpsf2+0x1c>
 8000e8a:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8000e8e:	d0e1      	beq.n	8000e54 <__cmpsf2+0x1c>
 8000e90:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000e94:	4770      	bx	lr
 8000e96:	bf00      	nop

08000e98 <__aeabi_cfrcmple>:
 8000e98:	4684      	mov	ip, r0
 8000e9a:	4608      	mov	r0, r1
 8000e9c:	4661      	mov	r1, ip
 8000e9e:	e7ff      	b.n	8000ea0 <__aeabi_cfcmpeq>

08000ea0 <__aeabi_cfcmpeq>:
 8000ea0:	b50f      	push	{r0, r1, r2, r3, lr}
 8000ea2:	f7ff ffc9 	bl	8000e38 <__cmpsf2>
 8000ea6:	2800      	cmp	r0, #0
 8000ea8:	bf48      	it	mi
 8000eaa:	f110 0f00 	cmnmi.w	r0, #0
 8000eae:	bd0f      	pop	{r0, r1, r2, r3, pc}

08000eb0 <__aeabi_fcmpeq>:
 8000eb0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000eb4:	f7ff fff4 	bl	8000ea0 <__aeabi_cfcmpeq>
 8000eb8:	bf0c      	ite	eq
 8000eba:	2001      	moveq	r0, #1
 8000ebc:	2000      	movne	r0, #0
 8000ebe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ec2:	bf00      	nop

08000ec4 <__aeabi_fcmplt>:
 8000ec4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ec8:	f7ff ffea 	bl	8000ea0 <__aeabi_cfcmpeq>
 8000ecc:	bf34      	ite	cc
 8000ece:	2001      	movcc	r0, #1
 8000ed0:	2000      	movcs	r0, #0
 8000ed2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ed6:	bf00      	nop

08000ed8 <__aeabi_fcmple>:
 8000ed8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000edc:	f7ff ffe0 	bl	8000ea0 <__aeabi_cfcmpeq>
 8000ee0:	bf94      	ite	ls
 8000ee2:	2001      	movls	r0, #1
 8000ee4:	2000      	movhi	r0, #0
 8000ee6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000eea:	bf00      	nop

08000eec <__aeabi_fcmpge>:
 8000eec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ef0:	f7ff ffd2 	bl	8000e98 <__aeabi_cfrcmple>
 8000ef4:	bf94      	ite	ls
 8000ef6:	2001      	movls	r0, #1
 8000ef8:	2000      	movhi	r0, #0
 8000efa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000efe:	bf00      	nop

08000f00 <__aeabi_fcmpgt>:
 8000f00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000f04:	f7ff ffc8 	bl	8000e98 <__aeabi_cfrcmple>
 8000f08:	bf34      	ite	cc
 8000f0a:	2001      	movcc	r0, #1
 8000f0c:	2000      	movcs	r0, #0
 8000f0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000f12:	bf00      	nop

08000f14 <__aeabi_f2iz>:
 8000f14:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000f18:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 8000f1c:	d30f      	bcc.n	8000f3e <__aeabi_f2iz+0x2a>
 8000f1e:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 8000f22:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8000f26:	d90d      	bls.n	8000f44 <__aeabi_f2iz+0x30>
 8000f28:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000f2c:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000f30:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000f34:	fa23 f002 	lsr.w	r0, r3, r2
 8000f38:	bf18      	it	ne
 8000f3a:	4240      	negne	r0, r0
 8000f3c:	4770      	bx	lr
 8000f3e:	f04f 0000 	mov.w	r0, #0
 8000f42:	4770      	bx	lr
 8000f44:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 8000f48:	d101      	bne.n	8000f4e <__aeabi_f2iz+0x3a>
 8000f4a:	0242      	lsls	r2, r0, #9
 8000f4c:	d105      	bne.n	8000f5a <__aeabi_f2iz+0x46>
 8000f4e:	f010 4000 	ands.w	r0, r0, #2147483648	@ 0x80000000
 8000f52:	bf08      	it	eq
 8000f54:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000f58:	4770      	bx	lr
 8000f5a:	f04f 0000 	mov.w	r0, #0
 8000f5e:	4770      	bx	lr

08000f60 <__aeabi_f2uiz>:
 8000f60:	0042      	lsls	r2, r0, #1
 8000f62:	d20e      	bcs.n	8000f82 <__aeabi_f2uiz+0x22>
 8000f64:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 8000f68:	d30b      	bcc.n	8000f82 <__aeabi_f2uiz+0x22>
 8000f6a:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 8000f6e:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8000f72:	d409      	bmi.n	8000f88 <__aeabi_f2uiz+0x28>
 8000f74:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000f78:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000f7c:	fa23 f002 	lsr.w	r0, r3, r2
 8000f80:	4770      	bx	lr
 8000f82:	f04f 0000 	mov.w	r0, #0
 8000f86:	4770      	bx	lr
 8000f88:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 8000f8c:	d101      	bne.n	8000f92 <__aeabi_f2uiz+0x32>
 8000f8e:	0242      	lsls	r2, r0, #9
 8000f90:	d102      	bne.n	8000f98 <__aeabi_f2uiz+0x38>
 8000f92:	f04f 30ff 	mov.w	r0, #4294967295
 8000f96:	4770      	bx	lr
 8000f98:	f04f 0000 	mov.w	r0, #0
 8000f9c:	4770      	bx	lr
 8000f9e:	bf00      	nop

08000fa0 <__aeabi_uldivmod>:
 8000fa0:	b953      	cbnz	r3, 8000fb8 <__aeabi_uldivmod+0x18>
 8000fa2:	b94a      	cbnz	r2, 8000fb8 <__aeabi_uldivmod+0x18>
 8000fa4:	2900      	cmp	r1, #0
 8000fa6:	bf08      	it	eq
 8000fa8:	2800      	cmpeq	r0, #0
 8000faa:	bf1c      	itt	ne
 8000fac:	f04f 31ff 	movne.w	r1, #4294967295
 8000fb0:	f04f 30ff 	movne.w	r0, #4294967295
 8000fb4:	f000 b9be 	b.w	8001334 <__aeabi_idiv0>
 8000fb8:	f1ad 0c08 	sub.w	ip, sp, #8
 8000fbc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000fc0:	f000 f83c 	bl	800103c <__udivmoddi4>
 8000fc4:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000fc8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000fcc:	b004      	add	sp, #16
 8000fce:	4770      	bx	lr

08000fd0 <__aeabi_d2lz>:
 8000fd0:	b538      	push	{r3, r4, r5, lr}
 8000fd2:	2200      	movs	r2, #0
 8000fd4:	2300      	movs	r3, #0
 8000fd6:	4604      	mov	r4, r0
 8000fd8:	460d      	mov	r5, r1
 8000fda:	f7ff fd57 	bl	8000a8c <__aeabi_dcmplt>
 8000fde:	b928      	cbnz	r0, 8000fec <__aeabi_d2lz+0x1c>
 8000fe0:	4620      	mov	r0, r4
 8000fe2:	4629      	mov	r1, r5
 8000fe4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000fe8:	f000 b80a 	b.w	8001000 <__aeabi_d2ulz>
 8000fec:	4620      	mov	r0, r4
 8000fee:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000ff2:	f000 f805 	bl	8001000 <__aeabi_d2ulz>
 8000ff6:	4240      	negs	r0, r0
 8000ff8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ffc:	bd38      	pop	{r3, r4, r5, pc}
 8000ffe:	bf00      	nop

08001000 <__aeabi_d2ulz>:
 8001000:	b5d0      	push	{r4, r6, r7, lr}
 8001002:	4b0c      	ldr	r3, [pc, #48]	@ (8001034 <__aeabi_d2ulz+0x34>)
 8001004:	2200      	movs	r2, #0
 8001006:	4606      	mov	r6, r0
 8001008:	460f      	mov	r7, r1
 800100a:	f7ff facd 	bl	80005a8 <__aeabi_dmul>
 800100e:	f7ff fd8d 	bl	8000b2c <__aeabi_d2uiz>
 8001012:	4604      	mov	r4, r0
 8001014:	f7ff fa4e 	bl	80004b4 <__aeabi_ui2d>
 8001018:	4b07      	ldr	r3, [pc, #28]	@ (8001038 <__aeabi_d2ulz+0x38>)
 800101a:	2200      	movs	r2, #0
 800101c:	f7ff fac4 	bl	80005a8 <__aeabi_dmul>
 8001020:	4602      	mov	r2, r0
 8001022:	460b      	mov	r3, r1
 8001024:	4630      	mov	r0, r6
 8001026:	4639      	mov	r1, r7
 8001028:	f7ff f906 	bl	8000238 <__aeabi_dsub>
 800102c:	f7ff fd7e 	bl	8000b2c <__aeabi_d2uiz>
 8001030:	4621      	mov	r1, r4
 8001032:	bdd0      	pop	{r4, r6, r7, pc}
 8001034:	3df00000 	.word	0x3df00000
 8001038:	41f00000 	.word	0x41f00000

0800103c <__udivmoddi4>:
 800103c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001040:	9d08      	ldr	r5, [sp, #32]
 8001042:	468e      	mov	lr, r1
 8001044:	4604      	mov	r4, r0
 8001046:	4688      	mov	r8, r1
 8001048:	2b00      	cmp	r3, #0
 800104a:	d14a      	bne.n	80010e2 <__udivmoddi4+0xa6>
 800104c:	428a      	cmp	r2, r1
 800104e:	4617      	mov	r7, r2
 8001050:	d962      	bls.n	8001118 <__udivmoddi4+0xdc>
 8001052:	fab2 f682 	clz	r6, r2
 8001056:	b14e      	cbz	r6, 800106c <__udivmoddi4+0x30>
 8001058:	f1c6 0320 	rsb	r3, r6, #32
 800105c:	fa01 f806 	lsl.w	r8, r1, r6
 8001060:	fa20 f303 	lsr.w	r3, r0, r3
 8001064:	40b7      	lsls	r7, r6
 8001066:	ea43 0808 	orr.w	r8, r3, r8
 800106a:	40b4      	lsls	r4, r6
 800106c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8001070:	fa1f fc87 	uxth.w	ip, r7
 8001074:	fbb8 f1fe 	udiv	r1, r8, lr
 8001078:	0c23      	lsrs	r3, r4, #16
 800107a:	fb0e 8811 	mls	r8, lr, r1, r8
 800107e:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8001082:	fb01 f20c 	mul.w	r2, r1, ip
 8001086:	429a      	cmp	r2, r3
 8001088:	d909      	bls.n	800109e <__udivmoddi4+0x62>
 800108a:	18fb      	adds	r3, r7, r3
 800108c:	f101 30ff 	add.w	r0, r1, #4294967295
 8001090:	f080 80ea 	bcs.w	8001268 <__udivmoddi4+0x22c>
 8001094:	429a      	cmp	r2, r3
 8001096:	f240 80e7 	bls.w	8001268 <__udivmoddi4+0x22c>
 800109a:	3902      	subs	r1, #2
 800109c:	443b      	add	r3, r7
 800109e:	1a9a      	subs	r2, r3, r2
 80010a0:	b2a3      	uxth	r3, r4
 80010a2:	fbb2 f0fe 	udiv	r0, r2, lr
 80010a6:	fb0e 2210 	mls	r2, lr, r0, r2
 80010aa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80010ae:	fb00 fc0c 	mul.w	ip, r0, ip
 80010b2:	459c      	cmp	ip, r3
 80010b4:	d909      	bls.n	80010ca <__udivmoddi4+0x8e>
 80010b6:	18fb      	adds	r3, r7, r3
 80010b8:	f100 32ff 	add.w	r2, r0, #4294967295
 80010bc:	f080 80d6 	bcs.w	800126c <__udivmoddi4+0x230>
 80010c0:	459c      	cmp	ip, r3
 80010c2:	f240 80d3 	bls.w	800126c <__udivmoddi4+0x230>
 80010c6:	443b      	add	r3, r7
 80010c8:	3802      	subs	r0, #2
 80010ca:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80010ce:	eba3 030c 	sub.w	r3, r3, ip
 80010d2:	2100      	movs	r1, #0
 80010d4:	b11d      	cbz	r5, 80010de <__udivmoddi4+0xa2>
 80010d6:	40f3      	lsrs	r3, r6
 80010d8:	2200      	movs	r2, #0
 80010da:	e9c5 3200 	strd	r3, r2, [r5]
 80010de:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80010e2:	428b      	cmp	r3, r1
 80010e4:	d905      	bls.n	80010f2 <__udivmoddi4+0xb6>
 80010e6:	b10d      	cbz	r5, 80010ec <__udivmoddi4+0xb0>
 80010e8:	e9c5 0100 	strd	r0, r1, [r5]
 80010ec:	2100      	movs	r1, #0
 80010ee:	4608      	mov	r0, r1
 80010f0:	e7f5      	b.n	80010de <__udivmoddi4+0xa2>
 80010f2:	fab3 f183 	clz	r1, r3
 80010f6:	2900      	cmp	r1, #0
 80010f8:	d146      	bne.n	8001188 <__udivmoddi4+0x14c>
 80010fa:	4573      	cmp	r3, lr
 80010fc:	d302      	bcc.n	8001104 <__udivmoddi4+0xc8>
 80010fe:	4282      	cmp	r2, r0
 8001100:	f200 8105 	bhi.w	800130e <__udivmoddi4+0x2d2>
 8001104:	1a84      	subs	r4, r0, r2
 8001106:	eb6e 0203 	sbc.w	r2, lr, r3
 800110a:	2001      	movs	r0, #1
 800110c:	4690      	mov	r8, r2
 800110e:	2d00      	cmp	r5, #0
 8001110:	d0e5      	beq.n	80010de <__udivmoddi4+0xa2>
 8001112:	e9c5 4800 	strd	r4, r8, [r5]
 8001116:	e7e2      	b.n	80010de <__udivmoddi4+0xa2>
 8001118:	2a00      	cmp	r2, #0
 800111a:	f000 8090 	beq.w	800123e <__udivmoddi4+0x202>
 800111e:	fab2 f682 	clz	r6, r2
 8001122:	2e00      	cmp	r6, #0
 8001124:	f040 80a4 	bne.w	8001270 <__udivmoddi4+0x234>
 8001128:	1a8a      	subs	r2, r1, r2
 800112a:	0c03      	lsrs	r3, r0, #16
 800112c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8001130:	b280      	uxth	r0, r0
 8001132:	b2bc      	uxth	r4, r7
 8001134:	2101      	movs	r1, #1
 8001136:	fbb2 fcfe 	udiv	ip, r2, lr
 800113a:	fb0e 221c 	mls	r2, lr, ip, r2
 800113e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8001142:	fb04 f20c 	mul.w	r2, r4, ip
 8001146:	429a      	cmp	r2, r3
 8001148:	d907      	bls.n	800115a <__udivmoddi4+0x11e>
 800114a:	18fb      	adds	r3, r7, r3
 800114c:	f10c 38ff 	add.w	r8, ip, #4294967295
 8001150:	d202      	bcs.n	8001158 <__udivmoddi4+0x11c>
 8001152:	429a      	cmp	r2, r3
 8001154:	f200 80e0 	bhi.w	8001318 <__udivmoddi4+0x2dc>
 8001158:	46c4      	mov	ip, r8
 800115a:	1a9b      	subs	r3, r3, r2
 800115c:	fbb3 f2fe 	udiv	r2, r3, lr
 8001160:	fb0e 3312 	mls	r3, lr, r2, r3
 8001164:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8001168:	fb02 f404 	mul.w	r4, r2, r4
 800116c:	429c      	cmp	r4, r3
 800116e:	d907      	bls.n	8001180 <__udivmoddi4+0x144>
 8001170:	18fb      	adds	r3, r7, r3
 8001172:	f102 30ff 	add.w	r0, r2, #4294967295
 8001176:	d202      	bcs.n	800117e <__udivmoddi4+0x142>
 8001178:	429c      	cmp	r4, r3
 800117a:	f200 80ca 	bhi.w	8001312 <__udivmoddi4+0x2d6>
 800117e:	4602      	mov	r2, r0
 8001180:	1b1b      	subs	r3, r3, r4
 8001182:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8001186:	e7a5      	b.n	80010d4 <__udivmoddi4+0x98>
 8001188:	f1c1 0620 	rsb	r6, r1, #32
 800118c:	408b      	lsls	r3, r1
 800118e:	fa22 f706 	lsr.w	r7, r2, r6
 8001192:	431f      	orrs	r7, r3
 8001194:	fa0e f401 	lsl.w	r4, lr, r1
 8001198:	fa20 f306 	lsr.w	r3, r0, r6
 800119c:	fa2e fe06 	lsr.w	lr, lr, r6
 80011a0:	ea4f 4917 	mov.w	r9, r7, lsr #16
 80011a4:	4323      	orrs	r3, r4
 80011a6:	fa00 f801 	lsl.w	r8, r0, r1
 80011aa:	fa1f fc87 	uxth.w	ip, r7
 80011ae:	fbbe f0f9 	udiv	r0, lr, r9
 80011b2:	0c1c      	lsrs	r4, r3, #16
 80011b4:	fb09 ee10 	mls	lr, r9, r0, lr
 80011b8:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80011bc:	fb00 fe0c 	mul.w	lr, r0, ip
 80011c0:	45a6      	cmp	lr, r4
 80011c2:	fa02 f201 	lsl.w	r2, r2, r1
 80011c6:	d909      	bls.n	80011dc <__udivmoddi4+0x1a0>
 80011c8:	193c      	adds	r4, r7, r4
 80011ca:	f100 3aff 	add.w	sl, r0, #4294967295
 80011ce:	f080 809c 	bcs.w	800130a <__udivmoddi4+0x2ce>
 80011d2:	45a6      	cmp	lr, r4
 80011d4:	f240 8099 	bls.w	800130a <__udivmoddi4+0x2ce>
 80011d8:	3802      	subs	r0, #2
 80011da:	443c      	add	r4, r7
 80011dc:	eba4 040e 	sub.w	r4, r4, lr
 80011e0:	fa1f fe83 	uxth.w	lr, r3
 80011e4:	fbb4 f3f9 	udiv	r3, r4, r9
 80011e8:	fb09 4413 	mls	r4, r9, r3, r4
 80011ec:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80011f0:	fb03 fc0c 	mul.w	ip, r3, ip
 80011f4:	45a4      	cmp	ip, r4
 80011f6:	d908      	bls.n	800120a <__udivmoddi4+0x1ce>
 80011f8:	193c      	adds	r4, r7, r4
 80011fa:	f103 3eff 	add.w	lr, r3, #4294967295
 80011fe:	f080 8082 	bcs.w	8001306 <__udivmoddi4+0x2ca>
 8001202:	45a4      	cmp	ip, r4
 8001204:	d97f      	bls.n	8001306 <__udivmoddi4+0x2ca>
 8001206:	3b02      	subs	r3, #2
 8001208:	443c      	add	r4, r7
 800120a:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 800120e:	eba4 040c 	sub.w	r4, r4, ip
 8001212:	fba0 ec02 	umull	lr, ip, r0, r2
 8001216:	4564      	cmp	r4, ip
 8001218:	4673      	mov	r3, lr
 800121a:	46e1      	mov	r9, ip
 800121c:	d362      	bcc.n	80012e4 <__udivmoddi4+0x2a8>
 800121e:	d05f      	beq.n	80012e0 <__udivmoddi4+0x2a4>
 8001220:	b15d      	cbz	r5, 800123a <__udivmoddi4+0x1fe>
 8001222:	ebb8 0203 	subs.w	r2, r8, r3
 8001226:	eb64 0409 	sbc.w	r4, r4, r9
 800122a:	fa04 f606 	lsl.w	r6, r4, r6
 800122e:	fa22 f301 	lsr.w	r3, r2, r1
 8001232:	431e      	orrs	r6, r3
 8001234:	40cc      	lsrs	r4, r1
 8001236:	e9c5 6400 	strd	r6, r4, [r5]
 800123a:	2100      	movs	r1, #0
 800123c:	e74f      	b.n	80010de <__udivmoddi4+0xa2>
 800123e:	fbb1 fcf2 	udiv	ip, r1, r2
 8001242:	0c01      	lsrs	r1, r0, #16
 8001244:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8001248:	b280      	uxth	r0, r0
 800124a:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 800124e:	463b      	mov	r3, r7
 8001250:	4638      	mov	r0, r7
 8001252:	463c      	mov	r4, r7
 8001254:	46b8      	mov	r8, r7
 8001256:	46be      	mov	lr, r7
 8001258:	2620      	movs	r6, #32
 800125a:	fbb1 f1f7 	udiv	r1, r1, r7
 800125e:	eba2 0208 	sub.w	r2, r2, r8
 8001262:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8001266:	e766      	b.n	8001136 <__udivmoddi4+0xfa>
 8001268:	4601      	mov	r1, r0
 800126a:	e718      	b.n	800109e <__udivmoddi4+0x62>
 800126c:	4610      	mov	r0, r2
 800126e:	e72c      	b.n	80010ca <__udivmoddi4+0x8e>
 8001270:	f1c6 0220 	rsb	r2, r6, #32
 8001274:	fa2e f302 	lsr.w	r3, lr, r2
 8001278:	40b7      	lsls	r7, r6
 800127a:	40b1      	lsls	r1, r6
 800127c:	fa20 f202 	lsr.w	r2, r0, r2
 8001280:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8001284:	430a      	orrs	r2, r1
 8001286:	fbb3 f8fe 	udiv	r8, r3, lr
 800128a:	b2bc      	uxth	r4, r7
 800128c:	fb0e 3318 	mls	r3, lr, r8, r3
 8001290:	0c11      	lsrs	r1, r2, #16
 8001292:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8001296:	fb08 f904 	mul.w	r9, r8, r4
 800129a:	40b0      	lsls	r0, r6
 800129c:	4589      	cmp	r9, r1
 800129e:	ea4f 4310 	mov.w	r3, r0, lsr #16
 80012a2:	b280      	uxth	r0, r0
 80012a4:	d93e      	bls.n	8001324 <__udivmoddi4+0x2e8>
 80012a6:	1879      	adds	r1, r7, r1
 80012a8:	f108 3cff 	add.w	ip, r8, #4294967295
 80012ac:	d201      	bcs.n	80012b2 <__udivmoddi4+0x276>
 80012ae:	4589      	cmp	r9, r1
 80012b0:	d81f      	bhi.n	80012f2 <__udivmoddi4+0x2b6>
 80012b2:	eba1 0109 	sub.w	r1, r1, r9
 80012b6:	fbb1 f9fe 	udiv	r9, r1, lr
 80012ba:	fb09 f804 	mul.w	r8, r9, r4
 80012be:	fb0e 1119 	mls	r1, lr, r9, r1
 80012c2:	b292      	uxth	r2, r2
 80012c4:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80012c8:	4542      	cmp	r2, r8
 80012ca:	d229      	bcs.n	8001320 <__udivmoddi4+0x2e4>
 80012cc:	18ba      	adds	r2, r7, r2
 80012ce:	f109 31ff 	add.w	r1, r9, #4294967295
 80012d2:	d2c4      	bcs.n	800125e <__udivmoddi4+0x222>
 80012d4:	4542      	cmp	r2, r8
 80012d6:	d2c2      	bcs.n	800125e <__udivmoddi4+0x222>
 80012d8:	f1a9 0102 	sub.w	r1, r9, #2
 80012dc:	443a      	add	r2, r7
 80012de:	e7be      	b.n	800125e <__udivmoddi4+0x222>
 80012e0:	45f0      	cmp	r8, lr
 80012e2:	d29d      	bcs.n	8001220 <__udivmoddi4+0x1e4>
 80012e4:	ebbe 0302 	subs.w	r3, lr, r2
 80012e8:	eb6c 0c07 	sbc.w	ip, ip, r7
 80012ec:	3801      	subs	r0, #1
 80012ee:	46e1      	mov	r9, ip
 80012f0:	e796      	b.n	8001220 <__udivmoddi4+0x1e4>
 80012f2:	eba7 0909 	sub.w	r9, r7, r9
 80012f6:	4449      	add	r1, r9
 80012f8:	f1a8 0c02 	sub.w	ip, r8, #2
 80012fc:	fbb1 f9fe 	udiv	r9, r1, lr
 8001300:	fb09 f804 	mul.w	r8, r9, r4
 8001304:	e7db      	b.n	80012be <__udivmoddi4+0x282>
 8001306:	4673      	mov	r3, lr
 8001308:	e77f      	b.n	800120a <__udivmoddi4+0x1ce>
 800130a:	4650      	mov	r0, sl
 800130c:	e766      	b.n	80011dc <__udivmoddi4+0x1a0>
 800130e:	4608      	mov	r0, r1
 8001310:	e6fd      	b.n	800110e <__udivmoddi4+0xd2>
 8001312:	443b      	add	r3, r7
 8001314:	3a02      	subs	r2, #2
 8001316:	e733      	b.n	8001180 <__udivmoddi4+0x144>
 8001318:	f1ac 0c02 	sub.w	ip, ip, #2
 800131c:	443b      	add	r3, r7
 800131e:	e71c      	b.n	800115a <__udivmoddi4+0x11e>
 8001320:	4649      	mov	r1, r9
 8001322:	e79c      	b.n	800125e <__udivmoddi4+0x222>
 8001324:	eba1 0109 	sub.w	r1, r1, r9
 8001328:	46c4      	mov	ip, r8
 800132a:	fbb1 f9fe 	udiv	r9, r1, lr
 800132e:	fb09 f804 	mul.w	r8, r9, r4
 8001332:	e7c4      	b.n	80012be <__udivmoddi4+0x282>

08001334 <__aeabi_idiv0>:
 8001334:	4770      	bx	lr
 8001336:	bf00      	nop

08001338 <LL_AHB2_GRP1_EnableClock>:
  *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOC
  *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOH
  * @retval None
  */
__STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
 8001338:	b480      	push	{r7}
 800133a:	b085      	sub	sp, #20
 800133c:	af00      	add	r7, sp, #0
 800133e:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB2ENR, Periphs);
 8001340:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001344:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8001346:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800134a:	687b      	ldr	r3, [r7, #4]
 800134c:	4313      	orrs	r3, r2
 800134e:	64cb      	str	r3, [r1, #76]	@ 0x4c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8001350:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001354:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	4013      	ands	r3, r2
 800135a:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800135c:	68fb      	ldr	r3, [r7, #12]
}
 800135e:	bf00      	nop
 8001360:	3714      	adds	r7, #20
 8001362:	46bd      	mov	sp, r7
 8001364:	bc80      	pop	{r7}
 8001366:	4770      	bx	lr

08001368 <LL_APB2_GRP1_EnableClock>:
  *         @arg @ref LL_APB2_GRP1_PERIPH_TIM16
  *         @arg @ref LL_APB2_GRP1_PERIPH_TIM17
  * @retval None
  */
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 8001368:	b480      	push	{r7}
 800136a:	b085      	sub	sp, #20
 800136c:	af00      	add	r7, sp, #0
 800136e:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 8001370:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001374:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8001376:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800137a:	687b      	ldr	r3, [r7, #4]
 800137c:	4313      	orrs	r3, r2
 800137e:	660b      	str	r3, [r1, #96]	@ 0x60
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8001380:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001384:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8001386:	687b      	ldr	r3, [r7, #4]
 8001388:	4013      	ands	r3, r2
 800138a:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800138c:	68fb      	ldr	r3, [r7, #12]
}
 800138e:	bf00      	nop
 8001390:	3714      	adds	r7, #20
 8001392:	46bd      	mov	sp, r7
 8001394:	bc80      	pop	{r7}
 8001396:	4770      	bx	lr

08001398 <LL_APB2_GRP1_DisableClock>:
  *         @arg @ref LL_APB2_GRP1_PERIPH_TIM16
  *         @arg @ref LL_APB2_GRP1_PERIPH_TIM17
  * @retval None
  */
__STATIC_INLINE void LL_APB2_GRP1_DisableClock(uint32_t Periphs)
{
 8001398:	b480      	push	{r7}
 800139a:	b083      	sub	sp, #12
 800139c:	af00      	add	r7, sp, #0
 800139e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RCC->APB2ENR, Periphs);
 80013a0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80013a4:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	43db      	mvns	r3, r3
 80013aa:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80013ae:	4013      	ands	r3, r2
 80013b0:	660b      	str	r3, [r1, #96]	@ 0x60
}
 80013b2:	bf00      	nop
 80013b4:	370c      	adds	r7, #12
 80013b6:	46bd      	mov	sp, r7
 80013b8:	bc80      	pop	{r7}
 80013ba:	4770      	bx	lr

080013bc <MX_ADC_Init>:

ADC_HandleTypeDef hadc;

/* ADC init function */
void MX_ADC_Init(void)
{
 80013bc:	b580      	push	{r7, lr}
 80013be:	af00      	add	r7, sp, #0

  /* USER CODE END ADC_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc.Instance = ADC;
 80013c0:	4b23      	ldr	r3, [pc, #140]	@ (8001450 <MX_ADC_Init+0x94>)
 80013c2:	4a24      	ldr	r2, [pc, #144]	@ (8001454 <MX_ADC_Init+0x98>)
 80013c4:	601a      	str	r2, [r3, #0]
  hadc.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80013c6:	4b22      	ldr	r3, [pc, #136]	@ (8001450 <MX_ADC_Init+0x94>)
 80013c8:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 80013cc:	605a      	str	r2, [r3, #4]
  hadc.Init.Resolution = ADC_RESOLUTION_12B;
 80013ce:	4b20      	ldr	r3, [pc, #128]	@ (8001450 <MX_ADC_Init+0x94>)
 80013d0:	2200      	movs	r2, #0
 80013d2:	609a      	str	r2, [r3, #8]
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80013d4:	4b1e      	ldr	r3, [pc, #120]	@ (8001450 <MX_ADC_Init+0x94>)
 80013d6:	2200      	movs	r2, #0
 80013d8:	60da      	str	r2, [r3, #12]
  hadc.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80013da:	4b1d      	ldr	r3, [pc, #116]	@ (8001450 <MX_ADC_Init+0x94>)
 80013dc:	2200      	movs	r2, #0
 80013de:	611a      	str	r2, [r3, #16]
  hadc.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80013e0:	4b1b      	ldr	r3, [pc, #108]	@ (8001450 <MX_ADC_Init+0x94>)
 80013e2:	2204      	movs	r2, #4
 80013e4:	615a      	str	r2, [r3, #20]
  hadc.Init.LowPowerAutoWait = DISABLE;
 80013e6:	4b1a      	ldr	r3, [pc, #104]	@ (8001450 <MX_ADC_Init+0x94>)
 80013e8:	2200      	movs	r2, #0
 80013ea:	761a      	strb	r2, [r3, #24]
  hadc.Init.LowPowerAutoPowerOff = DISABLE;
 80013ec:	4b18      	ldr	r3, [pc, #96]	@ (8001450 <MX_ADC_Init+0x94>)
 80013ee:	2200      	movs	r2, #0
 80013f0:	765a      	strb	r2, [r3, #25]
  hadc.Init.ContinuousConvMode = DISABLE;
 80013f2:	4b17      	ldr	r3, [pc, #92]	@ (8001450 <MX_ADC_Init+0x94>)
 80013f4:	2200      	movs	r2, #0
 80013f6:	769a      	strb	r2, [r3, #26]
  hadc.Init.NbrOfConversion = 1;
 80013f8:	4b15      	ldr	r3, [pc, #84]	@ (8001450 <MX_ADC_Init+0x94>)
 80013fa:	2201      	movs	r2, #1
 80013fc:	61da      	str	r2, [r3, #28]
  hadc.Init.DiscontinuousConvMode = DISABLE;
 80013fe:	4b14      	ldr	r3, [pc, #80]	@ (8001450 <MX_ADC_Init+0x94>)
 8001400:	2200      	movs	r2, #0
 8001402:	f883 2020 	strb.w	r2, [r3, #32]
  hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001406:	4b12      	ldr	r3, [pc, #72]	@ (8001450 <MX_ADC_Init+0x94>)
 8001408:	2200      	movs	r2, #0
 800140a:	625a      	str	r2, [r3, #36]	@ 0x24
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800140c:	4b10      	ldr	r3, [pc, #64]	@ (8001450 <MX_ADC_Init+0x94>)
 800140e:	2200      	movs	r2, #0
 8001410:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc.Init.DMAContinuousRequests = DISABLE;
 8001412:	4b0f      	ldr	r3, [pc, #60]	@ (8001450 <MX_ADC_Init+0x94>)
 8001414:	2200      	movs	r2, #0
 8001416:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
  hadc.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 800141a:	4b0d      	ldr	r3, [pc, #52]	@ (8001450 <MX_ADC_Init+0x94>)
 800141c:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001420:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc.Init.SamplingTimeCommon1 = ADC_SAMPLETIME_160CYCLES_5;
 8001422:	4b0b      	ldr	r3, [pc, #44]	@ (8001450 <MX_ADC_Init+0x94>)
 8001424:	2207      	movs	r2, #7
 8001426:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc.Init.SamplingTimeCommon2 = ADC_SAMPLETIME_160CYCLES_5;
 8001428:	4b09      	ldr	r3, [pc, #36]	@ (8001450 <MX_ADC_Init+0x94>)
 800142a:	2207      	movs	r2, #7
 800142c:	639a      	str	r2, [r3, #56]	@ 0x38
  hadc.Init.OversamplingMode = DISABLE;
 800142e:	4b08      	ldr	r3, [pc, #32]	@ (8001450 <MX_ADC_Init+0x94>)
 8001430:	2200      	movs	r2, #0
 8001432:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  hadc.Init.TriggerFrequencyMode = ADC_TRIGGER_FREQ_HIGH;
 8001436:	4b06      	ldr	r3, [pc, #24]	@ (8001450 <MX_ADC_Init+0x94>)
 8001438:	2200      	movs	r2, #0
 800143a:	64da      	str	r2, [r3, #76]	@ 0x4c
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 800143c:	4804      	ldr	r0, [pc, #16]	@ (8001450 <MX_ADC_Init+0x94>)
 800143e:	f002 fb5f 	bl	8003b00 <HAL_ADC_Init>
 8001442:	4603      	mov	r3, r0
 8001444:	2b00      	cmp	r3, #0
 8001446:	d001      	beq.n	800144c <MX_ADC_Init+0x90>
  {
    Error_Handler();
 8001448:	f000 fd4b 	bl	8001ee2 <Error_Handler>
  }
  /* USER CODE BEGIN ADC_Init 2 */

  /* USER CODE END ADC_Init 2 */

}
 800144c:	bf00      	nop
 800144e:	bd80      	pop	{r7, pc}
 8001450:	20000340 	.word	0x20000340
 8001454:	40012400 	.word	0x40012400

08001458 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8001458:	b580      	push	{r7, lr}
 800145a:	b088      	sub	sp, #32
 800145c:	af00      	add	r7, sp, #0
 800145e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001460:	f107 030c 	add.w	r3, r7, #12
 8001464:	2200      	movs	r2, #0
 8001466:	601a      	str	r2, [r3, #0]
 8001468:	605a      	str	r2, [r3, #4]
 800146a:	609a      	str	r2, [r3, #8]
 800146c:	60da      	str	r2, [r3, #12]
 800146e:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC)
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	681b      	ldr	r3, [r3, #0]
 8001474:	4a0c      	ldr	r2, [pc, #48]	@ (80014a8 <HAL_ADC_MspInit+0x50>)
 8001476:	4293      	cmp	r3, r2
 8001478:	d112      	bne.n	80014a0 <HAL_ADC_MspInit+0x48>
  {
  /* USER CODE BEGIN ADC_MspInit 0 */

  /* USER CODE END ADC_MspInit 0 */
    /* ADC clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 800147a:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800147e:	f7ff ff73 	bl	8001368 <LL_APB2_GRP1_EnableClock>

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001482:	2002      	movs	r0, #2
 8001484:	f7ff ff58 	bl	8001338 <LL_AHB2_GRP1_EnableClock>
    /**ADC GPIO Configuration
    PB4     ------> ADC_IN3
    */
    GPIO_InitStruct.Pin = Bateria_Pin;
 8001488:	2310      	movs	r3, #16
 800148a:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800148c:	2303      	movs	r3, #3
 800148e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001490:	2300      	movs	r3, #0
 8001492:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(Bateria_GPIO_Port, &GPIO_InitStruct);
 8001494:	f107 030c 	add.w	r3, r7, #12
 8001498:	4619      	mov	r1, r3
 800149a:	4804      	ldr	r0, [pc, #16]	@ (80014ac <HAL_ADC_MspInit+0x54>)
 800149c:	f004 f930 	bl	8005700 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC_MspInit 1 */

  /* USER CODE END ADC_MspInit 1 */
  }
}
 80014a0:	bf00      	nop
 80014a2:	3720      	adds	r7, #32
 80014a4:	46bd      	mov	sp, r7
 80014a6:	bd80      	pop	{r7, pc}
 80014a8:	40012400 	.word	0x40012400
 80014ac:	48000400 	.word	0x48000400

080014b0 <HAL_ADC_MspDeInit>:

void HAL_ADC_MspDeInit(ADC_HandleTypeDef* adcHandle)
{
 80014b0:	b580      	push	{r7, lr}
 80014b2:	b082      	sub	sp, #8
 80014b4:	af00      	add	r7, sp, #0
 80014b6:	6078      	str	r0, [r7, #4]

  if(adcHandle->Instance==ADC)
 80014b8:	687b      	ldr	r3, [r7, #4]
 80014ba:	681b      	ldr	r3, [r3, #0]
 80014bc:	4a07      	ldr	r2, [pc, #28]	@ (80014dc <HAL_ADC_MspDeInit+0x2c>)
 80014be:	4293      	cmp	r3, r2
 80014c0:	d107      	bne.n	80014d2 <HAL_ADC_MspDeInit+0x22>
  {
  /* USER CODE BEGIN ADC_MspDeInit 0 */

  /* USER CODE END ADC_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_ADC_CLK_DISABLE();
 80014c2:	f44f 7000 	mov.w	r0, #512	@ 0x200
 80014c6:	f7ff ff67 	bl	8001398 <LL_APB2_GRP1_DisableClock>

    /**ADC GPIO Configuration
    PB4     ------> ADC_IN3
    */
    HAL_GPIO_DeInit(Bateria_GPIO_Port, Bateria_Pin);
 80014ca:	2110      	movs	r1, #16
 80014cc:	4804      	ldr	r0, [pc, #16]	@ (80014e0 <HAL_ADC_MspDeInit+0x30>)
 80014ce:	f004 fa77 	bl	80059c0 <HAL_GPIO_DeInit>

  /* USER CODE BEGIN ADC_MspDeInit 1 */

  /* USER CODE END ADC_MspDeInit 1 */
  }
}
 80014d2:	bf00      	nop
 80014d4:	3708      	adds	r7, #8
 80014d6:	46bd      	mov	sp, r7
 80014d8:	bd80      	pop	{r7, pc}
 80014da:	bf00      	nop
 80014dc:	40012400 	.word	0x40012400
 80014e0:	48000400 	.word	0x48000400

080014e4 <SYS_InitMeasurement>:
/* USER CODE BEGIN EF */

/* USER CODE END EF */

void SYS_InitMeasurement(void)
{
 80014e4:	b480      	push	{r7}
 80014e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SYS_InitMeasurement_1 */

  /* USER CODE END SYS_InitMeasurement_1 */
  hadc.Instance = ADC;
 80014e8:	4b03      	ldr	r3, [pc, #12]	@ (80014f8 <SYS_InitMeasurement+0x14>)
 80014ea:	4a04      	ldr	r2, [pc, #16]	@ (80014fc <SYS_InitMeasurement+0x18>)
 80014ec:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN SYS_InitMeasurement_2 */

  /* USER CODE END SYS_InitMeasurement_2 */
}
 80014ee:	bf00      	nop
 80014f0:	46bd      	mov	sp, r7
 80014f2:	bc80      	pop	{r7}
 80014f4:	4770      	bx	lr
 80014f6:	bf00      	nop
 80014f8:	20000340 	.word	0x20000340
 80014fc:	40012400 	.word	0x40012400

08001500 <SYS_GetBatteryLevel>:

  /* USER CODE END SYS_GetTemperatureLevel_2 */
}

uint16_t SYS_GetBatteryLevel(void)
{
 8001500:	b580      	push	{r7, lr}
 8001502:	b08c      	sub	sp, #48	@ 0x30
 8001504:	af06      	add	r7, sp, #24
  /* USER CODE BEGIN SYS_GetBatteryLevel_1 */

  uint16_t batteryLevelmV = 0;
 8001506:	2300      	movs	r3, #0
 8001508:	81fb      	strh	r3, [r7, #14]
  uint32_t measVref = 0;
 800150a:	2300      	movs	r3, #0
 800150c:	60bb      	str	r3, [r7, #8]
  uint32_t vdd_mV = 0;
 800150e:	2300      	movs	r3, #0
 8001510:	617b      	str	r3, [r7, #20]
  uint32_t raw_pin = 0;
 8001512:	2300      	movs	r3, #0
 8001514:	607b      	str	r3, [r7, #4]
  uint32_t pin_mV = 0;
 8001516:	2300      	movs	r3, #0
 8001518:	613b      	str	r3, [r7, #16]

  /* Measure internal VREFINT to compute Vdd (in mV) */
  measVref = ADC_ReadChannels(ADC_CHANNEL_VREFINT);
 800151a:	482a      	ldr	r0, [pc, #168]	@ (80015c4 <SYS_GetBatteryLevel+0xc4>)
 800151c:	f000 f860 	bl	80015e0 <ADC_ReadChannels>
 8001520:	60b8      	str	r0, [r7, #8]

  if (measVref == 0)
 8001522:	68bb      	ldr	r3, [r7, #8]
 8001524:	2b00      	cmp	r3, #0
 8001526:	d101      	bne.n	800152c <SYS_GetBatteryLevel+0x2c>
  {
    return 0; /* no measurement available */
 8001528:	2300      	movs	r3, #0
 800152a:	e047      	b.n	80015bc <SYS_GetBatteryLevel+0xbc>
  }

  if ((uint32_t)*VREFINT_CAL_ADDR != (uint32_t)0xFFFFU)
 800152c:	4b26      	ldr	r3, [pc, #152]	@ (80015c8 <SYS_GetBatteryLevel+0xc8>)
 800152e:	881b      	ldrh	r3, [r3, #0]
 8001530:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001534:	4293      	cmp	r3, r2
 8001536:	d00b      	beq.n	8001550 <SYS_GetBatteryLevel+0x50>
  {
    /* Device with Reference voltage calibrated in production: use device optimized parameters */
    vdd_mV = __LL_ADC_CALC_VREFANALOG_VOLTAGE(measVref, ADC_RESOLUTION_12B);
 8001538:	4b23      	ldr	r3, [pc, #140]	@ (80015c8 <SYS_GetBatteryLevel+0xc8>)
 800153a:	881b      	ldrh	r3, [r3, #0]
 800153c:	461a      	mov	r2, r3
 800153e:	f640 43e4 	movw	r3, #3300	@ 0xce4
 8001542:	fb03 f202 	mul.w	r2, r3, r2
 8001546:	68bb      	ldr	r3, [r7, #8]
 8001548:	fbb2 f3f3 	udiv	r3, r2, r3
 800154c:	617b      	str	r3, [r7, #20]
 800154e:	e004      	b.n	800155a <SYS_GetBatteryLevel+0x5a>
  }
  else
  {
    /* Device with Reference voltage not calibrated in production: use generic parameters */
    vdd_mV = (VREFINT_CAL_VREF * 1510) / measVref;
 8001550:	4a1e      	ldr	r2, [pc, #120]	@ (80015cc <SYS_GetBatteryLevel+0xcc>)
 8001552:	68bb      	ldr	r3, [r7, #8]
 8001554:	fbb2 f3f3 	udiv	r3, r2, r3
 8001558:	617b      	str	r3, [r7, #20]
  }

  /* Read the external battery sense pin on ADC_IN3 (PB4) */
  raw_pin = ADC_ReadChannels(ADC_CHANNEL_3);
 800155a:	481d      	ldr	r0, [pc, #116]	@ (80015d0 <SYS_GetBatteryLevel+0xd0>)
 800155c:	f000 f840 	bl	80015e0 <ADC_ReadChannels>
 8001560:	6078      	str	r0, [r7, #4]

  if (raw_pin == 0)
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	2b00      	cmp	r3, #0
 8001566:	d102      	bne.n	800156e <SYS_GetBatteryLevel+0x6e>
  {
    pin_mV = 0;
 8001568:	2300      	movs	r3, #0
 800156a:	613b      	str	r3, [r7, #16]
 800156c:	e00b      	b.n	8001586 <SYS_GetBatteryLevel+0x86>
  }
  else
  {
    /* Convert ADC counts to mV using measured Vdd. ADC resolution is 12-bit (0..4095) */
    pin_mV = (raw_pin * vdd_mV) / 4095U;
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	697a      	ldr	r2, [r7, #20]
 8001572:	fb03 f202 	mul.w	r2, r3, r2
 8001576:	4b17      	ldr	r3, [pc, #92]	@ (80015d4 <SYS_GetBatteryLevel+0xd4>)
 8001578:	fba3 1302 	umull	r1, r3, r3, r2
 800157c:	1ad2      	subs	r2, r2, r3
 800157e:	0852      	lsrs	r2, r2, #1
 8001580:	4413      	add	r3, r2
 8001582:	0adb      	lsrs	r3, r3, #11
 8001584:	613b      	str	r3, [r7, #16]
  }

  /* The hardware uses a resistor divider so that the ADC sees ~0.28 * Vbattery.
     To reconstruct the real battery voltage (mV) we multiply by the inverse (4.03 ~= 403/100).
     Use integer math to avoid floats. */
  batteryLevelmV = (uint16_t)((pin_mV * 403U) / 100U);
 8001586:	693b      	ldr	r3, [r7, #16]
 8001588:	f240 1293 	movw	r2, #403	@ 0x193
 800158c:	fb02 f303 	mul.w	r3, r2, r3
 8001590:	4a11      	ldr	r2, [pc, #68]	@ (80015d8 <SYS_GetBatteryLevel+0xd8>)
 8001592:	fba2 2303 	umull	r2, r3, r2, r3
 8001596:	095b      	lsrs	r3, r3, #5
 8001598:	81fb      	strh	r3, [r7, #14]

  /* Debug: print ADC internals to help diagnose first-uplink anomalies */
  /* Note: use %u and cast to unsigned int to avoid unsupported long specifiers */
  APP_LOG(TS_ON, VLEVEL_M, "DEBUG: SYS_GetBatteryLevel: measVref=%u vdd_mV=%u raw_pin=%u pin_mV=%u batt_mV=%u\r\n",
 800159a:	89fb      	ldrh	r3, [r7, #14]
 800159c:	9304      	str	r3, [sp, #16]
 800159e:	693b      	ldr	r3, [r7, #16]
 80015a0:	9303      	str	r3, [sp, #12]
 80015a2:	687b      	ldr	r3, [r7, #4]
 80015a4:	9302      	str	r3, [sp, #8]
 80015a6:	697b      	ldr	r3, [r7, #20]
 80015a8:	9301      	str	r3, [sp, #4]
 80015aa:	68bb      	ldr	r3, [r7, #8]
 80015ac:	9300      	str	r3, [sp, #0]
 80015ae:	4b0b      	ldr	r3, [pc, #44]	@ (80015dc <SYS_GetBatteryLevel+0xdc>)
 80015b0:	2201      	movs	r2, #1
 80015b2:	2100      	movs	r1, #0
 80015b4:	2002      	movs	r0, #2
 80015b6:	f01e fa1d 	bl	801f9f4 <UTIL_ADV_TRACE_COND_FSend>
    (unsigned int)measVref, (unsigned int)vdd_mV, (unsigned int)raw_pin, (unsigned int)pin_mV, (unsigned int)batteryLevelmV);

  return batteryLevelmV;
 80015ba:	89fb      	ldrh	r3, [r7, #14]

  /* USER CODE END SYS_GetBatteryLevel_1 */
}
 80015bc:	4618      	mov	r0, r3
 80015be:	3718      	adds	r7, #24
 80015c0:	46bd      	mov	sp, r7
 80015c2:	bd80      	pop	{r7, pc}
 80015c4:	b4002000 	.word	0xb4002000
 80015c8:	1fff75aa 	.word	0x1fff75aa
 80015cc:	004c08d8 	.word	0x004c08d8
 80015d0:	0c000008 	.word	0x0c000008
 80015d4:	00100101 	.word	0x00100101
 80015d8:	51eb851f 	.word	0x51eb851f
 80015dc:	08022d00 	.word	0x08022d00

080015e0 <ADC_ReadChannels>:
/* USER CODE BEGIN PrFD */

/* USER CODE END PrFD */

static uint32_t ADC_ReadChannels(uint32_t channel)
{
 80015e0:	b580      	push	{r7, lr}
 80015e2:	b086      	sub	sp, #24
 80015e4:	af00      	add	r7, sp, #0
 80015e6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN ADC_ReadChannels_1 */

  /* USER CODE END ADC_ReadChannels_1 */
  uint32_t ADCxConvertedValues = 0;
 80015e8:	2300      	movs	r3, #0
 80015ea:	617b      	str	r3, [r7, #20]
  ADC_ChannelConfTypeDef sConfig = {0};
 80015ec:	f107 0308 	add.w	r3, r7, #8
 80015f0:	2200      	movs	r2, #0
 80015f2:	601a      	str	r2, [r3, #0]
 80015f4:	605a      	str	r2, [r3, #4]
 80015f6:	609a      	str	r2, [r3, #8]

  MX_ADC_Init();
 80015f8:	f7ff fee0 	bl	80013bc <MX_ADC_Init>

  /* Start Calibration */
  if (HAL_ADCEx_Calibration_Start(&hadc) != HAL_OK)
 80015fc:	481a      	ldr	r0, [pc, #104]	@ (8001668 <ADC_ReadChannels+0x88>)
 80015fe:	f003 f89e 	bl	800473e <HAL_ADCEx_Calibration_Start>
 8001602:	4603      	mov	r3, r0
 8001604:	2b00      	cmp	r3, #0
 8001606:	d001      	beq.n	800160c <ADC_ReadChannels+0x2c>
  {
    Error_Handler();
 8001608:	f000 fc6b 	bl	8001ee2 <Error_Handler>
  }

  /* Configure Regular Channel */
  sConfig.Channel = channel;
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	60bb      	str	r3, [r7, #8]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001610:	2300      	movs	r3, #0
 8001612:	60fb      	str	r3, [r7, #12]
  sConfig.SamplingTime = ADC_SAMPLINGTIME_COMMON_1;
 8001614:	2300      	movs	r3, #0
 8001616:	613b      	str	r3, [r7, #16]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8001618:	f107 0308 	add.w	r3, r7, #8
 800161c:	4619      	mov	r1, r3
 800161e:	4812      	ldr	r0, [pc, #72]	@ (8001668 <ADC_ReadChannels+0x88>)
 8001620:	f002 fdaa 	bl	8004178 <HAL_ADC_ConfigChannel>
 8001624:	4603      	mov	r3, r0
 8001626:	2b00      	cmp	r3, #0
 8001628:	d001      	beq.n	800162e <ADC_ReadChannels+0x4e>
  {
    Error_Handler();
 800162a:	f000 fc5a 	bl	8001ee2 <Error_Handler>
  }

  if (HAL_ADC_Start(&hadc) != HAL_OK)
 800162e:	480e      	ldr	r0, [pc, #56]	@ (8001668 <ADC_ReadChannels+0x88>)
 8001630:	f002 fc86 	bl	8003f40 <HAL_ADC_Start>
 8001634:	4603      	mov	r3, r0
 8001636:	2b00      	cmp	r3, #0
 8001638:	d001      	beq.n	800163e <ADC_ReadChannels+0x5e>
  {
    /* Start Error */
    Error_Handler();
 800163a:	f000 fc52 	bl	8001ee2 <Error_Handler>
  }
  /** Wait for end of conversion */
  HAL_ADC_PollForConversion(&hadc, HAL_MAX_DELAY);
 800163e:	f04f 31ff 	mov.w	r1, #4294967295
 8001642:	4809      	ldr	r0, [pc, #36]	@ (8001668 <ADC_ReadChannels+0x88>)
 8001644:	f002 fcf4 	bl	8004030 <HAL_ADC_PollForConversion>

  /** Wait for end of conversion */
  HAL_ADC_Stop(&hadc);   /* it calls also ADC_Disable() */
 8001648:	4807      	ldr	r0, [pc, #28]	@ (8001668 <ADC_ReadChannels+0x88>)
 800164a:	f002 fcbf 	bl	8003fcc <HAL_ADC_Stop>

  ADCxConvertedValues = HAL_ADC_GetValue(&hadc);
 800164e:	4806      	ldr	r0, [pc, #24]	@ (8001668 <ADC_ReadChannels+0x88>)
 8001650:	f002 fd85 	bl	800415e <HAL_ADC_GetValue>
 8001654:	6178      	str	r0, [r7, #20]

  HAL_ADC_DeInit(&hadc);
 8001656:	4804      	ldr	r0, [pc, #16]	@ (8001668 <ADC_ReadChannels+0x88>)
 8001658:	f002 fbe6 	bl	8003e28 <HAL_ADC_DeInit>

  return ADCxConvertedValues;
 800165c:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN ADC_ReadChannels_2 */

  /* USER CODE END ADC_ReadChannels_2 */
}
 800165e:	4618      	mov	r0, r3
 8001660:	3718      	adds	r7, #24
 8001662:	46bd      	mov	sp, r7
 8001664:	bd80      	pop	{r7, pc}
 8001666:	bf00      	nop
 8001668:	20000340 	.word	0x20000340

0800166c <LL_AHB1_GRP1_EnableClock>:
{
 800166c:	b480      	push	{r7}
 800166e:	b085      	sub	sp, #20
 8001670:	af00      	add	r7, sp, #0
 8001672:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB1ENR, Periphs);
 8001674:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001678:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800167a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	4313      	orrs	r3, r2
 8001682:	648b      	str	r3, [r1, #72]	@ 0x48
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 8001684:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001688:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800168a:	687b      	ldr	r3, [r7, #4]
 800168c:	4013      	ands	r3, r2
 800168e:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001690:	68fb      	ldr	r3, [r7, #12]
}
 8001692:	bf00      	nop
 8001694:	3714      	adds	r7, #20
 8001696:	46bd      	mov	sp, r7
 8001698:	bc80      	pop	{r7}
 800169a:	4770      	bx	lr

0800169c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 800169c:	b580      	push	{r7, lr}
 800169e:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 80016a0:	2004      	movs	r0, #4
 80016a2:	f7ff ffe3 	bl	800166c <LL_AHB1_GRP1_EnableClock>
  __HAL_RCC_DMA1_CLK_ENABLE();
 80016a6:	2001      	movs	r0, #1
 80016a8:	f7ff ffe0 	bl	800166c <LL_AHB1_GRP1_EnableClock>

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 80016ac:	2200      	movs	r2, #0
 80016ae:	2100      	movs	r1, #0
 80016b0:	200b      	movs	r0, #11
 80016b2:	f003 f9ea 	bl	8004a8a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 80016b6:	200b      	movs	r0, #11
 80016b8:	f003 fa01 	bl	8004abe <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 80016bc:	2200      	movs	r2, #0
 80016be:	2100      	movs	r1, #0
 80016c0:	200c      	movs	r0, #12
 80016c2:	f003 f9e2 	bl	8004a8a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 80016c6:	200c      	movs	r0, #12
 80016c8:	f003 f9f9 	bl	8004abe <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 80016cc:	2200      	movs	r2, #0
 80016ce:	2100      	movs	r1, #0
 80016d0:	200d      	movs	r0, #13
 80016d2:	f003 f9da 	bl	8004a8a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 80016d6:	200d      	movs	r0, #13
 80016d8:	f003 f9f1 	bl	8004abe <HAL_NVIC_EnableIRQ>

}
 80016dc:	bf00      	nop
 80016de:	bd80      	pop	{r7, pc}

080016e0 <FLASH_IF_Write>:
  /* USER CODE END FLASH_IF_DeInit_2 */
  return ret_status;
}

FLASH_IF_StatusTypedef FLASH_IF_Write(void *pDestination, const void *pSource, uint32_t uLength)
{
 80016e0:	b580      	push	{r7, lr}
 80016e2:	b086      	sub	sp, #24
 80016e4:	af00      	add	r7, sp, #0
 80016e6:	60f8      	str	r0, [r7, #12]
 80016e8:	60b9      	str	r1, [r7, #8]
 80016ea:	607a      	str	r2, [r7, #4]
  FLASH_IF_StatusTypedef ret_status = FLASH_IF_ERROR;
 80016ec:	23ff      	movs	r3, #255	@ 0xff
 80016ee:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN FLASH_IF_Write_1 */

  /* USER CODE END FLASH_IF_Write_1 */
  if (IS_FLASH_MAIN_MEM_ADDRESS((uint32_t)pDestination))
 80016f0:	68fb      	ldr	r3, [r7, #12]
 80016f2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80016f6:	d311      	bcc.n	800171c <FLASH_IF_Write+0x3c>
 80016f8:	4b0b      	ldr	r3, [pc, #44]	@ (8001728 <FLASH_IF_Write+0x48>)
 80016fa:	681b      	ldr	r3, [r3, #0]
 80016fc:	029a      	lsls	r2, r3, #10
 80016fe:	4b0b      	ldr	r3, [pc, #44]	@ (800172c <FLASH_IF_Write+0x4c>)
 8001700:	4013      	ands	r3, r2
 8001702:	f103 6300 	add.w	r3, r3, #134217728	@ 0x8000000
 8001706:	3b01      	subs	r3, #1
 8001708:	68fa      	ldr	r2, [r7, #12]
 800170a:	4293      	cmp	r3, r2
 800170c:	d306      	bcc.n	800171c <FLASH_IF_Write+0x3c>
  {
    ret_status = FLASH_IF_INT_Write(pDestination, pSource, uLength);
 800170e:	687a      	ldr	r2, [r7, #4]
 8001710:	68b9      	ldr	r1, [r7, #8]
 8001712:	68f8      	ldr	r0, [r7, #12]
 8001714:	f000 f85a 	bl	80017cc <FLASH_IF_INT_Write>
 8001718:	4603      	mov	r3, r0
 800171a:	75fb      	strb	r3, [r7, #23]
  }
  /* USER CODE BEGIN FLASH_IF_Write_2 */

  /* USER CODE END FLASH_IF_Write_2 */
  return ret_status;
 800171c:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8001720:	4618      	mov	r0, r3
 8001722:	3718      	adds	r7, #24
 8001724:	46bd      	mov	sp, r7
 8001726:	bd80      	pop	{r7, pc}
 8001728:	1fff75e0 	.word	0x1fff75e0
 800172c:	03fffc00 	.word	0x03fffc00

08001730 <FLASH_IF_Read>:

FLASH_IF_StatusTypedef FLASH_IF_Read(void *pDestination, const void *pSource, uint32_t uLength)
{
 8001730:	b580      	push	{r7, lr}
 8001732:	b086      	sub	sp, #24
 8001734:	af00      	add	r7, sp, #0
 8001736:	60f8      	str	r0, [r7, #12]
 8001738:	60b9      	str	r1, [r7, #8]
 800173a:	607a      	str	r2, [r7, #4]
  FLASH_IF_StatusTypedef ret_status = FLASH_IF_ERROR;
 800173c:	23ff      	movs	r3, #255	@ 0xff
 800173e:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN FLASH_IF_Read_1 */

  /* USER CODE END FLASH_IF_Read_1 */
  if (IS_FLASH_MAIN_MEM_ADDRESS((uint32_t)pSource))
 8001740:	68bb      	ldr	r3, [r7, #8]
 8001742:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8001746:	d311      	bcc.n	800176c <FLASH_IF_Read+0x3c>
 8001748:	4b0b      	ldr	r3, [pc, #44]	@ (8001778 <FLASH_IF_Read+0x48>)
 800174a:	681b      	ldr	r3, [r3, #0]
 800174c:	029a      	lsls	r2, r3, #10
 800174e:	4b0b      	ldr	r3, [pc, #44]	@ (800177c <FLASH_IF_Read+0x4c>)
 8001750:	4013      	ands	r3, r2
 8001752:	f103 6300 	add.w	r3, r3, #134217728	@ 0x8000000
 8001756:	3b01      	subs	r3, #1
 8001758:	68ba      	ldr	r2, [r7, #8]
 800175a:	4293      	cmp	r3, r2
 800175c:	d306      	bcc.n	800176c <FLASH_IF_Read+0x3c>
  {
    ret_status = FLASH_IF_INT_Read(pDestination, pSource, uLength);
 800175e:	687a      	ldr	r2, [r7, #4]
 8001760:	68b9      	ldr	r1, [r7, #8]
 8001762:	68f8      	ldr	r0, [r7, #12]
 8001764:	f000 f93a 	bl	80019dc <FLASH_IF_INT_Read>
 8001768:	4603      	mov	r3, r0
 800176a:	75fb      	strb	r3, [r7, #23]
  }
  /* USER CODE BEGIN FLASH_IF_Read_2 */

  /* USER CODE END FLASH_IF_Read_2 */
  return ret_status;
 800176c:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8001770:	4618      	mov	r0, r3
 8001772:	3718      	adds	r7, #24
 8001774:	46bd      	mov	sp, r7
 8001776:	bd80      	pop	{r7, pc}
 8001778:	1fff75e0 	.word	0x1fff75e0
 800177c:	03fffc00 	.word	0x03fffc00

08001780 <FLASH_IF_Erase>:

FLASH_IF_StatusTypedef FLASH_IF_Erase(void *pStart, uint32_t uLength)
{
 8001780:	b580      	push	{r7, lr}
 8001782:	b084      	sub	sp, #16
 8001784:	af00      	add	r7, sp, #0
 8001786:	6078      	str	r0, [r7, #4]
 8001788:	6039      	str	r1, [r7, #0]
  FLASH_IF_StatusTypedef ret_status = FLASH_IF_ERROR;
 800178a:	23ff      	movs	r3, #255	@ 0xff
 800178c:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN FLASH_IF_Erase_1 */

  /* USER CODE END FLASH_IF_Erase_1 */
  /* Check Flash start address */
  if (IS_FLASH_MAIN_MEM_ADDRESS((uint32_t)pStart))
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8001794:	d310      	bcc.n	80017b8 <FLASH_IF_Erase+0x38>
 8001796:	4b0b      	ldr	r3, [pc, #44]	@ (80017c4 <FLASH_IF_Erase+0x44>)
 8001798:	681b      	ldr	r3, [r3, #0]
 800179a:	029a      	lsls	r2, r3, #10
 800179c:	4b0a      	ldr	r3, [pc, #40]	@ (80017c8 <FLASH_IF_Erase+0x48>)
 800179e:	4013      	ands	r3, r2
 80017a0:	f103 6300 	add.w	r3, r3, #134217728	@ 0x8000000
 80017a4:	3b01      	subs	r3, #1
 80017a6:	687a      	ldr	r2, [r7, #4]
 80017a8:	4293      	cmp	r3, r2
 80017aa:	d305      	bcc.n	80017b8 <FLASH_IF_Erase+0x38>
  {
    ret_status = FLASH_IF_INT_Erase(pStart, uLength);
 80017ac:	6839      	ldr	r1, [r7, #0]
 80017ae:	6878      	ldr	r0, [r7, #4]
 80017b0:	f000 f932 	bl	8001a18 <FLASH_IF_INT_Erase>
 80017b4:	4603      	mov	r3, r0
 80017b6:	73fb      	strb	r3, [r7, #15]
  }
  /* USER CODE BEGIN FLASH_IF_Erase_2 */

  /* USER CODE END FLASH_IF_Erase_2 */
  return ret_status;
 80017b8:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80017bc:	4618      	mov	r0, r3
 80017be:	3710      	adds	r7, #16
 80017c0:	46bd      	mov	sp, r7
 80017c2:	bd80      	pop	{r7, pc}
 80017c4:	1fff75e0 	.word	0x1fff75e0
 80017c8:	03fffc00 	.word	0x03fffc00

080017cc <FLASH_IF_INT_Write>:

/* Private Functions Definition -----------------------------------------------*/

/* Private Functions : internal flash -----------------------------------------*/
static FLASH_IF_StatusTypedef FLASH_IF_INT_Write(void *pDestination, const void *pSource, uint32_t uLength)
{
 80017cc:	b580      	push	{r7, lr}
 80017ce:	b090      	sub	sp, #64	@ 0x40
 80017d0:	af00      	add	r7, sp, #0
 80017d2:	60f8      	str	r0, [r7, #12]
 80017d4:	60b9      	str	r1, [r7, #8]
 80017d6:	607a      	str	r2, [r7, #4]
  FLASH_IF_StatusTypedef ret_status = FLASH_IF_OK;
 80017d8:	2300      	movs	r3, #0
 80017da:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  /* USER CODE BEGIN FLASH_IF_INT_Write_1 */

  /* USER CODE END FLASH_IF_INT_Write_1 */
  uint32_t uDest = (uint32_t)pDestination;
 80017de:	68fb      	ldr	r3, [r7, #12]
 80017e0:	63bb      	str	r3, [r7, #56]	@ 0x38
  uint32_t uSource = (uint32_t)pSource;
 80017e2:	68bb      	ldr	r3, [r7, #8]
 80017e4:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t length = uLength;
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t number_pages;
  uint32_t current_dest;
  uint32_t current_source;
  uint32_t current_length;

  if ((pDestination == NULL) || (pSource == NULL) || !IS_ADDR_ALIGNED_64BITS(uLength)
 80017ea:	68fb      	ldr	r3, [r7, #12]
 80017ec:	2b00      	cmp	r3, #0
 80017ee:	d00c      	beq.n	800180a <FLASH_IF_INT_Write+0x3e>
 80017f0:	68bb      	ldr	r3, [r7, #8]
 80017f2:	2b00      	cmp	r3, #0
 80017f4:	d009      	beq.n	800180a <FLASH_IF_INT_Write+0x3e>
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	f003 0307 	and.w	r3, r3, #7
 80017fc:	2b00      	cmp	r3, #0
 80017fe:	d104      	bne.n	800180a <FLASH_IF_INT_Write+0x3e>
      || !IS_ADDR_ALIGNED_64BITS((uint32_t)pDestination))
 8001800:	68fb      	ldr	r3, [r7, #12]
 8001802:	f003 0307 	and.w	r3, r3, #7
 8001806:	2b00      	cmp	r3, #0
 8001808:	d002      	beq.n	8001810 <FLASH_IF_INT_Write+0x44>
  {
    return FLASH_IF_PARAM_ERROR;
 800180a:	f06f 0305 	mvn.w	r3, #5
 800180e:	e0da      	b.n	80019c6 <FLASH_IF_INT_Write+0x1fa>
  }

  /* Clear error flags raised during previous operation */
  ret_status = FLASH_IF_INT_Clear_Error();
 8001810:	f000 f992 	bl	8001b38 <FLASH_IF_INT_Clear_Error>
 8001814:	4603      	mov	r3, r0
 8001816:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f

  if (ret_status == FLASH_IF_OK)
 800181a:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 800181e:	2b00      	cmp	r3, #0
 8001820:	f040 80cf 	bne.w	80019c2 <FLASH_IF_INT_Write+0x1f6>
  {
    /* Unlock the Flash to enable the flash control register access */
    if (HAL_FLASH_Unlock() == HAL_OK)
 8001824:	f003 fd96 	bl	8005354 <HAL_FLASH_Unlock>
 8001828:	4603      	mov	r3, r0
 800182a:	2b00      	cmp	r3, #0
 800182c:	f040 80c6 	bne.w	80019bc <FLASH_IF_INT_Write+0x1f0>
    {
      start_page_index = PAGE_INDEX(uDest);
 8001830:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001832:	f103 4278 	add.w	r2, r3, #4160749568	@ 0xf8000000
 8001836:	4b66      	ldr	r3, [pc, #408]	@ (80019d0 <FLASH_IF_INT_Write+0x204>)
 8001838:	681b      	ldr	r3, [r3, #0]
 800183a:	0299      	lsls	r1, r3, #10
 800183c:	4b65      	ldr	r3, [pc, #404]	@ (80019d4 <FLASH_IF_INT_Write+0x208>)
 800183e:	400b      	ands	r3, r1
 8001840:	fbb2 f1f3 	udiv	r1, r2, r3
 8001844:	fb01 f303 	mul.w	r3, r1, r3
 8001848:	1ad3      	subs	r3, r2, r3
 800184a:	0adb      	lsrs	r3, r3, #11
 800184c:	61bb      	str	r3, [r7, #24]
      number_pages = PAGE_INDEX(uDest + uLength - 1U) - start_page_index + 1U;
 800184e:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	4413      	add	r3, r2
 8001854:	f103 4378 	add.w	r3, r3, #4160749568	@ 0xf8000000
 8001858:	3b01      	subs	r3, #1
 800185a:	4a5d      	ldr	r2, [pc, #372]	@ (80019d0 <FLASH_IF_INT_Write+0x204>)
 800185c:	6812      	ldr	r2, [r2, #0]
 800185e:	0291      	lsls	r1, r2, #10
 8001860:	4a5c      	ldr	r2, [pc, #368]	@ (80019d4 <FLASH_IF_INT_Write+0x208>)
 8001862:	400a      	ands	r2, r1
 8001864:	fbb3 f1f2 	udiv	r1, r3, r2
 8001868:	fb01 f202 	mul.w	r2, r1, r2
 800186c:	1a9b      	subs	r3, r3, r2
 800186e:	0ada      	lsrs	r2, r3, #11
 8001870:	69bb      	ldr	r3, [r7, #24]
 8001872:	1ad3      	subs	r3, r2, r3
 8001874:	3301      	adds	r3, #1
 8001876:	617b      	str	r3, [r7, #20]

      if (number_pages > 1)
 8001878:	697b      	ldr	r3, [r7, #20]
 800187a:	2b01      	cmp	r3, #1
 800187c:	d905      	bls.n	800188a <FLASH_IF_INT_Write+0xbe>
      {
        length = FLASH_PAGE_SIZE - (uDest % FLASH_PAGE_SIZE);
 800187e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001880:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001884:	f5c3 6300 	rsb	r3, r3, #2048	@ 0x800
 8001888:	633b      	str	r3, [r7, #48]	@ 0x30
      }

      for (page_index = start_page_index; page_index < (start_page_index + number_pages); page_index++)
 800188a:	69bb      	ldr	r3, [r7, #24]
 800188c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800188e:	e089      	b.n	80019a4 <FLASH_IF_INT_Write+0x1d8>
      {
        page_address = page_index * FLASH_PAGE_SIZE + FLASH_BASE;
 8001890:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001892:	f503 3380 	add.w	r3, r3, #65536	@ 0x10000
 8001896:	02db      	lsls	r3, r3, #11
 8001898:	613b      	str	r3, [r7, #16]
        if (FLASH_IF_INT_IsEmpty(pDestination, length) != FLASH_IF_MEM_EMPTY)
 800189a:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800189c:	68f8      	ldr	r0, [r7, #12]
 800189e:	f000 f925 	bl	8001aec <FLASH_IF_INT_IsEmpty>
 80018a2:	4603      	mov	r3, r0
 80018a4:	2b00      	cmp	r3, #0
 80018a6:	d031      	beq.n	800190c <FLASH_IF_INT_Write+0x140>
        {
          if (pAllocatedBuffer == NULL)
 80018a8:	4b4b      	ldr	r3, [pc, #300]	@ (80019d8 <FLASH_IF_INT_Write+0x20c>)
 80018aa:	681b      	ldr	r3, [r3, #0]
 80018ac:	2b00      	cmp	r3, #0
 80018ae:	d103      	bne.n	80018b8 <FLASH_IF_INT_Write+0xec>
          {
            ret_status = FLASH_IF_PARAM_ERROR;
 80018b0:	23fa      	movs	r3, #250	@ 0xfa
 80018b2:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
            break; /* exit for loop */
 80018b6:	e07e      	b.n	80019b6 <FLASH_IF_INT_Write+0x1ea>
          }

          /* backup initial Flash page data in RAM area */
          FLASH_IF_INT_Read(pAllocatedBuffer, (const void *)page_address, FLASH_PAGE_SIZE);
 80018b8:	4b47      	ldr	r3, [pc, #284]	@ (80019d8 <FLASH_IF_INT_Write+0x20c>)
 80018ba:	681b      	ldr	r3, [r3, #0]
 80018bc:	6939      	ldr	r1, [r7, #16]
 80018be:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80018c2:	4618      	mov	r0, r3
 80018c4:	f000 f88a 	bl	80019dc <FLASH_IF_INT_Read>
          /* copy fragment into RAM area */
          UTIL_MEM_cpy_8(&pAllocatedBuffer[uDest % FLASH_PAGE_SIZE], (const void *)uSource, length);
 80018c8:	4b43      	ldr	r3, [pc, #268]	@ (80019d8 <FLASH_IF_INT_Write+0x20c>)
 80018ca:	681a      	ldr	r2, [r3, #0]
 80018cc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80018ce:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80018d2:	4413      	add	r3, r2
 80018d4:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 80018d6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80018d8:	b292      	uxth	r2, r2
 80018da:	4618      	mov	r0, r3
 80018dc:	f01d f8a6 	bl	801ea2c <UTIL_MEM_cpy_8>

          /*  erase the Flash sector, to avoid writing twice in RAM */
          if (FLASH_IF_INT_Erase((void *)page_address, FLASH_PAGE_SIZE) != FLASH_IF_OK)
 80018e0:	693b      	ldr	r3, [r7, #16]
 80018e2:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80018e6:	4618      	mov	r0, r3
 80018e8:	f000 f896 	bl	8001a18 <FLASH_IF_INT_Erase>
 80018ec:	4603      	mov	r3, r0
 80018ee:	2b00      	cmp	r3, #0
 80018f0:	d003      	beq.n	80018fa <FLASH_IF_INT_Write+0x12e>
          {
            ret_status = FLASH_IF_ERASE_ERROR;
 80018f2:	23fe      	movs	r3, #254	@ 0xfe
 80018f4:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
            break; /* exit for loop */
 80018f8:	e05d      	b.n	80019b6 <FLASH_IF_INT_Write+0x1ea>
          }

          /* copy the whole flash sector including fragment from RAM to Flash */
          current_dest = page_address;
 80018fa:	693b      	ldr	r3, [r7, #16]
 80018fc:	627b      	str	r3, [r7, #36]	@ 0x24
          current_source = (uint32_t)pAllocatedBuffer;
 80018fe:	4b36      	ldr	r3, [pc, #216]	@ (80019d8 <FLASH_IF_INT_Write+0x20c>)
 8001900:	681b      	ldr	r3, [r3, #0]
 8001902:	623b      	str	r3, [r7, #32]
          current_length = FLASH_PAGE_SIZE;
 8001904:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8001908:	61fb      	str	r3, [r7, #28]
 800190a:	e005      	b.n	8001918 <FLASH_IF_INT_Write+0x14c>
        }
        else
        {
          /* write a part of flash page from selected source data */
          current_dest = uDest;
 800190c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800190e:	627b      	str	r3, [r7, #36]	@ 0x24
          current_source = uSource;
 8001910:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001912:	623b      	str	r3, [r7, #32]
          current_length = length;
 8001914:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001916:	61fb      	str	r3, [r7, #28]
        }

        for (address_offset = 0U; address_offset < current_length; address_offset += 8U)
 8001918:	2300      	movs	r3, #0
 800191a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800191c:	e026      	b.n	800196c <FLASH_IF_INT_Write+0x1a0>
        {
          /* Device voltage range supposed to be [2.7V to 3.6V], the operation will be done by word */
          if (HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, current_dest,
                                *((uint64_t *)(current_source + address_offset))) == HAL_OK)
 800191e:	6a3a      	ldr	r2, [r7, #32]
 8001920:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001922:	4413      	add	r3, r2
          if (HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, current_dest,
 8001924:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001928:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800192a:	2001      	movs	r0, #1
 800192c:	f003 fcce 	bl	80052cc <HAL_FLASH_Program>
 8001930:	4603      	mov	r3, r0
 8001932:	2b00      	cmp	r3, #0
 8001934:	d113      	bne.n	800195e <FLASH_IF_INT_Write+0x192>
          {
            /* Check the written value */
            if (*(uint64_t *)current_dest != *(uint64_t *)(current_source + address_offset))
 8001936:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001938:	e9d3 0100 	ldrd	r0, r1, [r3]
 800193c:	6a3a      	ldr	r2, [r7, #32]
 800193e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001940:	4413      	add	r3, r2
 8001942:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001946:	4299      	cmp	r1, r3
 8001948:	bf08      	it	eq
 800194a:	4290      	cmpeq	r0, r2
 800194c:	d003      	beq.n	8001956 <FLASH_IF_INT_Write+0x18a>
            {
              /* Flash content doesn't match SRAM content */
              ret_status = FLASH_IF_WRITE_ERROR;
 800194e:	23fc      	movs	r3, #252	@ 0xfc
 8001950:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
              break;
 8001954:	e00e      	b.n	8001974 <FLASH_IF_INT_Write+0x1a8>
            }
            /* Increment FLASH Destination address */
            current_dest = current_dest + 8U;
 8001956:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001958:	3308      	adds	r3, #8
 800195a:	627b      	str	r3, [r7, #36]	@ 0x24
 800195c:	e003      	b.n	8001966 <FLASH_IF_INT_Write+0x19a>
          }
          else
          {
            /* Error occurred while writing data in Flash memory */
            ret_status = FLASH_IF_WRITE_ERROR;
 800195e:	23fc      	movs	r3, #252	@ 0xfc
 8001960:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
            break;
 8001964:	e006      	b.n	8001974 <FLASH_IF_INT_Write+0x1a8>
        for (address_offset = 0U; address_offset < current_length; address_offset += 8U)
 8001966:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001968:	3308      	adds	r3, #8
 800196a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800196c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800196e:	69fb      	ldr	r3, [r7, #28]
 8001970:	429a      	cmp	r2, r3
 8001972:	d3d4      	bcc.n	800191e <FLASH_IF_INT_Write+0x152>
          }
        }

        if (ret_status != FLASH_IF_OK)
 8001974:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 8001978:	2b00      	cmp	r3, #0
 800197a:	d11b      	bne.n	80019b4 <FLASH_IF_INT_Write+0x1e8>
          /* Error occurred while writing data in Flash memory */
          break;
        }

        /* Increment FLASH destination address, source address, and decrease remaining length */
        uDest += length;
 800197c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800197e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001980:	4413      	add	r3, r2
 8001982:	63bb      	str	r3, [r7, #56]	@ 0x38
        uSource += length;
 8001984:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8001986:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001988:	4413      	add	r3, r2
 800198a:	637b      	str	r3, [r7, #52]	@ 0x34
        length = ((uLength - length) > FLASH_PAGE_SIZE) ? FLASH_PAGE_SIZE : uLength - length;
 800198c:	687a      	ldr	r2, [r7, #4]
 800198e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001990:	1ad3      	subs	r3, r2, r3
 8001992:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8001996:	bf28      	it	cs
 8001998:	f44f 6300 	movcs.w	r3, #2048	@ 0x800
 800199c:	633b      	str	r3, [r7, #48]	@ 0x30
      for (page_index = start_page_index; page_index < (start_page_index + number_pages); page_index++)
 800199e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80019a0:	3301      	adds	r3, #1
 80019a2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80019a4:	69ba      	ldr	r2, [r7, #24]
 80019a6:	697b      	ldr	r3, [r7, #20]
 80019a8:	4413      	add	r3, r2
 80019aa:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80019ac:	429a      	cmp	r2, r3
 80019ae:	f4ff af6f 	bcc.w	8001890 <FLASH_IF_INT_Write+0xc4>
 80019b2:	e000      	b.n	80019b6 <FLASH_IF_INT_Write+0x1ea>
          break;
 80019b4:	bf00      	nop
      }

      /* Lock the Flash to disable the flash control register access (recommended
       * to protect the FLASH memory against possible unwanted operation) */
      HAL_FLASH_Lock();
 80019b6:	f003 fcef 	bl	8005398 <HAL_FLASH_Lock>
 80019ba:	e002      	b.n	80019c2 <FLASH_IF_INT_Write+0x1f6>
    }
    else
    {
      ret_status = FLASH_IF_LOCK_ERROR;
 80019bc:	23fb      	movs	r3, #251	@ 0xfb
 80019be:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
    }
  }
  /* USER CODE BEGIN FLASH_IF_INT_Write_2 */

  /* USER CODE END FLASH_IF_INT_Write_2 */
  return ret_status;
 80019c2:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
}
 80019c6:	4618      	mov	r0, r3
 80019c8:	3740      	adds	r7, #64	@ 0x40
 80019ca:	46bd      	mov	sp, r7
 80019cc:	bd80      	pop	{r7, pc}
 80019ce:	bf00      	nop
 80019d0:	1fff75e0 	.word	0x1fff75e0
 80019d4:	03fffc00 	.word	0x03fffc00
 80019d8:	200003a4 	.word	0x200003a4

080019dc <FLASH_IF_INT_Read>:

static FLASH_IF_StatusTypedef FLASH_IF_INT_Read(void *pDestination, const void *pSource, uint32_t uLength)
{
 80019dc:	b580      	push	{r7, lr}
 80019de:	b086      	sub	sp, #24
 80019e0:	af00      	add	r7, sp, #0
 80019e2:	60f8      	str	r0, [r7, #12]
 80019e4:	60b9      	str	r1, [r7, #8]
 80019e6:	607a      	str	r2, [r7, #4]
  FLASH_IF_StatusTypedef ret_status = FLASH_IF_OK;
 80019e8:	2300      	movs	r3, #0
 80019ea:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN FLASH_IF_INT_Read_1 */

  /* USER CODE END FLASH_IF_INT_Read_1 */
  if ((pDestination == NULL) || (pSource == NULL))
 80019ec:	68fb      	ldr	r3, [r7, #12]
 80019ee:	2b00      	cmp	r3, #0
 80019f0:	d002      	beq.n	80019f8 <FLASH_IF_INT_Read+0x1c>
 80019f2:	68bb      	ldr	r3, [r7, #8]
 80019f4:	2b00      	cmp	r3, #0
 80019f6:	d102      	bne.n	80019fe <FLASH_IF_INT_Read+0x22>
  {
    return FLASH_IF_PARAM_ERROR;
 80019f8:	f06f 0305 	mvn.w	r3, #5
 80019fc:	e008      	b.n	8001a10 <FLASH_IF_INT_Read+0x34>
  }

  UTIL_MEM_cpy_8(pDestination, pSource, uLength);
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	b29b      	uxth	r3, r3
 8001a02:	461a      	mov	r2, r3
 8001a04:	68b9      	ldr	r1, [r7, #8]
 8001a06:	68f8      	ldr	r0, [r7, #12]
 8001a08:	f01d f810 	bl	801ea2c <UTIL_MEM_cpy_8>
  /* USER CODE BEGIN FLASH_IF_INT_Read_2 */

  /* USER CODE END FLASH_IF_INT_Read_2 */
  return ret_status;
 8001a0c:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8001a10:	4618      	mov	r0, r3
 8001a12:	3718      	adds	r7, #24
 8001a14:	46bd      	mov	sp, r7
 8001a16:	bd80      	pop	{r7, pc}

08001a18 <FLASH_IF_INT_Erase>:

static FLASH_IF_StatusTypedef FLASH_IF_INT_Erase(void *pStart, uint32_t uLength)
{
 8001a18:	b580      	push	{r7, lr}
 8001a1a:	b088      	sub	sp, #32
 8001a1c:	af00      	add	r7, sp, #0
 8001a1e:	6078      	str	r0, [r7, #4]
 8001a20:	6039      	str	r1, [r7, #0]
  FLASH_IF_StatusTypedef ret_status = FLASH_IF_OK;
 8001a22:	2300      	movs	r3, #0
 8001a24:	77fb      	strb	r3, [r7, #31]
  /* USER CODE BEGIN FLASH_IF_INT_Erase_1 */

  /* USER CODE END FLASH_IF_INT_Erase_1 */
  HAL_StatusTypeDef hal_status = HAL_ERROR;
 8001a26:	2301      	movs	r3, #1
 8001a28:	77bb      	strb	r3, [r7, #30]
  uint32_t page_error = 0U;
 8001a2a:	2300      	movs	r3, #0
 8001a2c:	617b      	str	r3, [r7, #20]
  uint32_t uStart = (uint32_t)pStart;
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	61bb      	str	r3, [r7, #24]
  FLASH_EraseInitTypeDef erase_init;

  if (pStart == NULL)
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	2b00      	cmp	r3, #0
 8001a36:	d102      	bne.n	8001a3e <FLASH_IF_INT_Erase+0x26>
  {
    return FLASH_IF_PARAM_ERROR;
 8001a38:	f06f 0305 	mvn.w	r3, #5
 8001a3c:	e04e      	b.n	8001adc <FLASH_IF_INT_Erase+0xc4>
  }

  /* Clear error flags raised during previous operation */
  ret_status = FLASH_IF_INT_Clear_Error();
 8001a3e:	f000 f87b 	bl	8001b38 <FLASH_IF_INT_Clear_Error>
 8001a42:	4603      	mov	r3, r0
 8001a44:	77fb      	strb	r3, [r7, #31]

  if (ret_status == FLASH_IF_OK)
 8001a46:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8001a4a:	2b00      	cmp	r3, #0
 8001a4c:	d144      	bne.n	8001ad8 <FLASH_IF_INT_Erase+0xc0>
  {
    /* Unlock the Flash to enable the flash control register access */
    if (HAL_FLASH_Unlock() == HAL_OK)
 8001a4e:	f003 fc81 	bl	8005354 <HAL_FLASH_Unlock>
 8001a52:	4603      	mov	r3, r0
 8001a54:	2b00      	cmp	r3, #0
 8001a56:	d13d      	bne.n	8001ad4 <FLASH_IF_INT_Erase+0xbc>
    {
      erase_init.TypeErase = FLASH_TYPEERASE_PAGES;
 8001a58:	2302      	movs	r3, #2
 8001a5a:	60bb      	str	r3, [r7, #8]
      erase_init.Page = PAGE_INDEX(uStart);
 8001a5c:	69bb      	ldr	r3, [r7, #24]
 8001a5e:	f103 4278 	add.w	r2, r3, #4160749568	@ 0xf8000000
 8001a62:	4b20      	ldr	r3, [pc, #128]	@ (8001ae4 <FLASH_IF_INT_Erase+0xcc>)
 8001a64:	681b      	ldr	r3, [r3, #0]
 8001a66:	0299      	lsls	r1, r3, #10
 8001a68:	4b1f      	ldr	r3, [pc, #124]	@ (8001ae8 <FLASH_IF_INT_Erase+0xd0>)
 8001a6a:	400b      	ands	r3, r1
 8001a6c:	fbb2 f1f3 	udiv	r1, r2, r3
 8001a70:	fb01 f303 	mul.w	r3, r1, r3
 8001a74:	1ad3      	subs	r3, r2, r3
 8001a76:	0adb      	lsrs	r3, r3, #11
 8001a78:	60fb      	str	r3, [r7, #12]
      /* Get the number of pages to erase from 1st page */
      erase_init.NbPages = PAGE_INDEX(uStart + uLength - 1U) - erase_init.Page + 1U;
 8001a7a:	69ba      	ldr	r2, [r7, #24]
 8001a7c:	683b      	ldr	r3, [r7, #0]
 8001a7e:	4413      	add	r3, r2
 8001a80:	f103 4378 	add.w	r3, r3, #4160749568	@ 0xf8000000
 8001a84:	3b01      	subs	r3, #1
 8001a86:	4a17      	ldr	r2, [pc, #92]	@ (8001ae4 <FLASH_IF_INT_Erase+0xcc>)
 8001a88:	6812      	ldr	r2, [r2, #0]
 8001a8a:	0291      	lsls	r1, r2, #10
 8001a8c:	4a16      	ldr	r2, [pc, #88]	@ (8001ae8 <FLASH_IF_INT_Erase+0xd0>)
 8001a8e:	400a      	ands	r2, r1
 8001a90:	fbb3 f1f2 	udiv	r1, r3, r2
 8001a94:	fb01 f202 	mul.w	r2, r1, r2
 8001a98:	1a9b      	subs	r3, r3, r2
 8001a9a:	0ada      	lsrs	r2, r3, #11
 8001a9c:	68fb      	ldr	r3, [r7, #12]
 8001a9e:	1ad3      	subs	r3, r2, r3
 8001aa0:	3301      	adds	r3, #1
 8001aa2:	613b      	str	r3, [r7, #16]

      /* Erase the Page */
      hal_status = HAL_FLASHEx_Erase(&erase_init, &page_error);
 8001aa4:	f107 0214 	add.w	r2, r7, #20
 8001aa8:	f107 0308 	add.w	r3, r7, #8
 8001aac:	4611      	mov	r1, r2
 8001aae:	4618      	mov	r0, r3
 8001ab0:	f003 fd52 	bl	8005558 <HAL_FLASHEx_Erase>
 8001ab4:	4603      	mov	r3, r0
 8001ab6:	77bb      	strb	r3, [r7, #30]

      if (hal_status != HAL_OK)
 8001ab8:	7fbb      	ldrb	r3, [r7, #30]
 8001aba:	2b00      	cmp	r3, #0
 8001abc:	d007      	beq.n	8001ace <FLASH_IF_INT_Erase+0xb6>
      {
        ret_status = (hal_status == HAL_BUSY) ? FLASH_IF_BUSY : FLASH_IF_ERASE_ERROR;
 8001abe:	7fbb      	ldrb	r3, [r7, #30]
 8001ac0:	2b02      	cmp	r3, #2
 8001ac2:	d101      	bne.n	8001ac8 <FLASH_IF_INT_Erase+0xb0>
 8001ac4:	2301      	movs	r3, #1
 8001ac6:	e001      	b.n	8001acc <FLASH_IF_INT_Erase+0xb4>
 8001ac8:	f06f 0301 	mvn.w	r3, #1
 8001acc:	77fb      	strb	r3, [r7, #31]
      }

      /* Lock the Flash to disable the flash control register access (recommended
       * to protect the FLASH memory against possible unwanted operation) */
      HAL_FLASH_Lock();
 8001ace:	f003 fc63 	bl	8005398 <HAL_FLASH_Lock>
 8001ad2:	e001      	b.n	8001ad8 <FLASH_IF_INT_Erase+0xc0>
    }
    else
    {
      ret_status = FLASH_IF_LOCK_ERROR;
 8001ad4:	23fb      	movs	r3, #251	@ 0xfb
 8001ad6:	77fb      	strb	r3, [r7, #31]
    }
  }
  /* USER CODE BEGIN FLASH_IF_INT_Erase_2 */

  /* USER CODE END FLASH_IF_INT_Erase_2 */
  return ret_status;
 8001ad8:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 8001adc:	4618      	mov	r0, r3
 8001ade:	3720      	adds	r7, #32
 8001ae0:	46bd      	mov	sp, r7
 8001ae2:	bd80      	pop	{r7, pc}
 8001ae4:	1fff75e0 	.word	0x1fff75e0
 8001ae8:	03fffc00 	.word	0x03fffc00

08001aec <FLASH_IF_INT_IsEmpty>:

static int32_t FLASH_IF_INT_IsEmpty(void *pStart, uint32_t uLength)
{
 8001aec:	b480      	push	{r7}
 8001aee:	b085      	sub	sp, #20
 8001af0:	af00      	add	r7, sp, #0
 8001af2:	6078      	str	r0, [r7, #4]
 8001af4:	6039      	str	r1, [r7, #0]
  int32_t status = FLASH_IF_MEM_EMPTY;
 8001af6:	2300      	movs	r3, #0
 8001af8:	60fb      	str	r3, [r7, #12]
  /* USER CODE BEGIN FLASH_IF_INT_IsEmpty_1 */

  /* USER CODE END FLASH_IF_INT_IsEmpty_1 */
  uint32_t index;
  for (index = 0; index < uLength; index += 8)
 8001afa:	2300      	movs	r3, #0
 8001afc:	60bb      	str	r3, [r7, #8]
 8001afe:	e011      	b.n	8001b24 <FLASH_IF_INT_IsEmpty+0x38>
  {
    if (*(uint64_t *)pStart != UINT64_MAX)
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b06:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001b0a:	bf08      	it	eq
 8001b0c:	f1b2 3fff 	cmpeq.w	r2, #4294967295
 8001b10:	d002      	beq.n	8001b18 <FLASH_IF_INT_IsEmpty+0x2c>
    {
      status = FLASH_IF_MEM_NOT_EMPTY;
 8001b12:	2301      	movs	r3, #1
 8001b14:	60fb      	str	r3, [r7, #12]
      break;
 8001b16:	e009      	b.n	8001b2c <FLASH_IF_INT_IsEmpty+0x40>
    }
    pStart = (void *)((uint32_t)pStart + 8U);
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	3308      	adds	r3, #8
 8001b1c:	607b      	str	r3, [r7, #4]
  for (index = 0; index < uLength; index += 8)
 8001b1e:	68bb      	ldr	r3, [r7, #8]
 8001b20:	3308      	adds	r3, #8
 8001b22:	60bb      	str	r3, [r7, #8]
 8001b24:	68ba      	ldr	r2, [r7, #8]
 8001b26:	683b      	ldr	r3, [r7, #0]
 8001b28:	429a      	cmp	r2, r3
 8001b2a:	d3e9      	bcc.n	8001b00 <FLASH_IF_INT_IsEmpty+0x14>
  }
  /* USER CODE BEGIN FLASH_IF_INT_IsEmpty_2 */

  /* USER CODE END FLASH_IF_INT_IsEmpty_2 */
  return status;
 8001b2c:	68fb      	ldr	r3, [r7, #12]
}
 8001b2e:	4618      	mov	r0, r3
 8001b30:	3714      	adds	r7, #20
 8001b32:	46bd      	mov	sp, r7
 8001b34:	bc80      	pop	{r7}
 8001b36:	4770      	bx	lr

08001b38 <FLASH_IF_INT_Clear_Error>:

static FLASH_IF_StatusTypedef FLASH_IF_INT_Clear_Error(void)
{
 8001b38:	b580      	push	{r7, lr}
 8001b3a:	b082      	sub	sp, #8
 8001b3c:	af00      	add	r7, sp, #0
  FLASH_IF_StatusTypedef ret_status = FLASH_IF_LOCK_ERROR;
 8001b3e:	23fb      	movs	r3, #251	@ 0xfb
 8001b40:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN FLASH_IF_INT_Clear_Error_1 */

  /* USER CODE END FLASH_IF_INT_Clear_Error_1 */
  /* Unlock the Program memory */
  if (HAL_FLASH_Unlock() == HAL_OK)
 8001b42:	f003 fc07 	bl	8005354 <HAL_FLASH_Unlock>
 8001b46:	4603      	mov	r3, r0
 8001b48:	2b00      	cmp	r3, #0
 8001b4a:	d110      	bne.n	8001b6e <FLASH_IF_INT_Clear_Error+0x36>
  {
    /* Clear all FLASH flags */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_ALL_ERRORS);
 8001b4c:	4b0b      	ldr	r3, [pc, #44]	@ (8001b7c <FLASH_IF_INT_Clear_Error+0x44>)
 8001b4e:	699b      	ldr	r3, [r3, #24]
 8001b50:	4a0a      	ldr	r2, [pc, #40]	@ (8001b7c <FLASH_IF_INT_Clear_Error+0x44>)
 8001b52:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8001b56:	6193      	str	r3, [r2, #24]
 8001b58:	4b08      	ldr	r3, [pc, #32]	@ (8001b7c <FLASH_IF_INT_Clear_Error+0x44>)
 8001b5a:	f24c 32fa 	movw	r2, #50170	@ 0xc3fa
 8001b5e:	611a      	str	r2, [r3, #16]
    /* Unlock the Program memory */
    if (HAL_FLASH_Lock() == HAL_OK)
 8001b60:	f003 fc1a 	bl	8005398 <HAL_FLASH_Lock>
 8001b64:	4603      	mov	r3, r0
 8001b66:	2b00      	cmp	r3, #0
 8001b68:	d101      	bne.n	8001b6e <FLASH_IF_INT_Clear_Error+0x36>
    {
      ret_status = FLASH_IF_OK;
 8001b6a:	2300      	movs	r3, #0
 8001b6c:	71fb      	strb	r3, [r7, #7]
    }
  }
  /* USER CODE BEGIN FLASH_IF_INT_Clear_Error_2 */

  /* USER CODE END FLASH_IF_INT_Clear_Error_2 */
  return ret_status;
 8001b6e:	f997 3007 	ldrsb.w	r3, [r7, #7]
}
 8001b72:	4618      	mov	r0, r3
 8001b74:	3708      	adds	r7, #8
 8001b76:	46bd      	mov	sp, r7
 8001b78:	bd80      	pop	{r7, pc}
 8001b7a:	bf00      	nop
 8001b7c:	58004000 	.word	0x58004000

08001b80 <LL_AHB2_GRP1_EnableClock>:
{
 8001b80:	b480      	push	{r7}
 8001b82:	b085      	sub	sp, #20
 8001b84:	af00      	add	r7, sp, #0
 8001b86:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8001b88:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001b8c:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8001b8e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	4313      	orrs	r3, r2
 8001b96:	64cb      	str	r3, [r1, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8001b98:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001b9c:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	4013      	ands	r3, r2
 8001ba2:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001ba4:	68fb      	ldr	r3, [r7, #12]
}
 8001ba6:	bf00      	nop
 8001ba8:	3714      	adds	r7, #20
 8001baa:	46bd      	mov	sp, r7
 8001bac:	bc80      	pop	{r7}
 8001bae:	4770      	bx	lr

08001bb0 <MX_GPIO_Init>:
/** Configure pins
     PA15   ------> I2C2_SDA
     PB15   ------> I2C2_SCL
*/
void MX_GPIO_Init(void)
{
 8001bb0:	b580      	push	{r7, lr}
 8001bb2:	b086      	sub	sp, #24
 8001bb4:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001bb6:	1d3b      	adds	r3, r7, #4
 8001bb8:	2200      	movs	r2, #0
 8001bba:	601a      	str	r2, [r3, #0]
 8001bbc:	605a      	str	r2, [r3, #4]
 8001bbe:	609a      	str	r2, [r3, #8]
 8001bc0:	60da      	str	r2, [r3, #12]
 8001bc2:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001bc4:	2001      	movs	r0, #1
 8001bc6:	f7ff ffdb 	bl	8001b80 <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001bca:	2002      	movs	r0, #2
 8001bcc:	f7ff ffd8 	bl	8001b80 <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001bd0:	2004      	movs	r0, #4
 8001bd2:	f7ff ffd5 	bl	8001b80 <LL_AHB2_GRP1_EnableClock>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DBG3_GPIO_Port, DBG3_Pin, GPIO_PIN_RESET);
 8001bd6:	2200      	movs	r2, #0
 8001bd8:	2108      	movs	r1, #8
 8001bda:	4840      	ldr	r0, [pc, #256]	@ (8001cdc <MX_GPIO_Init+0x12c>)
 8001bdc:	f003 ffd5 	bl	8005b8a <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_SET);
 8001be0:	2201      	movs	r2, #1
 8001be2:	2120      	movs	r1, #32
 8001be4:	483d      	ldr	r0, [pc, #244]	@ (8001cdc <MX_GPIO_Init+0x12c>)
 8001be6:	f003 ffd0 	bl	8005b8a <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, DBG1_Pin|LED_Pin|RF_CTRL1_Pin|RF_CTRL2_Pin, GPIO_PIN_RESET);
 8001bea:	2200      	movs	r2, #0
 8001bec:	f240 2131 	movw	r1, #561	@ 0x231
 8001bf0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001bf4:	f003 ffc9 	bl	8005b8a <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SDA_Pin;
 8001bf8:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001bfc:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001bfe:	2312      	movs	r3, #18
 8001c00:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c02:	2300      	movs	r3, #0
 8001c04:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c06:	2300      	movs	r3, #0
 8001c08:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8001c0a:	2304      	movs	r3, #4
 8001c0c:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(SDA_GPIO_Port, &GPIO_InitStruct);
 8001c0e:	1d3b      	adds	r3, r7, #4
 8001c10:	4619      	mov	r1, r3
 8001c12:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001c16:	f003 fd73 	bl	8005700 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SCL_Pin;
 8001c1a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001c1e:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001c20:	2312      	movs	r3, #18
 8001c22:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c24:	2300      	movs	r3, #0
 8001c26:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c28:	2300      	movs	r3, #0
 8001c2a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8001c2c:	2304      	movs	r3, #4
 8001c2e:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(SCL_GPIO_Port, &GPIO_InitStruct);
 8001c30:	1d3b      	adds	r3, r7, #4
 8001c32:	4619      	mov	r1, r3
 8001c34:	4829      	ldr	r0, [pc, #164]	@ (8001cdc <MX_GPIO_Init+0x12c>)
 8001c36:	f003 fd63 	bl	8005700 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = DBG3_Pin|LED2_Pin;
 8001c3a:	2328      	movs	r3, #40	@ 0x28
 8001c3c:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001c3e:	2301      	movs	r3, #1
 8001c40:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c42:	2300      	movs	r3, #0
 8001c44:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c46:	2303      	movs	r3, #3
 8001c48:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c4a:	1d3b      	adds	r3, r7, #4
 8001c4c:	4619      	mov	r1, r3
 8001c4e:	4823      	ldr	r0, [pc, #140]	@ (8001cdc <MX_GPIO_Init+0x12c>)
 8001c50:	f003 fd56 	bl	8005700 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = DBG1_Pin|RF_CTRL1_Pin|RF_CTRL2_Pin;
 8001c54:	2331      	movs	r3, #49	@ 0x31
 8001c56:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001c58:	2301      	movs	r3, #1
 8001c5a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c5c:	2300      	movs	r3, #0
 8001c5e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c60:	2303      	movs	r3, #3
 8001c62:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c64:	1d3b      	adds	r3, r7, #4
 8001c66:	4619      	mov	r1, r3
 8001c68:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001c6c:	f003 fd48 	bl	8005700 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = BUT1_Pin;
 8001c70:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001c74:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001c76:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8001c7a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001c7c:	2301      	movs	r3, #1
 8001c7e:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(BUT1_GPIO_Port, &GPIO_InitStruct);
 8001c80:	1d3b      	adds	r3, r7, #4
 8001c82:	4619      	mov	r1, r3
 8001c84:	4815      	ldr	r0, [pc, #84]	@ (8001cdc <MX_GPIO_Init+0x12c>)
 8001c86:	f003 fd3b 	bl	8005700 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LED_Pin;
 8001c8a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001c8e:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001c90:	2301      	movs	r3, #1
 8001c92:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c94:	2300      	movs	r3, #0
 8001c96:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c98:	2300      	movs	r3, #0
 8001c9a:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8001c9c:	1d3b      	adds	r3, r7, #4
 8001c9e:	4619      	mov	r1, r3
 8001ca0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001ca4:	f003 fd2c 	bl	8005700 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = Pulsador_Pin;
 8001ca8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001cac:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001cae:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001cb2:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001cb4:	2301      	movs	r3, #1
 8001cb6:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(Pulsador_GPIO_Port, &GPIO_InitStruct);
 8001cb8:	1d3b      	adds	r3, r7, #4
 8001cba:	4619      	mov	r1, r3
 8001cbc:	4807      	ldr	r0, [pc, #28]	@ (8001cdc <MX_GPIO_Init+0x12c>)
 8001cbe:	f003 fd1f 	bl	8005700 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8001cc2:	2200      	movs	r2, #0
 8001cc4:	2100      	movs	r1, #0
 8001cc6:	2029      	movs	r0, #41	@ 0x29
 8001cc8:	f002 fedf 	bl	8004a8a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001ccc:	2029      	movs	r0, #41	@ 0x29
 8001cce:	f002 fef6 	bl	8004abe <HAL_NVIC_EnableIRQ>

}
 8001cd2:	bf00      	nop
 8001cd4:	3718      	adds	r7, #24
 8001cd6:	46bd      	mov	sp, r7
 8001cd8:	bd80      	pop	{r7, pc}
 8001cda:	bf00      	nop
 8001cdc:	48000400 	.word	0x48000400

08001ce0 <LL_RCC_LSE_SetDriveCapability>:
  *         @arg @ref LL_RCC_LSEDRIVE_MEDIUMHIGH
  *         @arg @ref LL_RCC_LSEDRIVE_HIGH
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSE_SetDriveCapability(uint32_t LSEDrive)
{
 8001ce0:	b480      	push	{r7}
 8001ce2:	b083      	sub	sp, #12
 8001ce4:	af00      	add	r7, sp, #0
 8001ce6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_LSEDRV, LSEDrive);
 8001ce8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001cec:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001cf0:	f023 0218 	bic.w	r2, r3, #24
 8001cf4:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	4313      	orrs	r3, r2
 8001cfc:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
}
 8001d00:	bf00      	nop
 8001d02:	370c      	adds	r7, #12
 8001d04:	46bd      	mov	sp, r7
 8001d06:	bc80      	pop	{r7}
 8001d08:	4770      	bx	lr
	...

08001d0c <__io_putchar>:

/* Private function prototypes -----------------------------------------------*/
void SystemClock_Config(void);
/* USER CODE BEGIN PFP */
int __io_putchar(int ch)
{
 8001d0c:	b580      	push	{r7, lr}
 8001d0e:	b082      	sub	sp, #8
 8001d10:	af00      	add	r7, sp, #0
 8001d12:	6078      	str	r0, [r7, #4]
  HAL_UART_Transmit(&huart1, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 8001d14:	1d39      	adds	r1, r7, #4
 8001d16:	f04f 33ff 	mov.w	r3, #4294967295
 8001d1a:	2201      	movs	r2, #1
 8001d1c:	4803      	ldr	r0, [pc, #12]	@ (8001d2c <__io_putchar+0x20>)
 8001d1e:	f006 fbb4 	bl	800848a <HAL_UART_Transmit>
  return ch;
 8001d22:	687b      	ldr	r3, [r7, #4]
}
 8001d24:	4618      	mov	r0, r3
 8001d26:	3708      	adds	r7, #8
 8001d28:	46bd      	mov	sp, r7
 8001d2a:	bd80      	pop	{r7, pc}
 8001d2c:	200004ac 	.word	0x200004ac

08001d30 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001d30:	b580      	push	{r7, lr}
 8001d32:	b084      	sub	sp, #16
 8001d34:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001d36:	f001 fcf5 	bl	8003724 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001d3a:	f000 f869 	bl	8001e10 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001d3e:	f7ff ff37 	bl	8001bb0 <MX_GPIO_Init>
  MX_LoRaWAN_Init();
 8001d42:	f008 fdf1 	bl	800a928 <MX_LoRaWAN_Init>
  MX_LPUART1_UART_Init();
 8001d46:	f001 f899 	bl	8002e7c <MX_LPUART1_UART_Init>
  /* USER CODE BEGIN 2 */
  MX_USART1_UART_Init();
 8001d4a:	f001 f8e3 	bl	8002f14 <MX_USART1_UART_Init>
  // ? CONFIGURAR WAKEUP PARA USART1
  UART_WakeUpTypeDef WakeUpSelection;
  WakeUpSelection.WakeUpEvent = UART_WAKEUP_ON_STARTBIT;
 8001d4e:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8001d52:	603b      	str	r3, [r7, #0]
  HAL_UARTEx_StopModeWakeUpSourceConfig(&huart1, WakeUpSelection);
 8001d54:	463b      	mov	r3, r7
 8001d56:	e893 0006 	ldmia.w	r3, {r1, r2}
 8001d5a:	4825      	ldr	r0, [pc, #148]	@ (8001df0 <main+0xc0>)
 8001d5c:	f008 fc35 	bl	800a5ca <HAL_UARTEx_StopModeWakeUpSourceConfig>
  // Asegurar que UART est listo
  while (__HAL_UART_GET_FLAG(&huart1, USART_ISR_BUSY) == SET);
 8001d60:	bf00      	nop
 8001d62:	4b23      	ldr	r3, [pc, #140]	@ (8001df0 <main+0xc0>)
 8001d64:	681b      	ldr	r3, [r3, #0]
 8001d66:	69db      	ldr	r3, [r3, #28]
 8001d68:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001d6c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001d70:	d0f7      	beq.n	8001d62 <main+0x32>
  while (__HAL_UART_GET_FLAG(&huart1, USART_ISR_REACK) == RESET);
 8001d72:	bf00      	nop
 8001d74:	4b1e      	ldr	r3, [pc, #120]	@ (8001df0 <main+0xc0>)
 8001d76:	681b      	ldr	r3, [r3, #0]
 8001d78:	69db      	ldr	r3, [r3, #28]
 8001d7a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001d7e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8001d82:	d1f7      	bne.n	8001d74 <main+0x44>

  // Habilitar interrupcin de wakeup
  __HAL_UART_ENABLE_IT(&huart1, UART_IT_WUF);
 8001d84:	4b1a      	ldr	r3, [pc, #104]	@ (8001df0 <main+0xc0>)
 8001d86:	681b      	ldr	r3, [r3, #0]
 8001d88:	689a      	ldr	r2, [r3, #8]
 8001d8a:	4b19      	ldr	r3, [pc, #100]	@ (8001df0 <main+0xc0>)
 8001d8c:	681b      	ldr	r3, [r3, #0]
 8001d8e:	f442 0280 	orr.w	r2, r2, #4194304	@ 0x400000
 8001d92:	609a      	str	r2, [r3, #8]

  // Crear timer para LED (1 segundo)
  UTIL_TIMER_Create(&LedTimer, 1000, UTIL_TIMER_ONESHOT, OnLedTimerEvent, NULL);
 8001d94:	2300      	movs	r3, #0
 8001d96:	9300      	str	r3, [sp, #0]
 8001d98:	4b16      	ldr	r3, [pc, #88]	@ (8001df4 <main+0xc4>)
 8001d9a:	2200      	movs	r2, #0
 8001d9c:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8001da0:	4815      	ldr	r0, [pc, #84]	@ (8001df8 <main+0xc8>)
 8001da2:	f01d fb79 	bl	801f498 <UTIL_TIMER_Create>
  // Habilitar modo STOP
  HAL_UARTEx_EnableStopMode(&huart1);
 8001da6:	4812      	ldr	r0, [pc, #72]	@ (8001df0 <main+0xc0>)
 8001da8:	f008 fc6a 	bl	800a680 <HAL_UARTEx_EnableStopMode>
  // Registrar tarea UART en el scheduler
  HAL_UART_Transmit(&huart1, (uint8_t*)iniciouart1, strlen(iniciouart1), HAL_MAX_DELAY);
 8001dac:	4813      	ldr	r0, [pc, #76]	@ (8001dfc <main+0xcc>)
 8001dae:	f7fe f9e7 	bl	8000180 <strlen>
 8001db2:	4603      	mov	r3, r0
 8001db4:	b29a      	uxth	r2, r3
 8001db6:	f04f 33ff 	mov.w	r3, #4294967295
 8001dba:	4910      	ldr	r1, [pc, #64]	@ (8001dfc <main+0xcc>)
 8001dbc:	480c      	ldr	r0, [pc, #48]	@ (8001df0 <main+0xc0>)
 8001dbe:	f006 fb64 	bl	800848a <HAL_UART_Transmit>
  HAL_UART_Receive_IT(&huart1, (uint8_t*)&uart_rx_char, 1);
 8001dc2:	2201      	movs	r2, #1
 8001dc4:	490e      	ldr	r1, [pc, #56]	@ (8001e00 <main+0xd0>)
 8001dc6:	480a      	ldr	r0, [pc, #40]	@ (8001df0 <main+0xc0>)
 8001dc8:	f006 fbe6 	bl	8008598 <HAL_UART_Receive_IT>
  /* Infinite loop */
/* USER CODE BEGIN WHILE */
while (1)
{
  // Procesar datos UART del medidor
  if (uart_rx_complete) {
 8001dcc:	4b0d      	ldr	r3, [pc, #52]	@ (8001e04 <main+0xd4>)
 8001dce:	781b      	ldrb	r3, [r3, #0]
 8001dd0:	b2db      	uxtb	r3, r3
 8001dd2:	2b00      	cmp	r3, #0
 8001dd4:	d008      	beq.n	8001de8 <main+0xb8>
    // Copiar datos a buffer permanente si es necesario
    // (uart_rx_buffer ya tiene los datos)
    
    // Activar flag para LoRaWAN
    meter_data_ready = 1;
 8001dd6:	4b0c      	ldr	r3, [pc, #48]	@ (8001e08 <main+0xd8>)
 8001dd8:	2201      	movs	r2, #1
 8001dda:	701a      	strb	r2, [r3, #0]
    
    // Resetear flag de recepcin
    uart_rx_complete = 0;
 8001ddc:	4b09      	ldr	r3, [pc, #36]	@ (8001e04 <main+0xd4>)
 8001dde:	2200      	movs	r2, #0
 8001de0:	701a      	strb	r2, [r3, #0]
    
    // Reiniciar ndice para prxima recepcin
    uart_rx_index = 0;
 8001de2:	4b0a      	ldr	r3, [pc, #40]	@ (8001e0c <main+0xdc>)
 8001de4:	2200      	movs	r2, #0
 8001de6:	801a      	strh	r2, [r3, #0]
  }
  
  /* USER CODE END WHILE */
  MX_LoRaWAN_Process();
 8001de8:	f008 fda6 	bl	800a938 <MX_LoRaWAN_Process>
  if (uart_rx_complete) {
 8001dec:	e7ee      	b.n	8001dcc <main+0x9c>
 8001dee:	bf00      	nop
 8001df0:	200004ac 	.word	0x200004ac
 8001df4:	08001ec5 	.word	0x08001ec5
 8001df8:	200003ac 	.word	0x200003ac
 8001dfc:	20000000 	.word	0x20000000
 8001e00:	2000066c 	.word	0x2000066c
 8001e04:	20000872 	.word	0x20000872
 8001e08:	200003a8 	.word	0x200003a8
 8001e0c:	20000870 	.word	0x20000870

08001e10 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001e10:	b580      	push	{r7, lr}
 8001e12:	b09a      	sub	sp, #104	@ 0x68
 8001e14:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001e16:	f107 0320 	add.w	r3, r7, #32
 8001e1a:	2248      	movs	r2, #72	@ 0x48
 8001e1c:	2100      	movs	r1, #0
 8001e1e:	4618      	mov	r0, r3
 8001e20:	f01e fff3 	bl	8020e0a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001e24:	f107 0308 	add.w	r3, r7, #8
 8001e28:	2200      	movs	r2, #0
 8001e2a:	601a      	str	r2, [r3, #0]
 8001e2c:	605a      	str	r2, [r3, #4]
 8001e2e:	609a      	str	r2, [r3, #8]
 8001e30:	60da      	str	r2, [r3, #12]
 8001e32:	611a      	str	r2, [r3, #16]
 8001e34:	615a      	str	r2, [r3, #20]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8001e36:	f003 fed7 	bl	8005be8 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8001e3a:	2000      	movs	r0, #0
 8001e3c:	f7ff ff50 	bl	8001ce0 <LL_RCC_LSE_SetDriveCapability>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001e40:	4b1f      	ldr	r3, [pc, #124]	@ (8001ec0 <SystemClock_Config+0xb0>)
 8001e42:	681b      	ldr	r3, [r3, #0]
 8001e44:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8001e48:	4a1d      	ldr	r2, [pc, #116]	@ (8001ec0 <SystemClock_Config+0xb0>)
 8001e4a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001e4e:	6013      	str	r3, [r2, #0]
 8001e50:	4b1b      	ldr	r3, [pc, #108]	@ (8001ec0 <SystemClock_Config+0xb0>)
 8001e52:	681b      	ldr	r3, [r3, #0]
 8001e54:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8001e58:	607b      	str	r3, [r7, #4]
 8001e5a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
 8001e5c:	2324      	movs	r3, #36	@ 0x24
 8001e5e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8001e60:	2381      	movs	r3, #129	@ 0x81
 8001e62:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8001e64:	2301      	movs	r3, #1
 8001e66:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 8001e68:	2300      	movs	r3, #0
 8001e6a:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_11;
 8001e6c:	23b0      	movs	r3, #176	@ 0xb0
 8001e6e:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001e70:	2300      	movs	r3, #0
 8001e72:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001e74:	f107 0320 	add.w	r3, r7, #32
 8001e78:	4618      	mov	r0, r3
 8001e7a:	f004 fa01 	bl	8006280 <HAL_RCC_OscConfig>
 8001e7e:	4603      	mov	r3, r0
 8001e80:	2b00      	cmp	r3, #0
 8001e82:	d001      	beq.n	8001e88 <SystemClock_Config+0x78>
  {
    Error_Handler();
 8001e84:	f000 f82d 	bl	8001ee2 <Error_Handler>
  }

  /** Configure the SYSCLKSource, HCLK, PCLK1 and PCLK2 clocks dividers
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK3|RCC_CLOCKTYPE_HCLK
 8001e88:	234f      	movs	r3, #79	@ 0x4f
 8001e8a:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_SYSCLK|RCC_CLOCKTYPE_PCLK1
                              |RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 8001e8c:	2300      	movs	r3, #0
 8001e8e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001e90:	2300      	movs	r3, #0
 8001e92:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001e94:	2300      	movs	r3, #0
 8001e96:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001e98:	2300      	movs	r3, #0
 8001e9a:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLK3Divider = RCC_SYSCLK_DIV1;
 8001e9c:	2300      	movs	r3, #0
 8001e9e:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001ea0:	f107 0308 	add.w	r3, r7, #8
 8001ea4:	2102      	movs	r1, #2
 8001ea6:	4618      	mov	r0, r3
 8001ea8:	f004 fd6c 	bl	8006984 <HAL_RCC_ClockConfig>
 8001eac:	4603      	mov	r3, r0
 8001eae:	2b00      	cmp	r3, #0
 8001eb0:	d001      	beq.n	8001eb6 <SystemClock_Config+0xa6>
  {
    Error_Handler();
 8001eb2:	f000 f816 	bl	8001ee2 <Error_Handler>
  }
}
 8001eb6:	bf00      	nop
 8001eb8:	3768      	adds	r7, #104	@ 0x68
 8001eba:	46bd      	mov	sp, r7
 8001ebc:	bd80      	pop	{r7, pc}
 8001ebe:	bf00      	nop
 8001ec0:	58000400 	.word	0x58000400

08001ec4 <OnLedTimerEvent>:
/* USER CODE BEGIN 4 */
/**
 * @brief Callback del timer del LED - apaga el LED despus de 1 segundo
 */
static void OnLedTimerEvent(void *context)
{
 8001ec4:	b580      	push	{r7, lr}
 8001ec6:	b082      	sub	sp, #8
 8001ec8:	af00      	add	r7, sp, #0
 8001eca:	6078      	str	r0, [r7, #4]
    HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8001ecc:	2200      	movs	r2, #0
 8001ece:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001ed2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001ed6:	f003 fe58 	bl	8005b8a <HAL_GPIO_WritePin>
}
 8001eda:	bf00      	nop
 8001edc:	3708      	adds	r7, #8
 8001ede:	46bd      	mov	sp, r7
 8001ee0:	bd80      	pop	{r7, pc}

08001ee2 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001ee2:	b480      	push	{r7}
 8001ee4:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001ee6:	b672      	cpsid	i
}
 8001ee8:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001eea:	bf00      	nop
 8001eec:	e7fd      	b.n	8001eea <Error_Handler+0x8>

08001eee <LL_RCC_EnableRTC>:
  * @brief  Enable RTC
  * @rmtoll BDCR         RTCEN         LL_RCC_EnableRTC
  * @retval None
  */
__STATIC_INLINE void LL_RCC_EnableRTC(void)
{
 8001eee:	b480      	push	{r7}
 8001ef0:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_RTCEN);
 8001ef2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001ef6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001efa:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001efe:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001f02:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8001f06:	bf00      	nop
 8001f08:	46bd      	mov	sp, r7
 8001f0a:	bc80      	pop	{r7}
 8001f0c:	4770      	bx	lr

08001f0e <LL_APB1_GRP1_EnableClock>:
{
 8001f0e:	b480      	push	{r7}
 8001f10:	b085      	sub	sp, #20
 8001f12:	af00      	add	r7, sp, #0
 8001f14:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR1, Periphs);
 8001f16:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001f1a:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8001f1c:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	4313      	orrs	r3, r2
 8001f24:	658b      	str	r3, [r1, #88]	@ 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8001f26:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001f2a:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	4013      	ands	r3, r2
 8001f30:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001f32:	68fb      	ldr	r3, [r7, #12]
}
 8001f34:	bf00      	nop
 8001f36:	3714      	adds	r7, #20
 8001f38:	46bd      	mov	sp, r7
 8001f3a:	bc80      	pop	{r7}
 8001f3c:	4770      	bx	lr
	...

08001f40 <MX_RTC_Init>:

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
 8001f40:	b580      	push	{r7, lr}
 8001f42:	b08c      	sub	sp, #48	@ 0x30
 8001f44:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_AlarmTypeDef sAlarm = {0};
 8001f46:	1d3b      	adds	r3, r7, #4
 8001f48:	222c      	movs	r2, #44	@ 0x2c
 8001f4a:	2100      	movs	r1, #0
 8001f4c:	4618      	mov	r0, r3
 8001f4e:	f01e ff5c 	bl	8020e0a <memset>

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8001f52:	4b22      	ldr	r3, [pc, #136]	@ (8001fdc <MX_RTC_Init+0x9c>)
 8001f54:	4a22      	ldr	r2, [pc, #136]	@ (8001fe0 <MX_RTC_Init+0xa0>)
 8001f56:	601a      	str	r2, [r3, #0]
  hrtc.Init.AsynchPrediv = RTC_PREDIV_A;
 8001f58:	4b20      	ldr	r3, [pc, #128]	@ (8001fdc <MX_RTC_Init+0x9c>)
 8001f5a:	221f      	movs	r2, #31
 8001f5c:	609a      	str	r2, [r3, #8]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8001f5e:	4b1f      	ldr	r3, [pc, #124]	@ (8001fdc <MX_RTC_Init+0x9c>)
 8001f60:	2200      	movs	r2, #0
 8001f62:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 8001f64:	4b1d      	ldr	r3, [pc, #116]	@ (8001fdc <MX_RTC_Init+0x9c>)
 8001f66:	2200      	movs	r2, #0
 8001f68:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8001f6a:	4b1c      	ldr	r3, [pc, #112]	@ (8001fdc <MX_RTC_Init+0x9c>)
 8001f6c:	2200      	movs	r2, #0
 8001f6e:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8001f70:	4b1a      	ldr	r3, [pc, #104]	@ (8001fdc <MX_RTC_Init+0x9c>)
 8001f72:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001f76:	61da      	str	r2, [r3, #28]
  hrtc.Init.OutPutPullUp = RTC_OUTPUT_PULLUP_NONE;
 8001f78:	4b18      	ldr	r3, [pc, #96]	@ (8001fdc <MX_RTC_Init+0x9c>)
 8001f7a:	2200      	movs	r2, #0
 8001f7c:	621a      	str	r2, [r3, #32]
  hrtc.Init.BinMode = RTC_BINARY_ONLY;
 8001f7e:	4b17      	ldr	r3, [pc, #92]	@ (8001fdc <MX_RTC_Init+0x9c>)
 8001f80:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001f84:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8001f86:	4815      	ldr	r0, [pc, #84]	@ (8001fdc <MX_RTC_Init+0x9c>)
 8001f88:	f005 f9b8 	bl	80072fc <HAL_RTC_Init>
 8001f8c:	4603      	mov	r3, r0
 8001f8e:	2b00      	cmp	r3, #0
 8001f90:	d001      	beq.n	8001f96 <MX_RTC_Init+0x56>
  {
    Error_Handler();
 8001f92:	f7ff ffa6 	bl	8001ee2 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  if (HAL_RTCEx_SetSSRU_IT(&hrtc) != HAL_OK)
 8001f96:	4811      	ldr	r0, [pc, #68]	@ (8001fdc <MX_RTC_Init+0x9c>)
 8001f98:	f005 fcae 	bl	80078f8 <HAL_RTCEx_SetSSRU_IT>
 8001f9c:	4603      	mov	r3, r0
 8001f9e:	2b00      	cmp	r3, #0
 8001fa0:	d001      	beq.n	8001fa6 <MX_RTC_Init+0x66>
  {
    Error_Handler();
 8001fa2:	f7ff ff9e 	bl	8001ee2 <Error_Handler>
  }

  /** Enable the Alarm A
  */
  sAlarm.BinaryAutoClr = RTC_ALARMSUBSECONDBIN_AUTOCLR_NO;
 8001fa6:	2300      	movs	r3, #0
 8001fa8:	623b      	str	r3, [r7, #32]
  sAlarm.AlarmTime.SubSeconds = 0x0;
 8001faa:	2300      	movs	r3, #0
 8001fac:	60bb      	str	r3, [r7, #8]
  sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 8001fae:	2300      	movs	r3, #0
 8001fb0:	61bb      	str	r3, [r7, #24]
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDBINMASK_NONE;
 8001fb2:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 8001fb6:	61fb      	str	r3, [r7, #28]
  sAlarm.Alarm = RTC_ALARM_A;
 8001fb8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001fbc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, 0) != HAL_OK)
 8001fbe:	1d3b      	adds	r3, r7, #4
 8001fc0:	2200      	movs	r2, #0
 8001fc2:	4619      	mov	r1, r3
 8001fc4:	4805      	ldr	r0, [pc, #20]	@ (8001fdc <MX_RTC_Init+0x9c>)
 8001fc6:	f005 fa1b 	bl	8007400 <HAL_RTC_SetAlarm_IT>
 8001fca:	4603      	mov	r3, r0
 8001fcc:	2b00      	cmp	r3, #0
 8001fce:	d001      	beq.n	8001fd4 <MX_RTC_Init+0x94>
  {
    Error_Handler();
 8001fd0:	f7ff ff87 	bl	8001ee2 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8001fd4:	bf00      	nop
 8001fd6:	3730      	adds	r7, #48	@ 0x30
 8001fd8:	46bd      	mov	sp, r7
 8001fda:	bd80      	pop	{r7, pc}
 8001fdc:	200003c4 	.word	0x200003c4
 8001fe0:	40002800 	.word	0x40002800

08001fe4 <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 8001fe4:	b580      	push	{r7, lr}
 8001fe6:	b090      	sub	sp, #64	@ 0x40
 8001fe8:	af00      	add	r7, sp, #0
 8001fea:	6078      	str	r0, [r7, #4]

  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001fec:	f107 0308 	add.w	r3, r7, #8
 8001ff0:	2238      	movs	r2, #56	@ 0x38
 8001ff2:	2100      	movs	r1, #0
 8001ff4:	4618      	mov	r0, r3
 8001ff6:	f01e ff08 	bl	8020e0a <memset>
  if(rtcHandle->Instance==RTC)
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	681b      	ldr	r3, [r3, #0]
 8001ffe:	4a16      	ldr	r2, [pc, #88]	@ (8002058 <HAL_RTC_MspInit+0x74>)
 8002000:	4293      	cmp	r3, r2
 8002002:	d125      	bne.n	8002050 <HAL_RTC_MspInit+0x6c>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8002004:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002008:	60bb      	str	r3, [r7, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 800200a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800200e:	63fb      	str	r3, [r7, #60]	@ 0x3c

    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002010:	f107 0308 	add.w	r3, r7, #8
 8002014:	4618      	mov	r0, r3
 8002016:	f005 f857 	bl	80070c8 <HAL_RCCEx_PeriphCLKConfig>
 800201a:	4603      	mov	r3, r0
 800201c:	2b00      	cmp	r3, #0
 800201e:	d001      	beq.n	8002024 <HAL_RTC_MspInit+0x40>
    {
      Error_Handler();
 8002020:	f7ff ff5f 	bl	8001ee2 <Error_Handler>
    }

    /* RTC clock enable */
    __HAL_RCC_RTC_ENABLE();
 8002024:	f7ff ff63 	bl	8001eee <LL_RCC_EnableRTC>
    __HAL_RCC_RTCAPB_CLK_ENABLE();
 8002028:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 800202c:	f7ff ff6f 	bl	8001f0e <LL_APB1_GRP1_EnableClock>

    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(TAMP_STAMP_LSECSS_SSRU_IRQn, 0, 0);
 8002030:	2200      	movs	r2, #0
 8002032:	2100      	movs	r1, #0
 8002034:	2002      	movs	r0, #2
 8002036:	f002 fd28 	bl	8004a8a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TAMP_STAMP_LSECSS_SSRU_IRQn);
 800203a:	2002      	movs	r0, #2
 800203c:	f002 fd3f 	bl	8004abe <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(RTC_Alarm_IRQn, 0, 0);
 8002040:	2200      	movs	r2, #0
 8002042:	2100      	movs	r1, #0
 8002044:	202a      	movs	r0, #42	@ 0x2a
 8002046:	f002 fd20 	bl	8004a8a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_Alarm_IRQn);
 800204a:	202a      	movs	r0, #42	@ 0x2a
 800204c:	f002 fd37 	bl	8004abe <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 8002050:	bf00      	nop
 8002052:	3740      	adds	r7, #64	@ 0x40
 8002054:	46bd      	mov	sp, r7
 8002056:	bd80      	pop	{r7, pc}
 8002058:	40002800 	.word	0x40002800

0800205c <LL_PWR_ClearFlag_C1STOP_C1STB>:
  * @brief  Clear standby and stop flags for CPU1
  * @rmtoll EXTSCR       C1CSSF        LL_PWR_ClearFlag_C1STOP_C1STB
  * @retval None
  */
__STATIC_INLINE void LL_PWR_ClearFlag_C1STOP_C1STB(void)
{
 800205c:	b480      	push	{r7}
 800205e:	af00      	add	r7, sp, #0
  WRITE_REG(PWR->EXTSCR, PWR_EXTSCR_C1CSSF);
 8002060:	4b03      	ldr	r3, [pc, #12]	@ (8002070 <LL_PWR_ClearFlag_C1STOP_C1STB+0x14>)
 8002062:	2201      	movs	r2, #1
 8002064:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
}
 8002068:	bf00      	nop
 800206a:	46bd      	mov	sp, r7
 800206c:	bc80      	pop	{r7}
 800206e:	4770      	bx	lr
 8002070:	58000400 	.word	0x58000400

08002074 <PWR_EnterOffMode>:
/* USER CODE END PFP */

/* Exported functions --------------------------------------------------------*/

void PWR_EnterOffMode(void)
{
 8002074:	b480      	push	{r7}
 8002076:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EnterOffMode_1 */

  /* USER CODE END EnterOffMode_1 */
}
 8002078:	bf00      	nop
 800207a:	46bd      	mov	sp, r7
 800207c:	bc80      	pop	{r7}
 800207e:	4770      	bx	lr

08002080 <PWR_ExitOffMode>:

void PWR_ExitOffMode(void)
{
 8002080:	b480      	push	{r7}
 8002082:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ExitOffMode_1 */

  /* USER CODE END ExitOffMode_1 */
}
 8002084:	bf00      	nop
 8002086:	46bd      	mov	sp, r7
 8002088:	bc80      	pop	{r7}
 800208a:	4770      	bx	lr

0800208c <PWR_EnterStopMode>:

void PWR_EnterStopMode(void)
{
 800208c:	b580      	push	{r7, lr}
 800208e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EnterStopMode_1 */

  /* USER CODE END EnterStopMode_1 */
  HAL_SuspendTick();
 8002090:	f001 fb68 	bl	8003764 <HAL_SuspendTick>
  /* Clear Status Flag before entering STOP/STANDBY Mode */
  LL_PWR_ClearFlag_C1STOP_C1STB();
 8002094:	f7ff ffe2 	bl	800205c <LL_PWR_ClearFlag_C1STOP_C1STB>

  /* USER CODE BEGIN EnterStopMode_2 */

  /* USER CODE END EnterStopMode_2 */
  HAL_PWREx_EnterSTOP2Mode(PWR_STOPENTRY_WFI);
 8002098:	2001      	movs	r0, #1
 800209a:	f003 fe37 	bl	8005d0c <HAL_PWREx_EnterSTOP2Mode>
  /* USER CODE BEGIN EnterStopMode_3 */

  /* USER CODE END EnterStopMode_3 */
}
 800209e:	bf00      	nop
 80020a0:	bd80      	pop	{r7, pc}

080020a2 <PWR_ExitStopMode>:

void PWR_ExitStopMode(void)
{
 80020a2:	b580      	push	{r7, lr}
 80020a4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ExitStopMode_1 */

  /* USER CODE END ExitStopMode_1 */
  /* Resume sysTick : work around for debugger problem in dual core */
  HAL_ResumeTick();
 80020a6:	f001 fb6b 	bl	8003780 <HAL_ResumeTick>
    ADC interface
    DAC interface USARTx, TIMx, i2Cx, SPIx
    SRAM ctrls, DMAx, DMAMux, AES, RNG, HSEM  */

  /* Resume not retained USARTx and DMA */
  vcom_Resume();
 80020aa:	f001 f993 	bl	80033d4 <vcom_Resume>
  /* USER CODE BEGIN ExitStopMode_2 */

  /* USER CODE END ExitStopMode_2 */
}
 80020ae:	bf00      	nop
 80020b0:	bd80      	pop	{r7, pc}

080020b2 <PWR_EnterSleepMode>:

void PWR_EnterSleepMode(void)
{
 80020b2:	b580      	push	{r7, lr}
 80020b4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EnterSleepMode_1 */

  /* USER CODE END EnterSleepMode_1 */
  /* Suspend sysTick */
  HAL_SuspendTick();
 80020b6:	f001 fb55 	bl	8003764 <HAL_SuspendTick>
  /* USER CODE BEGIN EnterSleepMode_2 */

  /* USER CODE END EnterSleepMode_2 */
  HAL_PWR_EnterSLEEPMode(PWR_MAINREGULATOR_ON, PWR_SLEEPENTRY_WFI);
 80020ba:	2101      	movs	r1, #1
 80020bc:	2000      	movs	r0, #0
 80020be:	f003 fda1 	bl	8005c04 <HAL_PWR_EnterSLEEPMode>
  /* USER CODE BEGIN EnterSleepMode_3 */

  /* USER CODE END EnterSleepMode_3 */
}
 80020c2:	bf00      	nop
 80020c4:	bd80      	pop	{r7, pc}

080020c6 <PWR_ExitSleepMode>:

void PWR_ExitSleepMode(void)
{
 80020c6:	b580      	push	{r7, lr}
 80020c8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ExitSleepMode_1 */

  /* USER CODE END ExitSleepMode_1 */
  /* Resume sysTick */
  HAL_ResumeTick();
 80020ca:	f001 fb59 	bl	8003780 <HAL_ResumeTick>

  /* USER CODE BEGIN ExitSleepMode_2 */

  /* USER CODE END ExitSleepMode_2 */
}
 80020ce:	bf00      	nop
 80020d0:	bd80      	pop	{r7, pc}

080020d2 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80020d2:	b480      	push	{r7}
 80020d4:	af00      	add	r7, sp, #0
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80020d6:	bf00      	nop
 80020d8:	46bd      	mov	sp, r7
 80020da:	bc80      	pop	{r7}
 80020dc:	4770      	bx	lr

080020de <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80020de:	b480      	push	{r7}
 80020e0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80020e2:	bf00      	nop
 80020e4:	e7fd      	b.n	80020e2 <NMI_Handler+0x4>

080020e6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80020e6:	b480      	push	{r7}
 80020e8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80020ea:	bf00      	nop
 80020ec:	e7fd      	b.n	80020ea <HardFault_Handler+0x4>

080020ee <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80020ee:	b480      	push	{r7}
 80020f0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80020f2:	bf00      	nop
 80020f4:	e7fd      	b.n	80020f2 <MemManage_Handler+0x4>

080020f6 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80020f6:	b480      	push	{r7}
 80020f8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80020fa:	bf00      	nop
 80020fc:	e7fd      	b.n	80020fa <BusFault_Handler+0x4>

080020fe <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80020fe:	b480      	push	{r7}
 8002100:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002102:	bf00      	nop
 8002104:	e7fd      	b.n	8002102 <UsageFault_Handler+0x4>

08002106 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002106:	b480      	push	{r7}
 8002108:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800210a:	bf00      	nop
 800210c:	46bd      	mov	sp, r7
 800210e:	bc80      	pop	{r7}
 8002110:	4770      	bx	lr

08002112 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002112:	b480      	push	{r7}
 8002114:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002116:	bf00      	nop
 8002118:	46bd      	mov	sp, r7
 800211a:	bc80      	pop	{r7}
 800211c:	4770      	bx	lr

0800211e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800211e:	b480      	push	{r7}
 8002120:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002122:	bf00      	nop
 8002124:	46bd      	mov	sp, r7
 8002126:	bc80      	pop	{r7}
 8002128:	4770      	bx	lr

0800212a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800212a:	b480      	push	{r7}
 800212c:	af00      	add	r7, sp, #0

  /* USER CODE END SysTick_IRQn 0 */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800212e:	bf00      	nop
 8002130:	46bd      	mov	sp, r7
 8002132:	bc80      	pop	{r7}
 8002134:	4770      	bx	lr
	...

08002138 <TAMP_STAMP_LSECSS_SSRU_IRQHandler>:

/**
  * @brief This function handles RTC Tamper, RTC TimeStamp, LSECSS and RTC SSRU Interrupts.
  */
void TAMP_STAMP_LSECSS_SSRU_IRQHandler(void)
{
 8002138:	b580      	push	{r7, lr}
 800213a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TAMP_STAMP_LSECSS_SSRU_IRQn 0 */

  /* USER CODE END TAMP_STAMP_LSECSS_SSRU_IRQn 0 */
  HAL_RTCEx_SSRUIRQHandler(&hrtc);
 800213c:	4802      	ldr	r0, [pc, #8]	@ (8002148 <TAMP_STAMP_LSECSS_SSRU_IRQHandler+0x10>)
 800213e:	f005 fc17 	bl	8007970 <HAL_RTCEx_SSRUIRQHandler>
  /* USER CODE BEGIN TAMP_STAMP_LSECSS_SSRU_IRQn 1 */

  /* USER CODE END TAMP_STAMP_LSECSS_SSRU_IRQn 1 */
}
 8002142:	bf00      	nop
 8002144:	bd80      	pop	{r7, pc}
 8002146:	bf00      	nop
 8002148:	200003c4 	.word	0x200003c4

0800214c <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 Channel 1 Interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 800214c:	b580      	push	{r7, lr}
 800214e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_lpuart1_tx);
 8002150:	4802      	ldr	r0, [pc, #8]	@ (800215c <DMA1_Channel1_IRQHandler+0x10>)
 8002152:	f002 ff4b 	bl	8004fec <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8002156:	bf00      	nop
 8002158:	bd80      	pop	{r7, pc}
 800215a:	bf00      	nop
 800215c:	20000540 	.word	0x20000540

08002160 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 Channel 2 Interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8002160:	b580      	push	{r7, lr}
 8002162:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8002164:	4802      	ldr	r0, [pc, #8]	@ (8002170 <DMA1_Channel2_IRQHandler+0x10>)
 8002166:	f002 ff41 	bl	8004fec <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 800216a:	bf00      	nop
 800216c:	bd80      	pop	{r7, pc}
 800216e:	bf00      	nop
 8002170:	200005a0 	.word	0x200005a0

08002174 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 Channel 3 Interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 8002174:	b580      	push	{r7, lr}
 8002176:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8002178:	4802      	ldr	r0, [pc, #8]	@ (8002184 <DMA1_Channel3_IRQHandler+0x10>)
 800217a:	f002 ff37 	bl	8004fec <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 800217e:	bf00      	nop
 8002180:	bd80      	pop	{r7, pc}
 8002182:	bf00      	nop
 8002184:	20000600 	.word	0x20000600

08002188 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 Interrupt.
  */
void USART1_IRQHandler(void)
{
 8002188:	b580      	push	{r7, lr}
 800218a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 800218c:	4802      	ldr	r0, [pc, #8]	@ (8002198 <USART1_IRQHandler+0x10>)
 800218e:	f006 facf 	bl	8008730 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8002192:	bf00      	nop
 8002194:	bd80      	pop	{r7, pc}
 8002196:	bf00      	nop
 8002198:	200004ac 	.word	0x200004ac

0800219c <LPUART1_IRQHandler>:

/**
  * @brief This function handles LPUART1 Interrupt.
  */
void LPUART1_IRQHandler(void)
{
 800219c:	b580      	push	{r7, lr}
 800219e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LPUART1_IRQn 0 */

  /* USER CODE END LPUART1_IRQn 0 */
  HAL_UART_IRQHandler(&hlpuart1);
 80021a0:	4802      	ldr	r0, [pc, #8]	@ (80021ac <LPUART1_IRQHandler+0x10>)
 80021a2:	f006 fac5 	bl	8008730 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN LPUART1_IRQn 1 */

  /* USER CODE END LPUART1_IRQn 1 */
}
 80021a6:	bf00      	nop
 80021a8:	bd80      	pop	{r7, pc}
 80021aa:	bf00      	nop
 80021ac:	20000418 	.word	0x20000418

080021b0 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI Lines [15:10] Interrupt.
  */
void EXTI15_10_IRQHandler(void)
{
 80021b0:	b580      	push	{r7, lr}
 80021b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(Pulsador_Pin);
 80021b4:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 80021b8:	f003 fcfe 	bl	8005bb8 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(BUT1_Pin);
 80021bc:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 80021c0:	f003 fcfa 	bl	8005bb8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80021c4:	bf00      	nop
 80021c6:	bd80      	pop	{r7, pc}

080021c8 <RTC_Alarm_IRQHandler>:

/**
  * @brief This function handles RTC Alarms (A and B) Interrupt.
  */
void RTC_Alarm_IRQHandler(void)
{
 80021c8:	b580      	push	{r7, lr}
 80021ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_Alarm_IRQn 0 */

  /* USER CODE END RTC_Alarm_IRQn 0 */
  HAL_RTC_AlarmIRQHandler(&hrtc);
 80021cc:	4802      	ldr	r0, [pc, #8]	@ (80021d8 <RTC_Alarm_IRQHandler+0x10>)
 80021ce:	f005 fa7f 	bl	80076d0 <HAL_RTC_AlarmIRQHandler>
  /* USER CODE BEGIN RTC_Alarm_IRQn 1 */

  /* USER CODE END RTC_Alarm_IRQn 1 */
}
 80021d2:	bf00      	nop
 80021d4:	bd80      	pop	{r7, pc}
 80021d6:	bf00      	nop
 80021d8:	200003c4 	.word	0x200003c4

080021dc <SUBGHZ_Radio_IRQHandler>:

/**
  * @brief This function handles SUBGHZ Radio Interrupt.
  */
void SUBGHZ_Radio_IRQHandler(void)
{
 80021dc:	b580      	push	{r7, lr}
 80021de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SUBGHZ_Radio_IRQn 0 */

  /* USER CODE END SUBGHZ_Radio_IRQn 0 */
  HAL_SUBGHZ_IRQHandler(&hsubghz);
 80021e0:	4802      	ldr	r0, [pc, #8]	@ (80021ec <SUBGHZ_Radio_IRQHandler+0x10>)
 80021e2:	f005 ff33 	bl	800804c <HAL_SUBGHZ_IRQHandler>
  /* USER CODE BEGIN SUBGHZ_Radio_IRQn 1 */

  /* USER CODE END SUBGHZ_Radio_IRQn 1 */
}
 80021e6:	bf00      	nop
 80021e8:	bd80      	pop	{r7, pc}
 80021ea:	bf00      	nop
 80021ec:	200003fc 	.word	0x200003fc

080021f0 <LL_APB3_GRP1_EnableClock>:
  * @param  Periphs This parameter can be a combination of the following values:
  *         @arg @ref LL_APB3_GRP1_PERIPH_SUBGHZSPI
  * @retval None
  */
__STATIC_INLINE void LL_APB3_GRP1_EnableClock(uint32_t Periphs)
{
 80021f0:	b480      	push	{r7}
 80021f2:	b085      	sub	sp, #20
 80021f4:	af00      	add	r7, sp, #0
 80021f6:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB3ENR, Periphs);
 80021f8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80021fc:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 80021fe:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	4313      	orrs	r3, r2
 8002206:	664b      	str	r3, [r1, #100]	@ 0x64
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB3ENR, Periphs);
 8002208:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800220c:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	4013      	ands	r3, r2
 8002212:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8002214:	68fb      	ldr	r3, [r7, #12]
}
 8002216:	bf00      	nop
 8002218:	3714      	adds	r7, #20
 800221a:	46bd      	mov	sp, r7
 800221c:	bc80      	pop	{r7}
 800221e:	4770      	bx	lr

08002220 <MX_SUBGHZ_Init>:

SUBGHZ_HandleTypeDef hsubghz;

/* SUBGHZ init function */
void MX_SUBGHZ_Init(void)
{
 8002220:	b580      	push	{r7, lr}
 8002222:	af00      	add	r7, sp, #0
  /* USER CODE END SUBGHZ_Init 0 */

  /* USER CODE BEGIN SUBGHZ_Init 1 */

  /* USER CODE END SUBGHZ_Init 1 */
  hsubghz.Init.BaudratePrescaler = SUBGHZSPI_BAUDRATEPRESCALER_4;
 8002224:	4b06      	ldr	r3, [pc, #24]	@ (8002240 <MX_SUBGHZ_Init+0x20>)
 8002226:	2208      	movs	r2, #8
 8002228:	601a      	str	r2, [r3, #0]
  if (HAL_SUBGHZ_Init(&hsubghz) != HAL_OK)
 800222a:	4805      	ldr	r0, [pc, #20]	@ (8002240 <MX_SUBGHZ_Init+0x20>)
 800222c:	f005 fc8c 	bl	8007b48 <HAL_SUBGHZ_Init>
 8002230:	4603      	mov	r3, r0
 8002232:	2b00      	cmp	r3, #0
 8002234:	d001      	beq.n	800223a <MX_SUBGHZ_Init+0x1a>
  {
    Error_Handler();
 8002236:	f7ff fe54 	bl	8001ee2 <Error_Handler>
  }
  /* USER CODE BEGIN SUBGHZ_Init 2 */

  /* USER CODE END SUBGHZ_Init 2 */

}
 800223a:	bf00      	nop
 800223c:	bd80      	pop	{r7, pc}
 800223e:	bf00      	nop
 8002240:	200003fc 	.word	0x200003fc

08002244 <HAL_SUBGHZ_MspInit>:

void HAL_SUBGHZ_MspInit(SUBGHZ_HandleTypeDef* subghzHandle)
{
 8002244:	b580      	push	{r7, lr}
 8002246:	b082      	sub	sp, #8
 8002248:	af00      	add	r7, sp, #0
 800224a:	6078      	str	r0, [r7, #4]

  /* USER CODE BEGIN SUBGHZ_MspInit 0 */

  /* USER CODE END SUBGHZ_MspInit 0 */
    /* SUBGHZ clock enable */
    __HAL_RCC_SUBGHZSPI_CLK_ENABLE();
 800224c:	2001      	movs	r0, #1
 800224e:	f7ff ffcf 	bl	80021f0 <LL_APB3_GRP1_EnableClock>

    /* SUBGHZ interrupt Init */
    HAL_NVIC_SetPriority(SUBGHZ_Radio_IRQn, 0, 0);
 8002252:	2200      	movs	r2, #0
 8002254:	2100      	movs	r1, #0
 8002256:	2032      	movs	r0, #50	@ 0x32
 8002258:	f002 fc17 	bl	8004a8a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SUBGHZ_Radio_IRQn);
 800225c:	2032      	movs	r0, #50	@ 0x32
 800225e:	f002 fc2e 	bl	8004abe <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SUBGHZ_MspInit 1 */

  /* USER CODE END SUBGHZ_MspInit 1 */
}
 8002262:	bf00      	nop
 8002264:	3708      	adds	r7, #8
 8002266:	46bd      	mov	sp, r7
 8002268:	bd80      	pop	{r7, pc}

0800226a <LL_RCC_SetClkAfterWakeFromStop>:
{
 800226a:	b480      	push	{r7}
 800226c:	b083      	sub	sp, #12
 800226e:	af00      	add	r7, sp, #0
 8002270:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_STOPWUCK, Clock);
 8002272:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002276:	689b      	ldr	r3, [r3, #8]
 8002278:	f423 4200 	bic.w	r2, r3, #32768	@ 0x8000
 800227c:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	4313      	orrs	r3, r2
 8002284:	608b      	str	r3, [r1, #8]
}
 8002286:	bf00      	nop
 8002288:	370c      	adds	r7, #12
 800228a:	46bd      	mov	sp, r7
 800228c:	bc80      	pop	{r7}
 800228e:	4770      	bx	lr

08002290 <LL_FLASH_GetUDN>:
/**
  * @brief  Return the Unique Device Number
  * @retval Values between Min_Data=0x00000000 and Max_Data=0xFFFFFFFF
  */
__STATIC_INLINE uint32_t LL_FLASH_GetUDN(void)
{
 8002290:	b480      	push	{r7}
 8002292:	af00      	add	r7, sp, #0
  return (READ_REG(*((uint32_t *)UID64_BASE)));
 8002294:	4b02      	ldr	r3, [pc, #8]	@ (80022a0 <LL_FLASH_GetUDN+0x10>)
 8002296:	681b      	ldr	r3, [r3, #0]
}
 8002298:	4618      	mov	r0, r3
 800229a:	46bd      	mov	sp, r7
 800229c:	bc80      	pop	{r7}
 800229e:	4770      	bx	lr
 80022a0:	1fff7580 	.word	0x1fff7580

080022a4 <LL_FLASH_GetDeviceID>:
  * @brief  Return the Device ID
  *         For STM32WLxxxx devices, the device ID is 0x15
  * @retval Values between Min_Data=0x00 and Max_Data=0xFF (ex: Device ID is 0x15)
  */
__STATIC_INLINE uint32_t LL_FLASH_GetDeviceID(void)
{
 80022a4:	b480      	push	{r7}
 80022a6:	af00      	add	r7, sp, #0
  return ((READ_REG(*((uint32_t *)UID64_BASE + 1U))) & 0x000000FFU);
 80022a8:	4b03      	ldr	r3, [pc, #12]	@ (80022b8 <LL_FLASH_GetDeviceID+0x14>)
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	b2db      	uxtb	r3, r3
}
 80022ae:	4618      	mov	r0, r3
 80022b0:	46bd      	mov	sp, r7
 80022b2:	bc80      	pop	{r7}
 80022b4:	4770      	bx	lr
 80022b6:	bf00      	nop
 80022b8:	1fff7584 	.word	0x1fff7584

080022bc <LL_FLASH_GetSTCompanyID>:
  * @brief  Return the ST Company ID
  * @note   For STM32WLxxxx devices, the ST Company ID is 0x0080E1
  * @retval Values between Min_Data=0x00 and Max_Data=0xFFFFFF (ex: ST Company ID is 0x0080E1)
  */
__STATIC_INLINE uint32_t LL_FLASH_GetSTCompanyID(void)
{
 80022bc:	b480      	push	{r7}
 80022be:	af00      	add	r7, sp, #0
  return (((READ_REG(*((uint32_t *)UID64_BASE + 1U))) >> 8U) & 0x00FFFFFFU);
 80022c0:	4b03      	ldr	r3, [pc, #12]	@ (80022d0 <LL_FLASH_GetSTCompanyID+0x14>)
 80022c2:	681b      	ldr	r3, [r3, #0]
 80022c4:	0a1b      	lsrs	r3, r3, #8
}
 80022c6:	4618      	mov	r0, r3
 80022c8:	46bd      	mov	sp, r7
 80022ca:	bc80      	pop	{r7}
 80022cc:	4770      	bx	lr
 80022ce:	bf00      	nop
 80022d0:	1fff7584 	.word	0x1fff7584

080022d4 <SystemApp_Init>:

/* USER CODE END PFP */

/* Exported functions ---------------------------------------------------------*/
void SystemApp_Init(void)
{
 80022d4:	b580      	push	{r7, lr}
 80022d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SystemApp_Init_1 */

  /* USER CODE END SystemApp_Init_1 */

  /* Ensure that MSI is wake-up system clock */
  __HAL_RCC_WAKEUPSTOP_CLK_CONFIG(RCC_STOP_WAKEUPCLOCK_MSI);
 80022d8:	2000      	movs	r0, #0
 80022da:	f7ff ffc6 	bl	800226a <LL_RCC_SetClkAfterWakeFromStop>

  /*Initialize timer and RTC*/
  UTIL_TIMER_Init();
 80022de:	f01d f8cb 	bl	801f478 <UTIL_TIMER_Init>
  SYS_TimerInitialisedFlag = 1;
 80022e2:	4b10      	ldr	r3, [pc, #64]	@ (8002324 <SystemApp_Init+0x50>)
 80022e4:	2201      	movs	r2, #1
 80022e6:	701a      	strb	r2, [r3, #0]
  /* Initializes the SW probes pins and the monitor RF pins via Alternate Function */
  DBG_Init();
 80022e8:	f000 fa18 	bl	800271c <DBG_Init>

  /*Initialize the terminal */
  UTIL_ADV_TRACE_Init();
 80022ec:	f01d fb54 	bl	801f998 <UTIL_ADV_TRACE_Init>
  UTIL_ADV_TRACE_RegisterTimeStampFunction(TimestampNow);
 80022f0:	480d      	ldr	r0, [pc, #52]	@ (8002328 <SystemApp_Init+0x54>)
 80022f2:	f01d fbff 	bl	801faf4 <UTIL_ADV_TRACE_RegisterTimeStampFunction>

  /* #warning "should be removed when proper obl is done" */
  __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPTVERR);
 80022f6:	4b0d      	ldr	r3, [pc, #52]	@ (800232c <SystemApp_Init+0x58>)
 80022f8:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 80022fc:	611a      	str	r2, [r3, #16]

  /*Set verbose LEVEL*/
  UTIL_ADV_TRACE_SetVerboseLevel(VERBOSE_LEVEL);
 80022fe:	2002      	movs	r0, #2
 8002300:	f01d fc06 	bl	801fb10 <UTIL_ADV_TRACE_SetVerboseLevel>

  /*Initialize the temperature and Battery measurement services */
  SYS_InitMeasurement();
 8002304:	f7ff f8ee 	bl	80014e4 <SYS_InitMeasurement>

  /*Initialize the Sensors */
  EnvSensors_Init();
 8002308:	f000 fa3c 	bl	8002784 <EnvSensors_Init>

  /*Init low power manager*/
  UTIL_LPM_Init();
 800230c:	f01c fae8 	bl	801e8e0 <UTIL_LPM_Init>
  /* Disable Stand-by mode */
  UTIL_LPM_SetOffMode((1 << CFG_LPM_APPLI_Id), UTIL_LPM_DISABLE);
 8002310:	2101      	movs	r1, #1
 8002312:	2001      	movs	r0, #1
 8002314:	f01c fb24 	bl	801e960 <UTIL_LPM_SetOffMode>

#if defined (LOW_POWER_DISABLE) && (LOW_POWER_DISABLE == 1)
  /* Disable Stop Mode */
  UTIL_LPM_SetStopMode((1 << CFG_LPM_APPLI_Id), UTIL_LPM_DISABLE);
 8002318:	2101      	movs	r1, #1
 800231a:	2001      	movs	r0, #1
 800231c:	f01c faf0 	bl	801e900 <UTIL_LPM_SetStopMode>
#endif /* LOW_POWER_DISABLE */

  /* USER CODE BEGIN SystemApp_Init_2 */

  /* USER CODE END SystemApp_Init_2 */
}
 8002320:	bf00      	nop
 8002322:	bd80      	pop	{r7, pc}
 8002324:	20000408 	.word	0x20000408
 8002328:	0800263d 	.word	0x0800263d
 800232c:	58004000 	.word	0x58004000

08002330 <UTIL_SEQ_Idle>:

/**
  * @brief redefines __weak function in stm32_seq.c such to enter low power
  */
void UTIL_SEQ_Idle(void)
{
 8002330:	b580      	push	{r7, lr}
 8002332:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UTIL_SEQ_Idle_1 */

  /* USER CODE END UTIL_SEQ_Idle_1 */
  UTIL_LPM_EnterLowPower();
 8002334:	f01c fb44 	bl	801e9c0 <UTIL_LPM_EnterLowPower>
  /* USER CODE BEGIN UTIL_SEQ_Idle_2 */

  /* USER CODE END UTIL_SEQ_Idle_2 */
}
 8002338:	bf00      	nop
 800233a:	bd80      	pop	{r7, pc}

0800233c <GetBatteryLevel>:

uint8_t GetBatteryLevel(void)
{
 800233c:	b5b0      	push	{r4, r5, r7, lr}
 800233e:	b094      	sub	sp, #80	@ 0x50
 8002340:	af04      	add	r7, sp, #16
  uint8_t batteryLevel = 0;
 8002342:	2300      	movs	r3, #0
 8002344:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  uint16_t batteryLevelmV;

  /* USER CODE BEGIN GetBatteryLevel_0 */
  uint8_t pct = 0;
 8002348:	2300      	movs	r3, #0
 800234a:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
  /* USER CODE END GetBatteryLevel_0 */

  batteryLevelmV = (uint16_t) SYS_GetBatteryLevel();
 800234e:	f7ff f8d7 	bl	8001500 <SYS_GetBatteryLevel>
 8002352:	4603      	mov	r3, r0
 8002354:	867b      	strh	r3, [r7, #50]	@ 0x32

  /* If no measurement available, return no-measure value (use 255 as sentinel) */
  if (batteryLevelmV == 0)
 8002356:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8002358:	2b00      	cmp	r3, #0
 800235a:	d101      	bne.n	8002360 <GetBatteryLevel+0x24>
  {
    return 0xFF; /* LoRaMAC expects 0xFF for no measurement in many implementations */
 800235c:	23ff      	movs	r3, #255	@ 0xff
 800235e:	e0ae      	b.n	80024be <GetBatteryLevel+0x182>

  /* USER CODE BEGIN GetBatteryLevel_2 */

  /* Map battery mV to a percentage using a piecewise-linear Li-ion curve (typical) */
  {
    const uint16_t volts[] = {3000, 3200, 3400, 3600, 3700, 3800, 3900, 4000, 4100, 4200};
 8002360:	4b59      	ldr	r3, [pc, #356]	@ (80024c8 <GetBatteryLevel+0x18c>)
 8002362:	f107 040c 	add.w	r4, r7, #12
 8002366:	461d      	mov	r5, r3
 8002368:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800236a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800236c:	682b      	ldr	r3, [r5, #0]
 800236e:	6023      	str	r3, [r4, #0]
    const uint8_t  pc[]    = {   0,    5,   20,   50,   65,   75,   85,   93,   98,  100};
 8002370:	4a56      	ldr	r2, [pc, #344]	@ (80024cc <GetBatteryLevel+0x190>)
 8002372:	463b      	mov	r3, r7
 8002374:	ca07      	ldmia	r2, {r0, r1, r2}
 8002376:	c303      	stmia	r3!, {r0, r1}
 8002378:	801a      	strh	r2, [r3, #0]
    const int points = sizeof(volts) / sizeof(volts[0]);
 800237a:	230a      	movs	r3, #10
 800237c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    int i;

    if (batteryLevelmV <= volts[0])
 800237e:	89bb      	ldrh	r3, [r7, #12]
 8002380:	8e7a      	ldrh	r2, [r7, #50]	@ 0x32
 8002382:	429a      	cmp	r2, r3
 8002384:	d803      	bhi.n	800238e <GetBatteryLevel+0x52>
    {
      pct = pc[0];
 8002386:	783b      	ldrb	r3, [r7, #0]
 8002388:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
 800238c:	e066      	b.n	800245c <GetBatteryLevel+0x120>
    }
    else if (batteryLevelmV >= volts[points - 1])
 800238e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002390:	3b01      	subs	r3, #1
 8002392:	005b      	lsls	r3, r3, #1
 8002394:	3340      	adds	r3, #64	@ 0x40
 8002396:	443b      	add	r3, r7
 8002398:	f833 3c34 	ldrh.w	r3, [r3, #-52]
 800239c:	8e7a      	ldrh	r2, [r7, #50]	@ 0x32
 800239e:	429a      	cmp	r2, r3
 80023a0:	d308      	bcc.n	80023b4 <GetBatteryLevel+0x78>
    {
      pct = pc[points - 1];
 80023a2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80023a4:	3b01      	subs	r3, #1
 80023a6:	3340      	adds	r3, #64	@ 0x40
 80023a8:	443b      	add	r3, r7
 80023aa:	f813 3c40 	ldrb.w	r3, [r3, #-64]
 80023ae:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
 80023b2:	e053      	b.n	800245c <GetBatteryLevel+0x120>
    }
    else
    {
      for (i = 0; i < points - 1; i++)
 80023b4:	2300      	movs	r3, #0
 80023b6:	63bb      	str	r3, [r7, #56]	@ 0x38
 80023b8:	e04b      	b.n	8002452 <GetBatteryLevel+0x116>
      {
        if ((batteryLevelmV >= volts[i]) && (batteryLevelmV < volts[i + 1]))
 80023ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80023bc:	005b      	lsls	r3, r3, #1
 80023be:	3340      	adds	r3, #64	@ 0x40
 80023c0:	443b      	add	r3, r7
 80023c2:	f833 3c34 	ldrh.w	r3, [r3, #-52]
 80023c6:	8e7a      	ldrh	r2, [r7, #50]	@ 0x32
 80023c8:	429a      	cmp	r2, r3
 80023ca:	d33f      	bcc.n	800244c <GetBatteryLevel+0x110>
 80023cc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80023ce:	3301      	adds	r3, #1
 80023d0:	005b      	lsls	r3, r3, #1
 80023d2:	3340      	adds	r3, #64	@ 0x40
 80023d4:	443b      	add	r3, r7
 80023d6:	f833 3c34 	ldrh.w	r3, [r3, #-52]
 80023da:	8e7a      	ldrh	r2, [r7, #50]	@ 0x32
 80023dc:	429a      	cmp	r2, r3
 80023de:	d235      	bcs.n	800244c <GetBatteryLevel+0x110>
        {
          uint32_t dv = volts[i + 1] - volts[i];
 80023e0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80023e2:	3301      	adds	r3, #1
 80023e4:	005b      	lsls	r3, r3, #1
 80023e6:	3340      	adds	r3, #64	@ 0x40
 80023e8:	443b      	add	r3, r7
 80023ea:	f833 3c34 	ldrh.w	r3, [r3, #-52]
 80023ee:	461a      	mov	r2, r3
 80023f0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80023f2:	005b      	lsls	r3, r3, #1
 80023f4:	3340      	adds	r3, #64	@ 0x40
 80023f6:	443b      	add	r3, r7
 80023f8:	f833 3c34 	ldrh.w	r3, [r3, #-52]
 80023fc:	1ad3      	subs	r3, r2, r3
 80023fe:	62bb      	str	r3, [r7, #40]	@ 0x28
          uint32_t dp = pc[i + 1] - pc[i];
 8002400:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002402:	3301      	adds	r3, #1
 8002404:	3340      	adds	r3, #64	@ 0x40
 8002406:	443b      	add	r3, r7
 8002408:	f813 3c40 	ldrb.w	r3, [r3, #-64]
 800240c:	4619      	mov	r1, r3
 800240e:	463a      	mov	r2, r7
 8002410:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002412:	4413      	add	r3, r2
 8002414:	781b      	ldrb	r3, [r3, #0]
 8002416:	1acb      	subs	r3, r1, r3
 8002418:	627b      	str	r3, [r7, #36]	@ 0x24
          uint32_t offset = batteryLevelmV - volts[i];
 800241a:	8e7a      	ldrh	r2, [r7, #50]	@ 0x32
 800241c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800241e:	005b      	lsls	r3, r3, #1
 8002420:	3340      	adds	r3, #64	@ 0x40
 8002422:	443b      	add	r3, r7
 8002424:	f833 3c34 	ldrh.w	r3, [r3, #-52]
 8002428:	1ad3      	subs	r3, r2, r3
 800242a:	623b      	str	r3, [r7, #32]
          pct = (uint8_t)(pc[i] + ((offset * dp) / dv));
 800242c:	463a      	mov	r2, r7
 800242e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002430:	4413      	add	r3, r2
 8002432:	781a      	ldrb	r2, [r3, #0]
 8002434:	6a3b      	ldr	r3, [r7, #32]
 8002436:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8002438:	fb03 f101 	mul.w	r1, r3, r1
 800243c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800243e:	fbb1 f3f3 	udiv	r3, r1, r3
 8002442:	b2db      	uxtb	r3, r3
 8002444:	4413      	add	r3, r2
 8002446:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
          break;
 800244a:	e007      	b.n	800245c <GetBatteryLevel+0x120>
      for (i = 0; i < points - 1; i++)
 800244c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800244e:	3301      	adds	r3, #1
 8002450:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002452:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002454:	3b01      	subs	r3, #1
 8002456:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8002458:	429a      	cmp	r2, r3
 800245a:	dbae      	blt.n	80023ba <GetBatteryLevel+0x7e>
      }
    }
  }

  /* Convert percentage (0..100) into LoRa battery scale (1..254) */
  if (pct == 0)
 800245c:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 8002460:	2b00      	cmp	r3, #0
 8002462:	d103      	bne.n	800246c <GetBatteryLevel+0x130>
  {
    batteryLevel = 1; /* very low */
 8002464:	2301      	movs	r3, #1
 8002466:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 800246a:	e018      	b.n	800249e <GetBatteryLevel+0x162>
  }
  else
  {
    uint32_t level = ((uint32_t)pct * (uint32_t)LORAWAN_MAX_BAT) / 100U;
 800246c:	f897 203e 	ldrb.w	r2, [r7, #62]	@ 0x3e
 8002470:	4613      	mov	r3, r2
 8002472:	01db      	lsls	r3, r3, #7
 8002474:	1a9b      	subs	r3, r3, r2
 8002476:	005b      	lsls	r3, r3, #1
 8002478:	461a      	mov	r2, r3
 800247a:	4b15      	ldr	r3, [pc, #84]	@ (80024d0 <GetBatteryLevel+0x194>)
 800247c:	fba3 2302 	umull	r2, r3, r3, r2
 8002480:	095b      	lsrs	r3, r3, #5
 8002482:	637b      	str	r3, [r7, #52]	@ 0x34
    if (level == 0)
 8002484:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002486:	2b00      	cmp	r3, #0
 8002488:	d101      	bne.n	800248e <GetBatteryLevel+0x152>
    {
      level = 1;
 800248a:	2301      	movs	r3, #1
 800248c:	637b      	str	r3, [r7, #52]	@ 0x34
    }
    if (level > LORAWAN_MAX_BAT)
 800248e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002490:	2bfe      	cmp	r3, #254	@ 0xfe
 8002492:	d901      	bls.n	8002498 <GetBatteryLevel+0x15c>
    {
      level = LORAWAN_MAX_BAT;
 8002494:	23fe      	movs	r3, #254	@ 0xfe
 8002496:	637b      	str	r3, [r7, #52]	@ 0x34
    }
    batteryLevel = (uint8_t)level;
 8002498:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800249a:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  }

  /* Debug: show mapping from mV -> pct -> LoRa-scale for troubleshooting */
  APP_LOG(TS_ON, VLEVEL_M, "DEBUG: GetBatteryLevel: batt_mV=%u pct=%u lora=%u\r\n", batteryLevelmV, pct, batteryLevel);
 800249e:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 80024a0:	f897 203e 	ldrb.w	r2, [r7, #62]	@ 0x3e
 80024a4:	f897 103f 	ldrb.w	r1, [r7, #63]	@ 0x3f
 80024a8:	9102      	str	r1, [sp, #8]
 80024aa:	9201      	str	r2, [sp, #4]
 80024ac:	9300      	str	r3, [sp, #0]
 80024ae:	4b09      	ldr	r3, [pc, #36]	@ (80024d4 <GetBatteryLevel+0x198>)
 80024b0:	2201      	movs	r2, #1
 80024b2:	2100      	movs	r1, #0
 80024b4:	2002      	movs	r0, #2
 80024b6:	f01d fa9d 	bl	801f9f4 <UTIL_ADV_TRACE_COND_FSend>

  /* USER CODE END GetBatteryLevel_2 */

  return batteryLevel;  /* 1 (very low) to 254 (fully charged) */
 80024ba:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
}
 80024be:	4618      	mov	r0, r3
 80024c0:	3740      	adds	r7, #64	@ 0x40
 80024c2:	46bd      	mov	sp, r7
 80024c4:	bdb0      	pop	{r4, r5, r7, pc}
 80024c6:	bf00      	nop
 80024c8:	08022d88 	.word	0x08022d88
 80024cc:	08022d9c 	.word	0x08022d9c
 80024d0:	51eb851f 	.word	0x51eb851f
 80024d4:	08022d54 	.word	0x08022d54

080024d8 <GetTemperatureLevel>:

int16_t GetTemperatureLevel(void)
{
 80024d8:	b580      	push	{r7, lr}
 80024da:	b088      	sub	sp, #32
 80024dc:	af00      	add	r7, sp, #0
  int16_t temperatureLevel = 0;
 80024de:	2300      	movs	r3, #0
 80024e0:	83fb      	strh	r3, [r7, #30]

  sensor_t sensor_data;

  EnvSensors_Read(&sensor_data);
 80024e2:	1d3b      	adds	r3, r7, #4
 80024e4:	4618      	mov	r0, r3
 80024e6:	f000 f923 	bl	8002730 <EnvSensors_Read>
  temperatureLevel = (int16_t)(sensor_data.temperature);
 80024ea:	68bb      	ldr	r3, [r7, #8]
 80024ec:	4618      	mov	r0, r3
 80024ee:	f7fe fd11 	bl	8000f14 <__aeabi_f2iz>
 80024f2:	4603      	mov	r3, r0
 80024f4:	83fb      	strh	r3, [r7, #30]
  /* USER CODE BEGIN GetTemperatureLevel */

  /* USER CODE END GetTemperatureLevel */
  return temperatureLevel;
 80024f6:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
}
 80024fa:	4618      	mov	r0, r3
 80024fc:	3720      	adds	r7, #32
 80024fe:	46bd      	mov	sp, r7
 8002500:	bd80      	pop	{r7, pc}

08002502 <GetUniqueId>:

void GetUniqueId(uint8_t *id)
{
 8002502:	b590      	push	{r4, r7, lr}
 8002504:	b087      	sub	sp, #28
 8002506:	af00      	add	r7, sp, #0
 8002508:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN GetUniqueId_1 */

  /* USER CODE END GetUniqueId_1 */
  uint32_t val = 0;
 800250a:	2300      	movs	r3, #0
 800250c:	617b      	str	r3, [r7, #20]
  val = LL_FLASH_GetUDN();
 800250e:	f7ff febf 	bl	8002290 <LL_FLASH_GetUDN>
 8002512:	6178      	str	r0, [r7, #20]
  if (val == 0xFFFFFFFF)  /* Normally this should not happen */
 8002514:	697b      	ldr	r3, [r7, #20]
 8002516:	f1b3 3fff 	cmp.w	r3, #4294967295
 800251a:	d138      	bne.n	800258e <GetUniqueId+0x8c>
  {
    uint32_t ID_1_3_val = HAL_GetUIDw0() + HAL_GetUIDw2();
 800251c:	f001 f93e 	bl	800379c <HAL_GetUIDw0>
 8002520:	4604      	mov	r4, r0
 8002522:	f001 f94f 	bl	80037c4 <HAL_GetUIDw2>
 8002526:	4603      	mov	r3, r0
 8002528:	4423      	add	r3, r4
 800252a:	613b      	str	r3, [r7, #16]
    uint32_t ID_2_val = HAL_GetUIDw1();
 800252c:	f001 f940 	bl	80037b0 <HAL_GetUIDw1>
 8002530:	60f8      	str	r0, [r7, #12]

    id[7] = (ID_1_3_val) >> 24;
 8002532:	693b      	ldr	r3, [r7, #16]
 8002534:	0e1a      	lsrs	r2, r3, #24
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	3307      	adds	r3, #7
 800253a:	b2d2      	uxtb	r2, r2
 800253c:	701a      	strb	r2, [r3, #0]
    id[6] = (ID_1_3_val) >> 16;
 800253e:	693b      	ldr	r3, [r7, #16]
 8002540:	0c1a      	lsrs	r2, r3, #16
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	3306      	adds	r3, #6
 8002546:	b2d2      	uxtb	r2, r2
 8002548:	701a      	strb	r2, [r3, #0]
    id[5] = (ID_1_3_val) >> 8;
 800254a:	693b      	ldr	r3, [r7, #16]
 800254c:	0a1a      	lsrs	r2, r3, #8
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	3305      	adds	r3, #5
 8002552:	b2d2      	uxtb	r2, r2
 8002554:	701a      	strb	r2, [r3, #0]
    id[4] = (ID_1_3_val);
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	3304      	adds	r3, #4
 800255a:	693a      	ldr	r2, [r7, #16]
 800255c:	b2d2      	uxtb	r2, r2
 800255e:	701a      	strb	r2, [r3, #0]
    id[3] = (ID_2_val) >> 24;
 8002560:	68fb      	ldr	r3, [r7, #12]
 8002562:	0e1a      	lsrs	r2, r3, #24
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	3303      	adds	r3, #3
 8002568:	b2d2      	uxtb	r2, r2
 800256a:	701a      	strb	r2, [r3, #0]
    id[2] = (ID_2_val) >> 16;
 800256c:	68fb      	ldr	r3, [r7, #12]
 800256e:	0c1a      	lsrs	r2, r3, #16
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	3302      	adds	r3, #2
 8002574:	b2d2      	uxtb	r2, r2
 8002576:	701a      	strb	r2, [r3, #0]
    id[1] = (ID_2_val) >> 8;
 8002578:	68fb      	ldr	r3, [r7, #12]
 800257a:	0a1a      	lsrs	r2, r3, #8
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	3301      	adds	r3, #1
 8002580:	b2d2      	uxtb	r2, r2
 8002582:	701a      	strb	r2, [r3, #0]
    id[0] = (ID_2_val);
 8002584:	68fb      	ldr	r3, [r7, #12]
 8002586:	b2da      	uxtb	r2, r3
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	701a      	strb	r2, [r3, #0]
  }

  /* USER CODE BEGIN GetUniqueId_2 */

  /* USER CODE END GetUniqueId_2 */
}
 800258c:	e031      	b.n	80025f2 <GetUniqueId+0xf0>
    id[7] = val & 0xFF;
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	3307      	adds	r3, #7
 8002592:	697a      	ldr	r2, [r7, #20]
 8002594:	b2d2      	uxtb	r2, r2
 8002596:	701a      	strb	r2, [r3, #0]
    id[6] = (val >> 8) & 0xFF;
 8002598:	697b      	ldr	r3, [r7, #20]
 800259a:	0a1a      	lsrs	r2, r3, #8
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	3306      	adds	r3, #6
 80025a0:	b2d2      	uxtb	r2, r2
 80025a2:	701a      	strb	r2, [r3, #0]
    id[5] = (val >> 16) & 0xFF;
 80025a4:	697b      	ldr	r3, [r7, #20]
 80025a6:	0c1a      	lsrs	r2, r3, #16
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	3305      	adds	r3, #5
 80025ac:	b2d2      	uxtb	r2, r2
 80025ae:	701a      	strb	r2, [r3, #0]
    id[4] = (val >> 24) & 0xFF;
 80025b0:	697b      	ldr	r3, [r7, #20]
 80025b2:	0e1a      	lsrs	r2, r3, #24
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	3304      	adds	r3, #4
 80025b8:	b2d2      	uxtb	r2, r2
 80025ba:	701a      	strb	r2, [r3, #0]
    val = LL_FLASH_GetDeviceID();
 80025bc:	f7ff fe72 	bl	80022a4 <LL_FLASH_GetDeviceID>
 80025c0:	6178      	str	r0, [r7, #20]
    id[3] = val & 0xFF;
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	3303      	adds	r3, #3
 80025c6:	697a      	ldr	r2, [r7, #20]
 80025c8:	b2d2      	uxtb	r2, r2
 80025ca:	701a      	strb	r2, [r3, #0]
    val = LL_FLASH_GetSTCompanyID();
 80025cc:	f7ff fe76 	bl	80022bc <LL_FLASH_GetSTCompanyID>
 80025d0:	6178      	str	r0, [r7, #20]
    id[2] = val & 0xFF;
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	3302      	adds	r3, #2
 80025d6:	697a      	ldr	r2, [r7, #20]
 80025d8:	b2d2      	uxtb	r2, r2
 80025da:	701a      	strb	r2, [r3, #0]
    id[1] = (val >> 8) & 0xFF;
 80025dc:	697b      	ldr	r3, [r7, #20]
 80025de:	0a1a      	lsrs	r2, r3, #8
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	3301      	adds	r3, #1
 80025e4:	b2d2      	uxtb	r2, r2
 80025e6:	701a      	strb	r2, [r3, #0]
    id[0] = (val >> 16) & 0xFF;
 80025e8:	697b      	ldr	r3, [r7, #20]
 80025ea:	0c1b      	lsrs	r3, r3, #16
 80025ec:	b2da      	uxtb	r2, r3
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	701a      	strb	r2, [r3, #0]
}
 80025f2:	bf00      	nop
 80025f4:	371c      	adds	r7, #28
 80025f6:	46bd      	mov	sp, r7
 80025f8:	bd90      	pop	{r4, r7, pc}

080025fa <GetDevAddr>:

void GetDevAddr(uint32_t *devAddr)
{
 80025fa:	b590      	push	{r4, r7, lr}
 80025fc:	b083      	sub	sp, #12
 80025fe:	af00      	add	r7, sp, #0
 8002600:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN GetDevAddr_1 */

  /* USER CODE END GetDevAddr_1 */

  *devAddr = LL_FLASH_GetUDN();
 8002602:	f7ff fe45 	bl	8002290 <LL_FLASH_GetUDN>
 8002606:	4602      	mov	r2, r0
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	601a      	str	r2, [r3, #0]
  if (*devAddr == 0xFFFFFFFF)
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002614:	d10d      	bne.n	8002632 <GetDevAddr+0x38>
  {
    *devAddr = ((HAL_GetUIDw0()) ^ (HAL_GetUIDw1()) ^ (HAL_GetUIDw2()));
 8002616:	f001 f8c1 	bl	800379c <HAL_GetUIDw0>
 800261a:	4604      	mov	r4, r0
 800261c:	f001 f8c8 	bl	80037b0 <HAL_GetUIDw1>
 8002620:	4603      	mov	r3, r0
 8002622:	405c      	eors	r4, r3
 8002624:	f001 f8ce 	bl	80037c4 <HAL_GetUIDw2>
 8002628:	4603      	mov	r3, r0
 800262a:	ea84 0203 	eor.w	r2, r4, r3
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	601a      	str	r2, [r3, #0]
  }

  /* USER CODE BEGIN GetDevAddr_2 */

  /* USER CODE END GetDevAddr_2 */
}
 8002632:	bf00      	nop
 8002634:	370c      	adds	r7, #12
 8002636:	46bd      	mov	sp, r7
 8002638:	bd90      	pop	{r4, r7, pc}
	...

0800263c <TimestampNow>:
/* USER CODE END EF */

/* Private functions ---------------------------------------------------------*/

static void TimestampNow(uint8_t *buff, uint16_t *size)
{
 800263c:	b580      	push	{r7, lr}
 800263e:	b086      	sub	sp, #24
 8002640:	af02      	add	r7, sp, #8
 8002642:	6078      	str	r0, [r7, #4]
 8002644:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN TimestampNow_1 */

  /* USER CODE END TimestampNow_1 */
  SysTime_t curtime = SysTimeGet();
 8002646:	f107 0308 	add.w	r3, r7, #8
 800264a:	4618      	mov	r0, r3
 800264c:	f01c fac8 	bl	801ebe0 <SysTimeGet>
  tiny_snprintf_like((char *)buff, MAX_TS_SIZE, "%ds%03d:", curtime.Seconds, curtime.SubSeconds);
 8002650:	68bb      	ldr	r3, [r7, #8]
 8002652:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8002656:	9200      	str	r2, [sp, #0]
 8002658:	4a07      	ldr	r2, [pc, #28]	@ (8002678 <TimestampNow+0x3c>)
 800265a:	2110      	movs	r1, #16
 800265c:	6878      	ldr	r0, [r7, #4]
 800265e:	f000 f81d 	bl	800269c <tiny_snprintf_like>
  *size = strlen((char *)buff);
 8002662:	6878      	ldr	r0, [r7, #4]
 8002664:	f7fd fd8c 	bl	8000180 <strlen>
 8002668:	4603      	mov	r3, r0
 800266a:	b29a      	uxth	r2, r3
 800266c:	683b      	ldr	r3, [r7, #0]
 800266e:	801a      	strh	r2, [r3, #0]
  /* USER CODE BEGIN TimestampNow_2 */

  /* USER CODE END TimestampNow_2 */
}
 8002670:	bf00      	nop
 8002672:	3710      	adds	r7, #16
 8002674:	46bd      	mov	sp, r7
 8002676:	bd80      	pop	{r7, pc}
 8002678:	08022da8 	.word	0x08022da8

0800267c <UTIL_ADV_TRACE_PreSendHook>:

/* Disable StopMode when traces need to be printed */
void UTIL_ADV_TRACE_PreSendHook(void)
{
 800267c:	b580      	push	{r7, lr}
 800267e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UTIL_ADV_TRACE_PreSendHook_1 */

  /* USER CODE END UTIL_ADV_TRACE_PreSendHook_1 */
  UTIL_LPM_SetStopMode((1 << CFG_LPM_UART_TX_Id), UTIL_LPM_DISABLE);
 8002680:	2101      	movs	r1, #1
 8002682:	2002      	movs	r0, #2
 8002684:	f01c f93c 	bl	801e900 <UTIL_LPM_SetStopMode>
  /* USER CODE BEGIN UTIL_ADV_TRACE_PreSendHook_2 */

  /* USER CODE END UTIL_ADV_TRACE_PreSendHook_2 */
}
 8002688:	bf00      	nop
 800268a:	bd80      	pop	{r7, pc}

0800268c <UTIL_ADV_TRACE_PostSendHook>:
/* Re-enable StopMode when traces have been printed */
void UTIL_ADV_TRACE_PostSendHook(void)
{
 800268c:	b580      	push	{r7, lr}
 800268e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UTIL_LPM_SetStopMode_1 */

  /* USER CODE END UTIL_LPM_SetStopMode_1 */
  UTIL_LPM_SetStopMode((1 << CFG_LPM_UART_TX_Id), UTIL_LPM_ENABLE);
 8002690:	2100      	movs	r1, #0
 8002692:	2002      	movs	r0, #2
 8002694:	f01c f934 	bl	801e900 <UTIL_LPM_SetStopMode>
  /* USER CODE BEGIN UTIL_LPM_SetStopMode_2 */

  /* USER CODE END UTIL_LPM_SetStopMode_2 */
}
 8002698:	bf00      	nop
 800269a:	bd80      	pop	{r7, pc}

0800269c <tiny_snprintf_like>:

static void tiny_snprintf_like(char *buf, uint32_t maxsize, const char *strFormat, ...)
{
 800269c:	b40c      	push	{r2, r3}
 800269e:	b580      	push	{r7, lr}
 80026a0:	b084      	sub	sp, #16
 80026a2:	af00      	add	r7, sp, #0
 80026a4:	6078      	str	r0, [r7, #4]
 80026a6:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN tiny_snprintf_like_1 */

  /* USER CODE END tiny_snprintf_like_1 */
  va_list vaArgs;
  va_start(vaArgs, strFormat);
 80026a8:	f107 031c 	add.w	r3, r7, #28
 80026ac:	60fb      	str	r3, [r7, #12]
  UTIL_ADV_TRACE_VSNPRINTF(buf, maxsize, strFormat, vaArgs);
 80026ae:	6839      	ldr	r1, [r7, #0]
 80026b0:	68fb      	ldr	r3, [r7, #12]
 80026b2:	69ba      	ldr	r2, [r7, #24]
 80026b4:	6878      	ldr	r0, [r7, #4]
 80026b6:	f01c fbff 	bl	801eeb8 <tiny_vsnprintf_like>
  va_end(vaArgs);
  /* USER CODE BEGIN tiny_snprintf_like_2 */

  /* USER CODE END tiny_snprintf_like_2 */
}
 80026ba:	bf00      	nop
 80026bc:	3710      	adds	r7, #16
 80026be:	46bd      	mov	sp, r7
 80026c0:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80026c4:	b002      	add	sp, #8
 80026c6:	4770      	bx	lr

080026c8 <HAL_InitTick>:

/**
  * @note This function overwrites the __weak one from HAL
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80026c8:	b480      	push	{r7}
 80026ca:	b083      	sub	sp, #12
 80026cc:	af00      	add	r7, sp, #0
 80026ce:	6078      	str	r0, [r7, #4]
  /*Don't enable SysTick if TIMER_IF is based on other counters (e.g. RTC) */
  /* USER CODE BEGIN HAL_InitTick_1 */

  /* USER CODE END HAL_InitTick_1 */
  return HAL_OK;
 80026d0:	2300      	movs	r3, #0
  /* USER CODE BEGIN HAL_InitTick_2 */

  /* USER CODE END HAL_InitTick_2 */
}
 80026d2:	4618      	mov	r0, r3
 80026d4:	370c      	adds	r7, #12
 80026d6:	46bd      	mov	sp, r7
 80026d8:	bc80      	pop	{r7}
 80026da:	4770      	bx	lr

080026dc <HAL_GetTick>:

/**
  * @note This function overwrites the __weak one from HAL
  */
uint32_t HAL_GetTick(void)
{
 80026dc:	b580      	push	{r7, lr}
 80026de:	b082      	sub	sp, #8
 80026e0:	af00      	add	r7, sp, #0
  uint32_t ret = 0;
 80026e2:	2300      	movs	r3, #0
 80026e4:	607b      	str	r3, [r7, #4]
  /* TIMER_IF can be based on other counter the SysTick e.g. RTC */
  /* USER CODE BEGIN HAL_GetTick_1 */

  /* USER CODE END HAL_GetTick_1 */
  if (SYS_TimerInitialisedFlag == 0)
 80026e6:	4b06      	ldr	r3, [pc, #24]	@ (8002700 <HAL_GetTick+0x24>)
 80026e8:	781b      	ldrb	r3, [r3, #0]
 80026ea:	2b00      	cmp	r3, #0
 80026ec:	d002      	beq.n	80026f4 <HAL_GetTick+0x18>

    /* USER CODE END HAL_GetTick_EarlyCall */
  }
  else
  {
    ret = TIMER_IF_GetTimerValue();
 80026ee:	f000 f9d7 	bl	8002aa0 <TIMER_IF_GetTimerValue>
 80026f2:	6078      	str	r0, [r7, #4]
  }
  /* USER CODE BEGIN HAL_GetTick_2 */

  /* USER CODE END HAL_GetTick_2 */
  return ret;
 80026f4:	687b      	ldr	r3, [r7, #4]
}
 80026f6:	4618      	mov	r0, r3
 80026f8:	3708      	adds	r7, #8
 80026fa:	46bd      	mov	sp, r7
 80026fc:	bd80      	pop	{r7, pc}
 80026fe:	bf00      	nop
 8002700:	20000408 	.word	0x20000408

08002704 <HAL_Delay>:

/**
  * @note This function overwrites the __weak one from HAL
  */
void HAL_Delay(__IO uint32_t Delay)
{
 8002704:	b580      	push	{r7, lr}
 8002706:	b082      	sub	sp, #8
 8002708:	af00      	add	r7, sp, #0
 800270a:	6078      	str	r0, [r7, #4]
  /* TIMER_IF can be based on other counter the SysTick e.g. RTC */
  /* USER CODE BEGIN HAL_Delay_1 */

  /* USER CODE END HAL_Delay_1 */
  TIMER_IF_DelayMs(Delay);
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	4618      	mov	r0, r3
 8002710:	f000 fa4d 	bl	8002bae <TIMER_IF_DelayMs>
  /* USER CODE BEGIN HAL_Delay_2 */

  /* USER CODE END HAL_Delay_2 */
}
 8002714:	bf00      	nop
 8002716:	3708      	adds	r7, #8
 8002718:	46bd      	mov	sp, r7
 800271a:	bd80      	pop	{r7, pc}

0800271c <DBG_Init>:

/**
  * @brief Initializes the SW probes pins and the monitor RF pins via Alternate Function
  */
void DBG_Init(void)
{
 800271c:	b580      	push	{r7, lr}
 800271e:	af00      	add	r7, sp, #0

  /* USER CODE END DBG_Init_1 */

  /* SW probes */
#if defined (DEBUGGER_ENABLED) && ( DEBUGGER_ENABLED == 0 )
  HAL_DBGMCU_DisableDBGSleepMode();
 8002720:	f001 f85a 	bl	80037d8 <HAL_DBGMCU_DisableDBGSleepMode>
  HAL_DBGMCU_DisableDBGStopMode();
 8002724:	f001 f85e 	bl	80037e4 <HAL_DBGMCU_DisableDBGStopMode>
  HAL_DBGMCU_DisableDBGStandbyMode();
 8002728:	f001 f862 	bl	80037f0 <HAL_DBGMCU_DisableDBGStandbyMode>
#endif /* DEBUG_RF_BUSY_ENABLED */

  /* USER CODE BEGIN DBG_Init_3 */

  /* USER CODE END DBG_Init_3 */
}
 800272c:	bf00      	nop
 800272e:	bd80      	pop	{r7, pc}

08002730 <EnvSensors_Read>:

/* USER CODE END PFP */

/* Exported functions --------------------------------------------------------*/
int32_t EnvSensors_Read(sensor_t *sensor_data)
{
 8002730:	b480      	push	{r7}
 8002732:	b087      	sub	sp, #28
 8002734:	af00      	add	r7, sp, #0
 8002736:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN EnvSensors_Read */
  float HUMIDITY_Value = HUMIDITY_DEFAULT_VAL;
 8002738:	4b0d      	ldr	r3, [pc, #52]	@ (8002770 <EnvSensors_Read+0x40>)
 800273a:	617b      	str	r3, [r7, #20]
  float TEMPERATURE_Value = TEMPERATURE_DEFAULT_VAL;
 800273c:	4b0d      	ldr	r3, [pc, #52]	@ (8002774 <EnvSensors_Read+0x44>)
 800273e:	613b      	str	r3, [r7, #16]
  float PRESSURE_Value = PRESSURE_DEFAULT_VAL;
 8002740:	4b0d      	ldr	r3, [pc, #52]	@ (8002778 <EnvSensors_Read+0x48>)
 8002742:	60fb      	str	r3, [r7, #12]
#endif /* USE_IKS01A3_ENV_SENSOR_LPS22HH_0 */
#elif !defined (SENSOR_ENABLED)
#error SENSOR_ENABLED not defined
#endif  /* SENSOR_ENABLED */

  sensor_data->humidity    = HUMIDITY_Value;
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	697a      	ldr	r2, [r7, #20]
 8002748:	609a      	str	r2, [r3, #8]
  sensor_data->temperature = TEMPERATURE_Value;
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	693a      	ldr	r2, [r7, #16]
 800274e:	605a      	str	r2, [r3, #4]
  sensor_data->pressure    = PRESSURE_Value;
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	68fa      	ldr	r2, [r7, #12]
 8002754:	601a      	str	r2, [r3, #0]

  sensor_data->latitude  = (int32_t)((STSOP_LATTITUDE  * MAX_GPS_POS) / 90);
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	4a08      	ldr	r2, [pc, #32]	@ (800277c <EnvSensors_Read+0x4c>)
 800275a:	60da      	str	r2, [r3, #12]
  sensor_data->longitude = (int32_t)((STSOP_LONGITUDE  * MAX_GPS_POS) / 180);
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	4a08      	ldr	r2, [pc, #32]	@ (8002780 <EnvSensors_Read+0x50>)
 8002760:	611a      	str	r2, [r3, #16]

  return 0;
 8002762:	2300      	movs	r3, #0
  /* USER CODE END EnvSensors_Read */
}
 8002764:	4618      	mov	r0, r3
 8002766:	371c      	adds	r7, #28
 8002768:	46bd      	mov	sp, r7
 800276a:	bc80      	pop	{r7}
 800276c:	4770      	bx	lr
 800276e:	bf00      	nop
 8002770:	42480000 	.word	0x42480000
 8002774:	41900000 	.word	0x41900000
 8002778:	447a0000 	.word	0x447a0000
 800277c:	003e090d 	.word	0x003e090d
 8002780:	000503ab 	.word	0x000503ab

08002784 <EnvSensors_Init>:

int32_t EnvSensors_Init(void)
{
 8002784:	b480      	push	{r7}
 8002786:	b083      	sub	sp, #12
 8002788:	af00      	add	r7, sp, #0
  int32_t ret = 0;
 800278a:	2300      	movs	r3, #0
 800278c:	607b      	str	r3, [r7, #4]
#endif /* USE_IKS01A3_ENV_SENSOR_LPS22HH_0 */

#elif !defined (SENSOR_ENABLED)
#error SENSOR_ENABLED not defined
#endif /* SENSOR_ENABLED  */
  return 0;
 800278e:	2300      	movs	r3, #0
  /* USER CODE END EnvSensors_Init */
  return ret;
}
 8002790:	4618      	mov	r0, r3
 8002792:	370c      	adds	r7, #12
 8002794:	46bd      	mov	sp, r7
 8002796:	bc80      	pop	{r7}
 8002798:	4770      	bx	lr

0800279a <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800279a:	b480      	push	{r7}
 800279c:	af00      	add	r7, sp, #0
	return 1;
 800279e:	2301      	movs	r3, #1
}
 80027a0:	4618      	mov	r0, r3
 80027a2:	46bd      	mov	sp, r7
 80027a4:	bc80      	pop	{r7}
 80027a6:	4770      	bx	lr

080027a8 <_kill>:

int _kill(int pid, int sig)
{
 80027a8:	b580      	push	{r7, lr}
 80027aa:	b082      	sub	sp, #8
 80027ac:	af00      	add	r7, sp, #0
 80027ae:	6078      	str	r0, [r7, #4]
 80027b0:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 80027b2:	f01e fbb3 	bl	8020f1c <__errno>
 80027b6:	4603      	mov	r3, r0
 80027b8:	2216      	movs	r2, #22
 80027ba:	601a      	str	r2, [r3, #0]
	return -1;
 80027bc:	f04f 33ff 	mov.w	r3, #4294967295
}
 80027c0:	4618      	mov	r0, r3
 80027c2:	3708      	adds	r7, #8
 80027c4:	46bd      	mov	sp, r7
 80027c6:	bd80      	pop	{r7, pc}

080027c8 <_exit>:

void _exit (int status)
{
 80027c8:	b580      	push	{r7, lr}
 80027ca:	b082      	sub	sp, #8
 80027cc:	af00      	add	r7, sp, #0
 80027ce:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 80027d0:	f04f 31ff 	mov.w	r1, #4294967295
 80027d4:	6878      	ldr	r0, [r7, #4]
 80027d6:	f7ff ffe7 	bl	80027a8 <_kill>
	while (1) {}		/* Make sure we hang here */
 80027da:	bf00      	nop
 80027dc:	e7fd      	b.n	80027da <_exit+0x12>

080027de <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80027de:	b580      	push	{r7, lr}
 80027e0:	b086      	sub	sp, #24
 80027e2:	af00      	add	r7, sp, #0
 80027e4:	60f8      	str	r0, [r7, #12]
 80027e6:	60b9      	str	r1, [r7, #8]
 80027e8:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80027ea:	2300      	movs	r3, #0
 80027ec:	617b      	str	r3, [r7, #20]
 80027ee:	e00a      	b.n	8002806 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80027f0:	f3af 8000 	nop.w
 80027f4:	4601      	mov	r1, r0
 80027f6:	68bb      	ldr	r3, [r7, #8]
 80027f8:	1c5a      	adds	r2, r3, #1
 80027fa:	60ba      	str	r2, [r7, #8]
 80027fc:	b2ca      	uxtb	r2, r1
 80027fe:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002800:	697b      	ldr	r3, [r7, #20]
 8002802:	3301      	adds	r3, #1
 8002804:	617b      	str	r3, [r7, #20]
 8002806:	697a      	ldr	r2, [r7, #20]
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	429a      	cmp	r2, r3
 800280c:	dbf0      	blt.n	80027f0 <_read+0x12>
	}

return len;
 800280e:	687b      	ldr	r3, [r7, #4]
}
 8002810:	4618      	mov	r0, r3
 8002812:	3718      	adds	r7, #24
 8002814:	46bd      	mov	sp, r7
 8002816:	bd80      	pop	{r7, pc}

08002818 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002818:	b580      	push	{r7, lr}
 800281a:	b086      	sub	sp, #24
 800281c:	af00      	add	r7, sp, #0
 800281e:	60f8      	str	r0, [r7, #12]
 8002820:	60b9      	str	r1, [r7, #8]
 8002822:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002824:	2300      	movs	r3, #0
 8002826:	617b      	str	r3, [r7, #20]
 8002828:	e009      	b.n	800283e <_write+0x26>
	{
		__io_putchar(*ptr++);
 800282a:	68bb      	ldr	r3, [r7, #8]
 800282c:	1c5a      	adds	r2, r3, #1
 800282e:	60ba      	str	r2, [r7, #8]
 8002830:	781b      	ldrb	r3, [r3, #0]
 8002832:	4618      	mov	r0, r3
 8002834:	f7ff fa6a 	bl	8001d0c <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002838:	697b      	ldr	r3, [r7, #20]
 800283a:	3301      	adds	r3, #1
 800283c:	617b      	str	r3, [r7, #20]
 800283e:	697a      	ldr	r2, [r7, #20]
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	429a      	cmp	r2, r3
 8002844:	dbf1      	blt.n	800282a <_write+0x12>
	}
	return len;
 8002846:	687b      	ldr	r3, [r7, #4]
}
 8002848:	4618      	mov	r0, r3
 800284a:	3718      	adds	r7, #24
 800284c:	46bd      	mov	sp, r7
 800284e:	bd80      	pop	{r7, pc}

08002850 <_close>:

int _close(int file)
{
 8002850:	b480      	push	{r7}
 8002852:	b083      	sub	sp, #12
 8002854:	af00      	add	r7, sp, #0
 8002856:	6078      	str	r0, [r7, #4]
	return -1;
 8002858:	f04f 33ff 	mov.w	r3, #4294967295
}
 800285c:	4618      	mov	r0, r3
 800285e:	370c      	adds	r7, #12
 8002860:	46bd      	mov	sp, r7
 8002862:	bc80      	pop	{r7}
 8002864:	4770      	bx	lr

08002866 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002866:	b480      	push	{r7}
 8002868:	b083      	sub	sp, #12
 800286a:	af00      	add	r7, sp, #0
 800286c:	6078      	str	r0, [r7, #4]
 800286e:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8002870:	683b      	ldr	r3, [r7, #0]
 8002872:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002876:	605a      	str	r2, [r3, #4]
	return 0;
 8002878:	2300      	movs	r3, #0
}
 800287a:	4618      	mov	r0, r3
 800287c:	370c      	adds	r7, #12
 800287e:	46bd      	mov	sp, r7
 8002880:	bc80      	pop	{r7}
 8002882:	4770      	bx	lr

08002884 <_isatty>:

int _isatty(int file)
{
 8002884:	b480      	push	{r7}
 8002886:	b083      	sub	sp, #12
 8002888:	af00      	add	r7, sp, #0
 800288a:	6078      	str	r0, [r7, #4]
	return 1;
 800288c:	2301      	movs	r3, #1
}
 800288e:	4618      	mov	r0, r3
 8002890:	370c      	adds	r7, #12
 8002892:	46bd      	mov	sp, r7
 8002894:	bc80      	pop	{r7}
 8002896:	4770      	bx	lr

08002898 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002898:	b480      	push	{r7}
 800289a:	b085      	sub	sp, #20
 800289c:	af00      	add	r7, sp, #0
 800289e:	60f8      	str	r0, [r7, #12]
 80028a0:	60b9      	str	r1, [r7, #8]
 80028a2:	607a      	str	r2, [r7, #4]
	return 0;
 80028a4:	2300      	movs	r3, #0
}
 80028a6:	4618      	mov	r0, r3
 80028a8:	3714      	adds	r7, #20
 80028aa:	46bd      	mov	sp, r7
 80028ac:	bc80      	pop	{r7}
 80028ae:	4770      	bx	lr

080028b0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80028b0:	b580      	push	{r7, lr}
 80028b2:	b086      	sub	sp, #24
 80028b4:	af00      	add	r7, sp, #0
 80028b6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80028b8:	4a14      	ldr	r2, [pc, #80]	@ (800290c <_sbrk+0x5c>)
 80028ba:	4b15      	ldr	r3, [pc, #84]	@ (8002910 <_sbrk+0x60>)
 80028bc:	1ad3      	subs	r3, r2, r3
 80028be:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80028c0:	697b      	ldr	r3, [r7, #20]
 80028c2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80028c4:	4b13      	ldr	r3, [pc, #76]	@ (8002914 <_sbrk+0x64>)
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	2b00      	cmp	r3, #0
 80028ca:	d102      	bne.n	80028d2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80028cc:	4b11      	ldr	r3, [pc, #68]	@ (8002914 <_sbrk+0x64>)
 80028ce:	4a12      	ldr	r2, [pc, #72]	@ (8002918 <_sbrk+0x68>)
 80028d0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80028d2:	4b10      	ldr	r3, [pc, #64]	@ (8002914 <_sbrk+0x64>)
 80028d4:	681a      	ldr	r2, [r3, #0]
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	4413      	add	r3, r2
 80028da:	693a      	ldr	r2, [r7, #16]
 80028dc:	429a      	cmp	r2, r3
 80028de:	d207      	bcs.n	80028f0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80028e0:	f01e fb1c 	bl	8020f1c <__errno>
 80028e4:	4603      	mov	r3, r0
 80028e6:	220c      	movs	r2, #12
 80028e8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80028ea:	f04f 33ff 	mov.w	r3, #4294967295
 80028ee:	e009      	b.n	8002904 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80028f0:	4b08      	ldr	r3, [pc, #32]	@ (8002914 <_sbrk+0x64>)
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80028f6:	4b07      	ldr	r3, [pc, #28]	@ (8002914 <_sbrk+0x64>)
 80028f8:	681a      	ldr	r2, [r3, #0]
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	4413      	add	r3, r2
 80028fe:	4a05      	ldr	r2, [pc, #20]	@ (8002914 <_sbrk+0x64>)
 8002900:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002902:	68fb      	ldr	r3, [r7, #12]
}
 8002904:	4618      	mov	r0, r3
 8002906:	3718      	adds	r7, #24
 8002908:	46bd      	mov	sp, r7
 800290a:	bd80      	pop	{r7, pc}
 800290c:	20010000 	.word	0x20010000
 8002910:	00000400 	.word	0x00000400
 8002914:	2000040c 	.word	0x2000040c
 8002918:	200028e8 	.word	0x200028e8

0800291c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800291c:	b480      	push	{r7}
 800291e:	af00      	add	r7, sp, #0

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << (10UL*2UL))|(3UL << (11UL*2UL)));  /* set CP10 and CP11 Full Access */
#endif
}
 8002920:	bf00      	nop
 8002922:	46bd      	mov	sp, r7
 8002924:	bc80      	pop	{r7}
 8002926:	4770      	bx	lr

08002928 <LL_RTC_TIME_GetSubSecond>:
  * @param  RTCx RTC Instance
  * @retval If binary mode is none, Value between Min_Data=0x0 and Max_Data=0x7FFF
  *         else Value between Min_Data=0x0 and Max_Data=0xFFFFFFFF
  */
__STATIC_INLINE uint32_t LL_RTC_TIME_GetSubSecond(RTC_TypeDef *RTCx)
{
 8002928:	b480      	push	{r7}
 800292a:	b083      	sub	sp, #12
 800292c:	af00      	add	r7, sp, #0
 800292e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RTCx->SSR, RTC_SSR_SS));
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	689b      	ldr	r3, [r3, #8]
}
 8002934:	4618      	mov	r0, r3
 8002936:	370c      	adds	r7, #12
 8002938:	46bd      	mov	sp, r7
 800293a:	bc80      	pop	{r7}
 800293c:	4770      	bx	lr
	...

08002940 <TIMER_IF_Init>:

/* USER CODE END PFP */

/* Exported functions ---------------------------------------------------------*/
UTIL_TIMER_Status_t TIMER_IF_Init(void)
{
 8002940:	b580      	push	{r7, lr}
 8002942:	b082      	sub	sp, #8
 8002944:	af00      	add	r7, sp, #0
  UTIL_TIMER_Status_t ret = UTIL_TIMER_OK;
 8002946:	2300      	movs	r3, #0
 8002948:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN TIMER_IF_Init */

  /* USER CODE END TIMER_IF_Init */
  if (RTC_Initialized == false)
 800294a:	4b14      	ldr	r3, [pc, #80]	@ (800299c <TIMER_IF_Init+0x5c>)
 800294c:	781b      	ldrb	r3, [r3, #0]
 800294e:	f083 0301 	eor.w	r3, r3, #1
 8002952:	b2db      	uxtb	r3, r3
 8002954:	2b00      	cmp	r3, #0
 8002956:	d01b      	beq.n	8002990 <TIMER_IF_Init+0x50>
  {
    hrtc.IsEnabled.RtcFeatures = UINT32_MAX;
 8002958:	4b11      	ldr	r3, [pc, #68]	@ (80029a0 <TIMER_IF_Init+0x60>)
 800295a:	f04f 32ff 	mov.w	r2, #4294967295
 800295e:	631a      	str	r2, [r3, #48]	@ 0x30
    /*Init RTC*/
    MX_RTC_Init();
 8002960:	f7ff faee 	bl	8001f40 <MX_RTC_Init>
    /*Stop Timer */
    TIMER_IF_StopTimer();
 8002964:	f000 f856 	bl	8002a14 <TIMER_IF_StopTimer>
    /** DeActivate the Alarm A enabled by STM32CubeMX during MX_RTC_Init() */
    HAL_RTC_DeactivateAlarm(&hrtc, RTC_ALARM_A);
 8002968:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800296c:	480c      	ldr	r0, [pc, #48]	@ (80029a0 <TIMER_IF_Init+0x60>)
 800296e:	f004 fe53 	bl	8007618 <HAL_RTC_DeactivateAlarm>
    /*overload RTC feature enable*/
    hrtc.IsEnabled.RtcFeatures = UINT32_MAX;
 8002972:	4b0b      	ldr	r3, [pc, #44]	@ (80029a0 <TIMER_IF_Init+0x60>)
 8002974:	f04f 32ff 	mov.w	r2, #4294967295
 8002978:	631a      	str	r2, [r3, #48]	@ 0x30

    /*Enable Direct Read of the calendar registers (not through Shadow) */
    HAL_RTCEx_EnableBypassShadow(&hrtc);
 800297a:	4809      	ldr	r0, [pc, #36]	@ (80029a0 <TIMER_IF_Init+0x60>)
 800297c:	f004 ff8a 	bl	8007894 <HAL_RTCEx_EnableBypassShadow>
    /*Initialize MSB ticks*/
    TIMER_IF_BkUp_Write_MSBticks(0);
 8002980:	2000      	movs	r0, #0
 8002982:	f000 f9d3 	bl	8002d2c <TIMER_IF_BkUp_Write_MSBticks>

    TIMER_IF_SetTimerContext();
 8002986:	f000 f85f 	bl	8002a48 <TIMER_IF_SetTimerContext>

    /* Register a task to associate to UTIL_TIMER_Irq() interrupt */
    UTIL_TIMER_IRQ_MAP_INIT();

    RTC_Initialized = true;
 800298a:	4b04      	ldr	r3, [pc, #16]	@ (800299c <TIMER_IF_Init+0x5c>)
 800298c:	2201      	movs	r2, #1
 800298e:	701a      	strb	r2, [r3, #0]
  }

  /* USER CODE BEGIN TIMER_IF_Init_Last */

  /* USER CODE END TIMER_IF_Init_Last */
  return ret;
 8002990:	79fb      	ldrb	r3, [r7, #7]
}
 8002992:	4618      	mov	r0, r3
 8002994:	3708      	adds	r7, #8
 8002996:	46bd      	mov	sp, r7
 8002998:	bd80      	pop	{r7, pc}
 800299a:	bf00      	nop
 800299c:	20000410 	.word	0x20000410
 80029a0:	200003c4 	.word	0x200003c4

080029a4 <TIMER_IF_StartTimer>:

UTIL_TIMER_Status_t TIMER_IF_StartTimer(uint32_t timeout)
{
 80029a4:	b580      	push	{r7, lr}
 80029a6:	b08e      	sub	sp, #56	@ 0x38
 80029a8:	af00      	add	r7, sp, #0
 80029aa:	6078      	str	r0, [r7, #4]
  UTIL_TIMER_Status_t ret = UTIL_TIMER_OK;
 80029ac:	2300      	movs	r3, #0
 80029ae:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
  /* USER CODE BEGIN TIMER_IF_StartTimer */

  /* USER CODE END TIMER_IF_StartTimer */
  RTC_AlarmTypeDef sAlarm = {0};
 80029b2:	f107 0308 	add.w	r3, r7, #8
 80029b6:	222c      	movs	r2, #44	@ 0x2c
 80029b8:	2100      	movs	r1, #0
 80029ba:	4618      	mov	r0, r3
 80029bc:	f01e fa25 	bl	8020e0a <memset>
  /*Stop timer if one is already started*/
  TIMER_IF_StopTimer();
 80029c0:	f000 f828 	bl	8002a14 <TIMER_IF_StopTimer>
  timeout += RtcTimerContext;
 80029c4:	4b11      	ldr	r3, [pc, #68]	@ (8002a0c <TIMER_IF_StartTimer+0x68>)
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	687a      	ldr	r2, [r7, #4]
 80029ca:	4413      	add	r3, r2
 80029cc:	607b      	str	r3, [r7, #4]

  TIMER_IF_DBG_PRINTF("Start timer: time=%d, alarm=%d\n\r",  GetTimerTicks(), timeout);
  /* starts timer*/
  sAlarm.BinaryAutoClr = RTC_ALARMSUBSECONDBIN_AUTOCLR_NO;
 80029ce:	2300      	movs	r3, #0
 80029d0:	627b      	str	r3, [r7, #36]	@ 0x24
  sAlarm.AlarmTime.SubSeconds = UINT32_MAX - timeout;
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	43db      	mvns	r3, r3
 80029d6:	60fb      	str	r3, [r7, #12]
  sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 80029d8:	2300      	movs	r3, #0
 80029da:	61fb      	str	r3, [r7, #28]
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDBINMASK_NONE;
 80029dc:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 80029e0:	623b      	str	r3, [r7, #32]
  sAlarm.Alarm = RTC_ALARM_A;
 80029e2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80029e6:	633b      	str	r3, [r7, #48]	@ 0x30
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 80029e8:	f107 0308 	add.w	r3, r7, #8
 80029ec:	2201      	movs	r2, #1
 80029ee:	4619      	mov	r1, r3
 80029f0:	4807      	ldr	r0, [pc, #28]	@ (8002a10 <TIMER_IF_StartTimer+0x6c>)
 80029f2:	f004 fd05 	bl	8007400 <HAL_RTC_SetAlarm_IT>
 80029f6:	4603      	mov	r3, r0
 80029f8:	2b00      	cmp	r3, #0
 80029fa:	d001      	beq.n	8002a00 <TIMER_IF_StartTimer+0x5c>
  {
    Error_Handler();
 80029fc:	f7ff fa71 	bl	8001ee2 <Error_Handler>
  }
  /* USER CODE BEGIN TIMER_IF_StartTimer_Last */

  /* USER CODE END TIMER_IF_StartTimer_Last */
  return ret;
 8002a00:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
}
 8002a04:	4618      	mov	r0, r3
 8002a06:	3738      	adds	r7, #56	@ 0x38
 8002a08:	46bd      	mov	sp, r7
 8002a0a:	bd80      	pop	{r7, pc}
 8002a0c:	20000414 	.word	0x20000414
 8002a10:	200003c4 	.word	0x200003c4

08002a14 <TIMER_IF_StopTimer>:

UTIL_TIMER_Status_t TIMER_IF_StopTimer(void)
{
 8002a14:	b580      	push	{r7, lr}
 8002a16:	b082      	sub	sp, #8
 8002a18:	af00      	add	r7, sp, #0
  UTIL_TIMER_Status_t ret = UTIL_TIMER_OK;
 8002a1a:	2300      	movs	r3, #0
 8002a1c:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN TIMER_IF_StopTimer */

  /* USER CODE END TIMER_IF_StopTimer */
  /* Clear RTC Alarm Flag */
  __HAL_RTC_ALARM_CLEAR_FLAG(&hrtc, RTC_FLAG_ALRAF);
 8002a1e:	4b08      	ldr	r3, [pc, #32]	@ (8002a40 <TIMER_IF_StopTimer+0x2c>)
 8002a20:	2201      	movs	r2, #1
 8002a22:	65da      	str	r2, [r3, #92]	@ 0x5c
  /* Disable the Alarm A interrupt */
  HAL_RTC_DeactivateAlarm(&hrtc, RTC_ALARM_A);
 8002a24:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002a28:	4806      	ldr	r0, [pc, #24]	@ (8002a44 <TIMER_IF_StopTimer+0x30>)
 8002a2a:	f004 fdf5 	bl	8007618 <HAL_RTC_DeactivateAlarm>
  /*overload RTC feature enable*/
  hrtc.IsEnabled.RtcFeatures = UINT32_MAX;
 8002a2e:	4b05      	ldr	r3, [pc, #20]	@ (8002a44 <TIMER_IF_StopTimer+0x30>)
 8002a30:	f04f 32ff 	mov.w	r2, #4294967295
 8002a34:	631a      	str	r2, [r3, #48]	@ 0x30
  /* USER CODE BEGIN TIMER_IF_StopTimer_Last */

  /* USER CODE END TIMER_IF_StopTimer_Last */
  return ret;
 8002a36:	79fb      	ldrb	r3, [r7, #7]
}
 8002a38:	4618      	mov	r0, r3
 8002a3a:	3708      	adds	r7, #8
 8002a3c:	46bd      	mov	sp, r7
 8002a3e:	bd80      	pop	{r7, pc}
 8002a40:	40002800 	.word	0x40002800
 8002a44:	200003c4 	.word	0x200003c4

08002a48 <TIMER_IF_SetTimerContext>:

uint32_t TIMER_IF_SetTimerContext(void)
{
 8002a48:	b580      	push	{r7, lr}
 8002a4a:	af00      	add	r7, sp, #0
  /*store time context*/
  RtcTimerContext = GetTimerTicks();
 8002a4c:	f000 f98e 	bl	8002d6c <GetTimerTicks>
 8002a50:	4603      	mov	r3, r0
 8002a52:	4a03      	ldr	r2, [pc, #12]	@ (8002a60 <TIMER_IF_SetTimerContext+0x18>)
 8002a54:	6013      	str	r3, [r2, #0]

  /* USER CODE END TIMER_IF_SetTimerContext */

  TIMER_IF_DBG_PRINTF("TIMER_IF_SetTimerContext=%d\n\r", RtcTimerContext);
  /*return time context*/
  return RtcTimerContext;
 8002a56:	4b02      	ldr	r3, [pc, #8]	@ (8002a60 <TIMER_IF_SetTimerContext+0x18>)
 8002a58:	681b      	ldr	r3, [r3, #0]
}
 8002a5a:	4618      	mov	r0, r3
 8002a5c:	bd80      	pop	{r7, pc}
 8002a5e:	bf00      	nop
 8002a60:	20000414 	.word	0x20000414

08002a64 <TIMER_IF_GetTimerContext>:

uint32_t TIMER_IF_GetTimerContext(void)
{
 8002a64:	b480      	push	{r7}
 8002a66:	af00      	add	r7, sp, #0

  /* USER CODE END TIMER_IF_GetTimerContext */

  TIMER_IF_DBG_PRINTF("TIMER_IF_GetTimerContext=%d\n\r", RtcTimerContext);
  /*return time context*/
  return RtcTimerContext;
 8002a68:	4b02      	ldr	r3, [pc, #8]	@ (8002a74 <TIMER_IF_GetTimerContext+0x10>)
 8002a6a:	681b      	ldr	r3, [r3, #0]
}
 8002a6c:	4618      	mov	r0, r3
 8002a6e:	46bd      	mov	sp, r7
 8002a70:	bc80      	pop	{r7}
 8002a72:	4770      	bx	lr
 8002a74:	20000414 	.word	0x20000414

08002a78 <TIMER_IF_GetTimerElapsedTime>:

uint32_t TIMER_IF_GetTimerElapsedTime(void)
{
 8002a78:	b580      	push	{r7, lr}
 8002a7a:	b082      	sub	sp, #8
 8002a7c:	af00      	add	r7, sp, #0
  uint32_t ret = 0;
 8002a7e:	2300      	movs	r3, #0
 8002a80:	607b      	str	r3, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_GetTimerElapsedTime */

  /* USER CODE END TIMER_IF_GetTimerElapsedTime */
  ret = ((uint32_t)(GetTimerTicks() - RtcTimerContext));
 8002a82:	f000 f973 	bl	8002d6c <GetTimerTicks>
 8002a86:	4602      	mov	r2, r0
 8002a88:	4b04      	ldr	r3, [pc, #16]	@ (8002a9c <TIMER_IF_GetTimerElapsedTime+0x24>)
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	1ad3      	subs	r3, r2, r3
 8002a8e:	607b      	str	r3, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_GetTimerElapsedTime_Last */

  /* USER CODE END TIMER_IF_GetTimerElapsedTime_Last */
  return ret;
 8002a90:	687b      	ldr	r3, [r7, #4]
}
 8002a92:	4618      	mov	r0, r3
 8002a94:	3708      	adds	r7, #8
 8002a96:	46bd      	mov	sp, r7
 8002a98:	bd80      	pop	{r7, pc}
 8002a9a:	bf00      	nop
 8002a9c:	20000414 	.word	0x20000414

08002aa0 <TIMER_IF_GetTimerValue>:

uint32_t TIMER_IF_GetTimerValue(void)
{
 8002aa0:	b580      	push	{r7, lr}
 8002aa2:	b082      	sub	sp, #8
 8002aa4:	af00      	add	r7, sp, #0
  uint32_t ret = 0;
 8002aa6:	2300      	movs	r3, #0
 8002aa8:	607b      	str	r3, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_GetTimerValue */

  /* USER CODE END TIMER_IF_GetTimerValue */
  if (RTC_Initialized == true)
 8002aaa:	4b06      	ldr	r3, [pc, #24]	@ (8002ac4 <TIMER_IF_GetTimerValue+0x24>)
 8002aac:	781b      	ldrb	r3, [r3, #0]
 8002aae:	2b00      	cmp	r3, #0
 8002ab0:	d002      	beq.n	8002ab8 <TIMER_IF_GetTimerValue+0x18>
  {
    ret = GetTimerTicks();
 8002ab2:	f000 f95b 	bl	8002d6c <GetTimerTicks>
 8002ab6:	6078      	str	r0, [r7, #4]
  }
  /* USER CODE BEGIN TIMER_IF_GetTimerValue_Last */

  /* USER CODE END TIMER_IF_GetTimerValue_Last */
  return ret;
 8002ab8:	687b      	ldr	r3, [r7, #4]
}
 8002aba:	4618      	mov	r0, r3
 8002abc:	3708      	adds	r7, #8
 8002abe:	46bd      	mov	sp, r7
 8002ac0:	bd80      	pop	{r7, pc}
 8002ac2:	bf00      	nop
 8002ac4:	20000410 	.word	0x20000410

08002ac8 <TIMER_IF_GetMinimumTimeout>:

uint32_t TIMER_IF_GetMinimumTimeout(void)
{
 8002ac8:	b480      	push	{r7}
 8002aca:	b083      	sub	sp, #12
 8002acc:	af00      	add	r7, sp, #0
  uint32_t ret = 0;
 8002ace:	2300      	movs	r3, #0
 8002ad0:	607b      	str	r3, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_GetMinimumTimeout */

  /* USER CODE END TIMER_IF_GetMinimumTimeout */
  ret = (MIN_ALARM_DELAY);
 8002ad2:	2303      	movs	r3, #3
 8002ad4:	607b      	str	r3, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_GetMinimumTimeout_Last */

  /* USER CODE END TIMER_IF_GetMinimumTimeout_Last */
  return ret;
 8002ad6:	687b      	ldr	r3, [r7, #4]
}
 8002ad8:	4618      	mov	r0, r3
 8002ada:	370c      	adds	r7, #12
 8002adc:	46bd      	mov	sp, r7
 8002ade:	bc80      	pop	{r7}
 8002ae0:	4770      	bx	lr

08002ae2 <TIMER_IF_Convert_ms2Tick>:

uint32_t TIMER_IF_Convert_ms2Tick(uint32_t timeMilliSec)
{
 8002ae2:	b5b0      	push	{r4, r5, r7, lr}
 8002ae4:	b084      	sub	sp, #16
 8002ae6:	af00      	add	r7, sp, #0
 8002ae8:	6078      	str	r0, [r7, #4]
  uint32_t ret = 0;
 8002aea:	2100      	movs	r1, #0
 8002aec:	60f9      	str	r1, [r7, #12]
  /* USER CODE BEGIN TIMER_IF_Convert_ms2Tick */

  /* USER CODE END TIMER_IF_Convert_ms2Tick */
  ret = ((uint32_t)((((uint64_t) timeMilliSec) << RTC_N_PREDIV_S) / 1000));
 8002aee:	6879      	ldr	r1, [r7, #4]
 8002af0:	2000      	movs	r0, #0
 8002af2:	460a      	mov	r2, r1
 8002af4:	4603      	mov	r3, r0
 8002af6:	0d95      	lsrs	r5, r2, #22
 8002af8:	0294      	lsls	r4, r2, #10
 8002afa:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8002afe:	f04f 0300 	mov.w	r3, #0
 8002b02:	4620      	mov	r0, r4
 8002b04:	4629      	mov	r1, r5
 8002b06:	f7fe fa4b 	bl	8000fa0 <__aeabi_uldivmod>
 8002b0a:	4602      	mov	r2, r0
 8002b0c:	460b      	mov	r3, r1
 8002b0e:	4613      	mov	r3, r2
 8002b10:	60fb      	str	r3, [r7, #12]
  /* USER CODE BEGIN TIMER_IF_Convert_ms2Tick_Last */

  /* USER CODE END TIMER_IF_Convert_ms2Tick_Last */
  return ret;
 8002b12:	68fb      	ldr	r3, [r7, #12]
}
 8002b14:	4618      	mov	r0, r3
 8002b16:	3710      	adds	r7, #16
 8002b18:	46bd      	mov	sp, r7
 8002b1a:	bdb0      	pop	{r4, r5, r7, pc}

08002b1c <TIMER_IF_Convert_Tick2ms>:

uint32_t TIMER_IF_Convert_Tick2ms(uint32_t tick)
{
 8002b1c:	e92d 0fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp}
 8002b20:	b085      	sub	sp, #20
 8002b22:	af00      	add	r7, sp, #0
 8002b24:	6078      	str	r0, [r7, #4]
  uint32_t ret = 0;
 8002b26:	2100      	movs	r1, #0
 8002b28:	60f9      	str	r1, [r7, #12]
  /* USER CODE BEGIN TIMER_IF_Convert_Tick2ms */

  /* USER CODE END TIMER_IF_Convert_Tick2ms */
  ret = ((uint32_t)((((uint64_t)(tick)) * 1000) >> RTC_N_PREDIV_S));
 8002b2a:	6879      	ldr	r1, [r7, #4]
 8002b2c:	2000      	movs	r0, #0
 8002b2e:	460c      	mov	r4, r1
 8002b30:	4605      	mov	r5, r0
 8002b32:	4620      	mov	r0, r4
 8002b34:	4629      	mov	r1, r5
 8002b36:	f04f 0a00 	mov.w	sl, #0
 8002b3a:	f04f 0b00 	mov.w	fp, #0
 8002b3e:	ea4f 1b41 	mov.w	fp, r1, lsl #5
 8002b42:	ea4b 6bd0 	orr.w	fp, fp, r0, lsr #27
 8002b46:	ea4f 1a40 	mov.w	sl, r0, lsl #5
 8002b4a:	4650      	mov	r0, sl
 8002b4c:	4659      	mov	r1, fp
 8002b4e:	1b02      	subs	r2, r0, r4
 8002b50:	eb61 0305 	sbc.w	r3, r1, r5
 8002b54:	f04f 0000 	mov.w	r0, #0
 8002b58:	f04f 0100 	mov.w	r1, #0
 8002b5c:	0099      	lsls	r1, r3, #2
 8002b5e:	ea41 7192 	orr.w	r1, r1, r2, lsr #30
 8002b62:	0090      	lsls	r0, r2, #2
 8002b64:	4602      	mov	r2, r0
 8002b66:	460b      	mov	r3, r1
 8002b68:	eb12 0804 	adds.w	r8, r2, r4
 8002b6c:	eb43 0905 	adc.w	r9, r3, r5
 8002b70:	f04f 0200 	mov.w	r2, #0
 8002b74:	f04f 0300 	mov.w	r3, #0
 8002b78:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002b7c:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002b80:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002b84:	4690      	mov	r8, r2
 8002b86:	4699      	mov	r9, r3
 8002b88:	4640      	mov	r0, r8
 8002b8a:	4649      	mov	r1, r9
 8002b8c:	f04f 0200 	mov.w	r2, #0
 8002b90:	f04f 0300 	mov.w	r3, #0
 8002b94:	0a82      	lsrs	r2, r0, #10
 8002b96:	ea42 5281 	orr.w	r2, r2, r1, lsl #22
 8002b9a:	0a8b      	lsrs	r3, r1, #10
 8002b9c:	4613      	mov	r3, r2
 8002b9e:	60fb      	str	r3, [r7, #12]
  /* USER CODE BEGIN TIMER_IF_Convert_Tick2ms_Last */

  /* USER CODE END TIMER_IF_Convert_Tick2ms_Last */
  return ret;
 8002ba0:	68fb      	ldr	r3, [r7, #12]
}
 8002ba2:	4618      	mov	r0, r3
 8002ba4:	3714      	adds	r7, #20
 8002ba6:	46bd      	mov	sp, r7
 8002ba8:	e8bd 0fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp}
 8002bac:	4770      	bx	lr

08002bae <TIMER_IF_DelayMs>:

void TIMER_IF_DelayMs(uint32_t delay)
{
 8002bae:	b580      	push	{r7, lr}
 8002bb0:	b084      	sub	sp, #16
 8002bb2:	af00      	add	r7, sp, #0
 8002bb4:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_DelayMs */

  /* USER CODE END TIMER_IF_DelayMs */
  uint32_t delayTicks = TIMER_IF_Convert_ms2Tick(delay);
 8002bb6:	6878      	ldr	r0, [r7, #4]
 8002bb8:	f7ff ff93 	bl	8002ae2 <TIMER_IF_Convert_ms2Tick>
 8002bbc:	60f8      	str	r0, [r7, #12]
  uint32_t timeout = GetTimerTicks();
 8002bbe:	f000 f8d5 	bl	8002d6c <GetTimerTicks>
 8002bc2:	60b8      	str	r0, [r7, #8]

  /* Wait delay ms */
  while (((GetTimerTicks() - timeout)) < delayTicks)
 8002bc4:	e000      	b.n	8002bc8 <TIMER_IF_DelayMs+0x1a>
  {
    __NOP();
 8002bc6:	bf00      	nop
  while (((GetTimerTicks() - timeout)) < delayTicks)
 8002bc8:	f000 f8d0 	bl	8002d6c <GetTimerTicks>
 8002bcc:	4602      	mov	r2, r0
 8002bce:	68bb      	ldr	r3, [r7, #8]
 8002bd0:	1ad3      	subs	r3, r2, r3
 8002bd2:	68fa      	ldr	r2, [r7, #12]
 8002bd4:	429a      	cmp	r2, r3
 8002bd6:	d8f6      	bhi.n	8002bc6 <TIMER_IF_DelayMs+0x18>
  }
  /* USER CODE BEGIN TIMER_IF_DelayMs_Last */

  /* USER CODE END TIMER_IF_DelayMs_Last */
}
 8002bd8:	bf00      	nop
 8002bda:	bf00      	nop
 8002bdc:	3710      	adds	r7, #16
 8002bde:	46bd      	mov	sp, r7
 8002be0:	bd80      	pop	{r7, pc}

08002be2 <HAL_RTC_AlarmAEventCallback>:

void HAL_RTC_AlarmAEventCallback(RTC_HandleTypeDef *hrtc)
{
 8002be2:	b580      	push	{r7, lr}
 8002be4:	b082      	sub	sp, #8
 8002be6:	af00      	add	r7, sp, #0
 8002be8:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_RTC_AlarmAEventCallback */

  /* USER CODE END HAL_RTC_AlarmAEventCallback */
  UTIL_TIMER_IRQ_MAP_PROCESS();
 8002bea:	f01c fd93 	bl	801f714 <UTIL_TIMER_IRQ_Handler>
  /* USER CODE BEGIN HAL_RTC_AlarmAEventCallback_Last */

  /* USER CODE END HAL_RTC_AlarmAEventCallback_Last */
}
 8002bee:	bf00      	nop
 8002bf0:	3708      	adds	r7, #8
 8002bf2:	46bd      	mov	sp, r7
 8002bf4:	bd80      	pop	{r7, pc}

08002bf6 <HAL_RTCEx_SSRUEventCallback>:

void HAL_RTCEx_SSRUEventCallback(RTC_HandleTypeDef *hrtc)
{
 8002bf6:	b580      	push	{r7, lr}
 8002bf8:	b084      	sub	sp, #16
 8002bfa:	af00      	add	r7, sp, #0
 8002bfc:	6078      	str	r0, [r7, #4]

  /* USER CODE END HAL_RTCEx_SSRUEventCallback */
  /*called every 48 days with 1024 ticks per seconds*/
  TIMER_IF_DBG_PRINTF(">>Handler SSRUnderflow at %d\n\r", GetTimerTicks());
  /*Increment MSBticks*/
  uint32_t MSB_ticks = TIMER_IF_BkUp_Read_MSBticks();
 8002bfe:	f000 f8a5 	bl	8002d4c <TIMER_IF_BkUp_Read_MSBticks>
 8002c02:	60f8      	str	r0, [r7, #12]
  TIMER_IF_BkUp_Write_MSBticks(MSB_ticks + 1);
 8002c04:	68fb      	ldr	r3, [r7, #12]
 8002c06:	3301      	adds	r3, #1
 8002c08:	4618      	mov	r0, r3
 8002c0a:	f000 f88f 	bl	8002d2c <TIMER_IF_BkUp_Write_MSBticks>
  /* USER CODE BEGIN HAL_RTCEx_SSRUEventCallback_Last */

  /* USER CODE END HAL_RTCEx_SSRUEventCallback_Last */
}
 8002c0e:	bf00      	nop
 8002c10:	3710      	adds	r7, #16
 8002c12:	46bd      	mov	sp, r7
 8002c14:	bd80      	pop	{r7, pc}

08002c16 <TIMER_IF_GetTime>:

uint32_t TIMER_IF_GetTime(uint16_t *mSeconds)
{
 8002c16:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002c1a:	b08c      	sub	sp, #48	@ 0x30
 8002c1c:	af00      	add	r7, sp, #0
 8002c1e:	6178      	str	r0, [r7, #20]
  uint32_t seconds = 0;
 8002c20:	2300      	movs	r3, #0
 8002c22:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* USER CODE BEGIN TIMER_IF_GetTime */

  /* USER CODE END TIMER_IF_GetTime */
  uint64_t ticks;
  uint32_t timerValueLsb = GetTimerTicks();
 8002c24:	f000 f8a2 	bl	8002d6c <GetTimerTicks>
 8002c28:	62b8      	str	r0, [r7, #40]	@ 0x28
  uint32_t timerValueMSB = TIMER_IF_BkUp_Read_MSBticks();
 8002c2a:	f000 f88f 	bl	8002d4c <TIMER_IF_BkUp_Read_MSBticks>
 8002c2e:	6278      	str	r0, [r7, #36]	@ 0x24

  ticks = (((uint64_t) timerValueMSB) << 32) + timerValueLsb;
 8002c30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c32:	2200      	movs	r2, #0
 8002c34:	60bb      	str	r3, [r7, #8]
 8002c36:	60fa      	str	r2, [r7, #12]
 8002c38:	f04f 0200 	mov.w	r2, #0
 8002c3c:	f04f 0300 	mov.w	r3, #0
 8002c40:	68b9      	ldr	r1, [r7, #8]
 8002c42:	000b      	movs	r3, r1
 8002c44:	2200      	movs	r2, #0
 8002c46:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002c48:	2000      	movs	r0, #0
 8002c4a:	460c      	mov	r4, r1
 8002c4c:	4605      	mov	r5, r0
 8002c4e:	eb12 0804 	adds.w	r8, r2, r4
 8002c52:	eb43 0905 	adc.w	r9, r3, r5
 8002c56:	e9c7 8906 	strd	r8, r9, [r7, #24]

  seconds = (uint32_t)(ticks >> RTC_N_PREDIV_S);
 8002c5a:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8002c5e:	f04f 0200 	mov.w	r2, #0
 8002c62:	f04f 0300 	mov.w	r3, #0
 8002c66:	0a82      	lsrs	r2, r0, #10
 8002c68:	ea42 5281 	orr.w	r2, r2, r1, lsl #22
 8002c6c:	0a8b      	lsrs	r3, r1, #10
 8002c6e:	4613      	mov	r3, r2
 8002c70:	62fb      	str	r3, [r7, #44]	@ 0x2c

  ticks = (uint32_t) ticks & RTC_PREDIV_S;
 8002c72:	69bb      	ldr	r3, [r7, #24]
 8002c74:	2200      	movs	r2, #0
 8002c76:	603b      	str	r3, [r7, #0]
 8002c78:	607a      	str	r2, [r7, #4]
 8002c7a:	683b      	ldr	r3, [r7, #0]
 8002c7c:	f3c3 0a09 	ubfx	sl, r3, #0, #10
 8002c80:	f04f 0b00 	mov.w	fp, #0
 8002c84:	e9c7 ab06 	strd	sl, fp, [r7, #24]

  *mSeconds = TIMER_IF_Convert_Tick2ms(ticks);
 8002c88:	69bb      	ldr	r3, [r7, #24]
 8002c8a:	4618      	mov	r0, r3
 8002c8c:	f7ff ff46 	bl	8002b1c <TIMER_IF_Convert_Tick2ms>
 8002c90:	4603      	mov	r3, r0
 8002c92:	b29a      	uxth	r2, r3
 8002c94:	697b      	ldr	r3, [r7, #20]
 8002c96:	801a      	strh	r2, [r3, #0]

  /* USER CODE BEGIN TIMER_IF_GetTime_Last */

  /* USER CODE END TIMER_IF_GetTime_Last */
  return seconds;
 8002c98:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 8002c9a:	4618      	mov	r0, r3
 8002c9c:	3730      	adds	r7, #48	@ 0x30
 8002c9e:	46bd      	mov	sp, r7
 8002ca0:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08002ca4 <TIMER_IF_BkUp_Write_Seconds>:

void TIMER_IF_BkUp_Write_Seconds(uint32_t Seconds)
{
 8002ca4:	b580      	push	{r7, lr}
 8002ca6:	b082      	sub	sp, #8
 8002ca8:	af00      	add	r7, sp, #0
 8002caa:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_BkUp_Write_Seconds */

  /* USER CODE END TIMER_IF_BkUp_Write_Seconds */
  HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_SECONDS, Seconds);
 8002cac:	687a      	ldr	r2, [r7, #4]
 8002cae:	2100      	movs	r1, #0
 8002cb0:	4803      	ldr	r0, [pc, #12]	@ (8002cc0 <TIMER_IF_BkUp_Write_Seconds+0x1c>)
 8002cb2:	f004 fe81 	bl	80079b8 <HAL_RTCEx_BKUPWrite>
  /* USER CODE BEGIN TIMER_IF_BkUp_Write_Seconds_Last */

  /* USER CODE END TIMER_IF_BkUp_Write_Seconds_Last */
}
 8002cb6:	bf00      	nop
 8002cb8:	3708      	adds	r7, #8
 8002cba:	46bd      	mov	sp, r7
 8002cbc:	bd80      	pop	{r7, pc}
 8002cbe:	bf00      	nop
 8002cc0:	200003c4 	.word	0x200003c4

08002cc4 <TIMER_IF_BkUp_Write_SubSeconds>:

void TIMER_IF_BkUp_Write_SubSeconds(uint32_t SubSeconds)
{
 8002cc4:	b580      	push	{r7, lr}
 8002cc6:	b082      	sub	sp, #8
 8002cc8:	af00      	add	r7, sp, #0
 8002cca:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_BkUp_Write_SubSeconds */

  /* USER CODE END TIMER_IF_BkUp_Write_SubSeconds */
  HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_SUBSECONDS, SubSeconds);
 8002ccc:	687a      	ldr	r2, [r7, #4]
 8002cce:	2101      	movs	r1, #1
 8002cd0:	4803      	ldr	r0, [pc, #12]	@ (8002ce0 <TIMER_IF_BkUp_Write_SubSeconds+0x1c>)
 8002cd2:	f004 fe71 	bl	80079b8 <HAL_RTCEx_BKUPWrite>
  /* USER CODE BEGIN TIMER_IF_BkUp_Write_SubSeconds_Last */

  /* USER CODE END TIMER_IF_BkUp_Write_SubSeconds_Last */
}
 8002cd6:	bf00      	nop
 8002cd8:	3708      	adds	r7, #8
 8002cda:	46bd      	mov	sp, r7
 8002cdc:	bd80      	pop	{r7, pc}
 8002cde:	bf00      	nop
 8002ce0:	200003c4 	.word	0x200003c4

08002ce4 <TIMER_IF_BkUp_Read_Seconds>:

uint32_t TIMER_IF_BkUp_Read_Seconds(void)
{
 8002ce4:	b580      	push	{r7, lr}
 8002ce6:	b082      	sub	sp, #8
 8002ce8:	af00      	add	r7, sp, #0
  uint32_t ret = 0;
 8002cea:	2300      	movs	r3, #0
 8002cec:	607b      	str	r3, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_BkUp_Read_Seconds */

  /* USER CODE END TIMER_IF_BkUp_Read_Seconds */
  ret = HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_SECONDS);
 8002cee:	2100      	movs	r1, #0
 8002cf0:	4804      	ldr	r0, [pc, #16]	@ (8002d04 <TIMER_IF_BkUp_Read_Seconds+0x20>)
 8002cf2:	f004 fe79 	bl	80079e8 <HAL_RTCEx_BKUPRead>
 8002cf6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_BkUp_Read_Seconds_Last */

  /* USER CODE END TIMER_IF_BkUp_Read_Seconds_Last */
  return ret;
 8002cf8:	687b      	ldr	r3, [r7, #4]
}
 8002cfa:	4618      	mov	r0, r3
 8002cfc:	3708      	adds	r7, #8
 8002cfe:	46bd      	mov	sp, r7
 8002d00:	bd80      	pop	{r7, pc}
 8002d02:	bf00      	nop
 8002d04:	200003c4 	.word	0x200003c4

08002d08 <TIMER_IF_BkUp_Read_SubSeconds>:

uint32_t TIMER_IF_BkUp_Read_SubSeconds(void)
{
 8002d08:	b580      	push	{r7, lr}
 8002d0a:	b082      	sub	sp, #8
 8002d0c:	af00      	add	r7, sp, #0
  uint32_t ret = 0;
 8002d0e:	2300      	movs	r3, #0
 8002d10:	607b      	str	r3, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_BkUp_Read_SubSeconds */

  /* USER CODE END TIMER_IF_BkUp_Read_SubSeconds */
  ret = HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_SUBSECONDS);
 8002d12:	2101      	movs	r1, #1
 8002d14:	4804      	ldr	r0, [pc, #16]	@ (8002d28 <TIMER_IF_BkUp_Read_SubSeconds+0x20>)
 8002d16:	f004 fe67 	bl	80079e8 <HAL_RTCEx_BKUPRead>
 8002d1a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_BkUp_Read_SubSeconds_Last */

  /* USER CODE END TIMER_IF_BkUp_Read_SubSeconds_Last */
  return ret;
 8002d1c:	687b      	ldr	r3, [r7, #4]
}
 8002d1e:	4618      	mov	r0, r3
 8002d20:	3708      	adds	r7, #8
 8002d22:	46bd      	mov	sp, r7
 8002d24:	bd80      	pop	{r7, pc}
 8002d26:	bf00      	nop
 8002d28:	200003c4 	.word	0x200003c4

08002d2c <TIMER_IF_BkUp_Write_MSBticks>:

/* USER CODE END EF */

/* Private functions ---------------------------------------------------------*/
static void TIMER_IF_BkUp_Write_MSBticks(uint32_t MSBticks)
{
 8002d2c:	b580      	push	{r7, lr}
 8002d2e:	b082      	sub	sp, #8
 8002d30:	af00      	add	r7, sp, #0
 8002d32:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_BkUp_Write_MSBticks */

  /* USER CODE END TIMER_IF_BkUp_Write_MSBticks */
  HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_MSBTICKS, MSBticks);
 8002d34:	687a      	ldr	r2, [r7, #4]
 8002d36:	2102      	movs	r1, #2
 8002d38:	4803      	ldr	r0, [pc, #12]	@ (8002d48 <TIMER_IF_BkUp_Write_MSBticks+0x1c>)
 8002d3a:	f004 fe3d 	bl	80079b8 <HAL_RTCEx_BKUPWrite>
  /* USER CODE BEGIN TIMER_IF_BkUp_Write_MSBticks_Last */

  /* USER CODE END TIMER_IF_BkUp_Write_MSBticks_Last */
}
 8002d3e:	bf00      	nop
 8002d40:	3708      	adds	r7, #8
 8002d42:	46bd      	mov	sp, r7
 8002d44:	bd80      	pop	{r7, pc}
 8002d46:	bf00      	nop
 8002d48:	200003c4 	.word	0x200003c4

08002d4c <TIMER_IF_BkUp_Read_MSBticks>:

static uint32_t TIMER_IF_BkUp_Read_MSBticks(void)
{
 8002d4c:	b580      	push	{r7, lr}
 8002d4e:	b082      	sub	sp, #8
 8002d50:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIMER_IF_BkUp_Read_MSBticks */

  /* USER CODE END TIMER_IF_BkUp_Read_MSBticks */
  uint32_t MSBticks;
  MSBticks = HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_MSBTICKS);
 8002d52:	2102      	movs	r1, #2
 8002d54:	4804      	ldr	r0, [pc, #16]	@ (8002d68 <TIMER_IF_BkUp_Read_MSBticks+0x1c>)
 8002d56:	f004 fe47 	bl	80079e8 <HAL_RTCEx_BKUPRead>
 8002d5a:	6078      	str	r0, [r7, #4]
  return MSBticks;
 8002d5c:	687b      	ldr	r3, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_BkUp_Read_MSBticks_Last */

  /* USER CODE END TIMER_IF_BkUp_Read_MSBticks_Last */
}
 8002d5e:	4618      	mov	r0, r3
 8002d60:	3708      	adds	r7, #8
 8002d62:	46bd      	mov	sp, r7
 8002d64:	bd80      	pop	{r7, pc}
 8002d66:	bf00      	nop
 8002d68:	200003c4 	.word	0x200003c4

08002d6c <GetTimerTicks>:

static inline uint32_t GetTimerTicks(void)
{
 8002d6c:	b580      	push	{r7, lr}
 8002d6e:	b082      	sub	sp, #8
 8002d70:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN GetTimerTicks */

  /* USER CODE END GetTimerTicks */
  uint32_t ssr = LL_RTC_TIME_GetSubSecond(RTC);
 8002d72:	480b      	ldr	r0, [pc, #44]	@ (8002da0 <GetTimerTicks+0x34>)
 8002d74:	f7ff fdd8 	bl	8002928 <LL_RTC_TIME_GetSubSecond>
 8002d78:	6078      	str	r0, [r7, #4]
  /* read twice to make sure value it valid*/
  while (ssr != LL_RTC_TIME_GetSubSecond(RTC))
 8002d7a:	e003      	b.n	8002d84 <GetTimerTicks+0x18>
  {
    ssr = LL_RTC_TIME_GetSubSecond(RTC);
 8002d7c:	4808      	ldr	r0, [pc, #32]	@ (8002da0 <GetTimerTicks+0x34>)
 8002d7e:	f7ff fdd3 	bl	8002928 <LL_RTC_TIME_GetSubSecond>
 8002d82:	6078      	str	r0, [r7, #4]
  while (ssr != LL_RTC_TIME_GetSubSecond(RTC))
 8002d84:	4806      	ldr	r0, [pc, #24]	@ (8002da0 <GetTimerTicks+0x34>)
 8002d86:	f7ff fdcf 	bl	8002928 <LL_RTC_TIME_GetSubSecond>
 8002d8a:	4602      	mov	r2, r0
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	4293      	cmp	r3, r2
 8002d90:	d1f4      	bne.n	8002d7c <GetTimerTicks+0x10>
  }
  return UINT32_MAX - ssr;
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	43db      	mvns	r3, r3
  /* USER CODE BEGIN GetTimerTicks_Last */

  /* USER CODE END GetTimerTicks_Last */
}
 8002d96:	4618      	mov	r0, r3
 8002d98:	3708      	adds	r7, #8
 8002d9a:	46bd      	mov	sp, r7
 8002d9c:	bd80      	pop	{r7, pc}
 8002d9e:	bf00      	nop
 8002da0:	40002800 	.word	0x40002800

08002da4 <LL_AHB2_GRP1_EnableClock>:
{
 8002da4:	b480      	push	{r7}
 8002da6:	b085      	sub	sp, #20
 8002da8:	af00      	add	r7, sp, #0
 8002daa:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8002dac:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002db0:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8002db2:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	4313      	orrs	r3, r2
 8002dba:	64cb      	str	r3, [r1, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8002dbc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002dc0:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	4013      	ands	r3, r2
 8002dc6:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8002dc8:	68fb      	ldr	r3, [r7, #12]
}
 8002dca:	bf00      	nop
 8002dcc:	3714      	adds	r7, #20
 8002dce:	46bd      	mov	sp, r7
 8002dd0:	bc80      	pop	{r7}
 8002dd2:	4770      	bx	lr

08002dd4 <LL_APB1_GRP2_EnableClock>:
{
 8002dd4:	b480      	push	{r7}
 8002dd6:	b085      	sub	sp, #20
 8002dd8:	af00      	add	r7, sp, #0
 8002dda:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR2, Periphs);
 8002ddc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002de0:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002de2:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	4313      	orrs	r3, r2
 8002dea:	65cb      	str	r3, [r1, #92]	@ 0x5c
  tmpreg = READ_BIT(RCC->APB1ENR2, Periphs);
 8002dec:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002df0:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	4013      	ands	r3, r2
 8002df6:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8002df8:	68fb      	ldr	r3, [r7, #12]
}
 8002dfa:	bf00      	nop
 8002dfc:	3714      	adds	r7, #20
 8002dfe:	46bd      	mov	sp, r7
 8002e00:	bc80      	pop	{r7}
 8002e02:	4770      	bx	lr

08002e04 <LL_APB1_GRP2_DisableClock>:
{
 8002e04:	b480      	push	{r7}
 8002e06:	b083      	sub	sp, #12
 8002e08:	af00      	add	r7, sp, #0
 8002e0a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RCC->APB1ENR2, Periphs);
 8002e0c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002e10:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	43db      	mvns	r3, r3
 8002e16:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002e1a:	4013      	ands	r3, r2
 8002e1c:	65cb      	str	r3, [r1, #92]	@ 0x5c
}
 8002e1e:	bf00      	nop
 8002e20:	370c      	adds	r7, #12
 8002e22:	46bd      	mov	sp, r7
 8002e24:	bc80      	pop	{r7}
 8002e26:	4770      	bx	lr

08002e28 <LL_APB2_GRP1_EnableClock>:
{
 8002e28:	b480      	push	{r7}
 8002e2a:	b085      	sub	sp, #20
 8002e2c:	af00      	add	r7, sp, #0
 8002e2e:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB2ENR, Periphs);
 8002e30:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002e34:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8002e36:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	4313      	orrs	r3, r2
 8002e3e:	660b      	str	r3, [r1, #96]	@ 0x60
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8002e40:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002e44:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	4013      	ands	r3, r2
 8002e4a:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8002e4c:	68fb      	ldr	r3, [r7, #12]
}
 8002e4e:	bf00      	nop
 8002e50:	3714      	adds	r7, #20
 8002e52:	46bd      	mov	sp, r7
 8002e54:	bc80      	pop	{r7}
 8002e56:	4770      	bx	lr

08002e58 <LL_APB2_GRP1_DisableClock>:
{
 8002e58:	b480      	push	{r7}
 8002e5a:	b083      	sub	sp, #12
 8002e5c:	af00      	add	r7, sp, #0
 8002e5e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RCC->APB2ENR, Periphs);
 8002e60:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002e64:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	43db      	mvns	r3, r3
 8002e6a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002e6e:	4013      	ands	r3, r2
 8002e70:	660b      	str	r3, [r1, #96]	@ 0x60
}
 8002e72:	bf00      	nop
 8002e74:	370c      	adds	r7, #12
 8002e76:	46bd      	mov	sp, r7
 8002e78:	bc80      	pop	{r7}
 8002e7a:	4770      	bx	lr

08002e7c <MX_LPUART1_UART_Init>:
DMA_HandleTypeDef hdma_usart1_tx;

/* LPUART1 init function */

void MX_LPUART1_UART_Init(void)
{
 8002e7c:	b580      	push	{r7, lr}
 8002e7e:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 8002e80:	4b22      	ldr	r3, [pc, #136]	@ (8002f0c <MX_LPUART1_UART_Init+0x90>)
 8002e82:	4a23      	ldr	r2, [pc, #140]	@ (8002f10 <MX_LPUART1_UART_Init+0x94>)
 8002e84:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 115200;
 8002e86:	4b21      	ldr	r3, [pc, #132]	@ (8002f0c <MX_LPUART1_UART_Init+0x90>)
 8002e88:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002e8c:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002e8e:	4b1f      	ldr	r3, [pc, #124]	@ (8002f0c <MX_LPUART1_UART_Init+0x90>)
 8002e90:	2200      	movs	r2, #0
 8002e92:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 8002e94:	4b1d      	ldr	r3, [pc, #116]	@ (8002f0c <MX_LPUART1_UART_Init+0x90>)
 8002e96:	2200      	movs	r2, #0
 8002e98:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 8002e9a:	4b1c      	ldr	r3, [pc, #112]	@ (8002f0c <MX_LPUART1_UART_Init+0x90>)
 8002e9c:	2200      	movs	r2, #0
 8002e9e:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 8002ea0:	4b1a      	ldr	r3, [pc, #104]	@ (8002f0c <MX_LPUART1_UART_Init+0x90>)
 8002ea2:	220c      	movs	r2, #12
 8002ea4:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002ea6:	4b19      	ldr	r3, [pc, #100]	@ (8002f0c <MX_LPUART1_UART_Init+0x90>)
 8002ea8:	2200      	movs	r2, #0
 8002eaa:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002eac:	4b17      	ldr	r3, [pc, #92]	@ (8002f0c <MX_LPUART1_UART_Init+0x90>)
 8002eae:	2200      	movs	r2, #0
 8002eb0:	621a      	str	r2, [r3, #32]
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002eb2:	4b16      	ldr	r3, [pc, #88]	@ (8002f0c <MX_LPUART1_UART_Init+0x90>)
 8002eb4:	2200      	movs	r2, #0
 8002eb6:	625a      	str	r2, [r3, #36]	@ 0x24
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002eb8:	4b14      	ldr	r3, [pc, #80]	@ (8002f0c <MX_LPUART1_UART_Init+0x90>)
 8002eba:	2200      	movs	r2, #0
 8002ebc:	629a      	str	r2, [r3, #40]	@ 0x28
  hlpuart1.FifoMode = UART_FIFOMODE_DISABLE;
 8002ebe:	4b13      	ldr	r3, [pc, #76]	@ (8002f0c <MX_LPUART1_UART_Init+0x90>)
 8002ec0:	2200      	movs	r2, #0
 8002ec2:	665a      	str	r2, [r3, #100]	@ 0x64
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 8002ec4:	4811      	ldr	r0, [pc, #68]	@ (8002f0c <MX_LPUART1_UART_Init+0x90>)
 8002ec6:	f005 fa90 	bl	80083ea <HAL_UART_Init>
 8002eca:	4603      	mov	r3, r0
 8002ecc:	2b00      	cmp	r3, #0
 8002ece:	d001      	beq.n	8002ed4 <MX_LPUART1_UART_Init+0x58>
  {
    Error_Handler();
 8002ed0:	f7ff f807 	bl	8001ee2 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002ed4:	2100      	movs	r1, #0
 8002ed6:	480d      	ldr	r0, [pc, #52]	@ (8002f0c <MX_LPUART1_UART_Init+0x90>)
 8002ed8:	f007 fc3c 	bl	800a754 <HAL_UARTEx_SetTxFifoThreshold>
 8002edc:	4603      	mov	r3, r0
 8002ede:	2b00      	cmp	r3, #0
 8002ee0:	d001      	beq.n	8002ee6 <MX_LPUART1_UART_Init+0x6a>
  {
    Error_Handler();
 8002ee2:	f7fe fffe 	bl	8001ee2 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002ee6:	2100      	movs	r1, #0
 8002ee8:	4808      	ldr	r0, [pc, #32]	@ (8002f0c <MX_LPUART1_UART_Init+0x90>)
 8002eea:	f007 fc71 	bl	800a7d0 <HAL_UARTEx_SetRxFifoThreshold>
 8002eee:	4603      	mov	r3, r0
 8002ef0:	2b00      	cmp	r3, #0
 8002ef2:	d001      	beq.n	8002ef8 <MX_LPUART1_UART_Init+0x7c>
  {
    Error_Handler();
 8002ef4:	f7fe fff5 	bl	8001ee2 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 8002ef8:	4804      	ldr	r0, [pc, #16]	@ (8002f0c <MX_LPUART1_UART_Init+0x90>)
 8002efa:	f007 fbf3 	bl	800a6e4 <HAL_UARTEx_DisableFifoMode>
 8002efe:	4603      	mov	r3, r0
 8002f00:	2b00      	cmp	r3, #0
 8002f02:	d001      	beq.n	8002f08 <MX_LPUART1_UART_Init+0x8c>
  {
    Error_Handler();
 8002f04:	f7fe ffed 	bl	8001ee2 <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 8002f08:	bf00      	nop
 8002f0a:	bd80      	pop	{r7, pc}
 8002f0c:	20000418 	.word	0x20000418
 8002f10:	40008000 	.word	0x40008000

08002f14 <MX_USART1_UART_Init>:
/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8002f14:	b580      	push	{r7, lr}
 8002f16:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002f18:	4b23      	ldr	r3, [pc, #140]	@ (8002fa8 <MX_USART1_UART_Init+0x94>)
 8002f1a:	4a24      	ldr	r2, [pc, #144]	@ (8002fac <MX_USART1_UART_Init+0x98>)
 8002f1c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 2400;
 8002f1e:	4b22      	ldr	r3, [pc, #136]	@ (8002fa8 <MX_USART1_UART_Init+0x94>)
 8002f20:	f44f 6216 	mov.w	r2, #2400	@ 0x960
 8002f24:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002f26:	4b20      	ldr	r3, [pc, #128]	@ (8002fa8 <MX_USART1_UART_Init+0x94>)
 8002f28:	2200      	movs	r2, #0
 8002f2a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002f2c:	4b1e      	ldr	r3, [pc, #120]	@ (8002fa8 <MX_USART1_UART_Init+0x94>)
 8002f2e:	2200      	movs	r2, #0
 8002f30:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_EVEN;
 8002f32:	4b1d      	ldr	r3, [pc, #116]	@ (8002fa8 <MX_USART1_UART_Init+0x94>)
 8002f34:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002f38:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002f3a:	4b1b      	ldr	r3, [pc, #108]	@ (8002fa8 <MX_USART1_UART_Init+0x94>)
 8002f3c:	220c      	movs	r2, #12
 8002f3e:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002f40:	4b19      	ldr	r3, [pc, #100]	@ (8002fa8 <MX_USART1_UART_Init+0x94>)
 8002f42:	2200      	movs	r2, #0
 8002f44:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002f46:	4b18      	ldr	r3, [pc, #96]	@ (8002fa8 <MX_USART1_UART_Init+0x94>)
 8002f48:	2200      	movs	r2, #0
 8002f4a:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002f4c:	4b16      	ldr	r3, [pc, #88]	@ (8002fa8 <MX_USART1_UART_Init+0x94>)
 8002f4e:	2200      	movs	r2, #0
 8002f50:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002f52:	4b15      	ldr	r3, [pc, #84]	@ (8002fa8 <MX_USART1_UART_Init+0x94>)
 8002f54:	2200      	movs	r2, #0
 8002f56:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002f58:	4b13      	ldr	r3, [pc, #76]	@ (8002fa8 <MX_USART1_UART_Init+0x94>)
 8002f5a:	2200      	movs	r2, #0
 8002f5c:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002f5e:	4812      	ldr	r0, [pc, #72]	@ (8002fa8 <MX_USART1_UART_Init+0x94>)
 8002f60:	f005 fa43 	bl	80083ea <HAL_UART_Init>
 8002f64:	4603      	mov	r3, r0
 8002f66:	2b00      	cmp	r3, #0
 8002f68:	d001      	beq.n	8002f6e <MX_USART1_UART_Init+0x5a>
  {
    Error_Handler();
 8002f6a:	f7fe ffba 	bl	8001ee2 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002f6e:	2100      	movs	r1, #0
 8002f70:	480d      	ldr	r0, [pc, #52]	@ (8002fa8 <MX_USART1_UART_Init+0x94>)
 8002f72:	f007 fbef 	bl	800a754 <HAL_UARTEx_SetTxFifoThreshold>
 8002f76:	4603      	mov	r3, r0
 8002f78:	2b00      	cmp	r3, #0
 8002f7a:	d001      	beq.n	8002f80 <MX_USART1_UART_Init+0x6c>
  {
    Error_Handler();
 8002f7c:	f7fe ffb1 	bl	8001ee2 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002f80:	2100      	movs	r1, #0
 8002f82:	4809      	ldr	r0, [pc, #36]	@ (8002fa8 <MX_USART1_UART_Init+0x94>)
 8002f84:	f007 fc24 	bl	800a7d0 <HAL_UARTEx_SetRxFifoThreshold>
 8002f88:	4603      	mov	r3, r0
 8002f8a:	2b00      	cmp	r3, #0
 8002f8c:	d001      	beq.n	8002f92 <MX_USART1_UART_Init+0x7e>
  {
    Error_Handler();
 8002f8e:	f7fe ffa8 	bl	8001ee2 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8002f92:	4805      	ldr	r0, [pc, #20]	@ (8002fa8 <MX_USART1_UART_Init+0x94>)
 8002f94:	f007 fba6 	bl	800a6e4 <HAL_UARTEx_DisableFifoMode>
 8002f98:	4603      	mov	r3, r0
 8002f9a:	2b00      	cmp	r3, #0
 8002f9c:	d001      	beq.n	8002fa2 <MX_USART1_UART_Init+0x8e>
  {
    Error_Handler();
 8002f9e:	f7fe ffa0 	bl	8001ee2 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8002fa2:	bf00      	nop
 8002fa4:	bd80      	pop	{r7, pc}
 8002fa6:	bf00      	nop
 8002fa8:	200004ac 	.word	0x200004ac
 8002fac:	40013800 	.word	0x40013800

08002fb0 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002fb0:	b580      	push	{r7, lr}
 8002fb2:	b096      	sub	sp, #88	@ 0x58
 8002fb4:	af00      	add	r7, sp, #0
 8002fb6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002fb8:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8002fbc:	2200      	movs	r2, #0
 8002fbe:	601a      	str	r2, [r3, #0]
 8002fc0:	605a      	str	r2, [r3, #4]
 8002fc2:	609a      	str	r2, [r3, #8]
 8002fc4:	60da      	str	r2, [r3, #12]
 8002fc6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002fc8:	f107 030c 	add.w	r3, r7, #12
 8002fcc:	2238      	movs	r2, #56	@ 0x38
 8002fce:	2100      	movs	r1, #0
 8002fd0:	4618      	mov	r0, r3
 8002fd2:	f01d ff1a 	bl	8020e0a <memset>
  if(uartHandle->Instance==LPUART1)
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	4a7a      	ldr	r2, [pc, #488]	@ (80031c4 <HAL_UART_MspInit+0x214>)
 8002fdc:	4293      	cmp	r3, r2
 8002fde:	d155      	bne.n	800308c <HAL_UART_MspInit+0xdc>

  /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 8002fe0:	2320      	movs	r3, #32
 8002fe2:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 8002fe4:	2300      	movs	r3, #0
 8002fe6:	61fb      	str	r3, [r7, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002fe8:	f107 030c 	add.w	r3, r7, #12
 8002fec:	4618      	mov	r0, r3
 8002fee:	f004 f86b 	bl	80070c8 <HAL_RCCEx_PeriphCLKConfig>
 8002ff2:	4603      	mov	r3, r0
 8002ff4:	2b00      	cmp	r3, #0
 8002ff6:	d001      	beq.n	8002ffc <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8002ff8:	f7fe ff73 	bl	8001ee2 <Error_Handler>
    }

    /* LPUART1 clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8002ffc:	2001      	movs	r0, #1
 8002ffe:	f7ff fee9 	bl	8002dd4 <LL_APB1_GRP2_EnableClock>

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003002:	2004      	movs	r0, #4
 8003004:	f7ff fece 	bl	8002da4 <LL_AHB2_GRP1_EnableClock>
    /**LPUART1 GPIO Configuration
    PC1     ------> LPUART1_TX
    PC0     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_0;
 8003008:	2303      	movs	r3, #3
 800300a:	647b      	str	r3, [r7, #68]	@ 0x44
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800300c:	2302      	movs	r3, #2
 800300e:	64bb      	str	r3, [r7, #72]	@ 0x48
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003010:	2300      	movs	r3, #0
 8003012:	64fb      	str	r3, [r7, #76]	@ 0x4c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003014:	2300      	movs	r3, #0
 8003016:	653b      	str	r3, [r7, #80]	@ 0x50
    GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 8003018:	2308      	movs	r3, #8
 800301a:	657b      	str	r3, [r7, #84]	@ 0x54
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800301c:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8003020:	4619      	mov	r1, r3
 8003022:	4869      	ldr	r0, [pc, #420]	@ (80031c8 <HAL_UART_MspInit+0x218>)
 8003024:	f002 fb6c 	bl	8005700 <HAL_GPIO_Init>

    /* LPUART1 DMA Init */
    /* LPUART1_TX Init */
    hdma_lpuart1_tx.Instance = DMA1_Channel1;
 8003028:	4b68      	ldr	r3, [pc, #416]	@ (80031cc <HAL_UART_MspInit+0x21c>)
 800302a:	4a69      	ldr	r2, [pc, #420]	@ (80031d0 <HAL_UART_MspInit+0x220>)
 800302c:	601a      	str	r2, [r3, #0]
    hdma_lpuart1_tx.Init.Request = DMA_REQUEST_LPUART1_TX;
 800302e:	4b67      	ldr	r3, [pc, #412]	@ (80031cc <HAL_UART_MspInit+0x21c>)
 8003030:	2216      	movs	r2, #22
 8003032:	605a      	str	r2, [r3, #4]
    hdma_lpuart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003034:	4b65      	ldr	r3, [pc, #404]	@ (80031cc <HAL_UART_MspInit+0x21c>)
 8003036:	2210      	movs	r2, #16
 8003038:	609a      	str	r2, [r3, #8]
    hdma_lpuart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800303a:	4b64      	ldr	r3, [pc, #400]	@ (80031cc <HAL_UART_MspInit+0x21c>)
 800303c:	2200      	movs	r2, #0
 800303e:	60da      	str	r2, [r3, #12]
    hdma_lpuart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8003040:	4b62      	ldr	r3, [pc, #392]	@ (80031cc <HAL_UART_MspInit+0x21c>)
 8003042:	2280      	movs	r2, #128	@ 0x80
 8003044:	611a      	str	r2, [r3, #16]
    hdma_lpuart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003046:	4b61      	ldr	r3, [pc, #388]	@ (80031cc <HAL_UART_MspInit+0x21c>)
 8003048:	2200      	movs	r2, #0
 800304a:	615a      	str	r2, [r3, #20]
    hdma_lpuart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800304c:	4b5f      	ldr	r3, [pc, #380]	@ (80031cc <HAL_UART_MspInit+0x21c>)
 800304e:	2200      	movs	r2, #0
 8003050:	619a      	str	r2, [r3, #24]
    hdma_lpuart1_tx.Init.Mode = DMA_NORMAL;
 8003052:	4b5e      	ldr	r3, [pc, #376]	@ (80031cc <HAL_UART_MspInit+0x21c>)
 8003054:	2200      	movs	r2, #0
 8003056:	61da      	str	r2, [r3, #28]
    hdma_lpuart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8003058:	4b5c      	ldr	r3, [pc, #368]	@ (80031cc <HAL_UART_MspInit+0x21c>)
 800305a:	2200      	movs	r2, #0
 800305c:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_lpuart1_tx) != HAL_OK)
 800305e:	485b      	ldr	r0, [pc, #364]	@ (80031cc <HAL_UART_MspInit+0x21c>)
 8003060:	f001 fd4a 	bl	8004af8 <HAL_DMA_Init>
 8003064:	4603      	mov	r3, r0
 8003066:	2b00      	cmp	r3, #0
 8003068:	d001      	beq.n	800306e <HAL_UART_MspInit+0xbe>
    {
      Error_Handler();
 800306a:	f7fe ff3a 	bl	8001ee2 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_lpuart1_tx);
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	4a56      	ldr	r2, [pc, #344]	@ (80031cc <HAL_UART_MspInit+0x21c>)
 8003072:	67da      	str	r2, [r3, #124]	@ 0x7c
 8003074:	4a55      	ldr	r2, [pc, #340]	@ (80031cc <HAL_UART_MspInit+0x21c>)
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	6293      	str	r3, [r2, #40]	@ 0x28

    /* LPUART1 interrupt Init */
    HAL_NVIC_SetPriority(LPUART1_IRQn, 0, 0);
 800307a:	2200      	movs	r2, #0
 800307c:	2100      	movs	r1, #0
 800307e:	2026      	movs	r0, #38	@ 0x26
 8003080:	f001 fd03 	bl	8004a8a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LPUART1_IRQn);
 8003084:	2026      	movs	r0, #38	@ 0x26
 8003086:	f001 fd1a 	bl	8004abe <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 800308a:	e096      	b.n	80031ba <HAL_UART_MspInit+0x20a>
  else if(uartHandle->Instance==USART1)
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	681b      	ldr	r3, [r3, #0]
 8003090:	4a50      	ldr	r2, [pc, #320]	@ (80031d4 <HAL_UART_MspInit+0x224>)
 8003092:	4293      	cmp	r3, r2
 8003094:	f040 8091 	bne.w	80031ba <HAL_UART_MspInit+0x20a>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8003098:	2301      	movs	r3, #1
 800309a:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 800309c:	f44f 3340 	mov.w	r3, #196608	@ 0x30000
 80030a0:	613b      	str	r3, [r7, #16]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80030a2:	f107 030c 	add.w	r3, r7, #12
 80030a6:	4618      	mov	r0, r3
 80030a8:	f004 f80e 	bl	80070c8 <HAL_RCCEx_PeriphCLKConfig>
 80030ac:	4603      	mov	r3, r0
 80030ae:	2b00      	cmp	r3, #0
 80030b0:	d001      	beq.n	80030b6 <HAL_UART_MspInit+0x106>
      Error_Handler();
 80030b2:	f7fe ff16 	bl	8001ee2 <Error_Handler>
    __HAL_RCC_USART1_CLK_ENABLE();
 80030b6:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 80030ba:	f7ff feb5 	bl	8002e28 <LL_APB2_GRP1_EnableClock>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80030be:	2002      	movs	r0, #2
 80030c0:	f7ff fe70 	bl	8002da4 <LL_AHB2_GRP1_EnableClock>
    GPIO_InitStruct.Pin = USARTx_RX_Pin;
 80030c4:	2380      	movs	r3, #128	@ 0x80
 80030c6:	647b      	str	r3, [r7, #68]	@ 0x44
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80030c8:	2302      	movs	r3, #2
 80030ca:	64bb      	str	r3, [r7, #72]	@ 0x48
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80030cc:	2301      	movs	r3, #1
 80030ce:	64fb      	str	r3, [r7, #76]	@ 0x4c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80030d0:	2300      	movs	r3, #0
 80030d2:	653b      	str	r3, [r7, #80]	@ 0x50
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80030d4:	2307      	movs	r3, #7
 80030d6:	657b      	str	r3, [r7, #84]	@ 0x54
    HAL_GPIO_Init(USARTx_RX_GPIO_Port, &GPIO_InitStruct);
 80030d8:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 80030dc:	4619      	mov	r1, r3
 80030de:	483e      	ldr	r0, [pc, #248]	@ (80031d8 <HAL_UART_MspInit+0x228>)
 80030e0:	f002 fb0e 	bl	8005700 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = USARTx_TX_Pin;
 80030e4:	2340      	movs	r3, #64	@ 0x40
 80030e6:	647b      	str	r3, [r7, #68]	@ 0x44
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80030e8:	2302      	movs	r3, #2
 80030ea:	64bb      	str	r3, [r7, #72]	@ 0x48
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80030ec:	2300      	movs	r3, #0
 80030ee:	64fb      	str	r3, [r7, #76]	@ 0x4c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80030f0:	2303      	movs	r3, #3
 80030f2:	653b      	str	r3, [r7, #80]	@ 0x50
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80030f4:	2307      	movs	r3, #7
 80030f6:	657b      	str	r3, [r7, #84]	@ 0x54
    HAL_GPIO_Init(USARTx_TX_GPIO_Port, &GPIO_InitStruct);
 80030f8:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 80030fc:	4619      	mov	r1, r3
 80030fe:	4836      	ldr	r0, [pc, #216]	@ (80031d8 <HAL_UART_MspInit+0x228>)
 8003100:	f002 fafe 	bl	8005700 <HAL_GPIO_Init>
    hdma_usart1_rx.Instance = DMA1_Channel2;
 8003104:	4b35      	ldr	r3, [pc, #212]	@ (80031dc <HAL_UART_MspInit+0x22c>)
 8003106:	4a36      	ldr	r2, [pc, #216]	@ (80031e0 <HAL_UART_MspInit+0x230>)
 8003108:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Request = DMA_REQUEST_USART1_RX;
 800310a:	4b34      	ldr	r3, [pc, #208]	@ (80031dc <HAL_UART_MspInit+0x22c>)
 800310c:	2211      	movs	r2, #17
 800310e:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003110:	4b32      	ldr	r3, [pc, #200]	@ (80031dc <HAL_UART_MspInit+0x22c>)
 8003112:	2200      	movs	r2, #0
 8003114:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003116:	4b31      	ldr	r3, [pc, #196]	@ (80031dc <HAL_UART_MspInit+0x22c>)
 8003118:	2200      	movs	r2, #0
 800311a:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 800311c:	4b2f      	ldr	r3, [pc, #188]	@ (80031dc <HAL_UART_MspInit+0x22c>)
 800311e:	2280      	movs	r2, #128	@ 0x80
 8003120:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003122:	4b2e      	ldr	r3, [pc, #184]	@ (80031dc <HAL_UART_MspInit+0x22c>)
 8003124:	2200      	movs	r2, #0
 8003126:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003128:	4b2c      	ldr	r3, [pc, #176]	@ (80031dc <HAL_UART_MspInit+0x22c>)
 800312a:	2200      	movs	r2, #0
 800312c:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 800312e:	4b2b      	ldr	r3, [pc, #172]	@ (80031dc <HAL_UART_MspInit+0x22c>)
 8003130:	2200      	movs	r2, #0
 8003132:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8003134:	4b29      	ldr	r3, [pc, #164]	@ (80031dc <HAL_UART_MspInit+0x22c>)
 8003136:	2200      	movs	r2, #0
 8003138:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 800313a:	4828      	ldr	r0, [pc, #160]	@ (80031dc <HAL_UART_MspInit+0x22c>)
 800313c:	f001 fcdc 	bl	8004af8 <HAL_DMA_Init>
 8003140:	4603      	mov	r3, r0
 8003142:	2b00      	cmp	r3, #0
 8003144:	d001      	beq.n	800314a <HAL_UART_MspInit+0x19a>
      Error_Handler();
 8003146:	f7fe fecc 	bl	8001ee2 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart1_rx);
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	4a23      	ldr	r2, [pc, #140]	@ (80031dc <HAL_UART_MspInit+0x22c>)
 800314e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 8003152:	4a22      	ldr	r2, [pc, #136]	@ (80031dc <HAL_UART_MspInit+0x22c>)
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	6293      	str	r3, [r2, #40]	@ 0x28
    hdma_usart1_tx.Instance = DMA1_Channel3;
 8003158:	4b22      	ldr	r3, [pc, #136]	@ (80031e4 <HAL_UART_MspInit+0x234>)
 800315a:	4a23      	ldr	r2, [pc, #140]	@ (80031e8 <HAL_UART_MspInit+0x238>)
 800315c:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Request = DMA_REQUEST_USART1_TX;
 800315e:	4b21      	ldr	r3, [pc, #132]	@ (80031e4 <HAL_UART_MspInit+0x234>)
 8003160:	2212      	movs	r2, #18
 8003162:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003164:	4b1f      	ldr	r3, [pc, #124]	@ (80031e4 <HAL_UART_MspInit+0x234>)
 8003166:	2210      	movs	r2, #16
 8003168:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800316a:	4b1e      	ldr	r3, [pc, #120]	@ (80031e4 <HAL_UART_MspInit+0x234>)
 800316c:	2200      	movs	r2, #0
 800316e:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8003170:	4b1c      	ldr	r3, [pc, #112]	@ (80031e4 <HAL_UART_MspInit+0x234>)
 8003172:	2280      	movs	r2, #128	@ 0x80
 8003174:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003176:	4b1b      	ldr	r3, [pc, #108]	@ (80031e4 <HAL_UART_MspInit+0x234>)
 8003178:	2200      	movs	r2, #0
 800317a:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800317c:	4b19      	ldr	r3, [pc, #100]	@ (80031e4 <HAL_UART_MspInit+0x234>)
 800317e:	2200      	movs	r2, #0
 8003180:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 8003182:	4b18      	ldr	r3, [pc, #96]	@ (80031e4 <HAL_UART_MspInit+0x234>)
 8003184:	2200      	movs	r2, #0
 8003186:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8003188:	4b16      	ldr	r3, [pc, #88]	@ (80031e4 <HAL_UART_MspInit+0x234>)
 800318a:	2200      	movs	r2, #0
 800318c:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 800318e:	4815      	ldr	r0, [pc, #84]	@ (80031e4 <HAL_UART_MspInit+0x234>)
 8003190:	f001 fcb2 	bl	8004af8 <HAL_DMA_Init>
 8003194:	4603      	mov	r3, r0
 8003196:	2b00      	cmp	r3, #0
 8003198:	d001      	beq.n	800319e <HAL_UART_MspInit+0x1ee>
      Error_Handler();
 800319a:	f7fe fea2 	bl	8001ee2 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart1_tx);
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	4a10      	ldr	r2, [pc, #64]	@ (80031e4 <HAL_UART_MspInit+0x234>)
 80031a2:	67da      	str	r2, [r3, #124]	@ 0x7c
 80031a4:	4a0f      	ldr	r2, [pc, #60]	@ (80031e4 <HAL_UART_MspInit+0x234>)
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	6293      	str	r3, [r2, #40]	@ 0x28
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80031aa:	2200      	movs	r2, #0
 80031ac:	2100      	movs	r1, #0
 80031ae:	2024      	movs	r0, #36	@ 0x24
 80031b0:	f001 fc6b 	bl	8004a8a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80031b4:	2024      	movs	r0, #36	@ 0x24
 80031b6:	f001 fc82 	bl	8004abe <HAL_NVIC_EnableIRQ>
}
 80031ba:	bf00      	nop
 80031bc:	3758      	adds	r7, #88	@ 0x58
 80031be:	46bd      	mov	sp, r7
 80031c0:	bd80      	pop	{r7, pc}
 80031c2:	bf00      	nop
 80031c4:	40008000 	.word	0x40008000
 80031c8:	48000800 	.word	0x48000800
 80031cc:	20000540 	.word	0x20000540
 80031d0:	40020008 	.word	0x40020008
 80031d4:	40013800 	.word	0x40013800
 80031d8:	48000400 	.word	0x48000400
 80031dc:	200005a0 	.word	0x200005a0
 80031e0:	4002001c 	.word	0x4002001c
 80031e4:	20000600 	.word	0x20000600
 80031e8:	40020030 	.word	0x40020030

080031ec <HAL_UART_MspDeInit>:

void HAL_UART_MspDeInit(UART_HandleTypeDef* uartHandle)
{
 80031ec:	b580      	push	{r7, lr}
 80031ee:	b082      	sub	sp, #8
 80031f0:	af00      	add	r7, sp, #0
 80031f2:	6078      	str	r0, [r7, #4]

  if(uartHandle->Instance==LPUART1)
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	4a18      	ldr	r2, [pc, #96]	@ (800325c <HAL_UART_MspDeInit+0x70>)
 80031fa:	4293      	cmp	r3, r2
 80031fc:	d10f      	bne.n	800321e <HAL_UART_MspDeInit+0x32>
  {
  /* USER CODE BEGIN LPUART1_MspDeInit 0 */

  /* USER CODE END LPUART1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_LPUART1_CLK_DISABLE();
 80031fe:	2001      	movs	r0, #1
 8003200:	f7ff fe00 	bl	8002e04 <LL_APB1_GRP2_DisableClock>

    /**LPUART1 GPIO Configuration
    PC1     ------> LPUART1_TX
    PC0     ------> LPUART1_RX
    */
    HAL_GPIO_DeInit(GPIOC, GPIO_PIN_1|GPIO_PIN_0);
 8003204:	2103      	movs	r1, #3
 8003206:	4816      	ldr	r0, [pc, #88]	@ (8003260 <HAL_UART_MspDeInit+0x74>)
 8003208:	f002 fbda 	bl	80059c0 <HAL_GPIO_DeInit>

    /* LPUART1 DMA DeInit */
    HAL_DMA_DeInit(uartHandle->hdmatx);
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003210:	4618      	mov	r0, r3
 8003212:	f001 fd19 	bl	8004c48 <HAL_DMA_DeInit>

    /* LPUART1 interrupt Deinit */
    HAL_NVIC_DisableIRQ(LPUART1_IRQn);
 8003216:	2026      	movs	r0, #38	@ 0x26
 8003218:	f001 fc5f 	bl	8004ada <HAL_NVIC_DisableIRQ>
    HAL_NVIC_DisableIRQ(USART1_IRQn);
  /* USER CODE BEGIN USART1_MspDeInit 1 */

  /* USER CODE END USART1_MspDeInit 1 */
  }
}
 800321c:	e01a      	b.n	8003254 <HAL_UART_MspDeInit+0x68>
  else if(uartHandle->Instance==USART1)
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	4a10      	ldr	r2, [pc, #64]	@ (8003264 <HAL_UART_MspDeInit+0x78>)
 8003224:	4293      	cmp	r3, r2
 8003226:	d115      	bne.n	8003254 <HAL_UART_MspDeInit+0x68>
    __HAL_RCC_USART1_CLK_DISABLE();
 8003228:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 800322c:	f7ff fe14 	bl	8002e58 <LL_APB2_GRP1_DisableClock>
    HAL_GPIO_DeInit(GPIOB, USARTx_RX_Pin|USARTx_TX_Pin);
 8003230:	21c0      	movs	r1, #192	@ 0xc0
 8003232:	480d      	ldr	r0, [pc, #52]	@ (8003268 <HAL_UART_MspDeInit+0x7c>)
 8003234:	f002 fbc4 	bl	80059c0 <HAL_GPIO_DeInit>
    HAL_DMA_DeInit(uartHandle->hdmarx);
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800323e:	4618      	mov	r0, r3
 8003240:	f001 fd02 	bl	8004c48 <HAL_DMA_DeInit>
    HAL_DMA_DeInit(uartHandle->hdmatx);
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003248:	4618      	mov	r0, r3
 800324a:	f001 fcfd 	bl	8004c48 <HAL_DMA_DeInit>
    HAL_NVIC_DisableIRQ(USART1_IRQn);
 800324e:	2024      	movs	r0, #36	@ 0x24
 8003250:	f001 fc43 	bl	8004ada <HAL_NVIC_DisableIRQ>
}
 8003254:	bf00      	nop
 8003256:	3708      	adds	r7, #8
 8003258:	46bd      	mov	sp, r7
 800325a:	bd80      	pop	{r7, pc}
 800325c:	40008000 	.word	0x40008000
 8003260:	48000800 	.word	0x48000800
 8003264:	40013800 	.word	0x40013800
 8003268:	48000400 	.word	0x48000400

0800326c <LL_APB1_GRP2_ForceReset>:
{
 800326c:	b480      	push	{r7}
 800326e:	b083      	sub	sp, #12
 8003270:	af00      	add	r7, sp, #0
 8003272:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1RSTR2, Periphs);
 8003274:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003278:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800327a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	4313      	orrs	r3, r2
 8003282:	63cb      	str	r3, [r1, #60]	@ 0x3c
}
 8003284:	bf00      	nop
 8003286:	370c      	adds	r7, #12
 8003288:	46bd      	mov	sp, r7
 800328a:	bc80      	pop	{r7}
 800328c:	4770      	bx	lr

0800328e <LL_APB1_GRP2_ReleaseReset>:
{
 800328e:	b480      	push	{r7}
 8003290:	b083      	sub	sp, #12
 8003292:	af00      	add	r7, sp, #0
 8003294:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RCC->APB1RSTR2, Periphs);
 8003296:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800329a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	43db      	mvns	r3, r3
 80032a0:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80032a4:	4013      	ands	r3, r2
 80032a6:	63cb      	str	r3, [r1, #60]	@ 0x3c
}
 80032a8:	bf00      	nop
 80032aa:	370c      	adds	r7, #12
 80032ac:	46bd      	mov	sp, r7
 80032ae:	bc80      	pop	{r7}
 80032b0:	4770      	bx	lr
	...

080032b4 <LL_EXTI_EnableIT_0_31>:
  *         @arg @ref LL_EXTI_LINE_31
  *         @arg @ref LL_EXTI_LINE_ALL_0_31
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_0_31(uint32_t ExtiLine)
{
 80032b4:	b480      	push	{r7}
 80032b6:	b083      	sub	sp, #12
 80032b8:	af00      	add	r7, sp, #0
 80032ba:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR1, ExtiLine);
 80032bc:	4b06      	ldr	r3, [pc, #24]	@ (80032d8 <LL_EXTI_EnableIT_0_31+0x24>)
 80032be:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 80032c2:	4905      	ldr	r1, [pc, #20]	@ (80032d8 <LL_EXTI_EnableIT_0_31+0x24>)
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	4313      	orrs	r3, r2
 80032c8:	f8c1 3080 	str.w	r3, [r1, #128]	@ 0x80
}
 80032cc:	bf00      	nop
 80032ce:	370c      	adds	r7, #12
 80032d0:	46bd      	mov	sp, r7
 80032d2:	bc80      	pop	{r7}
 80032d4:	4770      	bx	lr
 80032d6:	bf00      	nop
 80032d8:	58000800 	.word	0x58000800

080032dc <vcom_Init>:
/* USER CODE END PFP */

/* Exported functions --------------------------------------------------------*/

UTIL_ADV_TRACE_Status_t vcom_Init(void (*cb)(void *))
{
 80032dc:	b580      	push	{r7, lr}
 80032de:	b082      	sub	sp, #8
 80032e0:	af00      	add	r7, sp, #0
 80032e2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN vcom_Init_1 */

  /* USER CODE END vcom_Init_1 */
  TxCpltCallback = cb;
 80032e4:	4a07      	ldr	r2, [pc, #28]	@ (8003304 <vcom_Init+0x28>)
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	6013      	str	r3, [r2, #0]
  MX_DMA_Init();
 80032ea:	f7fe f9d7 	bl	800169c <MX_DMA_Init>
  MX_LPUART1_UART_Init();
 80032ee:	f7ff fdc5 	bl	8002e7c <MX_LPUART1_UART_Init>
  LL_EXTI_EnableIT_0_31(LL_EXTI_LINE_28);
 80032f2:	f04f 5080 	mov.w	r0, #268435456	@ 0x10000000
 80032f6:	f7ff ffdd 	bl	80032b4 <LL_EXTI_EnableIT_0_31>
  return UTIL_ADV_TRACE_OK;
 80032fa:	2300      	movs	r3, #0
  /* USER CODE BEGIN vcom_Init_2 */

  /* USER CODE END vcom_Init_2 */
}
 80032fc:	4618      	mov	r0, r3
 80032fe:	3708      	adds	r7, #8
 8003300:	46bd      	mov	sp, r7
 8003302:	bd80      	pop	{r7, pc}
 8003304:	20000664 	.word	0x20000664

08003308 <vcom_DeInit>:

UTIL_ADV_TRACE_Status_t vcom_DeInit(void)
{
 8003308:	b580      	push	{r7, lr}
 800330a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN vcom_DeInit_1 */

  /* USER CODE END vcom_DeInit_1 */
  /* ##-1- Reset peripherals ################################################## */
  __HAL_RCC_LPUART1_FORCE_RESET();
 800330c:	2001      	movs	r0, #1
 800330e:	f7ff ffad 	bl	800326c <LL_APB1_GRP2_ForceReset>
  __HAL_RCC_LPUART1_RELEASE_RESET();
 8003312:	2001      	movs	r0, #1
 8003314:	f7ff ffbb 	bl	800328e <LL_APB1_GRP2_ReleaseReset>

  /* ##-2- MspDeInit ################################################## */
  HAL_UART_MspDeInit(&hlpuart1);
 8003318:	4804      	ldr	r0, [pc, #16]	@ (800332c <vcom_DeInit+0x24>)
 800331a:	f7ff ff67 	bl	80031ec <HAL_UART_MspDeInit>

  /* ##-3- Disable the NVIC for DMA ########################################### */
  /* USER CODE BEGIN 1 */
  HAL_NVIC_DisableIRQ(DMA1_Channel5_IRQn);
 800331e:	200f      	movs	r0, #15
 8003320:	f001 fbdb 	bl	8004ada <HAL_NVIC_DisableIRQ>

  return UTIL_ADV_TRACE_OK;
 8003324:	2300      	movs	r3, #0
  /* USER CODE END 1 */
  /* USER CODE BEGIN vcom_DeInit_2 */

  /* USER CODE END vcom_DeInit_2 */
}
 8003326:	4618      	mov	r0, r3
 8003328:	bd80      	pop	{r7, pc}
 800332a:	bf00      	nop
 800332c:	20000418 	.word	0x20000418

08003330 <vcom_Trace_DMA>:

  /* USER CODE END vcom_Trace_2 */
}

UTIL_ADV_TRACE_Status_t vcom_Trace_DMA(uint8_t *p_data, uint16_t size)
{
 8003330:	b580      	push	{r7, lr}
 8003332:	b082      	sub	sp, #8
 8003334:	af00      	add	r7, sp, #0
 8003336:	6078      	str	r0, [r7, #4]
 8003338:	460b      	mov	r3, r1
 800333a:	807b      	strh	r3, [r7, #2]
  /* USER CODE BEGIN vcom_Trace_DMA_1 */

  /* USER CODE END vcom_Trace_DMA_1 */
  HAL_UART_Transmit_DMA(&hlpuart1, p_data, size);
 800333c:	887b      	ldrh	r3, [r7, #2]
 800333e:	461a      	mov	r2, r3
 8003340:	6879      	ldr	r1, [r7, #4]
 8003342:	4804      	ldr	r0, [pc, #16]	@ (8003354 <vcom_Trace_DMA+0x24>)
 8003344:	f005 f974 	bl	8008630 <HAL_UART_Transmit_DMA>
  return UTIL_ADV_TRACE_OK;
 8003348:	2300      	movs	r3, #0
  /* USER CODE BEGIN vcom_Trace_DMA_2 */

  /* USER CODE END vcom_Trace_DMA_2 */
}
 800334a:	4618      	mov	r0, r3
 800334c:	3708      	adds	r7, #8
 800334e:	46bd      	mov	sp, r7
 8003350:	bd80      	pop	{r7, pc}
 8003352:	bf00      	nop
 8003354:	20000418 	.word	0x20000418

08003358 <vcom_ReceiveInit>:

UTIL_ADV_TRACE_Status_t vcom_ReceiveInit(void (*RxCb)(uint8_t *rxChar, uint16_t size, uint8_t error))
{
 8003358:	b580      	push	{r7, lr}
 800335a:	b084      	sub	sp, #16
 800335c:	af00      	add	r7, sp, #0
 800335e:	6078      	str	r0, [r7, #4]

  /* USER CODE END vcom_ReceiveInit_1 */
  UART_WakeUpTypeDef WakeUpSelection;

  /*record call back*/
  RxCpltCallback = RxCb;
 8003360:	4a19      	ldr	r2, [pc, #100]	@ (80033c8 <vcom_ReceiveInit+0x70>)
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	6013      	str	r3, [r2, #0]

  /*Set wakeUp event on start bit*/
  WakeUpSelection.WakeUpEvent = UART_WAKEUP_ON_STARTBIT;
 8003366:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 800336a:	60bb      	str	r3, [r7, #8]

  HAL_UARTEx_StopModeWakeUpSourceConfig(&hlpuart1, WakeUpSelection);
 800336c:	f107 0308 	add.w	r3, r7, #8
 8003370:	e893 0006 	ldmia.w	r3, {r1, r2}
 8003374:	4815      	ldr	r0, [pc, #84]	@ (80033cc <vcom_ReceiveInit+0x74>)
 8003376:	f007 f928 	bl	800a5ca <HAL_UARTEx_StopModeWakeUpSourceConfig>

  /* Make sure that no UART transfer is on-going */
  while (__HAL_UART_GET_FLAG(&hlpuart1, USART_ISR_BUSY) == SET);
 800337a:	bf00      	nop
 800337c:	4b13      	ldr	r3, [pc, #76]	@ (80033cc <vcom_ReceiveInit+0x74>)
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	69db      	ldr	r3, [r3, #28]
 8003382:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003386:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800338a:	d0f7      	beq.n	800337c <vcom_ReceiveInit+0x24>

  /* Make sure that UART is ready to receive)   */
  while (__HAL_UART_GET_FLAG(&hlpuart1, USART_ISR_REACK) == RESET);
 800338c:	bf00      	nop
 800338e:	4b0f      	ldr	r3, [pc, #60]	@ (80033cc <vcom_ReceiveInit+0x74>)
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	69db      	ldr	r3, [r3, #28]
 8003394:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003398:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800339c:	d1f7      	bne.n	800338e <vcom_ReceiveInit+0x36>

  /* Enable USART interrupt */
  __HAL_UART_ENABLE_IT(&hlpuart1, UART_IT_WUF);
 800339e:	4b0b      	ldr	r3, [pc, #44]	@ (80033cc <vcom_ReceiveInit+0x74>)
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	689a      	ldr	r2, [r3, #8]
 80033a4:	4b09      	ldr	r3, [pc, #36]	@ (80033cc <vcom_ReceiveInit+0x74>)
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	f442 0280 	orr.w	r2, r2, #4194304	@ 0x400000
 80033ac:	609a      	str	r2, [r3, #8]

  /*Enable wakeup from stop mode*/
  HAL_UARTEx_EnableStopMode(&hlpuart1);
 80033ae:	4807      	ldr	r0, [pc, #28]	@ (80033cc <vcom_ReceiveInit+0x74>)
 80033b0:	f007 f966 	bl	800a680 <HAL_UARTEx_EnableStopMode>

  /*Start LPUART receive on IT*/
  HAL_UART_Receive_IT(&hlpuart1, &charRx, 1);
 80033b4:	2201      	movs	r2, #1
 80033b6:	4906      	ldr	r1, [pc, #24]	@ (80033d0 <vcom_ReceiveInit+0x78>)
 80033b8:	4804      	ldr	r0, [pc, #16]	@ (80033cc <vcom_ReceiveInit+0x74>)
 80033ba:	f005 f8ed 	bl	8008598 <HAL_UART_Receive_IT>

  return UTIL_ADV_TRACE_OK;
 80033be:	2300      	movs	r3, #0
  /* USER CODE BEGIN vcom_ReceiveInit_2 */

  /* USER CODE END vcom_ReceiveInit_2 */
}
 80033c0:	4618      	mov	r0, r3
 80033c2:	3710      	adds	r7, #16
 80033c4:	46bd      	mov	sp, r7
 80033c6:	bd80      	pop	{r7, pc}
 80033c8:	20000668 	.word	0x20000668
 80033cc:	20000418 	.word	0x20000418
 80033d0:	20000660 	.word	0x20000660

080033d4 <vcom_Resume>:

void vcom_Resume(void)
{
 80033d4:	b580      	push	{r7, lr}
 80033d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN vcom_Resume_1 */

  /* USER CODE END vcom_Resume_1 */
  /*to re-enable lost DMA settings*/
  if (HAL_DMA_Init(&hdma_lpuart1_tx) != HAL_OK)
 80033d8:	4804      	ldr	r0, [pc, #16]	@ (80033ec <vcom_Resume+0x18>)
 80033da:	f001 fb8d 	bl	8004af8 <HAL_DMA_Init>
 80033de:	4603      	mov	r3, r0
 80033e0:	2b00      	cmp	r3, #0
 80033e2:	d001      	beq.n	80033e8 <vcom_Resume+0x14>
  {
    Error_Handler();
 80033e4:	f7fe fd7d 	bl	8001ee2 <Error_Handler>
  }
  /* USER CODE BEGIN vcom_Resume_2 */

  /* USER CODE END vcom_Resume_2 */
}
 80033e8:	bf00      	nop
 80033ea:	bd80      	pop	{r7, pc}
 80033ec:	20000540 	.word	0x20000540

080033f0 <HAL_UART_TxCpltCallback>:

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80033f0:	b580      	push	{r7, lr}
 80033f2:	b082      	sub	sp, #8
 80033f4:	af00      	add	r7, sp, #0
 80033f6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_UART_TxCpltCallback_1 */

  /* USER CODE END HAL_UART_TxCpltCallback_1 */
  /* buffer transmission complete*/
  if (huart->Instance == LPUART1)
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	4a05      	ldr	r2, [pc, #20]	@ (8003414 <HAL_UART_TxCpltCallback+0x24>)
 80033fe:	4293      	cmp	r3, r2
 8003400:	d103      	bne.n	800340a <HAL_UART_TxCpltCallback+0x1a>
  {
    TxCpltCallback(NULL);
 8003402:	4b05      	ldr	r3, [pc, #20]	@ (8003418 <HAL_UART_TxCpltCallback+0x28>)
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	2000      	movs	r0, #0
 8003408:	4798      	blx	r3
  }
  /* USER CODE BEGIN HAL_UART_TxCpltCallback_2 */

  /* USER CODE END HAL_UART_TxCpltCallback_2 */
}
 800340a:	bf00      	nop
 800340c:	3708      	adds	r7, #8
 800340e:	46bd      	mov	sp, r7
 8003410:	bd80      	pop	{r7, pc}
 8003412:	bf00      	nop
 8003414:	40008000 	.word	0x40008000
 8003418:	20000664 	.word	0x20000664

0800341c <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800341c:	b580      	push	{r7, lr}
 800341e:	b084      	sub	sp, #16
 8003420:	af00      	add	r7, sp, #0
 8003422:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_UART_RxCpltCallback_1 */
    if (huart->Instance == USART1) {
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	4a37      	ldr	r2, [pc, #220]	@ (8003508 <HAL_UART_RxCpltCallback+0xec>)
 800342a:	4293      	cmp	r3, r2
 800342c:	d150      	bne.n	80034d0 <HAL_UART_RxCpltCallback+0xb4>
        if (uart_rx_index < UART_BUFFER_SIZE - 1 && !uart_rx_complete) {
 800342e:	4b37      	ldr	r3, [pc, #220]	@ (800350c <HAL_UART_RxCpltCallback+0xf0>)
 8003430:	881b      	ldrh	r3, [r3, #0]
 8003432:	b29b      	uxth	r3, r3
 8003434:	f5b3 7fff 	cmp.w	r3, #510	@ 0x1fe
 8003438:	d835      	bhi.n	80034a6 <HAL_UART_RxCpltCallback+0x8a>
 800343a:	4b35      	ldr	r3, [pc, #212]	@ (8003510 <HAL_UART_RxCpltCallback+0xf4>)
 800343c:	781b      	ldrb	r3, [r3, #0]
 800343e:	b2db      	uxtb	r3, r3
 8003440:	2b00      	cmp	r3, #0
 8003442:	d130      	bne.n	80034a6 <HAL_UART_RxCpltCallback+0x8a>
            uart_rx_buffer[uart_rx_index++] = uart_rx_char;
 8003444:	4b31      	ldr	r3, [pc, #196]	@ (800350c <HAL_UART_RxCpltCallback+0xf0>)
 8003446:	881b      	ldrh	r3, [r3, #0]
 8003448:	b29b      	uxth	r3, r3
 800344a:	1c5a      	adds	r2, r3, #1
 800344c:	b291      	uxth	r1, r2
 800344e:	4a2f      	ldr	r2, [pc, #188]	@ (800350c <HAL_UART_RxCpltCallback+0xf0>)
 8003450:	8011      	strh	r1, [r2, #0]
 8003452:	461a      	mov	r2, r3
 8003454:	4b2f      	ldr	r3, [pc, #188]	@ (8003514 <HAL_UART_RxCpltCallback+0xf8>)
 8003456:	7819      	ldrb	r1, [r3, #0]
 8003458:	4b2f      	ldr	r3, [pc, #188]	@ (8003518 <HAL_UART_RxCpltCallback+0xfc>)
 800345a:	5499      	strb	r1, [r3, r2]
            uart_rx_buffer[uart_rx_index] = '\0';
 800345c:	4b2b      	ldr	r3, [pc, #172]	@ (800350c <HAL_UART_RxCpltCallback+0xf0>)
 800345e:	881b      	ldrh	r3, [r3, #0]
 8003460:	b29b      	uxth	r3, r3
 8003462:	461a      	mov	r2, r3
 8003464:	4b2c      	ldr	r3, [pc, #176]	@ (8003518 <HAL_UART_RxCpltCallback+0xfc>)
 8003466:	2100      	movs	r1, #0
 8003468:	5499      	strb	r1, [r3, r2]

            // Detectar fin: C.1.0(XXXXXXXX)
            if (uart_rx_char == ')' && uart_rx_index >= 15) {
 800346a:	4b2a      	ldr	r3, [pc, #168]	@ (8003514 <HAL_UART_RxCpltCallback+0xf8>)
 800346c:	781b      	ldrb	r3, [r3, #0]
 800346e:	2b29      	cmp	r3, #41	@ 0x29
 8003470:	d119      	bne.n	80034a6 <HAL_UART_RxCpltCallback+0x8a>
 8003472:	4b26      	ldr	r3, [pc, #152]	@ (800350c <HAL_UART_RxCpltCallback+0xf0>)
 8003474:	881b      	ldrh	r3, [r3, #0]
 8003476:	b29b      	uxth	r3, r3
 8003478:	2b0e      	cmp	r3, #14
 800347a:	d914      	bls.n	80034a6 <HAL_UART_RxCpltCallback+0x8a>
                char *marker = strstr(uart_rx_buffer, "C.1.0(");
 800347c:	4927      	ldr	r1, [pc, #156]	@ (800351c <HAL_UART_RxCpltCallback+0x100>)
 800347e:	4826      	ldr	r0, [pc, #152]	@ (8003518 <HAL_UART_RxCpltCallback+0xfc>)
 8003480:	f01d fcf0 	bl	8020e64 <strstr>
 8003484:	60f8      	str	r0, [r7, #12]
                if (marker != NULL && (uart_rx_buffer + uart_rx_index - 1) > (marker + 6)) {
 8003486:	68fb      	ldr	r3, [r7, #12]
 8003488:	2b00      	cmp	r3, #0
 800348a:	d00c      	beq.n	80034a6 <HAL_UART_RxCpltCallback+0x8a>
 800348c:	4b1f      	ldr	r3, [pc, #124]	@ (800350c <HAL_UART_RxCpltCallback+0xf0>)
 800348e:	881b      	ldrh	r3, [r3, #0]
 8003490:	b29b      	uxth	r3, r3
 8003492:	3b01      	subs	r3, #1
 8003494:	4a20      	ldr	r2, [pc, #128]	@ (8003518 <HAL_UART_RxCpltCallback+0xfc>)
 8003496:	441a      	add	r2, r3
 8003498:	68fb      	ldr	r3, [r7, #12]
 800349a:	3306      	adds	r3, #6
 800349c:	429a      	cmp	r2, r3
 800349e:	d902      	bls.n	80034a6 <HAL_UART_RxCpltCallback+0x8a>
                    uart_rx_complete = 1;
 80034a0:	4b1b      	ldr	r3, [pc, #108]	@ (8003510 <HAL_UART_RxCpltCallback+0xf4>)
 80034a2:	2201      	movs	r2, #1
 80034a4:	701a      	strb	r2, [r3, #0]
                }
            }
        }

        // Proteccin overflow
        if (uart_rx_index >= UART_BUFFER_SIZE - 1) {
 80034a6:	4b19      	ldr	r3, [pc, #100]	@ (800350c <HAL_UART_RxCpltCallback+0xf0>)
 80034a8:	881b      	ldrh	r3, [r3, #0]
 80034aa:	b29b      	uxth	r3, r3
 80034ac:	f5b3 7fff 	cmp.w	r3, #510	@ 0x1fe
 80034b0:	d908      	bls.n	80034c4 <HAL_UART_RxCpltCallback+0xa8>
            uart_rx_index = 0;
 80034b2:	4b16      	ldr	r3, [pc, #88]	@ (800350c <HAL_UART_RxCpltCallback+0xf0>)
 80034b4:	2200      	movs	r2, #0
 80034b6:	801a      	strh	r2, [r3, #0]
            memset(uart_rx_buffer, 0, UART_BUFFER_SIZE);
 80034b8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80034bc:	2100      	movs	r1, #0
 80034be:	4816      	ldr	r0, [pc, #88]	@ (8003518 <HAL_UART_RxCpltCallback+0xfc>)
 80034c0:	f01d fca3 	bl	8020e0a <memset>
        }

        HAL_UART_Receive_IT(&huart1, (uint8_t*)&uart_rx_char, 1);
 80034c4:	2201      	movs	r2, #1
 80034c6:	4913      	ldr	r1, [pc, #76]	@ (8003514 <HAL_UART_RxCpltCallback+0xf8>)
 80034c8:	4815      	ldr	r0, [pc, #84]	@ (8003520 <HAL_UART_RxCpltCallback+0x104>)
 80034ca:	f005 f865 	bl	8008598 <HAL_UART_Receive_IT>
        return;
 80034ce:	e018      	b.n	8003502 <HAL_UART_RxCpltCallback+0xe6>
    }
  /* USER CODE END HAL_UART_RxCpltCallback_1 */
  if (huart->Instance == LPUART1)
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	4a13      	ldr	r2, [pc, #76]	@ (8003524 <HAL_UART_RxCpltCallback+0x108>)
 80034d6:	4293      	cmp	r3, r2
 80034d8:	d113      	bne.n	8003502 <HAL_UART_RxCpltCallback+0xe6>
  {
    if ((NULL != RxCpltCallback) && (HAL_UART_ERROR_NONE == huart->ErrorCode))
 80034da:	4b13      	ldr	r3, [pc, #76]	@ (8003528 <HAL_UART_RxCpltCallback+0x10c>)
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	2b00      	cmp	r3, #0
 80034e0:	d00a      	beq.n	80034f8 <HAL_UART_RxCpltCallback+0xdc>
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80034e8:	2b00      	cmp	r3, #0
 80034ea:	d105      	bne.n	80034f8 <HAL_UART_RxCpltCallback+0xdc>
    {
      RxCpltCallback(&charRx, 1, 0);
 80034ec:	4b0e      	ldr	r3, [pc, #56]	@ (8003528 <HAL_UART_RxCpltCallback+0x10c>)
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	2200      	movs	r2, #0
 80034f2:	2101      	movs	r1, #1
 80034f4:	480d      	ldr	r0, [pc, #52]	@ (800352c <HAL_UART_RxCpltCallback+0x110>)
 80034f6:	4798      	blx	r3
    }
    HAL_UART_Receive_IT(huart, &charRx, 1);
 80034f8:	2201      	movs	r2, #1
 80034fa:	490c      	ldr	r1, [pc, #48]	@ (800352c <HAL_UART_RxCpltCallback+0x110>)
 80034fc:	6878      	ldr	r0, [r7, #4]
 80034fe:	f005 f84b 	bl	8008598 <HAL_UART_Receive_IT>
  }
  /* USER CODE BEGIN HAL_UART_RxCpltCallback_2 */

  /* USER CODE END HAL_UART_RxCpltCallback_2 */
}
 8003502:	3710      	adds	r7, #16
 8003504:	46bd      	mov	sp, r7
 8003506:	bd80      	pop	{r7, pc}
 8003508:	40013800 	.word	0x40013800
 800350c:	20000870 	.word	0x20000870
 8003510:	20000872 	.word	0x20000872
 8003514:	2000066c 	.word	0x2000066c
 8003518:	20000670 	.word	0x20000670
 800351c:	08022db4 	.word	0x08022db4
 8003520:	200004ac 	.word	0x200004ac
 8003524:	40008000 	.word	0x40008000
 8003528:	20000668 	.word	0x20000668
 800352c:	20000660 	.word	0x20000660

08003530 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8003530:	480d      	ldr	r0, [pc, #52]	@ (8003568 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8003532:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8003534:	f7ff f9f2 	bl	800291c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003538:	480c      	ldr	r0, [pc, #48]	@ (800356c <LoopForever+0x6>)
  ldr r1, =_edata
 800353a:	490d      	ldr	r1, [pc, #52]	@ (8003570 <LoopForever+0xa>)
  ldr r2, =_sidata
 800353c:	4a0d      	ldr	r2, [pc, #52]	@ (8003574 <LoopForever+0xe>)
  movs r3, #0
 800353e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003540:	e002      	b.n	8003548 <LoopCopyDataInit>

08003542 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003542:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003544:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003546:	3304      	adds	r3, #4

08003548 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003548:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800354a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800354c:	d3f9      	bcc.n	8003542 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800354e:	4a0a      	ldr	r2, [pc, #40]	@ (8003578 <LoopForever+0x12>)
  ldr r4, =_ebss
 8003550:	4c0a      	ldr	r4, [pc, #40]	@ (800357c <LoopForever+0x16>)
  movs r3, #0
 8003552:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003554:	e001      	b.n	800355a <LoopFillZerobss>

08003556 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003556:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003558:	3204      	adds	r2, #4

0800355a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800355a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800355c:	d3fb      	bcc.n	8003556 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 800355e:	f01d fce3 	bl	8020f28 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8003562:	f7fe fbe5 	bl	8001d30 <main>

08003566 <LoopForever>:

LoopForever:
    b LoopForever
 8003566:	e7fe      	b.n	8003566 <LoopForever>
  ldr   r0, =_estack
 8003568:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 800356c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003570:	20000324 	.word	0x20000324
  ldr r2, =_sidata
 8003574:	080244f0 	.word	0x080244f0
  ldr r2, =_sbss
 8003578:	20000324 	.word	0x20000324
  ldr r4, =_ebss
 800357c:	200028e8 	.word	0x200028e8

08003580 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8003580:	e7fe      	b.n	8003580 <ADC_IRQHandler>

08003582 <BSP_RADIO_Init>:
/**
  * @brief  Init Radio Switch 
  * @retval BSP status
  */
int32_t BSP_RADIO_Init(void)
{
 8003582:	b580      	push	{r7, lr}
 8003584:	b086      	sub	sp, #24
 8003586:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef  gpio_init_structure = {0};
 8003588:	1d3b      	adds	r3, r7, #4
 800358a:	2200      	movs	r2, #0
 800358c:	601a      	str	r2, [r3, #0]
 800358e:	605a      	str	r2, [r3, #4]
 8003590:	609a      	str	r2, [r3, #8]
 8003592:	60da      	str	r2, [r3, #12]
 8003594:	611a      	str	r2, [r3, #16]
  
  /* Configure the Radio Switch pin */
  gpio_init_structure.Pin   = RF_SW_CTRL1_PIN;
 8003596:	2310      	movs	r3, #16
 8003598:	607b      	str	r3, [r7, #4]
  gpio_init_structure.Mode  = GPIO_MODE_OUTPUT_PP;
 800359a:	2301      	movs	r3, #1
 800359c:	60bb      	str	r3, [r7, #8]
  gpio_init_structure.Pull  = GPIO_NOPULL;
 800359e:	2300      	movs	r3, #0
 80035a0:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80035a2:	2303      	movs	r3, #3
 80035a4:	613b      	str	r3, [r7, #16]
  
  HAL_GPIO_Init(RF_SW_CTRL1_GPIO_PORT, &gpio_init_structure);
 80035a6:	1d3b      	adds	r3, r7, #4
 80035a8:	4619      	mov	r1, r3
 80035aa:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80035ae:	f002 f8a7 	bl	8005700 <HAL_GPIO_Init>
  
  gpio_init_structure.Pin = RF_SW_CTRL2_PIN;
 80035b2:	2320      	movs	r3, #32
 80035b4:	607b      	str	r3, [r7, #4]
  HAL_GPIO_Init(RF_SW_CTRL2_GPIO_PORT, &gpio_init_structure);
 80035b6:	1d3b      	adds	r3, r7, #4
 80035b8:	4619      	mov	r1, r3
 80035ba:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80035be:	f002 f89f 	bl	8005700 <HAL_GPIO_Init>
  
  HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_PORT, RF_SW_CTRL2_PIN, GPIO_PIN_RESET); 
 80035c2:	2200      	movs	r2, #0
 80035c4:	2120      	movs	r1, #32
 80035c6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80035ca:	f002 fade 	bl	8005b8a <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_PORT, RF_SW_CTRL1_PIN, GPIO_PIN_RESET); 
 80035ce:	2200      	movs	r2, #0
 80035d0:	2110      	movs	r1, #16
 80035d2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80035d6:	f002 fad8 	bl	8005b8a <HAL_GPIO_WritePin>

  return BSP_ERROR_NONE;
 80035da:	2300      	movs	r3, #0
}
 80035dc:	4618      	mov	r0, r3
 80035de:	3718      	adds	r7, #24
 80035e0:	46bd      	mov	sp, r7
 80035e2:	bd80      	pop	{r7, pc}

080035e4 <BSP_RADIO_ConfigRFSwitch>:
  *           @arg RADIO_SWITCH_RFO_LP
  *           @arg RADIO_SWITCH_RFO_HP
  * @retval BSP status
  */
int32_t BSP_RADIO_ConfigRFSwitch(BSP_RADIO_Switch_TypeDef Config)
{
 80035e4:	b580      	push	{r7, lr}
 80035e6:	b082      	sub	sp, #8
 80035e8:	af00      	add	r7, sp, #0
 80035ea:	4603      	mov	r3, r0
 80035ec:	71fb      	strb	r3, [r7, #7]
  switch (Config)
 80035ee:	79fb      	ldrb	r3, [r7, #7]
 80035f0:	2b03      	cmp	r3, #3
 80035f2:	d83f      	bhi.n	8003674 <BSP_RADIO_ConfigRFSwitch+0x90>
 80035f4:	a201      	add	r2, pc, #4	@ (adr r2, 80035fc <BSP_RADIO_ConfigRFSwitch+0x18>)
 80035f6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80035fa:	bf00      	nop
 80035fc:	0800360d 	.word	0x0800360d
 8003600:	08003627 	.word	0x08003627
 8003604:	08003641 	.word	0x08003641
 8003608:	0800365b 	.word	0x0800365b
  {
    case RADIO_SWITCH_OFF:
    {
      /* Turn off switch */
      HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_PORT, RF_SW_CTRL1_PIN, GPIO_PIN_RESET);
 800360c:	2200      	movs	r2, #0
 800360e:	2110      	movs	r1, #16
 8003610:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003614:	f002 fab9 	bl	8005b8a <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_PORT, RF_SW_CTRL2_PIN, GPIO_PIN_RESET);
 8003618:	2200      	movs	r2, #0
 800361a:	2120      	movs	r1, #32
 800361c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003620:	f002 fab3 	bl	8005b8a <HAL_GPIO_WritePin>
      break;      
 8003624:	e027      	b.n	8003676 <BSP_RADIO_ConfigRFSwitch+0x92>
    }
    case RADIO_SWITCH_RX:
    {
      /*Turns On in Rx Mode the RF Switch */
      HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_PORT, RF_SW_CTRL1_PIN, GPIO_PIN_SET); 
 8003626:	2201      	movs	r2, #1
 8003628:	2110      	movs	r1, #16
 800362a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800362e:	f002 faac 	bl	8005b8a <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_PORT, RF_SW_CTRL2_PIN, GPIO_PIN_RESET); 
 8003632:	2200      	movs	r2, #0
 8003634:	2120      	movs	r1, #32
 8003636:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800363a:	f002 faa6 	bl	8005b8a <HAL_GPIO_WritePin>
      break;
 800363e:	e01a      	b.n	8003676 <BSP_RADIO_ConfigRFSwitch+0x92>
    }
    case RADIO_SWITCH_RFO_LP:
    {
      /*Turns On in Tx Low Power the RF Switch */
      HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_PORT, RF_SW_CTRL1_PIN, GPIO_PIN_SET); 
 8003640:	2201      	movs	r2, #1
 8003642:	2110      	movs	r1, #16
 8003644:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003648:	f002 fa9f 	bl	8005b8a <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_PORT, RF_SW_CTRL2_PIN, GPIO_PIN_SET); 
 800364c:	2201      	movs	r2, #1
 800364e:	2120      	movs	r1, #32
 8003650:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003654:	f002 fa99 	bl	8005b8a <HAL_GPIO_WritePin>
      break;
 8003658:	e00d      	b.n	8003676 <BSP_RADIO_ConfigRFSwitch+0x92>
    }
    case RADIO_SWITCH_RFO_HP:
    {
      /*Turns On in Tx High Power the RF Switch */
      HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_PORT, RF_SW_CTRL1_PIN, GPIO_PIN_RESET); 
 800365a:	2200      	movs	r2, #0
 800365c:	2110      	movs	r1, #16
 800365e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003662:	f002 fa92 	bl	8005b8a <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_PORT, RF_SW_CTRL2_PIN, GPIO_PIN_SET); 
 8003666:	2201      	movs	r2, #1
 8003668:	2120      	movs	r1, #32
 800366a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800366e:	f002 fa8c 	bl	8005b8a <HAL_GPIO_WritePin>
      break;
 8003672:	e000      	b.n	8003676 <BSP_RADIO_ConfigRFSwitch+0x92>
    }
    default:
      break;    
 8003674:	bf00      	nop
  }  

  return BSP_ERROR_NONE;
 8003676:	2300      	movs	r3, #0
}
 8003678:	4618      	mov	r0, r3
 800367a:	3708      	adds	r7, #8
 800367c:	46bd      	mov	sp, r7
 800367e:	bd80      	pop	{r7, pc}

08003680 <BSP_RADIO_GetTxConfig>:
  *  RADIO_CONF_RFO_LP_HP
  *  RADIO_CONF_RFO_LP
  *  RADIO_CONF_RFO_HP
  */
int32_t BSP_RADIO_GetTxConfig(void)
{
 8003680:	b480      	push	{r7}
 8003682:	af00      	add	r7, sp, #0
  return RADIO_CONF_RFO_HP;
 8003684:	2302      	movs	r3, #2
}
 8003686:	4618      	mov	r0, r3
 8003688:	46bd      	mov	sp, r7
 800368a:	bc80      	pop	{r7}
 800368c:	4770      	bx	lr

0800368e <BSP_RADIO_IsTCXO>:
  * @retval
  *  RADIO_CONF_TCXO_NOT_SUPPORTED
  *  RADIO_CONF_TCXO_SUPPORTED
  */
int32_t BSP_RADIO_IsTCXO(void)
{
 800368e:	b480      	push	{r7}
 8003690:	af00      	add	r7, sp, #0
  return RADIO_CONF_TCXO_SUPPORTED;
 8003692:	2301      	movs	r3, #1
}
 8003694:	4618      	mov	r0, r3
 8003696:	46bd      	mov	sp, r7
 8003698:	bc80      	pop	{r7}
 800369a:	4770      	bx	lr

0800369c <BSP_RADIO_IsDCDC>:
  * @retval
  *  RADIO_CONF_DCDC_NOT_SUPPORTED
  *  RADIO_CONF_DCDC_SUPPORTED  
  */
int32_t BSP_RADIO_IsDCDC(void)
{
 800369c:	b480      	push	{r7}
 800369e:	af00      	add	r7, sp, #0
  return RADIO_CONF_DCDC_SUPPORTED;
 80036a0:	2301      	movs	r3, #1
}
 80036a2:	4618      	mov	r0, r3
 80036a4:	46bd      	mov	sp, r7
 80036a6:	bc80      	pop	{r7}
 80036a8:	4770      	bx	lr

080036aa <BSP_RADIO_GetRFOMaxPowerConfig>:
  * @retval
  *    RADIO_CONF_RFO_LP_MAX_15_dBm for LP mode
  *    RADIO_CONF_RFO_HP_MAX_22_dBm for HP mode
  */
int32_t BSP_RADIO_GetRFOMaxPowerConfig(BSP_RADIO_RFOMaxPowerConfig_TypeDef Config)
{
 80036aa:	b480      	push	{r7}
 80036ac:	b085      	sub	sp, #20
 80036ae:	af00      	add	r7, sp, #0
 80036b0:	4603      	mov	r3, r0
 80036b2:	71fb      	strb	r3, [r7, #7]
  int32_t ret;

  if(Config == RADIO_RFO_LP_MAXPOWER)
 80036b4:	79fb      	ldrb	r3, [r7, #7]
 80036b6:	2b00      	cmp	r3, #0
 80036b8:	d102      	bne.n	80036c0 <BSP_RADIO_GetRFOMaxPowerConfig+0x16>
  {
    ret = RADIO_CONF_RFO_LP_MAX_15_dBm;
 80036ba:	230f      	movs	r3, #15
 80036bc:	60fb      	str	r3, [r7, #12]
 80036be:	e001      	b.n	80036c4 <BSP_RADIO_GetRFOMaxPowerConfig+0x1a>
  }
  else
  {
    ret = RADIO_CONF_RFO_HP_MAX_22_dBm;
 80036c0:	2316      	movs	r3, #22
 80036c2:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 80036c4:	68fb      	ldr	r3, [r7, #12]
}
 80036c6:	4618      	mov	r0, r3
 80036c8:	3714      	adds	r7, #20
 80036ca:	46bd      	mov	sp, r7
 80036cc:	bc80      	pop	{r7}
 80036ce:	4770      	bx	lr

080036d0 <LL_DBGMCU_DisableDBGSleepMode>:
{
 80036d0:	b480      	push	{r7}
 80036d2:	af00      	add	r7, sp, #0
  CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_SLEEP);
 80036d4:	4b04      	ldr	r3, [pc, #16]	@ (80036e8 <LL_DBGMCU_DisableDBGSleepMode+0x18>)
 80036d6:	685b      	ldr	r3, [r3, #4]
 80036d8:	4a03      	ldr	r2, [pc, #12]	@ (80036e8 <LL_DBGMCU_DisableDBGSleepMode+0x18>)
 80036da:	f023 0301 	bic.w	r3, r3, #1
 80036de:	6053      	str	r3, [r2, #4]
}
 80036e0:	bf00      	nop
 80036e2:	46bd      	mov	sp, r7
 80036e4:	bc80      	pop	{r7}
 80036e6:	4770      	bx	lr
 80036e8:	e0042000 	.word	0xe0042000

080036ec <LL_DBGMCU_DisableDBGStopMode>:
{
 80036ec:	b480      	push	{r7}
 80036ee:	af00      	add	r7, sp, #0
  CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STOP);
 80036f0:	4b04      	ldr	r3, [pc, #16]	@ (8003704 <LL_DBGMCU_DisableDBGStopMode+0x18>)
 80036f2:	685b      	ldr	r3, [r3, #4]
 80036f4:	4a03      	ldr	r2, [pc, #12]	@ (8003704 <LL_DBGMCU_DisableDBGStopMode+0x18>)
 80036f6:	f023 0302 	bic.w	r3, r3, #2
 80036fa:	6053      	str	r3, [r2, #4]
}
 80036fc:	bf00      	nop
 80036fe:	46bd      	mov	sp, r7
 8003700:	bc80      	pop	{r7}
 8003702:	4770      	bx	lr
 8003704:	e0042000 	.word	0xe0042000

08003708 <LL_DBGMCU_DisableDBGStandbyMode>:
{
 8003708:	b480      	push	{r7}
 800370a:	af00      	add	r7, sp, #0
  CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STANDBY);
 800370c:	4b04      	ldr	r3, [pc, #16]	@ (8003720 <LL_DBGMCU_DisableDBGStandbyMode+0x18>)
 800370e:	685b      	ldr	r3, [r3, #4]
 8003710:	4a03      	ldr	r2, [pc, #12]	@ (8003720 <LL_DBGMCU_DisableDBGStandbyMode+0x18>)
 8003712:	f023 0304 	bic.w	r3, r3, #4
 8003716:	6053      	str	r3, [r2, #4]
}
 8003718:	bf00      	nop
 800371a:	46bd      	mov	sp, r7
 800371c:	bc80      	pop	{r7}
 800371e:	4770      	bx	lr
 8003720:	e0042000 	.word	0xe0042000

08003724 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003724:	b580      	push	{r7, lr}
 8003726:	b082      	sub	sp, #8
 8003728:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800372a:	2300      	movs	r3, #0
 800372c:	71fb      	strb	r3, [r7, #7]
#endif /* PREFETCH_ENABLE */

#ifdef CORE_CM0PLUS
#else
  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800372e:	2003      	movs	r0, #3
 8003730:	f001 f9a0 	bl	8004a74 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(DUAL_CORE) && defined(CORE_CM0PLUS)
  SystemCoreClock = HAL_RCC_GetHCLK2Freq();
#else
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 8003734:	f003 faea 	bl	8006d0c <HAL_RCC_GetHCLKFreq>
 8003738:	4603      	mov	r3, r0
 800373a:	4a09      	ldr	r2, [pc, #36]	@ (8003760 <HAL_Init+0x3c>)
 800373c:	6013      	str	r3, [r2, #0]
#endif

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800373e:	200f      	movs	r0, #15
 8003740:	f7fe ffc2 	bl	80026c8 <HAL_InitTick>
 8003744:	4603      	mov	r3, r0
 8003746:	2b00      	cmp	r3, #0
 8003748:	d002      	beq.n	8003750 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 800374a:	2301      	movs	r3, #1
 800374c:	71fb      	strb	r3, [r7, #7]
 800374e:	e001      	b.n	8003754 <HAL_Init+0x30>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8003750:	f7fe fcbf 	bl	80020d2 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8003754:	79fb      	ldrb	r3, [r7, #7]
}
 8003756:	4618      	mov	r0, r3
 8003758:	3708      	adds	r7, #8
 800375a:	46bd      	mov	sp, r7
 800375c:	bd80      	pop	{r7, pc}
 800375e:	bf00      	nop
 8003760:	20000014 	.word	0x20000014

08003764 <HAL_SuspendTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_SuspendTick(void)
{
 8003764:	b480      	push	{r7}
 8003766:	af00      	add	r7, sp, #0
  /* Disable SysTick Interrupt */
  CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_TICKINT_Msk);
 8003768:	4b04      	ldr	r3, [pc, #16]	@ (800377c <HAL_SuspendTick+0x18>)
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	4a03      	ldr	r2, [pc, #12]	@ (800377c <HAL_SuspendTick+0x18>)
 800376e:	f023 0302 	bic.w	r3, r3, #2
 8003772:	6013      	str	r3, [r2, #0]
}
 8003774:	bf00      	nop
 8003776:	46bd      	mov	sp, r7
 8003778:	bc80      	pop	{r7}
 800377a:	4770      	bx	lr
 800377c:	e000e010 	.word	0xe000e010

08003780 <HAL_ResumeTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_ResumeTick(void)
{
 8003780:	b480      	push	{r7}
 8003782:	af00      	add	r7, sp, #0
  /* Enable SysTick Interrupt */
  SET_BIT(SysTick->CTRL, SysTick_CTRL_TICKINT_Msk);
 8003784:	4b04      	ldr	r3, [pc, #16]	@ (8003798 <HAL_ResumeTick+0x18>)
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	4a03      	ldr	r2, [pc, #12]	@ (8003798 <HAL_ResumeTick+0x18>)
 800378a:	f043 0302 	orr.w	r3, r3, #2
 800378e:	6013      	str	r3, [r2, #0]
}
 8003790:	bf00      	nop
 8003792:	46bd      	mov	sp, r7
 8003794:	bc80      	pop	{r7}
 8003796:	4770      	bx	lr
 8003798:	e000e010 	.word	0xe000e010

0800379c <HAL_GetUIDw0>:
/**
  * @brief  Return the first word of the unique device identifier (UID based on 96 bits)
  * @retval Device identifier
  */
uint32_t HAL_GetUIDw0(void)
{
 800379c:	b480      	push	{r7}
 800379e:	af00      	add	r7, sp, #0
  return (READ_REG(*((uint32_t *)UID_BASE)));
 80037a0:	4b02      	ldr	r3, [pc, #8]	@ (80037ac <HAL_GetUIDw0+0x10>)
 80037a2:	681b      	ldr	r3, [r3, #0]
}
 80037a4:	4618      	mov	r0, r3
 80037a6:	46bd      	mov	sp, r7
 80037a8:	bc80      	pop	{r7}
 80037aa:	4770      	bx	lr
 80037ac:	1fff7590 	.word	0x1fff7590

080037b0 <HAL_GetUIDw1>:
/**
  * @brief  Return the second word of the unique device identifier (UID based on 96 bits)
  * @retval Device identifier
  */
uint32_t HAL_GetUIDw1(void)
{
 80037b0:	b480      	push	{r7}
 80037b2:	af00      	add	r7, sp, #0
  return (READ_REG(*((uint32_t *)(UID_BASE + 4U))));
 80037b4:	4b02      	ldr	r3, [pc, #8]	@ (80037c0 <HAL_GetUIDw1+0x10>)
 80037b6:	681b      	ldr	r3, [r3, #0]
}
 80037b8:	4618      	mov	r0, r3
 80037ba:	46bd      	mov	sp, r7
 80037bc:	bc80      	pop	{r7}
 80037be:	4770      	bx	lr
 80037c0:	1fff7594 	.word	0x1fff7594

080037c4 <HAL_GetUIDw2>:
/**
  * @brief  Return the third word of the unique device identifier (UID based on 96 bits)
  * @retval Device identifier
  */
uint32_t HAL_GetUIDw2(void)
{
 80037c4:	b480      	push	{r7}
 80037c6:	af00      	add	r7, sp, #0
  return (READ_REG(*((uint32_t *)(UID_BASE + 8U))));
 80037c8:	4b02      	ldr	r3, [pc, #8]	@ (80037d4 <HAL_GetUIDw2+0x10>)
 80037ca:	681b      	ldr	r3, [r3, #0]
}
 80037cc:	4618      	mov	r0, r3
 80037ce:	46bd      	mov	sp, r7
 80037d0:	bc80      	pop	{r7}
 80037d2:	4770      	bx	lr
 80037d4:	1fff7598 	.word	0x1fff7598

080037d8 <HAL_DBGMCU_DisableDBGSleepMode>:
/**
  * @brief  Disable the CPU1 Debug Module during SLEEP mode
  * @retval None
  */
void HAL_DBGMCU_DisableDBGSleepMode(void)
{
 80037d8:	b580      	push	{r7, lr}
 80037da:	af00      	add	r7, sp, #0
  LL_DBGMCU_DisableDBGSleepMode();
 80037dc:	f7ff ff78 	bl	80036d0 <LL_DBGMCU_DisableDBGSleepMode>
}
 80037e0:	bf00      	nop
 80037e2:	bd80      	pop	{r7, pc}

080037e4 <HAL_DBGMCU_DisableDBGStopMode>:
/**
  * @brief  Disable the CPU1 Debug Module during STOP mode
  * @retval None
  */
void HAL_DBGMCU_DisableDBGStopMode(void)
{
 80037e4:	b580      	push	{r7, lr}
 80037e6:	af00      	add	r7, sp, #0
  LL_DBGMCU_DisableDBGStopMode();
 80037e8:	f7ff ff80 	bl	80036ec <LL_DBGMCU_DisableDBGStopMode>
}
 80037ec:	bf00      	nop
 80037ee:	bd80      	pop	{r7, pc}

080037f0 <HAL_DBGMCU_DisableDBGStandbyMode>:
/**
  * @brief  Disable the CPU1 Debug Module during STANDBY mode
  * @retval None
  */
void HAL_DBGMCU_DisableDBGStandbyMode(void)
{
 80037f0:	b580      	push	{r7, lr}
 80037f2:	af00      	add	r7, sp, #0
  LL_DBGMCU_DisableDBGStandbyMode();
 80037f4:	f7ff ff88 	bl	8003708 <LL_DBGMCU_DisableDBGStandbyMode>
}
 80037f8:	bf00      	nop
 80037fa:	bd80      	pop	{r7, pc}

080037fc <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 80037fc:	b480      	push	{r7}
 80037fe:	b083      	sub	sp, #12
 8003800:	af00      	add	r7, sp, #0
 8003802:	6078      	str	r0, [r7, #4]
 8003804:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 800380e:	683b      	ldr	r3, [r7, #0]
 8003810:	431a      	orrs	r2, r3
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	601a      	str	r2, [r3, #0]
}
 8003816:	bf00      	nop
 8003818:	370c      	adds	r7, #12
 800381a:	46bd      	mov	sp, r7
 800381c:	bc80      	pop	{r7}
 800381e:	4770      	bx	lr

08003820 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8003820:	b480      	push	{r7}
 8003822:	b083      	sub	sp, #12
 8003824:	af00      	add	r7, sp, #0
 8003826:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8003830:	4618      	mov	r0, r3
 8003832:	370c      	adds	r7, #12
 8003834:	46bd      	mov	sp, r7
 8003836:	bc80      	pop	{r7}
 8003838:	4770      	bx	lr

0800383a <LL_ADC_SetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonChannels(ADC_TypeDef *ADCx, uint32_t SamplingTimeY,
                                                          uint32_t SamplingTime)
{
 800383a:	b480      	push	{r7}
 800383c:	b085      	sub	sp, #20
 800383e:	af00      	add	r7, sp, #0
 8003840:	60f8      	str	r0, [r7, #12]
 8003842:	60b9      	str	r1, [r7, #8]
 8003844:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->SMPR,
 8003846:	68fb      	ldr	r3, [r7, #12]
 8003848:	695a      	ldr	r2, [r3, #20]
 800384a:	68bb      	ldr	r3, [r7, #8]
 800384c:	f003 0304 	and.w	r3, r3, #4
 8003850:	2107      	movs	r1, #7
 8003852:	fa01 f303 	lsl.w	r3, r1, r3
 8003856:	43db      	mvns	r3, r3
 8003858:	401a      	ands	r2, r3
 800385a:	68bb      	ldr	r3, [r7, #8]
 800385c:	f003 0304 	and.w	r3, r3, #4
 8003860:	6879      	ldr	r1, [r7, #4]
 8003862:	fa01 f303 	lsl.w	r3, r1, r3
 8003866:	431a      	orrs	r2, r3
 8003868:	68fb      	ldr	r3, [r7, #12]
 800386a:	615a      	str	r2, [r3, #20]
             ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK),
             SamplingTime << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
}
 800386c:	bf00      	nop
 800386e:	3714      	adds	r7, #20
 8003870:	46bd      	mov	sp, r7
 8003872:	bc80      	pop	{r7}
 8003874:	4770      	bx	lr

08003876 <LL_ADC_GetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_39CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_79CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  */
__STATIC_INLINE uint32_t LL_ADC_GetSamplingTimeCommonChannels(ADC_TypeDef *ADCx, uint32_t SamplingTimeY)
{
 8003876:	b480      	push	{r7}
 8003878:	b083      	sub	sp, #12
 800387a:	af00      	add	r7, sp, #0
 800387c:	6078      	str	r0, [r7, #4]
 800387e:	6039      	str	r1, [r7, #0]
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	695a      	ldr	r2, [r3, #20]
 8003884:	683b      	ldr	r3, [r7, #0]
 8003886:	f003 0304 	and.w	r3, r3, #4
 800388a:	2107      	movs	r1, #7
 800388c:	fa01 f303 	lsl.w	r3, r1, r3
 8003890:	401a      	ands	r2, r3
                    >> (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
 8003892:	683b      	ldr	r3, [r7, #0]
 8003894:	f003 0304 	and.w	r3, r3, #4
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 8003898:	fa22 f303 	lsr.w	r3, r2, r3
}
 800389c:	4618      	mov	r0, r3
 800389e:	370c      	adds	r7, #12
 80038a0:	46bd      	mov	sp, r7
 80038a2:	bc80      	pop	{r7}
 80038a4:	4770      	bx	lr

080038a6 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 80038a6:	b480      	push	{r7}
 80038a8:	b083      	sub	sp, #12
 80038aa:	af00      	add	r7, sp, #0
 80038ac:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR1, ADC_CFGR1_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR1_EXTEN)) ? 1UL : 0UL);
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	68db      	ldr	r3, [r3, #12]
 80038b2:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80038b6:	2b00      	cmp	r3, #0
 80038b8:	d101      	bne.n	80038be <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 80038ba:	2301      	movs	r3, #1
 80038bc:	e000      	b.n	80038c0 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 80038be:	2300      	movs	r3, #0
}
 80038c0:	4618      	mov	r0, r3
 80038c2:	370c      	adds	r7, #12
 80038c4:	46bd      	mov	sp, r7
 80038c6:	bc80      	pop	{r7}
 80038c8:	4770      	bx	lr

080038ca <LL_ADC_REG_SetSequencerRanks>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 80038ca:	b480      	push	{r7}
 80038cc:	b085      	sub	sp, #20
 80038ce:	af00      	add	r7, sp, #0
 80038d0:	60f8      	str	r0, [r7, #12]
 80038d2:	60b9      	str	r1, [r7, #8]
 80038d4:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register depending on parameter "Rank".                               */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->CHSELR,
 80038d6:	68fb      	ldr	r3, [r7, #12]
 80038d8:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80038da:	68bb      	ldr	r3, [r7, #8]
 80038dc:	f003 031f 	and.w	r3, r3, #31
 80038e0:	210f      	movs	r1, #15
 80038e2:	fa01 f303 	lsl.w	r3, r1, r3
 80038e6:	43db      	mvns	r3, r3
 80038e8:	401a      	ands	r2, r3
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	0e9b      	lsrs	r3, r3, #26
 80038ee:	f003 010f 	and.w	r1, r3, #15
 80038f2:	68bb      	ldr	r3, [r7, #8]
 80038f4:	f003 031f 	and.w	r3, r3, #31
 80038f8:	fa01 f303 	lsl.w	r3, r1, r3
 80038fc:	431a      	orrs	r2, r3
 80038fe:	68fb      	ldr	r3, [r7, #12]
 8003900:	629a      	str	r2, [r3, #40]	@ 0x28
             ADC_CHSELR_SQ1 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK_SEQ) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
              << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8003902:	bf00      	nop
 8003904:	3714      	adds	r7, #20
 8003906:	46bd      	mov	sp, r7
 8003908:	bc80      	pop	{r7}
 800390a:	4770      	bx	lr

0800390c <LL_ADC_REG_SetSequencerChAdd>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChAdd(ADC_TypeDef *ADCx, uint32_t Channel)
{
 800390c:	b480      	push	{r7}
 800390e:	b083      	sub	sp, #12
 8003910:	af00      	add	r7, sp, #0
 8003912:	6078      	str	r0, [r7, #4]
 8003914:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  SET_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800391a:	683b      	ldr	r3, [r7, #0]
 800391c:	f3c3 0311 	ubfx	r3, r3, #0, #18
 8003920:	431a      	orrs	r2, r3
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8003926:	bf00      	nop
 8003928:	370c      	adds	r7, #12
 800392a:	46bd      	mov	sp, r7
 800392c:	bc80      	pop	{r7}
 800392e:	4770      	bx	lr

08003930 <LL_ADC_REG_SetSequencerChRem>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChRem(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8003930:	b480      	push	{r7}
 8003932:	b083      	sub	sp, #12
 8003934:	af00      	add	r7, sp, #0
 8003936:	6078      	str	r0, [r7, #4]
 8003938:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  CLEAR_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800393e:	683b      	ldr	r3, [r7, #0]
 8003940:	f3c3 0311 	ubfx	r3, r3, #0, #18
 8003944:	43db      	mvns	r3, r3
 8003946:	401a      	ands	r2, r3
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800394c:	bf00      	nop
 800394e:	370c      	adds	r7, #12
 8003950:	46bd      	mov	sp, r7
 8003952:	bc80      	pop	{r7}
 8003954:	4770      	bx	lr

08003956 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_1
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_2
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTimeY)
{
 8003956:	b480      	push	{r7}
 8003958:	b085      	sub	sp, #20
 800395a:	af00      	add	r7, sp, #0
 800395c:	60f8      	str	r0, [r7, #12]
 800395e:	60b9      	str	r1, [r7, #8]
 8003960:	607a      	str	r2, [r7, #4]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->SMPR,
 8003962:	68fb      	ldr	r3, [r7, #12]
 8003964:	695a      	ldr	r2, [r3, #20]
 8003966:	68bb      	ldr	r3, [r7, #8]
 8003968:	021b      	lsls	r3, r3, #8
 800396a:	43db      	mvns	r3, r3
 800396c:	401a      	ands	r2, r3
 800396e:	68bb      	ldr	r3, [r7, #8]
 8003970:	0219      	lsls	r1, r3, #8
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	400b      	ands	r3, r1
 8003976:	f023 437c 	bic.w	r3, r3, #4227858432	@ 0xfc000000
 800397a:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800397e:	431a      	orrs	r2, r3
 8003980:	68fb      	ldr	r3, [r7, #12]
 8003982:	615a      	str	r2, [r3, #20]
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS),
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS) & (SamplingTimeY & ADC_SAMPLING_TIME_CH_MASK)
            );
}
 8003984:	bf00      	nop
 8003986:	3714      	adds	r7, #20
 8003988:	46bd      	mov	sp, r7
 800398a:	bc80      	pop	{r7}
 800398c:	4770      	bx	lr

0800398e <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 800398e:	b480      	push	{r7}
 8003990:	b083      	sub	sp, #12
 8003992:	af00      	add	r7, sp, #0
 8003994:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	689b      	ldr	r3, [r3, #8]
 800399a:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 800399e:	f023 0317 	bic.w	r3, r3, #23
 80039a2:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 80039aa:	bf00      	nop
 80039ac:	370c      	adds	r7, #12
 80039ae:	46bd      	mov	sp, r7
 80039b0:	bc80      	pop	{r7}
 80039b2:	4770      	bx	lr

080039b4 <LL_ADC_DisableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_DisableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableInternalRegulator(ADC_TypeDef *ADCx)
{
 80039b4:	b480      	push	{r7}
 80039b6:	b083      	sub	sp, #12
 80039b8:	af00      	add	r7, sp, #0
 80039ba:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(ADCx->CR, (ADC_CR_ADVREGEN | ADC_CR_BITS_PROPERTY_RS));
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	689b      	ldr	r3, [r3, #8]
 80039c0:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 80039c4:	f023 0317 	bic.w	r3, r3, #23
 80039c8:	687a      	ldr	r2, [r7, #4]
 80039ca:	6093      	str	r3, [r2, #8]
}
 80039cc:	bf00      	nop
 80039ce:	370c      	adds	r7, #12
 80039d0:	46bd      	mov	sp, r7
 80039d2:	bc80      	pop	{r7}
 80039d4:	4770      	bx	lr

080039d6 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 80039d6:	b480      	push	{r7}
 80039d8:	b083      	sub	sp, #12
 80039da:	af00      	add	r7, sp, #0
 80039dc:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	689b      	ldr	r3, [r3, #8]
 80039e2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80039e6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80039ea:	d101      	bne.n	80039f0 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 80039ec:	2301      	movs	r3, #1
 80039ee:	e000      	b.n	80039f2 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 80039f0:	2300      	movs	r3, #0
}
 80039f2:	4618      	mov	r0, r3
 80039f4:	370c      	adds	r7, #12
 80039f6:	46bd      	mov	sp, r7
 80039f8:	bc80      	pop	{r7}
 80039fa:	4770      	bx	lr

080039fc <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 80039fc:	b480      	push	{r7}
 80039fe:	b083      	sub	sp, #12
 8003a00:	af00      	add	r7, sp, #0
 8003a02:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	689b      	ldr	r3, [r3, #8]
 8003a08:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8003a0c:	f023 0317 	bic.w	r3, r3, #23
 8003a10:	f043 0201 	orr.w	r2, r3, #1
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8003a18:	bf00      	nop
 8003a1a:	370c      	adds	r7, #12
 8003a1c:	46bd      	mov	sp, r7
 8003a1e:	bc80      	pop	{r7}
 8003a20:	4770      	bx	lr

08003a22 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8003a22:	b480      	push	{r7}
 8003a24:	b083      	sub	sp, #12
 8003a26:	af00      	add	r7, sp, #0
 8003a28:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	689b      	ldr	r3, [r3, #8]
 8003a2e:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8003a32:	f023 0317 	bic.w	r3, r3, #23
 8003a36:	f043 0202 	orr.w	r2, r3, #2
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8003a3e:	bf00      	nop
 8003a40:	370c      	adds	r7, #12
 8003a42:	46bd      	mov	sp, r7
 8003a44:	bc80      	pop	{r7}
 8003a46:	4770      	bx	lr

08003a48 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8003a48:	b480      	push	{r7}
 8003a4a:	b083      	sub	sp, #12
 8003a4c:	af00      	add	r7, sp, #0
 8003a4e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	689b      	ldr	r3, [r3, #8]
 8003a54:	f003 0301 	and.w	r3, r3, #1
 8003a58:	2b01      	cmp	r3, #1
 8003a5a:	d101      	bne.n	8003a60 <LL_ADC_IsEnabled+0x18>
 8003a5c:	2301      	movs	r3, #1
 8003a5e:	e000      	b.n	8003a62 <LL_ADC_IsEnabled+0x1a>
 8003a60:	2300      	movs	r3, #0
}
 8003a62:	4618      	mov	r0, r3
 8003a64:	370c      	adds	r7, #12
 8003a66:	46bd      	mov	sp, r7
 8003a68:	bc80      	pop	{r7}
 8003a6a:	4770      	bx	lr

08003a6c <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(ADC_TypeDef *ADCx)
{
 8003a6c:	b480      	push	{r7}
 8003a6e:	b083      	sub	sp, #12
 8003a70:	af00      	add	r7, sp, #0
 8003a72:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	689b      	ldr	r3, [r3, #8]
 8003a78:	f003 0302 	and.w	r3, r3, #2
 8003a7c:	2b02      	cmp	r3, #2
 8003a7e:	d101      	bne.n	8003a84 <LL_ADC_IsDisableOngoing+0x18>
 8003a80:	2301      	movs	r3, #1
 8003a82:	e000      	b.n	8003a86 <LL_ADC_IsDisableOngoing+0x1a>
 8003a84:	2300      	movs	r3, #0
}
 8003a86:	4618      	mov	r0, r3
 8003a88:	370c      	adds	r7, #12
 8003a8a:	46bd      	mov	sp, r7
 8003a8c:	bc80      	pop	{r7}
 8003a8e:	4770      	bx	lr

08003a90 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8003a90:	b480      	push	{r7}
 8003a92:	b083      	sub	sp, #12
 8003a94:	af00      	add	r7, sp, #0
 8003a96:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	689b      	ldr	r3, [r3, #8]
 8003a9c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8003aa0:	f023 0317 	bic.w	r3, r3, #23
 8003aa4:	f043 0204 	orr.w	r2, r3, #4
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8003aac:	bf00      	nop
 8003aae:	370c      	adds	r7, #12
 8003ab0:	46bd      	mov	sp, r7
 8003ab2:	bc80      	pop	{r7}
 8003ab4:	4770      	bx	lr

08003ab6 <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 8003ab6:	b480      	push	{r7}
 8003ab8:	b083      	sub	sp, #12
 8003aba:	af00      	add	r7, sp, #0
 8003abc:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	689b      	ldr	r3, [r3, #8]
 8003ac2:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8003ac6:	f023 0317 	bic.w	r3, r3, #23
 8003aca:	f043 0210 	orr.w	r2, r3, #16
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 8003ad2:	bf00      	nop
 8003ad4:	370c      	adds	r7, #12
 8003ad6:	46bd      	mov	sp, r7
 8003ad8:	bc80      	pop	{r7}
 8003ada:	4770      	bx	lr

08003adc <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8003adc:	b480      	push	{r7}
 8003ade:	b083      	sub	sp, #12
 8003ae0:	af00      	add	r7, sp, #0
 8003ae2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	689b      	ldr	r3, [r3, #8]
 8003ae8:	f003 0304 	and.w	r3, r3, #4
 8003aec:	2b04      	cmp	r3, #4
 8003aee:	d101      	bne.n	8003af4 <LL_ADC_REG_IsConversionOngoing+0x18>
 8003af0:	2301      	movs	r3, #1
 8003af2:	e000      	b.n	8003af6 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8003af4:	2300      	movs	r3, #0
}
 8003af6:	4618      	mov	r0, r3
 8003af8:	370c      	adds	r7, #12
 8003afa:	46bd      	mov	sp, r7
 8003afc:	bc80      	pop	{r7}
 8003afe:	4770      	bx	lr

08003b00 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8003b00:	b580      	push	{r7, lr}
 8003b02:	b088      	sub	sp, #32
 8003b04:	af00      	add	r7, sp, #0
 8003b06:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003b08:	2300      	movs	r3, #0
 8003b0a:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR1 = 0UL;
 8003b0c:	2300      	movs	r3, #0
 8003b0e:	61bb      	str	r3, [r7, #24]
  uint32_t tmpCFGR2 = 0UL;
 8003b10:	2300      	movs	r3, #0
 8003b12:	617b      	str	r3, [r7, #20]
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8003b14:	2300      	movs	r3, #0
 8003b16:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	2b00      	cmp	r3, #0
 8003b1c:	d101      	bne.n	8003b22 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8003b1e:	2301      	movs	r3, #1
 8003b20:	e17e      	b.n	8003e20 <HAL_ADC_Init+0x320>
    assert_param(IS_ADC_RIGHT_BIT_SHIFT(hadc->Init.Oversampling.RightBitShift));
    assert_param(IS_ADC_TRIGGERED_OVERSAMPLING_MODE(hadc->Init.Oversampling.TriggeredMode));
  }
  assert_param(IS_ADC_TRIGGER_FREQ(hadc->Init.TriggerFrequencyMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	691b      	ldr	r3, [r3, #16]
 8003b26:	2b00      	cmp	r3, #0
  /* continuous mode is disabled.                                             */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003b2c:	2b00      	cmp	r3, #0
 8003b2e:	d109      	bne.n	8003b44 <HAL_ADC_Init+0x44>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8003b30:	6878      	ldr	r0, [r7, #4]
 8003b32:	f7fd fc91 	bl	8001458 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	2200      	movs	r2, #0
 8003b3a:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	2200      	movs	r2, #0
 8003b40:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	4618      	mov	r0, r3
 8003b4a:	f7ff ff44 	bl	80039d6 <LL_ADC_IsInternalRegulatorEnabled>
 8003b4e:	4603      	mov	r3, r0
 8003b50:	2b00      	cmp	r3, #0
 8003b52:	d115      	bne.n	8003b80 <HAL_ADC_Init+0x80>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	4618      	mov	r0, r3
 8003b5a:	f7ff ff18 	bl	800398e <LL_ADC_EnableInternalRegulator>
    /* Delay for ADC stabilization time */
    /* Wait loop initialization and execution */
    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003b5e:	4b9e      	ldr	r3, [pc, #632]	@ (8003dd8 <HAL_ADC_Init+0x2d8>)
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	099b      	lsrs	r3, r3, #6
 8003b64:	4a9d      	ldr	r2, [pc, #628]	@ (8003ddc <HAL_ADC_Init+0x2dc>)
 8003b66:	fba2 2303 	umull	r2, r3, r2, r3
 8003b6a:	099b      	lsrs	r3, r3, #6
 8003b6c:	3301      	adds	r3, #1
 8003b6e:	005b      	lsls	r3, r3, #1
 8003b70:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8003b72:	e002      	b.n	8003b7a <HAL_ADC_Init+0x7a>
    {
      wait_loop_index--;
 8003b74:	68fb      	ldr	r3, [r7, #12]
 8003b76:	3b01      	subs	r3, #1
 8003b78:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8003b7a:	68fb      	ldr	r3, [r7, #12]
 8003b7c:	2b00      	cmp	r3, #0
 8003b7e:	d1f9      	bne.n	8003b74 <HAL_ADC_Init+0x74>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	4618      	mov	r0, r3
 8003b86:	f7ff ff26 	bl	80039d6 <LL_ADC_IsInternalRegulatorEnabled>
 8003b8a:	4603      	mov	r3, r0
 8003b8c:	2b00      	cmp	r3, #0
 8003b8e:	d10d      	bne.n	8003bac <HAL_ADC_Init+0xac>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003b94:	f043 0210 	orr.w	r2, r3, #16
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003ba0:	f043 0201 	orr.w	r2, r3, #1
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8003ba8:	2301      	movs	r3, #1
 8003baa:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	4618      	mov	r0, r3
 8003bb2:	f7ff ff93 	bl	8003adc <LL_ADC_REG_IsConversionOngoing>
 8003bb6:	6138      	str	r0, [r7, #16]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003bbc:	f003 0310 	and.w	r3, r3, #16
 8003bc0:	2b00      	cmp	r3, #0
 8003bc2:	f040 8124 	bne.w	8003e0e <HAL_ADC_Init+0x30e>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8003bc6:	693b      	ldr	r3, [r7, #16]
 8003bc8:	2b00      	cmp	r3, #0
 8003bca:	f040 8120 	bne.w	8003e0e <HAL_ADC_Init+0x30e>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003bd2:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8003bd6:	f043 0202 	orr.w	r2, r3, #2
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	659a      	str	r2, [r3, #88]	@ 0x58
    /*  - DMA continuous request                                              */
    /*  - Trigger frequency mode                                              */
    /* Note: If low power mode AutoPowerOff is enabled, ADC enable            */
    /*       and disable phases are performed automatically by hardware       */
    /*       (in this case, flag ADC_FLAG_RDY is not set).                    */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	681b      	ldr	r3, [r3, #0]
 8003be2:	4618      	mov	r0, r3
 8003be4:	f7ff ff30 	bl	8003a48 <LL_ADC_IsEnabled>
 8003be8:	4603      	mov	r3, r0
 8003bea:	2b00      	cmp	r3, #0
 8003bec:	f040 80a7 	bne.w	8003d3e <HAL_ADC_Init+0x23e>
      /* without needing to reconfigure all other ADC groups/channels         */
      /* parameters):                                                         */
      /*   - internal measurement paths (VrefInt, ...)                        */
      /*     (set into HAL_ADC_ConfigChannel() )                              */

      tmpCFGR1 |= (hadc->Init.Resolution                                          |
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	689a      	ldr	r2, [r3, #8]
                   ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	7e1b      	ldrb	r3, [r3, #24]
 8003bf8:	039b      	lsls	r3, r3, #14
      tmpCFGR1 |= (hadc->Init.Resolution                                          |
 8003bfa:	431a      	orrs	r2, r3
                   ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	7e5b      	ldrb	r3, [r3, #25]
 8003c00:	03db      	lsls	r3, r3, #15
                   ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 8003c02:	431a      	orrs	r2, r3
                   ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	7e9b      	ldrb	r3, [r3, #26]
 8003c08:	035b      	lsls	r3, r3, #13
                   ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 8003c0a:	4313      	orrs	r3, r2
                   ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 8003c0c:	687a      	ldr	r2, [r7, #4]
 8003c0e:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8003c10:	2a00      	cmp	r2, #0
 8003c12:	d002      	beq.n	8003c1a <HAL_ADC_Init+0x11a>
 8003c14:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8003c18:	e000      	b.n	8003c1c <HAL_ADC_Init+0x11c>
 8003c1a:	2200      	movs	r2, #0
                   ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 8003c1c:	431a      	orrs	r2, r3
                   hadc->Init.DataAlign                                           |
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	68db      	ldr	r3, [r3, #12]
                   ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 8003c22:	431a      	orrs	r2, r3
                   ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	691b      	ldr	r3, [r3, #16]
 8003c28:	2b00      	cmp	r3, #0
 8003c2a:	da04      	bge.n	8003c36 <HAL_ADC_Init+0x136>
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	691b      	ldr	r3, [r3, #16]
 8003c30:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8003c34:	e001      	b.n	8003c3a <HAL_ADC_Init+0x13a>
 8003c36:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
                   hadc->Init.DataAlign                                           |
 8003c3a:	431a      	orrs	r2, r3
                   ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8003c42:	005b      	lsls	r3, r3, #1
                   ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 8003c44:	4313      	orrs	r3, r2
      tmpCFGR1 |= (hadc->Init.Resolution                                          |
 8003c46:	69ba      	ldr	r2, [r7, #24]
 8003c48:	4313      	orrs	r3, r2
 8003c4a:	61bb      	str	r3, [r7, #24]

      /* Update setting of discontinuous mode only if continuous mode is disabled */
      if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003c52:	2b01      	cmp	r3, #1
 8003c54:	d114      	bne.n	8003c80 <HAL_ADC_Init+0x180>
      {
        if (hadc->Init.ContinuousConvMode == DISABLE)
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	7e9b      	ldrb	r3, [r3, #26]
 8003c5a:	2b00      	cmp	r3, #0
 8003c5c:	d104      	bne.n	8003c68 <HAL_ADC_Init+0x168>
        {
          /* Enable the selected ADC group regular discontinuous mode */
          tmpCFGR1 |= ADC_CFGR1_DISCEN;
 8003c5e:	69bb      	ldr	r3, [r7, #24]
 8003c60:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003c64:	61bb      	str	r3, [r7, #24]
 8003c66:	e00b      	b.n	8003c80 <HAL_ADC_Init+0x180>
          /* ADC regular group discontinuous was intended to be enabled,        */
          /* but ADC regular group modes continuous and sequencer discontinuous */
          /* cannot be enabled simultaneously.                                  */

          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c6c:	f043 0220 	orr.w	r2, r3, #32
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003c78:	f043 0201 	orr.w	r2, r3, #1
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	65da      	str	r2, [r3, #92]	@ 0x5c
      /* Enable external trigger if trigger selection is different of software  */
      /* start.                                                                 */
      /* Note: This configuration keeps the hardware feature of parameter       */
      /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
      /*       software start.                                                  */
      if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c84:	2b00      	cmp	r3, #0
 8003c86:	d009      	beq.n	8003c9c <HAL_ADC_Init+0x19c>
      {
        tmpCFGR1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c8c:	f403 72e0 	and.w	r2, r3, #448	@ 0x1c0
                     hadc->Init.ExternalTrigConvEdge);
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
        tmpCFGR1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 8003c94:	4313      	orrs	r3, r2
 8003c96:	69ba      	ldr	r2, [r7, #24]
 8003c98:	4313      	orrs	r3, r2
 8003c9a:	61bb      	str	r3, [r7, #24]
      }

      /* Update ADC configuration register with previous settings */
      MODIFY_REG(hadc->Instance->CFGR1,
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	68db      	ldr	r3, [r3, #12]
 8003ca2:	f423 33fe 	bic.w	r3, r3, #130048	@ 0x1fc00
 8003ca6:	f423 73ff 	bic.w	r3, r3, #510	@ 0x1fe
 8003caa:	687a      	ldr	r2, [r7, #4]
 8003cac:	6812      	ldr	r2, [r2, #0]
 8003cae:	69b9      	ldr	r1, [r7, #24]
 8003cb0:	430b      	orrs	r3, r1
 8003cb2:	60d3      	str	r3, [r2, #12]
                 ADC_CFGR1_ALIGN   |
                 ADC_CFGR1_SCANDIR |
                 ADC_CFGR1_DMACFG,
                 tmpCFGR1);

      tmpCFGR2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	685b      	ldr	r3, [r3, #4]
 8003cb8:	f003 4240 	and.w	r2, r3, #3221225472	@ 0xc0000000
                   hadc->Init.TriggerFrequencyMode
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
      tmpCFGR2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8003cc0:	4313      	orrs	r3, r2
 8003cc2:	697a      	ldr	r2, [r7, #20]
 8003cc4:	4313      	orrs	r3, r2
 8003cc6:	617b      	str	r3, [r7, #20]
                  );

      if (hadc->Init.OversamplingMode == ENABLE)
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003cce:	2b01      	cmp	r3, #1
 8003cd0:	d111      	bne.n	8003cf6 <HAL_ADC_Init+0x1f6>
      {
        tmpCFGR2 |= (ADC_CFGR2_OVSE |
                     (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	685b      	ldr	r3, [r3, #4]
 8003cd6:	f003 4240 	and.w	r2, r3, #3221225472	@ 0xc0000000
                     hadc->Init.Oversampling.Ratio         |
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
                     (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8003cde:	431a      	orrs	r2, r3
                     hadc->Init.Oversampling.RightBitShift |
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
                     hadc->Init.Oversampling.Ratio         |
 8003ce4:	431a      	orrs	r2, r3
                     hadc->Init.Oversampling.TriggeredMode
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
                     hadc->Init.Oversampling.RightBitShift |
 8003cea:	431a      	orrs	r2, r3
        tmpCFGR2 |= (ADC_CFGR2_OVSE |
 8003cec:	697b      	ldr	r3, [r7, #20]
 8003cee:	4313      	orrs	r3, r2
 8003cf0:	f043 0301 	orr.w	r3, r3, #1
 8003cf4:	617b      	str	r3, [r7, #20]
                    );
      }

      MODIFY_REG(hadc->Instance->CFGR2,
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	681b      	ldr	r3, [r3, #0]
 8003cfa:	691a      	ldr	r2, [r3, #16]
 8003cfc:	4b38      	ldr	r3, [pc, #224]	@ (8003de0 <HAL_ADC_Init+0x2e0>)
 8003cfe:	4013      	ands	r3, r2
 8003d00:	687a      	ldr	r2, [r7, #4]
 8003d02:	6812      	ldr	r2, [r2, #0]
 8003d04:	6979      	ldr	r1, [r7, #20]
 8003d06:	430b      	orrs	r3, r1
 8003d08:	6113      	str	r3, [r2, #16]
                 ADC_CFGR2_TOVS,
                 tmpCFGR2);

      /* Configuration of ADC clock mode: asynchronous clock source           */
      /* with selectable prescaler.                                           */
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	685b      	ldr	r3, [r3, #4]
 8003d0e:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 8003d12:	d014      	beq.n	8003d3e <HAL_ADC_Init+0x23e>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	685b      	ldr	r3, [r3, #4]
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 8003d18:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003d1c:	d00f      	beq.n	8003d3e <HAL_ADC_Init+0x23e>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV4))
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	685b      	ldr	r3, [r3, #4]
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 8003d22:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8003d26:	d00a      	beq.n	8003d3e <HAL_ADC_Init+0x23e>
      {
        MODIFY_REG(ADC_COMMON->CCR,
 8003d28:	4b2e      	ldr	r3, [pc, #184]	@ (8003de4 <HAL_ADC_Init+0x2e4>)
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	f423 1270 	bic.w	r2, r3, #3932160	@ 0x3c0000
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	685b      	ldr	r3, [r3, #4]
 8003d34:	f403 1370 	and.w	r3, r3, #3932160	@ 0x3c0000
 8003d38:	492a      	ldr	r1, [pc, #168]	@ (8003de4 <HAL_ADC_Init+0x2e4>)
 8003d3a:	4313      	orrs	r3, r2
 8003d3c:	600b      	str	r3, [r1, #0]
                   hadc->Init.ClockPrescaler & ADC_CCR_PRESC);
      }
    }

    /* Channel sampling time configuration */
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1, hadc->Init.SamplingTimeCommon1);
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	6818      	ldr	r0, [r3, #0]
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003d46:	461a      	mov	r2, r3
 8003d48:	2100      	movs	r1, #0
 8003d4a:	f7ff fd76 	bl	800383a <LL_ADC_SetSamplingTimeCommonChannels>
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_2, hadc->Init.SamplingTimeCommon2);
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	6818      	ldr	r0, [r3, #0]
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003d56:	461a      	mov	r2, r3
 8003d58:	4923      	ldr	r1, [pc, #140]	@ (8003de8 <HAL_ADC_Init+0x2e8>)
 8003d5a:	f7ff fd6e 	bl	800383a <LL_ADC_SetSamplingTimeCommonChannels>
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */
    /*   Channels must be configured into each rank using function            */
    /*   "HAL_ADC_ConfigChannel()".                                           */
    if (hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	691b      	ldr	r3, [r3, #16]
 8003d62:	2b00      	cmp	r3, #0
 8003d64:	d108      	bne.n	8003d78 <HAL_ADC_Init+0x278>
    {
      /* Set sequencer scan length by clearing ranks above rank 1             */
      /* and do not modify rank 1 value.                                      */
      SET_BIT(hadc->Instance->CHSELR,
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	f062 020f 	orn	r2, r2, #15
 8003d74:	629a      	str	r2, [r3, #40]	@ 0x28
 8003d76:	e017      	b.n	8003da8 <HAL_ADC_Init+0x2a8>
              ADC_CHSELR_SQ2_TO_SQ8);
    }
    else if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	691b      	ldr	r3, [r3, #16]
 8003d7c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003d80:	d112      	bne.n	8003da8 <HAL_ADC_Init+0x2a8>
      /*          therefore after the first call of "HAL_ADC_Init()",       */
      /*          each rank corresponding to parameter "NbrOfConversion"    */
      /*          must be set using "HAL_ADC_ConfigChannel()".              */
      /*  - Set sequencer scan length by clearing ranks above maximum rank  */
      /*    and do not modify other ranks value.                            */
      MODIFY_REG(hadc->Instance->CHSELR,
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	69db      	ldr	r3, [r3, #28]
 8003d8c:	3b01      	subs	r3, #1
 8003d8e:	009b      	lsls	r3, r3, #2
 8003d90:	f003 031c 	and.w	r3, r3, #28
 8003d94:	f06f 020f 	mvn.w	r2, #15
 8003d98:	fa02 f103 	lsl.w	r1, r2, r3
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	430a      	orrs	r2, r1
 8003da6:	629a      	str	r2, [r3, #40]	@ 0x28
      /* Nothing to do */
    }

    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core peripheral clocking.        */
    if(LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	2100      	movs	r1, #0
 8003dae:	4618      	mov	r0, r3
 8003db0:	f7ff fd61 	bl	8003876 <LL_ADC_GetSamplingTimeCommonChannels>
 8003db4:	4602      	mov	r2, r0
      == hadc->Init.SamplingTimeCommon1)
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    if(LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8003dba:	429a      	cmp	r2, r3
 8003dbc:	d116      	bne.n	8003dec <HAL_ADC_Init+0x2ec>
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	2200      	movs	r2, #0
 8003dc2:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003dc8:	f023 0303 	bic.w	r3, r3, #3
 8003dcc:	f043 0201 	orr.w	r2, r3, #1
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	659a      	str	r2, [r3, #88]	@ 0x58
    if(LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8003dd4:	e023      	b.n	8003e1e <HAL_ADC_Init+0x31e>
 8003dd6:	bf00      	nop
 8003dd8:	20000014 	.word	0x20000014
 8003ddc:	053e2d63 	.word	0x053e2d63
 8003de0:	1ffffc02 	.word	0x1ffffc02
 8003de4:	40012708 	.word	0x40012708
 8003de8:	03ffff04 	.word	0x03ffff04
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003df0:	f023 0312 	bic.w	r3, r3, #18
 8003df4:	f043 0210 	orr.w	r2, r3, #16
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	659a      	str	r2, [r3, #88]	@ 0x58
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003e00:	f043 0201 	orr.w	r2, r3, #1
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	65da      	str	r2, [r3, #92]	@ 0x5c

      tmp_hal_status = HAL_ERROR;
 8003e08:	2301      	movs	r3, #1
 8003e0a:	77fb      	strb	r3, [r7, #31]
    if(LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8003e0c:	e007      	b.n	8003e1e <HAL_ADC_Init+0x31e>

  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003e12:	f043 0210 	orr.w	r2, r3, #16
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8003e1a:	2301      	movs	r3, #1
 8003e1c:	77fb      	strb	r3, [r7, #31]
  }

  return tmp_hal_status;
 8003e1e:	7ffb      	ldrb	r3, [r7, #31]
}
 8003e20:	4618      	mov	r0, r3
 8003e22:	3720      	adds	r7, #32
 8003e24:	46bd      	mov	sp, r7
 8003e26:	bd80      	pop	{r7, pc}

08003e28 <HAL_ADC_DeInit>:
  *         common group is still running.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_DeInit(ADC_HandleTypeDef *hadc)
{
 8003e28:	b580      	push	{r7, lr}
 8003e2a:	b084      	sub	sp, #16
 8003e2c:	af00      	add	r7, sp, #0
 8003e2e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;

  /* Check ADC handle */
  if (hadc == NULL)
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	2b00      	cmp	r3, #0
 8003e34:	d101      	bne.n	8003e3a <HAL_ADC_DeInit+0x12>
  {
    return HAL_ERROR;
 8003e36:	2301      	movs	r3, #1
 8003e38:	e07a      	b.n	8003f30 <HAL_ADC_DeInit+0x108>

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL);
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003e3e:	f043 0202 	orr.w	r2, r3, #2
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Stop potential conversion on going, on regular group */
  tmp_hal_status = ADC_ConversionStop(hadc);
 8003e46:	6878      	ldr	r0, [r7, #4]
 8003e48:	f000 face 	bl	80043e8 <ADC_ConversionStop>
 8003e4c:	4603      	mov	r3, r0
 8003e4e:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 8003e50:	7bfb      	ldrb	r3, [r7, #15]
 8003e52:	2b00      	cmp	r3, #0
 8003e54:	d10f      	bne.n	8003e76 <HAL_ADC_DeInit+0x4e>
  {
    /* Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 8003e56:	6878      	ldr	r0, [r7, #4]
 8003e58:	f000 fb92 	bl	8004580 <ADC_Disable>
 8003e5c:	4603      	mov	r3, r0
 8003e5e:	73fb      	strb	r3, [r7, #15]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 8003e60:	7bfb      	ldrb	r3, [r7, #15]
 8003e62:	2b00      	cmp	r3, #0
 8003e64:	d102      	bne.n	8003e6c <HAL_ADC_DeInit+0x44>
    {
      /* Change ADC state */
      hadc->State = HAL_ADC_STATE_READY;
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	2201      	movs	r2, #1
 8003e6a:	659a      	str	r2, [r3, #88]	@ 0x58
    }

    /* Disable ADC internal voltage regulator */
    LL_ADC_DisableInternalRegulator(hadc->Instance);
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	4618      	mov	r0, r3
 8003e72:	f7ff fd9f 	bl	80039b4 <LL_ADC_DisableInternalRegulator>
  /*       in HAL_ADC_MspDeInit() to reset the ADC peripheral using           */
  /*       system RCC hard reset.                                             */

  /* ========== Reset ADC registers ========== */
  /* Reset register IER */
  __HAL_ADC_DISABLE_IT(hadc, (ADC_IT_AWD3  | ADC_IT_AWD2 |
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	685b      	ldr	r3, [r3, #4]
 8003e7c:	687a      	ldr	r2, [r7, #4]
 8003e7e:	6812      	ldr	r2, [r2, #0]
 8003e80:	f423 7367 	bic.w	r3, r3, #924	@ 0x39c
 8003e84:	f023 0303 	bic.w	r3, r3, #3
 8003e88:	6053      	str	r3, [r2, #4]
                              ADC_IT_AWD1  | ADC_IT_OVR  |
                              ADC_IT_EOS   | ADC_IT_EOC  |
                              ADC_IT_EOSMP | ADC_IT_RDY));

  /* Reset register ISR */
  __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_AWD3  | ADC_FLAG_AWD2 |
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	681b      	ldr	r3, [r3, #0]
 8003e8e:	f240 329f 	movw	r2, #927	@ 0x39f
 8003e92:	601a      	str	r2, [r3, #0]
  /* Reset register CR */
  /* Bits ADC_CR_ADCAL, ADC_CR_ADSTP, ADC_CR_ADSTART are in access mode     */
  /* "read-set": no direct reset applicable.                                */

  /* Reset register CFGR1 */
  hadc->Instance->CFGR1 &= ~(ADC_CFGR1_AWD1CH   | ADC_CFGR1_AWD1EN  | ADC_CFGR1_AWD1SGL | ADC_CFGR1_DISCEN |
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	68d9      	ldr	r1, [r3, #12]
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	681a      	ldr	r2, [r3, #0]
 8003e9e:	4b26      	ldr	r3, [pc, #152]	@ (8003f38 <HAL_ADC_DeInit+0x110>)
 8003ea0:	400b      	ands	r3, r1
 8003ea2:	60d3      	str	r3, [r2, #12]
                             ADC_CFGR1_AUTOFF  | ADC_CFGR1_WAIT   | ADC_CFGR1_CONT   | ADC_CFGR1_OVRMOD |
                             ADC_CFGR1_EXTEN   | ADC_CFGR1_EXTSEL | ADC_CFGR1_ALIGN  | ADC_CFGR1_RES    |
                             ADC_CFGR1_SCANDIR | ADC_CFGR1_DMACFG | ADC_CFGR1_DMAEN);

  /* Reset register SMPR */
  hadc->Instance->SMPR &= ~ADC_SMPR_SMP1;
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	695a      	ldr	r2, [r3, #20]
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	f022 0207 	bic.w	r2, r2, #7
 8003eb2:	615a      	str	r2, [r3, #20]

  /* Reset register CHSELR */
  hadc->Instance->CHSELR &= ~(ADC_CHSELR_SQ_ALL);
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	2200      	movs	r2, #0
 8003ec0:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset register DR */
  /* bits in access mode read only, no direct reset applicable */

  /* Reset registers AWDxTR */
  hadc->Instance->AWD1TR &= ~(ADC_AWD1TR_HT1 | ADC_AWD1TR_LT1);
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	681b      	ldr	r3, [r3, #0]
 8003ec6:	6a1a      	ldr	r2, [r3, #32]
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	f002 22f0 	and.w	r2, r2, #4026593280	@ 0xf000f000
 8003ed0:	621a      	str	r2, [r3, #32]
  hadc->Instance->AWD2TR &= ~(ADC_AWD2TR_HT2 | ADC_AWD2TR_LT2);
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	f002 22f0 	and.w	r2, r2, #4026593280	@ 0xf000f000
 8003ee0:	625a      	str	r2, [r3, #36]	@ 0x24
  hadc->Instance->AWD3TR &= ~(ADC_AWD3TR_HT3 | ADC_AWD3TR_LT3);
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	f002 22f0 	and.w	r2, r2, #4026593280	@ 0xf000f000
 8003ef0:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset register CFGR2 */
  /* Note: CFGR2 reset done at the end of de-initialization due to          */
  /*       clock source reset                                               */
  /* Note: Update of ADC clock mode is conditioned to ADC state disabled:   */
  /*       already done above.                                              */
  hadc->Instance->CFGR2 &= ~ADC_CFGR2_CKMODE;
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	681b      	ldr	r3, [r3, #0]
 8003ef6:	691a      	ldr	r2, [r3, #16]
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	f022 4240 	bic.w	r2, r2, #3221225472	@ 0xc0000000
 8003f00:	611a      	str	r2, [r3, #16]

  /* Reset register CCR */
  ADC_COMMON->CCR &= ~(ADC_CCR_VBATEN | ADC_CCR_TSEN | ADC_CCR_VREFEN | ADC_CCR_PRESC);
 8003f02:	4b0e      	ldr	r3, [pc, #56]	@ (8003f3c <HAL_ADC_DeInit+0x114>)
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	4a0d      	ldr	r2, [pc, #52]	@ (8003f3c <HAL_ADC_DeInit+0x114>)
 8003f08:	f023 73fe 	bic.w	r3, r3, #33292288	@ 0x1fc0000
 8003f0c:	6013      	str	r3, [r2, #0]

  /* DeInit the low level hardware */
  hadc->MspDeInitCallback(hadc);
#else
  /* DeInit the low level hardware */
  HAL_ADC_MspDeInit(hadc);
 8003f0e:	6878      	ldr	r0, [r7, #4]
 8003f10:	f7fd face 	bl	80014b0 <HAL_ADC_MspDeInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

  /* Reset HAL ADC handle variable */
  hadc->ADCGroupRegularSequencerRanks = 0x00000000UL;
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	2200      	movs	r2, #0
 8003f18:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Set ADC error code to none */
  ADC_CLEAR_ERRORCODE(hadc);
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	2200      	movs	r2, #0
 8003f1e:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Set ADC state */
  hadc->State = HAL_ADC_STATE_RESET;
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	2200      	movs	r2, #0
 8003f24:	659a      	str	r2, [r3, #88]	@ 0x58

  __HAL_UNLOCK(hadc);
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	2200      	movs	r2, #0
 8003f2a:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  return tmp_hal_status;
 8003f2e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003f30:	4618      	mov	r0, r3
 8003f32:	3710      	adds	r7, #16
 8003f34:	46bd      	mov	sp, r7
 8003f36:	bd80      	pop	{r7, pc}
 8003f38:	833e0200 	.word	0x833e0200
 8003f3c:	40012708 	.word	0x40012708

08003f40 <HAL_ADC_Start>:
  * @note   Interruptions enabled in this function: None.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8003f40:	b580      	push	{r7, lr}
 8003f42:	b084      	sub	sp, #16
 8003f44:	af00      	add	r7, sp, #0
 8003f46:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	4618      	mov	r0, r3
 8003f4e:	f7ff fdc5 	bl	8003adc <LL_ADC_REG_IsConversionOngoing>
 8003f52:	4603      	mov	r3, r0
 8003f54:	2b00      	cmp	r3, #0
 8003f56:	d132      	bne.n	8003fbe <HAL_ADC_Start+0x7e>
  {
    __HAL_LOCK(hadc);
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8003f5e:	2b01      	cmp	r3, #1
 8003f60:	d101      	bne.n	8003f66 <HAL_ADC_Start+0x26>
 8003f62:	2302      	movs	r3, #2
 8003f64:	e02e      	b.n	8003fc4 <HAL_ADC_Start+0x84>
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	2201      	movs	r2, #1
 8003f6a:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8003f6e:	6878      	ldr	r0, [r7, #4]
 8003f70:	f000 fa80 	bl	8004474 <ADC_Enable>
 8003f74:	4603      	mov	r3, r0
 8003f76:	73fb      	strb	r3, [r7, #15]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8003f78:	7bfb      	ldrb	r3, [r7, #15]
 8003f7a:	2b00      	cmp	r3, #0
 8003f7c:	d11a      	bne.n	8003fb4 <HAL_ADC_Start+0x74>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003f82:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8003f86:	f023 0301 	bic.w	r3, r3, #1
 8003f8a:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	659a      	str	r2, [r3, #88]	@ 0x58
                        HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP,
                        HAL_ADC_STATE_REG_BUSY);

      /* Set ADC error code */
      /* Reset all ADC error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	2200      	movs	r2, #0
 8003f96:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	221c      	movs	r2, #28
 8003f9e:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	2200      	movs	r2, #0
 8003fa4:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      /* Start ADC group regular conversion */
      LL_ADC_REG_StartConversion(hadc->Instance);
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	4618      	mov	r0, r3
 8003fae:	f7ff fd6f 	bl	8003a90 <LL_ADC_REG_StartConversion>
 8003fb2:	e006      	b.n	8003fc2 <HAL_ADC_Start+0x82>
    }
    else
    {
      __HAL_UNLOCK(hadc);
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	2200      	movs	r2, #0
 8003fb8:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
 8003fbc:	e001      	b.n	8003fc2 <HAL_ADC_Start+0x82>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8003fbe:	2302      	movs	r3, #2
 8003fc0:	73fb      	strb	r3, [r7, #15]
  }

  return tmp_hal_status;
 8003fc2:	7bfb      	ldrb	r3, [r7, #15]
}
 8003fc4:	4618      	mov	r0, r3
 8003fc6:	3710      	adds	r7, #16
 8003fc8:	46bd      	mov	sp, r7
 8003fca:	bd80      	pop	{r7, pc}

08003fcc <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 8003fcc:	b580      	push	{r7, lr}
 8003fce:	b084      	sub	sp, #16
 8003fd0:	af00      	add	r7, sp, #0
 8003fd2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  __HAL_LOCK(hadc);
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8003fda:	2b01      	cmp	r3, #1
 8003fdc:	d101      	bne.n	8003fe2 <HAL_ADC_Stop+0x16>
 8003fde:	2302      	movs	r3, #2
 8003fe0:	e022      	b.n	8004028 <HAL_ADC_Stop+0x5c>
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	2201      	movs	r2, #1
 8003fe6:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* 1. Stop potential conversion on going, on ADC group regular */
  tmp_hal_status = ADC_ConversionStop(hadc);
 8003fea:	6878      	ldr	r0, [r7, #4]
 8003fec:	f000 f9fc 	bl	80043e8 <ADC_ConversionStop>
 8003ff0:	4603      	mov	r3, r0
 8003ff2:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 8003ff4:	7bfb      	ldrb	r3, [r7, #15]
 8003ff6:	2b00      	cmp	r3, #0
 8003ff8:	d111      	bne.n	800401e <HAL_ADC_Stop+0x52>
  {
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 8003ffa:	6878      	ldr	r0, [r7, #4]
 8003ffc:	f000 fac0 	bl	8004580 <ADC_Disable>
 8004000:	4603      	mov	r3, r0
 8004002:	73fb      	strb	r3, [r7, #15]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 8004004:	7bfb      	ldrb	r3, [r7, #15]
 8004006:	2b00      	cmp	r3, #0
 8004008:	d109      	bne.n	800401e <HAL_ADC_Stop+0x52>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800400e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004012:	f023 0301 	bic.w	r3, r3, #1
 8004016:	f043 0201 	orr.w	r2, r3, #1
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	659a      	str	r2, [r3, #88]	@ 0x58
                        HAL_ADC_STATE_REG_BUSY,
                        HAL_ADC_STATE_READY);
    }
  }

  __HAL_UNLOCK(hadc);
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	2200      	movs	r2, #0
 8004022:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  return tmp_hal_status;
 8004026:	7bfb      	ldrb	r3, [r7, #15]
}
 8004028:	4618      	mov	r0, r3
 800402a:	3710      	adds	r7, #16
 800402c:	46bd      	mov	sp, r7
 800402e:	bd80      	pop	{r7, pc}

08004030 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8004030:	b580      	push	{r7, lr}
 8004032:	b084      	sub	sp, #16
 8004034:	af00      	add	r7, sp, #0
 8004036:	6078      	str	r0, [r7, #4]
 8004038:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	695b      	ldr	r3, [r3, #20]
 800403e:	2b08      	cmp	r3, #8
 8004040:	d102      	bne.n	8004048 <HAL_ADC_PollForConversion+0x18>
  {
    tmp_flag_end = ADC_FLAG_EOS;
 8004042:	2308      	movs	r3, #8
 8004044:	60fb      	str	r3, [r7, #12]
 8004046:	e010      	b.n	800406a <HAL_ADC_PollForConversion+0x3a>
    /* each conversion:                                                       */
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
    if ((hadc->Instance->CFGR1 & ADC_CFGR1_DMAEN) != 0UL)
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	68db      	ldr	r3, [r3, #12]
 800404e:	f003 0301 	and.w	r3, r3, #1
 8004052:	2b00      	cmp	r3, #0
 8004054:	d007      	beq.n	8004066 <HAL_ADC_PollForConversion+0x36>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800405a:	f043 0220 	orr.w	r2, r3, #32
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	659a      	str	r2, [r3, #88]	@ 0x58

      return HAL_ERROR;
 8004062:	2301      	movs	r3, #1
 8004064:	e077      	b.n	8004156 <HAL_ADC_PollForConversion+0x126>
    }
    else
    {
      tmp_flag_end = (ADC_FLAG_EOC);
 8004066:	2304      	movs	r3, #4
 8004068:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 800406a:	f7fe fb37 	bl	80026dc <HAL_GetTick>
 800406e:	60b8      	str	r0, [r7, #8]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_flag_end) == 0UL)
 8004070:	e021      	b.n	80040b6 <HAL_ADC_PollForConversion+0x86>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8004072:	683b      	ldr	r3, [r7, #0]
 8004074:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004078:	d01d      	beq.n	80040b6 <HAL_ADC_PollForConversion+0x86>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 800407a:	f7fe fb2f 	bl	80026dc <HAL_GetTick>
 800407e:	4602      	mov	r2, r0
 8004080:	68bb      	ldr	r3, [r7, #8]
 8004082:	1ad3      	subs	r3, r2, r3
 8004084:	683a      	ldr	r2, [r7, #0]
 8004086:	429a      	cmp	r2, r3
 8004088:	d302      	bcc.n	8004090 <HAL_ADC_PollForConversion+0x60>
 800408a:	683b      	ldr	r3, [r7, #0]
 800408c:	2b00      	cmp	r3, #0
 800408e:	d112      	bne.n	80040b6 <HAL_ADC_PollForConversion+0x86>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_flag_end) == 0UL)
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	681a      	ldr	r2, [r3, #0]
 8004096:	68fb      	ldr	r3, [r7, #12]
 8004098:	4013      	ands	r3, r2
 800409a:	2b00      	cmp	r3, #0
 800409c:	d10b      	bne.n	80040b6 <HAL_ADC_PollForConversion+0x86>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80040a2:	f043 0204 	orr.w	r2, r3, #4
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	659a      	str	r2, [r3, #88]	@ 0x58

          __HAL_UNLOCK(hadc);
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	2200      	movs	r2, #0
 80040ae:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

          return HAL_TIMEOUT;
 80040b2:	2303      	movs	r3, #3
 80040b4:	e04f      	b.n	8004156 <HAL_ADC_PollForConversion+0x126>
  while ((hadc->Instance->ISR & tmp_flag_end) == 0UL)
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	681b      	ldr	r3, [r3, #0]
 80040ba:	681a      	ldr	r2, [r3, #0]
 80040bc:	68fb      	ldr	r3, [r7, #12]
 80040be:	4013      	ands	r3, r2
 80040c0:	2b00      	cmp	r3, #0
 80040c2:	d0d6      	beq.n	8004072 <HAL_ADC_PollForConversion+0x42>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80040c8:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	681b      	ldr	r3, [r3, #0]
 80040d4:	4618      	mov	r0, r3
 80040d6:	f7ff fbe6 	bl	80038a6 <LL_ADC_REG_IsTriggerSourceSWStart>
 80040da:	4603      	mov	r3, r0
 80040dc:	2b00      	cmp	r3, #0
 80040de:	d031      	beq.n	8004144 <HAL_ADC_PollForConversion+0x114>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	7e9b      	ldrb	r3, [r3, #26]
 80040e4:	2b00      	cmp	r3, #0
 80040e6:	d12d      	bne.n	8004144 <HAL_ADC_PollForConversion+0x114>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	681b      	ldr	r3, [r3, #0]
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	f003 0308 	and.w	r3, r3, #8
 80040f2:	2b08      	cmp	r3, #8
 80040f4:	d126      	bne.n	8004144 <HAL_ADC_PollForConversion+0x114>
    {
      /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit             */
      /* ADSTART==0 (no conversion on going)                                  */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	4618      	mov	r0, r3
 80040fc:	f7ff fcee 	bl	8003adc <LL_ADC_REG_IsConversionOngoing>
 8004100:	4603      	mov	r3, r0
 8004102:	2b00      	cmp	r3, #0
 8004104:	d112      	bne.n	800412c <HAL_ADC_PollForConversion+0xfc>
      {
        /* Disable ADC end of single conversion interrupt on group regular */
        /* Note: Overrun interrupt was enabled with EOC interrupt in          */
        /* HAL_Start_IT(), but is not disabled here because can be used       */
        /* by overrun IRQ process below.                                      */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	685a      	ldr	r2, [r3, #4]
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	f022 020c 	bic.w	r2, r2, #12
 8004114:	605a      	str	r2, [r3, #4]

        /* Set ADC state */
        ADC_STATE_CLR_SET(hadc->State,
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800411a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800411e:	f023 0301 	bic.w	r3, r3, #1
 8004122:	f043 0201 	orr.w	r2, r3, #1
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	659a      	str	r2, [r3, #88]	@ 0x58
 800412a:	e00b      	b.n	8004144 <HAL_ADC_PollForConversion+0x114>
                          HAL_ADC_STATE_READY);
      }
      else
      {
        /* Change ADC state to error state */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004130:	f043 0220 	orr.w	r2, r3, #32
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	659a      	str	r2, [r3, #88]	@ 0x58

        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800413c:	f043 0201 	orr.w	r2, r3, #1
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Clear end of conversion flag of regular group if low power feature       */
  /* "LowPowerAutoWait " is disabled, to not interfere with this feature      */
  /* until data register is read using function HAL_ADC_GetValue().           */
  if (hadc->Init.LowPowerAutoWait == DISABLE)
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	7e1b      	ldrb	r3, [r3, #24]
 8004148:	2b00      	cmp	r3, #0
 800414a:	d103      	bne.n	8004154 <HAL_ADC_PollForConversion+0x124>
  {
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	220c      	movs	r2, #12
 8004152:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004154:	2300      	movs	r3, #0
}
 8004156:	4618      	mov	r0, r3
 8004158:	3710      	adds	r7, #16
 800415a:	46bd      	mov	sp, r7
 800415c:	bd80      	pop	{r7, pc}

0800415e <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 800415e:	b480      	push	{r7}
 8004160:	b083      	sub	sp, #12
 8004162:	af00      	add	r7, sp, #0
 8004164:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 800416c:	4618      	mov	r0, r3
 800416e:	370c      	adds	r7, #12
 8004170:	46bd      	mov	sp, r7
 8004172:	bc80      	pop	{r7}
 8004174:	4770      	bx	lr
	...

08004178 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *pConfig)
{
 8004178:	b580      	push	{r7, lr}
 800417a:	b088      	sub	sp, #32
 800417c:	af00      	add	r7, sp, #0
 800417e:	6078      	str	r0, [r7, #4]
 8004180:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004182:	2300      	movs	r3, #0
 8004184:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8004186:	2300      	movs	r3, #0
 8004188:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CHANNEL(pConfig->Channel));
  assert_param(IS_ADC_SAMPLING_TIME_COMMON(pConfig->SamplingTime));

  if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	691b      	ldr	r3, [r3, #16]
 800418e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
    assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));

    assert_param(IS_ADC_REGULAR_RANK(pConfig->Rank));
  }

  __HAL_LOCK(hadc);
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8004198:	2b01      	cmp	r3, #1
 800419a:	d101      	bne.n	80041a0 <HAL_ADC_ConfigChannel+0x28>
 800419c:	2302      	movs	r3, #2
 800419e:	e110      	b.n	80043c2 <HAL_ADC_ConfigChannel+0x24a>
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	2201      	movs	r2, #1
 80041a4:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	4618      	mov	r0, r3
 80041ae:	f7ff fc95 	bl	8003adc <LL_ADC_REG_IsConversionOngoing>
 80041b2:	4603      	mov	r3, r0
 80041b4:	2b00      	cmp	r3, #0
 80041b6:	f040 80f7 	bne.w	80043a8 <HAL_ADC_ConfigChannel+0x230>
    /* If sequencer set to not fully configurable with channel rank set to    */
    /* none, remove the channel from the sequencer.                           */
    /* Otherwise (sequencer set to fully configurable or to to not fully      */
    /* configurable with channel rank to be set), configure the selected      */
    /* channel.                                                               */
    if (pConfig->Rank != ADC_RANK_NONE)
 80041ba:	683b      	ldr	r3, [r7, #0]
 80041bc:	685b      	ldr	r3, [r3, #4]
 80041be:	2b02      	cmp	r3, #2
 80041c0:	f000 80b1 	beq.w	8004326 <HAL_ADC_ConfigChannel+0x1ae>
      /* Note: ADC channel configuration requires few ADC clock cycles        */
      /*       to be ready. Processing of ADC settings in this function       */
      /*       induce that a specific wait time is not necessary.             */
      /*       For more details on ADC channel configuration ready,           */
      /*       refer to function "LL_ADC_IsActiveFlag_CCRDY()".               */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	691b      	ldr	r3, [r3, #16]
 80041c8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80041cc:	d004      	beq.n	80041d8 <HAL_ADC_ConfigChannel+0x60>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 80041d2:	4a7e      	ldr	r2, [pc, #504]	@ (80043cc <HAL_ADC_ConfigChannel+0x254>)
 80041d4:	4293      	cmp	r3, r2
 80041d6:	d108      	bne.n	80041ea <HAL_ADC_ConfigChannel+0x72>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Set the channel by enabling the corresponding bitfield.            */
        LL_ADC_REG_SetSequencerChAdd(hadc->Instance, pConfig->Channel);
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	681a      	ldr	r2, [r3, #0]
 80041dc:	683b      	ldr	r3, [r7, #0]
 80041de:	681b      	ldr	r3, [r3, #0]
 80041e0:	4619      	mov	r1, r3
 80041e2:	4610      	mov	r0, r2
 80041e4:	f7ff fb92 	bl	800390c <LL_ADC_REG_SetSequencerChAdd>
 80041e8:	e041      	b.n	800426e <HAL_ADC_ConfigChannel+0xf6>
      {
        /* Sequencer set to fully configurable:                               */
        /* Set the channel by entering it into the selected rank.             */

        /* Memorize the channel set into variable in HAL ADC handle */
        MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80041ee:	683b      	ldr	r3, [r7, #0]
 80041f0:	685b      	ldr	r3, [r3, #4]
 80041f2:	f003 031f 	and.w	r3, r3, #31
 80041f6:	210f      	movs	r1, #15
 80041f8:	fa01 f303 	lsl.w	r3, r1, r3
 80041fc:	43db      	mvns	r3, r3
 80041fe:	401a      	ands	r2, r3
 8004200:	683b      	ldr	r3, [r7, #0]
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	f3c3 0311 	ubfx	r3, r3, #0, #18
 8004208:	2b00      	cmp	r3, #0
 800420a:	d105      	bne.n	8004218 <HAL_ADC_ConfigChannel+0xa0>
 800420c:	683b      	ldr	r3, [r7, #0]
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	0e9b      	lsrs	r3, r3, #26
 8004212:	f003 031f 	and.w	r3, r3, #31
 8004216:	e011      	b.n	800423c <HAL_ADC_ConfigChannel+0xc4>
 8004218:	683b      	ldr	r3, [r7, #0]
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	613b      	str	r3, [r7, #16]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800421e:	693b      	ldr	r3, [r7, #16]
 8004220:	fa93 f3a3 	rbit	r3, r3
 8004224:	60fb      	str	r3, [r7, #12]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8004226:	68fb      	ldr	r3, [r7, #12]
 8004228:	617b      	str	r3, [r7, #20]
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 800422a:	697b      	ldr	r3, [r7, #20]
 800422c:	2b00      	cmp	r3, #0
 800422e:	d101      	bne.n	8004234 <HAL_ADC_ConfigChannel+0xbc>
  {
    return 32U;
 8004230:	2320      	movs	r3, #32
 8004232:	e003      	b.n	800423c <HAL_ADC_ConfigChannel+0xc4>
  }
  return __builtin_clz(value);
 8004234:	697b      	ldr	r3, [r7, #20]
 8004236:	fab3 f383 	clz	r3, r3
 800423a:	b2db      	uxtb	r3, r3
 800423c:	6839      	ldr	r1, [r7, #0]
 800423e:	6849      	ldr	r1, [r1, #4]
 8004240:	f001 011f 	and.w	r1, r1, #31
 8004244:	408b      	lsls	r3, r1
 8004246:	431a      	orrs	r2, r3
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	661a      	str	r2, [r3, #96]	@ 0x60

        /* If the selected rank is below ADC group regular sequencer length,  */
        /* apply the configuration in ADC register.                           */
        /* Note: Otherwise, configuration is not applied.                     */
        /*       To apply it, parameter'NbrOfConversion' must be increased.   */
        if (((pConfig->Rank >> 2UL) + 1UL) <= hadc->Init.NbrOfConversion)
 800424c:	683b      	ldr	r3, [r7, #0]
 800424e:	685b      	ldr	r3, [r3, #4]
 8004250:	089b      	lsrs	r3, r3, #2
 8004252:	1c5a      	adds	r2, r3, #1
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	69db      	ldr	r3, [r3, #28]
 8004258:	429a      	cmp	r2, r3
 800425a:	d808      	bhi.n	800426e <HAL_ADC_ConfigChannel+0xf6>
        {
          LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	6818      	ldr	r0, [r3, #0]
 8004260:	683b      	ldr	r3, [r7, #0]
 8004262:	6859      	ldr	r1, [r3, #4]
 8004264:	683b      	ldr	r3, [r7, #0]
 8004266:	681b      	ldr	r3, [r3, #0]
 8004268:	461a      	mov	r2, r3
 800426a:	f7ff fb2e 	bl	80038ca <LL_ADC_REG_SetSequencerRanks>
        }
      }

      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	6818      	ldr	r0, [r3, #0]
 8004272:	683b      	ldr	r3, [r7, #0]
 8004274:	6819      	ldr	r1, [r3, #0]
 8004276:	683b      	ldr	r3, [r7, #0]
 8004278:	689b      	ldr	r3, [r3, #8]
 800427a:	461a      	mov	r2, r3
 800427c:	f7ff fb6b 	bl	8003956 <LL_ADC_SetChannelSamplingTime>
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8004280:	683b      	ldr	r3, [r7, #0]
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	2b00      	cmp	r3, #0
 8004286:	f280 8097 	bge.w	80043b8 <HAL_ADC_ConfigChannel+0x240>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800428a:	4851      	ldr	r0, [pc, #324]	@ (80043d0 <HAL_ADC_ConfigChannel+0x258>)
 800428c:	f7ff fac8 	bl	8003820 <LL_ADC_GetCommonPathInternalCh>
 8004290:	61b8      	str	r0, [r7, #24]

        /* If the requested internal measurement path has already been enabled,   */
        /* bypass the configuration processing.                                   */
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8004292:	683b      	ldr	r3, [r7, #0]
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	4a4f      	ldr	r2, [pc, #316]	@ (80043d4 <HAL_ADC_ConfigChannel+0x25c>)
 8004298:	4293      	cmp	r3, r2
 800429a:	d120      	bne.n	80042de <HAL_ADC_ConfigChannel+0x166>
            ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 800429c:	69bb      	ldr	r3, [r7, #24]
 800429e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 80042a2:	2b00      	cmp	r3, #0
 80042a4:	d11b      	bne.n	80042de <HAL_ADC_ConfigChannel+0x166>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80042a6:	69bb      	ldr	r3, [r7, #24]
 80042a8:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80042ac:	4619      	mov	r1, r3
 80042ae:	4848      	ldr	r0, [pc, #288]	@ (80043d0 <HAL_ADC_ConfigChannel+0x258>)
 80042b0:	f7ff faa4 	bl	80037fc <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80042b4:	4b48      	ldr	r3, [pc, #288]	@ (80043d8 <HAL_ADC_ConfigChannel+0x260>)
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	099b      	lsrs	r3, r3, #6
 80042ba:	4a48      	ldr	r2, [pc, #288]	@ (80043dc <HAL_ADC_ConfigChannel+0x264>)
 80042bc:	fba2 2303 	umull	r2, r3, r2, r3
 80042c0:	099b      	lsrs	r3, r3, #6
 80042c2:	1c5a      	adds	r2, r3, #1
 80042c4:	4613      	mov	r3, r2
 80042c6:	005b      	lsls	r3, r3, #1
 80042c8:	4413      	add	r3, r2
 80042ca:	009b      	lsls	r3, r3, #2
 80042cc:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 80042ce:	e002      	b.n	80042d6 <HAL_ADC_ConfigChannel+0x15e>
          {
            wait_loop_index--;
 80042d0:	68bb      	ldr	r3, [r7, #8]
 80042d2:	3b01      	subs	r3, #1
 80042d4:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 80042d6:	68bb      	ldr	r3, [r7, #8]
 80042d8:	2b00      	cmp	r3, #0
 80042da:	d1f9      	bne.n	80042d0 <HAL_ADC_ConfigChannel+0x158>
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 80042dc:	e06c      	b.n	80043b8 <HAL_ADC_ConfigChannel+0x240>
          }
        }
        else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 80042de:	683b      	ldr	r3, [r7, #0]
 80042e0:	681b      	ldr	r3, [r3, #0]
 80042e2:	4a3f      	ldr	r2, [pc, #252]	@ (80043e0 <HAL_ADC_ConfigChannel+0x268>)
 80042e4:	4293      	cmp	r3, r2
 80042e6:	d10c      	bne.n	8004302 <HAL_ADC_ConfigChannel+0x18a>
                 && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80042e8:	69bb      	ldr	r3, [r7, #24]
 80042ea:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80042ee:	2b00      	cmp	r3, #0
 80042f0:	d107      	bne.n	8004302 <HAL_ADC_ConfigChannel+0x18a>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80042f2:	69bb      	ldr	r3, [r7, #24]
 80042f4:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80042f8:	4619      	mov	r1, r3
 80042fa:	4835      	ldr	r0, [pc, #212]	@ (80043d0 <HAL_ADC_ConfigChannel+0x258>)
 80042fc:	f7ff fa7e 	bl	80037fc <LL_ADC_SetCommonPathInternalCh>
 8004300:	e05a      	b.n	80043b8 <HAL_ADC_ConfigChannel+0x240>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 8004302:	683b      	ldr	r3, [r7, #0]
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	4a37      	ldr	r2, [pc, #220]	@ (80043e4 <HAL_ADC_ConfigChannel+0x26c>)
 8004308:	4293      	cmp	r3, r2
 800430a:	d155      	bne.n	80043b8 <HAL_ADC_ConfigChannel+0x240>
                 ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 800430c:	69bb      	ldr	r3, [r7, #24]
 800430e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 8004312:	2b00      	cmp	r3, #0
 8004314:	d150      	bne.n	80043b8 <HAL_ADC_ConfigChannel+0x240>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004316:	69bb      	ldr	r3, [r7, #24]
 8004318:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800431c:	4619      	mov	r1, r3
 800431e:	482c      	ldr	r0, [pc, #176]	@ (80043d0 <HAL_ADC_ConfigChannel+0x258>)
 8004320:	f7ff fa6c 	bl	80037fc <LL_ADC_SetCommonPathInternalCh>
 8004324:	e048      	b.n	80043b8 <HAL_ADC_ConfigChannel+0x240>
      /* Regular sequencer configuration */
      /* Note: Case of sequencer set to fully configurable:                   */
      /*       Sequencer rank cannot be disabled, only affected to            */
      /*       another channel.                                               */
      /*       To remove a rank, use parameter 'NbrOfConversion".             */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	691b      	ldr	r3, [r3, #16]
 800432a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800432e:	d004      	beq.n	800433a <HAL_ADC_ConfigChannel+0x1c2>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8004334:	4a25      	ldr	r2, [pc, #148]	@ (80043cc <HAL_ADC_ConfigChannel+0x254>)
 8004336:	4293      	cmp	r3, r2
 8004338:	d107      	bne.n	800434a <HAL_ADC_ConfigChannel+0x1d2>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Reset the channel by disabling the corresponding bitfield.         */
        LL_ADC_REG_SetSequencerChRem(hadc->Instance, pConfig->Channel);
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	681a      	ldr	r2, [r3, #0]
 800433e:	683b      	ldr	r3, [r7, #0]
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	4619      	mov	r1, r3
 8004344:	4610      	mov	r0, r2
 8004346:	f7ff faf3 	bl	8003930 <LL_ADC_REG_SetSequencerChRem>
      }

      /* Management of internal measurement channels: Vbat/VrefInt/TempSensor.  */
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 800434a:	683b      	ldr	r3, [r7, #0]
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	2b00      	cmp	r3, #0
 8004350:	da32      	bge.n	80043b8 <HAL_ADC_ConfigChannel+0x240>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8004352:	481f      	ldr	r0, [pc, #124]	@ (80043d0 <HAL_ADC_ConfigChannel+0x258>)
 8004354:	f7ff fa64 	bl	8003820 <LL_ADC_GetCommonPathInternalCh>
 8004358:	61b8      	str	r0, [r7, #24]

        if (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800435a:	683b      	ldr	r3, [r7, #0]
 800435c:	681b      	ldr	r3, [r3, #0]
 800435e:	4a1d      	ldr	r2, [pc, #116]	@ (80043d4 <HAL_ADC_ConfigChannel+0x25c>)
 8004360:	4293      	cmp	r3, r2
 8004362:	d107      	bne.n	8004374 <HAL_ADC_ConfigChannel+0x1fc>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004364:	69bb      	ldr	r3, [r7, #24]
 8004366:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 800436a:	4619      	mov	r1, r3
 800436c:	4818      	ldr	r0, [pc, #96]	@ (80043d0 <HAL_ADC_ConfigChannel+0x258>)
 800436e:	f7ff fa45 	bl	80037fc <LL_ADC_SetCommonPathInternalCh>
 8004372:	e021      	b.n	80043b8 <HAL_ADC_ConfigChannel+0x240>
                                         ~LL_ADC_PATH_INTERNAL_TEMPSENSOR & tmp_config_internal_channel);
        }
        else if (pConfig->Channel == ADC_CHANNEL_VBAT)
 8004374:	683b      	ldr	r3, [r7, #0]
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	4a19      	ldr	r2, [pc, #100]	@ (80043e0 <HAL_ADC_ConfigChannel+0x268>)
 800437a:	4293      	cmp	r3, r2
 800437c:	d107      	bne.n	800438e <HAL_ADC_ConfigChannel+0x216>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800437e:	69bb      	ldr	r3, [r7, #24]
 8004380:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004384:	4619      	mov	r1, r3
 8004386:	4812      	ldr	r0, [pc, #72]	@ (80043d0 <HAL_ADC_ConfigChannel+0x258>)
 8004388:	f7ff fa38 	bl	80037fc <LL_ADC_SetCommonPathInternalCh>
 800438c:	e014      	b.n	80043b8 <HAL_ADC_ConfigChannel+0x240>
                                         ~LL_ADC_PATH_INTERNAL_VBAT & tmp_config_internal_channel);
        }
        else if (pConfig->Channel == ADC_CHANNEL_VREFINT)
 800438e:	683b      	ldr	r3, [r7, #0]
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	4a14      	ldr	r2, [pc, #80]	@ (80043e4 <HAL_ADC_ConfigChannel+0x26c>)
 8004394:	4293      	cmp	r3, r2
 8004396:	d10f      	bne.n	80043b8 <HAL_ADC_ConfigChannel+0x240>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004398:	69bb      	ldr	r3, [r7, #24]
 800439a:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
 800439e:	4619      	mov	r1, r3
 80043a0:	480b      	ldr	r0, [pc, #44]	@ (80043d0 <HAL_ADC_ConfigChannel+0x258>)
 80043a2:	f7ff fa2b 	bl	80037fc <LL_ADC_SetCommonPathInternalCh>
 80043a6:	e007      	b.n	80043b8 <HAL_ADC_ConfigChannel+0x240>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80043ac:	f043 0220 	orr.w	r2, r3, #32
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 80043b4:	2301      	movs	r3, #1
 80043b6:	77fb      	strb	r3, [r7, #31]
  }

  __HAL_UNLOCK(hadc);
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	2200      	movs	r2, #0
 80043bc:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  return tmp_hal_status;
 80043c0:	7ffb      	ldrb	r3, [r7, #31]
}
 80043c2:	4618      	mov	r0, r3
 80043c4:	3720      	adds	r7, #32
 80043c6:	46bd      	mov	sp, r7
 80043c8:	bd80      	pop	{r7, pc}
 80043ca:	bf00      	nop
 80043cc:	80000004 	.word	0x80000004
 80043d0:	40012708 	.word	0x40012708
 80043d4:	b0001000 	.word	0xb0001000
 80043d8:	20000014 	.word	0x20000014
 80043dc:	053e2d63 	.word	0x053e2d63
 80043e0:	b8004000 	.word	0xb8004000
 80043e4:	b4002000 	.word	0xb4002000

080043e8 <ADC_ConversionStop>:
  *         stopped to disable the ADC.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc)
{
 80043e8:	b580      	push	{r7, lr}
 80043ea:	b084      	sub	sp, #16
 80043ec:	af00      	add	r7, sp, #0
 80043ee:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Verification if ADC is not already stopped on regular group to bypass    */
  /* this function if not needed.                                             */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	4618      	mov	r0, r3
 80043f6:	f7ff fb71 	bl	8003adc <LL_ADC_REG_IsConversionOngoing>
 80043fa:	4603      	mov	r3, r0
 80043fc:	2b00      	cmp	r3, #0
 80043fe:	d033      	beq.n	8004468 <ADC_ConversionStop+0x80>
  {
    /* Stop potential conversion on going on regular group */
    /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
    if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	681b      	ldr	r3, [r3, #0]
 8004404:	4618      	mov	r0, r3
 8004406:	f7ff fb31 	bl	8003a6c <LL_ADC_IsDisableOngoing>
 800440a:	4603      	mov	r3, r0
 800440c:	2b00      	cmp	r3, #0
 800440e:	d104      	bne.n	800441a <ADC_ConversionStop+0x32>
    {
      /* Stop ADC group regular conversion */
      LL_ADC_REG_StopConversion(hadc->Instance);
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	4618      	mov	r0, r3
 8004416:	f7ff fb4e 	bl	8003ab6 <LL_ADC_REG_StopConversion>
    }

    /* Wait for conversion effectively stopped */
    /* Get tick count */
    tickstart = HAL_GetTick();
 800441a:	f7fe f95f 	bl	80026dc <HAL_GetTick>
 800441e:	60f8      	str	r0, [r7, #12]

    while ((hadc->Instance->CR & ADC_CR_ADSTART) != 0UL)
 8004420:	e01b      	b.n	800445a <ADC_ConversionStop+0x72>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 8004422:	f7fe f95b 	bl	80026dc <HAL_GetTick>
 8004426:	4602      	mov	r2, r0
 8004428:	68fb      	ldr	r3, [r7, #12]
 800442a:	1ad3      	subs	r3, r2, r3
 800442c:	2b02      	cmp	r3, #2
 800442e:	d914      	bls.n	800445a <ADC_ConversionStop+0x72>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADSTART) != 0UL)
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	689b      	ldr	r3, [r3, #8]
 8004436:	f003 0304 	and.w	r3, r3, #4
 800443a:	2b00      	cmp	r3, #0
 800443c:	d00d      	beq.n	800445a <ADC_ConversionStop+0x72>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004442:	f043 0210 	orr.w	r2, r3, #16
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800444e:	f043 0201 	orr.w	r2, r3, #1
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	65da      	str	r2, [r3, #92]	@ 0x5c

          return HAL_ERROR;
 8004456:	2301      	movs	r3, #1
 8004458:	e007      	b.n	800446a <ADC_ConversionStop+0x82>
    while ((hadc->Instance->CR & ADC_CR_ADSTART) != 0UL)
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	689b      	ldr	r3, [r3, #8]
 8004460:	f003 0304 	and.w	r3, r3, #4
 8004464:	2b00      	cmp	r3, #0
 8004466:	d1dc      	bne.n	8004422 <ADC_ConversionStop+0x3a>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 8004468:	2300      	movs	r3, #0
}
 800446a:	4618      	mov	r0, r3
 800446c:	3710      	adds	r7, #16
 800446e:	46bd      	mov	sp, r7
 8004470:	bd80      	pop	{r7, pc}
	...

08004474 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8004474:	b580      	push	{r7, lr}
 8004476:	b084      	sub	sp, #16
 8004478:	af00      	add	r7, sp, #0
 800447a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 800447c:	2300      	movs	r3, #0
 800447e:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	4618      	mov	r0, r3
 8004486:	f7ff fadf 	bl	8003a48 <LL_ADC_IsEnabled>
 800448a:	4603      	mov	r3, r0
 800448c:	2b00      	cmp	r3, #0
 800448e:	d169      	bne.n	8004564 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_ADSTP | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	689a      	ldr	r2, [r3, #8]
 8004496:	4b36      	ldr	r3, [pc, #216]	@ (8004570 <ADC_Enable+0xfc>)
 8004498:	4013      	ands	r3, r2
 800449a:	2b00      	cmp	r3, #0
 800449c:	d00d      	beq.n	80044ba <ADC_Enable+0x46>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80044a2:	f043 0210 	orr.w	r2, r3, #16
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80044ae:	f043 0201 	orr.w	r2, r3, #1
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	65da      	str	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 80044b6:	2301      	movs	r3, #1
 80044b8:	e055      	b.n	8004566 <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	681b      	ldr	r3, [r3, #0]
 80044be:	4618      	mov	r0, r3
 80044c0:	f7ff fa9c 	bl	80039fc <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) & LL_ADC_PATH_INTERNAL_TEMPSENSOR) 
 80044c4:	482b      	ldr	r0, [pc, #172]	@ (8004574 <ADC_Enable+0x100>)
 80044c6:	f7ff f9ab 	bl	8003820 <LL_ADC_GetCommonPathInternalCh>
 80044ca:	4603      	mov	r3, r0
 80044cc:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80044d0:	2b00      	cmp	r3, #0
 80044d2:	d00f      	beq.n	80044f4 <ADC_Enable+0x80>
      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL) 
                         * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80044d4:	4b28      	ldr	r3, [pc, #160]	@ (8004578 <ADC_Enable+0x104>)
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	099b      	lsrs	r3, r3, #6
 80044da:	4a28      	ldr	r2, [pc, #160]	@ (800457c <ADC_Enable+0x108>)
 80044dc:	fba2 2303 	umull	r2, r3, r2, r3
 80044e0:	099b      	lsrs	r3, r3, #6
 80044e2:	3301      	adds	r3, #1
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL) 
 80044e4:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 80044e6:	e002      	b.n	80044ee <ADC_Enable+0x7a>
      {
        wait_loop_index--;
 80044e8:	68bb      	ldr	r3, [r7, #8]
 80044ea:	3b01      	subs	r3, #1
 80044ec:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 80044ee:	68bb      	ldr	r3, [r7, #8]
 80044f0:	2b00      	cmp	r3, #0
 80044f2:	d1f9      	bne.n	80044e8 <ADC_Enable+0x74>
      }
    }

    /* If low power mode AutoPowerOff is enabled, power-on/off phases are     */
    /* performed automatically by hardware and flag ADC ready is not set.     */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	7e5b      	ldrb	r3, [r3, #25]
 80044f8:	2b01      	cmp	r3, #1
 80044fa:	d033      	beq.n	8004564 <ADC_Enable+0xf0>
    {
      /* Wait for ADC effectively enabled */
      tickstart = HAL_GetTick();
 80044fc:	f7fe f8ee 	bl	80026dc <HAL_GetTick>
 8004500:	60f8      	str	r0, [r7, #12]

      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8004502:	e028      	b.n	8004556 <ADC_Enable+0xe2>
            The workaround is to continue setting ADEN until ADRDY is becomes 1.
            Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
            4 ADC clock cycle duration */
        /* Note: Test of ADC enabled required due to hardware constraint to     */
        /*       not enable ADC if already enabled.                             */
        if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	4618      	mov	r0, r3
 800450a:	f7ff fa9d 	bl	8003a48 <LL_ADC_IsEnabled>
 800450e:	4603      	mov	r3, r0
 8004510:	2b00      	cmp	r3, #0
 8004512:	d104      	bne.n	800451e <ADC_Enable+0xaa>
        {
          LL_ADC_Enable(hadc->Instance);
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	4618      	mov	r0, r3
 800451a:	f7ff fa6f 	bl	80039fc <LL_ADC_Enable>
        }

        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800451e:	f7fe f8dd 	bl	80026dc <HAL_GetTick>
 8004522:	4602      	mov	r2, r0
 8004524:	68fb      	ldr	r3, [r7, #12]
 8004526:	1ad3      	subs	r3, r2, r3
 8004528:	2b02      	cmp	r3, #2
 800452a:	d914      	bls.n	8004556 <ADC_Enable+0xe2>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	681b      	ldr	r3, [r3, #0]
 8004532:	f003 0301 	and.w	r3, r3, #1
 8004536:	2b01      	cmp	r3, #1
 8004538:	d00d      	beq.n	8004556 <ADC_Enable+0xe2>
          {
            /* Update ADC state machine to error */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800453e:	f043 0210 	orr.w	r2, r3, #16
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	659a      	str	r2, [r3, #88]	@ 0x58

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800454a:	f043 0201 	orr.w	r2, r3, #1
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	65da      	str	r2, [r3, #92]	@ 0x5c

            return HAL_ERROR;
 8004552:	2301      	movs	r3, #1
 8004554:	e007      	b.n	8004566 <ADC_Enable+0xf2>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	681b      	ldr	r3, [r3, #0]
 800455a:	681b      	ldr	r3, [r3, #0]
 800455c:	f003 0301 	and.w	r3, r3, #1
 8004560:	2b01      	cmp	r3, #1
 8004562:	d1cf      	bne.n	8004504 <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8004564:	2300      	movs	r3, #0
}
 8004566:	4618      	mov	r0, r3
 8004568:	3710      	adds	r7, #16
 800456a:	46bd      	mov	sp, r7
 800456c:	bd80      	pop	{r7, pc}
 800456e:	bf00      	nop
 8004570:	80000017 	.word	0x80000017
 8004574:	40012708 	.word	0x40012708
 8004578:	20000014 	.word	0x20000014
 800457c:	053e2d63 	.word	0x053e2d63

08004580 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8004580:	b580      	push	{r7, lr}
 8004582:	b084      	sub	sp, #16
 8004584:	af00      	add	r7, sp, #0
 8004586:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	4618      	mov	r0, r3
 800458e:	f7ff fa6d 	bl	8003a6c <LL_ADC_IsDisableOngoing>
 8004592:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	4618      	mov	r0, r3
 800459a:	f7ff fa55 	bl	8003a48 <LL_ADC_IsEnabled>
 800459e:	4603      	mov	r3, r0
 80045a0:	2b00      	cmp	r3, #0
 80045a2:	d047      	beq.n	8004634 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 80045a4:	68fb      	ldr	r3, [r7, #12]
 80045a6:	2b00      	cmp	r3, #0
 80045a8:	d144      	bne.n	8004634 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	681b      	ldr	r3, [r3, #0]
 80045ae:	689b      	ldr	r3, [r3, #8]
 80045b0:	f003 0305 	and.w	r3, r3, #5
 80045b4:	2b01      	cmp	r3, #1
 80045b6:	d10c      	bne.n	80045d2 <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	4618      	mov	r0, r3
 80045be:	f7ff fa30 	bl	8003a22 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	681b      	ldr	r3, [r3, #0]
 80045c6:	2203      	movs	r2, #3
 80045c8:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 80045ca:	f7fe f887 	bl	80026dc <HAL_GetTick>
 80045ce:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80045d0:	e029      	b.n	8004626 <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80045d6:	f043 0210 	orr.w	r2, r3, #16
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	659a      	str	r2, [r3, #88]	@ 0x58
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80045e2:	f043 0201 	orr.w	r2, r3, #1
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	65da      	str	r2, [r3, #92]	@ 0x5c
      return HAL_ERROR;
 80045ea:	2301      	movs	r3, #1
 80045ec:	e023      	b.n	8004636 <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80045ee:	f7fe f875 	bl	80026dc <HAL_GetTick>
 80045f2:	4602      	mov	r2, r0
 80045f4:	68bb      	ldr	r3, [r7, #8]
 80045f6:	1ad3      	subs	r3, r2, r3
 80045f8:	2b02      	cmp	r3, #2
 80045fa:	d914      	bls.n	8004626 <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	681b      	ldr	r3, [r3, #0]
 8004600:	689b      	ldr	r3, [r3, #8]
 8004602:	f003 0301 	and.w	r3, r3, #1
 8004606:	2b00      	cmp	r3, #0
 8004608:	d00d      	beq.n	8004626 <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800460e:	f043 0210 	orr.w	r2, r3, #16
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800461a:	f043 0201 	orr.w	r2, r3, #1
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	65da      	str	r2, [r3, #92]	@ 0x5c

          return HAL_ERROR;
 8004622:	2301      	movs	r3, #1
 8004624:	e007      	b.n	8004636 <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	681b      	ldr	r3, [r3, #0]
 800462a:	689b      	ldr	r3, [r3, #8]
 800462c:	f003 0301 	and.w	r3, r3, #1
 8004630:	2b00      	cmp	r3, #0
 8004632:	d1dc      	bne.n	80045ee <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8004634:	2300      	movs	r3, #0
}
 8004636:	4618      	mov	r0, r3
 8004638:	3710      	adds	r7, #16
 800463a:	46bd      	mov	sp, r7
 800463c:	bd80      	pop	{r7, pc}

0800463e <LL_ADC_SetCalibrationFactor>:
{
 800463e:	b480      	push	{r7}
 8004640:	b083      	sub	sp, #12
 8004642:	af00      	add	r7, sp, #0
 8004644:	6078      	str	r0, [r7, #4]
 8004646:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CALFACT,
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800464e:	f023 027f 	bic.w	r2, r3, #127	@ 0x7f
 8004652:	683b      	ldr	r3, [r7, #0]
 8004654:	431a      	orrs	r2, r3
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	f8c3 20b4 	str.w	r2, [r3, #180]	@ 0xb4
}
 800465c:	bf00      	nop
 800465e:	370c      	adds	r7, #12
 8004660:	46bd      	mov	sp, r7
 8004662:	bc80      	pop	{r7}
 8004664:	4770      	bx	lr

08004666 <LL_ADC_GetCalibrationFactor>:
{
 8004666:	b480      	push	{r7}
 8004668:	b083      	sub	sp, #12
 800466a:	af00      	add	r7, sp, #0
 800466c:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCx->CALFACT, ADC_CALFACT_CALFACT));
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8004674:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
}
 8004678:	4618      	mov	r0, r3
 800467a:	370c      	adds	r7, #12
 800467c:	46bd      	mov	sp, r7
 800467e:	bc80      	pop	{r7}
 8004680:	4770      	bx	lr

08004682 <LL_ADC_Enable>:
{
 8004682:	b480      	push	{r7}
 8004684:	b083      	sub	sp, #12
 8004686:	af00      	add	r7, sp, #0
 8004688:	6078      	str	r0, [r7, #4]
  MODIFY_REG(ADCx->CR,
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	689b      	ldr	r3, [r3, #8]
 800468e:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8004692:	f023 0317 	bic.w	r3, r3, #23
 8004696:	f043 0201 	orr.w	r2, r3, #1
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	609a      	str	r2, [r3, #8]
}
 800469e:	bf00      	nop
 80046a0:	370c      	adds	r7, #12
 80046a2:	46bd      	mov	sp, r7
 80046a4:	bc80      	pop	{r7}
 80046a6:	4770      	bx	lr

080046a8 <LL_ADC_Disable>:
{
 80046a8:	b480      	push	{r7}
 80046aa:	b083      	sub	sp, #12
 80046ac:	af00      	add	r7, sp, #0
 80046ae:	6078      	str	r0, [r7, #4]
  MODIFY_REG(ADCx->CR,
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	689b      	ldr	r3, [r3, #8]
 80046b4:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80046b8:	f023 0317 	bic.w	r3, r3, #23
 80046bc:	f043 0202 	orr.w	r2, r3, #2
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	609a      	str	r2, [r3, #8]
}
 80046c4:	bf00      	nop
 80046c6:	370c      	adds	r7, #12
 80046c8:	46bd      	mov	sp, r7
 80046ca:	bc80      	pop	{r7}
 80046cc:	4770      	bx	lr

080046ce <LL_ADC_IsEnabled>:
{
 80046ce:	b480      	push	{r7}
 80046d0:	b083      	sub	sp, #12
 80046d2:	af00      	add	r7, sp, #0
 80046d4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	689b      	ldr	r3, [r3, #8]
 80046da:	f003 0301 	and.w	r3, r3, #1
 80046de:	2b01      	cmp	r3, #1
 80046e0:	d101      	bne.n	80046e6 <LL_ADC_IsEnabled+0x18>
 80046e2:	2301      	movs	r3, #1
 80046e4:	e000      	b.n	80046e8 <LL_ADC_IsEnabled+0x1a>
 80046e6:	2300      	movs	r3, #0
}
 80046e8:	4618      	mov	r0, r3
 80046ea:	370c      	adds	r7, #12
 80046ec:	46bd      	mov	sp, r7
 80046ee:	bc80      	pop	{r7}
 80046f0:	4770      	bx	lr

080046f2 <LL_ADC_StartCalibration>:
{
 80046f2:	b480      	push	{r7}
 80046f4:	b083      	sub	sp, #12
 80046f6:	af00      	add	r7, sp, #0
 80046f8:	6078      	str	r0, [r7, #4]
  MODIFY_REG(ADCx->CR,
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	689b      	ldr	r3, [r3, #8]
 80046fe:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8004702:	f023 0317 	bic.w	r3, r3, #23
 8004706:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	609a      	str	r2, [r3, #8]
}
 800470e:	bf00      	nop
 8004710:	370c      	adds	r7, #12
 8004712:	46bd      	mov	sp, r7
 8004714:	bc80      	pop	{r7}
 8004716:	4770      	bx	lr

08004718 <LL_ADC_IsCalibrationOnGoing>:
{
 8004718:	b480      	push	{r7}
 800471a:	b083      	sub	sp, #12
 800471c:	af00      	add	r7, sp, #0
 800471e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	689b      	ldr	r3, [r3, #8]
 8004724:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8004728:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800472c:	d101      	bne.n	8004732 <LL_ADC_IsCalibrationOnGoing+0x1a>
 800472e:	2301      	movs	r3, #1
 8004730:	e000      	b.n	8004734 <LL_ADC_IsCalibrationOnGoing+0x1c>
 8004732:	2300      	movs	r3, #0
}
 8004734:	4618      	mov	r0, r3
 8004736:	370c      	adds	r7, #12
 8004738:	46bd      	mov	sp, r7
 800473a:	bc80      	pop	{r7}
 800473c:	4770      	bx	lr

0800473e <HAL_ADCEx_Calibration_Start>:
  *         HAL_ADC_GetValue() (value on 7 bits: from DR[6;0]).
  * @param  hadc       ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc)
{
 800473e:	b580      	push	{r7, lr}
 8004740:	b088      	sub	sp, #32
 8004742:	af00      	add	r7, sp, #0
 8004744:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 8004746:	2300      	movs	r3, #0
 8004748:	60bb      	str	r3, [r7, #8]
  uint32_t backup_setting_cfgr1;
  uint32_t calibration_index;
  uint32_t calibration_factor_accumulated = 0;
 800474a:	2300      	movs	r3, #0
 800474c:	61bb      	str	r3, [r7, #24]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  __HAL_LOCK(hadc);
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8004754:	2b01      	cmp	r3, #1
 8004756:	d101      	bne.n	800475c <HAL_ADCEx_Calibration_Start+0x1e>
 8004758:	2302      	movs	r3, #2
 800475a:	e0b9      	b.n	80048d0 <HAL_ADCEx_Calibration_Start+0x192>
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	2201      	movs	r2, #1
 8004760:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 8004764:	6878      	ldr	r0, [r7, #4]
 8004766:	f7ff ff0b 	bl	8004580 <ADC_Disable>
 800476a:	4603      	mov	r3, r0
 800476c:	75fb      	strb	r3, [r7, #23]

  /* Check if ADC is effectively disabled */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	681b      	ldr	r3, [r3, #0]
 8004772:	4618      	mov	r0, r3
 8004774:	f7ff ffab 	bl	80046ce <LL_ADC_IsEnabled>
 8004778:	4603      	mov	r3, r0
 800477a:	2b00      	cmp	r3, #0
 800477c:	f040 809d 	bne.w	80048ba <HAL_ADCEx_Calibration_Start+0x17c>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004784:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8004788:	f043 0202 	orr.w	r2, r3, #2
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	659a      	str	r2, [r3, #88]	@ 0x58
    /* Note: Specificity of this STM32 series: Calibration factor is          */
    /*       available in data register and also transferred by DMA.          */
    /*       To not insert ADC calibration factor among ADC conversion data   */
    /*       in array variable, DMA transfer must be disabled during          */
    /*       calibration.                                                     */
    backup_setting_cfgr1 = READ_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG | ADC_CFGR1_AUTOFF);
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	681b      	ldr	r3, [r3, #0]
 8004794:	68da      	ldr	r2, [r3, #12]
 8004796:	f248 0303 	movw	r3, #32771	@ 0x8003
 800479a:	4013      	ands	r3, r2
 800479c:	613b      	str	r3, [r7, #16]
    CLEAR_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG | ADC_CFGR1_AUTOFF);
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	681b      	ldr	r3, [r3, #0]
 80047a2:	68db      	ldr	r3, [r3, #12]
 80047a4:	687a      	ldr	r2, [r7, #4]
 80047a6:	6812      	ldr	r2, [r2, #0]
 80047a8:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80047ac:	f023 0303 	bic.w	r3, r3, #3
 80047b0:	60d3      	str	r3, [r2, #12]

    /* ADC calibration procedure */
    /* Note: Perform an averaging of 8 calibrations for optimized accuracy */
    for (calibration_index = 0UL; calibration_index < 8UL; calibration_index++)
 80047b2:	2300      	movs	r3, #0
 80047b4:	61fb      	str	r3, [r7, #28]
 80047b6:	e02e      	b.n	8004816 <HAL_ADCEx_Calibration_Start+0xd8>
    {
      /* Start ADC calibration */
      LL_ADC_StartCalibration(hadc->Instance);
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	4618      	mov	r0, r3
 80047be:	f7ff ff98 	bl	80046f2 <LL_ADC_StartCalibration>

      /* Wait for calibration completion */
      while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 80047c2:	e014      	b.n	80047ee <HAL_ADCEx_Calibration_Start+0xb0>
      {
        wait_loop_index++;
 80047c4:	68bb      	ldr	r3, [r7, #8]
 80047c6:	3301      	adds	r3, #1
 80047c8:	60bb      	str	r3, [r7, #8]
        if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 80047ca:	68bb      	ldr	r3, [r7, #8]
 80047cc:	f5b3 3f2e 	cmp.w	r3, #178176	@ 0x2b800
 80047d0:	d30d      	bcc.n	80047ee <HAL_ADCEx_Calibration_Start+0xb0>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80047d6:	f023 0312 	bic.w	r3, r3, #18
 80047da:	f043 0210 	orr.w	r2, r3, #16
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	659a      	str	r2, [r3, #88]	@ 0x58
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          __HAL_UNLOCK(hadc);
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	2200      	movs	r2, #0
 80047e6:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

          return HAL_ERROR;
 80047ea:	2301      	movs	r3, #1
 80047ec:	e070      	b.n	80048d0 <HAL_ADCEx_Calibration_Start+0x192>
      while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	4618      	mov	r0, r3
 80047f4:	f7ff ff90 	bl	8004718 <LL_ADC_IsCalibrationOnGoing>
 80047f8:	4603      	mov	r3, r0
 80047fa:	2b00      	cmp	r3, #0
 80047fc:	d1e2      	bne.n	80047c4 <HAL_ADCEx_Calibration_Start+0x86>
        }
      }

      calibration_factor_accumulated += LL_ADC_GetCalibrationFactor(hadc->Instance);
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	4618      	mov	r0, r3
 8004804:	f7ff ff2f 	bl	8004666 <LL_ADC_GetCalibrationFactor>
 8004808:	4602      	mov	r2, r0
 800480a:	69bb      	ldr	r3, [r7, #24]
 800480c:	4413      	add	r3, r2
 800480e:	61bb      	str	r3, [r7, #24]
    for (calibration_index = 0UL; calibration_index < 8UL; calibration_index++)
 8004810:	69fb      	ldr	r3, [r7, #28]
 8004812:	3301      	adds	r3, #1
 8004814:	61fb      	str	r3, [r7, #28]
 8004816:	69fb      	ldr	r3, [r7, #28]
 8004818:	2b07      	cmp	r3, #7
 800481a:	d9cd      	bls.n	80047b8 <HAL_ADCEx_Calibration_Start+0x7a>
    }
    /* Compute average */
    calibration_factor_accumulated /= calibration_index;
 800481c:	69ba      	ldr	r2, [r7, #24]
 800481e:	69fb      	ldr	r3, [r7, #28]
 8004820:	fbb2 f3f3 	udiv	r3, r2, r3
 8004824:	61bb      	str	r3, [r7, #24]
    /* Apply calibration factor */
    LL_ADC_Enable(hadc->Instance);
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	4618      	mov	r0, r3
 800482c:	f7ff ff29 	bl	8004682 <LL_ADC_Enable>
    LL_ADC_SetCalibrationFactor(hadc->Instance, calibration_factor_accumulated);
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	69b9      	ldr	r1, [r7, #24]
 8004836:	4618      	mov	r0, r3
 8004838:	f7ff ff01 	bl	800463e <LL_ADC_SetCalibrationFactor>
    LL_ADC_Disable(hadc->Instance);
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	681b      	ldr	r3, [r3, #0]
 8004840:	4618      	mov	r0, r3
 8004842:	f7ff ff31 	bl	80046a8 <LL_ADC_Disable>

    /* Wait for ADC effectively disabled before changing configuration */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8004846:	f7fd ff49 	bl	80026dc <HAL_GetTick>
 800484a:	60f8      	str	r0, [r7, #12]

    while (LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 800484c:	e01c      	b.n	8004888 <HAL_ADCEx_Calibration_Start+0x14a>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800484e:	f7fd ff45 	bl	80026dc <HAL_GetTick>
 8004852:	4602      	mov	r2, r0
 8004854:	68fb      	ldr	r3, [r7, #12]
 8004856:	1ad3      	subs	r3, r2, r3
 8004858:	2b02      	cmp	r3, #2
 800485a:	d915      	bls.n	8004888 <HAL_ADCEx_Calibration_Start+0x14a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	681b      	ldr	r3, [r3, #0]
 8004860:	4618      	mov	r0, r3
 8004862:	f7ff ff34 	bl	80046ce <LL_ADC_IsEnabled>
 8004866:	4603      	mov	r3, r0
 8004868:	2b00      	cmp	r3, #0
 800486a:	d00d      	beq.n	8004888 <HAL_ADCEx_Calibration_Start+0x14a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004870:	f043 0210 	orr.w	r2, r3, #16
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800487c:	f043 0201 	orr.w	r2, r3, #1
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	65da      	str	r2, [r3, #92]	@ 0x5c

          return HAL_ERROR;
 8004884:	2301      	movs	r3, #1
 8004886:	e023      	b.n	80048d0 <HAL_ADCEx_Calibration_Start+0x192>
    while (LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	681b      	ldr	r3, [r3, #0]
 800488c:	4618      	mov	r0, r3
 800488e:	f7ff ff1e 	bl	80046ce <LL_ADC_IsEnabled>
 8004892:	4603      	mov	r3, r0
 8004894:	2b00      	cmp	r3, #0
 8004896:	d1da      	bne.n	800484e <HAL_ADCEx_Calibration_Start+0x110>
        }
      }
    }

    /* Restore configuration after calibration */
    SET_BIT(hadc->Instance->CFGR1, backup_setting_cfgr1);
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	68d9      	ldr	r1, [r3, #12]
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	681b      	ldr	r3, [r3, #0]
 80048a2:	693a      	ldr	r2, [r7, #16]
 80048a4:	430a      	orrs	r2, r1
 80048a6:	60da      	str	r2, [r3, #12]

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80048ac:	f023 0303 	bic.w	r3, r3, #3
 80048b0:	f043 0201 	orr.w	r2, r3, #1
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	659a      	str	r2, [r3, #88]	@ 0x58
 80048b8:	e005      	b.n	80048c6 <HAL_ADCEx_Calibration_Start+0x188>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80048be:	f043 0210 	orr.w	r2, r3, #16
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  __HAL_UNLOCK(hadc);
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	2200      	movs	r2, #0
 80048ca:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  return tmp_hal_status;
 80048ce:	7dfb      	ldrb	r3, [r7, #23]
}
 80048d0:	4618      	mov	r0, r3
 80048d2:	3720      	adds	r7, #32
 80048d4:	46bd      	mov	sp, r7
 80048d6:	bd80      	pop	{r7, pc}

080048d8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80048d8:	b480      	push	{r7}
 80048da:	b085      	sub	sp, #20
 80048dc:	af00      	add	r7, sp, #0
 80048de:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	f003 0307 	and.w	r3, r3, #7
 80048e6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80048e8:	4b0c      	ldr	r3, [pc, #48]	@ (800491c <__NVIC_SetPriorityGrouping+0x44>)
 80048ea:	68db      	ldr	r3, [r3, #12]
 80048ec:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80048ee:	68ba      	ldr	r2, [r7, #8]
 80048f0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80048f4:	4013      	ands	r3, r2
 80048f6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80048f8:	68fb      	ldr	r3, [r7, #12]
 80048fa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80048fc:	68bb      	ldr	r3, [r7, #8]
 80048fe:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004900:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8004904:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004908:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800490a:	4a04      	ldr	r2, [pc, #16]	@ (800491c <__NVIC_SetPriorityGrouping+0x44>)
 800490c:	68bb      	ldr	r3, [r7, #8]
 800490e:	60d3      	str	r3, [r2, #12]
}
 8004910:	bf00      	nop
 8004912:	3714      	adds	r7, #20
 8004914:	46bd      	mov	sp, r7
 8004916:	bc80      	pop	{r7}
 8004918:	4770      	bx	lr
 800491a:	bf00      	nop
 800491c:	e000ed00 	.word	0xe000ed00

08004920 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004920:	b480      	push	{r7}
 8004922:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004924:	4b04      	ldr	r3, [pc, #16]	@ (8004938 <__NVIC_GetPriorityGrouping+0x18>)
 8004926:	68db      	ldr	r3, [r3, #12]
 8004928:	0a1b      	lsrs	r3, r3, #8
 800492a:	f003 0307 	and.w	r3, r3, #7
}
 800492e:	4618      	mov	r0, r3
 8004930:	46bd      	mov	sp, r7
 8004932:	bc80      	pop	{r7}
 8004934:	4770      	bx	lr
 8004936:	bf00      	nop
 8004938:	e000ed00 	.word	0xe000ed00

0800493c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800493c:	b480      	push	{r7}
 800493e:	b083      	sub	sp, #12
 8004940:	af00      	add	r7, sp, #0
 8004942:	4603      	mov	r3, r0
 8004944:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004946:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800494a:	2b00      	cmp	r3, #0
 800494c:	db0b      	blt.n	8004966 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800494e:	79fb      	ldrb	r3, [r7, #7]
 8004950:	f003 021f 	and.w	r2, r3, #31
 8004954:	4906      	ldr	r1, [pc, #24]	@ (8004970 <__NVIC_EnableIRQ+0x34>)
 8004956:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800495a:	095b      	lsrs	r3, r3, #5
 800495c:	2001      	movs	r0, #1
 800495e:	fa00 f202 	lsl.w	r2, r0, r2
 8004962:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8004966:	bf00      	nop
 8004968:	370c      	adds	r7, #12
 800496a:	46bd      	mov	sp, r7
 800496c:	bc80      	pop	{r7}
 800496e:	4770      	bx	lr
 8004970:	e000e100 	.word	0xe000e100

08004974 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8004974:	b480      	push	{r7}
 8004976:	b083      	sub	sp, #12
 8004978:	af00      	add	r7, sp, #0
 800497a:	4603      	mov	r3, r0
 800497c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800497e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004982:	2b00      	cmp	r3, #0
 8004984:	db12      	blt.n	80049ac <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004986:	79fb      	ldrb	r3, [r7, #7]
 8004988:	f003 021f 	and.w	r2, r3, #31
 800498c:	490a      	ldr	r1, [pc, #40]	@ (80049b8 <__NVIC_DisableIRQ+0x44>)
 800498e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004992:	095b      	lsrs	r3, r3, #5
 8004994:	2001      	movs	r0, #1
 8004996:	fa00 f202 	lsl.w	r2, r0, r2
 800499a:	3320      	adds	r3, #32
 800499c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 80049a0:	f3bf 8f4f 	dsb	sy
}
 80049a4:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80049a6:	f3bf 8f6f 	isb	sy
}
 80049aa:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 80049ac:	bf00      	nop
 80049ae:	370c      	adds	r7, #12
 80049b0:	46bd      	mov	sp, r7
 80049b2:	bc80      	pop	{r7}
 80049b4:	4770      	bx	lr
 80049b6:	bf00      	nop
 80049b8:	e000e100 	.word	0xe000e100

080049bc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80049bc:	b480      	push	{r7}
 80049be:	b083      	sub	sp, #12
 80049c0:	af00      	add	r7, sp, #0
 80049c2:	4603      	mov	r3, r0
 80049c4:	6039      	str	r1, [r7, #0]
 80049c6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80049c8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80049cc:	2b00      	cmp	r3, #0
 80049ce:	db0a      	blt.n	80049e6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80049d0:	683b      	ldr	r3, [r7, #0]
 80049d2:	b2da      	uxtb	r2, r3
 80049d4:	490c      	ldr	r1, [pc, #48]	@ (8004a08 <__NVIC_SetPriority+0x4c>)
 80049d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80049da:	0112      	lsls	r2, r2, #4
 80049dc:	b2d2      	uxtb	r2, r2
 80049de:	440b      	add	r3, r1
 80049e0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80049e4:	e00a      	b.n	80049fc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80049e6:	683b      	ldr	r3, [r7, #0]
 80049e8:	b2da      	uxtb	r2, r3
 80049ea:	4908      	ldr	r1, [pc, #32]	@ (8004a0c <__NVIC_SetPriority+0x50>)
 80049ec:	79fb      	ldrb	r3, [r7, #7]
 80049ee:	f003 030f 	and.w	r3, r3, #15
 80049f2:	3b04      	subs	r3, #4
 80049f4:	0112      	lsls	r2, r2, #4
 80049f6:	b2d2      	uxtb	r2, r2
 80049f8:	440b      	add	r3, r1
 80049fa:	761a      	strb	r2, [r3, #24]
}
 80049fc:	bf00      	nop
 80049fe:	370c      	adds	r7, #12
 8004a00:	46bd      	mov	sp, r7
 8004a02:	bc80      	pop	{r7}
 8004a04:	4770      	bx	lr
 8004a06:	bf00      	nop
 8004a08:	e000e100 	.word	0xe000e100
 8004a0c:	e000ed00 	.word	0xe000ed00

08004a10 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004a10:	b480      	push	{r7}
 8004a12:	b089      	sub	sp, #36	@ 0x24
 8004a14:	af00      	add	r7, sp, #0
 8004a16:	60f8      	str	r0, [r7, #12]
 8004a18:	60b9      	str	r1, [r7, #8]
 8004a1a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004a1c:	68fb      	ldr	r3, [r7, #12]
 8004a1e:	f003 0307 	and.w	r3, r3, #7
 8004a22:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004a24:	69fb      	ldr	r3, [r7, #28]
 8004a26:	f1c3 0307 	rsb	r3, r3, #7
 8004a2a:	2b04      	cmp	r3, #4
 8004a2c:	bf28      	it	cs
 8004a2e:	2304      	movcs	r3, #4
 8004a30:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004a32:	69fb      	ldr	r3, [r7, #28]
 8004a34:	3304      	adds	r3, #4
 8004a36:	2b06      	cmp	r3, #6
 8004a38:	d902      	bls.n	8004a40 <NVIC_EncodePriority+0x30>
 8004a3a:	69fb      	ldr	r3, [r7, #28]
 8004a3c:	3b03      	subs	r3, #3
 8004a3e:	e000      	b.n	8004a42 <NVIC_EncodePriority+0x32>
 8004a40:	2300      	movs	r3, #0
 8004a42:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004a44:	f04f 32ff 	mov.w	r2, #4294967295
 8004a48:	69bb      	ldr	r3, [r7, #24]
 8004a4a:	fa02 f303 	lsl.w	r3, r2, r3
 8004a4e:	43da      	mvns	r2, r3
 8004a50:	68bb      	ldr	r3, [r7, #8]
 8004a52:	401a      	ands	r2, r3
 8004a54:	697b      	ldr	r3, [r7, #20]
 8004a56:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004a58:	f04f 31ff 	mov.w	r1, #4294967295
 8004a5c:	697b      	ldr	r3, [r7, #20]
 8004a5e:	fa01 f303 	lsl.w	r3, r1, r3
 8004a62:	43d9      	mvns	r1, r3
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004a68:	4313      	orrs	r3, r2
         );
}
 8004a6a:	4618      	mov	r0, r3
 8004a6c:	3724      	adds	r7, #36	@ 0x24
 8004a6e:	46bd      	mov	sp, r7
 8004a70:	bc80      	pop	{r7}
 8004a72:	4770      	bx	lr

08004a74 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004a74:	b580      	push	{r7, lr}
 8004a76:	b082      	sub	sp, #8
 8004a78:	af00      	add	r7, sp, #0
 8004a7a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004a7c:	6878      	ldr	r0, [r7, #4]
 8004a7e:	f7ff ff2b 	bl	80048d8 <__NVIC_SetPriorityGrouping>
}
 8004a82:	bf00      	nop
 8004a84:	3708      	adds	r7, #8
 8004a86:	46bd      	mov	sp, r7
 8004a88:	bd80      	pop	{r7, pc}

08004a8a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004a8a:	b580      	push	{r7, lr}
 8004a8c:	b086      	sub	sp, #24
 8004a8e:	af00      	add	r7, sp, #0
 8004a90:	4603      	mov	r3, r0
 8004a92:	60b9      	str	r1, [r7, #8]
 8004a94:	607a      	str	r2, [r7, #4]
 8004a96:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8004a98:	f7ff ff42 	bl	8004920 <__NVIC_GetPriorityGrouping>
 8004a9c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004a9e:	687a      	ldr	r2, [r7, #4]
 8004aa0:	68b9      	ldr	r1, [r7, #8]
 8004aa2:	6978      	ldr	r0, [r7, #20]
 8004aa4:	f7ff ffb4 	bl	8004a10 <NVIC_EncodePriority>
 8004aa8:	4602      	mov	r2, r0
 8004aaa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004aae:	4611      	mov	r1, r2
 8004ab0:	4618      	mov	r0, r3
 8004ab2:	f7ff ff83 	bl	80049bc <__NVIC_SetPriority>
}
 8004ab6:	bf00      	nop
 8004ab8:	3718      	adds	r7, #24
 8004aba:	46bd      	mov	sp, r7
 8004abc:	bd80      	pop	{r7, pc}

08004abe <HAL_NVIC_EnableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer
  *          to the appropriate CMSIS device file (stm32wlxxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004abe:	b580      	push	{r7, lr}
 8004ac0:	b082      	sub	sp, #8
 8004ac2:	af00      	add	r7, sp, #0
 8004ac4:	4603      	mov	r3, r0
 8004ac6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004ac8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004acc:	4618      	mov	r0, r3
 8004ace:	f7ff ff35 	bl	800493c <__NVIC_EnableIRQ>
}
 8004ad2:	bf00      	nop
 8004ad4:	3708      	adds	r7, #8
 8004ad6:	46bd      	mov	sp, r7
 8004ad8:	bd80      	pop	{r7, pc}

08004ada <HAL_NVIC_DisableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer
  *          to the appropriate CMSIS device file (stm32wlxxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8004ada:	b580      	push	{r7, lr}
 8004adc:	b082      	sub	sp, #8
 8004ade:	af00      	add	r7, sp, #0
 8004ae0:	4603      	mov	r3, r0
 8004ae2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8004ae4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004ae8:	4618      	mov	r0, r3
 8004aea:	f7ff ff43 	bl	8004974 <__NVIC_DisableIRQ>
}
 8004aee:	bf00      	nop
 8004af0:	3708      	adds	r7, #8
 8004af2:	46bd      	mov	sp, r7
 8004af4:	bd80      	pop	{r7, pc}
	...

08004af8 <HAL_DMA_Init>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004af8:	b580      	push	{r7, lr}
 8004afa:	b082      	sub	sp, #8
 8004afc:	af00      	add	r7, sp, #0
 8004afe:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	2b00      	cmp	r3, #0
 8004b04:	d101      	bne.n	8004b0a <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8004b06:	2301      	movs	r3, #1
 8004b08:	e08e      	b.n	8004c28 <HAL_DMA_Init+0x130>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	681b      	ldr	r3, [r3, #0]
 8004b0e:	461a      	mov	r2, r3
 8004b10:	4b47      	ldr	r3, [pc, #284]	@ (8004c30 <HAL_DMA_Init+0x138>)
 8004b12:	429a      	cmp	r2, r3
 8004b14:	d80f      	bhi.n	8004b36 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	681b      	ldr	r3, [r3, #0]
 8004b1a:	461a      	mov	r2, r3
 8004b1c:	4b45      	ldr	r3, [pc, #276]	@ (8004c34 <HAL_DMA_Init+0x13c>)
 8004b1e:	4413      	add	r3, r2
 8004b20:	4a45      	ldr	r2, [pc, #276]	@ (8004c38 <HAL_DMA_Init+0x140>)
 8004b22:	fba2 2303 	umull	r2, r3, r2, r3
 8004b26:	091b      	lsrs	r3, r3, #4
 8004b28:	009a      	lsls	r2, r3, #2
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	4a42      	ldr	r2, [pc, #264]	@ (8004c3c <HAL_DMA_Init+0x144>)
 8004b32:	641a      	str	r2, [r3, #64]	@ 0x40
 8004b34:	e00e      	b.n	8004b54 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	681b      	ldr	r3, [r3, #0]
 8004b3a:	461a      	mov	r2, r3
 8004b3c:	4b40      	ldr	r3, [pc, #256]	@ (8004c40 <HAL_DMA_Init+0x148>)
 8004b3e:	4413      	add	r3, r2
 8004b40:	4a3d      	ldr	r2, [pc, #244]	@ (8004c38 <HAL_DMA_Init+0x140>)
 8004b42:	fba2 2303 	umull	r2, r3, r2, r3
 8004b46:	091b      	lsrs	r3, r3, #4
 8004b48:	009a      	lsls	r2, r3, #2
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	4a3c      	ldr	r2, [pc, #240]	@ (8004c44 <HAL_DMA_Init+0x14c>)
 8004b52:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	2202      	movs	r2, #2
 8004b58:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  CLEAR_BIT(hdma->Instance->CCR, (DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	681b      	ldr	r3, [r3, #0]
 8004b60:	681b      	ldr	r3, [r3, #0]
 8004b62:	687a      	ldr	r2, [r7, #4]
 8004b64:	6812      	ldr	r2, [r2, #0]
 8004b66:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8004b6a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004b6e:	6013      	str	r3, [r2, #0]
                                  DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                                  DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Set the DMA Channel configuration */
  SET_BIT(hdma->Instance->CCR, (hdma->Init.Direction           |                               \
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	681b      	ldr	r3, [r3, #0]
 8004b74:	6819      	ldr	r1, [r3, #0]
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	689a      	ldr	r2, [r3, #8]
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	68db      	ldr	r3, [r3, #12]
 8004b7e:	431a      	orrs	r2, r3
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	691b      	ldr	r3, [r3, #16]
 8004b84:	431a      	orrs	r2, r3
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	695b      	ldr	r3, [r3, #20]
 8004b8a:	431a      	orrs	r2, r3
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	699b      	ldr	r3, [r3, #24]
 8004b90:	431a      	orrs	r2, r3
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	69db      	ldr	r3, [r3, #28]
 8004b96:	431a      	orrs	r2, r3
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	6a1b      	ldr	r3, [r3, #32]
 8004b9c:	431a      	orrs	r2, r3
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	430a      	orrs	r2, r1
 8004ba4:	601a      	str	r2, [r3, #0]
                                hdma->Init.Mode                | hdma->Init.Priority));

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8004ba6:	6878      	ldr	r0, [r7, #4]
 8004ba8:	f000 fb24 	bl	80051f4 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	689b      	ldr	r3, [r3, #8]
 8004bb0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004bb4:	d102      	bne.n	8004bbc <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	2200      	movs	r2, #0
 8004bba:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	685a      	ldr	r2, [r3, #4]
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004bc4:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8004bc8:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004bce:	687a      	ldr	r2, [r7, #4]
 8004bd0:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8004bd2:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	685b      	ldr	r3, [r3, #4]
 8004bd8:	2b00      	cmp	r3, #0
 8004bda:	d010      	beq.n	8004bfe <HAL_DMA_Init+0x106>
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	685b      	ldr	r3, [r3, #4]
 8004be0:	2b04      	cmp	r3, #4
 8004be2:	d80c      	bhi.n	8004bfe <HAL_DMA_Init+0x106>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8004be4:	6878      	ldr	r0, [r7, #4]
 8004be6:	f000 fb4d 	bl	8005284 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004bee:	2200      	movs	r2, #0
 8004bf0:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004bf6:	687a      	ldr	r2, [r7, #4]
 8004bf8:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8004bfa:	605a      	str	r2, [r3, #4]
 8004bfc:	e008      	b.n	8004c10 <HAL_DMA_Init+0x118>
  }
  else
  {
    hdma->DMAmuxRequestGen = NULL;
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	2200      	movs	r2, #0
 8004c02:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = NULL;
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	2200      	movs	r2, #0
 8004c08:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	2200      	movs	r2, #0
 8004c0e:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	2200      	movs	r2, #0
 8004c14:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	2201      	movs	r2, #1
 8004c1a:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	2200      	movs	r2, #0
 8004c22:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8004c26:	2300      	movs	r3, #0
}
 8004c28:	4618      	mov	r0, r3
 8004c2a:	3708      	adds	r7, #8
 8004c2c:	46bd      	mov	sp, r7
 8004c2e:	bd80      	pop	{r7, pc}
 8004c30:	40020407 	.word	0x40020407
 8004c34:	bffdfff8 	.word	0xbffdfff8
 8004c38:	cccccccd 	.word	0xcccccccd
 8004c3c:	40020000 	.word	0x40020000
 8004c40:	bffdfbf8 	.word	0xbffdfbf8
 8004c44:	40020400 	.word	0x40020400

08004c48 <HAL_DMA_DeInit>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 8004c48:	b580      	push	{r7, lr}
 8004c4a:	b082      	sub	sp, #8
 8004c4c:	af00      	add	r7, sp, #0
 8004c4e:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if (NULL == hdma)
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	2b00      	cmp	r3, #0
 8004c54:	d101      	bne.n	8004c5a <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 8004c56:	2301      	movs	r3, #1
 8004c58:	e07b      	b.n	8004d52 <HAL_DMA_DeInit+0x10a>

  /* Check the parameters */
  assert_param(IS_DMA_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Channelx */
  __HAL_DMA_DISABLE(hdma);
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	681b      	ldr	r3, [r3, #0]
 8004c5e:	681a      	ldr	r2, [r3, #0]
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	681b      	ldr	r3, [r3, #0]
 8004c64:	f022 0201 	bic.w	r2, r2, #1
 8004c68:	601a      	str	r2, [r3, #0]

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	681b      	ldr	r3, [r3, #0]
 8004c6e:	461a      	mov	r2, r3
 8004c70:	4b3a      	ldr	r3, [pc, #232]	@ (8004d5c <HAL_DMA_DeInit+0x114>)
 8004c72:	429a      	cmp	r2, r3
 8004c74:	d80f      	bhi.n	8004c96 <HAL_DMA_DeInit+0x4e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	681b      	ldr	r3, [r3, #0]
 8004c7a:	461a      	mov	r2, r3
 8004c7c:	4b38      	ldr	r3, [pc, #224]	@ (8004d60 <HAL_DMA_DeInit+0x118>)
 8004c7e:	4413      	add	r3, r2
 8004c80:	4a38      	ldr	r2, [pc, #224]	@ (8004d64 <HAL_DMA_DeInit+0x11c>)
 8004c82:	fba2 2303 	umull	r2, r3, r2, r3
 8004c86:	091b      	lsrs	r3, r3, #4
 8004c88:	009a      	lsls	r2, r3, #2
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	4a35      	ldr	r2, [pc, #212]	@ (8004d68 <HAL_DMA_DeInit+0x120>)
 8004c92:	641a      	str	r2, [r3, #64]	@ 0x40
 8004c94:	e00e      	b.n	8004cb4 <HAL_DMA_DeInit+0x6c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	681b      	ldr	r3, [r3, #0]
 8004c9a:	461a      	mov	r2, r3
 8004c9c:	4b33      	ldr	r3, [pc, #204]	@ (8004d6c <HAL_DMA_DeInit+0x124>)
 8004c9e:	4413      	add	r3, r2
 8004ca0:	4a30      	ldr	r2, [pc, #192]	@ (8004d64 <HAL_DMA_DeInit+0x11c>)
 8004ca2:	fba2 2303 	umull	r2, r3, r2, r3
 8004ca6:	091b      	lsrs	r3, r3, #4
 8004ca8:	009a      	lsls	r2, r3, #2
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	4a2f      	ldr	r2, [pc, #188]	@ (8004d70 <HAL_DMA_DeInit+0x128>)
 8004cb2:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Reset DMA Channel control register */
  hdma->Instance->CCR = 0U;
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	681b      	ldr	r3, [r3, #0]
 8004cb8:	2200      	movs	r2, #0
 8004cba:	601a      	str	r2, [r3, #0]

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004cc0:	f003 021c 	and.w	r2, r3, #28
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004cc8:	2101      	movs	r1, #1
 8004cca:	fa01 f202 	lsl.w	r2, r1, r2
 8004cce:	605a      	str	r2, [r3, #4]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask */

  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8004cd0:	6878      	ldr	r0, [r7, #4]
 8004cd2:	f000 fa8f 	bl	80051f4 <DMA_CalcDMAMUXChannelBaseAndMask>

  /* Reset the DMAMUX channel that corresponds to the DMA channel */
  hdma->DMAmuxChannel->CCR = 0U;
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004cda:	2200      	movs	r2, #0
 8004cdc:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004ce2:	687a      	ldr	r2, [r7, #4]
 8004ce4:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8004ce6:	605a      	str	r2, [r3, #4]

  /* Reset Request generator parameters if any */
  if (((hdma->Init.Request >  0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	685b      	ldr	r3, [r3, #4]
 8004cec:	2b00      	cmp	r3, #0
 8004cee:	d00f      	beq.n	8004d10 <HAL_DMA_DeInit+0xc8>
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	685b      	ldr	r3, [r3, #4]
 8004cf4:	2b04      	cmp	r3, #4
 8004cf6:	d80b      	bhi.n	8004d10 <HAL_DMA_DeInit+0xc8>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8004cf8:	6878      	ldr	r0, [r7, #4]
 8004cfa:	f000 fac3 	bl	8005284 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004d02:	2200      	movs	r2, #0
 8004d04:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004d0a:	687a      	ldr	r2, [r7, #4]
 8004d0c:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8004d0e:	605a      	str	r2, [r3, #4]
  }

  hdma->DMAmuxRequestGen = NULL;
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	2200      	movs	r2, #0
 8004d14:	655a      	str	r2, [r3, #84]	@ 0x54
  hdma->DMAmuxRequestGenStatus = NULL;
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	2200      	movs	r2, #0
 8004d1a:	659a      	str	r2, [r3, #88]	@ 0x58
  hdma->DMAmuxRequestGenStatusMask = 0U;
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	2200      	movs	r2, #0
 8004d20:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Clean callbacks */
  hdma->XferCpltCallback = NULL;
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	2200      	movs	r2, #0
 8004d26:	62da      	str	r2, [r3, #44]	@ 0x2c
  hdma->XferHalfCpltCallback = NULL;
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	2200      	movs	r2, #0
 8004d2c:	631a      	str	r2, [r3, #48]	@ 0x30
  hdma->XferErrorCallback = NULL;
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	2200      	movs	r2, #0
 8004d32:	635a      	str	r2, [r3, #52]	@ 0x34
  hdma->XferAbortCallback = NULL;
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	2200      	movs	r2, #0
 8004d38:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	2200      	movs	r2, #0
 8004d3e:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	2200      	movs	r2, #0
 8004d44:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	2200      	movs	r2, #0
 8004d4c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8004d50:	2300      	movs	r3, #0
}
 8004d52:	4618      	mov	r0, r3
 8004d54:	3708      	adds	r7, #8
 8004d56:	46bd      	mov	sp, r7
 8004d58:	bd80      	pop	{r7, pc}
 8004d5a:	bf00      	nop
 8004d5c:	40020407 	.word	0x40020407
 8004d60:	bffdfff8 	.word	0xbffdfff8
 8004d64:	cccccccd 	.word	0xcccccccd
 8004d68:	40020000 	.word	0x40020000
 8004d6c:	bffdfbf8 	.word	0xbffdfbf8
 8004d70:	40020400 	.word	0x40020400

08004d74 <HAL_DMA_Start_IT>:
  * @param DstAddress The destination memory Buffer address
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004d74:	b580      	push	{r7, lr}
 8004d76:	b086      	sub	sp, #24
 8004d78:	af00      	add	r7, sp, #0
 8004d7a:	60f8      	str	r0, [r7, #12]
 8004d7c:	60b9      	str	r1, [r7, #8]
 8004d7e:	607a      	str	r2, [r7, #4]
 8004d80:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004d82:	2300      	movs	r3, #0
 8004d84:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8004d86:	68fb      	ldr	r3, [r7, #12]
 8004d88:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8004d8c:	2b01      	cmp	r3, #1
 8004d8e:	d101      	bne.n	8004d94 <HAL_DMA_Start_IT+0x20>
 8004d90:	2302      	movs	r3, #2
 8004d92:	e069      	b.n	8004e68 <HAL_DMA_Start_IT+0xf4>
 8004d94:	68fb      	ldr	r3, [r7, #12]
 8004d96:	2201      	movs	r2, #1
 8004d98:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (hdma->State == HAL_DMA_STATE_READY)
 8004d9c:	68fb      	ldr	r3, [r7, #12]
 8004d9e:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8004da2:	b2db      	uxtb	r3, r3
 8004da4:	2b01      	cmp	r3, #1
 8004da6:	d155      	bne.n	8004e54 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004da8:	68fb      	ldr	r3, [r7, #12]
 8004daa:	2202      	movs	r2, #2
 8004dac:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004db0:	68fb      	ldr	r3, [r7, #12]
 8004db2:	2200      	movs	r2, #0
 8004db4:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8004db6:	68fb      	ldr	r3, [r7, #12]
 8004db8:	681b      	ldr	r3, [r3, #0]
 8004dba:	681a      	ldr	r2, [r3, #0]
 8004dbc:	68fb      	ldr	r3, [r7, #12]
 8004dbe:	681b      	ldr	r3, [r3, #0]
 8004dc0:	f022 0201 	bic.w	r2, r2, #1
 8004dc4:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004dc6:	683b      	ldr	r3, [r7, #0]
 8004dc8:	687a      	ldr	r2, [r7, #4]
 8004dca:	68b9      	ldr	r1, [r7, #8]
 8004dcc:	68f8      	ldr	r0, [r7, #12]
 8004dce:	f000 f9d3 	bl	8005178 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8004dd2:	68fb      	ldr	r3, [r7, #12]
 8004dd4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004dd6:	2b00      	cmp	r3, #0
 8004dd8:	d008      	beq.n	8004dec <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004dda:	68fb      	ldr	r3, [r7, #12]
 8004ddc:	681b      	ldr	r3, [r3, #0]
 8004dde:	681a      	ldr	r2, [r3, #0]
 8004de0:	68fb      	ldr	r3, [r7, #12]
 8004de2:	681b      	ldr	r3, [r3, #0]
 8004de4:	f042 020e 	orr.w	r2, r2, #14
 8004de8:	601a      	str	r2, [r3, #0]
 8004dea:	e00f      	b.n	8004e0c <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8004dec:	68fb      	ldr	r3, [r7, #12]
 8004dee:	681b      	ldr	r3, [r3, #0]
 8004df0:	681a      	ldr	r2, [r3, #0]
 8004df2:	68fb      	ldr	r3, [r7, #12]
 8004df4:	681b      	ldr	r3, [r3, #0]
 8004df6:	f022 0204 	bic.w	r2, r2, #4
 8004dfa:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8004dfc:	68fb      	ldr	r3, [r7, #12]
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	681a      	ldr	r2, [r3, #0]
 8004e02:	68fb      	ldr	r3, [r7, #12]
 8004e04:	681b      	ldr	r3, [r3, #0]
 8004e06:	f042 020a 	orr.w	r2, r2, #10
 8004e0a:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8004e0c:	68fb      	ldr	r3, [r7, #12]
 8004e0e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004e10:	681b      	ldr	r3, [r3, #0]
 8004e12:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004e16:	2b00      	cmp	r3, #0
 8004e18:	d007      	beq.n	8004e2a <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8004e1a:	68fb      	ldr	r3, [r7, #12]
 8004e1c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004e1e:	681a      	ldr	r2, [r3, #0]
 8004e20:	68fb      	ldr	r3, [r7, #12]
 8004e22:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004e24:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004e28:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != NULL)
 8004e2a:	68fb      	ldr	r3, [r7, #12]
 8004e2c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004e2e:	2b00      	cmp	r3, #0
 8004e30:	d007      	beq.n	8004e42 <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8004e32:	68fb      	ldr	r3, [r7, #12]
 8004e34:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004e36:	681a      	ldr	r2, [r3, #0]
 8004e38:	68fb      	ldr	r3, [r7, #12]
 8004e3a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004e3c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004e40:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8004e42:	68fb      	ldr	r3, [r7, #12]
 8004e44:	681b      	ldr	r3, [r3, #0]
 8004e46:	681a      	ldr	r2, [r3, #0]
 8004e48:	68fb      	ldr	r3, [r7, #12]
 8004e4a:	681b      	ldr	r3, [r3, #0]
 8004e4c:	f042 0201 	orr.w	r2, r2, #1
 8004e50:	601a      	str	r2, [r3, #0]
 8004e52:	e008      	b.n	8004e66 <HAL_DMA_Start_IT+0xf2>
  }
  else
  {
    /* Change the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8004e54:	68fb      	ldr	r3, [r7, #12]
 8004e56:	2280      	movs	r2, #128	@ 0x80
 8004e58:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004e5a:	68fb      	ldr	r3, [r7, #12]
 8004e5c:	2200      	movs	r2, #0
 8004e5e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Return error status */
    status = HAL_ERROR;
 8004e62:	2301      	movs	r3, #1
 8004e64:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 8004e66:	7dfb      	ldrb	r3, [r7, #23]
}
 8004e68:	4618      	mov	r0, r3
 8004e6a:	3718      	adds	r7, #24
 8004e6c:	46bd      	mov	sp, r7
 8004e6e:	bd80      	pop	{r7, pc}

08004e70 <HAL_DMA_Abort>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8004e70:	b480      	push	{r7}
 8004e72:	b083      	sub	sp, #12
 8004e74:	af00      	add	r7, sp, #0
 8004e76:	6078      	str	r0, [r7, #4]
  /* Check the DMA peripheral handle */
  if (NULL == hdma)
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	2b00      	cmp	r3, #0
 8004e7c:	d101      	bne.n	8004e82 <HAL_DMA_Abort+0x12>
  {
    return HAL_ERROR;
 8004e7e:	2301      	movs	r3, #1
 8004e80:	e04f      	b.n	8004f22 <HAL_DMA_Abort+0xb2>
  }

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8004e88:	b2db      	uxtb	r3, r3
 8004e8a:	2b02      	cmp	r3, #2
 8004e8c:	d008      	beq.n	8004ea0 <HAL_DMA_Abort+0x30>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	2204      	movs	r2, #4
 8004e92:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	2200      	movs	r2, #0
 8004e98:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8004e9c:	2301      	movs	r3, #1
 8004e9e:	e040      	b.n	8004f22 <HAL_DMA_Abort+0xb2>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	681b      	ldr	r3, [r3, #0]
 8004ea4:	681a      	ldr	r2, [r3, #0]
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	681b      	ldr	r3, [r3, #0]
 8004eaa:	f022 020e 	bic.w	r2, r2, #14
 8004eae:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004eb4:	681a      	ldr	r2, [r3, #0]
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004eba:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004ebe:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	681b      	ldr	r3, [r3, #0]
 8004ec4:	681a      	ldr	r2, [r3, #0]
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	681b      	ldr	r3, [r3, #0]
 8004eca:	f022 0201 	bic.w	r2, r2, #1
 8004ece:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004ed4:	f003 021c 	and.w	r2, r3, #28
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004edc:	2101      	movs	r1, #1
 8004ede:	fa01 f202 	lsl.w	r2, r1, r2
 8004ee2:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004ee8:	687a      	ldr	r2, [r7, #4]
 8004eea:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8004eec:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != NULL)
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004ef2:	2b00      	cmp	r3, #0
 8004ef4:	d00c      	beq.n	8004f10 <HAL_DMA_Abort+0xa0>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004efa:	681a      	ldr	r2, [r3, #0]
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004f00:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004f04:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004f0a:	687a      	ldr	r2, [r7, #4]
 8004f0c:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8004f0e:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	2201      	movs	r2, #1
 8004f14:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	2200      	movs	r2, #0
 8004f1c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  }

  return HAL_OK;
 8004f20:	2300      	movs	r3, #0
}
 8004f22:	4618      	mov	r0, r3
 8004f24:	370c      	adds	r7, #12
 8004f26:	46bd      	mov	sp, r7
 8004f28:	bc80      	pop	{r7}
 8004f2a:	4770      	bx	lr

08004f2c <HAL_DMA_Abort_IT>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8004f2c:	b580      	push	{r7, lr}
 8004f2e:	b084      	sub	sp, #16
 8004f30:	af00      	add	r7, sp, #0
 8004f32:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004f34:	2300      	movs	r3, #0
 8004f36:	73fb      	strb	r3, [r7, #15]

  if (hdma->State != HAL_DMA_STATE_BUSY)
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8004f3e:	b2db      	uxtb	r3, r3
 8004f40:	2b02      	cmp	r3, #2
 8004f42:	d005      	beq.n	8004f50 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	2204      	movs	r2, #4
 8004f48:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8004f4a:	2301      	movs	r3, #1
 8004f4c:	73fb      	strb	r3, [r7, #15]
 8004f4e:	e047      	b.n	8004fe0 <HAL_DMA_Abort_IT+0xb4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	681b      	ldr	r3, [r3, #0]
 8004f54:	681a      	ldr	r2, [r3, #0]
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	681b      	ldr	r3, [r3, #0]
 8004f5a:	f022 020e 	bic.w	r2, r2, #14
 8004f5e:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	681b      	ldr	r3, [r3, #0]
 8004f64:	681a      	ldr	r2, [r3, #0]
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	681b      	ldr	r3, [r3, #0]
 8004f6a:	f022 0201 	bic.w	r2, r2, #1
 8004f6e:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004f74:	681a      	ldr	r2, [r3, #0]
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004f7a:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004f7e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004f84:	f003 021c 	and.w	r2, r3, #28
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f8c:	2101      	movs	r1, #1
 8004f8e:	fa01 f202 	lsl.w	r2, r1, r2
 8004f92:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004f98:	687a      	ldr	r2, [r7, #4]
 8004f9a:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8004f9c:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != NULL)
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004fa2:	2b00      	cmp	r3, #0
 8004fa4:	d00c      	beq.n	8004fc0 <HAL_DMA_Abort_IT+0x94>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004faa:	681a      	ldr	r2, [r3, #0]
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004fb0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004fb4:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004fba:	687a      	ldr	r2, [r7, #4]
 8004fbc:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8004fbe:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	2201      	movs	r2, #1
 8004fc4:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	2200      	movs	r2, #0
 8004fcc:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004fd4:	2b00      	cmp	r3, #0
 8004fd6:	d003      	beq.n	8004fe0 <HAL_DMA_Abort_IT+0xb4>
    {
      hdma->XferAbortCallback(hdma);
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004fdc:	6878      	ldr	r0, [r7, #4]
 8004fde:	4798      	blx	r3
    }
  }
  return status;
 8004fe0:	7bfb      	ldrb	r3, [r7, #15]
}
 8004fe2:	4618      	mov	r0, r3
 8004fe4:	3710      	adds	r7, #16
 8004fe6:	46bd      	mov	sp, r7
 8004fe8:	bd80      	pop	{r7, pc}
	...

08004fec <HAL_DMA_IRQHandler>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004fec:	b580      	push	{r7, lr}
 8004fee:	b084      	sub	sp, #16
 8004ff0:	af00      	add	r7, sp, #0
 8004ff2:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ff8:	681b      	ldr	r3, [r3, #0]
 8004ffa:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	681b      	ldr	r3, [r3, #0]
 8005000:	681b      	ldr	r3, [r3, #0]
 8005002:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005008:	f003 031c 	and.w	r3, r3, #28
 800500c:	2204      	movs	r2, #4
 800500e:	409a      	lsls	r2, r3
 8005010:	68fb      	ldr	r3, [r7, #12]
 8005012:	4013      	ands	r3, r2
 8005014:	2b00      	cmp	r3, #0
 8005016:	d027      	beq.n	8005068 <HAL_DMA_IRQHandler+0x7c>
 8005018:	68bb      	ldr	r3, [r7, #8]
 800501a:	f003 0304 	and.w	r3, r3, #4
 800501e:	2b00      	cmp	r3, #0
 8005020:	d022      	beq.n	8005068 <HAL_DMA_IRQHandler+0x7c>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	681b      	ldr	r3, [r3, #0]
 8005028:	f003 0320 	and.w	r3, r3, #32
 800502c:	2b00      	cmp	r3, #0
 800502e:	d107      	bne.n	8005040 <HAL_DMA_IRQHandler+0x54>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	681b      	ldr	r3, [r3, #0]
 8005034:	681a      	ldr	r2, [r3, #0]
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	681b      	ldr	r3, [r3, #0]
 800503a:	f022 0204 	bic.w	r2, r2, #4
 800503e:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005044:	f003 021c 	and.w	r2, r3, #28
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800504c:	2104      	movs	r1, #4
 800504e:	fa01 f202 	lsl.w	r2, r1, r2
 8005052:	605a      	str	r2, [r3, #4]

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if (hdma->XferHalfCpltCallback != NULL)
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005058:	2b00      	cmp	r3, #0
 800505a:	f000 8081 	beq.w	8005160 <HAL_DMA_IRQHandler+0x174>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005062:	6878      	ldr	r0, [r7, #4]
 8005064:	4798      	blx	r3
      if (hdma->XferHalfCpltCallback != NULL)
 8005066:	e07b      	b.n	8005160 <HAL_DMA_IRQHandler+0x174>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)))) && (0U != (source_it & DMA_IT_TC)))
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800506c:	f003 031c 	and.w	r3, r3, #28
 8005070:	2202      	movs	r2, #2
 8005072:	409a      	lsls	r2, r3
 8005074:	68fb      	ldr	r3, [r7, #12]
 8005076:	4013      	ands	r3, r2
 8005078:	2b00      	cmp	r3, #0
 800507a:	d03d      	beq.n	80050f8 <HAL_DMA_IRQHandler+0x10c>
 800507c:	68bb      	ldr	r3, [r7, #8]
 800507e:	f003 0302 	and.w	r3, r3, #2
 8005082:	2b00      	cmp	r3, #0
 8005084:	d038      	beq.n	80050f8 <HAL_DMA_IRQHandler+0x10c>
  {
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	681b      	ldr	r3, [r3, #0]
 800508a:	681b      	ldr	r3, [r3, #0]
 800508c:	f003 0320 	and.w	r3, r3, #32
 8005090:	2b00      	cmp	r3, #0
 8005092:	d10b      	bne.n	80050ac <HAL_DMA_IRQHandler+0xc0>
      {
        /* Disable the transfer complete and error interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	681b      	ldr	r3, [r3, #0]
 8005098:	681a      	ldr	r2, [r3, #0]
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	681b      	ldr	r3, [r3, #0]
 800509e:	f022 020a 	bic.w	r2, r2, #10
 80050a2:	601a      	str	r2, [r3, #0]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	2201      	movs	r2, #1
 80050a8:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
      }
      /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)));
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	681b      	ldr	r3, [r3, #0]
 80050b0:	461a      	mov	r2, r3
 80050b2:	4b2e      	ldr	r3, [pc, #184]	@ (800516c <HAL_DMA_IRQHandler+0x180>)
 80050b4:	429a      	cmp	r2, r3
 80050b6:	d909      	bls.n	80050cc <HAL_DMA_IRQHandler+0xe0>
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80050bc:	f003 031c 	and.w	r3, r3, #28
 80050c0:	4a2b      	ldr	r2, [pc, #172]	@ (8005170 <HAL_DMA_IRQHandler+0x184>)
 80050c2:	2102      	movs	r1, #2
 80050c4:	fa01 f303 	lsl.w	r3, r1, r3
 80050c8:	6053      	str	r3, [r2, #4]
 80050ca:	e008      	b.n	80050de <HAL_DMA_IRQHandler+0xf2>
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80050d0:	f003 031c 	and.w	r3, r3, #28
 80050d4:	4a27      	ldr	r2, [pc, #156]	@ (8005174 <HAL_DMA_IRQHandler+0x188>)
 80050d6:	2102      	movs	r1, #2
 80050d8:	fa01 f303 	lsl.w	r3, r1, r3
 80050dc:	6053      	str	r3, [r2, #4]

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	2200      	movs	r2, #0
 80050e2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

      if (hdma->XferCpltCallback != NULL)
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80050ea:	2b00      	cmp	r3, #0
 80050ec:	d038      	beq.n	8005160 <HAL_DMA_IRQHandler+0x174>
      {
        /* Transfer complete callback */
        hdma->XferCpltCallback(hdma);
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80050f2:	6878      	ldr	r0, [r7, #4]
 80050f4:	4798      	blx	r3
      if (hdma->XferCpltCallback != NULL)
 80050f6:	e033      	b.n	8005160 <HAL_DMA_IRQHandler+0x174>
      }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) != 0U))
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80050fc:	f003 031c 	and.w	r3, r3, #28
 8005100:	2208      	movs	r2, #8
 8005102:	409a      	lsls	r2, r3
 8005104:	68fb      	ldr	r3, [r7, #12]
 8005106:	4013      	ands	r3, r2
 8005108:	2b00      	cmp	r3, #0
 800510a:	d02a      	beq.n	8005162 <HAL_DMA_IRQHandler+0x176>
 800510c:	68bb      	ldr	r3, [r7, #8]
 800510e:	f003 0308 	and.w	r3, r3, #8
 8005112:	2b00      	cmp	r3, #0
 8005114:	d025      	beq.n	8005162 <HAL_DMA_IRQHandler+0x176>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	681b      	ldr	r3, [r3, #0]
 800511a:	681a      	ldr	r2, [r3, #0]
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	681b      	ldr	r3, [r3, #0]
 8005120:	f022 020e 	bic.w	r2, r2, #14
 8005124:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800512a:	f003 021c 	and.w	r2, r3, #28
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005132:	2101      	movs	r1, #1
 8005134:	fa01 f202 	lsl.w	r2, r1, r2
 8005138:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	2201      	movs	r2, #1
 800513e:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	2201      	movs	r2, #1
 8005144:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	2200      	movs	r2, #0
 800514c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005154:	2b00      	cmp	r3, #0
 8005156:	d004      	beq.n	8005162 <HAL_DMA_IRQHandler+0x176>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800515c:	6878      	ldr	r0, [r7, #4]
 800515e:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8005160:	bf00      	nop
 8005162:	bf00      	nop
}
 8005164:	3710      	adds	r7, #16
 8005166:	46bd      	mov	sp, r7
 8005168:	bd80      	pop	{r7, pc}
 800516a:	bf00      	nop
 800516c:	40020080 	.word	0x40020080
 8005170:	40020400 	.word	0x40020400
 8005174:	40020000 	.word	0x40020000

08005178 <DMA_SetConfig>:
  * @param DstAddress The destination memory Buffer address
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005178:	b480      	push	{r7}
 800517a:	b085      	sub	sp, #20
 800517c:	af00      	add	r7, sp, #0
 800517e:	60f8      	str	r0, [r7, #12]
 8005180:	60b9      	str	r1, [r7, #8]
 8005182:	607a      	str	r2, [r7, #4]
 8005184:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005186:	68fb      	ldr	r3, [r7, #12]
 8005188:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800518a:	68fa      	ldr	r2, [r7, #12]
 800518c:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800518e:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != NULL)
 8005190:	68fb      	ldr	r3, [r7, #12]
 8005192:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005194:	2b00      	cmp	r3, #0
 8005196:	d004      	beq.n	80051a2 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005198:	68fb      	ldr	r3, [r7, #12]
 800519a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800519c:	68fa      	ldr	r2, [r7, #12]
 800519e:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80051a0:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80051a2:	68fb      	ldr	r3, [r7, #12]
 80051a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80051a6:	f003 021c 	and.w	r2, r3, #28
 80051aa:	68fb      	ldr	r3, [r7, #12]
 80051ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80051ae:	2101      	movs	r1, #1
 80051b0:	fa01 f202 	lsl.w	r2, r1, r2
 80051b4:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80051b6:	68fb      	ldr	r3, [r7, #12]
 80051b8:	681b      	ldr	r3, [r3, #0]
 80051ba:	683a      	ldr	r2, [r7, #0]
 80051bc:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80051be:	68fb      	ldr	r3, [r7, #12]
 80051c0:	689b      	ldr	r3, [r3, #8]
 80051c2:	2b10      	cmp	r3, #16
 80051c4:	d108      	bne.n	80051d8 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80051c6:	68fb      	ldr	r3, [r7, #12]
 80051c8:	681b      	ldr	r3, [r3, #0]
 80051ca:	687a      	ldr	r2, [r7, #4]
 80051cc:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80051ce:	68fb      	ldr	r3, [r7, #12]
 80051d0:	681b      	ldr	r3, [r3, #0]
 80051d2:	68ba      	ldr	r2, [r7, #8]
 80051d4:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80051d6:	e007      	b.n	80051e8 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 80051d8:	68fb      	ldr	r3, [r7, #12]
 80051da:	681b      	ldr	r3, [r3, #0]
 80051dc:	68ba      	ldr	r2, [r7, #8]
 80051de:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80051e0:	68fb      	ldr	r3, [r7, #12]
 80051e2:	681b      	ldr	r3, [r3, #0]
 80051e4:	687a      	ldr	r2, [r7, #4]
 80051e6:	60da      	str	r2, [r3, #12]
}
 80051e8:	bf00      	nop
 80051ea:	3714      	adds	r7, #20
 80051ec:	46bd      	mov	sp, r7
 80051ee:	bc80      	pop	{r7}
 80051f0:	4770      	bx	lr
	...

080051f4 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80051f4:	b480      	push	{r7}
 80051f6:	b085      	sub	sp, #20
 80051f8:	af00      	add	r7, sp, #0
 80051fa:	6078      	str	r0, [r7, #4]
  uint32_t channel_number;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	681b      	ldr	r3, [r3, #0]
 8005200:	461a      	mov	r2, r3
 8005202:	4b1c      	ldr	r3, [pc, #112]	@ (8005274 <DMA_CalcDMAMUXChannelBaseAndMask+0x80>)
 8005204:	429a      	cmp	r2, r3
 8005206:	d813      	bhi.n	8005230 <DMA_CalcDMAMUXChannelBaseAndMask+0x3c>
  {
    /* DMA1 */
    /* Associate a DMA Channel to a DMAMUX channel */
    hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U));
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800520c:	089b      	lsrs	r3, r3, #2
 800520e:	009b      	lsls	r3, r3, #2
 8005210:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8005214:	f503 3302 	add.w	r3, r3, #133120	@ 0x20800
 8005218:	687a      	ldr	r2, [r7, #4]
 800521a:	6493      	str	r3, [r2, #72]	@ 0x48

    /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
    channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	681b      	ldr	r3, [r3, #0]
 8005220:	b2db      	uxtb	r3, r3
 8005222:	3b08      	subs	r3, #8
 8005224:	4a14      	ldr	r2, [pc, #80]	@ (8005278 <DMA_CalcDMAMUXChannelBaseAndMask+0x84>)
 8005226:	fba2 2303 	umull	r2, r3, r2, r3
 800522a:	091b      	lsrs	r3, r3, #4
 800522c:	60fb      	str	r3, [r7, #12]
 800522e:	e011      	b.n	8005254 <DMA_CalcDMAMUXChannelBaseAndMask+0x60>
  }
  else
  {
    /* DMA2 */
    /* Associate a DMA Channel to a DMAMUX channel */
    hdma->DMAmuxChannel = (DMAMUX1_Channel7 + (hdma->ChannelIndex >> 2U));
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005234:	089b      	lsrs	r3, r3, #2
 8005236:	009a      	lsls	r2, r3, #2
 8005238:	4b10      	ldr	r3, [pc, #64]	@ (800527c <DMA_CalcDMAMUXChannelBaseAndMask+0x88>)
 800523a:	4413      	add	r3, r2
 800523c:	687a      	ldr	r2, [r7, #4]
 800523e:	6493      	str	r3, [r2, #72]	@ 0x48

    /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
    channel_number = (((((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U) + 7U);
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	b2db      	uxtb	r3, r3
 8005246:	3b08      	subs	r3, #8
 8005248:	4a0b      	ldr	r2, [pc, #44]	@ (8005278 <DMA_CalcDMAMUXChannelBaseAndMask+0x84>)
 800524a:	fba2 2303 	umull	r2, r3, r2, r3
 800524e:	091b      	lsrs	r3, r3, #4
 8005250:	3307      	adds	r3, #7
 8005252:	60fb      	str	r3, [r7, #12]
  }

  /* Initialize the field DMAmuxChannelStatus to DMAMUX1_ChannelStatus base */
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	4a0a      	ldr	r2, [pc, #40]	@ (8005280 <DMA_CalcDMAMUXChannelBaseAndMask+0x8c>)
 8005258:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Initialize the field DMAmuxChannelStatusMask with the corresponding index of the DMAMUX channel selected for the current ChannelIndex */
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 800525a:	68fb      	ldr	r3, [r7, #12]
 800525c:	f003 031f 	and.w	r3, r3, #31
 8005260:	2201      	movs	r2, #1
 8005262:	409a      	lsls	r2, r3
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8005268:	bf00      	nop
 800526a:	3714      	adds	r7, #20
 800526c:	46bd      	mov	sp, r7
 800526e:	bc80      	pop	{r7}
 8005270:	4770      	bx	lr
 8005272:	bf00      	nop
 8005274:	40020407 	.word	0x40020407
 8005278:	cccccccd 	.word	0xcccccccd
 800527c:	4002081c 	.word	0x4002081c
 8005280:	40020880 	.word	0x40020880

08005284 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8005284:	b480      	push	{r7}
 8005286:	b085      	sub	sp, #20
 8005288:	af00      	add	r7, sp, #0
 800528a:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	685b      	ldr	r3, [r3, #4]
 8005290:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005294:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8005296:	68fa      	ldr	r2, [r7, #12]
 8005298:	4b0a      	ldr	r3, [pc, #40]	@ (80052c4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 800529a:	4413      	add	r3, r2
 800529c:	009b      	lsls	r3, r3, #2
 800529e:	461a      	mov	r2, r3
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	4a08      	ldr	r2, [pc, #32]	@ (80052c8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 80052a8:	659a      	str	r2, [r3, #88]	@ 0x58

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 80052aa:	68fb      	ldr	r3, [r7, #12]
 80052ac:	3b01      	subs	r3, #1
 80052ae:	f003 0303 	and.w	r3, r3, #3
 80052b2:	2201      	movs	r2, #1
 80052b4:	409a      	lsls	r2, r3
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 80052ba:	bf00      	nop
 80052bc:	3714      	adds	r7, #20
 80052be:	46bd      	mov	sp, r7
 80052c0:	bc80      	pop	{r7}
 80052c2:	4770      	bx	lr
 80052c4:	1000823f 	.word	0x1000823f
 80052c8:	40020940 	.word	0x40020940

080052cc <HAL_FLASH_Program>:
  *                are stored the data for the row fast program.
  *
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 80052cc:	b580      	push	{r7, lr}
 80052ce:	b086      	sub	sp, #24
 80052d0:	af00      	add	r7, sp, #0
 80052d2:	60f8      	str	r0, [r7, #12]
 80052d4:	60b9      	str	r1, [r7, #8]
 80052d6:	e9c7 2300 	strd	r2, r3, [r7]
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));
  assert_param(IS_ADDR_ALIGNED_64BITS(Address));
  assert_param(IS_FLASH_PROGRAM_ADDRESS(Address));

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 80052da:	4b1c      	ldr	r3, [pc, #112]	@ (800534c <HAL_FLASH_Program+0x80>)
 80052dc:	781b      	ldrb	r3, [r3, #0]
 80052de:	2b01      	cmp	r3, #1
 80052e0:	d101      	bne.n	80052e6 <HAL_FLASH_Program+0x1a>
 80052e2:	2302      	movs	r3, #2
 80052e4:	e02d      	b.n	8005342 <HAL_FLASH_Program+0x76>
 80052e6:	4b19      	ldr	r3, [pc, #100]	@ (800534c <HAL_FLASH_Program+0x80>)
 80052e8:	2201      	movs	r2, #1
 80052ea:	701a      	strb	r2, [r3, #0]

  /* Reset error code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 80052ec:	4b17      	ldr	r3, [pc, #92]	@ (800534c <HAL_FLASH_Program+0x80>)
 80052ee:	2200      	movs	r2, #0
 80052f0:	605a      	str	r2, [r3, #4]

  /* Verify that next operation can be proceed */
  status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 80052f2:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80052f6:	f000 f869 	bl	80053cc <FLASH_WaitForLastOperation>
 80052fa:	4603      	mov	r3, r0
 80052fc:	75fb      	strb	r3, [r7, #23]

  if (status == HAL_OK)
 80052fe:	7dfb      	ldrb	r3, [r7, #23]
 8005300:	2b00      	cmp	r3, #0
 8005302:	d11a      	bne.n	800533a <HAL_FLASH_Program+0x6e>
  {
    if (TypeProgram == FLASH_TYPEPROGRAM_DOUBLEWORD)
 8005304:	68fb      	ldr	r3, [r7, #12]
 8005306:	2b01      	cmp	r3, #1
 8005308:	d105      	bne.n	8005316 <HAL_FLASH_Program+0x4a>
    {
      /* Check the parameters */
      assert_param(IS_FLASH_PROGRAM_ADDRESS(Address));

      /* Program double-word (64-bit) at a specified address */
      FLASH_Program_DoubleWord(Address, Data);
 800530a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800530e:	68b8      	ldr	r0, [r7, #8]
 8005310:	f000 f8be 	bl	8005490 <FLASH_Program_DoubleWord>
 8005314:	e004      	b.n	8005320 <HAL_FLASH_Program+0x54>
    {
      /* Check the parameters */
      assert_param(IS_FLASH_FAST_PROGRAM_ADDRESS(Address));

      /* Fast program a 32 double-word (64-bit) row at a specified address */
      FLASH_Program_Fast(Address, (uint32_t)Data);
 8005316:	683b      	ldr	r3, [r7, #0]
 8005318:	4619      	mov	r1, r3
 800531a:	68b8      	ldr	r0, [r7, #8]
 800531c:	f000 f8de 	bl	80054dc <FLASH_Program_Fast>
    }

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8005320:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8005324:	f000 f852 	bl	80053cc <FLASH_WaitForLastOperation>
 8005328:	4603      	mov	r3, r0
 800532a:	75fb      	strb	r3, [r7, #23]

    /* If the program operation is completed, disable the PG or FSTPG Bit */
#ifdef CORE_CM0PLUS
    CLEAR_BIT(FLASH->C2CR, TypeProgram);
#else
    CLEAR_BIT(FLASH->CR, TypeProgram);
 800532c:	4b08      	ldr	r3, [pc, #32]	@ (8005350 <HAL_FLASH_Program+0x84>)
 800532e:	695a      	ldr	r2, [r3, #20]
 8005330:	68fb      	ldr	r3, [r7, #12]
 8005332:	43db      	mvns	r3, r3
 8005334:	4906      	ldr	r1, [pc, #24]	@ (8005350 <HAL_FLASH_Program+0x84>)
 8005336:	4013      	ands	r3, r2
 8005338:	614b      	str	r3, [r1, #20]
#endif
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 800533a:	4b04      	ldr	r3, [pc, #16]	@ (800534c <HAL_FLASH_Program+0x80>)
 800533c:	2200      	movs	r2, #0
 800533e:	701a      	strb	r2, [r3, #0]

  /* return status */
  return status;
 8005340:	7dfb      	ldrb	r3, [r7, #23]
}
 8005342:	4618      	mov	r0, r3
 8005344:	3718      	adds	r7, #24
 8005346:	46bd      	mov	sp, r7
 8005348:	bd80      	pop	{r7, pc}
 800534a:	bf00      	nop
 800534c:	20000874 	.word	0x20000874
 8005350:	58004000 	.word	0x58004000

08005354 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8005354:	b480      	push	{r7}
 8005356:	b083      	sub	sp, #12
 8005358:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 800535a:	2300      	movs	r3, #0
 800535c:	71fb      	strb	r3, [r7, #7]

  if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0U)
 800535e:	4b0b      	ldr	r3, [pc, #44]	@ (800538c <HAL_FLASH_Unlock+0x38>)
 8005360:	695b      	ldr	r3, [r3, #20]
 8005362:	2b00      	cmp	r3, #0
 8005364:	da0b      	bge.n	800537e <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8005366:	4b09      	ldr	r3, [pc, #36]	@ (800538c <HAL_FLASH_Unlock+0x38>)
 8005368:	4a09      	ldr	r2, [pc, #36]	@ (8005390 <HAL_FLASH_Unlock+0x3c>)
 800536a:	609a      	str	r2, [r3, #8]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 800536c:	4b07      	ldr	r3, [pc, #28]	@ (800538c <HAL_FLASH_Unlock+0x38>)
 800536e:	4a09      	ldr	r2, [pc, #36]	@ (8005394 <HAL_FLASH_Unlock+0x40>)
 8005370:	609a      	str	r2, [r3, #8]

    /* verify Flash is unlock */
    if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0U)
 8005372:	4b06      	ldr	r3, [pc, #24]	@ (800538c <HAL_FLASH_Unlock+0x38>)
 8005374:	695b      	ldr	r3, [r3, #20]
 8005376:	2b00      	cmp	r3, #0
 8005378:	da01      	bge.n	800537e <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 800537a:	2301      	movs	r3, #1
 800537c:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 800537e:	79fb      	ldrb	r3, [r7, #7]
}
 8005380:	4618      	mov	r0, r3
 8005382:	370c      	adds	r7, #12
 8005384:	46bd      	mov	sp, r7
 8005386:	bc80      	pop	{r7}
 8005388:	4770      	bx	lr
 800538a:	bf00      	nop
 800538c:	58004000 	.word	0x58004000
 8005390:	45670123 	.word	0x45670123
 8005394:	cdef89ab 	.word	0xcdef89ab

08005398 <HAL_FLASH_Lock>:
/**
  * @brief  Lock the FLASH control register access.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8005398:	b480      	push	{r7}
 800539a:	b083      	sub	sp, #12
 800539c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 800539e:	2300      	movs	r3, #0
 80053a0:	71fb      	strb	r3, [r7, #7]

  /* Set the LOCK Bit to lock the FLASH Registers access */
  /* @Note  The lock and unlock procedure is done only using CR registers even from CPU2 */
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 80053a2:	4b09      	ldr	r3, [pc, #36]	@ (80053c8 <HAL_FLASH_Lock+0x30>)
 80053a4:	695b      	ldr	r3, [r3, #20]
 80053a6:	4a08      	ldr	r2, [pc, #32]	@ (80053c8 <HAL_FLASH_Lock+0x30>)
 80053a8:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80053ac:	6153      	str	r3, [r2, #20]

  /* verify Flash is locked */
  if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) == 0U)
 80053ae:	4b06      	ldr	r3, [pc, #24]	@ (80053c8 <HAL_FLASH_Lock+0x30>)
 80053b0:	695b      	ldr	r3, [r3, #20]
 80053b2:	2b00      	cmp	r3, #0
 80053b4:	db01      	blt.n	80053ba <HAL_FLASH_Lock+0x22>
  {
    status = HAL_ERROR;
 80053b6:	2301      	movs	r3, #1
 80053b8:	71fb      	strb	r3, [r7, #7]
  }

  return status;
 80053ba:	79fb      	ldrb	r3, [r7, #7]
}
 80053bc:	4618      	mov	r0, r3
 80053be:	370c      	adds	r7, #12
 80053c0:	46bd      	mov	sp, r7
 80053c2:	bc80      	pop	{r7}
 80053c4:	4770      	bx	lr
 80053c6:	bf00      	nop
 80053c8:	58004000 	.word	0x58004000

080053cc <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout Maximum flash operation timeout
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 80053cc:	b580      	push	{r7, lr}
 80053ce:	b084      	sub	sp, #16
 80053d0:	af00      	add	r7, sp, #0
 80053d2:	6078      	str	r0, [r7, #4]
  uint32_t error;
  uint32_t tickstart = HAL_GetTick();
 80053d4:	f7fd f982 	bl	80026dc <HAL_GetTick>
 80053d8:	60f8      	str	r0, [r7, #12]

  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY))
 80053da:	e009      	b.n	80053f0 <FLASH_WaitForLastOperation+0x24>
  {
    if ((HAL_GetTick() - tickstart) >= Timeout)
 80053dc:	f7fd f97e 	bl	80026dc <HAL_GetTick>
 80053e0:	4602      	mov	r2, r0
 80053e2:	68fb      	ldr	r3, [r7, #12]
 80053e4:	1ad3      	subs	r3, r2, r3
 80053e6:	687a      	ldr	r2, [r7, #4]
 80053e8:	429a      	cmp	r2, r3
 80053ea:	d801      	bhi.n	80053f0 <FLASH_WaitForLastOperation+0x24>
    {
      return HAL_TIMEOUT;
 80053ec:	2303      	movs	r3, #3
 80053ee:	e046      	b.n	800547e <FLASH_WaitForLastOperation+0xb2>
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY))
 80053f0:	4b25      	ldr	r3, [pc, #148]	@ (8005488 <FLASH_WaitForLastOperation+0xbc>)
 80053f2:	691b      	ldr	r3, [r3, #16]
 80053f4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80053f8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80053fc:	d0ee      	beq.n	80053dc <FLASH_WaitForLastOperation+0x10>
  /* check flash errors. Only ECC correction can be checked here as ECCD
      generates NMI */
#ifdef CORE_CM0PLUS
  error = FLASH->C2SR;
#else
  error = FLASH->SR;
 80053fe:	4b22      	ldr	r3, [pc, #136]	@ (8005488 <FLASH_WaitForLastOperation+0xbc>)
 8005400:	691b      	ldr	r3, [r3, #16]
 8005402:	60bb      	str	r3, [r7, #8]
#endif

  /* Check FLASH End of Operation flag */
  if ((error & FLASH_FLAG_EOP) != 0U)
 8005404:	68bb      	ldr	r3, [r7, #8]
 8005406:	f003 0301 	and.w	r3, r3, #1
 800540a:	2b00      	cmp	r3, #0
 800540c:	d002      	beq.n	8005414 <FLASH_WaitForLastOperation+0x48>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 800540e:	4b1e      	ldr	r3, [pc, #120]	@ (8005488 <FLASH_WaitForLastOperation+0xbc>)
 8005410:	2201      	movs	r2, #1
 8005412:	611a      	str	r2, [r3, #16]
  }

  /* Now update error variable to only error value */
  error &= FLASH_FLAG_SR_ERRORS;
 8005414:	68ba      	ldr	r2, [r7, #8]
 8005416:	f24c 33fa 	movw	r3, #50170	@ 0xc3fa
 800541a:	4013      	ands	r3, r2
 800541c:	60bb      	str	r3, [r7, #8]

  /* clear error flags */
  __HAL_FLASH_CLEAR_FLAG(error);
 800541e:	68bb      	ldr	r3, [r7, #8]
 8005420:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005424:	d307      	bcc.n	8005436 <FLASH_WaitForLastOperation+0x6a>
 8005426:	4b18      	ldr	r3, [pc, #96]	@ (8005488 <FLASH_WaitForLastOperation+0xbc>)
 8005428:	699a      	ldr	r2, [r3, #24]
 800542a:	68bb      	ldr	r3, [r7, #8]
 800542c:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8005430:	4915      	ldr	r1, [pc, #84]	@ (8005488 <FLASH_WaitForLastOperation+0xbc>)
 8005432:	4313      	orrs	r3, r2
 8005434:	618b      	str	r3, [r1, #24]
 8005436:	68bb      	ldr	r3, [r7, #8]
 8005438:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 800543c:	2b00      	cmp	r3, #0
 800543e:	d004      	beq.n	800544a <FLASH_WaitForLastOperation+0x7e>
 8005440:	4a11      	ldr	r2, [pc, #68]	@ (8005488 <FLASH_WaitForLastOperation+0xbc>)
 8005442:	68bb      	ldr	r3, [r7, #8]
 8005444:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 8005448:	6113      	str	r3, [r2, #16]

  if (error != 0U)
 800544a:	68bb      	ldr	r3, [r7, #8]
 800544c:	2b00      	cmp	r3, #0
 800544e:	d00e      	beq.n	800546e <FLASH_WaitForLastOperation+0xa2>
  {
    /*Save the error code*/
    pFlash.ErrorCode = error;
 8005450:	4a0e      	ldr	r2, [pc, #56]	@ (800548c <FLASH_WaitForLastOperation+0xc0>)
 8005452:	68bb      	ldr	r3, [r7, #8]
 8005454:	6053      	str	r3, [r2, #4]

    return HAL_ERROR;
 8005456:	2301      	movs	r3, #1
 8005458:	e011      	b.n	800547e <FLASH_WaitForLastOperation+0xb2>
  }

  /* Wait for control register to be written */
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_CFGBSY))
  {
    if ((HAL_GetTick() - tickstart) >= Timeout)
 800545a:	f7fd f93f 	bl	80026dc <HAL_GetTick>
 800545e:	4602      	mov	r2, r0
 8005460:	68fb      	ldr	r3, [r7, #12]
 8005462:	1ad3      	subs	r3, r2, r3
 8005464:	687a      	ldr	r2, [r7, #4]
 8005466:	429a      	cmp	r2, r3
 8005468:	d801      	bhi.n	800546e <FLASH_WaitForLastOperation+0xa2>
    {
      return HAL_TIMEOUT;
 800546a:	2303      	movs	r3, #3
 800546c:	e007      	b.n	800547e <FLASH_WaitForLastOperation+0xb2>
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_CFGBSY))
 800546e:	4b06      	ldr	r3, [pc, #24]	@ (8005488 <FLASH_WaitForLastOperation+0xbc>)
 8005470:	691b      	ldr	r3, [r3, #16]
 8005472:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005476:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800547a:	d0ee      	beq.n	800545a <FLASH_WaitForLastOperation+0x8e>
    }
  }

  return HAL_OK;
 800547c:	2300      	movs	r3, #0
}
 800547e:	4618      	mov	r0, r3
 8005480:	3710      	adds	r7, #16
 8005482:	46bd      	mov	sp, r7
 8005484:	bd80      	pop	{r7, pc}
 8005486:	bf00      	nop
 8005488:	58004000 	.word	0x58004000
 800548c:	20000874 	.word	0x20000874

08005490 <FLASH_Program_DoubleWord>:
  * @param  Address Specifies the address to be programmed.
  * @param  Data Specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 8005490:	b480      	push	{r7}
 8005492:	b085      	sub	sp, #20
 8005494:	af00      	add	r7, sp, #0
 8005496:	60f8      	str	r0, [r7, #12]
 8005498:	e9c7 2300 	strd	r2, r3, [r7]
#ifdef CORE_CM0PLUS
  /* Set PG bit */
  SET_BIT(FLASH->C2CR, FLASH_CR_PG);
#else
  /* Set PG bit */
  SET_BIT(FLASH->CR, FLASH_CR_PG);
 800549c:	4b0e      	ldr	r3, [pc, #56]	@ (80054d8 <FLASH_Program_DoubleWord+0x48>)
 800549e:	695b      	ldr	r3, [r3, #20]
 80054a0:	4a0d      	ldr	r2, [pc, #52]	@ (80054d8 <FLASH_Program_DoubleWord+0x48>)
 80054a2:	f043 0301 	orr.w	r3, r3, #1
 80054a6:	6153      	str	r3, [r2, #20]
#endif

  /* Program first word */
  *(uint32_t *)Address = (uint32_t)Data;
 80054a8:	68fb      	ldr	r3, [r7, #12]
 80054aa:	683a      	ldr	r2, [r7, #0]
 80054ac:	601a      	str	r2, [r3, #0]
  __ASM volatile ("isb 0xF":::"memory");
 80054ae:	f3bf 8f6f 	isb	sy
}
 80054b2:	bf00      	nop
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(uint32_t *)(Address + 4U) = (uint32_t)(Data >> 32U);
 80054b4:	e9d7 0100 	ldrd	r0, r1, [r7]
 80054b8:	f04f 0200 	mov.w	r2, #0
 80054bc:	f04f 0300 	mov.w	r3, #0
 80054c0:	000a      	movs	r2, r1
 80054c2:	2300      	movs	r3, #0
 80054c4:	68f9      	ldr	r1, [r7, #12]
 80054c6:	3104      	adds	r1, #4
 80054c8:	4613      	mov	r3, r2
 80054ca:	600b      	str	r3, [r1, #0]
}
 80054cc:	bf00      	nop
 80054ce:	3714      	adds	r7, #20
 80054d0:	46bd      	mov	sp, r7
 80054d2:	bc80      	pop	{r7}
 80054d4:	4770      	bx	lr
 80054d6:	bf00      	nop
 80054d8:	58004000 	.word	0x58004000

080054dc <FLASH_Program_Fast>:
#ifdef CORE_CM0PLUS
static __RAM_FUNC void FLASH_Program_Fast(uint32_t Address, uint32_t DataAddress)
#else
static void FLASH_Program_Fast(uint32_t Address, uint32_t DataAddress)
#endif
{
 80054dc:	b480      	push	{r7}
 80054de:	b089      	sub	sp, #36	@ 0x24
 80054e0:	af00      	add	r7, sp, #0
 80054e2:	6078      	str	r0, [r7, #4]
 80054e4:	6039      	str	r1, [r7, #0]
  uint8_t row_index = (2 * FLASH_NB_DOUBLE_WORDS_IN_ROW);
 80054e6:	2340      	movs	r3, #64	@ 0x40
 80054e8:	77fb      	strb	r3, [r7, #31]
  __IO uint32_t *dest_addr = (__IO uint32_t *)Address;
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	61bb      	str	r3, [r7, #24]
  __IO uint32_t *src_addr = (__IO uint32_t *)DataAddress;
 80054ee:	683b      	ldr	r3, [r7, #0]
 80054f0:	617b      	str	r3, [r7, #20]

  /* Set FSTPG bit */
#ifdef CORE_CM0PLUS
  SET_BIT(FLASH->C2CR, FLASH_CR_FSTPG);
#else
  SET_BIT(FLASH->CR, FLASH_CR_FSTPG);
 80054f2:	4b18      	ldr	r3, [pc, #96]	@ (8005554 <FLASH_Program_Fast+0x78>)
 80054f4:	695b      	ldr	r3, [r3, #20]
 80054f6:	4a17      	ldr	r2, [pc, #92]	@ (8005554 <FLASH_Program_Fast+0x78>)
 80054f8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80054fc:	6153      	str	r3, [r2, #20]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80054fe:	f3ef 8310 	mrs	r3, PRIMASK
 8005502:	60fb      	str	r3, [r7, #12]
  return(result);
 8005504:	68fb      	ldr	r3, [r7, #12]
#endif

  /* Enter critical section: row programming should not be longer than 7 ms */
  primask_bit = __get_PRIMASK();
 8005506:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 8005508:	b672      	cpsid	i
}
 800550a:	bf00      	nop
  __disable_irq();

  /* Program the double word of the row */
  do
  {
    *dest_addr = *src_addr;
 800550c:	697b      	ldr	r3, [r7, #20]
 800550e:	681a      	ldr	r2, [r3, #0]
 8005510:	69bb      	ldr	r3, [r7, #24]
 8005512:	601a      	str	r2, [r3, #0]
    dest_addr++;
 8005514:	69bb      	ldr	r3, [r7, #24]
 8005516:	3304      	adds	r3, #4
 8005518:	61bb      	str	r3, [r7, #24]
    src_addr++;
 800551a:	697b      	ldr	r3, [r7, #20]
 800551c:	3304      	adds	r3, #4
 800551e:	617b      	str	r3, [r7, #20]
    row_index--;
 8005520:	7ffb      	ldrb	r3, [r7, #31]
 8005522:	3b01      	subs	r3, #1
 8005524:	77fb      	strb	r3, [r7, #31]
  }
  while (row_index != 0U);
 8005526:	7ffb      	ldrb	r3, [r7, #31]
 8005528:	2b00      	cmp	r3, #0
 800552a:	d1ef      	bne.n	800550c <FLASH_Program_Fast+0x30>

  /* wait for BSY in order to be sure that flash operation is ended before
     allowing prefetch in flash. Timeout does not return status, as it will
     be anyway done later */
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != 0U)
 800552c:	bf00      	nop
 800552e:	4b09      	ldr	r3, [pc, #36]	@ (8005554 <FLASH_Program_Fast+0x78>)
 8005530:	691b      	ldr	r3, [r3, #16]
 8005532:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005536:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800553a:	d0f8      	beq.n	800552e <FLASH_Program_Fast+0x52>
 800553c:	693b      	ldr	r3, [r7, #16]
 800553e:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005540:	68bb      	ldr	r3, [r7, #8]
 8005542:	f383 8810 	msr	PRIMASK, r3
}
 8005546:	bf00      	nop
  {
  }

  /* Exit critical section: restore previous priority mask */
  __set_PRIMASK(primask_bit);
}
 8005548:	bf00      	nop
 800554a:	3724      	adds	r7, #36	@ 0x24
 800554c:	46bd      	mov	sp, r7
 800554e:	bc80      	pop	{r7}
 8005550:	4770      	bx	lr
 8005552:	bf00      	nop
 8005554:	58004000 	.word	0x58004000

08005558 <HAL_FLASHEx_Erase>:
  *         information on faulty page in case of error (0xFFFFFFFF means that all
  *         the pages have been correctly erased)
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *PageError)
{
 8005558:	b580      	push	{r7, lr}
 800555a:	b084      	sub	sp, #16
 800555c:	af00      	add	r7, sp, #0
 800555e:	6078      	str	r0, [r7, #4]
 8005560:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8005562:	4b28      	ldr	r3, [pc, #160]	@ (8005604 <HAL_FLASHEx_Erase+0xac>)
 8005564:	781b      	ldrb	r3, [r3, #0]
 8005566:	2b01      	cmp	r3, #1
 8005568:	d101      	bne.n	800556e <HAL_FLASHEx_Erase+0x16>
 800556a:	2302      	movs	r3, #2
 800556c:	e046      	b.n	80055fc <HAL_FLASHEx_Erase+0xa4>
 800556e:	4b25      	ldr	r3, [pc, #148]	@ (8005604 <HAL_FLASHEx_Erase+0xac>)
 8005570:	2201      	movs	r2, #1
 8005572:	701a      	strb	r2, [r3, #0]

  /* Reset error code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8005574:	4b23      	ldr	r3, [pc, #140]	@ (8005604 <HAL_FLASHEx_Erase+0xac>)
 8005576:	2200      	movs	r2, #0
 8005578:	605a      	str	r2, [r3, #4]

  /* Verify that next operation can be proceed */
  status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 800557a:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800557e:	f7ff ff25 	bl	80053cc <FLASH_WaitForLastOperation>
 8005582:	4603      	mov	r3, r0
 8005584:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
 8005586:	7bfb      	ldrb	r3, [r7, #15]
 8005588:	2b00      	cmp	r3, #0
 800558a:	d133      	bne.n	80055f4 <HAL_FLASHEx_Erase+0x9c>
  {
    if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	681b      	ldr	r3, [r3, #0]
 8005590:	2b04      	cmp	r3, #4
 8005592:	d108      	bne.n	80055a6 <HAL_FLASHEx_Erase+0x4e>
    {
      /* Mass erase to be done */
      FLASH_MassErase();
 8005594:	f000 f838 	bl	8005608 <FLASH_MassErase>

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8005598:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800559c:	f7ff ff16 	bl	80053cc <FLASH_WaitForLastOperation>
 80055a0:	4603      	mov	r3, r0
 80055a2:	73fb      	strb	r3, [r7, #15]
 80055a4:	e024      	b.n	80055f0 <HAL_FLASHEx_Erase+0x98>
      /* If operation is completed or interrupted, no need to clear the Mass Erase Bit */
    }
    else
    {
      /*Initialization of PageError variable*/
      *PageError = 0xFFFFFFFFU;
 80055a6:	683b      	ldr	r3, [r7, #0]
 80055a8:	f04f 32ff 	mov.w	r2, #4294967295
 80055ac:	601a      	str	r2, [r3, #0]

      for (index = pEraseInit->Page; index < (pEraseInit->Page + pEraseInit->NbPages); index++)
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	685b      	ldr	r3, [r3, #4]
 80055b2:	60bb      	str	r3, [r7, #8]
 80055b4:	e012      	b.n	80055dc <HAL_FLASHEx_Erase+0x84>
      {
        /* Start erase page */
        FLASH_PageErase(index);
 80055b6:	68b8      	ldr	r0, [r7, #8]
 80055b8:	f000 f836 	bl	8005628 <FLASH_PageErase>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 80055bc:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80055c0:	f7ff ff04 	bl	80053cc <FLASH_WaitForLastOperation>
 80055c4:	4603      	mov	r3, r0
 80055c6:	73fb      	strb	r3, [r7, #15]

        if (status != HAL_OK)
 80055c8:	7bfb      	ldrb	r3, [r7, #15]
 80055ca:	2b00      	cmp	r3, #0
 80055cc:	d003      	beq.n	80055d6 <HAL_FLASHEx_Erase+0x7e>
        {
          /* In case of error, stop erase procedure and return the faulty address */
          *PageError = index;
 80055ce:	683b      	ldr	r3, [r7, #0]
 80055d0:	68ba      	ldr	r2, [r7, #8]
 80055d2:	601a      	str	r2, [r3, #0]
          break;
 80055d4:	e00a      	b.n	80055ec <HAL_FLASHEx_Erase+0x94>
      for (index = pEraseInit->Page; index < (pEraseInit->Page + pEraseInit->NbPages); index++)
 80055d6:	68bb      	ldr	r3, [r7, #8]
 80055d8:	3301      	adds	r3, #1
 80055da:	60bb      	str	r3, [r7, #8]
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	685a      	ldr	r2, [r3, #4]
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	689b      	ldr	r3, [r3, #8]
 80055e4:	4413      	add	r3, r2
 80055e6:	68ba      	ldr	r2, [r7, #8]
 80055e8:	429a      	cmp	r2, r3
 80055ea:	d3e4      	bcc.n	80055b6 <HAL_FLASHEx_Erase+0x5e>
        }
      }

      /* If operation is completed or interrupted, disable the Page Erase Bit */
      FLASH_AcknowledgePageErase();
 80055ec:	f000 f878 	bl	80056e0 <FLASH_AcknowledgePageErase>
    }

    /* Flush the caches to be sure of the data consistency */
    FLASH_FlushCaches();
 80055f0:	f000 f832 	bl	8005658 <FLASH_FlushCaches>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 80055f4:	4b03      	ldr	r3, [pc, #12]	@ (8005604 <HAL_FLASHEx_Erase+0xac>)
 80055f6:	2200      	movs	r2, #0
 80055f8:	701a      	strb	r2, [r3, #0]

  return status;
 80055fa:	7bfb      	ldrb	r3, [r7, #15]
}
 80055fc:	4618      	mov	r0, r3
 80055fe:	3710      	adds	r7, #16
 8005600:	46bd      	mov	sp, r7
 8005602:	bd80      	pop	{r7, pc}
 8005604:	20000874 	.word	0x20000874

08005608 <FLASH_MassErase>:
/**
  * @brief  Mass erase of FLASH memory.
  * @retval None
  */
static void FLASH_MassErase(void)
{
 8005608:	b480      	push	{r7}
 800560a:	af00      	add	r7, sp, #0
  /* Set the Mass Erase Bit and start bit */
#ifdef CORE_CM0PLUS
  SET_BIT(FLASH->C2CR, (FLASH_CR_MER | FLASH_CR_STRT));
#else
  SET_BIT(FLASH->CR, (FLASH_CR_MER | FLASH_CR_STRT));
 800560c:	4b05      	ldr	r3, [pc, #20]	@ (8005624 <FLASH_MassErase+0x1c>)
 800560e:	695b      	ldr	r3, [r3, #20]
 8005610:	4a04      	ldr	r2, [pc, #16]	@ (8005624 <FLASH_MassErase+0x1c>)
 8005612:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005616:	f043 0304 	orr.w	r3, r3, #4
 800561a:	6153      	str	r3, [r2, #20]
#endif
}
 800561c:	bf00      	nop
 800561e:	46bd      	mov	sp, r7
 8005620:	bc80      	pop	{r7}
 8005622:	4770      	bx	lr
 8005624:	58004000 	.word	0x58004000

08005628 <FLASH_PageErase>:
  * @param  Page FLASH page to erase
  *         This parameter must be a value between 0 and (max number of pages in Flash - 1)
  * @retval None
  */
void FLASH_PageErase(uint32_t Page)
{
 8005628:	b480      	push	{r7}
 800562a:	b083      	sub	sp, #12
 800562c:	af00      	add	r7, sp, #0
 800562e:	6078      	str	r0, [r7, #4]

  /* Proceed to erase the page */
#ifdef CORE_CM0PLUS
  MODIFY_REG(FLASH->C2CR, FLASH_CR_PNB, ((Page << FLASH_CR_PNB_Pos) | FLASH_CR_PER | FLASH_CR_STRT));
#else
  MODIFY_REG(FLASH->CR, FLASH_CR_PNB, ((Page << FLASH_CR_PNB_Pos) | FLASH_CR_PER | FLASH_CR_STRT));
 8005630:	4b08      	ldr	r3, [pc, #32]	@ (8005654 <FLASH_PageErase+0x2c>)
 8005632:	695b      	ldr	r3, [r3, #20]
 8005634:	f423 727e 	bic.w	r2, r3, #1016	@ 0x3f8
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	00db      	lsls	r3, r3, #3
 800563c:	4313      	orrs	r3, r2
 800563e:	4a05      	ldr	r2, [pc, #20]	@ (8005654 <FLASH_PageErase+0x2c>)
 8005640:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005644:	f043 0302 	orr.w	r3, r3, #2
 8005648:	6153      	str	r3, [r2, #20]
#endif
}
 800564a:	bf00      	nop
 800564c:	370c      	adds	r7, #12
 800564e:	46bd      	mov	sp, r7
 8005650:	bc80      	pop	{r7}
 8005652:	4770      	bx	lr
 8005654:	58004000 	.word	0x58004000

08005658 <FLASH_FlushCaches>:
/**
  * @brief  Flush the instruction and data caches.
  * @retval None
  */
void FLASH_FlushCaches(void)
{
 8005658:	b480      	push	{r7}
 800565a:	af00      	add	r7, sp, #0
  /* Flush instruction cache  */
  if (READ_BIT(FLASH->ACR, FLASH_ACR_ICEN) == 1U)
 800565c:	4b1f      	ldr	r3, [pc, #124]	@ (80056dc <FLASH_FlushCaches+0x84>)
 800565e:	681b      	ldr	r3, [r3, #0]
 8005660:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005664:	2b01      	cmp	r3, #1
 8005666:	d117      	bne.n	8005698 <FLASH_FlushCaches+0x40>
  {
    /* Disable instruction cache  */
    __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 8005668:	4b1c      	ldr	r3, [pc, #112]	@ (80056dc <FLASH_FlushCaches+0x84>)
 800566a:	681b      	ldr	r3, [r3, #0]
 800566c:	4a1b      	ldr	r2, [pc, #108]	@ (80056dc <FLASH_FlushCaches+0x84>)
 800566e:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005672:	6013      	str	r3, [r2, #0]
    /* Reset instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 8005674:	4b19      	ldr	r3, [pc, #100]	@ (80056dc <FLASH_FlushCaches+0x84>)
 8005676:	681b      	ldr	r3, [r3, #0]
 8005678:	4a18      	ldr	r2, [pc, #96]	@ (80056dc <FLASH_FlushCaches+0x84>)
 800567a:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800567e:	6013      	str	r3, [r2, #0]
 8005680:	4b16      	ldr	r3, [pc, #88]	@ (80056dc <FLASH_FlushCaches+0x84>)
 8005682:	681b      	ldr	r3, [r3, #0]
 8005684:	4a15      	ldr	r2, [pc, #84]	@ (80056dc <FLASH_FlushCaches+0x84>)
 8005686:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800568a:	6013      	str	r3, [r2, #0]
    /* Enable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800568c:	4b13      	ldr	r3, [pc, #76]	@ (80056dc <FLASH_FlushCaches+0x84>)
 800568e:	681b      	ldr	r3, [r3, #0]
 8005690:	4a12      	ldr	r2, [pc, #72]	@ (80056dc <FLASH_FlushCaches+0x84>)
 8005692:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8005696:	6013      	str	r3, [r2, #0]
  }

#ifdef CORE_CM0PLUS
#else
  /* Flush data cache */
  if (READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) == 1U)
 8005698:	4b10      	ldr	r3, [pc, #64]	@ (80056dc <FLASH_FlushCaches+0x84>)
 800569a:	681b      	ldr	r3, [r3, #0]
 800569c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80056a0:	2b01      	cmp	r3, #1
 80056a2:	d117      	bne.n	80056d4 <FLASH_FlushCaches+0x7c>
  {
    /* Disable data cache  */
    __HAL_FLASH_DATA_CACHE_DISABLE();
 80056a4:	4b0d      	ldr	r3, [pc, #52]	@ (80056dc <FLASH_FlushCaches+0x84>)
 80056a6:	681b      	ldr	r3, [r3, #0]
 80056a8:	4a0c      	ldr	r2, [pc, #48]	@ (80056dc <FLASH_FlushCaches+0x84>)
 80056aa:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80056ae:	6013      	str	r3, [r2, #0]
    /* Reset data cache */
    __HAL_FLASH_DATA_CACHE_RESET();
 80056b0:	4b0a      	ldr	r3, [pc, #40]	@ (80056dc <FLASH_FlushCaches+0x84>)
 80056b2:	681b      	ldr	r3, [r3, #0]
 80056b4:	4a09      	ldr	r2, [pc, #36]	@ (80056dc <FLASH_FlushCaches+0x84>)
 80056b6:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80056ba:	6013      	str	r3, [r2, #0]
 80056bc:	4b07      	ldr	r3, [pc, #28]	@ (80056dc <FLASH_FlushCaches+0x84>)
 80056be:	681b      	ldr	r3, [r3, #0]
 80056c0:	4a06      	ldr	r2, [pc, #24]	@ (80056dc <FLASH_FlushCaches+0x84>)
 80056c2:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80056c6:	6013      	str	r3, [r2, #0]
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
 80056c8:	4b04      	ldr	r3, [pc, #16]	@ (80056dc <FLASH_FlushCaches+0x84>)
 80056ca:	681b      	ldr	r3, [r3, #0]
 80056cc:	4a03      	ldr	r2, [pc, #12]	@ (80056dc <FLASH_FlushCaches+0x84>)
 80056ce:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80056d2:	6013      	str	r3, [r2, #0]
  }
#endif
}
 80056d4:	bf00      	nop
 80056d6:	46bd      	mov	sp, r7
 80056d8:	bc80      	pop	{r7}
 80056da:	4770      	bx	lr
 80056dc:	58004000 	.word	0x58004000

080056e0 <FLASH_AcknowledgePageErase>:
/**
  * @brief  Acknlowldge the page erase operation.
  * @retval None
  */
static void FLASH_AcknowledgePageErase(void)
{
 80056e0:	b480      	push	{r7}
 80056e2:	af00      	add	r7, sp, #0
#ifdef CORE_CM0PLUS
  CLEAR_BIT(FLASH->C2CR, (FLASH_CR_PER | FLASH_CR_PNB));
#else
  CLEAR_BIT(FLASH->CR, (FLASH_CR_PER | FLASH_CR_PNB));
 80056e4:	4b05      	ldr	r3, [pc, #20]	@ (80056fc <FLASH_AcknowledgePageErase+0x1c>)
 80056e6:	695b      	ldr	r3, [r3, #20]
 80056e8:	4a04      	ldr	r2, [pc, #16]	@ (80056fc <FLASH_AcknowledgePageErase+0x1c>)
 80056ea:	f423 737e 	bic.w	r3, r3, #1016	@ 0x3f8
 80056ee:	f023 0302 	bic.w	r3, r3, #2
 80056f2:	6153      	str	r3, [r2, #20]
#endif
}
 80056f4:	bf00      	nop
 80056f6:	46bd      	mov	sp, r7
 80056f8:	bc80      	pop	{r7}
 80056fa:	4770      	bx	lr
 80056fc:	58004000 	.word	0x58004000

08005700 <HAL_GPIO_Init>:
  * @param GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005700:	b480      	push	{r7}
 8005702:	b087      	sub	sp, #28
 8005704:	af00      	add	r7, sp, #0
 8005706:	6078      	str	r0, [r7, #4]
 8005708:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800570a:	2300      	movs	r3, #0
 800570c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800570e:	e140      	b.n	8005992 <HAL_GPIO_Init+0x292>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8005710:	683b      	ldr	r3, [r7, #0]
 8005712:	681a      	ldr	r2, [r3, #0]
 8005714:	2101      	movs	r1, #1
 8005716:	697b      	ldr	r3, [r7, #20]
 8005718:	fa01 f303 	lsl.w	r3, r1, r3
 800571c:	4013      	ands	r3, r2
 800571e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8005720:	68fb      	ldr	r3, [r7, #12]
 8005722:	2b00      	cmp	r3, #0
 8005724:	f000 8132 	beq.w	800598c <HAL_GPIO_Init+0x28c>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8005728:	683b      	ldr	r3, [r7, #0]
 800572a:	685b      	ldr	r3, [r3, #4]
 800572c:	f003 0303 	and.w	r3, r3, #3
 8005730:	2b01      	cmp	r3, #1
 8005732:	d005      	beq.n	8005740 <HAL_GPIO_Init+0x40>
 8005734:	683b      	ldr	r3, [r7, #0]
 8005736:	685b      	ldr	r3, [r3, #4]
 8005738:	f003 0303 	and.w	r3, r3, #3
 800573c:	2b02      	cmp	r3, #2
 800573e:	d130      	bne.n	80057a2 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	689b      	ldr	r3, [r3, #8]
 8005744:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8005746:	697b      	ldr	r3, [r7, #20]
 8005748:	005b      	lsls	r3, r3, #1
 800574a:	2203      	movs	r2, #3
 800574c:	fa02 f303 	lsl.w	r3, r2, r3
 8005750:	43db      	mvns	r3, r3
 8005752:	693a      	ldr	r2, [r7, #16]
 8005754:	4013      	ands	r3, r2
 8005756:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8005758:	683b      	ldr	r3, [r7, #0]
 800575a:	68da      	ldr	r2, [r3, #12]
 800575c:	697b      	ldr	r3, [r7, #20]
 800575e:	005b      	lsls	r3, r3, #1
 8005760:	fa02 f303 	lsl.w	r3, r2, r3
 8005764:	693a      	ldr	r2, [r7, #16]
 8005766:	4313      	orrs	r3, r2
 8005768:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	693a      	ldr	r2, [r7, #16]
 800576e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	685b      	ldr	r3, [r3, #4]
 8005774:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8005776:	2201      	movs	r2, #1
 8005778:	697b      	ldr	r3, [r7, #20]
 800577a:	fa02 f303 	lsl.w	r3, r2, r3
 800577e:	43db      	mvns	r3, r3
 8005780:	693a      	ldr	r2, [r7, #16]
 8005782:	4013      	ands	r3, r2
 8005784:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8005786:	683b      	ldr	r3, [r7, #0]
 8005788:	685b      	ldr	r3, [r3, #4]
 800578a:	091b      	lsrs	r3, r3, #4
 800578c:	f003 0201 	and.w	r2, r3, #1
 8005790:	697b      	ldr	r3, [r7, #20]
 8005792:	fa02 f303 	lsl.w	r3, r2, r3
 8005796:	693a      	ldr	r2, [r7, #16]
 8005798:	4313      	orrs	r3, r2
 800579a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	693a      	ldr	r2, [r7, #16]
 80057a0:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80057a2:	683b      	ldr	r3, [r7, #0]
 80057a4:	685b      	ldr	r3, [r3, #4]
 80057a6:	f003 0303 	and.w	r3, r3, #3
 80057aa:	2b03      	cmp	r3, #3
 80057ac:	d017      	beq.n	80057de <HAL_GPIO_Init+0xde>
      {
        temp = GPIOx->PUPDR;
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	68db      	ldr	r3, [r3, #12]
 80057b2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80057b4:	697b      	ldr	r3, [r7, #20]
 80057b6:	005b      	lsls	r3, r3, #1
 80057b8:	2203      	movs	r2, #3
 80057ba:	fa02 f303 	lsl.w	r3, r2, r3
 80057be:	43db      	mvns	r3, r3
 80057c0:	693a      	ldr	r2, [r7, #16]
 80057c2:	4013      	ands	r3, r2
 80057c4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80057c6:	683b      	ldr	r3, [r7, #0]
 80057c8:	689a      	ldr	r2, [r3, #8]
 80057ca:	697b      	ldr	r3, [r7, #20]
 80057cc:	005b      	lsls	r3, r3, #1
 80057ce:	fa02 f303 	lsl.w	r3, r2, r3
 80057d2:	693a      	ldr	r2, [r7, #16]
 80057d4:	4313      	orrs	r3, r2
 80057d6:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	693a      	ldr	r2, [r7, #16]
 80057dc:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80057de:	683b      	ldr	r3, [r7, #0]
 80057e0:	685b      	ldr	r3, [r3, #4]
 80057e2:	f003 0303 	and.w	r3, r3, #3
 80057e6:	2b02      	cmp	r3, #2
 80057e8:	d123      	bne.n	8005832 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80057ea:	697b      	ldr	r3, [r7, #20]
 80057ec:	08da      	lsrs	r2, r3, #3
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	3208      	adds	r2, #8
 80057f2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80057f6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80057f8:	697b      	ldr	r3, [r7, #20]
 80057fa:	f003 0307 	and.w	r3, r3, #7
 80057fe:	009b      	lsls	r3, r3, #2
 8005800:	220f      	movs	r2, #15
 8005802:	fa02 f303 	lsl.w	r3, r2, r3
 8005806:	43db      	mvns	r3, r3
 8005808:	693a      	ldr	r2, [r7, #16]
 800580a:	4013      	ands	r3, r2
 800580c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800580e:	683b      	ldr	r3, [r7, #0]
 8005810:	691a      	ldr	r2, [r3, #16]
 8005812:	697b      	ldr	r3, [r7, #20]
 8005814:	f003 0307 	and.w	r3, r3, #7
 8005818:	009b      	lsls	r3, r3, #2
 800581a:	fa02 f303 	lsl.w	r3, r2, r3
 800581e:	693a      	ldr	r2, [r7, #16]
 8005820:	4313      	orrs	r3, r2
 8005822:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8005824:	697b      	ldr	r3, [r7, #20]
 8005826:	08da      	lsrs	r2, r3, #3
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	3208      	adds	r2, #8
 800582c:	6939      	ldr	r1, [r7, #16]
 800582e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	681b      	ldr	r3, [r3, #0]
 8005836:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8005838:	697b      	ldr	r3, [r7, #20]
 800583a:	005b      	lsls	r3, r3, #1
 800583c:	2203      	movs	r2, #3
 800583e:	fa02 f303 	lsl.w	r3, r2, r3
 8005842:	43db      	mvns	r3, r3
 8005844:	693a      	ldr	r2, [r7, #16]
 8005846:	4013      	ands	r3, r2
 8005848:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800584a:	683b      	ldr	r3, [r7, #0]
 800584c:	685b      	ldr	r3, [r3, #4]
 800584e:	f003 0203 	and.w	r2, r3, #3
 8005852:	697b      	ldr	r3, [r7, #20]
 8005854:	005b      	lsls	r3, r3, #1
 8005856:	fa02 f303 	lsl.w	r3, r2, r3
 800585a:	693a      	ldr	r2, [r7, #16]
 800585c:	4313      	orrs	r3, r2
 800585e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	693a      	ldr	r2, [r7, #16]
 8005864:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8005866:	683b      	ldr	r3, [r7, #0]
 8005868:	685b      	ldr	r3, [r3, #4]
 800586a:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800586e:	2b00      	cmp	r3, #0
 8005870:	f000 808c 	beq.w	800598c <HAL_GPIO_Init+0x28c>
      {
        temp = SYSCFG->EXTICR[position >> 2u];
 8005874:	4a4e      	ldr	r2, [pc, #312]	@ (80059b0 <HAL_GPIO_Init+0x2b0>)
 8005876:	697b      	ldr	r3, [r7, #20]
 8005878:	089b      	lsrs	r3, r3, #2
 800587a:	3302      	adds	r3, #2
 800587c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005880:	613b      	str	r3, [r7, #16]
        temp &= ~(0x07uL << (4U * (position & 0x03U)));
 8005882:	697b      	ldr	r3, [r7, #20]
 8005884:	f003 0303 	and.w	r3, r3, #3
 8005888:	009b      	lsls	r3, r3, #2
 800588a:	2207      	movs	r2, #7
 800588c:	fa02 f303 	lsl.w	r3, r2, r3
 8005890:	43db      	mvns	r3, r3
 8005892:	693a      	ldr	r2, [r7, #16]
 8005894:	4013      	ands	r3, r2
 8005896:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 800589e:	d00d      	beq.n	80058bc <HAL_GPIO_Init+0x1bc>
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	4a44      	ldr	r2, [pc, #272]	@ (80059b4 <HAL_GPIO_Init+0x2b4>)
 80058a4:	4293      	cmp	r3, r2
 80058a6:	d007      	beq.n	80058b8 <HAL_GPIO_Init+0x1b8>
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	4a43      	ldr	r2, [pc, #268]	@ (80059b8 <HAL_GPIO_Init+0x2b8>)
 80058ac:	4293      	cmp	r3, r2
 80058ae:	d101      	bne.n	80058b4 <HAL_GPIO_Init+0x1b4>
 80058b0:	2302      	movs	r3, #2
 80058b2:	e004      	b.n	80058be <HAL_GPIO_Init+0x1be>
 80058b4:	2307      	movs	r3, #7
 80058b6:	e002      	b.n	80058be <HAL_GPIO_Init+0x1be>
 80058b8:	2301      	movs	r3, #1
 80058ba:	e000      	b.n	80058be <HAL_GPIO_Init+0x1be>
 80058bc:	2300      	movs	r3, #0
 80058be:	697a      	ldr	r2, [r7, #20]
 80058c0:	f002 0203 	and.w	r2, r2, #3
 80058c4:	0092      	lsls	r2, r2, #2
 80058c6:	4093      	lsls	r3, r2
 80058c8:	693a      	ldr	r2, [r7, #16]
 80058ca:	4313      	orrs	r3, r2
 80058cc:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80058ce:	4938      	ldr	r1, [pc, #224]	@ (80059b0 <HAL_GPIO_Init+0x2b0>)
 80058d0:	697b      	ldr	r3, [r7, #20]
 80058d2:	089b      	lsrs	r3, r3, #2
 80058d4:	3302      	adds	r3, #2
 80058d6:	693a      	ldr	r2, [r7, #16]
 80058d8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80058dc:	4b37      	ldr	r3, [pc, #220]	@ (80059bc <HAL_GPIO_Init+0x2bc>)
 80058de:	681b      	ldr	r3, [r3, #0]
 80058e0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80058e2:	68fb      	ldr	r3, [r7, #12]
 80058e4:	43db      	mvns	r3, r3
 80058e6:	693a      	ldr	r2, [r7, #16]
 80058e8:	4013      	ands	r3, r2
 80058ea:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80058ec:	683b      	ldr	r3, [r7, #0]
 80058ee:	685b      	ldr	r3, [r3, #4]
 80058f0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80058f4:	2b00      	cmp	r3, #0
 80058f6:	d003      	beq.n	8005900 <HAL_GPIO_Init+0x200>
        {
          temp |= iocurrent;
 80058f8:	693a      	ldr	r2, [r7, #16]
 80058fa:	68fb      	ldr	r3, [r7, #12]
 80058fc:	4313      	orrs	r3, r2
 80058fe:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8005900:	4a2e      	ldr	r2, [pc, #184]	@ (80059bc <HAL_GPIO_Init+0x2bc>)
 8005902:	693b      	ldr	r3, [r7, #16]
 8005904:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8005906:	4b2d      	ldr	r3, [pc, #180]	@ (80059bc <HAL_GPIO_Init+0x2bc>)
 8005908:	685b      	ldr	r3, [r3, #4]
 800590a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800590c:	68fb      	ldr	r3, [r7, #12]
 800590e:	43db      	mvns	r3, r3
 8005910:	693a      	ldr	r2, [r7, #16]
 8005912:	4013      	ands	r3, r2
 8005914:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8005916:	683b      	ldr	r3, [r7, #0]
 8005918:	685b      	ldr	r3, [r3, #4]
 800591a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800591e:	2b00      	cmp	r3, #0
 8005920:	d003      	beq.n	800592a <HAL_GPIO_Init+0x22a>
        {
          temp |= iocurrent;
 8005922:	693a      	ldr	r2, [r7, #16]
 8005924:	68fb      	ldr	r3, [r7, #12]
 8005926:	4313      	orrs	r3, r2
 8005928:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800592a:	4a24      	ldr	r2, [pc, #144]	@ (80059bc <HAL_GPIO_Init+0x2bc>)
 800592c:	693b      	ldr	r3, [r7, #16]
 800592e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
#ifdef CORE_CM0PLUS
        temp = EXTI->C2IMR1;
#else
        temp = EXTI->IMR1;
 8005930:	4b22      	ldr	r3, [pc, #136]	@ (80059bc <HAL_GPIO_Init+0x2bc>)
 8005932:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005936:	613b      	str	r3, [r7, #16]
#endif /* CORE_CM0PLUS */
        temp &= ~(iocurrent);
 8005938:	68fb      	ldr	r3, [r7, #12]
 800593a:	43db      	mvns	r3, r3
 800593c:	693a      	ldr	r2, [r7, #16]
 800593e:	4013      	ands	r3, r2
 8005940:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8005942:	683b      	ldr	r3, [r7, #0]
 8005944:	685b      	ldr	r3, [r3, #4]
 8005946:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800594a:	2b00      	cmp	r3, #0
 800594c:	d003      	beq.n	8005956 <HAL_GPIO_Init+0x256>
        {
          temp |= iocurrent;
 800594e:	693a      	ldr	r2, [r7, #16]
 8005950:	68fb      	ldr	r3, [r7, #12]
 8005952:	4313      	orrs	r3, r2
 8005954:	613b      	str	r3, [r7, #16]
        }
#ifdef CORE_CM0PLUS
        EXTI->C2IMR1 = temp;
#else
        EXTI->IMR1 = temp;
 8005956:	4a19      	ldr	r2, [pc, #100]	@ (80059bc <HAL_GPIO_Init+0x2bc>)
 8005958:	693b      	ldr	r3, [r7, #16]
 800595a:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
#endif /* CORE_CM0PLUS */

#ifdef CORE_CM0PLUS
        temp = EXTI->C2EMR1;
#else
        temp = EXTI->EMR1;
 800595e:	4b17      	ldr	r3, [pc, #92]	@ (80059bc <HAL_GPIO_Init+0x2bc>)
 8005960:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005964:	613b      	str	r3, [r7, #16]
#endif /* CORE_CM0PLUS */
        temp &= ~(iocurrent);
 8005966:	68fb      	ldr	r3, [r7, #12]
 8005968:	43db      	mvns	r3, r3
 800596a:	693a      	ldr	r2, [r7, #16]
 800596c:	4013      	ands	r3, r2
 800596e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8005970:	683b      	ldr	r3, [r7, #0]
 8005972:	685b      	ldr	r3, [r3, #4]
 8005974:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005978:	2b00      	cmp	r3, #0
 800597a:	d003      	beq.n	8005984 <HAL_GPIO_Init+0x284>
        {
          temp |= iocurrent;
 800597c:	693a      	ldr	r2, [r7, #16]
 800597e:	68fb      	ldr	r3, [r7, #12]
 8005980:	4313      	orrs	r3, r2
 8005982:	613b      	str	r3, [r7, #16]
        }
#ifdef CORE_CM0PLUS
        EXTI->C2EMR1 = temp;
#else
        EXTI->EMR1 = temp;
 8005984:	4a0d      	ldr	r2, [pc, #52]	@ (80059bc <HAL_GPIO_Init+0x2bc>)
 8005986:	693b      	ldr	r3, [r7, #16]
 8005988:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
#endif /* CORE_CM0PLUS */
      }
    }

    position++;
 800598c:	697b      	ldr	r3, [r7, #20]
 800598e:	3301      	adds	r3, #1
 8005990:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8005992:	683b      	ldr	r3, [r7, #0]
 8005994:	681a      	ldr	r2, [r3, #0]
 8005996:	697b      	ldr	r3, [r7, #20]
 8005998:	fa22 f303 	lsr.w	r3, r2, r3
 800599c:	2b00      	cmp	r3, #0
 800599e:	f47f aeb7 	bne.w	8005710 <HAL_GPIO_Init+0x10>
  }
}
 80059a2:	bf00      	nop
 80059a4:	bf00      	nop
 80059a6:	371c      	adds	r7, #28
 80059a8:	46bd      	mov	sp, r7
 80059aa:	bc80      	pop	{r7}
 80059ac:	4770      	bx	lr
 80059ae:	bf00      	nop
 80059b0:	40010000 	.word	0x40010000
 80059b4:	48000400 	.word	0x48000400
 80059b8:	48000800 	.word	0x48000800
 80059bc:	58000800 	.word	0x58000800

080059c0 <HAL_GPIO_DeInit>:
  * @param GPIO_Pin specifies the port bit to be written.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 80059c0:	b480      	push	{r7}
 80059c2:	b087      	sub	sp, #28
 80059c4:	af00      	add	r7, sp, #0
 80059c6:	6078      	str	r0, [r7, #4]
 80059c8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80059ca:	2300      	movs	r3, #0
 80059cc:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00u)
 80059ce:	e0af      	b.n	8005b30 <HAL_GPIO_DeInit+0x170>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 80059d0:	2201      	movs	r2, #1
 80059d2:	697b      	ldr	r3, [r7, #20]
 80059d4:	fa02 f303 	lsl.w	r3, r2, r3
 80059d8:	683a      	ldr	r2, [r7, #0]
 80059da:	4013      	ands	r3, r2
 80059dc:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 80059de:	693b      	ldr	r3, [r7, #16]
 80059e0:	2b00      	cmp	r3, #0
 80059e2:	f000 80a2 	beq.w	8005b2a <HAL_GPIO_DeInit+0x16a>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2u];
 80059e6:	4a59      	ldr	r2, [pc, #356]	@ (8005b4c <HAL_GPIO_DeInit+0x18c>)
 80059e8:	697b      	ldr	r3, [r7, #20]
 80059ea:	089b      	lsrs	r3, r3, #2
 80059ec:	3302      	adds	r3, #2
 80059ee:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80059f2:	60fb      	str	r3, [r7, #12]
      tmp &= (0x07uL << (4U * (position & 0x03U)));
 80059f4:	697b      	ldr	r3, [r7, #20]
 80059f6:	f003 0303 	and.w	r3, r3, #3
 80059fa:	009b      	lsls	r3, r3, #2
 80059fc:	2207      	movs	r2, #7
 80059fe:	fa02 f303 	lsl.w	r3, r2, r3
 8005a02:	68fa      	ldr	r2, [r7, #12]
 8005a04:	4013      	ands	r3, r2
 8005a06:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U))))
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8005a0e:	d00d      	beq.n	8005a2c <HAL_GPIO_DeInit+0x6c>
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	4a4f      	ldr	r2, [pc, #316]	@ (8005b50 <HAL_GPIO_DeInit+0x190>)
 8005a14:	4293      	cmp	r3, r2
 8005a16:	d007      	beq.n	8005a28 <HAL_GPIO_DeInit+0x68>
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	4a4e      	ldr	r2, [pc, #312]	@ (8005b54 <HAL_GPIO_DeInit+0x194>)
 8005a1c:	4293      	cmp	r3, r2
 8005a1e:	d101      	bne.n	8005a24 <HAL_GPIO_DeInit+0x64>
 8005a20:	2302      	movs	r3, #2
 8005a22:	e004      	b.n	8005a2e <HAL_GPIO_DeInit+0x6e>
 8005a24:	2307      	movs	r3, #7
 8005a26:	e002      	b.n	8005a2e <HAL_GPIO_DeInit+0x6e>
 8005a28:	2301      	movs	r3, #1
 8005a2a:	e000      	b.n	8005a2e <HAL_GPIO_DeInit+0x6e>
 8005a2c:	2300      	movs	r3, #0
 8005a2e:	697a      	ldr	r2, [r7, #20]
 8005a30:	f002 0203 	and.w	r2, r2, #3
 8005a34:	0092      	lsls	r2, r2, #2
 8005a36:	4093      	lsls	r3, r2
 8005a38:	68fa      	ldr	r2, [r7, #12]
 8005a3a:	429a      	cmp	r2, r3
 8005a3c:	d136      	bne.n	8005aac <HAL_GPIO_DeInit+0xec>
        /* Clear EXTI line configuration */
#ifdef CORE_CM0PLUS
        EXTI->C2IMR1 &= ~(iocurrent);
        EXTI->C2EMR1 &= ~(iocurrent);
#else
        EXTI->IMR1 &= ~(iocurrent);
 8005a3e:	4b46      	ldr	r3, [pc, #280]	@ (8005b58 <HAL_GPIO_DeInit+0x198>)
 8005a40:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 8005a44:	693b      	ldr	r3, [r7, #16]
 8005a46:	43db      	mvns	r3, r3
 8005a48:	4943      	ldr	r1, [pc, #268]	@ (8005b58 <HAL_GPIO_DeInit+0x198>)
 8005a4a:	4013      	ands	r3, r2
 8005a4c:	f8c1 3080 	str.w	r3, [r1, #128]	@ 0x80
        EXTI->EMR1 &= ~(iocurrent);
 8005a50:	4b41      	ldr	r3, [pc, #260]	@ (8005b58 <HAL_GPIO_DeInit+0x198>)
 8005a52:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 8005a56:	693b      	ldr	r3, [r7, #16]
 8005a58:	43db      	mvns	r3, r3
 8005a5a:	493f      	ldr	r1, [pc, #252]	@ (8005b58 <HAL_GPIO_DeInit+0x198>)
 8005a5c:	4013      	ands	r3, r2
 8005a5e:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
#endif /* CORE_CM0PLUS */

        /* Clear Rising Falling edge configuration */
        EXTI->RTSR1 &= ~(iocurrent);
 8005a62:	4b3d      	ldr	r3, [pc, #244]	@ (8005b58 <HAL_GPIO_DeInit+0x198>)
 8005a64:	681a      	ldr	r2, [r3, #0]
 8005a66:	693b      	ldr	r3, [r7, #16]
 8005a68:	43db      	mvns	r3, r3
 8005a6a:	493b      	ldr	r1, [pc, #236]	@ (8005b58 <HAL_GPIO_DeInit+0x198>)
 8005a6c:	4013      	ands	r3, r2
 8005a6e:	600b      	str	r3, [r1, #0]
        EXTI->FTSR1 &= ~(iocurrent);
 8005a70:	4b39      	ldr	r3, [pc, #228]	@ (8005b58 <HAL_GPIO_DeInit+0x198>)
 8005a72:	685a      	ldr	r2, [r3, #4]
 8005a74:	693b      	ldr	r3, [r7, #16]
 8005a76:	43db      	mvns	r3, r3
 8005a78:	4937      	ldr	r1, [pc, #220]	@ (8005b58 <HAL_GPIO_DeInit+0x198>)
 8005a7a:	4013      	ands	r3, r2
 8005a7c:	604b      	str	r3, [r1, #4]

        /* Clear EXTICR configuration */
        tmp = 0x07uL << (4u * (position & 0x03U));
 8005a7e:	697b      	ldr	r3, [r7, #20]
 8005a80:	f003 0303 	and.w	r3, r3, #3
 8005a84:	009b      	lsls	r3, r3, #2
 8005a86:	2207      	movs	r2, #7
 8005a88:	fa02 f303 	lsl.w	r3, r2, r3
 8005a8c:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;
 8005a8e:	4a2f      	ldr	r2, [pc, #188]	@ (8005b4c <HAL_GPIO_DeInit+0x18c>)
 8005a90:	697b      	ldr	r3, [r7, #20]
 8005a92:	089b      	lsrs	r3, r3, #2
 8005a94:	3302      	adds	r3, #2
 8005a96:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8005a9a:	68fb      	ldr	r3, [r7, #12]
 8005a9c:	43da      	mvns	r2, r3
 8005a9e:	482b      	ldr	r0, [pc, #172]	@ (8005b4c <HAL_GPIO_DeInit+0x18c>)
 8005aa0:	697b      	ldr	r3, [r7, #20]
 8005aa2:	089b      	lsrs	r3, r3, #2
 8005aa4:	400a      	ands	r2, r1
 8005aa6:	3302      	adds	r3, #2
 8005aa8:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2U));
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	681a      	ldr	r2, [r3, #0]
 8005ab0:	697b      	ldr	r3, [r7, #20]
 8005ab2:	005b      	lsls	r3, r3, #1
 8005ab4:	2103      	movs	r1, #3
 8005ab6:	fa01 f303 	lsl.w	r3, r1, r3
 8005aba:	431a      	orrs	r2, r3
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((position & 0x07U) * 4U)) ;
 8005ac0:	697b      	ldr	r3, [r7, #20]
 8005ac2:	08da      	lsrs	r2, r3, #3
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	3208      	adds	r2, #8
 8005ac8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8005acc:	697b      	ldr	r3, [r7, #20]
 8005ace:	f003 0307 	and.w	r3, r3, #7
 8005ad2:	009b      	lsls	r3, r3, #2
 8005ad4:	220f      	movs	r2, #15
 8005ad6:	fa02 f303 	lsl.w	r3, r2, r3
 8005ada:	43db      	mvns	r3, r3
 8005adc:	697a      	ldr	r2, [r7, #20]
 8005ade:	08d2      	lsrs	r2, r2, #3
 8005ae0:	4019      	ands	r1, r3
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	3208      	adds	r2, #8
 8005ae6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	689a      	ldr	r2, [r3, #8]
 8005aee:	697b      	ldr	r3, [r7, #20]
 8005af0:	005b      	lsls	r3, r3, #1
 8005af2:	2103      	movs	r1, #3
 8005af4:	fa01 f303 	lsl.w	r3, r1, r3
 8005af8:	43db      	mvns	r3, r3
 8005afa:	401a      	ands	r2, r3
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	685a      	ldr	r2, [r3, #4]
 8005b04:	2101      	movs	r1, #1
 8005b06:	697b      	ldr	r3, [r7, #20]
 8005b08:	fa01 f303 	lsl.w	r3, r1, r3
 8005b0c:	43db      	mvns	r3, r3
 8005b0e:	401a      	ands	r2, r3
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	68da      	ldr	r2, [r3, #12]
 8005b18:	697b      	ldr	r3, [r7, #20]
 8005b1a:	005b      	lsls	r3, r3, #1
 8005b1c:	2103      	movs	r1, #3
 8005b1e:	fa01 f303 	lsl.w	r3, r1, r3
 8005b22:	43db      	mvns	r3, r3
 8005b24:	401a      	ands	r2, r3
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	60da      	str	r2, [r3, #12]
    }

    position++;
 8005b2a:	697b      	ldr	r3, [r7, #20]
 8005b2c:	3301      	adds	r3, #1
 8005b2e:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00u)
 8005b30:	683a      	ldr	r2, [r7, #0]
 8005b32:	697b      	ldr	r3, [r7, #20]
 8005b34:	fa22 f303 	lsr.w	r3, r2, r3
 8005b38:	2b00      	cmp	r3, #0
 8005b3a:	f47f af49 	bne.w	80059d0 <HAL_GPIO_DeInit+0x10>
  }
}
 8005b3e:	bf00      	nop
 8005b40:	bf00      	nop
 8005b42:	371c      	adds	r7, #28
 8005b44:	46bd      	mov	sp, r7
 8005b46:	bc80      	pop	{r7}
 8005b48:	4770      	bx	lr
 8005b4a:	bf00      	nop
 8005b4c:	40010000 	.word	0x40010000
 8005b50:	48000400 	.word	0x48000400
 8005b54:	48000800 	.word	0x48000800
 8005b58:	58000800 	.word	0x58000800

08005b5c <HAL_GPIO_ReadPin>:
  * @param GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8005b5c:	b480      	push	{r7}
 8005b5e:	b085      	sub	sp, #20
 8005b60:	af00      	add	r7, sp, #0
 8005b62:	6078      	str	r0, [r7, #4]
 8005b64:	460b      	mov	r3, r1
 8005b66:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	691a      	ldr	r2, [r3, #16]
 8005b6c:	887b      	ldrh	r3, [r7, #2]
 8005b6e:	4013      	ands	r3, r2
 8005b70:	2b00      	cmp	r3, #0
 8005b72:	d002      	beq.n	8005b7a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8005b74:	2301      	movs	r3, #1
 8005b76:	73fb      	strb	r3, [r7, #15]
 8005b78:	e001      	b.n	8005b7e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8005b7a:	2300      	movs	r3, #0
 8005b7c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8005b7e:	7bfb      	ldrb	r3, [r7, #15]
}
 8005b80:	4618      	mov	r0, r3
 8005b82:	3714      	adds	r7, #20
 8005b84:	46bd      	mov	sp, r7
 8005b86:	bc80      	pop	{r7}
 8005b88:	4770      	bx	lr

08005b8a <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005b8a:	b480      	push	{r7}
 8005b8c:	b083      	sub	sp, #12
 8005b8e:	af00      	add	r7, sp, #0
 8005b90:	6078      	str	r0, [r7, #4]
 8005b92:	460b      	mov	r3, r1
 8005b94:	807b      	strh	r3, [r7, #2]
 8005b96:	4613      	mov	r3, r2
 8005b98:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8005b9a:	787b      	ldrb	r3, [r7, #1]
 8005b9c:	2b00      	cmp	r3, #0
 8005b9e:	d003      	beq.n	8005ba8 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8005ba0:	887a      	ldrh	r2, [r7, #2]
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8005ba6:	e002      	b.n	8005bae <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8005ba8:	887a      	ldrh	r2, [r7, #2]
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8005bae:	bf00      	nop
 8005bb0:	370c      	adds	r7, #12
 8005bb2:	46bd      	mov	sp, r7
 8005bb4:	bc80      	pop	{r7}
 8005bb6:	4770      	bx	lr

08005bb8 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8005bb8:	b580      	push	{r7, lr}
 8005bba:	b082      	sub	sp, #8
 8005bbc:	af00      	add	r7, sp, #0
 8005bbe:	4603      	mov	r3, r0
 8005bc0:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8005bc2:	4b08      	ldr	r3, [pc, #32]	@ (8005be4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005bc4:	68da      	ldr	r2, [r3, #12]
 8005bc6:	88fb      	ldrh	r3, [r7, #6]
 8005bc8:	4013      	ands	r3, r2
 8005bca:	2b00      	cmp	r3, #0
 8005bcc:	d006      	beq.n	8005bdc <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8005bce:	4a05      	ldr	r2, [pc, #20]	@ (8005be4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005bd0:	88fb      	ldrh	r3, [r7, #6]
 8005bd2:	60d3      	str	r3, [r2, #12]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8005bd4:	88fb      	ldrh	r3, [r7, #6]
 8005bd6:	4618      	mov	r0, r3
 8005bd8:	f004 ffbe 	bl	800ab58 <HAL_GPIO_EXTI_Callback>
  }
}
 8005bdc:	bf00      	nop
 8005bde:	3708      	adds	r7, #8
 8005be0:	46bd      	mov	sp, r7
 8005be2:	bd80      	pop	{r7, pc}
 8005be4:	58000800 	.word	0x58000800

08005be8 <HAL_PWR_EnableBkUpAccess>:
  * @note   LSEON bit that switches on and off the LSE crystal belongs as well to the
  *         backup domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8005be8:	b480      	push	{r7}
 8005bea:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005bec:	4b04      	ldr	r3, [pc, #16]	@ (8005c00 <HAL_PWR_EnableBkUpAccess+0x18>)
 8005bee:	681b      	ldr	r3, [r3, #0]
 8005bf0:	4a03      	ldr	r2, [pc, #12]	@ (8005c00 <HAL_PWR_EnableBkUpAccess+0x18>)
 8005bf2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005bf6:	6013      	str	r3, [r2, #0]
}
 8005bf8:	bf00      	nop
 8005bfa:	46bd      	mov	sp, r7
 8005bfc:	bc80      	pop	{r7}
 8005bfe:	4770      	bx	lr
 8005c00:	58000400 	.word	0x58000400

08005c04 <HAL_PWR_EnterSLEEPMode>:
  * @note  When WFI entry is used, tick interrupt have to be disabled if not desired as
  *        the interrupt wake up source.
  * @retval None
  */
void HAL_PWR_EnterSLEEPMode(uint32_t Regulator, uint8_t SLEEPEntry)
{
 8005c04:	b580      	push	{r7, lr}
 8005c06:	b082      	sub	sp, #8
 8005c08:	af00      	add	r7, sp, #0
 8005c0a:	6078      	str	r0, [r7, #4]
 8005c0c:	460b      	mov	r3, r1
 8005c0e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_PWR_REGULATOR(Regulator));
  assert_param(IS_PWR_SLEEP_ENTRY(SLEEPEntry));

  /* Set Regulator parameter */
  if (Regulator == PWR_MAINREGULATOR_ON)
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	2b00      	cmp	r3, #0
 8005c14:	d10c      	bne.n	8005c30 <HAL_PWR_EnterSLEEPMode+0x2c>
  {
    /* If in low-power run mode at this point, exit it */
    if (HAL_IS_BIT_SET(PWR->SR2, (PWR_SR2_REGLPF)))
 8005c16:	4b13      	ldr	r3, [pc, #76]	@ (8005c64 <HAL_PWR_EnterSLEEPMode+0x60>)
 8005c18:	695b      	ldr	r3, [r3, #20]
 8005c1a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005c1e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005c22:	d10d      	bne.n	8005c40 <HAL_PWR_EnterSLEEPMode+0x3c>
    {
      if (HAL_PWREx_DisableLowPowerRunMode() != HAL_OK)
 8005c24:	f000 f83c 	bl	8005ca0 <HAL_PWREx_DisableLowPowerRunMode>
 8005c28:	4603      	mov	r3, r0
 8005c2a:	2b00      	cmp	r3, #0
 8005c2c:	d008      	beq.n	8005c40 <HAL_PWR_EnterSLEEPMode+0x3c>
      {
        return ;
 8005c2e:	e015      	b.n	8005c5c <HAL_PWR_EnterSLEEPMode+0x58>
  }
  else
  {
    /* If in run mode, first move to low-power run mode.
       The system clock frequency must be below 2 MHz at this point. */
    if (HAL_IS_BIT_CLR(PWR->SR2, (PWR_SR2_REGLPF)))
 8005c30:	4b0c      	ldr	r3, [pc, #48]	@ (8005c64 <HAL_PWR_EnterSLEEPMode+0x60>)
 8005c32:	695b      	ldr	r3, [r3, #20]
 8005c34:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005c38:	2b00      	cmp	r3, #0
 8005c3a:	d101      	bne.n	8005c40 <HAL_PWR_EnterSLEEPMode+0x3c>
    {
      HAL_PWREx_EnableLowPowerRunMode();
 8005c3c:	f000 f822 	bl	8005c84 <HAL_PWREx_EnableLowPowerRunMode>
    }
  }

  /* Clear SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8005c40:	4b09      	ldr	r3, [pc, #36]	@ (8005c68 <HAL_PWR_EnterSLEEPMode+0x64>)
 8005c42:	691b      	ldr	r3, [r3, #16]
 8005c44:	4a08      	ldr	r2, [pc, #32]	@ (8005c68 <HAL_PWR_EnterSLEEPMode+0x64>)
 8005c46:	f023 0304 	bic.w	r3, r3, #4
 8005c4a:	6113      	str	r3, [r2, #16]

  /* Select SLEEP mode entry -------------------------------------------------*/
  if (SLEEPEntry == PWR_SLEEPENTRY_WFI)
 8005c4c:	78fb      	ldrb	r3, [r7, #3]
 8005c4e:	2b01      	cmp	r3, #1
 8005c50:	d101      	bne.n	8005c56 <HAL_PWR_EnterSLEEPMode+0x52>
  {
    /* Request Wait For Interrupt */
    __WFI();
 8005c52:	bf30      	wfi
 8005c54:	e002      	b.n	8005c5c <HAL_PWR_EnterSLEEPMode+0x58>
  }
  else
  {
    /* Request Wait For Event */
    __SEV();
 8005c56:	bf40      	sev
    __WFE();
 8005c58:	bf20      	wfe
    __WFE();
 8005c5a:	bf20      	wfe
  }
}
 8005c5c:	3708      	adds	r7, #8
 8005c5e:	46bd      	mov	sp, r7
 8005c60:	bd80      	pop	{r7, pc}
 8005c62:	bf00      	nop
 8005c64:	58000400 	.word	0x58000400
 8005c68:	e000ed00 	.word	0xe000ed00

08005c6c <HAL_PWREx_GetVoltageRange>:
/**
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWPWR_REGULATOR_VOLTAGE_SCALE2)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8005c6c:	b480      	push	{r7}
 8005c6e:	af00      	add	r7, sp, #0
  return (PWR->CR1 & PWR_CR1_VOS);
 8005c70:	4b03      	ldr	r3, [pc, #12]	@ (8005c80 <HAL_PWREx_GetVoltageRange+0x14>)
 8005c72:	681b      	ldr	r3, [r3, #0]
 8005c74:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
}
 8005c78:	4618      	mov	r0, r3
 8005c7a:	46bd      	mov	sp, r7
 8005c7c:	bc80      	pop	{r7}
 8005c7e:	4770      	bx	lr
 8005c80:	58000400 	.word	0x58000400

08005c84 <HAL_PWREx_EnableLowPowerRunMode>:
  * @note  In Low-power Run mode, all I/O pins keep the same state as in Run mode.
  * @note  Clock frequency must be reduced below 2 MHz.
  * @retval None
  */
void HAL_PWREx_EnableLowPowerRunMode(void)
{
 8005c84:	b480      	push	{r7}
 8005c86:	af00      	add	r7, sp, #0
  /* Set Regulator parameter */
  SET_BIT(PWR->CR1, PWR_CR1_LPR);
 8005c88:	4b04      	ldr	r3, [pc, #16]	@ (8005c9c <HAL_PWREx_EnableLowPowerRunMode+0x18>)
 8005c8a:	681b      	ldr	r3, [r3, #0]
 8005c8c:	4a03      	ldr	r2, [pc, #12]	@ (8005c9c <HAL_PWREx_EnableLowPowerRunMode+0x18>)
 8005c8e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8005c92:	6013      	str	r3, [r2, #0]
}
 8005c94:	bf00      	nop
 8005c96:	46bd      	mov	sp, r7
 8005c98:	bc80      	pop	{r7}
 8005c9a:	4770      	bx	lr
 8005c9c:	58000400 	.word	0x58000400

08005ca0 <HAL_PWREx_DisableLowPowerRunMode>:
  *        returns HAL_TIMEOUT status). The system clock frequency can then be
  *        increased above 2 MHz.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_DisableLowPowerRunMode(void)
{
 8005ca0:	b480      	push	{r7}
 8005ca2:	b083      	sub	sp, #12
 8005ca4:	af00      	add	r7, sp, #0
  uint32_t wait_loop_index;

  /* Clear LPR bit */
  CLEAR_BIT(PWR->CR1, PWR_CR1_LPR);
 8005ca6:	4b16      	ldr	r3, [pc, #88]	@ (8005d00 <HAL_PWREx_DisableLowPowerRunMode+0x60>)
 8005ca8:	681b      	ldr	r3, [r3, #0]
 8005caa:	4a15      	ldr	r2, [pc, #84]	@ (8005d00 <HAL_PWREx_DisableLowPowerRunMode+0x60>)
 8005cac:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005cb0:	6013      	str	r3, [r2, #0]

  /* Wait until REGLPF is reset */
  wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000UL);
 8005cb2:	4b14      	ldr	r3, [pc, #80]	@ (8005d04 <HAL_PWREx_DisableLowPowerRunMode+0x64>)
 8005cb4:	681b      	ldr	r3, [r3, #0]
 8005cb6:	2232      	movs	r2, #50	@ 0x32
 8005cb8:	fb02 f303 	mul.w	r3, r2, r3
 8005cbc:	4a12      	ldr	r2, [pc, #72]	@ (8005d08 <HAL_PWREx_DisableLowPowerRunMode+0x68>)
 8005cbe:	fba2 2303 	umull	r2, r3, r2, r3
 8005cc2:	0c9b      	lsrs	r3, r3, #18
 8005cc4:	607b      	str	r3, [r7, #4]
  while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF)) && (wait_loop_index != 0U))
 8005cc6:	e002      	b.n	8005cce <HAL_PWREx_DisableLowPowerRunMode+0x2e>
  {
    wait_loop_index--;
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	3b01      	subs	r3, #1
 8005ccc:	607b      	str	r3, [r7, #4]
  while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF)) && (wait_loop_index != 0U))
 8005cce:	4b0c      	ldr	r3, [pc, #48]	@ (8005d00 <HAL_PWREx_DisableLowPowerRunMode+0x60>)
 8005cd0:	695b      	ldr	r3, [r3, #20]
 8005cd2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005cd6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005cda:	d102      	bne.n	8005ce2 <HAL_PWREx_DisableLowPowerRunMode+0x42>
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	2b00      	cmp	r3, #0
 8005ce0:	d1f2      	bne.n	8005cc8 <HAL_PWREx_DisableLowPowerRunMode+0x28>
  }
  if (HAL_IS_BIT_SET(PWR->SR2, (PWR_SR2_REGLPF)))
 8005ce2:	4b07      	ldr	r3, [pc, #28]	@ (8005d00 <HAL_PWREx_DisableLowPowerRunMode+0x60>)
 8005ce4:	695b      	ldr	r3, [r3, #20]
 8005ce6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005cea:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005cee:	d101      	bne.n	8005cf4 <HAL_PWREx_DisableLowPowerRunMode+0x54>
  {
    return HAL_TIMEOUT;
 8005cf0:	2303      	movs	r3, #3
 8005cf2:	e000      	b.n	8005cf6 <HAL_PWREx_DisableLowPowerRunMode+0x56>
  }

  return HAL_OK;
 8005cf4:	2300      	movs	r3, #0
}
 8005cf6:	4618      	mov	r0, r3
 8005cf8:	370c      	adds	r7, #12
 8005cfa:	46bd      	mov	sp, r7
 8005cfc:	bc80      	pop	{r7}
 8005cfe:	4770      	bx	lr
 8005d00:	58000400 	.word	0x58000400
 8005d04:	20000014 	.word	0x20000014
 8005d08:	431bde83 	.word	0x431bde83

08005d0c <HAL_PWREx_EnterSTOP2Mode>:
  *            @arg @ref PWR_STOPENTRY_WFI  Enter Stop mode with WFI instruction
  *            @arg @ref PWR_STOPENTRY_WFE  Enter Stop mode with WFE instruction
  * @retval None
  */
void HAL_PWREx_EnterSTOP2Mode(uint8_t STOPEntry)
{
 8005d0c:	b480      	push	{r7}
 8005d0e:	b083      	sub	sp, #12
 8005d10:	af00      	add	r7, sp, #0
 8005d12:	4603      	mov	r3, r0
 8005d14:	71fb      	strb	r3, [r7, #7]
#ifdef CORE_CM0PLUS
  /* Set Stop mode 2 */
  MODIFY_REG(PWR->C2CR1, PWR_C2CR1_LPMS, PWR_LOWPOWERMODE_STOP2);
#else
  /* Set Stop mode 2 */
  MODIFY_REG(PWR->CR1, PWR_CR1_LPMS, PWR_LOWPOWERMODE_STOP2);
 8005d16:	4b10      	ldr	r3, [pc, #64]	@ (8005d58 <HAL_PWREx_EnterSTOP2Mode+0x4c>)
 8005d18:	681b      	ldr	r3, [r3, #0]
 8005d1a:	f023 0307 	bic.w	r3, r3, #7
 8005d1e:	4a0e      	ldr	r2, [pc, #56]	@ (8005d58 <HAL_PWREx_EnterSTOP2Mode+0x4c>)
 8005d20:	f043 0302 	orr.w	r3, r3, #2
 8005d24:	6013      	str	r3, [r2, #0]
#endif

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8005d26:	4b0d      	ldr	r3, [pc, #52]	@ (8005d5c <HAL_PWREx_EnterSTOP2Mode+0x50>)
 8005d28:	691b      	ldr	r3, [r3, #16]
 8005d2a:	4a0c      	ldr	r2, [pc, #48]	@ (8005d5c <HAL_PWREx_EnterSTOP2Mode+0x50>)
 8005d2c:	f043 0304 	orr.w	r3, r3, #4
 8005d30:	6113      	str	r3, [r2, #16]

  /* Select Stop mode entry --------------------------------------------------*/
  if (STOPEntry == PWR_STOPENTRY_WFI)
 8005d32:	79fb      	ldrb	r3, [r7, #7]
 8005d34:	2b01      	cmp	r3, #1
 8005d36:	d101      	bne.n	8005d3c <HAL_PWREx_EnterSTOP2Mode+0x30>
  {
    /* Request Wait For Interrupt */
    __WFI();
 8005d38:	bf30      	wfi
 8005d3a:	e002      	b.n	8005d42 <HAL_PWREx_EnterSTOP2Mode+0x36>
  }
  else
  {
    /* Request Wait For Event */
    __SEV();
 8005d3c:	bf40      	sev
    __WFE();
 8005d3e:	bf20      	wfe
    __WFE();
 8005d40:	bf20      	wfe
  }

  /* Reset SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8005d42:	4b06      	ldr	r3, [pc, #24]	@ (8005d5c <HAL_PWREx_EnterSTOP2Mode+0x50>)
 8005d44:	691b      	ldr	r3, [r3, #16]
 8005d46:	4a05      	ldr	r2, [pc, #20]	@ (8005d5c <HAL_PWREx_EnterSTOP2Mode+0x50>)
 8005d48:	f023 0304 	bic.w	r3, r3, #4
 8005d4c:	6113      	str	r3, [r2, #16]
}
 8005d4e:	bf00      	nop
 8005d50:	370c      	adds	r7, #12
 8005d52:	46bd      	mov	sp, r7
 8005d54:	bc80      	pop	{r7}
 8005d56:	4770      	bx	lr
 8005d58:	58000400 	.word	0x58000400
 8005d5c:	e000ed00 	.word	0xe000ed00

08005d60 <LL_PWR_IsEnabledBkUpAccess>:
{
 8005d60:	b480      	push	{r7}
 8005d62:	af00      	add	r7, sp, #0
  return ((READ_BIT(PWR->CR1, PWR_CR1_DBP) == (PWR_CR1_DBP)) ? 1UL : 0UL);
 8005d64:	4b06      	ldr	r3, [pc, #24]	@ (8005d80 <LL_PWR_IsEnabledBkUpAccess+0x20>)
 8005d66:	681b      	ldr	r3, [r3, #0]
 8005d68:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005d6c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005d70:	d101      	bne.n	8005d76 <LL_PWR_IsEnabledBkUpAccess+0x16>
 8005d72:	2301      	movs	r3, #1
 8005d74:	e000      	b.n	8005d78 <LL_PWR_IsEnabledBkUpAccess+0x18>
 8005d76:	2300      	movs	r3, #0
}
 8005d78:	4618      	mov	r0, r3
 8005d7a:	46bd      	mov	sp, r7
 8005d7c:	bc80      	pop	{r7}
 8005d7e:	4770      	bx	lr
 8005d80:	58000400 	.word	0x58000400

08005d84 <LL_RCC_HSE_EnableTcxo>:
{
 8005d84:	b480      	push	{r7}
 8005d86:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEBYPPWR);
 8005d88:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005d8c:	681b      	ldr	r3, [r3, #0]
 8005d8e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005d92:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8005d96:	6013      	str	r3, [r2, #0]
}
 8005d98:	bf00      	nop
 8005d9a:	46bd      	mov	sp, r7
 8005d9c:	bc80      	pop	{r7}
 8005d9e:	4770      	bx	lr

08005da0 <LL_RCC_HSE_DisableTcxo>:
{
 8005da0:	b480      	push	{r7}
 8005da2:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSEBYPPWR);
 8005da4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005da8:	681b      	ldr	r3, [r3, #0]
 8005daa:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005dae:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8005db2:	6013      	str	r3, [r2, #0]
}
 8005db4:	bf00      	nop
 8005db6:	46bd      	mov	sp, r7
 8005db8:	bc80      	pop	{r7}
 8005dba:	4770      	bx	lr

08005dbc <LL_RCC_HSE_IsEnabledDiv2>:
{
 8005dbc:	b480      	push	{r7}
 8005dbe:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSEPRE) == (RCC_CR_HSEPRE)) ? 1UL : 0UL);
 8005dc0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005dc4:	681b      	ldr	r3, [r3, #0]
 8005dc6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005dca:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005dce:	d101      	bne.n	8005dd4 <LL_RCC_HSE_IsEnabledDiv2+0x18>
 8005dd0:	2301      	movs	r3, #1
 8005dd2:	e000      	b.n	8005dd6 <LL_RCC_HSE_IsEnabledDiv2+0x1a>
 8005dd4:	2300      	movs	r3, #0
}
 8005dd6:	4618      	mov	r0, r3
 8005dd8:	46bd      	mov	sp, r7
 8005dda:	bc80      	pop	{r7}
 8005ddc:	4770      	bx	lr

08005dde <LL_RCC_HSE_Enable>:
{
 8005dde:	b480      	push	{r7}
 8005de0:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEON);
 8005de2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005de6:	681b      	ldr	r3, [r3, #0]
 8005de8:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005dec:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005df0:	6013      	str	r3, [r2, #0]
}
 8005df2:	bf00      	nop
 8005df4:	46bd      	mov	sp, r7
 8005df6:	bc80      	pop	{r7}
 8005df8:	4770      	bx	lr

08005dfa <LL_RCC_HSE_Disable>:
{
 8005dfa:	b480      	push	{r7}
 8005dfc:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSEON);
 8005dfe:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005e02:	681b      	ldr	r3, [r3, #0]
 8005e04:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005e08:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005e0c:	6013      	str	r3, [r2, #0]
}
 8005e0e:	bf00      	nop
 8005e10:	46bd      	mov	sp, r7
 8005e12:	bc80      	pop	{r7}
 8005e14:	4770      	bx	lr

08005e16 <LL_RCC_HSE_IsReady>:
{
 8005e16:	b480      	push	{r7}
 8005e18:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY)) ? 1UL : 0UL);
 8005e1a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005e1e:	681b      	ldr	r3, [r3, #0]
 8005e20:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005e24:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005e28:	d101      	bne.n	8005e2e <LL_RCC_HSE_IsReady+0x18>
 8005e2a:	2301      	movs	r3, #1
 8005e2c:	e000      	b.n	8005e30 <LL_RCC_HSE_IsReady+0x1a>
 8005e2e:	2300      	movs	r3, #0
}
 8005e30:	4618      	mov	r0, r3
 8005e32:	46bd      	mov	sp, r7
 8005e34:	bc80      	pop	{r7}
 8005e36:	4770      	bx	lr

08005e38 <LL_RCC_HSI_Enable>:
{
 8005e38:	b480      	push	{r7}
 8005e3a:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 8005e3c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005e40:	681b      	ldr	r3, [r3, #0]
 8005e42:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005e46:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005e4a:	6013      	str	r3, [r2, #0]
}
 8005e4c:	bf00      	nop
 8005e4e:	46bd      	mov	sp, r7
 8005e50:	bc80      	pop	{r7}
 8005e52:	4770      	bx	lr

08005e54 <LL_RCC_HSI_Disable>:
{
 8005e54:	b480      	push	{r7}
 8005e56:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSION);
 8005e58:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005e5c:	681b      	ldr	r3, [r3, #0]
 8005e5e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005e62:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005e66:	6013      	str	r3, [r2, #0]
}
 8005e68:	bf00      	nop
 8005e6a:	46bd      	mov	sp, r7
 8005e6c:	bc80      	pop	{r7}
 8005e6e:	4770      	bx	lr

08005e70 <LL_RCC_HSI_IsReady>:
{
 8005e70:	b480      	push	{r7}
 8005e72:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 8005e74:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005e78:	681b      	ldr	r3, [r3, #0]
 8005e7a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005e7e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005e82:	d101      	bne.n	8005e88 <LL_RCC_HSI_IsReady+0x18>
 8005e84:	2301      	movs	r3, #1
 8005e86:	e000      	b.n	8005e8a <LL_RCC_HSI_IsReady+0x1a>
 8005e88:	2300      	movs	r3, #0
}
 8005e8a:	4618      	mov	r0, r3
 8005e8c:	46bd      	mov	sp, r7
 8005e8e:	bc80      	pop	{r7}
 8005e90:	4770      	bx	lr

08005e92 <LL_RCC_HSI_SetCalibTrimming>:
{
 8005e92:	b480      	push	{r7}
 8005e94:	b083      	sub	sp, #12
 8005e96:	af00      	add	r7, sp, #0
 8005e98:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_HSITRIM, Value << RCC_ICSCR_HSITRIM_Pos);
 8005e9a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005e9e:	685b      	ldr	r3, [r3, #4]
 8005ea0:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	061b      	lsls	r3, r3, #24
 8005ea8:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8005eac:	4313      	orrs	r3, r2
 8005eae:	604b      	str	r3, [r1, #4]
}
 8005eb0:	bf00      	nop
 8005eb2:	370c      	adds	r7, #12
 8005eb4:	46bd      	mov	sp, r7
 8005eb6:	bc80      	pop	{r7}
 8005eb8:	4770      	bx	lr

08005eba <LL_RCC_LSE_IsReady>:
{
 8005eba:	b480      	push	{r7}
 8005ebc:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 8005ebe:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005ec2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005ec6:	f003 0302 	and.w	r3, r3, #2
 8005eca:	2b02      	cmp	r3, #2
 8005ecc:	d101      	bne.n	8005ed2 <LL_RCC_LSE_IsReady+0x18>
 8005ece:	2301      	movs	r3, #1
 8005ed0:	e000      	b.n	8005ed4 <LL_RCC_LSE_IsReady+0x1a>
 8005ed2:	2300      	movs	r3, #0
}
 8005ed4:	4618      	mov	r0, r3
 8005ed6:	46bd      	mov	sp, r7
 8005ed8:	bc80      	pop	{r7}
 8005eda:	4770      	bx	lr

08005edc <LL_RCC_LSI_Enable>:
{
 8005edc:	b480      	push	{r7}
 8005ede:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSION);
 8005ee0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005ee4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005ee8:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005eec:	f043 0301 	orr.w	r3, r3, #1
 8005ef0:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 8005ef4:	bf00      	nop
 8005ef6:	46bd      	mov	sp, r7
 8005ef8:	bc80      	pop	{r7}
 8005efa:	4770      	bx	lr

08005efc <LL_RCC_LSI_Disable>:
{
 8005efc:	b480      	push	{r7}
 8005efe:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSION);
 8005f00:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005f04:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005f08:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005f0c:	f023 0301 	bic.w	r3, r3, #1
 8005f10:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 8005f14:	bf00      	nop
 8005f16:	46bd      	mov	sp, r7
 8005f18:	bc80      	pop	{r7}
 8005f1a:	4770      	bx	lr

08005f1c <LL_RCC_LSI_IsReady>:
{
 8005f1c:	b480      	push	{r7}
 8005f1e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == (RCC_CSR_LSIRDY)) ? 1UL : 0UL);
 8005f20:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005f24:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005f28:	f003 0302 	and.w	r3, r3, #2
 8005f2c:	2b02      	cmp	r3, #2
 8005f2e:	d101      	bne.n	8005f34 <LL_RCC_LSI_IsReady+0x18>
 8005f30:	2301      	movs	r3, #1
 8005f32:	e000      	b.n	8005f36 <LL_RCC_LSI_IsReady+0x1a>
 8005f34:	2300      	movs	r3, #0
}
 8005f36:	4618      	mov	r0, r3
 8005f38:	46bd      	mov	sp, r7
 8005f3a:	bc80      	pop	{r7}
 8005f3c:	4770      	bx	lr

08005f3e <LL_RCC_MSI_Enable>:
{
 8005f3e:	b480      	push	{r7}
 8005f40:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSION);
 8005f42:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005f46:	681b      	ldr	r3, [r3, #0]
 8005f48:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005f4c:	f043 0301 	orr.w	r3, r3, #1
 8005f50:	6013      	str	r3, [r2, #0]
}
 8005f52:	bf00      	nop
 8005f54:	46bd      	mov	sp, r7
 8005f56:	bc80      	pop	{r7}
 8005f58:	4770      	bx	lr

08005f5a <LL_RCC_MSI_Disable>:
{
 8005f5a:	b480      	push	{r7}
 8005f5c:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_MSION);
 8005f5e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005f62:	681b      	ldr	r3, [r3, #0]
 8005f64:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005f68:	f023 0301 	bic.w	r3, r3, #1
 8005f6c:	6013      	str	r3, [r2, #0]
}
 8005f6e:	bf00      	nop
 8005f70:	46bd      	mov	sp, r7
 8005f72:	bc80      	pop	{r7}
 8005f74:	4770      	bx	lr

08005f76 <LL_RCC_MSI_IsReady>:
{
 8005f76:	b480      	push	{r7}
 8005f78:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) == (RCC_CR_MSIRDY)) ? 1UL : 0UL);
 8005f7a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005f7e:	681b      	ldr	r3, [r3, #0]
 8005f80:	f003 0302 	and.w	r3, r3, #2
 8005f84:	2b02      	cmp	r3, #2
 8005f86:	d101      	bne.n	8005f8c <LL_RCC_MSI_IsReady+0x16>
 8005f88:	2301      	movs	r3, #1
 8005f8a:	e000      	b.n	8005f8e <LL_RCC_MSI_IsReady+0x18>
 8005f8c:	2300      	movs	r3, #0
}
 8005f8e:	4618      	mov	r0, r3
 8005f90:	46bd      	mov	sp, r7
 8005f92:	bc80      	pop	{r7}
 8005f94:	4770      	bx	lr

08005f96 <LL_RCC_MSI_IsEnabledRangeSelect>:
{
 8005f96:	b480      	push	{r7}
 8005f98:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == (RCC_CR_MSIRGSEL)) ? 1UL : 0UL);
 8005f9a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005f9e:	681b      	ldr	r3, [r3, #0]
 8005fa0:	f003 0308 	and.w	r3, r3, #8
 8005fa4:	2b08      	cmp	r3, #8
 8005fa6:	d101      	bne.n	8005fac <LL_RCC_MSI_IsEnabledRangeSelect+0x16>
 8005fa8:	2301      	movs	r3, #1
 8005faa:	e000      	b.n	8005fae <LL_RCC_MSI_IsEnabledRangeSelect+0x18>
 8005fac:	2300      	movs	r3, #0
}
 8005fae:	4618      	mov	r0, r3
 8005fb0:	46bd      	mov	sp, r7
 8005fb2:	bc80      	pop	{r7}
 8005fb4:	4770      	bx	lr

08005fb6 <LL_RCC_MSI_GetRange>:
{
 8005fb6:	b480      	push	{r7}
 8005fb8:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CR, RCC_CR_MSIRANGE));
 8005fba:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005fbe:	681b      	ldr	r3, [r3, #0]
 8005fc0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 8005fc4:	4618      	mov	r0, r3
 8005fc6:	46bd      	mov	sp, r7
 8005fc8:	bc80      	pop	{r7}
 8005fca:	4770      	bx	lr

08005fcc <LL_RCC_MSI_GetRangeAfterStandby>:
{
 8005fcc:	b480      	push	{r7}
 8005fce:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE));
 8005fd0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005fd4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005fd8:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
}
 8005fdc:	4618      	mov	r0, r3
 8005fde:	46bd      	mov	sp, r7
 8005fe0:	bc80      	pop	{r7}
 8005fe2:	4770      	bx	lr

08005fe4 <LL_RCC_MSI_SetCalibTrimming>:
{
 8005fe4:	b480      	push	{r7}
 8005fe6:	b083      	sub	sp, #12
 8005fe8:	af00      	add	r7, sp, #0
 8005fea:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_MSITRIM, Value << RCC_ICSCR_MSITRIM_Pos);
 8005fec:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005ff0:	685b      	ldr	r3, [r3, #4]
 8005ff2:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	021b      	lsls	r3, r3, #8
 8005ffa:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8005ffe:	4313      	orrs	r3, r2
 8006000:	604b      	str	r3, [r1, #4]
}
 8006002:	bf00      	nop
 8006004:	370c      	adds	r7, #12
 8006006:	46bd      	mov	sp, r7
 8006008:	bc80      	pop	{r7}
 800600a:	4770      	bx	lr

0800600c <LL_RCC_SetSysClkSource>:
{
 800600c:	b480      	push	{r7}
 800600e:	b083      	sub	sp, #12
 8006010:	af00      	add	r7, sp, #0
 8006012:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 8006014:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006018:	689b      	ldr	r3, [r3, #8]
 800601a:	f023 0203 	bic.w	r2, r3, #3
 800601e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	4313      	orrs	r3, r2
 8006026:	608b      	str	r3, [r1, #8]
}
 8006028:	bf00      	nop
 800602a:	370c      	adds	r7, #12
 800602c:	46bd      	mov	sp, r7
 800602e:	bc80      	pop	{r7}
 8006030:	4770      	bx	lr

08006032 <LL_RCC_GetSysClkSource>:
{
 8006032:	b480      	push	{r7}
 8006034:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8006036:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800603a:	689b      	ldr	r3, [r3, #8]
 800603c:	f003 030c 	and.w	r3, r3, #12
}
 8006040:	4618      	mov	r0, r3
 8006042:	46bd      	mov	sp, r7
 8006044:	bc80      	pop	{r7}
 8006046:	4770      	bx	lr

08006048 <LL_RCC_SetAHBPrescaler>:
{
 8006048:	b480      	push	{r7}
 800604a:	b083      	sub	sp, #12
 800604c:	af00      	add	r7, sp, #0
 800604e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 8006050:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006054:	689b      	ldr	r3, [r3, #8]
 8006056:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800605a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	4313      	orrs	r3, r2
 8006062:	608b      	str	r3, [r1, #8]
}
 8006064:	bf00      	nop
 8006066:	370c      	adds	r7, #12
 8006068:	46bd      	mov	sp, r7
 800606a:	bc80      	pop	{r7}
 800606c:	4770      	bx	lr

0800606e <LL_RCC_SetAHB3Prescaler>:
{
 800606e:	b480      	push	{r7}
 8006070:	b083      	sub	sp, #12
 8006072:	af00      	add	r7, sp, #0
 8006074:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE, Prescaler >> 4);
 8006076:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800607a:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 800607e:	f023 020f 	bic.w	r2, r3, #15
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	091b      	lsrs	r3, r3, #4
 8006086:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800608a:	4313      	orrs	r3, r2
 800608c:	f8c1 3108 	str.w	r3, [r1, #264]	@ 0x108
}
 8006090:	bf00      	nop
 8006092:	370c      	adds	r7, #12
 8006094:	46bd      	mov	sp, r7
 8006096:	bc80      	pop	{r7}
 8006098:	4770      	bx	lr

0800609a <LL_RCC_SetAPB1Prescaler>:
{
 800609a:	b480      	push	{r7}
 800609c:	b083      	sub	sp, #12
 800609e:	af00      	add	r7, sp, #0
 80060a0:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 80060a2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80060a6:	689b      	ldr	r3, [r3, #8]
 80060a8:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80060ac:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	4313      	orrs	r3, r2
 80060b4:	608b      	str	r3, [r1, #8]
}
 80060b6:	bf00      	nop
 80060b8:	370c      	adds	r7, #12
 80060ba:	46bd      	mov	sp, r7
 80060bc:	bc80      	pop	{r7}
 80060be:	4770      	bx	lr

080060c0 <LL_RCC_SetAPB2Prescaler>:
{
 80060c0:	b480      	push	{r7}
 80060c2:	b083      	sub	sp, #12
 80060c4:	af00      	add	r7, sp, #0
 80060c6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 80060c8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80060cc:	689b      	ldr	r3, [r3, #8]
 80060ce:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80060d2:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	4313      	orrs	r3, r2
 80060da:	608b      	str	r3, [r1, #8]
}
 80060dc:	bf00      	nop
 80060de:	370c      	adds	r7, #12
 80060e0:	46bd      	mov	sp, r7
 80060e2:	bc80      	pop	{r7}
 80060e4:	4770      	bx	lr

080060e6 <LL_RCC_GetAHBPrescaler>:
{
 80060e6:	b480      	push	{r7}
 80060e8:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 80060ea:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80060ee:	689b      	ldr	r3, [r3, #8]
 80060f0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 80060f4:	4618      	mov	r0, r3
 80060f6:	46bd      	mov	sp, r7
 80060f8:	bc80      	pop	{r7}
 80060fa:	4770      	bx	lr

080060fc <LL_RCC_GetAHB3Prescaler>:
{
 80060fc:	b480      	push	{r7}
 80060fe:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE) << 4);
 8006100:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006104:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8006108:	011b      	lsls	r3, r3, #4
 800610a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 800610e:	4618      	mov	r0, r3
 8006110:	46bd      	mov	sp, r7
 8006112:	bc80      	pop	{r7}
 8006114:	4770      	bx	lr

08006116 <LL_RCC_GetAPB1Prescaler>:
{
 8006116:	b480      	push	{r7}
 8006118:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 800611a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800611e:	689b      	ldr	r3, [r3, #8]
 8006120:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
}
 8006124:	4618      	mov	r0, r3
 8006126:	46bd      	mov	sp, r7
 8006128:	bc80      	pop	{r7}
 800612a:	4770      	bx	lr

0800612c <LL_RCC_GetAPB2Prescaler>:
{
 800612c:	b480      	push	{r7}
 800612e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 8006130:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006134:	689b      	ldr	r3, [r3, #8]
 8006136:	f403 5360 	and.w	r3, r3, #14336	@ 0x3800
}
 800613a:	4618      	mov	r0, r3
 800613c:	46bd      	mov	sp, r7
 800613e:	bc80      	pop	{r7}
 8006140:	4770      	bx	lr

08006142 <LL_RCC_PLL_Enable>:
  * @brief  Enable PLL
  * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Enable(void)
{
 8006142:	b480      	push	{r7}
 8006144:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 8006146:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800614a:	681b      	ldr	r3, [r3, #0]
 800614c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8006150:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8006154:	6013      	str	r3, [r2, #0]
}
 8006156:	bf00      	nop
 8006158:	46bd      	mov	sp, r7
 800615a:	bc80      	pop	{r7}
 800615c:	4770      	bx	lr

0800615e <LL_RCC_PLL_Disable>:
  * @note Cannot be disabled if the PLL clock is used as the system clock
  * @rmtoll CR           PLLON         LL_RCC_PLL_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Disable(void)
{
 800615e:	b480      	push	{r7}
 8006160:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 8006162:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006166:	681b      	ldr	r3, [r3, #0]
 8006168:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800616c:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006170:	6013      	str	r3, [r2, #0]
}
 8006172:	bf00      	nop
 8006174:	46bd      	mov	sp, r7
 8006176:	bc80      	pop	{r7}
 8006178:	4770      	bx	lr

0800617a <LL_RCC_PLL_IsReady>:
  * @brief  Check if PLL Ready
  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
{
 800617a:	b480      	push	{r7}
 800617c:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY)) ? 1UL : 0UL);
 800617e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006182:	681b      	ldr	r3, [r3, #0]
 8006184:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006188:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800618c:	d101      	bne.n	8006192 <LL_RCC_PLL_IsReady+0x18>
 800618e:	2301      	movs	r3, #1
 8006190:	e000      	b.n	8006194 <LL_RCC_PLL_IsReady+0x1a>
 8006192:	2300      	movs	r3, #0
}
 8006194:	4618      	mov	r0, r3
 8006196:	46bd      	mov	sp, r7
 8006198:	bc80      	pop	{r7}
 800619a:	4770      	bx	lr

0800619c <LL_RCC_PLL_GetN>:
  * @brief  Get Main PLL multiplication factor for VCO
  * @rmtoll PLLCFGR      PLLN          LL_RCC_PLL_GetN
  * @retval Between 6 and 127
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
 800619c:	b480      	push	{r7}
 800619e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 80061a0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80061a4:	68db      	ldr	r3, [r3, #12]
 80061a6:	0a1b      	lsrs	r3, r3, #8
 80061a8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
}
 80061ac:	4618      	mov	r0, r3
 80061ae:	46bd      	mov	sp, r7
 80061b0:	bc80      	pop	{r7}
 80061b2:	4770      	bx	lr

080061b4 <LL_RCC_PLL_GetR>:
  *         @arg @ref LL_RCC_PLLR_DIV_6
  *         @arg @ref LL_RCC_PLLR_DIV_7
  *         @arg @ref LL_RCC_PLLR_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetR(void)
{
 80061b4:	b480      	push	{r7}
 80061b6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 80061b8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80061bc:	68db      	ldr	r3, [r3, #12]
 80061be:	f003 4360 	and.w	r3, r3, #3758096384	@ 0xe0000000
}
 80061c2:	4618      	mov	r0, r3
 80061c4:	46bd      	mov	sp, r7
 80061c6:	bc80      	pop	{r7}
 80061c8:	4770      	bx	lr

080061ca <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLLM_DIV_6
  *         @arg @ref LL_RCC_PLLM_DIV_7
  *         @arg @ref LL_RCC_PLLM_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
 80061ca:	b480      	push	{r7}
 80061cc:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 80061ce:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80061d2:	68db      	ldr	r3, [r3, #12]
 80061d4:	f003 0370 	and.w	r3, r3, #112	@ 0x70
}
 80061d8:	4618      	mov	r0, r3
 80061da:	46bd      	mov	sp, r7
 80061dc:	bc80      	pop	{r7}
 80061de:	4770      	bx	lr

080061e0 <LL_RCC_PLL_GetMainSource>:
  *         @arg @ref LL_RCC_PLLSOURCE_MSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 80061e0:	b480      	push	{r7}
 80061e2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 80061e4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80061e8:	68db      	ldr	r3, [r3, #12]
 80061ea:	f003 0303 	and.w	r3, r3, #3
}
 80061ee:	4618      	mov	r0, r3
 80061f0:	46bd      	mov	sp, r7
 80061f2:	bc80      	pop	{r7}
 80061f4:	4770      	bx	lr

080061f6 <LL_RCC_IsActiveFlag_HPRE>:
  * @brief  Check if HCLK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         HPREF       LL_RCC_IsActiveFlag_HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_HPRE(void)
{
 80061f6:	b480      	push	{r7}
 80061f8:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_HPREF) == (RCC_CFGR_HPREF)) ? 1UL : 0UL);
 80061fa:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80061fe:	689b      	ldr	r3, [r3, #8]
 8006200:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006204:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006208:	d101      	bne.n	800620e <LL_RCC_IsActiveFlag_HPRE+0x18>
 800620a:	2301      	movs	r3, #1
 800620c:	e000      	b.n	8006210 <LL_RCC_IsActiveFlag_HPRE+0x1a>
 800620e:	2300      	movs	r3, #0
}
 8006210:	4618      	mov	r0, r3
 8006212:	46bd      	mov	sp, r7
 8006214:	bc80      	pop	{r7}
 8006216:	4770      	bx	lr

08006218 <LL_RCC_IsActiveFlag_SHDHPRE>:
  * @brief  Check if HCLK3 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         SHDHPREF       LL_RCC_IsActiveFlag_SHDHPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_SHDHPRE(void)
{
 8006218:	b480      	push	{r7}
 800621a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPREF) == (RCC_EXTCFGR_SHDHPREF)) ? 1UL : 0UL);
 800621c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006220:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8006224:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006228:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800622c:	d101      	bne.n	8006232 <LL_RCC_IsActiveFlag_SHDHPRE+0x1a>
 800622e:	2301      	movs	r3, #1
 8006230:	e000      	b.n	8006234 <LL_RCC_IsActiveFlag_SHDHPRE+0x1c>
 8006232:	2300      	movs	r3, #0
}
 8006234:	4618      	mov	r0, r3
 8006236:	46bd      	mov	sp, r7
 8006238:	bc80      	pop	{r7}
 800623a:	4770      	bx	lr

0800623c <LL_RCC_IsActiveFlag_PPRE1>:
  * @brief  Check if PLCK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE1F       LL_RCC_IsActiveFlag_PPRE1
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE1(void)
{
 800623c:	b480      	push	{r7}
 800623e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1F) == (RCC_CFGR_PPRE1F)) ? 1UL : 0UL);
 8006240:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006244:	689b      	ldr	r3, [r3, #8]
 8006246:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800624a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800624e:	d101      	bne.n	8006254 <LL_RCC_IsActiveFlag_PPRE1+0x18>
 8006250:	2301      	movs	r3, #1
 8006252:	e000      	b.n	8006256 <LL_RCC_IsActiveFlag_PPRE1+0x1a>
 8006254:	2300      	movs	r3, #0
}
 8006256:	4618      	mov	r0, r3
 8006258:	46bd      	mov	sp, r7
 800625a:	bc80      	pop	{r7}
 800625c:	4770      	bx	lr

0800625e <LL_RCC_IsActiveFlag_PPRE2>:
  * @brief  Check if PLCK2 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE2F       LL_RCC_IsActiveFlag_PPRE2
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE2(void)
{
 800625e:	b480      	push	{r7}
 8006260:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2F) == (RCC_CFGR_PPRE2F)) ? 1UL : 0UL);
 8006262:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006266:	689b      	ldr	r3, [r3, #8]
 8006268:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800626c:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8006270:	d101      	bne.n	8006276 <LL_RCC_IsActiveFlag_PPRE2+0x18>
 8006272:	2301      	movs	r3, #1
 8006274:	e000      	b.n	8006278 <LL_RCC_IsActiveFlag_PPRE2+0x1a>
 8006276:	2300      	movs	r3, #0
}
 8006278:	4618      	mov	r0, r3
 800627a:	46bd      	mov	sp, r7
 800627c:	bc80      	pop	{r7}
 800627e:	4770      	bx	lr

08006280 <HAL_RCC_OscConfig>:
  *         contains the configuration information for the RCC Oscillators.
  * @note   The PLL is not disabled when used as system clock.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006280:	b580      	push	{r7, lr}
 8006282:	b088      	sub	sp, #32
 8006284:	af00      	add	r7, sp, #0
 8006286:	6078      	str	r0, [r7, #4]
  uint32_t sysclk_source;
  uint32_t pll_config;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	2b00      	cmp	r3, #0
 800628c:	d101      	bne.n	8006292 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800628e:	2301      	movs	r3, #1
 8006290:	e36f      	b.n	8006972 <HAL_RCC_OscConfig+0x6f2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006292:	f7ff fece 	bl	8006032 <LL_RCC_GetSysClkSource>
 8006296:	61f8      	str	r0, [r7, #28]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8006298:	f7ff ffa2 	bl	80061e0 <LL_RCC_PLL_GetMainSource>
 800629c:	61b8      	str	r0, [r7, #24]

  /*----------------------------- MSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	681b      	ldr	r3, [r3, #0]
 80062a2:	f003 0320 	and.w	r3, r3, #32
 80062a6:	2b00      	cmp	r3, #0
 80062a8:	f000 80c4 	beq.w	8006434 <HAL_RCC_OscConfig+0x1b4>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSI_CALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* When the MSI is used as system clock it will not be disabled */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 80062ac:	69fb      	ldr	r3, [r7, #28]
 80062ae:	2b00      	cmp	r3, #0
 80062b0:	d005      	beq.n	80062be <HAL_RCC_OscConfig+0x3e>
 80062b2:	69fb      	ldr	r3, [r7, #28]
 80062b4:	2b0c      	cmp	r3, #12
 80062b6:	d176      	bne.n	80063a6 <HAL_RCC_OscConfig+0x126>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_MSI)))
 80062b8:	69bb      	ldr	r3, [r7, #24]
 80062ba:	2b01      	cmp	r3, #1
 80062bc:	d173      	bne.n	80063a6 <HAL_RCC_OscConfig+0x126>
    {
      if (RCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 80062be:	687b      	ldr	r3, [r7, #4]
 80062c0:	6a1b      	ldr	r3, [r3, #32]
 80062c2:	2b00      	cmp	r3, #0
 80062c4:	d101      	bne.n	80062ca <HAL_RCC_OscConfig+0x4a>
      {
        return HAL_ERROR;
 80062c6:	2301      	movs	r3, #1
 80062c8:	e353      	b.n	8006972 <HAL_RCC_OscConfig+0x6f2>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the AHB3 clock
           and the supply voltage of the device. */
        if (RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80062ce:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80062d2:	681b      	ldr	r3, [r3, #0]
 80062d4:	f003 0308 	and.w	r3, r3, #8
 80062d8:	2b00      	cmp	r3, #0
 80062da:	d005      	beq.n	80062e8 <HAL_RCC_OscConfig+0x68>
 80062dc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80062e0:	681b      	ldr	r3, [r3, #0]
 80062e2:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80062e6:	e006      	b.n	80062f6 <HAL_RCC_OscConfig+0x76>
 80062e8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80062ec:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80062f0:	091b      	lsrs	r3, r3, #4
 80062f2:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80062f6:	4293      	cmp	r3, r2
 80062f8:	d222      	bcs.n	8006340 <HAL_RCC_OscConfig+0xc0>
        {
          /* First increase number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80062fe:	4618      	mov	r0, r3
 8006300:	f000 fd3c 	bl	8006d7c <RCC_SetFlashLatencyFromMSIRange>
 8006304:	4603      	mov	r3, r0
 8006306:	2b00      	cmp	r3, #0
 8006308:	d001      	beq.n	800630e <HAL_RCC_OscConfig+0x8e>
          {
            return HAL_ERROR;
 800630a:	2301      	movs	r3, #1
 800630c:	e331      	b.n	8006972 <HAL_RCC_OscConfig+0x6f2>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800630e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006312:	681b      	ldr	r3, [r3, #0]
 8006314:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8006318:	f043 0308 	orr.w	r3, r3, #8
 800631c:	6013      	str	r3, [r2, #0]
 800631e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006322:	681b      	ldr	r3, [r3, #0]
 8006324:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800632c:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8006330:	4313      	orrs	r3, r2
 8006332:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006338:	4618      	mov	r0, r3
 800633a:	f7ff fe53 	bl	8005fe4 <LL_RCC_MSI_SetCalibTrimming>
 800633e:	e021      	b.n	8006384 <HAL_RCC_OscConfig+0x104>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range. */
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8006340:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006344:	681b      	ldr	r3, [r3, #0]
 8006346:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800634a:	f043 0308 	orr.w	r3, r3, #8
 800634e:	6013      	str	r3, [r2, #0]
 8006350:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006354:	681b      	ldr	r3, [r3, #0]
 8006356:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800635e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8006362:	4313      	orrs	r3, r2
 8006364:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800636a:	4618      	mov	r0, r3
 800636c:	f7ff fe3a 	bl	8005fe4 <LL_RCC_MSI_SetCalibTrimming>

          /* Decrease number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006374:	4618      	mov	r0, r3
 8006376:	f000 fd01 	bl	8006d7c <RCC_SetFlashLatencyFromMSIRange>
 800637a:	4603      	mov	r3, r0
 800637c:	2b00      	cmp	r3, #0
 800637e:	d001      	beq.n	8006384 <HAL_RCC_OscConfig+0x104>
          {
            return HAL_ERROR;
 8006380:	2301      	movs	r3, #1
 8006382:	e2f6      	b.n	8006972 <HAL_RCC_OscConfig+0x6f2>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetHCLKFreq();
 8006384:	f000 fcc2 	bl	8006d0c <HAL_RCC_GetHCLKFreq>
 8006388:	4603      	mov	r3, r0
 800638a:	4aa7      	ldr	r2, [pc, #668]	@ (8006628 <HAL_RCC_OscConfig+0x3a8>)
 800638c:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings */
        status = HAL_InitTick(uwTickPrio);
 800638e:	4ba7      	ldr	r3, [pc, #668]	@ (800662c <HAL_RCC_OscConfig+0x3ac>)
 8006390:	681b      	ldr	r3, [r3, #0]
 8006392:	4618      	mov	r0, r3
 8006394:	f7fc f998 	bl	80026c8 <HAL_InitTick>
 8006398:	4603      	mov	r3, r0
 800639a:	74fb      	strb	r3, [r7, #19]
        if (status != HAL_OK)
 800639c:	7cfb      	ldrb	r3, [r7, #19]
 800639e:	2b00      	cmp	r3, #0
 80063a0:	d047      	beq.n	8006432 <HAL_RCC_OscConfig+0x1b2>
        {
          return status;
 80063a2:	7cfb      	ldrb	r3, [r7, #19]
 80063a4:	e2e5      	b.n	8006972 <HAL_RCC_OscConfig+0x6f2>
      }
    }
    else
    {
      /* Check the MSI State */
      if (RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	6a1b      	ldr	r3, [r3, #32]
 80063aa:	2b00      	cmp	r3, #0
 80063ac:	d02c      	beq.n	8006408 <HAL_RCC_OscConfig+0x188>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80063ae:	f7ff fdc6 	bl	8005f3e <LL_RCC_MSI_Enable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 80063b2:	f7fc f993 	bl	80026dc <HAL_GetTick>
 80063b6:	6178      	str	r0, [r7, #20]

        /* Wait till MSI is ready */
        while (LL_RCC_MSI_IsReady() == 0U)
 80063b8:	e008      	b.n	80063cc <HAL_RCC_OscConfig+0x14c>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80063ba:	f7fc f98f 	bl	80026dc <HAL_GetTick>
 80063be:	4602      	mov	r2, r0
 80063c0:	697b      	ldr	r3, [r7, #20]
 80063c2:	1ad3      	subs	r3, r2, r3
 80063c4:	2b02      	cmp	r3, #2
 80063c6:	d901      	bls.n	80063cc <HAL_RCC_OscConfig+0x14c>
          {
            return HAL_TIMEOUT;
 80063c8:	2303      	movs	r3, #3
 80063ca:	e2d2      	b.n	8006972 <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_MSI_IsReady() == 0U)
 80063cc:	f7ff fdd3 	bl	8005f76 <LL_RCC_MSI_IsReady>
 80063d0:	4603      	mov	r3, r0
 80063d2:	2b00      	cmp	r3, #0
 80063d4:	d0f1      	beq.n	80063ba <HAL_RCC_OscConfig+0x13a>
          }
        }

        /* Selects the Multiple Speed oscillator (MSI) clock range. */
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80063d6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80063da:	681b      	ldr	r3, [r3, #0]
 80063dc:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80063e0:	f043 0308 	orr.w	r3, r3, #8
 80063e4:	6013      	str	r3, [r2, #0]
 80063e6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80063ea:	681b      	ldr	r3, [r3, #0]
 80063ec:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80063f4:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80063f8:	4313      	orrs	r3, r2
 80063fa:	600b      	str	r3, [r1, #0]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value. */
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006400:	4618      	mov	r0, r3
 8006402:	f7ff fdef 	bl	8005fe4 <LL_RCC_MSI_SetCalibTrimming>
 8006406:	e015      	b.n	8006434 <HAL_RCC_OscConfig+0x1b4>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8006408:	f7ff fda7 	bl	8005f5a <LL_RCC_MSI_Disable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 800640c:	f7fc f966 	bl	80026dc <HAL_GetTick>
 8006410:	6178      	str	r0, [r7, #20]

        /* Wait till MSI is disabled */
        while (LL_RCC_MSI_IsReady() != 0U)
 8006412:	e008      	b.n	8006426 <HAL_RCC_OscConfig+0x1a6>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8006414:	f7fc f962 	bl	80026dc <HAL_GetTick>
 8006418:	4602      	mov	r2, r0
 800641a:	697b      	ldr	r3, [r7, #20]
 800641c:	1ad3      	subs	r3, r2, r3
 800641e:	2b02      	cmp	r3, #2
 8006420:	d901      	bls.n	8006426 <HAL_RCC_OscConfig+0x1a6>
          {
            return HAL_TIMEOUT;
 8006422:	2303      	movs	r3, #3
 8006424:	e2a5      	b.n	8006972 <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_MSI_IsReady() != 0U)
 8006426:	f7ff fda6 	bl	8005f76 <LL_RCC_MSI_IsReady>
 800642a:	4603      	mov	r3, r0
 800642c:	2b00      	cmp	r3, #0
 800642e:	d1f1      	bne.n	8006414 <HAL_RCC_OscConfig+0x194>
 8006430:	e000      	b.n	8006434 <HAL_RCC_OscConfig+0x1b4>
      if (RCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 8006432:	bf00      	nop
      }
    }
  }

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	681b      	ldr	r3, [r3, #0]
 8006438:	f003 0301 	and.w	r3, r3, #1
 800643c:	2b00      	cmp	r3, #0
 800643e:	d058      	beq.n	80064f2 <HAL_RCC_OscConfig+0x272>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 8006440:	69fb      	ldr	r3, [r7, #28]
 8006442:	2b08      	cmp	r3, #8
 8006444:	d005      	beq.n	8006452 <HAL_RCC_OscConfig+0x1d2>
 8006446:	69fb      	ldr	r3, [r7, #28]
 8006448:	2b0c      	cmp	r3, #12
 800644a:	d108      	bne.n	800645e <HAL_RCC_OscConfig+0x1de>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 800644c:	69bb      	ldr	r3, [r7, #24]
 800644e:	2b03      	cmp	r3, #3
 8006450:	d105      	bne.n	800645e <HAL_RCC_OscConfig+0x1de>
    {
      if (RCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	685b      	ldr	r3, [r3, #4]
 8006456:	2b00      	cmp	r3, #0
 8006458:	d14b      	bne.n	80064f2 <HAL_RCC_OscConfig+0x272>
      {
        return HAL_ERROR;
 800645a:	2301      	movs	r3, #1
 800645c:	e289      	b.n	8006972 <HAL_RCC_OscConfig+0x6f2>
      /* Set the new HSE configuration ---------------------------------------*/
      /* Check HSE division factor */
      assert_param(IS_RCC_HSEDIV(RCC_OscInitStruct->HSEDiv));

      /* Set HSE division factor */
      MODIFY_REG(RCC->CR, RCC_CR_HSEPRE, RCC_OscInitStruct->HSEDiv);
 800645e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006462:	681b      	ldr	r3, [r3, #0]
 8006464:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	689b      	ldr	r3, [r3, #8]
 800646c:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8006470:	4313      	orrs	r3, r2
 8006472:	600b      	str	r3, [r1, #0]

      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	685b      	ldr	r3, [r3, #4]
 8006478:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800647c:	d102      	bne.n	8006484 <HAL_RCC_OscConfig+0x204>
 800647e:	f7ff fcae 	bl	8005dde <LL_RCC_HSE_Enable>
 8006482:	e00d      	b.n	80064a0 <HAL_RCC_OscConfig+0x220>
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	685b      	ldr	r3, [r3, #4]
 8006488:	f5b3 1f04 	cmp.w	r3, #2162688	@ 0x210000
 800648c:	d104      	bne.n	8006498 <HAL_RCC_OscConfig+0x218>
 800648e:	f7ff fc79 	bl	8005d84 <LL_RCC_HSE_EnableTcxo>
 8006492:	f7ff fca4 	bl	8005dde <LL_RCC_HSE_Enable>
 8006496:	e003      	b.n	80064a0 <HAL_RCC_OscConfig+0x220>
 8006498:	f7ff fcaf 	bl	8005dfa <LL_RCC_HSE_Disable>
 800649c:	f7ff fc80 	bl	8005da0 <LL_RCC_HSE_DisableTcxo>

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	685b      	ldr	r3, [r3, #4]
 80064a4:	2b00      	cmp	r3, #0
 80064a6:	d012      	beq.n	80064ce <HAL_RCC_OscConfig+0x24e>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80064a8:	f7fc f918 	bl	80026dc <HAL_GetTick>
 80064ac:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is ready */
        while (LL_RCC_HSE_IsReady() == 0U)
 80064ae:	e008      	b.n	80064c2 <HAL_RCC_OscConfig+0x242>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80064b0:	f7fc f914 	bl	80026dc <HAL_GetTick>
 80064b4:	4602      	mov	r2, r0
 80064b6:	697b      	ldr	r3, [r7, #20]
 80064b8:	1ad3      	subs	r3, r2, r3
 80064ba:	2b64      	cmp	r3, #100	@ 0x64
 80064bc:	d901      	bls.n	80064c2 <HAL_RCC_OscConfig+0x242>
          {
            return HAL_TIMEOUT;
 80064be:	2303      	movs	r3, #3
 80064c0:	e257      	b.n	8006972 <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_HSE_IsReady() == 0U)
 80064c2:	f7ff fca8 	bl	8005e16 <LL_RCC_HSE_IsReady>
 80064c6:	4603      	mov	r3, r0
 80064c8:	2b00      	cmp	r3, #0
 80064ca:	d0f1      	beq.n	80064b0 <HAL_RCC_OscConfig+0x230>
 80064cc:	e011      	b.n	80064f2 <HAL_RCC_OscConfig+0x272>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80064ce:	f7fc f905 	bl	80026dc <HAL_GetTick>
 80064d2:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is disabled */
        while (LL_RCC_HSE_IsReady() != 0U)
 80064d4:	e008      	b.n	80064e8 <HAL_RCC_OscConfig+0x268>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80064d6:	f7fc f901 	bl	80026dc <HAL_GetTick>
 80064da:	4602      	mov	r2, r0
 80064dc:	697b      	ldr	r3, [r7, #20]
 80064de:	1ad3      	subs	r3, r2, r3
 80064e0:	2b64      	cmp	r3, #100	@ 0x64
 80064e2:	d901      	bls.n	80064e8 <HAL_RCC_OscConfig+0x268>
          {
            return HAL_TIMEOUT;
 80064e4:	2303      	movs	r3, #3
 80064e6:	e244      	b.n	8006972 <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_HSE_IsReady() != 0U)
 80064e8:	f7ff fc95 	bl	8005e16 <LL_RCC_HSE_IsReady>
 80064ec:	4603      	mov	r3, r0
 80064ee:	2b00      	cmp	r3, #0
 80064f0:	d1f1      	bne.n	80064d6 <HAL_RCC_OscConfig+0x256>
      }
    }
  }

  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	681b      	ldr	r3, [r3, #0]
 80064f6:	f003 0302 	and.w	r3, r3, #2
 80064fa:	2b00      	cmp	r3, #0
 80064fc:	d046      	beq.n	800658c <HAL_RCC_OscConfig+0x30c>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 80064fe:	69fb      	ldr	r3, [r7, #28]
 8006500:	2b04      	cmp	r3, #4
 8006502:	d005      	beq.n	8006510 <HAL_RCC_OscConfig+0x290>
 8006504:	69fb      	ldr	r3, [r7, #28]
 8006506:	2b0c      	cmp	r3, #12
 8006508:	d10e      	bne.n	8006528 <HAL_RCC_OscConfig+0x2a8>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 800650a:	69bb      	ldr	r3, [r7, #24]
 800650c:	2b02      	cmp	r3, #2
 800650e:	d10b      	bne.n	8006528 <HAL_RCC_OscConfig+0x2a8>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	691b      	ldr	r3, [r3, #16]
 8006514:	2b00      	cmp	r3, #0
 8006516:	d101      	bne.n	800651c <HAL_RCC_OscConfig+0x29c>
      {
        return HAL_ERROR;
 8006518:	2301      	movs	r3, #1
 800651a:	e22a      	b.n	8006972 <HAL_RCC_OscConfig+0x6f2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	695b      	ldr	r3, [r3, #20]
 8006520:	4618      	mov	r0, r3
 8006522:	f7ff fcb6 	bl	8005e92 <LL_RCC_HSI_SetCalibTrimming>
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 8006526:	e031      	b.n	800658c <HAL_RCC_OscConfig+0x30c>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	691b      	ldr	r3, [r3, #16]
 800652c:	2b00      	cmp	r3, #0
 800652e:	d019      	beq.n	8006564 <HAL_RCC_OscConfig+0x2e4>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006530:	f7ff fc82 	bl	8005e38 <LL_RCC_HSI_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006534:	f7fc f8d2 	bl	80026dc <HAL_GetTick>
 8006538:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is ready */
        while (LL_RCC_HSI_IsReady() == 0U)
 800653a:	e008      	b.n	800654e <HAL_RCC_OscConfig+0x2ce>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800653c:	f7fc f8ce 	bl	80026dc <HAL_GetTick>
 8006540:	4602      	mov	r2, r0
 8006542:	697b      	ldr	r3, [r7, #20]
 8006544:	1ad3      	subs	r3, r2, r3
 8006546:	2b02      	cmp	r3, #2
 8006548:	d901      	bls.n	800654e <HAL_RCC_OscConfig+0x2ce>
          {
            return HAL_TIMEOUT;
 800654a:	2303      	movs	r3, #3
 800654c:	e211      	b.n	8006972 <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_HSI_IsReady() == 0U)
 800654e:	f7ff fc8f 	bl	8005e70 <LL_RCC_HSI_IsReady>
 8006552:	4603      	mov	r3, r0
 8006554:	2b00      	cmp	r3, #0
 8006556:	d0f1      	beq.n	800653c <HAL_RCC_OscConfig+0x2bc>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	695b      	ldr	r3, [r3, #20]
 800655c:	4618      	mov	r0, r3
 800655e:	f7ff fc98 	bl	8005e92 <LL_RCC_HSI_SetCalibTrimming>
 8006562:	e013      	b.n	800658c <HAL_RCC_OscConfig+0x30c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006564:	f7ff fc76 	bl	8005e54 <LL_RCC_HSI_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006568:	f7fc f8b8 	bl	80026dc <HAL_GetTick>
 800656c:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is disabled */
        while (LL_RCC_HSI_IsReady() != 0U)
 800656e:	e008      	b.n	8006582 <HAL_RCC_OscConfig+0x302>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006570:	f7fc f8b4 	bl	80026dc <HAL_GetTick>
 8006574:	4602      	mov	r2, r0
 8006576:	697b      	ldr	r3, [r7, #20]
 8006578:	1ad3      	subs	r3, r2, r3
 800657a:	2b02      	cmp	r3, #2
 800657c:	d901      	bls.n	8006582 <HAL_RCC_OscConfig+0x302>
          {
            return HAL_TIMEOUT;
 800657e:	2303      	movs	r3, #3
 8006580:	e1f7      	b.n	8006972 <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_HSI_IsReady() != 0U)
 8006582:	f7ff fc75 	bl	8005e70 <LL_RCC_HSI_IsReady>
 8006586:	4603      	mov	r3, r0
 8006588:	2b00      	cmp	r3, #0
 800658a:	d1f1      	bne.n	8006570 <HAL_RCC_OscConfig+0x2f0>
      }
    }
  }

  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	681b      	ldr	r3, [r3, #0]
 8006590:	f003 0308 	and.w	r3, r3, #8
 8006594:	2b00      	cmp	r3, #0
 8006596:	d06e      	beq.n	8006676 <HAL_RCC_OscConfig+0x3f6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	699b      	ldr	r3, [r3, #24]
 800659c:	2b00      	cmp	r3, #0
 800659e:	d056      	beq.n	800664e <HAL_RCC_OscConfig+0x3ce>
    {
      uint32_t csr_temp = RCC->CSR;
 80065a0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80065a4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80065a8:	60fb      	str	r3, [r7, #12]

      /* Check LSI division factor */
      assert_param(IS_RCC_LSIDIV(RCC_OscInitStruct->LSIDiv));

      if (RCC_OscInitStruct->LSIDiv != (csr_temp & RCC_CSR_LSIPRE))
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	69da      	ldr	r2, [r3, #28]
 80065ae:	68fb      	ldr	r3, [r7, #12]
 80065b0:	f003 0310 	and.w	r3, r3, #16
 80065b4:	429a      	cmp	r2, r3
 80065b6:	d031      	beq.n	800661c <HAL_RCC_OscConfig+0x39c>
      {
        if (((csr_temp & RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY) && \
 80065b8:	68fb      	ldr	r3, [r7, #12]
 80065ba:	f003 0302 	and.w	r3, r3, #2
 80065be:	2b00      	cmp	r3, #0
 80065c0:	d006      	beq.n	80065d0 <HAL_RCC_OscConfig+0x350>
            ((csr_temp & RCC_CSR_LSION) != RCC_CSR_LSION))
 80065c2:	68fb      	ldr	r3, [r7, #12]
 80065c4:	f003 0301 	and.w	r3, r3, #1
        if (((csr_temp & RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY) && \
 80065c8:	2b00      	cmp	r3, #0
 80065ca:	d101      	bne.n	80065d0 <HAL_RCC_OscConfig+0x350>
        {
          /* If LSIRDY is set while LSION is not enabled,
             LSIPRE can't be updated */
          return HAL_ERROR;
 80065cc:	2301      	movs	r3, #1
 80065ce:	e1d0      	b.n	8006972 <HAL_RCC_OscConfig+0x6f2>
        }

        /* Turn off LSI before changing RCC_CSR_LSIPRE */
        if ((csr_temp & RCC_CSR_LSION) == RCC_CSR_LSION)
 80065d0:	68fb      	ldr	r3, [r7, #12]
 80065d2:	f003 0301 	and.w	r3, r3, #1
 80065d6:	2b00      	cmp	r3, #0
 80065d8:	d013      	beq.n	8006602 <HAL_RCC_OscConfig+0x382>
        {
          __HAL_RCC_LSI_DISABLE();
 80065da:	f7ff fc8f 	bl	8005efc <LL_RCC_LSI_Disable>

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80065de:	f7fc f87d 	bl	80026dc <HAL_GetTick>
 80065e2:	6178      	str	r0, [r7, #20]

          /* Wait till LSI is disabled */
          while (LL_RCC_LSI_IsReady() != 0U)
 80065e4:	e008      	b.n	80065f8 <HAL_RCC_OscConfig+0x378>
          {
            if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80065e6:	f7fc f879 	bl	80026dc <HAL_GetTick>
 80065ea:	4602      	mov	r2, r0
 80065ec:	697b      	ldr	r3, [r7, #20]
 80065ee:	1ad3      	subs	r3, r2, r3
 80065f0:	2b11      	cmp	r3, #17
 80065f2:	d901      	bls.n	80065f8 <HAL_RCC_OscConfig+0x378>
            {
              return HAL_TIMEOUT;
 80065f4:	2303      	movs	r3, #3
 80065f6:	e1bc      	b.n	8006972 <HAL_RCC_OscConfig+0x6f2>
          while (LL_RCC_LSI_IsReady() != 0U)
 80065f8:	f7ff fc90 	bl	8005f1c <LL_RCC_LSI_IsReady>
 80065fc:	4603      	mov	r3, r0
 80065fe:	2b00      	cmp	r3, #0
 8006600:	d1f1      	bne.n	80065e6 <HAL_RCC_OscConfig+0x366>
            }
          }
        }

        /* Set LSI division factor */
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPRE, RCC_OscInitStruct->LSIDiv);
 8006602:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006606:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800660a:	f023 0210 	bic.w	r2, r3, #16
 800660e:	687b      	ldr	r3, [r7, #4]
 8006610:	69db      	ldr	r3, [r3, #28]
 8006612:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8006616:	4313      	orrs	r3, r2
 8006618:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
      }

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800661c:	f7ff fc5e 	bl	8005edc <LL_RCC_LSI_Enable>

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006620:	f7fc f85c 	bl	80026dc <HAL_GetTick>
 8006624:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is ready */
      while (LL_RCC_LSI_IsReady() == 0U)
 8006626:	e00c      	b.n	8006642 <HAL_RCC_OscConfig+0x3c2>
 8006628:	20000014 	.word	0x20000014
 800662c:	20000018 	.word	0x20000018
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006630:	f7fc f854 	bl	80026dc <HAL_GetTick>
 8006634:	4602      	mov	r2, r0
 8006636:	697b      	ldr	r3, [r7, #20]
 8006638:	1ad3      	subs	r3, r2, r3
 800663a:	2b11      	cmp	r3, #17
 800663c:	d901      	bls.n	8006642 <HAL_RCC_OscConfig+0x3c2>
        {
          return HAL_TIMEOUT;
 800663e:	2303      	movs	r3, #3
 8006640:	e197      	b.n	8006972 <HAL_RCC_OscConfig+0x6f2>
      while (LL_RCC_LSI_IsReady() == 0U)
 8006642:	f7ff fc6b 	bl	8005f1c <LL_RCC_LSI_IsReady>
 8006646:	4603      	mov	r3, r0
 8006648:	2b00      	cmp	r3, #0
 800664a:	d0f1      	beq.n	8006630 <HAL_RCC_OscConfig+0x3b0>
 800664c:	e013      	b.n	8006676 <HAL_RCC_OscConfig+0x3f6>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800664e:	f7ff fc55 	bl	8005efc <LL_RCC_LSI_Disable>

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006652:	f7fc f843 	bl	80026dc <HAL_GetTick>
 8006656:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is disabled */
      while (LL_RCC_LSI_IsReady() != 0U)
 8006658:	e008      	b.n	800666c <HAL_RCC_OscConfig+0x3ec>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800665a:	f7fc f83f 	bl	80026dc <HAL_GetTick>
 800665e:	4602      	mov	r2, r0
 8006660:	697b      	ldr	r3, [r7, #20]
 8006662:	1ad3      	subs	r3, r2, r3
 8006664:	2b11      	cmp	r3, #17
 8006666:	d901      	bls.n	800666c <HAL_RCC_OscConfig+0x3ec>
        {
          return HAL_TIMEOUT;
 8006668:	2303      	movs	r3, #3
 800666a:	e182      	b.n	8006972 <HAL_RCC_OscConfig+0x6f2>
      while (LL_RCC_LSI_IsReady() != 0U)
 800666c:	f7ff fc56 	bl	8005f1c <LL_RCC_LSI_IsReady>
 8006670:	4603      	mov	r3, r0
 8006672:	2b00      	cmp	r3, #0
 8006674:	d1f1      	bne.n	800665a <HAL_RCC_OscConfig+0x3da>
      }
    }
  }

  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006676:	687b      	ldr	r3, [r7, #4]
 8006678:	681b      	ldr	r3, [r3, #0]
 800667a:	f003 0304 	and.w	r3, r3, #4
 800667e:	2b00      	cmp	r3, #0
 8006680:	f000 80d8 	beq.w	8006834 <HAL_RCC_OscConfig+0x5b4>
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */

    if (LL_PWR_IsEnabledBkUpAccess() == 0U)
 8006684:	f7ff fb6c 	bl	8005d60 <LL_PWR_IsEnabledBkUpAccess>
 8006688:	4603      	mov	r3, r0
 800668a:	2b00      	cmp	r3, #0
 800668c:	d113      	bne.n	80066b6 <HAL_RCC_OscConfig+0x436>
    {
      /* Enable write access to Backup domain */
      HAL_PWR_EnableBkUpAccess();
 800668e:	f7ff faab 	bl	8005be8 <HAL_PWR_EnableBkUpAccess>

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006692:	f7fc f823 	bl	80026dc <HAL_GetTick>
 8006696:	6178      	str	r0, [r7, #20]

      while (LL_PWR_IsEnabledBkUpAccess() == 0U)
 8006698:	e008      	b.n	80066ac <HAL_RCC_OscConfig+0x42c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800669a:	f7fc f81f 	bl	80026dc <HAL_GetTick>
 800669e:	4602      	mov	r2, r0
 80066a0:	697b      	ldr	r3, [r7, #20]
 80066a2:	1ad3      	subs	r3, r2, r3
 80066a4:	2b02      	cmp	r3, #2
 80066a6:	d901      	bls.n	80066ac <HAL_RCC_OscConfig+0x42c>
        {
          return HAL_TIMEOUT;
 80066a8:	2303      	movs	r3, #3
 80066aa:	e162      	b.n	8006972 <HAL_RCC_OscConfig+0x6f2>
      while (LL_PWR_IsEnabledBkUpAccess() == 0U)
 80066ac:	f7ff fb58 	bl	8005d60 <LL_PWR_IsEnabledBkUpAccess>
 80066b0:	4603      	mov	r3, r0
 80066b2:	2b00      	cmp	r3, #0
 80066b4:	d0f1      	beq.n	800669a <HAL_RCC_OscConfig+0x41a>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	68db      	ldr	r3, [r3, #12]
 80066ba:	2b00      	cmp	r3, #0
 80066bc:	d07b      	beq.n	80067b6 <HAL_RCC_OscConfig+0x536>
    {
      /* Enable LSE bypasss (if requested) */
      if ((RCC_OscInitStruct->LSEState == RCC_LSE_BYPASS)
 80066be:	687b      	ldr	r3, [r7, #4]
 80066c0:	68db      	ldr	r3, [r3, #12]
 80066c2:	2b85      	cmp	r3, #133	@ 0x85
 80066c4:	d003      	beq.n	80066ce <HAL_RCC_OscConfig+0x44e>
          || (RCC_OscInitStruct->LSEState == RCC_LSE_BYPASS_RTC_ONLY))
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	68db      	ldr	r3, [r3, #12]
 80066ca:	2b05      	cmp	r3, #5
 80066cc:	d109      	bne.n	80066e2 <HAL_RCC_OscConfig+0x462>
      {
        /* LSE oscillator bypass enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 80066ce:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80066d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80066d6:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80066da:	f043 0304 	orr.w	r3, r3, #4
 80066de:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80066e2:	f7fb fffb 	bl	80026dc <HAL_GetTick>
 80066e6:	6178      	str	r0, [r7, #20]

      /* LSE oscillator enable */
      SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 80066e8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80066ec:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80066f0:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80066f4:	f043 0301 	orr.w	r3, r3, #1
 80066f8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

      /* Wait till LSE is ready */
      while (LL_RCC_LSE_IsReady() == 0U)
 80066fc:	e00a      	b.n	8006714 <HAL_RCC_OscConfig+0x494>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80066fe:	f7fb ffed 	bl	80026dc <HAL_GetTick>
 8006702:	4602      	mov	r2, r0
 8006704:	697b      	ldr	r3, [r7, #20]
 8006706:	1ad3      	subs	r3, r2, r3
 8006708:	f241 3288 	movw	r2, #5000	@ 0x1388
 800670c:	4293      	cmp	r3, r2
 800670e:	d901      	bls.n	8006714 <HAL_RCC_OscConfig+0x494>
        {
          return HAL_TIMEOUT;
 8006710:	2303      	movs	r3, #3
 8006712:	e12e      	b.n	8006972 <HAL_RCC_OscConfig+0x6f2>
      while (LL_RCC_LSE_IsReady() == 0U)
 8006714:	f7ff fbd1 	bl	8005eba <LL_RCC_LSE_IsReady>
 8006718:	4603      	mov	r3, r0
 800671a:	2b00      	cmp	r3, #0
 800671c:	d0ef      	beq.n	80066fe <HAL_RCC_OscConfig+0x47e>
        }
      }

      /* Enable LSE system clock (if requested) */
      if ((RCC_OscInitStruct->LSEState == RCC_LSE_ON)
 800671e:	687b      	ldr	r3, [r7, #4]
 8006720:	68db      	ldr	r3, [r3, #12]
 8006722:	2b81      	cmp	r3, #129	@ 0x81
 8006724:	d003      	beq.n	800672e <HAL_RCC_OscConfig+0x4ae>
          || (RCC_OscInitStruct->LSEState == RCC_LSE_BYPASS))
 8006726:	687b      	ldr	r3, [r7, #4]
 8006728:	68db      	ldr	r3, [r3, #12]
 800672a:	2b85      	cmp	r3, #133	@ 0x85
 800672c:	d121      	bne.n	8006772 <HAL_RCC_OscConfig+0x4f2>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800672e:	f7fb ffd5 	bl	80026dc <HAL_GetTick>
 8006732:	6178      	str	r0, [r7, #20]

        SET_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8006734:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006738:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800673c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8006740:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006744:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

        /* Wait till LSESYS is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 8006748:	e00a      	b.n	8006760 <HAL_RCC_OscConfig+0x4e0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800674a:	f7fb ffc7 	bl	80026dc <HAL_GetTick>
 800674e:	4602      	mov	r2, r0
 8006750:	697b      	ldr	r3, [r7, #20]
 8006752:	1ad3      	subs	r3, r2, r3
 8006754:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006758:	4293      	cmp	r3, r2
 800675a:	d901      	bls.n	8006760 <HAL_RCC_OscConfig+0x4e0>
          {
            return HAL_TIMEOUT;
 800675c:	2303      	movs	r3, #3
 800675e:	e108      	b.n	8006972 <HAL_RCC_OscConfig+0x6f2>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 8006760:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006764:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006768:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800676c:	2b00      	cmp	r3, #0
 800676e:	d0ec      	beq.n	800674a <HAL_RCC_OscConfig+0x4ca>
      if ((RCC_OscInitStruct->LSEState == RCC_LSE_ON)
 8006770:	e060      	b.n	8006834 <HAL_RCC_OscConfig+0x5b4>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006772:	f7fb ffb3 	bl	80026dc <HAL_GetTick>
 8006776:	6178      	str	r0, [r7, #20]

        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8006778:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800677c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006780:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8006784:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006788:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 800678c:	e00a      	b.n	80067a4 <HAL_RCC_OscConfig+0x524>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800678e:	f7fb ffa5 	bl	80026dc <HAL_GetTick>
 8006792:	4602      	mov	r2, r0
 8006794:	697b      	ldr	r3, [r7, #20]
 8006796:	1ad3      	subs	r3, r2, r3
 8006798:	f241 3288 	movw	r2, #5000	@ 0x1388
 800679c:	4293      	cmp	r3, r2
 800679e:	d901      	bls.n	80067a4 <HAL_RCC_OscConfig+0x524>
          {
            return HAL_TIMEOUT;
 80067a0:	2303      	movs	r3, #3
 80067a2:	e0e6      	b.n	8006972 <HAL_RCC_OscConfig+0x6f2>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 80067a4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80067a8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80067ac:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80067b0:	2b00      	cmp	r3, #0
 80067b2:	d1ec      	bne.n	800678e <HAL_RCC_OscConfig+0x50e>
 80067b4:	e03e      	b.n	8006834 <HAL_RCC_OscConfig+0x5b4>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80067b6:	f7fb ff91 	bl	80026dc <HAL_GetTick>
 80067ba:	6178      	str	r0, [r7, #20]

      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 80067bc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80067c0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80067c4:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80067c8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80067cc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

      /* Wait till LSESYSRDY is cleared */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 80067d0:	e00a      	b.n	80067e8 <HAL_RCC_OscConfig+0x568>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80067d2:	f7fb ff83 	bl	80026dc <HAL_GetTick>
 80067d6:	4602      	mov	r2, r0
 80067d8:	697b      	ldr	r3, [r7, #20]
 80067da:	1ad3      	subs	r3, r2, r3
 80067dc:	f241 3288 	movw	r2, #5000	@ 0x1388
 80067e0:	4293      	cmp	r3, r2
 80067e2:	d901      	bls.n	80067e8 <HAL_RCC_OscConfig+0x568>
        {
          return HAL_TIMEOUT;
 80067e4:	2303      	movs	r3, #3
 80067e6:	e0c4      	b.n	8006972 <HAL_RCC_OscConfig+0x6f2>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 80067e8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80067ec:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80067f0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80067f4:	2b00      	cmp	r3, #0
 80067f6:	d1ec      	bne.n	80067d2 <HAL_RCC_OscConfig+0x552>
        }
      }

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80067f8:	f7fb ff70 	bl	80026dc <HAL_GetTick>
 80067fc:	6178      	str	r0, [r7, #20]

      /* LSE oscillator disable */
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 80067fe:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006802:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006806:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800680a:	f023 0301 	bic.w	r3, r3, #1
 800680e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

      /* Wait till LSE is disabled */
      while (LL_RCC_LSE_IsReady() != 0U)
 8006812:	e00a      	b.n	800682a <HAL_RCC_OscConfig+0x5aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006814:	f7fb ff62 	bl	80026dc <HAL_GetTick>
 8006818:	4602      	mov	r2, r0
 800681a:	697b      	ldr	r3, [r7, #20]
 800681c:	1ad3      	subs	r3, r2, r3
 800681e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006822:	4293      	cmp	r3, r2
 8006824:	d901      	bls.n	800682a <HAL_RCC_OscConfig+0x5aa>
        {
          return HAL_TIMEOUT;
 8006826:	2303      	movs	r3, #3
 8006828:	e0a3      	b.n	8006972 <HAL_RCC_OscConfig+0x6f2>
      while (LL_RCC_LSE_IsReady() != 0U)
 800682a:	f7ff fb46 	bl	8005eba <LL_RCC_LSE_IsReady>
 800682e:	4603      	mov	r3, r0
 8006830:	2b00      	cmp	r3, #0
 8006832:	d1ef      	bne.n	8006814 <HAL_RCC_OscConfig+0x594>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006838:	2b00      	cmp	r3, #0
 800683a:	f000 8099 	beq.w	8006970 <HAL_RCC_OscConfig+0x6f0>
  {
    /* Check if the PLL is used as system clock or not */
    if (sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800683e:	69fb      	ldr	r3, [r7, #28]
 8006840:	2b0c      	cmp	r3, #12
 8006842:	d06c      	beq.n	800691e <HAL_RCC_OscConfig+0x69e>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006848:	2b02      	cmp	r3, #2
 800684a:	d14b      	bne.n	80068e4 <HAL_RCC_OscConfig+0x664>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800684c:	f7ff fc87 	bl	800615e <LL_RCC_PLL_Disable>

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006850:	f7fb ff44 	bl	80026dc <HAL_GetTick>
 8006854:	6178      	str	r0, [r7, #20]

        /* Wait till PLL is ready */
        while (LL_RCC_PLL_IsReady() != 0U)
 8006856:	e008      	b.n	800686a <HAL_RCC_OscConfig+0x5ea>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006858:	f7fb ff40 	bl	80026dc <HAL_GetTick>
 800685c:	4602      	mov	r2, r0
 800685e:	697b      	ldr	r3, [r7, #20]
 8006860:	1ad3      	subs	r3, r2, r3
 8006862:	2b0a      	cmp	r3, #10
 8006864:	d901      	bls.n	800686a <HAL_RCC_OscConfig+0x5ea>
          {
            return HAL_TIMEOUT;
 8006866:	2303      	movs	r3, #3
 8006868:	e083      	b.n	8006972 <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_PLL_IsReady() != 0U)
 800686a:	f7ff fc86 	bl	800617a <LL_RCC_PLL_IsReady>
 800686e:	4603      	mov	r3, r0
 8006870:	2b00      	cmp	r3, #0
 8006872:	d1f1      	bne.n	8006858 <HAL_RCC_OscConfig+0x5d8>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8006874:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006878:	68da      	ldr	r2, [r3, #12]
 800687a:	4b40      	ldr	r3, [pc, #256]	@ (800697c <HAL_RCC_OscConfig+0x6fc>)
 800687c:	4013      	ands	r3, r2
 800687e:	687a      	ldr	r2, [r7, #4]
 8006880:	6b11      	ldr	r1, [r2, #48]	@ 0x30
 8006882:	687a      	ldr	r2, [r7, #4]
 8006884:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8006886:	4311      	orrs	r1, r2
 8006888:	687a      	ldr	r2, [r7, #4]
 800688a:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 800688c:	0212      	lsls	r2, r2, #8
 800688e:	4311      	orrs	r1, r2
 8006890:	687a      	ldr	r2, [r7, #4]
 8006892:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8006894:	4311      	orrs	r1, r2
 8006896:	687a      	ldr	r2, [r7, #4]
 8006898:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 800689a:	4311      	orrs	r1, r2
 800689c:	687a      	ldr	r2, [r7, #4]
 800689e:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 80068a0:	430a      	orrs	r2, r1
 80068a2:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80068a6:	4313      	orrs	r3, r2
 80068a8:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80068aa:	f7ff fc4a 	bl	8006142 <LL_RCC_PLL_Enable>

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80068ae:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80068b2:	68db      	ldr	r3, [r3, #12]
 80068b4:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80068b8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80068bc:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80068be:	f7fb ff0d 	bl	80026dc <HAL_GetTick>
 80068c2:	6178      	str	r0, [r7, #20]

        /* Wait till PLL is ready */
        while (LL_RCC_PLL_IsReady() == 0U)
 80068c4:	e008      	b.n	80068d8 <HAL_RCC_OscConfig+0x658>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80068c6:	f7fb ff09 	bl	80026dc <HAL_GetTick>
 80068ca:	4602      	mov	r2, r0
 80068cc:	697b      	ldr	r3, [r7, #20]
 80068ce:	1ad3      	subs	r3, r2, r3
 80068d0:	2b0a      	cmp	r3, #10
 80068d2:	d901      	bls.n	80068d8 <HAL_RCC_OscConfig+0x658>
          {
            return HAL_TIMEOUT;
 80068d4:	2303      	movs	r3, #3
 80068d6:	e04c      	b.n	8006972 <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_PLL_IsReady() == 0U)
 80068d8:	f7ff fc4f 	bl	800617a <LL_RCC_PLL_IsReady>
 80068dc:	4603      	mov	r3, r0
 80068de:	2b00      	cmp	r3, #0
 80068e0:	d0f1      	beq.n	80068c6 <HAL_RCC_OscConfig+0x646>
 80068e2:	e045      	b.n	8006970 <HAL_RCC_OscConfig+0x6f0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80068e4:	f7ff fc3b 	bl	800615e <LL_RCC_PLL_Disable>

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80068e8:	f7fb fef8 	bl	80026dc <HAL_GetTick>
 80068ec:	6178      	str	r0, [r7, #20]

        /* Wait till PLL is disabled */
        while (LL_RCC_PLL_IsReady() != 0U)
 80068ee:	e008      	b.n	8006902 <HAL_RCC_OscConfig+0x682>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80068f0:	f7fb fef4 	bl	80026dc <HAL_GetTick>
 80068f4:	4602      	mov	r2, r0
 80068f6:	697b      	ldr	r3, [r7, #20]
 80068f8:	1ad3      	subs	r3, r2, r3
 80068fa:	2b0a      	cmp	r3, #10
 80068fc:	d901      	bls.n	8006902 <HAL_RCC_OscConfig+0x682>
          {
            return HAL_TIMEOUT;
 80068fe:	2303      	movs	r3, #3
 8006900:	e037      	b.n	8006972 <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_PLL_IsReady() != 0U)
 8006902:	f7ff fc3a 	bl	800617a <LL_RCC_PLL_IsReady>
 8006906:	4603      	mov	r3, r0
 8006908:	2b00      	cmp	r3, #0
 800690a:	d1f1      	bne.n	80068f0 <HAL_RCC_OscConfig+0x670>
          }
        }

        /* Disable the PLL source and outputs to save power when PLL is off */
        CLEAR_BIT(RCC->PLLCFGR, (RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN));
 800690c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006910:	68da      	ldr	r2, [r3, #12]
 8006912:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8006916:	4b1a      	ldr	r3, [pc, #104]	@ (8006980 <HAL_RCC_OscConfig+0x700>)
 8006918:	4013      	ands	r3, r2
 800691a:	60cb      	str	r3, [r1, #12]
 800691c:	e028      	b.n	8006970 <HAL_RCC_OscConfig+0x6f0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006922:	2b01      	cmp	r3, #1
 8006924:	d101      	bne.n	800692a <HAL_RCC_OscConfig+0x6aa>
      {
        return HAL_ERROR;
 8006926:	2301      	movs	r3, #1
 8006928:	e023      	b.n	8006972 <HAL_RCC_OscConfig+0x6f2>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800692a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800692e:	68db      	ldr	r3, [r3, #12]
 8006930:	61bb      	str	r3, [r7, #24]
        if ((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource)
 8006932:	69bb      	ldr	r3, [r7, #24]
 8006934:	f003 0203 	and.w	r2, r3, #3
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800693c:	429a      	cmp	r2, r3
 800693e:	d115      	bne.n	800696c <HAL_RCC_OscConfig+0x6ec>
            || (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)   != RCC_OscInitStruct->PLL.PLLM)
 8006940:	69bb      	ldr	r3, [r7, #24]
 8006942:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8006946:	687b      	ldr	r3, [r7, #4]
 8006948:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800694a:	429a      	cmp	r2, r3
 800694c:	d10e      	bne.n	800696c <HAL_RCC_OscConfig+0x6ec>
            || (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)   != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos))
 800694e:	69bb      	ldr	r3, [r7, #24]
 8006950:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006958:	021b      	lsls	r3, r3, #8
 800695a:	429a      	cmp	r2, r3
 800695c:	d106      	bne.n	800696c <HAL_RCC_OscConfig+0x6ec>
            || (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)   != RCC_OscInitStruct->PLL.PLLR))
 800695e:	69bb      	ldr	r3, [r7, #24]
 8006960:	f003 4260 	and.w	r2, r3, #3758096384	@ 0xe0000000
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006968:	429a      	cmp	r2, r3
 800696a:	d001      	beq.n	8006970 <HAL_RCC_OscConfig+0x6f0>
        {
          return HAL_ERROR;
 800696c:	2301      	movs	r3, #1
 800696e:	e000      	b.n	8006972 <HAL_RCC_OscConfig+0x6f2>
        }
      }
    }
  }
  return HAL_OK;
 8006970:	2300      	movs	r3, #0
}
 8006972:	4618      	mov	r0, r3
 8006974:	3720      	adds	r7, #32
 8006976:	46bd      	mov	sp, r7
 8006978:	bd80      	pop	{r7, pc}
 800697a:	bf00      	nop
 800697c:	11c1808c 	.word	0x11c1808c
 8006980:	eefefffc 	.word	0xeefefffc

08006984 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK1 not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006984:	b580      	push	{r7, lr}
 8006986:	b084      	sub	sp, #16
 8006988:	af00      	add	r7, sp, #0
 800698a:	6078      	str	r0, [r7, #4]
 800698c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800698e:	687b      	ldr	r3, [r7, #4]
 8006990:	2b00      	cmp	r3, #0
 8006992:	d101      	bne.n	8006998 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006994:	2301      	movs	r3, #1
 8006996:	e10f      	b.n	8006bb8 <HAL_RCC_ClockConfig+0x234>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK3) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8006998:	4b89      	ldr	r3, [pc, #548]	@ (8006bc0 <HAL_RCC_ClockConfig+0x23c>)
 800699a:	681b      	ldr	r3, [r3, #0]
 800699c:	f003 0307 	and.w	r3, r3, #7
 80069a0:	683a      	ldr	r2, [r7, #0]
 80069a2:	429a      	cmp	r2, r3
 80069a4:	d91b      	bls.n	80069de <HAL_RCC_ClockConfig+0x5a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80069a6:	4b86      	ldr	r3, [pc, #536]	@ (8006bc0 <HAL_RCC_ClockConfig+0x23c>)
 80069a8:	681b      	ldr	r3, [r3, #0]
 80069aa:	f023 0207 	bic.w	r2, r3, #7
 80069ae:	4984      	ldr	r1, [pc, #528]	@ (8006bc0 <HAL_RCC_ClockConfig+0x23c>)
 80069b0:	683b      	ldr	r3, [r7, #0]
 80069b2:	4313      	orrs	r3, r2
 80069b4:	600b      	str	r3, [r1, #0]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80069b6:	f7fb fe91 	bl	80026dc <HAL_GetTick>
 80069ba:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80069bc:	e008      	b.n	80069d0 <HAL_RCC_ClockConfig+0x4c>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 80069be:	f7fb fe8d 	bl	80026dc <HAL_GetTick>
 80069c2:	4602      	mov	r2, r0
 80069c4:	68fb      	ldr	r3, [r7, #12]
 80069c6:	1ad3      	subs	r3, r2, r3
 80069c8:	2b02      	cmp	r3, #2
 80069ca:	d901      	bls.n	80069d0 <HAL_RCC_ClockConfig+0x4c>
      {
        return HAL_TIMEOUT;
 80069cc:	2303      	movs	r3, #3
 80069ce:	e0f3      	b.n	8006bb8 <HAL_RCC_ClockConfig+0x234>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80069d0:	4b7b      	ldr	r3, [pc, #492]	@ (8006bc0 <HAL_RCC_ClockConfig+0x23c>)
 80069d2:	681b      	ldr	r3, [r3, #0]
 80069d4:	f003 0307 	and.w	r3, r3, #7
 80069d8:	683a      	ldr	r2, [r7, #0]
 80069da:	429a      	cmp	r2, r3
 80069dc:	d1ef      	bne.n	80069be <HAL_RCC_ClockConfig+0x3a>
      }
    }
  }

  /*-------------------------- HCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80069de:	687b      	ldr	r3, [r7, #4]
 80069e0:	681b      	ldr	r3, [r3, #0]
 80069e2:	f003 0302 	and.w	r3, r3, #2
 80069e6:	2b00      	cmp	r3, #0
 80069e8:	d016      	beq.n	8006a18 <HAL_RCC_ClockConfig+0x94>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLKDivider));
    LL_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLKDivider);
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	689b      	ldr	r3, [r3, #8]
 80069ee:	4618      	mov	r0, r3
 80069f0:	f7ff fb2a 	bl	8006048 <LL_RCC_SetAHBPrescaler>

    /* HCLK1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 80069f4:	f7fb fe72 	bl	80026dc <HAL_GetTick>
 80069f8:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 80069fa:	e008      	b.n	8006a0e <HAL_RCC_ClockConfig+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 80069fc:	f7fb fe6e 	bl	80026dc <HAL_GetTick>
 8006a00:	4602      	mov	r2, r0
 8006a02:	68fb      	ldr	r3, [r7, #12]
 8006a04:	1ad3      	subs	r3, r2, r3
 8006a06:	2b02      	cmp	r3, #2
 8006a08:	d901      	bls.n	8006a0e <HAL_RCC_ClockConfig+0x8a>
      {
        return HAL_TIMEOUT;
 8006a0a:	2303      	movs	r3, #3
 8006a0c:	e0d4      	b.n	8006bb8 <HAL_RCC_ClockConfig+0x234>
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 8006a0e:	f7ff fbf2 	bl	80061f6 <LL_RCC_IsActiveFlag_HPRE>
 8006a12:	4603      	mov	r3, r0
 8006a14:	2b00      	cmp	r3, #0
 8006a16:	d0f1      	beq.n	80069fc <HAL_RCC_ClockConfig+0x78>
    }
  }
#endif /* DUAL_CORE */

  /*-------------------------- HCLK3 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK3) == RCC_CLOCKTYPE_HCLK3)
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	681b      	ldr	r3, [r3, #0]
 8006a1c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006a20:	2b00      	cmp	r3, #0
 8006a22:	d016      	beq.n	8006a52 <HAL_RCC_ClockConfig+0xce>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK3Divider));
    LL_RCC_SetAHB3Prescaler(RCC_ClkInitStruct->AHBCLK3Divider);
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	695b      	ldr	r3, [r3, #20]
 8006a28:	4618      	mov	r0, r3
 8006a2a:	f7ff fb20 	bl	800606e <LL_RCC_SetAHB3Prescaler>

    /* AHB shared prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8006a2e:	f7fb fe55 	bl	80026dc <HAL_GetTick>
 8006a32:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 8006a34:	e008      	b.n	8006a48 <HAL_RCC_ClockConfig+0xc4>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8006a36:	f7fb fe51 	bl	80026dc <HAL_GetTick>
 8006a3a:	4602      	mov	r2, r0
 8006a3c:	68fb      	ldr	r3, [r7, #12]
 8006a3e:	1ad3      	subs	r3, r2, r3
 8006a40:	2b02      	cmp	r3, #2
 8006a42:	d901      	bls.n	8006a48 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_TIMEOUT;
 8006a44:	2303      	movs	r3, #3
 8006a46:	e0b7      	b.n	8006bb8 <HAL_RCC_ClockConfig+0x234>
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 8006a48:	f7ff fbe6 	bl	8006218 <LL_RCC_IsActiveFlag_SHDHPRE>
 8006a4c:	4603      	mov	r3, r0
 8006a4e:	2b00      	cmp	r3, #0
 8006a50:	d0f1      	beq.n	8006a36 <HAL_RCC_ClockConfig+0xb2>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006a52:	687b      	ldr	r3, [r7, #4]
 8006a54:	681b      	ldr	r3, [r3, #0]
 8006a56:	f003 0304 	and.w	r3, r3, #4
 8006a5a:	2b00      	cmp	r3, #0
 8006a5c:	d016      	beq.n	8006a8c <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB1CLKDivider));
    LL_RCC_SetAPB1Prescaler(RCC_ClkInitStruct->APB1CLKDivider);
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	68db      	ldr	r3, [r3, #12]
 8006a62:	4618      	mov	r0, r3
 8006a64:	f7ff fb19 	bl	800609a <LL_RCC_SetAPB1Prescaler>

    /* APB1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8006a68:	f7fb fe38 	bl	80026dc <HAL_GetTick>
 8006a6c:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 8006a6e:	e008      	b.n	8006a82 <HAL_RCC_ClockConfig+0xfe>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8006a70:	f7fb fe34 	bl	80026dc <HAL_GetTick>
 8006a74:	4602      	mov	r2, r0
 8006a76:	68fb      	ldr	r3, [r7, #12]
 8006a78:	1ad3      	subs	r3, r2, r3
 8006a7a:	2b02      	cmp	r3, #2
 8006a7c:	d901      	bls.n	8006a82 <HAL_RCC_ClockConfig+0xfe>
      {
        return HAL_TIMEOUT;
 8006a7e:	2303      	movs	r3, #3
 8006a80:	e09a      	b.n	8006bb8 <HAL_RCC_ClockConfig+0x234>
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 8006a82:	f7ff fbdb 	bl	800623c <LL_RCC_IsActiveFlag_PPRE1>
 8006a86:	4603      	mov	r3, r0
 8006a88:	2b00      	cmp	r3, #0
 8006a8a:	d0f1      	beq.n	8006a70 <HAL_RCC_ClockConfig+0xec>
      }
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	681b      	ldr	r3, [r3, #0]
 8006a90:	f003 0308 	and.w	r3, r3, #8
 8006a94:	2b00      	cmp	r3, #0
 8006a96:	d017      	beq.n	8006ac8 <HAL_RCC_ClockConfig+0x144>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB2CLKDivider));
    LL_RCC_SetAPB2Prescaler((RCC_ClkInitStruct->APB2CLKDivider) << 3U);
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	691b      	ldr	r3, [r3, #16]
 8006a9c:	00db      	lsls	r3, r3, #3
 8006a9e:	4618      	mov	r0, r3
 8006aa0:	f7ff fb0e 	bl	80060c0 <LL_RCC_SetAPB2Prescaler>

    /* APB2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8006aa4:	f7fb fe1a 	bl	80026dc <HAL_GetTick>
 8006aa8:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 8006aaa:	e008      	b.n	8006abe <HAL_RCC_ClockConfig+0x13a>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8006aac:	f7fb fe16 	bl	80026dc <HAL_GetTick>
 8006ab0:	4602      	mov	r2, r0
 8006ab2:	68fb      	ldr	r3, [r7, #12]
 8006ab4:	1ad3      	subs	r3, r2, r3
 8006ab6:	2b02      	cmp	r3, #2
 8006ab8:	d901      	bls.n	8006abe <HAL_RCC_ClockConfig+0x13a>
      {
        return HAL_TIMEOUT;
 8006aba:	2303      	movs	r3, #3
 8006abc:	e07c      	b.n	8006bb8 <HAL_RCC_ClockConfig+0x234>
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 8006abe:	f7ff fbce 	bl	800625e <LL_RCC_IsActiveFlag_PPRE2>
 8006ac2:	4603      	mov	r3, r0
 8006ac4:	2b00      	cmp	r3, #0
 8006ac6:	d0f1      	beq.n	8006aac <HAL_RCC_ClockConfig+0x128>
      }
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	681b      	ldr	r3, [r3, #0]
 8006acc:	f003 0301 	and.w	r3, r3, #1
 8006ad0:	2b00      	cmp	r3, #0
 8006ad2:	d043      	beq.n	8006b5c <HAL_RCC_ClockConfig+0x1d8>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	685b      	ldr	r3, [r3, #4]
 8006ad8:	2b02      	cmp	r3, #2
 8006ada:	d106      	bne.n	8006aea <HAL_RCC_ClockConfig+0x166>
    {
      /* Check the HSE ready flag */
      if (LL_RCC_HSE_IsReady() == 0U)
 8006adc:	f7ff f99b 	bl	8005e16 <LL_RCC_HSE_IsReady>
 8006ae0:	4603      	mov	r3, r0
 8006ae2:	2b00      	cmp	r3, #0
 8006ae4:	d11e      	bne.n	8006b24 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8006ae6:	2301      	movs	r3, #1
 8006ae8:	e066      	b.n	8006bb8 <HAL_RCC_ClockConfig+0x234>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006aea:	687b      	ldr	r3, [r7, #4]
 8006aec:	685b      	ldr	r3, [r3, #4]
 8006aee:	2b03      	cmp	r3, #3
 8006af0:	d106      	bne.n	8006b00 <HAL_RCC_ClockConfig+0x17c>
    {
      /* Check the PLL ready flag */
      if (LL_RCC_PLL_IsReady() == 0U)
 8006af2:	f7ff fb42 	bl	800617a <LL_RCC_PLL_IsReady>
 8006af6:	4603      	mov	r3, r0
 8006af8:	2b00      	cmp	r3, #0
 8006afa:	d113      	bne.n	8006b24 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8006afc:	2301      	movs	r3, #1
 8006afe:	e05b      	b.n	8006bb8 <HAL_RCC_ClockConfig+0x234>
      }
    }
    /* MSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	685b      	ldr	r3, [r3, #4]
 8006b04:	2b00      	cmp	r3, #0
 8006b06:	d106      	bne.n	8006b16 <HAL_RCC_ClockConfig+0x192>
    {
      /* Check the MSI ready flag */
      if (LL_RCC_MSI_IsReady() == 0U)
 8006b08:	f7ff fa35 	bl	8005f76 <LL_RCC_MSI_IsReady>
 8006b0c:	4603      	mov	r3, r0
 8006b0e:	2b00      	cmp	r3, #0
 8006b10:	d108      	bne.n	8006b24 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8006b12:	2301      	movs	r3, #1
 8006b14:	e050      	b.n	8006bb8 <HAL_RCC_ClockConfig+0x234>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (LL_RCC_HSI_IsReady() == 0U)
 8006b16:	f7ff f9ab 	bl	8005e70 <LL_RCC_HSI_IsReady>
 8006b1a:	4603      	mov	r3, r0
 8006b1c:	2b00      	cmp	r3, #0
 8006b1e:	d101      	bne.n	8006b24 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8006b20:	2301      	movs	r3, #1
 8006b22:	e049      	b.n	8006bb8 <HAL_RCC_ClockConfig+0x234>
      }

    }

    /* apply system clock switch */
    LL_RCC_SetSysClkSource(RCC_ClkInitStruct->SYSCLKSource);
 8006b24:	687b      	ldr	r3, [r7, #4]
 8006b26:	685b      	ldr	r3, [r3, #4]
 8006b28:	4618      	mov	r0, r3
 8006b2a:	f7ff fa6f 	bl	800600c <LL_RCC_SetSysClkSource>

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006b2e:	f7fb fdd5 	bl	80026dc <HAL_GetTick>
 8006b32:	60f8      	str	r0, [r7, #12]

    /* check system clock source switch status */
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006b34:	e00a      	b.n	8006b4c <HAL_RCC_ClockConfig+0x1c8>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006b36:	f7fb fdd1 	bl	80026dc <HAL_GetTick>
 8006b3a:	4602      	mov	r2, r0
 8006b3c:	68fb      	ldr	r3, [r7, #12]
 8006b3e:	1ad3      	subs	r3, r2, r3
 8006b40:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006b44:	4293      	cmp	r3, r2
 8006b46:	d901      	bls.n	8006b4c <HAL_RCC_ClockConfig+0x1c8>
      {
        return HAL_TIMEOUT;
 8006b48:	2303      	movs	r3, #3
 8006b4a:	e035      	b.n	8006bb8 <HAL_RCC_ClockConfig+0x234>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006b4c:	f7ff fa71 	bl	8006032 <LL_RCC_GetSysClkSource>
 8006b50:	4602      	mov	r2, r0
 8006b52:	687b      	ldr	r3, [r7, #4]
 8006b54:	685b      	ldr	r3, [r3, #4]
 8006b56:	009b      	lsls	r3, r3, #2
 8006b58:	429a      	cmp	r2, r3
 8006b5a:	d1ec      	bne.n	8006b36 <HAL_RCC_ClockConfig+0x1b2>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8006b5c:	4b18      	ldr	r3, [pc, #96]	@ (8006bc0 <HAL_RCC_ClockConfig+0x23c>)
 8006b5e:	681b      	ldr	r3, [r3, #0]
 8006b60:	f003 0307 	and.w	r3, r3, #7
 8006b64:	683a      	ldr	r2, [r7, #0]
 8006b66:	429a      	cmp	r2, r3
 8006b68:	d21b      	bcs.n	8006ba2 <HAL_RCC_ClockConfig+0x21e>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006b6a:	4b15      	ldr	r3, [pc, #84]	@ (8006bc0 <HAL_RCC_ClockConfig+0x23c>)
 8006b6c:	681b      	ldr	r3, [r3, #0]
 8006b6e:	f023 0207 	bic.w	r2, r3, #7
 8006b72:	4913      	ldr	r1, [pc, #76]	@ (8006bc0 <HAL_RCC_ClockConfig+0x23c>)
 8006b74:	683b      	ldr	r3, [r7, #0]
 8006b76:	4313      	orrs	r3, r2
 8006b78:	600b      	str	r3, [r1, #0]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006b7a:	f7fb fdaf 	bl	80026dc <HAL_GetTick>
 8006b7e:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006b80:	e008      	b.n	8006b94 <HAL_RCC_ClockConfig+0x210>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8006b82:	f7fb fdab 	bl	80026dc <HAL_GetTick>
 8006b86:	4602      	mov	r2, r0
 8006b88:	68fb      	ldr	r3, [r7, #12]
 8006b8a:	1ad3      	subs	r3, r2, r3
 8006b8c:	2b02      	cmp	r3, #2
 8006b8e:	d901      	bls.n	8006b94 <HAL_RCC_ClockConfig+0x210>
      {
        return HAL_TIMEOUT;
 8006b90:	2303      	movs	r3, #3
 8006b92:	e011      	b.n	8006bb8 <HAL_RCC_ClockConfig+0x234>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006b94:	4b0a      	ldr	r3, [pc, #40]	@ (8006bc0 <HAL_RCC_ClockConfig+0x23c>)
 8006b96:	681b      	ldr	r3, [r3, #0]
 8006b98:	f003 0307 	and.w	r3, r3, #7
 8006b9c:	683a      	ldr	r2, [r7, #0]
 8006b9e:	429a      	cmp	r2, r3
 8006ba0:	d1ef      	bne.n	8006b82 <HAL_RCC_ClockConfig+0x1fe>
  }

  /*--------------------------------------------------------------------------*/

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 8006ba2:	f000 f8b3 	bl	8006d0c <HAL_RCC_GetHCLKFreq>
 8006ba6:	4603      	mov	r3, r0
 8006ba8:	4a06      	ldr	r2, [pc, #24]	@ (8006bc4 <HAL_RCC_ClockConfig+0x240>)
 8006baa:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  return HAL_InitTick(uwTickPrio);
 8006bac:	4b06      	ldr	r3, [pc, #24]	@ (8006bc8 <HAL_RCC_ClockConfig+0x244>)
 8006bae:	681b      	ldr	r3, [r3, #0]
 8006bb0:	4618      	mov	r0, r3
 8006bb2:	f7fb fd89 	bl	80026c8 <HAL_InitTick>
 8006bb6:	4603      	mov	r3, r0
}
 8006bb8:	4618      	mov	r0, r3
 8006bba:	3710      	adds	r7, #16
 8006bbc:	46bd      	mov	sp, r7
 8006bbe:	bd80      	pop	{r7, pc}
 8006bc0:	58004000 	.word	0x58004000
 8006bc4:	20000014 	.word	0x20000014
 8006bc8:	20000018 	.word	0x20000018

08006bcc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006bcc:	b590      	push	{r4, r7, lr}
 8006bce:	b087      	sub	sp, #28
 8006bd0:	af00      	add	r7, sp, #0
  uint32_t sysclk_source;
  uint32_t pllsource;
  uint32_t sysclockfreq = 0U;
 8006bd2:	2300      	movs	r3, #0
 8006bd4:	617b      	str	r3, [r7, #20]
  uint32_t msifreq = 0U;
 8006bd6:	2300      	movs	r3, #0
 8006bd8:	613b      	str	r3, [r7, #16]
  uint32_t pllinputfreq;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006bda:	f7ff fa2a 	bl	8006032 <LL_RCC_GetSysClkSource>
 8006bde:	60b8      	str	r0, [r7, #8]
  pllsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8006be0:	f7ff fafe 	bl	80061e0 <LL_RCC_PLL_GetMainSource>
 8006be4:	6078      	str	r0, [r7, #4]

  if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8006be6:	68bb      	ldr	r3, [r7, #8]
 8006be8:	2b00      	cmp	r3, #0
 8006bea:	d005      	beq.n	8006bf8 <HAL_RCC_GetSysClockFreq+0x2c>
 8006bec:	68bb      	ldr	r3, [r7, #8]
 8006bee:	2b0c      	cmp	r3, #12
 8006bf0:	d139      	bne.n	8006c66 <HAL_RCC_GetSysClockFreq+0x9a>
      ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pllsource == RCC_PLLSOURCE_MSI)))
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	2b01      	cmp	r3, #1
 8006bf6:	d136      	bne.n	8006c66 <HAL_RCC_GetSysClockFreq+0x9a>
  {
    /* MSI or PLL with MSI source used as system clock source */
    /* Retrieve MSI frequency range in Hz */
    msifreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_IsEnabledRangeSelect(),
 8006bf8:	f7ff f9cd 	bl	8005f96 <LL_RCC_MSI_IsEnabledRangeSelect>
 8006bfc:	4603      	mov	r3, r0
 8006bfe:	2b00      	cmp	r3, #0
 8006c00:	d115      	bne.n	8006c2e <HAL_RCC_GetSysClockFreq+0x62>
 8006c02:	f7ff f9c8 	bl	8005f96 <LL_RCC_MSI_IsEnabledRangeSelect>
 8006c06:	4603      	mov	r3, r0
 8006c08:	2b01      	cmp	r3, #1
 8006c0a:	d106      	bne.n	8006c1a <HAL_RCC_GetSysClockFreq+0x4e>
 8006c0c:	f7ff f9d3 	bl	8005fb6 <LL_RCC_MSI_GetRange>
 8006c10:	4603      	mov	r3, r0
 8006c12:	0a1b      	lsrs	r3, r3, #8
 8006c14:	f003 030f 	and.w	r3, r3, #15
 8006c18:	e005      	b.n	8006c26 <HAL_RCC_GetSysClockFreq+0x5a>
 8006c1a:	f7ff f9d7 	bl	8005fcc <LL_RCC_MSI_GetRangeAfterStandby>
 8006c1e:	4603      	mov	r3, r0
 8006c20:	0a1b      	lsrs	r3, r3, #8
 8006c22:	f003 030f 	and.w	r3, r3, #15
 8006c26:	4a36      	ldr	r2, [pc, #216]	@ (8006d00 <HAL_RCC_GetSysClockFreq+0x134>)
 8006c28:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006c2c:	e014      	b.n	8006c58 <HAL_RCC_GetSysClockFreq+0x8c>
 8006c2e:	f7ff f9b2 	bl	8005f96 <LL_RCC_MSI_IsEnabledRangeSelect>
 8006c32:	4603      	mov	r3, r0
 8006c34:	2b01      	cmp	r3, #1
 8006c36:	d106      	bne.n	8006c46 <HAL_RCC_GetSysClockFreq+0x7a>
 8006c38:	f7ff f9bd 	bl	8005fb6 <LL_RCC_MSI_GetRange>
 8006c3c:	4603      	mov	r3, r0
 8006c3e:	091b      	lsrs	r3, r3, #4
 8006c40:	f003 030f 	and.w	r3, r3, #15
 8006c44:	e005      	b.n	8006c52 <HAL_RCC_GetSysClockFreq+0x86>
 8006c46:	f7ff f9c1 	bl	8005fcc <LL_RCC_MSI_GetRangeAfterStandby>
 8006c4a:	4603      	mov	r3, r0
 8006c4c:	091b      	lsrs	r3, r3, #4
 8006c4e:	f003 030f 	and.w	r3, r3, #15
 8006c52:	4a2b      	ldr	r2, [pc, #172]	@ (8006d00 <HAL_RCC_GetSysClockFreq+0x134>)
 8006c54:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006c58:	613b      	str	r3, [r7, #16]
                                     ((LL_RCC_MSI_IsEnabledRangeSelect() == 1U) ?
                                      LL_RCC_MSI_GetRange() :
                                      LL_RCC_MSI_GetRangeAfterStandby()));

    /* Get SYSCLK source */
    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8006c5a:	68bb      	ldr	r3, [r7, #8]
 8006c5c:	2b00      	cmp	r3, #0
 8006c5e:	d115      	bne.n	8006c8c <HAL_RCC_GetSysClockFreq+0xc0>
    {
      /* MSI used as system clock source */
      sysclockfreq = msifreq;
 8006c60:	693b      	ldr	r3, [r7, #16]
 8006c62:	617b      	str	r3, [r7, #20]
    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8006c64:	e012      	b.n	8006c8c <HAL_RCC_GetSysClockFreq+0xc0>
    }
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 8006c66:	68bb      	ldr	r3, [r7, #8]
 8006c68:	2b04      	cmp	r3, #4
 8006c6a:	d102      	bne.n	8006c72 <HAL_RCC_GetSysClockFreq+0xa6>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8006c6c:	4b25      	ldr	r3, [pc, #148]	@ (8006d04 <HAL_RCC_GetSysClockFreq+0x138>)
 8006c6e:	617b      	str	r3, [r7, #20]
 8006c70:	e00c      	b.n	8006c8c <HAL_RCC_GetSysClockFreq+0xc0>
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8006c72:	68bb      	ldr	r3, [r7, #8]
 8006c74:	2b08      	cmp	r3, #8
 8006c76:	d109      	bne.n	8006c8c <HAL_RCC_GetSysClockFreq+0xc0>
  {
    /* HSE used as system clock source */
    if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 8006c78:	f7ff f8a0 	bl	8005dbc <LL_RCC_HSE_IsEnabledDiv2>
 8006c7c:	4603      	mov	r3, r0
 8006c7e:	2b01      	cmp	r3, #1
 8006c80:	d102      	bne.n	8006c88 <HAL_RCC_GetSysClockFreq+0xbc>
    {
      sysclockfreq = HSE_VALUE / 2U;
 8006c82:	4b20      	ldr	r3, [pc, #128]	@ (8006d04 <HAL_RCC_GetSysClockFreq+0x138>)
 8006c84:	617b      	str	r3, [r7, #20]
 8006c86:	e001      	b.n	8006c8c <HAL_RCC_GetSysClockFreq+0xc0>
    }
    else
    {
      sysclockfreq = HSE_VALUE;
 8006c88:	4b1f      	ldr	r3, [pc, #124]	@ (8006d08 <HAL_RCC_GetSysClockFreq+0x13c>)
 8006c8a:	617b      	str	r3, [r7, #20]
  else
  {
    /* Nothing to do */
  }

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8006c8c:	f7ff f9d1 	bl	8006032 <LL_RCC_GetSysClkSource>
 8006c90:	4603      	mov	r3, r0
 8006c92:	2b0c      	cmp	r3, #12
 8006c94:	d12f      	bne.n	8006cf6 <HAL_RCC_GetSysClockFreq+0x12a>
  {
    /* PLL used as system clock  source */
    pllsource = LL_RCC_PLL_GetMainSource();
 8006c96:	f7ff faa3 	bl	80061e0 <LL_RCC_PLL_GetMainSource>
 8006c9a:	6078      	str	r0, [r7, #4]

    switch (pllsource)
 8006c9c:	687b      	ldr	r3, [r7, #4]
 8006c9e:	2b02      	cmp	r3, #2
 8006ca0:	d003      	beq.n	8006caa <HAL_RCC_GetSysClockFreq+0xde>
 8006ca2:	687b      	ldr	r3, [r7, #4]
 8006ca4:	2b03      	cmp	r3, #3
 8006ca6:	d003      	beq.n	8006cb0 <HAL_RCC_GetSysClockFreq+0xe4>
 8006ca8:	e00d      	b.n	8006cc6 <HAL_RCC_GetSysClockFreq+0xfa>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pllinputfreq = HSI_VALUE;
 8006caa:	4b16      	ldr	r3, [pc, #88]	@ (8006d04 <HAL_RCC_GetSysClockFreq+0x138>)
 8006cac:	60fb      	str	r3, [r7, #12]
        break;
 8006cae:	e00d      	b.n	8006ccc <HAL_RCC_GetSysClockFreq+0x100>
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 8006cb0:	f7ff f884 	bl	8005dbc <LL_RCC_HSE_IsEnabledDiv2>
 8006cb4:	4603      	mov	r3, r0
 8006cb6:	2b01      	cmp	r3, #1
 8006cb8:	d102      	bne.n	8006cc0 <HAL_RCC_GetSysClockFreq+0xf4>
        {
          pllinputfreq = HSE_VALUE / 2U;
 8006cba:	4b12      	ldr	r3, [pc, #72]	@ (8006d04 <HAL_RCC_GetSysClockFreq+0x138>)
 8006cbc:	60fb      	str	r3, [r7, #12]
        }
        else
        {
          pllinputfreq = HSE_VALUE;
        }
        break;
 8006cbe:	e005      	b.n	8006ccc <HAL_RCC_GetSysClockFreq+0x100>
          pllinputfreq = HSE_VALUE;
 8006cc0:	4b11      	ldr	r3, [pc, #68]	@ (8006d08 <HAL_RCC_GetSysClockFreq+0x13c>)
 8006cc2:	60fb      	str	r3, [r7, #12]
        break;
 8006cc4:	e002      	b.n	8006ccc <HAL_RCC_GetSysClockFreq+0x100>
      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      default:
        pllinputfreq = msifreq;
 8006cc6:	693b      	ldr	r3, [r7, #16]
 8006cc8:	60fb      	str	r3, [r7, #12]
        break;
 8006cca:	bf00      	nop
    }
    sysclockfreq = __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 8006ccc:	f7ff fa66 	bl	800619c <LL_RCC_PLL_GetN>
 8006cd0:	4602      	mov	r2, r0
 8006cd2:	68fb      	ldr	r3, [r7, #12]
 8006cd4:	fb03 f402 	mul.w	r4, r3, r2
 8006cd8:	f7ff fa77 	bl	80061ca <LL_RCC_PLL_GetDivider>
 8006cdc:	4603      	mov	r3, r0
 8006cde:	091b      	lsrs	r3, r3, #4
 8006ce0:	3301      	adds	r3, #1
 8006ce2:	fbb4 f4f3 	udiv	r4, r4, r3
 8006ce6:	f7ff fa65 	bl	80061b4 <LL_RCC_PLL_GetR>
 8006cea:	4603      	mov	r3, r0
 8006cec:	0f5b      	lsrs	r3, r3, #29
 8006cee:	3301      	adds	r3, #1
 8006cf0:	fbb4 f3f3 	udiv	r3, r4, r3
 8006cf4:	617b      	str	r3, [r7, #20]
                                             LL_RCC_PLL_GetN(), LL_RCC_PLL_GetR());
  }

  return sysclockfreq;
 8006cf6:	697b      	ldr	r3, [r7, #20]
}
 8006cf8:	4618      	mov	r0, r3
 8006cfa:	371c      	adds	r7, #28
 8006cfc:	46bd      	mov	sp, r7
 8006cfe:	bd90      	pop	{r4, r7, pc}
 8006d00:	08023938 	.word	0x08023938
 8006d04:	00f42400 	.word	0x00f42400
 8006d08:	01e84800 	.word	0x01e84800

08006d0c <HAL_RCC_GetHCLKFreq>:
/**
  * @brief  Return the HCLK frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006d0c:	b598      	push	{r3, r4, r7, lr}
 8006d0e:	af00      	add	r7, sp, #0
  /* Get SysClock and Compute HCLK1 frequency --------------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_HCLK1_FREQ(HAL_RCC_GetSysClockFreq(), LL_RCC_GetAHBPrescaler())));
 8006d10:	f7ff ff5c 	bl	8006bcc <HAL_RCC_GetSysClockFreq>
 8006d14:	4604      	mov	r4, r0
 8006d16:	f7ff f9e6 	bl	80060e6 <LL_RCC_GetAHBPrescaler>
 8006d1a:	4603      	mov	r3, r0
 8006d1c:	091b      	lsrs	r3, r3, #4
 8006d1e:	f003 030f 	and.w	r3, r3, #15
 8006d22:	4a03      	ldr	r2, [pc, #12]	@ (8006d30 <HAL_RCC_GetHCLKFreq+0x24>)
 8006d24:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006d28:	fbb4 f3f3 	udiv	r3, r4, r3
}
 8006d2c:	4618      	mov	r0, r3
 8006d2e:	bd98      	pop	{r3, r4, r7, pc}
 8006d30:	080238d8 	.word	0x080238d8

08006d34 <HAL_RCC_GetPCLK1Freq>:
/**
  * @brief  Return the PCLK1 frequency.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006d34:	b598      	push	{r3, r4, r7, lr}
 8006d36:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency -----------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 8006d38:	f7ff ffe8 	bl	8006d0c <HAL_RCC_GetHCLKFreq>
 8006d3c:	4604      	mov	r4, r0
 8006d3e:	f7ff f9ea 	bl	8006116 <LL_RCC_GetAPB1Prescaler>
 8006d42:	4603      	mov	r3, r0
 8006d44:	0a1b      	lsrs	r3, r3, #8
 8006d46:	4a03      	ldr	r2, [pc, #12]	@ (8006d54 <HAL_RCC_GetPCLK1Freq+0x20>)
 8006d48:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006d4c:	fa24 f303 	lsr.w	r3, r4, r3
}
 8006d50:	4618      	mov	r0, r3
 8006d52:	bd98      	pop	{r3, r4, r7, pc}
 8006d54:	08023918 	.word	0x08023918

08006d58 <HAL_RCC_GetPCLK2Freq>:
/**
  * @brief  Return the PCLK2 frequency.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006d58:	b598      	push	{r3, r4, r7, lr}
 8006d5a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency -----------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK2_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB2Prescaler())));
 8006d5c:	f7ff ffd6 	bl	8006d0c <HAL_RCC_GetHCLKFreq>
 8006d60:	4604      	mov	r4, r0
 8006d62:	f7ff f9e3 	bl	800612c <LL_RCC_GetAPB2Prescaler>
 8006d66:	4603      	mov	r3, r0
 8006d68:	0adb      	lsrs	r3, r3, #11
 8006d6a:	4a03      	ldr	r2, [pc, #12]	@ (8006d78 <HAL_RCC_GetPCLK2Freq+0x20>)
 8006d6c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006d70:	fa24 f303 	lsr.w	r3, r4, r3
}
 8006d74:	4618      	mov	r0, r3
 8006d76:	bd98      	pop	{r3, r4, r7, pc}
 8006d78:	08023918 	.word	0x08023918

08006d7c <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  MSI_Range  MSI range value from @ref RCC_MSIRANGE_0 to @ref RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t MSI_Range)
{
 8006d7c:	b590      	push	{r4, r7, lr}
 8006d7e:	b085      	sub	sp, #20
 8006d80:	af00      	add	r7, sp, #0
 8006d82:	6078      	str	r0, [r7, #4]
  uint32_t flash_clksrcfreq;
  uint32_t msifreq;

  /* MSI frequency range in Hz */
  msifreq           = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSIRANGESEL_RUN, MSI_Range);
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	091b      	lsrs	r3, r3, #4
 8006d88:	f003 030f 	and.w	r3, r3, #15
 8006d8c:	4a10      	ldr	r2, [pc, #64]	@ (8006dd0 <RCC_SetFlashLatencyFromMSIRange+0x54>)
 8006d8e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006d92:	60fb      	str	r3, [r7, #12]
  flash_clksrcfreq  = __LL_RCC_CALC_HCLK3_FREQ(msifreq, LL_RCC_GetAHB3Prescaler());
 8006d94:	f7ff f9b2 	bl	80060fc <LL_RCC_GetAHB3Prescaler>
 8006d98:	4603      	mov	r3, r0
 8006d9a:	091b      	lsrs	r3, r3, #4
 8006d9c:	f003 030f 	and.w	r3, r3, #15
 8006da0:	4a0c      	ldr	r2, [pc, #48]	@ (8006dd4 <RCC_SetFlashLatencyFromMSIRange+0x58>)
 8006da2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006da6:	68fa      	ldr	r2, [r7, #12]
 8006da8:	fbb2 f3f3 	udiv	r3, r2, r3
 8006dac:	60bb      	str	r3, [r7, #8]

  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), HAL_PWREx_GetVoltageRange());
 8006dae:	68bb      	ldr	r3, [r7, #8]
 8006db0:	4a09      	ldr	r2, [pc, #36]	@ (8006dd8 <RCC_SetFlashLatencyFromMSIRange+0x5c>)
 8006db2:	fba2 2303 	umull	r2, r3, r2, r3
 8006db6:	0c9c      	lsrs	r4, r3, #18
 8006db8:	f7fe ff58 	bl	8005c6c <HAL_PWREx_GetVoltageRange>
 8006dbc:	4603      	mov	r3, r0
 8006dbe:	4619      	mov	r1, r3
 8006dc0:	4620      	mov	r0, r4
 8006dc2:	f000 f80b 	bl	8006ddc <RCC_SetFlashLatency>
 8006dc6:	4603      	mov	r3, r0
}
 8006dc8:	4618      	mov	r0, r3
 8006dca:	3714      	adds	r7, #20
 8006dcc:	46bd      	mov	sp, r7
 8006dce:	bd90      	pop	{r4, r7, pc}
 8006dd0:	08023938 	.word	0x08023938
 8006dd4:	080238d8 	.word	0x080238d8
 8006dd8:	431bde83 	.word	0x431bde83

08006ddc <RCC_SetFlashLatency>:
  *            @arg PWR_REGULATOR_VOLTAGE_SCALE1   Regulator voltage output range 1 mode
  *            @arg PWR_REGULATOR_VOLTAGE_SCALE2   Regulator voltage output range 2 mode
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatency(uint32_t Flash_ClkSrcFreq, uint32_t VCORE_Voltage)
{
 8006ddc:	b580      	push	{r7, lr}
 8006dde:	b08e      	sub	sp, #56	@ 0x38
 8006de0:	af00      	add	r7, sp, #0
 8006de2:	6078      	str	r0, [r7, #4]
 8006de4:	6039      	str	r1, [r7, #0]
  /* Flash Clock source (HCLK3) range in MHz for VCORE range1 */
  const uint16_t FLASH_CLK_SRC_RANGE_VOS1[] = {18, 36, 48};
 8006de6:	4a3a      	ldr	r2, [pc, #232]	@ (8006ed0 <RCC_SetFlashLatency+0xf4>)
 8006de8:	f107 0320 	add.w	r3, r7, #32
 8006dec:	e892 0003 	ldmia.w	r2, {r0, r1}
 8006df0:	6018      	str	r0, [r3, #0]
 8006df2:	3304      	adds	r3, #4
 8006df4:	8019      	strh	r1, [r3, #0]

  /* Flash Clock source (HCLK3) range in MHz for VCORE range2 */
  const uint16_t FLASH_CLK_SRC_RANGE_VOS2[] = {6, 12, 16};
 8006df6:	4a37      	ldr	r2, [pc, #220]	@ (8006ed4 <RCC_SetFlashLatency+0xf8>)
 8006df8:	f107 0318 	add.w	r3, r7, #24
 8006dfc:	e892 0003 	ldmia.w	r2, {r0, r1}
 8006e00:	6018      	str	r0, [r3, #0]
 8006e02:	3304      	adds	r3, #4
 8006e04:	8019      	strh	r1, [r3, #0]

  /* Flash Latency range */
  const uint32_t FLASH_LATENCY_RANGE[] = {FLASH_LATENCY_0, FLASH_LATENCY_1, FLASH_LATENCY_2};
 8006e06:	4a34      	ldr	r2, [pc, #208]	@ (8006ed8 <RCC_SetFlashLatency+0xfc>)
 8006e08:	f107 030c 	add.w	r3, r7, #12
 8006e0c:	ca07      	ldmia	r2, {r0, r1, r2}
 8006e0e:	e883 0007 	stmia.w	r3, {r0, r1, r2}

  uint32_t latency   = FLASH_LATENCY_0;  /* default value 0WS */
 8006e12:	2300      	movs	r3, #0
 8006e14:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t tickstart;

  if (VCORE_Voltage == PWR_REGULATOR_VOLTAGE_SCALE1)
 8006e16:	683b      	ldr	r3, [r7, #0]
 8006e18:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006e1c:	d11b      	bne.n	8006e56 <RCC_SetFlashLatency+0x7a>
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 8006e1e:	2300      	movs	r3, #0
 8006e20:	633b      	str	r3, [r7, #48]	@ 0x30
 8006e22:	e014      	b.n	8006e4e <RCC_SetFlashLatency+0x72>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS1[index])
 8006e24:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006e26:	005b      	lsls	r3, r3, #1
 8006e28:	3338      	adds	r3, #56	@ 0x38
 8006e2a:	443b      	add	r3, r7
 8006e2c:	f833 3c18 	ldrh.w	r3, [r3, #-24]
 8006e30:	461a      	mov	r2, r3
 8006e32:	687b      	ldr	r3, [r7, #4]
 8006e34:	4293      	cmp	r3, r2
 8006e36:	d807      	bhi.n	8006e48 <RCC_SetFlashLatency+0x6c>
      {
        latency = FLASH_LATENCY_RANGE[index];
 8006e38:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006e3a:	009b      	lsls	r3, r3, #2
 8006e3c:	3338      	adds	r3, #56	@ 0x38
 8006e3e:	443b      	add	r3, r7
 8006e40:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 8006e44:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006e46:	e021      	b.n	8006e8c <RCC_SetFlashLatency+0xb0>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 8006e48:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006e4a:	3301      	adds	r3, #1
 8006e4c:	633b      	str	r3, [r7, #48]	@ 0x30
 8006e4e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006e50:	2b02      	cmp	r3, #2
 8006e52:	d9e7      	bls.n	8006e24 <RCC_SetFlashLatency+0x48>
 8006e54:	e01a      	b.n	8006e8c <RCC_SetFlashLatency+0xb0>
      }
    }
  }
  else  /* PWR_REGULATOR_VOLTAGE_SCALE2 */
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 8006e56:	2300      	movs	r3, #0
 8006e58:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006e5a:	e014      	b.n	8006e86 <RCC_SetFlashLatency+0xaa>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS2[index])
 8006e5c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006e5e:	005b      	lsls	r3, r3, #1
 8006e60:	3338      	adds	r3, #56	@ 0x38
 8006e62:	443b      	add	r3, r7
 8006e64:	f833 3c20 	ldrh.w	r3, [r3, #-32]
 8006e68:	461a      	mov	r2, r3
 8006e6a:	687b      	ldr	r3, [r7, #4]
 8006e6c:	4293      	cmp	r3, r2
 8006e6e:	d807      	bhi.n	8006e80 <RCC_SetFlashLatency+0xa4>
      {
        latency = FLASH_LATENCY_RANGE[index];
 8006e70:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006e72:	009b      	lsls	r3, r3, #2
 8006e74:	3338      	adds	r3, #56	@ 0x38
 8006e76:	443b      	add	r3, r7
 8006e78:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 8006e7c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006e7e:	e005      	b.n	8006e8c <RCC_SetFlashLatency+0xb0>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 8006e80:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006e82:	3301      	adds	r3, #1
 8006e84:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006e86:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006e88:	2b02      	cmp	r3, #2
 8006e8a:	d9e7      	bls.n	8006e5c <RCC_SetFlashLatency+0x80>
      }
    }
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8006e8c:	4b13      	ldr	r3, [pc, #76]	@ (8006edc <RCC_SetFlashLatency+0x100>)
 8006e8e:	681b      	ldr	r3, [r3, #0]
 8006e90:	f023 0207 	bic.w	r2, r3, #7
 8006e94:	4911      	ldr	r1, [pc, #68]	@ (8006edc <RCC_SetFlashLatency+0x100>)
 8006e96:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006e98:	4313      	orrs	r3, r2
 8006e9a:	600b      	str	r3, [r1, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8006e9c:	f7fb fc1e 	bl	80026dc <HAL_GetTick>
 8006ea0:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  while (__HAL_FLASH_GET_LATENCY() != latency)
 8006ea2:	e008      	b.n	8006eb6 <RCC_SetFlashLatency+0xda>
  {
    if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8006ea4:	f7fb fc1a 	bl	80026dc <HAL_GetTick>
 8006ea8:	4602      	mov	r2, r0
 8006eaa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006eac:	1ad3      	subs	r3, r2, r3
 8006eae:	2b02      	cmp	r3, #2
 8006eb0:	d901      	bls.n	8006eb6 <RCC_SetFlashLatency+0xda>
    {
      return HAL_TIMEOUT;
 8006eb2:	2303      	movs	r3, #3
 8006eb4:	e007      	b.n	8006ec6 <RCC_SetFlashLatency+0xea>
  while (__HAL_FLASH_GET_LATENCY() != latency)
 8006eb6:	4b09      	ldr	r3, [pc, #36]	@ (8006edc <RCC_SetFlashLatency+0x100>)
 8006eb8:	681b      	ldr	r3, [r3, #0]
 8006eba:	f003 0307 	and.w	r3, r3, #7
 8006ebe:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8006ec0:	429a      	cmp	r2, r3
 8006ec2:	d1ef      	bne.n	8006ea4 <RCC_SetFlashLatency+0xc8>
    }
  }
  return HAL_OK;
 8006ec4:	2300      	movs	r3, #0
}
 8006ec6:	4618      	mov	r0, r3
 8006ec8:	3738      	adds	r7, #56	@ 0x38
 8006eca:	46bd      	mov	sp, r7
 8006ecc:	bd80      	pop	{r7, pc}
 8006ece:	bf00      	nop
 8006ed0:	08022dbc 	.word	0x08022dbc
 8006ed4:	08022dc4 	.word	0x08022dc4
 8006ed8:	08022dcc 	.word	0x08022dcc
 8006edc:	58004000 	.word	0x58004000

08006ee0 <LL_RCC_LSE_IsReady>:
{
 8006ee0:	b480      	push	{r7}
 8006ee2:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 8006ee4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006ee8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006eec:	f003 0302 	and.w	r3, r3, #2
 8006ef0:	2b02      	cmp	r3, #2
 8006ef2:	d101      	bne.n	8006ef8 <LL_RCC_LSE_IsReady+0x18>
 8006ef4:	2301      	movs	r3, #1
 8006ef6:	e000      	b.n	8006efa <LL_RCC_LSE_IsReady+0x1a>
 8006ef8:	2300      	movs	r3, #0
}
 8006efa:	4618      	mov	r0, r3
 8006efc:	46bd      	mov	sp, r7
 8006efe:	bc80      	pop	{r7}
 8006f00:	4770      	bx	lr

08006f02 <LL_RCC_SetUSARTClockSource>:
{
 8006f02:	b480      	push	{r7}
 8006f04:	b083      	sub	sp, #12
 8006f06:	af00      	add	r7, sp, #0
 8006f08:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, (USARTxSource >> 16), (USARTxSource & 0x0000FFFFU));
 8006f0a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006f0e:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8006f12:	687b      	ldr	r3, [r7, #4]
 8006f14:	0c1b      	lsrs	r3, r3, #16
 8006f16:	43db      	mvns	r3, r3
 8006f18:	401a      	ands	r2, r3
 8006f1a:	687b      	ldr	r3, [r7, #4]
 8006f1c:	b29b      	uxth	r3, r3
 8006f1e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8006f22:	4313      	orrs	r3, r2
 8006f24:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8006f28:	bf00      	nop
 8006f2a:	370c      	adds	r7, #12
 8006f2c:	46bd      	mov	sp, r7
 8006f2e:	bc80      	pop	{r7}
 8006f30:	4770      	bx	lr

08006f32 <LL_RCC_SetI2SClockSource>:
{
 8006f32:	b480      	push	{r7}
 8006f34:	b083      	sub	sp, #12
 8006f36:	af00      	add	r7, sp, #0
 8006f38:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_I2S2SEL, I2SxSource);
 8006f3a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006f3e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006f42:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8006f46:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8006f4a:	687b      	ldr	r3, [r7, #4]
 8006f4c:	4313      	orrs	r3, r2
 8006f4e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8006f52:	bf00      	nop
 8006f54:	370c      	adds	r7, #12
 8006f56:	46bd      	mov	sp, r7
 8006f58:	bc80      	pop	{r7}
 8006f5a:	4770      	bx	lr

08006f5c <LL_RCC_SetLPUARTClockSource>:
{
 8006f5c:	b480      	push	{r7}
 8006f5e:	b083      	sub	sp, #12
 8006f60:	af00      	add	r7, sp, #0
 8006f62:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_LPUART1SEL, LPUARTxSource);
 8006f64:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006f68:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006f6c:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8006f70:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8006f74:	687b      	ldr	r3, [r7, #4]
 8006f76:	4313      	orrs	r3, r2
 8006f78:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8006f7c:	bf00      	nop
 8006f7e:	370c      	adds	r7, #12
 8006f80:	46bd      	mov	sp, r7
 8006f82:	bc80      	pop	{r7}
 8006f84:	4770      	bx	lr

08006f86 <LL_RCC_SetI2CClockSource>:
{
 8006f86:	b480      	push	{r7}
 8006f88:	b083      	sub	sp, #12
 8006f8a:	af00      	add	r7, sp, #0
 8006f8c:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, ((I2CxSource >> 4) & 0x000FF000U), ((I2CxSource << 4) & 0x000FF000U));
 8006f8e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006f92:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8006f96:	687b      	ldr	r3, [r7, #4]
 8006f98:	091b      	lsrs	r3, r3, #4
 8006f9a:	f403 237f 	and.w	r3, r3, #1044480	@ 0xff000
 8006f9e:	43db      	mvns	r3, r3
 8006fa0:	401a      	ands	r2, r3
 8006fa2:	687b      	ldr	r3, [r7, #4]
 8006fa4:	011b      	lsls	r3, r3, #4
 8006fa6:	f403 237f 	and.w	r3, r3, #1044480	@ 0xff000
 8006faa:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8006fae:	4313      	orrs	r3, r2
 8006fb0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8006fb4:	bf00      	nop
 8006fb6:	370c      	adds	r7, #12
 8006fb8:	46bd      	mov	sp, r7
 8006fba:	bc80      	pop	{r7}
 8006fbc:	4770      	bx	lr

08006fbe <LL_RCC_SetLPTIMClockSource>:
{
 8006fbe:	b480      	push	{r7}
 8006fc0:	b083      	sub	sp, #12
 8006fc2:	af00      	add	r7, sp, #0
 8006fc4:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, (LPTIMxSource & 0xFFFF0000U), (LPTIMxSource << 16));
 8006fc6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006fca:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8006fce:	687b      	ldr	r3, [r7, #4]
 8006fd0:	0c1b      	lsrs	r3, r3, #16
 8006fd2:	041b      	lsls	r3, r3, #16
 8006fd4:	43db      	mvns	r3, r3
 8006fd6:	401a      	ands	r2, r3
 8006fd8:	687b      	ldr	r3, [r7, #4]
 8006fda:	041b      	lsls	r3, r3, #16
 8006fdc:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8006fe0:	4313      	orrs	r3, r2
 8006fe2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8006fe6:	bf00      	nop
 8006fe8:	370c      	adds	r7, #12
 8006fea:	46bd      	mov	sp, r7
 8006fec:	bc80      	pop	{r7}
 8006fee:	4770      	bx	lr

08006ff0 <LL_RCC_SetRNGClockSource>:
{
 8006ff0:	b480      	push	{r7}
 8006ff2:	b083      	sub	sp, #12
 8006ff4:	af00      	add	r7, sp, #0
 8006ff6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_RNGSEL, RNGxSource);
 8006ff8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006ffc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007000:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 8007004:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	4313      	orrs	r3, r2
 800700c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8007010:	bf00      	nop
 8007012:	370c      	adds	r7, #12
 8007014:	46bd      	mov	sp, r7
 8007016:	bc80      	pop	{r7}
 8007018:	4770      	bx	lr

0800701a <LL_RCC_SetADCClockSource>:
{
 800701a:	b480      	push	{r7}
 800701c:	b083      	sub	sp, #12
 800701e:	af00      	add	r7, sp, #0
 8007020:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_ADCSEL, ADCxSource);
 8007022:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007026:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800702a:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800702e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8007032:	687b      	ldr	r3, [r7, #4]
 8007034:	4313      	orrs	r3, r2
 8007036:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 800703a:	bf00      	nop
 800703c:	370c      	adds	r7, #12
 800703e:	46bd      	mov	sp, r7
 8007040:	bc80      	pop	{r7}
 8007042:	4770      	bx	lr

08007044 <LL_RCC_SetRTCClockSource>:
{
 8007044:	b480      	push	{r7}
 8007046:	b083      	sub	sp, #12
 8007048:	af00      	add	r7, sp, #0
 800704a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_RTCSEL, Source);
 800704c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007050:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007054:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8007058:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800705c:	687b      	ldr	r3, [r7, #4]
 800705e:	4313      	orrs	r3, r2
 8007060:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
}
 8007064:	bf00      	nop
 8007066:	370c      	adds	r7, #12
 8007068:	46bd      	mov	sp, r7
 800706a:	bc80      	pop	{r7}
 800706c:	4770      	bx	lr

0800706e <LL_RCC_GetRTCClockSource>:
{
 800706e:	b480      	push	{r7}
 8007070:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL));
 8007072:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007076:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800707a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
}
 800707e:	4618      	mov	r0, r3
 8007080:	46bd      	mov	sp, r7
 8007082:	bc80      	pop	{r7}
 8007084:	4770      	bx	lr

08007086 <LL_RCC_ForceBackupDomainReset>:
{
 8007086:	b480      	push	{r7}
 8007088:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 800708a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800708e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007092:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8007096:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800709a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 800709e:	bf00      	nop
 80070a0:	46bd      	mov	sp, r7
 80070a2:	bc80      	pop	{r7}
 80070a4:	4770      	bx	lr

080070a6 <LL_RCC_ReleaseBackupDomainReset>:
{
 80070a6:	b480      	push	{r7}
 80070a8:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 80070aa:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80070ae:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80070b2:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80070b6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80070ba:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 80070be:	bf00      	nop
 80070c0:	46bd      	mov	sp, r7
 80070c2:	bc80      	pop	{r7}
 80070c4:	4770      	bx	lr
	...

080070c8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80070c8:	b580      	push	{r7, lr}
 80070ca:	b086      	sub	sp, #24
 80070cc:	af00      	add	r7, sp, #0
 80070ce:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister = 0;
 80070d0:	2300      	movs	r3, #0
 80070d2:	617b      	str	r3, [r7, #20]
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;   /* Intermediate status */
 80070d4:	2300      	movs	r3, #0
 80070d6:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status  = HAL_OK;   /* Final status */
 80070d8:	2300      	movs	r3, #0
 80070da:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80070dc:	687b      	ldr	r3, [r7, #4]
 80070de:	681b      	ldr	r3, [r3, #0]
 80070e0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80070e4:	2b00      	cmp	r3, #0
 80070e6:	d058      	beq.n	800719a <HAL_RCCEx_PeriphCLKConfig+0xd2>
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));


    /* Enable write access to Backup domain */
    HAL_PWR_EnableBkUpAccess();
 80070e8:	f7fe fd7e 	bl	8005be8 <HAL_PWR_EnableBkUpAccess>

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80070ec:	f7fb faf6 	bl	80026dc <HAL_GetTick>
 80070f0:	60f8      	str	r0, [r7, #12]

    while (!(READ_BIT(PWR->CR1, PWR_CR1_DBP) == (PWR_CR1_DBP)))
 80070f2:	e009      	b.n	8007108 <HAL_RCCEx_PeriphCLKConfig+0x40>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80070f4:	f7fb faf2 	bl	80026dc <HAL_GetTick>
 80070f8:	4602      	mov	r2, r0
 80070fa:	68fb      	ldr	r3, [r7, #12]
 80070fc:	1ad3      	subs	r3, r2, r3
 80070fe:	2b02      	cmp	r3, #2
 8007100:	d902      	bls.n	8007108 <HAL_RCCEx_PeriphCLKConfig+0x40>
      {
        ret = HAL_TIMEOUT;
 8007102:	2303      	movs	r3, #3
 8007104:	74fb      	strb	r3, [r7, #19]
        break;
 8007106:	e006      	b.n	8007116 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    while (!(READ_BIT(PWR->CR1, PWR_CR1_DBP) == (PWR_CR1_DBP)))
 8007108:	4b7b      	ldr	r3, [pc, #492]	@ (80072f8 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 800710a:	681b      	ldr	r3, [r3, #0]
 800710c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007110:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007114:	d1ee      	bne.n	80070f4 <HAL_RCCEx_PeriphCLKConfig+0x2c>
      }
    }

    if (ret == HAL_OK)
 8007116:	7cfb      	ldrb	r3, [r7, #19]
 8007118:	2b00      	cmp	r3, #0
 800711a:	d13c      	bne.n	8007196 <HAL_RCCEx_PeriphCLKConfig+0xce>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if (LL_RCC_GetRTCClockSource() != PeriphClkInit->RTCClockSelection)
 800711c:	f7ff ffa7 	bl	800706e <LL_RCC_GetRTCClockSource>
 8007120:	4602      	mov	r2, r0
 8007122:	687b      	ldr	r3, [r7, #4]
 8007124:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007126:	429a      	cmp	r2, r3
 8007128:	d00f      	beq.n	800714a <HAL_RCCEx_PeriphCLKConfig+0x82>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800712a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800712e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007132:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007136:	617b      	str	r3, [r7, #20]

        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8007138:	f7ff ffa5 	bl	8007086 <LL_RCC_ForceBackupDomainReset>
        __HAL_RCC_BACKUPRESET_RELEASE();
 800713c:	f7ff ffb3 	bl	80070a6 <LL_RCC_ReleaseBackupDomainReset>

        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8007140:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8007144:	697b      	ldr	r3, [r7, #20]
 8007146:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSERDY))
 800714a:	697b      	ldr	r3, [r7, #20]
 800714c:	f003 0302 	and.w	r3, r3, #2
 8007150:	2b00      	cmp	r3, #0
 8007152:	d014      	beq.n	800717e <HAL_RCCEx_PeriphCLKConfig+0xb6>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007154:	f7fb fac2 	bl	80026dc <HAL_GetTick>
 8007158:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while (LL_RCC_LSE_IsReady() != 1U)
 800715a:	e00b      	b.n	8007174 <HAL_RCCEx_PeriphCLKConfig+0xac>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800715c:	f7fb fabe 	bl	80026dc <HAL_GetTick>
 8007160:	4602      	mov	r2, r0
 8007162:	68fb      	ldr	r3, [r7, #12]
 8007164:	1ad3      	subs	r3, r2, r3
 8007166:	f241 3288 	movw	r2, #5000	@ 0x1388
 800716a:	4293      	cmp	r3, r2
 800716c:	d902      	bls.n	8007174 <HAL_RCCEx_PeriphCLKConfig+0xac>
          {
            ret = HAL_TIMEOUT;
 800716e:	2303      	movs	r3, #3
 8007170:	74fb      	strb	r3, [r7, #19]
            break;
 8007172:	e004      	b.n	800717e <HAL_RCCEx_PeriphCLKConfig+0xb6>
        while (LL_RCC_LSE_IsReady() != 1U)
 8007174:	f7ff feb4 	bl	8006ee0 <LL_RCC_LSE_IsReady>
 8007178:	4603      	mov	r3, r0
 800717a:	2b01      	cmp	r3, #1
 800717c:	d1ee      	bne.n	800715c <HAL_RCCEx_PeriphCLKConfig+0x94>
          }
        }
      }

      if (ret == HAL_OK)
 800717e:	7cfb      	ldrb	r3, [r7, #19]
 8007180:	2b00      	cmp	r3, #0
 8007182:	d105      	bne.n	8007190 <HAL_RCCEx_PeriphCLKConfig+0xc8>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8007184:	687b      	ldr	r3, [r7, #4]
 8007186:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007188:	4618      	mov	r0, r3
 800718a:	f7ff ff5b 	bl	8007044 <LL_RCC_SetRTCClockSource>
 800718e:	e004      	b.n	800719a <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8007190:	7cfb      	ldrb	r3, [r7, #19]
 8007192:	74bb      	strb	r3, [r7, #18]
 8007194:	e001      	b.n	800719a <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007196:	7cfb      	ldrb	r3, [r7, #19]
 8007198:	74bb      	strb	r3, [r7, #18]
    }

  }

  /*-------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800719a:	687b      	ldr	r3, [r7, #4]
 800719c:	681b      	ldr	r3, [r3, #0]
 800719e:	f003 0301 	and.w	r3, r3, #1
 80071a2:	2b00      	cmp	r3, #0
 80071a4:	d004      	beq.n	80071b0 <HAL_RCCEx_PeriphCLKConfig+0xe8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80071a6:	687b      	ldr	r3, [r7, #4]
 80071a8:	685b      	ldr	r3, [r3, #4]
 80071aa:	4618      	mov	r0, r3
 80071ac:	f7ff fea9 	bl	8006f02 <LL_RCC_SetUSARTClockSource>
  }

  /*-------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80071b0:	687b      	ldr	r3, [r7, #4]
 80071b2:	681b      	ldr	r3, [r3, #0]
 80071b4:	f003 0302 	and.w	r3, r3, #2
 80071b8:	2b00      	cmp	r3, #0
 80071ba:	d004      	beq.n	80071c6 <HAL_RCCEx_PeriphCLKConfig+0xfe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80071bc:	687b      	ldr	r3, [r7, #4]
 80071be:	689b      	ldr	r3, [r3, #8]
 80071c0:	4618      	mov	r0, r3
 80071c2:	f7ff fe9e 	bl	8006f02 <LL_RCC_SetUSARTClockSource>
  }

  /*-------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80071c6:	687b      	ldr	r3, [r7, #4]
 80071c8:	681b      	ldr	r3, [r3, #0]
 80071ca:	f003 0320 	and.w	r3, r3, #32
 80071ce:	2b00      	cmp	r3, #0
 80071d0:	d004      	beq.n	80071dc <HAL_RCCEx_PeriphCLKConfig+0x114>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80071d2:	687b      	ldr	r3, [r7, #4]
 80071d4:	691b      	ldr	r3, [r3, #16]
 80071d6:	4618      	mov	r0, r3
 80071d8:	f7ff fec0 	bl	8006f5c <LL_RCC_SetLPUARTClockSource>
  }

  /*-------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80071dc:	687b      	ldr	r3, [r7, #4]
 80071de:	681b      	ldr	r3, [r3, #0]
 80071e0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80071e4:	2b00      	cmp	r3, #0
 80071e6:	d004      	beq.n	80071f2 <HAL_RCCEx_PeriphCLKConfig+0x12a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80071e8:	687b      	ldr	r3, [r7, #4]
 80071ea:	6a1b      	ldr	r3, [r3, #32]
 80071ec:	4618      	mov	r0, r3
 80071ee:	f7ff fee6 	bl	8006fbe <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80071f2:	687b      	ldr	r3, [r7, #4]
 80071f4:	681b      	ldr	r3, [r3, #0]
 80071f6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80071fa:	2b00      	cmp	r3, #0
 80071fc:	d004      	beq.n	8007208 <HAL_RCCEx_PeriphCLKConfig+0x140>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));

    /* Configure the LPTIM2 clock source */
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80071fe:	687b      	ldr	r3, [r7, #4]
 8007200:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007202:	4618      	mov	r0, r3
 8007204:	f7ff fedb 	bl	8006fbe <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------- LPTIM3 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM3) == (RCC_PERIPHCLK_LPTIM3))
 8007208:	687b      	ldr	r3, [r7, #4]
 800720a:	681b      	ldr	r3, [r3, #0]
 800720c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007210:	2b00      	cmp	r3, #0
 8007212:	d004      	beq.n	800721e <HAL_RCCEx_PeriphCLKConfig+0x156>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM3CLKSOURCE(PeriphClkInit->Lptim3ClockSelection));

    /* Configure the LPTIM3 clock source */
    __HAL_RCC_LPTIM3_CONFIG(PeriphClkInit->Lptim3ClockSelection);
 8007214:	687b      	ldr	r3, [r7, #4]
 8007216:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007218:	4618      	mov	r0, r3
 800721a:	f7ff fed0 	bl	8006fbe <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800721e:	687b      	ldr	r3, [r7, #4]
 8007220:	681b      	ldr	r3, [r3, #0]
 8007222:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007226:	2b00      	cmp	r3, #0
 8007228:	d004      	beq.n	8007234 <HAL_RCCEx_PeriphCLKConfig+0x16c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800722a:	687b      	ldr	r3, [r7, #4]
 800722c:	695b      	ldr	r3, [r3, #20]
 800722e:	4618      	mov	r0, r3
 8007230:	f7ff fea9 	bl	8006f86 <LL_RCC_SetI2CClockSource>
  }

  /*-------------------- I2C2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8007234:	687b      	ldr	r3, [r7, #4]
 8007236:	681b      	ldr	r3, [r3, #0]
 8007238:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800723c:	2b00      	cmp	r3, #0
 800723e:	d004      	beq.n	800724a <HAL_RCCEx_PeriphCLKConfig+0x182>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8007240:	687b      	ldr	r3, [r7, #4]
 8007242:	699b      	ldr	r3, [r3, #24]
 8007244:	4618      	mov	r0, r3
 8007246:	f7ff fe9e 	bl	8006f86 <LL_RCC_SetI2CClockSource>
  }

  /*-------------------- I2C3 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800724a:	687b      	ldr	r3, [r7, #4]
 800724c:	681b      	ldr	r3, [r3, #0]
 800724e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007252:	2b00      	cmp	r3, #0
 8007254:	d004      	beq.n	8007260 <HAL_RCCEx_PeriphCLKConfig+0x198>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8007256:	687b      	ldr	r3, [r7, #4]
 8007258:	69db      	ldr	r3, [r3, #28]
 800725a:	4618      	mov	r0, r3
 800725c:	f7ff fe93 	bl	8006f86 <LL_RCC_SetI2CClockSource>
  }

  /*-------------------- I2S2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S2) == (RCC_PERIPHCLK_I2S2))
 8007260:	687b      	ldr	r3, [r7, #4]
 8007262:	681b      	ldr	r3, [r3, #0]
 8007264:	f003 0310 	and.w	r3, r3, #16
 8007268:	2b00      	cmp	r3, #0
 800726a:	d011      	beq.n	8007290 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S2CLKSOURCE(PeriphClkInit->I2s2ClockSelection));

    /* Configure the I2S2 clock source */
    __HAL_RCC_I2S2_CONFIG(PeriphClkInit->I2s2ClockSelection);
 800726c:	687b      	ldr	r3, [r7, #4]
 800726e:	68db      	ldr	r3, [r3, #12]
 8007270:	4618      	mov	r0, r3
 8007272:	f7ff fe5e 	bl	8006f32 <LL_RCC_SetI2SClockSource>

    if (PeriphClkInit->I2s2ClockSelection == RCC_I2S2CLKSOURCE_PLL)
 8007276:	687b      	ldr	r3, [r7, #4]
 8007278:	68db      	ldr	r3, [r3, #12]
 800727a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800727e:	d107      	bne.n	8007290 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
    {
      /* Enable RCC_PLL_I2S2CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_I2S2CLK);
 8007280:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007284:	68db      	ldr	r3, [r3, #12]
 8007286:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800728a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800728e:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------- RNG clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8007290:	687b      	ldr	r3, [r7, #4]
 8007292:	681b      	ldr	r3, [r3, #0]
 8007294:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007298:	2b00      	cmp	r3, #0
 800729a:	d010      	beq.n	80072be <HAL_RCCEx_PeriphCLKConfig+0x1f6>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800729c:	687b      	ldr	r3, [r7, #4]
 800729e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80072a0:	4618      	mov	r0, r3
 80072a2:	f7ff fea5 	bl	8006ff0 <LL_RCC_SetRNGClockSource>

    if (PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80072a6:	687b      	ldr	r3, [r7, #4]
 80072a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80072aa:	2b00      	cmp	r3, #0
 80072ac:	d107      	bne.n	80072be <HAL_RCCEx_PeriphCLKConfig+0x1f6>
    {
      /* Enable RCC_PLL_RNGCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_RNGCLK);
 80072ae:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80072b2:	68db      	ldr	r3, [r3, #12]
 80072b4:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80072b8:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80072bc:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80072be:	687b      	ldr	r3, [r7, #4]
 80072c0:	681b      	ldr	r3, [r3, #0]
 80072c2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80072c6:	2b00      	cmp	r3, #0
 80072c8:	d011      	beq.n	80072ee <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80072ca:	687b      	ldr	r3, [r7, #4]
 80072cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80072ce:	4618      	mov	r0, r3
 80072d0:	f7ff fea3 	bl	800701a <LL_RCC_SetADCClockSource>

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLL)
 80072d4:	687b      	ldr	r3, [r7, #4]
 80072d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80072d8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80072dc:	d107      	bne.n	80072ee <HAL_RCCEx_PeriphCLKConfig+0x226>
    {
      /* Enable RCC_PLL_RNGCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 80072de:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80072e2:	68db      	ldr	r3, [r3, #12]
 80072e4:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80072e8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80072ec:	60d3      	str	r3, [r2, #12]
    }
  }

  return status;
 80072ee:	7cbb      	ldrb	r3, [r7, #18]
}
 80072f0:	4618      	mov	r0, r3
 80072f2:	3718      	adds	r7, #24
 80072f4:	46bd      	mov	sp, r7
 80072f6:	bd80      	pop	{r7, pc}
 80072f8:	58000400 	.word	0x58000400

080072fc <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 80072fc:	b580      	push	{r7, lr}
 80072fe:	b084      	sub	sp, #16
 8007300:	af00      	add	r7, sp, #0
 8007302:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8007304:	2301      	movs	r3, #1
 8007306:	73fb      	strb	r3, [r7, #15]

  /* Check the RTC peripheral state */
  if (hrtc != NULL)
 8007308:	687b      	ldr	r3, [r7, #4]
 800730a:	2b00      	cmp	r3, #0
 800730c:	d071      	beq.n	80073f2 <HAL_RTC_Init+0xf6>
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
    }
#else
    if (hrtc->State == HAL_RTC_STATE_RESET)
 800730e:	687b      	ldr	r3, [r7, #4]
 8007310:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8007314:	b2db      	uxtb	r3, r3
 8007316:	2b00      	cmp	r3, #0
 8007318:	d106      	bne.n	8007328 <HAL_RTC_Init+0x2c>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 800731a:	687b      	ldr	r3, [r7, #4]
 800731c:	2200      	movs	r2, #0
 800731e:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 8007322:	6878      	ldr	r0, [r7, #4]
 8007324:	f7fa fe5e 	bl	8001fe4 <HAL_RTC_MspInit>
    }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	2202      	movs	r2, #2
 800732c:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

    /* Check if the calendar has been not initialized */
    if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 8007330:	4b32      	ldr	r3, [pc, #200]	@ (80073fc <HAL_RTC_Init+0x100>)
 8007332:	68db      	ldr	r3, [r3, #12]
 8007334:	f003 0310 	and.w	r3, r3, #16
 8007338:	2b10      	cmp	r3, #16
 800733a:	d051      	beq.n	80073e0 <HAL_RTC_Init+0xe4>
    {
      /* Disable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800733c:	4b2f      	ldr	r3, [pc, #188]	@ (80073fc <HAL_RTC_Init+0x100>)
 800733e:	22ca      	movs	r2, #202	@ 0xca
 8007340:	625a      	str	r2, [r3, #36]	@ 0x24
 8007342:	4b2e      	ldr	r3, [pc, #184]	@ (80073fc <HAL_RTC_Init+0x100>)
 8007344:	2253      	movs	r2, #83	@ 0x53
 8007346:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Enter Initialization mode */
      status = RTC_EnterInitMode(hrtc);
 8007348:	6878      	ldr	r0, [r7, #4]
 800734a:	f000 fa11 	bl	8007770 <RTC_EnterInitMode>
 800734e:	4603      	mov	r3, r0
 8007350:	73fb      	strb	r3, [r7, #15]
      if (status == HAL_OK)
 8007352:	7bfb      	ldrb	r3, [r7, #15]
 8007354:	2b00      	cmp	r3, #0
 8007356:	d13f      	bne.n	80073d8 <HAL_RTC_Init+0xdc>
      {
        /* Clear RTC_CR FMT, OSEL and POL Bits */
        CLEAR_BIT(RTC->CR, (RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE));
 8007358:	4b28      	ldr	r3, [pc, #160]	@ (80073fc <HAL_RTC_Init+0x100>)
 800735a:	699b      	ldr	r3, [r3, #24]
 800735c:	4a27      	ldr	r2, [pc, #156]	@ (80073fc <HAL_RTC_Init+0x100>)
 800735e:	f023 638e 	bic.w	r3, r3, #74448896	@ 0x4700000
 8007362:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007366:	6193      	str	r3, [r2, #24]
        /* Set RTC_CR register */
        SET_BIT(RTC->CR, (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity));
 8007368:	4b24      	ldr	r3, [pc, #144]	@ (80073fc <HAL_RTC_Init+0x100>)
 800736a:	699a      	ldr	r2, [r3, #24]
 800736c:	687b      	ldr	r3, [r7, #4]
 800736e:	6859      	ldr	r1, [r3, #4]
 8007370:	687b      	ldr	r3, [r7, #4]
 8007372:	691b      	ldr	r3, [r3, #16]
 8007374:	4319      	orrs	r1, r3
 8007376:	687b      	ldr	r3, [r7, #4]
 8007378:	699b      	ldr	r3, [r3, #24]
 800737a:	430b      	orrs	r3, r1
 800737c:	491f      	ldr	r1, [pc, #124]	@ (80073fc <HAL_RTC_Init+0x100>)
 800737e:	4313      	orrs	r3, r2
 8007380:	618b      	str	r3, [r1, #24]

        /* Configure the RTC PRER */
        WRITE_REG(RTC->PRER, ((hrtc->Init.SynchPrediv) | (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos)));
 8007382:	687b      	ldr	r3, [r7, #4]
 8007384:	68da      	ldr	r2, [r3, #12]
 8007386:	687b      	ldr	r3, [r7, #4]
 8007388:	689b      	ldr	r3, [r3, #8]
 800738a:	041b      	lsls	r3, r3, #16
 800738c:	491b      	ldr	r1, [pc, #108]	@ (80073fc <HAL_RTC_Init+0x100>)
 800738e:	4313      	orrs	r3, r2
 8007390:	610b      	str	r3, [r1, #16]

        /* Configure the Binary mode */
        MODIFY_REG(RTC->ICSR, RTC_ICSR_BIN | RTC_ICSR_BCDU, hrtc->Init.BinMode | hrtc->Init.BinMixBcdU);
 8007392:	4b1a      	ldr	r3, [pc, #104]	@ (80073fc <HAL_RTC_Init+0x100>)
 8007394:	68db      	ldr	r3, [r3, #12]
 8007396:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 800739a:	687b      	ldr	r3, [r7, #4]
 800739c:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 800739e:	687b      	ldr	r3, [r7, #4]
 80073a0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80073a2:	430b      	orrs	r3, r1
 80073a4:	4915      	ldr	r1, [pc, #84]	@ (80073fc <HAL_RTC_Init+0x100>)
 80073a6:	4313      	orrs	r3, r2
 80073a8:	60cb      	str	r3, [r1, #12]

        /* Exit Initialization mode */
        status = RTC_ExitInitMode(hrtc);
 80073aa:	6878      	ldr	r0, [r7, #4]
 80073ac:	f000 fa14 	bl	80077d8 <RTC_ExitInitMode>
 80073b0:	4603      	mov	r3, r0
 80073b2:	73fb      	strb	r3, [r7, #15]
        if (status == HAL_OK)
 80073b4:	7bfb      	ldrb	r3, [r7, #15]
 80073b6:	2b00      	cmp	r3, #0
 80073b8:	d10e      	bne.n	80073d8 <HAL_RTC_Init+0xdc>
        {
          MODIFY_REG(RTC->CR, \
 80073ba:	4b10      	ldr	r3, [pc, #64]	@ (80073fc <HAL_RTC_Init+0x100>)
 80073bc:	699b      	ldr	r3, [r3, #24]
 80073be:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
 80073c2:	687b      	ldr	r3, [r7, #4]
 80073c4:	6a19      	ldr	r1, [r3, #32]
 80073c6:	687b      	ldr	r3, [r7, #4]
 80073c8:	69db      	ldr	r3, [r3, #28]
 80073ca:	4319      	orrs	r1, r3
 80073cc:	687b      	ldr	r3, [r7, #4]
 80073ce:	695b      	ldr	r3, [r3, #20]
 80073d0:	430b      	orrs	r3, r1
 80073d2:	490a      	ldr	r1, [pc, #40]	@ (80073fc <HAL_RTC_Init+0x100>)
 80073d4:	4313      	orrs	r3, r2
 80073d6:	618b      	str	r3, [r1, #24]
                    hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
        }
      }

      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80073d8:	4b08      	ldr	r3, [pc, #32]	@ (80073fc <HAL_RTC_Init+0x100>)
 80073da:	22ff      	movs	r2, #255	@ 0xff
 80073dc:	625a      	str	r2, [r3, #36]	@ 0x24
 80073de:	e001      	b.n	80073e4 <HAL_RTC_Init+0xe8>
    }
    else
    {
      /* Calendar is already initialized */
      /* Set flag to OK */
      status = HAL_OK;
 80073e0:	2300      	movs	r3, #0
 80073e2:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 80073e4:	7bfb      	ldrb	r3, [r7, #15]
 80073e6:	2b00      	cmp	r3, #0
 80073e8:	d103      	bne.n	80073f2 <HAL_RTC_Init+0xf6>
    {
      hrtc->State = HAL_RTC_STATE_READY;
 80073ea:	687b      	ldr	r3, [r7, #4]
 80073ec:	2201      	movs	r2, #1
 80073ee:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
    }
  }

  return status;
 80073f2:	7bfb      	ldrb	r3, [r7, #15]
}
 80073f4:	4618      	mov	r0, r3
 80073f6:	3710      	adds	r7, #16
 80073f8:	46bd      	mov	sp, r7
 80073fa:	bd80      	pop	{r7, pc}
 80073fc:	40002800 	.word	0x40002800

08007400 <HAL_RTC_SetAlarm_IT>:
  *             @arg RTC_FORMAT_BIN: Binary format
  *             @arg RTC_FORMAT_BCD: BCD format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetAlarm_IT(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
{
 8007400:	b590      	push	{r4, r7, lr}
 8007402:	b087      	sub	sp, #28
 8007404:	af00      	add	r7, sp, #0
 8007406:	60f8      	str	r0, [r7, #12]
 8007408:	60b9      	str	r1, [r7, #8]
 800740a:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0;
 800740c:	2300      	movs	r3, #0
 800740e:	617b      	str	r3, [r7, #20]
  uint32_t binaryMode;

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8007410:	68fb      	ldr	r3, [r7, #12]
 8007412:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8007416:	2b01      	cmp	r3, #1
 8007418:	d101      	bne.n	800741e <HAL_RTC_SetAlarm_IT+0x1e>
 800741a:	2302      	movs	r3, #2
 800741c:	e0f3      	b.n	8007606 <HAL_RTC_SetAlarm_IT+0x206>
 800741e:	68fb      	ldr	r3, [r7, #12]
 8007420:	2201      	movs	r2, #1
 8007422:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
  hrtc->State = HAL_RTC_STATE_BUSY;
 8007426:	68fb      	ldr	r3, [r7, #12]
 8007428:	2202      	movs	r2, #2
 800742a:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
    assert_param((sAlarm->AlarmSubSecondMask >> RTC_ALRMASSR_MASKSS_Pos) <= (8U + (READ_BIT(RTC->ICSR, RTC_ICSR_BCDU) >> RTC_ICSR_BCDU_Pos)));
  }
#endif

  /* Get Binary mode (32-bit free-running counter configuration) */
  binaryMode = READ_BIT(RTC->ICSR, RTC_ICSR_BIN);
 800742e:	4b78      	ldr	r3, [pc, #480]	@ (8007610 <HAL_RTC_SetAlarm_IT+0x210>)
 8007430:	68db      	ldr	r3, [r3, #12]
 8007432:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007436:	613b      	str	r3, [r7, #16]

  if (binaryMode != RTC_BINARY_ONLY)
 8007438:	693b      	ldr	r3, [r7, #16]
 800743a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800743e:	d06a      	beq.n	8007516 <HAL_RTC_SetAlarm_IT+0x116>
  {
    if (Format == RTC_FORMAT_BIN)
 8007440:	687b      	ldr	r3, [r7, #4]
 8007442:	2b00      	cmp	r3, #0
 8007444:	d13a      	bne.n	80074bc <HAL_RTC_SetAlarm_IT+0xbc>
    {
      if (READ_BIT(RTC->CR, RTC_CR_FMT) != 0U)
 8007446:	4b72      	ldr	r3, [pc, #456]	@ (8007610 <HAL_RTC_SetAlarm_IT+0x210>)
 8007448:	699b      	ldr	r3, [r3, #24]
 800744a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800744e:	2b00      	cmp	r3, #0
 8007450:	d102      	bne.n	8007458 <HAL_RTC_SetAlarm_IT+0x58>
        assert_param(IS_RTC_HOUR12(sAlarm->AlarmTime.Hours));
        assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
      }
      else
      {
        sAlarm->AlarmTime.TimeFormat = 0x00U;
 8007452:	68bb      	ldr	r3, [r7, #8]
 8007454:	2200      	movs	r2, #0
 8007456:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(sAlarm->AlarmTime.Hours));
      }
      assert_param(IS_RTC_MINUTES(sAlarm->AlarmTime.Minutes));
      assert_param(IS_RTC_SECONDS(sAlarm->AlarmTime.Seconds));

      if( sAlarm->AlarmMask != RTC_ALARMMASK_DATEWEEKDAY )
 8007458:	68bb      	ldr	r3, [r7, #8]
 800745a:	695b      	ldr	r3, [r3, #20]
 800745c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
        {
          assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(sAlarm->AlarmDateWeekDay));
        }
      }

      tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8007460:	68bb      	ldr	r3, [r7, #8]
 8007462:	781b      	ldrb	r3, [r3, #0]
 8007464:	4618      	mov	r0, r3
 8007466:	f000 f9f5 	bl	8007854 <RTC_ByteToBcd2>
 800746a:	4603      	mov	r3, r0
 800746c:	041c      	lsls	r4, r3, #16
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 800746e:	68bb      	ldr	r3, [r7, #8]
 8007470:	785b      	ldrb	r3, [r3, #1]
 8007472:	4618      	mov	r0, r3
 8007474:	f000 f9ee 	bl	8007854 <RTC_ByteToBcd2>
 8007478:	4603      	mov	r3, r0
 800747a:	021b      	lsls	r3, r3, #8
      tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 800747c:	431c      	orrs	r4, r3
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 800747e:	68bb      	ldr	r3, [r7, #8]
 8007480:	789b      	ldrb	r3, [r3, #2]
 8007482:	4618      	mov	r0, r3
 8007484:	f000 f9e6 	bl	8007854 <RTC_ByteToBcd2>
 8007488:	4603      	mov	r3, r0
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 800748a:	ea44 0203 	orr.w	r2, r4, r3
                ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 800748e:	68bb      	ldr	r3, [r7, #8]
 8007490:	78db      	ldrb	r3, [r3, #3]
 8007492:	059b      	lsls	r3, r3, #22
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8007494:	ea42 0403 	orr.w	r4, r2, r3
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 8007498:	68bb      	ldr	r3, [r7, #8]
 800749a:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800749e:	4618      	mov	r0, r3
 80074a0:	f000 f9d8 	bl	8007854 <RTC_ByteToBcd2>
 80074a4:	4603      	mov	r3, r0
 80074a6:	061b      	lsls	r3, r3, #24
                ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 80074a8:	ea44 0203 	orr.w	r2, r4, r3
                ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 80074ac:	68bb      	ldr	r3, [r7, #8]
 80074ae:	6a1b      	ldr	r3, [r3, #32]
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 80074b0:	431a      	orrs	r2, r3
                ((uint32_t)sAlarm->AlarmMask));
 80074b2:	68bb      	ldr	r3, [r7, #8]
 80074b4:	695b      	ldr	r3, [r3, #20]
      tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 80074b6:	4313      	orrs	r3, r2
 80074b8:	617b      	str	r3, [r7, #20]
 80074ba:	e02c      	b.n	8007516 <HAL_RTC_SetAlarm_IT+0x116>
    }
    else /* Format BCD */
    {
      if( sAlarm->AlarmMask != RTC_ALARMMASK_ALL )
 80074bc:	68bb      	ldr	r3, [r7, #8]
 80074be:	695b      	ldr	r3, [r3, #20]
 80074c0:	f1b3 3f80 	cmp.w	r3, #2155905152	@ 0x80808080
 80074c4:	d00d      	beq.n	80074e2 <HAL_RTC_SetAlarm_IT+0xe2>
      {
        if( sAlarm->AlarmMask != RTC_ALARMMASK_HOURS )
 80074c6:	68bb      	ldr	r3, [r7, #8]
 80074c8:	695b      	ldr	r3, [r3, #20]
 80074ca:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80074ce:	d008      	beq.n	80074e2 <HAL_RTC_SetAlarm_IT+0xe2>
        {
          if (READ_BIT(RTC->CR, RTC_CR_FMT) != 0U)
 80074d0:	4b4f      	ldr	r3, [pc, #316]	@ (8007610 <HAL_RTC_SetAlarm_IT+0x210>)
 80074d2:	699b      	ldr	r3, [r3, #24]
 80074d4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80074d8:	2b00      	cmp	r3, #0
 80074da:	d102      	bne.n	80074e2 <HAL_RTC_SetAlarm_IT+0xe2>
            assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)));
            assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
          }
          else
          {
            sAlarm->AlarmTime.TimeFormat = 0x00U;
 80074dc:	68bb      	ldr	r3, [r7, #8]
 80074de:	2200      	movs	r2, #0
 80074e0:	70da      	strb	r2, [r3, #3]
        {
          assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay)));
        }
      }
#endif /* USE_FULL_ASSERT */
      tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 80074e2:	68bb      	ldr	r3, [r7, #8]
 80074e4:	781b      	ldrb	r3, [r3, #0]
 80074e6:	041a      	lsls	r2, r3, #16
                ((uint32_t)(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 80074e8:	68bb      	ldr	r3, [r7, #8]
 80074ea:	785b      	ldrb	r3, [r3, #1]
 80074ec:	021b      	lsls	r3, r3, #8
      tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 80074ee:	4313      	orrs	r3, r2
                ((uint32_t)(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 80074f0:	68ba      	ldr	r2, [r7, #8]
 80074f2:	7892      	ldrb	r2, [r2, #2]
                ((uint32_t)(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 80074f4:	431a      	orrs	r2, r3
                ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 80074f6:	68bb      	ldr	r3, [r7, #8]
 80074f8:	78db      	ldrb	r3, [r3, #3]
 80074fa:	059b      	lsls	r3, r3, #22
                ((uint32_t)(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 80074fc:	431a      	orrs	r2, r3
                ((uint32_t)(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 80074fe:	68bb      	ldr	r3, [r7, #8]
 8007500:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8007504:	061b      	lsls	r3, r3, #24
                ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8007506:	431a      	orrs	r2, r3
                ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 8007508:	68bb      	ldr	r3, [r7, #8]
 800750a:	6a1b      	ldr	r3, [r3, #32]
                ((uint32_t)(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 800750c:	431a      	orrs	r2, r3
                ((uint32_t)sAlarm->AlarmMask));
 800750e:	68bb      	ldr	r3, [r7, #8]
 8007510:	695b      	ldr	r3, [r3, #20]
      tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8007512:	4313      	orrs	r3, r2
 8007514:	617b      	str	r3, [r7, #20]

    }
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8007516:	4b3e      	ldr	r3, [pc, #248]	@ (8007610 <HAL_RTC_SetAlarm_IT+0x210>)
 8007518:	22ca      	movs	r2, #202	@ 0xca
 800751a:	625a      	str	r2, [r3, #36]	@ 0x24
 800751c:	4b3c      	ldr	r3, [pc, #240]	@ (8007610 <HAL_RTC_SetAlarm_IT+0x210>)
 800751e:	2253      	movs	r2, #83	@ 0x53
 8007520:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Configure the Alarm register */
  if (sAlarm->Alarm == RTC_ALARM_A)
 8007522:	68bb      	ldr	r3, [r7, #8]
 8007524:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007526:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800752a:	d12c      	bne.n	8007586 <HAL_RTC_SetAlarm_IT+0x186>
  {
    /* Disable the Alarm A interrupt */
    CLEAR_BIT(RTC->CR, RTC_CR_ALRAE | RTC_CR_ALRAIE);
 800752c:	4b38      	ldr	r3, [pc, #224]	@ (8007610 <HAL_RTC_SetAlarm_IT+0x210>)
 800752e:	699b      	ldr	r3, [r3, #24]
 8007530:	4a37      	ldr	r2, [pc, #220]	@ (8007610 <HAL_RTC_SetAlarm_IT+0x210>)
 8007532:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8007536:	6193      	str	r3, [r2, #24]
    /* Clear flag alarm A */
    WRITE_REG(RTC->SCR, RTC_SCR_CALRAF);
 8007538:	4b35      	ldr	r3, [pc, #212]	@ (8007610 <HAL_RTC_SetAlarm_IT+0x210>)
 800753a:	2201      	movs	r2, #1
 800753c:	65da      	str	r2, [r3, #92]	@ 0x5c

    if (binaryMode == RTC_BINARY_ONLY)
 800753e:	693b      	ldr	r3, [r7, #16]
 8007540:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007544:	d107      	bne.n	8007556 <HAL_RTC_SetAlarm_IT+0x156>
    {
      RTC->ALRMASSR = sAlarm->AlarmSubSecondMask | sAlarm->BinaryAutoClr;
 8007546:	68bb      	ldr	r3, [r7, #8]
 8007548:	699a      	ldr	r2, [r3, #24]
 800754a:	68bb      	ldr	r3, [r7, #8]
 800754c:	69db      	ldr	r3, [r3, #28]
 800754e:	4930      	ldr	r1, [pc, #192]	@ (8007610 <HAL_RTC_SetAlarm_IT+0x210>)
 8007550:	4313      	orrs	r3, r2
 8007552:	644b      	str	r3, [r1, #68]	@ 0x44
 8007554:	e006      	b.n	8007564 <HAL_RTC_SetAlarm_IT+0x164>
    }
    else
    {
      WRITE_REG(RTC->ALRMAR, tmpreg);
 8007556:	4a2e      	ldr	r2, [pc, #184]	@ (8007610 <HAL_RTC_SetAlarm_IT+0x210>)
 8007558:	697b      	ldr	r3, [r7, #20]
 800755a:	6413      	str	r3, [r2, #64]	@ 0x40
      WRITE_REG(RTC->ALRMASSR, sAlarm->AlarmSubSecondMask);
 800755c:	4a2c      	ldr	r2, [pc, #176]	@ (8007610 <HAL_RTC_SetAlarm_IT+0x210>)
 800755e:	68bb      	ldr	r3, [r7, #8]
 8007560:	699b      	ldr	r3, [r3, #24]
 8007562:	6453      	str	r3, [r2, #68]	@ 0x44
    }

    WRITE_REG(RTC->ALRABINR, sAlarm->AlarmTime.SubSeconds);
 8007564:	4a2a      	ldr	r2, [pc, #168]	@ (8007610 <HAL_RTC_SetAlarm_IT+0x210>)
 8007566:	68bb      	ldr	r3, [r7, #8]
 8007568:	685b      	ldr	r3, [r3, #4]
 800756a:	6713      	str	r3, [r2, #112]	@ 0x70

    /* Store in the handle the Alarm A enabled */
    SET_BIT(hrtc->IsEnabled.RtcFeatures, RTC_MISR_ALRAMF);
 800756c:	68fb      	ldr	r3, [r7, #12]
 800756e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007570:	f043 0201 	orr.w	r2, r3, #1
 8007574:	68fb      	ldr	r3, [r7, #12]
 8007576:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Configure the Alarm interrupt */
    SET_BIT(RTC->CR, RTC_CR_ALRAE | RTC_CR_ALRAIE);
 8007578:	4b25      	ldr	r3, [pc, #148]	@ (8007610 <HAL_RTC_SetAlarm_IT+0x210>)
 800757a:	699b      	ldr	r3, [r3, #24]
 800757c:	4a24      	ldr	r2, [pc, #144]	@ (8007610 <HAL_RTC_SetAlarm_IT+0x210>)
 800757e:	f443 5388 	orr.w	r3, r3, #4352	@ 0x1100
 8007582:	6193      	str	r3, [r2, #24]
 8007584:	e02b      	b.n	80075de <HAL_RTC_SetAlarm_IT+0x1de>
  }
  else
  {
    /* Disable the Alarm B interrupt */
    CLEAR_BIT(RTC->CR, RTC_CR_ALRBE | RTC_CR_ALRBIE);
 8007586:	4b22      	ldr	r3, [pc, #136]	@ (8007610 <HAL_RTC_SetAlarm_IT+0x210>)
 8007588:	699b      	ldr	r3, [r3, #24]
 800758a:	4a21      	ldr	r2, [pc, #132]	@ (8007610 <HAL_RTC_SetAlarm_IT+0x210>)
 800758c:	f423 5308 	bic.w	r3, r3, #8704	@ 0x2200
 8007590:	6193      	str	r3, [r2, #24]
    /* Clear flag alarm B */
    WRITE_REG(RTC->SCR, RTC_SCR_CALRBF);
 8007592:	4b1f      	ldr	r3, [pc, #124]	@ (8007610 <HAL_RTC_SetAlarm_IT+0x210>)
 8007594:	2202      	movs	r2, #2
 8007596:	65da      	str	r2, [r3, #92]	@ 0x5c

    if (binaryMode == RTC_BINARY_ONLY)
 8007598:	693b      	ldr	r3, [r7, #16]
 800759a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800759e:	d107      	bne.n	80075b0 <HAL_RTC_SetAlarm_IT+0x1b0>
    {
      WRITE_REG(RTC->ALRMBSSR, sAlarm->AlarmSubSecondMask | sAlarm->BinaryAutoClr);
 80075a0:	68bb      	ldr	r3, [r7, #8]
 80075a2:	699a      	ldr	r2, [r3, #24]
 80075a4:	68bb      	ldr	r3, [r7, #8]
 80075a6:	69db      	ldr	r3, [r3, #28]
 80075a8:	4919      	ldr	r1, [pc, #100]	@ (8007610 <HAL_RTC_SetAlarm_IT+0x210>)
 80075aa:	4313      	orrs	r3, r2
 80075ac:	64cb      	str	r3, [r1, #76]	@ 0x4c
 80075ae:	e006      	b.n	80075be <HAL_RTC_SetAlarm_IT+0x1be>
    }
    else
    {
      WRITE_REG(RTC->ALRMBR, tmpreg);
 80075b0:	4a17      	ldr	r2, [pc, #92]	@ (8007610 <HAL_RTC_SetAlarm_IT+0x210>)
 80075b2:	697b      	ldr	r3, [r7, #20]
 80075b4:	6493      	str	r3, [r2, #72]	@ 0x48
      WRITE_REG(RTC->ALRMBSSR, sAlarm->AlarmSubSecondMask);
 80075b6:	4a16      	ldr	r2, [pc, #88]	@ (8007610 <HAL_RTC_SetAlarm_IT+0x210>)
 80075b8:	68bb      	ldr	r3, [r7, #8]
 80075ba:	699b      	ldr	r3, [r3, #24]
 80075bc:	64d3      	str	r3, [r2, #76]	@ 0x4c
    }

    WRITE_REG(RTC->ALRBBINR, sAlarm->AlarmTime.SubSeconds);
 80075be:	4a14      	ldr	r2, [pc, #80]	@ (8007610 <HAL_RTC_SetAlarm_IT+0x210>)
 80075c0:	68bb      	ldr	r3, [r7, #8]
 80075c2:	685b      	ldr	r3, [r3, #4]
 80075c4:	6753      	str	r3, [r2, #116]	@ 0x74

    /* Store in the handle the Alarm B enabled */
    SET_BIT(hrtc->IsEnabled.RtcFeatures, RTC_MISR_ALRBMF);
 80075c6:	68fb      	ldr	r3, [r7, #12]
 80075c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80075ca:	f043 0202 	orr.w	r2, r3, #2
 80075ce:	68fb      	ldr	r3, [r7, #12]
 80075d0:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Configure the Alarm interrupt */
    SET_BIT(RTC->CR, RTC_CR_ALRBE | RTC_CR_ALRBIE);
 80075d2:	4b0f      	ldr	r3, [pc, #60]	@ (8007610 <HAL_RTC_SetAlarm_IT+0x210>)
 80075d4:	699b      	ldr	r3, [r3, #24]
 80075d6:	4a0e      	ldr	r2, [pc, #56]	@ (8007610 <HAL_RTC_SetAlarm_IT+0x210>)
 80075d8:	f443 5308 	orr.w	r3, r3, #8704	@ 0x2200
 80075dc:	6193      	str	r3, [r2, #24]
  }

  /* RTC Alarm Interrupt Configuration: EXTI configuration */
  __HAL_RTC_ALARM_EXTI_ENABLE_IT();
 80075de:	4b0d      	ldr	r3, [pc, #52]	@ (8007614 <HAL_RTC_SetAlarm_IT+0x214>)
 80075e0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80075e4:	4a0b      	ldr	r2, [pc, #44]	@ (8007614 <HAL_RTC_SetAlarm_IT+0x214>)
 80075e6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80075ea:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80075ee:	4b08      	ldr	r3, [pc, #32]	@ (8007610 <HAL_RTC_SetAlarm_IT+0x210>)
 80075f0:	22ff      	movs	r2, #255	@ 0xff
 80075f2:	625a      	str	r2, [r3, #36]	@ 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 80075f4:	68fb      	ldr	r3, [r7, #12]
 80075f6:	2201      	movs	r2, #1
 80075f8:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80075fc:	68fb      	ldr	r3, [r7, #12]
 80075fe:	2200      	movs	r2, #0
 8007600:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 8007604:	2300      	movs	r3, #0
}
 8007606:	4618      	mov	r0, r3
 8007608:	371c      	adds	r7, #28
 800760a:	46bd      	mov	sp, r7
 800760c:	bd90      	pop	{r4, r7, pc}
 800760e:	bf00      	nop
 8007610:	40002800 	.word	0x40002800
 8007614:	58000800 	.word	0x58000800

08007618 <HAL_RTC_DeactivateAlarm>:
  *            @arg RTC_ALARM_A:  AlarmA
  *            @arg RTC_ALARM_B:  AlarmB
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_DeactivateAlarm(RTC_HandleTypeDef *hrtc, uint32_t Alarm)
{
 8007618:	b480      	push	{r7}
 800761a:	b083      	sub	sp, #12
 800761c:	af00      	add	r7, sp, #0
 800761e:	6078      	str	r0, [r7, #4]
 8007620:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_RTC_ALARM(Alarm));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8007622:	687b      	ldr	r3, [r7, #4]
 8007624:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8007628:	2b01      	cmp	r3, #1
 800762a:	d101      	bne.n	8007630 <HAL_RTC_DeactivateAlarm+0x18>
 800762c:	2302      	movs	r3, #2
 800762e:	e048      	b.n	80076c2 <HAL_RTC_DeactivateAlarm+0xaa>
 8007630:	687b      	ldr	r3, [r7, #4]
 8007632:	2201      	movs	r2, #1
 8007634:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  hrtc->State = HAL_RTC_STATE_BUSY;
 8007638:	687b      	ldr	r3, [r7, #4]
 800763a:	2202      	movs	r2, #2
 800763c:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8007640:	4b22      	ldr	r3, [pc, #136]	@ (80076cc <HAL_RTC_DeactivateAlarm+0xb4>)
 8007642:	22ca      	movs	r2, #202	@ 0xca
 8007644:	625a      	str	r2, [r3, #36]	@ 0x24
 8007646:	4b21      	ldr	r3, [pc, #132]	@ (80076cc <HAL_RTC_DeactivateAlarm+0xb4>)
 8007648:	2253      	movs	r2, #83	@ 0x53
 800764a:	625a      	str	r2, [r3, #36]	@ 0x24

  if (Alarm == RTC_ALARM_A)
 800764c:	683b      	ldr	r3, [r7, #0]
 800764e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007652:	d115      	bne.n	8007680 <HAL_RTC_DeactivateAlarm+0x68>
  {
    /* AlarmA, In case of interrupt mode is used, the interrupt source must disabled */
    CLEAR_BIT(RTC->CR, RTC_CR_ALRAE | RTC_CR_ALRAIE);
 8007654:	4b1d      	ldr	r3, [pc, #116]	@ (80076cc <HAL_RTC_DeactivateAlarm+0xb4>)
 8007656:	699b      	ldr	r3, [r3, #24]
 8007658:	4a1c      	ldr	r2, [pc, #112]	@ (80076cc <HAL_RTC_DeactivateAlarm+0xb4>)
 800765a:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 800765e:	6193      	str	r3, [r2, #24]

    /* AlarmA, Clear SSCLR */
    CLEAR_BIT(RTC->ALRMASSR, RTC_ALRMASSR_SSCLR);
 8007660:	4b1a      	ldr	r3, [pc, #104]	@ (80076cc <HAL_RTC_DeactivateAlarm+0xb4>)
 8007662:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007664:	4a19      	ldr	r2, [pc, #100]	@ (80076cc <HAL_RTC_DeactivateAlarm+0xb4>)
 8007666:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800766a:	6453      	str	r3, [r2, #68]	@ 0x44

    /* Store in the handle the Alarm A disabled */
    CLEAR_BIT(hrtc->IsEnabled.RtcFeatures, RTC_MISR_ALRAMF);
 800766c:	687b      	ldr	r3, [r7, #4]
 800766e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007670:	f023 0201 	bic.w	r2, r3, #1
 8007674:	687b      	ldr	r3, [r7, #4]
 8007676:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Clear AlarmA flag */
    WRITE_REG(RTC->SCR, RTC_SCR_CALRAF);
 8007678:	4b14      	ldr	r3, [pc, #80]	@ (80076cc <HAL_RTC_DeactivateAlarm+0xb4>)
 800767a:	2201      	movs	r2, #1
 800767c:	65da      	str	r2, [r3, #92]	@ 0x5c
 800767e:	e014      	b.n	80076aa <HAL_RTC_DeactivateAlarm+0x92>
  }
  else
  {
    /* AlarmB, In case of interrupt mode is used, the interrupt source must disabled */
    CLEAR_BIT(RTC->CR, RTC_CR_ALRBE | RTC_CR_ALRBIE);
 8007680:	4b12      	ldr	r3, [pc, #72]	@ (80076cc <HAL_RTC_DeactivateAlarm+0xb4>)
 8007682:	699b      	ldr	r3, [r3, #24]
 8007684:	4a11      	ldr	r2, [pc, #68]	@ (80076cc <HAL_RTC_DeactivateAlarm+0xb4>)
 8007686:	f423 5308 	bic.w	r3, r3, #8704	@ 0x2200
 800768a:	6193      	str	r3, [r2, #24]

    /* AlarmB, Clear SSCLR */
    CLEAR_BIT(RTC->ALRMBSSR, RTC_ALRMBSSR_SSCLR);
 800768c:	4b0f      	ldr	r3, [pc, #60]	@ (80076cc <HAL_RTC_DeactivateAlarm+0xb4>)
 800768e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007690:	4a0e      	ldr	r2, [pc, #56]	@ (80076cc <HAL_RTC_DeactivateAlarm+0xb4>)
 8007692:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8007696:	64d3      	str	r3, [r2, #76]	@ 0x4c

    /* Store in the handle the Alarm B disabled */
    CLEAR_BIT(hrtc->IsEnabled.RtcFeatures, RTC_MISR_ALRBMF);
 8007698:	687b      	ldr	r3, [r7, #4]
 800769a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800769c:	f023 0202 	bic.w	r2, r3, #2
 80076a0:	687b      	ldr	r3, [r7, #4]
 80076a2:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Clear AlarmB flag */
    WRITE_REG(RTC->SCR, RTC_SCR_CALRBF);
 80076a4:	4b09      	ldr	r3, [pc, #36]	@ (80076cc <HAL_RTC_DeactivateAlarm+0xb4>)
 80076a6:	2202      	movs	r2, #2
 80076a8:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80076aa:	4b08      	ldr	r3, [pc, #32]	@ (80076cc <HAL_RTC_DeactivateAlarm+0xb4>)
 80076ac:	22ff      	movs	r2, #255	@ 0xff
 80076ae:	625a      	str	r2, [r3, #36]	@ 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 80076b0:	687b      	ldr	r3, [r7, #4]
 80076b2:	2201      	movs	r2, #1
 80076b4:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80076b8:	687b      	ldr	r3, [r7, #4]
 80076ba:	2200      	movs	r2, #0
 80076bc:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 80076c0:	2300      	movs	r3, #0
}
 80076c2:	4618      	mov	r0, r3
 80076c4:	370c      	adds	r7, #12
 80076c6:	46bd      	mov	sp, r7
 80076c8:	bc80      	pop	{r7}
 80076ca:	4770      	bx	lr
 80076cc:	40002800 	.word	0x40002800

080076d0 <HAL_RTC_AlarmIRQHandler>:
  * @brief  Handle Alarm interrupt request.
  * @param  hrtc RTC handle
  * @retval None
  */
void HAL_RTC_AlarmIRQHandler(RTC_HandleTypeDef *hrtc)
{
 80076d0:	b580      	push	{r7, lr}
 80076d2:	b084      	sub	sp, #16
 80076d4:	af00      	add	r7, sp, #0
 80076d6:	6078      	str	r0, [r7, #4]
  uint32_t tmp = READ_REG(RTC->MISR) & READ_REG(hrtc->IsEnabled.RtcFeatures);
 80076d8:	4b11      	ldr	r3, [pc, #68]	@ (8007720 <HAL_RTC_AlarmIRQHandler+0x50>)
 80076da:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80076dc:	687b      	ldr	r3, [r7, #4]
 80076de:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80076e0:	4013      	ands	r3, r2
 80076e2:	60fb      	str	r3, [r7, #12]

  if ((tmp & RTC_MISR_ALRAMF) != 0U)
 80076e4:	68fb      	ldr	r3, [r7, #12]
 80076e6:	f003 0301 	and.w	r3, r3, #1
 80076ea:	2b00      	cmp	r3, #0
 80076ec:	d005      	beq.n	80076fa <HAL_RTC_AlarmIRQHandler+0x2a>
  {
    /* Clear the AlarmA interrupt pending bit */
    WRITE_REG(RTC->SCR, RTC_SCR_CALRAF);
 80076ee:	4b0c      	ldr	r3, [pc, #48]	@ (8007720 <HAL_RTC_AlarmIRQHandler+0x50>)
 80076f0:	2201      	movs	r2, #1
 80076f2:	65da      	str	r2, [r3, #92]	@ 0x5c

#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
    /* Call Compare Match registered Callback */
    hrtc->AlarmAEventCallback(hrtc);
#else
    HAL_RTC_AlarmAEventCallback(hrtc);
 80076f4:	6878      	ldr	r0, [r7, #4]
 80076f6:	f7fb fa74 	bl	8002be2 <HAL_RTC_AlarmAEventCallback>
#endif
  }

  if ((tmp & RTC_MISR_ALRBMF) != 0U)
 80076fa:	68fb      	ldr	r3, [r7, #12]
 80076fc:	f003 0302 	and.w	r3, r3, #2
 8007700:	2b00      	cmp	r3, #0
 8007702:	d005      	beq.n	8007710 <HAL_RTC_AlarmIRQHandler+0x40>
  {
    /* Clear the AlarmB interrupt pending bit */
    WRITE_REG(RTC->SCR, RTC_SCR_CALRBF);
 8007704:	4b06      	ldr	r3, [pc, #24]	@ (8007720 <HAL_RTC_AlarmIRQHandler+0x50>)
 8007706:	2202      	movs	r2, #2
 8007708:	65da      	str	r2, [r3, #92]	@ 0x5c

#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
    /* Call Compare Match registered Callback */
    hrtc->AlarmBEventCallback(hrtc);
#else
    HAL_RTCEx_AlarmBEventCallback(hrtc);
 800770a:	6878      	ldr	r0, [r7, #4]
 800770c:	f000 f94a 	bl	80079a4 <HAL_RTCEx_AlarmBEventCallback>
#endif
  }

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8007710:	687b      	ldr	r3, [r7, #4]
 8007712:	2201      	movs	r2, #1
 8007714:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
}
 8007718:	bf00      	nop
 800771a:	3710      	adds	r7, #16
 800771c:	46bd      	mov	sp, r7
 800771e:	bd80      	pop	{r7, pc}
 8007720:	40002800 	.word	0x40002800

08007724 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8007724:	b580      	push	{r7, lr}
 8007726:	b084      	sub	sp, #16
 8007728:	af00      	add	r7, sp, #0
 800772a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  UNUSED(hrtc);
  /* Clear RSF flag */
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_RSF);
 800772c:	4b0f      	ldr	r3, [pc, #60]	@ (800776c <HAL_RTC_WaitForSynchro+0x48>)
 800772e:	68db      	ldr	r3, [r3, #12]
 8007730:	4a0e      	ldr	r2, [pc, #56]	@ (800776c <HAL_RTC_WaitForSynchro+0x48>)
 8007732:	f023 0320 	bic.w	r3, r3, #32
 8007736:	60d3      	str	r3, [r2, #12]

  tickstart = HAL_GetTick();
 8007738:	f7fa ffd0 	bl	80026dc <HAL_GetTick>
 800773c:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while (READ_BIT(RTC->ICSR, RTC_ICSR_RSF) == 0U)
 800773e:	e009      	b.n	8007754 <HAL_RTC_WaitForSynchro+0x30>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8007740:	f7fa ffcc 	bl	80026dc <HAL_GetTick>
 8007744:	4602      	mov	r2, r0
 8007746:	68fb      	ldr	r3, [r7, #12]
 8007748:	1ad3      	subs	r3, r2, r3
 800774a:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800774e:	d901      	bls.n	8007754 <HAL_RTC_WaitForSynchro+0x30>
    {
      return HAL_TIMEOUT;
 8007750:	2303      	movs	r3, #3
 8007752:	e006      	b.n	8007762 <HAL_RTC_WaitForSynchro+0x3e>
  while (READ_BIT(RTC->ICSR, RTC_ICSR_RSF) == 0U)
 8007754:	4b05      	ldr	r3, [pc, #20]	@ (800776c <HAL_RTC_WaitForSynchro+0x48>)
 8007756:	68db      	ldr	r3, [r3, #12]
 8007758:	f003 0320 	and.w	r3, r3, #32
 800775c:	2b00      	cmp	r3, #0
 800775e:	d0ef      	beq.n	8007740 <HAL_RTC_WaitForSynchro+0x1c>
    }
  }

  return HAL_OK;
 8007760:	2300      	movs	r3, #0
}
 8007762:	4618      	mov	r0, r3
 8007764:	3710      	adds	r7, #16
 8007766:	46bd      	mov	sp, r7
 8007768:	bd80      	pop	{r7, pc}
 800776a:	bf00      	nop
 800776c:	40002800 	.word	0x40002800

08007770 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8007770:	b580      	push	{r7, lr}
 8007772:	b084      	sub	sp, #16
 8007774:	af00      	add	r7, sp, #0
 8007776:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8007778:	2300      	movs	r3, #0
 800777a:	73fb      	strb	r3, [r7, #15]

  UNUSED(hrtc);
  /* Check if the Initialization mode is set */
  if (READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U)
 800777c:	4b15      	ldr	r3, [pc, #84]	@ (80077d4 <RTC_EnterInitMode+0x64>)
 800777e:	68db      	ldr	r3, [r3, #12]
 8007780:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007784:	2b00      	cmp	r3, #0
 8007786:	d120      	bne.n	80077ca <RTC_EnterInitMode+0x5a>
  {
    /* Set the Initialization mode */
    SET_BIT(RTC->ICSR, RTC_ICSR_INIT);
 8007788:	4b12      	ldr	r3, [pc, #72]	@ (80077d4 <RTC_EnterInitMode+0x64>)
 800778a:	68db      	ldr	r3, [r3, #12]
 800778c:	4a11      	ldr	r2, [pc, #68]	@ (80077d4 <RTC_EnterInitMode+0x64>)
 800778e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007792:	60d3      	str	r3, [r2, #12]

    tickstart = HAL_GetTick();
 8007794:	f7fa ffa2 	bl	80026dc <HAL_GetTick>
 8007798:	60b8      	str	r0, [r7, #8]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while ((READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 800779a:	e00d      	b.n	80077b8 <RTC_EnterInitMode+0x48>
    {
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 800779c:	f7fa ff9e 	bl	80026dc <HAL_GetTick>
 80077a0:	4602      	mov	r2, r0
 80077a2:	68bb      	ldr	r3, [r7, #8]
 80077a4:	1ad3      	subs	r3, r2, r3
 80077a6:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80077aa:	d905      	bls.n	80077b8 <RTC_EnterInitMode+0x48>
      {
        status = HAL_TIMEOUT;
 80077ac:	2303      	movs	r3, #3
 80077ae:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80077b0:	687b      	ldr	r3, [r7, #4]
 80077b2:	2203      	movs	r2, #3
 80077b4:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
    while ((READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 80077b8:	4b06      	ldr	r3, [pc, #24]	@ (80077d4 <RTC_EnterInitMode+0x64>)
 80077ba:	68db      	ldr	r3, [r3, #12]
 80077bc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80077c0:	2b00      	cmp	r3, #0
 80077c2:	d102      	bne.n	80077ca <RTC_EnterInitMode+0x5a>
 80077c4:	7bfb      	ldrb	r3, [r7, #15]
 80077c6:	2b03      	cmp	r3, #3
 80077c8:	d1e8      	bne.n	800779c <RTC_EnterInitMode+0x2c>
      }
    }
  }

  return status;
 80077ca:	7bfb      	ldrb	r3, [r7, #15]
}
 80077cc:	4618      	mov	r0, r3
 80077ce:	3710      	adds	r7, #16
 80077d0:	46bd      	mov	sp, r7
 80077d2:	bd80      	pop	{r7, pc}
 80077d4:	40002800 	.word	0x40002800

080077d8 <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 80077d8:	b580      	push	{r7, lr}
 80077da:	b084      	sub	sp, #16
 80077dc:	af00      	add	r7, sp, #0
 80077de:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80077e0:	2300      	movs	r3, #0
 80077e2:	73fb      	strb	r3, [r7, #15]

  /* Exit Initialization mode */
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
 80077e4:	4b1a      	ldr	r3, [pc, #104]	@ (8007850 <RTC_ExitInitMode+0x78>)
 80077e6:	68db      	ldr	r3, [r3, #12]
 80077e8:	4a19      	ldr	r2, [pc, #100]	@ (8007850 <RTC_ExitInitMode+0x78>)
 80077ea:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80077ee:	60d3      	str	r3, [r2, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 80077f0:	4b17      	ldr	r3, [pc, #92]	@ (8007850 <RTC_ExitInitMode+0x78>)
 80077f2:	699b      	ldr	r3, [r3, #24]
 80077f4:	f003 0320 	and.w	r3, r3, #32
 80077f8:	2b00      	cmp	r3, #0
 80077fa:	d10c      	bne.n	8007816 <RTC_ExitInitMode+0x3e>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80077fc:	6878      	ldr	r0, [r7, #4]
 80077fe:	f7ff ff91 	bl	8007724 <HAL_RTC_WaitForSynchro>
 8007802:	4603      	mov	r3, r0
 8007804:	2b00      	cmp	r3, #0
 8007806:	d01e      	beq.n	8007846 <RTC_ExitInitMode+0x6e>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8007808:	687b      	ldr	r3, [r7, #4]
 800780a:	2203      	movs	r2, #3
 800780c:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
      status = HAL_TIMEOUT;
 8007810:	2303      	movs	r3, #3
 8007812:	73fb      	strb	r3, [r7, #15]
 8007814:	e017      	b.n	8007846 <RTC_ExitInitMode+0x6e>
    }
  }
  else /* WA 2.9.6 Calendar initialization may fail in case of consecutive INIT mode entry. */
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8007816:	4b0e      	ldr	r3, [pc, #56]	@ (8007850 <RTC_ExitInitMode+0x78>)
 8007818:	699b      	ldr	r3, [r3, #24]
 800781a:	4a0d      	ldr	r2, [pc, #52]	@ (8007850 <RTC_ExitInitMode+0x78>)
 800781c:	f023 0320 	bic.w	r3, r3, #32
 8007820:	6193      	str	r3, [r2, #24]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8007822:	6878      	ldr	r0, [r7, #4]
 8007824:	f7ff ff7e 	bl	8007724 <HAL_RTC_WaitForSynchro>
 8007828:	4603      	mov	r3, r0
 800782a:	2b00      	cmp	r3, #0
 800782c:	d005      	beq.n	800783a <RTC_ExitInitMode+0x62>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800782e:	687b      	ldr	r3, [r7, #4]
 8007830:	2203      	movs	r2, #3
 8007832:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
      status = HAL_TIMEOUT;
 8007836:	2303      	movs	r3, #3
 8007838:	73fb      	strb	r3, [r7, #15]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 800783a:	4b05      	ldr	r3, [pc, #20]	@ (8007850 <RTC_ExitInitMode+0x78>)
 800783c:	699b      	ldr	r3, [r3, #24]
 800783e:	4a04      	ldr	r2, [pc, #16]	@ (8007850 <RTC_ExitInitMode+0x78>)
 8007840:	f043 0320 	orr.w	r3, r3, #32
 8007844:	6193      	str	r3, [r2, #24]
  }

  return status;
 8007846:	7bfb      	ldrb	r3, [r7, #15]
}
 8007848:	4618      	mov	r0, r3
 800784a:	3710      	adds	r7, #16
 800784c:	46bd      	mov	sp, r7
 800784e:	bd80      	pop	{r7, pc}
 8007850:	40002800 	.word	0x40002800

08007854 <RTC_ByteToBcd2>:
  * @brief  Convert a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 8007854:	b480      	push	{r7}
 8007856:	b085      	sub	sp, #20
 8007858:	af00      	add	r7, sp, #0
 800785a:	4603      	mov	r3, r0
 800785c:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 800785e:	2300      	movs	r3, #0
 8007860:	60fb      	str	r3, [r7, #12]
  uint8_t tmp_Value = Value;
 8007862:	79fb      	ldrb	r3, [r7, #7]
 8007864:	72fb      	strb	r3, [r7, #11]

  while (tmp_Value >= 10U)
 8007866:	e005      	b.n	8007874 <RTC_ByteToBcd2+0x20>
  {
    bcdhigh++;
 8007868:	68fb      	ldr	r3, [r7, #12]
 800786a:	3301      	adds	r3, #1
 800786c:	60fb      	str	r3, [r7, #12]
    tmp_Value -= 10U;
 800786e:	7afb      	ldrb	r3, [r7, #11]
 8007870:	3b0a      	subs	r3, #10
 8007872:	72fb      	strb	r3, [r7, #11]
  while (tmp_Value >= 10U)
 8007874:	7afb      	ldrb	r3, [r7, #11]
 8007876:	2b09      	cmp	r3, #9
 8007878:	d8f6      	bhi.n	8007868 <RTC_ByteToBcd2+0x14>
  }

  return ((uint8_t)(bcdhigh << 4U) | tmp_Value);
 800787a:	68fb      	ldr	r3, [r7, #12]
 800787c:	b2db      	uxtb	r3, r3
 800787e:	011b      	lsls	r3, r3, #4
 8007880:	b2da      	uxtb	r2, r3
 8007882:	7afb      	ldrb	r3, [r7, #11]
 8007884:	4313      	orrs	r3, r2
 8007886:	b2db      	uxtb	r3, r3
}
 8007888:	4618      	mov	r0, r3
 800788a:	3714      	adds	r7, #20
 800788c:	46bd      	mov	sp, r7
 800788e:	bc80      	pop	{r7}
 8007890:	4770      	bx	lr
	...

08007894 <HAL_RTCEx_EnableBypassShadow>:
  *         directly from the Calendar counter.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_EnableBypassShadow(RTC_HandleTypeDef *hrtc)
{
 8007894:	b480      	push	{r7}
 8007896:	b083      	sub	sp, #12
 8007898:	af00      	add	r7, sp, #0
 800789a:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(hrtc);
 800789c:	687b      	ldr	r3, [r7, #4]
 800789e:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 80078a2:	2b01      	cmp	r3, #1
 80078a4:	d101      	bne.n	80078aa <HAL_RTCEx_EnableBypassShadow+0x16>
 80078a6:	2302      	movs	r3, #2
 80078a8:	e01f      	b.n	80078ea <HAL_RTCEx_EnableBypassShadow+0x56>
 80078aa:	687b      	ldr	r3, [r7, #4]
 80078ac:	2201      	movs	r2, #1
 80078ae:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  hrtc->State = HAL_RTC_STATE_BUSY;
 80078b2:	687b      	ldr	r3, [r7, #4]
 80078b4:	2202      	movs	r2, #2
 80078b6:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80078ba:	4b0e      	ldr	r3, [pc, #56]	@ (80078f4 <HAL_RTCEx_EnableBypassShadow+0x60>)
 80078bc:	22ca      	movs	r2, #202	@ 0xca
 80078be:	625a      	str	r2, [r3, #36]	@ 0x24
 80078c0:	4b0c      	ldr	r3, [pc, #48]	@ (80078f4 <HAL_RTCEx_EnableBypassShadow+0x60>)
 80078c2:	2253      	movs	r2, #83	@ 0x53
 80078c4:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Set the BYPSHAD bit */
  SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 80078c6:	4b0b      	ldr	r3, [pc, #44]	@ (80078f4 <HAL_RTCEx_EnableBypassShadow+0x60>)
 80078c8:	699b      	ldr	r3, [r3, #24]
 80078ca:	4a0a      	ldr	r2, [pc, #40]	@ (80078f4 <HAL_RTCEx_EnableBypassShadow+0x60>)
 80078cc:	f043 0320 	orr.w	r3, r3, #32
 80078d0:	6193      	str	r3, [r2, #24]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80078d2:	4b08      	ldr	r3, [pc, #32]	@ (80078f4 <HAL_RTCEx_EnableBypassShadow+0x60>)
 80078d4:	22ff      	movs	r2, #255	@ 0xff
 80078d6:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 80078d8:	687b      	ldr	r3, [r7, #4]
 80078da:	2201      	movs	r2, #1
 80078dc:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80078e0:	687b      	ldr	r3, [r7, #4]
 80078e2:	2200      	movs	r2, #0
 80078e4:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 80078e8:	2300      	movs	r3, #0
}
 80078ea:	4618      	mov	r0, r3
 80078ec:	370c      	adds	r7, #12
 80078ee:	46bd      	mov	sp, r7
 80078f0:	bc80      	pop	{r7}
 80078f2:	4770      	bx	lr
 80078f4:	40002800 	.word	0x40002800

080078f8 <HAL_RTCEx_SetSSRU_IT>:
  * @brief  Set SSR Underflow detection with Interrupt.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_SetSSRU_IT(RTC_HandleTypeDef *hrtc)
{
 80078f8:	b480      	push	{r7}
 80078fa:	b083      	sub	sp, #12
 80078fc:	af00      	add	r7, sp, #0
 80078fe:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(hrtc);
 8007900:	687b      	ldr	r3, [r7, #4]
 8007902:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8007906:	2b01      	cmp	r3, #1
 8007908:	d101      	bne.n	800790e <HAL_RTCEx_SetSSRU_IT+0x16>
 800790a:	2302      	movs	r3, #2
 800790c:	e027      	b.n	800795e <HAL_RTCEx_SetSSRU_IT+0x66>
 800790e:	687b      	ldr	r3, [r7, #4]
 8007910:	2201      	movs	r2, #1
 8007912:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  hrtc->State = HAL_RTC_STATE_BUSY;
 8007916:	687b      	ldr	r3, [r7, #4]
 8007918:	2202      	movs	r2, #2
 800791a:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800791e:	4b12      	ldr	r3, [pc, #72]	@ (8007968 <HAL_RTCEx_SetSSRU_IT+0x70>)
 8007920:	22ca      	movs	r2, #202	@ 0xca
 8007922:	625a      	str	r2, [r3, #36]	@ 0x24
 8007924:	4b10      	ldr	r3, [pc, #64]	@ (8007968 <HAL_RTCEx_SetSSRU_IT+0x70>)
 8007926:	2253      	movs	r2, #83	@ 0x53
 8007928:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enable IT SSRU */
  __HAL_RTC_SSRU_ENABLE_IT(hrtc, RTC_IT_SSRU);
 800792a:	4b0f      	ldr	r3, [pc, #60]	@ (8007968 <HAL_RTCEx_SetSSRU_IT+0x70>)
 800792c:	699b      	ldr	r3, [r3, #24]
 800792e:	4a0e      	ldr	r2, [pc, #56]	@ (8007968 <HAL_RTCEx_SetSSRU_IT+0x70>)
 8007930:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007934:	6193      	str	r3, [r2, #24]

  /* RTC SSRU Interrupt Configuration: EXTI configuration */
  __HAL_RTC_SSRU_EXTI_ENABLE_IT();
 8007936:	4b0d      	ldr	r3, [pc, #52]	@ (800796c <HAL_RTCEx_SetSSRU_IT+0x74>)
 8007938:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800793c:	4a0b      	ldr	r2, [pc, #44]	@ (800796c <HAL_RTCEx_SetSSRU_IT+0x74>)
 800793e:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8007942:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8007946:	4b08      	ldr	r3, [pc, #32]	@ (8007968 <HAL_RTCEx_SetSSRU_IT+0x70>)
 8007948:	22ff      	movs	r2, #255	@ 0xff
 800794a:	625a      	str	r2, [r3, #36]	@ 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 800794c:	687b      	ldr	r3, [r7, #4]
 800794e:	2201      	movs	r2, #1
 8007950:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8007954:	687b      	ldr	r3, [r7, #4]
 8007956:	2200      	movs	r2, #0
 8007958:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 800795c:	2300      	movs	r3, #0
}
 800795e:	4618      	mov	r0, r3
 8007960:	370c      	adds	r7, #12
 8007962:	46bd      	mov	sp, r7
 8007964:	bc80      	pop	{r7}
 8007966:	4770      	bx	lr
 8007968:	40002800 	.word	0x40002800
 800796c:	58000800 	.word	0x58000800

08007970 <HAL_RTCEx_SSRUIRQHandler>:
  * @brief  Handle SSR underflow interrupt request.
  * @param  hrtc RTC handle
  * @retval None
  */
void HAL_RTCEx_SSRUIRQHandler(RTC_HandleTypeDef *hrtc)
{
 8007970:	b580      	push	{r7, lr}
 8007972:	b082      	sub	sp, #8
 8007974:	af00      	add	r7, sp, #0
 8007976:	6078      	str	r0, [r7, #4]
  if ((RTC->MISR & RTC_MISR_SSRUMF) != 0u)
 8007978:	4b09      	ldr	r3, [pc, #36]	@ (80079a0 <HAL_RTCEx_SSRUIRQHandler+0x30>)
 800797a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800797c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007980:	2b00      	cmp	r3, #0
 8007982:	d005      	beq.n	8007990 <HAL_RTCEx_SSRUIRQHandler+0x20>
  {
    /* Immediately clear flags */
    RTC->SCR = RTC_SCR_CSSRUF;
 8007984:	4b06      	ldr	r3, [pc, #24]	@ (80079a0 <HAL_RTCEx_SSRUIRQHandler+0x30>)
 8007986:	2240      	movs	r2, #64	@ 0x40
 8007988:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* SSRU callback */
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
    /* Call SSRUEvent registered Callback */
    hrtc->SSRUEventCallback(hrtc);
#else
    HAL_RTCEx_SSRUEventCallback(hrtc);
 800798a:	6878      	ldr	r0, [r7, #4]
 800798c:	f7fb f933 	bl	8002bf6 <HAL_RTCEx_SSRUEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
  }

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8007990:	687b      	ldr	r3, [r7, #4]
 8007992:	2201      	movs	r2, #1
 8007994:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
}
 8007998:	bf00      	nop
 800799a:	3708      	adds	r7, #8
 800799c:	46bd      	mov	sp, r7
 800799e:	bd80      	pop	{r7, pc}
 80079a0:	40002800 	.word	0x40002800

080079a4 <HAL_RTCEx_AlarmBEventCallback>:
  * @brief  Alarm B callback.
  * @param  hrtc RTC handle
  * @retval None
  */
__weak void HAL_RTCEx_AlarmBEventCallback(RTC_HandleTypeDef *hrtc)
{
 80079a4:	b480      	push	{r7}
 80079a6:	b083      	sub	sp, #12
 80079a8:	af00      	add	r7, sp, #0
 80079aa:	6078      	str	r0, [r7, #4]
  UNUSED(hrtc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_RTCEx_AlarmBEventCallback could be implemented in the user file
   */
}
 80079ac:	bf00      	nop
 80079ae:	370c      	adds	r7, #12
 80079b0:	46bd      	mov	sp, r7
 80079b2:	bc80      	pop	{r7}
 80079b4:	4770      	bx	lr
	...

080079b8 <HAL_RTCEx_BKUPWrite>:
  *          This parameter can be RTC_BKP_DRx where x can be from 0 to RTC_BACKUP_NB
  * @param  Data Data to be written in the specified Backup data register.
  * @retval None
  */
void HAL_RTCEx_BKUPWrite(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister, uint32_t Data)
{
 80079b8:	b480      	push	{r7}
 80079ba:	b087      	sub	sp, #28
 80079bc:	af00      	add	r7, sp, #0
 80079be:	60f8      	str	r0, [r7, #12]
 80079c0:	60b9      	str	r1, [r7, #8]
 80079c2:	607a      	str	r2, [r7, #4]

  UNUSED(hrtc);
  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t) & (TAMP->BKP0R);
 80079c4:	4b07      	ldr	r3, [pc, #28]	@ (80079e4 <HAL_RTCEx_BKUPWrite+0x2c>)
 80079c6:	617b      	str	r3, [r7, #20]
  tmp += (BackupRegister * 4U);
 80079c8:	68bb      	ldr	r3, [r7, #8]
 80079ca:	009b      	lsls	r3, r3, #2
 80079cc:	697a      	ldr	r2, [r7, #20]
 80079ce:	4413      	add	r3, r2
 80079d0:	617b      	str	r3, [r7, #20]

  /* Write the specified register */
  *(__IO uint32_t *)tmp = (uint32_t)Data;
 80079d2:	697b      	ldr	r3, [r7, #20]
 80079d4:	687a      	ldr	r2, [r7, #4]
 80079d6:	601a      	str	r2, [r3, #0]
}
 80079d8:	bf00      	nop
 80079da:	371c      	adds	r7, #28
 80079dc:	46bd      	mov	sp, r7
 80079de:	bc80      	pop	{r7}
 80079e0:	4770      	bx	lr
 80079e2:	bf00      	nop
 80079e4:	4000b100 	.word	0x4000b100

080079e8 <HAL_RTCEx_BKUPRead>:
  * @param  BackupRegister RTC Backup data Register number.
  *          This parameter can be RTC_BKP_DRx where x can be from 0 to RTC_BACKUP_NB
  * @retval Read value
  */
uint32_t HAL_RTCEx_BKUPRead(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister)
{
 80079e8:	b480      	push	{r7}
 80079ea:	b085      	sub	sp, #20
 80079ec:	af00      	add	r7, sp, #0
 80079ee:	6078      	str	r0, [r7, #4]
 80079f0:	6039      	str	r1, [r7, #0]

  UNUSED(hrtc);
  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t) & (TAMP->BKP0R);
 80079f2:	4b07      	ldr	r3, [pc, #28]	@ (8007a10 <HAL_RTCEx_BKUPRead+0x28>)
 80079f4:	60fb      	str	r3, [r7, #12]
  tmp += (BackupRegister * 4U);
 80079f6:	683b      	ldr	r3, [r7, #0]
 80079f8:	009b      	lsls	r3, r3, #2
 80079fa:	68fa      	ldr	r2, [r7, #12]
 80079fc:	4413      	add	r3, r2
 80079fe:	60fb      	str	r3, [r7, #12]

  /* Read the specified register */
  return (*(__IO uint32_t *)tmp);
 8007a00:	68fb      	ldr	r3, [r7, #12]
 8007a02:	681b      	ldr	r3, [r3, #0]
}
 8007a04:	4618      	mov	r0, r3
 8007a06:	3714      	adds	r7, #20
 8007a08:	46bd      	mov	sp, r7
 8007a0a:	bc80      	pop	{r7}
 8007a0c:	4770      	bx	lr
 8007a0e:	bf00      	nop
 8007a10:	4000b100 	.word	0x4000b100

08007a14 <LL_PWR_SetRadioBusyTrigger>:
{
 8007a14:	b480      	push	{r7}
 8007a16:	b083      	sub	sp, #12
 8007a18:	af00      	add	r7, sp, #0
 8007a1a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(PWR->CR3, PWR_CR3_EWRFBUSY, RadioBusyTrigger);
 8007a1c:	4b06      	ldr	r3, [pc, #24]	@ (8007a38 <LL_PWR_SetRadioBusyTrigger+0x24>)
 8007a1e:	689b      	ldr	r3, [r3, #8]
 8007a20:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8007a24:	4904      	ldr	r1, [pc, #16]	@ (8007a38 <LL_PWR_SetRadioBusyTrigger+0x24>)
 8007a26:	687b      	ldr	r3, [r7, #4]
 8007a28:	4313      	orrs	r3, r2
 8007a2a:	608b      	str	r3, [r1, #8]
}
 8007a2c:	bf00      	nop
 8007a2e:	370c      	adds	r7, #12
 8007a30:	46bd      	mov	sp, r7
 8007a32:	bc80      	pop	{r7}
 8007a34:	4770      	bx	lr
 8007a36:	bf00      	nop
 8007a38:	58000400 	.word	0x58000400

08007a3c <LL_PWR_UnselectSUBGHZSPI_NSS>:
{
 8007a3c:	b480      	push	{r7}
 8007a3e:	af00      	add	r7, sp, #0
  SET_BIT(PWR->SUBGHZSPICR, PWR_SUBGHZSPICR_NSS);
 8007a40:	4b05      	ldr	r3, [pc, #20]	@ (8007a58 <LL_PWR_UnselectSUBGHZSPI_NSS+0x1c>)
 8007a42:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007a46:	4a04      	ldr	r2, [pc, #16]	@ (8007a58 <LL_PWR_UnselectSUBGHZSPI_NSS+0x1c>)
 8007a48:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007a4c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8007a50:	bf00      	nop
 8007a52:	46bd      	mov	sp, r7
 8007a54:	bc80      	pop	{r7}
 8007a56:	4770      	bx	lr
 8007a58:	58000400 	.word	0x58000400

08007a5c <LL_PWR_SelectSUBGHZSPI_NSS>:
{
 8007a5c:	b480      	push	{r7}
 8007a5e:	af00      	add	r7, sp, #0
  CLEAR_BIT(PWR->SUBGHZSPICR, PWR_SUBGHZSPICR_NSS);
 8007a60:	4b05      	ldr	r3, [pc, #20]	@ (8007a78 <LL_PWR_SelectSUBGHZSPI_NSS+0x1c>)
 8007a62:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007a66:	4a04      	ldr	r2, [pc, #16]	@ (8007a78 <LL_PWR_SelectSUBGHZSPI_NSS+0x1c>)
 8007a68:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8007a6c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8007a70:	bf00      	nop
 8007a72:	46bd      	mov	sp, r7
 8007a74:	bc80      	pop	{r7}
 8007a76:	4770      	bx	lr
 8007a78:	58000400 	.word	0x58000400

08007a7c <LL_PWR_ClearFlag_RFBUSY>:
{
 8007a7c:	b480      	push	{r7}
 8007a7e:	af00      	add	r7, sp, #0
  WRITE_REG(PWR->SCR, PWR_SCR_CWRFBUSYF);
 8007a80:	4b03      	ldr	r3, [pc, #12]	@ (8007a90 <LL_PWR_ClearFlag_RFBUSY+0x14>)
 8007a82:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8007a86:	619a      	str	r2, [r3, #24]
}
 8007a88:	bf00      	nop
 8007a8a:	46bd      	mov	sp, r7
 8007a8c:	bc80      	pop	{r7}
 8007a8e:	4770      	bx	lr
 8007a90:	58000400 	.word	0x58000400

08007a94 <LL_PWR_IsActiveFlag_RFBUSYS>:
{
 8007a94:	b480      	push	{r7}
 8007a96:	af00      	add	r7, sp, #0
  return ((READ_BIT(PWR->SR2, PWR_SR2_RFBUSYS) == (PWR_SR2_RFBUSYS)) ? 1UL : 0UL);
 8007a98:	4b06      	ldr	r3, [pc, #24]	@ (8007ab4 <LL_PWR_IsActiveFlag_RFBUSYS+0x20>)
 8007a9a:	695b      	ldr	r3, [r3, #20]
 8007a9c:	f003 0302 	and.w	r3, r3, #2
 8007aa0:	2b02      	cmp	r3, #2
 8007aa2:	d101      	bne.n	8007aa8 <LL_PWR_IsActiveFlag_RFBUSYS+0x14>
 8007aa4:	2301      	movs	r3, #1
 8007aa6:	e000      	b.n	8007aaa <LL_PWR_IsActiveFlag_RFBUSYS+0x16>
 8007aa8:	2300      	movs	r3, #0
}
 8007aaa:	4618      	mov	r0, r3
 8007aac:	46bd      	mov	sp, r7
 8007aae:	bc80      	pop	{r7}
 8007ab0:	4770      	bx	lr
 8007ab2:	bf00      	nop
 8007ab4:	58000400 	.word	0x58000400

08007ab8 <LL_PWR_IsActiveFlag_RFBUSYMS>:
{
 8007ab8:	b480      	push	{r7}
 8007aba:	af00      	add	r7, sp, #0
  return ((READ_BIT(PWR->SR2, PWR_SR2_RFBUSYMS) == (PWR_SR2_RFBUSYMS)) ? 1UL : 0UL);
 8007abc:	4b06      	ldr	r3, [pc, #24]	@ (8007ad8 <LL_PWR_IsActiveFlag_RFBUSYMS+0x20>)
 8007abe:	695b      	ldr	r3, [r3, #20]
 8007ac0:	f003 0304 	and.w	r3, r3, #4
 8007ac4:	2b04      	cmp	r3, #4
 8007ac6:	d101      	bne.n	8007acc <LL_PWR_IsActiveFlag_RFBUSYMS+0x14>
 8007ac8:	2301      	movs	r3, #1
 8007aca:	e000      	b.n	8007ace <LL_PWR_IsActiveFlag_RFBUSYMS+0x16>
 8007acc:	2300      	movs	r3, #0
}
 8007ace:	4618      	mov	r0, r3
 8007ad0:	46bd      	mov	sp, r7
 8007ad2:	bc80      	pop	{r7}
 8007ad4:	4770      	bx	lr
 8007ad6:	bf00      	nop
 8007ad8:	58000400 	.word	0x58000400

08007adc <LL_RCC_RF_DisableReset>:
{
 8007adc:	b480      	push	{r7}
 8007ade:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_RFRST);
 8007ae0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007ae4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007ae8:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8007aec:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8007af0:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 8007af4:	bf00      	nop
 8007af6:	46bd      	mov	sp, r7
 8007af8:	bc80      	pop	{r7}
 8007afa:	4770      	bx	lr

08007afc <LL_RCC_IsRFUnderReset>:
{
 8007afc:	b480      	push	{r7}
 8007afe:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_RFRSTF) == (RCC_CSR_RFRSTF)) ? 1UL : 0UL);
 8007b00:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007b04:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007b08:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007b0c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007b10:	d101      	bne.n	8007b16 <LL_RCC_IsRFUnderReset+0x1a>
 8007b12:	2301      	movs	r3, #1
 8007b14:	e000      	b.n	8007b18 <LL_RCC_IsRFUnderReset+0x1c>
 8007b16:	2300      	movs	r3, #0
}
 8007b18:	4618      	mov	r0, r3
 8007b1a:	46bd      	mov	sp, r7
 8007b1c:	bc80      	pop	{r7}
 8007b1e:	4770      	bx	lr

08007b20 <LL_EXTI_EnableIT_32_63>:
  *         @arg @ref LL_EXTI_LINE_ALL_32_63
  *         (*) value not defined in all devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_32_63(uint32_t ExtiLine)
{
 8007b20:	b480      	push	{r7}
 8007b22:	b083      	sub	sp, #12
 8007b24:	af00      	add	r7, sp, #0
 8007b26:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR2, ExtiLine);
 8007b28:	4b06      	ldr	r3, [pc, #24]	@ (8007b44 <LL_EXTI_EnableIT_32_63+0x24>)
 8007b2a:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
 8007b2e:	4905      	ldr	r1, [pc, #20]	@ (8007b44 <LL_EXTI_EnableIT_32_63+0x24>)
 8007b30:	687b      	ldr	r3, [r7, #4]
 8007b32:	4313      	orrs	r3, r2
 8007b34:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
}
 8007b38:	bf00      	nop
 8007b3a:	370c      	adds	r7, #12
 8007b3c:	46bd      	mov	sp, r7
 8007b3e:	bc80      	pop	{r7}
 8007b40:	4770      	bx	lr
 8007b42:	bf00      	nop
 8007b44:	58000800 	.word	0x58000800

08007b48 <HAL_SUBGHZ_Init>:
  *         set the state to HAL_SUBGHZ_STATE_RESET_RF_READY with __HAL_SUBGHZ_RESET_HANDLE_STATE_RF_READY
  *         to avoid the reset of Radio peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SUBGHZ_Init(SUBGHZ_HandleTypeDef *hsubghz)
{
 8007b48:	b580      	push	{r7, lr}
 8007b4a:	b084      	sub	sp, #16
 8007b4c:	af00      	add	r7, sp, #0
 8007b4e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  __IO uint32_t count;
  HAL_SUBGHZ_StateTypeDef subghz_state;

  /* Check the hsubghz handle allocation */
  if (hsubghz == NULL)
 8007b50:	687b      	ldr	r3, [r7, #4]
 8007b52:	2b00      	cmp	r3, #0
 8007b54:	d103      	bne.n	8007b5e <HAL_SUBGHZ_Init+0x16>
  {
    status = HAL_ERROR;
 8007b56:	2301      	movs	r3, #1
 8007b58:	73fb      	strb	r3, [r7, #15]
    return status;
 8007b5a:	7bfb      	ldrb	r3, [r7, #15]
 8007b5c:	e052      	b.n	8007c04 <HAL_SUBGHZ_Init+0xbc>
  }
  else
  {
    status = HAL_OK;
 8007b5e:	2300      	movs	r3, #0
 8007b60:	73fb      	strb	r3, [r7, #15]
  }

  assert_param(IS_SUBGHZSPI_BAUDRATE_PRESCALER(hsubghz->Init.BaudratePrescaler));

  subghz_state = hsubghz->State;
 8007b62:	687b      	ldr	r3, [r7, #4]
 8007b64:	799b      	ldrb	r3, [r3, #6]
 8007b66:	73bb      	strb	r3, [r7, #14]
  if ((subghz_state == HAL_SUBGHZ_STATE_RESET) ||
 8007b68:	7bbb      	ldrb	r3, [r7, #14]
 8007b6a:	2b00      	cmp	r3, #0
 8007b6c:	d002      	beq.n	8007b74 <HAL_SUBGHZ_Init+0x2c>
 8007b6e:	7bbb      	ldrb	r3, [r7, #14]
 8007b70:	2b03      	cmp	r3, #3
 8007b72:	d109      	bne.n	8007b88 <HAL_SUBGHZ_Init+0x40>
      (subghz_state == HAL_SUBGHZ_STATE_RESET_RF_READY))
  {
    /* Allocate lock resource and initialize it */
    hsubghz->Lock = HAL_UNLOCKED;
 8007b74:	687b      	ldr	r3, [r7, #4]
 8007b76:	2200      	movs	r2, #0
 8007b78:	715a      	strb	r2, [r3, #5]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hsubghz->MspInitCallback(hsubghz);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SUBGHZ_MspInit(hsubghz);
 8007b7a:	6878      	ldr	r0, [r7, #4]
 8007b7c:	f7fa fb62 	bl	8002244 <HAL_SUBGHZ_MspInit>
#if defined(CORE_CM0PLUS)
    /* Enable EXTI 44 : Radio IRQ ITs for CPU2 */
    LL_C2_EXTI_EnableIT_32_63(LL_EXTI_LINE_44);
#else
    /* Enable EXTI 44 : Radio IRQ ITs for CPU1 */
    LL_EXTI_EnableIT_32_63(LL_EXTI_LINE_44);
 8007b80:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 8007b84:	f7ff ffcc 	bl	8007b20 <LL_EXTI_EnableIT_32_63>
#endif /* CORE_CM0PLUS */
  }

  if (subghz_state == HAL_SUBGHZ_STATE_RESET)
 8007b88:	7bbb      	ldrb	r3, [r7, #14]
 8007b8a:	2b00      	cmp	r3, #0
 8007b8c:	d126      	bne.n	8007bdc <HAL_SUBGHZ_Init+0x94>
  {
    /* Reinitialize Radio peripheral only if SUBGHZ is in full RESET state */
    hsubghz->State = HAL_SUBGHZ_STATE_BUSY;
 8007b8e:	687b      	ldr	r3, [r7, #4]
 8007b90:	2202      	movs	r2, #2
 8007b92:	719a      	strb	r2, [r3, #6]

    /* De-asserts the reset signal of the Radio peripheral */
    LL_RCC_RF_DisableReset();
 8007b94:	f7ff ffa2 	bl	8007adc <LL_RCC_RF_DisableReset>

    /* Verify that Radio in reset status flag is set */
    count  = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 8007b98:	4b1c      	ldr	r3, [pc, #112]	@ (8007c0c <HAL_SUBGHZ_Init+0xc4>)
 8007b9a:	681a      	ldr	r2, [r3, #0]
 8007b9c:	4613      	mov	r3, r2
 8007b9e:	00db      	lsls	r3, r3, #3
 8007ba0:	1a9b      	subs	r3, r3, r2
 8007ba2:	009b      	lsls	r3, r3, #2
 8007ba4:	0cdb      	lsrs	r3, r3, #19
 8007ba6:	2264      	movs	r2, #100	@ 0x64
 8007ba8:	fb02 f303 	mul.w	r3, r2, r3
 8007bac:	60bb      	str	r3, [r7, #8]

    do
    {
      if (count == 0U)
 8007bae:	68bb      	ldr	r3, [r7, #8]
 8007bb0:	2b00      	cmp	r3, #0
 8007bb2:	d105      	bne.n	8007bc0 <HAL_SUBGHZ_Init+0x78>
      {
        status  = HAL_ERROR;
 8007bb4:	2301      	movs	r3, #1
 8007bb6:	73fb      	strb	r3, [r7, #15]
        hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 8007bb8:	687b      	ldr	r3, [r7, #4]
 8007bba:	2201      	movs	r2, #1
 8007bbc:	609a      	str	r2, [r3, #8]
        break;
 8007bbe:	e007      	b.n	8007bd0 <HAL_SUBGHZ_Init+0x88>
      }
      count--;
 8007bc0:	68bb      	ldr	r3, [r7, #8]
 8007bc2:	3b01      	subs	r3, #1
 8007bc4:	60bb      	str	r3, [r7, #8]
    } while (LL_RCC_IsRFUnderReset() != 0UL);
 8007bc6:	f7ff ff99 	bl	8007afc <LL_RCC_IsRFUnderReset>
 8007bca:	4603      	mov	r3, r0
 8007bcc:	2b00      	cmp	r3, #0
 8007bce:	d1ee      	bne.n	8007bae <HAL_SUBGHZ_Init+0x66>

    /* Asserts the reset signal of the Radio peripheral */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 8007bd0:	f7ff ff34 	bl	8007a3c <LL_PWR_UnselectSUBGHZSPI_NSS>
#if defined(CORE_CM0PLUS)
    /* Enable wakeup signal of the Radio peripheral */
    LL_C2_PWR_SetRadioBusyTrigger(LL_PWR_RADIO_BUSY_TRIGGER_WU_IT);
#else
    /* Enable wakeup signal of the Radio peripheral */
    LL_PWR_SetRadioBusyTrigger(LL_PWR_RADIO_BUSY_TRIGGER_WU_IT);
 8007bd4:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 8007bd8:	f7ff ff1c 	bl	8007a14 <LL_PWR_SetRadioBusyTrigger>
#endif /* CORE_CM0PLUS */
  }

  /* Clear Pending Flag */
  LL_PWR_ClearFlag_RFBUSY();
 8007bdc:	f7ff ff4e 	bl	8007a7c <LL_PWR_ClearFlag_RFBUSY>

  if (status == HAL_OK)
 8007be0:	7bfb      	ldrb	r3, [r7, #15]
 8007be2:	2b00      	cmp	r3, #0
 8007be4:	d10a      	bne.n	8007bfc <HAL_SUBGHZ_Init+0xb4>
  {
    /* Initialize SUBGHZSPI Peripheral */
    SUBGHZSPI_Init(hsubghz->Init.BaudratePrescaler);
 8007be6:	687b      	ldr	r3, [r7, #4]
 8007be8:	681b      	ldr	r3, [r3, #0]
 8007bea:	4618      	mov	r0, r3
 8007bec:	f000 fabc 	bl	8008168 <SUBGHZSPI_Init>

    hsubghz->DeepSleep = SUBGHZ_DEEP_SLEEP_ENABLE;
 8007bf0:	687b      	ldr	r3, [r7, #4]
 8007bf2:	2201      	movs	r2, #1
 8007bf4:	711a      	strb	r2, [r3, #4]
    hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_NONE;
 8007bf6:	687b      	ldr	r3, [r7, #4]
 8007bf8:	2200      	movs	r2, #0
 8007bfa:	609a      	str	r2, [r3, #8]
  }

  hsubghz->State = HAL_SUBGHZ_STATE_READY;
 8007bfc:	687b      	ldr	r3, [r7, #4]
 8007bfe:	2201      	movs	r2, #1
 8007c00:	719a      	strb	r2, [r3, #6]

  return status;
 8007c02:	7bfb      	ldrb	r3, [r7, #15]
}
 8007c04:	4618      	mov	r0, r3
 8007c06:	3710      	adds	r7, #16
 8007c08:	46bd      	mov	sp, r7
 8007c0a:	bd80      	pop	{r7, pc}
 8007c0c:	20000014 	.word	0x20000014

08007c10 <HAL_SUBGHZ_WriteRegisters>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_WriteRegisters(SUBGHZ_HandleTypeDef *hsubghz,
                                            uint16_t Address,
                                            uint8_t *pBuffer,
                                            uint16_t Size)
{
 8007c10:	b580      	push	{r7, lr}
 8007c12:	b086      	sub	sp, #24
 8007c14:	af00      	add	r7, sp, #0
 8007c16:	60f8      	str	r0, [r7, #12]
 8007c18:	607a      	str	r2, [r7, #4]
 8007c1a:	461a      	mov	r2, r3
 8007c1c:	460b      	mov	r3, r1
 8007c1e:	817b      	strh	r3, [r7, #10]
 8007c20:	4613      	mov	r3, r2
 8007c22:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 8007c24:	68fb      	ldr	r3, [r7, #12]
 8007c26:	799b      	ldrb	r3, [r3, #6]
 8007c28:	b2db      	uxtb	r3, r3
 8007c2a:	2b01      	cmp	r3, #1
 8007c2c:	d14a      	bne.n	8007cc4 <HAL_SUBGHZ_WriteRegisters+0xb4>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 8007c2e:	68fb      	ldr	r3, [r7, #12]
 8007c30:	795b      	ldrb	r3, [r3, #5]
 8007c32:	2b01      	cmp	r3, #1
 8007c34:	d101      	bne.n	8007c3a <HAL_SUBGHZ_WriteRegisters+0x2a>
 8007c36:	2302      	movs	r3, #2
 8007c38:	e045      	b.n	8007cc6 <HAL_SUBGHZ_WriteRegisters+0xb6>
 8007c3a:	68fb      	ldr	r3, [r7, #12]
 8007c3c:	2201      	movs	r2, #1
 8007c3e:	715a      	strb	r2, [r3, #5]

    hsubghz->State = HAL_SUBGHZ_STATE_BUSY;
 8007c40:	68fb      	ldr	r3, [r7, #12]
 8007c42:	2202      	movs	r2, #2
 8007c44:	719a      	strb	r2, [r3, #6]

    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 8007c46:	68f8      	ldr	r0, [r7, #12]
 8007c48:	f000 fb5c 	bl	8008304 <SUBGHZ_CheckDeviceReady>

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 8007c4c:	f7ff ff06 	bl	8007a5c <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, SUBGHZ_RADIO_WRITE_REGISTER);
 8007c50:	210d      	movs	r1, #13
 8007c52:	68f8      	ldr	r0, [r7, #12]
 8007c54:	f000 faa8 	bl	80081a8 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)((Address & 0xFF00U) >> 8U));
 8007c58:	897b      	ldrh	r3, [r7, #10]
 8007c5a:	0a1b      	lsrs	r3, r3, #8
 8007c5c:	b29b      	uxth	r3, r3
 8007c5e:	b2db      	uxtb	r3, r3
 8007c60:	4619      	mov	r1, r3
 8007c62:	68f8      	ldr	r0, [r7, #12]
 8007c64:	f000 faa0 	bl	80081a8 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)(Address & 0x00FFU));
 8007c68:	897b      	ldrh	r3, [r7, #10]
 8007c6a:	b2db      	uxtb	r3, r3
 8007c6c:	4619      	mov	r1, r3
 8007c6e:	68f8      	ldr	r0, [r7, #12]
 8007c70:	f000 fa9a 	bl	80081a8 <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 8007c74:	2300      	movs	r3, #0
 8007c76:	82bb      	strh	r3, [r7, #20]
 8007c78:	e00a      	b.n	8007c90 <HAL_SUBGHZ_WriteRegisters+0x80>
    {
      (void)SUBGHZSPI_Transmit(hsubghz, pBuffer[i]);
 8007c7a:	8abb      	ldrh	r3, [r7, #20]
 8007c7c:	687a      	ldr	r2, [r7, #4]
 8007c7e:	4413      	add	r3, r2
 8007c80:	781b      	ldrb	r3, [r3, #0]
 8007c82:	4619      	mov	r1, r3
 8007c84:	68f8      	ldr	r0, [r7, #12]
 8007c86:	f000 fa8f 	bl	80081a8 <SUBGHZSPI_Transmit>
    for (uint16_t i = 0U; i < Size; i++)
 8007c8a:	8abb      	ldrh	r3, [r7, #20]
 8007c8c:	3301      	adds	r3, #1
 8007c8e:	82bb      	strh	r3, [r7, #20]
 8007c90:	8aba      	ldrh	r2, [r7, #20]
 8007c92:	893b      	ldrh	r3, [r7, #8]
 8007c94:	429a      	cmp	r2, r3
 8007c96:	d3f0      	bcc.n	8007c7a <HAL_SUBGHZ_WriteRegisters+0x6a>
    }

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 8007c98:	f7ff fed0 	bl	8007a3c <LL_PWR_UnselectSUBGHZSPI_NSS>

    (void)SUBGHZ_WaitOnBusy(hsubghz);
 8007c9c:	68f8      	ldr	r0, [r7, #12]
 8007c9e:	f000 fb55 	bl	800834c <SUBGHZ_WaitOnBusy>

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 8007ca2:	68fb      	ldr	r3, [r7, #12]
 8007ca4:	689b      	ldr	r3, [r3, #8]
 8007ca6:	2b00      	cmp	r3, #0
 8007ca8:	d002      	beq.n	8007cb0 <HAL_SUBGHZ_WriteRegisters+0xa0>
    {
      status = HAL_ERROR;
 8007caa:	2301      	movs	r3, #1
 8007cac:	75fb      	strb	r3, [r7, #23]
 8007cae:	e001      	b.n	8007cb4 <HAL_SUBGHZ_WriteRegisters+0xa4>
    }
    else
    {
      status = HAL_OK;
 8007cb0:	2300      	movs	r3, #0
 8007cb2:	75fb      	strb	r3, [r7, #23]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 8007cb4:	68fb      	ldr	r3, [r7, #12]
 8007cb6:	2201      	movs	r2, #1
 8007cb8:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 8007cba:	68fb      	ldr	r3, [r7, #12]
 8007cbc:	2200      	movs	r2, #0
 8007cbe:	715a      	strb	r2, [r3, #5]

    return status;
 8007cc0:	7dfb      	ldrb	r3, [r7, #23]
 8007cc2:	e000      	b.n	8007cc6 <HAL_SUBGHZ_WriteRegisters+0xb6>
  }
  else
  {
    return HAL_BUSY;
 8007cc4:	2302      	movs	r3, #2
  }
}
 8007cc6:	4618      	mov	r0, r3
 8007cc8:	3718      	adds	r7, #24
 8007cca:	46bd      	mov	sp, r7
 8007ccc:	bd80      	pop	{r7, pc}

08007cce <HAL_SUBGHZ_ReadRegisters>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_ReadRegisters(SUBGHZ_HandleTypeDef *hsubghz,
                                           uint16_t Address,
                                           uint8_t *pBuffer,
                                           uint16_t Size)
{
 8007cce:	b580      	push	{r7, lr}
 8007cd0:	b088      	sub	sp, #32
 8007cd2:	af00      	add	r7, sp, #0
 8007cd4:	60f8      	str	r0, [r7, #12]
 8007cd6:	607a      	str	r2, [r7, #4]
 8007cd8:	461a      	mov	r2, r3
 8007cda:	460b      	mov	r3, r1
 8007cdc:	817b      	strh	r3, [r7, #10]
 8007cde:	4613      	mov	r3, r2
 8007ce0:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;
  uint8_t *pData = pBuffer;
 8007ce2:	687b      	ldr	r3, [r7, #4]
 8007ce4:	61bb      	str	r3, [r7, #24]

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 8007ce6:	68fb      	ldr	r3, [r7, #12]
 8007ce8:	799b      	ldrb	r3, [r3, #6]
 8007cea:	b2db      	uxtb	r3, r3
 8007cec:	2b01      	cmp	r3, #1
 8007cee:	d14a      	bne.n	8007d86 <HAL_SUBGHZ_ReadRegisters+0xb8>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 8007cf0:	68fb      	ldr	r3, [r7, #12]
 8007cf2:	795b      	ldrb	r3, [r3, #5]
 8007cf4:	2b01      	cmp	r3, #1
 8007cf6:	d101      	bne.n	8007cfc <HAL_SUBGHZ_ReadRegisters+0x2e>
 8007cf8:	2302      	movs	r3, #2
 8007cfa:	e045      	b.n	8007d88 <HAL_SUBGHZ_ReadRegisters+0xba>
 8007cfc:	68fb      	ldr	r3, [r7, #12]
 8007cfe:	2201      	movs	r2, #1
 8007d00:	715a      	strb	r2, [r3, #5]

    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 8007d02:	68f8      	ldr	r0, [r7, #12]
 8007d04:	f000 fafe 	bl	8008304 <SUBGHZ_CheckDeviceReady>

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 8007d08:	f7ff fea8 	bl	8007a5c <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, SUBGHZ_RADIO_READ_REGISTER);
 8007d0c:	211d      	movs	r1, #29
 8007d0e:	68f8      	ldr	r0, [r7, #12]
 8007d10:	f000 fa4a 	bl	80081a8 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)((Address & 0xFF00U) >> 8U));
 8007d14:	897b      	ldrh	r3, [r7, #10]
 8007d16:	0a1b      	lsrs	r3, r3, #8
 8007d18:	b29b      	uxth	r3, r3
 8007d1a:	b2db      	uxtb	r3, r3
 8007d1c:	4619      	mov	r1, r3
 8007d1e:	68f8      	ldr	r0, [r7, #12]
 8007d20:	f000 fa42 	bl	80081a8 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)(Address & 0x00FFU));
 8007d24:	897b      	ldrh	r3, [r7, #10]
 8007d26:	b2db      	uxtb	r3, r3
 8007d28:	4619      	mov	r1, r3
 8007d2a:	68f8      	ldr	r0, [r7, #12]
 8007d2c:	f000 fa3c 	bl	80081a8 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, 0U);
 8007d30:	2100      	movs	r1, #0
 8007d32:	68f8      	ldr	r0, [r7, #12]
 8007d34:	f000 fa38 	bl	80081a8 <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 8007d38:	2300      	movs	r3, #0
 8007d3a:	82fb      	strh	r3, [r7, #22]
 8007d3c:	e009      	b.n	8007d52 <HAL_SUBGHZ_ReadRegisters+0x84>
    {
      (void)SUBGHZSPI_Receive(hsubghz, (pData));
 8007d3e:	69b9      	ldr	r1, [r7, #24]
 8007d40:	68f8      	ldr	r0, [r7, #12]
 8007d42:	f000 fa87 	bl	8008254 <SUBGHZSPI_Receive>
      pData++;
 8007d46:	69bb      	ldr	r3, [r7, #24]
 8007d48:	3301      	adds	r3, #1
 8007d4a:	61bb      	str	r3, [r7, #24]
    for (uint16_t i = 0U; i < Size; i++)
 8007d4c:	8afb      	ldrh	r3, [r7, #22]
 8007d4e:	3301      	adds	r3, #1
 8007d50:	82fb      	strh	r3, [r7, #22]
 8007d52:	8afa      	ldrh	r2, [r7, #22]
 8007d54:	893b      	ldrh	r3, [r7, #8]
 8007d56:	429a      	cmp	r2, r3
 8007d58:	d3f1      	bcc.n	8007d3e <HAL_SUBGHZ_ReadRegisters+0x70>
    }

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 8007d5a:	f7ff fe6f 	bl	8007a3c <LL_PWR_UnselectSUBGHZSPI_NSS>

    (void)SUBGHZ_WaitOnBusy(hsubghz);
 8007d5e:	68f8      	ldr	r0, [r7, #12]
 8007d60:	f000 faf4 	bl	800834c <SUBGHZ_WaitOnBusy>

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 8007d64:	68fb      	ldr	r3, [r7, #12]
 8007d66:	689b      	ldr	r3, [r3, #8]
 8007d68:	2b00      	cmp	r3, #0
 8007d6a:	d002      	beq.n	8007d72 <HAL_SUBGHZ_ReadRegisters+0xa4>
    {
      status = HAL_ERROR;
 8007d6c:	2301      	movs	r3, #1
 8007d6e:	77fb      	strb	r3, [r7, #31]
 8007d70:	e001      	b.n	8007d76 <HAL_SUBGHZ_ReadRegisters+0xa8>
    }
    else
    {
      status = HAL_OK;
 8007d72:	2300      	movs	r3, #0
 8007d74:	77fb      	strb	r3, [r7, #31]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 8007d76:	68fb      	ldr	r3, [r7, #12]
 8007d78:	2201      	movs	r2, #1
 8007d7a:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 8007d7c:	68fb      	ldr	r3, [r7, #12]
 8007d7e:	2200      	movs	r2, #0
 8007d80:	715a      	strb	r2, [r3, #5]

    return status;
 8007d82:	7ffb      	ldrb	r3, [r7, #31]
 8007d84:	e000      	b.n	8007d88 <HAL_SUBGHZ_ReadRegisters+0xba>
  }
  else
  {
    return HAL_BUSY;
 8007d86:	2302      	movs	r3, #2
  }
}
 8007d88:	4618      	mov	r0, r3
 8007d8a:	3720      	adds	r7, #32
 8007d8c:	46bd      	mov	sp, r7
 8007d8e:	bd80      	pop	{r7, pc}

08007d90 <HAL_SUBGHZ_ExecSetCmd>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_ExecSetCmd(SUBGHZ_HandleTypeDef *hsubghz,
                                        SUBGHZ_RadioSetCmd_t Command,
                                        uint8_t *pBuffer,
                                        uint16_t Size)
{
 8007d90:	b580      	push	{r7, lr}
 8007d92:	b086      	sub	sp, #24
 8007d94:	af00      	add	r7, sp, #0
 8007d96:	60f8      	str	r0, [r7, #12]
 8007d98:	607a      	str	r2, [r7, #4]
 8007d9a:	461a      	mov	r2, r3
 8007d9c:	460b      	mov	r3, r1
 8007d9e:	72fb      	strb	r3, [r7, #11]
 8007da0:	4613      	mov	r3, r2
 8007da2:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;

  /* LORA Modulation not available on STM32WLx4xx devices */
  assert_param(IS_SUBGHZ_MODULATION_SUPPORTED(Command, pBuffer[0U]));

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 8007da4:	68fb      	ldr	r3, [r7, #12]
 8007da6:	799b      	ldrb	r3, [r3, #6]
 8007da8:	b2db      	uxtb	r3, r3
 8007daa:	2b01      	cmp	r3, #1
 8007dac:	d14a      	bne.n	8007e44 <HAL_SUBGHZ_ExecSetCmd+0xb4>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 8007dae:	68fb      	ldr	r3, [r7, #12]
 8007db0:	795b      	ldrb	r3, [r3, #5]
 8007db2:	2b01      	cmp	r3, #1
 8007db4:	d101      	bne.n	8007dba <HAL_SUBGHZ_ExecSetCmd+0x2a>
 8007db6:	2302      	movs	r3, #2
 8007db8:	e045      	b.n	8007e46 <HAL_SUBGHZ_ExecSetCmd+0xb6>
 8007dba:	68fb      	ldr	r3, [r7, #12]
 8007dbc:	2201      	movs	r2, #1
 8007dbe:	715a      	strb	r2, [r3, #5]

    /* Need to wakeup Radio if already in Sleep at startup */
    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 8007dc0:	68f8      	ldr	r0, [r7, #12]
 8007dc2:	f000 fa9f 	bl	8008304 <SUBGHZ_CheckDeviceReady>

    if ((Command == RADIO_SET_SLEEP) || (Command == RADIO_SET_RXDUTYCYCLE))
 8007dc6:	7afb      	ldrb	r3, [r7, #11]
 8007dc8:	2b84      	cmp	r3, #132	@ 0x84
 8007dca:	d002      	beq.n	8007dd2 <HAL_SUBGHZ_ExecSetCmd+0x42>
 8007dcc:	7afb      	ldrb	r3, [r7, #11]
 8007dce:	2b94      	cmp	r3, #148	@ 0x94
 8007dd0:	d103      	bne.n	8007dda <HAL_SUBGHZ_ExecSetCmd+0x4a>
    {
      hsubghz->DeepSleep = SUBGHZ_DEEP_SLEEP_ENABLE;
 8007dd2:	68fb      	ldr	r3, [r7, #12]
 8007dd4:	2201      	movs	r2, #1
 8007dd6:	711a      	strb	r2, [r3, #4]
 8007dd8:	e002      	b.n	8007de0 <HAL_SUBGHZ_ExecSetCmd+0x50>
    }
    else
    {
      hsubghz->DeepSleep = SUBGHZ_DEEP_SLEEP_DISABLE;
 8007dda:	68fb      	ldr	r3, [r7, #12]
 8007ddc:	2200      	movs	r2, #0
 8007dde:	711a      	strb	r2, [r3, #4]
    }

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 8007de0:	f7ff fe3c 	bl	8007a5c <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)Command);
 8007de4:	7afb      	ldrb	r3, [r7, #11]
 8007de6:	4619      	mov	r1, r3
 8007de8:	68f8      	ldr	r0, [r7, #12]
 8007dea:	f000 f9dd 	bl	80081a8 <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 8007dee:	2300      	movs	r3, #0
 8007df0:	82bb      	strh	r3, [r7, #20]
 8007df2:	e00a      	b.n	8007e0a <HAL_SUBGHZ_ExecSetCmd+0x7a>
    {
      (void)SUBGHZSPI_Transmit(hsubghz, pBuffer[i]);
 8007df4:	8abb      	ldrh	r3, [r7, #20]
 8007df6:	687a      	ldr	r2, [r7, #4]
 8007df8:	4413      	add	r3, r2
 8007dfa:	781b      	ldrb	r3, [r3, #0]
 8007dfc:	4619      	mov	r1, r3
 8007dfe:	68f8      	ldr	r0, [r7, #12]
 8007e00:	f000 f9d2 	bl	80081a8 <SUBGHZSPI_Transmit>
    for (uint16_t i = 0U; i < Size; i++)
 8007e04:	8abb      	ldrh	r3, [r7, #20]
 8007e06:	3301      	adds	r3, #1
 8007e08:	82bb      	strh	r3, [r7, #20]
 8007e0a:	8aba      	ldrh	r2, [r7, #20]
 8007e0c:	893b      	ldrh	r3, [r7, #8]
 8007e0e:	429a      	cmp	r2, r3
 8007e10:	d3f0      	bcc.n	8007df4 <HAL_SUBGHZ_ExecSetCmd+0x64>
    }

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 8007e12:	f7ff fe13 	bl	8007a3c <LL_PWR_UnselectSUBGHZSPI_NSS>

    if (Command != RADIO_SET_SLEEP)
 8007e16:	7afb      	ldrb	r3, [r7, #11]
 8007e18:	2b84      	cmp	r3, #132	@ 0x84
 8007e1a:	d002      	beq.n	8007e22 <HAL_SUBGHZ_ExecSetCmd+0x92>
    {
      (void)SUBGHZ_WaitOnBusy(hsubghz);
 8007e1c:	68f8      	ldr	r0, [r7, #12]
 8007e1e:	f000 fa95 	bl	800834c <SUBGHZ_WaitOnBusy>
    }

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 8007e22:	68fb      	ldr	r3, [r7, #12]
 8007e24:	689b      	ldr	r3, [r3, #8]
 8007e26:	2b00      	cmp	r3, #0
 8007e28:	d002      	beq.n	8007e30 <HAL_SUBGHZ_ExecSetCmd+0xa0>
    {
      status = HAL_ERROR;
 8007e2a:	2301      	movs	r3, #1
 8007e2c:	75fb      	strb	r3, [r7, #23]
 8007e2e:	e001      	b.n	8007e34 <HAL_SUBGHZ_ExecSetCmd+0xa4>
    }
    else
    {
      status = HAL_OK;
 8007e30:	2300      	movs	r3, #0
 8007e32:	75fb      	strb	r3, [r7, #23]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 8007e34:	68fb      	ldr	r3, [r7, #12]
 8007e36:	2201      	movs	r2, #1
 8007e38:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 8007e3a:	68fb      	ldr	r3, [r7, #12]
 8007e3c:	2200      	movs	r2, #0
 8007e3e:	715a      	strb	r2, [r3, #5]

    return status;
 8007e40:	7dfb      	ldrb	r3, [r7, #23]
 8007e42:	e000      	b.n	8007e46 <HAL_SUBGHZ_ExecSetCmd+0xb6>
  }
  else
  {
    return HAL_BUSY;
 8007e44:	2302      	movs	r3, #2
  }
}
 8007e46:	4618      	mov	r0, r3
 8007e48:	3718      	adds	r7, #24
 8007e4a:	46bd      	mov	sp, r7
 8007e4c:	bd80      	pop	{r7, pc}

08007e4e <HAL_SUBGHZ_ExecGetCmd>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_ExecGetCmd(SUBGHZ_HandleTypeDef *hsubghz,
                                        SUBGHZ_RadioGetCmd_t Command,
                                        uint8_t *pBuffer,
                                        uint16_t Size)
{
 8007e4e:	b580      	push	{r7, lr}
 8007e50:	b088      	sub	sp, #32
 8007e52:	af00      	add	r7, sp, #0
 8007e54:	60f8      	str	r0, [r7, #12]
 8007e56:	607a      	str	r2, [r7, #4]
 8007e58:	461a      	mov	r2, r3
 8007e5a:	460b      	mov	r3, r1
 8007e5c:	72fb      	strb	r3, [r7, #11]
 8007e5e:	4613      	mov	r3, r2
 8007e60:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;
  uint8_t *pData = pBuffer;
 8007e62:	687b      	ldr	r3, [r7, #4]
 8007e64:	61bb      	str	r3, [r7, #24]

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 8007e66:	68fb      	ldr	r3, [r7, #12]
 8007e68:	799b      	ldrb	r3, [r3, #6]
 8007e6a:	b2db      	uxtb	r3, r3
 8007e6c:	2b01      	cmp	r3, #1
 8007e6e:	d13d      	bne.n	8007eec <HAL_SUBGHZ_ExecGetCmd+0x9e>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 8007e70:	68fb      	ldr	r3, [r7, #12]
 8007e72:	795b      	ldrb	r3, [r3, #5]
 8007e74:	2b01      	cmp	r3, #1
 8007e76:	d101      	bne.n	8007e7c <HAL_SUBGHZ_ExecGetCmd+0x2e>
 8007e78:	2302      	movs	r3, #2
 8007e7a:	e038      	b.n	8007eee <HAL_SUBGHZ_ExecGetCmd+0xa0>
 8007e7c:	68fb      	ldr	r3, [r7, #12]
 8007e7e:	2201      	movs	r2, #1
 8007e80:	715a      	strb	r2, [r3, #5]

    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 8007e82:	68f8      	ldr	r0, [r7, #12]
 8007e84:	f000 fa3e 	bl	8008304 <SUBGHZ_CheckDeviceReady>

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 8007e88:	f7ff fde8 	bl	8007a5c <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)Command);
 8007e8c:	7afb      	ldrb	r3, [r7, #11]
 8007e8e:	4619      	mov	r1, r3
 8007e90:	68f8      	ldr	r0, [r7, #12]
 8007e92:	f000 f989 	bl	80081a8 <SUBGHZSPI_Transmit>

    /* Use to flush the Status (First byte) receive from SUBGHZ as not use */
    (void)SUBGHZSPI_Transmit(hsubghz, 0x00U);
 8007e96:	2100      	movs	r1, #0
 8007e98:	68f8      	ldr	r0, [r7, #12]
 8007e9a:	f000 f985 	bl	80081a8 <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 8007e9e:	2300      	movs	r3, #0
 8007ea0:	82fb      	strh	r3, [r7, #22]
 8007ea2:	e009      	b.n	8007eb8 <HAL_SUBGHZ_ExecGetCmd+0x6a>
    {
      (void)SUBGHZSPI_Receive(hsubghz, (pData));
 8007ea4:	69b9      	ldr	r1, [r7, #24]
 8007ea6:	68f8      	ldr	r0, [r7, #12]
 8007ea8:	f000 f9d4 	bl	8008254 <SUBGHZSPI_Receive>
      pData++;
 8007eac:	69bb      	ldr	r3, [r7, #24]
 8007eae:	3301      	adds	r3, #1
 8007eb0:	61bb      	str	r3, [r7, #24]
    for (uint16_t i = 0U; i < Size; i++)
 8007eb2:	8afb      	ldrh	r3, [r7, #22]
 8007eb4:	3301      	adds	r3, #1
 8007eb6:	82fb      	strh	r3, [r7, #22]
 8007eb8:	8afa      	ldrh	r2, [r7, #22]
 8007eba:	893b      	ldrh	r3, [r7, #8]
 8007ebc:	429a      	cmp	r2, r3
 8007ebe:	d3f1      	bcc.n	8007ea4 <HAL_SUBGHZ_ExecGetCmd+0x56>
    }

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 8007ec0:	f7ff fdbc 	bl	8007a3c <LL_PWR_UnselectSUBGHZSPI_NSS>

    (void)SUBGHZ_WaitOnBusy(hsubghz);
 8007ec4:	68f8      	ldr	r0, [r7, #12]
 8007ec6:	f000 fa41 	bl	800834c <SUBGHZ_WaitOnBusy>

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 8007eca:	68fb      	ldr	r3, [r7, #12]
 8007ecc:	689b      	ldr	r3, [r3, #8]
 8007ece:	2b00      	cmp	r3, #0
 8007ed0:	d002      	beq.n	8007ed8 <HAL_SUBGHZ_ExecGetCmd+0x8a>
    {
      status = HAL_ERROR;
 8007ed2:	2301      	movs	r3, #1
 8007ed4:	77fb      	strb	r3, [r7, #31]
 8007ed6:	e001      	b.n	8007edc <HAL_SUBGHZ_ExecGetCmd+0x8e>
    }
    else
    {
      status = HAL_OK;
 8007ed8:	2300      	movs	r3, #0
 8007eda:	77fb      	strb	r3, [r7, #31]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 8007edc:	68fb      	ldr	r3, [r7, #12]
 8007ede:	2201      	movs	r2, #1
 8007ee0:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 8007ee2:	68fb      	ldr	r3, [r7, #12]
 8007ee4:	2200      	movs	r2, #0
 8007ee6:	715a      	strb	r2, [r3, #5]

    return status;
 8007ee8:	7ffb      	ldrb	r3, [r7, #31]
 8007eea:	e000      	b.n	8007eee <HAL_SUBGHZ_ExecGetCmd+0xa0>
  }
  else
  {
    return HAL_BUSY;
 8007eec:	2302      	movs	r3, #2
  }
}
 8007eee:	4618      	mov	r0, r3
 8007ef0:	3720      	adds	r7, #32
 8007ef2:	46bd      	mov	sp, r7
 8007ef4:	bd80      	pop	{r7, pc}

08007ef6 <HAL_SUBGHZ_WriteBuffer>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_WriteBuffer(SUBGHZ_HandleTypeDef *hsubghz,
                                         uint8_t Offset,
                                         uint8_t *pBuffer,
                                         uint16_t Size)
{
 8007ef6:	b580      	push	{r7, lr}
 8007ef8:	b086      	sub	sp, #24
 8007efa:	af00      	add	r7, sp, #0
 8007efc:	60f8      	str	r0, [r7, #12]
 8007efe:	607a      	str	r2, [r7, #4]
 8007f00:	461a      	mov	r2, r3
 8007f02:	460b      	mov	r3, r1
 8007f04:	72fb      	strb	r3, [r7, #11]
 8007f06:	4613      	mov	r3, r2
 8007f08:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 8007f0a:	68fb      	ldr	r3, [r7, #12]
 8007f0c:	799b      	ldrb	r3, [r3, #6]
 8007f0e:	b2db      	uxtb	r3, r3
 8007f10:	2b01      	cmp	r3, #1
 8007f12:	d13e      	bne.n	8007f92 <HAL_SUBGHZ_WriteBuffer+0x9c>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 8007f14:	68fb      	ldr	r3, [r7, #12]
 8007f16:	795b      	ldrb	r3, [r3, #5]
 8007f18:	2b01      	cmp	r3, #1
 8007f1a:	d101      	bne.n	8007f20 <HAL_SUBGHZ_WriteBuffer+0x2a>
 8007f1c:	2302      	movs	r3, #2
 8007f1e:	e039      	b.n	8007f94 <HAL_SUBGHZ_WriteBuffer+0x9e>
 8007f20:	68fb      	ldr	r3, [r7, #12]
 8007f22:	2201      	movs	r2, #1
 8007f24:	715a      	strb	r2, [r3, #5]

    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 8007f26:	68f8      	ldr	r0, [r7, #12]
 8007f28:	f000 f9ec 	bl	8008304 <SUBGHZ_CheckDeviceReady>

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 8007f2c:	f7ff fd96 	bl	8007a5c <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, SUBGHZ_RADIO_WRITE_BUFFER);
 8007f30:	210e      	movs	r1, #14
 8007f32:	68f8      	ldr	r0, [r7, #12]
 8007f34:	f000 f938 	bl	80081a8 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, Offset);
 8007f38:	7afb      	ldrb	r3, [r7, #11]
 8007f3a:	4619      	mov	r1, r3
 8007f3c:	68f8      	ldr	r0, [r7, #12]
 8007f3e:	f000 f933 	bl	80081a8 <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 8007f42:	2300      	movs	r3, #0
 8007f44:	82bb      	strh	r3, [r7, #20]
 8007f46:	e00a      	b.n	8007f5e <HAL_SUBGHZ_WriteBuffer+0x68>
    {
      (void)SUBGHZSPI_Transmit(hsubghz, pBuffer[i]);
 8007f48:	8abb      	ldrh	r3, [r7, #20]
 8007f4a:	687a      	ldr	r2, [r7, #4]
 8007f4c:	4413      	add	r3, r2
 8007f4e:	781b      	ldrb	r3, [r3, #0]
 8007f50:	4619      	mov	r1, r3
 8007f52:	68f8      	ldr	r0, [r7, #12]
 8007f54:	f000 f928 	bl	80081a8 <SUBGHZSPI_Transmit>
    for (uint16_t i = 0U; i < Size; i++)
 8007f58:	8abb      	ldrh	r3, [r7, #20]
 8007f5a:	3301      	adds	r3, #1
 8007f5c:	82bb      	strh	r3, [r7, #20]
 8007f5e:	8aba      	ldrh	r2, [r7, #20]
 8007f60:	893b      	ldrh	r3, [r7, #8]
 8007f62:	429a      	cmp	r2, r3
 8007f64:	d3f0      	bcc.n	8007f48 <HAL_SUBGHZ_WriteBuffer+0x52>
    }
    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 8007f66:	f7ff fd69 	bl	8007a3c <LL_PWR_UnselectSUBGHZSPI_NSS>

    (void)SUBGHZ_WaitOnBusy(hsubghz);
 8007f6a:	68f8      	ldr	r0, [r7, #12]
 8007f6c:	f000 f9ee 	bl	800834c <SUBGHZ_WaitOnBusy>

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 8007f70:	68fb      	ldr	r3, [r7, #12]
 8007f72:	689b      	ldr	r3, [r3, #8]
 8007f74:	2b00      	cmp	r3, #0
 8007f76:	d002      	beq.n	8007f7e <HAL_SUBGHZ_WriteBuffer+0x88>
    {
      status = HAL_ERROR;
 8007f78:	2301      	movs	r3, #1
 8007f7a:	75fb      	strb	r3, [r7, #23]
 8007f7c:	e001      	b.n	8007f82 <HAL_SUBGHZ_WriteBuffer+0x8c>
    }
    else
    {
      status = HAL_OK;
 8007f7e:	2300      	movs	r3, #0
 8007f80:	75fb      	strb	r3, [r7, #23]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 8007f82:	68fb      	ldr	r3, [r7, #12]
 8007f84:	2201      	movs	r2, #1
 8007f86:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 8007f88:	68fb      	ldr	r3, [r7, #12]
 8007f8a:	2200      	movs	r2, #0
 8007f8c:	715a      	strb	r2, [r3, #5]

    return status;
 8007f8e:	7dfb      	ldrb	r3, [r7, #23]
 8007f90:	e000      	b.n	8007f94 <HAL_SUBGHZ_WriteBuffer+0x9e>
  }
  else
  {
    return HAL_BUSY;
 8007f92:	2302      	movs	r3, #2
  }
}
 8007f94:	4618      	mov	r0, r3
 8007f96:	3718      	adds	r7, #24
 8007f98:	46bd      	mov	sp, r7
 8007f9a:	bd80      	pop	{r7, pc}

08007f9c <HAL_SUBGHZ_ReadBuffer>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_ReadBuffer(SUBGHZ_HandleTypeDef *hsubghz,
                                        uint8_t Offset,
                                        uint8_t *pBuffer,
                                        uint16_t Size)
{
 8007f9c:	b580      	push	{r7, lr}
 8007f9e:	b088      	sub	sp, #32
 8007fa0:	af00      	add	r7, sp, #0
 8007fa2:	60f8      	str	r0, [r7, #12]
 8007fa4:	607a      	str	r2, [r7, #4]
 8007fa6:	461a      	mov	r2, r3
 8007fa8:	460b      	mov	r3, r1
 8007faa:	72fb      	strb	r3, [r7, #11]
 8007fac:	4613      	mov	r3, r2
 8007fae:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;
  uint8_t *pData = pBuffer;
 8007fb0:	687b      	ldr	r3, [r7, #4]
 8007fb2:	61bb      	str	r3, [r7, #24]

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 8007fb4:	68fb      	ldr	r3, [r7, #12]
 8007fb6:	799b      	ldrb	r3, [r3, #6]
 8007fb8:	b2db      	uxtb	r3, r3
 8007fba:	2b01      	cmp	r3, #1
 8007fbc:	d141      	bne.n	8008042 <HAL_SUBGHZ_ReadBuffer+0xa6>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 8007fbe:	68fb      	ldr	r3, [r7, #12]
 8007fc0:	795b      	ldrb	r3, [r3, #5]
 8007fc2:	2b01      	cmp	r3, #1
 8007fc4:	d101      	bne.n	8007fca <HAL_SUBGHZ_ReadBuffer+0x2e>
 8007fc6:	2302      	movs	r3, #2
 8007fc8:	e03c      	b.n	8008044 <HAL_SUBGHZ_ReadBuffer+0xa8>
 8007fca:	68fb      	ldr	r3, [r7, #12]
 8007fcc:	2201      	movs	r2, #1
 8007fce:	715a      	strb	r2, [r3, #5]

    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 8007fd0:	68f8      	ldr	r0, [r7, #12]
 8007fd2:	f000 f997 	bl	8008304 <SUBGHZ_CheckDeviceReady>

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 8007fd6:	f7ff fd41 	bl	8007a5c <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, SUBGHZ_RADIO_READ_BUFFER);
 8007fda:	211e      	movs	r1, #30
 8007fdc:	68f8      	ldr	r0, [r7, #12]
 8007fde:	f000 f8e3 	bl	80081a8 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, Offset);
 8007fe2:	7afb      	ldrb	r3, [r7, #11]
 8007fe4:	4619      	mov	r1, r3
 8007fe6:	68f8      	ldr	r0, [r7, #12]
 8007fe8:	f000 f8de 	bl	80081a8 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, 0x00U);
 8007fec:	2100      	movs	r1, #0
 8007fee:	68f8      	ldr	r0, [r7, #12]
 8007ff0:	f000 f8da 	bl	80081a8 <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 8007ff4:	2300      	movs	r3, #0
 8007ff6:	82fb      	strh	r3, [r7, #22]
 8007ff8:	e009      	b.n	800800e <HAL_SUBGHZ_ReadBuffer+0x72>
    {
      (void)SUBGHZSPI_Receive(hsubghz, (pData));
 8007ffa:	69b9      	ldr	r1, [r7, #24]
 8007ffc:	68f8      	ldr	r0, [r7, #12]
 8007ffe:	f000 f929 	bl	8008254 <SUBGHZSPI_Receive>
      pData++;
 8008002:	69bb      	ldr	r3, [r7, #24]
 8008004:	3301      	adds	r3, #1
 8008006:	61bb      	str	r3, [r7, #24]
    for (uint16_t i = 0U; i < Size; i++)
 8008008:	8afb      	ldrh	r3, [r7, #22]
 800800a:	3301      	adds	r3, #1
 800800c:	82fb      	strh	r3, [r7, #22]
 800800e:	8afa      	ldrh	r2, [r7, #22]
 8008010:	893b      	ldrh	r3, [r7, #8]
 8008012:	429a      	cmp	r2, r3
 8008014:	d3f1      	bcc.n	8007ffa <HAL_SUBGHZ_ReadBuffer+0x5e>
    }

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 8008016:	f7ff fd11 	bl	8007a3c <LL_PWR_UnselectSUBGHZSPI_NSS>

    (void)SUBGHZ_WaitOnBusy(hsubghz);
 800801a:	68f8      	ldr	r0, [r7, #12]
 800801c:	f000 f996 	bl	800834c <SUBGHZ_WaitOnBusy>

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 8008020:	68fb      	ldr	r3, [r7, #12]
 8008022:	689b      	ldr	r3, [r3, #8]
 8008024:	2b00      	cmp	r3, #0
 8008026:	d002      	beq.n	800802e <HAL_SUBGHZ_ReadBuffer+0x92>
    {
      status = HAL_ERROR;
 8008028:	2301      	movs	r3, #1
 800802a:	77fb      	strb	r3, [r7, #31]
 800802c:	e001      	b.n	8008032 <HAL_SUBGHZ_ReadBuffer+0x96>
    }
    else
    {
      status = HAL_OK;
 800802e:	2300      	movs	r3, #0
 8008030:	77fb      	strb	r3, [r7, #31]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 8008032:	68fb      	ldr	r3, [r7, #12]
 8008034:	2201      	movs	r2, #1
 8008036:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 8008038:	68fb      	ldr	r3, [r7, #12]
 800803a:	2200      	movs	r2, #0
 800803c:	715a      	strb	r2, [r3, #5]

    return status;
 800803e:	7ffb      	ldrb	r3, [r7, #31]
 8008040:	e000      	b.n	8008044 <HAL_SUBGHZ_ReadBuffer+0xa8>
  }
  else
  {
    return HAL_BUSY;
 8008042:	2302      	movs	r3, #2
  }
}
 8008044:	4618      	mov	r0, r3
 8008046:	3720      	adds	r7, #32
 8008048:	46bd      	mov	sp, r7
 800804a:	bd80      	pop	{r7, pc}

0800804c <HAL_SUBGHZ_IRQHandler>:
  * @param  hsubghz pointer to a SUBGHZ_HandleTypeDef structure that contains
  *               the configuration information for the specified SUBGHZ module.
  * @retval None
  */
void HAL_SUBGHZ_IRQHandler(SUBGHZ_HandleTypeDef *hsubghz)
{
 800804c:	b580      	push	{r7, lr}
 800804e:	b084      	sub	sp, #16
 8008050:	af00      	add	r7, sp, #0
 8008052:	6078      	str	r0, [r7, #4]
  uint8_t tmpisr[2U] = {0U};
 8008054:	2300      	movs	r3, #0
 8008056:	81bb      	strh	r3, [r7, #12]
  uint16_t itsource;

  /* Retrieve Interrupts from SUBGHZ Irq Register */
  (void)HAL_SUBGHZ_ExecGetCmd(hsubghz, RADIO_GET_IRQSTATUS, tmpisr, 2U);
 8008058:	f107 020c 	add.w	r2, r7, #12
 800805c:	2302      	movs	r3, #2
 800805e:	2112      	movs	r1, #18
 8008060:	6878      	ldr	r0, [r7, #4]
 8008062:	f7ff fef4 	bl	8007e4e <HAL_SUBGHZ_ExecGetCmd>
  itsource = tmpisr[0U];
 8008066:	7b3b      	ldrb	r3, [r7, #12]
 8008068:	81fb      	strh	r3, [r7, #14]
  itsource = (itsource << 8U) | tmpisr[1U];
 800806a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800806e:	021b      	lsls	r3, r3, #8
 8008070:	b21a      	sxth	r2, r3
 8008072:	7b7b      	ldrb	r3, [r7, #13]
 8008074:	b21b      	sxth	r3, r3
 8008076:	4313      	orrs	r3, r2
 8008078:	b21b      	sxth	r3, r3
 800807a:	81fb      	strh	r3, [r7, #14]

  /* Clear SUBGHZ Irq Register */
  (void)HAL_SUBGHZ_ExecSetCmd(hsubghz, RADIO_CLR_IRQSTATUS, tmpisr, 2U);
 800807c:	f107 020c 	add.w	r2, r7, #12
 8008080:	2302      	movs	r3, #2
 8008082:	2102      	movs	r1, #2
 8008084:	6878      	ldr	r0, [r7, #4]
 8008086:	f7ff fe83 	bl	8007d90 <HAL_SUBGHZ_ExecSetCmd>

  /* Packet transmission completed Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_TX_CPLT) != RESET)
 800808a:	89fb      	ldrh	r3, [r7, #14]
 800808c:	f003 0301 	and.w	r3, r3, #1
 8008090:	2b00      	cmp	r3, #0
 8008092:	d002      	beq.n	800809a <HAL_SUBGHZ_IRQHandler+0x4e>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->TxCpltCallback(hsubghz);
#else
    HAL_SUBGHZ_TxCpltCallback(hsubghz);
 8008094:	6878      	ldr	r0, [r7, #4]
 8008096:	f016 fa47 	bl	801e528 <HAL_SUBGHZ_TxCpltCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Packet received Interrupt */
  if ((SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_RX_CPLT) != RESET) && \
 800809a:	89fb      	ldrh	r3, [r7, #14]
 800809c:	085b      	lsrs	r3, r3, #1
 800809e:	f003 0301 	and.w	r3, r3, #1
 80080a2:	2b00      	cmp	r3, #0
 80080a4:	d008      	beq.n	80080b8 <HAL_SUBGHZ_IRQHandler+0x6c>
      (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_CRC_ERROR) == RESET))
 80080a6:	89fb      	ldrh	r3, [r7, #14]
 80080a8:	099b      	lsrs	r3, r3, #6
 80080aa:	f003 0301 	and.w	r3, r3, #1
  if ((SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_RX_CPLT) != RESET) && \
 80080ae:	2b00      	cmp	r3, #0
 80080b0:	d102      	bne.n	80080b8 <HAL_SUBGHZ_IRQHandler+0x6c>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->RxCpltCallback(hsubghz);
#else
    HAL_SUBGHZ_RxCpltCallback(hsubghz);
 80080b2:	6878      	ldr	r0, [r7, #4]
 80080b4:	f016 fa46 	bl	801e544 <HAL_SUBGHZ_RxCpltCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Preamble Detected Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_PREAMBLE_DETECTED) != RESET)
 80080b8:	89fb      	ldrh	r3, [r7, #14]
 80080ba:	089b      	lsrs	r3, r3, #2
 80080bc:	f003 0301 	and.w	r3, r3, #1
 80080c0:	2b00      	cmp	r3, #0
 80080c2:	d002      	beq.n	80080ca <HAL_SUBGHZ_IRQHandler+0x7e>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->PreambleDetectedCallback(hsubghz);
#else
    HAL_SUBGHZ_PreambleDetectedCallback(hsubghz);
 80080c4:	6878      	ldr	r0, [r7, #4]
 80080c6:	f016 fa95 	bl	801e5f4 <HAL_SUBGHZ_PreambleDetectedCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /*  Valid sync word detected Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_SYNCWORD_VALID) != RESET)
 80080ca:	89fb      	ldrh	r3, [r7, #14]
 80080cc:	08db      	lsrs	r3, r3, #3
 80080ce:	f003 0301 	and.w	r3, r3, #1
 80080d2:	2b00      	cmp	r3, #0
 80080d4:	d002      	beq.n	80080dc <HAL_SUBGHZ_IRQHandler+0x90>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->SyncWordValidCallback(hsubghz);
#else
    HAL_SUBGHZ_SyncWordValidCallback(hsubghz);
 80080d6:	6878      	ldr	r0, [r7, #4]
 80080d8:	f016 fa9a 	bl	801e610 <HAL_SUBGHZ_SyncWordValidCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Valid LoRa header received Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_HEADER_VALID) != RESET)
 80080dc:	89fb      	ldrh	r3, [r7, #14]
 80080de:	091b      	lsrs	r3, r3, #4
 80080e0:	f003 0301 	and.w	r3, r3, #1
 80080e4:	2b00      	cmp	r3, #0
 80080e6:	d002      	beq.n	80080ee <HAL_SUBGHZ_IRQHandler+0xa2>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->HeaderValidCallback(hsubghz);
#else
    HAL_SUBGHZ_HeaderValidCallback(hsubghz);
 80080e8:	6878      	ldr	r0, [r7, #4]
 80080ea:	f016 fa9f 	bl	801e62c <HAL_SUBGHZ_HeaderValidCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* LoRa header CRC error Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_HEADER_ERROR) != RESET)
 80080ee:	89fb      	ldrh	r3, [r7, #14]
 80080f0:	095b      	lsrs	r3, r3, #5
 80080f2:	f003 0301 	and.w	r3, r3, #1
 80080f6:	2b00      	cmp	r3, #0
 80080f8:	d002      	beq.n	8008100 <HAL_SUBGHZ_IRQHandler+0xb4>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->HeaderErrorCallback(hsubghz);
#else
    HAL_SUBGHZ_HeaderErrorCallback(hsubghz);
 80080fa:	6878      	ldr	r0, [r7, #4]
 80080fc:	f016 fa6c 	bl	801e5d8 <HAL_SUBGHZ_HeaderErrorCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Wrong CRC received Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_CRC_ERROR) != RESET)
 8008100:	89fb      	ldrh	r3, [r7, #14]
 8008102:	099b      	lsrs	r3, r3, #6
 8008104:	f003 0301 	and.w	r3, r3, #1
 8008108:	2b00      	cmp	r3, #0
 800810a:	d002      	beq.n	8008112 <HAL_SUBGHZ_IRQHandler+0xc6>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->CRCErrorCallback(hsubghz);
#else
    HAL_SUBGHZ_CRCErrorCallback(hsubghz);
 800810c:	6878      	ldr	r0, [r7, #4]
 800810e:	f016 fa27 	bl	801e560 <HAL_SUBGHZ_CRCErrorCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Channel activity detection finished Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_CAD_DONE) != RESET)
 8008112:	89fb      	ldrh	r3, [r7, #14]
 8008114:	09db      	lsrs	r3, r3, #7
 8008116:	f003 0301 	and.w	r3, r3, #1
 800811a:	2b00      	cmp	r3, #0
 800811c:	d00e      	beq.n	800813c <HAL_SUBGHZ_IRQHandler+0xf0>
    {
      hsubghz->CADStatusCallback(hsubghz, HAL_SUBGHZ_CAD_CLEAR);
    }
#else
    /* Channel activity Detected Interrupt */
    if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_CAD_ACTIVITY_DETECTED) != RESET)
 800811e:	89fb      	ldrh	r3, [r7, #14]
 8008120:	0a1b      	lsrs	r3, r3, #8
 8008122:	f003 0301 	and.w	r3, r3, #1
 8008126:	2b00      	cmp	r3, #0
 8008128:	d004      	beq.n	8008134 <HAL_SUBGHZ_IRQHandler+0xe8>
    {
      HAL_SUBGHZ_CADStatusCallback(hsubghz, HAL_SUBGHZ_CAD_DETECTED);
 800812a:	2101      	movs	r1, #1
 800812c:	6878      	ldr	r0, [r7, #4]
 800812e:	f016 fa25 	bl	801e57c <HAL_SUBGHZ_CADStatusCallback>
 8008132:	e003      	b.n	800813c <HAL_SUBGHZ_IRQHandler+0xf0>
    }
    else
    {
      HAL_SUBGHZ_CADStatusCallback(hsubghz, HAL_SUBGHZ_CAD_CLEAR);
 8008134:	2100      	movs	r1, #0
 8008136:	6878      	ldr	r0, [r7, #4]
 8008138:	f016 fa20 	bl	801e57c <HAL_SUBGHZ_CADStatusCallback>
    }
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Rx or Tx Timeout Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_RX_TX_TIMEOUT) != RESET)
 800813c:	89fb      	ldrh	r3, [r7, #14]
 800813e:	0a5b      	lsrs	r3, r3, #9
 8008140:	f003 0301 	and.w	r3, r3, #1
 8008144:	2b00      	cmp	r3, #0
 8008146:	d002      	beq.n	800814e <HAL_SUBGHZ_IRQHandler+0x102>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->RxTxTimeoutCallback(hsubghz);
#else
    HAL_SUBGHZ_RxTxTimeoutCallback(hsubghz);
 8008148:	6878      	ldr	r0, [r7, #4]
 800814a:	f016 fa35 	bl	801e5b8 <HAL_SUBGHZ_RxTxTimeoutCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* LR_FHSS Hop interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_LR_FHSS_HOP) != RESET)
 800814e:	89fb      	ldrh	r3, [r7, #14]
 8008150:	0b9b      	lsrs	r3, r3, #14
 8008152:	f003 0301 	and.w	r3, r3, #1
 8008156:	2b00      	cmp	r3, #0
 8008158:	d002      	beq.n	8008160 <HAL_SUBGHZ_IRQHandler+0x114>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->LrFhssHopCallback(hsubghz);
#else
    HAL_SUBGHZ_LrFhssHopCallback(hsubghz);
 800815a:	6878      	ldr	r0, [r7, #4]
 800815c:	f016 fa74 	bl	801e648 <HAL_SUBGHZ_LrFhssHopCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }
}
 8008160:	bf00      	nop
 8008162:	3710      	adds	r7, #16
 8008164:	46bd      	mov	sp, r7
 8008166:	bd80      	pop	{r7, pc}

08008168 <SUBGHZSPI_Init>:
  * @brief  Initializes the SUBGHZSPI peripheral
  * @param  BaudratePrescaler SPI Baudrate prescaler
  * @retval None
  */
void SUBGHZSPI_Init(uint32_t BaudratePrescaler)
{
 8008168:	b480      	push	{r7}
 800816a:	b083      	sub	sp, #12
 800816c:	af00      	add	r7, sp, #0
 800816e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SUBGHZ_ALL_INSTANCE(SUBGHZSPI));

  /* Disable SUBGHZSPI Peripheral */
  CLEAR_BIT(SUBGHZSPI->CR1, SPI_CR1_SPE);
 8008170:	4b0c      	ldr	r3, [pc, #48]	@ (80081a4 <SUBGHZSPI_Init+0x3c>)
 8008172:	681b      	ldr	r3, [r3, #0]
 8008174:	4a0b      	ldr	r2, [pc, #44]	@ (80081a4 <SUBGHZSPI_Init+0x3c>)
 8008176:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800817a:	6013      	str	r3, [r2, #0]
   *       NSS management: Internal (Done with External bit inside PWR        *
   *  Communication speed: BaudratePrescaler                             *
   *            First bit: MSB                                                *
   *      CRC calculation: Disable                                            *
   *--------------------------------------------------------------------------*/
  WRITE_REG(SUBGHZSPI->CR1, (SPI_CR1_MSTR | SPI_CR1_SSI | BaudratePrescaler | SPI_CR1_SSM));
 800817c:	4a09      	ldr	r2, [pc, #36]	@ (80081a4 <SUBGHZSPI_Init+0x3c>)
 800817e:	687b      	ldr	r3, [r7, #4]
 8008180:	f443 7341 	orr.w	r3, r3, #772	@ 0x304
 8008184:	6013      	str	r3, [r2, #0]
   *            Data Size: 8bits                                              *
   *              TI Mode: Disable                                            *
   *            NSS Pulse: Disable                                            *
   *    Rx FIFO Threshold: 8bits                                              *
   *--------------------------------------------------------------------------*/
  WRITE_REG(SUBGHZSPI->CR2, (SPI_CR2_FRXTH |  SPI_CR2_DS_0 | SPI_CR2_DS_1 | SPI_CR2_DS_2));
 8008186:	4b07      	ldr	r3, [pc, #28]	@ (80081a4 <SUBGHZSPI_Init+0x3c>)
 8008188:	f44f 52b8 	mov.w	r2, #5888	@ 0x1700
 800818c:	605a      	str	r2, [r3, #4]

  /* Enable SUBGHZSPI Peripheral */
  SET_BIT(SUBGHZSPI->CR1, SPI_CR1_SPE);
 800818e:	4b05      	ldr	r3, [pc, #20]	@ (80081a4 <SUBGHZSPI_Init+0x3c>)
 8008190:	681b      	ldr	r3, [r3, #0]
 8008192:	4a04      	ldr	r2, [pc, #16]	@ (80081a4 <SUBGHZSPI_Init+0x3c>)
 8008194:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008198:	6013      	str	r3, [r2, #0]
}
 800819a:	bf00      	nop
 800819c:	370c      	adds	r7, #12
 800819e:	46bd      	mov	sp, r7
 80081a0:	bc80      	pop	{r7}
 80081a2:	4770      	bx	lr
 80081a4:	58010000 	.word	0x58010000

080081a8 <SUBGHZSPI_Transmit>:
  * @param  Data  data to transmit
  * @retval HAL status
  */
HAL_StatusTypeDef SUBGHZSPI_Transmit(SUBGHZ_HandleTypeDef *hsubghz,
                                     uint8_t Data)
{
 80081a8:	b480      	push	{r7}
 80081aa:	b087      	sub	sp, #28
 80081ac:	af00      	add	r7, sp, #0
 80081ae:	6078      	str	r0, [r7, #4]
 80081b0:	460b      	mov	r3, r1
 80081b2:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_OK;
 80081b4:	2300      	movs	r3, #0
 80081b6:	75fb      	strb	r3, [r7, #23]
  __IO uint32_t count;

  /* Handle Tx transmission from SUBGHZSPI peripheral to Radio ****************/
  /* Initialize Timeout */
  count = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 80081b8:	4b23      	ldr	r3, [pc, #140]	@ (8008248 <SUBGHZSPI_Transmit+0xa0>)
 80081ba:	681a      	ldr	r2, [r3, #0]
 80081bc:	4613      	mov	r3, r2
 80081be:	00db      	lsls	r3, r3, #3
 80081c0:	1a9b      	subs	r3, r3, r2
 80081c2:	009b      	lsls	r3, r3, #2
 80081c4:	0cdb      	lsrs	r3, r3, #19
 80081c6:	2264      	movs	r2, #100	@ 0x64
 80081c8:	fb02 f303 	mul.w	r3, r2, r3
 80081cc:	60fb      	str	r3, [r7, #12]

  /* Wait until TXE flag is set */
  do
  {
    if (count == 0U)
 80081ce:	68fb      	ldr	r3, [r7, #12]
 80081d0:	2b00      	cmp	r3, #0
 80081d2:	d105      	bne.n	80081e0 <SUBGHZSPI_Transmit+0x38>
    {
      status = HAL_ERROR;
 80081d4:	2301      	movs	r3, #1
 80081d6:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 80081d8:	687b      	ldr	r3, [r7, #4]
 80081da:	2201      	movs	r2, #1
 80081dc:	609a      	str	r2, [r3, #8]
      break;
 80081de:	e008      	b.n	80081f2 <SUBGHZSPI_Transmit+0x4a>
    }
    count--;
 80081e0:	68fb      	ldr	r3, [r7, #12]
 80081e2:	3b01      	subs	r3, #1
 80081e4:	60fb      	str	r3, [r7, #12]
  } while (READ_BIT(SUBGHZSPI->SR, SPI_SR_TXE) != (SPI_SR_TXE));
 80081e6:	4b19      	ldr	r3, [pc, #100]	@ (800824c <SUBGHZSPI_Transmit+0xa4>)
 80081e8:	689b      	ldr	r3, [r3, #8]
 80081ea:	f003 0302 	and.w	r3, r3, #2
 80081ee:	2b02      	cmp	r3, #2
 80081f0:	d1ed      	bne.n	80081ce <SUBGHZSPI_Transmit+0x26>

  /* Transmit Data*/
#if defined (__GNUC__)
  __IO uint8_t *spidr = ((__IO uint8_t *)&SUBGHZSPI->DR);
 80081f2:	4b17      	ldr	r3, [pc, #92]	@ (8008250 <SUBGHZSPI_Transmit+0xa8>)
 80081f4:	613b      	str	r3, [r7, #16]
  *spidr = Data;
 80081f6:	693b      	ldr	r3, [r7, #16]
 80081f8:	78fa      	ldrb	r2, [r7, #3]
 80081fa:	701a      	strb	r2, [r3, #0]
  *((__IO uint8_t *)&SUBGHZSPI->DR) = Data;
#endif /* __GNUC__ */

  /* Handle Rx transmission from SUBGHZSPI peripheral to Radio ****************/
  /* Initialize Timeout */
  count = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 80081fc:	4b12      	ldr	r3, [pc, #72]	@ (8008248 <SUBGHZSPI_Transmit+0xa0>)
 80081fe:	681a      	ldr	r2, [r3, #0]
 8008200:	4613      	mov	r3, r2
 8008202:	00db      	lsls	r3, r3, #3
 8008204:	1a9b      	subs	r3, r3, r2
 8008206:	009b      	lsls	r3, r3, #2
 8008208:	0cdb      	lsrs	r3, r3, #19
 800820a:	2264      	movs	r2, #100	@ 0x64
 800820c:	fb02 f303 	mul.w	r3, r2, r3
 8008210:	60fb      	str	r3, [r7, #12]

  /* Wait until RXNE flag is set */
  do
  {
    if (count == 0U)
 8008212:	68fb      	ldr	r3, [r7, #12]
 8008214:	2b00      	cmp	r3, #0
 8008216:	d105      	bne.n	8008224 <SUBGHZSPI_Transmit+0x7c>
    {
      status = HAL_ERROR;
 8008218:	2301      	movs	r3, #1
 800821a:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 800821c:	687b      	ldr	r3, [r7, #4]
 800821e:	2201      	movs	r2, #1
 8008220:	609a      	str	r2, [r3, #8]
      break;
 8008222:	e008      	b.n	8008236 <SUBGHZSPI_Transmit+0x8e>
    }
    count--;
 8008224:	68fb      	ldr	r3, [r7, #12]
 8008226:	3b01      	subs	r3, #1
 8008228:	60fb      	str	r3, [r7, #12]
  } while (READ_BIT(SUBGHZSPI->SR, SPI_SR_RXNE) != (SPI_SR_RXNE));
 800822a:	4b08      	ldr	r3, [pc, #32]	@ (800824c <SUBGHZSPI_Transmit+0xa4>)
 800822c:	689b      	ldr	r3, [r3, #8]
 800822e:	f003 0301 	and.w	r3, r3, #1
 8008232:	2b01      	cmp	r3, #1
 8008234:	d1ed      	bne.n	8008212 <SUBGHZSPI_Transmit+0x6a>

  /* Flush Rx data */
  READ_REG(SUBGHZSPI->DR);
 8008236:	4b05      	ldr	r3, [pc, #20]	@ (800824c <SUBGHZSPI_Transmit+0xa4>)
 8008238:	68db      	ldr	r3, [r3, #12]

  return status;
 800823a:	7dfb      	ldrb	r3, [r7, #23]
}
 800823c:	4618      	mov	r0, r3
 800823e:	371c      	adds	r7, #28
 8008240:	46bd      	mov	sp, r7
 8008242:	bc80      	pop	{r7}
 8008244:	4770      	bx	lr
 8008246:	bf00      	nop
 8008248:	20000014 	.word	0x20000014
 800824c:	58010000 	.word	0x58010000
 8008250:	5801000c 	.word	0x5801000c

08008254 <SUBGHZSPI_Receive>:
  * @param  pData  pointer on data to receive
  * @retval HAL status
  */
HAL_StatusTypeDef SUBGHZSPI_Receive(SUBGHZ_HandleTypeDef *hsubghz,
                                    uint8_t *pData)
{
 8008254:	b480      	push	{r7}
 8008256:	b087      	sub	sp, #28
 8008258:	af00      	add	r7, sp, #0
 800825a:	6078      	str	r0, [r7, #4]
 800825c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800825e:	2300      	movs	r3, #0
 8008260:	75fb      	strb	r3, [r7, #23]
  __IO uint32_t count;

  /* Handle Tx transmission from SUBGHZSPI peripheral to Radio ****************/
  /* Initialize Timeout */
  count = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 8008262:	4b25      	ldr	r3, [pc, #148]	@ (80082f8 <SUBGHZSPI_Receive+0xa4>)
 8008264:	681a      	ldr	r2, [r3, #0]
 8008266:	4613      	mov	r3, r2
 8008268:	00db      	lsls	r3, r3, #3
 800826a:	1a9b      	subs	r3, r3, r2
 800826c:	009b      	lsls	r3, r3, #2
 800826e:	0cdb      	lsrs	r3, r3, #19
 8008270:	2264      	movs	r2, #100	@ 0x64
 8008272:	fb02 f303 	mul.w	r3, r2, r3
 8008276:	60fb      	str	r3, [r7, #12]

  /* Wait until TXE flag is set */
  do
  {
    if (count == 0U)
 8008278:	68fb      	ldr	r3, [r7, #12]
 800827a:	2b00      	cmp	r3, #0
 800827c:	d105      	bne.n	800828a <SUBGHZSPI_Receive+0x36>
    {
      status = HAL_ERROR;
 800827e:	2301      	movs	r3, #1
 8008280:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 8008282:	687b      	ldr	r3, [r7, #4]
 8008284:	2201      	movs	r2, #1
 8008286:	609a      	str	r2, [r3, #8]
      break;
 8008288:	e008      	b.n	800829c <SUBGHZSPI_Receive+0x48>
    }
    count--;
 800828a:	68fb      	ldr	r3, [r7, #12]
 800828c:	3b01      	subs	r3, #1
 800828e:	60fb      	str	r3, [r7, #12]
  } while (READ_BIT(SUBGHZSPI->SR, SPI_SR_TXE) != (SPI_SR_TXE));
 8008290:	4b1a      	ldr	r3, [pc, #104]	@ (80082fc <SUBGHZSPI_Receive+0xa8>)
 8008292:	689b      	ldr	r3, [r3, #8]
 8008294:	f003 0302 	and.w	r3, r3, #2
 8008298:	2b02      	cmp	r3, #2
 800829a:	d1ed      	bne.n	8008278 <SUBGHZSPI_Receive+0x24>

  /* Transmit Data*/
#if defined (__GNUC__)
  __IO uint8_t *spidr = ((__IO uint8_t *)&SUBGHZSPI->DR);
 800829c:	4b18      	ldr	r3, [pc, #96]	@ (8008300 <SUBGHZSPI_Receive+0xac>)
 800829e:	613b      	str	r3, [r7, #16]
  *spidr = SUBGHZ_DUMMY_DATA;
 80082a0:	693b      	ldr	r3, [r7, #16]
 80082a2:	22ff      	movs	r2, #255	@ 0xff
 80082a4:	701a      	strb	r2, [r3, #0]
  *((__IO uint8_t *)&SUBGHZSPI->DR) = SUBGHZ_DUMMY_DATA;
#endif /* __GNUC__ */

  /* Handle Rx transmission from SUBGHZSPI peripheral to Radio ****************/
  /* Initialize Timeout */
  count = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 80082a6:	4b14      	ldr	r3, [pc, #80]	@ (80082f8 <SUBGHZSPI_Receive+0xa4>)
 80082a8:	681a      	ldr	r2, [r3, #0]
 80082aa:	4613      	mov	r3, r2
 80082ac:	00db      	lsls	r3, r3, #3
 80082ae:	1a9b      	subs	r3, r3, r2
 80082b0:	009b      	lsls	r3, r3, #2
 80082b2:	0cdb      	lsrs	r3, r3, #19
 80082b4:	2264      	movs	r2, #100	@ 0x64
 80082b6:	fb02 f303 	mul.w	r3, r2, r3
 80082ba:	60fb      	str	r3, [r7, #12]

  /* Wait until RXNE flag is set */
  do
  {
    if (count == 0U)
 80082bc:	68fb      	ldr	r3, [r7, #12]
 80082be:	2b00      	cmp	r3, #0
 80082c0:	d105      	bne.n	80082ce <SUBGHZSPI_Receive+0x7a>
    {
      status = HAL_ERROR;
 80082c2:	2301      	movs	r3, #1
 80082c4:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 80082c6:	687b      	ldr	r3, [r7, #4]
 80082c8:	2201      	movs	r2, #1
 80082ca:	609a      	str	r2, [r3, #8]
      break;
 80082cc:	e008      	b.n	80082e0 <SUBGHZSPI_Receive+0x8c>
    }
    count--;
 80082ce:	68fb      	ldr	r3, [r7, #12]
 80082d0:	3b01      	subs	r3, #1
 80082d2:	60fb      	str	r3, [r7, #12]
  } while (READ_BIT(SUBGHZSPI->SR, SPI_SR_RXNE) != (SPI_SR_RXNE));
 80082d4:	4b09      	ldr	r3, [pc, #36]	@ (80082fc <SUBGHZSPI_Receive+0xa8>)
 80082d6:	689b      	ldr	r3, [r3, #8]
 80082d8:	f003 0301 	and.w	r3, r3, #1
 80082dc:	2b01      	cmp	r3, #1
 80082de:	d1ed      	bne.n	80082bc <SUBGHZSPI_Receive+0x68>

  /* Retrieve pData */
  *pData = (uint8_t)(READ_REG(SUBGHZSPI->DR));
 80082e0:	4b06      	ldr	r3, [pc, #24]	@ (80082fc <SUBGHZSPI_Receive+0xa8>)
 80082e2:	68db      	ldr	r3, [r3, #12]
 80082e4:	b2da      	uxtb	r2, r3
 80082e6:	683b      	ldr	r3, [r7, #0]
 80082e8:	701a      	strb	r2, [r3, #0]

  return status;
 80082ea:	7dfb      	ldrb	r3, [r7, #23]
}
 80082ec:	4618      	mov	r0, r3
 80082ee:	371c      	adds	r7, #28
 80082f0:	46bd      	mov	sp, r7
 80082f2:	bc80      	pop	{r7}
 80082f4:	4770      	bx	lr
 80082f6:	bf00      	nop
 80082f8:	20000014 	.word	0x20000014
 80082fc:	58010000 	.word	0x58010000
 8008300:	5801000c 	.word	0x5801000c

08008304 <SUBGHZ_CheckDeviceReady>:
  * @param  hsubghz pointer to a SUBGHZ_HandleTypeDef structure that contains
  *         the handle information for SUBGHZ module.
  * @retval HAL status
  */
HAL_StatusTypeDef SUBGHZ_CheckDeviceReady(SUBGHZ_HandleTypeDef *hsubghz)
{
 8008304:	b580      	push	{r7, lr}
 8008306:	b084      	sub	sp, #16
 8008308:	af00      	add	r7, sp, #0
 800830a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count;

  /* Wakeup radio in case of sleep mode: Select-Unselect radio */
  if (hsubghz->DeepSleep == SUBGHZ_DEEP_SLEEP_ENABLE)
 800830c:	687b      	ldr	r3, [r7, #4]
 800830e:	791b      	ldrb	r3, [r3, #4]
 8008310:	2b01      	cmp	r3, #1
 8008312:	d111      	bne.n	8008338 <SUBGHZ_CheckDeviceReady+0x34>
  {
    /* Initialize NSS switch Delay */
    count  = SUBGHZ_NSS_LOOP_TIME;
 8008314:	4b0c      	ldr	r3, [pc, #48]	@ (8008348 <SUBGHZ_CheckDeviceReady+0x44>)
 8008316:	681a      	ldr	r2, [r3, #0]
 8008318:	4613      	mov	r3, r2
 800831a:	005b      	lsls	r3, r3, #1
 800831c:	4413      	add	r3, r2
 800831e:	00db      	lsls	r3, r3, #3
 8008320:	0c1b      	lsrs	r3, r3, #16
 8008322:	60fb      	str	r3, [r7, #12]

    /* NSS = 0; */
    LL_PWR_SelectSUBGHZSPI_NSS();
 8008324:	f7ff fb9a 	bl	8007a5c <LL_PWR_SelectSUBGHZSPI_NSS>

    /* Wait Radio wakeup */
    do
    {
      count--;
 8008328:	68fb      	ldr	r3, [r7, #12]
 800832a:	3b01      	subs	r3, #1
 800832c:	60fb      	str	r3, [r7, #12]
    } while (count != 0UL);
 800832e:	68fb      	ldr	r3, [r7, #12]
 8008330:	2b00      	cmp	r3, #0
 8008332:	d1f9      	bne.n	8008328 <SUBGHZ_CheckDeviceReady+0x24>

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 8008334:	f7ff fb82 	bl	8007a3c <LL_PWR_UnselectSUBGHZSPI_NSS>
  }
  return (SUBGHZ_WaitOnBusy(hsubghz));
 8008338:	6878      	ldr	r0, [r7, #4]
 800833a:	f000 f807 	bl	800834c <SUBGHZ_WaitOnBusy>
 800833e:	4603      	mov	r3, r0
}
 8008340:	4618      	mov	r0, r3
 8008342:	3710      	adds	r7, #16
 8008344:	46bd      	mov	sp, r7
 8008346:	bd80      	pop	{r7, pc}
 8008348:	20000014 	.word	0x20000014

0800834c <SUBGHZ_WaitOnBusy>:
  * @param  hsubghz pointer to a SUBGHZ_HandleTypeDef structure that contains
  *         the handle information for SUBGHZ module.
  * @retval HAL status
  */
HAL_StatusTypeDef SUBGHZ_WaitOnBusy(SUBGHZ_HandleTypeDef *hsubghz)
{
 800834c:	b580      	push	{r7, lr}
 800834e:	b086      	sub	sp, #24
 8008350:	af00      	add	r7, sp, #0
 8008352:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  __IO uint32_t count;
  uint32_t mask;

  status = HAL_OK;
 8008354:	2300      	movs	r3, #0
 8008356:	75fb      	strb	r3, [r7, #23]
  count  = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_RFBUSY_LOOP_TIME;
 8008358:	4b12      	ldr	r3, [pc, #72]	@ (80083a4 <SUBGHZ_WaitOnBusy+0x58>)
 800835a:	681a      	ldr	r2, [r3, #0]
 800835c:	4613      	mov	r3, r2
 800835e:	005b      	lsls	r3, r3, #1
 8008360:	4413      	add	r3, r2
 8008362:	00db      	lsls	r3, r3, #3
 8008364:	0d1b      	lsrs	r3, r3, #20
 8008366:	2264      	movs	r2, #100	@ 0x64
 8008368:	fb02 f303 	mul.w	r3, r2, r3
 800836c:	60fb      	str	r3, [r7, #12]

  /* Wait until Busy signal is set */
  do
  {
    mask = LL_PWR_IsActiveFlag_RFBUSYMS();
 800836e:	f7ff fba3 	bl	8007ab8 <LL_PWR_IsActiveFlag_RFBUSYMS>
 8008372:	6138      	str	r0, [r7, #16]

    if (count == 0U)
 8008374:	68fb      	ldr	r3, [r7, #12]
 8008376:	2b00      	cmp	r3, #0
 8008378:	d105      	bne.n	8008386 <SUBGHZ_WaitOnBusy+0x3a>
    {
      status  = HAL_ERROR;
 800837a:	2301      	movs	r3, #1
 800837c:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_RF_BUSY;
 800837e:	687b      	ldr	r3, [r7, #4]
 8008380:	2202      	movs	r2, #2
 8008382:	609a      	str	r2, [r3, #8]
      break;
 8008384:	e009      	b.n	800839a <SUBGHZ_WaitOnBusy+0x4e>
    }
    count--;
 8008386:	68fb      	ldr	r3, [r7, #12]
 8008388:	3b01      	subs	r3, #1
 800838a:	60fb      	str	r3, [r7, #12]
  } while ((LL_PWR_IsActiveFlag_RFBUSYS()& mask) == 1UL);
 800838c:	f7ff fb82 	bl	8007a94 <LL_PWR_IsActiveFlag_RFBUSYS>
 8008390:	4602      	mov	r2, r0
 8008392:	693b      	ldr	r3, [r7, #16]
 8008394:	4013      	ands	r3, r2
 8008396:	2b01      	cmp	r3, #1
 8008398:	d0e9      	beq.n	800836e <SUBGHZ_WaitOnBusy+0x22>

  return status;
 800839a:	7dfb      	ldrb	r3, [r7, #23]
}
 800839c:	4618      	mov	r0, r3
 800839e:	3718      	adds	r7, #24
 80083a0:	46bd      	mov	sp, r7
 80083a2:	bd80      	pop	{r7, pc}
 80083a4:	20000014 	.word	0x20000014

080083a8 <LL_RCC_GetUSARTClockSource>:
{
 80083a8:	b480      	push	{r7}
 80083aa:	b083      	sub	sp, #12
 80083ac:	af00      	add	r7, sp, #0
 80083ae:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, USARTx) | (USARTx << 16));
 80083b0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80083b4:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 80083b8:	687b      	ldr	r3, [r7, #4]
 80083ba:	401a      	ands	r2, r3
 80083bc:	687b      	ldr	r3, [r7, #4]
 80083be:	041b      	lsls	r3, r3, #16
 80083c0:	4313      	orrs	r3, r2
}
 80083c2:	4618      	mov	r0, r3
 80083c4:	370c      	adds	r7, #12
 80083c6:	46bd      	mov	sp, r7
 80083c8:	bc80      	pop	{r7}
 80083ca:	4770      	bx	lr

080083cc <LL_RCC_GetLPUARTClockSource>:
{
 80083cc:	b480      	push	{r7}
 80083ce:	b083      	sub	sp, #12
 80083d0:	af00      	add	r7, sp, #0
 80083d2:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, LPUARTx));
 80083d4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80083d8:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 80083dc:	687b      	ldr	r3, [r7, #4]
 80083de:	4013      	ands	r3, r2
}
 80083e0:	4618      	mov	r0, r3
 80083e2:	370c      	adds	r7, #12
 80083e4:	46bd      	mov	sp, r7
 80083e6:	bc80      	pop	{r7}
 80083e8:	4770      	bx	lr

080083ea <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80083ea:	b580      	push	{r7, lr}
 80083ec:	b082      	sub	sp, #8
 80083ee:	af00      	add	r7, sp, #0
 80083f0:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80083f2:	687b      	ldr	r3, [r7, #4]
 80083f4:	2b00      	cmp	r3, #0
 80083f6:	d101      	bne.n	80083fc <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80083f8:	2301      	movs	r3, #1
 80083fa:	e042      	b.n	8008482 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80083fc:	687b      	ldr	r3, [r7, #4]
 80083fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008402:	2b00      	cmp	r3, #0
 8008404:	d106      	bne.n	8008414 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8008406:	687b      	ldr	r3, [r7, #4]
 8008408:	2200      	movs	r2, #0
 800840a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800840e:	6878      	ldr	r0, [r7, #4]
 8008410:	f7fa fdce 	bl	8002fb0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8008414:	687b      	ldr	r3, [r7, #4]
 8008416:	2224      	movs	r2, #36	@ 0x24
 8008418:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800841c:	687b      	ldr	r3, [r7, #4]
 800841e:	681b      	ldr	r3, [r3, #0]
 8008420:	681a      	ldr	r2, [r3, #0]
 8008422:	687b      	ldr	r3, [r7, #4]
 8008424:	681b      	ldr	r3, [r3, #0]
 8008426:	f022 0201 	bic.w	r2, r2, #1
 800842a:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800842c:	687b      	ldr	r3, [r7, #4]
 800842e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008430:	2b00      	cmp	r3, #0
 8008432:	d002      	beq.n	800843a <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8008434:	6878      	ldr	r0, [r7, #4]
 8008436:	f000 ff31 	bl	800929c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800843a:	6878      	ldr	r0, [r7, #4]
 800843c:	f000 fcba 	bl	8008db4 <UART_SetConfig>
 8008440:	4603      	mov	r3, r0
 8008442:	2b01      	cmp	r3, #1
 8008444:	d101      	bne.n	800844a <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8008446:	2301      	movs	r3, #1
 8008448:	e01b      	b.n	8008482 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800844a:	687b      	ldr	r3, [r7, #4]
 800844c:	681b      	ldr	r3, [r3, #0]
 800844e:	685a      	ldr	r2, [r3, #4]
 8008450:	687b      	ldr	r3, [r7, #4]
 8008452:	681b      	ldr	r3, [r3, #0]
 8008454:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8008458:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800845a:	687b      	ldr	r3, [r7, #4]
 800845c:	681b      	ldr	r3, [r3, #0]
 800845e:	689a      	ldr	r2, [r3, #8]
 8008460:	687b      	ldr	r3, [r7, #4]
 8008462:	681b      	ldr	r3, [r3, #0]
 8008464:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8008468:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800846a:	687b      	ldr	r3, [r7, #4]
 800846c:	681b      	ldr	r3, [r3, #0]
 800846e:	681a      	ldr	r2, [r3, #0]
 8008470:	687b      	ldr	r3, [r7, #4]
 8008472:	681b      	ldr	r3, [r3, #0]
 8008474:	f042 0201 	orr.w	r2, r2, #1
 8008478:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800847a:	6878      	ldr	r0, [r7, #4]
 800847c:	f000 ffaf 	bl	80093de <UART_CheckIdleState>
 8008480:	4603      	mov	r3, r0
}
 8008482:	4618      	mov	r0, r3
 8008484:	3708      	adds	r7, #8
 8008486:	46bd      	mov	sp, r7
 8008488:	bd80      	pop	{r7, pc}

0800848a <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800848a:	b580      	push	{r7, lr}
 800848c:	b08a      	sub	sp, #40	@ 0x28
 800848e:	af02      	add	r7, sp, #8
 8008490:	60f8      	str	r0, [r7, #12]
 8008492:	60b9      	str	r1, [r7, #8]
 8008494:	603b      	str	r3, [r7, #0]
 8008496:	4613      	mov	r3, r2
 8008498:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800849a:	68fb      	ldr	r3, [r7, #12]
 800849c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80084a0:	2b20      	cmp	r3, #32
 80084a2:	d173      	bne.n	800858c <HAL_UART_Transmit+0x102>
  {
    if ((pData == NULL) || (Size == 0U))
 80084a4:	68bb      	ldr	r3, [r7, #8]
 80084a6:	2b00      	cmp	r3, #0
 80084a8:	d002      	beq.n	80084b0 <HAL_UART_Transmit+0x26>
 80084aa:	88fb      	ldrh	r3, [r7, #6]
 80084ac:	2b00      	cmp	r3, #0
 80084ae:	d101      	bne.n	80084b4 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 80084b0:	2301      	movs	r3, #1
 80084b2:	e06c      	b.n	800858e <HAL_UART_Transmit+0x104>
        return  HAL_ERROR;
      }
    }

#endif /* CORE_CM0PLUS */
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80084b4:	68fb      	ldr	r3, [r7, #12]
 80084b6:	2200      	movs	r2, #0
 80084b8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80084bc:	68fb      	ldr	r3, [r7, #12]
 80084be:	2221      	movs	r2, #33	@ 0x21
 80084c0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80084c4:	f7fa f90a 	bl	80026dc <HAL_GetTick>
 80084c8:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80084ca:	68fb      	ldr	r3, [r7, #12]
 80084cc:	88fa      	ldrh	r2, [r7, #6]
 80084ce:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 80084d2:	68fb      	ldr	r3, [r7, #12]
 80084d4:	88fa      	ldrh	r2, [r7, #6]
 80084d6:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80084da:	68fb      	ldr	r3, [r7, #12]
 80084dc:	689b      	ldr	r3, [r3, #8]
 80084de:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80084e2:	d108      	bne.n	80084f6 <HAL_UART_Transmit+0x6c>
 80084e4:	68fb      	ldr	r3, [r7, #12]
 80084e6:	691b      	ldr	r3, [r3, #16]
 80084e8:	2b00      	cmp	r3, #0
 80084ea:	d104      	bne.n	80084f6 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80084ec:	2300      	movs	r3, #0
 80084ee:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80084f0:	68bb      	ldr	r3, [r7, #8]
 80084f2:	61bb      	str	r3, [r7, #24]
 80084f4:	e003      	b.n	80084fe <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80084f6:	68bb      	ldr	r3, [r7, #8]
 80084f8:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80084fa:	2300      	movs	r3, #0
 80084fc:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80084fe:	e02c      	b.n	800855a <HAL_UART_Transmit+0xd0>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8008500:	683b      	ldr	r3, [r7, #0]
 8008502:	9300      	str	r3, [sp, #0]
 8008504:	697b      	ldr	r3, [r7, #20]
 8008506:	2200      	movs	r2, #0
 8008508:	2180      	movs	r1, #128	@ 0x80
 800850a:	68f8      	ldr	r0, [r7, #12]
 800850c:	f000 ffb5 	bl	800947a <UART_WaitOnFlagUntilTimeout>
 8008510:	4603      	mov	r3, r0
 8008512:	2b00      	cmp	r3, #0
 8008514:	d001      	beq.n	800851a <HAL_UART_Transmit+0x90>
      {
        return HAL_TIMEOUT;
 8008516:	2303      	movs	r3, #3
 8008518:	e039      	b.n	800858e <HAL_UART_Transmit+0x104>
      }
      if (pdata8bits == NULL)
 800851a:	69fb      	ldr	r3, [r7, #28]
 800851c:	2b00      	cmp	r3, #0
 800851e:	d10b      	bne.n	8008538 <HAL_UART_Transmit+0xae>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8008520:	69bb      	ldr	r3, [r7, #24]
 8008522:	881b      	ldrh	r3, [r3, #0]
 8008524:	461a      	mov	r2, r3
 8008526:	68fb      	ldr	r3, [r7, #12]
 8008528:	681b      	ldr	r3, [r3, #0]
 800852a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800852e:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8008530:	69bb      	ldr	r3, [r7, #24]
 8008532:	3302      	adds	r3, #2
 8008534:	61bb      	str	r3, [r7, #24]
 8008536:	e007      	b.n	8008548 <HAL_UART_Transmit+0xbe>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8008538:	69fb      	ldr	r3, [r7, #28]
 800853a:	781a      	ldrb	r2, [r3, #0]
 800853c:	68fb      	ldr	r3, [r7, #12]
 800853e:	681b      	ldr	r3, [r3, #0]
 8008540:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8008542:	69fb      	ldr	r3, [r7, #28]
 8008544:	3301      	adds	r3, #1
 8008546:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8008548:	68fb      	ldr	r3, [r7, #12]
 800854a:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800854e:	b29b      	uxth	r3, r3
 8008550:	3b01      	subs	r3, #1
 8008552:	b29a      	uxth	r2, r3
 8008554:	68fb      	ldr	r3, [r7, #12]
 8008556:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 800855a:	68fb      	ldr	r3, [r7, #12]
 800855c:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8008560:	b29b      	uxth	r3, r3
 8008562:	2b00      	cmp	r3, #0
 8008564:	d1cc      	bne.n	8008500 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8008566:	683b      	ldr	r3, [r7, #0]
 8008568:	9300      	str	r3, [sp, #0]
 800856a:	697b      	ldr	r3, [r7, #20]
 800856c:	2200      	movs	r2, #0
 800856e:	2140      	movs	r1, #64	@ 0x40
 8008570:	68f8      	ldr	r0, [r7, #12]
 8008572:	f000 ff82 	bl	800947a <UART_WaitOnFlagUntilTimeout>
 8008576:	4603      	mov	r3, r0
 8008578:	2b00      	cmp	r3, #0
 800857a:	d001      	beq.n	8008580 <HAL_UART_Transmit+0xf6>
    {
      return HAL_TIMEOUT;
 800857c:	2303      	movs	r3, #3
 800857e:	e006      	b.n	800858e <HAL_UART_Transmit+0x104>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8008580:	68fb      	ldr	r3, [r7, #12]
 8008582:	2220      	movs	r2, #32
 8008584:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8008588:	2300      	movs	r3, #0
 800858a:	e000      	b.n	800858e <HAL_UART_Transmit+0x104>
  }
  else
  {
    return HAL_BUSY;
 800858c:	2302      	movs	r3, #2
  }
}
 800858e:	4618      	mov	r0, r3
 8008590:	3720      	adds	r7, #32
 8008592:	46bd      	mov	sp, r7
 8008594:	bd80      	pop	{r7, pc}
	...

08008598 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008598:	b580      	push	{r7, lr}
 800859a:	b08a      	sub	sp, #40	@ 0x28
 800859c:	af00      	add	r7, sp, #0
 800859e:	60f8      	str	r0, [r7, #12]
 80085a0:	60b9      	str	r1, [r7, #8]
 80085a2:	4613      	mov	r3, r2
 80085a4:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80085a6:	68fb      	ldr	r3, [r7, #12]
 80085a8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80085ac:	2b20      	cmp	r3, #32
 80085ae:	d137      	bne.n	8008620 <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 80085b0:	68bb      	ldr	r3, [r7, #8]
 80085b2:	2b00      	cmp	r3, #0
 80085b4:	d002      	beq.n	80085bc <HAL_UART_Receive_IT+0x24>
 80085b6:	88fb      	ldrh	r3, [r7, #6]
 80085b8:	2b00      	cmp	r3, #0
 80085ba:	d101      	bne.n	80085c0 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 80085bc:	2301      	movs	r3, #1
 80085be:	e030      	b.n	8008622 <HAL_UART_Receive_IT+0x8a>
      }
    }

#endif /* CORE_CM0PLUS */
    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80085c0:	68fb      	ldr	r3, [r7, #12]
 80085c2:	2200      	movs	r2, #0
 80085c4:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80085c6:	68fb      	ldr	r3, [r7, #12]
 80085c8:	681b      	ldr	r3, [r3, #0]
 80085ca:	4a18      	ldr	r2, [pc, #96]	@ (800862c <HAL_UART_Receive_IT+0x94>)
 80085cc:	4293      	cmp	r3, r2
 80085ce:	d01f      	beq.n	8008610 <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80085d0:	68fb      	ldr	r3, [r7, #12]
 80085d2:	681b      	ldr	r3, [r3, #0]
 80085d4:	685b      	ldr	r3, [r3, #4]
 80085d6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80085da:	2b00      	cmp	r3, #0
 80085dc:	d018      	beq.n	8008610 <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80085de:	68fb      	ldr	r3, [r7, #12]
 80085e0:	681b      	ldr	r3, [r3, #0]
 80085e2:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80085e4:	697b      	ldr	r3, [r7, #20]
 80085e6:	e853 3f00 	ldrex	r3, [r3]
 80085ea:	613b      	str	r3, [r7, #16]
   return(result);
 80085ec:	693b      	ldr	r3, [r7, #16]
 80085ee:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80085f2:	627b      	str	r3, [r7, #36]	@ 0x24
 80085f4:	68fb      	ldr	r3, [r7, #12]
 80085f6:	681b      	ldr	r3, [r3, #0]
 80085f8:	461a      	mov	r2, r3
 80085fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80085fc:	623b      	str	r3, [r7, #32]
 80085fe:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008600:	69f9      	ldr	r1, [r7, #28]
 8008602:	6a3a      	ldr	r2, [r7, #32]
 8008604:	e841 2300 	strex	r3, r2, [r1]
 8008608:	61bb      	str	r3, [r7, #24]
   return(result);
 800860a:	69bb      	ldr	r3, [r7, #24]
 800860c:	2b00      	cmp	r3, #0
 800860e:	d1e6      	bne.n	80085de <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8008610:	88fb      	ldrh	r3, [r7, #6]
 8008612:	461a      	mov	r2, r3
 8008614:	68b9      	ldr	r1, [r7, #8]
 8008616:	68f8      	ldr	r0, [r7, #12]
 8008618:	f000 fffe 	bl	8009618 <UART_Start_Receive_IT>
 800861c:	4603      	mov	r3, r0
 800861e:	e000      	b.n	8008622 <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8008620:	2302      	movs	r3, #2
  }
}
 8008622:	4618      	mov	r0, r3
 8008624:	3728      	adds	r7, #40	@ 0x28
 8008626:	46bd      	mov	sp, r7
 8008628:	bd80      	pop	{r7, pc}
 800862a:	bf00      	nop
 800862c:	40008000 	.word	0x40008000

08008630 <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8008630:	b580      	push	{r7, lr}
 8008632:	b08a      	sub	sp, #40	@ 0x28
 8008634:	af00      	add	r7, sp, #0
 8008636:	60f8      	str	r0, [r7, #12]
 8008638:	60b9      	str	r1, [r7, #8]
 800863a:	4613      	mov	r3, r2
 800863c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800863e:	68fb      	ldr	r3, [r7, #12]
 8008640:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008644:	2b20      	cmp	r3, #32
 8008646:	d167      	bne.n	8008718 <HAL_UART_Transmit_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 8008648:	68bb      	ldr	r3, [r7, #8]
 800864a:	2b00      	cmp	r3, #0
 800864c:	d002      	beq.n	8008654 <HAL_UART_Transmit_DMA+0x24>
 800864e:	88fb      	ldrh	r3, [r7, #6]
 8008650:	2b00      	cmp	r3, #0
 8008652:	d101      	bne.n	8008658 <HAL_UART_Transmit_DMA+0x28>
    {
      return HAL_ERROR;
 8008654:	2301      	movs	r3, #1
 8008656:	e060      	b.n	800871a <HAL_UART_Transmit_DMA+0xea>
        return  HAL_ERROR;
      }
    }

#endif /* CORE_CM0PLUS */
    huart->pTxBuffPtr  = pData;
 8008658:	68fb      	ldr	r3, [r7, #12]
 800865a:	68ba      	ldr	r2, [r7, #8]
 800865c:	651a      	str	r2, [r3, #80]	@ 0x50
    huart->TxXferSize  = Size;
 800865e:	68fb      	ldr	r3, [r7, #12]
 8008660:	88fa      	ldrh	r2, [r7, #6]
 8008662:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8008666:	68fb      	ldr	r3, [r7, #12]
 8008668:	88fa      	ldrh	r2, [r7, #6]
 800866a:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800866e:	68fb      	ldr	r3, [r7, #12]
 8008670:	2200      	movs	r2, #0
 8008672:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8008676:	68fb      	ldr	r3, [r7, #12]
 8008678:	2221      	movs	r2, #33	@ 0x21
 800867a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    if (huart->hdmatx != NULL)
 800867e:	68fb      	ldr	r3, [r7, #12]
 8008680:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8008682:	2b00      	cmp	r3, #0
 8008684:	d028      	beq.n	80086d8 <HAL_UART_Transmit_DMA+0xa8>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8008686:	68fb      	ldr	r3, [r7, #12]
 8008688:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800868a:	4a26      	ldr	r2, [pc, #152]	@ (8008724 <HAL_UART_Transmit_DMA+0xf4>)
 800868c:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 800868e:	68fb      	ldr	r3, [r7, #12]
 8008690:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8008692:	4a25      	ldr	r2, [pc, #148]	@ (8008728 <HAL_UART_Transmit_DMA+0xf8>)
 8008694:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 8008696:	68fb      	ldr	r3, [r7, #12]
 8008698:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800869a:	4a24      	ldr	r2, [pc, #144]	@ (800872c <HAL_UART_Transmit_DMA+0xfc>)
 800869c:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 800869e:	68fb      	ldr	r3, [r7, #12]
 80086a0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80086a2:	2200      	movs	r2, #0
 80086a4:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 80086a6:	68fb      	ldr	r3, [r7, #12]
 80086a8:	6fd8      	ldr	r0, [r3, #124]	@ 0x7c
 80086aa:	68fb      	ldr	r3, [r7, #12]
 80086ac:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80086ae:	4619      	mov	r1, r3
 80086b0:	68fb      	ldr	r3, [r7, #12]
 80086b2:	681b      	ldr	r3, [r3, #0]
 80086b4:	3328      	adds	r3, #40	@ 0x28
 80086b6:	461a      	mov	r2, r3
 80086b8:	88fb      	ldrh	r3, [r7, #6]
 80086ba:	f7fc fb5b 	bl	8004d74 <HAL_DMA_Start_IT>
 80086be:	4603      	mov	r3, r0
 80086c0:	2b00      	cmp	r3, #0
 80086c2:	d009      	beq.n	80086d8 <HAL_UART_Transmit_DMA+0xa8>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 80086c4:	68fb      	ldr	r3, [r7, #12]
 80086c6:	2210      	movs	r2, #16
 80086c8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 80086cc:	68fb      	ldr	r3, [r7, #12]
 80086ce:	2220      	movs	r2, #32
 80086d0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_ERROR;
 80086d4:	2301      	movs	r3, #1
 80086d6:	e020      	b.n	800871a <HAL_UART_Transmit_DMA+0xea>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 80086d8:	68fb      	ldr	r3, [r7, #12]
 80086da:	681b      	ldr	r3, [r3, #0]
 80086dc:	2240      	movs	r2, #64	@ 0x40
 80086de:	621a      	str	r2, [r3, #32]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80086e0:	68fb      	ldr	r3, [r7, #12]
 80086e2:	681b      	ldr	r3, [r3, #0]
 80086e4:	3308      	adds	r3, #8
 80086e6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80086e8:	697b      	ldr	r3, [r7, #20]
 80086ea:	e853 3f00 	ldrex	r3, [r3]
 80086ee:	613b      	str	r3, [r7, #16]
   return(result);
 80086f0:	693b      	ldr	r3, [r7, #16]
 80086f2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80086f6:	627b      	str	r3, [r7, #36]	@ 0x24
 80086f8:	68fb      	ldr	r3, [r7, #12]
 80086fa:	681b      	ldr	r3, [r3, #0]
 80086fc:	3308      	adds	r3, #8
 80086fe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008700:	623a      	str	r2, [r7, #32]
 8008702:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008704:	69f9      	ldr	r1, [r7, #28]
 8008706:	6a3a      	ldr	r2, [r7, #32]
 8008708:	e841 2300 	strex	r3, r2, [r1]
 800870c:	61bb      	str	r3, [r7, #24]
   return(result);
 800870e:	69bb      	ldr	r3, [r7, #24]
 8008710:	2b00      	cmp	r3, #0
 8008712:	d1e5      	bne.n	80086e0 <HAL_UART_Transmit_DMA+0xb0>

    return HAL_OK;
 8008714:	2300      	movs	r3, #0
 8008716:	e000      	b.n	800871a <HAL_UART_Transmit_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 8008718:	2302      	movs	r3, #2
  }
}
 800871a:	4618      	mov	r0, r3
 800871c:	3728      	adds	r7, #40	@ 0x28
 800871e:	46bd      	mov	sp, r7
 8008720:	bd80      	pop	{r7, pc}
 8008722:	bf00      	nop
 8008724:	080099a3 	.word	0x080099a3
 8008728:	08009a3d 	.word	0x08009a3d
 800872c:	08009a59 	.word	0x08009a59

08008730 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8008730:	b580      	push	{r7, lr}
 8008732:	b0ba      	sub	sp, #232	@ 0xe8
 8008734:	af00      	add	r7, sp, #0
 8008736:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8008738:	687b      	ldr	r3, [r7, #4]
 800873a:	681b      	ldr	r3, [r3, #0]
 800873c:	69db      	ldr	r3, [r3, #28]
 800873e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8008742:	687b      	ldr	r3, [r7, #4]
 8008744:	681b      	ldr	r3, [r3, #0]
 8008746:	681b      	ldr	r3, [r3, #0]
 8008748:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800874c:	687b      	ldr	r3, [r7, #4]
 800874e:	681b      	ldr	r3, [r3, #0]
 8008750:	689b      	ldr	r3, [r3, #8]
 8008752:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8008756:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800875a:	f640 030f 	movw	r3, #2063	@ 0x80f
 800875e:	4013      	ands	r3, r2
 8008760:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8008764:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8008768:	2b00      	cmp	r3, #0
 800876a:	d11b      	bne.n	80087a4 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800876c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008770:	f003 0320 	and.w	r3, r3, #32
 8008774:	2b00      	cmp	r3, #0
 8008776:	d015      	beq.n	80087a4 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8008778:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800877c:	f003 0320 	and.w	r3, r3, #32
 8008780:	2b00      	cmp	r3, #0
 8008782:	d105      	bne.n	8008790 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8008784:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008788:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800878c:	2b00      	cmp	r3, #0
 800878e:	d009      	beq.n	80087a4 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 8008790:	687b      	ldr	r3, [r7, #4]
 8008792:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008794:	2b00      	cmp	r3, #0
 8008796:	f000 82e3 	beq.w	8008d60 <HAL_UART_IRQHandler+0x630>
      {
        huart->RxISR(huart);
 800879a:	687b      	ldr	r3, [r7, #4]
 800879c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800879e:	6878      	ldr	r0, [r7, #4]
 80087a0:	4798      	blx	r3
      }
      return;
 80087a2:	e2dd      	b.n	8008d60 <HAL_UART_IRQHandler+0x630>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 80087a4:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80087a8:	2b00      	cmp	r3, #0
 80087aa:	f000 8123 	beq.w	80089f4 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 80087ae:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 80087b2:	4b8d      	ldr	r3, [pc, #564]	@ (80089e8 <HAL_UART_IRQHandler+0x2b8>)
 80087b4:	4013      	ands	r3, r2
 80087b6:	2b00      	cmp	r3, #0
 80087b8:	d106      	bne.n	80087c8 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 80087ba:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 80087be:	4b8b      	ldr	r3, [pc, #556]	@ (80089ec <HAL_UART_IRQHandler+0x2bc>)
 80087c0:	4013      	ands	r3, r2
 80087c2:	2b00      	cmp	r3, #0
 80087c4:	f000 8116 	beq.w	80089f4 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80087c8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80087cc:	f003 0301 	and.w	r3, r3, #1
 80087d0:	2b00      	cmp	r3, #0
 80087d2:	d011      	beq.n	80087f8 <HAL_UART_IRQHandler+0xc8>
 80087d4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80087d8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80087dc:	2b00      	cmp	r3, #0
 80087de:	d00b      	beq.n	80087f8 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80087e0:	687b      	ldr	r3, [r7, #4]
 80087e2:	681b      	ldr	r3, [r3, #0]
 80087e4:	2201      	movs	r2, #1
 80087e6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80087e8:	687b      	ldr	r3, [r7, #4]
 80087ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80087ee:	f043 0201 	orr.w	r2, r3, #1
 80087f2:	687b      	ldr	r3, [r7, #4]
 80087f4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80087f8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80087fc:	f003 0302 	and.w	r3, r3, #2
 8008800:	2b00      	cmp	r3, #0
 8008802:	d011      	beq.n	8008828 <HAL_UART_IRQHandler+0xf8>
 8008804:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008808:	f003 0301 	and.w	r3, r3, #1
 800880c:	2b00      	cmp	r3, #0
 800880e:	d00b      	beq.n	8008828 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8008810:	687b      	ldr	r3, [r7, #4]
 8008812:	681b      	ldr	r3, [r3, #0]
 8008814:	2202      	movs	r2, #2
 8008816:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8008818:	687b      	ldr	r3, [r7, #4]
 800881a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800881e:	f043 0204 	orr.w	r2, r3, #4
 8008822:	687b      	ldr	r3, [r7, #4]
 8008824:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008828:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800882c:	f003 0304 	and.w	r3, r3, #4
 8008830:	2b00      	cmp	r3, #0
 8008832:	d011      	beq.n	8008858 <HAL_UART_IRQHandler+0x128>
 8008834:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008838:	f003 0301 	and.w	r3, r3, #1
 800883c:	2b00      	cmp	r3, #0
 800883e:	d00b      	beq.n	8008858 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8008840:	687b      	ldr	r3, [r7, #4]
 8008842:	681b      	ldr	r3, [r3, #0]
 8008844:	2204      	movs	r2, #4
 8008846:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8008848:	687b      	ldr	r3, [r7, #4]
 800884a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800884e:	f043 0202 	orr.w	r2, r3, #2
 8008852:	687b      	ldr	r3, [r7, #4]
 8008854:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8008858:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800885c:	f003 0308 	and.w	r3, r3, #8
 8008860:	2b00      	cmp	r3, #0
 8008862:	d017      	beq.n	8008894 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8008864:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008868:	f003 0320 	and.w	r3, r3, #32
 800886c:	2b00      	cmp	r3, #0
 800886e:	d105      	bne.n	800887c <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8008870:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8008874:	4b5c      	ldr	r3, [pc, #368]	@ (80089e8 <HAL_UART_IRQHandler+0x2b8>)
 8008876:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8008878:	2b00      	cmp	r3, #0
 800887a:	d00b      	beq.n	8008894 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800887c:	687b      	ldr	r3, [r7, #4]
 800887e:	681b      	ldr	r3, [r3, #0]
 8008880:	2208      	movs	r2, #8
 8008882:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8008884:	687b      	ldr	r3, [r7, #4]
 8008886:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800888a:	f043 0208 	orr.w	r2, r3, #8
 800888e:	687b      	ldr	r3, [r7, #4]
 8008890:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8008894:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008898:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800889c:	2b00      	cmp	r3, #0
 800889e:	d012      	beq.n	80088c6 <HAL_UART_IRQHandler+0x196>
 80088a0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80088a4:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80088a8:	2b00      	cmp	r3, #0
 80088aa:	d00c      	beq.n	80088c6 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80088ac:	687b      	ldr	r3, [r7, #4]
 80088ae:	681b      	ldr	r3, [r3, #0]
 80088b0:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80088b4:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80088b6:	687b      	ldr	r3, [r7, #4]
 80088b8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80088bc:	f043 0220 	orr.w	r2, r3, #32
 80088c0:	687b      	ldr	r3, [r7, #4]
 80088c2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80088c6:	687b      	ldr	r3, [r7, #4]
 80088c8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80088cc:	2b00      	cmp	r3, #0
 80088ce:	f000 8249 	beq.w	8008d64 <HAL_UART_IRQHandler+0x634>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 80088d2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80088d6:	f003 0320 	and.w	r3, r3, #32
 80088da:	2b00      	cmp	r3, #0
 80088dc:	d013      	beq.n	8008906 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 80088de:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80088e2:	f003 0320 	and.w	r3, r3, #32
 80088e6:	2b00      	cmp	r3, #0
 80088e8:	d105      	bne.n	80088f6 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 80088ea:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80088ee:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80088f2:	2b00      	cmp	r3, #0
 80088f4:	d007      	beq.n	8008906 <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 80088f6:	687b      	ldr	r3, [r7, #4]
 80088f8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80088fa:	2b00      	cmp	r3, #0
 80088fc:	d003      	beq.n	8008906 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 80088fe:	687b      	ldr	r3, [r7, #4]
 8008900:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008902:	6878      	ldr	r0, [r7, #4]
 8008904:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8008906:	687b      	ldr	r3, [r7, #4]
 8008908:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800890c:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8008910:	687b      	ldr	r3, [r7, #4]
 8008912:	681b      	ldr	r3, [r3, #0]
 8008914:	689b      	ldr	r3, [r3, #8]
 8008916:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800891a:	2b40      	cmp	r3, #64	@ 0x40
 800891c:	d005      	beq.n	800892a <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800891e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8008922:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8008926:	2b00      	cmp	r3, #0
 8008928:	d054      	beq.n	80089d4 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800892a:	6878      	ldr	r0, [r7, #4]
 800892c:	f000 ffd4 	bl	80098d8 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008930:	687b      	ldr	r3, [r7, #4]
 8008932:	681b      	ldr	r3, [r3, #0]
 8008934:	689b      	ldr	r3, [r3, #8]
 8008936:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800893a:	2b40      	cmp	r3, #64	@ 0x40
 800893c:	d146      	bne.n	80089cc <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800893e:	687b      	ldr	r3, [r7, #4]
 8008940:	681b      	ldr	r3, [r3, #0]
 8008942:	3308      	adds	r3, #8
 8008944:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008948:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800894c:	e853 3f00 	ldrex	r3, [r3]
 8008950:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8008954:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8008958:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800895c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8008960:	687b      	ldr	r3, [r7, #4]
 8008962:	681b      	ldr	r3, [r3, #0]
 8008964:	3308      	adds	r3, #8
 8008966:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800896a:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800896e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008972:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8008976:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800897a:	e841 2300 	strex	r3, r2, [r1]
 800897e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8008982:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8008986:	2b00      	cmp	r3, #0
 8008988:	d1d9      	bne.n	800893e <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800898a:	687b      	ldr	r3, [r7, #4]
 800898c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008990:	2b00      	cmp	r3, #0
 8008992:	d017      	beq.n	80089c4 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8008994:	687b      	ldr	r3, [r7, #4]
 8008996:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800899a:	4a15      	ldr	r2, [pc, #84]	@ (80089f0 <HAL_UART_IRQHandler+0x2c0>)
 800899c:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800899e:	687b      	ldr	r3, [r7, #4]
 80089a0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80089a4:	4618      	mov	r0, r3
 80089a6:	f7fc fac1 	bl	8004f2c <HAL_DMA_Abort_IT>
 80089aa:	4603      	mov	r3, r0
 80089ac:	2b00      	cmp	r3, #0
 80089ae:	d019      	beq.n	80089e4 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80089b0:	687b      	ldr	r3, [r7, #4]
 80089b2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80089b6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80089b8:	687a      	ldr	r2, [r7, #4]
 80089ba:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 80089be:	4610      	mov	r0, r2
 80089c0:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80089c2:	e00f      	b.n	80089e4 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80089c4:	6878      	ldr	r0, [r7, #4]
 80089c6:	f000 f9e0 	bl	8008d8a <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80089ca:	e00b      	b.n	80089e4 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80089cc:	6878      	ldr	r0, [r7, #4]
 80089ce:	f000 f9dc 	bl	8008d8a <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80089d2:	e007      	b.n	80089e4 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80089d4:	6878      	ldr	r0, [r7, #4]
 80089d6:	f000 f9d8 	bl	8008d8a <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80089da:	687b      	ldr	r3, [r7, #4]
 80089dc:	2200      	movs	r2, #0
 80089de:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 80089e2:	e1bf      	b.n	8008d64 <HAL_UART_IRQHandler+0x634>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80089e4:	bf00      	nop
    return;
 80089e6:	e1bd      	b.n	8008d64 <HAL_UART_IRQHandler+0x634>
 80089e8:	10000001 	.word	0x10000001
 80089ec:	04000120 	.word	0x04000120
 80089f0:	08009ad9 	.word	0x08009ad9

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80089f4:	687b      	ldr	r3, [r7, #4]
 80089f6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80089f8:	2b01      	cmp	r3, #1
 80089fa:	f040 8153 	bne.w	8008ca4 <HAL_UART_IRQHandler+0x574>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 80089fe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008a02:	f003 0310 	and.w	r3, r3, #16
 8008a06:	2b00      	cmp	r3, #0
 8008a08:	f000 814c 	beq.w	8008ca4 <HAL_UART_IRQHandler+0x574>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8008a0c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008a10:	f003 0310 	and.w	r3, r3, #16
 8008a14:	2b00      	cmp	r3, #0
 8008a16:	f000 8145 	beq.w	8008ca4 <HAL_UART_IRQHandler+0x574>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8008a1a:	687b      	ldr	r3, [r7, #4]
 8008a1c:	681b      	ldr	r3, [r3, #0]
 8008a1e:	2210      	movs	r2, #16
 8008a20:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008a22:	687b      	ldr	r3, [r7, #4]
 8008a24:	681b      	ldr	r3, [r3, #0]
 8008a26:	689b      	ldr	r3, [r3, #8]
 8008a28:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008a2c:	2b40      	cmp	r3, #64	@ 0x40
 8008a2e:	f040 80bb 	bne.w	8008ba8 <HAL_UART_IRQHandler+0x478>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8008a32:	687b      	ldr	r3, [r7, #4]
 8008a34:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008a38:	681b      	ldr	r3, [r3, #0]
 8008a3a:	685b      	ldr	r3, [r3, #4]
 8008a3c:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8008a40:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8008a44:	2b00      	cmp	r3, #0
 8008a46:	f000 818f 	beq.w	8008d68 <HAL_UART_IRQHandler+0x638>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8008a4a:	687b      	ldr	r3, [r7, #4]
 8008a4c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8008a50:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8008a54:	429a      	cmp	r2, r3
 8008a56:	f080 8187 	bcs.w	8008d68 <HAL_UART_IRQHandler+0x638>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8008a5a:	687b      	ldr	r3, [r7, #4]
 8008a5c:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8008a60:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8008a64:	687b      	ldr	r3, [r7, #4]
 8008a66:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008a6a:	681b      	ldr	r3, [r3, #0]
 8008a6c:	681b      	ldr	r3, [r3, #0]
 8008a6e:	f003 0320 	and.w	r3, r3, #32
 8008a72:	2b00      	cmp	r3, #0
 8008a74:	f040 8087 	bne.w	8008b86 <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008a78:	687b      	ldr	r3, [r7, #4]
 8008a7a:	681b      	ldr	r3, [r3, #0]
 8008a7c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008a80:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8008a84:	e853 3f00 	ldrex	r3, [r3]
 8008a88:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8008a8c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8008a90:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008a94:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8008a98:	687b      	ldr	r3, [r7, #4]
 8008a9a:	681b      	ldr	r3, [r3, #0]
 8008a9c:	461a      	mov	r2, r3
 8008a9e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8008aa2:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8008aa6:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008aaa:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8008aae:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8008ab2:	e841 2300 	strex	r3, r2, [r1]
 8008ab6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8008aba:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8008abe:	2b00      	cmp	r3, #0
 8008ac0:	d1da      	bne.n	8008a78 <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008ac2:	687b      	ldr	r3, [r7, #4]
 8008ac4:	681b      	ldr	r3, [r3, #0]
 8008ac6:	3308      	adds	r3, #8
 8008ac8:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008aca:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8008acc:	e853 3f00 	ldrex	r3, [r3]
 8008ad0:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8008ad2:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8008ad4:	f023 0301 	bic.w	r3, r3, #1
 8008ad8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8008adc:	687b      	ldr	r3, [r7, #4]
 8008ade:	681b      	ldr	r3, [r3, #0]
 8008ae0:	3308      	adds	r3, #8
 8008ae2:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8008ae6:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8008aea:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008aec:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8008aee:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8008af2:	e841 2300 	strex	r3, r2, [r1]
 8008af6:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8008af8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8008afa:	2b00      	cmp	r3, #0
 8008afc:	d1e1      	bne.n	8008ac2 <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008afe:	687b      	ldr	r3, [r7, #4]
 8008b00:	681b      	ldr	r3, [r3, #0]
 8008b02:	3308      	adds	r3, #8
 8008b04:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b06:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8008b08:	e853 3f00 	ldrex	r3, [r3]
 8008b0c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8008b0e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008b10:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008b14:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8008b18:	687b      	ldr	r3, [r7, #4]
 8008b1a:	681b      	ldr	r3, [r3, #0]
 8008b1c:	3308      	adds	r3, #8
 8008b1e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8008b22:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8008b24:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008b26:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8008b28:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8008b2a:	e841 2300 	strex	r3, r2, [r1]
 8008b2e:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8008b30:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008b32:	2b00      	cmp	r3, #0
 8008b34:	d1e3      	bne.n	8008afe <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8008b36:	687b      	ldr	r3, [r7, #4]
 8008b38:	2220      	movs	r2, #32
 8008b3a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008b3e:	687b      	ldr	r3, [r7, #4]
 8008b40:	2200      	movs	r2, #0
 8008b42:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008b44:	687b      	ldr	r3, [r7, #4]
 8008b46:	681b      	ldr	r3, [r3, #0]
 8008b48:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b4a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008b4c:	e853 3f00 	ldrex	r3, [r3]
 8008b50:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8008b52:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008b54:	f023 0310 	bic.w	r3, r3, #16
 8008b58:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8008b5c:	687b      	ldr	r3, [r7, #4]
 8008b5e:	681b      	ldr	r3, [r3, #0]
 8008b60:	461a      	mov	r2, r3
 8008b62:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008b66:	65bb      	str	r3, [r7, #88]	@ 0x58
 8008b68:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008b6a:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8008b6c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8008b6e:	e841 2300 	strex	r3, r2, [r1]
 8008b72:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8008b74:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008b76:	2b00      	cmp	r3, #0
 8008b78:	d1e4      	bne.n	8008b44 <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8008b7a:	687b      	ldr	r3, [r7, #4]
 8008b7c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008b80:	4618      	mov	r0, r3
 8008b82:	f7fc f975 	bl	8004e70 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008b86:	687b      	ldr	r3, [r7, #4]
 8008b88:	2202      	movs	r2, #2
 8008b8a:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8008b8c:	687b      	ldr	r3, [r7, #4]
 8008b8e:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8008b92:	687b      	ldr	r3, [r7, #4]
 8008b94:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008b98:	b29b      	uxth	r3, r3
 8008b9a:	1ad3      	subs	r3, r2, r3
 8008b9c:	b29b      	uxth	r3, r3
 8008b9e:	4619      	mov	r1, r3
 8008ba0:	6878      	ldr	r0, [r7, #4]
 8008ba2:	f000 f8fb 	bl	8008d9c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8008ba6:	e0df      	b.n	8008d68 <HAL_UART_IRQHandler+0x638>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8008ba8:	687b      	ldr	r3, [r7, #4]
 8008baa:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8008bae:	687b      	ldr	r3, [r7, #4]
 8008bb0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008bb4:	b29b      	uxth	r3, r3
 8008bb6:	1ad3      	subs	r3, r2, r3
 8008bb8:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8008bbc:	687b      	ldr	r3, [r7, #4]
 8008bbe:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008bc2:	b29b      	uxth	r3, r3
 8008bc4:	2b00      	cmp	r3, #0
 8008bc6:	f000 80d1 	beq.w	8008d6c <HAL_UART_IRQHandler+0x63c>
          && (nb_rx_data > 0U))
 8008bca:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8008bce:	2b00      	cmp	r3, #0
 8008bd0:	f000 80cc 	beq.w	8008d6c <HAL_UART_IRQHandler+0x63c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008bd4:	687b      	ldr	r3, [r7, #4]
 8008bd6:	681b      	ldr	r3, [r3, #0]
 8008bd8:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008bda:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008bdc:	e853 3f00 	ldrex	r3, [r3]
 8008be0:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8008be2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008be4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008be8:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8008bec:	687b      	ldr	r3, [r7, #4]
 8008bee:	681b      	ldr	r3, [r3, #0]
 8008bf0:	461a      	mov	r2, r3
 8008bf2:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8008bf6:	647b      	str	r3, [r7, #68]	@ 0x44
 8008bf8:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008bfa:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008bfc:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008bfe:	e841 2300 	strex	r3, r2, [r1]
 8008c02:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8008c04:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008c06:	2b00      	cmp	r3, #0
 8008c08:	d1e4      	bne.n	8008bd4 <HAL_UART_IRQHandler+0x4a4>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8008c0a:	687b      	ldr	r3, [r7, #4]
 8008c0c:	681b      	ldr	r3, [r3, #0]
 8008c0e:	3308      	adds	r3, #8
 8008c10:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008c12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008c14:	e853 3f00 	ldrex	r3, [r3]
 8008c18:	623b      	str	r3, [r7, #32]
   return(result);
 8008c1a:	6a3b      	ldr	r3, [r7, #32]
 8008c1c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8008c20:	f023 0301 	bic.w	r3, r3, #1
 8008c24:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8008c28:	687b      	ldr	r3, [r7, #4]
 8008c2a:	681b      	ldr	r3, [r3, #0]
 8008c2c:	3308      	adds	r3, #8
 8008c2e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8008c32:	633a      	str	r2, [r7, #48]	@ 0x30
 8008c34:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008c36:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008c38:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008c3a:	e841 2300 	strex	r3, r2, [r1]
 8008c3e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008c40:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008c42:	2b00      	cmp	r3, #0
 8008c44:	d1e1      	bne.n	8008c0a <HAL_UART_IRQHandler+0x4da>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8008c46:	687b      	ldr	r3, [r7, #4]
 8008c48:	2220      	movs	r2, #32
 8008c4a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008c4e:	687b      	ldr	r3, [r7, #4]
 8008c50:	2200      	movs	r2, #0
 8008c52:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8008c54:	687b      	ldr	r3, [r7, #4]
 8008c56:	2200      	movs	r2, #0
 8008c58:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008c5a:	687b      	ldr	r3, [r7, #4]
 8008c5c:	681b      	ldr	r3, [r3, #0]
 8008c5e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008c60:	693b      	ldr	r3, [r7, #16]
 8008c62:	e853 3f00 	ldrex	r3, [r3]
 8008c66:	60fb      	str	r3, [r7, #12]
   return(result);
 8008c68:	68fb      	ldr	r3, [r7, #12]
 8008c6a:	f023 0310 	bic.w	r3, r3, #16
 8008c6e:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8008c72:	687b      	ldr	r3, [r7, #4]
 8008c74:	681b      	ldr	r3, [r3, #0]
 8008c76:	461a      	mov	r2, r3
 8008c78:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8008c7c:	61fb      	str	r3, [r7, #28]
 8008c7e:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008c80:	69b9      	ldr	r1, [r7, #24]
 8008c82:	69fa      	ldr	r2, [r7, #28]
 8008c84:	e841 2300 	strex	r3, r2, [r1]
 8008c88:	617b      	str	r3, [r7, #20]
   return(result);
 8008c8a:	697b      	ldr	r3, [r7, #20]
 8008c8c:	2b00      	cmp	r3, #0
 8008c8e:	d1e4      	bne.n	8008c5a <HAL_UART_IRQHandler+0x52a>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008c90:	687b      	ldr	r3, [r7, #4]
 8008c92:	2202      	movs	r2, #2
 8008c94:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8008c96:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8008c9a:	4619      	mov	r1, r3
 8008c9c:	6878      	ldr	r0, [r7, #4]
 8008c9e:	f000 f87d 	bl	8008d9c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8008ca2:	e063      	b.n	8008d6c <HAL_UART_IRQHandler+0x63c>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8008ca4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008ca8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8008cac:	2b00      	cmp	r3, #0
 8008cae:	d00e      	beq.n	8008cce <HAL_UART_IRQHandler+0x59e>
 8008cb0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008cb4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8008cb8:	2b00      	cmp	r3, #0
 8008cba:	d008      	beq.n	8008cce <HAL_UART_IRQHandler+0x59e>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8008cbc:	687b      	ldr	r3, [r7, #4]
 8008cbe:	681b      	ldr	r3, [r3, #0]
 8008cc0:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8008cc4:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8008cc6:	6878      	ldr	r0, [r7, #4]
 8008cc8:	f001 fc64 	bl	800a594 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8008ccc:	e051      	b.n	8008d72 <HAL_UART_IRQHandler+0x642>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8008cce:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008cd2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008cd6:	2b00      	cmp	r3, #0
 8008cd8:	d014      	beq.n	8008d04 <HAL_UART_IRQHandler+0x5d4>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8008cda:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008cde:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008ce2:	2b00      	cmp	r3, #0
 8008ce4:	d105      	bne.n	8008cf2 <HAL_UART_IRQHandler+0x5c2>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8008ce6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008cea:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008cee:	2b00      	cmp	r3, #0
 8008cf0:	d008      	beq.n	8008d04 <HAL_UART_IRQHandler+0x5d4>
  {
    if (huart->TxISR != NULL)
 8008cf2:	687b      	ldr	r3, [r7, #4]
 8008cf4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8008cf6:	2b00      	cmp	r3, #0
 8008cf8:	d03a      	beq.n	8008d70 <HAL_UART_IRQHandler+0x640>
    {
      huart->TxISR(huart);
 8008cfa:	687b      	ldr	r3, [r7, #4]
 8008cfc:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8008cfe:	6878      	ldr	r0, [r7, #4]
 8008d00:	4798      	blx	r3
    }
    return;
 8008d02:	e035      	b.n	8008d70 <HAL_UART_IRQHandler+0x640>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8008d04:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008d08:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008d0c:	2b00      	cmp	r3, #0
 8008d0e:	d009      	beq.n	8008d24 <HAL_UART_IRQHandler+0x5f4>
 8008d10:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008d14:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008d18:	2b00      	cmp	r3, #0
 8008d1a:	d003      	beq.n	8008d24 <HAL_UART_IRQHandler+0x5f4>
  {
    UART_EndTransmit_IT(huart);
 8008d1c:	6878      	ldr	r0, [r7, #4]
 8008d1e:	f000 fef1 	bl	8009b04 <UART_EndTransmit_IT>
    return;
 8008d22:	e026      	b.n	8008d72 <HAL_UART_IRQHandler+0x642>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8008d24:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008d28:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008d2c:	2b00      	cmp	r3, #0
 8008d2e:	d009      	beq.n	8008d44 <HAL_UART_IRQHandler+0x614>
 8008d30:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008d34:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8008d38:	2b00      	cmp	r3, #0
 8008d3a:	d003      	beq.n	8008d44 <HAL_UART_IRQHandler+0x614>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8008d3c:	6878      	ldr	r0, [r7, #4]
 8008d3e:	f001 fc3b 	bl	800a5b8 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8008d42:	e016      	b.n	8008d72 <HAL_UART_IRQHandler+0x642>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8008d44:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008d48:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8008d4c:	2b00      	cmp	r3, #0
 8008d4e:	d010      	beq.n	8008d72 <HAL_UART_IRQHandler+0x642>
 8008d50:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008d54:	2b00      	cmp	r3, #0
 8008d56:	da0c      	bge.n	8008d72 <HAL_UART_IRQHandler+0x642>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8008d58:	6878      	ldr	r0, [r7, #4]
 8008d5a:	f001 fc24 	bl	800a5a6 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8008d5e:	e008      	b.n	8008d72 <HAL_UART_IRQHandler+0x642>
      return;
 8008d60:	bf00      	nop
 8008d62:	e006      	b.n	8008d72 <HAL_UART_IRQHandler+0x642>
    return;
 8008d64:	bf00      	nop
 8008d66:	e004      	b.n	8008d72 <HAL_UART_IRQHandler+0x642>
      return;
 8008d68:	bf00      	nop
 8008d6a:	e002      	b.n	8008d72 <HAL_UART_IRQHandler+0x642>
      return;
 8008d6c:	bf00      	nop
 8008d6e:	e000      	b.n	8008d72 <HAL_UART_IRQHandler+0x642>
    return;
 8008d70:	bf00      	nop
  }
}
 8008d72:	37e8      	adds	r7, #232	@ 0xe8
 8008d74:	46bd      	mov	sp, r7
 8008d76:	bd80      	pop	{r7, pc}

08008d78 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8008d78:	b480      	push	{r7}
 8008d7a:	b083      	sub	sp, #12
 8008d7c:	af00      	add	r7, sp, #0
 8008d7e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 8008d80:	bf00      	nop
 8008d82:	370c      	adds	r7, #12
 8008d84:	46bd      	mov	sp, r7
 8008d86:	bc80      	pop	{r7}
 8008d88:	4770      	bx	lr

08008d8a <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8008d8a:	b480      	push	{r7}
 8008d8c:	b083      	sub	sp, #12
 8008d8e:	af00      	add	r7, sp, #0
 8008d90:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8008d92:	bf00      	nop
 8008d94:	370c      	adds	r7, #12
 8008d96:	46bd      	mov	sp, r7
 8008d98:	bc80      	pop	{r7}
 8008d9a:	4770      	bx	lr

08008d9c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8008d9c:	b480      	push	{r7}
 8008d9e:	b083      	sub	sp, #12
 8008da0:	af00      	add	r7, sp, #0
 8008da2:	6078      	str	r0, [r7, #4]
 8008da4:	460b      	mov	r3, r1
 8008da6:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8008da8:	bf00      	nop
 8008daa:	370c      	adds	r7, #12
 8008dac:	46bd      	mov	sp, r7
 8008dae:	bc80      	pop	{r7}
 8008db0:	4770      	bx	lr
	...

08008db4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008db4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008db8:	b08c      	sub	sp, #48	@ 0x30
 8008dba:	af00      	add	r7, sp, #0
 8008dbc:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8008dbe:	2300      	movs	r3, #0
 8008dc0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8008dc4:	697b      	ldr	r3, [r7, #20]
 8008dc6:	689a      	ldr	r2, [r3, #8]
 8008dc8:	697b      	ldr	r3, [r7, #20]
 8008dca:	691b      	ldr	r3, [r3, #16]
 8008dcc:	431a      	orrs	r2, r3
 8008dce:	697b      	ldr	r3, [r7, #20]
 8008dd0:	695b      	ldr	r3, [r3, #20]
 8008dd2:	431a      	orrs	r2, r3
 8008dd4:	697b      	ldr	r3, [r7, #20]
 8008dd6:	69db      	ldr	r3, [r3, #28]
 8008dd8:	4313      	orrs	r3, r2
 8008dda:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8008ddc:	697b      	ldr	r3, [r7, #20]
 8008dde:	681b      	ldr	r3, [r3, #0]
 8008de0:	681a      	ldr	r2, [r3, #0]
 8008de2:	4b94      	ldr	r3, [pc, #592]	@ (8009034 <UART_SetConfig+0x280>)
 8008de4:	4013      	ands	r3, r2
 8008de6:	697a      	ldr	r2, [r7, #20]
 8008de8:	6812      	ldr	r2, [r2, #0]
 8008dea:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008dec:	430b      	orrs	r3, r1
 8008dee:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008df0:	697b      	ldr	r3, [r7, #20]
 8008df2:	681b      	ldr	r3, [r3, #0]
 8008df4:	685b      	ldr	r3, [r3, #4]
 8008df6:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8008dfa:	697b      	ldr	r3, [r7, #20]
 8008dfc:	68da      	ldr	r2, [r3, #12]
 8008dfe:	697b      	ldr	r3, [r7, #20]
 8008e00:	681b      	ldr	r3, [r3, #0]
 8008e02:	430a      	orrs	r2, r1
 8008e04:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8008e06:	697b      	ldr	r3, [r7, #20]
 8008e08:	699b      	ldr	r3, [r3, #24]
 8008e0a:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8008e0c:	697b      	ldr	r3, [r7, #20]
 8008e0e:	681b      	ldr	r3, [r3, #0]
 8008e10:	4a89      	ldr	r2, [pc, #548]	@ (8009038 <UART_SetConfig+0x284>)
 8008e12:	4293      	cmp	r3, r2
 8008e14:	d004      	beq.n	8008e20 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8008e16:	697b      	ldr	r3, [r7, #20]
 8008e18:	6a1b      	ldr	r3, [r3, #32]
 8008e1a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008e1c:	4313      	orrs	r3, r2
 8008e1e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8008e20:	697b      	ldr	r3, [r7, #20]
 8008e22:	681b      	ldr	r3, [r3, #0]
 8008e24:	689b      	ldr	r3, [r3, #8]
 8008e26:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 8008e2a:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8008e2e:	697a      	ldr	r2, [r7, #20]
 8008e30:	6812      	ldr	r2, [r2, #0]
 8008e32:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008e34:	430b      	orrs	r3, r1
 8008e36:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8008e38:	697b      	ldr	r3, [r7, #20]
 8008e3a:	681b      	ldr	r3, [r3, #0]
 8008e3c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008e3e:	f023 010f 	bic.w	r1, r3, #15
 8008e42:	697b      	ldr	r3, [r7, #20]
 8008e44:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8008e46:	697b      	ldr	r3, [r7, #20]
 8008e48:	681b      	ldr	r3, [r3, #0]
 8008e4a:	430a      	orrs	r2, r1
 8008e4c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8008e4e:	697b      	ldr	r3, [r7, #20]
 8008e50:	681b      	ldr	r3, [r3, #0]
 8008e52:	4a7a      	ldr	r2, [pc, #488]	@ (800903c <UART_SetConfig+0x288>)
 8008e54:	4293      	cmp	r3, r2
 8008e56:	d127      	bne.n	8008ea8 <UART_SetConfig+0xf4>
 8008e58:	2003      	movs	r0, #3
 8008e5a:	f7ff faa5 	bl	80083a8 <LL_RCC_GetUSARTClockSource>
 8008e5e:	4603      	mov	r3, r0
 8008e60:	f5a3 3340 	sub.w	r3, r3, #196608	@ 0x30000
 8008e64:	2b03      	cmp	r3, #3
 8008e66:	d81b      	bhi.n	8008ea0 <UART_SetConfig+0xec>
 8008e68:	a201      	add	r2, pc, #4	@ (adr r2, 8008e70 <UART_SetConfig+0xbc>)
 8008e6a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008e6e:	bf00      	nop
 8008e70:	08008e81 	.word	0x08008e81
 8008e74:	08008e91 	.word	0x08008e91
 8008e78:	08008e89 	.word	0x08008e89
 8008e7c:	08008e99 	.word	0x08008e99
 8008e80:	2301      	movs	r3, #1
 8008e82:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008e86:	e080      	b.n	8008f8a <UART_SetConfig+0x1d6>
 8008e88:	2302      	movs	r3, #2
 8008e8a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008e8e:	e07c      	b.n	8008f8a <UART_SetConfig+0x1d6>
 8008e90:	2304      	movs	r3, #4
 8008e92:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008e96:	e078      	b.n	8008f8a <UART_SetConfig+0x1d6>
 8008e98:	2308      	movs	r3, #8
 8008e9a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008e9e:	e074      	b.n	8008f8a <UART_SetConfig+0x1d6>
 8008ea0:	2310      	movs	r3, #16
 8008ea2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008ea6:	e070      	b.n	8008f8a <UART_SetConfig+0x1d6>
 8008ea8:	697b      	ldr	r3, [r7, #20]
 8008eaa:	681b      	ldr	r3, [r3, #0]
 8008eac:	4a64      	ldr	r2, [pc, #400]	@ (8009040 <UART_SetConfig+0x28c>)
 8008eae:	4293      	cmp	r3, r2
 8008eb0:	d138      	bne.n	8008f24 <UART_SetConfig+0x170>
 8008eb2:	200c      	movs	r0, #12
 8008eb4:	f7ff fa78 	bl	80083a8 <LL_RCC_GetUSARTClockSource>
 8008eb8:	4603      	mov	r3, r0
 8008eba:	f5a3 2340 	sub.w	r3, r3, #786432	@ 0xc0000
 8008ebe:	2b0c      	cmp	r3, #12
 8008ec0:	d82c      	bhi.n	8008f1c <UART_SetConfig+0x168>
 8008ec2:	a201      	add	r2, pc, #4	@ (adr r2, 8008ec8 <UART_SetConfig+0x114>)
 8008ec4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008ec8:	08008efd 	.word	0x08008efd
 8008ecc:	08008f1d 	.word	0x08008f1d
 8008ed0:	08008f1d 	.word	0x08008f1d
 8008ed4:	08008f1d 	.word	0x08008f1d
 8008ed8:	08008f0d 	.word	0x08008f0d
 8008edc:	08008f1d 	.word	0x08008f1d
 8008ee0:	08008f1d 	.word	0x08008f1d
 8008ee4:	08008f1d 	.word	0x08008f1d
 8008ee8:	08008f05 	.word	0x08008f05
 8008eec:	08008f1d 	.word	0x08008f1d
 8008ef0:	08008f1d 	.word	0x08008f1d
 8008ef4:	08008f1d 	.word	0x08008f1d
 8008ef8:	08008f15 	.word	0x08008f15
 8008efc:	2300      	movs	r3, #0
 8008efe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008f02:	e042      	b.n	8008f8a <UART_SetConfig+0x1d6>
 8008f04:	2302      	movs	r3, #2
 8008f06:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008f0a:	e03e      	b.n	8008f8a <UART_SetConfig+0x1d6>
 8008f0c:	2304      	movs	r3, #4
 8008f0e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008f12:	e03a      	b.n	8008f8a <UART_SetConfig+0x1d6>
 8008f14:	2308      	movs	r3, #8
 8008f16:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008f1a:	e036      	b.n	8008f8a <UART_SetConfig+0x1d6>
 8008f1c:	2310      	movs	r3, #16
 8008f1e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008f22:	e032      	b.n	8008f8a <UART_SetConfig+0x1d6>
 8008f24:	697b      	ldr	r3, [r7, #20]
 8008f26:	681b      	ldr	r3, [r3, #0]
 8008f28:	4a43      	ldr	r2, [pc, #268]	@ (8009038 <UART_SetConfig+0x284>)
 8008f2a:	4293      	cmp	r3, r2
 8008f2c:	d12a      	bne.n	8008f84 <UART_SetConfig+0x1d0>
 8008f2e:	f44f 6040 	mov.w	r0, #3072	@ 0xc00
 8008f32:	f7ff fa4b 	bl	80083cc <LL_RCC_GetLPUARTClockSource>
 8008f36:	4603      	mov	r3, r0
 8008f38:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8008f3c:	d01a      	beq.n	8008f74 <UART_SetConfig+0x1c0>
 8008f3e:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8008f42:	d81b      	bhi.n	8008f7c <UART_SetConfig+0x1c8>
 8008f44:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008f48:	d00c      	beq.n	8008f64 <UART_SetConfig+0x1b0>
 8008f4a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008f4e:	d815      	bhi.n	8008f7c <UART_SetConfig+0x1c8>
 8008f50:	2b00      	cmp	r3, #0
 8008f52:	d003      	beq.n	8008f5c <UART_SetConfig+0x1a8>
 8008f54:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008f58:	d008      	beq.n	8008f6c <UART_SetConfig+0x1b8>
 8008f5a:	e00f      	b.n	8008f7c <UART_SetConfig+0x1c8>
 8008f5c:	2300      	movs	r3, #0
 8008f5e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008f62:	e012      	b.n	8008f8a <UART_SetConfig+0x1d6>
 8008f64:	2302      	movs	r3, #2
 8008f66:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008f6a:	e00e      	b.n	8008f8a <UART_SetConfig+0x1d6>
 8008f6c:	2304      	movs	r3, #4
 8008f6e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008f72:	e00a      	b.n	8008f8a <UART_SetConfig+0x1d6>
 8008f74:	2308      	movs	r3, #8
 8008f76:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008f7a:	e006      	b.n	8008f8a <UART_SetConfig+0x1d6>
 8008f7c:	2310      	movs	r3, #16
 8008f7e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008f82:	e002      	b.n	8008f8a <UART_SetConfig+0x1d6>
 8008f84:	2310      	movs	r3, #16
 8008f86:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8008f8a:	697b      	ldr	r3, [r7, #20]
 8008f8c:	681b      	ldr	r3, [r3, #0]
 8008f8e:	4a2a      	ldr	r2, [pc, #168]	@ (8009038 <UART_SetConfig+0x284>)
 8008f90:	4293      	cmp	r3, r2
 8008f92:	f040 80a4 	bne.w	80090de <UART_SetConfig+0x32a>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8008f96:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8008f9a:	2b08      	cmp	r3, #8
 8008f9c:	d823      	bhi.n	8008fe6 <UART_SetConfig+0x232>
 8008f9e:	a201      	add	r2, pc, #4	@ (adr r2, 8008fa4 <UART_SetConfig+0x1f0>)
 8008fa0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008fa4:	08008fc9 	.word	0x08008fc9
 8008fa8:	08008fe7 	.word	0x08008fe7
 8008fac:	08008fd1 	.word	0x08008fd1
 8008fb0:	08008fe7 	.word	0x08008fe7
 8008fb4:	08008fd7 	.word	0x08008fd7
 8008fb8:	08008fe7 	.word	0x08008fe7
 8008fbc:	08008fe7 	.word	0x08008fe7
 8008fc0:	08008fe7 	.word	0x08008fe7
 8008fc4:	08008fdf 	.word	0x08008fdf
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008fc8:	f7fd feb4 	bl	8006d34 <HAL_RCC_GetPCLK1Freq>
 8008fcc:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8008fce:	e010      	b.n	8008ff2 <UART_SetConfig+0x23e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008fd0:	4b1c      	ldr	r3, [pc, #112]	@ (8009044 <UART_SetConfig+0x290>)
 8008fd2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8008fd4:	e00d      	b.n	8008ff2 <UART_SetConfig+0x23e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008fd6:	f7fd fdf9 	bl	8006bcc <HAL_RCC_GetSysClockFreq>
 8008fda:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8008fdc:	e009      	b.n	8008ff2 <UART_SetConfig+0x23e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008fde:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008fe2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8008fe4:	e005      	b.n	8008ff2 <UART_SetConfig+0x23e>
      default:
        pclk = 0U;
 8008fe6:	2300      	movs	r3, #0
 8008fe8:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8008fea:	2301      	movs	r3, #1
 8008fec:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8008ff0:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8008ff2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008ff4:	2b00      	cmp	r3, #0
 8008ff6:	f000 8137 	beq.w	8009268 <UART_SetConfig+0x4b4>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8008ffa:	697b      	ldr	r3, [r7, #20]
 8008ffc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008ffe:	4a12      	ldr	r2, [pc, #72]	@ (8009048 <UART_SetConfig+0x294>)
 8009000:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009004:	461a      	mov	r2, r3
 8009006:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009008:	fbb3 f3f2 	udiv	r3, r3, r2
 800900c:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800900e:	697b      	ldr	r3, [r7, #20]
 8009010:	685a      	ldr	r2, [r3, #4]
 8009012:	4613      	mov	r3, r2
 8009014:	005b      	lsls	r3, r3, #1
 8009016:	4413      	add	r3, r2
 8009018:	69ba      	ldr	r2, [r7, #24]
 800901a:	429a      	cmp	r2, r3
 800901c:	d305      	bcc.n	800902a <UART_SetConfig+0x276>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800901e:	697b      	ldr	r3, [r7, #20]
 8009020:	685b      	ldr	r3, [r3, #4]
 8009022:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8009024:	69ba      	ldr	r2, [r7, #24]
 8009026:	429a      	cmp	r2, r3
 8009028:	d910      	bls.n	800904c <UART_SetConfig+0x298>
      {
        ret = HAL_ERROR;
 800902a:	2301      	movs	r3, #1
 800902c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8009030:	e11a      	b.n	8009268 <UART_SetConfig+0x4b4>
 8009032:	bf00      	nop
 8009034:	cfff69f3 	.word	0xcfff69f3
 8009038:	40008000 	.word	0x40008000
 800903c:	40013800 	.word	0x40013800
 8009040:	40004400 	.word	0x40004400
 8009044:	00f42400 	.word	0x00f42400
 8009048:	080239c8 	.word	0x080239c8
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800904c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800904e:	2200      	movs	r2, #0
 8009050:	60bb      	str	r3, [r7, #8]
 8009052:	60fa      	str	r2, [r7, #12]
 8009054:	697b      	ldr	r3, [r7, #20]
 8009056:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009058:	4a8e      	ldr	r2, [pc, #568]	@ (8009294 <UART_SetConfig+0x4e0>)
 800905a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800905e:	b29b      	uxth	r3, r3
 8009060:	2200      	movs	r2, #0
 8009062:	603b      	str	r3, [r7, #0]
 8009064:	607a      	str	r2, [r7, #4]
 8009066:	e9d7 2300 	ldrd	r2, r3, [r7]
 800906a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800906e:	f7f7 ff97 	bl	8000fa0 <__aeabi_uldivmod>
 8009072:	4602      	mov	r2, r0
 8009074:	460b      	mov	r3, r1
 8009076:	4610      	mov	r0, r2
 8009078:	4619      	mov	r1, r3
 800907a:	f04f 0200 	mov.w	r2, #0
 800907e:	f04f 0300 	mov.w	r3, #0
 8009082:	020b      	lsls	r3, r1, #8
 8009084:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8009088:	0202      	lsls	r2, r0, #8
 800908a:	6979      	ldr	r1, [r7, #20]
 800908c:	6849      	ldr	r1, [r1, #4]
 800908e:	0849      	lsrs	r1, r1, #1
 8009090:	2000      	movs	r0, #0
 8009092:	460c      	mov	r4, r1
 8009094:	4605      	mov	r5, r0
 8009096:	eb12 0804 	adds.w	r8, r2, r4
 800909a:	eb43 0905 	adc.w	r9, r3, r5
 800909e:	697b      	ldr	r3, [r7, #20]
 80090a0:	685b      	ldr	r3, [r3, #4]
 80090a2:	2200      	movs	r2, #0
 80090a4:	469a      	mov	sl, r3
 80090a6:	4693      	mov	fp, r2
 80090a8:	4652      	mov	r2, sl
 80090aa:	465b      	mov	r3, fp
 80090ac:	4640      	mov	r0, r8
 80090ae:	4649      	mov	r1, r9
 80090b0:	f7f7 ff76 	bl	8000fa0 <__aeabi_uldivmod>
 80090b4:	4602      	mov	r2, r0
 80090b6:	460b      	mov	r3, r1
 80090b8:	4613      	mov	r3, r2
 80090ba:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80090bc:	6a3b      	ldr	r3, [r7, #32]
 80090be:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80090c2:	d308      	bcc.n	80090d6 <UART_SetConfig+0x322>
 80090c4:	6a3b      	ldr	r3, [r7, #32]
 80090c6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80090ca:	d204      	bcs.n	80090d6 <UART_SetConfig+0x322>
        {
          huart->Instance->BRR = usartdiv;
 80090cc:	697b      	ldr	r3, [r7, #20]
 80090ce:	681b      	ldr	r3, [r3, #0]
 80090d0:	6a3a      	ldr	r2, [r7, #32]
 80090d2:	60da      	str	r2, [r3, #12]
 80090d4:	e0c8      	b.n	8009268 <UART_SetConfig+0x4b4>
        }
        else
        {
          ret = HAL_ERROR;
 80090d6:	2301      	movs	r3, #1
 80090d8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80090dc:	e0c4      	b.n	8009268 <UART_SetConfig+0x4b4>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80090de:	697b      	ldr	r3, [r7, #20]
 80090e0:	69db      	ldr	r3, [r3, #28]
 80090e2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80090e6:	d167      	bne.n	80091b8 <UART_SetConfig+0x404>
  {
    switch (clocksource)
 80090e8:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80090ec:	2b08      	cmp	r3, #8
 80090ee:	d828      	bhi.n	8009142 <UART_SetConfig+0x38e>
 80090f0:	a201      	add	r2, pc, #4	@ (adr r2, 80090f8 <UART_SetConfig+0x344>)
 80090f2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80090f6:	bf00      	nop
 80090f8:	0800911d 	.word	0x0800911d
 80090fc:	08009125 	.word	0x08009125
 8009100:	0800912d 	.word	0x0800912d
 8009104:	08009143 	.word	0x08009143
 8009108:	08009133 	.word	0x08009133
 800910c:	08009143 	.word	0x08009143
 8009110:	08009143 	.word	0x08009143
 8009114:	08009143 	.word	0x08009143
 8009118:	0800913b 	.word	0x0800913b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800911c:	f7fd fe0a 	bl	8006d34 <HAL_RCC_GetPCLK1Freq>
 8009120:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8009122:	e014      	b.n	800914e <UART_SetConfig+0x39a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8009124:	f7fd fe18 	bl	8006d58 <HAL_RCC_GetPCLK2Freq>
 8009128:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800912a:	e010      	b.n	800914e <UART_SetConfig+0x39a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800912c:	4b5a      	ldr	r3, [pc, #360]	@ (8009298 <UART_SetConfig+0x4e4>)
 800912e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8009130:	e00d      	b.n	800914e <UART_SetConfig+0x39a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8009132:	f7fd fd4b 	bl	8006bcc <HAL_RCC_GetSysClockFreq>
 8009136:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8009138:	e009      	b.n	800914e <UART_SetConfig+0x39a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800913a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800913e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8009140:	e005      	b.n	800914e <UART_SetConfig+0x39a>
      default:
        pclk = 0U;
 8009142:	2300      	movs	r3, #0
 8009144:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8009146:	2301      	movs	r3, #1
 8009148:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800914c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800914e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009150:	2b00      	cmp	r3, #0
 8009152:	f000 8089 	beq.w	8009268 <UART_SetConfig+0x4b4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009156:	697b      	ldr	r3, [r7, #20]
 8009158:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800915a:	4a4e      	ldr	r2, [pc, #312]	@ (8009294 <UART_SetConfig+0x4e0>)
 800915c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009160:	461a      	mov	r2, r3
 8009162:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009164:	fbb3 f3f2 	udiv	r3, r3, r2
 8009168:	005a      	lsls	r2, r3, #1
 800916a:	697b      	ldr	r3, [r7, #20]
 800916c:	685b      	ldr	r3, [r3, #4]
 800916e:	085b      	lsrs	r3, r3, #1
 8009170:	441a      	add	r2, r3
 8009172:	697b      	ldr	r3, [r7, #20]
 8009174:	685b      	ldr	r3, [r3, #4]
 8009176:	fbb2 f3f3 	udiv	r3, r2, r3
 800917a:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800917c:	6a3b      	ldr	r3, [r7, #32]
 800917e:	2b0f      	cmp	r3, #15
 8009180:	d916      	bls.n	80091b0 <UART_SetConfig+0x3fc>
 8009182:	6a3b      	ldr	r3, [r7, #32]
 8009184:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009188:	d212      	bcs.n	80091b0 <UART_SetConfig+0x3fc>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800918a:	6a3b      	ldr	r3, [r7, #32]
 800918c:	b29b      	uxth	r3, r3
 800918e:	f023 030f 	bic.w	r3, r3, #15
 8009192:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8009194:	6a3b      	ldr	r3, [r7, #32]
 8009196:	085b      	lsrs	r3, r3, #1
 8009198:	b29b      	uxth	r3, r3
 800919a:	f003 0307 	and.w	r3, r3, #7
 800919e:	b29a      	uxth	r2, r3
 80091a0:	8bfb      	ldrh	r3, [r7, #30]
 80091a2:	4313      	orrs	r3, r2
 80091a4:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 80091a6:	697b      	ldr	r3, [r7, #20]
 80091a8:	681b      	ldr	r3, [r3, #0]
 80091aa:	8bfa      	ldrh	r2, [r7, #30]
 80091ac:	60da      	str	r2, [r3, #12]
 80091ae:	e05b      	b.n	8009268 <UART_SetConfig+0x4b4>
      }
      else
      {
        ret = HAL_ERROR;
 80091b0:	2301      	movs	r3, #1
 80091b2:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80091b6:	e057      	b.n	8009268 <UART_SetConfig+0x4b4>
      }
    }
  }
  else
  {
    switch (clocksource)
 80091b8:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80091bc:	2b08      	cmp	r3, #8
 80091be:	d828      	bhi.n	8009212 <UART_SetConfig+0x45e>
 80091c0:	a201      	add	r2, pc, #4	@ (adr r2, 80091c8 <UART_SetConfig+0x414>)
 80091c2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80091c6:	bf00      	nop
 80091c8:	080091ed 	.word	0x080091ed
 80091cc:	080091f5 	.word	0x080091f5
 80091d0:	080091fd 	.word	0x080091fd
 80091d4:	08009213 	.word	0x08009213
 80091d8:	08009203 	.word	0x08009203
 80091dc:	08009213 	.word	0x08009213
 80091e0:	08009213 	.word	0x08009213
 80091e4:	08009213 	.word	0x08009213
 80091e8:	0800920b 	.word	0x0800920b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80091ec:	f7fd fda2 	bl	8006d34 <HAL_RCC_GetPCLK1Freq>
 80091f0:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80091f2:	e014      	b.n	800921e <UART_SetConfig+0x46a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80091f4:	f7fd fdb0 	bl	8006d58 <HAL_RCC_GetPCLK2Freq>
 80091f8:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80091fa:	e010      	b.n	800921e <UART_SetConfig+0x46a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80091fc:	4b26      	ldr	r3, [pc, #152]	@ (8009298 <UART_SetConfig+0x4e4>)
 80091fe:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8009200:	e00d      	b.n	800921e <UART_SetConfig+0x46a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8009202:	f7fd fce3 	bl	8006bcc <HAL_RCC_GetSysClockFreq>
 8009206:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8009208:	e009      	b.n	800921e <UART_SetConfig+0x46a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800920a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800920e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8009210:	e005      	b.n	800921e <UART_SetConfig+0x46a>
      default:
        pclk = 0U;
 8009212:	2300      	movs	r3, #0
 8009214:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8009216:	2301      	movs	r3, #1
 8009218:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800921c:	bf00      	nop
    }

    if (pclk != 0U)
 800921e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009220:	2b00      	cmp	r3, #0
 8009222:	d021      	beq.n	8009268 <UART_SetConfig+0x4b4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009224:	697b      	ldr	r3, [r7, #20]
 8009226:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009228:	4a1a      	ldr	r2, [pc, #104]	@ (8009294 <UART_SetConfig+0x4e0>)
 800922a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800922e:	461a      	mov	r2, r3
 8009230:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009232:	fbb3 f2f2 	udiv	r2, r3, r2
 8009236:	697b      	ldr	r3, [r7, #20]
 8009238:	685b      	ldr	r3, [r3, #4]
 800923a:	085b      	lsrs	r3, r3, #1
 800923c:	441a      	add	r2, r3
 800923e:	697b      	ldr	r3, [r7, #20]
 8009240:	685b      	ldr	r3, [r3, #4]
 8009242:	fbb2 f3f3 	udiv	r3, r2, r3
 8009246:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009248:	6a3b      	ldr	r3, [r7, #32]
 800924a:	2b0f      	cmp	r3, #15
 800924c:	d909      	bls.n	8009262 <UART_SetConfig+0x4ae>
 800924e:	6a3b      	ldr	r3, [r7, #32]
 8009250:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009254:	d205      	bcs.n	8009262 <UART_SetConfig+0x4ae>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8009256:	6a3b      	ldr	r3, [r7, #32]
 8009258:	b29a      	uxth	r2, r3
 800925a:	697b      	ldr	r3, [r7, #20]
 800925c:	681b      	ldr	r3, [r3, #0]
 800925e:	60da      	str	r2, [r3, #12]
 8009260:	e002      	b.n	8009268 <UART_SetConfig+0x4b4>
      }
      else
      {
        ret = HAL_ERROR;
 8009262:	2301      	movs	r3, #1
 8009264:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8009268:	697b      	ldr	r3, [r7, #20]
 800926a:	2201      	movs	r2, #1
 800926c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8009270:	697b      	ldr	r3, [r7, #20]
 8009272:	2201      	movs	r2, #1
 8009274:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8009278:	697b      	ldr	r3, [r7, #20]
 800927a:	2200      	movs	r2, #0
 800927c:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800927e:	697b      	ldr	r3, [r7, #20]
 8009280:	2200      	movs	r2, #0
 8009282:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8009284:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 8009288:	4618      	mov	r0, r3
 800928a:	3730      	adds	r7, #48	@ 0x30
 800928c:	46bd      	mov	sp, r7
 800928e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8009292:	bf00      	nop
 8009294:	080239c8 	.word	0x080239c8
 8009298:	00f42400 	.word	0x00f42400

0800929c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800929c:	b480      	push	{r7}
 800929e:	b083      	sub	sp, #12
 80092a0:	af00      	add	r7, sp, #0
 80092a2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80092a4:	687b      	ldr	r3, [r7, #4]
 80092a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80092a8:	f003 0308 	and.w	r3, r3, #8
 80092ac:	2b00      	cmp	r3, #0
 80092ae:	d00a      	beq.n	80092c6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80092b0:	687b      	ldr	r3, [r7, #4]
 80092b2:	681b      	ldr	r3, [r3, #0]
 80092b4:	685b      	ldr	r3, [r3, #4]
 80092b6:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80092ba:	687b      	ldr	r3, [r7, #4]
 80092bc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80092be:	687b      	ldr	r3, [r7, #4]
 80092c0:	681b      	ldr	r3, [r3, #0]
 80092c2:	430a      	orrs	r2, r1
 80092c4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80092c6:	687b      	ldr	r3, [r7, #4]
 80092c8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80092ca:	f003 0301 	and.w	r3, r3, #1
 80092ce:	2b00      	cmp	r3, #0
 80092d0:	d00a      	beq.n	80092e8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80092d2:	687b      	ldr	r3, [r7, #4]
 80092d4:	681b      	ldr	r3, [r3, #0]
 80092d6:	685b      	ldr	r3, [r3, #4]
 80092d8:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80092dc:	687b      	ldr	r3, [r7, #4]
 80092de:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80092e0:	687b      	ldr	r3, [r7, #4]
 80092e2:	681b      	ldr	r3, [r3, #0]
 80092e4:	430a      	orrs	r2, r1
 80092e6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80092e8:	687b      	ldr	r3, [r7, #4]
 80092ea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80092ec:	f003 0302 	and.w	r3, r3, #2
 80092f0:	2b00      	cmp	r3, #0
 80092f2:	d00a      	beq.n	800930a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80092f4:	687b      	ldr	r3, [r7, #4]
 80092f6:	681b      	ldr	r3, [r3, #0]
 80092f8:	685b      	ldr	r3, [r3, #4]
 80092fa:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80092fe:	687b      	ldr	r3, [r7, #4]
 8009300:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8009302:	687b      	ldr	r3, [r7, #4]
 8009304:	681b      	ldr	r3, [r3, #0]
 8009306:	430a      	orrs	r2, r1
 8009308:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800930a:	687b      	ldr	r3, [r7, #4]
 800930c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800930e:	f003 0304 	and.w	r3, r3, #4
 8009312:	2b00      	cmp	r3, #0
 8009314:	d00a      	beq.n	800932c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8009316:	687b      	ldr	r3, [r7, #4]
 8009318:	681b      	ldr	r3, [r3, #0]
 800931a:	685b      	ldr	r3, [r3, #4]
 800931c:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8009320:	687b      	ldr	r3, [r7, #4]
 8009322:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8009324:	687b      	ldr	r3, [r7, #4]
 8009326:	681b      	ldr	r3, [r3, #0]
 8009328:	430a      	orrs	r2, r1
 800932a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800932c:	687b      	ldr	r3, [r7, #4]
 800932e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009330:	f003 0310 	and.w	r3, r3, #16
 8009334:	2b00      	cmp	r3, #0
 8009336:	d00a      	beq.n	800934e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8009338:	687b      	ldr	r3, [r7, #4]
 800933a:	681b      	ldr	r3, [r3, #0]
 800933c:	689b      	ldr	r3, [r3, #8]
 800933e:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8009342:	687b      	ldr	r3, [r7, #4]
 8009344:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8009346:	687b      	ldr	r3, [r7, #4]
 8009348:	681b      	ldr	r3, [r3, #0]
 800934a:	430a      	orrs	r2, r1
 800934c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800934e:	687b      	ldr	r3, [r7, #4]
 8009350:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009352:	f003 0320 	and.w	r3, r3, #32
 8009356:	2b00      	cmp	r3, #0
 8009358:	d00a      	beq.n	8009370 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800935a:	687b      	ldr	r3, [r7, #4]
 800935c:	681b      	ldr	r3, [r3, #0]
 800935e:	689b      	ldr	r3, [r3, #8]
 8009360:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8009364:	687b      	ldr	r3, [r7, #4]
 8009366:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8009368:	687b      	ldr	r3, [r7, #4]
 800936a:	681b      	ldr	r3, [r3, #0]
 800936c:	430a      	orrs	r2, r1
 800936e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8009370:	687b      	ldr	r3, [r7, #4]
 8009372:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009374:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009378:	2b00      	cmp	r3, #0
 800937a:	d01a      	beq.n	80093b2 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800937c:	687b      	ldr	r3, [r7, #4]
 800937e:	681b      	ldr	r3, [r3, #0]
 8009380:	685b      	ldr	r3, [r3, #4]
 8009382:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8009386:	687b      	ldr	r3, [r7, #4]
 8009388:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800938a:	687b      	ldr	r3, [r7, #4]
 800938c:	681b      	ldr	r3, [r3, #0]
 800938e:	430a      	orrs	r2, r1
 8009390:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8009392:	687b      	ldr	r3, [r7, #4]
 8009394:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009396:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800939a:	d10a      	bne.n	80093b2 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800939c:	687b      	ldr	r3, [r7, #4]
 800939e:	681b      	ldr	r3, [r3, #0]
 80093a0:	685b      	ldr	r3, [r3, #4]
 80093a2:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80093a6:	687b      	ldr	r3, [r7, #4]
 80093a8:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80093aa:	687b      	ldr	r3, [r7, #4]
 80093ac:	681b      	ldr	r3, [r3, #0]
 80093ae:	430a      	orrs	r2, r1
 80093b0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80093b2:	687b      	ldr	r3, [r7, #4]
 80093b4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80093b6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80093ba:	2b00      	cmp	r3, #0
 80093bc:	d00a      	beq.n	80093d4 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80093be:	687b      	ldr	r3, [r7, #4]
 80093c0:	681b      	ldr	r3, [r3, #0]
 80093c2:	685b      	ldr	r3, [r3, #4]
 80093c4:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80093c8:	687b      	ldr	r3, [r7, #4]
 80093ca:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80093cc:	687b      	ldr	r3, [r7, #4]
 80093ce:	681b      	ldr	r3, [r3, #0]
 80093d0:	430a      	orrs	r2, r1
 80093d2:	605a      	str	r2, [r3, #4]
  }
}
 80093d4:	bf00      	nop
 80093d6:	370c      	adds	r7, #12
 80093d8:	46bd      	mov	sp, r7
 80093da:	bc80      	pop	{r7}
 80093dc:	4770      	bx	lr

080093de <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80093de:	b580      	push	{r7, lr}
 80093e0:	b086      	sub	sp, #24
 80093e2:	af02      	add	r7, sp, #8
 80093e4:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80093e6:	687b      	ldr	r3, [r7, #4]
 80093e8:	2200      	movs	r2, #0
 80093ea:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80093ee:	f7f9 f975 	bl	80026dc <HAL_GetTick>
 80093f2:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80093f4:	687b      	ldr	r3, [r7, #4]
 80093f6:	681b      	ldr	r3, [r3, #0]
 80093f8:	681b      	ldr	r3, [r3, #0]
 80093fa:	f003 0308 	and.w	r3, r3, #8
 80093fe:	2b08      	cmp	r3, #8
 8009400:	d10e      	bne.n	8009420 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009402:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8009406:	9300      	str	r3, [sp, #0]
 8009408:	68fb      	ldr	r3, [r7, #12]
 800940a:	2200      	movs	r2, #0
 800940c:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8009410:	6878      	ldr	r0, [r7, #4]
 8009412:	f000 f832 	bl	800947a <UART_WaitOnFlagUntilTimeout>
 8009416:	4603      	mov	r3, r0
 8009418:	2b00      	cmp	r3, #0
 800941a:	d001      	beq.n	8009420 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800941c:	2303      	movs	r3, #3
 800941e:	e028      	b.n	8009472 <UART_CheckIdleState+0x94>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8009420:	687b      	ldr	r3, [r7, #4]
 8009422:	681b      	ldr	r3, [r3, #0]
 8009424:	681b      	ldr	r3, [r3, #0]
 8009426:	f003 0304 	and.w	r3, r3, #4
 800942a:	2b04      	cmp	r3, #4
 800942c:	d10e      	bne.n	800944c <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800942e:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8009432:	9300      	str	r3, [sp, #0]
 8009434:	68fb      	ldr	r3, [r7, #12]
 8009436:	2200      	movs	r2, #0
 8009438:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800943c:	6878      	ldr	r0, [r7, #4]
 800943e:	f000 f81c 	bl	800947a <UART_WaitOnFlagUntilTimeout>
 8009442:	4603      	mov	r3, r0
 8009444:	2b00      	cmp	r3, #0
 8009446:	d001      	beq.n	800944c <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8009448:	2303      	movs	r3, #3
 800944a:	e012      	b.n	8009472 <UART_CheckIdleState+0x94>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800944c:	687b      	ldr	r3, [r7, #4]
 800944e:	2220      	movs	r2, #32
 8009450:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8009454:	687b      	ldr	r3, [r7, #4]
 8009456:	2220      	movs	r2, #32
 8009458:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800945c:	687b      	ldr	r3, [r7, #4]
 800945e:	2200      	movs	r2, #0
 8009460:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009462:	687b      	ldr	r3, [r7, #4]
 8009464:	2200      	movs	r2, #0
 8009466:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8009468:	687b      	ldr	r3, [r7, #4]
 800946a:	2200      	movs	r2, #0
 800946c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8009470:	2300      	movs	r3, #0
}
 8009472:	4618      	mov	r0, r3
 8009474:	3710      	adds	r7, #16
 8009476:	46bd      	mov	sp, r7
 8009478:	bd80      	pop	{r7, pc}

0800947a <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800947a:	b580      	push	{r7, lr}
 800947c:	b09c      	sub	sp, #112	@ 0x70
 800947e:	af00      	add	r7, sp, #0
 8009480:	60f8      	str	r0, [r7, #12]
 8009482:	60b9      	str	r1, [r7, #8]
 8009484:	603b      	str	r3, [r7, #0]
 8009486:	4613      	mov	r3, r2
 8009488:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800948a:	e0af      	b.n	80095ec <UART_WaitOnFlagUntilTimeout+0x172>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800948c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800948e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009492:	f000 80ab 	beq.w	80095ec <UART_WaitOnFlagUntilTimeout+0x172>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009496:	f7f9 f921 	bl	80026dc <HAL_GetTick>
 800949a:	4602      	mov	r2, r0
 800949c:	683b      	ldr	r3, [r7, #0]
 800949e:	1ad3      	subs	r3, r2, r3
 80094a0:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 80094a2:	429a      	cmp	r2, r3
 80094a4:	d302      	bcc.n	80094ac <UART_WaitOnFlagUntilTimeout+0x32>
 80094a6:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80094a8:	2b00      	cmp	r3, #0
 80094aa:	d140      	bne.n	800952e <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 80094ac:	68fb      	ldr	r3, [r7, #12]
 80094ae:	681b      	ldr	r3, [r3, #0]
 80094b0:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80094b2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80094b4:	e853 3f00 	ldrex	r3, [r3]
 80094b8:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 80094ba:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80094bc:	f423 73d0 	bic.w	r3, r3, #416	@ 0x1a0
 80094c0:	667b      	str	r3, [r7, #100]	@ 0x64
 80094c2:	68fb      	ldr	r3, [r7, #12]
 80094c4:	681b      	ldr	r3, [r3, #0]
 80094c6:	461a      	mov	r2, r3
 80094c8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80094ca:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80094cc:	65ba      	str	r2, [r7, #88]	@ 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80094ce:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 80094d0:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 80094d2:	e841 2300 	strex	r3, r2, [r1]
 80094d6:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 80094d8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80094da:	2b00      	cmp	r3, #0
 80094dc:	d1e6      	bne.n	80094ac <UART_WaitOnFlagUntilTimeout+0x32>
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80094de:	68fb      	ldr	r3, [r7, #12]
 80094e0:	681b      	ldr	r3, [r3, #0]
 80094e2:	3308      	adds	r3, #8
 80094e4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80094e6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80094e8:	e853 3f00 	ldrex	r3, [r3]
 80094ec:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80094ee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80094f0:	f023 0301 	bic.w	r3, r3, #1
 80094f4:	663b      	str	r3, [r7, #96]	@ 0x60
 80094f6:	68fb      	ldr	r3, [r7, #12]
 80094f8:	681b      	ldr	r3, [r3, #0]
 80094fa:	3308      	adds	r3, #8
 80094fc:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 80094fe:	64ba      	str	r2, [r7, #72]	@ 0x48
 8009500:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009502:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8009504:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8009506:	e841 2300 	strex	r3, r2, [r1]
 800950a:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 800950c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800950e:	2b00      	cmp	r3, #0
 8009510:	d1e5      	bne.n	80094de <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8009512:	68fb      	ldr	r3, [r7, #12]
 8009514:	2220      	movs	r2, #32
 8009516:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
        huart->RxState = HAL_UART_STATE_READY;
 800951a:	68fb      	ldr	r3, [r7, #12]
 800951c:	2220      	movs	r2, #32
 800951e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        __HAL_UNLOCK(huart);
 8009522:	68fb      	ldr	r3, [r7, #12]
 8009524:	2200      	movs	r2, #0
 8009526:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

        return HAL_TIMEOUT;
 800952a:	2303      	movs	r3, #3
 800952c:	e06f      	b.n	800960e <UART_WaitOnFlagUntilTimeout+0x194>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800952e:	68fb      	ldr	r3, [r7, #12]
 8009530:	681b      	ldr	r3, [r3, #0]
 8009532:	681b      	ldr	r3, [r3, #0]
 8009534:	f003 0304 	and.w	r3, r3, #4
 8009538:	2b00      	cmp	r3, #0
 800953a:	d057      	beq.n	80095ec <UART_WaitOnFlagUntilTimeout+0x172>
 800953c:	68bb      	ldr	r3, [r7, #8]
 800953e:	2b80      	cmp	r3, #128	@ 0x80
 8009540:	d054      	beq.n	80095ec <UART_WaitOnFlagUntilTimeout+0x172>
 8009542:	68bb      	ldr	r3, [r7, #8]
 8009544:	2b40      	cmp	r3, #64	@ 0x40
 8009546:	d051      	beq.n	80095ec <UART_WaitOnFlagUntilTimeout+0x172>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8009548:	68fb      	ldr	r3, [r7, #12]
 800954a:	681b      	ldr	r3, [r3, #0]
 800954c:	69db      	ldr	r3, [r3, #28]
 800954e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8009552:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009556:	d149      	bne.n	80095ec <UART_WaitOnFlagUntilTimeout+0x172>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8009558:	68fb      	ldr	r3, [r7, #12]
 800955a:	681b      	ldr	r3, [r3, #0]
 800955c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8009560:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8009562:	68fb      	ldr	r3, [r7, #12]
 8009564:	681b      	ldr	r3, [r3, #0]
 8009566:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009568:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800956a:	e853 3f00 	ldrex	r3, [r3]
 800956e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8009570:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009572:	f423 73d0 	bic.w	r3, r3, #416	@ 0x1a0
 8009576:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8009578:	68fb      	ldr	r3, [r7, #12]
 800957a:	681b      	ldr	r3, [r3, #0]
 800957c:	461a      	mov	r2, r3
 800957e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009580:	637b      	str	r3, [r7, #52]	@ 0x34
 8009582:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009584:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8009586:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8009588:	e841 2300 	strex	r3, r2, [r1]
 800958c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800958e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009590:	2b00      	cmp	r3, #0
 8009592:	d1e6      	bne.n	8009562 <UART_WaitOnFlagUntilTimeout+0xe8>
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009594:	68fb      	ldr	r3, [r7, #12]
 8009596:	681b      	ldr	r3, [r3, #0]
 8009598:	3308      	adds	r3, #8
 800959a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800959c:	697b      	ldr	r3, [r7, #20]
 800959e:	e853 3f00 	ldrex	r3, [r3]
 80095a2:	613b      	str	r3, [r7, #16]
   return(result);
 80095a4:	693b      	ldr	r3, [r7, #16]
 80095a6:	f023 0301 	bic.w	r3, r3, #1
 80095aa:	66bb      	str	r3, [r7, #104]	@ 0x68
 80095ac:	68fb      	ldr	r3, [r7, #12]
 80095ae:	681b      	ldr	r3, [r3, #0]
 80095b0:	3308      	adds	r3, #8
 80095b2:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 80095b4:	623a      	str	r2, [r7, #32]
 80095b6:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80095b8:	69f9      	ldr	r1, [r7, #28]
 80095ba:	6a3a      	ldr	r2, [r7, #32]
 80095bc:	e841 2300 	strex	r3, r2, [r1]
 80095c0:	61bb      	str	r3, [r7, #24]
   return(result);
 80095c2:	69bb      	ldr	r3, [r7, #24]
 80095c4:	2b00      	cmp	r3, #0
 80095c6:	d1e5      	bne.n	8009594 <UART_WaitOnFlagUntilTimeout+0x11a>

          huart->gState = HAL_UART_STATE_READY;
 80095c8:	68fb      	ldr	r3, [r7, #12]
 80095ca:	2220      	movs	r2, #32
 80095cc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
          huart->RxState = HAL_UART_STATE_READY;
 80095d0:	68fb      	ldr	r3, [r7, #12]
 80095d2:	2220      	movs	r2, #32
 80095d4:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80095d8:	68fb      	ldr	r3, [r7, #12]
 80095da:	2220      	movs	r2, #32
 80095dc:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80095e0:	68fb      	ldr	r3, [r7, #12]
 80095e2:	2200      	movs	r2, #0
 80095e4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 80095e8:	2303      	movs	r3, #3
 80095ea:	e010      	b.n	800960e <UART_WaitOnFlagUntilTimeout+0x194>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80095ec:	68fb      	ldr	r3, [r7, #12]
 80095ee:	681b      	ldr	r3, [r3, #0]
 80095f0:	69da      	ldr	r2, [r3, #28]
 80095f2:	68bb      	ldr	r3, [r7, #8]
 80095f4:	4013      	ands	r3, r2
 80095f6:	68ba      	ldr	r2, [r7, #8]
 80095f8:	429a      	cmp	r2, r3
 80095fa:	bf0c      	ite	eq
 80095fc:	2301      	moveq	r3, #1
 80095fe:	2300      	movne	r3, #0
 8009600:	b2db      	uxtb	r3, r3
 8009602:	461a      	mov	r2, r3
 8009604:	79fb      	ldrb	r3, [r7, #7]
 8009606:	429a      	cmp	r2, r3
 8009608:	f43f af40 	beq.w	800948c <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800960c:	2300      	movs	r3, #0
}
 800960e:	4618      	mov	r0, r3
 8009610:	3770      	adds	r7, #112	@ 0x70
 8009612:	46bd      	mov	sp, r7
 8009614:	bd80      	pop	{r7, pc}
	...

08009618 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8009618:	b480      	push	{r7}
 800961a:	b0a3      	sub	sp, #140	@ 0x8c
 800961c:	af00      	add	r7, sp, #0
 800961e:	60f8      	str	r0, [r7, #12]
 8009620:	60b9      	str	r1, [r7, #8]
 8009622:	4613      	mov	r3, r2
 8009624:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8009626:	68fb      	ldr	r3, [r7, #12]
 8009628:	68ba      	ldr	r2, [r7, #8]
 800962a:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize  = Size;
 800962c:	68fb      	ldr	r3, [r7, #12]
 800962e:	88fa      	ldrh	r2, [r7, #6]
 8009630:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
  huart->RxXferCount = Size;
 8009634:	68fb      	ldr	r3, [r7, #12]
 8009636:	88fa      	ldrh	r2, [r7, #6]
 8009638:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->RxISR       = NULL;
 800963c:	68fb      	ldr	r3, [r7, #12]
 800963e:	2200      	movs	r2, #0
 8009640:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8009642:	68fb      	ldr	r3, [r7, #12]
 8009644:	689b      	ldr	r3, [r3, #8]
 8009646:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800964a:	d10e      	bne.n	800966a <UART_Start_Receive_IT+0x52>
 800964c:	68fb      	ldr	r3, [r7, #12]
 800964e:	691b      	ldr	r3, [r3, #16]
 8009650:	2b00      	cmp	r3, #0
 8009652:	d105      	bne.n	8009660 <UART_Start_Receive_IT+0x48>
 8009654:	68fb      	ldr	r3, [r7, #12]
 8009656:	f240 12ff 	movw	r2, #511	@ 0x1ff
 800965a:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800965e:	e02d      	b.n	80096bc <UART_Start_Receive_IT+0xa4>
 8009660:	68fb      	ldr	r3, [r7, #12]
 8009662:	22ff      	movs	r2, #255	@ 0xff
 8009664:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8009668:	e028      	b.n	80096bc <UART_Start_Receive_IT+0xa4>
 800966a:	68fb      	ldr	r3, [r7, #12]
 800966c:	689b      	ldr	r3, [r3, #8]
 800966e:	2b00      	cmp	r3, #0
 8009670:	d10d      	bne.n	800968e <UART_Start_Receive_IT+0x76>
 8009672:	68fb      	ldr	r3, [r7, #12]
 8009674:	691b      	ldr	r3, [r3, #16]
 8009676:	2b00      	cmp	r3, #0
 8009678:	d104      	bne.n	8009684 <UART_Start_Receive_IT+0x6c>
 800967a:	68fb      	ldr	r3, [r7, #12]
 800967c:	22ff      	movs	r2, #255	@ 0xff
 800967e:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8009682:	e01b      	b.n	80096bc <UART_Start_Receive_IT+0xa4>
 8009684:	68fb      	ldr	r3, [r7, #12]
 8009686:	227f      	movs	r2, #127	@ 0x7f
 8009688:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800968c:	e016      	b.n	80096bc <UART_Start_Receive_IT+0xa4>
 800968e:	68fb      	ldr	r3, [r7, #12]
 8009690:	689b      	ldr	r3, [r3, #8]
 8009692:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8009696:	d10d      	bne.n	80096b4 <UART_Start_Receive_IT+0x9c>
 8009698:	68fb      	ldr	r3, [r7, #12]
 800969a:	691b      	ldr	r3, [r3, #16]
 800969c:	2b00      	cmp	r3, #0
 800969e:	d104      	bne.n	80096aa <UART_Start_Receive_IT+0x92>
 80096a0:	68fb      	ldr	r3, [r7, #12]
 80096a2:	227f      	movs	r2, #127	@ 0x7f
 80096a4:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80096a8:	e008      	b.n	80096bc <UART_Start_Receive_IT+0xa4>
 80096aa:	68fb      	ldr	r3, [r7, #12]
 80096ac:	223f      	movs	r2, #63	@ 0x3f
 80096ae:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80096b2:	e003      	b.n	80096bc <UART_Start_Receive_IT+0xa4>
 80096b4:	68fb      	ldr	r3, [r7, #12]
 80096b6:	2200      	movs	r2, #0
 80096b8:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80096bc:	68fb      	ldr	r3, [r7, #12]
 80096be:	2200      	movs	r2, #0
 80096c0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80096c4:	68fb      	ldr	r3, [r7, #12]
 80096c6:	2222      	movs	r2, #34	@ 0x22
 80096c8:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80096cc:	68fb      	ldr	r3, [r7, #12]
 80096ce:	681b      	ldr	r3, [r3, #0]
 80096d0:	3308      	adds	r3, #8
 80096d2:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80096d4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80096d6:	e853 3f00 	ldrex	r3, [r3]
 80096da:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 80096dc:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80096de:	f043 0301 	orr.w	r3, r3, #1
 80096e2:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80096e6:	68fb      	ldr	r3, [r7, #12]
 80096e8:	681b      	ldr	r3, [r3, #0]
 80096ea:	3308      	adds	r3, #8
 80096ec:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 80096f0:	673a      	str	r2, [r7, #112]	@ 0x70
 80096f2:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80096f4:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 80096f6:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 80096f8:	e841 2300 	strex	r3, r2, [r1]
 80096fc:	66bb      	str	r3, [r7, #104]	@ 0x68
   return(result);
 80096fe:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8009700:	2b00      	cmp	r3, #0
 8009702:	d1e3      	bne.n	80096cc <UART_Start_Receive_IT+0xb4>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 8009704:	68fb      	ldr	r3, [r7, #12]
 8009706:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009708:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800970c:	d14f      	bne.n	80097ae <UART_Start_Receive_IT+0x196>
 800970e:	68fb      	ldr	r3, [r7, #12]
 8009710:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8009714:	88fa      	ldrh	r2, [r7, #6]
 8009716:	429a      	cmp	r2, r3
 8009718:	d349      	bcc.n	80097ae <UART_Start_Receive_IT+0x196>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800971a:	68fb      	ldr	r3, [r7, #12]
 800971c:	689b      	ldr	r3, [r3, #8]
 800971e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009722:	d107      	bne.n	8009734 <UART_Start_Receive_IT+0x11c>
 8009724:	68fb      	ldr	r3, [r7, #12]
 8009726:	691b      	ldr	r3, [r3, #16]
 8009728:	2b00      	cmp	r3, #0
 800972a:	d103      	bne.n	8009734 <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 800972c:	68fb      	ldr	r3, [r7, #12]
 800972e:	4a46      	ldr	r2, [pc, #280]	@ (8009848 <UART_Start_Receive_IT+0x230>)
 8009730:	675a      	str	r2, [r3, #116]	@ 0x74
 8009732:	e002      	b.n	800973a <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 8009734:	68fb      	ldr	r3, [r7, #12]
 8009736:	4a45      	ldr	r2, [pc, #276]	@ (800984c <UART_Start_Receive_IT+0x234>)
 8009738:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 800973a:	68fb      	ldr	r3, [r7, #12]
 800973c:	691b      	ldr	r3, [r3, #16]
 800973e:	2b00      	cmp	r3, #0
 8009740:	d01a      	beq.n	8009778 <UART_Start_Receive_IT+0x160>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009742:	68fb      	ldr	r3, [r7, #12]
 8009744:	681b      	ldr	r3, [r3, #0]
 8009746:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009748:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800974a:	e853 3f00 	ldrex	r3, [r3]
 800974e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8009750:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009752:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009756:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800975a:	68fb      	ldr	r3, [r7, #12]
 800975c:	681b      	ldr	r3, [r3, #0]
 800975e:	461a      	mov	r2, r3
 8009760:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8009764:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8009766:	65ba      	str	r2, [r7, #88]	@ 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009768:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 800976a:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800976c:	e841 2300 	strex	r3, r2, [r1]
 8009770:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 8009772:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009774:	2b00      	cmp	r3, #0
 8009776:	d1e4      	bne.n	8009742 <UART_Start_Receive_IT+0x12a>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8009778:	68fb      	ldr	r3, [r7, #12]
 800977a:	681b      	ldr	r3, [r3, #0]
 800977c:	3308      	adds	r3, #8
 800977e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009780:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009782:	e853 3f00 	ldrex	r3, [r3]
 8009786:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8009788:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800978a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800978e:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8009790:	68fb      	ldr	r3, [r7, #12]
 8009792:	681b      	ldr	r3, [r3, #0]
 8009794:	3308      	adds	r3, #8
 8009796:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8009798:	64ba      	str	r2, [r7, #72]	@ 0x48
 800979a:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800979c:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800979e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80097a0:	e841 2300 	strex	r3, r2, [r1]
 80097a4:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 80097a6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80097a8:	2b00      	cmp	r3, #0
 80097aa:	d1e5      	bne.n	8009778 <UART_Start_Receive_IT+0x160>
 80097ac:	e046      	b.n	800983c <UART_Start_Receive_IT+0x224>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80097ae:	68fb      	ldr	r3, [r7, #12]
 80097b0:	689b      	ldr	r3, [r3, #8]
 80097b2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80097b6:	d107      	bne.n	80097c8 <UART_Start_Receive_IT+0x1b0>
 80097b8:	68fb      	ldr	r3, [r7, #12]
 80097ba:	691b      	ldr	r3, [r3, #16]
 80097bc:	2b00      	cmp	r3, #0
 80097be:	d103      	bne.n	80097c8 <UART_Start_Receive_IT+0x1b0>
    {
      huart->RxISR = UART_RxISR_16BIT;
 80097c0:	68fb      	ldr	r3, [r7, #12]
 80097c2:	4a23      	ldr	r2, [pc, #140]	@ (8009850 <UART_Start_Receive_IT+0x238>)
 80097c4:	675a      	str	r2, [r3, #116]	@ 0x74
 80097c6:	e002      	b.n	80097ce <UART_Start_Receive_IT+0x1b6>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 80097c8:	68fb      	ldr	r3, [r7, #12]
 80097ca:	4a22      	ldr	r2, [pc, #136]	@ (8009854 <UART_Start_Receive_IT+0x23c>)
 80097cc:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 80097ce:	68fb      	ldr	r3, [r7, #12]
 80097d0:	691b      	ldr	r3, [r3, #16]
 80097d2:	2b00      	cmp	r3, #0
 80097d4:	d019      	beq.n	800980a <UART_Start_Receive_IT+0x1f2>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 80097d6:	68fb      	ldr	r3, [r7, #12]
 80097d8:	681b      	ldr	r3, [r3, #0]
 80097da:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80097dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80097de:	e853 3f00 	ldrex	r3, [r3]
 80097e2:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80097e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80097e6:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 80097ea:	677b      	str	r3, [r7, #116]	@ 0x74
 80097ec:	68fb      	ldr	r3, [r7, #12]
 80097ee:	681b      	ldr	r3, [r3, #0]
 80097f0:	461a      	mov	r2, r3
 80097f2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80097f4:	637b      	str	r3, [r7, #52]	@ 0x34
 80097f6:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80097f8:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80097fa:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80097fc:	e841 2300 	strex	r3, r2, [r1]
 8009800:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8009802:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009804:	2b00      	cmp	r3, #0
 8009806:	d1e6      	bne.n	80097d6 <UART_Start_Receive_IT+0x1be>
 8009808:	e018      	b.n	800983c <UART_Start_Receive_IT+0x224>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800980a:	68fb      	ldr	r3, [r7, #12]
 800980c:	681b      	ldr	r3, [r3, #0]
 800980e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009810:	697b      	ldr	r3, [r7, #20]
 8009812:	e853 3f00 	ldrex	r3, [r3]
 8009816:	613b      	str	r3, [r7, #16]
   return(result);
 8009818:	693b      	ldr	r3, [r7, #16]
 800981a:	f043 0320 	orr.w	r3, r3, #32
 800981e:	67bb      	str	r3, [r7, #120]	@ 0x78
 8009820:	68fb      	ldr	r3, [r7, #12]
 8009822:	681b      	ldr	r3, [r3, #0]
 8009824:	461a      	mov	r2, r3
 8009826:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8009828:	623b      	str	r3, [r7, #32]
 800982a:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800982c:	69f9      	ldr	r1, [r7, #28]
 800982e:	6a3a      	ldr	r2, [r7, #32]
 8009830:	e841 2300 	strex	r3, r2, [r1]
 8009834:	61bb      	str	r3, [r7, #24]
   return(result);
 8009836:	69bb      	ldr	r3, [r7, #24]
 8009838:	2b00      	cmp	r3, #0
 800983a:	d1e6      	bne.n	800980a <UART_Start_Receive_IT+0x1f2>
    }
  }
  return HAL_OK;
 800983c:	2300      	movs	r3, #0
}
 800983e:	4618      	mov	r0, r3
 8009840:	378c      	adds	r7, #140	@ 0x8c
 8009842:	46bd      	mov	sp, r7
 8009844:	bc80      	pop	{r7}
 8009846:	4770      	bx	lr
 8009848:	0800a22d 	.word	0x0800a22d
 800984c:	08009ecd 	.word	0x08009ecd
 8009850:	08009d15 	.word	0x08009d15
 8009854:	08009b5d 	.word	0x08009b5d

08009858 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8009858:	b480      	push	{r7}
 800985a:	b08f      	sub	sp, #60	@ 0x3c
 800985c:	af00      	add	r7, sp, #0
 800985e:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 8009860:	687b      	ldr	r3, [r7, #4]
 8009862:	681b      	ldr	r3, [r3, #0]
 8009864:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009866:	6a3b      	ldr	r3, [r7, #32]
 8009868:	e853 3f00 	ldrex	r3, [r3]
 800986c:	61fb      	str	r3, [r7, #28]
   return(result);
 800986e:	69fb      	ldr	r3, [r7, #28]
 8009870:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8009874:	637b      	str	r3, [r7, #52]	@ 0x34
 8009876:	687b      	ldr	r3, [r7, #4]
 8009878:	681b      	ldr	r3, [r3, #0]
 800987a:	461a      	mov	r2, r3
 800987c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800987e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009880:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009882:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009884:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009886:	e841 2300 	strex	r3, r2, [r1]
 800988a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800988c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800988e:	2b00      	cmp	r3, #0
 8009890:	d1e6      	bne.n	8009860 <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 8009892:	687b      	ldr	r3, [r7, #4]
 8009894:	681b      	ldr	r3, [r3, #0]
 8009896:	3308      	adds	r3, #8
 8009898:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800989a:	68fb      	ldr	r3, [r7, #12]
 800989c:	e853 3f00 	ldrex	r3, [r3]
 80098a0:	60bb      	str	r3, [r7, #8]
   return(result);
 80098a2:	68bb      	ldr	r3, [r7, #8]
 80098a4:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 80098a8:	633b      	str	r3, [r7, #48]	@ 0x30
 80098aa:	687b      	ldr	r3, [r7, #4]
 80098ac:	681b      	ldr	r3, [r3, #0]
 80098ae:	3308      	adds	r3, #8
 80098b0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80098b2:	61ba      	str	r2, [r7, #24]
 80098b4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80098b6:	6979      	ldr	r1, [r7, #20]
 80098b8:	69ba      	ldr	r2, [r7, #24]
 80098ba:	e841 2300 	strex	r3, r2, [r1]
 80098be:	613b      	str	r3, [r7, #16]
   return(result);
 80098c0:	693b      	ldr	r3, [r7, #16]
 80098c2:	2b00      	cmp	r3, #0
 80098c4:	d1e5      	bne.n	8009892 <UART_EndTxTransfer+0x3a>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80098c6:	687b      	ldr	r3, [r7, #4]
 80098c8:	2220      	movs	r2, #32
 80098ca:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
}
 80098ce:	bf00      	nop
 80098d0:	373c      	adds	r7, #60	@ 0x3c
 80098d2:	46bd      	mov	sp, r7
 80098d4:	bc80      	pop	{r7}
 80098d6:	4770      	bx	lr

080098d8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80098d8:	b480      	push	{r7}
 80098da:	b095      	sub	sp, #84	@ 0x54
 80098dc:	af00      	add	r7, sp, #0
 80098de:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80098e0:	687b      	ldr	r3, [r7, #4]
 80098e2:	681b      	ldr	r3, [r3, #0]
 80098e4:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80098e6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80098e8:	e853 3f00 	ldrex	r3, [r3]
 80098ec:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80098ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80098f0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80098f4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80098f6:	687b      	ldr	r3, [r7, #4]
 80098f8:	681b      	ldr	r3, [r3, #0]
 80098fa:	461a      	mov	r2, r3
 80098fc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80098fe:	643b      	str	r3, [r7, #64]	@ 0x40
 8009900:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009902:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8009904:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8009906:	e841 2300 	strex	r3, r2, [r1]
 800990a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800990c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800990e:	2b00      	cmp	r3, #0
 8009910:	d1e6      	bne.n	80098e0 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8009912:	687b      	ldr	r3, [r7, #4]
 8009914:	681b      	ldr	r3, [r3, #0]
 8009916:	3308      	adds	r3, #8
 8009918:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800991a:	6a3b      	ldr	r3, [r7, #32]
 800991c:	e853 3f00 	ldrex	r3, [r3]
 8009920:	61fb      	str	r3, [r7, #28]
   return(result);
 8009922:	69fb      	ldr	r3, [r7, #28]
 8009924:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8009928:	f023 0301 	bic.w	r3, r3, #1
 800992c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800992e:	687b      	ldr	r3, [r7, #4]
 8009930:	681b      	ldr	r3, [r3, #0]
 8009932:	3308      	adds	r3, #8
 8009934:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8009936:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8009938:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800993a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800993c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800993e:	e841 2300 	strex	r3, r2, [r1]
 8009942:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8009944:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009946:	2b00      	cmp	r3, #0
 8009948:	d1e3      	bne.n	8009912 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800994a:	687b      	ldr	r3, [r7, #4]
 800994c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800994e:	2b01      	cmp	r3, #1
 8009950:	d118      	bne.n	8009984 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009952:	687b      	ldr	r3, [r7, #4]
 8009954:	681b      	ldr	r3, [r3, #0]
 8009956:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009958:	68fb      	ldr	r3, [r7, #12]
 800995a:	e853 3f00 	ldrex	r3, [r3]
 800995e:	60bb      	str	r3, [r7, #8]
   return(result);
 8009960:	68bb      	ldr	r3, [r7, #8]
 8009962:	f023 0310 	bic.w	r3, r3, #16
 8009966:	647b      	str	r3, [r7, #68]	@ 0x44
 8009968:	687b      	ldr	r3, [r7, #4]
 800996a:	681b      	ldr	r3, [r3, #0]
 800996c:	461a      	mov	r2, r3
 800996e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009970:	61bb      	str	r3, [r7, #24]
 8009972:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009974:	6979      	ldr	r1, [r7, #20]
 8009976:	69ba      	ldr	r2, [r7, #24]
 8009978:	e841 2300 	strex	r3, r2, [r1]
 800997c:	613b      	str	r3, [r7, #16]
   return(result);
 800997e:	693b      	ldr	r3, [r7, #16]
 8009980:	2b00      	cmp	r3, #0
 8009982:	d1e6      	bne.n	8009952 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8009984:	687b      	ldr	r3, [r7, #4]
 8009986:	2220      	movs	r2, #32
 8009988:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800998c:	687b      	ldr	r3, [r7, #4]
 800998e:	2200      	movs	r2, #0
 8009990:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8009992:	687b      	ldr	r3, [r7, #4]
 8009994:	2200      	movs	r2, #0
 8009996:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8009998:	bf00      	nop
 800999a:	3754      	adds	r7, #84	@ 0x54
 800999c:	46bd      	mov	sp, r7
 800999e:	bc80      	pop	{r7}
 80099a0:	4770      	bx	lr

080099a2 <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 80099a2:	b580      	push	{r7, lr}
 80099a4:	b090      	sub	sp, #64	@ 0x40
 80099a6:	af00      	add	r7, sp, #0
 80099a8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80099aa:	687b      	ldr	r3, [r7, #4]
 80099ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80099ae:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 80099b0:	687b      	ldr	r3, [r7, #4]
 80099b2:	681b      	ldr	r3, [r3, #0]
 80099b4:	681b      	ldr	r3, [r3, #0]
 80099b6:	f003 0320 	and.w	r3, r3, #32
 80099ba:	2b00      	cmp	r3, #0
 80099bc:	d137      	bne.n	8009a2e <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0U;
 80099be:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80099c0:	2200      	movs	r2, #0
 80099c2:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80099c6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80099c8:	681b      	ldr	r3, [r3, #0]
 80099ca:	3308      	adds	r3, #8
 80099cc:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80099ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80099d0:	e853 3f00 	ldrex	r3, [r3]
 80099d4:	623b      	str	r3, [r7, #32]
   return(result);
 80099d6:	6a3b      	ldr	r3, [r7, #32]
 80099d8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80099dc:	63bb      	str	r3, [r7, #56]	@ 0x38
 80099de:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80099e0:	681b      	ldr	r3, [r3, #0]
 80099e2:	3308      	adds	r3, #8
 80099e4:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80099e6:	633a      	str	r2, [r7, #48]	@ 0x30
 80099e8:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80099ea:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80099ec:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80099ee:	e841 2300 	strex	r3, r2, [r1]
 80099f2:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80099f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80099f6:	2b00      	cmp	r3, #0
 80099f8:	d1e5      	bne.n	80099c6 <UART_DMATransmitCplt+0x24>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80099fa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80099fc:	681b      	ldr	r3, [r3, #0]
 80099fe:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009a00:	693b      	ldr	r3, [r7, #16]
 8009a02:	e853 3f00 	ldrex	r3, [r3]
 8009a06:	60fb      	str	r3, [r7, #12]
   return(result);
 8009a08:	68fb      	ldr	r3, [r7, #12]
 8009a0a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009a0e:	637b      	str	r3, [r7, #52]	@ 0x34
 8009a10:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009a12:	681b      	ldr	r3, [r3, #0]
 8009a14:	461a      	mov	r2, r3
 8009a16:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009a18:	61fb      	str	r3, [r7, #28]
 8009a1a:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009a1c:	69b9      	ldr	r1, [r7, #24]
 8009a1e:	69fa      	ldr	r2, [r7, #28]
 8009a20:	e841 2300 	strex	r3, r2, [r1]
 8009a24:	617b      	str	r3, [r7, #20]
   return(result);
 8009a26:	697b      	ldr	r3, [r7, #20]
 8009a28:	2b00      	cmp	r3, #0
 8009a2a:	d1e6      	bne.n	80099fa <UART_DMATransmitCplt+0x58>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8009a2c:	e002      	b.n	8009a34 <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 8009a2e:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8009a30:	f7f9 fcde 	bl	80033f0 <HAL_UART_TxCpltCallback>
}
 8009a34:	bf00      	nop
 8009a36:	3740      	adds	r7, #64	@ 0x40
 8009a38:	46bd      	mov	sp, r7
 8009a3a:	bd80      	pop	{r7, pc}

08009a3c <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8009a3c:	b580      	push	{r7, lr}
 8009a3e:	b084      	sub	sp, #16
 8009a40:	af00      	add	r7, sp, #0
 8009a42:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8009a44:	687b      	ldr	r3, [r7, #4]
 8009a46:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009a48:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8009a4a:	68f8      	ldr	r0, [r7, #12]
 8009a4c:	f7ff f994 	bl	8008d78 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009a50:	bf00      	nop
 8009a52:	3710      	adds	r7, #16
 8009a54:	46bd      	mov	sp, r7
 8009a56:	bd80      	pop	{r7, pc}

08009a58 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8009a58:	b580      	push	{r7, lr}
 8009a5a:	b086      	sub	sp, #24
 8009a5c:	af00      	add	r7, sp, #0
 8009a5e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8009a60:	687b      	ldr	r3, [r7, #4]
 8009a62:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009a64:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8009a66:	697b      	ldr	r3, [r7, #20]
 8009a68:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009a6c:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8009a6e:	697b      	ldr	r3, [r7, #20]
 8009a70:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8009a74:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8009a76:	697b      	ldr	r3, [r7, #20]
 8009a78:	681b      	ldr	r3, [r3, #0]
 8009a7a:	689b      	ldr	r3, [r3, #8]
 8009a7c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009a80:	2b80      	cmp	r3, #128	@ 0x80
 8009a82:	d109      	bne.n	8009a98 <UART_DMAError+0x40>
 8009a84:	693b      	ldr	r3, [r7, #16]
 8009a86:	2b21      	cmp	r3, #33	@ 0x21
 8009a88:	d106      	bne.n	8009a98 <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 8009a8a:	697b      	ldr	r3, [r7, #20]
 8009a8c:	2200      	movs	r2, #0
 8009a8e:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    UART_EndTxTransfer(huart);
 8009a92:	6978      	ldr	r0, [r7, #20]
 8009a94:	f7ff fee0 	bl	8009858 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8009a98:	697b      	ldr	r3, [r7, #20]
 8009a9a:	681b      	ldr	r3, [r3, #0]
 8009a9c:	689b      	ldr	r3, [r3, #8]
 8009a9e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009aa2:	2b40      	cmp	r3, #64	@ 0x40
 8009aa4:	d109      	bne.n	8009aba <UART_DMAError+0x62>
 8009aa6:	68fb      	ldr	r3, [r7, #12]
 8009aa8:	2b22      	cmp	r3, #34	@ 0x22
 8009aaa:	d106      	bne.n	8009aba <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 8009aac:	697b      	ldr	r3, [r7, #20]
 8009aae:	2200      	movs	r2, #0
 8009ab0:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    UART_EndRxTransfer(huart);
 8009ab4:	6978      	ldr	r0, [r7, #20]
 8009ab6:	f7ff ff0f 	bl	80098d8 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8009aba:	697b      	ldr	r3, [r7, #20]
 8009abc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009ac0:	f043 0210 	orr.w	r2, r3, #16
 8009ac4:	697b      	ldr	r3, [r7, #20]
 8009ac6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8009aca:	6978      	ldr	r0, [r7, #20]
 8009acc:	f7ff f95d 	bl	8008d8a <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009ad0:	bf00      	nop
 8009ad2:	3718      	adds	r7, #24
 8009ad4:	46bd      	mov	sp, r7
 8009ad6:	bd80      	pop	{r7, pc}

08009ad8 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8009ad8:	b580      	push	{r7, lr}
 8009ada:	b084      	sub	sp, #16
 8009adc:	af00      	add	r7, sp, #0
 8009ade:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8009ae0:	687b      	ldr	r3, [r7, #4]
 8009ae2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009ae4:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8009ae6:	68fb      	ldr	r3, [r7, #12]
 8009ae8:	2200      	movs	r2, #0
 8009aea:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->TxXferCount = 0U;
 8009aee:	68fb      	ldr	r3, [r7, #12]
 8009af0:	2200      	movs	r2, #0
 8009af2:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8009af6:	68f8      	ldr	r0, [r7, #12]
 8009af8:	f7ff f947 	bl	8008d8a <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009afc:	bf00      	nop
 8009afe:	3710      	adds	r7, #16
 8009b00:	46bd      	mov	sp, r7
 8009b02:	bd80      	pop	{r7, pc}

08009b04 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8009b04:	b580      	push	{r7, lr}
 8009b06:	b088      	sub	sp, #32
 8009b08:	af00      	add	r7, sp, #0
 8009b0a:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8009b0c:	687b      	ldr	r3, [r7, #4]
 8009b0e:	681b      	ldr	r3, [r3, #0]
 8009b10:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009b12:	68fb      	ldr	r3, [r7, #12]
 8009b14:	e853 3f00 	ldrex	r3, [r3]
 8009b18:	60bb      	str	r3, [r7, #8]
   return(result);
 8009b1a:	68bb      	ldr	r3, [r7, #8]
 8009b1c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009b20:	61fb      	str	r3, [r7, #28]
 8009b22:	687b      	ldr	r3, [r7, #4]
 8009b24:	681b      	ldr	r3, [r3, #0]
 8009b26:	461a      	mov	r2, r3
 8009b28:	69fb      	ldr	r3, [r7, #28]
 8009b2a:	61bb      	str	r3, [r7, #24]
 8009b2c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009b2e:	6979      	ldr	r1, [r7, #20]
 8009b30:	69ba      	ldr	r2, [r7, #24]
 8009b32:	e841 2300 	strex	r3, r2, [r1]
 8009b36:	613b      	str	r3, [r7, #16]
   return(result);
 8009b38:	693b      	ldr	r3, [r7, #16]
 8009b3a:	2b00      	cmp	r3, #0
 8009b3c:	d1e6      	bne.n	8009b0c <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8009b3e:	687b      	ldr	r3, [r7, #4]
 8009b40:	2220      	movs	r2, #32
 8009b42:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8009b46:	687b      	ldr	r3, [r7, #4]
 8009b48:	2200      	movs	r2, #0
 8009b4a:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8009b4c:	6878      	ldr	r0, [r7, #4]
 8009b4e:	f7f9 fc4f 	bl	80033f0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009b52:	bf00      	nop
 8009b54:	3720      	adds	r7, #32
 8009b56:	46bd      	mov	sp, r7
 8009b58:	bd80      	pop	{r7, pc}
	...

08009b5c <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8009b5c:	b580      	push	{r7, lr}
 8009b5e:	b09c      	sub	sp, #112	@ 0x70
 8009b60:	af00      	add	r7, sp, #0
 8009b62:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8009b64:	687b      	ldr	r3, [r7, #4]
 8009b66:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8009b6a:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8009b6e:	687b      	ldr	r3, [r7, #4]
 8009b70:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8009b74:	2b22      	cmp	r3, #34	@ 0x22
 8009b76:	f040 80be 	bne.w	8009cf6 <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8009b7a:	687b      	ldr	r3, [r7, #4]
 8009b7c:	681b      	ldr	r3, [r3, #0]
 8009b7e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009b80:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8009b84:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8009b88:	b2d9      	uxtb	r1, r3
 8009b8a:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8009b8e:	b2da      	uxtb	r2, r3
 8009b90:	687b      	ldr	r3, [r7, #4]
 8009b92:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009b94:	400a      	ands	r2, r1
 8009b96:	b2d2      	uxtb	r2, r2
 8009b98:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8009b9a:	687b      	ldr	r3, [r7, #4]
 8009b9c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009b9e:	1c5a      	adds	r2, r3, #1
 8009ba0:	687b      	ldr	r3, [r7, #4]
 8009ba2:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 8009ba4:	687b      	ldr	r3, [r7, #4]
 8009ba6:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8009baa:	b29b      	uxth	r3, r3
 8009bac:	3b01      	subs	r3, #1
 8009bae:	b29a      	uxth	r2, r3
 8009bb0:	687b      	ldr	r3, [r7, #4]
 8009bb2:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 8009bb6:	687b      	ldr	r3, [r7, #4]
 8009bb8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8009bbc:	b29b      	uxth	r3, r3
 8009bbe:	2b00      	cmp	r3, #0
 8009bc0:	f040 80a1 	bne.w	8009d06 <UART_RxISR_8BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8009bc4:	687b      	ldr	r3, [r7, #4]
 8009bc6:	681b      	ldr	r3, [r3, #0]
 8009bc8:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009bca:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009bcc:	e853 3f00 	ldrex	r3, [r3]
 8009bd0:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8009bd2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009bd4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009bd8:	66bb      	str	r3, [r7, #104]	@ 0x68
 8009bda:	687b      	ldr	r3, [r7, #4]
 8009bdc:	681b      	ldr	r3, [r3, #0]
 8009bde:	461a      	mov	r2, r3
 8009be0:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8009be2:	65bb      	str	r3, [r7, #88]	@ 0x58
 8009be4:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009be6:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8009be8:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8009bea:	e841 2300 	strex	r3, r2, [r1]
 8009bee:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8009bf0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009bf2:	2b00      	cmp	r3, #0
 8009bf4:	d1e6      	bne.n	8009bc4 <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009bf6:	687b      	ldr	r3, [r7, #4]
 8009bf8:	681b      	ldr	r3, [r3, #0]
 8009bfa:	3308      	adds	r3, #8
 8009bfc:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009bfe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009c00:	e853 3f00 	ldrex	r3, [r3]
 8009c04:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8009c06:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009c08:	f023 0301 	bic.w	r3, r3, #1
 8009c0c:	667b      	str	r3, [r7, #100]	@ 0x64
 8009c0e:	687b      	ldr	r3, [r7, #4]
 8009c10:	681b      	ldr	r3, [r3, #0]
 8009c12:	3308      	adds	r3, #8
 8009c14:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8009c16:	647a      	str	r2, [r7, #68]	@ 0x44
 8009c18:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009c1a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8009c1c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009c1e:	e841 2300 	strex	r3, r2, [r1]
 8009c22:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8009c24:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009c26:	2b00      	cmp	r3, #0
 8009c28:	d1e5      	bne.n	8009bf6 <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8009c2a:	687b      	ldr	r3, [r7, #4]
 8009c2c:	2220      	movs	r2, #32
 8009c2e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8009c32:	687b      	ldr	r3, [r7, #4]
 8009c34:	2200      	movs	r2, #0
 8009c36:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009c38:	687b      	ldr	r3, [r7, #4]
 8009c3a:	2200      	movs	r2, #0
 8009c3c:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8009c3e:	687b      	ldr	r3, [r7, #4]
 8009c40:	681b      	ldr	r3, [r3, #0]
 8009c42:	4a33      	ldr	r2, [pc, #204]	@ (8009d10 <UART_RxISR_8BIT+0x1b4>)
 8009c44:	4293      	cmp	r3, r2
 8009c46:	d01f      	beq.n	8009c88 <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8009c48:	687b      	ldr	r3, [r7, #4]
 8009c4a:	681b      	ldr	r3, [r3, #0]
 8009c4c:	685b      	ldr	r3, [r3, #4]
 8009c4e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8009c52:	2b00      	cmp	r3, #0
 8009c54:	d018      	beq.n	8009c88 <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8009c56:	687b      	ldr	r3, [r7, #4]
 8009c58:	681b      	ldr	r3, [r3, #0]
 8009c5a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009c5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009c5e:	e853 3f00 	ldrex	r3, [r3]
 8009c62:	623b      	str	r3, [r7, #32]
   return(result);
 8009c64:	6a3b      	ldr	r3, [r7, #32]
 8009c66:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8009c6a:	663b      	str	r3, [r7, #96]	@ 0x60
 8009c6c:	687b      	ldr	r3, [r7, #4]
 8009c6e:	681b      	ldr	r3, [r3, #0]
 8009c70:	461a      	mov	r2, r3
 8009c72:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8009c74:	633b      	str	r3, [r7, #48]	@ 0x30
 8009c76:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009c78:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009c7a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009c7c:	e841 2300 	strex	r3, r2, [r1]
 8009c80:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8009c82:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009c84:	2b00      	cmp	r3, #0
 8009c86:	d1e6      	bne.n	8009c56 <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009c88:	687b      	ldr	r3, [r7, #4]
 8009c8a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009c8c:	2b01      	cmp	r3, #1
 8009c8e:	d12e      	bne.n	8009cee <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009c90:	687b      	ldr	r3, [r7, #4]
 8009c92:	2200      	movs	r2, #0
 8009c94:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009c96:	687b      	ldr	r3, [r7, #4]
 8009c98:	681b      	ldr	r3, [r3, #0]
 8009c9a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009c9c:	693b      	ldr	r3, [r7, #16]
 8009c9e:	e853 3f00 	ldrex	r3, [r3]
 8009ca2:	60fb      	str	r3, [r7, #12]
   return(result);
 8009ca4:	68fb      	ldr	r3, [r7, #12]
 8009ca6:	f023 0310 	bic.w	r3, r3, #16
 8009caa:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8009cac:	687b      	ldr	r3, [r7, #4]
 8009cae:	681b      	ldr	r3, [r3, #0]
 8009cb0:	461a      	mov	r2, r3
 8009cb2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009cb4:	61fb      	str	r3, [r7, #28]
 8009cb6:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009cb8:	69b9      	ldr	r1, [r7, #24]
 8009cba:	69fa      	ldr	r2, [r7, #28]
 8009cbc:	e841 2300 	strex	r3, r2, [r1]
 8009cc0:	617b      	str	r3, [r7, #20]
   return(result);
 8009cc2:	697b      	ldr	r3, [r7, #20]
 8009cc4:	2b00      	cmp	r3, #0
 8009cc6:	d1e6      	bne.n	8009c96 <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8009cc8:	687b      	ldr	r3, [r7, #4]
 8009cca:	681b      	ldr	r3, [r3, #0]
 8009ccc:	69db      	ldr	r3, [r3, #28]
 8009cce:	f003 0310 	and.w	r3, r3, #16
 8009cd2:	2b10      	cmp	r3, #16
 8009cd4:	d103      	bne.n	8009cde <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8009cd6:	687b      	ldr	r3, [r7, #4]
 8009cd8:	681b      	ldr	r3, [r3, #0]
 8009cda:	2210      	movs	r2, #16
 8009cdc:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8009cde:	687b      	ldr	r3, [r7, #4]
 8009ce0:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8009ce4:	4619      	mov	r1, r3
 8009ce6:	6878      	ldr	r0, [r7, #4]
 8009ce8:	f7ff f858 	bl	8008d9c <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8009cec:	e00b      	b.n	8009d06 <UART_RxISR_8BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 8009cee:	6878      	ldr	r0, [r7, #4]
 8009cf0:	f7f9 fb94 	bl	800341c <HAL_UART_RxCpltCallback>
}
 8009cf4:	e007      	b.n	8009d06 <UART_RxISR_8BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8009cf6:	687b      	ldr	r3, [r7, #4]
 8009cf8:	681b      	ldr	r3, [r3, #0]
 8009cfa:	699a      	ldr	r2, [r3, #24]
 8009cfc:	687b      	ldr	r3, [r7, #4]
 8009cfe:	681b      	ldr	r3, [r3, #0]
 8009d00:	f042 0208 	orr.w	r2, r2, #8
 8009d04:	619a      	str	r2, [r3, #24]
}
 8009d06:	bf00      	nop
 8009d08:	3770      	adds	r7, #112	@ 0x70
 8009d0a:	46bd      	mov	sp, r7
 8009d0c:	bd80      	pop	{r7, pc}
 8009d0e:	bf00      	nop
 8009d10:	40008000 	.word	0x40008000

08009d14 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8009d14:	b580      	push	{r7, lr}
 8009d16:	b09c      	sub	sp, #112	@ 0x70
 8009d18:	af00      	add	r7, sp, #0
 8009d1a:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8009d1c:	687b      	ldr	r3, [r7, #4]
 8009d1e:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8009d22:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8009d26:	687b      	ldr	r3, [r7, #4]
 8009d28:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8009d2c:	2b22      	cmp	r3, #34	@ 0x22
 8009d2e:	f040 80be 	bne.w	8009eae <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8009d32:	687b      	ldr	r3, [r7, #4]
 8009d34:	681b      	ldr	r3, [r3, #0]
 8009d36:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009d38:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8009d3c:	687b      	ldr	r3, [r7, #4]
 8009d3e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009d40:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 8009d42:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 8009d46:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8009d4a:	4013      	ands	r3, r2
 8009d4c:	b29a      	uxth	r2, r3
 8009d4e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8009d50:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8009d52:	687b      	ldr	r3, [r7, #4]
 8009d54:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009d56:	1c9a      	adds	r2, r3, #2
 8009d58:	687b      	ldr	r3, [r7, #4]
 8009d5a:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 8009d5c:	687b      	ldr	r3, [r7, #4]
 8009d5e:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8009d62:	b29b      	uxth	r3, r3
 8009d64:	3b01      	subs	r3, #1
 8009d66:	b29a      	uxth	r2, r3
 8009d68:	687b      	ldr	r3, [r7, #4]
 8009d6a:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 8009d6e:	687b      	ldr	r3, [r7, #4]
 8009d70:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8009d74:	b29b      	uxth	r3, r3
 8009d76:	2b00      	cmp	r3, #0
 8009d78:	f040 80a1 	bne.w	8009ebe <UART_RxISR_16BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8009d7c:	687b      	ldr	r3, [r7, #4]
 8009d7e:	681b      	ldr	r3, [r3, #0]
 8009d80:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009d82:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009d84:	e853 3f00 	ldrex	r3, [r3]
 8009d88:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8009d8a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009d8c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009d90:	667b      	str	r3, [r7, #100]	@ 0x64
 8009d92:	687b      	ldr	r3, [r7, #4]
 8009d94:	681b      	ldr	r3, [r3, #0]
 8009d96:	461a      	mov	r2, r3
 8009d98:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009d9a:	657b      	str	r3, [r7, #84]	@ 0x54
 8009d9c:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009d9e:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8009da0:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8009da2:	e841 2300 	strex	r3, r2, [r1]
 8009da6:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8009da8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009daa:	2b00      	cmp	r3, #0
 8009dac:	d1e6      	bne.n	8009d7c <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009dae:	687b      	ldr	r3, [r7, #4]
 8009db0:	681b      	ldr	r3, [r3, #0]
 8009db2:	3308      	adds	r3, #8
 8009db4:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009db6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009db8:	e853 3f00 	ldrex	r3, [r3]
 8009dbc:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8009dbe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009dc0:	f023 0301 	bic.w	r3, r3, #1
 8009dc4:	663b      	str	r3, [r7, #96]	@ 0x60
 8009dc6:	687b      	ldr	r3, [r7, #4]
 8009dc8:	681b      	ldr	r3, [r3, #0]
 8009dca:	3308      	adds	r3, #8
 8009dcc:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8009dce:	643a      	str	r2, [r7, #64]	@ 0x40
 8009dd0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009dd2:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8009dd4:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8009dd6:	e841 2300 	strex	r3, r2, [r1]
 8009dda:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8009ddc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009dde:	2b00      	cmp	r3, #0
 8009de0:	d1e5      	bne.n	8009dae <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8009de2:	687b      	ldr	r3, [r7, #4]
 8009de4:	2220      	movs	r2, #32
 8009de6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8009dea:	687b      	ldr	r3, [r7, #4]
 8009dec:	2200      	movs	r2, #0
 8009dee:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009df0:	687b      	ldr	r3, [r7, #4]
 8009df2:	2200      	movs	r2, #0
 8009df4:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8009df6:	687b      	ldr	r3, [r7, #4]
 8009df8:	681b      	ldr	r3, [r3, #0]
 8009dfa:	4a33      	ldr	r2, [pc, #204]	@ (8009ec8 <UART_RxISR_16BIT+0x1b4>)
 8009dfc:	4293      	cmp	r3, r2
 8009dfe:	d01f      	beq.n	8009e40 <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8009e00:	687b      	ldr	r3, [r7, #4]
 8009e02:	681b      	ldr	r3, [r3, #0]
 8009e04:	685b      	ldr	r3, [r3, #4]
 8009e06:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8009e0a:	2b00      	cmp	r3, #0
 8009e0c:	d018      	beq.n	8009e40 <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8009e0e:	687b      	ldr	r3, [r7, #4]
 8009e10:	681b      	ldr	r3, [r3, #0]
 8009e12:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009e14:	6a3b      	ldr	r3, [r7, #32]
 8009e16:	e853 3f00 	ldrex	r3, [r3]
 8009e1a:	61fb      	str	r3, [r7, #28]
   return(result);
 8009e1c:	69fb      	ldr	r3, [r7, #28]
 8009e1e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8009e22:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8009e24:	687b      	ldr	r3, [r7, #4]
 8009e26:	681b      	ldr	r3, [r3, #0]
 8009e28:	461a      	mov	r2, r3
 8009e2a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009e2c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009e2e:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009e30:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009e32:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009e34:	e841 2300 	strex	r3, r2, [r1]
 8009e38:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8009e3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009e3c:	2b00      	cmp	r3, #0
 8009e3e:	d1e6      	bne.n	8009e0e <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009e40:	687b      	ldr	r3, [r7, #4]
 8009e42:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009e44:	2b01      	cmp	r3, #1
 8009e46:	d12e      	bne.n	8009ea6 <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009e48:	687b      	ldr	r3, [r7, #4]
 8009e4a:	2200      	movs	r2, #0
 8009e4c:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009e4e:	687b      	ldr	r3, [r7, #4]
 8009e50:	681b      	ldr	r3, [r3, #0]
 8009e52:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009e54:	68fb      	ldr	r3, [r7, #12]
 8009e56:	e853 3f00 	ldrex	r3, [r3]
 8009e5a:	60bb      	str	r3, [r7, #8]
   return(result);
 8009e5c:	68bb      	ldr	r3, [r7, #8]
 8009e5e:	f023 0310 	bic.w	r3, r3, #16
 8009e62:	65bb      	str	r3, [r7, #88]	@ 0x58
 8009e64:	687b      	ldr	r3, [r7, #4]
 8009e66:	681b      	ldr	r3, [r3, #0]
 8009e68:	461a      	mov	r2, r3
 8009e6a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8009e6c:	61bb      	str	r3, [r7, #24]
 8009e6e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009e70:	6979      	ldr	r1, [r7, #20]
 8009e72:	69ba      	ldr	r2, [r7, #24]
 8009e74:	e841 2300 	strex	r3, r2, [r1]
 8009e78:	613b      	str	r3, [r7, #16]
   return(result);
 8009e7a:	693b      	ldr	r3, [r7, #16]
 8009e7c:	2b00      	cmp	r3, #0
 8009e7e:	d1e6      	bne.n	8009e4e <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8009e80:	687b      	ldr	r3, [r7, #4]
 8009e82:	681b      	ldr	r3, [r3, #0]
 8009e84:	69db      	ldr	r3, [r3, #28]
 8009e86:	f003 0310 	and.w	r3, r3, #16
 8009e8a:	2b10      	cmp	r3, #16
 8009e8c:	d103      	bne.n	8009e96 <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8009e8e:	687b      	ldr	r3, [r7, #4]
 8009e90:	681b      	ldr	r3, [r3, #0]
 8009e92:	2210      	movs	r2, #16
 8009e94:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8009e96:	687b      	ldr	r3, [r7, #4]
 8009e98:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8009e9c:	4619      	mov	r1, r3
 8009e9e:	6878      	ldr	r0, [r7, #4]
 8009ea0:	f7fe ff7c 	bl	8008d9c <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8009ea4:	e00b      	b.n	8009ebe <UART_RxISR_16BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 8009ea6:	6878      	ldr	r0, [r7, #4]
 8009ea8:	f7f9 fab8 	bl	800341c <HAL_UART_RxCpltCallback>
}
 8009eac:	e007      	b.n	8009ebe <UART_RxISR_16BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8009eae:	687b      	ldr	r3, [r7, #4]
 8009eb0:	681b      	ldr	r3, [r3, #0]
 8009eb2:	699a      	ldr	r2, [r3, #24]
 8009eb4:	687b      	ldr	r3, [r7, #4]
 8009eb6:	681b      	ldr	r3, [r3, #0]
 8009eb8:	f042 0208 	orr.w	r2, r2, #8
 8009ebc:	619a      	str	r2, [r3, #24]
}
 8009ebe:	bf00      	nop
 8009ec0:	3770      	adds	r7, #112	@ 0x70
 8009ec2:	46bd      	mov	sp, r7
 8009ec4:	bd80      	pop	{r7, pc}
 8009ec6:	bf00      	nop
 8009ec8:	40008000 	.word	0x40008000

08009ecc <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8009ecc:	b580      	push	{r7, lr}
 8009ece:	b0ac      	sub	sp, #176	@ 0xb0
 8009ed0:	af00      	add	r7, sp, #0
 8009ed2:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 8009ed4:	687b      	ldr	r3, [r7, #4]
 8009ed6:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8009eda:	f8a7 30aa 	strh.w	r3, [r7, #170]	@ 0xaa
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8009ede:	687b      	ldr	r3, [r7, #4]
 8009ee0:	681b      	ldr	r3, [r3, #0]
 8009ee2:	69db      	ldr	r3, [r3, #28]
 8009ee4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8009ee8:	687b      	ldr	r3, [r7, #4]
 8009eea:	681b      	ldr	r3, [r3, #0]
 8009eec:	681b      	ldr	r3, [r3, #0]
 8009eee:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8009ef2:	687b      	ldr	r3, [r7, #4]
 8009ef4:	681b      	ldr	r3, [r3, #0]
 8009ef6:	689b      	ldr	r3, [r3, #8]
 8009ef8:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8009efc:	687b      	ldr	r3, [r7, #4]
 8009efe:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8009f02:	2b22      	cmp	r3, #34	@ 0x22
 8009f04:	f040 8182 	bne.w	800a20c <UART_RxISR_8BIT_FIFOEN+0x340>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8009f08:	687b      	ldr	r3, [r7, #4]
 8009f0a:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8009f0e:	f8a7 309e 	strh.w	r3, [r7, #158]	@ 0x9e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8009f12:	e125      	b.n	800a160 <UART_RxISR_8BIT_FIFOEN+0x294>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8009f14:	687b      	ldr	r3, [r7, #4]
 8009f16:	681b      	ldr	r3, [r3, #0]
 8009f18:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009f1a:	f8a7 309c 	strh.w	r3, [r7, #156]	@ 0x9c
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8009f1e:	f8b7 309c 	ldrh.w	r3, [r7, #156]	@ 0x9c
 8009f22:	b2d9      	uxtb	r1, r3
 8009f24:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	@ 0xaa
 8009f28:	b2da      	uxtb	r2, r3
 8009f2a:	687b      	ldr	r3, [r7, #4]
 8009f2c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009f2e:	400a      	ands	r2, r1
 8009f30:	b2d2      	uxtb	r2, r2
 8009f32:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 8009f34:	687b      	ldr	r3, [r7, #4]
 8009f36:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009f38:	1c5a      	adds	r2, r3, #1
 8009f3a:	687b      	ldr	r3, [r7, #4]
 8009f3c:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 8009f3e:	687b      	ldr	r3, [r7, #4]
 8009f40:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8009f44:	b29b      	uxth	r3, r3
 8009f46:	3b01      	subs	r3, #1
 8009f48:	b29a      	uxth	r2, r3
 8009f4a:	687b      	ldr	r3, [r7, #4]
 8009f4c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8009f50:	687b      	ldr	r3, [r7, #4]
 8009f52:	681b      	ldr	r3, [r3, #0]
 8009f54:	69db      	ldr	r3, [r3, #28]
 8009f56:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8009f5a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009f5e:	f003 0307 	and.w	r3, r3, #7
 8009f62:	2b00      	cmp	r3, #0
 8009f64:	d053      	beq.n	800a00e <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8009f66:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009f6a:	f003 0301 	and.w	r3, r3, #1
 8009f6e:	2b00      	cmp	r3, #0
 8009f70:	d011      	beq.n	8009f96 <UART_RxISR_8BIT_FIFOEN+0xca>
 8009f72:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8009f76:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009f7a:	2b00      	cmp	r3, #0
 8009f7c:	d00b      	beq.n	8009f96 <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8009f7e:	687b      	ldr	r3, [r7, #4]
 8009f80:	681b      	ldr	r3, [r3, #0]
 8009f82:	2201      	movs	r2, #1
 8009f84:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8009f86:	687b      	ldr	r3, [r7, #4]
 8009f88:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009f8c:	f043 0201 	orr.w	r2, r3, #1
 8009f90:	687b      	ldr	r3, [r7, #4]
 8009f92:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8009f96:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009f9a:	f003 0302 	and.w	r3, r3, #2
 8009f9e:	2b00      	cmp	r3, #0
 8009fa0:	d011      	beq.n	8009fc6 <UART_RxISR_8BIT_FIFOEN+0xfa>
 8009fa2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8009fa6:	f003 0301 	and.w	r3, r3, #1
 8009faa:	2b00      	cmp	r3, #0
 8009fac:	d00b      	beq.n	8009fc6 <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8009fae:	687b      	ldr	r3, [r7, #4]
 8009fb0:	681b      	ldr	r3, [r3, #0]
 8009fb2:	2202      	movs	r2, #2
 8009fb4:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8009fb6:	687b      	ldr	r3, [r7, #4]
 8009fb8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009fbc:	f043 0204 	orr.w	r2, r3, #4
 8009fc0:	687b      	ldr	r3, [r7, #4]
 8009fc2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8009fc6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009fca:	f003 0304 	and.w	r3, r3, #4
 8009fce:	2b00      	cmp	r3, #0
 8009fd0:	d011      	beq.n	8009ff6 <UART_RxISR_8BIT_FIFOEN+0x12a>
 8009fd2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8009fd6:	f003 0301 	and.w	r3, r3, #1
 8009fda:	2b00      	cmp	r3, #0
 8009fdc:	d00b      	beq.n	8009ff6 <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8009fde:	687b      	ldr	r3, [r7, #4]
 8009fe0:	681b      	ldr	r3, [r3, #0]
 8009fe2:	2204      	movs	r2, #4
 8009fe4:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8009fe6:	687b      	ldr	r3, [r7, #4]
 8009fe8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009fec:	f043 0202 	orr.w	r2, r3, #2
 8009ff0:	687b      	ldr	r3, [r7, #4]
 8009ff2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8009ff6:	687b      	ldr	r3, [r7, #4]
 8009ff8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009ffc:	2b00      	cmp	r3, #0
 8009ffe:	d006      	beq.n	800a00e <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800a000:	6878      	ldr	r0, [r7, #4]
 800a002:	f7fe fec2 	bl	8008d8a <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a006:	687b      	ldr	r3, [r7, #4]
 800a008:	2200      	movs	r2, #0
 800a00a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 800a00e:	687b      	ldr	r3, [r7, #4]
 800a010:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800a014:	b29b      	uxth	r3, r3
 800a016:	2b00      	cmp	r3, #0
 800a018:	f040 80a2 	bne.w	800a160 <UART_RxISR_8BIT_FIFOEN+0x294>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800a01c:	687b      	ldr	r3, [r7, #4]
 800a01e:	681b      	ldr	r3, [r3, #0]
 800a020:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a022:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800a024:	e853 3f00 	ldrex	r3, [r3]
 800a028:	66fb      	str	r3, [r7, #108]	@ 0x6c
   return(result);
 800a02a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a02c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800a030:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800a034:	687b      	ldr	r3, [r7, #4]
 800a036:	681b      	ldr	r3, [r3, #0]
 800a038:	461a      	mov	r2, r3
 800a03a:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800a03e:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800a040:	67ba      	str	r2, [r7, #120]	@ 0x78
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a042:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 800a044:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800a046:	e841 2300 	strex	r3, r2, [r1]
 800a04a:	677b      	str	r3, [r7, #116]	@ 0x74
   return(result);
 800a04c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800a04e:	2b00      	cmp	r3, #0
 800a050:	d1e4      	bne.n	800a01c <UART_RxISR_8BIT_FIFOEN+0x150>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800a052:	687b      	ldr	r3, [r7, #4]
 800a054:	681b      	ldr	r3, [r3, #0]
 800a056:	3308      	adds	r3, #8
 800a058:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a05a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800a05c:	e853 3f00 	ldrex	r3, [r3]
 800a060:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 800a062:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800a064:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800a068:	f023 0301 	bic.w	r3, r3, #1
 800a06c:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800a070:	687b      	ldr	r3, [r7, #4]
 800a072:	681b      	ldr	r3, [r3, #0]
 800a074:	3308      	adds	r3, #8
 800a076:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800a07a:	66ba      	str	r2, [r7, #104]	@ 0x68
 800a07c:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a07e:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 800a080:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800a082:	e841 2300 	strex	r3, r2, [r1]
 800a086:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 800a088:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800a08a:	2b00      	cmp	r3, #0
 800a08c:	d1e1      	bne.n	800a052 <UART_RxISR_8BIT_FIFOEN+0x186>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800a08e:	687b      	ldr	r3, [r7, #4]
 800a090:	2220      	movs	r2, #32
 800a092:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800a096:	687b      	ldr	r3, [r7, #4]
 800a098:	2200      	movs	r2, #0
 800a09a:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 800a09c:	687b      	ldr	r3, [r7, #4]
 800a09e:	2200      	movs	r2, #0
 800a0a0:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800a0a2:	687b      	ldr	r3, [r7, #4]
 800a0a4:	681b      	ldr	r3, [r3, #0]
 800a0a6:	4a5f      	ldr	r2, [pc, #380]	@ (800a224 <UART_RxISR_8BIT_FIFOEN+0x358>)
 800a0a8:	4293      	cmp	r3, r2
 800a0aa:	d021      	beq.n	800a0f0 <UART_RxISR_8BIT_FIFOEN+0x224>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800a0ac:	687b      	ldr	r3, [r7, #4]
 800a0ae:	681b      	ldr	r3, [r3, #0]
 800a0b0:	685b      	ldr	r3, [r3, #4]
 800a0b2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800a0b6:	2b00      	cmp	r3, #0
 800a0b8:	d01a      	beq.n	800a0f0 <UART_RxISR_8BIT_FIFOEN+0x224>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800a0ba:	687b      	ldr	r3, [r7, #4]
 800a0bc:	681b      	ldr	r3, [r3, #0]
 800a0be:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a0c0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a0c2:	e853 3f00 	ldrex	r3, [r3]
 800a0c6:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800a0c8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a0ca:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800a0ce:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800a0d2:	687b      	ldr	r3, [r7, #4]
 800a0d4:	681b      	ldr	r3, [r3, #0]
 800a0d6:	461a      	mov	r2, r3
 800a0d8:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800a0dc:	657b      	str	r3, [r7, #84]	@ 0x54
 800a0de:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a0e0:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800a0e2:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800a0e4:	e841 2300 	strex	r3, r2, [r1]
 800a0e8:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800a0ea:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a0ec:	2b00      	cmp	r3, #0
 800a0ee:	d1e4      	bne.n	800a0ba <UART_RxISR_8BIT_FIFOEN+0x1ee>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a0f0:	687b      	ldr	r3, [r7, #4]
 800a0f2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a0f4:	2b01      	cmp	r3, #1
 800a0f6:	d130      	bne.n	800a15a <UART_RxISR_8BIT_FIFOEN+0x28e>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a0f8:	687b      	ldr	r3, [r7, #4]
 800a0fa:	2200      	movs	r2, #0
 800a0fc:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a0fe:	687b      	ldr	r3, [r7, #4]
 800a100:	681b      	ldr	r3, [r3, #0]
 800a102:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a104:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a106:	e853 3f00 	ldrex	r3, [r3]
 800a10a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800a10c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a10e:	f023 0310 	bic.w	r3, r3, #16
 800a112:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800a116:	687b      	ldr	r3, [r7, #4]
 800a118:	681b      	ldr	r3, [r3, #0]
 800a11a:	461a      	mov	r2, r3
 800a11c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800a120:	643b      	str	r3, [r7, #64]	@ 0x40
 800a122:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a124:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800a126:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800a128:	e841 2300 	strex	r3, r2, [r1]
 800a12c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800a12e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a130:	2b00      	cmp	r3, #0
 800a132:	d1e4      	bne.n	800a0fe <UART_RxISR_8BIT_FIFOEN+0x232>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800a134:	687b      	ldr	r3, [r7, #4]
 800a136:	681b      	ldr	r3, [r3, #0]
 800a138:	69db      	ldr	r3, [r3, #28]
 800a13a:	f003 0310 	and.w	r3, r3, #16
 800a13e:	2b10      	cmp	r3, #16
 800a140:	d103      	bne.n	800a14a <UART_RxISR_8BIT_FIFOEN+0x27e>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800a142:	687b      	ldr	r3, [r7, #4]
 800a144:	681b      	ldr	r3, [r3, #0]
 800a146:	2210      	movs	r2, #16
 800a148:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800a14a:	687b      	ldr	r3, [r7, #4]
 800a14c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800a150:	4619      	mov	r1, r3
 800a152:	6878      	ldr	r0, [r7, #4]
 800a154:	f7fe fe22 	bl	8008d9c <HAL_UARTEx_RxEventCallback>
 800a158:	e002      	b.n	800a160 <UART_RxISR_8BIT_FIFOEN+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 800a15a:	6878      	ldr	r0, [r7, #4]
 800a15c:	f7f9 f95e 	bl	800341c <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800a160:	f8b7 309e 	ldrh.w	r3, [r7, #158]	@ 0x9e
 800a164:	2b00      	cmp	r3, #0
 800a166:	d006      	beq.n	800a176 <UART_RxISR_8BIT_FIFOEN+0x2aa>
 800a168:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a16c:	f003 0320 	and.w	r3, r3, #32
 800a170:	2b00      	cmp	r3, #0
 800a172:	f47f aecf 	bne.w	8009f14 <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 800a176:	687b      	ldr	r3, [r7, #4]
 800a178:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800a17c:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800a180:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800a184:	2b00      	cmp	r3, #0
 800a186:	d049      	beq.n	800a21c <UART_RxISR_8BIT_FIFOEN+0x350>
 800a188:	687b      	ldr	r3, [r7, #4]
 800a18a:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800a18e:	f8b7 208a 	ldrh.w	r2, [r7, #138]	@ 0x8a
 800a192:	429a      	cmp	r2, r3
 800a194:	d242      	bcs.n	800a21c <UART_RxISR_8BIT_FIFOEN+0x350>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800a196:	687b      	ldr	r3, [r7, #4]
 800a198:	681b      	ldr	r3, [r3, #0]
 800a19a:	3308      	adds	r3, #8
 800a19c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a19e:	6a3b      	ldr	r3, [r7, #32]
 800a1a0:	e853 3f00 	ldrex	r3, [r3]
 800a1a4:	61fb      	str	r3, [r7, #28]
   return(result);
 800a1a6:	69fb      	ldr	r3, [r7, #28]
 800a1a8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800a1ac:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800a1b0:	687b      	ldr	r3, [r7, #4]
 800a1b2:	681b      	ldr	r3, [r3, #0]
 800a1b4:	3308      	adds	r3, #8
 800a1b6:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 800a1ba:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800a1bc:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a1be:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800a1c0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a1c2:	e841 2300 	strex	r3, r2, [r1]
 800a1c6:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800a1c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a1ca:	2b00      	cmp	r3, #0
 800a1cc:	d1e3      	bne.n	800a196 <UART_RxISR_8BIT_FIFOEN+0x2ca>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 800a1ce:	687b      	ldr	r3, [r7, #4]
 800a1d0:	4a15      	ldr	r2, [pc, #84]	@ (800a228 <UART_RxISR_8BIT_FIFOEN+0x35c>)
 800a1d2:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800a1d4:	687b      	ldr	r3, [r7, #4]
 800a1d6:	681b      	ldr	r3, [r3, #0]
 800a1d8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a1da:	68fb      	ldr	r3, [r7, #12]
 800a1dc:	e853 3f00 	ldrex	r3, [r3]
 800a1e0:	60bb      	str	r3, [r7, #8]
   return(result);
 800a1e2:	68bb      	ldr	r3, [r7, #8]
 800a1e4:	f043 0320 	orr.w	r3, r3, #32
 800a1e8:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800a1ec:	687b      	ldr	r3, [r7, #4]
 800a1ee:	681b      	ldr	r3, [r3, #0]
 800a1f0:	461a      	mov	r2, r3
 800a1f2:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800a1f6:	61bb      	str	r3, [r7, #24]
 800a1f8:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a1fa:	6979      	ldr	r1, [r7, #20]
 800a1fc:	69ba      	ldr	r2, [r7, #24]
 800a1fe:	e841 2300 	strex	r3, r2, [r1]
 800a202:	613b      	str	r3, [r7, #16]
   return(result);
 800a204:	693b      	ldr	r3, [r7, #16]
 800a206:	2b00      	cmp	r3, #0
 800a208:	d1e4      	bne.n	800a1d4 <UART_RxISR_8BIT_FIFOEN+0x308>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800a20a:	e007      	b.n	800a21c <UART_RxISR_8BIT_FIFOEN+0x350>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800a20c:	687b      	ldr	r3, [r7, #4]
 800a20e:	681b      	ldr	r3, [r3, #0]
 800a210:	699a      	ldr	r2, [r3, #24]
 800a212:	687b      	ldr	r3, [r7, #4]
 800a214:	681b      	ldr	r3, [r3, #0]
 800a216:	f042 0208 	orr.w	r2, r2, #8
 800a21a:	619a      	str	r2, [r3, #24]
}
 800a21c:	bf00      	nop
 800a21e:	37b0      	adds	r7, #176	@ 0xb0
 800a220:	46bd      	mov	sp, r7
 800a222:	bd80      	pop	{r7, pc}
 800a224:	40008000 	.word	0x40008000
 800a228:	08009b5d 	.word	0x08009b5d

0800a22c <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800a22c:	b580      	push	{r7, lr}
 800a22e:	b0ae      	sub	sp, #184	@ 0xb8
 800a230:	af00      	add	r7, sp, #0
 800a232:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 800a234:	687b      	ldr	r3, [r7, #4]
 800a236:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800a23a:	f8a7 30b2 	strh.w	r3, [r7, #178]	@ 0xb2
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800a23e:	687b      	ldr	r3, [r7, #4]
 800a240:	681b      	ldr	r3, [r3, #0]
 800a242:	69db      	ldr	r3, [r3, #28]
 800a244:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 800a248:	687b      	ldr	r3, [r7, #4]
 800a24a:	681b      	ldr	r3, [r3, #0]
 800a24c:	681b      	ldr	r3, [r3, #0]
 800a24e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800a252:	687b      	ldr	r3, [r7, #4]
 800a254:	681b      	ldr	r3, [r3, #0]
 800a256:	689b      	ldr	r3, [r3, #8]
 800a258:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800a25c:	687b      	ldr	r3, [r7, #4]
 800a25e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800a262:	2b22      	cmp	r3, #34	@ 0x22
 800a264:	f040 8186 	bne.w	800a574 <UART_RxISR_16BIT_FIFOEN+0x348>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 800a268:	687b      	ldr	r3, [r7, #4]
 800a26a:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800a26e:	f8a7 30a6 	strh.w	r3, [r7, #166]	@ 0xa6
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800a272:	e129      	b.n	800a4c8 <UART_RxISR_16BIT_FIFOEN+0x29c>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800a274:	687b      	ldr	r3, [r7, #4]
 800a276:	681b      	ldr	r3, [r3, #0]
 800a278:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a27a:	f8a7 30a4 	strh.w	r3, [r7, #164]	@ 0xa4
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 800a27e:	687b      	ldr	r3, [r7, #4]
 800a280:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a282:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
      *tmp = (uint16_t)(uhdata & uhMask);
 800a286:	f8b7 20a4 	ldrh.w	r2, [r7, #164]	@ 0xa4
 800a28a:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	@ 0xb2
 800a28e:	4013      	ands	r3, r2
 800a290:	b29a      	uxth	r2, r3
 800a292:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800a296:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800a298:	687b      	ldr	r3, [r7, #4]
 800a29a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a29c:	1c9a      	adds	r2, r3, #2
 800a29e:	687b      	ldr	r3, [r7, #4]
 800a2a0:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 800a2a2:	687b      	ldr	r3, [r7, #4]
 800a2a4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800a2a8:	b29b      	uxth	r3, r3
 800a2aa:	3b01      	subs	r3, #1
 800a2ac:	b29a      	uxth	r2, r3
 800a2ae:	687b      	ldr	r3, [r7, #4]
 800a2b0:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 800a2b4:	687b      	ldr	r3, [r7, #4]
 800a2b6:	681b      	ldr	r3, [r3, #0]
 800a2b8:	69db      	ldr	r3, [r3, #28]
 800a2ba:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800a2be:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800a2c2:	f003 0307 	and.w	r3, r3, #7
 800a2c6:	2b00      	cmp	r3, #0
 800a2c8:	d053      	beq.n	800a372 <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800a2ca:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800a2ce:	f003 0301 	and.w	r3, r3, #1
 800a2d2:	2b00      	cmp	r3, #0
 800a2d4:	d011      	beq.n	800a2fa <UART_RxISR_16BIT_FIFOEN+0xce>
 800a2d6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a2da:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a2de:	2b00      	cmp	r3, #0
 800a2e0:	d00b      	beq.n	800a2fa <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800a2e2:	687b      	ldr	r3, [r7, #4]
 800a2e4:	681b      	ldr	r3, [r3, #0]
 800a2e6:	2201      	movs	r2, #1
 800a2e8:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800a2ea:	687b      	ldr	r3, [r7, #4]
 800a2ec:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a2f0:	f043 0201 	orr.w	r2, r3, #1
 800a2f4:	687b      	ldr	r3, [r7, #4]
 800a2f6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800a2fa:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800a2fe:	f003 0302 	and.w	r3, r3, #2
 800a302:	2b00      	cmp	r3, #0
 800a304:	d011      	beq.n	800a32a <UART_RxISR_16BIT_FIFOEN+0xfe>
 800a306:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800a30a:	f003 0301 	and.w	r3, r3, #1
 800a30e:	2b00      	cmp	r3, #0
 800a310:	d00b      	beq.n	800a32a <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800a312:	687b      	ldr	r3, [r7, #4]
 800a314:	681b      	ldr	r3, [r3, #0]
 800a316:	2202      	movs	r2, #2
 800a318:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800a31a:	687b      	ldr	r3, [r7, #4]
 800a31c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a320:	f043 0204 	orr.w	r2, r3, #4
 800a324:	687b      	ldr	r3, [r7, #4]
 800a326:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800a32a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800a32e:	f003 0304 	and.w	r3, r3, #4
 800a332:	2b00      	cmp	r3, #0
 800a334:	d011      	beq.n	800a35a <UART_RxISR_16BIT_FIFOEN+0x12e>
 800a336:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800a33a:	f003 0301 	and.w	r3, r3, #1
 800a33e:	2b00      	cmp	r3, #0
 800a340:	d00b      	beq.n	800a35a <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800a342:	687b      	ldr	r3, [r7, #4]
 800a344:	681b      	ldr	r3, [r3, #0]
 800a346:	2204      	movs	r2, #4
 800a348:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800a34a:	687b      	ldr	r3, [r7, #4]
 800a34c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a350:	f043 0202 	orr.w	r2, r3, #2
 800a354:	687b      	ldr	r3, [r7, #4]
 800a356:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800a35a:	687b      	ldr	r3, [r7, #4]
 800a35c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a360:	2b00      	cmp	r3, #0
 800a362:	d006      	beq.n	800a372 <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800a364:	6878      	ldr	r0, [r7, #4]
 800a366:	f7fe fd10 	bl	8008d8a <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a36a:	687b      	ldr	r3, [r7, #4]
 800a36c:	2200      	movs	r2, #0
 800a36e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 800a372:	687b      	ldr	r3, [r7, #4]
 800a374:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800a378:	b29b      	uxth	r3, r3
 800a37a:	2b00      	cmp	r3, #0
 800a37c:	f040 80a4 	bne.w	800a4c8 <UART_RxISR_16BIT_FIFOEN+0x29c>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800a380:	687b      	ldr	r3, [r7, #4]
 800a382:	681b      	ldr	r3, [r3, #0]
 800a384:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a386:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800a388:	e853 3f00 	ldrex	r3, [r3]
 800a38c:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800a38e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800a390:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800a394:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800a398:	687b      	ldr	r3, [r7, #4]
 800a39a:	681b      	ldr	r3, [r3, #0]
 800a39c:	461a      	mov	r2, r3
 800a39e:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800a3a2:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800a3a6:	67fa      	str	r2, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a3a8:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800a3aa:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800a3ae:	e841 2300 	strex	r3, r2, [r1]
 800a3b2:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800a3b4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800a3b6:	2b00      	cmp	r3, #0
 800a3b8:	d1e2      	bne.n	800a380 <UART_RxISR_16BIT_FIFOEN+0x154>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800a3ba:	687b      	ldr	r3, [r7, #4]
 800a3bc:	681b      	ldr	r3, [r3, #0]
 800a3be:	3308      	adds	r3, #8
 800a3c0:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a3c2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800a3c4:	e853 3f00 	ldrex	r3, [r3]
 800a3c8:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800a3ca:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800a3cc:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800a3d0:	f023 0301 	bic.w	r3, r3, #1
 800a3d4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800a3d8:	687b      	ldr	r3, [r7, #4]
 800a3da:	681b      	ldr	r3, [r3, #0]
 800a3dc:	3308      	adds	r3, #8
 800a3de:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 800a3e2:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800a3e4:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a3e6:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800a3e8:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800a3ea:	e841 2300 	strex	r3, r2, [r1]
 800a3ee:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800a3f0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800a3f2:	2b00      	cmp	r3, #0
 800a3f4:	d1e1      	bne.n	800a3ba <UART_RxISR_16BIT_FIFOEN+0x18e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800a3f6:	687b      	ldr	r3, [r7, #4]
 800a3f8:	2220      	movs	r2, #32
 800a3fa:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800a3fe:	687b      	ldr	r3, [r7, #4]
 800a400:	2200      	movs	r2, #0
 800a402:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 800a404:	687b      	ldr	r3, [r7, #4]
 800a406:	2200      	movs	r2, #0
 800a408:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800a40a:	687b      	ldr	r3, [r7, #4]
 800a40c:	681b      	ldr	r3, [r3, #0]
 800a40e:	4a5f      	ldr	r2, [pc, #380]	@ (800a58c <UART_RxISR_16BIT_FIFOEN+0x360>)
 800a410:	4293      	cmp	r3, r2
 800a412:	d021      	beq.n	800a458 <UART_RxISR_16BIT_FIFOEN+0x22c>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800a414:	687b      	ldr	r3, [r7, #4]
 800a416:	681b      	ldr	r3, [r3, #0]
 800a418:	685b      	ldr	r3, [r3, #4]
 800a41a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800a41e:	2b00      	cmp	r3, #0
 800a420:	d01a      	beq.n	800a458 <UART_RxISR_16BIT_FIFOEN+0x22c>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800a422:	687b      	ldr	r3, [r7, #4]
 800a424:	681b      	ldr	r3, [r3, #0]
 800a426:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a428:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a42a:	e853 3f00 	ldrex	r3, [r3]
 800a42e:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800a430:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a432:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800a436:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800a43a:	687b      	ldr	r3, [r7, #4]
 800a43c:	681b      	ldr	r3, [r3, #0]
 800a43e:	461a      	mov	r2, r3
 800a440:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800a444:	65bb      	str	r3, [r7, #88]	@ 0x58
 800a446:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a448:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800a44a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800a44c:	e841 2300 	strex	r3, r2, [r1]
 800a450:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800a452:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a454:	2b00      	cmp	r3, #0
 800a456:	d1e4      	bne.n	800a422 <UART_RxISR_16BIT_FIFOEN+0x1f6>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a458:	687b      	ldr	r3, [r7, #4]
 800a45a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a45c:	2b01      	cmp	r3, #1
 800a45e:	d130      	bne.n	800a4c2 <UART_RxISR_16BIT_FIFOEN+0x296>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a460:	687b      	ldr	r3, [r7, #4]
 800a462:	2200      	movs	r2, #0
 800a464:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a466:	687b      	ldr	r3, [r7, #4]
 800a468:	681b      	ldr	r3, [r3, #0]
 800a46a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a46c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a46e:	e853 3f00 	ldrex	r3, [r3]
 800a472:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800a474:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a476:	f023 0310 	bic.w	r3, r3, #16
 800a47a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800a47e:	687b      	ldr	r3, [r7, #4]
 800a480:	681b      	ldr	r3, [r3, #0]
 800a482:	461a      	mov	r2, r3
 800a484:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800a488:	647b      	str	r3, [r7, #68]	@ 0x44
 800a48a:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a48c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800a48e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800a490:	e841 2300 	strex	r3, r2, [r1]
 800a494:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800a496:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a498:	2b00      	cmp	r3, #0
 800a49a:	d1e4      	bne.n	800a466 <UART_RxISR_16BIT_FIFOEN+0x23a>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800a49c:	687b      	ldr	r3, [r7, #4]
 800a49e:	681b      	ldr	r3, [r3, #0]
 800a4a0:	69db      	ldr	r3, [r3, #28]
 800a4a2:	f003 0310 	and.w	r3, r3, #16
 800a4a6:	2b10      	cmp	r3, #16
 800a4a8:	d103      	bne.n	800a4b2 <UART_RxISR_16BIT_FIFOEN+0x286>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800a4aa:	687b      	ldr	r3, [r7, #4]
 800a4ac:	681b      	ldr	r3, [r3, #0]
 800a4ae:	2210      	movs	r2, #16
 800a4b0:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800a4b2:	687b      	ldr	r3, [r7, #4]
 800a4b4:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800a4b8:	4619      	mov	r1, r3
 800a4ba:	6878      	ldr	r0, [r7, #4]
 800a4bc:	f7fe fc6e 	bl	8008d9c <HAL_UARTEx_RxEventCallback>
 800a4c0:	e002      	b.n	800a4c8 <UART_RxISR_16BIT_FIFOEN+0x29c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 800a4c2:	6878      	ldr	r0, [r7, #4]
 800a4c4:	f7f8 ffaa 	bl	800341c <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800a4c8:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	@ 0xa6
 800a4cc:	2b00      	cmp	r3, #0
 800a4ce:	d006      	beq.n	800a4de <UART_RxISR_16BIT_FIFOEN+0x2b2>
 800a4d0:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800a4d4:	f003 0320 	and.w	r3, r3, #32
 800a4d8:	2b00      	cmp	r3, #0
 800a4da:	f47f aecb 	bne.w	800a274 <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 800a4de:	687b      	ldr	r3, [r7, #4]
 800a4e0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800a4e4:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800a4e8:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 800a4ec:	2b00      	cmp	r3, #0
 800a4ee:	d049      	beq.n	800a584 <UART_RxISR_16BIT_FIFOEN+0x358>
 800a4f0:	687b      	ldr	r3, [r7, #4]
 800a4f2:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800a4f6:	f8b7 208e 	ldrh.w	r2, [r7, #142]	@ 0x8e
 800a4fa:	429a      	cmp	r2, r3
 800a4fc:	d242      	bcs.n	800a584 <UART_RxISR_16BIT_FIFOEN+0x358>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800a4fe:	687b      	ldr	r3, [r7, #4]
 800a500:	681b      	ldr	r3, [r3, #0]
 800a502:	3308      	adds	r3, #8
 800a504:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a506:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a508:	e853 3f00 	ldrex	r3, [r3]
 800a50c:	623b      	str	r3, [r7, #32]
   return(result);
 800a50e:	6a3b      	ldr	r3, [r7, #32]
 800a510:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800a514:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800a518:	687b      	ldr	r3, [r7, #4]
 800a51a:	681b      	ldr	r3, [r3, #0]
 800a51c:	3308      	adds	r3, #8
 800a51e:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 800a522:	633a      	str	r2, [r7, #48]	@ 0x30
 800a524:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a526:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800a528:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a52a:	e841 2300 	strex	r3, r2, [r1]
 800a52e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800a530:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a532:	2b00      	cmp	r3, #0
 800a534:	d1e3      	bne.n	800a4fe <UART_RxISR_16BIT_FIFOEN+0x2d2>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 800a536:	687b      	ldr	r3, [r7, #4]
 800a538:	4a15      	ldr	r2, [pc, #84]	@ (800a590 <UART_RxISR_16BIT_FIFOEN+0x364>)
 800a53a:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800a53c:	687b      	ldr	r3, [r7, #4]
 800a53e:	681b      	ldr	r3, [r3, #0]
 800a540:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a542:	693b      	ldr	r3, [r7, #16]
 800a544:	e853 3f00 	ldrex	r3, [r3]
 800a548:	60fb      	str	r3, [r7, #12]
   return(result);
 800a54a:	68fb      	ldr	r3, [r7, #12]
 800a54c:	f043 0320 	orr.w	r3, r3, #32
 800a550:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800a554:	687b      	ldr	r3, [r7, #4]
 800a556:	681b      	ldr	r3, [r3, #0]
 800a558:	461a      	mov	r2, r3
 800a55a:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800a55e:	61fb      	str	r3, [r7, #28]
 800a560:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a562:	69b9      	ldr	r1, [r7, #24]
 800a564:	69fa      	ldr	r2, [r7, #28]
 800a566:	e841 2300 	strex	r3, r2, [r1]
 800a56a:	617b      	str	r3, [r7, #20]
   return(result);
 800a56c:	697b      	ldr	r3, [r7, #20]
 800a56e:	2b00      	cmp	r3, #0
 800a570:	d1e4      	bne.n	800a53c <UART_RxISR_16BIT_FIFOEN+0x310>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800a572:	e007      	b.n	800a584 <UART_RxISR_16BIT_FIFOEN+0x358>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800a574:	687b      	ldr	r3, [r7, #4]
 800a576:	681b      	ldr	r3, [r3, #0]
 800a578:	699a      	ldr	r2, [r3, #24]
 800a57a:	687b      	ldr	r3, [r7, #4]
 800a57c:	681b      	ldr	r3, [r3, #0]
 800a57e:	f042 0208 	orr.w	r2, r2, #8
 800a582:	619a      	str	r2, [r3, #24]
}
 800a584:	bf00      	nop
 800a586:	37b8      	adds	r7, #184	@ 0xb8
 800a588:	46bd      	mov	sp, r7
 800a58a:	bd80      	pop	{r7, pc}
 800a58c:	40008000 	.word	0x40008000
 800a590:	08009d15 	.word	0x08009d15

0800a594 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800a594:	b480      	push	{r7}
 800a596:	b083      	sub	sp, #12
 800a598:	af00      	add	r7, sp, #0
 800a59a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800a59c:	bf00      	nop
 800a59e:	370c      	adds	r7, #12
 800a5a0:	46bd      	mov	sp, r7
 800a5a2:	bc80      	pop	{r7}
 800a5a4:	4770      	bx	lr

0800a5a6 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800a5a6:	b480      	push	{r7}
 800a5a8:	b083      	sub	sp, #12
 800a5aa:	af00      	add	r7, sp, #0
 800a5ac:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800a5ae:	bf00      	nop
 800a5b0:	370c      	adds	r7, #12
 800a5b2:	46bd      	mov	sp, r7
 800a5b4:	bc80      	pop	{r7}
 800a5b6:	4770      	bx	lr

0800a5b8 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800a5b8:	b480      	push	{r7}
 800a5ba:	b083      	sub	sp, #12
 800a5bc:	af00      	add	r7, sp, #0
 800a5be:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800a5c0:	bf00      	nop
 800a5c2:	370c      	adds	r7, #12
 800a5c4:	46bd      	mov	sp, r7
 800a5c6:	bc80      	pop	{r7}
 800a5c8:	4770      	bx	lr

0800a5ca <HAL_UARTEx_StopModeWakeUpSourceConfig>:
  *          @arg @ref UART_WAKEUP_ON_STARTBIT
  *          @arg @ref UART_WAKEUP_ON_READDATA_NONEMPTY
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_StopModeWakeUpSourceConfig(UART_HandleTypeDef *huart, UART_WakeUpTypeDef WakeUpSelection)
{
 800a5ca:	b580      	push	{r7, lr}
 800a5cc:	b088      	sub	sp, #32
 800a5ce:	af02      	add	r7, sp, #8
 800a5d0:	60f8      	str	r0, [r7, #12]
 800a5d2:	1d3b      	adds	r3, r7, #4
 800a5d4:	e883 0006 	stmia.w	r3, {r1, r2}
  HAL_StatusTypeDef status = HAL_OK;
 800a5d8:	2300      	movs	r3, #0
 800a5da:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_UART_WAKEUP_FROMSTOP_INSTANCE(huart->Instance));
  /* check the wake-up selection parameter */
  assert_param(IS_UART_WAKEUP_SELECTION(WakeUpSelection.WakeUpEvent));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a5dc:	68fb      	ldr	r3, [r7, #12]
 800a5de:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800a5e2:	2b01      	cmp	r3, #1
 800a5e4:	d101      	bne.n	800a5ea <HAL_UARTEx_StopModeWakeUpSourceConfig+0x20>
 800a5e6:	2302      	movs	r3, #2
 800a5e8:	e046      	b.n	800a678 <HAL_UARTEx_StopModeWakeUpSourceConfig+0xae>
 800a5ea:	68fb      	ldr	r3, [r7, #12]
 800a5ec:	2201      	movs	r2, #1
 800a5ee:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800a5f2:	68fb      	ldr	r3, [r7, #12]
 800a5f4:	2224      	movs	r2, #36	@ 0x24
 800a5f6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 800a5fa:	68fb      	ldr	r3, [r7, #12]
 800a5fc:	681b      	ldr	r3, [r3, #0]
 800a5fe:	681a      	ldr	r2, [r3, #0]
 800a600:	68fb      	ldr	r3, [r7, #12]
 800a602:	681b      	ldr	r3, [r3, #0]
 800a604:	f022 0201 	bic.w	r2, r2, #1
 800a608:	601a      	str	r2, [r3, #0]

  /* Set the wake-up selection scheme */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_WUS, WakeUpSelection.WakeUpEvent);
 800a60a:	68fb      	ldr	r3, [r7, #12]
 800a60c:	681b      	ldr	r3, [r3, #0]
 800a60e:	689b      	ldr	r3, [r3, #8]
 800a610:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 800a614:	687a      	ldr	r2, [r7, #4]
 800a616:	68fb      	ldr	r3, [r7, #12]
 800a618:	681b      	ldr	r3, [r3, #0]
 800a61a:	430a      	orrs	r2, r1
 800a61c:	609a      	str	r2, [r3, #8]

  if (WakeUpSelection.WakeUpEvent == UART_WAKEUP_ON_ADDRESS)
 800a61e:	687b      	ldr	r3, [r7, #4]
 800a620:	2b00      	cmp	r3, #0
 800a622:	d105      	bne.n	800a630 <HAL_UARTEx_StopModeWakeUpSourceConfig+0x66>
  {
    UARTEx_Wakeup_AddressConfig(huart, WakeUpSelection);
 800a624:	1d3b      	adds	r3, r7, #4
 800a626:	e893 0006 	ldmia.w	r3, {r1, r2}
 800a62a:	68f8      	ldr	r0, [r7, #12]
 800a62c:	f000 f90e 	bl	800a84c <UARTEx_Wakeup_AddressConfig>
  }

  /* Enable the Peripheral */
  __HAL_UART_ENABLE(huart);
 800a630:	68fb      	ldr	r3, [r7, #12]
 800a632:	681b      	ldr	r3, [r3, #0]
 800a634:	681a      	ldr	r2, [r3, #0]
 800a636:	68fb      	ldr	r3, [r7, #12]
 800a638:	681b      	ldr	r3, [r3, #0]
 800a63a:	f042 0201 	orr.w	r2, r2, #1
 800a63e:	601a      	str	r2, [r3, #0]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800a640:	f7f8 f84c 	bl	80026dc <HAL_GetTick>
 800a644:	6138      	str	r0, [r7, #16]

  /* Wait until REACK flag is set */
  if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800a646:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800a64a:	9300      	str	r3, [sp, #0]
 800a64c:	693b      	ldr	r3, [r7, #16]
 800a64e:	2200      	movs	r2, #0
 800a650:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800a654:	68f8      	ldr	r0, [r7, #12]
 800a656:	f7fe ff10 	bl	800947a <UART_WaitOnFlagUntilTimeout>
 800a65a:	4603      	mov	r3, r0
 800a65c:	2b00      	cmp	r3, #0
 800a65e:	d002      	beq.n	800a666 <HAL_UARTEx_StopModeWakeUpSourceConfig+0x9c>
  {
    status = HAL_TIMEOUT;
 800a660:	2303      	movs	r3, #3
 800a662:	75fb      	strb	r3, [r7, #23]
 800a664:	e003      	b.n	800a66e <HAL_UARTEx_StopModeWakeUpSourceConfig+0xa4>
  }
  else
  {
    /* Initialize the UART State */
    huart->gState = HAL_UART_STATE_READY;
 800a666:	68fb      	ldr	r3, [r7, #12]
 800a668:	2220      	movs	r2, #32
 800a66a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  }

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a66e:	68fb      	ldr	r3, [r7, #12]
 800a670:	2200      	movs	r2, #0
 800a672:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return status;
 800a676:	7dfb      	ldrb	r3, [r7, #23]
}
 800a678:	4618      	mov	r0, r3
 800a67a:	3718      	adds	r7, #24
 800a67c:	46bd      	mov	sp, r7
 800a67e:	bd80      	pop	{r7, pc}

0800a680 <HAL_UARTEx_EnableStopMode>:
  * @note The UART is able to wake up the MCU from Stop 1 mode as long as UART clock is HSI or LSE.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_EnableStopMode(UART_HandleTypeDef *huart)
{
 800a680:	b480      	push	{r7}
 800a682:	b089      	sub	sp, #36	@ 0x24
 800a684:	af00      	add	r7, sp, #0
 800a686:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(huart);
 800a688:	687b      	ldr	r3, [r7, #4]
 800a68a:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800a68e:	2b01      	cmp	r3, #1
 800a690:	d101      	bne.n	800a696 <HAL_UARTEx_EnableStopMode+0x16>
 800a692:	2302      	movs	r3, #2
 800a694:	e021      	b.n	800a6da <HAL_UARTEx_EnableStopMode+0x5a>
 800a696:	687b      	ldr	r3, [r7, #4]
 800a698:	2201      	movs	r2, #1
 800a69a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  /* Set UESM bit */
  ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_UESM);
 800a69e:	687b      	ldr	r3, [r7, #4]
 800a6a0:	681b      	ldr	r3, [r3, #0]
 800a6a2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a6a4:	68fb      	ldr	r3, [r7, #12]
 800a6a6:	e853 3f00 	ldrex	r3, [r3]
 800a6aa:	60bb      	str	r3, [r7, #8]
   return(result);
 800a6ac:	68bb      	ldr	r3, [r7, #8]
 800a6ae:	f043 0302 	orr.w	r3, r3, #2
 800a6b2:	61fb      	str	r3, [r7, #28]
 800a6b4:	687b      	ldr	r3, [r7, #4]
 800a6b6:	681b      	ldr	r3, [r3, #0]
 800a6b8:	461a      	mov	r2, r3
 800a6ba:	69fb      	ldr	r3, [r7, #28]
 800a6bc:	61bb      	str	r3, [r7, #24]
 800a6be:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a6c0:	6979      	ldr	r1, [r7, #20]
 800a6c2:	69ba      	ldr	r2, [r7, #24]
 800a6c4:	e841 2300 	strex	r3, r2, [r1]
 800a6c8:	613b      	str	r3, [r7, #16]
   return(result);
 800a6ca:	693b      	ldr	r3, [r7, #16]
 800a6cc:	2b00      	cmp	r3, #0
 800a6ce:	d1e6      	bne.n	800a69e <HAL_UARTEx_EnableStopMode+0x1e>

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a6d0:	687b      	ldr	r3, [r7, #4]
 800a6d2:	2200      	movs	r2, #0
 800a6d4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800a6d8:	2300      	movs	r3, #0
}
 800a6da:	4618      	mov	r0, r3
 800a6dc:	3724      	adds	r7, #36	@ 0x24
 800a6de:	46bd      	mov	sp, r7
 800a6e0:	bc80      	pop	{r7}
 800a6e2:	4770      	bx	lr

0800a6e4 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800a6e4:	b480      	push	{r7}
 800a6e6:	b085      	sub	sp, #20
 800a6e8:	af00      	add	r7, sp, #0
 800a6ea:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a6ec:	687b      	ldr	r3, [r7, #4]
 800a6ee:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800a6f2:	2b01      	cmp	r3, #1
 800a6f4:	d101      	bne.n	800a6fa <HAL_UARTEx_DisableFifoMode+0x16>
 800a6f6:	2302      	movs	r3, #2
 800a6f8:	e027      	b.n	800a74a <HAL_UARTEx_DisableFifoMode+0x66>
 800a6fa:	687b      	ldr	r3, [r7, #4]
 800a6fc:	2201      	movs	r2, #1
 800a6fe:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800a702:	687b      	ldr	r3, [r7, #4]
 800a704:	2224      	movs	r2, #36	@ 0x24
 800a706:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a70a:	687b      	ldr	r3, [r7, #4]
 800a70c:	681b      	ldr	r3, [r3, #0]
 800a70e:	681b      	ldr	r3, [r3, #0]
 800a710:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800a712:	687b      	ldr	r3, [r7, #4]
 800a714:	681b      	ldr	r3, [r3, #0]
 800a716:	681a      	ldr	r2, [r3, #0]
 800a718:	687b      	ldr	r3, [r7, #4]
 800a71a:	681b      	ldr	r3, [r3, #0]
 800a71c:	f022 0201 	bic.w	r2, r2, #1
 800a720:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800a722:	68fb      	ldr	r3, [r7, #12]
 800a724:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800a728:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800a72a:	687b      	ldr	r3, [r7, #4]
 800a72c:	2200      	movs	r2, #0
 800a72e:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a730:	687b      	ldr	r3, [r7, #4]
 800a732:	681b      	ldr	r3, [r3, #0]
 800a734:	68fa      	ldr	r2, [r7, #12]
 800a736:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800a738:	687b      	ldr	r3, [r7, #4]
 800a73a:	2220      	movs	r2, #32
 800a73c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a740:	687b      	ldr	r3, [r7, #4]
 800a742:	2200      	movs	r2, #0
 800a744:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800a748:	2300      	movs	r3, #0
}
 800a74a:	4618      	mov	r0, r3
 800a74c:	3714      	adds	r7, #20
 800a74e:	46bd      	mov	sp, r7
 800a750:	bc80      	pop	{r7}
 800a752:	4770      	bx	lr

0800a754 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800a754:	b580      	push	{r7, lr}
 800a756:	b084      	sub	sp, #16
 800a758:	af00      	add	r7, sp, #0
 800a75a:	6078      	str	r0, [r7, #4]
 800a75c:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a75e:	687b      	ldr	r3, [r7, #4]
 800a760:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800a764:	2b01      	cmp	r3, #1
 800a766:	d101      	bne.n	800a76c <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800a768:	2302      	movs	r3, #2
 800a76a:	e02d      	b.n	800a7c8 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800a76c:	687b      	ldr	r3, [r7, #4]
 800a76e:	2201      	movs	r2, #1
 800a770:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800a774:	687b      	ldr	r3, [r7, #4]
 800a776:	2224      	movs	r2, #36	@ 0x24
 800a778:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a77c:	687b      	ldr	r3, [r7, #4]
 800a77e:	681b      	ldr	r3, [r3, #0]
 800a780:	681b      	ldr	r3, [r3, #0]
 800a782:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800a784:	687b      	ldr	r3, [r7, #4]
 800a786:	681b      	ldr	r3, [r3, #0]
 800a788:	681a      	ldr	r2, [r3, #0]
 800a78a:	687b      	ldr	r3, [r7, #4]
 800a78c:	681b      	ldr	r3, [r3, #0]
 800a78e:	f022 0201 	bic.w	r2, r2, #1
 800a792:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800a794:	687b      	ldr	r3, [r7, #4]
 800a796:	681b      	ldr	r3, [r3, #0]
 800a798:	689b      	ldr	r3, [r3, #8]
 800a79a:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800a79e:	687b      	ldr	r3, [r7, #4]
 800a7a0:	681b      	ldr	r3, [r3, #0]
 800a7a2:	683a      	ldr	r2, [r7, #0]
 800a7a4:	430a      	orrs	r2, r1
 800a7a6:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800a7a8:	6878      	ldr	r0, [r7, #4]
 800a7aa:	f000 f871 	bl	800a890 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a7ae:	687b      	ldr	r3, [r7, #4]
 800a7b0:	681b      	ldr	r3, [r3, #0]
 800a7b2:	68fa      	ldr	r2, [r7, #12]
 800a7b4:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800a7b6:	687b      	ldr	r3, [r7, #4]
 800a7b8:	2220      	movs	r2, #32
 800a7ba:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a7be:	687b      	ldr	r3, [r7, #4]
 800a7c0:	2200      	movs	r2, #0
 800a7c2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800a7c6:	2300      	movs	r3, #0
}
 800a7c8:	4618      	mov	r0, r3
 800a7ca:	3710      	adds	r7, #16
 800a7cc:	46bd      	mov	sp, r7
 800a7ce:	bd80      	pop	{r7, pc}

0800a7d0 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800a7d0:	b580      	push	{r7, lr}
 800a7d2:	b084      	sub	sp, #16
 800a7d4:	af00      	add	r7, sp, #0
 800a7d6:	6078      	str	r0, [r7, #4]
 800a7d8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a7da:	687b      	ldr	r3, [r7, #4]
 800a7dc:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800a7e0:	2b01      	cmp	r3, #1
 800a7e2:	d101      	bne.n	800a7e8 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800a7e4:	2302      	movs	r3, #2
 800a7e6:	e02d      	b.n	800a844 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800a7e8:	687b      	ldr	r3, [r7, #4]
 800a7ea:	2201      	movs	r2, #1
 800a7ec:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800a7f0:	687b      	ldr	r3, [r7, #4]
 800a7f2:	2224      	movs	r2, #36	@ 0x24
 800a7f4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a7f8:	687b      	ldr	r3, [r7, #4]
 800a7fa:	681b      	ldr	r3, [r3, #0]
 800a7fc:	681b      	ldr	r3, [r3, #0]
 800a7fe:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800a800:	687b      	ldr	r3, [r7, #4]
 800a802:	681b      	ldr	r3, [r3, #0]
 800a804:	681a      	ldr	r2, [r3, #0]
 800a806:	687b      	ldr	r3, [r7, #4]
 800a808:	681b      	ldr	r3, [r3, #0]
 800a80a:	f022 0201 	bic.w	r2, r2, #1
 800a80e:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800a810:	687b      	ldr	r3, [r7, #4]
 800a812:	681b      	ldr	r3, [r3, #0]
 800a814:	689b      	ldr	r3, [r3, #8]
 800a816:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800a81a:	687b      	ldr	r3, [r7, #4]
 800a81c:	681b      	ldr	r3, [r3, #0]
 800a81e:	683a      	ldr	r2, [r7, #0]
 800a820:	430a      	orrs	r2, r1
 800a822:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800a824:	6878      	ldr	r0, [r7, #4]
 800a826:	f000 f833 	bl	800a890 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a82a:	687b      	ldr	r3, [r7, #4]
 800a82c:	681b      	ldr	r3, [r3, #0]
 800a82e:	68fa      	ldr	r2, [r7, #12]
 800a830:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800a832:	687b      	ldr	r3, [r7, #4]
 800a834:	2220      	movs	r2, #32
 800a836:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a83a:	687b      	ldr	r3, [r7, #4]
 800a83c:	2200      	movs	r2, #0
 800a83e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800a842:	2300      	movs	r3, #0
}
 800a844:	4618      	mov	r0, r3
 800a846:	3710      	adds	r7, #16
 800a848:	46bd      	mov	sp, r7
 800a84a:	bd80      	pop	{r7, pc}

0800a84c <UARTEx_Wakeup_AddressConfig>:
  * @param huart           UART handle.
  * @param WakeUpSelection UART wake up from stop mode parameters.
  * @retval None
  */
static void UARTEx_Wakeup_AddressConfig(UART_HandleTypeDef *huart, UART_WakeUpTypeDef WakeUpSelection)
{
 800a84c:	b480      	push	{r7}
 800a84e:	b085      	sub	sp, #20
 800a850:	af00      	add	r7, sp, #0
 800a852:	60f8      	str	r0, [r7, #12]
 800a854:	1d3b      	adds	r3, r7, #4
 800a856:	e883 0006 	stmia.w	r3, {r1, r2}
  assert_param(IS_UART_ADDRESSLENGTH_DETECT(WakeUpSelection.AddressLength));

  /* Set the USART address length */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_ADDM7, WakeUpSelection.AddressLength);
 800a85a:	68fb      	ldr	r3, [r7, #12]
 800a85c:	681b      	ldr	r3, [r3, #0]
 800a85e:	685b      	ldr	r3, [r3, #4]
 800a860:	f023 0210 	bic.w	r2, r3, #16
 800a864:	893b      	ldrh	r3, [r7, #8]
 800a866:	4619      	mov	r1, r3
 800a868:	68fb      	ldr	r3, [r7, #12]
 800a86a:	681b      	ldr	r3, [r3, #0]
 800a86c:	430a      	orrs	r2, r1
 800a86e:	605a      	str	r2, [r3, #4]

  /* Set the USART address node */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_ADD, ((uint32_t)WakeUpSelection.Address << UART_CR2_ADDRESS_LSB_POS));
 800a870:	68fb      	ldr	r3, [r7, #12]
 800a872:	681b      	ldr	r3, [r3, #0]
 800a874:	685b      	ldr	r3, [r3, #4]
 800a876:	f023 417f 	bic.w	r1, r3, #4278190080	@ 0xff000000
 800a87a:	7abb      	ldrb	r3, [r7, #10]
 800a87c:	061a      	lsls	r2, r3, #24
 800a87e:	68fb      	ldr	r3, [r7, #12]
 800a880:	681b      	ldr	r3, [r3, #0]
 800a882:	430a      	orrs	r2, r1
 800a884:	605a      	str	r2, [r3, #4]
}
 800a886:	bf00      	nop
 800a888:	3714      	adds	r7, #20
 800a88a:	46bd      	mov	sp, r7
 800a88c:	bc80      	pop	{r7}
 800a88e:	4770      	bx	lr

0800a890 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800a890:	b480      	push	{r7}
 800a892:	b085      	sub	sp, #20
 800a894:	af00      	add	r7, sp, #0
 800a896:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800a898:	687b      	ldr	r3, [r7, #4]
 800a89a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a89c:	2b00      	cmp	r3, #0
 800a89e:	d108      	bne.n	800a8b2 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800a8a0:	687b      	ldr	r3, [r7, #4]
 800a8a2:	2201      	movs	r2, #1
 800a8a4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800a8a8:	687b      	ldr	r3, [r7, #4]
 800a8aa:	2201      	movs	r2, #1
 800a8ac:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800a8b0:	e031      	b.n	800a916 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800a8b2:	2308      	movs	r3, #8
 800a8b4:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800a8b6:	2308      	movs	r3, #8
 800a8b8:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800a8ba:	687b      	ldr	r3, [r7, #4]
 800a8bc:	681b      	ldr	r3, [r3, #0]
 800a8be:	689b      	ldr	r3, [r3, #8]
 800a8c0:	0e5b      	lsrs	r3, r3, #25
 800a8c2:	b2db      	uxtb	r3, r3
 800a8c4:	f003 0307 	and.w	r3, r3, #7
 800a8c8:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800a8ca:	687b      	ldr	r3, [r7, #4]
 800a8cc:	681b      	ldr	r3, [r3, #0]
 800a8ce:	689b      	ldr	r3, [r3, #8]
 800a8d0:	0f5b      	lsrs	r3, r3, #29
 800a8d2:	b2db      	uxtb	r3, r3
 800a8d4:	f003 0307 	and.w	r3, r3, #7
 800a8d8:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800a8da:	7bbb      	ldrb	r3, [r7, #14]
 800a8dc:	7b3a      	ldrb	r2, [r7, #12]
 800a8de:	4910      	ldr	r1, [pc, #64]	@ (800a920 <UARTEx_SetNbDataToProcess+0x90>)
 800a8e0:	5c8a      	ldrb	r2, [r1, r2]
 800a8e2:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800a8e6:	7b3a      	ldrb	r2, [r7, #12]
 800a8e8:	490e      	ldr	r1, [pc, #56]	@ (800a924 <UARTEx_SetNbDataToProcess+0x94>)
 800a8ea:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800a8ec:	fb93 f3f2 	sdiv	r3, r3, r2
 800a8f0:	b29a      	uxth	r2, r3
 800a8f2:	687b      	ldr	r3, [r7, #4]
 800a8f4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800a8f8:	7bfb      	ldrb	r3, [r7, #15]
 800a8fa:	7b7a      	ldrb	r2, [r7, #13]
 800a8fc:	4908      	ldr	r1, [pc, #32]	@ (800a920 <UARTEx_SetNbDataToProcess+0x90>)
 800a8fe:	5c8a      	ldrb	r2, [r1, r2]
 800a900:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800a904:	7b7a      	ldrb	r2, [r7, #13]
 800a906:	4907      	ldr	r1, [pc, #28]	@ (800a924 <UARTEx_SetNbDataToProcess+0x94>)
 800a908:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800a90a:	fb93 f3f2 	sdiv	r3, r3, r2
 800a90e:	b29a      	uxth	r2, r3
 800a910:	687b      	ldr	r3, [r7, #4]
 800a912:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800a916:	bf00      	nop
 800a918:	3714      	adds	r7, #20
 800a91a:	46bd      	mov	sp, r7
 800a91c:	bc80      	pop	{r7}
 800a91e:	4770      	bx	lr
 800a920:	080239e0 	.word	0x080239e0
 800a924:	080239e8 	.word	0x080239e8

0800a928 <MX_LoRaWAN_Init>:
/* USER CODE END PFP */

/* Exported functions --------------------------------------------------------*/

void MX_LoRaWAN_Init(void)
{
 800a928:	b580      	push	{r7, lr}
 800a92a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_LoRaWAN_Init_1 */

  /* USER CODE END MX_LoRaWAN_Init_1 */
  SystemApp_Init();
 800a92c:	f7f7 fcd2 	bl	80022d4 <SystemApp_Init>
  /* USER CODE BEGIN MX_LoRaWAN_Init_2 */

  /* USER CODE END MX_LoRaWAN_Init_2 */
  LoRaWAN_Init();
 800a930:	f000 f820 	bl	800a974 <LoRaWAN_Init>
  /* USER CODE BEGIN MX_LoRaWAN_Init_3 */

  /* USER CODE END MX_LoRaWAN_Init_3 */
}
 800a934:	bf00      	nop
 800a936:	bd80      	pop	{r7, pc}

0800a938 <MX_LoRaWAN_Process>:

void MX_LoRaWAN_Process(void)
{
 800a938:	b580      	push	{r7, lr}
 800a93a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_LoRaWAN_Process_1 */

  /* USER CODE END MX_LoRaWAN_Process_1 */
  UTIL_SEQ_Run(UTIL_SEQ_DEFAULT);
 800a93c:	f04f 30ff 	mov.w	r0, #4294967295
 800a940:	f014 fc0c 	bl	801f15c <UTIL_SEQ_Run>
  /* USER CODE BEGIN MX_LoRaWAN_Process_2 */

  /* USER CODE END MX_LoRaWAN_Process_2 */
}
 800a944:	bf00      	nop
 800a946:	bd80      	pop	{r7, pc}

0800a948 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 800a948:	b480      	push	{r7}
 800a94a:	af00      	add	r7, sp, #0
  __ASM volatile ("dsb 0xF":::"memory");
 800a94c:	f3bf 8f4f 	dsb	sy
}
 800a950:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 800a952:	4b06      	ldr	r3, [pc, #24]	@ (800a96c <__NVIC_SystemReset+0x24>)
 800a954:	68db      	ldr	r3, [r3, #12]
 800a956:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 800a95a:	4904      	ldr	r1, [pc, #16]	@ (800a96c <__NVIC_SystemReset+0x24>)
 800a95c:	4b04      	ldr	r3, [pc, #16]	@ (800a970 <__NVIC_SystemReset+0x28>)
 800a95e:	4313      	orrs	r3, r2
 800a960:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 800a962:	f3bf 8f4f 	dsb	sy
}
 800a966:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 800a968:	bf00      	nop
 800a96a:	e7fd      	b.n	800a968 <__NVIC_SystemReset+0x20>
 800a96c:	e000ed00 	.word	0xe000ed00
 800a970:	05fa0004 	.word	0x05fa0004

0800a974 <LoRaWAN_Init>:
/* USER CODE BEGIN EF */

/* USER CODE END EF */

void LoRaWAN_Init(void)
{
 800a974:	b580      	push	{r7, lr}
 800a976:	b086      	sub	sp, #24
 800a978:	af04      	add	r7, sp, #16
  /* USER CODE BEGIN LoRaWAN_Init_LV */
  uint32_t feature_version = 0UL;
 800a97a:	2300      	movs	r3, #0
 800a97c:	607b      	str	r3, [r7, #4]
  /* USER CODE END LoRaWAN_Init_LV */

  /* USER CODE BEGIN LoRaWAN_Init_1 */

  /* Get LoRaWAN APP version*/
  APP_LOG(TS_OFF, VLEVEL_M, "APPLICATION_VERSION: V%X.%X.%X\r\n",
 800a97e:	2300      	movs	r3, #0
 800a980:	9302      	str	r3, [sp, #8]
 800a982:	2303      	movs	r3, #3
 800a984:	9301      	str	r3, [sp, #4]
 800a986:	2301      	movs	r3, #1
 800a988:	9300      	str	r3, [sp, #0]
 800a98a:	4b59      	ldr	r3, [pc, #356]	@ (800aaf0 <LoRaWAN_Init+0x17c>)
 800a98c:	2200      	movs	r2, #0
 800a98e:	2100      	movs	r1, #0
 800a990:	2002      	movs	r0, #2
 800a992:	f015 f82f 	bl	801f9f4 <UTIL_ADV_TRACE_COND_FSend>
          (uint8_t)(APP_VERSION_MAIN),
          (uint8_t)(APP_VERSION_SUB1),
          (uint8_t)(APP_VERSION_SUB2));

  /* Get MW LoRaWAN info */
  APP_LOG(TS_OFF, VLEVEL_M, "MW_LORAWAN_VERSION:  V%X.%X.%X\r\n",
 800a996:	2301      	movs	r3, #1
 800a998:	9302      	str	r3, [sp, #8]
 800a99a:	2306      	movs	r3, #6
 800a99c:	9301      	str	r3, [sp, #4]
 800a99e:	2302      	movs	r3, #2
 800a9a0:	9300      	str	r3, [sp, #0]
 800a9a2:	4b54      	ldr	r3, [pc, #336]	@ (800aaf4 <LoRaWAN_Init+0x180>)
 800a9a4:	2200      	movs	r2, #0
 800a9a6:	2100      	movs	r1, #0
 800a9a8:	2002      	movs	r0, #2
 800a9aa:	f015 f823 	bl	801f9f4 <UTIL_ADV_TRACE_COND_FSend>
          (uint8_t)(LORAWAN_VERSION_MAIN),
          (uint8_t)(LORAWAN_VERSION_SUB1),
          (uint8_t)(LORAWAN_VERSION_SUB2));

  /* Get MW SubGhz_Phy info */
  APP_LOG(TS_OFF, VLEVEL_M, "MW_RADIO_VERSION:    V%X.%X.%X\r\n",
 800a9ae:	2301      	movs	r3, #1
 800a9b0:	9302      	str	r3, [sp, #8]
 800a9b2:	2303      	movs	r3, #3
 800a9b4:	9301      	str	r3, [sp, #4]
 800a9b6:	2301      	movs	r3, #1
 800a9b8:	9300      	str	r3, [sp, #0]
 800a9ba:	4b4f      	ldr	r3, [pc, #316]	@ (800aaf8 <LoRaWAN_Init+0x184>)
 800a9bc:	2200      	movs	r2, #0
 800a9be:	2100      	movs	r1, #0
 800a9c0:	2002      	movs	r0, #2
 800a9c2:	f015 f817 	bl	801f9f4 <UTIL_ADV_TRACE_COND_FSend>
          (uint8_t)(SUBGHZ_PHY_VERSION_MAIN),
          (uint8_t)(SUBGHZ_PHY_VERSION_SUB1),
          (uint8_t)(SUBGHZ_PHY_VERSION_SUB2));

  /* Get LoRaWAN Link Layer info */
  LmHandlerGetVersion(LORAMAC_HANDLER_L2_VERSION, &feature_version);
 800a9c6:	1d3b      	adds	r3, r7, #4
 800a9c8:	4619      	mov	r1, r3
 800a9ca:	2000      	movs	r0, #0
 800a9cc:	f003 fe44 	bl	800e658 <LmHandlerGetVersion>
  APP_LOG(TS_OFF, VLEVEL_M, "L2_SPEC_VERSION:     V%X.%X.%X\r\n",
 800a9d0:	687b      	ldr	r3, [r7, #4]
 800a9d2:	0e1b      	lsrs	r3, r3, #24
 800a9d4:	b2db      	uxtb	r3, r3
 800a9d6:	461a      	mov	r2, r3
 800a9d8:	687b      	ldr	r3, [r7, #4]
 800a9da:	0c1b      	lsrs	r3, r3, #16
 800a9dc:	b2db      	uxtb	r3, r3
 800a9de:	4619      	mov	r1, r3
 800a9e0:	687b      	ldr	r3, [r7, #4]
 800a9e2:	0a1b      	lsrs	r3, r3, #8
 800a9e4:	b2db      	uxtb	r3, r3
 800a9e6:	9302      	str	r3, [sp, #8]
 800a9e8:	9101      	str	r1, [sp, #4]
 800a9ea:	9200      	str	r2, [sp, #0]
 800a9ec:	4b43      	ldr	r3, [pc, #268]	@ (800aafc <LoRaWAN_Init+0x188>)
 800a9ee:	2200      	movs	r2, #0
 800a9f0:	2100      	movs	r1, #0
 800a9f2:	2002      	movs	r0, #2
 800a9f4:	f014 fffe 	bl	801f9f4 <UTIL_ADV_TRACE_COND_FSend>
          (uint8_t)(feature_version >> 24),
          (uint8_t)(feature_version >> 16),
          (uint8_t)(feature_version >> 8));

  /* Get LoRaWAN Regional Parameters info */
  LmHandlerGetVersion(LORAMAC_HANDLER_REGION_VERSION, &feature_version);
 800a9f8:	1d3b      	adds	r3, r7, #4
 800a9fa:	4619      	mov	r1, r3
 800a9fc:	2001      	movs	r0, #1
 800a9fe:	f003 fe2b 	bl	800e658 <LmHandlerGetVersion>
  APP_LOG(TS_OFF, VLEVEL_M, "RP_SPEC_VERSION:     V%X-%X.%X.%X\r\n",
 800aa02:	687b      	ldr	r3, [r7, #4]
 800aa04:	0e1b      	lsrs	r3, r3, #24
 800aa06:	b2db      	uxtb	r3, r3
 800aa08:	461a      	mov	r2, r3
 800aa0a:	687b      	ldr	r3, [r7, #4]
 800aa0c:	0c1b      	lsrs	r3, r3, #16
 800aa0e:	b2db      	uxtb	r3, r3
 800aa10:	4619      	mov	r1, r3
 800aa12:	687b      	ldr	r3, [r7, #4]
 800aa14:	0a1b      	lsrs	r3, r3, #8
 800aa16:	b2db      	uxtb	r3, r3
 800aa18:	6878      	ldr	r0, [r7, #4]
 800aa1a:	b2c0      	uxtb	r0, r0
 800aa1c:	9003      	str	r0, [sp, #12]
 800aa1e:	9302      	str	r3, [sp, #8]
 800aa20:	9101      	str	r1, [sp, #4]
 800aa22:	9200      	str	r2, [sp, #0]
 800aa24:	4b36      	ldr	r3, [pc, #216]	@ (800ab00 <LoRaWAN_Init+0x18c>)
 800aa26:	2200      	movs	r2, #0
 800aa28:	2100      	movs	r1, #0
 800aa2a:	2002      	movs	r0, #2
 800aa2c:	f014 ffe2 	bl	801f9f4 <UTIL_ADV_TRACE_COND_FSend>
          (uint8_t)(feature_version >> 24),
          (uint8_t)(feature_version >> 16),
          (uint8_t)(feature_version >> 8),
          (uint8_t)(feature_version));

  UTIL_TIMER_Create(&TxLedTimer, LED_PERIOD_TIME, UTIL_TIMER_ONESHOT, OnTxTimerLedEvent, NULL);
 800aa30:	2300      	movs	r3, #0
 800aa32:	9300      	str	r3, [sp, #0]
 800aa34:	4b33      	ldr	r3, [pc, #204]	@ (800ab04 <LoRaWAN_Init+0x190>)
 800aa36:	2200      	movs	r2, #0
 800aa38:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 800aa3c:	4832      	ldr	r0, [pc, #200]	@ (800ab08 <LoRaWAN_Init+0x194>)
 800aa3e:	f014 fd2b 	bl	801f498 <UTIL_TIMER_Create>
  UTIL_TIMER_Create(&RxLedTimer, LED_PERIOD_TIME, UTIL_TIMER_ONESHOT, OnRxTimerLedEvent, NULL);
 800aa42:	2300      	movs	r3, #0
 800aa44:	9300      	str	r3, [sp, #0]
 800aa46:	4b31      	ldr	r3, [pc, #196]	@ (800ab0c <LoRaWAN_Init+0x198>)
 800aa48:	2200      	movs	r2, #0
 800aa4a:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 800aa4e:	4830      	ldr	r0, [pc, #192]	@ (800ab10 <LoRaWAN_Init+0x19c>)
 800aa50:	f014 fd22 	bl	801f498 <UTIL_TIMER_Create>
  UTIL_TIMER_Create(&JoinLedTimer, LED_PERIOD_TIME, UTIL_TIMER_PERIODIC, OnJoinTimerLedEvent, NULL);
 800aa54:	2300      	movs	r3, #0
 800aa56:	9300      	str	r3, [sp, #0]
 800aa58:	4b2e      	ldr	r3, [pc, #184]	@ (800ab14 <LoRaWAN_Init+0x1a0>)
 800aa5a:	2201      	movs	r2, #1
 800aa5c:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 800aa60:	482d      	ldr	r0, [pc, #180]	@ (800ab18 <LoRaWAN_Init+0x1a4>)
 800aa62:	f014 fd19 	bl	801f498 <UTIL_TIMER_Create>

  /* USER CODE END LoRaWAN_Init_1 */

  UTIL_TIMER_Create(&StopJoinTimer, JOIN_TIME, UTIL_TIMER_ONESHOT, OnStopJoinTimerEvent, NULL);
 800aa66:	2300      	movs	r3, #0
 800aa68:	9300      	str	r3, [sp, #0]
 800aa6a:	4b2c      	ldr	r3, [pc, #176]	@ (800ab1c <LoRaWAN_Init+0x1a8>)
 800aa6c:	2200      	movs	r2, #0
 800aa6e:	f44f 61fa 	mov.w	r1, #2000	@ 0x7d0
 800aa72:	482b      	ldr	r0, [pc, #172]	@ (800ab20 <LoRaWAN_Init+0x1ac>)
 800aa74:	f014 fd10 	bl	801f498 <UTIL_TIMER_Create>

  UTIL_SEQ_RegTask((1 << CFG_SEQ_Task_LmHandlerProcess), UTIL_SEQ_RFU, LmHandlerProcess);
 800aa78:	4a2a      	ldr	r2, [pc, #168]	@ (800ab24 <LoRaWAN_Init+0x1b0>)
 800aa7a:	2100      	movs	r1, #0
 800aa7c:	2001      	movs	r0, #1
 800aa7e:	f014 fc69 	bl	801f354 <UTIL_SEQ_RegTask>

  UTIL_SEQ_RegTask((1 << CFG_SEQ_Task_LoRaSendOnTxTimerOrButtonEvent), UTIL_SEQ_RFU, SendTxData);
 800aa82:	4a29      	ldr	r2, [pc, #164]	@ (800ab28 <LoRaWAN_Init+0x1b4>)
 800aa84:	2100      	movs	r1, #0
 800aa86:	2002      	movs	r0, #2
 800aa88:	f014 fc64 	bl	801f354 <UTIL_SEQ_RegTask>
  UTIL_SEQ_RegTask((1 << CFG_SEQ_Task_LoRaStoreContextEvent), UTIL_SEQ_RFU, StoreContext);
 800aa8c:	4a27      	ldr	r2, [pc, #156]	@ (800ab2c <LoRaWAN_Init+0x1b8>)
 800aa8e:	2100      	movs	r1, #0
 800aa90:	2004      	movs	r0, #4
 800aa92:	f014 fc5f 	bl	801f354 <UTIL_SEQ_RegTask>
  UTIL_SEQ_RegTask((1 << CFG_SEQ_Task_LoRaStopJoinEvent), UTIL_SEQ_RFU, StopJoin);
 800aa96:	4a26      	ldr	r2, [pc, #152]	@ (800ab30 <LoRaWAN_Init+0x1bc>)
 800aa98:	2100      	movs	r1, #0
 800aa9a:	2008      	movs	r0, #8
 800aa9c:	f014 fc5a 	bl	801f354 <UTIL_SEQ_RegTask>

  /* Init Info table used by LmHandler*/
  LoraInfo_Init();
 800aaa0:	f001 f838 	bl	800bb14 <LoraInfo_Init>

  /* Init the Lora Stack*/
  LmHandlerInit(&LmHandlerCallbacks, APP_VERSION);
 800aaa4:	4923      	ldr	r1, [pc, #140]	@ (800ab34 <LoRaWAN_Init+0x1c0>)
 800aaa6:	4824      	ldr	r0, [pc, #144]	@ (800ab38 <LoRaWAN_Init+0x1c4>)
 800aaa8:	f002 fe3c 	bl	800d724 <LmHandlerInit>

  LmHandlerConfigure(&LmHandlerParams);
 800aaac:	4823      	ldr	r0, [pc, #140]	@ (800ab3c <LoRaWAN_Init+0x1c8>)
 800aaae:	f002 fea7 	bl	800d800 <LmHandlerConfigure>

  /* USER CODE BEGIN LoRaWAN_Init_2 */
  UTIL_TIMER_Start(&JoinLedTimer);
 800aab2:	4819      	ldr	r0, [pc, #100]	@ (800ab18 <LoRaWAN_Init+0x1a4>)
 800aab4:	f014 fd26 	bl	801f504 <UTIL_TIMER_Start>

  /* USER CODE END LoRaWAN_Init_2 */

  LmHandlerJoin(ActivationType, ForceRejoin);
 800aab8:	4b21      	ldr	r3, [pc, #132]	@ (800ab40 <LoRaWAN_Init+0x1cc>)
 800aaba:	781b      	ldrb	r3, [r3, #0]
 800aabc:	4a21      	ldr	r2, [pc, #132]	@ (800ab44 <LoRaWAN_Init+0x1d0>)
 800aabe:	7812      	ldrb	r2, [r2, #0]
 800aac0:	4611      	mov	r1, r2
 800aac2:	4618      	mov	r0, r3
 800aac4:	f003 f800 	bl	800dac8 <LmHandlerJoin>

  if (EventType == TX_ON_TIMER)
 800aac8:	4b1f      	ldr	r3, [pc, #124]	@ (800ab48 <LoRaWAN_Init+0x1d4>)
 800aaca:	781b      	ldrb	r3, [r3, #0]
 800aacc:	2b00      	cmp	r3, #0
 800aace:	d10b      	bne.n	800aae8 <LoRaWAN_Init+0x174>
  {
    /* send every time timer elapses */
    UTIL_TIMER_Create(&TxTimer, TxPeriodicity, UTIL_TIMER_ONESHOT, OnTxTimerEvent, NULL);
 800aad0:	4b1e      	ldr	r3, [pc, #120]	@ (800ab4c <LoRaWAN_Init+0x1d8>)
 800aad2:	6819      	ldr	r1, [r3, #0]
 800aad4:	2300      	movs	r3, #0
 800aad6:	9300      	str	r3, [sp, #0]
 800aad8:	4b1d      	ldr	r3, [pc, #116]	@ (800ab50 <LoRaWAN_Init+0x1dc>)
 800aada:	2200      	movs	r2, #0
 800aadc:	481d      	ldr	r0, [pc, #116]	@ (800ab54 <LoRaWAN_Init+0x1e0>)
 800aade:	f014 fcdb 	bl	801f498 <UTIL_TIMER_Create>
    UTIL_TIMER_Start(&TxTimer);
 800aae2:	481c      	ldr	r0, [pc, #112]	@ (800ab54 <LoRaWAN_Init+0x1e0>)
 800aae4:	f014 fd0e 	bl	801f504 <UTIL_TIMER_Start>
  }

  /* USER CODE BEGIN LoRaWAN_Init_Last */

  /* USER CODE END LoRaWAN_Init_Last */
}
 800aae8:	bf00      	nop
 800aaea:	3708      	adds	r7, #8
 800aaec:	46bd      	mov	sp, r7
 800aaee:	bd80      	pop	{r7, pc}
 800aaf0:	08022df8 	.word	0x08022df8
 800aaf4:	08022e1c 	.word	0x08022e1c
 800aaf8:	08022e40 	.word	0x08022e40
 800aafc:	08022e64 	.word	0x08022e64
 800ab00:	08022e88 	.word	0x08022e88
 800ab04:	0800b635 	.word	0x0800b635
 800ab08:	200009b4 	.word	0x200009b4
 800ab0c:	0800b647 	.word	0x0800b647
 800ab10:	200009cc 	.word	0x200009cc
 800ab14:	0800b659 	.word	0x0800b659
 800ab18:	200009e4 	.word	0x200009e4
 800ab1c:	0800ba15 	.word	0x0800ba15
 800ab20:	200008a8 	.word	0x200008a8
 800ab24:	0800da5d 	.word	0x0800da5d
 800ab28:	0800ad21 	.word	0x0800ad21
 800ab2c:	0800ba39 	.word	0x0800ba39
 800ab30:	0800b995 	.word	0x0800b995
 800ab34:	01030000 	.word	0x01030000
 800ab38:	20000020 	.word	0x20000020
 800ab3c:	2000006c 	.word	0x2000006c
 800ab40:	2000001c 	.word	0x2000001c
 800ab44:	2000001d 	.word	0x2000001d
 800ab48:	2000088c 	.word	0x2000088c
 800ab4c:	20000084 	.word	0x20000084
 800ab50:	0800b611 	.word	0x0800b611
 800ab54:	20000890 	.word	0x20000890

0800ab58 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN PB_Callbacks */

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 800ab58:	b590      	push	{r4, r7, lr}
 800ab5a:	b087      	sub	sp, #28
 800ab5c:	af00      	add	r7, sp, #0
 800ab5e:	4603      	mov	r3, r0
 800ab60:	80fb      	strh	r3, [r7, #6]
char ledpulado[] = "Led pulsado\r\n";
 800ab62:	4b19      	ldr	r3, [pc, #100]	@ (800abc8 <HAL_GPIO_EXTI_Callback+0x70>)
 800ab64:	f107 0408 	add.w	r4, r7, #8
 800ab68:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800ab6a:	c407      	stmia	r4!, {r0, r1, r2}
 800ab6c:	8023      	strh	r3, [r4, #0]
  switch (GPIO_Pin)
 800ab6e:	88fb      	ldrh	r3, [r7, #6]
 800ab70:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800ab74:	d003      	beq.n	800ab7e <HAL_GPIO_EXTI_Callback+0x26>
 800ab76:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800ab7a:	d01c      	beq.n	800abb6 <HAL_GPIO_EXTI_Callback+0x5e>
        UTIL_SEQ_SetTask((1 << CFG_SEQ_Task_LoRaSendOnTxTimerOrButtonEvent), CFG_SEQ_Prio_0);
      }
      break;

    default:
      break;
 800ab7c:	e020      	b.n	800abc0 <HAL_GPIO_EXTI_Callback+0x68>
      HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_SET);
 800ab7e:	2201      	movs	r2, #1
 800ab80:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800ab84:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800ab88:	f7fa ffff 	bl	8005b8a <HAL_GPIO_WritePin>
      HAL_UART_Transmit(&huart1, (uint8_t*)ledpulado, strlen(ledpulado), HAL_MAX_DELAY);
 800ab8c:	f107 0308 	add.w	r3, r7, #8
 800ab90:	4618      	mov	r0, r3
 800ab92:	f7f5 faf5 	bl	8000180 <strlen>
 800ab96:	4603      	mov	r3, r0
 800ab98:	b29a      	uxth	r2, r3
 800ab9a:	f107 0108 	add.w	r1, r7, #8
 800ab9e:	f04f 33ff 	mov.w	r3, #4294967295
 800aba2:	480a      	ldr	r0, [pc, #40]	@ (800abcc <HAL_GPIO_EXTI_Callback+0x74>)
 800aba4:	f7fd fc71 	bl	800848a <HAL_UART_Transmit>
      UTIL_TIMER_Start(&LedTimer);
 800aba8:	4809      	ldr	r0, [pc, #36]	@ (800abd0 <HAL_GPIO_EXTI_Callback+0x78>)
 800abaa:	f014 fcab 	bl	801f504 <UTIL_TIMER_Start>
      button_pressed = 1;
 800abae:	4b09      	ldr	r3, [pc, #36]	@ (800abd4 <HAL_GPIO_EXTI_Callback+0x7c>)
 800abb0:	2201      	movs	r2, #1
 800abb2:	701a      	strb	r2, [r3, #0]
      break;
 800abb4:	e004      	b.n	800abc0 <HAL_GPIO_EXTI_Callback+0x68>
        UTIL_SEQ_SetTask((1 << CFG_SEQ_Task_LoRaSendOnTxTimerOrButtonEvent), CFG_SEQ_Prio_0);
 800abb6:	2100      	movs	r1, #0
 800abb8:	2002      	movs	r0, #2
 800abba:	f014 fbed 	bl	801f398 <UTIL_SEQ_SetTask>
      break;
 800abbe:	bf00      	nop
  }
}
 800abc0:	bf00      	nop
 800abc2:	371c      	adds	r7, #28
 800abc4:	46bd      	mov	sp, r7
 800abc6:	bd90      	pop	{r4, r7, pc}
 800abc8:	08022eac 	.word	0x08022eac
 800abcc:	200004ac 	.word	0x200004ac
 800abd0:	200003ac 	.word	0x200003ac
 800abd4:	200003a9 	.word	0x200003a9

0800abd8 <OnRxData>:
/* USER CODE BEGIN PrFD */

/* USER CODE END PrFD */

static void OnRxData(LmHandlerAppData_t *appData, LmHandlerRxParams_t *params)
{
 800abd8:	b5b0      	push	{r4, r5, r7, lr}
 800abda:	b08a      	sub	sp, #40	@ 0x28
 800abdc:	af06      	add	r7, sp, #24
 800abde:	6078      	str	r0, [r7, #4]
 800abe0:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN OnRxData_1 */
  uint8_t RxPort = 0;
 800abe2:	2300      	movs	r3, #0
 800abe4:	73fb      	strb	r3, [r7, #15]

  if (params != NULL)
 800abe6:	683b      	ldr	r3, [r7, #0]
 800abe8:	2b00      	cmp	r3, #0
 800abea:	f000 8086 	beq.w	800acfa <OnRxData+0x122>
  {
#if 0   // XXX:
    HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_SET); /* LED_BLUE */
#endif

    UTIL_TIMER_Start(&RxLedTimer);
 800abee:	4845      	ldr	r0, [pc, #276]	@ (800ad04 <OnRxData+0x12c>)
 800abf0:	f014 fc88 	bl	801f504 <UTIL_TIMER_Start>

    if (params->IsMcpsIndication)
 800abf4:	683b      	ldr	r3, [r7, #0]
 800abf6:	781b      	ldrb	r3, [r3, #0]
 800abf8:	2b00      	cmp	r3, #0
 800abfa:	d05a      	beq.n	800acb2 <OnRxData+0xda>
    {
      if (appData != NULL)
 800abfc:	687b      	ldr	r3, [r7, #4]
 800abfe:	2b00      	cmp	r3, #0
 800ac00:	d057      	beq.n	800acb2 <OnRxData+0xda>
      {
        RxPort = appData->Port;
 800ac02:	687b      	ldr	r3, [r7, #4]
 800ac04:	781b      	ldrb	r3, [r3, #0]
 800ac06:	73fb      	strb	r3, [r7, #15]
        if (appData->Buffer != NULL)
 800ac08:	687b      	ldr	r3, [r7, #4]
 800ac0a:	685b      	ldr	r3, [r3, #4]
 800ac0c:	2b00      	cmp	r3, #0
 800ac0e:	d050      	beq.n	800acb2 <OnRxData+0xda>
        {
          switch (appData->Port)
 800ac10:	687b      	ldr	r3, [r7, #4]
 800ac12:	781b      	ldrb	r3, [r3, #0]
 800ac14:	2b02      	cmp	r3, #2
 800ac16:	d01f      	beq.n	800ac58 <OnRxData+0x80>
 800ac18:	2b03      	cmp	r3, #3
 800ac1a:	d145      	bne.n	800aca8 <OnRxData+0xd0>
          {
            case LORAWAN_SWITCH_CLASS_PORT:
              /*this port switches the class*/
              if (appData->BufferSize == 1)
 800ac1c:	687b      	ldr	r3, [r7, #4]
 800ac1e:	785b      	ldrb	r3, [r3, #1]
 800ac20:	2b01      	cmp	r3, #1
 800ac22:	d143      	bne.n	800acac <OnRxData+0xd4>
              {
                switch (appData->Buffer[0])
 800ac24:	687b      	ldr	r3, [r7, #4]
 800ac26:	685b      	ldr	r3, [r3, #4]
 800ac28:	781b      	ldrb	r3, [r3, #0]
 800ac2a:	2b02      	cmp	r3, #2
 800ac2c:	d00e      	beq.n	800ac4c <OnRxData+0x74>
 800ac2e:	2b02      	cmp	r3, #2
 800ac30:	dc10      	bgt.n	800ac54 <OnRxData+0x7c>
 800ac32:	2b00      	cmp	r3, #0
 800ac34:	d002      	beq.n	800ac3c <OnRxData+0x64>
 800ac36:	2b01      	cmp	r3, #1
 800ac38:	d004      	beq.n	800ac44 <OnRxData+0x6c>
                  {
                    LmHandlerRequestClass(CLASS_C);
                    break;
                  }
                  default:
                    break;
 800ac3a:	e00b      	b.n	800ac54 <OnRxData+0x7c>
                    LmHandlerRequestClass(CLASS_A);
 800ac3c:	2000      	movs	r0, #0
 800ac3e:	f003 f8f7 	bl	800de30 <LmHandlerRequestClass>
                    break;
 800ac42:	e008      	b.n	800ac56 <OnRxData+0x7e>
                    LmHandlerRequestClass(CLASS_B);
 800ac44:	2001      	movs	r0, #1
 800ac46:	f003 f8f3 	bl	800de30 <LmHandlerRequestClass>
                    break;
 800ac4a:	e004      	b.n	800ac56 <OnRxData+0x7e>
                    LmHandlerRequestClass(CLASS_C);
 800ac4c:	2002      	movs	r0, #2
 800ac4e:	f003 f8ef 	bl	800de30 <LmHandlerRequestClass>
                    break;
 800ac52:	e000      	b.n	800ac56 <OnRxData+0x7e>
                    break;
 800ac54:	bf00      	nop
                }
              }
              break;
 800ac56:	e029      	b.n	800acac <OnRxData+0xd4>
            case LORAWAN_USER_APP_PORT:
              if (appData->BufferSize == 1)
 800ac58:	687b      	ldr	r3, [r7, #4]
 800ac5a:	785b      	ldrb	r3, [r3, #1]
 800ac5c:	2b01      	cmp	r3, #1
 800ac5e:	d127      	bne.n	800acb0 <OnRxData+0xd8>
              {
                AppLedStateOn = appData->Buffer[0] & 0x01;
 800ac60:	687b      	ldr	r3, [r7, #4]
 800ac62:	685b      	ldr	r3, [r3, #4]
 800ac64:	781b      	ldrb	r3, [r3, #0]
 800ac66:	f003 0301 	and.w	r3, r3, #1
 800ac6a:	b2da      	uxtb	r2, r3
 800ac6c:	4b26      	ldr	r3, [pc, #152]	@ (800ad08 <OnRxData+0x130>)
 800ac6e:	701a      	strb	r2, [r3, #0]
                if (AppLedStateOn == RESET)
 800ac70:	4b25      	ldr	r3, [pc, #148]	@ (800ad08 <OnRxData+0x130>)
 800ac72:	781b      	ldrb	r3, [r3, #0]
 800ac74:	2b00      	cmp	r3, #0
 800ac76:	d10b      	bne.n	800ac90 <OnRxData+0xb8>
                {
                  APP_LOG(TS_OFF, VLEVEL_H, "LED OFF\r\n");
 800ac78:	4b24      	ldr	r3, [pc, #144]	@ (800ad0c <OnRxData+0x134>)
 800ac7a:	2200      	movs	r2, #0
 800ac7c:	2100      	movs	r1, #0
 800ac7e:	2003      	movs	r0, #3
 800ac80:	f014 feb8 	bl	801f9f4 <UTIL_ADV_TRACE_COND_FSend>
                  HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_SET); /* LED_RED */
 800ac84:	2201      	movs	r2, #1
 800ac86:	2120      	movs	r1, #32
 800ac88:	4821      	ldr	r0, [pc, #132]	@ (800ad10 <OnRxData+0x138>)
 800ac8a:	f7fa ff7e 	bl	8005b8a <HAL_GPIO_WritePin>
                {
                  APP_LOG(TS_OFF, VLEVEL_H, "LED ON\r\n");
                  HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_RESET); /* LED_RED */
                }
              }
              break;
 800ac8e:	e00f      	b.n	800acb0 <OnRxData+0xd8>
                  APP_LOG(TS_OFF, VLEVEL_H, "LED ON\r\n");
 800ac90:	4b20      	ldr	r3, [pc, #128]	@ (800ad14 <OnRxData+0x13c>)
 800ac92:	2200      	movs	r2, #0
 800ac94:	2100      	movs	r1, #0
 800ac96:	2003      	movs	r0, #3
 800ac98:	f014 feac 	bl	801f9f4 <UTIL_ADV_TRACE_COND_FSend>
                  HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_RESET); /* LED_RED */
 800ac9c:	2200      	movs	r2, #0
 800ac9e:	2120      	movs	r1, #32
 800aca0:	481b      	ldr	r0, [pc, #108]	@ (800ad10 <OnRxData+0x138>)
 800aca2:	f7fa ff72 	bl	8005b8a <HAL_GPIO_WritePin>
              break;
 800aca6:	e003      	b.n	800acb0 <OnRxData+0xd8>

            default:

              break;
 800aca8:	bf00      	nop
 800acaa:	e002      	b.n	800acb2 <OnRxData+0xda>
              break;
 800acac:	bf00      	nop
 800acae:	e000      	b.n	800acb2 <OnRxData+0xda>
              break;
 800acb0:	bf00      	nop
          }
        }
      }
    }
    if (params->RxSlot < RX_SLOT_NONE)
 800acb2:	683b      	ldr	r3, [r7, #0]
 800acb4:	7c1b      	ldrb	r3, [r3, #16]
 800acb6:	2b05      	cmp	r3, #5
 800acb8:	d81f      	bhi.n	800acfa <OnRxData+0x122>
    {
      APP_LOG(TS_OFF, VLEVEL_H, "###### D/L FRAME:%04d | PORT:%d | DR:%d | SLOT:%s | RSSI:%d | SNR:%d\r\n",
 800acba:	683b      	ldr	r3, [r7, #0]
 800acbc:	68db      	ldr	r3, [r3, #12]
 800acbe:	7bfa      	ldrb	r2, [r7, #15]
 800acc0:	6839      	ldr	r1, [r7, #0]
 800acc2:	f991 1008 	ldrsb.w	r1, [r1, #8]
 800acc6:	460c      	mov	r4, r1
 800acc8:	6839      	ldr	r1, [r7, #0]
 800acca:	7c09      	ldrb	r1, [r1, #16]
 800accc:	4608      	mov	r0, r1
 800acce:	4912      	ldr	r1, [pc, #72]	@ (800ad18 <OnRxData+0x140>)
 800acd0:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 800acd4:	6838      	ldr	r0, [r7, #0]
 800acd6:	f990 0009 	ldrsb.w	r0, [r0, #9]
 800acda:	4605      	mov	r5, r0
 800acdc:	6838      	ldr	r0, [r7, #0]
 800acde:	f990 000a 	ldrsb.w	r0, [r0, #10]
 800ace2:	9005      	str	r0, [sp, #20]
 800ace4:	9504      	str	r5, [sp, #16]
 800ace6:	9103      	str	r1, [sp, #12]
 800ace8:	9402      	str	r4, [sp, #8]
 800acea:	9201      	str	r2, [sp, #4]
 800acec:	9300      	str	r3, [sp, #0]
 800acee:	4b0b      	ldr	r3, [pc, #44]	@ (800ad1c <OnRxData+0x144>)
 800acf0:	2200      	movs	r2, #0
 800acf2:	2100      	movs	r1, #0
 800acf4:	2003      	movs	r0, #3
 800acf6:	f014 fe7d 	bl	801f9f4 <UTIL_ADV_TRACE_COND_FSend>
              params->DownlinkCounter, RxPort, params->Datarate, slotStrings[params->RxSlot], params->Rssi, params->Snr);
    }
  }
  /* USER CODE END OnRxData_1 */
}
 800acfa:	bf00      	nop
 800acfc:	3710      	adds	r7, #16
 800acfe:	46bd      	mov	sp, r7
 800ad00:	bdb0      	pop	{r4, r5, r7, pc}
 800ad02:	bf00      	nop
 800ad04:	200009cc 	.word	0x200009cc
 800ad08:	200009b2 	.word	0x200009b2
 800ad0c:	08022ebc 	.word	0x08022ebc
 800ad10:	48000400 	.word	0x48000400
 800ad14:	08022ec8 	.word	0x08022ec8
 800ad18:	20000090 	.word	0x20000090
 800ad1c:	08022ed4 	.word	0x08022ed4

0800ad20 <SendTxData>:

static void SendTxData(void)
{
 800ad20:	b580      	push	{r7, lr}
 800ad22:	b090      	sub	sp, #64	@ 0x40
 800ad24:	af02      	add	r7, sp, #8
  /* USER CODE BEGIN SendTxData_1 */
  LmHandlerErrorStatus_t status = LORAMAC_HANDLER_ERROR;
 800ad26:	23ff      	movs	r3, #255	@ 0xff
 800ad28:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
  UTIL_TIMER_Time_t nextTxIn = 0;
 800ad2c:	2300      	movs	r3, #0
 800ad2e:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t payload_index = 0;
 800ad30:	2300      	movs	r3, #0
 800ad32:	633b      	str	r3, [r7, #48]	@ 0x30

  AppData.Port = LORAWAN_USER_APP_PORT;
 800ad34:	4b2d      	ldr	r3, [pc, #180]	@ (800adec <SendTxData+0xcc>)
 800ad36:	2202      	movs	r2, #2
 800ad38:	701a      	strb	r2, [r3, #0]

  // Verificar si hay datos del medidor listos
  if (meter_data_ready) {
 800ad3a:	4b2d      	ldr	r3, [pc, #180]	@ (800adf0 <SendTxData+0xd0>)
 800ad3c:	781b      	ldrb	r3, [r3, #0]
 800ad3e:	b2db      	uxtb	r3, r3
 800ad40:	2b00      	cmp	r3, #0
 800ad42:	f000 8382 	beq.w	800b44a <SendTxData+0x72a>
      APP_LOG(TS_ON, VLEVEL_M, "Construyendo payload TLV desde datos OBIS...\r\n");
 800ad46:	4b2b      	ldr	r3, [pc, #172]	@ (800adf4 <SendTxData+0xd4>)
 800ad48:	2201      	movs	r2, #1
 800ad4a:	2100      	movs	r1, #0
 800ad4c:	2002      	movs	r0, #2
 800ad4e:	f014 fe51 	bl	801f9f4 <UTIL_ADV_TRACE_COND_FSend>

      // Variables temporales para parseo
      float valor_float = 0.0f;
 800ad52:	f04f 0300 	mov.w	r3, #0
 800ad56:	607b      	str	r3, [r7, #4]
      uint32_t valor_uint32 = 0;
 800ad58:	2300      	movs	r3, #0
 800ad5a:	603b      	str	r3, [r7, #0]
      bool parse_ok = false;
 800ad5c:	2300      	movs	r3, #0
 800ad5e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

    // ===== 0x02: Batera (%) - 1 byte =====
    uint8_t bateria_level_lora = GetBatteryLevel();
 800ad62:	f7f7 faeb 	bl	800233c <GetBatteryLevel>
 800ad66:	4603      	mov	r3, r0
 800ad68:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
    uint8_t bateria_pct = 0xFF;
 800ad6c:	23ff      	movs	r3, #255	@ 0xff
 800ad6e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    /* Convert LoRa battery level (1..254) to percentage (0..100).
     Keep 0xFF as 'not measured' sentinel. */
    if (bateria_level_lora == 0xFF)
 800ad72:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800ad76:	2bff      	cmp	r3, #255	@ 0xff
 800ad78:	d103      	bne.n	800ad82 <SendTxData+0x62>
    {
      bateria_pct = 0xFF;
 800ad7a:	23ff      	movs	r3, #255	@ 0xff
 800ad7c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 800ad80:	e017      	b.n	800adb2 <SendTxData+0x92>
    }
    else if (bateria_level_lora == 0)
 800ad82:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800ad86:	2b00      	cmp	r3, #0
 800ad88:	d103      	bne.n	800ad92 <SendTxData+0x72>
    {
      bateria_pct = 0;
 800ad8a:	2300      	movs	r3, #0
 800ad8c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 800ad90:	e00f      	b.n	800adb2 <SendTxData+0x92>
    }
    else
    {
      const uint16_t LORAWAN_MAX_BAT = 254U;
 800ad92:	23fe      	movs	r3, #254	@ 0xfe
 800ad94:	84bb      	strh	r3, [r7, #36]	@ 0x24
      bateria_pct = (uint8_t)((((uint32_t)bateria_level_lora) * 100U + (LORAWAN_MAX_BAT/2U)) / LORAWAN_MAX_BAT);
 800ad96:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800ad9a:	2264      	movs	r2, #100	@ 0x64
 800ad9c:	fb02 f303 	mul.w	r3, r2, r3
 800ada0:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800ada2:	0852      	lsrs	r2, r2, #1
 800ada4:	b292      	uxth	r2, r2
 800ada6:	441a      	add	r2, r3
 800ada8:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800adaa:	fbb2 f3f3 	udiv	r3, r2, r3
 800adae:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    }
    AppData.Buffer[payload_index++] = 0x02;  // ID
 800adb2:	4b0e      	ldr	r3, [pc, #56]	@ (800adec <SendTxData+0xcc>)
 800adb4:	685a      	ldr	r2, [r3, #4]
 800adb6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800adb8:	1c59      	adds	r1, r3, #1
 800adba:	6339      	str	r1, [r7, #48]	@ 0x30
 800adbc:	4413      	add	r3, r2
 800adbe:	2202      	movs	r2, #2
 800adc0:	701a      	strb	r2, [r3, #0]
    AppData.Buffer[payload_index++] = bateria_pct;
 800adc2:	4b0a      	ldr	r3, [pc, #40]	@ (800adec <SendTxData+0xcc>)
 800adc4:	685a      	ldr	r2, [r3, #4]
 800adc6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800adc8:	1c59      	adds	r1, r3, #1
 800adca:	6339      	str	r1, [r7, #48]	@ 0x30
 800adcc:	4413      	add	r3, r2
 800adce:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 800add2:	701a      	strb	r2, [r3, #0]
    if (bateria_pct == 0xFF)
 800add4:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800add8:	2bff      	cmp	r3, #255	@ 0xff
 800adda:	d10f      	bne.n	800adfc <SendTxData+0xdc>
    {
      APP_LOG(TS_ON, VLEVEL_M, "TLV: 0x02 Bateria=NA\r\n");
 800addc:	4b06      	ldr	r3, [pc, #24]	@ (800adf8 <SendTxData+0xd8>)
 800adde:	2201      	movs	r2, #1
 800ade0:	2100      	movs	r1, #0
 800ade2:	2002      	movs	r0, #2
 800ade4:	f014 fe06 	bl	801f9f4 <UTIL_ADV_TRACE_COND_FSend>
 800ade8:	e011      	b.n	800ae0e <SendTxData+0xee>
 800adea:	bf00      	nop
 800adec:	20000088 	.word	0x20000088
 800adf0:	200003a8 	.word	0x200003a8
 800adf4:	08022f1c 	.word	0x08022f1c
 800adf8:	08022f4c 	.word	0x08022f4c
    }
    else
    {
      APP_LOG(TS_ON, VLEVEL_M, "TLV: 0x02 Bateria=%u%%\r\n", (unsigned int)bateria_pct);
 800adfc:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800ae00:	9300      	str	r3, [sp, #0]
 800ae02:	4bac      	ldr	r3, [pc, #688]	@ (800b0b4 <SendTxData+0x394>)
 800ae04:	2201      	movs	r2, #1
 800ae06:	2100      	movs	r1, #0
 800ae08:	2002      	movs	r0, #2
 800ae0a:	f014 fdf3 	bl	801f9f4 <UTIL_ADV_TRACE_COND_FSend>
    }

    /* ===== 0x04: network_state (1 byte) - detect external 3.3V on PB5 ===== */
    {
      uint8_t net_state = 0;
 800ae0e:	2300      	movs	r3, #0
 800ae10:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
      if (HAL_GPIO_ReadPin(LED2_GPIO_Port, LED2_Pin) == GPIO_PIN_SET)
 800ae14:	2120      	movs	r1, #32
 800ae16:	48a8      	ldr	r0, [pc, #672]	@ (800b0b8 <SendTxData+0x398>)
 800ae18:	f7fa fea0 	bl	8005b5c <HAL_GPIO_ReadPin>
 800ae1c:	4603      	mov	r3, r0
 800ae1e:	2b01      	cmp	r3, #1
 800ae20:	d102      	bne.n	800ae28 <SendTxData+0x108>
      {
        net_state = 1; /* external 3.3V present */
 800ae22:	2301      	movs	r3, #1
 800ae24:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
      }
      AppData.Buffer[payload_index++] = 0x04; /* ID */
 800ae28:	4ba4      	ldr	r3, [pc, #656]	@ (800b0bc <SendTxData+0x39c>)
 800ae2a:	685a      	ldr	r2, [r3, #4]
 800ae2c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ae2e:	1c59      	adds	r1, r3, #1
 800ae30:	6339      	str	r1, [r7, #48]	@ 0x30
 800ae32:	4413      	add	r3, r2
 800ae34:	2204      	movs	r2, #4
 800ae36:	701a      	strb	r2, [r3, #0]
      AppData.Buffer[payload_index++] = net_state;
 800ae38:	4ba0      	ldr	r3, [pc, #640]	@ (800b0bc <SendTxData+0x39c>)
 800ae3a:	685a      	ldr	r2, [r3, #4]
 800ae3c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ae3e:	1c59      	adds	r1, r3, #1
 800ae40:	6339      	str	r1, [r7, #48]	@ 0x30
 800ae42:	4413      	add	r3, r2
 800ae44:	f897 202e 	ldrb.w	r2, [r7, #46]	@ 0x2e
 800ae48:	701a      	strb	r2, [r3, #0]
      APP_LOG(TS_ON, VLEVEL_M, "TLV: 0x04 network_state=%u\r\n", (unsigned int)net_state);
 800ae4a:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800ae4e:	9300      	str	r3, [sp, #0]
 800ae50:	4b9b      	ldr	r3, [pc, #620]	@ (800b0c0 <SendTxData+0x3a0>)
 800ae52:	2201      	movs	r2, #1
 800ae54:	2100      	movs	r1, #0
 800ae56:	2002      	movs	r0, #2
 800ae58:	f014 fdcc 	bl	801f9f4 <UTIL_ADV_TRACE_COND_FSend>
    }

      // ===== 0x0A: Energa activa total (15.8.0) - 4 bytes en Wh =====
      parse_ok = ParseOBISFloat(uart_rx_buffer, "15.8.0(", &valor_float);
 800ae5c:	1d3b      	adds	r3, r7, #4
 800ae5e:	461a      	mov	r2, r3
 800ae60:	4998      	ldr	r1, [pc, #608]	@ (800b0c4 <SendTxData+0x3a4>)
 800ae62:	4899      	ldr	r0, [pc, #612]	@ (800b0c8 <SendTxData+0x3a8>)
 800ae64:	f000 fe9e 	bl	800bba4 <ParseOBISFloat>
 800ae68:	4603      	mov	r3, r0
 800ae6a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    if (parse_ok && valor_float >= 0.0f && valor_float < 10000000.0f) {
 800ae6e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800ae72:	2b00      	cmp	r3, #0
 800ae74:	d04d      	beq.n	800af12 <SendTxData+0x1f2>
 800ae76:	687b      	ldr	r3, [r7, #4]
 800ae78:	f04f 0100 	mov.w	r1, #0
 800ae7c:	4618      	mov	r0, r3
 800ae7e:	f7f6 f835 	bl	8000eec <__aeabi_fcmpge>
 800ae82:	4603      	mov	r3, r0
 800ae84:	2b00      	cmp	r3, #0
 800ae86:	d044      	beq.n	800af12 <SendTxData+0x1f2>
 800ae88:	687b      	ldr	r3, [r7, #4]
 800ae8a:	4990      	ldr	r1, [pc, #576]	@ (800b0cc <SendTxData+0x3ac>)
 800ae8c:	4618      	mov	r0, r3
 800ae8e:	f7f6 f819 	bl	8000ec4 <__aeabi_fcmplt>
 800ae92:	4603      	mov	r3, r0
 800ae94:	2b00      	cmp	r3, #0
 800ae96:	d03c      	beq.n	800af12 <SendTxData+0x1f2>
      uint32_t energia_kwh = (uint32_t)(valor_float);  // kWh a Wh
 800ae98:	687b      	ldr	r3, [r7, #4]
 800ae9a:	4618      	mov	r0, r3
 800ae9c:	f7f6 f860 	bl	8000f60 <__aeabi_f2uiz>
 800aea0:	4603      	mov	r3, r0
 800aea2:	623b      	str	r3, [r7, #32]
      AppData.Buffer[payload_index++] = 0x0A;  // ID
 800aea4:	4b85      	ldr	r3, [pc, #532]	@ (800b0bc <SendTxData+0x39c>)
 800aea6:	685a      	ldr	r2, [r3, #4]
 800aea8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aeaa:	1c59      	adds	r1, r3, #1
 800aeac:	6339      	str	r1, [r7, #48]	@ 0x30
 800aeae:	4413      	add	r3, r2
 800aeb0:	220a      	movs	r2, #10
 800aeb2:	701a      	strb	r2, [r3, #0]
      AppData.Buffer[payload_index++] = (energia_kwh >> 24) & 0xFF;
 800aeb4:	6a3b      	ldr	r3, [r7, #32]
 800aeb6:	0e18      	lsrs	r0, r3, #24
 800aeb8:	4b80      	ldr	r3, [pc, #512]	@ (800b0bc <SendTxData+0x39c>)
 800aeba:	685a      	ldr	r2, [r3, #4]
 800aebc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aebe:	1c59      	adds	r1, r3, #1
 800aec0:	6339      	str	r1, [r7, #48]	@ 0x30
 800aec2:	4413      	add	r3, r2
 800aec4:	b2c2      	uxtb	r2, r0
 800aec6:	701a      	strb	r2, [r3, #0]
      AppData.Buffer[payload_index++] = (energia_kwh >> 16) & 0xFF;
 800aec8:	6a3b      	ldr	r3, [r7, #32]
 800aeca:	0c18      	lsrs	r0, r3, #16
 800aecc:	4b7b      	ldr	r3, [pc, #492]	@ (800b0bc <SendTxData+0x39c>)
 800aece:	685a      	ldr	r2, [r3, #4]
 800aed0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aed2:	1c59      	adds	r1, r3, #1
 800aed4:	6339      	str	r1, [r7, #48]	@ 0x30
 800aed6:	4413      	add	r3, r2
 800aed8:	b2c2      	uxtb	r2, r0
 800aeda:	701a      	strb	r2, [r3, #0]
      AppData.Buffer[payload_index++] = (energia_kwh >> 8) & 0xFF;
 800aedc:	6a3b      	ldr	r3, [r7, #32]
 800aede:	0a18      	lsrs	r0, r3, #8
 800aee0:	4b76      	ldr	r3, [pc, #472]	@ (800b0bc <SendTxData+0x39c>)
 800aee2:	685a      	ldr	r2, [r3, #4]
 800aee4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aee6:	1c59      	adds	r1, r3, #1
 800aee8:	6339      	str	r1, [r7, #48]	@ 0x30
 800aeea:	4413      	add	r3, r2
 800aeec:	b2c2      	uxtb	r2, r0
 800aeee:	701a      	strb	r2, [r3, #0]
      AppData.Buffer[payload_index++] = energia_kwh & 0xFF;
 800aef0:	4b72      	ldr	r3, [pc, #456]	@ (800b0bc <SendTxData+0x39c>)
 800aef2:	685a      	ldr	r2, [r3, #4]
 800aef4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aef6:	1c59      	adds	r1, r3, #1
 800aef8:	6339      	str	r1, [r7, #48]	@ 0x30
 800aefa:	4413      	add	r3, r2
 800aefc:	6a3a      	ldr	r2, [r7, #32]
 800aefe:	b2d2      	uxtb	r2, r2
 800af00:	701a      	strb	r2, [r3, #0]
      APP_LOG(TS_ON, VLEVEL_M, "TLV: 0x0A Activa_Total=%u Wh\r\n", (unsigned int)energia_kwh);
 800af02:	6a3b      	ldr	r3, [r7, #32]
 800af04:	9300      	str	r3, [sp, #0]
 800af06:	4b72      	ldr	r3, [pc, #456]	@ (800b0d0 <SendTxData+0x3b0>)
 800af08:	2201      	movs	r2, #1
 800af0a:	2100      	movs	r1, #0
 800af0c:	2002      	movs	r0, #2
 800af0e:	f014 fd71 	bl	801f9f4 <UTIL_ADV_TRACE_COND_FSend>
    }

      // ===== 0x0B: Energa reactiva total (130.8.0) - 4 bytes en VArh =====
      parse_ok = ParseOBISFloat(uart_rx_buffer, "130.8.0(", &valor_float);
 800af12:	1d3b      	adds	r3, r7, #4
 800af14:	461a      	mov	r2, r3
 800af16:	496f      	ldr	r1, [pc, #444]	@ (800b0d4 <SendTxData+0x3b4>)
 800af18:	486b      	ldr	r0, [pc, #428]	@ (800b0c8 <SendTxData+0x3a8>)
 800af1a:	f000 fe43 	bl	800bba4 <ParseOBISFloat>
 800af1e:	4603      	mov	r3, r0
 800af20:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    if (parse_ok && valor_float >= 0.0f && valor_float < 10000000.0f) {
 800af24:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800af28:	2b00      	cmp	r3, #0
 800af2a:	d04d      	beq.n	800afc8 <SendTxData+0x2a8>
 800af2c:	687b      	ldr	r3, [r7, #4]
 800af2e:	f04f 0100 	mov.w	r1, #0
 800af32:	4618      	mov	r0, r3
 800af34:	f7f5 ffda 	bl	8000eec <__aeabi_fcmpge>
 800af38:	4603      	mov	r3, r0
 800af3a:	2b00      	cmp	r3, #0
 800af3c:	d044      	beq.n	800afc8 <SendTxData+0x2a8>
 800af3e:	687b      	ldr	r3, [r7, #4]
 800af40:	4962      	ldr	r1, [pc, #392]	@ (800b0cc <SendTxData+0x3ac>)
 800af42:	4618      	mov	r0, r3
 800af44:	f7f5 ffbe 	bl	8000ec4 <__aeabi_fcmplt>
 800af48:	4603      	mov	r3, r0
 800af4a:	2b00      	cmp	r3, #0
 800af4c:	d03c      	beq.n	800afc8 <SendTxData+0x2a8>
      uint32_t reactiva_kvarh = (uint32_t)(valor_float);  // kVArh a VArh
 800af4e:	687b      	ldr	r3, [r7, #4]
 800af50:	4618      	mov	r0, r3
 800af52:	f7f6 f805 	bl	8000f60 <__aeabi_f2uiz>
 800af56:	4603      	mov	r3, r0
 800af58:	61fb      	str	r3, [r7, #28]
      AppData.Buffer[payload_index++] = 0x0B;  // ID
 800af5a:	4b58      	ldr	r3, [pc, #352]	@ (800b0bc <SendTxData+0x39c>)
 800af5c:	685a      	ldr	r2, [r3, #4]
 800af5e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800af60:	1c59      	adds	r1, r3, #1
 800af62:	6339      	str	r1, [r7, #48]	@ 0x30
 800af64:	4413      	add	r3, r2
 800af66:	220b      	movs	r2, #11
 800af68:	701a      	strb	r2, [r3, #0]
      AppData.Buffer[payload_index++] = (reactiva_kvarh >> 24) & 0xFF;
 800af6a:	69fb      	ldr	r3, [r7, #28]
 800af6c:	0e18      	lsrs	r0, r3, #24
 800af6e:	4b53      	ldr	r3, [pc, #332]	@ (800b0bc <SendTxData+0x39c>)
 800af70:	685a      	ldr	r2, [r3, #4]
 800af72:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800af74:	1c59      	adds	r1, r3, #1
 800af76:	6339      	str	r1, [r7, #48]	@ 0x30
 800af78:	4413      	add	r3, r2
 800af7a:	b2c2      	uxtb	r2, r0
 800af7c:	701a      	strb	r2, [r3, #0]
      AppData.Buffer[payload_index++] = (reactiva_kvarh >> 16) & 0xFF;
 800af7e:	69fb      	ldr	r3, [r7, #28]
 800af80:	0c18      	lsrs	r0, r3, #16
 800af82:	4b4e      	ldr	r3, [pc, #312]	@ (800b0bc <SendTxData+0x39c>)
 800af84:	685a      	ldr	r2, [r3, #4]
 800af86:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800af88:	1c59      	adds	r1, r3, #1
 800af8a:	6339      	str	r1, [r7, #48]	@ 0x30
 800af8c:	4413      	add	r3, r2
 800af8e:	b2c2      	uxtb	r2, r0
 800af90:	701a      	strb	r2, [r3, #0]
      AppData.Buffer[payload_index++] = (reactiva_kvarh >> 8) & 0xFF;
 800af92:	69fb      	ldr	r3, [r7, #28]
 800af94:	0a18      	lsrs	r0, r3, #8
 800af96:	4b49      	ldr	r3, [pc, #292]	@ (800b0bc <SendTxData+0x39c>)
 800af98:	685a      	ldr	r2, [r3, #4]
 800af9a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800af9c:	1c59      	adds	r1, r3, #1
 800af9e:	6339      	str	r1, [r7, #48]	@ 0x30
 800afa0:	4413      	add	r3, r2
 800afa2:	b2c2      	uxtb	r2, r0
 800afa4:	701a      	strb	r2, [r3, #0]
      AppData.Buffer[payload_index++] = reactiva_kvarh & 0xFF;
 800afa6:	4b45      	ldr	r3, [pc, #276]	@ (800b0bc <SendTxData+0x39c>)
 800afa8:	685a      	ldr	r2, [r3, #4]
 800afaa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800afac:	1c59      	adds	r1, r3, #1
 800afae:	6339      	str	r1, [r7, #48]	@ 0x30
 800afb0:	4413      	add	r3, r2
 800afb2:	69fa      	ldr	r2, [r7, #28]
 800afb4:	b2d2      	uxtb	r2, r2
 800afb6:	701a      	strb	r2, [r3, #0]
      APP_LOG(TS_ON, VLEVEL_M, "TLV: 0x0B Reactiva_Total=%u VArh\r\n", (unsigned int)reactiva_kvarh);
 800afb8:	69fb      	ldr	r3, [r7, #28]
 800afba:	9300      	str	r3, [sp, #0]
 800afbc:	4b46      	ldr	r3, [pc, #280]	@ (800b0d8 <SendTxData+0x3b8>)
 800afbe:	2201      	movs	r2, #1
 800afc0:	2100      	movs	r1, #0
 800afc2:	2002      	movs	r0, #2
 800afc4:	f014 fd16 	bl	801f9f4 <UTIL_ADV_TRACE_COND_FSend>
    }

      // ===== 0x28: Demanda mxima potencia (1.6.0) - 2 bytes en W =====
      parse_ok = ParseOBISFloat(uart_rx_buffer, "1.6.0(", &valor_float);
 800afc8:	1d3b      	adds	r3, r7, #4
 800afca:	461a      	mov	r2, r3
 800afcc:	4943      	ldr	r1, [pc, #268]	@ (800b0dc <SendTxData+0x3bc>)
 800afce:	483e      	ldr	r0, [pc, #248]	@ (800b0c8 <SendTxData+0x3a8>)
 800afd0:	f000 fde8 	bl	800bba4 <ParseOBISFloat>
 800afd4:	4603      	mov	r3, r0
 800afd6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    if (parse_ok && valor_float >= 0.0f && valor_float < 65.535f) {
 800afda:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800afde:	2b00      	cmp	r3, #0
 800afe0:	d03a      	beq.n	800b058 <SendTxData+0x338>
 800afe2:	687b      	ldr	r3, [r7, #4]
 800afe4:	f04f 0100 	mov.w	r1, #0
 800afe8:	4618      	mov	r0, r3
 800afea:	f7f5 ff7f 	bl	8000eec <__aeabi_fcmpge>
 800afee:	4603      	mov	r3, r0
 800aff0:	2b00      	cmp	r3, #0
 800aff2:	d031      	beq.n	800b058 <SendTxData+0x338>
 800aff4:	687b      	ldr	r3, [r7, #4]
 800aff6:	493a      	ldr	r1, [pc, #232]	@ (800b0e0 <SendTxData+0x3c0>)
 800aff8:	4618      	mov	r0, r3
 800affa:	f7f5 ff63 	bl	8000ec4 <__aeabi_fcmplt>
 800affe:	4603      	mov	r3, r0
 800b000:	2b00      	cmp	r3, #0
 800b002:	d029      	beq.n	800b058 <SendTxData+0x338>
      uint16_t peak_demand_kw = (uint16_t)(valor_float);  // kW a W
 800b004:	687b      	ldr	r3, [r7, #4]
 800b006:	4618      	mov	r0, r3
 800b008:	f7f5 ffaa 	bl	8000f60 <__aeabi_f2uiz>
 800b00c:	4603      	mov	r3, r0
 800b00e:	837b      	strh	r3, [r7, #26]
      AppData.Buffer[payload_index++] = 0x28;  // ID
 800b010:	4b2a      	ldr	r3, [pc, #168]	@ (800b0bc <SendTxData+0x39c>)
 800b012:	685a      	ldr	r2, [r3, #4]
 800b014:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b016:	1c59      	adds	r1, r3, #1
 800b018:	6339      	str	r1, [r7, #48]	@ 0x30
 800b01a:	4413      	add	r3, r2
 800b01c:	2228      	movs	r2, #40	@ 0x28
 800b01e:	701a      	strb	r2, [r3, #0]
      AppData.Buffer[payload_index++] = (peak_demand_kw >> 8) & 0xFF;
 800b020:	8b7b      	ldrh	r3, [r7, #26]
 800b022:	0a1b      	lsrs	r3, r3, #8
 800b024:	b298      	uxth	r0, r3
 800b026:	4b25      	ldr	r3, [pc, #148]	@ (800b0bc <SendTxData+0x39c>)
 800b028:	685a      	ldr	r2, [r3, #4]
 800b02a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b02c:	1c59      	adds	r1, r3, #1
 800b02e:	6339      	str	r1, [r7, #48]	@ 0x30
 800b030:	4413      	add	r3, r2
 800b032:	b2c2      	uxtb	r2, r0
 800b034:	701a      	strb	r2, [r3, #0]
      AppData.Buffer[payload_index++] = peak_demand_kw & 0xFF;
 800b036:	4b21      	ldr	r3, [pc, #132]	@ (800b0bc <SendTxData+0x39c>)
 800b038:	685a      	ldr	r2, [r3, #4]
 800b03a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b03c:	1c59      	adds	r1, r3, #1
 800b03e:	6339      	str	r1, [r7, #48]	@ 0x30
 800b040:	4413      	add	r3, r2
 800b042:	8b7a      	ldrh	r2, [r7, #26]
 800b044:	b2d2      	uxtb	r2, r2
 800b046:	701a      	strb	r2, [r3, #0]
      APP_LOG(TS_ON, VLEVEL_M, "TLV: 0x28 Demanda_Max=%u W\r\n", (unsigned int)peak_demand_kw);
 800b048:	8b7b      	ldrh	r3, [r7, #26]
 800b04a:	9300      	str	r3, [sp, #0]
 800b04c:	4b25      	ldr	r3, [pc, #148]	@ (800b0e4 <SendTxData+0x3c4>)
 800b04e:	2201      	movs	r2, #1
 800b050:	2100      	movs	r1, #0
 800b052:	2002      	movs	r0, #2
 800b054:	f014 fcce 	bl	801f9f4 <UTIL_ADV_TRACE_COND_FSend>
    }

      // ===== 0x3C: Energa activa consumida (1.8.0) - 4 bytes en Wh =====
      parse_ok = ParseOBISFloat(uart_rx_buffer, "1.8.0(", &valor_float);
 800b058:	1d3b      	adds	r3, r7, #4
 800b05a:	461a      	mov	r2, r3
 800b05c:	4922      	ldr	r1, [pc, #136]	@ (800b0e8 <SendTxData+0x3c8>)
 800b05e:	481a      	ldr	r0, [pc, #104]	@ (800b0c8 <SendTxData+0x3a8>)
 800b060:	f000 fda0 	bl	800bba4 <ParseOBISFloat>
 800b064:	4603      	mov	r3, r0
 800b066:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    if (parse_ok && valor_float >= 0.0f && valor_float < 10000000.0f) {
 800b06a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800b06e:	2b00      	cmp	r3, #0
 800b070:	d06b      	beq.n	800b14a <SendTxData+0x42a>
 800b072:	687b      	ldr	r3, [r7, #4]
 800b074:	f04f 0100 	mov.w	r1, #0
 800b078:	4618      	mov	r0, r3
 800b07a:	f7f5 ff37 	bl	8000eec <__aeabi_fcmpge>
 800b07e:	4603      	mov	r3, r0
 800b080:	2b00      	cmp	r3, #0
 800b082:	d062      	beq.n	800b14a <SendTxData+0x42a>
 800b084:	687b      	ldr	r3, [r7, #4]
 800b086:	4911      	ldr	r1, [pc, #68]	@ (800b0cc <SendTxData+0x3ac>)
 800b088:	4618      	mov	r0, r3
 800b08a:	f7f5 ff1b 	bl	8000ec4 <__aeabi_fcmplt>
 800b08e:	4603      	mov	r3, r0
 800b090:	2b00      	cmp	r3, #0
 800b092:	d05a      	beq.n	800b14a <SendTxData+0x42a>
      uint32_t consumida_kwh = (uint32_t)(valor_float);
 800b094:	687b      	ldr	r3, [r7, #4]
 800b096:	4618      	mov	r0, r3
 800b098:	f7f5 ff62 	bl	8000f60 <__aeabi_f2uiz>
 800b09c:	4603      	mov	r3, r0
 800b09e:	617b      	str	r3, [r7, #20]
      AppData.Buffer[payload_index++] = 0x3C;  // ID
 800b0a0:	4b06      	ldr	r3, [pc, #24]	@ (800b0bc <SendTxData+0x39c>)
 800b0a2:	685a      	ldr	r2, [r3, #4]
 800b0a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b0a6:	1c59      	adds	r1, r3, #1
 800b0a8:	6339      	str	r1, [r7, #48]	@ 0x30
 800b0aa:	4413      	add	r3, r2
 800b0ac:	223c      	movs	r2, #60	@ 0x3c
 800b0ae:	701a      	strb	r2, [r3, #0]
 800b0b0:	e01c      	b.n	800b0ec <SendTxData+0x3cc>
 800b0b2:	bf00      	nop
 800b0b4:	08022f64 	.word	0x08022f64
 800b0b8:	48000400 	.word	0x48000400
 800b0bc:	20000088 	.word	0x20000088
 800b0c0:	08022f80 	.word	0x08022f80
 800b0c4:	08022fa0 	.word	0x08022fa0
 800b0c8:	20000670 	.word	0x20000670
 800b0cc:	4b189680 	.word	0x4b189680
 800b0d0:	08022fa8 	.word	0x08022fa8
 800b0d4:	08022fc8 	.word	0x08022fc8
 800b0d8:	08022fd4 	.word	0x08022fd4
 800b0dc:	08022ff8 	.word	0x08022ff8
 800b0e0:	428311ec 	.word	0x428311ec
 800b0e4:	08023000 	.word	0x08023000
 800b0e8:	08023020 	.word	0x08023020
      AppData.Buffer[payload_index++] = (consumida_kwh >> 24) & 0xFF;
 800b0ec:	697b      	ldr	r3, [r7, #20]
 800b0ee:	0e18      	lsrs	r0, r3, #24
 800b0f0:	4ba7      	ldr	r3, [pc, #668]	@ (800b390 <SendTxData+0x670>)
 800b0f2:	685a      	ldr	r2, [r3, #4]
 800b0f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b0f6:	1c59      	adds	r1, r3, #1
 800b0f8:	6339      	str	r1, [r7, #48]	@ 0x30
 800b0fa:	4413      	add	r3, r2
 800b0fc:	b2c2      	uxtb	r2, r0
 800b0fe:	701a      	strb	r2, [r3, #0]
      AppData.Buffer[payload_index++] = (consumida_kwh >> 16) & 0xFF;
 800b100:	697b      	ldr	r3, [r7, #20]
 800b102:	0c18      	lsrs	r0, r3, #16
 800b104:	4ba2      	ldr	r3, [pc, #648]	@ (800b390 <SendTxData+0x670>)
 800b106:	685a      	ldr	r2, [r3, #4]
 800b108:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b10a:	1c59      	adds	r1, r3, #1
 800b10c:	6339      	str	r1, [r7, #48]	@ 0x30
 800b10e:	4413      	add	r3, r2
 800b110:	b2c2      	uxtb	r2, r0
 800b112:	701a      	strb	r2, [r3, #0]
      AppData.Buffer[payload_index++] = (consumida_kwh >> 8) & 0xFF;
 800b114:	697b      	ldr	r3, [r7, #20]
 800b116:	0a18      	lsrs	r0, r3, #8
 800b118:	4b9d      	ldr	r3, [pc, #628]	@ (800b390 <SendTxData+0x670>)
 800b11a:	685a      	ldr	r2, [r3, #4]
 800b11c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b11e:	1c59      	adds	r1, r3, #1
 800b120:	6339      	str	r1, [r7, #48]	@ 0x30
 800b122:	4413      	add	r3, r2
 800b124:	b2c2      	uxtb	r2, r0
 800b126:	701a      	strb	r2, [r3, #0]
      AppData.Buffer[payload_index++] = consumida_kwh & 0xFF;
 800b128:	4b99      	ldr	r3, [pc, #612]	@ (800b390 <SendTxData+0x670>)
 800b12a:	685a      	ldr	r2, [r3, #4]
 800b12c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b12e:	1c59      	adds	r1, r3, #1
 800b130:	6339      	str	r1, [r7, #48]	@ 0x30
 800b132:	4413      	add	r3, r2
 800b134:	697a      	ldr	r2, [r7, #20]
 800b136:	b2d2      	uxtb	r2, r2
 800b138:	701a      	strb	r2, [r3, #0]
      APP_LOG(TS_ON, VLEVEL_M, "TLV: 0x3C Activa_Consumida=%u Wh\r\n", (unsigned int)consumida_kwh);
 800b13a:	697b      	ldr	r3, [r7, #20]
 800b13c:	9300      	str	r3, [sp, #0]
 800b13e:	4b95      	ldr	r3, [pc, #596]	@ (800b394 <SendTxData+0x674>)
 800b140:	2201      	movs	r2, #1
 800b142:	2100      	movs	r1, #0
 800b144:	2002      	movs	r0, #2
 800b146:	f014 fc55 	bl	801f9f4 <UTIL_ADV_TRACE_COND_FSend>
    }

      // ===== 0x3D: Energa activa generada (2.8.0) - 4 bytes en Wh =====
      parse_ok = ParseOBISFloat(uart_rx_buffer, "2.8.0(", &valor_float);
 800b14a:	1d3b      	adds	r3, r7, #4
 800b14c:	461a      	mov	r2, r3
 800b14e:	4992      	ldr	r1, [pc, #584]	@ (800b398 <SendTxData+0x678>)
 800b150:	4892      	ldr	r0, [pc, #584]	@ (800b39c <SendTxData+0x67c>)
 800b152:	f000 fd27 	bl	800bba4 <ParseOBISFloat>
 800b156:	4603      	mov	r3, r0
 800b158:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    if (parse_ok && valor_float >= 0.0f && valor_float < 10000000.0f) {
 800b15c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800b160:	2b00      	cmp	r3, #0
 800b162:	d04d      	beq.n	800b200 <SendTxData+0x4e0>
 800b164:	687b      	ldr	r3, [r7, #4]
 800b166:	f04f 0100 	mov.w	r1, #0
 800b16a:	4618      	mov	r0, r3
 800b16c:	f7f5 febe 	bl	8000eec <__aeabi_fcmpge>
 800b170:	4603      	mov	r3, r0
 800b172:	2b00      	cmp	r3, #0
 800b174:	d044      	beq.n	800b200 <SendTxData+0x4e0>
 800b176:	687b      	ldr	r3, [r7, #4]
 800b178:	4989      	ldr	r1, [pc, #548]	@ (800b3a0 <SendTxData+0x680>)
 800b17a:	4618      	mov	r0, r3
 800b17c:	f7f5 fea2 	bl	8000ec4 <__aeabi_fcmplt>
 800b180:	4603      	mov	r3, r0
 800b182:	2b00      	cmp	r3, #0
 800b184:	d03c      	beq.n	800b200 <SendTxData+0x4e0>
      uint32_t generada_kwh = (uint32_t)(valor_float);
 800b186:	687b      	ldr	r3, [r7, #4]
 800b188:	4618      	mov	r0, r3
 800b18a:	f7f5 fee9 	bl	8000f60 <__aeabi_f2uiz>
 800b18e:	4603      	mov	r3, r0
 800b190:	613b      	str	r3, [r7, #16]
      AppData.Buffer[payload_index++] = 0x3D;  // ID
 800b192:	4b7f      	ldr	r3, [pc, #508]	@ (800b390 <SendTxData+0x670>)
 800b194:	685a      	ldr	r2, [r3, #4]
 800b196:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b198:	1c59      	adds	r1, r3, #1
 800b19a:	6339      	str	r1, [r7, #48]	@ 0x30
 800b19c:	4413      	add	r3, r2
 800b19e:	223d      	movs	r2, #61	@ 0x3d
 800b1a0:	701a      	strb	r2, [r3, #0]
      AppData.Buffer[payload_index++] = (generada_kwh >> 24) & 0xFF;
 800b1a2:	693b      	ldr	r3, [r7, #16]
 800b1a4:	0e18      	lsrs	r0, r3, #24
 800b1a6:	4b7a      	ldr	r3, [pc, #488]	@ (800b390 <SendTxData+0x670>)
 800b1a8:	685a      	ldr	r2, [r3, #4]
 800b1aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b1ac:	1c59      	adds	r1, r3, #1
 800b1ae:	6339      	str	r1, [r7, #48]	@ 0x30
 800b1b0:	4413      	add	r3, r2
 800b1b2:	b2c2      	uxtb	r2, r0
 800b1b4:	701a      	strb	r2, [r3, #0]
      AppData.Buffer[payload_index++] = (generada_kwh >> 16) & 0xFF;
 800b1b6:	693b      	ldr	r3, [r7, #16]
 800b1b8:	0c18      	lsrs	r0, r3, #16
 800b1ba:	4b75      	ldr	r3, [pc, #468]	@ (800b390 <SendTxData+0x670>)
 800b1bc:	685a      	ldr	r2, [r3, #4]
 800b1be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b1c0:	1c59      	adds	r1, r3, #1
 800b1c2:	6339      	str	r1, [r7, #48]	@ 0x30
 800b1c4:	4413      	add	r3, r2
 800b1c6:	b2c2      	uxtb	r2, r0
 800b1c8:	701a      	strb	r2, [r3, #0]
      AppData.Buffer[payload_index++] = (generada_kwh >> 8) & 0xFF;
 800b1ca:	693b      	ldr	r3, [r7, #16]
 800b1cc:	0a18      	lsrs	r0, r3, #8
 800b1ce:	4b70      	ldr	r3, [pc, #448]	@ (800b390 <SendTxData+0x670>)
 800b1d0:	685a      	ldr	r2, [r3, #4]
 800b1d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b1d4:	1c59      	adds	r1, r3, #1
 800b1d6:	6339      	str	r1, [r7, #48]	@ 0x30
 800b1d8:	4413      	add	r3, r2
 800b1da:	b2c2      	uxtb	r2, r0
 800b1dc:	701a      	strb	r2, [r3, #0]
      AppData.Buffer[payload_index++] = generada_kwh & 0xFF;
 800b1de:	4b6c      	ldr	r3, [pc, #432]	@ (800b390 <SendTxData+0x670>)
 800b1e0:	685a      	ldr	r2, [r3, #4]
 800b1e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b1e4:	1c59      	adds	r1, r3, #1
 800b1e6:	6339      	str	r1, [r7, #48]	@ 0x30
 800b1e8:	4413      	add	r3, r2
 800b1ea:	693a      	ldr	r2, [r7, #16]
 800b1ec:	b2d2      	uxtb	r2, r2
 800b1ee:	701a      	strb	r2, [r3, #0]
      APP_LOG(TS_ON, VLEVEL_M, "TLV: 0x3D Activa_Generada=%u Wh\r\n", (unsigned int)generada_kwh);
 800b1f0:	693b      	ldr	r3, [r7, #16]
 800b1f2:	9300      	str	r3, [sp, #0]
 800b1f4:	4b6b      	ldr	r3, [pc, #428]	@ (800b3a4 <SendTxData+0x684>)
 800b1f6:	2201      	movs	r2, #1
 800b1f8:	2100      	movs	r1, #0
 800b1fa:	2002      	movs	r0, #2
 800b1fc:	f014 fbfa 	bl	801f9f4 <UTIL_ADV_TRACE_COND_FSend>
    }

      // ===== 0x3E: Energa reactiva consumida (3.8.0) - 4 bytes en VArh =====
      parse_ok = ParseOBISFloat(uart_rx_buffer, "3.8.0(", &valor_float);
 800b200:	1d3b      	adds	r3, r7, #4
 800b202:	461a      	mov	r2, r3
 800b204:	4968      	ldr	r1, [pc, #416]	@ (800b3a8 <SendTxData+0x688>)
 800b206:	4865      	ldr	r0, [pc, #404]	@ (800b39c <SendTxData+0x67c>)
 800b208:	f000 fccc 	bl	800bba4 <ParseOBISFloat>
 800b20c:	4603      	mov	r3, r0
 800b20e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    if (parse_ok && valor_float >= 0.0f && valor_float < 10000000.0f) {
 800b212:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800b216:	2b00      	cmp	r3, #0
 800b218:	d04d      	beq.n	800b2b6 <SendTxData+0x596>
 800b21a:	687b      	ldr	r3, [r7, #4]
 800b21c:	f04f 0100 	mov.w	r1, #0
 800b220:	4618      	mov	r0, r3
 800b222:	f7f5 fe63 	bl	8000eec <__aeabi_fcmpge>
 800b226:	4603      	mov	r3, r0
 800b228:	2b00      	cmp	r3, #0
 800b22a:	d044      	beq.n	800b2b6 <SendTxData+0x596>
 800b22c:	687b      	ldr	r3, [r7, #4]
 800b22e:	495c      	ldr	r1, [pc, #368]	@ (800b3a0 <SendTxData+0x680>)
 800b230:	4618      	mov	r0, r3
 800b232:	f7f5 fe47 	bl	8000ec4 <__aeabi_fcmplt>
 800b236:	4603      	mov	r3, r0
 800b238:	2b00      	cmp	r3, #0
 800b23a:	d03c      	beq.n	800b2b6 <SendTxData+0x596>
      uint32_t reactiva_cons_kvarh = (uint32_t)(valor_float);
 800b23c:	687b      	ldr	r3, [r7, #4]
 800b23e:	4618      	mov	r0, r3
 800b240:	f7f5 fe8e 	bl	8000f60 <__aeabi_f2uiz>
 800b244:	4603      	mov	r3, r0
 800b246:	60fb      	str	r3, [r7, #12]
      AppData.Buffer[payload_index++] = 0x3E;  // ID
 800b248:	4b51      	ldr	r3, [pc, #324]	@ (800b390 <SendTxData+0x670>)
 800b24a:	685a      	ldr	r2, [r3, #4]
 800b24c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b24e:	1c59      	adds	r1, r3, #1
 800b250:	6339      	str	r1, [r7, #48]	@ 0x30
 800b252:	4413      	add	r3, r2
 800b254:	223e      	movs	r2, #62	@ 0x3e
 800b256:	701a      	strb	r2, [r3, #0]
      AppData.Buffer[payload_index++] = (reactiva_cons_kvarh >> 24) & 0xFF;
 800b258:	68fb      	ldr	r3, [r7, #12]
 800b25a:	0e18      	lsrs	r0, r3, #24
 800b25c:	4b4c      	ldr	r3, [pc, #304]	@ (800b390 <SendTxData+0x670>)
 800b25e:	685a      	ldr	r2, [r3, #4]
 800b260:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b262:	1c59      	adds	r1, r3, #1
 800b264:	6339      	str	r1, [r7, #48]	@ 0x30
 800b266:	4413      	add	r3, r2
 800b268:	b2c2      	uxtb	r2, r0
 800b26a:	701a      	strb	r2, [r3, #0]
      AppData.Buffer[payload_index++] = (reactiva_cons_kvarh >> 16) & 0xFF;
 800b26c:	68fb      	ldr	r3, [r7, #12]
 800b26e:	0c18      	lsrs	r0, r3, #16
 800b270:	4b47      	ldr	r3, [pc, #284]	@ (800b390 <SendTxData+0x670>)
 800b272:	685a      	ldr	r2, [r3, #4]
 800b274:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b276:	1c59      	adds	r1, r3, #1
 800b278:	6339      	str	r1, [r7, #48]	@ 0x30
 800b27a:	4413      	add	r3, r2
 800b27c:	b2c2      	uxtb	r2, r0
 800b27e:	701a      	strb	r2, [r3, #0]
      AppData.Buffer[payload_index++] = (reactiva_cons_kvarh >> 8) & 0xFF;
 800b280:	68fb      	ldr	r3, [r7, #12]
 800b282:	0a18      	lsrs	r0, r3, #8
 800b284:	4b42      	ldr	r3, [pc, #264]	@ (800b390 <SendTxData+0x670>)
 800b286:	685a      	ldr	r2, [r3, #4]
 800b288:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b28a:	1c59      	adds	r1, r3, #1
 800b28c:	6339      	str	r1, [r7, #48]	@ 0x30
 800b28e:	4413      	add	r3, r2
 800b290:	b2c2      	uxtb	r2, r0
 800b292:	701a      	strb	r2, [r3, #0]
      AppData.Buffer[payload_index++] = reactiva_cons_kvarh & 0xFF;
 800b294:	4b3e      	ldr	r3, [pc, #248]	@ (800b390 <SendTxData+0x670>)
 800b296:	685a      	ldr	r2, [r3, #4]
 800b298:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b29a:	1c59      	adds	r1, r3, #1
 800b29c:	6339      	str	r1, [r7, #48]	@ 0x30
 800b29e:	4413      	add	r3, r2
 800b2a0:	68fa      	ldr	r2, [r7, #12]
 800b2a2:	b2d2      	uxtb	r2, r2
 800b2a4:	701a      	strb	r2, [r3, #0]
      APP_LOG(TS_ON, VLEVEL_M, "TLV: 0x3E Reactiva_Consumida=%u VArh\r\n", (unsigned int)reactiva_cons_kvarh);
 800b2a6:	68fb      	ldr	r3, [r7, #12]
 800b2a8:	9300      	str	r3, [sp, #0]
 800b2aa:	4b40      	ldr	r3, [pc, #256]	@ (800b3ac <SendTxData+0x68c>)
 800b2ac:	2201      	movs	r2, #1
 800b2ae:	2100      	movs	r1, #0
 800b2b0:	2002      	movs	r0, #2
 800b2b2:	f014 fb9f 	bl	801f9f4 <UTIL_ADV_TRACE_COND_FSend>
    }

      // ===== 0x3F: Energa reactiva generada (4.8.0) - 4 bytes en VArh =====
      parse_ok = ParseOBISFloat(uart_rx_buffer, "4.8.0(", &valor_float);
 800b2b6:	1d3b      	adds	r3, r7, #4
 800b2b8:	461a      	mov	r2, r3
 800b2ba:	493d      	ldr	r1, [pc, #244]	@ (800b3b0 <SendTxData+0x690>)
 800b2bc:	4837      	ldr	r0, [pc, #220]	@ (800b39c <SendTxData+0x67c>)
 800b2be:	f000 fc71 	bl	800bba4 <ParseOBISFloat>
 800b2c2:	4603      	mov	r3, r0
 800b2c4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    if (parse_ok && valor_float >= 0.0f && valor_float < 10000000.0f) {
 800b2c8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800b2cc:	2b00      	cmp	r3, #0
 800b2ce:	d04d      	beq.n	800b36c <SendTxData+0x64c>
 800b2d0:	687b      	ldr	r3, [r7, #4]
 800b2d2:	f04f 0100 	mov.w	r1, #0
 800b2d6:	4618      	mov	r0, r3
 800b2d8:	f7f5 fe08 	bl	8000eec <__aeabi_fcmpge>
 800b2dc:	4603      	mov	r3, r0
 800b2de:	2b00      	cmp	r3, #0
 800b2e0:	d044      	beq.n	800b36c <SendTxData+0x64c>
 800b2e2:	687b      	ldr	r3, [r7, #4]
 800b2e4:	492e      	ldr	r1, [pc, #184]	@ (800b3a0 <SendTxData+0x680>)
 800b2e6:	4618      	mov	r0, r3
 800b2e8:	f7f5 fdec 	bl	8000ec4 <__aeabi_fcmplt>
 800b2ec:	4603      	mov	r3, r0
 800b2ee:	2b00      	cmp	r3, #0
 800b2f0:	d03c      	beq.n	800b36c <SendTxData+0x64c>
      uint32_t reactiva_gen_kvarh = (uint32_t)(valor_float);
 800b2f2:	687b      	ldr	r3, [r7, #4]
 800b2f4:	4618      	mov	r0, r3
 800b2f6:	f7f5 fe33 	bl	8000f60 <__aeabi_f2uiz>
 800b2fa:	4603      	mov	r3, r0
 800b2fc:	60bb      	str	r3, [r7, #8]
      AppData.Buffer[payload_index++] = 0x3F;  // ID
 800b2fe:	4b24      	ldr	r3, [pc, #144]	@ (800b390 <SendTxData+0x670>)
 800b300:	685a      	ldr	r2, [r3, #4]
 800b302:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b304:	1c59      	adds	r1, r3, #1
 800b306:	6339      	str	r1, [r7, #48]	@ 0x30
 800b308:	4413      	add	r3, r2
 800b30a:	223f      	movs	r2, #63	@ 0x3f
 800b30c:	701a      	strb	r2, [r3, #0]
      AppData.Buffer[payload_index++] = (reactiva_gen_kvarh >> 24) & 0xFF;
 800b30e:	68bb      	ldr	r3, [r7, #8]
 800b310:	0e18      	lsrs	r0, r3, #24
 800b312:	4b1f      	ldr	r3, [pc, #124]	@ (800b390 <SendTxData+0x670>)
 800b314:	685a      	ldr	r2, [r3, #4]
 800b316:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b318:	1c59      	adds	r1, r3, #1
 800b31a:	6339      	str	r1, [r7, #48]	@ 0x30
 800b31c:	4413      	add	r3, r2
 800b31e:	b2c2      	uxtb	r2, r0
 800b320:	701a      	strb	r2, [r3, #0]
      AppData.Buffer[payload_index++] = (reactiva_gen_kvarh >> 16) & 0xFF;
 800b322:	68bb      	ldr	r3, [r7, #8]
 800b324:	0c18      	lsrs	r0, r3, #16
 800b326:	4b1a      	ldr	r3, [pc, #104]	@ (800b390 <SendTxData+0x670>)
 800b328:	685a      	ldr	r2, [r3, #4]
 800b32a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b32c:	1c59      	adds	r1, r3, #1
 800b32e:	6339      	str	r1, [r7, #48]	@ 0x30
 800b330:	4413      	add	r3, r2
 800b332:	b2c2      	uxtb	r2, r0
 800b334:	701a      	strb	r2, [r3, #0]
      AppData.Buffer[payload_index++] = (reactiva_gen_kvarh >> 8) & 0xFF;
 800b336:	68bb      	ldr	r3, [r7, #8]
 800b338:	0a18      	lsrs	r0, r3, #8
 800b33a:	4b15      	ldr	r3, [pc, #84]	@ (800b390 <SendTxData+0x670>)
 800b33c:	685a      	ldr	r2, [r3, #4]
 800b33e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b340:	1c59      	adds	r1, r3, #1
 800b342:	6339      	str	r1, [r7, #48]	@ 0x30
 800b344:	4413      	add	r3, r2
 800b346:	b2c2      	uxtb	r2, r0
 800b348:	701a      	strb	r2, [r3, #0]
      AppData.Buffer[payload_index++] = reactiva_gen_kvarh & 0xFF;
 800b34a:	4b11      	ldr	r3, [pc, #68]	@ (800b390 <SendTxData+0x670>)
 800b34c:	685a      	ldr	r2, [r3, #4]
 800b34e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b350:	1c59      	adds	r1, r3, #1
 800b352:	6339      	str	r1, [r7, #48]	@ 0x30
 800b354:	4413      	add	r3, r2
 800b356:	68ba      	ldr	r2, [r7, #8]
 800b358:	b2d2      	uxtb	r2, r2
 800b35a:	701a      	strb	r2, [r3, #0]
      APP_LOG(TS_ON, VLEVEL_M, "TLV: 0x3F Reactiva_Generada=%u VArh\r\n", (unsigned int)reactiva_gen_kvarh);
 800b35c:	68bb      	ldr	r3, [r7, #8]
 800b35e:	9300      	str	r3, [sp, #0]
 800b360:	4b14      	ldr	r3, [pc, #80]	@ (800b3b4 <SendTxData+0x694>)
 800b362:	2201      	movs	r2, #1
 800b364:	2100      	movs	r1, #0
 800b366:	2002      	movs	r0, #2
 800b368:	f014 fb44 	bl	801f9f4 <UTIL_ADV_TRACE_COND_FSend>
    }

      // ===== 0x5A: Nmero de serie (C.1.0) - 4 bytes =====
    parse_ok = ParseOBISUint32(uart_rx_buffer, "C.1.0(", &valor_uint32);
 800b36c:	463b      	mov	r3, r7
 800b36e:	461a      	mov	r2, r3
 800b370:	4911      	ldr	r1, [pc, #68]	@ (800b3b8 <SendTxData+0x698>)
 800b372:	480a      	ldr	r0, [pc, #40]	@ (800b39c <SendTxData+0x67c>)
 800b374:	f000 fc90 	bl	800bc98 <ParseOBISUint32>
 800b378:	4603      	mov	r3, r0
 800b37a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    if (parse_ok && valor_uint32 != 0) {
 800b37e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800b382:	2b00      	cmp	r3, #0
 800b384:	d051      	beq.n	800b42a <SendTxData+0x70a>
 800b386:	683b      	ldr	r3, [r7, #0]
 800b388:	2b00      	cmp	r3, #0
 800b38a:	d04e      	beq.n	800b42a <SendTxData+0x70a>
 800b38c:	e016      	b.n	800b3bc <SendTxData+0x69c>
 800b38e:	bf00      	nop
 800b390:	20000088 	.word	0x20000088
 800b394:	08023028 	.word	0x08023028
 800b398:	0802304c 	.word	0x0802304c
 800b39c:	20000670 	.word	0x20000670
 800b3a0:	4b189680 	.word	0x4b189680
 800b3a4:	08023054 	.word	0x08023054
 800b3a8:	08023078 	.word	0x08023078
 800b3ac:	08023080 	.word	0x08023080
 800b3b0:	080230a8 	.word	0x080230a8
 800b3b4:	080230b0 	.word	0x080230b0
 800b3b8:	080230d8 	.word	0x080230d8
      AppData.Buffer[payload_index++] = 0x5A;  // ID
 800b3bc:	4b83      	ldr	r3, [pc, #524]	@ (800b5cc <SendTxData+0x8ac>)
 800b3be:	685a      	ldr	r2, [r3, #4]
 800b3c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b3c2:	1c59      	adds	r1, r3, #1
 800b3c4:	6339      	str	r1, [r7, #48]	@ 0x30
 800b3c6:	4413      	add	r3, r2
 800b3c8:	225a      	movs	r2, #90	@ 0x5a
 800b3ca:	701a      	strb	r2, [r3, #0]
      AppData.Buffer[payload_index++] = (valor_uint32 >> 24) & 0xFF;
 800b3cc:	683b      	ldr	r3, [r7, #0]
 800b3ce:	0e18      	lsrs	r0, r3, #24
 800b3d0:	4b7e      	ldr	r3, [pc, #504]	@ (800b5cc <SendTxData+0x8ac>)
 800b3d2:	685a      	ldr	r2, [r3, #4]
 800b3d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b3d6:	1c59      	adds	r1, r3, #1
 800b3d8:	6339      	str	r1, [r7, #48]	@ 0x30
 800b3da:	4413      	add	r3, r2
 800b3dc:	b2c2      	uxtb	r2, r0
 800b3de:	701a      	strb	r2, [r3, #0]
      AppData.Buffer[payload_index++] = (valor_uint32 >> 16) & 0xFF;
 800b3e0:	683b      	ldr	r3, [r7, #0]
 800b3e2:	0c18      	lsrs	r0, r3, #16
 800b3e4:	4b79      	ldr	r3, [pc, #484]	@ (800b5cc <SendTxData+0x8ac>)
 800b3e6:	685a      	ldr	r2, [r3, #4]
 800b3e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b3ea:	1c59      	adds	r1, r3, #1
 800b3ec:	6339      	str	r1, [r7, #48]	@ 0x30
 800b3ee:	4413      	add	r3, r2
 800b3f0:	b2c2      	uxtb	r2, r0
 800b3f2:	701a      	strb	r2, [r3, #0]
      AppData.Buffer[payload_index++] = (valor_uint32 >> 8) & 0xFF;
 800b3f4:	683b      	ldr	r3, [r7, #0]
 800b3f6:	0a18      	lsrs	r0, r3, #8
 800b3f8:	4b74      	ldr	r3, [pc, #464]	@ (800b5cc <SendTxData+0x8ac>)
 800b3fa:	685a      	ldr	r2, [r3, #4]
 800b3fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b3fe:	1c59      	adds	r1, r3, #1
 800b400:	6339      	str	r1, [r7, #48]	@ 0x30
 800b402:	4413      	add	r3, r2
 800b404:	b2c2      	uxtb	r2, r0
 800b406:	701a      	strb	r2, [r3, #0]
      AppData.Buffer[payload_index++] = valor_uint32 & 0xFF;
 800b408:	6838      	ldr	r0, [r7, #0]
 800b40a:	4b70      	ldr	r3, [pc, #448]	@ (800b5cc <SendTxData+0x8ac>)
 800b40c:	685a      	ldr	r2, [r3, #4]
 800b40e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b410:	1c59      	adds	r1, r3, #1
 800b412:	6339      	str	r1, [r7, #48]	@ 0x30
 800b414:	4413      	add	r3, r2
 800b416:	b2c2      	uxtb	r2, r0
 800b418:	701a      	strb	r2, [r3, #0]
      APP_LOG(TS_ON, VLEVEL_M, "TLV: 0x5A Numero_Serie=%u\r\n", (unsigned int)valor_uint32);
 800b41a:	683b      	ldr	r3, [r7, #0]
 800b41c:	9300      	str	r3, [sp, #0]
 800b41e:	4b6c      	ldr	r3, [pc, #432]	@ (800b5d0 <SendTxData+0x8b0>)
 800b420:	2201      	movs	r2, #1
 800b422:	2100      	movs	r1, #0
 800b424:	2002      	movs	r0, #2
 800b426:	f014 fae5 	bl	801f9f4 <UTIL_ADV_TRACE_COND_FSend>
    }

      AppData.BufferSize = payload_index;
 800b42a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b42c:	b2da      	uxtb	r2, r3
 800b42e:	4b67      	ldr	r3, [pc, #412]	@ (800b5cc <SendTxData+0x8ac>)
 800b430:	705a      	strb	r2, [r3, #1]
      meter_data_ready = 0;
 800b432:	4b68      	ldr	r3, [pc, #416]	@ (800b5d4 <SendTxData+0x8b4>)
 800b434:	2200      	movs	r2, #0
 800b436:	701a      	strb	r2, [r3, #0]

      APP_LOG(TS_ON, VLEVEL_M, "Payload TLV construido: %d bytes\r\n", payload_index);
 800b438:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b43a:	9300      	str	r3, [sp, #0]
 800b43c:	4b66      	ldr	r3, [pc, #408]	@ (800b5d8 <SendTxData+0x8b8>)
 800b43e:	2201      	movs	r2, #1
 800b440:	2100      	movs	r1, #0
 800b442:	2002      	movs	r0, #2
 800b444:	f014 fad6 	bl	801f9f4 <UTIL_ADV_TRACE_COND_FSend>
 800b448:	e06f      	b.n	800b52a <SendTxData+0x80a>

  } else {
      // Sin datos del medidor, enviar solo batera
      APP_LOG(TS_ON, VLEVEL_M, "Sin datos del medidor, enviando solo bateria\r\n");
 800b44a:	4b64      	ldr	r3, [pc, #400]	@ (800b5dc <SendTxData+0x8bc>)
 800b44c:	2201      	movs	r2, #1
 800b44e:	2100      	movs	r1, #0
 800b450:	2002      	movs	r0, #2
 800b452:	f014 facf 	bl	801f9f4 <UTIL_ADV_TRACE_COND_FSend>
    {
      /* Fallback: send battery + network_state */
      uint8_t bateria_level_lora = GetBatteryLevel();
 800b456:	f7f6 ff71 	bl	800233c <GetBatteryLevel>
 800b45a:	4603      	mov	r3, r0
 800b45c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      uint8_t bateria_pct = 0xFF;
 800b460:	23ff      	movs	r3, #255	@ 0xff
 800b462:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
      const uint16_t LORAWAN_MAX_BAT = 254U;
 800b466:	23fe      	movs	r3, #254	@ 0xfe
 800b468:	853b      	strh	r3, [r7, #40]	@ 0x28
      if (bateria_level_lora == 0xFF)
 800b46a:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 800b46e:	2bff      	cmp	r3, #255	@ 0xff
 800b470:	d103      	bne.n	800b47a <SendTxData+0x75a>
      {
        bateria_pct = 0xFF;
 800b472:	23ff      	movs	r3, #255	@ 0xff
 800b474:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
 800b478:	e015      	b.n	800b4a6 <SendTxData+0x786>
      }
      else if (bateria_level_lora == 0)
 800b47a:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 800b47e:	2b00      	cmp	r3, #0
 800b480:	d103      	bne.n	800b48a <SendTxData+0x76a>
      {
        bateria_pct = 0;
 800b482:	2300      	movs	r3, #0
 800b484:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
 800b488:	e00d      	b.n	800b4a6 <SendTxData+0x786>
      }
      else
      {
        bateria_pct = (uint8_t)((((uint32_t)bateria_level_lora) * 100U + (LORAWAN_MAX_BAT/2U)) / LORAWAN_MAX_BAT);
 800b48a:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 800b48e:	2264      	movs	r2, #100	@ 0x64
 800b490:	fb02 f303 	mul.w	r3, r2, r3
 800b494:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 800b496:	0852      	lsrs	r2, r2, #1
 800b498:	b292      	uxth	r2, r2
 800b49a:	441a      	add	r2, r3
 800b49c:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800b49e:	fbb2 f3f3 	udiv	r3, r2, r3
 800b4a2:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
      }
      AppData.Buffer[0] = 0x02;  // ID Batera
 800b4a6:	4b49      	ldr	r3, [pc, #292]	@ (800b5cc <SendTxData+0x8ac>)
 800b4a8:	685b      	ldr	r3, [r3, #4]
 800b4aa:	2202      	movs	r2, #2
 800b4ac:	701a      	strb	r2, [r3, #0]
      AppData.Buffer[1] = bateria_pct;
 800b4ae:	4b47      	ldr	r3, [pc, #284]	@ (800b5cc <SendTxData+0x8ac>)
 800b4b0:	685b      	ldr	r3, [r3, #4]
 800b4b2:	3301      	adds	r3, #1
 800b4b4:	f897 202d 	ldrb.w	r2, [r7, #45]	@ 0x2d
 800b4b8:	701a      	strb	r2, [r3, #0]

      /* Add network_state TLV (0x04) */
      uint8_t net_state = 0;
 800b4ba:	2300      	movs	r3, #0
 800b4bc:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
      if (HAL_GPIO_ReadPin(LED2_GPIO_Port, LED2_Pin) == GPIO_PIN_SET)
 800b4c0:	2120      	movs	r1, #32
 800b4c2:	4847      	ldr	r0, [pc, #284]	@ (800b5e0 <SendTxData+0x8c0>)
 800b4c4:	f7fa fb4a 	bl	8005b5c <HAL_GPIO_ReadPin>
 800b4c8:	4603      	mov	r3, r0
 800b4ca:	2b01      	cmp	r3, #1
 800b4cc:	d102      	bne.n	800b4d4 <SendTxData+0x7b4>
      {
        net_state = 1;
 800b4ce:	2301      	movs	r3, #1
 800b4d0:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
      }
      AppData.Buffer[2] = 0x04;
 800b4d4:	4b3d      	ldr	r3, [pc, #244]	@ (800b5cc <SendTxData+0x8ac>)
 800b4d6:	685b      	ldr	r3, [r3, #4]
 800b4d8:	3302      	adds	r3, #2
 800b4da:	2204      	movs	r2, #4
 800b4dc:	701a      	strb	r2, [r3, #0]
      AppData.Buffer[3] = net_state;
 800b4de:	4b3b      	ldr	r3, [pc, #236]	@ (800b5cc <SendTxData+0x8ac>)
 800b4e0:	685b      	ldr	r3, [r3, #4]
 800b4e2:	3303      	adds	r3, #3
 800b4e4:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 800b4e8:	701a      	strb	r2, [r3, #0]
      AppData.BufferSize = 4;
 800b4ea:	4b38      	ldr	r3, [pc, #224]	@ (800b5cc <SendTxData+0x8ac>)
 800b4ec:	2204      	movs	r2, #4
 800b4ee:	705a      	strb	r2, [r3, #1]

      if (bateria_pct == 0xFF)
 800b4f0:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 800b4f4:	2bff      	cmp	r3, #255	@ 0xff
 800b4f6:	d106      	bne.n	800b506 <SendTxData+0x7e6>
      {
        APP_LOG(TS_ON, VLEVEL_M, "TLV: 0x02 Bateria=NA\r\n");
 800b4f8:	4b3a      	ldr	r3, [pc, #232]	@ (800b5e4 <SendTxData+0x8c4>)
 800b4fa:	2201      	movs	r2, #1
 800b4fc:	2100      	movs	r1, #0
 800b4fe:	2002      	movs	r0, #2
 800b500:	f014 fa78 	bl	801f9f4 <UTIL_ADV_TRACE_COND_FSend>
 800b504:	e008      	b.n	800b518 <SendTxData+0x7f8>
      }
      else
      {
        APP_LOG(TS_ON, VLEVEL_M, "TLV: 0x02 Bateria=%u%%\r\n", (unsigned int)bateria_pct);
 800b506:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 800b50a:	9300      	str	r3, [sp, #0]
 800b50c:	4b36      	ldr	r3, [pc, #216]	@ (800b5e8 <SendTxData+0x8c8>)
 800b50e:	2201      	movs	r2, #1
 800b510:	2100      	movs	r1, #0
 800b512:	2002      	movs	r0, #2
 800b514:	f014 fa6e 	bl	801f9f4 <UTIL_ADV_TRACE_COND_FSend>
      }
      APP_LOG(TS_ON, VLEVEL_M, "TLV: 0x04 network_state=%u\r\n", (unsigned int)net_state);
 800b518:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800b51c:	9300      	str	r3, [sp, #0]
 800b51e:	4b33      	ldr	r3, [pc, #204]	@ (800b5ec <SendTxData+0x8cc>)
 800b520:	2201      	movs	r2, #1
 800b522:	2100      	movs	r1, #0
 800b524:	2002      	movs	r0, #2
 800b526:	f014 fa65 	bl	801f9f4 <UTIL_ADV_TRACE_COND_FSend>
    }
  }

  if ((JoinLedTimer.IsRunning) && (LmHandlerJoinStatus() == LORAMAC_HANDLER_SET))
 800b52a:	4b31      	ldr	r3, [pc, #196]	@ (800b5f0 <SendTxData+0x8d0>)
 800b52c:	7a5b      	ldrb	r3, [r3, #9]
 800b52e:	2b00      	cmp	r3, #0
 800b530:	d007      	beq.n	800b542 <SendTxData+0x822>
 800b532:	f002 fb6b 	bl	800dc0c <LmHandlerJoinStatus>
 800b536:	4603      	mov	r3, r0
 800b538:	2b01      	cmp	r3, #1
 800b53a:	d102      	bne.n	800b542 <SendTxData+0x822>
  {
    UTIL_TIMER_Stop(&JoinLedTimer);
 800b53c:	482c      	ldr	r0, [pc, #176]	@ (800b5f0 <SendTxData+0x8d0>)
 800b53e:	f014 f84f 	bl	801f5e0 <UTIL_TIMER_Stop>
  }

  status = LmHandlerSend(&AppData, LmHandlerParams.IsTxConfirmed, false);
 800b542:	4b2c      	ldr	r3, [pc, #176]	@ (800b5f4 <SendTxData+0x8d4>)
 800b544:	78db      	ldrb	r3, [r3, #3]
 800b546:	2200      	movs	r2, #0
 800b548:	4619      	mov	r1, r3
 800b54a:	4820      	ldr	r0, [pc, #128]	@ (800b5cc <SendTxData+0x8ac>)
 800b54c:	f002 fb7a 	bl	800dc44 <LmHandlerSend>
 800b550:	4603      	mov	r3, r0
 800b552:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
  if (LORAMAC_HANDLER_SUCCESS == status)
 800b556:	f997 302b 	ldrsb.w	r3, [r7, #43]	@ 0x2b
 800b55a:	2b00      	cmp	r3, #0
 800b55c:	d106      	bne.n	800b56c <SendTxData+0x84c>
  {
    APP_LOG(TS_ON, VLEVEL_L, "SEND REQUEST\r\n");
 800b55e:	4b26      	ldr	r3, [pc, #152]	@ (800b5f8 <SendTxData+0x8d8>)
 800b560:	2201      	movs	r2, #1
 800b562:	2100      	movs	r1, #0
 800b564:	2001      	movs	r0, #1
 800b566:	f014 fa45 	bl	801f9f4 <UTIL_ADV_TRACE_COND_FSend>
 800b56a:	e016      	b.n	800b59a <SendTxData+0x87a>
  }
  else if (LORAMAC_HANDLER_DUTYCYCLE_RESTRICTED == status)
 800b56c:	f997 302b 	ldrsb.w	r3, [r7, #43]	@ 0x2b
 800b570:	f113 0f06 	cmn.w	r3, #6
 800b574:	d111      	bne.n	800b59a <SendTxData+0x87a>
  {
    nextTxIn = LmHandlerGetDutyCycleWaitTime();
 800b576:	f002 fa9d 	bl	800dab4 <LmHandlerGetDutyCycleWaitTime>
 800b57a:	6378      	str	r0, [r7, #52]	@ 0x34
    if (nextTxIn > 0)
 800b57c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b57e:	2b00      	cmp	r3, #0
 800b580:	d00b      	beq.n	800b59a <SendTxData+0x87a>
    {
      APP_LOG(TS_ON, VLEVEL_L, "Next Tx in  : ~%d second(s)\r\n", (nextTxIn / 1000));
 800b582:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b584:	4a1d      	ldr	r2, [pc, #116]	@ (800b5fc <SendTxData+0x8dc>)
 800b586:	fba2 2303 	umull	r2, r3, r2, r3
 800b58a:	099b      	lsrs	r3, r3, #6
 800b58c:	9300      	str	r3, [sp, #0]
 800b58e:	4b1c      	ldr	r3, [pc, #112]	@ (800b600 <SendTxData+0x8e0>)
 800b590:	2201      	movs	r2, #1
 800b592:	2100      	movs	r1, #0
 800b594:	2001      	movs	r0, #1
 800b596:	f014 fa2d 	bl	801f9f4 <UTIL_ADV_TRACE_COND_FSend>
    }
  }

  if (EventType == TX_ON_TIMER)
 800b59a:	4b1a      	ldr	r3, [pc, #104]	@ (800b604 <SendTxData+0x8e4>)
 800b59c:	781b      	ldrb	r3, [r3, #0]
 800b59e:	2b00      	cmp	r3, #0
 800b5a0:	d10f      	bne.n	800b5c2 <SendTxData+0x8a2>
  {
    UTIL_TIMER_Stop(&TxTimer);
 800b5a2:	4819      	ldr	r0, [pc, #100]	@ (800b608 <SendTxData+0x8e8>)
 800b5a4:	f014 f81c 	bl	801f5e0 <UTIL_TIMER_Stop>
    UTIL_TIMER_SetPeriod(&TxTimer, MAX(nextTxIn, TxPeriodicity));
 800b5a8:	4b18      	ldr	r3, [pc, #96]	@ (800b60c <SendTxData+0x8ec>)
 800b5aa:	681a      	ldr	r2, [r3, #0]
 800b5ac:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b5ae:	4293      	cmp	r3, r2
 800b5b0:	bf38      	it	cc
 800b5b2:	4613      	movcc	r3, r2
 800b5b4:	4619      	mov	r1, r3
 800b5b6:	4814      	ldr	r0, [pc, #80]	@ (800b608 <SendTxData+0x8e8>)
 800b5b8:	f014 f882 	bl	801f6c0 <UTIL_TIMER_SetPeriod>
    UTIL_TIMER_Start(&TxTimer);
 800b5bc:	4812      	ldr	r0, [pc, #72]	@ (800b608 <SendTxData+0x8e8>)
 800b5be:	f013 ffa1 	bl	801f504 <UTIL_TIMER_Start>
  }
  /* USER CODE END SendTxData_1 */
}
 800b5c2:	bf00      	nop
 800b5c4:	3738      	adds	r7, #56	@ 0x38
 800b5c6:	46bd      	mov	sp, r7
 800b5c8:	bd80      	pop	{r7, pc}
 800b5ca:	bf00      	nop
 800b5cc:	20000088 	.word	0x20000088
 800b5d0:	080230e0 	.word	0x080230e0
 800b5d4:	200003a8 	.word	0x200003a8
 800b5d8:	080230fc 	.word	0x080230fc
 800b5dc:	08023120 	.word	0x08023120
 800b5e0:	48000400 	.word	0x48000400
 800b5e4:	08022f4c 	.word	0x08022f4c
 800b5e8:	08022f64 	.word	0x08022f64
 800b5ec:	08022f80 	.word	0x08022f80
 800b5f0:	200009e4 	.word	0x200009e4
 800b5f4:	2000006c 	.word	0x2000006c
 800b5f8:	08023150 	.word	0x08023150
 800b5fc:	10624dd3 	.word	0x10624dd3
 800b600:	08023160 	.word	0x08023160
 800b604:	2000088c 	.word	0x2000088c
 800b608:	20000890 	.word	0x20000890
 800b60c:	20000084 	.word	0x20000084

0800b610 <OnTxTimerEvent>:

static void OnTxTimerEvent(void *context)
{
 800b610:	b580      	push	{r7, lr}
 800b612:	b082      	sub	sp, #8
 800b614:	af00      	add	r7, sp, #0
 800b616:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN OnTxTimerEvent_1 */

  /* USER CODE END OnTxTimerEvent_1 */
  UTIL_SEQ_SetTask((1 << CFG_SEQ_Task_LoRaSendOnTxTimerOrButtonEvent), CFG_SEQ_Prio_0);
 800b618:	2100      	movs	r1, #0
 800b61a:	2002      	movs	r0, #2
 800b61c:	f013 febc 	bl	801f398 <UTIL_SEQ_SetTask>

  /*Wait for next tx slot*/
  UTIL_TIMER_Start(&TxTimer);
 800b620:	4803      	ldr	r0, [pc, #12]	@ (800b630 <OnTxTimerEvent+0x20>)
 800b622:	f013 ff6f 	bl	801f504 <UTIL_TIMER_Start>
  /* USER CODE BEGIN OnTxTimerEvent_2 */

  /* USER CODE END OnTxTimerEvent_2 */
}
 800b626:	bf00      	nop
 800b628:	3708      	adds	r7, #8
 800b62a:	46bd      	mov	sp, r7
 800b62c:	bd80      	pop	{r7, pc}
 800b62e:	bf00      	nop
 800b630:	20000890 	.word	0x20000890

0800b634 <OnTxTimerLedEvent>:

/* USER CODE BEGIN PrFD_LedEvents */
static void OnTxTimerLedEvent(void *context)
{
 800b634:	b480      	push	{r7}
 800b636:	b083      	sub	sp, #12
 800b638:	af00      	add	r7, sp, #0
 800b63a:	6078      	str	r0, [r7, #4]
#if 0	// XXX: No LED available
  HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_RESET); /* LED_GREEN */
#endif
}
 800b63c:	bf00      	nop
 800b63e:	370c      	adds	r7, #12
 800b640:	46bd      	mov	sp, r7
 800b642:	bc80      	pop	{r7}
 800b644:	4770      	bx	lr

0800b646 <OnRxTimerLedEvent>:

static void OnRxTimerLedEvent(void *context)
{
 800b646:	b480      	push	{r7}
 800b648:	b083      	sub	sp, #12
 800b64a:	af00      	add	r7, sp, #0
 800b64c:	6078      	str	r0, [r7, #4]
#if 0   // XXX: No LED available
  HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_RESET); /* LED_BLUE */
#endif
}
 800b64e:	bf00      	nop
 800b650:	370c      	adds	r7, #12
 800b652:	46bd      	mov	sp, r7
 800b654:	bc80      	pop	{r7}
 800b656:	4770      	bx	lr

0800b658 <OnJoinTimerLedEvent>:

static void OnJoinTimerLedEvent(void *context)
{
 800b658:	b480      	push	{r7}
 800b65a:	b083      	sub	sp, #12
 800b65c:	af00      	add	r7, sp, #0
 800b65e:	6078      	str	r0, [r7, #4]
#if 0   // XXX: No LED available
  HAL_GPIO_TogglePin(LED3_GPIO_Port, LED3_Pin); /* LED_RED */
#endif
}
 800b660:	bf00      	nop
 800b662:	370c      	adds	r7, #12
 800b664:	46bd      	mov	sp, r7
 800b666:	bc80      	pop	{r7}
 800b668:	4770      	bx	lr
	...

0800b66c <OnTxData>:

/* USER CODE END PrFD_LedEvents */

static void OnTxData(LmHandlerTxParams_t *params)
{
 800b66c:	b580      	push	{r7, lr}
 800b66e:	b086      	sub	sp, #24
 800b670:	af04      	add	r7, sp, #16
 800b672:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN OnTxData_1 */
  if ((params != NULL))
 800b674:	687b      	ldr	r3, [r7, #4]
 800b676:	2b00      	cmp	r3, #0
 800b678:	d041      	beq.n	800b6fe <OnTxData+0x92>
  {
    /* Process Tx event only if its a mcps response to prevent some internal events (mlme) */
    if (params->IsMcpsConfirm != 0)
 800b67a:	687b      	ldr	r3, [r7, #4]
 800b67c:	781b      	ldrb	r3, [r3, #0]
 800b67e:	2b00      	cmp	r3, #0
 800b680:	d03d      	beq.n	800b6fe <OnTxData+0x92>
    {
#if 0	// XXX: No LED available
      HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_SET); /* LED_GREEN */
#endif
      UTIL_TIMER_Start(&TxLedTimer);
 800b682:	4821      	ldr	r0, [pc, #132]	@ (800b708 <OnTxData+0x9c>)
 800b684:	f013 ff3e 	bl	801f504 <UTIL_TIMER_Start>

      APP_LOG(TS_OFF, VLEVEL_M, "\r\n###### ========== MCPS-Confirm =============\r\n");
 800b688:	4b20      	ldr	r3, [pc, #128]	@ (800b70c <OnTxData+0xa0>)
 800b68a:	2200      	movs	r2, #0
 800b68c:	2100      	movs	r1, #0
 800b68e:	2002      	movs	r0, #2
 800b690:	f014 f9b0 	bl	801f9f4 <UTIL_ADV_TRACE_COND_FSend>
      APP_LOG(TS_OFF, VLEVEL_H, "###### U/L FRAME:%04d | PORT:%d | DR:%d | PWR:%d", params->UplinkCounter,
 800b694:	687b      	ldr	r3, [r7, #4]
 800b696:	68db      	ldr	r3, [r3, #12]
 800b698:	687a      	ldr	r2, [r7, #4]
 800b69a:	7c12      	ldrb	r2, [r2, #16]
 800b69c:	4611      	mov	r1, r2
 800b69e:	687a      	ldr	r2, [r7, #4]
 800b6a0:	f992 200a 	ldrsb.w	r2, [r2, #10]
 800b6a4:	4610      	mov	r0, r2
 800b6a6:	687a      	ldr	r2, [r7, #4]
 800b6a8:	f992 2018 	ldrsb.w	r2, [r2, #24]
 800b6ac:	9203      	str	r2, [sp, #12]
 800b6ae:	9002      	str	r0, [sp, #8]
 800b6b0:	9101      	str	r1, [sp, #4]
 800b6b2:	9300      	str	r3, [sp, #0]
 800b6b4:	4b16      	ldr	r3, [pc, #88]	@ (800b710 <OnTxData+0xa4>)
 800b6b6:	2200      	movs	r2, #0
 800b6b8:	2100      	movs	r1, #0
 800b6ba:	2003      	movs	r0, #3
 800b6bc:	f014 f99a 	bl	801f9f4 <UTIL_ADV_TRACE_COND_FSend>
              params->AppData.Port, params->Datarate, params->TxPower);

      APP_LOG(TS_OFF, VLEVEL_H, " | MSG TYPE:");
 800b6c0:	4b14      	ldr	r3, [pc, #80]	@ (800b714 <OnTxData+0xa8>)
 800b6c2:	2200      	movs	r2, #0
 800b6c4:	2100      	movs	r1, #0
 800b6c6:	2003      	movs	r0, #3
 800b6c8:	f014 f994 	bl	801f9f4 <UTIL_ADV_TRACE_COND_FSend>
      if (params->MsgType == LORAMAC_HANDLER_CONFIRMED_MSG)
 800b6cc:	687b      	ldr	r3, [r7, #4]
 800b6ce:	7a1b      	ldrb	r3, [r3, #8]
 800b6d0:	2b01      	cmp	r3, #1
 800b6d2:	d10e      	bne.n	800b6f2 <OnTxData+0x86>
      {
        APP_LOG(TS_OFF, VLEVEL_H, "CONFIRMED [%s]\r\n", (params->AckReceived != 0) ? "ACK" : "NACK");
 800b6d4:	687b      	ldr	r3, [r7, #4]
 800b6d6:	7a5b      	ldrb	r3, [r3, #9]
 800b6d8:	2b00      	cmp	r3, #0
 800b6da:	d001      	beq.n	800b6e0 <OnTxData+0x74>
 800b6dc:	4b0e      	ldr	r3, [pc, #56]	@ (800b718 <OnTxData+0xac>)
 800b6de:	e000      	b.n	800b6e2 <OnTxData+0x76>
 800b6e0:	4b0e      	ldr	r3, [pc, #56]	@ (800b71c <OnTxData+0xb0>)
 800b6e2:	9300      	str	r3, [sp, #0]
 800b6e4:	4b0e      	ldr	r3, [pc, #56]	@ (800b720 <OnTxData+0xb4>)
 800b6e6:	2200      	movs	r2, #0
 800b6e8:	2100      	movs	r1, #0
 800b6ea:	2003      	movs	r0, #3
 800b6ec:	f014 f982 	bl	801f9f4 <UTIL_ADV_TRACE_COND_FSend>
        APP_LOG(TS_OFF, VLEVEL_H, "UNCONFIRMED\r\n");
      }
    }
  }
  /* USER CODE END OnTxData_1 */
}
 800b6f0:	e005      	b.n	800b6fe <OnTxData+0x92>
        APP_LOG(TS_OFF, VLEVEL_H, "UNCONFIRMED\r\n");
 800b6f2:	4b0c      	ldr	r3, [pc, #48]	@ (800b724 <OnTxData+0xb8>)
 800b6f4:	2200      	movs	r2, #0
 800b6f6:	2100      	movs	r1, #0
 800b6f8:	2003      	movs	r0, #3
 800b6fa:	f014 f97b 	bl	801f9f4 <UTIL_ADV_TRACE_COND_FSend>
}
 800b6fe:	bf00      	nop
 800b700:	3708      	adds	r7, #8
 800b702:	46bd      	mov	sp, r7
 800b704:	bd80      	pop	{r7, pc}
 800b706:	bf00      	nop
 800b708:	200009b4 	.word	0x200009b4
 800b70c:	08023180 	.word	0x08023180
 800b710:	080231b4 	.word	0x080231b4
 800b714:	080231e8 	.word	0x080231e8
 800b718:	080231f8 	.word	0x080231f8
 800b71c:	080231fc 	.word	0x080231fc
 800b720:	08023204 	.word	0x08023204
 800b724:	08023218 	.word	0x08023218

0800b728 <OnJoinRequest>:

static void OnJoinRequest(LmHandlerJoinParams_t *joinParams)
{
 800b728:	b580      	push	{r7, lr}
 800b72a:	b082      	sub	sp, #8
 800b72c:	af00      	add	r7, sp, #0
 800b72e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN OnJoinRequest_1 */
  if (joinParams != NULL)
 800b730:	687b      	ldr	r3, [r7, #4]
 800b732:	2b00      	cmp	r3, #0
 800b734:	d039      	beq.n	800b7aa <OnJoinRequest+0x82>
  {
    if (joinParams->Status == LORAMAC_HANDLER_SUCCESS)
 800b736:	687b      	ldr	r3, [r7, #4]
 800b738:	f993 3006 	ldrsb.w	r3, [r3, #6]
 800b73c:	2b00      	cmp	r3, #0
 800b73e:	d11e      	bne.n	800b77e <OnJoinRequest+0x56>
    {
      UTIL_SEQ_SetTask((1 << CFG_SEQ_Task_LoRaStoreContextEvent), CFG_SEQ_Prio_0);
 800b740:	2100      	movs	r1, #0
 800b742:	2004      	movs	r0, #4
 800b744:	f013 fe28 	bl	801f398 <UTIL_SEQ_SetTask>

      UTIL_TIMER_Stop(&JoinLedTimer);
 800b748:	481a      	ldr	r0, [pc, #104]	@ (800b7b4 <OnJoinRequest+0x8c>)
 800b74a:	f013 ff49 	bl	801f5e0 <UTIL_TIMER_Stop>
#if 0   // XXX:
      HAL_GPIO_WritePin(LED3_GPIO_Port, LED3_Pin, GPIO_PIN_RESET); /* LED_RED */
#endif

      APP_LOG(TS_OFF, VLEVEL_M, "\r\n###### = JOINED = ");
 800b74e:	4b1a      	ldr	r3, [pc, #104]	@ (800b7b8 <OnJoinRequest+0x90>)
 800b750:	2200      	movs	r2, #0
 800b752:	2100      	movs	r1, #0
 800b754:	2002      	movs	r0, #2
 800b756:	f014 f94d 	bl	801f9f4 <UTIL_ADV_TRACE_COND_FSend>
      if (joinParams->Mode == ACTIVATION_TYPE_ABP)
 800b75a:	687b      	ldr	r3, [r7, #4]
 800b75c:	79db      	ldrb	r3, [r3, #7]
 800b75e:	2b01      	cmp	r3, #1
 800b760:	d106      	bne.n	800b770 <OnJoinRequest+0x48>
      {
        APP_LOG(TS_OFF, VLEVEL_M, "ABP ======================\r\n");
 800b762:	4b16      	ldr	r3, [pc, #88]	@ (800b7bc <OnJoinRequest+0x94>)
 800b764:	2200      	movs	r2, #0
 800b766:	2100      	movs	r1, #0
 800b768:	2002      	movs	r0, #2
 800b76a:	f014 f943 	bl	801f9f4 <UTIL_ADV_TRACE_COND_FSend>
    	LmHandlerJoin(ActivationType, LORAWAN_FORCE_REJOIN_AT_BOOT);
      }
    }
  }
  /* USER CODE END OnJoinRequest_1 */
}
 800b76e:	e01c      	b.n	800b7aa <OnJoinRequest+0x82>
        APP_LOG(TS_OFF, VLEVEL_M, "OTAA =====================\r\n");
 800b770:	4b13      	ldr	r3, [pc, #76]	@ (800b7c0 <OnJoinRequest+0x98>)
 800b772:	2200      	movs	r2, #0
 800b774:	2100      	movs	r1, #0
 800b776:	2002      	movs	r0, #2
 800b778:	f014 f93c 	bl	801f9f4 <UTIL_ADV_TRACE_COND_FSend>
}
 800b77c:	e015      	b.n	800b7aa <OnJoinRequest+0x82>
      APP_LOG(TS_OFF, VLEVEL_M, "\r\n###### = JOIN FAILED\r\n");
 800b77e:	4b11      	ldr	r3, [pc, #68]	@ (800b7c4 <OnJoinRequest+0x9c>)
 800b780:	2200      	movs	r2, #0
 800b782:	2100      	movs	r1, #0
 800b784:	2002      	movs	r0, #2
 800b786:	f014 f935 	bl	801f9f4 <UTIL_ADV_TRACE_COND_FSend>
      if (joinParams->Mode == ACTIVATION_TYPE_OTAA) {
 800b78a:	687b      	ldr	r3, [r7, #4]
 800b78c:	79db      	ldrb	r3, [r3, #7]
 800b78e:	2b02      	cmp	r3, #2
 800b790:	d10b      	bne.n	800b7aa <OnJoinRequest+0x82>
          APP_LOG(TS_OFF, VLEVEL_M, "\r\n###### = RE-TRYING OTAA JOIN\r\n");
 800b792:	4b0d      	ldr	r3, [pc, #52]	@ (800b7c8 <OnJoinRequest+0xa0>)
 800b794:	2200      	movs	r2, #0
 800b796:	2100      	movs	r1, #0
 800b798:	2002      	movs	r0, #2
 800b79a:	f014 f92b 	bl	801f9f4 <UTIL_ADV_TRACE_COND_FSend>
    	LmHandlerJoin(ActivationType, LORAWAN_FORCE_REJOIN_AT_BOOT);
 800b79e:	4b0b      	ldr	r3, [pc, #44]	@ (800b7cc <OnJoinRequest+0xa4>)
 800b7a0:	781b      	ldrb	r3, [r3, #0]
 800b7a2:	2101      	movs	r1, #1
 800b7a4:	4618      	mov	r0, r3
 800b7a6:	f002 f98f 	bl	800dac8 <LmHandlerJoin>
}
 800b7aa:	bf00      	nop
 800b7ac:	3708      	adds	r7, #8
 800b7ae:	46bd      	mov	sp, r7
 800b7b0:	bd80      	pop	{r7, pc}
 800b7b2:	bf00      	nop
 800b7b4:	200009e4 	.word	0x200009e4
 800b7b8:	08023228 	.word	0x08023228
 800b7bc:	08023240 	.word	0x08023240
 800b7c0:	08023260 	.word	0x08023260
 800b7c4:	08023280 	.word	0x08023280
 800b7c8:	0802329c 	.word	0x0802329c
 800b7cc:	2000001c 	.word	0x2000001c

0800b7d0 <OnBeaconStatusChange>:

static void OnBeaconStatusChange(LmHandlerBeaconParams_t *params)
{
 800b7d0:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b7d2:	b093      	sub	sp, #76	@ 0x4c
 800b7d4:	af0c      	add	r7, sp, #48	@ 0x30
 800b7d6:	6178      	str	r0, [r7, #20]
  /* USER CODE BEGIN OnBeaconStatusChange_1 */
  if (params != NULL)
 800b7d8:	697b      	ldr	r3, [r7, #20]
 800b7da:	2b00      	cmp	r3, #0
 800b7dc:	d056      	beq.n	800b88c <OnBeaconStatusChange+0xbc>
  {
    switch (params->State)
 800b7de:	697b      	ldr	r3, [r7, #20]
 800b7e0:	785b      	ldrb	r3, [r3, #1]
 800b7e2:	2b02      	cmp	r3, #2
 800b7e4:	d008      	beq.n	800b7f8 <OnBeaconStatusChange+0x28>
 800b7e6:	2b03      	cmp	r3, #3
 800b7e8:	d049      	beq.n	800b87e <OnBeaconStatusChange+0xae>
    {
      default:
      case LORAMAC_HANDLER_BEACON_LOST:
      {
        APP_LOG(TS_OFF, VLEVEL_M, "\r\n###### BEACON LOST\r\n");
 800b7ea:	4b2a      	ldr	r3, [pc, #168]	@ (800b894 <OnBeaconStatusChange+0xc4>)
 800b7ec:	2200      	movs	r2, #0
 800b7ee:	2100      	movs	r1, #0
 800b7f0:	2002      	movs	r0, #2
 800b7f2:	f014 f8ff 	bl	801f9f4 <UTIL_ADV_TRACE_COND_FSend>
        break;
 800b7f6:	e049      	b.n	800b88c <OnBeaconStatusChange+0xbc>
      }
      case LORAMAC_HANDLER_BEACON_RX:
      {
        APP_LOG(TS_OFF, VLEVEL_M,
 800b7f8:	697b      	ldr	r3, [r7, #20]
 800b7fa:	7c1b      	ldrb	r3, [r3, #16]
 800b7fc:	4618      	mov	r0, r3
 800b7fe:	697b      	ldr	r3, [r7, #20]
 800b800:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 800b804:	461c      	mov	r4, r3
 800b806:	697b      	ldr	r3, [r7, #20]
 800b808:	f993 3014 	ldrsb.w	r3, [r3, #20]
 800b80c:	461d      	mov	r5, r3
 800b80e:	697b      	ldr	r3, [r7, #20]
 800b810:	68db      	ldr	r3, [r3, #12]
 800b812:	697a      	ldr	r2, [r7, #20]
 800b814:	6852      	ldr	r2, [r2, #4]
 800b816:	6979      	ldr	r1, [r7, #20]
 800b818:	7d89      	ldrb	r1, [r1, #22]
 800b81a:	460e      	mov	r6, r1
 800b81c:	6979      	ldr	r1, [r7, #20]
 800b81e:	7dc9      	ldrb	r1, [r1, #23]
 800b820:	6139      	str	r1, [r7, #16]
 800b822:	6979      	ldr	r1, [r7, #20]
 800b824:	7e09      	ldrb	r1, [r1, #24]
 800b826:	60f9      	str	r1, [r7, #12]
 800b828:	6979      	ldr	r1, [r7, #20]
 800b82a:	7e49      	ldrb	r1, [r1, #25]
 800b82c:	60b9      	str	r1, [r7, #8]
 800b82e:	6979      	ldr	r1, [r7, #20]
 800b830:	7e89      	ldrb	r1, [r1, #26]
 800b832:	6079      	str	r1, [r7, #4]
 800b834:	6979      	ldr	r1, [r7, #20]
 800b836:	7ec9      	ldrb	r1, [r1, #27]
 800b838:	6039      	str	r1, [r7, #0]
 800b83a:	6979      	ldr	r1, [r7, #20]
 800b83c:	7f09      	ldrb	r1, [r1, #28]
 800b83e:	910b      	str	r1, [sp, #44]	@ 0x2c
 800b840:	f8d7 c000 	ldr.w	ip, [r7]
 800b844:	f8cd c028 	str.w	ip, [sp, #40]	@ 0x28
 800b848:	f8d7 c004 	ldr.w	ip, [r7, #4]
 800b84c:	f8cd c024 	str.w	ip, [sp, #36]	@ 0x24
 800b850:	f8d7 c008 	ldr.w	ip, [r7, #8]
 800b854:	f8cd c020 	str.w	ip, [sp, #32]
 800b858:	f8d7 c00c 	ldr.w	ip, [r7, #12]
 800b85c:	f8cd c01c 	str.w	ip, [sp, #28]
 800b860:	6939      	ldr	r1, [r7, #16]
 800b862:	9106      	str	r1, [sp, #24]
 800b864:	9605      	str	r6, [sp, #20]
 800b866:	9204      	str	r2, [sp, #16]
 800b868:	9303      	str	r3, [sp, #12]
 800b86a:	9502      	str	r5, [sp, #8]
 800b86c:	9401      	str	r4, [sp, #4]
 800b86e:	9000      	str	r0, [sp, #0]
 800b870:	4b09      	ldr	r3, [pc, #36]	@ (800b898 <OnBeaconStatusChange+0xc8>)
 800b872:	2200      	movs	r2, #0
 800b874:	2100      	movs	r1, #0
 800b876:	2002      	movs	r0, #2
 800b878:	f014 f8bc 	bl	801f9f4 <UTIL_ADV_TRACE_COND_FSend>
                params->Info.Datarate, params->Info.Rssi, params->Info.Snr, params->Info.Frequency,
                params->Info.Time.Seconds, params->Info.GwSpecific.InfoDesc,
                params->Info.GwSpecific.Info[0], params->Info.GwSpecific.Info[1],
                params->Info.GwSpecific.Info[2], params->Info.GwSpecific.Info[3],
                params->Info.GwSpecific.Info[4], params->Info.GwSpecific.Info[5]);
        break;
 800b87c:	e006      	b.n	800b88c <OnBeaconStatusChange+0xbc>
      }
      case LORAMAC_HANDLER_BEACON_NRX:
      {
        APP_LOG(TS_OFF, VLEVEL_M, "\r\n###### BEACON NOT RECEIVED\r\n");
 800b87e:	4b07      	ldr	r3, [pc, #28]	@ (800b89c <OnBeaconStatusChange+0xcc>)
 800b880:	2200      	movs	r2, #0
 800b882:	2100      	movs	r1, #0
 800b884:	2002      	movs	r0, #2
 800b886:	f014 f8b5 	bl	801f9f4 <UTIL_ADV_TRACE_COND_FSend>
        break;
 800b88a:	bf00      	nop
      }
    }
  }
  /* USER CODE END OnBeaconStatusChange_1 */
}
 800b88c:	bf00      	nop
 800b88e:	371c      	adds	r7, #28
 800b890:	46bd      	mov	sp, r7
 800b892:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b894:	080232c0 	.word	0x080232c0
 800b898:	080232d8 	.word	0x080232d8
 800b89c:	0802334c 	.word	0x0802334c

0800b8a0 <OnSysTimeUpdate>:

static void OnSysTimeUpdate(void)
{
 800b8a0:	b480      	push	{r7}
 800b8a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OnSysTimeUpdate_1 */

  /* USER CODE END OnSysTimeUpdate_1 */
}
 800b8a4:	bf00      	nop
 800b8a6:	46bd      	mov	sp, r7
 800b8a8:	bc80      	pop	{r7}
 800b8aa:	4770      	bx	lr

0800b8ac <OnClassChange>:

static void OnClassChange(DeviceClass_t deviceClass)
{
 800b8ac:	b580      	push	{r7, lr}
 800b8ae:	b084      	sub	sp, #16
 800b8b0:	af02      	add	r7, sp, #8
 800b8b2:	4603      	mov	r3, r0
 800b8b4:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN OnClassChange_1 */
  APP_LOG(TS_OFF, VLEVEL_M, "Switch to Class %c done\r\n", "ABC"[deviceClass]);
 800b8b6:	79fb      	ldrb	r3, [r7, #7]
 800b8b8:	4a06      	ldr	r2, [pc, #24]	@ (800b8d4 <OnClassChange+0x28>)
 800b8ba:	5cd3      	ldrb	r3, [r2, r3]
 800b8bc:	9300      	str	r3, [sp, #0]
 800b8be:	4b06      	ldr	r3, [pc, #24]	@ (800b8d8 <OnClassChange+0x2c>)
 800b8c0:	2200      	movs	r2, #0
 800b8c2:	2100      	movs	r1, #0
 800b8c4:	2002      	movs	r0, #2
 800b8c6:	f014 f895 	bl	801f9f4 <UTIL_ADV_TRACE_COND_FSend>
  /* USER CODE END OnClassChange_1 */
}
 800b8ca:	bf00      	nop
 800b8cc:	3708      	adds	r7, #8
 800b8ce:	46bd      	mov	sp, r7
 800b8d0:	bd80      	pop	{r7, pc}
 800b8d2:	bf00      	nop
 800b8d4:	08023388 	.word	0x08023388
 800b8d8:	0802336c 	.word	0x0802336c

0800b8dc <OnMacProcessNotify>:

static void OnMacProcessNotify(void)
{
 800b8dc:	b580      	push	{r7, lr}
 800b8de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OnMacProcessNotify_1 */

  /* USER CODE END OnMacProcessNotify_1 */
  UTIL_SEQ_SetTask((1 << CFG_SEQ_Task_LmHandlerProcess), CFG_SEQ_Prio_0);
 800b8e0:	2100      	movs	r1, #0
 800b8e2:	2001      	movs	r0, #1
 800b8e4:	f013 fd58 	bl	801f398 <UTIL_SEQ_SetTask>

  /* USER CODE BEGIN OnMacProcessNotify_2 */

  /* USER CODE END OnMacProcessNotify_2 */
}
 800b8e8:	bf00      	nop
 800b8ea:	bd80      	pop	{r7, pc}

0800b8ec <OnTxPeriodicityChanged>:

static void OnTxPeriodicityChanged(uint32_t periodicity)
{
 800b8ec:	b580      	push	{r7, lr}
 800b8ee:	b082      	sub	sp, #8
 800b8f0:	af00      	add	r7, sp, #0
 800b8f2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN OnTxPeriodicityChanged_1 */

  /* USER CODE END OnTxPeriodicityChanged_1 */
  TxPeriodicity = periodicity;
 800b8f4:	4a0c      	ldr	r2, [pc, #48]	@ (800b928 <OnTxPeriodicityChanged+0x3c>)
 800b8f6:	687b      	ldr	r3, [r7, #4]
 800b8f8:	6013      	str	r3, [r2, #0]

  if (TxPeriodicity == 0)
 800b8fa:	4b0b      	ldr	r3, [pc, #44]	@ (800b928 <OnTxPeriodicityChanged+0x3c>)
 800b8fc:	681b      	ldr	r3, [r3, #0]
 800b8fe:	2b00      	cmp	r3, #0
 800b900:	d102      	bne.n	800b908 <OnTxPeriodicityChanged+0x1c>
  {
    /* Revert to application default periodicity */
    TxPeriodicity = APP_TX_DUTYCYCLE;
 800b902:	4b09      	ldr	r3, [pc, #36]	@ (800b928 <OnTxPeriodicityChanged+0x3c>)
 800b904:	4a09      	ldr	r2, [pc, #36]	@ (800b92c <OnTxPeriodicityChanged+0x40>)
 800b906:	601a      	str	r2, [r3, #0]
  }

  /* Update timer periodicity */
  UTIL_TIMER_Stop(&TxTimer);
 800b908:	4809      	ldr	r0, [pc, #36]	@ (800b930 <OnTxPeriodicityChanged+0x44>)
 800b90a:	f013 fe69 	bl	801f5e0 <UTIL_TIMER_Stop>
  UTIL_TIMER_SetPeriod(&TxTimer, TxPeriodicity);
 800b90e:	4b06      	ldr	r3, [pc, #24]	@ (800b928 <OnTxPeriodicityChanged+0x3c>)
 800b910:	681b      	ldr	r3, [r3, #0]
 800b912:	4619      	mov	r1, r3
 800b914:	4806      	ldr	r0, [pc, #24]	@ (800b930 <OnTxPeriodicityChanged+0x44>)
 800b916:	f013 fed3 	bl	801f6c0 <UTIL_TIMER_SetPeriod>
  UTIL_TIMER_Start(&TxTimer);
 800b91a:	4805      	ldr	r0, [pc, #20]	@ (800b930 <OnTxPeriodicityChanged+0x44>)
 800b91c:	f013 fdf2 	bl	801f504 <UTIL_TIMER_Start>
  /* USER CODE BEGIN OnTxPeriodicityChanged_2 */

  /* USER CODE END OnTxPeriodicityChanged_2 */
}
 800b920:	bf00      	nop
 800b922:	3708      	adds	r7, #8
 800b924:	46bd      	mov	sp, r7
 800b926:	bd80      	pop	{r7, pc}
 800b928:	20000084 	.word	0x20000084
 800b92c:	000927c0 	.word	0x000927c0
 800b930:	20000890 	.word	0x20000890

0800b934 <OnTxFrameCtrlChanged>:

static void OnTxFrameCtrlChanged(LmHandlerMsgTypes_t isTxConfirmed)
{
 800b934:	b480      	push	{r7}
 800b936:	b083      	sub	sp, #12
 800b938:	af00      	add	r7, sp, #0
 800b93a:	4603      	mov	r3, r0
 800b93c:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN OnTxFrameCtrlChanged_1 */

  /* USER CODE END OnTxFrameCtrlChanged_1 */
  LmHandlerParams.IsTxConfirmed = isTxConfirmed;
 800b93e:	4a04      	ldr	r2, [pc, #16]	@ (800b950 <OnTxFrameCtrlChanged+0x1c>)
 800b940:	79fb      	ldrb	r3, [r7, #7]
 800b942:	70d3      	strb	r3, [r2, #3]
  /* USER CODE BEGIN OnTxFrameCtrlChanged_2 */

  /* USER CODE END OnTxFrameCtrlChanged_2 */
}
 800b944:	bf00      	nop
 800b946:	370c      	adds	r7, #12
 800b948:	46bd      	mov	sp, r7
 800b94a:	bc80      	pop	{r7}
 800b94c:	4770      	bx	lr
 800b94e:	bf00      	nop
 800b950:	2000006c 	.word	0x2000006c

0800b954 <OnPingSlotPeriodicityChanged>:

static void OnPingSlotPeriodicityChanged(uint8_t pingSlotPeriodicity)
{
 800b954:	b480      	push	{r7}
 800b956:	b083      	sub	sp, #12
 800b958:	af00      	add	r7, sp, #0
 800b95a:	4603      	mov	r3, r0
 800b95c:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN OnPingSlotPeriodicityChanged_1 */

  /* USER CODE END OnPingSlotPeriodicityChanged_1 */
  LmHandlerParams.PingSlotPeriodicity = pingSlotPeriodicity;
 800b95e:	4a04      	ldr	r2, [pc, #16]	@ (800b970 <OnPingSlotPeriodicityChanged+0x1c>)
 800b960:	79fb      	ldrb	r3, [r7, #7]
 800b962:	7413      	strb	r3, [r2, #16]
  /* USER CODE BEGIN OnPingSlotPeriodicityChanged_2 */

  /* USER CODE END OnPingSlotPeriodicityChanged_2 */
}
 800b964:	bf00      	nop
 800b966:	370c      	adds	r7, #12
 800b968:	46bd      	mov	sp, r7
 800b96a:	bc80      	pop	{r7}
 800b96c:	4770      	bx	lr
 800b96e:	bf00      	nop
 800b970:	2000006c 	.word	0x2000006c

0800b974 <OnSystemReset>:

static void OnSystemReset(void)
{
 800b974:	b580      	push	{r7, lr}
 800b976:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OnSystemReset_1 */

  /* USER CODE END OnSystemReset_1 */
  if ((LORAMAC_HANDLER_SUCCESS == LmHandlerHalt()) && (LmHandlerJoinStatus() == LORAMAC_HANDLER_SET))
 800b978:	f002 fe9f 	bl	800e6ba <LmHandlerHalt>
 800b97c:	4603      	mov	r3, r0
 800b97e:	2b00      	cmp	r3, #0
 800b980:	d106      	bne.n	800b990 <OnSystemReset+0x1c>
 800b982:	f002 f943 	bl	800dc0c <LmHandlerJoinStatus>
 800b986:	4603      	mov	r3, r0
 800b988:	2b01      	cmp	r3, #1
 800b98a:	d101      	bne.n	800b990 <OnSystemReset+0x1c>
  {
    NVIC_SystemReset();
 800b98c:	f7fe ffdc 	bl	800a948 <__NVIC_SystemReset>
  }
  /* USER CODE BEGIN OnSystemReset_Last */

  /* USER CODE END OnSystemReset_Last */
}
 800b990:	bf00      	nop
 800b992:	bd80      	pop	{r7, pc}

0800b994 <StopJoin>:

static void StopJoin(void)
{
 800b994:	b580      	push	{r7, lr}
 800b996:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_SET); /* LED_GREEN */
#endif

  /* USER CODE END StopJoin_1 */

  UTIL_TIMER_Stop(&TxTimer);
 800b998:	4817      	ldr	r0, [pc, #92]	@ (800b9f8 <StopJoin+0x64>)
 800b99a:	f013 fe21 	bl	801f5e0 <UTIL_TIMER_Stop>

  if (LORAMAC_HANDLER_SUCCESS != LmHandlerStop())
 800b99e:	f002 fe7f 	bl	800e6a0 <LmHandlerStop>
 800b9a2:	4603      	mov	r3, r0
 800b9a4:	2b00      	cmp	r3, #0
 800b9a6:	d006      	beq.n	800b9b6 <StopJoin+0x22>
  {
    APP_LOG(TS_OFF, VLEVEL_M, "LmHandler Stop on going ...\r\n");
 800b9a8:	4b14      	ldr	r3, [pc, #80]	@ (800b9fc <StopJoin+0x68>)
 800b9aa:	2200      	movs	r2, #0
 800b9ac:	2100      	movs	r1, #0
 800b9ae:	2002      	movs	r0, #2
 800b9b0:	f014 f820 	bl	801f9f4 <UTIL_ADV_TRACE_COND_FSend>
 800b9b4:	e01a      	b.n	800b9ec <StopJoin+0x58>
  }
  else
  {
    APP_LOG(TS_OFF, VLEVEL_M, "LmHandler Stopped\r\n");
 800b9b6:	4b12      	ldr	r3, [pc, #72]	@ (800ba00 <StopJoin+0x6c>)
 800b9b8:	2200      	movs	r2, #0
 800b9ba:	2100      	movs	r1, #0
 800b9bc:	2002      	movs	r0, #2
 800b9be:	f014 f819 	bl	801f9f4 <UTIL_ADV_TRACE_COND_FSend>
      ActivationType = ACTIVATION_TYPE_OTAA;
      APP_LOG(TS_OFF, VLEVEL_M, "LmHandler switch to OTAA mode\r\n");
    }
    else
    {
      ActivationType = ACTIVATION_TYPE_ABP;
 800b9c2:	4b10      	ldr	r3, [pc, #64]	@ (800ba04 <StopJoin+0x70>)
 800b9c4:	2201      	movs	r2, #1
 800b9c6:	701a      	strb	r2, [r3, #0]
      APP_LOG(TS_OFF, VLEVEL_M, "LmHandler switch to ABP mode\r\n");
 800b9c8:	4b0f      	ldr	r3, [pc, #60]	@ (800ba08 <StopJoin+0x74>)
 800b9ca:	2200      	movs	r2, #0
 800b9cc:	2100      	movs	r1, #0
 800b9ce:	2002      	movs	r0, #2
 800b9d0:	f014 f810 	bl	801f9f4 <UTIL_ADV_TRACE_COND_FSend>
    }
    LmHandlerConfigure(&LmHandlerParams);
 800b9d4:	480d      	ldr	r0, [pc, #52]	@ (800ba0c <StopJoin+0x78>)
 800b9d6:	f001 ff13 	bl	800d800 <LmHandlerConfigure>
    LmHandlerJoin(ActivationType, true);
 800b9da:	4b0a      	ldr	r3, [pc, #40]	@ (800ba04 <StopJoin+0x70>)
 800b9dc:	781b      	ldrb	r3, [r3, #0]
 800b9de:	2101      	movs	r1, #1
 800b9e0:	4618      	mov	r0, r3
 800b9e2:	f002 f871 	bl	800dac8 <LmHandlerJoin>
    UTIL_TIMER_Start(&TxTimer);
 800b9e6:	4804      	ldr	r0, [pc, #16]	@ (800b9f8 <StopJoin+0x64>)
 800b9e8:	f013 fd8c 	bl	801f504 <UTIL_TIMER_Start>
  }
  UTIL_TIMER_Start(&StopJoinTimer);
 800b9ec:	4808      	ldr	r0, [pc, #32]	@ (800ba10 <StopJoin+0x7c>)
 800b9ee:	f013 fd89 	bl	801f504 <UTIL_TIMER_Start>
  /* USER CODE BEGIN StopJoin_Last */

  /* USER CODE END StopJoin_Last */
}
 800b9f2:	bf00      	nop
 800b9f4:	bd80      	pop	{r7, pc}
 800b9f6:	bf00      	nop
 800b9f8:	20000890 	.word	0x20000890
 800b9fc:	0802338c 	.word	0x0802338c
 800ba00:	080233ac 	.word	0x080233ac
 800ba04:	2000001c 	.word	0x2000001c
 800ba08:	080233c0 	.word	0x080233c0
 800ba0c:	2000006c 	.word	0x2000006c
 800ba10:	200008a8 	.word	0x200008a8

0800ba14 <OnStopJoinTimerEvent>:

static void OnStopJoinTimerEvent(void *context)
{
 800ba14:	b580      	push	{r7, lr}
 800ba16:	b082      	sub	sp, #8
 800ba18:	af00      	add	r7, sp, #0
 800ba1a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN OnStopJoinTimerEvent_1 */

  /* USER CODE END OnStopJoinTimerEvent_1 */
  if (ActivationType == LORAWAN_DEFAULT_ACTIVATION_TYPE)
 800ba1c:	4b05      	ldr	r3, [pc, #20]	@ (800ba34 <OnStopJoinTimerEvent+0x20>)
 800ba1e:	781b      	ldrb	r3, [r3, #0]
 800ba20:	2b02      	cmp	r3, #2
 800ba22:	d103      	bne.n	800ba2c <OnStopJoinTimerEvent+0x18>
  {
    UTIL_SEQ_SetTask((1 << CFG_SEQ_Task_LoRaStopJoinEvent), CFG_SEQ_Prio_0);
 800ba24:	2100      	movs	r1, #0
 800ba26:	2008      	movs	r0, #8
 800ba28:	f013 fcb6 	bl	801f398 <UTIL_SEQ_SetTask>
  HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_RESET); /* LED_BLUE */
  HAL_GPIO_WritePin(LED3_GPIO_Port, LED3_Pin, GPIO_PIN_RESET); /* LED_RED */
  HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_RESET); /* LED_GREEN */
#endif
  /* USER CODE END OnStopJoinTimerEvent_Last */
}
 800ba2c:	bf00      	nop
 800ba2e:	3708      	adds	r7, #8
 800ba30:	46bd      	mov	sp, r7
 800ba32:	bd80      	pop	{r7, pc}
 800ba34:	2000001c 	.word	0x2000001c

0800ba38 <StoreContext>:

static void StoreContext(void)
{
 800ba38:	b580      	push	{r7, lr}
 800ba3a:	b082      	sub	sp, #8
 800ba3c:	af00      	add	r7, sp, #0
  LmHandlerErrorStatus_t status = LORAMAC_HANDLER_ERROR;
 800ba3e:	23ff      	movs	r3, #255	@ 0xff
 800ba40:	71fb      	strb	r3, [r7, #7]

  /* USER CODE BEGIN StoreContext_1 */

  /* USER CODE END StoreContext_1 */
  status = LmHandlerNvmDataStore();
 800ba42:	f002 fe6f 	bl	800e724 <LmHandlerNvmDataStore>
 800ba46:	4603      	mov	r3, r0
 800ba48:	71fb      	strb	r3, [r7, #7]

  if (status == LORAMAC_HANDLER_NVM_DATA_UP_TO_DATE)
 800ba4a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800ba4e:	f113 0f08 	cmn.w	r3, #8
 800ba52:	d106      	bne.n	800ba62 <StoreContext+0x2a>
  {
    APP_LOG(TS_OFF, VLEVEL_M, "NVM DATA UP TO DATE\r\n");
 800ba54:	4b0a      	ldr	r3, [pc, #40]	@ (800ba80 <StoreContext+0x48>)
 800ba56:	2200      	movs	r2, #0
 800ba58:	2100      	movs	r1, #0
 800ba5a:	2002      	movs	r0, #2
 800ba5c:	f013 ffca 	bl	801f9f4 <UTIL_ADV_TRACE_COND_FSend>
    APP_LOG(TS_OFF, VLEVEL_M, "NVM DATA STORE FAILED\r\n");
  }
  /* USER CODE BEGIN StoreContext_Last */

  /* USER CODE END StoreContext_Last */
}
 800ba60:	e00a      	b.n	800ba78 <StoreContext+0x40>
  else if (status == LORAMAC_HANDLER_ERROR)
 800ba62:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800ba66:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ba6a:	d105      	bne.n	800ba78 <StoreContext+0x40>
    APP_LOG(TS_OFF, VLEVEL_M, "NVM DATA STORE FAILED\r\n");
 800ba6c:	4b05      	ldr	r3, [pc, #20]	@ (800ba84 <StoreContext+0x4c>)
 800ba6e:	2200      	movs	r2, #0
 800ba70:	2100      	movs	r1, #0
 800ba72:	2002      	movs	r0, #2
 800ba74:	f013 ffbe 	bl	801f9f4 <UTIL_ADV_TRACE_COND_FSend>
}
 800ba78:	bf00      	nop
 800ba7a:	3708      	adds	r7, #8
 800ba7c:	46bd      	mov	sp, r7
 800ba7e:	bd80      	pop	{r7, pc}
 800ba80:	080233e0 	.word	0x080233e0
 800ba84:	080233f8 	.word	0x080233f8

0800ba88 <OnNvmDataChange>:

static void OnNvmDataChange(LmHandlerNvmContextStates_t state)
{
 800ba88:	b580      	push	{r7, lr}
 800ba8a:	b082      	sub	sp, #8
 800ba8c:	af00      	add	r7, sp, #0
 800ba8e:	4603      	mov	r3, r0
 800ba90:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN OnNvmDataChange_1 */

  /* USER CODE END OnNvmDataChange_1 */
  if (state == LORAMAC_HANDLER_NVM_STORE)
 800ba92:	79fb      	ldrb	r3, [r7, #7]
 800ba94:	2b01      	cmp	r3, #1
 800ba96:	d106      	bne.n	800baa6 <OnNvmDataChange+0x1e>
  {
    APP_LOG(TS_OFF, VLEVEL_M, "NVM DATA STORED\r\n");
 800ba98:	4b08      	ldr	r3, [pc, #32]	@ (800babc <OnNvmDataChange+0x34>)
 800ba9a:	2200      	movs	r2, #0
 800ba9c:	2100      	movs	r1, #0
 800ba9e:	2002      	movs	r0, #2
 800baa0:	f013 ffa8 	bl	801f9f4 <UTIL_ADV_TRACE_COND_FSend>
    APP_LOG(TS_OFF, VLEVEL_M, "NVM DATA RESTORED\r\n");
  }
  /* USER CODE BEGIN OnNvmDataChange_Last */

  /* USER CODE END OnNvmDataChange_Last */
}
 800baa4:	e005      	b.n	800bab2 <OnNvmDataChange+0x2a>
    APP_LOG(TS_OFF, VLEVEL_M, "NVM DATA RESTORED\r\n");
 800baa6:	4b06      	ldr	r3, [pc, #24]	@ (800bac0 <OnNvmDataChange+0x38>)
 800baa8:	2200      	movs	r2, #0
 800baaa:	2100      	movs	r1, #0
 800baac:	2002      	movs	r0, #2
 800baae:	f013 ffa1 	bl	801f9f4 <UTIL_ADV_TRACE_COND_FSend>
}
 800bab2:	bf00      	nop
 800bab4:	3708      	adds	r7, #8
 800bab6:	46bd      	mov	sp, r7
 800bab8:	bd80      	pop	{r7, pc}
 800baba:	bf00      	nop
 800babc:	08023410 	.word	0x08023410
 800bac0:	08023424 	.word	0x08023424

0800bac4 <OnStoreContextRequest>:

static void OnStoreContextRequest(void *nvm, uint32_t nvm_size)
{
 800bac4:	b580      	push	{r7, lr}
 800bac6:	b082      	sub	sp, #8
 800bac8:	af00      	add	r7, sp, #0
 800baca:	6078      	str	r0, [r7, #4]
 800bacc:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN OnStoreContextRequest_1 */

  /* USER CODE END OnStoreContextRequest_1 */
  /* store nvm in flash */
  if (FLASH_IF_Erase(LORAWAN_NVM_BASE_ADDRESS, FLASH_PAGE_SIZE) == FLASH_IF_OK)
 800bace:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800bad2:	4807      	ldr	r0, [pc, #28]	@ (800baf0 <OnStoreContextRequest+0x2c>)
 800bad4:	f7f5 fe54 	bl	8001780 <FLASH_IF_Erase>
 800bad8:	4603      	mov	r3, r0
 800bada:	2b00      	cmp	r3, #0
 800badc:	d104      	bne.n	800bae8 <OnStoreContextRequest+0x24>
  {
    FLASH_IF_Write(LORAWAN_NVM_BASE_ADDRESS, (const void *)nvm, nvm_size);
 800bade:	683a      	ldr	r2, [r7, #0]
 800bae0:	6879      	ldr	r1, [r7, #4]
 800bae2:	4803      	ldr	r0, [pc, #12]	@ (800baf0 <OnStoreContextRequest+0x2c>)
 800bae4:	f7f5 fdfc 	bl	80016e0 <FLASH_IF_Write>
  }
  /* USER CODE BEGIN OnStoreContextRequest_Last */

  /* USER CODE END OnStoreContextRequest_Last */
}
 800bae8:	bf00      	nop
 800baea:	3708      	adds	r7, #8
 800baec:	46bd      	mov	sp, r7
 800baee:	bd80      	pop	{r7, pc}
 800baf0:	0803f000 	.word	0x0803f000

0800baf4 <OnRestoreContextRequest>:

static void OnRestoreContextRequest(void *nvm, uint32_t nvm_size)
{
 800baf4:	b580      	push	{r7, lr}
 800baf6:	b082      	sub	sp, #8
 800baf8:	af00      	add	r7, sp, #0
 800bafa:	6078      	str	r0, [r7, #4]
 800bafc:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN OnRestoreContextRequest_1 */

  /* USER CODE END OnRestoreContextRequest_1 */
  FLASH_IF_Read(nvm, LORAWAN_NVM_BASE_ADDRESS, nvm_size);
 800bafe:	683a      	ldr	r2, [r7, #0]
 800bb00:	4903      	ldr	r1, [pc, #12]	@ (800bb10 <OnRestoreContextRequest+0x1c>)
 800bb02:	6878      	ldr	r0, [r7, #4]
 800bb04:	f7f5 fe14 	bl	8001730 <FLASH_IF_Read>
  /* USER CODE BEGIN OnRestoreContextRequest_Last */

  /* USER CODE END OnRestoreContextRequest_Last */
}
 800bb08:	bf00      	nop
 800bb0a:	3708      	adds	r7, #8
 800bb0c:	46bd      	mov	sp, r7
 800bb0e:	bd80      	pop	{r7, pc}
 800bb10:	0803f000 	.word	0x0803f000

0800bb14 <LoraInfo_Init>:

/* USER CODE END EV */

/* Exported functions --------------------------------------------------------*/
void LoraInfo_Init(void)
{
 800bb14:	b580      	push	{r7, lr}
 800bb16:	af00      	add	r7, sp, #0
  loraInfo.ContextManagement = 0;
 800bb18:	4b1b      	ldr	r3, [pc, #108]	@ (800bb88 <LoraInfo_Init+0x74>)
 800bb1a:	2200      	movs	r2, #0
 800bb1c:	601a      	str	r2, [r3, #0]
  loraInfo.Region = 0;
 800bb1e:	4b1a      	ldr	r3, [pc, #104]	@ (800bb88 <LoraInfo_Init+0x74>)
 800bb20:	2200      	movs	r2, #0
 800bb22:	605a      	str	r2, [r3, #4]
  loraInfo.ClassB = 0;
 800bb24:	4b18      	ldr	r3, [pc, #96]	@ (800bb88 <LoraInfo_Init+0x74>)
 800bb26:	2200      	movs	r2, #0
 800bb28:	609a      	str	r2, [r3, #8]
  loraInfo.Kms = 0;
 800bb2a:	4b17      	ldr	r3, [pc, #92]	@ (800bb88 <LoraInfo_Init+0x74>)
 800bb2c:	2200      	movs	r2, #0
 800bb2e:	60da      	str	r2, [r3, #12]

#ifdef  REGION_AS923
  loraInfo.Region |= (1 << LORAMAC_REGION_AS923);
#endif /* REGION_AS923 */
#ifdef  REGION_AU915
  loraInfo.Region |= (1 << LORAMAC_REGION_AU915);
 800bb30:	4b15      	ldr	r3, [pc, #84]	@ (800bb88 <LoraInfo_Init+0x74>)
 800bb32:	685b      	ldr	r3, [r3, #4]
 800bb34:	f043 0302 	orr.w	r3, r3, #2
 800bb38:	4a13      	ldr	r2, [pc, #76]	@ (800bb88 <LoraInfo_Init+0x74>)
 800bb3a:	6053      	str	r3, [r2, #4]
#endif /* REGION_CN779 */
#ifdef  REGION_EU433
  loraInfo.Region |= (1 << LORAMAC_REGION_EU433);
#endif /* REGION_EU433 */
#ifdef  REGION_EU868
  loraInfo.Region |= (1 << LORAMAC_REGION_EU868);
 800bb3c:	4b12      	ldr	r3, [pc, #72]	@ (800bb88 <LoraInfo_Init+0x74>)
 800bb3e:	685b      	ldr	r3, [r3, #4]
 800bb40:	f043 0320 	orr.w	r3, r3, #32
 800bb44:	4a10      	ldr	r2, [pc, #64]	@ (800bb88 <LoraInfo_Init+0x74>)
 800bb46:	6053      	str	r3, [r2, #4]
#endif /* REGION_KR920 */
#ifdef  REGION_IN865
  loraInfo.Region |= (1 << LORAMAC_REGION_IN865);
#endif /* REGION_IN865 */
#ifdef  REGION_US915
  loraInfo.Region |= (1 << LORAMAC_REGION_US915);
 800bb48:	4b0f      	ldr	r3, [pc, #60]	@ (800bb88 <LoraInfo_Init+0x74>)
 800bb4a:	685b      	ldr	r3, [r3, #4]
 800bb4c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800bb50:	4a0d      	ldr	r2, [pc, #52]	@ (800bb88 <LoraInfo_Init+0x74>)
 800bb52:	6053      	str	r3, [r2, #4]
#endif /* REGION_US915 */
#ifdef  REGION_RU864
  loraInfo.Region |= (1 << LORAMAC_REGION_RU864);
#endif /* REGION_RU864 */

  if (loraInfo.Region == 0)
 800bb54:	4b0c      	ldr	r3, [pc, #48]	@ (800bb88 <LoraInfo_Init+0x74>)
 800bb56:	685b      	ldr	r3, [r3, #4]
 800bb58:	2b00      	cmp	r3, #0
 800bb5a:	d10d      	bne.n	800bb78 <LoraInfo_Init+0x64>
  {
    APP_PRINTF("error: At least one region shall be defined in the MW: check lorawan_conf.h \r\n");
 800bb5c:	4b0b      	ldr	r3, [pc, #44]	@ (800bb8c <LoraInfo_Init+0x78>)
 800bb5e:	2200      	movs	r2, #0
 800bb60:	2100      	movs	r1, #0
 800bb62:	2000      	movs	r0, #0
 800bb64:	f013 ff46 	bl	801f9f4 <UTIL_ADV_TRACE_COND_FSend>
    while (1 != UTIL_ADV_TRACE_IsBufferEmpty())
 800bb68:	bf00      	nop
 800bb6a:	f013 ff31 	bl	801f9d0 <UTIL_ADV_TRACE_IsBufferEmpty>
 800bb6e:	4603      	mov	r3, r0
 800bb70:	2b01      	cmp	r3, #1
 800bb72:	d1fa      	bne.n	800bb6a <LoraInfo_Init+0x56>
    {
      /* Wait that all printfs are completed*/
    }
    while (1) {} /* At least one region shall be defined */
 800bb74:	bf00      	nop
 800bb76:	e7fd      	b.n	800bb74 <LoraInfo_Init+0x60>
#elif !defined (LORAMAC_CLASSB_ENABLED)
#error LORAMAC_CLASSB_ENABLED not defined ( shall be <0 or 1> )
#endif /* LORAMAC_CLASSB_ENABLED */

#if (!defined (LORAWAN_KMS) || (LORAWAN_KMS == 0))
  loraInfo.Kms = 0;
 800bb78:	4b03      	ldr	r3, [pc, #12]	@ (800bb88 <LoraInfo_Init+0x74>)
 800bb7a:	2200      	movs	r2, #0
 800bb7c:	60da      	str	r2, [r3, #12]
#endif /* LORAWAN_KMS */

#if (!defined (CONTEXT_MANAGEMENT_ENABLED) || (CONTEXT_MANAGEMENT_ENABLED == 0))
  loraInfo.ContextManagement = 0;
#else /* CONTEXT_MANAGEMENT_ENABLED == 1 */
  loraInfo.ContextManagement = 1;
 800bb7e:	4b02      	ldr	r3, [pc, #8]	@ (800bb88 <LoraInfo_Init+0x74>)
 800bb80:	2201      	movs	r2, #1
 800bb82:	601a      	str	r2, [r3, #0]
#endif /* CONTEXT_MANAGEMENT_ENABLED */

  /* USER CODE BEGIN LoraInfo_Init_2 */

  /* USER CODE END LoraInfo_Init_2 */
}
 800bb84:	bf00      	nop
 800bb86:	bd80      	pop	{r7, pc}
 800bb88:	200009fc 	.word	0x200009fc
 800bb8c:	08023438 	.word	0x08023438

0800bb90 <LoraInfo_GetPtr>:

LoraInfo_t *LoraInfo_GetPtr(void)
{
 800bb90:	b480      	push	{r7}
 800bb92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LoraInfo_GetPtr */

  /* USER CODE END LoraInfo_GetPtr */
  return &loraInfo;
 800bb94:	4b02      	ldr	r3, [pc, #8]	@ (800bba0 <LoraInfo_GetPtr+0x10>)
}
 800bb96:	4618      	mov	r0, r3
 800bb98:	46bd      	mov	sp, r7
 800bb9a:	bc80      	pop	{r7}
 800bb9c:	4770      	bx	lr
 800bb9e:	bf00      	nop
 800bba0:	200009fc 	.word	0x200009fc

0800bba4 <ParseOBISFloat>:
  * @param  marker OBIS marker string (e.g., "1.8.0(")
  * @param  result pointer to store the parsed float value
  * @retval true if parsing successful, false otherwise
  */
bool ParseOBISFloat(char *buffer, const char *marker, float *result)
{
 800bba4:	b580      	push	{r7, lr}
 800bba6:	b092      	sub	sp, #72	@ 0x48
 800bba8:	af02      	add	r7, sp, #8
 800bbaa:	60f8      	str	r0, [r7, #12]
 800bbac:	60b9      	str	r1, [r7, #8]
 800bbae:	607a      	str	r2, [r7, #4]
  char *pos = strstr(buffer, marker);
 800bbb0:	68b9      	ldr	r1, [r7, #8]
 800bbb2:	68f8      	ldr	r0, [r7, #12]
 800bbb4:	f015 f956 	bl	8020e64 <strstr>
 800bbb8:	6378      	str	r0, [r7, #52]	@ 0x34
  if (pos == NULL)
 800bbba:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bbbc:	2b00      	cmp	r3, #0
 800bbbe:	d101      	bne.n	800bbc4 <ParseOBISFloat+0x20>
  {
    return false;
 800bbc0:	2300      	movs	r3, #0
 800bbc2:	e062      	b.n	800bc8a <ParseOBISFloat+0xe6>
  }

  pos += strlen(marker);
 800bbc4:	68b8      	ldr	r0, [r7, #8]
 800bbc6:	f7f4 fadb 	bl	8000180 <strlen>
 800bbca:	4602      	mov	r2, r0
 800bbcc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bbce:	4413      	add	r3, r2
 800bbd0:	637b      	str	r3, [r7, #52]	@ 0x34

  char *end_pos = pos;
 800bbd2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bbd4:	63fb      	str	r3, [r7, #60]	@ 0x3c
  while (*end_pos != '\0' && *end_pos != '*' && *end_pos != ')')
 800bbd6:	e016      	b.n	800bc06 <ParseOBISFloat+0x62>
  {
    if ((*end_pos >= '0' && *end_pos <= '9') || *end_pos == '.' || *end_pos == '-' || *end_pos == '+')
 800bbd8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bbda:	781b      	ldrb	r3, [r3, #0]
 800bbdc:	2b2f      	cmp	r3, #47	@ 0x2f
 800bbde:	d903      	bls.n	800bbe8 <ParseOBISFloat+0x44>
 800bbe0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bbe2:	781b      	ldrb	r3, [r3, #0]
 800bbe4:	2b39      	cmp	r3, #57	@ 0x39
 800bbe6:	d90b      	bls.n	800bc00 <ParseOBISFloat+0x5c>
 800bbe8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bbea:	781b      	ldrb	r3, [r3, #0]
 800bbec:	2b2e      	cmp	r3, #46	@ 0x2e
 800bbee:	d007      	beq.n	800bc00 <ParseOBISFloat+0x5c>
 800bbf0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bbf2:	781b      	ldrb	r3, [r3, #0]
 800bbf4:	2b2d      	cmp	r3, #45	@ 0x2d
 800bbf6:	d003      	beq.n	800bc00 <ParseOBISFloat+0x5c>
 800bbf8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bbfa:	781b      	ldrb	r3, [r3, #0]
 800bbfc:	2b2b      	cmp	r3, #43	@ 0x2b
 800bbfe:	d10e      	bne.n	800bc1e <ParseOBISFloat+0x7a>
    {
      end_pos++;
 800bc00:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bc02:	3301      	adds	r3, #1
 800bc04:	63fb      	str	r3, [r7, #60]	@ 0x3c
  while (*end_pos != '\0' && *end_pos != '*' && *end_pos != ')')
 800bc06:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bc08:	781b      	ldrb	r3, [r3, #0]
 800bc0a:	2b00      	cmp	r3, #0
 800bc0c:	d007      	beq.n	800bc1e <ParseOBISFloat+0x7a>
 800bc0e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bc10:	781b      	ldrb	r3, [r3, #0]
 800bc12:	2b2a      	cmp	r3, #42	@ 0x2a
 800bc14:	d003      	beq.n	800bc1e <ParseOBISFloat+0x7a>
 800bc16:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bc18:	781b      	ldrb	r3, [r3, #0]
 800bc1a:	2b29      	cmp	r3, #41	@ 0x29
 800bc1c:	d1dc      	bne.n	800bbd8 <ParseOBISFloat+0x34>
    {
      break;
    }
  }

  if (end_pos == pos)
 800bc1e:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800bc20:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bc22:	429a      	cmp	r2, r3
 800bc24:	d101      	bne.n	800bc2a <ParseOBISFloat+0x86>
  {
    return false;
 800bc26:	2300      	movs	r3, #0
 800bc28:	e02f      	b.n	800bc8a <ParseOBISFloat+0xe6>
  }

  char temp_buffer[32];
  uint32_t len = (uint32_t)(end_pos - pos);
 800bc2a:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800bc2c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bc2e:	1ad3      	subs	r3, r2, r3
 800bc30:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (len >= sizeof(temp_buffer))
 800bc32:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bc34:	2b1f      	cmp	r3, #31
 800bc36:	d901      	bls.n	800bc3c <ParseOBISFloat+0x98>
  {
    len = sizeof(temp_buffer) - 1;
 800bc38:	231f      	movs	r3, #31
 800bc3a:	63bb      	str	r3, [r7, #56]	@ 0x38
  }
  strncpy(temp_buffer, pos, len);
 800bc3c:	f107 0314 	add.w	r3, r7, #20
 800bc40:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800bc42:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800bc44:	4618      	mov	r0, r3
 800bc46:	f015 f8fa 	bl	8020e3e <strncpy>
  temp_buffer[len] = '\0';
 800bc4a:	f107 0214 	add.w	r2, r7, #20
 800bc4e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bc50:	4413      	add	r3, r2
 800bc52:	2200      	movs	r2, #0
 800bc54:	701a      	strb	r2, [r3, #0]

  *result = (float)atof(temp_buffer);
 800bc56:	f107 0314 	add.w	r3, r7, #20
 800bc5a:	4618      	mov	r0, r3
 800bc5c:	f014 f942 	bl	801fee4 <atof>
 800bc60:	4602      	mov	r2, r0
 800bc62:	460b      	mov	r3, r1
 800bc64:	4610      	mov	r0, r2
 800bc66:	4619      	mov	r1, r3
 800bc68:	f7f4 ff80 	bl	8000b6c <__aeabi_d2f>
 800bc6c:	4602      	mov	r2, r0
 800bc6e:	687b      	ldr	r3, [r7, #4]
 800bc70:	601a      	str	r2, [r3, #0]

  APP_LOG(TS_ON, VLEVEL_M, "DEBUG: ParseOBISFloat('%s') -> '%s'\r\n", marker, temp_buffer);
 800bc72:	f107 0314 	add.w	r3, r7, #20
 800bc76:	9301      	str	r3, [sp, #4]
 800bc78:	68bb      	ldr	r3, [r7, #8]
 800bc7a:	9300      	str	r3, [sp, #0]
 800bc7c:	4b05      	ldr	r3, [pc, #20]	@ (800bc94 <ParseOBISFloat+0xf0>)
 800bc7e:	2201      	movs	r2, #1
 800bc80:	2100      	movs	r1, #0
 800bc82:	2002      	movs	r0, #2
 800bc84:	f013 feb6 	bl	801f9f4 <UTIL_ADV_TRACE_COND_FSend>

  return true;
 800bc88:	2301      	movs	r3, #1
}
 800bc8a:	4618      	mov	r0, r3
 800bc8c:	3740      	adds	r7, #64	@ 0x40
 800bc8e:	46bd      	mov	sp, r7
 800bc90:	bd80      	pop	{r7, pc}
 800bc92:	bf00      	nop
 800bc94:	08023488 	.word	0x08023488

0800bc98 <ParseOBISUint32>:
  * @param  marker OBIS marker string (e.g., "C.1.0(")
  * @param  result pointer to store the parsed uint32 value
  * @retval true if parsing successful, false otherwise
  */
bool ParseOBISUint32(char *buffer, const char *marker, uint32_t *result)
{
 800bc98:	b580      	push	{r7, lr}
 800bc9a:	b094      	sub	sp, #80	@ 0x50
 800bc9c:	af04      	add	r7, sp, #16
 800bc9e:	60f8      	str	r0, [r7, #12]
 800bca0:	60b9      	str	r1, [r7, #8]
 800bca2:	607a      	str	r2, [r7, #4]
  char *pos = strstr(buffer, marker);
 800bca4:	68b9      	ldr	r1, [r7, #8]
 800bca6:	68f8      	ldr	r0, [r7, #12]
 800bca8:	f015 f8dc 	bl	8020e64 <strstr>
 800bcac:	6378      	str	r0, [r7, #52]	@ 0x34
  if (pos == NULL)
 800bcae:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bcb0:	2b00      	cmp	r3, #0
 800bcb2:	d101      	bne.n	800bcb8 <ParseOBISUint32+0x20>
  {
    return false;
 800bcb4:	2300      	movs	r3, #0
 800bcb6:	e054      	b.n	800bd62 <ParseOBISUint32+0xca>
  }

  pos += strlen(marker);
 800bcb8:	68b8      	ldr	r0, [r7, #8]
 800bcba:	f7f4 fa61 	bl	8000180 <strlen>
 800bcbe:	4602      	mov	r2, r0
 800bcc0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bcc2:	4413      	add	r3, r2
 800bcc4:	637b      	str	r3, [r7, #52]	@ 0x34

  char *end_pos = pos;
 800bcc6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bcc8:	63fb      	str	r3, [r7, #60]	@ 0x3c
  while (*end_pos != '\0' && *end_pos != '*' && *end_pos != ')')
 800bcca:	e00a      	b.n	800bce2 <ParseOBISUint32+0x4a>
  {
    if (*end_pos >= '0' && *end_pos <= '9')
 800bccc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bcce:	781b      	ldrb	r3, [r3, #0]
 800bcd0:	2b2f      	cmp	r3, #47	@ 0x2f
 800bcd2:	d912      	bls.n	800bcfa <ParseOBISUint32+0x62>
 800bcd4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bcd6:	781b      	ldrb	r3, [r3, #0]
 800bcd8:	2b39      	cmp	r3, #57	@ 0x39
 800bcda:	d80e      	bhi.n	800bcfa <ParseOBISUint32+0x62>
    {
      end_pos++;
 800bcdc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bcde:	3301      	adds	r3, #1
 800bce0:	63fb      	str	r3, [r7, #60]	@ 0x3c
  while (*end_pos != '\0' && *end_pos != '*' && *end_pos != ')')
 800bce2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bce4:	781b      	ldrb	r3, [r3, #0]
 800bce6:	2b00      	cmp	r3, #0
 800bce8:	d007      	beq.n	800bcfa <ParseOBISUint32+0x62>
 800bcea:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bcec:	781b      	ldrb	r3, [r3, #0]
 800bcee:	2b2a      	cmp	r3, #42	@ 0x2a
 800bcf0:	d003      	beq.n	800bcfa <ParseOBISUint32+0x62>
 800bcf2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bcf4:	781b      	ldrb	r3, [r3, #0]
 800bcf6:	2b29      	cmp	r3, #41	@ 0x29
 800bcf8:	d1e8      	bne.n	800bccc <ParseOBISUint32+0x34>
    {
      break;
    }
  }

  if (end_pos == pos)
 800bcfa:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800bcfc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bcfe:	429a      	cmp	r2, r3
 800bd00:	d101      	bne.n	800bd06 <ParseOBISUint32+0x6e>
  {
    return false;
 800bd02:	2300      	movs	r3, #0
 800bd04:	e02d      	b.n	800bd62 <ParseOBISUint32+0xca>
  }

  char temp_buffer[32];
  uint32_t len = (uint32_t)(end_pos - pos);
 800bd06:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800bd08:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bd0a:	1ad3      	subs	r3, r2, r3
 800bd0c:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (len >= sizeof(temp_buffer))
 800bd0e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bd10:	2b1f      	cmp	r3, #31
 800bd12:	d901      	bls.n	800bd18 <ParseOBISUint32+0x80>
  {
    len = sizeof(temp_buffer) - 1;
 800bd14:	231f      	movs	r3, #31
 800bd16:	63bb      	str	r3, [r7, #56]	@ 0x38
  }
  strncpy(temp_buffer, pos, len);
 800bd18:	f107 0314 	add.w	r3, r7, #20
 800bd1c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800bd1e:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800bd20:	4618      	mov	r0, r3
 800bd22:	f015 f88c 	bl	8020e3e <strncpy>
  temp_buffer[len] = '\0';
 800bd26:	f107 0214 	add.w	r2, r7, #20
 800bd2a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bd2c:	4413      	add	r3, r2
 800bd2e:	2200      	movs	r2, #0
 800bd30:	701a      	strb	r2, [r3, #0]

  *result = (uint32_t)atol(temp_buffer);
 800bd32:	f107 0314 	add.w	r3, r7, #20
 800bd36:	4618      	mov	r0, r3
 800bd38:	f014 f8d7 	bl	801feea <atol>
 800bd3c:	4603      	mov	r3, r0
 800bd3e:	461a      	mov	r2, r3
 800bd40:	687b      	ldr	r3, [r7, #4]
 800bd42:	601a      	str	r2, [r3, #0]

  APP_LOG(TS_ON, VLEVEL_M, "DEBUG: ParseOBISUint32('%s') -> '%s' = %u\r\n", marker, temp_buffer, (unsigned int)*result);
 800bd44:	687b      	ldr	r3, [r7, #4]
 800bd46:	681b      	ldr	r3, [r3, #0]
 800bd48:	9302      	str	r3, [sp, #8]
 800bd4a:	f107 0314 	add.w	r3, r7, #20
 800bd4e:	9301      	str	r3, [sp, #4]
 800bd50:	68bb      	ldr	r3, [r7, #8]
 800bd52:	9300      	str	r3, [sp, #0]
 800bd54:	4b05      	ldr	r3, [pc, #20]	@ (800bd6c <ParseOBISUint32+0xd4>)
 800bd56:	2201      	movs	r2, #1
 800bd58:	2100      	movs	r1, #0
 800bd5a:	2002      	movs	r0, #2
 800bd5c:	f013 fe4a 	bl	801f9f4 <UTIL_ADV_TRACE_COND_FSend>

  return true;
 800bd60:	2301      	movs	r3, #1
}
 800bd62:	4618      	mov	r0, r3
 800bd64:	3740      	adds	r7, #64	@ 0x40
 800bd66:	46bd      	mov	sp, r7
 800bd68:	bd80      	pop	{r7, pc}
 800bd6a:	bf00      	nop
 800bd6c:	080234b0 	.word	0x080234b0

0800bd70 <RBI_Init>:

/* USER CODE END PFP */

/* Exported functions --------------------------------------------------------*/
int32_t RBI_Init(void)
{
 800bd70:	b580      	push	{r7, lr}
 800bd72:	af00      	add	r7, sp, #0
   * 1/ For User boards, the BSP/STM32WLxx_Nucleo/ directory can be copied and replaced in the project. The copy must then be updated depending:
   *       on board RF switch configuration (pin control, number of port etc)
   *       on TCXO configuration
   *       on DC/DC configuration
   *       on maximum output power that the board can deliver*/
  return BSP_RADIO_Init();
 800bd74:	f7f7 fc05 	bl	8003582 <BSP_RADIO_Init>
 800bd78:	4603      	mov	r3, r0
  /* USER CODE BEGIN RBI_Init_2 */
#warning user to provide its board code or to call his board driver functions
  /* USER CODE END RBI_Init_2 */
  return retcode;
#endif  /* USE_BSP_DRIVER  */
}
 800bd7a:	4618      	mov	r0, r3
 800bd7c:	bd80      	pop	{r7, pc}

0800bd7e <RBI_ConfigRFSwitch>:
  return retcode;
#endif  /* USE_BSP_DRIVER */
}

int32_t RBI_ConfigRFSwitch(RBI_Switch_TypeDef Config)
{
 800bd7e:	b580      	push	{r7, lr}
 800bd80:	b082      	sub	sp, #8
 800bd82:	af00      	add	r7, sp, #0
 800bd84:	4603      	mov	r3, r0
 800bd86:	71fb      	strb	r3, [r7, #7]
   * 1/ For User boards, the BSP/STM32WLxx_Nucleo/ directory can be copied and replaced in the project. The copy must then be updated depending:
   *       on board RF switch configuration (pin control, number of port etc)
   *       on TCXO configuration
   *       on DC/DC configuration
   *       on maximum output power that the board can deliver*/
  return BSP_RADIO_ConfigRFSwitch((BSP_RADIO_Switch_TypeDef) Config);
 800bd88:	79fb      	ldrb	r3, [r7, #7]
 800bd8a:	4618      	mov	r0, r3
 800bd8c:	f7f7 fc2a 	bl	80035e4 <BSP_RADIO_ConfigRFSwitch>
 800bd90:	4603      	mov	r3, r0
  /* USER CODE BEGIN RBI_ConfigRFSwitch_2 */
#warning user to provide its board code or to call his board driver functions
  /* USER CODE END RBI_ConfigRFSwitch_2 */
  return retcode;
#endif  /* USE_BSP_DRIVER */
}
 800bd92:	4618      	mov	r0, r3
 800bd94:	3708      	adds	r7, #8
 800bd96:	46bd      	mov	sp, r7
 800bd98:	bd80      	pop	{r7, pc}

0800bd9a <RBI_GetTxConfig>:

int32_t RBI_GetTxConfig(void)
{
 800bd9a:	b580      	push	{r7, lr}
 800bd9c:	af00      	add	r7, sp, #0
   * 1/ For User boards, the BSP/STM32WLxx_Nucleo/ directory can be copied and replaced in the project. The copy must then be updated depending:
   *       on board RF switch configuration (pin control, number of port etc)
   *       on TCXO configuration
   *       on DC/DC configuration
   *       on maximum output power that the board can deliver*/
  return BSP_RADIO_GetTxConfig();
 800bd9e:	f7f7 fc6f 	bl	8003680 <BSP_RADIO_GetTxConfig>
 800bda2:	4603      	mov	r3, r0
  /* USER CODE BEGIN RBI_GetTxConfig_2 */
#warning user to provide its board code or to call his board driver functions
  /* USER CODE END RBI_GetTxConfig_2 */
  return retcode;
#endif  /* USE_BSP_DRIVER */
}
 800bda4:	4618      	mov	r0, r3
 800bda6:	bd80      	pop	{r7, pc}

0800bda8 <RBI_IsTCXO>:

int32_t RBI_IsTCXO(void)
{
 800bda8:	b580      	push	{r7, lr}
 800bdaa:	af00      	add	r7, sp, #0
   * 1/ For User boards, the BSP/STM32WLxx_Nucleo/ directory can be copied and replaced in the project. The copy must then be updated depending:
   *       on board RF switch configuration (pin control, number of port etc)
   *       on TCXO configuration
   *       on DC/DC configuration
   *       on maximum output power that the board can deliver*/
  return BSP_RADIO_IsTCXO();
 800bdac:	f7f7 fc6f 	bl	800368e <BSP_RADIO_IsTCXO>
 800bdb0:	4603      	mov	r3, r0
  /* USER CODE BEGIN RBI_IsTCXO_2 */
#warning user to provide its board code or to call his board driver functions
  /* USER CODE END RBI_IsTCXO_2 */
  return retcode;
#endif  /* USE_BSP_DRIVER  */
}
 800bdb2:	4618      	mov	r0, r3
 800bdb4:	bd80      	pop	{r7, pc}

0800bdb6 <RBI_IsDCDC>:

int32_t RBI_IsDCDC(void)
{
 800bdb6:	b580      	push	{r7, lr}
 800bdb8:	af00      	add	r7, sp, #0
   * 1/ For User boards, the BSP/STM32WLxx_Nucleo/ directory can be copied and replaced in the project. The copy must then be updated depending:
   *       on board RF switch configuration (pin control, number of port etc)
   *       on TCXO configuration
   *       on DC/DC configuration
   *       on maximum output power that the board can deliver*/
  return BSP_RADIO_IsDCDC();
 800bdba:	f7f7 fc6f 	bl	800369c <BSP_RADIO_IsDCDC>
 800bdbe:	4603      	mov	r3, r0
  /* USER CODE BEGIN RBI_IsDCDC_2 */
#warning user to provide its board code or to call his board driver functions
  /* USER CODE END RBI_IsDCDC_2 */
  return retcode;
#endif  /* USE_BSP_DRIVER  */
}
 800bdc0:	4618      	mov	r0, r3
 800bdc2:	bd80      	pop	{r7, pc}

0800bdc4 <RBI_GetRFOMaxPowerConfig>:

int32_t RBI_GetRFOMaxPowerConfig(RBI_RFOMaxPowerConfig_TypeDef Config)
{
 800bdc4:	b580      	push	{r7, lr}
 800bdc6:	b082      	sub	sp, #8
 800bdc8:	af00      	add	r7, sp, #0
 800bdca:	4603      	mov	r3, r0
 800bdcc:	71fb      	strb	r3, [r7, #7]
   * 1/ For User boards, the BSP/STM32WLxx_Nucleo/ directory can be copied and replaced in the project. The copy must then be updated depending:
   *       on board RF switch configuration (pin control, number of port etc)
   *       on TCXO configuration
   *       on DC/DC configuration
   *       on maximum output power that the board can deliver*/
  return BSP_RADIO_GetRFOMaxPowerConfig((BSP_RADIO_RFOMaxPowerConfig_TypeDef) Config);
 800bdce:	79fb      	ldrb	r3, [r7, #7]
 800bdd0:	4618      	mov	r0, r3
 800bdd2:	f7f7 fc6a 	bl	80036aa <BSP_RADIO_GetRFOMaxPowerConfig>
 800bdd6:	4603      	mov	r3, r0
    ret = 22; /*dBm*/
  }
  /* USER CODE END RBI_GetRFOMaxPowerConfig_2 */
  return ret;
#endif  /* USE_BSP_DRIVER  */
}
 800bdd8:	4618      	mov	r0, r3
 800bdda:	3708      	adds	r7, #8
 800bddc:	46bd      	mov	sp, r7
 800bdde:	bd80      	pop	{r7, pc}

0800bde0 <AES_CMAC_Init>:
            ( r )[i] = ( r )[i] ^ ( v )[i]; \
        }                                   \
    } while( 0 )

void AES_CMAC_Init( AES_CMAC_CTX* ctx )
{
 800bde0:	b580      	push	{r7, lr}
 800bde2:	b082      	sub	sp, #8
 800bde4:	af00      	add	r7, sp, #0
 800bde6:	6078      	str	r0, [r7, #4]
    memset1( ctx->X, 0, sizeof ctx->X );
 800bde8:	687b      	ldr	r3, [r7, #4]
 800bdea:	33f1      	adds	r3, #241	@ 0xf1
 800bdec:	2210      	movs	r2, #16
 800bdee:	2100      	movs	r1, #0
 800bdf0:	4618      	mov	r0, r3
 800bdf2:	f00f fadd 	bl	801b3b0 <memset1>
    ctx->M_n = 0;
 800bdf6:	687b      	ldr	r3, [r7, #4]
 800bdf8:	2200      	movs	r2, #0
 800bdfa:	f8c3 2114 	str.w	r2, [r3, #276]	@ 0x114
    memset1( ctx->rijndael.ksch, '\0', 240 );
 800bdfe:	687b      	ldr	r3, [r7, #4]
 800be00:	22f0      	movs	r2, #240	@ 0xf0
 800be02:	2100      	movs	r1, #0
 800be04:	4618      	mov	r0, r3
 800be06:	f00f fad3 	bl	801b3b0 <memset1>
}
 800be0a:	bf00      	nop
 800be0c:	3708      	adds	r7, #8
 800be0e:	46bd      	mov	sp, r7
 800be10:	bd80      	pop	{r7, pc}

0800be12 <AES_CMAC_SetKey>:

void AES_CMAC_SetKey( AES_CMAC_CTX* ctx, const uint8_t key[AES_CMAC_KEY_LENGTH] )
{
 800be12:	b580      	push	{r7, lr}
 800be14:	b082      	sub	sp, #8
 800be16:	af00      	add	r7, sp, #0
 800be18:	6078      	str	r0, [r7, #4]
 800be1a:	6039      	str	r1, [r7, #0]
    lorawan_aes_set_key( key, AES_CMAC_KEY_LENGTH, &ctx->rijndael );
 800be1c:	687b      	ldr	r3, [r7, #4]
 800be1e:	461a      	mov	r2, r3
 800be20:	2110      	movs	r1, #16
 800be22:	6838      	ldr	r0, [r7, #0]
 800be24:	f000 fe60 	bl	800cae8 <lorawan_aes_set_key>
}
 800be28:	bf00      	nop
 800be2a:	3708      	adds	r7, #8
 800be2c:	46bd      	mov	sp, r7
 800be2e:	bd80      	pop	{r7, pc}

0800be30 <AES_CMAC_Update>:

void AES_CMAC_Update( AES_CMAC_CTX* ctx, const uint8_t* data, uint32_t len )
{
 800be30:	b580      	push	{r7, lr}
 800be32:	b08c      	sub	sp, #48	@ 0x30
 800be34:	af00      	add	r7, sp, #0
 800be36:	60f8      	str	r0, [r7, #12]
 800be38:	60b9      	str	r1, [r7, #8]
 800be3a:	607a      	str	r2, [r7, #4]
    uint32_t mlen;
    uint8_t  in[16];

    if( ctx->M_n > 0 )
 800be3c:	68fb      	ldr	r3, [r7, #12]
 800be3e:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 800be42:	2b00      	cmp	r3, #0
 800be44:	f000 80a1 	beq.w	800bf8a <AES_CMAC_Update+0x15a>
    {
        mlen = MIN( 16 - ctx->M_n, len );
 800be48:	68fb      	ldr	r3, [r7, #12]
 800be4a:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 800be4e:	f1c3 0310 	rsb	r3, r3, #16
 800be52:	687a      	ldr	r2, [r7, #4]
 800be54:	4293      	cmp	r3, r2
 800be56:	bf28      	it	cs
 800be58:	4613      	movcs	r3, r2
 800be5a:	627b      	str	r3, [r7, #36]	@ 0x24
        memcpy1( ctx->M_last + ctx->M_n, data, mlen );
 800be5c:	68fb      	ldr	r3, [r7, #12]
 800be5e:	f203 1201 	addw	r2, r3, #257	@ 0x101
 800be62:	68fb      	ldr	r3, [r7, #12]
 800be64:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 800be68:	4413      	add	r3, r2
 800be6a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800be6c:	b292      	uxth	r2, r2
 800be6e:	68b9      	ldr	r1, [r7, #8]
 800be70:	4618      	mov	r0, r3
 800be72:	f00f fa62 	bl	801b33a <memcpy1>
        ctx->M_n += mlen;
 800be76:	68fb      	ldr	r3, [r7, #12]
 800be78:	f8d3 2114 	ldr.w	r2, [r3, #276]	@ 0x114
 800be7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800be7e:	441a      	add	r2, r3
 800be80:	68fb      	ldr	r3, [r7, #12]
 800be82:	f8c3 2114 	str.w	r2, [r3, #276]	@ 0x114
        if( ctx->M_n < 16 || len == mlen )
 800be86:	68fb      	ldr	r3, [r7, #12]
 800be88:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 800be8c:	2b0f      	cmp	r3, #15
 800be8e:	f240 808d 	bls.w	800bfac <AES_CMAC_Update+0x17c>
 800be92:	687a      	ldr	r2, [r7, #4]
 800be94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800be96:	429a      	cmp	r2, r3
 800be98:	f000 8088 	beq.w	800bfac <AES_CMAC_Update+0x17c>
            return;
        XOR( ctx->M_last, ctx->X );
 800be9c:	2300      	movs	r3, #0
 800be9e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800bea0:	e015      	b.n	800bece <AES_CMAC_Update+0x9e>
 800bea2:	68fa      	ldr	r2, [r7, #12]
 800bea4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bea6:	4413      	add	r3, r2
 800bea8:	33f1      	adds	r3, #241	@ 0xf1
 800beaa:	781a      	ldrb	r2, [r3, #0]
 800beac:	68f9      	ldr	r1, [r7, #12]
 800beae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800beb0:	440b      	add	r3, r1
 800beb2:	f203 1301 	addw	r3, r3, #257	@ 0x101
 800beb6:	781b      	ldrb	r3, [r3, #0]
 800beb8:	4053      	eors	r3, r2
 800beba:	b2d9      	uxtb	r1, r3
 800bebc:	68fa      	ldr	r2, [r7, #12]
 800bebe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bec0:	4413      	add	r3, r2
 800bec2:	33f1      	adds	r3, #241	@ 0xf1
 800bec4:	460a      	mov	r2, r1
 800bec6:	701a      	strb	r2, [r3, #0]
 800bec8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800beca:	3301      	adds	r3, #1
 800becc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800bece:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bed0:	2b0f      	cmp	r3, #15
 800bed2:	dde6      	ble.n	800bea2 <AES_CMAC_Update+0x72>

        memcpy1( in, &ctx->X[0], 16 );  // Otherwise it does not look good
 800bed4:	68fb      	ldr	r3, [r7, #12]
 800bed6:	f103 01f1 	add.w	r1, r3, #241	@ 0xf1
 800beda:	f107 0314 	add.w	r3, r7, #20
 800bede:	2210      	movs	r2, #16
 800bee0:	4618      	mov	r0, r3
 800bee2:	f00f fa2a 	bl	801b33a <memcpy1>
        lorawan_aes_encrypt( in, in, &ctx->rijndael );
 800bee6:	68fa      	ldr	r2, [r7, #12]
 800bee8:	f107 0114 	add.w	r1, r7, #20
 800beec:	f107 0314 	add.w	r3, r7, #20
 800bef0:	4618      	mov	r0, r3
 800bef2:	f000 fed7 	bl	800cca4 <lorawan_aes_encrypt>
        memcpy1( &ctx->X[0], in, 16 );
 800bef6:	68fb      	ldr	r3, [r7, #12]
 800bef8:	33f1      	adds	r3, #241	@ 0xf1
 800befa:	f107 0114 	add.w	r1, r7, #20
 800befe:	2210      	movs	r2, #16
 800bf00:	4618      	mov	r0, r3
 800bf02:	f00f fa1a 	bl	801b33a <memcpy1>

        data += mlen;
 800bf06:	68ba      	ldr	r2, [r7, #8]
 800bf08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bf0a:	4413      	add	r3, r2
 800bf0c:	60bb      	str	r3, [r7, #8]
        len -= mlen;
 800bf0e:	687a      	ldr	r2, [r7, #4]
 800bf10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bf12:	1ad3      	subs	r3, r2, r3
 800bf14:	607b      	str	r3, [r7, #4]
    }
    while( len > 16 )
 800bf16:	e038      	b.n	800bf8a <AES_CMAC_Update+0x15a>
    { /* not last block */

        XOR( data, ctx->X );
 800bf18:	2300      	movs	r3, #0
 800bf1a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800bf1c:	e013      	b.n	800bf46 <AES_CMAC_Update+0x116>
 800bf1e:	68fa      	ldr	r2, [r7, #12]
 800bf20:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bf22:	4413      	add	r3, r2
 800bf24:	33f1      	adds	r3, #241	@ 0xf1
 800bf26:	781a      	ldrb	r2, [r3, #0]
 800bf28:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bf2a:	68b9      	ldr	r1, [r7, #8]
 800bf2c:	440b      	add	r3, r1
 800bf2e:	781b      	ldrb	r3, [r3, #0]
 800bf30:	4053      	eors	r3, r2
 800bf32:	b2d9      	uxtb	r1, r3
 800bf34:	68fa      	ldr	r2, [r7, #12]
 800bf36:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bf38:	4413      	add	r3, r2
 800bf3a:	33f1      	adds	r3, #241	@ 0xf1
 800bf3c:	460a      	mov	r2, r1
 800bf3e:	701a      	strb	r2, [r3, #0]
 800bf40:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bf42:	3301      	adds	r3, #1
 800bf44:	62bb      	str	r3, [r7, #40]	@ 0x28
 800bf46:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bf48:	2b0f      	cmp	r3, #15
 800bf4a:	dde8      	ble.n	800bf1e <AES_CMAC_Update+0xee>

        memcpy1( in, &ctx->X[0], 16 );  // Otherwise it does not look good
 800bf4c:	68fb      	ldr	r3, [r7, #12]
 800bf4e:	f103 01f1 	add.w	r1, r3, #241	@ 0xf1
 800bf52:	f107 0314 	add.w	r3, r7, #20
 800bf56:	2210      	movs	r2, #16
 800bf58:	4618      	mov	r0, r3
 800bf5a:	f00f f9ee 	bl	801b33a <memcpy1>
        lorawan_aes_encrypt( in, in, &ctx->rijndael );
 800bf5e:	68fa      	ldr	r2, [r7, #12]
 800bf60:	f107 0114 	add.w	r1, r7, #20
 800bf64:	f107 0314 	add.w	r3, r7, #20
 800bf68:	4618      	mov	r0, r3
 800bf6a:	f000 fe9b 	bl	800cca4 <lorawan_aes_encrypt>
        memcpy1( &ctx->X[0], in, 16 );
 800bf6e:	68fb      	ldr	r3, [r7, #12]
 800bf70:	33f1      	adds	r3, #241	@ 0xf1
 800bf72:	f107 0114 	add.w	r1, r7, #20
 800bf76:	2210      	movs	r2, #16
 800bf78:	4618      	mov	r0, r3
 800bf7a:	f00f f9de 	bl	801b33a <memcpy1>

        data += 16;
 800bf7e:	68bb      	ldr	r3, [r7, #8]
 800bf80:	3310      	adds	r3, #16
 800bf82:	60bb      	str	r3, [r7, #8]
        len -= 16;
 800bf84:	687b      	ldr	r3, [r7, #4]
 800bf86:	3b10      	subs	r3, #16
 800bf88:	607b      	str	r3, [r7, #4]
    while( len > 16 )
 800bf8a:	687b      	ldr	r3, [r7, #4]
 800bf8c:	2b10      	cmp	r3, #16
 800bf8e:	d8c3      	bhi.n	800bf18 <AES_CMAC_Update+0xe8>
    }
    /* potential last block, save it */
    memcpy1( ctx->M_last, data, len );
 800bf90:	68fb      	ldr	r3, [r7, #12]
 800bf92:	f203 1301 	addw	r3, r3, #257	@ 0x101
 800bf96:	687a      	ldr	r2, [r7, #4]
 800bf98:	b292      	uxth	r2, r2
 800bf9a:	68b9      	ldr	r1, [r7, #8]
 800bf9c:	4618      	mov	r0, r3
 800bf9e:	f00f f9cc 	bl	801b33a <memcpy1>
    ctx->M_n = len;
 800bfa2:	68fb      	ldr	r3, [r7, #12]
 800bfa4:	687a      	ldr	r2, [r7, #4]
 800bfa6:	f8c3 2114 	str.w	r2, [r3, #276]	@ 0x114
 800bfaa:	e000      	b.n	800bfae <AES_CMAC_Update+0x17e>
            return;
 800bfac:	bf00      	nop
}
 800bfae:	3730      	adds	r7, #48	@ 0x30
 800bfb0:	46bd      	mov	sp, r7
 800bfb2:	bd80      	pop	{r7, pc}

0800bfb4 <AES_CMAC_Final>:

void AES_CMAC_Final( uint8_t digest[AES_CMAC_DIGEST_LENGTH], AES_CMAC_CTX* ctx )
{
 800bfb4:	b580      	push	{r7, lr}
 800bfb6:	b092      	sub	sp, #72	@ 0x48
 800bfb8:	af00      	add	r7, sp, #0
 800bfba:	6078      	str	r0, [r7, #4]
 800bfbc:	6039      	str	r1, [r7, #0]
    uint8_t K[16];
    uint8_t in[16];
    /* generate subkey K1 */
    memset1( K, '\0', 16 );
 800bfbe:	f107 031c 	add.w	r3, r7, #28
 800bfc2:	2210      	movs	r2, #16
 800bfc4:	2100      	movs	r1, #0
 800bfc6:	4618      	mov	r0, r3
 800bfc8:	f00f f9f2 	bl	801b3b0 <memset1>

    lorawan_aes_encrypt( K, K, &ctx->rijndael );
 800bfcc:	683a      	ldr	r2, [r7, #0]
 800bfce:	f107 011c 	add.w	r1, r7, #28
 800bfd2:	f107 031c 	add.w	r3, r7, #28
 800bfd6:	4618      	mov	r0, r3
 800bfd8:	f000 fe64 	bl	800cca4 <lorawan_aes_encrypt>

    if( K[0] & 0x80 )
 800bfdc:	7f3b      	ldrb	r3, [r7, #28]
 800bfde:	b25b      	sxtb	r3, r3
 800bfe0:	2b00      	cmp	r3, #0
 800bfe2:	da31      	bge.n	800c048 <AES_CMAC_Final+0x94>
    {
        LSHIFT( K, K );
 800bfe4:	2300      	movs	r3, #0
 800bfe6:	647b      	str	r3, [r7, #68]	@ 0x44
 800bfe8:	e01c      	b.n	800c024 <AES_CMAC_Final+0x70>
 800bfea:	f107 021c 	add.w	r2, r7, #28
 800bfee:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800bff0:	4413      	add	r3, r2
 800bff2:	781b      	ldrb	r3, [r3, #0]
 800bff4:	b25b      	sxtb	r3, r3
 800bff6:	005b      	lsls	r3, r3, #1
 800bff8:	b25a      	sxtb	r2, r3
 800bffa:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800bffc:	3301      	adds	r3, #1
 800bffe:	3348      	adds	r3, #72	@ 0x48
 800c000:	443b      	add	r3, r7
 800c002:	f813 3c2c 	ldrb.w	r3, [r3, #-44]
 800c006:	09db      	lsrs	r3, r3, #7
 800c008:	b2db      	uxtb	r3, r3
 800c00a:	b25b      	sxtb	r3, r3
 800c00c:	4313      	orrs	r3, r2
 800c00e:	b25b      	sxtb	r3, r3
 800c010:	b2d9      	uxtb	r1, r3
 800c012:	f107 021c 	add.w	r2, r7, #28
 800c016:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c018:	4413      	add	r3, r2
 800c01a:	460a      	mov	r2, r1
 800c01c:	701a      	strb	r2, [r3, #0]
 800c01e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c020:	3301      	adds	r3, #1
 800c022:	647b      	str	r3, [r7, #68]	@ 0x44
 800c024:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c026:	2b0e      	cmp	r3, #14
 800c028:	dddf      	ble.n	800bfea <AES_CMAC_Final+0x36>
 800c02a:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800c02e:	005b      	lsls	r3, r3, #1
 800c030:	b2db      	uxtb	r3, r3
 800c032:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
        K[15] ^= 0x87;
 800c036:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800c03a:	f083 0378 	eor.w	r3, r3, #120	@ 0x78
 800c03e:	43db      	mvns	r3, r3
 800c040:	b2db      	uxtb	r3, r3
 800c042:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800c046:	e028      	b.n	800c09a <AES_CMAC_Final+0xe6>
    }
    else
        LSHIFT( K, K );
 800c048:	2300      	movs	r3, #0
 800c04a:	643b      	str	r3, [r7, #64]	@ 0x40
 800c04c:	e01c      	b.n	800c088 <AES_CMAC_Final+0xd4>
 800c04e:	f107 021c 	add.w	r2, r7, #28
 800c052:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c054:	4413      	add	r3, r2
 800c056:	781b      	ldrb	r3, [r3, #0]
 800c058:	b25b      	sxtb	r3, r3
 800c05a:	005b      	lsls	r3, r3, #1
 800c05c:	b25a      	sxtb	r2, r3
 800c05e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c060:	3301      	adds	r3, #1
 800c062:	3348      	adds	r3, #72	@ 0x48
 800c064:	443b      	add	r3, r7
 800c066:	f813 3c2c 	ldrb.w	r3, [r3, #-44]
 800c06a:	09db      	lsrs	r3, r3, #7
 800c06c:	b2db      	uxtb	r3, r3
 800c06e:	b25b      	sxtb	r3, r3
 800c070:	4313      	orrs	r3, r2
 800c072:	b25b      	sxtb	r3, r3
 800c074:	b2d9      	uxtb	r1, r3
 800c076:	f107 021c 	add.w	r2, r7, #28
 800c07a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c07c:	4413      	add	r3, r2
 800c07e:	460a      	mov	r2, r1
 800c080:	701a      	strb	r2, [r3, #0]
 800c082:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c084:	3301      	adds	r3, #1
 800c086:	643b      	str	r3, [r7, #64]	@ 0x40
 800c088:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c08a:	2b0e      	cmp	r3, #14
 800c08c:	dddf      	ble.n	800c04e <AES_CMAC_Final+0x9a>
 800c08e:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800c092:	005b      	lsls	r3, r3, #1
 800c094:	b2db      	uxtb	r3, r3
 800c096:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

    if( ctx->M_n == 16 )
 800c09a:	683b      	ldr	r3, [r7, #0]
 800c09c:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 800c0a0:	2b10      	cmp	r3, #16
 800c0a2:	d11d      	bne.n	800c0e0 <AES_CMAC_Final+0x12c>
    {
        /* last block was a complete block */
        XOR( K, ctx->M_last );
 800c0a4:	2300      	movs	r3, #0
 800c0a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800c0a8:	e016      	b.n	800c0d8 <AES_CMAC_Final+0x124>
 800c0aa:	683a      	ldr	r2, [r7, #0]
 800c0ac:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c0ae:	4413      	add	r3, r2
 800c0b0:	f203 1301 	addw	r3, r3, #257	@ 0x101
 800c0b4:	781a      	ldrb	r2, [r3, #0]
 800c0b6:	f107 011c 	add.w	r1, r7, #28
 800c0ba:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c0bc:	440b      	add	r3, r1
 800c0be:	781b      	ldrb	r3, [r3, #0]
 800c0c0:	4053      	eors	r3, r2
 800c0c2:	b2d9      	uxtb	r1, r3
 800c0c4:	683a      	ldr	r2, [r7, #0]
 800c0c6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c0c8:	4413      	add	r3, r2
 800c0ca:	f203 1301 	addw	r3, r3, #257	@ 0x101
 800c0ce:	460a      	mov	r2, r1
 800c0d0:	701a      	strb	r2, [r3, #0]
 800c0d2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c0d4:	3301      	adds	r3, #1
 800c0d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800c0d8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c0da:	2b0f      	cmp	r3, #15
 800c0dc:	dde5      	ble.n	800c0aa <AES_CMAC_Final+0xf6>
 800c0de:	e098      	b.n	800c212 <AES_CMAC_Final+0x25e>
    }
    else
    {
        /* generate subkey K2 */
        if( K[0] & 0x80 )
 800c0e0:	7f3b      	ldrb	r3, [r7, #28]
 800c0e2:	b25b      	sxtb	r3, r3
 800c0e4:	2b00      	cmp	r3, #0
 800c0e6:	da31      	bge.n	800c14c <AES_CMAC_Final+0x198>
        {
            LSHIFT( K, K );
 800c0e8:	2300      	movs	r3, #0
 800c0ea:	63bb      	str	r3, [r7, #56]	@ 0x38
 800c0ec:	e01c      	b.n	800c128 <AES_CMAC_Final+0x174>
 800c0ee:	f107 021c 	add.w	r2, r7, #28
 800c0f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c0f4:	4413      	add	r3, r2
 800c0f6:	781b      	ldrb	r3, [r3, #0]
 800c0f8:	b25b      	sxtb	r3, r3
 800c0fa:	005b      	lsls	r3, r3, #1
 800c0fc:	b25a      	sxtb	r2, r3
 800c0fe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c100:	3301      	adds	r3, #1
 800c102:	3348      	adds	r3, #72	@ 0x48
 800c104:	443b      	add	r3, r7
 800c106:	f813 3c2c 	ldrb.w	r3, [r3, #-44]
 800c10a:	09db      	lsrs	r3, r3, #7
 800c10c:	b2db      	uxtb	r3, r3
 800c10e:	b25b      	sxtb	r3, r3
 800c110:	4313      	orrs	r3, r2
 800c112:	b25b      	sxtb	r3, r3
 800c114:	b2d9      	uxtb	r1, r3
 800c116:	f107 021c 	add.w	r2, r7, #28
 800c11a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c11c:	4413      	add	r3, r2
 800c11e:	460a      	mov	r2, r1
 800c120:	701a      	strb	r2, [r3, #0]
 800c122:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c124:	3301      	adds	r3, #1
 800c126:	63bb      	str	r3, [r7, #56]	@ 0x38
 800c128:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c12a:	2b0e      	cmp	r3, #14
 800c12c:	dddf      	ble.n	800c0ee <AES_CMAC_Final+0x13a>
 800c12e:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800c132:	005b      	lsls	r3, r3, #1
 800c134:	b2db      	uxtb	r3, r3
 800c136:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
            K[15] ^= 0x87;
 800c13a:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800c13e:	f083 0378 	eor.w	r3, r3, #120	@ 0x78
 800c142:	43db      	mvns	r3, r3
 800c144:	b2db      	uxtb	r3, r3
 800c146:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800c14a:	e028      	b.n	800c19e <AES_CMAC_Final+0x1ea>
        }
        else
            LSHIFT( K, K );
 800c14c:	2300      	movs	r3, #0
 800c14e:	637b      	str	r3, [r7, #52]	@ 0x34
 800c150:	e01c      	b.n	800c18c <AES_CMAC_Final+0x1d8>
 800c152:	f107 021c 	add.w	r2, r7, #28
 800c156:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c158:	4413      	add	r3, r2
 800c15a:	781b      	ldrb	r3, [r3, #0]
 800c15c:	b25b      	sxtb	r3, r3
 800c15e:	005b      	lsls	r3, r3, #1
 800c160:	b25a      	sxtb	r2, r3
 800c162:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c164:	3301      	adds	r3, #1
 800c166:	3348      	adds	r3, #72	@ 0x48
 800c168:	443b      	add	r3, r7
 800c16a:	f813 3c2c 	ldrb.w	r3, [r3, #-44]
 800c16e:	09db      	lsrs	r3, r3, #7
 800c170:	b2db      	uxtb	r3, r3
 800c172:	b25b      	sxtb	r3, r3
 800c174:	4313      	orrs	r3, r2
 800c176:	b25b      	sxtb	r3, r3
 800c178:	b2d9      	uxtb	r1, r3
 800c17a:	f107 021c 	add.w	r2, r7, #28
 800c17e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c180:	4413      	add	r3, r2
 800c182:	460a      	mov	r2, r1
 800c184:	701a      	strb	r2, [r3, #0]
 800c186:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c188:	3301      	adds	r3, #1
 800c18a:	637b      	str	r3, [r7, #52]	@ 0x34
 800c18c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c18e:	2b0e      	cmp	r3, #14
 800c190:	dddf      	ble.n	800c152 <AES_CMAC_Final+0x19e>
 800c192:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800c196:	005b      	lsls	r3, r3, #1
 800c198:	b2db      	uxtb	r3, r3
 800c19a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

        /* padding(M_last) */
        ctx->M_last[ctx->M_n] = 0x80;
 800c19e:	683b      	ldr	r3, [r7, #0]
 800c1a0:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 800c1a4:	683a      	ldr	r2, [r7, #0]
 800c1a6:	4413      	add	r3, r2
 800c1a8:	2280      	movs	r2, #128	@ 0x80
 800c1aa:	f883 2101 	strb.w	r2, [r3, #257]	@ 0x101
        while( ++ctx->M_n < 16 )
 800c1ae:	e007      	b.n	800c1c0 <AES_CMAC_Final+0x20c>
            ctx->M_last[ctx->M_n] = 0;
 800c1b0:	683b      	ldr	r3, [r7, #0]
 800c1b2:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 800c1b6:	683a      	ldr	r2, [r7, #0]
 800c1b8:	4413      	add	r3, r2
 800c1ba:	2200      	movs	r2, #0
 800c1bc:	f883 2101 	strb.w	r2, [r3, #257]	@ 0x101
        while( ++ctx->M_n < 16 )
 800c1c0:	683b      	ldr	r3, [r7, #0]
 800c1c2:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 800c1c6:	1c5a      	adds	r2, r3, #1
 800c1c8:	683b      	ldr	r3, [r7, #0]
 800c1ca:	f8c3 2114 	str.w	r2, [r3, #276]	@ 0x114
 800c1ce:	683b      	ldr	r3, [r7, #0]
 800c1d0:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 800c1d4:	2b0f      	cmp	r3, #15
 800c1d6:	d9eb      	bls.n	800c1b0 <AES_CMAC_Final+0x1fc>

        XOR( K, ctx->M_last );
 800c1d8:	2300      	movs	r3, #0
 800c1da:	633b      	str	r3, [r7, #48]	@ 0x30
 800c1dc:	e016      	b.n	800c20c <AES_CMAC_Final+0x258>
 800c1de:	683a      	ldr	r2, [r7, #0]
 800c1e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c1e2:	4413      	add	r3, r2
 800c1e4:	f203 1301 	addw	r3, r3, #257	@ 0x101
 800c1e8:	781a      	ldrb	r2, [r3, #0]
 800c1ea:	f107 011c 	add.w	r1, r7, #28
 800c1ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c1f0:	440b      	add	r3, r1
 800c1f2:	781b      	ldrb	r3, [r3, #0]
 800c1f4:	4053      	eors	r3, r2
 800c1f6:	b2d9      	uxtb	r1, r3
 800c1f8:	683a      	ldr	r2, [r7, #0]
 800c1fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c1fc:	4413      	add	r3, r2
 800c1fe:	f203 1301 	addw	r3, r3, #257	@ 0x101
 800c202:	460a      	mov	r2, r1
 800c204:	701a      	strb	r2, [r3, #0]
 800c206:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c208:	3301      	adds	r3, #1
 800c20a:	633b      	str	r3, [r7, #48]	@ 0x30
 800c20c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c20e:	2b0f      	cmp	r3, #15
 800c210:	dde5      	ble.n	800c1de <AES_CMAC_Final+0x22a>
    }
    XOR( ctx->M_last, ctx->X );
 800c212:	2300      	movs	r3, #0
 800c214:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800c216:	e015      	b.n	800c244 <AES_CMAC_Final+0x290>
 800c218:	683a      	ldr	r2, [r7, #0]
 800c21a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c21c:	4413      	add	r3, r2
 800c21e:	33f1      	adds	r3, #241	@ 0xf1
 800c220:	781a      	ldrb	r2, [r3, #0]
 800c222:	6839      	ldr	r1, [r7, #0]
 800c224:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c226:	440b      	add	r3, r1
 800c228:	f203 1301 	addw	r3, r3, #257	@ 0x101
 800c22c:	781b      	ldrb	r3, [r3, #0]
 800c22e:	4053      	eors	r3, r2
 800c230:	b2d9      	uxtb	r1, r3
 800c232:	683a      	ldr	r2, [r7, #0]
 800c234:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c236:	4413      	add	r3, r2
 800c238:	33f1      	adds	r3, #241	@ 0xf1
 800c23a:	460a      	mov	r2, r1
 800c23c:	701a      	strb	r2, [r3, #0]
 800c23e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c240:	3301      	adds	r3, #1
 800c242:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800c244:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c246:	2b0f      	cmp	r3, #15
 800c248:	dde6      	ble.n	800c218 <AES_CMAC_Final+0x264>

    memcpy1( in, &ctx->X[0], 16 );  // Otherwise it does not look good
 800c24a:	683b      	ldr	r3, [r7, #0]
 800c24c:	f103 01f1 	add.w	r1, r3, #241	@ 0xf1
 800c250:	f107 030c 	add.w	r3, r7, #12
 800c254:	2210      	movs	r2, #16
 800c256:	4618      	mov	r0, r3
 800c258:	f00f f86f 	bl	801b33a <memcpy1>
    lorawan_aes_encrypt( in, digest, &ctx->rijndael );
 800c25c:	683a      	ldr	r2, [r7, #0]
 800c25e:	f107 030c 	add.w	r3, r7, #12
 800c262:	6879      	ldr	r1, [r7, #4]
 800c264:	4618      	mov	r0, r3
 800c266:	f000 fd1d 	bl	800cca4 <lorawan_aes_encrypt>
    memset1( K, 0, sizeof K );
 800c26a:	f107 031c 	add.w	r3, r7, #28
 800c26e:	2210      	movs	r2, #16
 800c270:	2100      	movs	r1, #0
 800c272:	4618      	mov	r0, r3
 800c274:	f00f f89c 	bl	801b3b0 <memset1>
}
 800c278:	bf00      	nop
 800c27a:	3748      	adds	r7, #72	@ 0x48
 800c27c:	46bd      	mov	sp, r7
 800c27e:	bd80      	pop	{r7, pc}

0800c280 <copy_block>:
#  define block_copy_nn(d, s, l)    copy_block_nn(d, s, l)
#  define block_copy(d, s)          copy_block(d, s)
#endif

static void copy_block( void *d, const void *s )
{
 800c280:	b480      	push	{r7}
 800c282:	b083      	sub	sp, #12
 800c284:	af00      	add	r7, sp, #0
 800c286:	6078      	str	r0, [r7, #4]
 800c288:	6039      	str	r1, [r7, #0]
    ((uint32_t*)d)[ 0] = ((uint32_t*)s)[ 0];
    ((uint32_t*)d)[ 1] = ((uint32_t*)s)[ 1];
    ((uint32_t*)d)[ 2] = ((uint32_t*)s)[ 2];
    ((uint32_t*)d)[ 3] = ((uint32_t*)s)[ 3];
#else
    ((uint8_t*)d)[ 0] = ((uint8_t*)s)[ 0];
 800c28a:	683b      	ldr	r3, [r7, #0]
 800c28c:	781a      	ldrb	r2, [r3, #0]
 800c28e:	687b      	ldr	r3, [r7, #4]
 800c290:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 1] = ((uint8_t*)s)[ 1];
 800c292:	687b      	ldr	r3, [r7, #4]
 800c294:	3301      	adds	r3, #1
 800c296:	683a      	ldr	r2, [r7, #0]
 800c298:	7852      	ldrb	r2, [r2, #1]
 800c29a:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 2] = ((uint8_t*)s)[ 2];
 800c29c:	687b      	ldr	r3, [r7, #4]
 800c29e:	3302      	adds	r3, #2
 800c2a0:	683a      	ldr	r2, [r7, #0]
 800c2a2:	7892      	ldrb	r2, [r2, #2]
 800c2a4:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 3] = ((uint8_t*)s)[ 3];
 800c2a6:	687b      	ldr	r3, [r7, #4]
 800c2a8:	3303      	adds	r3, #3
 800c2aa:	683a      	ldr	r2, [r7, #0]
 800c2ac:	78d2      	ldrb	r2, [r2, #3]
 800c2ae:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 4] = ((uint8_t*)s)[ 4];
 800c2b0:	687b      	ldr	r3, [r7, #4]
 800c2b2:	3304      	adds	r3, #4
 800c2b4:	683a      	ldr	r2, [r7, #0]
 800c2b6:	7912      	ldrb	r2, [r2, #4]
 800c2b8:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 5] = ((uint8_t*)s)[ 5];
 800c2ba:	687b      	ldr	r3, [r7, #4]
 800c2bc:	3305      	adds	r3, #5
 800c2be:	683a      	ldr	r2, [r7, #0]
 800c2c0:	7952      	ldrb	r2, [r2, #5]
 800c2c2:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 6] = ((uint8_t*)s)[ 6];
 800c2c4:	687b      	ldr	r3, [r7, #4]
 800c2c6:	3306      	adds	r3, #6
 800c2c8:	683a      	ldr	r2, [r7, #0]
 800c2ca:	7992      	ldrb	r2, [r2, #6]
 800c2cc:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 7] = ((uint8_t*)s)[ 7];
 800c2ce:	687b      	ldr	r3, [r7, #4]
 800c2d0:	3307      	adds	r3, #7
 800c2d2:	683a      	ldr	r2, [r7, #0]
 800c2d4:	79d2      	ldrb	r2, [r2, #7]
 800c2d6:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 8] = ((uint8_t*)s)[ 8];
 800c2d8:	687b      	ldr	r3, [r7, #4]
 800c2da:	3308      	adds	r3, #8
 800c2dc:	683a      	ldr	r2, [r7, #0]
 800c2de:	7a12      	ldrb	r2, [r2, #8]
 800c2e0:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 9] = ((uint8_t*)s)[ 9];
 800c2e2:	687b      	ldr	r3, [r7, #4]
 800c2e4:	3309      	adds	r3, #9
 800c2e6:	683a      	ldr	r2, [r7, #0]
 800c2e8:	7a52      	ldrb	r2, [r2, #9]
 800c2ea:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[10] = ((uint8_t*)s)[10];
 800c2ec:	687b      	ldr	r3, [r7, #4]
 800c2ee:	330a      	adds	r3, #10
 800c2f0:	683a      	ldr	r2, [r7, #0]
 800c2f2:	7a92      	ldrb	r2, [r2, #10]
 800c2f4:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[11] = ((uint8_t*)s)[11];
 800c2f6:	687b      	ldr	r3, [r7, #4]
 800c2f8:	330b      	adds	r3, #11
 800c2fa:	683a      	ldr	r2, [r7, #0]
 800c2fc:	7ad2      	ldrb	r2, [r2, #11]
 800c2fe:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[12] = ((uint8_t*)s)[12];
 800c300:	687b      	ldr	r3, [r7, #4]
 800c302:	330c      	adds	r3, #12
 800c304:	683a      	ldr	r2, [r7, #0]
 800c306:	7b12      	ldrb	r2, [r2, #12]
 800c308:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[13] = ((uint8_t*)s)[13];
 800c30a:	687b      	ldr	r3, [r7, #4]
 800c30c:	330d      	adds	r3, #13
 800c30e:	683a      	ldr	r2, [r7, #0]
 800c310:	7b52      	ldrb	r2, [r2, #13]
 800c312:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[14] = ((uint8_t*)s)[14];
 800c314:	687b      	ldr	r3, [r7, #4]
 800c316:	330e      	adds	r3, #14
 800c318:	683a      	ldr	r2, [r7, #0]
 800c31a:	7b92      	ldrb	r2, [r2, #14]
 800c31c:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[15] = ((uint8_t*)s)[15];
 800c31e:	687b      	ldr	r3, [r7, #4]
 800c320:	330f      	adds	r3, #15
 800c322:	683a      	ldr	r2, [r7, #0]
 800c324:	7bd2      	ldrb	r2, [r2, #15]
 800c326:	701a      	strb	r2, [r3, #0]
#endif
}
 800c328:	bf00      	nop
 800c32a:	370c      	adds	r7, #12
 800c32c:	46bd      	mov	sp, r7
 800c32e:	bc80      	pop	{r7}
 800c330:	4770      	bx	lr

0800c332 <copy_block_nn>:

static void copy_block_nn( uint8_t * d, const uint8_t *s, uint8_t nn )
{
 800c332:	b480      	push	{r7}
 800c334:	b085      	sub	sp, #20
 800c336:	af00      	add	r7, sp, #0
 800c338:	60f8      	str	r0, [r7, #12]
 800c33a:	60b9      	str	r1, [r7, #8]
 800c33c:	4613      	mov	r3, r2
 800c33e:	71fb      	strb	r3, [r7, #7]
    while( nn-- )
 800c340:	e007      	b.n	800c352 <copy_block_nn+0x20>
        //*((uint8_t*)d)++ = *((uint8_t*)s)++;
        *d++ = *s++;
 800c342:	68ba      	ldr	r2, [r7, #8]
 800c344:	1c53      	adds	r3, r2, #1
 800c346:	60bb      	str	r3, [r7, #8]
 800c348:	68fb      	ldr	r3, [r7, #12]
 800c34a:	1c59      	adds	r1, r3, #1
 800c34c:	60f9      	str	r1, [r7, #12]
 800c34e:	7812      	ldrb	r2, [r2, #0]
 800c350:	701a      	strb	r2, [r3, #0]
    while( nn-- )
 800c352:	79fb      	ldrb	r3, [r7, #7]
 800c354:	1e5a      	subs	r2, r3, #1
 800c356:	71fa      	strb	r2, [r7, #7]
 800c358:	2b00      	cmp	r3, #0
 800c35a:	d1f2      	bne.n	800c342 <copy_block_nn+0x10>
}
 800c35c:	bf00      	nop
 800c35e:	bf00      	nop
 800c360:	3714      	adds	r7, #20
 800c362:	46bd      	mov	sp, r7
 800c364:	bc80      	pop	{r7}
 800c366:	4770      	bx	lr

0800c368 <xor_block>:

static void xor_block( void *d, const void *s )
{
 800c368:	b480      	push	{r7}
 800c36a:	b083      	sub	sp, #12
 800c36c:	af00      	add	r7, sp, #0
 800c36e:	6078      	str	r0, [r7, #4]
 800c370:	6039      	str	r1, [r7, #0]
    ((uint32_t*)d)[ 0] ^= ((uint32_t*)s)[ 0];
    ((uint32_t*)d)[ 1] ^= ((uint32_t*)s)[ 1];
    ((uint32_t*)d)[ 2] ^= ((uint32_t*)s)[ 2];
    ((uint32_t*)d)[ 3] ^= ((uint32_t*)s)[ 3];
#else
    ((uint8_t*)d)[ 0] ^= ((uint8_t*)s)[ 0];
 800c372:	687b      	ldr	r3, [r7, #4]
 800c374:	781a      	ldrb	r2, [r3, #0]
 800c376:	683b      	ldr	r3, [r7, #0]
 800c378:	781b      	ldrb	r3, [r3, #0]
 800c37a:	4053      	eors	r3, r2
 800c37c:	b2da      	uxtb	r2, r3
 800c37e:	687b      	ldr	r3, [r7, #4]
 800c380:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 1] ^= ((uint8_t*)s)[ 1];
 800c382:	687b      	ldr	r3, [r7, #4]
 800c384:	3301      	adds	r3, #1
 800c386:	7819      	ldrb	r1, [r3, #0]
 800c388:	683b      	ldr	r3, [r7, #0]
 800c38a:	3301      	adds	r3, #1
 800c38c:	781a      	ldrb	r2, [r3, #0]
 800c38e:	687b      	ldr	r3, [r7, #4]
 800c390:	3301      	adds	r3, #1
 800c392:	404a      	eors	r2, r1
 800c394:	b2d2      	uxtb	r2, r2
 800c396:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 2] ^= ((uint8_t*)s)[ 2];
 800c398:	687b      	ldr	r3, [r7, #4]
 800c39a:	3302      	adds	r3, #2
 800c39c:	7819      	ldrb	r1, [r3, #0]
 800c39e:	683b      	ldr	r3, [r7, #0]
 800c3a0:	3302      	adds	r3, #2
 800c3a2:	781a      	ldrb	r2, [r3, #0]
 800c3a4:	687b      	ldr	r3, [r7, #4]
 800c3a6:	3302      	adds	r3, #2
 800c3a8:	404a      	eors	r2, r1
 800c3aa:	b2d2      	uxtb	r2, r2
 800c3ac:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 3] ^= ((uint8_t*)s)[ 3];
 800c3ae:	687b      	ldr	r3, [r7, #4]
 800c3b0:	3303      	adds	r3, #3
 800c3b2:	7819      	ldrb	r1, [r3, #0]
 800c3b4:	683b      	ldr	r3, [r7, #0]
 800c3b6:	3303      	adds	r3, #3
 800c3b8:	781a      	ldrb	r2, [r3, #0]
 800c3ba:	687b      	ldr	r3, [r7, #4]
 800c3bc:	3303      	adds	r3, #3
 800c3be:	404a      	eors	r2, r1
 800c3c0:	b2d2      	uxtb	r2, r2
 800c3c2:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 4] ^= ((uint8_t*)s)[ 4];
 800c3c4:	687b      	ldr	r3, [r7, #4]
 800c3c6:	3304      	adds	r3, #4
 800c3c8:	7819      	ldrb	r1, [r3, #0]
 800c3ca:	683b      	ldr	r3, [r7, #0]
 800c3cc:	3304      	adds	r3, #4
 800c3ce:	781a      	ldrb	r2, [r3, #0]
 800c3d0:	687b      	ldr	r3, [r7, #4]
 800c3d2:	3304      	adds	r3, #4
 800c3d4:	404a      	eors	r2, r1
 800c3d6:	b2d2      	uxtb	r2, r2
 800c3d8:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 5] ^= ((uint8_t*)s)[ 5];
 800c3da:	687b      	ldr	r3, [r7, #4]
 800c3dc:	3305      	adds	r3, #5
 800c3de:	7819      	ldrb	r1, [r3, #0]
 800c3e0:	683b      	ldr	r3, [r7, #0]
 800c3e2:	3305      	adds	r3, #5
 800c3e4:	781a      	ldrb	r2, [r3, #0]
 800c3e6:	687b      	ldr	r3, [r7, #4]
 800c3e8:	3305      	adds	r3, #5
 800c3ea:	404a      	eors	r2, r1
 800c3ec:	b2d2      	uxtb	r2, r2
 800c3ee:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 6] ^= ((uint8_t*)s)[ 6];
 800c3f0:	687b      	ldr	r3, [r7, #4]
 800c3f2:	3306      	adds	r3, #6
 800c3f4:	7819      	ldrb	r1, [r3, #0]
 800c3f6:	683b      	ldr	r3, [r7, #0]
 800c3f8:	3306      	adds	r3, #6
 800c3fa:	781a      	ldrb	r2, [r3, #0]
 800c3fc:	687b      	ldr	r3, [r7, #4]
 800c3fe:	3306      	adds	r3, #6
 800c400:	404a      	eors	r2, r1
 800c402:	b2d2      	uxtb	r2, r2
 800c404:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 7] ^= ((uint8_t*)s)[ 7];
 800c406:	687b      	ldr	r3, [r7, #4]
 800c408:	3307      	adds	r3, #7
 800c40a:	7819      	ldrb	r1, [r3, #0]
 800c40c:	683b      	ldr	r3, [r7, #0]
 800c40e:	3307      	adds	r3, #7
 800c410:	781a      	ldrb	r2, [r3, #0]
 800c412:	687b      	ldr	r3, [r7, #4]
 800c414:	3307      	adds	r3, #7
 800c416:	404a      	eors	r2, r1
 800c418:	b2d2      	uxtb	r2, r2
 800c41a:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 8] ^= ((uint8_t*)s)[ 8];
 800c41c:	687b      	ldr	r3, [r7, #4]
 800c41e:	3308      	adds	r3, #8
 800c420:	7819      	ldrb	r1, [r3, #0]
 800c422:	683b      	ldr	r3, [r7, #0]
 800c424:	3308      	adds	r3, #8
 800c426:	781a      	ldrb	r2, [r3, #0]
 800c428:	687b      	ldr	r3, [r7, #4]
 800c42a:	3308      	adds	r3, #8
 800c42c:	404a      	eors	r2, r1
 800c42e:	b2d2      	uxtb	r2, r2
 800c430:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 9] ^= ((uint8_t*)s)[ 9];
 800c432:	687b      	ldr	r3, [r7, #4]
 800c434:	3309      	adds	r3, #9
 800c436:	7819      	ldrb	r1, [r3, #0]
 800c438:	683b      	ldr	r3, [r7, #0]
 800c43a:	3309      	adds	r3, #9
 800c43c:	781a      	ldrb	r2, [r3, #0]
 800c43e:	687b      	ldr	r3, [r7, #4]
 800c440:	3309      	adds	r3, #9
 800c442:	404a      	eors	r2, r1
 800c444:	b2d2      	uxtb	r2, r2
 800c446:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[10] ^= ((uint8_t*)s)[10];
 800c448:	687b      	ldr	r3, [r7, #4]
 800c44a:	330a      	adds	r3, #10
 800c44c:	7819      	ldrb	r1, [r3, #0]
 800c44e:	683b      	ldr	r3, [r7, #0]
 800c450:	330a      	adds	r3, #10
 800c452:	781a      	ldrb	r2, [r3, #0]
 800c454:	687b      	ldr	r3, [r7, #4]
 800c456:	330a      	adds	r3, #10
 800c458:	404a      	eors	r2, r1
 800c45a:	b2d2      	uxtb	r2, r2
 800c45c:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[11] ^= ((uint8_t*)s)[11];
 800c45e:	687b      	ldr	r3, [r7, #4]
 800c460:	330b      	adds	r3, #11
 800c462:	7819      	ldrb	r1, [r3, #0]
 800c464:	683b      	ldr	r3, [r7, #0]
 800c466:	330b      	adds	r3, #11
 800c468:	781a      	ldrb	r2, [r3, #0]
 800c46a:	687b      	ldr	r3, [r7, #4]
 800c46c:	330b      	adds	r3, #11
 800c46e:	404a      	eors	r2, r1
 800c470:	b2d2      	uxtb	r2, r2
 800c472:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[12] ^= ((uint8_t*)s)[12];
 800c474:	687b      	ldr	r3, [r7, #4]
 800c476:	330c      	adds	r3, #12
 800c478:	7819      	ldrb	r1, [r3, #0]
 800c47a:	683b      	ldr	r3, [r7, #0]
 800c47c:	330c      	adds	r3, #12
 800c47e:	781a      	ldrb	r2, [r3, #0]
 800c480:	687b      	ldr	r3, [r7, #4]
 800c482:	330c      	adds	r3, #12
 800c484:	404a      	eors	r2, r1
 800c486:	b2d2      	uxtb	r2, r2
 800c488:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[13] ^= ((uint8_t*)s)[13];
 800c48a:	687b      	ldr	r3, [r7, #4]
 800c48c:	330d      	adds	r3, #13
 800c48e:	7819      	ldrb	r1, [r3, #0]
 800c490:	683b      	ldr	r3, [r7, #0]
 800c492:	330d      	adds	r3, #13
 800c494:	781a      	ldrb	r2, [r3, #0]
 800c496:	687b      	ldr	r3, [r7, #4]
 800c498:	330d      	adds	r3, #13
 800c49a:	404a      	eors	r2, r1
 800c49c:	b2d2      	uxtb	r2, r2
 800c49e:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[14] ^= ((uint8_t*)s)[14];
 800c4a0:	687b      	ldr	r3, [r7, #4]
 800c4a2:	330e      	adds	r3, #14
 800c4a4:	7819      	ldrb	r1, [r3, #0]
 800c4a6:	683b      	ldr	r3, [r7, #0]
 800c4a8:	330e      	adds	r3, #14
 800c4aa:	781a      	ldrb	r2, [r3, #0]
 800c4ac:	687b      	ldr	r3, [r7, #4]
 800c4ae:	330e      	adds	r3, #14
 800c4b0:	404a      	eors	r2, r1
 800c4b2:	b2d2      	uxtb	r2, r2
 800c4b4:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[15] ^= ((uint8_t*)s)[15];
 800c4b6:	687b      	ldr	r3, [r7, #4]
 800c4b8:	330f      	adds	r3, #15
 800c4ba:	7819      	ldrb	r1, [r3, #0]
 800c4bc:	683b      	ldr	r3, [r7, #0]
 800c4be:	330f      	adds	r3, #15
 800c4c0:	781a      	ldrb	r2, [r3, #0]
 800c4c2:	687b      	ldr	r3, [r7, #4]
 800c4c4:	330f      	adds	r3, #15
 800c4c6:	404a      	eors	r2, r1
 800c4c8:	b2d2      	uxtb	r2, r2
 800c4ca:	701a      	strb	r2, [r3, #0]
#endif
}
 800c4cc:	bf00      	nop
 800c4ce:	370c      	adds	r7, #12
 800c4d0:	46bd      	mov	sp, r7
 800c4d2:	bc80      	pop	{r7}
 800c4d4:	4770      	bx	lr

0800c4d6 <copy_and_key>:

static void copy_and_key( void *d, const void *s, const void *k )
{
 800c4d6:	b480      	push	{r7}
 800c4d8:	b085      	sub	sp, #20
 800c4da:	af00      	add	r7, sp, #0
 800c4dc:	60f8      	str	r0, [r7, #12]
 800c4de:	60b9      	str	r1, [r7, #8]
 800c4e0:	607a      	str	r2, [r7, #4]
    ((uint32_t*)d)[ 0] = ((uint32_t*)s)[ 0] ^ ((uint32_t*)k)[ 0];
    ((uint32_t*)d)[ 1] = ((uint32_t*)s)[ 1] ^ ((uint32_t*)k)[ 1];
    ((uint32_t*)d)[ 2] = ((uint32_t*)s)[ 2] ^ ((uint32_t*)k)[ 2];
    ((uint32_t*)d)[ 3] = ((uint32_t*)s)[ 3] ^ ((uint32_t*)k)[ 3];
#elif 1
    ((uint8_t*)d)[ 0] = ((uint8_t*)s)[ 0] ^ ((uint8_t*)k)[ 0];
 800c4e2:	68bb      	ldr	r3, [r7, #8]
 800c4e4:	781a      	ldrb	r2, [r3, #0]
 800c4e6:	687b      	ldr	r3, [r7, #4]
 800c4e8:	781b      	ldrb	r3, [r3, #0]
 800c4ea:	4053      	eors	r3, r2
 800c4ec:	b2da      	uxtb	r2, r3
 800c4ee:	68fb      	ldr	r3, [r7, #12]
 800c4f0:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 1] = ((uint8_t*)s)[ 1] ^ ((uint8_t*)k)[ 1];
 800c4f2:	68bb      	ldr	r3, [r7, #8]
 800c4f4:	3301      	adds	r3, #1
 800c4f6:	7819      	ldrb	r1, [r3, #0]
 800c4f8:	687b      	ldr	r3, [r7, #4]
 800c4fa:	3301      	adds	r3, #1
 800c4fc:	781a      	ldrb	r2, [r3, #0]
 800c4fe:	68fb      	ldr	r3, [r7, #12]
 800c500:	3301      	adds	r3, #1
 800c502:	404a      	eors	r2, r1
 800c504:	b2d2      	uxtb	r2, r2
 800c506:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 2] = ((uint8_t*)s)[ 2] ^ ((uint8_t*)k)[ 2];
 800c508:	68bb      	ldr	r3, [r7, #8]
 800c50a:	3302      	adds	r3, #2
 800c50c:	7819      	ldrb	r1, [r3, #0]
 800c50e:	687b      	ldr	r3, [r7, #4]
 800c510:	3302      	adds	r3, #2
 800c512:	781a      	ldrb	r2, [r3, #0]
 800c514:	68fb      	ldr	r3, [r7, #12]
 800c516:	3302      	adds	r3, #2
 800c518:	404a      	eors	r2, r1
 800c51a:	b2d2      	uxtb	r2, r2
 800c51c:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 3] = ((uint8_t*)s)[ 3] ^ ((uint8_t*)k)[ 3];
 800c51e:	68bb      	ldr	r3, [r7, #8]
 800c520:	3303      	adds	r3, #3
 800c522:	7819      	ldrb	r1, [r3, #0]
 800c524:	687b      	ldr	r3, [r7, #4]
 800c526:	3303      	adds	r3, #3
 800c528:	781a      	ldrb	r2, [r3, #0]
 800c52a:	68fb      	ldr	r3, [r7, #12]
 800c52c:	3303      	adds	r3, #3
 800c52e:	404a      	eors	r2, r1
 800c530:	b2d2      	uxtb	r2, r2
 800c532:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 4] = ((uint8_t*)s)[ 4] ^ ((uint8_t*)k)[ 4];
 800c534:	68bb      	ldr	r3, [r7, #8]
 800c536:	3304      	adds	r3, #4
 800c538:	7819      	ldrb	r1, [r3, #0]
 800c53a:	687b      	ldr	r3, [r7, #4]
 800c53c:	3304      	adds	r3, #4
 800c53e:	781a      	ldrb	r2, [r3, #0]
 800c540:	68fb      	ldr	r3, [r7, #12]
 800c542:	3304      	adds	r3, #4
 800c544:	404a      	eors	r2, r1
 800c546:	b2d2      	uxtb	r2, r2
 800c548:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 5] = ((uint8_t*)s)[ 5] ^ ((uint8_t*)k)[ 5];
 800c54a:	68bb      	ldr	r3, [r7, #8]
 800c54c:	3305      	adds	r3, #5
 800c54e:	7819      	ldrb	r1, [r3, #0]
 800c550:	687b      	ldr	r3, [r7, #4]
 800c552:	3305      	adds	r3, #5
 800c554:	781a      	ldrb	r2, [r3, #0]
 800c556:	68fb      	ldr	r3, [r7, #12]
 800c558:	3305      	adds	r3, #5
 800c55a:	404a      	eors	r2, r1
 800c55c:	b2d2      	uxtb	r2, r2
 800c55e:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 6] = ((uint8_t*)s)[ 6] ^ ((uint8_t*)k)[ 6];
 800c560:	68bb      	ldr	r3, [r7, #8]
 800c562:	3306      	adds	r3, #6
 800c564:	7819      	ldrb	r1, [r3, #0]
 800c566:	687b      	ldr	r3, [r7, #4]
 800c568:	3306      	adds	r3, #6
 800c56a:	781a      	ldrb	r2, [r3, #0]
 800c56c:	68fb      	ldr	r3, [r7, #12]
 800c56e:	3306      	adds	r3, #6
 800c570:	404a      	eors	r2, r1
 800c572:	b2d2      	uxtb	r2, r2
 800c574:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 7] = ((uint8_t*)s)[ 7] ^ ((uint8_t*)k)[ 7];
 800c576:	68bb      	ldr	r3, [r7, #8]
 800c578:	3307      	adds	r3, #7
 800c57a:	7819      	ldrb	r1, [r3, #0]
 800c57c:	687b      	ldr	r3, [r7, #4]
 800c57e:	3307      	adds	r3, #7
 800c580:	781a      	ldrb	r2, [r3, #0]
 800c582:	68fb      	ldr	r3, [r7, #12]
 800c584:	3307      	adds	r3, #7
 800c586:	404a      	eors	r2, r1
 800c588:	b2d2      	uxtb	r2, r2
 800c58a:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 8] = ((uint8_t*)s)[ 8] ^ ((uint8_t*)k)[ 8];
 800c58c:	68bb      	ldr	r3, [r7, #8]
 800c58e:	3308      	adds	r3, #8
 800c590:	7819      	ldrb	r1, [r3, #0]
 800c592:	687b      	ldr	r3, [r7, #4]
 800c594:	3308      	adds	r3, #8
 800c596:	781a      	ldrb	r2, [r3, #0]
 800c598:	68fb      	ldr	r3, [r7, #12]
 800c59a:	3308      	adds	r3, #8
 800c59c:	404a      	eors	r2, r1
 800c59e:	b2d2      	uxtb	r2, r2
 800c5a0:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 9] = ((uint8_t*)s)[ 9] ^ ((uint8_t*)k)[ 9];
 800c5a2:	68bb      	ldr	r3, [r7, #8]
 800c5a4:	3309      	adds	r3, #9
 800c5a6:	7819      	ldrb	r1, [r3, #0]
 800c5a8:	687b      	ldr	r3, [r7, #4]
 800c5aa:	3309      	adds	r3, #9
 800c5ac:	781a      	ldrb	r2, [r3, #0]
 800c5ae:	68fb      	ldr	r3, [r7, #12]
 800c5b0:	3309      	adds	r3, #9
 800c5b2:	404a      	eors	r2, r1
 800c5b4:	b2d2      	uxtb	r2, r2
 800c5b6:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[10] = ((uint8_t*)s)[10] ^ ((uint8_t*)k)[10];
 800c5b8:	68bb      	ldr	r3, [r7, #8]
 800c5ba:	330a      	adds	r3, #10
 800c5bc:	7819      	ldrb	r1, [r3, #0]
 800c5be:	687b      	ldr	r3, [r7, #4]
 800c5c0:	330a      	adds	r3, #10
 800c5c2:	781a      	ldrb	r2, [r3, #0]
 800c5c4:	68fb      	ldr	r3, [r7, #12]
 800c5c6:	330a      	adds	r3, #10
 800c5c8:	404a      	eors	r2, r1
 800c5ca:	b2d2      	uxtb	r2, r2
 800c5cc:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[11] = ((uint8_t*)s)[11] ^ ((uint8_t*)k)[11];
 800c5ce:	68bb      	ldr	r3, [r7, #8]
 800c5d0:	330b      	adds	r3, #11
 800c5d2:	7819      	ldrb	r1, [r3, #0]
 800c5d4:	687b      	ldr	r3, [r7, #4]
 800c5d6:	330b      	adds	r3, #11
 800c5d8:	781a      	ldrb	r2, [r3, #0]
 800c5da:	68fb      	ldr	r3, [r7, #12]
 800c5dc:	330b      	adds	r3, #11
 800c5de:	404a      	eors	r2, r1
 800c5e0:	b2d2      	uxtb	r2, r2
 800c5e2:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[12] = ((uint8_t*)s)[12] ^ ((uint8_t*)k)[12];
 800c5e4:	68bb      	ldr	r3, [r7, #8]
 800c5e6:	330c      	adds	r3, #12
 800c5e8:	7819      	ldrb	r1, [r3, #0]
 800c5ea:	687b      	ldr	r3, [r7, #4]
 800c5ec:	330c      	adds	r3, #12
 800c5ee:	781a      	ldrb	r2, [r3, #0]
 800c5f0:	68fb      	ldr	r3, [r7, #12]
 800c5f2:	330c      	adds	r3, #12
 800c5f4:	404a      	eors	r2, r1
 800c5f6:	b2d2      	uxtb	r2, r2
 800c5f8:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[13] = ((uint8_t*)s)[13] ^ ((uint8_t*)k)[13];
 800c5fa:	68bb      	ldr	r3, [r7, #8]
 800c5fc:	330d      	adds	r3, #13
 800c5fe:	7819      	ldrb	r1, [r3, #0]
 800c600:	687b      	ldr	r3, [r7, #4]
 800c602:	330d      	adds	r3, #13
 800c604:	781a      	ldrb	r2, [r3, #0]
 800c606:	68fb      	ldr	r3, [r7, #12]
 800c608:	330d      	adds	r3, #13
 800c60a:	404a      	eors	r2, r1
 800c60c:	b2d2      	uxtb	r2, r2
 800c60e:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[14] = ((uint8_t*)s)[14] ^ ((uint8_t*)k)[14];
 800c610:	68bb      	ldr	r3, [r7, #8]
 800c612:	330e      	adds	r3, #14
 800c614:	7819      	ldrb	r1, [r3, #0]
 800c616:	687b      	ldr	r3, [r7, #4]
 800c618:	330e      	adds	r3, #14
 800c61a:	781a      	ldrb	r2, [r3, #0]
 800c61c:	68fb      	ldr	r3, [r7, #12]
 800c61e:	330e      	adds	r3, #14
 800c620:	404a      	eors	r2, r1
 800c622:	b2d2      	uxtb	r2, r2
 800c624:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[15] = ((uint8_t*)s)[15] ^ ((uint8_t*)k)[15];
 800c626:	68bb      	ldr	r3, [r7, #8]
 800c628:	330f      	adds	r3, #15
 800c62a:	7819      	ldrb	r1, [r3, #0]
 800c62c:	687b      	ldr	r3, [r7, #4]
 800c62e:	330f      	adds	r3, #15
 800c630:	781a      	ldrb	r2, [r3, #0]
 800c632:	68fb      	ldr	r3, [r7, #12]
 800c634:	330f      	adds	r3, #15
 800c636:	404a      	eors	r2, r1
 800c638:	b2d2      	uxtb	r2, r2
 800c63a:	701a      	strb	r2, [r3, #0]
#else
    block_copy(d, s);
    xor_block(d, k);
#endif
}
 800c63c:	bf00      	nop
 800c63e:	3714      	adds	r7, #20
 800c640:	46bd      	mov	sp, r7
 800c642:	bc80      	pop	{r7}
 800c644:	4770      	bx	lr

0800c646 <add_round_key>:

static void add_round_key( uint8_t d[N_BLOCK], const uint8_t k[N_BLOCK] )
{
 800c646:	b580      	push	{r7, lr}
 800c648:	b082      	sub	sp, #8
 800c64a:	af00      	add	r7, sp, #0
 800c64c:	6078      	str	r0, [r7, #4]
 800c64e:	6039      	str	r1, [r7, #0]
    xor_block(d, k);
 800c650:	6839      	ldr	r1, [r7, #0]
 800c652:	6878      	ldr	r0, [r7, #4]
 800c654:	f7ff fe88 	bl	800c368 <xor_block>
}
 800c658:	bf00      	nop
 800c65a:	3708      	adds	r7, #8
 800c65c:	46bd      	mov	sp, r7
 800c65e:	bd80      	pop	{r7, pc}

0800c660 <shift_sub_rows>:

static void shift_sub_rows( uint8_t st[N_BLOCK] )
{   uint8_t tt;
 800c660:	b480      	push	{r7}
 800c662:	b085      	sub	sp, #20
 800c664:	af00      	add	r7, sp, #0
 800c666:	6078      	str	r0, [r7, #4]

    st[ 0] = s_box(st[ 0]); st[ 4] = s_box(st[ 4]);
 800c668:	687b      	ldr	r3, [r7, #4]
 800c66a:	781b      	ldrb	r3, [r3, #0]
 800c66c:	461a      	mov	r2, r3
 800c66e:	4b48      	ldr	r3, [pc, #288]	@ (800c790 <shift_sub_rows+0x130>)
 800c670:	5c9a      	ldrb	r2, [r3, r2]
 800c672:	687b      	ldr	r3, [r7, #4]
 800c674:	701a      	strb	r2, [r3, #0]
 800c676:	687b      	ldr	r3, [r7, #4]
 800c678:	3304      	adds	r3, #4
 800c67a:	781b      	ldrb	r3, [r3, #0]
 800c67c:	4619      	mov	r1, r3
 800c67e:	687b      	ldr	r3, [r7, #4]
 800c680:	3304      	adds	r3, #4
 800c682:	4a43      	ldr	r2, [pc, #268]	@ (800c790 <shift_sub_rows+0x130>)
 800c684:	5c52      	ldrb	r2, [r2, r1]
 800c686:	701a      	strb	r2, [r3, #0]
    st[ 8] = s_box(st[ 8]); st[12] = s_box(st[12]);
 800c688:	687b      	ldr	r3, [r7, #4]
 800c68a:	3308      	adds	r3, #8
 800c68c:	781b      	ldrb	r3, [r3, #0]
 800c68e:	4619      	mov	r1, r3
 800c690:	687b      	ldr	r3, [r7, #4]
 800c692:	3308      	adds	r3, #8
 800c694:	4a3e      	ldr	r2, [pc, #248]	@ (800c790 <shift_sub_rows+0x130>)
 800c696:	5c52      	ldrb	r2, [r2, r1]
 800c698:	701a      	strb	r2, [r3, #0]
 800c69a:	687b      	ldr	r3, [r7, #4]
 800c69c:	330c      	adds	r3, #12
 800c69e:	781b      	ldrb	r3, [r3, #0]
 800c6a0:	4619      	mov	r1, r3
 800c6a2:	687b      	ldr	r3, [r7, #4]
 800c6a4:	330c      	adds	r3, #12
 800c6a6:	4a3a      	ldr	r2, [pc, #232]	@ (800c790 <shift_sub_rows+0x130>)
 800c6a8:	5c52      	ldrb	r2, [r2, r1]
 800c6aa:	701a      	strb	r2, [r3, #0]

    tt = st[1]; st[ 1] = s_box(st[ 5]); st[ 5] = s_box(st[ 9]);
 800c6ac:	687b      	ldr	r3, [r7, #4]
 800c6ae:	785b      	ldrb	r3, [r3, #1]
 800c6b0:	73fb      	strb	r3, [r7, #15]
 800c6b2:	687b      	ldr	r3, [r7, #4]
 800c6b4:	3305      	adds	r3, #5
 800c6b6:	781b      	ldrb	r3, [r3, #0]
 800c6b8:	4619      	mov	r1, r3
 800c6ba:	687b      	ldr	r3, [r7, #4]
 800c6bc:	3301      	adds	r3, #1
 800c6be:	4a34      	ldr	r2, [pc, #208]	@ (800c790 <shift_sub_rows+0x130>)
 800c6c0:	5c52      	ldrb	r2, [r2, r1]
 800c6c2:	701a      	strb	r2, [r3, #0]
 800c6c4:	687b      	ldr	r3, [r7, #4]
 800c6c6:	3309      	adds	r3, #9
 800c6c8:	781b      	ldrb	r3, [r3, #0]
 800c6ca:	4619      	mov	r1, r3
 800c6cc:	687b      	ldr	r3, [r7, #4]
 800c6ce:	3305      	adds	r3, #5
 800c6d0:	4a2f      	ldr	r2, [pc, #188]	@ (800c790 <shift_sub_rows+0x130>)
 800c6d2:	5c52      	ldrb	r2, [r2, r1]
 800c6d4:	701a      	strb	r2, [r3, #0]
    st[ 9] = s_box(st[13]); st[13] = s_box( tt );
 800c6d6:	687b      	ldr	r3, [r7, #4]
 800c6d8:	330d      	adds	r3, #13
 800c6da:	781b      	ldrb	r3, [r3, #0]
 800c6dc:	4619      	mov	r1, r3
 800c6de:	687b      	ldr	r3, [r7, #4]
 800c6e0:	3309      	adds	r3, #9
 800c6e2:	4a2b      	ldr	r2, [pc, #172]	@ (800c790 <shift_sub_rows+0x130>)
 800c6e4:	5c52      	ldrb	r2, [r2, r1]
 800c6e6:	701a      	strb	r2, [r3, #0]
 800c6e8:	7bfa      	ldrb	r2, [r7, #15]
 800c6ea:	687b      	ldr	r3, [r7, #4]
 800c6ec:	330d      	adds	r3, #13
 800c6ee:	4928      	ldr	r1, [pc, #160]	@ (800c790 <shift_sub_rows+0x130>)
 800c6f0:	5c8a      	ldrb	r2, [r1, r2]
 800c6f2:	701a      	strb	r2, [r3, #0]

    tt = st[2]; st[ 2] = s_box(st[10]); st[10] = s_box( tt );
 800c6f4:	687b      	ldr	r3, [r7, #4]
 800c6f6:	789b      	ldrb	r3, [r3, #2]
 800c6f8:	73fb      	strb	r3, [r7, #15]
 800c6fa:	687b      	ldr	r3, [r7, #4]
 800c6fc:	330a      	adds	r3, #10
 800c6fe:	781b      	ldrb	r3, [r3, #0]
 800c700:	4619      	mov	r1, r3
 800c702:	687b      	ldr	r3, [r7, #4]
 800c704:	3302      	adds	r3, #2
 800c706:	4a22      	ldr	r2, [pc, #136]	@ (800c790 <shift_sub_rows+0x130>)
 800c708:	5c52      	ldrb	r2, [r2, r1]
 800c70a:	701a      	strb	r2, [r3, #0]
 800c70c:	7bfa      	ldrb	r2, [r7, #15]
 800c70e:	687b      	ldr	r3, [r7, #4]
 800c710:	330a      	adds	r3, #10
 800c712:	491f      	ldr	r1, [pc, #124]	@ (800c790 <shift_sub_rows+0x130>)
 800c714:	5c8a      	ldrb	r2, [r1, r2]
 800c716:	701a      	strb	r2, [r3, #0]
    tt = st[6]; st[ 6] = s_box(st[14]); st[14] = s_box( tt );
 800c718:	687b      	ldr	r3, [r7, #4]
 800c71a:	799b      	ldrb	r3, [r3, #6]
 800c71c:	73fb      	strb	r3, [r7, #15]
 800c71e:	687b      	ldr	r3, [r7, #4]
 800c720:	330e      	adds	r3, #14
 800c722:	781b      	ldrb	r3, [r3, #0]
 800c724:	4619      	mov	r1, r3
 800c726:	687b      	ldr	r3, [r7, #4]
 800c728:	3306      	adds	r3, #6
 800c72a:	4a19      	ldr	r2, [pc, #100]	@ (800c790 <shift_sub_rows+0x130>)
 800c72c:	5c52      	ldrb	r2, [r2, r1]
 800c72e:	701a      	strb	r2, [r3, #0]
 800c730:	7bfa      	ldrb	r2, [r7, #15]
 800c732:	687b      	ldr	r3, [r7, #4]
 800c734:	330e      	adds	r3, #14
 800c736:	4916      	ldr	r1, [pc, #88]	@ (800c790 <shift_sub_rows+0x130>)
 800c738:	5c8a      	ldrb	r2, [r1, r2]
 800c73a:	701a      	strb	r2, [r3, #0]

    tt = st[15]; st[15] = s_box(st[11]); st[11] = s_box(st[ 7]);
 800c73c:	687b      	ldr	r3, [r7, #4]
 800c73e:	7bdb      	ldrb	r3, [r3, #15]
 800c740:	73fb      	strb	r3, [r7, #15]
 800c742:	687b      	ldr	r3, [r7, #4]
 800c744:	330b      	adds	r3, #11
 800c746:	781b      	ldrb	r3, [r3, #0]
 800c748:	4619      	mov	r1, r3
 800c74a:	687b      	ldr	r3, [r7, #4]
 800c74c:	330f      	adds	r3, #15
 800c74e:	4a10      	ldr	r2, [pc, #64]	@ (800c790 <shift_sub_rows+0x130>)
 800c750:	5c52      	ldrb	r2, [r2, r1]
 800c752:	701a      	strb	r2, [r3, #0]
 800c754:	687b      	ldr	r3, [r7, #4]
 800c756:	3307      	adds	r3, #7
 800c758:	781b      	ldrb	r3, [r3, #0]
 800c75a:	4619      	mov	r1, r3
 800c75c:	687b      	ldr	r3, [r7, #4]
 800c75e:	330b      	adds	r3, #11
 800c760:	4a0b      	ldr	r2, [pc, #44]	@ (800c790 <shift_sub_rows+0x130>)
 800c762:	5c52      	ldrb	r2, [r2, r1]
 800c764:	701a      	strb	r2, [r3, #0]
    st[ 7] = s_box(st[ 3]); st[ 3] = s_box( tt );
 800c766:	687b      	ldr	r3, [r7, #4]
 800c768:	3303      	adds	r3, #3
 800c76a:	781b      	ldrb	r3, [r3, #0]
 800c76c:	4619      	mov	r1, r3
 800c76e:	687b      	ldr	r3, [r7, #4]
 800c770:	3307      	adds	r3, #7
 800c772:	4a07      	ldr	r2, [pc, #28]	@ (800c790 <shift_sub_rows+0x130>)
 800c774:	5c52      	ldrb	r2, [r2, r1]
 800c776:	701a      	strb	r2, [r3, #0]
 800c778:	7bfa      	ldrb	r2, [r7, #15]
 800c77a:	687b      	ldr	r3, [r7, #4]
 800c77c:	3303      	adds	r3, #3
 800c77e:	4904      	ldr	r1, [pc, #16]	@ (800c790 <shift_sub_rows+0x130>)
 800c780:	5c8a      	ldrb	r2, [r1, r2]
 800c782:	701a      	strb	r2, [r3, #0]
}
 800c784:	bf00      	nop
 800c786:	3714      	adds	r7, #20
 800c788:	46bd      	mov	sp, r7
 800c78a:	bc80      	pop	{r7}
 800c78c:	4770      	bx	lr
 800c78e:	bf00      	nop
 800c790:	080239f0 	.word	0x080239f0

0800c794 <mix_sub_columns>:

#endif

#if defined( VERSION_1 )
  static void mix_sub_columns( uint8_t dt[N_BLOCK] )
  { uint8_t st[N_BLOCK];
 800c794:	b580      	push	{r7, lr}
 800c796:	b086      	sub	sp, #24
 800c798:	af00      	add	r7, sp, #0
 800c79a:	6078      	str	r0, [r7, #4]
    block_copy(st, dt);
 800c79c:	f107 0308 	add.w	r3, r7, #8
 800c7a0:	6879      	ldr	r1, [r7, #4]
 800c7a2:	4618      	mov	r0, r3
 800c7a4:	f7ff fd6c 	bl	800c280 <copy_block>
#else
  static void mix_sub_columns( uint8_t dt[N_BLOCK], uint8_t st[N_BLOCK] )
  {
#endif
    dt[ 0] = gfm2_sb(st[0]) ^ gfm3_sb(st[5]) ^ s_box(st[10]) ^ s_box(st[15]);
 800c7a8:	7a3b      	ldrb	r3, [r7, #8]
 800c7aa:	461a      	mov	r2, r3
 800c7ac:	4b9a      	ldr	r3, [pc, #616]	@ (800ca18 <mix_sub_columns+0x284>)
 800c7ae:	5c9a      	ldrb	r2, [r3, r2]
 800c7b0:	7b7b      	ldrb	r3, [r7, #13]
 800c7b2:	4619      	mov	r1, r3
 800c7b4:	4b99      	ldr	r3, [pc, #612]	@ (800ca1c <mix_sub_columns+0x288>)
 800c7b6:	5c5b      	ldrb	r3, [r3, r1]
 800c7b8:	4053      	eors	r3, r2
 800c7ba:	b2da      	uxtb	r2, r3
 800c7bc:	7cbb      	ldrb	r3, [r7, #18]
 800c7be:	4619      	mov	r1, r3
 800c7c0:	4b97      	ldr	r3, [pc, #604]	@ (800ca20 <mix_sub_columns+0x28c>)
 800c7c2:	5c5b      	ldrb	r3, [r3, r1]
 800c7c4:	4053      	eors	r3, r2
 800c7c6:	b2da      	uxtb	r2, r3
 800c7c8:	7dfb      	ldrb	r3, [r7, #23]
 800c7ca:	4619      	mov	r1, r3
 800c7cc:	4b94      	ldr	r3, [pc, #592]	@ (800ca20 <mix_sub_columns+0x28c>)
 800c7ce:	5c5b      	ldrb	r3, [r3, r1]
 800c7d0:	4053      	eors	r3, r2
 800c7d2:	b2da      	uxtb	r2, r3
 800c7d4:	687b      	ldr	r3, [r7, #4]
 800c7d6:	701a      	strb	r2, [r3, #0]
    dt[ 1] = s_box(st[0]) ^ gfm2_sb(st[5]) ^ gfm3_sb(st[10]) ^ s_box(st[15]);
 800c7d8:	7a3b      	ldrb	r3, [r7, #8]
 800c7da:	461a      	mov	r2, r3
 800c7dc:	4b90      	ldr	r3, [pc, #576]	@ (800ca20 <mix_sub_columns+0x28c>)
 800c7de:	5c9a      	ldrb	r2, [r3, r2]
 800c7e0:	7b7b      	ldrb	r3, [r7, #13]
 800c7e2:	4619      	mov	r1, r3
 800c7e4:	4b8c      	ldr	r3, [pc, #560]	@ (800ca18 <mix_sub_columns+0x284>)
 800c7e6:	5c5b      	ldrb	r3, [r3, r1]
 800c7e8:	4053      	eors	r3, r2
 800c7ea:	b2da      	uxtb	r2, r3
 800c7ec:	7cbb      	ldrb	r3, [r7, #18]
 800c7ee:	4619      	mov	r1, r3
 800c7f0:	4b8a      	ldr	r3, [pc, #552]	@ (800ca1c <mix_sub_columns+0x288>)
 800c7f2:	5c5b      	ldrb	r3, [r3, r1]
 800c7f4:	4053      	eors	r3, r2
 800c7f6:	b2d9      	uxtb	r1, r3
 800c7f8:	7dfb      	ldrb	r3, [r7, #23]
 800c7fa:	461a      	mov	r2, r3
 800c7fc:	4b88      	ldr	r3, [pc, #544]	@ (800ca20 <mix_sub_columns+0x28c>)
 800c7fe:	5c9a      	ldrb	r2, [r3, r2]
 800c800:	687b      	ldr	r3, [r7, #4]
 800c802:	3301      	adds	r3, #1
 800c804:	404a      	eors	r2, r1
 800c806:	b2d2      	uxtb	r2, r2
 800c808:	701a      	strb	r2, [r3, #0]
    dt[ 2] = s_box(st[0]) ^ s_box(st[5]) ^ gfm2_sb(st[10]) ^ gfm3_sb(st[15]);
 800c80a:	7a3b      	ldrb	r3, [r7, #8]
 800c80c:	461a      	mov	r2, r3
 800c80e:	4b84      	ldr	r3, [pc, #528]	@ (800ca20 <mix_sub_columns+0x28c>)
 800c810:	5c9a      	ldrb	r2, [r3, r2]
 800c812:	7b7b      	ldrb	r3, [r7, #13]
 800c814:	4619      	mov	r1, r3
 800c816:	4b82      	ldr	r3, [pc, #520]	@ (800ca20 <mix_sub_columns+0x28c>)
 800c818:	5c5b      	ldrb	r3, [r3, r1]
 800c81a:	4053      	eors	r3, r2
 800c81c:	b2da      	uxtb	r2, r3
 800c81e:	7cbb      	ldrb	r3, [r7, #18]
 800c820:	4619      	mov	r1, r3
 800c822:	4b7d      	ldr	r3, [pc, #500]	@ (800ca18 <mix_sub_columns+0x284>)
 800c824:	5c5b      	ldrb	r3, [r3, r1]
 800c826:	4053      	eors	r3, r2
 800c828:	b2d9      	uxtb	r1, r3
 800c82a:	7dfb      	ldrb	r3, [r7, #23]
 800c82c:	461a      	mov	r2, r3
 800c82e:	4b7b      	ldr	r3, [pc, #492]	@ (800ca1c <mix_sub_columns+0x288>)
 800c830:	5c9a      	ldrb	r2, [r3, r2]
 800c832:	687b      	ldr	r3, [r7, #4]
 800c834:	3302      	adds	r3, #2
 800c836:	404a      	eors	r2, r1
 800c838:	b2d2      	uxtb	r2, r2
 800c83a:	701a      	strb	r2, [r3, #0]
    dt[ 3] = gfm3_sb(st[0]) ^ s_box(st[5]) ^ s_box(st[10]) ^ gfm2_sb(st[15]);
 800c83c:	7a3b      	ldrb	r3, [r7, #8]
 800c83e:	461a      	mov	r2, r3
 800c840:	4b76      	ldr	r3, [pc, #472]	@ (800ca1c <mix_sub_columns+0x288>)
 800c842:	5c9a      	ldrb	r2, [r3, r2]
 800c844:	7b7b      	ldrb	r3, [r7, #13]
 800c846:	4619      	mov	r1, r3
 800c848:	4b75      	ldr	r3, [pc, #468]	@ (800ca20 <mix_sub_columns+0x28c>)
 800c84a:	5c5b      	ldrb	r3, [r3, r1]
 800c84c:	4053      	eors	r3, r2
 800c84e:	b2da      	uxtb	r2, r3
 800c850:	7cbb      	ldrb	r3, [r7, #18]
 800c852:	4619      	mov	r1, r3
 800c854:	4b72      	ldr	r3, [pc, #456]	@ (800ca20 <mix_sub_columns+0x28c>)
 800c856:	5c5b      	ldrb	r3, [r3, r1]
 800c858:	4053      	eors	r3, r2
 800c85a:	b2d9      	uxtb	r1, r3
 800c85c:	7dfb      	ldrb	r3, [r7, #23]
 800c85e:	461a      	mov	r2, r3
 800c860:	4b6d      	ldr	r3, [pc, #436]	@ (800ca18 <mix_sub_columns+0x284>)
 800c862:	5c9a      	ldrb	r2, [r3, r2]
 800c864:	687b      	ldr	r3, [r7, #4]
 800c866:	3303      	adds	r3, #3
 800c868:	404a      	eors	r2, r1
 800c86a:	b2d2      	uxtb	r2, r2
 800c86c:	701a      	strb	r2, [r3, #0]

    dt[ 4] = gfm2_sb(st[4]) ^ gfm3_sb(st[9]) ^ s_box(st[14]) ^ s_box(st[3]);
 800c86e:	7b3b      	ldrb	r3, [r7, #12]
 800c870:	461a      	mov	r2, r3
 800c872:	4b69      	ldr	r3, [pc, #420]	@ (800ca18 <mix_sub_columns+0x284>)
 800c874:	5c9a      	ldrb	r2, [r3, r2]
 800c876:	7c7b      	ldrb	r3, [r7, #17]
 800c878:	4619      	mov	r1, r3
 800c87a:	4b68      	ldr	r3, [pc, #416]	@ (800ca1c <mix_sub_columns+0x288>)
 800c87c:	5c5b      	ldrb	r3, [r3, r1]
 800c87e:	4053      	eors	r3, r2
 800c880:	b2da      	uxtb	r2, r3
 800c882:	7dbb      	ldrb	r3, [r7, #22]
 800c884:	4619      	mov	r1, r3
 800c886:	4b66      	ldr	r3, [pc, #408]	@ (800ca20 <mix_sub_columns+0x28c>)
 800c888:	5c5b      	ldrb	r3, [r3, r1]
 800c88a:	4053      	eors	r3, r2
 800c88c:	b2d9      	uxtb	r1, r3
 800c88e:	7afb      	ldrb	r3, [r7, #11]
 800c890:	461a      	mov	r2, r3
 800c892:	4b63      	ldr	r3, [pc, #396]	@ (800ca20 <mix_sub_columns+0x28c>)
 800c894:	5c9a      	ldrb	r2, [r3, r2]
 800c896:	687b      	ldr	r3, [r7, #4]
 800c898:	3304      	adds	r3, #4
 800c89a:	404a      	eors	r2, r1
 800c89c:	b2d2      	uxtb	r2, r2
 800c89e:	701a      	strb	r2, [r3, #0]
    dt[ 5] = s_box(st[4]) ^ gfm2_sb(st[9]) ^ gfm3_sb(st[14]) ^ s_box(st[3]);
 800c8a0:	7b3b      	ldrb	r3, [r7, #12]
 800c8a2:	461a      	mov	r2, r3
 800c8a4:	4b5e      	ldr	r3, [pc, #376]	@ (800ca20 <mix_sub_columns+0x28c>)
 800c8a6:	5c9a      	ldrb	r2, [r3, r2]
 800c8a8:	7c7b      	ldrb	r3, [r7, #17]
 800c8aa:	4619      	mov	r1, r3
 800c8ac:	4b5a      	ldr	r3, [pc, #360]	@ (800ca18 <mix_sub_columns+0x284>)
 800c8ae:	5c5b      	ldrb	r3, [r3, r1]
 800c8b0:	4053      	eors	r3, r2
 800c8b2:	b2da      	uxtb	r2, r3
 800c8b4:	7dbb      	ldrb	r3, [r7, #22]
 800c8b6:	4619      	mov	r1, r3
 800c8b8:	4b58      	ldr	r3, [pc, #352]	@ (800ca1c <mix_sub_columns+0x288>)
 800c8ba:	5c5b      	ldrb	r3, [r3, r1]
 800c8bc:	4053      	eors	r3, r2
 800c8be:	b2d9      	uxtb	r1, r3
 800c8c0:	7afb      	ldrb	r3, [r7, #11]
 800c8c2:	461a      	mov	r2, r3
 800c8c4:	4b56      	ldr	r3, [pc, #344]	@ (800ca20 <mix_sub_columns+0x28c>)
 800c8c6:	5c9a      	ldrb	r2, [r3, r2]
 800c8c8:	687b      	ldr	r3, [r7, #4]
 800c8ca:	3305      	adds	r3, #5
 800c8cc:	404a      	eors	r2, r1
 800c8ce:	b2d2      	uxtb	r2, r2
 800c8d0:	701a      	strb	r2, [r3, #0]
    dt[ 6] = s_box(st[4]) ^ s_box(st[9]) ^ gfm2_sb(st[14]) ^ gfm3_sb(st[3]);
 800c8d2:	7b3b      	ldrb	r3, [r7, #12]
 800c8d4:	461a      	mov	r2, r3
 800c8d6:	4b52      	ldr	r3, [pc, #328]	@ (800ca20 <mix_sub_columns+0x28c>)
 800c8d8:	5c9a      	ldrb	r2, [r3, r2]
 800c8da:	7c7b      	ldrb	r3, [r7, #17]
 800c8dc:	4619      	mov	r1, r3
 800c8de:	4b50      	ldr	r3, [pc, #320]	@ (800ca20 <mix_sub_columns+0x28c>)
 800c8e0:	5c5b      	ldrb	r3, [r3, r1]
 800c8e2:	4053      	eors	r3, r2
 800c8e4:	b2da      	uxtb	r2, r3
 800c8e6:	7dbb      	ldrb	r3, [r7, #22]
 800c8e8:	4619      	mov	r1, r3
 800c8ea:	4b4b      	ldr	r3, [pc, #300]	@ (800ca18 <mix_sub_columns+0x284>)
 800c8ec:	5c5b      	ldrb	r3, [r3, r1]
 800c8ee:	4053      	eors	r3, r2
 800c8f0:	b2d9      	uxtb	r1, r3
 800c8f2:	7afb      	ldrb	r3, [r7, #11]
 800c8f4:	461a      	mov	r2, r3
 800c8f6:	4b49      	ldr	r3, [pc, #292]	@ (800ca1c <mix_sub_columns+0x288>)
 800c8f8:	5c9a      	ldrb	r2, [r3, r2]
 800c8fa:	687b      	ldr	r3, [r7, #4]
 800c8fc:	3306      	adds	r3, #6
 800c8fe:	404a      	eors	r2, r1
 800c900:	b2d2      	uxtb	r2, r2
 800c902:	701a      	strb	r2, [r3, #0]
    dt[ 7] = gfm3_sb(st[4]) ^ s_box(st[9]) ^ s_box(st[14]) ^ gfm2_sb(st[3]);
 800c904:	7b3b      	ldrb	r3, [r7, #12]
 800c906:	461a      	mov	r2, r3
 800c908:	4b44      	ldr	r3, [pc, #272]	@ (800ca1c <mix_sub_columns+0x288>)
 800c90a:	5c9a      	ldrb	r2, [r3, r2]
 800c90c:	7c7b      	ldrb	r3, [r7, #17]
 800c90e:	4619      	mov	r1, r3
 800c910:	4b43      	ldr	r3, [pc, #268]	@ (800ca20 <mix_sub_columns+0x28c>)
 800c912:	5c5b      	ldrb	r3, [r3, r1]
 800c914:	4053      	eors	r3, r2
 800c916:	b2da      	uxtb	r2, r3
 800c918:	7dbb      	ldrb	r3, [r7, #22]
 800c91a:	4619      	mov	r1, r3
 800c91c:	4b40      	ldr	r3, [pc, #256]	@ (800ca20 <mix_sub_columns+0x28c>)
 800c91e:	5c5b      	ldrb	r3, [r3, r1]
 800c920:	4053      	eors	r3, r2
 800c922:	b2d9      	uxtb	r1, r3
 800c924:	7afb      	ldrb	r3, [r7, #11]
 800c926:	461a      	mov	r2, r3
 800c928:	4b3b      	ldr	r3, [pc, #236]	@ (800ca18 <mix_sub_columns+0x284>)
 800c92a:	5c9a      	ldrb	r2, [r3, r2]
 800c92c:	687b      	ldr	r3, [r7, #4]
 800c92e:	3307      	adds	r3, #7
 800c930:	404a      	eors	r2, r1
 800c932:	b2d2      	uxtb	r2, r2
 800c934:	701a      	strb	r2, [r3, #0]

    dt[ 8] = gfm2_sb(st[8]) ^ gfm3_sb(st[13]) ^ s_box(st[2]) ^ s_box(st[7]);
 800c936:	7c3b      	ldrb	r3, [r7, #16]
 800c938:	461a      	mov	r2, r3
 800c93a:	4b37      	ldr	r3, [pc, #220]	@ (800ca18 <mix_sub_columns+0x284>)
 800c93c:	5c9a      	ldrb	r2, [r3, r2]
 800c93e:	7d7b      	ldrb	r3, [r7, #21]
 800c940:	4619      	mov	r1, r3
 800c942:	4b36      	ldr	r3, [pc, #216]	@ (800ca1c <mix_sub_columns+0x288>)
 800c944:	5c5b      	ldrb	r3, [r3, r1]
 800c946:	4053      	eors	r3, r2
 800c948:	b2da      	uxtb	r2, r3
 800c94a:	7abb      	ldrb	r3, [r7, #10]
 800c94c:	4619      	mov	r1, r3
 800c94e:	4b34      	ldr	r3, [pc, #208]	@ (800ca20 <mix_sub_columns+0x28c>)
 800c950:	5c5b      	ldrb	r3, [r3, r1]
 800c952:	4053      	eors	r3, r2
 800c954:	b2d9      	uxtb	r1, r3
 800c956:	7bfb      	ldrb	r3, [r7, #15]
 800c958:	461a      	mov	r2, r3
 800c95a:	4b31      	ldr	r3, [pc, #196]	@ (800ca20 <mix_sub_columns+0x28c>)
 800c95c:	5c9a      	ldrb	r2, [r3, r2]
 800c95e:	687b      	ldr	r3, [r7, #4]
 800c960:	3308      	adds	r3, #8
 800c962:	404a      	eors	r2, r1
 800c964:	b2d2      	uxtb	r2, r2
 800c966:	701a      	strb	r2, [r3, #0]
    dt[ 9] = s_box(st[8]) ^ gfm2_sb(st[13]) ^ gfm3_sb(st[2]) ^ s_box(st[7]);
 800c968:	7c3b      	ldrb	r3, [r7, #16]
 800c96a:	461a      	mov	r2, r3
 800c96c:	4b2c      	ldr	r3, [pc, #176]	@ (800ca20 <mix_sub_columns+0x28c>)
 800c96e:	5c9a      	ldrb	r2, [r3, r2]
 800c970:	7d7b      	ldrb	r3, [r7, #21]
 800c972:	4619      	mov	r1, r3
 800c974:	4b28      	ldr	r3, [pc, #160]	@ (800ca18 <mix_sub_columns+0x284>)
 800c976:	5c5b      	ldrb	r3, [r3, r1]
 800c978:	4053      	eors	r3, r2
 800c97a:	b2da      	uxtb	r2, r3
 800c97c:	7abb      	ldrb	r3, [r7, #10]
 800c97e:	4619      	mov	r1, r3
 800c980:	4b26      	ldr	r3, [pc, #152]	@ (800ca1c <mix_sub_columns+0x288>)
 800c982:	5c5b      	ldrb	r3, [r3, r1]
 800c984:	4053      	eors	r3, r2
 800c986:	b2d9      	uxtb	r1, r3
 800c988:	7bfb      	ldrb	r3, [r7, #15]
 800c98a:	461a      	mov	r2, r3
 800c98c:	4b24      	ldr	r3, [pc, #144]	@ (800ca20 <mix_sub_columns+0x28c>)
 800c98e:	5c9a      	ldrb	r2, [r3, r2]
 800c990:	687b      	ldr	r3, [r7, #4]
 800c992:	3309      	adds	r3, #9
 800c994:	404a      	eors	r2, r1
 800c996:	b2d2      	uxtb	r2, r2
 800c998:	701a      	strb	r2, [r3, #0]
    dt[10] = s_box(st[8]) ^ s_box(st[13]) ^ gfm2_sb(st[2]) ^ gfm3_sb(st[7]);
 800c99a:	7c3b      	ldrb	r3, [r7, #16]
 800c99c:	461a      	mov	r2, r3
 800c99e:	4b20      	ldr	r3, [pc, #128]	@ (800ca20 <mix_sub_columns+0x28c>)
 800c9a0:	5c9a      	ldrb	r2, [r3, r2]
 800c9a2:	7d7b      	ldrb	r3, [r7, #21]
 800c9a4:	4619      	mov	r1, r3
 800c9a6:	4b1e      	ldr	r3, [pc, #120]	@ (800ca20 <mix_sub_columns+0x28c>)
 800c9a8:	5c5b      	ldrb	r3, [r3, r1]
 800c9aa:	4053      	eors	r3, r2
 800c9ac:	b2da      	uxtb	r2, r3
 800c9ae:	7abb      	ldrb	r3, [r7, #10]
 800c9b0:	4619      	mov	r1, r3
 800c9b2:	4b19      	ldr	r3, [pc, #100]	@ (800ca18 <mix_sub_columns+0x284>)
 800c9b4:	5c5b      	ldrb	r3, [r3, r1]
 800c9b6:	4053      	eors	r3, r2
 800c9b8:	b2d9      	uxtb	r1, r3
 800c9ba:	7bfb      	ldrb	r3, [r7, #15]
 800c9bc:	461a      	mov	r2, r3
 800c9be:	4b17      	ldr	r3, [pc, #92]	@ (800ca1c <mix_sub_columns+0x288>)
 800c9c0:	5c9a      	ldrb	r2, [r3, r2]
 800c9c2:	687b      	ldr	r3, [r7, #4]
 800c9c4:	330a      	adds	r3, #10
 800c9c6:	404a      	eors	r2, r1
 800c9c8:	b2d2      	uxtb	r2, r2
 800c9ca:	701a      	strb	r2, [r3, #0]
    dt[11] = gfm3_sb(st[8]) ^ s_box(st[13]) ^ s_box(st[2]) ^ gfm2_sb(st[7]);
 800c9cc:	7c3b      	ldrb	r3, [r7, #16]
 800c9ce:	461a      	mov	r2, r3
 800c9d0:	4b12      	ldr	r3, [pc, #72]	@ (800ca1c <mix_sub_columns+0x288>)
 800c9d2:	5c9a      	ldrb	r2, [r3, r2]
 800c9d4:	7d7b      	ldrb	r3, [r7, #21]
 800c9d6:	4619      	mov	r1, r3
 800c9d8:	4b11      	ldr	r3, [pc, #68]	@ (800ca20 <mix_sub_columns+0x28c>)
 800c9da:	5c5b      	ldrb	r3, [r3, r1]
 800c9dc:	4053      	eors	r3, r2
 800c9de:	b2da      	uxtb	r2, r3
 800c9e0:	7abb      	ldrb	r3, [r7, #10]
 800c9e2:	4619      	mov	r1, r3
 800c9e4:	4b0e      	ldr	r3, [pc, #56]	@ (800ca20 <mix_sub_columns+0x28c>)
 800c9e6:	5c5b      	ldrb	r3, [r3, r1]
 800c9e8:	4053      	eors	r3, r2
 800c9ea:	b2d9      	uxtb	r1, r3
 800c9ec:	7bfb      	ldrb	r3, [r7, #15]
 800c9ee:	461a      	mov	r2, r3
 800c9f0:	4b09      	ldr	r3, [pc, #36]	@ (800ca18 <mix_sub_columns+0x284>)
 800c9f2:	5c9a      	ldrb	r2, [r3, r2]
 800c9f4:	687b      	ldr	r3, [r7, #4]
 800c9f6:	330b      	adds	r3, #11
 800c9f8:	404a      	eors	r2, r1
 800c9fa:	b2d2      	uxtb	r2, r2
 800c9fc:	701a      	strb	r2, [r3, #0]

    dt[12] = gfm2_sb(st[12]) ^ gfm3_sb(st[1]) ^ s_box(st[6]) ^ s_box(st[11]);
 800c9fe:	7d3b      	ldrb	r3, [r7, #20]
 800ca00:	461a      	mov	r2, r3
 800ca02:	4b05      	ldr	r3, [pc, #20]	@ (800ca18 <mix_sub_columns+0x284>)
 800ca04:	5c9a      	ldrb	r2, [r3, r2]
 800ca06:	7a7b      	ldrb	r3, [r7, #9]
 800ca08:	4619      	mov	r1, r3
 800ca0a:	4b04      	ldr	r3, [pc, #16]	@ (800ca1c <mix_sub_columns+0x288>)
 800ca0c:	5c5b      	ldrb	r3, [r3, r1]
 800ca0e:	4053      	eors	r3, r2
 800ca10:	b2da      	uxtb	r2, r3
 800ca12:	7bbb      	ldrb	r3, [r7, #14]
 800ca14:	4619      	mov	r1, r3
 800ca16:	e005      	b.n	800ca24 <mix_sub_columns+0x290>
 800ca18:	08023af0 	.word	0x08023af0
 800ca1c:	08023bf0 	.word	0x08023bf0
 800ca20:	080239f0 	.word	0x080239f0
 800ca24:	4b2d      	ldr	r3, [pc, #180]	@ (800cadc <mix_sub_columns+0x348>)
 800ca26:	5c5b      	ldrb	r3, [r3, r1]
 800ca28:	4053      	eors	r3, r2
 800ca2a:	b2d9      	uxtb	r1, r3
 800ca2c:	7cfb      	ldrb	r3, [r7, #19]
 800ca2e:	461a      	mov	r2, r3
 800ca30:	4b2a      	ldr	r3, [pc, #168]	@ (800cadc <mix_sub_columns+0x348>)
 800ca32:	5c9a      	ldrb	r2, [r3, r2]
 800ca34:	687b      	ldr	r3, [r7, #4]
 800ca36:	330c      	adds	r3, #12
 800ca38:	404a      	eors	r2, r1
 800ca3a:	b2d2      	uxtb	r2, r2
 800ca3c:	701a      	strb	r2, [r3, #0]
    dt[13] = s_box(st[12]) ^ gfm2_sb(st[1]) ^ gfm3_sb(st[6]) ^ s_box(st[11]);
 800ca3e:	7d3b      	ldrb	r3, [r7, #20]
 800ca40:	461a      	mov	r2, r3
 800ca42:	4b26      	ldr	r3, [pc, #152]	@ (800cadc <mix_sub_columns+0x348>)
 800ca44:	5c9a      	ldrb	r2, [r3, r2]
 800ca46:	7a7b      	ldrb	r3, [r7, #9]
 800ca48:	4619      	mov	r1, r3
 800ca4a:	4b25      	ldr	r3, [pc, #148]	@ (800cae0 <mix_sub_columns+0x34c>)
 800ca4c:	5c5b      	ldrb	r3, [r3, r1]
 800ca4e:	4053      	eors	r3, r2
 800ca50:	b2da      	uxtb	r2, r3
 800ca52:	7bbb      	ldrb	r3, [r7, #14]
 800ca54:	4619      	mov	r1, r3
 800ca56:	4b23      	ldr	r3, [pc, #140]	@ (800cae4 <mix_sub_columns+0x350>)
 800ca58:	5c5b      	ldrb	r3, [r3, r1]
 800ca5a:	4053      	eors	r3, r2
 800ca5c:	b2d9      	uxtb	r1, r3
 800ca5e:	7cfb      	ldrb	r3, [r7, #19]
 800ca60:	461a      	mov	r2, r3
 800ca62:	4b1e      	ldr	r3, [pc, #120]	@ (800cadc <mix_sub_columns+0x348>)
 800ca64:	5c9a      	ldrb	r2, [r3, r2]
 800ca66:	687b      	ldr	r3, [r7, #4]
 800ca68:	330d      	adds	r3, #13
 800ca6a:	404a      	eors	r2, r1
 800ca6c:	b2d2      	uxtb	r2, r2
 800ca6e:	701a      	strb	r2, [r3, #0]
    dt[14] = s_box(st[12]) ^ s_box(st[1]) ^ gfm2_sb(st[6]) ^ gfm3_sb(st[11]);
 800ca70:	7d3b      	ldrb	r3, [r7, #20]
 800ca72:	461a      	mov	r2, r3
 800ca74:	4b19      	ldr	r3, [pc, #100]	@ (800cadc <mix_sub_columns+0x348>)
 800ca76:	5c9a      	ldrb	r2, [r3, r2]
 800ca78:	7a7b      	ldrb	r3, [r7, #9]
 800ca7a:	4619      	mov	r1, r3
 800ca7c:	4b17      	ldr	r3, [pc, #92]	@ (800cadc <mix_sub_columns+0x348>)
 800ca7e:	5c5b      	ldrb	r3, [r3, r1]
 800ca80:	4053      	eors	r3, r2
 800ca82:	b2da      	uxtb	r2, r3
 800ca84:	7bbb      	ldrb	r3, [r7, #14]
 800ca86:	4619      	mov	r1, r3
 800ca88:	4b15      	ldr	r3, [pc, #84]	@ (800cae0 <mix_sub_columns+0x34c>)
 800ca8a:	5c5b      	ldrb	r3, [r3, r1]
 800ca8c:	4053      	eors	r3, r2
 800ca8e:	b2d9      	uxtb	r1, r3
 800ca90:	7cfb      	ldrb	r3, [r7, #19]
 800ca92:	461a      	mov	r2, r3
 800ca94:	4b13      	ldr	r3, [pc, #76]	@ (800cae4 <mix_sub_columns+0x350>)
 800ca96:	5c9a      	ldrb	r2, [r3, r2]
 800ca98:	687b      	ldr	r3, [r7, #4]
 800ca9a:	330e      	adds	r3, #14
 800ca9c:	404a      	eors	r2, r1
 800ca9e:	b2d2      	uxtb	r2, r2
 800caa0:	701a      	strb	r2, [r3, #0]
    dt[15] = gfm3_sb(st[12]) ^ s_box(st[1]) ^ s_box(st[6]) ^ gfm2_sb(st[11]);
 800caa2:	7d3b      	ldrb	r3, [r7, #20]
 800caa4:	461a      	mov	r2, r3
 800caa6:	4b0f      	ldr	r3, [pc, #60]	@ (800cae4 <mix_sub_columns+0x350>)
 800caa8:	5c9a      	ldrb	r2, [r3, r2]
 800caaa:	7a7b      	ldrb	r3, [r7, #9]
 800caac:	4619      	mov	r1, r3
 800caae:	4b0b      	ldr	r3, [pc, #44]	@ (800cadc <mix_sub_columns+0x348>)
 800cab0:	5c5b      	ldrb	r3, [r3, r1]
 800cab2:	4053      	eors	r3, r2
 800cab4:	b2da      	uxtb	r2, r3
 800cab6:	7bbb      	ldrb	r3, [r7, #14]
 800cab8:	4619      	mov	r1, r3
 800caba:	4b08      	ldr	r3, [pc, #32]	@ (800cadc <mix_sub_columns+0x348>)
 800cabc:	5c5b      	ldrb	r3, [r3, r1]
 800cabe:	4053      	eors	r3, r2
 800cac0:	b2d9      	uxtb	r1, r3
 800cac2:	7cfb      	ldrb	r3, [r7, #19]
 800cac4:	461a      	mov	r2, r3
 800cac6:	4b06      	ldr	r3, [pc, #24]	@ (800cae0 <mix_sub_columns+0x34c>)
 800cac8:	5c9a      	ldrb	r2, [r3, r2]
 800caca:	687b      	ldr	r3, [r7, #4]
 800cacc:	330f      	adds	r3, #15
 800cace:	404a      	eors	r2, r1
 800cad0:	b2d2      	uxtb	r2, r2
 800cad2:	701a      	strb	r2, [r3, #0]
  }
 800cad4:	bf00      	nop
 800cad6:	3718      	adds	r7, #24
 800cad8:	46bd      	mov	sp, r7
 800cada:	bd80      	pop	{r7, pc}
 800cadc:	080239f0 	.word	0x080239f0
 800cae0:	08023af0 	.word	0x08023af0
 800cae4:	08023bf0 	.word	0x08023bf0

0800cae8 <lorawan_aes_set_key>:
#if defined( AES_ENC_PREKEYED ) || defined( AES_DEC_PREKEYED )

/*  Set the cipher key for the pre-keyed version */

return_type lorawan_aes_set_key( const uint8_t key[], length_type keylen, lorawan_aes_context ctx[1] )
{
 800cae8:	b580      	push	{r7, lr}
 800caea:	b086      	sub	sp, #24
 800caec:	af00      	add	r7, sp, #0
 800caee:	60f8      	str	r0, [r7, #12]
 800caf0:	460b      	mov	r3, r1
 800caf2:	607a      	str	r2, [r7, #4]
 800caf4:	72fb      	strb	r3, [r7, #11]
    uint8_t cc, rc, hi;

    switch( keylen )
 800caf6:	7afb      	ldrb	r3, [r7, #11]
 800caf8:	3b10      	subs	r3, #16
 800cafa:	2b10      	cmp	r3, #16
 800cafc:	bf8c      	ite	hi
 800cafe:	2201      	movhi	r2, #1
 800cb00:	2200      	movls	r2, #0
 800cb02:	b2d2      	uxtb	r2, r2
 800cb04:	2a00      	cmp	r2, #0
 800cb06:	d10b      	bne.n	800cb20 <lorawan_aes_set_key+0x38>
 800cb08:	4a64      	ldr	r2, [pc, #400]	@ (800cc9c <lorawan_aes_set_key+0x1b4>)
 800cb0a:	fa22 f303 	lsr.w	r3, r2, r3
 800cb0e:	f003 0301 	and.w	r3, r3, #1
 800cb12:	2b00      	cmp	r3, #0
 800cb14:	bf14      	ite	ne
 800cb16:	2301      	movne	r3, #1
 800cb18:	2300      	moveq	r3, #0
 800cb1a:	b2db      	uxtb	r3, r3
 800cb1c:	2b00      	cmp	r3, #0
 800cb1e:	d105      	bne.n	800cb2c <lorawan_aes_set_key+0x44>
    case 16:
    case 24:
    case 32:
        break;
    default:
        ctx->rnd = 0;
 800cb20:	687b      	ldr	r3, [r7, #4]
 800cb22:	2200      	movs	r2, #0
 800cb24:	f883 20f0 	strb.w	r2, [r3, #240]	@ 0xf0
        return ( uint8_t )-1;
 800cb28:	23ff      	movs	r3, #255	@ 0xff
 800cb2a:	e0b3      	b.n	800cc94 <lorawan_aes_set_key+0x1ac>
        break;
 800cb2c:	bf00      	nop
    }
    block_copy_nn(ctx->ksch, key, keylen);
 800cb2e:	687b      	ldr	r3, [r7, #4]
 800cb30:	7afa      	ldrb	r2, [r7, #11]
 800cb32:	68f9      	ldr	r1, [r7, #12]
 800cb34:	4618      	mov	r0, r3
 800cb36:	f7ff fbfc 	bl	800c332 <copy_block_nn>
    hi = (keylen + 28) << 2;
 800cb3a:	7afb      	ldrb	r3, [r7, #11]
 800cb3c:	331c      	adds	r3, #28
 800cb3e:	b2db      	uxtb	r3, r3
 800cb40:	009b      	lsls	r3, r3, #2
 800cb42:	747b      	strb	r3, [r7, #17]
    ctx->rnd = (hi >> 4) - 1;
 800cb44:	7c7b      	ldrb	r3, [r7, #17]
 800cb46:	091b      	lsrs	r3, r3, #4
 800cb48:	b2db      	uxtb	r3, r3
 800cb4a:	3b01      	subs	r3, #1
 800cb4c:	b2da      	uxtb	r2, r3
 800cb4e:	687b      	ldr	r3, [r7, #4]
 800cb50:	f883 20f0 	strb.w	r2, [r3, #240]	@ 0xf0
    for( cc = keylen, rc = 1; cc < hi; cc += 4 )
 800cb54:	7afb      	ldrb	r3, [r7, #11]
 800cb56:	75fb      	strb	r3, [r7, #23]
 800cb58:	2301      	movs	r3, #1
 800cb5a:	75bb      	strb	r3, [r7, #22]
 800cb5c:	e094      	b.n	800cc88 <lorawan_aes_set_key+0x1a0>
    {   uint8_t tt, t0, t1, t2, t3;

        t0 = ctx->ksch[cc - 4];
 800cb5e:	7dfb      	ldrb	r3, [r7, #23]
 800cb60:	3b04      	subs	r3, #4
 800cb62:	687a      	ldr	r2, [r7, #4]
 800cb64:	5cd3      	ldrb	r3, [r2, r3]
 800cb66:	757b      	strb	r3, [r7, #21]
        t1 = ctx->ksch[cc - 3];
 800cb68:	7dfb      	ldrb	r3, [r7, #23]
 800cb6a:	3b03      	subs	r3, #3
 800cb6c:	687a      	ldr	r2, [r7, #4]
 800cb6e:	5cd3      	ldrb	r3, [r2, r3]
 800cb70:	753b      	strb	r3, [r7, #20]
        t2 = ctx->ksch[cc - 2];
 800cb72:	7dfb      	ldrb	r3, [r7, #23]
 800cb74:	3b02      	subs	r3, #2
 800cb76:	687a      	ldr	r2, [r7, #4]
 800cb78:	5cd3      	ldrb	r3, [r2, r3]
 800cb7a:	74fb      	strb	r3, [r7, #19]
        t3 = ctx->ksch[cc - 1];
 800cb7c:	7dfb      	ldrb	r3, [r7, #23]
 800cb7e:	3b01      	subs	r3, #1
 800cb80:	687a      	ldr	r2, [r7, #4]
 800cb82:	5cd3      	ldrb	r3, [r2, r3]
 800cb84:	74bb      	strb	r3, [r7, #18]
        if( cc % keylen == 0 )
 800cb86:	7dfb      	ldrb	r3, [r7, #23]
 800cb88:	7afa      	ldrb	r2, [r7, #11]
 800cb8a:	fbb3 f1f2 	udiv	r1, r3, r2
 800cb8e:	fb01 f202 	mul.w	r2, r1, r2
 800cb92:	1a9b      	subs	r3, r3, r2
 800cb94:	b2db      	uxtb	r3, r3
 800cb96:	2b00      	cmp	r3, #0
 800cb98:	d128      	bne.n	800cbec <lorawan_aes_set_key+0x104>
        {
            tt = t0;
 800cb9a:	7d7b      	ldrb	r3, [r7, #21]
 800cb9c:	743b      	strb	r3, [r7, #16]
            t0 = s_box(t1) ^ rc;
 800cb9e:	7d3b      	ldrb	r3, [r7, #20]
 800cba0:	4a3f      	ldr	r2, [pc, #252]	@ (800cca0 <lorawan_aes_set_key+0x1b8>)
 800cba2:	5cd2      	ldrb	r2, [r2, r3]
 800cba4:	7dbb      	ldrb	r3, [r7, #22]
 800cba6:	4053      	eors	r3, r2
 800cba8:	757b      	strb	r3, [r7, #21]
            t1 = s_box(t2);
 800cbaa:	7cfb      	ldrb	r3, [r7, #19]
 800cbac:	4a3c      	ldr	r2, [pc, #240]	@ (800cca0 <lorawan_aes_set_key+0x1b8>)
 800cbae:	5cd3      	ldrb	r3, [r2, r3]
 800cbb0:	753b      	strb	r3, [r7, #20]
            t2 = s_box(t3);
 800cbb2:	7cbb      	ldrb	r3, [r7, #18]
 800cbb4:	4a3a      	ldr	r2, [pc, #232]	@ (800cca0 <lorawan_aes_set_key+0x1b8>)
 800cbb6:	5cd3      	ldrb	r3, [r2, r3]
 800cbb8:	74fb      	strb	r3, [r7, #19]
            t3 = s_box(tt);
 800cbba:	7c3b      	ldrb	r3, [r7, #16]
 800cbbc:	4a38      	ldr	r2, [pc, #224]	@ (800cca0 <lorawan_aes_set_key+0x1b8>)
 800cbbe:	5cd3      	ldrb	r3, [r2, r3]
 800cbc0:	74bb      	strb	r3, [r7, #18]
            rc = f2(rc);
 800cbc2:	f997 3016 	ldrsb.w	r3, [r7, #22]
 800cbc6:	005b      	lsls	r3, r3, #1
 800cbc8:	b25a      	sxtb	r2, r3
 800cbca:	7dbb      	ldrb	r3, [r7, #22]
 800cbcc:	09db      	lsrs	r3, r3, #7
 800cbce:	b2db      	uxtb	r3, r3
 800cbd0:	b25b      	sxtb	r3, r3
 800cbd2:	4619      	mov	r1, r3
 800cbd4:	0049      	lsls	r1, r1, #1
 800cbd6:	440b      	add	r3, r1
 800cbd8:	4619      	mov	r1, r3
 800cbda:	00c8      	lsls	r0, r1, #3
 800cbdc:	4619      	mov	r1, r3
 800cbde:	4603      	mov	r3, r0
 800cbe0:	440b      	add	r3, r1
 800cbe2:	b25b      	sxtb	r3, r3
 800cbe4:	4053      	eors	r3, r2
 800cbe6:	b25b      	sxtb	r3, r3
 800cbe8:	75bb      	strb	r3, [r7, #22]
 800cbea:	e01c      	b.n	800cc26 <lorawan_aes_set_key+0x13e>
        }
        else if( keylen > 24 && cc % keylen == 16 )
 800cbec:	7afb      	ldrb	r3, [r7, #11]
 800cbee:	2b18      	cmp	r3, #24
 800cbf0:	d919      	bls.n	800cc26 <lorawan_aes_set_key+0x13e>
 800cbf2:	7dfb      	ldrb	r3, [r7, #23]
 800cbf4:	7afa      	ldrb	r2, [r7, #11]
 800cbf6:	fbb3 f1f2 	udiv	r1, r3, r2
 800cbfa:	fb01 f202 	mul.w	r2, r1, r2
 800cbfe:	1a9b      	subs	r3, r3, r2
 800cc00:	b2db      	uxtb	r3, r3
 800cc02:	2b10      	cmp	r3, #16
 800cc04:	d10f      	bne.n	800cc26 <lorawan_aes_set_key+0x13e>
        {
            t0 = s_box(t0);
 800cc06:	7d7b      	ldrb	r3, [r7, #21]
 800cc08:	4a25      	ldr	r2, [pc, #148]	@ (800cca0 <lorawan_aes_set_key+0x1b8>)
 800cc0a:	5cd3      	ldrb	r3, [r2, r3]
 800cc0c:	757b      	strb	r3, [r7, #21]
            t1 = s_box(t1);
 800cc0e:	7d3b      	ldrb	r3, [r7, #20]
 800cc10:	4a23      	ldr	r2, [pc, #140]	@ (800cca0 <lorawan_aes_set_key+0x1b8>)
 800cc12:	5cd3      	ldrb	r3, [r2, r3]
 800cc14:	753b      	strb	r3, [r7, #20]
            t2 = s_box(t2);
 800cc16:	7cfb      	ldrb	r3, [r7, #19]
 800cc18:	4a21      	ldr	r2, [pc, #132]	@ (800cca0 <lorawan_aes_set_key+0x1b8>)
 800cc1a:	5cd3      	ldrb	r3, [r2, r3]
 800cc1c:	74fb      	strb	r3, [r7, #19]
            t3 = s_box(t3);
 800cc1e:	7cbb      	ldrb	r3, [r7, #18]
 800cc20:	4a1f      	ldr	r2, [pc, #124]	@ (800cca0 <lorawan_aes_set_key+0x1b8>)
 800cc22:	5cd3      	ldrb	r3, [r2, r3]
 800cc24:	74bb      	strb	r3, [r7, #18]
        }
        tt = cc - keylen;
 800cc26:	7dfa      	ldrb	r2, [r7, #23]
 800cc28:	7afb      	ldrb	r3, [r7, #11]
 800cc2a:	1ad3      	subs	r3, r2, r3
 800cc2c:	743b      	strb	r3, [r7, #16]
        ctx->ksch[cc + 0] = ctx->ksch[tt + 0] ^ t0;
 800cc2e:	7c3b      	ldrb	r3, [r7, #16]
 800cc30:	687a      	ldr	r2, [r7, #4]
 800cc32:	5cd1      	ldrb	r1, [r2, r3]
 800cc34:	7dfb      	ldrb	r3, [r7, #23]
 800cc36:	7d7a      	ldrb	r2, [r7, #21]
 800cc38:	404a      	eors	r2, r1
 800cc3a:	b2d1      	uxtb	r1, r2
 800cc3c:	687a      	ldr	r2, [r7, #4]
 800cc3e:	54d1      	strb	r1, [r2, r3]
        ctx->ksch[cc + 1] = ctx->ksch[tt + 1] ^ t1;
 800cc40:	7c3b      	ldrb	r3, [r7, #16]
 800cc42:	3301      	adds	r3, #1
 800cc44:	687a      	ldr	r2, [r7, #4]
 800cc46:	5cd1      	ldrb	r1, [r2, r3]
 800cc48:	7dfb      	ldrb	r3, [r7, #23]
 800cc4a:	3301      	adds	r3, #1
 800cc4c:	7d3a      	ldrb	r2, [r7, #20]
 800cc4e:	404a      	eors	r2, r1
 800cc50:	b2d1      	uxtb	r1, r2
 800cc52:	687a      	ldr	r2, [r7, #4]
 800cc54:	54d1      	strb	r1, [r2, r3]
        ctx->ksch[cc + 2] = ctx->ksch[tt + 2] ^ t2;
 800cc56:	7c3b      	ldrb	r3, [r7, #16]
 800cc58:	3302      	adds	r3, #2
 800cc5a:	687a      	ldr	r2, [r7, #4]
 800cc5c:	5cd1      	ldrb	r1, [r2, r3]
 800cc5e:	7dfb      	ldrb	r3, [r7, #23]
 800cc60:	3302      	adds	r3, #2
 800cc62:	7cfa      	ldrb	r2, [r7, #19]
 800cc64:	404a      	eors	r2, r1
 800cc66:	b2d1      	uxtb	r1, r2
 800cc68:	687a      	ldr	r2, [r7, #4]
 800cc6a:	54d1      	strb	r1, [r2, r3]
        ctx->ksch[cc + 3] = ctx->ksch[tt + 3] ^ t3;
 800cc6c:	7c3b      	ldrb	r3, [r7, #16]
 800cc6e:	3303      	adds	r3, #3
 800cc70:	687a      	ldr	r2, [r7, #4]
 800cc72:	5cd1      	ldrb	r1, [r2, r3]
 800cc74:	7dfb      	ldrb	r3, [r7, #23]
 800cc76:	3303      	adds	r3, #3
 800cc78:	7cba      	ldrb	r2, [r7, #18]
 800cc7a:	404a      	eors	r2, r1
 800cc7c:	b2d1      	uxtb	r1, r2
 800cc7e:	687a      	ldr	r2, [r7, #4]
 800cc80:	54d1      	strb	r1, [r2, r3]
    for( cc = keylen, rc = 1; cc < hi; cc += 4 )
 800cc82:	7dfb      	ldrb	r3, [r7, #23]
 800cc84:	3304      	adds	r3, #4
 800cc86:	75fb      	strb	r3, [r7, #23]
 800cc88:	7dfa      	ldrb	r2, [r7, #23]
 800cc8a:	7c7b      	ldrb	r3, [r7, #17]
 800cc8c:	429a      	cmp	r2, r3
 800cc8e:	f4ff af66 	bcc.w	800cb5e <lorawan_aes_set_key+0x76>
    }
    return 0;
 800cc92:	2300      	movs	r3, #0
}
 800cc94:	4618      	mov	r0, r3
 800cc96:	3718      	adds	r7, #24
 800cc98:	46bd      	mov	sp, r7
 800cc9a:	bd80      	pop	{r7, pc}
 800cc9c:	00010101 	.word	0x00010101
 800cca0:	080239f0 	.word	0x080239f0

0800cca4 <lorawan_aes_encrypt>:
#if defined( AES_ENC_PREKEYED )

/*  Encrypt a single block of 16 bytes */

return_type lorawan_aes_encrypt( const uint8_t in[N_BLOCK], uint8_t  out[N_BLOCK], const lorawan_aes_context ctx[1] )
{
 800cca4:	b580      	push	{r7, lr}
 800cca6:	b08a      	sub	sp, #40	@ 0x28
 800cca8:	af00      	add	r7, sp, #0
 800ccaa:	60f8      	str	r0, [r7, #12]
 800ccac:	60b9      	str	r1, [r7, #8]
 800ccae:	607a      	str	r2, [r7, #4]
    if( ctx->rnd )
 800ccb0:	687b      	ldr	r3, [r7, #4]
 800ccb2:	f893 30f0 	ldrb.w	r3, [r3, #240]	@ 0xf0
 800ccb6:	2b00      	cmp	r3, #0
 800ccb8:	d038      	beq.n	800cd2c <lorawan_aes_encrypt+0x88>
    {
        uint8_t s1[N_BLOCK], r;
        copy_and_key( s1, in, ctx->ksch );
 800ccba:	687a      	ldr	r2, [r7, #4]
 800ccbc:	f107 0314 	add.w	r3, r7, #20
 800ccc0:	68f9      	ldr	r1, [r7, #12]
 800ccc2:	4618      	mov	r0, r3
 800ccc4:	f7ff fc07 	bl	800c4d6 <copy_and_key>

        for( r = 1 ; r < ctx->rnd ; ++r )
 800ccc8:	2301      	movs	r3, #1
 800ccca:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800ccce:	e014      	b.n	800ccfa <lorawan_aes_encrypt+0x56>
#if defined( VERSION_1 )
        {
            mix_sub_columns( s1 );
 800ccd0:	f107 0314 	add.w	r3, r7, #20
 800ccd4:	4618      	mov	r0, r3
 800ccd6:	f7ff fd5d 	bl	800c794 <mix_sub_columns>
            add_round_key( s1, ctx->ksch + r * N_BLOCK);
 800ccda:	687b      	ldr	r3, [r7, #4]
 800ccdc:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 800cce0:	0112      	lsls	r2, r2, #4
 800cce2:	441a      	add	r2, r3
 800cce4:	f107 0314 	add.w	r3, r7, #20
 800cce8:	4611      	mov	r1, r2
 800ccea:	4618      	mov	r0, r3
 800ccec:	f7ff fcab 	bl	800c646 <add_round_key>
        for( r = 1 ; r < ctx->rnd ; ++r )
 800ccf0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800ccf4:	3301      	adds	r3, #1
 800ccf6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800ccfa:	687b      	ldr	r3, [r7, #4]
 800ccfc:	f893 30f0 	ldrb.w	r3, [r3, #240]	@ 0xf0
 800cd00:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 800cd04:	429a      	cmp	r2, r3
 800cd06:	d3e3      	bcc.n	800ccd0 <lorawan_aes_encrypt+0x2c>
        {   uint8_t s2[N_BLOCK];
            mix_sub_columns( s2, s1 );
            copy_and_key( s1, s2, ctx->ksch + r * N_BLOCK);
        }
#endif
        shift_sub_rows( s1 );
 800cd08:	f107 0314 	add.w	r3, r7, #20
 800cd0c:	4618      	mov	r0, r3
 800cd0e:	f7ff fca7 	bl	800c660 <shift_sub_rows>
        copy_and_key( out, s1, ctx->ksch + r * N_BLOCK );
 800cd12:	687b      	ldr	r3, [r7, #4]
 800cd14:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 800cd18:	0112      	lsls	r2, r2, #4
 800cd1a:	441a      	add	r2, r3
 800cd1c:	f107 0314 	add.w	r3, r7, #20
 800cd20:	4619      	mov	r1, r3
 800cd22:	68b8      	ldr	r0, [r7, #8]
 800cd24:	f7ff fbd7 	bl	800c4d6 <copy_and_key>
    }
    else
        return ( uint8_t )-1;
    return 0;
 800cd28:	2300      	movs	r3, #0
 800cd2a:	e000      	b.n	800cd2e <lorawan_aes_encrypt+0x8a>
        return ( uint8_t )-1;
 800cd2c:	23ff      	movs	r3, #255	@ 0xff
}
 800cd2e:	4618      	mov	r0, r3
 800cd30:	3728      	adds	r7, #40	@ 0x28
 800cd32:	46bd      	mov	sp, r7
 800cd34:	bd80      	pop	{r7, pc}
	...

0800cd38 <PrintKey>:
static SecureElementStatus_t ComputeCmac( uint8_t *micBxBuffer, uint8_t *buffer, uint32_t size, KeyIdentifier_t keyID,
                                          uint32_t *cmac );

/* Private functions ---------------------------------------------------------*/
static void PrintKey( KeyIdentifier_t keyID )
{
 800cd38:	b5f0      	push	{r4, r5, r6, r7, lr}
 800cd3a:	b0a1      	sub	sp, #132	@ 0x84
 800cd3c:	af12      	add	r7, sp, #72	@ 0x48
 800cd3e:	4603      	mov	r3, r0
 800cd40:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
#if (KEY_EXTRACTABLE == 1)
#if (LORAWAN_KMS == 0)
    Key_t *keyItem;
    if( SECURE_ELEMENT_SUCCESS == SecureElementGetKeyByID( keyID, &keyItem ) )
 800cd44:	f107 0230 	add.w	r2, r7, #48	@ 0x30
 800cd48:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800cd4c:	4611      	mov	r1, r2
 800cd4e:	4618      	mov	r0, r3
 800cd50:	f000 fa12 	bl	800d178 <SecureElementGetKeyByID>
 800cd54:	4603      	mov	r3, r0
 800cd56:	2b00      	cmp	r3, #0
 800cd58:	d174      	bne.n	800ce44 <PrintKey+0x10c>
#else
    uint8_t extractable_key[SE_KEY_SIZE] = {0};
    if( SECURE_ELEMENT_SUCCESS == SecureElementGetKeyByID( keyID, ( uint8_t * )extractable_key ) )
#endif /* LORAWAN_KMS */
    {
        for( uint8_t i = 0; i < NUM_OF_KEYS; i++ )
 800cd5a:	2300      	movs	r3, #0
 800cd5c:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 800cd60:	e06c      	b.n	800ce3c <PrintKey+0x104>
        {
            if( KeyLabel[i].keyID == keyID )
 800cd62:	f897 2037 	ldrb.w	r2, [r7, #55]	@ 0x37
 800cd66:	4939      	ldr	r1, [pc, #228]	@ (800ce4c <PrintKey+0x114>)
 800cd68:	4613      	mov	r3, r2
 800cd6a:	005b      	lsls	r3, r3, #1
 800cd6c:	4413      	add	r3, r2
 800cd6e:	009b      	lsls	r3, r3, #2
 800cd70:	440b      	add	r3, r1
 800cd72:	781b      	ldrb	r3, [r3, #0]
 800cd74:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 800cd78:	429a      	cmp	r2, r3
 800cd7a:	d15a      	bne.n	800ce32 <PrintKey+0xfa>
            {
#if (LORAWAN_KMS == 0)
                MW_LOG( TS_OFF, VLEVEL_M,
 800cd7c:	f897 2037 	ldrb.w	r2, [r7, #55]	@ 0x37
 800cd80:	4932      	ldr	r1, [pc, #200]	@ (800ce4c <PrintKey+0x114>)
 800cd82:	4613      	mov	r3, r2
 800cd84:	005b      	lsls	r3, r3, #1
 800cd86:	4413      	add	r3, r2
 800cd88:	009b      	lsls	r3, r3, #2
 800cd8a:	440b      	add	r3, r1
 800cd8c:	3308      	adds	r3, #8
 800cd8e:	6819      	ldr	r1, [r3, #0]
 800cd90:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cd92:	785b      	ldrb	r3, [r3, #1]
 800cd94:	461d      	mov	r5, r3
 800cd96:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cd98:	789b      	ldrb	r3, [r3, #2]
 800cd9a:	461e      	mov	r6, r3
 800cd9c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cd9e:	78db      	ldrb	r3, [r3, #3]
 800cda0:	62bb      	str	r3, [r7, #40]	@ 0x28
 800cda2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cda4:	791b      	ldrb	r3, [r3, #4]
 800cda6:	627b      	str	r3, [r7, #36]	@ 0x24
 800cda8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cdaa:	795b      	ldrb	r3, [r3, #5]
 800cdac:	623b      	str	r3, [r7, #32]
 800cdae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cdb0:	799b      	ldrb	r3, [r3, #6]
 800cdb2:	61fb      	str	r3, [r7, #28]
 800cdb4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cdb6:	79db      	ldrb	r3, [r3, #7]
 800cdb8:	61bb      	str	r3, [r7, #24]
 800cdba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cdbc:	7a1b      	ldrb	r3, [r3, #8]
 800cdbe:	617b      	str	r3, [r7, #20]
 800cdc0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cdc2:	7a5b      	ldrb	r3, [r3, #9]
 800cdc4:	613b      	str	r3, [r7, #16]
 800cdc6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cdc8:	7a9b      	ldrb	r3, [r3, #10]
 800cdca:	60fb      	str	r3, [r7, #12]
 800cdcc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cdce:	7adb      	ldrb	r3, [r3, #11]
 800cdd0:	60bb      	str	r3, [r7, #8]
 800cdd2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cdd4:	7b1b      	ldrb	r3, [r3, #12]
 800cdd6:	607b      	str	r3, [r7, #4]
 800cdd8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cdda:	7b5b      	ldrb	r3, [r3, #13]
 800cddc:	461c      	mov	r4, r3
 800cdde:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cde0:	7b9b      	ldrb	r3, [r3, #14]
 800cde2:	4618      	mov	r0, r3
 800cde4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cde6:	7bdb      	ldrb	r3, [r3, #15]
 800cde8:	461a      	mov	r2, r3
 800cdea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cdec:	7c1b      	ldrb	r3, [r3, #16]
 800cdee:	9310      	str	r3, [sp, #64]	@ 0x40
 800cdf0:	920f      	str	r2, [sp, #60]	@ 0x3c
 800cdf2:	900e      	str	r0, [sp, #56]	@ 0x38
 800cdf4:	940d      	str	r4, [sp, #52]	@ 0x34
 800cdf6:	687a      	ldr	r2, [r7, #4]
 800cdf8:	920c      	str	r2, [sp, #48]	@ 0x30
 800cdfa:	68ba      	ldr	r2, [r7, #8]
 800cdfc:	920b      	str	r2, [sp, #44]	@ 0x2c
 800cdfe:	68fa      	ldr	r2, [r7, #12]
 800ce00:	920a      	str	r2, [sp, #40]	@ 0x28
 800ce02:	693a      	ldr	r2, [r7, #16]
 800ce04:	9209      	str	r2, [sp, #36]	@ 0x24
 800ce06:	697a      	ldr	r2, [r7, #20]
 800ce08:	9208      	str	r2, [sp, #32]
 800ce0a:	69ba      	ldr	r2, [r7, #24]
 800ce0c:	9207      	str	r2, [sp, #28]
 800ce0e:	69fa      	ldr	r2, [r7, #28]
 800ce10:	9206      	str	r2, [sp, #24]
 800ce12:	6a3a      	ldr	r2, [r7, #32]
 800ce14:	9205      	str	r2, [sp, #20]
 800ce16:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ce18:	9204      	str	r2, [sp, #16]
 800ce1a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ce1c:	9303      	str	r3, [sp, #12]
 800ce1e:	9602      	str	r6, [sp, #8]
 800ce20:	9501      	str	r5, [sp, #4]
 800ce22:	9100      	str	r1, [sp, #0]
 800ce24:	4b0a      	ldr	r3, [pc, #40]	@ (800ce50 <PrintKey+0x118>)
 800ce26:	2200      	movs	r2, #0
 800ce28:	2100      	movs	r1, #0
 800ce2a:	2002      	movs	r0, #2
 800ce2c:	f012 fde2 	bl	801f9f4 <UTIL_ADV_TRACE_COND_FSend>
 800ce30:	e008      	b.n	800ce44 <PrintKey+0x10c>
        for( uint8_t i = 0; i < NUM_OF_KEYS; i++ )
 800ce32:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800ce36:	3301      	adds	r3, #1
 800ce38:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 800ce3c:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800ce40:	2b0a      	cmp	r3, #10
 800ce42:	d98e      	bls.n	800cd62 <PrintKey+0x2a>
                return;
            }
        }
    }
#endif /* KEY_EXTRACTABLE */
}
 800ce44:	373c      	adds	r7, #60	@ 0x3c
 800ce46:	46bd      	mov	sp, r7
 800ce48:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ce4a:	bf00      	nop
 800ce4c:	08023cf0 	.word	0x08023cf0
 800ce50:	08023570 	.word	0x08023570

0800ce54 <PrintIds>:

static void PrintIds( ActivationType_t mode )
{
 800ce54:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ce56:	b091      	sub	sp, #68	@ 0x44
 800ce58:	af08      	add	r7, sp, #32
 800ce5a:	4603      	mov	r3, r0
 800ce5c:	71fb      	strb	r3, [r7, #7]
    uint8_t joinEui[SE_EUI_SIZE];
    uint8_t devEui[SE_EUI_SIZE];
    uint32_t devAddr = 0;
 800ce5e:	2300      	movs	r3, #0
 800ce60:	60fb      	str	r3, [r7, #12]

    SecureElementGetDevEui( devEui );
 800ce62:	f107 0310 	add.w	r3, r7, #16
 800ce66:	4618      	mov	r0, r3
 800ce68:	f000 fbd8 	bl	800d61c <SecureElementGetDevEui>
    MW_LOG( TS_OFF, VLEVEL_M, "###### DevEUI:      %02X:%02X:%02X:%02X:%02X:%02X:%02X:%02X\r\n", HEX8( devEui ) );
 800ce6c:	7c3b      	ldrb	r3, [r7, #16]
 800ce6e:	7c7a      	ldrb	r2, [r7, #17]
 800ce70:	7cb9      	ldrb	r1, [r7, #18]
 800ce72:	7cf8      	ldrb	r0, [r7, #19]
 800ce74:	7d3c      	ldrb	r4, [r7, #20]
 800ce76:	7d7d      	ldrb	r5, [r7, #21]
 800ce78:	7dbe      	ldrb	r6, [r7, #22]
 800ce7a:	f897 c017 	ldrb.w	ip, [r7, #23]
 800ce7e:	f8cd c01c 	str.w	ip, [sp, #28]
 800ce82:	9606      	str	r6, [sp, #24]
 800ce84:	9505      	str	r5, [sp, #20]
 800ce86:	9404      	str	r4, [sp, #16]
 800ce88:	9003      	str	r0, [sp, #12]
 800ce8a:	9102      	str	r1, [sp, #8]
 800ce8c:	9201      	str	r2, [sp, #4]
 800ce8e:	9300      	str	r3, [sp, #0]
 800ce90:	4b24      	ldr	r3, [pc, #144]	@ (800cf24 <PrintIds+0xd0>)
 800ce92:	2200      	movs	r2, #0
 800ce94:	2100      	movs	r1, #0
 800ce96:	2002      	movs	r0, #2
 800ce98:	f012 fdac 	bl	801f9f4 <UTIL_ADV_TRACE_COND_FSend>

    SecureElementGetJoinEui( joinEui );
 800ce9c:	f107 0318 	add.w	r3, r7, #24
 800cea0:	4618      	mov	r0, r3
 800cea2:	f000 fbeb 	bl	800d67c <SecureElementGetJoinEui>
    MW_LOG( TS_OFF, VLEVEL_M, "###### AppEUI:      %02X:%02X:%02X:%02X:%02X:%02X:%02X:%02X\r\n", HEX8( joinEui ) );
 800cea6:	7e3b      	ldrb	r3, [r7, #24]
 800cea8:	7e7a      	ldrb	r2, [r7, #25]
 800ceaa:	7eb9      	ldrb	r1, [r7, #26]
 800ceac:	7ef8      	ldrb	r0, [r7, #27]
 800ceae:	7f3c      	ldrb	r4, [r7, #28]
 800ceb0:	7f7d      	ldrb	r5, [r7, #29]
 800ceb2:	7fbe      	ldrb	r6, [r7, #30]
 800ceb4:	f897 c01f 	ldrb.w	ip, [r7, #31]
 800ceb8:	f8cd c01c 	str.w	ip, [sp, #28]
 800cebc:	9606      	str	r6, [sp, #24]
 800cebe:	9505      	str	r5, [sp, #20]
 800cec0:	9404      	str	r4, [sp, #16]
 800cec2:	9003      	str	r0, [sp, #12]
 800cec4:	9102      	str	r1, [sp, #8]
 800cec6:	9201      	str	r2, [sp, #4]
 800cec8:	9300      	str	r3, [sp, #0]
 800ceca:	4b17      	ldr	r3, [pc, #92]	@ (800cf28 <PrintIds+0xd4>)
 800cecc:	2200      	movs	r2, #0
 800cece:	2100      	movs	r1, #0
 800ced0:	2002      	movs	r0, #2
 800ced2:	f012 fd8f 	bl	801f9f4 <UTIL_ADV_TRACE_COND_FSend>

    SecureElementGetDevAddr( mode, &devAddr );
 800ced6:	f107 020c 	add.w	r2, r7, #12
 800ceda:	79fb      	ldrb	r3, [r7, #7]
 800cedc:	4611      	mov	r1, r2
 800cede:	4618      	mov	r0, r3
 800cee0:	f000 fbfe 	bl	800d6e0 <SecureElementGetDevAddr>
    MW_LOG( TS_OFF, VLEVEL_M, "###### DevAddr:     %02X:%02X:%02X:%02X\r\n",
 800cee4:	f107 030c 	add.w	r3, r7, #12
 800cee8:	3303      	adds	r3, #3
 800ceea:	781b      	ldrb	r3, [r3, #0]
 800ceec:	461a      	mov	r2, r3
 800ceee:	f107 030c 	add.w	r3, r7, #12
 800cef2:	3302      	adds	r3, #2
 800cef4:	781b      	ldrb	r3, [r3, #0]
 800cef6:	4619      	mov	r1, r3
 800cef8:	f107 030c 	add.w	r3, r7, #12
 800cefc:	3301      	adds	r3, #1
 800cefe:	781b      	ldrb	r3, [r3, #0]
 800cf00:	4618      	mov	r0, r3
 800cf02:	f107 030c 	add.w	r3, r7, #12
 800cf06:	781b      	ldrb	r3, [r3, #0]
 800cf08:	9303      	str	r3, [sp, #12]
 800cf0a:	9002      	str	r0, [sp, #8]
 800cf0c:	9101      	str	r1, [sp, #4]
 800cf0e:	9200      	str	r2, [sp, #0]
 800cf10:	4b06      	ldr	r3, [pc, #24]	@ (800cf2c <PrintIds+0xd8>)
 800cf12:	2200      	movs	r2, #0
 800cf14:	2100      	movs	r1, #0
 800cf16:	2002      	movs	r0, #2
 800cf18:	f012 fd6c 	bl	801f9f4 <UTIL_ADV_TRACE_COND_FSend>
            ( unsigned )( ( unsigned char * )( &devAddr ) )[3],
            ( unsigned )( ( unsigned char * )( &devAddr ) )[2],
            ( unsigned )( ( unsigned char * )( &devAddr ) )[1],
            ( unsigned )( ( unsigned char * )( &devAddr ) )[0] );
}
 800cf1c:	bf00      	nop
 800cf1e:	3724      	adds	r7, #36	@ 0x24
 800cf20:	46bd      	mov	sp, r7
 800cf22:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800cf24:	080235cc 	.word	0x080235cc
 800cf28:	0802360c 	.word	0x0802360c
 800cf2c:	0802364c 	.word	0x0802364c

0800cf30 <GetKeyByID>:

#if (LORAWAN_KMS == 0)
static SecureElementStatus_t GetKeyByID( KeyIdentifier_t keyID, Key_t **keyItem )
{
 800cf30:	b480      	push	{r7}
 800cf32:	b085      	sub	sp, #20
 800cf34:	af00      	add	r7, sp, #0
 800cf36:	4603      	mov	r3, r0
 800cf38:	6039      	str	r1, [r7, #0]
 800cf3a:	71fb      	strb	r3, [r7, #7]
    for( uint8_t i = 0; i < NUM_OF_KEYS; i++ )
 800cf3c:	2300      	movs	r3, #0
 800cf3e:	73fb      	strb	r3, [r7, #15]
 800cf40:	e01a      	b.n	800cf78 <GetKeyByID+0x48>
    {
        if( SeNvm->KeyList[i].KeyID == keyID )
 800cf42:	4b12      	ldr	r3, [pc, #72]	@ (800cf8c <GetKeyByID+0x5c>)
 800cf44:	6819      	ldr	r1, [r3, #0]
 800cf46:	7bfa      	ldrb	r2, [r7, #15]
 800cf48:	4613      	mov	r3, r2
 800cf4a:	011b      	lsls	r3, r3, #4
 800cf4c:	4413      	add	r3, r2
 800cf4e:	440b      	add	r3, r1
 800cf50:	3318      	adds	r3, #24
 800cf52:	781b      	ldrb	r3, [r3, #0]
 800cf54:	79fa      	ldrb	r2, [r7, #7]
 800cf56:	429a      	cmp	r2, r3
 800cf58:	d10b      	bne.n	800cf72 <GetKeyByID+0x42>
        {
            *keyItem = &( SeNvm->KeyList[i] );
 800cf5a:	4b0c      	ldr	r3, [pc, #48]	@ (800cf8c <GetKeyByID+0x5c>)
 800cf5c:	6819      	ldr	r1, [r3, #0]
 800cf5e:	7bfa      	ldrb	r2, [r7, #15]
 800cf60:	4613      	mov	r3, r2
 800cf62:	011b      	lsls	r3, r3, #4
 800cf64:	4413      	add	r3, r2
 800cf66:	3318      	adds	r3, #24
 800cf68:	18ca      	adds	r2, r1, r3
 800cf6a:	683b      	ldr	r3, [r7, #0]
 800cf6c:	601a      	str	r2, [r3, #0]
            return SECURE_ELEMENT_SUCCESS;
 800cf6e:	2300      	movs	r3, #0
 800cf70:	e006      	b.n	800cf80 <GetKeyByID+0x50>
    for( uint8_t i = 0; i < NUM_OF_KEYS; i++ )
 800cf72:	7bfb      	ldrb	r3, [r7, #15]
 800cf74:	3301      	adds	r3, #1
 800cf76:	73fb      	strb	r3, [r7, #15]
 800cf78:	7bfb      	ldrb	r3, [r7, #15]
 800cf7a:	2b0a      	cmp	r3, #10
 800cf7c:	d9e1      	bls.n	800cf42 <GetKeyByID+0x12>
        }
    }
    return SECURE_ELEMENT_ERROR_INVALID_KEY_ID;
 800cf7e:	2303      	movs	r3, #3
}
 800cf80:	4618      	mov	r0, r3
 800cf82:	3714      	adds	r7, #20
 800cf84:	46bd      	mov	sp, r7
 800cf86:	bc80      	pop	{r7}
 800cf88:	4770      	bx	lr
 800cf8a:	bf00      	nop
 800cf8c:	20000a0c 	.word	0x20000a0c

0800cf90 <ComputeCmac>:
}
#endif /* LORAWAN_KMS */

static SecureElementStatus_t ComputeCmac( uint8_t *micBxBuffer, uint8_t *buffer, uint32_t size, KeyIdentifier_t keyID,
                                          uint32_t *cmac )
{
 800cf90:	b590      	push	{r4, r7, lr}
 800cf92:	b0d1      	sub	sp, #324	@ 0x144
 800cf94:	af00      	add	r7, sp, #0
 800cf96:	f507 74a0 	add.w	r4, r7, #320	@ 0x140
 800cf9a:	f5a4 749a 	sub.w	r4, r4, #308	@ 0x134
 800cf9e:	6020      	str	r0, [r4, #0]
 800cfa0:	f507 70a0 	add.w	r0, r7, #320	@ 0x140
 800cfa4:	f5a0 709c 	sub.w	r0, r0, #312	@ 0x138
 800cfa8:	6001      	str	r1, [r0, #0]
 800cfaa:	f507 71a0 	add.w	r1, r7, #320	@ 0x140
 800cfae:	f5a1 719e 	sub.w	r1, r1, #316	@ 0x13c
 800cfb2:	600a      	str	r2, [r1, #0]
 800cfb4:	461a      	mov	r2, r3
 800cfb6:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800cfba:	f2a3 133d 	subw	r3, r3, #317	@ 0x13d
 800cfbe:	701a      	strb	r2, [r3, #0]
    if( ( buffer == NULL ) || ( cmac == NULL ) )
 800cfc0:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800cfc4:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 800cfc8:	681b      	ldr	r3, [r3, #0]
 800cfca:	2b00      	cmp	r3, #0
 800cfcc:	d003      	beq.n	800cfd6 <ComputeCmac+0x46>
 800cfce:	f8d7 3150 	ldr.w	r3, [r7, #336]	@ 0x150
 800cfd2:	2b00      	cmp	r3, #0
 800cfd4:	d101      	bne.n	800cfda <ComputeCmac+0x4a>
    {
        return SECURE_ELEMENT_ERROR_NPE;
 800cfd6:	2302      	movs	r3, #2
 800cfd8:	e05d      	b.n	800d096 <ComputeCmac+0x106>

#if (LORAWAN_KMS == 0)
    uint8_t Cmac[16];
    AES_CMAC_CTX aesCmacCtx[1];

    AES_CMAC_Init( aesCmacCtx );
 800cfda:	f107 0314 	add.w	r3, r7, #20
 800cfde:	4618      	mov	r0, r3
 800cfe0:	f7fe fefe 	bl	800bde0 <AES_CMAC_Init>

    Key_t                *keyItem;
    SecureElementStatus_t retval = GetKeyByID( keyID, &keyItem );
 800cfe4:	f107 0210 	add.w	r2, r7, #16
 800cfe8:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800cfec:	f2a3 133d 	subw	r3, r3, #317	@ 0x13d
 800cff0:	781b      	ldrb	r3, [r3, #0]
 800cff2:	4611      	mov	r1, r2
 800cff4:	4618      	mov	r0, r3
 800cff6:	f7ff ff9b 	bl	800cf30 <GetKeyByID>
 800cffa:	4603      	mov	r3, r0
 800cffc:	f887 313f 	strb.w	r3, [r7, #319]	@ 0x13f

    if( retval == SECURE_ELEMENT_SUCCESS )
 800d000:	f897 313f 	ldrb.w	r3, [r7, #319]	@ 0x13f
 800d004:	2b00      	cmp	r3, #0
 800d006:	d144      	bne.n	800d092 <ComputeCmac+0x102>
    {
        AES_CMAC_SetKey( aesCmacCtx, keyItem->KeyValue );
 800d008:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800d00c:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 800d010:	681b      	ldr	r3, [r3, #0]
 800d012:	1c5a      	adds	r2, r3, #1
 800d014:	f107 0314 	add.w	r3, r7, #20
 800d018:	4611      	mov	r1, r2
 800d01a:	4618      	mov	r0, r3
 800d01c:	f7fe fef9 	bl	800be12 <AES_CMAC_SetKey>

        if( micBxBuffer != NULL )
 800d020:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800d024:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800d028:	681b      	ldr	r3, [r3, #0]
 800d02a:	2b00      	cmp	r3, #0
 800d02c:	d009      	beq.n	800d042 <ComputeCmac+0xb2>
        {
            AES_CMAC_Update( aesCmacCtx, micBxBuffer, MIC_BLOCK_BX_SIZE );
 800d02e:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800d032:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800d036:	f107 0014 	add.w	r0, r7, #20
 800d03a:	2210      	movs	r2, #16
 800d03c:	6819      	ldr	r1, [r3, #0]
 800d03e:	f7fe fef7 	bl	800be30 <AES_CMAC_Update>
        }

        AES_CMAC_Update( aesCmacCtx, buffer, size );
 800d042:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800d046:	f5a3 729e 	sub.w	r2, r3, #316	@ 0x13c
 800d04a:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800d04e:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 800d052:	f107 0014 	add.w	r0, r7, #20
 800d056:	6812      	ldr	r2, [r2, #0]
 800d058:	6819      	ldr	r1, [r3, #0]
 800d05a:	f7fe fee9 	bl	800be30 <AES_CMAC_Update>

        AES_CMAC_Final( Cmac, aesCmacCtx );
 800d05e:	f107 0214 	add.w	r2, r7, #20
 800d062:	f507 7396 	add.w	r3, r7, #300	@ 0x12c
 800d066:	4611      	mov	r1, r2
 800d068:	4618      	mov	r0, r3
 800d06a:	f7fe ffa3 	bl	800bfb4 <AES_CMAC_Final>

        /* Bring into the required format */
        *cmac = GET_UINT32_LE( Cmac, 0 );
 800d06e:	f897 312c 	ldrb.w	r3, [r7, #300]	@ 0x12c
 800d072:	461a      	mov	r2, r3
 800d074:	f897 312d 	ldrb.w	r3, [r7, #301]	@ 0x12d
 800d078:	021b      	lsls	r3, r3, #8
 800d07a:	431a      	orrs	r2, r3
 800d07c:	f897 312e 	ldrb.w	r3, [r7, #302]	@ 0x12e
 800d080:	041b      	lsls	r3, r3, #16
 800d082:	431a      	orrs	r2, r3
 800d084:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 800d088:	061b      	lsls	r3, r3, #24
 800d08a:	431a      	orrs	r2, r3
 800d08c:	f8d7 3150 	ldr.w	r3, [r7, #336]	@ 0x150
 800d090:	601a      	str	r2, [r3, #0]
    if( rv != CKR_OK )
    {
        retval = SECURE_ELEMENT_ERROR;
    }
#endif /* LORAWAN_KMS */
    return retval;
 800d092:	f897 313f 	ldrb.w	r3, [r7, #319]	@ 0x13f
}
 800d096:	4618      	mov	r0, r3
 800d098:	f507 77a2 	add.w	r7, r7, #324	@ 0x144
 800d09c:	46bd      	mov	sp, r7
 800d09e:	bd90      	pop	{r4, r7, pc}

0800d0a0 <SecureElementInit>:
/* Exported functions ---------------------------------------------------------*/
/*
 * API functions
 */
SecureElementStatus_t SecureElementInit( SecureElementNvmData_t *nvm )
{
 800d0a0:	b580      	push	{r7, lr}
 800d0a2:	b082      	sub	sp, #8
 800d0a4:	af00      	add	r7, sp, #0
 800d0a6:	6078      	str	r0, [r7, #4]
    if( nvm == NULL )
 800d0a8:	687b      	ldr	r3, [r7, #4]
 800d0aa:	2b00      	cmp	r3, #0
 800d0ac:	d101      	bne.n	800d0b2 <SecureElementInit+0x12>
    {
        return SECURE_ELEMENT_ERROR_NPE;
 800d0ae:	2302      	movs	r3, #2
 800d0b0:	e00a      	b.n	800d0c8 <SecureElementInit+0x28>
    }

    /* Initialize nvm pointer */
    SeNvm = nvm;
 800d0b2:	4a07      	ldr	r2, [pc, #28]	@ (800d0d0 <SecureElementInit+0x30>)
 800d0b4:	687b      	ldr	r3, [r7, #4]
 800d0b6:	6013      	str	r3, [r2, #0]

#if (LORAWAN_KMS == 0)
    /* Initialize data */
    memcpy1( ( uint8_t * )SeNvm, ( uint8_t * )&seNvmInit, sizeof( seNvmInit ) );
 800d0b8:	4b05      	ldr	r3, [pc, #20]	@ (800d0d0 <SecureElementInit+0x30>)
 800d0ba:	681b      	ldr	r3, [r3, #0]
 800d0bc:	22d8      	movs	r2, #216	@ 0xd8
 800d0be:	4905      	ldr	r1, [pc, #20]	@ (800d0d4 <SecureElementInit+0x34>)
 800d0c0:	4618      	mov	r0, r3
 800d0c2:	f00e f93a 	bl	801b33a <memcpy1>
        ( void )C_CloseSession( session );
    }

#endif /* LORAWAN_KMS */

    return SECURE_ELEMENT_SUCCESS;
 800d0c6:	2300      	movs	r3, #0
}
 800d0c8:	4618      	mov	r0, r3
 800d0ca:	3708      	adds	r7, #8
 800d0cc:	46bd      	mov	sp, r7
 800d0ce:	bd80      	pop	{r7, pc}
 800d0d0:	20000a0c 	.word	0x20000a0c
 800d0d4:	08024408 	.word	0x08024408

0800d0d8 <SecureElementInitMcuID>:

SecureElementStatus_t SecureElementInitMcuID( SecureElementGetUniqueId_t seGetUniqueId,
                                              SecureElementGetDevAddr_t seGetDevAddr )
{
 800d0d8:	b580      	push	{r7, lr}
 800d0da:	b086      	sub	sp, #24
 800d0dc:	af00      	add	r7, sp, #0
 800d0de:	6078      	str	r0, [r7, #4]
 800d0e0:	6039      	str	r1, [r7, #0]
    uint8_t devEui[SE_EUI_SIZE];
    uint32_t devAddrABP = 0;
 800d0e2:	2300      	movs	r3, #0
 800d0e4:	60bb      	str	r3, [r7, #8]

    SecureElementGetDevEui( devEui );
 800d0e6:	f107 030c 	add.w	r3, r7, #12
 800d0ea:	4618      	mov	r0, r3
 800d0ec:	f000 fa96 	bl	800d61c <SecureElementGetDevEui>
    SecureElementGetDevAddr( ACTIVATION_TYPE_ABP, &devAddrABP );
 800d0f0:	f107 0308 	add.w	r3, r7, #8
 800d0f4:	4619      	mov	r1, r3
 800d0f6:	2001      	movs	r0, #1
 800d0f8:	f000 faf2 	bl	800d6e0 <SecureElementGetDevAddr>

    if( seGetUniqueId != NULL )
 800d0fc:	687b      	ldr	r3, [r7, #4]
 800d0fe:	2b00      	cmp	r3, #0
 800d100:	d024      	beq.n	800d14c <SecureElementInitMcuID+0x74>
    {
        bool id_init = false;
 800d102:	2300      	movs	r3, #0
 800d104:	75fb      	strb	r3, [r7, #23]
        for( uint8_t index = 0; index < SE_EUI_SIZE; index++ )
 800d106:	2300      	movs	r3, #0
 800d108:	75bb      	strb	r3, [r7, #22]
 800d10a:	e00c      	b.n	800d126 <SecureElementInitMcuID+0x4e>
        {
            if( devEui[index] != 0 )
 800d10c:	7dbb      	ldrb	r3, [r7, #22]
 800d10e:	3318      	adds	r3, #24
 800d110:	443b      	add	r3, r7
 800d112:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 800d116:	2b00      	cmp	r3, #0
 800d118:	d002      	beq.n	800d120 <SecureElementInitMcuID+0x48>
            {
                id_init = true;
 800d11a:	2301      	movs	r3, #1
 800d11c:	75fb      	strb	r3, [r7, #23]
                break;
 800d11e:	e005      	b.n	800d12c <SecureElementInitMcuID+0x54>
        for( uint8_t index = 0; index < SE_EUI_SIZE; index++ )
 800d120:	7dbb      	ldrb	r3, [r7, #22]
 800d122:	3301      	adds	r3, #1
 800d124:	75bb      	strb	r3, [r7, #22]
 800d126:	7dbb      	ldrb	r3, [r7, #22]
 800d128:	2b07      	cmp	r3, #7
 800d12a:	d9ef      	bls.n	800d10c <SecureElementInitMcuID+0x34>
            }
        }
        if( id_init == false )
 800d12c:	7dfb      	ldrb	r3, [r7, #23]
 800d12e:	f083 0301 	eor.w	r3, r3, #1
 800d132:	b2db      	uxtb	r3, r3
 800d134:	2b00      	cmp	r3, #0
 800d136:	d009      	beq.n	800d14c <SecureElementInitMcuID+0x74>
        {
            /* Get a DevEUI from MCU unique ID */
            seGetUniqueId( devEui );
 800d138:	f107 020c 	add.w	r2, r7, #12
 800d13c:	687b      	ldr	r3, [r7, #4]
 800d13e:	4610      	mov	r0, r2
 800d140:	4798      	blx	r3
            SecureElementSetDevEui( devEui );
 800d142:	f107 030c 	add.w	r3, r7, #12
 800d146:	4618      	mov	r0, r3
 800d148:	f000 fa50 	bl	800d5ec <SecureElementSetDevEui>
        }
    }

    if( ( seGetDevAddr != NULL ) && ( devAddrABP == 0 ) )
 800d14c:	683b      	ldr	r3, [r7, #0]
 800d14e:	2b00      	cmp	r3, #0
 800d150:	d00c      	beq.n	800d16c <SecureElementInitMcuID+0x94>
 800d152:	68bb      	ldr	r3, [r7, #8]
 800d154:	2b00      	cmp	r3, #0
 800d156:	d109      	bne.n	800d16c <SecureElementInitMcuID+0x94>
    {
        /* callback to dynamic DevAddr generation */
        seGetDevAddr( &devAddrABP );
 800d158:	f107 0208 	add.w	r2, r7, #8
 800d15c:	683b      	ldr	r3, [r7, #0]
 800d15e:	4610      	mov	r0, r2
 800d160:	4798      	blx	r3
        SecureElementSetDevAddr( ACTIVATION_TYPE_ABP, devAddrABP );
 800d162:	68bb      	ldr	r3, [r7, #8]
 800d164:	4619      	mov	r1, r3
 800d166:	2001      	movs	r0, #1
 800d168:	f000 faa0 	bl	800d6ac <SecureElementSetDevAddr>
    }

    return SECURE_ELEMENT_SUCCESS;
 800d16c:	2300      	movs	r3, #0
}
 800d16e:	4618      	mov	r0, r3
 800d170:	3718      	adds	r7, #24
 800d172:	46bd      	mov	sp, r7
 800d174:	bd80      	pop	{r7, pc}
	...

0800d178 <SecureElementGetKeyByID>:

#if (LORAWAN_KMS == 0)
SecureElementStatus_t SecureElementGetKeyByID( KeyIdentifier_t keyID, Key_t **keyItem )
{
 800d178:	b480      	push	{r7}
 800d17a:	b085      	sub	sp, #20
 800d17c:	af00      	add	r7, sp, #0
 800d17e:	4603      	mov	r3, r0
 800d180:	6039      	str	r1, [r7, #0]
 800d182:	71fb      	strb	r3, [r7, #7]
#if (KEY_EXTRACTABLE == 1)
    for( uint8_t i = 0; i < NUM_OF_KEYS; i++ )
 800d184:	2300      	movs	r3, #0
 800d186:	73fb      	strb	r3, [r7, #15]
 800d188:	e01a      	b.n	800d1c0 <SecureElementGetKeyByID+0x48>
    {
        if( SeNvm->KeyList[i].KeyID == keyID )
 800d18a:	4b12      	ldr	r3, [pc, #72]	@ (800d1d4 <SecureElementGetKeyByID+0x5c>)
 800d18c:	6819      	ldr	r1, [r3, #0]
 800d18e:	7bfa      	ldrb	r2, [r7, #15]
 800d190:	4613      	mov	r3, r2
 800d192:	011b      	lsls	r3, r3, #4
 800d194:	4413      	add	r3, r2
 800d196:	440b      	add	r3, r1
 800d198:	3318      	adds	r3, #24
 800d19a:	781b      	ldrb	r3, [r3, #0]
 800d19c:	79fa      	ldrb	r2, [r7, #7]
 800d19e:	429a      	cmp	r2, r3
 800d1a0:	d10b      	bne.n	800d1ba <SecureElementGetKeyByID+0x42>
        {
            *keyItem = &( SeNvm->KeyList[i] );
 800d1a2:	4b0c      	ldr	r3, [pc, #48]	@ (800d1d4 <SecureElementGetKeyByID+0x5c>)
 800d1a4:	6819      	ldr	r1, [r3, #0]
 800d1a6:	7bfa      	ldrb	r2, [r7, #15]
 800d1a8:	4613      	mov	r3, r2
 800d1aa:	011b      	lsls	r3, r3, #4
 800d1ac:	4413      	add	r3, r2
 800d1ae:	3318      	adds	r3, #24
 800d1b0:	18ca      	adds	r2, r1, r3
 800d1b2:	683b      	ldr	r3, [r7, #0]
 800d1b4:	601a      	str	r2, [r3, #0]
            return SECURE_ELEMENT_SUCCESS;
 800d1b6:	2300      	movs	r3, #0
 800d1b8:	e006      	b.n	800d1c8 <SecureElementGetKeyByID+0x50>
    for( uint8_t i = 0; i < NUM_OF_KEYS; i++ )
 800d1ba:	7bfb      	ldrb	r3, [r7, #15]
 800d1bc:	3301      	adds	r3, #1
 800d1be:	73fb      	strb	r3, [r7, #15]
 800d1c0:	7bfb      	ldrb	r3, [r7, #15]
 800d1c2:	2b0a      	cmp	r3, #10
 800d1c4:	d9e1      	bls.n	800d18a <SecureElementGetKeyByID+0x12>
        }
    }
#endif /* KEY_EXTRACTABLE */
    return SECURE_ELEMENT_ERROR_INVALID_KEY_ID;
 800d1c6:	2303      	movs	r3, #3
}
 800d1c8:	4618      	mov	r0, r3
 800d1ca:	3714      	adds	r7, #20
 800d1cc:	46bd      	mov	sp, r7
 800d1ce:	bc80      	pop	{r7}
 800d1d0:	4770      	bx	lr
 800d1d2:	bf00      	nop
 800d1d4:	20000a0c 	.word	0x20000a0c

0800d1d8 <SecureElementPrintKeys>:
    return SECURE_ELEMENT_SUCCESS;
}
#endif /* LORAWAN_KMS */

SecureElementStatus_t SecureElementPrintKeys( void )
{
 800d1d8:	b580      	push	{r7, lr}
 800d1da:	af00      	add	r7, sp, #0
    PrintKey( APP_KEY );
 800d1dc:	2000      	movs	r0, #0
 800d1de:	f7ff fdab 	bl	800cd38 <PrintKey>
    PrintKey( NWK_KEY );
 800d1e2:	2001      	movs	r0, #1
 800d1e4:	f7ff fda8 	bl	800cd38 <PrintKey>
    PrintKey( APP_S_KEY );
 800d1e8:	2009      	movs	r0, #9
 800d1ea:	f7ff fda5 	bl	800cd38 <PrintKey>
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01010100 ))
    PrintKey( F_NWK_S_INT_KEY );
    PrintKey( S_NWK_S_INT_KEY );
    PrintKey( NWK_S_ENC_KEY );
#else
    PrintKey( NWK_S_KEY );
 800d1ee:	2008      	movs	r0, #8
 800d1f0:	f7ff fda2 	bl	800cd38 <PrintKey>
#endif /* LORAMAC_VERSION */
    PrintIds( ACTIVATION_TYPE_NONE );
 800d1f4:	2000      	movs	r0, #0
 800d1f6:	f7ff fe2d 	bl	800ce54 <PrintIds>

    return SECURE_ELEMENT_SUCCESS;
 800d1fa:	2300      	movs	r3, #0
}
 800d1fc:	4618      	mov	r0, r3
 800d1fe:	bd80      	pop	{r7, pc}

0800d200 <SecureElementPrintSessionKeys>:

SecureElementStatus_t SecureElementPrintSessionKeys( ActivationType_t mode )
{
 800d200:	b580      	push	{r7, lr}
 800d202:	b082      	sub	sp, #8
 800d204:	af00      	add	r7, sp, #0
 800d206:	4603      	mov	r3, r0
 800d208:	71fb      	strb	r3, [r7, #7]
    PrintKey( MC_ROOT_KEY );
 800d20a:	200b      	movs	r0, #11
 800d20c:	f7ff fd94 	bl	800cd38 <PrintKey>
    PrintKey( MC_KE_KEY );
 800d210:	200c      	movs	r0, #12
 800d212:	f7ff fd91 	bl	800cd38 <PrintKey>
    PrintKey( APP_S_KEY );
 800d216:	2009      	movs	r0, #9
 800d218:	f7ff fd8e 	bl	800cd38 <PrintKey>
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01010100 ))
    PrintKey( F_NWK_S_INT_KEY );
    PrintKey( S_NWK_S_INT_KEY );
    PrintKey( NWK_S_ENC_KEY );
#else
    PrintKey( NWK_S_KEY );
 800d21c:	2008      	movs	r0, #8
 800d21e:	f7ff fd8b 	bl	800cd38 <PrintKey>
#endif /* LORAMAC_VERSION */
    PrintKey( DATABLOCK_INT_KEY );
 800d222:	200a      	movs	r0, #10
 800d224:	f7ff fd88 	bl	800cd38 <PrintKey>
    PrintIds( mode );
 800d228:	79fb      	ldrb	r3, [r7, #7]
 800d22a:	4618      	mov	r0, r3
 800d22c:	f7ff fe12 	bl	800ce54 <PrintIds>

    return SECURE_ELEMENT_SUCCESS;
 800d230:	2300      	movs	r3, #0
}
 800d232:	4618      	mov	r0, r3
 800d234:	3708      	adds	r7, #8
 800d236:	46bd      	mov	sp, r7
 800d238:	bd80      	pop	{r7, pc}
	...

0800d23c <SecureElementSetKey>:
    return SECURE_ELEMENT_ERROR_INVALID_KEY_ID;
#endif /* LORAWAN_KMS */
}

SecureElementStatus_t SecureElementSetKey( KeyIdentifier_t keyID, uint8_t *key )
{
 800d23c:	b580      	push	{r7, lr}
 800d23e:	b088      	sub	sp, #32
 800d240:	af00      	add	r7, sp, #0
 800d242:	4603      	mov	r3, r0
 800d244:	6039      	str	r1, [r7, #0]
 800d246:	71fb      	strb	r3, [r7, #7]
    if( key == NULL )
 800d248:	683b      	ldr	r3, [r7, #0]
 800d24a:	2b00      	cmp	r3, #0
 800d24c:	d101      	bne.n	800d252 <SecureElementSetKey+0x16>
    {
        return SECURE_ELEMENT_ERROR_NPE;
 800d24e:	2302      	movs	r3, #2
 800d250:	e04b      	b.n	800d2ea <SecureElementSetKey+0xae>
    }

#if (LORAWAN_KMS == 0)
    for( uint8_t i = 0; i < NUM_OF_KEYS; i++ )
 800d252:	2300      	movs	r3, #0
 800d254:	77fb      	strb	r3, [r7, #31]
 800d256:	e044      	b.n	800d2e2 <SecureElementSetKey+0xa6>
    {
        if( SeNvm->KeyList[i].KeyID == keyID )
 800d258:	4b26      	ldr	r3, [pc, #152]	@ (800d2f4 <SecureElementSetKey+0xb8>)
 800d25a:	6819      	ldr	r1, [r3, #0]
 800d25c:	7ffa      	ldrb	r2, [r7, #31]
 800d25e:	4613      	mov	r3, r2
 800d260:	011b      	lsls	r3, r3, #4
 800d262:	4413      	add	r3, r2
 800d264:	440b      	add	r3, r1
 800d266:	3318      	adds	r3, #24
 800d268:	781b      	ldrb	r3, [r3, #0]
 800d26a:	79fa      	ldrb	r2, [r7, #7]
 800d26c:	429a      	cmp	r2, r3
 800d26e:	d135      	bne.n	800d2dc <SecureElementSetKey+0xa0>
        {
#if ( LORAMAC_MAX_MC_CTX == 1 )
            if( keyID == MC_KEY_0 )
 800d270:	79fb      	ldrb	r3, [r7, #7]
 800d272:	2b0d      	cmp	r3, #13
 800d274:	d122      	bne.n	800d2bc <SecureElementSetKey+0x80>
#else /* LORAMAC_MAX_MC_CTX > 1 */
            if( ( keyID == MC_KEY_0 ) || ( keyID == MC_KEY_1 ) || ( keyID == MC_KEY_2 ) || ( keyID == MC_KEY_3 ) )
#endif /* LORAMAC_MAX_MC_CTX */
            {
                /* Decrypt the key if its a Mckey */
                SecureElementStatus_t retval = SECURE_ELEMENT_ERROR;
 800d276:	2306      	movs	r3, #6
 800d278:	77bb      	strb	r3, [r7, #30]
                uint8_t decryptedKey[SE_KEY_SIZE] = { 0 };
 800d27a:	f107 030c 	add.w	r3, r7, #12
 800d27e:	2200      	movs	r2, #0
 800d280:	601a      	str	r2, [r3, #0]
 800d282:	605a      	str	r2, [r3, #4]
 800d284:	609a      	str	r2, [r3, #8]
 800d286:	60da      	str	r2, [r3, #12]

                retval = SecureElementAesEncrypt( key, SE_KEY_SIZE, MC_KE_KEY, decryptedKey );
 800d288:	f107 030c 	add.w	r3, r7, #12
 800d28c:	220c      	movs	r2, #12
 800d28e:	2110      	movs	r1, #16
 800d290:	6838      	ldr	r0, [r7, #0]
 800d292:	f000 f877 	bl	800d384 <SecureElementAesEncrypt>
 800d296:	4603      	mov	r3, r0
 800d298:	77bb      	strb	r3, [r7, #30]

                memcpy1( SeNvm->KeyList[i].KeyValue, decryptedKey, SE_KEY_SIZE );
 800d29a:	4b16      	ldr	r3, [pc, #88]	@ (800d2f4 <SecureElementSetKey+0xb8>)
 800d29c:	6819      	ldr	r1, [r3, #0]
 800d29e:	7ffa      	ldrb	r2, [r7, #31]
 800d2a0:	4613      	mov	r3, r2
 800d2a2:	011b      	lsls	r3, r3, #4
 800d2a4:	4413      	add	r3, r2
 800d2a6:	3318      	adds	r3, #24
 800d2a8:	440b      	add	r3, r1
 800d2aa:	3301      	adds	r3, #1
 800d2ac:	f107 010c 	add.w	r1, r7, #12
 800d2b0:	2210      	movs	r2, #16
 800d2b2:	4618      	mov	r0, r3
 800d2b4:	f00e f841 	bl	801b33a <memcpy1>
                return retval;
 800d2b8:	7fbb      	ldrb	r3, [r7, #30]
 800d2ba:	e016      	b.n	800d2ea <SecureElementSetKey+0xae>
            }
            else
            {
                memcpy1( SeNvm->KeyList[i].KeyValue, key, SE_KEY_SIZE );
 800d2bc:	4b0d      	ldr	r3, [pc, #52]	@ (800d2f4 <SecureElementSetKey+0xb8>)
 800d2be:	6819      	ldr	r1, [r3, #0]
 800d2c0:	7ffa      	ldrb	r2, [r7, #31]
 800d2c2:	4613      	mov	r3, r2
 800d2c4:	011b      	lsls	r3, r3, #4
 800d2c6:	4413      	add	r3, r2
 800d2c8:	3318      	adds	r3, #24
 800d2ca:	440b      	add	r3, r1
 800d2cc:	3301      	adds	r3, #1
 800d2ce:	2210      	movs	r2, #16
 800d2d0:	6839      	ldr	r1, [r7, #0]
 800d2d2:	4618      	mov	r0, r3
 800d2d4:	f00e f831 	bl	801b33a <memcpy1>
                return SECURE_ELEMENT_SUCCESS;
 800d2d8:	2300      	movs	r3, #0
 800d2da:	e006      	b.n	800d2ea <SecureElementSetKey+0xae>
    for( uint8_t i = 0; i < NUM_OF_KEYS; i++ )
 800d2dc:	7ffb      	ldrb	r3, [r7, #31]
 800d2de:	3301      	adds	r3, #1
 800d2e0:	77fb      	strb	r3, [r7, #31]
 800d2e2:	7ffb      	ldrb	r3, [r7, #31]
 800d2e4:	2b0a      	cmp	r3, #10
 800d2e6:	d9b7      	bls.n	800d258 <SecureElementSetKey+0x1c>
            }
        }
    }

    return SECURE_ELEMENT_ERROR_INVALID_KEY_ID;
 800d2e8:	2303      	movs	r3, #3
    {
        retval = SECURE_ELEMENT_ERROR;
    }
    return retval;
#endif /* LORAWAN_KMS */
}
 800d2ea:	4618      	mov	r0, r3
 800d2ec:	3720      	adds	r7, #32
 800d2ee:	46bd      	mov	sp, r7
 800d2f0:	bd80      	pop	{r7, pc}
 800d2f2:	bf00      	nop
 800d2f4:	20000a0c 	.word	0x20000a0c

0800d2f8 <SecureElementComputeAesCmac>:
#endif /* LORAWAN_KMS */
}

SecureElementStatus_t SecureElementComputeAesCmac( uint8_t *micBxBuffer, uint8_t *buffer, uint32_t size,
                                                   KeyIdentifier_t keyID, uint32_t *cmac )
{
 800d2f8:	b580      	push	{r7, lr}
 800d2fa:	b086      	sub	sp, #24
 800d2fc:	af02      	add	r7, sp, #8
 800d2fe:	60f8      	str	r0, [r7, #12]
 800d300:	60b9      	str	r1, [r7, #8]
 800d302:	607a      	str	r2, [r7, #4]
 800d304:	70fb      	strb	r3, [r7, #3]
    if( keyID >= MC_KE_KEY )
 800d306:	78fb      	ldrb	r3, [r7, #3]
 800d308:	2b0b      	cmp	r3, #11
 800d30a:	d901      	bls.n	800d310 <SecureElementComputeAesCmac+0x18>
    {
        /* Never accept multicast key identifier for cmac computation */
        return SECURE_ELEMENT_ERROR_INVALID_KEY_ID;
 800d30c:	2303      	movs	r3, #3
 800d30e:	e009      	b.n	800d324 <SecureElementComputeAesCmac+0x2c>
    }

    return ComputeCmac( micBxBuffer, buffer, size, keyID, cmac );
 800d310:	78fa      	ldrb	r2, [r7, #3]
 800d312:	69bb      	ldr	r3, [r7, #24]
 800d314:	9300      	str	r3, [sp, #0]
 800d316:	4613      	mov	r3, r2
 800d318:	687a      	ldr	r2, [r7, #4]
 800d31a:	68b9      	ldr	r1, [r7, #8]
 800d31c:	68f8      	ldr	r0, [r7, #12]
 800d31e:	f7ff fe37 	bl	800cf90 <ComputeCmac>
 800d322:	4603      	mov	r3, r0
}
 800d324:	4618      	mov	r0, r3
 800d326:	3710      	adds	r7, #16
 800d328:	46bd      	mov	sp, r7
 800d32a:	bd80      	pop	{r7, pc}

0800d32c <SecureElementVerifyAesCmac>:

SecureElementStatus_t SecureElementVerifyAesCmac( uint8_t *buffer, uint32_t size, uint32_t expectedCmac,
                                                  KeyIdentifier_t keyID )
{
 800d32c:	b580      	push	{r7, lr}
 800d32e:	b088      	sub	sp, #32
 800d330:	af02      	add	r7, sp, #8
 800d332:	60f8      	str	r0, [r7, #12]
 800d334:	60b9      	str	r1, [r7, #8]
 800d336:	607a      	str	r2, [r7, #4]
 800d338:	70fb      	strb	r3, [r7, #3]
    if( buffer == NULL )
 800d33a:	68fb      	ldr	r3, [r7, #12]
 800d33c:	2b00      	cmp	r3, #0
 800d33e:	d101      	bne.n	800d344 <SecureElementVerifyAesCmac+0x18>
    {
        return SECURE_ELEMENT_ERROR_NPE;
 800d340:	2302      	movs	r3, #2
 800d342:	e01b      	b.n	800d37c <SecureElementVerifyAesCmac+0x50>
    }

    SecureElementStatus_t retval   = SECURE_ELEMENT_ERROR;
 800d344:	2306      	movs	r3, #6
 800d346:	75fb      	strb	r3, [r7, #23]
#if (LORAWAN_KMS == 0)
    uint32_t              compCmac = 0;
 800d348:	2300      	movs	r3, #0
 800d34a:	613b      	str	r3, [r7, #16]
    retval                         = ComputeCmac( NULL, buffer, size, keyID, &compCmac );
 800d34c:	78fa      	ldrb	r2, [r7, #3]
 800d34e:	f107 0310 	add.w	r3, r7, #16
 800d352:	9300      	str	r3, [sp, #0]
 800d354:	4613      	mov	r3, r2
 800d356:	68ba      	ldr	r2, [r7, #8]
 800d358:	68f9      	ldr	r1, [r7, #12]
 800d35a:	2000      	movs	r0, #0
 800d35c:	f7ff fe18 	bl	800cf90 <ComputeCmac>
 800d360:	4603      	mov	r3, r0
 800d362:	75fb      	strb	r3, [r7, #23]
    if( retval != SECURE_ELEMENT_SUCCESS )
 800d364:	7dfb      	ldrb	r3, [r7, #23]
 800d366:	2b00      	cmp	r3, #0
 800d368:	d001      	beq.n	800d36e <SecureElementVerifyAesCmac+0x42>
    {
        return retval;
 800d36a:	7dfb      	ldrb	r3, [r7, #23]
 800d36c:	e006      	b.n	800d37c <SecureElementVerifyAesCmac+0x50>
    }

    if( expectedCmac != compCmac )
 800d36e:	693b      	ldr	r3, [r7, #16]
 800d370:	687a      	ldr	r2, [r7, #4]
 800d372:	429a      	cmp	r2, r3
 800d374:	d001      	beq.n	800d37a <SecureElementVerifyAesCmac+0x4e>
    {
        retval = SECURE_ELEMENT_FAIL_CMAC;
 800d376:	2301      	movs	r3, #1
 800d378:	75fb      	strb	r3, [r7, #23]
        retval = SECURE_ELEMENT_ERROR;
    }

#endif /* LORAWAN_KMS */

    return retval;
 800d37a:	7dfb      	ldrb	r3, [r7, #23]
}
 800d37c:	4618      	mov	r0, r3
 800d37e:	3718      	adds	r7, #24
 800d380:	46bd      	mov	sp, r7
 800d382:	bd80      	pop	{r7, pc}

0800d384 <SecureElementAesEncrypt>:

SecureElementStatus_t SecureElementAesEncrypt( uint8_t *buffer, uint32_t size, KeyIdentifier_t keyID,
                                               uint8_t *encBuffer )
{
 800d384:	b580      	push	{r7, lr}
 800d386:	b0c2      	sub	sp, #264	@ 0x108
 800d388:	af00      	add	r7, sp, #0
 800d38a:	60f8      	str	r0, [r7, #12]
 800d38c:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 800d390:	f5a0 7080 	sub.w	r0, r0, #256	@ 0x100
 800d394:	6001      	str	r1, [r0, #0]
 800d396:	4611      	mov	r1, r2
 800d398:	f507 7284 	add.w	r2, r7, #264	@ 0x108
 800d39c:	f5a2 7284 	sub.w	r2, r2, #264	@ 0x108
 800d3a0:	6013      	str	r3, [r2, #0]
 800d3a2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d3a6:	f2a3 1301 	subw	r3, r3, #257	@ 0x101
 800d3aa:	460a      	mov	r2, r1
 800d3ac:	701a      	strb	r2, [r3, #0]
    if( ( buffer == NULL ) || ( encBuffer == NULL ) )
 800d3ae:	68fb      	ldr	r3, [r7, #12]
 800d3b0:	2b00      	cmp	r3, #0
 800d3b2:	d006      	beq.n	800d3c2 <SecureElementAesEncrypt+0x3e>
 800d3b4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d3b8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800d3bc:	681b      	ldr	r3, [r3, #0]
 800d3be:	2b00      	cmp	r3, #0
 800d3c0:	d101      	bne.n	800d3c6 <SecureElementAesEncrypt+0x42>
    {
        return SECURE_ELEMENT_ERROR_NPE;
 800d3c2:	2302      	movs	r3, #2
 800d3c4:	e059      	b.n	800d47a <SecureElementAesEncrypt+0xf6>
    }

    /* Check if the size is divisible by 16 */
    if( ( size % 16 ) != 0 )
 800d3c6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d3ca:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 800d3ce:	681b      	ldr	r3, [r3, #0]
 800d3d0:	f003 030f 	and.w	r3, r3, #15
 800d3d4:	2b00      	cmp	r3, #0
 800d3d6:	d001      	beq.n	800d3dc <SecureElementAesEncrypt+0x58>
    {
        return SECURE_ELEMENT_ERROR_BUF_SIZE;
 800d3d8:	2305      	movs	r3, #5
 800d3da:	e04e      	b.n	800d47a <SecureElementAesEncrypt+0xf6>
    }

#if (LORAWAN_KMS == 0)
    lorawan_aes_context aesContext;
    memset1( aesContext.ksch, '\0', 240 );
 800d3dc:	f107 0314 	add.w	r3, r7, #20
 800d3e0:	22f0      	movs	r2, #240	@ 0xf0
 800d3e2:	2100      	movs	r1, #0
 800d3e4:	4618      	mov	r0, r3
 800d3e6:	f00d ffe3 	bl	801b3b0 <memset1>

    Key_t                *pItem;
    SecureElementStatus_t retval = GetKeyByID( keyID, &pItem );
 800d3ea:	f107 0210 	add.w	r2, r7, #16
 800d3ee:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d3f2:	f2a3 1301 	subw	r3, r3, #257	@ 0x101
 800d3f6:	781b      	ldrb	r3, [r3, #0]
 800d3f8:	4611      	mov	r1, r2
 800d3fa:	4618      	mov	r0, r3
 800d3fc:	f7ff fd98 	bl	800cf30 <GetKeyByID>
 800d400:	4603      	mov	r3, r0
 800d402:	f887 3106 	strb.w	r3, [r7, #262]	@ 0x106

    if( retval == SECURE_ELEMENT_SUCCESS )
 800d406:	f897 3106 	ldrb.w	r3, [r7, #262]	@ 0x106
 800d40a:	2b00      	cmp	r3, #0
 800d40c:	d133      	bne.n	800d476 <SecureElementAesEncrypt+0xf2>
    {
        lorawan_aes_set_key( pItem->KeyValue, SE_KEY_SIZE, &aesContext );
 800d40e:	693b      	ldr	r3, [r7, #16]
 800d410:	3301      	adds	r3, #1
 800d412:	f107 0214 	add.w	r2, r7, #20
 800d416:	2110      	movs	r1, #16
 800d418:	4618      	mov	r0, r3
 800d41a:	f7ff fb65 	bl	800cae8 <lorawan_aes_set_key>

        uint8_t block = 0;
 800d41e:	2300      	movs	r3, #0
 800d420:	f887 3107 	strb.w	r3, [r7, #263]	@ 0x107

        while( size != 0 )
 800d424:	e020      	b.n	800d468 <SecureElementAesEncrypt+0xe4>
        {
            lorawan_aes_encrypt( &buffer[block], &encBuffer[block], &aesContext );
 800d426:	f897 3107 	ldrb.w	r3, [r7, #263]	@ 0x107
 800d42a:	68fa      	ldr	r2, [r7, #12]
 800d42c:	18d0      	adds	r0, r2, r3
 800d42e:	f897 3107 	ldrb.w	r3, [r7, #263]	@ 0x107
 800d432:	f507 7284 	add.w	r2, r7, #264	@ 0x108
 800d436:	f5a2 7284 	sub.w	r2, r2, #264	@ 0x108
 800d43a:	6812      	ldr	r2, [r2, #0]
 800d43c:	4413      	add	r3, r2
 800d43e:	f107 0214 	add.w	r2, r7, #20
 800d442:	4619      	mov	r1, r3
 800d444:	f7ff fc2e 	bl	800cca4 <lorawan_aes_encrypt>
            block = block + 16;
 800d448:	f897 3107 	ldrb.w	r3, [r7, #263]	@ 0x107
 800d44c:	3310      	adds	r3, #16
 800d44e:	f887 3107 	strb.w	r3, [r7, #263]	@ 0x107
            size  = size - 16;
 800d452:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d456:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 800d45a:	f507 7284 	add.w	r2, r7, #264	@ 0x108
 800d45e:	f5a2 7280 	sub.w	r2, r2, #256	@ 0x100
 800d462:	6812      	ldr	r2, [r2, #0]
 800d464:	3a10      	subs	r2, #16
 800d466:	601a      	str	r2, [r3, #0]
        while( size != 0 )
 800d468:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d46c:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 800d470:	681b      	ldr	r3, [r3, #0]
 800d472:	2b00      	cmp	r3, #0
 800d474:	d1d7      	bne.n	800d426 <SecureElementAesEncrypt+0xa2>
    {
        retval = SECURE_ELEMENT_ERROR;
    }
#endif /* LORAWAN_KMS */

    return retval;
 800d476:	f897 3106 	ldrb.w	r3, [r7, #262]	@ 0x106
}
 800d47a:	4618      	mov	r0, r3
 800d47c:	f507 7784 	add.w	r7, r7, #264	@ 0x108
 800d480:	46bd      	mov	sp, r7
 800d482:	bd80      	pop	{r7, pc}

0800d484 <SecureElementDeriveAndStoreKey>:

SecureElementStatus_t SecureElementDeriveAndStoreKey( uint8_t *input, KeyIdentifier_t rootKeyID,
                                                      KeyIdentifier_t targetKeyID )
{
 800d484:	b580      	push	{r7, lr}
 800d486:	b088      	sub	sp, #32
 800d488:	af00      	add	r7, sp, #0
 800d48a:	6078      	str	r0, [r7, #4]
 800d48c:	460b      	mov	r3, r1
 800d48e:	70fb      	strb	r3, [r7, #3]
 800d490:	4613      	mov	r3, r2
 800d492:	70bb      	strb	r3, [r7, #2]
    if( input == NULL )
 800d494:	687b      	ldr	r3, [r7, #4]
 800d496:	2b00      	cmp	r3, #0
 800d498:	d101      	bne.n	800d49e <SecureElementDeriveAndStoreKey+0x1a>
    {
        return SECURE_ELEMENT_ERROR_NPE;
 800d49a:	2302      	movs	r3, #2
 800d49c:	e02d      	b.n	800d4fa <SecureElementDeriveAndStoreKey+0x76>
    }

    SecureElementStatus_t retval  = SECURE_ELEMENT_ERROR;
 800d49e:	2306      	movs	r3, #6
 800d4a0:	77fb      	strb	r3, [r7, #31]

    /* In case of MC_KE_KEY, only McRootKey can be used as root key */
    if( targetKeyID == MC_KE_KEY )
 800d4a2:	78bb      	ldrb	r3, [r7, #2]
 800d4a4:	2b0c      	cmp	r3, #12
 800d4a6:	d104      	bne.n	800d4b2 <SecureElementDeriveAndStoreKey+0x2e>
    {
        if( rootKeyID != MC_ROOT_KEY )
 800d4a8:	78fb      	ldrb	r3, [r7, #3]
 800d4aa:	2b0b      	cmp	r3, #11
 800d4ac:	d001      	beq.n	800d4b2 <SecureElementDeriveAndStoreKey+0x2e>
        {
            return SECURE_ELEMENT_ERROR_INVALID_KEY_ID;
 800d4ae:	2303      	movs	r3, #3
 800d4b0:	e023      	b.n	800d4fa <SecureElementDeriveAndStoreKey+0x76>
        }
    }

#if (LORAWAN_KMS == 0)
    uint8_t key[SE_KEY_SIZE] = { 0 };
 800d4b2:	f107 030c 	add.w	r3, r7, #12
 800d4b6:	2200      	movs	r2, #0
 800d4b8:	601a      	str	r2, [r3, #0]
 800d4ba:	605a      	str	r2, [r3, #4]
 800d4bc:	609a      	str	r2, [r3, #8]
 800d4be:	60da      	str	r2, [r3, #12]
    /* Derive key */
    retval = SecureElementAesEncrypt( input, SE_KEY_SIZE, rootKeyID, key );
 800d4c0:	f107 030c 	add.w	r3, r7, #12
 800d4c4:	78fa      	ldrb	r2, [r7, #3]
 800d4c6:	2110      	movs	r1, #16
 800d4c8:	6878      	ldr	r0, [r7, #4]
 800d4ca:	f7ff ff5b 	bl	800d384 <SecureElementAesEncrypt>
 800d4ce:	4603      	mov	r3, r0
 800d4d0:	77fb      	strb	r3, [r7, #31]
    if( retval != SECURE_ELEMENT_SUCCESS )
 800d4d2:	7ffb      	ldrb	r3, [r7, #31]
 800d4d4:	2b00      	cmp	r3, #0
 800d4d6:	d001      	beq.n	800d4dc <SecureElementDeriveAndStoreKey+0x58>
    {
        return retval;
 800d4d8:	7ffb      	ldrb	r3, [r7, #31]
 800d4da:	e00e      	b.n	800d4fa <SecureElementDeriveAndStoreKey+0x76>
    }

    /* Store key */
    retval = SecureElementSetKey( targetKeyID, key );
 800d4dc:	f107 020c 	add.w	r2, r7, #12
 800d4e0:	78bb      	ldrb	r3, [r7, #2]
 800d4e2:	4611      	mov	r1, r2
 800d4e4:	4618      	mov	r0, r3
 800d4e6:	f7ff fea9 	bl	800d23c <SecureElementSetKey>
 800d4ea:	4603      	mov	r3, r0
 800d4ec:	77fb      	strb	r3, [r7, #31]
    if( retval != SECURE_ELEMENT_SUCCESS )
 800d4ee:	7ffb      	ldrb	r3, [r7, #31]
 800d4f0:	2b00      	cmp	r3, #0
 800d4f2:	d001      	beq.n	800d4f8 <SecureElementDeriveAndStoreKey+0x74>
    {
        return retval;
 800d4f4:	7ffb      	ldrb	r3, [r7, #31]
 800d4f6:	e000      	b.n	800d4fa <SecureElementDeriveAndStoreKey+0x76>
    }

    return SECURE_ELEMENT_SUCCESS;
 800d4f8:	2300      	movs	r3, #0
    {
        retval = SECURE_ELEMENT_ERROR;
    }
    return retval;
#endif /* LORAWAN_KMS */
}
 800d4fa:	4618      	mov	r0, r3
 800d4fc:	3720      	adds	r7, #32
 800d4fe:	46bd      	mov	sp, r7
 800d500:	bd80      	pop	{r7, pc}

0800d502 <SecureElementProcessJoinAccept>:

SecureElementStatus_t SecureElementProcessJoinAccept( JoinReqIdentifier_t joinReqType, uint8_t *joinEui,
                                                      uint16_t devNonce, uint8_t *encJoinAccept,
                                                      uint8_t encJoinAcceptSize, uint8_t *decJoinAccept,
                                                      uint8_t *versionMinor )
{
 800d502:	b580      	push	{r7, lr}
 800d504:	b086      	sub	sp, #24
 800d506:	af00      	add	r7, sp, #0
 800d508:	60b9      	str	r1, [r7, #8]
 800d50a:	607b      	str	r3, [r7, #4]
 800d50c:	4603      	mov	r3, r0
 800d50e:	73fb      	strb	r3, [r7, #15]
 800d510:	4613      	mov	r3, r2
 800d512:	81bb      	strh	r3, [r7, #12]
    if( ( encJoinAccept == NULL ) || ( decJoinAccept == NULL ) || ( versionMinor == NULL ) )
 800d514:	687b      	ldr	r3, [r7, #4]
 800d516:	2b00      	cmp	r3, #0
 800d518:	d005      	beq.n	800d526 <SecureElementProcessJoinAccept+0x24>
 800d51a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d51c:	2b00      	cmp	r3, #0
 800d51e:	d002      	beq.n	800d526 <SecureElementProcessJoinAccept+0x24>
 800d520:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d522:	2b00      	cmp	r3, #0
 800d524:	d101      	bne.n	800d52a <SecureElementProcessJoinAccept+0x28>
    {
        return SECURE_ELEMENT_ERROR_NPE;
 800d526:	2302      	movs	r3, #2
 800d528:	e05c      	b.n	800d5e4 <SecureElementProcessJoinAccept+0xe2>
    }

    /* Check that frame size isn't bigger than a JoinAccept with CFList size */
    if( encJoinAcceptSize > LORAMAC_JOIN_ACCEPT_FRAME_MAX_SIZE )
 800d52a:	f897 3020 	ldrb.w	r3, [r7, #32]
 800d52e:	2b21      	cmp	r3, #33	@ 0x21
 800d530:	d901      	bls.n	800d536 <SecureElementProcessJoinAccept+0x34>
    {
        return SECURE_ELEMENT_ERROR_BUF_SIZE;
 800d532:	2305      	movs	r3, #5
 800d534:	e056      	b.n	800d5e4 <SecureElementProcessJoinAccept+0xe2>
    }

    /* Determine decryption key */
    KeyIdentifier_t encKeyID = NWK_KEY;
 800d536:	2301      	movs	r3, #1
 800d538:	75fb      	strb	r3, [r7, #23]
    {
        encKeyID = J_S_ENC_KEY;
    }
#endif /* LORAMAC_VERSION */

    memcpy1( decJoinAccept, encJoinAccept, encJoinAcceptSize );
 800d53a:	f897 3020 	ldrb.w	r3, [r7, #32]
 800d53e:	b29b      	uxth	r3, r3
 800d540:	461a      	mov	r2, r3
 800d542:	6879      	ldr	r1, [r7, #4]
 800d544:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800d546:	f00d fef8 	bl	801b33a <memcpy1>

    /* Decrypt JoinAccept, skip MHDR */
    if( SecureElementAesEncrypt( encJoinAccept + LORAMAC_MHDR_FIELD_SIZE, encJoinAcceptSize - LORAMAC_MHDR_FIELD_SIZE,
 800d54a:	687b      	ldr	r3, [r7, #4]
 800d54c:	1c58      	adds	r0, r3, #1
 800d54e:	f897 3020 	ldrb.w	r3, [r7, #32]
 800d552:	3b01      	subs	r3, #1
 800d554:	4619      	mov	r1, r3
 800d556:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d558:	3301      	adds	r3, #1
 800d55a:	7dfa      	ldrb	r2, [r7, #23]
 800d55c:	f7ff ff12 	bl	800d384 <SecureElementAesEncrypt>
 800d560:	4603      	mov	r3, r0
 800d562:	2b00      	cmp	r3, #0
 800d564:	d001      	beq.n	800d56a <SecureElementProcessJoinAccept+0x68>
                                 encKeyID, decJoinAccept + LORAMAC_MHDR_FIELD_SIZE ) != SECURE_ELEMENT_SUCCESS )
    {
        return SECURE_ELEMENT_FAIL_ENCRYPT;
 800d566:	2307      	movs	r3, #7
 800d568:	e03c      	b.n	800d5e4 <SecureElementProcessJoinAccept+0xe2>
    }

    *versionMinor = ( ( decJoinAccept[11] & 0x80 ) == 0x80 ) ? 1 : 0;
 800d56a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d56c:	330b      	adds	r3, #11
 800d56e:	781b      	ldrb	r3, [r3, #0]
 800d570:	09db      	lsrs	r3, r3, #7
 800d572:	b2da      	uxtb	r2, r3
 800d574:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d576:	701a      	strb	r2, [r3, #0]

    uint32_t mic = GET_UINT32_LE( decJoinAccept, encJoinAcceptSize - LORAMAC_MIC_FIELD_SIZE );
 800d578:	f897 3020 	ldrb.w	r3, [r7, #32]
 800d57c:	3b04      	subs	r3, #4
 800d57e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800d580:	4413      	add	r3, r2
 800d582:	781b      	ldrb	r3, [r3, #0]
 800d584:	4619      	mov	r1, r3
 800d586:	f897 3020 	ldrb.w	r3, [r7, #32]
 800d58a:	3b03      	subs	r3, #3
 800d58c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800d58e:	4413      	add	r3, r2
 800d590:	781b      	ldrb	r3, [r3, #0]
 800d592:	021b      	lsls	r3, r3, #8
 800d594:	ea41 0203 	orr.w	r2, r1, r3
 800d598:	f897 3020 	ldrb.w	r3, [r7, #32]
 800d59c:	3b02      	subs	r3, #2
 800d59e:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800d5a0:	440b      	add	r3, r1
 800d5a2:	781b      	ldrb	r3, [r3, #0]
 800d5a4:	041b      	lsls	r3, r3, #16
 800d5a6:	431a      	orrs	r2, r3
 800d5a8:	f897 3020 	ldrb.w	r3, [r7, #32]
 800d5ac:	3b01      	subs	r3, #1
 800d5ae:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800d5b0:	440b      	add	r3, r1
 800d5b2:	781b      	ldrb	r3, [r3, #0]
 800d5b4:	061b      	lsls	r3, r3, #24
 800d5b6:	4313      	orrs	r3, r2
 800d5b8:	613b      	str	r3, [r7, #16]
     *        - LoRaWAN 1.0.x : micHeader = [MHDR(1)]
     *        - LoRaWAN 1.1.x : micHeader = [JoinReqType(1), JoinEUI(8), DevNonce(2), MHDR(1)]
     */

    /* Verify mic */
    if( *versionMinor == 0 )
 800d5ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d5bc:	781b      	ldrb	r3, [r3, #0]
 800d5be:	2b00      	cmp	r3, #0
 800d5c0:	d10d      	bne.n	800d5de <SecureElementProcessJoinAccept+0xdc>
    {
        /* For LoRaWAN 1.0.x
         *   cmac = aes128_cmac(NwkKey, MHDR |  JoinNonce | NetID | DevAddr | DLSettings | RxDelay | CFList |
         *   CFListType)
         */
        if( SecureElementVerifyAesCmac( decJoinAccept, ( encJoinAcceptSize - LORAMAC_MIC_FIELD_SIZE ), mic, NWK_KEY ) !=
 800d5c2:	f897 3020 	ldrb.w	r3, [r7, #32]
 800d5c6:	3b04      	subs	r3, #4
 800d5c8:	4619      	mov	r1, r3
 800d5ca:	2301      	movs	r3, #1
 800d5cc:	693a      	ldr	r2, [r7, #16]
 800d5ce:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800d5d0:	f7ff feac 	bl	800d32c <SecureElementVerifyAesCmac>
 800d5d4:	4603      	mov	r3, r0
 800d5d6:	2b00      	cmp	r3, #0
 800d5d8:	d003      	beq.n	800d5e2 <SecureElementProcessJoinAccept+0xe0>
            SECURE_ELEMENT_SUCCESS )
        {
            return SECURE_ELEMENT_FAIL_CMAC;
 800d5da:	2301      	movs	r3, #1
 800d5dc:	e002      	b.n	800d5e4 <SecureElementProcessJoinAccept+0xe2>
        }
    }
#endif /* LORAMAC_VERSION */
    else
    {
        return SECURE_ELEMENT_ERROR_INVALID_LORAWAM_SPEC_VERSION;
 800d5de:	2304      	movs	r3, #4
 800d5e0:	e000      	b.n	800d5e4 <SecureElementProcessJoinAccept+0xe2>
    }

    return SECURE_ELEMENT_SUCCESS;
 800d5e2:	2300      	movs	r3, #0
}
 800d5e4:	4618      	mov	r0, r3
 800d5e6:	3718      	adds	r7, #24
 800d5e8:	46bd      	mov	sp, r7
 800d5ea:	bd80      	pop	{r7, pc}

0800d5ec <SecureElementSetDevEui>:
    return SECURE_ELEMENT_SUCCESS;
}
#endif /* LORAMAC_VERSION */

SecureElementStatus_t SecureElementSetDevEui( uint8_t *devEui )
{
 800d5ec:	b580      	push	{r7, lr}
 800d5ee:	b082      	sub	sp, #8
 800d5f0:	af00      	add	r7, sp, #0
 800d5f2:	6078      	str	r0, [r7, #4]
    if( devEui == NULL )
 800d5f4:	687b      	ldr	r3, [r7, #4]
 800d5f6:	2b00      	cmp	r3, #0
 800d5f8:	d101      	bne.n	800d5fe <SecureElementSetDevEui+0x12>
    {
        return SECURE_ELEMENT_ERROR_NPE;
 800d5fa:	2302      	movs	r3, #2
 800d5fc:	e007      	b.n	800d60e <SecureElementSetDevEui+0x22>
    }

#if (LORAWAN_KMS == 0)
    memcpy1( SeNvm->SeNvmDevJoinKey.DevEui, devEui, SE_EUI_SIZE );
 800d5fe:	4b06      	ldr	r3, [pc, #24]	@ (800d618 <SecureElementSetDevEui+0x2c>)
 800d600:	681b      	ldr	r3, [r3, #0]
 800d602:	2208      	movs	r2, #8
 800d604:	6879      	ldr	r1, [r7, #4]
 800d606:	4618      	mov	r0, r3
 800d608:	f00d fe97 	bl	801b33a <memcpy1>
    return SECURE_ELEMENT_SUCCESS;
 800d60c:	2300      	movs	r3, #0
        memcpy1( KMSKeyBlob.DevEui, devEui, SE_EUI_SIZE );
        status = SecureElementSetID( &KMSKeyBlob );
    }
    return status;
#endif /* LORAWAN_KMS */
}
 800d60e:	4618      	mov	r0, r3
 800d610:	3708      	adds	r7, #8
 800d612:	46bd      	mov	sp, r7
 800d614:	bd80      	pop	{r7, pc}
 800d616:	bf00      	nop
 800d618:	20000a0c 	.word	0x20000a0c

0800d61c <SecureElementGetDevEui>:

SecureElementStatus_t SecureElementGetDevEui( uint8_t *devEui )
{
 800d61c:	b580      	push	{r7, lr}
 800d61e:	b082      	sub	sp, #8
 800d620:	af00      	add	r7, sp, #0
 800d622:	6078      	str	r0, [r7, #4]
    if( devEui == NULL )
 800d624:	687b      	ldr	r3, [r7, #4]
 800d626:	2b00      	cmp	r3, #0
 800d628:	d101      	bne.n	800d62e <SecureElementGetDevEui+0x12>
    {
        return SECURE_ELEMENT_ERROR_NPE;
 800d62a:	2302      	movs	r3, #2
 800d62c:	e007      	b.n	800d63e <SecureElementGetDevEui+0x22>
    }

#if (LORAWAN_KMS == 0)
    memcpy1( devEui, SeNvm->SeNvmDevJoinKey.DevEui, SE_EUI_SIZE );
 800d62e:	4b06      	ldr	r3, [pc, #24]	@ (800d648 <SecureElementGetDevEui+0x2c>)
 800d630:	681b      	ldr	r3, [r3, #0]
 800d632:	2208      	movs	r2, #8
 800d634:	4619      	mov	r1, r3
 800d636:	6878      	ldr	r0, [r7, #4]
 800d638:	f00d fe7f 	bl	801b33a <memcpy1>
    return SECURE_ELEMENT_SUCCESS;
 800d63c:	2300      	movs	r3, #0
        /* get DevEui field in KMSKeyBlob handle */
        memcpy1( devEui, KMSKeyBlob.DevEui, SE_EUI_SIZE );
    }
    return status;
#endif /* LORAWAN_KMS */
}
 800d63e:	4618      	mov	r0, r3
 800d640:	3708      	adds	r7, #8
 800d642:	46bd      	mov	sp, r7
 800d644:	bd80      	pop	{r7, pc}
 800d646:	bf00      	nop
 800d648:	20000a0c 	.word	0x20000a0c

0800d64c <SecureElementSetJoinEui>:

SecureElementStatus_t SecureElementSetJoinEui( uint8_t *joinEui )
{
 800d64c:	b580      	push	{r7, lr}
 800d64e:	b082      	sub	sp, #8
 800d650:	af00      	add	r7, sp, #0
 800d652:	6078      	str	r0, [r7, #4]
    if( joinEui == NULL )
 800d654:	687b      	ldr	r3, [r7, #4]
 800d656:	2b00      	cmp	r3, #0
 800d658:	d101      	bne.n	800d65e <SecureElementSetJoinEui+0x12>
    {
        return SECURE_ELEMENT_ERROR_NPE;
 800d65a:	2302      	movs	r3, #2
 800d65c:	e008      	b.n	800d670 <SecureElementSetJoinEui+0x24>
    }

#if (LORAWAN_KMS == 0)
    memcpy1( SeNvm->SeNvmDevJoinKey.JoinEui, joinEui, SE_EUI_SIZE );
 800d65e:	4b06      	ldr	r3, [pc, #24]	@ (800d678 <SecureElementSetJoinEui+0x2c>)
 800d660:	681b      	ldr	r3, [r3, #0]
 800d662:	3308      	adds	r3, #8
 800d664:	2208      	movs	r2, #8
 800d666:	6879      	ldr	r1, [r7, #4]
 800d668:	4618      	mov	r0, r3
 800d66a:	f00d fe66 	bl	801b33a <memcpy1>
    return SECURE_ELEMENT_SUCCESS;
 800d66e:	2300      	movs	r3, #0
        memcpy1( KMSKeyBlob.JoinEui, joinEui, SE_EUI_SIZE );
        status = SecureElementSetID( &KMSKeyBlob );
    }
    return status;
#endif /* LORAWAN_KMS */
}
 800d670:	4618      	mov	r0, r3
 800d672:	3708      	adds	r7, #8
 800d674:	46bd      	mov	sp, r7
 800d676:	bd80      	pop	{r7, pc}
 800d678:	20000a0c 	.word	0x20000a0c

0800d67c <SecureElementGetJoinEui>:

SecureElementStatus_t SecureElementGetJoinEui( uint8_t *joinEui )
{
 800d67c:	b580      	push	{r7, lr}
 800d67e:	b082      	sub	sp, #8
 800d680:	af00      	add	r7, sp, #0
 800d682:	6078      	str	r0, [r7, #4]
    if( joinEui == NULL )
 800d684:	687b      	ldr	r3, [r7, #4]
 800d686:	2b00      	cmp	r3, #0
 800d688:	d101      	bne.n	800d68e <SecureElementGetJoinEui+0x12>
    {
        return SECURE_ELEMENT_ERROR_NPE;
 800d68a:	2302      	movs	r3, #2
 800d68c:	e008      	b.n	800d6a0 <SecureElementGetJoinEui+0x24>
    }

#if (LORAWAN_KMS == 0)
    memcpy1( joinEui, SeNvm->SeNvmDevJoinKey.JoinEui, SE_EUI_SIZE );
 800d68e:	4b06      	ldr	r3, [pc, #24]	@ (800d6a8 <SecureElementGetJoinEui+0x2c>)
 800d690:	681b      	ldr	r3, [r3, #0]
 800d692:	3308      	adds	r3, #8
 800d694:	2208      	movs	r2, #8
 800d696:	4619      	mov	r1, r3
 800d698:	6878      	ldr	r0, [r7, #4]
 800d69a:	f00d fe4e 	bl	801b33a <memcpy1>
    return SECURE_ELEMENT_SUCCESS;
 800d69e:	2300      	movs	r3, #0
        /* get JoinEui field from KMSKeyBlob handle */
        memcpy1( joinEui, KMSKeyBlob.JoinEui, SE_EUI_SIZE );
    }
    return status;
#endif /* LORAWAN_KMS */
}
 800d6a0:	4618      	mov	r0, r3
 800d6a2:	3708      	adds	r7, #8
 800d6a4:	46bd      	mov	sp, r7
 800d6a6:	bd80      	pop	{r7, pc}
 800d6a8:	20000a0c 	.word	0x20000a0c

0800d6ac <SecureElementSetDevAddr>:

SecureElementStatus_t SecureElementSetDevAddr( ActivationType_t mode, uint32_t devAddr )
{
 800d6ac:	b480      	push	{r7}
 800d6ae:	b083      	sub	sp, #12
 800d6b0:	af00      	add	r7, sp, #0
 800d6b2:	4603      	mov	r3, r0
 800d6b4:	6039      	str	r1, [r7, #0]
 800d6b6:	71fb      	strb	r3, [r7, #7]
#if (LORAWAN_KMS == 0)
    if( mode == ACTIVATION_TYPE_OTAA )
 800d6b8:	79fb      	ldrb	r3, [r7, #7]
 800d6ba:	2b02      	cmp	r3, #2
 800d6bc:	d104      	bne.n	800d6c8 <SecureElementSetDevAddr+0x1c>
    {
        SeNvm->SeNvmDevJoinKey.DevAddrOTAA = devAddr;
 800d6be:	4b07      	ldr	r3, [pc, #28]	@ (800d6dc <SecureElementSetDevAddr+0x30>)
 800d6c0:	681b      	ldr	r3, [r3, #0]
 800d6c2:	683a      	ldr	r2, [r7, #0]
 800d6c4:	611a      	str	r2, [r3, #16]
 800d6c6:	e003      	b.n	800d6d0 <SecureElementSetDevAddr+0x24>
    }
    else
    {
        SeNvm->SeNvmDevJoinKey.DevAddrABP = devAddr;
 800d6c8:	4b04      	ldr	r3, [pc, #16]	@ (800d6dc <SecureElementSetDevAddr+0x30>)
 800d6ca:	681b      	ldr	r3, [r3, #0]
 800d6cc:	683a      	ldr	r2, [r7, #0]
 800d6ce:	615a      	str	r2, [r3, #20]
    }

    return SECURE_ELEMENT_SUCCESS;
 800d6d0:	2300      	movs	r3, #0
        }
    }

    return status;
#endif /* LORAWAN_KMS */
}
 800d6d2:	4618      	mov	r0, r3
 800d6d4:	370c      	adds	r7, #12
 800d6d6:	46bd      	mov	sp, r7
 800d6d8:	bc80      	pop	{r7}
 800d6da:	4770      	bx	lr
 800d6dc:	20000a0c 	.word	0x20000a0c

0800d6e0 <SecureElementGetDevAddr>:

SecureElementStatus_t SecureElementGetDevAddr( ActivationType_t mode, uint32_t *devAddr )
{
 800d6e0:	b480      	push	{r7}
 800d6e2:	b083      	sub	sp, #12
 800d6e4:	af00      	add	r7, sp, #0
 800d6e6:	4603      	mov	r3, r0
 800d6e8:	6039      	str	r1, [r7, #0]
 800d6ea:	71fb      	strb	r3, [r7, #7]
    if( devAddr == NULL )
 800d6ec:	683b      	ldr	r3, [r7, #0]
 800d6ee:	2b00      	cmp	r3, #0
 800d6f0:	d101      	bne.n	800d6f6 <SecureElementGetDevAddr+0x16>
    {
        return SECURE_ELEMENT_ERROR_NPE;
 800d6f2:	2302      	movs	r3, #2
 800d6f4:	e00e      	b.n	800d714 <SecureElementGetDevAddr+0x34>
    }
#if (LORAWAN_KMS == 0)
    /* Recover DevAddrABP or DevAddrOTAA depending on mode */
    if( mode == ACTIVATION_TYPE_OTAA )
 800d6f6:	79fb      	ldrb	r3, [r7, #7]
 800d6f8:	2b02      	cmp	r3, #2
 800d6fa:	d105      	bne.n	800d708 <SecureElementGetDevAddr+0x28>
    {
        *devAddr = SeNvm->SeNvmDevJoinKey.DevAddrOTAA;
 800d6fc:	4b08      	ldr	r3, [pc, #32]	@ (800d720 <SecureElementGetDevAddr+0x40>)
 800d6fe:	681b      	ldr	r3, [r3, #0]
 800d700:	691a      	ldr	r2, [r3, #16]
 800d702:	683b      	ldr	r3, [r7, #0]
 800d704:	601a      	str	r2, [r3, #0]
 800d706:	e004      	b.n	800d712 <SecureElementGetDevAddr+0x32>
    }
    else
    {
        *devAddr = SeNvm->SeNvmDevJoinKey.DevAddrABP;
 800d708:	4b05      	ldr	r3, [pc, #20]	@ (800d720 <SecureElementGetDevAddr+0x40>)
 800d70a:	681b      	ldr	r3, [r3, #0]
 800d70c:	695a      	ldr	r2, [r3, #20]
 800d70e:	683b      	ldr	r3, [r7, #0]
 800d710:	601a      	str	r2, [r3, #0]
    }
    return SECURE_ELEMENT_SUCCESS;
 800d712:	2300      	movs	r3, #0
        }
    }

    return status;
#endif /* LORAWAN_KMS */
}
 800d714:	4618      	mov	r0, r3
 800d716:	370c      	adds	r7, #12
 800d718:	46bd      	mov	sp, r7
 800d71a:	bc80      	pop	{r7}
 800d71c:	4770      	bx	lr
 800d71e:	bf00      	nop
 800d720:	20000a0c 	.word	0x20000a0c

0800d724 <LmHandlerInit>:
static void LmHandlerOnPingSlotPeriodicityChanged( uint8_t pingSlotPeriodicity );
#endif /* LORAMAC_VERSION */

/* Exported functions ---------------------------------------------------------*/
LmHandlerErrorStatus_t LmHandlerInit( LmHandlerCallbacks_t *handlerCallbacks, uint32_t fwVersion )
{
 800d724:	b580      	push	{r7, lr}
 800d726:	b082      	sub	sp, #8
 800d728:	af00      	add	r7, sp, #0
 800d72a:	6078      	str	r0, [r7, #4]
 800d72c:	6039      	str	r1, [r7, #0]
    LmHandlerCallbacks = handlerCallbacks;
 800d72e:	4a29      	ldr	r2, [pc, #164]	@ (800d7d4 <LmHandlerInit+0xb0>)
 800d730:	687b      	ldr	r3, [r7, #4]
 800d732:	6013      	str	r3, [r2, #0]

    LoRaMacPrimitives.MacMcpsConfirm = McpsConfirm;
 800d734:	4b28      	ldr	r3, [pc, #160]	@ (800d7d8 <LmHandlerInit+0xb4>)
 800d736:	4a29      	ldr	r2, [pc, #164]	@ (800d7dc <LmHandlerInit+0xb8>)
 800d738:	601a      	str	r2, [r3, #0]
    LoRaMacPrimitives.MacMcpsIndication = McpsIndication;
 800d73a:	4b27      	ldr	r3, [pc, #156]	@ (800d7d8 <LmHandlerInit+0xb4>)
 800d73c:	4a28      	ldr	r2, [pc, #160]	@ (800d7e0 <LmHandlerInit+0xbc>)
 800d73e:	605a      	str	r2, [r3, #4]
    LoRaMacPrimitives.MacMlmeConfirm = MlmeConfirm;
 800d740:	4b25      	ldr	r3, [pc, #148]	@ (800d7d8 <LmHandlerInit+0xb4>)
 800d742:	4a28      	ldr	r2, [pc, #160]	@ (800d7e4 <LmHandlerInit+0xc0>)
 800d744:	609a      	str	r2, [r3, #8]
    LoRaMacPrimitives.MacMlmeIndication = MlmeIndication;
 800d746:	4b24      	ldr	r3, [pc, #144]	@ (800d7d8 <LmHandlerInit+0xb4>)
 800d748:	4a27      	ldr	r2, [pc, #156]	@ (800d7e8 <LmHandlerInit+0xc4>)
 800d74a:	60da      	str	r2, [r3, #12]
    LoRaMacCallbacks.GetBatteryLevel = LmHandlerCallbacks->GetBatteryLevel;
 800d74c:	4b21      	ldr	r3, [pc, #132]	@ (800d7d4 <LmHandlerInit+0xb0>)
 800d74e:	681b      	ldr	r3, [r3, #0]
 800d750:	681b      	ldr	r3, [r3, #0]
 800d752:	4a26      	ldr	r2, [pc, #152]	@ (800d7ec <LmHandlerInit+0xc8>)
 800d754:	6013      	str	r3, [r2, #0]
    LoRaMacCallbacks.GetTemperatureLevel = LmHandlerCallbacks->GetTemperature;
 800d756:	4b1f      	ldr	r3, [pc, #124]	@ (800d7d4 <LmHandlerInit+0xb0>)
 800d758:	681b      	ldr	r3, [r3, #0]
 800d75a:	685b      	ldr	r3, [r3, #4]
 800d75c:	4a23      	ldr	r2, [pc, #140]	@ (800d7ec <LmHandlerInit+0xc8>)
 800d75e:	6053      	str	r3, [r2, #4]
    LoRaMacCallbacks.GetUniqueId = LmHandlerCallbacks->GetUniqueId;
 800d760:	4b1c      	ldr	r3, [pc, #112]	@ (800d7d4 <LmHandlerInit+0xb0>)
 800d762:	681b      	ldr	r3, [r3, #0]
 800d764:	689b      	ldr	r3, [r3, #8]
 800d766:	4a21      	ldr	r2, [pc, #132]	@ (800d7ec <LmHandlerInit+0xc8>)
 800d768:	6093      	str	r3, [r2, #8]
    LoRaMacCallbacks.GetDevAddress = LmHandlerCallbacks->GetDevAddr;
 800d76a:	4b1a      	ldr	r3, [pc, #104]	@ (800d7d4 <LmHandlerInit+0xb0>)
 800d76c:	681b      	ldr	r3, [r3, #0]
 800d76e:	68db      	ldr	r3, [r3, #12]
 800d770:	4a1e      	ldr	r2, [pc, #120]	@ (800d7ec <LmHandlerInit+0xc8>)
 800d772:	60d3      	str	r3, [r2, #12]
    LoRaMacCallbacks.NvmDataChange  = NvmDataMgmtEvent;
 800d774:	4b1d      	ldr	r3, [pc, #116]	@ (800d7ec <LmHandlerInit+0xc8>)
 800d776:	4a1e      	ldr	r2, [pc, #120]	@ (800d7f0 <LmHandlerInit+0xcc>)
 800d778:	611a      	str	r2, [r3, #16]
    LoRaMacCallbacks.MacProcessNotify = LmHandlerCallbacks->OnMacProcess;
 800d77a:	4b16      	ldr	r3, [pc, #88]	@ (800d7d4 <LmHandlerInit+0xb0>)
 800d77c:	681b      	ldr	r3, [r3, #0]
 800d77e:	699b      	ldr	r3, [r3, #24]
 800d780:	4a1a      	ldr	r2, [pc, #104]	@ (800d7ec <LmHandlerInit+0xc8>)
 800d782:	6153      	str	r3, [r2, #20]

#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    LmhpComplianceParams.FwVersion.Value = fwVersion;
 800d784:	683b      	ldr	r3, [r7, #0]
 800d786:	4a1b      	ldr	r2, [pc, #108]	@ (800d7f4 <LmHandlerInit+0xd0>)
 800d788:	6013      	str	r3, [r2, #0]
    LmhpComplianceParams.OnTxPeriodicityChanged = LmHandlerCallbacks->OnTxPeriodicityChanged;
 800d78a:	4b12      	ldr	r3, [pc, #72]	@ (800d7d4 <LmHandlerInit+0xb0>)
 800d78c:	681b      	ldr	r3, [r3, #0]
 800d78e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d790:	4a18      	ldr	r2, [pc, #96]	@ (800d7f4 <LmHandlerInit+0xd0>)
 800d792:	6053      	str	r3, [r2, #4]
    LmhpComplianceParams.OnTxFrameCtrlChanged = LmHandlerOnTxFrameCtrlChanged;
 800d794:	4b17      	ldr	r3, [pc, #92]	@ (800d7f4 <LmHandlerInit+0xd0>)
 800d796:	4a18      	ldr	r2, [pc, #96]	@ (800d7f8 <LmHandlerInit+0xd4>)
 800d798:	609a      	str	r2, [r3, #8]
    LmhpComplianceParams.OnPingSlotPeriodicityChanged = LmHandlerOnPingSlotPeriodicityChanged;
 800d79a:	4b16      	ldr	r3, [pc, #88]	@ (800d7f4 <LmHandlerInit+0xd0>)
 800d79c:	4a17      	ldr	r2, [pc, #92]	@ (800d7fc <LmHandlerInit+0xd8>)
 800d79e:	60da      	str	r2, [r3, #12]
#endif /* LORAMAC_VERSION */

    /*The LoRa-Alliance Compliance protocol package should always be initialized and activated.*/
    if( LmHandlerPackageRegister( PACKAGE_ID_COMPLIANCE, &LmhpComplianceParams ) != LORAMAC_HANDLER_SUCCESS )
 800d7a0:	4914      	ldr	r1, [pc, #80]	@ (800d7f4 <LmHandlerInit+0xd0>)
 800d7a2:	2000      	movs	r0, #0
 800d7a4:	f000 fdc0 	bl	800e328 <LmHandlerPackageRegister>
 800d7a8:	4603      	mov	r3, r0
 800d7aa:	2b00      	cmp	r3, #0
 800d7ac:	d002      	beq.n	800d7b4 <LmHandlerInit+0x90>
    {
        return LORAMAC_HANDLER_ERROR;
 800d7ae:	f04f 33ff 	mov.w	r3, #4294967295
 800d7b2:	e00a      	b.n	800d7ca <LmHandlerInit+0xa6>
    }

    if( LmhpPackagesRegistrationInit( ( Version_t * )&fwVersion ) != LORAMAC_HANDLER_SUCCESS )
 800d7b4:	463b      	mov	r3, r7
 800d7b6:	4618      	mov	r0, r3
 800d7b8:	f001 fd36 	bl	800f228 <LmhpPackagesRegistrationInit>
 800d7bc:	4603      	mov	r3, r0
 800d7be:	2b00      	cmp	r3, #0
 800d7c0:	d002      	beq.n	800d7c8 <LmHandlerInit+0xa4>
    {
        return LORAMAC_HANDLER_ERROR;
 800d7c2:	f04f 33ff 	mov.w	r3, #4294967295
 800d7c6:	e000      	b.n	800d7ca <LmHandlerInit+0xa6>
    }

    return LORAMAC_HANDLER_SUCCESS;
 800d7c8:	2300      	movs	r3, #0
}
 800d7ca:	4618      	mov	r0, r3
 800d7cc:	3708      	adds	r7, #8
 800d7ce:	46bd      	mov	sp, r7
 800d7d0:	bd80      	pop	{r7, pc}
 800d7d2:	bf00      	nop
 800d7d4:	20000a64 	.word	0x20000a64
 800d7d8:	20000a68 	.word	0x20000a68
 800d7dc:	0800e001 	.word	0x0800e001
 800d7e0:	0800e075 	.word	0x0800e075
 800d7e4:	0800e145 	.word	0x0800e145
 800d7e8:	0800e295 	.word	0x0800e295
 800d7ec:	20000a78 	.word	0x20000a78
 800d7f0:	0800e7d5 	.word	0x0800e7d5
 800d7f4:	20000a28 	.word	0x20000a28
 800d7f8:	0800e5e9 	.word	0x0800e5e9
 800d7fc:	0800e621 	.word	0x0800e621

0800d800 <LmHandlerConfigure>:
        return LORAMAC_HANDLER_BUSY_ERROR;
    }
}

LmHandlerErrorStatus_t LmHandlerConfigure( LmHandlerParams_t *handlerParams )
{
 800d800:	b580      	push	{r7, lr}
 800d802:	b092      	sub	sp, #72	@ 0x48
 800d804:	af00      	add	r7, sp, #0
 800d806:	6078      	str	r0, [r7, #4]
    MibRequestConfirm_t mibReq;
    LoraInfo_t *loraInfo;

    memcpy1( ( void * )&LmHandlerParams, ( const void * )handlerParams, sizeof( LmHandlerParams_t ) );
 800d808:	2218      	movs	r2, #24
 800d80a:	6879      	ldr	r1, [r7, #4]
 800d80c:	488a      	ldr	r0, [pc, #552]	@ (800da38 <LmHandlerConfigure+0x238>)
 800d80e:	f00d fd94 	bl	801b33a <memcpy1>

#if ( LORAMAC_CLASSB_ENABLED == 1 )
    IsClassBSwitchPending = false;
#endif /* LORAMAC_CLASSB_ENABLED == 1 */
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    IsUplinkTxPending = false;
 800d812:	4b8a      	ldr	r3, [pc, #552]	@ (800da3c <LmHandlerConfigure+0x23c>)
 800d814:	2200      	movs	r2, #0
 800d816:	701a      	strb	r2, [r3, #0]
#endif /* LORAMAC_VERSION */

    loraInfo = LoraInfo_GetPtr();
 800d818:	f7fe f9ba 	bl	800bb90 <LoraInfo_GetPtr>
 800d81c:	6478      	str	r0, [r7, #68]	@ 0x44

    if( 0U == ( ( 1 << ( LmHandlerParams.ActiveRegion ) ) & ( loraInfo->Region ) ) )
 800d81e:	4b86      	ldr	r3, [pc, #536]	@ (800da38 <LmHandlerConfigure+0x238>)
 800d820:	781b      	ldrb	r3, [r3, #0]
 800d822:	461a      	mov	r2, r3
 800d824:	2301      	movs	r3, #1
 800d826:	4093      	lsls	r3, r2
 800d828:	461a      	mov	r2, r3
 800d82a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d82c:	685b      	ldr	r3, [r3, #4]
 800d82e:	4013      	ands	r3, r2
 800d830:	2b00      	cmp	r3, #0
 800d832:	d107      	bne.n	800d844 <LmHandlerConfigure+0x44>
    {
        MW_LOG( TS_ON, VLEVEL_ALWAYS, "error: Region is not defined in the MW: set lorawan_conf.h accordingly\r\n" );
 800d834:	4b82      	ldr	r3, [pc, #520]	@ (800da40 <LmHandlerConfigure+0x240>)
 800d836:	2201      	movs	r2, #1
 800d838:	2100      	movs	r1, #0
 800d83a:	2000      	movs	r0, #0
 800d83c:	f012 f8da 	bl	801f9f4 <UTIL_ADV_TRACE_COND_FSend>
        while( 1 ) {} /* error: Region is not defined in the MW */
 800d840:	bf00      	nop
 800d842:	e7fd      	b.n	800d840 <LmHandlerConfigure+0x40>
    }

    if( LoRaMacInitialization( &LoRaMacPrimitives, &LoRaMacCallbacks, LmHandlerParams.ActiveRegion ) != LORAMAC_STATUS_OK )
 800d844:	4b7c      	ldr	r3, [pc, #496]	@ (800da38 <LmHandlerConfigure+0x238>)
 800d846:	781b      	ldrb	r3, [r3, #0]
 800d848:	461a      	mov	r2, r3
 800d84a:	497e      	ldr	r1, [pc, #504]	@ (800da44 <LmHandlerConfigure+0x244>)
 800d84c:	487e      	ldr	r0, [pc, #504]	@ (800da48 <LmHandlerConfigure+0x248>)
 800d84e:	f005 f80d 	bl	801286c <LoRaMacInitialization>
 800d852:	4603      	mov	r3, r0
 800d854:	2b00      	cmp	r3, #0
 800d856:	d002      	beq.n	800d85e <LmHandlerConfigure+0x5e>
    {
        return LORAMAC_HANDLER_ERROR;
 800d858:	f04f 33ff 	mov.w	r3, #4294967295
 800d85c:	e0e8      	b.n	800da30 <LmHandlerConfigure+0x230>
    }

#if (defined( CONTEXT_MANAGEMENT_ENABLED ) && ( CONTEXT_MANAGEMENT_ENABLED == 1 ))
    /* Try the restore context from the Backup RAM structure if data retention is available */
    mibReq.Type = MIB_NVM_CTXS;
 800d85e:	2327      	movs	r3, #39	@ 0x27
 800d860:	763b      	strb	r3, [r7, #24]
    if( LoRaMacMibSetRequestConfirm( &mibReq ) == LORAMAC_STATUS_OK )
 800d862:	f107 0318 	add.w	r3, r7, #24
 800d866:	4618      	mov	r0, r3
 800d868:	f005 fd8c 	bl	8013384 <LoRaMacMibSetRequestConfirm>
 800d86c:	4603      	mov	r3, r0
 800d86e:	2b00      	cmp	r3, #0
 800d870:	d103      	bne.n	800d87a <LmHandlerConfigure+0x7a>
    {
        CtxRestoreDone = true;
 800d872:	4b76      	ldr	r3, [pc, #472]	@ (800da4c <LmHandlerConfigure+0x24c>)
 800d874:	2201      	movs	r2, #1
 800d876:	701a      	strb	r2, [r3, #0]
 800d878:	e02a      	b.n	800d8d0 <LmHandlerConfigure+0xd0>
    }
    else
    {
        /* Restore context data backup from user callback (stored in FLASH) */
        mibReq.Type = MIB_NVM_BKP_CTXS;
 800d87a:	2328      	movs	r3, #40	@ 0x28
 800d87c:	763b      	strb	r3, [r7, #24]
        if( LmHandlerCallbacks->OnRestoreContextRequest != NULL )
 800d87e:	4b74      	ldr	r3, [pc, #464]	@ (800da50 <LmHandlerConfigure+0x250>)
 800d880:	681b      	ldr	r3, [r3, #0]
 800d882:	691b      	ldr	r3, [r3, #16]
 800d884:	2b00      	cmp	r3, #0
 800d886:	d00c      	beq.n	800d8a2 <LmHandlerConfigure+0xa2>
        {
            LoRaMacMibGetRequestConfirm( &mibReq );
 800d888:	f107 0318 	add.w	r3, r7, #24
 800d88c:	4618      	mov	r0, r3
 800d88e:	f005 fba1 	bl	8012fd4 <LoRaMacMibGetRequestConfirm>
            LmHandlerCallbacks->OnRestoreContextRequest( mibReq.Param.BackupContexts, sizeof( LoRaMacNvmData_t ) );
 800d892:	4b6f      	ldr	r3, [pc, #444]	@ (800da50 <LmHandlerConfigure+0x250>)
 800d894:	681b      	ldr	r3, [r3, #0]
 800d896:	691b      	ldr	r3, [r3, #16]
 800d898:	69fa      	ldr	r2, [r7, #28]
 800d89a:	f240 51cc 	movw	r1, #1484	@ 0x5cc
 800d89e:	4610      	mov	r0, r2
 800d8a0:	4798      	blx	r3
        }
        /* Restore context data from backup to main nvm structure */
        mibReq.Type = MIB_NVM_CTXS;
 800d8a2:	2327      	movs	r3, #39	@ 0x27
 800d8a4:	763b      	strb	r3, [r7, #24]
        if( LoRaMacMibSetRequestConfirm( &mibReq ) == LORAMAC_STATUS_OK )
 800d8a6:	f107 0318 	add.w	r3, r7, #24
 800d8aa:	4618      	mov	r0, r3
 800d8ac:	f005 fd6a 	bl	8013384 <LoRaMacMibSetRequestConfirm>
 800d8b0:	4603      	mov	r3, r0
 800d8b2:	2b00      	cmp	r3, #0
 800d8b4:	d10c      	bne.n	800d8d0 <LmHandlerConfigure+0xd0>
        {
            mibReq.Type = MIB_NETWORK_ACTIVATION;
 800d8b6:	2301      	movs	r3, #1
 800d8b8:	763b      	strb	r3, [r7, #24]
            LoRaMacMibGetRequestConfirm( &mibReq );
 800d8ba:	f107 0318 	add.w	r3, r7, #24
 800d8be:	4618      	mov	r0, r3
 800d8c0:	f005 fb88 	bl	8012fd4 <LoRaMacMibGetRequestConfirm>
            if( mibReq.Param.NetworkActivation != ACTIVATION_TYPE_NONE )
 800d8c4:	7f3b      	ldrb	r3, [r7, #28]
 800d8c6:	2b00      	cmp	r3, #0
 800d8c8:	d002      	beq.n	800d8d0 <LmHandlerConfigure+0xd0>
            {
                CtxRestoreDone = true;
 800d8ca:	4b60      	ldr	r3, [pc, #384]	@ (800da4c <LmHandlerConfigure+0x24c>)
 800d8cc:	2201      	movs	r2, #1
 800d8ce:	701a      	strb	r2, [r3, #0]
            }
        }
    }

    if( CtxRestoreDone == true )
 800d8d0:	4b5e      	ldr	r3, [pc, #376]	@ (800da4c <LmHandlerConfigure+0x24c>)
 800d8d2:	781b      	ldrb	r3, [r3, #0]
 800d8d4:	2b00      	cmp	r3, #0
 800d8d6:	d02e      	beq.n	800d936 <LmHandlerConfigure+0x136>
    {
        if( LmHandlerCallbacks->OnNvmDataChange != NULL )
 800d8d8:	4b5d      	ldr	r3, [pc, #372]	@ (800da50 <LmHandlerConfigure+0x250>)
 800d8da:	681b      	ldr	r3, [r3, #0]
 800d8dc:	69db      	ldr	r3, [r3, #28]
 800d8de:	2b00      	cmp	r3, #0
 800d8e0:	d004      	beq.n	800d8ec <LmHandlerConfigure+0xec>
        {
            LmHandlerCallbacks->OnNvmDataChange( LORAMAC_HANDLER_NVM_RESTORE );
 800d8e2:	4b5b      	ldr	r3, [pc, #364]	@ (800da50 <LmHandlerConfigure+0x250>)
 800d8e4:	681b      	ldr	r3, [r3, #0]
 800d8e6:	69db      	ldr	r3, [r3, #28]
 800d8e8:	2000      	movs	r0, #0
 800d8ea:	4798      	blx	r3
        }

        //BZ #156695
        if(( LmHandlerJoinStatus() == LORAMAC_HANDLER_SET) && LoRaMacIsStopped())
 800d8ec:	f000 f98e 	bl	800dc0c <LmHandlerJoinStatus>
 800d8f0:	4603      	mov	r3, r0
 800d8f2:	2b01      	cmp	r3, #1
 800d8f4:	d106      	bne.n	800d904 <LmHandlerConfigure+0x104>
 800d8f6:	f002 fc99 	bl	801022c <LoRaMacIsStopped>
 800d8fa:	4603      	mov	r3, r0
 800d8fc:	2b00      	cmp	r3, #0
 800d8fe:	d001      	beq.n	800d904 <LmHandlerConfigure+0x104>
        { 
            LoRaMacStart();
 800d900:	f005 fa6a 	bl	8012dd8 <LoRaMacStart>
        }

        mibReq.Type = MIB_NVM_CTXS;
 800d904:	2327      	movs	r3, #39	@ 0x27
 800d906:	763b      	strb	r3, [r7, #24]
        LoRaMacMibGetRequestConfirm( &mibReq );
 800d908:	f107 0318 	add.w	r3, r7, #24
 800d90c:	4618      	mov	r0, r3
 800d90e:	f005 fb61 	bl	8012fd4 <LoRaMacMibGetRequestConfirm>
        LoRaMacNvmData_t *current_nvm = mibReq.Param.Contexts;
 800d912:	69fb      	ldr	r3, [r7, #28]
 800d914:	643b      	str	r3, [r7, #64]	@ 0x40

        LmHandlerParams.ActiveRegion = current_nvm->MacGroup2.Region;
 800d916:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d918:	f893 2048 	ldrb.w	r2, [r3, #72]	@ 0x48
 800d91c:	4b46      	ldr	r3, [pc, #280]	@ (800da38 <LmHandlerConfigure+0x238>)
 800d91e:	701a      	strb	r2, [r3, #0]
        LmHandlerParams.DefaultClass = current_nvm->MacGroup2.DeviceClass;
 800d920:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d922:	f893 2118 	ldrb.w	r2, [r3, #280]	@ 0x118
 800d926:	4b44      	ldr	r3, [pc, #272]	@ (800da38 <LmHandlerConfigure+0x238>)
 800d928:	705a      	strb	r2, [r3, #1]
        LmHandlerParams.AdrEnable = current_nvm->MacGroup2.AdrCtrlOn;
 800d92a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d92c:	f893 211a 	ldrb.w	r2, [r3, #282]	@ 0x11a
 800d930:	4b41      	ldr	r3, [pc, #260]	@ (800da38 <LmHandlerConfigure+0x238>)
 800d932:	709a      	strb	r2, [r3, #2]
 800d934:	e008      	b.n	800d948 <LmHandlerConfigure+0x148>
    }
    else
#endif /* CONTEXT_MANAGEMENT_ENABLED == 1 */
    {
        mibReq.Type = MIB_NET_ID;
 800d936:	2305      	movs	r3, #5
 800d938:	763b      	strb	r3, [r7, #24]
        mibReq.Param.NetID = LORAWAN_NETWORK_ID;
 800d93a:	2300      	movs	r3, #0
 800d93c:	61fb      	str	r3, [r7, #28]
        LoRaMacMibSetRequestConfirm( &mibReq );
 800d93e:	f107 0318 	add.w	r3, r7, #24
 800d942:	4618      	mov	r0, r3
 800d944:	f005 fd1e 	bl	8013384 <LoRaMacMibSetRequestConfirm>
    }

    /* Restore ID struct from NVM or Init from callbacks */
    if( SecureElementInitMcuID( LoRaMacCallbacks.GetUniqueId, LoRaMacCallbacks.GetDevAddress ) != SECURE_ELEMENT_SUCCESS )
 800d948:	4b3e      	ldr	r3, [pc, #248]	@ (800da44 <LmHandlerConfigure+0x244>)
 800d94a:	689b      	ldr	r3, [r3, #8]
 800d94c:	4a3d      	ldr	r2, [pc, #244]	@ (800da44 <LmHandlerConfigure+0x244>)
 800d94e:	68d2      	ldr	r2, [r2, #12]
 800d950:	4611      	mov	r1, r2
 800d952:	4618      	mov	r0, r3
 800d954:	f7ff fbc0 	bl	800d0d8 <SecureElementInitMcuID>
 800d958:	4603      	mov	r3, r0
 800d95a:	2b00      	cmp	r3, #0
 800d95c:	d002      	beq.n	800d964 <LmHandlerConfigure+0x164>
    {
        return LORAMAC_HANDLER_ERROR;
 800d95e:	f04f 33ff 	mov.w	r3, #4294967295
 800d962:	e065      	b.n	800da30 <LmHandlerConfigure+0x230>
    }

    /* Read secure-element DEV_EUI, JOIN_EUI and DEV_ADDR values. */
    mibReq.Type = MIB_DEV_ADDR;
 800d964:	2306      	movs	r3, #6
 800d966:	763b      	strb	r3, [r7, #24]
    LoRaMacMibGetRequestConfirm( &mibReq );
 800d968:	f107 0318 	add.w	r3, r7, #24
 800d96c:	4618      	mov	r0, r3
 800d96e:	f005 fb31 	bl	8012fd4 <LoRaMacMibGetRequestConfirm>
    CommissioningParams.DevAddr = mibReq.Param.DevAddr;
 800d972:	69fb      	ldr	r3, [r7, #28]
 800d974:	4a37      	ldr	r2, [pc, #220]	@ (800da54 <LmHandlerConfigure+0x254>)
 800d976:	6153      	str	r3, [r2, #20]

    /* Override DevAddress value after init from callbacks */
    LoRaMacMibSetRequestConfirm( &mibReq );
 800d978:	f107 0318 	add.w	r3, r7, #24
 800d97c:	4618      	mov	r0, r3
 800d97e:	f005 fd01 	bl	8013384 <LoRaMacMibSetRequestConfirm>

    mibReq.Type = MIB_DEV_EUI;
 800d982:	2302      	movs	r3, #2
 800d984:	763b      	strb	r3, [r7, #24]
    mibReq.Param.DevEui = CommissioningParams.DevEui;
 800d986:	4b33      	ldr	r3, [pc, #204]	@ (800da54 <LmHandlerConfigure+0x254>)
 800d988:	61fb      	str	r3, [r7, #28]
    LoRaMacMibGetRequestConfirm( &mibReq );
 800d98a:	f107 0318 	add.w	r3, r7, #24
 800d98e:	4618      	mov	r0, r3
 800d990:	f005 fb20 	bl	8012fd4 <LoRaMacMibGetRequestConfirm>

    mibReq.Type = MIB_JOIN_EUI;
 800d994:	2303      	movs	r3, #3
 800d996:	763b      	strb	r3, [r7, #24]
    mibReq.Param.JoinEui = CommissioningParams.JoinEui;
 800d998:	4b2f      	ldr	r3, [pc, #188]	@ (800da58 <LmHandlerConfigure+0x258>)
 800d99a:	61fb      	str	r3, [r7, #28]
    LoRaMacMibGetRequestConfirm( &mibReq );
 800d99c:	f107 0318 	add.w	r3, r7, #24
 800d9a0:	4618      	mov	r0, r3
 800d9a2:	f005 fb17 	bl	8012fd4 <LoRaMacMibGetRequestConfirm>

    SecureElementPrintKeys();
 800d9a6:	f7ff fc17 	bl	800d1d8 <SecureElementPrintKeys>

#if (defined (LORAWAN_KMS) && (LORAWAN_KMS == 1))
    MW_LOG( TS_OFF, VLEVEL_L, "###### KMS ENABLED \r\n" );
#endif /* LORAWAN_KMS == 1 */

    mibReq.Type = MIB_PUBLIC_NETWORK;
 800d9aa:	230f      	movs	r3, #15
 800d9ac:	763b      	strb	r3, [r7, #24]
    mibReq.Param.EnablePublicNetwork = LORAWAN_PUBLIC_NETWORK;
 800d9ae:	2301      	movs	r3, #1
 800d9b0:	773b      	strb	r3, [r7, #28]
    LoRaMacMibSetRequestConfirm( &mibReq );
 800d9b2:	f107 0318 	add.w	r3, r7, #24
 800d9b6:	4618      	mov	r0, r3
 800d9b8:	f005 fce4 	bl	8013384 <LoRaMacMibSetRequestConfirm>

    mibReq.Type = MIB_REPEATER_SUPPORT;
 800d9bc:	2310      	movs	r3, #16
 800d9be:	763b      	strb	r3, [r7, #24]
    mibReq.Param.EnableRepeaterSupport = LORAWAN_REPEATER_SUPPORT;
 800d9c0:	2300      	movs	r3, #0
 800d9c2:	773b      	strb	r3, [r7, #28]
    LoRaMacMibSetRequestConfirm( &mibReq );
 800d9c4:	f107 0318 	add.w	r3, r7, #24
 800d9c8:	4618      	mov	r0, r3
 800d9ca:	f005 fcdb 	bl	8013384 <LoRaMacMibSetRequestConfirm>

    mibReq.Type = MIB_ADR;
 800d9ce:	2304      	movs	r3, #4
 800d9d0:	763b      	strb	r3, [r7, #24]
    mibReq.Param.AdrEnable = LmHandlerParams.AdrEnable;
 800d9d2:	4b19      	ldr	r3, [pc, #100]	@ (800da38 <LmHandlerConfigure+0x238>)
 800d9d4:	789b      	ldrb	r3, [r3, #2]
 800d9d6:	773b      	strb	r3, [r7, #28]
    LoRaMacMibSetRequestConfirm( &mibReq );
 800d9d8:	f107 0318 	add.w	r3, r7, #24
 800d9dc:	4618      	mov	r0, r3
 800d9de:	f005 fcd1 	bl	8013384 <LoRaMacMibSetRequestConfirm>

    mibReq.Type = MIB_RXB_C_TIMEOUT;
 800d9e2:	233a      	movs	r3, #58	@ 0x3a
 800d9e4:	763b      	strb	r3, [r7, #24]
    mibReq.Param.RxBCTimeout = LmHandlerParams.RxBCTimeout;
 800d9e6:	4b14      	ldr	r3, [pc, #80]	@ (800da38 <LmHandlerConfigure+0x238>)
 800d9e8:	695b      	ldr	r3, [r3, #20]
 800d9ea:	61fb      	str	r3, [r7, #28]
    LoRaMacMibSetRequestConfirm( &mibReq );
 800d9ec:	f107 0318 	add.w	r3, r7, #24
 800d9f0:	4618      	mov	r0, r3
 800d9f2:	f005 fcc7 	bl	8013384 <LoRaMacMibSetRequestConfirm>

    GetPhyParams_t getPhy;
    PhyParam_t phyParam;
    getPhy.Attribute = PHY_DUTY_CYCLE;
 800d9f6:	230f      	movs	r3, #15
 800d9f8:	743b      	strb	r3, [r7, #16]
    phyParam = RegionGetPhyParam( LmHandlerParams.ActiveRegion, &getPhy );
 800d9fa:	4b0f      	ldr	r3, [pc, #60]	@ (800da38 <LmHandlerConfigure+0x238>)
 800d9fc:	781b      	ldrb	r3, [r3, #0]
 800d9fe:	f107 0210 	add.w	r2, r7, #16
 800da02:	4611      	mov	r1, r2
 800da04:	4618      	mov	r0, r3
 800da06:	f008 fc74 	bl	80162f2 <RegionGetPhyParam>
 800da0a:	4603      	mov	r3, r0
 800da0c:	60fb      	str	r3, [r7, #12]
    LmHandlerParams.DutyCycleEnabled = ( bool ) phyParam.Value;
 800da0e:	68fb      	ldr	r3, [r7, #12]
 800da10:	2b00      	cmp	r3, #0
 800da12:	bf14      	ite	ne
 800da14:	2301      	movne	r3, #1
 800da16:	2300      	moveq	r3, #0
 800da18:	b2da      	uxtb	r2, r3
 800da1a:	4b07      	ldr	r3, [pc, #28]	@ (800da38 <LmHandlerConfigure+0x238>)
 800da1c:	71da      	strb	r2, [r3, #7]

    /* Set system maximum tolerated rx error in milliseconds */
    LmHandlerSetSystemMaxRxError( 20 );
 800da1e:	2014      	movs	r0, #20
 800da20:	f000 fad6 	bl	800dfd0 <LmHandlerSetSystemMaxRxError>

    /* override previous value if reconfigure new region */
    LoRaMacTestSetDutyCycleOn( LmHandlerParams.DutyCycleEnabled );
 800da24:	4b04      	ldr	r3, [pc, #16]	@ (800da38 <LmHandlerConfigure+0x238>)
 800da26:	79db      	ldrb	r3, [r3, #7]
 800da28:	4618      	mov	r0, r3
 800da2a:	f006 fb89 	bl	8014140 <LoRaMacTestSetDutyCycleOn>

    return LORAMAC_HANDLER_SUCCESS;
 800da2e:	2300      	movs	r3, #0
}
 800da30:	4618      	mov	r0, r3
 800da32:	3748      	adds	r7, #72	@ 0x48
 800da34:	46bd      	mov	sp, r7
 800da36:	bd80      	pop	{r7, pc}
 800da38:	20000a4c 	.word	0x20000a4c
 800da3c:	20000a94 	.word	0x20000a94
 800da40:	08023678 	.word	0x08023678
 800da44:	20000a78 	.word	0x20000a78
 800da48:	20000a68 	.word	0x20000a68
 800da4c:	20000b8a 	.word	0x20000b8a
 800da50:	20000a64 	.word	0x20000a64
 800da54:	20000a10 	.word	0x20000a10
 800da58:	20000a18 	.word	0x20000a18

0800da5c <LmHandlerProcess>:

    return false;
}

void LmHandlerProcess( void )
{
 800da5c:	b580      	push	{r7, lr}
 800da5e:	b082      	sub	sp, #8
 800da60:	af00      	add	r7, sp, #0
    /* Call at first the LoRaMAC process before to run all package process features */
    /* Processes the LoRaMac events */
    LoRaMacProcess( );
 800da62:	f002 fe61 	bl	8010728 <LoRaMacProcess>

    /* Call all packages process functions */
    LmHandlerPackagesProcess( );
 800da66:	f000 fd8b 	bl	800e580 <LmHandlerPackagesProcess>

    /* Check if a package transmission is pending. */
    /* If it is the case exit function earlier */
    if( LmHandlerPackageIsTxPending( ) == true )
 800da6a:	f000 fd5f 	bl	800e52c <LmHandlerPackageIsTxPending>
 800da6e:	4603      	mov	r3, r0
 800da70:	2b00      	cmp	r3, #0
 800da72:	d117      	bne.n	800daa4 <LmHandlerProcess+0x48>
        return;
    }

#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    /* If a MAC layer scheduled uplink is still pending try to send it. */
    if( IsUplinkTxPending == true )
 800da74:	4b0d      	ldr	r3, [pc, #52]	@ (800daac <LmHandlerProcess+0x50>)
 800da76:	781b      	ldrb	r3, [r3, #0]
 800da78:	2b00      	cmp	r3, #0
 800da7a:	d014      	beq.n	800daa6 <LmHandlerProcess+0x4a>
    {
        /* Send an empty message */
        LmHandlerAppData_t appData =
 800da7c:	2300      	movs	r3, #0
 800da7e:	703b      	strb	r3, [r7, #0]
 800da80:	2300      	movs	r3, #0
 800da82:	707b      	strb	r3, [r7, #1]
 800da84:	2300      	movs	r3, #0
 800da86:	607b      	str	r3, [r7, #4]
            .Buffer = NULL,
            .BufferSize = 0,
            .Port = 0,
        };

        if( LmHandlerSend( &appData, LmHandlerParams.IsTxConfirmed, false ) == LORAMAC_HANDLER_SUCCESS )
 800da88:	4b09      	ldr	r3, [pc, #36]	@ (800dab0 <LmHandlerProcess+0x54>)
 800da8a:	78d9      	ldrb	r1, [r3, #3]
 800da8c:	463b      	mov	r3, r7
 800da8e:	2200      	movs	r2, #0
 800da90:	4618      	mov	r0, r3
 800da92:	f000 f8d7 	bl	800dc44 <LmHandlerSend>
 800da96:	4603      	mov	r3, r0
 800da98:	2b00      	cmp	r3, #0
 800da9a:	d104      	bne.n	800daa6 <LmHandlerProcess+0x4a>
        {
            IsUplinkTxPending = false;
 800da9c:	4b03      	ldr	r3, [pc, #12]	@ (800daac <LmHandlerProcess+0x50>)
 800da9e:	2200      	movs	r2, #0
 800daa0:	701a      	strb	r2, [r3, #0]
 800daa2:	e000      	b.n	800daa6 <LmHandlerProcess+0x4a>
        return;
 800daa4:	bf00      	nop
        }
    }
#endif /* LORAMAC_VERSION */
}
 800daa6:	3708      	adds	r7, #8
 800daa8:	46bd      	mov	sp, r7
 800daaa:	bd80      	pop	{r7, pc}
 800daac:	20000a94 	.word	0x20000a94
 800dab0:	20000a4c 	.word	0x20000a4c

0800dab4 <LmHandlerGetDutyCycleWaitTime>:

TimerTime_t LmHandlerGetDutyCycleWaitTime( void )
{
 800dab4:	b480      	push	{r7}
 800dab6:	af00      	add	r7, sp, #0
    return DutyCycleWaitTime;
 800dab8:	4b02      	ldr	r3, [pc, #8]	@ (800dac4 <LmHandlerGetDutyCycleWaitTime+0x10>)
 800daba:	681b      	ldr	r3, [r3, #0]
}
 800dabc:	4618      	mov	r0, r3
 800dabe:	46bd      	mov	sp, r7
 800dac0:	bc80      	pop	{r7}
 800dac2:	4770      	bx	lr
 800dac4:	20000a90 	.word	0x20000a90

0800dac8 <LmHandlerJoin>:

void LmHandlerJoin( ActivationType_t mode, bool forceRejoin )
{
 800dac8:	b580      	push	{r7, lr}
 800daca:	b092      	sub	sp, #72	@ 0x48
 800dacc:	af00      	add	r7, sp, #0
 800dace:	4603      	mov	r3, r0
 800dad0:	460a      	mov	r2, r1
 800dad2:	71fb      	strb	r3, [r7, #7]
 800dad4:	4613      	mov	r3, r2
 800dad6:	71bb      	strb	r3, [r7, #6]
    MlmeReq_t mlmeReq;

    mlmeReq.Type = MLME_JOIN;
 800dad8:	2301      	movs	r3, #1
 800dada:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
    mlmeReq.Req.Join.Datarate = LmHandlerParams.TxDatarate;
 800dade:	4b46      	ldr	r3, [pc, #280]	@ (800dbf8 <LmHandlerJoin+0x130>)
 800dae0:	f993 3004 	ldrsb.w	r3, [r3, #4]
 800dae4:	b2db      	uxtb	r3, r3
 800dae6:	f887 3039 	strb.w	r3, [r7, #57]	@ 0x39
    mlmeReq.Req.Join.TxPower = LmHandlerParams.TxPower;
 800daea:	4b43      	ldr	r3, [pc, #268]	@ (800dbf8 <LmHandlerJoin+0x130>)
 800daec:	f993 3005 	ldrsb.w	r3, [r3, #5]
 800daf0:	f887 303a 	strb.w	r3, [r7, #58]	@ 0x3a

    if( mode == ACTIVATION_TYPE_OTAA )
 800daf4:	79fb      	ldrb	r3, [r7, #7]
 800daf6:	2b02      	cmp	r3, #2
 800daf8:	d10b      	bne.n	800db12 <LmHandlerJoin+0x4a>
    {
        mlmeReq.Req.Join.NetworkActivation = ACTIVATION_TYPE_OTAA;
 800dafa:	2302      	movs	r3, #2
 800dafc:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
        JoinParams.Mode = ACTIVATION_TYPE_OTAA;
 800db00:	4b3e      	ldr	r3, [pc, #248]	@ (800dbfc <LmHandlerJoin+0x134>)
 800db02:	2202      	movs	r2, #2
 800db04:	71da      	strb	r2, [r3, #7]
        JoinParams.forceRejoin = forceRejoin;
 800db06:	4a3d      	ldr	r2, [pc, #244]	@ (800dbfc <LmHandlerJoin+0x134>)
 800db08:	79bb      	ldrb	r3, [r7, #6]
 800db0a:	7213      	strb	r3, [r2, #8]
        LoRaMacStart();
 800db0c:	f005 f964 	bl	8012dd8 <LoRaMacStart>
 800db10:	e05c      	b.n	800dbcc <LmHandlerJoin+0x104>
    }
    else
    {
        MibRequestConfirm_t mibReq;

        mlmeReq.Req.Join.NetworkActivation = ACTIVATION_TYPE_ABP;
 800db12:	2301      	movs	r3, #1
 800db14:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
        JoinParams.Mode = ACTIVATION_TYPE_ABP;
 800db18:	4b38      	ldr	r3, [pc, #224]	@ (800dbfc <LmHandlerJoin+0x134>)
 800db1a:	2201      	movs	r2, #1
 800db1c:	71da      	strb	r2, [r3, #7]
        JoinParams.Datarate = LmHandlerParams.TxDatarate;
 800db1e:	4b36      	ldr	r3, [pc, #216]	@ (800dbf8 <LmHandlerJoin+0x130>)
 800db20:	f993 2004 	ldrsb.w	r2, [r3, #4]
 800db24:	4b35      	ldr	r3, [pc, #212]	@ (800dbfc <LmHandlerJoin+0x134>)
 800db26:	711a      	strb	r2, [r3, #4]
        JoinParams.TxPower = LmHandlerParams.TxPower;
 800db28:	4b33      	ldr	r3, [pc, #204]	@ (800dbf8 <LmHandlerJoin+0x130>)
 800db2a:	f993 2005 	ldrsb.w	r2, [r3, #5]
 800db2e:	4b33      	ldr	r3, [pc, #204]	@ (800dbfc <LmHandlerJoin+0x134>)
 800db30:	715a      	strb	r2, [r3, #5]
        JoinParams.Status = LORAMAC_HANDLER_SUCCESS;
 800db32:	4b32      	ldr	r3, [pc, #200]	@ (800dbfc <LmHandlerJoin+0x134>)
 800db34:	2200      	movs	r2, #0
 800db36:	719a      	strb	r2, [r3, #6]
        JoinParams.forceRejoin = forceRejoin;
 800db38:	4a30      	ldr	r2, [pc, #192]	@ (800dbfc <LmHandlerJoin+0x134>)
 800db3a:	79bb      	ldrb	r3, [r7, #6]
 800db3c:	7213      	strb	r3, [r2, #8]

        if( CtxRestoreDone == false )
 800db3e:	4b30      	ldr	r3, [pc, #192]	@ (800dc00 <LmHandlerJoin+0x138>)
 800db40:	781b      	ldrb	r3, [r3, #0]
 800db42:	f083 0301 	eor.w	r3, r3, #1
 800db46:	b2db      	uxtb	r3, r3
 800db48:	2b00      	cmp	r3, #0
 800db4a:	d034      	beq.n	800dbb6 <LmHandlerJoin+0xee>
        {
            /* Configure the default datarate */
            mibReq.Type = MIB_CHANNELS_DEFAULT_DATARATE;
 800db4c:	231f      	movs	r3, #31
 800db4e:	733b      	strb	r3, [r7, #12]
            mibReq.Param.ChannelsDefaultDatarate = LmHandlerParams.TxDatarate;
 800db50:	4b29      	ldr	r3, [pc, #164]	@ (800dbf8 <LmHandlerJoin+0x130>)
 800db52:	f993 3004 	ldrsb.w	r3, [r3, #4]
 800db56:	743b      	strb	r3, [r7, #16]
            LoRaMacMibSetRequestConfirm( &mibReq );
 800db58:	f107 030c 	add.w	r3, r7, #12
 800db5c:	4618      	mov	r0, r3
 800db5e:	f005 fc11 	bl	8013384 <LoRaMacMibSetRequestConfirm>

            mibReq.Type = MIB_CHANNELS_DATARATE;
 800db62:	2320      	movs	r3, #32
 800db64:	733b      	strb	r3, [r7, #12]
            mibReq.Param.ChannelsDatarate = LmHandlerParams.TxDatarate;
 800db66:	4b24      	ldr	r3, [pc, #144]	@ (800dbf8 <LmHandlerJoin+0x130>)
 800db68:	f993 3004 	ldrsb.w	r3, [r3, #4]
 800db6c:	743b      	strb	r3, [r7, #16]
            LoRaMacMibSetRequestConfirm( &mibReq );
 800db6e:	f107 030c 	add.w	r3, r7, #12
 800db72:	4618      	mov	r0, r3
 800db74:	f005 fc06 	bl	8013384 <LoRaMacMibSetRequestConfirm>

            /* Configure the default Tx Power */
            mibReq.Type = MIB_CHANNELS_DEFAULT_TX_POWER;
 800db78:	2322      	movs	r3, #34	@ 0x22
 800db7a:	733b      	strb	r3, [r7, #12]
            mibReq.Param.ChannelsDefaultTxPower = LmHandlerParams.TxPower;
 800db7c:	4b1e      	ldr	r3, [pc, #120]	@ (800dbf8 <LmHandlerJoin+0x130>)
 800db7e:	f993 3005 	ldrsb.w	r3, [r3, #5]
 800db82:	743b      	strb	r3, [r7, #16]
            LoRaMacMibSetRequestConfirm( &mibReq );
 800db84:	f107 030c 	add.w	r3, r7, #12
 800db88:	4618      	mov	r0, r3
 800db8a:	f005 fbfb 	bl	8013384 <LoRaMacMibSetRequestConfirm>

            mibReq.Type = MIB_CHANNELS_TX_POWER;
 800db8e:	2321      	movs	r3, #33	@ 0x21
 800db90:	733b      	strb	r3, [r7, #12]
            mibReq.Param.ChannelsTxPower = LmHandlerParams.TxPower;
 800db92:	4b19      	ldr	r3, [pc, #100]	@ (800dbf8 <LmHandlerJoin+0x130>)
 800db94:	f993 3005 	ldrsb.w	r3, [r3, #5]
 800db98:	743b      	strb	r3, [r7, #16]
            LoRaMacMibSetRequestConfirm( &mibReq );
 800db9a:	f107 030c 	add.w	r3, r7, #12
 800db9e:	4618      	mov	r0, r3
 800dba0:	f005 fbf0 	bl	8013384 <LoRaMacMibSetRequestConfirm>

            /* Tell the MAC layer which network server version are we connecting too. */
            mibReq.Type = MIB_ABP_LORAWAN_VERSION;
 800dba4:	2329      	movs	r3, #41	@ 0x29
 800dba6:	733b      	strb	r3, [r7, #12]
            mibReq.Param.AbpLrWanVersion.Value = ABP_ACTIVATION_LRWAN_VERSION;
 800dba8:	4b16      	ldr	r3, [pc, #88]	@ (800dc04 <LmHandlerJoin+0x13c>)
 800dbaa:	613b      	str	r3, [r7, #16]
            LoRaMacMibSetRequestConfirm( &mibReq );
 800dbac:	f107 030c 	add.w	r3, r7, #12
 800dbb0:	4618      	mov	r0, r3
 800dbb2:	f005 fbe7 	bl	8013384 <LoRaMacMibSetRequestConfirm>
        }

        LoRaMacStart();
 800dbb6:	f005 f90f 	bl	8012dd8 <LoRaMacStart>
        mibReq.Type = MIB_NETWORK_ACTIVATION;
 800dbba:	2301      	movs	r3, #1
 800dbbc:	733b      	strb	r3, [r7, #12]
        mibReq.Param.NetworkActivation = ACTIVATION_TYPE_ABP;
 800dbbe:	2301      	movs	r3, #1
 800dbc0:	743b      	strb	r3, [r7, #16]
        LoRaMacMibSetRequestConfirm( &mibReq );
 800dbc2:	f107 030c 	add.w	r3, r7, #12
 800dbc6:	4618      	mov	r0, r3
 800dbc8:	f005 fbdc 	bl	8013384 <LoRaMacMibSetRequestConfirm>
        LmHandlerRequestClass( LmHandlerParams.DefaultClass );
#endif /* LORAMAC_VERSION */
    }

#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    if( ( CtxRestoreDone == false ) || ( forceRejoin == true ) )
 800dbcc:	4b0c      	ldr	r3, [pc, #48]	@ (800dc00 <LmHandlerJoin+0x138>)
 800dbce:	781b      	ldrb	r3, [r3, #0]
 800dbd0:	f083 0301 	eor.w	r3, r3, #1
 800dbd4:	b2db      	uxtb	r3, r3
 800dbd6:	2b00      	cmp	r3, #0
 800dbd8:	d102      	bne.n	800dbe0 <LmHandlerJoin+0x118>
 800dbda:	79bb      	ldrb	r3, [r7, #6]
 800dbdc:	2b00      	cmp	r3, #0
 800dbde:	d004      	beq.n	800dbea <LmHandlerJoin+0x122>
    {
        /* Starts the join procedure */
        LoRaMacMlmeRequest( &mlmeReq );
 800dbe0:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 800dbe4:	4618      	mov	r0, r3
 800dbe6:	f005 ffcf 	bl	8013b88 <LoRaMacMlmeRequest>
    }
    DutyCycleWaitTime = mlmeReq.ReqReturn.DutyCycleWaitTime;
 800dbea:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800dbec:	4a06      	ldr	r2, [pc, #24]	@ (800dc08 <LmHandlerJoin+0x140>)
 800dbee:	6013      	str	r3, [r2, #0]
#endif /* LORAMAC_VERSION */
}
 800dbf0:	bf00      	nop
 800dbf2:	3748      	adds	r7, #72	@ 0x48
 800dbf4:	46bd      	mov	sp, r7
 800dbf6:	bd80      	pop	{r7, pc}
 800dbf8:	20000a4c 	.word	0x20000a4c
 800dbfc:	200000a8 	.word	0x200000a8
 800dc00:	20000b8a 	.word	0x20000b8a
 800dc04:	01000400 	.word	0x01000400
 800dc08:	20000a90 	.word	0x20000a90

0800dc0c <LmHandlerJoinStatus>:

LmHandlerFlagStatus_t LmHandlerJoinStatus( void )
{
 800dc0c:	b580      	push	{r7, lr}
 800dc0e:	b08c      	sub	sp, #48	@ 0x30
 800dc10:	af00      	add	r7, sp, #0
    MibRequestConfirm_t mibReq;
    LoRaMacStatus_t status;

    mibReq.Type = MIB_NETWORK_ACTIVATION;
 800dc12:	2301      	movs	r3, #1
 800dc14:	713b      	strb	r3, [r7, #4]
    status = LoRaMacMibGetRequestConfirm( &mibReq );
 800dc16:	1d3b      	adds	r3, r7, #4
 800dc18:	4618      	mov	r0, r3
 800dc1a:	f005 f9db 	bl	8012fd4 <LoRaMacMibGetRequestConfirm>
 800dc1e:	4603      	mov	r3, r0
 800dc20:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    if( status == LORAMAC_STATUS_OK )
 800dc24:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800dc28:	2b00      	cmp	r3, #0
 800dc2a:	d106      	bne.n	800dc3a <LmHandlerJoinStatus+0x2e>
    {
        if( mibReq.Param.NetworkActivation == ACTIVATION_TYPE_NONE )
 800dc2c:	7a3b      	ldrb	r3, [r7, #8]
 800dc2e:	2b00      	cmp	r3, #0
 800dc30:	d101      	bne.n	800dc36 <LmHandlerJoinStatus+0x2a>
        {
            return LORAMAC_HANDLER_RESET;
 800dc32:	2300      	movs	r3, #0
 800dc34:	e002      	b.n	800dc3c <LmHandlerJoinStatus+0x30>
        }
        else
        {
            return LORAMAC_HANDLER_SET;
 800dc36:	2301      	movs	r3, #1
 800dc38:	e000      	b.n	800dc3c <LmHandlerJoinStatus+0x30>
        }
    }
    else
    {
        return LORAMAC_HANDLER_RESET;
 800dc3a:	2300      	movs	r3, #0
    }
}
 800dc3c:	4618      	mov	r0, r3
 800dc3e:	3730      	adds	r7, #48	@ 0x30
 800dc40:	46bd      	mov	sp, r7
 800dc42:	bd80      	pop	{r7, pc}

0800dc44 <LmHandlerSend>:

LmHandlerErrorStatus_t LmHandlerSend( LmHandlerAppData_t *appData, LmHandlerMsgTypes_t isTxConfirmed,
                                      bool allowDelayedTx )
{
 800dc44:	b580      	push	{r7, lr}
 800dc46:	b08a      	sub	sp, #40	@ 0x28
 800dc48:	af00      	add	r7, sp, #0
 800dc4a:	6078      	str	r0, [r7, #4]
 800dc4c:	460b      	mov	r3, r1
 800dc4e:	70fb      	strb	r3, [r7, #3]
 800dc50:	4613      	mov	r3, r2
 800dc52:	70bb      	strb	r3, [r7, #2]
    LoRaMacStatus_t status;
    LmHandlerErrorStatus_t lmhStatus = LORAMAC_HANDLER_ERROR;
 800dc54:	23ff      	movs	r3, #255	@ 0xff
 800dc56:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    McpsReq_t mcpsReq;
    LoRaMacTxInfo_t txInfo;

    if( LoRaMacIsBusy() == true )
 800dc5a:	f002 fabf 	bl	80101dc <LoRaMacIsBusy>
 800dc5e:	4603      	mov	r3, r0
 800dc60:	2b00      	cmp	r3, #0
 800dc62:	d002      	beq.n	800dc6a <LmHandlerSend+0x26>
    {
        return LORAMAC_HANDLER_BUSY_ERROR;
 800dc64:	f06f 0301 	mvn.w	r3, #1
 800dc68:	e0ab      	b.n	800ddc2 <LmHandlerSend+0x17e>
    }

    if( LoRaMacIsStopped() == true )
 800dc6a:	f002 fadf 	bl	801022c <LoRaMacIsStopped>
 800dc6e:	4603      	mov	r3, r0
 800dc70:	2b00      	cmp	r3, #0
 800dc72:	d002      	beq.n	800dc7a <LmHandlerSend+0x36>
    {
        return LORAMAC_HANDLER_NO_NETWORK_JOINED;
 800dc74:	f06f 0302 	mvn.w	r3, #2
 800dc78:	e0a3      	b.n	800ddc2 <LmHandlerSend+0x17e>
    }

    if( LmHandlerJoinStatus( ) != LORAMAC_HANDLER_SET )
 800dc7a:	f7ff ffc7 	bl	800dc0c <LmHandlerJoinStatus>
 800dc7e:	4603      	mov	r3, r0
 800dc80:	2b01      	cmp	r3, #1
 800dc82:	d00a      	beq.n	800dc9a <LmHandlerSend+0x56>
    {
        /* The network isn't joined, try again. */
        LmHandlerJoin( JoinParams.Mode, JoinParams.forceRejoin );
 800dc84:	4b51      	ldr	r3, [pc, #324]	@ (800ddcc <LmHandlerSend+0x188>)
 800dc86:	79db      	ldrb	r3, [r3, #7]
 800dc88:	4a50      	ldr	r2, [pc, #320]	@ (800ddcc <LmHandlerSend+0x188>)
 800dc8a:	7a12      	ldrb	r2, [r2, #8]
 800dc8c:	4611      	mov	r1, r2
 800dc8e:	4618      	mov	r0, r3
 800dc90:	f7ff ff1a 	bl	800dac8 <LmHandlerJoin>
        return LORAMAC_HANDLER_NO_NETWORK_JOINED;
 800dc94:	f06f 0302 	mvn.w	r3, #2
 800dc98:	e093      	b.n	800ddc2 <LmHandlerSend+0x17e>
    {
        return LORAMAC_HANDLER_COMPLIANCE_RUNNING;
    }
#endif /* LORAMAC_VERSION */

    TxParams.MsgType = isTxConfirmed;
 800dc9a:	4a4d      	ldr	r2, [pc, #308]	@ (800ddd0 <LmHandlerSend+0x18c>)
 800dc9c:	78fb      	ldrb	r3, [r7, #3]
 800dc9e:	7213      	strb	r3, [r2, #8]
    mcpsReq.Type = ( isTxConfirmed == LORAMAC_HANDLER_UNCONFIRMED_MSG ) ? MCPS_UNCONFIRMED : MCPS_CONFIRMED;
 800dca0:	78fb      	ldrb	r3, [r7, #3]
 800dca2:	2b00      	cmp	r3, #0
 800dca4:	bf14      	ite	ne
 800dca6:	2301      	movne	r3, #1
 800dca8:	2300      	moveq	r3, #0
 800dcaa:	b2db      	uxtb	r3, r3
 800dcac:	743b      	strb	r3, [r7, #16]
    mcpsReq.Req.Unconfirmed.Datarate = LmHandlerParams.TxDatarate;
 800dcae:	4b49      	ldr	r3, [pc, #292]	@ (800ddd4 <LmHandlerSend+0x190>)
 800dcb0:	f993 3004 	ldrsb.w	r3, [r3, #4]
 800dcb4:	77bb      	strb	r3, [r7, #30]
    if( LoRaMacQueryTxPossible( appData->BufferSize, &txInfo ) != LORAMAC_STATUS_OK )
 800dcb6:	687b      	ldr	r3, [r7, #4]
 800dcb8:	785b      	ldrb	r3, [r3, #1]
 800dcba:	f107 020c 	add.w	r2, r7, #12
 800dcbe:	4611      	mov	r1, r2
 800dcc0:	4618      	mov	r0, r3
 800dcc2:	f005 f8f7 	bl	8012eb4 <LoRaMacQueryTxPossible>
 800dcc6:	4603      	mov	r3, r0
 800dcc8:	2b00      	cmp	r3, #0
 800dcca:	d009      	beq.n	800dce0 <LmHandlerSend+0x9c>
    {
        /* Send empty frame in order to flush MAC commands */
        mcpsReq.Type = MCPS_UNCONFIRMED;
 800dccc:	2300      	movs	r3, #0
 800dcce:	743b      	strb	r3, [r7, #16]
        mcpsReq.Req.Unconfirmed.fBuffer = NULL;
 800dcd0:	2300      	movs	r3, #0
 800dcd2:	61bb      	str	r3, [r7, #24]
        mcpsReq.Req.Unconfirmed.fBufferSize = 0;
 800dcd4:	2300      	movs	r3, #0
 800dcd6:	83bb      	strh	r3, [r7, #28]
        lmhStatus = LORAMAC_HANDLER_PAYLOAD_LENGTH_RESTRICTED;
 800dcd8:	23f9      	movs	r3, #249	@ 0xf9
 800dcda:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800dcde:	e008      	b.n	800dcf2 <LmHandlerSend+0xae>
    }
    else
    {
        mcpsReq.Req.Unconfirmed.fPort = appData->Port;
 800dce0:	687b      	ldr	r3, [r7, #4]
 800dce2:	781b      	ldrb	r3, [r3, #0]
 800dce4:	753b      	strb	r3, [r7, #20]
        mcpsReq.Req.Unconfirmed.fBufferSize = appData->BufferSize;
 800dce6:	687b      	ldr	r3, [r7, #4]
 800dce8:	785b      	ldrb	r3, [r3, #1]
 800dcea:	83bb      	strh	r3, [r7, #28]
        mcpsReq.Req.Unconfirmed.fBuffer = appData->Buffer;
 800dcec:	687b      	ldr	r3, [r7, #4]
 800dcee:	685b      	ldr	r3, [r3, #4]
 800dcf0:	61bb      	str	r3, [r7, #24]
    }

    TxParams.AppData = *appData;
 800dcf2:	4b37      	ldr	r3, [pc, #220]	@ (800ddd0 <LmHandlerSend+0x18c>)
 800dcf4:	687a      	ldr	r2, [r7, #4]
 800dcf6:	3310      	adds	r3, #16
 800dcf8:	e892 0003 	ldmia.w	r2, {r0, r1}
 800dcfc:	e883 0003 	stmia.w	r3, {r0, r1}
    TxParams.Datarate = LmHandlerParams.TxDatarate;
 800dd00:	4b34      	ldr	r3, [pc, #208]	@ (800ddd4 <LmHandlerSend+0x190>)
 800dd02:	f993 2004 	ldrsb.w	r2, [r3, #4]
 800dd06:	4b32      	ldr	r3, [pc, #200]	@ (800ddd0 <LmHandlerSend+0x18c>)
 800dd08:	729a      	strb	r2, [r3, #10]

    status = LoRaMacMcpsRequest( &mcpsReq, allowDelayedTx );
 800dd0a:	78ba      	ldrb	r2, [r7, #2]
 800dd0c:	f107 0310 	add.w	r3, r7, #16
 800dd10:	4611      	mov	r1, r2
 800dd12:	4618      	mov	r0, r3
 800dd14:	f006 f8dc 	bl	8013ed0 <LoRaMacMcpsRequest>
 800dd18:	4603      	mov	r3, r0
 800dd1a:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
    DutyCycleWaitTime = mcpsReq.ReqReturn.DutyCycleWaitTime;
 800dd1e:	6a3b      	ldr	r3, [r7, #32]
 800dd20:	4a2d      	ldr	r2, [pc, #180]	@ (800ddd8 <LmHandlerSend+0x194>)
 800dd22:	6013      	str	r3, [r2, #0]

    switch( status )
 800dd24:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800dd28:	2b11      	cmp	r3, #17
 800dd2a:	d843      	bhi.n	800ddb4 <LmHandlerSend+0x170>
 800dd2c:	a201      	add	r2, pc, #4	@ (adr r2, 800dd34 <LmHandlerSend+0xf0>)
 800dd2e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800dd32:	bf00      	nop
 800dd34:	0800dd7d 	.word	0x0800dd7d
 800dd38:	0800dd95 	.word	0x0800dd95
 800dd3c:	0800ddb5 	.word	0x0800ddb5
 800dd40:	0800ddb5 	.word	0x0800ddb5
 800dd44:	0800ddb5 	.word	0x0800ddb5
 800dd48:	0800ddb5 	.word	0x0800ddb5
 800dd4c:	0800ddb5 	.word	0x0800ddb5
 800dd50:	0800dd9d 	.word	0x0800dd9d
 800dd54:	0800ddb5 	.word	0x0800ddb5
 800dd58:	0800ddb5 	.word	0x0800ddb5
 800dd5c:	0800ddb5 	.word	0x0800ddb5
 800dd60:	0800ddad 	.word	0x0800ddad
 800dd64:	0800ddb5 	.word	0x0800ddb5
 800dd68:	0800ddb5 	.word	0x0800ddb5
 800dd6c:	0800dd95 	.word	0x0800dd95
 800dd70:	0800dd95 	.word	0x0800dd95
 800dd74:	0800dd95 	.word	0x0800dd95
 800dd78:	0800dda5 	.word	0x0800dda5
    {
        case LORAMAC_STATUS_OK:
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
            IsUplinkTxPending = false;
 800dd7c:	4b17      	ldr	r3, [pc, #92]	@ (800dddc <LmHandlerSend+0x198>)
 800dd7e:	2200      	movs	r2, #0
 800dd80:	701a      	strb	r2, [r3, #0]
#endif /* LORAMAC_VERSION */
            if( lmhStatus != LORAMAC_HANDLER_PAYLOAD_LENGTH_RESTRICTED )
 800dd82:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800dd86:	f113 0f07 	cmn.w	r3, #7
 800dd8a:	d017      	beq.n	800ddbc <LmHandlerSend+0x178>
            {
                lmhStatus = LORAMAC_HANDLER_SUCCESS;
 800dd8c:	2300      	movs	r3, #0
 800dd8e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            }
            break;
 800dd92:	e013      	b.n	800ddbc <LmHandlerSend+0x178>
        case LORAMAC_STATUS_BUSY:
        case LORAMAC_STATUS_BUSY_UPLINK_COLLISION:
        case LORAMAC_STATUS_BUSY_BEACON_RESERVED_TIME:
        case LORAMAC_STATUS_BUSY_PING_SLOT_WINDOW_TIME:
            lmhStatus = LORAMAC_HANDLER_BUSY_ERROR;
 800dd94:	23fe      	movs	r3, #254	@ 0xfe
 800dd96:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            break;
 800dd9a:	e010      	b.n	800ddbe <LmHandlerSend+0x17a>
        case LORAMAC_STATUS_NO_NETWORK_JOINED:
            lmhStatus = LORAMAC_HANDLER_NO_NETWORK_JOINED;
 800dd9c:	23fd      	movs	r3, #253	@ 0xfd
 800dd9e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            break;
 800dda2:	e00c      	b.n	800ddbe <LmHandlerSend+0x17a>
        case LORAMAC_STATUS_CRYPTO_ERROR:
            lmhStatus = LORAMAC_HANDLER_CRYPTO_ERROR;
 800dda4:	23fb      	movs	r3, #251	@ 0xfb
 800dda6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            break;
 800ddaa:	e008      	b.n	800ddbe <LmHandlerSend+0x17a>
        case LORAMAC_STATUS_DUTYCYCLE_RESTRICTED:
            lmhStatus = LORAMAC_HANDLER_DUTYCYCLE_RESTRICTED;
 800ddac:	23fa      	movs	r3, #250	@ 0xfa
 800ddae:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            break;
 800ddb2:	e004      	b.n	800ddbe <LmHandlerSend+0x17a>
        case LORAMAC_STATUS_REGION_NOT_SUPPORTED:
        case LORAMAC_STATUS_NO_FREE_CHANNEL_FOUND:
        case LORAMAC_STATUS_NO_CHANNEL_FOUND:
        case LORAMAC_STATUS_LENGTH_ERROR:
        default:
            lmhStatus = LORAMAC_HANDLER_ERROR;
 800ddb4:	23ff      	movs	r3, #255	@ 0xff
 800ddb6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            break;
 800ddba:	e000      	b.n	800ddbe <LmHandlerSend+0x17a>
            break;
 800ddbc:	bf00      	nop
    }

    return lmhStatus;
 800ddbe:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
}
 800ddc2:	4618      	mov	r0, r3
 800ddc4:	3728      	adds	r7, #40	@ 0x28
 800ddc6:	46bd      	mov	sp, r7
 800ddc8:	bd80      	pop	{r7, pc}
 800ddca:	bf00      	nop
 800ddcc:	200000a8 	.word	0x200000a8
 800ddd0:	200000b4 	.word	0x200000b4
 800ddd4:	20000a4c 	.word	0x20000a4c
 800ddd8:	20000a90 	.word	0x20000a90
 800dddc:	20000a94 	.word	0x20000a94

0800dde0 <LmHandlerDeviceTimeReq>:

LmHandlerErrorStatus_t LmHandlerDeviceTimeReq( void )
{
 800dde0:	b580      	push	{r7, lr}
 800dde2:	b086      	sub	sp, #24
 800dde4:	af00      	add	r7, sp, #0
    LoRaMacStatus_t status;
    MlmeReq_t mlmeReq;

    mlmeReq.Type = MLME_DEVICE_TIME;
 800dde6:	2309      	movs	r3, #9
 800dde8:	703b      	strb	r3, [r7, #0]

    status = LoRaMacMlmeRequest( &mlmeReq );
 800ddea:	463b      	mov	r3, r7
 800ddec:	4618      	mov	r0, r3
 800ddee:	f005 fecb 	bl	8013b88 <LoRaMacMlmeRequest>
 800ddf2:	4603      	mov	r3, r0
 800ddf4:	75fb      	strb	r3, [r7, #23]
    DutyCycleWaitTime = mlmeReq.ReqReturn.DutyCycleWaitTime;
 800ddf6:	693b      	ldr	r3, [r7, #16]
 800ddf8:	4a06      	ldr	r2, [pc, #24]	@ (800de14 <LmHandlerDeviceTimeReq+0x34>)
 800ddfa:	6013      	str	r3, [r2, #0]

    if( status == LORAMAC_STATUS_OK )
 800ddfc:	7dfb      	ldrb	r3, [r7, #23]
 800ddfe:	2b00      	cmp	r3, #0
 800de00:	d101      	bne.n	800de06 <LmHandlerDeviceTimeReq+0x26>
    {
        return LORAMAC_HANDLER_SUCCESS;
 800de02:	2300      	movs	r3, #0
 800de04:	e001      	b.n	800de0a <LmHandlerDeviceTimeReq+0x2a>
    }
    else
    {
        return LORAMAC_HANDLER_ERROR;
 800de06:	f04f 33ff 	mov.w	r3, #4294967295
    }
}
 800de0a:	4618      	mov	r0, r3
 800de0c:	3718      	adds	r7, #24
 800de0e:	46bd      	mov	sp, r7
 800de10:	bd80      	pop	{r7, pc}
 800de12:	bf00      	nop
 800de14:	20000a90 	.word	0x20000a90

0800de18 <LmHandlerPingSlotReq>:
    }
}
#endif /* LORAMAC_CLASSB_ENABLED == 1 */

LmHandlerErrorStatus_t LmHandlerPingSlotReq( uint8_t periodicity )
{
 800de18:	b480      	push	{r7}
 800de1a:	b083      	sub	sp, #12
 800de1c:	af00      	add	r7, sp, #0
 800de1e:	4603      	mov	r3, r0
 800de20:	71fb      	strb	r3, [r7, #7]
        return LmHandlerSend( &appData, LmHandlerParams.IsTxConfirmed, false );
    }
    else
#endif /* LORAMAC_CLASSB_ENABLED == 1 */
    {
        return LORAMAC_HANDLER_ERROR;
 800de22:	f04f 33ff 	mov.w	r3, #4294967295
    }
}
 800de26:	4618      	mov	r0, r3
 800de28:	370c      	adds	r7, #12
 800de2a:	46bd      	mov	sp, r7
 800de2c:	bc80      	pop	{r7}
 800de2e:	4770      	bx	lr

0800de30 <LmHandlerRequestClass>:

LmHandlerErrorStatus_t LmHandlerRequestClass( DeviceClass_t newClass )
{
 800de30:	b580      	push	{r7, lr}
 800de32:	b08e      	sub	sp, #56	@ 0x38
 800de34:	af00      	add	r7, sp, #0
 800de36:	4603      	mov	r3, r0
 800de38:	71fb      	strb	r3, [r7, #7]
    MibRequestConfirm_t mibReq;
    DeviceClass_t currentClass;
    LmHandlerErrorStatus_t errorStatus = LORAMAC_HANDLER_SUCCESS;
 800de3a:	2300      	movs	r3, #0
 800de3c:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37

    if( LoRaMacIsBusy() == true )
 800de40:	f002 f9cc 	bl	80101dc <LoRaMacIsBusy>
 800de44:	4603      	mov	r3, r0
 800de46:	2b00      	cmp	r3, #0
 800de48:	d002      	beq.n	800de50 <LmHandlerRequestClass+0x20>
    {
        return LORAMAC_HANDLER_BUSY_ERROR;
 800de4a:	f06f 0301 	mvn.w	r3, #1
 800de4e:	e071      	b.n	800df34 <LmHandlerRequestClass+0x104>
    }

    if( LmHandlerJoinStatus() != LORAMAC_HANDLER_SET )
 800de50:	f7ff fedc 	bl	800dc0c <LmHandlerJoinStatus>
 800de54:	4603      	mov	r3, r0
 800de56:	2b01      	cmp	r3, #1
 800de58:	d002      	beq.n	800de60 <LmHandlerRequestClass+0x30>
    {
        return LORAMAC_HANDLER_NO_NETWORK_JOINED;
 800de5a:	f06f 0302 	mvn.w	r3, #2
 800de5e:	e069      	b.n	800df34 <LmHandlerRequestClass+0x104>
    }

    mibReq.Type = MIB_DEVICE_CLASS;
 800de60:	2300      	movs	r3, #0
 800de62:	733b      	strb	r3, [r7, #12]
    if( LoRaMacMibGetRequestConfirm( &mibReq ) != LORAMAC_STATUS_OK )
 800de64:	f107 030c 	add.w	r3, r7, #12
 800de68:	4618      	mov	r0, r3
 800de6a:	f005 f8b3 	bl	8012fd4 <LoRaMacMibGetRequestConfirm>
 800de6e:	4603      	mov	r3, r0
 800de70:	2b00      	cmp	r3, #0
 800de72:	d002      	beq.n	800de7a <LmHandlerRequestClass+0x4a>
    {
        return LORAMAC_HANDLER_ERROR;
 800de74:	f04f 33ff 	mov.w	r3, #4294967295
 800de78:	e05c      	b.n	800df34 <LmHandlerRequestClass+0x104>
    }
    currentClass = mibReq.Param.Class;
 800de7a:	7c3b      	ldrb	r3, [r7, #16]
 800de7c:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36

    /* Attempt to switch only if class update */
    if( currentClass != newClass )
 800de80:	f897 2036 	ldrb.w	r2, [r7, #54]	@ 0x36
 800de84:	79fb      	ldrb	r3, [r7, #7]
 800de86:	429a      	cmp	r2, r3
 800de88:	d052      	beq.n	800df30 <LmHandlerRequestClass+0x100>
    {
        switch( newClass )
 800de8a:	79fb      	ldrb	r3, [r7, #7]
 800de8c:	2b02      	cmp	r3, #2
 800de8e:	d028      	beq.n	800dee2 <LmHandlerRequestClass+0xb2>
 800de90:	2b02      	cmp	r3, #2
 800de92:	dc48      	bgt.n	800df26 <LmHandlerRequestClass+0xf6>
 800de94:	2b00      	cmp	r3, #0
 800de96:	d002      	beq.n	800de9e <LmHandlerRequestClass+0x6e>
 800de98:	2b01      	cmp	r3, #1
 800de9a:	d01e      	beq.n	800deda <LmHandlerRequestClass+0xaa>
                        }
                    }
                }
                break;
            default:
                break;
 800de9c:	e043      	b.n	800df26 <LmHandlerRequestClass+0xf6>
                    if( currentClass != CLASS_A )
 800de9e:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 800dea2:	2b00      	cmp	r3, #0
 800dea4:	d041      	beq.n	800df2a <LmHandlerRequestClass+0xfa>
                        mibReq.Param.Class = newClass;
 800dea6:	79fb      	ldrb	r3, [r7, #7]
 800dea8:	743b      	strb	r3, [r7, #16]
                        if( LoRaMacMibSetRequestConfirm( &mibReq ) == LORAMAC_STATUS_OK )
 800deaa:	f107 030c 	add.w	r3, r7, #12
 800deae:	4618      	mov	r0, r3
 800deb0:	f005 fa68 	bl	8013384 <LoRaMacMibSetRequestConfirm>
 800deb4:	4603      	mov	r3, r0
 800deb6:	2b00      	cmp	r3, #0
 800deb8:	d10b      	bne.n	800ded2 <LmHandlerRequestClass+0xa2>
                            if( LmHandlerCallbacks->OnClassChange != NULL )
 800deba:	4b20      	ldr	r3, [pc, #128]	@ (800df3c <LmHandlerRequestClass+0x10c>)
 800debc:	681b      	ldr	r3, [r3, #0]
 800debe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800dec0:	2b00      	cmp	r3, #0
 800dec2:	d032      	beq.n	800df2a <LmHandlerRequestClass+0xfa>
                                LmHandlerCallbacks->OnClassChange( newClass );
 800dec4:	4b1d      	ldr	r3, [pc, #116]	@ (800df3c <LmHandlerRequestClass+0x10c>)
 800dec6:	681b      	ldr	r3, [r3, #0]
 800dec8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800deca:	79fa      	ldrb	r2, [r7, #7]
 800decc:	4610      	mov	r0, r2
 800dece:	4798      	blx	r3
                break;
 800ded0:	e02b      	b.n	800df2a <LmHandlerRequestClass+0xfa>
                            errorStatus = LORAMAC_HANDLER_ERROR;
 800ded2:	23ff      	movs	r3, #255	@ 0xff
 800ded4:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
                break;
 800ded8:	e027      	b.n	800df2a <LmHandlerRequestClass+0xfa>
                    errorStatus = LORAMAC_HANDLER_ERROR;
 800deda:	23ff      	movs	r3, #255	@ 0xff
 800dedc:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
                break;
 800dee0:	e026      	b.n	800df30 <LmHandlerRequestClass+0x100>
                    if( currentClass != CLASS_A )
 800dee2:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 800dee6:	2b00      	cmp	r3, #0
 800dee8:	d003      	beq.n	800def2 <LmHandlerRequestClass+0xc2>
                        errorStatus = LORAMAC_HANDLER_ERROR;
 800deea:	23ff      	movs	r3, #255	@ 0xff
 800deec:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
                break;
 800def0:	e01d      	b.n	800df2e <LmHandlerRequestClass+0xfe>
                        mibReq.Param.Class = newClass;
 800def2:	79fb      	ldrb	r3, [r7, #7]
 800def4:	743b      	strb	r3, [r7, #16]
                        if( LoRaMacMibSetRequestConfirm( &mibReq ) == LORAMAC_STATUS_OK )
 800def6:	f107 030c 	add.w	r3, r7, #12
 800defa:	4618      	mov	r0, r3
 800defc:	f005 fa42 	bl	8013384 <LoRaMacMibSetRequestConfirm>
 800df00:	4603      	mov	r3, r0
 800df02:	2b00      	cmp	r3, #0
 800df04:	d10b      	bne.n	800df1e <LmHandlerRequestClass+0xee>
                            if( LmHandlerCallbacks->OnClassChange != NULL )
 800df06:	4b0d      	ldr	r3, [pc, #52]	@ (800df3c <LmHandlerRequestClass+0x10c>)
 800df08:	681b      	ldr	r3, [r3, #0]
 800df0a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800df0c:	2b00      	cmp	r3, #0
 800df0e:	d00e      	beq.n	800df2e <LmHandlerRequestClass+0xfe>
                                LmHandlerCallbacks->OnClassChange( newClass );
 800df10:	4b0a      	ldr	r3, [pc, #40]	@ (800df3c <LmHandlerRequestClass+0x10c>)
 800df12:	681b      	ldr	r3, [r3, #0]
 800df14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800df16:	79fa      	ldrb	r2, [r7, #7]
 800df18:	4610      	mov	r0, r2
 800df1a:	4798      	blx	r3
                break;
 800df1c:	e007      	b.n	800df2e <LmHandlerRequestClass+0xfe>
                            errorStatus = LORAMAC_HANDLER_ERROR;
 800df1e:	23ff      	movs	r3, #255	@ 0xff
 800df20:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
                break;
 800df24:	e003      	b.n	800df2e <LmHandlerRequestClass+0xfe>
                break;
 800df26:	bf00      	nop
 800df28:	e002      	b.n	800df30 <LmHandlerRequestClass+0x100>
                break;
 800df2a:	bf00      	nop
 800df2c:	e000      	b.n	800df30 <LmHandlerRequestClass+0x100>
                break;
 800df2e:	bf00      	nop
        }
    }
    return errorStatus;
 800df30:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
}
 800df34:	4618      	mov	r0, r3
 800df36:	3738      	adds	r7, #56	@ 0x38
 800df38:	46bd      	mov	sp, r7
 800df3a:	bd80      	pop	{r7, pc}
 800df3c:	20000a64 	.word	0x20000a64

0800df40 <LmHandlerGetCurrentClass>:

LmHandlerErrorStatus_t LmHandlerGetCurrentClass( DeviceClass_t *deviceClass )
{
 800df40:	b580      	push	{r7, lr}
 800df42:	b08c      	sub	sp, #48	@ 0x30
 800df44:	af00      	add	r7, sp, #0
 800df46:	6078      	str	r0, [r7, #4]
    MibRequestConfirm_t mibReq;
    if( deviceClass == NULL )
 800df48:	687b      	ldr	r3, [r7, #4]
 800df4a:	2b00      	cmp	r3, #0
 800df4c:	d102      	bne.n	800df54 <LmHandlerGetCurrentClass+0x14>
    {
        return LORAMAC_HANDLER_ERROR;
 800df4e:	f04f 33ff 	mov.w	r3, #4294967295
 800df52:	e010      	b.n	800df76 <LmHandlerGetCurrentClass+0x36>
    }

    mibReq.Type = MIB_DEVICE_CLASS;
 800df54:	2300      	movs	r3, #0
 800df56:	723b      	strb	r3, [r7, #8]
    if( LoRaMacMibGetRequestConfirm( &mibReq ) != LORAMAC_STATUS_OK )
 800df58:	f107 0308 	add.w	r3, r7, #8
 800df5c:	4618      	mov	r0, r3
 800df5e:	f005 f839 	bl	8012fd4 <LoRaMacMibGetRequestConfirm>
 800df62:	4603      	mov	r3, r0
 800df64:	2b00      	cmp	r3, #0
 800df66:	d002      	beq.n	800df6e <LmHandlerGetCurrentClass+0x2e>
    {
        return LORAMAC_HANDLER_ERROR;
 800df68:	f04f 33ff 	mov.w	r3, #4294967295
 800df6c:	e003      	b.n	800df76 <LmHandlerGetCurrentClass+0x36>
    }

    *deviceClass = mibReq.Param.Class;
 800df6e:	7b3a      	ldrb	r2, [r7, #12]
 800df70:	687b      	ldr	r3, [r7, #4]
 800df72:	701a      	strb	r2, [r3, #0]
    return LORAMAC_HANDLER_SUCCESS;
 800df74:	2300      	movs	r3, #0
}
 800df76:	4618      	mov	r0, r3
 800df78:	3730      	adds	r7, #48	@ 0x30
 800df7a:	46bd      	mov	sp, r7
 800df7c:	bd80      	pop	{r7, pc}
	...

0800df80 <LmHandlerGetTxDatarate>:

LmHandlerErrorStatus_t LmHandlerGetTxDatarate( int8_t *txDatarate )
{
 800df80:	b580      	push	{r7, lr}
 800df82:	b08c      	sub	sp, #48	@ 0x30
 800df84:	af00      	add	r7, sp, #0
 800df86:	6078      	str	r0, [r7, #4]
    MibRequestConfirm_t mibGet;
    if( txDatarate == NULL )
 800df88:	687b      	ldr	r3, [r7, #4]
 800df8a:	2b00      	cmp	r3, #0
 800df8c:	d102      	bne.n	800df94 <LmHandlerGetTxDatarate+0x14>
    {
        return LORAMAC_HANDLER_ERROR;
 800df8e:	f04f 33ff 	mov.w	r3, #4294967295
 800df92:	e016      	b.n	800dfc2 <LmHandlerGetTxDatarate+0x42>
    }

    mibGet.Type = MIB_CHANNELS_DATARATE;
 800df94:	2320      	movs	r3, #32
 800df96:	723b      	strb	r3, [r7, #8]
    if( LoRaMacMibGetRequestConfirm( &mibGet ) != LORAMAC_STATUS_OK )
 800df98:	f107 0308 	add.w	r3, r7, #8
 800df9c:	4618      	mov	r0, r3
 800df9e:	f005 f819 	bl	8012fd4 <LoRaMacMibGetRequestConfirm>
 800dfa2:	4603      	mov	r3, r0
 800dfa4:	2b00      	cmp	r3, #0
 800dfa6:	d002      	beq.n	800dfae <LmHandlerGetTxDatarate+0x2e>
    {
        return LORAMAC_HANDLER_ERROR;
 800dfa8:	f04f 33ff 	mov.w	r3, #4294967295
 800dfac:	e009      	b.n	800dfc2 <LmHandlerGetTxDatarate+0x42>
    }

    *txDatarate = mibGet.Param.ChannelsDatarate;
 800dfae:	f997 200c 	ldrsb.w	r2, [r7, #12]
 800dfb2:	687b      	ldr	r3, [r7, #4]
 800dfb4:	701a      	strb	r2, [r3, #0]
    LmHandlerParams.TxDatarate = *txDatarate;
 800dfb6:	687b      	ldr	r3, [r7, #4]
 800dfb8:	f993 2000 	ldrsb.w	r2, [r3]
 800dfbc:	4b03      	ldr	r3, [pc, #12]	@ (800dfcc <LmHandlerGetTxDatarate+0x4c>)
 800dfbe:	711a      	strb	r2, [r3, #4]
    return LORAMAC_HANDLER_SUCCESS;
 800dfc0:	2300      	movs	r3, #0
}
 800dfc2:	4618      	mov	r0, r3
 800dfc4:	3730      	adds	r7, #48	@ 0x30
 800dfc6:	46bd      	mov	sp, r7
 800dfc8:	bd80      	pop	{r7, pc}
 800dfca:	bf00      	nop
 800dfcc:	20000a4c 	.word	0x20000a4c

0800dfd0 <LmHandlerSetSystemMaxRxError>:
    *region = LmHandlerParams.ActiveRegion;
    return LORAMAC_HANDLER_SUCCESS;
}

LmHandlerErrorStatus_t LmHandlerSetSystemMaxRxError( uint32_t maxErrorInMs )
{
 800dfd0:	b580      	push	{r7, lr}
 800dfd2:	b08c      	sub	sp, #48	@ 0x30
 800dfd4:	af00      	add	r7, sp, #0
 800dfd6:	6078      	str	r0, [r7, #4]
    MibRequestConfirm_t mibReq;

    mibReq.Type = MIB_SYSTEM_MAX_RX_ERROR;
 800dfd8:	2323      	movs	r3, #35	@ 0x23
 800dfda:	723b      	strb	r3, [r7, #8]
    mibReq.Param.SystemMaxRxError = maxErrorInMs;
 800dfdc:	687b      	ldr	r3, [r7, #4]
 800dfde:	60fb      	str	r3, [r7, #12]
    if( LoRaMacMibSetRequestConfirm( &mibReq ) != LORAMAC_STATUS_OK )
 800dfe0:	f107 0308 	add.w	r3, r7, #8
 800dfe4:	4618      	mov	r0, r3
 800dfe6:	f005 f9cd 	bl	8013384 <LoRaMacMibSetRequestConfirm>
 800dfea:	4603      	mov	r3, r0
 800dfec:	2b00      	cmp	r3, #0
 800dfee:	d002      	beq.n	800dff6 <LmHandlerSetSystemMaxRxError+0x26>
    {
        return LORAMAC_HANDLER_ERROR;
 800dff0:	f04f 33ff 	mov.w	r3, #4294967295
 800dff4:	e000      	b.n	800dff8 <LmHandlerSetSystemMaxRxError+0x28>
    }
    return LORAMAC_HANDLER_SUCCESS;
 800dff6:	2300      	movs	r3, #0
}
 800dff8:	4618      	mov	r0, r3
 800dffa:	3730      	adds	r7, #48	@ 0x30
 800dffc:	46bd      	mov	sp, r7
 800dffe:	bd80      	pop	{r7, pc}

0800e000 <McpsConfirm>:
 * LORAMAC NOTIFICATIONS HANDLING
 *=============================================================================
 */

static void McpsConfirm( McpsConfirm_t *mcpsConfirm )
{
 800e000:	b580      	push	{r7, lr}
 800e002:	b082      	sub	sp, #8
 800e004:	af00      	add	r7, sp, #0
 800e006:	6078      	str	r0, [r7, #4]
    TxParams.IsMcpsConfirm = 1;
 800e008:	4b18      	ldr	r3, [pc, #96]	@ (800e06c <McpsConfirm+0x6c>)
 800e00a:	2201      	movs	r2, #1
 800e00c:	701a      	strb	r2, [r3, #0]
    TxParams.Status = mcpsConfirm->Status;
 800e00e:	687b      	ldr	r3, [r7, #4]
 800e010:	785a      	ldrb	r2, [r3, #1]
 800e012:	4b16      	ldr	r3, [pc, #88]	@ (800e06c <McpsConfirm+0x6c>)
 800e014:	705a      	strb	r2, [r3, #1]
    TxParams.Datarate = mcpsConfirm->Datarate;
 800e016:	687b      	ldr	r3, [r7, #4]
 800e018:	789b      	ldrb	r3, [r3, #2]
 800e01a:	b25a      	sxtb	r2, r3
 800e01c:	4b13      	ldr	r3, [pc, #76]	@ (800e06c <McpsConfirm+0x6c>)
 800e01e:	729a      	strb	r2, [r3, #10]
    TxParams.UplinkCounter = mcpsConfirm->UpLinkCounter;
 800e020:	687b      	ldr	r3, [r7, #4]
 800e022:	68db      	ldr	r3, [r3, #12]
 800e024:	4a11      	ldr	r2, [pc, #68]	@ (800e06c <McpsConfirm+0x6c>)
 800e026:	60d3      	str	r3, [r2, #12]
    TxParams.TxPower = mcpsConfirm->TxPower;
 800e028:	687b      	ldr	r3, [r7, #4]
 800e02a:	f993 2003 	ldrsb.w	r2, [r3, #3]
 800e02e:	4b0f      	ldr	r3, [pc, #60]	@ (800e06c <McpsConfirm+0x6c>)
 800e030:	761a      	strb	r2, [r3, #24]
    TxParams.Channel = mcpsConfirm->Channel;
 800e032:	687b      	ldr	r3, [r7, #4]
 800e034:	691b      	ldr	r3, [r3, #16]
 800e036:	b2da      	uxtb	r2, r3
 800e038:	4b0c      	ldr	r3, [pc, #48]	@ (800e06c <McpsConfirm+0x6c>)
 800e03a:	765a      	strb	r2, [r3, #25]
    TxParams.AckReceived = mcpsConfirm->AckReceived;
 800e03c:	687b      	ldr	r3, [r7, #4]
 800e03e:	791b      	ldrb	r3, [r3, #4]
 800e040:	461a      	mov	r2, r3
 800e042:	4b0a      	ldr	r3, [pc, #40]	@ (800e06c <McpsConfirm+0x6c>)
 800e044:	725a      	strb	r2, [r3, #9]

    if( LmHandlerCallbacks->OnTxData != NULL )
 800e046:	4b0a      	ldr	r3, [pc, #40]	@ (800e070 <McpsConfirm+0x70>)
 800e048:	681b      	ldr	r3, [r3, #0]
 800e04a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e04c:	2b00      	cmp	r3, #0
 800e04e:	d004      	beq.n	800e05a <McpsConfirm+0x5a>
    {
        LmHandlerCallbacks->OnTxData( &TxParams );
 800e050:	4b07      	ldr	r3, [pc, #28]	@ (800e070 <McpsConfirm+0x70>)
 800e052:	681b      	ldr	r3, [r3, #0]
 800e054:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e056:	4805      	ldr	r0, [pc, #20]	@ (800e06c <McpsConfirm+0x6c>)
 800e058:	4798      	blx	r3
    }

    LmHandlerPackagesNotify( PACKAGE_MCPS_CONFIRM, mcpsConfirm );
 800e05a:	6879      	ldr	r1, [r7, #4]
 800e05c:	2000      	movs	r0, #0
 800e05e:	f000 f9e9 	bl	800e434 <LmHandlerPackagesNotify>
}
 800e062:	bf00      	nop
 800e064:	3708      	adds	r7, #8
 800e066:	46bd      	mov	sp, r7
 800e068:	bd80      	pop	{r7, pc}
 800e06a:	bf00      	nop
 800e06c:	200000b4 	.word	0x200000b4
 800e070:	20000a64 	.word	0x20000a64

0800e074 <McpsIndication>:

static void McpsIndication( McpsIndication_t *mcpsIndication, LoRaMacRxStatus_t *rxStatus )
{
 800e074:	b580      	push	{r7, lr}
 800e076:	b086      	sub	sp, #24
 800e078:	af00      	add	r7, sp, #0
 800e07a:	6078      	str	r0, [r7, #4]
 800e07c:	6039      	str	r1, [r7, #0]
    LmHandlerAppData_t appData;
    DeviceClass_t deviceClass = CLASS_A;
 800e07e:	2300      	movs	r3, #0
 800e080:	73fb      	strb	r3, [r7, #15]
    RxParams.IsMcpsIndication = 1;
 800e082:	4b2d      	ldr	r3, [pc, #180]	@ (800e138 <McpsIndication+0xc4>)
 800e084:	2201      	movs	r2, #1
 800e086:	701a      	strb	r2, [r3, #0]
    RxParams.Status = mcpsIndication->Status;
 800e088:	687b      	ldr	r3, [r7, #4]
 800e08a:	785a      	ldrb	r2, [r3, #1]
 800e08c:	4b2a      	ldr	r3, [pc, #168]	@ (800e138 <McpsIndication+0xc4>)
 800e08e:	705a      	strb	r2, [r3, #1]

    if( RxParams.Status != LORAMAC_EVENT_INFO_STATUS_OK )
 800e090:	4b29      	ldr	r3, [pc, #164]	@ (800e138 <McpsIndication+0xc4>)
 800e092:	785b      	ldrb	r3, [r3, #1]
 800e094:	2b00      	cmp	r3, #0
 800e096:	d14b      	bne.n	800e130 <McpsIndication+0xbc>
    {
        return;
    }

    RxParams.Datarate = mcpsIndication->RxDatarate;
 800e098:	687b      	ldr	r3, [r7, #4]
 800e09a:	791b      	ldrb	r3, [r3, #4]
 800e09c:	b25a      	sxtb	r2, r3
 800e09e:	4b26      	ldr	r3, [pc, #152]	@ (800e138 <McpsIndication+0xc4>)
 800e0a0:	721a      	strb	r2, [r3, #8]
    RxParams.Rssi = rxStatus->Rssi;
 800e0a2:	683b      	ldr	r3, [r7, #0]
 800e0a4:	f9b3 3000 	ldrsh.w	r3, [r3]
 800e0a8:	b25a      	sxtb	r2, r3
 800e0aa:	4b23      	ldr	r3, [pc, #140]	@ (800e138 <McpsIndication+0xc4>)
 800e0ac:	725a      	strb	r2, [r3, #9]
    RxParams.Snr = rxStatus->Snr;
 800e0ae:	683b      	ldr	r3, [r7, #0]
 800e0b0:	f993 2002 	ldrsb.w	r2, [r3, #2]
 800e0b4:	4b20      	ldr	r3, [pc, #128]	@ (800e138 <McpsIndication+0xc4>)
 800e0b6:	729a      	strb	r2, [r3, #10]
    RxParams.RxSlot = rxStatus->RxSlot;
 800e0b8:	683b      	ldr	r3, [r7, #0]
 800e0ba:	78da      	ldrb	r2, [r3, #3]
 800e0bc:	4b1e      	ldr	r3, [pc, #120]	@ (800e138 <McpsIndication+0xc4>)
 800e0be:	741a      	strb	r2, [r3, #16]
    RxParams.DownlinkCounter = mcpsIndication->DownLinkCounter;
 800e0c0:	687b      	ldr	r3, [r7, #4]
 800e0c2:	691b      	ldr	r3, [r3, #16]
 800e0c4:	4a1c      	ldr	r2, [pc, #112]	@ (800e138 <McpsIndication+0xc4>)
 800e0c6:	60d3      	str	r3, [r2, #12]

    appData.Port = mcpsIndication->Port;
 800e0c8:	687b      	ldr	r3, [r7, #4]
 800e0ca:	78db      	ldrb	r3, [r3, #3]
 800e0cc:	743b      	strb	r3, [r7, #16]
    appData.BufferSize = mcpsIndication->BufferSize;
 800e0ce:	687b      	ldr	r3, [r7, #4]
 800e0d0:	7b1b      	ldrb	r3, [r3, #12]
 800e0d2:	747b      	strb	r3, [r7, #17]
    appData.Buffer = mcpsIndication->Buffer;
 800e0d4:	687b      	ldr	r3, [r7, #4]
 800e0d6:	689b      	ldr	r3, [r3, #8]
 800e0d8:	617b      	str	r3, [r7, #20]

    if( LmHandlerCallbacks->OnRxData != NULL )
 800e0da:	4b18      	ldr	r3, [pc, #96]	@ (800e13c <McpsIndication+0xc8>)
 800e0dc:	681b      	ldr	r3, [r3, #0]
 800e0de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e0e0:	2b00      	cmp	r3, #0
 800e0e2:	d007      	beq.n	800e0f4 <McpsIndication+0x80>
    {
        LmHandlerCallbacks->OnRxData( &appData, &RxParams );
 800e0e4:	4b15      	ldr	r3, [pc, #84]	@ (800e13c <McpsIndication+0xc8>)
 800e0e6:	681b      	ldr	r3, [r3, #0]
 800e0e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e0ea:	f107 0210 	add.w	r2, r7, #16
 800e0ee:	4912      	ldr	r1, [pc, #72]	@ (800e138 <McpsIndication+0xc4>)
 800e0f0:	4610      	mov	r0, r2
 800e0f2:	4798      	blx	r3
    }

    if( ( LmHandlerCallbacks->OnSysTimeUpdate != NULL ) && ( mcpsIndication->DeviceTimeAnsReceived == true ) )
 800e0f4:	4b11      	ldr	r3, [pc, #68]	@ (800e13c <McpsIndication+0xc8>)
 800e0f6:	681b      	ldr	r3, [r3, #0]
 800e0f8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e0fa:	2b00      	cmp	r3, #0
 800e0fc:	d007      	beq.n	800e10e <McpsIndication+0x9a>
 800e0fe:	687b      	ldr	r3, [r7, #4]
 800e100:	7e1b      	ldrb	r3, [r3, #24]
 800e102:	2b00      	cmp	r3, #0
 800e104:	d003      	beq.n	800e10e <McpsIndication+0x9a>
    {
        LmHandlerCallbacks->OnSysTimeUpdate( );
 800e106:	4b0d      	ldr	r3, [pc, #52]	@ (800e13c <McpsIndication+0xc8>)
 800e108:	681b      	ldr	r3, [r3, #0]
 800e10a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e10c:	4798      	blx	r3
    }
    /* Call packages RxProcess function */
    LmHandlerPackagesNotify( PACKAGE_MCPS_INDICATION, mcpsIndication );
 800e10e:	6879      	ldr	r1, [r7, #4]
 800e110:	2001      	movs	r0, #1
 800e112:	f000 f98f 	bl	800e434 <LmHandlerPackagesNotify>

    LmHandlerGetCurrentClass( &deviceClass );
 800e116:	f107 030f 	add.w	r3, r7, #15
 800e11a:	4618      	mov	r0, r3
 800e11c:	f7ff ff10 	bl	800df40 <LmHandlerGetCurrentClass>
            .Port = 0
        };
        LmHandlerSend( &appData, LORAMAC_HANDLER_UNCONFIRMED_MSG, true );
    }
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    if( mcpsIndication->IsUplinkTxPending != 0 )
 800e120:	687b      	ldr	r3, [r7, #4]
 800e122:	795b      	ldrb	r3, [r3, #5]
 800e124:	2b00      	cmp	r3, #0
 800e126:	d004      	beq.n	800e132 <McpsIndication+0xbe>
    {
        /* The server signals that it has pending data to be sent. */
        /* We schedule an uplink as soon as possible to flush the server. */
        IsUplinkTxPending = true;
 800e128:	4b05      	ldr	r3, [pc, #20]	@ (800e140 <McpsIndication+0xcc>)
 800e12a:	2201      	movs	r2, #1
 800e12c:	701a      	strb	r2, [r3, #0]
 800e12e:	e000      	b.n	800e132 <McpsIndication+0xbe>
        return;
 800e130:	bf00      	nop
    }
#endif /* LORAMAC_VERSION */
}
 800e132:	3718      	adds	r7, #24
 800e134:	46bd      	mov	sp, r7
 800e136:	bd80      	pop	{r7, pc}
 800e138:	200000d0 	.word	0x200000d0
 800e13c:	20000a64 	.word	0x20000a64
 800e140:	20000a94 	.word	0x20000a94

0800e144 <MlmeConfirm>:

static void MlmeConfirm( MlmeConfirm_t *mlmeConfirm )
{
 800e144:	b580      	push	{r7, lr}
 800e146:	b08c      	sub	sp, #48	@ 0x30
 800e148:	af00      	add	r7, sp, #0
 800e14a:	6078      	str	r0, [r7, #4]
    TxParams.IsMcpsConfirm = 0;
 800e14c:	4b49      	ldr	r3, [pc, #292]	@ (800e274 <MlmeConfirm+0x130>)
 800e14e:	2200      	movs	r2, #0
 800e150:	701a      	strb	r2, [r3, #0]
    TxParams.Status = mlmeConfirm->Status;
 800e152:	687b      	ldr	r3, [r7, #4]
 800e154:	785a      	ldrb	r2, [r3, #1]
 800e156:	4b47      	ldr	r3, [pc, #284]	@ (800e274 <MlmeConfirm+0x130>)
 800e158:	705a      	strb	r2, [r3, #1]
    if( LmHandlerCallbacks->OnTxData != NULL )
 800e15a:	4b47      	ldr	r3, [pc, #284]	@ (800e278 <MlmeConfirm+0x134>)
 800e15c:	681b      	ldr	r3, [r3, #0]
 800e15e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e160:	2b00      	cmp	r3, #0
 800e162:	d004      	beq.n	800e16e <MlmeConfirm+0x2a>
    {
        LmHandlerCallbacks->OnTxData( &TxParams );
 800e164:	4b44      	ldr	r3, [pc, #272]	@ (800e278 <MlmeConfirm+0x134>)
 800e166:	681b      	ldr	r3, [r3, #0]
 800e168:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e16a:	4842      	ldr	r0, [pc, #264]	@ (800e274 <MlmeConfirm+0x130>)
 800e16c:	4798      	blx	r3
    }

    LmHandlerPackagesNotify( PACKAGE_MLME_CONFIRM, mlmeConfirm );
 800e16e:	6879      	ldr	r1, [r7, #4]
 800e170:	2002      	movs	r0, #2
 800e172:	f000 f95f 	bl	800e434 <LmHandlerPackagesNotify>

    switch( mlmeConfirm->MlmeRequest )
 800e176:	687b      	ldr	r3, [r7, #4]
 800e178:	781b      	ldrb	r3, [r3, #0]
 800e17a:	3b01      	subs	r3, #1
 800e17c:	2b0b      	cmp	r3, #11
 800e17e:	d872      	bhi.n	800e266 <MlmeConfirm+0x122>
 800e180:	a201      	add	r2, pc, #4	@ (adr r2, 800e188 <MlmeConfirm+0x44>)
 800e182:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e186:	bf00      	nop
 800e188:	0800e1b9 	.word	0x0800e1b9
 800e18c:	0800e267 	.word	0x0800e267
 800e190:	0800e267 	.word	0x0800e267
 800e194:	0800e267 	.word	0x0800e267
 800e198:	0800e235 	.word	0x0800e235
 800e19c:	0800e267 	.word	0x0800e267
 800e1a0:	0800e267 	.word	0x0800e267
 800e1a4:	0800e267 	.word	0x0800e267
 800e1a8:	0800e267 	.word	0x0800e267
 800e1ac:	0800e267 	.word	0x0800e267
 800e1b0:	0800e24d 	.word	0x0800e24d
 800e1b4:	0800e267 	.word	0x0800e267
    {
        case MLME_JOIN:
            {
                MibRequestConfirm_t mibReq;
                mibReq.Type = MIB_DEV_ADDR;
 800e1b8:	2306      	movs	r3, #6
 800e1ba:	723b      	strb	r3, [r7, #8]
                LoRaMacMibGetRequestConfirm( &mibReq );
 800e1bc:	f107 0308 	add.w	r3, r7, #8
 800e1c0:	4618      	mov	r0, r3
 800e1c2:	f004 ff07 	bl	8012fd4 <LoRaMacMibGetRequestConfirm>
                if( SecureElementSetDevAddr( JoinParams.Mode, mibReq.Param.DevAddr ) == SECURE_ELEMENT_SUCCESS )
 800e1c6:	4b2d      	ldr	r3, [pc, #180]	@ (800e27c <MlmeConfirm+0x138>)
 800e1c8:	79db      	ldrb	r3, [r3, #7]
 800e1ca:	68fa      	ldr	r2, [r7, #12]
 800e1cc:	4611      	mov	r1, r2
 800e1ce:	4618      	mov	r0, r3
 800e1d0:	f7ff fa6c 	bl	800d6ac <SecureElementSetDevAddr>
 800e1d4:	4603      	mov	r3, r0
 800e1d6:	2b00      	cmp	r3, #0
 800e1d8:	d102      	bne.n	800e1e0 <MlmeConfirm+0x9c>
                {
                    CommissioningParams.DevAddr = mibReq.Param.DevAddr;
 800e1da:	68fb      	ldr	r3, [r7, #12]
 800e1dc:	4a28      	ldr	r2, [pc, #160]	@ (800e280 <MlmeConfirm+0x13c>)
 800e1de:	6153      	str	r3, [r2, #20]
                }
                LmHandlerGetTxDatarate( &JoinParams.Datarate );
 800e1e0:	4828      	ldr	r0, [pc, #160]	@ (800e284 <MlmeConfirm+0x140>)
 800e1e2:	f7ff fecd 	bl	800df80 <LmHandlerGetTxDatarate>
                LmHandlerGetTxPower( &JoinParams.TxPower );
 800e1e6:	4828      	ldr	r0, [pc, #160]	@ (800e288 <MlmeConfirm+0x144>)
 800e1e8:	f000 fa74 	bl	800e6d4 <LmHandlerGetTxPower>

                if( TxParams.Status == LORAMAC_EVENT_INFO_STATUS_OK )
 800e1ec:	4b21      	ldr	r3, [pc, #132]	@ (800e274 <MlmeConfirm+0x130>)
 800e1ee:	785b      	ldrb	r3, [r3, #1]
 800e1f0:	2b00      	cmp	r3, #0
 800e1f2:	d108      	bne.n	800e206 <MlmeConfirm+0xc2>
                {
                    /* Status is OK, node has joined the network */
                    JoinParams.Status = LORAMAC_HANDLER_SUCCESS;
 800e1f4:	4b21      	ldr	r3, [pc, #132]	@ (800e27c <MlmeConfirm+0x138>)
 800e1f6:	2200      	movs	r2, #0
 800e1f8:	719a      	strb	r2, [r3, #6]
                    LmHandlerRequestClass( LmHandlerParams.DefaultClass );
 800e1fa:	4b24      	ldr	r3, [pc, #144]	@ (800e28c <MlmeConfirm+0x148>)
 800e1fc:	785b      	ldrb	r3, [r3, #1]
 800e1fe:	4618      	mov	r0, r3
 800e200:	f7ff fe16 	bl	800de30 <LmHandlerRequestClass>
 800e204:	e002      	b.n	800e20c <MlmeConfirm+0xc8>
                }
                else
                {
                    /* Join was not successful. Try to join again */
                    JoinParams.Status = LORAMAC_HANDLER_ERROR;
 800e206:	4b1d      	ldr	r3, [pc, #116]	@ (800e27c <MlmeConfirm+0x138>)
 800e208:	22ff      	movs	r2, #255	@ 0xff
 800e20a:	719a      	strb	r2, [r3, #6]
                }
                /* Notify upper layer */
                if( LmHandlerCallbacks->OnJoinRequest != NULL )
 800e20c:	4b1a      	ldr	r3, [pc, #104]	@ (800e278 <MlmeConfirm+0x134>)
 800e20e:	681b      	ldr	r3, [r3, #0]
 800e210:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e212:	2b00      	cmp	r3, #0
 800e214:	d004      	beq.n	800e220 <MlmeConfirm+0xdc>
                {
                    LmHandlerCallbacks->OnJoinRequest( &JoinParams );
 800e216:	4b18      	ldr	r3, [pc, #96]	@ (800e278 <MlmeConfirm+0x134>)
 800e218:	681b      	ldr	r3, [r3, #0]
 800e21a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e21c:	4817      	ldr	r0, [pc, #92]	@ (800e27c <MlmeConfirm+0x138>)
 800e21e:	4798      	blx	r3
                }
                if( TxParams.Status == LORAMAC_EVENT_INFO_STATUS_OK )
 800e220:	4b14      	ldr	r3, [pc, #80]	@ (800e274 <MlmeConfirm+0x130>)
 800e222:	785b      	ldrb	r3, [r3, #1]
 800e224:	2b00      	cmp	r3, #0
 800e226:	d120      	bne.n	800e26a <MlmeConfirm+0x126>
                {
                    SecureElementPrintSessionKeys( JoinParams.Mode );
 800e228:	4b14      	ldr	r3, [pc, #80]	@ (800e27c <MlmeConfirm+0x138>)
 800e22a:	79db      	ldrb	r3, [r3, #7]
 800e22c:	4618      	mov	r0, r3
 800e22e:	f7fe ffe7 	bl	800d200 <SecureElementPrintSessionKeys>
                }
            }
            break;
 800e232:	e01a      	b.n	800e26a <MlmeConfirm+0x126>
        case MLME_LINK_CHECK:
            {
                RxParams.LinkCheck = true;
 800e234:	4b16      	ldr	r3, [pc, #88]	@ (800e290 <MlmeConfirm+0x14c>)
 800e236:	2201      	movs	r2, #1
 800e238:	745a      	strb	r2, [r3, #17]
                RxParams.DemodMargin = mlmeConfirm->DemodMargin;
 800e23a:	687b      	ldr	r3, [r7, #4]
 800e23c:	7a1a      	ldrb	r2, [r3, #8]
 800e23e:	4b14      	ldr	r3, [pc, #80]	@ (800e290 <MlmeConfirm+0x14c>)
 800e240:	749a      	strb	r2, [r3, #18]
                RxParams.NbGateways = mlmeConfirm->NbGateways;
 800e242:	687b      	ldr	r3, [r7, #4]
 800e244:	7a5a      	ldrb	r2, [r3, #9]
 800e246:	4b12      	ldr	r3, [pc, #72]	@ (800e290 <MlmeConfirm+0x14c>)
 800e248:	74da      	strb	r2, [r3, #19]
            }
            break;
 800e24a:	e00f      	b.n	800e26c <MlmeConfirm+0x128>
#endif /* LORAMAC_CLASSB_ENABLED == 1 */
            }
            break;
        case MLME_BEACON_ACQUISITION:
            {
                if( mlmeConfirm->Status == LORAMAC_EVENT_INFO_STATUS_OK )
 800e24c:	687b      	ldr	r3, [r7, #4]
 800e24e:	785b      	ldrb	r3, [r3, #1]
 800e250:	2b00      	cmp	r3, #0
 800e252:	d105      	bne.n	800e260 <MlmeConfirm+0x11c>
                {
                    /* Beacon has been acquired */
                    /* Request server for ping slot */
                    LmHandlerPingSlotReq( LmHandlerParams.PingSlotPeriodicity );
 800e254:	4b0d      	ldr	r3, [pc, #52]	@ (800e28c <MlmeConfirm+0x148>)
 800e256:	7c1b      	ldrb	r3, [r3, #16]
 800e258:	4618      	mov	r0, r3
 800e25a:	f7ff fddd 	bl	800de18 <LmHandlerPingSlotReq>
                    /* Beacon not acquired */
                    /* Request Device Time again. */
                    LmHandlerDeviceTimeReq( );
                }
            }
            break;
 800e25e:	e005      	b.n	800e26c <MlmeConfirm+0x128>
                    LmHandlerDeviceTimeReq( );
 800e260:	f7ff fdbe 	bl	800dde0 <LmHandlerDeviceTimeReq>
            break;
 800e264:	e002      	b.n	800e26c <MlmeConfirm+0x128>
                }
#endif /* LORAMAC_CLASSB_ENABLED == 1 */
            }
            break;
        default:
            break;
 800e266:	bf00      	nop
 800e268:	e000      	b.n	800e26c <MlmeConfirm+0x128>
            break;
 800e26a:	bf00      	nop
    }
}
 800e26c:	bf00      	nop
 800e26e:	3730      	adds	r7, #48	@ 0x30
 800e270:	46bd      	mov	sp, r7
 800e272:	bd80      	pop	{r7, pc}
 800e274:	200000b4 	.word	0x200000b4
 800e278:	20000a64 	.word	0x20000a64
 800e27c:	200000a8 	.word	0x200000a8
 800e280:	20000a10 	.word	0x20000a10
 800e284:	200000ac 	.word	0x200000ac
 800e288:	200000ad 	.word	0x200000ad
 800e28c:	20000a4c 	.word	0x20000a4c
 800e290:	200000d0 	.word	0x200000d0

0800e294 <MlmeIndication>:

static void MlmeIndication( MlmeIndication_t *mlmeIndication, LoRaMacRxStatus_t *rxStatus )
{
 800e294:	b580      	push	{r7, lr}
 800e296:	b082      	sub	sp, #8
 800e298:	af00      	add	r7, sp, #0
 800e29a:	6078      	str	r0, [r7, #4]
 800e29c:	6039      	str	r1, [r7, #0]
    RxParams.IsMcpsIndication = 0;
 800e29e:	4b20      	ldr	r3, [pc, #128]	@ (800e320 <MlmeIndication+0x8c>)
 800e2a0:	2200      	movs	r2, #0
 800e2a2:	701a      	strb	r2, [r3, #0]
    RxParams.Status = mlmeIndication->Status;
 800e2a4:	687b      	ldr	r3, [r7, #4]
 800e2a6:	785a      	ldrb	r2, [r3, #1]
 800e2a8:	4b1d      	ldr	r3, [pc, #116]	@ (800e320 <MlmeIndication+0x8c>)
 800e2aa:	705a      	strb	r2, [r3, #1]
    RxParams.Datarate = mlmeIndication->RxDatarate;
 800e2ac:	687b      	ldr	r3, [r7, #4]
 800e2ae:	789b      	ldrb	r3, [r3, #2]
 800e2b0:	b25a      	sxtb	r2, r3
 800e2b2:	4b1b      	ldr	r3, [pc, #108]	@ (800e320 <MlmeIndication+0x8c>)
 800e2b4:	721a      	strb	r2, [r3, #8]
    RxParams.Rssi = rxStatus->Rssi;
 800e2b6:	683b      	ldr	r3, [r7, #0]
 800e2b8:	f9b3 3000 	ldrsh.w	r3, [r3]
 800e2bc:	b25a      	sxtb	r2, r3
 800e2be:	4b18      	ldr	r3, [pc, #96]	@ (800e320 <MlmeIndication+0x8c>)
 800e2c0:	725a      	strb	r2, [r3, #9]
    RxParams.Snr = rxStatus->Snr;
 800e2c2:	683b      	ldr	r3, [r7, #0]
 800e2c4:	f993 2002 	ldrsb.w	r2, [r3, #2]
 800e2c8:	4b15      	ldr	r3, [pc, #84]	@ (800e320 <MlmeIndication+0x8c>)
 800e2ca:	729a      	strb	r2, [r3, #10]
    RxParams.RxSlot = rxStatus->RxSlot;
 800e2cc:	683b      	ldr	r3, [r7, #0]
 800e2ce:	78da      	ldrb	r2, [r3, #3]
 800e2d0:	4b13      	ldr	r3, [pc, #76]	@ (800e320 <MlmeIndication+0x8c>)
 800e2d2:	741a      	strb	r2, [r3, #16]
    RxParams.DownlinkCounter = mlmeIndication->DownLinkCounter;
 800e2d4:	687b      	ldr	r3, [r7, #4]
 800e2d6:	685b      	ldr	r3, [r3, #4]
 800e2d8:	4a11      	ldr	r2, [pc, #68]	@ (800e320 <MlmeIndication+0x8c>)
 800e2da:	60d3      	str	r3, [r2, #12]
    if( ( LmHandlerCallbacks->OnRxData != NULL ) && ( mlmeIndication->MlmeIndication != MLME_BEACON ) && ( mlmeIndication->MlmeIndication != MLME_BEACON_LOST ) )
 800e2dc:	4b11      	ldr	r3, [pc, #68]	@ (800e324 <MlmeIndication+0x90>)
 800e2de:	681b      	ldr	r3, [r3, #0]
 800e2e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e2e2:	2b00      	cmp	r3, #0
 800e2e4:	d00d      	beq.n	800e302 <MlmeIndication+0x6e>
 800e2e6:	687b      	ldr	r3, [r7, #4]
 800e2e8:	781b      	ldrb	r3, [r3, #0]
 800e2ea:	2b0a      	cmp	r3, #10
 800e2ec:	d009      	beq.n	800e302 <MlmeIndication+0x6e>
 800e2ee:	687b      	ldr	r3, [r7, #4]
 800e2f0:	781b      	ldrb	r3, [r3, #0]
 800e2f2:	2b0e      	cmp	r3, #14
 800e2f4:	d005      	beq.n	800e302 <MlmeIndication+0x6e>
    {
        LmHandlerCallbacks->OnRxData( NULL, &RxParams );
 800e2f6:	4b0b      	ldr	r3, [pc, #44]	@ (800e324 <MlmeIndication+0x90>)
 800e2f8:	681b      	ldr	r3, [r3, #0]
 800e2fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e2fc:	4908      	ldr	r1, [pc, #32]	@ (800e320 <MlmeIndication+0x8c>)
 800e2fe:	2000      	movs	r0, #0
 800e300:	4798      	blx	r3
    }

    /* Call packages RxProcess function */
    LmHandlerPackagesNotify( PACKAGE_MLME_INDICATION, mlmeIndication );
 800e302:	6879      	ldr	r1, [r7, #4]
 800e304:	2003      	movs	r0, #3
 800e306:	f000 f895 	bl	800e434 <LmHandlerPackagesNotify>

    switch( mlmeIndication->MlmeIndication )
 800e30a:	687b      	ldr	r3, [r7, #4]
 800e30c:	781b      	ldrb	r3, [r3, #0]
 800e30e:	2b0a      	cmp	r3, #10
 800e310:	d001      	beq.n	800e316 <MlmeIndication+0x82>
 800e312:	2b0e      	cmp	r3, #14
                }
#endif /* LORAMAC_CLASSB_ENABLED == 1 */
            }
            break;
        default:
            break;
 800e314:	e000      	b.n	800e318 <MlmeIndication+0x84>
            break;
 800e316:	bf00      	nop
    }
}
 800e318:	bf00      	nop
 800e31a:	3708      	adds	r7, #8
 800e31c:	46bd      	mov	sp, r7
 800e31e:	bd80      	pop	{r7, pc}
 800e320:	200000d0 	.word	0x200000d0
 800e324:	20000a64 	.word	0x20000a64

0800e328 <LmHandlerPackageRegister>:
 * PACKAGES HANDLING
 *=============================================================================
 */

LmHandlerErrorStatus_t LmHandlerPackageRegister( uint8_t id, void *params )
{
 800e328:	b580      	push	{r7, lr}
 800e32a:	b084      	sub	sp, #16
 800e32c:	af00      	add	r7, sp, #0
 800e32e:	4603      	mov	r3, r0
 800e330:	6039      	str	r1, [r7, #0]
 800e332:	71fb      	strb	r3, [r7, #7]
    LmhPackage_t *package = NULL;
 800e334:	2300      	movs	r3, #0
 800e336:	60fb      	str	r3, [r7, #12]
    switch( id )
 800e338:	79fb      	ldrb	r3, [r7, #7]
 800e33a:	2b00      	cmp	r3, #0
 800e33c:	d104      	bne.n	800e348 <LmHandlerPackageRegister+0x20>
    {
        case PACKAGE_ID_COMPLIANCE:
            {
                package = LmhpCompliancePackageFactory( );
 800e33e:	f000 fa8b 	bl	800e858 <LmhpCompliancePackageFactory>
 800e342:	4603      	mov	r3, r0
 800e344:	60fb      	str	r3, [r7, #12]
                break;
 800e346:	e00d      	b.n	800e364 <LmHandlerPackageRegister+0x3c>
            }
        default:
            {
                if( LORAMAC_HANDLER_SUCCESS != LmhpPackagesRegister( id, &package ) )
 800e348:	f107 020c 	add.w	r2, r7, #12
 800e34c:	79fb      	ldrb	r3, [r7, #7]
 800e34e:	4611      	mov	r1, r2
 800e350:	4618      	mov	r0, r3
 800e352:	f000 ff73 	bl	800f23c <LmhpPackagesRegister>
 800e356:	4603      	mov	r3, r0
 800e358:	2b00      	cmp	r3, #0
 800e35a:	d002      	beq.n	800e362 <LmHandlerPackageRegister+0x3a>
                {
                    return LORAMAC_HANDLER_ERROR;
 800e35c:	f04f 33ff 	mov.w	r3, #4294967295
 800e360:	e03b      	b.n	800e3da <LmHandlerPackageRegister+0xb2>
                }
                break;
 800e362:	bf00      	nop
            }
    }
    if( package != NULL )
 800e364:	68fb      	ldr	r3, [r7, #12]
 800e366:	2b00      	cmp	r3, #0
 800e368:	d035      	beq.n	800e3d6 <LmHandlerPackageRegister+0xae>
    {
        LmHandlerPackages[id] = package;
 800e36a:	79fb      	ldrb	r3, [r7, #7]
 800e36c:	68fa      	ldr	r2, [r7, #12]
 800e36e:	491d      	ldr	r1, [pc, #116]	@ (800e3e4 <LmHandlerPackageRegister+0xbc>)
 800e370:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
        LmHandlerPackages[id]->OnJoinRequest = LmHandlerJoin;
 800e374:	79fb      	ldrb	r3, [r7, #7]
 800e376:	4a1b      	ldr	r2, [pc, #108]	@ (800e3e4 <LmHandlerPackageRegister+0xbc>)
 800e378:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800e37c:	4a1a      	ldr	r2, [pc, #104]	@ (800e3e8 <LmHandlerPackageRegister+0xc0>)
 800e37e:	629a      	str	r2, [r3, #40]	@ 0x28
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
        LmHandlerPackages[id]->OnSendRequest = LmHandlerSend;
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
        LmHandlerPackages[id]->OnSysTimeUpdate = LmHandlerCallbacks->OnSysTimeUpdate;
 800e380:	4b1a      	ldr	r3, [pc, #104]	@ (800e3ec <LmHandlerPackageRegister+0xc4>)
 800e382:	681a      	ldr	r2, [r3, #0]
 800e384:	79fb      	ldrb	r3, [r7, #7]
 800e386:	4917      	ldr	r1, [pc, #92]	@ (800e3e4 <LmHandlerPackageRegister+0xbc>)
 800e388:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800e38c:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 800e38e:	631a      	str	r2, [r3, #48]	@ 0x30
        LmHandlerPackages[id]->OnSystemReset = LmHandlerCallbacks->OnSystemReset;
 800e390:	4b16      	ldr	r3, [pc, #88]	@ (800e3ec <LmHandlerPackageRegister+0xc4>)
 800e392:	681a      	ldr	r2, [r3, #0]
 800e394:	79fb      	ldrb	r3, [r7, #7]
 800e396:	4913      	ldr	r1, [pc, #76]	@ (800e3e4 <LmHandlerPackageRegister+0xbc>)
 800e398:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800e39c:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800e39e:	635a      	str	r2, [r3, #52]	@ 0x34
#endif /* LORAMAC_VERSION */
        LmHandlerPackages[id]->OnDeviceTimeRequest = LmHandlerDeviceTimeReq;
 800e3a0:	79fb      	ldrb	r3, [r7, #7]
 800e3a2:	4a10      	ldr	r2, [pc, #64]	@ (800e3e4 <LmHandlerPackageRegister+0xbc>)
 800e3a4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800e3a8:	4a11      	ldr	r2, [pc, #68]	@ (800e3f0 <LmHandlerPackageRegister+0xc8>)
 800e3aa:	62da      	str	r2, [r3, #44]	@ 0x2c
        LmHandlerPackages[id]->OnPackageProcessEvent = LmHandlerCallbacks->OnMacProcess;
 800e3ac:	4b0f      	ldr	r3, [pc, #60]	@ (800e3ec <LmHandlerPackageRegister+0xc4>)
 800e3ae:	681a      	ldr	r2, [r3, #0]
 800e3b0:	79fb      	ldrb	r3, [r7, #7]
 800e3b2:	490c      	ldr	r1, [pc, #48]	@ (800e3e4 <LmHandlerPackageRegister+0xbc>)
 800e3b4:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800e3b8:	6992      	ldr	r2, [r2, #24]
 800e3ba:	615a      	str	r2, [r3, #20]
        LmHandlerPackages[id]->Init( params, AppData.Buffer, AppData.BufferSize );
 800e3bc:	79fb      	ldrb	r3, [r7, #7]
 800e3be:	4a09      	ldr	r2, [pc, #36]	@ (800e3e4 <LmHandlerPackageRegister+0xbc>)
 800e3c0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800e3c4:	685b      	ldr	r3, [r3, #4]
 800e3c6:	4a0b      	ldr	r2, [pc, #44]	@ (800e3f4 <LmHandlerPackageRegister+0xcc>)
 800e3c8:	6851      	ldr	r1, [r2, #4]
 800e3ca:	4a0a      	ldr	r2, [pc, #40]	@ (800e3f4 <LmHandlerPackageRegister+0xcc>)
 800e3cc:	7852      	ldrb	r2, [r2, #1]
 800e3ce:	6838      	ldr	r0, [r7, #0]
 800e3d0:	4798      	blx	r3

        return LORAMAC_HANDLER_SUCCESS;
 800e3d2:	2300      	movs	r3, #0
 800e3d4:	e001      	b.n	800e3da <LmHandlerPackageRegister+0xb2>
    }
    else
    {
        return LORAMAC_HANDLER_ERROR;
 800e3d6:	f04f 33ff 	mov.w	r3, #4294967295
    }
}
 800e3da:	4618      	mov	r0, r3
 800e3dc:	3710      	adds	r7, #16
 800e3de:	46bd      	mov	sp, r7
 800e3e0:	bd80      	pop	{r7, pc}
 800e3e2:	bf00      	nop
 800e3e4:	20000a38 	.word	0x20000a38
 800e3e8:	0800dac9 	.word	0x0800dac9
 800e3ec:	20000a64 	.word	0x20000a64
 800e3f0:	0800dde1 	.word	0x0800dde1
 800e3f4:	200000e4 	.word	0x200000e4

0800e3f8 <LmHandlerPackageIsInitialized>:

static bool LmHandlerPackageIsInitialized( uint8_t id )
{
 800e3f8:	b580      	push	{r7, lr}
 800e3fa:	b082      	sub	sp, #8
 800e3fc:	af00      	add	r7, sp, #0
 800e3fe:	4603      	mov	r3, r0
 800e400:	71fb      	strb	r3, [r7, #7]
    if( ( id < PKG_MAX_NUMBER ) && ( LmHandlerPackages[id]->IsInitialized != NULL ) )
 800e402:	79fb      	ldrb	r3, [r7, #7]
 800e404:	2b04      	cmp	r3, #4
 800e406:	d80e      	bhi.n	800e426 <LmHandlerPackageIsInitialized+0x2e>
 800e408:	79fb      	ldrb	r3, [r7, #7]
 800e40a:	4a09      	ldr	r2, [pc, #36]	@ (800e430 <LmHandlerPackageIsInitialized+0x38>)
 800e40c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800e410:	689b      	ldr	r3, [r3, #8]
 800e412:	2b00      	cmp	r3, #0
 800e414:	d007      	beq.n	800e426 <LmHandlerPackageIsInitialized+0x2e>
    {
        return LmHandlerPackages[id]->IsInitialized( );
 800e416:	79fb      	ldrb	r3, [r7, #7]
 800e418:	4a05      	ldr	r2, [pc, #20]	@ (800e430 <LmHandlerPackageIsInitialized+0x38>)
 800e41a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800e41e:	689b      	ldr	r3, [r3, #8]
 800e420:	4798      	blx	r3
 800e422:	4603      	mov	r3, r0
 800e424:	e000      	b.n	800e428 <LmHandlerPackageIsInitialized+0x30>
    }
    else
    {
        return false;
 800e426:	2300      	movs	r3, #0
    }
}
 800e428:	4618      	mov	r0, r3
 800e42a:	3708      	adds	r7, #8
 800e42c:	46bd      	mov	sp, r7
 800e42e:	bd80      	pop	{r7, pc}
 800e430:	20000a38 	.word	0x20000a38

0800e434 <LmHandlerPackagesNotify>:

static void LmHandlerPackagesNotify( PackageNotifyTypes_t notifyType, void *params )
{
 800e434:	b580      	push	{r7, lr}
 800e436:	b084      	sub	sp, #16
 800e438:	af00      	add	r7, sp, #0
 800e43a:	4603      	mov	r3, r0
 800e43c:	6039      	str	r1, [r7, #0]
 800e43e:	71fb      	strb	r3, [r7, #7]
    for( int8_t i = 0; i < PKG_MAX_NUMBER; i++ )
 800e440:	2300      	movs	r3, #0
 800e442:	73fb      	strb	r3, [r7, #15]
 800e444:	e067      	b.n	800e516 <LmHandlerPackagesNotify+0xe2>
    {
        if( LmHandlerPackages[i] != NULL )
 800e446:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800e44a:	4a37      	ldr	r2, [pc, #220]	@ (800e528 <LmHandlerPackagesNotify+0xf4>)
 800e44c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800e450:	2b00      	cmp	r3, #0
 800e452:	d05a      	beq.n	800e50a <LmHandlerPackagesNotify+0xd6>
        {
            switch( notifyType )
 800e454:	79fb      	ldrb	r3, [r7, #7]
 800e456:	2b03      	cmp	r3, #3
 800e458:	d84e      	bhi.n	800e4f8 <LmHandlerPackagesNotify+0xc4>
 800e45a:	a201      	add	r2, pc, #4	@ (adr r2, 800e460 <LmHandlerPackagesNotify+0x2c>)
 800e45c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e460:	0800e471 	.word	0x0800e471
 800e464:	0800e493 	.word	0x0800e493
 800e468:	0800e4b5 	.word	0x0800e4b5
 800e46c:	0800e4d7 	.word	0x0800e4d7
            {
                case PACKAGE_MCPS_CONFIRM:
                    {
                        if( LmHandlerPackages[i]->OnMcpsConfirmProcess != NULL )
 800e470:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800e474:	4a2c      	ldr	r2, [pc, #176]	@ (800e528 <LmHandlerPackagesNotify+0xf4>)
 800e476:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800e47a:	699b      	ldr	r3, [r3, #24]
 800e47c:	2b00      	cmp	r3, #0
 800e47e:	d03d      	beq.n	800e4fc <LmHandlerPackagesNotify+0xc8>
                        {
                            LmHandlerPackages[i]->OnMcpsConfirmProcess( ( McpsConfirm_t * ) params );
 800e480:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800e484:	4a28      	ldr	r2, [pc, #160]	@ (800e528 <LmHandlerPackagesNotify+0xf4>)
 800e486:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800e48a:	699b      	ldr	r3, [r3, #24]
 800e48c:	6838      	ldr	r0, [r7, #0]
 800e48e:	4798      	blx	r3
                        }
                        break;
 800e490:	e034      	b.n	800e4fc <LmHandlerPackagesNotify+0xc8>
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
                        if( ( LmHandlerPackages[i]->OnMcpsIndicationProcess != NULL ) &&
                            ( ( LmHandlerPackages[i]->Port == ( ( McpsIndication_t * )params )->Port ) ||
                              ( ( i == PACKAGE_ID_COMPLIANCE ) && ( LmHandlerPackages[PACKAGE_ID_COMPLIANCE]->IsRunning() ) ) ) )
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
                        if( LmHandlerPackages[i]->OnMcpsIndicationProcess != NULL )
 800e492:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800e496:	4a24      	ldr	r2, [pc, #144]	@ (800e528 <LmHandlerPackagesNotify+0xf4>)
 800e498:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800e49c:	69db      	ldr	r3, [r3, #28]
 800e49e:	2b00      	cmp	r3, #0
 800e4a0:	d02e      	beq.n	800e500 <LmHandlerPackagesNotify+0xcc>
#endif /* LORAMAC_VERSION */
                        {
                            LmHandlerPackages[i]->OnMcpsIndicationProcess( ( McpsIndication_t * )params );
 800e4a2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800e4a6:	4a20      	ldr	r2, [pc, #128]	@ (800e528 <LmHandlerPackagesNotify+0xf4>)
 800e4a8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800e4ac:	69db      	ldr	r3, [r3, #28]
 800e4ae:	6838      	ldr	r0, [r7, #0]
 800e4b0:	4798      	blx	r3
                        }
                        break;
 800e4b2:	e025      	b.n	800e500 <LmHandlerPackagesNotify+0xcc>
                    }
                case PACKAGE_MLME_CONFIRM:
                    {
                        if( LmHandlerPackages[i]->OnMlmeConfirmProcess != NULL )
 800e4b4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800e4b8:	4a1b      	ldr	r2, [pc, #108]	@ (800e528 <LmHandlerPackagesNotify+0xf4>)
 800e4ba:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800e4be:	6a1b      	ldr	r3, [r3, #32]
 800e4c0:	2b00      	cmp	r3, #0
 800e4c2:	d01f      	beq.n	800e504 <LmHandlerPackagesNotify+0xd0>
                        {
                            LmHandlerPackages[i]->OnMlmeConfirmProcess( ( MlmeConfirm_t * )params );
 800e4c4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800e4c8:	4a17      	ldr	r2, [pc, #92]	@ (800e528 <LmHandlerPackagesNotify+0xf4>)
 800e4ca:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800e4ce:	6a1b      	ldr	r3, [r3, #32]
 800e4d0:	6838      	ldr	r0, [r7, #0]
 800e4d2:	4798      	blx	r3
                        }
                        break;
 800e4d4:	e016      	b.n	800e504 <LmHandlerPackagesNotify+0xd0>
                    }
                case PACKAGE_MLME_INDICATION:
                    {
                        if( LmHandlerPackages[i]->OnMlmeIndicationProcess != NULL )
 800e4d6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800e4da:	4a13      	ldr	r2, [pc, #76]	@ (800e528 <LmHandlerPackagesNotify+0xf4>)
 800e4dc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800e4e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e4e2:	2b00      	cmp	r3, #0
 800e4e4:	d010      	beq.n	800e508 <LmHandlerPackagesNotify+0xd4>
                        {
                            LmHandlerPackages[i]->OnMlmeIndicationProcess( params );
 800e4e6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800e4ea:	4a0f      	ldr	r2, [pc, #60]	@ (800e528 <LmHandlerPackagesNotify+0xf4>)
 800e4ec:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800e4f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e4f2:	6838      	ldr	r0, [r7, #0]
 800e4f4:	4798      	blx	r3
                        }
                        break;
 800e4f6:	e007      	b.n	800e508 <LmHandlerPackagesNotify+0xd4>
                    }
                default:
                    {
                        break;
 800e4f8:	bf00      	nop
 800e4fa:	e006      	b.n	800e50a <LmHandlerPackagesNotify+0xd6>
                        break;
 800e4fc:	bf00      	nop
 800e4fe:	e004      	b.n	800e50a <LmHandlerPackagesNotify+0xd6>
                        break;
 800e500:	bf00      	nop
 800e502:	e002      	b.n	800e50a <LmHandlerPackagesNotify+0xd6>
                        break;
 800e504:	bf00      	nop
 800e506:	e000      	b.n	800e50a <LmHandlerPackagesNotify+0xd6>
                        break;
 800e508:	bf00      	nop
    for( int8_t i = 0; i < PKG_MAX_NUMBER; i++ )
 800e50a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800e50e:	b2db      	uxtb	r3, r3
 800e510:	3301      	adds	r3, #1
 800e512:	b2db      	uxtb	r3, r3
 800e514:	73fb      	strb	r3, [r7, #15]
 800e516:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800e51a:	2b04      	cmp	r3, #4
 800e51c:	dd93      	ble.n	800e446 <LmHandlerPackagesNotify+0x12>
                    }
            }
        }
    }
}
 800e51e:	bf00      	nop
 800e520:	bf00      	nop
 800e522:	3710      	adds	r7, #16
 800e524:	46bd      	mov	sp, r7
 800e526:	bd80      	pop	{r7, pc}
 800e528:	20000a38 	.word	0x20000a38

0800e52c <LmHandlerPackageIsTxPending>:

static bool LmHandlerPackageIsTxPending( void )
{
 800e52c:	b580      	push	{r7, lr}
 800e52e:	b082      	sub	sp, #8
 800e530:	af00      	add	r7, sp, #0
    for( int8_t i = 0; i < PKG_MAX_NUMBER; i++ )
 800e532:	2300      	movs	r3, #0
 800e534:	71fb      	strb	r3, [r7, #7]
 800e536:	e018      	b.n	800e56a <LmHandlerPackageIsTxPending+0x3e>
    {
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
        if( ( LmHandlerPackages[i] != NULL ) && ( i != PACKAGE_ID_COMPLIANCE ) )
#else
        if( LmHandlerPackages[i] != NULL )
 800e538:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800e53c:	4a0f      	ldr	r2, [pc, #60]	@ (800e57c <LmHandlerPackageIsTxPending+0x50>)
 800e53e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800e542:	2b00      	cmp	r3, #0
 800e544:	d00b      	beq.n	800e55e <LmHandlerPackageIsTxPending+0x32>
#endif /* LORAMAC_VERSION */
        {
            if( LmHandlerPackages[i]->IsTxPending( ) == true )
 800e546:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800e54a:	4a0c      	ldr	r2, [pc, #48]	@ (800e57c <LmHandlerPackageIsTxPending+0x50>)
 800e54c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800e550:	68db      	ldr	r3, [r3, #12]
 800e552:	4798      	blx	r3
 800e554:	4603      	mov	r3, r0
 800e556:	2b00      	cmp	r3, #0
 800e558:	d001      	beq.n	800e55e <LmHandlerPackageIsTxPending+0x32>
            {
                return true;
 800e55a:	2301      	movs	r3, #1
 800e55c:	e00a      	b.n	800e574 <LmHandlerPackageIsTxPending+0x48>
    for( int8_t i = 0; i < PKG_MAX_NUMBER; i++ )
 800e55e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800e562:	b2db      	uxtb	r3, r3
 800e564:	3301      	adds	r3, #1
 800e566:	b2db      	uxtb	r3, r3
 800e568:	71fb      	strb	r3, [r7, #7]
 800e56a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800e56e:	2b04      	cmp	r3, #4
 800e570:	dde2      	ble.n	800e538 <LmHandlerPackageIsTxPending+0xc>
            }
        }
    }
    return false;
 800e572:	2300      	movs	r3, #0
}
 800e574:	4618      	mov	r0, r3
 800e576:	3708      	adds	r7, #8
 800e578:	46bd      	mov	sp, r7
 800e57a:	bd80      	pop	{r7, pc}
 800e57c:	20000a38 	.word	0x20000a38

0800e580 <LmHandlerPackagesProcess>:

static void LmHandlerPackagesProcess( void )
{
 800e580:	b580      	push	{r7, lr}
 800e582:	b082      	sub	sp, #8
 800e584:	af00      	add	r7, sp, #0
    for( int8_t i = 0; i < PKG_MAX_NUMBER; i++ )
 800e586:	2300      	movs	r3, #0
 800e588:	71fb      	strb	r3, [r7, #7]
 800e58a:	e022      	b.n	800e5d2 <LmHandlerPackagesProcess+0x52>
    {
        if( ( LmHandlerPackages[i] != NULL ) &&
 800e58c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800e590:	4a14      	ldr	r2, [pc, #80]	@ (800e5e4 <LmHandlerPackagesProcess+0x64>)
 800e592:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800e596:	2b00      	cmp	r3, #0
 800e598:	d015      	beq.n	800e5c6 <LmHandlerPackagesProcess+0x46>
            ( LmHandlerPackages[i]->Process != NULL ) &&
 800e59a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800e59e:	4a11      	ldr	r2, [pc, #68]	@ (800e5e4 <LmHandlerPackagesProcess+0x64>)
 800e5a0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800e5a4:	691b      	ldr	r3, [r3, #16]
        if( ( LmHandlerPackages[i] != NULL ) &&
 800e5a6:	2b00      	cmp	r3, #0
 800e5a8:	d00d      	beq.n	800e5c6 <LmHandlerPackagesProcess+0x46>
            ( LmHandlerPackageIsInitialized( i ) != false ) )
 800e5aa:	79fb      	ldrb	r3, [r7, #7]
 800e5ac:	4618      	mov	r0, r3
 800e5ae:	f7ff ff23 	bl	800e3f8 <LmHandlerPackageIsInitialized>
 800e5b2:	4603      	mov	r3, r0
            ( LmHandlerPackages[i]->Process != NULL ) &&
 800e5b4:	2b00      	cmp	r3, #0
 800e5b6:	d006      	beq.n	800e5c6 <LmHandlerPackagesProcess+0x46>
        {
            LmHandlerPackages[i]->Process( );
 800e5b8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800e5bc:	4a09      	ldr	r2, [pc, #36]	@ (800e5e4 <LmHandlerPackagesProcess+0x64>)
 800e5be:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800e5c2:	691b      	ldr	r3, [r3, #16]
 800e5c4:	4798      	blx	r3
    for( int8_t i = 0; i < PKG_MAX_NUMBER; i++ )
 800e5c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800e5ca:	b2db      	uxtb	r3, r3
 800e5cc:	3301      	adds	r3, #1
 800e5ce:	b2db      	uxtb	r3, r3
 800e5d0:	71fb      	strb	r3, [r7, #7]
 800e5d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800e5d6:	2b04      	cmp	r3, #4
 800e5d8:	ddd8      	ble.n	800e58c <LmHandlerPackagesProcess+0xc>
        }
    }
}
 800e5da:	bf00      	nop
 800e5dc:	bf00      	nop
 800e5de:	3708      	adds	r7, #8
 800e5e0:	46bd      	mov	sp, r7
 800e5e2:	bd80      	pop	{r7, pc}
 800e5e4:	20000a38 	.word	0x20000a38

0800e5e8 <LmHandlerOnTxFrameCtrlChanged>:

#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
static void LmHandlerOnTxFrameCtrlChanged( LmHandlerMsgTypes_t isTxConfirmed )
{
 800e5e8:	b580      	push	{r7, lr}
 800e5ea:	b082      	sub	sp, #8
 800e5ec:	af00      	add	r7, sp, #0
 800e5ee:	4603      	mov	r3, r0
 800e5f0:	71fb      	strb	r3, [r7, #7]
    LmHandlerParams.IsTxConfirmed = isTxConfirmed;
 800e5f2:	4a09      	ldr	r2, [pc, #36]	@ (800e618 <LmHandlerOnTxFrameCtrlChanged+0x30>)
 800e5f4:	79fb      	ldrb	r3, [r7, #7]
 800e5f6:	70d3      	strb	r3, [r2, #3]

    if (LmHandlerCallbacks->OnTxFrameCtrlChanged != NULL)
 800e5f8:	4b08      	ldr	r3, [pc, #32]	@ (800e61c <LmHandlerOnTxFrameCtrlChanged+0x34>)
 800e5fa:	681b      	ldr	r3, [r3, #0]
 800e5fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e5fe:	2b00      	cmp	r3, #0
 800e600:	d005      	beq.n	800e60e <LmHandlerOnTxFrameCtrlChanged+0x26>
    {
        LmHandlerCallbacks->OnTxFrameCtrlChanged( isTxConfirmed );
 800e602:	4b06      	ldr	r3, [pc, #24]	@ (800e61c <LmHandlerOnTxFrameCtrlChanged+0x34>)
 800e604:	681b      	ldr	r3, [r3, #0]
 800e606:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e608:	79fa      	ldrb	r2, [r7, #7]
 800e60a:	4610      	mov	r0, r2
 800e60c:	4798      	blx	r3
    }
}
 800e60e:	bf00      	nop
 800e610:	3708      	adds	r7, #8
 800e612:	46bd      	mov	sp, r7
 800e614:	bd80      	pop	{r7, pc}
 800e616:	bf00      	nop
 800e618:	20000a4c 	.word	0x20000a4c
 800e61c:	20000a64 	.word	0x20000a64

0800e620 <LmHandlerOnPingSlotPeriodicityChanged>:

static void LmHandlerOnPingSlotPeriodicityChanged( uint8_t pingSlotPeriodicity )
{
 800e620:	b580      	push	{r7, lr}
 800e622:	b082      	sub	sp, #8
 800e624:	af00      	add	r7, sp, #0
 800e626:	4603      	mov	r3, r0
 800e628:	71fb      	strb	r3, [r7, #7]
    LmHandlerParams.PingSlotPeriodicity = pingSlotPeriodicity;
 800e62a:	4a09      	ldr	r2, [pc, #36]	@ (800e650 <LmHandlerOnPingSlotPeriodicityChanged+0x30>)
 800e62c:	79fb      	ldrb	r3, [r7, #7]
 800e62e:	7413      	strb	r3, [r2, #16]

    if (LmHandlerCallbacks->OnPingSlotPeriodicityChanged != NULL)
 800e630:	4b08      	ldr	r3, [pc, #32]	@ (800e654 <LmHandlerOnPingSlotPeriodicityChanged+0x34>)
 800e632:	681b      	ldr	r3, [r3, #0]
 800e634:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800e636:	2b00      	cmp	r3, #0
 800e638:	d005      	beq.n	800e646 <LmHandlerOnPingSlotPeriodicityChanged+0x26>
    {
        LmHandlerCallbacks->OnPingSlotPeriodicityChanged( pingSlotPeriodicity );
 800e63a:	4b06      	ldr	r3, [pc, #24]	@ (800e654 <LmHandlerOnPingSlotPeriodicityChanged+0x34>)
 800e63c:	681b      	ldr	r3, [r3, #0]
 800e63e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800e640:	79fa      	ldrb	r2, [r7, #7]
 800e642:	4610      	mov	r0, r2
 800e644:	4798      	blx	r3
    }
}
 800e646:	bf00      	nop
 800e648:	3708      	adds	r7, #8
 800e64a:	46bd      	mov	sp, r7
 800e64c:	bd80      	pop	{r7, pc}
 800e64e:	bf00      	nop
 800e650:	20000a4c 	.word	0x20000a4c
 800e654:	20000a64 	.word	0x20000a64

0800e658 <LmHandlerGetVersion>:
 * ST ADDITIONAL FUNCTIONS
 *=============================================================================
 */

LmHandlerErrorStatus_t LmHandlerGetVersion( LmHandlerVersionType_t lmhType, uint32_t *featureVersion )
{
 800e658:	b480      	push	{r7}
 800e65a:	b083      	sub	sp, #12
 800e65c:	af00      	add	r7, sp, #0
 800e65e:	4603      	mov	r3, r0
 800e660:	6039      	str	r1, [r7, #0]
 800e662:	71fb      	strb	r3, [r7, #7]
    if( featureVersion == NULL )
 800e664:	683b      	ldr	r3, [r7, #0]
 800e666:	2b00      	cmp	r3, #0
 800e668:	d102      	bne.n	800e670 <LmHandlerGetVersion+0x18>
    {
        return LORAMAC_HANDLER_ERROR;
 800e66a:	f04f 33ff 	mov.w	r3, #4294967295
 800e66e:	e00e      	b.n	800e68e <LmHandlerGetVersion+0x36>
    }

    switch( lmhType )
 800e670:	79fb      	ldrb	r3, [r7, #7]
 800e672:	2b00      	cmp	r3, #0
 800e674:	d002      	beq.n	800e67c <LmHandlerGetVersion+0x24>
 800e676:	2b01      	cmp	r3, #1
 800e678:	d004      	beq.n	800e684 <LmHandlerGetVersion+0x2c>
            break;
        case LORAMAC_HANDLER_REGION_VERSION:
            *featureVersion = REGION_VERSION;
            break;
        default:
            break;
 800e67a:	e007      	b.n	800e68c <LmHandlerGetVersion+0x34>
            *featureVersion = LORAMAC_VERSION;
 800e67c:	683b      	ldr	r3, [r7, #0]
 800e67e:	4a06      	ldr	r2, [pc, #24]	@ (800e698 <LmHandlerGetVersion+0x40>)
 800e680:	601a      	str	r2, [r3, #0]
            break;
 800e682:	e003      	b.n	800e68c <LmHandlerGetVersion+0x34>
            *featureVersion = REGION_VERSION;
 800e684:	683b      	ldr	r3, [r7, #0]
 800e686:	4a05      	ldr	r2, [pc, #20]	@ (800e69c <LmHandlerGetVersion+0x44>)
 800e688:	601a      	str	r2, [r3, #0]
            break;
 800e68a:	bf00      	nop
    }

    return LORAMAC_HANDLER_SUCCESS;
 800e68c:	2300      	movs	r3, #0
}
 800e68e:	4618      	mov	r0, r3
 800e690:	370c      	adds	r7, #12
 800e692:	46bd      	mov	sp, r7
 800e694:	bc80      	pop	{r7}
 800e696:	4770      	bx	lr
 800e698:	01000400 	.word	0x01000400
 800e69c:	02010003 	.word	0x02010003

0800e6a0 <LmHandlerStop>:

LmHandlerErrorStatus_t LmHandlerStop( void )
{
 800e6a0:	b580      	push	{r7, lr}
 800e6a2:	af00      	add	r7, sp, #0
    if( LoRaMacDeInitialization() == LORAMAC_STATUS_OK )
 800e6a4:	f005 fd72 	bl	801418c <LoRaMacDeInitialization>
 800e6a8:	4603      	mov	r3, r0
 800e6aa:	2b00      	cmp	r3, #0
 800e6ac:	d101      	bne.n	800e6b2 <LmHandlerStop+0x12>
    {
        return LORAMAC_HANDLER_SUCCESS;
 800e6ae:	2300      	movs	r3, #0
 800e6b0:	e001      	b.n	800e6b6 <LmHandlerStop+0x16>
    }
    else
    {
        return LORAMAC_HANDLER_BUSY_ERROR;
 800e6b2:	f06f 0301 	mvn.w	r3, #1
    }
}
 800e6b6:	4618      	mov	r0, r3
 800e6b8:	bd80      	pop	{r7, pc}

0800e6ba <LmHandlerHalt>:

LmHandlerErrorStatus_t LmHandlerHalt( void )
{
 800e6ba:	b580      	push	{r7, lr}
 800e6bc:	af00      	add	r7, sp, #0
    if( LoRaMacHalt() == LORAMAC_STATUS_OK )
 800e6be:	f004 fbc1 	bl	8012e44 <LoRaMacHalt>
 800e6c2:	4603      	mov	r3, r0
 800e6c4:	2b00      	cmp	r3, #0
 800e6c6:	d101      	bne.n	800e6cc <LmHandlerHalt+0x12>
    {
        return LORAMAC_HANDLER_SUCCESS;
 800e6c8:	2300      	movs	r3, #0
 800e6ca:	e001      	b.n	800e6d0 <LmHandlerHalt+0x16>
    }
    else
    {
        return LORAMAC_HANDLER_BUSY_ERROR;
 800e6cc:	f06f 0301 	mvn.w	r3, #1
    }
}
 800e6d0:	4618      	mov	r0, r3
 800e6d2:	bd80      	pop	{r7, pc}

0800e6d4 <LmHandlerGetTxPower>:
    rxParams->Datarate = mibReq.Param.Rx2Channel.Datarate;
    return LORAMAC_HANDLER_SUCCESS;
}

LmHandlerErrorStatus_t LmHandlerGetTxPower( int8_t *txPower )
{
 800e6d4:	b580      	push	{r7, lr}
 800e6d6:	b08c      	sub	sp, #48	@ 0x30
 800e6d8:	af00      	add	r7, sp, #0
 800e6da:	6078      	str	r0, [r7, #4]
    MibRequestConfirm_t mibReq;
    if( txPower == NULL )
 800e6dc:	687b      	ldr	r3, [r7, #4]
 800e6de:	2b00      	cmp	r3, #0
 800e6e0:	d102      	bne.n	800e6e8 <LmHandlerGetTxPower+0x14>
    {
        return LORAMAC_HANDLER_ERROR;
 800e6e2:	f04f 33ff 	mov.w	r3, #4294967295
 800e6e6:	e016      	b.n	800e716 <LmHandlerGetTxPower+0x42>
    }

    mibReq.Type = MIB_CHANNELS_TX_POWER;
 800e6e8:	2321      	movs	r3, #33	@ 0x21
 800e6ea:	723b      	strb	r3, [r7, #8]
    if( LoRaMacMibGetRequestConfirm( &mibReq ) != LORAMAC_STATUS_OK )
 800e6ec:	f107 0308 	add.w	r3, r7, #8
 800e6f0:	4618      	mov	r0, r3
 800e6f2:	f004 fc6f 	bl	8012fd4 <LoRaMacMibGetRequestConfirm>
 800e6f6:	4603      	mov	r3, r0
 800e6f8:	2b00      	cmp	r3, #0
 800e6fa:	d002      	beq.n	800e702 <LmHandlerGetTxPower+0x2e>
    {
        return LORAMAC_HANDLER_ERROR;
 800e6fc:	f04f 33ff 	mov.w	r3, #4294967295
 800e700:	e009      	b.n	800e716 <LmHandlerGetTxPower+0x42>
    }

    *txPower = mibReq.Param.ChannelsTxPower;
 800e702:	f997 200c 	ldrsb.w	r2, [r7, #12]
 800e706:	687b      	ldr	r3, [r7, #4]
 800e708:	701a      	strb	r2, [r3, #0]
    LmHandlerParams.TxPower = *txPower;
 800e70a:	687b      	ldr	r3, [r7, #4]
 800e70c:	f993 2000 	ldrsb.w	r2, [r3]
 800e710:	4b03      	ldr	r3, [pc, #12]	@ (800e720 <LmHandlerGetTxPower+0x4c>)
 800e712:	715a      	strb	r2, [r3, #5]
    return LORAMAC_HANDLER_SUCCESS;
 800e714:	2300      	movs	r3, #0
}
 800e716:	4618      	mov	r0, r3
 800e718:	3730      	adds	r7, #48	@ 0x30
 800e71a:	46bd      	mov	sp, r7
 800e71c:	bd80      	pop	{r7, pc}
 800e71e:	bf00      	nop
 800e720:	20000a4c 	.word	0x20000a4c

0800e724 <LmHandlerNvmDataStore>:

    return LORAMAC_HANDLER_SUCCESS;
}

LmHandlerErrorStatus_t LmHandlerNvmDataStore( void )
{
 800e724:	b580      	push	{r7, lr}
 800e726:	b08e      	sub	sp, #56	@ 0x38
 800e728:	af00      	add	r7, sp, #0
#if (defined( CONTEXT_MANAGEMENT_ENABLED ) && ( CONTEXT_MANAGEMENT_ENABLED == 1 ))
    LoRaMacNvmData_t *nvm;
    uint32_t nvm_size;
    LmHandlerErrorStatus_t lmhStatus = LORAMAC_HANDLER_SUCCESS;
 800e72a:	2300      	movs	r3, #0
 800e72c:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
    int32_t status = NVM_DATA_OK;
 800e730:	2300      	movs	r3, #0
 800e732:	633b      	str	r3, [r7, #48]	@ 0x30

    lmhStatus = LmHandlerHalt();
 800e734:	f7ff ffc1 	bl	800e6ba <LmHandlerHalt>
 800e738:	4603      	mov	r3, r0
 800e73a:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37

    if( lmhStatus == LORAMAC_HANDLER_SUCCESS )
 800e73e:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
 800e742:	2b00      	cmp	r3, #0
 800e744:	d12f      	bne.n	800e7a6 <LmHandlerNvmDataStore+0x82>
    {
        status = NvmDataMgmtStoreBegin();
 800e746:	f000 f859 	bl	800e7fc <NvmDataMgmtStoreBegin>
 800e74a:	6338      	str	r0, [r7, #48]	@ 0x30

        if( status == NVM_DATA_NO_UPDATED_DATA )
 800e74c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e74e:	f113 0f02 	cmn.w	r3, #2
 800e752:	d103      	bne.n	800e75c <LmHandlerNvmDataStore+0x38>
        {
            lmhStatus = LORAMAC_HANDLER_NVM_DATA_UP_TO_DATE;
 800e754:	23f8      	movs	r3, #248	@ 0xf8
 800e756:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 800e75a:	e01c      	b.n	800e796 <LmHandlerNvmDataStore+0x72>
        }
        else if( ( status != NVM_DATA_OK ) || ( LmHandlerCallbacks->OnStoreContextRequest == NULL ) )
 800e75c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e75e:	2b00      	cmp	r3, #0
 800e760:	d104      	bne.n	800e76c <LmHandlerNvmDataStore+0x48>
 800e762:	4b1b      	ldr	r3, [pc, #108]	@ (800e7d0 <LmHandlerNvmDataStore+0xac>)
 800e764:	681b      	ldr	r3, [r3, #0]
 800e766:	695b      	ldr	r3, [r3, #20]
 800e768:	2b00      	cmp	r3, #0
 800e76a:	d103      	bne.n	800e774 <LmHandlerNvmDataStore+0x50>
        {
            lmhStatus = LORAMAC_HANDLER_ERROR;
 800e76c:	23ff      	movs	r3, #255	@ 0xff
 800e76e:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 800e772:	e010      	b.n	800e796 <LmHandlerNvmDataStore+0x72>
        }
        else
        {
            MibRequestConfirm_t mibReq;
            mibReq.Type = MIB_NVM_CTXS;
 800e774:	2327      	movs	r3, #39	@ 0x27
 800e776:	703b      	strb	r3, [r7, #0]
            LoRaMacMibGetRequestConfirm( &mibReq );
 800e778:	463b      	mov	r3, r7
 800e77a:	4618      	mov	r0, r3
 800e77c:	f004 fc2a 	bl	8012fd4 <LoRaMacMibGetRequestConfirm>
            nvm = ( LoRaMacNvmData_t * )mibReq.Param.Contexts;
 800e780:	687b      	ldr	r3, [r7, #4]
 800e782:	62fb      	str	r3, [r7, #44]	@ 0x2c
            nvm_size = ( ( sizeof( LoRaMacNvmData_t ) + 7 ) & ~0x07 );
 800e784:	f44f 63ba 	mov.w	r3, #1488	@ 0x5d0
 800e788:	62bb      	str	r3, [r7, #40]	@ 0x28
            LmHandlerCallbacks->OnStoreContextRequest( nvm, nvm_size );
 800e78a:	4b11      	ldr	r3, [pc, #68]	@ (800e7d0 <LmHandlerNvmDataStore+0xac>)
 800e78c:	681b      	ldr	r3, [r3, #0]
 800e78e:	695b      	ldr	r3, [r3, #20]
 800e790:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800e792:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800e794:	4798      	blx	r3
        }

        if( NvmDataMgmtStoreEnd() != NVM_DATA_OK )
 800e796:	f000 f847 	bl	800e828 <NvmDataMgmtStoreEnd>
 800e79a:	4603      	mov	r3, r0
 800e79c:	2b00      	cmp	r3, #0
 800e79e:	d002      	beq.n	800e7a6 <LmHandlerNvmDataStore+0x82>
        {
            lmhStatus = LORAMAC_HANDLER_ERROR;
 800e7a0:	23ff      	movs	r3, #255	@ 0xff
 800e7a2:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
        }
    }

    if( ( lmhStatus == LORAMAC_HANDLER_SUCCESS ) && ( LmHandlerCallbacks->OnNvmDataChange != NULL ) )
 800e7a6:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
 800e7aa:	2b00      	cmp	r3, #0
 800e7ac:	d109      	bne.n	800e7c2 <LmHandlerNvmDataStore+0x9e>
 800e7ae:	4b08      	ldr	r3, [pc, #32]	@ (800e7d0 <LmHandlerNvmDataStore+0xac>)
 800e7b0:	681b      	ldr	r3, [r3, #0]
 800e7b2:	69db      	ldr	r3, [r3, #28]
 800e7b4:	2b00      	cmp	r3, #0
 800e7b6:	d004      	beq.n	800e7c2 <LmHandlerNvmDataStore+0x9e>
    {
        LmHandlerCallbacks->OnNvmDataChange( LORAMAC_HANDLER_NVM_STORE );
 800e7b8:	4b05      	ldr	r3, [pc, #20]	@ (800e7d0 <LmHandlerNvmDataStore+0xac>)
 800e7ba:	681b      	ldr	r3, [r3, #0]
 800e7bc:	69db      	ldr	r3, [r3, #28]
 800e7be:	2001      	movs	r0, #1
 800e7c0:	4798      	blx	r3
    }

    return lmhStatus;
 800e7c2:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
#else
    return LORAMAC_HANDLER_ERROR;
#endif /* CONTEXT_MANAGEMENT_ENABLED */
}
 800e7c6:	4618      	mov	r0, r3
 800e7c8:	3738      	adds	r7, #56	@ 0x38
 800e7ca:	46bd      	mov	sp, r7
 800e7cc:	bd80      	pop	{r7, pc}
 800e7ce:	bf00      	nop
 800e7d0:	20000a64 	.word	0x20000a64

0800e7d4 <NvmDataMgmtEvent>:
#if ( CONTEXT_MANAGEMENT_ENABLED == 1 )
static uint16_t NvmNotifyFlags = 0;
#endif /* CONTEXT_MANAGEMENT_ENABLED == 1 */

void NvmDataMgmtEvent( uint16_t notifyFlags )
{
 800e7d4:	b480      	push	{r7}
 800e7d6:	b083      	sub	sp, #12
 800e7d8:	af00      	add	r7, sp, #0
 800e7da:	4603      	mov	r3, r0
 800e7dc:	80fb      	strh	r3, [r7, #6]
#if ( CONTEXT_MANAGEMENT_ENABLED == 1 )
    NvmNotifyFlags |= notifyFlags;
 800e7de:	4b06      	ldr	r3, [pc, #24]	@ (800e7f8 <NvmDataMgmtEvent+0x24>)
 800e7e0:	881a      	ldrh	r2, [r3, #0]
 800e7e2:	88fb      	ldrh	r3, [r7, #6]
 800e7e4:	4313      	orrs	r3, r2
 800e7e6:	b29a      	uxth	r2, r3
 800e7e8:	4b03      	ldr	r3, [pc, #12]	@ (800e7f8 <NvmDataMgmtEvent+0x24>)
 800e7ea:	801a      	strh	r2, [r3, #0]
#endif /* CONTEXT_MANAGEMENT_ENABLED == 1 */
}
 800e7ec:	bf00      	nop
 800e7ee:	370c      	adds	r7, #12
 800e7f0:	46bd      	mov	sp, r7
 800e7f2:	bc80      	pop	{r7}
 800e7f4:	4770      	bx	lr
 800e7f6:	bf00      	nop
 800e7f8:	20000b8c 	.word	0x20000b8c

0800e7fc <NvmDataMgmtStoreBegin>:

int32_t NvmDataMgmtStoreBegin( void )
{
 800e7fc:	b580      	push	{r7, lr}
 800e7fe:	af00      	add	r7, sp, #0
#if ( CONTEXT_MANAGEMENT_ENABLED == 1 )
    /* Input checks */
    if( NvmNotifyFlags == LORAMAC_NVM_NOTIFY_FLAG_NONE )
 800e800:	4b08      	ldr	r3, [pc, #32]	@ (800e824 <NvmDataMgmtStoreBegin+0x28>)
 800e802:	881b      	ldrh	r3, [r3, #0]
 800e804:	2b00      	cmp	r3, #0
 800e806:	d102      	bne.n	800e80e <NvmDataMgmtStoreBegin+0x12>
    {
        /* There was no update. */
        return NVM_DATA_NO_UPDATED_DATA;
 800e808:	f06f 0301 	mvn.w	r3, #1
 800e80c:	e008      	b.n	800e820 <NvmDataMgmtStoreBegin+0x24>
    }
    if( LoRaMacStop( ) != LORAMAC_STATUS_OK )
 800e80e:	f004 faf1 	bl	8012df4 <LoRaMacStop>
 800e812:	4603      	mov	r3, r0
 800e814:	2b00      	cmp	r3, #0
 800e816:	d002      	beq.n	800e81e <NvmDataMgmtStoreBegin+0x22>
    {
        return NVM_DATA_NOT_AVAILABLE;
 800e818:	f06f 0302 	mvn.w	r3, #2
 800e81c:	e000      	b.n	800e820 <NvmDataMgmtStoreBegin+0x24>
    }
    return NVM_DATA_OK;
 800e81e:	2300      	movs	r3, #0
#else
    return NVM_DATA_DISABLED;
#endif /* CONTEXT_MANAGEMENT_ENABLED */
}
 800e820:	4618      	mov	r0, r3
 800e822:	bd80      	pop	{r7, pc}
 800e824:	20000b8c 	.word	0x20000b8c

0800e828 <NvmDataMgmtStoreEnd>:

int32_t NvmDataMgmtStoreEnd( void )
{
 800e828:	b580      	push	{r7, lr}
 800e82a:	af00      	add	r7, sp, #0
#if ( CONTEXT_MANAGEMENT_ENABLED == 1 )
    /* Reset notification flags */
    NvmNotifyFlags = LORAMAC_NVM_NOTIFY_FLAG_NONE;
 800e82c:	4b03      	ldr	r3, [pc, #12]	@ (800e83c <NvmDataMgmtStoreEnd+0x14>)
 800e82e:	2200      	movs	r2, #0
 800e830:	801a      	strh	r2, [r3, #0]

    /* Resume LoRaMac */
    LoRaMacStart( );
 800e832:	f004 fad1 	bl	8012dd8 <LoRaMacStart>
    return NVM_DATA_OK;
 800e836:	2300      	movs	r3, #0
#else
    return NVM_DATA_DISABLED;
#endif /* CONTEXT_MANAGEMENT_ENABLED */
}
 800e838:	4618      	mov	r0, r3
 800e83a:	bd80      	pop	{r7, pc}
 800e83c:	20000b8c 	.word	0x20000b8c

0800e840 <ClassBStatusReset>:

/*!
 * Reset Beacon status structure
 */
static inline void ClassBStatusReset( void )
{
 800e840:	b580      	push	{r7, lr}
 800e842:	af00      	add	r7, sp, #0
    memset1( ( uint8_t * ) &ComplianceTestState.ClassBStatus, 0, sizeof( ClassBStatus_t ) / sizeof( uint8_t ) );
 800e844:	2220      	movs	r2, #32
 800e846:	2100      	movs	r1, #0
 800e848:	4802      	ldr	r0, [pc, #8]	@ (800e854 <ClassBStatusReset+0x14>)
 800e84a:	f00c fdb1 	bl	801b3b0 <memset1>
}
 800e84e:	bf00      	nop
 800e850:	bd80      	pop	{r7, pc}
 800e852:	bf00      	nop
 800e854:	20000ba4 	.word	0x20000ba4

0800e858 <LmhpCompliancePackageFactory>:
    .OnSysTimeUpdate         = NULL,  /* To be initialized by LmHandler */
    .OnSystemReset           = NULL,  /* To be initialized by LmHandler */
};

LmhPackage_t *LmhpCompliancePackageFactory( void )
{
 800e858:	b480      	push	{r7}
 800e85a:	af00      	add	r7, sp, #0
    return &CompliancePackage;
 800e85c:	4b02      	ldr	r3, [pc, #8]	@ (800e868 <LmhpCompliancePackageFactory+0x10>)
}
 800e85e:	4618      	mov	r0, r3
 800e860:	46bd      	mov	sp, r7
 800e862:	bc80      	pop	{r7}
 800e864:	4770      	bx	lr
 800e866:	bf00      	nop
 800e868:	200000ec 	.word	0x200000ec

0800e86c <LmhpComplianceInit>:

static void LmhpComplianceInit( void *params, uint8_t *dataBuffer, uint8_t dataBufferMaxSize )
{
 800e86c:	b580      	push	{r7, lr}
 800e86e:	b086      	sub	sp, #24
 800e870:	af02      	add	r7, sp, #8
 800e872:	60f8      	str	r0, [r7, #12]
 800e874:	60b9      	str	r1, [r7, #8]
 800e876:	4613      	mov	r3, r2
 800e878:	71fb      	strb	r3, [r7, #7]
    if( ( params != NULL ) && ( dataBuffer != NULL ) )
 800e87a:	68fb      	ldr	r3, [r7, #12]
 800e87c:	2b00      	cmp	r3, #0
 800e87e:	d018      	beq.n	800e8b2 <LmhpComplianceInit+0x46>
 800e880:	68bb      	ldr	r3, [r7, #8]
 800e882:	2b00      	cmp	r3, #0
 800e884:	d015      	beq.n	800e8b2 <LmhpComplianceInit+0x46>
    {
        ComplianceParams                      = ( LmhpComplianceParams_t * ) params;
 800e886:	4a19      	ldr	r2, [pc, #100]	@ (800e8ec <LmhpComplianceInit+0x80>)
 800e888:	68fb      	ldr	r3, [r7, #12]
 800e88a:	6013      	str	r3, [r2, #0]
        ComplianceTestState.DataBuffer        = dataBuffer;
 800e88c:	4a18      	ldr	r2, [pc, #96]	@ (800e8f0 <LmhpComplianceInit+0x84>)
 800e88e:	68bb      	ldr	r3, [r7, #8]
 800e890:	60d3      	str	r3, [r2, #12]
        ComplianceTestState.DataBufferMaxSize = dataBufferMaxSize;
 800e892:	4a17      	ldr	r2, [pc, #92]	@ (800e8f0 <LmhpComplianceInit+0x84>)
 800e894:	79fb      	ldrb	r3, [r7, #7]
 800e896:	7253      	strb	r3, [r2, #9]
        ComplianceTestState.Initialized       = true;
 800e898:	4b15      	ldr	r3, [pc, #84]	@ (800e8f0 <LmhpComplianceInit+0x84>)
 800e89a:	2201      	movs	r2, #1
 800e89c:	701a      	strb	r2, [r3, #0]
        TimerInit( &ProcessTimer, OnProcessTimer );
 800e89e:	2300      	movs	r3, #0
 800e8a0:	9300      	str	r3, [sp, #0]
 800e8a2:	4b14      	ldr	r3, [pc, #80]	@ (800e8f4 <LmhpComplianceInit+0x88>)
 800e8a4:	2200      	movs	r2, #0
 800e8a6:	f04f 31ff 	mov.w	r1, #4294967295
 800e8aa:	4813      	ldr	r0, [pc, #76]	@ (800e8f8 <LmhpComplianceInit+0x8c>)
 800e8ac:	f010 fdf4 	bl	801f498 <UTIL_TIMER_Create>
 800e8b0:	e005      	b.n	800e8be <LmhpComplianceInit+0x52>
    }
    else
    {
        ComplianceParams                = NULL;
 800e8b2:	4b0e      	ldr	r3, [pc, #56]	@ (800e8ec <LmhpComplianceInit+0x80>)
 800e8b4:	2200      	movs	r2, #0
 800e8b6:	601a      	str	r2, [r3, #0]
        ComplianceTestState.Initialized = false;
 800e8b8:	4b0d      	ldr	r3, [pc, #52]	@ (800e8f0 <LmhpComplianceInit+0x84>)
 800e8ba:	2200      	movs	r2, #0
 800e8bc:	701a      	strb	r2, [r3, #0]
    }
    ComplianceTestState.RxAppCnt = 0;
 800e8be:	4b0c      	ldr	r3, [pc, #48]	@ (800e8f0 <LmhpComplianceInit+0x84>)
 800e8c0:	2200      	movs	r2, #0
 800e8c2:	821a      	strh	r2, [r3, #16]
    ClassBStatusReset( );
 800e8c4:	f7ff ffbc 	bl	800e840 <ClassBStatusReset>
    ComplianceTestState.IsTxPending = false;
 800e8c8:	4b09      	ldr	r3, [pc, #36]	@ (800e8f0 <LmhpComplianceInit+0x84>)
 800e8ca:	2200      	movs	r2, #0
 800e8cc:	705a      	strb	r2, [r3, #1]
    ComplianceTestState.IsBeaconRxStatusIndOn = false;
 800e8ce:	4b08      	ldr	r3, [pc, #32]	@ (800e8f0 <LmhpComplianceInit+0x84>)
 800e8d0:	2200      	movs	r2, #0
 800e8d2:	749a      	strb	r2, [r3, #18]
    ComplianceTestState.IsResetCmdPending = false;
 800e8d4:	4b06      	ldr	r3, [pc, #24]	@ (800e8f0 <LmhpComplianceInit+0x84>)
 800e8d6:	2200      	movs	r2, #0
 800e8d8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    ComplianceTestState.IsClassReqCmdPending = false;
 800e8dc:	4b04      	ldr	r3, [pc, #16]	@ (800e8f0 <LmhpComplianceInit+0x84>)
 800e8de:	2200      	movs	r2, #0
 800e8e0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
}
 800e8e4:	bf00      	nop
 800e8e6:	3710      	adds	r7, #16
 800e8e8:	46bd      	mov	sp, r7
 800e8ea:	bd80      	pop	{r7, pc}
 800e8ec:	20000bc8 	.word	0x20000bc8
 800e8f0:	20000b90 	.word	0x20000b90
 800e8f4:	0800f1f5 	.word	0x0800f1f5
 800e8f8:	20000bcc 	.word	0x20000bcc

0800e8fc <LmhpComplianceIsInitialized>:

static bool LmhpComplianceIsInitialized( void )
{
 800e8fc:	b480      	push	{r7}
 800e8fe:	af00      	add	r7, sp, #0
    return ComplianceTestState.Initialized;
 800e900:	4b02      	ldr	r3, [pc, #8]	@ (800e90c <LmhpComplianceIsInitialized+0x10>)
 800e902:	781b      	ldrb	r3, [r3, #0]
}
 800e904:	4618      	mov	r0, r3
 800e906:	46bd      	mov	sp, r7
 800e908:	bc80      	pop	{r7}
 800e90a:	4770      	bx	lr
 800e90c:	20000b90 	.word	0x20000b90

0800e910 <LmhpComplianceIsTxPending>:

static bool LmhpComplianceIsTxPending( void )
{
 800e910:	b480      	push	{r7}
 800e912:	af00      	add	r7, sp, #0
    return ComplianceTestState.IsTxPending;
 800e914:	4b02      	ldr	r3, [pc, #8]	@ (800e920 <LmhpComplianceIsTxPending+0x10>)
 800e916:	785b      	ldrb	r3, [r3, #1]
}
 800e918:	4618      	mov	r0, r3
 800e91a:	46bd      	mov	sp, r7
 800e91c:	bc80      	pop	{r7}
 800e91e:	4770      	bx	lr
 800e920:	20000b90 	.word	0x20000b90

0800e924 <LmhpComplianceProcess>:

static void LmhpComplianceProcess( void )
{
 800e924:	b590      	push	{r4, r7, lr}
 800e926:	b085      	sub	sp, #20
 800e928:	af00      	add	r7, sp, #0
    if( ComplianceTestState.IsTxPending == true )
 800e92a:	4b33      	ldr	r3, [pc, #204]	@ (800e9f8 <LmhpComplianceProcess+0xd4>)
 800e92c:	785b      	ldrb	r3, [r3, #1]
 800e92e:	2b00      	cmp	r3, #0
 800e930:	d03e      	beq.n	800e9b0 <LmhpComplianceProcess+0x8c>
    {
        TimerTime_t now = TimerGetCurrentTime( );
 800e932:	f010 ff6f 	bl	801f814 <UTIL_TIMER_GetCurrentTime>
 800e936:	60f8      	str	r0, [r7, #12]
        if( now > ( ComplianceTestState.TxPendingTimestamp + LmHandlerGetDutyCycleWaitTime( ) ) )
 800e938:	4b2f      	ldr	r3, [pc, #188]	@ (800e9f8 <LmhpComplianceProcess+0xd4>)
 800e93a:	685c      	ldr	r4, [r3, #4]
 800e93c:	f7ff f8ba 	bl	800dab4 <LmHandlerGetDutyCycleWaitTime>
 800e940:	4603      	mov	r3, r0
 800e942:	4423      	add	r3, r4
 800e944:	68fa      	ldr	r2, [r7, #12]
 800e946:	429a      	cmp	r2, r3
 800e948:	d941      	bls.n	800e9ce <LmhpComplianceProcess+0xaa>
        {
            if( ComplianceTestState.DataBufferSize != 0 )
 800e94a:	4b2b      	ldr	r3, [pc, #172]	@ (800e9f8 <LmhpComplianceProcess+0xd4>)
 800e94c:	7a9b      	ldrb	r3, [r3, #10]
 800e94e:	2b00      	cmp	r3, #0
 800e950:	d03d      	beq.n	800e9ce <LmhpComplianceProcess+0xaa>
            {
                /* Answer commands */
                LmHandlerAppData_t appData =
 800e952:	23e0      	movs	r3, #224	@ 0xe0
 800e954:	703b      	strb	r3, [r7, #0]
                {
                    .Buffer     = ComplianceTestState.DataBuffer,
                    .BufferSize = ComplianceTestState.DataBufferSize,
 800e956:	4b28      	ldr	r3, [pc, #160]	@ (800e9f8 <LmhpComplianceProcess+0xd4>)
 800e958:	7a9b      	ldrb	r3, [r3, #10]
                LmHandlerAppData_t appData =
 800e95a:	707b      	strb	r3, [r7, #1]
                    .Buffer     = ComplianceTestState.DataBuffer,
 800e95c:	4b26      	ldr	r3, [pc, #152]	@ (800e9f8 <LmhpComplianceProcess+0xd4>)
 800e95e:	68db      	ldr	r3, [r3, #12]
                LmHandlerAppData_t appData =
 800e960:	607b      	str	r3, [r7, #4]
                    .Port       = COMPLIANCE_PORT,
                };

                LmHandlerErrorStatus_t lmhStatus = LORAMAC_HANDLER_ERROR;
 800e962:	23ff      	movs	r3, #255	@ 0xff
 800e964:	72fb      	strb	r3, [r7, #11]
                lmhStatus = LmHandlerSend( &appData, ComplianceTestState.IsTxConfirmed, true );
 800e966:	4b24      	ldr	r3, [pc, #144]	@ (800e9f8 <LmhpComplianceProcess+0xd4>)
 800e968:	7a19      	ldrb	r1, [r3, #8]
 800e96a:	463b      	mov	r3, r7
 800e96c:	2201      	movs	r2, #1
 800e96e:	4618      	mov	r0, r3
 800e970:	f7ff f968 	bl	800dc44 <LmHandlerSend>
 800e974:	4603      	mov	r3, r0
 800e976:	72fb      	strb	r3, [r7, #11]
                if( ( lmhStatus == LORAMAC_HANDLER_SUCCESS ) || ( lmhStatus == LORAMAC_HANDLER_PAYLOAD_LENGTH_RESTRICTED ) )
 800e978:	f997 300b 	ldrsb.w	r3, [r7, #11]
 800e97c:	2b00      	cmp	r3, #0
 800e97e:	d004      	beq.n	800e98a <LmhpComplianceProcess+0x66>
 800e980:	f997 300b 	ldrsb.w	r3, [r7, #11]
 800e984:	f113 0f07 	cmn.w	r3, #7
 800e988:	d106      	bne.n	800e998 <LmhpComplianceProcess+0x74>
                {
                    ComplianceTestState.IsTxPending = false;
 800e98a:	4b1b      	ldr	r3, [pc, #108]	@ (800e9f8 <LmhpComplianceProcess+0xd4>)
 800e98c:	2200      	movs	r2, #0
 800e98e:	705a      	strb	r2, [r3, #1]
                    ComplianceTestState.DataBufferSize = 0;
 800e990:	4b19      	ldr	r3, [pc, #100]	@ (800e9f8 <LmhpComplianceProcess+0xd4>)
 800e992:	2200      	movs	r2, #0
 800e994:	729a      	strb	r2, [r3, #10]
 800e996:	e007      	b.n	800e9a8 <LmhpComplianceProcess+0x84>
                }
                else
                {
                    /* try to send the message again */
                    TimerSetValue( &ProcessTimer, 1500 );
 800e998:	f240 51dc 	movw	r1, #1500	@ 0x5dc
 800e99c:	4817      	ldr	r0, [pc, #92]	@ (800e9fc <LmhpComplianceProcess+0xd8>)
 800e99e:	f010 fe8f 	bl	801f6c0 <UTIL_TIMER_SetPeriod>
                    TimerStart( &ProcessTimer );
 800e9a2:	4816      	ldr	r0, [pc, #88]	@ (800e9fc <LmhpComplianceProcess+0xd8>)
 800e9a4:	f010 fdae 	bl	801f504 <UTIL_TIMER_Start>
                }

                ComplianceTestState.TxPendingTimestamp = now;
 800e9a8:	4a13      	ldr	r2, [pc, #76]	@ (800e9f8 <LmhpComplianceProcess+0xd4>)
 800e9aa:	68fb      	ldr	r3, [r7, #12]
 800e9ac:	6053      	str	r3, [r2, #4]
 800e9ae:	e00e      	b.n	800e9ce <LmhpComplianceProcess+0xaa>
        }
    }
    else
    {
        /* If no Tx is pending process other commands */
        if( ComplianceTestState.IsClassReqCmdPending == true )
 800e9b0:	4b11      	ldr	r3, [pc, #68]	@ (800e9f8 <LmhpComplianceProcess+0xd4>)
 800e9b2:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800e9b6:	2b00      	cmp	r3, #0
 800e9b8:	d009      	beq.n	800e9ce <LmhpComplianceProcess+0xaa>
        {
            ComplianceTestState.IsClassReqCmdPending = false;
 800e9ba:	4b0f      	ldr	r3, [pc, #60]	@ (800e9f8 <LmhpComplianceProcess+0xd4>)
 800e9bc:	2200      	movs	r2, #0
 800e9be:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
            LmHandlerRequestClass( ComplianceTestState.NewClass );
 800e9c2:	4b0d      	ldr	r3, [pc, #52]	@ (800e9f8 <LmhpComplianceProcess+0xd4>)
 800e9c4:	f893 3036 	ldrb.w	r3, [r3, #54]	@ 0x36
 800e9c8:	4618      	mov	r0, r3
 800e9ca:	f7ff fa31 	bl	800de30 <LmHandlerRequestClass>
        }
    }

    if( ComplianceTestState.IsResetCmdPending == true )
 800e9ce:	4b0a      	ldr	r3, [pc, #40]	@ (800e9f8 <LmhpComplianceProcess+0xd4>)
 800e9d0:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800e9d4:	2b00      	cmp	r3, #0
 800e9d6:	d00a      	beq.n	800e9ee <LmhpComplianceProcess+0xca>
    {
        ComplianceTestState.IsResetCmdPending = false;
 800e9d8:	4b07      	ldr	r3, [pc, #28]	@ (800e9f8 <LmhpComplianceProcess+0xd4>)
 800e9da:	2200      	movs	r2, #0
 800e9dc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        /* Call platform MCU reset API */
        if( CompliancePackage.OnSystemReset != NULL )
 800e9e0:	4b07      	ldr	r3, [pc, #28]	@ (800ea00 <LmhpComplianceProcess+0xdc>)
 800e9e2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e9e4:	2b00      	cmp	r3, #0
 800e9e6:	d002      	beq.n	800e9ee <LmhpComplianceProcess+0xca>
        {
            CompliancePackage.OnSystemReset( );
 800e9e8:	4b05      	ldr	r3, [pc, #20]	@ (800ea00 <LmhpComplianceProcess+0xdc>)
 800e9ea:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e9ec:	4798      	blx	r3
        }
    }
}
 800e9ee:	bf00      	nop
 800e9f0:	3714      	adds	r7, #20
 800e9f2:	46bd      	mov	sp, r7
 800e9f4:	bd90      	pop	{r4, r7, pc}
 800e9f6:	bf00      	nop
 800e9f8:	20000b90 	.word	0x20000b90
 800e9fc:	20000bcc 	.word	0x20000bcc
 800ea00:	200000ec 	.word	0x200000ec

0800ea04 <LmhpComplianceOnMcpsIndication>:

static void LmhpComplianceOnMcpsIndication( McpsIndication_t *mcpsIndication )
{
 800ea04:	b5b0      	push	{r4, r5, r7, lr}
 800ea06:	b0a4      	sub	sp, #144	@ 0x90
 800ea08:	af00      	add	r7, sp, #0
 800ea0a:	6078      	str	r0, [r7, #4]
    uint8_t cmdIndex        = 0;
 800ea0c:	2300      	movs	r3, #0
 800ea0e:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
    MibRequestConfirm_t mibReq;

    if( ComplianceTestState.Initialized == false )
 800ea12:	4bd0      	ldr	r3, [pc, #832]	@ (800ed54 <LmhpComplianceOnMcpsIndication+0x350>)
 800ea14:	781b      	ldrb	r3, [r3, #0]
 800ea16:	f083 0301 	eor.w	r3, r3, #1
 800ea1a:	b2db      	uxtb	r3, r3
 800ea1c:	2b00      	cmp	r3, #0
 800ea1e:	f040 83bf 	bne.w	800f1a0 <LmhpComplianceOnMcpsIndication+0x79c>
        return;
    }

    /* Increment the compliance certification protocol downlink counter */
    /* Not counting downlinks on FPort 0 */
    if( ( mcpsIndication->Port > 0 ) || ( mcpsIndication->AckReceived == true ) )
 800ea22:	687b      	ldr	r3, [r7, #4]
 800ea24:	78db      	ldrb	r3, [r3, #3]
 800ea26:	2b00      	cmp	r3, #0
 800ea28:	d103      	bne.n	800ea32 <LmhpComplianceOnMcpsIndication+0x2e>
 800ea2a:	687b      	ldr	r3, [r7, #4]
 800ea2c:	7b9b      	ldrb	r3, [r3, #14]
 800ea2e:	2b00      	cmp	r3, #0
 800ea30:	d005      	beq.n	800ea3e <LmhpComplianceOnMcpsIndication+0x3a>
    {
        ComplianceTestState.RxAppCnt++;
 800ea32:	4bc8      	ldr	r3, [pc, #800]	@ (800ed54 <LmhpComplianceOnMcpsIndication+0x350>)
 800ea34:	8a1b      	ldrh	r3, [r3, #16]
 800ea36:	3301      	adds	r3, #1
 800ea38:	b29a      	uxth	r2, r3
 800ea3a:	4bc6      	ldr	r3, [pc, #792]	@ (800ed54 <LmhpComplianceOnMcpsIndication+0x350>)
 800ea3c:	821a      	strh	r2, [r3, #16]
    }

    if( mcpsIndication->RxData == false )
 800ea3e:	687b      	ldr	r3, [r7, #4]
 800ea40:	7b5b      	ldrb	r3, [r3, #13]
 800ea42:	f083 0301 	eor.w	r3, r3, #1
 800ea46:	b2db      	uxtb	r3, r3
 800ea48:	2b00      	cmp	r3, #0
 800ea4a:	f040 83ab 	bne.w	800f1a4 <LmhpComplianceOnMcpsIndication+0x7a0>
    {
        return;
    }

    if( mcpsIndication->Port != COMPLIANCE_PORT )
 800ea4e:	687b      	ldr	r3, [r7, #4]
 800ea50:	78db      	ldrb	r3, [r3, #3]
 800ea52:	2be0      	cmp	r3, #224	@ 0xe0
 800ea54:	f040 83a8 	bne.w	800f1a8 <LmhpComplianceOnMcpsIndication+0x7a4>
    {
        return;
    }

    ComplianceTestState.DataBufferSize = 0;
 800ea58:	4bbe      	ldr	r3, [pc, #760]	@ (800ed54 <LmhpComplianceOnMcpsIndication+0x350>)
 800ea5a:	2200      	movs	r2, #0
 800ea5c:	729a      	strb	r2, [r3, #10]

    switch( mcpsIndication->Buffer[cmdIndex++] )
 800ea5e:	687b      	ldr	r3, [r7, #4]
 800ea60:	689a      	ldr	r2, [r3, #8]
 800ea62:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 800ea66:	1c59      	adds	r1, r3, #1
 800ea68:	f887 108f 	strb.w	r1, [r7, #143]	@ 0x8f
 800ea6c:	4413      	add	r3, r2
 800ea6e:	781b      	ldrb	r3, [r3, #0]
 800ea70:	2b7f      	cmp	r3, #127	@ 0x7f
 800ea72:	f200 8372 	bhi.w	800f15a <LmhpComplianceOnMcpsIndication+0x756>
 800ea76:	a201      	add	r2, pc, #4	@ (adr r2, 800ea7c <LmhpComplianceOnMcpsIndication+0x78>)
 800ea78:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ea7c:	0800ec7d 	.word	0x0800ec7d
 800ea80:	0800ecc1 	.word	0x0800ecc1
 800ea84:	0800eccb 	.word	0x0800eccb
 800ea88:	0800ece1 	.word	0x0800ece1
 800ea8c:	0800ed03 	.word	0x0800ed03
 800ea90:	0800ed31 	.word	0x0800ed31
 800ea94:	0800ed5d 	.word	0x0800ed5d
 800ea98:	0800edbb 	.word	0x0800edbb
 800ea9c:	0800ee13 	.word	0x0800ee13
 800eaa0:	0800ee7f 	.word	0x0800ee7f
 800eaa4:	0800eecf 	.word	0x0800eecf
 800eaa8:	0800f15b 	.word	0x0800f15b
 800eaac:	0800f15b 	.word	0x0800f15b
 800eab0:	0800f15b 	.word	0x0800f15b
 800eab4:	0800f15b 	.word	0x0800f15b
 800eab8:	0800f15b 	.word	0x0800f15b
 800eabc:	0800f15b 	.word	0x0800f15b
 800eac0:	0800f15b 	.word	0x0800f15b
 800eac4:	0800f15b 	.word	0x0800f15b
 800eac8:	0800f15b 	.word	0x0800f15b
 800eacc:	0800f15b 	.word	0x0800f15b
 800ead0:	0800f15b 	.word	0x0800f15b
 800ead4:	0800f15b 	.word	0x0800f15b
 800ead8:	0800f15b 	.word	0x0800f15b
 800eadc:	0800f15b 	.word	0x0800f15b
 800eae0:	0800f15b 	.word	0x0800f15b
 800eae4:	0800f15b 	.word	0x0800f15b
 800eae8:	0800f15b 	.word	0x0800f15b
 800eaec:	0800f15b 	.word	0x0800f15b
 800eaf0:	0800f15b 	.word	0x0800f15b
 800eaf4:	0800f15b 	.word	0x0800f15b
 800eaf8:	0800f15b 	.word	0x0800f15b
 800eafc:	0800eed7 	.word	0x0800eed7
 800eb00:	0800eee9 	.word	0x0800eee9
 800eb04:	0800eef1 	.word	0x0800eef1
 800eb08:	0800f15b 	.word	0x0800f15b
 800eb0c:	0800f15b 	.word	0x0800f15b
 800eb10:	0800f15b 	.word	0x0800f15b
 800eb14:	0800f15b 	.word	0x0800f15b
 800eb18:	0800f15b 	.word	0x0800f15b
 800eb1c:	0800f15b 	.word	0x0800f15b
 800eb20:	0800f15b 	.word	0x0800f15b
 800eb24:	0800f15b 	.word	0x0800f15b
 800eb28:	0800f15b 	.word	0x0800f15b
 800eb2c:	0800f15b 	.word	0x0800f15b
 800eb30:	0800f15b 	.word	0x0800f15b
 800eb34:	0800f15b 	.word	0x0800f15b
 800eb38:	0800f15b 	.word	0x0800f15b
 800eb3c:	0800f15b 	.word	0x0800f15b
 800eb40:	0800f15b 	.word	0x0800f15b
 800eb44:	0800f15b 	.word	0x0800f15b
 800eb48:	0800f15b 	.word	0x0800f15b
 800eb4c:	0800f15b 	.word	0x0800f15b
 800eb50:	0800f15b 	.word	0x0800f15b
 800eb54:	0800f15b 	.word	0x0800f15b
 800eb58:	0800f15b 	.word	0x0800f15b
 800eb5c:	0800f15b 	.word	0x0800f15b
 800eb60:	0800f15b 	.word	0x0800f15b
 800eb64:	0800f15b 	.word	0x0800f15b
 800eb68:	0800f15b 	.word	0x0800f15b
 800eb6c:	0800f15b 	.word	0x0800f15b
 800eb70:	0800f15b 	.word	0x0800f15b
 800eb74:	0800f15b 	.word	0x0800f15b
 800eb78:	0800f15b 	.word	0x0800f15b
 800eb7c:	0800f15b 	.word	0x0800f15b
 800eb80:	0800f15b 	.word	0x0800f15b
 800eb84:	0800f15b 	.word	0x0800f15b
 800eb88:	0800f15b 	.word	0x0800f15b
 800eb8c:	0800f15b 	.word	0x0800f15b
 800eb90:	0800f15b 	.word	0x0800f15b
 800eb94:	0800f15b 	.word	0x0800f15b
 800eb98:	0800f15b 	.word	0x0800f15b
 800eb9c:	0800f15b 	.word	0x0800f15b
 800eba0:	0800f15b 	.word	0x0800f15b
 800eba4:	0800f15b 	.word	0x0800f15b
 800eba8:	0800f15b 	.word	0x0800f15b
 800ebac:	0800f15b 	.word	0x0800f15b
 800ebb0:	0800f15b 	.word	0x0800f15b
 800ebb4:	0800f15b 	.word	0x0800f15b
 800ebb8:	0800f15b 	.word	0x0800f15b
 800ebbc:	0800f15b 	.word	0x0800f15b
 800ebc0:	0800f15b 	.word	0x0800f15b
 800ebc4:	0800f15b 	.word	0x0800f15b
 800ebc8:	0800f15b 	.word	0x0800f15b
 800ebcc:	0800f15b 	.word	0x0800f15b
 800ebd0:	0800f15b 	.word	0x0800f15b
 800ebd4:	0800f15b 	.word	0x0800f15b
 800ebd8:	0800f15b 	.word	0x0800f15b
 800ebdc:	0800f15b 	.word	0x0800f15b
 800ebe0:	0800f15b 	.word	0x0800f15b
 800ebe4:	0800f15b 	.word	0x0800f15b
 800ebe8:	0800f15b 	.word	0x0800f15b
 800ebec:	0800f15b 	.word	0x0800f15b
 800ebf0:	0800f15b 	.word	0x0800f15b
 800ebf4:	0800f15b 	.word	0x0800f15b
 800ebf8:	0800f15b 	.word	0x0800f15b
 800ebfc:	0800f15b 	.word	0x0800f15b
 800ec00:	0800f15b 	.word	0x0800f15b
 800ec04:	0800f15b 	.word	0x0800f15b
 800ec08:	0800f15b 	.word	0x0800f15b
 800ec0c:	0800f15b 	.word	0x0800f15b
 800ec10:	0800f15b 	.word	0x0800f15b
 800ec14:	0800f15b 	.word	0x0800f15b
 800ec18:	0800f15b 	.word	0x0800f15b
 800ec1c:	0800f15b 	.word	0x0800f15b
 800ec20:	0800f15b 	.word	0x0800f15b
 800ec24:	0800f15b 	.word	0x0800f15b
 800ec28:	0800f15b 	.word	0x0800f15b
 800ec2c:	0800f15b 	.word	0x0800f15b
 800ec30:	0800f15b 	.word	0x0800f15b
 800ec34:	0800f15b 	.word	0x0800f15b
 800ec38:	0800f15b 	.word	0x0800f15b
 800ec3c:	0800f15b 	.word	0x0800f15b
 800ec40:	0800f15b 	.word	0x0800f15b
 800ec44:	0800f15b 	.word	0x0800f15b
 800ec48:	0800f15b 	.word	0x0800f15b
 800ec4c:	0800f15b 	.word	0x0800f15b
 800ec50:	0800f15b 	.word	0x0800f15b
 800ec54:	0800f15b 	.word	0x0800f15b
 800ec58:	0800f15b 	.word	0x0800f15b
 800ec5c:	0800f15b 	.word	0x0800f15b
 800ec60:	0800f15b 	.word	0x0800f15b
 800ec64:	0800f15b 	.word	0x0800f15b
 800ec68:	0800f15b 	.word	0x0800f15b
 800ec6c:	0800f15b 	.word	0x0800f15b
 800ec70:	0800ef23 	.word	0x0800ef23
 800ec74:	0800efd5 	.word	0x0800efd5
 800ec78:	0800f005 	.word	0x0800f005
    {
        case COMPLIANCE_PKG_VERSION_REQ:
            {
                ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = COMPLIANCE_PKG_VERSION_ANS;
 800ec7c:	4b35      	ldr	r3, [pc, #212]	@ (800ed54 <LmhpComplianceOnMcpsIndication+0x350>)
 800ec7e:	68da      	ldr	r2, [r3, #12]
 800ec80:	4b34      	ldr	r3, [pc, #208]	@ (800ed54 <LmhpComplianceOnMcpsIndication+0x350>)
 800ec82:	7a9b      	ldrb	r3, [r3, #10]
 800ec84:	1c59      	adds	r1, r3, #1
 800ec86:	b2c8      	uxtb	r0, r1
 800ec88:	4932      	ldr	r1, [pc, #200]	@ (800ed54 <LmhpComplianceOnMcpsIndication+0x350>)
 800ec8a:	7288      	strb	r0, [r1, #10]
 800ec8c:	4413      	add	r3, r2
 800ec8e:	2200      	movs	r2, #0
 800ec90:	701a      	strb	r2, [r3, #0]
                ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = COMPLIANCE_ID;
 800ec92:	4b30      	ldr	r3, [pc, #192]	@ (800ed54 <LmhpComplianceOnMcpsIndication+0x350>)
 800ec94:	68da      	ldr	r2, [r3, #12]
 800ec96:	4b2f      	ldr	r3, [pc, #188]	@ (800ed54 <LmhpComplianceOnMcpsIndication+0x350>)
 800ec98:	7a9b      	ldrb	r3, [r3, #10]
 800ec9a:	1c59      	adds	r1, r3, #1
 800ec9c:	b2c8      	uxtb	r0, r1
 800ec9e:	492d      	ldr	r1, [pc, #180]	@ (800ed54 <LmhpComplianceOnMcpsIndication+0x350>)
 800eca0:	7288      	strb	r0, [r1, #10]
 800eca2:	4413      	add	r3, r2
 800eca4:	2206      	movs	r2, #6
 800eca6:	701a      	strb	r2, [r3, #0]
                ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = COMPLIANCE_VERSION;
 800eca8:	4b2a      	ldr	r3, [pc, #168]	@ (800ed54 <LmhpComplianceOnMcpsIndication+0x350>)
 800ecaa:	68da      	ldr	r2, [r3, #12]
 800ecac:	4b29      	ldr	r3, [pc, #164]	@ (800ed54 <LmhpComplianceOnMcpsIndication+0x350>)
 800ecae:	7a9b      	ldrb	r3, [r3, #10]
 800ecb0:	1c59      	adds	r1, r3, #1
 800ecb2:	b2c8      	uxtb	r0, r1
 800ecb4:	4927      	ldr	r1, [pc, #156]	@ (800ed54 <LmhpComplianceOnMcpsIndication+0x350>)
 800ecb6:	7288      	strb	r0, [r1, #10]
 800ecb8:	4413      	add	r3, r2
 800ecba:	2201      	movs	r2, #1
 800ecbc:	701a      	strb	r2, [r3, #0]
                break;
 800ecbe:	e257      	b.n	800f170 <LmhpComplianceOnMcpsIndication+0x76c>
            }
        case COMPLIANCE_DUT_RESET_REQ:
            {
                ComplianceTestState.IsResetCmdPending = true;
 800ecc0:	4b24      	ldr	r3, [pc, #144]	@ (800ed54 <LmhpComplianceOnMcpsIndication+0x350>)
 800ecc2:	2201      	movs	r2, #1
 800ecc4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
                break;
 800ecc8:	e252      	b.n	800f170 <LmhpComplianceOnMcpsIndication+0x76c>
            }
        case COMPLIANCE_DUT_JOIN_REQ:
            {
                if( CompliancePackage.OnJoinRequest != NULL )
 800ecca:	4b23      	ldr	r3, [pc, #140]	@ (800ed58 <LmhpComplianceOnMcpsIndication+0x354>)
 800eccc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ecce:	2b00      	cmp	r3, #0
 800ecd0:	f000 8245 	beq.w	800f15e <LmhpComplianceOnMcpsIndication+0x75a>
                {
                    CompliancePackage.OnJoinRequest( ACTIVATION_TYPE_OTAA, true );
 800ecd4:	4b20      	ldr	r3, [pc, #128]	@ (800ed58 <LmhpComplianceOnMcpsIndication+0x354>)
 800ecd6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ecd8:	2101      	movs	r1, #1
 800ecda:	2002      	movs	r0, #2
 800ecdc:	4798      	blx	r3
                }
                break;
 800ecde:	e23e      	b.n	800f15e <LmhpComplianceOnMcpsIndication+0x75a>
            }
        case COMPLIANCE_SWITCH_CLASS_REQ:
            {
                /* CLASS_A = 0, CLASS_B = 1, CLASS_C = 2 */
                ComplianceTestState.NewClass = ( DeviceClass_t ) mcpsIndication->Buffer[cmdIndex++];
 800ece0:	687b      	ldr	r3, [r7, #4]
 800ece2:	689a      	ldr	r2, [r3, #8]
 800ece4:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 800ece8:	1c59      	adds	r1, r3, #1
 800ecea:	f887 108f 	strb.w	r1, [r7, #143]	@ 0x8f
 800ecee:	4413      	add	r3, r2
 800ecf0:	781a      	ldrb	r2, [r3, #0]
 800ecf2:	4b18      	ldr	r3, [pc, #96]	@ (800ed54 <LmhpComplianceOnMcpsIndication+0x350>)
 800ecf4:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36
                ComplianceTestState.IsClassReqCmdPending = true;
 800ecf8:	4b16      	ldr	r3, [pc, #88]	@ (800ed54 <LmhpComplianceOnMcpsIndication+0x350>)
 800ecfa:	2201      	movs	r2, #1
 800ecfc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
                break;
 800ed00:	e236      	b.n	800f170 <LmhpComplianceOnMcpsIndication+0x76c>
            }
        case COMPLIANCE_ADR_BIT_CHANGE_REQ:
            {
                MibRequestConfirm_t mibReq;
                mibReq.Type            = MIB_ADR;
 800ed02:	2304      	movs	r3, #4
 800ed04:	723b      	strb	r3, [r7, #8]
                mibReq.Param.AdrEnable = mcpsIndication->Buffer[cmdIndex++];
 800ed06:	687b      	ldr	r3, [r7, #4]
 800ed08:	689a      	ldr	r2, [r3, #8]
 800ed0a:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 800ed0e:	1c59      	adds	r1, r3, #1
 800ed10:	f887 108f 	strb.w	r1, [r7, #143]	@ 0x8f
 800ed14:	4413      	add	r3, r2
 800ed16:	781b      	ldrb	r3, [r3, #0]
 800ed18:	2b00      	cmp	r3, #0
 800ed1a:	bf14      	ite	ne
 800ed1c:	2301      	movne	r3, #1
 800ed1e:	2300      	moveq	r3, #0
 800ed20:	b2db      	uxtb	r3, r3
 800ed22:	733b      	strb	r3, [r7, #12]

                LoRaMacMibSetRequestConfirm( &mibReq );
 800ed24:	f107 0308 	add.w	r3, r7, #8
 800ed28:	4618      	mov	r0, r3
 800ed2a:	f004 fb2b 	bl	8013384 <LoRaMacMibSetRequestConfirm>
                break;
 800ed2e:	e21f      	b.n	800f170 <LmhpComplianceOnMcpsIndication+0x76c>
            }
        case COMPLIANCE_REGIONAL_DUTY_CYCLE_CTRL_REQ:
            {
                LoRaMacTestSetDutyCycleOn( mcpsIndication->Buffer[cmdIndex++] );
 800ed30:	687b      	ldr	r3, [r7, #4]
 800ed32:	689a      	ldr	r2, [r3, #8]
 800ed34:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 800ed38:	1c59      	adds	r1, r3, #1
 800ed3a:	f887 108f 	strb.w	r1, [r7, #143]	@ 0x8f
 800ed3e:	4413      	add	r3, r2
 800ed40:	781b      	ldrb	r3, [r3, #0]
 800ed42:	2b00      	cmp	r3, #0
 800ed44:	bf14      	ite	ne
 800ed46:	2301      	movne	r3, #1
 800ed48:	2300      	moveq	r3, #0
 800ed4a:	b2db      	uxtb	r3, r3
 800ed4c:	4618      	mov	r0, r3
 800ed4e:	f005 f9f7 	bl	8014140 <LoRaMacTestSetDutyCycleOn>
                break;
 800ed52:	e20d      	b.n	800f170 <LmhpComplianceOnMcpsIndication+0x76c>
 800ed54:	20000b90 	.word	0x20000b90
 800ed58:	200000ec 	.word	0x200000ec
            }
        case COMPLIANCE_TX_PERIODICITY_CHANGE_REQ:
            {
                /* Periodicity in milli-seconds */
                uint32_t periodicity[] = { 0, 5000, 10000, 20000, 30000, 40000, 50000, 60000, 120000, 240000, 480000 };
 800ed5c:	4ba5      	ldr	r3, [pc, #660]	@ (800eff4 <LmhpComplianceOnMcpsIndication+0x5f0>)
 800ed5e:	f107 0408 	add.w	r4, r7, #8
 800ed62:	461d      	mov	r5, r3
 800ed64:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800ed66:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800ed68:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800ed6a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800ed6c:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800ed70:	e884 0007 	stmia.w	r4, {r0, r1, r2}
                uint8_t  index         = mcpsIndication->Buffer[cmdIndex++];
 800ed74:	687b      	ldr	r3, [r7, #4]
 800ed76:	689a      	ldr	r2, [r3, #8]
 800ed78:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 800ed7c:	1c59      	adds	r1, r3, #1
 800ed7e:	f887 108f 	strb.w	r1, [r7, #143]	@ 0x8f
 800ed82:	4413      	add	r3, r2
 800ed84:	781b      	ldrb	r3, [r3, #0]
 800ed86:	f887 308c 	strb.w	r3, [r7, #140]	@ 0x8c

                if( index < ( sizeof( periodicity ) / sizeof( uint32_t ) ) )
 800ed8a:	f897 308c 	ldrb.w	r3, [r7, #140]	@ 0x8c
 800ed8e:	2b0a      	cmp	r3, #10
 800ed90:	f200 81e7 	bhi.w	800f162 <LmhpComplianceOnMcpsIndication+0x75e>
                {
                    if( ComplianceParams->OnTxPeriodicityChanged != NULL )
 800ed94:	4b98      	ldr	r3, [pc, #608]	@ (800eff8 <LmhpComplianceOnMcpsIndication+0x5f4>)
 800ed96:	681b      	ldr	r3, [r3, #0]
 800ed98:	685b      	ldr	r3, [r3, #4]
 800ed9a:	2b00      	cmp	r3, #0
 800ed9c:	f000 81e1 	beq.w	800f162 <LmhpComplianceOnMcpsIndication+0x75e>
                    {
                        ComplianceParams->OnTxPeriodicityChanged( periodicity[index] );
 800eda0:	4b95      	ldr	r3, [pc, #596]	@ (800eff8 <LmhpComplianceOnMcpsIndication+0x5f4>)
 800eda2:	681b      	ldr	r3, [r3, #0]
 800eda4:	685a      	ldr	r2, [r3, #4]
 800eda6:	f897 308c 	ldrb.w	r3, [r7, #140]	@ 0x8c
 800edaa:	009b      	lsls	r3, r3, #2
 800edac:	3390      	adds	r3, #144	@ 0x90
 800edae:	443b      	add	r3, r7
 800edb0:	f853 3c88 	ldr.w	r3, [r3, #-136]
 800edb4:	4618      	mov	r0, r3
 800edb6:	4790      	blx	r2
                    }
                }
                break;
 800edb8:	e1d3      	b.n	800f162 <LmhpComplianceOnMcpsIndication+0x75e>
            }
        case COMPLIANCE_TX_FRAMES_CTRL_REQ:
            {
                uint8_t frameType = mcpsIndication->Buffer[cmdIndex++];
 800edba:	687b      	ldr	r3, [r7, #4]
 800edbc:	689a      	ldr	r2, [r3, #8]
 800edbe:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 800edc2:	1c59      	adds	r1, r3, #1
 800edc4:	f887 108f 	strb.w	r1, [r7, #143]	@ 0x8f
 800edc8:	4413      	add	r3, r2
 800edca:	781b      	ldrb	r3, [r3, #0]
 800edcc:	f887 308d 	strb.w	r3, [r7, #141]	@ 0x8d

                if( ( frameType == 1 ) || ( frameType == 2 ) )
 800edd0:	f897 308d 	ldrb.w	r3, [r7, #141]	@ 0x8d
 800edd4:	2b01      	cmp	r3, #1
 800edd6:	d004      	beq.n	800ede2 <LmhpComplianceOnMcpsIndication+0x3de>
 800edd8:	f897 308d 	ldrb.w	r3, [r7, #141]	@ 0x8d
 800eddc:	2b02      	cmp	r3, #2
 800edde:	f040 81c2 	bne.w	800f166 <LmhpComplianceOnMcpsIndication+0x762>
                {
                    ComplianceTestState.IsTxConfirmed = ( frameType != 1 ) ? LORAMAC_HANDLER_CONFIRMED_MSG : LORAMAC_HANDLER_UNCONFIRMED_MSG;
 800ede2:	f897 308d 	ldrb.w	r3, [r7, #141]	@ 0x8d
 800ede6:	2b01      	cmp	r3, #1
 800ede8:	bf14      	ite	ne
 800edea:	2301      	movne	r3, #1
 800edec:	2300      	moveq	r3, #0
 800edee:	b2db      	uxtb	r3, r3
 800edf0:	461a      	mov	r2, r3
 800edf2:	4b82      	ldr	r3, [pc, #520]	@ (800effc <LmhpComplianceOnMcpsIndication+0x5f8>)
 800edf4:	721a      	strb	r2, [r3, #8]

                    if( ComplianceParams->OnTxFrameCtrlChanged != NULL )
 800edf6:	4b80      	ldr	r3, [pc, #512]	@ (800eff8 <LmhpComplianceOnMcpsIndication+0x5f4>)
 800edf8:	681b      	ldr	r3, [r3, #0]
 800edfa:	689b      	ldr	r3, [r3, #8]
 800edfc:	2b00      	cmp	r3, #0
 800edfe:	f000 81b2 	beq.w	800f166 <LmhpComplianceOnMcpsIndication+0x762>
                    {
                        ComplianceParams->OnTxFrameCtrlChanged( ComplianceTestState.IsTxConfirmed );
 800ee02:	4b7d      	ldr	r3, [pc, #500]	@ (800eff8 <LmhpComplianceOnMcpsIndication+0x5f4>)
 800ee04:	681b      	ldr	r3, [r3, #0]
 800ee06:	689b      	ldr	r3, [r3, #8]
 800ee08:	4a7c      	ldr	r2, [pc, #496]	@ (800effc <LmhpComplianceOnMcpsIndication+0x5f8>)
 800ee0a:	7a12      	ldrb	r2, [r2, #8]
 800ee0c:	4610      	mov	r0, r2
 800ee0e:	4798      	blx	r3
                    }
                }
                break;
 800ee10:	e1a9      	b.n	800f166 <LmhpComplianceOnMcpsIndication+0x762>
            }
        case COMPLIANCE_ECHO_PAYLOAD_REQ:
            {
                ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = COMPLIANCE_ECHO_PAYLOAD_ANS;
 800ee12:	4b7a      	ldr	r3, [pc, #488]	@ (800effc <LmhpComplianceOnMcpsIndication+0x5f8>)
 800ee14:	68da      	ldr	r2, [r3, #12]
 800ee16:	4b79      	ldr	r3, [pc, #484]	@ (800effc <LmhpComplianceOnMcpsIndication+0x5f8>)
 800ee18:	7a9b      	ldrb	r3, [r3, #10]
 800ee1a:	1c59      	adds	r1, r3, #1
 800ee1c:	b2c8      	uxtb	r0, r1
 800ee1e:	4977      	ldr	r1, [pc, #476]	@ (800effc <LmhpComplianceOnMcpsIndication+0x5f8>)
 800ee20:	7288      	strb	r0, [r1, #10]
 800ee22:	4413      	add	r3, r2
 800ee24:	2208      	movs	r2, #8
 800ee26:	701a      	strb	r2, [r3, #0]

                for( uint8_t i = 1; i < MIN( mcpsIndication->BufferSize, ComplianceTestState.DataBufferMaxSize );
 800ee28:	2301      	movs	r3, #1
 800ee2a:	f887 308e 	strb.w	r3, [r7, #142]	@ 0x8e
 800ee2e:	e019      	b.n	800ee64 <LmhpComplianceOnMcpsIndication+0x460>
                     i++ )
                {
                    ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = mcpsIndication->Buffer[cmdIndex++] + 1;
 800ee30:	687b      	ldr	r3, [r7, #4]
 800ee32:	689a      	ldr	r2, [r3, #8]
 800ee34:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 800ee38:	1c59      	adds	r1, r3, #1
 800ee3a:	f887 108f 	strb.w	r1, [r7, #143]	@ 0x8f
 800ee3e:	4413      	add	r3, r2
 800ee40:	781a      	ldrb	r2, [r3, #0]
 800ee42:	4b6e      	ldr	r3, [pc, #440]	@ (800effc <LmhpComplianceOnMcpsIndication+0x5f8>)
 800ee44:	68d9      	ldr	r1, [r3, #12]
 800ee46:	4b6d      	ldr	r3, [pc, #436]	@ (800effc <LmhpComplianceOnMcpsIndication+0x5f8>)
 800ee48:	7a9b      	ldrb	r3, [r3, #10]
 800ee4a:	1c58      	adds	r0, r3, #1
 800ee4c:	b2c4      	uxtb	r4, r0
 800ee4e:	486b      	ldr	r0, [pc, #428]	@ (800effc <LmhpComplianceOnMcpsIndication+0x5f8>)
 800ee50:	7284      	strb	r4, [r0, #10]
 800ee52:	440b      	add	r3, r1
 800ee54:	3201      	adds	r2, #1
 800ee56:	b2d2      	uxtb	r2, r2
 800ee58:	701a      	strb	r2, [r3, #0]
                     i++ )
 800ee5a:	f897 308e 	ldrb.w	r3, [r7, #142]	@ 0x8e
 800ee5e:	3301      	adds	r3, #1
 800ee60:	f887 308e 	strb.w	r3, [r7, #142]	@ 0x8e
                for( uint8_t i = 1; i < MIN( mcpsIndication->BufferSize, ComplianceTestState.DataBufferMaxSize );
 800ee64:	4b65      	ldr	r3, [pc, #404]	@ (800effc <LmhpComplianceOnMcpsIndication+0x5f8>)
 800ee66:	7a5a      	ldrb	r2, [r3, #9]
 800ee68:	687b      	ldr	r3, [r7, #4]
 800ee6a:	7b1b      	ldrb	r3, [r3, #12]
 800ee6c:	4293      	cmp	r3, r2
 800ee6e:	bf28      	it	cs
 800ee70:	4613      	movcs	r3, r2
 800ee72:	b2db      	uxtb	r3, r3
 800ee74:	f897 208e 	ldrb.w	r2, [r7, #142]	@ 0x8e
 800ee78:	429a      	cmp	r2, r3
 800ee7a:	d3d9      	bcc.n	800ee30 <LmhpComplianceOnMcpsIndication+0x42c>
                }
                break;
 800ee7c:	e178      	b.n	800f170 <LmhpComplianceOnMcpsIndication+0x76c>
            }
        case COMPLIANCE_RX_APP_CNT_REQ:
            {
                ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = COMPLIANCE_RX_APP_CNT_ANS;
 800ee7e:	4b5f      	ldr	r3, [pc, #380]	@ (800effc <LmhpComplianceOnMcpsIndication+0x5f8>)
 800ee80:	68da      	ldr	r2, [r3, #12]
 800ee82:	4b5e      	ldr	r3, [pc, #376]	@ (800effc <LmhpComplianceOnMcpsIndication+0x5f8>)
 800ee84:	7a9b      	ldrb	r3, [r3, #10]
 800ee86:	1c59      	adds	r1, r3, #1
 800ee88:	b2c8      	uxtb	r0, r1
 800ee8a:	495c      	ldr	r1, [pc, #368]	@ (800effc <LmhpComplianceOnMcpsIndication+0x5f8>)
 800ee8c:	7288      	strb	r0, [r1, #10]
 800ee8e:	4413      	add	r3, r2
 800ee90:	2209      	movs	r2, #9
 800ee92:	701a      	strb	r2, [r3, #0]
                ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = ComplianceTestState.RxAppCnt;
 800ee94:	4b59      	ldr	r3, [pc, #356]	@ (800effc <LmhpComplianceOnMcpsIndication+0x5f8>)
 800ee96:	8a18      	ldrh	r0, [r3, #16]
 800ee98:	4b58      	ldr	r3, [pc, #352]	@ (800effc <LmhpComplianceOnMcpsIndication+0x5f8>)
 800ee9a:	68da      	ldr	r2, [r3, #12]
 800ee9c:	4b57      	ldr	r3, [pc, #348]	@ (800effc <LmhpComplianceOnMcpsIndication+0x5f8>)
 800ee9e:	7a9b      	ldrb	r3, [r3, #10]
 800eea0:	1c59      	adds	r1, r3, #1
 800eea2:	b2cc      	uxtb	r4, r1
 800eea4:	4955      	ldr	r1, [pc, #340]	@ (800effc <LmhpComplianceOnMcpsIndication+0x5f8>)
 800eea6:	728c      	strb	r4, [r1, #10]
 800eea8:	4413      	add	r3, r2
 800eeaa:	b2c2      	uxtb	r2, r0
 800eeac:	701a      	strb	r2, [r3, #0]
                ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = ComplianceTestState.RxAppCnt >> 8;
 800eeae:	4b53      	ldr	r3, [pc, #332]	@ (800effc <LmhpComplianceOnMcpsIndication+0x5f8>)
 800eeb0:	8a1b      	ldrh	r3, [r3, #16]
 800eeb2:	0a1b      	lsrs	r3, r3, #8
 800eeb4:	b298      	uxth	r0, r3
 800eeb6:	4b51      	ldr	r3, [pc, #324]	@ (800effc <LmhpComplianceOnMcpsIndication+0x5f8>)
 800eeb8:	68da      	ldr	r2, [r3, #12]
 800eeba:	4b50      	ldr	r3, [pc, #320]	@ (800effc <LmhpComplianceOnMcpsIndication+0x5f8>)
 800eebc:	7a9b      	ldrb	r3, [r3, #10]
 800eebe:	1c59      	adds	r1, r3, #1
 800eec0:	b2cc      	uxtb	r4, r1
 800eec2:	494e      	ldr	r1, [pc, #312]	@ (800effc <LmhpComplianceOnMcpsIndication+0x5f8>)
 800eec4:	728c      	strb	r4, [r1, #10]
 800eec6:	4413      	add	r3, r2
 800eec8:	b2c2      	uxtb	r2, r0
 800eeca:	701a      	strb	r2, [r3, #0]
                break;
 800eecc:	e150      	b.n	800f170 <LmhpComplianceOnMcpsIndication+0x76c>
            }
        case COMPLIANCE_RX_APP_CNT_RESET_REQ:
            {
                ComplianceTestState.RxAppCnt = 0;
 800eece:	4b4b      	ldr	r3, [pc, #300]	@ (800effc <LmhpComplianceOnMcpsIndication+0x5f8>)
 800eed0:	2200      	movs	r2, #0
 800eed2:	821a      	strh	r2, [r3, #16]
                break;
 800eed4:	e14c      	b.n	800f170 <LmhpComplianceOnMcpsIndication+0x76c>
            }
        case COMPLIANCE_LINK_CHECK_REQ:
            {
                MlmeReq_t mlmeReq;
                mlmeReq.Type = MLME_LINK_CHECK;
 800eed6:	2305      	movs	r3, #5
 800eed8:	f887 3050 	strb.w	r3, [r7, #80]	@ 0x50

                LoRaMacMlmeRequest( &mlmeReq );
 800eedc:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 800eee0:	4618      	mov	r0, r3
 800eee2:	f004 fe51 	bl	8013b88 <LoRaMacMlmeRequest>
                break;
 800eee6:	e143      	b.n	800f170 <LmhpComplianceOnMcpsIndication+0x76c>
            }
        case COMPLIANCE_DEVICE_TIME_REQ:
            {
                CompliancePackage.OnDeviceTimeRequest( );
 800eee8:	4b45      	ldr	r3, [pc, #276]	@ (800f000 <LmhpComplianceOnMcpsIndication+0x5fc>)
 800eeea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800eeec:	4798      	blx	r3
                break;
 800eeee:	e13f      	b.n	800f170 <LmhpComplianceOnMcpsIndication+0x76c>
            }
        case COMPLIANCE_PING_SLOT_INFO_REQ:
            {
                ComplianceTestState.ClassBStatus.PingSlotPeriodicity = mcpsIndication->Buffer[cmdIndex++];
 800eef0:	687b      	ldr	r3, [r7, #4]
 800eef2:	689a      	ldr	r2, [r3, #8]
 800eef4:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 800eef8:	1c59      	adds	r1, r3, #1
 800eefa:	f887 108f 	strb.w	r1, [r7, #143]	@ 0x8f
 800eefe:	4413      	add	r3, r2
 800ef00:	781a      	ldrb	r2, [r3, #0]
 800ef02:	4b3e      	ldr	r3, [pc, #248]	@ (800effc <LmhpComplianceOnMcpsIndication+0x5f8>)
 800ef04:	755a      	strb	r2, [r3, #21]
                if( ComplianceParams->OnPingSlotPeriodicityChanged != NULL )
 800ef06:	4b3c      	ldr	r3, [pc, #240]	@ (800eff8 <LmhpComplianceOnMcpsIndication+0x5f4>)
 800ef08:	681b      	ldr	r3, [r3, #0]
 800ef0a:	68db      	ldr	r3, [r3, #12]
 800ef0c:	2b00      	cmp	r3, #0
 800ef0e:	f000 812c 	beq.w	800f16a <LmhpComplianceOnMcpsIndication+0x766>
                {
                    ComplianceParams->OnPingSlotPeriodicityChanged( ComplianceTestState.ClassBStatus.PingSlotPeriodicity );
 800ef12:	4b39      	ldr	r3, [pc, #228]	@ (800eff8 <LmhpComplianceOnMcpsIndication+0x5f4>)
 800ef14:	681b      	ldr	r3, [r3, #0]
 800ef16:	68db      	ldr	r3, [r3, #12]
 800ef18:	4a38      	ldr	r2, [pc, #224]	@ (800effc <LmhpComplianceOnMcpsIndication+0x5f8>)
 800ef1a:	7d52      	ldrb	r2, [r2, #21]
 800ef1c:	4610      	mov	r0, r2
 800ef1e:	4798      	blx	r3
                }
                break;
 800ef20:	e123      	b.n	800f16a <LmhpComplianceOnMcpsIndication+0x766>
            }
#endif /* CLASS_B not available */
        case COMPLIANCE_TX_CW_REQ:
            {
                MlmeReq_t mlmeReq;
                if( mcpsIndication->BufferSize == 7 )
 800ef22:	687b      	ldr	r3, [r7, #4]
 800ef24:	7b1b      	ldrb	r3, [r3, #12]
 800ef26:	2b07      	cmp	r3, #7
 800ef28:	f040 8121 	bne.w	800f16e <LmhpComplianceOnMcpsIndication+0x76a>
                {
                    mlmeReq.Type = MLME_TXCW;
 800ef2c:	2306      	movs	r3, #6
 800ef2e:	f887 303c 	strb.w	r3, [r7, #60]	@ 0x3c
                    mlmeReq.Req.TxCw.Timeout =
                        ( uint16_t )( mcpsIndication->Buffer[cmdIndex] | ( mcpsIndication->Buffer[cmdIndex + 1] << 8 ) );
 800ef32:	687b      	ldr	r3, [r7, #4]
 800ef34:	689a      	ldr	r2, [r3, #8]
 800ef36:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 800ef3a:	4413      	add	r3, r2
 800ef3c:	781b      	ldrb	r3, [r3, #0]
 800ef3e:	b21a      	sxth	r2, r3
 800ef40:	687b      	ldr	r3, [r7, #4]
 800ef42:	6899      	ldr	r1, [r3, #8]
 800ef44:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 800ef48:	3301      	adds	r3, #1
 800ef4a:	440b      	add	r3, r1
 800ef4c:	781b      	ldrb	r3, [r3, #0]
 800ef4e:	b21b      	sxth	r3, r3
 800ef50:	021b      	lsls	r3, r3, #8
 800ef52:	b21b      	sxth	r3, r3
 800ef54:	4313      	orrs	r3, r2
 800ef56:	b21b      	sxth	r3, r3
 800ef58:	b29b      	uxth	r3, r3
                    mlmeReq.Req.TxCw.Timeout =
 800ef5a:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
                    cmdIndex += 2;
 800ef5e:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 800ef62:	3302      	adds	r3, #2
 800ef64:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
                    mlmeReq.Req.TxCw.Frequency =
                        ( uint32_t )( mcpsIndication->Buffer[cmdIndex] | ( mcpsIndication->Buffer[cmdIndex + 1] << 8 ) |
 800ef68:	687b      	ldr	r3, [r7, #4]
 800ef6a:	689a      	ldr	r2, [r3, #8]
 800ef6c:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 800ef70:	4413      	add	r3, r2
 800ef72:	781b      	ldrb	r3, [r3, #0]
 800ef74:	4619      	mov	r1, r3
 800ef76:	687b      	ldr	r3, [r7, #4]
 800ef78:	689a      	ldr	r2, [r3, #8]
 800ef7a:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 800ef7e:	3301      	adds	r3, #1
 800ef80:	4413      	add	r3, r2
 800ef82:	781b      	ldrb	r3, [r3, #0]
 800ef84:	021b      	lsls	r3, r3, #8
 800ef86:	ea41 0203 	orr.w	r2, r1, r3
                                      ( mcpsIndication->Buffer[cmdIndex + 2] << 16 ) ) *
 800ef8a:	687b      	ldr	r3, [r7, #4]
 800ef8c:	6899      	ldr	r1, [r3, #8]
 800ef8e:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 800ef92:	3302      	adds	r3, #2
 800ef94:	440b      	add	r3, r1
 800ef96:	781b      	ldrb	r3, [r3, #0]
 800ef98:	041b      	lsls	r3, r3, #16
                        ( uint32_t )( mcpsIndication->Buffer[cmdIndex] | ( mcpsIndication->Buffer[cmdIndex + 1] << 8 ) |
 800ef9a:	4313      	orrs	r3, r2
 800ef9c:	461a      	mov	r2, r3
                                      ( mcpsIndication->Buffer[cmdIndex + 2] << 16 ) ) *
 800ef9e:	2364      	movs	r3, #100	@ 0x64
 800efa0:	fb02 f303 	mul.w	r3, r2, r3
                    mlmeReq.Req.TxCw.Frequency =
 800efa4:	647b      	str	r3, [r7, #68]	@ 0x44
                        100;
                    cmdIndex += 3;
 800efa6:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 800efaa:	3303      	adds	r3, #3
 800efac:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
                    mlmeReq.Req.TxCw.Power = mcpsIndication->Buffer[cmdIndex++];
 800efb0:	687b      	ldr	r3, [r7, #4]
 800efb2:	689a      	ldr	r2, [r3, #8]
 800efb4:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 800efb8:	1c59      	adds	r1, r3, #1
 800efba:	f887 108f 	strb.w	r1, [r7, #143]	@ 0x8f
 800efbe:	4413      	add	r3, r2
 800efc0:	781b      	ldrb	r3, [r3, #0]
 800efc2:	b25b      	sxtb	r3, r3
 800efc4:	f887 3048 	strb.w	r3, [r7, #72]	@ 0x48

                    LoRaMacMlmeRequest( &mlmeReq );
 800efc8:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 800efcc:	4618      	mov	r0, r3
 800efce:	f004 fddb 	bl	8013b88 <LoRaMacMlmeRequest>
                }
                break;
 800efd2:	e0cc      	b.n	800f16e <LmhpComplianceOnMcpsIndication+0x76a>
            }
        case COMPLIANCE_DUT_FPORT_224_DISABLE_REQ:
            {
                mibReq.Type = MIB_IS_CERT_FPORT_ON;
 800efd4:	233b      	movs	r3, #59	@ 0x3b
 800efd6:	f887 3064 	strb.w	r3, [r7, #100]	@ 0x64
                mibReq.Param.IsCertPortOn = false;
 800efda:	2300      	movs	r3, #0
 800efdc:	f887 3068 	strb.w	r3, [r7, #104]	@ 0x68
                LoRaMacMibSetRequestConfirm( &mibReq );
 800efe0:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 800efe4:	4618      	mov	r0, r3
 800efe6:	f004 f9cd 	bl	8013384 <LoRaMacMibSetRequestConfirm>

                ComplianceTestState.IsResetCmdPending = true;
 800efea:	4b04      	ldr	r3, [pc, #16]	@ (800effc <LmhpComplianceOnMcpsIndication+0x5f8>)
 800efec:	2201      	movs	r2, #1
 800efee:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
                break;
 800eff2:	e0bd      	b.n	800f170 <LmhpComplianceOnMcpsIndication+0x76c>
 800eff4:	080236c4 	.word	0x080236c4
 800eff8:	20000bc8 	.word	0x20000bc8
 800effc:	20000b90 	.word	0x20000b90
 800f000:	200000ec 	.word	0x200000ec
            {
                Version_t           lrwanVersion;
                Version_t           lrwanRpVersion;
                MibRequestConfirm_t mibReq;

                mibReq.Type = MIB_LORAWAN_VERSION;
 800f004:	232a      	movs	r3, #42	@ 0x2a
 800f006:	723b      	strb	r3, [r7, #8]

                LoRaMacMibGetRequestConfirm( &mibReq );
 800f008:	f107 0308 	add.w	r3, r7, #8
 800f00c:	4618      	mov	r0, r3
 800f00e:	f003 ffe1 	bl	8012fd4 <LoRaMacMibGetRequestConfirm>
                lrwanVersion   = mibReq.Param.LrWanVersion.LoRaWan;
 800f012:	68fb      	ldr	r3, [r7, #12]
 800f014:	63bb      	str	r3, [r7, #56]	@ 0x38
                lrwanRpVersion = mibReq.Param.LrWanVersion.LoRaWanRegion;
 800f016:	693b      	ldr	r3, [r7, #16]
 800f018:	637b      	str	r3, [r7, #52]	@ 0x34

                ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = COMPLIANCE_DUT_VERSION_ANS;
 800f01a:	4b65      	ldr	r3, [pc, #404]	@ (800f1b0 <LmhpComplianceOnMcpsIndication+0x7ac>)
 800f01c:	68da      	ldr	r2, [r3, #12]
 800f01e:	4b64      	ldr	r3, [pc, #400]	@ (800f1b0 <LmhpComplianceOnMcpsIndication+0x7ac>)
 800f020:	7a9b      	ldrb	r3, [r3, #10]
 800f022:	1c59      	adds	r1, r3, #1
 800f024:	b2c8      	uxtb	r0, r1
 800f026:	4962      	ldr	r1, [pc, #392]	@ (800f1b0 <LmhpComplianceOnMcpsIndication+0x7ac>)
 800f028:	7288      	strb	r0, [r1, #10]
 800f02a:	4413      	add	r3, r2
 800f02c:	227f      	movs	r2, #127	@ 0x7f
 800f02e:	701a      	strb	r2, [r3, #0]
                ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = ComplianceParams->FwVersion.Fields.Major;
 800f030:	4b60      	ldr	r3, [pc, #384]	@ (800f1b4 <LmhpComplianceOnMcpsIndication+0x7b0>)
 800f032:	681a      	ldr	r2, [r3, #0]
 800f034:	4b5e      	ldr	r3, [pc, #376]	@ (800f1b0 <LmhpComplianceOnMcpsIndication+0x7ac>)
 800f036:	68d9      	ldr	r1, [r3, #12]
 800f038:	4b5d      	ldr	r3, [pc, #372]	@ (800f1b0 <LmhpComplianceOnMcpsIndication+0x7ac>)
 800f03a:	7a9b      	ldrb	r3, [r3, #10]
 800f03c:	1c58      	adds	r0, r3, #1
 800f03e:	b2c4      	uxtb	r4, r0
 800f040:	485b      	ldr	r0, [pc, #364]	@ (800f1b0 <LmhpComplianceOnMcpsIndication+0x7ac>)
 800f042:	7284      	strb	r4, [r0, #10]
 800f044:	440b      	add	r3, r1
 800f046:	78d2      	ldrb	r2, [r2, #3]
 800f048:	701a      	strb	r2, [r3, #0]
                ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = ComplianceParams->FwVersion.Fields.Minor;
 800f04a:	4b5a      	ldr	r3, [pc, #360]	@ (800f1b4 <LmhpComplianceOnMcpsIndication+0x7b0>)
 800f04c:	681a      	ldr	r2, [r3, #0]
 800f04e:	4b58      	ldr	r3, [pc, #352]	@ (800f1b0 <LmhpComplianceOnMcpsIndication+0x7ac>)
 800f050:	68d9      	ldr	r1, [r3, #12]
 800f052:	4b57      	ldr	r3, [pc, #348]	@ (800f1b0 <LmhpComplianceOnMcpsIndication+0x7ac>)
 800f054:	7a9b      	ldrb	r3, [r3, #10]
 800f056:	1c58      	adds	r0, r3, #1
 800f058:	b2c4      	uxtb	r4, r0
 800f05a:	4855      	ldr	r0, [pc, #340]	@ (800f1b0 <LmhpComplianceOnMcpsIndication+0x7ac>)
 800f05c:	7284      	strb	r4, [r0, #10]
 800f05e:	440b      	add	r3, r1
 800f060:	7892      	ldrb	r2, [r2, #2]
 800f062:	701a      	strb	r2, [r3, #0]
                ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = ComplianceParams->FwVersion.Fields.Patch;
 800f064:	4b53      	ldr	r3, [pc, #332]	@ (800f1b4 <LmhpComplianceOnMcpsIndication+0x7b0>)
 800f066:	681a      	ldr	r2, [r3, #0]
 800f068:	4b51      	ldr	r3, [pc, #324]	@ (800f1b0 <LmhpComplianceOnMcpsIndication+0x7ac>)
 800f06a:	68d9      	ldr	r1, [r3, #12]
 800f06c:	4b50      	ldr	r3, [pc, #320]	@ (800f1b0 <LmhpComplianceOnMcpsIndication+0x7ac>)
 800f06e:	7a9b      	ldrb	r3, [r3, #10]
 800f070:	1c58      	adds	r0, r3, #1
 800f072:	b2c4      	uxtb	r4, r0
 800f074:	484e      	ldr	r0, [pc, #312]	@ (800f1b0 <LmhpComplianceOnMcpsIndication+0x7ac>)
 800f076:	7284      	strb	r4, [r0, #10]
 800f078:	440b      	add	r3, r1
 800f07a:	7852      	ldrb	r2, [r2, #1]
 800f07c:	701a      	strb	r2, [r3, #0]
                ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = ComplianceParams->FwVersion.Fields.Revision;
 800f07e:	4b4d      	ldr	r3, [pc, #308]	@ (800f1b4 <LmhpComplianceOnMcpsIndication+0x7b0>)
 800f080:	681a      	ldr	r2, [r3, #0]
 800f082:	4b4b      	ldr	r3, [pc, #300]	@ (800f1b0 <LmhpComplianceOnMcpsIndication+0x7ac>)
 800f084:	68d9      	ldr	r1, [r3, #12]
 800f086:	4b4a      	ldr	r3, [pc, #296]	@ (800f1b0 <LmhpComplianceOnMcpsIndication+0x7ac>)
 800f088:	7a9b      	ldrb	r3, [r3, #10]
 800f08a:	1c58      	adds	r0, r3, #1
 800f08c:	b2c4      	uxtb	r4, r0
 800f08e:	4848      	ldr	r0, [pc, #288]	@ (800f1b0 <LmhpComplianceOnMcpsIndication+0x7ac>)
 800f090:	7284      	strb	r4, [r0, #10]
 800f092:	440b      	add	r3, r1
 800f094:	7812      	ldrb	r2, [r2, #0]
 800f096:	701a      	strb	r2, [r3, #0]
                ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = lrwanVersion.Fields.Major;
 800f098:	4b45      	ldr	r3, [pc, #276]	@ (800f1b0 <LmhpComplianceOnMcpsIndication+0x7ac>)
 800f09a:	68da      	ldr	r2, [r3, #12]
 800f09c:	4b44      	ldr	r3, [pc, #272]	@ (800f1b0 <LmhpComplianceOnMcpsIndication+0x7ac>)
 800f09e:	7a9b      	ldrb	r3, [r3, #10]
 800f0a0:	1c59      	adds	r1, r3, #1
 800f0a2:	b2c8      	uxtb	r0, r1
 800f0a4:	4942      	ldr	r1, [pc, #264]	@ (800f1b0 <LmhpComplianceOnMcpsIndication+0x7ac>)
 800f0a6:	7288      	strb	r0, [r1, #10]
 800f0a8:	4413      	add	r3, r2
 800f0aa:	f897 203b 	ldrb.w	r2, [r7, #59]	@ 0x3b
 800f0ae:	701a      	strb	r2, [r3, #0]
                ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = lrwanVersion.Fields.Minor;
 800f0b0:	4b3f      	ldr	r3, [pc, #252]	@ (800f1b0 <LmhpComplianceOnMcpsIndication+0x7ac>)
 800f0b2:	68da      	ldr	r2, [r3, #12]
 800f0b4:	4b3e      	ldr	r3, [pc, #248]	@ (800f1b0 <LmhpComplianceOnMcpsIndication+0x7ac>)
 800f0b6:	7a9b      	ldrb	r3, [r3, #10]
 800f0b8:	1c59      	adds	r1, r3, #1
 800f0ba:	b2c8      	uxtb	r0, r1
 800f0bc:	493c      	ldr	r1, [pc, #240]	@ (800f1b0 <LmhpComplianceOnMcpsIndication+0x7ac>)
 800f0be:	7288      	strb	r0, [r1, #10]
 800f0c0:	4413      	add	r3, r2
 800f0c2:	f897 203a 	ldrb.w	r2, [r7, #58]	@ 0x3a
 800f0c6:	701a      	strb	r2, [r3, #0]
                ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = lrwanVersion.Fields.Patch;
 800f0c8:	4b39      	ldr	r3, [pc, #228]	@ (800f1b0 <LmhpComplianceOnMcpsIndication+0x7ac>)
 800f0ca:	68da      	ldr	r2, [r3, #12]
 800f0cc:	4b38      	ldr	r3, [pc, #224]	@ (800f1b0 <LmhpComplianceOnMcpsIndication+0x7ac>)
 800f0ce:	7a9b      	ldrb	r3, [r3, #10]
 800f0d0:	1c59      	adds	r1, r3, #1
 800f0d2:	b2c8      	uxtb	r0, r1
 800f0d4:	4936      	ldr	r1, [pc, #216]	@ (800f1b0 <LmhpComplianceOnMcpsIndication+0x7ac>)
 800f0d6:	7288      	strb	r0, [r1, #10]
 800f0d8:	4413      	add	r3, r2
 800f0da:	f897 2039 	ldrb.w	r2, [r7, #57]	@ 0x39
 800f0de:	701a      	strb	r2, [r3, #0]
                ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = lrwanVersion.Fields.Revision;
 800f0e0:	4b33      	ldr	r3, [pc, #204]	@ (800f1b0 <LmhpComplianceOnMcpsIndication+0x7ac>)
 800f0e2:	68da      	ldr	r2, [r3, #12]
 800f0e4:	4b32      	ldr	r3, [pc, #200]	@ (800f1b0 <LmhpComplianceOnMcpsIndication+0x7ac>)
 800f0e6:	7a9b      	ldrb	r3, [r3, #10]
 800f0e8:	1c59      	adds	r1, r3, #1
 800f0ea:	b2c8      	uxtb	r0, r1
 800f0ec:	4930      	ldr	r1, [pc, #192]	@ (800f1b0 <LmhpComplianceOnMcpsIndication+0x7ac>)
 800f0ee:	7288      	strb	r0, [r1, #10]
 800f0f0:	4413      	add	r3, r2
 800f0f2:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 800f0f6:	701a      	strb	r2, [r3, #0]
                ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = lrwanRpVersion.Fields.Major;
 800f0f8:	4b2d      	ldr	r3, [pc, #180]	@ (800f1b0 <LmhpComplianceOnMcpsIndication+0x7ac>)
 800f0fa:	68da      	ldr	r2, [r3, #12]
 800f0fc:	4b2c      	ldr	r3, [pc, #176]	@ (800f1b0 <LmhpComplianceOnMcpsIndication+0x7ac>)
 800f0fe:	7a9b      	ldrb	r3, [r3, #10]
 800f100:	1c59      	adds	r1, r3, #1
 800f102:	b2c8      	uxtb	r0, r1
 800f104:	492a      	ldr	r1, [pc, #168]	@ (800f1b0 <LmhpComplianceOnMcpsIndication+0x7ac>)
 800f106:	7288      	strb	r0, [r1, #10]
 800f108:	4413      	add	r3, r2
 800f10a:	f897 2037 	ldrb.w	r2, [r7, #55]	@ 0x37
 800f10e:	701a      	strb	r2, [r3, #0]
                ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = lrwanRpVersion.Fields.Minor;
 800f110:	4b27      	ldr	r3, [pc, #156]	@ (800f1b0 <LmhpComplianceOnMcpsIndication+0x7ac>)
 800f112:	68da      	ldr	r2, [r3, #12]
 800f114:	4b26      	ldr	r3, [pc, #152]	@ (800f1b0 <LmhpComplianceOnMcpsIndication+0x7ac>)
 800f116:	7a9b      	ldrb	r3, [r3, #10]
 800f118:	1c59      	adds	r1, r3, #1
 800f11a:	b2c8      	uxtb	r0, r1
 800f11c:	4924      	ldr	r1, [pc, #144]	@ (800f1b0 <LmhpComplianceOnMcpsIndication+0x7ac>)
 800f11e:	7288      	strb	r0, [r1, #10]
 800f120:	4413      	add	r3, r2
 800f122:	f897 2036 	ldrb.w	r2, [r7, #54]	@ 0x36
 800f126:	701a      	strb	r2, [r3, #0]
                ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = lrwanRpVersion.Fields.Patch;
 800f128:	4b21      	ldr	r3, [pc, #132]	@ (800f1b0 <LmhpComplianceOnMcpsIndication+0x7ac>)
 800f12a:	68da      	ldr	r2, [r3, #12]
 800f12c:	4b20      	ldr	r3, [pc, #128]	@ (800f1b0 <LmhpComplianceOnMcpsIndication+0x7ac>)
 800f12e:	7a9b      	ldrb	r3, [r3, #10]
 800f130:	1c59      	adds	r1, r3, #1
 800f132:	b2c8      	uxtb	r0, r1
 800f134:	491e      	ldr	r1, [pc, #120]	@ (800f1b0 <LmhpComplianceOnMcpsIndication+0x7ac>)
 800f136:	7288      	strb	r0, [r1, #10]
 800f138:	4413      	add	r3, r2
 800f13a:	f897 2035 	ldrb.w	r2, [r7, #53]	@ 0x35
 800f13e:	701a      	strb	r2, [r3, #0]
                ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = lrwanRpVersion.Fields.Revision;
 800f140:	4b1b      	ldr	r3, [pc, #108]	@ (800f1b0 <LmhpComplianceOnMcpsIndication+0x7ac>)
 800f142:	68da      	ldr	r2, [r3, #12]
 800f144:	4b1a      	ldr	r3, [pc, #104]	@ (800f1b0 <LmhpComplianceOnMcpsIndication+0x7ac>)
 800f146:	7a9b      	ldrb	r3, [r3, #10]
 800f148:	1c59      	adds	r1, r3, #1
 800f14a:	b2c8      	uxtb	r0, r1
 800f14c:	4918      	ldr	r1, [pc, #96]	@ (800f1b0 <LmhpComplianceOnMcpsIndication+0x7ac>)
 800f14e:	7288      	strb	r0, [r1, #10]
 800f150:	4413      	add	r3, r2
 800f152:	f897 2034 	ldrb.w	r2, [r7, #52]	@ 0x34
 800f156:	701a      	strb	r2, [r3, #0]
                break;
 800f158:	e00a      	b.n	800f170 <LmhpComplianceOnMcpsIndication+0x76c>
            }
        default:
            {
                break;
 800f15a:	bf00      	nop
 800f15c:	e008      	b.n	800f170 <LmhpComplianceOnMcpsIndication+0x76c>
                break;
 800f15e:	bf00      	nop
 800f160:	e006      	b.n	800f170 <LmhpComplianceOnMcpsIndication+0x76c>
                break;
 800f162:	bf00      	nop
 800f164:	e004      	b.n	800f170 <LmhpComplianceOnMcpsIndication+0x76c>
                break;
 800f166:	bf00      	nop
 800f168:	e002      	b.n	800f170 <LmhpComplianceOnMcpsIndication+0x76c>
                break;
 800f16a:	bf00      	nop
 800f16c:	e000      	b.n	800f170 <LmhpComplianceOnMcpsIndication+0x76c>
                break;
 800f16e:	bf00      	nop
            }
    }

    if( ComplianceTestState.DataBufferSize != 0 )
 800f170:	4b0f      	ldr	r3, [pc, #60]	@ (800f1b0 <LmhpComplianceOnMcpsIndication+0x7ac>)
 800f172:	7a9b      	ldrb	r3, [r3, #10]
 800f174:	2b00      	cmp	r3, #0
 800f176:	d00c      	beq.n	800f192 <LmhpComplianceOnMcpsIndication+0x78e>
    {
        if( ProcessTimer.IsRunning == 0U)
 800f178:	4b0f      	ldr	r3, [pc, #60]	@ (800f1b8 <LmhpComplianceOnMcpsIndication+0x7b4>)
 800f17a:	7a5b      	ldrb	r3, [r3, #9]
 800f17c:	2b00      	cmp	r3, #0
 800f17e:	d114      	bne.n	800f1aa <LmhpComplianceOnMcpsIndication+0x7a6>
        {
            TimerSetValue( &ProcessTimer, 1000 );
 800f180:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 800f184:	480c      	ldr	r0, [pc, #48]	@ (800f1b8 <LmhpComplianceOnMcpsIndication+0x7b4>)
 800f186:	f010 fa9b 	bl	801f6c0 <UTIL_TIMER_SetPeriod>
            TimerStart( &ProcessTimer );
 800f18a:	480b      	ldr	r0, [pc, #44]	@ (800f1b8 <LmhpComplianceOnMcpsIndication+0x7b4>)
 800f18c:	f010 f9ba 	bl	801f504 <UTIL_TIMER_Start>
 800f190:	e00b      	b.n	800f1aa <LmhpComplianceOnMcpsIndication+0x7a6>
        }
    }
    else
    {
        /* Abort any pending Tx as a new command has been processed */
        TimerStop( &ProcessTimer );
 800f192:	4809      	ldr	r0, [pc, #36]	@ (800f1b8 <LmhpComplianceOnMcpsIndication+0x7b4>)
 800f194:	f010 fa24 	bl	801f5e0 <UTIL_TIMER_Stop>
        ComplianceTestState.IsTxPending = false;
 800f198:	4b05      	ldr	r3, [pc, #20]	@ (800f1b0 <LmhpComplianceOnMcpsIndication+0x7ac>)
 800f19a:	2200      	movs	r2, #0
 800f19c:	705a      	strb	r2, [r3, #1]
 800f19e:	e004      	b.n	800f1aa <LmhpComplianceOnMcpsIndication+0x7a6>
        return;
 800f1a0:	bf00      	nop
 800f1a2:	e002      	b.n	800f1aa <LmhpComplianceOnMcpsIndication+0x7a6>
        return;
 800f1a4:	bf00      	nop
 800f1a6:	e000      	b.n	800f1aa <LmhpComplianceOnMcpsIndication+0x7a6>
        return;
 800f1a8:	bf00      	nop
    }
}
 800f1aa:	3790      	adds	r7, #144	@ 0x90
 800f1ac:	46bd      	mov	sp, r7
 800f1ae:	bdb0      	pop	{r4, r5, r7, pc}
 800f1b0:	20000b90 	.word	0x20000b90
 800f1b4:	20000bc8 	.word	0x20000bc8
 800f1b8:	20000bcc 	.word	0x20000bcc

0800f1bc <LmhpComplianceOnMlmeConfirm>:

static void LmhpComplianceOnMlmeConfirm( MlmeConfirm_t *mlmeConfirm )
{
 800f1bc:	b480      	push	{r7}
 800f1be:	b083      	sub	sp, #12
 800f1c0:	af00      	add	r7, sp, #0
 800f1c2:	6078      	str	r0, [r7, #4]
                }
                break;
            }
#endif /* CLASS_B not available */
        default:
            break;
 800f1c4:	bf00      	nop
    }
}
 800f1c6:	bf00      	nop
 800f1c8:	370c      	adds	r7, #12
 800f1ca:	46bd      	mov	sp, r7
 800f1cc:	bc80      	pop	{r7}
 800f1ce:	4770      	bx	lr

0800f1d0 <LmhpComplianceOnMlmeIndication>:

static void LmhpComplianceOnMlmeIndication( MlmeIndication_t *mlmeIndication )
{
 800f1d0:	b480      	push	{r7}
 800f1d2:	b083      	sub	sp, #12
 800f1d4:	af00      	add	r7, sp, #0
 800f1d6:	6078      	str	r0, [r7, #4]
    if( ComplianceTestState.Initialized == false )
 800f1d8:	4b05      	ldr	r3, [pc, #20]	@ (800f1f0 <LmhpComplianceOnMlmeIndication+0x20>)
 800f1da:	781b      	ldrb	r3, [r3, #0]
 800f1dc:	f083 0301 	eor.w	r3, r3, #1
 800f1e0:	b2db      	uxtb	r3, r3
 800f1e2:	2b00      	cmp	r3, #0
    {
        return;
 800f1e4:	bf00      	nop
            }
#endif /* CLASS_B not available */
        default:
            break;
    }
}
 800f1e6:	370c      	adds	r7, #12
 800f1e8:	46bd      	mov	sp, r7
 800f1ea:	bc80      	pop	{r7}
 800f1ec:	4770      	bx	lr
 800f1ee:	bf00      	nop
 800f1f0:	20000b90 	.word	0x20000b90

0800f1f4 <OnProcessTimer>:
    }
}
#endif /* CLASS_B not available */

static void OnProcessTimer( void *context )
{
 800f1f4:	b580      	push	{r7, lr}
 800f1f6:	b082      	sub	sp, #8
 800f1f8:	af00      	add	r7, sp, #0
 800f1fa:	6078      	str	r0, [r7, #4]
    if( ComplianceTestState.DataBufferSize != 0 )
 800f1fc:	4b08      	ldr	r3, [pc, #32]	@ (800f220 <OnProcessTimer+0x2c>)
 800f1fe:	7a9b      	ldrb	r3, [r3, #10]
 800f200:	2b00      	cmp	r3, #0
 800f202:	d002      	beq.n	800f20a <OnProcessTimer+0x16>
    {
        ComplianceTestState.IsTxPending = true;
 800f204:	4b06      	ldr	r3, [pc, #24]	@ (800f220 <OnProcessTimer+0x2c>)
 800f206:	2201      	movs	r2, #1
 800f208:	705a      	strb	r2, [r3, #1]
    }
    if( CompliancePackage.OnPackageProcessEvent != NULL )
 800f20a:	4b06      	ldr	r3, [pc, #24]	@ (800f224 <OnProcessTimer+0x30>)
 800f20c:	695b      	ldr	r3, [r3, #20]
 800f20e:	2b00      	cmp	r3, #0
 800f210:	d002      	beq.n	800f218 <OnProcessTimer+0x24>
    {
        CompliancePackage.OnPackageProcessEvent();
 800f212:	4b04      	ldr	r3, [pc, #16]	@ (800f224 <OnProcessTimer+0x30>)
 800f214:	695b      	ldr	r3, [r3, #20]
 800f216:	4798      	blx	r3
    }
}
 800f218:	bf00      	nop
 800f21a:	3708      	adds	r7, #8
 800f21c:	46bd      	mov	sp, r7
 800f21e:	bd80      	pop	{r7, pc}
 800f220:	20000b90 	.word	0x20000b90
 800f224:	200000ec 	.word	0x200000ec

0800f228 <LmhpPackagesRegistrationInit>:

/* Private variables ---------------------------------------------------------*/

/* Exported functions ---------------------------------------------------------*/
LmHandlerErrorStatus_t LmhpPackagesRegistrationInit( Version_t *fwVersion )
{
 800f228:	b480      	push	{r7}
 800f22a:	b083      	sub	sp, #12
 800f22c:	af00      	add	r7, sp, #0
 800f22e:	6078      	str	r0, [r7, #4]
        return LORAMAC_HANDLER_ERROR;
    }
#endif /* LORAWAN_PACKAGES_VERSION */
#endif /* LORAWAN_DATA_DISTRIB_MGT */

    return LORAMAC_HANDLER_SUCCESS;
 800f230:	2300      	movs	r3, #0
}
 800f232:	4618      	mov	r0, r3
 800f234:	370c      	adds	r7, #12
 800f236:	46bd      	mov	sp, r7
 800f238:	bc80      	pop	{r7}
 800f23a:	4770      	bx	lr

0800f23c <LmhpPackagesRegister>:

LmHandlerErrorStatus_t LmhpPackagesRegister( uint8_t id, LmhPackage_t **package )
{
 800f23c:	b480      	push	{r7}
 800f23e:	b083      	sub	sp, #12
 800f240:	af00      	add	r7, sp, #0
 800f242:	4603      	mov	r3, r0
 800f244:	6039      	str	r1, [r7, #0]
 800f246:	71fb      	strb	r3, [r7, #7]
                break;
            }
    }
    return LORAMAC_HANDLER_SUCCESS;
#else
    return LORAMAC_HANDLER_ERROR;
 800f248:	f04f 33ff 	mov.w	r3, #4294967295
#endif /* LORAWAN_DATA_DISTRIB_MGT */
}
 800f24c:	4618      	mov	r0, r3
 800f24e:	370c      	adds	r7, #12
 800f250:	46bd      	mov	sp, r7
 800f252:	bc80      	pop	{r7}
 800f254:	4770      	bx	lr
	...

0800f258 <OnRadioTxDone>:
}RxDoneParams_t;

static RxDoneParams_t RxDoneParams;

static void OnRadioTxDone( void )
{
 800f258:	b590      	push	{r4, r7, lr}
 800f25a:	b083      	sub	sp, #12
 800f25c:	af00      	add	r7, sp, #0
    TxDoneParams.CurTime = TimerGetCurrentTime( );
 800f25e:	f010 fad9 	bl	801f814 <UTIL_TIMER_GetCurrentTime>
 800f262:	4603      	mov	r3, r0
 800f264:	4a0f      	ldr	r2, [pc, #60]	@ (800f2a4 <OnRadioTxDone+0x4c>)
 800f266:	6013      	str	r3, [r2, #0]
    MacCtx.LastTxSysTime = SysTimeGet( );
 800f268:	4c0f      	ldr	r4, [pc, #60]	@ (800f2a8 <OnRadioTxDone+0x50>)
 800f26a:	463b      	mov	r3, r7
 800f26c:	4618      	mov	r0, r3
 800f26e:	f00f fcb7 	bl	801ebe0 <SysTimeGet>
 800f272:	f504 734e 	add.w	r3, r4, #824	@ 0x338
 800f276:	463a      	mov	r2, r7
 800f278:	e892 0003 	ldmia.w	r2, {r0, r1}
 800f27c:	e883 0003 	stmia.w	r3, {r0, r1}

    LoRaMacRadioEvents.Events.TxDone = 1;
 800f280:	4a0a      	ldr	r2, [pc, #40]	@ (800f2ac <OnRadioTxDone+0x54>)
 800f282:	7813      	ldrb	r3, [r2, #0]
 800f284:	f043 0320 	orr.w	r3, r3, #32
 800f288:	7013      	strb	r3, [r2, #0]

    OnMacProcessNotify( );
 800f28a:	f003 fa9f 	bl	80127cc <OnMacProcessNotify>
    MW_LOG(TS_ON, VLEVEL_M, "MAC txDone\r\n" );
 800f28e:	4b08      	ldr	r3, [pc, #32]	@ (800f2b0 <OnRadioTxDone+0x58>)
 800f290:	2201      	movs	r2, #1
 800f292:	2100      	movs	r1, #0
 800f294:	2002      	movs	r0, #2
 800f296:	f010 fbad 	bl	801f9f4 <UTIL_ADV_TRACE_COND_FSend>
}
 800f29a:	bf00      	nop
 800f29c:	370c      	adds	r7, #12
 800f29e:	46bd      	mov	sp, r7
 800f2a0:	bd90      	pop	{r4, r7, pc}
 800f2a2:	bf00      	nop
 800f2a4:	20001d44 	.word	0x20001d44
 800f2a8:	20000be4 	.word	0x20000be4
 800f2ac:	20001d40 	.word	0x20001d40
 800f2b0:	080236f0 	.word	0x080236f0

0800f2b4 <OnRadioRxDone>:

static void OnRadioRxDone( uint8_t *payload, uint16_t size, int16_t rssi, int8_t snr )
{
 800f2b4:	b580      	push	{r7, lr}
 800f2b6:	b084      	sub	sp, #16
 800f2b8:	af00      	add	r7, sp, #0
 800f2ba:	60f8      	str	r0, [r7, #12]
 800f2bc:	4608      	mov	r0, r1
 800f2be:	4611      	mov	r1, r2
 800f2c0:	461a      	mov	r2, r3
 800f2c2:	4603      	mov	r3, r0
 800f2c4:	817b      	strh	r3, [r7, #10]
 800f2c6:	460b      	mov	r3, r1
 800f2c8:	813b      	strh	r3, [r7, #8]
 800f2ca:	4613      	mov	r3, r2
 800f2cc:	71fb      	strb	r3, [r7, #7]
    RxDoneParams.LastRxDone = TimerGetCurrentTime( );
 800f2ce:	f010 faa1 	bl	801f814 <UTIL_TIMER_GetCurrentTime>
 800f2d2:	4603      	mov	r3, r0
 800f2d4:	4a11      	ldr	r2, [pc, #68]	@ (800f31c <OnRadioRxDone+0x68>)
 800f2d6:	6013      	str	r3, [r2, #0]
    RxDoneParams.Payload = payload;
 800f2d8:	4a10      	ldr	r2, [pc, #64]	@ (800f31c <OnRadioRxDone+0x68>)
 800f2da:	68fb      	ldr	r3, [r7, #12]
 800f2dc:	6053      	str	r3, [r2, #4]
    RxDoneParams.Size = size;
 800f2de:	4a0f      	ldr	r2, [pc, #60]	@ (800f31c <OnRadioRxDone+0x68>)
 800f2e0:	897b      	ldrh	r3, [r7, #10]
 800f2e2:	8113      	strh	r3, [r2, #8]
    RxDoneParams.Rssi = rssi;
 800f2e4:	4a0d      	ldr	r2, [pc, #52]	@ (800f31c <OnRadioRxDone+0x68>)
 800f2e6:	893b      	ldrh	r3, [r7, #8]
 800f2e8:	8153      	strh	r3, [r2, #10]
    RxDoneParams.Snr = snr;
 800f2ea:	4a0c      	ldr	r2, [pc, #48]	@ (800f31c <OnRadioRxDone+0x68>)
 800f2ec:	79fb      	ldrb	r3, [r7, #7]
 800f2ee:	7313      	strb	r3, [r2, #12]

    LoRaMacRadioEvents.Events.RxDone = 1;
 800f2f0:	4a0b      	ldr	r2, [pc, #44]	@ (800f320 <OnRadioRxDone+0x6c>)
 800f2f2:	7813      	ldrb	r3, [r2, #0]
 800f2f4:	f043 0310 	orr.w	r3, r3, #16
 800f2f8:	7013      	strb	r3, [r2, #0]
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    LoRaMacRadioEvents.Events.RxProcessPending = 1;
 800f2fa:	4a09      	ldr	r2, [pc, #36]	@ (800f320 <OnRadioRxDone+0x6c>)
 800f2fc:	7813      	ldrb	r3, [r2, #0]
 800f2fe:	f043 0301 	orr.w	r3, r3, #1
 800f302:	7013      	strb	r3, [r2, #0]
#endif /* LORAMAC_VERSION */

    OnMacProcessNotify( );
 800f304:	f003 fa62 	bl	80127cc <OnMacProcessNotify>
    MW_LOG(TS_ON, VLEVEL_M, "MAC rxDone\r\n" );
 800f308:	4b06      	ldr	r3, [pc, #24]	@ (800f324 <OnRadioRxDone+0x70>)
 800f30a:	2201      	movs	r2, #1
 800f30c:	2100      	movs	r1, #0
 800f30e:	2002      	movs	r0, #2
 800f310:	f010 fb70 	bl	801f9f4 <UTIL_ADV_TRACE_COND_FSend>
}
 800f314:	bf00      	nop
 800f316:	3710      	adds	r7, #16
 800f318:	46bd      	mov	sp, r7
 800f31a:	bd80      	pop	{r7, pc}
 800f31c:	20001d48 	.word	0x20001d48
 800f320:	20001d40 	.word	0x20001d40
 800f324:	08023700 	.word	0x08023700

0800f328 <OnRadioTxTimeout>:

static void OnRadioTxTimeout( void )
{
 800f328:	b580      	push	{r7, lr}
 800f32a:	af00      	add	r7, sp, #0
    LoRaMacRadioEvents.Events.TxTimeout = 1;
 800f32c:	4a07      	ldr	r2, [pc, #28]	@ (800f34c <OnRadioTxTimeout+0x24>)
 800f32e:	7813      	ldrb	r3, [r2, #0]
 800f330:	f043 0308 	orr.w	r3, r3, #8
 800f334:	7013      	strb	r3, [r2, #0]

    OnMacProcessNotify( );
 800f336:	f003 fa49 	bl	80127cc <OnMacProcessNotify>
    MW_LOG(TS_ON, VLEVEL_M, "MAC txTimeOut\r\n" );
 800f33a:	4b05      	ldr	r3, [pc, #20]	@ (800f350 <OnRadioTxTimeout+0x28>)
 800f33c:	2201      	movs	r2, #1
 800f33e:	2100      	movs	r1, #0
 800f340:	2002      	movs	r0, #2
 800f342:	f010 fb57 	bl	801f9f4 <UTIL_ADV_TRACE_COND_FSend>
}
 800f346:	bf00      	nop
 800f348:	bd80      	pop	{r7, pc}
 800f34a:	bf00      	nop
 800f34c:	20001d40 	.word	0x20001d40
 800f350:	08023710 	.word	0x08023710

0800f354 <OnRadioRxError>:

static void OnRadioRxError( void )
{
 800f354:	b580      	push	{r7, lr}
 800f356:	af00      	add	r7, sp, #0
    LoRaMacRadioEvents.Events.RxError = 1;
 800f358:	4a04      	ldr	r2, [pc, #16]	@ (800f36c <OnRadioRxError+0x18>)
 800f35a:	7813      	ldrb	r3, [r2, #0]
 800f35c:	f043 0304 	orr.w	r3, r3, #4
 800f360:	7013      	strb	r3, [r2, #0]

    OnMacProcessNotify( );
 800f362:	f003 fa33 	bl	80127cc <OnMacProcessNotify>
}
 800f366:	bf00      	nop
 800f368:	bd80      	pop	{r7, pc}
 800f36a:	bf00      	nop
 800f36c:	20001d40 	.word	0x20001d40

0800f370 <OnRadioRxTimeout>:

static void OnRadioRxTimeout( void )
{
 800f370:	b580      	push	{r7, lr}
 800f372:	af00      	add	r7, sp, #0
    LoRaMacRadioEvents.Events.RxTimeout = 1;
 800f374:	4a07      	ldr	r2, [pc, #28]	@ (800f394 <OnRadioRxTimeout+0x24>)
 800f376:	7813      	ldrb	r3, [r2, #0]
 800f378:	f043 0302 	orr.w	r3, r3, #2
 800f37c:	7013      	strb	r3, [r2, #0]

    OnMacProcessNotify( );
 800f37e:	f003 fa25 	bl	80127cc <OnMacProcessNotify>
    MW_LOG(TS_ON, VLEVEL_M, "MAC rxTimeOut\r\n" );
 800f382:	4b05      	ldr	r3, [pc, #20]	@ (800f398 <OnRadioRxTimeout+0x28>)
 800f384:	2201      	movs	r2, #1
 800f386:	2100      	movs	r1, #0
 800f388:	2002      	movs	r0, #2
 800f38a:	f010 fb33 	bl	801f9f4 <UTIL_ADV_TRACE_COND_FSend>
}
 800f38e:	bf00      	nop
 800f390:	bd80      	pop	{r7, pc}
 800f392:	bf00      	nop
 800f394:	20001d40 	.word	0x20001d40
 800f398:	08023720 	.word	0x08023720

0800f39c <UpdateRxSlotIdleState>:

static void UpdateRxSlotIdleState( void )
{
 800f39c:	b480      	push	{r7}
 800f39e:	af00      	add	r7, sp, #0
    if( Nvm.MacGroup2.DeviceClass != CLASS_C )
 800f3a0:	4b08      	ldr	r3, [pc, #32]	@ (800f3c4 <UpdateRxSlotIdleState+0x28>)
 800f3a2:	f893 3118 	ldrb.w	r3, [r3, #280]	@ 0x118
 800f3a6:	2b02      	cmp	r3, #2
 800f3a8:	d004      	beq.n	800f3b4 <UpdateRxSlotIdleState+0x18>
    {
        MacCtx.RxSlot = RX_SLOT_NONE;
 800f3aa:	4b07      	ldr	r3, [pc, #28]	@ (800f3c8 <UpdateRxSlotIdleState+0x2c>)
 800f3ac:	2206      	movs	r2, #6
 800f3ae:	f883 2490 	strb.w	r2, [r3, #1168]	@ 0x490
    }
    else
    {
        MacCtx.RxSlot = RX_SLOT_WIN_CLASS_C;
    }
}
 800f3b2:	e003      	b.n	800f3bc <UpdateRxSlotIdleState+0x20>
        MacCtx.RxSlot = RX_SLOT_WIN_CLASS_C;
 800f3b4:	4b04      	ldr	r3, [pc, #16]	@ (800f3c8 <UpdateRxSlotIdleState+0x2c>)
 800f3b6:	2202      	movs	r2, #2
 800f3b8:	f883 2490 	strb.w	r2, [r3, #1168]	@ 0x490
}
 800f3bc:	bf00      	nop
 800f3be:	46bd      	mov	sp, r7
 800f3c0:	bc80      	pop	{r7}
 800f3c2:	4770      	bx	lr
 800f3c4:	20001118 	.word	0x20001118
 800f3c8:	20000be4 	.word	0x20000be4

0800f3cc <ProcessRadioTxDone>:

static void ProcessRadioTxDone( void )
{
 800f3cc:	b580      	push	{r7, lr}
 800f3ce:	b092      	sub	sp, #72	@ 0x48
 800f3d0:	af02      	add	r7, sp, #8
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;
    SetBandTxDoneParams_t txDone;

    if( Nvm.MacGroup2.DeviceClass != CLASS_C )
 800f3d2:	4b4a      	ldr	r3, [pc, #296]	@ (800f4fc <ProcessRadioTxDone+0x130>)
 800f3d4:	f893 3118 	ldrb.w	r3, [r3, #280]	@ 0x118
 800f3d8:	2b02      	cmp	r3, #2
 800f3da:	d002      	beq.n	800f3e2 <ProcessRadioTxDone+0x16>
    {
        Radio.Sleep( );
 800f3dc:	4b48      	ldr	r3, [pc, #288]	@ (800f500 <ProcessRadioTxDone+0x134>)
 800f3de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f3e0:	4798      	blx	r3
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800f3e2:	f3ef 8310 	mrs	r3, PRIMASK
 800f3e6:	633b      	str	r3, [r7, #48]	@ 0x30
  return(result);
 800f3e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
    }
#if ( !defined(DISABLE_LORAWAN_RX_WINDOW) || (DISABLE_LORAWAN_RX_WINDOW == 0) )
    // Setup timers
    CRITICAL_SECTION_BEGIN( );
 800f3ea:	63fb      	str	r3, [r7, #60]	@ 0x3c
  __ASM volatile ("cpsid i" : : : "memory");
 800f3ec:	b672      	cpsid	i
}
 800f3ee:	bf00      	nop
    uint32_t offset = TimerGetCurrentTime( ) - TxDoneParams.CurTime;
 800f3f0:	f010 fa10 	bl	801f814 <UTIL_TIMER_GetCurrentTime>
 800f3f4:	4602      	mov	r2, r0
 800f3f6:	4b43      	ldr	r3, [pc, #268]	@ (800f504 <ProcessRadioTxDone+0x138>)
 800f3f8:	681b      	ldr	r3, [r3, #0]
 800f3fa:	1ad3      	subs	r3, r2, r3
 800f3fc:	63bb      	str	r3, [r7, #56]	@ 0x38
    TimerSetValue( &MacCtx.RxWindowTimer1, MacCtx.RxWindow1Delay - offset );
 800f3fe:	4b42      	ldr	r3, [pc, #264]	@ (800f508 <ProcessRadioTxDone+0x13c>)
 800f400:	f8d3 23b0 	ldr.w	r2, [r3, #944]	@ 0x3b0
 800f404:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f406:	1ad3      	subs	r3, r2, r3
 800f408:	4619      	mov	r1, r3
 800f40a:	4840      	ldr	r0, [pc, #256]	@ (800f50c <ProcessRadioTxDone+0x140>)
 800f40c:	f010 f958 	bl	801f6c0 <UTIL_TIMER_SetPeriod>
    TimerStart( &MacCtx.RxWindowTimer1 );
 800f410:	483e      	ldr	r0, [pc, #248]	@ (800f50c <ProcessRadioTxDone+0x140>)
 800f412:	f010 f877 	bl	801f504 <UTIL_TIMER_Start>
    TimerSetValue( &MacCtx.RxWindowTimer2, MacCtx.RxWindow2Delay - offset );
 800f416:	4b3c      	ldr	r3, [pc, #240]	@ (800f508 <ProcessRadioTxDone+0x13c>)
 800f418:	f8d3 23b4 	ldr.w	r2, [r3, #948]	@ 0x3b4
 800f41c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f41e:	1ad3      	subs	r3, r2, r3
 800f420:	4619      	mov	r1, r3
 800f422:	483b      	ldr	r0, [pc, #236]	@ (800f510 <ProcessRadioTxDone+0x144>)
 800f424:	f010 f94c 	bl	801f6c0 <UTIL_TIMER_SetPeriod>
    TimerStart( &MacCtx.RxWindowTimer2 );
 800f428:	4839      	ldr	r0, [pc, #228]	@ (800f510 <ProcessRadioTxDone+0x144>)
 800f42a:	f010 f86b 	bl	801f504 <UTIL_TIMER_Start>
 800f42e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f430:	637b      	str	r3, [r7, #52]	@ 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800f432:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f434:	f383 8810 	msr	PRIMASK, r3
}
 800f438:	bf00      	nop
        phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
        TimerSetValue( &MacCtx.AckTimeoutTimer, MacCtx.RxWindow2Delay + phyParam.Value );
        TimerStart( &MacCtx.AckTimeoutTimer );
    }
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    if( MacCtx.NodeAckRequested == true )
 800f43a:	4b33      	ldr	r3, [pc, #204]	@ (800f508 <ProcessRadioTxDone+0x13c>)
 800f43c:	f893 341a 	ldrb.w	r3, [r3, #1050]	@ 0x41a
 800f440:	2b00      	cmp	r3, #0
 800f442:	d01a      	beq.n	800f47a <ProcessRadioTxDone+0xae>
    {
        getPhy.Attribute = PHY_RETRANSMIT_TIMEOUT;
 800f444:	2315      	movs	r3, #21
 800f446:	f887 3020 	strb.w	r3, [r7, #32]
        phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 800f44a:	4b2c      	ldr	r3, [pc, #176]	@ (800f4fc <ProcessRadioTxDone+0x130>)
 800f44c:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 800f450:	f107 0220 	add.w	r2, r7, #32
 800f454:	4611      	mov	r1, r2
 800f456:	4618      	mov	r0, r3
 800f458:	f006 ff4b 	bl	80162f2 <RegionGetPhyParam>
 800f45c:	4603      	mov	r3, r0
 800f45e:	61fb      	str	r3, [r7, #28]
        TimerSetValue( &MacCtx.RetransmitTimeoutTimer, MacCtx.RxWindow2Delay + phyParam.Value );
 800f460:	4b29      	ldr	r3, [pc, #164]	@ (800f508 <ProcessRadioTxDone+0x13c>)
 800f462:	f8d3 23b4 	ldr.w	r2, [r3, #948]	@ 0x3b4
 800f466:	69fb      	ldr	r3, [r7, #28]
 800f468:	4413      	add	r3, r2
 800f46a:	4619      	mov	r1, r3
 800f46c:	4829      	ldr	r0, [pc, #164]	@ (800f514 <ProcessRadioTxDone+0x148>)
 800f46e:	f010 f927 	bl	801f6c0 <UTIL_TIMER_SetPeriod>
        TimerStart( &MacCtx.RetransmitTimeoutTimer );
 800f472:	4828      	ldr	r0, [pc, #160]	@ (800f514 <ProcessRadioTxDone+0x148>)
 800f474:	f010 f846 	bl	801f504 <UTIL_TIMER_Start>
 800f478:	e003      	b.n	800f482 <ProcessRadioTxDone+0xb6>
    }
    else
    {
        // Transmission successful, setup status directly
        MacCtx.McpsConfirm.Status = LORAMAC_EVENT_INFO_STATUS_OK;
 800f47a:	4b23      	ldr	r3, [pc, #140]	@ (800f508 <ProcessRadioTxDone+0x13c>)
 800f47c:	2200      	movs	r2, #0
 800f47e:	f883 2441 	strb.w	r2, [r3, #1089]	@ 0x441
    }
#endif /* LORAMAC_VERSION */

    // Update Aggregated last tx done time
    Nvm.MacGroup1.LastTxDoneTime = TxDoneParams.CurTime;
 800f482:	4b20      	ldr	r3, [pc, #128]	@ (800f504 <ProcessRadioTxDone+0x138>)
 800f484:	681b      	ldr	r3, [r3, #0]
 800f486:	4a1d      	ldr	r2, [pc, #116]	@ (800f4fc <ProcessRadioTxDone+0x130>)
 800f488:	62d3      	str	r3, [r2, #44]	@ 0x2c

    // Update last tx done time for the current channel
    txDone.Channel = MacCtx.Channel;
 800f48a:	4b1f      	ldr	r3, [pc, #124]	@ (800f508 <ProcessRadioTxDone+0x13c>)
 800f48c:	f893 341b 	ldrb.w	r3, [r3, #1051]	@ 0x41b
 800f490:	723b      	strb	r3, [r7, #8]
    txDone.LastTxDoneTime = TxDoneParams.CurTime;
 800f492:	4b1c      	ldr	r3, [pc, #112]	@ (800f504 <ProcessRadioTxDone+0x138>)
 800f494:	681b      	ldr	r3, [r3, #0]
 800f496:	60fb      	str	r3, [r7, #12]
    txDone.ElapsedTimeSinceStartUp = SysTimeSub( SysTimeGetMcuTime( ), Nvm.MacGroup2.InitializationTime );
 800f498:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800f49c:	4618      	mov	r0, r3
 800f49e:	f00f fbd7 	bl	801ec50 <SysTimeGetMcuTime>
 800f4a2:	4638      	mov	r0, r7
 800f4a4:	4b15      	ldr	r3, [pc, #84]	@ (800f4fc <ProcessRadioTxDone+0x130>)
 800f4a6:	f8d3 2128 	ldr.w	r2, [r3, #296]	@ 0x128
 800f4aa:	9200      	str	r2, [sp, #0]
 800f4ac:	f8d3 3124 	ldr.w	r3, [r3, #292]	@ 0x124
 800f4b0:	f107 0228 	add.w	r2, r7, #40	@ 0x28
 800f4b4:	ca06      	ldmia	r2, {r1, r2}
 800f4b6:	f00f fb2c 	bl	801eb12 <SysTimeSub>
 800f4ba:	f107 0314 	add.w	r3, r7, #20
 800f4be:	463a      	mov	r2, r7
 800f4c0:	e892 0003 	ldmia.w	r2, {r0, r1}
 800f4c4:	e883 0003 	stmia.w	r3, {r0, r1}
    txDone.LastTxAirTime = MacCtx.TxTimeOnAir;
 800f4c8:	4b0f      	ldr	r3, [pc, #60]	@ (800f508 <ProcessRadioTxDone+0x13c>)
 800f4ca:	f8d3 341c 	ldr.w	r3, [r3, #1052]	@ 0x41c
 800f4ce:	613b      	str	r3, [r7, #16]
    txDone.Joined  = true;
 800f4d0:	2301      	movs	r3, #1
 800f4d2:	727b      	strb	r3, [r7, #9]
    if( Nvm.MacGroup2.NetworkActivation == ACTIVATION_TYPE_NONE )
 800f4d4:	4b09      	ldr	r3, [pc, #36]	@ (800f4fc <ProcessRadioTxDone+0x130>)
 800f4d6:	f893 3130 	ldrb.w	r3, [r3, #304]	@ 0x130
 800f4da:	2b00      	cmp	r3, #0
 800f4dc:	d101      	bne.n	800f4e2 <ProcessRadioTxDone+0x116>
    {
        txDone.Joined  = false;
 800f4de:	2300      	movs	r3, #0
 800f4e0:	727b      	strb	r3, [r7, #9]
    }

    RegionSetBandTxDone( Nvm.MacGroup2.Region, &txDone );
 800f4e2:	4b06      	ldr	r3, [pc, #24]	@ (800f4fc <ProcessRadioTxDone+0x130>)
 800f4e4:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 800f4e8:	f107 0208 	add.w	r2, r7, #8
 800f4ec:	4611      	mov	r1, r2
 800f4ee:	4618      	mov	r0, r3
 800f4f0:	f006 ff2a 	bl	8016348 <RegionSetBandTxDone>
    if( MacCtx.NodeAckRequested == false )
    {
        MacCtx.McpsConfirm.Status = LORAMAC_EVENT_INFO_STATUS_OK;
    }
#endif /* LORAMAC_VERSION */
}
 800f4f4:	bf00      	nop
 800f4f6:	3740      	adds	r7, #64	@ 0x40
 800f4f8:	46bd      	mov	sp, r7
 800f4fa:	bd80      	pop	{r7, pc}
 800f4fc:	20001118 	.word	0x20001118
 800f500:	08023efc 	.word	0x08023efc
 800f504:	20001d44 	.word	0x20001d44
 800f508:	20000be4 	.word	0x20000be4
 800f50c:	20000f64 	.word	0x20000f64
 800f510:	20000f7c 	.word	0x20000f7c
 800f514:	20000fe4 	.word	0x20000fe4

0800f518 <PrepareRxDoneAbort>:

static void PrepareRxDoneAbort( void )
{
 800f518:	b580      	push	{r7, lr}
 800f51a:	af00      	add	r7, sp, #0
    MacCtx.MacState |= LORAMAC_RX_ABORT;
 800f51c:	4b10      	ldr	r3, [pc, #64]	@ (800f560 <PrepareRxDoneAbort+0x48>)
 800f51e:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 800f522:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800f526:	4a0e      	ldr	r2, [pc, #56]	@ (800f560 <PrepareRxDoneAbort+0x48>)
 800f528:	f8c2 3340 	str.w	r3, [r2, #832]	@ 0x340

    if( MacCtx.NodeAckRequested == true )
 800f52c:	4b0c      	ldr	r3, [pc, #48]	@ (800f560 <PrepareRxDoneAbort+0x48>)
 800f52e:	f893 341a 	ldrb.w	r3, [r3, #1050]	@ 0x41a
 800f532:	2b00      	cmp	r3, #0
 800f534:	d002      	beq.n	800f53c <PrepareRxDoneAbort+0x24>
    {
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
        OnAckTimeoutTimerEvent( NULL );
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
        OnRetransmitTimeoutTimerEvent( NULL );
 800f536:	2000      	movs	r0, #0
 800f538:	f001 fa12 	bl	8010960 <OnRetransmitTimeoutTimerEvent>
#endif /* LORAMAC_VERSION */
    }

    MacCtx.MacFlags.Bits.McpsInd = 1;
 800f53c:	4a08      	ldr	r2, [pc, #32]	@ (800f560 <PrepareRxDoneAbort+0x48>)
 800f53e:	f892 3491 	ldrb.w	r3, [r2, #1169]	@ 0x491
 800f542:	f043 0302 	orr.w	r3, r3, #2
 800f546:	f882 3491 	strb.w	r3, [r2, #1169]	@ 0x491
    MacCtx.MacFlags.Bits.MacDone = 1;
 800f54a:	4a05      	ldr	r2, [pc, #20]	@ (800f560 <PrepareRxDoneAbort+0x48>)
 800f54c:	f892 3491 	ldrb.w	r3, [r2, #1169]	@ 0x491
 800f550:	f043 0310 	orr.w	r3, r3, #16
 800f554:	f882 3491 	strb.w	r3, [r2, #1169]	@ 0x491

    UpdateRxSlotIdleState( );
 800f558:	f7ff ff20 	bl	800f39c <UpdateRxSlotIdleState>
}
 800f55c:	bf00      	nop
 800f55e:	bd80      	pop	{r7, pc}
 800f560:	20000be4 	.word	0x20000be4

0800f564 <ProcessRadioRxDone>:

static void ProcessRadioRxDone( void )
{
 800f564:	b590      	push	{r4, r7, lr}
 800f566:	b0a9      	sub	sp, #164	@ 0xa4
 800f568:	af02      	add	r7, sp, #8
    LoRaMacHeader_t macHdr;
    ApplyCFListParams_t applyCFList;
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;
    LoRaMacCryptoStatus_t macCryptoStatus = LORAMAC_CRYPTO_ERROR;
 800f56a:	2312      	movs	r3, #18
 800f56c:	f887 3090 	strb.w	r3, [r7, #144]	@ 0x90

    LoRaMacMessageData_t macMsgData;
    LoRaMacMessageJoinAccept_t macMsgJoinAccept;
    uint8_t *payload = RxDoneParams.Payload;
 800f570:	4ba1      	ldr	r3, [pc, #644]	@ (800f7f8 <ProcessRadioRxDone+0x294>)
 800f572:	685b      	ldr	r3, [r3, #4]
 800f574:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    uint16_t size = RxDoneParams.Size;
 800f578:	4b9f      	ldr	r3, [pc, #636]	@ (800f7f8 <ProcessRadioRxDone+0x294>)
 800f57a:	891b      	ldrh	r3, [r3, #8]
 800f57c:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
    int16_t rssi = RxDoneParams.Rssi;
 800f580:	4b9d      	ldr	r3, [pc, #628]	@ (800f7f8 <ProcessRadioRxDone+0x294>)
 800f582:	895b      	ldrh	r3, [r3, #10]
 800f584:	f8a7 3088 	strh.w	r3, [r7, #136]	@ 0x88
    int8_t snr = RxDoneParams.Snr;
 800f588:	4b9b      	ldr	r3, [pc, #620]	@ (800f7f8 <ProcessRadioRxDone+0x294>)
 800f58a:	7b1b      	ldrb	r3, [r3, #12]
 800f58c:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87

    uint8_t pktHeaderLen = 0;
 800f590:	2300      	movs	r3, #0
 800f592:	f887 3086 	strb.w	r3, [r7, #134]	@ 0x86

    uint32_t downLinkCounter = 0;
 800f596:	2300      	movs	r3, #0
 800f598:	613b      	str	r3, [r7, #16]
    uint32_t address = Nvm.MacGroup2.DevAddr;
 800f59a:	4b98      	ldr	r3, [pc, #608]	@ (800f7fc <ProcessRadioRxDone+0x298>)
 800f59c:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800f5a0:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    uint8_t multicast = 0;
 800f5a4:	2300      	movs	r3, #0
 800f5a6:	f887 3093 	strb.w	r3, [r7, #147]	@ 0x93
    AddressIdentifier_t addrID = UNICAST_DEV_ADDR;
 800f5aa:	2301      	movs	r3, #1
 800f5ac:	f887 3092 	strb.w	r3, [r7, #146]	@ 0x92
    FCntIdentifier_t fCntID;
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01010100 ))
    uint8_t macCmdPayload[2] = { 0 };
#endif /* LORAMAC_VERSION */
    Mlme_t joinType = MLME_JOIN;
 800f5b0:	2301      	movs	r3, #1
 800f5b2:	f887 3085 	strb.w	r3, [r7, #133]	@ 0x85

#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    LoRaMacRadioEvents.Events.RxProcessPending = 0;
 800f5b6:	4a92      	ldr	r2, [pc, #584]	@ (800f800 <ProcessRadioRxDone+0x29c>)
 800f5b8:	7813      	ldrb	r3, [r2, #0]
 800f5ba:	f023 0301 	bic.w	r3, r3, #1
 800f5be:	7013      	strb	r3, [r2, #0]
#endif /* LORAMAC_VERSION */

    MacCtx.McpsConfirm.AckReceived = false;
 800f5c0:	4b90      	ldr	r3, [pc, #576]	@ (800f804 <ProcessRadioRxDone+0x2a0>)
 800f5c2:	2200      	movs	r2, #0
 800f5c4:	f883 2444 	strb.w	r2, [r3, #1092]	@ 0x444
    MacCtx.RxStatus.Rssi = rssi;
 800f5c8:	4a8e      	ldr	r2, [pc, #568]	@ (800f804 <ProcessRadioRxDone+0x2a0>)
 800f5ca:	f8b7 3088 	ldrh.w	r3, [r7, #136]	@ 0x88
 800f5ce:	f8a2 348c 	strh.w	r3, [r2, #1164]	@ 0x48c
    MacCtx.RxStatus.Snr = snr;
 800f5d2:	4a8c      	ldr	r2, [pc, #560]	@ (800f804 <ProcessRadioRxDone+0x2a0>)
 800f5d4:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 800f5d8:	f882 348e 	strb.w	r3, [r2, #1166]	@ 0x48e
    MacCtx.RxStatus.RxSlot = MacCtx.RxSlot;
 800f5dc:	4b89      	ldr	r3, [pc, #548]	@ (800f804 <ProcessRadioRxDone+0x2a0>)
 800f5de:	f893 2490 	ldrb.w	r2, [r3, #1168]	@ 0x490
 800f5e2:	4b88      	ldr	r3, [pc, #544]	@ (800f804 <ProcessRadioRxDone+0x2a0>)
 800f5e4:	f883 248f 	strb.w	r2, [r3, #1167]	@ 0x48f
    MacCtx.McpsIndication.Port = 0;
 800f5e8:	4b86      	ldr	r3, [pc, #536]	@ (800f804 <ProcessRadioRxDone+0x2a0>)
 800f5ea:	2200      	movs	r2, #0
 800f5ec:	f883 2423 	strb.w	r2, [r3, #1059]	@ 0x423
    MacCtx.McpsIndication.Multicast = 0;
 800f5f0:	4b84      	ldr	r3, [pc, #528]	@ (800f804 <ProcessRadioRxDone+0x2a0>)
 800f5f2:	2200      	movs	r2, #0
 800f5f4:	f883 2422 	strb.w	r2, [r3, #1058]	@ 0x422
    MacCtx.McpsIndication.IsUplinkTxPending = 0;
 800f5f8:	4b82      	ldr	r3, [pc, #520]	@ (800f804 <ProcessRadioRxDone+0x2a0>)
 800f5fa:	2200      	movs	r2, #0
 800f5fc:	f883 2425 	strb.w	r2, [r3, #1061]	@ 0x425
    MacCtx.McpsIndication.Buffer = NULL;
 800f600:	4b80      	ldr	r3, [pc, #512]	@ (800f804 <ProcessRadioRxDone+0x2a0>)
 800f602:	2200      	movs	r2, #0
 800f604:	f8c3 2428 	str.w	r2, [r3, #1064]	@ 0x428
    MacCtx.McpsIndication.BufferSize = 0;
 800f608:	4b7e      	ldr	r3, [pc, #504]	@ (800f804 <ProcessRadioRxDone+0x2a0>)
 800f60a:	2200      	movs	r2, #0
 800f60c:	f883 242c 	strb.w	r2, [r3, #1068]	@ 0x42c
    MacCtx.McpsIndication.RxData = false;
 800f610:	4b7c      	ldr	r3, [pc, #496]	@ (800f804 <ProcessRadioRxDone+0x2a0>)
 800f612:	2200      	movs	r2, #0
 800f614:	f883 242d 	strb.w	r2, [r3, #1069]	@ 0x42d
    MacCtx.McpsIndication.AckReceived = false;
 800f618:	4b7a      	ldr	r3, [pc, #488]	@ (800f804 <ProcessRadioRxDone+0x2a0>)
 800f61a:	2200      	movs	r2, #0
 800f61c:	f883 242e 	strb.w	r2, [r3, #1070]	@ 0x42e
    MacCtx.McpsIndication.DownLinkCounter = 0;
 800f620:	4b78      	ldr	r3, [pc, #480]	@ (800f804 <ProcessRadioRxDone+0x2a0>)
 800f622:	2200      	movs	r2, #0
 800f624:	f8c3 2430 	str.w	r2, [r3, #1072]	@ 0x430
    MacCtx.McpsIndication.McpsIndication = MCPS_UNCONFIRMED;
 800f628:	4b76      	ldr	r3, [pc, #472]	@ (800f804 <ProcessRadioRxDone+0x2a0>)
 800f62a:	2200      	movs	r2, #0
 800f62c:	f883 2420 	strb.w	r2, [r3, #1056]	@ 0x420
    MacCtx.McpsIndication.DevAddress = 0;
 800f630:	4b74      	ldr	r3, [pc, #464]	@ (800f804 <ProcessRadioRxDone+0x2a0>)
 800f632:	2200      	movs	r2, #0
 800f634:	f8c3 2434 	str.w	r2, [r3, #1076]	@ 0x434
    MacCtx.McpsIndication.DeviceTimeAnsReceived = false;
 800f638:	4b72      	ldr	r3, [pc, #456]	@ (800f804 <ProcessRadioRxDone+0x2a0>)
 800f63a:	2200      	movs	r2, #0
 800f63c:	f883 2438 	strb.w	r2, [r3, #1080]	@ 0x438
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    MacCtx.McpsIndication.ResponseTimeout = 0;
 800f640:	4b70      	ldr	r3, [pc, #448]	@ (800f804 <ProcessRadioRxDone+0x2a0>)
 800f642:	2200      	movs	r2, #0
 800f644:	f8c3 243c 	str.w	r2, [r3, #1084]	@ 0x43c
#endif /* LORAMAC_VERSION */

    Radio.Sleep( );
 800f648:	4b6f      	ldr	r3, [pc, #444]	@ (800f808 <ProcessRadioRxDone+0x2a4>)
 800f64a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f64c:	4798      	blx	r3

#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
    TimerStop( &MacCtx.RxWindowTimer2 );
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    if( MacCtx.RxStatus.RxSlot == RX_SLOT_WIN_1 )
 800f64e:	4b6d      	ldr	r3, [pc, #436]	@ (800f804 <ProcessRadioRxDone+0x2a0>)
 800f650:	f893 348f 	ldrb.w	r3, [r3, #1167]	@ 0x48f
 800f654:	2b00      	cmp	r3, #0
 800f656:	d102      	bne.n	800f65e <ProcessRadioRxDone+0xfa>
    {
        TimerStop( &MacCtx.RxWindowTimer2 );
 800f658:	486c      	ldr	r0, [pc, #432]	@ (800f80c <ProcessRadioRxDone+0x2a8>)
 800f65a:	f00f ffc1 	bl	801f5e0 <UTIL_TIMER_Stop>
    }
#endif /* LORAMAC_VERSION */

    // This function must be called even if we are not in class b mode yet.
    if( LoRaMacClassBRxBeacon( payload, size ) == true )
 800f65e:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800f662:	4619      	mov	r1, r3
 800f664:	f8d7 008c 	ldr.w	r0, [r7, #140]	@ 0x8c
 800f668:	f004 feba 	bl	80143e0 <LoRaMacClassBRxBeacon>
 800f66c:	4603      	mov	r3, r0
 800f66e:	2b00      	cmp	r3, #0
 800f670:	d00b      	beq.n	800f68a <ProcessRadioRxDone+0x126>
    {
        MacCtx.MlmeIndication.BeaconInfo.Rssi = rssi;
 800f672:	4a64      	ldr	r2, [pc, #400]	@ (800f804 <ProcessRadioRxDone+0x2a0>)
 800f674:	f8b7 3088 	ldrh.w	r3, [r7, #136]	@ 0x88
 800f678:	f8a2 347e 	strh.w	r3, [r2, #1150]	@ 0x47e
        MacCtx.MlmeIndication.BeaconInfo.Snr = snr;
 800f67c:	4a61      	ldr	r2, [pc, #388]	@ (800f804 <ProcessRadioRxDone+0x2a0>)
 800f67e:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 800f682:	f882 3480 	strb.w	r3, [r2, #1152]	@ 0x480
        return;
 800f686:	f000 bc8d 	b.w	800ffa4 <ProcessRadioRxDone+0xa40>
    }
    // Check if we expect a ping or a multicast slot.
    if( Nvm.MacGroup2.DeviceClass == CLASS_B )
 800f68a:	4b5c      	ldr	r3, [pc, #368]	@ (800f7fc <ProcessRadioRxDone+0x298>)
 800f68c:	f893 3118 	ldrb.w	r3, [r3, #280]	@ 0x118
 800f690:	2b01      	cmp	r3, #1
 800f692:	d11e      	bne.n	800f6d2 <ProcessRadioRxDone+0x16e>
    {
        if( LoRaMacClassBIsPingExpected( ) == true )
 800f694:	f004 feb7 	bl	8014406 <LoRaMacClassBIsPingExpected>
 800f698:	4603      	mov	r3, r0
 800f69a:	2b00      	cmp	r3, #0
 800f69c:	d00a      	beq.n	800f6b4 <ProcessRadioRxDone+0x150>
        {
            LoRaMacClassBSetPingSlotState( PINGSLOT_STATE_CALC_PING_OFFSET );
 800f69e:	2000      	movs	r0, #0
 800f6a0:	f004 fe68 	bl	8014374 <LoRaMacClassBSetPingSlotState>
            LoRaMacClassBPingSlotTimerEvent( NULL );
 800f6a4:	2000      	movs	r0, #0
 800f6a6:	f004 fe89 	bl	80143bc <LoRaMacClassBPingSlotTimerEvent>
            MacCtx.RxStatus.RxSlot = RX_SLOT_WIN_CLASS_B_PING_SLOT;
 800f6aa:	4b56      	ldr	r3, [pc, #344]	@ (800f804 <ProcessRadioRxDone+0x2a0>)
 800f6ac:	2204      	movs	r2, #4
 800f6ae:	f883 248f 	strb.w	r2, [r3, #1167]	@ 0x48f
 800f6b2:	e00e      	b.n	800f6d2 <ProcessRadioRxDone+0x16e>
        }
        else if( LoRaMacClassBIsMulticastExpected( ) == true )
 800f6b4:	f004 feae 	bl	8014414 <LoRaMacClassBIsMulticastExpected>
 800f6b8:	4603      	mov	r3, r0
 800f6ba:	2b00      	cmp	r3, #0
 800f6bc:	d009      	beq.n	800f6d2 <ProcessRadioRxDone+0x16e>
        {
            LoRaMacClassBSetMulticastSlotState( PINGSLOT_STATE_CALC_PING_OFFSET );
 800f6be:	2000      	movs	r0, #0
 800f6c0:	f004 fe62 	bl	8014388 <LoRaMacClassBSetMulticastSlotState>
            LoRaMacClassBMulticastSlotTimerEvent( NULL );
 800f6c4:	2000      	movs	r0, #0
 800f6c6:	f004 fe82 	bl	80143ce <LoRaMacClassBMulticastSlotTimerEvent>
            MacCtx.RxStatus.RxSlot = RX_SLOT_WIN_CLASS_B_MULTICAST_SLOT;
 800f6ca:	4b4e      	ldr	r3, [pc, #312]	@ (800f804 <ProcessRadioRxDone+0x2a0>)
 800f6cc:	2205      	movs	r2, #5
 800f6ce:	f883 248f 	strb.w	r2, [r3, #1167]	@ 0x48f
        }
    }

    // Abort on empty radio frames
    if( size == 0 )
 800f6d2:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800f6d6:	2b00      	cmp	r3, #0
 800f6d8:	d107      	bne.n	800f6ea <ProcessRadioRxDone+0x186>
    {
        MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 800f6da:	4b4a      	ldr	r3, [pc, #296]	@ (800f804 <ProcessRadioRxDone+0x2a0>)
 800f6dc:	2201      	movs	r2, #1
 800f6de:	f883 2421 	strb.w	r2, [r3, #1057]	@ 0x421
        PrepareRxDoneAbort( );
 800f6e2:	f7ff ff19 	bl	800f518 <PrepareRxDoneAbort>
        return;
 800f6e6:	f000 bc5d 	b.w	800ffa4 <ProcessRadioRxDone+0xa40>
    }

    macHdr.Value = payload[pktHeaderLen++];
 800f6ea:	f897 3086 	ldrb.w	r3, [r7, #134]	@ 0x86
 800f6ee:	1c5a      	adds	r2, r3, #1
 800f6f0:	f887 2086 	strb.w	r2, [r7, #134]	@ 0x86
 800f6f4:	461a      	mov	r2, r3
 800f6f6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800f6fa:	4413      	add	r3, r2
 800f6fc:	781b      	ldrb	r3, [r3, #0]
 800f6fe:	f887 3084 	strb.w	r3, [r7, #132]	@ 0x84
        PrepareRxDoneAbort( );
        return;
    }
#endif /* LORAMAC_VERSION */

    switch( macHdr.Bits.MType )
 800f702:	f897 3084 	ldrb.w	r3, [r7, #132]	@ 0x84
 800f706:	f3c3 1342 	ubfx	r3, r3, #5, #3
 800f70a:	b2db      	uxtb	r3, r3
 800f70c:	3b01      	subs	r3, #1
 800f70e:	2b06      	cmp	r3, #6
 800f710:	f200 8419 	bhi.w	800ff46 <ProcessRadioRxDone+0x9e2>
 800f714:	a201      	add	r2, pc, #4	@ (adr r2, 800f71c <ProcessRadioRxDone+0x1b8>)
 800f716:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f71a:	bf00      	nop
 800f71c:	0800f739 	.word	0x0800f739
 800f720:	0800ff47 	.word	0x0800ff47
 800f724:	0800f957 	.word	0x0800f957
 800f728:	0800ff47 	.word	0x0800ff47
 800f72c:	0800f94f 	.word	0x0800f94f
 800f730:	0800ff47 	.word	0x0800ff47
 800f734:	0800feeb 	.word	0x0800feeb
    {
        case FRAME_TYPE_JOIN_ACCEPT:
        {
            uint8_t joinEui[SE_EUI_SIZE];
            // Check if the received frame size is valid
            if( size < LORAMAC_JOIN_ACCEPT_FRAME_MIN_SIZE )
 800f738:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800f73c:	2b10      	cmp	r3, #16
 800f73e:	d807      	bhi.n	800f750 <ProcessRadioRxDone+0x1ec>
            {
                MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 800f740:	4b30      	ldr	r3, [pc, #192]	@ (800f804 <ProcessRadioRxDone+0x2a0>)
 800f742:	2201      	movs	r2, #1
 800f744:	f883 2421 	strb.w	r2, [r3, #1057]	@ 0x421
                PrepareRxDoneAbort( );
 800f748:	f7ff fee6 	bl	800f518 <PrepareRxDoneAbort>
                return;
 800f74c:	f000 bc2a 	b.w	800ffa4 <ProcessRadioRxDone+0xa40>
            }
            macMsgJoinAccept.Buffer = payload;
 800f750:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800f754:	617b      	str	r3, [r7, #20]
            macMsgJoinAccept.BufSize = size;
 800f756:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800f75a:	b2db      	uxtb	r3, r3
 800f75c:	763b      	strb	r3, [r7, #24]

            // Abort in case if the device is already joined and no rejoin request is ongoing.
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01010100 ))
            if( ( Nvm.MacGroup2.NetworkActivation != ACTIVATION_TYPE_NONE ) && ( Nvm.MacGroup2.IsRejoinAcceptPending == false ) )
#else
            if( Nvm.MacGroup2.NetworkActivation != ACTIVATION_TYPE_NONE )
 800f75e:	4b27      	ldr	r3, [pc, #156]	@ (800f7fc <ProcessRadioRxDone+0x298>)
 800f760:	f893 3130 	ldrb.w	r3, [r3, #304]	@ 0x130
 800f764:	2b00      	cmp	r3, #0
 800f766:	d007      	beq.n	800f778 <ProcessRadioRxDone+0x214>
#endif /* LORAMAC_VERSION */
            {
                MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 800f768:	4b26      	ldr	r3, [pc, #152]	@ (800f804 <ProcessRadioRxDone+0x2a0>)
 800f76a:	2201      	movs	r2, #1
 800f76c:	f883 2421 	strb.w	r2, [r3, #1057]	@ 0x421
                PrepareRxDoneAbort( );
 800f770:	f7ff fed2 	bl	800f518 <PrepareRxDoneAbort>
                return;
 800f774:	f000 bc16 	b.w	800ffa4 <ProcessRadioRxDone+0xa40>
            }

            SecureElementGetJoinEui( joinEui );
 800f778:	1d3b      	adds	r3, r7, #4
 800f77a:	4618      	mov	r0, r3
 800f77c:	f7fd ff7e 	bl	800d67c <SecureElementGetJoinEui>
            macCryptoStatus = LoRaMacCryptoHandleJoinAccept( JOIN_REQ, joinEui, &macMsgJoinAccept );
 800f780:	f107 0214 	add.w	r2, r7, #20
 800f784:	1d3b      	adds	r3, r7, #4
 800f786:	4619      	mov	r1, r3
 800f788:	20ff      	movs	r0, #255	@ 0xff
 800f78a:	f006 f831 	bl	80157f0 <LoRaMacCryptoHandleJoinAccept>
 800f78e:	4603      	mov	r3, r0
 800f790:	f887 3090 	strb.w	r3, [r7, #144]	@ 0x90
                macCryptoStatus = LoRaMacCryptoHandleJoinAccept( REJOIN_REQ_2, joinEui, &macMsgJoinAccept );
                joinType = MLME_REJOIN_2;
            }
#endif /* LORAMAC_VERSION */
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
            if( LORAMAC_CRYPTO_SUCCESS == macCryptoStatus )
 800f794:	f897 3090 	ldrb.w	r3, [r7, #144]	@ 0x90
 800f798:	2b00      	cmp	r3, #0
 800f79a:	f040 80cc 	bne.w	800f936 <ProcessRadioRxDone+0x3d2>
            {
                VerifyParams_t verifyRxDr;

                if( macMsgJoinAccept.DLSettings.Bits.RX2DataRate != 0x0F )
 800f79e:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800f7a2:	f003 030f 	and.w	r3, r3, #15
 800f7a6:	b2db      	uxtb	r3, r3
 800f7a8:	2b0f      	cmp	r3, #15
 800f7aa:	d031      	beq.n	800f810 <ProcessRadioRxDone+0x2ac>
                {
                    verifyRxDr.DatarateParams.Datarate = macMsgJoinAccept.DLSettings.Bits.RX2DataRate;
 800f7ac:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800f7b0:	f3c3 0303 	ubfx	r3, r3, #0, #4
 800f7b4:	b2db      	uxtb	r3, r3
 800f7b6:	b25b      	sxtb	r3, r3
 800f7b8:	703b      	strb	r3, [r7, #0]
                    verifyRxDr.DatarateParams.DownlinkDwellTime = Nvm.MacGroup2.MacParams.DownlinkDwellTime;
 800f7ba:	4b10      	ldr	r3, [pc, #64]	@ (800f7fc <ProcessRadioRxDone+0x298>)
 800f7bc:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 800f7c0:	707b      	strb	r3, [r7, #1]
                    if( RegionVerify( Nvm.MacGroup2.Region, &verifyRxDr, PHY_RX_DR ) == false )
 800f7c2:	4b0e      	ldr	r3, [pc, #56]	@ (800f7fc <ProcessRadioRxDone+0x298>)
 800f7c4:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 800f7c8:	4639      	mov	r1, r7
 800f7ca:	2207      	movs	r2, #7
 800f7cc:	4618      	mov	r0, r3
 800f7ce:	f006 fdfc 	bl	80163ca <RegionVerify>
 800f7d2:	4603      	mov	r3, r0
 800f7d4:	f083 0301 	eor.w	r3, r3, #1
 800f7d8:	b2db      	uxtb	r3, r3
 800f7da:	2b00      	cmp	r3, #0
 800f7dc:	d018      	beq.n	800f810 <ProcessRadioRxDone+0x2ac>
                    {
                        // MLME handling
                        if( LoRaMacConfirmQueueIsCmdActive( MLME_JOIN ) == true )
 800f7de:	2001      	movs	r0, #1
 800f7e0:	f005 fb14 	bl	8014e0c <LoRaMacConfirmQueueIsCmdActive>
 800f7e4:	4603      	mov	r3, r0
 800f7e6:	2b00      	cmp	r3, #0
 800f7e8:	f000 83b4 	beq.w	800ff54 <ProcessRadioRxDone+0x9f0>
                        {
                            LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_JOIN_FAIL, MLME_JOIN );
 800f7ec:	2101      	movs	r1, #1
 800f7ee:	2007      	movs	r0, #7
 800f7f0:	f005 fa80 	bl	8014cf4 <LoRaMacConfirmQueueSetStatus>
 800f7f4:	e3b1      	b.n	800ff5a <ProcessRadioRxDone+0x9f6>
 800f7f6:	bf00      	nop
 800f7f8:	20001d48 	.word	0x20001d48
 800f7fc:	20001118 	.word	0x20001118
 800f800:	20001d40 	.word	0x20001d40
 800f804:	20000be4 	.word	0x20000be4
 800f808:	08023efc 	.word	0x08023efc
 800f80c:	20000f7c 	.word	0x20000f7c
            if( ( LORAMAC_CRYPTO_SUCCESS == macCryptoStatus ) && ( rxDrValid == true ) )
            {
#endif

                // Network ID
                Nvm.MacGroup2.NetID = ( uint32_t ) macMsgJoinAccept.NetID[0];
 800f810:	7f7b      	ldrb	r3, [r7, #29]
 800f812:	461a      	mov	r2, r3
 800f814:	4ba5      	ldr	r3, [pc, #660]	@ (800faac <ProcessRadioRxDone+0x548>)
 800f816:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
                Nvm.MacGroup2.NetID |= ( ( uint32_t ) macMsgJoinAccept.NetID[1] << 8 );
 800f81a:	4ba4      	ldr	r3, [pc, #656]	@ (800faac <ProcessRadioRxDone+0x548>)
 800f81c:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 800f820:	7fbb      	ldrb	r3, [r7, #30]
 800f822:	021b      	lsls	r3, r3, #8
 800f824:	4313      	orrs	r3, r2
 800f826:	4aa1      	ldr	r2, [pc, #644]	@ (800faac <ProcessRadioRxDone+0x548>)
 800f828:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
                Nvm.MacGroup2.NetID |= ( ( uint32_t ) macMsgJoinAccept.NetID[2] << 16 );
 800f82c:	4b9f      	ldr	r3, [pc, #636]	@ (800faac <ProcessRadioRxDone+0x548>)
 800f82e:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 800f832:	7ffb      	ldrb	r3, [r7, #31]
 800f834:	041b      	lsls	r3, r3, #16
 800f836:	4313      	orrs	r3, r2
 800f838:	4a9c      	ldr	r2, [pc, #624]	@ (800faac <ProcessRadioRxDone+0x548>)
 800f83a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0

                // Device Address
                Nvm.MacGroup2.DevAddr = macMsgJoinAccept.DevAddr;
 800f83e:	6a3b      	ldr	r3, [r7, #32]
 800f840:	4a9a      	ldr	r2, [pc, #616]	@ (800faac <ProcessRadioRxDone+0x548>)
 800f842:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
                // Update NVM DevAddrOTAA with network value
                SecureElementSetDevAddr( ACTIVATION_TYPE_OTAA, Nvm.MacGroup2.DevAddr );
 800f846:	4b99      	ldr	r3, [pc, #612]	@ (800faac <ProcessRadioRxDone+0x548>)
 800f848:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800f84c:	4619      	mov	r1, r3
 800f84e:	2002      	movs	r0, #2
 800f850:	f7fd ff2c 	bl	800d6ac <SecureElementSetDevAddr>

                // DLSettings
                Nvm.MacGroup2.MacParams.Rx1DrOffset = macMsgJoinAccept.DLSettings.Bits.RX1DRoffset;
 800f854:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800f858:	f3c3 1302 	ubfx	r3, r3, #4, #3
 800f85c:	b2db      	uxtb	r3, r3
 800f85e:	461a      	mov	r2, r3
 800f860:	4b92      	ldr	r3, [pc, #584]	@ (800faac <ProcessRadioRxDone+0x548>)
 800f862:	f883 2069 	strb.w	r2, [r3, #105]	@ 0x69

#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
                // Verify if we shall assign the new datarate
                if( macMsgJoinAccept.DLSettings.Bits.RX2DataRate != 0x0F )
 800f866:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800f86a:	f003 030f 	and.w	r3, r3, #15
 800f86e:	b2db      	uxtb	r3, r3
 800f870:	2b0f      	cmp	r3, #15
 800f872:	d011      	beq.n	800f898 <ProcessRadioRxDone+0x334>
                {
#endif

                Nvm.MacGroup2.MacParams.Rx2Channel.Datarate = macMsgJoinAccept.DLSettings.Bits.RX2DataRate;
 800f874:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800f878:	f3c3 0303 	ubfx	r3, r3, #0, #4
 800f87c:	b2db      	uxtb	r3, r3
 800f87e:	461a      	mov	r2, r3
 800f880:	4b8a      	ldr	r3, [pc, #552]	@ (800faac <ProcessRadioRxDone+0x548>)
 800f882:	f883 2070 	strb.w	r2, [r3, #112]	@ 0x70
                Nvm.MacGroup2.MacParams.RxCChannel.Datarate = macMsgJoinAccept.DLSettings.Bits.RX2DataRate;
 800f886:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800f88a:	f3c3 0303 	ubfx	r3, r3, #0, #4
 800f88e:	b2db      	uxtb	r3, r3
 800f890:	461a      	mov	r2, r3
 800f892:	4b86      	ldr	r3, [pc, #536]	@ (800faac <ProcessRadioRxDone+0x548>)
 800f894:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
				}
#endif

                // RxDelay
                Nvm.MacGroup2.MacParams.ReceiveDelay1 = macMsgJoinAccept.RxDelay;
 800f898:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 800f89c:	461a      	mov	r2, r3
 800f89e:	4b83      	ldr	r3, [pc, #524]	@ (800faac <ProcessRadioRxDone+0x548>)
 800f8a0:	659a      	str	r2, [r3, #88]	@ 0x58
                if( Nvm.MacGroup2.MacParams.ReceiveDelay1 == 0 )
 800f8a2:	4b82      	ldr	r3, [pc, #520]	@ (800faac <ProcessRadioRxDone+0x548>)
 800f8a4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800f8a6:	2b00      	cmp	r3, #0
 800f8a8:	d102      	bne.n	800f8b0 <ProcessRadioRxDone+0x34c>
                {
                    Nvm.MacGroup2.MacParams.ReceiveDelay1 = 1;
 800f8aa:	4b80      	ldr	r3, [pc, #512]	@ (800faac <ProcessRadioRxDone+0x548>)
 800f8ac:	2201      	movs	r2, #1
 800f8ae:	659a      	str	r2, [r3, #88]	@ 0x58
                }
                Nvm.MacGroup2.MacParams.ReceiveDelay1 *= 1000;
 800f8b0:	4b7e      	ldr	r3, [pc, #504]	@ (800faac <ProcessRadioRxDone+0x548>)
 800f8b2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800f8b4:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800f8b8:	fb02 f303 	mul.w	r3, r2, r3
 800f8bc:	4a7b      	ldr	r2, [pc, #492]	@ (800faac <ProcessRadioRxDone+0x548>)
 800f8be:	6593      	str	r3, [r2, #88]	@ 0x58
                Nvm.MacGroup2.MacParams.ReceiveDelay2 = Nvm.MacGroup2.MacParams.ReceiveDelay1 + 1000;
 800f8c0:	4b7a      	ldr	r3, [pc, #488]	@ (800faac <ProcessRadioRxDone+0x548>)
 800f8c2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800f8c4:	f503 737a 	add.w	r3, r3, #1000	@ 0x3e8
 800f8c8:	4a78      	ldr	r2, [pc, #480]	@ (800faac <ProcessRadioRxDone+0x548>)
 800f8ca:	65d3      	str	r3, [r2, #92]	@ 0x5c

                // Reset NbTrans to default value
                Nvm.MacGroup2.MacParams.ChannelsNbTrans = 1;
 800f8cc:	4b77      	ldr	r3, [pc, #476]	@ (800faac <ProcessRadioRxDone+0x548>)
 800f8ce:	2201      	movs	r2, #1
 800f8d0:	f883 2068 	strb.w	r2, [r3, #104]	@ 0x68
                else
                {
                    Nvm.MacGroup2.Version.Value = LORAMAC_VERSION;
                }
#else
                Nvm.MacGroup2.Version.Fields.Minor = 0;
 800f8d4:	4b75      	ldr	r3, [pc, #468]	@ (800faac <ProcessRadioRxDone+0x548>)
 800f8d6:	2200      	movs	r2, #0
 800f8d8:	f883 212e 	strb.w	r2, [r3, #302]	@ 0x12e
#endif /* LORAMAC_VERSION */

                // Apply CF list
                applyCFList.Payload = macMsgJoinAccept.CFList;
 800f8dc:	f107 0314 	add.w	r3, r7, #20
 800f8e0:	3312      	adds	r3, #18
 800f8e2:	67fb      	str	r3, [r7, #124]	@ 0x7c
                // Size of the regular payload is 12. Plus 1 byte MHDR and 4 bytes MIC
                applyCFList.Size = size - 17;
 800f8e4:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800f8e8:	b2db      	uxtb	r3, r3
 800f8ea:	3b11      	subs	r3, #17
 800f8ec:	b2db      	uxtb	r3, r3
 800f8ee:	f887 3080 	strb.w	r3, [r7, #128]	@ 0x80
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
                // Apply the last tx channel
                applyCFList.JoinChannel = MacCtx.Channel;
 800f8f2:	4b6f      	ldr	r3, [pc, #444]	@ (800fab0 <ProcessRadioRxDone+0x54c>)
 800f8f4:	f893 341b 	ldrb.w	r3, [r3, #1051]	@ 0x41b
 800f8f8:	f887 3078 	strb.w	r3, [r7, #120]	@ 0x78
#endif /* LORAMAC_VERSION */

                RegionApplyCFList( Nvm.MacGroup2.Region, &applyCFList );
 800f8fc:	4b6b      	ldr	r3, [pc, #428]	@ (800faac <ProcessRadioRxDone+0x548>)
 800f8fe:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 800f902:	f107 0278 	add.w	r2, r7, #120	@ 0x78
 800f906:	4611      	mov	r1, r2
 800f908:	4618      	mov	r0, r3
 800f90a:	f006 fd8a 	bl	8016422 <RegionApplyCFList>

                Nvm.MacGroup2.NetworkActivation = ACTIVATION_TYPE_OTAA;
 800f90e:	4b67      	ldr	r3, [pc, #412]	@ (800faac <ProcessRadioRxDone+0x548>)
 800f910:	2202      	movs	r2, #2
 800f912:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
                    LoRaMacCommandsAddCmd( MOTE_MAC_REKEY_IND, macCmdPayload, 1 );
                }
#endif /* LORAMAC_VERSION */

                // MLME handling
                if( LoRaMacConfirmQueueIsCmdActive( joinType ) == true )
 800f916:	f897 3085 	ldrb.w	r3, [r7, #133]	@ 0x85
 800f91a:	4618      	mov	r0, r3
 800f91c:	f005 fa76 	bl	8014e0c <LoRaMacConfirmQueueIsCmdActive>
 800f920:	4603      	mov	r3, r0
 800f922:	2b00      	cmp	r3, #0
 800f924:	f000 8318 	beq.w	800ff58 <ProcessRadioRxDone+0x9f4>
                {
                    LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_OK, joinType );
 800f928:	f897 3085 	ldrb.w	r3, [r7, #133]	@ 0x85
 800f92c:	4619      	mov	r1, r3
 800f92e:	2000      	movs	r0, #0
 800f930:	f005 f9e0 	bl	8014cf4 <LoRaMacConfirmQueueSetStatus>
                {
                    LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_JOIN_FAIL, MLME_JOIN );
                }
            }

            break;
 800f934:	e310      	b.n	800ff58 <ProcessRadioRxDone+0x9f4>
                if( LoRaMacConfirmQueueIsCmdActive( MLME_JOIN ) == true )
 800f936:	2001      	movs	r0, #1
 800f938:	f005 fa68 	bl	8014e0c <LoRaMacConfirmQueueIsCmdActive>
 800f93c:	4603      	mov	r3, r0
 800f93e:	2b00      	cmp	r3, #0
 800f940:	f000 830a 	beq.w	800ff58 <ProcessRadioRxDone+0x9f4>
                    LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_JOIN_FAIL, MLME_JOIN );
 800f944:	2101      	movs	r1, #1
 800f946:	2007      	movs	r0, #7
 800f948:	f005 f9d4 	bl	8014cf4 <LoRaMacConfirmQueueSetStatus>
            break;
 800f94c:	e304      	b.n	800ff58 <ProcessRadioRxDone+0x9f4>
        }
        case FRAME_TYPE_DATA_CONFIRMED_DOWN:
            MacCtx.McpsIndication.McpsIndication = MCPS_CONFIRMED;
 800f94e:	4b58      	ldr	r3, [pc, #352]	@ (800fab0 <ProcessRadioRxDone+0x54c>)
 800f950:	2201      	movs	r2, #1
 800f952:	f883 2420 	strb.w	r2, [r3, #1056]	@ 0x420
            // Intentional fall through
        case FRAME_TYPE_DATA_UNCONFIRMED_DOWN:
            // Check if the received payload size is valid
            getPhy.UplinkDwellTime = Nvm.MacGroup2.MacParams.DownlinkDwellTime;
 800f956:	4b55      	ldr	r3, [pc, #340]	@ (800faac <ProcessRadioRxDone+0x548>)
 800f958:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 800f95c:	f887 3072 	strb.w	r3, [r7, #114]	@ 0x72
            getPhy.Datarate = MacCtx.McpsIndication.RxDatarate;
 800f960:	4b53      	ldr	r3, [pc, #332]	@ (800fab0 <ProcessRadioRxDone+0x54c>)
 800f962:	f893 3424 	ldrb.w	r3, [r3, #1060]	@ 0x424
 800f966:	b25b      	sxtb	r3, r3
 800f968:	f887 3071 	strb.w	r3, [r7, #113]	@ 0x71
            getPhy.Attribute = PHY_MAX_PAYLOAD;
 800f96c:	230d      	movs	r3, #13
 800f96e:	f887 3070 	strb.w	r3, [r7, #112]	@ 0x70

            // Get the maximum payload length
            if( Nvm.MacGroup2.MacParams.RepeaterSupport == true )
 800f972:	4b4e      	ldr	r3, [pc, #312]	@ (800faac <ProcessRadioRxDone+0x548>)
 800f974:	f893 308c 	ldrb.w	r3, [r3, #140]	@ 0x8c
 800f978:	2b00      	cmp	r3, #0
 800f97a:	d002      	beq.n	800f982 <ProcessRadioRxDone+0x41e>
            {
                getPhy.Attribute = PHY_MAX_PAYLOAD_REPEATER;
 800f97c:	230e      	movs	r3, #14
 800f97e:	f887 3070 	strb.w	r3, [r7, #112]	@ 0x70
            }

            phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 800f982:	4b4a      	ldr	r3, [pc, #296]	@ (800faac <ProcessRadioRxDone+0x548>)
 800f984:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 800f988:	f107 0270 	add.w	r2, r7, #112	@ 0x70
 800f98c:	4611      	mov	r1, r2
 800f98e:	4618      	mov	r0, r3
 800f990:	f006 fcaf 	bl	80162f2 <RegionGetPhyParam>
 800f994:	4603      	mov	r3, r0
 800f996:	66fb      	str	r3, [r7, #108]	@ 0x6c
            if( ( MAX( 0, ( int16_t )( ( int16_t ) size - ( int16_t ) LORAMAC_FRAME_PAYLOAD_OVERHEAD_SIZE ) ) > ( int16_t )phyParam.Value ) ||
 800f998:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800f99c:	3b0d      	subs	r3, #13
 800f99e:	b29b      	uxth	r3, r3
 800f9a0:	b21b      	sxth	r3, r3
 800f9a2:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800f9a6:	b21a      	sxth	r2, r3
 800f9a8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800f9aa:	b21b      	sxth	r3, r3
 800f9ac:	429a      	cmp	r2, r3
 800f9ae:	dc03      	bgt.n	800f9b8 <ProcessRadioRxDone+0x454>
 800f9b0:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800f9b4:	2b0b      	cmp	r3, #11
 800f9b6:	d806      	bhi.n	800f9c6 <ProcessRadioRxDone+0x462>
                ( size < LORAMAC_FRAME_PAYLOAD_MIN_SIZE ) )
            {
                MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 800f9b8:	4b3d      	ldr	r3, [pc, #244]	@ (800fab0 <ProcessRadioRxDone+0x54c>)
 800f9ba:	2201      	movs	r2, #1
 800f9bc:	f883 2421 	strb.w	r2, [r3, #1057]	@ 0x421
                PrepareRxDoneAbort( );
 800f9c0:	f7ff fdaa 	bl	800f518 <PrepareRxDoneAbort>
                return;
 800f9c4:	e2ee      	b.n	800ffa4 <ProcessRadioRxDone+0xa40>
            }
            macMsgData.Buffer = payload;
 800f9c6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800f9ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
            macMsgData.BufSize = size;
 800f9cc:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800f9d0:	b2db      	uxtb	r3, r3
 800f9d2:	f887 3040 	strb.w	r3, [r7, #64]	@ 0x40
            macMsgData.FRMPayload = MacCtx.RxPayload;
 800f9d6:	4b37      	ldr	r3, [pc, #220]	@ (800fab4 <ProcessRadioRxDone+0x550>)
 800f9d8:	663b      	str	r3, [r7, #96]	@ 0x60
            macMsgData.FRMPayloadSize = LORAMAC_PHY_MAXPAYLOAD;
 800f9da:	23ff      	movs	r3, #255	@ 0xff
 800f9dc:	f887 3064 	strb.w	r3, [r7, #100]	@ 0x64

            if( LORAMAC_PARSER_SUCCESS != LoRaMacParserData( &macMsgData ) )
 800f9e0:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 800f9e4:	4618      	mov	r0, r3
 800f9e6:	f006 fa00 	bl	8015dea <LoRaMacParserData>
 800f9ea:	4603      	mov	r3, r0
 800f9ec:	2b00      	cmp	r3, #0
 800f9ee:	d006      	beq.n	800f9fe <ProcessRadioRxDone+0x49a>
            {
                MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 800f9f0:	4b2f      	ldr	r3, [pc, #188]	@ (800fab0 <ProcessRadioRxDone+0x54c>)
 800f9f2:	2201      	movs	r2, #1
 800f9f4:	f883 2421 	strb.w	r2, [r3, #1057]	@ 0x421
                PrepareRxDoneAbort( );
 800f9f8:	f7ff fd8e 	bl	800f518 <PrepareRxDoneAbort>
                return;
 800f9fc:	e2d2      	b.n	800ffa4 <ProcessRadioRxDone+0xa40>
            }

#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
            // Handle Class B
            // Check if we expect a ping or a multicast slot.
            if( Nvm.MacGroup2.DeviceClass == CLASS_B )
 800f9fe:	4b2b      	ldr	r3, [pc, #172]	@ (800faac <ProcessRadioRxDone+0x548>)
 800fa00:	f893 3118 	ldrb.w	r3, [r3, #280]	@ 0x118
 800fa04:	2b01      	cmp	r3, #1
 800fa06:	d132      	bne.n	800fa6e <ProcessRadioRxDone+0x50a>
            {
                if( LoRaMacClassBIsPingExpected( ) == true )
 800fa08:	f004 fcfd 	bl	8014406 <LoRaMacClassBIsPingExpected>
 800fa0c:	4603      	mov	r3, r0
 800fa0e:	2b00      	cmp	r3, #0
 800fa10:	d014      	beq.n	800fa3c <ProcessRadioRxDone+0x4d8>
                {
                    LoRaMacClassBSetPingSlotState( PINGSLOT_STATE_CALC_PING_OFFSET );
 800fa12:	2000      	movs	r0, #0
 800fa14:	f004 fcae 	bl	8014374 <LoRaMacClassBSetPingSlotState>
                    LoRaMacClassBPingSlotTimerEvent( NULL );
 800fa18:	2000      	movs	r0, #0
 800fa1a:	f004 fccf 	bl	80143bc <LoRaMacClassBPingSlotTimerEvent>
                    MacCtx.RxStatus.RxSlot = RX_SLOT_WIN_CLASS_B_PING_SLOT;
 800fa1e:	4b24      	ldr	r3, [pc, #144]	@ (800fab0 <ProcessRadioRxDone+0x54c>)
 800fa20:	2204      	movs	r2, #4
 800fa22:	f883 248f 	strb.w	r2, [r3, #1167]	@ 0x48f
                    LoRaMacClassBSetFPendingBit( macMsgData.FHDR.DevAddr, ( uint8_t ) macMsgData.FHDR.FCtrl.Bits.FPending );
 800fa26:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800fa28:	f897 3048 	ldrb.w	r3, [r7, #72]	@ 0x48
 800fa2c:	f3c3 1300 	ubfx	r3, r3, #4, #1
 800fa30:	b2db      	uxtb	r3, r3
 800fa32:	4619      	mov	r1, r3
 800fa34:	4610      	mov	r0, r2
 800fa36:	f004 fd6f 	bl	8014518 <LoRaMacClassBSetFPendingBit>
 800fa3a:	e018      	b.n	800fa6e <ProcessRadioRxDone+0x50a>
                }
                else if( LoRaMacClassBIsMulticastExpected( ) == true )
 800fa3c:	f004 fcea 	bl	8014414 <LoRaMacClassBIsMulticastExpected>
 800fa40:	4603      	mov	r3, r0
 800fa42:	2b00      	cmp	r3, #0
 800fa44:	d013      	beq.n	800fa6e <ProcessRadioRxDone+0x50a>
                {
                    LoRaMacClassBSetMulticastSlotState( PINGSLOT_STATE_CALC_PING_OFFSET );
 800fa46:	2000      	movs	r0, #0
 800fa48:	f004 fc9e 	bl	8014388 <LoRaMacClassBSetMulticastSlotState>
                    LoRaMacClassBMulticastSlotTimerEvent( NULL );
 800fa4c:	2000      	movs	r0, #0
 800fa4e:	f004 fcbe 	bl	80143ce <LoRaMacClassBMulticastSlotTimerEvent>
                    MacCtx.RxStatus.RxSlot = RX_SLOT_WIN_CLASS_B_MULTICAST_SLOT;
 800fa52:	4b17      	ldr	r3, [pc, #92]	@ (800fab0 <ProcessRadioRxDone+0x54c>)
 800fa54:	2205      	movs	r2, #5
 800fa56:	f883 248f 	strb.w	r2, [r3, #1167]	@ 0x48f
                    LoRaMacClassBSetFPendingBit( macMsgData.FHDR.DevAddr, ( uint8_t ) macMsgData.FHDR.FCtrl.Bits.FPending );
 800fa5a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800fa5c:	f897 3048 	ldrb.w	r3, [r7, #72]	@ 0x48
 800fa60:	f3c3 1300 	ubfx	r3, r3, #4, #1
 800fa64:	b2db      	uxtb	r3, r3
 800fa66:	4619      	mov	r1, r3
 800fa68:	4610      	mov	r0, r2
 800fa6a:	f004 fd55 	bl	8014518 <LoRaMacClassBSetFPendingBit>
                }
            }
#endif /* LORAMAC_VERSION */

            // Store device address
            MacCtx.McpsIndication.DevAddress = macMsgData.FHDR.DevAddr;
 800fa6e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800fa70:	4a0f      	ldr	r2, [pc, #60]	@ (800fab0 <ProcessRadioRxDone+0x54c>)
 800fa72:	f8c2 3434 	str.w	r3, [r2, #1076]	@ 0x434

            FType_t fType;
            if( LORAMAC_STATUS_OK != DetermineFrameType( &macMsgData, &fType ) )
 800fa76:	f107 020e 	add.w	r2, r7, #14
 800fa7a:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 800fa7e:	4611      	mov	r1, r2
 800fa80:	4618      	mov	r0, r3
 800fa82:	f002 fd9f 	bl	80125c4 <DetermineFrameType>
 800fa86:	4603      	mov	r3, r0
 800fa88:	2b00      	cmp	r3, #0
 800fa8a:	d006      	beq.n	800fa9a <ProcessRadioRxDone+0x536>
            {
                MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 800fa8c:	4b08      	ldr	r3, [pc, #32]	@ (800fab0 <ProcessRadioRxDone+0x54c>)
 800fa8e:	2201      	movs	r2, #1
 800fa90:	f883 2421 	strb.w	r2, [r3, #1057]	@ 0x421
                PrepareRxDoneAbort( );
 800fa94:	f7ff fd40 	bl	800f518 <PrepareRxDoneAbort>
                return;
 800fa98:	e284      	b.n	800ffa4 <ProcessRadioRxDone+0xa40>
            }

            //Check if it is a multicast message
            multicast = 0;
 800fa9a:	2300      	movs	r3, #0
 800fa9c:	f887 3093 	strb.w	r3, [r7, #147]	@ 0x93
            downLinkCounter = 0;
 800faa0:	2300      	movs	r3, #0
 800faa2:	613b      	str	r3, [r7, #16]
            for( uint8_t i = 0; i < LORAMAC_MAX_MC_CTX; i++ )
 800faa4:	2300      	movs	r3, #0
 800faa6:	f887 3091 	strb.w	r3, [r7, #145]	@ 0x91
 800faaa:	e055      	b.n	800fb58 <ProcessRadioRxDone+0x5f4>
 800faac:	20001118 	.word	0x20001118
 800fab0:	20000be4 	.word	0x20000be4
 800fab4:	20000e1c 	.word	0x20000e1c
            {
                if( ( Nvm.MacGroup2.MulticastChannelList[i].ChannelParams.Address == macMsgData.FHDR.DevAddr ) &&
 800fab8:	f897 2091 	ldrb.w	r2, [r7, #145]	@ 0x91
 800fabc:	499f      	ldr	r1, [pc, #636]	@ (800fd3c <ProcessRadioRxDone+0x7d8>)
 800fabe:	4613      	mov	r3, r2
 800fac0:	005b      	lsls	r3, r3, #1
 800fac2:	4413      	add	r3, r2
 800fac4:	011b      	lsls	r3, r3, #4
 800fac6:	440b      	add	r3, r1
 800fac8:	33ec      	adds	r3, #236	@ 0xec
 800faca:	681a      	ldr	r2, [r3, #0]
 800facc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800face:	429a      	cmp	r2, r3
 800fad0:	d13d      	bne.n	800fb4e <ProcessRadioRxDone+0x5ea>
                    ( Nvm.MacGroup2.MulticastChannelList[i].ChannelParams.IsEnabled == true ) )
 800fad2:	f897 2091 	ldrb.w	r2, [r7, #145]	@ 0x91
 800fad6:	4999      	ldr	r1, [pc, #612]	@ (800fd3c <ProcessRadioRxDone+0x7d8>)
 800fad8:	4613      	mov	r3, r2
 800fada:	005b      	lsls	r3, r3, #1
 800fadc:	4413      	add	r3, r2
 800fade:	011b      	lsls	r3, r3, #4
 800fae0:	440b      	add	r3, r1
 800fae2:	33e9      	adds	r3, #233	@ 0xe9
 800fae4:	781b      	ldrb	r3, [r3, #0]
                if( ( Nvm.MacGroup2.MulticastChannelList[i].ChannelParams.Address == macMsgData.FHDR.DevAddr ) &&
 800fae6:	2b00      	cmp	r3, #0
 800fae8:	d031      	beq.n	800fb4e <ProcessRadioRxDone+0x5ea>
                {
                    multicast = 1;
 800faea:	2301      	movs	r3, #1
 800faec:	f887 3093 	strb.w	r3, [r7, #147]	@ 0x93
                    addrID = Nvm.MacGroup2.MulticastChannelList[i].ChannelParams.GroupID;
 800faf0:	f897 2091 	ldrb.w	r2, [r7, #145]	@ 0x91
 800faf4:	4991      	ldr	r1, [pc, #580]	@ (800fd3c <ProcessRadioRxDone+0x7d8>)
 800faf6:	4613      	mov	r3, r2
 800faf8:	005b      	lsls	r3, r3, #1
 800fafa:	4413      	add	r3, r2
 800fafc:	011b      	lsls	r3, r3, #4
 800fafe:	440b      	add	r3, r1
 800fb00:	33ea      	adds	r3, #234	@ 0xea
 800fb02:	781b      	ldrb	r3, [r3, #0]
 800fb04:	f887 3092 	strb.w	r3, [r7, #146]	@ 0x92
                    downLinkCounter = *( Nvm.MacGroup2.MulticastChannelList[i].DownLinkCounter );
 800fb08:	f897 2091 	ldrb.w	r2, [r7, #145]	@ 0x91
 800fb0c:	498b      	ldr	r1, [pc, #556]	@ (800fd3c <ProcessRadioRxDone+0x7d8>)
 800fb0e:	4613      	mov	r3, r2
 800fb10:	005b      	lsls	r3, r3, #1
 800fb12:	4413      	add	r3, r2
 800fb14:	011b      	lsls	r3, r3, #4
 800fb16:	440b      	add	r3, r1
 800fb18:	f503 7386 	add.w	r3, r3, #268	@ 0x10c
 800fb1c:	681b      	ldr	r3, [r3, #0]
 800fb1e:	681b      	ldr	r3, [r3, #0]
 800fb20:	613b      	str	r3, [r7, #16]
                    address = Nvm.MacGroup2.MulticastChannelList[i].ChannelParams.Address;
 800fb22:	f897 2091 	ldrb.w	r2, [r7, #145]	@ 0x91
 800fb26:	4985      	ldr	r1, [pc, #532]	@ (800fd3c <ProcessRadioRxDone+0x7d8>)
 800fb28:	4613      	mov	r3, r2
 800fb2a:	005b      	lsls	r3, r3, #1
 800fb2c:	4413      	add	r3, r2
 800fb2e:	011b      	lsls	r3, r3, #4
 800fb30:	440b      	add	r3, r1
 800fb32:	33ec      	adds	r3, #236	@ 0xec
 800fb34:	681b      	ldr	r3, [r3, #0]
 800fb36:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
                    if( Nvm.MacGroup2.DeviceClass == CLASS_C )
 800fb3a:	4b80      	ldr	r3, [pc, #512]	@ (800fd3c <ProcessRadioRxDone+0x7d8>)
 800fb3c:	f893 3118 	ldrb.w	r3, [r3, #280]	@ 0x118
 800fb40:	2b02      	cmp	r3, #2
 800fb42:	d10e      	bne.n	800fb62 <ProcessRadioRxDone+0x5fe>
                    {
                        MacCtx.RxStatus.RxSlot = RX_SLOT_WIN_CLASS_C_MULTICAST;
 800fb44:	4b7e      	ldr	r3, [pc, #504]	@ (800fd40 <ProcessRadioRxDone+0x7dc>)
 800fb46:	2203      	movs	r2, #3
 800fb48:	f883 248f 	strb.w	r2, [r3, #1167]	@ 0x48f
                    }
                    break;
 800fb4c:	e009      	b.n	800fb62 <ProcessRadioRxDone+0x5fe>
            for( uint8_t i = 0; i < LORAMAC_MAX_MC_CTX; i++ )
 800fb4e:	f897 3091 	ldrb.w	r3, [r7, #145]	@ 0x91
 800fb52:	3301      	adds	r3, #1
 800fb54:	f887 3091 	strb.w	r3, [r7, #145]	@ 0x91
 800fb58:	f897 3091 	ldrb.w	r3, [r7, #145]	@ 0x91
 800fb5c:	2b00      	cmp	r3, #0
 800fb5e:	d0ab      	beq.n	800fab8 <ProcessRadioRxDone+0x554>
 800fb60:	e000      	b.n	800fb64 <ProcessRadioRxDone+0x600>
                    break;
 800fb62:	bf00      	nop
                }
            }

            // Filter messages according to multicast downlink exceptions
            if( ( multicast == 1 ) && ( ( fType != FRAME_TYPE_D ) ||
 800fb64:	f897 3093 	ldrb.w	r3, [r7, #147]	@ 0x93
 800fb68:	2b01      	cmp	r3, #1
 800fb6a:	d117      	bne.n	800fb9c <ProcessRadioRxDone+0x638>
 800fb6c:	7bbb      	ldrb	r3, [r7, #14]
 800fb6e:	2b03      	cmp	r3, #3
 800fb70:	d10d      	bne.n	800fb8e <ProcessRadioRxDone+0x62a>
                                        ( macMsgData.FHDR.FCtrl.Bits.Ack != 0 ) ||
 800fb72:	f897 3048 	ldrb.w	r3, [r7, #72]	@ 0x48
 800fb76:	f003 0320 	and.w	r3, r3, #32
 800fb7a:	b2db      	uxtb	r3, r3
            if( ( multicast == 1 ) && ( ( fType != FRAME_TYPE_D ) ||
 800fb7c:	2b00      	cmp	r3, #0
 800fb7e:	d106      	bne.n	800fb8e <ProcessRadioRxDone+0x62a>
                                        ( macMsgData.FHDR.FCtrl.Bits.AdrAckReq != 0 ) ) )
 800fb80:	f897 3048 	ldrb.w	r3, [r7, #72]	@ 0x48
 800fb84:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800fb88:	b2db      	uxtb	r3, r3
                                        ( macMsgData.FHDR.FCtrl.Bits.Ack != 0 ) ||
 800fb8a:	2b00      	cmp	r3, #0
 800fb8c:	d006      	beq.n	800fb9c <ProcessRadioRxDone+0x638>
            {
                MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 800fb8e:	4b6c      	ldr	r3, [pc, #432]	@ (800fd40 <ProcessRadioRxDone+0x7dc>)
 800fb90:	2201      	movs	r2, #1
 800fb92:	f883 2421 	strb.w	r2, [r3, #1057]	@ 0x421
                PrepareRxDoneAbort( );
 800fb96:	f7ff fcbf 	bl	800f518 <PrepareRxDoneAbort>
                return;
 800fb9a:	e203      	b.n	800ffa4 <ProcessRadioRxDone+0xa40>
                PrepareRxDoneAbort( );
                return;
            }
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
            // Get downlink frame counter value
            macCryptoStatus = GetFCntDown( addrID, fType, &macMsgData, Nvm.MacGroup2.Version, &fCntID, &downLinkCounter );
 800fb9c:	7bb9      	ldrb	r1, [r7, #14]
 800fb9e:	4c67      	ldr	r4, [pc, #412]	@ (800fd3c <ProcessRadioRxDone+0x7d8>)
 800fba0:	f107 023c 	add.w	r2, r7, #60	@ 0x3c
 800fba4:	f897 0092 	ldrb.w	r0, [r7, #146]	@ 0x92
 800fba8:	f107 0310 	add.w	r3, r7, #16
 800fbac:	9301      	str	r3, [sp, #4]
 800fbae:	f107 030f 	add.w	r3, r7, #15
 800fbb2:	9300      	str	r3, [sp, #0]
 800fbb4:	f8d4 312c 	ldr.w	r3, [r4, #300]	@ 0x12c
 800fbb8:	f000 feec 	bl	8010994 <GetFCntDown>
 800fbbc:	4603      	mov	r3, r0
 800fbbe:	f887 3090 	strb.w	r3, [r7, #144]	@ 0x90
            if( macCryptoStatus != LORAMAC_CRYPTO_SUCCESS )
 800fbc2:	f897 3090 	ldrb.w	r3, [r7, #144]	@ 0x90
 800fbc6:	2b00      	cmp	r3, #0
 800fbc8:	d017      	beq.n	800fbfa <ProcessRadioRxDone+0x696>
            {
                if( macCryptoStatus == LORAMAC_CRYPTO_FAIL_FCNT_DUPLICATED )
 800fbca:	f897 3090 	ldrb.w	r3, [r7, #144]	@ 0x90
 800fbce:	2b07      	cmp	r3, #7
 800fbd0:	d104      	bne.n	800fbdc <ProcessRadioRxDone+0x678>
                {
                    // Catch the case of repeated downlink frame counter
                    MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_DOWNLINK_REPEATED;
 800fbd2:	4b5b      	ldr	r3, [pc, #364]	@ (800fd40 <ProcessRadioRxDone+0x7dc>)
 800fbd4:	2208      	movs	r2, #8
 800fbd6:	f883 2421 	strb.w	r2, [r3, #1057]	@ 0x421
 800fbda:	e003      	b.n	800fbe4 <ProcessRadioRxDone+0x680>
                }
                else
                {
                    // Other errors
                    MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 800fbdc:	4b58      	ldr	r3, [pc, #352]	@ (800fd40 <ProcessRadioRxDone+0x7dc>)
 800fbde:	2201      	movs	r2, #1
 800fbe0:	f883 2421 	strb.w	r2, [r3, #1057]	@ 0x421
                }
                MacCtx.McpsIndication.DownLinkCounter = downLinkCounter;
 800fbe4:	693b      	ldr	r3, [r7, #16]
 800fbe6:	4a56      	ldr	r2, [pc, #344]	@ (800fd40 <ProcessRadioRxDone+0x7dc>)
 800fbe8:	f8c2 3430 	str.w	r3, [r2, #1072]	@ 0x430
                MacCtx.MlmeIndication.DownLinkCounter = downLinkCounter;
 800fbec:	693b      	ldr	r3, [r7, #16]
 800fbee:	4a54      	ldr	r2, [pc, #336]	@ (800fd40 <ProcessRadioRxDone+0x7dc>)
 800fbf0:	f8c2 346c 	str.w	r3, [r2, #1132]	@ 0x46c
                PrepareRxDoneAbort( );
 800fbf4:	f7ff fc90 	bl	800f518 <PrepareRxDoneAbort>
                return;
 800fbf8:	e1d4      	b.n	800ffa4 <ProcessRadioRxDone+0xa40>
            }

            macCryptoStatus = LoRaMacCryptoUnsecureMessage( addrID, address, fCntID, downLinkCounter, &macMsgData );
 800fbfa:	7bfa      	ldrb	r2, [r7, #15]
 800fbfc:	6939      	ldr	r1, [r7, #16]
 800fbfe:	f897 0092 	ldrb.w	r0, [r7, #146]	@ 0x92
 800fc02:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 800fc06:	9300      	str	r3, [sp, #0]
 800fc08:	460b      	mov	r3, r1
 800fc0a:	f8d7 1094 	ldr.w	r1, [r7, #148]	@ 0x94
 800fc0e:	f005 ff4f 	bl	8015ab0 <LoRaMacCryptoUnsecureMessage>
 800fc12:	4603      	mov	r3, r0
 800fc14:	f887 3090 	strb.w	r3, [r7, #144]	@ 0x90
            if( macCryptoStatus != LORAMAC_CRYPTO_SUCCESS )
 800fc18:	f897 3090 	ldrb.w	r3, [r7, #144]	@ 0x90
 800fc1c:	2b00      	cmp	r3, #0
 800fc1e:	d00f      	beq.n	800fc40 <ProcessRadioRxDone+0x6dc>
            {
                if( macCryptoStatus == LORAMAC_CRYPTO_FAIL_ADDRESS )
 800fc20:	f897 3090 	ldrb.w	r3, [r7, #144]	@ 0x90
 800fc24:	2b02      	cmp	r3, #2
 800fc26:	d104      	bne.n	800fc32 <ProcessRadioRxDone+0x6ce>
                {
                    // We are not the destination of this frame.
                    MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ADDRESS_FAIL;
 800fc28:	4b45      	ldr	r3, [pc, #276]	@ (800fd40 <ProcessRadioRxDone+0x7dc>)
 800fc2a:	220a      	movs	r2, #10
 800fc2c:	f883 2421 	strb.w	r2, [r3, #1057]	@ 0x421
 800fc30:	e003      	b.n	800fc3a <ProcessRadioRxDone+0x6d6>
                }
                else
                {
                    // MIC calculation fail
                    MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_MIC_FAIL;
 800fc32:	4b43      	ldr	r3, [pc, #268]	@ (800fd40 <ProcessRadioRxDone+0x7dc>)
 800fc34:	220b      	movs	r2, #11
 800fc36:	f883 2421 	strb.w	r2, [r3, #1057]	@ 0x421
                }
                PrepareRxDoneAbort( );
 800fc3a:	f7ff fc6d 	bl	800f518 <PrepareRxDoneAbort>
                return;
 800fc3e:	e1b1      	b.n	800ffa4 <ProcessRadioRxDone+0xa40>
            }
#endif /* LORAMAC_VERSION */

            MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_OK;
 800fc40:	4b3f      	ldr	r3, [pc, #252]	@ (800fd40 <ProcessRadioRxDone+0x7dc>)
 800fc42:	2200      	movs	r2, #0
 800fc44:	f883 2421 	strb.w	r2, [r3, #1057]	@ 0x421
            MacCtx.McpsIndication.Multicast = multicast;
 800fc48:	4a3d      	ldr	r2, [pc, #244]	@ (800fd40 <ProcessRadioRxDone+0x7dc>)
 800fc4a:	f897 3093 	ldrb.w	r3, [r7, #147]	@ 0x93
 800fc4e:	f882 3422 	strb.w	r3, [r2, #1058]	@ 0x422
            MacCtx.McpsIndication.Buffer = NULL;
 800fc52:	4b3b      	ldr	r3, [pc, #236]	@ (800fd40 <ProcessRadioRxDone+0x7dc>)
 800fc54:	2200      	movs	r2, #0
 800fc56:	f8c3 2428 	str.w	r2, [r3, #1064]	@ 0x428
            MacCtx.McpsIndication.BufferSize = 0;
 800fc5a:	4b39      	ldr	r3, [pc, #228]	@ (800fd40 <ProcessRadioRxDone+0x7dc>)
 800fc5c:	2200      	movs	r2, #0
 800fc5e:	f883 242c 	strb.w	r2, [r3, #1068]	@ 0x42c
            MacCtx.McpsIndication.DownLinkCounter = downLinkCounter;
 800fc62:	693b      	ldr	r3, [r7, #16]
 800fc64:	4a36      	ldr	r2, [pc, #216]	@ (800fd40 <ProcessRadioRxDone+0x7dc>)
 800fc66:	f8c2 3430 	str.w	r3, [r2, #1072]	@ 0x430
            MacCtx.MlmeIndication.DownLinkCounter = downLinkCounter;
 800fc6a:	693b      	ldr	r3, [r7, #16]
 800fc6c:	4a34      	ldr	r2, [pc, #208]	@ (800fd40 <ProcessRadioRxDone+0x7dc>)
 800fc6e:	f8c2 346c 	str.w	r3, [r2, #1132]	@ 0x46c
            MacCtx.McpsIndication.AckReceived = macMsgData.FHDR.FCtrl.Bits.Ack;
 800fc72:	f897 3048 	ldrb.w	r3, [r7, #72]	@ 0x48
 800fc76:	f3c3 1340 	ubfx	r3, r3, #5, #1
 800fc7a:	b2db      	uxtb	r3, r3
 800fc7c:	2b00      	cmp	r3, #0
 800fc7e:	bf14      	ite	ne
 800fc80:	2301      	movne	r3, #1
 800fc82:	2300      	moveq	r3, #0
 800fc84:	b2da      	uxtb	r2, r3
 800fc86:	4b2e      	ldr	r3, [pc, #184]	@ (800fd40 <ProcessRadioRxDone+0x7dc>)
 800fc88:	f883 242e 	strb.w	r2, [r3, #1070]	@ 0x42e

            MacCtx.McpsConfirm.Status = LORAMAC_EVENT_INFO_STATUS_OK;
 800fc8c:	4b2c      	ldr	r3, [pc, #176]	@ (800fd40 <ProcessRadioRxDone+0x7dc>)
 800fc8e:	2200      	movs	r2, #0
 800fc90:	f883 2441 	strb.w	r2, [r3, #1089]	@ 0x441
            MacCtx.McpsConfirm.AckReceived = macMsgData.FHDR.FCtrl.Bits.Ack;
 800fc94:	f897 3048 	ldrb.w	r3, [r7, #72]	@ 0x48
 800fc98:	f3c3 1340 	ubfx	r3, r3, #5, #1
 800fc9c:	b2db      	uxtb	r3, r3
 800fc9e:	2b00      	cmp	r3, #0
 800fca0:	bf14      	ite	ne
 800fca2:	2301      	movne	r3, #1
 800fca4:	2300      	moveq	r3, #0
 800fca6:	b2da      	uxtb	r2, r3
 800fca8:	4b25      	ldr	r3, [pc, #148]	@ (800fd40 <ProcessRadioRxDone+0x7dc>)
 800fcaa:	f883 2444 	strb.w	r2, [r3, #1092]	@ 0x444

            // Reset ADR ACK Counter only, when RX1 or RX2 slot
            if( ( MacCtx.RxStatus.RxSlot == RX_SLOT_WIN_1 ) ||
 800fcae:	4b24      	ldr	r3, [pc, #144]	@ (800fd40 <ProcessRadioRxDone+0x7dc>)
 800fcb0:	f893 348f 	ldrb.w	r3, [r3, #1167]	@ 0x48f
 800fcb4:	2b00      	cmp	r3, #0
 800fcb6:	d004      	beq.n	800fcc2 <ProcessRadioRxDone+0x75e>
                ( MacCtx.RxStatus.RxSlot == RX_SLOT_WIN_2 ) )
 800fcb8:	4b21      	ldr	r3, [pc, #132]	@ (800fd40 <ProcessRadioRxDone+0x7dc>)
 800fcba:	f893 348f 	ldrb.w	r3, [r3, #1167]	@ 0x48f
            if( ( MacCtx.RxStatus.RxSlot == RX_SLOT_WIN_1 ) ||
 800fcbe:	2b01      	cmp	r3, #1
 800fcc0:	d106      	bne.n	800fcd0 <ProcessRadioRxDone+0x76c>
            {
                Nvm.MacGroup1.AdrAckCounter = 0;
 800fcc2:	4b1e      	ldr	r3, [pc, #120]	@ (800fd3c <ProcessRadioRxDone+0x7d8>)
 800fcc4:	2200      	movs	r2, #0
 800fcc6:	629a      	str	r2, [r3, #40]	@ 0x28
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
                Nvm.MacGroup2.DownlinkReceived = true;
 800fcc8:	4b1c      	ldr	r3, [pc, #112]	@ (800fd3c <ProcessRadioRxDone+0x7d8>)
 800fcca:	2201      	movs	r2, #1
 800fccc:	f883 211e 	strb.w	r2, [r3, #286]	@ 0x11e
#endif /* LORAMAC_VERSION */
            }

            // MCPS Indication and ack requested handling
            if( multicast == 1 )
 800fcd0:	f897 3093 	ldrb.w	r3, [r7, #147]	@ 0x93
 800fcd4:	2b01      	cmp	r3, #1
 800fcd6:	d104      	bne.n	800fce2 <ProcessRadioRxDone+0x77e>
            {
                MacCtx.McpsIndication.McpsIndication = MCPS_MULTICAST;
 800fcd8:	4b19      	ldr	r3, [pc, #100]	@ (800fd40 <ProcessRadioRxDone+0x7dc>)
 800fcda:	2202      	movs	r2, #2
 800fcdc:	f883 2420 	strb.w	r2, [r3, #1056]	@ 0x420
 800fce0:	e03a      	b.n	800fd58 <ProcessRadioRxDone+0x7f4>
            }
            else
            {
                if( macHdr.Bits.MType == FRAME_TYPE_DATA_CONFIRMED_DOWN )
 800fce2:	f897 3084 	ldrb.w	r3, [r7, #132]	@ 0x84
 800fce6:	f023 031f 	bic.w	r3, r3, #31
 800fcea:	b2db      	uxtb	r3, r3
 800fcec:	2ba0      	cmp	r3, #160	@ 0xa0
 800fcee:	d12b      	bne.n	800fd48 <ProcessRadioRxDone+0x7e4>
                {
                    Nvm.MacGroup1.SrvAckRequested = true;
 800fcf0:	4b12      	ldr	r3, [pc, #72]	@ (800fd3c <ProcessRadioRxDone+0x7d8>)
 800fcf2:	2201      	movs	r2, #1
 800fcf4:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a
                    if( Nvm.MacGroup2.Version.Fields.Minor == 0 )
 800fcf8:	4b10      	ldr	r3, [pc, #64]	@ (800fd3c <ProcessRadioRxDone+0x7d8>)
 800fcfa:	f893 312e 	ldrb.w	r3, [r3, #302]	@ 0x12e
 800fcfe:	2b00      	cmp	r3, #0
 800fd00:	d102      	bne.n	800fd08 <ProcessRadioRxDone+0x7a4>
                    {
                        Nvm.MacGroup1.LastRxMic = macMsgData.MIC;
 800fd02:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800fd04:	4a0d      	ldr	r2, [pc, #52]	@ (800fd3c <ProcessRadioRxDone+0x7d8>)
 800fd06:	6353      	str	r3, [r2, #52]	@ 0x34
                    }
                    MacCtx.McpsIndication.McpsIndication = MCPS_CONFIRMED;
 800fd08:	4b0d      	ldr	r3, [pc, #52]	@ (800fd40 <ProcessRadioRxDone+0x7dc>)
 800fd0a:	2201      	movs	r2, #1
 800fd0c:	f883 2420 	strb.w	r2, [r3, #1056]	@ 0x420

#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
                    // Handle response timeout for class c and class b downlinks
                    if( ( MacCtx.RxStatus.RxSlot != RX_SLOT_WIN_1 ) &&
 800fd10:	4b0b      	ldr	r3, [pc, #44]	@ (800fd40 <ProcessRadioRxDone+0x7dc>)
 800fd12:	f893 348f 	ldrb.w	r3, [r3, #1167]	@ 0x48f
 800fd16:	2b00      	cmp	r3, #0
 800fd18:	d01e      	beq.n	800fd58 <ProcessRadioRxDone+0x7f4>
                        ( MacCtx.RxStatus.RxSlot != RX_SLOT_WIN_2 ) )
 800fd1a:	4b09      	ldr	r3, [pc, #36]	@ (800fd40 <ProcessRadioRxDone+0x7dc>)
 800fd1c:	f893 348f 	ldrb.w	r3, [r3, #1167]	@ 0x48f
                    if( ( MacCtx.RxStatus.RxSlot != RX_SLOT_WIN_1 ) &&
 800fd20:	2b01      	cmp	r3, #1
 800fd22:	d019      	beq.n	800fd58 <ProcessRadioRxDone+0x7f4>
                    {
                        // Calculate timeout
                        MacCtx.McpsIndication.ResponseTimeout = Nvm.MacGroup2.MacParams.RxBCTimeout;
 800fd24:	4b05      	ldr	r3, [pc, #20]	@ (800fd3c <ProcessRadioRxDone+0x7d8>)
 800fd26:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800fd2a:	4a05      	ldr	r2, [pc, #20]	@ (800fd40 <ProcessRadioRxDone+0x7dc>)
 800fd2c:	f8c2 343c 	str.w	r3, [r2, #1084]	@ 0x43c
                        MacCtx.ResponseTimeoutStartTime = RxDoneParams.LastRxDone;
 800fd30:	4b04      	ldr	r3, [pc, #16]	@ (800fd44 <ProcessRadioRxDone+0x7e0>)
 800fd32:	681b      	ldr	r3, [r3, #0]
 800fd34:	4a02      	ldr	r2, [pc, #8]	@ (800fd40 <ProcessRadioRxDone+0x7dc>)
 800fd36:	f8c2 3498 	str.w	r3, [r2, #1176]	@ 0x498
 800fd3a:	e00d      	b.n	800fd58 <ProcessRadioRxDone+0x7f4>
 800fd3c:	20001118 	.word	0x20001118
 800fd40:	20000be4 	.word	0x20000be4
 800fd44:	20001d48 	.word	0x20001d48
                    }
#endif /* LORAMAC_VERSION */
                }
                else
                {
                    Nvm.MacGroup1.SrvAckRequested = false;
 800fd48:	4b98      	ldr	r3, [pc, #608]	@ (800ffac <ProcessRadioRxDone+0xa48>)
 800fd4a:	2200      	movs	r2, #0
 800fd4c:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a
                    MacCtx.McpsIndication.McpsIndication = MCPS_UNCONFIRMED;
 800fd50:	4b97      	ldr	r3, [pc, #604]	@ (800ffb0 <ProcessRadioRxDone+0xa4c>)
 800fd52:	2200      	movs	r2, #0
 800fd54:	f883 2420 	strb.w	r2, [r3, #1056]	@ 0x420
                }
            }

            // Set the pending status
			// Fix for Class C Certification test. Re-enabled part of if condition previously removed.
            if( ( ( ( Nvm.MacGroup1.SrvAckRequested == true ) || ( macMsgData.FHDR.FCtrl.Bits.FPending > 0 ) ) && ( Nvm.MacGroup2.DeviceClass == CLASS_A ) ) ||
 800fd58:	4b94      	ldr	r3, [pc, #592]	@ (800ffac <ProcessRadioRxDone+0xa48>)
 800fd5a:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 800fd5e:	2b00      	cmp	r3, #0
 800fd60:	d106      	bne.n	800fd70 <ProcessRadioRxDone+0x80c>
 800fd62:	f897 3048 	ldrb.w	r3, [r7, #72]	@ 0x48
 800fd66:	f003 0310 	and.w	r3, r3, #16
 800fd6a:	b2db      	uxtb	r3, r3
 800fd6c:	2b00      	cmp	r3, #0
 800fd6e:	d004      	beq.n	800fd7a <ProcessRadioRxDone+0x816>
 800fd70:	4b8e      	ldr	r3, [pc, #568]	@ (800ffac <ProcessRadioRxDone+0xa48>)
 800fd72:	f893 3118 	ldrb.w	r3, [r3, #280]	@ 0x118
 800fd76:	2b00      	cmp	r3, #0
 800fd78:	d004      	beq.n	800fd84 <ProcessRadioRxDone+0x820>
                ( MacCtx.McpsIndication.ResponseTimeout > 0 ) ) 
 800fd7a:	4b8d      	ldr	r3, [pc, #564]	@ (800ffb0 <ProcessRadioRxDone+0xa4c>)
 800fd7c:	f8d3 343c 	ldr.w	r3, [r3, #1084]	@ 0x43c
            if( ( ( ( Nvm.MacGroup1.SrvAckRequested == true ) || ( macMsgData.FHDR.FCtrl.Bits.FPending > 0 ) ) && ( Nvm.MacGroup2.DeviceClass == CLASS_A ) ) ||
 800fd80:	2b00      	cmp	r3, #0
 800fd82:	d003      	beq.n	800fd8c <ProcessRadioRxDone+0x828>
            //if( ( ( Nvm.MacGroup1.SrvAckRequested == true ) || ( macMsgData.FHDR.FCtrl.Bits.FPending > 0 ) ) && ( Nvm.MacGroup2.DeviceClass == CLASS_A ) )
            {
                MacCtx.McpsIndication.IsUplinkTxPending = 1;
 800fd84:	4b8a      	ldr	r3, [pc, #552]	@ (800ffb0 <ProcessRadioRxDone+0xa4c>)
 800fd86:	2201      	movs	r2, #1
 800fd88:	f883 2425 	strb.w	r2, [r3, #1061]	@ 0x425
            }

            RemoveMacCommands( MacCtx.RxStatus.RxSlot, macMsgData.FHDR.FCtrl, MacCtx.McpsConfirm.McpsRequest );
 800fd8c:	4b88      	ldr	r3, [pc, #544]	@ (800ffb0 <ProcessRadioRxDone+0xa4c>)
 800fd8e:	f893 348f 	ldrb.w	r3, [r3, #1167]	@ 0x48f
 800fd92:	4a87      	ldr	r2, [pc, #540]	@ (800ffb0 <ProcessRadioRxDone+0xa4c>)
 800fd94:	f892 2440 	ldrb.w	r2, [r2, #1088]	@ 0x440
 800fd98:	f897 1048 	ldrb.w	r1, [r7, #72]	@ 0x48
 800fd9c:	4618      	mov	r0, r3
 800fd9e:	f001 ffa5 	bl	8011cec <RemoveMacCommands>

            switch( fType )
 800fda2:	7bbb      	ldrb	r3, [r7, #14]
 800fda4:	2b03      	cmp	r3, #3
 800fda6:	d874      	bhi.n	800fe92 <ProcessRadioRxDone+0x92e>
 800fda8:	a201      	add	r2, pc, #4	@ (adr r2, 800fdb0 <ProcessRadioRxDone+0x84c>)
 800fdaa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fdae:	bf00      	nop
 800fdb0:	0800fdc1 	.word	0x0800fdc1
 800fdb4:	0800fe11 	.word	0x0800fe11
 800fdb8:	0800fe47 	.word	0x0800fe47
 800fdbc:	0800fe6d 	.word	0x0800fe6d
                    * |    > 0   |   X  |  > 0  |       X      |
                    * +----------+------+-------+--------------+
                    */

                    // Decode MAC commands in FOpts field
                    ProcessMacCommands( macMsgData.FHDR.FOpts, 0, macMsgData.FHDR.FCtrl.Bits.FOptsLen, snr, MacCtx.RxStatus.RxSlot );
 800fdc0:	f897 3048 	ldrb.w	r3, [r7, #72]	@ 0x48
 800fdc4:	f3c3 0303 	ubfx	r3, r3, #0, #4
 800fdc8:	b2db      	uxtb	r3, r3
 800fdca:	461c      	mov	r4, r3
 800fdcc:	4b78      	ldr	r3, [pc, #480]	@ (800ffb0 <ProcessRadioRxDone+0xa4c>)
 800fdce:	f893 348f 	ldrb.w	r3, [r3, #1167]	@ 0x48f
 800fdd2:	f997 1087 	ldrsb.w	r1, [r7, #135]	@ 0x87
 800fdd6:	f107 023c 	add.w	r2, r7, #60	@ 0x3c
 800fdda:	f102 0010 	add.w	r0, r2, #16
 800fdde:	9300      	str	r3, [sp, #0]
 800fde0:	460b      	mov	r3, r1
 800fde2:	4622      	mov	r2, r4
 800fde4:	2100      	movs	r1, #0
 800fde6:	f000 ff51 	bl	8010c8c <ProcessMacCommands>
                    MacCtx.McpsIndication.Port = macMsgData.FPort;
 800fdea:	f897 205c 	ldrb.w	r2, [r7, #92]	@ 0x5c
 800fdee:	4b70      	ldr	r3, [pc, #448]	@ (800ffb0 <ProcessRadioRxDone+0xa4c>)
 800fdf0:	f883 2423 	strb.w	r2, [r3, #1059]	@ 0x423
                    MacCtx.McpsIndication.Buffer = macMsgData.FRMPayload;
 800fdf4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800fdf6:	4a6e      	ldr	r2, [pc, #440]	@ (800ffb0 <ProcessRadioRxDone+0xa4c>)
 800fdf8:	f8c2 3428 	str.w	r3, [r2, #1064]	@ 0x428
                    MacCtx.McpsIndication.BufferSize = macMsgData.FRMPayloadSize;
 800fdfc:	f897 2064 	ldrb.w	r2, [r7, #100]	@ 0x64
 800fe00:	4b6b      	ldr	r3, [pc, #428]	@ (800ffb0 <ProcessRadioRxDone+0xa4c>)
 800fe02:	f883 242c 	strb.w	r2, [r3, #1068]	@ 0x42c
                    MacCtx.McpsIndication.RxData = true;
 800fe06:	4b6a      	ldr	r3, [pc, #424]	@ (800ffb0 <ProcessRadioRxDone+0xa4c>)
 800fe08:	2201      	movs	r2, #1
 800fe0a:	f883 242d 	strb.w	r2, [r3, #1069]	@ 0x42d
                    break;
 800fe0e:	e047      	b.n	800fea0 <ProcessRadioRxDone+0x93c>
                    * |    > 0   |   X  |   -   |       -      |
                    * +----------+------+-------+--------------+
                    */

                    // Decode MAC commands in FOpts field
                    ProcessMacCommands( macMsgData.FHDR.FOpts, 0, macMsgData.FHDR.FCtrl.Bits.FOptsLen, snr, MacCtx.RxStatus.RxSlot );
 800fe10:	f897 3048 	ldrb.w	r3, [r7, #72]	@ 0x48
 800fe14:	f3c3 0303 	ubfx	r3, r3, #0, #4
 800fe18:	b2db      	uxtb	r3, r3
 800fe1a:	461c      	mov	r4, r3
 800fe1c:	4b64      	ldr	r3, [pc, #400]	@ (800ffb0 <ProcessRadioRxDone+0xa4c>)
 800fe1e:	f893 348f 	ldrb.w	r3, [r3, #1167]	@ 0x48f
 800fe22:	f997 1087 	ldrsb.w	r1, [r7, #135]	@ 0x87
 800fe26:	f107 023c 	add.w	r2, r7, #60	@ 0x3c
 800fe2a:	f102 0010 	add.w	r0, r2, #16
 800fe2e:	9300      	str	r3, [sp, #0]
 800fe30:	460b      	mov	r3, r1
 800fe32:	4622      	mov	r2, r4
 800fe34:	2100      	movs	r1, #0
 800fe36:	f000 ff29 	bl	8010c8c <ProcessMacCommands>
                    MacCtx.McpsIndication.Port = macMsgData.FPort;
 800fe3a:	f897 205c 	ldrb.w	r2, [r7, #92]	@ 0x5c
 800fe3e:	4b5c      	ldr	r3, [pc, #368]	@ (800ffb0 <ProcessRadioRxDone+0xa4c>)
 800fe40:	f883 2423 	strb.w	r2, [r3, #1059]	@ 0x423
                    break;
 800fe44:	e02c      	b.n	800fea0 <ProcessRadioRxDone+0x93c>
                    * |    = 0   |   -  |  = 0  | MAC commands |
                    * +----------+------+-------+--------------+
                    */

                    // Decode MAC commands in FRMPayload
                    ProcessMacCommands( macMsgData.FRMPayload, 0, macMsgData.FRMPayloadSize, snr, MacCtx.RxStatus.RxSlot );
 800fe46:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 800fe48:	f897 2064 	ldrb.w	r2, [r7, #100]	@ 0x64
 800fe4c:	4b58      	ldr	r3, [pc, #352]	@ (800ffb0 <ProcessRadioRxDone+0xa4c>)
 800fe4e:	f893 348f 	ldrb.w	r3, [r3, #1167]	@ 0x48f
 800fe52:	f997 1087 	ldrsb.w	r1, [r7, #135]	@ 0x87
 800fe56:	9300      	str	r3, [sp, #0]
 800fe58:	460b      	mov	r3, r1
 800fe5a:	2100      	movs	r1, #0
 800fe5c:	f000 ff16 	bl	8010c8c <ProcessMacCommands>
                    MacCtx.McpsIndication.Port = macMsgData.FPort;
 800fe60:	f897 205c 	ldrb.w	r2, [r7, #92]	@ 0x5c
 800fe64:	4b52      	ldr	r3, [pc, #328]	@ (800ffb0 <ProcessRadioRxDone+0xa4c>)
 800fe66:	f883 2423 	strb.w	r2, [r3, #1059]	@ 0x423
                    break;
 800fe6a:	e019      	b.n	800fea0 <ProcessRadioRxDone+0x93c>
                    * |    = 0   |   -  |  > 0  |       X      |
                    * +----------+------+-------+--------------+
                    */

                    // No MAC commands just application payload
                    MacCtx.McpsIndication.Port = macMsgData.FPort;
 800fe6c:	f897 205c 	ldrb.w	r2, [r7, #92]	@ 0x5c
 800fe70:	4b4f      	ldr	r3, [pc, #316]	@ (800ffb0 <ProcessRadioRxDone+0xa4c>)
 800fe72:	f883 2423 	strb.w	r2, [r3, #1059]	@ 0x423
                    MacCtx.McpsIndication.Buffer = macMsgData.FRMPayload;
 800fe76:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800fe78:	4a4d      	ldr	r2, [pc, #308]	@ (800ffb0 <ProcessRadioRxDone+0xa4c>)
 800fe7a:	f8c2 3428 	str.w	r3, [r2, #1064]	@ 0x428
                    MacCtx.McpsIndication.BufferSize = macMsgData.FRMPayloadSize;
 800fe7e:	f897 2064 	ldrb.w	r2, [r7, #100]	@ 0x64
 800fe82:	4b4b      	ldr	r3, [pc, #300]	@ (800ffb0 <ProcessRadioRxDone+0xa4c>)
 800fe84:	f883 242c 	strb.w	r2, [r3, #1068]	@ 0x42c
                    MacCtx.McpsIndication.RxData = true;
 800fe88:	4b49      	ldr	r3, [pc, #292]	@ (800ffb0 <ProcessRadioRxDone+0xa4c>)
 800fe8a:	2201      	movs	r2, #1
 800fe8c:	f883 242d 	strb.w	r2, [r3, #1069]	@ 0x42d
                    break;
 800fe90:	e006      	b.n	800fea0 <ProcessRadioRxDone+0x93c>
                }
                default:
                    MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 800fe92:	4b47      	ldr	r3, [pc, #284]	@ (800ffb0 <ProcessRadioRxDone+0xa4c>)
 800fe94:	2201      	movs	r2, #1
 800fe96:	f883 2421 	strb.w	r2, [r3, #1057]	@ 0x421
                    PrepareRxDoneAbort( );
 800fe9a:	f7ff fb3d 	bl	800f518 <PrepareRxDoneAbort>
                    break;
 800fe9e:	bf00      	nop
                }
            }
#endif /* LORAMAC_VERSION */

#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
            if( ( macMsgData.FPort == LORAMAC_CERT_FPORT ) && ( Nvm.MacGroup2.IsCertPortOn == false ) )
 800fea0:	f897 305c 	ldrb.w	r3, [r7, #92]	@ 0x5c
 800fea4:	2be0      	cmp	r3, #224	@ 0xe0
 800fea6:	d118      	bne.n	800feda <ProcessRadioRxDone+0x976>
 800fea8:	4b40      	ldr	r3, [pc, #256]	@ (800ffac <ProcessRadioRxDone+0xa48>)
 800feaa:	f893 311f 	ldrb.w	r3, [r3, #287]	@ 0x11f
 800feae:	f083 0301 	eor.w	r3, r3, #1
 800feb2:	b2db      	uxtb	r3, r3
 800feb4:	2b00      	cmp	r3, #0
 800feb6:	d010      	beq.n	800feda <ProcessRadioRxDone+0x976>
            { // Do not notify the upper layer of data reception on FPort LORAMAC_CERT_FPORT if the port
              // handling is disabled.
                MacCtx.McpsIndication.Port = macMsgData.FPort;
 800feb8:	f897 205c 	ldrb.w	r2, [r7, #92]	@ 0x5c
 800febc:	4b3c      	ldr	r3, [pc, #240]	@ (800ffb0 <ProcessRadioRxDone+0xa4c>)
 800febe:	f883 2423 	strb.w	r2, [r3, #1059]	@ 0x423
                MacCtx.McpsIndication.Buffer = NULL;
 800fec2:	4b3b      	ldr	r3, [pc, #236]	@ (800ffb0 <ProcessRadioRxDone+0xa4c>)
 800fec4:	2200      	movs	r2, #0
 800fec6:	f8c3 2428 	str.w	r2, [r3, #1064]	@ 0x428
                MacCtx.McpsIndication.BufferSize = 0;
 800feca:	4b39      	ldr	r3, [pc, #228]	@ (800ffb0 <ProcessRadioRxDone+0xa4c>)
 800fecc:	2200      	movs	r2, #0
 800fece:	f883 242c 	strb.w	r2, [r3, #1068]	@ 0x42c
                MacCtx.McpsIndication.RxData = false;
 800fed2:	4b37      	ldr	r3, [pc, #220]	@ (800ffb0 <ProcessRadioRxDone+0xa4c>)
 800fed4:	2200      	movs	r2, #0
 800fed6:	f883 242d 	strb.w	r2, [r3, #1069]	@ 0x42d
            }
#endif /* LORAMAC_VERSION */

            // Provide always an indication, skip the callback to the user application,
            // in case of a confirmed downlink retransmission.
            MacCtx.MacFlags.Bits.McpsInd = 1;
 800feda:	4a35      	ldr	r2, [pc, #212]	@ (800ffb0 <ProcessRadioRxDone+0xa4c>)
 800fedc:	f892 3491 	ldrb.w	r3, [r2, #1169]	@ 0x491
 800fee0:	f043 0302 	orr.w	r3, r3, #2
 800fee4:	f882 3491 	strb.w	r3, [r2, #1169]	@ 0x491

            break;
 800fee8:	e037      	b.n	800ff5a <ProcessRadioRxDone+0x9f6>
        case FRAME_TYPE_PROPRIETARY:
            memcpy1( MacCtx.RxPayload, &payload[pktHeaderLen], size - pktHeaderLen );
 800feea:	f897 3086 	ldrb.w	r3, [r7, #134]	@ 0x86
 800feee:	f8d7 208c 	ldr.w	r2, [r7, #140]	@ 0x8c
 800fef2:	18d1      	adds	r1, r2, r3
 800fef4:	f897 3086 	ldrb.w	r3, [r7, #134]	@ 0x86
 800fef8:	b29b      	uxth	r3, r3
 800fefa:	f8b7 208a 	ldrh.w	r2, [r7, #138]	@ 0x8a
 800fefe:	1ad3      	subs	r3, r2, r3
 800ff00:	b29b      	uxth	r3, r3
 800ff02:	461a      	mov	r2, r3
 800ff04:	482b      	ldr	r0, [pc, #172]	@ (800ffb4 <ProcessRadioRxDone+0xa50>)
 800ff06:	f00b fa18 	bl	801b33a <memcpy1>

            MacCtx.McpsIndication.McpsIndication = MCPS_PROPRIETARY;
 800ff0a:	4b29      	ldr	r3, [pc, #164]	@ (800ffb0 <ProcessRadioRxDone+0xa4c>)
 800ff0c:	2203      	movs	r2, #3
 800ff0e:	f883 2420 	strb.w	r2, [r3, #1056]	@ 0x420
            MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_OK;
 800ff12:	4b27      	ldr	r3, [pc, #156]	@ (800ffb0 <ProcessRadioRxDone+0xa4c>)
 800ff14:	2200      	movs	r2, #0
 800ff16:	f883 2421 	strb.w	r2, [r3, #1057]	@ 0x421
            MacCtx.McpsIndication.Buffer = MacCtx.RxPayload;
 800ff1a:	4b25      	ldr	r3, [pc, #148]	@ (800ffb0 <ProcessRadioRxDone+0xa4c>)
 800ff1c:	4a25      	ldr	r2, [pc, #148]	@ (800ffb4 <ProcessRadioRxDone+0xa50>)
 800ff1e:	f8c3 2428 	str.w	r2, [r3, #1064]	@ 0x428
            MacCtx.McpsIndication.BufferSize = size - pktHeaderLen;
 800ff22:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800ff26:	b2da      	uxtb	r2, r3
 800ff28:	f897 3086 	ldrb.w	r3, [r7, #134]	@ 0x86
 800ff2c:	1ad3      	subs	r3, r2, r3
 800ff2e:	b2da      	uxtb	r2, r3
 800ff30:	4b1f      	ldr	r3, [pc, #124]	@ (800ffb0 <ProcessRadioRxDone+0xa4c>)
 800ff32:	f883 242c 	strb.w	r2, [r3, #1068]	@ 0x42c

            MacCtx.MacFlags.Bits.McpsInd = 1;
 800ff36:	4a1e      	ldr	r2, [pc, #120]	@ (800ffb0 <ProcessRadioRxDone+0xa4c>)
 800ff38:	f892 3491 	ldrb.w	r3, [r2, #1169]	@ 0x491
 800ff3c:	f043 0302 	orr.w	r3, r3, #2
 800ff40:	f882 3491 	strb.w	r3, [r2, #1169]	@ 0x491
            break;
 800ff44:	e009      	b.n	800ff5a <ProcessRadioRxDone+0x9f6>
        default:
            MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 800ff46:	4b1a      	ldr	r3, [pc, #104]	@ (800ffb0 <ProcessRadioRxDone+0xa4c>)
 800ff48:	2201      	movs	r2, #1
 800ff4a:	f883 2421 	strb.w	r2, [r3, #1057]	@ 0x421
            PrepareRxDoneAbort( );
 800ff4e:	f7ff fae3 	bl	800f518 <PrepareRxDoneAbort>
            break;
 800ff52:	e002      	b.n	800ff5a <ProcessRadioRxDone+0x9f6>
                        break;
 800ff54:	bf00      	nop
 800ff56:	e000      	b.n	800ff5a <ProcessRadioRxDone+0x9f6>
            break;
 800ff58:	bf00      	nop
    }
    MacCtx.MacFlags.Bits.MacDone = 1;
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    // Verify if we need to disable the RetransmitTimeoutTimer
    // Only applies if downlink is received on Rx1 or Rx2 windows.
    if( ( MacCtx.RxStatus.RxSlot == RX_SLOT_WIN_1 ) ||
 800ff5a:	4b15      	ldr	r3, [pc, #84]	@ (800ffb0 <ProcessRadioRxDone+0xa4c>)
 800ff5c:	f893 348f 	ldrb.w	r3, [r3, #1167]	@ 0x48f
 800ff60:	2b00      	cmp	r3, #0
 800ff62:	d004      	beq.n	800ff6e <ProcessRadioRxDone+0xa0a>
        ( MacCtx.RxStatus.RxSlot == RX_SLOT_WIN_2 ) )
 800ff64:	4b12      	ldr	r3, [pc, #72]	@ (800ffb0 <ProcessRadioRxDone+0xa4c>)
 800ff66:	f893 348f 	ldrb.w	r3, [r3, #1167]	@ 0x48f
    if( ( MacCtx.RxStatus.RxSlot == RX_SLOT_WIN_1 ) ||
 800ff6a:	2b01      	cmp	r3, #1
 800ff6c:	d10c      	bne.n	800ff88 <ProcessRadioRxDone+0xa24>
    {
        if( MacCtx.NodeAckRequested == true )
 800ff6e:	4b10      	ldr	r3, [pc, #64]	@ (800ffb0 <ProcessRadioRxDone+0xa4c>)
 800ff70:	f893 341a 	ldrb.w	r3, [r3, #1050]	@ 0x41a
 800ff74:	2b00      	cmp	r3, #0
 800ff76:	d007      	beq.n	800ff88 <ProcessRadioRxDone+0xa24>
        {
            if( MacCtx.McpsConfirm.AckReceived == true )
 800ff78:	4b0d      	ldr	r3, [pc, #52]	@ (800ffb0 <ProcessRadioRxDone+0xa4c>)
 800ff7a:	f893 3444 	ldrb.w	r3, [r3, #1092]	@ 0x444
 800ff7e:	2b00      	cmp	r3, #0
 800ff80:	d002      	beq.n	800ff88 <ProcessRadioRxDone+0xa24>
            {
                OnRetransmitTimeoutTimerEvent( NULL );
 800ff82:	2000      	movs	r0, #0
 800ff84:	f000 fcec 	bl	8010960 <OnRetransmitTimeoutTimerEvent>
            }
        }
    }

    if( MacCtx.RxStatus.RxSlot != RX_SLOT_WIN_CLASS_C )
 800ff88:	4b09      	ldr	r3, [pc, #36]	@ (800ffb0 <ProcessRadioRxDone+0xa4c>)
 800ff8a:	f893 348f 	ldrb.w	r3, [r3, #1167]	@ 0x48f
 800ff8e:	2b02      	cmp	r3, #2
 800ff90:	d006      	beq.n	800ffa0 <ProcessRadioRxDone+0xa3c>
    {
        MacCtx.MacFlags.Bits.MacDone = 1;
 800ff92:	4a07      	ldr	r2, [pc, #28]	@ (800ffb0 <ProcessRadioRxDone+0xa4c>)
 800ff94:	f892 3491 	ldrb.w	r3, [r2, #1169]	@ 0x491
 800ff98:	f043 0310 	orr.w	r3, r3, #16
 800ff9c:	f882 3491 	strb.w	r3, [r2, #1169]	@ 0x491
    }
#endif /* LORAMAC_VERSION */

    UpdateRxSlotIdleState( );
 800ffa0:	f7ff f9fc 	bl	800f39c <UpdateRxSlotIdleState>
}
 800ffa4:	379c      	adds	r7, #156	@ 0x9c
 800ffa6:	46bd      	mov	sp, r7
 800ffa8:	bd90      	pop	{r4, r7, pc}
 800ffaa:	bf00      	nop
 800ffac:	20001118 	.word	0x20001118
 800ffb0:	20000be4 	.word	0x20000be4
 800ffb4:	20000e1c 	.word	0x20000e1c

0800ffb8 <ProcessRadioTxTimeout>:

static void ProcessRadioTxTimeout( void )
{
 800ffb8:	b580      	push	{r7, lr}
 800ffba:	af00      	add	r7, sp, #0
    if( Nvm.MacGroup2.DeviceClass != CLASS_C )
 800ffbc:	4b11      	ldr	r3, [pc, #68]	@ (8010004 <ProcessRadioTxTimeout+0x4c>)
 800ffbe:	f893 3118 	ldrb.w	r3, [r3, #280]	@ 0x118
 800ffc2:	2b02      	cmp	r3, #2
 800ffc4:	d002      	beq.n	800ffcc <ProcessRadioTxTimeout+0x14>
    {
        Radio.Sleep( );
 800ffc6:	4b10      	ldr	r3, [pc, #64]	@ (8010008 <ProcessRadioTxTimeout+0x50>)
 800ffc8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ffca:	4798      	blx	r3
    }
    UpdateRxSlotIdleState( );
 800ffcc:	f7ff f9e6 	bl	800f39c <UpdateRxSlotIdleState>

    MacCtx.McpsConfirm.Status = LORAMAC_EVENT_INFO_STATUS_TX_TIMEOUT;
 800ffd0:	4b0e      	ldr	r3, [pc, #56]	@ (801000c <ProcessRadioTxTimeout+0x54>)
 800ffd2:	2202      	movs	r2, #2
 800ffd4:	f883 2441 	strb.w	r2, [r3, #1089]	@ 0x441
    LoRaMacConfirmQueueSetStatusCmn( LORAMAC_EVENT_INFO_STATUS_TX_TIMEOUT );
 800ffd8:	2002      	movs	r0, #2
 800ffda:	f004 fee3 	bl	8014da4 <LoRaMacConfirmQueueSetStatusCmn>
    if( MacCtx.NodeAckRequested == true )
 800ffde:	4b0b      	ldr	r3, [pc, #44]	@ (801000c <ProcessRadioTxTimeout+0x54>)
 800ffe0:	f893 341a 	ldrb.w	r3, [r3, #1050]	@ 0x41a
 800ffe4:	2b00      	cmp	r3, #0
 800ffe6:	d003      	beq.n	800fff0 <ProcessRadioTxTimeout+0x38>
    {
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
        MacCtx.AckTimeoutRetry = true;
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
        MacCtx.RetransmitTimeoutRetry = true;
 800ffe8:	4b08      	ldr	r3, [pc, #32]	@ (801000c <ProcessRadioTxTimeout+0x54>)
 800ffea:	2201      	movs	r2, #1
 800ffec:	f883 2419 	strb.w	r2, [r3, #1049]	@ 0x419
#endif /* LORAMAC_VERSION */
    }
    MacCtx.MacFlags.Bits.MacDone = 1;
 800fff0:	4a06      	ldr	r2, [pc, #24]	@ (801000c <ProcessRadioTxTimeout+0x54>)
 800fff2:	f892 3491 	ldrb.w	r3, [r2, #1169]	@ 0x491
 800fff6:	f043 0310 	orr.w	r3, r3, #16
 800fffa:	f882 3491 	strb.w	r3, [r2, #1169]	@ 0x491
}
 800fffe:	bf00      	nop
 8010000:	bd80      	pop	{r7, pc}
 8010002:	bf00      	nop
 8010004:	20001118 	.word	0x20001118
 8010008:	08023efc 	.word	0x08023efc
 801000c:	20000be4 	.word	0x20000be4

08010010 <HandleRadioRxErrorTimeout>:

static void HandleRadioRxErrorTimeout( LoRaMacEventInfoStatus_t rx1EventInfoStatus, LoRaMacEventInfoStatus_t rx2EventInfoStatus )
{
 8010010:	b580      	push	{r7, lr}
 8010012:	b084      	sub	sp, #16
 8010014:	af00      	add	r7, sp, #0
 8010016:	4603      	mov	r3, r0
 8010018:	460a      	mov	r2, r1
 801001a:	71fb      	strb	r3, [r7, #7]
 801001c:	4613      	mov	r3, r2
 801001e:	71bb      	strb	r3, [r7, #6]
    bool classBRx = false;
 8010020:	2300      	movs	r3, #0
 8010022:	73fb      	strb	r3, [r7, #15]

    if( Nvm.MacGroup2.DeviceClass != CLASS_C )
 8010024:	4b3d      	ldr	r3, [pc, #244]	@ (801011c <HandleRadioRxErrorTimeout+0x10c>)
 8010026:	f893 3118 	ldrb.w	r3, [r3, #280]	@ 0x118
 801002a:	2b02      	cmp	r3, #2
 801002c:	d002      	beq.n	8010034 <HandleRadioRxErrorTimeout+0x24>
    {
        Radio.Sleep( );
 801002e:	4b3c      	ldr	r3, [pc, #240]	@ (8010120 <HandleRadioRxErrorTimeout+0x110>)
 8010030:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010032:	4798      	blx	r3
    }

    if( LoRaMacClassBIsBeaconExpected( ) == true )
 8010034:	f004 f9e0 	bl	80143f8 <LoRaMacClassBIsBeaconExpected>
 8010038:	4603      	mov	r3, r0
 801003a:	2b00      	cmp	r3, #0
 801003c:	d007      	beq.n	801004e <HandleRadioRxErrorTimeout+0x3e>
    {
        LoRaMacClassBSetBeaconState( BEACON_STATE_TIMEOUT );
 801003e:	2002      	movs	r0, #2
 8010040:	f004 f98e 	bl	8014360 <LoRaMacClassBSetBeaconState>
        LoRaMacClassBBeaconTimerEvent( NULL );
 8010044:	2000      	movs	r0, #0
 8010046:	f004 f9b0 	bl	80143aa <LoRaMacClassBBeaconTimerEvent>
        classBRx = true;
 801004a:	2301      	movs	r3, #1
 801004c:	73fb      	strb	r3, [r7, #15]
    }
    if( Nvm.MacGroup2.DeviceClass == CLASS_B )
 801004e:	4b33      	ldr	r3, [pc, #204]	@ (801011c <HandleRadioRxErrorTimeout+0x10c>)
 8010050:	f893 3118 	ldrb.w	r3, [r3, #280]	@ 0x118
 8010054:	2b01      	cmp	r3, #1
 8010056:	d119      	bne.n	801008c <HandleRadioRxErrorTimeout+0x7c>
    {
        if( LoRaMacClassBIsPingExpected( ) == true )
 8010058:	f004 f9d5 	bl	8014406 <LoRaMacClassBIsPingExpected>
 801005c:	4603      	mov	r3, r0
 801005e:	2b00      	cmp	r3, #0
 8010060:	d007      	beq.n	8010072 <HandleRadioRxErrorTimeout+0x62>
        {
            LoRaMacClassBSetPingSlotState( PINGSLOT_STATE_CALC_PING_OFFSET );
 8010062:	2000      	movs	r0, #0
 8010064:	f004 f986 	bl	8014374 <LoRaMacClassBSetPingSlotState>
            LoRaMacClassBPingSlotTimerEvent( NULL );
 8010068:	2000      	movs	r0, #0
 801006a:	f004 f9a7 	bl	80143bc <LoRaMacClassBPingSlotTimerEvent>
            classBRx = true;
 801006e:	2301      	movs	r3, #1
 8010070:	73fb      	strb	r3, [r7, #15]
        }
        if( LoRaMacClassBIsMulticastExpected( ) == true )
 8010072:	f004 f9cf 	bl	8014414 <LoRaMacClassBIsMulticastExpected>
 8010076:	4603      	mov	r3, r0
 8010078:	2b00      	cmp	r3, #0
 801007a:	d007      	beq.n	801008c <HandleRadioRxErrorTimeout+0x7c>
        {
            LoRaMacClassBSetMulticastSlotState( PINGSLOT_STATE_CALC_PING_OFFSET );
 801007c:	2000      	movs	r0, #0
 801007e:	f004 f983 	bl	8014388 <LoRaMacClassBSetMulticastSlotState>
            LoRaMacClassBMulticastSlotTimerEvent( NULL );
 8010082:	2000      	movs	r0, #0
 8010084:	f004 f9a3 	bl	80143ce <LoRaMacClassBMulticastSlotTimerEvent>
            classBRx = true;
 8010088:	2301      	movs	r3, #1
 801008a:	73fb      	strb	r3, [r7, #15]
        }
    }

    if( classBRx == false )
 801008c:	7bfb      	ldrb	r3, [r7, #15]
 801008e:	f083 0301 	eor.w	r3, r3, #1
 8010092:	b2db      	uxtb	r3, r3
 8010094:	2b00      	cmp	r3, #0
 8010096:	d03b      	beq.n	8010110 <HandleRadioRxErrorTimeout+0x100>
    {
        if( MacCtx.RxSlot == RX_SLOT_WIN_1 )
 8010098:	4b22      	ldr	r3, [pc, #136]	@ (8010124 <HandleRadioRxErrorTimeout+0x114>)
 801009a:	f893 3490 	ldrb.w	r3, [r3, #1168]	@ 0x490
 801009e:	2b00      	cmp	r3, #0
 80100a0:	d122      	bne.n	80100e8 <HandleRadioRxErrorTimeout+0xd8>
        {
            if( MacCtx.NodeAckRequested == true )
 80100a2:	4b20      	ldr	r3, [pc, #128]	@ (8010124 <HandleRadioRxErrorTimeout+0x114>)
 80100a4:	f893 341a 	ldrb.w	r3, [r3, #1050]	@ 0x41a
 80100a8:	2b00      	cmp	r3, #0
 80100aa:	d003      	beq.n	80100b4 <HandleRadioRxErrorTimeout+0xa4>
            {
                MacCtx.McpsConfirm.Status = rx1EventInfoStatus;
 80100ac:	4a1d      	ldr	r2, [pc, #116]	@ (8010124 <HandleRadioRxErrorTimeout+0x114>)
 80100ae:	79fb      	ldrb	r3, [r7, #7]
 80100b0:	f882 3441 	strb.w	r3, [r2, #1089]	@ 0x441
            }
            LoRaMacConfirmQueueSetStatusCmn( rx1EventInfoStatus );
 80100b4:	79fb      	ldrb	r3, [r7, #7]
 80100b6:	4618      	mov	r0, r3
 80100b8:	f004 fe74 	bl	8014da4 <LoRaMacConfirmQueueSetStatusCmn>

            if( TimerGetElapsedTime( Nvm.MacGroup1.LastTxDoneTime ) >= MacCtx.RxWindow2Delay )
 80100bc:	4b17      	ldr	r3, [pc, #92]	@ (801011c <HandleRadioRxErrorTimeout+0x10c>)
 80100be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80100c0:	4618      	mov	r0, r3
 80100c2:	f00f fbb9 	bl	801f838 <UTIL_TIMER_GetElapsedTime>
 80100c6:	4602      	mov	r2, r0
 80100c8:	4b16      	ldr	r3, [pc, #88]	@ (8010124 <HandleRadioRxErrorTimeout+0x114>)
 80100ca:	f8d3 33b4 	ldr.w	r3, [r3, #948]	@ 0x3b4
 80100ce:	429a      	cmp	r2, r3
 80100d0:	d31e      	bcc.n	8010110 <HandleRadioRxErrorTimeout+0x100>
            {
                TimerStop( &MacCtx.RxWindowTimer2 );
 80100d2:	4815      	ldr	r0, [pc, #84]	@ (8010128 <HandleRadioRxErrorTimeout+0x118>)
 80100d4:	f00f fa84 	bl	801f5e0 <UTIL_TIMER_Stop>
                MacCtx.MacFlags.Bits.MacDone = 1;
 80100d8:	4a12      	ldr	r2, [pc, #72]	@ (8010124 <HandleRadioRxErrorTimeout+0x114>)
 80100da:	f892 3491 	ldrb.w	r3, [r2, #1169]	@ 0x491
 80100de:	f043 0310 	orr.w	r3, r3, #16
 80100e2:	f882 3491 	strb.w	r3, [r2, #1169]	@ 0x491
 80100e6:	e013      	b.n	8010110 <HandleRadioRxErrorTimeout+0x100>
            }
        }
        else
        {
            if( MacCtx.NodeAckRequested == true )
 80100e8:	4b0e      	ldr	r3, [pc, #56]	@ (8010124 <HandleRadioRxErrorTimeout+0x114>)
 80100ea:	f893 341a 	ldrb.w	r3, [r3, #1050]	@ 0x41a
 80100ee:	2b00      	cmp	r3, #0
 80100f0:	d003      	beq.n	80100fa <HandleRadioRxErrorTimeout+0xea>
            {
                MacCtx.McpsConfirm.Status = rx2EventInfoStatus;
 80100f2:	4a0c      	ldr	r2, [pc, #48]	@ (8010124 <HandleRadioRxErrorTimeout+0x114>)
 80100f4:	79bb      	ldrb	r3, [r7, #6]
 80100f6:	f882 3441 	strb.w	r3, [r2, #1089]	@ 0x441
            }
            LoRaMacConfirmQueueSetStatusCmn( rx2EventInfoStatus );
 80100fa:	79bb      	ldrb	r3, [r7, #6]
 80100fc:	4618      	mov	r0, r3
 80100fe:	f004 fe51 	bl	8014da4 <LoRaMacConfirmQueueSetStatusCmn>
            if( Nvm.MacGroup2.DeviceClass != CLASS_C )
            {
                MacCtx.MacFlags.Bits.MacDone = 1;
            }
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
            MacCtx.MacFlags.Bits.MacDone = 1;
 8010102:	4a08      	ldr	r2, [pc, #32]	@ (8010124 <HandleRadioRxErrorTimeout+0x114>)
 8010104:	f892 3491 	ldrb.w	r3, [r2, #1169]	@ 0x491
 8010108:	f043 0310 	orr.w	r3, r3, #16
 801010c:	f882 3491 	strb.w	r3, [r2, #1169]	@ 0x491
#endif /* LORAMAC_VERSION */
        }
    }

    UpdateRxSlotIdleState( );
 8010110:	f7ff f944 	bl	800f39c <UpdateRxSlotIdleState>
}
 8010114:	bf00      	nop
 8010116:	3710      	adds	r7, #16
 8010118:	46bd      	mov	sp, r7
 801011a:	bd80      	pop	{r7, pc}
 801011c:	20001118 	.word	0x20001118
 8010120:	08023efc 	.word	0x08023efc
 8010124:	20000be4 	.word	0x20000be4
 8010128:	20000f7c 	.word	0x20000f7c

0801012c <ProcessRadioRxError>:

static void ProcessRadioRxError( void )
{
 801012c:	b580      	push	{r7, lr}
 801012e:	af00      	add	r7, sp, #0
    HandleRadioRxErrorTimeout( LORAMAC_EVENT_INFO_STATUS_RX1_ERROR, LORAMAC_EVENT_INFO_STATUS_RX2_ERROR );
 8010130:	2106      	movs	r1, #6
 8010132:	2005      	movs	r0, #5
 8010134:	f7ff ff6c 	bl	8010010 <HandleRadioRxErrorTimeout>
}
 8010138:	bf00      	nop
 801013a:	bd80      	pop	{r7, pc}

0801013c <ProcessRadioRxTimeout>:

static void ProcessRadioRxTimeout( void )
{
 801013c:	b580      	push	{r7, lr}
 801013e:	af00      	add	r7, sp, #0
    HandleRadioRxErrorTimeout( LORAMAC_EVENT_INFO_STATUS_RX1_TIMEOUT, LORAMAC_EVENT_INFO_STATUS_RX2_TIMEOUT );
 8010140:	2104      	movs	r1, #4
 8010142:	2003      	movs	r0, #3
 8010144:	f7ff ff64 	bl	8010010 <HandleRadioRxErrorTimeout>
}
 8010148:	bf00      	nop
 801014a:	bd80      	pop	{r7, pc}

0801014c <LoRaMacHandleIrqEvents>:

static void LoRaMacHandleIrqEvents( void )
{
 801014c:	b580      	push	{r7, lr}
 801014e:	b084      	sub	sp, #16
 8010150:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8010152:	f3ef 8310 	mrs	r3, PRIMASK
 8010156:	607b      	str	r3, [r7, #4]
  return(result);
 8010158:	687b      	ldr	r3, [r7, #4]
    LoRaMacRadioEvents_t events;

    CRITICAL_SECTION_BEGIN( );
 801015a:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 801015c:	b672      	cpsid	i
}
 801015e:	bf00      	nop
    events = LoRaMacRadioEvents;
 8010160:	4b1d      	ldr	r3, [pc, #116]	@ (80101d8 <LoRaMacHandleIrqEvents+0x8c>)
 8010162:	681b      	ldr	r3, [r3, #0]
 8010164:	603b      	str	r3, [r7, #0]
    LoRaMacRadioEvents.Value = 0;
 8010166:	4b1c      	ldr	r3, [pc, #112]	@ (80101d8 <LoRaMacHandleIrqEvents+0x8c>)
 8010168:	2200      	movs	r2, #0
 801016a:	601a      	str	r2, [r3, #0]
 801016c:	68fb      	ldr	r3, [r7, #12]
 801016e:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8010170:	68bb      	ldr	r3, [r7, #8]
 8010172:	f383 8810 	msr	PRIMASK, r3
}
 8010176:	bf00      	nop
    CRITICAL_SECTION_END( );

    if( events.Value != 0 )
 8010178:	683b      	ldr	r3, [r7, #0]
 801017a:	2b00      	cmp	r3, #0
 801017c:	d027      	beq.n	80101ce <LoRaMacHandleIrqEvents+0x82>
    {
        if( events.Events.TxDone == 1 )
 801017e:	783b      	ldrb	r3, [r7, #0]
 8010180:	f003 0320 	and.w	r3, r3, #32
 8010184:	b2db      	uxtb	r3, r3
 8010186:	2b00      	cmp	r3, #0
 8010188:	d001      	beq.n	801018e <LoRaMacHandleIrqEvents+0x42>
        {
            ProcessRadioTxDone( );
 801018a:	f7ff f91f 	bl	800f3cc <ProcessRadioTxDone>
        }
        if( events.Events.RxDone == 1 )
 801018e:	783b      	ldrb	r3, [r7, #0]
 8010190:	f003 0310 	and.w	r3, r3, #16
 8010194:	b2db      	uxtb	r3, r3
 8010196:	2b00      	cmp	r3, #0
 8010198:	d001      	beq.n	801019e <LoRaMacHandleIrqEvents+0x52>
        {
            ProcessRadioRxDone( );
 801019a:	f7ff f9e3 	bl	800f564 <ProcessRadioRxDone>
        }
        if( events.Events.TxTimeout == 1 )
 801019e:	783b      	ldrb	r3, [r7, #0]
 80101a0:	f003 0308 	and.w	r3, r3, #8
 80101a4:	b2db      	uxtb	r3, r3
 80101a6:	2b00      	cmp	r3, #0
 80101a8:	d001      	beq.n	80101ae <LoRaMacHandleIrqEvents+0x62>
        {
            ProcessRadioTxTimeout( );
 80101aa:	f7ff ff05 	bl	800ffb8 <ProcessRadioTxTimeout>
        }
        if( events.Events.RxError == 1 )
 80101ae:	783b      	ldrb	r3, [r7, #0]
 80101b0:	f003 0304 	and.w	r3, r3, #4
 80101b4:	b2db      	uxtb	r3, r3
 80101b6:	2b00      	cmp	r3, #0
 80101b8:	d001      	beq.n	80101be <LoRaMacHandleIrqEvents+0x72>
        {
            ProcessRadioRxError( );
 80101ba:	f7ff ffb7 	bl	801012c <ProcessRadioRxError>
        }
        if( events.Events.RxTimeout == 1 )
 80101be:	783b      	ldrb	r3, [r7, #0]
 80101c0:	f003 0302 	and.w	r3, r3, #2
 80101c4:	b2db      	uxtb	r3, r3
 80101c6:	2b00      	cmp	r3, #0
 80101c8:	d001      	beq.n	80101ce <LoRaMacHandleIrqEvents+0x82>
        {
            ProcessRadioRxTimeout( );
 80101ca:	f7ff ffb7 	bl	801013c <ProcessRadioRxTimeout>
        }
    }
}
 80101ce:	bf00      	nop
 80101d0:	3710      	adds	r7, #16
 80101d2:	46bd      	mov	sp, r7
 80101d4:	bd80      	pop	{r7, pc}
 80101d6:	bf00      	nop
 80101d8:	20001d40 	.word	0x20001d40

080101dc <LoRaMacIsBusy>:

bool LoRaMacIsBusy( void )
{
 80101dc:	b480      	push	{r7}
 80101de:	af00      	add	r7, sp, #0
    if( MacCtx.MacState == LORAMAC_STOPPED )
 80101e0:	4b10      	ldr	r3, [pc, #64]	@ (8010224 <LoRaMacIsBusy+0x48>)
 80101e2:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 80101e6:	2b01      	cmp	r3, #1
 80101e8:	d101      	bne.n	80101ee <LoRaMacIsBusy+0x12>
    {
        return false;
 80101ea:	2300      	movs	r3, #0
 80101ec:	e015      	b.n	801021a <LoRaMacIsBusy+0x3e>
    }

#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    if( LoRaMacRadioEvents.Events.RxProcessPending == 1 )
 80101ee:	4b0e      	ldr	r3, [pc, #56]	@ (8010228 <LoRaMacIsBusy+0x4c>)
 80101f0:	781b      	ldrb	r3, [r3, #0]
 80101f2:	f003 0301 	and.w	r3, r3, #1
 80101f6:	b2db      	uxtb	r3, r3
 80101f8:	2b00      	cmp	r3, #0
 80101fa:	d001      	beq.n	8010200 <LoRaMacIsBusy+0x24>
    {
        return true;
 80101fc:	2301      	movs	r3, #1
 80101fe:	e00c      	b.n	801021a <LoRaMacIsBusy+0x3e>
    }
#endif /* LORAMAC_VERSION */

    if( ( MacCtx.MacState == LORAMAC_IDLE ) &&
 8010200:	4b08      	ldr	r3, [pc, #32]	@ (8010224 <LoRaMacIsBusy+0x48>)
 8010202:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 8010206:	2b00      	cmp	r3, #0
 8010208:	d106      	bne.n	8010218 <LoRaMacIsBusy+0x3c>
        ( MacCtx.AllowRequests == LORAMAC_REQUEST_HANDLING_ON ) )
 801020a:	4b06      	ldr	r3, [pc, #24]	@ (8010224 <LoRaMacIsBusy+0x48>)
 801020c:	f893 3492 	ldrb.w	r3, [r3, #1170]	@ 0x492
    if( ( MacCtx.MacState == LORAMAC_IDLE ) &&
 8010210:	2b01      	cmp	r3, #1
 8010212:	d101      	bne.n	8010218 <LoRaMacIsBusy+0x3c>
    {
        return false;
 8010214:	2300      	movs	r3, #0
 8010216:	e000      	b.n	801021a <LoRaMacIsBusy+0x3e>
    }
    return true;
 8010218:	2301      	movs	r3, #1
}
 801021a:	4618      	mov	r0, r3
 801021c:	46bd      	mov	sp, r7
 801021e:	bc80      	pop	{r7}
 8010220:	4770      	bx	lr
 8010222:	bf00      	nop
 8010224:	20000be4 	.word	0x20000be4
 8010228:	20001d40 	.word	0x20001d40

0801022c <LoRaMacIsStopped>:

bool LoRaMacIsStopped( void )
{
 801022c:	b480      	push	{r7}
 801022e:	af00      	add	r7, sp, #0
    if( MacCtx.MacState == LORAMAC_STOPPED )
 8010230:	4b05      	ldr	r3, [pc, #20]	@ (8010248 <LoRaMacIsStopped+0x1c>)
 8010232:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 8010236:	2b01      	cmp	r3, #1
 8010238:	d101      	bne.n	801023e <LoRaMacIsStopped+0x12>
    {
        return true;
 801023a:	2301      	movs	r3, #1
 801023c:	e000      	b.n	8010240 <LoRaMacIsStopped+0x14>
    }
    return false;
 801023e:	2300      	movs	r3, #0
}
 8010240:	4618      	mov	r0, r3
 8010242:	46bd      	mov	sp, r7
 8010244:	bc80      	pop	{r7}
 8010246:	4770      	bx	lr
 8010248:	20000be4 	.word	0x20000be4

0801024c <LoRaMacEnableRequests>:

static void LoRaMacEnableRequests( LoRaMacRequestHandling_t requestState )
{
 801024c:	b480      	push	{r7}
 801024e:	b083      	sub	sp, #12
 8010250:	af00      	add	r7, sp, #0
 8010252:	4603      	mov	r3, r0
 8010254:	71fb      	strb	r3, [r7, #7]
    MacCtx.AllowRequests = requestState;
 8010256:	4a04      	ldr	r2, [pc, #16]	@ (8010268 <LoRaMacEnableRequests+0x1c>)
 8010258:	79fb      	ldrb	r3, [r7, #7]
 801025a:	f882 3492 	strb.w	r3, [r2, #1170]	@ 0x492
}
 801025e:	bf00      	nop
 8010260:	370c      	adds	r7, #12
 8010262:	46bd      	mov	sp, r7
 8010264:	bc80      	pop	{r7}
 8010266:	4770      	bx	lr
 8010268:	20000be4 	.word	0x20000be4

0801026c <LoRaMacHandleRequestEvents>:

static void LoRaMacHandleRequestEvents( void )
{
 801026c:	b580      	push	{r7, lr}
 801026e:	b082      	sub	sp, #8
 8010270:	af00      	add	r7, sp, #0
    // Handle events
    LoRaMacFlags_t reqEvents = MacCtx.MacFlags;
 8010272:	4b2c      	ldr	r3, [pc, #176]	@ (8010324 <LoRaMacHandleRequestEvents+0xb8>)
 8010274:	f893 3491 	ldrb.w	r3, [r3, #1169]	@ 0x491
 8010278:	713b      	strb	r3, [r7, #4]

    if( MacCtx.MacState == LORAMAC_IDLE )
 801027a:	4b2a      	ldr	r3, [pc, #168]	@ (8010324 <LoRaMacHandleRequestEvents+0xb8>)
 801027c:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 8010280:	2b00      	cmp	r3, #0
 8010282:	d14a      	bne.n	801031a <LoRaMacHandleRequestEvents+0xae>
    {
        // Update event bits
        if( MacCtx.MacFlags.Bits.McpsReq == 1 )
 8010284:	4b27      	ldr	r3, [pc, #156]	@ (8010324 <LoRaMacHandleRequestEvents+0xb8>)
 8010286:	f893 3491 	ldrb.w	r3, [r3, #1169]	@ 0x491
 801028a:	f003 0301 	and.w	r3, r3, #1
 801028e:	b2db      	uxtb	r3, r3
 8010290:	2b00      	cmp	r3, #0
 8010292:	d006      	beq.n	80102a2 <LoRaMacHandleRequestEvents+0x36>
        {
            MacCtx.MacFlags.Bits.McpsReq = 0;
 8010294:	4a23      	ldr	r2, [pc, #140]	@ (8010324 <LoRaMacHandleRequestEvents+0xb8>)
 8010296:	f892 3491 	ldrb.w	r3, [r2, #1169]	@ 0x491
 801029a:	f023 0301 	bic.w	r3, r3, #1
 801029e:	f882 3491 	strb.w	r3, [r2, #1169]	@ 0x491
        }

        if( MacCtx.MacFlags.Bits.MlmeReq == 1 )
 80102a2:	4b20      	ldr	r3, [pc, #128]	@ (8010324 <LoRaMacHandleRequestEvents+0xb8>)
 80102a4:	f893 3491 	ldrb.w	r3, [r3, #1169]	@ 0x491
 80102a8:	f003 0304 	and.w	r3, r3, #4
 80102ac:	b2db      	uxtb	r3, r3
 80102ae:	2b00      	cmp	r3, #0
 80102b0:	d006      	beq.n	80102c0 <LoRaMacHandleRequestEvents+0x54>
        {
            MacCtx.MacFlags.Bits.MlmeReq = 0;
 80102b2:	4a1c      	ldr	r2, [pc, #112]	@ (8010324 <LoRaMacHandleRequestEvents+0xb8>)
 80102b4:	f892 3491 	ldrb.w	r3, [r2, #1169]	@ 0x491
 80102b8:	f023 0304 	bic.w	r3, r3, #4
 80102bc:	f882 3491 	strb.w	r3, [r2, #1169]	@ 0x491
        }

        // Allow requests again
        LoRaMacEnableRequests( LORAMAC_REQUEST_HANDLING_ON );
 80102c0:	2001      	movs	r0, #1
 80102c2:	f7ff ffc3 	bl	801024c <LoRaMacEnableRequests>

        // Handle callbacks
        if( reqEvents.Bits.McpsReq == 1 )
 80102c6:	793b      	ldrb	r3, [r7, #4]
 80102c8:	f003 0301 	and.w	r3, r3, #1
 80102cc:	b2db      	uxtb	r3, r3
 80102ce:	2b00      	cmp	r3, #0
 80102d0:	d005      	beq.n	80102de <LoRaMacHandleRequestEvents+0x72>
        {
            MacCtx.MacPrimitives->MacMcpsConfirm( &MacCtx.McpsConfirm );
 80102d2:	4b14      	ldr	r3, [pc, #80]	@ (8010324 <LoRaMacHandleRequestEvents+0xb8>)
 80102d4:	f8d3 3344 	ldr.w	r3, [r3, #836]	@ 0x344
 80102d8:	681b      	ldr	r3, [r3, #0]
 80102da:	4813      	ldr	r0, [pc, #76]	@ (8010328 <LoRaMacHandleRequestEvents+0xbc>)
 80102dc:	4798      	blx	r3
        }

        if( reqEvents.Bits.MlmeReq == 1 )
 80102de:	793b      	ldrb	r3, [r7, #4]
 80102e0:	f003 0304 	and.w	r3, r3, #4
 80102e4:	b2db      	uxtb	r3, r3
 80102e6:	2b00      	cmp	r3, #0
 80102e8:	d00e      	beq.n	8010308 <LoRaMacHandleRequestEvents+0x9c>
        {
            LoRaMacConfirmQueueHandleCb( &MacCtx.MlmeConfirm );
 80102ea:	4810      	ldr	r0, [pc, #64]	@ (801032c <LoRaMacHandleRequestEvents+0xc0>)
 80102ec:	f004 fda8 	bl	8014e40 <LoRaMacConfirmQueueHandleCb>
            if( LoRaMacConfirmQueueGetCnt( ) > 0 )
 80102f0:	f004 fdf8 	bl	8014ee4 <LoRaMacConfirmQueueGetCnt>
 80102f4:	4603      	mov	r3, r0
 80102f6:	2b00      	cmp	r3, #0
 80102f8:	d006      	beq.n	8010308 <LoRaMacHandleRequestEvents+0x9c>
            {
                MacCtx.MacFlags.Bits.MlmeReq = 1;
 80102fa:	4a0a      	ldr	r2, [pc, #40]	@ (8010324 <LoRaMacHandleRequestEvents+0xb8>)
 80102fc:	f892 3491 	ldrb.w	r3, [r2, #1169]	@ 0x491
 8010300:	f043 0304 	orr.w	r3, r3, #4
 8010304:	f882 3491 	strb.w	r3, [r2, #1169]	@ 0x491
            }
        }

        // Start beaconing again
        LoRaMacClassBResumeBeaconing( );
 8010308:	f004 f8a2 	bl	8014450 <LoRaMacClassBResumeBeaconing>

        // Procedure done. Reset variables.
        MacCtx.MacFlags.Bits.MacDone = 0;
 801030c:	4a05      	ldr	r2, [pc, #20]	@ (8010324 <LoRaMacHandleRequestEvents+0xb8>)
 801030e:	f892 3491 	ldrb.w	r3, [r2, #1169]	@ 0x491
 8010312:	f023 0310 	bic.w	r3, r3, #16
 8010316:	f882 3491 	strb.w	r3, [r2, #1169]	@ 0x491
    }
}
 801031a:	bf00      	nop
 801031c:	3708      	adds	r7, #8
 801031e:	46bd      	mov	sp, r7
 8010320:	bd80      	pop	{r7, pc}
 8010322:	bf00      	nop
 8010324:	20000be4 	.word	0x20000be4
 8010328:	20001024 	.word	0x20001024
 801032c:	20001038 	.word	0x20001038

08010330 <LoRaMacHandleIndicationEvents>:

static void LoRaMacHandleIndicationEvents( void )
{
 8010330:	b580      	push	{r7, lr}
 8010332:	af00      	add	r7, sp, #0
    // Handle MLME indication
    if( MacCtx.MacFlags.Bits.MlmeInd == 1 )
 8010334:	4b16      	ldr	r3, [pc, #88]	@ (8010390 <LoRaMacHandleIndicationEvents+0x60>)
 8010336:	f893 3491 	ldrb.w	r3, [r3, #1169]	@ 0x491
 801033a:	f003 0308 	and.w	r3, r3, #8
 801033e:	b2db      	uxtb	r3, r3
 8010340:	2b00      	cmp	r3, #0
 8010342:	d00d      	beq.n	8010360 <LoRaMacHandleIndicationEvents+0x30>
    {
        MacCtx.MacFlags.Bits.MlmeInd = 0;
 8010344:	4a12      	ldr	r2, [pc, #72]	@ (8010390 <LoRaMacHandleIndicationEvents+0x60>)
 8010346:	f892 3491 	ldrb.w	r3, [r2, #1169]	@ 0x491
 801034a:	f023 0308 	bic.w	r3, r3, #8
 801034e:	f882 3491 	strb.w	r3, [r2, #1169]	@ 0x491
        MacCtx.MacPrimitives->MacMlmeIndication( &MacCtx.MlmeIndication, &MacCtx.RxStatus );
 8010352:	4b0f      	ldr	r3, [pc, #60]	@ (8010390 <LoRaMacHandleIndicationEvents+0x60>)
 8010354:	f8d3 3344 	ldr.w	r3, [r3, #836]	@ 0x344
 8010358:	68db      	ldr	r3, [r3, #12]
 801035a:	490e      	ldr	r1, [pc, #56]	@ (8010394 <LoRaMacHandleIndicationEvents+0x64>)
 801035c:	480e      	ldr	r0, [pc, #56]	@ (8010398 <LoRaMacHandleIndicationEvents+0x68>)
 801035e:	4798      	blx	r3
    }

    // Handle MCPS indication
    if( MacCtx.MacFlags.Bits.McpsInd == 1 )
 8010360:	4b0b      	ldr	r3, [pc, #44]	@ (8010390 <LoRaMacHandleIndicationEvents+0x60>)
 8010362:	f893 3491 	ldrb.w	r3, [r3, #1169]	@ 0x491
 8010366:	f003 0302 	and.w	r3, r3, #2
 801036a:	b2db      	uxtb	r3, r3
 801036c:	2b00      	cmp	r3, #0
 801036e:	d00d      	beq.n	801038c <LoRaMacHandleIndicationEvents+0x5c>
    {
        MacCtx.MacFlags.Bits.McpsInd = 0;
 8010370:	4a07      	ldr	r2, [pc, #28]	@ (8010390 <LoRaMacHandleIndicationEvents+0x60>)
 8010372:	f892 3491 	ldrb.w	r3, [r2, #1169]	@ 0x491
 8010376:	f023 0302 	bic.w	r3, r3, #2
 801037a:	f882 3491 	strb.w	r3, [r2, #1169]	@ 0x491
        MacCtx.MacPrimitives->MacMcpsIndication( &MacCtx.McpsIndication, &MacCtx.RxStatus );
 801037e:	4b04      	ldr	r3, [pc, #16]	@ (8010390 <LoRaMacHandleIndicationEvents+0x60>)
 8010380:	f8d3 3344 	ldr.w	r3, [r3, #836]	@ 0x344
 8010384:	685b      	ldr	r3, [r3, #4]
 8010386:	4903      	ldr	r1, [pc, #12]	@ (8010394 <LoRaMacHandleIndicationEvents+0x64>)
 8010388:	4804      	ldr	r0, [pc, #16]	@ (801039c <LoRaMacHandleIndicationEvents+0x6c>)
 801038a:	4798      	blx	r3
    }
}
 801038c:	bf00      	nop
 801038e:	bd80      	pop	{r7, pc}
 8010390:	20000be4 	.word	0x20000be4
 8010394:	20001070 	.word	0x20001070
 8010398:	2000104c 	.word	0x2000104c
 801039c:	20001004 	.word	0x20001004

080103a0 <LoRaMacHandleMcpsRequest>:
    }
}
#endif /* LORAMAC_VERSION */

static void LoRaMacHandleMcpsRequest( void )
{
 80103a0:	b580      	push	{r7, lr}
 80103a2:	b082      	sub	sp, #8
 80103a4:	af00      	add	r7, sp, #0
    // Handle MCPS uplinks
    if( MacCtx.MacFlags.Bits.McpsReq == 1 )
 80103a6:	4b2a      	ldr	r3, [pc, #168]	@ (8010450 <LoRaMacHandleMcpsRequest+0xb0>)
 80103a8:	f893 3491 	ldrb.w	r3, [r3, #1169]	@ 0x491
 80103ac:	f003 0301 	and.w	r3, r3, #1
 80103b0:	b2db      	uxtb	r3, r3
 80103b2:	2b00      	cmp	r3, #0
 80103b4:	d048      	beq.n	8010448 <LoRaMacHandleMcpsRequest+0xa8>
    {
        bool stopRetransmission = false;
 80103b6:	2300      	movs	r3, #0
 80103b8:	71fb      	strb	r3, [r7, #7]
        bool waitForRetransmission = false;
 80103ba:	2300      	movs	r3, #0
 80103bc:	71bb      	strb	r3, [r7, #6]

        if( ( MacCtx.McpsConfirm.McpsRequest == MCPS_UNCONFIRMED ) ||
 80103be:	4b24      	ldr	r3, [pc, #144]	@ (8010450 <LoRaMacHandleMcpsRequest+0xb0>)
 80103c0:	f893 3440 	ldrb.w	r3, [r3, #1088]	@ 0x440
 80103c4:	2b00      	cmp	r3, #0
 80103c6:	d004      	beq.n	80103d2 <LoRaMacHandleMcpsRequest+0x32>
            ( MacCtx.McpsConfirm.McpsRequest == MCPS_PROPRIETARY ) )
 80103c8:	4b21      	ldr	r3, [pc, #132]	@ (8010450 <LoRaMacHandleMcpsRequest+0xb0>)
 80103ca:	f893 3440 	ldrb.w	r3, [r3, #1088]	@ 0x440
        if( ( MacCtx.McpsConfirm.McpsRequest == MCPS_UNCONFIRMED ) ||
 80103ce:	2b03      	cmp	r3, #3
 80103d0:	d104      	bne.n	80103dc <LoRaMacHandleMcpsRequest+0x3c>
        {
            stopRetransmission = CheckRetransUnconfirmedUplink( );
 80103d2:	f002 f959 	bl	8012688 <CheckRetransUnconfirmedUplink>
 80103d6:	4603      	mov	r3, r0
 80103d8:	71fb      	strb	r3, [r7, #7]
 80103da:	e010      	b.n	80103fe <LoRaMacHandleMcpsRequest+0x5e>
        }
        else if( MacCtx.McpsConfirm.McpsRequest == MCPS_CONFIRMED )
 80103dc:	4b1c      	ldr	r3, [pc, #112]	@ (8010450 <LoRaMacHandleMcpsRequest+0xb0>)
 80103de:	f893 3440 	ldrb.w	r3, [r3, #1088]	@ 0x440
 80103e2:	2b01      	cmp	r3, #1
 80103e4:	d10b      	bne.n	80103fe <LoRaMacHandleMcpsRequest+0x5e>
            else
            {
                waitForRetransmission = true;
            }
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
            if( MacCtx.RetransmitTimeoutRetry == true )
 80103e6:	4b1a      	ldr	r3, [pc, #104]	@ (8010450 <LoRaMacHandleMcpsRequest+0xb0>)
 80103e8:	f893 3419 	ldrb.w	r3, [r3, #1049]	@ 0x419
 80103ec:	2b00      	cmp	r3, #0
 80103ee:	d004      	beq.n	80103fa <LoRaMacHandleMcpsRequest+0x5a>
            {
                stopRetransmission = CheckRetransConfirmedUplink( );
 80103f0:	f002 f976 	bl	80126e0 <CheckRetransConfirmedUplink>
 80103f4:	4603      	mov	r3, r0
 80103f6:	71fb      	strb	r3, [r7, #7]
 80103f8:	e001      	b.n	80103fe <LoRaMacHandleMcpsRequest+0x5e>
            }
            else
            {
                waitForRetransmission = true;
 80103fa:	2301      	movs	r3, #1
 80103fc:	71bb      	strb	r3, [r7, #6]
            }
#endif /* LORAMAC_VERSION */
        }

        if( stopRetransmission == true )
 80103fe:	79fb      	ldrb	r3, [r7, #7]
 8010400:	2b00      	cmp	r3, #0
 8010402:	d00d      	beq.n	8010420 <LoRaMacHandleMcpsRequest+0x80>
        {// Stop retransmission
            TimerStop( &MacCtx.TxDelayedTimer );
 8010404:	4813      	ldr	r0, [pc, #76]	@ (8010454 <LoRaMacHandleMcpsRequest+0xb4>)
 8010406:	f00f f8eb 	bl	801f5e0 <UTIL_TIMER_Stop>
            MacCtx.MacState &= ~LORAMAC_TX_DELAYED;
 801040a:	4b11      	ldr	r3, [pc, #68]	@ (8010450 <LoRaMacHandleMcpsRequest+0xb0>)
 801040c:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 8010410:	f023 0320 	bic.w	r3, r3, #32
 8010414:	4a0e      	ldr	r2, [pc, #56]	@ (8010450 <LoRaMacHandleMcpsRequest+0xb0>)
 8010416:	f8c2 3340 	str.w	r3, [r2, #832]	@ 0x340
            StopRetransmission( );
 801041a:	f002 f99b 	bl	8012754 <StopRetransmission>
#endif /* LORAMAC_VERSION */
            // Sends the same frame again
            OnTxDelayedTimerEvent( NULL );
        }
    }
}
 801041e:	e013      	b.n	8010448 <LoRaMacHandleMcpsRequest+0xa8>
        else if( waitForRetransmission == false )
 8010420:	79bb      	ldrb	r3, [r7, #6]
 8010422:	f083 0301 	eor.w	r3, r3, #1
 8010426:	b2db      	uxtb	r3, r3
 8010428:	2b00      	cmp	r3, #0
 801042a:	d00d      	beq.n	8010448 <LoRaMacHandleMcpsRequest+0xa8>
            MacCtx.MacFlags.Bits.MacDone = 0;
 801042c:	4a08      	ldr	r2, [pc, #32]	@ (8010450 <LoRaMacHandleMcpsRequest+0xb0>)
 801042e:	f892 3491 	ldrb.w	r3, [r2, #1169]	@ 0x491
 8010432:	f023 0310 	bic.w	r3, r3, #16
 8010436:	f882 3491 	strb.w	r3, [r2, #1169]	@ 0x491
            MacCtx.RetransmitTimeoutRetry = false;
 801043a:	4b05      	ldr	r3, [pc, #20]	@ (8010450 <LoRaMacHandleMcpsRequest+0xb0>)
 801043c:	2200      	movs	r2, #0
 801043e:	f883 2419 	strb.w	r2, [r3, #1049]	@ 0x419
            OnTxDelayedTimerEvent( NULL );
 8010442:	2000      	movs	r0, #0
 8010444:	f000 f9c8 	bl	80107d8 <OnTxDelayedTimerEvent>
}
 8010448:	bf00      	nop
 801044a:	3708      	adds	r7, #8
 801044c:	46bd      	mov	sp, r7
 801044e:	bd80      	pop	{r7, pc}
 8010450:	20000be4 	.word	0x20000be4
 8010454:	20000f4c 	.word	0x20000f4c

08010458 <LoRaMacHandleMlmeRequest>:

static void LoRaMacHandleMlmeRequest( void )
{
 8010458:	b580      	push	{r7, lr}
 801045a:	af00      	add	r7, sp, #0
    // Handle join request
    if( MacCtx.MacFlags.Bits.MlmeReq == 1 )
 801045c:	4b18      	ldr	r3, [pc, #96]	@ (80104c0 <LoRaMacHandleMlmeRequest+0x68>)
 801045e:	f893 3491 	ldrb.w	r3, [r3, #1169]	@ 0x491
 8010462:	f003 0304 	and.w	r3, r3, #4
 8010466:	b2db      	uxtb	r3, r3
 8010468:	2b00      	cmp	r3, #0
 801046a:	d026      	beq.n	80104ba <LoRaMacHandleMlmeRequest+0x62>
            ( LoRaMacConfirmQueueIsCmdActive( MLME_REJOIN_1 ) == true ) ||
            ( LoRaMacConfirmQueueIsCmdActive( MLME_REJOIN_2 ) == true ) )
        {
            MacCtx.ChannelsNbTransCounter = 0;
#else
        if( LoRaMacConfirmQueueIsCmdActive( MLME_JOIN ) == true )
 801046c:	2001      	movs	r0, #1
 801046e:	f004 fccd 	bl	8014e0c <LoRaMacConfirmQueueIsCmdActive>
 8010472:	4603      	mov	r3, r0
 8010474:	2b00      	cmp	r3, #0
 8010476:	d012      	beq.n	801049e <LoRaMacHandleMlmeRequest+0x46>
        {
            if( LoRaMacConfirmQueueGetStatus( MLME_JOIN ) == LORAMAC_EVENT_INFO_STATUS_OK )
 8010478:	2001      	movs	r0, #1
 801047a:	f004 fc69 	bl	8014d50 <LoRaMacConfirmQueueGetStatus>
 801047e:	4603      	mov	r3, r0
 8010480:	2b00      	cmp	r3, #0
 8010482:	d103      	bne.n	801048c <LoRaMacHandleMlmeRequest+0x34>
            {// Node joined successfully
                MacCtx.ChannelsNbTransCounter = 0;
 8010484:	4b0e      	ldr	r3, [pc, #56]	@ (80104c0 <LoRaMacHandleMlmeRequest+0x68>)
 8010486:	2200      	movs	r2, #0
 8010488:	f883 2418 	strb.w	r2, [r3, #1048]	@ 0x418
            }
#endif /* LORAMAC_VERSION */
            MacCtx.MacState &= ~LORAMAC_TX_RUNNING;
 801048c:	4b0c      	ldr	r3, [pc, #48]	@ (80104c0 <LoRaMacHandleMlmeRequest+0x68>)
 801048e:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 8010492:	f023 0302 	bic.w	r3, r3, #2
 8010496:	4a0a      	ldr	r2, [pc, #40]	@ (80104c0 <LoRaMacHandleMlmeRequest+0x68>)
 8010498:	f8c2 3340 	str.w	r3, [r2, #832]	@ 0x340
        {
            MacCtx.MacState &= ~LORAMAC_TX_RUNNING;
        }
#endif /* LORAMAC_VERSION */
    }
}
 801049c:	e00d      	b.n	80104ba <LoRaMacHandleMlmeRequest+0x62>
        else if( LoRaMacConfirmQueueIsCmdActive( MLME_TXCW ) == true )
 801049e:	2006      	movs	r0, #6
 80104a0:	f004 fcb4 	bl	8014e0c <LoRaMacConfirmQueueIsCmdActive>
 80104a4:	4603      	mov	r3, r0
 80104a6:	2b00      	cmp	r3, #0
 80104a8:	d007      	beq.n	80104ba <LoRaMacHandleMlmeRequest+0x62>
            MacCtx.MacState &= ~LORAMAC_TX_RUNNING;
 80104aa:	4b05      	ldr	r3, [pc, #20]	@ (80104c0 <LoRaMacHandleMlmeRequest+0x68>)
 80104ac:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 80104b0:	f023 0302 	bic.w	r3, r3, #2
 80104b4:	4a02      	ldr	r2, [pc, #8]	@ (80104c0 <LoRaMacHandleMlmeRequest+0x68>)
 80104b6:	f8c2 3340 	str.w	r3, [r2, #832]	@ 0x340
}
 80104ba:	bf00      	nop
 80104bc:	bd80      	pop	{r7, pc}
 80104be:	bf00      	nop
 80104c0:	20000be4 	.word	0x20000be4

080104c4 <LoRaMacCheckForBeaconAcquisition>:

static uint8_t LoRaMacCheckForBeaconAcquisition( void )
{
 80104c4:	b580      	push	{r7, lr}
 80104c6:	af00      	add	r7, sp, #0
    if( ( LoRaMacConfirmQueueIsCmdActive( MLME_BEACON_ACQUISITION ) == true ) &&
 80104c8:	200b      	movs	r0, #11
 80104ca:	f004 fc9f 	bl	8014e0c <LoRaMacConfirmQueueIsCmdActive>
 80104ce:	4603      	mov	r3, r0
 80104d0:	2b00      	cmp	r3, #0
 80104d2:	d019      	beq.n	8010508 <LoRaMacCheckForBeaconAcquisition+0x44>
        ( MacCtx.MacFlags.Bits.McpsReq == 0 ) )
 80104d4:	4b0e      	ldr	r3, [pc, #56]	@ (8010510 <LoRaMacCheckForBeaconAcquisition+0x4c>)
 80104d6:	f893 3491 	ldrb.w	r3, [r3, #1169]	@ 0x491
 80104da:	f003 0301 	and.w	r3, r3, #1
 80104de:	b2db      	uxtb	r3, r3
    if( ( LoRaMacConfirmQueueIsCmdActive( MLME_BEACON_ACQUISITION ) == true ) &&
 80104e0:	2b00      	cmp	r3, #0
 80104e2:	d111      	bne.n	8010508 <LoRaMacCheckForBeaconAcquisition+0x44>
    {
        if( MacCtx.MacFlags.Bits.MlmeReq == 1 )
 80104e4:	4b0a      	ldr	r3, [pc, #40]	@ (8010510 <LoRaMacCheckForBeaconAcquisition+0x4c>)
 80104e6:	f893 3491 	ldrb.w	r3, [r3, #1169]	@ 0x491
 80104ea:	f003 0304 	and.w	r3, r3, #4
 80104ee:	b2db      	uxtb	r3, r3
 80104f0:	2b00      	cmp	r3, #0
 80104f2:	d009      	beq.n	8010508 <LoRaMacCheckForBeaconAcquisition+0x44>
        {
            MacCtx.MacState &= ~LORAMAC_TX_RUNNING;
 80104f4:	4b06      	ldr	r3, [pc, #24]	@ (8010510 <LoRaMacCheckForBeaconAcquisition+0x4c>)
 80104f6:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 80104fa:	f023 0302 	bic.w	r3, r3, #2
 80104fe:	4a04      	ldr	r2, [pc, #16]	@ (8010510 <LoRaMacCheckForBeaconAcquisition+0x4c>)
 8010500:	f8c2 3340 	str.w	r3, [r2, #832]	@ 0x340
            return 0x01;
 8010504:	2301      	movs	r3, #1
 8010506:	e000      	b.n	801050a <LoRaMacCheckForBeaconAcquisition+0x46>
        }
    }
    return 0x00;
 8010508:	2300      	movs	r3, #0
}
 801050a:	4618      	mov	r0, r3
 801050c:	bd80      	pop	{r7, pc}
 801050e:	bf00      	nop
 8010510:	20000be4 	.word	0x20000be4

08010514 <CheckForMinimumAbpDatarate>:

#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
static bool CheckForMinimumAbpDatarate( bool adr, ActivationType_t activation, bool datarateChanged )
{
 8010514:	b480      	push	{r7}
 8010516:	b083      	sub	sp, #12
 8010518:	af00      	add	r7, sp, #0
 801051a:	4603      	mov	r3, r0
 801051c:	71fb      	strb	r3, [r7, #7]
 801051e:	460b      	mov	r3, r1
 8010520:	71bb      	strb	r3, [r7, #6]
 8010522:	4613      	mov	r3, r2
 8010524:	717b      	strb	r3, [r7, #5]
    if( ( adr == true ) &&
 8010526:	79fb      	ldrb	r3, [r7, #7]
 8010528:	2b00      	cmp	r3, #0
 801052a:	d00a      	beq.n	8010542 <CheckForMinimumAbpDatarate+0x2e>
 801052c:	79bb      	ldrb	r3, [r7, #6]
 801052e:	2b01      	cmp	r3, #1
 8010530:	d107      	bne.n	8010542 <CheckForMinimumAbpDatarate+0x2e>
        ( activation == ACTIVATION_TYPE_ABP ) &&
        ( datarateChanged == false ) )
 8010532:	797b      	ldrb	r3, [r7, #5]
 8010534:	f083 0301 	eor.w	r3, r3, #1
 8010538:	b2db      	uxtb	r3, r3
        ( activation == ACTIVATION_TYPE_ABP ) &&
 801053a:	2b00      	cmp	r3, #0
 801053c:	d001      	beq.n	8010542 <CheckForMinimumAbpDatarate+0x2e>
    {
        return true;
 801053e:	2301      	movs	r3, #1
 8010540:	e000      	b.n	8010544 <CheckForMinimumAbpDatarate+0x30>
    }
    return false;
 8010542:	2300      	movs	r3, #0
}
 8010544:	4618      	mov	r0, r3
 8010546:	370c      	adds	r7, #12
 8010548:	46bd      	mov	sp, r7
 801054a:	bc80      	pop	{r7}
 801054c:	4770      	bx	lr
	...

08010550 <LoRaMacCheckForRxAbort>:
#endif /* LORAMAC_VERSION */

static void LoRaMacCheckForRxAbort( void )
{
 8010550:	b480      	push	{r7}
 8010552:	af00      	add	r7, sp, #0
    // A error occurs during receiving
    if( ( MacCtx.MacState & LORAMAC_RX_ABORT ) == LORAMAC_RX_ABORT )
 8010554:	4b0d      	ldr	r3, [pc, #52]	@ (801058c <LoRaMacCheckForRxAbort+0x3c>)
 8010556:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 801055a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 801055e:	2b00      	cmp	r3, #0
 8010560:	d00f      	beq.n	8010582 <LoRaMacCheckForRxAbort+0x32>
    {
        MacCtx.MacState &= ~LORAMAC_RX_ABORT;
 8010562:	4b0a      	ldr	r3, [pc, #40]	@ (801058c <LoRaMacCheckForRxAbort+0x3c>)
 8010564:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 8010568:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 801056c:	4a07      	ldr	r2, [pc, #28]	@ (801058c <LoRaMacCheckForRxAbort+0x3c>)
 801056e:	f8c2 3340 	str.w	r3, [r2, #832]	@ 0x340
        MacCtx.MacState &= ~LORAMAC_TX_RUNNING;
 8010572:	4b06      	ldr	r3, [pc, #24]	@ (801058c <LoRaMacCheckForRxAbort+0x3c>)
 8010574:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 8010578:	f023 0302 	bic.w	r3, r3, #2
 801057c:	4a03      	ldr	r2, [pc, #12]	@ (801058c <LoRaMacCheckForRxAbort+0x3c>)
 801057e:	f8c2 3340 	str.w	r3, [r2, #832]	@ 0x340
    }
}
 8010582:	bf00      	nop
 8010584:	46bd      	mov	sp, r7
 8010586:	bc80      	pop	{r7}
 8010588:	4770      	bx	lr
 801058a:	bf00      	nop
 801058c:	20000be4 	.word	0x20000be4

08010590 <LoRaMacHandleNvm>:

static void LoRaMacHandleNvm( LoRaMacNvmData_t* nvmData )
{
 8010590:	b580      	push	{r7, lr}
 8010592:	b084      	sub	sp, #16
 8010594:	af00      	add	r7, sp, #0
 8010596:	6078      	str	r0, [r7, #4]
    uint32_t crc = 0;
 8010598:	2300      	movs	r3, #0
 801059a:	60bb      	str	r3, [r7, #8]
    uint16_t notifyFlags = LORAMAC_NVM_NOTIFY_FLAG_NONE;
 801059c:	2300      	movs	r3, #0
 801059e:	81fb      	strh	r3, [r7, #14]

    if( MacCtx.MacState != LORAMAC_IDLE )
 80105a0:	4b51      	ldr	r3, [pc, #324]	@ (80106e8 <LoRaMacHandleNvm+0x158>)
 80105a2:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 80105a6:	2b00      	cmp	r3, #0
 80105a8:	f040 8099 	bne.w	80106de <LoRaMacHandleNvm+0x14e>
    {
        return;
    }

    // Crypto
    crc = Crc32( ( uint8_t* ) &nvmData->Crypto, sizeof( nvmData->Crypto ) -
 80105ac:	687b      	ldr	r3, [r7, #4]
 80105ae:	2124      	movs	r1, #36	@ 0x24
 80105b0:	4618      	mov	r0, r3
 80105b2:	f00a ff17 	bl	801b3e4 <Crc32>
 80105b6:	60b8      	str	r0, [r7, #8]
                                                sizeof( nvmData->Crypto.Crc32 ) );
    if( crc != nvmData->Crypto.Crc32 )
 80105b8:	687b      	ldr	r3, [r7, #4]
 80105ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80105bc:	68ba      	ldr	r2, [r7, #8]
 80105be:	429a      	cmp	r2, r3
 80105c0:	d006      	beq.n	80105d0 <LoRaMacHandleNvm+0x40>
    {
        nvmData->Crypto.Crc32 = crc;
 80105c2:	687b      	ldr	r3, [r7, #4]
 80105c4:	68ba      	ldr	r2, [r7, #8]
 80105c6:	625a      	str	r2, [r3, #36]	@ 0x24
        notifyFlags |= LORAMAC_NVM_NOTIFY_FLAG_CRYPTO;
 80105c8:	89fb      	ldrh	r3, [r7, #14]
 80105ca:	f043 0301 	orr.w	r3, r3, #1
 80105ce:	81fb      	strh	r3, [r7, #14]
    }

    // MacGroup1
    crc = Crc32( ( uint8_t* ) &nvmData->MacGroup1, sizeof( nvmData->MacGroup1 ) -
 80105d0:	687b      	ldr	r3, [r7, #4]
 80105d2:	3328      	adds	r3, #40	@ 0x28
 80105d4:	211c      	movs	r1, #28
 80105d6:	4618      	mov	r0, r3
 80105d8:	f00a ff04 	bl	801b3e4 <Crc32>
 80105dc:	60b8      	str	r0, [r7, #8]
                                                   sizeof( nvmData->MacGroup1.Crc32 ) );
    if( crc != nvmData->MacGroup1.Crc32 )
 80105de:	687b      	ldr	r3, [r7, #4]
 80105e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80105e2:	68ba      	ldr	r2, [r7, #8]
 80105e4:	429a      	cmp	r2, r3
 80105e6:	d006      	beq.n	80105f6 <LoRaMacHandleNvm+0x66>
    {
        nvmData->MacGroup1.Crc32 = crc;
 80105e8:	687b      	ldr	r3, [r7, #4]
 80105ea:	68ba      	ldr	r2, [r7, #8]
 80105ec:	645a      	str	r2, [r3, #68]	@ 0x44
        notifyFlags |= LORAMAC_NVM_NOTIFY_FLAG_MAC_GROUP1;
 80105ee:	89fb      	ldrh	r3, [r7, #14]
 80105f0:	f043 0302 	orr.w	r3, r3, #2
 80105f4:	81fb      	strh	r3, [r7, #14]
    }

    // MacGroup2
    crc = Crc32( ( uint8_t* ) &nvmData->MacGroup2, sizeof( nvmData->MacGroup2 ) -
 80105f6:	687b      	ldr	r3, [r7, #4]
 80105f8:	3348      	adds	r3, #72	@ 0x48
 80105fa:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80105fe:	4618      	mov	r0, r3
 8010600:	f00a fef0 	bl	801b3e4 <Crc32>
 8010604:	60b8      	str	r0, [r7, #8]
                                                   sizeof( nvmData->MacGroup2.Crc32 ) );
    if( crc != nvmData->MacGroup2.Crc32 )
 8010606:	687b      	ldr	r3, [r7, #4]
 8010608:	f8d3 3148 	ldr.w	r3, [r3, #328]	@ 0x148
 801060c:	68ba      	ldr	r2, [r7, #8]
 801060e:	429a      	cmp	r2, r3
 8010610:	d007      	beq.n	8010622 <LoRaMacHandleNvm+0x92>
    {
        nvmData->MacGroup2.Crc32 = crc;
 8010612:	687b      	ldr	r3, [r7, #4]
 8010614:	68ba      	ldr	r2, [r7, #8]
 8010616:	f8c3 2148 	str.w	r2, [r3, #328]	@ 0x148
        notifyFlags |= LORAMAC_NVM_NOTIFY_FLAG_MAC_GROUP2;
 801061a:	89fb      	ldrh	r3, [r7, #14]
 801061c:	f043 0304 	orr.w	r3, r3, #4
 8010620:	81fb      	strh	r3, [r7, #14]
    }

    // Secure Element
    crc = Crc32( ( uint8_t* ) &nvmData->SecureElement, sizeof( nvmData->SecureElement ) -
 8010622:	687b      	ldr	r3, [r7, #4]
 8010624:	f503 73a6 	add.w	r3, r3, #332	@ 0x14c
 8010628:	21d4      	movs	r1, #212	@ 0xd4
 801062a:	4618      	mov	r0, r3
 801062c:	f00a feda 	bl	801b3e4 <Crc32>
 8010630:	60b8      	str	r0, [r7, #8]
                                                       sizeof( nvmData->SecureElement.Crc32 ) );
    if( crc != nvmData->SecureElement.Crc32 )
 8010632:	687b      	ldr	r3, [r7, #4]
 8010634:	f8d3 3220 	ldr.w	r3, [r3, #544]	@ 0x220
 8010638:	68ba      	ldr	r2, [r7, #8]
 801063a:	429a      	cmp	r2, r3
 801063c:	d007      	beq.n	801064e <LoRaMacHandleNvm+0xbe>
    {
        nvmData->SecureElement.Crc32 = crc;
 801063e:	687b      	ldr	r3, [r7, #4]
 8010640:	68ba      	ldr	r2, [r7, #8]
 8010642:	f8c3 2220 	str.w	r2, [r3, #544]	@ 0x220
        notifyFlags |= LORAMAC_NVM_NOTIFY_FLAG_SECURE_ELEMENT;
 8010646:	89fb      	ldrh	r3, [r7, #14]
 8010648:	f043 0308 	orr.w	r3, r3, #8
 801064c:	81fb      	strh	r3, [r7, #14]
    }

    // Region
    crc = Crc32( ( uint8_t* ) &nvmData->RegionGroup1, sizeof( nvmData->RegionGroup1 ) -
 801064e:	687b      	ldr	r3, [r7, #4]
 8010650:	f503 7309 	add.w	r3, r3, #548	@ 0x224
 8010654:	2110      	movs	r1, #16
 8010656:	4618      	mov	r0, r3
 8010658:	f00a fec4 	bl	801b3e4 <Crc32>
 801065c:	60b8      	str	r0, [r7, #8]
                                                sizeof( nvmData->RegionGroup1.Crc32 ) );
    if( crc != nvmData->RegionGroup1.Crc32 )
 801065e:	687b      	ldr	r3, [r7, #4]
 8010660:	f8d3 3234 	ldr.w	r3, [r3, #564]	@ 0x234
 8010664:	68ba      	ldr	r2, [r7, #8]
 8010666:	429a      	cmp	r2, r3
 8010668:	d007      	beq.n	801067a <LoRaMacHandleNvm+0xea>
    {
        nvmData->RegionGroup1.Crc32 = crc;
 801066a:	687b      	ldr	r3, [r7, #4]
 801066c:	68ba      	ldr	r2, [r7, #8]
 801066e:	f8c3 2234 	str.w	r2, [r3, #564]	@ 0x234
        notifyFlags |= LORAMAC_NVM_NOTIFY_FLAG_REGION_GROUP1;
 8010672:	89fb      	ldrh	r3, [r7, #14]
 8010674:	f043 0310 	orr.w	r3, r3, #16
 8010678:	81fb      	strh	r3, [r7, #14]
    }

    crc = Crc32( ( uint8_t* ) &nvmData->RegionGroup2, sizeof( nvmData->RegionGroup2 ) -
 801067a:	687b      	ldr	r3, [r7, #4]
 801067c:	f503 730e 	add.w	r3, r3, #568	@ 0x238
 8010680:	f44f 715e 	mov.w	r1, #888	@ 0x378
 8010684:	4618      	mov	r0, r3
 8010686:	f00a fead 	bl	801b3e4 <Crc32>
 801068a:	60b8      	str	r0, [r7, #8]
                                                sizeof( nvmData->RegionGroup2.Crc32 ) );
    if( crc != nvmData->RegionGroup2.Crc32 )
 801068c:	687b      	ldr	r3, [r7, #4]
 801068e:	f8d3 35b0 	ldr.w	r3, [r3, #1456]	@ 0x5b0
 8010692:	68ba      	ldr	r2, [r7, #8]
 8010694:	429a      	cmp	r2, r3
 8010696:	d007      	beq.n	80106a8 <LoRaMacHandleNvm+0x118>
    {
        nvmData->RegionGroup2.Crc32 = crc;
 8010698:	687b      	ldr	r3, [r7, #4]
 801069a:	68ba      	ldr	r2, [r7, #8]
 801069c:	f8c3 25b0 	str.w	r2, [r3, #1456]	@ 0x5b0
        notifyFlags |= LORAMAC_NVM_NOTIFY_FLAG_REGION_GROUP2;
 80106a0:	89fb      	ldrh	r3, [r7, #14]
 80106a2:	f043 0320 	orr.w	r3, r3, #32
 80106a6:	81fb      	strh	r3, [r7, #14]
    }

    // ClassB
    crc = Crc32( ( uint8_t* ) &nvmData->ClassB, sizeof( nvmData->ClassB ) -
 80106a8:	687b      	ldr	r3, [r7, #4]
 80106aa:	f203 53b4 	addw	r3, r3, #1460	@ 0x5b4
 80106ae:	2114      	movs	r1, #20
 80106b0:	4618      	mov	r0, r3
 80106b2:	f00a fe97 	bl	801b3e4 <Crc32>
 80106b6:	60b8      	str	r0, [r7, #8]
                                                sizeof( nvmData->ClassB.Crc32 ) );
    if( crc != nvmData->ClassB.Crc32 )
 80106b8:	687b      	ldr	r3, [r7, #4]
 80106ba:	f8d3 35c8 	ldr.w	r3, [r3, #1480]	@ 0x5c8
 80106be:	68ba      	ldr	r2, [r7, #8]
 80106c0:	429a      	cmp	r2, r3
 80106c2:	d007      	beq.n	80106d4 <LoRaMacHandleNvm+0x144>
    {
        nvmData->ClassB.Crc32 = crc;
 80106c4:	687b      	ldr	r3, [r7, #4]
 80106c6:	68ba      	ldr	r2, [r7, #8]
 80106c8:	f8c3 25c8 	str.w	r2, [r3, #1480]	@ 0x5c8
        notifyFlags |= LORAMAC_NVM_NOTIFY_FLAG_CLASS_B;
 80106cc:	89fb      	ldrh	r3, [r7, #14]
 80106ce:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80106d2:	81fb      	strh	r3, [r7, #14]
    }

    CallNvmDataChangeCallback( notifyFlags );
 80106d4:	89fb      	ldrh	r3, [r7, #14]
 80106d6:	4618      	mov	r0, r3
 80106d8:	f002 f88e 	bl	80127f8 <CallNvmDataChangeCallback>
 80106dc:	e000      	b.n	80106e0 <LoRaMacHandleNvm+0x150>
        return;
 80106de:	bf00      	nop
}
 80106e0:	3710      	adds	r7, #16
 80106e2:	46bd      	mov	sp, r7
 80106e4:	bd80      	pop	{r7, pc}
 80106e6:	bf00      	nop
 80106e8:	20000be4 	.word	0x20000be4

080106ec <LoRaMacHandleResponseTimeout>:

#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
static bool LoRaMacHandleResponseTimeout( TimerTime_t timeoutInMs, TimerTime_t startTimeInMs )
{
 80106ec:	b580      	push	{r7, lr}
 80106ee:	b084      	sub	sp, #16
 80106f0:	af00      	add	r7, sp, #0
 80106f2:	6078      	str	r0, [r7, #4]
 80106f4:	6039      	str	r1, [r7, #0]
    if( startTimeInMs != 0 )
 80106f6:	683b      	ldr	r3, [r7, #0]
 80106f8:	2b00      	cmp	r3, #0
 80106fa:	d00d      	beq.n	8010718 <LoRaMacHandleResponseTimeout+0x2c>
    {
        TimerTime_t elapsedTime = TimerGetElapsedTime( startTimeInMs );
 80106fc:	6838      	ldr	r0, [r7, #0]
 80106fe:	f00f f89b 	bl	801f838 <UTIL_TIMER_GetElapsedTime>
 8010702:	60f8      	str	r0, [r7, #12]
        if( elapsedTime > timeoutInMs )
 8010704:	68fa      	ldr	r2, [r7, #12]
 8010706:	687b      	ldr	r3, [r7, #4]
 8010708:	429a      	cmp	r2, r3
 801070a:	d905      	bls.n	8010718 <LoRaMacHandleResponseTimeout+0x2c>
        {
            Nvm.MacGroup1.SrvAckRequested = false;
 801070c:	4b05      	ldr	r3, [pc, #20]	@ (8010724 <LoRaMacHandleResponseTimeout+0x38>)
 801070e:	2200      	movs	r2, #0
 8010710:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a
            return true;
 8010714:	2301      	movs	r3, #1
 8010716:	e000      	b.n	801071a <LoRaMacHandleResponseTimeout+0x2e>
        }
    }
    return false;
 8010718:	2300      	movs	r3, #0
}
 801071a:	4618      	mov	r0, r3
 801071c:	3710      	adds	r7, #16
 801071e:	46bd      	mov	sp, r7
 8010720:	bd80      	pop	{r7, pc}
 8010722:	bf00      	nop
 8010724:	20001118 	.word	0x20001118

08010728 <LoRaMacProcess>:
#endif /* LORAMAC_VERSION */

void LoRaMacProcess( void )
{
 8010728:	b580      	push	{r7, lr}
 801072a:	b082      	sub	sp, #8
 801072c:	af00      	add	r7, sp, #0
    uint8_t noTx = false;
 801072e:	2300      	movs	r3, #0
 8010730:	71fb      	strb	r3, [r7, #7]

    LoRaMacHandleIrqEvents( );
 8010732:	f7ff fd0b 	bl	801014c <LoRaMacHandleIrqEvents>
    LoRaMacClassBProcess( );
 8010736:	f003 fefa 	bl	801452e <LoRaMacClassBProcess>

    // MAC proceeded a state and is ready to check
    if( MacCtx.MacFlags.Bits.MacDone == 1 )
 801073a:	4b25      	ldr	r3, [pc, #148]	@ (80107d0 <LoRaMacProcess+0xa8>)
 801073c:	f893 3491 	ldrb.w	r3, [r3, #1169]	@ 0x491
 8010740:	f003 0310 	and.w	r3, r3, #16
 8010744:	b2db      	uxtb	r3, r3
 8010746:	2b00      	cmp	r3, #0
 8010748:	d023      	beq.n	8010792 <LoRaMacProcess+0x6a>
    {
        LoRaMacEnableRequests( LORAMAC_REQUEST_HANDLING_OFF );
 801074a:	2000      	movs	r0, #0
 801074c:	f7ff fd7e 	bl	801024c <LoRaMacEnableRequests>
        LoRaMacCheckForRxAbort( );
 8010750:	f7ff fefe 	bl	8010550 <LoRaMacCheckForRxAbort>

        // An error occurs during transmitting
        if( IsRequestPending( ) > 0 )
 8010754:	f002 f86e 	bl	8012834 <IsRequestPending>
 8010758:	4603      	mov	r3, r0
 801075a:	2b00      	cmp	r3, #0
 801075c:	d006      	beq.n	801076c <LoRaMacProcess+0x44>
        {
            noTx |= LoRaMacCheckForBeaconAcquisition( );
 801075e:	f7ff feb1 	bl	80104c4 <LoRaMacCheckForBeaconAcquisition>
 8010762:	4603      	mov	r3, r0
 8010764:	461a      	mov	r2, r3
 8010766:	79fb      	ldrb	r3, [r7, #7]
 8010768:	4313      	orrs	r3, r2
 801076a:	71fb      	strb	r3, [r7, #7]
        }

        if( noTx == 0x00 )
 801076c:	79fb      	ldrb	r3, [r7, #7]
 801076e:	2b00      	cmp	r3, #0
 8010770:	d103      	bne.n	801077a <LoRaMacProcess+0x52>
        {
            LoRaMacHandleMlmeRequest( );
 8010772:	f7ff fe71 	bl	8010458 <LoRaMacHandleMlmeRequest>
            LoRaMacHandleMcpsRequest( );
 8010776:	f7ff fe13 	bl	80103a0 <LoRaMacHandleMcpsRequest>
        }
        LoRaMacHandleRequestEvents( );
 801077a:	f7ff fd77 	bl	801026c <LoRaMacHandleRequestEvents>
        LoRaMacEnableRequests( LORAMAC_REQUEST_HANDLING_ON );
 801077e:	2001      	movs	r0, #1
 8010780:	f7ff fd64 	bl	801024c <LoRaMacEnableRequests>
        MacCtx.MacFlags.Bits.NvmHandle = 1;
 8010784:	4a12      	ldr	r2, [pc, #72]	@ (80107d0 <LoRaMacProcess+0xa8>)
 8010786:	f892 3491 	ldrb.w	r3, [r2, #1169]	@ 0x491
 801078a:	f043 0320 	orr.w	r3, r3, #32
 801078e:	f882 3491 	strb.w	r3, [r2, #1169]	@ 0x491
    }
    LoRaMacHandleIndicationEvents( );
 8010792:	f7ff fdcd 	bl	8010330 <LoRaMacHandleIndicationEvents>
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01010100 ))
    LoRaMacHandleRejoinEvents( );
#endif /* LORAMAC_VERSION */

    if( MacCtx.RxSlot == RX_SLOT_WIN_CLASS_C )
 8010796:	4b0e      	ldr	r3, [pc, #56]	@ (80107d0 <LoRaMacProcess+0xa8>)
 8010798:	f893 3490 	ldrb.w	r3, [r3, #1168]	@ 0x490
 801079c:	2b02      	cmp	r3, #2
 801079e:	d101      	bne.n	80107a4 <LoRaMacProcess+0x7c>
    {
        OpenContinuousRxCWindow( );
 80107a0:	f001 fc32 	bl	8012008 <OpenContinuousRxCWindow>
    }
    if( MacCtx.MacFlags.Bits.NvmHandle == 1 )
 80107a4:	4b0a      	ldr	r3, [pc, #40]	@ (80107d0 <LoRaMacProcess+0xa8>)
 80107a6:	f893 3491 	ldrb.w	r3, [r3, #1169]	@ 0x491
 80107aa:	f003 0320 	and.w	r3, r3, #32
 80107ae:	b2db      	uxtb	r3, r3
 80107b0:	2b00      	cmp	r3, #0
 80107b2:	d009      	beq.n	80107c8 <LoRaMacProcess+0xa0>
    {
        MacCtx.MacFlags.Bits.NvmHandle = 0;
 80107b4:	4a06      	ldr	r2, [pc, #24]	@ (80107d0 <LoRaMacProcess+0xa8>)
 80107b6:	f892 3491 	ldrb.w	r3, [r2, #1169]	@ 0x491
 80107ba:	f023 0320 	bic.w	r3, r3, #32
 80107be:	f882 3491 	strb.w	r3, [r2, #1169]	@ 0x491
        LoRaMacHandleNvm( &Nvm );
 80107c2:	4804      	ldr	r0, [pc, #16]	@ (80107d4 <LoRaMacProcess+0xac>)
 80107c4:	f7ff fee4 	bl	8010590 <LoRaMacHandleNvm>
    }
}
 80107c8:	bf00      	nop
 80107ca:	3708      	adds	r7, #8
 80107cc:	46bd      	mov	sp, r7
 80107ce:	bd80      	pop	{r7, pc}
 80107d0:	20000be4 	.word	0x20000be4
 80107d4:	20001118 	.word	0x20001118

080107d8 <OnTxDelayedTimerEvent>:

static void OnTxDelayedTimerEvent( void* context )
{
 80107d8:	b580      	push	{r7, lr}
 80107da:	b082      	sub	sp, #8
 80107dc:	af00      	add	r7, sp, #0
 80107de:	6078      	str	r0, [r7, #4]
    TimerStop( &MacCtx.TxDelayedTimer );
 80107e0:	481e      	ldr	r0, [pc, #120]	@ (801085c <OnTxDelayedTimerEvent+0x84>)
 80107e2:	f00e fefd 	bl	801f5e0 <UTIL_TIMER_Stop>
    MacCtx.MacState &= ~LORAMAC_TX_DELAYED;
 80107e6:	4b1e      	ldr	r3, [pc, #120]	@ (8010860 <OnTxDelayedTimerEvent+0x88>)
 80107e8:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 80107ec:	f023 0320 	bic.w	r3, r3, #32
 80107f0:	4a1b      	ldr	r2, [pc, #108]	@ (8010860 <OnTxDelayedTimerEvent+0x88>)
 80107f2:	f8c2 3340 	str.w	r3, [r2, #832]	@ 0x340
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    if( LoRaMacHandleResponseTimeout( Nvm.MacGroup2.MacParams.RxBCTimeout,
 80107f6:	4b1b      	ldr	r3, [pc, #108]	@ (8010864 <OnTxDelayedTimerEvent+0x8c>)
 80107f8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80107fc:	4a18      	ldr	r2, [pc, #96]	@ (8010860 <OnTxDelayedTimerEvent+0x88>)
 80107fe:	f8d2 2498 	ldr.w	r2, [r2, #1176]	@ 0x498
 8010802:	4611      	mov	r1, r2
 8010804:	4618      	mov	r0, r3
 8010806:	f7ff ff71 	bl	80106ec <LoRaMacHandleResponseTimeout>
 801080a:	4603      	mov	r3, r0
 801080c:	2b00      	cmp	r3, #0
 801080e:	d11e      	bne.n	801084e <OnTxDelayedTimerEvent+0x76>
        return;
    }
#endif /* LORAMAC_VERSION */

    // Schedule frame, allow delayed frame transmissions
    switch( ScheduleTx( true ) )
 8010810:	2001      	movs	r0, #1
 8010812:	f001 f943 	bl	8011a9c <ScheduleTx>
 8010816:	4603      	mov	r3, r0
 8010818:	2b00      	cmp	r3, #0
 801081a:	d01a      	beq.n	8010852 <OnTxDelayedTimerEvent+0x7a>
 801081c:	2b0b      	cmp	r3, #11
 801081e:	d018      	beq.n	8010852 <OnTxDelayedTimerEvent+0x7a>
            break;
        }
        default:
        {
            // Stop retransmission attempt
            MacCtx.McpsConfirm.Datarate = Nvm.MacGroup1.ChannelsDatarate;
 8010820:	4b10      	ldr	r3, [pc, #64]	@ (8010864 <OnTxDelayedTimerEvent+0x8c>)
 8010822:	f993 3039 	ldrsb.w	r3, [r3, #57]	@ 0x39
 8010826:	b2da      	uxtb	r2, r3
 8010828:	4b0d      	ldr	r3, [pc, #52]	@ (8010860 <OnTxDelayedTimerEvent+0x88>)
 801082a:	f883 2442 	strb.w	r2, [r3, #1090]	@ 0x442
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
            MacCtx.McpsConfirm.NbRetries = MacCtx.AckTimeoutRetriesCounter;
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
            MacCtx.McpsConfirm.NbTrans = MacCtx.ChannelsNbTransCounter;
 801082e:	4b0c      	ldr	r3, [pc, #48]	@ (8010860 <OnTxDelayedTimerEvent+0x88>)
 8010830:	f893 2418 	ldrb.w	r2, [r3, #1048]	@ 0x418
 8010834:	4b0a      	ldr	r3, [pc, #40]	@ (8010860 <OnTxDelayedTimerEvent+0x88>)
 8010836:	f883 2445 	strb.w	r2, [r3, #1093]	@ 0x445
#endif /* LORAMAC_VERSION */
            MacCtx.McpsConfirm.Status = LORAMAC_EVENT_INFO_STATUS_TX_DR_PAYLOAD_SIZE_ERROR;
 801083a:	4b09      	ldr	r3, [pc, #36]	@ (8010860 <OnTxDelayedTimerEvent+0x88>)
 801083c:	2209      	movs	r2, #9
 801083e:	f883 2441 	strb.w	r2, [r3, #1089]	@ 0x441
            LoRaMacConfirmQueueSetStatusCmn( LORAMAC_EVENT_INFO_STATUS_TX_DR_PAYLOAD_SIZE_ERROR );
 8010842:	2009      	movs	r0, #9
 8010844:	f004 faae 	bl	8014da4 <LoRaMacConfirmQueueSetStatusCmn>
            StopRetransmission( );
 8010848:	f001 ff84 	bl	8012754 <StopRetransmission>
            break;
 801084c:	e002      	b.n	8010854 <OnTxDelayedTimerEvent+0x7c>
        return;
 801084e:	bf00      	nop
 8010850:	e000      	b.n	8010854 <OnTxDelayedTimerEvent+0x7c>
            break;
 8010852:	bf00      	nop
        }
    }
}
 8010854:	3708      	adds	r7, #8
 8010856:	46bd      	mov	sp, r7
 8010858:	bd80      	pop	{r7, pc}
 801085a:	bf00      	nop
 801085c:	20000f4c 	.word	0x20000f4c
 8010860:	20000be4 	.word	0x20000be4
 8010864:	20001118 	.word	0x20001118

08010868 <OnRxWindow1TimerEvent>:

static void OnRxWindow1TimerEvent( void* context )
{
 8010868:	b580      	push	{r7, lr}
 801086a:	b082      	sub	sp, #8
 801086c:	af00      	add	r7, sp, #0
 801086e:	6078      	str	r0, [r7, #4]
    MacCtx.RxWindow1Config.Channel = MacCtx.Channel;
 8010870:	4b17      	ldr	r3, [pc, #92]	@ (80108d0 <OnRxWindow1TimerEvent+0x68>)
 8010872:	f893 241b 	ldrb.w	r2, [r3, #1051]	@ 0x41b
 8010876:	4b16      	ldr	r3, [pc, #88]	@ (80108d0 <OnRxWindow1TimerEvent+0x68>)
 8010878:	f883 23b8 	strb.w	r2, [r3, #952]	@ 0x3b8
    MacCtx.RxWindow1Config.DrOffset = Nvm.MacGroup2.MacParams.Rx1DrOffset;
 801087c:	4b15      	ldr	r3, [pc, #84]	@ (80108d4 <OnRxWindow1TimerEvent+0x6c>)
 801087e:	f893 3069 	ldrb.w	r3, [r3, #105]	@ 0x69
 8010882:	b25a      	sxtb	r2, r3
 8010884:	4b12      	ldr	r3, [pc, #72]	@ (80108d0 <OnRxWindow1TimerEvent+0x68>)
 8010886:	f883 23bb 	strb.w	r2, [r3, #955]	@ 0x3bb
    MacCtx.RxWindow1Config.DownlinkDwellTime = Nvm.MacGroup2.MacParams.DownlinkDwellTime;
 801088a:	4b12      	ldr	r3, [pc, #72]	@ (80108d4 <OnRxWindow1TimerEvent+0x6c>)
 801088c:	f893 207d 	ldrb.w	r2, [r3, #125]	@ 0x7d
 8010890:	4b0f      	ldr	r3, [pc, #60]	@ (80108d0 <OnRxWindow1TimerEvent+0x68>)
 8010892:	f883 23c8 	strb.w	r2, [r3, #968]	@ 0x3c8
    MacCtx.RxWindow1Config.RepeaterSupport = Nvm.MacGroup2.MacParams.RepeaterSupport;
 8010896:	4b0f      	ldr	r3, [pc, #60]	@ (80108d4 <OnRxWindow1TimerEvent+0x6c>)
 8010898:	f893 208c 	ldrb.w	r2, [r3, #140]	@ 0x8c
 801089c:	4b0c      	ldr	r3, [pc, #48]	@ (80108d0 <OnRxWindow1TimerEvent+0x68>)
 801089e:	f883 23c9 	strb.w	r2, [r3, #969]	@ 0x3c9
    MacCtx.RxWindow1Config.RxContinuous = false;
 80108a2:	4b0b      	ldr	r3, [pc, #44]	@ (80108d0 <OnRxWindow1TimerEvent+0x68>)
 80108a4:	2200      	movs	r2, #0
 80108a6:	f883 23ca 	strb.w	r2, [r3, #970]	@ 0x3ca
    MacCtx.RxWindow1Config.RxSlot = RX_SLOT_WIN_1;
 80108aa:	4b09      	ldr	r3, [pc, #36]	@ (80108d0 <OnRxWindow1TimerEvent+0x68>)
 80108ac:	2200      	movs	r2, #0
 80108ae:	f883 23cb 	strb.w	r2, [r3, #971]	@ 0x3cb
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    MacCtx.RxWindow1Config.NetworkActivation = Nvm.MacGroup2.NetworkActivation;
 80108b2:	4b08      	ldr	r3, [pc, #32]	@ (80108d4 <OnRxWindow1TimerEvent+0x6c>)
 80108b4:	f893 2130 	ldrb.w	r2, [r3, #304]	@ 0x130
 80108b8:	4b05      	ldr	r3, [pc, #20]	@ (80108d0 <OnRxWindow1TimerEvent+0x68>)
 80108ba:	f883 23cc 	strb.w	r2, [r3, #972]	@ 0x3cc
#endif /* LORAMAC_VERSION */

    RxWindowSetup( &MacCtx.RxWindowTimer1, &MacCtx.RxWindow1Config );
 80108be:	4906      	ldr	r1, [pc, #24]	@ (80108d8 <OnRxWindow1TimerEvent+0x70>)
 80108c0:	4806      	ldr	r0, [pc, #24]	@ (80108dc <OnRxWindow1TimerEvent+0x74>)
 80108c2:	f001 fb6d 	bl	8011fa0 <RxWindowSetup>
}
 80108c6:	bf00      	nop
 80108c8:	3708      	adds	r7, #8
 80108ca:	46bd      	mov	sp, r7
 80108cc:	bd80      	pop	{r7, pc}
 80108ce:	bf00      	nop
 80108d0:	20000be4 	.word	0x20000be4
 80108d4:	20001118 	.word	0x20001118
 80108d8:	20000f9c 	.word	0x20000f9c
 80108dc:	20000f64 	.word	0x20000f64

080108e0 <OnRxWindow2TimerEvent>:

static void OnRxWindow2TimerEvent( void* context )
{
 80108e0:	b580      	push	{r7, lr}
 80108e2:	b082      	sub	sp, #8
 80108e4:	af00      	add	r7, sp, #0
 80108e6:	6078      	str	r0, [r7, #4]
    // Check if we are processing Rx1 window.
    // If yes, we don't setup the Rx2 window.
    if( MacCtx.RxSlot == RX_SLOT_WIN_1 )
 80108e8:	4b19      	ldr	r3, [pc, #100]	@ (8010950 <OnRxWindow2TimerEvent+0x70>)
 80108ea:	f893 3490 	ldrb.w	r3, [r3, #1168]	@ 0x490
 80108ee:	2b00      	cmp	r3, #0
 80108f0:	d029      	beq.n	8010946 <OnRxWindow2TimerEvent+0x66>
    {
        return;
    }
    MacCtx.RxWindow2Config.Channel = MacCtx.Channel;
 80108f2:	4b17      	ldr	r3, [pc, #92]	@ (8010950 <OnRxWindow2TimerEvent+0x70>)
 80108f4:	f893 241b 	ldrb.w	r2, [r3, #1051]	@ 0x41b
 80108f8:	4b15      	ldr	r3, [pc, #84]	@ (8010950 <OnRxWindow2TimerEvent+0x70>)
 80108fa:	f883 23d0 	strb.w	r2, [r3, #976]	@ 0x3d0
    MacCtx.RxWindow2Config.Frequency = Nvm.MacGroup2.MacParams.Rx2Channel.Frequency;
 80108fe:	4b15      	ldr	r3, [pc, #84]	@ (8010954 <OnRxWindow2TimerEvent+0x74>)
 8010900:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8010902:	4a13      	ldr	r2, [pc, #76]	@ (8010950 <OnRxWindow2TimerEvent+0x70>)
 8010904:	f8c2 33d4 	str.w	r3, [r2, #980]	@ 0x3d4
    MacCtx.RxWindow2Config.DownlinkDwellTime = Nvm.MacGroup2.MacParams.DownlinkDwellTime;
 8010908:	4b12      	ldr	r3, [pc, #72]	@ (8010954 <OnRxWindow2TimerEvent+0x74>)
 801090a:	f893 207d 	ldrb.w	r2, [r3, #125]	@ 0x7d
 801090e:	4b10      	ldr	r3, [pc, #64]	@ (8010950 <OnRxWindow2TimerEvent+0x70>)
 8010910:	f883 23e0 	strb.w	r2, [r3, #992]	@ 0x3e0
    MacCtx.RxWindow2Config.RepeaterSupport = Nvm.MacGroup2.MacParams.RepeaterSupport;
 8010914:	4b0f      	ldr	r3, [pc, #60]	@ (8010954 <OnRxWindow2TimerEvent+0x74>)
 8010916:	f893 208c 	ldrb.w	r2, [r3, #140]	@ 0x8c
 801091a:	4b0d      	ldr	r3, [pc, #52]	@ (8010950 <OnRxWindow2TimerEvent+0x70>)
 801091c:	f883 23e1 	strb.w	r2, [r3, #993]	@ 0x3e1
    MacCtx.RxWindow2Config.RxContinuous = false;
 8010920:	4b0b      	ldr	r3, [pc, #44]	@ (8010950 <OnRxWindow2TimerEvent+0x70>)
 8010922:	2200      	movs	r2, #0
 8010924:	f883 23e2 	strb.w	r2, [r3, #994]	@ 0x3e2
    MacCtx.RxWindow2Config.RxSlot = RX_SLOT_WIN_2;
 8010928:	4b09      	ldr	r3, [pc, #36]	@ (8010950 <OnRxWindow2TimerEvent+0x70>)
 801092a:	2201      	movs	r2, #1
 801092c:	f883 23e3 	strb.w	r2, [r3, #995]	@ 0x3e3
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    MacCtx.RxWindow2Config.NetworkActivation = Nvm.MacGroup2.NetworkActivation;
 8010930:	4b08      	ldr	r3, [pc, #32]	@ (8010954 <OnRxWindow2TimerEvent+0x74>)
 8010932:	f893 2130 	ldrb.w	r2, [r3, #304]	@ 0x130
 8010936:	4b06      	ldr	r3, [pc, #24]	@ (8010950 <OnRxWindow2TimerEvent+0x70>)
 8010938:	f883 23e4 	strb.w	r2, [r3, #996]	@ 0x3e4
#endif /* LORAMAC_VERSION */

    RxWindowSetup( &MacCtx.RxWindowTimer2, &MacCtx.RxWindow2Config );
 801093c:	4906      	ldr	r1, [pc, #24]	@ (8010958 <OnRxWindow2TimerEvent+0x78>)
 801093e:	4807      	ldr	r0, [pc, #28]	@ (801095c <OnRxWindow2TimerEvent+0x7c>)
 8010940:	f001 fb2e 	bl	8011fa0 <RxWindowSetup>
 8010944:	e000      	b.n	8010948 <OnRxWindow2TimerEvent+0x68>
        return;
 8010946:	bf00      	nop
}
 8010948:	3708      	adds	r7, #8
 801094a:	46bd      	mov	sp, r7
 801094c:	bd80      	pop	{r7, pc}
 801094e:	bf00      	nop
 8010950:	20000be4 	.word	0x20000be4
 8010954:	20001118 	.word	0x20001118
 8010958:	20000fb4 	.word	0x20000fb4
 801095c:	20000f7c 	.word	0x20000f7c

08010960 <OnRetransmitTimeoutTimerEvent>:

    return LoRaMacCryptoGetFCntDown( *fCntID, maxFCntGap, macMsg->FHDR.FCnt, currentDown );
}
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
static void OnRetransmitTimeoutTimerEvent( void* context )
{
 8010960:	b580      	push	{r7, lr}
 8010962:	b082      	sub	sp, #8
 8010964:	af00      	add	r7, sp, #0
 8010966:	6078      	str	r0, [r7, #4]
    TimerStop( &MacCtx.RetransmitTimeoutTimer );
 8010968:	4808      	ldr	r0, [pc, #32]	@ (801098c <OnRetransmitTimeoutTimerEvent+0x2c>)
 801096a:	f00e fe39 	bl	801f5e0 <UTIL_TIMER_Stop>

    if( MacCtx.NodeAckRequested == true )
 801096e:	4b08      	ldr	r3, [pc, #32]	@ (8010990 <OnRetransmitTimeoutTimerEvent+0x30>)
 8010970:	f893 341a 	ldrb.w	r3, [r3, #1050]	@ 0x41a
 8010974:	2b00      	cmp	r3, #0
 8010976:	d003      	beq.n	8010980 <OnRetransmitTimeoutTimerEvent+0x20>
    {
        MacCtx.RetransmitTimeoutRetry = true;
 8010978:	4b05      	ldr	r3, [pc, #20]	@ (8010990 <OnRetransmitTimeoutTimerEvent+0x30>)
 801097a:	2201      	movs	r2, #1
 801097c:	f883 2419 	strb.w	r2, [r3, #1049]	@ 0x419
    }
    OnMacProcessNotify( );
 8010980:	f001 ff24 	bl	80127cc <OnMacProcessNotify>
}
 8010984:	bf00      	nop
 8010986:	3708      	adds	r7, #8
 8010988:	46bd      	mov	sp, r7
 801098a:	bd80      	pop	{r7, pc}
 801098c:	20000fe4 	.word	0x20000fe4
 8010990:	20000be4 	.word	0x20000be4

08010994 <GetFCntDown>:

static LoRaMacCryptoStatus_t GetFCntDown( AddressIdentifier_t addrID, FType_t fType, LoRaMacMessageData_t* macMsg, Version_t lrWanVersion,
                                          FCntIdentifier_t* fCntID, uint32_t* currentDown )
{
 8010994:	b580      	push	{r7, lr}
 8010996:	b084      	sub	sp, #16
 8010998:	af00      	add	r7, sp, #0
 801099a:	60ba      	str	r2, [r7, #8]
 801099c:	607b      	str	r3, [r7, #4]
 801099e:	4603      	mov	r3, r0
 80109a0:	73fb      	strb	r3, [r7, #15]
 80109a2:	460b      	mov	r3, r1
 80109a4:	73bb      	strb	r3, [r7, #14]
    if( ( macMsg == NULL ) || ( fCntID == NULL ) ||
 80109a6:	68bb      	ldr	r3, [r7, #8]
 80109a8:	2b00      	cmp	r3, #0
 80109aa:	d005      	beq.n	80109b8 <GetFCntDown+0x24>
 80109ac:	69bb      	ldr	r3, [r7, #24]
 80109ae:	2b00      	cmp	r3, #0
 80109b0:	d002      	beq.n	80109b8 <GetFCntDown+0x24>
 80109b2:	69fb      	ldr	r3, [r7, #28]
 80109b4:	2b00      	cmp	r3, #0
 80109b6:	d101      	bne.n	80109bc <GetFCntDown+0x28>
        ( currentDown == NULL ) )
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 80109b8:	2309      	movs	r3, #9
 80109ba:	e028      	b.n	8010a0e <GetFCntDown+0x7a>
    }

    // Determine the frame counter identifier and choose counter from FCntList
    switch( addrID )
 80109bc:	7bfb      	ldrb	r3, [r7, #15]
 80109be:	2b00      	cmp	r3, #0
 80109c0:	d016      	beq.n	80109f0 <GetFCntDown+0x5c>
 80109c2:	2b01      	cmp	r3, #1
 80109c4:	d118      	bne.n	80109f8 <GetFCntDown+0x64>
    {
        case UNICAST_DEV_ADDR:
            if( lrWanVersion.Fields.Minor == 1 )
 80109c6:	79bb      	ldrb	r3, [r7, #6]
 80109c8:	2b01      	cmp	r3, #1
 80109ca:	d10d      	bne.n	80109e8 <GetFCntDown+0x54>
            {
                if( ( fType == FRAME_TYPE_A ) || ( fType == FRAME_TYPE_D ) )
 80109cc:	7bbb      	ldrb	r3, [r7, #14]
 80109ce:	2b00      	cmp	r3, #0
 80109d0:	d002      	beq.n	80109d8 <GetFCntDown+0x44>
 80109d2:	7bbb      	ldrb	r3, [r7, #14]
 80109d4:	2b03      	cmp	r3, #3
 80109d6:	d103      	bne.n	80109e0 <GetFCntDown+0x4c>
                {
                    *fCntID = A_FCNT_DOWN;
 80109d8:	69bb      	ldr	r3, [r7, #24]
 80109da:	2202      	movs	r2, #2
 80109dc:	701a      	strb	r2, [r3, #0]
            }
            else
            { // For LoRaWAN 1.0.X
                *fCntID = FCNT_DOWN;
            }
            break;
 80109de:	e00d      	b.n	80109fc <GetFCntDown+0x68>
                    *fCntID = N_FCNT_DOWN;
 80109e0:	69bb      	ldr	r3, [r7, #24]
 80109e2:	2201      	movs	r2, #1
 80109e4:	701a      	strb	r2, [r3, #0]
            break;
 80109e6:	e009      	b.n	80109fc <GetFCntDown+0x68>
                *fCntID = FCNT_DOWN;
 80109e8:	69bb      	ldr	r3, [r7, #24]
 80109ea:	2203      	movs	r2, #3
 80109ec:	701a      	strb	r2, [r3, #0]
            break;
 80109ee:	e005      	b.n	80109fc <GetFCntDown+0x68>
#if ( LORAMAC_MAX_MC_CTX > 0 )
        case MULTICAST_0_ADDR:
            *fCntID = MC_FCNT_DOWN_0;
 80109f0:	69bb      	ldr	r3, [r7, #24]
 80109f2:	2204      	movs	r2, #4
 80109f4:	701a      	strb	r2, [r3, #0]
            break;
 80109f6:	e001      	b.n	80109fc <GetFCntDown+0x68>
        case MULTICAST_3_ADDR:
            *fCntID = MC_FCNT_DOWN_3;
            break;
#endif /* LORAMAC_MAX_MC_CTX > 3 */
        default:
            return LORAMAC_CRYPTO_FAIL_FCNT_ID;
 80109f8:	2305      	movs	r3, #5
 80109fa:	e008      	b.n	8010a0e <GetFCntDown+0x7a>
    }

    return LoRaMacCryptoGetFCntDown( *fCntID, macMsg->FHDR.FCnt, currentDown );
 80109fc:	69bb      	ldr	r3, [r7, #24]
 80109fe:	7818      	ldrb	r0, [r3, #0]
 8010a00:	68bb      	ldr	r3, [r7, #8]
 8010a02:	89db      	ldrh	r3, [r3, #14]
 8010a04:	69fa      	ldr	r2, [r7, #28]
 8010a06:	4619      	mov	r1, r3
 8010a08:	f004 fe06 	bl	8015618 <LoRaMacCryptoGetFCntDown>
 8010a0c:	4603      	mov	r3, r0
}
 8010a0e:	4618      	mov	r0, r3
 8010a10:	3710      	adds	r7, #16
 8010a12:	46bd      	mov	sp, r7
 8010a14:	bd80      	pop	{r7, pc}
	...

08010a18 <SwitchClass>:
#endif /* LORAMAC_VERSION */

static LoRaMacStatus_t SwitchClass( DeviceClass_t deviceClass )
{
 8010a18:	b5b0      	push	{r4, r5, r7, lr}
 8010a1a:	b084      	sub	sp, #16
 8010a1c:	af00      	add	r7, sp, #0
 8010a1e:	4603      	mov	r3, r0
 8010a20:	71fb      	strb	r3, [r7, #7]
    LoRaMacStatus_t status = LORAMAC_STATUS_PARAMETER_INVALID;
 8010a22:	2303      	movs	r3, #3
 8010a24:	73fb      	strb	r3, [r7, #15]

    switch( Nvm.MacGroup2.DeviceClass )
 8010a26:	4b6e      	ldr	r3, [pc, #440]	@ (8010be0 <SwitchClass+0x1c8>)
 8010a28:	f893 3118 	ldrb.w	r3, [r3, #280]	@ 0x118
 8010a2c:	2b02      	cmp	r3, #2
 8010a2e:	f000 80bb 	beq.w	8010ba8 <SwitchClass+0x190>
 8010a32:	2b02      	cmp	r3, #2
 8010a34:	f300 80ce 	bgt.w	8010bd4 <SwitchClass+0x1bc>
 8010a38:	2b00      	cmp	r3, #0
 8010a3a:	d003      	beq.n	8010a44 <SwitchClass+0x2c>
 8010a3c:	2b01      	cmp	r3, #1
 8010a3e:	f000 80a5 	beq.w	8010b8c <SwitchClass+0x174>
 8010a42:	e0c7      	b.n	8010bd4 <SwitchClass+0x1bc>
    {
        case CLASS_A:
        {
            if( deviceClass == CLASS_A )
 8010a44:	79fb      	ldrb	r3, [r7, #7]
 8010a46:	2b00      	cmp	r3, #0
 8010a48:	d109      	bne.n	8010a5e <SwitchClass+0x46>
            {
                // Revert back RxC parameters
                Nvm.MacGroup2.MacParams.RxCChannel = Nvm.MacGroup2.MacParams.Rx2Channel;
 8010a4a:	4b65      	ldr	r3, [pc, #404]	@ (8010be0 <SwitchClass+0x1c8>)
 8010a4c:	4a64      	ldr	r2, [pc, #400]	@ (8010be0 <SwitchClass+0x1c8>)
 8010a4e:	3374      	adds	r3, #116	@ 0x74
 8010a50:	326c      	adds	r2, #108	@ 0x6c
 8010a52:	e892 0003 	ldmia.w	r2, {r0, r1}
 8010a56:	e883 0003 	stmia.w	r3, {r0, r1}

                status = LORAMAC_STATUS_OK;
 8010a5a:	2300      	movs	r3, #0
 8010a5c:	73fb      	strb	r3, [r7, #15]
            }
            if( deviceClass == CLASS_B )
 8010a5e:	79fb      	ldrb	r3, [r7, #7]
 8010a60:	2b01      	cmp	r3, #1
 8010a62:	d10c      	bne.n	8010a7e <SwitchClass+0x66>
            {
                status = LoRaMacClassBSwitchClass( deviceClass );
 8010a64:	79fb      	ldrb	r3, [r7, #7]
 8010a66:	4618      	mov	r0, r3
 8010a68:	f003 fcf8 	bl	801445c <LoRaMacClassBSwitchClass>
 8010a6c:	4603      	mov	r3, r0
 8010a6e:	73fb      	strb	r3, [r7, #15]
                if( status == LORAMAC_STATUS_OK )
 8010a70:	7bfb      	ldrb	r3, [r7, #15]
 8010a72:	2b00      	cmp	r3, #0
 8010a74:	d103      	bne.n	8010a7e <SwitchClass+0x66>
                {
                    Nvm.MacGroup2.DeviceClass = deviceClass;
 8010a76:	4a5a      	ldr	r2, [pc, #360]	@ (8010be0 <SwitchClass+0x1c8>)
 8010a78:	79fb      	ldrb	r3, [r7, #7]
 8010a7a:	f882 3118 	strb.w	r3, [r2, #280]	@ 0x118
                }
            }

            if( deviceClass == CLASS_C )
 8010a7e:	79fb      	ldrb	r3, [r7, #7]
 8010a80:	2b02      	cmp	r3, #2
 8010a82:	f040 80a2 	bne.w	8010bca <SwitchClass+0x1b2>
            {
                Nvm.MacGroup2.DeviceClass = deviceClass;
 8010a86:	4a56      	ldr	r2, [pc, #344]	@ (8010be0 <SwitchClass+0x1c8>)
 8010a88:	79fb      	ldrb	r3, [r7, #7]
 8010a8a:	f882 3118 	strb.w	r3, [r2, #280]	@ 0x118

                MacCtx.RxWindowCConfig = MacCtx.RxWindow2Config;
 8010a8e:	4a55      	ldr	r2, [pc, #340]	@ (8010be4 <SwitchClass+0x1cc>)
 8010a90:	4b54      	ldr	r3, [pc, #336]	@ (8010be4 <SwitchClass+0x1cc>)
 8010a92:	f502 747a 	add.w	r4, r2, #1000	@ 0x3e8
 8010a96:	f503 7574 	add.w	r5, r3, #976	@ 0x3d0
 8010a9a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8010a9c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8010a9e:	e895 0003 	ldmia.w	r5, {r0, r1}
 8010aa2:	e884 0003 	stmia.w	r4, {r0, r1}
                MacCtx.RxWindowCConfig.RxSlot = RX_SLOT_WIN_CLASS_C;
 8010aa6:	4b4f      	ldr	r3, [pc, #316]	@ (8010be4 <SwitchClass+0x1cc>)
 8010aa8:	2202      	movs	r2, #2
 8010aaa:	f883 23fb 	strb.w	r2, [r3, #1019]	@ 0x3fb

                for( int8_t i = 0; i < LORAMAC_MAX_MC_CTX; i++ )
 8010aae:	2300      	movs	r3, #0
 8010ab0:	73bb      	strb	r3, [r7, #14]
 8010ab2:	e05b      	b.n	8010b6c <SwitchClass+0x154>
                {
                    if( ( Nvm.MacGroup2.MulticastChannelList[i].ChannelParams.IsEnabled == true ) &&
 8010ab4:	f997 200e 	ldrsb.w	r2, [r7, #14]
 8010ab8:	4949      	ldr	r1, [pc, #292]	@ (8010be0 <SwitchClass+0x1c8>)
 8010aba:	4613      	mov	r3, r2
 8010abc:	005b      	lsls	r3, r3, #1
 8010abe:	4413      	add	r3, r2
 8010ac0:	011b      	lsls	r3, r3, #4
 8010ac2:	440b      	add	r3, r1
 8010ac4:	33e9      	adds	r3, #233	@ 0xe9
 8010ac6:	781b      	ldrb	r3, [r3, #0]
 8010ac8:	2b00      	cmp	r3, #0
 8010aca:	d049      	beq.n	8010b60 <SwitchClass+0x148>
                        ( Nvm.MacGroup2.MulticastChannelList[i].ChannelParams.RxParams.Class == CLASS_C ) )
 8010acc:	f997 200e 	ldrsb.w	r2, [r7, #14]
 8010ad0:	4943      	ldr	r1, [pc, #268]	@ (8010be0 <SwitchClass+0x1c8>)
 8010ad2:	4613      	mov	r3, r2
 8010ad4:	005b      	lsls	r3, r3, #1
 8010ad6:	4413      	add	r3, r2
 8010ad8:	011b      	lsls	r3, r3, #4
 8010ada:	440b      	add	r3, r1
 8010adc:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8010ae0:	781b      	ldrb	r3, [r3, #0]
                    if( ( Nvm.MacGroup2.MulticastChannelList[i].ChannelParams.IsEnabled == true ) &&
 8010ae2:	2b02      	cmp	r3, #2
 8010ae4:	d13c      	bne.n	8010b60 <SwitchClass+0x148>
                    {
                        Nvm.MacGroup2.MacParams.RxCChannel.Frequency = Nvm.MacGroup2.MulticastChannelList[i].ChannelParams.RxParams.Params.ClassC.Frequency;
 8010ae6:	f997 200e 	ldrsb.w	r2, [r7, #14]
 8010aea:	493d      	ldr	r1, [pc, #244]	@ (8010be0 <SwitchClass+0x1c8>)
 8010aec:	4613      	mov	r3, r2
 8010aee:	005b      	lsls	r3, r3, #1
 8010af0:	4413      	add	r3, r2
 8010af2:	011b      	lsls	r3, r3, #4
 8010af4:	440b      	add	r3, r1
 8010af6:	f503 7382 	add.w	r3, r3, #260	@ 0x104
 8010afa:	681b      	ldr	r3, [r3, #0]
 8010afc:	4a38      	ldr	r2, [pc, #224]	@ (8010be0 <SwitchClass+0x1c8>)
 8010afe:	6753      	str	r3, [r2, #116]	@ 0x74
                        Nvm.MacGroup2.MacParams.RxCChannel.Datarate = Nvm.MacGroup2.MulticastChannelList[i].ChannelParams.RxParams.Params.ClassC.Datarate;
 8010b00:	f997 200e 	ldrsb.w	r2, [r7, #14]
 8010b04:	4936      	ldr	r1, [pc, #216]	@ (8010be0 <SwitchClass+0x1c8>)
 8010b06:	4613      	mov	r3, r2
 8010b08:	005b      	lsls	r3, r3, #1
 8010b0a:	4413      	add	r3, r2
 8010b0c:	011b      	lsls	r3, r3, #4
 8010b0e:	440b      	add	r3, r1
 8010b10:	f503 7384 	add.w	r3, r3, #264	@ 0x108
 8010b14:	f993 3000 	ldrsb.w	r3, [r3]
 8010b18:	b2da      	uxtb	r2, r3
 8010b1a:	4b31      	ldr	r3, [pc, #196]	@ (8010be0 <SwitchClass+0x1c8>)
 8010b1c:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

                        MacCtx.RxWindowCConfig.Channel = MacCtx.Channel;
 8010b20:	4b30      	ldr	r3, [pc, #192]	@ (8010be4 <SwitchClass+0x1cc>)
 8010b22:	f893 241b 	ldrb.w	r2, [r3, #1051]	@ 0x41b
 8010b26:	4b2f      	ldr	r3, [pc, #188]	@ (8010be4 <SwitchClass+0x1cc>)
 8010b28:	f883 23e8 	strb.w	r2, [r3, #1000]	@ 0x3e8
                        MacCtx.RxWindowCConfig.Frequency = Nvm.MacGroup2.MacParams.RxCChannel.Frequency;
 8010b2c:	4b2c      	ldr	r3, [pc, #176]	@ (8010be0 <SwitchClass+0x1c8>)
 8010b2e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8010b30:	4a2c      	ldr	r2, [pc, #176]	@ (8010be4 <SwitchClass+0x1cc>)
 8010b32:	f8c2 33ec 	str.w	r3, [r2, #1004]	@ 0x3ec
                        MacCtx.RxWindowCConfig.DownlinkDwellTime = Nvm.MacGroup2.MacParams.DownlinkDwellTime;
 8010b36:	4b2a      	ldr	r3, [pc, #168]	@ (8010be0 <SwitchClass+0x1c8>)
 8010b38:	f893 207d 	ldrb.w	r2, [r3, #125]	@ 0x7d
 8010b3c:	4b29      	ldr	r3, [pc, #164]	@ (8010be4 <SwitchClass+0x1cc>)
 8010b3e:	f883 23f8 	strb.w	r2, [r3, #1016]	@ 0x3f8
                        MacCtx.RxWindowCConfig.RepeaterSupport = Nvm.MacGroup2.MacParams.RepeaterSupport;
 8010b42:	4b27      	ldr	r3, [pc, #156]	@ (8010be0 <SwitchClass+0x1c8>)
 8010b44:	f893 208c 	ldrb.w	r2, [r3, #140]	@ 0x8c
 8010b48:	4b26      	ldr	r3, [pc, #152]	@ (8010be4 <SwitchClass+0x1cc>)
 8010b4a:	f883 23f9 	strb.w	r2, [r3, #1017]	@ 0x3f9
                        MacCtx.RxWindowCConfig.RxSlot = RX_SLOT_WIN_CLASS_C_MULTICAST;
 8010b4e:	4b25      	ldr	r3, [pc, #148]	@ (8010be4 <SwitchClass+0x1cc>)
 8010b50:	2203      	movs	r2, #3
 8010b52:	f883 23fb 	strb.w	r2, [r3, #1019]	@ 0x3fb
                        MacCtx.RxWindowCConfig.RxContinuous = true;
 8010b56:	4b23      	ldr	r3, [pc, #140]	@ (8010be4 <SwitchClass+0x1cc>)
 8010b58:	2201      	movs	r2, #1
 8010b5a:	f883 23fa 	strb.w	r2, [r3, #1018]	@ 0x3fa
                        break;
 8010b5e:	e009      	b.n	8010b74 <SwitchClass+0x15c>
                for( int8_t i = 0; i < LORAMAC_MAX_MC_CTX; i++ )
 8010b60:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8010b64:	b2db      	uxtb	r3, r3
 8010b66:	3301      	adds	r3, #1
 8010b68:	b2db      	uxtb	r3, r3
 8010b6a:	73bb      	strb	r3, [r7, #14]
 8010b6c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8010b70:	2b00      	cmp	r3, #0
 8010b72:	dd9f      	ble.n	8010ab4 <SwitchClass+0x9c>
                    }
                }

                // Set the NodeAckRequested indicator to default
                MacCtx.NodeAckRequested = false;
 8010b74:	4b1b      	ldr	r3, [pc, #108]	@ (8010be4 <SwitchClass+0x1cc>)
 8010b76:	2200      	movs	r2, #0
 8010b78:	f883 241a 	strb.w	r2, [r3, #1050]	@ 0x41a
                // Set the radio into sleep mode in case we are still in RX mode
                Radio.Sleep( );
 8010b7c:	4b1a      	ldr	r3, [pc, #104]	@ (8010be8 <SwitchClass+0x1d0>)
 8010b7e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010b80:	4798      	blx	r3

                OpenContinuousRxCWindow( );
 8010b82:	f001 fa41 	bl	8012008 <OpenContinuousRxCWindow>
                {
                    LoRaMacCommandsAddCmd( MOTE_MAC_DEVICE_MODE_IND, ( uint8_t* )&Nvm.MacGroup2.DeviceClass, 1 );
                }
#endif /* LORAMAC_VERSION */

                status = LORAMAC_STATUS_OK;
 8010b86:	2300      	movs	r3, #0
 8010b88:	73fb      	strb	r3, [r7, #15]
            }
            break;
 8010b8a:	e01e      	b.n	8010bca <SwitchClass+0x1b2>
        }
        case CLASS_B:
        {
            status = LoRaMacClassBSwitchClass( deviceClass );
 8010b8c:	79fb      	ldrb	r3, [r7, #7]
 8010b8e:	4618      	mov	r0, r3
 8010b90:	f003 fc64 	bl	801445c <LoRaMacClassBSwitchClass>
 8010b94:	4603      	mov	r3, r0
 8010b96:	73fb      	strb	r3, [r7, #15]
            if( status == LORAMAC_STATUS_OK )
 8010b98:	7bfb      	ldrb	r3, [r7, #15]
 8010b9a:	2b00      	cmp	r3, #0
 8010b9c:	d117      	bne.n	8010bce <SwitchClass+0x1b6>
            {
                Nvm.MacGroup2.DeviceClass = deviceClass;
 8010b9e:	4a10      	ldr	r2, [pc, #64]	@ (8010be0 <SwitchClass+0x1c8>)
 8010ba0:	79fb      	ldrb	r3, [r7, #7]
 8010ba2:	f882 3118 	strb.w	r3, [r2, #280]	@ 0x118
            }
            break;
 8010ba6:	e012      	b.n	8010bce <SwitchClass+0x1b6>
        }
        case CLASS_C:
        {
            if( deviceClass == CLASS_A )
 8010ba8:	79fb      	ldrb	r3, [r7, #7]
 8010baa:	2b00      	cmp	r3, #0
 8010bac:	d111      	bne.n	8010bd2 <SwitchClass+0x1ba>
            {
                // Reset RxSlot to NONE
                MacCtx.RxSlot = RX_SLOT_NONE;
 8010bae:	4b0d      	ldr	r3, [pc, #52]	@ (8010be4 <SwitchClass+0x1cc>)
 8010bb0:	2206      	movs	r2, #6
 8010bb2:	f883 2490 	strb.w	r2, [r3, #1168]	@ 0x490

                Nvm.MacGroup2.DeviceClass = deviceClass;
 8010bb6:	4a0a      	ldr	r2, [pc, #40]	@ (8010be0 <SwitchClass+0x1c8>)
 8010bb8:	79fb      	ldrb	r3, [r7, #7]
 8010bba:	f882 3118 	strb.w	r3, [r2, #280]	@ 0x118

                // Set the radio into sleep to setup a defined state
                Radio.Sleep( );
 8010bbe:	4b0a      	ldr	r3, [pc, #40]	@ (8010be8 <SwitchClass+0x1d0>)
 8010bc0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010bc2:	4798      	blx	r3

                status = LORAMAC_STATUS_OK;
 8010bc4:	2300      	movs	r3, #0
 8010bc6:	73fb      	strb	r3, [r7, #15]
                {
                    LoRaMacCommandsAddCmd( MOTE_MAC_DEVICE_MODE_IND, ( uint8_t* )&Nvm.MacGroup2.DeviceClass, 1 );
                }
#endif /* LORAMAC_VERSION */
            }
            break;
 8010bc8:	e003      	b.n	8010bd2 <SwitchClass+0x1ba>
            break;
 8010bca:	bf00      	nop
 8010bcc:	e002      	b.n	8010bd4 <SwitchClass+0x1bc>
            break;
 8010bce:	bf00      	nop
 8010bd0:	e000      	b.n	8010bd4 <SwitchClass+0x1bc>
            break;
 8010bd2:	bf00      	nop
        }
    }

    return status;
 8010bd4:	7bfb      	ldrb	r3, [r7, #15]
}
 8010bd6:	4618      	mov	r0, r3
 8010bd8:	3710      	adds	r7, #16
 8010bda:	46bd      	mov	sp, r7
 8010bdc:	bdb0      	pop	{r4, r5, r7, pc}
 8010bde:	bf00      	nop
 8010be0:	20001118 	.word	0x20001118
 8010be4:	20000be4 	.word	0x20000be4
 8010be8:	08023efc 	.word	0x08023efc

08010bec <GetMaxAppPayloadWithoutFOptsLength>:

static uint8_t GetMaxAppPayloadWithoutFOptsLength( int8_t datarate )
{
 8010bec:	b580      	push	{r7, lr}
 8010bee:	b086      	sub	sp, #24
 8010bf0:	af00      	add	r7, sp, #0
 8010bf2:	4603      	mov	r3, r0
 8010bf4:	71fb      	strb	r3, [r7, #7]
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;

    // Setup PHY request
    getPhy.UplinkDwellTime = Nvm.MacGroup2.MacParams.UplinkDwellTime;
 8010bf6:	4b10      	ldr	r3, [pc, #64]	@ (8010c38 <GetMaxAppPayloadWithoutFOptsLength+0x4c>)
 8010bf8:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 8010bfc:	74bb      	strb	r3, [r7, #18]
    getPhy.Datarate = datarate;
 8010bfe:	79fb      	ldrb	r3, [r7, #7]
 8010c00:	747b      	strb	r3, [r7, #17]
    getPhy.Attribute = PHY_MAX_PAYLOAD;
 8010c02:	230d      	movs	r3, #13
 8010c04:	743b      	strb	r3, [r7, #16]

    // Get the maximum payload length
    if( Nvm.MacGroup2.MacParams.RepeaterSupport == true )
 8010c06:	4b0c      	ldr	r3, [pc, #48]	@ (8010c38 <GetMaxAppPayloadWithoutFOptsLength+0x4c>)
 8010c08:	f893 308c 	ldrb.w	r3, [r3, #140]	@ 0x8c
 8010c0c:	2b00      	cmp	r3, #0
 8010c0e:	d001      	beq.n	8010c14 <GetMaxAppPayloadWithoutFOptsLength+0x28>
    {
        getPhy.Attribute = PHY_MAX_PAYLOAD_REPEATER;
 8010c10:	230e      	movs	r3, #14
 8010c12:	743b      	strb	r3, [r7, #16]
    }
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 8010c14:	4b08      	ldr	r3, [pc, #32]	@ (8010c38 <GetMaxAppPayloadWithoutFOptsLength+0x4c>)
 8010c16:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8010c1a:	f107 0210 	add.w	r2, r7, #16
 8010c1e:	4611      	mov	r1, r2
 8010c20:	4618      	mov	r0, r3
 8010c22:	f005 fb66 	bl	80162f2 <RegionGetPhyParam>
 8010c26:	4603      	mov	r3, r0
 8010c28:	60fb      	str	r3, [r7, #12]

    return phyParam.Value;
 8010c2a:	68fb      	ldr	r3, [r7, #12]
 8010c2c:	b2db      	uxtb	r3, r3
}
 8010c2e:	4618      	mov	r0, r3
 8010c30:	3718      	adds	r7, #24
 8010c32:	46bd      	mov	sp, r7
 8010c34:	bd80      	pop	{r7, pc}
 8010c36:	bf00      	nop
 8010c38:	20001118 	.word	0x20001118

08010c3c <ValidatePayloadLength>:

static bool ValidatePayloadLength( uint8_t lenN, int8_t datarate, uint8_t fOptsLen )
{
 8010c3c:	b580      	push	{r7, lr}
 8010c3e:	b084      	sub	sp, #16
 8010c40:	af00      	add	r7, sp, #0
 8010c42:	4603      	mov	r3, r0
 8010c44:	71fb      	strb	r3, [r7, #7]
 8010c46:	460b      	mov	r3, r1
 8010c48:	71bb      	strb	r3, [r7, #6]
 8010c4a:	4613      	mov	r3, r2
 8010c4c:	717b      	strb	r3, [r7, #5]
    uint16_t maxN = 0;
 8010c4e:	2300      	movs	r3, #0
 8010c50:	81fb      	strh	r3, [r7, #14]
    uint16_t payloadSize = 0;
 8010c52:	2300      	movs	r3, #0
 8010c54:	81bb      	strh	r3, [r7, #12]

    maxN = GetMaxAppPayloadWithoutFOptsLength( datarate );
 8010c56:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8010c5a:	4618      	mov	r0, r3
 8010c5c:	f7ff ffc6 	bl	8010bec <GetMaxAppPayloadWithoutFOptsLength>
 8010c60:	4603      	mov	r3, r0
 8010c62:	81fb      	strh	r3, [r7, #14]

    // Calculate the resulting payload size
    payloadSize = ( lenN + fOptsLen );
 8010c64:	79fb      	ldrb	r3, [r7, #7]
 8010c66:	b29a      	uxth	r2, r3
 8010c68:	797b      	ldrb	r3, [r7, #5]
 8010c6a:	b29b      	uxth	r3, r3
 8010c6c:	4413      	add	r3, r2
 8010c6e:	81bb      	strh	r3, [r7, #12]

    // Validation of the application payload size
    if( ( payloadSize <= maxN ) && ( payloadSize <= LORAMAC_PHY_MAXPAYLOAD ) )
 8010c70:	89ba      	ldrh	r2, [r7, #12]
 8010c72:	89fb      	ldrh	r3, [r7, #14]
 8010c74:	429a      	cmp	r2, r3
 8010c76:	d804      	bhi.n	8010c82 <ValidatePayloadLength+0x46>
 8010c78:	89bb      	ldrh	r3, [r7, #12]
 8010c7a:	2bff      	cmp	r3, #255	@ 0xff
 8010c7c:	d801      	bhi.n	8010c82 <ValidatePayloadLength+0x46>
    {
        return true;
 8010c7e:	2301      	movs	r3, #1
 8010c80:	e000      	b.n	8010c84 <ValidatePayloadLength+0x48>
    }
    return false;
 8010c82:	2300      	movs	r3, #0
}
 8010c84:	4618      	mov	r0, r3
 8010c86:	3710      	adds	r7, #16
 8010c88:	46bd      	mov	sp, r7
 8010c8a:	bd80      	pop	{r7, pc}

08010c8c <ProcessMacCommands>:

static void ProcessMacCommands( uint8_t *payload, uint8_t macIndex, uint8_t commandsSize, int8_t snr, LoRaMacRxSlot_t rxSlot )
{
 8010c8c:	b590      	push	{r4, r7, lr}
 8010c8e:	b0a5      	sub	sp, #148	@ 0x94
 8010c90:	af02      	add	r7, sp, #8
 8010c92:	6078      	str	r0, [r7, #4]
 8010c94:	4608      	mov	r0, r1
 8010c96:	4611      	mov	r1, r2
 8010c98:	461a      	mov	r2, r3
 8010c9a:	4603      	mov	r3, r0
 8010c9c:	70fb      	strb	r3, [r7, #3]
 8010c9e:	460b      	mov	r3, r1
 8010ca0:	70bb      	strb	r3, [r7, #2]
 8010ca2:	4613      	mov	r3, r2
 8010ca4:	707b      	strb	r3, [r7, #1]
    uint8_t status = 0;
 8010ca6:	2300      	movs	r3, #0
 8010ca8:	f887 306b 	strb.w	r3, [r7, #107]	@ 0x6b
    bool adrBlockFound = false;
 8010cac:	2300      	movs	r3, #0
 8010cae:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
    uint8_t macCmdPayload[2] = { 0x00, 0x00 };
 8010cb2:	2300      	movs	r3, #0
 8010cb4:	f8a7 3068 	strh.w	r3, [r7, #104]	@ 0x68
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01010100 ))
    MacCommand_t* macCmd;
#endif /* LORAMAC_VERSION */

#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    if( ( rxSlot != RX_SLOT_WIN_1 ) && ( rxSlot != RX_SLOT_WIN_2 ) )
 8010cb8:	f897 3098 	ldrb.w	r3, [r7, #152]	@ 0x98
 8010cbc:	2b00      	cmp	r3, #0
 8010cbe:	f000 84c3 	beq.w	8011648 <ProcessMacCommands+0x9bc>
 8010cc2:	f897 3098 	ldrb.w	r3, [r7, #152]	@ 0x98
 8010cc6:	2b01      	cmp	r3, #1
 8010cc8:	f040 84c4 	bne.w	8011654 <ProcessMacCommands+0x9c8>
        // Do only parse MAC commands for Class A RX windows
        return;
    }
#endif /* LORAMAC_VERSION */

    while( macIndex < commandsSize )
 8010ccc:	f000 bcbc 	b.w	8011648 <ProcessMacCommands+0x9bc>
    {
        // Make sure to parse only complete MAC commands
        if( ( LoRaMacCommandsGetCmdSize( payload[macIndex] ) + macIndex ) > commandsSize )
 8010cd0:	78fb      	ldrb	r3, [r7, #3]
 8010cd2:	687a      	ldr	r2, [r7, #4]
 8010cd4:	4413      	add	r3, r2
 8010cd6:	781b      	ldrb	r3, [r3, #0]
 8010cd8:	4618      	mov	r0, r3
 8010cda:	f003 febf 	bl	8014a5c <LoRaMacCommandsGetCmdSize>
 8010cde:	4603      	mov	r3, r0
 8010ce0:	461a      	mov	r2, r3
 8010ce2:	78fb      	ldrb	r3, [r7, #3]
 8010ce4:	441a      	add	r2, r3
 8010ce6:	78bb      	ldrb	r3, [r7, #2]
 8010ce8:	429a      	cmp	r2, r3
 8010cea:	f300 84b5 	bgt.w	8011658 <ProcessMacCommands+0x9cc>
        {
            return;
        }

        // Decode Frame MAC commands
        switch( payload[macIndex++] )
 8010cee:	78fb      	ldrb	r3, [r7, #3]
 8010cf0:	1c5a      	adds	r2, r3, #1
 8010cf2:	70fa      	strb	r2, [r7, #3]
 8010cf4:	461a      	mov	r2, r3
 8010cf6:	687b      	ldr	r3, [r7, #4]
 8010cf8:	4413      	add	r3, r2
 8010cfa:	781b      	ldrb	r3, [r3, #0]
 8010cfc:	3b02      	subs	r3, #2
 8010cfe:	2b11      	cmp	r3, #17
 8010d00:	f200 84ac 	bhi.w	801165c <ProcessMacCommands+0x9d0>
 8010d04:	a201      	add	r2, pc, #4	@ (adr r2, 8010d0c <ProcessMacCommands+0x80>)
 8010d06:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010d0a:	bf00      	nop
 8010d0c:	08010d55 	.word	0x08010d55
 8010d10:	08010d97 	.word	0x08010d97
 8010d14:	08010f13 	.word	0x08010f13
 8010d18:	08010f51 	.word	0x08010f51
 8010d1c:	0801105d 	.word	0x0801105d
 8010d20:	080110ad 	.word	0x080110ad
 8010d24:	08011169 	.word	0x08011169
 8010d28:	080111bf 	.word	0x080111bf
 8010d2c:	080112a5 	.word	0x080112a5
 8010d30:	0801165d 	.word	0x0801165d
 8010d34:	0801165d 	.word	0x0801165d
 8010d38:	0801134d 	.word	0x0801134d
 8010d3c:	0801165d 	.word	0x0801165d
 8010d40:	0801165d 	.word	0x0801165d
 8010d44:	0801146d 	.word	0x0801146d
 8010d48:	080114a1 	.word	0x080114a1
 8010d4c:	08011531 	.word	0x08011531
 8010d50:	080115a9 	.word	0x080115a9
                break;
            }
#endif /* LORAMAC_VERSION */
            case SRV_MAC_LINK_CHECK_ANS:
            {
                if( LoRaMacConfirmQueueIsCmdActive( MLME_LINK_CHECK ) == true )
 8010d54:	2005      	movs	r0, #5
 8010d56:	f004 f859 	bl	8014e0c <LoRaMacConfirmQueueIsCmdActive>
 8010d5a:	4603      	mov	r3, r0
 8010d5c:	2b00      	cmp	r3, #0
 8010d5e:	f000 8466 	beq.w	801162e <ProcessMacCommands+0x9a2>
                {
                    LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_OK, MLME_LINK_CHECK );
 8010d62:	2105      	movs	r1, #5
 8010d64:	2000      	movs	r0, #0
 8010d66:	f003 ffc5 	bl	8014cf4 <LoRaMacConfirmQueueSetStatus>
                    MacCtx.MlmeConfirm.DemodMargin = payload[macIndex++];
 8010d6a:	78fb      	ldrb	r3, [r7, #3]
 8010d6c:	1c5a      	adds	r2, r3, #1
 8010d6e:	70fa      	strb	r2, [r7, #3]
 8010d70:	461a      	mov	r2, r3
 8010d72:	687b      	ldr	r3, [r7, #4]
 8010d74:	4413      	add	r3, r2
 8010d76:	781a      	ldrb	r2, [r3, #0]
 8010d78:	4bb5      	ldr	r3, [pc, #724]	@ (8011050 <ProcessMacCommands+0x3c4>)
 8010d7a:	f883 245c 	strb.w	r2, [r3, #1116]	@ 0x45c
                    MacCtx.MlmeConfirm.NbGateways = payload[macIndex++];
 8010d7e:	78fb      	ldrb	r3, [r7, #3]
 8010d80:	1c5a      	adds	r2, r3, #1
 8010d82:	70fa      	strb	r2, [r7, #3]
 8010d84:	461a      	mov	r2, r3
 8010d86:	687b      	ldr	r3, [r7, #4]
 8010d88:	4413      	add	r3, r2
 8010d8a:	781a      	ldrb	r2, [r3, #0]
 8010d8c:	4bb0      	ldr	r3, [pc, #704]	@ (8011050 <ProcessMacCommands+0x3c4>)
 8010d8e:	f883 245d 	strb.w	r2, [r3, #1117]	@ 0x45d
                }
                break;
 8010d92:	f000 bc4c 	b.w	801162e <ProcessMacCommands+0x9a2>
            }
            case SRV_MAC_LINK_ADR_REQ:
            {
                LinkAdrReqParams_t linkAdrReq;
                int8_t linkAdrDatarate = DR_0;
 8010d96:	2300      	movs	r3, #0
 8010d98:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
                int8_t linkAdrTxPower = TX_POWER_0;
 8010d9c:	2300      	movs	r3, #0
 8010d9e:	f887 3056 	strb.w	r3, [r7, #86]	@ 0x56
                uint8_t linkAdrNbRep = 0;
 8010da2:	2300      	movs	r3, #0
 8010da4:	f887 3055 	strb.w	r3, [r7, #85]	@ 0x55
                uint8_t linkAdrNbBytesParsed = 0;
 8010da8:	2300      	movs	r3, #0
 8010daa:	f887 3054 	strb.w	r3, [r7, #84]	@ 0x54
                    }
                    // Update MAC index
                    macIndex += linkAdrNbBytesParsed - 1;
                }
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
                if( adrBlockFound == false )
 8010dae:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 8010db2:	f083 0301 	eor.w	r3, r3, #1
 8010db6:	b2db      	uxtb	r3, r3
 8010db8:	2b00      	cmp	r3, #0
 8010dba:	f000 80a6 	beq.w	8010f0a <ProcessMacCommands+0x27e>
                {
                    adrBlockFound = true;
 8010dbe:	2301      	movs	r3, #1
 8010dc0:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87

                    do
                    {
                        // Fill parameter structure
                        linkAdrReq.Payload = &payload[macIndex - 1];
 8010dc4:	78fb      	ldrb	r3, [r7, #3]
 8010dc6:	3b01      	subs	r3, #1
 8010dc8:	687a      	ldr	r2, [r7, #4]
 8010dca:	4413      	add	r3, r2
 8010dcc:	65fb      	str	r3, [r7, #92]	@ 0x5c
                        linkAdrReq.AdrEnabled = Nvm.MacGroup2.AdrCtrlOn;
 8010dce:	4ba1      	ldr	r3, [pc, #644]	@ (8011054 <ProcessMacCommands+0x3c8>)
 8010dd0:	f893 311a 	ldrb.w	r3, [r3, #282]	@ 0x11a
 8010dd4:	f887 3062 	strb.w	r3, [r7, #98]	@ 0x62
                        linkAdrReq.UplinkDwellTime = Nvm.MacGroup2.MacParams.UplinkDwellTime;
 8010dd8:	4b9e      	ldr	r3, [pc, #632]	@ (8011054 <ProcessMacCommands+0x3c8>)
 8010dda:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 8010dde:	f887 3061 	strb.w	r3, [r7, #97]	@ 0x61
                        linkAdrReq.CurrentDatarate = Nvm.MacGroup1.ChannelsDatarate;
 8010de2:	4b9c      	ldr	r3, [pc, #624]	@ (8011054 <ProcessMacCommands+0x3c8>)
 8010de4:	f993 3039 	ldrsb.w	r3, [r3, #57]	@ 0x39
 8010de8:	f887 3063 	strb.w	r3, [r7, #99]	@ 0x63
                        linkAdrReq.CurrentTxPower = Nvm.MacGroup1.ChannelsTxPower;
 8010dec:	4b99      	ldr	r3, [pc, #612]	@ (8011054 <ProcessMacCommands+0x3c8>)
 8010dee:	f993 3038 	ldrsb.w	r3, [r3, #56]	@ 0x38
 8010df2:	f887 3064 	strb.w	r3, [r7, #100]	@ 0x64
                        linkAdrReq.CurrentNbRep = Nvm.MacGroup2.MacParams.ChannelsNbTrans;
 8010df6:	4b97      	ldr	r3, [pc, #604]	@ (8011054 <ProcessMacCommands+0x3c8>)
 8010df8:	f893 3068 	ldrb.w	r3, [r3, #104]	@ 0x68
 8010dfc:	f887 3065 	strb.w	r3, [r7, #101]	@ 0x65
                        linkAdrReq.Version = Nvm.MacGroup2.Version;
 8010e00:	4b94      	ldr	r3, [pc, #592]	@ (8011054 <ProcessMacCommands+0x3c8>)
 8010e02:	f8d3 312c 	ldr.w	r3, [r3, #300]	@ 0x12c
 8010e06:	65bb      	str	r3, [r7, #88]	@ 0x58

                        // There is a fundamental difference in reporting the status
                        // of the LinkAdrRequests when ADR is on or off. When ADR is on, every
                        // LinkAdrAns contains the same value. This does not hold when ADR is off,
                        // where every LinkAdrAns requires an individual status.
                        if( Nvm.MacGroup2.AdrCtrlOn == true )
 8010e08:	4b92      	ldr	r3, [pc, #584]	@ (8011054 <ProcessMacCommands+0x3c8>)
 8010e0a:	f893 311a 	ldrb.w	r3, [r3, #282]	@ 0x11a
 8010e0e:	2b00      	cmp	r3, #0
 8010e10:	d008      	beq.n	8010e24 <ProcessMacCommands+0x198>
                        {
                            // When ADR is on, the function RegionLinkAdrReq will take care
                            // about the parsing and interpretation of the LinkAdrRequest block and
                            // it provides one status which shall be applied to every LinkAdrAns
                            linkAdrReq.PayloadSize = commandsSize - ( macIndex - 1 );
 8010e12:	78ba      	ldrb	r2, [r7, #2]
 8010e14:	78fb      	ldrb	r3, [r7, #3]
 8010e16:	1ad3      	subs	r3, r2, r3
 8010e18:	b2db      	uxtb	r3, r3
 8010e1a:	3301      	adds	r3, #1
 8010e1c:	b2db      	uxtb	r3, r3
 8010e1e:	f887 3060 	strb.w	r3, [r7, #96]	@ 0x60
 8010e22:	e002      	b.n	8010e2a <ProcessMacCommands+0x19e>
                            // When ADR is off, this function will loop over the individual LinkAdrRequests
                            // and will call RegionLinkAdrReq for each individually, as every request
                            // requires an individual answer.
                            // When ADR is off, the function RegionLinkAdrReq ignores the new values for
                            // ChannelsDatarate, ChannelsTxPower and ChannelsNbTrans.
                            linkAdrReq.PayloadSize = 5;
 8010e24:	2305      	movs	r3, #5
 8010e26:	f887 3060 	strb.w	r3, [r7, #96]	@ 0x60
                        }

                        // Process the ADR requests
                        status = RegionLinkAdrReq( Nvm.MacGroup2.Region, &linkAdrReq, &linkAdrDatarate,
 8010e2a:	4b8a      	ldr	r3, [pc, #552]	@ (8011054 <ProcessMacCommands+0x3c8>)
 8010e2c:	f893 0048 	ldrb.w	r0, [r3, #72]	@ 0x48
 8010e30:	f107 0456 	add.w	r4, r7, #86	@ 0x56
 8010e34:	f107 0257 	add.w	r2, r7, #87	@ 0x57
 8010e38:	f107 0158 	add.w	r1, r7, #88	@ 0x58
 8010e3c:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8010e40:	9301      	str	r3, [sp, #4]
 8010e42:	f107 0355 	add.w	r3, r7, #85	@ 0x55
 8010e46:	9300      	str	r3, [sp, #0]
 8010e48:	4623      	mov	r3, r4
 8010e4a:	f005 fbb4 	bl	80165b6 <RegionLinkAdrReq>
 8010e4e:	4603      	mov	r3, r0
 8010e50:	f887 306b 	strb.w	r3, [r7, #107]	@ 0x6b
                                                &linkAdrTxPower, &linkAdrNbRep, &linkAdrNbBytesParsed );

                        if( ( status & 0x07 ) == 0x07 )
 8010e54:	f897 306b 	ldrb.w	r3, [r7, #107]	@ 0x6b
 8010e58:	f003 0307 	and.w	r3, r3, #7
 8010e5c:	2b07      	cmp	r3, #7
 8010e5e:	d119      	bne.n	8010e94 <ProcessMacCommands+0x208>
                        {
                            // Set the status that the datarate has been increased
                            if( linkAdrDatarate > Nvm.MacGroup1.ChannelsDatarate )
 8010e60:	4b7c      	ldr	r3, [pc, #496]	@ (8011054 <ProcessMacCommands+0x3c8>)
 8010e62:	f993 2039 	ldrsb.w	r2, [r3, #57]	@ 0x39
 8010e66:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8010e6a:	429a      	cmp	r2, r3
 8010e6c:	da03      	bge.n	8010e76 <ProcessMacCommands+0x1ea>
                            {
                                Nvm.MacGroup2.ChannelsDatarateChangedLinkAdrReq = true;
 8010e6e:	4b79      	ldr	r3, [pc, #484]	@ (8011054 <ProcessMacCommands+0x3c8>)
 8010e70:	2201      	movs	r2, #1
 8010e72:	f883 211d 	strb.w	r2, [r3, #285]	@ 0x11d
                            }
                            Nvm.MacGroup1.ChannelsDatarate = linkAdrDatarate;
 8010e76:	f997 2057 	ldrsb.w	r2, [r7, #87]	@ 0x57
 8010e7a:	4b76      	ldr	r3, [pc, #472]	@ (8011054 <ProcessMacCommands+0x3c8>)
 8010e7c:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
                            Nvm.MacGroup1.ChannelsTxPower = linkAdrTxPower;
 8010e80:	f997 2056 	ldrsb.w	r2, [r7, #86]	@ 0x56
 8010e84:	4b73      	ldr	r3, [pc, #460]	@ (8011054 <ProcessMacCommands+0x3c8>)
 8010e86:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
                            Nvm.MacGroup2.MacParams.ChannelsNbTrans = linkAdrNbRep;
 8010e8a:	f897 2055 	ldrb.w	r2, [r7, #85]	@ 0x55
 8010e8e:	4b71      	ldr	r3, [pc, #452]	@ (8011054 <ProcessMacCommands+0x3c8>)
 8010e90:	f883 2068 	strb.w	r2, [r3, #104]	@ 0x68
                        }

                        // Add the answers to the buffer
                        for( uint8_t i = 0; i < ( linkAdrNbBytesParsed / 5 ); i++ )
 8010e94:	2300      	movs	r3, #0
 8010e96:	f887 3086 	strb.w	r3, [r7, #134]	@ 0x86
 8010e9a:	e00b      	b.n	8010eb4 <ProcessMacCommands+0x228>
                        {
                            LoRaMacCommandsAddCmd( MOTE_MAC_LINK_ADR_ANS, &status, 1 );
 8010e9c:	f107 036b 	add.w	r3, r7, #107	@ 0x6b
 8010ea0:	2201      	movs	r2, #1
 8010ea2:	4619      	mov	r1, r3
 8010ea4:	2003      	movs	r0, #3
 8010ea6:	f003 fc79 	bl	801479c <LoRaMacCommandsAddCmd>
                        for( uint8_t i = 0; i < ( linkAdrNbBytesParsed / 5 ); i++ )
 8010eaa:	f897 3086 	ldrb.w	r3, [r7, #134]	@ 0x86
 8010eae:	3301      	adds	r3, #1
 8010eb0:	f887 3086 	strb.w	r3, [r7, #134]	@ 0x86
 8010eb4:	f897 3054 	ldrb.w	r3, [r7, #84]	@ 0x54
 8010eb8:	4a67      	ldr	r2, [pc, #412]	@ (8011058 <ProcessMacCommands+0x3cc>)
 8010eba:	fba2 2303 	umull	r2, r3, r2, r3
 8010ebe:	089b      	lsrs	r3, r3, #2
 8010ec0:	b2db      	uxtb	r3, r3
 8010ec2:	f897 2086 	ldrb.w	r2, [r7, #134]	@ 0x86
 8010ec6:	429a      	cmp	r2, r3
 8010ec8:	d3e8      	bcc.n	8010e9c <ProcessMacCommands+0x210>
                        }
                        // Update MAC index
                        macIndex += linkAdrNbBytesParsed - 1;
 8010eca:	f897 2054 	ldrb.w	r2, [r7, #84]	@ 0x54
 8010ece:	78fb      	ldrb	r3, [r7, #3]
 8010ed0:	4413      	add	r3, r2
 8010ed2:	b2db      	uxtb	r3, r3
 8010ed4:	3b01      	subs	r3, #1
 8010ed6:	70fb      	strb	r3, [r7, #3]

                        // Check to prevent invalid access
                        if( macIndex >= commandsSize )
 8010ed8:	78fa      	ldrb	r2, [r7, #3]
 8010eda:	78bb      	ldrb	r3, [r7, #2]
 8010edc:	429a      	cmp	r2, r3
 8010ede:	d20a      	bcs.n	8010ef6 <ProcessMacCommands+0x26a>
                            break;

                    } while( payload[macIndex++] == SRV_MAC_LINK_ADR_REQ );
 8010ee0:	78fb      	ldrb	r3, [r7, #3]
 8010ee2:	1c5a      	adds	r2, r3, #1
 8010ee4:	70fa      	strb	r2, [r7, #3]
 8010ee6:	461a      	mov	r2, r3
 8010ee8:	687b      	ldr	r3, [r7, #4]
 8010eea:	4413      	add	r3, r2
 8010eec:	781b      	ldrb	r3, [r3, #0]
 8010eee:	2b03      	cmp	r3, #3
 8010ef0:	f43f af68 	beq.w	8010dc4 <ProcessMacCommands+0x138>
 8010ef4:	e000      	b.n	8010ef8 <ProcessMacCommands+0x26c>
                            break;
 8010ef6:	bf00      	nop

                    if( macIndex < commandsSize )
 8010ef8:	78fa      	ldrb	r2, [r7, #3]
 8010efa:	78bb      	ldrb	r3, [r7, #2]
 8010efc:	429a      	cmp	r2, r3
 8010efe:	f080 8398 	bcs.w	8011632 <ProcessMacCommands+0x9a6>
                    {
                        // Decrease the index such that it points to the next MAC command
                        macIndex--;
 8010f02:	78fb      	ldrb	r3, [r7, #3]
 8010f04:	3b01      	subs	r3, #1
 8010f06:	70fb      	strb	r3, [r7, #3]
                {
                    // Increase the index by the MAC command size (without command)
                    macIndex += 4;
                }
#endif /* LORAMAC_VERSION */
                break;
 8010f08:	e393      	b.n	8011632 <ProcessMacCommands+0x9a6>
                    macIndex += 4;
 8010f0a:	78fb      	ldrb	r3, [r7, #3]
 8010f0c:	3304      	adds	r3, #4
 8010f0e:	70fb      	strb	r3, [r7, #3]
                break;
 8010f10:	e38f      	b.n	8011632 <ProcessMacCommands+0x9a6>
            }
            case SRV_MAC_DUTY_CYCLE_REQ:
            {
                Nvm.MacGroup2.MaxDCycle = payload[macIndex++] & 0x0F;
 8010f12:	78fb      	ldrb	r3, [r7, #3]
 8010f14:	1c5a      	adds	r2, r3, #1
 8010f16:	70fa      	strb	r2, [r7, #3]
 8010f18:	461a      	mov	r2, r3
 8010f1a:	687b      	ldr	r3, [r7, #4]
 8010f1c:	4413      	add	r3, r2
 8010f1e:	781b      	ldrb	r3, [r3, #0]
 8010f20:	f003 030f 	and.w	r3, r3, #15
 8010f24:	b2da      	uxtb	r2, r3
 8010f26:	4b4b      	ldr	r3, [pc, #300]	@ (8011054 <ProcessMacCommands+0x3c8>)
 8010f28:	f883 211b 	strb.w	r2, [r3, #283]	@ 0x11b
                Nvm.MacGroup2.AggregatedDCycle = 1 << Nvm.MacGroup2.MaxDCycle;
 8010f2c:	4b49      	ldr	r3, [pc, #292]	@ (8011054 <ProcessMacCommands+0x3c8>)
 8010f2e:	f893 311b 	ldrb.w	r3, [r3, #283]	@ 0x11b
 8010f32:	461a      	mov	r2, r3
 8010f34:	2301      	movs	r3, #1
 8010f36:	4093      	lsls	r3, r2
 8010f38:	b29a      	uxth	r2, r3
 8010f3a:	4b46      	ldr	r3, [pc, #280]	@ (8011054 <ProcessMacCommands+0x3c8>)
 8010f3c:	f8a3 2120 	strh.w	r2, [r3, #288]	@ 0x120
                LoRaMacCommandsAddCmd( MOTE_MAC_DUTY_CYCLE_ANS, macCmdPayload, 0 );
 8010f40:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 8010f44:	2200      	movs	r2, #0
 8010f46:	4619      	mov	r1, r3
 8010f48:	2004      	movs	r0, #4
 8010f4a:	f003 fc27 	bl	801479c <LoRaMacCommandsAddCmd>
                break;
 8010f4e:	e37b      	b.n	8011648 <ProcessMacCommands+0x9bc>
            }
            case SRV_MAC_RX_PARAM_SETUP_REQ:
            {
                RxParamSetupReqParams_t rxParamSetupReq;
                status = 0x07;
 8010f50:	2307      	movs	r3, #7
 8010f52:	f887 306b 	strb.w	r3, [r7, #107]	@ 0x6b

                rxParamSetupReq.DrOffset = ( payload[macIndex] >> 4 ) & 0x07;
 8010f56:	78fb      	ldrb	r3, [r7, #3]
 8010f58:	687a      	ldr	r2, [r7, #4]
 8010f5a:	4413      	add	r3, r2
 8010f5c:	781b      	ldrb	r3, [r3, #0]
 8010f5e:	091b      	lsrs	r3, r3, #4
 8010f60:	b2db      	uxtb	r3, r3
 8010f62:	b25b      	sxtb	r3, r3
 8010f64:	f003 0307 	and.w	r3, r3, #7
 8010f68:	b25b      	sxtb	r3, r3
 8010f6a:	f887 304d 	strb.w	r3, [r7, #77]	@ 0x4d
                rxParamSetupReq.Datarate = payload[macIndex] & 0x0F;
 8010f6e:	78fb      	ldrb	r3, [r7, #3]
 8010f70:	687a      	ldr	r2, [r7, #4]
 8010f72:	4413      	add	r3, r2
 8010f74:	781b      	ldrb	r3, [r3, #0]
 8010f76:	b25b      	sxtb	r3, r3
 8010f78:	f003 030f 	and.w	r3, r3, #15
 8010f7c:	b25b      	sxtb	r3, r3
 8010f7e:	f887 304c 	strb.w	r3, [r7, #76]	@ 0x4c
                macIndex++;
 8010f82:	78fb      	ldrb	r3, [r7, #3]
 8010f84:	3301      	adds	r3, #1
 8010f86:	70fb      	strb	r3, [r7, #3]

#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
                if( rxParamSetupReq.Datarate == 0x0F )
 8010f88:	f997 304c 	ldrsb.w	r3, [r7, #76]	@ 0x4c
 8010f8c:	2b0f      	cmp	r3, #15
 8010f8e:	d105      	bne.n	8010f9c <ProcessMacCommands+0x310>
                {
                    // Keep the current datarate
                    rxParamSetupReq.Datarate = Nvm.MacGroup2.MacParams.Rx2Channel.Datarate;
 8010f90:	4b30      	ldr	r3, [pc, #192]	@ (8011054 <ProcessMacCommands+0x3c8>)
 8010f92:	f893 3070 	ldrb.w	r3, [r3, #112]	@ 0x70
 8010f96:	b25b      	sxtb	r3, r3
 8010f98:	f887 304c 	strb.w	r3, [r7, #76]	@ 0x4c
                }
#endif

                rxParamSetupReq.Frequency = ( uint32_t ) payload[macIndex++];
 8010f9c:	78fb      	ldrb	r3, [r7, #3]
 8010f9e:	1c5a      	adds	r2, r3, #1
 8010fa0:	70fa      	strb	r2, [r7, #3]
 8010fa2:	461a      	mov	r2, r3
 8010fa4:	687b      	ldr	r3, [r7, #4]
 8010fa6:	4413      	add	r3, r2
 8010fa8:	781b      	ldrb	r3, [r3, #0]
 8010faa:	653b      	str	r3, [r7, #80]	@ 0x50
                rxParamSetupReq.Frequency |= ( uint32_t ) payload[macIndex++] << 8;
 8010fac:	78fb      	ldrb	r3, [r7, #3]
 8010fae:	1c5a      	adds	r2, r3, #1
 8010fb0:	70fa      	strb	r2, [r7, #3]
 8010fb2:	461a      	mov	r2, r3
 8010fb4:	687b      	ldr	r3, [r7, #4]
 8010fb6:	4413      	add	r3, r2
 8010fb8:	781b      	ldrb	r3, [r3, #0]
 8010fba:	021a      	lsls	r2, r3, #8
 8010fbc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8010fbe:	4313      	orrs	r3, r2
 8010fc0:	653b      	str	r3, [r7, #80]	@ 0x50
                rxParamSetupReq.Frequency |= ( uint32_t ) payload[macIndex++] << 16;
 8010fc2:	78fb      	ldrb	r3, [r7, #3]
 8010fc4:	1c5a      	adds	r2, r3, #1
 8010fc6:	70fa      	strb	r2, [r7, #3]
 8010fc8:	461a      	mov	r2, r3
 8010fca:	687b      	ldr	r3, [r7, #4]
 8010fcc:	4413      	add	r3, r2
 8010fce:	781b      	ldrb	r3, [r3, #0]
 8010fd0:	041a      	lsls	r2, r3, #16
 8010fd2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8010fd4:	4313      	orrs	r3, r2
 8010fd6:	653b      	str	r3, [r7, #80]	@ 0x50
                rxParamSetupReq.Frequency *= 100;
 8010fd8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8010fda:	2264      	movs	r2, #100	@ 0x64
 8010fdc:	fb02 f303 	mul.w	r3, r2, r3
 8010fe0:	653b      	str	r3, [r7, #80]	@ 0x50

                // Perform request on region
                status = RegionRxParamSetupReq( Nvm.MacGroup2.Region, &rxParamSetupReq );
 8010fe2:	4b1c      	ldr	r3, [pc, #112]	@ (8011054 <ProcessMacCommands+0x3c8>)
 8010fe4:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8010fe8:	f107 024c 	add.w	r2, r7, #76	@ 0x4c
 8010fec:	4611      	mov	r1, r2
 8010fee:	4618      	mov	r0, r3
 8010ff0:	f005 fb16 	bl	8016620 <RegionRxParamSetupReq>
 8010ff4:	4603      	mov	r3, r0
 8010ff6:	f887 306b 	strb.w	r3, [r7, #107]	@ 0x6b

                if( ( status & 0x07 ) == 0x07 )
 8010ffa:	f897 306b 	ldrb.w	r3, [r7, #107]	@ 0x6b
 8010ffe:	f003 0307 	and.w	r3, r3, #7
 8011002:	2b07      	cmp	r3, #7
 8011004:	d117      	bne.n	8011036 <ProcessMacCommands+0x3aa>
                {
                    Nvm.MacGroup2.MacParams.Rx2Channel.Datarate = rxParamSetupReq.Datarate;
 8011006:	f997 304c 	ldrsb.w	r3, [r7, #76]	@ 0x4c
 801100a:	b2da      	uxtb	r2, r3
 801100c:	4b11      	ldr	r3, [pc, #68]	@ (8011054 <ProcessMacCommands+0x3c8>)
 801100e:	f883 2070 	strb.w	r2, [r3, #112]	@ 0x70
                    Nvm.MacGroup2.MacParams.RxCChannel.Datarate = rxParamSetupReq.Datarate;
 8011012:	f997 304c 	ldrsb.w	r3, [r7, #76]	@ 0x4c
 8011016:	b2da      	uxtb	r2, r3
 8011018:	4b0e      	ldr	r3, [pc, #56]	@ (8011054 <ProcessMacCommands+0x3c8>)
 801101a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78
                    Nvm.MacGroup2.MacParams.Rx2Channel.Frequency = rxParamSetupReq.Frequency;
 801101e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8011020:	4a0c      	ldr	r2, [pc, #48]	@ (8011054 <ProcessMacCommands+0x3c8>)
 8011022:	66d3      	str	r3, [r2, #108]	@ 0x6c
                    Nvm.MacGroup2.MacParams.RxCChannel.Frequency = rxParamSetupReq.Frequency;
 8011024:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8011026:	4a0b      	ldr	r2, [pc, #44]	@ (8011054 <ProcessMacCommands+0x3c8>)
 8011028:	6753      	str	r3, [r2, #116]	@ 0x74
                    Nvm.MacGroup2.MacParams.Rx1DrOffset = rxParamSetupReq.DrOffset;
 801102a:	f997 304d 	ldrsb.w	r3, [r7, #77]	@ 0x4d
 801102e:	b2da      	uxtb	r2, r3
 8011030:	4b08      	ldr	r3, [pc, #32]	@ (8011054 <ProcessMacCommands+0x3c8>)
 8011032:	f883 2069 	strb.w	r2, [r3, #105]	@ 0x69
                }
                macCmdPayload[0] = status;
 8011036:	f897 306b 	ldrb.w	r3, [r7, #107]	@ 0x6b
 801103a:	f887 3068 	strb.w	r3, [r7, #104]	@ 0x68
                LoRaMacCommandsAddCmd( MOTE_MAC_RX_PARAM_SETUP_ANS, macCmdPayload, 1 );
 801103e:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 8011042:	2201      	movs	r2, #1
 8011044:	4619      	mov	r1, r3
 8011046:	2005      	movs	r0, #5
 8011048:	f003 fba8 	bl	801479c <LoRaMacCommandsAddCmd>
                break;
 801104c:	e2fc      	b.n	8011648 <ProcessMacCommands+0x9bc>
 801104e:	bf00      	nop
 8011050:	20000be4 	.word	0x20000be4
 8011054:	20001118 	.word	0x20001118
 8011058:	cccccccd 	.word	0xcccccccd
            }
            case SRV_MAC_DEV_STATUS_REQ:
            {
                uint8_t batteryLevel = BAT_LEVEL_NO_MEASURE;
 801105c:	23ff      	movs	r3, #255	@ 0xff
 801105e:	f887 3085 	strb.w	r3, [r7, #133]	@ 0x85
                if( ( MacCtx.MacCallbacks != NULL ) && ( MacCtx.MacCallbacks->GetBatteryLevel != NULL ) )
 8011062:	4bb7      	ldr	r3, [pc, #732]	@ (8011340 <ProcessMacCommands+0x6b4>)
 8011064:	f8d3 3348 	ldr.w	r3, [r3, #840]	@ 0x348
 8011068:	2b00      	cmp	r3, #0
 801106a:	d00d      	beq.n	8011088 <ProcessMacCommands+0x3fc>
 801106c:	4bb4      	ldr	r3, [pc, #720]	@ (8011340 <ProcessMacCommands+0x6b4>)
 801106e:	f8d3 3348 	ldr.w	r3, [r3, #840]	@ 0x348
 8011072:	681b      	ldr	r3, [r3, #0]
 8011074:	2b00      	cmp	r3, #0
 8011076:	d007      	beq.n	8011088 <ProcessMacCommands+0x3fc>
                {
                    batteryLevel = MacCtx.MacCallbacks->GetBatteryLevel( );
 8011078:	4bb1      	ldr	r3, [pc, #708]	@ (8011340 <ProcessMacCommands+0x6b4>)
 801107a:	f8d3 3348 	ldr.w	r3, [r3, #840]	@ 0x348
 801107e:	681b      	ldr	r3, [r3, #0]
 8011080:	4798      	blx	r3
 8011082:	4603      	mov	r3, r0
 8011084:	f887 3085 	strb.w	r3, [r7, #133]	@ 0x85
                }
                macCmdPayload[0] = batteryLevel;
 8011088:	f897 3085 	ldrb.w	r3, [r7, #133]	@ 0x85
 801108c:	f887 3068 	strb.w	r3, [r7, #104]	@ 0x68
                macCmdPayload[1] = ( uint8_t )( snr & 0x3F );
 8011090:	787b      	ldrb	r3, [r7, #1]
 8011092:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8011096:	b2db      	uxtb	r3, r3
 8011098:	f887 3069 	strb.w	r3, [r7, #105]	@ 0x69
                LoRaMacCommandsAddCmd( MOTE_MAC_DEV_STATUS_ANS, macCmdPayload, 2 );
 801109c:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 80110a0:	2202      	movs	r2, #2
 80110a2:	4619      	mov	r1, r3
 80110a4:	2006      	movs	r0, #6
 80110a6:	f003 fb79 	bl	801479c <LoRaMacCommandsAddCmd>
                break;
 80110aa:	e2cd      	b.n	8011648 <ProcessMacCommands+0x9bc>
            }
            case SRV_MAC_NEW_CHANNEL_REQ:
            {
                NewChannelReqParams_t newChannelReq;
                ChannelParams_t chParam;
                status = 0x03;
 80110ac:	2303      	movs	r3, #3
 80110ae:	f887 306b 	strb.w	r3, [r7, #107]	@ 0x6b

                newChannelReq.ChannelId = payload[macIndex++];
 80110b2:	78fb      	ldrb	r3, [r7, #3]
 80110b4:	1c5a      	adds	r2, r3, #1
 80110b6:	70fa      	strb	r2, [r7, #3]
 80110b8:	461a      	mov	r2, r3
 80110ba:	687b      	ldr	r3, [r7, #4]
 80110bc:	4413      	add	r3, r2
 80110be:	781b      	ldrb	r3, [r3, #0]
 80110c0:	b25b      	sxtb	r3, r3
 80110c2:	f887 3048 	strb.w	r3, [r7, #72]	@ 0x48
                newChannelReq.NewChannel = &chParam;
 80110c6:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80110ca:	647b      	str	r3, [r7, #68]	@ 0x44

                chParam.Frequency = ( uint32_t ) payload[macIndex++];
 80110cc:	78fb      	ldrb	r3, [r7, #3]
 80110ce:	1c5a      	adds	r2, r3, #1
 80110d0:	70fa      	strb	r2, [r7, #3]
 80110d2:	461a      	mov	r2, r3
 80110d4:	687b      	ldr	r3, [r7, #4]
 80110d6:	4413      	add	r3, r2
 80110d8:	781b      	ldrb	r3, [r3, #0]
 80110da:	63bb      	str	r3, [r7, #56]	@ 0x38
                chParam.Frequency |= ( uint32_t ) payload[macIndex++] << 8;
 80110dc:	78fb      	ldrb	r3, [r7, #3]
 80110de:	1c5a      	adds	r2, r3, #1
 80110e0:	70fa      	strb	r2, [r7, #3]
 80110e2:	461a      	mov	r2, r3
 80110e4:	687b      	ldr	r3, [r7, #4]
 80110e6:	4413      	add	r3, r2
 80110e8:	781b      	ldrb	r3, [r3, #0]
 80110ea:	021a      	lsls	r2, r3, #8
 80110ec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80110ee:	4313      	orrs	r3, r2
 80110f0:	63bb      	str	r3, [r7, #56]	@ 0x38
                chParam.Frequency |= ( uint32_t ) payload[macIndex++] << 16;
 80110f2:	78fb      	ldrb	r3, [r7, #3]
 80110f4:	1c5a      	adds	r2, r3, #1
 80110f6:	70fa      	strb	r2, [r7, #3]
 80110f8:	461a      	mov	r2, r3
 80110fa:	687b      	ldr	r3, [r7, #4]
 80110fc:	4413      	add	r3, r2
 80110fe:	781b      	ldrb	r3, [r3, #0]
 8011100:	041a      	lsls	r2, r3, #16
 8011102:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011104:	4313      	orrs	r3, r2
 8011106:	63bb      	str	r3, [r7, #56]	@ 0x38
                chParam.Frequency *= 100;
 8011108:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801110a:	2264      	movs	r2, #100	@ 0x64
 801110c:	fb02 f303 	mul.w	r3, r2, r3
 8011110:	63bb      	str	r3, [r7, #56]	@ 0x38
                chParam.Rx1Frequency = 0;
 8011112:	2300      	movs	r3, #0
 8011114:	63fb      	str	r3, [r7, #60]	@ 0x3c
                chParam.DrRange.Value = payload[macIndex++];
 8011116:	78fb      	ldrb	r3, [r7, #3]
 8011118:	1c5a      	adds	r2, r3, #1
 801111a:	70fa      	strb	r2, [r7, #3]
 801111c:	461a      	mov	r2, r3
 801111e:	687b      	ldr	r3, [r7, #4]
 8011120:	4413      	add	r3, r2
 8011122:	781b      	ldrb	r3, [r3, #0]
 8011124:	b25b      	sxtb	r3, r3
 8011126:	f887 3040 	strb.w	r3, [r7, #64]	@ 0x40

                status = ( uint8_t )RegionNewChannelReq( Nvm.MacGroup2.Region, &newChannelReq );
 801112a:	4b86      	ldr	r3, [pc, #536]	@ (8011344 <ProcessMacCommands+0x6b8>)
 801112c:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8011130:	f107 0244 	add.w	r2, r7, #68	@ 0x44
 8011134:	4611      	mov	r1, r2
 8011136:	4618      	mov	r0, r3
 8011138:	f005 fa96 	bl	8016668 <RegionNewChannelReq>
 801113c:	4603      	mov	r3, r0
 801113e:	b2db      	uxtb	r3, r3
 8011140:	f887 306b 	strb.w	r3, [r7, #107]	@ 0x6b

                if( ( int8_t )status >= 0 )
 8011144:	f897 306b 	ldrb.w	r3, [r7, #107]	@ 0x6b
 8011148:	b25b      	sxtb	r3, r3
 801114a:	2b00      	cmp	r3, #0
 801114c:	f2c0 8273 	blt.w	8011636 <ProcessMacCommands+0x9aa>
                {
                    macCmdPayload[0] = status;
 8011150:	f897 306b 	ldrb.w	r3, [r7, #107]	@ 0x6b
 8011154:	f887 3068 	strb.w	r3, [r7, #104]	@ 0x68
                    LoRaMacCommandsAddCmd( MOTE_MAC_NEW_CHANNEL_ANS, macCmdPayload, 1 );
 8011158:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 801115c:	2201      	movs	r2, #1
 801115e:	4619      	mov	r1, r3
 8011160:	2007      	movs	r0, #7
 8011162:	f003 fb1b 	bl	801479c <LoRaMacCommandsAddCmd>
                }
                break;
 8011166:	e266      	b.n	8011636 <ProcessMacCommands+0x9aa>
            }
            case SRV_MAC_RX_TIMING_SETUP_REQ:
            {
                uint8_t delay = payload[macIndex++] & 0x0F;
 8011168:	78fb      	ldrb	r3, [r7, #3]
 801116a:	1c5a      	adds	r2, r3, #1
 801116c:	70fa      	strb	r2, [r7, #3]
 801116e:	461a      	mov	r2, r3
 8011170:	687b      	ldr	r3, [r7, #4]
 8011172:	4413      	add	r3, r2
 8011174:	781b      	ldrb	r3, [r3, #0]
 8011176:	f003 030f 	and.w	r3, r3, #15
 801117a:	f887 3084 	strb.w	r3, [r7, #132]	@ 0x84

                if( delay == 0 )
 801117e:	f897 3084 	ldrb.w	r3, [r7, #132]	@ 0x84
 8011182:	2b00      	cmp	r3, #0
 8011184:	d104      	bne.n	8011190 <ProcessMacCommands+0x504>
                {
                    delay++;
 8011186:	f897 3084 	ldrb.w	r3, [r7, #132]	@ 0x84
 801118a:	3301      	adds	r3, #1
 801118c:	f887 3084 	strb.w	r3, [r7, #132]	@ 0x84
                }
                Nvm.MacGroup2.MacParams.ReceiveDelay1 = delay * 1000;
 8011190:	f897 3084 	ldrb.w	r3, [r7, #132]	@ 0x84
 8011194:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8011198:	fb02 f303 	mul.w	r3, r2, r3
 801119c:	461a      	mov	r2, r3
 801119e:	4b69      	ldr	r3, [pc, #420]	@ (8011344 <ProcessMacCommands+0x6b8>)
 80111a0:	659a      	str	r2, [r3, #88]	@ 0x58
                Nvm.MacGroup2.MacParams.ReceiveDelay2 = Nvm.MacGroup2.MacParams.ReceiveDelay1 + 1000;
 80111a2:	4b68      	ldr	r3, [pc, #416]	@ (8011344 <ProcessMacCommands+0x6b8>)
 80111a4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80111a6:	f503 737a 	add.w	r3, r3, #1000	@ 0x3e8
 80111aa:	4a66      	ldr	r2, [pc, #408]	@ (8011344 <ProcessMacCommands+0x6b8>)
 80111ac:	65d3      	str	r3, [r2, #92]	@ 0x5c
                LoRaMacCommandsAddCmd( MOTE_MAC_RX_TIMING_SETUP_ANS, macCmdPayload, 0 );
 80111ae:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 80111b2:	2200      	movs	r2, #0
 80111b4:	4619      	mov	r1, r3
 80111b6:	2008      	movs	r0, #8
 80111b8:	f003 faf0 	bl	801479c <LoRaMacCommandsAddCmd>
                break;
 80111bc:	e244      	b.n	8011648 <ProcessMacCommands+0x9bc>
            case SRV_MAC_TX_PARAM_SETUP_REQ:
            {
                TxParamSetupReqParams_t txParamSetupReq;
                GetPhyParams_t getPhy;
                PhyParam_t phyParam;
                uint8_t eirpDwellTime = payload[macIndex++];
 80111be:	78fb      	ldrb	r3, [r7, #3]
 80111c0:	1c5a      	adds	r2, r3, #1
 80111c2:	70fa      	strb	r2, [r7, #3]
 80111c4:	461a      	mov	r2, r3
 80111c6:	687b      	ldr	r3, [r7, #4]
 80111c8:	4413      	add	r3, r2
 80111ca:	781b      	ldrb	r3, [r3, #0]
 80111cc:	f887 3076 	strb.w	r3, [r7, #118]	@ 0x76

                txParamSetupReq.UplinkDwellTime = 0;
 80111d0:	2300      	movs	r3, #0
 80111d2:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
                txParamSetupReq.DownlinkDwellTime = 0;
 80111d6:	2300      	movs	r3, #0
 80111d8:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35

                if( ( eirpDwellTime & 0x20 ) == 0x20 )
 80111dc:	f897 3076 	ldrb.w	r3, [r7, #118]	@ 0x76
 80111e0:	f003 0320 	and.w	r3, r3, #32
 80111e4:	2b00      	cmp	r3, #0
 80111e6:	d002      	beq.n	80111ee <ProcessMacCommands+0x562>
                {
                    txParamSetupReq.DownlinkDwellTime = 1;
 80111e8:	2301      	movs	r3, #1
 80111ea:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
                }
                if( ( eirpDwellTime & 0x10 ) == 0x10 )
 80111ee:	f897 3076 	ldrb.w	r3, [r7, #118]	@ 0x76
 80111f2:	f003 0310 	and.w	r3, r3, #16
 80111f6:	2b00      	cmp	r3, #0
 80111f8:	d002      	beq.n	8011200 <ProcessMacCommands+0x574>
                {
                    txParamSetupReq.UplinkDwellTime = 1;
 80111fa:	2301      	movs	r3, #1
 80111fc:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
                }
                txParamSetupReq.MaxEirp = eirpDwellTime & 0x0F;
 8011200:	f897 3076 	ldrb.w	r3, [r7, #118]	@ 0x76
 8011204:	f003 030f 	and.w	r3, r3, #15
 8011208:	b2db      	uxtb	r3, r3
 801120a:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36

                // Check the status for correctness
                if( RegionTxParamSetupReq( Nvm.MacGroup2.Region, &txParamSetupReq ) != -1 )
 801120e:	4b4d      	ldr	r3, [pc, #308]	@ (8011344 <ProcessMacCommands+0x6b8>)
 8011210:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8011214:	f107 0234 	add.w	r2, r7, #52	@ 0x34
 8011218:	4611      	mov	r1, r2
 801121a:	4618      	mov	r0, r3
 801121c:	f005 fa48 	bl	80166b0 <RegionTxParamSetupReq>
 8011220:	4603      	mov	r3, r0
 8011222:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011226:	f000 8208 	beq.w	801163a <ProcessMacCommands+0x9ae>
                {
                    // Accept command
                    Nvm.MacGroup2.MacParams.UplinkDwellTime = txParamSetupReq.UplinkDwellTime;
 801122a:	f897 2034 	ldrb.w	r2, [r7, #52]	@ 0x34
 801122e:	4b45      	ldr	r3, [pc, #276]	@ (8011344 <ProcessMacCommands+0x6b8>)
 8011230:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
                    Nvm.MacGroup2.MacParams.DownlinkDwellTime = txParamSetupReq.DownlinkDwellTime;
 8011234:	f897 2035 	ldrb.w	r2, [r7, #53]	@ 0x35
 8011238:	4b42      	ldr	r3, [pc, #264]	@ (8011344 <ProcessMacCommands+0x6b8>)
 801123a:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d
                    Nvm.MacGroup2.MacParams.MaxEirp = LoRaMacMaxEirpTable[txParamSetupReq.MaxEirp];
 801123e:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 8011242:	461a      	mov	r2, r3
 8011244:	4b40      	ldr	r3, [pc, #256]	@ (8011348 <ProcessMacCommands+0x6bc>)
 8011246:	5c9b      	ldrb	r3, [r3, r2]
 8011248:	4618      	mov	r0, r3
 801124a:	f7ef fd95 	bl	8000d78 <__aeabi_ui2f>
 801124e:	4603      	mov	r3, r0
 8011250:	4a3c      	ldr	r2, [pc, #240]	@ (8011344 <ProcessMacCommands+0x6b8>)
 8011252:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
                    // Update the datarate in case of the new configuration limits it
                    getPhy.Attribute = PHY_MIN_TX_DR;
 8011256:	2302      	movs	r3, #2
 8011258:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
                    getPhy.UplinkDwellTime = Nvm.MacGroup2.MacParams.UplinkDwellTime;
 801125c:	4b39      	ldr	r3, [pc, #228]	@ (8011344 <ProcessMacCommands+0x6b8>)
 801125e:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 8011262:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
                    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 8011266:	4b37      	ldr	r3, [pc, #220]	@ (8011344 <ProcessMacCommands+0x6b8>)
 8011268:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 801126c:	f107 022c 	add.w	r2, r7, #44	@ 0x2c
 8011270:	4611      	mov	r1, r2
 8011272:	4618      	mov	r0, r3
 8011274:	f005 f83d 	bl	80162f2 <RegionGetPhyParam>
 8011278:	4603      	mov	r3, r0
 801127a:	62bb      	str	r3, [r7, #40]	@ 0x28
                    Nvm.MacGroup1.ChannelsDatarate = MAX( Nvm.MacGroup1.ChannelsDatarate, ( int8_t )phyParam.Value );
 801127c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801127e:	b25a      	sxtb	r2, r3
 8011280:	4b30      	ldr	r3, [pc, #192]	@ (8011344 <ProcessMacCommands+0x6b8>)
 8011282:	f993 3039 	ldrsb.w	r3, [r3, #57]	@ 0x39
 8011286:	4293      	cmp	r3, r2
 8011288:	bfb8      	it	lt
 801128a:	4613      	movlt	r3, r2
 801128c:	b25a      	sxtb	r2, r3
 801128e:	4b2d      	ldr	r3, [pc, #180]	@ (8011344 <ProcessMacCommands+0x6b8>)
 8011290:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

                    // Add command response
                    LoRaMacCommandsAddCmd( MOTE_MAC_TX_PARAM_SETUP_ANS, macCmdPayload, 0 );
 8011294:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 8011298:	2200      	movs	r2, #0
 801129a:	4619      	mov	r1, r3
 801129c:	2009      	movs	r0, #9
 801129e:	f003 fa7d 	bl	801479c <LoRaMacCommandsAddCmd>
                }
                break;
 80112a2:	e1ca      	b.n	801163a <ProcessMacCommands+0x9ae>
            }
#endif /* LORAMAC_VERSION */
            case SRV_MAC_DL_CHANNEL_REQ:
            {
                DlChannelReqParams_t dlChannelReq;
                status = 0x03;
 80112a4:	2303      	movs	r3, #3
 80112a6:	f887 306b 	strb.w	r3, [r7, #107]	@ 0x6b

                dlChannelReq.ChannelId = payload[macIndex++];
 80112aa:	78fb      	ldrb	r3, [r7, #3]
 80112ac:	1c5a      	adds	r2, r3, #1
 80112ae:	70fa      	strb	r2, [r7, #3]
 80112b0:	461a      	mov	r2, r3
 80112b2:	687b      	ldr	r3, [r7, #4]
 80112b4:	4413      	add	r3, r2
 80112b6:	781b      	ldrb	r3, [r3, #0]
 80112b8:	f887 3020 	strb.w	r3, [r7, #32]
                dlChannelReq.Rx1Frequency = ( uint32_t ) payload[macIndex++];
 80112bc:	78fb      	ldrb	r3, [r7, #3]
 80112be:	1c5a      	adds	r2, r3, #1
 80112c0:	70fa      	strb	r2, [r7, #3]
 80112c2:	461a      	mov	r2, r3
 80112c4:	687b      	ldr	r3, [r7, #4]
 80112c6:	4413      	add	r3, r2
 80112c8:	781b      	ldrb	r3, [r3, #0]
 80112ca:	627b      	str	r3, [r7, #36]	@ 0x24
                dlChannelReq.Rx1Frequency |= ( uint32_t ) payload[macIndex++] << 8;
 80112cc:	78fb      	ldrb	r3, [r7, #3]
 80112ce:	1c5a      	adds	r2, r3, #1
 80112d0:	70fa      	strb	r2, [r7, #3]
 80112d2:	461a      	mov	r2, r3
 80112d4:	687b      	ldr	r3, [r7, #4]
 80112d6:	4413      	add	r3, r2
 80112d8:	781b      	ldrb	r3, [r3, #0]
 80112da:	021a      	lsls	r2, r3, #8
 80112dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80112de:	4313      	orrs	r3, r2
 80112e0:	627b      	str	r3, [r7, #36]	@ 0x24
                dlChannelReq.Rx1Frequency |= ( uint32_t ) payload[macIndex++] << 16;
 80112e2:	78fb      	ldrb	r3, [r7, #3]
 80112e4:	1c5a      	adds	r2, r3, #1
 80112e6:	70fa      	strb	r2, [r7, #3]
 80112e8:	461a      	mov	r2, r3
 80112ea:	687b      	ldr	r3, [r7, #4]
 80112ec:	4413      	add	r3, r2
 80112ee:	781b      	ldrb	r3, [r3, #0]
 80112f0:	041a      	lsls	r2, r3, #16
 80112f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80112f4:	4313      	orrs	r3, r2
 80112f6:	627b      	str	r3, [r7, #36]	@ 0x24
                dlChannelReq.Rx1Frequency *= 100;
 80112f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80112fa:	2264      	movs	r2, #100	@ 0x64
 80112fc:	fb02 f303 	mul.w	r3, r2, r3
 8011300:	627b      	str	r3, [r7, #36]	@ 0x24

                status = ( uint8_t )RegionDlChannelReq( Nvm.MacGroup2.Region, &dlChannelReq );
 8011302:	4b10      	ldr	r3, [pc, #64]	@ (8011344 <ProcessMacCommands+0x6b8>)
 8011304:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8011308:	f107 0220 	add.w	r2, r7, #32
 801130c:	4611      	mov	r1, r2
 801130e:	4618      	mov	r0, r3
 8011310:	f005 f9f2 	bl	80166f8 <RegionDlChannelReq>
 8011314:	4603      	mov	r3, r0
 8011316:	b2db      	uxtb	r3, r3
 8011318:	f887 306b 	strb.w	r3, [r7, #107]	@ 0x6b

                if( ( int8_t )status >= 0 )
 801131c:	f897 306b 	ldrb.w	r3, [r7, #107]	@ 0x6b
 8011320:	b25b      	sxtb	r3, r3
 8011322:	2b00      	cmp	r3, #0
 8011324:	f2c0 818b 	blt.w	801163e <ProcessMacCommands+0x9b2>
                {
                    macCmdPayload[0] = status;
 8011328:	f897 306b 	ldrb.w	r3, [r7, #107]	@ 0x6b
 801132c:	f887 3068 	strb.w	r3, [r7, #104]	@ 0x68
                    LoRaMacCommandsAddCmd( MOTE_MAC_DL_CHANNEL_ANS, macCmdPayload, 1 );
 8011330:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 8011334:	2201      	movs	r2, #1
 8011336:	4619      	mov	r1, r3
 8011338:	200a      	movs	r0, #10
 801133a:	f003 fa2f 	bl	801479c <LoRaMacCommandsAddCmd>
                }
                break;
 801133e:	e17e      	b.n	801163e <ProcessMacCommands+0x9b2>
 8011340:	20000be4 	.word	0x20000be4
 8011344:	20001118 	.word	0x20001118
 8011348:	08023d74 	.word	0x08023d74
#endif /* LORAMAC_VERSION */
            case SRV_MAC_DEVICE_TIME_ANS:
            {
                // The mote time can be updated only when the time is received in classA
                // receive windows only.
                if( LoRaMacConfirmQueueIsCmdActive( MLME_DEVICE_TIME ) == true )
 801134c:	2009      	movs	r0, #9
 801134e:	f003 fd5d 	bl	8014e0c <LoRaMacConfirmQueueIsCmdActive>
 8011352:	4603      	mov	r3, r0
 8011354:	2b00      	cmp	r3, #0
 8011356:	f000 8084 	beq.w	8011462 <ProcessMacCommands+0x7d6>
                {
                    LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_OK, MLME_DEVICE_TIME );
 801135a:	2109      	movs	r1, #9
 801135c:	2000      	movs	r0, #0
 801135e:	f003 fcc9 	bl	8014cf4 <LoRaMacConfirmQueueSetStatus>

                    SysTime_t gpsEpochTime = { 0 };
 8011362:	f107 0318 	add.w	r3, r7, #24
 8011366:	2200      	movs	r2, #0
 8011368:	601a      	str	r2, [r3, #0]
 801136a:	605a      	str	r2, [r3, #4]
                    SysTime_t sysTime = { 0 };
 801136c:	f107 0310 	add.w	r3, r7, #16
 8011370:	2200      	movs	r2, #0
 8011372:	601a      	str	r2, [r3, #0]
 8011374:	605a      	str	r2, [r3, #4]
                    SysTime_t sysTimeCurrent = { 0 };
 8011376:	f107 0308 	add.w	r3, r7, #8
 801137a:	2200      	movs	r2, #0
 801137c:	601a      	str	r2, [r3, #0]
 801137e:	605a      	str	r2, [r3, #4]

                    gpsEpochTime.Seconds = ( uint32_t )payload[macIndex++];
 8011380:	78fb      	ldrb	r3, [r7, #3]
 8011382:	1c5a      	adds	r2, r3, #1
 8011384:	70fa      	strb	r2, [r7, #3]
 8011386:	461a      	mov	r2, r3
 8011388:	687b      	ldr	r3, [r7, #4]
 801138a:	4413      	add	r3, r2
 801138c:	781b      	ldrb	r3, [r3, #0]
 801138e:	61bb      	str	r3, [r7, #24]
                    gpsEpochTime.Seconds |= ( uint32_t )payload[macIndex++] << 8;
 8011390:	78fb      	ldrb	r3, [r7, #3]
 8011392:	1c5a      	adds	r2, r3, #1
 8011394:	70fa      	strb	r2, [r7, #3]
 8011396:	461a      	mov	r2, r3
 8011398:	687b      	ldr	r3, [r7, #4]
 801139a:	4413      	add	r3, r2
 801139c:	781b      	ldrb	r3, [r3, #0]
 801139e:	021a      	lsls	r2, r3, #8
 80113a0:	69bb      	ldr	r3, [r7, #24]
 80113a2:	4313      	orrs	r3, r2
 80113a4:	61bb      	str	r3, [r7, #24]
                    gpsEpochTime.Seconds |= ( uint32_t )payload[macIndex++] << 16;
 80113a6:	78fb      	ldrb	r3, [r7, #3]
 80113a8:	1c5a      	adds	r2, r3, #1
 80113aa:	70fa      	strb	r2, [r7, #3]
 80113ac:	461a      	mov	r2, r3
 80113ae:	687b      	ldr	r3, [r7, #4]
 80113b0:	4413      	add	r3, r2
 80113b2:	781b      	ldrb	r3, [r3, #0]
 80113b4:	041a      	lsls	r2, r3, #16
 80113b6:	69bb      	ldr	r3, [r7, #24]
 80113b8:	4313      	orrs	r3, r2
 80113ba:	61bb      	str	r3, [r7, #24]
                    gpsEpochTime.Seconds |= ( uint32_t )payload[macIndex++] << 24;
 80113bc:	78fb      	ldrb	r3, [r7, #3]
 80113be:	1c5a      	adds	r2, r3, #1
 80113c0:	70fa      	strb	r2, [r7, #3]
 80113c2:	461a      	mov	r2, r3
 80113c4:	687b      	ldr	r3, [r7, #4]
 80113c6:	4413      	add	r3, r2
 80113c8:	781b      	ldrb	r3, [r3, #0]
 80113ca:	061a      	lsls	r2, r3, #24
 80113cc:	69bb      	ldr	r3, [r7, #24]
 80113ce:	4313      	orrs	r3, r2
 80113d0:	61bb      	str	r3, [r7, #24]
                    gpsEpochTime.SubSeconds = payload[macIndex++];
 80113d2:	78fb      	ldrb	r3, [r7, #3]
 80113d4:	1c5a      	adds	r2, r3, #1
 80113d6:	70fa      	strb	r2, [r7, #3]
 80113d8:	461a      	mov	r2, r3
 80113da:	687b      	ldr	r3, [r7, #4]
 80113dc:	4413      	add	r3, r2
 80113de:	781b      	ldrb	r3, [r3, #0]
 80113e0:	b21b      	sxth	r3, r3
 80113e2:	83bb      	strh	r3, [r7, #28]

                    // Convert the fractional second received in ms
                    // round( pow( 0.5, 8.0 ) * 1000 ) = 3.90625
                    gpsEpochTime.SubSeconds = ( int16_t )( ( ( int32_t )gpsEpochTime.SubSeconds * 1000 ) >> 8 );
 80113e4:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 80113e8:	461a      	mov	r2, r3
 80113ea:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80113ee:	fb02 f303 	mul.w	r3, r2, r3
 80113f2:	121b      	asrs	r3, r3, #8
 80113f4:	b21b      	sxth	r3, r3
 80113f6:	83bb      	strh	r3, [r7, #28]

                    // Copy received GPS Epoch time into system time
                    sysTime = gpsEpochTime;
 80113f8:	f107 0310 	add.w	r3, r7, #16
 80113fc:	f107 0218 	add.w	r2, r7, #24
 8011400:	e892 0003 	ldmia.w	r2, {r0, r1}
 8011404:	e883 0003 	stmia.w	r3, {r0, r1}
                    // Add Unix to Gps epoch offset. The system time is based on Unix time.
                    sysTime.Seconds += UNIX_GPS_EPOCH_OFFSET;
 8011408:	693a      	ldr	r2, [r7, #16]
 801140a:	4b96      	ldr	r3, [pc, #600]	@ (8011664 <ProcessMacCommands+0x9d8>)
 801140c:	4413      	add	r3, r2
 801140e:	613b      	str	r3, [r7, #16]

                    // Compensate time difference between Tx Done time and now
                    sysTimeCurrent = SysTimeGet( );
 8011410:	f107 0308 	add.w	r3, r7, #8
 8011414:	4618      	mov	r0, r3
 8011416:	f00d fbe3 	bl	801ebe0 <SysTimeGet>
                    sysTime = SysTimeAdd( sysTimeCurrent, SysTimeSub( sysTime, MacCtx.LastTxSysTime ) );
 801141a:	f107 006c 	add.w	r0, r7, #108	@ 0x6c
 801141e:	4b92      	ldr	r3, [pc, #584]	@ (8011668 <ProcessMacCommands+0x9dc>)
 8011420:	f8d3 233c 	ldr.w	r2, [r3, #828]	@ 0x33c
 8011424:	9200      	str	r2, [sp, #0]
 8011426:	f8d3 3338 	ldr.w	r3, [r3, #824]	@ 0x338
 801142a:	f107 0210 	add.w	r2, r7, #16
 801142e:	ca06      	ldmia	r2, {r1, r2}
 8011430:	f00d fb6f 	bl	801eb12 <SysTimeSub>
 8011434:	f107 0010 	add.w	r0, r7, #16
 8011438:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 801143a:	9300      	str	r3, [sp, #0]
 801143c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 801143e:	f107 0208 	add.w	r2, r7, #8
 8011442:	ca06      	ldmia	r2, {r1, r2}
 8011444:	f00d fb2c 	bl	801eaa0 <SysTimeAdd>

                    // Apply the new system time.
                    SysTimeSet( sysTime );
 8011448:	f107 0310 	add.w	r3, r7, #16
 801144c:	e893 0003 	ldmia.w	r3, {r0, r1}
 8011450:	f00d fb98 	bl	801eb84 <SysTimeSet>
                    LoRaMacClassBDeviceTimeAns( );
 8011454:	f003 f840 	bl	80144d8 <LoRaMacClassBDeviceTimeAns>
                    MacCtx.McpsIndication.DeviceTimeAnsReceived = true;
 8011458:	4b83      	ldr	r3, [pc, #524]	@ (8011668 <ProcessMacCommands+0x9dc>)
 801145a:	2201      	movs	r2, #1
 801145c:	f883 2438 	strb.w	r2, [r3, #1080]	@ 0x438
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
                    // In case of other receive windows the Device Time Answer is not received.
                    MacCtx.McpsIndication.DeviceTimeAnsReceived = false;
#endif /* LORAMAC_VERSION */
                }
                break;
 8011460:	e0f2      	b.n	8011648 <ProcessMacCommands+0x9bc>
                    MacCtx.McpsIndication.DeviceTimeAnsReceived = false;
 8011462:	4b81      	ldr	r3, [pc, #516]	@ (8011668 <ProcessMacCommands+0x9dc>)
 8011464:	2200      	movs	r2, #0
 8011466:	f883 2438 	strb.w	r2, [r3, #1080]	@ 0x438
                break;
 801146a:	e0ed      	b.n	8011648 <ProcessMacCommands+0x9bc>
            }
            case SRV_MAC_PING_SLOT_INFO_ANS:
            {
                if( LoRaMacConfirmQueueIsCmdActive( MLME_PING_SLOT_INFO ) == true )
 801146c:	200c      	movs	r0, #12
 801146e:	f003 fccd 	bl	8014e0c <LoRaMacConfirmQueueIsCmdActive>
 8011472:	4603      	mov	r3, r0
 8011474:	2b00      	cmp	r3, #0
 8011476:	f000 80e4 	beq.w	8011642 <ProcessMacCommands+0x9b6>
                {
                    LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_OK, MLME_PING_SLOT_INFO );
 801147a:	210c      	movs	r1, #12
 801147c:	2000      	movs	r0, #0
 801147e:	f003 fc39 	bl	8014cf4 <LoRaMacConfirmQueueSetStatus>
                    // According to the specification, it is not allowed to process this answer in
                    // a ping or multicast slot
                    if( ( MacCtx.RxSlot != RX_SLOT_WIN_CLASS_B_PING_SLOT ) && ( MacCtx.RxSlot != RX_SLOT_WIN_CLASS_B_MULTICAST_SLOT ) )
 8011482:	4b79      	ldr	r3, [pc, #484]	@ (8011668 <ProcessMacCommands+0x9dc>)
 8011484:	f893 3490 	ldrb.w	r3, [r3, #1168]	@ 0x490
 8011488:	2b04      	cmp	r3, #4
 801148a:	f000 80da 	beq.w	8011642 <ProcessMacCommands+0x9b6>
 801148e:	4b76      	ldr	r3, [pc, #472]	@ (8011668 <ProcessMacCommands+0x9dc>)
 8011490:	f893 3490 	ldrb.w	r3, [r3, #1168]	@ 0x490
 8011494:	2b05      	cmp	r3, #5
 8011496:	f000 80d4 	beq.w	8011642 <ProcessMacCommands+0x9b6>
                    {
                        LoRaMacClassBPingSlotInfoAns( );
 801149a:	f002 fffe 	bl	801449a <LoRaMacClassBPingSlotInfoAns>
                    }
                }
                break;
 801149e:	e0d0      	b.n	8011642 <ProcessMacCommands+0x9b6>
            }
            case SRV_MAC_PING_SLOT_CHANNEL_REQ:
            {
                uint8_t status = 0x03;
 80114a0:	2303      	movs	r3, #3
 80114a2:	f887 307c 	strb.w	r3, [r7, #124]	@ 0x7c
                uint32_t frequency = 0;
 80114a6:	2300      	movs	r3, #0
 80114a8:	67bb      	str	r3, [r7, #120]	@ 0x78
                uint8_t datarate;

                frequency = ( uint32_t )payload[macIndex++];
 80114aa:	78fb      	ldrb	r3, [r7, #3]
 80114ac:	1c5a      	adds	r2, r3, #1
 80114ae:	70fa      	strb	r2, [r7, #3]
 80114b0:	461a      	mov	r2, r3
 80114b2:	687b      	ldr	r3, [r7, #4]
 80114b4:	4413      	add	r3, r2
 80114b6:	781b      	ldrb	r3, [r3, #0]
 80114b8:	67bb      	str	r3, [r7, #120]	@ 0x78
                frequency |= ( uint32_t )payload[macIndex++] << 8;
 80114ba:	78fb      	ldrb	r3, [r7, #3]
 80114bc:	1c5a      	adds	r2, r3, #1
 80114be:	70fa      	strb	r2, [r7, #3]
 80114c0:	461a      	mov	r2, r3
 80114c2:	687b      	ldr	r3, [r7, #4]
 80114c4:	4413      	add	r3, r2
 80114c6:	781b      	ldrb	r3, [r3, #0]
 80114c8:	021b      	lsls	r3, r3, #8
 80114ca:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 80114cc:	4313      	orrs	r3, r2
 80114ce:	67bb      	str	r3, [r7, #120]	@ 0x78
                frequency |= ( uint32_t )payload[macIndex++] << 16;
 80114d0:	78fb      	ldrb	r3, [r7, #3]
 80114d2:	1c5a      	adds	r2, r3, #1
 80114d4:	70fa      	strb	r2, [r7, #3]
 80114d6:	461a      	mov	r2, r3
 80114d8:	687b      	ldr	r3, [r7, #4]
 80114da:	4413      	add	r3, r2
 80114dc:	781b      	ldrb	r3, [r3, #0]
 80114de:	041b      	lsls	r3, r3, #16
 80114e0:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 80114e2:	4313      	orrs	r3, r2
 80114e4:	67bb      	str	r3, [r7, #120]	@ 0x78
                frequency *= 100;
 80114e6:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80114e8:	2264      	movs	r2, #100	@ 0x64
 80114ea:	fb02 f303 	mul.w	r3, r2, r3
 80114ee:	67bb      	str	r3, [r7, #120]	@ 0x78
                datarate = payload[macIndex++] & 0x0F;
 80114f0:	78fb      	ldrb	r3, [r7, #3]
 80114f2:	1c5a      	adds	r2, r3, #1
 80114f4:	70fa      	strb	r2, [r7, #3]
 80114f6:	461a      	mov	r2, r3
 80114f8:	687b      	ldr	r3, [r7, #4]
 80114fa:	4413      	add	r3, r2
 80114fc:	781b      	ldrb	r3, [r3, #0]
 80114fe:	f003 030f 	and.w	r3, r3, #15
 8011502:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77

                status = LoRaMacClassBPingSlotChannelReq( datarate, frequency );
 8011506:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
 801150a:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 801150c:	4618      	mov	r0, r3
 801150e:	f002 ffca 	bl	80144a6 <LoRaMacClassBPingSlotChannelReq>
 8011512:	4603      	mov	r3, r0
 8011514:	f887 307c 	strb.w	r3, [r7, #124]	@ 0x7c
                macCmdPayload[0] = status;
 8011518:	f897 307c 	ldrb.w	r3, [r7, #124]	@ 0x7c
 801151c:	f887 3068 	strb.w	r3, [r7, #104]	@ 0x68
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
                LoRaMacCommandsAddCmd( MOTE_MAC_PING_SLOT_FREQ_ANS, macCmdPayload, 1 );
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
                LoRaMacCommandsAddCmd( MOTE_MAC_PING_SLOT_CHANNEL_ANS, macCmdPayload, 1 );
 8011520:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 8011524:	2201      	movs	r2, #1
 8011526:	4619      	mov	r1, r3
 8011528:	2011      	movs	r0, #17
 801152a:	f003 f937 	bl	801479c <LoRaMacCommandsAddCmd>
#endif /* LORAMAC_VERSION */
                break;
 801152e:	e08b      	b.n	8011648 <ProcessMacCommands+0x9bc>
            }
            case SRV_MAC_BEACON_TIMING_ANS:
            {
                if( LoRaMacConfirmQueueIsCmdActive( MLME_BEACON_TIMING ) == true )
 8011530:	200d      	movs	r0, #13
 8011532:	f003 fc6b 	bl	8014e0c <LoRaMacConfirmQueueIsCmdActive>
 8011536:	4603      	mov	r3, r0
 8011538:	2b00      	cmp	r3, #0
 801153a:	f000 8084 	beq.w	8011646 <ProcessMacCommands+0x9ba>
                {
                    LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_OK, MLME_BEACON_TIMING );
 801153e:	210d      	movs	r1, #13
 8011540:	2000      	movs	r0, #0
 8011542:	f003 fbd7 	bl	8014cf4 <LoRaMacConfirmQueueSetStatus>
                    uint16_t beaconTimingDelay = 0;
 8011546:	2300      	movs	r3, #0
 8011548:	f8a7 307e 	strh.w	r3, [r7, #126]	@ 0x7e
                    uint8_t beaconTimingChannel = 0;
 801154c:	2300      	movs	r3, #0
 801154e:	f887 307d 	strb.w	r3, [r7, #125]	@ 0x7d

                    beaconTimingDelay = ( uint16_t )payload[macIndex++];
 8011552:	78fb      	ldrb	r3, [r7, #3]
 8011554:	1c5a      	adds	r2, r3, #1
 8011556:	70fa      	strb	r2, [r7, #3]
 8011558:	461a      	mov	r2, r3
 801155a:	687b      	ldr	r3, [r7, #4]
 801155c:	4413      	add	r3, r2
 801155e:	781b      	ldrb	r3, [r3, #0]
 8011560:	f8a7 307e 	strh.w	r3, [r7, #126]	@ 0x7e
                    beaconTimingDelay |= ( uint16_t )payload[macIndex++] << 8;
 8011564:	78fb      	ldrb	r3, [r7, #3]
 8011566:	1c5a      	adds	r2, r3, #1
 8011568:	70fa      	strb	r2, [r7, #3]
 801156a:	461a      	mov	r2, r3
 801156c:	687b      	ldr	r3, [r7, #4]
 801156e:	4413      	add	r3, r2
 8011570:	781b      	ldrb	r3, [r3, #0]
 8011572:	021b      	lsls	r3, r3, #8
 8011574:	b21a      	sxth	r2, r3
 8011576:	f9b7 307e 	ldrsh.w	r3, [r7, #126]	@ 0x7e
 801157a:	4313      	orrs	r3, r2
 801157c:	b21b      	sxth	r3, r3
 801157e:	f8a7 307e 	strh.w	r3, [r7, #126]	@ 0x7e
                    beaconTimingChannel = payload[macIndex++];
 8011582:	78fb      	ldrb	r3, [r7, #3]
 8011584:	1c5a      	adds	r2, r3, #1
 8011586:	70fa      	strb	r2, [r7, #3]
 8011588:	461a      	mov	r2, r3
 801158a:	687b      	ldr	r3, [r7, #4]
 801158c:	4413      	add	r3, r2
 801158e:	781b      	ldrb	r3, [r3, #0]
 8011590:	f887 307d 	strb.w	r3, [r7, #125]	@ 0x7d

                    LoRaMacClassBBeaconTimingAns( beaconTimingDelay, beaconTimingChannel, RxDoneParams.LastRxDone );
 8011594:	4b35      	ldr	r3, [pc, #212]	@ (801166c <ProcessMacCommands+0x9e0>)
 8011596:	681a      	ldr	r2, [r3, #0]
 8011598:	f897 107d 	ldrb.w	r1, [r7, #125]	@ 0x7d
 801159c:	f8b7 307e 	ldrh.w	r3, [r7, #126]	@ 0x7e
 80115a0:	4618      	mov	r0, r3
 80115a2:	f002 ff8c 	bl	80144be <LoRaMacClassBBeaconTimingAns>
                }
                break;
 80115a6:	e04e      	b.n	8011646 <ProcessMacCommands+0x9ba>
            }
            case SRV_MAC_BEACON_FREQ_REQ:
                {
                    uint32_t frequency = 0;
 80115a8:	2300      	movs	r3, #0
 80115aa:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80

                    frequency = ( uint32_t )payload[macIndex++];
 80115ae:	78fb      	ldrb	r3, [r7, #3]
 80115b0:	1c5a      	adds	r2, r3, #1
 80115b2:	70fa      	strb	r2, [r7, #3]
 80115b4:	461a      	mov	r2, r3
 80115b6:	687b      	ldr	r3, [r7, #4]
 80115b8:	4413      	add	r3, r2
 80115ba:	781b      	ldrb	r3, [r3, #0]
 80115bc:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
                    frequency |= ( uint32_t )payload[macIndex++] << 8;
 80115c0:	78fb      	ldrb	r3, [r7, #3]
 80115c2:	1c5a      	adds	r2, r3, #1
 80115c4:	70fa      	strb	r2, [r7, #3]
 80115c6:	461a      	mov	r2, r3
 80115c8:	687b      	ldr	r3, [r7, #4]
 80115ca:	4413      	add	r3, r2
 80115cc:	781b      	ldrb	r3, [r3, #0]
 80115ce:	021b      	lsls	r3, r3, #8
 80115d0:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80115d4:	4313      	orrs	r3, r2
 80115d6:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
                    frequency |= ( uint32_t )payload[macIndex++] << 16;
 80115da:	78fb      	ldrb	r3, [r7, #3]
 80115dc:	1c5a      	adds	r2, r3, #1
 80115de:	70fa      	strb	r2, [r7, #3]
 80115e0:	461a      	mov	r2, r3
 80115e2:	687b      	ldr	r3, [r7, #4]
 80115e4:	4413      	add	r3, r2
 80115e6:	781b      	ldrb	r3, [r3, #0]
 80115e8:	041b      	lsls	r3, r3, #16
 80115ea:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80115ee:	4313      	orrs	r3, r2
 80115f0:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
                    frequency *= 100;
 80115f4:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80115f8:	2264      	movs	r2, #100	@ 0x64
 80115fa:	fb02 f303 	mul.w	r3, r2, r3
 80115fe:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80

                    if( LoRaMacClassBBeaconFreqReq( frequency ) == true )
 8011602:	f8d7 0080 	ldr.w	r0, [r7, #128]	@ 0x80
 8011606:	f002 ff6d 	bl	80144e4 <LoRaMacClassBBeaconFreqReq>
 801160a:	4603      	mov	r3, r0
 801160c:	2b00      	cmp	r3, #0
 801160e:	d003      	beq.n	8011618 <ProcessMacCommands+0x98c>
                    {
                        macCmdPayload[0] = 1;
 8011610:	2301      	movs	r3, #1
 8011612:	f887 3068 	strb.w	r3, [r7, #104]	@ 0x68
 8011616:	e002      	b.n	801161e <ProcessMacCommands+0x992>
                    }
                    else
                    {
                        macCmdPayload[0] = 0;
 8011618:	2300      	movs	r3, #0
 801161a:	f887 3068 	strb.w	r3, [r7, #104]	@ 0x68
                    }
                    LoRaMacCommandsAddCmd( MOTE_MAC_BEACON_FREQ_ANS, macCmdPayload, 1 );
 801161e:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 8011622:	2201      	movs	r2, #1
 8011624:	4619      	mov	r1, r3
 8011626:	2013      	movs	r0, #19
 8011628:	f003 f8b8 	bl	801479c <LoRaMacCommandsAddCmd>
                }
                break;
 801162c:	e00c      	b.n	8011648 <ProcessMacCommands+0x9bc>
                break;
 801162e:	bf00      	nop
 8011630:	e00a      	b.n	8011648 <ProcessMacCommands+0x9bc>
                break;
 8011632:	bf00      	nop
 8011634:	e008      	b.n	8011648 <ProcessMacCommands+0x9bc>
                break;
 8011636:	bf00      	nop
 8011638:	e006      	b.n	8011648 <ProcessMacCommands+0x9bc>
                break;
 801163a:	bf00      	nop
 801163c:	e004      	b.n	8011648 <ProcessMacCommands+0x9bc>
                break;
 801163e:	bf00      	nop
 8011640:	e002      	b.n	8011648 <ProcessMacCommands+0x9bc>
                break;
 8011642:	bf00      	nop
 8011644:	e000      	b.n	8011648 <ProcessMacCommands+0x9bc>
                break;
 8011646:	bf00      	nop
    while( macIndex < commandsSize )
 8011648:	78fa      	ldrb	r2, [r7, #3]
 801164a:	78bb      	ldrb	r3, [r7, #2]
 801164c:	429a      	cmp	r2, r3
 801164e:	f4ff ab3f 	bcc.w	8010cd0 <ProcessMacCommands+0x44>
 8011652:	e004      	b.n	801165e <ProcessMacCommands+0x9d2>
        return;
 8011654:	bf00      	nop
 8011656:	e002      	b.n	801165e <ProcessMacCommands+0x9d2>
            return;
 8011658:	bf00      	nop
 801165a:	e000      	b.n	801165e <ProcessMacCommands+0x9d2>
            default:
                // Unknown command. ABORT MAC commands processing
                return;
 801165c:	bf00      	nop
        }
    }
}
 801165e:	378c      	adds	r7, #140	@ 0x8c
 8011660:	46bd      	mov	sp, r7
 8011662:	bd90      	pop	{r4, r7, pc}
 8011664:	12d53d80 	.word	0x12d53d80
 8011668:	20000be4 	.word	0x20000be4
 801166c:	20001d48 	.word	0x20001d48

08011670 <Send>:

static LoRaMacStatus_t Send( LoRaMacHeader_t* macHdr, uint8_t fPort, void* fBuffer, uint16_t fBufferSize, bool allowDelayedTx )
{
 8011670:	b580      	push	{r7, lr}
 8011672:	b08e      	sub	sp, #56	@ 0x38
 8011674:	af02      	add	r7, sp, #8
 8011676:	60f8      	str	r0, [r7, #12]
 8011678:	607a      	str	r2, [r7, #4]
 801167a:	461a      	mov	r2, r3
 801167c:	460b      	mov	r3, r1
 801167e:	72fb      	strb	r3, [r7, #11]
 8011680:	4613      	mov	r3, r2
 8011682:	813b      	strh	r3, [r7, #8]
    LoRaMacFrameCtrl_t fCtrl;
    LoRaMacStatus_t status = LORAMAC_STATUS_PARAMETER_INVALID;
 8011684:	2303      	movs	r3, #3
 8011686:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    int8_t datarate = Nvm.MacGroup1.ChannelsDatarate;
 801168a:	4b66      	ldr	r3, [pc, #408]	@ (8011824 <Send+0x1b4>)
 801168c:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 8011690:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
    int8_t txPower = Nvm.MacGroup1.ChannelsTxPower;
 8011694:	4b63      	ldr	r3, [pc, #396]	@ (8011824 <Send+0x1b4>)
 8011696:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 801169a:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
    uint32_t adrAckCounter = Nvm.MacGroup1.AdrAckCounter;
 801169e:	4b61      	ldr	r3, [pc, #388]	@ (8011824 <Send+0x1b4>)
 80116a0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80116a2:	62bb      	str	r3, [r7, #40]	@ 0x28
    CalcNextAdrParams_t adrNext;

    // Check if we are joined
    if( Nvm.MacGroup2.NetworkActivation == ACTIVATION_TYPE_NONE )
 80116a4:	4b5f      	ldr	r3, [pc, #380]	@ (8011824 <Send+0x1b4>)
 80116a6:	f893 3130 	ldrb.w	r3, [r3, #304]	@ 0x130
 80116aa:	2b00      	cmp	r3, #0
 80116ac:	d101      	bne.n	80116b2 <Send+0x42>
    {
        return LORAMAC_STATUS_NO_NETWORK_JOINED;
 80116ae:	2307      	movs	r3, #7
 80116b0:	e0b4      	b.n	801181c <Send+0x1ac>
    }
    if( Nvm.MacGroup2.MaxDCycle == 0 )
 80116b2:	4b5c      	ldr	r3, [pc, #368]	@ (8011824 <Send+0x1b4>)
 80116b4:	f893 311b 	ldrb.w	r3, [r3, #283]	@ 0x11b
 80116b8:	2b00      	cmp	r3, #0
 80116ba:	d102      	bne.n	80116c2 <Send+0x52>
    {
        Nvm.MacGroup1.AggregatedTimeOff = 0;
 80116bc:	4b59      	ldr	r3, [pc, #356]	@ (8011824 <Send+0x1b4>)
 80116be:	2200      	movs	r2, #0
 80116c0:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    fCtrl.Value = 0;
 80116c2:	2300      	movs	r3, #0
 80116c4:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
    fCtrl.Bits.FOptsLen      = 0;
 80116c8:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80116cc:	f023 030f 	bic.w	r3, r3, #15
 80116d0:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
    fCtrl.Bits.Adr           = Nvm.MacGroup2.AdrCtrlOn;
 80116d4:	4b53      	ldr	r3, [pc, #332]	@ (8011824 <Send+0x1b4>)
 80116d6:	f893 211a 	ldrb.w	r2, [r3, #282]	@ 0x11a
 80116da:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80116de:	f362 13c7 	bfi	r3, r2, #7, #1
 80116e2:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c

    // Check class b
    if( Nvm.MacGroup2.DeviceClass == CLASS_B )
 80116e6:	4b4f      	ldr	r3, [pc, #316]	@ (8011824 <Send+0x1b4>)
 80116e8:	f893 3118 	ldrb.w	r3, [r3, #280]	@ 0x118
 80116ec:	2b01      	cmp	r3, #1
 80116ee:	d106      	bne.n	80116fe <Send+0x8e>
    {
        fCtrl.Bits.FPending      = 1;
 80116f0:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80116f4:	f043 0310 	orr.w	r3, r3, #16
 80116f8:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
 80116fc:	e005      	b.n	801170a <Send+0x9a>
    }
    else
    {
        fCtrl.Bits.FPending      = 0;
 80116fe:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8011702:	f023 0310 	bic.w	r3, r3, #16
 8011706:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
    }

    // Check server ack
    if( Nvm.MacGroup1.SrvAckRequested == true )
 801170a:	4b46      	ldr	r3, [pc, #280]	@ (8011824 <Send+0x1b4>)
 801170c:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 8011710:	2b00      	cmp	r3, #0
 8011712:	d005      	beq.n	8011720 <Send+0xb0>
    {
        fCtrl.Bits.Ack = 1;
 8011714:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8011718:	f043 0320 	orr.w	r3, r3, #32
 801171c:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
    }

    // ADR next request
    adrNext.UpdateChanMask = true;
 8011720:	2301      	movs	r3, #1
 8011722:	753b      	strb	r3, [r7, #20]
    adrNext.AdrEnabled = fCtrl.Bits.Adr;
 8011724:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8011728:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 801172c:	b2db      	uxtb	r3, r3
 801172e:	2b00      	cmp	r3, #0
 8011730:	bf14      	ite	ne
 8011732:	2301      	movne	r3, #1
 8011734:	2300      	moveq	r3, #0
 8011736:	b2db      	uxtb	r3, r3
 8011738:	757b      	strb	r3, [r7, #21]
    adrNext.AdrAckCounter = Nvm.MacGroup1.AdrAckCounter;
 801173a:	4b3a      	ldr	r3, [pc, #232]	@ (8011824 <Send+0x1b4>)
 801173c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801173e:	61bb      	str	r3, [r7, #24]
    adrNext.AdrAckLimit = Nvm.MacGroup2.MacParams.AdrAckLimit;
 8011740:	4b38      	ldr	r3, [pc, #224]	@ (8011824 <Send+0x1b4>)
 8011742:	f8b3 3088 	ldrh.w	r3, [r3, #136]	@ 0x88
 8011746:	83bb      	strh	r3, [r7, #28]
    adrNext.AdrAckDelay = Nvm.MacGroup2.MacParams.AdrAckDelay;
 8011748:	4b36      	ldr	r3, [pc, #216]	@ (8011824 <Send+0x1b4>)
 801174a:	f8b3 308a 	ldrh.w	r3, [r3, #138]	@ 0x8a
 801174e:	83fb      	strh	r3, [r7, #30]
    adrNext.Datarate = Nvm.MacGroup1.ChannelsDatarate;
 8011750:	4b34      	ldr	r3, [pc, #208]	@ (8011824 <Send+0x1b4>)
 8011752:	f993 3039 	ldrsb.w	r3, [r3, #57]	@ 0x39
 8011756:	f887 3020 	strb.w	r3, [r7, #32]
    adrNext.TxPower = Nvm.MacGroup1.ChannelsTxPower;
 801175a:	4b32      	ldr	r3, [pc, #200]	@ (8011824 <Send+0x1b4>)
 801175c:	f993 3038 	ldrsb.w	r3, [r3, #56]	@ 0x38
 8011760:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
    adrNext.UplinkDwellTime =  Nvm.MacGroup2.MacParams.UplinkDwellTime;
 8011764:	4b2f      	ldr	r3, [pc, #188]	@ (8011824 <Send+0x1b4>)
 8011766:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 801176a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    adrNext.Region = Nvm.MacGroup2.Region;
 801176e:	4b2d      	ldr	r3, [pc, #180]	@ (8011824 <Send+0x1b4>)
 8011770:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8011774:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
    adrNext.Version = Nvm.MacGroup2.Version;
    fCtrl.Bits.AdrAckReq = LoRaMacAdrCalcNext( &adrNext, &Nvm.MacGroup1.ChannelsDatarate,
                                               &Nvm.MacGroup1.ChannelsTxPower, &adrAckCounter );
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    adrNext.NbTrans = Nvm.MacGroup2.MacParams.ChannelsNbTrans;
 8011778:	4b2a      	ldr	r3, [pc, #168]	@ (8011824 <Send+0x1b4>)
 801177a:	f893 3068 	ldrb.w	r3, [r3, #104]	@ 0x68
 801177e:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
    fCtrl.Bits.AdrAckReq = LoRaMacAdrCalcNext( &adrNext, &Nvm.MacGroup1.ChannelsDatarate,
 8011782:	f107 0014 	add.w	r0, r7, #20
 8011786:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 801178a:	9300      	str	r3, [sp, #0]
 801178c:	4b26      	ldr	r3, [pc, #152]	@ (8011828 <Send+0x1b8>)
 801178e:	4a27      	ldr	r2, [pc, #156]	@ (801182c <Send+0x1bc>)
 8011790:	4927      	ldr	r1, [pc, #156]	@ (8011830 <Send+0x1c0>)
 8011792:	f002 fd21 	bl	80141d8 <LoRaMacAdrCalcNext>
 8011796:	4603      	mov	r3, r0
 8011798:	461a      	mov	r2, r3
 801179a:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 801179e:	f362 1386 	bfi	r3, r2, #6, #1
 80117a2:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
                                               &Nvm.MacGroup1.ChannelsTxPower,
                                               &Nvm.MacGroup2.MacParams.ChannelsNbTrans, &adrAckCounter );
#endif /* LORAMAC_VERSION */

    // Prepare the frame
    status = PrepareFrame( macHdr, &fCtrl, fPort, fBuffer, fBufferSize );
 80117a6:	7afa      	ldrb	r2, [r7, #11]
 80117a8:	f107 012c 	add.w	r1, r7, #44	@ 0x2c
 80117ac:	893b      	ldrh	r3, [r7, #8]
 80117ae:	9300      	str	r3, [sp, #0]
 80117b0:	687b      	ldr	r3, [r7, #4]
 80117b2:	68f8      	ldr	r0, [r7, #12]
 80117b4:	f000 fc72 	bl	801209c <PrepareFrame>
 80117b8:	4603      	mov	r3, r0
 80117ba:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    // Validate status
    if( ( status == LORAMAC_STATUS_OK ) || ( status == LORAMAC_STATUS_SKIPPED_APP_DATA ) )
 80117be:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80117c2:	2b00      	cmp	r3, #0
 80117c4:	d003      	beq.n	80117ce <Send+0x15e>
 80117c6:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80117ca:	2b0a      	cmp	r3, #10
 80117cc:	d107      	bne.n	80117de <Send+0x16e>
    {
        // Schedule frame, do not allow delayed transmissions
        status = ScheduleTx( allowDelayedTx );
 80117ce:	f897 3038 	ldrb.w	r3, [r7, #56]	@ 0x38
 80117d2:	4618      	mov	r0, r3
 80117d4:	f000 f962 	bl	8011a9c <ScheduleTx>
 80117d8:	4603      	mov	r3, r0
 80117da:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    }

    // Post processing
    if( status != LORAMAC_STATUS_OK )
 80117de:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80117e2:	2b00      	cmp	r3, #0
 80117e4:	d00a      	beq.n	80117fc <Send+0x18c>
    {
        // Bad case - restore
        // Store local variables
        Nvm.MacGroup1.ChannelsDatarate = datarate;
 80117e6:	4a0f      	ldr	r2, [pc, #60]	@ (8011824 <Send+0x1b4>)
 80117e8:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80117ec:	f882 3039 	strb.w	r3, [r2, #57]	@ 0x39
        Nvm.MacGroup1.ChannelsTxPower = txPower;
 80117f0:	4a0c      	ldr	r2, [pc, #48]	@ (8011824 <Send+0x1b4>)
 80117f2:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 80117f6:	f882 3038 	strb.w	r3, [r2, #56]	@ 0x38
 80117fa:	e00d      	b.n	8011818 <Send+0x1a8>
    }
    else
    {
        // Good case
        Nvm.MacGroup1.SrvAckRequested = false;
 80117fc:	4b09      	ldr	r3, [pc, #36]	@ (8011824 <Send+0x1b4>)
 80117fe:	2200      	movs	r2, #0
 8011800:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a
        Nvm.MacGroup1.AdrAckCounter = adrAckCounter;
 8011804:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011806:	4a07      	ldr	r2, [pc, #28]	@ (8011824 <Send+0x1b4>)
 8011808:	6293      	str	r3, [r2, #40]	@ 0x28
        // Remove all none sticky MAC commands
        if( LoRaMacCommandsRemoveNoneStickyCmds( ) != LORAMAC_COMMANDS_SUCCESS )
 801180a:	f003 f86d 	bl	80148e8 <LoRaMacCommandsRemoveNoneStickyCmds>
 801180e:	4603      	mov	r3, r0
 8011810:	2b00      	cmp	r3, #0
 8011812:	d001      	beq.n	8011818 <Send+0x1a8>
        {
            return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 8011814:	2313      	movs	r3, #19
 8011816:	e001      	b.n	801181c <Send+0x1ac>
        }
    }
    return status;
 8011818:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 801181c:	4618      	mov	r0, r3
 801181e:	3730      	adds	r7, #48	@ 0x30
 8011820:	46bd      	mov	sp, r7
 8011822:	bd80      	pop	{r7, pc}
 8011824:	20001118 	.word	0x20001118
 8011828:	20001180 	.word	0x20001180
 801182c:	20001150 	.word	0x20001150
 8011830:	20001151 	.word	0x20001151

08011834 <SendReJoinReq>:

static LoRaMacStatus_t SendReJoinReq( JoinReqIdentifier_t joinReqType )
{
 8011834:	b580      	push	{r7, lr}
 8011836:	b084      	sub	sp, #16
 8011838:	af00      	add	r7, sp, #0
 801183a:	4603      	mov	r3, r0
 801183c:	71fb      	strb	r3, [r7, #7]
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 801183e:	2300      	movs	r3, #0
 8011840:	73bb      	strb	r3, [r7, #14]
    LoRaMacHeader_t macHdr;
    macHdr.Value = 0;
 8011842:	2300      	movs	r3, #0
 8011844:	733b      	strb	r3, [r7, #12]
    bool allowDelayedTx = true;
 8011846:	2301      	movs	r3, #1
 8011848:	73fb      	strb	r3, [r7, #15]

    // Setup join/rejoin message
    switch( joinReqType )
 801184a:	79fb      	ldrb	r3, [r7, #7]
 801184c:	2bff      	cmp	r3, #255	@ 0xff
 801184e:	d11f      	bne.n	8011890 <SendReJoinReq+0x5c>
            break;
        }
#endif /* LORAMAC_VERSION */
        case JOIN_REQ:
        {
            SwitchClass( CLASS_A );
 8011850:	2000      	movs	r0, #0
 8011852:	f7ff f8e1 	bl	8010a18 <SwitchClass>

            MacCtx.TxMsg.Type = LORAMAC_MSG_TYPE_JOIN_REQUEST;
 8011856:	4b15      	ldr	r3, [pc, #84]	@ (80118ac <SendReJoinReq+0x78>)
 8011858:	2200      	movs	r2, #0
 801185a:	f883 2104 	strb.w	r2, [r3, #260]	@ 0x104
            MacCtx.TxMsg.Message.JoinReq.Buffer = MacCtx.PktBuffer;
 801185e:	4b13      	ldr	r3, [pc, #76]	@ (80118ac <SendReJoinReq+0x78>)
 8011860:	4a13      	ldr	r2, [pc, #76]	@ (80118b0 <SendReJoinReq+0x7c>)
 8011862:	f8c3 2108 	str.w	r2, [r3, #264]	@ 0x108
            MacCtx.TxMsg.Message.JoinReq.BufSize = LORAMAC_PHY_MAXPAYLOAD;
 8011866:	4b11      	ldr	r3, [pc, #68]	@ (80118ac <SendReJoinReq+0x78>)
 8011868:	22ff      	movs	r2, #255	@ 0xff
 801186a:	f883 210c 	strb.w	r2, [r3, #268]	@ 0x10c

            macHdr.Bits.MType = FRAME_TYPE_JOIN_REQ;
 801186e:	7b3b      	ldrb	r3, [r7, #12]
 8011870:	f023 03e0 	bic.w	r3, r3, #224	@ 0xe0
 8011874:	733b      	strb	r3, [r7, #12]
            MacCtx.TxMsg.Message.JoinReq.MHDR.Value = macHdr.Value;
 8011876:	7b3a      	ldrb	r2, [r7, #12]
 8011878:	4b0c      	ldr	r3, [pc, #48]	@ (80118ac <SendReJoinReq+0x78>)
 801187a:	f883 210d 	strb.w	r2, [r3, #269]	@ 0x10d

            SecureElementGetJoinEui( MacCtx.TxMsg.Message.JoinReq.JoinEUI );
 801187e:	480d      	ldr	r0, [pc, #52]	@ (80118b4 <SendReJoinReq+0x80>)
 8011880:	f7fb fefc 	bl	800d67c <SecureElementGetJoinEui>
            SecureElementGetDevEui( MacCtx.TxMsg.Message.JoinReq.DevEUI );
 8011884:	480c      	ldr	r0, [pc, #48]	@ (80118b8 <SendReJoinReq+0x84>)
 8011886:	f7fb fec9 	bl	800d61c <SecureElementGetDevEui>

            allowDelayedTx = false;
 801188a:	2300      	movs	r3, #0
 801188c:	73fb      	strb	r3, [r7, #15]

            break;
 801188e:	e002      	b.n	8011896 <SendReJoinReq+0x62>
        }
        default:
            status = LORAMAC_STATUS_SERVICE_UNKNOWN;
 8011890:	2302      	movs	r3, #2
 8011892:	73bb      	strb	r3, [r7, #14]
            break;
 8011894:	bf00      	nop
    }

    // Schedule frame
    status = ScheduleTx( allowDelayedTx );
 8011896:	7bfb      	ldrb	r3, [r7, #15]
 8011898:	4618      	mov	r0, r3
 801189a:	f000 f8ff 	bl	8011a9c <ScheduleTx>
 801189e:	4603      	mov	r3, r0
 80118a0:	73bb      	strb	r3, [r7, #14]
    return status;
 80118a2:	7bbb      	ldrb	r3, [r7, #14]
}
 80118a4:	4618      	mov	r0, r3
 80118a6:	3710      	adds	r7, #16
 80118a8:	46bd      	mov	sp, r7
 80118aa:	bd80      	pop	{r7, pc}
 80118ac:	20000be4 	.word	0x20000be4
 80118b0:	20000be6 	.word	0x20000be6
 80118b4:	20000cf2 	.word	0x20000cf2
 80118b8:	20000cfa 	.word	0x20000cfa

080118bc <CheckForClassBCollision>:

static LoRaMacStatus_t CheckForClassBCollision( void )
{
 80118bc:	b580      	push	{r7, lr}
 80118be:	af00      	add	r7, sp, #0
    if( LoRaMacClassBIsBeaconExpected( ) == true )
 80118c0:	f002 fd9a 	bl	80143f8 <LoRaMacClassBIsBeaconExpected>
 80118c4:	4603      	mov	r3, r0
 80118c6:	2b00      	cmp	r3, #0
 80118c8:	d001      	beq.n	80118ce <CheckForClassBCollision+0x12>
    {
        return LORAMAC_STATUS_BUSY_BEACON_RESERVED_TIME;
 80118ca:	230e      	movs	r3, #14
 80118cc:	e013      	b.n	80118f6 <CheckForClassBCollision+0x3a>
    }

    if( Nvm.MacGroup2.DeviceClass == CLASS_B )
 80118ce:	4b0b      	ldr	r3, [pc, #44]	@ (80118fc <CheckForClassBCollision+0x40>)
 80118d0:	f893 3118 	ldrb.w	r3, [r3, #280]	@ 0x118
 80118d4:	2b01      	cmp	r3, #1
 80118d6:	d10d      	bne.n	80118f4 <CheckForClassBCollision+0x38>
    {
        if( LoRaMacClassBIsPingExpected( ) == true )
 80118d8:	f002 fd95 	bl	8014406 <LoRaMacClassBIsPingExpected>
 80118dc:	4603      	mov	r3, r0
 80118de:	2b00      	cmp	r3, #0
 80118e0:	d001      	beq.n	80118e6 <CheckForClassBCollision+0x2a>
        {
            return LORAMAC_STATUS_BUSY_PING_SLOT_WINDOW_TIME;
 80118e2:	230f      	movs	r3, #15
 80118e4:	e007      	b.n	80118f6 <CheckForClassBCollision+0x3a>
        }
        else if( LoRaMacClassBIsMulticastExpected( ) == true )
 80118e6:	f002 fd95 	bl	8014414 <LoRaMacClassBIsMulticastExpected>
 80118ea:	4603      	mov	r3, r0
 80118ec:	2b00      	cmp	r3, #0
 80118ee:	d001      	beq.n	80118f4 <CheckForClassBCollision+0x38>
        {
            return LORAMAC_STATUS_BUSY_PING_SLOT_WINDOW_TIME;
 80118f0:	230f      	movs	r3, #15
 80118f2:	e000      	b.n	80118f6 <CheckForClassBCollision+0x3a>
        }
    }
    return LORAMAC_STATUS_OK;
 80118f4:	2300      	movs	r3, #0
}
 80118f6:	4618      	mov	r0, r3
 80118f8:	bd80      	pop	{r7, pc}
 80118fa:	bf00      	nop
 80118fc:	20001118 	.word	0x20001118

08011900 <ComputeRxWindowParameters>:

static void ComputeRxWindowParameters( void )
{
 8011900:	b590      	push	{r4, r7, lr}
 8011902:	b083      	sub	sp, #12
 8011904:	af02      	add	r7, sp, #8
    // Compute Rx1 windows parameters
    RegionComputeRxWindowParameters( Nvm.MacGroup2.Region,
 8011906:	4b2d      	ldr	r3, [pc, #180]	@ (80119bc <ComputeRxWindowParameters+0xbc>)
 8011908:	f893 4048 	ldrb.w	r4, [r3, #72]	@ 0x48
                                     RegionApplyDrOffset( Nvm.MacGroup2.Region,
 801190c:	4b2b      	ldr	r3, [pc, #172]	@ (80119bc <ComputeRxWindowParameters+0xbc>)
 801190e:	f893 0048 	ldrb.w	r0, [r3, #72]	@ 0x48
 8011912:	4b2a      	ldr	r3, [pc, #168]	@ (80119bc <ComputeRxWindowParameters+0xbc>)
 8011914:	f893 107d 	ldrb.w	r1, [r3, #125]	@ 0x7d
 8011918:	4b28      	ldr	r3, [pc, #160]	@ (80119bc <ComputeRxWindowParameters+0xbc>)
 801191a:	f993 2039 	ldrsb.w	r2, [r3, #57]	@ 0x39
                                                          Nvm.MacGroup2.MacParams.DownlinkDwellTime,
                                                          Nvm.MacGroup1.ChannelsDatarate,
                                                          Nvm.MacGroup2.MacParams.Rx1DrOffset ),
 801191e:	4b27      	ldr	r3, [pc, #156]	@ (80119bc <ComputeRxWindowParameters+0xbc>)
 8011920:	f893 3069 	ldrb.w	r3, [r3, #105]	@ 0x69
                                     RegionApplyDrOffset( Nvm.MacGroup2.Region,
 8011924:	b25b      	sxtb	r3, r3
 8011926:	f004 ff6d 	bl	8016804 <RegionApplyDrOffset>
 801192a:	4603      	mov	r3, r0
    RegionComputeRxWindowParameters( Nvm.MacGroup2.Region,
 801192c:	b259      	sxtb	r1, r3
 801192e:	4b23      	ldr	r3, [pc, #140]	@ (80119bc <ComputeRxWindowParameters+0xbc>)
 8011930:	f893 2050 	ldrb.w	r2, [r3, #80]	@ 0x50
 8011934:	4b21      	ldr	r3, [pc, #132]	@ (80119bc <ComputeRxWindowParameters+0xbc>)
 8011936:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8011938:	4821      	ldr	r0, [pc, #132]	@ (80119c0 <ComputeRxWindowParameters+0xc0>)
 801193a:	9000      	str	r0, [sp, #0]
 801193c:	4620      	mov	r0, r4
 801193e:	f004 fdb5 	bl	80164ac <RegionComputeRxWindowParameters>
                                     Nvm.MacGroup2.MacParams.MinRxSymbols,
                                     Nvm.MacGroup2.MacParams.SystemMaxRxError,
                                     &MacCtx.RxWindow1Config );
    // Compute Rx2 windows parameters
    RegionComputeRxWindowParameters( Nvm.MacGroup2.Region,
 8011942:	4b1e      	ldr	r3, [pc, #120]	@ (80119bc <ComputeRxWindowParameters+0xbc>)
 8011944:	f893 0048 	ldrb.w	r0, [r3, #72]	@ 0x48
                                     Nvm.MacGroup2.MacParams.Rx2Channel.Datarate,
 8011948:	4b1c      	ldr	r3, [pc, #112]	@ (80119bc <ComputeRxWindowParameters+0xbc>)
 801194a:	f893 3070 	ldrb.w	r3, [r3, #112]	@ 0x70
    RegionComputeRxWindowParameters( Nvm.MacGroup2.Region,
 801194e:	b259      	sxtb	r1, r3
 8011950:	4b1a      	ldr	r3, [pc, #104]	@ (80119bc <ComputeRxWindowParameters+0xbc>)
 8011952:	f893 2050 	ldrb.w	r2, [r3, #80]	@ 0x50
 8011956:	4b19      	ldr	r3, [pc, #100]	@ (80119bc <ComputeRxWindowParameters+0xbc>)
 8011958:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 801195a:	4c1a      	ldr	r4, [pc, #104]	@ (80119c4 <ComputeRxWindowParameters+0xc4>)
 801195c:	9400      	str	r4, [sp, #0]
 801195e:	f004 fda5 	bl	80164ac <RegionComputeRxWindowParameters>
                                     Nvm.MacGroup2.MacParams.MinRxSymbols,
                                     Nvm.MacGroup2.MacParams.SystemMaxRxError,
                                     &MacCtx.RxWindow2Config );

    // Default setup, in case the device joined
    MacCtx.RxWindow1Delay = Nvm.MacGroup2.MacParams.ReceiveDelay1 + MacCtx.RxWindow1Config.WindowOffset;
 8011962:	4b16      	ldr	r3, [pc, #88]	@ (80119bc <ComputeRxWindowParameters+0xbc>)
 8011964:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8011966:	4a18      	ldr	r2, [pc, #96]	@ (80119c8 <ComputeRxWindowParameters+0xc8>)
 8011968:	f8d2 23c4 	ldr.w	r2, [r2, #964]	@ 0x3c4
 801196c:	4413      	add	r3, r2
 801196e:	4a16      	ldr	r2, [pc, #88]	@ (80119c8 <ComputeRxWindowParameters+0xc8>)
 8011970:	f8c2 33b0 	str.w	r3, [r2, #944]	@ 0x3b0
    MacCtx.RxWindow2Delay = Nvm.MacGroup2.MacParams.ReceiveDelay2 + MacCtx.RxWindow2Config.WindowOffset;
 8011974:	4b11      	ldr	r3, [pc, #68]	@ (80119bc <ComputeRxWindowParameters+0xbc>)
 8011976:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8011978:	4a13      	ldr	r2, [pc, #76]	@ (80119c8 <ComputeRxWindowParameters+0xc8>)
 801197a:	f8d2 23dc 	ldr.w	r2, [r2, #988]	@ 0x3dc
 801197e:	4413      	add	r3, r2
 8011980:	4a11      	ldr	r2, [pc, #68]	@ (80119c8 <ComputeRxWindowParameters+0xc8>)
 8011982:	f8c2 33b4 	str.w	r3, [r2, #948]	@ 0x3b4

    if( MacCtx.TxMsg.Type != LORAMAC_MSG_TYPE_DATA )
 8011986:	4b10      	ldr	r3, [pc, #64]	@ (80119c8 <ComputeRxWindowParameters+0xc8>)
 8011988:	f893 3104 	ldrb.w	r3, [r3, #260]	@ 0x104
 801198c:	2b04      	cmp	r3, #4
 801198e:	d011      	beq.n	80119b4 <ComputeRxWindowParameters+0xb4>
    {
        MacCtx.RxWindow1Delay = Nvm.MacGroup2.MacParams.JoinAcceptDelay1 + MacCtx.RxWindow1Config.WindowOffset;
 8011990:	4b0a      	ldr	r3, [pc, #40]	@ (80119bc <ComputeRxWindowParameters+0xbc>)
 8011992:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8011994:	4a0c      	ldr	r2, [pc, #48]	@ (80119c8 <ComputeRxWindowParameters+0xc8>)
 8011996:	f8d2 23c4 	ldr.w	r2, [r2, #964]	@ 0x3c4
 801199a:	4413      	add	r3, r2
 801199c:	4a0a      	ldr	r2, [pc, #40]	@ (80119c8 <ComputeRxWindowParameters+0xc8>)
 801199e:	f8c2 33b0 	str.w	r3, [r2, #944]	@ 0x3b0
        MacCtx.RxWindow2Delay = Nvm.MacGroup2.MacParams.JoinAcceptDelay2 + MacCtx.RxWindow2Config.WindowOffset;
 80119a2:	4b06      	ldr	r3, [pc, #24]	@ (80119bc <ComputeRxWindowParameters+0xbc>)
 80119a4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80119a6:	4a08      	ldr	r2, [pc, #32]	@ (80119c8 <ComputeRxWindowParameters+0xc8>)
 80119a8:	f8d2 23dc 	ldr.w	r2, [r2, #988]	@ 0x3dc
 80119ac:	4413      	add	r3, r2
 80119ae:	4a06      	ldr	r2, [pc, #24]	@ (80119c8 <ComputeRxWindowParameters+0xc8>)
 80119b0:	f8c2 33b4 	str.w	r3, [r2, #948]	@ 0x3b4
    }
}
 80119b4:	bf00      	nop
 80119b6:	3704      	adds	r7, #4
 80119b8:	46bd      	mov	sp, r7
 80119ba:	bd90      	pop	{r4, r7, pc}
 80119bc:	20001118 	.word	0x20001118
 80119c0:	20000f9c 	.word	0x20000f9c
 80119c4:	20000fb4 	.word	0x20000fb4
 80119c8:	20000be4 	.word	0x20000be4

080119cc <VerifyTxFrame>:

static LoRaMacStatus_t VerifyTxFrame( void )
{
 80119cc:	b580      	push	{r7, lr}
 80119ce:	b082      	sub	sp, #8
 80119d0:	af00      	add	r7, sp, #0
    size_t macCmdsSize = 0;
 80119d2:	2300      	movs	r3, #0
 80119d4:	607b      	str	r3, [r7, #4]

    if( Nvm.MacGroup2.NetworkActivation != ACTIVATION_TYPE_NONE )
 80119d6:	4b13      	ldr	r3, [pc, #76]	@ (8011a24 <VerifyTxFrame+0x58>)
 80119d8:	f893 3130 	ldrb.w	r3, [r3, #304]	@ 0x130
 80119dc:	2b00      	cmp	r3, #0
 80119de:	d01b      	beq.n	8011a18 <VerifyTxFrame+0x4c>
    {
        if( LoRaMacCommandsGetSizeSerializedCmds( &macCmdsSize ) != LORAMAC_COMMANDS_SUCCESS )
 80119e0:	1d3b      	adds	r3, r7, #4
 80119e2:	4618      	mov	r0, r3
 80119e4:	f002 ffd0 	bl	8014988 <LoRaMacCommandsGetSizeSerializedCmds>
 80119e8:	4603      	mov	r3, r0
 80119ea:	2b00      	cmp	r3, #0
 80119ec:	d001      	beq.n	80119f2 <VerifyTxFrame+0x26>
        {
            return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 80119ee:	2313      	movs	r3, #19
 80119f0:	e013      	b.n	8011a1a <VerifyTxFrame+0x4e>
        }

        if( ValidatePayloadLength( MacCtx.AppDataSize, Nvm.MacGroup1.ChannelsDatarate, macCmdsSize ) == false )
 80119f2:	4b0d      	ldr	r3, [pc, #52]	@ (8011a28 <VerifyTxFrame+0x5c>)
 80119f4:	f893 3237 	ldrb.w	r3, [r3, #567]	@ 0x237
 80119f8:	4a0a      	ldr	r2, [pc, #40]	@ (8011a24 <VerifyTxFrame+0x58>)
 80119fa:	f992 1039 	ldrsb.w	r1, [r2, #57]	@ 0x39
 80119fe:	687a      	ldr	r2, [r7, #4]
 8011a00:	b2d2      	uxtb	r2, r2
 8011a02:	4618      	mov	r0, r3
 8011a04:	f7ff f91a 	bl	8010c3c <ValidatePayloadLength>
 8011a08:	4603      	mov	r3, r0
 8011a0a:	f083 0301 	eor.w	r3, r3, #1
 8011a0e:	b2db      	uxtb	r3, r3
 8011a10:	2b00      	cmp	r3, #0
 8011a12:	d001      	beq.n	8011a18 <VerifyTxFrame+0x4c>
        {
            return LORAMAC_STATUS_LENGTH_ERROR;
 8011a14:	2308      	movs	r3, #8
 8011a16:	e000      	b.n	8011a1a <VerifyTxFrame+0x4e>
        }
    }
    return LORAMAC_STATUS_OK;
 8011a18:	2300      	movs	r3, #0
}
 8011a1a:	4618      	mov	r0, r3
 8011a1c:	3708      	adds	r7, #8
 8011a1e:	46bd      	mov	sp, r7
 8011a20:	bd80      	pop	{r7, pc}
 8011a22:	bf00      	nop
 8011a24:	20001118 	.word	0x20001118
 8011a28:	20000be4 	.word	0x20000be4

08011a2c <SerializeTxFrame>:

static LoRaMacStatus_t SerializeTxFrame( void )
{
 8011a2c:	b580      	push	{r7, lr}
 8011a2e:	b082      	sub	sp, #8
 8011a30:	af00      	add	r7, sp, #0
    LoRaMacSerializerStatus_t serializeStatus;

    switch( MacCtx.TxMsg.Type )
 8011a32:	4b18      	ldr	r3, [pc, #96]	@ (8011a94 <SerializeTxFrame+0x68>)
 8011a34:	f893 3104 	ldrb.w	r3, [r3, #260]	@ 0x104
 8011a38:	2b00      	cmp	r3, #0
 8011a3a:	d002      	beq.n	8011a42 <SerializeTxFrame+0x16>
 8011a3c:	2b04      	cmp	r3, #4
 8011a3e:	d011      	beq.n	8011a64 <SerializeTxFrame+0x38>
 8011a40:	e021      	b.n	8011a86 <SerializeTxFrame+0x5a>
    {
        case LORAMAC_MSG_TYPE_JOIN_REQUEST:
            serializeStatus = LoRaMacSerializerJoinRequest( &MacCtx.TxMsg.Message.JoinReq );
 8011a42:	4815      	ldr	r0, [pc, #84]	@ (8011a98 <SerializeTxFrame+0x6c>)
 8011a44:	f004 fac3 	bl	8015fce <LoRaMacSerializerJoinRequest>
 8011a48:	4603      	mov	r3, r0
 8011a4a:	71fb      	strb	r3, [r7, #7]
            if( LORAMAC_SERIALIZER_SUCCESS != serializeStatus )
 8011a4c:	79fb      	ldrb	r3, [r7, #7]
 8011a4e:	2b00      	cmp	r3, #0
 8011a50:	d001      	beq.n	8011a56 <SerializeTxFrame+0x2a>
            {
                return LORAMAC_STATUS_CRYPTO_ERROR;
 8011a52:	2311      	movs	r3, #17
 8011a54:	e01a      	b.n	8011a8c <SerializeTxFrame+0x60>
            }
            MacCtx.PktBufferLen = MacCtx.TxMsg.Message.JoinReq.BufSize;
 8011a56:	4b0f      	ldr	r3, [pc, #60]	@ (8011a94 <SerializeTxFrame+0x68>)
 8011a58:	f893 310c 	ldrb.w	r3, [r3, #268]	@ 0x10c
 8011a5c:	461a      	mov	r2, r3
 8011a5e:	4b0d      	ldr	r3, [pc, #52]	@ (8011a94 <SerializeTxFrame+0x68>)
 8011a60:	801a      	strh	r2, [r3, #0]
            break;
 8011a62:	e012      	b.n	8011a8a <SerializeTxFrame+0x5e>
            }
            MacCtx.PktBufferLen = MacCtx.TxMsg.Message.ReJoin0or2.BufSize;
            break;
#endif /* LORAMAC_VERSION */
        case LORAMAC_MSG_TYPE_DATA:
            serializeStatus = LoRaMacSerializerData( &MacCtx.TxMsg.Message.Data );
 8011a64:	480c      	ldr	r0, [pc, #48]	@ (8011a98 <SerializeTxFrame+0x6c>)
 8011a66:	f004 fb34 	bl	80160d2 <LoRaMacSerializerData>
 8011a6a:	4603      	mov	r3, r0
 8011a6c:	71fb      	strb	r3, [r7, #7]
            if( LORAMAC_SERIALIZER_SUCCESS != serializeStatus )
 8011a6e:	79fb      	ldrb	r3, [r7, #7]
 8011a70:	2b00      	cmp	r3, #0
 8011a72:	d001      	beq.n	8011a78 <SerializeTxFrame+0x4c>
            {
                return LORAMAC_STATUS_CRYPTO_ERROR;
 8011a74:	2311      	movs	r3, #17
 8011a76:	e009      	b.n	8011a8c <SerializeTxFrame+0x60>
            }
            MacCtx.PktBufferLen = MacCtx.TxMsg.Message.Data.BufSize;
 8011a78:	4b06      	ldr	r3, [pc, #24]	@ (8011a94 <SerializeTxFrame+0x68>)
 8011a7a:	f893 310c 	ldrb.w	r3, [r3, #268]	@ 0x10c
 8011a7e:	461a      	mov	r2, r3
 8011a80:	4b04      	ldr	r3, [pc, #16]	@ (8011a94 <SerializeTxFrame+0x68>)
 8011a82:	801a      	strh	r2, [r3, #0]
            break;
 8011a84:	e001      	b.n	8011a8a <SerializeTxFrame+0x5e>
        case LORAMAC_MSG_TYPE_JOIN_ACCEPT:
        case LORAMAC_MSG_TYPE_UNDEF:
        default:
            return LORAMAC_STATUS_PARAMETER_INVALID;
 8011a86:	2303      	movs	r3, #3
 8011a88:	e000      	b.n	8011a8c <SerializeTxFrame+0x60>
    }
    return LORAMAC_STATUS_OK;
 8011a8a:	2300      	movs	r3, #0
}
 8011a8c:	4618      	mov	r0, r3
 8011a8e:	3708      	adds	r7, #8
 8011a90:	46bd      	mov	sp, r7
 8011a92:	bd80      	pop	{r7, pc}
 8011a94:	20000be4 	.word	0x20000be4
 8011a98:	20000cec 	.word	0x20000cec

08011a9c <ScheduleTx>:

static LoRaMacStatus_t ScheduleTx( bool allowDelayedTx )
{
 8011a9c:	b580      	push	{r7, lr}
 8011a9e:	b090      	sub	sp, #64	@ 0x40
 8011aa0:	af02      	add	r7, sp, #8
 8011aa2:	4603      	mov	r3, r0
 8011aa4:	73fb      	strb	r3, [r7, #15]
    LoRaMacStatus_t status = LORAMAC_STATUS_PARAMETER_INVALID;
 8011aa6:	2303      	movs	r3, #3
 8011aa8:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
    NextChanParams_t nextChan;

    // Check class b collisions
    status = CheckForClassBCollision( );
 8011aac:	f7ff ff06 	bl	80118bc <CheckForClassBCollision>
 8011ab0:	4603      	mov	r3, r0
 8011ab2:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
    if( status != LORAMAC_STATUS_OK )
 8011ab6:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8011aba:	2b00      	cmp	r3, #0
 8011abc:	d002      	beq.n	8011ac4 <ScheduleTx+0x28>
    {
        return status;
 8011abe:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8011ac2:	e092      	b.n	8011bea <ScheduleTx+0x14e>
    }

    // Update back-off
    CalculateBackOff( );
 8011ac4:	f000 f8f8 	bl	8011cb8 <CalculateBackOff>

    // Serialize frame
    status = SerializeTxFrame( );
 8011ac8:	f7ff ffb0 	bl	8011a2c <SerializeTxFrame>
 8011acc:	4603      	mov	r3, r0
 8011ace:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
    if( status != LORAMAC_STATUS_OK )
 8011ad2:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8011ad6:	2b00      	cmp	r3, #0
 8011ad8:	d002      	beq.n	8011ae0 <ScheduleTx+0x44>
    {
        return status;
 8011ada:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8011ade:	e084      	b.n	8011bea <ScheduleTx+0x14e>
    }

    nextChan.AggrTimeOff = Nvm.MacGroup1.AggregatedTimeOff;
 8011ae0:	4b44      	ldr	r3, [pc, #272]	@ (8011bf4 <ScheduleTx+0x158>)
 8011ae2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8011ae4:	617b      	str	r3, [r7, #20]
    nextChan.Datarate = Nvm.MacGroup1.ChannelsDatarate;
 8011ae6:	4b43      	ldr	r3, [pc, #268]	@ (8011bf4 <ScheduleTx+0x158>)
 8011ae8:	f993 3039 	ldrsb.w	r3, [r3, #57]	@ 0x39
 8011aec:	773b      	strb	r3, [r7, #28]
    nextChan.DutyCycleEnabled = Nvm.MacGroup2.DutyCycleOn;
 8011aee:	4b41      	ldr	r3, [pc, #260]	@ (8011bf4 <ScheduleTx+0x158>)
 8011af0:	f893 311c 	ldrb.w	r3, [r3, #284]	@ 0x11c
 8011af4:	77bb      	strb	r3, [r7, #30]
    nextChan.ElapsedTimeSinceStartUp = SysTimeSub( SysTimeGetMcuTime( ), Nvm.MacGroup2.InitializationTime );
 8011af6:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8011afa:	4618      	mov	r0, r3
 8011afc:	f00d f8a8 	bl	801ec50 <SysTimeGetMcuTime>
 8011b00:	4638      	mov	r0, r7
 8011b02:	4b3c      	ldr	r3, [pc, #240]	@ (8011bf4 <ScheduleTx+0x158>)
 8011b04:	f8d3 2128 	ldr.w	r2, [r3, #296]	@ 0x128
 8011b08:	9200      	str	r2, [sp, #0]
 8011b0a:	f8d3 3124 	ldr.w	r3, [r3, #292]	@ 0x124
 8011b0e:	f107 022c 	add.w	r2, r7, #44	@ 0x2c
 8011b12:	ca06      	ldmia	r2, {r1, r2}
 8011b14:	f00c fffd 	bl	801eb12 <SysTimeSub>
 8011b18:	f107 0320 	add.w	r3, r7, #32
 8011b1c:	463a      	mov	r2, r7
 8011b1e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8011b22:	e883 0003 	stmia.w	r3, {r0, r1}
    nextChan.LastAggrTx = Nvm.MacGroup1.LastTxDoneTime;
 8011b26:	4b33      	ldr	r3, [pc, #204]	@ (8011bf4 <ScheduleTx+0x158>)
 8011b28:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011b2a:	61bb      	str	r3, [r7, #24]
    nextChan.LastTxIsJoinRequest = false;
 8011b2c:	2300      	movs	r3, #0
 8011b2e:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
    nextChan.Joined = true;
 8011b32:	2301      	movs	r3, #1
 8011b34:	777b      	strb	r3, [r7, #29]
    nextChan.PktLen = MacCtx.PktBufferLen;
 8011b36:	4b30      	ldr	r3, [pc, #192]	@ (8011bf8 <ScheduleTx+0x15c>)
 8011b38:	881b      	ldrh	r3, [r3, #0]
 8011b3a:	857b      	strh	r3, [r7, #42]	@ 0x2a

    // Setup the parameters based on the join status
    if( Nvm.MacGroup2.NetworkActivation == ACTIVATION_TYPE_NONE )
 8011b3c:	4b2d      	ldr	r3, [pc, #180]	@ (8011bf4 <ScheduleTx+0x158>)
 8011b3e:	f893 3130 	ldrb.w	r3, [r3, #304]	@ 0x130
 8011b42:	2b00      	cmp	r3, #0
 8011b44:	d104      	bne.n	8011b50 <ScheduleTx+0xb4>
    {
        nextChan.LastTxIsJoinRequest = true;
 8011b46:	2301      	movs	r3, #1
 8011b48:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
        nextChan.Joined = false;
 8011b4c:	2300      	movs	r3, #0
 8011b4e:	777b      	strb	r3, [r7, #29]
    }

    // Select channel
    status = RegionNextChannel( Nvm.MacGroup2.Region, &nextChan, &MacCtx.Channel, &MacCtx.DutyCycleWaitTime, &Nvm.MacGroup1.AggregatedTimeOff );
 8011b50:	4b28      	ldr	r3, [pc, #160]	@ (8011bf4 <ScheduleTx+0x158>)
 8011b52:	f893 0048 	ldrb.w	r0, [r3, #72]	@ 0x48
 8011b56:	f107 0114 	add.w	r1, r7, #20
 8011b5a:	4b28      	ldr	r3, [pc, #160]	@ (8011bfc <ScheduleTx+0x160>)
 8011b5c:	9300      	str	r3, [sp, #0]
 8011b5e:	4b28      	ldr	r3, [pc, #160]	@ (8011c00 <ScheduleTx+0x164>)
 8011b60:	4a28      	ldr	r2, [pc, #160]	@ (8011c04 <ScheduleTx+0x168>)
 8011b62:	f004 fe20 	bl	80167a6 <RegionNextChannel>
 8011b66:	4603      	mov	r3, r0
 8011b68:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37

    if( status != LORAMAC_STATUS_OK )
 8011b6c:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8011b70:	2b00      	cmp	r3, #0
 8011b72:	d025      	beq.n	8011bc0 <ScheduleTx+0x124>
    {
        if( status == LORAMAC_STATUS_DUTYCYCLE_RESTRICTED )
 8011b74:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8011b78:	2b0b      	cmp	r3, #11
 8011b7a:	d11e      	bne.n	8011bba <ScheduleTx+0x11e>
        {
            if( MacCtx.DutyCycleWaitTime != 0 )
 8011b7c:	4b1e      	ldr	r3, [pc, #120]	@ (8011bf8 <ScheduleTx+0x15c>)
 8011b7e:	f8d3 3494 	ldr.w	r3, [r3, #1172]	@ 0x494
 8011b82:	2b00      	cmp	r3, #0
 8011b84:	d01c      	beq.n	8011bc0 <ScheduleTx+0x124>
            {
                if( allowDelayedTx == true )
 8011b86:	7bfb      	ldrb	r3, [r7, #15]
 8011b88:	2b00      	cmp	r3, #0
 8011b8a:	d013      	beq.n	8011bb4 <ScheduleTx+0x118>
                {
                    // Allow delayed transmissions. We have to allow it in case
                    // the MAC must retransmit a frame with the frame repetitions
                    MacCtx.MacState |= LORAMAC_TX_DELAYED;
 8011b8c:	4b1a      	ldr	r3, [pc, #104]	@ (8011bf8 <ScheduleTx+0x15c>)
 8011b8e:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 8011b92:	f043 0320 	orr.w	r3, r3, #32
 8011b96:	4a18      	ldr	r2, [pc, #96]	@ (8011bf8 <ScheduleTx+0x15c>)
 8011b98:	f8c2 3340 	str.w	r3, [r2, #832]	@ 0x340
                    TimerSetValue( &MacCtx.TxDelayedTimer, MacCtx.DutyCycleWaitTime );
 8011b9c:	4b16      	ldr	r3, [pc, #88]	@ (8011bf8 <ScheduleTx+0x15c>)
 8011b9e:	f8d3 3494 	ldr.w	r3, [r3, #1172]	@ 0x494
 8011ba2:	4619      	mov	r1, r3
 8011ba4:	4818      	ldr	r0, [pc, #96]	@ (8011c08 <ScheduleTx+0x16c>)
 8011ba6:	f00d fd8b 	bl	801f6c0 <UTIL_TIMER_SetPeriod>
                    TimerStart( &MacCtx.TxDelayedTimer );
 8011baa:	4817      	ldr	r0, [pc, #92]	@ (8011c08 <ScheduleTx+0x16c>)
 8011bac:	f00d fcaa 	bl	801f504 <UTIL_TIMER_Start>
                    return LORAMAC_STATUS_OK;
 8011bb0:	2300      	movs	r3, #0
 8011bb2:	e01a      	b.n	8011bea <ScheduleTx+0x14e>
                }
                // Need to delay, but allowDelayedTx does not allow it
                return status;
 8011bb4:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8011bb8:	e017      	b.n	8011bea <ScheduleTx+0x14e>
            }
        }
        else
        {// State where the MAC cannot send a frame
            return status;
 8011bba:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8011bbe:	e014      	b.n	8011bea <ScheduleTx+0x14e>
        }
    }

    // Compute window parameters, offsets, rx symbols, system errors etc.
    ComputeRxWindowParameters( );
 8011bc0:	f7ff fe9e 	bl	8011900 <ComputeRxWindowParameters>

    // Verify TX frame
    status = VerifyTxFrame( );
 8011bc4:	f7ff ff02 	bl	80119cc <VerifyTxFrame>
 8011bc8:	4603      	mov	r3, r0
 8011bca:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
    if( status != LORAMAC_STATUS_OK )
 8011bce:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8011bd2:	2b00      	cmp	r3, #0
 8011bd4:	d002      	beq.n	8011bdc <ScheduleTx+0x140>
    {
        return status;
 8011bd6:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8011bda:	e006      	b.n	8011bea <ScheduleTx+0x14e>
    }

    // Try to send now
    return SendFrameOnChannel( MacCtx.Channel );
 8011bdc:	4b06      	ldr	r3, [pc, #24]	@ (8011bf8 <ScheduleTx+0x15c>)
 8011bde:	f893 341b 	ldrb.w	r3, [r3, #1051]	@ 0x41b
 8011be2:	4618      	mov	r0, r3
 8011be4:	f000 fb74 	bl	80122d0 <SendFrameOnChannel>
 8011be8:	4603      	mov	r3, r0
}
 8011bea:	4618      	mov	r0, r3
 8011bec:	3738      	adds	r7, #56	@ 0x38
 8011bee:	46bd      	mov	sp, r7
 8011bf0:	bd80      	pop	{r7, pc}
 8011bf2:	bf00      	nop
 8011bf4:	20001118 	.word	0x20001118
 8011bf8:	20000be4 	.word	0x20000be4
 8011bfc:	20001148 	.word	0x20001148
 8011c00:	20001078 	.word	0x20001078
 8011c04:	20000fff 	.word	0x20000fff
 8011c08:	20000f4c 	.word	0x20000f4c

08011c0c <SecureFrame>:

static LoRaMacStatus_t SecureFrame( uint8_t txDr, uint8_t txCh )
{
 8011c0c:	b580      	push	{r7, lr}
 8011c0e:	b084      	sub	sp, #16
 8011c10:	af00      	add	r7, sp, #0
 8011c12:	4603      	mov	r3, r0
 8011c14:	460a      	mov	r2, r1
 8011c16:	71fb      	strb	r3, [r7, #7]
 8011c18:	4613      	mov	r3, r2
 8011c1a:	71bb      	strb	r3, [r7, #6]
    LoRaMacCryptoStatus_t macCryptoStatus = LORAMAC_CRYPTO_ERROR;
 8011c1c:	2312      	movs	r3, #18
 8011c1e:	73fb      	strb	r3, [r7, #15]
    uint32_t fCntUp = 0;
 8011c20:	2300      	movs	r3, #0
 8011c22:	60bb      	str	r3, [r7, #8]

    switch( MacCtx.TxMsg.Type )
 8011c24:	4b22      	ldr	r3, [pc, #136]	@ (8011cb0 <SecureFrame+0xa4>)
 8011c26:	f893 3104 	ldrb.w	r3, [r3, #260]	@ 0x104
 8011c2a:	2b00      	cmp	r3, #0
 8011c2c:	d002      	beq.n	8011c34 <SecureFrame+0x28>
 8011c2e:	2b04      	cmp	r3, #4
 8011c30:	d011      	beq.n	8011c56 <SecureFrame+0x4a>
 8011c32:	e036      	b.n	8011ca2 <SecureFrame+0x96>
    {
        case LORAMAC_MSG_TYPE_JOIN_REQUEST:
            macCryptoStatus = LoRaMacCryptoPrepareJoinRequest( &MacCtx.TxMsg.Message.JoinReq );
 8011c34:	481f      	ldr	r0, [pc, #124]	@ (8011cb4 <SecureFrame+0xa8>)
 8011c36:	f003 fd9d 	bl	8015774 <LoRaMacCryptoPrepareJoinRequest>
 8011c3a:	4603      	mov	r3, r0
 8011c3c:	73fb      	strb	r3, [r7, #15]
            if( LORAMAC_CRYPTO_SUCCESS != macCryptoStatus )
 8011c3e:	7bfb      	ldrb	r3, [r7, #15]
 8011c40:	2b00      	cmp	r3, #0
 8011c42:	d001      	beq.n	8011c48 <SecureFrame+0x3c>
            {
                return LORAMAC_STATUS_CRYPTO_ERROR;
 8011c44:	2311      	movs	r3, #17
 8011c46:	e02f      	b.n	8011ca8 <SecureFrame+0x9c>
            }
            MacCtx.PktBufferLen = MacCtx.TxMsg.Message.JoinReq.BufSize;
 8011c48:	4b19      	ldr	r3, [pc, #100]	@ (8011cb0 <SecureFrame+0xa4>)
 8011c4a:	f893 310c 	ldrb.w	r3, [r3, #268]	@ 0x10c
 8011c4e:	461a      	mov	r2, r3
 8011c50:	4b17      	ldr	r3, [pc, #92]	@ (8011cb0 <SecureFrame+0xa4>)
 8011c52:	801a      	strh	r2, [r3, #0]
            break;
 8011c54:	e027      	b.n	8011ca6 <SecureFrame+0x9a>
            MacCtx.PktBufferLen = MacCtx.TxMsg.Message.ReJoin0or2.BufSize;
            break;
#endif /* LORAMAC_VERSION */
        case LORAMAC_MSG_TYPE_DATA:

            if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoGetFCntUp( &fCntUp ) )
 8011c56:	f107 0308 	add.w	r3, r7, #8
 8011c5a:	4618      	mov	r0, r3
 8011c5c:	f003 fcc4 	bl	80155e8 <LoRaMacCryptoGetFCntUp>
 8011c60:	4603      	mov	r3, r0
 8011c62:	2b00      	cmp	r3, #0
 8011c64:	d001      	beq.n	8011c6a <SecureFrame+0x5e>
            {
                return LORAMAC_STATUS_FCNT_HANDLER_ERROR;
 8011c66:	2312      	movs	r3, #18
 8011c68:	e01e      	b.n	8011ca8 <SecureFrame+0x9c>
            }

#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
            if( ( MacCtx.ChannelsNbTransCounter >= 1 ) || ( MacCtx.AckTimeoutRetriesCounter > 1 ) )
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
            if( MacCtx.ChannelsNbTransCounter >= 1 )
 8011c6a:	4b11      	ldr	r3, [pc, #68]	@ (8011cb0 <SecureFrame+0xa4>)
 8011c6c:	f893 3418 	ldrb.w	r3, [r3, #1048]	@ 0x418
 8011c70:	2b00      	cmp	r3, #0
 8011c72:	d002      	beq.n	8011c7a <SecureFrame+0x6e>
#endif /* LORAMAC_VERSION */
            {
                fCntUp -= 1;
 8011c74:	68bb      	ldr	r3, [r7, #8]
 8011c76:	3b01      	subs	r3, #1
 8011c78:	60bb      	str	r3, [r7, #8]
            }

            macCryptoStatus = LoRaMacCryptoSecureMessage( fCntUp, txDr, txCh, &MacCtx.TxMsg.Message.Data );
 8011c7a:	68b8      	ldr	r0, [r7, #8]
 8011c7c:	79ba      	ldrb	r2, [r7, #6]
 8011c7e:	79f9      	ldrb	r1, [r7, #7]
 8011c80:	4b0c      	ldr	r3, [pc, #48]	@ (8011cb4 <SecureFrame+0xa8>)
 8011c82:	f003 fe9d 	bl	80159c0 <LoRaMacCryptoSecureMessage>
 8011c86:	4603      	mov	r3, r0
 8011c88:	73fb      	strb	r3, [r7, #15]
            if( LORAMAC_CRYPTO_SUCCESS != macCryptoStatus )
 8011c8a:	7bfb      	ldrb	r3, [r7, #15]
 8011c8c:	2b00      	cmp	r3, #0
 8011c8e:	d001      	beq.n	8011c94 <SecureFrame+0x88>
            {
                return LORAMAC_STATUS_CRYPTO_ERROR;
 8011c90:	2311      	movs	r3, #17
 8011c92:	e009      	b.n	8011ca8 <SecureFrame+0x9c>
            }
            MacCtx.PktBufferLen = MacCtx.TxMsg.Message.Data.BufSize;
 8011c94:	4b06      	ldr	r3, [pc, #24]	@ (8011cb0 <SecureFrame+0xa4>)
 8011c96:	f893 310c 	ldrb.w	r3, [r3, #268]	@ 0x10c
 8011c9a:	461a      	mov	r2, r3
 8011c9c:	4b04      	ldr	r3, [pc, #16]	@ (8011cb0 <SecureFrame+0xa4>)
 8011c9e:	801a      	strh	r2, [r3, #0]
            break;
 8011ca0:	e001      	b.n	8011ca6 <SecureFrame+0x9a>
        case LORAMAC_MSG_TYPE_JOIN_ACCEPT:
        case LORAMAC_MSG_TYPE_UNDEF:
        default:
            return LORAMAC_STATUS_PARAMETER_INVALID;
 8011ca2:	2303      	movs	r3, #3
 8011ca4:	e000      	b.n	8011ca8 <SecureFrame+0x9c>
    }
    return LORAMAC_STATUS_OK;
 8011ca6:	2300      	movs	r3, #0
}
 8011ca8:	4618      	mov	r0, r3
 8011caa:	3710      	adds	r7, #16
 8011cac:	46bd      	mov	sp, r7
 8011cae:	bd80      	pop	{r7, pc}
 8011cb0:	20000be4 	.word	0x20000be4
 8011cb4:	20000cec 	.word	0x20000cec

08011cb8 <CalculateBackOff>:

static void CalculateBackOff( void )
{
 8011cb8:	b480      	push	{r7}
 8011cba:	af00      	add	r7, sp, #0
    // Make sure that the calculation of the backoff time for the aggregated time off will only be done in
    // case the value is zero. It will be set to zero in the function RegionNextChannel.
    if( Nvm.MacGroup1.AggregatedTimeOff == 0 )
 8011cbc:	4b09      	ldr	r3, [pc, #36]	@ (8011ce4 <CalculateBackOff+0x2c>)
 8011cbe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8011cc0:	2b00      	cmp	r3, #0
 8011cc2:	d10a      	bne.n	8011cda <CalculateBackOff+0x22>
    {
        // Update aggregated time-off. This must be an assignment and no incremental
        // update as we do only calculate the time-off based on the last transmission
        Nvm.MacGroup1.AggregatedTimeOff = ( MacCtx.TxTimeOnAir * Nvm.MacGroup2.AggregatedDCycle - MacCtx.TxTimeOnAir );
 8011cc4:	4b07      	ldr	r3, [pc, #28]	@ (8011ce4 <CalculateBackOff+0x2c>)
 8011cc6:	f8b3 3120 	ldrh.w	r3, [r3, #288]	@ 0x120
 8011cca:	3b01      	subs	r3, #1
 8011ccc:	4a06      	ldr	r2, [pc, #24]	@ (8011ce8 <CalculateBackOff+0x30>)
 8011cce:	f8d2 241c 	ldr.w	r2, [r2, #1052]	@ 0x41c
 8011cd2:	fb02 f303 	mul.w	r3, r2, r3
 8011cd6:	4a03      	ldr	r2, [pc, #12]	@ (8011ce4 <CalculateBackOff+0x2c>)
 8011cd8:	6313      	str	r3, [r2, #48]	@ 0x30
    }
}
 8011cda:	bf00      	nop
 8011cdc:	46bd      	mov	sp, r7
 8011cde:	bc80      	pop	{r7}
 8011ce0:	4770      	bx	lr
 8011ce2:	bf00      	nop
 8011ce4:	20001118 	.word	0x20001118
 8011ce8:	20000be4 	.word	0x20000be4

08011cec <RemoveMacCommands>:

static void RemoveMacCommands( LoRaMacRxSlot_t rxSlot, LoRaMacFrameCtrl_t fCtrl, Mcps_t request )
{
 8011cec:	b580      	push	{r7, lr}
 8011cee:	b082      	sub	sp, #8
 8011cf0:	af00      	add	r7, sp, #0
 8011cf2:	4603      	mov	r3, r0
 8011cf4:	7139      	strb	r1, [r7, #4]
 8011cf6:	71fb      	strb	r3, [r7, #7]
 8011cf8:	4613      	mov	r3, r2
 8011cfa:	71bb      	strb	r3, [r7, #6]
    if( rxSlot == RX_SLOT_WIN_1 || rxSlot == RX_SLOT_WIN_2  )
 8011cfc:	79fb      	ldrb	r3, [r7, #7]
 8011cfe:	2b00      	cmp	r3, #0
 8011d00:	d002      	beq.n	8011d08 <RemoveMacCommands+0x1c>
 8011d02:	79fb      	ldrb	r3, [r7, #7]
 8011d04:	2b01      	cmp	r3, #1
 8011d06:	d10d      	bne.n	8011d24 <RemoveMacCommands+0x38>
    {
        // Remove all sticky MAC commands answers since we can assume
        // that they have been received by the server.
        if( request == MCPS_CONFIRMED )
 8011d08:	79bb      	ldrb	r3, [r7, #6]
 8011d0a:	2b01      	cmp	r3, #1
 8011d0c:	d108      	bne.n	8011d20 <RemoveMacCommands+0x34>
        {
            if( fCtrl.Bits.Ack == 1 )
 8011d0e:	793b      	ldrb	r3, [r7, #4]
 8011d10:	f003 0320 	and.w	r3, r3, #32
 8011d14:	b2db      	uxtb	r3, r3
 8011d16:	2b00      	cmp	r3, #0
 8011d18:	d004      	beq.n	8011d24 <RemoveMacCommands+0x38>
            {  // For confirmed uplinks only if we have received an ACK.
                LoRaMacCommandsRemoveStickyAnsCmds( );
 8011d1a:	f002 fe09 	bl	8014930 <LoRaMacCommandsRemoveStickyAnsCmds>
        else
        {
            LoRaMacCommandsRemoveStickyAnsCmds( );
        }
    }
}
 8011d1e:	e001      	b.n	8011d24 <RemoveMacCommands+0x38>
            LoRaMacCommandsRemoveStickyAnsCmds( );
 8011d20:	f002 fe06 	bl	8014930 <LoRaMacCommandsRemoveStickyAnsCmds>
}
 8011d24:	bf00      	nop
 8011d26:	3708      	adds	r7, #8
 8011d28:	46bd      	mov	sp, r7
 8011d2a:	bd80      	pop	{r7, pc}

08011d2c <ResetMacParameters>:

static void ResetMacParameters( bool isRejoin )
{
 8011d2c:	b5b0      	push	{r4, r5, r7, lr}
 8011d2e:	b092      	sub	sp, #72	@ 0x48
 8011d30:	af00      	add	r7, sp, #0
 8011d32:	4603      	mov	r3, r0
 8011d34:	71fb      	strb	r3, [r7, #7]
    LoRaMacClassBCallback_t classBCallbacks;
    LoRaMacClassBParams_t classBParams;

    if( isRejoin == false )
 8011d36:	79fb      	ldrb	r3, [r7, #7]
 8011d38:	f083 0301 	eor.w	r3, r3, #1
 8011d3c:	b2db      	uxtb	r3, r3
 8011d3e:	2b00      	cmp	r3, #0
 8011d40:	d003      	beq.n	8011d4a <ResetMacParameters+0x1e>
    {
        Nvm.MacGroup2.NetworkActivation = ACTIVATION_TYPE_NONE;
 8011d42:	4b88      	ldr	r3, [pc, #544]	@ (8011f64 <ResetMacParameters+0x238>)
 8011d44:	2200      	movs	r2, #0
 8011d46:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
    }

    // ADR counter
    Nvm.MacGroup1.AdrAckCounter = 0;
 8011d4a:	4b86      	ldr	r3, [pc, #536]	@ (8011f64 <ResetMacParameters+0x238>)
 8011d4c:	2200      	movs	r2, #0
 8011d4e:	629a      	str	r2, [r3, #40]	@ 0x28

    MacCtx.ChannelsNbTransCounter = 0;
 8011d50:	4b85      	ldr	r3, [pc, #532]	@ (8011f68 <ResetMacParameters+0x23c>)
 8011d52:	2200      	movs	r2, #0
 8011d54:	f883 2418 	strb.w	r2, [r3, #1048]	@ 0x418
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
    MacCtx.AckTimeoutRetries = 1;
    MacCtx.AckTimeoutRetriesCounter = 1;
    MacCtx.AckTimeoutRetry = false;
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    MacCtx.RetransmitTimeoutRetry = false;
 8011d58:	4b83      	ldr	r3, [pc, #524]	@ (8011f68 <ResetMacParameters+0x23c>)
 8011d5a:	2200      	movs	r2, #0
 8011d5c:	f883 2419 	strb.w	r2, [r3, #1049]	@ 0x419
    MacCtx.ResponseTimeoutStartTime = 0;
 8011d60:	4b81      	ldr	r3, [pc, #516]	@ (8011f68 <ResetMacParameters+0x23c>)
 8011d62:	2200      	movs	r2, #0
 8011d64:	f8c3 2498 	str.w	r2, [r3, #1176]	@ 0x498
#endif /* LORAMAC_VERSION */

    Nvm.MacGroup2.MaxDCycle = 0;
 8011d68:	4b7e      	ldr	r3, [pc, #504]	@ (8011f64 <ResetMacParameters+0x238>)
 8011d6a:	2200      	movs	r2, #0
 8011d6c:	f883 211b 	strb.w	r2, [r3, #283]	@ 0x11b
    Nvm.MacGroup2.AggregatedDCycle = 1;
 8011d70:	4b7c      	ldr	r3, [pc, #496]	@ (8011f64 <ResetMacParameters+0x238>)
 8011d72:	2201      	movs	r2, #1
 8011d74:	f8a3 2120 	strh.w	r2, [r3, #288]	@ 0x120

    Nvm.MacGroup1.ChannelsTxPower = Nvm.MacGroup2.ChannelsTxPowerDefault;
 8011d78:	4b7a      	ldr	r3, [pc, #488]	@ (8011f64 <ResetMacParameters+0x238>)
 8011d7a:	f993 20dc 	ldrsb.w	r2, [r3, #220]	@ 0xdc
 8011d7e:	4b79      	ldr	r3, [pc, #484]	@ (8011f64 <ResetMacParameters+0x238>)
 8011d80:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
    Nvm.MacGroup1.ChannelsDatarate = Nvm.MacGroup2.ChannelsDatarateDefault;
 8011d84:	4b77      	ldr	r3, [pc, #476]	@ (8011f64 <ResetMacParameters+0x238>)
 8011d86:	f993 20dd 	ldrsb.w	r2, [r3, #221]	@ 0xdd
 8011d8a:	4b76      	ldr	r3, [pc, #472]	@ (8011f64 <ResetMacParameters+0x238>)
 8011d8c:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
    Nvm.MacGroup2.MacParams.Rx1DrOffset = Nvm.MacGroup2.MacParamsDefaults.Rx1DrOffset;
 8011d90:	4b74      	ldr	r3, [pc, #464]	@ (8011f64 <ResetMacParameters+0x238>)
 8011d92:	f893 20b1 	ldrb.w	r2, [r3, #177]	@ 0xb1
 8011d96:	4b73      	ldr	r3, [pc, #460]	@ (8011f64 <ResetMacParameters+0x238>)
 8011d98:	f883 2069 	strb.w	r2, [r3, #105]	@ 0x69
    Nvm.MacGroup2.MacParams.Rx2Channel = Nvm.MacGroup2.MacParamsDefaults.Rx2Channel;
 8011d9c:	4b71      	ldr	r3, [pc, #452]	@ (8011f64 <ResetMacParameters+0x238>)
 8011d9e:	4a71      	ldr	r2, [pc, #452]	@ (8011f64 <ResetMacParameters+0x238>)
 8011da0:	336c      	adds	r3, #108	@ 0x6c
 8011da2:	32b4      	adds	r2, #180	@ 0xb4
 8011da4:	e892 0003 	ldmia.w	r2, {r0, r1}
 8011da8:	e883 0003 	stmia.w	r3, {r0, r1}
    Nvm.MacGroup2.MacParams.RxCChannel = Nvm.MacGroup2.MacParamsDefaults.RxCChannel;
 8011dac:	4b6d      	ldr	r3, [pc, #436]	@ (8011f64 <ResetMacParameters+0x238>)
 8011dae:	4a6d      	ldr	r2, [pc, #436]	@ (8011f64 <ResetMacParameters+0x238>)
 8011db0:	3374      	adds	r3, #116	@ 0x74
 8011db2:	32bc      	adds	r2, #188	@ 0xbc
 8011db4:	e892 0003 	ldmia.w	r2, {r0, r1}
 8011db8:	e883 0003 	stmia.w	r3, {r0, r1}
    Nvm.MacGroup2.MacParams.UplinkDwellTime = Nvm.MacGroup2.MacParamsDefaults.UplinkDwellTime;
 8011dbc:	4b69      	ldr	r3, [pc, #420]	@ (8011f64 <ResetMacParameters+0x238>)
 8011dbe:	f893 20c4 	ldrb.w	r2, [r3, #196]	@ 0xc4
 8011dc2:	4b68      	ldr	r3, [pc, #416]	@ (8011f64 <ResetMacParameters+0x238>)
 8011dc4:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
    Nvm.MacGroup2.MacParams.DownlinkDwellTime = Nvm.MacGroup2.MacParamsDefaults.DownlinkDwellTime;
 8011dc8:	4b66      	ldr	r3, [pc, #408]	@ (8011f64 <ResetMacParameters+0x238>)
 8011dca:	f893 20c5 	ldrb.w	r2, [r3, #197]	@ 0xc5
 8011dce:	4b65      	ldr	r3, [pc, #404]	@ (8011f64 <ResetMacParameters+0x238>)
 8011dd0:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d
    Nvm.MacGroup2.MacParams.MaxEirp = Nvm.MacGroup2.MacParamsDefaults.MaxEirp;
 8011dd4:	4b63      	ldr	r3, [pc, #396]	@ (8011f64 <ResetMacParameters+0x238>)
 8011dd6:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 8011dda:	4a62      	ldr	r2, [pc, #392]	@ (8011f64 <ResetMacParameters+0x238>)
 8011ddc:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
    Nvm.MacGroup2.MacParams.AntennaGain = Nvm.MacGroup2.MacParamsDefaults.AntennaGain;
 8011de0:	4b60      	ldr	r3, [pc, #384]	@ (8011f64 <ResetMacParameters+0x238>)
 8011de2:	f8d3 30cc 	ldr.w	r3, [r3, #204]	@ 0xcc
 8011de6:	4a5f      	ldr	r2, [pc, #380]	@ (8011f64 <ResetMacParameters+0x238>)
 8011de8:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
    Nvm.MacGroup2.MacParams.AdrAckLimit = Nvm.MacGroup2.MacParamsDefaults.AdrAckLimit;
 8011dec:	4b5d      	ldr	r3, [pc, #372]	@ (8011f64 <ResetMacParameters+0x238>)
 8011dee:	f8b3 20d0 	ldrh.w	r2, [r3, #208]	@ 0xd0
 8011df2:	4b5c      	ldr	r3, [pc, #368]	@ (8011f64 <ResetMacParameters+0x238>)
 8011df4:	f8a3 2088 	strh.w	r2, [r3, #136]	@ 0x88
    Nvm.MacGroup2.MacParams.AdrAckDelay = Nvm.MacGroup2.MacParamsDefaults.AdrAckDelay;
 8011df8:	4b5a      	ldr	r3, [pc, #360]	@ (8011f64 <ResetMacParameters+0x238>)
 8011dfa:	f8b3 20d2 	ldrh.w	r2, [r3, #210]	@ 0xd2
 8011dfe:	4b59      	ldr	r3, [pc, #356]	@ (8011f64 <ResetMacParameters+0x238>)
 8011e00:	f8a3 208a 	strh.w	r2, [r3, #138]	@ 0x8a

    MacCtx.NodeAckRequested = false;
 8011e04:	4b58      	ldr	r3, [pc, #352]	@ (8011f68 <ResetMacParameters+0x23c>)
 8011e06:	2200      	movs	r2, #0
 8011e08:	f883 241a 	strb.w	r2, [r3, #1050]	@ 0x41a
    Nvm.MacGroup1.SrvAckRequested = false;
 8011e0c:	4b55      	ldr	r3, [pc, #340]	@ (8011f64 <ResetMacParameters+0x238>)
 8011e0e:	2200      	movs	r2, #0
 8011e10:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    Nvm.MacGroup2.ChannelsDatarateChangedLinkAdrReq = false;
 8011e14:	4b53      	ldr	r3, [pc, #332]	@ (8011f64 <ResetMacParameters+0x238>)
 8011e16:	2200      	movs	r2, #0
 8011e18:	f883 211d 	strb.w	r2, [r3, #285]	@ 0x11d
    Nvm.MacGroup2.DownlinkReceived = false;
 8011e1c:	4b51      	ldr	r3, [pc, #324]	@ (8011f64 <ResetMacParameters+0x238>)
 8011e1e:	2200      	movs	r2, #0
 8011e20:	f883 211e 	strb.w	r2, [r3, #286]	@ 0x11e
#endif /* LORAMAC_VERSION */

    Nvm.MacGroup2.Rejoin0UplinksLimit = 0;
 8011e24:	4b4f      	ldr	r3, [pc, #316]	@ (8011f64 <ResetMacParameters+0x238>)
 8011e26:	2200      	movs	r2, #0
 8011e28:	f8c3 2134 	str.w	r2, [r3, #308]	@ 0x134
    Nvm.MacGroup2.ForceRejoinMaxRetries = 0;
 8011e2c:	4b4d      	ldr	r3, [pc, #308]	@ (8011f64 <ResetMacParameters+0x238>)
 8011e2e:	2200      	movs	r2, #0
 8011e30:	f883 2138 	strb.w	r2, [r3, #312]	@ 0x138
    Nvm.MacGroup2.ForceRejoinType = 0;
 8011e34:	4b4b      	ldr	r3, [pc, #300]	@ (8011f64 <ResetMacParameters+0x238>)
 8011e36:	2200      	movs	r2, #0
 8011e38:	f883 2139 	strb.w	r2, [r3, #313]	@ 0x139
    Nvm.MacGroup2.Rejoin0CycleInSec = 0;
 8011e3c:	4b49      	ldr	r3, [pc, #292]	@ (8011f64 <ResetMacParameters+0x238>)
 8011e3e:	2200      	movs	r2, #0
 8011e40:	f8c3 213c 	str.w	r2, [r3, #316]	@ 0x13c
    Nvm.MacGroup2.Rejoin1CycleInSec = 0;
 8011e44:	4b47      	ldr	r3, [pc, #284]	@ (8011f64 <ResetMacParameters+0x238>)
 8011e46:	2200      	movs	r2, #0
 8011e48:	f8c3 2140 	str.w	r2, [r3, #320]	@ 0x140
    Nvm.MacGroup2.IsRejoin0RequestQueued = 0;
 8011e4c:	4b45      	ldr	r3, [pc, #276]	@ (8011f64 <ResetMacParameters+0x238>)
 8011e4e:	2200      	movs	r2, #0
 8011e50:	f883 2145 	strb.w	r2, [r3, #325]	@ 0x145
    Nvm.MacGroup2.IsRejoin1RequestQueued = 0;
 8011e54:	4b43      	ldr	r3, [pc, #268]	@ (8011f64 <ResetMacParameters+0x238>)
 8011e56:	2200      	movs	r2, #0
 8011e58:	f883 2146 	strb.w	r2, [r3, #326]	@ 0x146
    Nvm.MacGroup2.IsRejoin2RequestQueued = 0;
 8011e5c:	4b41      	ldr	r3, [pc, #260]	@ (8011f64 <ResetMacParameters+0x238>)
 8011e5e:	2200      	movs	r2, #0
 8011e60:	f883 2147 	strb.w	r2, [r3, #327]	@ 0x147

    // Reset to application defaults
    InitDefaultsParams_t params;
    params.Type = INIT_TYPE_RESET_TO_DEFAULT_CHANNELS;
 8011e64:	2301      	movs	r3, #1
 8011e66:	763b      	strb	r3, [r7, #24]
    params.NvmGroup1 = &Nvm.RegionGroup1;
 8011e68:	4b40      	ldr	r3, [pc, #256]	@ (8011f6c <ResetMacParameters+0x240>)
 8011e6a:	60fb      	str	r3, [r7, #12]
    params.NvmGroup2 = &Nvm.RegionGroup2;
 8011e6c:	4b40      	ldr	r3, [pc, #256]	@ (8011f70 <ResetMacParameters+0x244>)
 8011e6e:	613b      	str	r3, [r7, #16]
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    params.Bands = &RegionBands;
 8011e70:	4b40      	ldr	r3, [pc, #256]	@ (8011f74 <ResetMacParameters+0x248>)
 8011e72:	617b      	str	r3, [r7, #20]
#endif /* LORAMAC_VERSION */
    RegionInitDefaults( Nvm.MacGroup2.Region, &params );
 8011e74:	4b3b      	ldr	r3, [pc, #236]	@ (8011f64 <ResetMacParameters+0x238>)
 8011e76:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8011e7a:	f107 020c 	add.w	r2, r7, #12
 8011e7e:	4611      	mov	r1, r2
 8011e80:	4618      	mov	r0, r3
 8011e82:	f004 fa81 	bl	8016388 <RegionInitDefaults>

    // Initialize channel index.
    MacCtx.Channel = 0;
 8011e86:	4b38      	ldr	r3, [pc, #224]	@ (8011f68 <ResetMacParameters+0x23c>)
 8011e88:	2200      	movs	r2, #0
 8011e8a:	f883 241b 	strb.w	r2, [r3, #1051]	@ 0x41b

    // Initialize Rx2 config parameters.
    MacCtx.RxWindow2Config.Channel = MacCtx.Channel;
 8011e8e:	4b36      	ldr	r3, [pc, #216]	@ (8011f68 <ResetMacParameters+0x23c>)
 8011e90:	f893 241b 	ldrb.w	r2, [r3, #1051]	@ 0x41b
 8011e94:	4b34      	ldr	r3, [pc, #208]	@ (8011f68 <ResetMacParameters+0x23c>)
 8011e96:	f883 23d0 	strb.w	r2, [r3, #976]	@ 0x3d0
    MacCtx.RxWindow2Config.Frequency = Nvm.MacGroup2.MacParams.Rx2Channel.Frequency;
 8011e9a:	4b32      	ldr	r3, [pc, #200]	@ (8011f64 <ResetMacParameters+0x238>)
 8011e9c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8011e9e:	4a32      	ldr	r2, [pc, #200]	@ (8011f68 <ResetMacParameters+0x23c>)
 8011ea0:	f8c2 33d4 	str.w	r3, [r2, #980]	@ 0x3d4
    MacCtx.RxWindow2Config.DownlinkDwellTime = Nvm.MacGroup2.MacParams.DownlinkDwellTime;
 8011ea4:	4b2f      	ldr	r3, [pc, #188]	@ (8011f64 <ResetMacParameters+0x238>)
 8011ea6:	f893 207d 	ldrb.w	r2, [r3, #125]	@ 0x7d
 8011eaa:	4b2f      	ldr	r3, [pc, #188]	@ (8011f68 <ResetMacParameters+0x23c>)
 8011eac:	f883 23e0 	strb.w	r2, [r3, #992]	@ 0x3e0
    MacCtx.RxWindow2Config.RepeaterSupport = Nvm.MacGroup2.MacParams.RepeaterSupport;
 8011eb0:	4b2c      	ldr	r3, [pc, #176]	@ (8011f64 <ResetMacParameters+0x238>)
 8011eb2:	f893 208c 	ldrb.w	r2, [r3, #140]	@ 0x8c
 8011eb6:	4b2c      	ldr	r3, [pc, #176]	@ (8011f68 <ResetMacParameters+0x23c>)
 8011eb8:	f883 23e1 	strb.w	r2, [r3, #993]	@ 0x3e1
    MacCtx.RxWindow2Config.RxContinuous = false;
 8011ebc:	4b2a      	ldr	r3, [pc, #168]	@ (8011f68 <ResetMacParameters+0x23c>)
 8011ebe:	2200      	movs	r2, #0
 8011ec0:	f883 23e2 	strb.w	r2, [r3, #994]	@ 0x3e2
    MacCtx.RxWindow2Config.RxSlot = RX_SLOT_WIN_2;
 8011ec4:	4b28      	ldr	r3, [pc, #160]	@ (8011f68 <ResetMacParameters+0x23c>)
 8011ec6:	2201      	movs	r2, #1
 8011ec8:	f883 23e3 	strb.w	r2, [r3, #995]	@ 0x3e3
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    MacCtx.RxWindow2Config.NetworkActivation = Nvm.MacGroup2.NetworkActivation;
 8011ecc:	4b25      	ldr	r3, [pc, #148]	@ (8011f64 <ResetMacParameters+0x238>)
 8011ece:	f893 2130 	ldrb.w	r2, [r3, #304]	@ 0x130
 8011ed2:	4b25      	ldr	r3, [pc, #148]	@ (8011f68 <ResetMacParameters+0x23c>)
 8011ed4:	f883 23e4 	strb.w	r2, [r3, #996]	@ 0x3e4
#endif /* LORAMAC_VERSION */

    // Initialize RxC config parameters.
    MacCtx.RxWindowCConfig = MacCtx.RxWindow2Config;
 8011ed8:	4a23      	ldr	r2, [pc, #140]	@ (8011f68 <ResetMacParameters+0x23c>)
 8011eda:	4b23      	ldr	r3, [pc, #140]	@ (8011f68 <ResetMacParameters+0x23c>)
 8011edc:	f502 747a 	add.w	r4, r2, #1000	@ 0x3e8
 8011ee0:	f503 7574 	add.w	r5, r3, #976	@ 0x3d0
 8011ee4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8011ee6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8011ee8:	e895 0003 	ldmia.w	r5, {r0, r1}
 8011eec:	e884 0003 	stmia.w	r4, {r0, r1}
    MacCtx.RxWindowCConfig.RxContinuous = true;
 8011ef0:	4b1d      	ldr	r3, [pc, #116]	@ (8011f68 <ResetMacParameters+0x23c>)
 8011ef2:	2201      	movs	r2, #1
 8011ef4:	f883 23fa 	strb.w	r2, [r3, #1018]	@ 0x3fa
    MacCtx.RxWindowCConfig.RxSlot = RX_SLOT_WIN_CLASS_C;
 8011ef8:	4b1b      	ldr	r3, [pc, #108]	@ (8011f68 <ResetMacParameters+0x23c>)
 8011efa:	2202      	movs	r2, #2
 8011efc:	f883 23fb 	strb.w	r2, [r3, #1019]	@ 0x3fb

    // Initialize class b
    // Apply callback
    classBCallbacks.GetTemperatureLevel = NULL;
 8011f00:	2300      	movs	r3, #0
 8011f02:	643b      	str	r3, [r7, #64]	@ 0x40
    classBCallbacks.MacProcessNotify = NULL;
 8011f04:	2300      	movs	r3, #0
 8011f06:	647b      	str	r3, [r7, #68]	@ 0x44

    if( MacCtx.MacCallbacks != NULL )
 8011f08:	4b17      	ldr	r3, [pc, #92]	@ (8011f68 <ResetMacParameters+0x23c>)
 8011f0a:	f8d3 3348 	ldr.w	r3, [r3, #840]	@ 0x348
 8011f0e:	2b00      	cmp	r3, #0
 8011f10:	d009      	beq.n	8011f26 <ResetMacParameters+0x1fa>
    {
        classBCallbacks.GetTemperatureLevel = MacCtx.MacCallbacks->GetTemperatureLevel;
 8011f12:	4b15      	ldr	r3, [pc, #84]	@ (8011f68 <ResetMacParameters+0x23c>)
 8011f14:	f8d3 3348 	ldr.w	r3, [r3, #840]	@ 0x348
 8011f18:	685b      	ldr	r3, [r3, #4]
 8011f1a:	643b      	str	r3, [r7, #64]	@ 0x40
        classBCallbacks.MacProcessNotify = MacCtx.MacCallbacks->MacProcessNotify;
 8011f1c:	4b12      	ldr	r3, [pc, #72]	@ (8011f68 <ResetMacParameters+0x23c>)
 8011f1e:	f8d3 3348 	ldr.w	r3, [r3, #840]	@ 0x348
 8011f22:	695b      	ldr	r3, [r3, #20]
 8011f24:	647b      	str	r3, [r7, #68]	@ 0x44
    }

    // Must all be static. Don't use local references.
    classBParams.MlmeIndication = &MacCtx.MlmeIndication;
 8011f26:	4b14      	ldr	r3, [pc, #80]	@ (8011f78 <ResetMacParameters+0x24c>)
 8011f28:	61fb      	str	r3, [r7, #28]
    classBParams.McpsIndication = &MacCtx.McpsIndication;
 8011f2a:	4b14      	ldr	r3, [pc, #80]	@ (8011f7c <ResetMacParameters+0x250>)
 8011f2c:	623b      	str	r3, [r7, #32]
    classBParams.MlmeConfirm = &MacCtx.MlmeConfirm;
 8011f2e:	4b14      	ldr	r3, [pc, #80]	@ (8011f80 <ResetMacParameters+0x254>)
 8011f30:	627b      	str	r3, [r7, #36]	@ 0x24
    classBParams.LoRaMacFlags = &MacCtx.MacFlags;
 8011f32:	4b14      	ldr	r3, [pc, #80]	@ (8011f84 <ResetMacParameters+0x258>)
 8011f34:	62bb      	str	r3, [r7, #40]	@ 0x28
    classBParams.LoRaMacDevAddr = &Nvm.MacGroup2.DevAddr;
 8011f36:	4b14      	ldr	r3, [pc, #80]	@ (8011f88 <ResetMacParameters+0x25c>)
 8011f38:	62fb      	str	r3, [r7, #44]	@ 0x2c
    classBParams.LoRaMacRegion = &Nvm.MacGroup2.Region;
 8011f3a:	4b14      	ldr	r3, [pc, #80]	@ (8011f8c <ResetMacParameters+0x260>)
 8011f3c:	633b      	str	r3, [r7, #48]	@ 0x30
    classBParams.LoRaMacParams = &Nvm.MacGroup2.MacParams;
 8011f3e:	4b14      	ldr	r3, [pc, #80]	@ (8011f90 <ResetMacParameters+0x264>)
 8011f40:	637b      	str	r3, [r7, #52]	@ 0x34
    classBParams.MulticastChannels = &Nvm.MacGroup2.MulticastChannelList[0];
 8011f42:	4b14      	ldr	r3, [pc, #80]	@ (8011f94 <ResetMacParameters+0x268>)
 8011f44:	63bb      	str	r3, [r7, #56]	@ 0x38
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    classBParams.NetworkActivation = &Nvm.MacGroup2.NetworkActivation;
 8011f46:	4b14      	ldr	r3, [pc, #80]	@ (8011f98 <ResetMacParameters+0x26c>)
 8011f48:	63fb      	str	r3, [r7, #60]	@ 0x3c
#endif /* LORAMAC_VERSION */

    LoRaMacClassBInit( &classBParams, &classBCallbacks, &Nvm.ClassB );
 8011f4a:	f107 0140 	add.w	r1, r7, #64	@ 0x40
 8011f4e:	f107 031c 	add.w	r3, r7, #28
 8011f52:	4a12      	ldr	r2, [pc, #72]	@ (8011f9c <ResetMacParameters+0x270>)
 8011f54:	4618      	mov	r0, r3
 8011f56:	f002 f9f8 	bl	801434a <LoRaMacClassBInit>
}
 8011f5a:	bf00      	nop
 8011f5c:	3748      	adds	r7, #72	@ 0x48
 8011f5e:	46bd      	mov	sp, r7
 8011f60:	bdb0      	pop	{r4, r5, r7, pc}
 8011f62:	bf00      	nop
 8011f64:	20001118 	.word	0x20001118
 8011f68:	20000be4 	.word	0x20000be4
 8011f6c:	2000133c 	.word	0x2000133c
 8011f70:	20001350 	.word	0x20001350
 8011f74:	20001cb0 	.word	0x20001cb0
 8011f78:	2000104c 	.word	0x2000104c
 8011f7c:	20001004 	.word	0x20001004
 8011f80:	20001038 	.word	0x20001038
 8011f84:	20001075 	.word	0x20001075
 8011f88:	200011fc 	.word	0x200011fc
 8011f8c:	20001160 	.word	0x20001160
 8011f90:	20001164 	.word	0x20001164
 8011f94:	20001200 	.word	0x20001200
 8011f98:	20001248 	.word	0x20001248
 8011f9c:	200016cc 	.word	0x200016cc

08011fa0 <RxWindowSetup>:
 *
 * \param [in] rxTimer  Window timer to be topped.
 * \param [in] rxConfig Window parameters to be setup
 */
static void RxWindowSetup( TimerEvent_t* rxTimer, RxConfigParams_t* rxConfig )
{
 8011fa0:	b580      	push	{r7, lr}
 8011fa2:	b082      	sub	sp, #8
 8011fa4:	af00      	add	r7, sp, #0
 8011fa6:	6078      	str	r0, [r7, #4]
 8011fa8:	6039      	str	r1, [r7, #0]
    TimerStop( rxTimer );
 8011faa:	6878      	ldr	r0, [r7, #4]
 8011fac:	f00d fb18 	bl	801f5e0 <UTIL_TIMER_Stop>

    // Ensure the radio is Idle
    Radio.Standby( );
 8011fb0:	4b11      	ldr	r3, [pc, #68]	@ (8011ff8 <RxWindowSetup+0x58>)
 8011fb2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8011fb4:	4798      	blx	r3

    if( RegionRxConfig( Nvm.MacGroup2.Region, rxConfig, ( int8_t* )&MacCtx.McpsIndication.RxDatarate ) == true )
 8011fb6:	4b11      	ldr	r3, [pc, #68]	@ (8011ffc <RxWindowSetup+0x5c>)
 8011fb8:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8011fbc:	4a10      	ldr	r2, [pc, #64]	@ (8012000 <RxWindowSetup+0x60>)
 8011fbe:	6839      	ldr	r1, [r7, #0]
 8011fc0:	4618      	mov	r0, r3
 8011fc2:	f004 faa4 	bl	801650e <RegionRxConfig>
 8011fc6:	4603      	mov	r3, r0
 8011fc8:	2b00      	cmp	r3, #0
 8011fca:	d010      	beq.n	8011fee <RxWindowSetup+0x4e>
    {
        MacCtx.MlmeIndication.RxDatarate = MacCtx.McpsIndication.RxDatarate;
 8011fcc:	4b0d      	ldr	r3, [pc, #52]	@ (8012004 <RxWindowSetup+0x64>)
 8011fce:	f893 2424 	ldrb.w	r2, [r3, #1060]	@ 0x424
 8011fd2:	4b0c      	ldr	r3, [pc, #48]	@ (8012004 <RxWindowSetup+0x64>)
 8011fd4:	f883 246a 	strb.w	r2, [r3, #1130]	@ 0x46a
        Radio.Rx( Nvm.MacGroup2.MacParams.MaxRxWindow );
 8011fd8:	4b07      	ldr	r3, [pc, #28]	@ (8011ff8 <RxWindowSetup+0x58>)
 8011fda:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8011fdc:	4a07      	ldr	r2, [pc, #28]	@ (8011ffc <RxWindowSetup+0x5c>)
 8011fde:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 8011fe0:	4610      	mov	r0, r2
 8011fe2:	4798      	blx	r3
        MacCtx.RxSlot = rxConfig->RxSlot;
 8011fe4:	683b      	ldr	r3, [r7, #0]
 8011fe6:	7cda      	ldrb	r2, [r3, #19]
 8011fe8:	4b06      	ldr	r3, [pc, #24]	@ (8012004 <RxWindowSetup+0x64>)
 8011fea:	f883 2490 	strb.w	r2, [r3, #1168]	@ 0x490
    }
}
 8011fee:	bf00      	nop
 8011ff0:	3708      	adds	r7, #8
 8011ff2:	46bd      	mov	sp, r7
 8011ff4:	bd80      	pop	{r7, pc}
 8011ff6:	bf00      	nop
 8011ff8:	08023efc 	.word	0x08023efc
 8011ffc:	20001118 	.word	0x20001118
 8012000:	20001008 	.word	0x20001008
 8012004:	20000be4 	.word	0x20000be4

08012008 <OpenContinuousRxCWindow>:

static void OpenContinuousRxCWindow( void )
{
 8012008:	b590      	push	{r4, r7, lr}
 801200a:	b083      	sub	sp, #12
 801200c:	af02      	add	r7, sp, #8
    // Compute RxC windows parameters
    RegionComputeRxWindowParameters( Nvm.MacGroup2.Region,
 801200e:	4b1e      	ldr	r3, [pc, #120]	@ (8012088 <OpenContinuousRxCWindow+0x80>)
 8012010:	f893 0048 	ldrb.w	r0, [r3, #72]	@ 0x48
                                     Nvm.MacGroup2.MacParams.RxCChannel.Datarate,
 8012014:	4b1c      	ldr	r3, [pc, #112]	@ (8012088 <OpenContinuousRxCWindow+0x80>)
 8012016:	f893 3078 	ldrb.w	r3, [r3, #120]	@ 0x78
    RegionComputeRxWindowParameters( Nvm.MacGroup2.Region,
 801201a:	b259      	sxtb	r1, r3
 801201c:	4b1a      	ldr	r3, [pc, #104]	@ (8012088 <OpenContinuousRxCWindow+0x80>)
 801201e:	f893 2050 	ldrb.w	r2, [r3, #80]	@ 0x50
 8012022:	4b19      	ldr	r3, [pc, #100]	@ (8012088 <OpenContinuousRxCWindow+0x80>)
 8012024:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8012026:	4c19      	ldr	r4, [pc, #100]	@ (801208c <OpenContinuousRxCWindow+0x84>)
 8012028:	9400      	str	r4, [sp, #0]
 801202a:	f004 fa3f 	bl	80164ac <RegionComputeRxWindowParameters>
                                     Nvm.MacGroup2.MacParams.MinRxSymbols,
                                     Nvm.MacGroup2.MacParams.SystemMaxRxError,
                                     &MacCtx.RxWindowCConfig );

    MacCtx.RxWindowCConfig.RxSlot = RX_SLOT_WIN_CLASS_C;
 801202e:	4b18      	ldr	r3, [pc, #96]	@ (8012090 <OpenContinuousRxCWindow+0x88>)
 8012030:	2202      	movs	r2, #2
 8012032:	f883 23fb 	strb.w	r2, [r3, #1019]	@ 0x3fb
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    MacCtx.RxWindowCConfig.NetworkActivation = Nvm.MacGroup2.NetworkActivation;
 8012036:	4b14      	ldr	r3, [pc, #80]	@ (8012088 <OpenContinuousRxCWindow+0x80>)
 8012038:	f893 2130 	ldrb.w	r2, [r3, #304]	@ 0x130
 801203c:	4b14      	ldr	r3, [pc, #80]	@ (8012090 <OpenContinuousRxCWindow+0x88>)
 801203e:	f883 23fc 	strb.w	r2, [r3, #1020]	@ 0x3fc
#endif /* LORAMAC_VERSION */
    // Setup continuous listening
    MacCtx.RxWindowCConfig.RxContinuous = true;
 8012042:	4b13      	ldr	r3, [pc, #76]	@ (8012090 <OpenContinuousRxCWindow+0x88>)
 8012044:	2201      	movs	r2, #1
 8012046:	f883 23fa 	strb.w	r2, [r3, #1018]	@ 0x3fa

    // At this point the Radio should be idle.
    // Thus, there is no need to set the radio in standby mode.
    if( RegionRxConfig( Nvm.MacGroup2.Region, &MacCtx.RxWindowCConfig, ( int8_t* )&MacCtx.McpsIndication.RxDatarate ) == true )
 801204a:	4b0f      	ldr	r3, [pc, #60]	@ (8012088 <OpenContinuousRxCWindow+0x80>)
 801204c:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8012050:	4a10      	ldr	r2, [pc, #64]	@ (8012094 <OpenContinuousRxCWindow+0x8c>)
 8012052:	490e      	ldr	r1, [pc, #56]	@ (801208c <OpenContinuousRxCWindow+0x84>)
 8012054:	4618      	mov	r0, r3
 8012056:	f004 fa5a 	bl	801650e <RegionRxConfig>
 801205a:	4603      	mov	r3, r0
 801205c:	2b00      	cmp	r3, #0
 801205e:	d00f      	beq.n	8012080 <OpenContinuousRxCWindow+0x78>
    {
        MacCtx.MlmeIndication.RxDatarate = MacCtx.McpsIndication.RxDatarate;
 8012060:	4b0b      	ldr	r3, [pc, #44]	@ (8012090 <OpenContinuousRxCWindow+0x88>)
 8012062:	f893 2424 	ldrb.w	r2, [r3, #1060]	@ 0x424
 8012066:	4b0a      	ldr	r3, [pc, #40]	@ (8012090 <OpenContinuousRxCWindow+0x88>)
 8012068:	f883 246a 	strb.w	r2, [r3, #1130]	@ 0x46a
        Radio.Rx( 0 ); // Continuous mode
 801206c:	4b0a      	ldr	r3, [pc, #40]	@ (8012098 <OpenContinuousRxCWindow+0x90>)
 801206e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8012070:	2000      	movs	r0, #0
 8012072:	4798      	blx	r3
        MacCtx.RxSlot = MacCtx.RxWindowCConfig.RxSlot;
 8012074:	4b06      	ldr	r3, [pc, #24]	@ (8012090 <OpenContinuousRxCWindow+0x88>)
 8012076:	f893 23fb 	ldrb.w	r2, [r3, #1019]	@ 0x3fb
 801207a:	4b05      	ldr	r3, [pc, #20]	@ (8012090 <OpenContinuousRxCWindow+0x88>)
 801207c:	f883 2490 	strb.w	r2, [r3, #1168]	@ 0x490
    }
}
 8012080:	bf00      	nop
 8012082:	3704      	adds	r7, #4
 8012084:	46bd      	mov	sp, r7
 8012086:	bd90      	pop	{r4, r7, pc}
 8012088:	20001118 	.word	0x20001118
 801208c:	20000fcc 	.word	0x20000fcc
 8012090:	20000be4 	.word	0x20000be4
 8012094:	20001008 	.word	0x20001008
 8012098:	08023efc 	.word	0x08023efc

0801209c <PrepareFrame>:

static LoRaMacStatus_t PrepareFrame( LoRaMacHeader_t* macHdr, LoRaMacFrameCtrl_t* fCtrl, uint8_t fPort, void* fBuffer, uint16_t fBufferSize )
{
 801209c:	b580      	push	{r7, lr}
 801209e:	b088      	sub	sp, #32
 80120a0:	af00      	add	r7, sp, #0
 80120a2:	60f8      	str	r0, [r7, #12]
 80120a4:	60b9      	str	r1, [r7, #8]
 80120a6:	603b      	str	r3, [r7, #0]
 80120a8:	4613      	mov	r3, r2
 80120aa:	71fb      	strb	r3, [r7, #7]
    MacCtx.PktBufferLen = 0;
 80120ac:	4b81      	ldr	r3, [pc, #516]	@ (80122b4 <PrepareFrame+0x218>)
 80120ae:	2200      	movs	r2, #0
 80120b0:	801a      	strh	r2, [r3, #0]
    MacCtx.NodeAckRequested = false;
 80120b2:	4b80      	ldr	r3, [pc, #512]	@ (80122b4 <PrepareFrame+0x218>)
 80120b4:	2200      	movs	r2, #0
 80120b6:	f883 241a 	strb.w	r2, [r3, #1050]	@ 0x41a
    uint32_t fCntUp = 0;
 80120ba:	2300      	movs	r3, #0
 80120bc:	61bb      	str	r3, [r7, #24]
    size_t macCmdsSize = 0;
 80120be:	2300      	movs	r3, #0
 80120c0:	617b      	str	r3, [r7, #20]
    uint8_t availableSize = 0;
 80120c2:	2300      	movs	r3, #0
 80120c4:	77fb      	strb	r3, [r7, #31]

    if( fBuffer == NULL )
 80120c6:	683b      	ldr	r3, [r7, #0]
 80120c8:	2b00      	cmp	r3, #0
 80120ca:	d101      	bne.n	80120d0 <PrepareFrame+0x34>
    {
        fBufferSize = 0;
 80120cc:	2300      	movs	r3, #0
 80120ce:	853b      	strh	r3, [r7, #40]	@ 0x28
    }

    memcpy1( MacCtx.AppData, ( uint8_t* ) fBuffer, fBufferSize );
 80120d0:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80120d2:	461a      	mov	r2, r3
 80120d4:	6839      	ldr	r1, [r7, #0]
 80120d6:	4878      	ldr	r0, [pc, #480]	@ (80122b8 <PrepareFrame+0x21c>)
 80120d8:	f009 f92f 	bl	801b33a <memcpy1>
    MacCtx.AppDataSize = fBufferSize;
 80120dc:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80120de:	b2da      	uxtb	r2, r3
 80120e0:	4b74      	ldr	r3, [pc, #464]	@ (80122b4 <PrepareFrame+0x218>)
 80120e2:	f883 2237 	strb.w	r2, [r3, #567]	@ 0x237
    MacCtx.PktBuffer[0] = macHdr->Value;
 80120e6:	68fb      	ldr	r3, [r7, #12]
 80120e8:	781a      	ldrb	r2, [r3, #0]
 80120ea:	4b72      	ldr	r3, [pc, #456]	@ (80122b4 <PrepareFrame+0x218>)
 80120ec:	709a      	strb	r2, [r3, #2]

    switch( macHdr->Bits.MType )
 80120ee:	68fb      	ldr	r3, [r7, #12]
 80120f0:	781b      	ldrb	r3, [r3, #0]
 80120f2:	f3c3 1342 	ubfx	r3, r3, #5, #3
 80120f6:	b2db      	uxtb	r3, r3
 80120f8:	2b07      	cmp	r3, #7
 80120fa:	f000 80b9 	beq.w	8012270 <PrepareFrame+0x1d4>
 80120fe:	2b07      	cmp	r3, #7
 8012100:	f300 80ce 	bgt.w	80122a0 <PrepareFrame+0x204>
 8012104:	2b02      	cmp	r3, #2
 8012106:	d006      	beq.n	8012116 <PrepareFrame+0x7a>
 8012108:	2b04      	cmp	r3, #4
 801210a:	f040 80c9 	bne.w	80122a0 <PrepareFrame+0x204>
    {
        case FRAME_TYPE_DATA_CONFIRMED_UP:
            MacCtx.NodeAckRequested = true;
 801210e:	4b69      	ldr	r3, [pc, #420]	@ (80122b4 <PrepareFrame+0x218>)
 8012110:	2201      	movs	r2, #1
 8012112:	f883 241a 	strb.w	r2, [r3, #1050]	@ 0x41a
            // Intentional fall through
        case FRAME_TYPE_DATA_UNCONFIRMED_UP:
            MacCtx.TxMsg.Type = LORAMAC_MSG_TYPE_DATA;
 8012116:	4b67      	ldr	r3, [pc, #412]	@ (80122b4 <PrepareFrame+0x218>)
 8012118:	2204      	movs	r2, #4
 801211a:	f883 2104 	strb.w	r2, [r3, #260]	@ 0x104
            MacCtx.TxMsg.Message.Data.Buffer = MacCtx.PktBuffer;
 801211e:	4b65      	ldr	r3, [pc, #404]	@ (80122b4 <PrepareFrame+0x218>)
 8012120:	4a66      	ldr	r2, [pc, #408]	@ (80122bc <PrepareFrame+0x220>)
 8012122:	f8c3 2108 	str.w	r2, [r3, #264]	@ 0x108
            MacCtx.TxMsg.Message.Data.BufSize = LORAMAC_PHY_MAXPAYLOAD;
 8012126:	4b63      	ldr	r3, [pc, #396]	@ (80122b4 <PrepareFrame+0x218>)
 8012128:	22ff      	movs	r2, #255	@ 0xff
 801212a:	f883 210c 	strb.w	r2, [r3, #268]	@ 0x10c
            MacCtx.TxMsg.Message.Data.MHDR.Value = macHdr->Value;
 801212e:	68fb      	ldr	r3, [r7, #12]
 8012130:	781a      	ldrb	r2, [r3, #0]
 8012132:	4b60      	ldr	r3, [pc, #384]	@ (80122b4 <PrepareFrame+0x218>)
 8012134:	f883 210d 	strb.w	r2, [r3, #269]	@ 0x10d
            MacCtx.TxMsg.Message.Data.FPort = fPort;
 8012138:	4a5e      	ldr	r2, [pc, #376]	@ (80122b4 <PrepareFrame+0x218>)
 801213a:	79fb      	ldrb	r3, [r7, #7]
 801213c:	f882 3128 	strb.w	r3, [r2, #296]	@ 0x128
            MacCtx.TxMsg.Message.Data.FHDR.DevAddr = Nvm.MacGroup2.DevAddr;
 8012140:	4b5f      	ldr	r3, [pc, #380]	@ (80122c0 <PrepareFrame+0x224>)
 8012142:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8012146:	4a5b      	ldr	r2, [pc, #364]	@ (80122b4 <PrepareFrame+0x218>)
 8012148:	f8c2 3110 	str.w	r3, [r2, #272]	@ 0x110
            MacCtx.TxMsg.Message.Data.FHDR.FCtrl.Value = fCtrl->Value;
 801214c:	68bb      	ldr	r3, [r7, #8]
 801214e:	781a      	ldrb	r2, [r3, #0]
 8012150:	4b58      	ldr	r3, [pc, #352]	@ (80122b4 <PrepareFrame+0x218>)
 8012152:	f883 2114 	strb.w	r2, [r3, #276]	@ 0x114
            MacCtx.TxMsg.Message.Data.FRMPayloadSize = MacCtx.AppDataSize;
 8012156:	4b57      	ldr	r3, [pc, #348]	@ (80122b4 <PrepareFrame+0x218>)
 8012158:	f893 2237 	ldrb.w	r2, [r3, #567]	@ 0x237
 801215c:	4b55      	ldr	r3, [pc, #340]	@ (80122b4 <PrepareFrame+0x218>)
 801215e:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
            MacCtx.TxMsg.Message.Data.FRMPayload = MacCtx.AppData;
 8012162:	4b54      	ldr	r3, [pc, #336]	@ (80122b4 <PrepareFrame+0x218>)
 8012164:	4a54      	ldr	r2, [pc, #336]	@ (80122b8 <PrepareFrame+0x21c>)
 8012166:	f8c3 212c 	str.w	r2, [r3, #300]	@ 0x12c

            if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoGetFCntUp( &fCntUp ) )
 801216a:	f107 0318 	add.w	r3, r7, #24
 801216e:	4618      	mov	r0, r3
 8012170:	f003 fa3a 	bl	80155e8 <LoRaMacCryptoGetFCntUp>
 8012174:	4603      	mov	r3, r0
 8012176:	2b00      	cmp	r3, #0
 8012178:	d001      	beq.n	801217e <PrepareFrame+0xe2>
            {
                return LORAMAC_STATUS_FCNT_HANDLER_ERROR;
 801217a:	2312      	movs	r3, #18
 801217c:	e096      	b.n	80122ac <PrepareFrame+0x210>
            }
            MacCtx.TxMsg.Message.Data.FHDR.FCnt = ( uint16_t )fCntUp;
 801217e:	69bb      	ldr	r3, [r7, #24]
 8012180:	b29a      	uxth	r2, r3
 8012182:	4b4c      	ldr	r3, [pc, #304]	@ (80122b4 <PrepareFrame+0x218>)
 8012184:	f8a3 2116 	strh.w	r2, [r3, #278]	@ 0x116

            // Reset confirm parameters
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
            MacCtx.McpsConfirm.NbRetries = 0;
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
            MacCtx.McpsConfirm.NbTrans = 0;
 8012188:	4b4a      	ldr	r3, [pc, #296]	@ (80122b4 <PrepareFrame+0x218>)
 801218a:	2200      	movs	r2, #0
 801218c:	f883 2445 	strb.w	r2, [r3, #1093]	@ 0x445
#endif /* LORAMAC_VERSION */
            MacCtx.McpsConfirm.AckReceived = false;
 8012190:	4b48      	ldr	r3, [pc, #288]	@ (80122b4 <PrepareFrame+0x218>)
 8012192:	2200      	movs	r2, #0
 8012194:	f883 2444 	strb.w	r2, [r3, #1092]	@ 0x444
            MacCtx.McpsConfirm.UpLinkCounter = fCntUp;
 8012198:	69bb      	ldr	r3, [r7, #24]
 801219a:	4a46      	ldr	r2, [pc, #280]	@ (80122b4 <PrepareFrame+0x218>)
 801219c:	f8c2 344c 	str.w	r3, [r2, #1100]	@ 0x44c

            // Handle the MAC commands if there are any available
            if( LoRaMacCommandsGetSizeSerializedCmds( &macCmdsSize ) != LORAMAC_COMMANDS_SUCCESS )
 80121a0:	f107 0314 	add.w	r3, r7, #20
 80121a4:	4618      	mov	r0, r3
 80121a6:	f002 fbef 	bl	8014988 <LoRaMacCommandsGetSizeSerializedCmds>
 80121aa:	4603      	mov	r3, r0
 80121ac:	2b00      	cmp	r3, #0
 80121ae:	d001      	beq.n	80121b4 <PrepareFrame+0x118>
            {
                return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 80121b0:	2313      	movs	r3, #19
 80121b2:	e07b      	b.n	80122ac <PrepareFrame+0x210>
            }

            if( macCmdsSize > 0 )
 80121b4:	697b      	ldr	r3, [r7, #20]
 80121b6:	2b00      	cmp	r3, #0
 80121b8:	d074      	beq.n	80122a4 <PrepareFrame+0x208>
            {
                availableSize = GetMaxAppPayloadWithoutFOptsLength( Nvm.MacGroup1.ChannelsDatarate );
 80121ba:	4b41      	ldr	r3, [pc, #260]	@ (80122c0 <PrepareFrame+0x224>)
 80121bc:	f993 3039 	ldrsb.w	r3, [r3, #57]	@ 0x39
 80121c0:	4618      	mov	r0, r3
 80121c2:	f7fe fd13 	bl	8010bec <GetMaxAppPayloadWithoutFOptsLength>
 80121c6:	4603      	mov	r3, r0
 80121c8:	77fb      	strb	r3, [r7, #31]

                // There is application payload available and the MAC commands fit into FOpts field.
                if( ( MacCtx.AppDataSize > 0 ) && ( macCmdsSize <= LORA_MAC_COMMAND_MAX_FOPTS_LENGTH ) )
 80121ca:	4b3a      	ldr	r3, [pc, #232]	@ (80122b4 <PrepareFrame+0x218>)
 80121cc:	f893 3237 	ldrb.w	r3, [r3, #567]	@ 0x237
 80121d0:	2b00      	cmp	r3, #0
 80121d2:	d01d      	beq.n	8012210 <PrepareFrame+0x174>
 80121d4:	697b      	ldr	r3, [r7, #20]
 80121d6:	2b0f      	cmp	r3, #15
 80121d8:	d81a      	bhi.n	8012210 <PrepareFrame+0x174>
                {
                    if( LoRaMacCommandsSerializeCmds( LORA_MAC_COMMAND_MAX_FOPTS_LENGTH, &macCmdsSize, MacCtx.TxMsg.Message.Data.FHDR.FOpts ) != LORAMAC_COMMANDS_SUCCESS )
 80121da:	f107 0314 	add.w	r3, r7, #20
 80121de:	4a39      	ldr	r2, [pc, #228]	@ (80122c4 <PrepareFrame+0x228>)
 80121e0:	4619      	mov	r1, r3
 80121e2:	200f      	movs	r0, #15
 80121e4:	f002 fbe6 	bl	80149b4 <LoRaMacCommandsSerializeCmds>
 80121e8:	4603      	mov	r3, r0
 80121ea:	2b00      	cmp	r3, #0
 80121ec:	d001      	beq.n	80121f2 <PrepareFrame+0x156>
                    {
                        return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 80121ee:	2313      	movs	r3, #19
 80121f0:	e05c      	b.n	80122ac <PrepareFrame+0x210>
                    }
                    fCtrl->Bits.FOptsLen = macCmdsSize;
 80121f2:	697b      	ldr	r3, [r7, #20]
 80121f4:	f003 030f 	and.w	r3, r3, #15
 80121f8:	b2d9      	uxtb	r1, r3
 80121fa:	68ba      	ldr	r2, [r7, #8]
 80121fc:	7813      	ldrb	r3, [r2, #0]
 80121fe:	f361 0303 	bfi	r3, r1, #0, #4
 8012202:	7013      	strb	r3, [r2, #0]
                    // Update FCtrl field with new value of FOptionsLength
                    MacCtx.TxMsg.Message.Data.FHDR.FCtrl.Value = fCtrl->Value;
 8012204:	68bb      	ldr	r3, [r7, #8]
 8012206:	781a      	ldrb	r2, [r3, #0]
 8012208:	4b2a      	ldr	r3, [pc, #168]	@ (80122b4 <PrepareFrame+0x218>)
 801220a:	f883 2114 	strb.w	r2, [r3, #276]	@ 0x114
                    MacCtx.TxMsg.Message.Data.FRMPayload = MacCtx.MacCommandsBuffer;
                    MacCtx.TxMsg.Message.Data.FRMPayloadSize = macCmdsSize;
                }
            }

            break;
 801220e:	e049      	b.n	80122a4 <PrepareFrame+0x208>
                else if( ( MacCtx.AppDataSize > 0 ) && ( macCmdsSize > LORA_MAC_COMMAND_MAX_FOPTS_LENGTH ) )
 8012210:	4b28      	ldr	r3, [pc, #160]	@ (80122b4 <PrepareFrame+0x218>)
 8012212:	f893 3237 	ldrb.w	r3, [r3, #567]	@ 0x237
 8012216:	2b00      	cmp	r3, #0
 8012218:	d010      	beq.n	801223c <PrepareFrame+0x1a0>
 801221a:	697b      	ldr	r3, [r7, #20]
 801221c:	2b0f      	cmp	r3, #15
 801221e:	d90d      	bls.n	801223c <PrepareFrame+0x1a0>
                    if( LoRaMacCommandsSerializeCmds( availableSize, &macCmdsSize, MacCtx.MacCommandsBuffer ) != LORAMAC_COMMANDS_SUCCESS )
 8012220:	7ffb      	ldrb	r3, [r7, #31]
 8012222:	f107 0114 	add.w	r1, r7, #20
 8012226:	4a28      	ldr	r2, [pc, #160]	@ (80122c8 <PrepareFrame+0x22c>)
 8012228:	4618      	mov	r0, r3
 801222a:	f002 fbc3 	bl	80149b4 <LoRaMacCommandsSerializeCmds>
 801222e:	4603      	mov	r3, r0
 8012230:	2b00      	cmp	r3, #0
 8012232:	d001      	beq.n	8012238 <PrepareFrame+0x19c>
                        return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 8012234:	2313      	movs	r3, #19
 8012236:	e039      	b.n	80122ac <PrepareFrame+0x210>
                    return LORAMAC_STATUS_SKIPPED_APP_DATA;
 8012238:	230a      	movs	r3, #10
 801223a:	e037      	b.n	80122ac <PrepareFrame+0x210>
                    if( LoRaMacCommandsSerializeCmds( availableSize, &macCmdsSize, MacCtx.MacCommandsBuffer ) != LORAMAC_COMMANDS_SUCCESS )
 801223c:	7ffb      	ldrb	r3, [r7, #31]
 801223e:	f107 0114 	add.w	r1, r7, #20
 8012242:	4a21      	ldr	r2, [pc, #132]	@ (80122c8 <PrepareFrame+0x22c>)
 8012244:	4618      	mov	r0, r3
 8012246:	f002 fbb5 	bl	80149b4 <LoRaMacCommandsSerializeCmds>
 801224a:	4603      	mov	r3, r0
 801224c:	2b00      	cmp	r3, #0
 801224e:	d001      	beq.n	8012254 <PrepareFrame+0x1b8>
                        return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 8012250:	2313      	movs	r3, #19
 8012252:	e02b      	b.n	80122ac <PrepareFrame+0x210>
                    MacCtx.TxMsg.Message.Data.FPort = 0;
 8012254:	4b17      	ldr	r3, [pc, #92]	@ (80122b4 <PrepareFrame+0x218>)
 8012256:	2200      	movs	r2, #0
 8012258:	f883 2128 	strb.w	r2, [r3, #296]	@ 0x128
                    MacCtx.TxMsg.Message.Data.FRMPayload = MacCtx.MacCommandsBuffer;
 801225c:	4b15      	ldr	r3, [pc, #84]	@ (80122b4 <PrepareFrame+0x218>)
 801225e:	4a1a      	ldr	r2, [pc, #104]	@ (80122c8 <PrepareFrame+0x22c>)
 8012260:	f8c3 212c 	str.w	r2, [r3, #300]	@ 0x12c
                    MacCtx.TxMsg.Message.Data.FRMPayloadSize = macCmdsSize;
 8012264:	697b      	ldr	r3, [r7, #20]
 8012266:	b2da      	uxtb	r2, r3
 8012268:	4b12      	ldr	r3, [pc, #72]	@ (80122b4 <PrepareFrame+0x218>)
 801226a:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
            break;
 801226e:	e019      	b.n	80122a4 <PrepareFrame+0x208>
        case FRAME_TYPE_PROPRIETARY:
            if( ( fBuffer != NULL ) && ( MacCtx.AppDataSize > 0 ) )
 8012270:	683b      	ldr	r3, [r7, #0]
 8012272:	2b00      	cmp	r3, #0
 8012274:	d018      	beq.n	80122a8 <PrepareFrame+0x20c>
 8012276:	4b0f      	ldr	r3, [pc, #60]	@ (80122b4 <PrepareFrame+0x218>)
 8012278:	f893 3237 	ldrb.w	r3, [r3, #567]	@ 0x237
 801227c:	2b00      	cmp	r3, #0
 801227e:	d013      	beq.n	80122a8 <PrepareFrame+0x20c>
            {
                memcpy1( MacCtx.PktBuffer + LORAMAC_MHDR_FIELD_SIZE, ( uint8_t* ) fBuffer, MacCtx.AppDataSize );
 8012280:	4812      	ldr	r0, [pc, #72]	@ (80122cc <PrepareFrame+0x230>)
 8012282:	4b0c      	ldr	r3, [pc, #48]	@ (80122b4 <PrepareFrame+0x218>)
 8012284:	f893 3237 	ldrb.w	r3, [r3, #567]	@ 0x237
 8012288:	461a      	mov	r2, r3
 801228a:	6839      	ldr	r1, [r7, #0]
 801228c:	f009 f855 	bl	801b33a <memcpy1>
                MacCtx.PktBufferLen = LORAMAC_MHDR_FIELD_SIZE + MacCtx.AppDataSize;
 8012290:	4b08      	ldr	r3, [pc, #32]	@ (80122b4 <PrepareFrame+0x218>)
 8012292:	f893 3237 	ldrb.w	r3, [r3, #567]	@ 0x237
 8012296:	3301      	adds	r3, #1
 8012298:	b29a      	uxth	r2, r3
 801229a:	4b06      	ldr	r3, [pc, #24]	@ (80122b4 <PrepareFrame+0x218>)
 801229c:	801a      	strh	r2, [r3, #0]
            }
            break;
 801229e:	e003      	b.n	80122a8 <PrepareFrame+0x20c>
        default:
            return LORAMAC_STATUS_SERVICE_UNKNOWN;
 80122a0:	2302      	movs	r3, #2
 80122a2:	e003      	b.n	80122ac <PrepareFrame+0x210>
            break;
 80122a4:	bf00      	nop
 80122a6:	e000      	b.n	80122aa <PrepareFrame+0x20e>
            break;
 80122a8:	bf00      	nop
    }

    return LORAMAC_STATUS_OK;
 80122aa:	2300      	movs	r3, #0
}
 80122ac:	4618      	mov	r0, r3
 80122ae:	3720      	adds	r7, #32
 80122b0:	46bd      	mov	sp, r7
 80122b2:	bd80      	pop	{r7, pc}
 80122b4:	20000be4 	.word	0x20000be4
 80122b8:	20000d1c 	.word	0x20000d1c
 80122bc:	20000be6 	.word	0x20000be6
 80122c0:	20001118 	.word	0x20001118
 80122c4:	20000cfc 	.word	0x20000cfc
 80122c8:	20001098 	.word	0x20001098
 80122cc:	20000be7 	.word	0x20000be7

080122d0 <SendFrameOnChannel>:

static LoRaMacStatus_t SendFrameOnChannel( uint8_t channel )
{
 80122d0:	b580      	push	{r7, lr}
 80122d2:	b08a      	sub	sp, #40	@ 0x28
 80122d4:	af00      	add	r7, sp, #0
 80122d6:	4603      	mov	r3, r0
 80122d8:	71fb      	strb	r3, [r7, #7]
    LoRaMacStatus_t status = LORAMAC_STATUS_PARAMETER_INVALID;
 80122da:	2303      	movs	r3, #3
 80122dc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    TxConfigParams_t txConfig;
    int8_t txPower = 0;
 80122e0:	2300      	movs	r3, #0
 80122e2:	73fb      	strb	r3, [r7, #15]

    txConfig.Channel = channel;
 80122e4:	79fb      	ldrb	r3, [r7, #7]
 80122e6:	743b      	strb	r3, [r7, #16]
    txConfig.Datarate = Nvm.MacGroup1.ChannelsDatarate;
 80122e8:	4b4b      	ldr	r3, [pc, #300]	@ (8012418 <SendFrameOnChannel+0x148>)
 80122ea:	f993 3039 	ldrsb.w	r3, [r3, #57]	@ 0x39
 80122ee:	747b      	strb	r3, [r7, #17]
    txConfig.TxPower = Nvm.MacGroup1.ChannelsTxPower;
 80122f0:	4b49      	ldr	r3, [pc, #292]	@ (8012418 <SendFrameOnChannel+0x148>)
 80122f2:	f993 3038 	ldrsb.w	r3, [r3, #56]	@ 0x38
 80122f6:	74bb      	strb	r3, [r7, #18]
    txConfig.MaxEirp = Nvm.MacGroup2.MacParams.MaxEirp;
 80122f8:	4b47      	ldr	r3, [pc, #284]	@ (8012418 <SendFrameOnChannel+0x148>)
 80122fa:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80122fe:	617b      	str	r3, [r7, #20]
    txConfig.AntennaGain = Nvm.MacGroup2.MacParams.AntennaGain;
 8012300:	4b45      	ldr	r3, [pc, #276]	@ (8012418 <SendFrameOnChannel+0x148>)
 8012302:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8012306:	61bb      	str	r3, [r7, #24]
    txConfig.PktLen = MacCtx.PktBufferLen;
 8012308:	4b44      	ldr	r3, [pc, #272]	@ (801241c <SendFrameOnChannel+0x14c>)
 801230a:	881b      	ldrh	r3, [r3, #0]
 801230c:	83bb      	strh	r3, [r7, #28]
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    txConfig.NetworkActivation = Nvm.MacGroup2.NetworkActivation;
 801230e:	4b42      	ldr	r3, [pc, #264]	@ (8012418 <SendFrameOnChannel+0x148>)
 8012310:	f893 3130 	ldrb.w	r3, [r3, #304]	@ 0x130
 8012314:	77bb      	strb	r3, [r7, #30]
#endif /* LORAMAC_VERSION */

    RegionTxConfig( Nvm.MacGroup2.Region, &txConfig, &txPower, &MacCtx.TxTimeOnAir );
 8012316:	4b40      	ldr	r3, [pc, #256]	@ (8012418 <SendFrameOnChannel+0x148>)
 8012318:	f893 0048 	ldrb.w	r0, [r3, #72]	@ 0x48
 801231c:	f107 020f 	add.w	r2, r7, #15
 8012320:	f107 0110 	add.w	r1, r7, #16
 8012324:	4b3e      	ldr	r3, [pc, #248]	@ (8012420 <SendFrameOnChannel+0x150>)
 8012326:	f004 f91a 	bl	801655e <RegionTxConfig>

    MacCtx.McpsConfirm.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 801232a:	4b3c      	ldr	r3, [pc, #240]	@ (801241c <SendFrameOnChannel+0x14c>)
 801232c:	2201      	movs	r2, #1
 801232e:	f883 2441 	strb.w	r2, [r3, #1089]	@ 0x441
    MacCtx.McpsConfirm.Datarate = Nvm.MacGroup1.ChannelsDatarate;
 8012332:	4b39      	ldr	r3, [pc, #228]	@ (8012418 <SendFrameOnChannel+0x148>)
 8012334:	f993 3039 	ldrsb.w	r3, [r3, #57]	@ 0x39
 8012338:	b2da      	uxtb	r2, r3
 801233a:	4b38      	ldr	r3, [pc, #224]	@ (801241c <SendFrameOnChannel+0x14c>)
 801233c:	f883 2442 	strb.w	r2, [r3, #1090]	@ 0x442
    MacCtx.McpsConfirm.TxPower = txPower;
 8012340:	f997 200f 	ldrsb.w	r2, [r7, #15]
 8012344:	4b35      	ldr	r3, [pc, #212]	@ (801241c <SendFrameOnChannel+0x14c>)
 8012346:	f883 2443 	strb.w	r2, [r3, #1091]	@ 0x443
    MacCtx.McpsConfirm.Channel = channel;
 801234a:	79fb      	ldrb	r3, [r7, #7]
 801234c:	4a33      	ldr	r2, [pc, #204]	@ (801241c <SendFrameOnChannel+0x14c>)
 801234e:	f8c2 3450 	str.w	r3, [r2, #1104]	@ 0x450

    // Store the time on air
    MacCtx.McpsConfirm.TxTimeOnAir = MacCtx.TxTimeOnAir;
 8012352:	4b32      	ldr	r3, [pc, #200]	@ (801241c <SendFrameOnChannel+0x14c>)
 8012354:	f8d3 341c 	ldr.w	r3, [r3, #1052]	@ 0x41c
 8012358:	4a30      	ldr	r2, [pc, #192]	@ (801241c <SendFrameOnChannel+0x14c>)
 801235a:	f8c2 3448 	str.w	r3, [r2, #1096]	@ 0x448
    MacCtx.MlmeConfirm.TxTimeOnAir = MacCtx.TxTimeOnAir;
 801235e:	4b2f      	ldr	r3, [pc, #188]	@ (801241c <SendFrameOnChannel+0x14c>)
 8012360:	f8d3 341c 	ldr.w	r3, [r3, #1052]	@ 0x41c
 8012364:	4a2d      	ldr	r2, [pc, #180]	@ (801241c <SendFrameOnChannel+0x14c>)
 8012366:	f8c2 3458 	str.w	r3, [r2, #1112]	@ 0x458

    if( LoRaMacClassBIsBeaconModeActive( ) == true )
 801236a:	f002 f85a 	bl	8014422 <LoRaMacClassBIsBeaconModeActive>
 801236e:	4603      	mov	r3, r0
 8012370:	2b00      	cmp	r3, #0
 8012372:	d00b      	beq.n	801238c <SendFrameOnChannel+0xbc>
    {
        // Currently, the Time-On-Air can only be computed when the radio is configured with
        // the TX configuration
        TimerTime_t collisionTime = LoRaMacClassBIsUplinkCollision( MacCtx.TxTimeOnAir );
 8012374:	4b29      	ldr	r3, [pc, #164]	@ (801241c <SendFrameOnChannel+0x14c>)
 8012376:	f8d3 341c 	ldr.w	r3, [r3, #1052]	@ 0x41c
 801237a:	4618      	mov	r0, r3
 801237c:	f002 f8bc 	bl	80144f8 <LoRaMacClassBIsUplinkCollision>
 8012380:	6238      	str	r0, [r7, #32]

        if( collisionTime > 0 )
 8012382:	6a3b      	ldr	r3, [r7, #32]
 8012384:	2b00      	cmp	r3, #0
 8012386:	d001      	beq.n	801238c <SendFrameOnChannel+0xbc>
        {
            return LORAMAC_STATUS_BUSY_UPLINK_COLLISION;
 8012388:	2310      	movs	r3, #16
 801238a:	e040      	b.n	801240e <SendFrameOnChannel+0x13e>
        }
    }

    if( Nvm.MacGroup2.DeviceClass == CLASS_B )
 801238c:	4b22      	ldr	r3, [pc, #136]	@ (8012418 <SendFrameOnChannel+0x148>)
 801238e:	f893 3118 	ldrb.w	r3, [r3, #280]	@ 0x118
 8012392:	2b01      	cmp	r3, #1
 8012394:	d101      	bne.n	801239a <SendFrameOnChannel+0xca>
    {
        // Stop slots for class b
        LoRaMacClassBStopRxSlots( );
 8012396:	f002 f8b9 	bl	801450c <LoRaMacClassBStopRxSlots>
    }

    LoRaMacClassBHaltBeaconing( );
 801239a:	f002 f853 	bl	8014444 <LoRaMacClassBHaltBeaconing>

    // Secure frame
    status = SecureFrame( Nvm.MacGroup1.ChannelsDatarate, MacCtx.Channel );
 801239e:	4b1e      	ldr	r3, [pc, #120]	@ (8012418 <SendFrameOnChannel+0x148>)
 80123a0:	f993 3039 	ldrsb.w	r3, [r3, #57]	@ 0x39
 80123a4:	b2db      	uxtb	r3, r3
 80123a6:	4a1d      	ldr	r2, [pc, #116]	@ (801241c <SendFrameOnChannel+0x14c>)
 80123a8:	f892 241b 	ldrb.w	r2, [r2, #1051]	@ 0x41b
 80123ac:	4611      	mov	r1, r2
 80123ae:	4618      	mov	r0, r3
 80123b0:	f7ff fc2c 	bl	8011c0c <SecureFrame>
 80123b4:	4603      	mov	r3, r0
 80123b6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    if( status != LORAMAC_STATUS_OK )
 80123ba:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80123be:	2b00      	cmp	r3, #0
 80123c0:	d002      	beq.n	80123c8 <SendFrameOnChannel+0xf8>
    {
        return status;
 80123c2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80123c6:	e022      	b.n	801240e <SendFrameOnChannel+0x13e>
    }

    MacCtx.MacState |= LORAMAC_TX_RUNNING;
 80123c8:	4b14      	ldr	r3, [pc, #80]	@ (801241c <SendFrameOnChannel+0x14c>)
 80123ca:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 80123ce:	f043 0302 	orr.w	r3, r3, #2
 80123d2:	4a12      	ldr	r2, [pc, #72]	@ (801241c <SendFrameOnChannel+0x14c>)
 80123d4:	f8c2 3340 	str.w	r3, [r2, #832]	@ 0x340
    if( MacCtx.NodeAckRequested == false )
    {
        MacCtx.ChannelsNbTransCounter++;
    }
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    MacCtx.ChannelsNbTransCounter++;
 80123d8:	4b10      	ldr	r3, [pc, #64]	@ (801241c <SendFrameOnChannel+0x14c>)
 80123da:	f893 3418 	ldrb.w	r3, [r3, #1048]	@ 0x418
 80123de:	3301      	adds	r3, #1
 80123e0:	b2da      	uxtb	r2, r3
 80123e2:	4b0e      	ldr	r3, [pc, #56]	@ (801241c <SendFrameOnChannel+0x14c>)
 80123e4:	f883 2418 	strb.w	r2, [r3, #1048]	@ 0x418
    MacCtx.McpsConfirm.NbTrans = MacCtx.ChannelsNbTransCounter;
 80123e8:	4b0c      	ldr	r3, [pc, #48]	@ (801241c <SendFrameOnChannel+0x14c>)
 80123ea:	f893 2418 	ldrb.w	r2, [r3, #1048]	@ 0x418
 80123ee:	4b0b      	ldr	r3, [pc, #44]	@ (801241c <SendFrameOnChannel+0x14c>)
 80123f0:	f883 2445 	strb.w	r2, [r3, #1093]	@ 0x445
    MacCtx.ResponseTimeoutStartTime = 0;
 80123f4:	4b09      	ldr	r3, [pc, #36]	@ (801241c <SendFrameOnChannel+0x14c>)
 80123f6:	2200      	movs	r2, #0
 80123f8:	f8c3 2498 	str.w	r2, [r3, #1176]	@ 0x498
#endif /* LORAMAC_VERSION */

    // Send now
    Radio.Send( MacCtx.PktBuffer, MacCtx.PktBufferLen );
 80123fc:	4b09      	ldr	r3, [pc, #36]	@ (8012424 <SendFrameOnChannel+0x154>)
 80123fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8012400:	4a06      	ldr	r2, [pc, #24]	@ (801241c <SendFrameOnChannel+0x14c>)
 8012402:	8812      	ldrh	r2, [r2, #0]
 8012404:	b2d2      	uxtb	r2, r2
 8012406:	4611      	mov	r1, r2
 8012408:	4807      	ldr	r0, [pc, #28]	@ (8012428 <SendFrameOnChannel+0x158>)
 801240a:	4798      	blx	r3

    return LORAMAC_STATUS_OK;
 801240c:	2300      	movs	r3, #0
}
 801240e:	4618      	mov	r0, r3
 8012410:	3728      	adds	r7, #40	@ 0x28
 8012412:	46bd      	mov	sp, r7
 8012414:	bd80      	pop	{r7, pc}
 8012416:	bf00      	nop
 8012418:	20001118 	.word	0x20001118
 801241c:	20000be4 	.word	0x20000be4
 8012420:	20001000 	.word	0x20001000
 8012424:	08023efc 	.word	0x08023efc
 8012428:	20000be6 	.word	0x20000be6

0801242c <SetTxContinuousWave>:

    return LORAMAC_STATUS_OK;
}
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
static LoRaMacStatus_t SetTxContinuousWave( uint16_t timeout, uint32_t frequency, uint8_t power )
{
 801242c:	b580      	push	{r7, lr}
 801242e:	b082      	sub	sp, #8
 8012430:	af00      	add	r7, sp, #0
 8012432:	4603      	mov	r3, r0
 8012434:	6039      	str	r1, [r7, #0]
 8012436:	80fb      	strh	r3, [r7, #6]
 8012438:	4613      	mov	r3, r2
 801243a:	717b      	strb	r3, [r7, #5]
    Radio.SetTxContinuousWave( frequency, power, timeout );
 801243c:	4b09      	ldr	r3, [pc, #36]	@ (8012464 <SetTxContinuousWave+0x38>)
 801243e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8012440:	f997 1005 	ldrsb.w	r1, [r7, #5]
 8012444:	88fa      	ldrh	r2, [r7, #6]
 8012446:	6838      	ldr	r0, [r7, #0]
 8012448:	4798      	blx	r3

    MacCtx.MacState |= LORAMAC_TX_RUNNING;
 801244a:	4b07      	ldr	r3, [pc, #28]	@ (8012468 <SetTxContinuousWave+0x3c>)
 801244c:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 8012450:	f043 0302 	orr.w	r3, r3, #2
 8012454:	4a04      	ldr	r2, [pc, #16]	@ (8012468 <SetTxContinuousWave+0x3c>)
 8012456:	f8c2 3340 	str.w	r3, [r2, #832]	@ 0x340

    return LORAMAC_STATUS_OK;
 801245a:	2300      	movs	r3, #0
}
 801245c:	4618      	mov	r0, r3
 801245e:	3708      	adds	r7, #8
 8012460:	46bd      	mov	sp, r7
 8012462:	bd80      	pop	{r7, pc}
 8012464:	08023efc 	.word	0x08023efc
 8012468:	20000be4 	.word	0x20000be4

0801246c <RestoreNvmData>:
#endif /* LORAMAC_VERSION */

static LoRaMacStatus_t RestoreNvmData( void )
{
 801246c:	b580      	push	{r7, lr}
 801246e:	b082      	sub	sp, #8
 8012470:	af00      	add	r7, sp, #0
#if (defined( CONTEXT_MANAGEMENT_ENABLED ) && ( CONTEXT_MANAGEMENT_ENABLED == 1 ))
    uint32_t crc = 0;
 8012472:	2300      	movs	r3, #0
 8012474:	607b      	str	r3, [r7, #4]

    // Status and parameter validation
    if( MacCtx.MacState != LORAMAC_STOPPED )
 8012476:	4b49      	ldr	r3, [pc, #292]	@ (801259c <RestoreNvmData+0x130>)
 8012478:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 801247c:	2b01      	cmp	r3, #1
 801247e:	d001      	beq.n	8012484 <RestoreNvmData+0x18>
    {
        return LORAMAC_STATUS_BUSY;
 8012480:	2301      	movs	r3, #1
 8012482:	e087      	b.n	8012594 <RestoreNvmData+0x128>
    }

    // Crypto
    crc = Crc32( ( uint8_t* ) &(NvmBackup.Crypto), sizeof( NvmBackup.Crypto ) -
 8012484:	2124      	movs	r1, #36	@ 0x24
 8012486:	4846      	ldr	r0, [pc, #280]	@ (80125a0 <RestoreNvmData+0x134>)
 8012488:	f008 ffac 	bl	801b3e4 <Crc32>
 801248c:	6078      	str	r0, [r7, #4]
                                            sizeof( NvmBackup.Crypto.Crc32 ) );
    if( crc != NvmBackup.Crypto.Crc32 )
 801248e:	4b44      	ldr	r3, [pc, #272]	@ (80125a0 <RestoreNvmData+0x134>)
 8012490:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012492:	687a      	ldr	r2, [r7, #4]
 8012494:	429a      	cmp	r2, r3
 8012496:	d001      	beq.n	801249c <RestoreNvmData+0x30>
    {
        return LORAMAC_STATUS_NVM_DATA_INCONSISTENT;
 8012498:	2317      	movs	r3, #23
 801249a:	e07b      	b.n	8012594 <RestoreNvmData+0x128>
    }

    // MacGroup1
    crc = Crc32( ( uint8_t* ) &(NvmBackup.MacGroup1), sizeof( NvmBackup.MacGroup1 ) -
 801249c:	211c      	movs	r1, #28
 801249e:	4841      	ldr	r0, [pc, #260]	@ (80125a4 <RestoreNvmData+0x138>)
 80124a0:	f008 ffa0 	bl	801b3e4 <Crc32>
 80124a4:	6078      	str	r0, [r7, #4]
                                               sizeof( NvmBackup.MacGroup1.Crc32 ) );
    if( crc != NvmBackup.MacGroup1.Crc32 )
 80124a6:	4b3e      	ldr	r3, [pc, #248]	@ (80125a0 <RestoreNvmData+0x134>)
 80124a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80124aa:	687a      	ldr	r2, [r7, #4]
 80124ac:	429a      	cmp	r2, r3
 80124ae:	d001      	beq.n	80124b4 <RestoreNvmData+0x48>
    {
        return LORAMAC_STATUS_NVM_DATA_INCONSISTENT;
 80124b0:	2317      	movs	r3, #23
 80124b2:	e06f      	b.n	8012594 <RestoreNvmData+0x128>
    }

    // MacGroup2
    crc = Crc32( ( uint8_t* ) &(NvmBackup.MacGroup2), sizeof( NvmBackup.MacGroup2 ) -
 80124b4:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80124b8:	483b      	ldr	r0, [pc, #236]	@ (80125a8 <RestoreNvmData+0x13c>)
 80124ba:	f008 ff93 	bl	801b3e4 <Crc32>
 80124be:	6078      	str	r0, [r7, #4]
                                               sizeof( NvmBackup.MacGroup2.Crc32 ) );
    if( crc != NvmBackup.MacGroup2.Crc32 )
 80124c0:	4b37      	ldr	r3, [pc, #220]	@ (80125a0 <RestoreNvmData+0x134>)
 80124c2:	f8d3 3148 	ldr.w	r3, [r3, #328]	@ 0x148
 80124c6:	687a      	ldr	r2, [r7, #4]
 80124c8:	429a      	cmp	r2, r3
 80124ca:	d001      	beq.n	80124d0 <RestoreNvmData+0x64>
    {
        return LORAMAC_STATUS_NVM_DATA_INCONSISTENT;
 80124cc:	2317      	movs	r3, #23
 80124ce:	e061      	b.n	8012594 <RestoreNvmData+0x128>
    }

    // Secure Element
    crc = Crc32( ( uint8_t* ) &(NvmBackup.SecureElement), sizeof( NvmBackup.SecureElement ) -
 80124d0:	21d4      	movs	r1, #212	@ 0xd4
 80124d2:	4836      	ldr	r0, [pc, #216]	@ (80125ac <RestoreNvmData+0x140>)
 80124d4:	f008 ff86 	bl	801b3e4 <Crc32>
 80124d8:	6078      	str	r0, [r7, #4]
                                                   sizeof( NvmBackup.SecureElement.Crc32 ) );
    if( crc != NvmBackup.SecureElement.Crc32 )
 80124da:	4b31      	ldr	r3, [pc, #196]	@ (80125a0 <RestoreNvmData+0x134>)
 80124dc:	f8d3 3220 	ldr.w	r3, [r3, #544]	@ 0x220
 80124e0:	687a      	ldr	r2, [r7, #4]
 80124e2:	429a      	cmp	r2, r3
 80124e4:	d001      	beq.n	80124ea <RestoreNvmData+0x7e>
    {
        return LORAMAC_STATUS_NVM_DATA_INCONSISTENT;
 80124e6:	2317      	movs	r3, #23
 80124e8:	e054      	b.n	8012594 <RestoreNvmData+0x128>
    }

    // RegionGroup1
    crc = Crc32( ( uint8_t* ) &(NvmBackup.RegionGroup1), sizeof( NvmBackup.RegionGroup1 ) -
 80124ea:	2110      	movs	r1, #16
 80124ec:	4830      	ldr	r0, [pc, #192]	@ (80125b0 <RestoreNvmData+0x144>)
 80124ee:	f008 ff79 	bl	801b3e4 <Crc32>
 80124f2:	6078      	str	r0, [r7, #4]
                                            sizeof( NvmBackup.RegionGroup1.Crc32 ) );
    if( crc != NvmBackup.RegionGroup1.Crc32 )
 80124f4:	4b2a      	ldr	r3, [pc, #168]	@ (80125a0 <RestoreNvmData+0x134>)
 80124f6:	f8d3 3234 	ldr.w	r3, [r3, #564]	@ 0x234
 80124fa:	687a      	ldr	r2, [r7, #4]
 80124fc:	429a      	cmp	r2, r3
 80124fe:	d001      	beq.n	8012504 <RestoreNvmData+0x98>
    {
        return LORAMAC_STATUS_NVM_DATA_INCONSISTENT;
 8012500:	2317      	movs	r3, #23
 8012502:	e047      	b.n	8012594 <RestoreNvmData+0x128>
    }

    // RegionGroup2
    crc = Crc32( ( uint8_t* ) &(NvmBackup.RegionGroup2), sizeof( NvmBackup.RegionGroup2 ) -
 8012504:	f44f 715e 	mov.w	r1, #888	@ 0x378
 8012508:	482a      	ldr	r0, [pc, #168]	@ (80125b4 <RestoreNvmData+0x148>)
 801250a:	f008 ff6b 	bl	801b3e4 <Crc32>
 801250e:	6078      	str	r0, [r7, #4]
                                            sizeof( NvmBackup.RegionGroup2.Crc32 ) );
    if( crc != NvmBackup.RegionGroup2.Crc32 )
 8012510:	4b23      	ldr	r3, [pc, #140]	@ (80125a0 <RestoreNvmData+0x134>)
 8012512:	f8d3 35b0 	ldr.w	r3, [r3, #1456]	@ 0x5b0
 8012516:	687a      	ldr	r2, [r7, #4]
 8012518:	429a      	cmp	r2, r3
 801251a:	d001      	beq.n	8012520 <RestoreNvmData+0xb4>
    {
        return LORAMAC_STATUS_NVM_DATA_INCONSISTENT;
 801251c:	2317      	movs	r3, #23
 801251e:	e039      	b.n	8012594 <RestoreNvmData+0x128>
    }

    crc = Crc32( ( uint8_t* ) &(NvmBackup.ClassB), sizeof( NvmBackup.ClassB ) -
 8012520:	2114      	movs	r1, #20
 8012522:	4825      	ldr	r0, [pc, #148]	@ (80125b8 <RestoreNvmData+0x14c>)
 8012524:	f008 ff5e 	bl	801b3e4 <Crc32>
 8012528:	6078      	str	r0, [r7, #4]
                                            sizeof( NvmBackup.ClassB.Crc32 ) );
    if( crc != NvmBackup.ClassB.Crc32 )
 801252a:	4b1d      	ldr	r3, [pc, #116]	@ (80125a0 <RestoreNvmData+0x134>)
 801252c:	f8d3 35c8 	ldr.w	r3, [r3, #1480]	@ 0x5c8
 8012530:	687a      	ldr	r2, [r7, #4]
 8012532:	429a      	cmp	r2, r3
 8012534:	d001      	beq.n	801253a <RestoreNvmData+0xce>
    {
        return LORAMAC_STATUS_NVM_DATA_INCONSISTENT;
 8012536:	2317      	movs	r3, #23
 8012538:	e02c      	b.n	8012594 <RestoreNvmData+0x128>
    }

    memcpy1( ( uint8_t* ) &Nvm, ( uint8_t* ) &NvmBackup, sizeof( LoRaMacNvmData_t ) );
 801253a:	f240 52cc 	movw	r2, #1484	@ 0x5cc
 801253e:	4918      	ldr	r1, [pc, #96]	@ (80125a0 <RestoreNvmData+0x134>)
 8012540:	481e      	ldr	r0, [pc, #120]	@ (80125bc <RestoreNvmData+0x150>)
 8012542:	f008 fefa 	bl	801b33a <memcpy1>
    memset1( ( uint8_t* ) &NvmBackup, 0, sizeof( LoRaMacNvmData_t ) );
 8012546:	f240 52cc 	movw	r2, #1484	@ 0x5cc
 801254a:	2100      	movs	r1, #0
 801254c:	4814      	ldr	r0, [pc, #80]	@ (80125a0 <RestoreNvmData+0x134>)
 801254e:	f008 ff2f 	bl	801b3b0 <memset1>

    // Initialize RxC config parameters.
    MacCtx.RxWindowCConfig.Channel = MacCtx.Channel;
 8012552:	4b12      	ldr	r3, [pc, #72]	@ (801259c <RestoreNvmData+0x130>)
 8012554:	f893 241b 	ldrb.w	r2, [r3, #1051]	@ 0x41b
 8012558:	4b10      	ldr	r3, [pc, #64]	@ (801259c <RestoreNvmData+0x130>)
 801255a:	f883 23e8 	strb.w	r2, [r3, #1000]	@ 0x3e8
    MacCtx.RxWindowCConfig.Frequency = Nvm.MacGroup2.MacParams.RxCChannel.Frequency;
 801255e:	4b17      	ldr	r3, [pc, #92]	@ (80125bc <RestoreNvmData+0x150>)
 8012560:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8012562:	4a0e      	ldr	r2, [pc, #56]	@ (801259c <RestoreNvmData+0x130>)
 8012564:	f8c2 33ec 	str.w	r3, [r2, #1004]	@ 0x3ec
    MacCtx.RxWindowCConfig.DownlinkDwellTime = Nvm.MacGroup2.MacParams.DownlinkDwellTime;
 8012568:	4b14      	ldr	r3, [pc, #80]	@ (80125bc <RestoreNvmData+0x150>)
 801256a:	f893 207d 	ldrb.w	r2, [r3, #125]	@ 0x7d
 801256e:	4b0b      	ldr	r3, [pc, #44]	@ (801259c <RestoreNvmData+0x130>)
 8012570:	f883 23f8 	strb.w	r2, [r3, #1016]	@ 0x3f8
    MacCtx.RxWindowCConfig.RxContinuous = true;
 8012574:	4b09      	ldr	r3, [pc, #36]	@ (801259c <RestoreNvmData+0x130>)
 8012576:	2201      	movs	r2, #1
 8012578:	f883 23fa 	strb.w	r2, [r3, #1018]	@ 0x3fa
    MacCtx.RxWindowCConfig.RxSlot = RX_SLOT_WIN_CLASS_C;
 801257c:	4b07      	ldr	r3, [pc, #28]	@ (801259c <RestoreNvmData+0x130>)
 801257e:	2202      	movs	r2, #2
 8012580:	f883 23fb 	strb.w	r2, [r3, #1019]	@ 0x3fb

    // The public/private network flag may change upon reloading MacGroup2
    // from NVM and we thus need to synchronize the radio. The same function
    // is invoked in LoRaMacInitialization.
    Radio.SetPublicNetwork( Nvm.MacGroup2.PublicNetwork );
 8012584:	4b0e      	ldr	r3, [pc, #56]	@ (80125c0 <RestoreNvmData+0x154>)
 8012586:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8012588:	4a0c      	ldr	r2, [pc, #48]	@ (80125bc <RestoreNvmData+0x150>)
 801258a:	f892 2119 	ldrb.w	r2, [r2, #281]	@ 0x119
 801258e:	4610      	mov	r0, r2
 8012590:	4798      	blx	r3
#endif /* CONTEXT_MANAGEMENT_ENABLED == 1 */

    return LORAMAC_STATUS_OK;
 8012592:	2300      	movs	r3, #0
}
 8012594:	4618      	mov	r0, r3
 8012596:	3708      	adds	r7, #8
 8012598:	46bd      	mov	sp, r7
 801259a:	bd80      	pop	{r7, pc}
 801259c:	20000be4 	.word	0x20000be4
 80125a0:	200016e4 	.word	0x200016e4
 80125a4:	2000170c 	.word	0x2000170c
 80125a8:	2000172c 	.word	0x2000172c
 80125ac:	20001830 	.word	0x20001830
 80125b0:	20001908 	.word	0x20001908
 80125b4:	2000191c 	.word	0x2000191c
 80125b8:	20001c98 	.word	0x20001c98
 80125bc:	20001118 	.word	0x20001118
 80125c0:	08023efc 	.word	0x08023efc

080125c4 <DetermineFrameType>:

static LoRaMacStatus_t DetermineFrameType( LoRaMacMessageData_t* macMsg, FType_t* fType )
{
 80125c4:	b480      	push	{r7}
 80125c6:	b083      	sub	sp, #12
 80125c8:	af00      	add	r7, sp, #0
 80125ca:	6078      	str	r0, [r7, #4]
 80125cc:	6039      	str	r1, [r7, #0]
    if( ( macMsg == NULL ) || ( fType == NULL ) )
 80125ce:	687b      	ldr	r3, [r7, #4]
 80125d0:	2b00      	cmp	r3, #0
 80125d2:	d002      	beq.n	80125da <DetermineFrameType+0x16>
 80125d4:	683b      	ldr	r3, [r7, #0]
 80125d6:	2b00      	cmp	r3, #0
 80125d8:	d101      	bne.n	80125de <DetermineFrameType+0x1a>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 80125da:	2303      	movs	r3, #3
 80125dc:	e03b      	b.n	8012656 <DetermineFrameType+0x92>
     * +-------+  +----------+------+-------+--------------+
     * |   D   |  |    = 0   |   -  |  > 0  |       X      |
     * +-------+  +----------+------+-------+--------------+
     */

    if( ( macMsg->FHDR.FCtrl.Bits.FOptsLen > 0 ) && ( macMsg->FPort > 0 ) )
 80125de:	687b      	ldr	r3, [r7, #4]
 80125e0:	7b1b      	ldrb	r3, [r3, #12]
 80125e2:	f003 030f 	and.w	r3, r3, #15
 80125e6:	b2db      	uxtb	r3, r3
 80125e8:	2b00      	cmp	r3, #0
 80125ea:	d008      	beq.n	80125fe <DetermineFrameType+0x3a>
 80125ec:	687b      	ldr	r3, [r7, #4]
 80125ee:	f893 3020 	ldrb.w	r3, [r3, #32]
 80125f2:	2b00      	cmp	r3, #0
 80125f4:	d003      	beq.n	80125fe <DetermineFrameType+0x3a>
    {
        *fType = FRAME_TYPE_A;
 80125f6:	683b      	ldr	r3, [r7, #0]
 80125f8:	2200      	movs	r2, #0
 80125fa:	701a      	strb	r2, [r3, #0]
 80125fc:	e02a      	b.n	8012654 <DetermineFrameType+0x90>
    }
    else if( macMsg->FRMPayloadSize == 0 )
 80125fe:	687b      	ldr	r3, [r7, #4]
 8012600:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8012604:	2b00      	cmp	r3, #0
 8012606:	d103      	bne.n	8012610 <DetermineFrameType+0x4c>
    {
        *fType = FRAME_TYPE_B;
 8012608:	683b      	ldr	r3, [r7, #0]
 801260a:	2201      	movs	r2, #1
 801260c:	701a      	strb	r2, [r3, #0]
 801260e:	e021      	b.n	8012654 <DetermineFrameType+0x90>
    }
    else if( ( macMsg->FHDR.FCtrl.Bits.FOptsLen == 0 ) && ( macMsg->FPort == 0 ) )
 8012610:	687b      	ldr	r3, [r7, #4]
 8012612:	7b1b      	ldrb	r3, [r3, #12]
 8012614:	f003 030f 	and.w	r3, r3, #15
 8012618:	b2db      	uxtb	r3, r3
 801261a:	2b00      	cmp	r3, #0
 801261c:	d108      	bne.n	8012630 <DetermineFrameType+0x6c>
 801261e:	687b      	ldr	r3, [r7, #4]
 8012620:	f893 3020 	ldrb.w	r3, [r3, #32]
 8012624:	2b00      	cmp	r3, #0
 8012626:	d103      	bne.n	8012630 <DetermineFrameType+0x6c>
    {
        *fType = FRAME_TYPE_C;
 8012628:	683b      	ldr	r3, [r7, #0]
 801262a:	2202      	movs	r2, #2
 801262c:	701a      	strb	r2, [r3, #0]
 801262e:	e011      	b.n	8012654 <DetermineFrameType+0x90>
    }
    else if( ( macMsg->FHDR.FCtrl.Bits.FOptsLen == 0 ) && ( macMsg->FPort > 0 ) )
 8012630:	687b      	ldr	r3, [r7, #4]
 8012632:	7b1b      	ldrb	r3, [r3, #12]
 8012634:	f003 030f 	and.w	r3, r3, #15
 8012638:	b2db      	uxtb	r3, r3
 801263a:	2b00      	cmp	r3, #0
 801263c:	d108      	bne.n	8012650 <DetermineFrameType+0x8c>
 801263e:	687b      	ldr	r3, [r7, #4]
 8012640:	f893 3020 	ldrb.w	r3, [r3, #32]
 8012644:	2b00      	cmp	r3, #0
 8012646:	d003      	beq.n	8012650 <DetermineFrameType+0x8c>
    {
        *fType = FRAME_TYPE_D;
 8012648:	683b      	ldr	r3, [r7, #0]
 801264a:	2203      	movs	r2, #3
 801264c:	701a      	strb	r2, [r3, #0]
 801264e:	e001      	b.n	8012654 <DetermineFrameType+0x90>
    }
    else
    {
        // Should never happen.
        return LORAMAC_STATUS_ERROR;
 8012650:	2318      	movs	r3, #24
 8012652:	e000      	b.n	8012656 <DetermineFrameType+0x92>
    }

    return LORAMAC_STATUS_OK;
 8012654:	2300      	movs	r3, #0
}
 8012656:	4618      	mov	r0, r3
 8012658:	370c      	adds	r7, #12
 801265a:	46bd      	mov	sp, r7
 801265c:	bc80      	pop	{r7}
 801265e:	4770      	bx	lr

08012660 <CheckRetrans>:
    }
    return false;
}
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
static bool CheckRetrans( uint8_t counter, uint8_t limit )
{
 8012660:	b480      	push	{r7}
 8012662:	b083      	sub	sp, #12
 8012664:	af00      	add	r7, sp, #0
 8012666:	4603      	mov	r3, r0
 8012668:	460a      	mov	r2, r1
 801266a:	71fb      	strb	r3, [r7, #7]
 801266c:	4613      	mov	r3, r2
 801266e:	71bb      	strb	r3, [r7, #6]
    if( counter >= limit )
 8012670:	79fa      	ldrb	r2, [r7, #7]
 8012672:	79bb      	ldrb	r3, [r7, #6]
 8012674:	429a      	cmp	r2, r3
 8012676:	d301      	bcc.n	801267c <CheckRetrans+0x1c>
    {
        return true;
 8012678:	2301      	movs	r3, #1
 801267a:	e000      	b.n	801267e <CheckRetrans+0x1e>
    }
    return false;
 801267c:	2300      	movs	r3, #0
}
 801267e:	4618      	mov	r0, r3
 8012680:	370c      	adds	r7, #12
 8012682:	46bd      	mov	sp, r7
 8012684:	bc80      	pop	{r7}
 8012686:	4770      	bx	lr

08012688 <CheckRetransUnconfirmedUplink>:

static bool CheckRetransUnconfirmedUplink( void )
{
 8012688:	b580      	push	{r7, lr}
 801268a:	af00      	add	r7, sp, #0
    // Verify, if the max number of retransmissions have been reached
    if( CheckRetrans( MacCtx.ChannelsNbTransCounter,
 801268c:	4b12      	ldr	r3, [pc, #72]	@ (80126d8 <CheckRetransUnconfirmedUplink+0x50>)
 801268e:	f893 3418 	ldrb.w	r3, [r3, #1048]	@ 0x418
 8012692:	4a12      	ldr	r2, [pc, #72]	@ (80126dc <CheckRetransUnconfirmedUplink+0x54>)
 8012694:	f892 2068 	ldrb.w	r2, [r2, #104]	@ 0x68
 8012698:	4611      	mov	r1, r2
 801269a:	4618      	mov	r0, r3
 801269c:	f7ff ffe0 	bl	8012660 <CheckRetrans>
 80126a0:	4603      	mov	r3, r0
 80126a2:	2b00      	cmp	r3, #0
 80126a4:	d001      	beq.n	80126aa <CheckRetransUnconfirmedUplink+0x22>
                      Nvm.MacGroup2.MacParams.ChannelsNbTrans ) == true )
    {
        return true;
 80126a6:	2301      	movs	r3, #1
 80126a8:	e014      	b.n	80126d4 <CheckRetransUnconfirmedUplink+0x4c>
    }

    if( MacCtx.MacFlags.Bits.McpsInd == 1 )
 80126aa:	4b0b      	ldr	r3, [pc, #44]	@ (80126d8 <CheckRetransUnconfirmedUplink+0x50>)
 80126ac:	f893 3491 	ldrb.w	r3, [r3, #1169]	@ 0x491
 80126b0:	f003 0302 	and.w	r3, r3, #2
 80126b4:	b2db      	uxtb	r3, r3
 80126b6:	2b00      	cmp	r3, #0
 80126b8:	d00b      	beq.n	80126d2 <CheckRetransUnconfirmedUplink+0x4a>
    {
        // Stop the retransmissions, if a valid downlink is received
        // a class A RX window. This holds also for class B and C.
        if( ( MacCtx.RxStatus.RxSlot == RX_SLOT_WIN_1 ) ||
 80126ba:	4b07      	ldr	r3, [pc, #28]	@ (80126d8 <CheckRetransUnconfirmedUplink+0x50>)
 80126bc:	f893 348f 	ldrb.w	r3, [r3, #1167]	@ 0x48f
 80126c0:	2b00      	cmp	r3, #0
 80126c2:	d004      	beq.n	80126ce <CheckRetransUnconfirmedUplink+0x46>
            ( MacCtx.RxStatus.RxSlot == RX_SLOT_WIN_2 ) )
 80126c4:	4b04      	ldr	r3, [pc, #16]	@ (80126d8 <CheckRetransUnconfirmedUplink+0x50>)
 80126c6:	f893 348f 	ldrb.w	r3, [r3, #1167]	@ 0x48f
        if( ( MacCtx.RxStatus.RxSlot == RX_SLOT_WIN_1 ) ||
 80126ca:	2b01      	cmp	r3, #1
 80126cc:	d101      	bne.n	80126d2 <CheckRetransUnconfirmedUplink+0x4a>
        {
            return true;
 80126ce:	2301      	movs	r3, #1
 80126d0:	e000      	b.n	80126d4 <CheckRetransUnconfirmedUplink+0x4c>
        }
    }
    return false;
 80126d2:	2300      	movs	r3, #0
}
 80126d4:	4618      	mov	r0, r3
 80126d6:	bd80      	pop	{r7, pc}
 80126d8:	20000be4 	.word	0x20000be4
 80126dc:	20001118 	.word	0x20001118

080126e0 <CheckRetransConfirmedUplink>:

static bool CheckRetransConfirmedUplink( void )
{
 80126e0:	b580      	push	{r7, lr}
 80126e2:	af00      	add	r7, sp, #0
    // Verify, if the max number of retransmissions have been reached
    if( CheckRetrans( MacCtx.ChannelsNbTransCounter,
 80126e4:	4b10      	ldr	r3, [pc, #64]	@ (8012728 <CheckRetransConfirmedUplink+0x48>)
 80126e6:	f893 3418 	ldrb.w	r3, [r3, #1048]	@ 0x418
 80126ea:	4a10      	ldr	r2, [pc, #64]	@ (801272c <CheckRetransConfirmedUplink+0x4c>)
 80126ec:	f892 2068 	ldrb.w	r2, [r2, #104]	@ 0x68
 80126f0:	4611      	mov	r1, r2
 80126f2:	4618      	mov	r0, r3
 80126f4:	f7ff ffb4 	bl	8012660 <CheckRetrans>
 80126f8:	4603      	mov	r3, r0
 80126fa:	2b00      	cmp	r3, #0
 80126fc:	d001      	beq.n	8012702 <CheckRetransConfirmedUplink+0x22>
                      Nvm.MacGroup2.MacParams.ChannelsNbTrans ) == true )
    {
        return true;
 80126fe:	2301      	movs	r3, #1
 8012700:	e00f      	b.n	8012722 <CheckRetransConfirmedUplink+0x42>
    }

    if( MacCtx.MacFlags.Bits.McpsInd == 1 )
 8012702:	4b09      	ldr	r3, [pc, #36]	@ (8012728 <CheckRetransConfirmedUplink+0x48>)
 8012704:	f893 3491 	ldrb.w	r3, [r3, #1169]	@ 0x491
 8012708:	f003 0302 	and.w	r3, r3, #2
 801270c:	b2db      	uxtb	r3, r3
 801270e:	2b00      	cmp	r3, #0
 8012710:	d006      	beq.n	8012720 <CheckRetransConfirmedUplink+0x40>
    {
        if( MacCtx.McpsConfirm.AckReceived == true )
 8012712:	4b05      	ldr	r3, [pc, #20]	@ (8012728 <CheckRetransConfirmedUplink+0x48>)
 8012714:	f893 3444 	ldrb.w	r3, [r3, #1092]	@ 0x444
 8012718:	2b00      	cmp	r3, #0
 801271a:	d001      	beq.n	8012720 <CheckRetransConfirmedUplink+0x40>
        {
            return true;
 801271c:	2301      	movs	r3, #1
 801271e:	e000      	b.n	8012722 <CheckRetransConfirmedUplink+0x42>
        }
    }
    return false;
 8012720:	2300      	movs	r3, #0
}
 8012722:	4618      	mov	r0, r3
 8012724:	bd80      	pop	{r7, pc}
 8012726:	bf00      	nop
 8012728:	20000be4 	.word	0x20000be4
 801272c:	20001118 	.word	0x20001118

08012730 <IncreaseAdrAckCounter>:

static uint32_t IncreaseAdrAckCounter( uint32_t counter )
{
 8012730:	b480      	push	{r7}
 8012732:	b083      	sub	sp, #12
 8012734:	af00      	add	r7, sp, #0
 8012736:	6078      	str	r0, [r7, #4]
    if( counter < ADR_ACK_COUNTER_MAX )
 8012738:	687b      	ldr	r3, [r7, #4]
 801273a:	f1b3 3fff 	cmp.w	r3, #4294967295
 801273e:	d002      	beq.n	8012746 <IncreaseAdrAckCounter+0x16>
    {
        counter++;
 8012740:	687b      	ldr	r3, [r7, #4]
 8012742:	3301      	adds	r3, #1
 8012744:	607b      	str	r3, [r7, #4]
    }
    return counter;
 8012746:	687b      	ldr	r3, [r7, #4]
}
 8012748:	4618      	mov	r0, r3
 801274a:	370c      	adds	r7, #12
 801274c:	46bd      	mov	sp, r7
 801274e:	bc80      	pop	{r7}
 8012750:	4770      	bx	lr
	...

08012754 <StopRetransmission>:
#endif /* LORAMAC_VERSION */

static bool StopRetransmission( void )
{
 8012754:	b580      	push	{r7, lr}
 8012756:	af00      	add	r7, sp, #0
            }
        }
    }
#endif /* LORAMAC_VERSION */

    if( ( MacCtx.MacFlags.Bits.McpsInd == 0 ) ||
 8012758:	4b1a      	ldr	r3, [pc, #104]	@ (80127c4 <StopRetransmission+0x70>)
 801275a:	f893 3491 	ldrb.w	r3, [r3, #1169]	@ 0x491
 801275e:	f003 0302 	and.w	r3, r3, #2
 8012762:	b2db      	uxtb	r3, r3
 8012764:	2b00      	cmp	r3, #0
 8012766:	d009      	beq.n	801277c <StopRetransmission+0x28>
        ( ( MacCtx.RxStatus.RxSlot != RX_SLOT_WIN_1 ) &&
 8012768:	4b16      	ldr	r3, [pc, #88]	@ (80127c4 <StopRetransmission+0x70>)
 801276a:	f893 348f 	ldrb.w	r3, [r3, #1167]	@ 0x48f
    if( ( MacCtx.MacFlags.Bits.McpsInd == 0 ) ||
 801276e:	2b00      	cmp	r3, #0
 8012770:	d011      	beq.n	8012796 <StopRetransmission+0x42>
          ( MacCtx.RxStatus.RxSlot != RX_SLOT_WIN_2 ) ) )
 8012772:	4b14      	ldr	r3, [pc, #80]	@ (80127c4 <StopRetransmission+0x70>)
 8012774:	f893 348f 	ldrb.w	r3, [r3, #1167]	@ 0x48f
        ( ( MacCtx.RxStatus.RxSlot != RX_SLOT_WIN_1 ) &&
 8012778:	2b01      	cmp	r3, #1
 801277a:	d00c      	beq.n	8012796 <StopRetransmission+0x42>
    {   // Maximum repetitions without downlink. Increase ADR Ack counter.
        // Only process the case when the MAC did not receive a downlink.
        if( Nvm.MacGroup2.AdrCtrlOn == true )
 801277c:	4b12      	ldr	r3, [pc, #72]	@ (80127c8 <StopRetransmission+0x74>)
 801277e:	f893 311a 	ldrb.w	r3, [r3, #282]	@ 0x11a
 8012782:	2b00      	cmp	r3, #0
 8012784:	d007      	beq.n	8012796 <StopRetransmission+0x42>
        {
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
            Nvm.MacGroup1.AdrAckCounter++;
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
            Nvm.MacGroup1.AdrAckCounter = IncreaseAdrAckCounter( Nvm.MacGroup1.AdrAckCounter );
 8012786:	4b10      	ldr	r3, [pc, #64]	@ (80127c8 <StopRetransmission+0x74>)
 8012788:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801278a:	4618      	mov	r0, r3
 801278c:	f7ff ffd0 	bl	8012730 <IncreaseAdrAckCounter>
 8012790:	4603      	mov	r3, r0
 8012792:	4a0d      	ldr	r2, [pc, #52]	@ (80127c8 <StopRetransmission+0x74>)
 8012794:	6293      	str	r3, [r2, #40]	@ 0x28
#endif /* LORAMAC_VERSION */
        }
    }

    MacCtx.ChannelsNbTransCounter = 0;
 8012796:	4b0b      	ldr	r3, [pc, #44]	@ (80127c4 <StopRetransmission+0x70>)
 8012798:	2200      	movs	r2, #0
 801279a:	f883 2418 	strb.w	r2, [r3, #1048]	@ 0x418
    MacCtx.NodeAckRequested = false;
 801279e:	4b09      	ldr	r3, [pc, #36]	@ (80127c4 <StopRetransmission+0x70>)
 80127a0:	2200      	movs	r2, #0
 80127a2:	f883 241a 	strb.w	r2, [r3, #1050]	@ 0x41a
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
    MacCtx.AckTimeoutRetry = false;
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    MacCtx.RetransmitTimeoutRetry = false;
 80127a6:	4b07      	ldr	r3, [pc, #28]	@ (80127c4 <StopRetransmission+0x70>)
 80127a8:	2200      	movs	r2, #0
 80127aa:	f883 2419 	strb.w	r2, [r3, #1049]	@ 0x419
#endif /* LORAMAC_VERSION */
    MacCtx.MacState &= ~LORAMAC_TX_RUNNING;
 80127ae:	4b05      	ldr	r3, [pc, #20]	@ (80127c4 <StopRetransmission+0x70>)
 80127b0:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 80127b4:	f023 0302 	bic.w	r3, r3, #2
 80127b8:	4a02      	ldr	r2, [pc, #8]	@ (80127c4 <StopRetransmission+0x70>)
 80127ba:	f8c2 3340 	str.w	r3, [r2, #832]	@ 0x340

    return true;
 80127be:	2301      	movs	r3, #1
}
 80127c0:	4618      	mov	r0, r3
 80127c2:	bd80      	pop	{r7, pc}
 80127c4:	20000be4 	.word	0x20000be4
 80127c8:	20001118 	.word	0x20001118

080127cc <OnMacProcessNotify>:

static void OnMacProcessNotify( void )
{
 80127cc:	b580      	push	{r7, lr}
 80127ce:	af00      	add	r7, sp, #0
    if( ( MacCtx.MacCallbacks != NULL ) && ( MacCtx.MacCallbacks->MacProcessNotify != NULL ) )
 80127d0:	4b08      	ldr	r3, [pc, #32]	@ (80127f4 <OnMacProcessNotify+0x28>)
 80127d2:	f8d3 3348 	ldr.w	r3, [r3, #840]	@ 0x348
 80127d6:	2b00      	cmp	r3, #0
 80127d8:	d00a      	beq.n	80127f0 <OnMacProcessNotify+0x24>
 80127da:	4b06      	ldr	r3, [pc, #24]	@ (80127f4 <OnMacProcessNotify+0x28>)
 80127dc:	f8d3 3348 	ldr.w	r3, [r3, #840]	@ 0x348
 80127e0:	695b      	ldr	r3, [r3, #20]
 80127e2:	2b00      	cmp	r3, #0
 80127e4:	d004      	beq.n	80127f0 <OnMacProcessNotify+0x24>
    {
        MacCtx.MacCallbacks->MacProcessNotify( );
 80127e6:	4b03      	ldr	r3, [pc, #12]	@ (80127f4 <OnMacProcessNotify+0x28>)
 80127e8:	f8d3 3348 	ldr.w	r3, [r3, #840]	@ 0x348
 80127ec:	695b      	ldr	r3, [r3, #20]
 80127ee:	4798      	blx	r3
    }
}
 80127f0:	bf00      	nop
 80127f2:	bd80      	pop	{r7, pc}
 80127f4:	20000be4 	.word	0x20000be4

080127f8 <CallNvmDataChangeCallback>:

static void CallNvmDataChangeCallback( uint16_t notifyFlags )
{
 80127f8:	b580      	push	{r7, lr}
 80127fa:	b082      	sub	sp, #8
 80127fc:	af00      	add	r7, sp, #0
 80127fe:	4603      	mov	r3, r0
 8012800:	80fb      	strh	r3, [r7, #6]
    if( ( MacCtx.MacCallbacks != NULL ) && ( MacCtx.MacCallbacks->NvmDataChange  != NULL ) )
 8012802:	4b0b      	ldr	r3, [pc, #44]	@ (8012830 <CallNvmDataChangeCallback+0x38>)
 8012804:	f8d3 3348 	ldr.w	r3, [r3, #840]	@ 0x348
 8012808:	2b00      	cmp	r3, #0
 801280a:	d00c      	beq.n	8012826 <CallNvmDataChangeCallback+0x2e>
 801280c:	4b08      	ldr	r3, [pc, #32]	@ (8012830 <CallNvmDataChangeCallback+0x38>)
 801280e:	f8d3 3348 	ldr.w	r3, [r3, #840]	@ 0x348
 8012812:	691b      	ldr	r3, [r3, #16]
 8012814:	2b00      	cmp	r3, #0
 8012816:	d006      	beq.n	8012826 <CallNvmDataChangeCallback+0x2e>
    {
        MacCtx.MacCallbacks->NvmDataChange ( notifyFlags );
 8012818:	4b05      	ldr	r3, [pc, #20]	@ (8012830 <CallNvmDataChangeCallback+0x38>)
 801281a:	f8d3 3348 	ldr.w	r3, [r3, #840]	@ 0x348
 801281e:	691b      	ldr	r3, [r3, #16]
 8012820:	88fa      	ldrh	r2, [r7, #6]
 8012822:	4610      	mov	r0, r2
 8012824:	4798      	blx	r3
    }
}
 8012826:	bf00      	nop
 8012828:	3708      	adds	r7, #8
 801282a:	46bd      	mov	sp, r7
 801282c:	bd80      	pop	{r7, pc}
 801282e:	bf00      	nop
 8012830:	20000be4 	.word	0x20000be4

08012834 <IsRequestPending>:
    MacCtx.McpsConfirm.NbRetries = MacCtx.AckTimeoutRetriesCounter;
}
#endif /* LORAMAC_VERSION */

static uint8_t IsRequestPending( void )
{
 8012834:	b480      	push	{r7}
 8012836:	af00      	add	r7, sp, #0
    if( ( MacCtx.MacFlags.Bits.MlmeReq == 1 ) ||
 8012838:	4b0b      	ldr	r3, [pc, #44]	@ (8012868 <IsRequestPending+0x34>)
 801283a:	f893 3491 	ldrb.w	r3, [r3, #1169]	@ 0x491
 801283e:	f003 0304 	and.w	r3, r3, #4
 8012842:	b2db      	uxtb	r3, r3
 8012844:	2b00      	cmp	r3, #0
 8012846:	d107      	bne.n	8012858 <IsRequestPending+0x24>
        ( MacCtx.MacFlags.Bits.McpsReq == 1 ) )
 8012848:	4b07      	ldr	r3, [pc, #28]	@ (8012868 <IsRequestPending+0x34>)
 801284a:	f893 3491 	ldrb.w	r3, [r3, #1169]	@ 0x491
 801284e:	f003 0301 	and.w	r3, r3, #1
 8012852:	b2db      	uxtb	r3, r3
    if( ( MacCtx.MacFlags.Bits.MlmeReq == 1 ) ||
 8012854:	2b00      	cmp	r3, #0
 8012856:	d001      	beq.n	801285c <IsRequestPending+0x28>
    {
        return 1;
 8012858:	2301      	movs	r3, #1
 801285a:	e000      	b.n	801285e <IsRequestPending+0x2a>
    }
    return 0;
 801285c:	2300      	movs	r3, #0
}
 801285e:	4618      	mov	r0, r3
 8012860:	46bd      	mov	sp, r7
 8012862:	bc80      	pop	{r7}
 8012864:	4770      	bx	lr
 8012866:	bf00      	nop
 8012868:	20000be4 	.word	0x20000be4

0801286c <LoRaMacInitialization>:

LoRaMacStatus_t LoRaMacInitialization( LoRaMacPrimitives_t* primitives, LoRaMacCallback_t* callbacks, LoRaMacRegion_t region )
{
 801286c:	b590      	push	{r4, r7, lr}
 801286e:	b091      	sub	sp, #68	@ 0x44
 8012870:	af02      	add	r7, sp, #8
 8012872:	6178      	str	r0, [r7, #20]
 8012874:	6139      	str	r1, [r7, #16]
 8012876:	4613      	mov	r3, r2
 8012878:	73fb      	strb	r3, [r7, #15]
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;

    if( ( primitives == NULL ) ||
 801287a:	697b      	ldr	r3, [r7, #20]
 801287c:	2b00      	cmp	r3, #0
 801287e:	d002      	beq.n	8012886 <LoRaMacInitialization+0x1a>
 8012880:	693b      	ldr	r3, [r7, #16]
 8012882:	2b00      	cmp	r3, #0
 8012884:	d101      	bne.n	801288a <LoRaMacInitialization+0x1e>
        ( callbacks == NULL ) )
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 8012886:	2303      	movs	r3, #3
 8012888:	e27a      	b.n	8012d80 <LoRaMacInitialization+0x514>
    }

    if( ( primitives->MacMcpsConfirm == NULL ) ||
 801288a:	697b      	ldr	r3, [r7, #20]
 801288c:	681b      	ldr	r3, [r3, #0]
 801288e:	2b00      	cmp	r3, #0
 8012890:	d00b      	beq.n	80128aa <LoRaMacInitialization+0x3e>
        ( primitives->MacMcpsIndication == NULL ) ||
 8012892:	697b      	ldr	r3, [r7, #20]
 8012894:	685b      	ldr	r3, [r3, #4]
    if( ( primitives->MacMcpsConfirm == NULL ) ||
 8012896:	2b00      	cmp	r3, #0
 8012898:	d007      	beq.n	80128aa <LoRaMacInitialization+0x3e>
        ( primitives->MacMlmeConfirm == NULL ) ||
 801289a:	697b      	ldr	r3, [r7, #20]
 801289c:	689b      	ldr	r3, [r3, #8]
        ( primitives->MacMcpsIndication == NULL ) ||
 801289e:	2b00      	cmp	r3, #0
 80128a0:	d003      	beq.n	80128aa <LoRaMacInitialization+0x3e>
        ( primitives->MacMlmeIndication == NULL ) )
 80128a2:	697b      	ldr	r3, [r7, #20]
 80128a4:	68db      	ldr	r3, [r3, #12]
        ( primitives->MacMlmeConfirm == NULL ) ||
 80128a6:	2b00      	cmp	r3, #0
 80128a8:	d101      	bne.n	80128ae <LoRaMacInitialization+0x42>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 80128aa:	2303      	movs	r3, #3
 80128ac:	e268      	b.n	8012d80 <LoRaMacInitialization+0x514>
    }
    // Verify if the region is supported
    if( RegionIsActive( region ) == false )
 80128ae:	7bfb      	ldrb	r3, [r7, #15]
 80128b0:	4618      	mov	r0, r3
 80128b2:	f003 fd03 	bl	80162bc <RegionIsActive>
 80128b6:	4603      	mov	r3, r0
 80128b8:	f083 0301 	eor.w	r3, r3, #1
 80128bc:	b2db      	uxtb	r3, r3
 80128be:	2b00      	cmp	r3, #0
 80128c0:	d001      	beq.n	80128c6 <LoRaMacInitialization+0x5a>
    {
        return LORAMAC_STATUS_REGION_NOT_SUPPORTED;
 80128c2:	2309      	movs	r3, #9
 80128c4:	e25c      	b.n	8012d80 <LoRaMacInitialization+0x514>
    }

    // Confirm queue reset
    LoRaMacConfirmQueueInit( primitives );
 80128c6:	6978      	ldr	r0, [r7, #20]
 80128c8:	f002 f996 	bl	8014bf8 <LoRaMacConfirmQueueInit>

    // Initialize the module context with zeros
    memset1( ( uint8_t* ) &Nvm, 0x00, sizeof( LoRaMacNvmData_t ) );
 80128cc:	f240 52cc 	movw	r2, #1484	@ 0x5cc
 80128d0:	2100      	movs	r1, #0
 80128d2:	48c7      	ldr	r0, [pc, #796]	@ (8012bf0 <LoRaMacInitialization+0x384>)
 80128d4:	f008 fd6c 	bl	801b3b0 <memset1>
    memset1( ( uint8_t* ) &MacCtx, 0x00, sizeof( LoRaMacCtx_t ) );
 80128d8:	f240 5234 	movw	r2, #1332	@ 0x534
 80128dc:	2100      	movs	r1, #0
 80128de:	48c5      	ldr	r0, [pc, #788]	@ (8012bf4 <LoRaMacInitialization+0x388>)
 80128e0:	f008 fd66 	bl	801b3b0 <memset1>
    // Set non zero variables to its default value
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
    MacCtx.AckTimeoutRetriesCounter = 1;
    MacCtx.AckTimeoutRetries = 1;
#endif /* LORAMAC_VERSION */
    Nvm.MacGroup2.Region = region;
 80128e4:	4ac2      	ldr	r2, [pc, #776]	@ (8012bf0 <LoRaMacInitialization+0x384>)
 80128e6:	7bfb      	ldrb	r3, [r7, #15]
 80128e8:	f882 3048 	strb.w	r3, [r2, #72]	@ 0x48
    Nvm.MacGroup2.DeviceClass = CLASS_A;
 80128ec:	4bc0      	ldr	r3, [pc, #768]	@ (8012bf0 <LoRaMacInitialization+0x384>)
 80128ee:	2200      	movs	r2, #0
 80128f0:	f883 2118 	strb.w	r2, [r3, #280]	@ 0x118
    Nvm.MacGroup2.MacParams.RepeaterSupport = false;
 80128f4:	4bbe      	ldr	r3, [pc, #760]	@ (8012bf0 <LoRaMacInitialization+0x384>)
 80128f6:	2200      	movs	r2, #0
 80128f8:	f883 208c 	strb.w	r2, [r3, #140]	@ 0x8c

    // Setup version
    Nvm.MacGroup2.Version.Value = LORAMAC_VERSION;
 80128fc:	4bbc      	ldr	r3, [pc, #752]	@ (8012bf0 <LoRaMacInitialization+0x384>)
 80128fe:	4abe      	ldr	r2, [pc, #760]	@ (8012bf8 <LoRaMacInitialization+0x38c>)
 8012900:	f8c3 212c 	str.w	r2, [r3, #300]	@ 0x12c
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    InitDefaultsParams_t params;
    params.Type = INIT_TYPE_DEFAULTS;
 8012904:	2300      	movs	r3, #0
 8012906:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
    params.NvmGroup1 = &Nvm.RegionGroup1;
 801290a:	4bbc      	ldr	r3, [pc, #752]	@ (8012bfc <LoRaMacInitialization+0x390>)
 801290c:	61fb      	str	r3, [r7, #28]
    params.NvmGroup2 = &Nvm.RegionGroup2;
 801290e:	4bbc      	ldr	r3, [pc, #752]	@ (8012c00 <LoRaMacInitialization+0x394>)
 8012910:	623b      	str	r3, [r7, #32]
    params.Bands = &RegionBands;
 8012912:	4bbc      	ldr	r3, [pc, #752]	@ (8012c04 <LoRaMacInitialization+0x398>)
 8012914:	627b      	str	r3, [r7, #36]	@ 0x24
    RegionInitDefaults( Nvm.MacGroup2.Region, &params );
 8012916:	4bb6      	ldr	r3, [pc, #728]	@ (8012bf0 <LoRaMacInitialization+0x384>)
 8012918:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 801291c:	f107 021c 	add.w	r2, r7, #28
 8012920:	4611      	mov	r1, r2
 8012922:	4618      	mov	r0, r3
 8012924:	f003 fd30 	bl	8016388 <RegionInitDefaults>
#endif /* LORAMAC_VERSION */

    // Reset to defaults
    getPhy.Attribute = PHY_DUTY_CYCLE;
 8012928:	230f      	movs	r3, #15
 801292a:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 801292e:	4bb0      	ldr	r3, [pc, #704]	@ (8012bf0 <LoRaMacInitialization+0x384>)
 8012930:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8012934:	f107 0230 	add.w	r2, r7, #48	@ 0x30
 8012938:	4611      	mov	r1, r2
 801293a:	4618      	mov	r0, r3
 801293c:	f003 fcd9 	bl	80162f2 <RegionGetPhyParam>
 8012940:	4603      	mov	r3, r0
 8012942:	62fb      	str	r3, [r7, #44]	@ 0x2c
    Nvm.MacGroup2.DutyCycleOn = ( bool ) phyParam.Value;
 8012944:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012946:	2b00      	cmp	r3, #0
 8012948:	bf14      	ite	ne
 801294a:	2301      	movne	r3, #1
 801294c:	2300      	moveq	r3, #0
 801294e:	b2da      	uxtb	r2, r3
 8012950:	4ba7      	ldr	r3, [pc, #668]	@ (8012bf0 <LoRaMacInitialization+0x384>)
 8012952:	f883 211c 	strb.w	r2, [r3, #284]	@ 0x11c

    getPhy.Attribute = PHY_DEF_TX_POWER;
 8012956:	230a      	movs	r3, #10
 8012958:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 801295c:	4ba4      	ldr	r3, [pc, #656]	@ (8012bf0 <LoRaMacInitialization+0x384>)
 801295e:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8012962:	f107 0230 	add.w	r2, r7, #48	@ 0x30
 8012966:	4611      	mov	r1, r2
 8012968:	4618      	mov	r0, r3
 801296a:	f003 fcc2 	bl	80162f2 <RegionGetPhyParam>
 801296e:	4603      	mov	r3, r0
 8012970:	62fb      	str	r3, [r7, #44]	@ 0x2c
    Nvm.MacGroup2.ChannelsTxPowerDefault = phyParam.Value;
 8012972:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012974:	b25a      	sxtb	r2, r3
 8012976:	4b9e      	ldr	r3, [pc, #632]	@ (8012bf0 <LoRaMacInitialization+0x384>)
 8012978:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc

    getPhy.Attribute = PHY_DEF_TX_DR;
 801297c:	2306      	movs	r3, #6
 801297e:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 8012982:	4b9b      	ldr	r3, [pc, #620]	@ (8012bf0 <LoRaMacInitialization+0x384>)
 8012984:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8012988:	f107 0230 	add.w	r2, r7, #48	@ 0x30
 801298c:	4611      	mov	r1, r2
 801298e:	4618      	mov	r0, r3
 8012990:	f003 fcaf 	bl	80162f2 <RegionGetPhyParam>
 8012994:	4603      	mov	r3, r0
 8012996:	62fb      	str	r3, [r7, #44]	@ 0x2c
    Nvm.MacGroup2.ChannelsDatarateDefault = phyParam.Value;
 8012998:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801299a:	b25a      	sxtb	r2, r3
 801299c:	4b94      	ldr	r3, [pc, #592]	@ (8012bf0 <LoRaMacInitialization+0x384>)
 801299e:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

    getPhy.Attribute = PHY_MAX_RX_WINDOW;
 80129a2:	2310      	movs	r3, #16
 80129a4:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 80129a8:	4b91      	ldr	r3, [pc, #580]	@ (8012bf0 <LoRaMacInitialization+0x384>)
 80129aa:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 80129ae:	f107 0230 	add.w	r2, r7, #48	@ 0x30
 80129b2:	4611      	mov	r1, r2
 80129b4:	4618      	mov	r0, r3
 80129b6:	f003 fc9c 	bl	80162f2 <RegionGetPhyParam>
 80129ba:	4603      	mov	r3, r0
 80129bc:	62fb      	str	r3, [r7, #44]	@ 0x2c
    Nvm.MacGroup2.MacParamsDefaults.MaxRxWindow = phyParam.Value;
 80129be:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80129c0:	4a8b      	ldr	r2, [pc, #556]	@ (8012bf0 <LoRaMacInitialization+0x384>)
 80129c2:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c

    getPhy.Attribute = PHY_RECEIVE_DELAY1;
 80129c6:	2311      	movs	r3, #17
 80129c8:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 80129cc:	4b88      	ldr	r3, [pc, #544]	@ (8012bf0 <LoRaMacInitialization+0x384>)
 80129ce:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 80129d2:	f107 0230 	add.w	r2, r7, #48	@ 0x30
 80129d6:	4611      	mov	r1, r2
 80129d8:	4618      	mov	r0, r3
 80129da:	f003 fc8a 	bl	80162f2 <RegionGetPhyParam>
 80129de:	4603      	mov	r3, r0
 80129e0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    Nvm.MacGroup2.MacParamsDefaults.ReceiveDelay1 = phyParam.Value;
 80129e2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80129e4:	4a82      	ldr	r2, [pc, #520]	@ (8012bf0 <LoRaMacInitialization+0x384>)
 80129e6:	f8c2 30a0 	str.w	r3, [r2, #160]	@ 0xa0

    getPhy.Attribute = PHY_RECEIVE_DELAY2;
 80129ea:	2312      	movs	r3, #18
 80129ec:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 80129f0:	4b7f      	ldr	r3, [pc, #508]	@ (8012bf0 <LoRaMacInitialization+0x384>)
 80129f2:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 80129f6:	f107 0230 	add.w	r2, r7, #48	@ 0x30
 80129fa:	4611      	mov	r1, r2
 80129fc:	4618      	mov	r0, r3
 80129fe:	f003 fc78 	bl	80162f2 <RegionGetPhyParam>
 8012a02:	4603      	mov	r3, r0
 8012a04:	62fb      	str	r3, [r7, #44]	@ 0x2c
    Nvm.MacGroup2.MacParamsDefaults.ReceiveDelay2 = phyParam.Value;
 8012a06:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012a08:	4a79      	ldr	r2, [pc, #484]	@ (8012bf0 <LoRaMacInitialization+0x384>)
 8012a0a:	f8c2 30a4 	str.w	r3, [r2, #164]	@ 0xa4

    getPhy.Attribute = PHY_JOIN_ACCEPT_DELAY1;
 8012a0e:	2313      	movs	r3, #19
 8012a10:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 8012a14:	4b76      	ldr	r3, [pc, #472]	@ (8012bf0 <LoRaMacInitialization+0x384>)
 8012a16:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8012a1a:	f107 0230 	add.w	r2, r7, #48	@ 0x30
 8012a1e:	4611      	mov	r1, r2
 8012a20:	4618      	mov	r0, r3
 8012a22:	f003 fc66 	bl	80162f2 <RegionGetPhyParam>
 8012a26:	4603      	mov	r3, r0
 8012a28:	62fb      	str	r3, [r7, #44]	@ 0x2c
    Nvm.MacGroup2.MacParamsDefaults.JoinAcceptDelay1 = phyParam.Value;
 8012a2a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012a2c:	4a70      	ldr	r2, [pc, #448]	@ (8012bf0 <LoRaMacInitialization+0x384>)
 8012a2e:	f8c2 30a8 	str.w	r3, [r2, #168]	@ 0xa8

    getPhy.Attribute = PHY_JOIN_ACCEPT_DELAY2;
 8012a32:	2314      	movs	r3, #20
 8012a34:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 8012a38:	4b6d      	ldr	r3, [pc, #436]	@ (8012bf0 <LoRaMacInitialization+0x384>)
 8012a3a:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8012a3e:	f107 0230 	add.w	r2, r7, #48	@ 0x30
 8012a42:	4611      	mov	r1, r2
 8012a44:	4618      	mov	r0, r3
 8012a46:	f003 fc54 	bl	80162f2 <RegionGetPhyParam>
 8012a4a:	4603      	mov	r3, r0
 8012a4c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    Nvm.MacGroup2.MacParamsDefaults.JoinAcceptDelay2 = phyParam.Value;
 8012a4e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012a50:	4a67      	ldr	r2, [pc, #412]	@ (8012bf0 <LoRaMacInitialization+0x384>)
 8012a52:	f8c2 30ac 	str.w	r3, [r2, #172]	@ 0xac

    getPhy.Attribute = PHY_DEF_DR1_OFFSET;
 8012a56:	2316      	movs	r3, #22
 8012a58:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 8012a5c:	4b64      	ldr	r3, [pc, #400]	@ (8012bf0 <LoRaMacInitialization+0x384>)
 8012a5e:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8012a62:	f107 0230 	add.w	r2, r7, #48	@ 0x30
 8012a66:	4611      	mov	r1, r2
 8012a68:	4618      	mov	r0, r3
 8012a6a:	f003 fc42 	bl	80162f2 <RegionGetPhyParam>
 8012a6e:	4603      	mov	r3, r0
 8012a70:	62fb      	str	r3, [r7, #44]	@ 0x2c
    Nvm.MacGroup2.MacParamsDefaults.Rx1DrOffset = phyParam.Value;
 8012a72:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012a74:	b2da      	uxtb	r2, r3
 8012a76:	4b5e      	ldr	r3, [pc, #376]	@ (8012bf0 <LoRaMacInitialization+0x384>)
 8012a78:	f883 20b1 	strb.w	r2, [r3, #177]	@ 0xb1

    getPhy.Attribute = PHY_DEF_RX2_FREQUENCY;
 8012a7c:	2317      	movs	r3, #23
 8012a7e:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 8012a82:	4b5b      	ldr	r3, [pc, #364]	@ (8012bf0 <LoRaMacInitialization+0x384>)
 8012a84:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8012a88:	f107 0230 	add.w	r2, r7, #48	@ 0x30
 8012a8c:	4611      	mov	r1, r2
 8012a8e:	4618      	mov	r0, r3
 8012a90:	f003 fc2f 	bl	80162f2 <RegionGetPhyParam>
 8012a94:	4603      	mov	r3, r0
 8012a96:	62fb      	str	r3, [r7, #44]	@ 0x2c
    Nvm.MacGroup2.MacParamsDefaults.Rx2Channel.Frequency = phyParam.Value;
 8012a98:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012a9a:	4a55      	ldr	r2, [pc, #340]	@ (8012bf0 <LoRaMacInitialization+0x384>)
 8012a9c:	f8c2 30b4 	str.w	r3, [r2, #180]	@ 0xb4
    Nvm.MacGroup2.MacParamsDefaults.RxCChannel.Frequency = phyParam.Value;
 8012aa0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012aa2:	4a53      	ldr	r2, [pc, #332]	@ (8012bf0 <LoRaMacInitialization+0x384>)
 8012aa4:	f8c2 30bc 	str.w	r3, [r2, #188]	@ 0xbc

    getPhy.Attribute = PHY_DEF_RX2_DR;
 8012aa8:	2318      	movs	r3, #24
 8012aaa:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 8012aae:	4b50      	ldr	r3, [pc, #320]	@ (8012bf0 <LoRaMacInitialization+0x384>)
 8012ab0:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8012ab4:	f107 0230 	add.w	r2, r7, #48	@ 0x30
 8012ab8:	4611      	mov	r1, r2
 8012aba:	4618      	mov	r0, r3
 8012abc:	f003 fc19 	bl	80162f2 <RegionGetPhyParam>
 8012ac0:	4603      	mov	r3, r0
 8012ac2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    Nvm.MacGroup2.MacParamsDefaults.Rx2Channel.Datarate = phyParam.Value;
 8012ac4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012ac6:	b2da      	uxtb	r2, r3
 8012ac8:	4b49      	ldr	r3, [pc, #292]	@ (8012bf0 <LoRaMacInitialization+0x384>)
 8012aca:	f883 20b8 	strb.w	r2, [r3, #184]	@ 0xb8
    Nvm.MacGroup2.MacParamsDefaults.RxCChannel.Datarate = phyParam.Value;
 8012ace:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012ad0:	b2da      	uxtb	r2, r3
 8012ad2:	4b47      	ldr	r3, [pc, #284]	@ (8012bf0 <LoRaMacInitialization+0x384>)
 8012ad4:	f883 20c0 	strb.w	r2, [r3, #192]	@ 0xc0

    getPhy.Attribute = PHY_DEF_UPLINK_DWELL_TIME;
 8012ad8:	231d      	movs	r3, #29
 8012ada:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 8012ade:	4b44      	ldr	r3, [pc, #272]	@ (8012bf0 <LoRaMacInitialization+0x384>)
 8012ae0:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8012ae4:	f107 0230 	add.w	r2, r7, #48	@ 0x30
 8012ae8:	4611      	mov	r1, r2
 8012aea:	4618      	mov	r0, r3
 8012aec:	f003 fc01 	bl	80162f2 <RegionGetPhyParam>
 8012af0:	4603      	mov	r3, r0
 8012af2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    Nvm.MacGroup2.MacParamsDefaults.UplinkDwellTime = phyParam.Value;
 8012af4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012af6:	b2da      	uxtb	r2, r3
 8012af8:	4b3d      	ldr	r3, [pc, #244]	@ (8012bf0 <LoRaMacInitialization+0x384>)
 8012afa:	f883 20c4 	strb.w	r2, [r3, #196]	@ 0xc4

    getPhy.Attribute = PHY_DEF_DOWNLINK_DWELL_TIME;
 8012afe:	231e      	movs	r3, #30
 8012b00:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 8012b04:	4b3a      	ldr	r3, [pc, #232]	@ (8012bf0 <LoRaMacInitialization+0x384>)
 8012b06:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8012b0a:	f107 0230 	add.w	r2, r7, #48	@ 0x30
 8012b0e:	4611      	mov	r1, r2
 8012b10:	4618      	mov	r0, r3
 8012b12:	f003 fbee 	bl	80162f2 <RegionGetPhyParam>
 8012b16:	4603      	mov	r3, r0
 8012b18:	62fb      	str	r3, [r7, #44]	@ 0x2c
    Nvm.MacGroup2.MacParamsDefaults.DownlinkDwellTime = phyParam.Value;
 8012b1a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012b1c:	b2da      	uxtb	r2, r3
 8012b1e:	4b34      	ldr	r3, [pc, #208]	@ (8012bf0 <LoRaMacInitialization+0x384>)
 8012b20:	f883 20c5 	strb.w	r2, [r3, #197]	@ 0xc5

    getPhy.Attribute = PHY_DEF_MAX_EIRP;
 8012b24:	231f      	movs	r3, #31
 8012b26:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 8012b2a:	4b31      	ldr	r3, [pc, #196]	@ (8012bf0 <LoRaMacInitialization+0x384>)
 8012b2c:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8012b30:	f107 0230 	add.w	r2, r7, #48	@ 0x30
 8012b34:	4611      	mov	r1, r2
 8012b36:	4618      	mov	r0, r3
 8012b38:	f003 fbdb 	bl	80162f2 <RegionGetPhyParam>
 8012b3c:	4603      	mov	r3, r0
 8012b3e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    Nvm.MacGroup2.MacParamsDefaults.MaxEirp = phyParam.fValue;
 8012b40:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012b42:	4a2b      	ldr	r2, [pc, #172]	@ (8012bf0 <LoRaMacInitialization+0x384>)
 8012b44:	f8c2 30c8 	str.w	r3, [r2, #200]	@ 0xc8

    getPhy.Attribute = PHY_DEF_ANTENNA_GAIN;
 8012b48:	2320      	movs	r3, #32
 8012b4a:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 8012b4e:	4b28      	ldr	r3, [pc, #160]	@ (8012bf0 <LoRaMacInitialization+0x384>)
 8012b50:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8012b54:	f107 0230 	add.w	r2, r7, #48	@ 0x30
 8012b58:	4611      	mov	r1, r2
 8012b5a:	4618      	mov	r0, r3
 8012b5c:	f003 fbc9 	bl	80162f2 <RegionGetPhyParam>
 8012b60:	4603      	mov	r3, r0
 8012b62:	62fb      	str	r3, [r7, #44]	@ 0x2c
    Nvm.MacGroup2.MacParamsDefaults.AntennaGain = phyParam.fValue;
 8012b64:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012b66:	4a22      	ldr	r2, [pc, #136]	@ (8012bf0 <LoRaMacInitialization+0x384>)
 8012b68:	f8c2 30cc 	str.w	r3, [r2, #204]	@ 0xcc

    getPhy.Attribute = PHY_DEF_ADR_ACK_LIMIT;
 8012b6c:	230b      	movs	r3, #11
 8012b6e:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 8012b72:	4b1f      	ldr	r3, [pc, #124]	@ (8012bf0 <LoRaMacInitialization+0x384>)
 8012b74:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8012b78:	f107 0230 	add.w	r2, r7, #48	@ 0x30
 8012b7c:	4611      	mov	r1, r2
 8012b7e:	4618      	mov	r0, r3
 8012b80:	f003 fbb7 	bl	80162f2 <RegionGetPhyParam>
 8012b84:	4603      	mov	r3, r0
 8012b86:	62fb      	str	r3, [r7, #44]	@ 0x2c
    Nvm.MacGroup2.MacParamsDefaults.AdrAckLimit = phyParam.Value;
 8012b88:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012b8a:	b29a      	uxth	r2, r3
 8012b8c:	4b18      	ldr	r3, [pc, #96]	@ (8012bf0 <LoRaMacInitialization+0x384>)
 8012b8e:	f8a3 20d0 	strh.w	r2, [r3, #208]	@ 0xd0

    getPhy.Attribute = PHY_DEF_ADR_ACK_DELAY;
 8012b92:	230c      	movs	r3, #12
 8012b94:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 8012b98:	4b15      	ldr	r3, [pc, #84]	@ (8012bf0 <LoRaMacInitialization+0x384>)
 8012b9a:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8012b9e:	f107 0230 	add.w	r2, r7, #48	@ 0x30
 8012ba2:	4611      	mov	r1, r2
 8012ba4:	4618      	mov	r0, r3
 8012ba6:	f003 fba4 	bl	80162f2 <RegionGetPhyParam>
 8012baa:	4603      	mov	r3, r0
 8012bac:	62fb      	str	r3, [r7, #44]	@ 0x2c
    Nvm.MacGroup2.MacParamsDefaults.AdrAckDelay = phyParam.Value;
 8012bae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012bb0:	b29a      	uxth	r2, r3
 8012bb2:	4b0f      	ldr	r3, [pc, #60]	@ (8012bf0 <LoRaMacInitialization+0x384>)
 8012bb4:	f8a3 20d2 	strh.w	r2, [r3, #210]	@ 0xd2

    // Init parameters which are not set in function ResetMacParameters
    Nvm.MacGroup2.MacParamsDefaults.ChannelsNbTrans = 1;
 8012bb8:	4b0d      	ldr	r3, [pc, #52]	@ (8012bf0 <LoRaMacInitialization+0x384>)
 8012bba:	2201      	movs	r2, #1
 8012bbc:	f883 20b0 	strb.w	r2, [r3, #176]	@ 0xb0
    Nvm.MacGroup2.MacParamsDefaults.SystemMaxRxError = 10;
 8012bc0:	4b0b      	ldr	r3, [pc, #44]	@ (8012bf0 <LoRaMacInitialization+0x384>)
 8012bc2:	220a      	movs	r2, #10
 8012bc4:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
    Nvm.MacGroup2.MacParamsDefaults.MinRxSymbols = 6;
 8012bc8:	4b09      	ldr	r3, [pc, #36]	@ (8012bf0 <LoRaMacInitialization+0x384>)
 8012bca:	2206      	movs	r2, #6
 8012bcc:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

    Nvm.MacGroup2.MacParams.SystemMaxRxError = Nvm.MacGroup2.MacParamsDefaults.SystemMaxRxError;
 8012bd0:	4b07      	ldr	r3, [pc, #28]	@ (8012bf0 <LoRaMacInitialization+0x384>)
 8012bd2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8012bd6:	4a06      	ldr	r2, [pc, #24]	@ (8012bf0 <LoRaMacInitialization+0x384>)
 8012bd8:	64d3      	str	r3, [r2, #76]	@ 0x4c
    Nvm.MacGroup2.MacParams.MinRxSymbols = Nvm.MacGroup2.MacParamsDefaults.MinRxSymbols;
 8012bda:	4b05      	ldr	r3, [pc, #20]	@ (8012bf0 <LoRaMacInitialization+0x384>)
 8012bdc:	f893 2098 	ldrb.w	r2, [r3, #152]	@ 0x98
 8012be0:	4b03      	ldr	r3, [pc, #12]	@ (8012bf0 <LoRaMacInitialization+0x384>)
 8012be2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    Nvm.MacGroup2.MacParams.MaxRxWindow = Nvm.MacGroup2.MacParamsDefaults.MaxRxWindow;
 8012be6:	4b02      	ldr	r3, [pc, #8]	@ (8012bf0 <LoRaMacInitialization+0x384>)
 8012be8:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8012bec:	e00c      	b.n	8012c08 <LoRaMacInitialization+0x39c>
 8012bee:	bf00      	nop
 8012bf0:	20001118 	.word	0x20001118
 8012bf4:	20000be4 	.word	0x20000be4
 8012bf8:	01000400 	.word	0x01000400
 8012bfc:	2000133c 	.word	0x2000133c
 8012c00:	20001350 	.word	0x20001350
 8012c04:	20001cb0 	.word	0x20001cb0
 8012c08:	4a5f      	ldr	r2, [pc, #380]	@ (8012d88 <LoRaMacInitialization+0x51c>)
 8012c0a:	6553      	str	r3, [r2, #84]	@ 0x54
    Nvm.MacGroup2.MacParams.ReceiveDelay1 = Nvm.MacGroup2.MacParamsDefaults.ReceiveDelay1;
 8012c0c:	4b5e      	ldr	r3, [pc, #376]	@ (8012d88 <LoRaMacInitialization+0x51c>)
 8012c0e:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8012c12:	4a5d      	ldr	r2, [pc, #372]	@ (8012d88 <LoRaMacInitialization+0x51c>)
 8012c14:	6593      	str	r3, [r2, #88]	@ 0x58
    Nvm.MacGroup2.MacParams.ReceiveDelay2 = Nvm.MacGroup2.MacParamsDefaults.ReceiveDelay2;
 8012c16:	4b5c      	ldr	r3, [pc, #368]	@ (8012d88 <LoRaMacInitialization+0x51c>)
 8012c18:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8012c1c:	4a5a      	ldr	r2, [pc, #360]	@ (8012d88 <LoRaMacInitialization+0x51c>)
 8012c1e:	65d3      	str	r3, [r2, #92]	@ 0x5c
    Nvm.MacGroup2.MacParams.JoinAcceptDelay1 = Nvm.MacGroup2.MacParamsDefaults.JoinAcceptDelay1;
 8012c20:	4b59      	ldr	r3, [pc, #356]	@ (8012d88 <LoRaMacInitialization+0x51c>)
 8012c22:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8012c26:	4a58      	ldr	r2, [pc, #352]	@ (8012d88 <LoRaMacInitialization+0x51c>)
 8012c28:	6613      	str	r3, [r2, #96]	@ 0x60
    Nvm.MacGroup2.MacParams.JoinAcceptDelay2 = Nvm.MacGroup2.MacParamsDefaults.JoinAcceptDelay2;
 8012c2a:	4b57      	ldr	r3, [pc, #348]	@ (8012d88 <LoRaMacInitialization+0x51c>)
 8012c2c:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8012c30:	4a55      	ldr	r2, [pc, #340]	@ (8012d88 <LoRaMacInitialization+0x51c>)
 8012c32:	6653      	str	r3, [r2, #100]	@ 0x64
    Nvm.MacGroup2.MacParams.ChannelsNbTrans = Nvm.MacGroup2.MacParamsDefaults.ChannelsNbTrans;
 8012c34:	4b54      	ldr	r3, [pc, #336]	@ (8012d88 <LoRaMacInitialization+0x51c>)
 8012c36:	f893 20b0 	ldrb.w	r2, [r3, #176]	@ 0xb0
 8012c3a:	4b53      	ldr	r3, [pc, #332]	@ (8012d88 <LoRaMacInitialization+0x51c>)
 8012c3c:	f883 2068 	strb.w	r2, [r3, #104]	@ 0x68
    params.NvmGroup1 = &Nvm.RegionGroup1;
    params.NvmGroup2 = &Nvm.RegionGroup2;
    RegionInitDefaults( Nvm.MacGroup2.Region, &params );
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    // FPort 224 is enabled by default.
    Nvm.MacGroup2.IsCertPortOn = true;
 8012c40:	4b51      	ldr	r3, [pc, #324]	@ (8012d88 <LoRaMacInitialization+0x51c>)
 8012c42:	2201      	movs	r2, #1
 8012c44:	f883 211f 	strb.w	r2, [r3, #287]	@ 0x11f
#endif /* LORAMAC_VERSION */

    MacCtx.MacCallbacks = callbacks;
 8012c48:	4a50      	ldr	r2, [pc, #320]	@ (8012d8c <LoRaMacInitialization+0x520>)
 8012c4a:	693b      	ldr	r3, [r7, #16]
 8012c4c:	f8c2 3348 	str.w	r3, [r2, #840]	@ 0x348
    ResetMacParameters( false );
 8012c50:	2000      	movs	r0, #0
 8012c52:	f7ff f86b 	bl	8011d2c <ResetMacParameters>

    Nvm.MacGroup2.PublicNetwork = true;
 8012c56:	4b4c      	ldr	r3, [pc, #304]	@ (8012d88 <LoRaMacInitialization+0x51c>)
 8012c58:	2201      	movs	r2, #1
 8012c5a:	f883 2119 	strb.w	r2, [r3, #281]	@ 0x119

    MacCtx.MacPrimitives = primitives;
 8012c5e:	4a4b      	ldr	r2, [pc, #300]	@ (8012d8c <LoRaMacInitialization+0x520>)
 8012c60:	697b      	ldr	r3, [r7, #20]
 8012c62:	f8c2 3344 	str.w	r3, [r2, #836]	@ 0x344
    MacCtx.MacFlags.Value = 0;
 8012c66:	4b49      	ldr	r3, [pc, #292]	@ (8012d8c <LoRaMacInitialization+0x520>)
 8012c68:	2200      	movs	r2, #0
 8012c6a:	f883 2491 	strb.w	r2, [r3, #1169]	@ 0x491
    MacCtx.MacState = LORAMAC_STOPPED;
 8012c6e:	4b47      	ldr	r3, [pc, #284]	@ (8012d8c <LoRaMacInitialization+0x520>)
 8012c70:	2201      	movs	r2, #1
 8012c72:	f8c3 2340 	str.w	r2, [r3, #832]	@ 0x340

    // Reset duty cycle times
    Nvm.MacGroup1.LastTxDoneTime = 0;
 8012c76:	4b44      	ldr	r3, [pc, #272]	@ (8012d88 <LoRaMacInitialization+0x51c>)
 8012c78:	2200      	movs	r2, #0
 8012c7a:	62da      	str	r2, [r3, #44]	@ 0x2c
    Nvm.MacGroup1.AggregatedTimeOff = 0;
 8012c7c:	4b42      	ldr	r3, [pc, #264]	@ (8012d88 <LoRaMacInitialization+0x51c>)
 8012c7e:	2200      	movs	r2, #0
 8012c80:	631a      	str	r2, [r3, #48]	@ 0x30

    // Initialize timers
    TimerInit( &MacCtx.TxDelayedTimer, OnTxDelayedTimerEvent );
 8012c82:	2300      	movs	r3, #0
 8012c84:	9300      	str	r3, [sp, #0]
 8012c86:	4b42      	ldr	r3, [pc, #264]	@ (8012d90 <LoRaMacInitialization+0x524>)
 8012c88:	2200      	movs	r2, #0
 8012c8a:	f04f 31ff 	mov.w	r1, #4294967295
 8012c8e:	4841      	ldr	r0, [pc, #260]	@ (8012d94 <LoRaMacInitialization+0x528>)
 8012c90:	f00c fc02 	bl	801f498 <UTIL_TIMER_Create>
    TimerInit( &MacCtx.RxWindowTimer1, OnRxWindow1TimerEvent );
 8012c94:	2300      	movs	r3, #0
 8012c96:	9300      	str	r3, [sp, #0]
 8012c98:	4b3f      	ldr	r3, [pc, #252]	@ (8012d98 <LoRaMacInitialization+0x52c>)
 8012c9a:	2200      	movs	r2, #0
 8012c9c:	f04f 31ff 	mov.w	r1, #4294967295
 8012ca0:	483e      	ldr	r0, [pc, #248]	@ (8012d9c <LoRaMacInitialization+0x530>)
 8012ca2:	f00c fbf9 	bl	801f498 <UTIL_TIMER_Create>
    TimerInit( &MacCtx.RxWindowTimer2, OnRxWindow2TimerEvent );
 8012ca6:	2300      	movs	r3, #0
 8012ca8:	9300      	str	r3, [sp, #0]
 8012caa:	4b3d      	ldr	r3, [pc, #244]	@ (8012da0 <LoRaMacInitialization+0x534>)
 8012cac:	2200      	movs	r2, #0
 8012cae:	f04f 31ff 	mov.w	r1, #4294967295
 8012cb2:	483c      	ldr	r0, [pc, #240]	@ (8012da4 <LoRaMacInitialization+0x538>)
 8012cb4:	f00c fbf0 	bl	801f498 <UTIL_TIMER_Create>
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
    TimerInit( &MacCtx.AckTimeoutTimer, OnAckTimeoutTimerEvent );
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    TimerInit( &MacCtx.RetransmitTimeoutTimer, OnRetransmitTimeoutTimerEvent );
 8012cb8:	2300      	movs	r3, #0
 8012cba:	9300      	str	r3, [sp, #0]
 8012cbc:	4b3a      	ldr	r3, [pc, #232]	@ (8012da8 <LoRaMacInitialization+0x53c>)
 8012cbe:	2200      	movs	r2, #0
 8012cc0:	f04f 31ff 	mov.w	r1, #4294967295
 8012cc4:	4839      	ldr	r0, [pc, #228]	@ (8012dac <LoRaMacInitialization+0x540>)
 8012cc6:	f00c fbe7 	bl	801f498 <UTIL_TIMER_Create>
    TimerInit( &MacCtx.Rejoin1CycleTimer, OnRejoin1CycleTimerEvent );
    TimerInit( &MacCtx.ForceRejoinReqCycleTimer, OnForceRejoinReqCycleTimerEvent );
#endif /* LORAMAC_VERSION */

    // Store the current initialization time
    Nvm.MacGroup2.InitializationTime = SysTimeGetMcuTime( );
 8012cca:	4c2f      	ldr	r4, [pc, #188]	@ (8012d88 <LoRaMacInitialization+0x51c>)
 8012ccc:	463b      	mov	r3, r7
 8012cce:	4618      	mov	r0, r3
 8012cd0:	f00b ffbe 	bl	801ec50 <SysTimeGetMcuTime>
 8012cd4:	f504 7392 	add.w	r3, r4, #292	@ 0x124
 8012cd8:	463a      	mov	r2, r7
 8012cda:	e892 0003 	ldmia.w	r2, {r0, r1}
 8012cde:	e883 0003 	stmia.w	r3, {r0, r1}

#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    // Initialize MAC radio events
    LoRaMacRadioEvents.Value = 0;
 8012ce2:	4b33      	ldr	r3, [pc, #204]	@ (8012db0 <LoRaMacInitialization+0x544>)
 8012ce4:	2200      	movs	r2, #0
 8012ce6:	601a      	str	r2, [r3, #0]
#endif /* LORAMAC_VERSION */

    // Initialize Radio driver
    MacCtx.RadioEvents.TxDone = OnRadioTxDone;
 8012ce8:	4b28      	ldr	r3, [pc, #160]	@ (8012d8c <LoRaMacInitialization+0x520>)
 8012cea:	4a32      	ldr	r2, [pc, #200]	@ (8012db4 <LoRaMacInitialization+0x548>)
 8012cec:	f8c3 234c 	str.w	r2, [r3, #844]	@ 0x34c
    MacCtx.RadioEvents.RxDone = OnRadioRxDone;
 8012cf0:	4b26      	ldr	r3, [pc, #152]	@ (8012d8c <LoRaMacInitialization+0x520>)
 8012cf2:	4a31      	ldr	r2, [pc, #196]	@ (8012db8 <LoRaMacInitialization+0x54c>)
 8012cf4:	f8c3 2354 	str.w	r2, [r3, #852]	@ 0x354
    MacCtx.RadioEvents.RxError = OnRadioRxError;
 8012cf8:	4b24      	ldr	r3, [pc, #144]	@ (8012d8c <LoRaMacInitialization+0x520>)
 8012cfa:	4a30      	ldr	r2, [pc, #192]	@ (8012dbc <LoRaMacInitialization+0x550>)
 8012cfc:	f8c3 235c 	str.w	r2, [r3, #860]	@ 0x35c
    MacCtx.RadioEvents.TxTimeout = OnRadioTxTimeout;
 8012d00:	4b22      	ldr	r3, [pc, #136]	@ (8012d8c <LoRaMacInitialization+0x520>)
 8012d02:	4a2f      	ldr	r2, [pc, #188]	@ (8012dc0 <LoRaMacInitialization+0x554>)
 8012d04:	f8c3 2350 	str.w	r2, [r3, #848]	@ 0x350
    MacCtx.RadioEvents.RxTimeout = OnRadioRxTimeout;
 8012d08:	4b20      	ldr	r3, [pc, #128]	@ (8012d8c <LoRaMacInitialization+0x520>)
 8012d0a:	4a2e      	ldr	r2, [pc, #184]	@ (8012dc4 <LoRaMacInitialization+0x558>)
 8012d0c:	f8c3 2358 	str.w	r2, [r3, #856]	@ 0x358
    Radio.Init( &MacCtx.RadioEvents );
 8012d10:	4b2d      	ldr	r3, [pc, #180]	@ (8012dc8 <LoRaMacInitialization+0x55c>)
 8012d12:	681b      	ldr	r3, [r3, #0]
 8012d14:	482d      	ldr	r0, [pc, #180]	@ (8012dcc <LoRaMacInitialization+0x560>)
 8012d16:	4798      	blx	r3

    // Initialize the Secure Element driver
    if( SecureElementInit( &Nvm.SecureElement ) != SECURE_ELEMENT_SUCCESS )
 8012d18:	482d      	ldr	r0, [pc, #180]	@ (8012dd0 <LoRaMacInitialization+0x564>)
 8012d1a:	f7fa f9c1 	bl	800d0a0 <SecureElementInit>
 8012d1e:	4603      	mov	r3, r0
 8012d20:	2b00      	cmp	r3, #0
 8012d22:	d001      	beq.n	8012d28 <LoRaMacInitialization+0x4bc>
    {
        return LORAMAC_STATUS_CRYPTO_ERROR;
 8012d24:	2311      	movs	r3, #17
 8012d26:	e02b      	b.n	8012d80 <LoRaMacInitialization+0x514>
    }

    // Initialize Crypto module
    if( LoRaMacCryptoInit( &Nvm.Crypto ) != LORAMAC_CRYPTO_SUCCESS )
 8012d28:	4817      	ldr	r0, [pc, #92]	@ (8012d88 <LoRaMacInitialization+0x51c>)
 8012d2a:	f002 fc21 	bl	8015570 <LoRaMacCryptoInit>
 8012d2e:	4603      	mov	r3, r0
 8012d30:	2b00      	cmp	r3, #0
 8012d32:	d001      	beq.n	8012d38 <LoRaMacInitialization+0x4cc>
    {
        return LORAMAC_STATUS_CRYPTO_ERROR;
 8012d34:	2311      	movs	r3, #17
 8012d36:	e023      	b.n	8012d80 <LoRaMacInitialization+0x514>
    }

    // Initialize MAC commands module
    if( LoRaMacCommandsInit( ) != LORAMAC_COMMANDS_SUCCESS )
 8012d38:	f001 fd20 	bl	801477c <LoRaMacCommandsInit>
 8012d3c:	4603      	mov	r3, r0
 8012d3e:	2b00      	cmp	r3, #0
 8012d40:	d001      	beq.n	8012d46 <LoRaMacInitialization+0x4da>
    {
        return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 8012d42:	2313      	movs	r3, #19
 8012d44:	e01c      	b.n	8012d80 <LoRaMacInitialization+0x514>
    }

    // Set multicast downlink counter reference
    if( LoRaMacCryptoSetMulticastReference( Nvm.MacGroup2.MulticastChannelList ) != LORAMAC_CRYPTO_SUCCESS )
 8012d46:	4823      	ldr	r0, [pc, #140]	@ (8012dd4 <LoRaMacInitialization+0x568>)
 8012d48:	f002 fcb2 	bl	80156b0 <LoRaMacCryptoSetMulticastReference>
 8012d4c:	4603      	mov	r3, r0
 8012d4e:	2b00      	cmp	r3, #0
 8012d50:	d001      	beq.n	8012d56 <LoRaMacInitialization+0x4ea>
    {
        return LORAMAC_STATUS_CRYPTO_ERROR;
 8012d52:	2311      	movs	r3, #17
 8012d54:	e014      	b.n	8012d80 <LoRaMacInitialization+0x514>
    }

    // Random seed initialization
    srand1( Radio.Random( ) );
 8012d56:	4b1c      	ldr	r3, [pc, #112]	@ (8012dc8 <LoRaMacInitialization+0x55c>)
 8012d58:	695b      	ldr	r3, [r3, #20]
 8012d5a:	4798      	blx	r3
 8012d5c:	4603      	mov	r3, r0
 8012d5e:	4618      	mov	r0, r3
 8012d60:	f008 fac6 	bl	801b2f0 <srand1>

    Radio.SetPublicNetwork( Nvm.MacGroup2.PublicNetwork );
 8012d64:	4b18      	ldr	r3, [pc, #96]	@ (8012dc8 <LoRaMacInitialization+0x55c>)
 8012d66:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8012d68:	4a07      	ldr	r2, [pc, #28]	@ (8012d88 <LoRaMacInitialization+0x51c>)
 8012d6a:	f892 2119 	ldrb.w	r2, [r2, #281]	@ 0x119
 8012d6e:	4610      	mov	r0, r2
 8012d70:	4798      	blx	r3
    Radio.Sleep( );
 8012d72:	4b15      	ldr	r3, [pc, #84]	@ (8012dc8 <LoRaMacInitialization+0x55c>)
 8012d74:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012d76:	4798      	blx	r3

    LoRaMacEnableRequests( LORAMAC_REQUEST_HANDLING_ON );
 8012d78:	2001      	movs	r0, #1
 8012d7a:	f7fd fa67 	bl	801024c <LoRaMacEnableRequests>

    return LORAMAC_STATUS_OK;
 8012d7e:	2300      	movs	r3, #0
}
 8012d80:	4618      	mov	r0, r3
 8012d82:	373c      	adds	r7, #60	@ 0x3c
 8012d84:	46bd      	mov	sp, r7
 8012d86:	bd90      	pop	{r4, r7, pc}
 8012d88:	20001118 	.word	0x20001118
 8012d8c:	20000be4 	.word	0x20000be4
 8012d90:	080107d9 	.word	0x080107d9
 8012d94:	20000f4c 	.word	0x20000f4c
 8012d98:	08010869 	.word	0x08010869
 8012d9c:	20000f64 	.word	0x20000f64
 8012da0:	080108e1 	.word	0x080108e1
 8012da4:	20000f7c 	.word	0x20000f7c
 8012da8:	08010961 	.word	0x08010961
 8012dac:	20000fe4 	.word	0x20000fe4
 8012db0:	20001d40 	.word	0x20001d40
 8012db4:	0800f259 	.word	0x0800f259
 8012db8:	0800f2b5 	.word	0x0800f2b5
 8012dbc:	0800f355 	.word	0x0800f355
 8012dc0:	0800f329 	.word	0x0800f329
 8012dc4:	0800f371 	.word	0x0800f371
 8012dc8:	08023efc 	.word	0x08023efc
 8012dcc:	20000f30 	.word	0x20000f30
 8012dd0:	20001264 	.word	0x20001264
 8012dd4:	20001200 	.word	0x20001200

08012dd8 <LoRaMacStart>:

LoRaMacStatus_t LoRaMacStart( void )
{
 8012dd8:	b580      	push	{r7, lr}
 8012dda:	af00      	add	r7, sp, #0
    MacCtx.MacState = LORAMAC_IDLE;
 8012ddc:	4b04      	ldr	r3, [pc, #16]	@ (8012df0 <LoRaMacStart+0x18>)
 8012dde:	2200      	movs	r2, #0
 8012de0:	f8c3 2340 	str.w	r2, [r3, #832]	@ 0x340
    UpdateRxSlotIdleState();
 8012de4:	f7fc fada 	bl	800f39c <UpdateRxSlotIdleState>
    return LORAMAC_STATUS_OK;
 8012de8:	2300      	movs	r3, #0
}
 8012dea:	4618      	mov	r0, r3
 8012dec:	bd80      	pop	{r7, pc}
 8012dee:	bf00      	nop
 8012df0:	20000be4 	.word	0x20000be4

08012df4 <LoRaMacStop>:

LoRaMacStatus_t LoRaMacStop( void )
{
 8012df4:	b580      	push	{r7, lr}
 8012df6:	af00      	add	r7, sp, #0
    if( LoRaMacIsBusy( ) == false )
 8012df8:	f7fd f9f0 	bl	80101dc <LoRaMacIsBusy>
 8012dfc:	4603      	mov	r3, r0
 8012dfe:	f083 0301 	eor.w	r3, r3, #1
 8012e02:	b2db      	uxtb	r3, r3
 8012e04:	2b00      	cmp	r3, #0
 8012e06:	d00d      	beq.n	8012e24 <LoRaMacStop+0x30>
    {
        if( Nvm.MacGroup2.DeviceClass == CLASS_C )
 8012e08:	4b0b      	ldr	r3, [pc, #44]	@ (8012e38 <LoRaMacStop+0x44>)
 8012e0a:	f893 3118 	ldrb.w	r3, [r3, #280]	@ 0x118
 8012e0e:	2b02      	cmp	r3, #2
 8012e10:	d102      	bne.n	8012e18 <LoRaMacStop+0x24>
        {
            Radio.Sleep( );
 8012e12:	4b0a      	ldr	r3, [pc, #40]	@ (8012e3c <LoRaMacStop+0x48>)
 8012e14:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012e16:	4798      	blx	r3
        }
        MacCtx.MacState = LORAMAC_STOPPED;
 8012e18:	4b09      	ldr	r3, [pc, #36]	@ (8012e40 <LoRaMacStop+0x4c>)
 8012e1a:	2201      	movs	r2, #1
 8012e1c:	f8c3 2340 	str.w	r2, [r3, #832]	@ 0x340
        return LORAMAC_STATUS_OK;
 8012e20:	2300      	movs	r3, #0
 8012e22:	e007      	b.n	8012e34 <LoRaMacStop+0x40>
    }
    else if(  MacCtx.MacState == LORAMAC_STOPPED )
 8012e24:	4b06      	ldr	r3, [pc, #24]	@ (8012e40 <LoRaMacStop+0x4c>)
 8012e26:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 8012e2a:	2b01      	cmp	r3, #1
 8012e2c:	d101      	bne.n	8012e32 <LoRaMacStop+0x3e>
    {
        return LORAMAC_STATUS_OK;
 8012e2e:	2300      	movs	r3, #0
 8012e30:	e000      	b.n	8012e34 <LoRaMacStop+0x40>
    }
    return LORAMAC_STATUS_BUSY;
 8012e32:	2301      	movs	r3, #1
}
 8012e34:	4618      	mov	r0, r3
 8012e36:	bd80      	pop	{r7, pc}
 8012e38:	20001118 	.word	0x20001118
 8012e3c:	08023efc 	.word	0x08023efc
 8012e40:	20000be4 	.word	0x20000be4

08012e44 <LoRaMacHalt>:

LoRaMacStatus_t LoRaMacHalt( void )
{
 8012e44:	b580      	push	{r7, lr}
 8012e46:	af00      	add	r7, sp, #0
    // Stop Timers
    TimerStop( &MacCtx.TxDelayedTimer );
 8012e48:	4812      	ldr	r0, [pc, #72]	@ (8012e94 <LoRaMacHalt+0x50>)
 8012e4a:	f00c fbc9 	bl	801f5e0 <UTIL_TIMER_Stop>
    TimerStop( &MacCtx.RxWindowTimer1 );
 8012e4e:	4812      	ldr	r0, [pc, #72]	@ (8012e98 <LoRaMacHalt+0x54>)
 8012e50:	f00c fbc6 	bl	801f5e0 <UTIL_TIMER_Stop>
    TimerStop( &MacCtx.RxWindowTimer2 );
 8012e54:	4811      	ldr	r0, [pc, #68]	@ (8012e9c <LoRaMacHalt+0x58>)
 8012e56:	f00c fbc3 	bl	801f5e0 <UTIL_TIMER_Stop>
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
    TimerStop( &MacCtx.AckTimeoutTimer );
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    TimerStop( &MacCtx.RetransmitTimeoutTimer );
 8012e5a:	4811      	ldr	r0, [pc, #68]	@ (8012ea0 <LoRaMacHalt+0x5c>)
 8012e5c:	f00c fbc0 	bl	801f5e0 <UTIL_TIMER_Stop>
#endif /* LORAMAC_VERSION */

    // Take care about class B
    LoRaMacClassBHaltBeaconing( );
 8012e60:	f001 faf0 	bl	8014444 <LoRaMacClassBHaltBeaconing>

    // Switch off Radio
    Radio.Sleep( );
 8012e64:	4b0f      	ldr	r3, [pc, #60]	@ (8012ea4 <LoRaMacHalt+0x60>)
 8012e66:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012e68:	4798      	blx	r3

    MacCtx.MacState = LORAMAC_IDLE;
 8012e6a:	4b0f      	ldr	r3, [pc, #60]	@ (8012ea8 <LoRaMacHalt+0x64>)
 8012e6c:	2200      	movs	r2, #0
 8012e6e:	f8c3 2340 	str.w	r2, [r3, #832]	@ 0x340

#if (defined( CONTEXT_MANAGEMENT_ENABLED ) && ( CONTEXT_MANAGEMENT_ENABLED == 1 ))
    LoRaMacHandleNvm( &Nvm );
 8012e72:	480e      	ldr	r0, [pc, #56]	@ (8012eac <LoRaMacHalt+0x68>)
 8012e74:	f7fd fb8c 	bl	8010590 <LoRaMacHandleNvm>

    // Preserve the Nvm context if data retention
    memcpy1( ( uint8_t* ) &NvmBackup, ( uint8_t* ) &Nvm, sizeof( LoRaMacNvmData_t ) );
 8012e78:	f240 52cc 	movw	r2, #1484	@ 0x5cc
 8012e7c:	490b      	ldr	r1, [pc, #44]	@ (8012eac <LoRaMacHalt+0x68>)
 8012e7e:	480c      	ldr	r0, [pc, #48]	@ (8012eb0 <LoRaMacHalt+0x6c>)
 8012e80:	f008 fa5b 	bl	801b33a <memcpy1>
#endif /* CONTEXT_MANAGEMENT_ENABLED */

    MacCtx.MacState = LORAMAC_STOPPED;
 8012e84:	4b08      	ldr	r3, [pc, #32]	@ (8012ea8 <LoRaMacHalt+0x64>)
 8012e86:	2201      	movs	r2, #1
 8012e88:	f8c3 2340 	str.w	r2, [r3, #832]	@ 0x340

    return LORAMAC_STATUS_OK;
 8012e8c:	2300      	movs	r3, #0
}
 8012e8e:	4618      	mov	r0, r3
 8012e90:	bd80      	pop	{r7, pc}
 8012e92:	bf00      	nop
 8012e94:	20000f4c 	.word	0x20000f4c
 8012e98:	20000f64 	.word	0x20000f64
 8012e9c:	20000f7c 	.word	0x20000f7c
 8012ea0:	20000fe4 	.word	0x20000fe4
 8012ea4:	08023efc 	.word	0x08023efc
 8012ea8:	20000be4 	.word	0x20000be4
 8012eac:	20001118 	.word	0x20001118
 8012eb0:	200016e4 	.word	0x200016e4

08012eb4 <LoRaMacQueryTxPossible>:

LoRaMacStatus_t LoRaMacQueryTxPossible( uint8_t size, LoRaMacTxInfo_t* txInfo )
{
 8012eb4:	b590      	push	{r4, r7, lr}
 8012eb6:	b08d      	sub	sp, #52	@ 0x34
 8012eb8:	af02      	add	r7, sp, #8
 8012eba:	4603      	mov	r3, r0
 8012ebc:	6039      	str	r1, [r7, #0]
 8012ebe:	71fb      	strb	r3, [r7, #7]
    CalcNextAdrParams_t adrNext;
    uint32_t adrAckCounter = Nvm.MacGroup1.AdrAckCounter;
 8012ec0:	4b42      	ldr	r3, [pc, #264]	@ (8012fcc <LoRaMacQueryTxPossible+0x118>)
 8012ec2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8012ec4:	613b      	str	r3, [r7, #16]
    int8_t datarate = Nvm.MacGroup2.ChannelsDatarateDefault;
 8012ec6:	4b41      	ldr	r3, [pc, #260]	@ (8012fcc <LoRaMacQueryTxPossible+0x118>)
 8012ec8:	f993 30dd 	ldrsb.w	r3, [r3, #221]	@ 0xdd
 8012ecc:	73fb      	strb	r3, [r7, #15]
    int8_t txPower = Nvm.MacGroup2.ChannelsTxPowerDefault;
 8012ece:	4b3f      	ldr	r3, [pc, #252]	@ (8012fcc <LoRaMacQueryTxPossible+0x118>)
 8012ed0:	f993 30dc 	ldrsb.w	r3, [r3, #220]	@ 0xdc
 8012ed4:	73bb      	strb	r3, [r7, #14]
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    uint8_t nbTrans = MacCtx.ChannelsNbTransCounter;
 8012ed6:	4b3e      	ldr	r3, [pc, #248]	@ (8012fd0 <LoRaMacQueryTxPossible+0x11c>)
 8012ed8:	f893 3418 	ldrb.w	r3, [r3, #1048]	@ 0x418
 8012edc:	737b      	strb	r3, [r7, #13]
#endif /* LORAMAC_VERSION */
    size_t macCmdsSize = 0;
 8012ede:	2300      	movs	r3, #0
 8012ee0:	60bb      	str	r3, [r7, #8]

    if( txInfo == NULL )
 8012ee2:	683b      	ldr	r3, [r7, #0]
 8012ee4:	2b00      	cmp	r3, #0
 8012ee6:	d101      	bne.n	8012eec <LoRaMacQueryTxPossible+0x38>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 8012ee8:	2303      	movs	r3, #3
 8012eea:	e06b      	b.n	8012fc4 <LoRaMacQueryTxPossible+0x110>

    // Setup ADR request
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
    adrNext.Version = Nvm.MacGroup2.Version;
#endif /* LORAMAC_VERSION */
    adrNext.UpdateChanMask = false;
 8012eec:	2300      	movs	r3, #0
 8012eee:	753b      	strb	r3, [r7, #20]
    adrNext.AdrEnabled = Nvm.MacGroup2.AdrCtrlOn;
 8012ef0:	4b36      	ldr	r3, [pc, #216]	@ (8012fcc <LoRaMacQueryTxPossible+0x118>)
 8012ef2:	f893 311a 	ldrb.w	r3, [r3, #282]	@ 0x11a
 8012ef6:	757b      	strb	r3, [r7, #21]
    adrNext.AdrAckCounter = Nvm.MacGroup1.AdrAckCounter;
 8012ef8:	4b34      	ldr	r3, [pc, #208]	@ (8012fcc <LoRaMacQueryTxPossible+0x118>)
 8012efa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8012efc:	61bb      	str	r3, [r7, #24]
    adrNext.AdrAckLimit = Nvm.MacGroup2.MacParams.AdrAckLimit;
 8012efe:	4b33      	ldr	r3, [pc, #204]	@ (8012fcc <LoRaMacQueryTxPossible+0x118>)
 8012f00:	f8b3 3088 	ldrh.w	r3, [r3, #136]	@ 0x88
 8012f04:	83bb      	strh	r3, [r7, #28]
    adrNext.AdrAckDelay = Nvm.MacGroup2.MacParams.AdrAckDelay;
 8012f06:	4b31      	ldr	r3, [pc, #196]	@ (8012fcc <LoRaMacQueryTxPossible+0x118>)
 8012f08:	f8b3 308a 	ldrh.w	r3, [r3, #138]	@ 0x8a
 8012f0c:	83fb      	strh	r3, [r7, #30]
    adrNext.Datarate = Nvm.MacGroup1.ChannelsDatarate;
 8012f0e:	4b2f      	ldr	r3, [pc, #188]	@ (8012fcc <LoRaMacQueryTxPossible+0x118>)
 8012f10:	f993 3039 	ldrsb.w	r3, [r3, #57]	@ 0x39
 8012f14:	f887 3020 	strb.w	r3, [r7, #32]
    adrNext.TxPower = Nvm.MacGroup1.ChannelsTxPower;
 8012f18:	4b2c      	ldr	r3, [pc, #176]	@ (8012fcc <LoRaMacQueryTxPossible+0x118>)
 8012f1a:	f993 3038 	ldrsb.w	r3, [r3, #56]	@ 0x38
 8012f1e:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    adrNext.NbTrans = MacCtx.ChannelsNbTransCounter;
 8012f22:	4b2b      	ldr	r3, [pc, #172]	@ (8012fd0 <LoRaMacQueryTxPossible+0x11c>)
 8012f24:	f893 3418 	ldrb.w	r3, [r3, #1048]	@ 0x418
 8012f28:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
#endif /* LORAMAC_VERSION */
    adrNext.UplinkDwellTime = Nvm.MacGroup2.MacParams.UplinkDwellTime;
 8012f2c:	4b27      	ldr	r3, [pc, #156]	@ (8012fcc <LoRaMacQueryTxPossible+0x118>)
 8012f2e:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 8012f32:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    adrNext.Region = Nvm.MacGroup2.Region;
 8012f36:	4b25      	ldr	r3, [pc, #148]	@ (8012fcc <LoRaMacQueryTxPossible+0x118>)
 8012f38:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8012f3c:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
    // We call the function for information purposes only. We don't want to
    // apply the datarate, the tx power and the ADR ack counter.
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
    LoRaMacAdrCalcNext( &adrNext, &datarate, &txPower, &adrAckCounter );
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    LoRaMacAdrCalcNext( &adrNext, &datarate, &txPower, &nbTrans, &adrAckCounter );
 8012f40:	f107 040d 	add.w	r4, r7, #13
 8012f44:	f107 020e 	add.w	r2, r7, #14
 8012f48:	f107 010f 	add.w	r1, r7, #15
 8012f4c:	f107 0014 	add.w	r0, r7, #20
 8012f50:	f107 0310 	add.w	r3, r7, #16
 8012f54:	9300      	str	r3, [sp, #0]
 8012f56:	4623      	mov	r3, r4
 8012f58:	f001 f93e 	bl	80141d8 <LoRaMacAdrCalcNext>
#endif /* LORAMAC_VERSION */

    txInfo->CurrentPossiblePayloadSize = GetMaxAppPayloadWithoutFOptsLength( datarate );
 8012f5c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8012f60:	4618      	mov	r0, r3
 8012f62:	f7fd fe43 	bl	8010bec <GetMaxAppPayloadWithoutFOptsLength>
 8012f66:	4603      	mov	r3, r0
 8012f68:	461a      	mov	r2, r3
 8012f6a:	683b      	ldr	r3, [r7, #0]
 8012f6c:	705a      	strb	r2, [r3, #1]

    if( LoRaMacCommandsGetSizeSerializedCmds( &macCmdsSize ) != LORAMAC_COMMANDS_SUCCESS )
 8012f6e:	f107 0308 	add.w	r3, r7, #8
 8012f72:	4618      	mov	r0, r3
 8012f74:	f001 fd08 	bl	8014988 <LoRaMacCommandsGetSizeSerializedCmds>
 8012f78:	4603      	mov	r3, r0
 8012f7a:	2b00      	cmp	r3, #0
 8012f7c:	d001      	beq.n	8012f82 <LoRaMacQueryTxPossible+0xce>
    {
        return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 8012f7e:	2313      	movs	r3, #19
 8012f80:	e020      	b.n	8012fc4 <LoRaMacQueryTxPossible+0x110>
    }

    // Verify if the MAC commands fit into the FOpts and into the maximum payload.
    if( ( LORA_MAC_COMMAND_MAX_FOPTS_LENGTH >= macCmdsSize ) && ( txInfo->CurrentPossiblePayloadSize >= macCmdsSize ) )
 8012f82:	68bb      	ldr	r3, [r7, #8]
 8012f84:	2b0f      	cmp	r3, #15
 8012f86:	d819      	bhi.n	8012fbc <LoRaMacQueryTxPossible+0x108>
 8012f88:	683b      	ldr	r3, [r7, #0]
 8012f8a:	785b      	ldrb	r3, [r3, #1]
 8012f8c:	461a      	mov	r2, r3
 8012f8e:	68bb      	ldr	r3, [r7, #8]
 8012f90:	429a      	cmp	r2, r3
 8012f92:	d313      	bcc.n	8012fbc <LoRaMacQueryTxPossible+0x108>
    {
        txInfo->MaxPossibleApplicationDataSize = txInfo->CurrentPossiblePayloadSize - macCmdsSize;
 8012f94:	683b      	ldr	r3, [r7, #0]
 8012f96:	785a      	ldrb	r2, [r3, #1]
 8012f98:	68bb      	ldr	r3, [r7, #8]
 8012f9a:	b2db      	uxtb	r3, r3
 8012f9c:	1ad3      	subs	r3, r2, r3
 8012f9e:	b2da      	uxtb	r2, r3
 8012fa0:	683b      	ldr	r3, [r7, #0]
 8012fa2:	701a      	strb	r2, [r3, #0]

        // Verify if the application data together with MAC command fit into the maximum payload.
        if( txInfo->CurrentPossiblePayloadSize >= ( macCmdsSize + size ) )
 8012fa4:	683b      	ldr	r3, [r7, #0]
 8012fa6:	785b      	ldrb	r3, [r3, #1]
 8012fa8:	4619      	mov	r1, r3
 8012faa:	79fa      	ldrb	r2, [r7, #7]
 8012fac:	68bb      	ldr	r3, [r7, #8]
 8012fae:	4413      	add	r3, r2
 8012fb0:	4299      	cmp	r1, r3
 8012fb2:	d301      	bcc.n	8012fb8 <LoRaMacQueryTxPossible+0x104>
        {
            return LORAMAC_STATUS_OK;
 8012fb4:	2300      	movs	r3, #0
 8012fb6:	e005      	b.n	8012fc4 <LoRaMacQueryTxPossible+0x110>
        }
        else
        {
           return LORAMAC_STATUS_LENGTH_ERROR;
 8012fb8:	2308      	movs	r3, #8
 8012fba:	e003      	b.n	8012fc4 <LoRaMacQueryTxPossible+0x110>
        }
    }
    else
    {
        txInfo->MaxPossibleApplicationDataSize = 0;
 8012fbc:	683b      	ldr	r3, [r7, #0]
 8012fbe:	2200      	movs	r2, #0
 8012fc0:	701a      	strb	r2, [r3, #0]
        return LORAMAC_STATUS_LENGTH_ERROR;
 8012fc2:	2308      	movs	r3, #8
    }
}
 8012fc4:	4618      	mov	r0, r3
 8012fc6:	372c      	adds	r7, #44	@ 0x2c
 8012fc8:	46bd      	mov	sp, r7
 8012fca:	bd90      	pop	{r4, r7, pc}
 8012fcc:	20001118 	.word	0x20001118
 8012fd0:	20000be4 	.word	0x20000be4

08012fd4 <LoRaMacMibGetRequestConfirm>:

LoRaMacStatus_t LoRaMacMibGetRequestConfirm( MibRequestConfirm_t* mibGet )
{
 8012fd4:	b590      	push	{r4, r7, lr}
 8012fd6:	b087      	sub	sp, #28
 8012fd8:	af00      	add	r7, sp, #0
 8012fda:	6078      	str	r0, [r7, #4]
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 8012fdc:	2300      	movs	r3, #0
 8012fde:	75fb      	strb	r3, [r7, #23]
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;

    if( mibGet == NULL )
 8012fe0:	687b      	ldr	r3, [r7, #4]
 8012fe2:	2b00      	cmp	r3, #0
 8012fe4:	d101      	bne.n	8012fea <LoRaMacMibGetRequestConfirm+0x16>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 8012fe6:	2303      	movs	r3, #3
 8012fe8:	e1c4      	b.n	8013374 <LoRaMacMibGetRequestConfirm+0x3a0>
    }

    switch( mibGet->Type )
 8012fea:	687b      	ldr	r3, [r7, #4]
 8012fec:	781b      	ldrb	r3, [r3, #0]
 8012fee:	2b41      	cmp	r3, #65	@ 0x41
 8012ff0:	f200 81b9 	bhi.w	8013366 <LoRaMacMibGetRequestConfirm+0x392>
 8012ff4:	a201      	add	r2, pc, #4	@ (adr r2, 8012ffc <LoRaMacMibGetRequestConfirm+0x28>)
 8012ff6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012ffa:	bf00      	nop
 8012ffc:	08013105 	.word	0x08013105
 8013000:	08013111 	.word	0x08013111
 8013004:	0801311d 	.word	0x0801311d
 8013008:	08013129 	.word	0x08013129
 801300c:	08013135 	.word	0x08013135
 8013010:	08013141 	.word	0x08013141
 8013014:	0801314d 	.word	0x0801314d
 8013018:	08013367 	.word	0x08013367
 801301c:	08013367 	.word	0x08013367
 8013020:	08013367 	.word	0x08013367
 8013024:	08013367 	.word	0x08013367
 8013028:	08013367 	.word	0x08013367
 801302c:	08013367 	.word	0x08013367
 8013030:	08013367 	.word	0x08013367
 8013034:	08013367 	.word	0x08013367
 8013038:	08013161 	.word	0x08013161
 801303c:	0801316d 	.word	0x0801316d
 8013040:	08013179 	.word	0x08013179
 8013044:	0801319b 	.word	0x0801319b
 8013048:	080131ad 	.word	0x080131ad
 801304c:	080131bf 	.word	0x080131bf
 8013050:	080131d1 	.word	0x080131d1
 8013054:	08013205 	.word	0x08013205
 8013058:	080131e3 	.word	0x080131e3
 801305c:	08013227 	.word	0x08013227
 8013060:	08013233 	.word	0x08013233
 8013064:	0801323d 	.word	0x0801323d
 8013068:	08013247 	.word	0x08013247
 801306c:	08013251 	.word	0x08013251
 8013070:	0801325b 	.word	0x0801325b
 8013074:	08013265 	.word	0x08013265
 8013078:	08013291 	.word	0x08013291
 801307c:	0801329d 	.word	0x0801329d
 8013080:	080132b5 	.word	0x080132b5
 8013084:	080132a9 	.word	0x080132a9
 8013088:	080132c1 	.word	0x080132c1
 801308c:	080132cb 	.word	0x080132cb
 8013090:	080132d7 	.word	0x080132d7
 8013094:	080132f3 	.word	0x080132f3
 8013098:	080132e3 	.word	0x080132e3
 801309c:	080132eb 	.word	0x080132eb
 80130a0:	08013367 	.word	0x08013367
 80130a4:	080132ff 	.word	0x080132ff
 80130a8:	08013367 	.word	0x08013367
 80130ac:	08013367 	.word	0x08013367
 80130b0:	08013367 	.word	0x08013367
 80130b4:	08013367 	.word	0x08013367
 80130b8:	08013367 	.word	0x08013367
 80130bc:	08013367 	.word	0x08013367
 80130c0:	08013367 	.word	0x08013367
 80130c4:	08013367 	.word	0x08013367
 80130c8:	08013367 	.word	0x08013367
 80130cc:	08013367 	.word	0x08013367
 80130d0:	08013367 	.word	0x08013367
 80130d4:	08013367 	.word	0x08013367
 80130d8:	08013367 	.word	0x08013367
 80130dc:	08013367 	.word	0x08013367
 80130e0:	08013367 	.word	0x08013367
 80130e4:	08013313 	.word	0x08013313
 80130e8:	0801331f 	.word	0x0801331f
 80130ec:	0801332b 	.word	0x0801332b
 80130f0:	08013337 	.word	0x08013337
 80130f4:	08013343 	.word	0x08013343
 80130f8:	0801334f 	.word	0x0801334f
 80130fc:	0801335b 	.word	0x0801335b
 8013100:	08013361 	.word	0x08013361
    {
        case MIB_DEVICE_CLASS:
        {
            mibGet->Param.Class = Nvm.MacGroup2.DeviceClass;
 8013104:	4b9d      	ldr	r3, [pc, #628]	@ (801337c <LoRaMacMibGetRequestConfirm+0x3a8>)
 8013106:	f893 2118 	ldrb.w	r2, [r3, #280]	@ 0x118
 801310a:	687b      	ldr	r3, [r7, #4]
 801310c:	711a      	strb	r2, [r3, #4]
            break;
 801310e:	e130      	b.n	8013372 <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_NETWORK_ACTIVATION:
        {
            mibGet->Param.NetworkActivation = Nvm.MacGroup2.NetworkActivation;
 8013110:	4b9a      	ldr	r3, [pc, #616]	@ (801337c <LoRaMacMibGetRequestConfirm+0x3a8>)
 8013112:	f893 2130 	ldrb.w	r2, [r3, #304]	@ 0x130
 8013116:	687b      	ldr	r3, [r7, #4]
 8013118:	711a      	strb	r2, [r3, #4]
            break;
 801311a:	e12a      	b.n	8013372 <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_DEV_EUI:
        {
            SecureElementGetDevEui( mibGet->Param.DevEui );
 801311c:	687b      	ldr	r3, [r7, #4]
 801311e:	685b      	ldr	r3, [r3, #4]
 8013120:	4618      	mov	r0, r3
 8013122:	f7fa fa7b 	bl	800d61c <SecureElementGetDevEui>
            break;
 8013126:	e124      	b.n	8013372 <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_JOIN_EUI:
        {
             SecureElementGetJoinEui( mibGet->Param.JoinEui );
 8013128:	687b      	ldr	r3, [r7, #4]
 801312a:	685b      	ldr	r3, [r3, #4]
 801312c:	4618      	mov	r0, r3
 801312e:	f7fa faa5 	bl	800d67c <SecureElementGetJoinEui>
            break;
 8013132:	e11e      	b.n	8013372 <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_ADR:
        {
            mibGet->Param.AdrEnable = Nvm.MacGroup2.AdrCtrlOn;
 8013134:	4b91      	ldr	r3, [pc, #580]	@ (801337c <LoRaMacMibGetRequestConfirm+0x3a8>)
 8013136:	f893 211a 	ldrb.w	r2, [r3, #282]	@ 0x11a
 801313a:	687b      	ldr	r3, [r7, #4]
 801313c:	711a      	strb	r2, [r3, #4]
            break;
 801313e:	e118      	b.n	8013372 <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_NET_ID:
        {
            mibGet->Param.NetID = Nvm.MacGroup2.NetID;
 8013140:	4b8e      	ldr	r3, [pc, #568]	@ (801337c <LoRaMacMibGetRequestConfirm+0x3a8>)
 8013142:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8013146:	687b      	ldr	r3, [r7, #4]
 8013148:	605a      	str	r2, [r3, #4]
            break;
 801314a:	e112      	b.n	8013372 <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_DEV_ADDR:
        {
            SecureElementGetDevAddr( Nvm.MacGroup2.NetworkActivation, &mibGet->Param.DevAddr );
 801314c:	4b8b      	ldr	r3, [pc, #556]	@ (801337c <LoRaMacMibGetRequestConfirm+0x3a8>)
 801314e:	f893 2130 	ldrb.w	r2, [r3, #304]	@ 0x130
 8013152:	687b      	ldr	r3, [r7, #4]
 8013154:	3304      	adds	r3, #4
 8013156:	4619      	mov	r1, r3
 8013158:	4610      	mov	r0, r2
 801315a:	f7fa fac1 	bl	800d6e0 <SecureElementGetDevAddr>
            break;
 801315e:	e108      	b.n	8013372 <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_PUBLIC_NETWORK:
        {
            mibGet->Param.EnablePublicNetwork = Nvm.MacGroup2.PublicNetwork;
 8013160:	4b86      	ldr	r3, [pc, #536]	@ (801337c <LoRaMacMibGetRequestConfirm+0x3a8>)
 8013162:	f893 2119 	ldrb.w	r2, [r3, #281]	@ 0x119
 8013166:	687b      	ldr	r3, [r7, #4]
 8013168:	711a      	strb	r2, [r3, #4]
            break;
 801316a:	e102      	b.n	8013372 <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_REPEATER_SUPPORT:
        {
            mibGet->Param.EnableRepeaterSupport = Nvm.MacGroup2.MacParams.RepeaterSupport;
 801316c:	4b83      	ldr	r3, [pc, #524]	@ (801337c <LoRaMacMibGetRequestConfirm+0x3a8>)
 801316e:	f893 208c 	ldrb.w	r2, [r3, #140]	@ 0x8c
 8013172:	687b      	ldr	r3, [r7, #4]
 8013174:	711a      	strb	r2, [r3, #4]
            break;
 8013176:	e0fc      	b.n	8013372 <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_CHANNELS:
        {
            getPhy.Attribute = PHY_CHANNELS;
 8013178:	231c      	movs	r3, #28
 801317a:	743b      	strb	r3, [r7, #16]
            phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 801317c:	4b7f      	ldr	r3, [pc, #508]	@ (801337c <LoRaMacMibGetRequestConfirm+0x3a8>)
 801317e:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8013182:	f107 0210 	add.w	r2, r7, #16
 8013186:	4611      	mov	r1, r2
 8013188:	4618      	mov	r0, r3
 801318a:	f003 f8b2 	bl	80162f2 <RegionGetPhyParam>
 801318e:	4603      	mov	r3, r0
 8013190:	60fb      	str	r3, [r7, #12]

            mibGet->Param.ChannelList = phyParam.Channels;
 8013192:	68fa      	ldr	r2, [r7, #12]
 8013194:	687b      	ldr	r3, [r7, #4]
 8013196:	605a      	str	r2, [r3, #4]
            break;
 8013198:	e0eb      	b.n	8013372 <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_RX2_CHANNEL:
        {
            mibGet->Param.Rx2Channel = Nvm.MacGroup2.MacParams.Rx2Channel;
 801319a:	687b      	ldr	r3, [r7, #4]
 801319c:	4a77      	ldr	r2, [pc, #476]	@ (801337c <LoRaMacMibGetRequestConfirm+0x3a8>)
 801319e:	3304      	adds	r3, #4
 80131a0:	326c      	adds	r2, #108	@ 0x6c
 80131a2:	e892 0003 	ldmia.w	r2, {r0, r1}
 80131a6:	e883 0003 	stmia.w	r3, {r0, r1}
            break;
 80131aa:	e0e2      	b.n	8013372 <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_RX2_DEFAULT_CHANNEL:
        {
            mibGet->Param.Rx2Channel = Nvm.MacGroup2.MacParamsDefaults.Rx2Channel;
 80131ac:	687b      	ldr	r3, [r7, #4]
 80131ae:	4a73      	ldr	r2, [pc, #460]	@ (801337c <LoRaMacMibGetRequestConfirm+0x3a8>)
 80131b0:	3304      	adds	r3, #4
 80131b2:	32b4      	adds	r2, #180	@ 0xb4
 80131b4:	e892 0003 	ldmia.w	r2, {r0, r1}
 80131b8:	e883 0003 	stmia.w	r3, {r0, r1}
            break;
 80131bc:	e0d9      	b.n	8013372 <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_RXC_CHANNEL:
        {
            mibGet->Param.RxCChannel = Nvm.MacGroup2.MacParams.RxCChannel;
 80131be:	687b      	ldr	r3, [r7, #4]
 80131c0:	4a6e      	ldr	r2, [pc, #440]	@ (801337c <LoRaMacMibGetRequestConfirm+0x3a8>)
 80131c2:	3304      	adds	r3, #4
 80131c4:	3274      	adds	r2, #116	@ 0x74
 80131c6:	e892 0003 	ldmia.w	r2, {r0, r1}
 80131ca:	e883 0003 	stmia.w	r3, {r0, r1}
            break;
 80131ce:	e0d0      	b.n	8013372 <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_RXC_DEFAULT_CHANNEL:
        {
            mibGet->Param.RxCChannel = Nvm.MacGroup2.MacParamsDefaults.RxCChannel;
 80131d0:	687b      	ldr	r3, [r7, #4]
 80131d2:	4a6a      	ldr	r2, [pc, #424]	@ (801337c <LoRaMacMibGetRequestConfirm+0x3a8>)
 80131d4:	3304      	adds	r3, #4
 80131d6:	32bc      	adds	r2, #188	@ 0xbc
 80131d8:	e892 0003 	ldmia.w	r2, {r0, r1}
 80131dc:	e883 0003 	stmia.w	r3, {r0, r1}
            break;
 80131e0:	e0c7      	b.n	8013372 <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_CHANNELS_DEFAULT_MASK:
        {
            getPhy.Attribute = PHY_CHANNELS_DEFAULT_MASK;
 80131e2:	231a      	movs	r3, #26
 80131e4:	743b      	strb	r3, [r7, #16]
            phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 80131e6:	4b65      	ldr	r3, [pc, #404]	@ (801337c <LoRaMacMibGetRequestConfirm+0x3a8>)
 80131e8:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 80131ec:	f107 0210 	add.w	r2, r7, #16
 80131f0:	4611      	mov	r1, r2
 80131f2:	4618      	mov	r0, r3
 80131f4:	f003 f87d 	bl	80162f2 <RegionGetPhyParam>
 80131f8:	4603      	mov	r3, r0
 80131fa:	60fb      	str	r3, [r7, #12]

            mibGet->Param.ChannelsDefaultMask = phyParam.ChannelsMask;
 80131fc:	68fa      	ldr	r2, [r7, #12]
 80131fe:	687b      	ldr	r3, [r7, #4]
 8013200:	605a      	str	r2, [r3, #4]
            break;
 8013202:	e0b6      	b.n	8013372 <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_CHANNELS_MASK:
        {
            getPhy.Attribute = PHY_CHANNELS_MASK;
 8013204:	2319      	movs	r3, #25
 8013206:	743b      	strb	r3, [r7, #16]
            phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 8013208:	4b5c      	ldr	r3, [pc, #368]	@ (801337c <LoRaMacMibGetRequestConfirm+0x3a8>)
 801320a:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 801320e:	f107 0210 	add.w	r2, r7, #16
 8013212:	4611      	mov	r1, r2
 8013214:	4618      	mov	r0, r3
 8013216:	f003 f86c 	bl	80162f2 <RegionGetPhyParam>
 801321a:	4603      	mov	r3, r0
 801321c:	60fb      	str	r3, [r7, #12]

            mibGet->Param.ChannelsMask = phyParam.ChannelsMask;
 801321e:	68fa      	ldr	r2, [r7, #12]
 8013220:	687b      	ldr	r3, [r7, #4]
 8013222:	605a      	str	r2, [r3, #4]
            break;
 8013224:	e0a5      	b.n	8013372 <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_CHANNELS_NB_TRANS:
        {
            mibGet->Param.ChannelsNbTrans = Nvm.MacGroup2.MacParams.ChannelsNbTrans;
 8013226:	4b55      	ldr	r3, [pc, #340]	@ (801337c <LoRaMacMibGetRequestConfirm+0x3a8>)
 8013228:	f893 2068 	ldrb.w	r2, [r3, #104]	@ 0x68
 801322c:	687b      	ldr	r3, [r7, #4]
 801322e:	711a      	strb	r2, [r3, #4]
            break;
 8013230:	e09f      	b.n	8013372 <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_MAX_RX_WINDOW_DURATION:
        {
            mibGet->Param.MaxRxWindow = Nvm.MacGroup2.MacParams.MaxRxWindow;
 8013232:	4b52      	ldr	r3, [pc, #328]	@ (801337c <LoRaMacMibGetRequestConfirm+0x3a8>)
 8013234:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8013236:	687b      	ldr	r3, [r7, #4]
 8013238:	605a      	str	r2, [r3, #4]
            break;
 801323a:	e09a      	b.n	8013372 <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_RECEIVE_DELAY_1:
        {
            mibGet->Param.ReceiveDelay1 = Nvm.MacGroup2.MacParams.ReceiveDelay1;
 801323c:	4b4f      	ldr	r3, [pc, #316]	@ (801337c <LoRaMacMibGetRequestConfirm+0x3a8>)
 801323e:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8013240:	687b      	ldr	r3, [r7, #4]
 8013242:	605a      	str	r2, [r3, #4]
            break;
 8013244:	e095      	b.n	8013372 <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_RECEIVE_DELAY_2:
        {
            mibGet->Param.ReceiveDelay2 = Nvm.MacGroup2.MacParams.ReceiveDelay2;
 8013246:	4b4d      	ldr	r3, [pc, #308]	@ (801337c <LoRaMacMibGetRequestConfirm+0x3a8>)
 8013248:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 801324a:	687b      	ldr	r3, [r7, #4]
 801324c:	605a      	str	r2, [r3, #4]
            break;
 801324e:	e090      	b.n	8013372 <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_JOIN_ACCEPT_DELAY_1:
        {
            mibGet->Param.JoinAcceptDelay1 = Nvm.MacGroup2.MacParams.JoinAcceptDelay1;
 8013250:	4b4a      	ldr	r3, [pc, #296]	@ (801337c <LoRaMacMibGetRequestConfirm+0x3a8>)
 8013252:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8013254:	687b      	ldr	r3, [r7, #4]
 8013256:	605a      	str	r2, [r3, #4]
            break;
 8013258:	e08b      	b.n	8013372 <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_JOIN_ACCEPT_DELAY_2:
        {
            mibGet->Param.JoinAcceptDelay2 = Nvm.MacGroup2.MacParams.JoinAcceptDelay2;
 801325a:	4b48      	ldr	r3, [pc, #288]	@ (801337c <LoRaMacMibGetRequestConfirm+0x3a8>)
 801325c:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 801325e:	687b      	ldr	r3, [r7, #4]
 8013260:	605a      	str	r2, [r3, #4]
            break;
 8013262:	e086      	b.n	8013372 <LoRaMacMibGetRequestConfirm+0x39e>
        }
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
        case MIB_CHANNELS_MIN_TX_DATARATE:
        {
            getPhy.Attribute = PHY_MIN_TX_DR;
 8013264:	2302      	movs	r3, #2
 8013266:	743b      	strb	r3, [r7, #16]
            getPhy.UplinkDwellTime = Nvm.MacGroup2.MacParams.UplinkDwellTime;
 8013268:	4b44      	ldr	r3, [pc, #272]	@ (801337c <LoRaMacMibGetRequestConfirm+0x3a8>)
 801326a:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 801326e:	74bb      	strb	r3, [r7, #18]
            phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 8013270:	4b42      	ldr	r3, [pc, #264]	@ (801337c <LoRaMacMibGetRequestConfirm+0x3a8>)
 8013272:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8013276:	f107 0210 	add.w	r2, r7, #16
 801327a:	4611      	mov	r1, r2
 801327c:	4618      	mov	r0, r3
 801327e:	f003 f838 	bl	80162f2 <RegionGetPhyParam>
 8013282:	4603      	mov	r3, r0
 8013284:	60fb      	str	r3, [r7, #12]

            mibGet->Param.ChannelsMinTxDatarate = phyParam.Value;
 8013286:	68fb      	ldr	r3, [r7, #12]
 8013288:	b25a      	sxtb	r2, r3
 801328a:	687b      	ldr	r3, [r7, #4]
 801328c:	711a      	strb	r2, [r3, #4]
            break;
 801328e:	e070      	b.n	8013372 <LoRaMacMibGetRequestConfirm+0x39e>
        }
#endif /* LORAMAC_VERSION */
        case MIB_CHANNELS_DEFAULT_DATARATE:
        {
            mibGet->Param.ChannelsDefaultDatarate = Nvm.MacGroup2.ChannelsDatarateDefault;
 8013290:	4b3a      	ldr	r3, [pc, #232]	@ (801337c <LoRaMacMibGetRequestConfirm+0x3a8>)
 8013292:	f993 20dd 	ldrsb.w	r2, [r3, #221]	@ 0xdd
 8013296:	687b      	ldr	r3, [r7, #4]
 8013298:	711a      	strb	r2, [r3, #4]
            break;
 801329a:	e06a      	b.n	8013372 <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_CHANNELS_DATARATE:
        {
            mibGet->Param.ChannelsDatarate = Nvm.MacGroup1.ChannelsDatarate;
 801329c:	4b37      	ldr	r3, [pc, #220]	@ (801337c <LoRaMacMibGetRequestConfirm+0x3a8>)
 801329e:	f993 2039 	ldrsb.w	r2, [r3, #57]	@ 0x39
 80132a2:	687b      	ldr	r3, [r7, #4]
 80132a4:	711a      	strb	r2, [r3, #4]
            break;
 80132a6:	e064      	b.n	8013372 <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_CHANNELS_DEFAULT_TX_POWER:
        {
            mibGet->Param.ChannelsDefaultTxPower = Nvm.MacGroup2.ChannelsTxPowerDefault;
 80132a8:	4b34      	ldr	r3, [pc, #208]	@ (801337c <LoRaMacMibGetRequestConfirm+0x3a8>)
 80132aa:	f993 20dc 	ldrsb.w	r2, [r3, #220]	@ 0xdc
 80132ae:	687b      	ldr	r3, [r7, #4]
 80132b0:	711a      	strb	r2, [r3, #4]
            break;
 80132b2:	e05e      	b.n	8013372 <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_CHANNELS_TX_POWER:
        {
            mibGet->Param.ChannelsTxPower = Nvm.MacGroup1.ChannelsTxPower;
 80132b4:	4b31      	ldr	r3, [pc, #196]	@ (801337c <LoRaMacMibGetRequestConfirm+0x3a8>)
 80132b6:	f993 2038 	ldrsb.w	r2, [r3, #56]	@ 0x38
 80132ba:	687b      	ldr	r3, [r7, #4]
 80132bc:	711a      	strb	r2, [r3, #4]
            break;
 80132be:	e058      	b.n	8013372 <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_SYSTEM_MAX_RX_ERROR:
        {
            mibGet->Param.SystemMaxRxError = Nvm.MacGroup2.MacParams.SystemMaxRxError;
 80132c0:	4b2e      	ldr	r3, [pc, #184]	@ (801337c <LoRaMacMibGetRequestConfirm+0x3a8>)
 80132c2:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80132c4:	687b      	ldr	r3, [r7, #4]
 80132c6:	605a      	str	r2, [r3, #4]
            break;
 80132c8:	e053      	b.n	8013372 <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_MIN_RX_SYMBOLS:
        {
            mibGet->Param.MinRxSymbols = Nvm.MacGroup2.MacParams.MinRxSymbols;
 80132ca:	4b2c      	ldr	r3, [pc, #176]	@ (801337c <LoRaMacMibGetRequestConfirm+0x3a8>)
 80132cc:	f893 2050 	ldrb.w	r2, [r3, #80]	@ 0x50
 80132d0:	687b      	ldr	r3, [r7, #4]
 80132d2:	711a      	strb	r2, [r3, #4]
            break;
 80132d4:	e04d      	b.n	8013372 <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_ANTENNA_GAIN:
        {
            mibGet->Param.AntennaGain = Nvm.MacGroup2.MacParams.AntennaGain;
 80132d6:	4b29      	ldr	r3, [pc, #164]	@ (801337c <LoRaMacMibGetRequestConfirm+0x3a8>)
 80132d8:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 80132dc:	687b      	ldr	r3, [r7, #4]
 80132de:	605a      	str	r2, [r3, #4]
            break;
 80132e0:	e047      	b.n	8013372 <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_NVM_CTXS:
        {
            mibGet->Param.Contexts = &Nvm;
 80132e2:	687b      	ldr	r3, [r7, #4]
 80132e4:	4a25      	ldr	r2, [pc, #148]	@ (801337c <LoRaMacMibGetRequestConfirm+0x3a8>)
 80132e6:	605a      	str	r2, [r3, #4]
            break;
 80132e8:	e043      	b.n	8013372 <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_NVM_BKP_CTXS:
        {
#if (defined( CONTEXT_MANAGEMENT_ENABLED ) && ( CONTEXT_MANAGEMENT_ENABLED == 1 ))
            mibGet->Param.BackupContexts = &NvmBackup;
 80132ea:	687b      	ldr	r3, [r7, #4]
 80132ec:	4a24      	ldr	r2, [pc, #144]	@ (8013380 <LoRaMacMibGetRequestConfirm+0x3ac>)
 80132ee:	605a      	str	r2, [r3, #4]
#else
            mibGet->Param.BackupContexts = NULL;
#endif /* CONTEXT_MANAGEMENT_ENABLED */
            break;
 80132f0:	e03f      	b.n	8013372 <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_DEFAULT_ANTENNA_GAIN:
        {
            mibGet->Param.DefaultAntennaGain = Nvm.MacGroup2.MacParamsDefaults.AntennaGain;
 80132f2:	4b22      	ldr	r3, [pc, #136]	@ (801337c <LoRaMacMibGetRequestConfirm+0x3a8>)
 80132f4:	f8d3 20cc 	ldr.w	r2, [r3, #204]	@ 0xcc
 80132f8:	687b      	ldr	r3, [r7, #4]
 80132fa:	605a      	str	r2, [r3, #4]
            break;
 80132fc:	e039      	b.n	8013372 <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_LORAWAN_VERSION:
        {
            mibGet->Param.LrWanVersion.LoRaWan = Nvm.MacGroup2.Version;
 80132fe:	687b      	ldr	r3, [r7, #4]
 8013300:	4a1e      	ldr	r2, [pc, #120]	@ (801337c <LoRaMacMibGetRequestConfirm+0x3a8>)
 8013302:	f8d2 212c 	ldr.w	r2, [r2, #300]	@ 0x12c
 8013306:	605a      	str	r2, [r3, #4]
            mibGet->Param.LrWanVersion.LoRaWanRegion = RegionGetVersion( );
 8013308:	687c      	ldr	r4, [r7, #4]
 801330a:	f003 fab7 	bl	801687c <RegionGetVersion>
 801330e:	60a0      	str	r0, [r4, #8]
            break;
 8013310:	e02f      	b.n	8013372 <LoRaMacMibGetRequestConfirm+0x39e>
        }
    case MIB_RXB_C_TIMEOUT:
        {
            mibGet->Param.RxBCTimeout = Nvm.MacGroup2.MacParams.RxBCTimeout;
 8013312:	4b1a      	ldr	r3, [pc, #104]	@ (801337c <LoRaMacMibGetRequestConfirm+0x3a8>)
 8013314:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
 8013318:	687b      	ldr	r3, [r7, #4]
 801331a:	605a      	str	r2, [r3, #4]
            break;
 801331c:	e029      	b.n	8013372 <LoRaMacMibGetRequestConfirm+0x39e>
        }
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
        case MIB_IS_CERT_FPORT_ON:
        {
            mibGet->Param.IsCertPortOn = Nvm.MacGroup2.IsCertPortOn;
 801331e:	4b17      	ldr	r3, [pc, #92]	@ (801337c <LoRaMacMibGetRequestConfirm+0x3a8>)
 8013320:	f893 211f 	ldrb.w	r2, [r3, #287]	@ 0x11f
 8013324:	687b      	ldr	r3, [r7, #4]
 8013326:	711a      	strb	r2, [r3, #4]
            break;
 8013328:	e023      	b.n	8013372 <LoRaMacMibGetRequestConfirm+0x39e>
            break;
        }
#endif /* LORAMAC_VERSION */
        case MIB_ADR_ACK_LIMIT:
        {
            mibGet->Param.AdrAckLimit = Nvm.MacGroup2.MacParams.AdrAckLimit;
 801332a:	4b14      	ldr	r3, [pc, #80]	@ (801337c <LoRaMacMibGetRequestConfirm+0x3a8>)
 801332c:	f8b3 2088 	ldrh.w	r2, [r3, #136]	@ 0x88
 8013330:	687b      	ldr	r3, [r7, #4]
 8013332:	809a      	strh	r2, [r3, #4]
            break;
 8013334:	e01d      	b.n	8013372 <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_ADR_ACK_DELAY:
        {
            mibGet->Param.AdrAckDelay = Nvm.MacGroup2.MacParams.AdrAckDelay;
 8013336:	4b11      	ldr	r3, [pc, #68]	@ (801337c <LoRaMacMibGetRequestConfirm+0x3a8>)
 8013338:	f8b3 208a 	ldrh.w	r2, [r3, #138]	@ 0x8a
 801333c:	687b      	ldr	r3, [r7, #4]
 801333e:	809a      	strh	r2, [r3, #4]
            break;
 8013340:	e017      	b.n	8013372 <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_ADR_ACK_DEFAULT_LIMIT:
        {
            mibGet->Param.AdrAckLimit = Nvm.MacGroup2.MacParamsDefaults.AdrAckLimit;
 8013342:	4b0e      	ldr	r3, [pc, #56]	@ (801337c <LoRaMacMibGetRequestConfirm+0x3a8>)
 8013344:	f8b3 20d0 	ldrh.w	r2, [r3, #208]	@ 0xd0
 8013348:	687b      	ldr	r3, [r7, #4]
 801334a:	809a      	strh	r2, [r3, #4]
            break;
 801334c:	e011      	b.n	8013372 <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_ADR_ACK_DEFAULT_DELAY:
        {
            mibGet->Param.AdrAckDelay = Nvm.MacGroup2.MacParamsDefaults.AdrAckDelay;
 801334e:	4b0b      	ldr	r3, [pc, #44]	@ (801337c <LoRaMacMibGetRequestConfirm+0x3a8>)
 8013350:	f8b3 20d2 	ldrh.w	r2, [r3, #210]	@ 0xd2
 8013354:	687b      	ldr	r3, [r7, #4]
 8013356:	809a      	strh	r2, [r3, #4]
            break;
 8013358:	e00b      	b.n	8013372 <LoRaMacMibGetRequestConfirm+0x39e>
            else
            {
                mibGet->Param.RssiFreeThreshold = Nvm.RegionGroup2.RssiFreeThreshold;
            }
#else
            status = LORAMAC_STATUS_ERROR;
 801335a:	2318      	movs	r3, #24
 801335c:	75fb      	strb	r3, [r7, #23]
#endif
            break;
 801335e:	e008      	b.n	8013372 <LoRaMacMibGetRequestConfirm+0x39e>
            else
            {
                mibGet->Param.CarrierSenseTime = Nvm.RegionGroup2.CarrierSenseTime;
            }
#else
            status = LORAMAC_STATUS_ERROR;
 8013360:	2318      	movs	r3, #24
 8013362:	75fb      	strb	r3, [r7, #23]
#endif
            break;
 8013364:	e005      	b.n	8013372 <LoRaMacMibGetRequestConfirm+0x39e>
        }
        default:
        {
            status = LoRaMacClassBMibGetRequestConfirm( mibGet );
 8013366:	6878      	ldr	r0, [r7, #4]
 8013368:	f001 f883 	bl	8014472 <LoRaMacClassBMibGetRequestConfirm>
 801336c:	4603      	mov	r3, r0
 801336e:	75fb      	strb	r3, [r7, #23]
            break;
 8013370:	bf00      	nop
        }
    }
    return status;
 8013372:	7dfb      	ldrb	r3, [r7, #23]
}
 8013374:	4618      	mov	r0, r3
 8013376:	371c      	adds	r7, #28
 8013378:	46bd      	mov	sp, r7
 801337a:	bd90      	pop	{r4, r7, pc}
 801337c:	20001118 	.word	0x20001118
 8013380:	200016e4 	.word	0x200016e4

08013384 <LoRaMacMibSetRequestConfirm>:

LoRaMacStatus_t LoRaMacMibSetRequestConfirm( MibRequestConfirm_t* mibSet )
{
 8013384:	b580      	push	{r7, lr}
 8013386:	b086      	sub	sp, #24
 8013388:	af00      	add	r7, sp, #0
 801338a:	6078      	str	r0, [r7, #4]
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 801338c:	2300      	movs	r3, #0
 801338e:	75fb      	strb	r3, [r7, #23]
    ChanMaskSetParams_t chanMaskSet;
    VerifyParams_t verify;

    if( mibSet == NULL )
 8013390:	687b      	ldr	r3, [r7, #4]
 8013392:	2b00      	cmp	r3, #0
 8013394:	d101      	bne.n	801339a <LoRaMacMibSetRequestConfirm+0x16>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 8013396:	2303      	movs	r3, #3
 8013398:	e39e      	b.n	8013ad8 <LoRaMacMibSetRequestConfirm+0x754>
    }
    if( ( MacCtx.MacState & LORAMAC_TX_RUNNING ) == LORAMAC_TX_RUNNING )
 801339a:	4bbd      	ldr	r3, [pc, #756]	@ (8013690 <LoRaMacMibSetRequestConfirm+0x30c>)
 801339c:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 80133a0:	f003 0302 	and.w	r3, r3, #2
 80133a4:	2b00      	cmp	r3, #0
 80133a6:	d001      	beq.n	80133ac <LoRaMacMibSetRequestConfirm+0x28>
    {
        return LORAMAC_STATUS_BUSY;
 80133a8:	2301      	movs	r3, #1
 80133aa:	e395      	b.n	8013ad8 <LoRaMacMibSetRequestConfirm+0x754>
    }

    switch( mibSet->Type )
 80133ac:	687b      	ldr	r3, [r7, #4]
 80133ae:	781b      	ldrb	r3, [r3, #0]
 80133b0:	2b41      	cmp	r3, #65	@ 0x41
 80133b2:	f200 8365 	bhi.w	8013a80 <LoRaMacMibSetRequestConfirm+0x6fc>
 80133b6:	a201      	add	r2, pc, #4	@ (adr r2, 80133bc <LoRaMacMibSetRequestConfirm+0x38>)
 80133b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80133bc:	080134c5 	.word	0x080134c5
 80133c0:	080134d5 	.word	0x080134d5
 80133c4:	080134ef 	.word	0x080134ef
 80133c8:	08013507 	.word	0x08013507
 80133cc:	0801351f 	.word	0x0801351f
 80133d0:	0801352b 	.word	0x0801352b
 80133d4:	08013537 	.word	0x08013537
 80133d8:	08013561 	.word	0x08013561
 80133dc:	08013587 	.word	0x08013587
 80133e0:	080135ad 	.word	0x080135ad
 80133e4:	080135d3 	.word	0x080135d3
 80133e8:	080135f9 	.word	0x080135f9
 80133ec:	0801361f 	.word	0x0801361f
 80133f0:	08013645 	.word	0x08013645
 80133f4:	0801366b 	.word	0x0801366b
 80133f8:	08013699 	.word	0x08013699
 80133fc:	080136b9 	.word	0x080136b9
 8013400:	08013a81 	.word	0x08013a81
 8013404:	080136c5 	.word	0x080136c5
 8013408:	08013735 	.word	0x08013735
 801340c:	08013775 	.word	0x08013775
 8013410:	080137d7 	.word	0x080137d7
 8013414:	08013847 	.word	0x08013847
 8013418:	08013817 	.word	0x08013817
 801341c:	08013877 	.word	0x08013877
 8013420:	08013899 	.word	0x08013899
 8013424:	080138a3 	.word	0x080138a3
 8013428:	080138ad 	.word	0x080138ad
 801342c:	080138b7 	.word	0x080138b7
 8013430:	080138c1 	.word	0x080138c1
 8013434:	08013a81 	.word	0x08013a81
 8013438:	080138cb 	.word	0x080138cb
 801343c:	080138fd 	.word	0x080138fd
 8013440:	08013971 	.word	0x08013971
 8013444:	08013937 	.word	0x08013937
 8013448:	080139a3 	.word	0x080139a3
 801344c:	080139c9 	.word	0x080139c9
 8013450:	080139e1 	.word	0x080139e1
 8013454:	080139ed 	.word	0x080139ed
 8013458:	080139f9 	.word	0x080139f9
 801345c:	08013a81 	.word	0x08013a81
 8013460:	08013a03 	.word	0x08013a03
 8013464:	08013a81 	.word	0x08013a81
 8013468:	08013a81 	.word	0x08013a81
 801346c:	08013a81 	.word	0x08013a81
 8013470:	08013a81 	.word	0x08013a81
 8013474:	08013a81 	.word	0x08013a81
 8013478:	08013a81 	.word	0x08013a81
 801347c:	08013a81 	.word	0x08013a81
 8013480:	08013a81 	.word	0x08013a81
 8013484:	08013a81 	.word	0x08013a81
 8013488:	08013a81 	.word	0x08013a81
 801348c:	08013a81 	.word	0x08013a81
 8013490:	08013a81 	.word	0x08013a81
 8013494:	08013a81 	.word	0x08013a81
 8013498:	08013a81 	.word	0x08013a81
 801349c:	08013a81 	.word	0x08013a81
 80134a0:	08013a81 	.word	0x08013a81
 80134a4:	08013a2d 	.word	0x08013a2d
 80134a8:	08013a39 	.word	0x08013a39
 80134ac:	08013a45 	.word	0x08013a45
 80134b0:	08013a51 	.word	0x08013a51
 80134b4:	08013a5d 	.word	0x08013a5d
 80134b8:	08013a69 	.word	0x08013a69
 80134bc:	08013a75 	.word	0x08013a75
 80134c0:	08013a7b 	.word	0x08013a7b
    {
        case MIB_DEVICE_CLASS:
        {
            status = SwitchClass( mibSet->Param.Class );
 80134c4:	687b      	ldr	r3, [r7, #4]
 80134c6:	791b      	ldrb	r3, [r3, #4]
 80134c8:	4618      	mov	r0, r3
 80134ca:	f7fd faa5 	bl	8010a18 <SwitchClass>
 80134ce:	4603      	mov	r3, r0
 80134d0:	75fb      	strb	r3, [r7, #23]
            break;
 80134d2:	e2f6      	b.n	8013ac2 <LoRaMacMibSetRequestConfirm+0x73e>
        }
        case MIB_NETWORK_ACTIVATION:
        {
            if( mibSet->Param.NetworkActivation != ACTIVATION_TYPE_OTAA  )
 80134d4:	687b      	ldr	r3, [r7, #4]
 80134d6:	791b      	ldrb	r3, [r3, #4]
 80134d8:	2b02      	cmp	r3, #2
 80134da:	d005      	beq.n	80134e8 <LoRaMacMibSetRequestConfirm+0x164>
            {
                Nvm.MacGroup2.NetworkActivation = mibSet->Param.NetworkActivation;
 80134dc:	687b      	ldr	r3, [r7, #4]
 80134de:	791a      	ldrb	r2, [r3, #4]
 80134e0:	4b6c      	ldr	r3, [pc, #432]	@ (8013694 <LoRaMacMibSetRequestConfirm+0x310>)
 80134e2:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
            }
            else
            {   // Do not allow to set ACTIVATION_TYPE_OTAA since the MAC will set it automatically after a successful join process.
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 80134e6:	e2ec      	b.n	8013ac2 <LoRaMacMibSetRequestConfirm+0x73e>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 80134e8:	2303      	movs	r3, #3
 80134ea:	75fb      	strb	r3, [r7, #23]
            break;
 80134ec:	e2e9      	b.n	8013ac2 <LoRaMacMibSetRequestConfirm+0x73e>
        }
        case MIB_DEV_EUI:
        {
            if( SecureElementSetDevEui( mibSet->Param.DevEui ) != SECURE_ELEMENT_SUCCESS )
 80134ee:	687b      	ldr	r3, [r7, #4]
 80134f0:	685b      	ldr	r3, [r3, #4]
 80134f2:	4618      	mov	r0, r3
 80134f4:	f7fa f87a 	bl	800d5ec <SecureElementSetDevEui>
 80134f8:	4603      	mov	r3, r0
 80134fa:	2b00      	cmp	r3, #0
 80134fc:	f000 82c6 	beq.w	8013a8c <LoRaMacMibSetRequestConfirm+0x708>
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8013500:	2303      	movs	r3, #3
 8013502:	75fb      	strb	r3, [r7, #23]
            }
            break;
 8013504:	e2c2      	b.n	8013a8c <LoRaMacMibSetRequestConfirm+0x708>
        }
        case MIB_JOIN_EUI:
        {
            if( SecureElementSetJoinEui( mibSet->Param.JoinEui ) != SECURE_ELEMENT_SUCCESS )
 8013506:	687b      	ldr	r3, [r7, #4]
 8013508:	685b      	ldr	r3, [r3, #4]
 801350a:	4618      	mov	r0, r3
 801350c:	f7fa f89e 	bl	800d64c <SecureElementSetJoinEui>
 8013510:	4603      	mov	r3, r0
 8013512:	2b00      	cmp	r3, #0
 8013514:	f000 82bc 	beq.w	8013a90 <LoRaMacMibSetRequestConfirm+0x70c>
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8013518:	2303      	movs	r3, #3
 801351a:	75fb      	strb	r3, [r7, #23]
            }
            break;
 801351c:	e2b8      	b.n	8013a90 <LoRaMacMibSetRequestConfirm+0x70c>
        }
        case MIB_ADR:
        {
            Nvm.MacGroup2.AdrCtrlOn = mibSet->Param.AdrEnable;
 801351e:	687b      	ldr	r3, [r7, #4]
 8013520:	791a      	ldrb	r2, [r3, #4]
 8013522:	4b5c      	ldr	r3, [pc, #368]	@ (8013694 <LoRaMacMibSetRequestConfirm+0x310>)
 8013524:	f883 211a 	strb.w	r2, [r3, #282]	@ 0x11a
            break;
 8013528:	e2cb      	b.n	8013ac2 <LoRaMacMibSetRequestConfirm+0x73e>
        }
        case MIB_NET_ID:
        {
            Nvm.MacGroup2.NetID = mibSet->Param.NetID;
 801352a:	687b      	ldr	r3, [r7, #4]
 801352c:	685b      	ldr	r3, [r3, #4]
 801352e:	4a59      	ldr	r2, [pc, #356]	@ (8013694 <LoRaMacMibSetRequestConfirm+0x310>)
 8013530:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
            break;
 8013534:	e2c5      	b.n	8013ac2 <LoRaMacMibSetRequestConfirm+0x73e>
        }
        case MIB_DEV_ADDR:
        {
            if(SecureElementSetDevAddr( Nvm.MacGroup2.NetworkActivation, mibSet->Param.DevAddr ) != SECURE_ELEMENT_SUCCESS )
 8013536:	4b57      	ldr	r3, [pc, #348]	@ (8013694 <LoRaMacMibSetRequestConfirm+0x310>)
 8013538:	f893 2130 	ldrb.w	r2, [r3, #304]	@ 0x130
 801353c:	687b      	ldr	r3, [r7, #4]
 801353e:	685b      	ldr	r3, [r3, #4]
 8013540:	4619      	mov	r1, r3
 8013542:	4610      	mov	r0, r2
 8013544:	f7fa f8b2 	bl	800d6ac <SecureElementSetDevAddr>
 8013548:	4603      	mov	r3, r0
 801354a:	2b00      	cmp	r3, #0
 801354c:	d002      	beq.n	8013554 <LoRaMacMibSetRequestConfirm+0x1d0>
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 801354e:	2303      	movs	r3, #3
 8013550:	75fb      	strb	r3, [r7, #23]
            else
            {
                /* Update Nvm.MacGroup2.devAdr to handle set/get sequence */
                Nvm.MacGroup2.DevAddr = mibSet->Param.DevAddr;
            }
            break;
 8013552:	e2b6      	b.n	8013ac2 <LoRaMacMibSetRequestConfirm+0x73e>
                Nvm.MacGroup2.DevAddr = mibSet->Param.DevAddr;
 8013554:	687b      	ldr	r3, [r7, #4]
 8013556:	685b      	ldr	r3, [r3, #4]
 8013558:	4a4e      	ldr	r2, [pc, #312]	@ (8013694 <LoRaMacMibSetRequestConfirm+0x310>)
 801355a:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
            break;
 801355e:	e2b0      	b.n	8013ac2 <LoRaMacMibSetRequestConfirm+0x73e>
        }
        case MIB_APP_KEY:
        {
            if( mibSet->Param.AppKey != NULL )
 8013560:	687b      	ldr	r3, [r7, #4]
 8013562:	685b      	ldr	r3, [r3, #4]
 8013564:	2b00      	cmp	r3, #0
 8013566:	d00b      	beq.n	8013580 <LoRaMacMibSetRequestConfirm+0x1fc>
            {
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( APP_KEY, mibSet->Param.AppKey ) )
 8013568:	687b      	ldr	r3, [r7, #4]
 801356a:	685b      	ldr	r3, [r3, #4]
 801356c:	4619      	mov	r1, r3
 801356e:	2000      	movs	r0, #0
 8013570:	f002 f8c8 	bl	8015704 <LoRaMacCryptoSetKey>
 8013574:	4603      	mov	r3, r0
 8013576:	2b00      	cmp	r3, #0
 8013578:	f000 828c 	beq.w	8013a94 <LoRaMacMibSetRequestConfirm+0x710>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 801357c:	2311      	movs	r3, #17
 801357e:	e2ab      	b.n	8013ad8 <LoRaMacMibSetRequestConfirm+0x754>
                }
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8013580:	2303      	movs	r3, #3
 8013582:	75fb      	strb	r3, [r7, #23]
            }
            break;
 8013584:	e286      	b.n	8013a94 <LoRaMacMibSetRequestConfirm+0x710>
        }
        case MIB_NWK_KEY:
        {
            if( mibSet->Param.NwkKey != NULL )
 8013586:	687b      	ldr	r3, [r7, #4]
 8013588:	685b      	ldr	r3, [r3, #4]
 801358a:	2b00      	cmp	r3, #0
 801358c:	d00b      	beq.n	80135a6 <LoRaMacMibSetRequestConfirm+0x222>
            {
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( NWK_KEY, mibSet->Param.NwkKey ) )
 801358e:	687b      	ldr	r3, [r7, #4]
 8013590:	685b      	ldr	r3, [r3, #4]
 8013592:	4619      	mov	r1, r3
 8013594:	2001      	movs	r0, #1
 8013596:	f002 f8b5 	bl	8015704 <LoRaMacCryptoSetKey>
 801359a:	4603      	mov	r3, r0
 801359c:	2b00      	cmp	r3, #0
 801359e:	f000 827b 	beq.w	8013a98 <LoRaMacMibSetRequestConfirm+0x714>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 80135a2:	2311      	movs	r3, #17
 80135a4:	e298      	b.n	8013ad8 <LoRaMacMibSetRequestConfirm+0x754>
                }
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 80135a6:	2303      	movs	r3, #3
 80135a8:	75fb      	strb	r3, [r7, #23]
            }
            break;
 80135aa:	e275      	b.n	8013a98 <LoRaMacMibSetRequestConfirm+0x714>
            break;
        }
#else
        case MIB_NWK_S_KEY:
        {
            if( mibSet->Param.NwkSKey != NULL )
 80135ac:	687b      	ldr	r3, [r7, #4]
 80135ae:	685b      	ldr	r3, [r3, #4]
 80135b0:	2b00      	cmp	r3, #0
 80135b2:	d00b      	beq.n	80135cc <LoRaMacMibSetRequestConfirm+0x248>
            {
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( NWK_S_KEY, mibSet->Param.NwkSKey ) )
 80135b4:	687b      	ldr	r3, [r7, #4]
 80135b6:	685b      	ldr	r3, [r3, #4]
 80135b8:	4619      	mov	r1, r3
 80135ba:	2008      	movs	r0, #8
 80135bc:	f002 f8a2 	bl	8015704 <LoRaMacCryptoSetKey>
 80135c0:	4603      	mov	r3, r0
 80135c2:	2b00      	cmp	r3, #0
 80135c4:	f000 826a 	beq.w	8013a9c <LoRaMacMibSetRequestConfirm+0x718>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 80135c8:	2311      	movs	r3, #17
 80135ca:	e285      	b.n	8013ad8 <LoRaMacMibSetRequestConfirm+0x754>
                }
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 80135cc:	2303      	movs	r3, #3
 80135ce:	75fb      	strb	r3, [r7, #23]
            }
            break;
 80135d0:	e264      	b.n	8013a9c <LoRaMacMibSetRequestConfirm+0x718>
        }
#endif /* LORAMAC_VERSION */
        case MIB_APP_S_KEY:
        {
            if( mibSet->Param.AppSKey != NULL )
 80135d2:	687b      	ldr	r3, [r7, #4]
 80135d4:	685b      	ldr	r3, [r3, #4]
 80135d6:	2b00      	cmp	r3, #0
 80135d8:	d00b      	beq.n	80135f2 <LoRaMacMibSetRequestConfirm+0x26e>
            {
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( APP_S_KEY, mibSet->Param.AppSKey ) )
 80135da:	687b      	ldr	r3, [r7, #4]
 80135dc:	685b      	ldr	r3, [r3, #4]
 80135de:	4619      	mov	r1, r3
 80135e0:	2009      	movs	r0, #9
 80135e2:	f002 f88f 	bl	8015704 <LoRaMacCryptoSetKey>
 80135e6:	4603      	mov	r3, r0
 80135e8:	2b00      	cmp	r3, #0
 80135ea:	f000 8259 	beq.w	8013aa0 <LoRaMacMibSetRequestConfirm+0x71c>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 80135ee:	2311      	movs	r3, #17
 80135f0:	e272      	b.n	8013ad8 <LoRaMacMibSetRequestConfirm+0x754>
                }
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 80135f2:	2303      	movs	r3, #3
 80135f4:	75fb      	strb	r3, [r7, #23]
            }
            break;
 80135f6:	e253      	b.n	8013aa0 <LoRaMacMibSetRequestConfirm+0x71c>
        }
        case MIB_MC_KE_KEY:
        {
            if( mibSet->Param.McKEKey != NULL )
 80135f8:	687b      	ldr	r3, [r7, #4]
 80135fa:	685b      	ldr	r3, [r3, #4]
 80135fc:	2b00      	cmp	r3, #0
 80135fe:	d00b      	beq.n	8013618 <LoRaMacMibSetRequestConfirm+0x294>
            {
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( MC_KE_KEY, mibSet->Param.McKEKey ) )
 8013600:	687b      	ldr	r3, [r7, #4]
 8013602:	685b      	ldr	r3, [r3, #4]
 8013604:	4619      	mov	r1, r3
 8013606:	200c      	movs	r0, #12
 8013608:	f002 f87c 	bl	8015704 <LoRaMacCryptoSetKey>
 801360c:	4603      	mov	r3, r0
 801360e:	2b00      	cmp	r3, #0
 8013610:	f000 8248 	beq.w	8013aa4 <LoRaMacMibSetRequestConfirm+0x720>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 8013614:	2311      	movs	r3, #17
 8013616:	e25f      	b.n	8013ad8 <LoRaMacMibSetRequestConfirm+0x754>
                }
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8013618:	2303      	movs	r3, #3
 801361a:	75fb      	strb	r3, [r7, #23]
            }
            break;
 801361c:	e242      	b.n	8013aa4 <LoRaMacMibSetRequestConfirm+0x720>
        }
#if ( LORAMAC_MAX_MC_CTX > 0 )
        case MIB_MC_KEY_0:
        {
            if( mibSet->Param.McKey0 != NULL )
 801361e:	687b      	ldr	r3, [r7, #4]
 8013620:	685b      	ldr	r3, [r3, #4]
 8013622:	2b00      	cmp	r3, #0
 8013624:	d00b      	beq.n	801363e <LoRaMacMibSetRequestConfirm+0x2ba>
            {
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( MC_KEY_0, mibSet->Param.McKey0 ) )
 8013626:	687b      	ldr	r3, [r7, #4]
 8013628:	685b      	ldr	r3, [r3, #4]
 801362a:	4619      	mov	r1, r3
 801362c:	200d      	movs	r0, #13
 801362e:	f002 f869 	bl	8015704 <LoRaMacCryptoSetKey>
 8013632:	4603      	mov	r3, r0
 8013634:	2b00      	cmp	r3, #0
 8013636:	f000 8237 	beq.w	8013aa8 <LoRaMacMibSetRequestConfirm+0x724>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 801363a:	2311      	movs	r3, #17
 801363c:	e24c      	b.n	8013ad8 <LoRaMacMibSetRequestConfirm+0x754>
                }
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 801363e:	2303      	movs	r3, #3
 8013640:	75fb      	strb	r3, [r7, #23]
            }
            break;
 8013642:	e231      	b.n	8013aa8 <LoRaMacMibSetRequestConfirm+0x724>
        }
        case MIB_MC_APP_S_KEY_0:
        {
            if( mibSet->Param.McAppSKey0 != NULL )
 8013644:	687b      	ldr	r3, [r7, #4]
 8013646:	685b      	ldr	r3, [r3, #4]
 8013648:	2b00      	cmp	r3, #0
 801364a:	d00b      	beq.n	8013664 <LoRaMacMibSetRequestConfirm+0x2e0>
            {
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( MC_APP_S_KEY_0, mibSet->Param.McAppSKey0 ) )
 801364c:	687b      	ldr	r3, [r7, #4]
 801364e:	685b      	ldr	r3, [r3, #4]
 8013650:	4619      	mov	r1, r3
 8013652:	200e      	movs	r0, #14
 8013654:	f002 f856 	bl	8015704 <LoRaMacCryptoSetKey>
 8013658:	4603      	mov	r3, r0
 801365a:	2b00      	cmp	r3, #0
 801365c:	f000 8226 	beq.w	8013aac <LoRaMacMibSetRequestConfirm+0x728>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 8013660:	2311      	movs	r3, #17
 8013662:	e239      	b.n	8013ad8 <LoRaMacMibSetRequestConfirm+0x754>
                }
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8013664:	2303      	movs	r3, #3
 8013666:	75fb      	strb	r3, [r7, #23]
            }
            break;
 8013668:	e220      	b.n	8013aac <LoRaMacMibSetRequestConfirm+0x728>
        }
        case MIB_MC_NWK_S_KEY_0:
        {
            if( mibSet->Param.McNwkSKey0 != NULL )
 801366a:	687b      	ldr	r3, [r7, #4]
 801366c:	685b      	ldr	r3, [r3, #4]
 801366e:	2b00      	cmp	r3, #0
 8013670:	d00b      	beq.n	801368a <LoRaMacMibSetRequestConfirm+0x306>
            {
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( MC_NWK_S_KEY_0, mibSet->Param.McNwkSKey0 ) )
 8013672:	687b      	ldr	r3, [r7, #4]
 8013674:	685b      	ldr	r3, [r3, #4]
 8013676:	4619      	mov	r1, r3
 8013678:	200f      	movs	r0, #15
 801367a:	f002 f843 	bl	8015704 <LoRaMacCryptoSetKey>
 801367e:	4603      	mov	r3, r0
 8013680:	2b00      	cmp	r3, #0
 8013682:	f000 8215 	beq.w	8013ab0 <LoRaMacMibSetRequestConfirm+0x72c>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 8013686:	2311      	movs	r3, #17
 8013688:	e226      	b.n	8013ad8 <LoRaMacMibSetRequestConfirm+0x754>
                }
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 801368a:	2303      	movs	r3, #3
 801368c:	75fb      	strb	r3, [r7, #23]
            }
            break;
 801368e:	e20f      	b.n	8013ab0 <LoRaMacMibSetRequestConfirm+0x72c>
 8013690:	20000be4 	.word	0x20000be4
 8013694:	20001118 	.word	0x20001118
            break;
        }
#endif /* LORAMAC_MAX_MC_CTX > 3 */
        case MIB_PUBLIC_NETWORK:
        {
            Nvm.MacGroup2.PublicNetwork = mibSet->Param.EnablePublicNetwork;
 8013698:	687b      	ldr	r3, [r7, #4]
 801369a:	791a      	ldrb	r2, [r3, #4]
 801369c:	4bb2      	ldr	r3, [pc, #712]	@ (8013968 <LoRaMacMibSetRequestConfirm+0x5e4>)
 801369e:	f883 2119 	strb.w	r2, [r3, #281]	@ 0x119
            Radio.SetPublicNetwork( Nvm.MacGroup2.PublicNetwork );
 80136a2:	4bb2      	ldr	r3, [pc, #712]	@ (801396c <LoRaMacMibSetRequestConfirm+0x5e8>)
 80136a4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80136a6:	4ab0      	ldr	r2, [pc, #704]	@ (8013968 <LoRaMacMibSetRequestConfirm+0x5e4>)
 80136a8:	f892 2119 	ldrb.w	r2, [r2, #281]	@ 0x119
 80136ac:	4610      	mov	r0, r2
 80136ae:	4798      	blx	r3
            Radio.Sleep( );
 80136b0:	4bae      	ldr	r3, [pc, #696]	@ (801396c <LoRaMacMibSetRequestConfirm+0x5e8>)
 80136b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80136b4:	4798      	blx	r3
            break;
 80136b6:	e204      	b.n	8013ac2 <LoRaMacMibSetRequestConfirm+0x73e>
        }
        case MIB_REPEATER_SUPPORT:
        {
            Nvm.MacGroup2.MacParams.RepeaterSupport = mibSet->Param.EnableRepeaterSupport;
 80136b8:	687b      	ldr	r3, [r7, #4]
 80136ba:	791a      	ldrb	r2, [r3, #4]
 80136bc:	4baa      	ldr	r3, [pc, #680]	@ (8013968 <LoRaMacMibSetRequestConfirm+0x5e4>)
 80136be:	f883 208c 	strb.w	r2, [r3, #140]	@ 0x8c
            break;
 80136c2:	e1fe      	b.n	8013ac2 <LoRaMacMibSetRequestConfirm+0x73e>
        }
        case MIB_RX2_CHANNEL:
        {
            verify.DatarateParams.Datarate = mibSet->Param.Rx2Channel.Datarate;
 80136c4:	687b      	ldr	r3, [r7, #4]
 80136c6:	7a1b      	ldrb	r3, [r3, #8]
 80136c8:	b25b      	sxtb	r3, r3
 80136ca:	723b      	strb	r3, [r7, #8]
            verify.DatarateParams.DownlinkDwellTime = Nvm.MacGroup2.MacParams.DownlinkDwellTime;
 80136cc:	4ba6      	ldr	r3, [pc, #664]	@ (8013968 <LoRaMacMibSetRequestConfirm+0x5e4>)
 80136ce:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 80136d2:	727b      	strb	r3, [r7, #9]
            if( RegionVerify( Nvm.MacGroup2.Region, &verify, PHY_RX_DR ) != true )
 80136d4:	4ba4      	ldr	r3, [pc, #656]	@ (8013968 <LoRaMacMibSetRequestConfirm+0x5e4>)
 80136d6:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 80136da:	f107 0108 	add.w	r1, r7, #8
 80136de:	2207      	movs	r2, #7
 80136e0:	4618      	mov	r0, r3
 80136e2:	f002 fe72 	bl	80163ca <RegionVerify>
 80136e6:	4603      	mov	r3, r0
 80136e8:	f083 0301 	eor.w	r3, r3, #1
 80136ec:	b2db      	uxtb	r3, r3
 80136ee:	2b00      	cmp	r3, #0
 80136f0:	d002      	beq.n	80136f8 <LoRaMacMibSetRequestConfirm+0x374>
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 80136f2:	2303      	movs	r3, #3
 80136f4:	75fb      	strb	r3, [r7, #23]
                else
                {
                    Nvm.MacGroup2.MacParams.Rx2Channel = mibSet->Param.Rx2Channel;
                }
            }
            break;
 80136f6:	e1e4      	b.n	8013ac2 <LoRaMacMibSetRequestConfirm+0x73e>
                verify.Frequency = mibSet->Param.Rx2Channel.Frequency;
 80136f8:	687b      	ldr	r3, [r7, #4]
 80136fa:	685b      	ldr	r3, [r3, #4]
 80136fc:	60bb      	str	r3, [r7, #8]
                if( RegionVerify( Nvm.MacGroup2.Region, &verify, PHY_FREQUENCY ) != true )
 80136fe:	4b9a      	ldr	r3, [pc, #616]	@ (8013968 <LoRaMacMibSetRequestConfirm+0x5e4>)
 8013700:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8013704:	f107 0108 	add.w	r1, r7, #8
 8013708:	2200      	movs	r2, #0
 801370a:	4618      	mov	r0, r3
 801370c:	f002 fe5d 	bl	80163ca <RegionVerify>
 8013710:	4603      	mov	r3, r0
 8013712:	f083 0301 	eor.w	r3, r3, #1
 8013716:	b2db      	uxtb	r3, r3
 8013718:	2b00      	cmp	r3, #0
 801371a:	d002      	beq.n	8013722 <LoRaMacMibSetRequestConfirm+0x39e>
                    status = LORAMAC_STATUS_PARAMETER_INVALID;
 801371c:	2303      	movs	r3, #3
 801371e:	75fb      	strb	r3, [r7, #23]
            break;
 8013720:	e1cf      	b.n	8013ac2 <LoRaMacMibSetRequestConfirm+0x73e>
                    Nvm.MacGroup2.MacParams.Rx2Channel = mibSet->Param.Rx2Channel;
 8013722:	4b91      	ldr	r3, [pc, #580]	@ (8013968 <LoRaMacMibSetRequestConfirm+0x5e4>)
 8013724:	687a      	ldr	r2, [r7, #4]
 8013726:	336c      	adds	r3, #108	@ 0x6c
 8013728:	3204      	adds	r2, #4
 801372a:	e892 0003 	ldmia.w	r2, {r0, r1}
 801372e:	e883 0003 	stmia.w	r3, {r0, r1}
            break;
 8013732:	e1c6      	b.n	8013ac2 <LoRaMacMibSetRequestConfirm+0x73e>
        }
        case MIB_RX2_DEFAULT_CHANNEL:
        {
            verify.DatarateParams.Datarate = mibSet->Param.Rx2Channel.Datarate;
 8013734:	687b      	ldr	r3, [r7, #4]
 8013736:	7a1b      	ldrb	r3, [r3, #8]
 8013738:	b25b      	sxtb	r3, r3
 801373a:	723b      	strb	r3, [r7, #8]
            verify.DatarateParams.DownlinkDwellTime = Nvm.MacGroup2.MacParams.DownlinkDwellTime;
 801373c:	4b8a      	ldr	r3, [pc, #552]	@ (8013968 <LoRaMacMibSetRequestConfirm+0x5e4>)
 801373e:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 8013742:	727b      	strb	r3, [r7, #9]

            if( RegionVerify( Nvm.MacGroup2.Region, &verify, PHY_RX_DR ) == true )
 8013744:	4b88      	ldr	r3, [pc, #544]	@ (8013968 <LoRaMacMibSetRequestConfirm+0x5e4>)
 8013746:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 801374a:	f107 0108 	add.w	r1, r7, #8
 801374e:	2207      	movs	r2, #7
 8013750:	4618      	mov	r0, r3
 8013752:	f002 fe3a 	bl	80163ca <RegionVerify>
 8013756:	4603      	mov	r3, r0
 8013758:	2b00      	cmp	r3, #0
 801375a:	d008      	beq.n	801376e <LoRaMacMibSetRequestConfirm+0x3ea>
            {
                Nvm.MacGroup2.MacParamsDefaults.Rx2Channel = mibSet->Param.Rx2DefaultChannel;
 801375c:	4b82      	ldr	r3, [pc, #520]	@ (8013968 <LoRaMacMibSetRequestConfirm+0x5e4>)
 801375e:	687a      	ldr	r2, [r7, #4]
 8013760:	33b4      	adds	r3, #180	@ 0xb4
 8013762:	3204      	adds	r2, #4
 8013764:	e892 0003 	ldmia.w	r2, {r0, r1}
 8013768:	e883 0003 	stmia.w	r3, {r0, r1}
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 801376c:	e1a9      	b.n	8013ac2 <LoRaMacMibSetRequestConfirm+0x73e>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 801376e:	2303      	movs	r3, #3
 8013770:	75fb      	strb	r3, [r7, #23]
            break;
 8013772:	e1a6      	b.n	8013ac2 <LoRaMacMibSetRequestConfirm+0x73e>
        }
        case MIB_RXC_CHANNEL:
        {
            verify.DatarateParams.Datarate = mibSet->Param.RxCChannel.Datarate;
 8013774:	687b      	ldr	r3, [r7, #4]
 8013776:	7a1b      	ldrb	r3, [r3, #8]
 8013778:	b25b      	sxtb	r3, r3
 801377a:	723b      	strb	r3, [r7, #8]
            verify.DatarateParams.DownlinkDwellTime = Nvm.MacGroup2.MacParams.DownlinkDwellTime;
 801377c:	4b7a      	ldr	r3, [pc, #488]	@ (8013968 <LoRaMacMibSetRequestConfirm+0x5e4>)
 801377e:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 8013782:	727b      	strb	r3, [r7, #9]

            if( RegionVerify( Nvm.MacGroup2.Region, &verify, PHY_RX_DR ) == true )
 8013784:	4b78      	ldr	r3, [pc, #480]	@ (8013968 <LoRaMacMibSetRequestConfirm+0x5e4>)
 8013786:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 801378a:	f107 0108 	add.w	r1, r7, #8
 801378e:	2207      	movs	r2, #7
 8013790:	4618      	mov	r0, r3
 8013792:	f002 fe1a 	bl	80163ca <RegionVerify>
 8013796:	4603      	mov	r3, r0
 8013798:	2b00      	cmp	r3, #0
 801379a:	d019      	beq.n	80137d0 <LoRaMacMibSetRequestConfirm+0x44c>
            {
                Nvm.MacGroup2.MacParams.RxCChannel = mibSet->Param.RxCChannel;
 801379c:	4b72      	ldr	r3, [pc, #456]	@ (8013968 <LoRaMacMibSetRequestConfirm+0x5e4>)
 801379e:	687a      	ldr	r2, [r7, #4]
 80137a0:	3374      	adds	r3, #116	@ 0x74
 80137a2:	3204      	adds	r2, #4
 80137a4:	e892 0003 	ldmia.w	r2, {r0, r1}
 80137a8:	e883 0003 	stmia.w	r3, {r0, r1}

                if( ( Nvm.MacGroup2.DeviceClass == CLASS_C ) && ( Nvm.MacGroup2.NetworkActivation != ACTIVATION_TYPE_NONE ) )
 80137ac:	4b6e      	ldr	r3, [pc, #440]	@ (8013968 <LoRaMacMibSetRequestConfirm+0x5e4>)
 80137ae:	f893 3118 	ldrb.w	r3, [r3, #280]	@ 0x118
 80137b2:	2b02      	cmp	r3, #2
 80137b4:	f040 817e 	bne.w	8013ab4 <LoRaMacMibSetRequestConfirm+0x730>
 80137b8:	4b6b      	ldr	r3, [pc, #428]	@ (8013968 <LoRaMacMibSetRequestConfirm+0x5e4>)
 80137ba:	f893 3130 	ldrb.w	r3, [r3, #304]	@ 0x130
 80137be:	2b00      	cmp	r3, #0
 80137c0:	f000 8178 	beq.w	8013ab4 <LoRaMacMibSetRequestConfirm+0x730>
                {
                    // We can only compute the RX window parameters directly, if we are already
                    // in class c mode and joined. We cannot setup an RX window in case of any other
                    // class type.
                    // Set the radio into sleep mode in case we are still in RX mode
                    Radio.Sleep( );
 80137c4:	4b69      	ldr	r3, [pc, #420]	@ (801396c <LoRaMacMibSetRequestConfirm+0x5e8>)
 80137c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80137c8:	4798      	blx	r3

                    OpenContinuousRxCWindow( );
 80137ca:	f7fe fc1d 	bl	8012008 <OpenContinuousRxCWindow>
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 80137ce:	e171      	b.n	8013ab4 <LoRaMacMibSetRequestConfirm+0x730>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 80137d0:	2303      	movs	r3, #3
 80137d2:	75fb      	strb	r3, [r7, #23]
            break;
 80137d4:	e16e      	b.n	8013ab4 <LoRaMacMibSetRequestConfirm+0x730>
        }
        case MIB_RXC_DEFAULT_CHANNEL:
        {
            verify.DatarateParams.Datarate = mibSet->Param.RxCChannel.Datarate;
 80137d6:	687b      	ldr	r3, [r7, #4]
 80137d8:	7a1b      	ldrb	r3, [r3, #8]
 80137da:	b25b      	sxtb	r3, r3
 80137dc:	723b      	strb	r3, [r7, #8]
            verify.DatarateParams.DownlinkDwellTime = Nvm.MacGroup2.MacParams.DownlinkDwellTime;
 80137de:	4b62      	ldr	r3, [pc, #392]	@ (8013968 <LoRaMacMibSetRequestConfirm+0x5e4>)
 80137e0:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 80137e4:	727b      	strb	r3, [r7, #9]

            if( RegionVerify( Nvm.MacGroup2.Region, &verify, PHY_RX_DR ) == true )
 80137e6:	4b60      	ldr	r3, [pc, #384]	@ (8013968 <LoRaMacMibSetRequestConfirm+0x5e4>)
 80137e8:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 80137ec:	f107 0108 	add.w	r1, r7, #8
 80137f0:	2207      	movs	r2, #7
 80137f2:	4618      	mov	r0, r3
 80137f4:	f002 fde9 	bl	80163ca <RegionVerify>
 80137f8:	4603      	mov	r3, r0
 80137fa:	2b00      	cmp	r3, #0
 80137fc:	d008      	beq.n	8013810 <LoRaMacMibSetRequestConfirm+0x48c>
            {
                Nvm.MacGroup2.MacParamsDefaults.RxCChannel = mibSet->Param.RxCDefaultChannel;
 80137fe:	4b5a      	ldr	r3, [pc, #360]	@ (8013968 <LoRaMacMibSetRequestConfirm+0x5e4>)
 8013800:	687a      	ldr	r2, [r7, #4]
 8013802:	33bc      	adds	r3, #188	@ 0xbc
 8013804:	3204      	adds	r2, #4
 8013806:	e892 0003 	ldmia.w	r2, {r0, r1}
 801380a:	e883 0003 	stmia.w	r3, {r0, r1}
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 801380e:	e158      	b.n	8013ac2 <LoRaMacMibSetRequestConfirm+0x73e>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8013810:	2303      	movs	r3, #3
 8013812:	75fb      	strb	r3, [r7, #23]
            break;
 8013814:	e155      	b.n	8013ac2 <LoRaMacMibSetRequestConfirm+0x73e>
        }
        case MIB_CHANNELS_DEFAULT_MASK:
        {
            chanMaskSet.ChannelsMaskIn = mibSet->Param.ChannelsDefaultMask;
 8013816:	687b      	ldr	r3, [r7, #4]
 8013818:	685b      	ldr	r3, [r3, #4]
 801381a:	60fb      	str	r3, [r7, #12]
            chanMaskSet.ChannelsMaskType = CHANNELS_DEFAULT_MASK;
 801381c:	2301      	movs	r3, #1
 801381e:	743b      	strb	r3, [r7, #16]

            if( RegionChanMaskSet( Nvm.MacGroup2.Region, &chanMaskSet ) == false )
 8013820:	4b51      	ldr	r3, [pc, #324]	@ (8013968 <LoRaMacMibSetRequestConfirm+0x5e4>)
 8013822:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8013826:	f107 020c 	add.w	r2, r7, #12
 801382a:	4611      	mov	r1, r2
 801382c:	4618      	mov	r0, r3
 801382e:	f002 fe19 	bl	8016464 <RegionChanMaskSet>
 8013832:	4603      	mov	r3, r0
 8013834:	f083 0301 	eor.w	r3, r3, #1
 8013838:	b2db      	uxtb	r3, r3
 801383a:	2b00      	cmp	r3, #0
 801383c:	f000 813c 	beq.w	8013ab8 <LoRaMacMibSetRequestConfirm+0x734>
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8013840:	2303      	movs	r3, #3
 8013842:	75fb      	strb	r3, [r7, #23]
            }
            break;
 8013844:	e138      	b.n	8013ab8 <LoRaMacMibSetRequestConfirm+0x734>
        }
        case MIB_CHANNELS_MASK:
        {
            chanMaskSet.ChannelsMaskIn = mibSet->Param.ChannelsMask;
 8013846:	687b      	ldr	r3, [r7, #4]
 8013848:	685b      	ldr	r3, [r3, #4]
 801384a:	60fb      	str	r3, [r7, #12]
            chanMaskSet.ChannelsMaskType = CHANNELS_MASK;
 801384c:	2300      	movs	r3, #0
 801384e:	743b      	strb	r3, [r7, #16]

            if( RegionChanMaskSet( Nvm.MacGroup2.Region, &chanMaskSet ) == false )
 8013850:	4b45      	ldr	r3, [pc, #276]	@ (8013968 <LoRaMacMibSetRequestConfirm+0x5e4>)
 8013852:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8013856:	f107 020c 	add.w	r2, r7, #12
 801385a:	4611      	mov	r1, r2
 801385c:	4618      	mov	r0, r3
 801385e:	f002 fe01 	bl	8016464 <RegionChanMaskSet>
 8013862:	4603      	mov	r3, r0
 8013864:	f083 0301 	eor.w	r3, r3, #1
 8013868:	b2db      	uxtb	r3, r3
 801386a:	2b00      	cmp	r3, #0
 801386c:	f000 8126 	beq.w	8013abc <LoRaMacMibSetRequestConfirm+0x738>
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8013870:	2303      	movs	r3, #3
 8013872:	75fb      	strb	r3, [r7, #23]
            }
            break;
 8013874:	e122      	b.n	8013abc <LoRaMacMibSetRequestConfirm+0x738>
        }
        case MIB_CHANNELS_NB_TRANS:
        {
            if( ( mibSet->Param.ChannelsNbTrans >= 1 ) &&
 8013876:	687b      	ldr	r3, [r7, #4]
 8013878:	791b      	ldrb	r3, [r3, #4]
 801387a:	2b00      	cmp	r3, #0
 801387c:	d009      	beq.n	8013892 <LoRaMacMibSetRequestConfirm+0x50e>
                ( mibSet->Param.ChannelsNbTrans <= 15 ) )
 801387e:	687b      	ldr	r3, [r7, #4]
 8013880:	791b      	ldrb	r3, [r3, #4]
            if( ( mibSet->Param.ChannelsNbTrans >= 1 ) &&
 8013882:	2b0f      	cmp	r3, #15
 8013884:	d805      	bhi.n	8013892 <LoRaMacMibSetRequestConfirm+0x50e>
            {
                Nvm.MacGroup2.MacParams.ChannelsNbTrans = mibSet->Param.ChannelsNbTrans;
 8013886:	687b      	ldr	r3, [r7, #4]
 8013888:	791a      	ldrb	r2, [r3, #4]
 801388a:	4b37      	ldr	r3, [pc, #220]	@ (8013968 <LoRaMacMibSetRequestConfirm+0x5e4>)
 801388c:	f883 2068 	strb.w	r2, [r3, #104]	@ 0x68
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 8013890:	e117      	b.n	8013ac2 <LoRaMacMibSetRequestConfirm+0x73e>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8013892:	2303      	movs	r3, #3
 8013894:	75fb      	strb	r3, [r7, #23]
            break;
 8013896:	e114      	b.n	8013ac2 <LoRaMacMibSetRequestConfirm+0x73e>
        }
        case MIB_MAX_RX_WINDOW_DURATION:
        {
            Nvm.MacGroup2.MacParams.MaxRxWindow = mibSet->Param.MaxRxWindow;
 8013898:	687b      	ldr	r3, [r7, #4]
 801389a:	685b      	ldr	r3, [r3, #4]
 801389c:	4a32      	ldr	r2, [pc, #200]	@ (8013968 <LoRaMacMibSetRequestConfirm+0x5e4>)
 801389e:	6553      	str	r3, [r2, #84]	@ 0x54
            break;
 80138a0:	e10f      	b.n	8013ac2 <LoRaMacMibSetRequestConfirm+0x73e>
        }
        case MIB_RECEIVE_DELAY_1:
        {
            Nvm.MacGroup2.MacParams.ReceiveDelay1 = mibSet->Param.ReceiveDelay1;
 80138a2:	687b      	ldr	r3, [r7, #4]
 80138a4:	685b      	ldr	r3, [r3, #4]
 80138a6:	4a30      	ldr	r2, [pc, #192]	@ (8013968 <LoRaMacMibSetRequestConfirm+0x5e4>)
 80138a8:	6593      	str	r3, [r2, #88]	@ 0x58
            break;
 80138aa:	e10a      	b.n	8013ac2 <LoRaMacMibSetRequestConfirm+0x73e>
        }
        case MIB_RECEIVE_DELAY_2:
        {
            Nvm.MacGroup2.MacParams.ReceiveDelay2 = mibSet->Param.ReceiveDelay2;
 80138ac:	687b      	ldr	r3, [r7, #4]
 80138ae:	685b      	ldr	r3, [r3, #4]
 80138b0:	4a2d      	ldr	r2, [pc, #180]	@ (8013968 <LoRaMacMibSetRequestConfirm+0x5e4>)
 80138b2:	65d3      	str	r3, [r2, #92]	@ 0x5c
            break;
 80138b4:	e105      	b.n	8013ac2 <LoRaMacMibSetRequestConfirm+0x73e>
        }
        case MIB_JOIN_ACCEPT_DELAY_1:
        {
            Nvm.MacGroup2.MacParams.JoinAcceptDelay1 = mibSet->Param.JoinAcceptDelay1;
 80138b6:	687b      	ldr	r3, [r7, #4]
 80138b8:	685b      	ldr	r3, [r3, #4]
 80138ba:	4a2b      	ldr	r2, [pc, #172]	@ (8013968 <LoRaMacMibSetRequestConfirm+0x5e4>)
 80138bc:	6613      	str	r3, [r2, #96]	@ 0x60
            break;
 80138be:	e100      	b.n	8013ac2 <LoRaMacMibSetRequestConfirm+0x73e>
        }
        case MIB_JOIN_ACCEPT_DELAY_2:
        {
            Nvm.MacGroup2.MacParams.JoinAcceptDelay2 = mibSet->Param.JoinAcceptDelay2;
 80138c0:	687b      	ldr	r3, [r7, #4]
 80138c2:	685b      	ldr	r3, [r3, #4]
 80138c4:	4a28      	ldr	r2, [pc, #160]	@ (8013968 <LoRaMacMibSetRequestConfirm+0x5e4>)
 80138c6:	6653      	str	r3, [r2, #100]	@ 0x64
            break;
 80138c8:	e0fb      	b.n	8013ac2 <LoRaMacMibSetRequestConfirm+0x73e>
        }
        case MIB_CHANNELS_DEFAULT_DATARATE:
        {
            verify.DatarateParams.Datarate = mibSet->Param.ChannelsDefaultDatarate;
 80138ca:	687b      	ldr	r3, [r7, #4]
 80138cc:	f993 3004 	ldrsb.w	r3, [r3, #4]
 80138d0:	723b      	strb	r3, [r7, #8]

            if( RegionVerify( Nvm.MacGroup2.Region, &verify, PHY_DEF_TX_DR ) == true )
 80138d2:	4b25      	ldr	r3, [pc, #148]	@ (8013968 <LoRaMacMibSetRequestConfirm+0x5e4>)
 80138d4:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 80138d8:	f107 0108 	add.w	r1, r7, #8
 80138dc:	2206      	movs	r2, #6
 80138de:	4618      	mov	r0, r3
 80138e0:	f002 fd73 	bl	80163ca <RegionVerify>
 80138e4:	4603      	mov	r3, r0
 80138e6:	2b00      	cmp	r3, #0
 80138e8:	d005      	beq.n	80138f6 <LoRaMacMibSetRequestConfirm+0x572>
            {
                Nvm.MacGroup2.ChannelsDatarateDefault = verify.DatarateParams.Datarate;
 80138ea:	f997 2008 	ldrsb.w	r2, [r7, #8]
 80138ee:	4b1e      	ldr	r3, [pc, #120]	@ (8013968 <LoRaMacMibSetRequestConfirm+0x5e4>)
 80138f0:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 80138f4:	e0e5      	b.n	8013ac2 <LoRaMacMibSetRequestConfirm+0x73e>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 80138f6:	2303      	movs	r3, #3
 80138f8:	75fb      	strb	r3, [r7, #23]
            break;
 80138fa:	e0e2      	b.n	8013ac2 <LoRaMacMibSetRequestConfirm+0x73e>
        }
        case MIB_CHANNELS_DATARATE:
        {
            verify.DatarateParams.Datarate = mibSet->Param.ChannelsDatarate;
 80138fc:	687b      	ldr	r3, [r7, #4]
 80138fe:	f993 3004 	ldrsb.w	r3, [r3, #4]
 8013902:	723b      	strb	r3, [r7, #8]
            verify.DatarateParams.UplinkDwellTime = Nvm.MacGroup2.MacParams.UplinkDwellTime;
 8013904:	4b18      	ldr	r3, [pc, #96]	@ (8013968 <LoRaMacMibSetRequestConfirm+0x5e4>)
 8013906:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 801390a:	72bb      	strb	r3, [r7, #10]

            if( RegionVerify( Nvm.MacGroup2.Region, &verify, PHY_TX_DR ) == true )
 801390c:	4b16      	ldr	r3, [pc, #88]	@ (8013968 <LoRaMacMibSetRequestConfirm+0x5e4>)
 801390e:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8013912:	f107 0108 	add.w	r1, r7, #8
 8013916:	2205      	movs	r2, #5
 8013918:	4618      	mov	r0, r3
 801391a:	f002 fd56 	bl	80163ca <RegionVerify>
 801391e:	4603      	mov	r3, r0
 8013920:	2b00      	cmp	r3, #0
 8013922:	d005      	beq.n	8013930 <LoRaMacMibSetRequestConfirm+0x5ac>
            {
                Nvm.MacGroup1.ChannelsDatarate = verify.DatarateParams.Datarate;
 8013924:	f997 2008 	ldrsb.w	r2, [r7, #8]
 8013928:	4b0f      	ldr	r3, [pc, #60]	@ (8013968 <LoRaMacMibSetRequestConfirm+0x5e4>)
 801392a:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 801392e:	e0c8      	b.n	8013ac2 <LoRaMacMibSetRequestConfirm+0x73e>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8013930:	2303      	movs	r3, #3
 8013932:	75fb      	strb	r3, [r7, #23]
            break;
 8013934:	e0c5      	b.n	8013ac2 <LoRaMacMibSetRequestConfirm+0x73e>
        }
        case MIB_CHANNELS_DEFAULT_TX_POWER:
        {
            verify.TxPower = mibSet->Param.ChannelsDefaultTxPower;
 8013936:	687b      	ldr	r3, [r7, #4]
 8013938:	f993 3004 	ldrsb.w	r3, [r3, #4]
 801393c:	723b      	strb	r3, [r7, #8]

            if( RegionVerify( Nvm.MacGroup2.Region, &verify, PHY_DEF_TX_POWER ) == true )
 801393e:	4b0a      	ldr	r3, [pc, #40]	@ (8013968 <LoRaMacMibSetRequestConfirm+0x5e4>)
 8013940:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8013944:	f107 0108 	add.w	r1, r7, #8
 8013948:	220a      	movs	r2, #10
 801394a:	4618      	mov	r0, r3
 801394c:	f002 fd3d 	bl	80163ca <RegionVerify>
 8013950:	4603      	mov	r3, r0
 8013952:	2b00      	cmp	r3, #0
 8013954:	d005      	beq.n	8013962 <LoRaMacMibSetRequestConfirm+0x5de>
            {
                Nvm.MacGroup2.ChannelsTxPowerDefault = verify.TxPower;
 8013956:	f997 2008 	ldrsb.w	r2, [r7, #8]
 801395a:	4b03      	ldr	r3, [pc, #12]	@ (8013968 <LoRaMacMibSetRequestConfirm+0x5e4>)
 801395c:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 8013960:	e0af      	b.n	8013ac2 <LoRaMacMibSetRequestConfirm+0x73e>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8013962:	2303      	movs	r3, #3
 8013964:	75fb      	strb	r3, [r7, #23]
            break;
 8013966:	e0ac      	b.n	8013ac2 <LoRaMacMibSetRequestConfirm+0x73e>
 8013968:	20001118 	.word	0x20001118
 801396c:	08023efc 	.word	0x08023efc
        }
        case MIB_CHANNELS_TX_POWER:
        {
            verify.TxPower = mibSet->Param.ChannelsTxPower;
 8013970:	687b      	ldr	r3, [r7, #4]
 8013972:	f993 3004 	ldrsb.w	r3, [r3, #4]
 8013976:	723b      	strb	r3, [r7, #8]

            if( RegionVerify( Nvm.MacGroup2.Region, &verify, PHY_TX_POWER ) == true )
 8013978:	4b59      	ldr	r3, [pc, #356]	@ (8013ae0 <LoRaMacMibSetRequestConfirm+0x75c>)
 801397a:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 801397e:	f107 0108 	add.w	r1, r7, #8
 8013982:	2209      	movs	r2, #9
 8013984:	4618      	mov	r0, r3
 8013986:	f002 fd20 	bl	80163ca <RegionVerify>
 801398a:	4603      	mov	r3, r0
 801398c:	2b00      	cmp	r3, #0
 801398e:	d005      	beq.n	801399c <LoRaMacMibSetRequestConfirm+0x618>
            {
                Nvm.MacGroup1.ChannelsTxPower = verify.TxPower;
 8013990:	f997 2008 	ldrsb.w	r2, [r7, #8]
 8013994:	4b52      	ldr	r3, [pc, #328]	@ (8013ae0 <LoRaMacMibSetRequestConfirm+0x75c>)
 8013996:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 801399a:	e092      	b.n	8013ac2 <LoRaMacMibSetRequestConfirm+0x73e>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 801399c:	2303      	movs	r3, #3
 801399e:	75fb      	strb	r3, [r7, #23]
            break;
 80139a0:	e08f      	b.n	8013ac2 <LoRaMacMibSetRequestConfirm+0x73e>
        }
        case MIB_SYSTEM_MAX_RX_ERROR:
        {
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
            if( mibSet->Param.SystemMaxRxError <= 500 )
 80139a2:	687b      	ldr	r3, [r7, #4]
 80139a4:	685b      	ldr	r3, [r3, #4]
 80139a6:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 80139aa:	d80a      	bhi.n	80139c2 <LoRaMacMibSetRequestConfirm+0x63e>
            { // Only apply the new value if in range 0..500 ms else keep current value.
                Nvm.MacGroup2.MacParams.SystemMaxRxError = Nvm.MacGroup2.MacParamsDefaults.SystemMaxRxError = mibSet->Param.SystemMaxRxError;
 80139ac:	687b      	ldr	r3, [r7, #4]
 80139ae:	685b      	ldr	r3, [r3, #4]
 80139b0:	4a4b      	ldr	r2, [pc, #300]	@ (8013ae0 <LoRaMacMibSetRequestConfirm+0x75c>)
 80139b2:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 80139b6:	4b4a      	ldr	r3, [pc, #296]	@ (8013ae0 <LoRaMacMibSetRequestConfirm+0x75c>)
 80139b8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80139bc:	4a48      	ldr	r2, [pc, #288]	@ (8013ae0 <LoRaMacMibSetRequestConfirm+0x75c>)
 80139be:	64d3      	str	r3, [r2, #76]	@ 0x4c
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
#else
            Nvm.MacGroup2.MacParams.SystemMaxRxError = Nvm.MacGroup2.MacParamsDefaults.SystemMaxRxError = mibSet->Param.SystemMaxRxError;
#endif
            break;
 80139c0:	e07f      	b.n	8013ac2 <LoRaMacMibSetRequestConfirm+0x73e>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 80139c2:	2303      	movs	r3, #3
 80139c4:	75fb      	strb	r3, [r7, #23]
            break;
 80139c6:	e07c      	b.n	8013ac2 <LoRaMacMibSetRequestConfirm+0x73e>
        }
        case MIB_MIN_RX_SYMBOLS:
        {
            Nvm.MacGroup2.MacParams.MinRxSymbols = Nvm.MacGroup2.MacParamsDefaults.MinRxSymbols = mibSet->Param.MinRxSymbols;
 80139c8:	687b      	ldr	r3, [r7, #4]
 80139ca:	791a      	ldrb	r2, [r3, #4]
 80139cc:	4b44      	ldr	r3, [pc, #272]	@ (8013ae0 <LoRaMacMibSetRequestConfirm+0x75c>)
 80139ce:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
 80139d2:	4b43      	ldr	r3, [pc, #268]	@ (8013ae0 <LoRaMacMibSetRequestConfirm+0x75c>)
 80139d4:	f893 2098 	ldrb.w	r2, [r3, #152]	@ 0x98
 80139d8:	4b41      	ldr	r3, [pc, #260]	@ (8013ae0 <LoRaMacMibSetRequestConfirm+0x75c>)
 80139da:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
            break;
 80139de:	e070      	b.n	8013ac2 <LoRaMacMibSetRequestConfirm+0x73e>
        }
        case MIB_ANTENNA_GAIN:
        {
            Nvm.MacGroup2.MacParams.AntennaGain = mibSet->Param.AntennaGain;
 80139e0:	687b      	ldr	r3, [r7, #4]
 80139e2:	685b      	ldr	r3, [r3, #4]
 80139e4:	4a3e      	ldr	r2, [pc, #248]	@ (8013ae0 <LoRaMacMibSetRequestConfirm+0x75c>)
 80139e6:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
            break;
 80139ea:	e06a      	b.n	8013ac2 <LoRaMacMibSetRequestConfirm+0x73e>
        }
        case MIB_DEFAULT_ANTENNA_GAIN:
        {
            Nvm.MacGroup2.MacParamsDefaults.AntennaGain = mibSet->Param.DefaultAntennaGain;
 80139ec:	687b      	ldr	r3, [r7, #4]
 80139ee:	685b      	ldr	r3, [r3, #4]
 80139f0:	4a3b      	ldr	r2, [pc, #236]	@ (8013ae0 <LoRaMacMibSetRequestConfirm+0x75c>)
 80139f2:	f8c2 30cc 	str.w	r3, [r2, #204]	@ 0xcc
            break;
 80139f6:	e064      	b.n	8013ac2 <LoRaMacMibSetRequestConfirm+0x73e>
        }
        case MIB_NVM_CTXS:
        {
            status = RestoreNvmData( );
 80139f8:	f7fe fd38 	bl	801246c <RestoreNvmData>
 80139fc:	4603      	mov	r3, r0
 80139fe:	75fb      	strb	r3, [r7, #23]
            break;
 8013a00:	e05f      	b.n	8013ac2 <LoRaMacMibSetRequestConfirm+0x73e>
        }
        case MIB_ABP_LORAWAN_VERSION:
        {
            if( mibSet->Param.AbpLrWanVersion.Fields.Minor <= 1 )
 8013a02:	687b      	ldr	r3, [r7, #4]
 8013a04:	799b      	ldrb	r3, [r3, #6]
 8013a06:	2b01      	cmp	r3, #1
 8013a08:	d80d      	bhi.n	8013a26 <LoRaMacMibSetRequestConfirm+0x6a2>
            {
                Nvm.MacGroup2.Version = mibSet->Param.AbpLrWanVersion;
 8013a0a:	4a35      	ldr	r2, [pc, #212]	@ (8013ae0 <LoRaMacMibSetRequestConfirm+0x75c>)
 8013a0c:	687b      	ldr	r3, [r7, #4]
 8013a0e:	685b      	ldr	r3, [r3, #4]
 8013a10:	f8c2 312c 	str.w	r3, [r2, #300]	@ 0x12c

                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetLrWanVersion( mibSet->Param.AbpLrWanVersion ) )
 8013a14:	687b      	ldr	r3, [r7, #4]
 8013a16:	6858      	ldr	r0, [r3, #4]
 8013a18:	f001 fdd6 	bl	80155c8 <LoRaMacCryptoSetLrWanVersion>
 8013a1c:	4603      	mov	r3, r0
 8013a1e:	2b00      	cmp	r3, #0
 8013a20:	d04e      	beq.n	8013ac0 <LoRaMacMibSetRequestConfirm+0x73c>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 8013a22:	2311      	movs	r3, #17
 8013a24:	e058      	b.n	8013ad8 <LoRaMacMibSetRequestConfirm+0x754>
                }
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8013a26:	2303      	movs	r3, #3
 8013a28:	75fb      	strb	r3, [r7, #23]
            }
            break;
 8013a2a:	e049      	b.n	8013ac0 <LoRaMacMibSetRequestConfirm+0x73c>
        }
        case MIB_RXB_C_TIMEOUT:
        {
            Nvm.MacGroup2.MacParams.RxBCTimeout = mibSet->Param.RxBCTimeout;
 8013a2c:	687b      	ldr	r3, [r7, #4]
 8013a2e:	685b      	ldr	r3, [r3, #4]
 8013a30:	4a2b      	ldr	r2, [pc, #172]	@ (8013ae0 <LoRaMacMibSetRequestConfirm+0x75c>)
 8013a32:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
            break;
 8013a36:	e044      	b.n	8013ac2 <LoRaMacMibSetRequestConfirm+0x73e>
        }
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
        case MIB_IS_CERT_FPORT_ON:
        {
            Nvm.MacGroup2.IsCertPortOn = mibSet->Param.IsCertPortOn;
 8013a38:	687b      	ldr	r3, [r7, #4]
 8013a3a:	791a      	ldrb	r2, [r3, #4]
 8013a3c:	4b28      	ldr	r3, [pc, #160]	@ (8013ae0 <LoRaMacMibSetRequestConfirm+0x75c>)
 8013a3e:	f883 211f 	strb.w	r2, [r3, #287]	@ 0x11f
            break;
 8013a42:	e03e      	b.n	8013ac2 <LoRaMacMibSetRequestConfirm+0x73e>
            break;
        }
#endif /* LORAMAC_VERSION */
        case MIB_ADR_ACK_LIMIT:
        {
            Nvm.MacGroup2.MacParams.AdrAckLimit = mibSet->Param.AdrAckLimit;
 8013a44:	687b      	ldr	r3, [r7, #4]
 8013a46:	889a      	ldrh	r2, [r3, #4]
 8013a48:	4b25      	ldr	r3, [pc, #148]	@ (8013ae0 <LoRaMacMibSetRequestConfirm+0x75c>)
 8013a4a:	f8a3 2088 	strh.w	r2, [r3, #136]	@ 0x88
            break;
 8013a4e:	e038      	b.n	8013ac2 <LoRaMacMibSetRequestConfirm+0x73e>
        }
        case MIB_ADR_ACK_DELAY:
        {
            Nvm.MacGroup2.MacParams.AdrAckDelay = mibSet->Param.AdrAckDelay;
 8013a50:	687b      	ldr	r3, [r7, #4]
 8013a52:	889a      	ldrh	r2, [r3, #4]
 8013a54:	4b22      	ldr	r3, [pc, #136]	@ (8013ae0 <LoRaMacMibSetRequestConfirm+0x75c>)
 8013a56:	f8a3 208a 	strh.w	r2, [r3, #138]	@ 0x8a
            break;
 8013a5a:	e032      	b.n	8013ac2 <LoRaMacMibSetRequestConfirm+0x73e>
        }
        case MIB_ADR_ACK_DEFAULT_LIMIT:
        {
            Nvm.MacGroup2.MacParamsDefaults.AdrAckLimit = mibSet->Param.AdrAckLimit;
 8013a5c:	687b      	ldr	r3, [r7, #4]
 8013a5e:	889a      	ldrh	r2, [r3, #4]
 8013a60:	4b1f      	ldr	r3, [pc, #124]	@ (8013ae0 <LoRaMacMibSetRequestConfirm+0x75c>)
 8013a62:	f8a3 20d0 	strh.w	r2, [r3, #208]	@ 0xd0
            break;
 8013a66:	e02c      	b.n	8013ac2 <LoRaMacMibSetRequestConfirm+0x73e>
        }
        case MIB_ADR_ACK_DEFAULT_DELAY:
        {
            Nvm.MacGroup2.MacParamsDefaults.AdrAckDelay = mibSet->Param.AdrAckDelay;
 8013a68:	687b      	ldr	r3, [r7, #4]
 8013a6a:	889a      	ldrh	r2, [r3, #4]
 8013a6c:	4b1c      	ldr	r3, [pc, #112]	@ (8013ae0 <LoRaMacMibSetRequestConfirm+0x75c>)
 8013a6e:	f8a3 20d2 	strh.w	r2, [r3, #210]	@ 0xd2
            break;
 8013a72:	e026      	b.n	8013ac2 <LoRaMacMibSetRequestConfirm+0x73e>
            else
            {
                Nvm.RegionGroup2.RssiFreeThreshold = mibSet->Param.RssiFreeThreshold;
            }
#else
            status = LORAMAC_STATUS_ERROR;
 8013a74:	2318      	movs	r3, #24
 8013a76:	75fb      	strb	r3, [r7, #23]
#endif
            break;
 8013a78:	e023      	b.n	8013ac2 <LoRaMacMibSetRequestConfirm+0x73e>
            else
            {
                Nvm.RegionGroup2.CarrierSenseTime = mibSet->Param.CarrierSenseTime;
            }
#else
            status = LORAMAC_STATUS_ERROR;
 8013a7a:	2318      	movs	r3, #24
 8013a7c:	75fb      	strb	r3, [r7, #23]
#endif
            break;
 8013a7e:	e020      	b.n	8013ac2 <LoRaMacMibSetRequestConfirm+0x73e>
        }
        default:
        {
            status = LoRaMacMibClassBSetRequestConfirm( mibSet );
 8013a80:	6878      	ldr	r0, [r7, #4]
 8013a82:	f000 fd00 	bl	8014486 <LoRaMacMibClassBSetRequestConfirm>
 8013a86:	4603      	mov	r3, r0
 8013a88:	75fb      	strb	r3, [r7, #23]
            break;
 8013a8a:	e01a      	b.n	8013ac2 <LoRaMacMibSetRequestConfirm+0x73e>
            break;
 8013a8c:	bf00      	nop
 8013a8e:	e018      	b.n	8013ac2 <LoRaMacMibSetRequestConfirm+0x73e>
            break;
 8013a90:	bf00      	nop
 8013a92:	e016      	b.n	8013ac2 <LoRaMacMibSetRequestConfirm+0x73e>
            break;
 8013a94:	bf00      	nop
 8013a96:	e014      	b.n	8013ac2 <LoRaMacMibSetRequestConfirm+0x73e>
            break;
 8013a98:	bf00      	nop
 8013a9a:	e012      	b.n	8013ac2 <LoRaMacMibSetRequestConfirm+0x73e>
            break;
 8013a9c:	bf00      	nop
 8013a9e:	e010      	b.n	8013ac2 <LoRaMacMibSetRequestConfirm+0x73e>
            break;
 8013aa0:	bf00      	nop
 8013aa2:	e00e      	b.n	8013ac2 <LoRaMacMibSetRequestConfirm+0x73e>
            break;
 8013aa4:	bf00      	nop
 8013aa6:	e00c      	b.n	8013ac2 <LoRaMacMibSetRequestConfirm+0x73e>
            break;
 8013aa8:	bf00      	nop
 8013aaa:	e00a      	b.n	8013ac2 <LoRaMacMibSetRequestConfirm+0x73e>
            break;
 8013aac:	bf00      	nop
 8013aae:	e008      	b.n	8013ac2 <LoRaMacMibSetRequestConfirm+0x73e>
            break;
 8013ab0:	bf00      	nop
 8013ab2:	e006      	b.n	8013ac2 <LoRaMacMibSetRequestConfirm+0x73e>
            break;
 8013ab4:	bf00      	nop
 8013ab6:	e004      	b.n	8013ac2 <LoRaMacMibSetRequestConfirm+0x73e>
            break;
 8013ab8:	bf00      	nop
 8013aba:	e002      	b.n	8013ac2 <LoRaMacMibSetRequestConfirm+0x73e>
            break;
 8013abc:	bf00      	nop
 8013abe:	e000      	b.n	8013ac2 <LoRaMacMibSetRequestConfirm+0x73e>
            break;
 8013ac0:	bf00      	nop
        }
    }

#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    if( status == LORAMAC_STATUS_OK )
 8013ac2:	7dfb      	ldrb	r3, [r7, #23]
 8013ac4:	2b00      	cmp	r3, #0
 8013ac6:	d106      	bne.n	8013ad6 <LoRaMacMibSetRequestConfirm+0x752>
    {
        // Handle NVM potential changes
        MacCtx.MacFlags.Bits.NvmHandle = 1;
 8013ac8:	4a06      	ldr	r2, [pc, #24]	@ (8013ae4 <LoRaMacMibSetRequestConfirm+0x760>)
 8013aca:	f892 3491 	ldrb.w	r3, [r2, #1169]	@ 0x491
 8013ace:	f043 0320 	orr.w	r3, r3, #32
 8013ad2:	f882 3491 	strb.w	r3, [r2, #1169]	@ 0x491
    }
#endif /* LORAMAC_VERSION */
    return status;
 8013ad6:	7dfb      	ldrb	r3, [r7, #23]
}
 8013ad8:	4618      	mov	r0, r3
 8013ada:	3718      	adds	r7, #24
 8013adc:	46bd      	mov	sp, r7
 8013ade:	bd80      	pop	{r7, pc}
 8013ae0:	20001118 	.word	0x20001118
 8013ae4:	20000be4 	.word	0x20000be4

08013ae8 <OnAbpJoinPendingTimerEvent>:
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
/*!
 * \brief Function executed on AbpJoinPendingTimer timer event
 */
static void OnAbpJoinPendingTimerEvent( void *context )
{
 8013ae8:	b580      	push	{r7, lr}
 8013aea:	b082      	sub	sp, #8
 8013aec:	af00      	add	r7, sp, #0
 8013aee:	6078      	str	r0, [r7, #4]
    MacCtx.MacState &= ~LORAMAC_ABP_JOIN_PENDING;
 8013af0:	4b0a      	ldr	r3, [pc, #40]	@ (8013b1c <OnAbpJoinPendingTimerEvent+0x34>)
 8013af2:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 8013af6:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8013afa:	4a08      	ldr	r2, [pc, #32]	@ (8013b1c <OnAbpJoinPendingTimerEvent+0x34>)
 8013afc:	f8c2 3340 	str.w	r3, [r2, #832]	@ 0x340
    MacCtx.MacFlags.Bits.MacDone = 1;
 8013b00:	4a06      	ldr	r2, [pc, #24]	@ (8013b1c <OnAbpJoinPendingTimerEvent+0x34>)
 8013b02:	f892 3491 	ldrb.w	r3, [r2, #1169]	@ 0x491
 8013b06:	f043 0310 	orr.w	r3, r3, #16
 8013b0a:	f882 3491 	strb.w	r3, [r2, #1169]	@ 0x491
    OnMacProcessNotify( );
 8013b0e:	f7fe fe5d 	bl	80127cc <OnMacProcessNotify>
}
 8013b12:	bf00      	nop
 8013b14:	3708      	adds	r7, #8
 8013b16:	46bd      	mov	sp, r7
 8013b18:	bd80      	pop	{r7, pc}
 8013b1a:	bf00      	nop
 8013b1c:	20000be4 	.word	0x20000be4

08013b20 <AbpJoinPendingStart>:

/*!
 * \brief Start ABP join simulation
 */
static void AbpJoinPendingStart( void )
{
 8013b20:	b580      	push	{r7, lr}
 8013b22:	b082      	sub	sp, #8
 8013b24:	af02      	add	r7, sp, #8
    static bool initialized = false;

    if( initialized == false )
 8013b26:	4b14      	ldr	r3, [pc, #80]	@ (8013b78 <AbpJoinPendingStart+0x58>)
 8013b28:	781b      	ldrb	r3, [r3, #0]
 8013b2a:	f083 0301 	eor.w	r3, r3, #1
 8013b2e:	b2db      	uxtb	r3, r3
 8013b30:	2b00      	cmp	r3, #0
 8013b32:	d00b      	beq.n	8013b4c <AbpJoinPendingStart+0x2c>
    {
        initialized = true;
 8013b34:	4b10      	ldr	r3, [pc, #64]	@ (8013b78 <AbpJoinPendingStart+0x58>)
 8013b36:	2201      	movs	r2, #1
 8013b38:	701a      	strb	r2, [r3, #0]
        TimerInit( &MacCtx.AbpJoinPendingTimer, OnAbpJoinPendingTimerEvent );
 8013b3a:	2300      	movs	r3, #0
 8013b3c:	9300      	str	r3, [sp, #0]
 8013b3e:	4b0f      	ldr	r3, [pc, #60]	@ (8013b7c <AbpJoinPendingStart+0x5c>)
 8013b40:	2200      	movs	r2, #0
 8013b42:	f04f 31ff 	mov.w	r1, #4294967295
 8013b46:	480e      	ldr	r0, [pc, #56]	@ (8013b80 <AbpJoinPendingStart+0x60>)
 8013b48:	f00b fca6 	bl	801f498 <UTIL_TIMER_Create>
    }

    MacCtx.MacState |= LORAMAC_ABP_JOIN_PENDING;
 8013b4c:	4b0d      	ldr	r3, [pc, #52]	@ (8013b84 <AbpJoinPendingStart+0x64>)
 8013b4e:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 8013b52:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8013b56:	4a0b      	ldr	r2, [pc, #44]	@ (8013b84 <AbpJoinPendingStart+0x64>)
 8013b58:	f8c2 3340 	str.w	r3, [r2, #832]	@ 0x340

    TimerStop( &MacCtx.AbpJoinPendingTimer );
 8013b5c:	4808      	ldr	r0, [pc, #32]	@ (8013b80 <AbpJoinPendingStart+0x60>)
 8013b5e:	f00b fd3f 	bl	801f5e0 <UTIL_TIMER_Stop>
    TimerSetValue( &MacCtx.AbpJoinPendingTimer, ABP_JOIN_PENDING_DELAY_MS );
 8013b62:	210a      	movs	r1, #10
 8013b64:	4806      	ldr	r0, [pc, #24]	@ (8013b80 <AbpJoinPendingStart+0x60>)
 8013b66:	f00b fdab 	bl	801f6c0 <UTIL_TIMER_SetPeriod>
    TimerStart( &MacCtx.AbpJoinPendingTimer );
 8013b6a:	4805      	ldr	r0, [pc, #20]	@ (8013b80 <AbpJoinPendingStart+0x60>)
 8013b6c:	f00b fcca 	bl	801f504 <UTIL_TIMER_Start>
}
 8013b70:	bf00      	nop
 8013b72:	46bd      	mov	sp, r7
 8013b74:	bd80      	pop	{r7, pc}
 8013b76:	bf00      	nop
 8013b78:	20001d58 	.word	0x20001d58
 8013b7c:	08013ae9 	.word	0x08013ae9
 8013b80:	20001080 	.word	0x20001080
 8013b84:	20000be4 	.word	0x20000be4

08013b88 <LoRaMacMlmeRequest>:

    return LORAMAC_STATUS_OK;
}

LoRaMacStatus_t LoRaMacMlmeRequest( MlmeReq_t* mlmeRequest )
{
 8013b88:	b580      	push	{r7, lr}
 8013b8a:	b08a      	sub	sp, #40	@ 0x28
 8013b8c:	af00      	add	r7, sp, #0
 8013b8e:	6078      	str	r0, [r7, #4]
    LoRaMacStatus_t status = LORAMAC_STATUS_SERVICE_UNKNOWN;
 8013b90:	2302      	movs	r3, #2
 8013b92:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    MlmeConfirmQueue_t queueElement;
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    bool isAbpJoinPending = false;
 8013b96:	2300      	movs	r3, #0
 8013b98:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
#endif /* LORAMAC_VERSION */
    uint8_t macCmdPayload[2] = { 0x00, 0x00 };
 8013b9c:	2300      	movs	r3, #0
 8013b9e:	83bb      	strh	r3, [r7, #28]

    if( mlmeRequest == NULL )
 8013ba0:	687b      	ldr	r3, [r7, #4]
 8013ba2:	2b00      	cmp	r3, #0
 8013ba4:	d101      	bne.n	8013baa <LoRaMacMlmeRequest+0x22>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 8013ba6:	2303      	movs	r3, #3
 8013ba8:	e188      	b.n	8013ebc <LoRaMacMlmeRequest+0x334>
    }
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    // Initialize mlmeRequest->ReqReturn.DutyCycleWaitTime to 0 in order to
    // return a valid value in case the MAC is busy.
    mlmeRequest->ReqReturn.DutyCycleWaitTime = 0;
 8013baa:	687b      	ldr	r3, [r7, #4]
 8013bac:	2200      	movs	r2, #0
 8013bae:	611a      	str	r2, [r3, #16]
#endif /* LORAMAC_VERSION */

    if( LoRaMacIsBusy( ) == true )
 8013bb0:	f7fc fb14 	bl	80101dc <LoRaMacIsBusy>
 8013bb4:	4603      	mov	r3, r0
 8013bb6:	2b00      	cmp	r3, #0
 8013bb8:	d001      	beq.n	8013bbe <LoRaMacMlmeRequest+0x36>
    {
        return LORAMAC_STATUS_BUSY;
 8013bba:	2301      	movs	r3, #1
 8013bbc:	e17e      	b.n	8013ebc <LoRaMacMlmeRequest+0x334>
    }
    if( LoRaMacConfirmQueueIsFull( ) == true )
 8013bbe:	f001 f99d 	bl	8014efc <LoRaMacConfirmQueueIsFull>
 8013bc2:	4603      	mov	r3, r0
 8013bc4:	2b00      	cmp	r3, #0
 8013bc6:	d001      	beq.n	8013bcc <LoRaMacMlmeRequest+0x44>
    {
        return LORAMAC_STATUS_BUSY;
 8013bc8:	2301      	movs	r3, #1
 8013bca:	e177      	b.n	8013ebc <LoRaMacMlmeRequest+0x334>
    }

    if( LoRaMacConfirmQueueGetCnt( ) == 0 )
 8013bcc:	f001 f98a 	bl	8014ee4 <LoRaMacConfirmQueueGetCnt>
 8013bd0:	4603      	mov	r3, r0
 8013bd2:	2b00      	cmp	r3, #0
 8013bd4:	d104      	bne.n	8013be0 <LoRaMacMlmeRequest+0x58>
    {
        memset1( ( uint8_t* ) &MacCtx.MlmeConfirm, 0, sizeof( MacCtx.MlmeConfirm ) );
 8013bd6:	2214      	movs	r2, #20
 8013bd8:	2100      	movs	r1, #0
 8013bda:	48ba      	ldr	r0, [pc, #744]	@ (8013ec4 <LoRaMacMlmeRequest+0x33c>)
 8013bdc:	f007 fbe8 	bl	801b3b0 <memset1>
    }
    MacCtx.MlmeConfirm.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 8013be0:	4bb9      	ldr	r3, [pc, #740]	@ (8013ec8 <LoRaMacMlmeRequest+0x340>)
 8013be2:	2201      	movs	r2, #1
 8013be4:	f883 2455 	strb.w	r2, [r3, #1109]	@ 0x455

    MacCtx.MacFlags.Bits.MlmeReq = 1;
 8013be8:	4ab7      	ldr	r2, [pc, #732]	@ (8013ec8 <LoRaMacMlmeRequest+0x340>)
 8013bea:	f892 3491 	ldrb.w	r3, [r2, #1169]	@ 0x491
 8013bee:	f043 0304 	orr.w	r3, r3, #4
 8013bf2:	f882 3491 	strb.w	r3, [r2, #1169]	@ 0x491
    queueElement.Request = mlmeRequest->Type;
 8013bf6:	687b      	ldr	r3, [r7, #4]
 8013bf8:	781b      	ldrb	r3, [r3, #0]
 8013bfa:	f887 3020 	strb.w	r3, [r7, #32]
    queueElement.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 8013bfe:	2301      	movs	r3, #1
 8013c00:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
    queueElement.RestrictCommonReadyToHandle = false;
 8013c04:	2300      	movs	r3, #0
 8013c06:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    queueElement.ReadyToHandle = false;
 8013c0a:	2300      	movs	r3, #0
 8013c0c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
#endif /* LORAMAC_VERSION */

    switch( mlmeRequest->Type )
 8013c10:	687b      	ldr	r3, [r7, #4]
 8013c12:	781b      	ldrb	r3, [r3, #0]
 8013c14:	3b01      	subs	r3, #1
 8013c16:	2b0c      	cmp	r3, #12
 8013c18:	f200 811e 	bhi.w	8013e58 <LoRaMacMlmeRequest+0x2d0>
 8013c1c:	a201      	add	r2, pc, #4	@ (adr r2, 8013c24 <LoRaMacMlmeRequest+0x9c>)
 8013c1e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013c22:	bf00      	nop
 8013c24:	08013c59 	.word	0x08013c59
 8013c28:	08013e59 	.word	0x08013e59
 8013c2c:	08013e59 	.word	0x08013e59
 8013c30:	08013e59 	.word	0x08013e59
 8013c34:	08013d3d 	.word	0x08013d3d
 8013c38:	08013d61 	.word	0x08013d61
 8013c3c:	08013e59 	.word	0x08013e59
 8013c40:	08013e59 	.word	0x08013e59
 8013c44:	08013d7f 	.word	0x08013d7f
 8013c48:	08013e59 	.word	0x08013e59
 8013c4c:	08013e27 	.word	0x08013e27
 8013c50:	08013dbb 	.word	0x08013dbb
 8013c54:	08013e05 	.word	0x08013e05
    {
        case MLME_JOIN:
        {
            if( ( MacCtx.MacState & LORAMAC_TX_DELAYED ) == LORAMAC_TX_DELAYED )
 8013c58:	4b9b      	ldr	r3, [pc, #620]	@ (8013ec8 <LoRaMacMlmeRequest+0x340>)
 8013c5a:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 8013c5e:	f003 0320 	and.w	r3, r3, #32
 8013c62:	2b00      	cmp	r3, #0
 8013c64:	d001      	beq.n	8013c6a <LoRaMacMlmeRequest+0xe2>
            {
                return LORAMAC_STATUS_BUSY;
 8013c66:	2301      	movs	r3, #1
 8013c68:	e128      	b.n	8013ebc <LoRaMacMlmeRequest+0x334>
            {
                // Revert back the previous datarate ( mainly used for US915 like regions )
                Nvm.MacGroup1.ChannelsDatarate = RegionAlternateDr( Nvm.MacGroup2.Region, mlmeRequest->Req.Join.Datarate, ALTERNATE_DR_RESTORE );
            }
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
            if( mlmeRequest->Req.Join.NetworkActivation == ACTIVATION_TYPE_OTAA )
 8013c6a:	687b      	ldr	r3, [r7, #4]
 8013c6c:	791b      	ldrb	r3, [r3, #4]
 8013c6e:	2b02      	cmp	r3, #2
 8013c70:	d135      	bne.n	8013cde <LoRaMacMlmeRequest+0x156>
            {
                ResetMacParameters( false );
 8013c72:	2000      	movs	r0, #0
 8013c74:	f7fe f85a 	bl	8011d2c <ResetMacParameters>

                Nvm.MacGroup1.ChannelsDatarate = RegionAlternateDr( Nvm.MacGroup2.Region, mlmeRequest->Req.Join.Datarate, ALTERNATE_DR );
 8013c78:	4b94      	ldr	r3, [pc, #592]	@ (8013ecc <LoRaMacMlmeRequest+0x344>)
 8013c7a:	f893 0048 	ldrb.w	r0, [r3, #72]	@ 0x48
 8013c7e:	687b      	ldr	r3, [r7, #4]
 8013c80:	795b      	ldrb	r3, [r3, #5]
 8013c82:	b25b      	sxtb	r3, r3
 8013c84:	2200      	movs	r2, #0
 8013c86:	4619      	mov	r1, r3
 8013c88:	f002 fd5a 	bl	8016740 <RegionAlternateDr>
 8013c8c:	4603      	mov	r3, r0
 8013c8e:	461a      	mov	r2, r3
 8013c90:	4b8e      	ldr	r3, [pc, #568]	@ (8013ecc <LoRaMacMlmeRequest+0x344>)
 8013c92:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
                Nvm.MacGroup1.ChannelsTxPower = mlmeRequest->Req.Join.TxPower;
 8013c96:	687b      	ldr	r3, [r7, #4]
 8013c98:	f993 2006 	ldrsb.w	r2, [r3, #6]
 8013c9c:	4b8b      	ldr	r3, [pc, #556]	@ (8013ecc <LoRaMacMlmeRequest+0x344>)
 8013c9e:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

                queueElement.Status = LORAMAC_EVENT_INFO_STATUS_JOIN_FAIL;
 8013ca2:	2307      	movs	r3, #7
 8013ca4:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21

                status = SendReJoinReq( JOIN_REQ );
 8013ca8:	20ff      	movs	r0, #255	@ 0xff
 8013caa:	f7fd fdc3 	bl	8011834 <SendReJoinReq>
 8013cae:	4603      	mov	r3, r0
 8013cb0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

                if( status != LORAMAC_STATUS_OK )
 8013cb4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8013cb8:	2b00      	cmp	r3, #0
 8013cba:	f000 80cf 	beq.w	8013e5c <LoRaMacMlmeRequest+0x2d4>
                {
                    // Revert back the previous datarate ( mainly used for US915 like regions )
                    Nvm.MacGroup1.ChannelsDatarate = RegionAlternateDr( Nvm.MacGroup2.Region, mlmeRequest->Req.Join.Datarate, ALTERNATE_DR_RESTORE );
 8013cbe:	4b83      	ldr	r3, [pc, #524]	@ (8013ecc <LoRaMacMlmeRequest+0x344>)
 8013cc0:	f893 0048 	ldrb.w	r0, [r3, #72]	@ 0x48
 8013cc4:	687b      	ldr	r3, [r7, #4]
 8013cc6:	795b      	ldrb	r3, [r3, #5]
 8013cc8:	b25b      	sxtb	r3, r3
 8013cca:	2201      	movs	r2, #1
 8013ccc:	4619      	mov	r1, r3
 8013cce:	f002 fd37 	bl	8016740 <RegionAlternateDr>
 8013cd2:	4603      	mov	r3, r0
 8013cd4:	461a      	mov	r2, r3
 8013cd6:	4b7d      	ldr	r3, [pc, #500]	@ (8013ecc <LoRaMacMlmeRequest+0x344>)
 8013cd8:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
                isAbpJoinPending = true;
#endif
                status = LORAMAC_STATUS_OK;
            }
#endif /* LORAMAC_VERSION */
            break;
 8013cdc:	e0be      	b.n	8013e5c <LoRaMacMlmeRequest+0x2d4>
            else if( mlmeRequest->Req.Join.NetworkActivation == ACTIVATION_TYPE_ABP )
 8013cde:	687b      	ldr	r3, [r7, #4]
 8013ce0:	791b      	ldrb	r3, [r3, #4]
 8013ce2:	2b01      	cmp	r3, #1
 8013ce4:	f040 80ba 	bne.w	8013e5c <LoRaMacMlmeRequest+0x2d4>
                Nvm.MacGroup2.ChannelsDatarateChangedLinkAdrReq = false;
 8013ce8:	4b78      	ldr	r3, [pc, #480]	@ (8013ecc <LoRaMacMlmeRequest+0x344>)
 8013cea:	2200      	movs	r2, #0
 8013cec:	f883 211d 	strb.w	r2, [r3, #285]	@ 0x11d
                params.Type = INIT_TYPE_ACTIVATE_DEFAULT_CHANNELS;
 8013cf0:	2302      	movs	r3, #2
 8013cf2:	763b      	strb	r3, [r7, #24]
                RegionInitDefaults( Nvm.MacGroup2.Region, &params );
 8013cf4:	4b75      	ldr	r3, [pc, #468]	@ (8013ecc <LoRaMacMlmeRequest+0x344>)
 8013cf6:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8013cfa:	f107 020c 	add.w	r2, r7, #12
 8013cfe:	4611      	mov	r1, r2
 8013d00:	4618      	mov	r0, r3
 8013d02:	f002 fb41 	bl	8016388 <RegionInitDefaults>
                Nvm.MacGroup2.NetworkActivation = mlmeRequest->Req.Join.NetworkActivation;
 8013d06:	687b      	ldr	r3, [r7, #4]
 8013d08:	791a      	ldrb	r2, [r3, #4]
 8013d0a:	4b70      	ldr	r3, [pc, #448]	@ (8013ecc <LoRaMacMlmeRequest+0x344>)
 8013d0c:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
                queueElement.Status = LORAMAC_EVENT_INFO_STATUS_OK;
 8013d10:	2300      	movs	r3, #0
 8013d12:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
                queueElement.ReadyToHandle = true;
 8013d16:	2301      	movs	r3, #1
 8013d18:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
                OnMacProcessNotify( );
 8013d1c:	f7fe fd56 	bl	80127cc <OnMacProcessNotify>
                MacCtx.MacFlags.Bits.MacDone = 1;
 8013d20:	4a69      	ldr	r2, [pc, #420]	@ (8013ec8 <LoRaMacMlmeRequest+0x340>)
 8013d22:	f892 3491 	ldrb.w	r3, [r2, #1169]	@ 0x491
 8013d26:	f043 0310 	orr.w	r3, r3, #16
 8013d2a:	f882 3491 	strb.w	r3, [r2, #1169]	@ 0x491
                isAbpJoinPending = true;
 8013d2e:	2301      	movs	r3, #1
 8013d30:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
                status = LORAMAC_STATUS_OK;
 8013d34:	2300      	movs	r3, #0
 8013d36:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            break;
 8013d3a:	e08f      	b.n	8013e5c <LoRaMacMlmeRequest+0x2d4>
        }
#endif /* LORAMAC_VERSION */
        case MLME_LINK_CHECK:
        {
            // LoRaMac will send this command piggy-pack
            status = LORAMAC_STATUS_OK;
 8013d3c:	2300      	movs	r3, #0
 8013d3e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            if( LoRaMacCommandsAddCmd( MOTE_MAC_LINK_CHECK_REQ, macCmdPayload, 0 ) != LORAMAC_COMMANDS_SUCCESS )
 8013d42:	f107 031c 	add.w	r3, r7, #28
 8013d46:	2200      	movs	r2, #0
 8013d48:	4619      	mov	r1, r3
 8013d4a:	2002      	movs	r0, #2
 8013d4c:	f000 fd26 	bl	801479c <LoRaMacCommandsAddCmd>
 8013d50:	4603      	mov	r3, r0
 8013d52:	2b00      	cmp	r3, #0
 8013d54:	f000 8084 	beq.w	8013e60 <LoRaMacMlmeRequest+0x2d8>
            {
                status = LORAMAC_STATUS_MAC_COMMAD_ERROR;
 8013d58:	2313      	movs	r3, #19
 8013d5a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            }
            break;
 8013d5e:	e07f      	b.n	8013e60 <LoRaMacMlmeRequest+0x2d8>
            break;
        }
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
        case MLME_TXCW:
        {
            status = SetTxContinuousWave( mlmeRequest->Req.TxCw.Timeout, mlmeRequest->Req.TxCw.Frequency, mlmeRequest->Req.TxCw.Power );
 8013d60:	687b      	ldr	r3, [r7, #4]
 8013d62:	8898      	ldrh	r0, [r3, #4]
 8013d64:	687b      	ldr	r3, [r7, #4]
 8013d66:	6899      	ldr	r1, [r3, #8]
 8013d68:	687b      	ldr	r3, [r7, #4]
 8013d6a:	f993 300c 	ldrsb.w	r3, [r3, #12]
 8013d6e:	b2db      	uxtb	r3, r3
 8013d70:	461a      	mov	r2, r3
 8013d72:	f7fe fb5b 	bl	801242c <SetTxContinuousWave>
 8013d76:	4603      	mov	r3, r0
 8013d78:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            break;
 8013d7c:	e077      	b.n	8013e6e <LoRaMacMlmeRequest+0x2e6>
        }
#endif /* LORAMAC_VERSION */
        case MLME_DEVICE_TIME:
        {
            // LoRaMac will send this command piggy-pack
            status = LORAMAC_STATUS_OK;
 8013d7e:	2300      	movs	r3, #0
 8013d80:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            MacCommand_t* newCmd;
            /* ST_CODE Begin: Add MAC command condition to prevent some duplicated request */
            if (LoRaMacCommandsGetCmd( MOTE_MAC_DEVICE_TIME_REQ, &newCmd ) == LORAMAC_COMMANDS_SUCCESS)
 8013d84:	f107 0308 	add.w	r3, r7, #8
 8013d88:	4619      	mov	r1, r3
 8013d8a:	200d      	movs	r0, #13
 8013d8c:	f000 fd86 	bl	801489c <LoRaMacCommandsGetCmd>
 8013d90:	4603      	mov	r3, r0
 8013d92:	2b00      	cmp	r3, #0
 8013d94:	d103      	bne.n	8013d9e <LoRaMacMlmeRequest+0x216>
            {
                status = LORAMAC_STATUS_OK;
 8013d96:	2300      	movs	r3, #0
 8013d98:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            /* ST_CODE End */
            else if( LoRaMacCommandsAddCmd( MOTE_MAC_DEVICE_TIME_REQ, macCmdPayload, 0 ) != LORAMAC_COMMANDS_SUCCESS )
            {
                status = LORAMAC_STATUS_MAC_COMMAD_ERROR;
            }
            break;
 8013d9c:	e062      	b.n	8013e64 <LoRaMacMlmeRequest+0x2dc>
            else if( LoRaMacCommandsAddCmd( MOTE_MAC_DEVICE_TIME_REQ, macCmdPayload, 0 ) != LORAMAC_COMMANDS_SUCCESS )
 8013d9e:	f107 031c 	add.w	r3, r7, #28
 8013da2:	2200      	movs	r2, #0
 8013da4:	4619      	mov	r1, r3
 8013da6:	200d      	movs	r0, #13
 8013da8:	f000 fcf8 	bl	801479c <LoRaMacCommandsAddCmd>
 8013dac:	4603      	mov	r3, r0
 8013dae:	2b00      	cmp	r3, #0
 8013db0:	d058      	beq.n	8013e64 <LoRaMacMlmeRequest+0x2dc>
                status = LORAMAC_STATUS_MAC_COMMAD_ERROR;
 8013db2:	2313      	movs	r3, #19
 8013db4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            break;
 8013db8:	e054      	b.n	8013e64 <LoRaMacMlmeRequest+0x2dc>
        }
        case MLME_PING_SLOT_INFO:
        {
            if( Nvm.MacGroup2.DeviceClass == CLASS_A )
 8013dba:	4b44      	ldr	r3, [pc, #272]	@ (8013ecc <LoRaMacMlmeRequest+0x344>)
 8013dbc:	f893 3118 	ldrb.w	r3, [r3, #280]	@ 0x118
 8013dc0:	2b00      	cmp	r3, #0
 8013dc2:	d151      	bne.n	8013e68 <LoRaMacMlmeRequest+0x2e0>
            {
                uint8_t value = mlmeRequest->Req.PingSlotInfo.PingSlot.Value;
 8013dc4:	687b      	ldr	r3, [r7, #4]
 8013dc6:	791b      	ldrb	r3, [r3, #4]
 8013dc8:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25

                // LoRaMac will send this command piggy-pack
                LoRaMacClassBSetPingSlotInfo( mlmeRequest->Req.PingSlotInfo.PingSlot.Fields.Periodicity );
 8013dcc:	687b      	ldr	r3, [r7, #4]
 8013dce:	791b      	ldrb	r3, [r3, #4]
 8013dd0:	f3c3 0302 	ubfx	r3, r3, #0, #3
 8013dd4:	b2db      	uxtb	r3, r3
 8013dd6:	4618      	mov	r0, r3
 8013dd8:	f000 fb2a 	bl	8014430 <LoRaMacClassBSetPingSlotInfo>
                macCmdPayload[0] = value;
 8013ddc:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8013de0:	773b      	strb	r3, [r7, #28]
                status = LORAMAC_STATUS_OK;
 8013de2:	2300      	movs	r3, #0
 8013de4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
                if( LoRaMacCommandsAddCmd( MOTE_MAC_PING_SLOT_INFO_REQ, macCmdPayload, 1 ) != LORAMAC_COMMANDS_SUCCESS )
 8013de8:	f107 031c 	add.w	r3, r7, #28
 8013dec:	2201      	movs	r2, #1
 8013dee:	4619      	mov	r1, r3
 8013df0:	2010      	movs	r0, #16
 8013df2:	f000 fcd3 	bl	801479c <LoRaMacCommandsAddCmd>
 8013df6:	4603      	mov	r3, r0
 8013df8:	2b00      	cmp	r3, #0
 8013dfa:	d035      	beq.n	8013e68 <LoRaMacMlmeRequest+0x2e0>
                {
                    status = LORAMAC_STATUS_MAC_COMMAD_ERROR;
 8013dfc:	2313      	movs	r3, #19
 8013dfe:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
                }
            }
            break;
 8013e02:	e031      	b.n	8013e68 <LoRaMacMlmeRequest+0x2e0>
        }
        case MLME_BEACON_TIMING:
        {
            // LoRaMac will send this command piggy-pack
            status = LORAMAC_STATUS_OK;
 8013e04:	2300      	movs	r3, #0
 8013e06:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            if( LoRaMacCommandsAddCmd( MOTE_MAC_BEACON_TIMING_REQ, macCmdPayload, 0 ) != LORAMAC_COMMANDS_SUCCESS )
 8013e0a:	f107 031c 	add.w	r3, r7, #28
 8013e0e:	2200      	movs	r2, #0
 8013e10:	4619      	mov	r1, r3
 8013e12:	2012      	movs	r0, #18
 8013e14:	f000 fcc2 	bl	801479c <LoRaMacCommandsAddCmd>
 8013e18:	4603      	mov	r3, r0
 8013e1a:	2b00      	cmp	r3, #0
 8013e1c:	d026      	beq.n	8013e6c <LoRaMacMlmeRequest+0x2e4>
            {
                status = LORAMAC_STATUS_MAC_COMMAD_ERROR;
 8013e1e:	2313      	movs	r3, #19
 8013e20:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            }
            break;
 8013e24:	e022      	b.n	8013e6c <LoRaMacMlmeRequest+0x2e4>
        }
        case MLME_BEACON_ACQUISITION:
        {
            // Apply the request
            queueElement.RestrictCommonReadyToHandle = true;
 8013e26:	2301      	movs	r3, #1
 8013e28:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

            if( LoRaMacClassBIsAcquisitionInProgress( ) == false )
 8013e2c:	f000 fab6 	bl	801439c <LoRaMacClassBIsAcquisitionInProgress>
 8013e30:	4603      	mov	r3, r0
 8013e32:	f083 0301 	eor.w	r3, r3, #1
 8013e36:	b2db      	uxtb	r3, r3
 8013e38:	2b00      	cmp	r3, #0
 8013e3a:	d009      	beq.n	8013e50 <LoRaMacMlmeRequest+0x2c8>
            {
                // Start class B algorithm
                LoRaMacClassBSetBeaconState( BEACON_STATE_ACQUISITION );
 8013e3c:	2000      	movs	r0, #0
 8013e3e:	f000 fa8f 	bl	8014360 <LoRaMacClassBSetBeaconState>
                LoRaMacClassBBeaconTimerEvent( NULL );
 8013e42:	2000      	movs	r0, #0
 8013e44:	f000 fab1 	bl	80143aa <LoRaMacClassBBeaconTimerEvent>

                status = LORAMAC_STATUS_OK;
 8013e48:	2300      	movs	r3, #0
 8013e4a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            }
            else
            {
                status = LORAMAC_STATUS_BUSY;
            }
            break;
 8013e4e:	e00e      	b.n	8013e6e <LoRaMacMlmeRequest+0x2e6>
                status = LORAMAC_STATUS_BUSY;
 8013e50:	2301      	movs	r3, #1
 8013e52:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            break;
 8013e56:	e00a      	b.n	8013e6e <LoRaMacMlmeRequest+0x2e6>
        }
        default:
            break;
 8013e58:	bf00      	nop
 8013e5a:	e008      	b.n	8013e6e <LoRaMacMlmeRequest+0x2e6>
            break;
 8013e5c:	bf00      	nop
 8013e5e:	e006      	b.n	8013e6e <LoRaMacMlmeRequest+0x2e6>
            break;
 8013e60:	bf00      	nop
 8013e62:	e004      	b.n	8013e6e <LoRaMacMlmeRequest+0x2e6>
            break;
 8013e64:	bf00      	nop
 8013e66:	e002      	b.n	8013e6e <LoRaMacMlmeRequest+0x2e6>
            break;
 8013e68:	bf00      	nop
 8013e6a:	e000      	b.n	8013e6e <LoRaMacMlmeRequest+0x2e6>
            break;
 8013e6c:	bf00      	nop
    }

    // Fill return structure
    mlmeRequest->ReqReturn.DutyCycleWaitTime = MacCtx.DutyCycleWaitTime;
 8013e6e:	4b16      	ldr	r3, [pc, #88]	@ (8013ec8 <LoRaMacMlmeRequest+0x340>)
 8013e70:	f8d3 2494 	ldr.w	r2, [r3, #1172]	@ 0x494
 8013e74:	687b      	ldr	r3, [r7, #4]
 8013e76:	611a      	str	r2, [r3, #16]

    if( status != LORAMAC_STATUS_OK )
 8013e78:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8013e7c:	2b00      	cmp	r3, #0
 8013e7e:	d010      	beq.n	8013ea2 <LoRaMacMlmeRequest+0x31a>
    {
        if( LoRaMacConfirmQueueGetCnt( ) == 0 )
 8013e80:	f001 f830 	bl	8014ee4 <LoRaMacConfirmQueueGetCnt>
 8013e84:	4603      	mov	r3, r0
 8013e86:	2b00      	cmp	r3, #0
 8013e88:	d116      	bne.n	8013eb8 <LoRaMacMlmeRequest+0x330>
        {
            MacCtx.NodeAckRequested = false;
 8013e8a:	4b0f      	ldr	r3, [pc, #60]	@ (8013ec8 <LoRaMacMlmeRequest+0x340>)
 8013e8c:	2200      	movs	r2, #0
 8013e8e:	f883 241a 	strb.w	r2, [r3, #1050]	@ 0x41a
            MacCtx.MacFlags.Bits.MlmeReq = 0;
 8013e92:	4a0d      	ldr	r2, [pc, #52]	@ (8013ec8 <LoRaMacMlmeRequest+0x340>)
 8013e94:	f892 3491 	ldrb.w	r3, [r2, #1169]	@ 0x491
 8013e98:	f023 0304 	bic.w	r3, r3, #4
 8013e9c:	f882 3491 	strb.w	r3, [r2, #1169]	@ 0x491
 8013ea0:	e00a      	b.n	8013eb8 <LoRaMacMlmeRequest+0x330>
        }
    }
    else
    {
        LoRaMacConfirmQueueAdd( &queueElement );
 8013ea2:	f107 0320 	add.w	r3, r7, #32
 8013ea6:	4618      	mov	r0, r3
 8013ea8:	f000 fec8 	bl	8014c3c <LoRaMacConfirmQueueAdd>
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
        if( isAbpJoinPending == true )
 8013eac:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8013eb0:	2b00      	cmp	r3, #0
 8013eb2:	d001      	beq.n	8013eb8 <LoRaMacMlmeRequest+0x330>
        {
            AbpJoinPendingStart( );
 8013eb4:	f7ff fe34 	bl	8013b20 <AbpJoinPendingStart>
        }
#endif /* LORAMAC_VERSION */
    }
    return status;
 8013eb8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8013ebc:	4618      	mov	r0, r3
 8013ebe:	3728      	adds	r7, #40	@ 0x28
 8013ec0:	46bd      	mov	sp, r7
 8013ec2:	bd80      	pop	{r7, pc}
 8013ec4:	20001038 	.word	0x20001038
 8013ec8:	20000be4 	.word	0x20000be4
 8013ecc:	20001118 	.word	0x20001118

08013ed0 <LoRaMacMcpsRequest>:

LoRaMacStatus_t LoRaMacMcpsRequest( McpsReq_t* mcpsRequest, bool allowDelayedTx )
{
 8013ed0:	b5b0      	push	{r4, r5, r7, lr}
 8013ed2:	b092      	sub	sp, #72	@ 0x48
 8013ed4:	af02      	add	r7, sp, #8
 8013ed6:	6078      	str	r0, [r7, #4]
 8013ed8:	460b      	mov	r3, r1
 8013eda:	70fb      	strb	r3, [r7, #3]
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;
    LoRaMacStatus_t status = LORAMAC_STATUS_SERVICE_UNKNOWN;
 8013edc:	2302      	movs	r3, #2
 8013ede:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
    LoRaMacHeader_t macHdr;
    VerifyParams_t verify;
    uint8_t fPort = 0;
 8013ee2:	2300      	movs	r3, #0
 8013ee4:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
    void* fBuffer = NULL;
 8013ee8:	2300      	movs	r3, #0
 8013eea:	63bb      	str	r3, [r7, #56]	@ 0x38
    uint16_t fBufferSize;
    int8_t datarate = DR_0;
 8013eec:	2300      	movs	r3, #0
 8013eee:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
    bool readyToSend = false;
 8013ef2:	2300      	movs	r3, #0
 8013ef4:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34

    if( mcpsRequest == NULL )
 8013ef8:	687b      	ldr	r3, [r7, #4]
 8013efa:	2b00      	cmp	r3, #0
 8013efc:	d101      	bne.n	8013f02 <LoRaMacMcpsRequest+0x32>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 8013efe:	2303      	movs	r3, #3
 8013f00:	e113      	b.n	801412a <LoRaMacMcpsRequest+0x25a>
        }
    }
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    // Initialize mcpsRequest->ReqReturn.DutyCycleWaitTime to 0 in order to
    // return a valid value in case the MAC is busy.
    mcpsRequest->ReqReturn.DutyCycleWaitTime = 0;
 8013f02:	687b      	ldr	r3, [r7, #4]
 8013f04:	2200      	movs	r2, #0
 8013f06:	611a      	str	r2, [r3, #16]

    if( LoRaMacIsBusy( ) == true )
 8013f08:	f7fc f968 	bl	80101dc <LoRaMacIsBusy>
 8013f0c:	4603      	mov	r3, r0
 8013f0e:	2b00      	cmp	r3, #0
 8013f10:	d001      	beq.n	8013f16 <LoRaMacMcpsRequest+0x46>
    {
        return LORAMAC_STATUS_BUSY;
 8013f12:	2301      	movs	r3, #1
 8013f14:	e109      	b.n	801412a <LoRaMacMcpsRequest+0x25a>
    }

    McpsReq_t request = *mcpsRequest;
 8013f16:	687b      	ldr	r3, [r7, #4]
 8013f18:	f107 040c 	add.w	r4, r7, #12
 8013f1c:	461d      	mov	r5, r3
 8013f1e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8013f20:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8013f22:	682b      	ldr	r3, [r5, #0]
 8013f24:	6023      	str	r3, [r4, #0]

    macHdr.Value = 0;
 8013f26:	2300      	movs	r3, #0
 8013f28:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
    memset1( ( uint8_t* ) &MacCtx.McpsConfirm, 0, sizeof( MacCtx.McpsConfirm ) );
 8013f2c:	2214      	movs	r2, #20
 8013f2e:	2100      	movs	r1, #0
 8013f30:	4880      	ldr	r0, [pc, #512]	@ (8014134 <LoRaMacMcpsRequest+0x264>)
 8013f32:	f007 fa3d 	bl	801b3b0 <memset1>
    MacCtx.McpsConfirm.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 8013f36:	4b80      	ldr	r3, [pc, #512]	@ (8014138 <LoRaMacMcpsRequest+0x268>)
 8013f38:	2201      	movs	r2, #1
 8013f3a:	f883 2441 	strb.w	r2, [r3, #1089]	@ 0x441

    // Apply confirmed downlinks, if the device has not received a valid
    // downlink after a join accept.
    if( ( Nvm.MacGroup2.NetworkActivation == ACTIVATION_TYPE_OTAA ) &&
 8013f3e:	4b7f      	ldr	r3, [pc, #508]	@ (801413c <LoRaMacMcpsRequest+0x26c>)
 8013f40:	f893 3130 	ldrb.w	r3, [r3, #304]	@ 0x130
 8013f44:	2b02      	cmp	r3, #2
 8013f46:	d111      	bne.n	8013f6c <LoRaMacMcpsRequest+0x9c>
        ( Nvm.MacGroup2.DeviceClass == CLASS_C ) &&
 8013f48:	4b7c      	ldr	r3, [pc, #496]	@ (801413c <LoRaMacMcpsRequest+0x26c>)
 8013f4a:	f893 3118 	ldrb.w	r3, [r3, #280]	@ 0x118
    if( ( Nvm.MacGroup2.NetworkActivation == ACTIVATION_TYPE_OTAA ) &&
 8013f4e:	2b02      	cmp	r3, #2
 8013f50:	d10c      	bne.n	8013f6c <LoRaMacMcpsRequest+0x9c>
        ( Nvm.MacGroup2.DownlinkReceived == false ) &&
 8013f52:	4b7a      	ldr	r3, [pc, #488]	@ (801413c <LoRaMacMcpsRequest+0x26c>)
 8013f54:	f893 311e 	ldrb.w	r3, [r3, #286]	@ 0x11e
 8013f58:	f083 0301 	eor.w	r3, r3, #1
 8013f5c:	b2db      	uxtb	r3, r3
        ( Nvm.MacGroup2.DeviceClass == CLASS_C ) &&
 8013f5e:	2b00      	cmp	r3, #0
 8013f60:	d004      	beq.n	8013f6c <LoRaMacMcpsRequest+0x9c>
        ( request.Type == MCPS_UNCONFIRMED ) )
 8013f62:	7b3b      	ldrb	r3, [r7, #12]
        ( Nvm.MacGroup2.DownlinkReceived == false ) &&
 8013f64:	2b00      	cmp	r3, #0
 8013f66:	d101      	bne.n	8013f6c <LoRaMacMcpsRequest+0x9c>
    {
        request.Type = MCPS_CONFIRMED;
 8013f68:	2301      	movs	r3, #1
 8013f6a:	733b      	strb	r3, [r7, #12]
    }

    switch( request.Type )
 8013f6c:	7b3b      	ldrb	r3, [r7, #12]
 8013f6e:	2b03      	cmp	r3, #3
 8013f70:	d030      	beq.n	8013fd4 <LoRaMacMcpsRequest+0x104>
 8013f72:	2b03      	cmp	r3, #3
 8013f74:	dc3f      	bgt.n	8013ff6 <LoRaMacMcpsRequest+0x126>
 8013f76:	2b00      	cmp	r3, #0
 8013f78:	d002      	beq.n	8013f80 <LoRaMacMcpsRequest+0xb0>
 8013f7a:	2b01      	cmp	r3, #1
 8013f7c:	d015      	beq.n	8013faa <LoRaMacMcpsRequest+0xda>
            fBufferSize = request.Req.Proprietary.fBufferSize;
            datarate = request.Req.Proprietary.Datarate;
            break;
        }
        default:
            break;
 8013f7e:	e03a      	b.n	8013ff6 <LoRaMacMcpsRequest+0x126>
            readyToSend = true;
 8013f80:	2301      	movs	r3, #1
 8013f82:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
            macHdr.Bits.MType = FRAME_TYPE_DATA_UNCONFIRMED_UP;
 8013f86:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8013f8a:	2202      	movs	r2, #2
 8013f8c:	f362 1347 	bfi	r3, r2, #5, #3
 8013f90:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
            fPort = request.Req.Unconfirmed.fPort;
 8013f94:	7c3b      	ldrb	r3, [r7, #16]
 8013f96:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
            fBuffer = request.Req.Unconfirmed.fBuffer;
 8013f9a:	697b      	ldr	r3, [r7, #20]
 8013f9c:	63bb      	str	r3, [r7, #56]	@ 0x38
            fBufferSize = request.Req.Unconfirmed.fBufferSize;
 8013f9e:	8b3b      	ldrh	r3, [r7, #24]
 8013fa0:	86fb      	strh	r3, [r7, #54]	@ 0x36
            datarate = request.Req.Unconfirmed.Datarate;
 8013fa2:	7ebb      	ldrb	r3, [r7, #26]
 8013fa4:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
            break;
 8013fa8:	e026      	b.n	8013ff8 <LoRaMacMcpsRequest+0x128>
            readyToSend = true;
 8013faa:	2301      	movs	r3, #1
 8013fac:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
            macHdr.Bits.MType = FRAME_TYPE_DATA_CONFIRMED_UP;
 8013fb0:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8013fb4:	2204      	movs	r2, #4
 8013fb6:	f362 1347 	bfi	r3, r2, #5, #3
 8013fba:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
            fPort = request.Req.Confirmed.fPort;
 8013fbe:	7c3b      	ldrb	r3, [r7, #16]
 8013fc0:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
            fBuffer = request.Req.Confirmed.fBuffer;
 8013fc4:	697b      	ldr	r3, [r7, #20]
 8013fc6:	63bb      	str	r3, [r7, #56]	@ 0x38
            fBufferSize = request.Req.Confirmed.fBufferSize;
 8013fc8:	8b3b      	ldrh	r3, [r7, #24]
 8013fca:	86fb      	strh	r3, [r7, #54]	@ 0x36
            datarate = request.Req.Confirmed.Datarate;
 8013fcc:	7ebb      	ldrb	r3, [r7, #26]
 8013fce:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
            break;
 8013fd2:	e011      	b.n	8013ff8 <LoRaMacMcpsRequest+0x128>
            readyToSend = true;
 8013fd4:	2301      	movs	r3, #1
 8013fd6:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
            macHdr.Bits.MType = FRAME_TYPE_PROPRIETARY;
 8013fda:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8013fde:	f043 03e0 	orr.w	r3, r3, #224	@ 0xe0
 8013fe2:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
            fBuffer = request.Req.Proprietary.fBuffer;
 8013fe6:	693b      	ldr	r3, [r7, #16]
 8013fe8:	63bb      	str	r3, [r7, #56]	@ 0x38
            fBufferSize = request.Req.Proprietary.fBufferSize;
 8013fea:	8abb      	ldrh	r3, [r7, #20]
 8013fec:	86fb      	strh	r3, [r7, #54]	@ 0x36
            datarate = request.Req.Proprietary.Datarate;
 8013fee:	7dbb      	ldrb	r3, [r7, #22]
 8013ff0:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
            break;
 8013ff4:	e000      	b.n	8013ff8 <LoRaMacMcpsRequest+0x128>
            break;
 8013ff6:	bf00      	nop
    }

    // Make sure that the input datarate is compliant
    // to the regional specification.
    getPhy.Attribute = PHY_MIN_TX_DR;
 8013ff8:	2302      	movs	r3, #2
 8013ffa:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
    getPhy.UplinkDwellTime = Nvm.MacGroup2.MacParams.UplinkDwellTime;
 8013ffe:	4b4f      	ldr	r3, [pc, #316]	@ (801413c <LoRaMacMcpsRequest+0x26c>)
 8014000:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 8014004:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 8014008:	4b4c      	ldr	r3, [pc, #304]	@ (801413c <LoRaMacMcpsRequest+0x26c>)
 801400a:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 801400e:	f107 022c 	add.w	r2, r7, #44	@ 0x2c
 8014012:	4611      	mov	r1, r2
 8014014:	4618      	mov	r0, r3
 8014016:	f002 f96c 	bl	80162f2 <RegionGetPhyParam>
 801401a:	4603      	mov	r3, r0
 801401c:	62bb      	str	r3, [r7, #40]	@ 0x28
    // Apply the minimum possible datarate.
    // Some regions have limitations for the minimum datarate.
    datarate = MAX( datarate, ( int8_t )phyParam.Value );
 801401e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014020:	b25b      	sxtb	r3, r3
 8014022:	f997 2035 	ldrsb.w	r2, [r7, #53]	@ 0x35
 8014026:	4293      	cmp	r3, r2
 8014028:	bfb8      	it	lt
 801402a:	4613      	movlt	r3, r2
 801402c:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35

    // Apply minimum datarate in this special case.
    if( CheckForMinimumAbpDatarate( Nvm.MacGroup2.AdrCtrlOn, Nvm.MacGroup2.NetworkActivation,
 8014030:	4b42      	ldr	r3, [pc, #264]	@ (801413c <LoRaMacMcpsRequest+0x26c>)
 8014032:	f893 311a 	ldrb.w	r3, [r3, #282]	@ 0x11a
 8014036:	4a41      	ldr	r2, [pc, #260]	@ (801413c <LoRaMacMcpsRequest+0x26c>)
 8014038:	f892 1130 	ldrb.w	r1, [r2, #304]	@ 0x130
 801403c:	4a3f      	ldr	r2, [pc, #252]	@ (801413c <LoRaMacMcpsRequest+0x26c>)
 801403e:	f892 211d 	ldrb.w	r2, [r2, #285]	@ 0x11d
 8014042:	4618      	mov	r0, r3
 8014044:	f7fc fa66 	bl	8010514 <CheckForMinimumAbpDatarate>
 8014048:	4603      	mov	r3, r0
 801404a:	2b00      	cmp	r3, #0
 801404c:	d002      	beq.n	8014054 <LoRaMacMcpsRequest+0x184>
                                    Nvm.MacGroup2.ChannelsDatarateChangedLinkAdrReq ) == true )
    {
        datarate = ( int8_t )phyParam.Value;
 801404e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014050:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
    }

    if( readyToSend == true )
 8014054:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 8014058:	2b00      	cmp	r3, #0
 801405a:	d05f      	beq.n	801411c <LoRaMacMcpsRequest+0x24c>
    {
        if( ( Nvm.MacGroup2.AdrCtrlOn == false ) ||
 801405c:	4b37      	ldr	r3, [pc, #220]	@ (801413c <LoRaMacMcpsRequest+0x26c>)
 801405e:	f893 311a 	ldrb.w	r3, [r3, #282]	@ 0x11a
 8014062:	f083 0301 	eor.w	r3, r3, #1
 8014066:	b2db      	uxtb	r3, r3
 8014068:	2b00      	cmp	r3, #0
 801406a:	d10e      	bne.n	801408a <LoRaMacMcpsRequest+0x1ba>
            ( CheckForMinimumAbpDatarate( Nvm.MacGroup2.AdrCtrlOn, Nvm.MacGroup2.NetworkActivation,
 801406c:	4b33      	ldr	r3, [pc, #204]	@ (801413c <LoRaMacMcpsRequest+0x26c>)
 801406e:	f893 311a 	ldrb.w	r3, [r3, #282]	@ 0x11a
 8014072:	4a32      	ldr	r2, [pc, #200]	@ (801413c <LoRaMacMcpsRequest+0x26c>)
 8014074:	f892 1130 	ldrb.w	r1, [r2, #304]	@ 0x130
 8014078:	4a30      	ldr	r2, [pc, #192]	@ (801413c <LoRaMacMcpsRequest+0x26c>)
 801407a:	f892 211d 	ldrb.w	r2, [r2, #285]	@ 0x11d
 801407e:	4618      	mov	r0, r3
 8014080:	f7fc fa48 	bl	8010514 <CheckForMinimumAbpDatarate>
 8014084:	4603      	mov	r3, r0
        if( ( Nvm.MacGroup2.AdrCtrlOn == false ) ||
 8014086:	2b00      	cmp	r3, #0
 8014088:	d01c      	beq.n	80140c4 <LoRaMacMcpsRequest+0x1f4>
                                          Nvm.MacGroup2.ChannelsDatarateChangedLinkAdrReq ) == true ) )
        {
            verify.DatarateParams.Datarate = datarate;
 801408a:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 801408e:	f887 3020 	strb.w	r3, [r7, #32]
            verify.DatarateParams.UplinkDwellTime = Nvm.MacGroup2.MacParams.UplinkDwellTime;
 8014092:	4b2a      	ldr	r3, [pc, #168]	@ (801413c <LoRaMacMcpsRequest+0x26c>)
 8014094:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 8014098:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22

            if( RegionVerify( Nvm.MacGroup2.Region, &verify, PHY_TX_DR ) == true )
 801409c:	4b27      	ldr	r3, [pc, #156]	@ (801413c <LoRaMacMcpsRequest+0x26c>)
 801409e:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 80140a2:	f107 0120 	add.w	r1, r7, #32
 80140a6:	2205      	movs	r2, #5
 80140a8:	4618      	mov	r0, r3
 80140aa:	f002 f98e 	bl	80163ca <RegionVerify>
 80140ae:	4603      	mov	r3, r0
 80140b0:	2b00      	cmp	r3, #0
 80140b2:	d005      	beq.n	80140c0 <LoRaMacMcpsRequest+0x1f0>
            {
                Nvm.MacGroup1.ChannelsDatarate = verify.DatarateParams.Datarate;
 80140b4:	f997 2020 	ldrsb.w	r2, [r7, #32]
 80140b8:	4b20      	ldr	r3, [pc, #128]	@ (801413c <LoRaMacMcpsRequest+0x26c>)
 80140ba:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
 80140be:	e001      	b.n	80140c4 <LoRaMacMcpsRequest+0x1f4>
            }
            else
            {
                return LORAMAC_STATUS_PARAMETER_INVALID;
 80140c0:	2303      	movs	r3, #3
 80140c2:	e032      	b.n	801412a <LoRaMacMcpsRequest+0x25a>
            }
        }

        // Verification of response timeout for class b and class c
        LoRaMacHandleResponseTimeout( Nvm.MacGroup2.MacParams.RxBCTimeout,
 80140c4:	4b1d      	ldr	r3, [pc, #116]	@ (801413c <LoRaMacMcpsRequest+0x26c>)
 80140c6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80140ca:	4a1b      	ldr	r2, [pc, #108]	@ (8014138 <LoRaMacMcpsRequest+0x268>)
 80140cc:	f8d2 2498 	ldr.w	r2, [r2, #1176]	@ 0x498
 80140d0:	4611      	mov	r1, r2
 80140d2:	4618      	mov	r0, r3
 80140d4:	f7fc fb0a 	bl	80106ec <LoRaMacHandleResponseTimeout>
                                      MacCtx.ResponseTimeoutStartTime );

        status = Send( &macHdr, fPort, fBuffer, fBufferSize, allowDelayedTx );
 80140d8:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 80140da:	f897 103e 	ldrb.w	r1, [r7, #62]	@ 0x3e
 80140de:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 80140e2:	78fb      	ldrb	r3, [r7, #3]
 80140e4:	9300      	str	r3, [sp, #0]
 80140e6:	4613      	mov	r3, r2
 80140e8:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80140ea:	f7fd fac1 	bl	8011670 <Send>
 80140ee:	4603      	mov	r3, r0
 80140f0:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
        if( status == LORAMAC_STATUS_OK )
 80140f4:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80140f8:	2b00      	cmp	r3, #0
 80140fa:	d10b      	bne.n	8014114 <LoRaMacMcpsRequest+0x244>
        {
            MacCtx.McpsConfirm.McpsRequest = request.Type;
 80140fc:	7b3a      	ldrb	r2, [r7, #12]
 80140fe:	4b0e      	ldr	r3, [pc, #56]	@ (8014138 <LoRaMacMcpsRequest+0x268>)
 8014100:	f883 2440 	strb.w	r2, [r3, #1088]	@ 0x440
            MacCtx.MacFlags.Bits.McpsReq = 1;
 8014104:	4a0c      	ldr	r2, [pc, #48]	@ (8014138 <LoRaMacMcpsRequest+0x268>)
 8014106:	f892 3491 	ldrb.w	r3, [r2, #1169]	@ 0x491
 801410a:	f043 0301 	orr.w	r3, r3, #1
 801410e:	f882 3491 	strb.w	r3, [r2, #1169]	@ 0x491
 8014112:	e003      	b.n	801411c <LoRaMacMcpsRequest+0x24c>
        }
        else
        {
            MacCtx.NodeAckRequested = false;
 8014114:	4b08      	ldr	r3, [pc, #32]	@ (8014138 <LoRaMacMcpsRequest+0x268>)
 8014116:	2200      	movs	r2, #0
 8014118:	f883 241a 	strb.w	r2, [r3, #1050]	@ 0x41a
        }
    }
#endif /* LORAMAC_VERSION */

    // Fill return structure
    mcpsRequest->ReqReturn.DutyCycleWaitTime = MacCtx.DutyCycleWaitTime;
 801411c:	4b06      	ldr	r3, [pc, #24]	@ (8014138 <LoRaMacMcpsRequest+0x268>)
 801411e:	f8d3 2494 	ldr.w	r2, [r3, #1172]	@ 0x494
 8014122:	687b      	ldr	r3, [r7, #4]
 8014124:	611a      	str	r2, [r3, #16]

    return status;
 8014126:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
}
 801412a:	4618      	mov	r0, r3
 801412c:	3740      	adds	r7, #64	@ 0x40
 801412e:	46bd      	mov	sp, r7
 8014130:	bdb0      	pop	{r4, r5, r7, pc}
 8014132:	bf00      	nop
 8014134:	20001024 	.word	0x20001024
 8014138:	20000be4 	.word	0x20000be4
 801413c:	20001118 	.word	0x20001118

08014140 <LoRaMacTestSetDutyCycleOn>:
    OnMacProcessNotify( );
}
#endif /* LORAMAC_VERSION */

void LoRaMacTestSetDutyCycleOn( bool enable )
{
 8014140:	b580      	push	{r7, lr}
 8014142:	b084      	sub	sp, #16
 8014144:	af00      	add	r7, sp, #0
 8014146:	4603      	mov	r3, r0
 8014148:	71fb      	strb	r3, [r7, #7]
    VerifyParams_t verify;

    verify.DutyCycle = enable;
 801414a:	79fb      	ldrb	r3, [r7, #7]
 801414c:	733b      	strb	r3, [r7, #12]

    if( RegionVerify( Nvm.MacGroup2.Region, &verify, PHY_DUTY_CYCLE ) == true )
 801414e:	4b0d      	ldr	r3, [pc, #52]	@ (8014184 <LoRaMacTestSetDutyCycleOn+0x44>)
 8014150:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8014154:	f107 010c 	add.w	r1, r7, #12
 8014158:	220f      	movs	r2, #15
 801415a:	4618      	mov	r0, r3
 801415c:	f002 f935 	bl	80163ca <RegionVerify>
 8014160:	4603      	mov	r3, r0
 8014162:	2b00      	cmp	r3, #0
 8014164:	d00a      	beq.n	801417c <LoRaMacTestSetDutyCycleOn+0x3c>
    {
        Nvm.MacGroup2.DutyCycleOn = enable;
 8014166:	4a07      	ldr	r2, [pc, #28]	@ (8014184 <LoRaMacTestSetDutyCycleOn+0x44>)
 8014168:	79fb      	ldrb	r3, [r7, #7]
 801416a:	f882 311c 	strb.w	r3, [r2, #284]	@ 0x11c
        // Handle NVM potential changes
        MacCtx.MacFlags.Bits.NvmHandle = 1;
 801416e:	4a06      	ldr	r2, [pc, #24]	@ (8014188 <LoRaMacTestSetDutyCycleOn+0x48>)
 8014170:	f892 3491 	ldrb.w	r3, [r2, #1169]	@ 0x491
 8014174:	f043 0320 	orr.w	r3, r3, #32
 8014178:	f882 3491 	strb.w	r3, [r2, #1169]	@ 0x491
    }
}
 801417c:	bf00      	nop
 801417e:	3710      	adds	r7, #16
 8014180:	46bd      	mov	sp, r7
 8014182:	bd80      	pop	{r7, pc}
 8014184:	20001118 	.word	0x20001118
 8014188:	20000be4 	.word	0x20000be4

0801418c <LoRaMacDeInitialization>:

LoRaMacStatus_t LoRaMacDeInitialization( void )
{
 801418c:	b580      	push	{r7, lr}
 801418e:	af00      	add	r7, sp, #0
    // Check the current state of the LoRaMac
    if ( LoRaMacStop( ) == LORAMAC_STATUS_OK )
 8014190:	f7fe fe30 	bl	8012df4 <LoRaMacStop>
 8014194:	4603      	mov	r3, r0
 8014196:	2b00      	cmp	r3, #0
 8014198:	d112      	bne.n	80141c0 <LoRaMacDeInitialization+0x34>
    {
        // Stop Timers
        TimerStop( &MacCtx.TxDelayedTimer );
 801419a:	480b      	ldr	r0, [pc, #44]	@ (80141c8 <LoRaMacDeInitialization+0x3c>)
 801419c:	f00b fa20 	bl	801f5e0 <UTIL_TIMER_Stop>
        TimerStop( &MacCtx.RxWindowTimer1 );
 80141a0:	480a      	ldr	r0, [pc, #40]	@ (80141cc <LoRaMacDeInitialization+0x40>)
 80141a2:	f00b fa1d 	bl	801f5e0 <UTIL_TIMER_Stop>
        TimerStop( &MacCtx.RxWindowTimer2 );
 80141a6:	480a      	ldr	r0, [pc, #40]	@ (80141d0 <LoRaMacDeInitialization+0x44>)
 80141a8:	f00b fa1a 	bl	801f5e0 <UTIL_TIMER_Stop>
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
        TimerStop( &MacCtx.AckTimeoutTimer );
#endif /* LORAMAC_VERSION */

        // Take care about class B
        LoRaMacClassBHaltBeaconing( );
 80141ac:	f000 f94a 	bl	8014444 <LoRaMacClassBHaltBeaconing>

        // Reset Mac parameters
        ResetMacParameters( false );
 80141b0:	2000      	movs	r0, #0
 80141b2:	f7fd fdbb 	bl	8011d2c <ResetMacParameters>

        // Switch off Radio
        Radio.Sleep( );
 80141b6:	4b07      	ldr	r3, [pc, #28]	@ (80141d4 <LoRaMacDeInitialization+0x48>)
 80141b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80141ba:	4798      	blx	r3

        // Return success
        return LORAMAC_STATUS_OK;
 80141bc:	2300      	movs	r3, #0
 80141be:	e000      	b.n	80141c2 <LoRaMacDeInitialization+0x36>
    }
    else
    {
        return LORAMAC_STATUS_BUSY;
 80141c0:	2301      	movs	r3, #1
    }
}
 80141c2:	4618      	mov	r0, r3
 80141c4:	bd80      	pop	{r7, pc}
 80141c6:	bf00      	nop
 80141c8:	20000f4c 	.word	0x20000f4c
 80141cc:	20000f64 	.word	0x20000f64
 80141d0:	20000f7c 	.word	0x20000f7c
 80141d4:	08023efc 	.word	0x08023efc

080141d8 <LoRaMacAdrCalcNext>:
    return false;
}
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
bool LoRaMacAdrCalcNext( CalcNextAdrParams_t* adrNext, int8_t* drOut, int8_t* txPowOut,
                         uint8_t* nbTransOut, uint32_t* adrAckCounter )
{
 80141d8:	b580      	push	{r7, lr}
 80141da:	b08c      	sub	sp, #48	@ 0x30
 80141dc:	af00      	add	r7, sp, #0
 80141de:	60f8      	str	r0, [r7, #12]
 80141e0:	60b9      	str	r1, [r7, #8]
 80141e2:	607a      	str	r2, [r7, #4]
 80141e4:	603b      	str	r3, [r7, #0]
    bool adrAckReq = false;
 80141e6:	2300      	movs	r3, #0
 80141e8:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    int8_t datarate = adrNext->Datarate;
 80141ec:	68fb      	ldr	r3, [r7, #12]
 80141ee:	7b1b      	ldrb	r3, [r3, #12]
 80141f0:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
    int8_t txPower = adrNext->TxPower;
 80141f4:	68fb      	ldr	r3, [r7, #12]
 80141f6:	7b5b      	ldrb	r3, [r3, #13]
 80141f8:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
    uint8_t nbTrans = adrNext->NbTrans;
 80141fc:	68fb      	ldr	r3, [r7, #12]
 80141fe:	7b9b      	ldrb	r3, [r3, #14]
 8014200:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
    int8_t minTxDatarate;
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;

    // Report back the adr ack counter
    *adrAckCounter = adrNext->AdrAckCounter;
 8014204:	68fb      	ldr	r3, [r7, #12]
 8014206:	685a      	ldr	r2, [r3, #4]
 8014208:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801420a:	601a      	str	r2, [r3, #0]

    if( adrNext->AdrEnabled == true )
 801420c:	68fb      	ldr	r3, [r7, #12]
 801420e:	785b      	ldrb	r3, [r3, #1]
 8014210:	2b00      	cmp	r3, #0
 8014212:	f000 8088 	beq.w	8014326 <LoRaMacAdrCalcNext+0x14e>
    {
        // Query minimum TX Datarate
        getPhy.Attribute = PHY_MIN_TX_DR;
 8014216:	2302      	movs	r3, #2
 8014218:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
        getPhy.UplinkDwellTime = adrNext->UplinkDwellTime;
 801421c:	68fb      	ldr	r3, [r7, #12]
 801421e:	7bdb      	ldrb	r3, [r3, #15]
 8014220:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
        phyParam = RegionGetPhyParam( adrNext->Region, &getPhy );
 8014224:	68fb      	ldr	r3, [r7, #12]
 8014226:	7c1b      	ldrb	r3, [r3, #16]
 8014228:	f107 0224 	add.w	r2, r7, #36	@ 0x24
 801422c:	4611      	mov	r1, r2
 801422e:	4618      	mov	r0, r3
 8014230:	f002 f85f 	bl	80162f2 <RegionGetPhyParam>
 8014234:	4603      	mov	r3, r0
 8014236:	623b      	str	r3, [r7, #32]
        minTxDatarate = phyParam.Value;
 8014238:	6a3b      	ldr	r3, [r7, #32]
 801423a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
        datarate = MAX( datarate, minTxDatarate );
 801423e:	f997 202b 	ldrsb.w	r2, [r7, #43]	@ 0x2b
 8014242:	f997 302e 	ldrsb.w	r3, [r7, #46]	@ 0x2e
 8014246:	4293      	cmp	r3, r2
 8014248:	bfb8      	it	lt
 801424a:	4613      	movlt	r3, r2
 801424c:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e

        // Verify if ADR ack req bit needs to be set.
        if( adrNext->AdrAckCounter >= adrNext->AdrAckLimit )
 8014250:	68fb      	ldr	r3, [r7, #12]
 8014252:	685b      	ldr	r3, [r3, #4]
 8014254:	68fa      	ldr	r2, [r7, #12]
 8014256:	8912      	ldrh	r2, [r2, #8]
 8014258:	4293      	cmp	r3, r2
 801425a:	d302      	bcc.n	8014262 <LoRaMacAdrCalcNext+0x8a>
        {
            adrAckReq = true;
 801425c:	2301      	movs	r3, #1
 801425e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
        }

        // Verify, if we need to set the TX power to default
        if( adrNext->AdrAckCounter >= ( adrNext->AdrAckLimit + adrNext->AdrAckDelay ) )
 8014262:	68fb      	ldr	r3, [r7, #12]
 8014264:	685b      	ldr	r3, [r3, #4]
 8014266:	68fa      	ldr	r2, [r7, #12]
 8014268:	8912      	ldrh	r2, [r2, #8]
 801426a:	4611      	mov	r1, r2
 801426c:	68fa      	ldr	r2, [r7, #12]
 801426e:	8952      	ldrh	r2, [r2, #10]
 8014270:	440a      	add	r2, r1
 8014272:	4293      	cmp	r3, r2
 8014274:	d30f      	bcc.n	8014296 <LoRaMacAdrCalcNext+0xbe>
        {
            // Set TX Power to default
            getPhy.Attribute = PHY_DEF_TX_POWER;
 8014276:	230a      	movs	r3, #10
 8014278:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
            phyParam = RegionGetPhyParam( adrNext->Region, &getPhy );
 801427c:	68fb      	ldr	r3, [r7, #12]
 801427e:	7c1b      	ldrb	r3, [r3, #16]
 8014280:	f107 0224 	add.w	r2, r7, #36	@ 0x24
 8014284:	4611      	mov	r1, r2
 8014286:	4618      	mov	r0, r3
 8014288:	f002 f833 	bl	80162f2 <RegionGetPhyParam>
 801428c:	4603      	mov	r3, r0
 801428e:	623b      	str	r3, [r7, #32]
            txPower = phyParam.Value;
 8014290:	6a3b      	ldr	r3, [r7, #32]
 8014292:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
        }

        // Verify, if we need to decrease the data rate
        if( adrNext->AdrAckCounter >= ( uint32_t )( adrNext->AdrAckLimit + ( adrNext->AdrAckDelay << 1 ) ) )
 8014296:	68fb      	ldr	r3, [r7, #12]
 8014298:	685b      	ldr	r3, [r3, #4]
 801429a:	68fa      	ldr	r2, [r7, #12]
 801429c:	8912      	ldrh	r2, [r2, #8]
 801429e:	4611      	mov	r1, r2
 80142a0:	68fa      	ldr	r2, [r7, #12]
 80142a2:	8952      	ldrh	r2, [r2, #10]
 80142a4:	0052      	lsls	r2, r2, #1
 80142a6:	440a      	add	r2, r1
 80142a8:	4293      	cmp	r3, r2
 80142aa:	d33c      	bcc.n	8014326 <LoRaMacAdrCalcNext+0x14e>
        {
            // Perform actions with every adrNext->AdrAckDelay only
            if( ( ( adrNext->AdrAckCounter - adrNext->AdrAckLimit ) % adrNext->AdrAckDelay ) == 0 )
 80142ac:	68fb      	ldr	r3, [r7, #12]
 80142ae:	685b      	ldr	r3, [r3, #4]
 80142b0:	68fa      	ldr	r2, [r7, #12]
 80142b2:	8912      	ldrh	r2, [r2, #8]
 80142b4:	1a9b      	subs	r3, r3, r2
 80142b6:	68fa      	ldr	r2, [r7, #12]
 80142b8:	8952      	ldrh	r2, [r2, #10]
 80142ba:	fbb3 f1f2 	udiv	r1, r3, r2
 80142be:	fb01 f202 	mul.w	r2, r1, r2
 80142c2:	1a9b      	subs	r3, r3, r2
 80142c4:	2b00      	cmp	r3, #0
 80142c6:	d12e      	bne.n	8014326 <LoRaMacAdrCalcNext+0x14e>
            {
                if( datarate == minTxDatarate )
 80142c8:	f997 202e 	ldrsb.w	r2, [r7, #46]	@ 0x2e
 80142cc:	f997 302b 	ldrsb.w	r3, [r7, #43]	@ 0x2b
 80142d0:	429a      	cmp	r2, r3
 80142d2:	d110      	bne.n	80142f6 <LoRaMacAdrCalcNext+0x11e>
                {
                    // Restore the channel mask
                    if( adrNext->UpdateChanMask == true )
 80142d4:	68fb      	ldr	r3, [r7, #12]
 80142d6:	781b      	ldrb	r3, [r3, #0]
 80142d8:	2b00      	cmp	r3, #0
 80142da:	d009      	beq.n	80142f0 <LoRaMacAdrCalcNext+0x118>
                    {
                        InitDefaultsParams_t params;
                        params.Type = INIT_TYPE_ACTIVATE_DEFAULT_CHANNELS;
 80142dc:	2302      	movs	r3, #2
 80142de:	773b      	strb	r3, [r7, #28]
                        RegionInitDefaults( adrNext->Region, &params );
 80142e0:	68fb      	ldr	r3, [r7, #12]
 80142e2:	7c1b      	ldrb	r3, [r3, #16]
 80142e4:	f107 0210 	add.w	r2, r7, #16
 80142e8:	4611      	mov	r1, r2
 80142ea:	4618      	mov	r0, r3
 80142ec:	f002 f84c 	bl	8016388 <RegionInitDefaults>
                    }

                    // Restore NbTrans
                    nbTrans = 1;
 80142f0:	2301      	movs	r3, #1
 80142f2:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
                }

                // Decrease the datarate
                getPhy.Attribute = PHY_NEXT_LOWER_TX_DR;
 80142f6:	2321      	movs	r3, #33	@ 0x21
 80142f8:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
                getPhy.Datarate = datarate;
 80142fc:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8014300:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
                getPhy.UplinkDwellTime = adrNext->UplinkDwellTime;
 8014304:	68fb      	ldr	r3, [r7, #12]
 8014306:	7bdb      	ldrb	r3, [r3, #15]
 8014308:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
                phyParam = RegionGetPhyParam( adrNext->Region, &getPhy );
 801430c:	68fb      	ldr	r3, [r7, #12]
 801430e:	7c1b      	ldrb	r3, [r3, #16]
 8014310:	f107 0224 	add.w	r2, r7, #36	@ 0x24
 8014314:	4611      	mov	r1, r2
 8014316:	4618      	mov	r0, r3
 8014318:	f001 ffeb 	bl	80162f2 <RegionGetPhyParam>
 801431c:	4603      	mov	r3, r0
 801431e:	623b      	str	r3, [r7, #32]
                datarate = phyParam.Value;
 8014320:	6a3b      	ldr	r3, [r7, #32]
 8014322:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
            }
        }
    }

    *drOut = datarate;
 8014326:	68bb      	ldr	r3, [r7, #8]
 8014328:	f897 202e 	ldrb.w	r2, [r7, #46]	@ 0x2e
 801432c:	701a      	strb	r2, [r3, #0]
    *txPowOut = txPower;
 801432e:	687b      	ldr	r3, [r7, #4]
 8014330:	f897 202d 	ldrb.w	r2, [r7, #45]	@ 0x2d
 8014334:	701a      	strb	r2, [r3, #0]
    *nbTransOut = nbTrans;
 8014336:	683b      	ldr	r3, [r7, #0]
 8014338:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 801433c:	701a      	strb	r2, [r3, #0]
    return adrAckReq;
 801433e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8014342:	4618      	mov	r0, r3
 8014344:	3730      	adds	r7, #48	@ 0x30
 8014346:	46bd      	mov	sp, r7
 8014348:	bd80      	pop	{r7, pc}

0801434a <LoRaMacClassBInit>:
#endif /* LORAMAC_VERSION */

#endif /* LORAMAC_CLASSB_ENABLED */

void LoRaMacClassBInit( LoRaMacClassBParams_t *classBParams, LoRaMacClassBCallback_t *callbacks, LoRaMacClassBNvmData_t* nvm )
{
 801434a:	b480      	push	{r7}
 801434c:	b085      	sub	sp, #20
 801434e:	af00      	add	r7, sp, #0
 8014350:	60f8      	str	r0, [r7, #12]
 8014352:	60b9      	str	r1, [r7, #8]
 8014354:	607a      	str	r2, [r7, #4]
    TimerInit( &Ctx.PingSlotTimer, LoRaMacClassBPingSlotTimerEvent );
    TimerInit( &Ctx.MulticastSlotTimer, LoRaMacClassBMulticastSlotTimerEvent );

    InitClassB( );
#endif /* LORAMAC_CLASSB_ENABLED */
}
 8014356:	bf00      	nop
 8014358:	3714      	adds	r7, #20
 801435a:	46bd      	mov	sp, r7
 801435c:	bc80      	pop	{r7}
 801435e:	4770      	bx	lr

08014360 <LoRaMacClassBSetBeaconState>:

void LoRaMacClassBSetBeaconState( BeaconState_t beaconState )
{
 8014360:	b480      	push	{r7}
 8014362:	b083      	sub	sp, #12
 8014364:	af00      	add	r7, sp, #0
 8014366:	4603      	mov	r3, r0
 8014368:	71fb      	strb	r3, [r7, #7]
        {
            Ctx.BeaconState = beaconState;
        }
    }
#endif /* LORAMAC_CLASSB_ENABLED */
}
 801436a:	bf00      	nop
 801436c:	370c      	adds	r7, #12
 801436e:	46bd      	mov	sp, r7
 8014370:	bc80      	pop	{r7}
 8014372:	4770      	bx	lr

08014374 <LoRaMacClassBSetPingSlotState>:

void LoRaMacClassBSetPingSlotState( PingSlotState_t pingSlotState )
{
 8014374:	b480      	push	{r7}
 8014376:	b083      	sub	sp, #12
 8014378:	af00      	add	r7, sp, #0
 801437a:	4603      	mov	r3, r0
 801437c:	71fb      	strb	r3, [r7, #7]
#if ( LORAMAC_CLASSB_ENABLED == 1 )
    Ctx.PingSlotState = pingSlotState;
#endif /* LORAMAC_CLASSB_ENABLED */
}
 801437e:	bf00      	nop
 8014380:	370c      	adds	r7, #12
 8014382:	46bd      	mov	sp, r7
 8014384:	bc80      	pop	{r7}
 8014386:	4770      	bx	lr

08014388 <LoRaMacClassBSetMulticastSlotState>:

void LoRaMacClassBSetMulticastSlotState( PingSlotState_t multicastSlotState )
{
 8014388:	b480      	push	{r7}
 801438a:	b083      	sub	sp, #12
 801438c:	af00      	add	r7, sp, #0
 801438e:	4603      	mov	r3, r0
 8014390:	71fb      	strb	r3, [r7, #7]
#if ( LORAMAC_CLASSB_ENABLED == 1 )
    Ctx.MulticastSlotState = multicastSlotState;
#endif /* LORAMAC_CLASSB_ENABLED */
}
 8014392:	bf00      	nop
 8014394:	370c      	adds	r7, #12
 8014396:	46bd      	mov	sp, r7
 8014398:	bc80      	pop	{r7}
 801439a:	4770      	bx	lr

0801439c <LoRaMacClassBIsAcquisitionInProgress>:

bool LoRaMacClassBIsAcquisitionInProgress( void )
{
 801439c:	b480      	push	{r7}
 801439e:	af00      	add	r7, sp, #0
        // searches for a beacon.
        return true;
    }
    return false;
#else
    return false;
 80143a0:	2300      	movs	r3, #0
#endif /* LORAMAC_CLASSB_ENABLED */
}
 80143a2:	4618      	mov	r0, r3
 80143a4:	46bd      	mov	sp, r7
 80143a6:	bc80      	pop	{r7}
 80143a8:	4770      	bx	lr

080143aa <LoRaMacClassBBeaconTimerEvent>:

void LoRaMacClassBBeaconTimerEvent( void* context )
{
 80143aa:	b480      	push	{r7}
 80143ac:	b083      	sub	sp, #12
 80143ae:	af00      	add	r7, sp, #0
 80143b0:	6078      	str	r0, [r7, #4]
    Ctx.BeaconCtx.TimeStamp = TimerGetCurrentTime( );
    TimerStop( &Ctx.BeaconTimer );
    LoRaMacClassBEvents.Events.Beacon = 1;
    OnClassBMacProcessNotify( );
#endif /* LORAMAC_CLASSB_ENABLED */
}
 80143b2:	bf00      	nop
 80143b4:	370c      	adds	r7, #12
 80143b6:	46bd      	mov	sp, r7
 80143b8:	bc80      	pop	{r7}
 80143ba:	4770      	bx	lr

080143bc <LoRaMacClassBPingSlotTimerEvent>:
    }
}
#endif /* LORAMAC_CLASSB_ENABLED */

void LoRaMacClassBPingSlotTimerEvent( void* context )
{
 80143bc:	b480      	push	{r7}
 80143be:	b083      	sub	sp, #12
 80143c0:	af00      	add	r7, sp, #0
 80143c2:	6078      	str	r0, [r7, #4]
#if ( LORAMAC_CLASSB_ENABLED == 1 )
    LoRaMacClassBEvents.Events.PingSlot = 1;

    OnClassBMacProcessNotify( );
#endif /* LORAMAC_CLASSB_ENABLED */
}
 80143c4:	bf00      	nop
 80143c6:	370c      	adds	r7, #12
 80143c8:	46bd      	mov	sp, r7
 80143ca:	bc80      	pop	{r7}
 80143cc:	4770      	bx	lr

080143ce <LoRaMacClassBMulticastSlotTimerEvent>:
    }
}
#endif /* LORAMAC_CLASSB_ENABLED */

void LoRaMacClassBMulticastSlotTimerEvent( void* context )
{
 80143ce:	b480      	push	{r7}
 80143d0:	b083      	sub	sp, #12
 80143d2:	af00      	add	r7, sp, #0
 80143d4:	6078      	str	r0, [r7, #4]
#if ( LORAMAC_CLASSB_ENABLED == 1 )
    LoRaMacClassBEvents.Events.MulticastSlot = 1;

    OnClassBMacProcessNotify( );
#endif /* LORAMAC_CLASSB_ENABLED */
}
 80143d6:	bf00      	nop
 80143d8:	370c      	adds	r7, #12
 80143da:	46bd      	mov	sp, r7
 80143dc:	bc80      	pop	{r7}
 80143de:	4770      	bx	lr

080143e0 <LoRaMacClassBRxBeacon>:
    }
}
#endif /* LORAMAC_CLASSB_ENABLED */

bool LoRaMacClassBRxBeacon( uint8_t *payload, uint16_t size )
{
 80143e0:	b480      	push	{r7}
 80143e2:	b083      	sub	sp, #12
 80143e4:	af00      	add	r7, sp, #0
 80143e6:	6078      	str	r0, [r7, #4]
 80143e8:	460b      	mov	r3, r1
 80143ea:	807b      	strh	r3, [r7, #2]
        // valid beacon has been received.
        beaconProcessed = true;
    }
    return beaconProcessed;
#else
    return false;
 80143ec:	2300      	movs	r3, #0
#endif /* LORAMAC_CLASSB_ENABLED */
}
 80143ee:	4618      	mov	r0, r3
 80143f0:	370c      	adds	r7, #12
 80143f2:	46bd      	mov	sp, r7
 80143f4:	bc80      	pop	{r7}
 80143f6:	4770      	bx	lr

080143f8 <LoRaMacClassBIsBeaconExpected>:

bool LoRaMacClassBIsBeaconExpected( void )
{
 80143f8:	b480      	push	{r7}
 80143fa:	af00      	add	r7, sp, #0
    {
        return true;
    }
    return false;
#else
    return false;
 80143fc:	2300      	movs	r3, #0
#endif /* LORAMAC_CLASSB_ENABLED */
}
 80143fe:	4618      	mov	r0, r3
 8014400:	46bd      	mov	sp, r7
 8014402:	bc80      	pop	{r7}
 8014404:	4770      	bx	lr

08014406 <LoRaMacClassBIsPingExpected>:

bool LoRaMacClassBIsPingExpected( void )
{
 8014406:	b480      	push	{r7}
 8014408:	af00      	add	r7, sp, #0
    {
        return true;
    }
    return false;
#else
    return false;
 801440a:	2300      	movs	r3, #0
#endif /* LORAMAC_CLASSB_ENABLED */
}
 801440c:	4618      	mov	r0, r3
 801440e:	46bd      	mov	sp, r7
 8014410:	bc80      	pop	{r7}
 8014412:	4770      	bx	lr

08014414 <LoRaMacClassBIsMulticastExpected>:

bool LoRaMacClassBIsMulticastExpected( void )
{
 8014414:	b480      	push	{r7}
 8014416:	af00      	add	r7, sp, #0
    {
        return true;
    }
    return false;
#else
    return false;
 8014418:	2300      	movs	r3, #0
#endif /* LORAMAC_CLASSB_ENABLED */
}
 801441a:	4618      	mov	r0, r3
 801441c:	46bd      	mov	sp, r7
 801441e:	bc80      	pop	{r7}
 8014420:	4770      	bx	lr

08014422 <LoRaMacClassBIsBeaconModeActive>:
    return false;
#endif /* LORAMAC_CLASSB_ENABLED */
}

bool LoRaMacClassBIsBeaconModeActive( void )
{
 8014422:	b480      	push	{r7}
 8014424:	af00      	add	r7, sp, #0
    {
        return true;
    }
    return false;
#else
    return false;
 8014426:	2300      	movs	r3, #0
#endif /* LORAMAC_CLASSB_ENABLED */
}
 8014428:	4618      	mov	r0, r3
 801442a:	46bd      	mov	sp, r7
 801442c:	bc80      	pop	{r7}
 801442e:	4770      	bx	lr

08014430 <LoRaMacClassBSetPingSlotInfo>:

void LoRaMacClassBSetPingSlotInfo( uint8_t periodicity )
{
 8014430:	b480      	push	{r7}
 8014432:	b083      	sub	sp, #12
 8014434:	af00      	add	r7, sp, #0
 8014436:	4603      	mov	r3, r0
 8014438:	71fb      	strb	r3, [r7, #7]
#if ( LORAMAC_CLASSB_ENABLED == 1 )
    ClassBNvm->PingSlotCtx.PingNb = CalcPingNb( periodicity );
    ClassBNvm->PingSlotCtx.PingPeriod = CalcPingPeriod( ClassBNvm->PingSlotCtx.PingNb );
#endif /* LORAMAC_CLASSB_ENABLED */
}
 801443a:	bf00      	nop
 801443c:	370c      	adds	r7, #12
 801443e:	46bd      	mov	sp, r7
 8014440:	bc80      	pop	{r7}
 8014442:	4770      	bx	lr

08014444 <LoRaMacClassBHaltBeaconing>:

void LoRaMacClassBHaltBeaconing( void )
{
 8014444:	b480      	push	{r7}
 8014446:	af00      	add	r7, sp, #0

        // Halt ping and multicast slot state machines
        LoRaMacClassBStopRxSlots( );
    }
#endif /* LORAMAC_CLASSB_ENABLED */
}
 8014448:	bf00      	nop
 801444a:	46bd      	mov	sp, r7
 801444c:	bc80      	pop	{r7}
 801444e:	4770      	bx	lr

08014450 <LoRaMacClassBResumeBeaconing>:

void LoRaMacClassBResumeBeaconing( void )
{
 8014450:	b480      	push	{r7}
 8014452:	af00      	add	r7, sp, #0
        }

        LoRaMacClassBBeaconTimerEvent( NULL );
    }
#endif /* LORAMAC_CLASSB_ENABLED */
}
 8014454:	bf00      	nop
 8014456:	46bd      	mov	sp, r7
 8014458:	bc80      	pop	{r7}
 801445a:	4770      	bx	lr

0801445c <LoRaMacClassBSwitchClass>:

LoRaMacStatus_t LoRaMacClassBSwitchClass( DeviceClass_t nextClass )
{
 801445c:	b480      	push	{r7}
 801445e:	b083      	sub	sp, #12
 8014460:	af00      	add	r7, sp, #0
 8014462:	4603      	mov	r3, r0
 8014464:	71fb      	strb	r3, [r7, #7]

        return LORAMAC_STATUS_OK;
    }
    return LORAMAC_STATUS_SERVICE_UNKNOWN;
#else
    return LORAMAC_STATUS_SERVICE_UNKNOWN;
 8014466:	2302      	movs	r3, #2
#endif /* LORAMAC_CLASSB_ENABLED */
}
 8014468:	4618      	mov	r0, r3
 801446a:	370c      	adds	r7, #12
 801446c:	46bd      	mov	sp, r7
 801446e:	bc80      	pop	{r7}
 8014470:	4770      	bx	lr

08014472 <LoRaMacClassBMibGetRequestConfirm>:

LoRaMacStatus_t LoRaMacClassBMibGetRequestConfirm( MibRequestConfirm_t *mibGet )
{
 8014472:	b480      	push	{r7}
 8014474:	b083      	sub	sp, #12
 8014476:	af00      	add	r7, sp, #0
 8014478:	6078      	str	r0, [r7, #4]
            break;
        }
    }
    return status;
#else
    return LORAMAC_STATUS_SERVICE_UNKNOWN;
 801447a:	2302      	movs	r3, #2
#endif /* LORAMAC_CLASSB_ENABLED */
}
 801447c:	4618      	mov	r0, r3
 801447e:	370c      	adds	r7, #12
 8014480:	46bd      	mov	sp, r7
 8014482:	bc80      	pop	{r7}
 8014484:	4770      	bx	lr

08014486 <LoRaMacMibClassBSetRequestConfirm>:

LoRaMacStatus_t LoRaMacMibClassBSetRequestConfirm( MibRequestConfirm_t *mibSet )
{
 8014486:	b480      	push	{r7}
 8014488:	b083      	sub	sp, #12
 801448a:	af00      	add	r7, sp, #0
 801448c:	6078      	str	r0, [r7, #4]
            break;
        }
    }
    return status;
#else
    return LORAMAC_STATUS_SERVICE_UNKNOWN;
 801448e:	2302      	movs	r3, #2
#endif /* LORAMAC_CLASSB_ENABLED */
}
 8014490:	4618      	mov	r0, r3
 8014492:	370c      	adds	r7, #12
 8014494:	46bd      	mov	sp, r7
 8014496:	bc80      	pop	{r7}
 8014498:	4770      	bx	lr

0801449a <LoRaMacClassBPingSlotInfoAns>:

void LoRaMacClassBPingSlotInfoAns( void )
{
 801449a:	b480      	push	{r7}
 801449c:	af00      	add	r7, sp, #0
    {
        LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_OK, MLME_PING_SLOT_INFO );
        ClassBNvm->PingSlotCtx.Ctrl.Assigned = 1;
    }
#endif /* LORAMAC_CLASSB_ENABLED */
}
 801449e:	bf00      	nop
 80144a0:	46bd      	mov	sp, r7
 80144a2:	bc80      	pop	{r7}
 80144a4:	4770      	bx	lr

080144a6 <LoRaMacClassBPingSlotChannelReq>:

uint8_t LoRaMacClassBPingSlotChannelReq( uint8_t datarate, uint32_t frequency )
{
 80144a6:	b480      	push	{r7}
 80144a8:	b083      	sub	sp, #12
 80144aa:	af00      	add	r7, sp, #0
 80144ac:	4603      	mov	r3, r0
 80144ae:	6039      	str	r1, [r7, #0]
 80144b0:	71fb      	strb	r3, [r7, #7]
        ClassBNvm->PingSlotCtx.Datarate = datarate;
    }

    return status;
#else
    return 0;
 80144b2:	2300      	movs	r3, #0
#endif /* LORAMAC_CLASSB_ENABLED */
}
 80144b4:	4618      	mov	r0, r3
 80144b6:	370c      	adds	r7, #12
 80144b8:	46bd      	mov	sp, r7
 80144ba:	bc80      	pop	{r7}
 80144bc:	4770      	bx	lr

080144be <LoRaMacClassBBeaconTimingAns>:

void LoRaMacClassBBeaconTimingAns( uint16_t beaconTimingDelay, uint8_t beaconTimingChannel, TimerTime_t lastRxDone )
{
 80144be:	b480      	push	{r7}
 80144c0:	b083      	sub	sp, #12
 80144c2:	af00      	add	r7, sp, #0
 80144c4:	4603      	mov	r3, r0
 80144c6:	603a      	str	r2, [r7, #0]
 80144c8:	80fb      	strh	r3, [r7, #6]
 80144ca:	460b      	mov	r3, r1
 80144cc:	717b      	strb	r3, [r7, #5]

        Ctx.LoRaMacClassBParams.MlmeConfirm->BeaconTimingDelay = Ctx.BeaconCtx.BeaconTimingDelay;
        Ctx.LoRaMacClassBParams.MlmeConfirm->BeaconTimingChannel = Ctx.BeaconCtx.BeaconTimingChannel;
    }
#endif /* LORAMAC_CLASSB_ENABLED */
}
 80144ce:	bf00      	nop
 80144d0:	370c      	adds	r7, #12
 80144d2:	46bd      	mov	sp, r7
 80144d4:	bc80      	pop	{r7}
 80144d6:	4770      	bx	lr

080144d8 <LoRaMacClassBDeviceTimeAns>:

void LoRaMacClassBDeviceTimeAns( void )
{
 80144d8:	b480      	push	{r7}
 80144da:	af00      	add	r7, sp, #0
            Ctx.BeaconCtx.BeaconTime.SubSeconds = 0;
            LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_OK, MLME_DEVICE_TIME );
        }
    }
#endif /* LORAMAC_CLASSB_ENABLED */
}
 80144dc:	bf00      	nop
 80144de:	46bd      	mov	sp, r7
 80144e0:	bc80      	pop	{r7}
 80144e2:	4770      	bx	lr

080144e4 <LoRaMacClassBBeaconFreqReq>:

bool LoRaMacClassBBeaconFreqReq( uint32_t frequency )
{
 80144e4:	b480      	push	{r7}
 80144e6:	b083      	sub	sp, #12
 80144e8:	af00      	add	r7, sp, #0
 80144ea:	6078      	str	r0, [r7, #4]
        ClassBNvm->BeaconCtx.Ctrl.CustomFreq = 0;
        return true;
    }
    return false;
#else
    return false;
 80144ec:	2300      	movs	r3, #0
#endif /* LORAMAC_CLASSB_ENABLED */
}
 80144ee:	4618      	mov	r0, r3
 80144f0:	370c      	adds	r7, #12
 80144f2:	46bd      	mov	sp, r7
 80144f4:	bc80      	pop	{r7}
 80144f6:	4770      	bx	lr

080144f8 <LoRaMacClassBIsUplinkCollision>:

TimerTime_t LoRaMacClassBIsUplinkCollision( TimerTime_t txTimeOnAir )
{
 80144f8:	b480      	push	{r7}
 80144fa:	b083      	sub	sp, #12
 80144fc:	af00      	add	r7, sp, #0
 80144fe:	6078      	str	r0, [r7, #4]
    {// Next beacon will be sent during the next uplink.
        return CLASSB_BEACON_RESERVED;
    }
    return 0;
#else
    return 0;
 8014500:	2300      	movs	r3, #0
#endif /* LORAMAC_CLASSB_ENABLED */
}
 8014502:	4618      	mov	r0, r3
 8014504:	370c      	adds	r7, #12
 8014506:	46bd      	mov	sp, r7
 8014508:	bc80      	pop	{r7}
 801450a:	4770      	bx	lr

0801450c <LoRaMacClassBStopRxSlots>:

void LoRaMacClassBStopRxSlots( void )
{
 801450c:	b480      	push	{r7}
 801450e:	af00      	add	r7, sp, #0
    CRITICAL_SECTION_BEGIN( );
    LoRaMacClassBEvents.Events.PingSlot = 0;
    LoRaMacClassBEvents.Events.MulticastSlot = 0;
    CRITICAL_SECTION_END( );
#endif /* LORAMAC_CLASSB_ENABLED */
}
 8014510:	bf00      	nop
 8014512:	46bd      	mov	sp, r7
 8014514:	bc80      	pop	{r7}
 8014516:	4770      	bx	lr

08014518 <LoRaMacClassBSetFPendingBit>:
#endif /* LORAMAC_CLASSB_ENABLED */
}

#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
void LoRaMacClassBSetFPendingBit( uint32_t address, uint8_t fPendingSet )
{
 8014518:	b480      	push	{r7}
 801451a:	b083      	sub	sp, #12
 801451c:	af00      	add	r7, sp, #0
 801451e:	6078      	str	r0, [r7, #4]
 8014520:	460b      	mov	r3, r1
 8014522:	70fb      	strb	r3, [r7, #3]
            }
            cur++;
        }
    }
#endif /* LORAMAC_CLASSB_ENABLED */
}
 8014524:	bf00      	nop
 8014526:	370c      	adds	r7, #12
 8014528:	46bd      	mov	sp, r7
 801452a:	bc80      	pop	{r7}
 801452c:	4770      	bx	lr

0801452e <LoRaMacClassBProcess>:
#endif /* LORAMAC_VERSION */

void LoRaMacClassBProcess( void )
{
 801452e:	b480      	push	{r7}
 8014530:	af00      	add	r7, sp, #0
        {
            LoRaMacClassBProcessMulticastSlot( );
        }
    }
#endif /* LORAMAC_CLASSB_ENABLED */
}
 8014532:	bf00      	nop
 8014534:	46bd      	mov	sp, r7
 8014536:	bc80      	pop	{r7}
 8014538:	4770      	bx	lr

0801453a <IsSlotFree>:
 *
 * \param [in]    slot           - Slot to check
 * \retval                       - Status of the operation
 */
static bool IsSlotFree( const MacCommand_t* slot )
{
 801453a:	b480      	push	{r7}
 801453c:	b085      	sub	sp, #20
 801453e:	af00      	add	r7, sp, #0
 8014540:	6078      	str	r0, [r7, #4]
    uint8_t* mem = ( uint8_t* )slot;
 8014542:	687b      	ldr	r3, [r7, #4]
 8014544:	60bb      	str	r3, [r7, #8]

    for( uint16_t size = 0; size < sizeof( MacCommand_t ); size++ )
 8014546:	2300      	movs	r3, #0
 8014548:	81fb      	strh	r3, [r7, #14]
 801454a:	e00a      	b.n	8014562 <IsSlotFree+0x28>
    {
        if( mem[size] != 0x00 )
 801454c:	89fb      	ldrh	r3, [r7, #14]
 801454e:	68ba      	ldr	r2, [r7, #8]
 8014550:	4413      	add	r3, r2
 8014552:	781b      	ldrb	r3, [r3, #0]
 8014554:	2b00      	cmp	r3, #0
 8014556:	d001      	beq.n	801455c <IsSlotFree+0x22>
        {
            return false;
 8014558:	2300      	movs	r3, #0
 801455a:	e006      	b.n	801456a <IsSlotFree+0x30>
    for( uint16_t size = 0; size < sizeof( MacCommand_t ); size++ )
 801455c:	89fb      	ldrh	r3, [r7, #14]
 801455e:	3301      	adds	r3, #1
 8014560:	81fb      	strh	r3, [r7, #14]
 8014562:	89fb      	ldrh	r3, [r7, #14]
 8014564:	2b0f      	cmp	r3, #15
 8014566:	d9f1      	bls.n	801454c <IsSlotFree+0x12>
        }
    }
    return true;
 8014568:	2301      	movs	r3, #1
}
 801456a:	4618      	mov	r0, r3
 801456c:	3714      	adds	r7, #20
 801456e:	46bd      	mov	sp, r7
 8014570:	bc80      	pop	{r7}
 8014572:	4770      	bx	lr

08014574 <MallocNewMacCommandSlot>:
 * \brief Allocates a new MAC command memory slot
 *
 * \retval                       - Pointer to slot
 */
static MacCommand_t* MallocNewMacCommandSlot( void )
{
 8014574:	b580      	push	{r7, lr}
 8014576:	b082      	sub	sp, #8
 8014578:	af00      	add	r7, sp, #0
    uint8_t itr = 0;
 801457a:	2300      	movs	r3, #0
 801457c:	71fb      	strb	r3, [r7, #7]

    while( IsSlotFree( ( const MacCommand_t* )&CommandsCtx.MacCommandSlots[itr] ) == false )
 801457e:	e007      	b.n	8014590 <MallocNewMacCommandSlot+0x1c>
    {
        itr++;
 8014580:	79fb      	ldrb	r3, [r7, #7]
 8014582:	3301      	adds	r3, #1
 8014584:	71fb      	strb	r3, [r7, #7]
        if( itr == NUM_OF_MAC_COMMANDS )
 8014586:	79fb      	ldrb	r3, [r7, #7]
 8014588:	2b20      	cmp	r3, #32
 801458a:	d101      	bne.n	8014590 <MallocNewMacCommandSlot+0x1c>
        {
            return NULL;
 801458c:	2300      	movs	r3, #0
 801458e:	e012      	b.n	80145b6 <MallocNewMacCommandSlot+0x42>
    while( IsSlotFree( ( const MacCommand_t* )&CommandsCtx.MacCommandSlots[itr] ) == false )
 8014590:	79fb      	ldrb	r3, [r7, #7]
 8014592:	011b      	lsls	r3, r3, #4
 8014594:	3308      	adds	r3, #8
 8014596:	4a0a      	ldr	r2, [pc, #40]	@ (80145c0 <MallocNewMacCommandSlot+0x4c>)
 8014598:	4413      	add	r3, r2
 801459a:	4618      	mov	r0, r3
 801459c:	f7ff ffcd 	bl	801453a <IsSlotFree>
 80145a0:	4603      	mov	r3, r0
 80145a2:	f083 0301 	eor.w	r3, r3, #1
 80145a6:	b2db      	uxtb	r3, r3
 80145a8:	2b00      	cmp	r3, #0
 80145aa:	d1e9      	bne.n	8014580 <MallocNewMacCommandSlot+0xc>
        }
    }

    return &CommandsCtx.MacCommandSlots[itr];
 80145ac:	79fb      	ldrb	r3, [r7, #7]
 80145ae:	011b      	lsls	r3, r3, #4
 80145b0:	3308      	adds	r3, #8
 80145b2:	4a03      	ldr	r2, [pc, #12]	@ (80145c0 <MallocNewMacCommandSlot+0x4c>)
 80145b4:	4413      	add	r3, r2
}
 80145b6:	4618      	mov	r0, r3
 80145b8:	3708      	adds	r7, #8
 80145ba:	46bd      	mov	sp, r7
 80145bc:	bd80      	pop	{r7, pc}
 80145be:	bf00      	nop
 80145c0:	20001d5c 	.word	0x20001d5c

080145c4 <FreeMacCommandSlot>:
 * \param [in]    slot           - Slot to free
 *
 * \retval                       - Status of the operation
 */
static bool FreeMacCommandSlot( MacCommand_t* slot )
{
 80145c4:	b580      	push	{r7, lr}
 80145c6:	b082      	sub	sp, #8
 80145c8:	af00      	add	r7, sp, #0
 80145ca:	6078      	str	r0, [r7, #4]
    if( slot == NULL )
 80145cc:	687b      	ldr	r3, [r7, #4]
 80145ce:	2b00      	cmp	r3, #0
 80145d0:	d101      	bne.n	80145d6 <FreeMacCommandSlot+0x12>
    {
        return false;
 80145d2:	2300      	movs	r3, #0
 80145d4:	e005      	b.n	80145e2 <FreeMacCommandSlot+0x1e>
    }

    memset1( ( uint8_t* )slot, 0x00, sizeof( MacCommand_t ) );
 80145d6:	2210      	movs	r2, #16
 80145d8:	2100      	movs	r1, #0
 80145da:	6878      	ldr	r0, [r7, #4]
 80145dc:	f006 fee8 	bl	801b3b0 <memset1>

    return true;
 80145e0:	2301      	movs	r3, #1
}
 80145e2:	4618      	mov	r0, r3
 80145e4:	3708      	adds	r7, #8
 80145e6:	46bd      	mov	sp, r7
 80145e8:	bd80      	pop	{r7, pc}

080145ea <LinkedListInit>:
 *
 * \param [in]    list           - List that shall be initialized
 * \retval                       - Status of the operation
 */
static bool LinkedListInit( MacCommandsList_t* list )
{
 80145ea:	b480      	push	{r7}
 80145ec:	b083      	sub	sp, #12
 80145ee:	af00      	add	r7, sp, #0
 80145f0:	6078      	str	r0, [r7, #4]
    if( list == NULL )
 80145f2:	687b      	ldr	r3, [r7, #4]
 80145f4:	2b00      	cmp	r3, #0
 80145f6:	d101      	bne.n	80145fc <LinkedListInit+0x12>
    {
        return false;
 80145f8:	2300      	movs	r3, #0
 80145fa:	e006      	b.n	801460a <LinkedListInit+0x20>
    }

    list->First = NULL;
 80145fc:	687b      	ldr	r3, [r7, #4]
 80145fe:	2200      	movs	r2, #0
 8014600:	601a      	str	r2, [r3, #0]
    list->Last = NULL;
 8014602:	687b      	ldr	r3, [r7, #4]
 8014604:	2200      	movs	r2, #0
 8014606:	605a      	str	r2, [r3, #4]

    return true;
 8014608:	2301      	movs	r3, #1
}
 801460a:	4618      	mov	r0, r3
 801460c:	370c      	adds	r7, #12
 801460e:	46bd      	mov	sp, r7
 8014610:	bc80      	pop	{r7}
 8014612:	4770      	bx	lr

08014614 <LinkedListAdd>:
 * \param [in]    list           - List where the element shall be added.
 * \param [in]    element        - Element to add
 * \retval                       - Status of the operation
 */
static bool LinkedListAdd( MacCommandsList_t* list, MacCommand_t* element )
{
 8014614:	b480      	push	{r7}
 8014616:	b083      	sub	sp, #12
 8014618:	af00      	add	r7, sp, #0
 801461a:	6078      	str	r0, [r7, #4]
 801461c:	6039      	str	r1, [r7, #0]
    if( ( list == NULL ) || ( element == NULL ) )
 801461e:	687b      	ldr	r3, [r7, #4]
 8014620:	2b00      	cmp	r3, #0
 8014622:	d002      	beq.n	801462a <LinkedListAdd+0x16>
 8014624:	683b      	ldr	r3, [r7, #0]
 8014626:	2b00      	cmp	r3, #0
 8014628:	d101      	bne.n	801462e <LinkedListAdd+0x1a>
    {
        return false;
 801462a:	2300      	movs	r3, #0
 801462c:	e015      	b.n	801465a <LinkedListAdd+0x46>
    }

    // Check if this is the first entry to enter the list.
    if( list->First == NULL )
 801462e:	687b      	ldr	r3, [r7, #4]
 8014630:	681b      	ldr	r3, [r3, #0]
 8014632:	2b00      	cmp	r3, #0
 8014634:	d102      	bne.n	801463c <LinkedListAdd+0x28>
    {
        list->First = element;
 8014636:	687b      	ldr	r3, [r7, #4]
 8014638:	683a      	ldr	r2, [r7, #0]
 801463a:	601a      	str	r2, [r3, #0]
    }

    // Check if the last entry exists and update its next point.
    if( list->Last )
 801463c:	687b      	ldr	r3, [r7, #4]
 801463e:	685b      	ldr	r3, [r3, #4]
 8014640:	2b00      	cmp	r3, #0
 8014642:	d003      	beq.n	801464c <LinkedListAdd+0x38>
    {
        list->Last->Next = element;
 8014644:	687b      	ldr	r3, [r7, #4]
 8014646:	685b      	ldr	r3, [r3, #4]
 8014648:	683a      	ldr	r2, [r7, #0]
 801464a:	601a      	str	r2, [r3, #0]
    }

    // Update the next point of this entry.
    element->Next = NULL;
 801464c:	683b      	ldr	r3, [r7, #0]
 801464e:	2200      	movs	r2, #0
 8014650:	601a      	str	r2, [r3, #0]

    // Update the last entry of the list.
    list->Last = element;
 8014652:	687b      	ldr	r3, [r7, #4]
 8014654:	683a      	ldr	r2, [r7, #0]
 8014656:	605a      	str	r2, [r3, #4]

    return true;
 8014658:	2301      	movs	r3, #1
}
 801465a:	4618      	mov	r0, r3
 801465c:	370c      	adds	r7, #12
 801465e:	46bd      	mov	sp, r7
 8014660:	bc80      	pop	{r7}
 8014662:	4770      	bx	lr

08014664 <LinkedListGetPrevious>:
 * \param [in]    list           - List
 * \param [in]    element        - Element where the previous element shall be searched
 * \retval                       - Status of the operation
 */
static MacCommand_t* LinkedListGetPrevious( MacCommandsList_t* list, MacCommand_t* element )
{
 8014664:	b480      	push	{r7}
 8014666:	b085      	sub	sp, #20
 8014668:	af00      	add	r7, sp, #0
 801466a:	6078      	str	r0, [r7, #4]
 801466c:	6039      	str	r1, [r7, #0]
    if( ( list == NULL ) || ( element == NULL ) )
 801466e:	687b      	ldr	r3, [r7, #4]
 8014670:	2b00      	cmp	r3, #0
 8014672:	d002      	beq.n	801467a <LinkedListGetPrevious+0x16>
 8014674:	683b      	ldr	r3, [r7, #0]
 8014676:	2b00      	cmp	r3, #0
 8014678:	d101      	bne.n	801467e <LinkedListGetPrevious+0x1a>
    {
        return NULL;
 801467a:	2300      	movs	r3, #0
 801467c:	e016      	b.n	80146ac <LinkedListGetPrevious+0x48>
    }

    MacCommand_t* curElement;

    // Start at the head of the list
    curElement = list->First;
 801467e:	687b      	ldr	r3, [r7, #4]
 8014680:	681b      	ldr	r3, [r3, #0]
 8014682:	60fb      	str	r3, [r7, #12]

    // When current element is the first of the list, there's no previous element so we can return NULL immediately.
    if( element != curElement )
 8014684:	683a      	ldr	r2, [r7, #0]
 8014686:	68fb      	ldr	r3, [r7, #12]
 8014688:	429a      	cmp	r2, r3
 801468a:	d00c      	beq.n	80146a6 <LinkedListGetPrevious+0x42>
    {
        // Loop through all elements until the end is reached or the next of current is the current element.
        while( ( curElement != NULL ) && ( curElement->Next != element ) )
 801468c:	e002      	b.n	8014694 <LinkedListGetPrevious+0x30>
        {
            curElement = curElement->Next;
 801468e:	68fb      	ldr	r3, [r7, #12]
 8014690:	681b      	ldr	r3, [r3, #0]
 8014692:	60fb      	str	r3, [r7, #12]
        while( ( curElement != NULL ) && ( curElement->Next != element ) )
 8014694:	68fb      	ldr	r3, [r7, #12]
 8014696:	2b00      	cmp	r3, #0
 8014698:	d007      	beq.n	80146aa <LinkedListGetPrevious+0x46>
 801469a:	68fb      	ldr	r3, [r7, #12]
 801469c:	681b      	ldr	r3, [r3, #0]
 801469e:	683a      	ldr	r2, [r7, #0]
 80146a0:	429a      	cmp	r2, r3
 80146a2:	d1f4      	bne.n	801468e <LinkedListGetPrevious+0x2a>
 80146a4:	e001      	b.n	80146aa <LinkedListGetPrevious+0x46>
        }
    }
    else
    {
        curElement = NULL;
 80146a6:	2300      	movs	r3, #0
 80146a8:	60fb      	str	r3, [r7, #12]
    }

    return curElement;
 80146aa:	68fb      	ldr	r3, [r7, #12]
}
 80146ac:	4618      	mov	r0, r3
 80146ae:	3714      	adds	r7, #20
 80146b0:	46bd      	mov	sp, r7
 80146b2:	bc80      	pop	{r7}
 80146b4:	4770      	bx	lr

080146b6 <LinkedListRemove>:
 * \param [in]    list           - List where the element shall be removed from.
 * \param [in]    element        - Element to remove
 * \retval                       - Status of the operation
 */
static bool LinkedListRemove( MacCommandsList_t* list, MacCommand_t* element )
{
 80146b6:	b580      	push	{r7, lr}
 80146b8:	b084      	sub	sp, #16
 80146ba:	af00      	add	r7, sp, #0
 80146bc:	6078      	str	r0, [r7, #4]
 80146be:	6039      	str	r1, [r7, #0]
    if( ( list == NULL ) || ( element == NULL ) )
 80146c0:	687b      	ldr	r3, [r7, #4]
 80146c2:	2b00      	cmp	r3, #0
 80146c4:	d002      	beq.n	80146cc <LinkedListRemove+0x16>
 80146c6:	683b      	ldr	r3, [r7, #0]
 80146c8:	2b00      	cmp	r3, #0
 80146ca:	d101      	bne.n	80146d0 <LinkedListRemove+0x1a>
    {
        return false;
 80146cc:	2300      	movs	r3, #0
 80146ce:	e020      	b.n	8014712 <LinkedListRemove+0x5c>
    }

    MacCommand_t* PrevElement = LinkedListGetPrevious( list, element );
 80146d0:	6839      	ldr	r1, [r7, #0]
 80146d2:	6878      	ldr	r0, [r7, #4]
 80146d4:	f7ff ffc6 	bl	8014664 <LinkedListGetPrevious>
 80146d8:	60f8      	str	r0, [r7, #12]

    if( list->First == element )
 80146da:	687b      	ldr	r3, [r7, #4]
 80146dc:	681b      	ldr	r3, [r3, #0]
 80146de:	683a      	ldr	r2, [r7, #0]
 80146e0:	429a      	cmp	r2, r3
 80146e2:	d103      	bne.n	80146ec <LinkedListRemove+0x36>
    {
        list->First = element->Next;
 80146e4:	683b      	ldr	r3, [r7, #0]
 80146e6:	681a      	ldr	r2, [r3, #0]
 80146e8:	687b      	ldr	r3, [r7, #4]
 80146ea:	601a      	str	r2, [r3, #0]
    }

    if( list->Last == element )
 80146ec:	687b      	ldr	r3, [r7, #4]
 80146ee:	685b      	ldr	r3, [r3, #4]
 80146f0:	683a      	ldr	r2, [r7, #0]
 80146f2:	429a      	cmp	r2, r3
 80146f4:	d102      	bne.n	80146fc <LinkedListRemove+0x46>
    {
        list->Last = PrevElement;
 80146f6:	687b      	ldr	r3, [r7, #4]
 80146f8:	68fa      	ldr	r2, [r7, #12]
 80146fa:	605a      	str	r2, [r3, #4]
    }

    if( PrevElement != NULL )
 80146fc:	68fb      	ldr	r3, [r7, #12]
 80146fe:	2b00      	cmp	r3, #0
 8014700:	d003      	beq.n	801470a <LinkedListRemove+0x54>
    {
        PrevElement->Next = element->Next;
 8014702:	683b      	ldr	r3, [r7, #0]
 8014704:	681a      	ldr	r2, [r3, #0]
 8014706:	68fb      	ldr	r3, [r7, #12]
 8014708:	601a      	str	r2, [r3, #0]
    }

    element->Next = NULL;
 801470a:	683b      	ldr	r3, [r7, #0]
 801470c:	2200      	movs	r2, #0
 801470e:	601a      	str	r2, [r3, #0]

    return true;
 8014710:	2301      	movs	r3, #1
}
 8014712:	4618      	mov	r0, r3
 8014714:	3710      	adds	r7, #16
 8014716:	46bd      	mov	sp, r7
 8014718:	bd80      	pop	{r7, pc}
	...

0801471c <IsSticky>:
 * \param[IN]   cid            - MAC command identifier
 *
 * \retval                     - Status of the operation
 */
static bool IsSticky( uint8_t cid )
{
 801471c:	b480      	push	{r7}
 801471e:	b083      	sub	sp, #12
 8014720:	af00      	add	r7, sp, #0
 8014722:	4603      	mov	r3, r0
 8014724:	71fb      	strb	r3, [r7, #7]
    switch( cid )
 8014726:	79fb      	ldrb	r3, [r7, #7]
 8014728:	2b11      	cmp	r3, #17
 801472a:	bf8c      	ite	hi
 801472c:	2201      	movhi	r2, #1
 801472e:	2200      	movls	r2, #0
 8014730:	b2d2      	uxtb	r2, r2
 8014732:	2a00      	cmp	r2, #0
 8014734:	d10d      	bne.n	8014752 <IsSticky+0x36>
 8014736:	4a0a      	ldr	r2, [pc, #40]	@ (8014760 <IsSticky+0x44>)
 8014738:	fa22 f303 	lsr.w	r3, r2, r3
 801473c:	f003 0301 	and.w	r3, r3, #1
 8014740:	2b00      	cmp	r3, #0
 8014742:	bf14      	ite	ne
 8014744:	2301      	movne	r3, #1
 8014746:	2300      	moveq	r3, #0
 8014748:	b2db      	uxtb	r3, r3
 801474a:	2b00      	cmp	r3, #0
 801474c:	d001      	beq.n	8014752 <IsSticky+0x36>
        case MOTE_MAC_RX_TIMING_SETUP_ANS:
        case MOTE_MAC_TX_PARAM_SETUP_ANS:
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
        case MOTE_MAC_PING_SLOT_CHANNEL_ANS:
#endif /* LORAMAC_VERSION */
            return true;
 801474e:	2301      	movs	r3, #1
 8014750:	e000      	b.n	8014754 <IsSticky+0x38>
        default:
            return false;
 8014752:	2300      	movs	r3, #0
    }
}
 8014754:	4618      	mov	r0, r3
 8014756:	370c      	adds	r7, #12
 8014758:	46bd      	mov	sp, r7
 801475a:	bc80      	pop	{r7}
 801475c:	4770      	bx	lr
 801475e:	bf00      	nop
 8014760:	00020720 	.word	0x00020720

08014764 <IsConfirmationRequired>:
 * \param[IN]   cid            - MAC command identifier
 *
 * \retval                     - Status of the operation
 */
static bool IsConfirmationRequired( uint8_t cid )
{
 8014764:	b480      	push	{r7}
 8014766:	b083      	sub	sp, #12
 8014768:	af00      	add	r7, sp, #0
 801476a:	4603      	mov	r3, r0
 801476c:	71fb      	strb	r3, [r7, #7]
        case MOTE_MAC_REKEY_IND:
        case MOTE_MAC_DEVICE_MODE_IND:
            return true;
#endif /* LORAMAC_VERSION */
        default:
            return false;
 801476e:	2300      	movs	r3, #0
    }
}
 8014770:	4618      	mov	r0, r3
 8014772:	370c      	adds	r7, #12
 8014774:	46bd      	mov	sp, r7
 8014776:	bc80      	pop	{r7}
 8014778:	4770      	bx	lr
	...

0801477c <LoRaMacCommandsInit>:

LoRaMacCommandStatus_t LoRaMacCommandsInit( void )
{
 801477c:	b580      	push	{r7, lr}
 801477e:	af00      	add	r7, sp, #0
    // Initialize with default
    memset1( ( uint8_t* )&CommandsCtx, 0, sizeof( CommandsCtx ) );
 8014780:	f44f 7203 	mov.w	r2, #524	@ 0x20c
 8014784:	2100      	movs	r1, #0
 8014786:	4804      	ldr	r0, [pc, #16]	@ (8014798 <LoRaMacCommandsInit+0x1c>)
 8014788:	f006 fe12 	bl	801b3b0 <memset1>

    LinkedListInit( &CommandsCtx.MacCommandList );
 801478c:	4802      	ldr	r0, [pc, #8]	@ (8014798 <LoRaMacCommandsInit+0x1c>)
 801478e:	f7ff ff2c 	bl	80145ea <LinkedListInit>

    return LORAMAC_COMMANDS_SUCCESS;
 8014792:	2300      	movs	r3, #0
}
 8014794:	4618      	mov	r0, r3
 8014796:	bd80      	pop	{r7, pc}
 8014798:	20001d5c 	.word	0x20001d5c

0801479c <LoRaMacCommandsAddCmd>:

LoRaMacCommandStatus_t LoRaMacCommandsAddCmd( uint8_t cid, uint8_t* payload, size_t payloadSize )
{
 801479c:	b580      	push	{r7, lr}
 801479e:	b086      	sub	sp, #24
 80147a0:	af00      	add	r7, sp, #0
 80147a2:	4603      	mov	r3, r0
 80147a4:	60b9      	str	r1, [r7, #8]
 80147a6:	607a      	str	r2, [r7, #4]
 80147a8:	73fb      	strb	r3, [r7, #15]
    if( payload == NULL )
 80147aa:	68bb      	ldr	r3, [r7, #8]
 80147ac:	2b00      	cmp	r3, #0
 80147ae:	d101      	bne.n	80147b4 <LoRaMacCommandsAddCmd+0x18>
    {
        return LORAMAC_COMMANDS_ERROR_NPE;
 80147b0:	2301      	movs	r3, #1
 80147b2:	e03b      	b.n	801482c <LoRaMacCommandsAddCmd+0x90>
    }
    MacCommand_t* newCmd;

    // Allocate a memory slot
    newCmd = MallocNewMacCommandSlot( );
 80147b4:	f7ff fede 	bl	8014574 <MallocNewMacCommandSlot>
 80147b8:	6178      	str	r0, [r7, #20]

    if( newCmd == NULL )
 80147ba:	697b      	ldr	r3, [r7, #20]
 80147bc:	2b00      	cmp	r3, #0
 80147be:	d101      	bne.n	80147c4 <LoRaMacCommandsAddCmd+0x28>
    {
        return LORAMAC_COMMANDS_ERROR_MEMORY;
 80147c0:	2302      	movs	r3, #2
 80147c2:	e033      	b.n	801482c <LoRaMacCommandsAddCmd+0x90>
    }

    // Add it to the list of Mac commands
    if( LinkedListAdd( &CommandsCtx.MacCommandList, newCmd ) == false )
 80147c4:	6979      	ldr	r1, [r7, #20]
 80147c6:	481b      	ldr	r0, [pc, #108]	@ (8014834 <LoRaMacCommandsAddCmd+0x98>)
 80147c8:	f7ff ff24 	bl	8014614 <LinkedListAdd>
 80147cc:	4603      	mov	r3, r0
 80147ce:	f083 0301 	eor.w	r3, r3, #1
 80147d2:	b2db      	uxtb	r3, r3
 80147d4:	2b00      	cmp	r3, #0
 80147d6:	d001      	beq.n	80147dc <LoRaMacCommandsAddCmd+0x40>
    {
        return LORAMAC_COMMANDS_ERROR;
 80147d8:	2305      	movs	r3, #5
 80147da:	e027      	b.n	801482c <LoRaMacCommandsAddCmd+0x90>
    }

    // Set Values
    newCmd->CID = cid;
 80147dc:	697b      	ldr	r3, [r7, #20]
 80147de:	7bfa      	ldrb	r2, [r7, #15]
 80147e0:	711a      	strb	r2, [r3, #4]
    newCmd->PayloadSize = payloadSize;
 80147e2:	697b      	ldr	r3, [r7, #20]
 80147e4:	687a      	ldr	r2, [r7, #4]
 80147e6:	609a      	str	r2, [r3, #8]
    memcpy1( ( uint8_t* )newCmd->Payload, payload, payloadSize );
 80147e8:	697b      	ldr	r3, [r7, #20]
 80147ea:	3305      	adds	r3, #5
 80147ec:	687a      	ldr	r2, [r7, #4]
 80147ee:	b292      	uxth	r2, r2
 80147f0:	68b9      	ldr	r1, [r7, #8]
 80147f2:	4618      	mov	r0, r3
 80147f4:	f006 fda1 	bl	801b33a <memcpy1>
    newCmd->IsSticky = IsSticky( cid );
 80147f8:	7bfb      	ldrb	r3, [r7, #15]
 80147fa:	4618      	mov	r0, r3
 80147fc:	f7ff ff8e 	bl	801471c <IsSticky>
 8014800:	4603      	mov	r3, r0
 8014802:	461a      	mov	r2, r3
 8014804:	697b      	ldr	r3, [r7, #20]
 8014806:	731a      	strb	r2, [r3, #12]
    newCmd->IsConfirmationRequired = IsConfirmationRequired( cid );
 8014808:	7bfb      	ldrb	r3, [r7, #15]
 801480a:	4618      	mov	r0, r3
 801480c:	f7ff ffaa 	bl	8014764 <IsConfirmationRequired>
 8014810:	4603      	mov	r3, r0
 8014812:	461a      	mov	r2, r3
 8014814:	697b      	ldr	r3, [r7, #20]
 8014816:	735a      	strb	r2, [r3, #13]

    CommandsCtx.SerializedCmdsSize += ( CID_FIELD_SIZE + payloadSize );
 8014818:	4b06      	ldr	r3, [pc, #24]	@ (8014834 <LoRaMacCommandsAddCmd+0x98>)
 801481a:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 801481e:	687b      	ldr	r3, [r7, #4]
 8014820:	4413      	add	r3, r2
 8014822:	3301      	adds	r3, #1
 8014824:	4a03      	ldr	r2, [pc, #12]	@ (8014834 <LoRaMacCommandsAddCmd+0x98>)
 8014826:	f8c2 3208 	str.w	r3, [r2, #520]	@ 0x208

    return LORAMAC_COMMANDS_SUCCESS;
 801482a:	2300      	movs	r3, #0
}
 801482c:	4618      	mov	r0, r3
 801482e:	3718      	adds	r7, #24
 8014830:	46bd      	mov	sp, r7
 8014832:	bd80      	pop	{r7, pc}
 8014834:	20001d5c 	.word	0x20001d5c

08014838 <LoRaMacCommandsRemoveCmd>:

LoRaMacCommandStatus_t LoRaMacCommandsRemoveCmd( MacCommand_t* macCmd )
{
 8014838:	b580      	push	{r7, lr}
 801483a:	b082      	sub	sp, #8
 801483c:	af00      	add	r7, sp, #0
 801483e:	6078      	str	r0, [r7, #4]
    if( macCmd == NULL )
 8014840:	687b      	ldr	r3, [r7, #4]
 8014842:	2b00      	cmp	r3, #0
 8014844:	d101      	bne.n	801484a <LoRaMacCommandsRemoveCmd+0x12>
    {
        return LORAMAC_COMMANDS_ERROR_NPE;
 8014846:	2301      	movs	r3, #1
 8014848:	e021      	b.n	801488e <LoRaMacCommandsRemoveCmd+0x56>
    }

    // Remove the Mac command element from MacCommandList
    if( LinkedListRemove( &CommandsCtx.MacCommandList, macCmd ) == false )
 801484a:	6879      	ldr	r1, [r7, #4]
 801484c:	4812      	ldr	r0, [pc, #72]	@ (8014898 <LoRaMacCommandsRemoveCmd+0x60>)
 801484e:	f7ff ff32 	bl	80146b6 <LinkedListRemove>
 8014852:	4603      	mov	r3, r0
 8014854:	f083 0301 	eor.w	r3, r3, #1
 8014858:	b2db      	uxtb	r3, r3
 801485a:	2b00      	cmp	r3, #0
 801485c:	d001      	beq.n	8014862 <LoRaMacCommandsRemoveCmd+0x2a>
    {
        return LORAMAC_COMMANDS_ERROR_CMD_NOT_FOUND;
 801485e:	2303      	movs	r3, #3
 8014860:	e015      	b.n	801488e <LoRaMacCommandsRemoveCmd+0x56>
    }

    CommandsCtx.SerializedCmdsSize -= ( CID_FIELD_SIZE + macCmd->PayloadSize );
 8014862:	4b0d      	ldr	r3, [pc, #52]	@ (8014898 <LoRaMacCommandsRemoveCmd+0x60>)
 8014864:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 8014868:	687b      	ldr	r3, [r7, #4]
 801486a:	689b      	ldr	r3, [r3, #8]
 801486c:	1ad3      	subs	r3, r2, r3
 801486e:	3b01      	subs	r3, #1
 8014870:	4a09      	ldr	r2, [pc, #36]	@ (8014898 <LoRaMacCommandsRemoveCmd+0x60>)
 8014872:	f8c2 3208 	str.w	r3, [r2, #520]	@ 0x208

    // Free the MacCommand Slot
    if( FreeMacCommandSlot( macCmd ) == false )
 8014876:	6878      	ldr	r0, [r7, #4]
 8014878:	f7ff fea4 	bl	80145c4 <FreeMacCommandSlot>
 801487c:	4603      	mov	r3, r0
 801487e:	f083 0301 	eor.w	r3, r3, #1
 8014882:	b2db      	uxtb	r3, r3
 8014884:	2b00      	cmp	r3, #0
 8014886:	d001      	beq.n	801488c <LoRaMacCommandsRemoveCmd+0x54>
    {
        return LORAMAC_COMMANDS_ERROR;
 8014888:	2305      	movs	r3, #5
 801488a:	e000      	b.n	801488e <LoRaMacCommandsRemoveCmd+0x56>
    }

    return LORAMAC_COMMANDS_SUCCESS;
 801488c:	2300      	movs	r3, #0
}
 801488e:	4618      	mov	r0, r3
 8014890:	3708      	adds	r7, #8
 8014892:	46bd      	mov	sp, r7
 8014894:	bd80      	pop	{r7, pc}
 8014896:	bf00      	nop
 8014898:	20001d5c 	.word	0x20001d5c

0801489c <LoRaMacCommandsGetCmd>:

LoRaMacCommandStatus_t LoRaMacCommandsGetCmd( uint8_t cid, MacCommand_t** macCmd )
{
 801489c:	b480      	push	{r7}
 801489e:	b085      	sub	sp, #20
 80148a0:	af00      	add	r7, sp, #0
 80148a2:	4603      	mov	r3, r0
 80148a4:	6039      	str	r1, [r7, #0]
 80148a6:	71fb      	strb	r3, [r7, #7]
    MacCommand_t* curElement;

    // Start at the head of the list
    curElement = CommandsCtx.MacCommandList.First;
 80148a8:	4b0e      	ldr	r3, [pc, #56]	@ (80148e4 <LoRaMacCommandsGetCmd+0x48>)
 80148aa:	681b      	ldr	r3, [r3, #0]
 80148ac:	60fb      	str	r3, [r7, #12]

    // Loop through all elements until we find the element with the given CID
    while( ( curElement != NULL ) && ( curElement->CID != cid ) )
 80148ae:	e002      	b.n	80148b6 <LoRaMacCommandsGetCmd+0x1a>
    {
        curElement = curElement->Next;
 80148b0:	68fb      	ldr	r3, [r7, #12]
 80148b2:	681b      	ldr	r3, [r3, #0]
 80148b4:	60fb      	str	r3, [r7, #12]
    while( ( curElement != NULL ) && ( curElement->CID != cid ) )
 80148b6:	68fb      	ldr	r3, [r7, #12]
 80148b8:	2b00      	cmp	r3, #0
 80148ba:	d004      	beq.n	80148c6 <LoRaMacCommandsGetCmd+0x2a>
 80148bc:	68fb      	ldr	r3, [r7, #12]
 80148be:	791b      	ldrb	r3, [r3, #4]
 80148c0:	79fa      	ldrb	r2, [r7, #7]
 80148c2:	429a      	cmp	r2, r3
 80148c4:	d1f4      	bne.n	80148b0 <LoRaMacCommandsGetCmd+0x14>
    }

    // Update the pointer anyway
    *macCmd = curElement;
 80148c6:	683b      	ldr	r3, [r7, #0]
 80148c8:	68fa      	ldr	r2, [r7, #12]
 80148ca:	601a      	str	r2, [r3, #0]

    // Handle error in case if we reached the end without finding it.
    if( curElement == NULL )
 80148cc:	68fb      	ldr	r3, [r7, #12]
 80148ce:	2b00      	cmp	r3, #0
 80148d0:	d101      	bne.n	80148d6 <LoRaMacCommandsGetCmd+0x3a>
    {
        return LORAMAC_COMMANDS_ERROR_CMD_NOT_FOUND;
 80148d2:	2303      	movs	r3, #3
 80148d4:	e000      	b.n	80148d8 <LoRaMacCommandsGetCmd+0x3c>
    }
    return LORAMAC_COMMANDS_SUCCESS;
 80148d6:	2300      	movs	r3, #0
}
 80148d8:	4618      	mov	r0, r3
 80148da:	3714      	adds	r7, #20
 80148dc:	46bd      	mov	sp, r7
 80148de:	bc80      	pop	{r7}
 80148e0:	4770      	bx	lr
 80148e2:	bf00      	nop
 80148e4:	20001d5c 	.word	0x20001d5c

080148e8 <LoRaMacCommandsRemoveNoneStickyCmds>:

LoRaMacCommandStatus_t LoRaMacCommandsRemoveNoneStickyCmds( void )
{
 80148e8:	b580      	push	{r7, lr}
 80148ea:	b082      	sub	sp, #8
 80148ec:	af00      	add	r7, sp, #0
    MacCommand_t* curElement;
    MacCommand_t* nexElement;

    // Start at the head of the list
    curElement = CommandsCtx.MacCommandList.First;
 80148ee:	4b0f      	ldr	r3, [pc, #60]	@ (801492c <LoRaMacCommandsRemoveNoneStickyCmds+0x44>)
 80148f0:	681b      	ldr	r3, [r3, #0]
 80148f2:	607b      	str	r3, [r7, #4]

    // Loop through all elements
    while( curElement != NULL )
 80148f4:	e012      	b.n	801491c <LoRaMacCommandsRemoveNoneStickyCmds+0x34>
    {
        if( curElement->IsSticky == false )
 80148f6:	687b      	ldr	r3, [r7, #4]
 80148f8:	7b1b      	ldrb	r3, [r3, #12]
 80148fa:	f083 0301 	eor.w	r3, r3, #1
 80148fe:	b2db      	uxtb	r3, r3
 8014900:	2b00      	cmp	r3, #0
 8014902:	d008      	beq.n	8014916 <LoRaMacCommandsRemoveNoneStickyCmds+0x2e>
        {
            nexElement = curElement->Next;
 8014904:	687b      	ldr	r3, [r7, #4]
 8014906:	681b      	ldr	r3, [r3, #0]
 8014908:	603b      	str	r3, [r7, #0]
            LoRaMacCommandsRemoveCmd( curElement );
 801490a:	6878      	ldr	r0, [r7, #4]
 801490c:	f7ff ff94 	bl	8014838 <LoRaMacCommandsRemoveCmd>
            curElement = nexElement;
 8014910:	683b      	ldr	r3, [r7, #0]
 8014912:	607b      	str	r3, [r7, #4]
 8014914:	e002      	b.n	801491c <LoRaMacCommandsRemoveNoneStickyCmds+0x34>
        }
        else
        {
            curElement = curElement->Next;
 8014916:	687b      	ldr	r3, [r7, #4]
 8014918:	681b      	ldr	r3, [r3, #0]
 801491a:	607b      	str	r3, [r7, #4]
    while( curElement != NULL )
 801491c:	687b      	ldr	r3, [r7, #4]
 801491e:	2b00      	cmp	r3, #0
 8014920:	d1e9      	bne.n	80148f6 <LoRaMacCommandsRemoveNoneStickyCmds+0xe>
        }
    }

    return LORAMAC_COMMANDS_SUCCESS;
 8014922:	2300      	movs	r3, #0
}
 8014924:	4618      	mov	r0, r3
 8014926:	3708      	adds	r7, #8
 8014928:	46bd      	mov	sp, r7
 801492a:	bd80      	pop	{r7, pc}
 801492c:	20001d5c 	.word	0x20001d5c

08014930 <LoRaMacCommandsRemoveStickyAnsCmds>:

LoRaMacCommandStatus_t LoRaMacCommandsRemoveStickyAnsCmds( void )
{
 8014930:	b580      	push	{r7, lr}
 8014932:	b082      	sub	sp, #8
 8014934:	af00      	add	r7, sp, #0
    MacCommand_t* curElement;
    MacCommand_t* nexElement;

    // Start at the head of the list
    curElement = CommandsCtx.MacCommandList.First;
 8014936:	4b13      	ldr	r3, [pc, #76]	@ (8014984 <LoRaMacCommandsRemoveStickyAnsCmds+0x54>)
 8014938:	681b      	ldr	r3, [r3, #0]
 801493a:	607b      	str	r3, [r7, #4]

    // Loop through all elements
    while( curElement != NULL )
 801493c:	e01a      	b.n	8014974 <LoRaMacCommandsRemoveStickyAnsCmds+0x44>
    {
        nexElement = curElement->Next;
 801493e:	687b      	ldr	r3, [r7, #4]
 8014940:	681b      	ldr	r3, [r3, #0]
 8014942:	603b      	str	r3, [r7, #0]
        if( ( IsSticky( curElement->CID ) == true ) &&
 8014944:	687b      	ldr	r3, [r7, #4]
 8014946:	791b      	ldrb	r3, [r3, #4]
 8014948:	4618      	mov	r0, r3
 801494a:	f7ff fee7 	bl	801471c <IsSticky>
 801494e:	4603      	mov	r3, r0
 8014950:	2b00      	cmp	r3, #0
 8014952:	d00d      	beq.n	8014970 <LoRaMacCommandsRemoveStickyAnsCmds+0x40>
            ( IsConfirmationRequired( curElement->CID ) == false ) )
 8014954:	687b      	ldr	r3, [r7, #4]
 8014956:	791b      	ldrb	r3, [r3, #4]
 8014958:	4618      	mov	r0, r3
 801495a:	f7ff ff03 	bl	8014764 <IsConfirmationRequired>
 801495e:	4603      	mov	r3, r0
 8014960:	f083 0301 	eor.w	r3, r3, #1
 8014964:	b2db      	uxtb	r3, r3
        if( ( IsSticky( curElement->CID ) == true ) &&
 8014966:	2b00      	cmp	r3, #0
 8014968:	d002      	beq.n	8014970 <LoRaMacCommandsRemoveStickyAnsCmds+0x40>
        {
            LoRaMacCommandsRemoveCmd( curElement );
 801496a:	6878      	ldr	r0, [r7, #4]
 801496c:	f7ff ff64 	bl	8014838 <LoRaMacCommandsRemoveCmd>
        }
        curElement = nexElement;
 8014970:	683b      	ldr	r3, [r7, #0]
 8014972:	607b      	str	r3, [r7, #4]
    while( curElement != NULL )
 8014974:	687b      	ldr	r3, [r7, #4]
 8014976:	2b00      	cmp	r3, #0
 8014978:	d1e1      	bne.n	801493e <LoRaMacCommandsRemoveStickyAnsCmds+0xe>
    }

    return LORAMAC_COMMANDS_SUCCESS;
 801497a:	2300      	movs	r3, #0
}
 801497c:	4618      	mov	r0, r3
 801497e:	3708      	adds	r7, #8
 8014980:	46bd      	mov	sp, r7
 8014982:	bd80      	pop	{r7, pc}
 8014984:	20001d5c 	.word	0x20001d5c

08014988 <LoRaMacCommandsGetSizeSerializedCmds>:

LoRaMacCommandStatus_t LoRaMacCommandsGetSizeSerializedCmds( size_t* size )
{
 8014988:	b480      	push	{r7}
 801498a:	b083      	sub	sp, #12
 801498c:	af00      	add	r7, sp, #0
 801498e:	6078      	str	r0, [r7, #4]
    if( size == NULL )
 8014990:	687b      	ldr	r3, [r7, #4]
 8014992:	2b00      	cmp	r3, #0
 8014994:	d101      	bne.n	801499a <LoRaMacCommandsGetSizeSerializedCmds+0x12>
    {
        return LORAMAC_COMMANDS_ERROR_NPE;
 8014996:	2301      	movs	r3, #1
 8014998:	e005      	b.n	80149a6 <LoRaMacCommandsGetSizeSerializedCmds+0x1e>
    }
    *size = CommandsCtx.SerializedCmdsSize;
 801499a:	4b05      	ldr	r3, [pc, #20]	@ (80149b0 <LoRaMacCommandsGetSizeSerializedCmds+0x28>)
 801499c:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 80149a0:	687b      	ldr	r3, [r7, #4]
 80149a2:	601a      	str	r2, [r3, #0]
    return LORAMAC_COMMANDS_SUCCESS;
 80149a4:	2300      	movs	r3, #0
}
 80149a6:	4618      	mov	r0, r3
 80149a8:	370c      	adds	r7, #12
 80149aa:	46bd      	mov	sp, r7
 80149ac:	bc80      	pop	{r7}
 80149ae:	4770      	bx	lr
 80149b0:	20001d5c 	.word	0x20001d5c

080149b4 <LoRaMacCommandsSerializeCmds>:

LoRaMacCommandStatus_t LoRaMacCommandsSerializeCmds( size_t availableSize, size_t* effectiveSize, uint8_t* buffer )
{
 80149b4:	b580      	push	{r7, lr}
 80149b6:	b088      	sub	sp, #32
 80149b8:	af00      	add	r7, sp, #0
 80149ba:	60f8      	str	r0, [r7, #12]
 80149bc:	60b9      	str	r1, [r7, #8]
 80149be:	607a      	str	r2, [r7, #4]
    MacCommand_t* curElement = CommandsCtx.MacCommandList.First;
 80149c0:	4b25      	ldr	r3, [pc, #148]	@ (8014a58 <LoRaMacCommandsSerializeCmds+0xa4>)
 80149c2:	681b      	ldr	r3, [r3, #0]
 80149c4:	61fb      	str	r3, [r7, #28]
    MacCommand_t* nextElement;
    uint8_t itr = 0;
 80149c6:	2300      	movs	r3, #0
 80149c8:	76fb      	strb	r3, [r7, #27]

    if( ( buffer == NULL ) || ( effectiveSize == NULL ) )
 80149ca:	687b      	ldr	r3, [r7, #4]
 80149cc:	2b00      	cmp	r3, #0
 80149ce:	d002      	beq.n	80149d6 <LoRaMacCommandsSerializeCmds+0x22>
 80149d0:	68bb      	ldr	r3, [r7, #8]
 80149d2:	2b00      	cmp	r3, #0
 80149d4:	d126      	bne.n	8014a24 <LoRaMacCommandsSerializeCmds+0x70>
    {
        return LORAMAC_COMMANDS_ERROR_NPE;
 80149d6:	2301      	movs	r3, #1
 80149d8:	e039      	b.n	8014a4e <LoRaMacCommandsSerializeCmds+0x9a>

    // Loop through all elements which fits into the buffer
    while( curElement != NULL )
    {
        // If the next MAC command still fits into the buffer, add it.
        if( ( availableSize - itr ) >= ( CID_FIELD_SIZE + curElement->PayloadSize ) )
 80149da:	7efb      	ldrb	r3, [r7, #27]
 80149dc:	68fa      	ldr	r2, [r7, #12]
 80149de:	1ad2      	subs	r2, r2, r3
 80149e0:	69fb      	ldr	r3, [r7, #28]
 80149e2:	689b      	ldr	r3, [r3, #8]
 80149e4:	3301      	adds	r3, #1
 80149e6:	429a      	cmp	r2, r3
 80149e8:	d320      	bcc.n	8014a2c <LoRaMacCommandsSerializeCmds+0x78>
        {
            buffer[itr++] = curElement->CID;
 80149ea:	7efb      	ldrb	r3, [r7, #27]
 80149ec:	1c5a      	adds	r2, r3, #1
 80149ee:	76fa      	strb	r2, [r7, #27]
 80149f0:	461a      	mov	r2, r3
 80149f2:	687b      	ldr	r3, [r7, #4]
 80149f4:	4413      	add	r3, r2
 80149f6:	69fa      	ldr	r2, [r7, #28]
 80149f8:	7912      	ldrb	r2, [r2, #4]
 80149fa:	701a      	strb	r2, [r3, #0]
            memcpy1( &buffer[itr], curElement->Payload, curElement->PayloadSize );
 80149fc:	7efb      	ldrb	r3, [r7, #27]
 80149fe:	687a      	ldr	r2, [r7, #4]
 8014a00:	18d0      	adds	r0, r2, r3
 8014a02:	69fb      	ldr	r3, [r7, #28]
 8014a04:	1d59      	adds	r1, r3, #5
 8014a06:	69fb      	ldr	r3, [r7, #28]
 8014a08:	689b      	ldr	r3, [r3, #8]
 8014a0a:	b29b      	uxth	r3, r3
 8014a0c:	461a      	mov	r2, r3
 8014a0e:	f006 fc94 	bl	801b33a <memcpy1>
            itr += curElement->PayloadSize;
 8014a12:	69fb      	ldr	r3, [r7, #28]
 8014a14:	689b      	ldr	r3, [r3, #8]
 8014a16:	b2da      	uxtb	r2, r3
 8014a18:	7efb      	ldrb	r3, [r7, #27]
 8014a1a:	4413      	add	r3, r2
 8014a1c:	76fb      	strb	r3, [r7, #27]
        }
        else
        {
            break;
        }
        curElement = curElement->Next;
 8014a1e:	69fb      	ldr	r3, [r7, #28]
 8014a20:	681b      	ldr	r3, [r3, #0]
 8014a22:	61fb      	str	r3, [r7, #28]
    while( curElement != NULL )
 8014a24:	69fb      	ldr	r3, [r7, #28]
 8014a26:	2b00      	cmp	r3, #0
 8014a28:	d1d7      	bne.n	80149da <LoRaMacCommandsSerializeCmds+0x26>
 8014a2a:	e009      	b.n	8014a40 <LoRaMacCommandsSerializeCmds+0x8c>
            break;
 8014a2c:	bf00      	nop
    }

    // Remove all commands which do not fit into the buffer
    while( curElement != NULL )
 8014a2e:	e007      	b.n	8014a40 <LoRaMacCommandsSerializeCmds+0x8c>
    {
        // Store the next element before removing the current one
        nextElement = curElement->Next;
 8014a30:	69fb      	ldr	r3, [r7, #28]
 8014a32:	681b      	ldr	r3, [r3, #0]
 8014a34:	617b      	str	r3, [r7, #20]
        LoRaMacCommandsRemoveCmd( curElement );
 8014a36:	69f8      	ldr	r0, [r7, #28]
 8014a38:	f7ff fefe 	bl	8014838 <LoRaMacCommandsRemoveCmd>
        curElement = nextElement;
 8014a3c:	697b      	ldr	r3, [r7, #20]
 8014a3e:	61fb      	str	r3, [r7, #28]
    while( curElement != NULL )
 8014a40:	69fb      	ldr	r3, [r7, #28]
 8014a42:	2b00      	cmp	r3, #0
 8014a44:	d1f4      	bne.n	8014a30 <LoRaMacCommandsSerializeCmds+0x7c>
    }

    // Fetch the effective size of the mac commands
    LoRaMacCommandsGetSizeSerializedCmds( effectiveSize );
 8014a46:	68b8      	ldr	r0, [r7, #8]
 8014a48:	f7ff ff9e 	bl	8014988 <LoRaMacCommandsGetSizeSerializedCmds>

    return LORAMAC_COMMANDS_SUCCESS;
 8014a4c:	2300      	movs	r3, #0
}
 8014a4e:	4618      	mov	r0, r3
 8014a50:	3720      	adds	r7, #32
 8014a52:	46bd      	mov	sp, r7
 8014a54:	bd80      	pop	{r7, pc}
 8014a56:	bf00      	nop
 8014a58:	20001d5c 	.word	0x20001d5c

08014a5c <LoRaMacCommandsGetCmdSize>:

uint8_t LoRaMacCommandsGetCmdSize( uint8_t cid )
{
 8014a5c:	b480      	push	{r7}
 8014a5e:	b085      	sub	sp, #20
 8014a60:	af00      	add	r7, sp, #0
 8014a62:	4603      	mov	r3, r0
 8014a64:	71fb      	strb	r3, [r7, #7]
    uint8_t cidSize = 0;
 8014a66:	2300      	movs	r3, #0
 8014a68:	73fb      	strb	r3, [r7, #15]

    // Decode Frame MAC commands
    switch( cid )
 8014a6a:	79fb      	ldrb	r3, [r7, #7]
 8014a6c:	3b02      	subs	r3, #2
 8014a6e:	2b11      	cmp	r3, #17
 8014a70:	d850      	bhi.n	8014b14 <LoRaMacCommandsGetCmdSize+0xb8>
 8014a72:	a201      	add	r2, pc, #4	@ (adr r2, 8014a78 <LoRaMacCommandsGetCmdSize+0x1c>)
 8014a74:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8014a78:	08014ac1 	.word	0x08014ac1
 8014a7c:	08014ac7 	.word	0x08014ac7
 8014a80:	08014acd 	.word	0x08014acd
 8014a84:	08014ad3 	.word	0x08014ad3
 8014a88:	08014ad9 	.word	0x08014ad9
 8014a8c:	08014adf 	.word	0x08014adf
 8014a90:	08014ae5 	.word	0x08014ae5
 8014a94:	08014aeb 	.word	0x08014aeb
 8014a98:	08014af1 	.word	0x08014af1
 8014a9c:	08014b15 	.word	0x08014b15
 8014aa0:	08014b15 	.word	0x08014b15
 8014aa4:	08014af7 	.word	0x08014af7
 8014aa8:	08014b15 	.word	0x08014b15
 8014aac:	08014b15 	.word	0x08014b15
 8014ab0:	08014afd 	.word	0x08014afd
 8014ab4:	08014b03 	.word	0x08014b03
 8014ab8:	08014b09 	.word	0x08014b09
 8014abc:	08014b0f 	.word	0x08014b0f
        }
#endif /* LORAMAC_VERSION */
        case SRV_MAC_LINK_CHECK_ANS:
        {
            // cid + Margin + GwCnt
            cidSize = 3;
 8014ac0:	2303      	movs	r3, #3
 8014ac2:	73fb      	strb	r3, [r7, #15]
            break;
 8014ac4:	e027      	b.n	8014b16 <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_LINK_ADR_REQ:
        {
            // cid + DataRate_TXPower + ChMask (2) + Redundancy
            cidSize = 5;
 8014ac6:	2305      	movs	r3, #5
 8014ac8:	73fb      	strb	r3, [r7, #15]
            break;
 8014aca:	e024      	b.n	8014b16 <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_DUTY_CYCLE_REQ:
        {
            // cid + DutyCyclePL
            cidSize = 2;
 8014acc:	2302      	movs	r3, #2
 8014ace:	73fb      	strb	r3, [r7, #15]
            break;
 8014ad0:	e021      	b.n	8014b16 <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_RX_PARAM_SETUP_REQ:
        {
            // cid + DLsettings + Frequency (3)
            cidSize = 5;
 8014ad2:	2305      	movs	r3, #5
 8014ad4:	73fb      	strb	r3, [r7, #15]
            break;
 8014ad6:	e01e      	b.n	8014b16 <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_DEV_STATUS_REQ:
        {
            // cid
            cidSize = 1;
 8014ad8:	2301      	movs	r3, #1
 8014ada:	73fb      	strb	r3, [r7, #15]
            break;
 8014adc:	e01b      	b.n	8014b16 <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_NEW_CHANNEL_REQ:
        {
            // cid + ChIndex + Frequency (3) + DrRange
            cidSize = 6;
 8014ade:	2306      	movs	r3, #6
 8014ae0:	73fb      	strb	r3, [r7, #15]
            break;
 8014ae2:	e018      	b.n	8014b16 <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_RX_TIMING_SETUP_REQ:
        {
            // cid + Settings
            cidSize = 2;
 8014ae4:	2302      	movs	r3, #2
 8014ae6:	73fb      	strb	r3, [r7, #15]
            break;
 8014ae8:	e015      	b.n	8014b16 <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_TX_PARAM_SETUP_REQ:
        {
            // cid + EIRP_DwellTime
            cidSize = 2;
 8014aea:	2302      	movs	r3, #2
 8014aec:	73fb      	strb	r3, [r7, #15]
            break;
 8014aee:	e012      	b.n	8014b16 <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_DL_CHANNEL_REQ:
        {
            // cid + ChIndex + Frequency (3)
            cidSize = 5;
 8014af0:	2305      	movs	r3, #5
 8014af2:	73fb      	strb	r3, [r7, #15]
            break;
 8014af4:	e00f      	b.n	8014b16 <LoRaMacCommandsGetCmdSize+0xba>
        }
#endif /* LORAMAC_VERSION */
        case SRV_MAC_DEVICE_TIME_ANS:
        {
            // cid + Seconds (4) + Fractional seconds (1)
            cidSize = 6;
 8014af6:	2306      	movs	r3, #6
 8014af8:	73fb      	strb	r3, [r7, #15]
            break;
 8014afa:	e00c      	b.n	8014b16 <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_PING_SLOT_INFO_ANS:
        {
            // cid
            cidSize = 1;
 8014afc:	2301      	movs	r3, #1
 8014afe:	73fb      	strb	r3, [r7, #15]
            break;
 8014b00:	e009      	b.n	8014b16 <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_PING_SLOT_CHANNEL_REQ:
        {
            // cid + Frequency (3) + DR
            cidSize = 5;
 8014b02:	2305      	movs	r3, #5
 8014b04:	73fb      	strb	r3, [r7, #15]
            break;
 8014b06:	e006      	b.n	8014b16 <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_BEACON_TIMING_ANS:
        {
            // cid + TimingDelay (2) + Channel
            cidSize = 4;
 8014b08:	2304      	movs	r3, #4
 8014b0a:	73fb      	strb	r3, [r7, #15]
            break;
 8014b0c:	e003      	b.n	8014b16 <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_BEACON_FREQ_REQ:
        {
            // cid + Frequency (3)
            cidSize = 4;
 8014b0e:	2304      	movs	r3, #4
 8014b10:	73fb      	strb	r3, [r7, #15]
            break;
 8014b12:	e000      	b.n	8014b16 <LoRaMacCommandsGetCmdSize+0xba>
        }
        default:
        {
            // Unknown command. ABORT MAC commands processing
            break;
 8014b14:	bf00      	nop
        }
    }
    return cidSize;
 8014b16:	7bfb      	ldrb	r3, [r7, #15]
}
 8014b18:	4618      	mov	r0, r3
 8014b1a:	3714      	adds	r7, #20
 8014b1c:	46bd      	mov	sp, r7
 8014b1e:	bc80      	pop	{r7}
 8014b20:	4770      	bx	lr
 8014b22:	bf00      	nop

08014b24 <IncreaseBufferPointer>:
 * Module context.
 */
static LoRaMacConfirmQueueCtx_t ConfirmQueueCtx;

static MlmeConfirmQueue_t* IncreaseBufferPointer( MlmeConfirmQueue_t* bufferPointer )
{
 8014b24:	b480      	push	{r7}
 8014b26:	b083      	sub	sp, #12
 8014b28:	af00      	add	r7, sp, #0
 8014b2a:	6078      	str	r0, [r7, #4]
    if( bufferPointer == &ConfirmQueueCtx.Nvm.MlmeConfirmQueue[LORA_MAC_MLME_CONFIRM_QUEUE_LEN - 1] )
 8014b2c:	687b      	ldr	r3, [r7, #4]
 8014b2e:	4a07      	ldr	r2, [pc, #28]	@ (8014b4c <IncreaseBufferPointer+0x28>)
 8014b30:	4293      	cmp	r3, r2
 8014b32:	d102      	bne.n	8014b3a <IncreaseBufferPointer+0x16>
    {
        // Reset to the first element
        bufferPointer = ConfirmQueueCtx.Nvm.MlmeConfirmQueue;
 8014b34:	4b06      	ldr	r3, [pc, #24]	@ (8014b50 <IncreaseBufferPointer+0x2c>)
 8014b36:	607b      	str	r3, [r7, #4]
 8014b38:	e002      	b.n	8014b40 <IncreaseBufferPointer+0x1c>
    }
    else
    {
        // Increase
        bufferPointer++;
 8014b3a:	687b      	ldr	r3, [r7, #4]
 8014b3c:	3304      	adds	r3, #4
 8014b3e:	607b      	str	r3, [r7, #4]
    }
    return bufferPointer;
 8014b40:	687b      	ldr	r3, [r7, #4]
}
 8014b42:	4618      	mov	r0, r3
 8014b44:	370c      	adds	r7, #12
 8014b46:	46bd      	mov	sp, r7
 8014b48:	bc80      	pop	{r7}
 8014b4a:	4770      	bx	lr
 8014b4c:	20001f84 	.word	0x20001f84
 8014b50:	20001f74 	.word	0x20001f74

08014b54 <IsListEmpty>:
    }
    return bufferPointer;
}

static bool IsListEmpty( uint8_t count )
{
 8014b54:	b480      	push	{r7}
 8014b56:	b083      	sub	sp, #12
 8014b58:	af00      	add	r7, sp, #0
 8014b5a:	4603      	mov	r3, r0
 8014b5c:	71fb      	strb	r3, [r7, #7]
    if( count == 0 )
 8014b5e:	79fb      	ldrb	r3, [r7, #7]
 8014b60:	2b00      	cmp	r3, #0
 8014b62:	d101      	bne.n	8014b68 <IsListEmpty+0x14>
    {
        return true;
 8014b64:	2301      	movs	r3, #1
 8014b66:	e000      	b.n	8014b6a <IsListEmpty+0x16>
    }
    return false;
 8014b68:	2300      	movs	r3, #0
}
 8014b6a:	4618      	mov	r0, r3
 8014b6c:	370c      	adds	r7, #12
 8014b6e:	46bd      	mov	sp, r7
 8014b70:	bc80      	pop	{r7}
 8014b72:	4770      	bx	lr

08014b74 <IsListFull>:

static bool IsListFull( uint8_t count )
{
 8014b74:	b480      	push	{r7}
 8014b76:	b083      	sub	sp, #12
 8014b78:	af00      	add	r7, sp, #0
 8014b7a:	4603      	mov	r3, r0
 8014b7c:	71fb      	strb	r3, [r7, #7]
    if( count >= LORA_MAC_MLME_CONFIRM_QUEUE_LEN )
 8014b7e:	79fb      	ldrb	r3, [r7, #7]
 8014b80:	2b04      	cmp	r3, #4
 8014b82:	d901      	bls.n	8014b88 <IsListFull+0x14>
    {
        return true;
 8014b84:	2301      	movs	r3, #1
 8014b86:	e000      	b.n	8014b8a <IsListFull+0x16>
    }
    return false;
 8014b88:	2300      	movs	r3, #0
}
 8014b8a:	4618      	mov	r0, r3
 8014b8c:	370c      	adds	r7, #12
 8014b8e:	46bd      	mov	sp, r7
 8014b90:	bc80      	pop	{r7}
 8014b92:	4770      	bx	lr

08014b94 <GetElement>:

static MlmeConfirmQueue_t* GetElement( Mlme_t request, MlmeConfirmQueue_t* bufferStart, MlmeConfirmQueue_t* bufferEnd )
{
 8014b94:	b580      	push	{r7, lr}
 8014b96:	b086      	sub	sp, #24
 8014b98:	af00      	add	r7, sp, #0
 8014b9a:	4603      	mov	r3, r0
 8014b9c:	60b9      	str	r1, [r7, #8]
 8014b9e:	607a      	str	r2, [r7, #4]
 8014ba0:	73fb      	strb	r3, [r7, #15]
    MlmeConfirmQueue_t* element = bufferStart;
 8014ba2:	68bb      	ldr	r3, [r7, #8]
 8014ba4:	617b      	str	r3, [r7, #20]

    if( IsListEmpty( ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt ) == true )
 8014ba6:	4b13      	ldr	r3, [pc, #76]	@ (8014bf4 <GetElement+0x60>)
 8014ba8:	f893 3020 	ldrb.w	r3, [r3, #32]
 8014bac:	4618      	mov	r0, r3
 8014bae:	f7ff ffd1 	bl	8014b54 <IsListEmpty>
 8014bb2:	4603      	mov	r3, r0
 8014bb4:	2b00      	cmp	r3, #0
 8014bb6:	d001      	beq.n	8014bbc <GetElement+0x28>
    {
        return NULL;
 8014bb8:	2300      	movs	r3, #0
 8014bba:	e017      	b.n	8014bec <GetElement+0x58>
    }

    for( uint8_t elementCnt = 0; elementCnt < ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt; elementCnt++ )
 8014bbc:	2300      	movs	r3, #0
 8014bbe:	74fb      	strb	r3, [r7, #19]
 8014bc0:	e00d      	b.n	8014bde <GetElement+0x4a>
    {
        if( element->Request == request )
 8014bc2:	697b      	ldr	r3, [r7, #20]
 8014bc4:	781b      	ldrb	r3, [r3, #0]
 8014bc6:	7bfa      	ldrb	r2, [r7, #15]
 8014bc8:	429a      	cmp	r2, r3
 8014bca:	d101      	bne.n	8014bd0 <GetElement+0x3c>
        {
            // We have found the element
            return element;
 8014bcc:	697b      	ldr	r3, [r7, #20]
 8014bce:	e00d      	b.n	8014bec <GetElement+0x58>
        }
        element = IncreaseBufferPointer( element );
 8014bd0:	6978      	ldr	r0, [r7, #20]
 8014bd2:	f7ff ffa7 	bl	8014b24 <IncreaseBufferPointer>
 8014bd6:	6178      	str	r0, [r7, #20]
    for( uint8_t elementCnt = 0; elementCnt < ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt; elementCnt++ )
 8014bd8:	7cfb      	ldrb	r3, [r7, #19]
 8014bda:	3301      	adds	r3, #1
 8014bdc:	74fb      	strb	r3, [r7, #19]
 8014bde:	4b05      	ldr	r3, [pc, #20]	@ (8014bf4 <GetElement+0x60>)
 8014be0:	f893 3020 	ldrb.w	r3, [r3, #32]
 8014be4:	7cfa      	ldrb	r2, [r7, #19]
 8014be6:	429a      	cmp	r2, r3
 8014be8:	d3eb      	bcc.n	8014bc2 <GetElement+0x2e>
    }

    return NULL;
 8014bea:	2300      	movs	r3, #0
}
 8014bec:	4618      	mov	r0, r3
 8014bee:	3718      	adds	r7, #24
 8014bf0:	46bd      	mov	sp, r7
 8014bf2:	bd80      	pop	{r7, pc}
 8014bf4:	20001f68 	.word	0x20001f68

08014bf8 <LoRaMacConfirmQueueInit>:

void LoRaMacConfirmQueueInit( LoRaMacPrimitives_t* primitives )
{
 8014bf8:	b580      	push	{r7, lr}
 8014bfa:	b082      	sub	sp, #8
 8014bfc:	af00      	add	r7, sp, #0
 8014bfe:	6078      	str	r0, [r7, #4]
    ConfirmQueueCtx.Primitives = primitives;
 8014c00:	4a0c      	ldr	r2, [pc, #48]	@ (8014c34 <LoRaMacConfirmQueueInit+0x3c>)
 8014c02:	687b      	ldr	r3, [r7, #4]
 8014c04:	6013      	str	r3, [r2, #0]

    // Init counter
    ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt = 0;
 8014c06:	4b0b      	ldr	r3, [pc, #44]	@ (8014c34 <LoRaMacConfirmQueueInit+0x3c>)
 8014c08:	2200      	movs	r2, #0
 8014c0a:	f883 2020 	strb.w	r2, [r3, #32]

    // Init buffer
    ConfirmQueueCtx.BufferStart = ConfirmQueueCtx.Nvm.MlmeConfirmQueue;
 8014c0e:	4b09      	ldr	r3, [pc, #36]	@ (8014c34 <LoRaMacConfirmQueueInit+0x3c>)
 8014c10:	4a09      	ldr	r2, [pc, #36]	@ (8014c38 <LoRaMacConfirmQueueInit+0x40>)
 8014c12:	605a      	str	r2, [r3, #4]
    ConfirmQueueCtx.BufferEnd = ConfirmQueueCtx.Nvm.MlmeConfirmQueue;
 8014c14:	4b07      	ldr	r3, [pc, #28]	@ (8014c34 <LoRaMacConfirmQueueInit+0x3c>)
 8014c16:	4a08      	ldr	r2, [pc, #32]	@ (8014c38 <LoRaMacConfirmQueueInit+0x40>)
 8014c18:	609a      	str	r2, [r3, #8]

    memset1( ( uint8_t* )ConfirmQueueCtx.Nvm.MlmeConfirmQueue, 0xFF, sizeof( ConfirmQueueCtx.Nvm.MlmeConfirmQueue ) );
 8014c1a:	2214      	movs	r2, #20
 8014c1c:	21ff      	movs	r1, #255	@ 0xff
 8014c1e:	4806      	ldr	r0, [pc, #24]	@ (8014c38 <LoRaMacConfirmQueueInit+0x40>)
 8014c20:	f006 fbc6 	bl	801b3b0 <memset1>

    // Common status
    ConfirmQueueCtx.Nvm.CommonStatus = LORAMAC_EVENT_INFO_STATUS_ERROR;
 8014c24:	4b03      	ldr	r3, [pc, #12]	@ (8014c34 <LoRaMacConfirmQueueInit+0x3c>)
 8014c26:	2201      	movs	r2, #1
 8014c28:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
}
 8014c2c:	bf00      	nop
 8014c2e:	3708      	adds	r7, #8
 8014c30:	46bd      	mov	sp, r7
 8014c32:	bd80      	pop	{r7, pc}
 8014c34:	20001f68 	.word	0x20001f68
 8014c38:	20001f74 	.word	0x20001f74

08014c3c <LoRaMacConfirmQueueAdd>:

bool LoRaMacConfirmQueueAdd( MlmeConfirmQueue_t* mlmeConfirm )
{
 8014c3c:	b580      	push	{r7, lr}
 8014c3e:	b082      	sub	sp, #8
 8014c40:	af00      	add	r7, sp, #0
 8014c42:	6078      	str	r0, [r7, #4]
    if( IsListFull( ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt ) == true )
 8014c44:	4b19      	ldr	r3, [pc, #100]	@ (8014cac <LoRaMacConfirmQueueAdd+0x70>)
 8014c46:	f893 3020 	ldrb.w	r3, [r3, #32]
 8014c4a:	4618      	mov	r0, r3
 8014c4c:	f7ff ff92 	bl	8014b74 <IsListFull>
 8014c50:	4603      	mov	r3, r0
 8014c52:	2b00      	cmp	r3, #0
 8014c54:	d001      	beq.n	8014c5a <LoRaMacConfirmQueueAdd+0x1e>
    {
        // Protect the buffer against overwrites
        return false;
 8014c56:	2300      	movs	r3, #0
 8014c58:	e024      	b.n	8014ca4 <LoRaMacConfirmQueueAdd+0x68>
    }

    // Add the element to the ring buffer
    ConfirmQueueCtx.BufferEnd->Request = mlmeConfirm->Request;
 8014c5a:	4b14      	ldr	r3, [pc, #80]	@ (8014cac <LoRaMacConfirmQueueAdd+0x70>)
 8014c5c:	689b      	ldr	r3, [r3, #8]
 8014c5e:	687a      	ldr	r2, [r7, #4]
 8014c60:	7812      	ldrb	r2, [r2, #0]
 8014c62:	701a      	strb	r2, [r3, #0]
    ConfirmQueueCtx.BufferEnd->Status = mlmeConfirm->Status;
 8014c64:	4b11      	ldr	r3, [pc, #68]	@ (8014cac <LoRaMacConfirmQueueAdd+0x70>)
 8014c66:	689b      	ldr	r3, [r3, #8]
 8014c68:	687a      	ldr	r2, [r7, #4]
 8014c6a:	7852      	ldrb	r2, [r2, #1]
 8014c6c:	705a      	strb	r2, [r3, #1]
    ConfirmQueueCtx.BufferEnd->RestrictCommonReadyToHandle = mlmeConfirm->RestrictCommonReadyToHandle;
 8014c6e:	4b0f      	ldr	r3, [pc, #60]	@ (8014cac <LoRaMacConfirmQueueAdd+0x70>)
 8014c70:	689b      	ldr	r3, [r3, #8]
 8014c72:	687a      	ldr	r2, [r7, #4]
 8014c74:	78d2      	ldrb	r2, [r2, #3]
 8014c76:	70da      	strb	r2, [r3, #3]
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
    ConfirmQueueCtx.BufferEnd->ReadyToHandle = false;
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    ConfirmQueueCtx.BufferEnd->ReadyToHandle = mlmeConfirm->ReadyToHandle;
 8014c78:	4b0c      	ldr	r3, [pc, #48]	@ (8014cac <LoRaMacConfirmQueueAdd+0x70>)
 8014c7a:	689b      	ldr	r3, [r3, #8]
 8014c7c:	687a      	ldr	r2, [r7, #4]
 8014c7e:	7892      	ldrb	r2, [r2, #2]
 8014c80:	709a      	strb	r2, [r3, #2]
#endif /* LORAMAC_VERSION */
    // Increase counter
    ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt++;
 8014c82:	4b0a      	ldr	r3, [pc, #40]	@ (8014cac <LoRaMacConfirmQueueAdd+0x70>)
 8014c84:	f893 3020 	ldrb.w	r3, [r3, #32]
 8014c88:	3301      	adds	r3, #1
 8014c8a:	b2da      	uxtb	r2, r3
 8014c8c:	4b07      	ldr	r3, [pc, #28]	@ (8014cac <LoRaMacConfirmQueueAdd+0x70>)
 8014c8e:	f883 2020 	strb.w	r2, [r3, #32]
    // Update end pointer
    ConfirmQueueCtx.BufferEnd = IncreaseBufferPointer( ConfirmQueueCtx.BufferEnd );
 8014c92:	4b06      	ldr	r3, [pc, #24]	@ (8014cac <LoRaMacConfirmQueueAdd+0x70>)
 8014c94:	689b      	ldr	r3, [r3, #8]
 8014c96:	4618      	mov	r0, r3
 8014c98:	f7ff ff44 	bl	8014b24 <IncreaseBufferPointer>
 8014c9c:	4603      	mov	r3, r0
 8014c9e:	4a03      	ldr	r2, [pc, #12]	@ (8014cac <LoRaMacConfirmQueueAdd+0x70>)
 8014ca0:	6093      	str	r3, [r2, #8]

    return true;
 8014ca2:	2301      	movs	r3, #1
}
 8014ca4:	4618      	mov	r0, r3
 8014ca6:	3708      	adds	r7, #8
 8014ca8:	46bd      	mov	sp, r7
 8014caa:	bd80      	pop	{r7, pc}
 8014cac:	20001f68 	.word	0x20001f68

08014cb0 <LoRaMacConfirmQueueRemoveFirst>:

    return true;
}

bool LoRaMacConfirmQueueRemoveFirst( void )
{
 8014cb0:	b580      	push	{r7, lr}
 8014cb2:	af00      	add	r7, sp, #0
    if( IsListEmpty( ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt ) == true )
 8014cb4:	4b0e      	ldr	r3, [pc, #56]	@ (8014cf0 <LoRaMacConfirmQueueRemoveFirst+0x40>)
 8014cb6:	f893 3020 	ldrb.w	r3, [r3, #32]
 8014cba:	4618      	mov	r0, r3
 8014cbc:	f7ff ff4a 	bl	8014b54 <IsListEmpty>
 8014cc0:	4603      	mov	r3, r0
 8014cc2:	2b00      	cmp	r3, #0
 8014cc4:	d001      	beq.n	8014cca <LoRaMacConfirmQueueRemoveFirst+0x1a>
    {
        return false;
 8014cc6:	2300      	movs	r3, #0
 8014cc8:	e010      	b.n	8014cec <LoRaMacConfirmQueueRemoveFirst+0x3c>
    }

    // Increase counter
    ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt--;
 8014cca:	4b09      	ldr	r3, [pc, #36]	@ (8014cf0 <LoRaMacConfirmQueueRemoveFirst+0x40>)
 8014ccc:	f893 3020 	ldrb.w	r3, [r3, #32]
 8014cd0:	3b01      	subs	r3, #1
 8014cd2:	b2da      	uxtb	r2, r3
 8014cd4:	4b06      	ldr	r3, [pc, #24]	@ (8014cf0 <LoRaMacConfirmQueueRemoveFirst+0x40>)
 8014cd6:	f883 2020 	strb.w	r2, [r3, #32]
    // Update start pointer
    ConfirmQueueCtx.BufferStart = IncreaseBufferPointer( ConfirmQueueCtx.BufferStart );
 8014cda:	4b05      	ldr	r3, [pc, #20]	@ (8014cf0 <LoRaMacConfirmQueueRemoveFirst+0x40>)
 8014cdc:	685b      	ldr	r3, [r3, #4]
 8014cde:	4618      	mov	r0, r3
 8014ce0:	f7ff ff20 	bl	8014b24 <IncreaseBufferPointer>
 8014ce4:	4603      	mov	r3, r0
 8014ce6:	4a02      	ldr	r2, [pc, #8]	@ (8014cf0 <LoRaMacConfirmQueueRemoveFirst+0x40>)
 8014ce8:	6053      	str	r3, [r2, #4]

    return true;
 8014cea:	2301      	movs	r3, #1
}
 8014cec:	4618      	mov	r0, r3
 8014cee:	bd80      	pop	{r7, pc}
 8014cf0:	20001f68 	.word	0x20001f68

08014cf4 <LoRaMacConfirmQueueSetStatus>:

void LoRaMacConfirmQueueSetStatus( LoRaMacEventInfoStatus_t status, Mlme_t request )
{
 8014cf4:	b580      	push	{r7, lr}
 8014cf6:	b084      	sub	sp, #16
 8014cf8:	af00      	add	r7, sp, #0
 8014cfa:	4603      	mov	r3, r0
 8014cfc:	460a      	mov	r2, r1
 8014cfe:	71fb      	strb	r3, [r7, #7]
 8014d00:	4613      	mov	r3, r2
 8014d02:	71bb      	strb	r3, [r7, #6]
    MlmeConfirmQueue_t* element = NULL;
 8014d04:	2300      	movs	r3, #0
 8014d06:	60fb      	str	r3, [r7, #12]

    if( IsListEmpty( ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt ) == false )
 8014d08:	4b10      	ldr	r3, [pc, #64]	@ (8014d4c <LoRaMacConfirmQueueSetStatus+0x58>)
 8014d0a:	f893 3020 	ldrb.w	r3, [r3, #32]
 8014d0e:	4618      	mov	r0, r3
 8014d10:	f7ff ff20 	bl	8014b54 <IsListEmpty>
 8014d14:	4603      	mov	r3, r0
 8014d16:	f083 0301 	eor.w	r3, r3, #1
 8014d1a:	b2db      	uxtb	r3, r3
 8014d1c:	2b00      	cmp	r3, #0
 8014d1e:	d011      	beq.n	8014d44 <LoRaMacConfirmQueueSetStatus+0x50>
    {
        element = GetElement( request, ConfirmQueueCtx.BufferStart, ConfirmQueueCtx.BufferEnd );
 8014d20:	4b0a      	ldr	r3, [pc, #40]	@ (8014d4c <LoRaMacConfirmQueueSetStatus+0x58>)
 8014d22:	6859      	ldr	r1, [r3, #4]
 8014d24:	4b09      	ldr	r3, [pc, #36]	@ (8014d4c <LoRaMacConfirmQueueSetStatus+0x58>)
 8014d26:	689a      	ldr	r2, [r3, #8]
 8014d28:	79bb      	ldrb	r3, [r7, #6]
 8014d2a:	4618      	mov	r0, r3
 8014d2c:	f7ff ff32 	bl	8014b94 <GetElement>
 8014d30:	60f8      	str	r0, [r7, #12]
        if( element != NULL )
 8014d32:	68fb      	ldr	r3, [r7, #12]
 8014d34:	2b00      	cmp	r3, #0
 8014d36:	d005      	beq.n	8014d44 <LoRaMacConfirmQueueSetStatus+0x50>
        {
            element->Status = status;
 8014d38:	68fb      	ldr	r3, [r7, #12]
 8014d3a:	79fa      	ldrb	r2, [r7, #7]
 8014d3c:	705a      	strb	r2, [r3, #1]
            element->ReadyToHandle = true;
 8014d3e:	68fb      	ldr	r3, [r7, #12]
 8014d40:	2201      	movs	r2, #1
 8014d42:	709a      	strb	r2, [r3, #2]
        }
    }
}
 8014d44:	bf00      	nop
 8014d46:	3710      	adds	r7, #16
 8014d48:	46bd      	mov	sp, r7
 8014d4a:	bd80      	pop	{r7, pc}
 8014d4c:	20001f68 	.word	0x20001f68

08014d50 <LoRaMacConfirmQueueGetStatus>:

LoRaMacEventInfoStatus_t LoRaMacConfirmQueueGetStatus( Mlme_t request )
{
 8014d50:	b580      	push	{r7, lr}
 8014d52:	b084      	sub	sp, #16
 8014d54:	af00      	add	r7, sp, #0
 8014d56:	4603      	mov	r3, r0
 8014d58:	71fb      	strb	r3, [r7, #7]
    MlmeConfirmQueue_t* element = NULL;
 8014d5a:	2300      	movs	r3, #0
 8014d5c:	60fb      	str	r3, [r7, #12]

    if( IsListEmpty( ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt ) == false )
 8014d5e:	4b10      	ldr	r3, [pc, #64]	@ (8014da0 <LoRaMacConfirmQueueGetStatus+0x50>)
 8014d60:	f893 3020 	ldrb.w	r3, [r3, #32]
 8014d64:	4618      	mov	r0, r3
 8014d66:	f7ff fef5 	bl	8014b54 <IsListEmpty>
 8014d6a:	4603      	mov	r3, r0
 8014d6c:	f083 0301 	eor.w	r3, r3, #1
 8014d70:	b2db      	uxtb	r3, r3
 8014d72:	2b00      	cmp	r3, #0
 8014d74:	d00e      	beq.n	8014d94 <LoRaMacConfirmQueueGetStatus+0x44>
    {
        element = GetElement( request, ConfirmQueueCtx.BufferStart, ConfirmQueueCtx.BufferEnd );
 8014d76:	4b0a      	ldr	r3, [pc, #40]	@ (8014da0 <LoRaMacConfirmQueueGetStatus+0x50>)
 8014d78:	6859      	ldr	r1, [r3, #4]
 8014d7a:	4b09      	ldr	r3, [pc, #36]	@ (8014da0 <LoRaMacConfirmQueueGetStatus+0x50>)
 8014d7c:	689a      	ldr	r2, [r3, #8]
 8014d7e:	79fb      	ldrb	r3, [r7, #7]
 8014d80:	4618      	mov	r0, r3
 8014d82:	f7ff ff07 	bl	8014b94 <GetElement>
 8014d86:	60f8      	str	r0, [r7, #12]
        if( element != NULL )
 8014d88:	68fb      	ldr	r3, [r7, #12]
 8014d8a:	2b00      	cmp	r3, #0
 8014d8c:	d002      	beq.n	8014d94 <LoRaMacConfirmQueueGetStatus+0x44>
        {
            return element->Status;
 8014d8e:	68fb      	ldr	r3, [r7, #12]
 8014d90:	785b      	ldrb	r3, [r3, #1]
 8014d92:	e000      	b.n	8014d96 <LoRaMacConfirmQueueGetStatus+0x46>
        }
    }
    return LORAMAC_EVENT_INFO_STATUS_ERROR;
 8014d94:	2301      	movs	r3, #1
}
 8014d96:	4618      	mov	r0, r3
 8014d98:	3710      	adds	r7, #16
 8014d9a:	46bd      	mov	sp, r7
 8014d9c:	bd80      	pop	{r7, pc}
 8014d9e:	bf00      	nop
 8014da0:	20001f68 	.word	0x20001f68

08014da4 <LoRaMacConfirmQueueSetStatusCmn>:

void LoRaMacConfirmQueueSetStatusCmn( LoRaMacEventInfoStatus_t status )
{
 8014da4:	b580      	push	{r7, lr}
 8014da6:	b084      	sub	sp, #16
 8014da8:	af00      	add	r7, sp, #0
 8014daa:	4603      	mov	r3, r0
 8014dac:	71fb      	strb	r3, [r7, #7]
    MlmeConfirmQueue_t* element = ConfirmQueueCtx.BufferStart;
 8014dae:	4b16      	ldr	r3, [pc, #88]	@ (8014e08 <LoRaMacConfirmQueueSetStatusCmn+0x64>)
 8014db0:	685b      	ldr	r3, [r3, #4]
 8014db2:	60fb      	str	r3, [r7, #12]

    ConfirmQueueCtx.Nvm.CommonStatus = status;
 8014db4:	4a14      	ldr	r2, [pc, #80]	@ (8014e08 <LoRaMacConfirmQueueSetStatusCmn+0x64>)
 8014db6:	79fb      	ldrb	r3, [r7, #7]
 8014db8:	f882 3021 	strb.w	r3, [r2, #33]	@ 0x21

    if( IsListEmpty( ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt ) == false )
 8014dbc:	4b12      	ldr	r3, [pc, #72]	@ (8014e08 <LoRaMacConfirmQueueSetStatusCmn+0x64>)
 8014dbe:	f893 3020 	ldrb.w	r3, [r3, #32]
 8014dc2:	4618      	mov	r0, r3
 8014dc4:	f7ff fec6 	bl	8014b54 <IsListEmpty>
 8014dc8:	4603      	mov	r3, r0
 8014dca:	f083 0301 	eor.w	r3, r3, #1
 8014dce:	b2db      	uxtb	r3, r3
 8014dd0:	2b00      	cmp	r3, #0
 8014dd2:	d015      	beq.n	8014e00 <LoRaMacConfirmQueueSetStatusCmn+0x5c>
    {
        do
        {
            element->Status = status;
 8014dd4:	68fb      	ldr	r3, [r7, #12]
 8014dd6:	79fa      	ldrb	r2, [r7, #7]
 8014dd8:	705a      	strb	r2, [r3, #1]
            // Set the status if it is allowed to set it with a call to
            // LoRaMacConfirmQueueSetStatusCmn.
            if( element->RestrictCommonReadyToHandle == false )
 8014dda:	68fb      	ldr	r3, [r7, #12]
 8014ddc:	78db      	ldrb	r3, [r3, #3]
 8014dde:	f083 0301 	eor.w	r3, r3, #1
 8014de2:	b2db      	uxtb	r3, r3
 8014de4:	2b00      	cmp	r3, #0
 8014de6:	d002      	beq.n	8014dee <LoRaMacConfirmQueueSetStatusCmn+0x4a>
            {
                element->ReadyToHandle = true;
 8014de8:	68fb      	ldr	r3, [r7, #12]
 8014dea:	2201      	movs	r2, #1
 8014dec:	709a      	strb	r2, [r3, #2]
            }
            element = IncreaseBufferPointer( element );
 8014dee:	68f8      	ldr	r0, [r7, #12]
 8014df0:	f7ff fe98 	bl	8014b24 <IncreaseBufferPointer>
 8014df4:	60f8      	str	r0, [r7, #12]
        }while( element != ConfirmQueueCtx.BufferEnd );
 8014df6:	4b04      	ldr	r3, [pc, #16]	@ (8014e08 <LoRaMacConfirmQueueSetStatusCmn+0x64>)
 8014df8:	689b      	ldr	r3, [r3, #8]
 8014dfa:	68fa      	ldr	r2, [r7, #12]
 8014dfc:	429a      	cmp	r2, r3
 8014dfe:	d1e9      	bne.n	8014dd4 <LoRaMacConfirmQueueSetStatusCmn+0x30>
    }
}
 8014e00:	bf00      	nop
 8014e02:	3710      	adds	r7, #16
 8014e04:	46bd      	mov	sp, r7
 8014e06:	bd80      	pop	{r7, pc}
 8014e08:	20001f68 	.word	0x20001f68

08014e0c <LoRaMacConfirmQueueIsCmdActive>:
{
    return ConfirmQueueCtx.Nvm.CommonStatus;
}

bool LoRaMacConfirmQueueIsCmdActive( Mlme_t request )
{
 8014e0c:	b580      	push	{r7, lr}
 8014e0e:	b082      	sub	sp, #8
 8014e10:	af00      	add	r7, sp, #0
 8014e12:	4603      	mov	r3, r0
 8014e14:	71fb      	strb	r3, [r7, #7]
    if( GetElement( request, ConfirmQueueCtx.BufferStart, ConfirmQueueCtx.BufferEnd ) != NULL )
 8014e16:	4b09      	ldr	r3, [pc, #36]	@ (8014e3c <LoRaMacConfirmQueueIsCmdActive+0x30>)
 8014e18:	6859      	ldr	r1, [r3, #4]
 8014e1a:	4b08      	ldr	r3, [pc, #32]	@ (8014e3c <LoRaMacConfirmQueueIsCmdActive+0x30>)
 8014e1c:	689a      	ldr	r2, [r3, #8]
 8014e1e:	79fb      	ldrb	r3, [r7, #7]
 8014e20:	4618      	mov	r0, r3
 8014e22:	f7ff feb7 	bl	8014b94 <GetElement>
 8014e26:	4603      	mov	r3, r0
 8014e28:	2b00      	cmp	r3, #0
 8014e2a:	d001      	beq.n	8014e30 <LoRaMacConfirmQueueIsCmdActive+0x24>
    {
        return true;
 8014e2c:	2301      	movs	r3, #1
 8014e2e:	e000      	b.n	8014e32 <LoRaMacConfirmQueueIsCmdActive+0x26>
    }
    return false;
 8014e30:	2300      	movs	r3, #0
}
 8014e32:	4618      	mov	r0, r3
 8014e34:	3708      	adds	r7, #8
 8014e36:	46bd      	mov	sp, r7
 8014e38:	bd80      	pop	{r7, pc}
 8014e3a:	bf00      	nop
 8014e3c:	20001f68 	.word	0x20001f68

08014e40 <LoRaMacConfirmQueueHandleCb>:

void LoRaMacConfirmQueueHandleCb( MlmeConfirm_t* mlmeConfirm )
{
 8014e40:	b580      	push	{r7, lr}
 8014e42:	b084      	sub	sp, #16
 8014e44:	af00      	add	r7, sp, #0
 8014e46:	6078      	str	r0, [r7, #4]
    uint8_t nbElements = ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt;
 8014e48:	4b25      	ldr	r3, [pc, #148]	@ (8014ee0 <LoRaMacConfirmQueueHandleCb+0xa0>)
 8014e4a:	f893 3020 	ldrb.w	r3, [r3, #32]
 8014e4e:	73bb      	strb	r3, [r7, #14]
    bool readyToHandle = false;
 8014e50:	2300      	movs	r3, #0
 8014e52:	737b      	strb	r3, [r7, #13]
    MlmeConfirmQueue_t mlmeConfirmToStore;

    memset1( ( uint8_t* ) &mlmeConfirmToStore, 0, sizeof( MlmeConfirmQueue_t ) );
 8014e54:	f107 0308 	add.w	r3, r7, #8
 8014e58:	2204      	movs	r2, #4
 8014e5a:	2100      	movs	r1, #0
 8014e5c:	4618      	mov	r0, r3
 8014e5e:	f006 faa7 	bl	801b3b0 <memset1>

    for( uint8_t i = 0; i < nbElements; i++ )
 8014e62:	2300      	movs	r3, #0
 8014e64:	73fb      	strb	r3, [r7, #15]
 8014e66:	e032      	b.n	8014ece <LoRaMacConfirmQueueHandleCb+0x8e>
    {
        mlmeConfirm->MlmeRequest = ConfirmQueueCtx.BufferStart->Request;
 8014e68:	4b1d      	ldr	r3, [pc, #116]	@ (8014ee0 <LoRaMacConfirmQueueHandleCb+0xa0>)
 8014e6a:	685b      	ldr	r3, [r3, #4]
 8014e6c:	781a      	ldrb	r2, [r3, #0]
 8014e6e:	687b      	ldr	r3, [r7, #4]
 8014e70:	701a      	strb	r2, [r3, #0]
        mlmeConfirm->Status = ConfirmQueueCtx.BufferStart->Status;
 8014e72:	4b1b      	ldr	r3, [pc, #108]	@ (8014ee0 <LoRaMacConfirmQueueHandleCb+0xa0>)
 8014e74:	685b      	ldr	r3, [r3, #4]
 8014e76:	785a      	ldrb	r2, [r3, #1]
 8014e78:	687b      	ldr	r3, [r7, #4]
 8014e7a:	705a      	strb	r2, [r3, #1]
        readyToHandle = ConfirmQueueCtx.BufferStart->ReadyToHandle;
 8014e7c:	4b18      	ldr	r3, [pc, #96]	@ (8014ee0 <LoRaMacConfirmQueueHandleCb+0xa0>)
 8014e7e:	685b      	ldr	r3, [r3, #4]
 8014e80:	789b      	ldrb	r3, [r3, #2]
 8014e82:	737b      	strb	r3, [r7, #13]

        if( readyToHandle == true )
 8014e84:	7b7b      	ldrb	r3, [r7, #13]
 8014e86:	2b00      	cmp	r3, #0
 8014e88:	d005      	beq.n	8014e96 <LoRaMacConfirmQueueHandleCb+0x56>
        {
            ConfirmQueueCtx.Primitives->MacMlmeConfirm( mlmeConfirm );
 8014e8a:	4b15      	ldr	r3, [pc, #84]	@ (8014ee0 <LoRaMacConfirmQueueHandleCb+0xa0>)
 8014e8c:	681b      	ldr	r3, [r3, #0]
 8014e8e:	689b      	ldr	r3, [r3, #8]
 8014e90:	6878      	ldr	r0, [r7, #4]
 8014e92:	4798      	blx	r3
 8014e94:	e00b      	b.n	8014eae <LoRaMacConfirmQueueHandleCb+0x6e>
        }
        else
        {
            // The request is not processed yet. Store the state.
            mlmeConfirmToStore.Request = ConfirmQueueCtx.BufferStart->Request;
 8014e96:	4b12      	ldr	r3, [pc, #72]	@ (8014ee0 <LoRaMacConfirmQueueHandleCb+0xa0>)
 8014e98:	685b      	ldr	r3, [r3, #4]
 8014e9a:	781b      	ldrb	r3, [r3, #0]
 8014e9c:	723b      	strb	r3, [r7, #8]
            mlmeConfirmToStore.Status = ConfirmQueueCtx.BufferStart->Status;
 8014e9e:	4b10      	ldr	r3, [pc, #64]	@ (8014ee0 <LoRaMacConfirmQueueHandleCb+0xa0>)
 8014ea0:	685b      	ldr	r3, [r3, #4]
 8014ea2:	785b      	ldrb	r3, [r3, #1]
 8014ea4:	727b      	strb	r3, [r7, #9]
            mlmeConfirmToStore.RestrictCommonReadyToHandle = ConfirmQueueCtx.BufferStart->RestrictCommonReadyToHandle;
 8014ea6:	4b0e      	ldr	r3, [pc, #56]	@ (8014ee0 <LoRaMacConfirmQueueHandleCb+0xa0>)
 8014ea8:	685b      	ldr	r3, [r3, #4]
 8014eaa:	78db      	ldrb	r3, [r3, #3]
 8014eac:	72fb      	strb	r3, [r7, #11]
        }

        // Increase the pointer afterwards to prevent overwrites
        LoRaMacConfirmQueueRemoveFirst( );
 8014eae:	f7ff feff 	bl	8014cb0 <LoRaMacConfirmQueueRemoveFirst>

        if( readyToHandle == false )
 8014eb2:	7b7b      	ldrb	r3, [r7, #13]
 8014eb4:	f083 0301 	eor.w	r3, r3, #1
 8014eb8:	b2db      	uxtb	r3, r3
 8014eba:	2b00      	cmp	r3, #0
 8014ebc:	d004      	beq.n	8014ec8 <LoRaMacConfirmQueueHandleCb+0x88>
        {
            // Add a request which has not been finished again to the queue
            LoRaMacConfirmQueueAdd( &mlmeConfirmToStore );
 8014ebe:	f107 0308 	add.w	r3, r7, #8
 8014ec2:	4618      	mov	r0, r3
 8014ec4:	f7ff feba 	bl	8014c3c <LoRaMacConfirmQueueAdd>
    for( uint8_t i = 0; i < nbElements; i++ )
 8014ec8:	7bfb      	ldrb	r3, [r7, #15]
 8014eca:	3301      	adds	r3, #1
 8014ecc:	73fb      	strb	r3, [r7, #15]
 8014ece:	7bfa      	ldrb	r2, [r7, #15]
 8014ed0:	7bbb      	ldrb	r3, [r7, #14]
 8014ed2:	429a      	cmp	r2, r3
 8014ed4:	d3c8      	bcc.n	8014e68 <LoRaMacConfirmQueueHandleCb+0x28>
        }
    }
}
 8014ed6:	bf00      	nop
 8014ed8:	bf00      	nop
 8014eda:	3710      	adds	r7, #16
 8014edc:	46bd      	mov	sp, r7
 8014ede:	bd80      	pop	{r7, pc}
 8014ee0:	20001f68 	.word	0x20001f68

08014ee4 <LoRaMacConfirmQueueGetCnt>:

uint8_t LoRaMacConfirmQueueGetCnt( void )
{
 8014ee4:	b480      	push	{r7}
 8014ee6:	af00      	add	r7, sp, #0
    return ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt;
 8014ee8:	4b03      	ldr	r3, [pc, #12]	@ (8014ef8 <LoRaMacConfirmQueueGetCnt+0x14>)
 8014eea:	f893 3020 	ldrb.w	r3, [r3, #32]
}
 8014eee:	4618      	mov	r0, r3
 8014ef0:	46bd      	mov	sp, r7
 8014ef2:	bc80      	pop	{r7}
 8014ef4:	4770      	bx	lr
 8014ef6:	bf00      	nop
 8014ef8:	20001f68 	.word	0x20001f68

08014efc <LoRaMacConfirmQueueIsFull>:

bool LoRaMacConfirmQueueIsFull( void )
{
 8014efc:	b580      	push	{r7, lr}
 8014efe:	af00      	add	r7, sp, #0
    if( IsListFull( ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt ) == true )
 8014f00:	4b06      	ldr	r3, [pc, #24]	@ (8014f1c <LoRaMacConfirmQueueIsFull+0x20>)
 8014f02:	f893 3020 	ldrb.w	r3, [r3, #32]
 8014f06:	4618      	mov	r0, r3
 8014f08:	f7ff fe34 	bl	8014b74 <IsListFull>
 8014f0c:	4603      	mov	r3, r0
 8014f0e:	2b00      	cmp	r3, #0
 8014f10:	d001      	beq.n	8014f16 <LoRaMacConfirmQueueIsFull+0x1a>
    {
        return true;
 8014f12:	2301      	movs	r3, #1
 8014f14:	e000      	b.n	8014f18 <LoRaMacConfirmQueueIsFull+0x1c>
    }
    else
    {
        return false;
 8014f16:	2300      	movs	r3, #0
    }
}
 8014f18:	4618      	mov	r0, r3
 8014f1a:	bd80      	pop	{r7, pc}
 8014f1c:	20001f68 	.word	0x20001f68

08014f20 <PayloadEncrypt>:
 * \param [in] size             - Size of data
 * \param [in,out] buffer       - Data buffer
 * \retval                      - Status of the operation
 */
static LoRaMacCryptoStatus_t PayloadEncrypt( uint8_t* buffer, int16_t size, KeyIdentifier_t keyID, uint32_t address, uint8_t dir, uint32_t frameCounter )
{
 8014f20:	b580      	push	{r7, lr}
 8014f22:	b08e      	sub	sp, #56	@ 0x38
 8014f24:	af00      	add	r7, sp, #0
 8014f26:	60f8      	str	r0, [r7, #12]
 8014f28:	607b      	str	r3, [r7, #4]
 8014f2a:	460b      	mov	r3, r1
 8014f2c:	817b      	strh	r3, [r7, #10]
 8014f2e:	4613      	mov	r3, r2
 8014f30:	727b      	strb	r3, [r7, #9]
    if( buffer == 0 )
 8014f32:	68fb      	ldr	r3, [r7, #12]
 8014f34:	2b00      	cmp	r3, #0
 8014f36:	d101      	bne.n	8014f3c <PayloadEncrypt+0x1c>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 8014f38:	2309      	movs	r3, #9
 8014f3a:	e084      	b.n	8015046 <PayloadEncrypt+0x126>
    }

    uint8_t bufferIndex = 0;
 8014f3c:	2300      	movs	r3, #0
 8014f3e:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
    uint16_t ctr = 1;
 8014f42:	2301      	movs	r3, #1
 8014f44:	86bb      	strh	r3, [r7, #52]	@ 0x34
    uint8_t sBlock[16] = { 0 };
 8014f46:	f107 0320 	add.w	r3, r7, #32
 8014f4a:	2200      	movs	r2, #0
 8014f4c:	601a      	str	r2, [r3, #0]
 8014f4e:	605a      	str	r2, [r3, #4]
 8014f50:	609a      	str	r2, [r3, #8]
 8014f52:	60da      	str	r2, [r3, #12]
    uint8_t aBlock[16] = { 0 };
 8014f54:	f107 0310 	add.w	r3, r7, #16
 8014f58:	2200      	movs	r2, #0
 8014f5a:	601a      	str	r2, [r3, #0]
 8014f5c:	605a      	str	r2, [r3, #4]
 8014f5e:	609a      	str	r2, [r3, #8]
 8014f60:	60da      	str	r2, [r3, #12]

    aBlock[0] = 0x01;
 8014f62:	2301      	movs	r3, #1
 8014f64:	743b      	strb	r3, [r7, #16]

    aBlock[5] = dir;
 8014f66:	f897 3040 	ldrb.w	r3, [r7, #64]	@ 0x40
 8014f6a:	757b      	strb	r3, [r7, #21]

    aBlock[6] = address & 0xFF;
 8014f6c:	687b      	ldr	r3, [r7, #4]
 8014f6e:	b2db      	uxtb	r3, r3
 8014f70:	75bb      	strb	r3, [r7, #22]
    aBlock[7] = ( address >> 8 ) & 0xFF;
 8014f72:	687b      	ldr	r3, [r7, #4]
 8014f74:	0a1b      	lsrs	r3, r3, #8
 8014f76:	b2db      	uxtb	r3, r3
 8014f78:	75fb      	strb	r3, [r7, #23]
    aBlock[8] = ( address >> 16 ) & 0xFF;
 8014f7a:	687b      	ldr	r3, [r7, #4]
 8014f7c:	0c1b      	lsrs	r3, r3, #16
 8014f7e:	b2db      	uxtb	r3, r3
 8014f80:	763b      	strb	r3, [r7, #24]
    aBlock[9] = ( address >> 24 ) & 0xFF;
 8014f82:	687b      	ldr	r3, [r7, #4]
 8014f84:	0e1b      	lsrs	r3, r3, #24
 8014f86:	b2db      	uxtb	r3, r3
 8014f88:	767b      	strb	r3, [r7, #25]

    aBlock[10] = frameCounter & 0xFF;
 8014f8a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8014f8c:	b2db      	uxtb	r3, r3
 8014f8e:	76bb      	strb	r3, [r7, #26]
    aBlock[11] = ( frameCounter >> 8 ) & 0xFF;
 8014f90:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8014f92:	0a1b      	lsrs	r3, r3, #8
 8014f94:	b2db      	uxtb	r3, r3
 8014f96:	76fb      	strb	r3, [r7, #27]
    aBlock[12] = ( frameCounter >> 16 ) & 0xFF;
 8014f98:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8014f9a:	0c1b      	lsrs	r3, r3, #16
 8014f9c:	b2db      	uxtb	r3, r3
 8014f9e:	773b      	strb	r3, [r7, #28]
    aBlock[13] = ( frameCounter >> 24 ) & 0xFF;
 8014fa0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8014fa2:	0e1b      	lsrs	r3, r3, #24
 8014fa4:	b2db      	uxtb	r3, r3
 8014fa6:	777b      	strb	r3, [r7, #29]

    while( size > 0 )
 8014fa8:	e048      	b.n	801503c <PayloadEncrypt+0x11c>
    {
        aBlock[15] = ctr & 0xFF;
 8014faa:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 8014fac:	b2db      	uxtb	r3, r3
 8014fae:	77fb      	strb	r3, [r7, #31]
        ctr++;
 8014fb0:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 8014fb2:	3301      	adds	r3, #1
 8014fb4:	86bb      	strh	r3, [r7, #52]	@ 0x34
        if( SecureElementAesEncrypt( aBlock, 16, keyID, sBlock ) != SECURE_ELEMENT_SUCCESS )
 8014fb6:	f107 0320 	add.w	r3, r7, #32
 8014fba:	7a7a      	ldrb	r2, [r7, #9]
 8014fbc:	f107 0010 	add.w	r0, r7, #16
 8014fc0:	2110      	movs	r1, #16
 8014fc2:	f7f8 f9df 	bl	800d384 <SecureElementAesEncrypt>
 8014fc6:	4603      	mov	r3, r0
 8014fc8:	2b00      	cmp	r3, #0
 8014fca:	d001      	beq.n	8014fd0 <PayloadEncrypt+0xb0>
        {
            return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 8014fcc:	230e      	movs	r3, #14
 8014fce:	e03a      	b.n	8015046 <PayloadEncrypt+0x126>
        }

        for( uint8_t i = 0; i < ( ( size > 16 ) ? 16 : size ); i++ )
 8014fd0:	2300      	movs	r3, #0
 8014fd2:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
 8014fd6:	e01e      	b.n	8015016 <PayloadEncrypt+0xf6>
        {
            buffer[bufferIndex + i] = buffer[bufferIndex + i] ^ sBlock[i];
 8014fd8:	f897 2037 	ldrb.w	r2, [r7, #55]	@ 0x37
 8014fdc:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8014fe0:	4413      	add	r3, r2
 8014fe2:	461a      	mov	r2, r3
 8014fe4:	68fb      	ldr	r3, [r7, #12]
 8014fe6:	4413      	add	r3, r2
 8014fe8:	7819      	ldrb	r1, [r3, #0]
 8014fea:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8014fee:	3338      	adds	r3, #56	@ 0x38
 8014ff0:	443b      	add	r3, r7
 8014ff2:	f813 2c18 	ldrb.w	r2, [r3, #-24]
 8014ff6:	f897 0037 	ldrb.w	r0, [r7, #55]	@ 0x37
 8014ffa:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8014ffe:	4403      	add	r3, r0
 8015000:	4618      	mov	r0, r3
 8015002:	68fb      	ldr	r3, [r7, #12]
 8015004:	4403      	add	r3, r0
 8015006:	404a      	eors	r2, r1
 8015008:	b2d2      	uxtb	r2, r2
 801500a:	701a      	strb	r2, [r3, #0]
        for( uint8_t i = 0; i < ( ( size > 16 ) ? 16 : size ); i++ )
 801500c:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8015010:	3301      	adds	r3, #1
 8015012:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
 8015016:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 801501a:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 801501e:	2a10      	cmp	r2, #16
 8015020:	bfa8      	it	ge
 8015022:	2210      	movge	r2, #16
 8015024:	b212      	sxth	r2, r2
 8015026:	4293      	cmp	r3, r2
 8015028:	dbd6      	blt.n	8014fd8 <PayloadEncrypt+0xb8>
        }
        size -= 16;
 801502a:	897b      	ldrh	r3, [r7, #10]
 801502c:	3b10      	subs	r3, #16
 801502e:	b29b      	uxth	r3, r3
 8015030:	817b      	strh	r3, [r7, #10]
        bufferIndex += 16;
 8015032:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8015036:	3310      	adds	r3, #16
 8015038:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
    while( size > 0 )
 801503c:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8015040:	2b00      	cmp	r3, #0
 8015042:	dcb2      	bgt.n	8014faa <PayloadEncrypt+0x8a>
    }

    return LORAMAC_CRYPTO_SUCCESS;
 8015044:	2300      	movs	r3, #0
}
 8015046:	4618      	mov	r0, r3
 8015048:	3738      	adds	r7, #56	@ 0x38
 801504a:	46bd      	mov	sp, r7
 801504c:	bd80      	pop	{r7, pc}

0801504e <PrepareB0>:
 * \param [in] fCnt           - Frame counter
 * \param [in,out] b0         - B0 block
 * \retval                    - Status of the operation
 */
static LoRaMacCryptoStatus_t PrepareB0( uint16_t msgLen, KeyIdentifier_t keyID, bool isAck, uint8_t dir, uint32_t devAddr, uint32_t fCnt, uint8_t* b0 )
{
 801504e:	b490      	push	{r4, r7}
 8015050:	b082      	sub	sp, #8
 8015052:	af00      	add	r7, sp, #0
 8015054:	4604      	mov	r4, r0
 8015056:	4608      	mov	r0, r1
 8015058:	4611      	mov	r1, r2
 801505a:	461a      	mov	r2, r3
 801505c:	4623      	mov	r3, r4
 801505e:	80fb      	strh	r3, [r7, #6]
 8015060:	4603      	mov	r3, r0
 8015062:	717b      	strb	r3, [r7, #5]
 8015064:	460b      	mov	r3, r1
 8015066:	713b      	strb	r3, [r7, #4]
 8015068:	4613      	mov	r3, r2
 801506a:	70fb      	strb	r3, [r7, #3]
    if( b0 == 0 )
 801506c:	69bb      	ldr	r3, [r7, #24]
 801506e:	2b00      	cmp	r3, #0
 8015070:	d101      	bne.n	8015076 <PrepareB0+0x28>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 8015072:	2309      	movs	r3, #9
 8015074:	e04e      	b.n	8015114 <PrepareB0+0xc6>
    }

    b0[0] = 0x49;
 8015076:	69bb      	ldr	r3, [r7, #24]
 8015078:	2249      	movs	r2, #73	@ 0x49
 801507a:	701a      	strb	r2, [r3, #0]
        b0[2] = ( confFCnt >> 8 ) & 0xFF;
    }
    else
#endif /* LORAMAC_VERSION */
    {
        b0[1] = 0x00;
 801507c:	69bb      	ldr	r3, [r7, #24]
 801507e:	3301      	adds	r3, #1
 8015080:	2200      	movs	r2, #0
 8015082:	701a      	strb	r2, [r3, #0]
        b0[2] = 0x00;
 8015084:	69bb      	ldr	r3, [r7, #24]
 8015086:	3302      	adds	r3, #2
 8015088:	2200      	movs	r2, #0
 801508a:	701a      	strb	r2, [r3, #0]
    }

    b0[3] = 0x00;
 801508c:	69bb      	ldr	r3, [r7, #24]
 801508e:	3303      	adds	r3, #3
 8015090:	2200      	movs	r2, #0
 8015092:	701a      	strb	r2, [r3, #0]
    b0[4] = 0x00;
 8015094:	69bb      	ldr	r3, [r7, #24]
 8015096:	3304      	adds	r3, #4
 8015098:	2200      	movs	r2, #0
 801509a:	701a      	strb	r2, [r3, #0]

    b0[5] = dir;
 801509c:	69bb      	ldr	r3, [r7, #24]
 801509e:	3305      	adds	r3, #5
 80150a0:	78fa      	ldrb	r2, [r7, #3]
 80150a2:	701a      	strb	r2, [r3, #0]

    b0[6] = devAddr & 0xFF;
 80150a4:	69bb      	ldr	r3, [r7, #24]
 80150a6:	3306      	adds	r3, #6
 80150a8:	693a      	ldr	r2, [r7, #16]
 80150aa:	b2d2      	uxtb	r2, r2
 80150ac:	701a      	strb	r2, [r3, #0]
    b0[7] = ( devAddr >> 8 ) & 0xFF;
 80150ae:	693b      	ldr	r3, [r7, #16]
 80150b0:	0a1a      	lsrs	r2, r3, #8
 80150b2:	69bb      	ldr	r3, [r7, #24]
 80150b4:	3307      	adds	r3, #7
 80150b6:	b2d2      	uxtb	r2, r2
 80150b8:	701a      	strb	r2, [r3, #0]
    b0[8] = ( devAddr >> 16 ) & 0xFF;
 80150ba:	693b      	ldr	r3, [r7, #16]
 80150bc:	0c1a      	lsrs	r2, r3, #16
 80150be:	69bb      	ldr	r3, [r7, #24]
 80150c0:	3308      	adds	r3, #8
 80150c2:	b2d2      	uxtb	r2, r2
 80150c4:	701a      	strb	r2, [r3, #0]
    b0[9] = ( devAddr >> 24 ) & 0xFF;
 80150c6:	693b      	ldr	r3, [r7, #16]
 80150c8:	0e1a      	lsrs	r2, r3, #24
 80150ca:	69bb      	ldr	r3, [r7, #24]
 80150cc:	3309      	adds	r3, #9
 80150ce:	b2d2      	uxtb	r2, r2
 80150d0:	701a      	strb	r2, [r3, #0]

    b0[10] = fCnt & 0xFF;
 80150d2:	69bb      	ldr	r3, [r7, #24]
 80150d4:	330a      	adds	r3, #10
 80150d6:	697a      	ldr	r2, [r7, #20]
 80150d8:	b2d2      	uxtb	r2, r2
 80150da:	701a      	strb	r2, [r3, #0]
    b0[11] = ( fCnt >> 8 ) & 0xFF;
 80150dc:	697b      	ldr	r3, [r7, #20]
 80150de:	0a1a      	lsrs	r2, r3, #8
 80150e0:	69bb      	ldr	r3, [r7, #24]
 80150e2:	330b      	adds	r3, #11
 80150e4:	b2d2      	uxtb	r2, r2
 80150e6:	701a      	strb	r2, [r3, #0]
    b0[12] = ( fCnt >> 16 ) & 0xFF;
 80150e8:	697b      	ldr	r3, [r7, #20]
 80150ea:	0c1a      	lsrs	r2, r3, #16
 80150ec:	69bb      	ldr	r3, [r7, #24]
 80150ee:	330c      	adds	r3, #12
 80150f0:	b2d2      	uxtb	r2, r2
 80150f2:	701a      	strb	r2, [r3, #0]
    b0[13] = ( fCnt >> 24 ) & 0xFF;
 80150f4:	697b      	ldr	r3, [r7, #20]
 80150f6:	0e1a      	lsrs	r2, r3, #24
 80150f8:	69bb      	ldr	r3, [r7, #24]
 80150fa:	330d      	adds	r3, #13
 80150fc:	b2d2      	uxtb	r2, r2
 80150fe:	701a      	strb	r2, [r3, #0]

    b0[14] = 0x00;
 8015100:	69bb      	ldr	r3, [r7, #24]
 8015102:	330e      	adds	r3, #14
 8015104:	2200      	movs	r2, #0
 8015106:	701a      	strb	r2, [r3, #0]

    b0[15] = msgLen & 0xFF;
 8015108:	69bb      	ldr	r3, [r7, #24]
 801510a:	330f      	adds	r3, #15
 801510c:	88fa      	ldrh	r2, [r7, #6]
 801510e:	b2d2      	uxtb	r2, r2
 8015110:	701a      	strb	r2, [r3, #0]

    return LORAMAC_CRYPTO_SUCCESS;
 8015112:	2300      	movs	r3, #0
}
 8015114:	4618      	mov	r0, r3
 8015116:	3708      	adds	r7, #8
 8015118:	46bd      	mov	sp, r7
 801511a:	bc90      	pop	{r4, r7}
 801511c:	4770      	bx	lr

0801511e <ComputeCmacB0>:
 * \param [in] fCnt           - Frame counter
 * \param [out] cmac          - Computed cmac
 * \retval                    - Status of the operation
 */
static LoRaMacCryptoStatus_t ComputeCmacB0( uint8_t* msg, uint16_t len, KeyIdentifier_t keyID, bool isAck, uint8_t dir, uint32_t devAddr, uint32_t fCnt, uint32_t* cmac )
{
 801511e:	b590      	push	{r4, r7, lr}
 8015120:	b08b      	sub	sp, #44	@ 0x2c
 8015122:	af04      	add	r7, sp, #16
 8015124:	6078      	str	r0, [r7, #4]
 8015126:	4608      	mov	r0, r1
 8015128:	4611      	mov	r1, r2
 801512a:	461a      	mov	r2, r3
 801512c:	4603      	mov	r3, r0
 801512e:	807b      	strh	r3, [r7, #2]
 8015130:	460b      	mov	r3, r1
 8015132:	707b      	strb	r3, [r7, #1]
 8015134:	4613      	mov	r3, r2
 8015136:	703b      	strb	r3, [r7, #0]
    if( ( msg == 0 ) || ( cmac == 0 ) )
 8015138:	687b      	ldr	r3, [r7, #4]
 801513a:	2b00      	cmp	r3, #0
 801513c:	d002      	beq.n	8015144 <ComputeCmacB0+0x26>
 801513e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8015140:	2b00      	cmp	r3, #0
 8015142:	d101      	bne.n	8015148 <ComputeCmacB0+0x2a>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 8015144:	2309      	movs	r3, #9
 8015146:	e024      	b.n	8015192 <ComputeCmacB0+0x74>
    }
    if( len > CRYPTO_MAXMESSAGE_SIZE )
 8015148:	887b      	ldrh	r3, [r7, #2]
 801514a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 801514e:	d901      	bls.n	8015154 <ComputeCmacB0+0x36>
    {
        return LORAMAC_CRYPTO_ERROR_BUF_SIZE;
 8015150:	230d      	movs	r3, #13
 8015152:	e01e      	b.n	8015192 <ComputeCmacB0+0x74>
    }

    uint8_t micBuff[MIC_BLOCK_BX_SIZE] ALIGN(4);

    // Initialize the first Block
    PrepareB0( len, keyID, isAck, dir, devAddr, fCnt, micBuff );
 8015154:	f897 4028 	ldrb.w	r4, [r7, #40]	@ 0x28
 8015158:	783a      	ldrb	r2, [r7, #0]
 801515a:	7879      	ldrb	r1, [r7, #1]
 801515c:	8878      	ldrh	r0, [r7, #2]
 801515e:	f107 0308 	add.w	r3, r7, #8
 8015162:	9302      	str	r3, [sp, #8]
 8015164:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015166:	9301      	str	r3, [sp, #4]
 8015168:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801516a:	9300      	str	r3, [sp, #0]
 801516c:	4623      	mov	r3, r4
 801516e:	f7ff ff6e 	bl	801504e <PrepareB0>

    if( SecureElementComputeAesCmac( micBuff, msg, len, keyID, cmac ) != SECURE_ELEMENT_SUCCESS )
 8015172:	887a      	ldrh	r2, [r7, #2]
 8015174:	7879      	ldrb	r1, [r7, #1]
 8015176:	f107 0008 	add.w	r0, r7, #8
 801517a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801517c:	9300      	str	r3, [sp, #0]
 801517e:	460b      	mov	r3, r1
 8015180:	6879      	ldr	r1, [r7, #4]
 8015182:	f7f8 f8b9 	bl	800d2f8 <SecureElementComputeAesCmac>
 8015186:	4603      	mov	r3, r0
 8015188:	2b00      	cmp	r3, #0
 801518a:	d001      	beq.n	8015190 <ComputeCmacB0+0x72>
    {
        return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 801518c:	230e      	movs	r3, #14
 801518e:	e000      	b.n	8015192 <ComputeCmacB0+0x74>
    }
    return LORAMAC_CRYPTO_SUCCESS;
 8015190:	2300      	movs	r3, #0
}
 8015192:	4618      	mov	r0, r3
 8015194:	371c      	adds	r7, #28
 8015196:	46bd      	mov	sp, r7
 8015198:	bd90      	pop	{r4, r7, pc}

0801519a <VerifyCmacB0>:
 * \param [in] fCnt           - Frame counter
 * \param [in] expectedCmac   - Expected cmac
 * \retval                    - Status of the operation
 */
static LoRaMacCryptoStatus_t VerifyCmacB0( uint8_t* msg, uint16_t len, KeyIdentifier_t keyID, bool isAck, uint8_t dir, uint32_t devAddr, uint32_t fCnt, uint32_t expectedCmac )
{
 801519a:	b590      	push	{r4, r7, lr}
 801519c:	b0cd      	sub	sp, #308	@ 0x134
 801519e:	af04      	add	r7, sp, #16
 80151a0:	f507 7490 	add.w	r4, r7, #288	@ 0x120
 80151a4:	f5a4 748e 	sub.w	r4, r4, #284	@ 0x11c
 80151a8:	6020      	str	r0, [r4, #0]
 80151aa:	460c      	mov	r4, r1
 80151ac:	4610      	mov	r0, r2
 80151ae:	4619      	mov	r1, r3
 80151b0:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 80151b4:	f5a3 738f 	sub.w	r3, r3, #286	@ 0x11e
 80151b8:	4622      	mov	r2, r4
 80151ba:	801a      	strh	r2, [r3, #0]
 80151bc:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 80151c0:	f2a3 131f 	subw	r3, r3, #287	@ 0x11f
 80151c4:	4602      	mov	r2, r0
 80151c6:	701a      	strb	r2, [r3, #0]
 80151c8:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 80151cc:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 80151d0:	460a      	mov	r2, r1
 80151d2:	701a      	strb	r2, [r3, #0]
    if( msg == 0 )
 80151d4:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 80151d8:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 80151dc:	681b      	ldr	r3, [r3, #0]
 80151de:	2b00      	cmp	r3, #0
 80151e0:	d101      	bne.n	80151e6 <VerifyCmacB0+0x4c>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 80151e2:	2309      	movs	r3, #9
 80151e4:	e063      	b.n	80152ae <VerifyCmacB0+0x114>
    }
    if( len > CRYPTO_MAXMESSAGE_SIZE )
 80151e6:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 80151ea:	f5a3 738f 	sub.w	r3, r3, #286	@ 0x11e
 80151ee:	881b      	ldrh	r3, [r3, #0]
 80151f0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80151f4:	d901      	bls.n	80151fa <VerifyCmacB0+0x60>
    {
        return LORAMAC_CRYPTO_ERROR_BUF_SIZE;
 80151f6:	230d      	movs	r3, #13
 80151f8:	e059      	b.n	80152ae <VerifyCmacB0+0x114>
    }

    uint8_t micBuff[CRYPTO_BUFFER_SIZE];
    memset1( micBuff, 0, CRYPTO_BUFFER_SIZE );
 80151fa:	f107 030c 	add.w	r3, r7, #12
 80151fe:	f44f 7288 	mov.w	r2, #272	@ 0x110
 8015202:	2100      	movs	r1, #0
 8015204:	4618      	mov	r0, r3
 8015206:	f006 f8d3 	bl	801b3b0 <memset1>

    // Initialize the first Block
    PrepareB0( len, keyID, isAck, dir, devAddr, fCnt, micBuff );
 801520a:	f897 4130 	ldrb.w	r4, [r7, #304]	@ 0x130
 801520e:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8015212:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8015216:	781a      	ldrb	r2, [r3, #0]
 8015218:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 801521c:	f2a3 131f 	subw	r3, r3, #287	@ 0x11f
 8015220:	7819      	ldrb	r1, [r3, #0]
 8015222:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8015226:	f5a3 738f 	sub.w	r3, r3, #286	@ 0x11e
 801522a:	8818      	ldrh	r0, [r3, #0]
 801522c:	f107 030c 	add.w	r3, r7, #12
 8015230:	9302      	str	r3, [sp, #8]
 8015232:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 8015236:	9301      	str	r3, [sp, #4]
 8015238:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 801523c:	9300      	str	r3, [sp, #0]
 801523e:	4623      	mov	r3, r4
 8015240:	f7ff ff05 	bl	801504e <PrepareB0>

    // Copy the given data to the mic computation buffer
    memcpy1( ( micBuff + MIC_BLOCK_BX_SIZE ), msg, len );
 8015244:	f107 030c 	add.w	r3, r7, #12
 8015248:	3310      	adds	r3, #16
 801524a:	f507 7290 	add.w	r2, r7, #288	@ 0x120
 801524e:	f5a2 728f 	sub.w	r2, r2, #286	@ 0x11e
 8015252:	8812      	ldrh	r2, [r2, #0]
 8015254:	f507 7190 	add.w	r1, r7, #288	@ 0x120
 8015258:	f5a1 718e 	sub.w	r1, r1, #284	@ 0x11c
 801525c:	6809      	ldr	r1, [r1, #0]
 801525e:	4618      	mov	r0, r3
 8015260:	f006 f86b 	bl	801b33a <memcpy1>

    SecureElementStatus_t retval = SECURE_ELEMENT_ERROR;
 8015264:	2306      	movs	r3, #6
 8015266:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
    retval = SecureElementVerifyAesCmac( micBuff, ( len + MIC_BLOCK_BX_SIZE ), expectedCmac, keyID );
 801526a:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 801526e:	f5a3 738f 	sub.w	r3, r3, #286	@ 0x11e
 8015272:	881b      	ldrh	r3, [r3, #0]
 8015274:	3310      	adds	r3, #16
 8015276:	4619      	mov	r1, r3
 8015278:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 801527c:	f2a3 131f 	subw	r3, r3, #287	@ 0x11f
 8015280:	781b      	ldrb	r3, [r3, #0]
 8015282:	f107 000c 	add.w	r0, r7, #12
 8015286:	f8d7 213c 	ldr.w	r2, [r7, #316]	@ 0x13c
 801528a:	f7f8 f84f 	bl	800d32c <SecureElementVerifyAesCmac>
 801528e:	4603      	mov	r3, r0
 8015290:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

    if( retval == SECURE_ELEMENT_SUCCESS )
 8015294:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8015298:	2b00      	cmp	r3, #0
 801529a:	d101      	bne.n	80152a0 <VerifyCmacB0+0x106>
    {
        return LORAMAC_CRYPTO_SUCCESS;
 801529c:	2300      	movs	r3, #0
 801529e:	e006      	b.n	80152ae <VerifyCmacB0+0x114>
    }
    else if( retval == SECURE_ELEMENT_FAIL_CMAC )
 80152a0:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 80152a4:	2b01      	cmp	r3, #1
 80152a6:	d101      	bne.n	80152ac <VerifyCmacB0+0x112>
    {
        return LORAMAC_CRYPTO_FAIL_MIC;
 80152a8:	2301      	movs	r3, #1
 80152aa:	e000      	b.n	80152ae <VerifyCmacB0+0x114>
    }

    return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 80152ac:	230e      	movs	r3, #14
}
 80152ae:	4618      	mov	r0, r3
 80152b0:	f507 7792 	add.w	r7, r7, #292	@ 0x124
 80152b4:	46bd      	mov	sp, r7
 80152b6:	bd90      	pop	{r4, r7, pc}

080152b8 <GetKeyAddrItem>:
 * \param [in] addrID         - Address identifier
 * \param [out] keyItem       - Key item reference
 * \retval                    - Status of the operation
 */
static LoRaMacCryptoStatus_t GetKeyAddrItem( AddressIdentifier_t addrID, KeyAddr_t** item )
{
 80152b8:	b480      	push	{r7}
 80152ba:	b085      	sub	sp, #20
 80152bc:	af00      	add	r7, sp, #0
 80152be:	4603      	mov	r3, r0
 80152c0:	6039      	str	r1, [r7, #0]
 80152c2:	71fb      	strb	r3, [r7, #7]
    for( uint8_t i = 0; i < NUM_OF_SEC_CTX; i++ )
 80152c4:	2300      	movs	r3, #0
 80152c6:	73fb      	strb	r3, [r7, #15]
 80152c8:	e011      	b.n	80152ee <GetKeyAddrItem+0x36>
    {
        if( KeyAddrList[i].AddrID == addrID )
 80152ca:	7bfb      	ldrb	r3, [r7, #15]
 80152cc:	4a0c      	ldr	r2, [pc, #48]	@ (8015300 <GetKeyAddrItem+0x48>)
 80152ce:	f812 3023 	ldrb.w	r3, [r2, r3, lsl #2]
 80152d2:	79fa      	ldrb	r2, [r7, #7]
 80152d4:	429a      	cmp	r2, r3
 80152d6:	d107      	bne.n	80152e8 <GetKeyAddrItem+0x30>
        {
            *item = &( KeyAddrList[i] );
 80152d8:	7bfb      	ldrb	r3, [r7, #15]
 80152da:	009b      	lsls	r3, r3, #2
 80152dc:	4a08      	ldr	r2, [pc, #32]	@ (8015300 <GetKeyAddrItem+0x48>)
 80152de:	441a      	add	r2, r3
 80152e0:	683b      	ldr	r3, [r7, #0]
 80152e2:	601a      	str	r2, [r3, #0]
            return LORAMAC_CRYPTO_SUCCESS;
 80152e4:	2300      	movs	r3, #0
 80152e6:	e006      	b.n	80152f6 <GetKeyAddrItem+0x3e>
    for( uint8_t i = 0; i < NUM_OF_SEC_CTX; i++ )
 80152e8:	7bfb      	ldrb	r3, [r7, #15]
 80152ea:	3301      	adds	r3, #1
 80152ec:	73fb      	strb	r3, [r7, #15]
 80152ee:	7bfb      	ldrb	r3, [r7, #15]
 80152f0:	2b01      	cmp	r3, #1
 80152f2:	d9ea      	bls.n	80152ca <GetKeyAddrItem+0x12>
        }
    }
    return LORAMAC_CRYPTO_ERROR_INVALID_ADDR_ID;
 80152f4:	230b      	movs	r3, #11
}
 80152f6:	4618      	mov	r0, r3
 80152f8:	3714      	adds	r7, #20
 80152fa:	46bd      	mov	sp, r7
 80152fc:	bc80      	pop	{r7}
 80152fe:	4770      	bx	lr
 8015300:	20000124 	.word	0x20000124

08015304 <DeriveSessionKey10x>:
 * \param [in] netID          - Network Identifier
 * \param [in] deviceNonce    - Device nonce
 * \retval                    - Status of the operation
 */
static LoRaMacCryptoStatus_t DeriveSessionKey10x( KeyIdentifier_t keyID, uint32_t joinNonce, uint32_t netID, uint16_t devNonce )
{
 8015304:	b580      	push	{r7, lr}
 8015306:	b088      	sub	sp, #32
 8015308:	af00      	add	r7, sp, #0
 801530a:	60b9      	str	r1, [r7, #8]
 801530c:	607a      	str	r2, [r7, #4]
 801530e:	461a      	mov	r2, r3
 8015310:	4603      	mov	r3, r0
 8015312:	73fb      	strb	r3, [r7, #15]
 8015314:	4613      	mov	r3, r2
 8015316:	81bb      	strh	r3, [r7, #12]
    uint8_t compBase[16] = { 0 };
 8015318:	f107 0310 	add.w	r3, r7, #16
 801531c:	2200      	movs	r2, #0
 801531e:	601a      	str	r2, [r3, #0]
 8015320:	605a      	str	r2, [r3, #4]
 8015322:	609a      	str	r2, [r3, #8]
 8015324:	60da      	str	r2, [r3, #12]

    switch( keyID )
 8015326:	7bfb      	ldrb	r3, [r7, #15]
 8015328:	2b08      	cmp	r3, #8
 801532a:	d002      	beq.n	8015332 <DeriveSessionKey10x+0x2e>
 801532c:	2b09      	cmp	r3, #9
 801532e:	d003      	beq.n	8015338 <DeriveSessionKey10x+0x34>
 8015330:	e005      	b.n	801533e <DeriveSessionKey10x+0x3a>
        case S_NWK_S_INT_KEY:
        case NWK_S_ENC_KEY:
#else
        case NWK_S_KEY:
#endif /* LORAMAC_VERSION */
            compBase[0] = 0x01;
 8015332:	2301      	movs	r3, #1
 8015334:	743b      	strb	r3, [r7, #16]
            break;
 8015336:	e004      	b.n	8015342 <DeriveSessionKey10x+0x3e>
        case APP_S_KEY:
            compBase[0] = 0x02;
 8015338:	2302      	movs	r3, #2
 801533a:	743b      	strb	r3, [r7, #16]
            break;
 801533c:	e001      	b.n	8015342 <DeriveSessionKey10x+0x3e>
        default:
            return LORAMAC_CRYPTO_ERROR_INVALID_KEY_ID;
 801533e:	230a      	movs	r3, #10
 8015340:	e02a      	b.n	8015398 <DeriveSessionKey10x+0x94>
    }

    compBase[1] = ( uint8_t )( ( joinNonce >> 0 ) & 0xFF );
 8015342:	68bb      	ldr	r3, [r7, #8]
 8015344:	b2db      	uxtb	r3, r3
 8015346:	747b      	strb	r3, [r7, #17]
    compBase[2] = ( uint8_t )( ( joinNonce >> 8 ) & 0xFF );
 8015348:	68bb      	ldr	r3, [r7, #8]
 801534a:	0a1b      	lsrs	r3, r3, #8
 801534c:	b2db      	uxtb	r3, r3
 801534e:	74bb      	strb	r3, [r7, #18]
    compBase[3] = ( uint8_t )( ( joinNonce >> 16 ) & 0xFF );
 8015350:	68bb      	ldr	r3, [r7, #8]
 8015352:	0c1b      	lsrs	r3, r3, #16
 8015354:	b2db      	uxtb	r3, r3
 8015356:	74fb      	strb	r3, [r7, #19]

    compBase[4] = ( uint8_t )( ( netID >> 0 ) & 0xFF );
 8015358:	687b      	ldr	r3, [r7, #4]
 801535a:	b2db      	uxtb	r3, r3
 801535c:	753b      	strb	r3, [r7, #20]
    compBase[5] = ( uint8_t )( ( netID >> 8 ) & 0xFF );
 801535e:	687b      	ldr	r3, [r7, #4]
 8015360:	0a1b      	lsrs	r3, r3, #8
 8015362:	b2db      	uxtb	r3, r3
 8015364:	757b      	strb	r3, [r7, #21]
    compBase[6] = ( uint8_t )( ( netID >> 16 ) & 0xFF );
 8015366:	687b      	ldr	r3, [r7, #4]
 8015368:	0c1b      	lsrs	r3, r3, #16
 801536a:	b2db      	uxtb	r3, r3
 801536c:	75bb      	strb	r3, [r7, #22]

    compBase[7] = ( uint8_t )( ( devNonce >> 0 ) & 0xFF );
 801536e:	89bb      	ldrh	r3, [r7, #12]
 8015370:	b2db      	uxtb	r3, r3
 8015372:	75fb      	strb	r3, [r7, #23]
    compBase[8] = ( uint8_t )( ( devNonce >> 8 ) & 0xFF );
 8015374:	89bb      	ldrh	r3, [r7, #12]
 8015376:	0a1b      	lsrs	r3, r3, #8
 8015378:	b29b      	uxth	r3, r3
 801537a:	b2db      	uxtb	r3, r3
 801537c:	763b      	strb	r3, [r7, #24]

    if( SecureElementDeriveAndStoreKey( compBase, NWK_KEY, keyID ) != SECURE_ELEMENT_SUCCESS )
 801537e:	7bfa      	ldrb	r2, [r7, #15]
 8015380:	f107 0310 	add.w	r3, r7, #16
 8015384:	2101      	movs	r1, #1
 8015386:	4618      	mov	r0, r3
 8015388:	f7f8 f87c 	bl	800d484 <SecureElementDeriveAndStoreKey>
 801538c:	4603      	mov	r3, r0
 801538e:	2b00      	cmp	r3, #0
 8015390:	d001      	beq.n	8015396 <DeriveSessionKey10x+0x92>
    {
        return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 8015392:	230e      	movs	r3, #14
 8015394:	e000      	b.n	8015398 <DeriveSessionKey10x+0x94>
    }

    return LORAMAC_CRYPTO_SUCCESS;
 8015396:	2300      	movs	r3, #0
}
 8015398:	4618      	mov	r0, r3
 801539a:	3720      	adds	r7, #32
 801539c:	46bd      	mov	sp, r7
 801539e:	bd80      	pop	{r7, pc}

080153a0 <GetLastFcntDown>:
 * \param [in]    lastDown     - Last downlink counter value
 *
 * \retval                     - Status of the operation
 */
static LoRaMacCryptoStatus_t GetLastFcntDown( FCntIdentifier_t fCntID, uint32_t* lastDown )
{
 80153a0:	b480      	push	{r7}
 80153a2:	b083      	sub	sp, #12
 80153a4:	af00      	add	r7, sp, #0
 80153a6:	4603      	mov	r3, r0
 80153a8:	6039      	str	r1, [r7, #0]
 80153aa:	71fb      	strb	r3, [r7, #7]
    if( lastDown == NULL )
 80153ac:	683b      	ldr	r3, [r7, #0]
 80153ae:	2b00      	cmp	r3, #0
 80153b0:	d101      	bne.n	80153b6 <GetLastFcntDown+0x16>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 80153b2:	2309      	movs	r3, #9
 80153b4:	e029      	b.n	801540a <GetLastFcntDown+0x6a>
    }
    switch( fCntID )
 80153b6:	79fb      	ldrb	r3, [r7, #7]
 80153b8:	3b01      	subs	r3, #1
 80153ba:	2b03      	cmp	r3, #3
 80153bc:	d822      	bhi.n	8015404 <GetLastFcntDown+0x64>
 80153be:	a201      	add	r2, pc, #4	@ (adr r2, 80153c4 <GetLastFcntDown+0x24>)
 80153c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80153c4:	080153d5 	.word	0x080153d5
 80153c8:	080153e1 	.word	0x080153e1
 80153cc:	080153ed 	.word	0x080153ed
 80153d0:	080153f9 	.word	0x080153f9
    {
        case N_FCNT_DOWN:
            *lastDown = CryptoNvm->FCntList.NFCntDown;
 80153d4:	4b0f      	ldr	r3, [pc, #60]	@ (8015414 <GetLastFcntDown+0x74>)
 80153d6:	681b      	ldr	r3, [r3, #0]
 80153d8:	691a      	ldr	r2, [r3, #16]
 80153da:	683b      	ldr	r3, [r7, #0]
 80153dc:	601a      	str	r2, [r3, #0]
            break;
 80153de:	e013      	b.n	8015408 <GetLastFcntDown+0x68>
        case A_FCNT_DOWN:
            *lastDown = CryptoNvm->FCntList.AFCntDown;
 80153e0:	4b0c      	ldr	r3, [pc, #48]	@ (8015414 <GetLastFcntDown+0x74>)
 80153e2:	681b      	ldr	r3, [r3, #0]
 80153e4:	695a      	ldr	r2, [r3, #20]
 80153e6:	683b      	ldr	r3, [r7, #0]
 80153e8:	601a      	str	r2, [r3, #0]
            break;
 80153ea:	e00d      	b.n	8015408 <GetLastFcntDown+0x68>
        case FCNT_DOWN:
            *lastDown = CryptoNvm->FCntList.FCntDown;
 80153ec:	4b09      	ldr	r3, [pc, #36]	@ (8015414 <GetLastFcntDown+0x74>)
 80153ee:	681b      	ldr	r3, [r3, #0]
 80153f0:	699a      	ldr	r2, [r3, #24]
 80153f2:	683b      	ldr	r3, [r7, #0]
 80153f4:	601a      	str	r2, [r3, #0]
            break;
 80153f6:	e007      	b.n	8015408 <GetLastFcntDown+0x68>
#if ( LORAMAC_MAX_MC_CTX > 0 )
        case MC_FCNT_DOWN_0:
            *lastDown = CryptoNvm->FCntList.McFCntDown[0];
 80153f8:	4b06      	ldr	r3, [pc, #24]	@ (8015414 <GetLastFcntDown+0x74>)
 80153fa:	681b      	ldr	r3, [r3, #0]
 80153fc:	69da      	ldr	r2, [r3, #28]
 80153fe:	683b      	ldr	r3, [r7, #0]
 8015400:	601a      	str	r2, [r3, #0]
            break;
 8015402:	e001      	b.n	8015408 <GetLastFcntDown+0x68>
        case MC_FCNT_DOWN_3:
            *lastDown = CryptoNvm->FCntList.McFCntDown[3];
            break;
#endif /* LORAMAC_MAX_MC_CTX > 3 */
        default:
            return LORAMAC_CRYPTO_FAIL_FCNT_ID;
 8015404:	2305      	movs	r3, #5
 8015406:	e000      	b.n	801540a <GetLastFcntDown+0x6a>
    }
    return LORAMAC_CRYPTO_SUCCESS;
 8015408:	2300      	movs	r3, #0
}
 801540a:	4618      	mov	r0, r3
 801540c:	370c      	adds	r7, #12
 801540e:	46bd      	mov	sp, r7
 8015410:	bc80      	pop	{r7}
 8015412:	4770      	bx	lr
 8015414:	20001f8c 	.word	0x20001f8c

08015418 <CheckFCntDown>:
 * \param [in]    currentDown  - Current downlink counter value
 *
 * \retval                     - Status of the operation
 */
static bool CheckFCntDown( FCntIdentifier_t fCntID, uint32_t currentDown )
{
 8015418:	b580      	push	{r7, lr}
 801541a:	b084      	sub	sp, #16
 801541c:	af00      	add	r7, sp, #0
 801541e:	4603      	mov	r3, r0
 8015420:	6039      	str	r1, [r7, #0]
 8015422:	71fb      	strb	r3, [r7, #7]
    uint32_t lastDown = 0;
 8015424:	2300      	movs	r3, #0
 8015426:	60fb      	str	r3, [r7, #12]
    if( GetLastFcntDown( fCntID, &lastDown ) != LORAMAC_CRYPTO_SUCCESS )
 8015428:	f107 020c 	add.w	r2, r7, #12
 801542c:	79fb      	ldrb	r3, [r7, #7]
 801542e:	4611      	mov	r1, r2
 8015430:	4618      	mov	r0, r3
 8015432:	f7ff ffb5 	bl	80153a0 <GetLastFcntDown>
 8015436:	4603      	mov	r3, r0
 8015438:	2b00      	cmp	r3, #0
 801543a:	d001      	beq.n	8015440 <CheckFCntDown+0x28>
    {
        return false;
 801543c:	2300      	movs	r3, #0
 801543e:	e00a      	b.n	8015456 <CheckFCntDown+0x3e>
    }
    if( ( currentDown > lastDown ) ||
 8015440:	68fb      	ldr	r3, [r7, #12]
 8015442:	683a      	ldr	r2, [r7, #0]
 8015444:	429a      	cmp	r2, r3
 8015446:	d803      	bhi.n	8015450 <CheckFCntDown+0x38>
        // For LoRaWAN 1.0.X only. Allow downlink frames of 0
        ( lastDown == FCNT_DOWN_INITIAL_VALUE ) )
 8015448:	68fb      	ldr	r3, [r7, #12]
    if( ( currentDown > lastDown ) ||
 801544a:	f1b3 3fff 	cmp.w	r3, #4294967295
 801544e:	d101      	bne.n	8015454 <CheckFCntDown+0x3c>
    {
        return true;
 8015450:	2301      	movs	r3, #1
 8015452:	e000      	b.n	8015456 <CheckFCntDown+0x3e>
    }
    else
    {
        return false;
 8015454:	2300      	movs	r3, #0
    }
}
 8015456:	4618      	mov	r0, r3
 8015458:	3710      	adds	r7, #16
 801545a:	46bd      	mov	sp, r7
 801545c:	bd80      	pop	{r7, pc}
	...

08015460 <UpdateFCntDown>:
 * \param [in]    currentDown   - Current downlink counter value
 *
 * \retval                     - Status of the operation
 */
static void UpdateFCntDown( FCntIdentifier_t fCntID, uint32_t currentDown )
{
 8015460:	b480      	push	{r7}
 8015462:	b083      	sub	sp, #12
 8015464:	af00      	add	r7, sp, #0
 8015466:	4603      	mov	r3, r0
 8015468:	6039      	str	r1, [r7, #0]
 801546a:	71fb      	strb	r3, [r7, #7]
    switch( fCntID )
 801546c:	79fb      	ldrb	r3, [r7, #7]
 801546e:	3b01      	subs	r3, #1
 8015470:	2b03      	cmp	r3, #3
 8015472:	d82b      	bhi.n	80154cc <UpdateFCntDown+0x6c>
 8015474:	a201      	add	r2, pc, #4	@ (adr r2, 801547c <UpdateFCntDown+0x1c>)
 8015476:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801547a:	bf00      	nop
 801547c:	0801548d 	.word	0x0801548d
 8015480:	0801549f 	.word	0x0801549f
 8015484:	080154b1 	.word	0x080154b1
 8015488:	080154c3 	.word	0x080154c3
    {
        case N_FCNT_DOWN:
            CryptoNvm->FCntList.NFCntDown = currentDown;
 801548c:	4b12      	ldr	r3, [pc, #72]	@ (80154d8 <UpdateFCntDown+0x78>)
 801548e:	681b      	ldr	r3, [r3, #0]
 8015490:	683a      	ldr	r2, [r7, #0]
 8015492:	611a      	str	r2, [r3, #16]
            CryptoNvm->LastDownFCnt = currentDown;
 8015494:	4b10      	ldr	r3, [pc, #64]	@ (80154d8 <UpdateFCntDown+0x78>)
 8015496:	681b      	ldr	r3, [r3, #0]
 8015498:	683a      	ldr	r2, [r7, #0]
 801549a:	621a      	str	r2, [r3, #32]
            break;
 801549c:	e017      	b.n	80154ce <UpdateFCntDown+0x6e>
        case A_FCNT_DOWN:
            CryptoNvm->FCntList.AFCntDown = currentDown;
 801549e:	4b0e      	ldr	r3, [pc, #56]	@ (80154d8 <UpdateFCntDown+0x78>)
 80154a0:	681b      	ldr	r3, [r3, #0]
 80154a2:	683a      	ldr	r2, [r7, #0]
 80154a4:	615a      	str	r2, [r3, #20]
            CryptoNvm->LastDownFCnt = currentDown;
 80154a6:	4b0c      	ldr	r3, [pc, #48]	@ (80154d8 <UpdateFCntDown+0x78>)
 80154a8:	681b      	ldr	r3, [r3, #0]
 80154aa:	683a      	ldr	r2, [r7, #0]
 80154ac:	621a      	str	r2, [r3, #32]
            break;
 80154ae:	e00e      	b.n	80154ce <UpdateFCntDown+0x6e>
        case FCNT_DOWN:
            CryptoNvm->FCntList.FCntDown = currentDown;
 80154b0:	4b09      	ldr	r3, [pc, #36]	@ (80154d8 <UpdateFCntDown+0x78>)
 80154b2:	681b      	ldr	r3, [r3, #0]
 80154b4:	683a      	ldr	r2, [r7, #0]
 80154b6:	619a      	str	r2, [r3, #24]
            CryptoNvm->LastDownFCnt = currentDown;
 80154b8:	4b07      	ldr	r3, [pc, #28]	@ (80154d8 <UpdateFCntDown+0x78>)
 80154ba:	681b      	ldr	r3, [r3, #0]
 80154bc:	683a      	ldr	r2, [r7, #0]
 80154be:	621a      	str	r2, [r3, #32]
            break;
 80154c0:	e005      	b.n	80154ce <UpdateFCntDown+0x6e>
#if ( LORAMAC_MAX_MC_CTX > 0 )
        case MC_FCNT_DOWN_0:
            CryptoNvm->FCntList.McFCntDown[0] = currentDown;
 80154c2:	4b05      	ldr	r3, [pc, #20]	@ (80154d8 <UpdateFCntDown+0x78>)
 80154c4:	681b      	ldr	r3, [r3, #0]
 80154c6:	683a      	ldr	r2, [r7, #0]
 80154c8:	61da      	str	r2, [r3, #28]
            break;
 80154ca:	e000      	b.n	80154ce <UpdateFCntDown+0x6e>
        case MC_FCNT_DOWN_3:
            CryptoNvm->FCntList.McFCntDown[3] = currentDown;
            break;
#endif /* LORAMAC_MAX_MC_CTX > 3 */
        default:
            break;
 80154cc:	bf00      	nop
    }
}
 80154ce:	bf00      	nop
 80154d0:	370c      	adds	r7, #12
 80154d2:	46bd      	mov	sp, r7
 80154d4:	bc80      	pop	{r7}
 80154d6:	4770      	bx	lr
 80154d8:	20001f8c 	.word	0x20001f8c

080154dc <ResetFCnts>:

/*!
 * Resets the frame counters
 */
static void ResetFCnts( void )
{
 80154dc:	b480      	push	{r7}
 80154de:	b083      	sub	sp, #12
 80154e0:	af00      	add	r7, sp, #0
    CryptoNvm->FCntList.FCntUp = 0;
 80154e2:	4b18      	ldr	r3, [pc, #96]	@ (8015544 <ResetFCnts+0x68>)
 80154e4:	681b      	ldr	r3, [r3, #0]
 80154e6:	2200      	movs	r2, #0
 80154e8:	60da      	str	r2, [r3, #12]
    CryptoNvm->FCntList.NFCntDown = FCNT_DOWN_INITIAL_VALUE;
 80154ea:	4b16      	ldr	r3, [pc, #88]	@ (8015544 <ResetFCnts+0x68>)
 80154ec:	681b      	ldr	r3, [r3, #0]
 80154ee:	f04f 32ff 	mov.w	r2, #4294967295
 80154f2:	611a      	str	r2, [r3, #16]
    CryptoNvm->FCntList.AFCntDown = FCNT_DOWN_INITIAL_VALUE;
 80154f4:	4b13      	ldr	r3, [pc, #76]	@ (8015544 <ResetFCnts+0x68>)
 80154f6:	681b      	ldr	r3, [r3, #0]
 80154f8:	f04f 32ff 	mov.w	r2, #4294967295
 80154fc:	615a      	str	r2, [r3, #20]
    CryptoNvm->FCntList.FCntDown = FCNT_DOWN_INITIAL_VALUE;
 80154fe:	4b11      	ldr	r3, [pc, #68]	@ (8015544 <ResetFCnts+0x68>)
 8015500:	681b      	ldr	r3, [r3, #0]
 8015502:	f04f 32ff 	mov.w	r2, #4294967295
 8015506:	619a      	str	r2, [r3, #24]
    CryptoNvm->LastDownFCnt = CryptoNvm->FCntList.FCntDown;
 8015508:	4b0e      	ldr	r3, [pc, #56]	@ (8015544 <ResetFCnts+0x68>)
 801550a:	681a      	ldr	r2, [r3, #0]
 801550c:	4b0d      	ldr	r3, [pc, #52]	@ (8015544 <ResetFCnts+0x68>)
 801550e:	681b      	ldr	r3, [r3, #0]
 8015510:	6992      	ldr	r2, [r2, #24]
 8015512:	621a      	str	r2, [r3, #32]

    for( int32_t i = 0; i < LORAMAC_MAX_MC_CTX; i++ )
 8015514:	2300      	movs	r3, #0
 8015516:	607b      	str	r3, [r7, #4]
 8015518:	e00b      	b.n	8015532 <ResetFCnts+0x56>
    {
        CryptoNvm->FCntList.McFCntDown[i] = FCNT_DOWN_INITIAL_VALUE;
 801551a:	4b0a      	ldr	r3, [pc, #40]	@ (8015544 <ResetFCnts+0x68>)
 801551c:	681a      	ldr	r2, [r3, #0]
 801551e:	687b      	ldr	r3, [r7, #4]
 8015520:	3306      	adds	r3, #6
 8015522:	009b      	lsls	r3, r3, #2
 8015524:	4413      	add	r3, r2
 8015526:	f04f 32ff 	mov.w	r2, #4294967295
 801552a:	605a      	str	r2, [r3, #4]
    for( int32_t i = 0; i < LORAMAC_MAX_MC_CTX; i++ )
 801552c:	687b      	ldr	r3, [r7, #4]
 801552e:	3301      	adds	r3, #1
 8015530:	607b      	str	r3, [r7, #4]
 8015532:	687b      	ldr	r3, [r7, #4]
 8015534:	2b00      	cmp	r3, #0
 8015536:	ddf0      	ble.n	801551a <ResetFCnts+0x3e>
    }
}
 8015538:	bf00      	nop
 801553a:	bf00      	nop
 801553c:	370c      	adds	r7, #12
 801553e:	46bd      	mov	sp, r7
 8015540:	bc80      	pop	{r7}
 8015542:	4770      	bx	lr
 8015544:	20001f8c 	.word	0x20001f8c

08015548 <IsJoinNonce10xOk>:

static bool IsJoinNonce10xOk( uint32_t joinNonce )
{
 8015548:	b480      	push	{r7}
 801554a:	b083      	sub	sp, #12
 801554c:	af00      	add	r7, sp, #0
 801554e:	6078      	str	r0, [r7, #4]
#if( USE_10X_JOIN_NONCE_COUNTER_CHECK == 1 )
    // Check if the JoinNonce is greater as the previous one
    return ( joinNonce > CryptoNvm->JoinNonce ) ? true : false;
 8015550:	4b06      	ldr	r3, [pc, #24]	@ (801556c <IsJoinNonce10xOk+0x24>)
 8015552:	681b      	ldr	r3, [r3, #0]
 8015554:	689b      	ldr	r3, [r3, #8]
 8015556:	687a      	ldr	r2, [r7, #4]
 8015558:	429a      	cmp	r2, r3
 801555a:	bf8c      	ite	hi
 801555c:	2301      	movhi	r3, #1
 801555e:	2300      	movls	r3, #0
 8015560:	b2db      	uxtb	r3, r3
#else
    // Check if the JoinNonce is different from the previous one
    return( joinNonce != CryptoNvm->JoinNonce ) ? true : false;
#endif
}
 8015562:	4618      	mov	r0, r3
 8015564:	370c      	adds	r7, #12
 8015566:	46bd      	mov	sp, r7
 8015568:	bc80      	pop	{r7}
 801556a:	4770      	bx	lr
 801556c:	20001f8c 	.word	0x20001f8c

08015570 <LoRaMacCryptoInit>:

/*
 *  API functions
 */
LoRaMacCryptoStatus_t LoRaMacCryptoInit( LoRaMacCryptoNvmData_t* nvm )
{
 8015570:	b580      	push	{r7, lr}
 8015572:	b082      	sub	sp, #8
 8015574:	af00      	add	r7, sp, #0
 8015576:	6078      	str	r0, [r7, #4]
    if( nvm == NULL )
 8015578:	687b      	ldr	r3, [r7, #4]
 801557a:	2b00      	cmp	r3, #0
 801557c:	d101      	bne.n	8015582 <LoRaMacCryptoInit+0x12>
    {
        return LORAMAC_CRYPTO_FAIL_PARAM;
 801557e:	2308      	movs	r3, #8
 8015580:	e01c      	b.n	80155bc <LoRaMacCryptoInit+0x4c>
    }

    // Assign non volatile context
    CryptoNvm = nvm;
 8015582:	4a10      	ldr	r2, [pc, #64]	@ (80155c4 <LoRaMacCryptoInit+0x54>)
 8015584:	687b      	ldr	r3, [r7, #4]
 8015586:	6013      	str	r3, [r2, #0]

    // Initialize with default
    memset1( ( uint8_t* )CryptoNvm, 0, sizeof( LoRaMacCryptoNvmData_t ) );
 8015588:	4b0e      	ldr	r3, [pc, #56]	@ (80155c4 <LoRaMacCryptoInit+0x54>)
 801558a:	681b      	ldr	r3, [r3, #0]
 801558c:	2228      	movs	r2, #40	@ 0x28
 801558e:	2100      	movs	r1, #0
 8015590:	4618      	mov	r0, r3
 8015592:	f005 ff0d 	bl	801b3b0 <memset1>

    // Set default LoRaWAN version
    CryptoNvm->LrWanVersion.Fields.Major = 1;
 8015596:	4b0b      	ldr	r3, [pc, #44]	@ (80155c4 <LoRaMacCryptoInit+0x54>)
 8015598:	681b      	ldr	r3, [r3, #0]
 801559a:	2201      	movs	r2, #1
 801559c:	70da      	strb	r2, [r3, #3]
    CryptoNvm->LrWanVersion.Fields.Minor = 1;
 801559e:	4b09      	ldr	r3, [pc, #36]	@ (80155c4 <LoRaMacCryptoInit+0x54>)
 80155a0:	681b      	ldr	r3, [r3, #0]
 80155a2:	2201      	movs	r2, #1
 80155a4:	709a      	strb	r2, [r3, #2]
    CryptoNvm->LrWanVersion.Fields.Patch = 1;
 80155a6:	4b07      	ldr	r3, [pc, #28]	@ (80155c4 <LoRaMacCryptoInit+0x54>)
 80155a8:	681b      	ldr	r3, [r3, #0]
 80155aa:	2201      	movs	r2, #1
 80155ac:	705a      	strb	r2, [r3, #1]
    CryptoNvm->LrWanVersion.Fields.Revision = 0;
 80155ae:	4b05      	ldr	r3, [pc, #20]	@ (80155c4 <LoRaMacCryptoInit+0x54>)
 80155b0:	681b      	ldr	r3, [r3, #0]
 80155b2:	2200      	movs	r2, #0
 80155b4:	701a      	strb	r2, [r3, #0]

    // Reset frame counters
    ResetFCnts( );
 80155b6:	f7ff ff91 	bl	80154dc <ResetFCnts>

    return LORAMAC_CRYPTO_SUCCESS;
 80155ba:	2300      	movs	r3, #0
}
 80155bc:	4618      	mov	r0, r3
 80155be:	3708      	adds	r7, #8
 80155c0:	46bd      	mov	sp, r7
 80155c2:	bd80      	pop	{r7, pc}
 80155c4:	20001f8c 	.word	0x20001f8c

080155c8 <LoRaMacCryptoSetLrWanVersion>:

LoRaMacCryptoStatus_t LoRaMacCryptoSetLrWanVersion( Version_t version )
{
 80155c8:	b480      	push	{r7}
 80155ca:	b083      	sub	sp, #12
 80155cc:	af00      	add	r7, sp, #0
 80155ce:	6078      	str	r0, [r7, #4]
    CryptoNvm->LrWanVersion = version;
 80155d0:	4b04      	ldr	r3, [pc, #16]	@ (80155e4 <LoRaMacCryptoSetLrWanVersion+0x1c>)
 80155d2:	681b      	ldr	r3, [r3, #0]
 80155d4:	687a      	ldr	r2, [r7, #4]
 80155d6:	601a      	str	r2, [r3, #0]
    return LORAMAC_CRYPTO_SUCCESS;
 80155d8:	2300      	movs	r3, #0
}
 80155da:	4618      	mov	r0, r3
 80155dc:	370c      	adds	r7, #12
 80155de:	46bd      	mov	sp, r7
 80155e0:	bc80      	pop	{r7}
 80155e2:	4770      	bx	lr
 80155e4:	20001f8c 	.word	0x20001f8c

080155e8 <LoRaMacCryptoGetFCntUp>:

LoRaMacCryptoStatus_t LoRaMacCryptoGetFCntUp( uint32_t* currentUp )
{
 80155e8:	b480      	push	{r7}
 80155ea:	b083      	sub	sp, #12
 80155ec:	af00      	add	r7, sp, #0
 80155ee:	6078      	str	r0, [r7, #4]
    if( currentUp == NULL )
 80155f0:	687b      	ldr	r3, [r7, #4]
 80155f2:	2b00      	cmp	r3, #0
 80155f4:	d101      	bne.n	80155fa <LoRaMacCryptoGetFCntUp+0x12>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 80155f6:	2309      	movs	r3, #9
 80155f8:	e006      	b.n	8015608 <LoRaMacCryptoGetFCntUp+0x20>
    }

    *currentUp = CryptoNvm->FCntList.FCntUp + 1;
 80155fa:	4b06      	ldr	r3, [pc, #24]	@ (8015614 <LoRaMacCryptoGetFCntUp+0x2c>)
 80155fc:	681b      	ldr	r3, [r3, #0]
 80155fe:	68db      	ldr	r3, [r3, #12]
 8015600:	1c5a      	adds	r2, r3, #1
 8015602:	687b      	ldr	r3, [r7, #4]
 8015604:	601a      	str	r2, [r3, #0]

    return LORAMAC_CRYPTO_SUCCESS;
 8015606:	2300      	movs	r3, #0
}
 8015608:	4618      	mov	r0, r3
 801560a:	370c      	adds	r7, #12
 801560c:	46bd      	mov	sp, r7
 801560e:	bc80      	pop	{r7}
 8015610:	4770      	bx	lr
 8015612:	bf00      	nop
 8015614:	20001f8c 	.word	0x20001f8c

08015618 <LoRaMacCryptoGetFCntDown>:

    return LORAMAC_CRYPTO_SUCCESS;
}
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
LoRaMacCryptoStatus_t LoRaMacCryptoGetFCntDown( FCntIdentifier_t fCntID, uint32_t frameFcnt, uint32_t* currentDown )
{
 8015618:	b580      	push	{r7, lr}
 801561a:	b088      	sub	sp, #32
 801561c:	af00      	add	r7, sp, #0
 801561e:	4603      	mov	r3, r0
 8015620:	60b9      	str	r1, [r7, #8]
 8015622:	607a      	str	r2, [r7, #4]
 8015624:	73fb      	strb	r3, [r7, #15]
    uint32_t lastDown = 0;
 8015626:	2300      	movs	r3, #0
 8015628:	617b      	str	r3, [r7, #20]
    int32_t fCntDiff = 0;
 801562a:	2300      	movs	r3, #0
 801562c:	61fb      	str	r3, [r7, #28]
    LoRaMacCryptoStatus_t cryptoStatus = LORAMAC_CRYPTO_ERROR;
 801562e:	2312      	movs	r3, #18
 8015630:	76fb      	strb	r3, [r7, #27]

    if( currentDown == NULL )
 8015632:	687b      	ldr	r3, [r7, #4]
 8015634:	2b00      	cmp	r3, #0
 8015636:	d101      	bne.n	801563c <LoRaMacCryptoGetFCntDown+0x24>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 8015638:	2309      	movs	r3, #9
 801563a:	e035      	b.n	80156a8 <LoRaMacCryptoGetFCntDown+0x90>
    }

    cryptoStatus = GetLastFcntDown( fCntID, &lastDown );
 801563c:	f107 0214 	add.w	r2, r7, #20
 8015640:	7bfb      	ldrb	r3, [r7, #15]
 8015642:	4611      	mov	r1, r2
 8015644:	4618      	mov	r0, r3
 8015646:	f7ff feab 	bl	80153a0 <GetLastFcntDown>
 801564a:	4603      	mov	r3, r0
 801564c:	76fb      	strb	r3, [r7, #27]
    if( cryptoStatus != LORAMAC_CRYPTO_SUCCESS )
 801564e:	7efb      	ldrb	r3, [r7, #27]
 8015650:	2b00      	cmp	r3, #0
 8015652:	d001      	beq.n	8015658 <LoRaMacCryptoGetFCntDown+0x40>
    {
        return cryptoStatus;
 8015654:	7efb      	ldrb	r3, [r7, #27]
 8015656:	e027      	b.n	80156a8 <LoRaMacCryptoGetFCntDown+0x90>
    }

    // For LoRaWAN 1.0.X only, allow downlink frames of 0
    if( lastDown == FCNT_DOWN_INITIAL_VALUE )
 8015658:	697b      	ldr	r3, [r7, #20]
 801565a:	f1b3 3fff 	cmp.w	r3, #4294967295
 801565e:	d103      	bne.n	8015668 <LoRaMacCryptoGetFCntDown+0x50>
    {
        *currentDown = frameFcnt;
 8015660:	687b      	ldr	r3, [r7, #4]
 8015662:	68ba      	ldr	r2, [r7, #8]
 8015664:	601a      	str	r2, [r3, #0]
 8015666:	e01e      	b.n	80156a6 <LoRaMacCryptoGetFCntDown+0x8e>
    }
    else
    {
        // Add difference, consider roll-over
        fCntDiff = ( int32_t )( ( int64_t )frameFcnt - ( int64_t )( lastDown & 0x0000FFFF ) );
 8015668:	697b      	ldr	r3, [r7, #20]
 801566a:	b29b      	uxth	r3, r3
 801566c:	68ba      	ldr	r2, [r7, #8]
 801566e:	1ad3      	subs	r3, r2, r3
 8015670:	61fb      	str	r3, [r7, #28]

        if( fCntDiff > 0 )
 8015672:	69fb      	ldr	r3, [r7, #28]
 8015674:	2b00      	cmp	r3, #0
 8015676:	dd05      	ble.n	8015684 <LoRaMacCryptoGetFCntDown+0x6c>
        {  // Positive difference
            *currentDown = lastDown + fCntDiff;
 8015678:	697a      	ldr	r2, [r7, #20]
 801567a:	69fb      	ldr	r3, [r7, #28]
 801567c:	441a      	add	r2, r3
 801567e:	687b      	ldr	r3, [r7, #4]
 8015680:	601a      	str	r2, [r3, #0]
 8015682:	e010      	b.n	80156a6 <LoRaMacCryptoGetFCntDown+0x8e>
        }
        else if( fCntDiff == 0 )
 8015684:	69fb      	ldr	r3, [r7, #28]
 8015686:	2b00      	cmp	r3, #0
 8015688:	d104      	bne.n	8015694 <LoRaMacCryptoGetFCntDown+0x7c>
        {  // Duplicate FCnt value, keep the current value.
            *currentDown = lastDown;
 801568a:	697a      	ldr	r2, [r7, #20]
 801568c:	687b      	ldr	r3, [r7, #4]
 801568e:	601a      	str	r2, [r3, #0]
            return LORAMAC_CRYPTO_FAIL_FCNT_DUPLICATED;
 8015690:	2307      	movs	r3, #7
 8015692:	e009      	b.n	80156a8 <LoRaMacCryptoGetFCntDown+0x90>
        }
        else
        {  // Negative difference, assume a roll-over of one uint16_t
            *currentDown = ( lastDown & 0xFFFF0000 ) + 0x10000 + frameFcnt;
 8015694:	697b      	ldr	r3, [r7, #20]
 8015696:	0c1b      	lsrs	r3, r3, #16
 8015698:	041b      	lsls	r3, r3, #16
 801569a:	68ba      	ldr	r2, [r7, #8]
 801569c:	4413      	add	r3, r2
 801569e:	f503 3280 	add.w	r2, r3, #65536	@ 0x10000
 80156a2:	687b      	ldr	r3, [r7, #4]
 80156a4:	601a      	str	r2, [r3, #0]
        }
    }

    return LORAMAC_CRYPTO_SUCCESS;
 80156a6:	2300      	movs	r3, #0
}
 80156a8:	4618      	mov	r0, r3
 80156aa:	3720      	adds	r7, #32
 80156ac:	46bd      	mov	sp, r7
 80156ae:	bd80      	pop	{r7, pc}

080156b0 <LoRaMacCryptoSetMulticastReference>:
    return LORAMAC_CRYPTO_ERROR;
#endif /* LORAMAC_VERSION */
}

LoRaMacCryptoStatus_t LoRaMacCryptoSetMulticastReference( MulticastCtx_t* multicastList )
{
 80156b0:	b480      	push	{r7}
 80156b2:	b085      	sub	sp, #20
 80156b4:	af00      	add	r7, sp, #0
 80156b6:	6078      	str	r0, [r7, #4]
    if( multicastList == NULL )
 80156b8:	687b      	ldr	r3, [r7, #4]
 80156ba:	2b00      	cmp	r3, #0
 80156bc:	d101      	bne.n	80156c2 <LoRaMacCryptoSetMulticastReference+0x12>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 80156be:	2309      	movs	r3, #9
 80156c0:	e019      	b.n	80156f6 <LoRaMacCryptoSetMulticastReference+0x46>
    }

    for( int32_t i = 0; i < LORAMAC_MAX_MC_CTX; i++ )
 80156c2:	2300      	movs	r3, #0
 80156c4:	60fb      	str	r3, [r7, #12]
 80156c6:	e012      	b.n	80156ee <LoRaMacCryptoSetMulticastReference+0x3e>
    {
        multicastList[i].DownLinkCounter = &CryptoNvm->FCntList.McFCntDown[i];
 80156c8:	4b0d      	ldr	r3, [pc, #52]	@ (8015700 <LoRaMacCryptoSetMulticastReference+0x50>)
 80156ca:	6819      	ldr	r1, [r3, #0]
 80156cc:	68fa      	ldr	r2, [r7, #12]
 80156ce:	4613      	mov	r3, r2
 80156d0:	005b      	lsls	r3, r3, #1
 80156d2:	4413      	add	r3, r2
 80156d4:	011b      	lsls	r3, r3, #4
 80156d6:	461a      	mov	r2, r3
 80156d8:	687b      	ldr	r3, [r7, #4]
 80156da:	4413      	add	r3, r2
 80156dc:	68fa      	ldr	r2, [r7, #12]
 80156de:	3206      	adds	r2, #6
 80156e0:	0092      	lsls	r2, r2, #2
 80156e2:	440a      	add	r2, r1
 80156e4:	3204      	adds	r2, #4
 80156e6:	625a      	str	r2, [r3, #36]	@ 0x24
    for( int32_t i = 0; i < LORAMAC_MAX_MC_CTX; i++ )
 80156e8:	68fb      	ldr	r3, [r7, #12]
 80156ea:	3301      	adds	r3, #1
 80156ec:	60fb      	str	r3, [r7, #12]
 80156ee:	68fb      	ldr	r3, [r7, #12]
 80156f0:	2b00      	cmp	r3, #0
 80156f2:	dde9      	ble.n	80156c8 <LoRaMacCryptoSetMulticastReference+0x18>
    }

    return LORAMAC_CRYPTO_SUCCESS;
 80156f4:	2300      	movs	r3, #0
}
 80156f6:	4618      	mov	r0, r3
 80156f8:	3714      	adds	r7, #20
 80156fa:	46bd      	mov	sp, r7
 80156fc:	bc80      	pop	{r7}
 80156fe:	4770      	bx	lr
 8015700:	20001f8c 	.word	0x20001f8c

08015704 <LoRaMacCryptoSetKey>:

LoRaMacCryptoStatus_t LoRaMacCryptoSetKey( KeyIdentifier_t keyID, uint8_t* key )
{
 8015704:	b580      	push	{r7, lr}
 8015706:	b082      	sub	sp, #8
 8015708:	af00      	add	r7, sp, #0
 801570a:	4603      	mov	r3, r0
 801570c:	6039      	str	r1, [r7, #0]
 801570e:	71fb      	strb	r3, [r7, #7]
    if( SecureElementSetKey( keyID, key ) != SECURE_ELEMENT_SUCCESS )
 8015710:	79fb      	ldrb	r3, [r7, #7]
 8015712:	6839      	ldr	r1, [r7, #0]
 8015714:	4618      	mov	r0, r3
 8015716:	f7f7 fd91 	bl	800d23c <SecureElementSetKey>
 801571a:	4603      	mov	r3, r0
 801571c:	2b00      	cmp	r3, #0
 801571e:	d001      	beq.n	8015724 <LoRaMacCryptoSetKey+0x20>
    {
        return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 8015720:	230e      	movs	r3, #14
 8015722:	e021      	b.n	8015768 <LoRaMacCryptoSetKey+0x64>
    }
    if( keyID == APP_KEY )
 8015724:	79fb      	ldrb	r3, [r7, #7]
 8015726:	2b00      	cmp	r3, #0
 8015728:	d11d      	bne.n	8015766 <LoRaMacCryptoSetKey+0x62>
    {
        // Derive lifetime keys
        if( LoRaMacCryptoDeriveLifeTimeKey( CryptoNvm->LrWanVersion.Fields.Minor, MC_ROOT_KEY ) != LORAMAC_CRYPTO_SUCCESS )
 801572a:	4b11      	ldr	r3, [pc, #68]	@ (8015770 <LoRaMacCryptoSetKey+0x6c>)
 801572c:	681b      	ldr	r3, [r3, #0]
 801572e:	789b      	ldrb	r3, [r3, #2]
 8015730:	210b      	movs	r1, #11
 8015732:	4618      	mov	r0, r3
 8015734:	f000 fa54 	bl	8015be0 <LoRaMacCryptoDeriveLifeTimeKey>
 8015738:	4603      	mov	r3, r0
 801573a:	2b00      	cmp	r3, #0
 801573c:	d001      	beq.n	8015742 <LoRaMacCryptoSetKey+0x3e>
        {
            return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 801573e:	230e      	movs	r3, #14
 8015740:	e012      	b.n	8015768 <LoRaMacCryptoSetKey+0x64>
        }
        if( LoRaMacCryptoDeriveLifeTimeKey( 0, MC_KE_KEY ) != LORAMAC_CRYPTO_SUCCESS )
 8015742:	210c      	movs	r1, #12
 8015744:	2000      	movs	r0, #0
 8015746:	f000 fa4b 	bl	8015be0 <LoRaMacCryptoDeriveLifeTimeKey>
 801574a:	4603      	mov	r3, r0
 801574c:	2b00      	cmp	r3, #0
 801574e:	d001      	beq.n	8015754 <LoRaMacCryptoSetKey+0x50>
        {
            return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 8015750:	230e      	movs	r3, #14
 8015752:	e009      	b.n	8015768 <LoRaMacCryptoSetKey+0x64>
        }
        if( LoRaMacCryptoDeriveLifeTimeKey( 0, DATABLOCK_INT_KEY ) != LORAMAC_CRYPTO_SUCCESS )
 8015754:	210a      	movs	r1, #10
 8015756:	2000      	movs	r0, #0
 8015758:	f000 fa42 	bl	8015be0 <LoRaMacCryptoDeriveLifeTimeKey>
 801575c:	4603      	mov	r3, r0
 801575e:	2b00      	cmp	r3, #0
 8015760:	d001      	beq.n	8015766 <LoRaMacCryptoSetKey+0x62>
        {
            return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 8015762:	230e      	movs	r3, #14
 8015764:	e000      	b.n	8015768 <LoRaMacCryptoSetKey+0x64>
        }
    }
    return LORAMAC_CRYPTO_SUCCESS;
 8015766:	2300      	movs	r3, #0
}
 8015768:	4618      	mov	r0, r3
 801576a:	3708      	adds	r7, #8
 801576c:	46bd      	mov	sp, r7
 801576e:	bd80      	pop	{r7, pc}
 8015770:	20001f8c 	.word	0x20001f8c

08015774 <LoRaMacCryptoPrepareJoinRequest>:

LoRaMacCryptoStatus_t LoRaMacCryptoPrepareJoinRequest( LoRaMacMessageJoinRequest_t* macMsg )
{
 8015774:	b580      	push	{r7, lr}
 8015776:	b086      	sub	sp, #24
 8015778:	af02      	add	r7, sp, #8
 801577a:	6078      	str	r0, [r7, #4]
    if( macMsg == 0 )
 801577c:	687b      	ldr	r3, [r7, #4]
 801577e:	2b00      	cmp	r3, #0
 8015780:	d101      	bne.n	8015786 <LoRaMacCryptoPrepareJoinRequest+0x12>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 8015782:	2309      	movs	r3, #9
 8015784:	e02d      	b.n	80157e2 <LoRaMacCryptoPrepareJoinRequest+0x6e>
    }
    KeyIdentifier_t micComputationKeyID = NWK_KEY;
 8015786:	2301      	movs	r3, #1
 8015788:	73fb      	strb	r3, [r7, #15]
#if ( USE_RANDOM_DEV_NONCE == 1 )
    uint32_t devNonce = 0;
    SecureElementRandomNumber( &devNonce );
    CryptoNvm->DevNonce = devNonce;
#else
    CryptoNvm->DevNonce++;
 801578a:	4b18      	ldr	r3, [pc, #96]	@ (80157ec <LoRaMacCryptoPrepareJoinRequest+0x78>)
 801578c:	681b      	ldr	r3, [r3, #0]
 801578e:	889a      	ldrh	r2, [r3, #4]
 8015790:	3201      	adds	r2, #1
 8015792:	b292      	uxth	r2, r2
 8015794:	809a      	strh	r2, [r3, #4]
#endif /* USE_RANDOM_DEV_NONCE */
    macMsg->DevNonce = CryptoNvm->DevNonce;
 8015796:	4b15      	ldr	r3, [pc, #84]	@ (80157ec <LoRaMacCryptoPrepareJoinRequest+0x78>)
 8015798:	681b      	ldr	r3, [r3, #0]
 801579a:	889a      	ldrh	r2, [r3, #4]
 801579c:	687b      	ldr	r3, [r7, #4]
 801579e:	82da      	strh	r2, [r3, #22]
        return LORAMAC_CRYPTO_ERROR;
    }
#endif /* LORAMAC_VERSION */

    // Serialize message
    if( LoRaMacSerializerJoinRequest( macMsg ) != LORAMAC_SERIALIZER_SUCCESS )
 80157a0:	6878      	ldr	r0, [r7, #4]
 80157a2:	f000 fc14 	bl	8015fce <LoRaMacSerializerJoinRequest>
 80157a6:	4603      	mov	r3, r0
 80157a8:	2b00      	cmp	r3, #0
 80157aa:	d001      	beq.n	80157b0 <LoRaMacCryptoPrepareJoinRequest+0x3c>
    {
        return LORAMAC_CRYPTO_ERROR_SERIALIZER;
 80157ac:	2310      	movs	r3, #16
 80157ae:	e018      	b.n	80157e2 <LoRaMacCryptoPrepareJoinRequest+0x6e>
    }

    // Compute mic
    if( SecureElementComputeAesCmac( NULL, macMsg->Buffer, ( LORAMAC_JOIN_REQ_MSG_SIZE - LORAMAC_MIC_FIELD_SIZE ), micComputationKeyID, &macMsg->MIC ) != SECURE_ELEMENT_SUCCESS )
 80157b0:	687b      	ldr	r3, [r7, #4]
 80157b2:	6819      	ldr	r1, [r3, #0]
 80157b4:	687b      	ldr	r3, [r7, #4]
 80157b6:	3318      	adds	r3, #24
 80157b8:	7bfa      	ldrb	r2, [r7, #15]
 80157ba:	9300      	str	r3, [sp, #0]
 80157bc:	4613      	mov	r3, r2
 80157be:	2213      	movs	r2, #19
 80157c0:	2000      	movs	r0, #0
 80157c2:	f7f7 fd99 	bl	800d2f8 <SecureElementComputeAesCmac>
 80157c6:	4603      	mov	r3, r0
 80157c8:	2b00      	cmp	r3, #0
 80157ca:	d001      	beq.n	80157d0 <LoRaMacCryptoPrepareJoinRequest+0x5c>
    {
        return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 80157cc:	230e      	movs	r3, #14
 80157ce:	e008      	b.n	80157e2 <LoRaMacCryptoPrepareJoinRequest+0x6e>
    }

    // Reserialize message to add the MIC
    if( LoRaMacSerializerJoinRequest( macMsg ) != LORAMAC_SERIALIZER_SUCCESS )
 80157d0:	6878      	ldr	r0, [r7, #4]
 80157d2:	f000 fbfc 	bl	8015fce <LoRaMacSerializerJoinRequest>
 80157d6:	4603      	mov	r3, r0
 80157d8:	2b00      	cmp	r3, #0
 80157da:	d001      	beq.n	80157e0 <LoRaMacCryptoPrepareJoinRequest+0x6c>
    {
        return LORAMAC_CRYPTO_ERROR_SERIALIZER;
 80157dc:	2310      	movs	r3, #16
 80157de:	e000      	b.n	80157e2 <LoRaMacCryptoPrepareJoinRequest+0x6e>
    }

    return LORAMAC_CRYPTO_SUCCESS;
 80157e0:	2300      	movs	r3, #0
}
 80157e2:	4618      	mov	r0, r3
 80157e4:	3710      	adds	r7, #16
 80157e6:	46bd      	mov	sp, r7
 80157e8:	bd80      	pop	{r7, pc}
 80157ea:	bf00      	nop
 80157ec:	20001f8c 	.word	0x20001f8c

080157f0 <LoRaMacCryptoHandleJoinAccept>:
    return LORAMAC_CRYPTO_ERROR;
#endif /* LORAMAC_VERSION */
}

LoRaMacCryptoStatus_t LoRaMacCryptoHandleJoinAccept( JoinReqIdentifier_t joinReqType, uint8_t* joinEUI, LoRaMacMessageJoinAccept_t* macMsg )
{
 80157f0:	b590      	push	{r4, r7, lr}
 80157f2:	b097      	sub	sp, #92	@ 0x5c
 80157f4:	af04      	add	r7, sp, #16
 80157f6:	4603      	mov	r3, r0
 80157f8:	60b9      	str	r1, [r7, #8]
 80157fa:	607a      	str	r2, [r7, #4]
 80157fc:	73fb      	strb	r3, [r7, #15]
    if( ( macMsg == 0 ) || ( joinEUI == 0 ) )
 80157fe:	687b      	ldr	r3, [r7, #4]
 8015800:	2b00      	cmp	r3, #0
 8015802:	d002      	beq.n	801580a <LoRaMacCryptoHandleJoinAccept+0x1a>
 8015804:	68bb      	ldr	r3, [r7, #8]
 8015806:	2b00      	cmp	r3, #0
 8015808:	d101      	bne.n	801580e <LoRaMacCryptoHandleJoinAccept+0x1e>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 801580a:	2309      	movs	r3, #9
 801580c:	e0d1      	b.n	80159b2 <LoRaMacCryptoHandleJoinAccept+0x1c2>
    }

    LoRaMacCryptoStatus_t retval = LORAMAC_CRYPTO_ERROR;
 801580e:	2312      	movs	r3, #18
 8015810:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    uint8_t decJoinAccept[LORAMAC_JOIN_ACCEPT_FRAME_MAX_SIZE] = { 0 };
 8015814:	f107 0314 	add.w	r3, r7, #20
 8015818:	2221      	movs	r2, #33	@ 0x21
 801581a:	2100      	movs	r1, #0
 801581c:	4618      	mov	r0, r3
 801581e:	f00b faf4 	bl	8020e0a <memset>
    uint8_t versionMinor         = 0;
 8015822:	2300      	movs	r3, #0
 8015824:	74fb      	strb	r3, [r7, #19]
    uint16_t nonce               = CryptoNvm->DevNonce;
 8015826:	4b65      	ldr	r3, [pc, #404]	@ (80159bc <LoRaMacCryptoHandleJoinAccept+0x1cc>)
 8015828:	681b      	ldr	r3, [r3, #0]
 801582a:	889b      	ldrh	r3, [r3, #4]
 801582c:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
            nonce = CryptoNvm->FCntList.RJcount1;
        }
    }
#endif /* LORAMAC_VERSION */

    if( SecureElementProcessJoinAccept( joinReqType, joinEUI, nonce, macMsg->Buffer,
 8015830:	687b      	ldr	r3, [r7, #4]
 8015832:	681c      	ldr	r4, [r3, #0]
 8015834:	687b      	ldr	r3, [r7, #4]
 8015836:	791b      	ldrb	r3, [r3, #4]
 8015838:	f8b7 1044 	ldrh.w	r1, [r7, #68]	@ 0x44
 801583c:	7bf8      	ldrb	r0, [r7, #15]
 801583e:	f107 0213 	add.w	r2, r7, #19
 8015842:	9202      	str	r2, [sp, #8]
 8015844:	f107 0214 	add.w	r2, r7, #20
 8015848:	9201      	str	r2, [sp, #4]
 801584a:	9300      	str	r3, [sp, #0]
 801584c:	4623      	mov	r3, r4
 801584e:	460a      	mov	r2, r1
 8015850:	68b9      	ldr	r1, [r7, #8]
 8015852:	f7f7 fe56 	bl	800d502 <SecureElementProcessJoinAccept>
 8015856:	4603      	mov	r3, r0
 8015858:	2b00      	cmp	r3, #0
 801585a:	d001      	beq.n	8015860 <LoRaMacCryptoHandleJoinAccept+0x70>
                                        macMsg->BufSize, decJoinAccept,
                                        &versionMinor ) != SECURE_ELEMENT_SUCCESS )
    {
        return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 801585c:	230e      	movs	r3, #14
 801585e:	e0a8      	b.n	80159b2 <LoRaMacCryptoHandleJoinAccept+0x1c2>
    }

    memcpy1( macMsg->Buffer, decJoinAccept, macMsg->BufSize );
 8015860:	687b      	ldr	r3, [r7, #4]
 8015862:	6818      	ldr	r0, [r3, #0]
 8015864:	687b      	ldr	r3, [r7, #4]
 8015866:	791b      	ldrb	r3, [r3, #4]
 8015868:	461a      	mov	r2, r3
 801586a:	f107 0314 	add.w	r3, r7, #20
 801586e:	4619      	mov	r1, r3
 8015870:	f005 fd63 	bl	801b33a <memcpy1>

    // Parse the message
    if( LoRaMacParserJoinAccept( macMsg ) != LORAMAC_PARSER_SUCCESS )
 8015874:	6878      	ldr	r0, [r7, #4]
 8015876:	f000 f9ed 	bl	8015c54 <LoRaMacParserJoinAccept>
 801587a:	4603      	mov	r3, r0
 801587c:	2b00      	cmp	r3, #0
 801587e:	d001      	beq.n	8015884 <LoRaMacCryptoHandleJoinAccept+0x94>
    {
        return LORAMAC_CRYPTO_ERROR_PARSER;
 8015880:	230f      	movs	r3, #15
 8015882:	e096      	b.n	80159b2 <LoRaMacCryptoHandleJoinAccept+0x1c2>
    }

    uint32_t currentJoinNonce;
    bool isJoinNonceOk = false;
 8015884:	2300      	movs	r3, #0
 8015886:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

    currentJoinNonce = ( uint32_t )macMsg->JoinNonce[0];
 801588a:	687b      	ldr	r3, [r7, #4]
 801588c:	799b      	ldrb	r3, [r3, #6]
 801588e:	63fb      	str	r3, [r7, #60]	@ 0x3c
    currentJoinNonce |= ( ( uint32_t )macMsg->JoinNonce[1] << 8 );
 8015890:	687b      	ldr	r3, [r7, #4]
 8015892:	79db      	ldrb	r3, [r3, #7]
 8015894:	021b      	lsls	r3, r3, #8
 8015896:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8015898:	4313      	orrs	r3, r2
 801589a:	63fb      	str	r3, [r7, #60]	@ 0x3c
    currentJoinNonce |= ( ( uint32_t )macMsg->JoinNonce[2] << 16 );
 801589c:	687b      	ldr	r3, [r7, #4]
 801589e:	7a1b      	ldrb	r3, [r3, #8]
 80158a0:	041b      	lsls	r3, r3, #16
 80158a2:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80158a4:	4313      	orrs	r3, r2
 80158a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        isJoinNonceOk = IsJoinNonce11xOk( currentJoinNonce );
    }
    else
#endif /* LORAMAC_VERSION */
    {
        isJoinNonceOk = IsJoinNonce10xOk( currentJoinNonce );
 80158a8:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 80158aa:	f7ff fe4d 	bl	8015548 <IsJoinNonce10xOk>
 80158ae:	4603      	mov	r3, r0
 80158b0:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
    }

    if( isJoinNonceOk == true )
 80158b4:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 80158b8:	2b00      	cmp	r3, #0
 80158ba:	d010      	beq.n	80158de <LoRaMacCryptoHandleJoinAccept+0xee>
    {
        CryptoNvm->JoinNonce = currentJoinNonce;
 80158bc:	4b3f      	ldr	r3, [pc, #252]	@ (80159bc <LoRaMacCryptoHandleJoinAccept+0x1cc>)
 80158be:	681b      	ldr	r3, [r3, #0]
 80158c0:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80158c2:	609a      	str	r2, [r3, #8]
    {
        return LORAMAC_CRYPTO_FAIL_JOIN_NONCE;
    }

    // Derive lifetime keys
    retval = LoRaMacCryptoDeriveLifeTimeKey( versionMinor, MC_ROOT_KEY );
 80158c4:	7cfb      	ldrb	r3, [r7, #19]
 80158c6:	210b      	movs	r1, #11
 80158c8:	4618      	mov	r0, r3
 80158ca:	f000 f989 	bl	8015be0 <LoRaMacCryptoDeriveLifeTimeKey>
 80158ce:	4603      	mov	r3, r0
 80158d0:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    if( retval != LORAMAC_CRYPTO_SUCCESS )
 80158d4:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80158d8:	2b00      	cmp	r3, #0
 80158da:	d005      	beq.n	80158e8 <LoRaMacCryptoHandleJoinAccept+0xf8>
 80158dc:	e001      	b.n	80158e2 <LoRaMacCryptoHandleJoinAccept+0xf2>
        return LORAMAC_CRYPTO_FAIL_JOIN_NONCE;
 80158de:	2303      	movs	r3, #3
 80158e0:	e067      	b.n	80159b2 <LoRaMacCryptoHandleJoinAccept+0x1c2>
    {
        return retval;
 80158e2:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80158e6:	e064      	b.n	80159b2 <LoRaMacCryptoHandleJoinAccept+0x1c2>
    }

    retval = LoRaMacCryptoDeriveLifeTimeKey( 0, MC_KE_KEY );
 80158e8:	210c      	movs	r1, #12
 80158ea:	2000      	movs	r0, #0
 80158ec:	f000 f978 	bl	8015be0 <LoRaMacCryptoDeriveLifeTimeKey>
 80158f0:	4603      	mov	r3, r0
 80158f2:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    if( retval != LORAMAC_CRYPTO_SUCCESS )
 80158f6:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80158fa:	2b00      	cmp	r3, #0
 80158fc:	d002      	beq.n	8015904 <LoRaMacCryptoHandleJoinAccept+0x114>
    {
        return retval;
 80158fe:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8015902:	e056      	b.n	80159b2 <LoRaMacCryptoHandleJoinAccept+0x1c2>
    }

    retval = LoRaMacCryptoDeriveLifeTimeKey( 0, DATABLOCK_INT_KEY );
 8015904:	210a      	movs	r1, #10
 8015906:	2000      	movs	r0, #0
 8015908:	f000 f96a 	bl	8015be0 <LoRaMacCryptoDeriveLifeTimeKey>
 801590c:	4603      	mov	r3, r0
 801590e:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    if( retval != LORAMAC_CRYPTO_SUCCESS )
 8015912:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8015916:	2b00      	cmp	r3, #0
 8015918:	d002      	beq.n	8015920 <LoRaMacCryptoHandleJoinAccept+0x130>
    {
        return retval;
 801591a:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 801591e:	e048      	b.n	80159b2 <LoRaMacCryptoHandleJoinAccept+0x1c2>
    {
        // Operating in LoRaWAN 1.0.x mode

        uint32_t netID;

        netID = ( uint32_t )macMsg->NetID[0];
 8015920:	687b      	ldr	r3, [r7, #4]
 8015922:	7a5b      	ldrb	r3, [r3, #9]
 8015924:	63bb      	str	r3, [r7, #56]	@ 0x38
        netID |= ( ( uint32_t )macMsg->NetID[1] << 8 );
 8015926:	687b      	ldr	r3, [r7, #4]
 8015928:	7a9b      	ldrb	r3, [r3, #10]
 801592a:	021b      	lsls	r3, r3, #8
 801592c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 801592e:	4313      	orrs	r3, r2
 8015930:	63bb      	str	r3, [r7, #56]	@ 0x38
        netID |= ( ( uint32_t )macMsg->NetID[2] << 16 );
 8015932:	687b      	ldr	r3, [r7, #4]
 8015934:	7adb      	ldrb	r3, [r3, #11]
 8015936:	041b      	lsls	r3, r3, #16
 8015938:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 801593a:	4313      	orrs	r3, r2
 801593c:	63bb      	str	r3, [r7, #56]	@ 0x38

        retval = DeriveSessionKey10x( APP_S_KEY, currentJoinNonce, netID, nonce );
 801593e:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 8015942:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8015944:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8015946:	2009      	movs	r0, #9
 8015948:	f7ff fcdc 	bl	8015304 <DeriveSessionKey10x>
 801594c:	4603      	mov	r3, r0
 801594e:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
        if( retval != LORAMAC_CRYPTO_SUCCESS )
 8015952:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8015956:	2b00      	cmp	r3, #0
 8015958:	d002      	beq.n	8015960 <LoRaMacCryptoHandleJoinAccept+0x170>
        {
            return retval;
 801595a:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 801595e:	e028      	b.n	80159b2 <LoRaMacCryptoHandleJoinAccept+0x1c2>
            return retval;
        }

        retval = DeriveSessionKey10x( S_NWK_S_INT_KEY, currentJoinNonce, netID, nonce );
#else
        retval = DeriveSessionKey10x( NWK_S_KEY, currentJoinNonce, netID, nonce );
 8015960:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 8015964:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8015966:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8015968:	2008      	movs	r0, #8
 801596a:	f7ff fccb 	bl	8015304 <DeriveSessionKey10x>
 801596e:	4603      	mov	r3, r0
 8015970:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
#endif /* LORAMAC_VERSION */
        if( retval != LORAMAC_CRYPTO_SUCCESS )
 8015974:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8015978:	2b00      	cmp	r3, #0
 801597a:	d002      	beq.n	8015982 <LoRaMacCryptoHandleJoinAccept+0x192>
        {
            return retval;
 801597c:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8015980:	e017      	b.n	80159b2 <LoRaMacCryptoHandleJoinAccept+0x1c2>
        }
    }

    // Join-Accept is successfully processed
    // Save LoRaWAN specification version
    CryptoNvm->LrWanVersion.Fields.Minor = versionMinor;
 8015982:	4b0e      	ldr	r3, [pc, #56]	@ (80159bc <LoRaMacCryptoHandleJoinAccept+0x1cc>)
 8015984:	681b      	ldr	r3, [r3, #0]
 8015986:	7cfa      	ldrb	r2, [r7, #19]
 8015988:	709a      	strb	r2, [r3, #2]

    // Reset frame counters
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01010100 ))
    RJcount0 = 0;
#endif /* LORAMAC_VERSION */
    CryptoNvm->FCntList.FCntUp = 0;
 801598a:	4b0c      	ldr	r3, [pc, #48]	@ (80159bc <LoRaMacCryptoHandleJoinAccept+0x1cc>)
 801598c:	681b      	ldr	r3, [r3, #0]
 801598e:	2200      	movs	r2, #0
 8015990:	60da      	str	r2, [r3, #12]
    CryptoNvm->FCntList.FCntDown = FCNT_DOWN_INITIAL_VALUE;
 8015992:	4b0a      	ldr	r3, [pc, #40]	@ (80159bc <LoRaMacCryptoHandleJoinAccept+0x1cc>)
 8015994:	681b      	ldr	r3, [r3, #0]
 8015996:	f04f 32ff 	mov.w	r2, #4294967295
 801599a:	619a      	str	r2, [r3, #24]
    CryptoNvm->FCntList.NFCntDown = FCNT_DOWN_INITIAL_VALUE;
 801599c:	4b07      	ldr	r3, [pc, #28]	@ (80159bc <LoRaMacCryptoHandleJoinAccept+0x1cc>)
 801599e:	681b      	ldr	r3, [r3, #0]
 80159a0:	f04f 32ff 	mov.w	r2, #4294967295
 80159a4:	611a      	str	r2, [r3, #16]
    CryptoNvm->FCntList.AFCntDown = FCNT_DOWN_INITIAL_VALUE;
 80159a6:	4b05      	ldr	r3, [pc, #20]	@ (80159bc <LoRaMacCryptoHandleJoinAccept+0x1cc>)
 80159a8:	681b      	ldr	r3, [r3, #0]
 80159aa:	f04f 32ff 	mov.w	r2, #4294967295
 80159ae:	615a      	str	r2, [r3, #20]

    return LORAMAC_CRYPTO_SUCCESS;
 80159b0:	2300      	movs	r3, #0
}
 80159b2:	4618      	mov	r0, r3
 80159b4:	374c      	adds	r7, #76	@ 0x4c
 80159b6:	46bd      	mov	sp, r7
 80159b8:	bd90      	pop	{r4, r7, pc}
 80159ba:	bf00      	nop
 80159bc:	20001f8c 	.word	0x20001f8c

080159c0 <LoRaMacCryptoSecureMessage>:

LoRaMacCryptoStatus_t LoRaMacCryptoSecureMessage( uint32_t fCntUp, uint8_t txDr, uint8_t txCh, LoRaMacMessageData_t* macMsg )
{
 80159c0:	b590      	push	{r4, r7, lr}
 80159c2:	b08b      	sub	sp, #44	@ 0x2c
 80159c4:	af04      	add	r7, sp, #16
 80159c6:	60f8      	str	r0, [r7, #12]
 80159c8:	607b      	str	r3, [r7, #4]
 80159ca:	460b      	mov	r3, r1
 80159cc:	72fb      	strb	r3, [r7, #11]
 80159ce:	4613      	mov	r3, r2
 80159d0:	72bb      	strb	r3, [r7, #10]
    LoRaMacCryptoStatus_t retval = LORAMAC_CRYPTO_ERROR;
 80159d2:	2312      	movs	r3, #18
 80159d4:	75bb      	strb	r3, [r7, #22]
    KeyIdentifier_t payloadDecryptionKeyID = APP_S_KEY;
 80159d6:	2309      	movs	r3, #9
 80159d8:	75fb      	strb	r3, [r7, #23]

    if( macMsg == NULL )
 80159da:	687b      	ldr	r3, [r7, #4]
 80159dc:	2b00      	cmp	r3, #0
 80159de:	d101      	bne.n	80159e4 <LoRaMacCryptoSecureMessage+0x24>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 80159e0:	2309      	movs	r3, #9
 80159e2:	e05e      	b.n	8015aa2 <LoRaMacCryptoSecureMessage+0xe2>
    }

    if( fCntUp < CryptoNvm->FCntList.FCntUp )
 80159e4:	4b31      	ldr	r3, [pc, #196]	@ (8015aac <LoRaMacCryptoSecureMessage+0xec>)
 80159e6:	681b      	ldr	r3, [r3, #0]
 80159e8:	68db      	ldr	r3, [r3, #12]
 80159ea:	68fa      	ldr	r2, [r7, #12]
 80159ec:	429a      	cmp	r2, r3
 80159ee:	d201      	bcs.n	80159f4 <LoRaMacCryptoSecureMessage+0x34>
    {
        return LORAMAC_CRYPTO_FAIL_FCNT_SMALLER;
 80159f0:	2306      	movs	r3, #6
 80159f2:	e056      	b.n	8015aa2 <LoRaMacCryptoSecureMessage+0xe2>
    }

    // Encrypt payload
    if( macMsg->FPort == 0 )
 80159f4:	687b      	ldr	r3, [r7, #4]
 80159f6:	f893 3020 	ldrb.w	r3, [r3, #32]
 80159fa:	2b00      	cmp	r3, #0
 80159fc:	d101      	bne.n	8015a02 <LoRaMacCryptoSecureMessage+0x42>
    {
        // Use network session key
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01010100 ))
        payloadDecryptionKeyID = NWK_S_ENC_KEY;
#else
        payloadDecryptionKeyID = NWK_S_KEY;
 80159fe:	2308      	movs	r3, #8
 8015a00:	75fb      	strb	r3, [r7, #23]
#endif /* LORAMAC_VERSION */
    }

    if( fCntUp > CryptoNvm->FCntList.FCntUp )
 8015a02:	4b2a      	ldr	r3, [pc, #168]	@ (8015aac <LoRaMacCryptoSecureMessage+0xec>)
 8015a04:	681b      	ldr	r3, [r3, #0]
 8015a06:	68db      	ldr	r3, [r3, #12]
 8015a08:	68fa      	ldr	r2, [r7, #12]
 8015a0a:	429a      	cmp	r2, r3
 8015a0c:	d916      	bls.n	8015a3c <LoRaMacCryptoSecureMessage+0x7c>
    {
        retval = PayloadEncrypt( macMsg->FRMPayload, macMsg->FRMPayloadSize, payloadDecryptionKeyID, macMsg->FHDR.DevAddr, UPLINK, fCntUp );
 8015a0e:	687b      	ldr	r3, [r7, #4]
 8015a10:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 8015a12:	687b      	ldr	r3, [r7, #4]
 8015a14:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8015a18:	b219      	sxth	r1, r3
 8015a1a:	687b      	ldr	r3, [r7, #4]
 8015a1c:	689c      	ldr	r4, [r3, #8]
 8015a1e:	7dfa      	ldrb	r2, [r7, #23]
 8015a20:	68fb      	ldr	r3, [r7, #12]
 8015a22:	9301      	str	r3, [sp, #4]
 8015a24:	2300      	movs	r3, #0
 8015a26:	9300      	str	r3, [sp, #0]
 8015a28:	4623      	mov	r3, r4
 8015a2a:	f7ff fa79 	bl	8014f20 <PayloadEncrypt>
 8015a2e:	4603      	mov	r3, r0
 8015a30:	75bb      	strb	r3, [r7, #22]
        if( retval != LORAMAC_CRYPTO_SUCCESS )
 8015a32:	7dbb      	ldrb	r3, [r7, #22]
 8015a34:	2b00      	cmp	r3, #0
 8015a36:	d001      	beq.n	8015a3c <LoRaMacCryptoSecureMessage+0x7c>
        {
            return retval;
 8015a38:	7dbb      	ldrb	r3, [r7, #22]
 8015a3a:	e032      	b.n	8015aa2 <LoRaMacCryptoSecureMessage+0xe2>
        }
#endif /* LORAMAC_VERSION */
    }

    // Serialize message
    if( LoRaMacSerializerData( macMsg ) != LORAMAC_SERIALIZER_SUCCESS )
 8015a3c:	6878      	ldr	r0, [r7, #4]
 8015a3e:	f000 fb48 	bl	80160d2 <LoRaMacSerializerData>
 8015a42:	4603      	mov	r3, r0
 8015a44:	2b00      	cmp	r3, #0
 8015a46:	d001      	beq.n	8015a4c <LoRaMacCryptoSecureMessage+0x8c>
    {
        return LORAMAC_CRYPTO_ERROR_SERIALIZER;
 8015a48:	2310      	movs	r3, #16
 8015a4a:	e02a      	b.n	8015aa2 <LoRaMacCryptoSecureMessage+0xe2>
    {
        // Use network session key
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01010100 ))
        payloadDecryptionKeyID = NWK_S_ENC_KEY;
#else
        payloadDecryptionKeyID = NWK_S_KEY;
 8015a4c:	2308      	movs	r3, #8
 8015a4e:	75fb      	strb	r3, [r7, #23]
#endif /* LORAMAC_VERSION */
        // MIC = cmacF[0..3]
        // The IsAck parameter is every time false since the ConfFCnt field is not used in legacy mode.
        retval = ComputeCmacB0( macMsg->Buffer, ( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE ), payloadDecryptionKeyID, false, UPLINK, macMsg->FHDR.DevAddr, fCntUp, &macMsg->MIC );
 8015a50:	687b      	ldr	r3, [r7, #4]
 8015a52:	6818      	ldr	r0, [r3, #0]
 8015a54:	687b      	ldr	r3, [r7, #4]
 8015a56:	791b      	ldrb	r3, [r3, #4]
 8015a58:	3b04      	subs	r3, #4
 8015a5a:	b299      	uxth	r1, r3
 8015a5c:	687b      	ldr	r3, [r7, #4]
 8015a5e:	689b      	ldr	r3, [r3, #8]
 8015a60:	687a      	ldr	r2, [r7, #4]
 8015a62:	322c      	adds	r2, #44	@ 0x2c
 8015a64:	7dfc      	ldrb	r4, [r7, #23]
 8015a66:	9203      	str	r2, [sp, #12]
 8015a68:	68fa      	ldr	r2, [r7, #12]
 8015a6a:	9202      	str	r2, [sp, #8]
 8015a6c:	9301      	str	r3, [sp, #4]
 8015a6e:	2300      	movs	r3, #0
 8015a70:	9300      	str	r3, [sp, #0]
 8015a72:	2300      	movs	r3, #0
 8015a74:	4622      	mov	r2, r4
 8015a76:	f7ff fb52 	bl	801511e <ComputeCmacB0>
 8015a7a:	4603      	mov	r3, r0
 8015a7c:	75bb      	strb	r3, [r7, #22]
        if( retval != LORAMAC_CRYPTO_SUCCESS )
 8015a7e:	7dbb      	ldrb	r3, [r7, #22]
 8015a80:	2b00      	cmp	r3, #0
 8015a82:	d001      	beq.n	8015a88 <LoRaMacCryptoSecureMessage+0xc8>
        {
            return retval;
 8015a84:	7dbb      	ldrb	r3, [r7, #22]
 8015a86:	e00c      	b.n	8015aa2 <LoRaMacCryptoSecureMessage+0xe2>
        }
    }

    // Re-serialize message to add the MIC
    if( LoRaMacSerializerData( macMsg ) != LORAMAC_SERIALIZER_SUCCESS )
 8015a88:	6878      	ldr	r0, [r7, #4]
 8015a8a:	f000 fb22 	bl	80160d2 <LoRaMacSerializerData>
 8015a8e:	4603      	mov	r3, r0
 8015a90:	2b00      	cmp	r3, #0
 8015a92:	d001      	beq.n	8015a98 <LoRaMacCryptoSecureMessage+0xd8>
    {
        return LORAMAC_CRYPTO_ERROR_SERIALIZER;
 8015a94:	2310      	movs	r3, #16
 8015a96:	e004      	b.n	8015aa2 <LoRaMacCryptoSecureMessage+0xe2>
    }

    CryptoNvm->FCntList.FCntUp = fCntUp;
 8015a98:	4b04      	ldr	r3, [pc, #16]	@ (8015aac <LoRaMacCryptoSecureMessage+0xec>)
 8015a9a:	681b      	ldr	r3, [r3, #0]
 8015a9c:	68fa      	ldr	r2, [r7, #12]
 8015a9e:	60da      	str	r2, [r3, #12]

    return LORAMAC_CRYPTO_SUCCESS;
 8015aa0:	2300      	movs	r3, #0
}
 8015aa2:	4618      	mov	r0, r3
 8015aa4:	371c      	adds	r7, #28
 8015aa6:	46bd      	mov	sp, r7
 8015aa8:	bd90      	pop	{r4, r7, pc}
 8015aaa:	bf00      	nop
 8015aac:	20001f8c 	.word	0x20001f8c

08015ab0 <LoRaMacCryptoUnsecureMessage>:

LoRaMacCryptoStatus_t LoRaMacCryptoUnsecureMessage( AddressIdentifier_t addrID, uint32_t address, FCntIdentifier_t fCntID, uint32_t fCntDown, LoRaMacMessageData_t* macMsg )
{
 8015ab0:	b590      	push	{r4, r7, lr}
 8015ab2:	b08b      	sub	sp, #44	@ 0x2c
 8015ab4:	af04      	add	r7, sp, #16
 8015ab6:	60b9      	str	r1, [r7, #8]
 8015ab8:	607b      	str	r3, [r7, #4]
 8015aba:	4603      	mov	r3, r0
 8015abc:	73fb      	strb	r3, [r7, #15]
 8015abe:	4613      	mov	r3, r2
 8015ac0:	73bb      	strb	r3, [r7, #14]
    if( macMsg == 0 )
 8015ac2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015ac4:	2b00      	cmp	r3, #0
 8015ac6:	d101      	bne.n	8015acc <LoRaMacCryptoUnsecureMessage+0x1c>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 8015ac8:	2309      	movs	r3, #9
 8015aca:	e083      	b.n	8015bd4 <LoRaMacCryptoUnsecureMessage+0x124>
    }

    if( CheckFCntDown( fCntID, fCntDown ) == false )
 8015acc:	7bbb      	ldrb	r3, [r7, #14]
 8015ace:	6879      	ldr	r1, [r7, #4]
 8015ad0:	4618      	mov	r0, r3
 8015ad2:	f7ff fca1 	bl	8015418 <CheckFCntDown>
 8015ad6:	4603      	mov	r3, r0
 8015ad8:	f083 0301 	eor.w	r3, r3, #1
 8015adc:	b2db      	uxtb	r3, r3
 8015ade:	2b00      	cmp	r3, #0
 8015ae0:	d001      	beq.n	8015ae6 <LoRaMacCryptoUnsecureMessage+0x36>
    {
        return LORAMAC_CRYPTO_FAIL_FCNT_SMALLER;
 8015ae2:	2306      	movs	r3, #6
 8015ae4:	e076      	b.n	8015bd4 <LoRaMacCryptoUnsecureMessage+0x124>
    }

    LoRaMacCryptoStatus_t retval = LORAMAC_CRYPTO_ERROR;
 8015ae6:	2312      	movs	r3, #18
 8015ae8:	757b      	strb	r3, [r7, #21]
    KeyIdentifier_t payloadDecryptionKeyID = APP_S_KEY;
 8015aea:	2309      	movs	r3, #9
 8015aec:	75fb      	strb	r3, [r7, #23]
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01010100 ))
    KeyIdentifier_t micComputationKeyID = S_NWK_S_INT_KEY;
#else
    KeyIdentifier_t micComputationKeyID = NWK_S_KEY;
 8015aee:	2308      	movs	r3, #8
 8015af0:	753b      	strb	r3, [r7, #20]
#endif /* LORAMAC_VERSION */
    KeyAddr_t* curItem;

    // Parse the message
    if( LoRaMacParserData( macMsg ) != LORAMAC_PARSER_SUCCESS )
 8015af2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8015af4:	f000 f979 	bl	8015dea <LoRaMacParserData>
 8015af8:	4603      	mov	r3, r0
 8015afa:	2b00      	cmp	r3, #0
 8015afc:	d001      	beq.n	8015b02 <LoRaMacCryptoUnsecureMessage+0x52>
    {
        return LORAMAC_CRYPTO_ERROR_PARSER;
 8015afe:	230f      	movs	r3, #15
 8015b00:	e068      	b.n	8015bd4 <LoRaMacCryptoUnsecureMessage+0x124>
    }

    // Determine current security context
    retval = GetKeyAddrItem( addrID, &curItem );
 8015b02:	f107 0210 	add.w	r2, r7, #16
 8015b06:	7bfb      	ldrb	r3, [r7, #15]
 8015b08:	4611      	mov	r1, r2
 8015b0a:	4618      	mov	r0, r3
 8015b0c:	f7ff fbd4 	bl	80152b8 <GetKeyAddrItem>
 8015b10:	4603      	mov	r3, r0
 8015b12:	757b      	strb	r3, [r7, #21]
    if( retval != LORAMAC_CRYPTO_SUCCESS )
 8015b14:	7d7b      	ldrb	r3, [r7, #21]
 8015b16:	2b00      	cmp	r3, #0
 8015b18:	d001      	beq.n	8015b1e <LoRaMacCryptoUnsecureMessage+0x6e>
    {
        return retval;
 8015b1a:	7d7b      	ldrb	r3, [r7, #21]
 8015b1c:	e05a      	b.n	8015bd4 <LoRaMacCryptoUnsecureMessage+0x124>
    }

    payloadDecryptionKeyID = curItem->AppSkey;
 8015b1e:	693b      	ldr	r3, [r7, #16]
 8015b20:	785b      	ldrb	r3, [r3, #1]
 8015b22:	75fb      	strb	r3, [r7, #23]
    micComputationKeyID = curItem->NwkSkey;
 8015b24:	693b      	ldr	r3, [r7, #16]
 8015b26:	789b      	ldrb	r3, [r3, #2]
 8015b28:	753b      	strb	r3, [r7, #20]

    // Check if it is our address
    if( address != macMsg->FHDR.DevAddr )
 8015b2a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015b2c:	689b      	ldr	r3, [r3, #8]
 8015b2e:	68ba      	ldr	r2, [r7, #8]
 8015b30:	429a      	cmp	r2, r3
 8015b32:	d001      	beq.n	8015b38 <LoRaMacCryptoUnsecureMessage+0x88>
    {
        return LORAMAC_CRYPTO_FAIL_ADDRESS;
 8015b34:	2302      	movs	r3, #2
 8015b36:	e04d      	b.n	8015bd4 <LoRaMacCryptoUnsecureMessage+0x124>
    }

    // Compute mic
    bool isAck = macMsg->FHDR.FCtrl.Bits.Ack;
 8015b38:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015b3a:	7b1b      	ldrb	r3, [r3, #12]
 8015b3c:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8015b40:	b2db      	uxtb	r3, r3
 8015b42:	2b00      	cmp	r3, #0
 8015b44:	bf14      	ite	ne
 8015b46:	2301      	movne	r3, #1
 8015b48:	2300      	moveq	r3, #0
 8015b4a:	75bb      	strb	r3, [r7, #22]
    if( CryptoNvm->LrWanVersion.Fields.Minor == 0 )
 8015b4c:	4b23      	ldr	r3, [pc, #140]	@ (8015bdc <LoRaMacCryptoUnsecureMessage+0x12c>)
 8015b4e:	681b      	ldr	r3, [r3, #0]
 8015b50:	789b      	ldrb	r3, [r3, #2]
 8015b52:	2b00      	cmp	r3, #0
 8015b54:	d101      	bne.n	8015b5a <LoRaMacCryptoUnsecureMessage+0xaa>
    {
        // In legacy mode the IsAck parameter is forced to be false since the ConfFCnt field is not used.
        isAck = false;
 8015b56:	2300      	movs	r3, #0
 8015b58:	75bb      	strb	r3, [r7, #22]
    }

    // Verify mic
    retval = VerifyCmacB0( macMsg->Buffer, ( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE ), micComputationKeyID, isAck, DOWNLINK, address, fCntDown, macMsg->MIC );
 8015b5a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015b5c:	6818      	ldr	r0, [r3, #0]
 8015b5e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015b60:	791b      	ldrb	r3, [r3, #4]
 8015b62:	3b04      	subs	r3, #4
 8015b64:	b299      	uxth	r1, r3
 8015b66:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015b68:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8015b6a:	7dbc      	ldrb	r4, [r7, #22]
 8015b6c:	7d3a      	ldrb	r2, [r7, #20]
 8015b6e:	9303      	str	r3, [sp, #12]
 8015b70:	687b      	ldr	r3, [r7, #4]
 8015b72:	9302      	str	r3, [sp, #8]
 8015b74:	68bb      	ldr	r3, [r7, #8]
 8015b76:	9301      	str	r3, [sp, #4]
 8015b78:	2301      	movs	r3, #1
 8015b7a:	9300      	str	r3, [sp, #0]
 8015b7c:	4623      	mov	r3, r4
 8015b7e:	f7ff fb0c 	bl	801519a <VerifyCmacB0>
 8015b82:	4603      	mov	r3, r0
 8015b84:	757b      	strb	r3, [r7, #21]
    if( retval != LORAMAC_CRYPTO_SUCCESS )
 8015b86:	7d7b      	ldrb	r3, [r7, #21]
 8015b88:	2b00      	cmp	r3, #0
 8015b8a:	d001      	beq.n	8015b90 <LoRaMacCryptoUnsecureMessage+0xe0>
    {
        return retval;
 8015b8c:	7d7b      	ldrb	r3, [r7, #21]
 8015b8e:	e021      	b.n	8015bd4 <LoRaMacCryptoUnsecureMessage+0x124>
    }

    // Decrypt payload
    if( macMsg->FPort == 0 )
 8015b90:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015b92:	f893 3020 	ldrb.w	r3, [r3, #32]
 8015b96:	2b00      	cmp	r3, #0
 8015b98:	d101      	bne.n	8015b9e <LoRaMacCryptoUnsecureMessage+0xee>
    {
        // Use network session encryption key
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01010100 ))
        payloadDecryptionKeyID = NWK_S_ENC_KEY;
#else
        payloadDecryptionKeyID = NWK_S_KEY;
 8015b9a:	2308      	movs	r3, #8
 8015b9c:	75fb      	strb	r3, [r7, #23]
#endif /* LORAMAC_VERSION */
    }
    retval = PayloadEncrypt( macMsg->FRMPayload, macMsg->FRMPayloadSize, payloadDecryptionKeyID, address, DOWNLINK, fCntDown );
 8015b9e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015ba0:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 8015ba2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015ba4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8015ba8:	b219      	sxth	r1, r3
 8015baa:	7dfa      	ldrb	r2, [r7, #23]
 8015bac:	687b      	ldr	r3, [r7, #4]
 8015bae:	9301      	str	r3, [sp, #4]
 8015bb0:	2301      	movs	r3, #1
 8015bb2:	9300      	str	r3, [sp, #0]
 8015bb4:	68bb      	ldr	r3, [r7, #8]
 8015bb6:	f7ff f9b3 	bl	8014f20 <PayloadEncrypt>
 8015bba:	4603      	mov	r3, r0
 8015bbc:	757b      	strb	r3, [r7, #21]
    if( retval != LORAMAC_CRYPTO_SUCCESS )
 8015bbe:	7d7b      	ldrb	r3, [r7, #21]
 8015bc0:	2b00      	cmp	r3, #0
 8015bc2:	d001      	beq.n	8015bc8 <LoRaMacCryptoUnsecureMessage+0x118>
    {
        return retval;
 8015bc4:	7d7b      	ldrb	r3, [r7, #21]
 8015bc6:	e005      	b.n	8015bd4 <LoRaMacCryptoUnsecureMessage+0x124>
            }
        }
    }
#endif /* LORAMAC_VERSION */

    UpdateFCntDown( fCntID, fCntDown );
 8015bc8:	7bbb      	ldrb	r3, [r7, #14]
 8015bca:	6879      	ldr	r1, [r7, #4]
 8015bcc:	4618      	mov	r0, r3
 8015bce:	f7ff fc47 	bl	8015460 <UpdateFCntDown>

    return LORAMAC_CRYPTO_SUCCESS;
 8015bd2:	2300      	movs	r3, #0
}
 8015bd4:	4618      	mov	r0, r3
 8015bd6:	371c      	adds	r7, #28
 8015bd8:	46bd      	mov	sp, r7
 8015bda:	bd90      	pop	{r4, r7, pc}
 8015bdc:	20001f8c 	.word	0x20001f8c

08015be0 <LoRaMacCryptoDeriveLifeTimeKey>:

    return LORAMAC_CRYPTO_SUCCESS;
}

LoRaMacCryptoStatus_t LoRaMacCryptoDeriveLifeTimeKey( uint8_t versionMinor, KeyIdentifier_t keyID )
{
 8015be0:	b580      	push	{r7, lr}
 8015be2:	b088      	sub	sp, #32
 8015be4:	af00      	add	r7, sp, #0
 8015be6:	4603      	mov	r3, r0
 8015be8:	460a      	mov	r2, r1
 8015bea:	71fb      	strb	r3, [r7, #7]
 8015bec:	4613      	mov	r3, r2
 8015bee:	71bb      	strb	r3, [r7, #6]
    uint8_t compBase[16] = { 0 };
 8015bf0:	f107 030c 	add.w	r3, r7, #12
 8015bf4:	2200      	movs	r2, #0
 8015bf6:	601a      	str	r2, [r3, #0]
 8015bf8:	605a      	str	r2, [r3, #4]
 8015bfa:	609a      	str	r2, [r3, #8]
 8015bfc:	60da      	str	r2, [r3, #12]
    KeyIdentifier_t rootKeyId = APP_KEY;
 8015bfe:	2300      	movs	r3, #0
 8015c00:	77fb      	strb	r3, [r7, #31]
    switch( keyID )
 8015c02:	79bb      	ldrb	r3, [r7, #6]
 8015c04:	2b0c      	cmp	r3, #12
 8015c06:	d00b      	beq.n	8015c20 <LoRaMacCryptoDeriveLifeTimeKey+0x40>
 8015c08:	2b0c      	cmp	r3, #12
 8015c0a:	dc0f      	bgt.n	8015c2c <LoRaMacCryptoDeriveLifeTimeKey+0x4c>
 8015c0c:	2b0a      	cmp	r3, #10
 8015c0e:	d00a      	beq.n	8015c26 <LoRaMacCryptoDeriveLifeTimeKey+0x46>
 8015c10:	2b0b      	cmp	r3, #11
 8015c12:	d10b      	bne.n	8015c2c <LoRaMacCryptoDeriveLifeTimeKey+0x4c>
    {
        case MC_ROOT_KEY:
            if( versionMinor == 1 )
 8015c14:	79fb      	ldrb	r3, [r7, #7]
 8015c16:	2b01      	cmp	r3, #1
 8015c18:	d10a      	bne.n	8015c30 <LoRaMacCryptoDeriveLifeTimeKey+0x50>
            {
                compBase[0] = 0x20;
 8015c1a:	2320      	movs	r3, #32
 8015c1c:	733b      	strb	r3, [r7, #12]
            }
            break;
 8015c1e:	e007      	b.n	8015c30 <LoRaMacCryptoDeriveLifeTimeKey+0x50>
        case MC_KE_KEY:
            rootKeyId = MC_ROOT_KEY;
 8015c20:	230b      	movs	r3, #11
 8015c22:	77fb      	strb	r3, [r7, #31]
            break;
 8015c24:	e005      	b.n	8015c32 <LoRaMacCryptoDeriveLifeTimeKey+0x52>
        case DATABLOCK_INT_KEY:
            compBase[0] = 0x30;
 8015c26:	2330      	movs	r3, #48	@ 0x30
 8015c28:	733b      	strb	r3, [r7, #12]
            break;
 8015c2a:	e002      	b.n	8015c32 <LoRaMacCryptoDeriveLifeTimeKey+0x52>
        default:
            return LORAMAC_CRYPTO_ERROR_INVALID_KEY_ID;
 8015c2c:	230a      	movs	r3, #10
 8015c2e:	e00d      	b.n	8015c4c <LoRaMacCryptoDeriveLifeTimeKey+0x6c>
            break;
 8015c30:	bf00      	nop
    }

    if( SecureElementDeriveAndStoreKey( compBase, rootKeyId, keyID ) != SECURE_ELEMENT_SUCCESS )
 8015c32:	79ba      	ldrb	r2, [r7, #6]
 8015c34:	7ff9      	ldrb	r1, [r7, #31]
 8015c36:	f107 030c 	add.w	r3, r7, #12
 8015c3a:	4618      	mov	r0, r3
 8015c3c:	f7f7 fc22 	bl	800d484 <SecureElementDeriveAndStoreKey>
 8015c40:	4603      	mov	r3, r0
 8015c42:	2b00      	cmp	r3, #0
 8015c44:	d001      	beq.n	8015c4a <LoRaMacCryptoDeriveLifeTimeKey+0x6a>
    {
        return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 8015c46:	230e      	movs	r3, #14
 8015c48:	e000      	b.n	8015c4c <LoRaMacCryptoDeriveLifeTimeKey+0x6c>
    }

    return LORAMAC_CRYPTO_SUCCESS;
 8015c4a:	2300      	movs	r3, #0
}
 8015c4c:	4618      	mov	r0, r3
 8015c4e:	3720      	adds	r7, #32
 8015c50:	46bd      	mov	sp, r7
 8015c52:	bd80      	pop	{r7, pc}

08015c54 <LoRaMacParserJoinAccept>:
 */
#include "LoRaMacParser.h"
#include "utilities.h"

LoRaMacParserStatus_t LoRaMacParserJoinAccept( LoRaMacMessageJoinAccept_t* macMsg )
{
 8015c54:	b580      	push	{r7, lr}
 8015c56:	b084      	sub	sp, #16
 8015c58:	af00      	add	r7, sp, #0
 8015c5a:	6078      	str	r0, [r7, #4]
    if( ( macMsg == 0 ) || ( macMsg->Buffer == 0 ) )
 8015c5c:	687b      	ldr	r3, [r7, #4]
 8015c5e:	2b00      	cmp	r3, #0
 8015c60:	d003      	beq.n	8015c6a <LoRaMacParserJoinAccept+0x16>
 8015c62:	687b      	ldr	r3, [r7, #4]
 8015c64:	681b      	ldr	r3, [r3, #0]
 8015c66:	2b00      	cmp	r3, #0
 8015c68:	d101      	bne.n	8015c6e <LoRaMacParserJoinAccept+0x1a>
    {
        return LORAMAC_PARSER_ERROR_NPE;
 8015c6a:	2302      	movs	r3, #2
 8015c6c:	e0b9      	b.n	8015de2 <LoRaMacParserJoinAccept+0x18e>
    }

    uint16_t bufItr = 0;
 8015c6e:	2300      	movs	r3, #0
 8015c70:	81fb      	strh	r3, [r7, #14]

    macMsg->MHDR.Value = macMsg->Buffer[bufItr++];
 8015c72:	687b      	ldr	r3, [r7, #4]
 8015c74:	681a      	ldr	r2, [r3, #0]
 8015c76:	89fb      	ldrh	r3, [r7, #14]
 8015c78:	1c59      	adds	r1, r3, #1
 8015c7a:	81f9      	strh	r1, [r7, #14]
 8015c7c:	4413      	add	r3, r2
 8015c7e:	781a      	ldrb	r2, [r3, #0]
 8015c80:	687b      	ldr	r3, [r7, #4]
 8015c82:	715a      	strb	r2, [r3, #5]

    memcpy1( macMsg->JoinNonce, &macMsg->Buffer[bufItr], 3 );
 8015c84:	687b      	ldr	r3, [r7, #4]
 8015c86:	1d98      	adds	r0, r3, #6
 8015c88:	687b      	ldr	r3, [r7, #4]
 8015c8a:	681a      	ldr	r2, [r3, #0]
 8015c8c:	89fb      	ldrh	r3, [r7, #14]
 8015c8e:	4413      	add	r3, r2
 8015c90:	2203      	movs	r2, #3
 8015c92:	4619      	mov	r1, r3
 8015c94:	f005 fb51 	bl	801b33a <memcpy1>
    bufItr = bufItr + 3;
 8015c98:	89fb      	ldrh	r3, [r7, #14]
 8015c9a:	3303      	adds	r3, #3
 8015c9c:	81fb      	strh	r3, [r7, #14]

    memcpy1( macMsg->NetID, &macMsg->Buffer[bufItr], 3 );
 8015c9e:	687b      	ldr	r3, [r7, #4]
 8015ca0:	f103 0009 	add.w	r0, r3, #9
 8015ca4:	687b      	ldr	r3, [r7, #4]
 8015ca6:	681a      	ldr	r2, [r3, #0]
 8015ca8:	89fb      	ldrh	r3, [r7, #14]
 8015caa:	4413      	add	r3, r2
 8015cac:	2203      	movs	r2, #3
 8015cae:	4619      	mov	r1, r3
 8015cb0:	f005 fb43 	bl	801b33a <memcpy1>
    bufItr = bufItr + 3;
 8015cb4:	89fb      	ldrh	r3, [r7, #14]
 8015cb6:	3303      	adds	r3, #3
 8015cb8:	81fb      	strh	r3, [r7, #14]

    macMsg->DevAddr = ( uint32_t ) macMsg->Buffer[bufItr++];
 8015cba:	687b      	ldr	r3, [r7, #4]
 8015cbc:	681a      	ldr	r2, [r3, #0]
 8015cbe:	89fb      	ldrh	r3, [r7, #14]
 8015cc0:	1c59      	adds	r1, r3, #1
 8015cc2:	81f9      	strh	r1, [r7, #14]
 8015cc4:	4413      	add	r3, r2
 8015cc6:	781b      	ldrb	r3, [r3, #0]
 8015cc8:	461a      	mov	r2, r3
 8015cca:	687b      	ldr	r3, [r7, #4]
 8015ccc:	60da      	str	r2, [r3, #12]
    macMsg->DevAddr |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 8 );
 8015cce:	687b      	ldr	r3, [r7, #4]
 8015cd0:	681a      	ldr	r2, [r3, #0]
 8015cd2:	89fb      	ldrh	r3, [r7, #14]
 8015cd4:	1c59      	adds	r1, r3, #1
 8015cd6:	81f9      	strh	r1, [r7, #14]
 8015cd8:	4413      	add	r3, r2
 8015cda:	781b      	ldrb	r3, [r3, #0]
 8015cdc:	021a      	lsls	r2, r3, #8
 8015cde:	687b      	ldr	r3, [r7, #4]
 8015ce0:	68db      	ldr	r3, [r3, #12]
 8015ce2:	431a      	orrs	r2, r3
 8015ce4:	687b      	ldr	r3, [r7, #4]
 8015ce6:	60da      	str	r2, [r3, #12]
    macMsg->DevAddr |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 16 );
 8015ce8:	687b      	ldr	r3, [r7, #4]
 8015cea:	681a      	ldr	r2, [r3, #0]
 8015cec:	89fb      	ldrh	r3, [r7, #14]
 8015cee:	1c59      	adds	r1, r3, #1
 8015cf0:	81f9      	strh	r1, [r7, #14]
 8015cf2:	4413      	add	r3, r2
 8015cf4:	781b      	ldrb	r3, [r3, #0]
 8015cf6:	041a      	lsls	r2, r3, #16
 8015cf8:	687b      	ldr	r3, [r7, #4]
 8015cfa:	68db      	ldr	r3, [r3, #12]
 8015cfc:	431a      	orrs	r2, r3
 8015cfe:	687b      	ldr	r3, [r7, #4]
 8015d00:	60da      	str	r2, [r3, #12]
    macMsg->DevAddr |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 24 );
 8015d02:	687b      	ldr	r3, [r7, #4]
 8015d04:	681a      	ldr	r2, [r3, #0]
 8015d06:	89fb      	ldrh	r3, [r7, #14]
 8015d08:	1c59      	adds	r1, r3, #1
 8015d0a:	81f9      	strh	r1, [r7, #14]
 8015d0c:	4413      	add	r3, r2
 8015d0e:	781b      	ldrb	r3, [r3, #0]
 8015d10:	061a      	lsls	r2, r3, #24
 8015d12:	687b      	ldr	r3, [r7, #4]
 8015d14:	68db      	ldr	r3, [r3, #12]
 8015d16:	431a      	orrs	r2, r3
 8015d18:	687b      	ldr	r3, [r7, #4]
 8015d1a:	60da      	str	r2, [r3, #12]

    macMsg->DLSettings.Value = macMsg->Buffer[bufItr++];
 8015d1c:	687b      	ldr	r3, [r7, #4]
 8015d1e:	681a      	ldr	r2, [r3, #0]
 8015d20:	89fb      	ldrh	r3, [r7, #14]
 8015d22:	1c59      	adds	r1, r3, #1
 8015d24:	81f9      	strh	r1, [r7, #14]
 8015d26:	4413      	add	r3, r2
 8015d28:	781a      	ldrb	r2, [r3, #0]
 8015d2a:	687b      	ldr	r3, [r7, #4]
 8015d2c:	741a      	strb	r2, [r3, #16]

    macMsg->RxDelay = macMsg->Buffer[bufItr++];
 8015d2e:	687b      	ldr	r3, [r7, #4]
 8015d30:	681a      	ldr	r2, [r3, #0]
 8015d32:	89fb      	ldrh	r3, [r7, #14]
 8015d34:	1c59      	adds	r1, r3, #1
 8015d36:	81f9      	strh	r1, [r7, #14]
 8015d38:	4413      	add	r3, r2
 8015d3a:	781a      	ldrb	r2, [r3, #0]
 8015d3c:	687b      	ldr	r3, [r7, #4]
 8015d3e:	745a      	strb	r2, [r3, #17]

    if( ( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE - bufItr ) == LORAMAC_CF_LIST_FIELD_SIZE )
 8015d40:	687b      	ldr	r3, [r7, #4]
 8015d42:	791b      	ldrb	r3, [r3, #4]
 8015d44:	1f1a      	subs	r2, r3, #4
 8015d46:	89fb      	ldrh	r3, [r7, #14]
 8015d48:	1ad3      	subs	r3, r2, r3
 8015d4a:	2b10      	cmp	r3, #16
 8015d4c:	d10e      	bne.n	8015d6c <LoRaMacParserJoinAccept+0x118>
    {
        memcpy1( macMsg->CFList, &macMsg->Buffer[bufItr], LORAMAC_CF_LIST_FIELD_SIZE );
 8015d4e:	687b      	ldr	r3, [r7, #4]
 8015d50:	f103 0012 	add.w	r0, r3, #18
 8015d54:	687b      	ldr	r3, [r7, #4]
 8015d56:	681a      	ldr	r2, [r3, #0]
 8015d58:	89fb      	ldrh	r3, [r7, #14]
 8015d5a:	4413      	add	r3, r2
 8015d5c:	2210      	movs	r2, #16
 8015d5e:	4619      	mov	r1, r3
 8015d60:	f005 faeb 	bl	801b33a <memcpy1>
        bufItr = bufItr + LORAMAC_CF_LIST_FIELD_SIZE;
 8015d64:	89fb      	ldrh	r3, [r7, #14]
 8015d66:	3310      	adds	r3, #16
 8015d68:	81fb      	strh	r3, [r7, #14]
 8015d6a:	e008      	b.n	8015d7e <LoRaMacParserJoinAccept+0x12a>
    }
    else if( ( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE - bufItr ) > 0 )
 8015d6c:	687b      	ldr	r3, [r7, #4]
 8015d6e:	791b      	ldrb	r3, [r3, #4]
 8015d70:	1f1a      	subs	r2, r3, #4
 8015d72:	89fb      	ldrh	r3, [r7, #14]
 8015d74:	1ad3      	subs	r3, r2, r3
 8015d76:	2b00      	cmp	r3, #0
 8015d78:	dd01      	ble.n	8015d7e <LoRaMacParserJoinAccept+0x12a>
    {
        return LORAMAC_PARSER_FAIL;
 8015d7a:	2301      	movs	r3, #1
 8015d7c:	e031      	b.n	8015de2 <LoRaMacParserJoinAccept+0x18e>
    }

    macMsg->MIC = ( uint32_t ) macMsg->Buffer[bufItr++];
 8015d7e:	687b      	ldr	r3, [r7, #4]
 8015d80:	681a      	ldr	r2, [r3, #0]
 8015d82:	89fb      	ldrh	r3, [r7, #14]
 8015d84:	1c59      	adds	r1, r3, #1
 8015d86:	81f9      	strh	r1, [r7, #14]
 8015d88:	4413      	add	r3, r2
 8015d8a:	781b      	ldrb	r3, [r3, #0]
 8015d8c:	461a      	mov	r2, r3
 8015d8e:	687b      	ldr	r3, [r7, #4]
 8015d90:	625a      	str	r2, [r3, #36]	@ 0x24
    macMsg->MIC |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 8 );
 8015d92:	687b      	ldr	r3, [r7, #4]
 8015d94:	681a      	ldr	r2, [r3, #0]
 8015d96:	89fb      	ldrh	r3, [r7, #14]
 8015d98:	1c59      	adds	r1, r3, #1
 8015d9a:	81f9      	strh	r1, [r7, #14]
 8015d9c:	4413      	add	r3, r2
 8015d9e:	781b      	ldrb	r3, [r3, #0]
 8015da0:	021a      	lsls	r2, r3, #8
 8015da2:	687b      	ldr	r3, [r7, #4]
 8015da4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8015da6:	431a      	orrs	r2, r3
 8015da8:	687b      	ldr	r3, [r7, #4]
 8015daa:	625a      	str	r2, [r3, #36]	@ 0x24
    macMsg->MIC |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 16 );
 8015dac:	687b      	ldr	r3, [r7, #4]
 8015dae:	681a      	ldr	r2, [r3, #0]
 8015db0:	89fb      	ldrh	r3, [r7, #14]
 8015db2:	1c59      	adds	r1, r3, #1
 8015db4:	81f9      	strh	r1, [r7, #14]
 8015db6:	4413      	add	r3, r2
 8015db8:	781b      	ldrb	r3, [r3, #0]
 8015dba:	041a      	lsls	r2, r3, #16
 8015dbc:	687b      	ldr	r3, [r7, #4]
 8015dbe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8015dc0:	431a      	orrs	r2, r3
 8015dc2:	687b      	ldr	r3, [r7, #4]
 8015dc4:	625a      	str	r2, [r3, #36]	@ 0x24
    macMsg->MIC |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 24 );
 8015dc6:	687b      	ldr	r3, [r7, #4]
 8015dc8:	681a      	ldr	r2, [r3, #0]
 8015dca:	89fb      	ldrh	r3, [r7, #14]
 8015dcc:	1c59      	adds	r1, r3, #1
 8015dce:	81f9      	strh	r1, [r7, #14]
 8015dd0:	4413      	add	r3, r2
 8015dd2:	781b      	ldrb	r3, [r3, #0]
 8015dd4:	061a      	lsls	r2, r3, #24
 8015dd6:	687b      	ldr	r3, [r7, #4]
 8015dd8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8015dda:	431a      	orrs	r2, r3
 8015ddc:	687b      	ldr	r3, [r7, #4]
 8015dde:	625a      	str	r2, [r3, #36]	@ 0x24

    return LORAMAC_PARSER_SUCCESS;
 8015de0:	2300      	movs	r3, #0
}
 8015de2:	4618      	mov	r0, r3
 8015de4:	3710      	adds	r7, #16
 8015de6:	46bd      	mov	sp, r7
 8015de8:	bd80      	pop	{r7, pc}

08015dea <LoRaMacParserData>:

LoRaMacParserStatus_t LoRaMacParserData( LoRaMacMessageData_t* macMsg )
{
 8015dea:	b580      	push	{r7, lr}
 8015dec:	b084      	sub	sp, #16
 8015dee:	af00      	add	r7, sp, #0
 8015df0:	6078      	str	r0, [r7, #4]
    if( ( macMsg == 0 ) || ( macMsg->Buffer == 0 ) )
 8015df2:	687b      	ldr	r3, [r7, #4]
 8015df4:	2b00      	cmp	r3, #0
 8015df6:	d003      	beq.n	8015e00 <LoRaMacParserData+0x16>
 8015df8:	687b      	ldr	r3, [r7, #4]
 8015dfa:	681b      	ldr	r3, [r3, #0]
 8015dfc:	2b00      	cmp	r3, #0
 8015dfe:	d101      	bne.n	8015e04 <LoRaMacParserData+0x1a>
    {
        return LORAMAC_PARSER_ERROR_NPE;
 8015e00:	2302      	movs	r3, #2
 8015e02:	e0e0      	b.n	8015fc6 <LoRaMacParserData+0x1dc>
    }

    uint16_t bufItr = 0;
 8015e04:	2300      	movs	r3, #0
 8015e06:	81fb      	strh	r3, [r7, #14]

    macMsg->MHDR.Value = macMsg->Buffer[bufItr++];
 8015e08:	687b      	ldr	r3, [r7, #4]
 8015e0a:	681a      	ldr	r2, [r3, #0]
 8015e0c:	89fb      	ldrh	r3, [r7, #14]
 8015e0e:	1c59      	adds	r1, r3, #1
 8015e10:	81f9      	strh	r1, [r7, #14]
 8015e12:	4413      	add	r3, r2
 8015e14:	781a      	ldrb	r2, [r3, #0]
 8015e16:	687b      	ldr	r3, [r7, #4]
 8015e18:	715a      	strb	r2, [r3, #5]

    macMsg->FHDR.DevAddr = macMsg->Buffer[bufItr++];
 8015e1a:	687b      	ldr	r3, [r7, #4]
 8015e1c:	681a      	ldr	r2, [r3, #0]
 8015e1e:	89fb      	ldrh	r3, [r7, #14]
 8015e20:	1c59      	adds	r1, r3, #1
 8015e22:	81f9      	strh	r1, [r7, #14]
 8015e24:	4413      	add	r3, r2
 8015e26:	781b      	ldrb	r3, [r3, #0]
 8015e28:	461a      	mov	r2, r3
 8015e2a:	687b      	ldr	r3, [r7, #4]
 8015e2c:	609a      	str	r2, [r3, #8]
    macMsg->FHDR.DevAddr |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 8 );
 8015e2e:	687b      	ldr	r3, [r7, #4]
 8015e30:	681a      	ldr	r2, [r3, #0]
 8015e32:	89fb      	ldrh	r3, [r7, #14]
 8015e34:	1c59      	adds	r1, r3, #1
 8015e36:	81f9      	strh	r1, [r7, #14]
 8015e38:	4413      	add	r3, r2
 8015e3a:	781b      	ldrb	r3, [r3, #0]
 8015e3c:	021a      	lsls	r2, r3, #8
 8015e3e:	687b      	ldr	r3, [r7, #4]
 8015e40:	689b      	ldr	r3, [r3, #8]
 8015e42:	431a      	orrs	r2, r3
 8015e44:	687b      	ldr	r3, [r7, #4]
 8015e46:	609a      	str	r2, [r3, #8]
    macMsg->FHDR.DevAddr |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 16 );
 8015e48:	687b      	ldr	r3, [r7, #4]
 8015e4a:	681a      	ldr	r2, [r3, #0]
 8015e4c:	89fb      	ldrh	r3, [r7, #14]
 8015e4e:	1c59      	adds	r1, r3, #1
 8015e50:	81f9      	strh	r1, [r7, #14]
 8015e52:	4413      	add	r3, r2
 8015e54:	781b      	ldrb	r3, [r3, #0]
 8015e56:	041a      	lsls	r2, r3, #16
 8015e58:	687b      	ldr	r3, [r7, #4]
 8015e5a:	689b      	ldr	r3, [r3, #8]
 8015e5c:	431a      	orrs	r2, r3
 8015e5e:	687b      	ldr	r3, [r7, #4]
 8015e60:	609a      	str	r2, [r3, #8]
    macMsg->FHDR.DevAddr |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 24 );
 8015e62:	687b      	ldr	r3, [r7, #4]
 8015e64:	681a      	ldr	r2, [r3, #0]
 8015e66:	89fb      	ldrh	r3, [r7, #14]
 8015e68:	1c59      	adds	r1, r3, #1
 8015e6a:	81f9      	strh	r1, [r7, #14]
 8015e6c:	4413      	add	r3, r2
 8015e6e:	781b      	ldrb	r3, [r3, #0]
 8015e70:	061a      	lsls	r2, r3, #24
 8015e72:	687b      	ldr	r3, [r7, #4]
 8015e74:	689b      	ldr	r3, [r3, #8]
 8015e76:	431a      	orrs	r2, r3
 8015e78:	687b      	ldr	r3, [r7, #4]
 8015e7a:	609a      	str	r2, [r3, #8]

    macMsg->FHDR.FCtrl.Value = macMsg->Buffer[bufItr++];
 8015e7c:	687b      	ldr	r3, [r7, #4]
 8015e7e:	681a      	ldr	r2, [r3, #0]
 8015e80:	89fb      	ldrh	r3, [r7, #14]
 8015e82:	1c59      	adds	r1, r3, #1
 8015e84:	81f9      	strh	r1, [r7, #14]
 8015e86:	4413      	add	r3, r2
 8015e88:	781a      	ldrb	r2, [r3, #0]
 8015e8a:	687b      	ldr	r3, [r7, #4]
 8015e8c:	731a      	strb	r2, [r3, #12]

    macMsg->FHDR.FCnt = macMsg->Buffer[bufItr++];
 8015e8e:	687b      	ldr	r3, [r7, #4]
 8015e90:	681a      	ldr	r2, [r3, #0]
 8015e92:	89fb      	ldrh	r3, [r7, #14]
 8015e94:	1c59      	adds	r1, r3, #1
 8015e96:	81f9      	strh	r1, [r7, #14]
 8015e98:	4413      	add	r3, r2
 8015e9a:	781b      	ldrb	r3, [r3, #0]
 8015e9c:	461a      	mov	r2, r3
 8015e9e:	687b      	ldr	r3, [r7, #4]
 8015ea0:	81da      	strh	r2, [r3, #14]
    macMsg->FHDR.FCnt |= macMsg->Buffer[bufItr++] << 8;
 8015ea2:	687b      	ldr	r3, [r7, #4]
 8015ea4:	681a      	ldr	r2, [r3, #0]
 8015ea6:	89fb      	ldrh	r3, [r7, #14]
 8015ea8:	1c59      	adds	r1, r3, #1
 8015eaa:	81f9      	strh	r1, [r7, #14]
 8015eac:	4413      	add	r3, r2
 8015eae:	781b      	ldrb	r3, [r3, #0]
 8015eb0:	0219      	lsls	r1, r3, #8
 8015eb2:	687b      	ldr	r3, [r7, #4]
 8015eb4:	89db      	ldrh	r3, [r3, #14]
 8015eb6:	b21a      	sxth	r2, r3
 8015eb8:	b20b      	sxth	r3, r1
 8015eba:	4313      	orrs	r3, r2
 8015ebc:	b21b      	sxth	r3, r3
 8015ebe:	b29a      	uxth	r2, r3
 8015ec0:	687b      	ldr	r3, [r7, #4]
 8015ec2:	81da      	strh	r2, [r3, #14]

    memcpy1( macMsg->FHDR.FOpts, &macMsg->Buffer[bufItr], macMsg->FHDR.FCtrl.Bits.FOptsLen );
 8015ec4:	687b      	ldr	r3, [r7, #4]
 8015ec6:	f103 0010 	add.w	r0, r3, #16
 8015eca:	687b      	ldr	r3, [r7, #4]
 8015ecc:	681a      	ldr	r2, [r3, #0]
 8015ece:	89fb      	ldrh	r3, [r7, #14]
 8015ed0:	18d1      	adds	r1, r2, r3
 8015ed2:	687b      	ldr	r3, [r7, #4]
 8015ed4:	7b1b      	ldrb	r3, [r3, #12]
 8015ed6:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8015eda:	b2db      	uxtb	r3, r3
 8015edc:	461a      	mov	r2, r3
 8015ede:	f005 fa2c 	bl	801b33a <memcpy1>
    bufItr = bufItr + macMsg->FHDR.FCtrl.Bits.FOptsLen;
 8015ee2:	687b      	ldr	r3, [r7, #4]
 8015ee4:	7b1b      	ldrb	r3, [r3, #12]
 8015ee6:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8015eea:	b2db      	uxtb	r3, r3
 8015eec:	461a      	mov	r2, r3
 8015eee:	89fb      	ldrh	r3, [r7, #14]
 8015ef0:	4413      	add	r3, r2
 8015ef2:	81fb      	strh	r3, [r7, #14]

    // Initialize anyway with zero.
    macMsg->FPort = 0;
 8015ef4:	687b      	ldr	r3, [r7, #4]
 8015ef6:	2200      	movs	r2, #0
 8015ef8:	f883 2020 	strb.w	r2, [r3, #32]
    macMsg->FRMPayloadSize = 0;
 8015efc:	687b      	ldr	r3, [r7, #4]
 8015efe:	2200      	movs	r2, #0
 8015f00:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28

    if( ( macMsg->BufSize - bufItr - LORAMAC_MIC_FIELD_SIZE ) > 0 )
 8015f04:	687b      	ldr	r3, [r7, #4]
 8015f06:	791b      	ldrb	r3, [r3, #4]
 8015f08:	461a      	mov	r2, r3
 8015f0a:	89fb      	ldrh	r3, [r7, #14]
 8015f0c:	1ad3      	subs	r3, r2, r3
 8015f0e:	2b04      	cmp	r3, #4
 8015f10:	dd27      	ble.n	8015f62 <LoRaMacParserData+0x178>
    {
        macMsg->FPort = macMsg->Buffer[bufItr++];
 8015f12:	687b      	ldr	r3, [r7, #4]
 8015f14:	681a      	ldr	r2, [r3, #0]
 8015f16:	89fb      	ldrh	r3, [r7, #14]
 8015f18:	1c59      	adds	r1, r3, #1
 8015f1a:	81f9      	strh	r1, [r7, #14]
 8015f1c:	4413      	add	r3, r2
 8015f1e:	781a      	ldrb	r2, [r3, #0]
 8015f20:	687b      	ldr	r3, [r7, #4]
 8015f22:	f883 2020 	strb.w	r2, [r3, #32]

        macMsg->FRMPayloadSize = ( macMsg->BufSize - bufItr - LORAMAC_MIC_FIELD_SIZE );
 8015f26:	687b      	ldr	r3, [r7, #4]
 8015f28:	791a      	ldrb	r2, [r3, #4]
 8015f2a:	89fb      	ldrh	r3, [r7, #14]
 8015f2c:	b2db      	uxtb	r3, r3
 8015f2e:	1ad3      	subs	r3, r2, r3
 8015f30:	b2db      	uxtb	r3, r3
 8015f32:	3b04      	subs	r3, #4
 8015f34:	b2da      	uxtb	r2, r3
 8015f36:	687b      	ldr	r3, [r7, #4]
 8015f38:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
        memcpy1( macMsg->FRMPayload, &macMsg->Buffer[bufItr], macMsg->FRMPayloadSize );
 8015f3c:	687b      	ldr	r3, [r7, #4]
 8015f3e:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 8015f40:	687b      	ldr	r3, [r7, #4]
 8015f42:	681a      	ldr	r2, [r3, #0]
 8015f44:	89fb      	ldrh	r3, [r7, #14]
 8015f46:	18d1      	adds	r1, r2, r3
 8015f48:	687b      	ldr	r3, [r7, #4]
 8015f4a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8015f4e:	461a      	mov	r2, r3
 8015f50:	f005 f9f3 	bl	801b33a <memcpy1>
        bufItr = bufItr + macMsg->FRMPayloadSize;
 8015f54:	687b      	ldr	r3, [r7, #4]
 8015f56:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8015f5a:	461a      	mov	r2, r3
 8015f5c:	89fb      	ldrh	r3, [r7, #14]
 8015f5e:	4413      	add	r3, r2
 8015f60:	81fb      	strh	r3, [r7, #14]
    }

    macMsg->MIC = ( uint32_t ) macMsg->Buffer[( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE )];
 8015f62:	687b      	ldr	r3, [r7, #4]
 8015f64:	681a      	ldr	r2, [r3, #0]
 8015f66:	687b      	ldr	r3, [r7, #4]
 8015f68:	791b      	ldrb	r3, [r3, #4]
 8015f6a:	3b04      	subs	r3, #4
 8015f6c:	4413      	add	r3, r2
 8015f6e:	781b      	ldrb	r3, [r3, #0]
 8015f70:	461a      	mov	r2, r3
 8015f72:	687b      	ldr	r3, [r7, #4]
 8015f74:	62da      	str	r2, [r3, #44]	@ 0x2c
    macMsg->MIC |= ( ( uint32_t ) macMsg->Buffer[( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE ) + 1] << 8 );
 8015f76:	687b      	ldr	r3, [r7, #4]
 8015f78:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8015f7a:	687b      	ldr	r3, [r7, #4]
 8015f7c:	6819      	ldr	r1, [r3, #0]
 8015f7e:	687b      	ldr	r3, [r7, #4]
 8015f80:	791b      	ldrb	r3, [r3, #4]
 8015f82:	3b03      	subs	r3, #3
 8015f84:	440b      	add	r3, r1
 8015f86:	781b      	ldrb	r3, [r3, #0]
 8015f88:	021b      	lsls	r3, r3, #8
 8015f8a:	431a      	orrs	r2, r3
 8015f8c:	687b      	ldr	r3, [r7, #4]
 8015f8e:	62da      	str	r2, [r3, #44]	@ 0x2c
    macMsg->MIC |= ( ( uint32_t ) macMsg->Buffer[( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE ) + 2] << 16 );
 8015f90:	687b      	ldr	r3, [r7, #4]
 8015f92:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8015f94:	687b      	ldr	r3, [r7, #4]
 8015f96:	6819      	ldr	r1, [r3, #0]
 8015f98:	687b      	ldr	r3, [r7, #4]
 8015f9a:	791b      	ldrb	r3, [r3, #4]
 8015f9c:	3b02      	subs	r3, #2
 8015f9e:	440b      	add	r3, r1
 8015fa0:	781b      	ldrb	r3, [r3, #0]
 8015fa2:	041b      	lsls	r3, r3, #16
 8015fa4:	431a      	orrs	r2, r3
 8015fa6:	687b      	ldr	r3, [r7, #4]
 8015fa8:	62da      	str	r2, [r3, #44]	@ 0x2c
    macMsg->MIC |= ( ( uint32_t ) macMsg->Buffer[( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE ) + 3] << 24 );
 8015faa:	687b      	ldr	r3, [r7, #4]
 8015fac:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8015fae:	687b      	ldr	r3, [r7, #4]
 8015fb0:	6819      	ldr	r1, [r3, #0]
 8015fb2:	687b      	ldr	r3, [r7, #4]
 8015fb4:	791b      	ldrb	r3, [r3, #4]
 8015fb6:	3b01      	subs	r3, #1
 8015fb8:	440b      	add	r3, r1
 8015fba:	781b      	ldrb	r3, [r3, #0]
 8015fbc:	061b      	lsls	r3, r3, #24
 8015fbe:	431a      	orrs	r2, r3
 8015fc0:	687b      	ldr	r3, [r7, #4]
 8015fc2:	62da      	str	r2, [r3, #44]	@ 0x2c

    return LORAMAC_PARSER_SUCCESS;
 8015fc4:	2300      	movs	r3, #0
}
 8015fc6:	4618      	mov	r0, r3
 8015fc8:	3710      	adds	r7, #16
 8015fca:	46bd      	mov	sp, r7
 8015fcc:	bd80      	pop	{r7, pc}

08015fce <LoRaMacSerializerJoinRequest>:
 */
#include "LoRaMacSerializer.h"
#include "utilities.h"

LoRaMacSerializerStatus_t LoRaMacSerializerJoinRequest( LoRaMacMessageJoinRequest_t* macMsg )
{
 8015fce:	b580      	push	{r7, lr}
 8015fd0:	b084      	sub	sp, #16
 8015fd2:	af00      	add	r7, sp, #0
 8015fd4:	6078      	str	r0, [r7, #4]
    if( ( macMsg == 0 ) || ( macMsg->Buffer == 0 ) )
 8015fd6:	687b      	ldr	r3, [r7, #4]
 8015fd8:	2b00      	cmp	r3, #0
 8015fda:	d003      	beq.n	8015fe4 <LoRaMacSerializerJoinRequest+0x16>
 8015fdc:	687b      	ldr	r3, [r7, #4]
 8015fde:	681b      	ldr	r3, [r3, #0]
 8015fe0:	2b00      	cmp	r3, #0
 8015fe2:	d101      	bne.n	8015fe8 <LoRaMacSerializerJoinRequest+0x1a>
    {
        return LORAMAC_SERIALIZER_ERROR_NPE;
 8015fe4:	2301      	movs	r3, #1
 8015fe6:	e070      	b.n	80160ca <LoRaMacSerializerJoinRequest+0xfc>
    }

    uint16_t bufItr = 0;
 8015fe8:	2300      	movs	r3, #0
 8015fea:	81fb      	strh	r3, [r7, #14]

    // Check macMsg->BufSize
    if( macMsg->BufSize < LORAMAC_JOIN_REQ_MSG_SIZE )
 8015fec:	687b      	ldr	r3, [r7, #4]
 8015fee:	791b      	ldrb	r3, [r3, #4]
 8015ff0:	2b16      	cmp	r3, #22
 8015ff2:	d801      	bhi.n	8015ff8 <LoRaMacSerializerJoinRequest+0x2a>
    {
        return LORAMAC_SERIALIZER_ERROR_BUF_SIZE;
 8015ff4:	2302      	movs	r3, #2
 8015ff6:	e068      	b.n	80160ca <LoRaMacSerializerJoinRequest+0xfc>
    }

    macMsg->Buffer[bufItr++] = macMsg->MHDR.Value;
 8015ff8:	687b      	ldr	r3, [r7, #4]
 8015ffa:	681a      	ldr	r2, [r3, #0]
 8015ffc:	89fb      	ldrh	r3, [r7, #14]
 8015ffe:	1c59      	adds	r1, r3, #1
 8016000:	81f9      	strh	r1, [r7, #14]
 8016002:	4413      	add	r3, r2
 8016004:	687a      	ldr	r2, [r7, #4]
 8016006:	7952      	ldrb	r2, [r2, #5]
 8016008:	701a      	strb	r2, [r3, #0]

    memcpyr( &macMsg->Buffer[bufItr], macMsg->JoinEUI, LORAMAC_JOIN_EUI_FIELD_SIZE );
 801600a:	687b      	ldr	r3, [r7, #4]
 801600c:	681a      	ldr	r2, [r3, #0]
 801600e:	89fb      	ldrh	r3, [r7, #14]
 8016010:	18d0      	adds	r0, r2, r3
 8016012:	687b      	ldr	r3, [r7, #4]
 8016014:	3306      	adds	r3, #6
 8016016:	2208      	movs	r2, #8
 8016018:	4619      	mov	r1, r3
 801601a:	f005 f9a9 	bl	801b370 <memcpyr>
    bufItr += LORAMAC_JOIN_EUI_FIELD_SIZE;
 801601e:	89fb      	ldrh	r3, [r7, #14]
 8016020:	3308      	adds	r3, #8
 8016022:	81fb      	strh	r3, [r7, #14]

    memcpyr( &macMsg->Buffer[bufItr], macMsg->DevEUI, LORAMAC_DEV_EUI_FIELD_SIZE );
 8016024:	687b      	ldr	r3, [r7, #4]
 8016026:	681a      	ldr	r2, [r3, #0]
 8016028:	89fb      	ldrh	r3, [r7, #14]
 801602a:	18d0      	adds	r0, r2, r3
 801602c:	687b      	ldr	r3, [r7, #4]
 801602e:	330e      	adds	r3, #14
 8016030:	2208      	movs	r2, #8
 8016032:	4619      	mov	r1, r3
 8016034:	f005 f99c 	bl	801b370 <memcpyr>
    bufItr += LORAMAC_DEV_EUI_FIELD_SIZE;
 8016038:	89fb      	ldrh	r3, [r7, #14]
 801603a:	3308      	adds	r3, #8
 801603c:	81fb      	strh	r3, [r7, #14]

    macMsg->Buffer[bufItr++] = macMsg->DevNonce & 0xFF;
 801603e:	687b      	ldr	r3, [r7, #4]
 8016040:	8ad9      	ldrh	r1, [r3, #22]
 8016042:	687b      	ldr	r3, [r7, #4]
 8016044:	681a      	ldr	r2, [r3, #0]
 8016046:	89fb      	ldrh	r3, [r7, #14]
 8016048:	1c58      	adds	r0, r3, #1
 801604a:	81f8      	strh	r0, [r7, #14]
 801604c:	4413      	add	r3, r2
 801604e:	b2ca      	uxtb	r2, r1
 8016050:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->DevNonce >> 8 ) & 0xFF;
 8016052:	687b      	ldr	r3, [r7, #4]
 8016054:	8adb      	ldrh	r3, [r3, #22]
 8016056:	0a1b      	lsrs	r3, r3, #8
 8016058:	b299      	uxth	r1, r3
 801605a:	687b      	ldr	r3, [r7, #4]
 801605c:	681a      	ldr	r2, [r3, #0]
 801605e:	89fb      	ldrh	r3, [r7, #14]
 8016060:	1c58      	adds	r0, r3, #1
 8016062:	81f8      	strh	r0, [r7, #14]
 8016064:	4413      	add	r3, r2
 8016066:	b2ca      	uxtb	r2, r1
 8016068:	701a      	strb	r2, [r3, #0]

    macMsg->Buffer[bufItr++] = macMsg->MIC & 0xFF;
 801606a:	687b      	ldr	r3, [r7, #4]
 801606c:	6999      	ldr	r1, [r3, #24]
 801606e:	687b      	ldr	r3, [r7, #4]
 8016070:	681a      	ldr	r2, [r3, #0]
 8016072:	89fb      	ldrh	r3, [r7, #14]
 8016074:	1c58      	adds	r0, r3, #1
 8016076:	81f8      	strh	r0, [r7, #14]
 8016078:	4413      	add	r3, r2
 801607a:	b2ca      	uxtb	r2, r1
 801607c:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->MIC >> 8 ) & 0xFF;
 801607e:	687b      	ldr	r3, [r7, #4]
 8016080:	699b      	ldr	r3, [r3, #24]
 8016082:	0a19      	lsrs	r1, r3, #8
 8016084:	687b      	ldr	r3, [r7, #4]
 8016086:	681a      	ldr	r2, [r3, #0]
 8016088:	89fb      	ldrh	r3, [r7, #14]
 801608a:	1c58      	adds	r0, r3, #1
 801608c:	81f8      	strh	r0, [r7, #14]
 801608e:	4413      	add	r3, r2
 8016090:	b2ca      	uxtb	r2, r1
 8016092:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->MIC >> 16 ) & 0xFF;
 8016094:	687b      	ldr	r3, [r7, #4]
 8016096:	699b      	ldr	r3, [r3, #24]
 8016098:	0c19      	lsrs	r1, r3, #16
 801609a:	687b      	ldr	r3, [r7, #4]
 801609c:	681a      	ldr	r2, [r3, #0]
 801609e:	89fb      	ldrh	r3, [r7, #14]
 80160a0:	1c58      	adds	r0, r3, #1
 80160a2:	81f8      	strh	r0, [r7, #14]
 80160a4:	4413      	add	r3, r2
 80160a6:	b2ca      	uxtb	r2, r1
 80160a8:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->MIC >> 24 ) & 0xFF;
 80160aa:	687b      	ldr	r3, [r7, #4]
 80160ac:	699b      	ldr	r3, [r3, #24]
 80160ae:	0e19      	lsrs	r1, r3, #24
 80160b0:	687b      	ldr	r3, [r7, #4]
 80160b2:	681a      	ldr	r2, [r3, #0]
 80160b4:	89fb      	ldrh	r3, [r7, #14]
 80160b6:	1c58      	adds	r0, r3, #1
 80160b8:	81f8      	strh	r0, [r7, #14]
 80160ba:	4413      	add	r3, r2
 80160bc:	b2ca      	uxtb	r2, r1
 80160be:	701a      	strb	r2, [r3, #0]

    macMsg->BufSize = bufItr;
 80160c0:	89fb      	ldrh	r3, [r7, #14]
 80160c2:	b2da      	uxtb	r2, r3
 80160c4:	687b      	ldr	r3, [r7, #4]
 80160c6:	711a      	strb	r2, [r3, #4]

    return LORAMAC_SERIALIZER_SUCCESS;
 80160c8:	2300      	movs	r3, #0
}
 80160ca:	4618      	mov	r0, r3
 80160cc:	3710      	adds	r7, #16
 80160ce:	46bd      	mov	sp, r7
 80160d0:	bd80      	pop	{r7, pc}

080160d2 <LoRaMacSerializerData>:

    return LORAMAC_SERIALIZER_SUCCESS;
}

LoRaMacSerializerStatus_t LoRaMacSerializerData( LoRaMacMessageData_t* macMsg )
{
 80160d2:	b580      	push	{r7, lr}
 80160d4:	b084      	sub	sp, #16
 80160d6:	af00      	add	r7, sp, #0
 80160d8:	6078      	str	r0, [r7, #4]
    if( ( macMsg == 0 ) || ( macMsg->Buffer == 0 ) )
 80160da:	687b      	ldr	r3, [r7, #4]
 80160dc:	2b00      	cmp	r3, #0
 80160de:	d003      	beq.n	80160e8 <LoRaMacSerializerData+0x16>
 80160e0:	687b      	ldr	r3, [r7, #4]
 80160e2:	681b      	ldr	r3, [r3, #0]
 80160e4:	2b00      	cmp	r3, #0
 80160e6:	d101      	bne.n	80160ec <LoRaMacSerializerData+0x1a>
    {
        return LORAMAC_SERIALIZER_ERROR_NPE;
 80160e8:	2301      	movs	r3, #1
 80160ea:	e0e3      	b.n	80162b4 <LoRaMacSerializerData+0x1e2>
    }

    uint16_t bufItr = 0;
 80160ec:	2300      	movs	r3, #0
 80160ee:	81fb      	strh	r3, [r7, #14]

    // Check macMsg->BufSize
    uint16_t computedBufSize =   LORAMAC_MHDR_FIELD_SIZE
 80160f0:	2308      	movs	r3, #8
 80160f2:	81bb      	strh	r3, [r7, #12]
                               + LORAMAC_FHDR_DEV_ADDR_FIELD_SIZE
                               + LORAMAC_FHDR_F_CTRL_FIELD_SIZE
                               + LORAMAC_FHDR_F_CNT_FIELD_SIZE;

    computedBufSize += macMsg->FHDR.FCtrl.Bits.FOptsLen;
 80160f4:	687b      	ldr	r3, [r7, #4]
 80160f6:	7b1b      	ldrb	r3, [r3, #12]
 80160f8:	f3c3 0303 	ubfx	r3, r3, #0, #4
 80160fc:	b2db      	uxtb	r3, r3
 80160fe:	461a      	mov	r2, r3
 8016100:	89bb      	ldrh	r3, [r7, #12]
 8016102:	4413      	add	r3, r2
 8016104:	81bb      	strh	r3, [r7, #12]

    if( macMsg->FRMPayloadSize > 0 )
 8016106:	687b      	ldr	r3, [r7, #4]
 8016108:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 801610c:	2b00      	cmp	r3, #0
 801610e:	d002      	beq.n	8016116 <LoRaMacSerializerData+0x44>
    {
        computedBufSize += LORAMAC_F_PORT_FIELD_SIZE;
 8016110:	89bb      	ldrh	r3, [r7, #12]
 8016112:	3301      	adds	r3, #1
 8016114:	81bb      	strh	r3, [r7, #12]
    }

    computedBufSize += macMsg->FRMPayloadSize;
 8016116:	687b      	ldr	r3, [r7, #4]
 8016118:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 801611c:	461a      	mov	r2, r3
 801611e:	89bb      	ldrh	r3, [r7, #12]
 8016120:	4413      	add	r3, r2
 8016122:	81bb      	strh	r3, [r7, #12]
    computedBufSize += LORAMAC_MIC_FIELD_SIZE;
 8016124:	89bb      	ldrh	r3, [r7, #12]
 8016126:	3304      	adds	r3, #4
 8016128:	81bb      	strh	r3, [r7, #12]

    if( macMsg->BufSize < computedBufSize )
 801612a:	687b      	ldr	r3, [r7, #4]
 801612c:	791b      	ldrb	r3, [r3, #4]
 801612e:	461a      	mov	r2, r3
 8016130:	89bb      	ldrh	r3, [r7, #12]
 8016132:	4293      	cmp	r3, r2
 8016134:	d901      	bls.n	801613a <LoRaMacSerializerData+0x68>
    {
        return LORAMAC_SERIALIZER_ERROR_BUF_SIZE;
 8016136:	2302      	movs	r3, #2
 8016138:	e0bc      	b.n	80162b4 <LoRaMacSerializerData+0x1e2>
    }

    macMsg->Buffer[bufItr++] = macMsg->MHDR.Value;
 801613a:	687b      	ldr	r3, [r7, #4]
 801613c:	681a      	ldr	r2, [r3, #0]
 801613e:	89fb      	ldrh	r3, [r7, #14]
 8016140:	1c59      	adds	r1, r3, #1
 8016142:	81f9      	strh	r1, [r7, #14]
 8016144:	4413      	add	r3, r2
 8016146:	687a      	ldr	r2, [r7, #4]
 8016148:	7952      	ldrb	r2, [r2, #5]
 801614a:	701a      	strb	r2, [r3, #0]

    macMsg->Buffer[bufItr++] = ( macMsg->FHDR.DevAddr ) & 0xFF;
 801614c:	687b      	ldr	r3, [r7, #4]
 801614e:	6899      	ldr	r1, [r3, #8]
 8016150:	687b      	ldr	r3, [r7, #4]
 8016152:	681a      	ldr	r2, [r3, #0]
 8016154:	89fb      	ldrh	r3, [r7, #14]
 8016156:	1c58      	adds	r0, r3, #1
 8016158:	81f8      	strh	r0, [r7, #14]
 801615a:	4413      	add	r3, r2
 801615c:	b2ca      	uxtb	r2, r1
 801615e:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->FHDR.DevAddr >> 8 ) & 0xFF;
 8016160:	687b      	ldr	r3, [r7, #4]
 8016162:	689b      	ldr	r3, [r3, #8]
 8016164:	0a19      	lsrs	r1, r3, #8
 8016166:	687b      	ldr	r3, [r7, #4]
 8016168:	681a      	ldr	r2, [r3, #0]
 801616a:	89fb      	ldrh	r3, [r7, #14]
 801616c:	1c58      	adds	r0, r3, #1
 801616e:	81f8      	strh	r0, [r7, #14]
 8016170:	4413      	add	r3, r2
 8016172:	b2ca      	uxtb	r2, r1
 8016174:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->FHDR.DevAddr >> 16 ) & 0xFF;
 8016176:	687b      	ldr	r3, [r7, #4]
 8016178:	689b      	ldr	r3, [r3, #8]
 801617a:	0c19      	lsrs	r1, r3, #16
 801617c:	687b      	ldr	r3, [r7, #4]
 801617e:	681a      	ldr	r2, [r3, #0]
 8016180:	89fb      	ldrh	r3, [r7, #14]
 8016182:	1c58      	adds	r0, r3, #1
 8016184:	81f8      	strh	r0, [r7, #14]
 8016186:	4413      	add	r3, r2
 8016188:	b2ca      	uxtb	r2, r1
 801618a:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->FHDR.DevAddr >> 24 ) & 0xFF;
 801618c:	687b      	ldr	r3, [r7, #4]
 801618e:	689b      	ldr	r3, [r3, #8]
 8016190:	0e19      	lsrs	r1, r3, #24
 8016192:	687b      	ldr	r3, [r7, #4]
 8016194:	681a      	ldr	r2, [r3, #0]
 8016196:	89fb      	ldrh	r3, [r7, #14]
 8016198:	1c58      	adds	r0, r3, #1
 801619a:	81f8      	strh	r0, [r7, #14]
 801619c:	4413      	add	r3, r2
 801619e:	b2ca      	uxtb	r2, r1
 80161a0:	701a      	strb	r2, [r3, #0]

    macMsg->Buffer[bufItr++] = macMsg->FHDR.FCtrl.Value;
 80161a2:	687b      	ldr	r3, [r7, #4]
 80161a4:	681a      	ldr	r2, [r3, #0]
 80161a6:	89fb      	ldrh	r3, [r7, #14]
 80161a8:	1c59      	adds	r1, r3, #1
 80161aa:	81f9      	strh	r1, [r7, #14]
 80161ac:	4413      	add	r3, r2
 80161ae:	687a      	ldr	r2, [r7, #4]
 80161b0:	7b12      	ldrb	r2, [r2, #12]
 80161b2:	701a      	strb	r2, [r3, #0]

    macMsg->Buffer[bufItr++] = macMsg->FHDR.FCnt & 0xFF;
 80161b4:	687b      	ldr	r3, [r7, #4]
 80161b6:	89d9      	ldrh	r1, [r3, #14]
 80161b8:	687b      	ldr	r3, [r7, #4]
 80161ba:	681a      	ldr	r2, [r3, #0]
 80161bc:	89fb      	ldrh	r3, [r7, #14]
 80161be:	1c58      	adds	r0, r3, #1
 80161c0:	81f8      	strh	r0, [r7, #14]
 80161c2:	4413      	add	r3, r2
 80161c4:	b2ca      	uxtb	r2, r1
 80161c6:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->FHDR.FCnt >> 8 ) & 0xFF;
 80161c8:	687b      	ldr	r3, [r7, #4]
 80161ca:	89db      	ldrh	r3, [r3, #14]
 80161cc:	0a1b      	lsrs	r3, r3, #8
 80161ce:	b299      	uxth	r1, r3
 80161d0:	687b      	ldr	r3, [r7, #4]
 80161d2:	681a      	ldr	r2, [r3, #0]
 80161d4:	89fb      	ldrh	r3, [r7, #14]
 80161d6:	1c58      	adds	r0, r3, #1
 80161d8:	81f8      	strh	r0, [r7, #14]
 80161da:	4413      	add	r3, r2
 80161dc:	b2ca      	uxtb	r2, r1
 80161de:	701a      	strb	r2, [r3, #0]

    memcpy1( &macMsg->Buffer[bufItr], macMsg->FHDR.FOpts, macMsg->FHDR.FCtrl.Bits.FOptsLen );
 80161e0:	687b      	ldr	r3, [r7, #4]
 80161e2:	681a      	ldr	r2, [r3, #0]
 80161e4:	89fb      	ldrh	r3, [r7, #14]
 80161e6:	18d0      	adds	r0, r2, r3
 80161e8:	687b      	ldr	r3, [r7, #4]
 80161ea:	f103 0110 	add.w	r1, r3, #16
 80161ee:	687b      	ldr	r3, [r7, #4]
 80161f0:	7b1b      	ldrb	r3, [r3, #12]
 80161f2:	f3c3 0303 	ubfx	r3, r3, #0, #4
 80161f6:	b2db      	uxtb	r3, r3
 80161f8:	461a      	mov	r2, r3
 80161fa:	f005 f89e 	bl	801b33a <memcpy1>
    bufItr = bufItr + macMsg->FHDR.FCtrl.Bits.FOptsLen;
 80161fe:	687b      	ldr	r3, [r7, #4]
 8016200:	7b1b      	ldrb	r3, [r3, #12]
 8016202:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8016206:	b2db      	uxtb	r3, r3
 8016208:	461a      	mov	r2, r3
 801620a:	89fb      	ldrh	r3, [r7, #14]
 801620c:	4413      	add	r3, r2
 801620e:	81fb      	strh	r3, [r7, #14]

    if( macMsg->FRMPayloadSize > 0 )
 8016210:	687b      	ldr	r3, [r7, #4]
 8016212:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8016216:	2b00      	cmp	r3, #0
 8016218:	d009      	beq.n	801622e <LoRaMacSerializerData+0x15c>
    {
        macMsg->Buffer[bufItr++] = macMsg->FPort;
 801621a:	687b      	ldr	r3, [r7, #4]
 801621c:	681a      	ldr	r2, [r3, #0]
 801621e:	89fb      	ldrh	r3, [r7, #14]
 8016220:	1c59      	adds	r1, r3, #1
 8016222:	81f9      	strh	r1, [r7, #14]
 8016224:	4413      	add	r3, r2
 8016226:	687a      	ldr	r2, [r7, #4]
 8016228:	f892 2020 	ldrb.w	r2, [r2, #32]
 801622c:	701a      	strb	r2, [r3, #0]
    }

    memcpy1( &macMsg->Buffer[bufItr], macMsg->FRMPayload, macMsg->FRMPayloadSize );
 801622e:	687b      	ldr	r3, [r7, #4]
 8016230:	681a      	ldr	r2, [r3, #0]
 8016232:	89fb      	ldrh	r3, [r7, #14]
 8016234:	18d0      	adds	r0, r2, r3
 8016236:	687b      	ldr	r3, [r7, #4]
 8016238:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 801623a:	687b      	ldr	r3, [r7, #4]
 801623c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8016240:	461a      	mov	r2, r3
 8016242:	f005 f87a 	bl	801b33a <memcpy1>
    bufItr = bufItr + macMsg->FRMPayloadSize;
 8016246:	687b      	ldr	r3, [r7, #4]
 8016248:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 801624c:	461a      	mov	r2, r3
 801624e:	89fb      	ldrh	r3, [r7, #14]
 8016250:	4413      	add	r3, r2
 8016252:	81fb      	strh	r3, [r7, #14]

    macMsg->Buffer[bufItr++] = macMsg->MIC & 0xFF;
 8016254:	687b      	ldr	r3, [r7, #4]
 8016256:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8016258:	687b      	ldr	r3, [r7, #4]
 801625a:	681a      	ldr	r2, [r3, #0]
 801625c:	89fb      	ldrh	r3, [r7, #14]
 801625e:	1c58      	adds	r0, r3, #1
 8016260:	81f8      	strh	r0, [r7, #14]
 8016262:	4413      	add	r3, r2
 8016264:	b2ca      	uxtb	r2, r1
 8016266:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->MIC >> 8 ) & 0xFF;
 8016268:	687b      	ldr	r3, [r7, #4]
 801626a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801626c:	0a19      	lsrs	r1, r3, #8
 801626e:	687b      	ldr	r3, [r7, #4]
 8016270:	681a      	ldr	r2, [r3, #0]
 8016272:	89fb      	ldrh	r3, [r7, #14]
 8016274:	1c58      	adds	r0, r3, #1
 8016276:	81f8      	strh	r0, [r7, #14]
 8016278:	4413      	add	r3, r2
 801627a:	b2ca      	uxtb	r2, r1
 801627c:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->MIC >> 16 ) & 0xFF;
 801627e:	687b      	ldr	r3, [r7, #4]
 8016280:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8016282:	0c19      	lsrs	r1, r3, #16
 8016284:	687b      	ldr	r3, [r7, #4]
 8016286:	681a      	ldr	r2, [r3, #0]
 8016288:	89fb      	ldrh	r3, [r7, #14]
 801628a:	1c58      	adds	r0, r3, #1
 801628c:	81f8      	strh	r0, [r7, #14]
 801628e:	4413      	add	r3, r2
 8016290:	b2ca      	uxtb	r2, r1
 8016292:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->MIC >> 24 ) & 0xFF;
 8016294:	687b      	ldr	r3, [r7, #4]
 8016296:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8016298:	0e19      	lsrs	r1, r3, #24
 801629a:	687b      	ldr	r3, [r7, #4]
 801629c:	681a      	ldr	r2, [r3, #0]
 801629e:	89fb      	ldrh	r3, [r7, #14]
 80162a0:	1c58      	adds	r0, r3, #1
 80162a2:	81f8      	strh	r0, [r7, #14]
 80162a4:	4413      	add	r3, r2
 80162a6:	b2ca      	uxtb	r2, r1
 80162a8:	701a      	strb	r2, [r3, #0]

    macMsg->BufSize = bufItr;
 80162aa:	89fb      	ldrh	r3, [r7, #14]
 80162ac:	b2da      	uxtb	r2, r3
 80162ae:	687b      	ldr	r3, [r7, #4]
 80162b0:	711a      	strb	r2, [r3, #4]

    return LORAMAC_SERIALIZER_SUCCESS;
 80162b2:	2300      	movs	r3, #0
}
 80162b4:	4618      	mov	r0, r3
 80162b6:	3710      	adds	r7, #16
 80162b8:	46bd      	mov	sp, r7
 80162ba:	bd80      	pop	{r7, pc}

080162bc <RegionIsActive>:
#define RU864_APPLY_DR_OFFSET( )
#define RU864_RX_BEACON_SETUP( )
#endif

bool RegionIsActive( LoRaMacRegion_t region )
{
 80162bc:	b480      	push	{r7}
 80162be:	b083      	sub	sp, #12
 80162c0:	af00      	add	r7, sp, #0
 80162c2:	4603      	mov	r3, r0
 80162c4:	71fb      	strb	r3, [r7, #7]
    switch( region )
 80162c6:	79fb      	ldrb	r3, [r7, #7]
 80162c8:	2b08      	cmp	r3, #8
 80162ca:	d00a      	beq.n	80162e2 <RegionIsActive+0x26>
 80162cc:	2b08      	cmp	r3, #8
 80162ce:	dc0a      	bgt.n	80162e6 <RegionIsActive+0x2a>
 80162d0:	2b01      	cmp	r3, #1
 80162d2:	d002      	beq.n	80162da <RegionIsActive+0x1e>
 80162d4:	2b05      	cmp	r3, #5
 80162d6:	d002      	beq.n	80162de <RegionIsActive+0x22>
 80162d8:	e005      	b.n	80162e6 <RegionIsActive+0x2a>
    {
        AS923_IS_ACTIVE( );
        AU915_IS_ACTIVE( );
 80162da:	2301      	movs	r3, #1
 80162dc:	e004      	b.n	80162e8 <RegionIsActive+0x2c>
        CN470_IS_ACTIVE( );
        CN779_IS_ACTIVE( );
        EU433_IS_ACTIVE( );
        EU868_IS_ACTIVE( );
 80162de:	2301      	movs	r3, #1
 80162e0:	e002      	b.n	80162e8 <RegionIsActive+0x2c>
        KR920_IS_ACTIVE( );
        IN865_IS_ACTIVE( );
        US915_IS_ACTIVE( );
 80162e2:	2301      	movs	r3, #1
 80162e4:	e000      	b.n	80162e8 <RegionIsActive+0x2c>
        RU864_IS_ACTIVE( );
        default:
        {
            return false;
 80162e6:	2300      	movs	r3, #0
        }
    }
}
 80162e8:	4618      	mov	r0, r3
 80162ea:	370c      	adds	r7, #12
 80162ec:	46bd      	mov	sp, r7
 80162ee:	bc80      	pop	{r7}
 80162f0:	4770      	bx	lr

080162f2 <RegionGetPhyParam>:

PhyParam_t RegionGetPhyParam( LoRaMacRegion_t region, GetPhyParams_t* getPhy )
{
 80162f2:	b580      	push	{r7, lr}
 80162f4:	b084      	sub	sp, #16
 80162f6:	af00      	add	r7, sp, #0
 80162f8:	4603      	mov	r3, r0
 80162fa:	6039      	str	r1, [r7, #0]
 80162fc:	71fb      	strb	r3, [r7, #7]
    PhyParam_t phyParam = { 0 };
 80162fe:	2300      	movs	r3, #0
 8016300:	60bb      	str	r3, [r7, #8]
    switch( region )
 8016302:	79fb      	ldrb	r3, [r7, #7]
 8016304:	2b08      	cmp	r3, #8
 8016306:	d012      	beq.n	801632e <RegionGetPhyParam+0x3c>
 8016308:	2b08      	cmp	r3, #8
 801630a:	dc16      	bgt.n	801633a <RegionGetPhyParam+0x48>
 801630c:	2b01      	cmp	r3, #1
 801630e:	d002      	beq.n	8016316 <RegionGetPhyParam+0x24>
 8016310:	2b05      	cmp	r3, #5
 8016312:	d006      	beq.n	8016322 <RegionGetPhyParam+0x30>
 8016314:	e011      	b.n	801633a <RegionGetPhyParam+0x48>
    {
        AS923_GET_PHY_PARAM( );
        AU915_GET_PHY_PARAM( );
 8016316:	6838      	ldr	r0, [r7, #0]
 8016318:	f000 fb34 	bl	8016984 <RegionAU915GetPhyParam>
 801631c:	4603      	mov	r3, r0
 801631e:	60fb      	str	r3, [r7, #12]
 8016320:	e00d      	b.n	801633e <RegionGetPhyParam+0x4c>
        CN470_GET_PHY_PARAM( );
        CN779_GET_PHY_PARAM( );
        EU433_GET_PHY_PARAM( );
        EU868_GET_PHY_PARAM( );
 8016322:	6838      	ldr	r0, [r7, #0]
 8016324:	f002 fcee 	bl	8018d04 <RegionEU868GetPhyParam>
 8016328:	4603      	mov	r3, r0
 801632a:	60fb      	str	r3, [r7, #12]
 801632c:	e007      	b.n	801633e <RegionGetPhyParam+0x4c>
        KR920_GET_PHY_PARAM( );
        IN865_GET_PHY_PARAM( );
        US915_GET_PHY_PARAM( );
 801632e:	6838      	ldr	r0, [r7, #0]
 8016330:	f003 fe6e 	bl	801a010 <RegionUS915GetPhyParam>
 8016334:	4603      	mov	r3, r0
 8016336:	60fb      	str	r3, [r7, #12]
 8016338:	e001      	b.n	801633e <RegionGetPhyParam+0x4c>
        RU864_GET_PHY_PARAM( );
        default:
        {
            return phyParam;
 801633a:	68bb      	ldr	r3, [r7, #8]
 801633c:	60fb      	str	r3, [r7, #12]
        }
    }
}
 801633e:	68fb      	ldr	r3, [r7, #12]
 8016340:	4618      	mov	r0, r3
 8016342:	3710      	adds	r7, #16
 8016344:	46bd      	mov	sp, r7
 8016346:	bd80      	pop	{r7, pc}

08016348 <RegionSetBandTxDone>:

void RegionSetBandTxDone( LoRaMacRegion_t region, SetBandTxDoneParams_t* txDone )
{
 8016348:	b580      	push	{r7, lr}
 801634a:	b082      	sub	sp, #8
 801634c:	af00      	add	r7, sp, #0
 801634e:	4603      	mov	r3, r0
 8016350:	6039      	str	r1, [r7, #0]
 8016352:	71fb      	strb	r3, [r7, #7]
    switch( region )
 8016354:	79fb      	ldrb	r3, [r7, #7]
 8016356:	2b08      	cmp	r3, #8
 8016358:	d00e      	beq.n	8016378 <RegionSetBandTxDone+0x30>
 801635a:	2b08      	cmp	r3, #8
 801635c:	dc10      	bgt.n	8016380 <RegionSetBandTxDone+0x38>
 801635e:	2b01      	cmp	r3, #1
 8016360:	d002      	beq.n	8016368 <RegionSetBandTxDone+0x20>
 8016362:	2b05      	cmp	r3, #5
 8016364:	d004      	beq.n	8016370 <RegionSetBandTxDone+0x28>
        IN865_SET_BAND_TX_DONE( );
        US915_SET_BAND_TX_DONE( );
        RU864_SET_BAND_TX_DONE( );
        default:
        {
            return;
 8016366:	e00b      	b.n	8016380 <RegionSetBandTxDone+0x38>
        AU915_SET_BAND_TX_DONE( );
 8016368:	6838      	ldr	r0, [r7, #0]
 801636a:	f000 fc99 	bl	8016ca0 <RegionAU915SetBandTxDone>
 801636e:	e008      	b.n	8016382 <RegionSetBandTxDone+0x3a>
        EU868_SET_BAND_TX_DONE( );
 8016370:	6838      	ldr	r0, [r7, #0]
 8016372:	f002 fe0d 	bl	8018f90 <RegionEU868SetBandTxDone>
 8016376:	e004      	b.n	8016382 <RegionSetBandTxDone+0x3a>
        US915_SET_BAND_TX_DONE( );
 8016378:	6838      	ldr	r0, [r7, #0]
 801637a:	f003 ffa5 	bl	801a2c8 <RegionUS915SetBandTxDone>
 801637e:	e000      	b.n	8016382 <RegionSetBandTxDone+0x3a>
            return;
 8016380:	bf00      	nop
        }
    }
}
 8016382:	3708      	adds	r7, #8
 8016384:	46bd      	mov	sp, r7
 8016386:	bd80      	pop	{r7, pc}

08016388 <RegionInitDefaults>:

void RegionInitDefaults( LoRaMacRegion_t region, InitDefaultsParams_t* params )
{
 8016388:	b580      	push	{r7, lr}
 801638a:	b082      	sub	sp, #8
 801638c:	af00      	add	r7, sp, #0
 801638e:	4603      	mov	r3, r0
 8016390:	6039      	str	r1, [r7, #0]
 8016392:	71fb      	strb	r3, [r7, #7]
    switch( region )
 8016394:	79fb      	ldrb	r3, [r7, #7]
 8016396:	2b08      	cmp	r3, #8
 8016398:	d00e      	beq.n	80163b8 <RegionInitDefaults+0x30>
 801639a:	2b08      	cmp	r3, #8
 801639c:	dc10      	bgt.n	80163c0 <RegionInitDefaults+0x38>
 801639e:	2b01      	cmp	r3, #1
 80163a0:	d002      	beq.n	80163a8 <RegionInitDefaults+0x20>
 80163a2:	2b05      	cmp	r3, #5
 80163a4:	d004      	beq.n	80163b0 <RegionInitDefaults+0x28>
        IN865_INIT_DEFAULTS( );
        US915_INIT_DEFAULTS( );
        RU864_INIT_DEFAULTS( );
        default:
        {
            break;
 80163a6:	e00b      	b.n	80163c0 <RegionInitDefaults+0x38>
        AU915_INIT_DEFAULTS( );
 80163a8:	6838      	ldr	r0, [r7, #0]
 80163aa:	f000 fca5 	bl	8016cf8 <RegionAU915InitDefaults>
 80163ae:	e008      	b.n	80163c2 <RegionInitDefaults+0x3a>
        EU868_INIT_DEFAULTS( );
 80163b0:	6838      	ldr	r0, [r7, #0]
 80163b2:	f002 fe19 	bl	8018fe8 <RegionEU868InitDefaults>
 80163b6:	e004      	b.n	80163c2 <RegionInitDefaults+0x3a>
        US915_INIT_DEFAULTS( );
 80163b8:	6838      	ldr	r0, [r7, #0]
 80163ba:	f003 ffb1 	bl	801a320 <RegionUS915InitDefaults>
 80163be:	e000      	b.n	80163c2 <RegionInitDefaults+0x3a>
            break;
 80163c0:	bf00      	nop
        }
    }
}
 80163c2:	bf00      	nop
 80163c4:	3708      	adds	r7, #8
 80163c6:	46bd      	mov	sp, r7
 80163c8:	bd80      	pop	{r7, pc}

080163ca <RegionVerify>:

bool RegionVerify( LoRaMacRegion_t region, VerifyParams_t* verify, PhyAttribute_t phyAttribute )
{
 80163ca:	b580      	push	{r7, lr}
 80163cc:	b082      	sub	sp, #8
 80163ce:	af00      	add	r7, sp, #0
 80163d0:	4603      	mov	r3, r0
 80163d2:	6039      	str	r1, [r7, #0]
 80163d4:	71fb      	strb	r3, [r7, #7]
 80163d6:	4613      	mov	r3, r2
 80163d8:	71bb      	strb	r3, [r7, #6]
    switch( region )
 80163da:	79fb      	ldrb	r3, [r7, #7]
 80163dc:	2b08      	cmp	r3, #8
 80163de:	d014      	beq.n	801640a <RegionVerify+0x40>
 80163e0:	2b08      	cmp	r3, #8
 80163e2:	dc19      	bgt.n	8016418 <RegionVerify+0x4e>
 80163e4:	2b01      	cmp	r3, #1
 80163e6:	d002      	beq.n	80163ee <RegionVerify+0x24>
 80163e8:	2b05      	cmp	r3, #5
 80163ea:	d007      	beq.n	80163fc <RegionVerify+0x32>
 80163ec:	e014      	b.n	8016418 <RegionVerify+0x4e>
    {
        AS923_VERIFY( );
        AU915_VERIFY( );
 80163ee:	79bb      	ldrb	r3, [r7, #6]
 80163f0:	4619      	mov	r1, r3
 80163f2:	6838      	ldr	r0, [r7, #0]
 80163f4:	f000 fdb2 	bl	8016f5c <RegionAU915Verify>
 80163f8:	4603      	mov	r3, r0
 80163fa:	e00e      	b.n	801641a <RegionVerify+0x50>
        CN470_VERIFY( );
        CN779_VERIFY( );
        EU433_VERIFY( );
        EU868_VERIFY( );
 80163fc:	79bb      	ldrb	r3, [r7, #6]
 80163fe:	4619      	mov	r1, r3
 8016400:	6838      	ldr	r0, [r7, #0]
 8016402:	f002 fe8f 	bl	8019124 <RegionEU868Verify>
 8016406:	4603      	mov	r3, r0
 8016408:	e007      	b.n	801641a <RegionVerify+0x50>
        KR920_VERIFY( );
        IN865_VERIFY( );
        US915_VERIFY( );
 801640a:	79bb      	ldrb	r3, [r7, #6]
 801640c:	4619      	mov	r1, r3
 801640e:	6838      	ldr	r0, [r7, #0]
 8016410:	f004 f8b8 	bl	801a584 <RegionUS915Verify>
 8016414:	4603      	mov	r3, r0
 8016416:	e000      	b.n	801641a <RegionVerify+0x50>
        RU864_VERIFY( );
        default:
        {
            return false;
 8016418:	2300      	movs	r3, #0
        }
    }
}
 801641a:	4618      	mov	r0, r3
 801641c:	3708      	adds	r7, #8
 801641e:	46bd      	mov	sp, r7
 8016420:	bd80      	pop	{r7, pc}

08016422 <RegionApplyCFList>:

void RegionApplyCFList( LoRaMacRegion_t region, ApplyCFListParams_t* applyCFList )
{
 8016422:	b580      	push	{r7, lr}
 8016424:	b082      	sub	sp, #8
 8016426:	af00      	add	r7, sp, #0
 8016428:	4603      	mov	r3, r0
 801642a:	6039      	str	r1, [r7, #0]
 801642c:	71fb      	strb	r3, [r7, #7]
    switch( region )
 801642e:	79fb      	ldrb	r3, [r7, #7]
 8016430:	2b08      	cmp	r3, #8
 8016432:	d00e      	beq.n	8016452 <RegionApplyCFList+0x30>
 8016434:	2b08      	cmp	r3, #8
 8016436:	dc10      	bgt.n	801645a <RegionApplyCFList+0x38>
 8016438:	2b01      	cmp	r3, #1
 801643a:	d002      	beq.n	8016442 <RegionApplyCFList+0x20>
 801643c:	2b05      	cmp	r3, #5
 801643e:	d004      	beq.n	801644a <RegionApplyCFList+0x28>
        IN865_APPLY_CF_LIST( );
        US915_APPLY_CF_LIST( );
        RU864_APPLY_CF_LIST( );
        default:
        {
            break;
 8016440:	e00b      	b.n	801645a <RegionApplyCFList+0x38>
        AU915_APPLY_CF_LIST( );
 8016442:	6838      	ldr	r0, [r7, #0]
 8016444:	f000 fe18 	bl	8017078 <RegionAU915ApplyCFList>
 8016448:	e008      	b.n	801645c <RegionApplyCFList+0x3a>
        EU868_APPLY_CF_LIST( );
 801644a:	6838      	ldr	r0, [r7, #0]
 801644c:	f002 fee6 	bl	801921c <RegionEU868ApplyCFList>
 8016450:	e004      	b.n	801645c <RegionApplyCFList+0x3a>
        US915_APPLY_CF_LIST( );
 8016452:	6838      	ldr	r0, [r7, #0]
 8016454:	f004 f90c 	bl	801a670 <RegionUS915ApplyCFList>
 8016458:	e000      	b.n	801645c <RegionApplyCFList+0x3a>
            break;
 801645a:	bf00      	nop
        }
    }
}
 801645c:	bf00      	nop
 801645e:	3708      	adds	r7, #8
 8016460:	46bd      	mov	sp, r7
 8016462:	bd80      	pop	{r7, pc}

08016464 <RegionChanMaskSet>:

bool RegionChanMaskSet( LoRaMacRegion_t region, ChanMaskSetParams_t* chanMaskSet )
{
 8016464:	b580      	push	{r7, lr}
 8016466:	b082      	sub	sp, #8
 8016468:	af00      	add	r7, sp, #0
 801646a:	4603      	mov	r3, r0
 801646c:	6039      	str	r1, [r7, #0]
 801646e:	71fb      	strb	r3, [r7, #7]
    switch( region )
 8016470:	79fb      	ldrb	r3, [r7, #7]
 8016472:	2b08      	cmp	r3, #8
 8016474:	d010      	beq.n	8016498 <RegionChanMaskSet+0x34>
 8016476:	2b08      	cmp	r3, #8
 8016478:	dc13      	bgt.n	80164a2 <RegionChanMaskSet+0x3e>
 801647a:	2b01      	cmp	r3, #1
 801647c:	d002      	beq.n	8016484 <RegionChanMaskSet+0x20>
 801647e:	2b05      	cmp	r3, #5
 8016480:	d005      	beq.n	801648e <RegionChanMaskSet+0x2a>
 8016482:	e00e      	b.n	80164a2 <RegionChanMaskSet+0x3e>
    {
        AS923_CHAN_MASK_SET( );
        AU915_CHAN_MASK_SET( );
 8016484:	6838      	ldr	r0, [r7, #0]
 8016486:	f000 fe69 	bl	801715c <RegionAU915ChanMaskSet>
 801648a:	4603      	mov	r3, r0
 801648c:	e00a      	b.n	80164a4 <RegionChanMaskSet+0x40>
        CN470_CHAN_MASK_SET( );
        CN779_CHAN_MASK_SET( );
        EU433_CHAN_MASK_SET( );
        EU868_CHAN_MASK_SET( );
 801648e:	6838      	ldr	r0, [r7, #0]
 8016490:	f002 ff38 	bl	8019304 <RegionEU868ChanMaskSet>
 8016494:	4603      	mov	r3, r0
 8016496:	e005      	b.n	80164a4 <RegionChanMaskSet+0x40>
        KR920_CHAN_MASK_SET( );
        IN865_CHAN_MASK_SET( );
        US915_CHAN_MASK_SET( );
 8016498:	6838      	ldr	r0, [r7, #0]
 801649a:	f004 f95b 	bl	801a754 <RegionUS915ChanMaskSet>
 801649e:	4603      	mov	r3, r0
 80164a0:	e000      	b.n	80164a4 <RegionChanMaskSet+0x40>
        RU864_CHAN_MASK_SET( );
        default:
        {
            return false;
 80164a2:	2300      	movs	r3, #0
        }
    }
}
 80164a4:	4618      	mov	r0, r3
 80164a6:	3708      	adds	r7, #8
 80164a8:	46bd      	mov	sp, r7
 80164aa:	bd80      	pop	{r7, pc}

080164ac <RegionComputeRxWindowParameters>:

void RegionComputeRxWindowParameters( LoRaMacRegion_t region, int8_t datarate, uint8_t minRxSymbols, uint32_t rxError, RxConfigParams_t *rxConfigParams )
{
 80164ac:	b580      	push	{r7, lr}
 80164ae:	b082      	sub	sp, #8
 80164b0:	af00      	add	r7, sp, #0
 80164b2:	603b      	str	r3, [r7, #0]
 80164b4:	4603      	mov	r3, r0
 80164b6:	71fb      	strb	r3, [r7, #7]
 80164b8:	460b      	mov	r3, r1
 80164ba:	71bb      	strb	r3, [r7, #6]
 80164bc:	4613      	mov	r3, r2
 80164be:	717b      	strb	r3, [r7, #5]
    switch( region )
 80164c0:	79fb      	ldrb	r3, [r7, #7]
 80164c2:	2b08      	cmp	r3, #8
 80164c4:	d016      	beq.n	80164f4 <RegionComputeRxWindowParameters+0x48>
 80164c6:	2b08      	cmp	r3, #8
 80164c8:	dc1c      	bgt.n	8016504 <RegionComputeRxWindowParameters+0x58>
 80164ca:	2b01      	cmp	r3, #1
 80164cc:	d002      	beq.n	80164d4 <RegionComputeRxWindowParameters+0x28>
 80164ce:	2b05      	cmp	r3, #5
 80164d0:	d008      	beq.n	80164e4 <RegionComputeRxWindowParameters+0x38>
        IN865_COMPUTE_RX_WINDOW_PARAMETERS( );
        US915_COMPUTE_RX_WINDOW_PARAMETERS( );
        RU864_COMPUTE_RX_WINDOW_PARAMETERS( );
        default:
        {
            break;
 80164d2:	e017      	b.n	8016504 <RegionComputeRxWindowParameters+0x58>
        AU915_COMPUTE_RX_WINDOW_PARAMETERS( );
 80164d4:	7979      	ldrb	r1, [r7, #5]
 80164d6:	f997 0006 	ldrsb.w	r0, [r7, #6]
 80164da:	693b      	ldr	r3, [r7, #16]
 80164dc:	683a      	ldr	r2, [r7, #0]
 80164de:	f000 fe95 	bl	801720c <RegionAU915ComputeRxWindowParameters>
 80164e2:	e010      	b.n	8016506 <RegionComputeRxWindowParameters+0x5a>
        EU868_COMPUTE_RX_WINDOW_PARAMETERS( );
 80164e4:	7979      	ldrb	r1, [r7, #5]
 80164e6:	f997 0006 	ldrsb.w	r0, [r7, #6]
 80164ea:	693b      	ldr	r3, [r7, #16]
 80164ec:	683a      	ldr	r2, [r7, #0]
 80164ee:	f002 ff33 	bl	8019358 <RegionEU868ComputeRxWindowParameters>
 80164f2:	e008      	b.n	8016506 <RegionComputeRxWindowParameters+0x5a>
        US915_COMPUTE_RX_WINDOW_PARAMETERS( );
 80164f4:	7979      	ldrb	r1, [r7, #5]
 80164f6:	f997 0006 	ldrsb.w	r0, [r7, #6]
 80164fa:	693b      	ldr	r3, [r7, #16]
 80164fc:	683a      	ldr	r2, [r7, #0]
 80164fe:	f004 f991 	bl	801a824 <RegionUS915ComputeRxWindowParameters>
 8016502:	e000      	b.n	8016506 <RegionComputeRxWindowParameters+0x5a>
            break;
 8016504:	bf00      	nop
        }
    }
}
 8016506:	bf00      	nop
 8016508:	3708      	adds	r7, #8
 801650a:	46bd      	mov	sp, r7
 801650c:	bd80      	pop	{r7, pc}

0801650e <RegionRxConfig>:

bool RegionRxConfig( LoRaMacRegion_t region, RxConfigParams_t* rxConfig, int8_t* datarate )
{
 801650e:	b580      	push	{r7, lr}
 8016510:	b084      	sub	sp, #16
 8016512:	af00      	add	r7, sp, #0
 8016514:	4603      	mov	r3, r0
 8016516:	60b9      	str	r1, [r7, #8]
 8016518:	607a      	str	r2, [r7, #4]
 801651a:	73fb      	strb	r3, [r7, #15]
    switch( region )
 801651c:	7bfb      	ldrb	r3, [r7, #15]
 801651e:	2b08      	cmp	r3, #8
 8016520:	d012      	beq.n	8016548 <RegionRxConfig+0x3a>
 8016522:	2b08      	cmp	r3, #8
 8016524:	dc16      	bgt.n	8016554 <RegionRxConfig+0x46>
 8016526:	2b01      	cmp	r3, #1
 8016528:	d002      	beq.n	8016530 <RegionRxConfig+0x22>
 801652a:	2b05      	cmp	r3, #5
 801652c:	d006      	beq.n	801653c <RegionRxConfig+0x2e>
 801652e:	e011      	b.n	8016554 <RegionRxConfig+0x46>
    {
        AS923_RX_CONFIG( );
        AU915_RX_CONFIG( );
 8016530:	6879      	ldr	r1, [r7, #4]
 8016532:	68b8      	ldr	r0, [r7, #8]
 8016534:	f000 feb4 	bl	80172a0 <RegionAU915RxConfig>
 8016538:	4603      	mov	r3, r0
 801653a:	e00c      	b.n	8016556 <RegionRxConfig+0x48>
        CN470_RX_CONFIG( );
        CN779_RX_CONFIG( );
        EU433_RX_CONFIG( );
        EU868_RX_CONFIG( );
 801653c:	6879      	ldr	r1, [r7, #4]
 801653e:	68b8      	ldr	r0, [r7, #8]
 8016540:	f002 ff64 	bl	801940c <RegionEU868RxConfig>
 8016544:	4603      	mov	r3, r0
 8016546:	e006      	b.n	8016556 <RegionRxConfig+0x48>
        KR920_RX_CONFIG( );
        IN865_RX_CONFIG( );
        US915_RX_CONFIG( );
 8016548:	6879      	ldr	r1, [r7, #4]
 801654a:	68b8      	ldr	r0, [r7, #8]
 801654c:	f004 f9b4 	bl	801a8b8 <RegionUS915RxConfig>
 8016550:	4603      	mov	r3, r0
 8016552:	e000      	b.n	8016556 <RegionRxConfig+0x48>
        RU864_RX_CONFIG( );
        default:
        {
            return false;
 8016554:	2300      	movs	r3, #0
        }
    }
}
 8016556:	4618      	mov	r0, r3
 8016558:	3710      	adds	r7, #16
 801655a:	46bd      	mov	sp, r7
 801655c:	bd80      	pop	{r7, pc}

0801655e <RegionTxConfig>:

bool RegionTxConfig( LoRaMacRegion_t region, TxConfigParams_t* txConfig, int8_t* txPower, TimerTime_t* txTimeOnAir )
{
 801655e:	b580      	push	{r7, lr}
 8016560:	b084      	sub	sp, #16
 8016562:	af00      	add	r7, sp, #0
 8016564:	60b9      	str	r1, [r7, #8]
 8016566:	607a      	str	r2, [r7, #4]
 8016568:	603b      	str	r3, [r7, #0]
 801656a:	4603      	mov	r3, r0
 801656c:	73fb      	strb	r3, [r7, #15]
    switch( region )
 801656e:	7bfb      	ldrb	r3, [r7, #15]
 8016570:	2b08      	cmp	r3, #8
 8016572:	d014      	beq.n	801659e <RegionTxConfig+0x40>
 8016574:	2b08      	cmp	r3, #8
 8016576:	dc19      	bgt.n	80165ac <RegionTxConfig+0x4e>
 8016578:	2b01      	cmp	r3, #1
 801657a:	d002      	beq.n	8016582 <RegionTxConfig+0x24>
 801657c:	2b05      	cmp	r3, #5
 801657e:	d007      	beq.n	8016590 <RegionTxConfig+0x32>
 8016580:	e014      	b.n	80165ac <RegionTxConfig+0x4e>
    {
        AS923_TX_CONFIG( );
        AU915_TX_CONFIG( );
 8016582:	683a      	ldr	r2, [r7, #0]
 8016584:	6879      	ldr	r1, [r7, #4]
 8016586:	68b8      	ldr	r0, [r7, #8]
 8016588:	f000 ff0e 	bl	80173a8 <RegionAU915TxConfig>
 801658c:	4603      	mov	r3, r0
 801658e:	e00e      	b.n	80165ae <RegionTxConfig+0x50>
        CN470_TX_CONFIG( );
        CN779_TX_CONFIG( );
        EU433_TX_CONFIG( );
        EU868_TX_CONFIG( );
 8016590:	683a      	ldr	r2, [r7, #0]
 8016592:	6879      	ldr	r1, [r7, #4]
 8016594:	68b8      	ldr	r0, [r7, #8]
 8016596:	f003 f809 	bl	80195ac <RegionEU868TxConfig>
 801659a:	4603      	mov	r3, r0
 801659c:	e007      	b.n	80165ae <RegionTxConfig+0x50>
        KR920_TX_CONFIG( );
        IN865_TX_CONFIG( );
        US915_TX_CONFIG( );
 801659e:	683a      	ldr	r2, [r7, #0]
 80165a0:	6879      	ldr	r1, [r7, #4]
 80165a2:	68b8      	ldr	r0, [r7, #8]
 80165a4:	f004 fa0c 	bl	801a9c0 <RegionUS915TxConfig>
 80165a8:	4603      	mov	r3, r0
 80165aa:	e000      	b.n	80165ae <RegionTxConfig+0x50>
        RU864_TX_CONFIG( );
        default:
        {
            return false;
 80165ac:	2300      	movs	r3, #0
        }
    }
}
 80165ae:	4618      	mov	r0, r3
 80165b0:	3710      	adds	r7, #16
 80165b2:	46bd      	mov	sp, r7
 80165b4:	bd80      	pop	{r7, pc}

080165b6 <RegionLinkAdrReq>:

uint8_t RegionLinkAdrReq( LoRaMacRegion_t region, LinkAdrReqParams_t* linkAdrReq, int8_t* drOut, int8_t* txPowOut, uint8_t* nbRepOut, uint8_t* nbBytesParsed )
{
 80165b6:	b580      	push	{r7, lr}
 80165b8:	b086      	sub	sp, #24
 80165ba:	af02      	add	r7, sp, #8
 80165bc:	60b9      	str	r1, [r7, #8]
 80165be:	607a      	str	r2, [r7, #4]
 80165c0:	603b      	str	r3, [r7, #0]
 80165c2:	4603      	mov	r3, r0
 80165c4:	73fb      	strb	r3, [r7, #15]
    switch( region )
 80165c6:	7bfb      	ldrb	r3, [r7, #15]
 80165c8:	2b08      	cmp	r3, #8
 80165ca:	d01a      	beq.n	8016602 <RegionLinkAdrReq+0x4c>
 80165cc:	2b08      	cmp	r3, #8
 80165ce:	dc22      	bgt.n	8016616 <RegionLinkAdrReq+0x60>
 80165d0:	2b01      	cmp	r3, #1
 80165d2:	d002      	beq.n	80165da <RegionLinkAdrReq+0x24>
 80165d4:	2b05      	cmp	r3, #5
 80165d6:	d00a      	beq.n	80165ee <RegionLinkAdrReq+0x38>
 80165d8:	e01d      	b.n	8016616 <RegionLinkAdrReq+0x60>
    {
        AS923_LINK_ADR_REQ( );
        AU915_LINK_ADR_REQ( );
 80165da:	69fb      	ldr	r3, [r7, #28]
 80165dc:	9300      	str	r3, [sp, #0]
 80165de:	69bb      	ldr	r3, [r7, #24]
 80165e0:	683a      	ldr	r2, [r7, #0]
 80165e2:	6879      	ldr	r1, [r7, #4]
 80165e4:	68b8      	ldr	r0, [r7, #8]
 80165e6:	f000 ff83 	bl	80174f0 <RegionAU915LinkAdrReq>
 80165ea:	4603      	mov	r3, r0
 80165ec:	e014      	b.n	8016618 <RegionLinkAdrReq+0x62>
        CN470_LINK_ADR_REQ( );
        CN779_LINK_ADR_REQ( );
        EU433_LINK_ADR_REQ( );
        EU868_LINK_ADR_REQ( );
 80165ee:	69fb      	ldr	r3, [r7, #28]
 80165f0:	9300      	str	r3, [sp, #0]
 80165f2:	69bb      	ldr	r3, [r7, #24]
 80165f4:	683a      	ldr	r2, [r7, #0]
 80165f6:	6879      	ldr	r1, [r7, #4]
 80165f8:	68b8      	ldr	r0, [r7, #8]
 80165fa:	f003 f8a7 	bl	801974c <RegionEU868LinkAdrReq>
 80165fe:	4603      	mov	r3, r0
 8016600:	e00a      	b.n	8016618 <RegionLinkAdrReq+0x62>
        KR920_LINK_ADR_REQ( );
        IN865_LINK_ADR_REQ( );
        US915_LINK_ADR_REQ( );
 8016602:	69fb      	ldr	r3, [r7, #28]
 8016604:	9300      	str	r3, [sp, #0]
 8016606:	69bb      	ldr	r3, [r7, #24]
 8016608:	683a      	ldr	r2, [r7, #0]
 801660a:	6879      	ldr	r1, [r7, #4]
 801660c:	68b8      	ldr	r0, [r7, #8]
 801660e:	f004 fa81 	bl	801ab14 <RegionUS915LinkAdrReq>
 8016612:	4603      	mov	r3, r0
 8016614:	e000      	b.n	8016618 <RegionLinkAdrReq+0x62>
        RU864_LINK_ADR_REQ( );
        default:
        {
            return 0;
 8016616:	2300      	movs	r3, #0
        }
    }
}
 8016618:	4618      	mov	r0, r3
 801661a:	3710      	adds	r7, #16
 801661c:	46bd      	mov	sp, r7
 801661e:	bd80      	pop	{r7, pc}

08016620 <RegionRxParamSetupReq>:

uint8_t RegionRxParamSetupReq( LoRaMacRegion_t region, RxParamSetupReqParams_t* rxParamSetupReq )
{
 8016620:	b580      	push	{r7, lr}
 8016622:	b082      	sub	sp, #8
 8016624:	af00      	add	r7, sp, #0
 8016626:	4603      	mov	r3, r0
 8016628:	6039      	str	r1, [r7, #0]
 801662a:	71fb      	strb	r3, [r7, #7]
    switch( region )
 801662c:	79fb      	ldrb	r3, [r7, #7]
 801662e:	2b08      	cmp	r3, #8
 8016630:	d010      	beq.n	8016654 <RegionRxParamSetupReq+0x34>
 8016632:	2b08      	cmp	r3, #8
 8016634:	dc13      	bgt.n	801665e <RegionRxParamSetupReq+0x3e>
 8016636:	2b01      	cmp	r3, #1
 8016638:	d002      	beq.n	8016640 <RegionRxParamSetupReq+0x20>
 801663a:	2b05      	cmp	r3, #5
 801663c:	d005      	beq.n	801664a <RegionRxParamSetupReq+0x2a>
 801663e:	e00e      	b.n	801665e <RegionRxParamSetupReq+0x3e>
    {
        AS923_RX_PARAM_SETUP_REQ( );
        AU915_RX_PARAM_SETUP_REQ( );
 8016640:	6838      	ldr	r0, [r7, #0]
 8016642:	f001 f96f 	bl	8017924 <RegionAU915RxParamSetupReq>
 8016646:	4603      	mov	r3, r0
 8016648:	e00a      	b.n	8016660 <RegionRxParamSetupReq+0x40>
        CN470_RX_PARAM_SETUP_REQ( );
        CN779_RX_PARAM_SETUP_REQ( );
        EU433_RX_PARAM_SETUP_REQ( );
        EU868_RX_PARAM_SETUP_REQ( );
 801664a:	6838      	ldr	r0, [r7, #0]
 801664c:	f003 f9a0 	bl	8019990 <RegionEU868RxParamSetupReq>
 8016650:	4603      	mov	r3, r0
 8016652:	e005      	b.n	8016660 <RegionRxParamSetupReq+0x40>
        KR920_RX_PARAM_SETUP_REQ( );
        IN865_RX_PARAM_SETUP_REQ( );
        US915_RX_PARAM_SETUP_REQ( );
 8016654:	6838      	ldr	r0, [r7, #0]
 8016656:	f004 fc77 	bl	801af48 <RegionUS915RxParamSetupReq>
 801665a:	4603      	mov	r3, r0
 801665c:	e000      	b.n	8016660 <RegionRxParamSetupReq+0x40>
        RU864_RX_PARAM_SETUP_REQ( );
        default:
        {
            return 0;
 801665e:	2300      	movs	r3, #0
        }
    }
}
 8016660:	4618      	mov	r0, r3
 8016662:	3708      	adds	r7, #8
 8016664:	46bd      	mov	sp, r7
 8016666:	bd80      	pop	{r7, pc}

08016668 <RegionNewChannelReq>:

int8_t RegionNewChannelReq( LoRaMacRegion_t region, NewChannelReqParams_t* newChannelReq )
{
 8016668:	b580      	push	{r7, lr}
 801666a:	b082      	sub	sp, #8
 801666c:	af00      	add	r7, sp, #0
 801666e:	4603      	mov	r3, r0
 8016670:	6039      	str	r1, [r7, #0]
 8016672:	71fb      	strb	r3, [r7, #7]
    switch( region )
 8016674:	79fb      	ldrb	r3, [r7, #7]
 8016676:	2b08      	cmp	r3, #8
 8016678:	d010      	beq.n	801669c <RegionNewChannelReq+0x34>
 801667a:	2b08      	cmp	r3, #8
 801667c:	dc13      	bgt.n	80166a6 <RegionNewChannelReq+0x3e>
 801667e:	2b01      	cmp	r3, #1
 8016680:	d002      	beq.n	8016688 <RegionNewChannelReq+0x20>
 8016682:	2b05      	cmp	r3, #5
 8016684:	d005      	beq.n	8016692 <RegionNewChannelReq+0x2a>
 8016686:	e00e      	b.n	80166a6 <RegionNewChannelReq+0x3e>
    {
        AS923_NEW_CHANNEL_REQ( );
        AU915_NEW_CHANNEL_REQ( );
 8016688:	6838      	ldr	r0, [r7, #0]
 801668a:	f001 f991 	bl	80179b0 <RegionAU915NewChannelReq>
 801668e:	4603      	mov	r3, r0
 8016690:	e00a      	b.n	80166a8 <RegionNewChannelReq+0x40>
        CN470_NEW_CHANNEL_REQ( );
        CN779_NEW_CHANNEL_REQ( );
        EU433_NEW_CHANNEL_REQ( );
        EU868_NEW_CHANNEL_REQ( );
 8016692:	6838      	ldr	r0, [r7, #0]
 8016694:	f003 f9ba 	bl	8019a0c <RegionEU868NewChannelReq>
 8016698:	4603      	mov	r3, r0
 801669a:	e005      	b.n	80166a8 <RegionNewChannelReq+0x40>
        KR920_NEW_CHANNEL_REQ( );
        IN865_NEW_CHANNEL_REQ( );
        US915_NEW_CHANNEL_REQ( );
 801669c:	6838      	ldr	r0, [r7, #0]
 801669e:	f004 fc9f 	bl	801afe0 <RegionUS915NewChannelReq>
 80166a2:	4603      	mov	r3, r0
 80166a4:	e000      	b.n	80166a8 <RegionNewChannelReq+0x40>
        RU864_NEW_CHANNEL_REQ( );
        default:
        {
            return 0;
 80166a6:	2300      	movs	r3, #0
        }
    }
}
 80166a8:	4618      	mov	r0, r3
 80166aa:	3708      	adds	r7, #8
 80166ac:	46bd      	mov	sp, r7
 80166ae:	bd80      	pop	{r7, pc}

080166b0 <RegionTxParamSetupReq>:

int8_t RegionTxParamSetupReq( LoRaMacRegion_t region, TxParamSetupReqParams_t* txParamSetupReq )
{
 80166b0:	b580      	push	{r7, lr}
 80166b2:	b082      	sub	sp, #8
 80166b4:	af00      	add	r7, sp, #0
 80166b6:	4603      	mov	r3, r0
 80166b8:	6039      	str	r1, [r7, #0]
 80166ba:	71fb      	strb	r3, [r7, #7]
    switch( region )
 80166bc:	79fb      	ldrb	r3, [r7, #7]
 80166be:	2b08      	cmp	r3, #8
 80166c0:	d010      	beq.n	80166e4 <RegionTxParamSetupReq+0x34>
 80166c2:	2b08      	cmp	r3, #8
 80166c4:	dc13      	bgt.n	80166ee <RegionTxParamSetupReq+0x3e>
 80166c6:	2b01      	cmp	r3, #1
 80166c8:	d002      	beq.n	80166d0 <RegionTxParamSetupReq+0x20>
 80166ca:	2b05      	cmp	r3, #5
 80166cc:	d005      	beq.n	80166da <RegionTxParamSetupReq+0x2a>
 80166ce:	e00e      	b.n	80166ee <RegionTxParamSetupReq+0x3e>
    {
        AS923_TX_PARAM_SETUP_REQ( );
        AU915_TX_PARAM_SETUP_REQ( );
 80166d0:	6838      	ldr	r0, [r7, #0]
 80166d2:	f001 f978 	bl	80179c6 <RegionAU915TxParamSetupReq>
 80166d6:	4603      	mov	r3, r0
 80166d8:	e00a      	b.n	80166f0 <RegionTxParamSetupReq+0x40>
        CN470_TX_PARAM_SETUP_REQ( );
        CN779_TX_PARAM_SETUP_REQ( );
        EU433_TX_PARAM_SETUP_REQ( );
        EU868_TX_PARAM_SETUP_REQ( );
 80166da:	6838      	ldr	r0, [r7, #0]
 80166dc:	f003 f9f4 	bl	8019ac8 <RegionEU868TxParamSetupReq>
 80166e0:	4603      	mov	r3, r0
 80166e2:	e005      	b.n	80166f0 <RegionTxParamSetupReq+0x40>
        KR920_TX_PARAM_SETUP_REQ( );
        IN865_TX_PARAM_SETUP_REQ( );
        US915_TX_PARAM_SETUP_REQ( );
 80166e4:	6838      	ldr	r0, [r7, #0]
 80166e6:	f004 fc86 	bl	801aff6 <RegionUS915TxParamSetupReq>
 80166ea:	4603      	mov	r3, r0
 80166ec:	e000      	b.n	80166f0 <RegionTxParamSetupReq+0x40>
        RU864_TX_PARAM_SETUP_REQ( );
        default:
        {
            return 0;
 80166ee:	2300      	movs	r3, #0
        }
    }
}
 80166f0:	4618      	mov	r0, r3
 80166f2:	3708      	adds	r7, #8
 80166f4:	46bd      	mov	sp, r7
 80166f6:	bd80      	pop	{r7, pc}

080166f8 <RegionDlChannelReq>:

int8_t RegionDlChannelReq( LoRaMacRegion_t region, DlChannelReqParams_t* dlChannelReq )
{
 80166f8:	b580      	push	{r7, lr}
 80166fa:	b082      	sub	sp, #8
 80166fc:	af00      	add	r7, sp, #0
 80166fe:	4603      	mov	r3, r0
 8016700:	6039      	str	r1, [r7, #0]
 8016702:	71fb      	strb	r3, [r7, #7]
    switch( region )
 8016704:	79fb      	ldrb	r3, [r7, #7]
 8016706:	2b08      	cmp	r3, #8
 8016708:	d010      	beq.n	801672c <RegionDlChannelReq+0x34>
 801670a:	2b08      	cmp	r3, #8
 801670c:	dc13      	bgt.n	8016736 <RegionDlChannelReq+0x3e>
 801670e:	2b01      	cmp	r3, #1
 8016710:	d002      	beq.n	8016718 <RegionDlChannelReq+0x20>
 8016712:	2b05      	cmp	r3, #5
 8016714:	d005      	beq.n	8016722 <RegionDlChannelReq+0x2a>
 8016716:	e00e      	b.n	8016736 <RegionDlChannelReq+0x3e>
    {
        AS923_DL_CHANNEL_REQ( );
        AU915_DL_CHANNEL_REQ( );
 8016718:	6838      	ldr	r0, [r7, #0]
 801671a:	f001 f95e 	bl	80179da <RegionAU915DlChannelReq>
 801671e:	4603      	mov	r3, r0
 8016720:	e00a      	b.n	8016738 <RegionDlChannelReq+0x40>
        CN470_DL_CHANNEL_REQ( );
        CN779_DL_CHANNEL_REQ( );
        EU433_DL_CHANNEL_REQ( );
        EU868_DL_CHANNEL_REQ( );
 8016722:	6838      	ldr	r0, [r7, #0]
 8016724:	f003 f9dc 	bl	8019ae0 <RegionEU868DlChannelReq>
 8016728:	4603      	mov	r3, r0
 801672a:	e005      	b.n	8016738 <RegionDlChannelReq+0x40>
        KR920_DL_CHANNEL_REQ( );
        IN865_DL_CHANNEL_REQ( );
        US915_DL_CHANNEL_REQ( );
 801672c:	6838      	ldr	r0, [r7, #0]
 801672e:	f004 fc6d 	bl	801b00c <RegionUS915DlChannelReq>
 8016732:	4603      	mov	r3, r0
 8016734:	e000      	b.n	8016738 <RegionDlChannelReq+0x40>
        RU864_DL_CHANNEL_REQ( );
        default:
        {
            return 0;
 8016736:	2300      	movs	r3, #0
        }
    }
}
 8016738:	4618      	mov	r0, r3
 801673a:	3708      	adds	r7, #8
 801673c:	46bd      	mov	sp, r7
 801673e:	bd80      	pop	{r7, pc}

08016740 <RegionAlternateDr>:

int8_t RegionAlternateDr( LoRaMacRegion_t region, int8_t currentDr, AlternateDrType_t type )
{
 8016740:	b580      	push	{r7, lr}
 8016742:	b082      	sub	sp, #8
 8016744:	af00      	add	r7, sp, #0
 8016746:	4603      	mov	r3, r0
 8016748:	71fb      	strb	r3, [r7, #7]
 801674a:	460b      	mov	r3, r1
 801674c:	71bb      	strb	r3, [r7, #6]
 801674e:	4613      	mov	r3, r2
 8016750:	717b      	strb	r3, [r7, #5]
    switch( region )
 8016752:	79fb      	ldrb	r3, [r7, #7]
 8016754:	2b08      	cmp	r3, #8
 8016756:	d018      	beq.n	801678a <RegionAlternateDr+0x4a>
 8016758:	2b08      	cmp	r3, #8
 801675a:	dc1f      	bgt.n	801679c <RegionAlternateDr+0x5c>
 801675c:	2b01      	cmp	r3, #1
 801675e:	d002      	beq.n	8016766 <RegionAlternateDr+0x26>
 8016760:	2b05      	cmp	r3, #5
 8016762:	d009      	beq.n	8016778 <RegionAlternateDr+0x38>
 8016764:	e01a      	b.n	801679c <RegionAlternateDr+0x5c>
    {
        AS923_ALTERNATE_DR( );
        AU915_ALTERNATE_DR( );
 8016766:	797a      	ldrb	r2, [r7, #5]
 8016768:	f997 3006 	ldrsb.w	r3, [r7, #6]
 801676c:	4611      	mov	r1, r2
 801676e:	4618      	mov	r0, r3
 8016770:	f001 f93e 	bl	80179f0 <RegionAU915AlternateDr>
 8016774:	4603      	mov	r3, r0
 8016776:	e012      	b.n	801679e <RegionAlternateDr+0x5e>
        CN470_ALTERNATE_DR( );
        CN779_ALTERNATE_DR( );
        EU433_ALTERNATE_DR( );
        EU868_ALTERNATE_DR( );
 8016778:	797a      	ldrb	r2, [r7, #5]
 801677a:	f997 3006 	ldrsb.w	r3, [r7, #6]
 801677e:	4611      	mov	r1, r2
 8016780:	4618      	mov	r0, r3
 8016782:	f003 f9f7 	bl	8019b74 <RegionEU868AlternateDr>
 8016786:	4603      	mov	r3, r0
 8016788:	e009      	b.n	801679e <RegionAlternateDr+0x5e>
        KR920_ALTERNATE_DR( );
        IN865_ALTERNATE_DR( );
        US915_ALTERNATE_DR( );
 801678a:	797a      	ldrb	r2, [r7, #5]
 801678c:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8016790:	4611      	mov	r1, r2
 8016792:	4618      	mov	r0, r3
 8016794:	f004 fc46 	bl	801b024 <RegionUS915AlternateDr>
 8016798:	4603      	mov	r3, r0
 801679a:	e000      	b.n	801679e <RegionAlternateDr+0x5e>
        RU864_ALTERNATE_DR( );
        default:
        {
            return 0;
 801679c:	2300      	movs	r3, #0
        }
    }
}
 801679e:	4618      	mov	r0, r3
 80167a0:	3708      	adds	r7, #8
 80167a2:	46bd      	mov	sp, r7
 80167a4:	bd80      	pop	{r7, pc}

080167a6 <RegionNextChannel>:

LoRaMacStatus_t RegionNextChannel( LoRaMacRegion_t region, NextChanParams_t* nextChanParams, uint8_t* channel, TimerTime_t* time, TimerTime_t* aggregatedTimeOff )
{
 80167a6:	b580      	push	{r7, lr}
 80167a8:	b084      	sub	sp, #16
 80167aa:	af00      	add	r7, sp, #0
 80167ac:	60b9      	str	r1, [r7, #8]
 80167ae:	607a      	str	r2, [r7, #4]
 80167b0:	603b      	str	r3, [r7, #0]
 80167b2:	4603      	mov	r3, r0
 80167b4:	73fb      	strb	r3, [r7, #15]
    switch( region )
 80167b6:	7bfb      	ldrb	r3, [r7, #15]
 80167b8:	2b08      	cmp	r3, #8
 80167ba:	d016      	beq.n	80167ea <RegionNextChannel+0x44>
 80167bc:	2b08      	cmp	r3, #8
 80167be:	dc1c      	bgt.n	80167fa <RegionNextChannel+0x54>
 80167c0:	2b01      	cmp	r3, #1
 80167c2:	d002      	beq.n	80167ca <RegionNextChannel+0x24>
 80167c4:	2b05      	cmp	r3, #5
 80167c6:	d008      	beq.n	80167da <RegionNextChannel+0x34>
 80167c8:	e017      	b.n	80167fa <RegionNextChannel+0x54>
    {
        AS923_NEXT_CHANNEL( );
        AU915_NEXT_CHANNEL( );
 80167ca:	69bb      	ldr	r3, [r7, #24]
 80167cc:	683a      	ldr	r2, [r7, #0]
 80167ce:	6879      	ldr	r1, [r7, #4]
 80167d0:	68b8      	ldr	r0, [r7, #8]
 80167d2:	f001 f943 	bl	8017a5c <RegionAU915NextChannel>
 80167d6:	4603      	mov	r3, r0
 80167d8:	e010      	b.n	80167fc <RegionNextChannel+0x56>
        CN470_NEXT_CHANNEL( );
        CN779_NEXT_CHANNEL( );
        EU433_NEXT_CHANNEL( );
        EU868_NEXT_CHANNEL( );
 80167da:	69bb      	ldr	r3, [r7, #24]
 80167dc:	683a      	ldr	r2, [r7, #0]
 80167de:	6879      	ldr	r1, [r7, #4]
 80167e0:	68b8      	ldr	r0, [r7, #8]
 80167e2:	f003 f9d7 	bl	8019b94 <RegionEU868NextChannel>
 80167e6:	4603      	mov	r3, r0
 80167e8:	e008      	b.n	80167fc <RegionNextChannel+0x56>
        KR920_NEXT_CHANNEL( );
        IN865_NEXT_CHANNEL( );
        US915_NEXT_CHANNEL( );
 80167ea:	69bb      	ldr	r3, [r7, #24]
 80167ec:	683a      	ldr	r2, [r7, #0]
 80167ee:	6879      	ldr	r1, [r7, #4]
 80167f0:	68b8      	ldr	r0, [r7, #8]
 80167f2:	f004 fc4d 	bl	801b090 <RegionUS915NextChannel>
 80167f6:	4603      	mov	r3, r0
 80167f8:	e000      	b.n	80167fc <RegionNextChannel+0x56>
        RU864_NEXT_CHANNEL( );
        default:
        {
            return LORAMAC_STATUS_REGION_NOT_SUPPORTED;
 80167fa:	2309      	movs	r3, #9
        }
    }
}
 80167fc:	4618      	mov	r0, r3
 80167fe:	3710      	adds	r7, #16
 8016800:	46bd      	mov	sp, r7
 8016802:	bd80      	pop	{r7, pc}

08016804 <RegionApplyDrOffset>:
    }
}
#endif /* REGION_VERSION */

uint8_t RegionApplyDrOffset( LoRaMacRegion_t region, uint8_t downlinkDwellTime, int8_t dr, int8_t drOffset )
{
 8016804:	b590      	push	{r4, r7, lr}
 8016806:	b083      	sub	sp, #12
 8016808:	af00      	add	r7, sp, #0
 801680a:	4604      	mov	r4, r0
 801680c:	4608      	mov	r0, r1
 801680e:	4611      	mov	r1, r2
 8016810:	461a      	mov	r2, r3
 8016812:	4623      	mov	r3, r4
 8016814:	71fb      	strb	r3, [r7, #7]
 8016816:	4603      	mov	r3, r0
 8016818:	71bb      	strb	r3, [r7, #6]
 801681a:	460b      	mov	r3, r1
 801681c:	717b      	strb	r3, [r7, #5]
 801681e:	4613      	mov	r3, r2
 8016820:	713b      	strb	r3, [r7, #4]
    switch( region )
 8016822:	79fb      	ldrb	r3, [r7, #7]
 8016824:	2b08      	cmp	r3, #8
 8016826:	d01a      	beq.n	801685e <RegionApplyDrOffset+0x5a>
 8016828:	2b08      	cmp	r3, #8
 801682a:	dc22      	bgt.n	8016872 <RegionApplyDrOffset+0x6e>
 801682c:	2b01      	cmp	r3, #1
 801682e:	d002      	beq.n	8016836 <RegionApplyDrOffset+0x32>
 8016830:	2b05      	cmp	r3, #5
 8016832:	d00a      	beq.n	801684a <RegionApplyDrOffset+0x46>
 8016834:	e01d      	b.n	8016872 <RegionApplyDrOffset+0x6e>
    {
        AS923_APPLY_DR_OFFSET( );
        AU915_APPLY_DR_OFFSET( );
 8016836:	f997 2004 	ldrsb.w	r2, [r7, #4]
 801683a:	f997 1005 	ldrsb.w	r1, [r7, #5]
 801683e:	79bb      	ldrb	r3, [r7, #6]
 8016840:	4618      	mov	r0, r3
 8016842:	f001 f9f7 	bl	8017c34 <RegionAU915ApplyDrOffset>
 8016846:	4603      	mov	r3, r0
 8016848:	e014      	b.n	8016874 <RegionApplyDrOffset+0x70>
        CN470_APPLY_DR_OFFSET( );
        CN779_APPLY_DR_OFFSET( );
        EU433_APPLY_DR_OFFSET( );
        EU868_APPLY_DR_OFFSET( );
 801684a:	f997 2004 	ldrsb.w	r2, [r7, #4]
 801684e:	f997 1005 	ldrsb.w	r1, [r7, #5]
 8016852:	79bb      	ldrb	r3, [r7, #6]
 8016854:	4618      	mov	r0, r3
 8016856:	f003 fb17 	bl	8019e88 <RegionEU868ApplyDrOffset>
 801685a:	4603      	mov	r3, r0
 801685c:	e00a      	b.n	8016874 <RegionApplyDrOffset+0x70>
        KR920_APPLY_DR_OFFSET( );
        IN865_APPLY_DR_OFFSET( );
        US915_APPLY_DR_OFFSET( );
 801685e:	f997 2004 	ldrsb.w	r2, [r7, #4]
 8016862:	f997 1005 	ldrsb.w	r1, [r7, #5]
 8016866:	79bb      	ldrb	r3, [r7, #6]
 8016868:	4618      	mov	r0, r3
 801686a:	f004 fcfd 	bl	801b268 <RegionUS915ApplyDrOffset>
 801686e:	4603      	mov	r3, r0
 8016870:	e000      	b.n	8016874 <RegionApplyDrOffset+0x70>
        RU864_APPLY_DR_OFFSET( );
        default:
        {
            return dr;
 8016872:	797b      	ldrb	r3, [r7, #5]
        }
    }
}
 8016874:	4618      	mov	r0, r3
 8016876:	370c      	adds	r7, #12
 8016878:	46bd      	mov	sp, r7
 801687a:	bd90      	pop	{r4, r7, pc}

0801687c <RegionGetVersion>:
        }
    }
}

Version_t RegionGetVersion( void )
{
 801687c:	b480      	push	{r7}
 801687e:	b083      	sub	sp, #12
 8016880:	af00      	add	r7, sp, #0
    Version_t version;

    version.Value = REGION_VERSION;
 8016882:	4b04      	ldr	r3, [pc, #16]	@ (8016894 <RegionGetVersion+0x18>)
 8016884:	607b      	str	r3, [r7, #4]

    return version;
 8016886:	687b      	ldr	r3, [r7, #4]
}
 8016888:	4618      	mov	r0, r3
 801688a:	370c      	adds	r7, #12
 801688c:	46bd      	mov	sp, r7
 801688e:	bc80      	pop	{r7}
 8016890:	4770      	bx	lr
 8016892:	bf00      	nop
 8016894:	02010003 	.word	0x02010003

08016898 <VerifyRfFreq>:
#if (defined( REGION_VERSION ) && (( REGION_VERSION == 0x02010001 ) || ( REGION_VERSION == 0x02010003 )))
static Band_t* RegionBands;
#endif /* REGION_VERSION */

static bool VerifyRfFreq( uint32_t freq )
{
 8016898:	b580      	push	{r7, lr}
 801689a:	b082      	sub	sp, #8
 801689c:	af00      	add	r7, sp, #0
 801689e:	6078      	str	r0, [r7, #4]
    // Check radio driver support
    if( Radio.CheckRfFrequency( freq ) == false )
 80168a0:	4b18      	ldr	r3, [pc, #96]	@ (8016904 <VerifyRfFreq+0x6c>)
 80168a2:	6a1b      	ldr	r3, [r3, #32]
 80168a4:	6878      	ldr	r0, [r7, #4]
 80168a6:	4798      	blx	r3
 80168a8:	4603      	mov	r3, r0
 80168aa:	f083 0301 	eor.w	r3, r3, #1
 80168ae:	b2db      	uxtb	r3, r3
 80168b0:	2b00      	cmp	r3, #0
 80168b2:	d001      	beq.n	80168b8 <VerifyRfFreq+0x20>
    {
        return false;
 80168b4:	2300      	movs	r3, #0
 80168b6:	e021      	b.n	80168fc <VerifyRfFreq+0x64>
    }

    // Rx frequencies
    if( ( freq < AU915_FIRST_RX1_CHANNEL ) ||
 80168b8:	687b      	ldr	r3, [r7, #4]
 80168ba:	4a13      	ldr	r2, [pc, #76]	@ (8016908 <VerifyRfFreq+0x70>)
 80168bc:	4293      	cmp	r3, r2
 80168be:	d910      	bls.n	80168e2 <VerifyRfFreq+0x4a>
 80168c0:	687b      	ldr	r3, [r7, #4]
 80168c2:	4a12      	ldr	r2, [pc, #72]	@ (801690c <VerifyRfFreq+0x74>)
 80168c4:	4293      	cmp	r3, r2
 80168c6:	d80c      	bhi.n	80168e2 <VerifyRfFreq+0x4a>
        ( freq > AU915_LAST_RX1_CHANNEL ) ||
        ( ( ( freq - ( uint32_t ) AU915_FIRST_RX1_CHANNEL ) % ( uint32_t ) AU915_STEPWIDTH_RX1_CHANNEL ) != 0 ) )
 80168c8:	687a      	ldr	r2, [r7, #4]
 80168ca:	4b11      	ldr	r3, [pc, #68]	@ (8016910 <VerifyRfFreq+0x78>)
 80168cc:	4413      	add	r3, r2
 80168ce:	4a11      	ldr	r2, [pc, #68]	@ (8016914 <VerifyRfFreq+0x7c>)
 80168d0:	fba2 1203 	umull	r1, r2, r2, r3
 80168d4:	0c92      	lsrs	r2, r2, #18
 80168d6:	4910      	ldr	r1, [pc, #64]	@ (8016918 <VerifyRfFreq+0x80>)
 80168d8:	fb01 f202 	mul.w	r2, r1, r2
 80168dc:	1a9a      	subs	r2, r3, r2
        ( freq > AU915_LAST_RX1_CHANNEL ) ||
 80168de:	2a00      	cmp	r2, #0
 80168e0:	d001      	beq.n	80168e6 <VerifyRfFreq+0x4e>
    {
        return false;
 80168e2:	2300      	movs	r3, #0
 80168e4:	e00a      	b.n	80168fc <VerifyRfFreq+0x64>
    }

    // Tx frequencies for 125kHz
    // Also includes the range for 500kHz channels
    if( ( freq < 915200000 ) ||  ( freq > 927800000 ) )
 80168e6:	687b      	ldr	r3, [r7, #4]
 80168e8:	4a0c      	ldr	r2, [pc, #48]	@ (801691c <VerifyRfFreq+0x84>)
 80168ea:	4293      	cmp	r3, r2
 80168ec:	d903      	bls.n	80168f6 <VerifyRfFreq+0x5e>
 80168ee:	687b      	ldr	r3, [r7, #4]
 80168f0:	4a0b      	ldr	r2, [pc, #44]	@ (8016920 <VerifyRfFreq+0x88>)
 80168f2:	4293      	cmp	r3, r2
 80168f4:	d901      	bls.n	80168fa <VerifyRfFreq+0x62>
    {
        return false;
 80168f6:	2300      	movs	r3, #0
 80168f8:	e000      	b.n	80168fc <VerifyRfFreq+0x64>
    }
    return true;
 80168fa:	2301      	movs	r3, #1
}
 80168fc:	4618      	mov	r0, r3
 80168fe:	3708      	adds	r7, #8
 8016900:	46bd      	mov	sp, r7
 8016902:	bd80      	pop	{r7, pc}
 8016904:	08023efc 	.word	0x08023efc
 8016908:	3708709f 	.word	0x3708709f
 801690c:	374886e0 	.word	0x374886e0
 8016910:	c8f78f60 	.word	0xc8f78f60
 8016914:	6fd91d85 	.word	0x6fd91d85
 8016918:	000927c0 	.word	0x000927c0
 801691c:	368cd7ff 	.word	0x368cd7ff
 8016920:	374d1ac0 	.word	0x374d1ac0

08016924 <GetTimeOnAir>:

static TimerTime_t GetTimeOnAir( int8_t datarate, uint16_t pktLen )
{
 8016924:	b590      	push	{r4, r7, lr}
 8016926:	b089      	sub	sp, #36	@ 0x24
 8016928:	af04      	add	r7, sp, #16
 801692a:	4603      	mov	r3, r0
 801692c:	460a      	mov	r2, r1
 801692e:	71fb      	strb	r3, [r7, #7]
 8016930:	4613      	mov	r3, r2
 8016932:	80bb      	strh	r3, [r7, #4]
    int8_t phyDr = DataratesAU915[datarate];
 8016934:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8016938:	4a0f      	ldr	r2, [pc, #60]	@ (8016978 <GetTimeOnAir+0x54>)
 801693a:	5cd3      	ldrb	r3, [r2, r3]
 801693c:	73fb      	strb	r3, [r7, #15]
    uint32_t bandwidth = RegionCommonGetBandwidth( datarate, BandwidthsAU915 );
 801693e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8016942:	490e      	ldr	r1, [pc, #56]	@ (801697c <GetTimeOnAir+0x58>)
 8016944:	4618      	mov	r0, r3
 8016946:	f002 f8af 	bl	8018aa8 <RegionCommonGetBandwidth>
 801694a:	60b8      	str	r0, [r7, #8]

    return Radio.TimeOnAir( MODEM_LORA, bandwidth, phyDr, 1, 8, false, pktLen, true );
 801694c:	4b0c      	ldr	r3, [pc, #48]	@ (8016980 <GetTimeOnAir+0x5c>)
 801694e:	6a5c      	ldr	r4, [r3, #36]	@ 0x24
 8016950:	f997 200f 	ldrsb.w	r2, [r7, #15]
 8016954:	88bb      	ldrh	r3, [r7, #4]
 8016956:	b2db      	uxtb	r3, r3
 8016958:	2101      	movs	r1, #1
 801695a:	9103      	str	r1, [sp, #12]
 801695c:	9302      	str	r3, [sp, #8]
 801695e:	2300      	movs	r3, #0
 8016960:	9301      	str	r3, [sp, #4]
 8016962:	2308      	movs	r3, #8
 8016964:	9300      	str	r3, [sp, #0]
 8016966:	2301      	movs	r3, #1
 8016968:	68b9      	ldr	r1, [r7, #8]
 801696a:	2001      	movs	r0, #1
 801696c:	47a0      	blx	r4
 801696e:	4603      	mov	r3, r0
}
 8016970:	4618      	mov	r0, r3
 8016972:	3714      	adds	r7, #20
 8016974:	46bd      	mov	sp, r7
 8016976:	bd90      	pop	{r4, r7, pc}
 8016978:	08023d84 	.word	0x08023d84
 801697c:	08023d94 	.word	0x08023d94
 8016980:	08023efc 	.word	0x08023efc

08016984 <RegionAU915GetPhyParam>:
#endif /* REGION_AU915 */

PhyParam_t RegionAU915GetPhyParam( GetPhyParams_t* getPhy )
{
 8016984:	b580      	push	{r7, lr}
 8016986:	b088      	sub	sp, #32
 8016988:	af00      	add	r7, sp, #0
 801698a:	6078      	str	r0, [r7, #4]
    PhyParam_t phyParam = { 0 };
 801698c:	2300      	movs	r3, #0
 801698e:	61bb      	str	r3, [r7, #24]

#if defined( REGION_AU915 )
    switch( getPhy->Attribute )
 8016990:	687b      	ldr	r3, [r7, #4]
 8016992:	781b      	ldrb	r3, [r3, #0]
 8016994:	3b01      	subs	r3, #1
 8016996:	2b37      	cmp	r3, #55	@ 0x37
 8016998:	f200 8161 	bhi.w	8016c5e <RegionAU915GetPhyParam+0x2da>
 801699c:	a201      	add	r2, pc, #4	@ (adr r2, 80169a4 <RegionAU915GetPhyParam+0x20>)
 801699e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80169a2:	bf00      	nop
 80169a4:	08016a85 	.word	0x08016a85
 80169a8:	08016a99 	.word	0x08016a99
 80169ac:	08016c5f 	.word	0x08016c5f
 80169b0:	08016c5f 	.word	0x08016c5f
 80169b4:	08016c5f 	.word	0x08016c5f
 80169b8:	08016aad 	.word	0x08016aad
 80169bc:	08016c5f 	.word	0x08016c5f
 80169c0:	08016af3 	.word	0x08016af3
 80169c4:	08016c5f 	.word	0x08016c5f
 80169c8:	08016af9 	.word	0x08016af9
 80169cc:	08016aff 	.word	0x08016aff
 80169d0:	08016b05 	.word	0x08016b05
 80169d4:	08016b0b 	.word	0x08016b0b
 80169d8:	08016b33 	.word	0x08016b33
 80169dc:	08016b5b 	.word	0x08016b5b
 80169e0:	08016b61 	.word	0x08016b61
 80169e4:	08016b69 	.word	0x08016b69
 80169e8:	08016b71 	.word	0x08016b71
 80169ec:	08016b79 	.word	0x08016b79
 80169f0:	08016b81 	.word	0x08016b81
 80169f4:	08016b89 	.word	0x08016b89
 80169f8:	08016b9d 	.word	0x08016b9d
 80169fc:	08016ba3 	.word	0x08016ba3
 8016a00:	08016ba9 	.word	0x08016ba9
 8016a04:	08016baf 	.word	0x08016baf
 8016a08:	08016bbb 	.word	0x08016bbb
 8016a0c:	08016bc7 	.word	0x08016bc7
 8016a10:	08016bcd 	.word	0x08016bcd
 8016a14:	08016bd5 	.word	0x08016bd5
 8016a18:	08016bdb 	.word	0x08016bdb
 8016a1c:	08016be1 	.word	0x08016be1
 8016a20:	08016be7 	.word	0x08016be7
 8016a24:	08016ab3 	.word	0x08016ab3
 8016a28:	08016c5f 	.word	0x08016c5f
 8016a2c:	08016c5f 	.word	0x08016c5f
 8016a30:	08016c5f 	.word	0x08016c5f
 8016a34:	08016c5f 	.word	0x08016c5f
 8016a38:	08016c5f 	.word	0x08016c5f
 8016a3c:	08016c5f 	.word	0x08016c5f
 8016a40:	08016c5f 	.word	0x08016c5f
 8016a44:	08016c5f 	.word	0x08016c5f
 8016a48:	08016c5f 	.word	0x08016c5f
 8016a4c:	08016c5f 	.word	0x08016c5f
 8016a50:	08016c5f 	.word	0x08016c5f
 8016a54:	08016c5f 	.word	0x08016c5f
 8016a58:	08016c5f 	.word	0x08016c5f
 8016a5c:	08016bed 	.word	0x08016bed
 8016a60:	08016c01 	.word	0x08016c01
 8016a64:	08016c0f 	.word	0x08016c0f
 8016a68:	08016c15 	.word	0x08016c15
 8016a6c:	08016c5f 	.word	0x08016c5f
 8016a70:	08016c1b 	.word	0x08016c1b
 8016a74:	08016c2f 	.word	0x08016c2f
 8016a78:	08016c35 	.word	0x08016c35
 8016a7c:	08016c3b 	.word	0x08016c3b
 8016a80:	08016c4b 	.word	0x08016c4b
    {
        case PHY_MIN_RX_DR:
        {
            if( getPhy->DownlinkDwellTime == 0)
 8016a84:	687b      	ldr	r3, [r7, #4]
 8016a86:	78db      	ldrb	r3, [r3, #3]
 8016a88:	2b00      	cmp	r3, #0
 8016a8a:	d102      	bne.n	8016a92 <RegionAU915GetPhyParam+0x10e>
            {
                phyParam.Value = AU915_RX_MIN_DATARATE;
 8016a8c:	2308      	movs	r3, #8
 8016a8e:	61bb      	str	r3, [r7, #24]
            }
            else
            {
                phyParam.Value = AU915_DWELL_LIMIT_DATARATE;
            }
            break;
 8016a90:	e0e6      	b.n	8016c60 <RegionAU915GetPhyParam+0x2dc>
                phyParam.Value = AU915_DWELL_LIMIT_DATARATE;
 8016a92:	2302      	movs	r3, #2
 8016a94:	61bb      	str	r3, [r7, #24]
            break;
 8016a96:	e0e3      	b.n	8016c60 <RegionAU915GetPhyParam+0x2dc>
        }
        case PHY_MIN_TX_DR:
        {
            if( getPhy->UplinkDwellTime == 0)
 8016a98:	687b      	ldr	r3, [r7, #4]
 8016a9a:	789b      	ldrb	r3, [r3, #2]
 8016a9c:	2b00      	cmp	r3, #0
 8016a9e:	d102      	bne.n	8016aa6 <RegionAU915GetPhyParam+0x122>
            {
                phyParam.Value = AU915_TX_MIN_DATARATE;
 8016aa0:	2300      	movs	r3, #0
 8016aa2:	61bb      	str	r3, [r7, #24]
            }
            else
            {
                phyParam.Value = AU915_DWELL_LIMIT_DATARATE;
            }
            break;
 8016aa4:	e0dc      	b.n	8016c60 <RegionAU915GetPhyParam+0x2dc>
                phyParam.Value = AU915_DWELL_LIMIT_DATARATE;
 8016aa6:	2302      	movs	r3, #2
 8016aa8:	61bb      	str	r3, [r7, #24]
            break;
 8016aaa:	e0d9      	b.n	8016c60 <RegionAU915GetPhyParam+0x2dc>
        }
        case PHY_DEF_TX_DR:
        {
            phyParam.Value = AU915_DEFAULT_DATARATE;
 8016aac:	2302      	movs	r3, #2
 8016aae:	61bb      	str	r3, [r7, #24]
            break;
 8016ab0:	e0d6      	b.n	8016c60 <RegionAU915GetPhyParam+0x2dc>
        }
        case PHY_NEXT_LOWER_TX_DR:
        {
            RegionCommonGetNextLowerTxDrParams_t nextLowerTxDrParams =
            {
                .CurrentDr = getPhy->Datarate,
 8016ab2:	687b      	ldr	r3, [r7, #4]
 8016ab4:	f993 3001 	ldrsb.w	r3, [r3, #1]
            RegionCommonGetNextLowerTxDrParams_t nextLowerTxDrParams =
 8016ab8:	733b      	strb	r3, [r7, #12]
 8016aba:	230d      	movs	r3, #13
 8016abc:	737b      	strb	r3, [r7, #13]
                .MaxDr = ( int8_t )AU915_TX_MAX_DATARATE,
                .MinDr = ( int8_t )( ( getPhy->UplinkDwellTime == 0 ) ? AU915_TX_MIN_DATARATE : AU915_DWELL_LIMIT_DATARATE ),
 8016abe:	687b      	ldr	r3, [r7, #4]
 8016ac0:	789b      	ldrb	r3, [r3, #2]
 8016ac2:	2b00      	cmp	r3, #0
 8016ac4:	d101      	bne.n	8016aca <RegionAU915GetPhyParam+0x146>
 8016ac6:	2300      	movs	r3, #0
 8016ac8:	e000      	b.n	8016acc <RegionAU915GetPhyParam+0x148>
 8016aca:	2302      	movs	r3, #2
            RegionCommonGetNextLowerTxDrParams_t nextLowerTxDrParams =
 8016acc:	73bb      	strb	r3, [r7, #14]
 8016ace:	2348      	movs	r3, #72	@ 0x48
 8016ad0:	73fb      	strb	r3, [r7, #15]
                .NbChannels = AU915_MAX_NB_CHANNELS,
                .ChannelsMask = RegionNvmGroup2->ChannelsMask,
 8016ad2:	4b67      	ldr	r3, [pc, #412]	@ (8016c70 <RegionAU915GetPhyParam+0x2ec>)
 8016ad4:	681b      	ldr	r3, [r3, #0]
 8016ad6:	f503 7358 	add.w	r3, r3, #864	@ 0x360
            RegionCommonGetNextLowerTxDrParams_t nextLowerTxDrParams =
 8016ada:	613b      	str	r3, [r7, #16]
                .Channels = RegionNvmGroup2->Channels,
 8016adc:	4b64      	ldr	r3, [pc, #400]	@ (8016c70 <RegionAU915GetPhyParam+0x2ec>)
 8016ade:	681b      	ldr	r3, [r3, #0]
            RegionCommonGetNextLowerTxDrParams_t nextLowerTxDrParams =
 8016ae0:	617b      	str	r3, [r7, #20]
            };
            phyParam.Value = RegionCommonGetNextLowerTxDr( &nextLowerTxDrParams );
 8016ae2:	f107 030c 	add.w	r3, r7, #12
 8016ae6:	4618      	mov	r0, r3
 8016ae8:	f001 ff8b 	bl	8018a02 <RegionCommonGetNextLowerTxDr>
 8016aec:	4603      	mov	r3, r0
 8016aee:	61bb      	str	r3, [r7, #24]
            break;
 8016af0:	e0b6      	b.n	8016c60 <RegionAU915GetPhyParam+0x2dc>
        }
        case PHY_MAX_TX_POWER:
        {
            phyParam.Value = AU915_MAX_TX_POWER;
 8016af2:	2300      	movs	r3, #0
 8016af4:	61bb      	str	r3, [r7, #24]
            break;
 8016af6:	e0b3      	b.n	8016c60 <RegionAU915GetPhyParam+0x2dc>
        }
        case PHY_DEF_TX_POWER:
        {
            phyParam.Value = AU915_DEFAULT_TX_POWER;
 8016af8:	2300      	movs	r3, #0
 8016afa:	61bb      	str	r3, [r7, #24]
            break;
 8016afc:	e0b0      	b.n	8016c60 <RegionAU915GetPhyParam+0x2dc>
        }
        case PHY_DEF_ADR_ACK_LIMIT:
        {
            phyParam.Value = REGION_COMMON_DEFAULT_ADR_ACK_LIMIT;
 8016afe:	2340      	movs	r3, #64	@ 0x40
 8016b00:	61bb      	str	r3, [r7, #24]
            break;
 8016b02:	e0ad      	b.n	8016c60 <RegionAU915GetPhyParam+0x2dc>
        }
        case PHY_DEF_ADR_ACK_DELAY:
        {
            phyParam.Value = REGION_COMMON_DEFAULT_ADR_ACK_DELAY;
 8016b04:	2320      	movs	r3, #32
 8016b06:	61bb      	str	r3, [r7, #24]
            break;
 8016b08:	e0aa      	b.n	8016c60 <RegionAU915GetPhyParam+0x2dc>
        }
        case PHY_MAX_PAYLOAD:
        {
            if( getPhy->UplinkDwellTime == 0 )
 8016b0a:	687b      	ldr	r3, [r7, #4]
 8016b0c:	789b      	ldrb	r3, [r3, #2]
 8016b0e:	2b00      	cmp	r3, #0
 8016b10:	d107      	bne.n	8016b22 <RegionAU915GetPhyParam+0x19e>
            {
                phyParam.Value = MaxPayloadOfDatarateDwell0AU915[getPhy->Datarate];
 8016b12:	687b      	ldr	r3, [r7, #4]
 8016b14:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8016b18:	461a      	mov	r2, r3
 8016b1a:	4b56      	ldr	r3, [pc, #344]	@ (8016c74 <RegionAU915GetPhyParam+0x2f0>)
 8016b1c:	5c9b      	ldrb	r3, [r3, r2]
 8016b1e:	61bb      	str	r3, [r7, #24]
            }
            else
            {
                phyParam.Value = MaxPayloadOfDatarateDwell1AU915[getPhy->Datarate];
            }
            break;
 8016b20:	e09e      	b.n	8016c60 <RegionAU915GetPhyParam+0x2dc>
                phyParam.Value = MaxPayloadOfDatarateDwell1AU915[getPhy->Datarate];
 8016b22:	687b      	ldr	r3, [r7, #4]
 8016b24:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8016b28:	461a      	mov	r2, r3
 8016b2a:	4b53      	ldr	r3, [pc, #332]	@ (8016c78 <RegionAU915GetPhyParam+0x2f4>)
 8016b2c:	5c9b      	ldrb	r3, [r3, r2]
 8016b2e:	61bb      	str	r3, [r7, #24]
            break;
 8016b30:	e096      	b.n	8016c60 <RegionAU915GetPhyParam+0x2dc>
        }
        case PHY_MAX_PAYLOAD_REPEATER:
        {
            if( getPhy->UplinkDwellTime == 0)
 8016b32:	687b      	ldr	r3, [r7, #4]
 8016b34:	789b      	ldrb	r3, [r3, #2]
 8016b36:	2b00      	cmp	r3, #0
 8016b38:	d107      	bne.n	8016b4a <RegionAU915GetPhyParam+0x1c6>
            {
                phyParam.Value = MaxPayloadOfDatarateRepeaterDwell0AU915[getPhy->Datarate];
 8016b3a:	687b      	ldr	r3, [r7, #4]
 8016b3c:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8016b40:	461a      	mov	r2, r3
 8016b42:	4b4e      	ldr	r3, [pc, #312]	@ (8016c7c <RegionAU915GetPhyParam+0x2f8>)
 8016b44:	5c9b      	ldrb	r3, [r3, r2]
 8016b46:	61bb      	str	r3, [r7, #24]
            }
            else
            {
                phyParam.Value = MaxPayloadOfDatarateRepeaterDwell1AU915[getPhy->Datarate];
            }
            break;
 8016b48:	e08a      	b.n	8016c60 <RegionAU915GetPhyParam+0x2dc>
                phyParam.Value = MaxPayloadOfDatarateRepeaterDwell1AU915[getPhy->Datarate];
 8016b4a:	687b      	ldr	r3, [r7, #4]
 8016b4c:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8016b50:	461a      	mov	r2, r3
 8016b52:	4b4b      	ldr	r3, [pc, #300]	@ (8016c80 <RegionAU915GetPhyParam+0x2fc>)
 8016b54:	5c9b      	ldrb	r3, [r3, r2]
 8016b56:	61bb      	str	r3, [r7, #24]
            break;
 8016b58:	e082      	b.n	8016c60 <RegionAU915GetPhyParam+0x2dc>
        }
        case PHY_DUTY_CYCLE:
        {
            phyParam.Value = AU915_DUTY_CYCLE_ENABLED;
 8016b5a:	2300      	movs	r3, #0
 8016b5c:	61bb      	str	r3, [r7, #24]
            break;
 8016b5e:	e07f      	b.n	8016c60 <RegionAU915GetPhyParam+0x2dc>
        }
        case PHY_MAX_RX_WINDOW:
        {
            phyParam.Value = AU915_MAX_RX_WINDOW;
 8016b60:	f640 33b8 	movw	r3, #3000	@ 0xbb8
 8016b64:	61bb      	str	r3, [r7, #24]
            break;
 8016b66:	e07b      	b.n	8016c60 <RegionAU915GetPhyParam+0x2dc>
        }
        case PHY_RECEIVE_DELAY1:
        {
            phyParam.Value = REGION_COMMON_DEFAULT_RECEIVE_DELAY1;
 8016b68:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8016b6c:	61bb      	str	r3, [r7, #24]
            break;
 8016b6e:	e077      	b.n	8016c60 <RegionAU915GetPhyParam+0x2dc>
        }
        case PHY_RECEIVE_DELAY2:
        {
            phyParam.Value = REGION_COMMON_DEFAULT_RECEIVE_DELAY2;
 8016b70:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8016b74:	61bb      	str	r3, [r7, #24]
            break;
 8016b76:	e073      	b.n	8016c60 <RegionAU915GetPhyParam+0x2dc>
        }
        case PHY_JOIN_ACCEPT_DELAY1:
        {
            phyParam.Value = REGION_COMMON_DEFAULT_JOIN_ACCEPT_DELAY1;
 8016b78:	f241 3388 	movw	r3, #5000	@ 0x1388
 8016b7c:	61bb      	str	r3, [r7, #24]
            break;
 8016b7e:	e06f      	b.n	8016c60 <RegionAU915GetPhyParam+0x2dc>
        }
        case PHY_JOIN_ACCEPT_DELAY2:
        {
            phyParam.Value = REGION_COMMON_DEFAULT_JOIN_ACCEPT_DELAY2;
 8016b80:	f241 7370 	movw	r3, #6000	@ 0x1770
 8016b84:	61bb      	str	r3, [r7, #24]
            break;
 8016b86:	e06b      	b.n	8016c60 <RegionAU915GetPhyParam+0x2dc>
            break;
        }
#elif (defined( REGION_VERSION ) && (( REGION_VERSION == 0x02010001 ) || ( REGION_VERSION == 0x02010003 )))
        case PHY_RETRANSMIT_TIMEOUT:
        {
            phyParam.Value = ( REGION_COMMON_DEFAULT_RETRANSMIT_TIMEOUT + randr( -REGION_COMMON_DEFAULT_RETRANSMIT_TIMEOUT_RND, REGION_COMMON_DEFAULT_RETRANSMIT_TIMEOUT_RND ) );
 8016b88:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8016b8c:	483d      	ldr	r0, [pc, #244]	@ (8016c84 <RegionAU915GetPhyParam+0x300>)
 8016b8e:	f004 fbbd 	bl	801b30c <randr>
 8016b92:	4603      	mov	r3, r0
 8016b94:	f503 63fa 	add.w	r3, r3, #2000	@ 0x7d0
 8016b98:	61bb      	str	r3, [r7, #24]
            break;
 8016b9a:	e061      	b.n	8016c60 <RegionAU915GetPhyParam+0x2dc>
        }
#endif /* REGION_VERSION */
        case PHY_DEF_DR1_OFFSET:
        {
            phyParam.Value = REGION_COMMON_DEFAULT_RX1_DR_OFFSET;
 8016b9c:	2300      	movs	r3, #0
 8016b9e:	61bb      	str	r3, [r7, #24]
            break;
 8016ba0:	e05e      	b.n	8016c60 <RegionAU915GetPhyParam+0x2dc>
        }
        case PHY_DEF_RX2_FREQUENCY:
        {
            phyParam.Value = AU915_RX_WND_2_FREQ;
 8016ba2:	4b39      	ldr	r3, [pc, #228]	@ (8016c88 <RegionAU915GetPhyParam+0x304>)
 8016ba4:	61bb      	str	r3, [r7, #24]
            break;
 8016ba6:	e05b      	b.n	8016c60 <RegionAU915GetPhyParam+0x2dc>
        }
        case PHY_DEF_RX2_DR:
        {
            phyParam.Value = AU915_RX_WND_2_DR;
 8016ba8:	2308      	movs	r3, #8
 8016baa:	61bb      	str	r3, [r7, #24]
            break;
 8016bac:	e058      	b.n	8016c60 <RegionAU915GetPhyParam+0x2dc>
        }
        case PHY_CHANNELS_MASK:
        {
            phyParam.ChannelsMask = RegionNvmGroup2->ChannelsMask;
 8016bae:	4b30      	ldr	r3, [pc, #192]	@ (8016c70 <RegionAU915GetPhyParam+0x2ec>)
 8016bb0:	681b      	ldr	r3, [r3, #0]
 8016bb2:	f503 7358 	add.w	r3, r3, #864	@ 0x360
 8016bb6:	61bb      	str	r3, [r7, #24]
            break;
 8016bb8:	e052      	b.n	8016c60 <RegionAU915GetPhyParam+0x2dc>
        }
        case PHY_CHANNELS_DEFAULT_MASK:
        {
            phyParam.ChannelsMask = RegionNvmGroup2->ChannelsDefaultMask;
 8016bba:	4b2d      	ldr	r3, [pc, #180]	@ (8016c70 <RegionAU915GetPhyParam+0x2ec>)
 8016bbc:	681b      	ldr	r3, [r3, #0]
 8016bbe:	f503 735b 	add.w	r3, r3, #876	@ 0x36c
 8016bc2:	61bb      	str	r3, [r7, #24]
            break;
 8016bc4:	e04c      	b.n	8016c60 <RegionAU915GetPhyParam+0x2dc>
        }
        case PHY_MAX_NB_CHANNELS:
        {
            phyParam.Value = AU915_MAX_NB_CHANNELS;
 8016bc6:	2348      	movs	r3, #72	@ 0x48
 8016bc8:	61bb      	str	r3, [r7, #24]
            break;
 8016bca:	e049      	b.n	8016c60 <RegionAU915GetPhyParam+0x2dc>
        }
        case PHY_CHANNELS:
        {
            phyParam.Channels = RegionNvmGroup2->Channels;
 8016bcc:	4b28      	ldr	r3, [pc, #160]	@ (8016c70 <RegionAU915GetPhyParam+0x2ec>)
 8016bce:	681b      	ldr	r3, [r3, #0]
 8016bd0:	61bb      	str	r3, [r7, #24]
            break;
 8016bd2:	e045      	b.n	8016c60 <RegionAU915GetPhyParam+0x2dc>
        }
        case PHY_DEF_UPLINK_DWELL_TIME:
        {
            phyParam.Value = AU915_DEFAULT_UPLINK_DWELL_TIME;
 8016bd4:	2301      	movs	r3, #1
 8016bd6:	61bb      	str	r3, [r7, #24]
            break;
 8016bd8:	e042      	b.n	8016c60 <RegionAU915GetPhyParam+0x2dc>
        }
        case PHY_DEF_DOWNLINK_DWELL_TIME:
        {
            phyParam.Value = REGION_COMMON_DEFAULT_DOWNLINK_DWELL_TIME;
 8016bda:	2300      	movs	r3, #0
 8016bdc:	61bb      	str	r3, [r7, #24]
            break;
 8016bde:	e03f      	b.n	8016c60 <RegionAU915GetPhyParam+0x2dc>
        }
        case PHY_DEF_MAX_EIRP:
        {
            phyParam.fValue = AU915_DEFAULT_MAX_EIRP;
 8016be0:	4b2a      	ldr	r3, [pc, #168]	@ (8016c8c <RegionAU915GetPhyParam+0x308>)
 8016be2:	61bb      	str	r3, [r7, #24]
            break;
 8016be4:	e03c      	b.n	8016c60 <RegionAU915GetPhyParam+0x2dc>
        }
        case PHY_DEF_ANTENNA_GAIN:
        {
            phyParam.fValue = AU915_DEFAULT_ANTENNA_GAIN;
 8016be6:	4b2a      	ldr	r3, [pc, #168]	@ (8016c90 <RegionAU915GetPhyParam+0x30c>)
 8016be8:	61bb      	str	r3, [r7, #24]
            break;
 8016bea:	e039      	b.n	8016c60 <RegionAU915GetPhyParam+0x2dc>
        }
        case PHY_BEACON_CHANNEL_FREQ:
        {
            phyParam.Value = RegionBaseUSCalcDownlinkFrequency( getPhy->Channel,
 8016bec:	687b      	ldr	r3, [r7, #4]
 8016bee:	791b      	ldrb	r3, [r3, #4]
 8016bf0:	4a28      	ldr	r2, [pc, #160]	@ (8016c94 <RegionAU915GetPhyParam+0x310>)
 8016bf2:	4925      	ldr	r1, [pc, #148]	@ (8016c88 <RegionAU915GetPhyParam+0x304>)
 8016bf4:	4618      	mov	r0, r3
 8016bf6:	f001 f8ef 	bl	8017dd8 <RegionBaseUSCalcDownlinkFrequency>
 8016bfa:	4603      	mov	r3, r0
 8016bfc:	61bb      	str	r3, [r7, #24]
                                                                AU915_BEACON_CHANNEL_FREQ,
                                                                AU915_BEACON_CHANNEL_STEPWIDTH );
            break;
 8016bfe:	e02f      	b.n	8016c60 <RegionAU915GetPhyParam+0x2dc>
        }
        case PHY_BEACON_FORMAT:
        {
            phyParam.BeaconFormat.BeaconSize = AU915_BEACON_SIZE;
 8016c00:	2317      	movs	r3, #23
 8016c02:	763b      	strb	r3, [r7, #24]
            phyParam.BeaconFormat.Rfu1Size = AU915_RFU1_SIZE;
 8016c04:	2304      	movs	r3, #4
 8016c06:	767b      	strb	r3, [r7, #25]
            phyParam.BeaconFormat.Rfu2Size = AU915_RFU2_SIZE;
 8016c08:	2303      	movs	r3, #3
 8016c0a:	76bb      	strb	r3, [r7, #26]
            break;
 8016c0c:	e028      	b.n	8016c60 <RegionAU915GetPhyParam+0x2dc>
        }
        case PHY_BEACON_CHANNEL_DR:
        {
            phyParam.Value = AU915_BEACON_CHANNEL_DR;
 8016c0e:	2308      	movs	r3, #8
 8016c10:	61bb      	str	r3, [r7, #24]
            break;
 8016c12:	e025      	b.n	8016c60 <RegionAU915GetPhyParam+0x2dc>
        }
        case PHY_BEACON_NB_CHANNELS:
        {
            phyParam.Value = AU915_BEACON_NB_CHANNELS;
 8016c14:	2308      	movs	r3, #8
 8016c16:	61bb      	str	r3, [r7, #24]
            break;
 8016c18:	e022      	b.n	8016c60 <RegionAU915GetPhyParam+0x2dc>
        }
        case PHY_PING_SLOT_CHANNEL_FREQ:
        {
            phyParam.Value = RegionBaseUSCalcDownlinkFrequency( getPhy->Channel,
 8016c1a:	687b      	ldr	r3, [r7, #4]
 8016c1c:	791b      	ldrb	r3, [r3, #4]
 8016c1e:	4a1d      	ldr	r2, [pc, #116]	@ (8016c94 <RegionAU915GetPhyParam+0x310>)
 8016c20:	4919      	ldr	r1, [pc, #100]	@ (8016c88 <RegionAU915GetPhyParam+0x304>)
 8016c22:	4618      	mov	r0, r3
 8016c24:	f001 f8d8 	bl	8017dd8 <RegionBaseUSCalcDownlinkFrequency>
 8016c28:	4603      	mov	r3, r0
 8016c2a:	61bb      	str	r3, [r7, #24]
                                                                AU915_PING_SLOT_CHANNEL_FREQ,
                                                                AU915_BEACON_CHANNEL_STEPWIDTH );
            break;
 8016c2c:	e018      	b.n	8016c60 <RegionAU915GetPhyParam+0x2dc>
        }
        case PHY_PING_SLOT_CHANNEL_DR:
        {
            phyParam.Value = AU915_PING_SLOT_CHANNEL_DR;
 8016c2e:	2308      	movs	r3, #8
 8016c30:	61bb      	str	r3, [r7, #24]
            break;
 8016c32:	e015      	b.n	8016c60 <RegionAU915GetPhyParam+0x2dc>
        }
        case PHY_PING_SLOT_NB_CHANNELS:
        {
            phyParam.Value = AU915_BEACON_NB_CHANNELS;
 8016c34:	2308      	movs	r3, #8
 8016c36:	61bb      	str	r3, [r7, #24]
            break;
 8016c38:	e012      	b.n	8016c60 <RegionAU915GetPhyParam+0x2dc>
        }
        case PHY_SF_FROM_DR:
        {
            phyParam.Value = DataratesAU915[getPhy->Datarate];
 8016c3a:	687b      	ldr	r3, [r7, #4]
 8016c3c:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8016c40:	461a      	mov	r2, r3
 8016c42:	4b15      	ldr	r3, [pc, #84]	@ (8016c98 <RegionAU915GetPhyParam+0x314>)
 8016c44:	5c9b      	ldrb	r3, [r3, r2]
 8016c46:	61bb      	str	r3, [r7, #24]
            break;
 8016c48:	e00a      	b.n	8016c60 <RegionAU915GetPhyParam+0x2dc>
        }
        case PHY_BW_FROM_DR:
        {
            phyParam.Value = RegionCommonGetBandwidth( getPhy->Datarate, BandwidthsAU915 );
 8016c4a:	687b      	ldr	r3, [r7, #4]
 8016c4c:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8016c50:	4912      	ldr	r1, [pc, #72]	@ (8016c9c <RegionAU915GetPhyParam+0x318>)
 8016c52:	4618      	mov	r0, r3
 8016c54:	f001 ff28 	bl	8018aa8 <RegionCommonGetBandwidth>
 8016c58:	4603      	mov	r3, r0
 8016c5a:	61bb      	str	r3, [r7, #24]
            break;
 8016c5c:	e000      	b.n	8016c60 <RegionAU915GetPhyParam+0x2dc>
        }
        default:
        {
            break;
 8016c5e:	bf00      	nop
        }
    }

#endif /* REGION_AU915 */
    return phyParam;
 8016c60:	69bb      	ldr	r3, [r7, #24]
 8016c62:	61fb      	str	r3, [r7, #28]
 8016c64:	69fb      	ldr	r3, [r7, #28]
}
 8016c66:	4618      	mov	r0, r3
 8016c68:	3720      	adds	r7, #32
 8016c6a:	46bd      	mov	sp, r7
 8016c6c:	bd80      	pop	{r7, pc}
 8016c6e:	bf00      	nop
 8016c70:	20001f94 	.word	0x20001f94
 8016c74:	08023e00 	.word	0x08023e00
 8016c78:	08023e20 	.word	0x08023e20
 8016c7c:	08023e10 	.word	0x08023e10
 8016c80:	08023e30 	.word	0x08023e30
 8016c84:	fffffc18 	.word	0xfffffc18
 8016c88:	370870a0 	.word	0x370870a0
 8016c8c:	41f00000 	.word	0x41f00000
 8016c90:	4009999a 	.word	0x4009999a
 8016c94:	000927c0 	.word	0x000927c0
 8016c98:	08023d84 	.word	0x08023d84
 8016c9c:	08023d94 	.word	0x08023d94

08016ca0 <RegionAU915SetBandTxDone>:

void RegionAU915SetBandTxDone( SetBandTxDoneParams_t* txDone )
{
 8016ca0:	b590      	push	{r4, r7, lr}
 8016ca2:	b085      	sub	sp, #20
 8016ca4:	af02      	add	r7, sp, #8
 8016ca6:	6078      	str	r0, [r7, #4]
#if defined( REGION_AU915 )
#if (defined( REGION_VERSION ) && ( REGION_VERSION == 0x01010003 ))
    RegionCommonSetBandTxDone( &RegionNvmGroup1->Bands[RegionNvmGroup2->Channels[txDone->Channel].Band],
                               txDone->LastTxAirTime, txDone->Joined, txDone->ElapsedTimeSinceStartUp );
#elif (defined( REGION_VERSION ) && (( REGION_VERSION == 0x02010001 ) || ( REGION_VERSION == 0x02010003 )))
    RegionCommonSetBandTxDone( &RegionBands[RegionNvmGroup2->Channels[txDone->Channel].Band],
 8016ca8:	4b11      	ldr	r3, [pc, #68]	@ (8016cf0 <RegionAU915SetBandTxDone+0x50>)
 8016caa:	681a      	ldr	r2, [r3, #0]
 8016cac:	4b11      	ldr	r3, [pc, #68]	@ (8016cf4 <RegionAU915SetBandTxDone+0x54>)
 8016cae:	6819      	ldr	r1, [r3, #0]
 8016cb0:	687b      	ldr	r3, [r7, #4]
 8016cb2:	781b      	ldrb	r3, [r3, #0]
 8016cb4:	4618      	mov	r0, r3
 8016cb6:	4603      	mov	r3, r0
 8016cb8:	005b      	lsls	r3, r3, #1
 8016cba:	4403      	add	r3, r0
 8016cbc:	009b      	lsls	r3, r3, #2
 8016cbe:	440b      	add	r3, r1
 8016cc0:	3309      	adds	r3, #9
 8016cc2:	781b      	ldrb	r3, [r3, #0]
 8016cc4:	4619      	mov	r1, r3
 8016cc6:	460b      	mov	r3, r1
 8016cc8:	005b      	lsls	r3, r3, #1
 8016cca:	440b      	add	r3, r1
 8016ccc:	00db      	lsls	r3, r3, #3
 8016cce:	18d0      	adds	r0, r2, r3
 8016cd0:	687b      	ldr	r3, [r7, #4]
 8016cd2:	6899      	ldr	r1, [r3, #8]
 8016cd4:	687b      	ldr	r3, [r7, #4]
 8016cd6:	785c      	ldrb	r4, [r3, #1]
 8016cd8:	687b      	ldr	r3, [r7, #4]
 8016cda:	691a      	ldr	r2, [r3, #16]
 8016cdc:	9200      	str	r2, [sp, #0]
 8016cde:	68db      	ldr	r3, [r3, #12]
 8016ce0:	4622      	mov	r2, r4
 8016ce2:	f001 fa8b 	bl	80181fc <RegionCommonSetBandTxDone>
                               txDone->LastTxAirTime, txDone->Joined, txDone->ElapsedTimeSinceStartUp );
#endif /* REGION_VERSION */
#endif /* REGION_AU915 */
}
 8016ce6:	bf00      	nop
 8016ce8:	370c      	adds	r7, #12
 8016cea:	46bd      	mov	sp, r7
 8016cec:	bd90      	pop	{r4, r7, pc}
 8016cee:	bf00      	nop
 8016cf0:	20001f98 	.word	0x20001f98
 8016cf4:	20001f94 	.word	0x20001f94

08016cf8 <RegionAU915InitDefaults>:

void RegionAU915InitDefaults( InitDefaultsParams_t* params )
{
 8016cf8:	b580      	push	{r7, lr}
 8016cfa:	b08a      	sub	sp, #40	@ 0x28
 8016cfc:	af00      	add	r7, sp, #0
 8016cfe:	6078      	str	r0, [r7, #4]
#if defined( REGION_AU915 )
    Band_t bands[AU915_MAX_NB_BANDS] =
 8016d00:	2301      	movs	r3, #1
 8016d02:	81bb      	strh	r3, [r7, #12]
 8016d04:	2300      	movs	r3, #0
 8016d06:	73bb      	strb	r3, [r7, #14]
 8016d08:	2300      	movs	r3, #0
 8016d0a:	613b      	str	r3, [r7, #16]
 8016d0c:	2300      	movs	r3, #0
 8016d0e:	617b      	str	r3, [r7, #20]
 8016d10:	2300      	movs	r3, #0
 8016d12:	61bb      	str	r3, [r7, #24]
 8016d14:	2300      	movs	r3, #0
 8016d16:	61fb      	str	r3, [r7, #28]
 8016d18:	2300      	movs	r3, #0
 8016d1a:	f887 3020 	strb.w	r3, [r7, #32]
    {
        AU915_BAND0
    };

    switch( params->Type )
 8016d1e:	687b      	ldr	r3, [r7, #4]
 8016d20:	7b1b      	ldrb	r3, [r3, #12]
 8016d22:	2b00      	cmp	r3, #0
 8016d24:	d007      	beq.n	8016d36 <RegionAU915InitDefaults+0x3e>
 8016d26:	2b00      	cmp	r3, #0
 8016d28:	f2c0 8104 	blt.w	8016f34 <RegionAU915InitDefaults+0x23c>
 8016d2c:	3b01      	subs	r3, #1
 8016d2e:	2b01      	cmp	r3, #1
 8016d30:	f200 8100 	bhi.w	8016f34 <RegionAU915InitDefaults+0x23c>
 8016d34:	e0ce      	b.n	8016ed4 <RegionAU915InitDefaults+0x1dc>
    {
        case INIT_TYPE_DEFAULTS:
        {
            if( ( params->NvmGroup1 == NULL ) || ( params->NvmGroup2 == NULL ) )
 8016d36:	687b      	ldr	r3, [r7, #4]
 8016d38:	681b      	ldr	r3, [r3, #0]
 8016d3a:	2b00      	cmp	r3, #0
 8016d3c:	f000 80fc 	beq.w	8016f38 <RegionAU915InitDefaults+0x240>
 8016d40:	687b      	ldr	r3, [r7, #4]
 8016d42:	685b      	ldr	r3, [r3, #4]
 8016d44:	2b00      	cmp	r3, #0
 8016d46:	f000 80f7 	beq.w	8016f38 <RegionAU915InitDefaults+0x240>
            {
                return;
            }

            RegionNvmGroup1 = (RegionNvmDataGroup1_t*) params->NvmGroup1;
 8016d4a:	687b      	ldr	r3, [r7, #4]
 8016d4c:	681b      	ldr	r3, [r3, #0]
 8016d4e:	4a7c      	ldr	r2, [pc, #496]	@ (8016f40 <RegionAU915InitDefaults+0x248>)
 8016d50:	6013      	str	r3, [r2, #0]
            RegionNvmGroup2 = (RegionNvmDataGroup2_t*) params->NvmGroup2;
 8016d52:	687b      	ldr	r3, [r7, #4]
 8016d54:	685b      	ldr	r3, [r3, #4]
 8016d56:	4a7b      	ldr	r2, [pc, #492]	@ (8016f44 <RegionAU915InitDefaults+0x24c>)
 8016d58:	6013      	str	r3, [r2, #0]
#if (defined( REGION_VERSION ) && (( REGION_VERSION == 0x02010001 ) || ( REGION_VERSION == 0x02010003 )))
            RegionBands = (Band_t*) params->Bands;
 8016d5a:	687b      	ldr	r3, [r7, #4]
 8016d5c:	689b      	ldr	r3, [r3, #8]
 8016d5e:	4a7a      	ldr	r2, [pc, #488]	@ (8016f48 <RegionAU915InitDefaults+0x250>)
 8016d60:	6013      	str	r3, [r2, #0]
#endif /* REGION_VERSION */

            // Initialize 8 bit channel groups index
            RegionNvmGroup1->JoinChannelGroupsCurrentIndex = 0;
 8016d62:	4b77      	ldr	r3, [pc, #476]	@ (8016f40 <RegionAU915InitDefaults+0x248>)
 8016d64:	681b      	ldr	r3, [r3, #0]
 8016d66:	2200      	movs	r2, #0
 8016d68:	731a      	strb	r2, [r3, #12]

            // Initialize the join trials counter
            RegionNvmGroup1->JoinTrialsCounter = 0;
 8016d6a:	4b75      	ldr	r3, [pc, #468]	@ (8016f40 <RegionAU915InitDefaults+0x248>)
 8016d6c:	681b      	ldr	r3, [r3, #0]
 8016d6e:	2200      	movs	r2, #0
 8016d70:	735a      	strb	r2, [r3, #13]

            // Default bands
#if (defined( REGION_VERSION ) && ( REGION_VERSION == 0x01010003 ))
            memcpy1( ( uint8_t* )RegionNvmGroup1->Bands, ( uint8_t* )bands, sizeof( Band_t ) * AU915_MAX_NB_BANDS );
#elif (defined( REGION_VERSION ) && (( REGION_VERSION == 0x02010001 ) || ( REGION_VERSION == 0x02010003 )))
            memcpy1( ( uint8_t* )RegionBands, ( uint8_t* )bands, sizeof( Band_t ) * AU915_MAX_NB_BANDS );
 8016d72:	4b75      	ldr	r3, [pc, #468]	@ (8016f48 <RegionAU915InitDefaults+0x250>)
 8016d74:	681b      	ldr	r3, [r3, #0]
 8016d76:	f107 010c 	add.w	r1, r7, #12
 8016d7a:	2218      	movs	r2, #24
 8016d7c:	4618      	mov	r0, r3
 8016d7e:	f004 fadc 	bl	801b33a <memcpy1>
#endif /* REGION_VERSION */

            // Channels
            for( uint8_t i = 0; i < AU915_MAX_NB_CHANNELS - 8; i++ )
 8016d82:	2300      	movs	r3, #0
 8016d84:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8016d88:	e02e      	b.n	8016de8 <RegionAU915InitDefaults+0xf0>
            {
                // 125 kHz channels
                RegionNvmGroup2->Channels[i].Frequency = 915200000 + i * 200000;
 8016d8a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8016d8e:	4a6f      	ldr	r2, [pc, #444]	@ (8016f4c <RegionAU915InitDefaults+0x254>)
 8016d90:	fb03 f202 	mul.w	r2, r3, r2
 8016d94:	4b6e      	ldr	r3, [pc, #440]	@ (8016f50 <RegionAU915InitDefaults+0x258>)
 8016d96:	4413      	add	r3, r2
 8016d98:	4a6a      	ldr	r2, [pc, #424]	@ (8016f44 <RegionAU915InitDefaults+0x24c>)
 8016d9a:	6811      	ldr	r1, [r2, #0]
 8016d9c:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 8016da0:	4618      	mov	r0, r3
 8016da2:	4613      	mov	r3, r2
 8016da4:	005b      	lsls	r3, r3, #1
 8016da6:	4413      	add	r3, r2
 8016da8:	009b      	lsls	r3, r3, #2
 8016daa:	440b      	add	r3, r1
 8016dac:	6018      	str	r0, [r3, #0]
                RegionNvmGroup2->Channels[i].DrRange.Value = ( DR_5 << 4 ) | DR_0;
 8016dae:	4b65      	ldr	r3, [pc, #404]	@ (8016f44 <RegionAU915InitDefaults+0x24c>)
 8016db0:	6819      	ldr	r1, [r3, #0]
 8016db2:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 8016db6:	4613      	mov	r3, r2
 8016db8:	005b      	lsls	r3, r3, #1
 8016dba:	4413      	add	r3, r2
 8016dbc:	009b      	lsls	r3, r3, #2
 8016dbe:	440b      	add	r3, r1
 8016dc0:	3308      	adds	r3, #8
 8016dc2:	2250      	movs	r2, #80	@ 0x50
 8016dc4:	701a      	strb	r2, [r3, #0]
                RegionNvmGroup2->Channels[i].Band = 0;
 8016dc6:	4b5f      	ldr	r3, [pc, #380]	@ (8016f44 <RegionAU915InitDefaults+0x24c>)
 8016dc8:	6819      	ldr	r1, [r3, #0]
 8016dca:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 8016dce:	4613      	mov	r3, r2
 8016dd0:	005b      	lsls	r3, r3, #1
 8016dd2:	4413      	add	r3, r2
 8016dd4:	009b      	lsls	r3, r3, #2
 8016dd6:	440b      	add	r3, r1
 8016dd8:	3309      	adds	r3, #9
 8016dda:	2200      	movs	r2, #0
 8016ddc:	701a      	strb	r2, [r3, #0]
            for( uint8_t i = 0; i < AU915_MAX_NB_CHANNELS - 8; i++ )
 8016dde:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8016de2:	3301      	adds	r3, #1
 8016de4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8016de8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8016dec:	2b3f      	cmp	r3, #63	@ 0x3f
 8016dee:	d9cc      	bls.n	8016d8a <RegionAU915InitDefaults+0x92>
            }
            for( uint8_t i = AU915_MAX_NB_CHANNELS - 8; i < AU915_MAX_NB_CHANNELS; i++ )
 8016df0:	2340      	movs	r3, #64	@ 0x40
 8016df2:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8016df6:	e02f      	b.n	8016e58 <RegionAU915InitDefaults+0x160>
            {
                // 500 kHz channels
                RegionNvmGroup2->Channels[i].Frequency = 915900000 + ( i - ( AU915_MAX_NB_CHANNELS - 8 ) ) * 1600000;
 8016df8:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8016dfc:	3b40      	subs	r3, #64	@ 0x40
 8016dfe:	4a55      	ldr	r2, [pc, #340]	@ (8016f54 <RegionAU915InitDefaults+0x25c>)
 8016e00:	fb03 f202 	mul.w	r2, r3, r2
 8016e04:	4b54      	ldr	r3, [pc, #336]	@ (8016f58 <RegionAU915InitDefaults+0x260>)
 8016e06:	4413      	add	r3, r2
 8016e08:	4a4e      	ldr	r2, [pc, #312]	@ (8016f44 <RegionAU915InitDefaults+0x24c>)
 8016e0a:	6811      	ldr	r1, [r2, #0]
 8016e0c:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8016e10:	4618      	mov	r0, r3
 8016e12:	4613      	mov	r3, r2
 8016e14:	005b      	lsls	r3, r3, #1
 8016e16:	4413      	add	r3, r2
 8016e18:	009b      	lsls	r3, r3, #2
 8016e1a:	440b      	add	r3, r1
 8016e1c:	6018      	str	r0, [r3, #0]
                RegionNvmGroup2->Channels[i].DrRange.Value = ( DR_6 << 4 ) | DR_6;
 8016e1e:	4b49      	ldr	r3, [pc, #292]	@ (8016f44 <RegionAU915InitDefaults+0x24c>)
 8016e20:	6819      	ldr	r1, [r3, #0]
 8016e22:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8016e26:	4613      	mov	r3, r2
 8016e28:	005b      	lsls	r3, r3, #1
 8016e2a:	4413      	add	r3, r2
 8016e2c:	009b      	lsls	r3, r3, #2
 8016e2e:	440b      	add	r3, r1
 8016e30:	3308      	adds	r3, #8
 8016e32:	2266      	movs	r2, #102	@ 0x66
 8016e34:	701a      	strb	r2, [r3, #0]
                RegionNvmGroup2->Channels[i].Band = 0;
 8016e36:	4b43      	ldr	r3, [pc, #268]	@ (8016f44 <RegionAU915InitDefaults+0x24c>)
 8016e38:	6819      	ldr	r1, [r3, #0]
 8016e3a:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8016e3e:	4613      	mov	r3, r2
 8016e40:	005b      	lsls	r3, r3, #1
 8016e42:	4413      	add	r3, r2
 8016e44:	009b      	lsls	r3, r3, #2
 8016e46:	440b      	add	r3, r1
 8016e48:	3309      	adds	r3, #9
 8016e4a:	2200      	movs	r2, #0
 8016e4c:	701a      	strb	r2, [r3, #0]
            for( uint8_t i = AU915_MAX_NB_CHANNELS - 8; i < AU915_MAX_NB_CHANNELS; i++ )
 8016e4e:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8016e52:	3301      	adds	r3, #1
 8016e54:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8016e58:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8016e5c:	2b47      	cmp	r3, #71	@ 0x47
 8016e5e:	d9cb      	bls.n	8016df8 <RegionAU915InitDefaults+0x100>
            RegionNvmGroup2->ChannelsDefaultMask[2] = HYBRID_DEFAULT_MASK2;
            RegionNvmGroup2->ChannelsDefaultMask[3] = HYBRID_DEFAULT_MASK3;
            RegionNvmGroup2->ChannelsDefaultMask[4] = HYBRID_DEFAULT_MASK4;
            RegionNvmGroup2->ChannelsDefaultMask[5] = 0x0000;
#else
            RegionNvmGroup2->ChannelsDefaultMask[0] = 0xFFFF;
 8016e60:	4b38      	ldr	r3, [pc, #224]	@ (8016f44 <RegionAU915InitDefaults+0x24c>)
 8016e62:	681b      	ldr	r3, [r3, #0]
 8016e64:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8016e68:	f8a3 236c 	strh.w	r2, [r3, #876]	@ 0x36c
            RegionNvmGroup2->ChannelsDefaultMask[1] = 0xFFFF;
 8016e6c:	4b35      	ldr	r3, [pc, #212]	@ (8016f44 <RegionAU915InitDefaults+0x24c>)
 8016e6e:	681b      	ldr	r3, [r3, #0]
 8016e70:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8016e74:	f8a3 236e 	strh.w	r2, [r3, #878]	@ 0x36e
            RegionNvmGroup2->ChannelsDefaultMask[2] = 0xFFFF;
 8016e78:	4b32      	ldr	r3, [pc, #200]	@ (8016f44 <RegionAU915InitDefaults+0x24c>)
 8016e7a:	681b      	ldr	r3, [r3, #0]
 8016e7c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8016e80:	f8a3 2370 	strh.w	r2, [r3, #880]	@ 0x370
            RegionNvmGroup2->ChannelsDefaultMask[3] = 0xFFFF;
 8016e84:	4b2f      	ldr	r3, [pc, #188]	@ (8016f44 <RegionAU915InitDefaults+0x24c>)
 8016e86:	681b      	ldr	r3, [r3, #0]
 8016e88:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8016e8c:	f8a3 2372 	strh.w	r2, [r3, #882]	@ 0x372
            RegionNvmGroup2->ChannelsDefaultMask[4] = 0x00FF;
 8016e90:	4b2c      	ldr	r3, [pc, #176]	@ (8016f44 <RegionAU915InitDefaults+0x24c>)
 8016e92:	681b      	ldr	r3, [r3, #0]
 8016e94:	22ff      	movs	r2, #255	@ 0xff
 8016e96:	f8a3 2374 	strh.w	r2, [r3, #884]	@ 0x374
            RegionNvmGroup2->ChannelsDefaultMask[5] = 0x0000;
 8016e9a:	4b2a      	ldr	r3, [pc, #168]	@ (8016f44 <RegionAU915InitDefaults+0x24c>)
 8016e9c:	681b      	ldr	r3, [r3, #0]
 8016e9e:	2200      	movs	r2, #0
 8016ea0:	f8a3 2376 	strh.w	r2, [r3, #886]	@ 0x376
#endif /* HYBRID_ENABLED == 1 */

            // Copy channels default mask
            RegionCommonChanMaskCopy( RegionNvmGroup2->ChannelsMask, RegionNvmGroup2->ChannelsDefaultMask, CHANNELS_MASK_SIZE );
 8016ea4:	4b27      	ldr	r3, [pc, #156]	@ (8016f44 <RegionAU915InitDefaults+0x24c>)
 8016ea6:	681b      	ldr	r3, [r3, #0]
 8016ea8:	f503 7058 	add.w	r0, r3, #864	@ 0x360
 8016eac:	4b25      	ldr	r3, [pc, #148]	@ (8016f44 <RegionAU915InitDefaults+0x24c>)
 8016eae:	681b      	ldr	r3, [r3, #0]
 8016eb0:	f503 735b 	add.w	r3, r3, #876	@ 0x36c
 8016eb4:	2206      	movs	r2, #6
 8016eb6:	4619      	mov	r1, r3
 8016eb8:	f001 f97a 	bl	80181b0 <RegionCommonChanMaskCopy>

            // Copy into channels mask remaining
            RegionCommonChanMaskCopy( RegionNvmGroup1->ChannelsMaskRemaining, RegionNvmGroup2->ChannelsMask, CHANNELS_MASK_SIZE );
 8016ebc:	4b20      	ldr	r3, [pc, #128]	@ (8016f40 <RegionAU915InitDefaults+0x248>)
 8016ebe:	681b      	ldr	r3, [r3, #0]
 8016ec0:	4618      	mov	r0, r3
 8016ec2:	4b20      	ldr	r3, [pc, #128]	@ (8016f44 <RegionAU915InitDefaults+0x24c>)
 8016ec4:	681b      	ldr	r3, [r3, #0]
 8016ec6:	f503 7358 	add.w	r3, r3, #864	@ 0x360
 8016eca:	2206      	movs	r2, #6
 8016ecc:	4619      	mov	r1, r3
 8016ece:	f001 f96f 	bl	80181b0 <RegionCommonChanMaskCopy>
            break;
 8016ed2:	e032      	b.n	8016f3a <RegionAU915InitDefaults+0x242>
            // Intentional fallthrough
        }
        case INIT_TYPE_ACTIVATE_DEFAULT_CHANNELS:
        {
            // Copy channels default mask
            RegionCommonChanMaskCopy( RegionNvmGroup2->ChannelsMask, RegionNvmGroup2->ChannelsDefaultMask, CHANNELS_MASK_SIZE );
 8016ed4:	4b1b      	ldr	r3, [pc, #108]	@ (8016f44 <RegionAU915InitDefaults+0x24c>)
 8016ed6:	681b      	ldr	r3, [r3, #0]
 8016ed8:	f503 7058 	add.w	r0, r3, #864	@ 0x360
 8016edc:	4b19      	ldr	r3, [pc, #100]	@ (8016f44 <RegionAU915InitDefaults+0x24c>)
 8016ede:	681b      	ldr	r3, [r3, #0]
 8016ee0:	f503 735b 	add.w	r3, r3, #876	@ 0x36c
 8016ee4:	2206      	movs	r2, #6
 8016ee6:	4619      	mov	r1, r3
 8016ee8:	f001 f962 	bl	80181b0 <RegionCommonChanMaskCopy>

            for( uint8_t i = 0; i < CHANNELS_MASK_SIZE; i++ )
 8016eec:	2300      	movs	r3, #0
 8016eee:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
 8016ef2:	e01a      	b.n	8016f2a <RegionAU915InitDefaults+0x232>
            { // Copy-And the channels mask
                RegionNvmGroup1->ChannelsMaskRemaining[i] &= RegionNvmGroup2->ChannelsMask[i];
 8016ef4:	4b12      	ldr	r3, [pc, #72]	@ (8016f40 <RegionAU915InitDefaults+0x248>)
 8016ef6:	681b      	ldr	r3, [r3, #0]
 8016ef8:	f897 2025 	ldrb.w	r2, [r7, #37]	@ 0x25
 8016efc:	f833 0012 	ldrh.w	r0, [r3, r2, lsl #1]
 8016f00:	4b10      	ldr	r3, [pc, #64]	@ (8016f44 <RegionAU915InitDefaults+0x24c>)
 8016f02:	681b      	ldr	r3, [r3, #0]
 8016f04:	f897 2025 	ldrb.w	r2, [r7, #37]	@ 0x25
 8016f08:	f502 72d8 	add.w	r2, r2, #432	@ 0x1b0
 8016f0c:	f833 1012 	ldrh.w	r1, [r3, r2, lsl #1]
 8016f10:	4b0b      	ldr	r3, [pc, #44]	@ (8016f40 <RegionAU915InitDefaults+0x248>)
 8016f12:	681b      	ldr	r3, [r3, #0]
 8016f14:	f897 2025 	ldrb.w	r2, [r7, #37]	@ 0x25
 8016f18:	4001      	ands	r1, r0
 8016f1a:	b289      	uxth	r1, r1
 8016f1c:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
            for( uint8_t i = 0; i < CHANNELS_MASK_SIZE; i++ )
 8016f20:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8016f24:	3301      	adds	r3, #1
 8016f26:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
 8016f2a:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8016f2e:	2b05      	cmp	r3, #5
 8016f30:	d9e0      	bls.n	8016ef4 <RegionAU915InitDefaults+0x1fc>
            }
            break;
 8016f32:	e002      	b.n	8016f3a <RegionAU915InitDefaults+0x242>
        }
        default:
        {
            break;
 8016f34:	bf00      	nop
 8016f36:	e000      	b.n	8016f3a <RegionAU915InitDefaults+0x242>
                return;
 8016f38:	bf00      	nop
        }
    }
#endif /* REGION_AU915 */
}
 8016f3a:	3728      	adds	r7, #40	@ 0x28
 8016f3c:	46bd      	mov	sp, r7
 8016f3e:	bd80      	pop	{r7, pc}
 8016f40:	20001f90 	.word	0x20001f90
 8016f44:	20001f94 	.word	0x20001f94
 8016f48:	20001f98 	.word	0x20001f98
 8016f4c:	00030d40 	.word	0x00030d40
 8016f50:	368cd800 	.word	0x368cd800
 8016f54:	00186a00 	.word	0x00186a00
 8016f58:	36978660 	.word	0x36978660

08016f5c <RegionAU915Verify>:

bool RegionAU915Verify( VerifyParams_t* verify, PhyAttribute_t phyAttribute )
{
 8016f5c:	b580      	push	{r7, lr}
 8016f5e:	b082      	sub	sp, #8
 8016f60:	af00      	add	r7, sp, #0
 8016f62:	6078      	str	r0, [r7, #4]
 8016f64:	460b      	mov	r3, r1
 8016f66:	70fb      	strb	r3, [r7, #3]
#if defined( REGION_AU915 )
    switch( phyAttribute )
 8016f68:	78fb      	ldrb	r3, [r7, #3]
 8016f6a:	2b0f      	cmp	r3, #15
 8016f6c:	d87e      	bhi.n	801706c <RegionAU915Verify+0x110>
 8016f6e:	a201      	add	r2, pc, #4	@ (adr r2, 8016f74 <RegionAU915Verify+0x18>)
 8016f70:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8016f74:	08016fb5 	.word	0x08016fb5
 8016f78:	0801706d 	.word	0x0801706d
 8016f7c:	0801706d 	.word	0x0801706d
 8016f80:	0801706d 	.word	0x0801706d
 8016f84:	0801706d 	.word	0x0801706d
 8016f88:	08016fc3 	.word	0x08016fc3
 8016f8c:	08016fc3 	.word	0x08016fc3
 8016f90:	08017007 	.word	0x08017007
 8016f94:	0801706d 	.word	0x0801706d
 8016f98:	0801704b 	.word	0x0801704b
 8016f9c:	0801704b 	.word	0x0801704b
 8016fa0:	0801706d 	.word	0x0801706d
 8016fa4:	0801706d 	.word	0x0801706d
 8016fa8:	0801706d 	.word	0x0801706d
 8016fac:	0801706d 	.word	0x0801706d
 8016fb0:	08017069 	.word	0x08017069
    {
        case PHY_FREQUENCY:
        {
            return VerifyRfFreq( verify->Frequency );
 8016fb4:	687b      	ldr	r3, [r7, #4]
 8016fb6:	681b      	ldr	r3, [r3, #0]
 8016fb8:	4618      	mov	r0, r3
 8016fba:	f7ff fc6d 	bl	8016898 <VerifyRfFreq>
 8016fbe:	4603      	mov	r3, r0
 8016fc0:	e055      	b.n	801706e <RegionAU915Verify+0x112>
        }
        case PHY_TX_DR:
        case PHY_DEF_TX_DR:
        {
            if( verify->DatarateParams.UplinkDwellTime == 0 )
 8016fc2:	687b      	ldr	r3, [r7, #4]
 8016fc4:	789b      	ldrb	r3, [r3, #2]
 8016fc6:	2b00      	cmp	r3, #0
 8016fc8:	d10e      	bne.n	8016fe8 <RegionAU915Verify+0x8c>
            {
                return RegionCommonValueInRange( verify->DatarateParams.Datarate, AU915_TX_MIN_DATARATE, AU915_TX_MAX_DATARATE );
 8016fca:	687b      	ldr	r3, [r7, #4]
 8016fcc:	f993 3000 	ldrsb.w	r3, [r3]
 8016fd0:	220d      	movs	r2, #13
 8016fd2:	2100      	movs	r1, #0
 8016fd4:	4618      	mov	r0, r3
 8016fd6:	f001 f86e 	bl	80180b6 <RegionCommonValueInRange>
 8016fda:	4603      	mov	r3, r0
 8016fdc:	2b00      	cmp	r3, #0
 8016fde:	bf14      	ite	ne
 8016fe0:	2301      	movne	r3, #1
 8016fe2:	2300      	moveq	r3, #0
 8016fe4:	b2db      	uxtb	r3, r3
 8016fe6:	e042      	b.n	801706e <RegionAU915Verify+0x112>
            }
            else
            {
                return RegionCommonValueInRange( verify->DatarateParams.Datarate, AU915_DWELL_LIMIT_DATARATE, AU915_TX_MAX_DATARATE );
 8016fe8:	687b      	ldr	r3, [r7, #4]
 8016fea:	f993 3000 	ldrsb.w	r3, [r3]
 8016fee:	220d      	movs	r2, #13
 8016ff0:	2102      	movs	r1, #2
 8016ff2:	4618      	mov	r0, r3
 8016ff4:	f001 f85f 	bl	80180b6 <RegionCommonValueInRange>
 8016ff8:	4603      	mov	r3, r0
 8016ffa:	2b00      	cmp	r3, #0
 8016ffc:	bf14      	ite	ne
 8016ffe:	2301      	movne	r3, #1
 8017000:	2300      	moveq	r3, #0
 8017002:	b2db      	uxtb	r3, r3
 8017004:	e033      	b.n	801706e <RegionAU915Verify+0x112>
            }
        }
        case PHY_RX_DR:
        {
            if( verify->DatarateParams.UplinkDwellTime == 0 )
 8017006:	687b      	ldr	r3, [r7, #4]
 8017008:	789b      	ldrb	r3, [r3, #2]
 801700a:	2b00      	cmp	r3, #0
 801700c:	d10e      	bne.n	801702c <RegionAU915Verify+0xd0>
            {
                return RegionCommonValueInRange( verify->DatarateParams.Datarate, AU915_RX_MIN_DATARATE, AU915_RX_MAX_DATARATE );
 801700e:	687b      	ldr	r3, [r7, #4]
 8017010:	f993 3000 	ldrsb.w	r3, [r3]
 8017014:	220d      	movs	r2, #13
 8017016:	2108      	movs	r1, #8
 8017018:	4618      	mov	r0, r3
 801701a:	f001 f84c 	bl	80180b6 <RegionCommonValueInRange>
 801701e:	4603      	mov	r3, r0
 8017020:	2b00      	cmp	r3, #0
 8017022:	bf14      	ite	ne
 8017024:	2301      	movne	r3, #1
 8017026:	2300      	moveq	r3, #0
 8017028:	b2db      	uxtb	r3, r3
 801702a:	e020      	b.n	801706e <RegionAU915Verify+0x112>
            }
            else
            {
                return RegionCommonValueInRange( verify->DatarateParams.Datarate, AU915_DWELL_LIMIT_DATARATE, AU915_RX_MAX_DATARATE );
 801702c:	687b      	ldr	r3, [r7, #4]
 801702e:	f993 3000 	ldrsb.w	r3, [r3]
 8017032:	220d      	movs	r2, #13
 8017034:	2102      	movs	r1, #2
 8017036:	4618      	mov	r0, r3
 8017038:	f001 f83d 	bl	80180b6 <RegionCommonValueInRange>
 801703c:	4603      	mov	r3, r0
 801703e:	2b00      	cmp	r3, #0
 8017040:	bf14      	ite	ne
 8017042:	2301      	movne	r3, #1
 8017044:	2300      	moveq	r3, #0
 8017046:	b2db      	uxtb	r3, r3
 8017048:	e011      	b.n	801706e <RegionAU915Verify+0x112>
        }
        case PHY_DEF_TX_POWER:
        case PHY_TX_POWER:
        {
            // Remark: switched min and max!
            return RegionCommonValueInRange( verify->TxPower, AU915_MAX_TX_POWER, AU915_MIN_TX_POWER );
 801704a:	687b      	ldr	r3, [r7, #4]
 801704c:	f993 3000 	ldrsb.w	r3, [r3]
 8017050:	220e      	movs	r2, #14
 8017052:	2100      	movs	r1, #0
 8017054:	4618      	mov	r0, r3
 8017056:	f001 f82e 	bl	80180b6 <RegionCommonValueInRange>
 801705a:	4603      	mov	r3, r0
 801705c:	2b00      	cmp	r3, #0
 801705e:	bf14      	ite	ne
 8017060:	2301      	movne	r3, #1
 8017062:	2300      	moveq	r3, #0
 8017064:	b2db      	uxtb	r3, r3
 8017066:	e002      	b.n	801706e <RegionAU915Verify+0x112>
        }
        case PHY_DUTY_CYCLE:
        {
            return AU915_DUTY_CYCLE_ENABLED;
 8017068:	2300      	movs	r3, #0
 801706a:	e000      	b.n	801706e <RegionAU915Verify+0x112>
        }
        default:
            return false;
 801706c:	2300      	movs	r3, #0
    }
#else
    return false;
#endif /* REGION_AU915 */
}
 801706e:	4618      	mov	r0, r3
 8017070:	3708      	adds	r7, #8
 8017072:	46bd      	mov	sp, r7
 8017074:	bd80      	pop	{r7, pc}
 8017076:	bf00      	nop

08017078 <RegionAU915ApplyCFList>:

void RegionAU915ApplyCFList( ApplyCFListParams_t* applyCFList )
{
 8017078:	b480      	push	{r7}
 801707a:	b085      	sub	sp, #20
 801707c:	af00      	add	r7, sp, #0
 801707e:	6078      	str	r0, [r7, #4]
#if defined( REGION_AU915 )
    // Size of the optional CF list must be 16 byte
    if( applyCFList->Size != 16 )
 8017080:	687b      	ldr	r3, [r7, #4]
 8017082:	7a1b      	ldrb	r3, [r3, #8]
 8017084:	2b10      	cmp	r3, #16
 8017086:	d15e      	bne.n	8017146 <RegionAU915ApplyCFList+0xce>
    {
        return;
    }

    // Last byte CFListType must be 0x01 to indicate the CFList contains a series of ChMask fields
    if( applyCFList->Payload[15] != 0x01 )
 8017088:	687b      	ldr	r3, [r7, #4]
 801708a:	685b      	ldr	r3, [r3, #4]
 801708c:	330f      	adds	r3, #15
 801708e:	781b      	ldrb	r3, [r3, #0]
 8017090:	2b01      	cmp	r3, #1
 8017092:	d15a      	bne.n	801714a <RegionAU915ApplyCFList+0xd2>
    {
        return;
    }

    // ChMask0 - ChMask4 must be set (every ChMask has 16 bit)
    for( uint8_t chMaskItr = 0, cntPayload = 0; chMaskItr <= 4; chMaskItr++, cntPayload+=2 )
 8017094:	2300      	movs	r3, #0
 8017096:	73fb      	strb	r3, [r7, #15]
 8017098:	2300      	movs	r3, #0
 801709a:	73bb      	strb	r3, [r7, #14]
 801709c:	e04f      	b.n	801713e <RegionAU915ApplyCFList+0xc6>
    {
        RegionNvmGroup2->ChannelsMask[chMaskItr] = (uint16_t) (0x00FF & applyCFList->Payload[cntPayload]);
 801709e:	687b      	ldr	r3, [r7, #4]
 80170a0:	685a      	ldr	r2, [r3, #4]
 80170a2:	7bbb      	ldrb	r3, [r7, #14]
 80170a4:	4413      	add	r3, r2
 80170a6:	7819      	ldrb	r1, [r3, #0]
 80170a8:	4b2a      	ldr	r3, [pc, #168]	@ (8017154 <RegionAU915ApplyCFList+0xdc>)
 80170aa:	681b      	ldr	r3, [r3, #0]
 80170ac:	7bfa      	ldrb	r2, [r7, #15]
 80170ae:	f502 72d8 	add.w	r2, r2, #432	@ 0x1b0
 80170b2:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
        RegionNvmGroup2->ChannelsMask[chMaskItr] |= (uint16_t) (applyCFList->Payload[cntPayload+1] << 8);
 80170b6:	4b27      	ldr	r3, [pc, #156]	@ (8017154 <RegionAU915ApplyCFList+0xdc>)
 80170b8:	681b      	ldr	r3, [r3, #0]
 80170ba:	7bfa      	ldrb	r2, [r7, #15]
 80170bc:	f502 72d8 	add.w	r2, r2, #432	@ 0x1b0
 80170c0:	f833 0012 	ldrh.w	r0, [r3, r2, lsl #1]
 80170c4:	687b      	ldr	r3, [r7, #4]
 80170c6:	685a      	ldr	r2, [r3, #4]
 80170c8:	7bbb      	ldrb	r3, [r7, #14]
 80170ca:	3301      	adds	r3, #1
 80170cc:	4413      	add	r3, r2
 80170ce:	781b      	ldrb	r3, [r3, #0]
 80170d0:	021b      	lsls	r3, r3, #8
 80170d2:	b299      	uxth	r1, r3
 80170d4:	4b1f      	ldr	r3, [pc, #124]	@ (8017154 <RegionAU915ApplyCFList+0xdc>)
 80170d6:	681b      	ldr	r3, [r3, #0]
 80170d8:	7bfa      	ldrb	r2, [r7, #15]
 80170da:	4301      	orrs	r1, r0
 80170dc:	b289      	uxth	r1, r1
 80170de:	f502 72d8 	add.w	r2, r2, #432	@ 0x1b0
 80170e2:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
        if( chMaskItr == 4 )
 80170e6:	7bfb      	ldrb	r3, [r7, #15]
 80170e8:	2b04      	cmp	r3, #4
 80170ea:	d10f      	bne.n	801710c <RegionAU915ApplyCFList+0x94>
        {
            RegionNvmGroup2->ChannelsMask[chMaskItr] = RegionNvmGroup2->ChannelsMask[chMaskItr] & CHANNELS_MASK_500KHZ_MASK;
 80170ec:	4b19      	ldr	r3, [pc, #100]	@ (8017154 <RegionAU915ApplyCFList+0xdc>)
 80170ee:	681b      	ldr	r3, [r3, #0]
 80170f0:	7bfa      	ldrb	r2, [r7, #15]
 80170f2:	f502 72d8 	add.w	r2, r2, #432	@ 0x1b0
 80170f6:	f833 1012 	ldrh.w	r1, [r3, r2, lsl #1]
 80170fa:	4b16      	ldr	r3, [pc, #88]	@ (8017154 <RegionAU915ApplyCFList+0xdc>)
 80170fc:	681b      	ldr	r3, [r3, #0]
 80170fe:	7bfa      	ldrb	r2, [r7, #15]
 8017100:	b2c9      	uxtb	r1, r1
 8017102:	b289      	uxth	r1, r1
 8017104:	f502 72d8 	add.w	r2, r2, #432	@ 0x1b0
 8017108:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
        }
        // Set the channel mask to the remaining
        RegionNvmGroup1->ChannelsMaskRemaining[chMaskItr] &= RegionNvmGroup2->ChannelsMask[chMaskItr];
 801710c:	4b12      	ldr	r3, [pc, #72]	@ (8017158 <RegionAU915ApplyCFList+0xe0>)
 801710e:	681b      	ldr	r3, [r3, #0]
 8017110:	7bfa      	ldrb	r2, [r7, #15]
 8017112:	f833 0012 	ldrh.w	r0, [r3, r2, lsl #1]
 8017116:	4b0f      	ldr	r3, [pc, #60]	@ (8017154 <RegionAU915ApplyCFList+0xdc>)
 8017118:	681b      	ldr	r3, [r3, #0]
 801711a:	7bfa      	ldrb	r2, [r7, #15]
 801711c:	f502 72d8 	add.w	r2, r2, #432	@ 0x1b0
 8017120:	f833 1012 	ldrh.w	r1, [r3, r2, lsl #1]
 8017124:	4b0c      	ldr	r3, [pc, #48]	@ (8017158 <RegionAU915ApplyCFList+0xe0>)
 8017126:	681b      	ldr	r3, [r3, #0]
 8017128:	7bfa      	ldrb	r2, [r7, #15]
 801712a:	4001      	ands	r1, r0
 801712c:	b289      	uxth	r1, r1
 801712e:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
    for( uint8_t chMaskItr = 0, cntPayload = 0; chMaskItr <= 4; chMaskItr++, cntPayload+=2 )
 8017132:	7bfb      	ldrb	r3, [r7, #15]
 8017134:	3301      	adds	r3, #1
 8017136:	73fb      	strb	r3, [r7, #15]
 8017138:	7bbb      	ldrb	r3, [r7, #14]
 801713a:	3302      	adds	r3, #2
 801713c:	73bb      	strb	r3, [r7, #14]
 801713e:	7bfb      	ldrb	r3, [r7, #15]
 8017140:	2b04      	cmp	r3, #4
 8017142:	d9ac      	bls.n	801709e <RegionAU915ApplyCFList+0x26>
 8017144:	e002      	b.n	801714c <RegionAU915ApplyCFList+0xd4>
        return;
 8017146:	bf00      	nop
 8017148:	e000      	b.n	801714c <RegionAU915ApplyCFList+0xd4>
        return;
 801714a:	bf00      	nop
    }
#endif /* REGION_AU915 */
}
 801714c:	3714      	adds	r7, #20
 801714e:	46bd      	mov	sp, r7
 8017150:	bc80      	pop	{r7}
 8017152:	4770      	bx	lr
 8017154:	20001f94 	.word	0x20001f94
 8017158:	20001f90 	.word	0x20001f90

0801715c <RegionAU915ChanMaskSet>:

bool RegionAU915ChanMaskSet( ChanMaskSetParams_t* chanMaskSet )
{
 801715c:	b580      	push	{r7, lr}
 801715e:	b084      	sub	sp, #16
 8017160:	af00      	add	r7, sp, #0
 8017162:	6078      	str	r0, [r7, #4]
#if defined( REGION_AU915 )
    switch( chanMaskSet->ChannelsMaskType )
 8017164:	687b      	ldr	r3, [r7, #4]
 8017166:	791b      	ldrb	r3, [r3, #4]
 8017168:	2b00      	cmp	r3, #0
 801716a:	d002      	beq.n	8017172 <RegionAU915ChanMaskSet+0x16>
 801716c:	2b01      	cmp	r3, #1
 801716e:	d036      	beq.n	80171de <RegionAU915ChanMaskSet+0x82>
 8017170:	e040      	b.n	80171f4 <RegionAU915ChanMaskSet+0x98>
    {
        case CHANNELS_MASK:
        {
            RegionCommonChanMaskCopy( RegionNvmGroup2->ChannelsMask, chanMaskSet->ChannelsMaskIn, CHANNELS_MASK_SIZE );
 8017172:	4b24      	ldr	r3, [pc, #144]	@ (8017204 <RegionAU915ChanMaskSet+0xa8>)
 8017174:	681b      	ldr	r3, [r3, #0]
 8017176:	f503 7058 	add.w	r0, r3, #864	@ 0x360
 801717a:	687b      	ldr	r3, [r7, #4]
 801717c:	681b      	ldr	r3, [r3, #0]
 801717e:	2206      	movs	r2, #6
 8017180:	4619      	mov	r1, r3
 8017182:	f001 f815 	bl	80181b0 <RegionCommonChanMaskCopy>

            RegionNvmGroup2->ChannelsDefaultMask[4] = RegionNvmGroup2->ChannelsDefaultMask[4] & CHANNELS_MASK_500KHZ_MASK;
 8017186:	4b1f      	ldr	r3, [pc, #124]	@ (8017204 <RegionAU915ChanMaskSet+0xa8>)
 8017188:	681b      	ldr	r3, [r3, #0]
 801718a:	f8b3 2374 	ldrh.w	r2, [r3, #884]	@ 0x374
 801718e:	4b1d      	ldr	r3, [pc, #116]	@ (8017204 <RegionAU915ChanMaskSet+0xa8>)
 8017190:	681b      	ldr	r3, [r3, #0]
 8017192:	b2d2      	uxtb	r2, r2
 8017194:	b292      	uxth	r2, r2
 8017196:	f8a3 2374 	strh.w	r2, [r3, #884]	@ 0x374
            RegionNvmGroup2->ChannelsDefaultMask[5] = 0x0000;
 801719a:	4b1a      	ldr	r3, [pc, #104]	@ (8017204 <RegionAU915ChanMaskSet+0xa8>)
 801719c:	681b      	ldr	r3, [r3, #0]
 801719e:	2200      	movs	r2, #0
 80171a0:	f8a3 2376 	strh.w	r2, [r3, #886]	@ 0x376

            for( uint8_t i = 0; i < 6; i++ )
 80171a4:	2300      	movs	r3, #0
 80171a6:	73fb      	strb	r3, [r7, #15]
 80171a8:	e015      	b.n	80171d6 <RegionAU915ChanMaskSet+0x7a>
            { // Copy-And the channels mask
                RegionNvmGroup1->ChannelsMaskRemaining[i] &= RegionNvmGroup2->ChannelsMask[i];
 80171aa:	4b17      	ldr	r3, [pc, #92]	@ (8017208 <RegionAU915ChanMaskSet+0xac>)
 80171ac:	681b      	ldr	r3, [r3, #0]
 80171ae:	7bfa      	ldrb	r2, [r7, #15]
 80171b0:	f833 0012 	ldrh.w	r0, [r3, r2, lsl #1]
 80171b4:	4b13      	ldr	r3, [pc, #76]	@ (8017204 <RegionAU915ChanMaskSet+0xa8>)
 80171b6:	681b      	ldr	r3, [r3, #0]
 80171b8:	7bfa      	ldrb	r2, [r7, #15]
 80171ba:	f502 72d8 	add.w	r2, r2, #432	@ 0x1b0
 80171be:	f833 1012 	ldrh.w	r1, [r3, r2, lsl #1]
 80171c2:	4b11      	ldr	r3, [pc, #68]	@ (8017208 <RegionAU915ChanMaskSet+0xac>)
 80171c4:	681b      	ldr	r3, [r3, #0]
 80171c6:	7bfa      	ldrb	r2, [r7, #15]
 80171c8:	4001      	ands	r1, r0
 80171ca:	b289      	uxth	r1, r1
 80171cc:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
            for( uint8_t i = 0; i < 6; i++ )
 80171d0:	7bfb      	ldrb	r3, [r7, #15]
 80171d2:	3301      	adds	r3, #1
 80171d4:	73fb      	strb	r3, [r7, #15]
 80171d6:	7bfb      	ldrb	r3, [r7, #15]
 80171d8:	2b05      	cmp	r3, #5
 80171da:	d9e6      	bls.n	80171aa <RegionAU915ChanMaskSet+0x4e>
            }
            break;
 80171dc:	e00c      	b.n	80171f8 <RegionAU915ChanMaskSet+0x9c>
        }
        case CHANNELS_DEFAULT_MASK:
        {
            RegionCommonChanMaskCopy( RegionNvmGroup2->ChannelsDefaultMask, chanMaskSet->ChannelsMaskIn, CHANNELS_MASK_SIZE );
 80171de:	4b09      	ldr	r3, [pc, #36]	@ (8017204 <RegionAU915ChanMaskSet+0xa8>)
 80171e0:	681b      	ldr	r3, [r3, #0]
 80171e2:	f503 705b 	add.w	r0, r3, #876	@ 0x36c
 80171e6:	687b      	ldr	r3, [r7, #4]
 80171e8:	681b      	ldr	r3, [r3, #0]
 80171ea:	2206      	movs	r2, #6
 80171ec:	4619      	mov	r1, r3
 80171ee:	f000 ffdf 	bl	80181b0 <RegionCommonChanMaskCopy>
            break;
 80171f2:	e001      	b.n	80171f8 <RegionAU915ChanMaskSet+0x9c>
        }
        default:
            return false;
 80171f4:	2300      	movs	r3, #0
 80171f6:	e000      	b.n	80171fa <RegionAU915ChanMaskSet+0x9e>
    }
    return true;
 80171f8:	2301      	movs	r3, #1
#else
    return false;
#endif /* REGION_AU915 */
}
 80171fa:	4618      	mov	r0, r3
 80171fc:	3710      	adds	r7, #16
 80171fe:	46bd      	mov	sp, r7
 8017200:	bd80      	pop	{r7, pc}
 8017202:	bf00      	nop
 8017204:	20001f94 	.word	0x20001f94
 8017208:	20001f90 	.word	0x20001f90

0801720c <RegionAU915ComputeRxWindowParameters>:

void RegionAU915ComputeRxWindowParameters( int8_t datarate, uint8_t minRxSymbols, uint32_t rxError, RxConfigParams_t *rxConfigParams )
{
 801720c:	b580      	push	{r7, lr}
 801720e:	b088      	sub	sp, #32
 8017210:	af02      	add	r7, sp, #8
 8017212:	60ba      	str	r2, [r7, #8]
 8017214:	607b      	str	r3, [r7, #4]
 8017216:	4603      	mov	r3, r0
 8017218:	73fb      	strb	r3, [r7, #15]
 801721a:	460b      	mov	r3, r1
 801721c:	73bb      	strb	r3, [r7, #14]
#if defined( REGION_AU915 )
    uint32_t tSymbolInUs = 0;
 801721e:	2300      	movs	r3, #0
 8017220:	617b      	str	r3, [r7, #20]

    // Get the datarate, perform a boundary check
    rxConfigParams->Datarate = MIN( datarate, AU915_RX_MAX_DATARATE );
 8017222:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8017226:	2b0d      	cmp	r3, #13
 8017228:	bfa8      	it	ge
 801722a:	230d      	movge	r3, #13
 801722c:	b25a      	sxtb	r2, r3
 801722e:	687b      	ldr	r3, [r7, #4]
 8017230:	705a      	strb	r2, [r3, #1]
    rxConfigParams->Bandwidth = RegionCommonGetBandwidth( rxConfigParams->Datarate, BandwidthsAU915 );
 8017232:	687b      	ldr	r3, [r7, #4]
 8017234:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8017238:	4916      	ldr	r1, [pc, #88]	@ (8017294 <RegionAU915ComputeRxWindowParameters+0x88>)
 801723a:	4618      	mov	r0, r3
 801723c:	f001 fc34 	bl	8018aa8 <RegionCommonGetBandwidth>
 8017240:	4603      	mov	r3, r0
 8017242:	b2da      	uxtb	r2, r3
 8017244:	687b      	ldr	r3, [r7, #4]
 8017246:	709a      	strb	r2, [r3, #2]

    tSymbolInUs = RegionCommonComputeSymbolTimeLoRa( DataratesAU915[rxConfigParams->Datarate], BandwidthsAU915[rxConfigParams->Datarate] );
 8017248:	687b      	ldr	r3, [r7, #4]
 801724a:	f993 3001 	ldrsb.w	r3, [r3, #1]
 801724e:	461a      	mov	r2, r3
 8017250:	4b11      	ldr	r3, [pc, #68]	@ (8017298 <RegionAU915ComputeRxWindowParameters+0x8c>)
 8017252:	5c9a      	ldrb	r2, [r3, r2]
 8017254:	687b      	ldr	r3, [r7, #4]
 8017256:	f993 3001 	ldrsb.w	r3, [r3, #1]
 801725a:	4619      	mov	r1, r3
 801725c:	4b0d      	ldr	r3, [pc, #52]	@ (8017294 <RegionAU915ComputeRxWindowParameters+0x88>)
 801725e:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8017262:	4619      	mov	r1, r3
 8017264:	4610      	mov	r0, r2
 8017266:	f001 f99d 	bl	80185a4 <RegionCommonComputeSymbolTimeLoRa>
 801726a:	6178      	str	r0, [r7, #20]

    RegionCommonComputeRxWindowParameters( tSymbolInUs, minRxSymbols, rxError, Radio.GetWakeupTime( ), &rxConfigParams->WindowTimeout, &rxConfigParams->WindowOffset );
 801726c:	4b0b      	ldr	r3, [pc, #44]	@ (801729c <RegionAU915ComputeRxWindowParameters+0x90>)
 801726e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8017270:	4798      	blx	r3
 8017272:	687b      	ldr	r3, [r7, #4]
 8017274:	3308      	adds	r3, #8
 8017276:	687a      	ldr	r2, [r7, #4]
 8017278:	320c      	adds	r2, #12
 801727a:	7bb9      	ldrb	r1, [r7, #14]
 801727c:	9201      	str	r2, [sp, #4]
 801727e:	9300      	str	r3, [sp, #0]
 8017280:	4603      	mov	r3, r0
 8017282:	68ba      	ldr	r2, [r7, #8]
 8017284:	6978      	ldr	r0, [r7, #20]
 8017286:	f001 f9b3 	bl	80185f0 <RegionCommonComputeRxWindowParameters>
#endif /* REGION_AU915 */
}
 801728a:	bf00      	nop
 801728c:	3718      	adds	r7, #24
 801728e:	46bd      	mov	sp, r7
 8017290:	bd80      	pop	{r7, pc}
 8017292:	bf00      	nop
 8017294:	08023d94 	.word	0x08023d94
 8017298:	08023d84 	.word	0x08023d84
 801729c:	08023efc 	.word	0x08023efc

080172a0 <RegionAU915RxConfig>:

bool RegionAU915RxConfig( RxConfigParams_t* rxConfig, int8_t* datarate )
{
 80172a0:	b590      	push	{r4, r7, lr}
 80172a2:	b091      	sub	sp, #68	@ 0x44
 80172a4:	af0a      	add	r7, sp, #40	@ 0x28
 80172a6:	6078      	str	r0, [r7, #4]
 80172a8:	6039      	str	r1, [r7, #0]
#if defined( REGION_AU915 )
    int8_t dr = rxConfig->Datarate;
 80172aa:	687b      	ldr	r3, [r7, #4]
 80172ac:	785b      	ldrb	r3, [r3, #1]
 80172ae:	73fb      	strb	r3, [r7, #15]
    uint8_t maxPayload = 0;
 80172b0:	2300      	movs	r3, #0
 80172b2:	75fb      	strb	r3, [r7, #23]
    int8_t phyDr = 0;
 80172b4:	2300      	movs	r3, #0
 80172b6:	73bb      	strb	r3, [r7, #14]
    uint32_t frequency = rxConfig->Frequency;
 80172b8:	687b      	ldr	r3, [r7, #4]
 80172ba:	685b      	ldr	r3, [r3, #4]
 80172bc:	613b      	str	r3, [r7, #16]

    if( Radio.GetStatus( ) != RF_IDLE )
 80172be:	4b34      	ldr	r3, [pc, #208]	@ (8017390 <RegionAU915RxConfig+0xf0>)
 80172c0:	685b      	ldr	r3, [r3, #4]
 80172c2:	4798      	blx	r3
 80172c4:	4603      	mov	r3, r0
 80172c6:	2b00      	cmp	r3, #0
 80172c8:	d001      	beq.n	80172ce <RegionAU915RxConfig+0x2e>
    {
        return false;
 80172ca:	2300      	movs	r3, #0
 80172cc:	e05c      	b.n	8017388 <RegionAU915RxConfig+0xe8>
    }

    if( rxConfig->RxSlot == RX_SLOT_WIN_1 )
 80172ce:	687b      	ldr	r3, [r7, #4]
 80172d0:	7cdb      	ldrb	r3, [r3, #19]
 80172d2:	2b00      	cmp	r3, #0
 80172d4:	d109      	bne.n	80172ea <RegionAU915RxConfig+0x4a>
    {
        // Apply window 1 frequency
        frequency = AU915_FIRST_RX1_CHANNEL + ( rxConfig->Channel % 8 ) * AU915_STEPWIDTH_RX1_CHANNEL;
 80172d6:	687b      	ldr	r3, [r7, #4]
 80172d8:	781b      	ldrb	r3, [r3, #0]
 80172da:	f003 0307 	and.w	r3, r3, #7
 80172de:	4a2d      	ldr	r2, [pc, #180]	@ (8017394 <RegionAU915RxConfig+0xf4>)
 80172e0:	fb03 f202 	mul.w	r2, r3, r2
 80172e4:	4b2c      	ldr	r3, [pc, #176]	@ (8017398 <RegionAU915RxConfig+0xf8>)
 80172e6:	4413      	add	r3, r2
 80172e8:	613b      	str	r3, [r7, #16]
    }

    // Read the physical datarate from the datarates table
    phyDr = DataratesAU915[dr];
 80172ea:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80172ee:	4a2b      	ldr	r2, [pc, #172]	@ (801739c <RegionAU915RxConfig+0xfc>)
 80172f0:	5cd3      	ldrb	r3, [r2, r3]
 80172f2:	73bb      	strb	r3, [r7, #14]

    Radio.SetChannel( frequency );
 80172f4:	4b26      	ldr	r3, [pc, #152]	@ (8017390 <RegionAU915RxConfig+0xf0>)
 80172f6:	68db      	ldr	r3, [r3, #12]
 80172f8:	6938      	ldr	r0, [r7, #16]
 80172fa:	4798      	blx	r3

    // Radio configuration
    Radio.SetRxConfig( MODEM_LORA, rxConfig->Bandwidth, phyDr, 1, 0, 8, rxConfig->WindowTimeout, false, 0, false, 0, 0, true, rxConfig->RxContinuous );
 80172fc:	4b24      	ldr	r3, [pc, #144]	@ (8017390 <RegionAU915RxConfig+0xf0>)
 80172fe:	699c      	ldr	r4, [r3, #24]
 8017300:	687b      	ldr	r3, [r7, #4]
 8017302:	789b      	ldrb	r3, [r3, #2]
 8017304:	4618      	mov	r0, r3
 8017306:	f997 100e 	ldrsb.w	r1, [r7, #14]
 801730a:	687b      	ldr	r3, [r7, #4]
 801730c:	689b      	ldr	r3, [r3, #8]
 801730e:	b29b      	uxth	r3, r3
 8017310:	687a      	ldr	r2, [r7, #4]
 8017312:	7c92      	ldrb	r2, [r2, #18]
 8017314:	9209      	str	r2, [sp, #36]	@ 0x24
 8017316:	2201      	movs	r2, #1
 8017318:	9208      	str	r2, [sp, #32]
 801731a:	2200      	movs	r2, #0
 801731c:	9207      	str	r2, [sp, #28]
 801731e:	2200      	movs	r2, #0
 8017320:	9206      	str	r2, [sp, #24]
 8017322:	2200      	movs	r2, #0
 8017324:	9205      	str	r2, [sp, #20]
 8017326:	2200      	movs	r2, #0
 8017328:	9204      	str	r2, [sp, #16]
 801732a:	2200      	movs	r2, #0
 801732c:	9203      	str	r2, [sp, #12]
 801732e:	9302      	str	r3, [sp, #8]
 8017330:	2308      	movs	r3, #8
 8017332:	9301      	str	r3, [sp, #4]
 8017334:	2300      	movs	r3, #0
 8017336:	9300      	str	r3, [sp, #0]
 8017338:	2301      	movs	r3, #1
 801733a:	460a      	mov	r2, r1
 801733c:	4601      	mov	r1, r0
 801733e:	2001      	movs	r0, #1
 8017340:	47a0      	blx	r4

    if( rxConfig->RepeaterSupport == true )
 8017342:	687b      	ldr	r3, [r7, #4]
 8017344:	7c5b      	ldrb	r3, [r3, #17]
 8017346:	2b00      	cmp	r3, #0
 8017348:	d005      	beq.n	8017356 <RegionAU915RxConfig+0xb6>
    {
        maxPayload = MaxPayloadOfDatarateRepeaterDwell0AU915[dr];
 801734a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801734e:	4a14      	ldr	r2, [pc, #80]	@ (80173a0 <RegionAU915RxConfig+0x100>)
 8017350:	5cd3      	ldrb	r3, [r2, r3]
 8017352:	75fb      	strb	r3, [r7, #23]
 8017354:	e004      	b.n	8017360 <RegionAU915RxConfig+0xc0>
    }
    else
    {
        maxPayload = MaxPayloadOfDatarateDwell0AU915[dr];
 8017356:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801735a:	4a12      	ldr	r2, [pc, #72]	@ (80173a4 <RegionAU915RxConfig+0x104>)
 801735c:	5cd3      	ldrb	r3, [r2, r3]
 801735e:	75fb      	strb	r3, [r7, #23]
    }
    Radio.SetMaxPayloadLength( MODEM_LORA, maxPayload + LORAMAC_FRAME_PAYLOAD_OVERHEAD_SIZE );
 8017360:	4b0b      	ldr	r3, [pc, #44]	@ (8017390 <RegionAU915RxConfig+0xf0>)
 8017362:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8017364:	7dfa      	ldrb	r2, [r7, #23]
 8017366:	320d      	adds	r2, #13
 8017368:	b2d2      	uxtb	r2, r2
 801736a:	4611      	mov	r1, r2
 801736c:	2001      	movs	r0, #1
 801736e:	4798      	blx	r3

    RegionCommonRxConfigPrint(rxConfig->RxSlot, frequency, dr);
 8017370:	687b      	ldr	r3, [r7, #4]
 8017372:	7cdb      	ldrb	r3, [r3, #19]
 8017374:	f997 200f 	ldrsb.w	r2, [r7, #15]
 8017378:	6939      	ldr	r1, [r7, #16]
 801737a:	4618      	mov	r0, r3
 801737c:	f001 fbb2 	bl	8018ae4 <RegionCommonRxConfigPrint>

    *datarate = (uint8_t) dr;
 8017380:	683b      	ldr	r3, [r7, #0]
 8017382:	7bfa      	ldrb	r2, [r7, #15]
 8017384:	701a      	strb	r2, [r3, #0]
    return true;
 8017386:	2301      	movs	r3, #1
#else
    return false;
#endif /* REGION_AU915 */
}
 8017388:	4618      	mov	r0, r3
 801738a:	371c      	adds	r7, #28
 801738c:	46bd      	mov	sp, r7
 801738e:	bd90      	pop	{r4, r7, pc}
 8017390:	08023efc 	.word	0x08023efc
 8017394:	000927c0 	.word	0x000927c0
 8017398:	370870a0 	.word	0x370870a0
 801739c:	08023d84 	.word	0x08023d84
 80173a0:	08023e10 	.word	0x08023e10
 80173a4:	08023e00 	.word	0x08023e00

080173a8 <RegionAU915TxConfig>:

bool RegionAU915TxConfig( TxConfigParams_t* txConfig, int8_t* txPower, TimerTime_t* txTimeOnAir )
{
 80173a8:	b590      	push	{r4, r7, lr}
 80173aa:	b093      	sub	sp, #76	@ 0x4c
 80173ac:	af0a      	add	r7, sp, #40	@ 0x28
 80173ae:	60f8      	str	r0, [r7, #12]
 80173b0:	60b9      	str	r1, [r7, #8]
 80173b2:	607a      	str	r2, [r7, #4]
#if defined( REGION_AU915 )
    int8_t phyDr = DataratesAU915[txConfig->Datarate];
 80173b4:	68fb      	ldr	r3, [r7, #12]
 80173b6:	f993 3001 	ldrsb.w	r3, [r3, #1]
 80173ba:	461a      	mov	r2, r3
 80173bc:	4b47      	ldr	r3, [pc, #284]	@ (80174dc <RegionAU915TxConfig+0x134>)
 80173be:	5c9b      	ldrb	r3, [r3, r2]
 80173c0:	77fb      	strb	r3, [r7, #31]
#if (defined( REGION_VERSION ) && ( REGION_VERSION == 0x01010003 ))
    int8_t txPowerLimited = RegionCommonLimitTxPower( txConfig->TxPower, RegionNvmGroup1->Bands[RegionNvmGroup2->Channels[txConfig->Channel].Band].TxMaxPower );
#elif (defined( REGION_VERSION ) && (( REGION_VERSION == 0x02010001 ) || ( REGION_VERSION == 0x02010003 )))
    int8_t txPowerLimited = RegionCommonLimitTxPower( txConfig->TxPower, RegionBands[RegionNvmGroup2->Channels[txConfig->Channel].Band].TxMaxPower );
 80173c2:	68fb      	ldr	r3, [r7, #12]
 80173c4:	f993 0002 	ldrsb.w	r0, [r3, #2]
 80173c8:	4b45      	ldr	r3, [pc, #276]	@ (80174e0 <RegionAU915TxConfig+0x138>)
 80173ca:	681a      	ldr	r2, [r3, #0]
 80173cc:	4b45      	ldr	r3, [pc, #276]	@ (80174e4 <RegionAU915TxConfig+0x13c>)
 80173ce:	6819      	ldr	r1, [r3, #0]
 80173d0:	68fb      	ldr	r3, [r7, #12]
 80173d2:	781b      	ldrb	r3, [r3, #0]
 80173d4:	461c      	mov	r4, r3
 80173d6:	4623      	mov	r3, r4
 80173d8:	005b      	lsls	r3, r3, #1
 80173da:	4423      	add	r3, r4
 80173dc:	009b      	lsls	r3, r3, #2
 80173de:	440b      	add	r3, r1
 80173e0:	3309      	adds	r3, #9
 80173e2:	781b      	ldrb	r3, [r3, #0]
 80173e4:	4619      	mov	r1, r3
 80173e6:	460b      	mov	r3, r1
 80173e8:	005b      	lsls	r3, r3, #1
 80173ea:	440b      	add	r3, r1
 80173ec:	00db      	lsls	r3, r3, #3
 80173ee:	4413      	add	r3, r2
 80173f0:	f993 3002 	ldrsb.w	r3, [r3, #2]
 80173f4:	4619      	mov	r1, r3
 80173f6:	f001 fb42 	bl	8018a7e <RegionCommonLimitTxPower>
 80173fa:	4603      	mov	r3, r0
 80173fc:	77bb      	strb	r3, [r7, #30]
#endif /* REGION_VERSION */
    uint32_t bandwidth = RegionCommonGetBandwidth( txConfig->Datarate, BandwidthsAU915 );
 80173fe:	68fb      	ldr	r3, [r7, #12]
 8017400:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8017404:	4938      	ldr	r1, [pc, #224]	@ (80174e8 <RegionAU915TxConfig+0x140>)
 8017406:	4618      	mov	r0, r3
 8017408:	f001 fb4e 	bl	8018aa8 <RegionCommonGetBandwidth>
 801740c:	61b8      	str	r0, [r7, #24]
    int8_t phyTxPower = 0;
 801740e:	2300      	movs	r3, #0
 8017410:	75fb      	strb	r3, [r7, #23]

    // Calculate physical TX power
    phyTxPower = RegionCommonComputeTxPower( txPowerLimited, txConfig->MaxEirp, txConfig->AntennaGain );
 8017412:	68fb      	ldr	r3, [r7, #12]
 8017414:	6859      	ldr	r1, [r3, #4]
 8017416:	68fb      	ldr	r3, [r7, #12]
 8017418:	689a      	ldr	r2, [r3, #8]
 801741a:	f997 301e 	ldrsb.w	r3, [r7, #30]
 801741e:	4618      	mov	r0, r3
 8017420:	f001 f99e 	bl	8018760 <RegionCommonComputeTxPower>
 8017424:	4603      	mov	r3, r0
 8017426:	75fb      	strb	r3, [r7, #23]

    // Setup the radio frequency
    Radio.SetChannel( RegionNvmGroup2->Channels[txConfig->Channel].Frequency );
 8017428:	4b30      	ldr	r3, [pc, #192]	@ (80174ec <RegionAU915TxConfig+0x144>)
 801742a:	68da      	ldr	r2, [r3, #12]
 801742c:	4b2d      	ldr	r3, [pc, #180]	@ (80174e4 <RegionAU915TxConfig+0x13c>)
 801742e:	6819      	ldr	r1, [r3, #0]
 8017430:	68fb      	ldr	r3, [r7, #12]
 8017432:	781b      	ldrb	r3, [r3, #0]
 8017434:	4618      	mov	r0, r3
 8017436:	4603      	mov	r3, r0
 8017438:	005b      	lsls	r3, r3, #1
 801743a:	4403      	add	r3, r0
 801743c:	009b      	lsls	r3, r3, #2
 801743e:	440b      	add	r3, r1
 8017440:	681b      	ldr	r3, [r3, #0]
 8017442:	4618      	mov	r0, r3
 8017444:	4790      	blx	r2

    Radio.SetTxConfig( MODEM_LORA, phyTxPower, 0, bandwidth, phyDr, 1, 8, false, true, 0, 0, false, 4000 );
 8017446:	4b29      	ldr	r3, [pc, #164]	@ (80174ec <RegionAU915TxConfig+0x144>)
 8017448:	69dc      	ldr	r4, [r3, #28]
 801744a:	f997 301f 	ldrsb.w	r3, [r7, #31]
 801744e:	f997 1017 	ldrsb.w	r1, [r7, #23]
 8017452:	f44f 627a 	mov.w	r2, #4000	@ 0xfa0
 8017456:	9208      	str	r2, [sp, #32]
 8017458:	2200      	movs	r2, #0
 801745a:	9207      	str	r2, [sp, #28]
 801745c:	2200      	movs	r2, #0
 801745e:	9206      	str	r2, [sp, #24]
 8017460:	2200      	movs	r2, #0
 8017462:	9205      	str	r2, [sp, #20]
 8017464:	2201      	movs	r2, #1
 8017466:	9204      	str	r2, [sp, #16]
 8017468:	2200      	movs	r2, #0
 801746a:	9203      	str	r2, [sp, #12]
 801746c:	2208      	movs	r2, #8
 801746e:	9202      	str	r2, [sp, #8]
 8017470:	2201      	movs	r2, #1
 8017472:	9201      	str	r2, [sp, #4]
 8017474:	9300      	str	r3, [sp, #0]
 8017476:	69bb      	ldr	r3, [r7, #24]
 8017478:	2200      	movs	r2, #0
 801747a:	2001      	movs	r0, #1
 801747c:	47a0      	blx	r4
    RegionCommonTxConfigPrint(RegionNvmGroup2->Channels[txConfig->Channel].Frequency, txConfig->Datarate);
 801747e:	4b19      	ldr	r3, [pc, #100]	@ (80174e4 <RegionAU915TxConfig+0x13c>)
 8017480:	681a      	ldr	r2, [r3, #0]
 8017482:	68fb      	ldr	r3, [r7, #12]
 8017484:	781b      	ldrb	r3, [r3, #0]
 8017486:	4619      	mov	r1, r3
 8017488:	460b      	mov	r3, r1
 801748a:	005b      	lsls	r3, r3, #1
 801748c:	440b      	add	r3, r1
 801748e:	009b      	lsls	r3, r3, #2
 8017490:	4413      	add	r3, r2
 8017492:	681a      	ldr	r2, [r3, #0]
 8017494:	68fb      	ldr	r3, [r7, #12]
 8017496:	f993 3001 	ldrsb.w	r3, [r3, #1]
 801749a:	4619      	mov	r1, r3
 801749c:	4610      	mov	r0, r2
 801749e:	f001 fb53 	bl	8018b48 <RegionCommonTxConfigPrint>

    // Setup maximum payload length of the radio driver
    Radio.SetMaxPayloadLength( MODEM_LORA, txConfig->PktLen );
 80174a2:	4b12      	ldr	r3, [pc, #72]	@ (80174ec <RegionAU915TxConfig+0x144>)
 80174a4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80174a6:	68fa      	ldr	r2, [r7, #12]
 80174a8:	8992      	ldrh	r2, [r2, #12]
 80174aa:	b2d2      	uxtb	r2, r2
 80174ac:	4611      	mov	r1, r2
 80174ae:	2001      	movs	r0, #1
 80174b0:	4798      	blx	r3

    // Update time-on-air
    *txTimeOnAir = GetTimeOnAir( txConfig->Datarate, txConfig->PktLen );
 80174b2:	68fb      	ldr	r3, [r7, #12]
 80174b4:	f993 2001 	ldrsb.w	r2, [r3, #1]
 80174b8:	68fb      	ldr	r3, [r7, #12]
 80174ba:	899b      	ldrh	r3, [r3, #12]
 80174bc:	4619      	mov	r1, r3
 80174be:	4610      	mov	r0, r2
 80174c0:	f7ff fa30 	bl	8016924 <GetTimeOnAir>
 80174c4:	4602      	mov	r2, r0
 80174c6:	687b      	ldr	r3, [r7, #4]
 80174c8:	601a      	str	r2, [r3, #0]

    *txPower = txPowerLimited;
 80174ca:	68bb      	ldr	r3, [r7, #8]
 80174cc:	7fba      	ldrb	r2, [r7, #30]
 80174ce:	701a      	strb	r2, [r3, #0]
    return true;
 80174d0:	2301      	movs	r3, #1
#else
    return false;
#endif /* REGION_AU915 */
}
 80174d2:	4618      	mov	r0, r3
 80174d4:	3724      	adds	r7, #36	@ 0x24
 80174d6:	46bd      	mov	sp, r7
 80174d8:	bd90      	pop	{r4, r7, pc}
 80174da:	bf00      	nop
 80174dc:	08023d84 	.word	0x08023d84
 80174e0:	20001f98 	.word	0x20001f98
 80174e4:	20001f94 	.word	0x20001f94
 80174e8:	08023d94 	.word	0x08023d94
 80174ec:	08023efc 	.word	0x08023efc

080174f0 <RegionAU915LinkAdrReq>:

uint8_t RegionAU915LinkAdrReq( LinkAdrReqParams_t* linkAdrReq, int8_t* drOut, int8_t* txPowOut, uint8_t* nbRepOut, uint8_t* nbBytesParsed )
{
 80174f0:	b590      	push	{r4, r7, lr}
 80174f2:	b097      	sub	sp, #92	@ 0x5c
 80174f4:	af00      	add	r7, sp, #0
 80174f6:	60f8      	str	r0, [r7, #12]
 80174f8:	60b9      	str	r1, [r7, #8]
 80174fa:	607a      	str	r2, [r7, #4]
 80174fc:	603b      	str	r3, [r7, #0]
    uint8_t status = 0x07;
 80174fe:	2307      	movs	r3, #7
 8017500:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
#if defined( REGION_AU915 )
    RegionCommonLinkAdrParams_t linkAdrParams = { 0 };
 8017504:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8017508:	2200      	movs	r2, #0
 801750a:	601a      	str	r2, [r3, #0]
 801750c:	809a      	strh	r2, [r3, #4]
    uint8_t nextIndex = 0;
 801750e:	2300      	movs	r3, #0
 8017510:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
    uint8_t bytesProcessed = 0;
 8017514:	2300      	movs	r3, #0
 8017516:	f887 3056 	strb.w	r3, [r7, #86]	@ 0x56
    uint16_t channelsMask[6] = { 0, 0, 0, 0, 0, 0 };
 801751a:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 801751e:	2200      	movs	r2, #0
 8017520:	601a      	str	r2, [r3, #0]
 8017522:	605a      	str	r2, [r3, #4]
 8017524:	609a      	str	r2, [r3, #8]
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;
    RegionCommonLinkAdrReqVerifyParams_t linkAdrVerifyParams;

    // Initialize local copy of channels mask
    RegionCommonChanMaskCopy( channelsMask, RegionNvmGroup2->ChannelsMask, 6 );
 8017526:	4b97      	ldr	r3, [pc, #604]	@ (8017784 <RegionAU915LinkAdrReq+0x294>)
 8017528:	681b      	ldr	r3, [r3, #0]
 801752a:	f503 7158 	add.w	r1, r3, #864	@ 0x360
 801752e:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8017532:	2206      	movs	r2, #6
 8017534:	4618      	mov	r0, r3
 8017536:	f000 fe3b 	bl	80181b0 <RegionCommonChanMaskCopy>

    while( bytesProcessed < linkAdrReq->PayloadSize )
 801753a:	e11b      	b.n	8017774 <RegionAU915LinkAdrReq+0x284>
    {
        nextIndex = RegionCommonParseLinkAdrReq( &( linkAdrReq->Payload[bytesProcessed] ), &linkAdrParams );
 801753c:	68fb      	ldr	r3, [r7, #12]
 801753e:	685a      	ldr	r2, [r3, #4]
 8017540:	f897 3056 	ldrb.w	r3, [r7, #86]	@ 0x56
 8017544:	4413      	add	r3, r2
 8017546:	f107 024c 	add.w	r2, r7, #76	@ 0x4c
 801754a:	4611      	mov	r1, r2
 801754c:	4618      	mov	r0, r3
 801754e:	f000 ff4f 	bl	80183f0 <RegionCommonParseLinkAdrReq>
 8017552:	4603      	mov	r3, r0
 8017554:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53

        if( nextIndex == 0 )
 8017558:	f897 3053 	ldrb.w	r3, [r7, #83]	@ 0x53
 801755c:	2b00      	cmp	r3, #0
 801755e:	f000 8113 	beq.w	8017788 <RegionAU915LinkAdrReq+0x298>
            break; // break loop, since no more request has been found

        // Update bytes processed
        bytesProcessed += nextIndex;
 8017562:	f897 2056 	ldrb.w	r2, [r7, #86]	@ 0x56
 8017566:	f897 3053 	ldrb.w	r3, [r7, #83]	@ 0x53
 801756a:	4413      	add	r3, r2
 801756c:	f887 3056 	strb.w	r3, [r7, #86]	@ 0x56

        // Revert status, as we only check the last ADR request for the channel mask KO
        status = 0x07;
 8017570:	2307      	movs	r3, #7
 8017572:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

        if( linkAdrParams.ChMaskCtrl == 6 )
 8017576:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 801757a:	2b06      	cmp	r3, #6
 801757c:	d116      	bne.n	80175ac <RegionAU915LinkAdrReq+0xbc>
        {
            // Enable all 125 kHz channels
            channelsMask[0] = 0xFFFF;
 801757e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8017582:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
            channelsMask[1] = 0xFFFF;
 8017586:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 801758a:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
            channelsMask[2] = 0xFFFF;
 801758e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8017592:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
            channelsMask[3] = 0xFFFF;
 8017596:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 801759a:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
            // Apply chMask to channels 64 to 71
            channelsMask[4] = linkAdrParams.ChMask & CHANNELS_MASK_500KHZ_MASK;
 801759e:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 80175a2:	b2db      	uxtb	r3, r3
 80175a4:	b29b      	uxth	r3, r3
 80175a6:	f8a7 3048 	strh.w	r3, [r7, #72]	@ 0x48
 80175aa:	e0e3      	b.n	8017774 <RegionAU915LinkAdrReq+0x284>
        }
        else if( linkAdrParams.ChMaskCtrl == 7 )
 80175ac:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 80175b0:	2b07      	cmp	r3, #7
 80175b2:	d112      	bne.n	80175da <RegionAU915LinkAdrReq+0xea>
        {
            // Disable all 125 kHz channels
            channelsMask[0] = 0x0000;
 80175b4:	2300      	movs	r3, #0
 80175b6:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
            channelsMask[1] = 0x0000;
 80175ba:	2300      	movs	r3, #0
 80175bc:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
            channelsMask[2] = 0x0000;
 80175c0:	2300      	movs	r3, #0
 80175c2:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
            channelsMask[3] = 0x0000;
 80175c6:	2300      	movs	r3, #0
 80175c8:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
            // Apply chMask to channels 64 to 71
            channelsMask[4] = linkAdrParams.ChMask & CHANNELS_MASK_500KHZ_MASK;
 80175cc:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 80175d0:	b2db      	uxtb	r3, r3
 80175d2:	b29b      	uxth	r3, r3
 80175d4:	f8a7 3048 	strh.w	r3, [r7, #72]	@ 0x48
 80175d8:	e0cc      	b.n	8017774 <RegionAU915LinkAdrReq+0x284>
        }
        else if( linkAdrParams.ChMaskCtrl == 5 )
 80175da:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 80175de:	2b05      	cmp	r3, #5
 80175e0:	f040 80bf 	bne.w	8017762 <RegionAU915LinkAdrReq+0x272>
        {
            // Start value for comparison
            uint8_t bitMask = 1;
 80175e4:	2301      	movs	r3, #1
 80175e6:	f887 3052 	strb.w	r3, [r7, #82]	@ 0x52

            // cntChannelMask for channelsMask[0] until channelsMask[3]
            uint8_t cntChannelMask = 0;
 80175ea:	2300      	movs	r3, #0
 80175ec:	f887 3055 	strb.w	r3, [r7, #85]	@ 0x55

            // i will be 1, 2, 3, ..., 7
            for( uint8_t i = 0; i <= 7; i++ )
 80175f0:	2300      	movs	r3, #0
 80175f2:	f887 3054 	strb.w	r3, [r7, #84]	@ 0x54
 80175f6:	e0ae      	b.n	8017756 <RegionAU915LinkAdrReq+0x266>
            {
                // 8 MSBs of ChMask are RFU
                // Checking if the ChMask is set, then true
                if( ( ( linkAdrParams.ChMask & 0x00FF ) & ( bitMask << i ) ) != 0 )
 80175f8:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 80175fc:	b2da      	uxtb	r2, r3
 80175fe:	f897 1052 	ldrb.w	r1, [r7, #82]	@ 0x52
 8017602:	f897 3054 	ldrb.w	r3, [r7, #84]	@ 0x54
 8017606:	fa01 f303 	lsl.w	r3, r1, r3
 801760a:	4013      	ands	r3, r2
 801760c:	2b00      	cmp	r3, #0
 801760e:	d04d      	beq.n	80176ac <RegionAU915LinkAdrReq+0x1bc>
                {
                    if( ( i % 2 ) == 0 )
 8017610:	f897 3054 	ldrb.w	r3, [r7, #84]	@ 0x54
 8017614:	f003 0301 	and.w	r3, r3, #1
 8017618:	b2db      	uxtb	r3, r3
 801761a:	2b00      	cmp	r3, #0
 801761c:	d120      	bne.n	8017660 <RegionAU915LinkAdrReq+0x170>
                    {
                        // Enable a bank of 8 125kHz channels, 8 LSBs
                        channelsMask[cntChannelMask] |= 0x00FF;
 801761e:	f897 3055 	ldrb.w	r3, [r7, #85]	@ 0x55
 8017622:	005b      	lsls	r3, r3, #1
 8017624:	3358      	adds	r3, #88	@ 0x58
 8017626:	443b      	add	r3, r7
 8017628:	f833 2c18 	ldrh.w	r2, [r3, #-24]
 801762c:	f897 3055 	ldrb.w	r3, [r7, #85]	@ 0x55
 8017630:	f042 02ff 	orr.w	r2, r2, #255	@ 0xff
 8017634:	b292      	uxth	r2, r2
 8017636:	005b      	lsls	r3, r3, #1
 8017638:	3358      	adds	r3, #88	@ 0x58
 801763a:	443b      	add	r3, r7
 801763c:	f823 2c18 	strh.w	r2, [r3, #-24]
                        // Enable the corresponding 500kHz channel
                        channelsMask[4] |= ( bitMask << i );
 8017640:	f8b7 3048 	ldrh.w	r3, [r7, #72]	@ 0x48
 8017644:	b21a      	sxth	r2, r3
 8017646:	f897 1052 	ldrb.w	r1, [r7, #82]	@ 0x52
 801764a:	f897 3054 	ldrb.w	r3, [r7, #84]	@ 0x54
 801764e:	fa01 f303 	lsl.w	r3, r1, r3
 8017652:	b21b      	sxth	r3, r3
 8017654:	4313      	orrs	r3, r2
 8017656:	b21b      	sxth	r3, r3
 8017658:	b29b      	uxth	r3, r3
 801765a:	f8a7 3048 	strh.w	r3, [r7, #72]	@ 0x48
 801765e:	e075      	b.n	801774c <RegionAU915LinkAdrReq+0x25c>
                    }
                    else
                    {
                        // Enable a bank of 8 125kHz channels, 8 MSBs
                        channelsMask[cntChannelMask] |= 0xFF00;
 8017660:	f897 3055 	ldrb.w	r3, [r7, #85]	@ 0x55
 8017664:	005b      	lsls	r3, r3, #1
 8017666:	3358      	adds	r3, #88	@ 0x58
 8017668:	443b      	add	r3, r7
 801766a:	f833 2c18 	ldrh.w	r2, [r3, #-24]
 801766e:	f897 3055 	ldrb.w	r3, [r7, #85]	@ 0x55
 8017672:	f062 02ff 	orn	r2, r2, #255	@ 0xff
 8017676:	b292      	uxth	r2, r2
 8017678:	005b      	lsls	r3, r3, #1
 801767a:	3358      	adds	r3, #88	@ 0x58
 801767c:	443b      	add	r3, r7
 801767e:	f823 2c18 	strh.w	r2, [r3, #-24]
                        // Enable the corresponding 500kHz channel
                        channelsMask[4] |= ( bitMask << i );
 8017682:	f8b7 3048 	ldrh.w	r3, [r7, #72]	@ 0x48
 8017686:	b21a      	sxth	r2, r3
 8017688:	f897 1052 	ldrb.w	r1, [r7, #82]	@ 0x52
 801768c:	f897 3054 	ldrb.w	r3, [r7, #84]	@ 0x54
 8017690:	fa01 f303 	lsl.w	r3, r1, r3
 8017694:	b21b      	sxth	r3, r3
 8017696:	4313      	orrs	r3, r2
 8017698:	b21b      	sxth	r3, r3
 801769a:	b29b      	uxth	r3, r3
 801769c:	f8a7 3048 	strh.w	r3, [r7, #72]	@ 0x48
                        // cntChannelMask increment for uneven i
                        cntChannelMask++;
 80176a0:	f897 3055 	ldrb.w	r3, [r7, #85]	@ 0x55
 80176a4:	3301      	adds	r3, #1
 80176a6:	f887 3055 	strb.w	r3, [r7, #85]	@ 0x55
 80176aa:	e04f      	b.n	801774c <RegionAU915LinkAdrReq+0x25c>
                    }
                }
                // ChMask is not set
                else
                {
                    if( ( i % 2 ) == 0 )
 80176ac:	f897 3054 	ldrb.w	r3, [r7, #84]	@ 0x54
 80176b0:	f003 0301 	and.w	r3, r3, #1
 80176b4:	b2db      	uxtb	r3, r3
 80176b6:	2b00      	cmp	r3, #0
 80176b8:	d122      	bne.n	8017700 <RegionAU915LinkAdrReq+0x210>
                    {
                        // Disable a bank of 8 125kHz channels, 8 LSBs
                        channelsMask[cntChannelMask] &= 0xFF00;
 80176ba:	f897 3055 	ldrb.w	r3, [r7, #85]	@ 0x55
 80176be:	005b      	lsls	r3, r3, #1
 80176c0:	3358      	adds	r3, #88	@ 0x58
 80176c2:	443b      	add	r3, r7
 80176c4:	f833 2c18 	ldrh.w	r2, [r3, #-24]
 80176c8:	f897 3055 	ldrb.w	r3, [r7, #85]	@ 0x55
 80176cc:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 80176d0:	b292      	uxth	r2, r2
 80176d2:	005b      	lsls	r3, r3, #1
 80176d4:	3358      	adds	r3, #88	@ 0x58
 80176d6:	443b      	add	r3, r7
 80176d8:	f823 2c18 	strh.w	r2, [r3, #-24]
                        // Disable the corresponding 500kHz channel
                        channelsMask[4] &= ~( bitMask << i );
 80176dc:	f8b7 3048 	ldrh.w	r3, [r7, #72]	@ 0x48
 80176e0:	b21a      	sxth	r2, r3
 80176e2:	f897 1052 	ldrb.w	r1, [r7, #82]	@ 0x52
 80176e6:	f897 3054 	ldrb.w	r3, [r7, #84]	@ 0x54
 80176ea:	fa01 f303 	lsl.w	r3, r1, r3
 80176ee:	b21b      	sxth	r3, r3
 80176f0:	43db      	mvns	r3, r3
 80176f2:	b21b      	sxth	r3, r3
 80176f4:	4013      	ands	r3, r2
 80176f6:	b21b      	sxth	r3, r3
 80176f8:	b29b      	uxth	r3, r3
 80176fa:	f8a7 3048 	strh.w	r3, [r7, #72]	@ 0x48
 80176fe:	e025      	b.n	801774c <RegionAU915LinkAdrReq+0x25c>
                    }
                    else
                    {
                        // Enable a bank of 8 125kHz channels, 8 MSBs
                        channelsMask[cntChannelMask] &= 0x00FF;
 8017700:	f897 3055 	ldrb.w	r3, [r7, #85]	@ 0x55
 8017704:	005b      	lsls	r3, r3, #1
 8017706:	3358      	adds	r3, #88	@ 0x58
 8017708:	443b      	add	r3, r7
 801770a:	f833 2c18 	ldrh.w	r2, [r3, #-24]
 801770e:	f897 3055 	ldrb.w	r3, [r7, #85]	@ 0x55
 8017712:	b2d2      	uxtb	r2, r2
 8017714:	b292      	uxth	r2, r2
 8017716:	005b      	lsls	r3, r3, #1
 8017718:	3358      	adds	r3, #88	@ 0x58
 801771a:	443b      	add	r3, r7
 801771c:	f823 2c18 	strh.w	r2, [r3, #-24]
                        // Disable the corresponding 500kHz channel
                        channelsMask[4] &= ~( bitMask << i );
 8017720:	f8b7 3048 	ldrh.w	r3, [r7, #72]	@ 0x48
 8017724:	b21a      	sxth	r2, r3
 8017726:	f897 1052 	ldrb.w	r1, [r7, #82]	@ 0x52
 801772a:	f897 3054 	ldrb.w	r3, [r7, #84]	@ 0x54
 801772e:	fa01 f303 	lsl.w	r3, r1, r3
 8017732:	b21b      	sxth	r3, r3
 8017734:	43db      	mvns	r3, r3
 8017736:	b21b      	sxth	r3, r3
 8017738:	4013      	ands	r3, r2
 801773a:	b21b      	sxth	r3, r3
 801773c:	b29b      	uxth	r3, r3
 801773e:	f8a7 3048 	strh.w	r3, [r7, #72]	@ 0x48
                        // cntChannelMask increment for uneven i
                        cntChannelMask++;
 8017742:	f897 3055 	ldrb.w	r3, [r7, #85]	@ 0x55
 8017746:	3301      	adds	r3, #1
 8017748:	f887 3055 	strb.w	r3, [r7, #85]	@ 0x55
            for( uint8_t i = 0; i <= 7; i++ )
 801774c:	f897 3054 	ldrb.w	r3, [r7, #84]	@ 0x54
 8017750:	3301      	adds	r3, #1
 8017752:	f887 3054 	strb.w	r3, [r7, #84]	@ 0x54
 8017756:	f897 3054 	ldrb.w	r3, [r7, #84]	@ 0x54
 801775a:	2b07      	cmp	r3, #7
 801775c:	f67f af4c 	bls.w	80175f8 <RegionAU915LinkAdrReq+0x108>
 8017760:	e008      	b.n	8017774 <RegionAU915LinkAdrReq+0x284>
                }
            }
        }
        else
        {
            channelsMask[linkAdrParams.ChMaskCtrl] = linkAdrParams.ChMask;
 8017762:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8017766:	f8b7 2050 	ldrh.w	r2, [r7, #80]	@ 0x50
 801776a:	005b      	lsls	r3, r3, #1
 801776c:	3358      	adds	r3, #88	@ 0x58
 801776e:	443b      	add	r3, r7
 8017770:	f823 2c18 	strh.w	r2, [r3, #-24]
    while( bytesProcessed < linkAdrReq->PayloadSize )
 8017774:	68fb      	ldr	r3, [r7, #12]
 8017776:	7a1b      	ldrb	r3, [r3, #8]
 8017778:	f897 2056 	ldrb.w	r2, [r7, #86]	@ 0x56
 801777c:	429a      	cmp	r2, r3
 801777e:	f4ff aedd 	bcc.w	801753c <RegionAU915LinkAdrReq+0x4c>
 8017782:	e002      	b.n	801778a <RegionAU915LinkAdrReq+0x29a>
 8017784:	20001f94 	.word	0x20001f94
            break; // break loop, since no more request has been found
 8017788:	bf00      	nop
        }
    }

    // FCC 15.247 paragraph F mandates to hop on at least 2 125 kHz channels
    if( ( linkAdrParams.Datarate < DR_6 ) && ( RegionCommonCountChannels( channelsMask, 0, 4 ) < 2 ) )
 801778a:	f997 304d 	ldrsb.w	r3, [r7, #77]	@ 0x4d
 801778e:	2b05      	cmp	r3, #5
 8017790:	dc0f      	bgt.n	80177b2 <RegionAU915LinkAdrReq+0x2c2>
 8017792:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8017796:	2204      	movs	r2, #4
 8017798:	2100      	movs	r1, #0
 801779a:	4618      	mov	r0, r3
 801779c:	f000 fcdc 	bl	8018158 <RegionCommonCountChannels>
 80177a0:	4603      	mov	r3, r0
 80177a2:	2b01      	cmp	r3, #1
 80177a4:	d805      	bhi.n	80177b2 <RegionAU915LinkAdrReq+0x2c2>
    {
        status &= 0xFE; // Channel mask KO
 80177a6:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 80177aa:	f023 0301 	bic.w	r3, r3, #1
 80177ae:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
    }

    // Get the minimum possible datarate
    getPhy.Attribute = PHY_MIN_TX_DR;
 80177b2:	2302      	movs	r3, #2
 80177b4:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
    getPhy.UplinkDwellTime = linkAdrReq->UplinkDwellTime;
 80177b8:	68fb      	ldr	r3, [r7, #12]
 80177ba:	7a5b      	ldrb	r3, [r3, #9]
 80177bc:	f887 303a 	strb.w	r3, [r7, #58]	@ 0x3a
    phyParam = RegionAU915GetPhyParam( &getPhy );
 80177c0:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80177c4:	4618      	mov	r0, r3
 80177c6:	f7ff f8dd 	bl	8016984 <RegionAU915GetPhyParam>
 80177ca:	4603      	mov	r3, r0
 80177cc:	637b      	str	r3, [r7, #52]	@ 0x34

    linkAdrVerifyParams.Status = status;
 80177ce:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 80177d2:	763b      	strb	r3, [r7, #24]
    linkAdrVerifyParams.AdrEnabled = linkAdrReq->AdrEnabled;
 80177d4:	68fb      	ldr	r3, [r7, #12]
 80177d6:	7a9b      	ldrb	r3, [r3, #10]
 80177d8:	767b      	strb	r3, [r7, #25]
    linkAdrVerifyParams.Datarate = linkAdrParams.Datarate;
 80177da:	f997 304d 	ldrsb.w	r3, [r7, #77]	@ 0x4d
 80177de:	76bb      	strb	r3, [r7, #26]
    linkAdrVerifyParams.TxPower = linkAdrParams.TxPower;
 80177e0:	f997 304e 	ldrsb.w	r3, [r7, #78]	@ 0x4e
 80177e4:	76fb      	strb	r3, [r7, #27]
    linkAdrVerifyParams.NbRep = linkAdrParams.NbRep;
 80177e6:	f897 304c 	ldrb.w	r3, [r7, #76]	@ 0x4c
 80177ea:	773b      	strb	r3, [r7, #28]
    linkAdrVerifyParams.CurrentDatarate = linkAdrReq->CurrentDatarate;
 80177ec:	68fb      	ldr	r3, [r7, #12]
 80177ee:	f993 300b 	ldrsb.w	r3, [r3, #11]
 80177f2:	777b      	strb	r3, [r7, #29]
    linkAdrVerifyParams.CurrentTxPower = linkAdrReq->CurrentTxPower;
 80177f4:	68fb      	ldr	r3, [r7, #12]
 80177f6:	f993 300c 	ldrsb.w	r3, [r3, #12]
 80177fa:	77bb      	strb	r3, [r7, #30]
    linkAdrVerifyParams.CurrentNbRep = linkAdrReq->CurrentNbRep;
 80177fc:	68fb      	ldr	r3, [r7, #12]
 80177fe:	7b5b      	ldrb	r3, [r3, #13]
 8017800:	b25b      	sxtb	r3, r3
 8017802:	77fb      	strb	r3, [r7, #31]
    linkAdrVerifyParams.NbChannels = AU915_MAX_NB_CHANNELS;
 8017804:	2348      	movs	r3, #72	@ 0x48
 8017806:	f887 3020 	strb.w	r3, [r7, #32]
    linkAdrVerifyParams.ChannelsMask = channelsMask;
 801780a:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 801780e:	627b      	str	r3, [r7, #36]	@ 0x24
    linkAdrVerifyParams.MinDatarate = ( int8_t )phyParam.Value;
 8017810:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8017812:	b25b      	sxtb	r3, r3
 8017814:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
    linkAdrVerifyParams.MaxDatarate = AU915_TX_MAX_DATARATE;
 8017818:	230d      	movs	r3, #13
 801781a:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
    linkAdrVerifyParams.Channels = RegionNvmGroup2->Channels;
 801781e:	4b3f      	ldr	r3, [pc, #252]	@ (801791c <RegionAU915LinkAdrReq+0x42c>)
 8017820:	681b      	ldr	r3, [r3, #0]
 8017822:	62fb      	str	r3, [r7, #44]	@ 0x2c
    linkAdrVerifyParams.MinTxPower = AU915_MIN_TX_POWER;
 8017824:	230e      	movs	r3, #14
 8017826:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
    linkAdrVerifyParams.MaxTxPower = AU915_MAX_TX_POWER;
 801782a:	2300      	movs	r3, #0
 801782c:	f887 3031 	strb.w	r3, [r7, #49]	@ 0x31
    linkAdrVerifyParams.Version = linkAdrReq->Version;
 8017830:	68fb      	ldr	r3, [r7, #12]
 8017832:	681b      	ldr	r3, [r3, #0]
 8017834:	617b      	str	r3, [r7, #20]

    // Verify the parameters and update, if necessary
    status = RegionCommonLinkAdrReqVerifyParams( &linkAdrVerifyParams, &linkAdrParams.Datarate, &linkAdrParams.TxPower, &linkAdrParams.NbRep );
 8017836:	f107 044c 	add.w	r4, r7, #76	@ 0x4c
 801783a:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 801783e:	1c9a      	adds	r2, r3, #2
 8017840:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8017844:	1c59      	adds	r1, r3, #1
 8017846:	f107 0014 	add.w	r0, r7, #20
 801784a:	4623      	mov	r3, r4
 801784c:	f000 fe22 	bl	8018494 <RegionCommonLinkAdrReqVerifyParams>
 8017850:	4603      	mov	r3, r0
 8017852:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

    // Update channelsMask if everything is correct
    if( status == 0x07 )
 8017856:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 801785a:	2b07      	cmp	r3, #7
 801785c:	d147      	bne.n	80178ee <RegionAU915LinkAdrReq+0x3fe>
    {
        // Copy Mask
        RegionCommonChanMaskCopy( RegionNvmGroup2->ChannelsMask, channelsMask, 6 );
 801785e:	4b2f      	ldr	r3, [pc, #188]	@ (801791c <RegionAU915LinkAdrReq+0x42c>)
 8017860:	681b      	ldr	r3, [r3, #0]
 8017862:	f503 7358 	add.w	r3, r3, #864	@ 0x360
 8017866:	f107 0140 	add.w	r1, r7, #64	@ 0x40
 801786a:	2206      	movs	r2, #6
 801786c:	4618      	mov	r0, r3
 801786e:	f000 fc9f 	bl	80181b0 <RegionCommonChanMaskCopy>

        RegionNvmGroup1->ChannelsMaskRemaining[0] &= RegionNvmGroup2->ChannelsMask[0];
 8017872:	4b2b      	ldr	r3, [pc, #172]	@ (8017920 <RegionAU915LinkAdrReq+0x430>)
 8017874:	681b      	ldr	r3, [r3, #0]
 8017876:	8819      	ldrh	r1, [r3, #0]
 8017878:	4b28      	ldr	r3, [pc, #160]	@ (801791c <RegionAU915LinkAdrReq+0x42c>)
 801787a:	681b      	ldr	r3, [r3, #0]
 801787c:	f8b3 2360 	ldrh.w	r2, [r3, #864]	@ 0x360
 8017880:	4b27      	ldr	r3, [pc, #156]	@ (8017920 <RegionAU915LinkAdrReq+0x430>)
 8017882:	681b      	ldr	r3, [r3, #0]
 8017884:	400a      	ands	r2, r1
 8017886:	b292      	uxth	r2, r2
 8017888:	801a      	strh	r2, [r3, #0]
        RegionNvmGroup1->ChannelsMaskRemaining[1] &= RegionNvmGroup2->ChannelsMask[1];
 801788a:	4b25      	ldr	r3, [pc, #148]	@ (8017920 <RegionAU915LinkAdrReq+0x430>)
 801788c:	681b      	ldr	r3, [r3, #0]
 801788e:	8859      	ldrh	r1, [r3, #2]
 8017890:	4b22      	ldr	r3, [pc, #136]	@ (801791c <RegionAU915LinkAdrReq+0x42c>)
 8017892:	681b      	ldr	r3, [r3, #0]
 8017894:	f8b3 2362 	ldrh.w	r2, [r3, #866]	@ 0x362
 8017898:	4b21      	ldr	r3, [pc, #132]	@ (8017920 <RegionAU915LinkAdrReq+0x430>)
 801789a:	681b      	ldr	r3, [r3, #0]
 801789c:	400a      	ands	r2, r1
 801789e:	b292      	uxth	r2, r2
 80178a0:	805a      	strh	r2, [r3, #2]
        RegionNvmGroup1->ChannelsMaskRemaining[2] &= RegionNvmGroup2->ChannelsMask[2];
 80178a2:	4b1f      	ldr	r3, [pc, #124]	@ (8017920 <RegionAU915LinkAdrReq+0x430>)
 80178a4:	681b      	ldr	r3, [r3, #0]
 80178a6:	8899      	ldrh	r1, [r3, #4]
 80178a8:	4b1c      	ldr	r3, [pc, #112]	@ (801791c <RegionAU915LinkAdrReq+0x42c>)
 80178aa:	681b      	ldr	r3, [r3, #0]
 80178ac:	f8b3 2364 	ldrh.w	r2, [r3, #868]	@ 0x364
 80178b0:	4b1b      	ldr	r3, [pc, #108]	@ (8017920 <RegionAU915LinkAdrReq+0x430>)
 80178b2:	681b      	ldr	r3, [r3, #0]
 80178b4:	400a      	ands	r2, r1
 80178b6:	b292      	uxth	r2, r2
 80178b8:	809a      	strh	r2, [r3, #4]
        RegionNvmGroup1->ChannelsMaskRemaining[3] &= RegionNvmGroup2->ChannelsMask[3];
 80178ba:	4b19      	ldr	r3, [pc, #100]	@ (8017920 <RegionAU915LinkAdrReq+0x430>)
 80178bc:	681b      	ldr	r3, [r3, #0]
 80178be:	88d9      	ldrh	r1, [r3, #6]
 80178c0:	4b16      	ldr	r3, [pc, #88]	@ (801791c <RegionAU915LinkAdrReq+0x42c>)
 80178c2:	681b      	ldr	r3, [r3, #0]
 80178c4:	f8b3 2366 	ldrh.w	r2, [r3, #870]	@ 0x366
 80178c8:	4b15      	ldr	r3, [pc, #84]	@ (8017920 <RegionAU915LinkAdrReq+0x430>)
 80178ca:	681b      	ldr	r3, [r3, #0]
 80178cc:	400a      	ands	r2, r1
 80178ce:	b292      	uxth	r2, r2
 80178d0:	80da      	strh	r2, [r3, #6]
        RegionNvmGroup1->ChannelsMaskRemaining[4] = RegionNvmGroup2->ChannelsMask[4];
 80178d2:	4b12      	ldr	r3, [pc, #72]	@ (801791c <RegionAU915LinkAdrReq+0x42c>)
 80178d4:	681a      	ldr	r2, [r3, #0]
 80178d6:	4b12      	ldr	r3, [pc, #72]	@ (8017920 <RegionAU915LinkAdrReq+0x430>)
 80178d8:	681b      	ldr	r3, [r3, #0]
 80178da:	f8b2 2368 	ldrh.w	r2, [r2, #872]	@ 0x368
 80178de:	811a      	strh	r2, [r3, #8]
        RegionNvmGroup1->ChannelsMaskRemaining[5] = RegionNvmGroup2->ChannelsMask[5];
 80178e0:	4b0e      	ldr	r3, [pc, #56]	@ (801791c <RegionAU915LinkAdrReq+0x42c>)
 80178e2:	681a      	ldr	r2, [r3, #0]
 80178e4:	4b0e      	ldr	r3, [pc, #56]	@ (8017920 <RegionAU915LinkAdrReq+0x430>)
 80178e6:	681b      	ldr	r3, [r3, #0]
 80178e8:	f8b2 236a 	ldrh.w	r2, [r2, #874]	@ 0x36a
 80178ec:	815a      	strh	r2, [r3, #10]
    }

    // Update status variables
    *drOut = linkAdrParams.Datarate;
 80178ee:	f997 204d 	ldrsb.w	r2, [r7, #77]	@ 0x4d
 80178f2:	68bb      	ldr	r3, [r7, #8]
 80178f4:	701a      	strb	r2, [r3, #0]
    *txPowOut = linkAdrParams.TxPower;
 80178f6:	f997 204e 	ldrsb.w	r2, [r7, #78]	@ 0x4e
 80178fa:	687b      	ldr	r3, [r7, #4]
 80178fc:	701a      	strb	r2, [r3, #0]
    *nbRepOut = linkAdrParams.NbRep;
 80178fe:	f897 204c 	ldrb.w	r2, [r7, #76]	@ 0x4c
 8017902:	683b      	ldr	r3, [r7, #0]
 8017904:	701a      	strb	r2, [r3, #0]
    *nbBytesParsed = bytesProcessed;
 8017906:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8017908:	f897 2056 	ldrb.w	r2, [r7, #86]	@ 0x56
 801790c:	701a      	strb	r2, [r3, #0]

#endif /* REGION_AU915 */
    return status;
 801790e:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
}
 8017912:	4618      	mov	r0, r3
 8017914:	375c      	adds	r7, #92	@ 0x5c
 8017916:	46bd      	mov	sp, r7
 8017918:	bd90      	pop	{r4, r7, pc}
 801791a:	bf00      	nop
 801791c:	20001f94 	.word	0x20001f94
 8017920:	20001f90 	.word	0x20001f90

08017924 <RegionAU915RxParamSetupReq>:

uint8_t RegionAU915RxParamSetupReq( RxParamSetupReqParams_t* rxParamSetupReq )
{
 8017924:	b580      	push	{r7, lr}
 8017926:	b084      	sub	sp, #16
 8017928:	af00      	add	r7, sp, #0
 801792a:	6078      	str	r0, [r7, #4]
    uint8_t status = 0x07;
 801792c:	2307      	movs	r3, #7
 801792e:	73fb      	strb	r3, [r7, #15]
#if defined( REGION_AU915 )

    // Verify radio frequency
    if( VerifyRfFreq( rxParamSetupReq->Frequency ) == false )
 8017930:	687b      	ldr	r3, [r7, #4]
 8017932:	685b      	ldr	r3, [r3, #4]
 8017934:	4618      	mov	r0, r3
 8017936:	f7fe ffaf 	bl	8016898 <VerifyRfFreq>
 801793a:	4603      	mov	r3, r0
 801793c:	f083 0301 	eor.w	r3, r3, #1
 8017940:	b2db      	uxtb	r3, r3
 8017942:	2b00      	cmp	r3, #0
 8017944:	d003      	beq.n	801794e <RegionAU915RxParamSetupReq+0x2a>
    {
        status &= 0xFE; // Channel frequency KO
 8017946:	7bfb      	ldrb	r3, [r7, #15]
 8017948:	f023 0301 	bic.w	r3, r3, #1
 801794c:	73fb      	strb	r3, [r7, #15]
    }

    // Verify datarate
    if( RegionCommonValueInRange( rxParamSetupReq->Datarate, AU915_RX_MIN_DATARATE, AU915_RX_MAX_DATARATE ) == false )
 801794e:	687b      	ldr	r3, [r7, #4]
 8017950:	f993 3000 	ldrsb.w	r3, [r3]
 8017954:	220d      	movs	r2, #13
 8017956:	2108      	movs	r1, #8
 8017958:	4618      	mov	r0, r3
 801795a:	f000 fbac 	bl	80180b6 <RegionCommonValueInRange>
 801795e:	4603      	mov	r3, r0
 8017960:	2b00      	cmp	r3, #0
 8017962:	d103      	bne.n	801796c <RegionAU915RxParamSetupReq+0x48>
    {
        status &= 0xFD; // Datarate KO
 8017964:	7bfb      	ldrb	r3, [r7, #15]
 8017966:	f023 0302 	bic.w	r3, r3, #2
 801796a:	73fb      	strb	r3, [r7, #15]
    }
    if( ( rxParamSetupReq->Datarate == DR_7 ) ||
 801796c:	687b      	ldr	r3, [r7, #4]
 801796e:	f993 3000 	ldrsb.w	r3, [r3]
 8017972:	2b07      	cmp	r3, #7
 8017974:	d004      	beq.n	8017980 <RegionAU915RxParamSetupReq+0x5c>
        ( rxParamSetupReq->Datarate > DR_13 ) )
 8017976:	687b      	ldr	r3, [r7, #4]
 8017978:	f993 3000 	ldrsb.w	r3, [r3]
    if( ( rxParamSetupReq->Datarate == DR_7 ) ||
 801797c:	2b0d      	cmp	r3, #13
 801797e:	dd03      	ble.n	8017988 <RegionAU915RxParamSetupReq+0x64>
    {
        status &= 0xFD; // Datarate KO
 8017980:	7bfb      	ldrb	r3, [r7, #15]
 8017982:	f023 0302 	bic.w	r3, r3, #2
 8017986:	73fb      	strb	r3, [r7, #15]
    }

    // Verify datarate offset
    if( RegionCommonValueInRange( rxParamSetupReq->DrOffset, AU915_MIN_RX1_DR_OFFSET, AU915_MAX_RX1_DR_OFFSET ) == false )
 8017988:	687b      	ldr	r3, [r7, #4]
 801798a:	f993 3001 	ldrsb.w	r3, [r3, #1]
 801798e:	2205      	movs	r2, #5
 8017990:	2100      	movs	r1, #0
 8017992:	4618      	mov	r0, r3
 8017994:	f000 fb8f 	bl	80180b6 <RegionCommonValueInRange>
 8017998:	4603      	mov	r3, r0
 801799a:	2b00      	cmp	r3, #0
 801799c:	d103      	bne.n	80179a6 <RegionAU915RxParamSetupReq+0x82>
    {
        status &= 0xFB; // Rx1DrOffset range KO
 801799e:	7bfb      	ldrb	r3, [r7, #15]
 80179a0:	f023 0304 	bic.w	r3, r3, #4
 80179a4:	73fb      	strb	r3, [r7, #15]
    }

#endif /* REGION_AU915 */
    return status;
 80179a6:	7bfb      	ldrb	r3, [r7, #15]
}
 80179a8:	4618      	mov	r0, r3
 80179aa:	3710      	adds	r7, #16
 80179ac:	46bd      	mov	sp, r7
 80179ae:	bd80      	pop	{r7, pc}

080179b0 <RegionAU915NewChannelReq>:

int8_t RegionAU915NewChannelReq( NewChannelReqParams_t* newChannelReq )
{
 80179b0:	b480      	push	{r7}
 80179b2:	b083      	sub	sp, #12
 80179b4:	af00      	add	r7, sp, #0
 80179b6:	6078      	str	r0, [r7, #4]
    // Do not accept the request
    return -1;
 80179b8:	f04f 33ff 	mov.w	r3, #4294967295
}
 80179bc:	4618      	mov	r0, r3
 80179be:	370c      	adds	r7, #12
 80179c0:	46bd      	mov	sp, r7
 80179c2:	bc80      	pop	{r7}
 80179c4:	4770      	bx	lr

080179c6 <RegionAU915TxParamSetupReq>:

int8_t RegionAU915TxParamSetupReq( TxParamSetupReqParams_t* txParamSetupReq )
{
 80179c6:	b480      	push	{r7}
 80179c8:	b083      	sub	sp, #12
 80179ca:	af00      	add	r7, sp, #0
 80179cc:	6078      	str	r0, [r7, #4]
    // Accept the request
    return 0;
 80179ce:	2300      	movs	r3, #0
}
 80179d0:	4618      	mov	r0, r3
 80179d2:	370c      	adds	r7, #12
 80179d4:	46bd      	mov	sp, r7
 80179d6:	bc80      	pop	{r7}
 80179d8:	4770      	bx	lr

080179da <RegionAU915DlChannelReq>:

int8_t RegionAU915DlChannelReq( DlChannelReqParams_t* dlChannelReq )
{
 80179da:	b480      	push	{r7}
 80179dc:	b083      	sub	sp, #12
 80179de:	af00      	add	r7, sp, #0
 80179e0:	6078      	str	r0, [r7, #4]
    // Do not accept the request
    return -1;
 80179e2:	f04f 33ff 	mov.w	r3, #4294967295
}
 80179e6:	4618      	mov	r0, r3
 80179e8:	370c      	adds	r7, #12
 80179ea:	46bd      	mov	sp, r7
 80179ec:	bc80      	pop	{r7}
 80179ee:	4770      	bx	lr

080179f0 <RegionAU915AlternateDr>:

int8_t RegionAU915AlternateDr( int8_t currentDr, AlternateDrType_t type )
{
 80179f0:	b480      	push	{r7}
 80179f2:	b083      	sub	sp, #12
 80179f4:	af00      	add	r7, sp, #0
 80179f6:	4603      	mov	r3, r0
 80179f8:	460a      	mov	r2, r1
 80179fa:	71fb      	strb	r3, [r7, #7]
 80179fc:	4613      	mov	r3, r2
 80179fe:	71bb      	strb	r3, [r7, #6]
#if defined( REGION_AU915 )
    // Alternates the data rate according to the channel sequence:
    // Eight times a 125kHz DR_2 and then one 500kHz DR_6 channel
    if( type == ALTERNATE_DR )
 8017a00:	79bb      	ldrb	r3, [r7, #6]
 8017a02:	2b00      	cmp	r3, #0
 8017a04:	d106      	bne.n	8017a14 <RegionAU915AlternateDr+0x24>
    {
        RegionNvmGroup1->JoinTrialsCounter++;
 8017a06:	4b13      	ldr	r3, [pc, #76]	@ (8017a54 <RegionAU915AlternateDr+0x64>)
 8017a08:	681b      	ldr	r3, [r3, #0]
 8017a0a:	7b5a      	ldrb	r2, [r3, #13]
 8017a0c:	3201      	adds	r2, #1
 8017a0e:	b2d2      	uxtb	r2, r2
 8017a10:	735a      	strb	r2, [r3, #13]
 8017a12:	e005      	b.n	8017a20 <RegionAU915AlternateDr+0x30>
    }
    else
    {
        RegionNvmGroup1->JoinTrialsCounter--;
 8017a14:	4b0f      	ldr	r3, [pc, #60]	@ (8017a54 <RegionAU915AlternateDr+0x64>)
 8017a16:	681b      	ldr	r3, [r3, #0]
 8017a18:	7b5a      	ldrb	r2, [r3, #13]
 8017a1a:	3a01      	subs	r2, #1
 8017a1c:	b2d2      	uxtb	r2, r2
 8017a1e:	735a      	strb	r2, [r3, #13]
    }

    if( RegionNvmGroup1->JoinTrialsCounter % 9 == 0 )
 8017a20:	4b0c      	ldr	r3, [pc, #48]	@ (8017a54 <RegionAU915AlternateDr+0x64>)
 8017a22:	681b      	ldr	r3, [r3, #0]
 8017a24:	7b5a      	ldrb	r2, [r3, #13]
 8017a26:	4b0c      	ldr	r3, [pc, #48]	@ (8017a58 <RegionAU915AlternateDr+0x68>)
 8017a28:	fba3 1302 	umull	r1, r3, r3, r2
 8017a2c:	0859      	lsrs	r1, r3, #1
 8017a2e:	460b      	mov	r3, r1
 8017a30:	00db      	lsls	r3, r3, #3
 8017a32:	440b      	add	r3, r1
 8017a34:	1ad3      	subs	r3, r2, r3
 8017a36:	b2db      	uxtb	r3, r3
 8017a38:	2b00      	cmp	r3, #0
 8017a3a:	d102      	bne.n	8017a42 <RegionAU915AlternateDr+0x52>
    {
        // Use DR_6 every 9th times.
        currentDr = DR_6;
 8017a3c:	2306      	movs	r3, #6
 8017a3e:	71fb      	strb	r3, [r7, #7]
 8017a40:	e001      	b.n	8017a46 <RegionAU915AlternateDr+0x56>
    }
    else
    {
        currentDr = DR_2;
 8017a42:	2302      	movs	r3, #2
 8017a44:	71fb      	strb	r3, [r7, #7]
    }
    return currentDr;
 8017a46:	f997 3007 	ldrsb.w	r3, [r7, #7]
#else
    return -1;
#endif /* REGION_AU915 */
}
 8017a4a:	4618      	mov	r0, r3
 8017a4c:	370c      	adds	r7, #12
 8017a4e:	46bd      	mov	sp, r7
 8017a50:	bc80      	pop	{r7}
 8017a52:	4770      	bx	lr
 8017a54:	20001f90 	.word	0x20001f90
 8017a58:	38e38e39 	.word	0x38e38e39

08017a5c <RegionAU915NextChannel>:

LoRaMacStatus_t RegionAU915NextChannel( NextChanParams_t* nextChanParams, uint8_t* channel, TimerTime_t* time, TimerTime_t* aggregatedTimeOff )
{
 8017a5c:	b580      	push	{r7, lr}
 8017a5e:	b0a8      	sub	sp, #160	@ 0xa0
 8017a60:	af02      	add	r7, sp, #8
 8017a62:	60f8      	str	r0, [r7, #12]
 8017a64:	60b9      	str	r1, [r7, #8]
 8017a66:	607a      	str	r2, [r7, #4]
 8017a68:	603b      	str	r3, [r7, #0]
#if defined( REGION_AU915 )
    uint8_t nbEnabledChannels = 0;
 8017a6a:	2300      	movs	r3, #0
 8017a6c:	f887 3095 	strb.w	r3, [r7, #149]	@ 0x95
    uint8_t nbRestrictedChannels = 0;
 8017a70:	2300      	movs	r3, #0
 8017a72:	f887 3094 	strb.w	r3, [r7, #148]	@ 0x94
    uint8_t enabledChannels[AU915_MAX_NB_CHANNELS] = { 0 };
 8017a76:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8017a7a:	2248      	movs	r2, #72	@ 0x48
 8017a7c:	2100      	movs	r1, #0
 8017a7e:	4618      	mov	r0, r3
 8017a80:	f009 f9c3 	bl	8020e0a <memset>
    RegionCommonIdentifyChannelsParam_t identifyChannelsParam;
    RegionCommonCountNbOfEnabledChannelsParams_t countChannelsParams;
    LoRaMacStatus_t status = LORAMAC_STATUS_NO_CHANNEL_FOUND;
 8017a84:	230c      	movs	r3, #12
 8017a86:	f887 3096 	strb.w	r3, [r7, #150]	@ 0x96

    // Count 125kHz channels
    if( RegionCommonCountChannels( RegionNvmGroup1->ChannelsMaskRemaining, 0, 4 ) == 0 )
 8017a8a:	4b67      	ldr	r3, [pc, #412]	@ (8017c28 <RegionAU915NextChannel+0x1cc>)
 8017a8c:	681b      	ldr	r3, [r3, #0]
 8017a8e:	2204      	movs	r2, #4
 8017a90:	2100      	movs	r1, #0
 8017a92:	4618      	mov	r0, r3
 8017a94:	f000 fb60 	bl	8018158 <RegionCommonCountChannels>
 8017a98:	4603      	mov	r3, r0
 8017a9a:	2b00      	cmp	r3, #0
 8017a9c:	d10e      	bne.n	8017abc <RegionAU915NextChannel+0x60>
    { // Reactivate default channels
        RegionCommonChanMaskCopy( RegionNvmGroup1->ChannelsMaskRemaining, RegionNvmGroup2->ChannelsMask, 4  );
 8017a9e:	4b62      	ldr	r3, [pc, #392]	@ (8017c28 <RegionAU915NextChannel+0x1cc>)
 8017aa0:	681b      	ldr	r3, [r3, #0]
 8017aa2:	4618      	mov	r0, r3
 8017aa4:	4b61      	ldr	r3, [pc, #388]	@ (8017c2c <RegionAU915NextChannel+0x1d0>)
 8017aa6:	681b      	ldr	r3, [r3, #0]
 8017aa8:	f503 7358 	add.w	r3, r3, #864	@ 0x360
 8017aac:	2204      	movs	r2, #4
 8017aae:	4619      	mov	r1, r3
 8017ab0:	f000 fb7e 	bl	80181b0 <RegionCommonChanMaskCopy>

        RegionNvmGroup1->JoinChannelGroupsCurrentIndex = 0;
 8017ab4:	4b5c      	ldr	r3, [pc, #368]	@ (8017c28 <RegionAU915NextChannel+0x1cc>)
 8017ab6:	681b      	ldr	r3, [r3, #0]
 8017ab8:	2200      	movs	r2, #0
 8017aba:	731a      	strb	r2, [r3, #12]
    }
    // Check other channels
    if( nextChanParams->Datarate >= DR_6 )
 8017abc:	68fb      	ldr	r3, [r7, #12]
 8017abe:	f993 3008 	ldrsb.w	r3, [r3, #8]
 8017ac2:	2b05      	cmp	r3, #5
 8017ac4:	dd0c      	ble.n	8017ae0 <RegionAU915NextChannel+0x84>
    {
        if( ( RegionNvmGroup1->ChannelsMaskRemaining[4] & CHANNELS_MASK_500KHZ_MASK ) == 0 )
 8017ac6:	4b58      	ldr	r3, [pc, #352]	@ (8017c28 <RegionAU915NextChannel+0x1cc>)
 8017ac8:	681b      	ldr	r3, [r3, #0]
 8017aca:	891b      	ldrh	r3, [r3, #8]
 8017acc:	b2db      	uxtb	r3, r3
 8017ace:	2b00      	cmp	r3, #0
 8017ad0:	d106      	bne.n	8017ae0 <RegionAU915NextChannel+0x84>
        {
            RegionNvmGroup1->ChannelsMaskRemaining[4] = RegionNvmGroup2->ChannelsMask[4];
 8017ad2:	4b56      	ldr	r3, [pc, #344]	@ (8017c2c <RegionAU915NextChannel+0x1d0>)
 8017ad4:	681a      	ldr	r2, [r3, #0]
 8017ad6:	4b54      	ldr	r3, [pc, #336]	@ (8017c28 <RegionAU915NextChannel+0x1cc>)
 8017ad8:	681b      	ldr	r3, [r3, #0]
 8017ada:	f8b2 2368 	ldrh.w	r2, [r2, #872]	@ 0x368
 8017ade:	811a      	strh	r2, [r3, #8]
        }
    }

    // Search how many channels are enabled
    countChannelsParams.Joined = nextChanParams->Joined;
 8017ae0:	68fb      	ldr	r3, [r7, #12]
 8017ae2:	7a5b      	ldrb	r3, [r3, #9]
 8017ae4:	753b      	strb	r3, [r7, #20]
    countChannelsParams.Datarate = nextChanParams->Datarate;
 8017ae6:	68fb      	ldr	r3, [r7, #12]
 8017ae8:	f993 3008 	ldrsb.w	r3, [r3, #8]
 8017aec:	b2db      	uxtb	r3, r3
 8017aee:	757b      	strb	r3, [r7, #21]
    countChannelsParams.ChannelsMask = RegionNvmGroup1->ChannelsMaskRemaining;
 8017af0:	4b4d      	ldr	r3, [pc, #308]	@ (8017c28 <RegionAU915NextChannel+0x1cc>)
 8017af2:	681b      	ldr	r3, [r3, #0]
 8017af4:	61bb      	str	r3, [r7, #24]
    countChannelsParams.Channels = RegionNvmGroup2->Channels;
 8017af6:	4b4d      	ldr	r3, [pc, #308]	@ (8017c2c <RegionAU915NextChannel+0x1d0>)
 8017af8:	681b      	ldr	r3, [r3, #0]
 8017afa:	61fb      	str	r3, [r7, #28]
#if (defined( REGION_VERSION ) && ( REGION_VERSION == 0x01010003 ))
    countChannelsParams.Bands = RegionNvmGroup1->Bands;
#elif (defined( REGION_VERSION ) && (( REGION_VERSION == 0x02010001 ) || ( REGION_VERSION == 0x02010003 )))
    countChannelsParams.Bands = RegionBands;
 8017afc:	4b4c      	ldr	r3, [pc, #304]	@ (8017c30 <RegionAU915NextChannel+0x1d4>)
 8017afe:	681b      	ldr	r3, [r3, #0]
 8017b00:	623b      	str	r3, [r7, #32]
#endif /* REGION_VERSION */
    countChannelsParams.MaxNbChannels = AU915_MAX_NB_CHANNELS;
 8017b02:	2348      	movs	r3, #72	@ 0x48
 8017b04:	84bb      	strh	r3, [r7, #36]	@ 0x24
    countChannelsParams.JoinChannels = NULL;
 8017b06:	2300      	movs	r3, #0
 8017b08:	62bb      	str	r3, [r7, #40]	@ 0x28

    identifyChannelsParam.AggrTimeOff = nextChanParams->AggrTimeOff;
 8017b0a:	68fb      	ldr	r3, [r7, #12]
 8017b0c:	681b      	ldr	r3, [r3, #0]
 8017b0e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    identifyChannelsParam.LastAggrTx = nextChanParams->LastAggrTx;
 8017b10:	68fb      	ldr	r3, [r7, #12]
 8017b12:	685b      	ldr	r3, [r3, #4]
 8017b14:	633b      	str	r3, [r7, #48]	@ 0x30
    identifyChannelsParam.DutyCycleEnabled = nextChanParams->DutyCycleEnabled;
 8017b16:	68fb      	ldr	r3, [r7, #12]
 8017b18:	7a9b      	ldrb	r3, [r3, #10]
 8017b1a:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
    identifyChannelsParam.MaxBands = AU915_MAX_NB_BANDS;
 8017b1e:	2301      	movs	r3, #1
 8017b20:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35

    identifyChannelsParam.ElapsedTimeSinceStartUp = nextChanParams->ElapsedTimeSinceStartUp;
 8017b24:	68fa      	ldr	r2, [r7, #12]
 8017b26:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8017b2a:	320c      	adds	r2, #12
 8017b2c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8017b30:	e883 0003 	stmia.w	r3, {r0, r1}
    identifyChannelsParam.LastTxIsJoinRequest = nextChanParams->LastTxIsJoinRequest;
 8017b34:	68fb      	ldr	r3, [r7, #12]
 8017b36:	7d1b      	ldrb	r3, [r3, #20]
 8017b38:	f887 3040 	strb.w	r3, [r7, #64]	@ 0x40
    identifyChannelsParam.ExpectedTimeOnAir = GetTimeOnAir( nextChanParams->Datarate, nextChanParams->PktLen );
 8017b3c:	68fb      	ldr	r3, [r7, #12]
 8017b3e:	f993 2008 	ldrsb.w	r2, [r3, #8]
 8017b42:	68fb      	ldr	r3, [r7, #12]
 8017b44:	8adb      	ldrh	r3, [r3, #22]
 8017b46:	4619      	mov	r1, r3
 8017b48:	4610      	mov	r0, r2
 8017b4a:	f7fe feeb 	bl	8016924 <GetTimeOnAir>
 8017b4e:	4603      	mov	r3, r0
 8017b50:	647b      	str	r3, [r7, #68]	@ 0x44

    identifyChannelsParam.CountNbOfEnabledChannelsParam = &countChannelsParams;
 8017b52:	f107 0314 	add.w	r3, r7, #20
 8017b56:	64bb      	str	r3, [r7, #72]	@ 0x48

    status = RegionCommonIdentifyChannels( &identifyChannelsParam, aggregatedTimeOff, enabledChannels,
 8017b58:	f107 0195 	add.w	r1, r7, #149	@ 0x95
 8017b5c:	f107 024c 	add.w	r2, r7, #76	@ 0x4c
 8017b60:	f107 002c 	add.w	r0, r7, #44	@ 0x2c
 8017b64:	687b      	ldr	r3, [r7, #4]
 8017b66:	9301      	str	r3, [sp, #4]
 8017b68:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 8017b6c:	9300      	str	r3, [sp, #0]
 8017b6e:	460b      	mov	r3, r1
 8017b70:	6839      	ldr	r1, [r7, #0]
 8017b72:	f000 fee4 	bl	801893e <RegionCommonIdentifyChannels>
 8017b76:	4603      	mov	r3, r0
 8017b78:	f887 3096 	strb.w	r3, [r7, #150]	@ 0x96
                                           &nbEnabledChannels, &nbRestrictedChannels, time );

    if( status == LORAMAC_STATUS_OK )
 8017b7c:	f897 3096 	ldrb.w	r3, [r7, #150]	@ 0x96
 8017b80:	2b00      	cmp	r3, #0
 8017b82:	d14a      	bne.n	8017c1a <RegionAU915NextChannel+0x1be>
    {
        if( nextChanParams->Joined == true )
 8017b84:	68fb      	ldr	r3, [r7, #12]
 8017b86:	7a5b      	ldrb	r3, [r3, #9]
 8017b88:	2b00      	cmp	r3, #0
 8017b8a:	d00e      	beq.n	8017baa <RegionAU915NextChannel+0x14e>
        {
            // Choose randomly on of the remaining channels
            *channel = enabledChannels[randr( 0, nbEnabledChannels - 1 )];
 8017b8c:	f897 3095 	ldrb.w	r3, [r7, #149]	@ 0x95
 8017b90:	3b01      	subs	r3, #1
 8017b92:	4619      	mov	r1, r3
 8017b94:	2000      	movs	r0, #0
 8017b96:	f003 fbb9 	bl	801b30c <randr>
 8017b9a:	4603      	mov	r3, r0
 8017b9c:	3398      	adds	r3, #152	@ 0x98
 8017b9e:	443b      	add	r3, r7
 8017ba0:	f813 2c4c 	ldrb.w	r2, [r3, #-76]
 8017ba4:	68bb      	ldr	r3, [r7, #8]
 8017ba6:	701a      	strb	r2, [r3, #0]
 8017ba8:	e02e      	b.n	8017c08 <RegionAU915NextChannel+0x1ac>
            // follow a random channel selection sequence. It probes alternating one out of a
            // group of eight 125 kHz channels followed by probing one 500 kHz channel each pass.
            // Each time a 125 kHz channel will be selected from another group.

            // 125kHz Channels (0 - 63) DR2
            if( nextChanParams->Datarate == DR_2 )
 8017baa:	68fb      	ldr	r3, [r7, #12]
 8017bac:	f993 3008 	ldrsb.w	r3, [r3, #8]
 8017bb0:	2b02      	cmp	r3, #2
 8017bb2:	d10e      	bne.n	8017bd2 <RegionAU915NextChannel+0x176>
            {
                if( RegionBaseUSComputeNext125kHzJoinChannel( ( uint16_t* ) RegionNvmGroup1->ChannelsMaskRemaining,
 8017bb4:	4b1c      	ldr	r3, [pc, #112]	@ (8017c28 <RegionAU915NextChannel+0x1cc>)
 8017bb6:	681b      	ldr	r3, [r3, #0]
 8017bb8:	4618      	mov	r0, r3
                    &RegionNvmGroup1->JoinChannelGroupsCurrentIndex, channel ) == LORAMAC_STATUS_PARAMETER_INVALID )
 8017bba:	4b1b      	ldr	r3, [pc, #108]	@ (8017c28 <RegionAU915NextChannel+0x1cc>)
 8017bbc:	681b      	ldr	r3, [r3, #0]
                if( RegionBaseUSComputeNext125kHzJoinChannel( ( uint16_t* ) RegionNvmGroup1->ChannelsMaskRemaining,
 8017bbe:	330c      	adds	r3, #12
 8017bc0:	68ba      	ldr	r2, [r7, #8]
 8017bc2:	4619      	mov	r1, r3
 8017bc4:	f000 f896 	bl	8017cf4 <RegionBaseUSComputeNext125kHzJoinChannel>
 8017bc8:	4603      	mov	r3, r0
 8017bca:	2b03      	cmp	r3, #3
 8017bcc:	d11c      	bne.n	8017c08 <RegionAU915NextChannel+0x1ac>
                {
                    return LORAMAC_STATUS_PARAMETER_INVALID;
 8017bce:	2303      	movs	r3, #3
 8017bd0:	e025      	b.n	8017c1e <RegionAU915NextChannel+0x1c2>
            }
            // 500kHz Channels (64 - 71) DR6
            else
            {
                // Choose the next available channel
                uint8_t i = 0;
 8017bd2:	2300      	movs	r3, #0
 8017bd4:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
                while( ( ( RegionNvmGroup1->ChannelsMaskRemaining[4] & CHANNELS_MASK_500KHZ_MASK ) & ( 1 << i ) ) == 0 )
 8017bd8:	e004      	b.n	8017be4 <RegionAU915NextChannel+0x188>
                {
                    i++;
 8017bda:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
 8017bde:	3301      	adds	r3, #1
 8017be0:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
                while( ( ( RegionNvmGroup1->ChannelsMaskRemaining[4] & CHANNELS_MASK_500KHZ_MASK ) & ( 1 << i ) ) == 0 )
 8017be4:	4b10      	ldr	r3, [pc, #64]	@ (8017c28 <RegionAU915NextChannel+0x1cc>)
 8017be6:	681b      	ldr	r3, [r3, #0]
 8017be8:	891b      	ldrh	r3, [r3, #8]
 8017bea:	b2da      	uxtb	r2, r3
 8017bec:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
 8017bf0:	fa42 f303 	asr.w	r3, r2, r3
 8017bf4:	f003 0301 	and.w	r3, r3, #1
 8017bf8:	2b00      	cmp	r3, #0
 8017bfa:	d0ee      	beq.n	8017bda <RegionAU915NextChannel+0x17e>
                }
                *channel = 64 + i;
 8017bfc:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
 8017c00:	3340      	adds	r3, #64	@ 0x40
 8017c02:	b2da      	uxtb	r2, r3
 8017c04:	68bb      	ldr	r3, [r7, #8]
 8017c06:	701a      	strb	r2, [r3, #0]
            }
        }

        // Disable the channel in the mask
        RegionCommonChanDisable( RegionNvmGroup1->ChannelsMaskRemaining, *channel, AU915_MAX_NB_CHANNELS );
 8017c08:	4b07      	ldr	r3, [pc, #28]	@ (8017c28 <RegionAU915NextChannel+0x1cc>)
 8017c0a:	681b      	ldr	r3, [r3, #0]
 8017c0c:	4618      	mov	r0, r3
 8017c0e:	68bb      	ldr	r3, [r7, #8]
 8017c10:	781b      	ldrb	r3, [r3, #0]
 8017c12:	2248      	movs	r2, #72	@ 0x48
 8017c14:	4619      	mov	r1, r3
 8017c16:	f000 fa6b 	bl	80180f0 <RegionCommonChanDisable>
    }
    return status;
 8017c1a:	f897 3096 	ldrb.w	r3, [r7, #150]	@ 0x96
#else
    return LORAMAC_STATUS_NO_CHANNEL_FOUND;
#endif /* REGION_AU915 */
}
 8017c1e:	4618      	mov	r0, r3
 8017c20:	3798      	adds	r7, #152	@ 0x98
 8017c22:	46bd      	mov	sp, r7
 8017c24:	bd80      	pop	{r7, pc}
 8017c26:	bf00      	nop
 8017c28:	20001f90 	.word	0x20001f90
 8017c2c:	20001f94 	.word	0x20001f94
 8017c30:	20001f98 	.word	0x20001f98

08017c34 <RegionAU915ApplyDrOffset>:
#endif /* REGION_AU915 */
}
#endif /* REGION_VERSION */

uint8_t RegionAU915ApplyDrOffset( uint8_t downlinkDwellTime, int8_t dr, int8_t drOffset )
{
 8017c34:	b480      	push	{r7}
 8017c36:	b085      	sub	sp, #20
 8017c38:	af00      	add	r7, sp, #0
 8017c3a:	4603      	mov	r3, r0
 8017c3c:	71fb      	strb	r3, [r7, #7]
 8017c3e:	460b      	mov	r3, r1
 8017c40:	71bb      	strb	r3, [r7, #6]
 8017c42:	4613      	mov	r3, r2
 8017c44:	717b      	strb	r3, [r7, #5]
#if defined( REGION_AU915 )
    int8_t datarate = DatarateOffsetsAU915[dr][drOffset];
 8017c46:	f997 2006 	ldrsb.w	r2, [r7, #6]
 8017c4a:	f997 1005 	ldrsb.w	r1, [r7, #5]
 8017c4e:	480d      	ldr	r0, [pc, #52]	@ (8017c84 <RegionAU915ApplyDrOffset+0x50>)
 8017c50:	4613      	mov	r3, r2
 8017c52:	005b      	lsls	r3, r3, #1
 8017c54:	4413      	add	r3, r2
 8017c56:	005b      	lsls	r3, r3, #1
 8017c58:	4403      	add	r3, r0
 8017c5a:	440b      	add	r3, r1
 8017c5c:	781b      	ldrb	r3, [r3, #0]
 8017c5e:	73fb      	strb	r3, [r7, #15]

    if( datarate < 0 )
 8017c60:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8017c64:	2b00      	cmp	r3, #0
 8017c66:	da07      	bge.n	8017c78 <RegionAU915ApplyDrOffset+0x44>
    {
        if( downlinkDwellTime == 0 )
 8017c68:	79fb      	ldrb	r3, [r7, #7]
 8017c6a:	2b00      	cmp	r3, #0
 8017c6c:	d102      	bne.n	8017c74 <RegionAU915ApplyDrOffset+0x40>
        {
            datarate = AU915_TX_MIN_DATARATE;
 8017c6e:	2300      	movs	r3, #0
 8017c70:	73fb      	strb	r3, [r7, #15]
 8017c72:	e001      	b.n	8017c78 <RegionAU915ApplyDrOffset+0x44>
        }
        else
        {
            datarate = AU915_DWELL_LIMIT_DATARATE;
 8017c74:	2302      	movs	r3, #2
 8017c76:	73fb      	strb	r3, [r7, #15]
        }
    }
    return datarate;
 8017c78:	7bfb      	ldrb	r3, [r7, #15]
#else
    return 0;
#endif /* REGION_AU915 */
}
 8017c7a:	4618      	mov	r0, r3
 8017c7c:	3714      	adds	r7, #20
 8017c7e:	46bd      	mov	sp, r7
 8017c80:	bc80      	pop	{r7}
 8017c82:	4770      	bx	lr
 8017c84:	08023dd4 	.word	0x08023dd4

08017c88 <FindAvailable125kHzChannels>:
 *
 * \retval Status
 */
static LoRaMacStatus_t FindAvailable125kHzChannels( uint16_t currentChannelMaskLeft,
                                                    uint8_t* findAvailableChannelsIndex, uint8_t* availableChannels )
{
 8017c88:	b480      	push	{r7}
 8017c8a:	b087      	sub	sp, #28
 8017c8c:	af00      	add	r7, sp, #0
 8017c8e:	4603      	mov	r3, r0
 8017c90:	60b9      	str	r1, [r7, #8]
 8017c92:	607a      	str	r2, [r7, #4]
 8017c94:	81fb      	strh	r3, [r7, #14]
    // Nullpointer check
    if( findAvailableChannelsIndex == NULL || availableChannels == NULL )
 8017c96:	68bb      	ldr	r3, [r7, #8]
 8017c98:	2b00      	cmp	r3, #0
 8017c9a:	d002      	beq.n	8017ca2 <FindAvailable125kHzChannels+0x1a>
 8017c9c:	687b      	ldr	r3, [r7, #4]
 8017c9e:	2b00      	cmp	r3, #0
 8017ca0:	d101      	bne.n	8017ca6 <FindAvailable125kHzChannels+0x1e>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 8017ca2:	2303      	movs	r3, #3
 8017ca4:	e021      	b.n	8017cea <FindAvailable125kHzChannels+0x62>
    }

    // Initialize counter
    *availableChannels = 0;
 8017ca6:	687b      	ldr	r3, [r7, #4]
 8017ca8:	2200      	movs	r2, #0
 8017caa:	701a      	strb	r2, [r3, #0]
    for( uint8_t i = 0; i < 8; i++ )
 8017cac:	2300      	movs	r3, #0
 8017cae:	75fb      	strb	r3, [r7, #23]
 8017cb0:	e017      	b.n	8017ce2 <FindAvailable125kHzChannels+0x5a>
    {
        // Find available channels
        if( ( currentChannelMaskLeft & ( 1 << i ) ) != 0 )
 8017cb2:	89fa      	ldrh	r2, [r7, #14]
 8017cb4:	7dfb      	ldrb	r3, [r7, #23]
 8017cb6:	fa42 f303 	asr.w	r3, r2, r3
 8017cba:	f003 0301 	and.w	r3, r3, #1
 8017cbe:	2b00      	cmp	r3, #0
 8017cc0:	d00c      	beq.n	8017cdc <FindAvailable125kHzChannels+0x54>
        {
            // Save available channel index
            findAvailableChannelsIndex[*availableChannels] = i;
 8017cc2:	687b      	ldr	r3, [r7, #4]
 8017cc4:	781b      	ldrb	r3, [r3, #0]
 8017cc6:	461a      	mov	r2, r3
 8017cc8:	68bb      	ldr	r3, [r7, #8]
 8017cca:	4413      	add	r3, r2
 8017ccc:	7dfa      	ldrb	r2, [r7, #23]
 8017cce:	701a      	strb	r2, [r3, #0]
            // Increment counter of available channels if the current channel is available
            ( *availableChannels )++;
 8017cd0:	687b      	ldr	r3, [r7, #4]
 8017cd2:	781b      	ldrb	r3, [r3, #0]
 8017cd4:	3301      	adds	r3, #1
 8017cd6:	b2da      	uxtb	r2, r3
 8017cd8:	687b      	ldr	r3, [r7, #4]
 8017cda:	701a      	strb	r2, [r3, #0]
    for( uint8_t i = 0; i < 8; i++ )
 8017cdc:	7dfb      	ldrb	r3, [r7, #23]
 8017cde:	3301      	adds	r3, #1
 8017ce0:	75fb      	strb	r3, [r7, #23]
 8017ce2:	7dfb      	ldrb	r3, [r7, #23]
 8017ce4:	2b07      	cmp	r3, #7
 8017ce6:	d9e4      	bls.n	8017cb2 <FindAvailable125kHzChannels+0x2a>
        }
    }

    return LORAMAC_STATUS_OK;
 8017ce8:	2300      	movs	r3, #0
}
 8017cea:	4618      	mov	r0, r3
 8017cec:	371c      	adds	r7, #28
 8017cee:	46bd      	mov	sp, r7
 8017cf0:	bc80      	pop	{r7}
 8017cf2:	4770      	bx	lr

08017cf4 <RegionBaseUSComputeNext125kHzJoinChannel>:

LoRaMacStatus_t RegionBaseUSComputeNext125kHzJoinChannel( uint16_t* channelsMaskRemaining,
                                                          uint8_t* groupsCurrentIndex, uint8_t* newChannelIndex )
{
 8017cf4:	b590      	push	{r4, r7, lr}
 8017cf6:	b089      	sub	sp, #36	@ 0x24
 8017cf8:	af00      	add	r7, sp, #0
 8017cfa:	60f8      	str	r0, [r7, #12]
 8017cfc:	60b9      	str	r1, [r7, #8]
 8017cfe:	607a      	str	r2, [r7, #4]
    uint8_t currentChannelMaskLeftIndex;
    uint16_t currentChannelMaskLeft;
    uint8_t findAvailableChannelsIndex[8] = { 0 };
 8017d00:	f107 0314 	add.w	r3, r7, #20
 8017d04:	2200      	movs	r2, #0
 8017d06:	601a      	str	r2, [r3, #0]
 8017d08:	605a      	str	r2, [r3, #4]
    uint8_t availableChannels = 0;
 8017d0a:	2300      	movs	r3, #0
 8017d0c:	74fb      	strb	r3, [r7, #19]
    uint8_t startIndex;

    // Null pointer check
    if( channelsMaskRemaining == NULL || groupsCurrentIndex == NULL || newChannelIndex == NULL )
 8017d0e:	68fb      	ldr	r3, [r7, #12]
 8017d10:	2b00      	cmp	r3, #0
 8017d12:	d005      	beq.n	8017d20 <RegionBaseUSComputeNext125kHzJoinChannel+0x2c>
 8017d14:	68bb      	ldr	r3, [r7, #8]
 8017d16:	2b00      	cmp	r3, #0
 8017d18:	d002      	beq.n	8017d20 <RegionBaseUSComputeNext125kHzJoinChannel+0x2c>
 8017d1a:	687b      	ldr	r3, [r7, #4]
 8017d1c:	2b00      	cmp	r3, #0
 8017d1e:	d101      	bne.n	8017d24 <RegionBaseUSComputeNext125kHzJoinChannel+0x30>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 8017d20:	2303      	movs	r3, #3
 8017d22:	e055      	b.n	8017dd0 <RegionBaseUSComputeNext125kHzJoinChannel+0xdc>
    }

    // copy the current index.
    startIndex = *groupsCurrentIndex;
 8017d24:	68bb      	ldr	r3, [r7, #8]
 8017d26:	781b      	ldrb	r3, [r3, #0]
 8017d28:	777b      	strb	r3, [r7, #29]

    do
    {
        // Current ChannelMaskRemaining, two groups per channel mask. For example Group 0 and 1 (8 bit) are ChannelMaskRemaining 0 (16 bit), etc.
        currentChannelMaskLeftIndex = (uint8_t) startIndex / 2;
 8017d2a:	7f7b      	ldrb	r3, [r7, #29]
 8017d2c:	085b      	lsrs	r3, r3, #1
 8017d2e:	773b      	strb	r3, [r7, #28]

        // For even numbers we need the 8 LSBs and for uneven the 8 MSBs
        if( ( startIndex % 2 ) == 0 )
 8017d30:	7f7b      	ldrb	r3, [r7, #29]
 8017d32:	f003 0301 	and.w	r3, r3, #1
 8017d36:	b2db      	uxtb	r3, r3
 8017d38:	2b00      	cmp	r3, #0
 8017d3a:	d107      	bne.n	8017d4c <RegionBaseUSComputeNext125kHzJoinChannel+0x58>
        {
            currentChannelMaskLeft = ( channelsMaskRemaining[currentChannelMaskLeftIndex] & 0x00FF );
 8017d3c:	7f3b      	ldrb	r3, [r7, #28]
 8017d3e:	005b      	lsls	r3, r3, #1
 8017d40:	68fa      	ldr	r2, [r7, #12]
 8017d42:	4413      	add	r3, r2
 8017d44:	881b      	ldrh	r3, [r3, #0]
 8017d46:	b2db      	uxtb	r3, r3
 8017d48:	83fb      	strh	r3, [r7, #30]
 8017d4a:	e006      	b.n	8017d5a <RegionBaseUSComputeNext125kHzJoinChannel+0x66>
        }
        else
        {
            currentChannelMaskLeft = ( ( channelsMaskRemaining[currentChannelMaskLeftIndex] >> 8 ) & 0x00FF );
 8017d4c:	7f3b      	ldrb	r3, [r7, #28]
 8017d4e:	005b      	lsls	r3, r3, #1
 8017d50:	68fa      	ldr	r2, [r7, #12]
 8017d52:	4413      	add	r3, r2
 8017d54:	881b      	ldrh	r3, [r3, #0]
 8017d56:	0a1b      	lsrs	r3, r3, #8
 8017d58:	83fb      	strh	r3, [r7, #30]
        }

        if( FindAvailable125kHzChannels( currentChannelMaskLeft, findAvailableChannelsIndex, &availableChannels ) == LORAMAC_STATUS_PARAMETER_INVALID )
 8017d5a:	f107 0213 	add.w	r2, r7, #19
 8017d5e:	f107 0114 	add.w	r1, r7, #20
 8017d62:	8bfb      	ldrh	r3, [r7, #30]
 8017d64:	4618      	mov	r0, r3
 8017d66:	f7ff ff8f 	bl	8017c88 <FindAvailable125kHzChannels>
 8017d6a:	4603      	mov	r3, r0
 8017d6c:	2b03      	cmp	r3, #3
 8017d6e:	d101      	bne.n	8017d74 <RegionBaseUSComputeNext125kHzJoinChannel+0x80>
        {
            return LORAMAC_STATUS_PARAMETER_INVALID;
 8017d70:	2303      	movs	r3, #3
 8017d72:	e02d      	b.n	8017dd0 <RegionBaseUSComputeNext125kHzJoinChannel+0xdc>
        }

        if ( availableChannels > 0 )
 8017d74:	7cfb      	ldrb	r3, [r7, #19]
 8017d76:	2b00      	cmp	r3, #0
 8017d78:	d011      	beq.n	8017d9e <RegionBaseUSComputeNext125kHzJoinChannel+0xaa>
        {
            // Choose randomly a free channel 125kHz
            *newChannelIndex = ( startIndex * 8 ) + findAvailableChannelsIndex[randr( 0, ( availableChannels - 1 ) )];
 8017d7a:	7f7b      	ldrb	r3, [r7, #29]
 8017d7c:	00db      	lsls	r3, r3, #3
 8017d7e:	b2dc      	uxtb	r4, r3
 8017d80:	7cfb      	ldrb	r3, [r7, #19]
 8017d82:	3b01      	subs	r3, #1
 8017d84:	4619      	mov	r1, r3
 8017d86:	2000      	movs	r0, #0
 8017d88:	f003 fac0 	bl	801b30c <randr>
 8017d8c:	4603      	mov	r3, r0
 8017d8e:	3320      	adds	r3, #32
 8017d90:	443b      	add	r3, r7
 8017d92:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 8017d96:	4423      	add	r3, r4
 8017d98:	b2da      	uxtb	r2, r3
 8017d9a:	687b      	ldr	r3, [r7, #4]
 8017d9c:	701a      	strb	r2, [r3, #0]
        }

        // Increment start index
        startIndex++;
 8017d9e:	7f7b      	ldrb	r3, [r7, #29]
 8017da0:	3301      	adds	r3, #1
 8017da2:	777b      	strb	r3, [r7, #29]
        if ( startIndex > 7 )
 8017da4:	7f7b      	ldrb	r3, [r7, #29]
 8017da6:	2b07      	cmp	r3, #7
 8017da8:	d901      	bls.n	8017dae <RegionBaseUSComputeNext125kHzJoinChannel+0xba>
        {
            startIndex = 0;
 8017daa:	2300      	movs	r3, #0
 8017dac:	777b      	strb	r3, [r7, #29]
        }
    } while( ( availableChannels == 0 ) && ( startIndex != *groupsCurrentIndex ) );
 8017dae:	7cfb      	ldrb	r3, [r7, #19]
 8017db0:	2b00      	cmp	r3, #0
 8017db2:	d104      	bne.n	8017dbe <RegionBaseUSComputeNext125kHzJoinChannel+0xca>
 8017db4:	68bb      	ldr	r3, [r7, #8]
 8017db6:	781b      	ldrb	r3, [r3, #0]
 8017db8:	7f7a      	ldrb	r2, [r7, #29]
 8017dba:	429a      	cmp	r2, r3
 8017dbc:	d1b5      	bne.n	8017d2a <RegionBaseUSComputeNext125kHzJoinChannel+0x36>

    if ( availableChannels > 0 )
 8017dbe:	7cfb      	ldrb	r3, [r7, #19]
 8017dc0:	2b00      	cmp	r3, #0
 8017dc2:	d004      	beq.n	8017dce <RegionBaseUSComputeNext125kHzJoinChannel+0xda>
    {
        *groupsCurrentIndex = startIndex;
 8017dc4:	68bb      	ldr	r3, [r7, #8]
 8017dc6:	7f7a      	ldrb	r2, [r7, #29]
 8017dc8:	701a      	strb	r2, [r3, #0]
        return LORAMAC_STATUS_OK;
 8017dca:	2300      	movs	r3, #0
 8017dcc:	e000      	b.n	8017dd0 <RegionBaseUSComputeNext125kHzJoinChannel+0xdc>
    }

    return LORAMAC_STATUS_PARAMETER_INVALID;
 8017dce:	2303      	movs	r3, #3
}
 8017dd0:	4618      	mov	r0, r3
 8017dd2:	3724      	adds	r7, #36	@ 0x24
 8017dd4:	46bd      	mov	sp, r7
 8017dd6:	bd90      	pop	{r4, r7, pc}

08017dd8 <RegionBaseUSCalcDownlinkFrequency>:
    return true;
}

uint32_t RegionBaseUSCalcDownlinkFrequency( uint8_t channel, uint32_t frequency,
                                            uint32_t stepwidth )
{
 8017dd8:	b480      	push	{r7}
 8017dda:	b085      	sub	sp, #20
 8017ddc:	af00      	add	r7, sp, #0
 8017dde:	4603      	mov	r3, r0
 8017de0:	60b9      	str	r1, [r7, #8]
 8017de2:	607a      	str	r2, [r7, #4]
 8017de4:	73fb      	strb	r3, [r7, #15]
    // Calculate the frequency
    return frequency + ( channel * stepwidth );
 8017de6:	7bfb      	ldrb	r3, [r7, #15]
 8017de8:	687a      	ldr	r2, [r7, #4]
 8017dea:	fb03 f202 	mul.w	r2, r3, r2
 8017dee:	68bb      	ldr	r3, [r7, #8]
 8017df0:	4413      	add	r3, r2
}
 8017df2:	4618      	mov	r0, r3
 8017df4:	3714      	adds	r7, #20
 8017df6:	46bd      	mov	sp, r7
 8017df8:	bc80      	pop	{r7}
 8017dfa:	4770      	bx	lr

08017dfc <GetDutyCycle>:
#ifdef MW_LOG_ENABLED
static const char *EventRXSlotStrings[] = { "1", "2", "C", "Multi_C", "P", "Multi_P" };
#endif

static uint16_t GetDutyCycle( Band_t* band, bool joined, SysTime_t elapsedTimeSinceStartup )
{
 8017dfc:	b480      	push	{r7}
 8017dfe:	b087      	sub	sp, #28
 8017e00:	af00      	add	r7, sp, #0
 8017e02:	60f8      	str	r0, [r7, #12]
 8017e04:	4608      	mov	r0, r1
 8017e06:	4639      	mov	r1, r7
 8017e08:	e881 000c 	stmia.w	r1, {r2, r3}
 8017e0c:	4603      	mov	r3, r0
 8017e0e:	72fb      	strb	r3, [r7, #11]
    uint16_t dutyCycle = band->DCycle;
 8017e10:	68fb      	ldr	r3, [r7, #12]
 8017e12:	881b      	ldrh	r3, [r3, #0]
 8017e14:	82fb      	strh	r3, [r7, #22]

    if( joined == false )
 8017e16:	7afb      	ldrb	r3, [r7, #11]
 8017e18:	f083 0301 	eor.w	r3, r3, #1
 8017e1c:	b2db      	uxtb	r3, r3
 8017e1e:	2b00      	cmp	r3, #0
 8017e20:	d007      	beq.n	8017e32 <GetDutyCycle+0x36>
    {
#if (defined( REGION_VERSION ) && ( REGION_VERSION == 0x02010003 ))  
        uint16_t joinDutyCycle = BACKOFF_DC_1_HOUR;
 8017e22:	2364      	movs	r3, #100	@ 0x64
 8017e24:	82bb      	strh	r3, [r7, #20]
        {
            joinDutyCycle = BACKOFF_DC_24_HOURS;
        }
#endif
        // Take the most restrictive duty cycle
        dutyCycle = MAX( dutyCycle, joinDutyCycle );
 8017e26:	8aba      	ldrh	r2, [r7, #20]
 8017e28:	8afb      	ldrh	r3, [r7, #22]
 8017e2a:	4293      	cmp	r3, r2
 8017e2c:	bf38      	it	cc
 8017e2e:	4613      	movcc	r3, r2
 8017e30:	82fb      	strh	r3, [r7, #22]
    }

    // Prevent value of 0
    if( dutyCycle == 0 )
 8017e32:	8afb      	ldrh	r3, [r7, #22]
 8017e34:	2b00      	cmp	r3, #0
 8017e36:	d101      	bne.n	8017e3c <GetDutyCycle+0x40>
    {
        dutyCycle = 1;
 8017e38:	2301      	movs	r3, #1
 8017e3a:	82fb      	strh	r3, [r7, #22]
    }

    return dutyCycle;
 8017e3c:	8afb      	ldrh	r3, [r7, #22]
}
 8017e3e:	4618      	mov	r0, r3
 8017e40:	371c      	adds	r7, #28
 8017e42:	46bd      	mov	sp, r7
 8017e44:	bc80      	pop	{r7}
 8017e46:	4770      	bx	lr

08017e48 <SetMaxTimeCredits>:

static uint16_t SetMaxTimeCredits( Band_t* band, bool joined, SysTime_t elapsedTimeSinceStartup,
                                   bool dutyCycleEnabled, bool lastTxIsJoinRequest )
{
 8017e48:	b580      	push	{r7, lr}
 8017e4a:	b086      	sub	sp, #24
 8017e4c:	af00      	add	r7, sp, #0
 8017e4e:	60f8      	str	r0, [r7, #12]
 8017e50:	4608      	mov	r0, r1
 8017e52:	4639      	mov	r1, r7
 8017e54:	e881 000c 	stmia.w	r1, {r2, r3}
 8017e58:	4603      	mov	r3, r0
 8017e5a:	72fb      	strb	r3, [r7, #11]
    uint16_t dutyCycle = band->DCycle;
 8017e5c:	68fb      	ldr	r3, [r7, #12]
 8017e5e:	881b      	ldrh	r3, [r3, #0]
 8017e60:	827b      	strh	r3, [r7, #18]
    TimerTime_t maxCredits = DUTY_CYCLE_TIME_PERIOD;
 8017e62:	4b1a      	ldr	r3, [pc, #104]	@ (8017ecc <SetMaxTimeCredits+0x84>)
 8017e64:	617b      	str	r3, [r7, #20]

    // Get the band duty cycle. If not joined, the function either returns the join duty cycle
    // or the band duty cycle, whichever is more restrictive.
    dutyCycle = GetDutyCycle( band, joined, elapsedTimeSinceStartup );
 8017e66:	7af9      	ldrb	r1, [r7, #11]
 8017e68:	463b      	mov	r3, r7
 8017e6a:	cb0c      	ldmia	r3, {r2, r3}
 8017e6c:	68f8      	ldr	r0, [r7, #12]
 8017e6e:	f7ff ffc5 	bl	8017dfc <GetDutyCycle>
 8017e72:	4603      	mov	r3, r0
 8017e74:	827b      	strh	r3, [r7, #18]

    if( joined == false )
 8017e76:	7afb      	ldrb	r3, [r7, #11]
 8017e78:	f083 0301 	eor.w	r3, r3, #1
 8017e7c:	b2db      	uxtb	r3, r3
 8017e7e:	2b00      	cmp	r3, #0
 8017e80:	d011      	beq.n	8017ea6 <SetMaxTimeCredits+0x5e>
    {
#if (defined( REGION_VERSION ) && ( REGION_VERSION == 0x02010003 ))
		if( elapsedTimeSinceStartup.Seconds < BACKOFF_DUTY_CYCLE_1_HOUR_IN_S )
 8017e82:	683b      	ldr	r3, [r7, #0]
 8017e84:	f5b3 6f61 	cmp.w	r3, #3600	@ 0xe10
 8017e88:	d202      	bcs.n	8017e90 <SetMaxTimeCredits+0x48>
        {
            maxCredits = DUTY_CYCLE_TIME_PERIOD;
 8017e8a:	4b10      	ldr	r3, [pc, #64]	@ (8017ecc <SetMaxTimeCredits+0x84>)
 8017e8c:	617b      	str	r3, [r7, #20]
 8017e8e:	e014      	b.n	8017eba <SetMaxTimeCredits+0x72>
        }
        else if( elapsedTimeSinceStartup.Seconds < BACKOFF_DUTY_CYCLE_10_HOURS_IN_S )
 8017e90:	683b      	ldr	r3, [r7, #0]
 8017e92:	f649 22af 	movw	r2, #39599	@ 0x9aaf
 8017e96:	4293      	cmp	r3, r2
 8017e98:	d802      	bhi.n	8017ea0 <SetMaxTimeCredits+0x58>
        {
            maxCredits = DUTY_CYCLE_TIME_PERIOD;
 8017e9a:	4b0c      	ldr	r3, [pc, #48]	@ (8017ecc <SetMaxTimeCredits+0x84>)
 8017e9c:	617b      	str	r3, [r7, #20]
 8017e9e:	e00c      	b.n	8017eba <SetMaxTimeCredits+0x72>
        }
        else
        {
            maxCredits = DUTY_CYCLE_TIME_PERIOD_JOIN_BACKOFF_24H;
 8017ea0:	4b0b      	ldr	r3, [pc, #44]	@ (8017ed0 <SetMaxTimeCredits+0x88>)
 8017ea2:	617b      	str	r3, [r7, #20]
 8017ea4:	e009      	b.n	8017eba <SetMaxTimeCredits+0x72>
#endif

    }
    else
    {
        if( dutyCycleEnabled == false )
 8017ea6:	f897 3020 	ldrb.w	r3, [r7, #32]
 8017eaa:	f083 0301 	eor.w	r3, r3, #1
 8017eae:	b2db      	uxtb	r3, r3
 8017eb0:	2b00      	cmp	r3, #0
 8017eb2:	d002      	beq.n	8017eba <SetMaxTimeCredits+0x72>
        {
            // Assign max credits when the duty cycle is disabled.
            band->TimeCredits = maxCredits;
 8017eb4:	68fb      	ldr	r3, [r7, #12]
 8017eb6:	697a      	ldr	r2, [r7, #20]
 8017eb8:	60da      	str	r2, [r3, #12]
    }
#endif 

    // Setup the maximum allowed credits. We can assign them
    // safely all the time.
    band->MaxTimeCredits = maxCredits;
 8017eba:	68fb      	ldr	r3, [r7, #12]
 8017ebc:	697a      	ldr	r2, [r7, #20]
 8017ebe:	611a      	str	r2, [r3, #16]

    return dutyCycle;
 8017ec0:	8a7b      	ldrh	r3, [r7, #18]
}
 8017ec2:	4618      	mov	r0, r3
 8017ec4:	3718      	adds	r7, #24
 8017ec6:	46bd      	mov	sp, r7
 8017ec8:	bd80      	pop	{r7, pc}
 8017eca:	bf00      	nop
 8017ecc:	0036ee80 	.word	0x0036ee80
 8017ed0:	000d4670 	.word	0x000d4670

08017ed4 <UpdateTimeCredits>:

#if (defined( REGION_VERSION ) && ( REGION_VERSION == 0x02010003 ))  
static uint16_t UpdateTimeCredits( Band_t* band, bool joined, bool dutyCycleEnabled,
                                   bool lastTxIsJoinRequest, SysTime_t elapsedTimeSinceStartup,
                                   TimerTime_t currentTime, TimerTime_t lastBandUpdateTime )
{
 8017ed4:	b580      	push	{r7, lr}
 8017ed6:	b086      	sub	sp, #24
 8017ed8:	af02      	add	r7, sp, #8
 8017eda:	6078      	str	r0, [r7, #4]
 8017edc:	4608      	mov	r0, r1
 8017ede:	4611      	mov	r1, r2
 8017ee0:	461a      	mov	r2, r3
 8017ee2:	4603      	mov	r3, r0
 8017ee4:	70fb      	strb	r3, [r7, #3]
 8017ee6:	460b      	mov	r3, r1
 8017ee8:	70bb      	strb	r3, [r7, #2]
 8017eea:	4613      	mov	r3, r2
 8017eec:	707b      	strb	r3, [r7, #1]
    uint16_t dutyCycle = SetMaxTimeCredits( band, joined, elapsedTimeSinceStartup,
 8017eee:	78f9      	ldrb	r1, [r7, #3]
 8017ef0:	787b      	ldrb	r3, [r7, #1]
 8017ef2:	9301      	str	r3, [sp, #4]
 8017ef4:	78bb      	ldrb	r3, [r7, #2]
 8017ef6:	9300      	str	r3, [sp, #0]
 8017ef8:	f107 0318 	add.w	r3, r7, #24
 8017efc:	cb0c      	ldmia	r3, {r2, r3}
 8017efe:	6878      	ldr	r0, [r7, #4]
 8017f00:	f7ff ffa2 	bl	8017e48 <SetMaxTimeCredits>
 8017f04:	4603      	mov	r3, r0
 8017f06:	817b      	strh	r3, [r7, #10]
                                            dutyCycleEnabled, lastTxIsJoinRequest );
    TimerTime_t observation = DUTY_CYCLE_TIME_PERIOD;
 8017f08:	4b1a      	ldr	r3, [pc, #104]	@ (8017f74 <UpdateTimeCredits+0xa0>)
 8017f0a:	60fb      	str	r3, [r7, #12]

    if( joined == false )
 8017f0c:	78fb      	ldrb	r3, [r7, #3]
 8017f0e:	f083 0301 	eor.w	r3, r3, #1
 8017f12:	b2db      	uxtb	r3, r3
 8017f14:	2b00      	cmp	r3, #0
 8017f16:	d010      	beq.n	8017f3a <UpdateTimeCredits+0x66>
    {
        if( elapsedTimeSinceStartup.Seconds < BACKOFF_DUTY_CYCLE_1_HOUR_IN_S )
 8017f18:	69bb      	ldr	r3, [r7, #24]
 8017f1a:	f5b3 6f61 	cmp.w	r3, #3600	@ 0xe10
 8017f1e:	d202      	bcs.n	8017f26 <UpdateTimeCredits+0x52>
        {
            observation = BACKOFF_DUTY_CYCLE_1_HOUR_IN_S * 1000;
 8017f20:	4b14      	ldr	r3, [pc, #80]	@ (8017f74 <UpdateTimeCredits+0xa0>)
 8017f22:	60fb      	str	r3, [r7, #12]
 8017f24:	e009      	b.n	8017f3a <UpdateTimeCredits+0x66>
        }
        else if( elapsedTimeSinceStartup.Seconds < BACKOFF_DUTY_CYCLE_10_HOURS_IN_S )
 8017f26:	69bb      	ldr	r3, [r7, #24]
 8017f28:	f649 22af 	movw	r2, #39599	@ 0x9aaf
 8017f2c:	4293      	cmp	r3, r2
 8017f2e:	d802      	bhi.n	8017f36 <UpdateTimeCredits+0x62>
        {
            observation = ( BACKOFF_DUTY_CYCLE_10_HOURS_IN_S * 1000 );
 8017f30:	4b11      	ldr	r3, [pc, #68]	@ (8017f78 <UpdateTimeCredits+0xa4>)
 8017f32:	60fb      	str	r3, [r7, #12]
 8017f34:	e001      	b.n	8017f3a <UpdateTimeCredits+0x66>
        }
        else
        {
            observation = ( BACKOFF_DUTY_CYCLE_24_HOURS_IN_S * 1000 );
 8017f36:	4b11      	ldr	r3, [pc, #68]	@ (8017f7c <UpdateTimeCredits+0xa8>)
 8017f38:	60fb      	str	r3, [r7, #12]
        }
    }

    // Apply new credits only if the observation period has been elapsed.
    if( ( observation <= lastBandUpdateTime ) ||
 8017f3a:	68fa      	ldr	r2, [r7, #12]
 8017f3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017f3e:	429a      	cmp	r2, r3
 8017f40:	d908      	bls.n	8017f54 <UpdateTimeCredits+0x80>
        ( band->LastMaxCreditAssignTime != observation ) ||
 8017f42:	687b      	ldr	r3, [r7, #4]
 8017f44:	689b      	ldr	r3, [r3, #8]
    if( ( observation <= lastBandUpdateTime ) ||
 8017f46:	68fa      	ldr	r2, [r7, #12]
 8017f48:	429a      	cmp	r2, r3
 8017f4a:	d103      	bne.n	8017f54 <UpdateTimeCredits+0x80>
        ( band->LastBandUpdateTime == 0 ) )
 8017f4c:	687b      	ldr	r3, [r7, #4]
 8017f4e:	685b      	ldr	r3, [r3, #4]
        ( band->LastMaxCreditAssignTime != observation ) ||
 8017f50:	2b00      	cmp	r3, #0
 8017f52:	d109      	bne.n	8017f68 <UpdateTimeCredits+0x94>
    {
        band->TimeCredits = band->MaxTimeCredits;
 8017f54:	687b      	ldr	r3, [r7, #4]
 8017f56:	691a      	ldr	r2, [r3, #16]
 8017f58:	687b      	ldr	r3, [r7, #4]
 8017f5a:	60da      	str	r2, [r3, #12]
        band->LastBandUpdateTime = currentTime;
 8017f5c:	687b      	ldr	r3, [r7, #4]
 8017f5e:	6a3a      	ldr	r2, [r7, #32]
 8017f60:	605a      	str	r2, [r3, #4]
        band->LastMaxCreditAssignTime = observation;
 8017f62:	687b      	ldr	r3, [r7, #4]
 8017f64:	68fa      	ldr	r2, [r7, #12]
 8017f66:	609a      	str	r2, [r3, #8]
    }
    return dutyCycle;
 8017f68:	897b      	ldrh	r3, [r7, #10]
}
 8017f6a:	4618      	mov	r0, r3
 8017f6c:	3710      	adds	r7, #16
 8017f6e:	46bd      	mov	sp, r7
 8017f70:	bd80      	pop	{r7, pc}
 8017f72:	bf00      	nop
 8017f74:	0036ee80 	.word	0x0036ee80
 8017f78:	025c3f80 	.word	0x025c3f80
 8017f7c:	07829b80 	.word	0x07829b80

08017f80 <CountChannels>:
    return dutyCycle;
}
#endif

static uint8_t CountChannels( uint16_t mask, uint8_t nbBits )
{
 8017f80:	b480      	push	{r7}
 8017f82:	b085      	sub	sp, #20
 8017f84:	af00      	add	r7, sp, #0
 8017f86:	4603      	mov	r3, r0
 8017f88:	460a      	mov	r2, r1
 8017f8a:	80fb      	strh	r3, [r7, #6]
 8017f8c:	4613      	mov	r3, r2
 8017f8e:	717b      	strb	r3, [r7, #5]
    uint8_t nbActiveBits = 0;
 8017f90:	2300      	movs	r3, #0
 8017f92:	73fb      	strb	r3, [r7, #15]

    for( uint8_t j = 0; j < nbBits; j++ )
 8017f94:	2300      	movs	r3, #0
 8017f96:	73bb      	strb	r3, [r7, #14]
 8017f98:	e011      	b.n	8017fbe <CountChannels+0x3e>
    {
        if( ( mask & ( 1 << j ) ) == ( 1 << j ) )
 8017f9a:	88fa      	ldrh	r2, [r7, #6]
 8017f9c:	7bbb      	ldrb	r3, [r7, #14]
 8017f9e:	2101      	movs	r1, #1
 8017fa0:	fa01 f303 	lsl.w	r3, r1, r3
 8017fa4:	401a      	ands	r2, r3
 8017fa6:	7bbb      	ldrb	r3, [r7, #14]
 8017fa8:	2101      	movs	r1, #1
 8017faa:	fa01 f303 	lsl.w	r3, r1, r3
 8017fae:	429a      	cmp	r2, r3
 8017fb0:	d102      	bne.n	8017fb8 <CountChannels+0x38>
        {
            nbActiveBits++;
 8017fb2:	7bfb      	ldrb	r3, [r7, #15]
 8017fb4:	3301      	adds	r3, #1
 8017fb6:	73fb      	strb	r3, [r7, #15]
    for( uint8_t j = 0; j < nbBits; j++ )
 8017fb8:	7bbb      	ldrb	r3, [r7, #14]
 8017fba:	3301      	adds	r3, #1
 8017fbc:	73bb      	strb	r3, [r7, #14]
 8017fbe:	7bba      	ldrb	r2, [r7, #14]
 8017fc0:	797b      	ldrb	r3, [r7, #5]
 8017fc2:	429a      	cmp	r2, r3
 8017fc4:	d3e9      	bcc.n	8017f9a <CountChannels+0x1a>
        }
    }
    return nbActiveBits;
 8017fc6:	7bfb      	ldrb	r3, [r7, #15]
}
 8017fc8:	4618      	mov	r0, r3
 8017fca:	3714      	adds	r7, #20
 8017fcc:	46bd      	mov	sp, r7
 8017fce:	bc80      	pop	{r7}
 8017fd0:	4770      	bx	lr

08017fd2 <RegionCommonChanVerifyDr>:

bool RegionCommonChanVerifyDr( uint8_t nbChannels, uint16_t* channelsMask, int8_t dr, int8_t minDr, int8_t maxDr, ChannelParams_t* channels )
{
 8017fd2:	b580      	push	{r7, lr}
 8017fd4:	b084      	sub	sp, #16
 8017fd6:	af00      	add	r7, sp, #0
 8017fd8:	6039      	str	r1, [r7, #0]
 8017fda:	4611      	mov	r1, r2
 8017fdc:	461a      	mov	r2, r3
 8017fde:	4603      	mov	r3, r0
 8017fe0:	71fb      	strb	r3, [r7, #7]
 8017fe2:	460b      	mov	r3, r1
 8017fe4:	71bb      	strb	r3, [r7, #6]
 8017fe6:	4613      	mov	r3, r2
 8017fe8:	717b      	strb	r3, [r7, #5]
    if( RegionCommonValueInRange( dr, minDr, maxDr ) == 0 )
 8017fea:	f997 2018 	ldrsb.w	r2, [r7, #24]
 8017fee:	f997 1005 	ldrsb.w	r1, [r7, #5]
 8017ff2:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8017ff6:	4618      	mov	r0, r3
 8017ff8:	f000 f85d 	bl	80180b6 <RegionCommonValueInRange>
 8017ffc:	4603      	mov	r3, r0
 8017ffe:	2b00      	cmp	r3, #0
 8018000:	d101      	bne.n	8018006 <RegionCommonChanVerifyDr+0x34>
    {
        return false;
 8018002:	2300      	movs	r3, #0
 8018004:	e053      	b.n	80180ae <RegionCommonChanVerifyDr+0xdc>
    }

    for( uint8_t i = 0, k = 0; i < nbChannels; i += 16, k++ )
 8018006:	2300      	movs	r3, #0
 8018008:	73fb      	strb	r3, [r7, #15]
 801800a:	2300      	movs	r3, #0
 801800c:	73bb      	strb	r3, [r7, #14]
 801800e:	e049      	b.n	80180a4 <RegionCommonChanVerifyDr+0xd2>
    {
        for( uint8_t j = 0; j < 16; j++ )
 8018010:	2300      	movs	r3, #0
 8018012:	737b      	strb	r3, [r7, #13]
 8018014:	e03d      	b.n	8018092 <RegionCommonChanVerifyDr+0xc0>
        {
            if( ( ( channelsMask[k] & ( 1 << j ) ) != 0 ) )
 8018016:	7bbb      	ldrb	r3, [r7, #14]
 8018018:	005b      	lsls	r3, r3, #1
 801801a:	683a      	ldr	r2, [r7, #0]
 801801c:	4413      	add	r3, r2
 801801e:	881b      	ldrh	r3, [r3, #0]
 8018020:	461a      	mov	r2, r3
 8018022:	7b7b      	ldrb	r3, [r7, #13]
 8018024:	fa42 f303 	asr.w	r3, r2, r3
 8018028:	f003 0301 	and.w	r3, r3, #1
 801802c:	2b00      	cmp	r3, #0
 801802e:	d02d      	beq.n	801808c <RegionCommonChanVerifyDr+0xba>
            {// Check datarate validity for enabled channels
                if( RegionCommonValueInRange( dr, ( channels[i + j].DrRange.Fields.Min & 0x0F ),
 8018030:	7bfa      	ldrb	r2, [r7, #15]
 8018032:	7b7b      	ldrb	r3, [r7, #13]
 8018034:	4413      	add	r3, r2
 8018036:	461a      	mov	r2, r3
 8018038:	4613      	mov	r3, r2
 801803a:	005b      	lsls	r3, r3, #1
 801803c:	4413      	add	r3, r2
 801803e:	009b      	lsls	r3, r3, #2
 8018040:	461a      	mov	r2, r3
 8018042:	69fb      	ldr	r3, [r7, #28]
 8018044:	4413      	add	r3, r2
 8018046:	7a1b      	ldrb	r3, [r3, #8]
 8018048:	f343 0303 	sbfx	r3, r3, #0, #4
 801804c:	b25b      	sxtb	r3, r3
 801804e:	f003 030f 	and.w	r3, r3, #15
 8018052:	b259      	sxtb	r1, r3
                                                  ( channels[i + j].DrRange.Fields.Max & 0x0F ) ) == 1 )
 8018054:	7bfa      	ldrb	r2, [r7, #15]
 8018056:	7b7b      	ldrb	r3, [r7, #13]
 8018058:	4413      	add	r3, r2
 801805a:	461a      	mov	r2, r3
 801805c:	4613      	mov	r3, r2
 801805e:	005b      	lsls	r3, r3, #1
 8018060:	4413      	add	r3, r2
 8018062:	009b      	lsls	r3, r3, #2
 8018064:	461a      	mov	r2, r3
 8018066:	69fb      	ldr	r3, [r7, #28]
 8018068:	4413      	add	r3, r2
 801806a:	7a1b      	ldrb	r3, [r3, #8]
 801806c:	f343 1303 	sbfx	r3, r3, #4, #4
 8018070:	b25b      	sxtb	r3, r3
                if( RegionCommonValueInRange( dr, ( channels[i + j].DrRange.Fields.Min & 0x0F ),
 8018072:	f003 030f 	and.w	r3, r3, #15
 8018076:	b25a      	sxtb	r2, r3
 8018078:	f997 3006 	ldrsb.w	r3, [r7, #6]
 801807c:	4618      	mov	r0, r3
 801807e:	f000 f81a 	bl	80180b6 <RegionCommonValueInRange>
 8018082:	4603      	mov	r3, r0
 8018084:	2b01      	cmp	r3, #1
 8018086:	d101      	bne.n	801808c <RegionCommonChanVerifyDr+0xba>
                {
                    // At least 1 channel has been found we can return OK.
                    return true;
 8018088:	2301      	movs	r3, #1
 801808a:	e010      	b.n	80180ae <RegionCommonChanVerifyDr+0xdc>
        for( uint8_t j = 0; j < 16; j++ )
 801808c:	7b7b      	ldrb	r3, [r7, #13]
 801808e:	3301      	adds	r3, #1
 8018090:	737b      	strb	r3, [r7, #13]
 8018092:	7b7b      	ldrb	r3, [r7, #13]
 8018094:	2b0f      	cmp	r3, #15
 8018096:	d9be      	bls.n	8018016 <RegionCommonChanVerifyDr+0x44>
    for( uint8_t i = 0, k = 0; i < nbChannels; i += 16, k++ )
 8018098:	7bfb      	ldrb	r3, [r7, #15]
 801809a:	3310      	adds	r3, #16
 801809c:	73fb      	strb	r3, [r7, #15]
 801809e:	7bbb      	ldrb	r3, [r7, #14]
 80180a0:	3301      	adds	r3, #1
 80180a2:	73bb      	strb	r3, [r7, #14]
 80180a4:	7bfa      	ldrb	r2, [r7, #15]
 80180a6:	79fb      	ldrb	r3, [r7, #7]
 80180a8:	429a      	cmp	r2, r3
 80180aa:	d3b1      	bcc.n	8018010 <RegionCommonChanVerifyDr+0x3e>
                }
            }
        }
    }
    return false;
 80180ac:	2300      	movs	r3, #0
}
 80180ae:	4618      	mov	r0, r3
 80180b0:	3710      	adds	r7, #16
 80180b2:	46bd      	mov	sp, r7
 80180b4:	bd80      	pop	{r7, pc}

080180b6 <RegionCommonValueInRange>:

uint8_t RegionCommonValueInRange( int8_t value, int8_t min, int8_t max )
{
 80180b6:	b480      	push	{r7}
 80180b8:	b083      	sub	sp, #12
 80180ba:	af00      	add	r7, sp, #0
 80180bc:	4603      	mov	r3, r0
 80180be:	71fb      	strb	r3, [r7, #7]
 80180c0:	460b      	mov	r3, r1
 80180c2:	71bb      	strb	r3, [r7, #6]
 80180c4:	4613      	mov	r3, r2
 80180c6:	717b      	strb	r3, [r7, #5]
    if( ( value >= min ) && ( value <= max ) )
 80180c8:	f997 2007 	ldrsb.w	r2, [r7, #7]
 80180cc:	f997 3006 	ldrsb.w	r3, [r7, #6]
 80180d0:	429a      	cmp	r2, r3
 80180d2:	db07      	blt.n	80180e4 <RegionCommonValueInRange+0x2e>
 80180d4:	f997 2007 	ldrsb.w	r2, [r7, #7]
 80180d8:	f997 3005 	ldrsb.w	r3, [r7, #5]
 80180dc:	429a      	cmp	r2, r3
 80180de:	dc01      	bgt.n	80180e4 <RegionCommonValueInRange+0x2e>
    {
        return 1;
 80180e0:	2301      	movs	r3, #1
 80180e2:	e000      	b.n	80180e6 <RegionCommonValueInRange+0x30>
    }
    return 0;
 80180e4:	2300      	movs	r3, #0
}
 80180e6:	4618      	mov	r0, r3
 80180e8:	370c      	adds	r7, #12
 80180ea:	46bd      	mov	sp, r7
 80180ec:	bc80      	pop	{r7}
 80180ee:	4770      	bx	lr

080180f0 <RegionCommonChanDisable>:

bool RegionCommonChanDisable( uint16_t* channelsMask, uint8_t id, uint8_t maxChannels )
{
 80180f0:	b480      	push	{r7}
 80180f2:	b085      	sub	sp, #20
 80180f4:	af00      	add	r7, sp, #0
 80180f6:	6078      	str	r0, [r7, #4]
 80180f8:	460b      	mov	r3, r1
 80180fa:	70fb      	strb	r3, [r7, #3]
 80180fc:	4613      	mov	r3, r2
 80180fe:	70bb      	strb	r3, [r7, #2]
    uint8_t index = id / 16;
 8018100:	78fb      	ldrb	r3, [r7, #3]
 8018102:	091b      	lsrs	r3, r3, #4
 8018104:	73fb      	strb	r3, [r7, #15]

    if( ( index > ( maxChannels / 16 ) ) || ( id >= maxChannels ) )
 8018106:	78bb      	ldrb	r3, [r7, #2]
 8018108:	091b      	lsrs	r3, r3, #4
 801810a:	b2db      	uxtb	r3, r3
 801810c:	7bfa      	ldrb	r2, [r7, #15]
 801810e:	429a      	cmp	r2, r3
 8018110:	d803      	bhi.n	801811a <RegionCommonChanDisable+0x2a>
 8018112:	78fa      	ldrb	r2, [r7, #3]
 8018114:	78bb      	ldrb	r3, [r7, #2]
 8018116:	429a      	cmp	r2, r3
 8018118:	d301      	bcc.n	801811e <RegionCommonChanDisable+0x2e>
    {
        return false;
 801811a:	2300      	movs	r3, #0
 801811c:	e017      	b.n	801814e <RegionCommonChanDisable+0x5e>
    }

    // Deactivate channel
    channelsMask[index] &= ~( 1 << ( id % 16 ) );
 801811e:	7bfb      	ldrb	r3, [r7, #15]
 8018120:	005b      	lsls	r3, r3, #1
 8018122:	687a      	ldr	r2, [r7, #4]
 8018124:	4413      	add	r3, r2
 8018126:	881b      	ldrh	r3, [r3, #0]
 8018128:	b21a      	sxth	r2, r3
 801812a:	78fb      	ldrb	r3, [r7, #3]
 801812c:	f003 030f 	and.w	r3, r3, #15
 8018130:	2101      	movs	r1, #1
 8018132:	fa01 f303 	lsl.w	r3, r1, r3
 8018136:	b21b      	sxth	r3, r3
 8018138:	43db      	mvns	r3, r3
 801813a:	b21b      	sxth	r3, r3
 801813c:	4013      	ands	r3, r2
 801813e:	b219      	sxth	r1, r3
 8018140:	7bfb      	ldrb	r3, [r7, #15]
 8018142:	005b      	lsls	r3, r3, #1
 8018144:	687a      	ldr	r2, [r7, #4]
 8018146:	4413      	add	r3, r2
 8018148:	b28a      	uxth	r2, r1
 801814a:	801a      	strh	r2, [r3, #0]

    return true;
 801814c:	2301      	movs	r3, #1
}
 801814e:	4618      	mov	r0, r3
 8018150:	3714      	adds	r7, #20
 8018152:	46bd      	mov	sp, r7
 8018154:	bc80      	pop	{r7}
 8018156:	4770      	bx	lr

08018158 <RegionCommonCountChannels>:

uint8_t RegionCommonCountChannels( uint16_t* channelsMask, uint8_t startIdx, uint8_t stopIdx )
{
 8018158:	b580      	push	{r7, lr}
 801815a:	b084      	sub	sp, #16
 801815c:	af00      	add	r7, sp, #0
 801815e:	6078      	str	r0, [r7, #4]
 8018160:	460b      	mov	r3, r1
 8018162:	70fb      	strb	r3, [r7, #3]
 8018164:	4613      	mov	r3, r2
 8018166:	70bb      	strb	r3, [r7, #2]
    uint8_t nbChannels = 0;
 8018168:	2300      	movs	r3, #0
 801816a:	73fb      	strb	r3, [r7, #15]

    if( channelsMask == NULL )
 801816c:	687b      	ldr	r3, [r7, #4]
 801816e:	2b00      	cmp	r3, #0
 8018170:	d101      	bne.n	8018176 <RegionCommonCountChannels+0x1e>
    {
        return 0;
 8018172:	2300      	movs	r3, #0
 8018174:	e018      	b.n	80181a8 <RegionCommonCountChannels+0x50>
    }

    for( uint8_t i = startIdx; i < stopIdx; i++ )
 8018176:	78fb      	ldrb	r3, [r7, #3]
 8018178:	73bb      	strb	r3, [r7, #14]
 801817a:	e010      	b.n	801819e <RegionCommonCountChannels+0x46>
    {
        nbChannels += CountChannels( channelsMask[i], 16 );
 801817c:	7bbb      	ldrb	r3, [r7, #14]
 801817e:	005b      	lsls	r3, r3, #1
 8018180:	687a      	ldr	r2, [r7, #4]
 8018182:	4413      	add	r3, r2
 8018184:	881b      	ldrh	r3, [r3, #0]
 8018186:	2110      	movs	r1, #16
 8018188:	4618      	mov	r0, r3
 801818a:	f7ff fef9 	bl	8017f80 <CountChannels>
 801818e:	4603      	mov	r3, r0
 8018190:	461a      	mov	r2, r3
 8018192:	7bfb      	ldrb	r3, [r7, #15]
 8018194:	4413      	add	r3, r2
 8018196:	73fb      	strb	r3, [r7, #15]
    for( uint8_t i = startIdx; i < stopIdx; i++ )
 8018198:	7bbb      	ldrb	r3, [r7, #14]
 801819a:	3301      	adds	r3, #1
 801819c:	73bb      	strb	r3, [r7, #14]
 801819e:	7bba      	ldrb	r2, [r7, #14]
 80181a0:	78bb      	ldrb	r3, [r7, #2]
 80181a2:	429a      	cmp	r2, r3
 80181a4:	d3ea      	bcc.n	801817c <RegionCommonCountChannels+0x24>
    }

    return nbChannels;
 80181a6:	7bfb      	ldrb	r3, [r7, #15]
}
 80181a8:	4618      	mov	r0, r3
 80181aa:	3710      	adds	r7, #16
 80181ac:	46bd      	mov	sp, r7
 80181ae:	bd80      	pop	{r7, pc}

080181b0 <RegionCommonChanMaskCopy>:

void RegionCommonChanMaskCopy( uint16_t* channelsMaskDest, uint16_t* channelsMaskSrc, uint8_t len )
{
 80181b0:	b480      	push	{r7}
 80181b2:	b087      	sub	sp, #28
 80181b4:	af00      	add	r7, sp, #0
 80181b6:	60f8      	str	r0, [r7, #12]
 80181b8:	60b9      	str	r1, [r7, #8]
 80181ba:	4613      	mov	r3, r2
 80181bc:	71fb      	strb	r3, [r7, #7]
    if( ( channelsMaskDest != NULL ) && ( channelsMaskSrc != NULL ) )
 80181be:	68fb      	ldr	r3, [r7, #12]
 80181c0:	2b00      	cmp	r3, #0
 80181c2:	d016      	beq.n	80181f2 <RegionCommonChanMaskCopy+0x42>
 80181c4:	68bb      	ldr	r3, [r7, #8]
 80181c6:	2b00      	cmp	r3, #0
 80181c8:	d013      	beq.n	80181f2 <RegionCommonChanMaskCopy+0x42>
    {
        for( uint8_t i = 0; i < len; i++ )
 80181ca:	2300      	movs	r3, #0
 80181cc:	75fb      	strb	r3, [r7, #23]
 80181ce:	e00c      	b.n	80181ea <RegionCommonChanMaskCopy+0x3a>
        {
            channelsMaskDest[i] = channelsMaskSrc[i];
 80181d0:	7dfb      	ldrb	r3, [r7, #23]
 80181d2:	005b      	lsls	r3, r3, #1
 80181d4:	68ba      	ldr	r2, [r7, #8]
 80181d6:	441a      	add	r2, r3
 80181d8:	7dfb      	ldrb	r3, [r7, #23]
 80181da:	005b      	lsls	r3, r3, #1
 80181dc:	68f9      	ldr	r1, [r7, #12]
 80181de:	440b      	add	r3, r1
 80181e0:	8812      	ldrh	r2, [r2, #0]
 80181e2:	801a      	strh	r2, [r3, #0]
        for( uint8_t i = 0; i < len; i++ )
 80181e4:	7dfb      	ldrb	r3, [r7, #23]
 80181e6:	3301      	adds	r3, #1
 80181e8:	75fb      	strb	r3, [r7, #23]
 80181ea:	7dfa      	ldrb	r2, [r7, #23]
 80181ec:	79fb      	ldrb	r3, [r7, #7]
 80181ee:	429a      	cmp	r2, r3
 80181f0:	d3ee      	bcc.n	80181d0 <RegionCommonChanMaskCopy+0x20>
        }
    }
}
 80181f2:	bf00      	nop
 80181f4:	371c      	adds	r7, #28
 80181f6:	46bd      	mov	sp, r7
 80181f8:	bc80      	pop	{r7}
 80181fa:	4770      	bx	lr

080181fc <RegionCommonSetBandTxDone>:

void RegionCommonSetBandTxDone( Band_t* band, TimerTime_t lastTxAirTime, bool joined, SysTime_t elapsedTimeSinceStartup )
{
 80181fc:	b082      	sub	sp, #8
 80181fe:	b580      	push	{r7, lr}
 8018200:	b086      	sub	sp, #24
 8018202:	af00      	add	r7, sp, #0
 8018204:	60f8      	str	r0, [r7, #12]
 8018206:	60b9      	str	r1, [r7, #8]
 8018208:	627b      	str	r3, [r7, #36]	@ 0x24
 801820a:	4613      	mov	r3, r2
 801820c:	71fb      	strb	r3, [r7, #7]
    // Get the band duty cycle. If not joined, the function either returns the join duty cycle
    // or the band duty cycle, whichever is more restrictive.
    uint16_t dutyCycle = GetDutyCycle( band, joined, elapsedTimeSinceStartup );
 801820e:	79f9      	ldrb	r1, [r7, #7]
 8018210:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8018214:	cb0c      	ldmia	r3, {r2, r3}
 8018216:	68f8      	ldr	r0, [r7, #12]
 8018218:	f7ff fdf0 	bl	8017dfc <GetDutyCycle>
 801821c:	4603      	mov	r3, r0
 801821e:	82fb      	strh	r3, [r7, #22]

    // Reduce with transmission time
    if( band->TimeCredits > ( lastTxAirTime * dutyCycle ) )
 8018220:	68fb      	ldr	r3, [r7, #12]
 8018222:	68da      	ldr	r2, [r3, #12]
 8018224:	8afb      	ldrh	r3, [r7, #22]
 8018226:	68b9      	ldr	r1, [r7, #8]
 8018228:	fb01 f303 	mul.w	r3, r1, r3
 801822c:	429a      	cmp	r2, r3
 801822e:	d909      	bls.n	8018244 <RegionCommonSetBandTxDone+0x48>
    {
        // Reduce time credits by the time of air
        band->TimeCredits -= ( lastTxAirTime * dutyCycle );
 8018230:	68fb      	ldr	r3, [r7, #12]
 8018232:	68da      	ldr	r2, [r3, #12]
 8018234:	8afb      	ldrh	r3, [r7, #22]
 8018236:	68b9      	ldr	r1, [r7, #8]
 8018238:	fb01 f303 	mul.w	r3, r1, r3
 801823c:	1ad2      	subs	r2, r2, r3
 801823e:	68fb      	ldr	r3, [r7, #12]
 8018240:	60da      	str	r2, [r3, #12]
    }
    else
    {
        band->TimeCredits = 0;
    }
}
 8018242:	e002      	b.n	801824a <RegionCommonSetBandTxDone+0x4e>
        band->TimeCredits = 0;
 8018244:	68fb      	ldr	r3, [r7, #12]
 8018246:	2200      	movs	r2, #0
 8018248:	60da      	str	r2, [r3, #12]
}
 801824a:	bf00      	nop
 801824c:	3718      	adds	r7, #24
 801824e:	46bd      	mov	sp, r7
 8018250:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8018254:	b002      	add	sp, #8
 8018256:	4770      	bx	lr

08018258 <RegionCommonUpdateBandTimeOff>:

TimerTime_t RegionCommonUpdateBandTimeOff( bool joined, Band_t* bands,
                                           uint8_t nbBands, bool dutyCycleEnabled,
                                           bool lastTxIsJoinRequest, SysTime_t elapsedTimeSinceStartup,
                                           TimerTime_t expectedTimeOnAir )
{
 8018258:	b5f0      	push	{r4, r5, r6, r7, lr}
 801825a:	b08f      	sub	sp, #60	@ 0x3c
 801825c:	af04      	add	r7, sp, #16
 801825e:	6039      	str	r1, [r7, #0]
 8018260:	4611      	mov	r1, r2
 8018262:	461a      	mov	r2, r3
 8018264:	4603      	mov	r3, r0
 8018266:	71fb      	strb	r3, [r7, #7]
 8018268:	460b      	mov	r3, r1
 801826a:	71bb      	strb	r3, [r7, #6]
 801826c:	4613      	mov	r3, r2
 801826e:	717b      	strb	r3, [r7, #5]
    TimerTime_t minTimeToWait = TIMERTIME_T_MAX;
 8018270:	f04f 33ff 	mov.w	r3, #4294967295
 8018274:	627b      	str	r3, [r7, #36]	@ 0x24
    TimerTime_t currentTime = TimerGetCurrentTime( );
 8018276:	f007 facd 	bl	801f814 <UTIL_TIMER_GetCurrentTime>
 801827a:	61b8      	str	r0, [r7, #24]
    TimerTime_t creditCosts = 0;
 801827c:	2300      	movs	r3, #0
 801827e:	617b      	str	r3, [r7, #20]
    uint16_t dutyCycle = 1;
 8018280:	2301      	movs	r3, #1
 8018282:	827b      	strh	r3, [r7, #18]
    uint8_t validBands = 0;
 8018284:	2300      	movs	r3, #0
 8018286:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

    for( uint8_t i = 0; i < nbBands; i++ )
 801828a:	2300      	movs	r3, #0
 801828c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8018290:	e09c      	b.n	80183cc <RegionCommonUpdateBandTimeOff+0x174>
    {
#if (defined( REGION_VERSION ) && ( REGION_VERSION == 0x02010003 ))
        TimerTime_t elapsedTime = TimerGetElapsedTime( bands[i].LastBandUpdateTime );
 8018292:	f897 2022 	ldrb.w	r2, [r7, #34]	@ 0x22
 8018296:	4613      	mov	r3, r2
 8018298:	005b      	lsls	r3, r3, #1
 801829a:	4413      	add	r3, r2
 801829c:	00db      	lsls	r3, r3, #3
 801829e:	461a      	mov	r2, r3
 80182a0:	683b      	ldr	r3, [r7, #0]
 80182a2:	4413      	add	r3, r2
 80182a4:	685b      	ldr	r3, [r3, #4]
 80182a6:	4618      	mov	r0, r3
 80182a8:	f007 fac6 	bl	801f838 <UTIL_TIMER_GetElapsedTime>
 80182ac:	60f8      	str	r0, [r7, #12]

        // Synchronization of bands and credits
        dutyCycle = UpdateTimeCredits( &bands[i], joined, dutyCycleEnabled,
 80182ae:	f897 2022 	ldrb.w	r2, [r7, #34]	@ 0x22
 80182b2:	4613      	mov	r3, r2
 80182b4:	005b      	lsls	r3, r3, #1
 80182b6:	4413      	add	r3, r2
 80182b8:	00db      	lsls	r3, r3, #3
 80182ba:	461a      	mov	r2, r3
 80182bc:	683b      	ldr	r3, [r7, #0]
 80182be:	189c      	adds	r4, r3, r2
 80182c0:	f897 6040 	ldrb.w	r6, [r7, #64]	@ 0x40
 80182c4:	797a      	ldrb	r2, [r7, #5]
 80182c6:	79fd      	ldrb	r5, [r7, #7]
 80182c8:	68fb      	ldr	r3, [r7, #12]
 80182ca:	9303      	str	r3, [sp, #12]
 80182cc:	69bb      	ldr	r3, [r7, #24]
 80182ce:	9302      	str	r3, [sp, #8]
 80182d0:	46ec      	mov	ip, sp
 80182d2:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 80182d6:	e893 0003 	ldmia.w	r3, {r0, r1}
 80182da:	e88c 0003 	stmia.w	ip, {r0, r1}
 80182de:	4633      	mov	r3, r6
 80182e0:	4629      	mov	r1, r5
 80182e2:	4620      	mov	r0, r4
 80182e4:	f7ff fdf6 	bl	8017ed4 <UpdateTimeCredits>
 80182e8:	4603      	mov	r3, r0
 80182ea:	827b      	strh	r3, [r7, #18]
                                       currentTime );
#endif

        // Calculate the credit costs for the next transmission
        // with the duty cycle and the expected time on air
        creditCosts = expectedTimeOnAir * dutyCycle;
 80182ec:	8a7a      	ldrh	r2, [r7, #18]
 80182ee:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80182f0:	fb02 f303 	mul.w	r3, r2, r3
 80182f4:	617b      	str	r3, [r7, #20]

        // Check if the band is ready for transmission. Its ready,
        // when the duty cycle is off, or the TimeCredits of the band
        // is higher than the credit costs for the transmission.
        if( ( bands[i].TimeCredits > creditCosts ) ||
 80182f6:	f897 2022 	ldrb.w	r2, [r7, #34]	@ 0x22
 80182fa:	4613      	mov	r3, r2
 80182fc:	005b      	lsls	r3, r3, #1
 80182fe:	4413      	add	r3, r2
 8018300:	00db      	lsls	r3, r3, #3
 8018302:	461a      	mov	r2, r3
 8018304:	683b      	ldr	r3, [r7, #0]
 8018306:	4413      	add	r3, r2
 8018308:	68db      	ldr	r3, [r3, #12]
 801830a:	697a      	ldr	r2, [r7, #20]
 801830c:	429a      	cmp	r2, r3
 801830e:	d308      	bcc.n	8018322 <RegionCommonUpdateBandTimeOff+0xca>
            ( ( dutyCycleEnabled == false ) && ( joined == true ) ) )
 8018310:	797b      	ldrb	r3, [r7, #5]
 8018312:	f083 0301 	eor.w	r3, r3, #1
 8018316:	b2db      	uxtb	r3, r3
        if( ( bands[i].TimeCredits > creditCosts ) ||
 8018318:	2b00      	cmp	r3, #0
 801831a:	d013      	beq.n	8018344 <RegionCommonUpdateBandTimeOff+0xec>
            ( ( dutyCycleEnabled == false ) && ( joined == true ) ) )
 801831c:	79fb      	ldrb	r3, [r7, #7]
 801831e:	2b00      	cmp	r3, #0
 8018320:	d010      	beq.n	8018344 <RegionCommonUpdateBandTimeOff+0xec>
        {
            bands[i].ReadyForTransmission = true;
 8018322:	f897 2022 	ldrb.w	r2, [r7, #34]	@ 0x22
 8018326:	4613      	mov	r3, r2
 8018328:	005b      	lsls	r3, r3, #1
 801832a:	4413      	add	r3, r2
 801832c:	00db      	lsls	r3, r3, #3
 801832e:	461a      	mov	r2, r3
 8018330:	683b      	ldr	r3, [r7, #0]
 8018332:	4413      	add	r3, r2
 8018334:	2201      	movs	r2, #1
 8018336:	751a      	strb	r2, [r3, #20]
            // This band is a potential candidate for an
            // upcoming transmission, so increase the counter.
            validBands++;
 8018338:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 801833c:	3301      	adds	r3, #1
 801833e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8018342:	e03e      	b.n	80183c2 <RegionCommonUpdateBandTimeOff+0x16a>
        }
        else
        {
            // In this case, the band has not enough credits
            // for the next transmission.
            bands[i].ReadyForTransmission = false;
 8018344:	f897 2022 	ldrb.w	r2, [r7, #34]	@ 0x22
 8018348:	4613      	mov	r3, r2
 801834a:	005b      	lsls	r3, r3, #1
 801834c:	4413      	add	r3, r2
 801834e:	00db      	lsls	r3, r3, #3
 8018350:	461a      	mov	r2, r3
 8018352:	683b      	ldr	r3, [r7, #0]
 8018354:	4413      	add	r3, r2
 8018356:	2200      	movs	r2, #0
 8018358:	751a      	strb	r2, [r3, #20]

            if( bands[i].MaxTimeCredits > creditCosts )
 801835a:	f897 2022 	ldrb.w	r2, [r7, #34]	@ 0x22
 801835e:	4613      	mov	r3, r2
 8018360:	005b      	lsls	r3, r3, #1
 8018362:	4413      	add	r3, r2
 8018364:	00db      	lsls	r3, r3, #3
 8018366:	461a      	mov	r2, r3
 8018368:	683b      	ldr	r3, [r7, #0]
 801836a:	4413      	add	r3, r2
 801836c:	691b      	ldr	r3, [r3, #16]
 801836e:	697a      	ldr	r2, [r7, #20]
 8018370:	429a      	cmp	r2, r3
 8018372:	d226      	bcs.n	80183c2 <RegionCommonUpdateBandTimeOff+0x16a>
                // of the band are higher than the credit costs.
                // We calculate the minTimeToWait among the bands which are not
                // ready for transmission and which are potentially available
                // for a transmission in the future.
#if (defined( REGION_VERSION ) && ( REGION_VERSION == 0x02010003 ))  
                TimerTime_t observationTimeDiff = 0;
 8018374:	2300      	movs	r3, #0
 8018376:	61fb      	str	r3, [r7, #28]
                if( bands[i].LastMaxCreditAssignTime >= elapsedTime )
 8018378:	f897 2022 	ldrb.w	r2, [r7, #34]	@ 0x22
 801837c:	4613      	mov	r3, r2
 801837e:	005b      	lsls	r3, r3, #1
 8018380:	4413      	add	r3, r2
 8018382:	00db      	lsls	r3, r3, #3
 8018384:	461a      	mov	r2, r3
 8018386:	683b      	ldr	r3, [r7, #0]
 8018388:	4413      	add	r3, r2
 801838a:	689b      	ldr	r3, [r3, #8]
 801838c:	68fa      	ldr	r2, [r7, #12]
 801838e:	429a      	cmp	r2, r3
 8018390:	d80c      	bhi.n	80183ac <RegionCommonUpdateBandTimeOff+0x154>
                {
                    observationTimeDiff = bands[i].LastMaxCreditAssignTime - elapsedTime;
 8018392:	f897 2022 	ldrb.w	r2, [r7, #34]	@ 0x22
 8018396:	4613      	mov	r3, r2
 8018398:	005b      	lsls	r3, r3, #1
 801839a:	4413      	add	r3, r2
 801839c:	00db      	lsls	r3, r3, #3
 801839e:	461a      	mov	r2, r3
 80183a0:	683b      	ldr	r3, [r7, #0]
 80183a2:	4413      	add	r3, r2
 80183a4:	689a      	ldr	r2, [r3, #8]
 80183a6:	68fb      	ldr	r3, [r7, #12]
 80183a8:	1ad3      	subs	r3, r2, r3
 80183aa:	61fb      	str	r3, [r7, #28]
                }
                minTimeToWait = MIN( minTimeToWait, observationTimeDiff );
 80183ac:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80183ae:	69fb      	ldr	r3, [r7, #28]
 80183b0:	4293      	cmp	r3, r2
 80183b2:	bf28      	it	cs
 80183b4:	4613      	movcs	r3, r2
 80183b6:	627b      	str	r3, [r7, #36]	@ 0x24
#endif

                // This band is a potential candidate for an
                // upcoming transmission (even if its time credits are not enough
                // at the moment), so increase the counter.
                validBands++;
 80183b8:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80183bc:	3301      	adds	r3, #1
 80183be:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    for( uint8_t i = 0; i < nbBands; i++ )
 80183c2:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 80183c6:	3301      	adds	r3, #1
 80183c8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80183cc:	f897 2022 	ldrb.w	r2, [r7, #34]	@ 0x22
 80183d0:	79bb      	ldrb	r3, [r7, #6]
 80183d2:	429a      	cmp	r2, r3
 80183d4:	f4ff af5d 	bcc.w	8018292 <RegionCommonUpdateBandTimeOff+0x3a>
#endif

        }
    }

    if( validBands == 0 )
 80183d8:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80183dc:	2b00      	cmp	r3, #0
 80183de:	d102      	bne.n	80183e6 <RegionCommonUpdateBandTimeOff+0x18e>
    {
        // There is no valid band available to handle a transmission
        // in the given DUTY_CYCLE_TIME_PERIOD.
        return TIMERTIME_T_MAX;
 80183e0:	f04f 33ff 	mov.w	r3, #4294967295
 80183e4:	e000      	b.n	80183e8 <RegionCommonUpdateBandTimeOff+0x190>
    }
    return minTimeToWait;
 80183e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 80183e8:	4618      	mov	r0, r3
 80183ea:	372c      	adds	r7, #44	@ 0x2c
 80183ec:	46bd      	mov	sp, r7
 80183ee:	bdf0      	pop	{r4, r5, r6, r7, pc}

080183f0 <RegionCommonParseLinkAdrReq>:

uint8_t RegionCommonParseLinkAdrReq( uint8_t* payload, RegionCommonLinkAdrParams_t* linkAdrParams )
{
 80183f0:	b480      	push	{r7}
 80183f2:	b085      	sub	sp, #20
 80183f4:	af00      	add	r7, sp, #0
 80183f6:	6078      	str	r0, [r7, #4]
 80183f8:	6039      	str	r1, [r7, #0]
    uint8_t retIndex = 0;
 80183fa:	2300      	movs	r3, #0
 80183fc:	73fb      	strb	r3, [r7, #15]

    if( payload[0] == SRV_MAC_LINK_ADR_REQ )
 80183fe:	687b      	ldr	r3, [r7, #4]
 8018400:	781b      	ldrb	r3, [r3, #0]
 8018402:	2b03      	cmp	r3, #3
 8018404:	d140      	bne.n	8018488 <RegionCommonParseLinkAdrReq+0x98>
    {
        // Parse datarate and tx power
        linkAdrParams->Datarate = payload[1];
 8018406:	687b      	ldr	r3, [r7, #4]
 8018408:	3301      	adds	r3, #1
 801840a:	781b      	ldrb	r3, [r3, #0]
 801840c:	b25a      	sxtb	r2, r3
 801840e:	683b      	ldr	r3, [r7, #0]
 8018410:	705a      	strb	r2, [r3, #1]
        linkAdrParams->TxPower = linkAdrParams->Datarate & 0x0F;
 8018412:	683b      	ldr	r3, [r7, #0]
 8018414:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8018418:	f003 030f 	and.w	r3, r3, #15
 801841c:	b25a      	sxtb	r2, r3
 801841e:	683b      	ldr	r3, [r7, #0]
 8018420:	709a      	strb	r2, [r3, #2]
        linkAdrParams->Datarate = ( linkAdrParams->Datarate >> 4 ) & 0x0F;
 8018422:	683b      	ldr	r3, [r7, #0]
 8018424:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8018428:	b2db      	uxtb	r3, r3
 801842a:	091b      	lsrs	r3, r3, #4
 801842c:	b2db      	uxtb	r3, r3
 801842e:	b25a      	sxtb	r2, r3
 8018430:	683b      	ldr	r3, [r7, #0]
 8018432:	705a      	strb	r2, [r3, #1]
        // Parse ChMask
        linkAdrParams->ChMask = ( uint16_t )payload[2];
 8018434:	687b      	ldr	r3, [r7, #4]
 8018436:	3302      	adds	r3, #2
 8018438:	781b      	ldrb	r3, [r3, #0]
 801843a:	461a      	mov	r2, r3
 801843c:	683b      	ldr	r3, [r7, #0]
 801843e:	809a      	strh	r2, [r3, #4]
        linkAdrParams->ChMask |= ( uint16_t )payload[3] << 8;
 8018440:	683b      	ldr	r3, [r7, #0]
 8018442:	889b      	ldrh	r3, [r3, #4]
 8018444:	b21a      	sxth	r2, r3
 8018446:	687b      	ldr	r3, [r7, #4]
 8018448:	3303      	adds	r3, #3
 801844a:	781b      	ldrb	r3, [r3, #0]
 801844c:	b21b      	sxth	r3, r3
 801844e:	021b      	lsls	r3, r3, #8
 8018450:	b21b      	sxth	r3, r3
 8018452:	4313      	orrs	r3, r2
 8018454:	b21b      	sxth	r3, r3
 8018456:	b29a      	uxth	r2, r3
 8018458:	683b      	ldr	r3, [r7, #0]
 801845a:	809a      	strh	r2, [r3, #4]
        // Parse ChMaskCtrl and nbRep
        linkAdrParams->NbRep = payload[4];
 801845c:	687b      	ldr	r3, [r7, #4]
 801845e:	791a      	ldrb	r2, [r3, #4]
 8018460:	683b      	ldr	r3, [r7, #0]
 8018462:	701a      	strb	r2, [r3, #0]
        linkAdrParams->ChMaskCtrl = ( linkAdrParams->NbRep >> 4 ) & 0x07;
 8018464:	683b      	ldr	r3, [r7, #0]
 8018466:	781b      	ldrb	r3, [r3, #0]
 8018468:	091b      	lsrs	r3, r3, #4
 801846a:	b2db      	uxtb	r3, r3
 801846c:	f003 0307 	and.w	r3, r3, #7
 8018470:	b2da      	uxtb	r2, r3
 8018472:	683b      	ldr	r3, [r7, #0]
 8018474:	70da      	strb	r2, [r3, #3]
        linkAdrParams->NbRep &= 0x0F;
 8018476:	683b      	ldr	r3, [r7, #0]
 8018478:	781b      	ldrb	r3, [r3, #0]
 801847a:	f003 030f 	and.w	r3, r3, #15
 801847e:	b2da      	uxtb	r2, r3
 8018480:	683b      	ldr	r3, [r7, #0]
 8018482:	701a      	strb	r2, [r3, #0]

        // LinkAdrReq has 4 bytes length + 1 byte CMD
        retIndex = 5;
 8018484:	2305      	movs	r3, #5
 8018486:	73fb      	strb	r3, [r7, #15]
    }
    return retIndex;
 8018488:	7bfb      	ldrb	r3, [r7, #15]
}
 801848a:	4618      	mov	r0, r3
 801848c:	3714      	adds	r7, #20
 801848e:	46bd      	mov	sp, r7
 8018490:	bc80      	pop	{r7}
 8018492:	4770      	bx	lr

08018494 <RegionCommonLinkAdrReqVerifyParams>:

uint8_t RegionCommonLinkAdrReqVerifyParams( RegionCommonLinkAdrReqVerifyParams_t* verifyParams, int8_t* dr, int8_t* txPow, uint8_t* nbRep )
{
 8018494:	b5b0      	push	{r4, r5, r7, lr}
 8018496:	b088      	sub	sp, #32
 8018498:	af02      	add	r7, sp, #8
 801849a:	60f8      	str	r0, [r7, #12]
 801849c:	60b9      	str	r1, [r7, #8]
 801849e:	607a      	str	r2, [r7, #4]
 80184a0:	603b      	str	r3, [r7, #0]
    uint8_t status = verifyParams->Status;
 80184a2:	68fb      	ldr	r3, [r7, #12]
 80184a4:	791b      	ldrb	r3, [r3, #4]
 80184a6:	75fb      	strb	r3, [r7, #23]
    int8_t datarate = verifyParams->Datarate;
 80184a8:	68fb      	ldr	r3, [r7, #12]
 80184aa:	799b      	ldrb	r3, [r3, #6]
 80184ac:	75bb      	strb	r3, [r7, #22]
    int8_t txPower = verifyParams->TxPower;
 80184ae:	68fb      	ldr	r3, [r7, #12]
 80184b0:	79db      	ldrb	r3, [r3, #7]
 80184b2:	757b      	strb	r3, [r7, #21]
    int8_t nbRepetitions = verifyParams->NbRep;
 80184b4:	68fb      	ldr	r3, [r7, #12]
 80184b6:	7a1b      	ldrb	r3, [r3, #8]
 80184b8:	753b      	strb	r3, [r7, #20]

    // Handle the case when ADR is off.
    if( verifyParams->AdrEnabled == false )
 80184ba:	68fb      	ldr	r3, [r7, #12]
 80184bc:	795b      	ldrb	r3, [r3, #5]
 80184be:	f083 0301 	eor.w	r3, r3, #1
 80184c2:	b2db      	uxtb	r3, r3
 80184c4:	2b00      	cmp	r3, #0
 80184c6:	d008      	beq.n	80184da <RegionCommonLinkAdrReqVerifyParams+0x46>
    {
        // When ADR is off, we are allowed to change the channels mask
        nbRepetitions = verifyParams->CurrentNbRep;
 80184c8:	68fb      	ldr	r3, [r7, #12]
 80184ca:	7adb      	ldrb	r3, [r3, #11]
 80184cc:	753b      	strb	r3, [r7, #20]
        datarate =  verifyParams->CurrentDatarate;
 80184ce:	68fb      	ldr	r3, [r7, #12]
 80184d0:	7a5b      	ldrb	r3, [r3, #9]
 80184d2:	75bb      	strb	r3, [r7, #22]
        txPower =  verifyParams->CurrentTxPower;
 80184d4:	68fb      	ldr	r3, [r7, #12]
 80184d6:	7a9b      	ldrb	r3, [r3, #10]
 80184d8:	757b      	strb	r3, [r7, #21]
    }

    if( status != 0 )
 80184da:	7dfb      	ldrb	r3, [r7, #23]
 80184dc:	2b00      	cmp	r3, #0
 80184de:	d04a      	beq.n	8018576 <RegionCommonLinkAdrReqVerifyParams+0xe2>
    {
        // Verify datarate. The variable phyParam. Value contains the minimum allowed datarate.
        if( datarate == 0x0F )
 80184e0:	f997 3016 	ldrsb.w	r3, [r7, #22]
 80184e4:	2b0f      	cmp	r3, #15
 80184e6:	d103      	bne.n	80184f0 <RegionCommonLinkAdrReqVerifyParams+0x5c>
        { // 0xF means that the device MUST ignore that field, and keep the current parameter value.
            datarate =  verifyParams->CurrentDatarate;
 80184e8:	68fb      	ldr	r3, [r7, #12]
 80184ea:	7a5b      	ldrb	r3, [r3, #9]
 80184ec:	75bb      	strb	r3, [r7, #22]
 80184ee:	e01d      	b.n	801852c <RegionCommonLinkAdrReqVerifyParams+0x98>
        }
        else if( RegionCommonChanVerifyDr( verifyParams->NbChannels, verifyParams->ChannelsMask, datarate,
 80184f0:	68fb      	ldr	r3, [r7, #12]
 80184f2:	7b18      	ldrb	r0, [r3, #12]
 80184f4:	68fb      	ldr	r3, [r7, #12]
 80184f6:	6919      	ldr	r1, [r3, #16]
 80184f8:	68fb      	ldr	r3, [r7, #12]
 80184fa:	f993 5014 	ldrsb.w	r5, [r3, #20]
 80184fe:	68fb      	ldr	r3, [r7, #12]
 8018500:	f993 3015 	ldrsb.w	r3, [r3, #21]
 8018504:	68fa      	ldr	r2, [r7, #12]
 8018506:	6992      	ldr	r2, [r2, #24]
 8018508:	f997 4016 	ldrsb.w	r4, [r7, #22]
 801850c:	9201      	str	r2, [sp, #4]
 801850e:	9300      	str	r3, [sp, #0]
 8018510:	462b      	mov	r3, r5
 8018512:	4622      	mov	r2, r4
 8018514:	f7ff fd5d 	bl	8017fd2 <RegionCommonChanVerifyDr>
 8018518:	4603      	mov	r3, r0
                                      verifyParams->MinDatarate, verifyParams->MaxDatarate, verifyParams->Channels  ) == false )
 801851a:	f083 0301 	eor.w	r3, r3, #1
 801851e:	b2db      	uxtb	r3, r3
        else if( RegionCommonChanVerifyDr( verifyParams->NbChannels, verifyParams->ChannelsMask, datarate,
 8018520:	2b00      	cmp	r3, #0
 8018522:	d003      	beq.n	801852c <RegionCommonLinkAdrReqVerifyParams+0x98>
        {
            status &= 0xFD; // Datarate KO
 8018524:	7dfb      	ldrb	r3, [r7, #23]
 8018526:	f023 0302 	bic.w	r3, r3, #2
 801852a:	75fb      	strb	r3, [r7, #23]
        }

        // Verify tx power
        if( txPower == 0x0F )
 801852c:	f997 3015 	ldrsb.w	r3, [r7, #21]
 8018530:	2b0f      	cmp	r3, #15
 8018532:	d103      	bne.n	801853c <RegionCommonLinkAdrReqVerifyParams+0xa8>
        { // 0xF means that the device MUST ignore that field, and keep the current parameter value.
            txPower =  verifyParams->CurrentTxPower;
 8018534:	68fb      	ldr	r3, [r7, #12]
 8018536:	7a9b      	ldrb	r3, [r3, #10]
 8018538:	757b      	strb	r3, [r7, #21]
 801853a:	e01c      	b.n	8018576 <RegionCommonLinkAdrReqVerifyParams+0xe2>
        }
        else if( RegionCommonValueInRange( txPower, verifyParams->MaxTxPower, verifyParams->MinTxPower ) == 0 )
 801853c:	68fb      	ldr	r3, [r7, #12]
 801853e:	f993 101d 	ldrsb.w	r1, [r3, #29]
 8018542:	68fb      	ldr	r3, [r7, #12]
 8018544:	f993 201c 	ldrsb.w	r2, [r3, #28]
 8018548:	f997 3015 	ldrsb.w	r3, [r7, #21]
 801854c:	4618      	mov	r0, r3
 801854e:	f7ff fdb2 	bl	80180b6 <RegionCommonValueInRange>
 8018552:	4603      	mov	r3, r0
 8018554:	2b00      	cmp	r3, #0
 8018556:	d10e      	bne.n	8018576 <RegionCommonLinkAdrReqVerifyParams+0xe2>
        {
            // Verify if the maximum TX power is exceeded
            if( verifyParams->MaxTxPower > txPower )
 8018558:	68fb      	ldr	r3, [r7, #12]
 801855a:	f993 301d 	ldrsb.w	r3, [r3, #29]
 801855e:	f997 2015 	ldrsb.w	r2, [r7, #21]
 8018562:	429a      	cmp	r2, r3
 8018564:	da03      	bge.n	801856e <RegionCommonLinkAdrReqVerifyParams+0xda>
            { // Apply maximum TX power. Accept TX power.
                txPower = verifyParams->MaxTxPower;
 8018566:	68fb      	ldr	r3, [r7, #12]
 8018568:	7f5b      	ldrb	r3, [r3, #29]
 801856a:	757b      	strb	r3, [r7, #21]
 801856c:	e003      	b.n	8018576 <RegionCommonLinkAdrReqVerifyParams+0xe2>
            }
            else
            {
                status &= 0xFB; // TxPower KO
 801856e:	7dfb      	ldrb	r3, [r7, #23]
 8018570:	f023 0304 	bic.w	r3, r3, #4
 8018574:	75fb      	strb	r3, [r7, #23]
            }
        }
    }

    // If the status is ok, verify the NbRep
    if( status == 0x07 )
 8018576:	7dfb      	ldrb	r3, [r7, #23]
 8018578:	2b07      	cmp	r3, #7
 801857a:	d105      	bne.n	8018588 <RegionCommonLinkAdrReqVerifyParams+0xf4>
    {
        if( nbRepetitions == 0 )
 801857c:	f997 3014 	ldrsb.w	r3, [r7, #20]
 8018580:	2b00      	cmp	r3, #0
 8018582:	d101      	bne.n	8018588 <RegionCommonLinkAdrReqVerifyParams+0xf4>
        { // Set nbRep to the default value of 1.
            nbRepetitions = 1;
 8018584:	2301      	movs	r3, #1
 8018586:	753b      	strb	r3, [r7, #20]
        }
    }

    // Apply changes
    *dr = datarate;
 8018588:	68bb      	ldr	r3, [r7, #8]
 801858a:	7dba      	ldrb	r2, [r7, #22]
 801858c:	701a      	strb	r2, [r3, #0]
    *txPow = txPower;
 801858e:	687b      	ldr	r3, [r7, #4]
 8018590:	7d7a      	ldrb	r2, [r7, #21]
 8018592:	701a      	strb	r2, [r3, #0]
    *nbRep = nbRepetitions;
 8018594:	7d3a      	ldrb	r2, [r7, #20]
 8018596:	683b      	ldr	r3, [r7, #0]
 8018598:	701a      	strb	r2, [r3, #0]

    return status;
 801859a:	7dfb      	ldrb	r3, [r7, #23]
}
 801859c:	4618      	mov	r0, r3
 801859e:	3718      	adds	r7, #24
 80185a0:	46bd      	mov	sp, r7
 80185a2:	bdb0      	pop	{r4, r5, r7, pc}

080185a4 <RegionCommonComputeSymbolTimeLoRa>:

uint32_t RegionCommonComputeSymbolTimeLoRa( uint8_t phyDr, uint32_t bandwidthInHz )
{
 80185a4:	b480      	push	{r7}
 80185a6:	b083      	sub	sp, #12
 80185a8:	af00      	add	r7, sp, #0
 80185aa:	4603      	mov	r3, r0
 80185ac:	6039      	str	r1, [r7, #0]
 80185ae:	71fb      	strb	r3, [r7, #7]
    return ( 1 << phyDr ) * 1000000 / bandwidthInHz;
 80185b0:	79fb      	ldrb	r3, [r7, #7]
 80185b2:	4a06      	ldr	r2, [pc, #24]	@ (80185cc <RegionCommonComputeSymbolTimeLoRa+0x28>)
 80185b4:	fa02 f303 	lsl.w	r3, r2, r3
 80185b8:	461a      	mov	r2, r3
 80185ba:	683b      	ldr	r3, [r7, #0]
 80185bc:	fbb2 f3f3 	udiv	r3, r2, r3
}
 80185c0:	4618      	mov	r0, r3
 80185c2:	370c      	adds	r7, #12
 80185c4:	46bd      	mov	sp, r7
 80185c6:	bc80      	pop	{r7}
 80185c8:	4770      	bx	lr
 80185ca:	bf00      	nop
 80185cc:	000f4240 	.word	0x000f4240

080185d0 <RegionCommonComputeSymbolTimeFsk>:

uint32_t RegionCommonComputeSymbolTimeFsk( uint8_t phyDrInKbps )
{
 80185d0:	b480      	push	{r7}
 80185d2:	b083      	sub	sp, #12
 80185d4:	af00      	add	r7, sp, #0
 80185d6:	4603      	mov	r3, r0
 80185d8:	71fb      	strb	r3, [r7, #7]
    return 8000 / ( uint32_t )phyDrInKbps; // 1 symbol equals 1 byte
 80185da:	79fb      	ldrb	r3, [r7, #7]
 80185dc:	f44f 52fa 	mov.w	r2, #8000	@ 0x1f40
 80185e0:	fbb2 f3f3 	udiv	r3, r2, r3
}
 80185e4:	4618      	mov	r0, r3
 80185e6:	370c      	adds	r7, #12
 80185e8:	46bd      	mov	sp, r7
 80185ea:	bc80      	pop	{r7}
 80185ec:	4770      	bx	lr
	...

080185f0 <RegionCommonComputeRxWindowParameters>:

void RegionCommonComputeRxWindowParameters( uint32_t tSymbolInUs, uint8_t minRxSymbols, uint32_t rxErrorInMs, uint32_t wakeUpTimeInMs, uint32_t* windowTimeoutInSymbols, int32_t* windowOffsetInMs )
{
 80185f0:	b480      	push	{r7}
 80185f2:	b085      	sub	sp, #20
 80185f4:	af00      	add	r7, sp, #0
 80185f6:	60f8      	str	r0, [r7, #12]
 80185f8:	607a      	str	r2, [r7, #4]
 80185fa:	603b      	str	r3, [r7, #0]
 80185fc:	460b      	mov	r3, r1
 80185fe:	72fb      	strb	r3, [r7, #11]
    *windowTimeoutInSymbols = MAX( DIV_CEIL( ( ( 2 * minRxSymbols - 8 ) * tSymbolInUs + 2 * ( rxErrorInMs * 1000 ) ),  tSymbolInUs ), minRxSymbols ); // Computed number of symbols
 8018600:	7afa      	ldrb	r2, [r7, #11]
 8018602:	7afb      	ldrb	r3, [r7, #11]
 8018604:	3b04      	subs	r3, #4
 8018606:	4619      	mov	r1, r3
 8018608:	68fb      	ldr	r3, [r7, #12]
 801860a:	fb03 f101 	mul.w	r1, r3, r1
 801860e:	687b      	ldr	r3, [r7, #4]
 8018610:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8018614:	fb00 f303 	mul.w	r3, r0, r3
 8018618:	440b      	add	r3, r1
 801861a:	005b      	lsls	r3, r3, #1
 801861c:	2b00      	cmp	r3, #0
 801861e:	d013      	beq.n	8018648 <RegionCommonComputeRxWindowParameters+0x58>
 8018620:	7afb      	ldrb	r3, [r7, #11]
 8018622:	3b04      	subs	r3, #4
 8018624:	4619      	mov	r1, r3
 8018626:	68fb      	ldr	r3, [r7, #12]
 8018628:	fb03 f101 	mul.w	r1, r3, r1
 801862c:	687b      	ldr	r3, [r7, #4]
 801862e:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8018632:	fb00 f303 	mul.w	r3, r0, r3
 8018636:	440b      	add	r3, r1
 8018638:	0059      	lsls	r1, r3, #1
 801863a:	68fb      	ldr	r3, [r7, #12]
 801863c:	440b      	add	r3, r1
 801863e:	1e59      	subs	r1, r3, #1
 8018640:	68fb      	ldr	r3, [r7, #12]
 8018642:	fbb1 f3f3 	udiv	r3, r1, r3
 8018646:	e00f      	b.n	8018668 <RegionCommonComputeRxWindowParameters+0x78>
 8018648:	7afb      	ldrb	r3, [r7, #11]
 801864a:	3b04      	subs	r3, #4
 801864c:	4619      	mov	r1, r3
 801864e:	68fb      	ldr	r3, [r7, #12]
 8018650:	fb03 f101 	mul.w	r1, r3, r1
 8018654:	687b      	ldr	r3, [r7, #4]
 8018656:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 801865a:	fb00 f303 	mul.w	r3, r0, r3
 801865e:	440b      	add	r3, r1
 8018660:	0059      	lsls	r1, r3, #1
 8018662:	68fb      	ldr	r3, [r7, #12]
 8018664:	fbb1 f3f3 	udiv	r3, r1, r3
 8018668:	429a      	cmp	r2, r3
 801866a:	bf38      	it	cc
 801866c:	461a      	movcc	r2, r3
 801866e:	69bb      	ldr	r3, [r7, #24]
 8018670:	601a      	str	r2, [r3, #0]
    *windowOffsetInMs = ( int32_t )DIV_CEIL( ( int32_t )( 4 * tSymbolInUs ) -
 8018672:	68fb      	ldr	r3, [r7, #12]
 8018674:	009b      	lsls	r3, r3, #2
 8018676:	4619      	mov	r1, r3
 8018678:	69bb      	ldr	r3, [r7, #24]
 801867a:	681b      	ldr	r3, [r3, #0]
 801867c:	68fa      	ldr	r2, [r7, #12]
 801867e:	fb02 f303 	mul.w	r3, r2, r3
 8018682:	2b00      	cmp	r3, #0
 8018684:	d007      	beq.n	8018696 <RegionCommonComputeRxWindowParameters+0xa6>
 8018686:	69bb      	ldr	r3, [r7, #24]
 8018688:	681b      	ldr	r3, [r3, #0]
 801868a:	68fa      	ldr	r2, [r7, #12]
 801868c:	fb02 f303 	mul.w	r3, r2, r3
 8018690:	3301      	adds	r3, #1
 8018692:	085b      	lsrs	r3, r3, #1
 8018694:	e005      	b.n	80186a2 <RegionCommonComputeRxWindowParameters+0xb2>
 8018696:	69bb      	ldr	r3, [r7, #24]
 8018698:	681b      	ldr	r3, [r3, #0]
 801869a:	68fa      	ldr	r2, [r7, #12]
 801869c:	fb02 f303 	mul.w	r3, r2, r3
 80186a0:	085b      	lsrs	r3, r3, #1
 80186a2:	1acb      	subs	r3, r1, r3
 80186a4:	683a      	ldr	r2, [r7, #0]
 80186a6:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 80186aa:	fb01 f202 	mul.w	r2, r1, r2
 80186ae:	1a9b      	subs	r3, r3, r2
 80186b0:	2b00      	cmp	r3, #0
 80186b2:	dd27      	ble.n	8018704 <RegionCommonComputeRxWindowParameters+0x114>
 80186b4:	68fb      	ldr	r3, [r7, #12]
 80186b6:	009b      	lsls	r3, r3, #2
 80186b8:	4619      	mov	r1, r3
 80186ba:	69bb      	ldr	r3, [r7, #24]
 80186bc:	681b      	ldr	r3, [r3, #0]
 80186be:	68fa      	ldr	r2, [r7, #12]
 80186c0:	fb02 f303 	mul.w	r3, r2, r3
 80186c4:	2b00      	cmp	r3, #0
 80186c6:	d007      	beq.n	80186d8 <RegionCommonComputeRxWindowParameters+0xe8>
 80186c8:	69bb      	ldr	r3, [r7, #24]
 80186ca:	681b      	ldr	r3, [r3, #0]
 80186cc:	68fa      	ldr	r2, [r7, #12]
 80186ce:	fb02 f303 	mul.w	r3, r2, r3
 80186d2:	3301      	adds	r3, #1
 80186d4:	085b      	lsrs	r3, r3, #1
 80186d6:	e005      	b.n	80186e4 <RegionCommonComputeRxWindowParameters+0xf4>
 80186d8:	69bb      	ldr	r3, [r7, #24]
 80186da:	681b      	ldr	r3, [r3, #0]
 80186dc:	68fa      	ldr	r2, [r7, #12]
 80186de:	fb02 f303 	mul.w	r3, r2, r3
 80186e2:	085b      	lsrs	r3, r3, #1
 80186e4:	1acb      	subs	r3, r1, r3
 80186e6:	683a      	ldr	r2, [r7, #0]
 80186e8:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 80186ec:	fb01 f202 	mul.w	r2, r1, r2
 80186f0:	1a9b      	subs	r3, r3, r2
 80186f2:	f203 33e7 	addw	r3, r3, #999	@ 0x3e7
 80186f6:	4a19      	ldr	r2, [pc, #100]	@ (801875c <RegionCommonComputeRxWindowParameters+0x16c>)
 80186f8:	fb82 1203 	smull	r1, r2, r2, r3
 80186fc:	1192      	asrs	r2, r2, #6
 80186fe:	17db      	asrs	r3, r3, #31
 8018700:	1ad3      	subs	r3, r2, r3
 8018702:	e024      	b.n	801874e <RegionCommonComputeRxWindowParameters+0x15e>
 8018704:	68fb      	ldr	r3, [r7, #12]
 8018706:	009b      	lsls	r3, r3, #2
 8018708:	4619      	mov	r1, r3
 801870a:	69bb      	ldr	r3, [r7, #24]
 801870c:	681b      	ldr	r3, [r3, #0]
 801870e:	68fa      	ldr	r2, [r7, #12]
 8018710:	fb02 f303 	mul.w	r3, r2, r3
 8018714:	2b00      	cmp	r3, #0
 8018716:	d007      	beq.n	8018728 <RegionCommonComputeRxWindowParameters+0x138>
 8018718:	69bb      	ldr	r3, [r7, #24]
 801871a:	681b      	ldr	r3, [r3, #0]
 801871c:	68fa      	ldr	r2, [r7, #12]
 801871e:	fb02 f303 	mul.w	r3, r2, r3
 8018722:	3301      	adds	r3, #1
 8018724:	085b      	lsrs	r3, r3, #1
 8018726:	e005      	b.n	8018734 <RegionCommonComputeRxWindowParameters+0x144>
 8018728:	69bb      	ldr	r3, [r7, #24]
 801872a:	681b      	ldr	r3, [r3, #0]
 801872c:	68fa      	ldr	r2, [r7, #12]
 801872e:	fb02 f303 	mul.w	r3, r2, r3
 8018732:	085b      	lsrs	r3, r3, #1
 8018734:	1acb      	subs	r3, r1, r3
 8018736:	683a      	ldr	r2, [r7, #0]
 8018738:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 801873c:	fb01 f202 	mul.w	r2, r1, r2
 8018740:	1a9b      	subs	r3, r3, r2
 8018742:	4a06      	ldr	r2, [pc, #24]	@ (801875c <RegionCommonComputeRxWindowParameters+0x16c>)
 8018744:	fb82 1203 	smull	r1, r2, r2, r3
 8018748:	1192      	asrs	r2, r2, #6
 801874a:	17db      	asrs	r3, r3, #31
 801874c:	1ad3      	subs	r3, r2, r3
 801874e:	69fa      	ldr	r2, [r7, #28]
 8018750:	6013      	str	r3, [r2, #0]
                                               ( int32_t )DIV_CEIL( ( *windowTimeoutInSymbols * tSymbolInUs ), 2 ) -
                                               ( int32_t )( wakeUpTimeInMs * 1000 ), 1000 );
}
 8018752:	bf00      	nop
 8018754:	3714      	adds	r7, #20
 8018756:	46bd      	mov	sp, r7
 8018758:	bc80      	pop	{r7}
 801875a:	4770      	bx	lr
 801875c:	10624dd3 	.word	0x10624dd3

08018760 <RegionCommonComputeTxPower>:

int8_t RegionCommonComputeTxPower( int8_t txPowerIndex, float maxEirp, float antennaGain )
{
 8018760:	b580      	push	{r7, lr}
 8018762:	b086      	sub	sp, #24
 8018764:	af00      	add	r7, sp, #0
 8018766:	4603      	mov	r3, r0
 8018768:	60b9      	str	r1, [r7, #8]
 801876a:	607a      	str	r2, [r7, #4]
 801876c:	73fb      	strb	r3, [r7, #15]
    int8_t phyTxPower = 0;
 801876e:	2300      	movs	r3, #0
 8018770:	75fb      	strb	r3, [r7, #23]

    phyTxPower = ( int8_t )floor( ( maxEirp - ( txPowerIndex * 2U ) ) - antennaGain );
 8018772:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8018776:	005b      	lsls	r3, r3, #1
 8018778:	4618      	mov	r0, r3
 801877a:	f7e8 fafd 	bl	8000d78 <__aeabi_ui2f>
 801877e:	4603      	mov	r3, r0
 8018780:	4619      	mov	r1, r3
 8018782:	68b8      	ldr	r0, [r7, #8]
 8018784:	f7e8 fa46 	bl	8000c14 <__aeabi_fsub>
 8018788:	4603      	mov	r3, r0
 801878a:	6879      	ldr	r1, [r7, #4]
 801878c:	4618      	mov	r0, r3
 801878e:	f7e8 fa41 	bl	8000c14 <__aeabi_fsub>
 8018792:	4603      	mov	r3, r0
 8018794:	4618      	mov	r0, r3
 8018796:	f7e7 feaf 	bl	80004f8 <__aeabi_f2d>
 801879a:	4602      	mov	r2, r0
 801879c:	460b      	mov	r3, r1
 801879e:	4610      	mov	r0, r2
 80187a0:	4619      	mov	r1, r3
 80187a2:	f00a fa21 	bl	8022be8 <floor>
 80187a6:	4602      	mov	r2, r0
 80187a8:	460b      	mov	r3, r1
 80187aa:	4610      	mov	r0, r2
 80187ac:	4619      	mov	r1, r3
 80187ae:	f7e8 f995 	bl	8000adc <__aeabi_d2iz>
 80187b2:	4603      	mov	r3, r0
 80187b4:	75fb      	strb	r3, [r7, #23]

    return phyTxPower;
 80187b6:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80187ba:	4618      	mov	r0, r3
 80187bc:	3718      	adds	r7, #24
 80187be:	46bd      	mov	sp, r7
 80187c0:	bd80      	pop	{r7, pc}

080187c2 <RegionCommonCountNbOfEnabledChannels>:
    MW_LOG(TS_ON, VLEVEL_M, "RX_BC on freq %d Hz at DR %d\r\n", rxBeaconSetupParams->Frequency, rxBeaconSetupParams->BeaconDatarate );
}

void RegionCommonCountNbOfEnabledChannels( RegionCommonCountNbOfEnabledChannelsParams_t* countNbOfEnabledChannelsParams,
                                           uint8_t* enabledChannels, uint8_t* nbEnabledChannels, uint8_t* nbRestrictedChannels )
{
 80187c2:	b590      	push	{r4, r7, lr}
 80187c4:	b087      	sub	sp, #28
 80187c6:	af00      	add	r7, sp, #0
 80187c8:	60f8      	str	r0, [r7, #12]
 80187ca:	60b9      	str	r1, [r7, #8]
 80187cc:	607a      	str	r2, [r7, #4]
 80187ce:	603b      	str	r3, [r7, #0]
    uint8_t nbChannelCount = 0;
 80187d0:	2300      	movs	r3, #0
 80187d2:	75fb      	strb	r3, [r7, #23]
    uint8_t nbRestrictedChannelsCount = 0;
 80187d4:	2300      	movs	r3, #0
 80187d6:	75bb      	strb	r3, [r7, #22]

    for( uint8_t i = 0, k = 0; i < countNbOfEnabledChannelsParams->MaxNbChannels; i += 16, k++ )
 80187d8:	2300      	movs	r3, #0
 80187da:	757b      	strb	r3, [r7, #21]
 80187dc:	2300      	movs	r3, #0
 80187de:	753b      	strb	r3, [r7, #20]
 80187e0:	e09c      	b.n	801891c <RegionCommonCountNbOfEnabledChannels+0x15a>
    {
        for( uint8_t j = 0; j < 16; j++ )
 80187e2:	2300      	movs	r3, #0
 80187e4:	74fb      	strb	r3, [r7, #19]
 80187e6:	e08f      	b.n	8018908 <RegionCommonCountNbOfEnabledChannels+0x146>
        {
            if( ( countNbOfEnabledChannelsParams->ChannelsMask[k] & ( 1 << j ) ) != 0 )
 80187e8:	68fb      	ldr	r3, [r7, #12]
 80187ea:	685a      	ldr	r2, [r3, #4]
 80187ec:	7d3b      	ldrb	r3, [r7, #20]
 80187ee:	005b      	lsls	r3, r3, #1
 80187f0:	4413      	add	r3, r2
 80187f2:	881b      	ldrh	r3, [r3, #0]
 80187f4:	461a      	mov	r2, r3
 80187f6:	7cfb      	ldrb	r3, [r7, #19]
 80187f8:	fa42 f303 	asr.w	r3, r2, r3
 80187fc:	f003 0301 	and.w	r3, r3, #1
 8018800:	2b00      	cmp	r3, #0
 8018802:	d07e      	beq.n	8018902 <RegionCommonCountNbOfEnabledChannels+0x140>
            {
                if( countNbOfEnabledChannelsParams->Channels[i + j].Frequency == 0 )
 8018804:	68fb      	ldr	r3, [r7, #12]
 8018806:	689a      	ldr	r2, [r3, #8]
 8018808:	7d79      	ldrb	r1, [r7, #21]
 801880a:	7cfb      	ldrb	r3, [r7, #19]
 801880c:	440b      	add	r3, r1
 801880e:	4619      	mov	r1, r3
 8018810:	460b      	mov	r3, r1
 8018812:	005b      	lsls	r3, r3, #1
 8018814:	440b      	add	r3, r1
 8018816:	009b      	lsls	r3, r3, #2
 8018818:	4413      	add	r3, r2
 801881a:	681b      	ldr	r3, [r3, #0]
 801881c:	2b00      	cmp	r3, #0
 801881e:	d06b      	beq.n	80188f8 <RegionCommonCountNbOfEnabledChannels+0x136>
                { // Check if the channel is enabled
                    continue;
                }
                if( ( countNbOfEnabledChannelsParams->Joined == false ) &&
 8018820:	68fb      	ldr	r3, [r7, #12]
 8018822:	781b      	ldrb	r3, [r3, #0]
 8018824:	f083 0301 	eor.w	r3, r3, #1
 8018828:	b2db      	uxtb	r3, r3
 801882a:	2b00      	cmp	r3, #0
 801882c:	d011      	beq.n	8018852 <RegionCommonCountNbOfEnabledChannels+0x90>
                    ( countNbOfEnabledChannelsParams->JoinChannels != NULL ) )
 801882e:	68fb      	ldr	r3, [r7, #12]
 8018830:	695b      	ldr	r3, [r3, #20]
                if( ( countNbOfEnabledChannelsParams->Joined == false ) &&
 8018832:	2b00      	cmp	r3, #0
 8018834:	d00d      	beq.n	8018852 <RegionCommonCountNbOfEnabledChannels+0x90>
                {
                    if( ( countNbOfEnabledChannelsParams->JoinChannels[k] & ( 1 << j ) ) == 0 )
 8018836:	68fb      	ldr	r3, [r7, #12]
 8018838:	695a      	ldr	r2, [r3, #20]
 801883a:	7d3b      	ldrb	r3, [r7, #20]
 801883c:	005b      	lsls	r3, r3, #1
 801883e:	4413      	add	r3, r2
 8018840:	881b      	ldrh	r3, [r3, #0]
 8018842:	461a      	mov	r2, r3
 8018844:	7cfb      	ldrb	r3, [r7, #19]
 8018846:	fa42 f303 	asr.w	r3, r2, r3
 801884a:	f003 0301 	and.w	r3, r3, #1
 801884e:	2b00      	cmp	r3, #0
 8018850:	d054      	beq.n	80188fc <RegionCommonCountNbOfEnabledChannels+0x13a>
                    {
                        continue;
                    }
                }
                if( RegionCommonValueInRange( countNbOfEnabledChannelsParams->Datarate,
 8018852:	68fb      	ldr	r3, [r7, #12]
 8018854:	785b      	ldrb	r3, [r3, #1]
 8018856:	b258      	sxtb	r0, r3
                                              countNbOfEnabledChannelsParams->Channels[i + j].DrRange.Fields.Min,
 8018858:	68fb      	ldr	r3, [r7, #12]
 801885a:	689a      	ldr	r2, [r3, #8]
 801885c:	7d79      	ldrb	r1, [r7, #21]
 801885e:	7cfb      	ldrb	r3, [r7, #19]
 8018860:	440b      	add	r3, r1
 8018862:	4619      	mov	r1, r3
 8018864:	460b      	mov	r3, r1
 8018866:	005b      	lsls	r3, r3, #1
 8018868:	440b      	add	r3, r1
 801886a:	009b      	lsls	r3, r3, #2
 801886c:	4413      	add	r3, r2
 801886e:	7a1b      	ldrb	r3, [r3, #8]
 8018870:	f343 0303 	sbfx	r3, r3, #0, #4
 8018874:	b25b      	sxtb	r3, r3
                if( RegionCommonValueInRange( countNbOfEnabledChannelsParams->Datarate,
 8018876:	461c      	mov	r4, r3
                                              countNbOfEnabledChannelsParams->Channels[i + j].DrRange.Fields.Max ) == false )
 8018878:	68fb      	ldr	r3, [r7, #12]
 801887a:	689a      	ldr	r2, [r3, #8]
 801887c:	7d79      	ldrb	r1, [r7, #21]
 801887e:	7cfb      	ldrb	r3, [r7, #19]
 8018880:	440b      	add	r3, r1
 8018882:	4619      	mov	r1, r3
 8018884:	460b      	mov	r3, r1
 8018886:	005b      	lsls	r3, r3, #1
 8018888:	440b      	add	r3, r1
 801888a:	009b      	lsls	r3, r3, #2
 801888c:	4413      	add	r3, r2
 801888e:	7a1b      	ldrb	r3, [r3, #8]
 8018890:	f343 1303 	sbfx	r3, r3, #4, #4
 8018894:	b25b      	sxtb	r3, r3
                if( RegionCommonValueInRange( countNbOfEnabledChannelsParams->Datarate,
 8018896:	461a      	mov	r2, r3
 8018898:	4621      	mov	r1, r4
 801889a:	f7ff fc0c 	bl	80180b6 <RegionCommonValueInRange>
 801889e:	4603      	mov	r3, r0
 80188a0:	2b00      	cmp	r3, #0
 80188a2:	d02d      	beq.n	8018900 <RegionCommonCountNbOfEnabledChannels+0x13e>
                { // Check if the current channel selection supports the given datarate
                    continue;
                }
                if( countNbOfEnabledChannelsParams->Bands[countNbOfEnabledChannelsParams->Channels[i + j].Band].ReadyForTransmission == false )
 80188a4:	68fb      	ldr	r3, [r7, #12]
 80188a6:	68da      	ldr	r2, [r3, #12]
 80188a8:	68fb      	ldr	r3, [r7, #12]
 80188aa:	6899      	ldr	r1, [r3, #8]
 80188ac:	7d78      	ldrb	r0, [r7, #21]
 80188ae:	7cfb      	ldrb	r3, [r7, #19]
 80188b0:	4403      	add	r3, r0
 80188b2:	4618      	mov	r0, r3
 80188b4:	4603      	mov	r3, r0
 80188b6:	005b      	lsls	r3, r3, #1
 80188b8:	4403      	add	r3, r0
 80188ba:	009b      	lsls	r3, r3, #2
 80188bc:	440b      	add	r3, r1
 80188be:	7a5b      	ldrb	r3, [r3, #9]
 80188c0:	4619      	mov	r1, r3
 80188c2:	460b      	mov	r3, r1
 80188c4:	005b      	lsls	r3, r3, #1
 80188c6:	440b      	add	r3, r1
 80188c8:	00db      	lsls	r3, r3, #3
 80188ca:	4413      	add	r3, r2
 80188cc:	7d1b      	ldrb	r3, [r3, #20]
 80188ce:	f083 0301 	eor.w	r3, r3, #1
 80188d2:	b2db      	uxtb	r3, r3
 80188d4:	2b00      	cmp	r3, #0
 80188d6:	d003      	beq.n	80188e0 <RegionCommonCountNbOfEnabledChannels+0x11e>
                { // Check if the band is available for transmission
                    nbRestrictedChannelsCount++;
 80188d8:	7dbb      	ldrb	r3, [r7, #22]
 80188da:	3301      	adds	r3, #1
 80188dc:	75bb      	strb	r3, [r7, #22]
                    continue;
 80188de:	e010      	b.n	8018902 <RegionCommonCountNbOfEnabledChannels+0x140>
                }
                enabledChannels[nbChannelCount++] = i + j;
 80188e0:	7dfb      	ldrb	r3, [r7, #23]
 80188e2:	1c5a      	adds	r2, r3, #1
 80188e4:	75fa      	strb	r2, [r7, #23]
 80188e6:	461a      	mov	r2, r3
 80188e8:	68bb      	ldr	r3, [r7, #8]
 80188ea:	4413      	add	r3, r2
 80188ec:	7d79      	ldrb	r1, [r7, #21]
 80188ee:	7cfa      	ldrb	r2, [r7, #19]
 80188f0:	440a      	add	r2, r1
 80188f2:	b2d2      	uxtb	r2, r2
 80188f4:	701a      	strb	r2, [r3, #0]
 80188f6:	e004      	b.n	8018902 <RegionCommonCountNbOfEnabledChannels+0x140>
                    continue;
 80188f8:	bf00      	nop
 80188fa:	e002      	b.n	8018902 <RegionCommonCountNbOfEnabledChannels+0x140>
                        continue;
 80188fc:	bf00      	nop
 80188fe:	e000      	b.n	8018902 <RegionCommonCountNbOfEnabledChannels+0x140>
                    continue;
 8018900:	bf00      	nop
        for( uint8_t j = 0; j < 16; j++ )
 8018902:	7cfb      	ldrb	r3, [r7, #19]
 8018904:	3301      	adds	r3, #1
 8018906:	74fb      	strb	r3, [r7, #19]
 8018908:	7cfb      	ldrb	r3, [r7, #19]
 801890a:	2b0f      	cmp	r3, #15
 801890c:	f67f af6c 	bls.w	80187e8 <RegionCommonCountNbOfEnabledChannels+0x26>
    for( uint8_t i = 0, k = 0; i < countNbOfEnabledChannelsParams->MaxNbChannels; i += 16, k++ )
 8018910:	7d7b      	ldrb	r3, [r7, #21]
 8018912:	3310      	adds	r3, #16
 8018914:	757b      	strb	r3, [r7, #21]
 8018916:	7d3b      	ldrb	r3, [r7, #20]
 8018918:	3301      	adds	r3, #1
 801891a:	753b      	strb	r3, [r7, #20]
 801891c:	7d7b      	ldrb	r3, [r7, #21]
 801891e:	b29a      	uxth	r2, r3
 8018920:	68fb      	ldr	r3, [r7, #12]
 8018922:	8a1b      	ldrh	r3, [r3, #16]
 8018924:	429a      	cmp	r2, r3
 8018926:	f4ff af5c 	bcc.w	80187e2 <RegionCommonCountNbOfEnabledChannels+0x20>
            }
        }
    }
    *nbEnabledChannels = nbChannelCount;
 801892a:	687b      	ldr	r3, [r7, #4]
 801892c:	7dfa      	ldrb	r2, [r7, #23]
 801892e:	701a      	strb	r2, [r3, #0]
    *nbRestrictedChannels = nbRestrictedChannelsCount;
 8018930:	683b      	ldr	r3, [r7, #0]
 8018932:	7dba      	ldrb	r2, [r7, #22]
 8018934:	701a      	strb	r2, [r3, #0]
}
 8018936:	bf00      	nop
 8018938:	371c      	adds	r7, #28
 801893a:	46bd      	mov	sp, r7
 801893c:	bd90      	pop	{r4, r7, pc}

0801893e <RegionCommonIdentifyChannels>:

LoRaMacStatus_t RegionCommonIdentifyChannels( RegionCommonIdentifyChannelsParam_t* identifyChannelsParam,
                                              TimerTime_t* aggregatedTimeOff, uint8_t* enabledChannels,
                                              uint8_t* nbEnabledChannels, uint8_t* nbRestrictedChannels,
                                              TimerTime_t* nextTxDelay )
{
 801893e:	b5f0      	push	{r4, r5, r6, r7, lr}
 8018940:	b08b      	sub	sp, #44	@ 0x2c
 8018942:	af04      	add	r7, sp, #16
 8018944:	60f8      	str	r0, [r7, #12]
 8018946:	60b9      	str	r1, [r7, #8]
 8018948:	607a      	str	r2, [r7, #4]
 801894a:	603b      	str	r3, [r7, #0]
    TimerTime_t elapsed = TimerGetElapsedTime( identifyChannelsParam->LastAggrTx );
 801894c:	68fb      	ldr	r3, [r7, #12]
 801894e:	685b      	ldr	r3, [r3, #4]
 8018950:	4618      	mov	r0, r3
 8018952:	f006 ff71 	bl	801f838 <UTIL_TIMER_GetElapsedTime>
 8018956:	6178      	str	r0, [r7, #20]
    *nextTxDelay = identifyChannelsParam->AggrTimeOff - elapsed;
 8018958:	68fb      	ldr	r3, [r7, #12]
 801895a:	681a      	ldr	r2, [r3, #0]
 801895c:	697b      	ldr	r3, [r7, #20]
 801895e:	1ad2      	subs	r2, r2, r3
 8018960:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8018962:	601a      	str	r2, [r3, #0]
    *nbRestrictedChannels = 1;
 8018964:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8018966:	2201      	movs	r2, #1
 8018968:	701a      	strb	r2, [r3, #0]
    *nbEnabledChannels = 0;
 801896a:	683b      	ldr	r3, [r7, #0]
 801896c:	2200      	movs	r2, #0
 801896e:	701a      	strb	r2, [r3, #0]

    if( ( identifyChannelsParam->LastAggrTx == 0 ) ||
 8018970:	68fb      	ldr	r3, [r7, #12]
 8018972:	685b      	ldr	r3, [r3, #4]
 8018974:	2b00      	cmp	r3, #0
 8018976:	d004      	beq.n	8018982 <RegionCommonIdentifyChannels+0x44>
        ( identifyChannelsParam->AggrTimeOff <= elapsed ) )
 8018978:	68fb      	ldr	r3, [r7, #12]
 801897a:	681b      	ldr	r3, [r3, #0]
    if( ( identifyChannelsParam->LastAggrTx == 0 ) ||
 801897c:	697a      	ldr	r2, [r7, #20]
 801897e:	429a      	cmp	r2, r3
 8018980:	d32b      	bcc.n	80189da <RegionCommonIdentifyChannels+0x9c>
    {
        // Reset Aggregated time off
        *aggregatedTimeOff = 0;
 8018982:	68bb      	ldr	r3, [r7, #8]
 8018984:	2200      	movs	r2, #0
 8018986:	601a      	str	r2, [r3, #0]

        // Update bands Time OFF
        *nextTxDelay = RegionCommonUpdateBandTimeOff( identifyChannelsParam->CountNbOfEnabledChannelsParam->Joined,
 8018988:	68fb      	ldr	r3, [r7, #12]
 801898a:	69db      	ldr	r3, [r3, #28]
 801898c:	781c      	ldrb	r4, [r3, #0]
                                                      identifyChannelsParam->CountNbOfEnabledChannelsParam->Bands,
 801898e:	68fb      	ldr	r3, [r7, #12]
 8018990:	69db      	ldr	r3, [r3, #28]
        *nextTxDelay = RegionCommonUpdateBandTimeOff( identifyChannelsParam->CountNbOfEnabledChannelsParam->Joined,
 8018992:	68dd      	ldr	r5, [r3, #12]
 8018994:	68fb      	ldr	r3, [r7, #12]
 8018996:	7a5e      	ldrb	r6, [r3, #9]
 8018998:	68fb      	ldr	r3, [r7, #12]
 801899a:	f893 c008 	ldrb.w	ip, [r3, #8]
 801899e:	68fb      	ldr	r3, [r7, #12]
 80189a0:	7d1b      	ldrb	r3, [r3, #20]
 80189a2:	68fa      	ldr	r2, [r7, #12]
 80189a4:	6992      	ldr	r2, [r2, #24]
 80189a6:	9203      	str	r2, [sp, #12]
 80189a8:	68fa      	ldr	r2, [r7, #12]
 80189aa:	f10d 0e04 	add.w	lr, sp, #4
 80189ae:	320c      	adds	r2, #12
 80189b0:	e892 0003 	ldmia.w	r2, {r0, r1}
 80189b4:	e88e 0003 	stmia.w	lr, {r0, r1}
 80189b8:	9300      	str	r3, [sp, #0]
 80189ba:	4663      	mov	r3, ip
 80189bc:	4632      	mov	r2, r6
 80189be:	4629      	mov	r1, r5
 80189c0:	4620      	mov	r0, r4
 80189c2:	f7ff fc49 	bl	8018258 <RegionCommonUpdateBandTimeOff>
 80189c6:	4602      	mov	r2, r0
 80189c8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80189ca:	601a      	str	r2, [r3, #0]
                                                      identifyChannelsParam->DutyCycleEnabled,
                                                      identifyChannelsParam->LastTxIsJoinRequest,
                                                      identifyChannelsParam->ElapsedTimeSinceStartUp,
                                                      identifyChannelsParam->ExpectedTimeOnAir );

        RegionCommonCountNbOfEnabledChannels( identifyChannelsParam->CountNbOfEnabledChannelsParam, enabledChannels,
 80189cc:	68fb      	ldr	r3, [r7, #12]
 80189ce:	69d8      	ldr	r0, [r3, #28]
 80189d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80189d2:	683a      	ldr	r2, [r7, #0]
 80189d4:	6879      	ldr	r1, [r7, #4]
 80189d6:	f7ff fef4 	bl	80187c2 <RegionCommonCountNbOfEnabledChannels>
                                              nbEnabledChannels, nbRestrictedChannels );
    }

    if( *nbEnabledChannels > 0 )
 80189da:	683b      	ldr	r3, [r7, #0]
 80189dc:	781b      	ldrb	r3, [r3, #0]
 80189de:	2b00      	cmp	r3, #0
 80189e0:	d004      	beq.n	80189ec <RegionCommonIdentifyChannels+0xae>
    {
        *nextTxDelay = 0;
 80189e2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80189e4:	2200      	movs	r2, #0
 80189e6:	601a      	str	r2, [r3, #0]
        return LORAMAC_STATUS_OK;
 80189e8:	2300      	movs	r3, #0
 80189ea:	e006      	b.n	80189fa <RegionCommonIdentifyChannels+0xbc>
    }
    else if( *nbRestrictedChannels > 0 )
 80189ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80189ee:	781b      	ldrb	r3, [r3, #0]
 80189f0:	2b00      	cmp	r3, #0
 80189f2:	d001      	beq.n	80189f8 <RegionCommonIdentifyChannels+0xba>
    {
        return LORAMAC_STATUS_DUTYCYCLE_RESTRICTED;
 80189f4:	230b      	movs	r3, #11
 80189f6:	e000      	b.n	80189fa <RegionCommonIdentifyChannels+0xbc>
    }
    else
    {
        return LORAMAC_STATUS_NO_CHANNEL_FOUND;
 80189f8:	230c      	movs	r3, #12
    }
}
 80189fa:	4618      	mov	r0, r3
 80189fc:	371c      	adds	r7, #28
 80189fe:	46bd      	mov	sp, r7
 8018a00:	bdf0      	pop	{r4, r5, r6, r7, pc}

08018a02 <RegionCommonGetNextLowerTxDr>:

int8_t RegionCommonGetNextLowerTxDr( RegionCommonGetNextLowerTxDrParams_t *params )
{
 8018a02:	b5b0      	push	{r4, r5, r7, lr}
 8018a04:	b086      	sub	sp, #24
 8018a06:	af02      	add	r7, sp, #8
 8018a08:	6078      	str	r0, [r7, #4]
    int8_t drLocal = params->CurrentDr;
 8018a0a:	687b      	ldr	r3, [r7, #4]
 8018a0c:	781b      	ldrb	r3, [r3, #0]
 8018a0e:	73fb      	strb	r3, [r7, #15]

    if( params->CurrentDr == params->MinDr )
 8018a10:	687b      	ldr	r3, [r7, #4]
 8018a12:	f993 2000 	ldrsb.w	r2, [r3]
 8018a16:	687b      	ldr	r3, [r7, #4]
 8018a18:	f993 3002 	ldrsb.w	r3, [r3, #2]
 8018a1c:	429a      	cmp	r2, r3
 8018a1e:	d103      	bne.n	8018a28 <RegionCommonGetNextLowerTxDr+0x26>
    {
        return params->MinDr;
 8018a20:	687b      	ldr	r3, [r7, #4]
 8018a22:	f993 3002 	ldrsb.w	r3, [r3, #2]
 8018a26:	e026      	b.n	8018a76 <RegionCommonGetNextLowerTxDr+0x74>
    }
    else
    {
        do
        {
            drLocal = ( drLocal - 1 );
 8018a28:	7bfb      	ldrb	r3, [r7, #15]
 8018a2a:	3b01      	subs	r3, #1
 8018a2c:	b2db      	uxtb	r3, r3
 8018a2e:	73fb      	strb	r3, [r7, #15]
        } while( ( drLocal != params->MinDr ) &&
 8018a30:	687b      	ldr	r3, [r7, #4]
 8018a32:	f993 3002 	ldrsb.w	r3, [r3, #2]
 8018a36:	f997 200f 	ldrsb.w	r2, [r7, #15]
 8018a3a:	429a      	cmp	r2, r3
 8018a3c:	d019      	beq.n	8018a72 <RegionCommonGetNextLowerTxDr+0x70>
                 ( RegionCommonChanVerifyDr( params->NbChannels, params->ChannelsMask, drLocal, params->MinDr, params->MaxDr, params->Channels  ) == false ) );
 8018a3e:	687b      	ldr	r3, [r7, #4]
 8018a40:	78d8      	ldrb	r0, [r3, #3]
 8018a42:	687b      	ldr	r3, [r7, #4]
 8018a44:	6859      	ldr	r1, [r3, #4]
 8018a46:	687b      	ldr	r3, [r7, #4]
 8018a48:	f993 5002 	ldrsb.w	r5, [r3, #2]
 8018a4c:	687b      	ldr	r3, [r7, #4]
 8018a4e:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8018a52:	687a      	ldr	r2, [r7, #4]
 8018a54:	6892      	ldr	r2, [r2, #8]
 8018a56:	f997 400f 	ldrsb.w	r4, [r7, #15]
 8018a5a:	9201      	str	r2, [sp, #4]
 8018a5c:	9300      	str	r3, [sp, #0]
 8018a5e:	462b      	mov	r3, r5
 8018a60:	4622      	mov	r2, r4
 8018a62:	f7ff fab6 	bl	8017fd2 <RegionCommonChanVerifyDr>
 8018a66:	4603      	mov	r3, r0
 8018a68:	f083 0301 	eor.w	r3, r3, #1
 8018a6c:	b2db      	uxtb	r3, r3
        } while( ( drLocal != params->MinDr ) &&
 8018a6e:	2b00      	cmp	r3, #0
 8018a70:	d1da      	bne.n	8018a28 <RegionCommonGetNextLowerTxDr+0x26>

        return drLocal;
 8018a72:	f997 300f 	ldrsb.w	r3, [r7, #15]
    }
}
 8018a76:	4618      	mov	r0, r3
 8018a78:	3710      	adds	r7, #16
 8018a7a:	46bd      	mov	sp, r7
 8018a7c:	bdb0      	pop	{r4, r5, r7, pc}

08018a7e <RegionCommonLimitTxPower>:

int8_t RegionCommonLimitTxPower( int8_t txPower, int8_t maxBandTxPower )
{
 8018a7e:	b480      	push	{r7}
 8018a80:	b083      	sub	sp, #12
 8018a82:	af00      	add	r7, sp, #0
 8018a84:	4603      	mov	r3, r0
 8018a86:	460a      	mov	r2, r1
 8018a88:	71fb      	strb	r3, [r7, #7]
 8018a8a:	4613      	mov	r3, r2
 8018a8c:	71bb      	strb	r3, [r7, #6]
    // Limit tx power to the band max
    return MAX( txPower, maxBandTxPower );
 8018a8e:	f997 2006 	ldrsb.w	r2, [r7, #6]
 8018a92:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8018a96:	4293      	cmp	r3, r2
 8018a98:	bfb8      	it	lt
 8018a9a:	4613      	movlt	r3, r2
 8018a9c:	b25b      	sxtb	r3, r3
}
 8018a9e:	4618      	mov	r0, r3
 8018aa0:	370c      	adds	r7, #12
 8018aa2:	46bd      	mov	sp, r7
 8018aa4:	bc80      	pop	{r7}
 8018aa6:	4770      	bx	lr

08018aa8 <RegionCommonGetBandwidth>:

uint32_t RegionCommonGetBandwidth( uint32_t drIndex, const uint32_t* bandwidths )
{
 8018aa8:	b480      	push	{r7}
 8018aaa:	b083      	sub	sp, #12
 8018aac:	af00      	add	r7, sp, #0
 8018aae:	6078      	str	r0, [r7, #4]
 8018ab0:	6039      	str	r1, [r7, #0]
    switch( bandwidths[drIndex] )
 8018ab2:	687b      	ldr	r3, [r7, #4]
 8018ab4:	009b      	lsls	r3, r3, #2
 8018ab6:	683a      	ldr	r2, [r7, #0]
 8018ab8:	4413      	add	r3, r2
 8018aba:	681b      	ldr	r3, [r3, #0]
 8018abc:	4a07      	ldr	r2, [pc, #28]	@ (8018adc <RegionCommonGetBandwidth+0x34>)
 8018abe:	4293      	cmp	r3, r2
 8018ac0:	d004      	beq.n	8018acc <RegionCommonGetBandwidth+0x24>
 8018ac2:	4a07      	ldr	r2, [pc, #28]	@ (8018ae0 <RegionCommonGetBandwidth+0x38>)
 8018ac4:	4293      	cmp	r3, r2
 8018ac6:	d003      	beq.n	8018ad0 <RegionCommonGetBandwidth+0x28>
    {
        default:
        case 125000:
            return 0;
 8018ac8:	2300      	movs	r3, #0
 8018aca:	e002      	b.n	8018ad2 <RegionCommonGetBandwidth+0x2a>
        case 250000:
            return 1;
 8018acc:	2301      	movs	r3, #1
 8018ace:	e000      	b.n	8018ad2 <RegionCommonGetBandwidth+0x2a>
        case 500000:
            return 2;
 8018ad0:	2302      	movs	r3, #2
    }
}
 8018ad2:	4618      	mov	r0, r3
 8018ad4:	370c      	adds	r7, #12
 8018ad6:	46bd      	mov	sp, r7
 8018ad8:	bc80      	pop	{r7}
 8018ada:	4770      	bx	lr
 8018adc:	0003d090 	.word	0x0003d090
 8018ae0:	0007a120 	.word	0x0007a120

08018ae4 <RegionCommonRxConfigPrint>:

void RegionCommonRxConfigPrint(LoRaMacRxSlot_t rxSlot, uint32_t frequency, int8_t dr)
{
 8018ae4:	b580      	push	{r7, lr}
 8018ae6:	b086      	sub	sp, #24
 8018ae8:	af04      	add	r7, sp, #16
 8018aea:	4603      	mov	r3, r0
 8018aec:	6039      	str	r1, [r7, #0]
 8018aee:	71fb      	strb	r3, [r7, #7]
 8018af0:	4613      	mov	r3, r2
 8018af2:	71bb      	strb	r3, [r7, #6]
    if ( rxSlot < RX_SLOT_NONE )
 8018af4:	79fb      	ldrb	r3, [r7, #7]
 8018af6:	2b05      	cmp	r3, #5
 8018af8:	d810      	bhi.n	8018b1c <RegionCommonRxConfigPrint+0x38>
    {
        MW_LOG(TS_ON, VLEVEL_M,  "RX_%s on freq %d Hz at DR %d\r\n", EventRXSlotStrings[rxSlot], frequency, dr );
 8018afa:	79fb      	ldrb	r3, [r7, #7]
 8018afc:	4a0f      	ldr	r2, [pc, #60]	@ (8018b3c <RegionCommonRxConfigPrint+0x58>)
 8018afe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8018b02:	f997 2006 	ldrsb.w	r2, [r7, #6]
 8018b06:	9202      	str	r2, [sp, #8]
 8018b08:	683a      	ldr	r2, [r7, #0]
 8018b0a:	9201      	str	r2, [sp, #4]
 8018b0c:	9300      	str	r3, [sp, #0]
 8018b0e:	4b0c      	ldr	r3, [pc, #48]	@ (8018b40 <RegionCommonRxConfigPrint+0x5c>)
 8018b10:	2201      	movs	r2, #1
 8018b12:	2100      	movs	r1, #0
 8018b14:	2002      	movs	r0, #2
 8018b16:	f006 ff6d 	bl	801f9f4 <UTIL_ADV_TRACE_COND_FSend>
    }
    else
    {
        MW_LOG(TS_ON, VLEVEL_M,  "RX on freq %d Hz at DR %d\r\n", frequency, dr );
    }
}
 8018b1a:	e00a      	b.n	8018b32 <RegionCommonRxConfigPrint+0x4e>
        MW_LOG(TS_ON, VLEVEL_M,  "RX on freq %d Hz at DR %d\r\n", frequency, dr );
 8018b1c:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8018b20:	9301      	str	r3, [sp, #4]
 8018b22:	683b      	ldr	r3, [r7, #0]
 8018b24:	9300      	str	r3, [sp, #0]
 8018b26:	4b07      	ldr	r3, [pc, #28]	@ (8018b44 <RegionCommonRxConfigPrint+0x60>)
 8018b28:	2201      	movs	r2, #1
 8018b2a:	2100      	movs	r1, #0
 8018b2c:	2002      	movs	r0, #2
 8018b2e:	f006 ff61 	bl	801f9f4 <UTIL_ADV_TRACE_COND_FSend>
}
 8018b32:	bf00      	nop
 8018b34:	3708      	adds	r7, #8
 8018b36:	46bd      	mov	sp, r7
 8018b38:	bd80      	pop	{r7, pc}
 8018b3a:	bf00      	nop
 8018b3c:	2000012c 	.word	0x2000012c
 8018b40:	08023770 	.word	0x08023770
 8018b44:	08023790 	.word	0x08023790

08018b48 <RegionCommonTxConfigPrint>:

void RegionCommonTxConfigPrint(uint32_t frequency, int8_t dr)
{
 8018b48:	b580      	push	{r7, lr}
 8018b4a:	b084      	sub	sp, #16
 8018b4c:	af02      	add	r7, sp, #8
 8018b4e:	6078      	str	r0, [r7, #4]
 8018b50:	460b      	mov	r3, r1
 8018b52:	70fb      	strb	r3, [r7, #3]
    MW_LOG(TS_ON, VLEVEL_M,  "TX on freq %d Hz at DR %d\r\n", frequency, dr );
 8018b54:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8018b58:	9301      	str	r3, [sp, #4]
 8018b5a:	687b      	ldr	r3, [r7, #4]
 8018b5c:	9300      	str	r3, [sp, #0]
 8018b5e:	4b05      	ldr	r3, [pc, #20]	@ (8018b74 <RegionCommonTxConfigPrint+0x2c>)
 8018b60:	2201      	movs	r2, #1
 8018b62:	2100      	movs	r1, #0
 8018b64:	2002      	movs	r0, #2
 8018b66:	f006 ff45 	bl	801f9f4 <UTIL_ADV_TRACE_COND_FSend>
}
 8018b6a:	bf00      	nop
 8018b6c:	3708      	adds	r7, #8
 8018b6e:	46bd      	mov	sp, r7
 8018b70:	bd80      	pop	{r7, pc}
 8018b72:	bf00      	nop
 8018b74:	080237ac 	.word	0x080237ac

08018b78 <VerifyRfFreq>:
static Band_t* RegionBands;
#endif /* REGION_VERSION */

// Static functions
static bool VerifyRfFreq( uint32_t freq, uint8_t *band )
{
 8018b78:	b580      	push	{r7, lr}
 8018b7a:	b082      	sub	sp, #8
 8018b7c:	af00      	add	r7, sp, #0
 8018b7e:	6078      	str	r0, [r7, #4]
 8018b80:	6039      	str	r1, [r7, #0]
    // Check radio driver support
    if( Radio.CheckRfFrequency( freq ) == false )
 8018b82:	4b2d      	ldr	r3, [pc, #180]	@ (8018c38 <VerifyRfFreq+0xc0>)
 8018b84:	6a1b      	ldr	r3, [r3, #32]
 8018b86:	6878      	ldr	r0, [r7, #4]
 8018b88:	4798      	blx	r3
 8018b8a:	4603      	mov	r3, r0
 8018b8c:	f083 0301 	eor.w	r3, r3, #1
 8018b90:	b2db      	uxtb	r3, r3
 8018b92:	2b00      	cmp	r3, #0
 8018b94:	d001      	beq.n	8018b9a <VerifyRfFreq+0x22>
    {
        return false;
 8018b96:	2300      	movs	r3, #0
 8018b98:	e04a      	b.n	8018c30 <VerifyRfFreq+0xb8>
    }

    // Check frequency bands
    if( ( freq >= 863000000 ) && ( freq < 865000000 ) )
 8018b9a:	687b      	ldr	r3, [r7, #4]
 8018b9c:	4a27      	ldr	r2, [pc, #156]	@ (8018c3c <VerifyRfFreq+0xc4>)
 8018b9e:	4293      	cmp	r3, r2
 8018ba0:	d307      	bcc.n	8018bb2 <VerifyRfFreq+0x3a>
 8018ba2:	687b      	ldr	r3, [r7, #4]
 8018ba4:	4a26      	ldr	r2, [pc, #152]	@ (8018c40 <VerifyRfFreq+0xc8>)
 8018ba6:	4293      	cmp	r3, r2
 8018ba8:	d803      	bhi.n	8018bb2 <VerifyRfFreq+0x3a>
    {
        *band = 2;
 8018baa:	683b      	ldr	r3, [r7, #0]
 8018bac:	2202      	movs	r2, #2
 8018bae:	701a      	strb	r2, [r3, #0]
 8018bb0:	e03d      	b.n	8018c2e <VerifyRfFreq+0xb6>
    }
    else if( ( freq >= 865000000 ) && ( freq <= 868000000 ) )
 8018bb2:	687b      	ldr	r3, [r7, #4]
 8018bb4:	4a22      	ldr	r2, [pc, #136]	@ (8018c40 <VerifyRfFreq+0xc8>)
 8018bb6:	4293      	cmp	r3, r2
 8018bb8:	d907      	bls.n	8018bca <VerifyRfFreq+0x52>
 8018bba:	687b      	ldr	r3, [r7, #4]
 8018bbc:	4a21      	ldr	r2, [pc, #132]	@ (8018c44 <VerifyRfFreq+0xcc>)
 8018bbe:	4293      	cmp	r3, r2
 8018bc0:	d803      	bhi.n	8018bca <VerifyRfFreq+0x52>
    {
        *band = 0;
 8018bc2:	683b      	ldr	r3, [r7, #0]
 8018bc4:	2200      	movs	r2, #0
 8018bc6:	701a      	strb	r2, [r3, #0]
 8018bc8:	e031      	b.n	8018c2e <VerifyRfFreq+0xb6>
    }
    else if( ( freq > 868000000 ) && ( freq <= 868600000 ) )
 8018bca:	687b      	ldr	r3, [r7, #4]
 8018bcc:	4a1d      	ldr	r2, [pc, #116]	@ (8018c44 <VerifyRfFreq+0xcc>)
 8018bce:	4293      	cmp	r3, r2
 8018bd0:	d907      	bls.n	8018be2 <VerifyRfFreq+0x6a>
 8018bd2:	687b      	ldr	r3, [r7, #4]
 8018bd4:	4a1c      	ldr	r2, [pc, #112]	@ (8018c48 <VerifyRfFreq+0xd0>)
 8018bd6:	4293      	cmp	r3, r2
 8018bd8:	d803      	bhi.n	8018be2 <VerifyRfFreq+0x6a>
    {
        *band = 1;
 8018bda:	683b      	ldr	r3, [r7, #0]
 8018bdc:	2201      	movs	r2, #1
 8018bde:	701a      	strb	r2, [r3, #0]
 8018be0:	e025      	b.n	8018c2e <VerifyRfFreq+0xb6>
    }
    else if( ( freq >= 868700000 ) && ( freq <= 869200000 ) )
 8018be2:	687b      	ldr	r3, [r7, #4]
 8018be4:	4a19      	ldr	r2, [pc, #100]	@ (8018c4c <VerifyRfFreq+0xd4>)
 8018be6:	4293      	cmp	r3, r2
 8018be8:	d907      	bls.n	8018bfa <VerifyRfFreq+0x82>
 8018bea:	687b      	ldr	r3, [r7, #4]
 8018bec:	4a18      	ldr	r2, [pc, #96]	@ (8018c50 <VerifyRfFreq+0xd8>)
 8018bee:	4293      	cmp	r3, r2
 8018bf0:	d803      	bhi.n	8018bfa <VerifyRfFreq+0x82>
    {
        *band = 5;
 8018bf2:	683b      	ldr	r3, [r7, #0]
 8018bf4:	2205      	movs	r2, #5
 8018bf6:	701a      	strb	r2, [r3, #0]
 8018bf8:	e019      	b.n	8018c2e <VerifyRfFreq+0xb6>
    }
    else if( ( freq >= 869400000 ) && ( freq <= 869650000 ) )
 8018bfa:	687b      	ldr	r3, [r7, #4]
 8018bfc:	4a15      	ldr	r2, [pc, #84]	@ (8018c54 <VerifyRfFreq+0xdc>)
 8018bfe:	4293      	cmp	r3, r2
 8018c00:	d907      	bls.n	8018c12 <VerifyRfFreq+0x9a>
 8018c02:	687b      	ldr	r3, [r7, #4]
 8018c04:	4a14      	ldr	r2, [pc, #80]	@ (8018c58 <VerifyRfFreq+0xe0>)
 8018c06:	4293      	cmp	r3, r2
 8018c08:	d803      	bhi.n	8018c12 <VerifyRfFreq+0x9a>
    {
        *band = 3;
 8018c0a:	683b      	ldr	r3, [r7, #0]
 8018c0c:	2203      	movs	r2, #3
 8018c0e:	701a      	strb	r2, [r3, #0]
 8018c10:	e00d      	b.n	8018c2e <VerifyRfFreq+0xb6>
    }
    else if( ( freq >= 869700000 ) && ( freq <= 870000000 ) )
 8018c12:	687b      	ldr	r3, [r7, #4]
 8018c14:	4a11      	ldr	r2, [pc, #68]	@ (8018c5c <VerifyRfFreq+0xe4>)
 8018c16:	4293      	cmp	r3, r2
 8018c18:	d307      	bcc.n	8018c2a <VerifyRfFreq+0xb2>
 8018c1a:	687b      	ldr	r3, [r7, #4]
 8018c1c:	4a10      	ldr	r2, [pc, #64]	@ (8018c60 <VerifyRfFreq+0xe8>)
 8018c1e:	4293      	cmp	r3, r2
 8018c20:	d803      	bhi.n	8018c2a <VerifyRfFreq+0xb2>
    {
        *band = 4;
 8018c22:	683b      	ldr	r3, [r7, #0]
 8018c24:	2204      	movs	r2, #4
 8018c26:	701a      	strb	r2, [r3, #0]
 8018c28:	e001      	b.n	8018c2e <VerifyRfFreq+0xb6>
    }
    else
    {
        return false;
 8018c2a:	2300      	movs	r3, #0
 8018c2c:	e000      	b.n	8018c30 <VerifyRfFreq+0xb8>
    }
    return true;
 8018c2e:	2301      	movs	r3, #1
}
 8018c30:	4618      	mov	r0, r3
 8018c32:	3708      	adds	r7, #8
 8018c34:	46bd      	mov	sp, r7
 8018c36:	bd80      	pop	{r7, pc}
 8018c38:	08023efc 	.word	0x08023efc
 8018c3c:	337055c0 	.word	0x337055c0
 8018c40:	338eda3f 	.word	0x338eda3f
 8018c44:	33bca100 	.word	0x33bca100
 8018c48:	33c5c8c0 	.word	0x33c5c8c0
 8018c4c:	33c74f5f 	.word	0x33c74f5f
 8018c50:	33cef080 	.word	0x33cef080
 8018c54:	33d1fdbf 	.word	0x33d1fdbf
 8018c58:	33d5ce50 	.word	0x33d5ce50
 8018c5c:	33d691a0 	.word	0x33d691a0
 8018c60:	33db2580 	.word	0x33db2580

08018c64 <GetTimeOnAir>:

static TimerTime_t GetTimeOnAir( int8_t datarate, uint16_t pktLen )
{
 8018c64:	b590      	push	{r4, r7, lr}
 8018c66:	b08b      	sub	sp, #44	@ 0x2c
 8018c68:	af04      	add	r7, sp, #16
 8018c6a:	4603      	mov	r3, r0
 8018c6c:	460a      	mov	r2, r1
 8018c6e:	71fb      	strb	r3, [r7, #7]
 8018c70:	4613      	mov	r3, r2
 8018c72:	80bb      	strh	r3, [r7, #4]
    int8_t phyDr = DataratesEU868[datarate];
 8018c74:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8018c78:	4a1f      	ldr	r2, [pc, #124]	@ (8018cf8 <GetTimeOnAir+0x94>)
 8018c7a:	5cd3      	ldrb	r3, [r2, r3]
 8018c7c:	74fb      	strb	r3, [r7, #19]
    uint32_t bandwidth = RegionCommonGetBandwidth( datarate, BandwidthsEU868 );
 8018c7e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8018c82:	491e      	ldr	r1, [pc, #120]	@ (8018cfc <GetTimeOnAir+0x98>)
 8018c84:	4618      	mov	r0, r3
 8018c86:	f7ff ff0f 	bl	8018aa8 <RegionCommonGetBandwidth>
 8018c8a:	60f8      	str	r0, [r7, #12]
    TimerTime_t timeOnAir = 0;
 8018c8c:	2300      	movs	r3, #0
 8018c8e:	617b      	str	r3, [r7, #20]

    if( datarate == DR_7 )
 8018c90:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8018c94:	2b07      	cmp	r3, #7
 8018c96:	d118      	bne.n	8018cca <GetTimeOnAir+0x66>
    { // High Speed FSK channel
        timeOnAir = Radio.TimeOnAir( MODEM_FSK, bandwidth, phyDr * 1000, 0, 5, false, pktLen, true );
 8018c98:	4b19      	ldr	r3, [pc, #100]	@ (8018d00 <GetTimeOnAir+0x9c>)
 8018c9a:	6a5c      	ldr	r4, [r3, #36]	@ 0x24
 8018c9c:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8018ca0:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8018ca4:	fb02 f303 	mul.w	r3, r2, r3
 8018ca8:	4619      	mov	r1, r3
 8018caa:	88bb      	ldrh	r3, [r7, #4]
 8018cac:	b2db      	uxtb	r3, r3
 8018cae:	2201      	movs	r2, #1
 8018cb0:	9203      	str	r2, [sp, #12]
 8018cb2:	9302      	str	r3, [sp, #8]
 8018cb4:	2300      	movs	r3, #0
 8018cb6:	9301      	str	r3, [sp, #4]
 8018cb8:	2305      	movs	r3, #5
 8018cba:	9300      	str	r3, [sp, #0]
 8018cbc:	2300      	movs	r3, #0
 8018cbe:	460a      	mov	r2, r1
 8018cc0:	68f9      	ldr	r1, [r7, #12]
 8018cc2:	2000      	movs	r0, #0
 8018cc4:	47a0      	blx	r4
 8018cc6:	6178      	str	r0, [r7, #20]
 8018cc8:	e011      	b.n	8018cee <GetTimeOnAir+0x8a>
    }
    else
    {
        timeOnAir = Radio.TimeOnAir( MODEM_LORA, bandwidth, phyDr, 1, 8, false, pktLen, true );
 8018cca:	4b0d      	ldr	r3, [pc, #52]	@ (8018d00 <GetTimeOnAir+0x9c>)
 8018ccc:	6a5c      	ldr	r4, [r3, #36]	@ 0x24
 8018cce:	f997 2013 	ldrsb.w	r2, [r7, #19]
 8018cd2:	88bb      	ldrh	r3, [r7, #4]
 8018cd4:	b2db      	uxtb	r3, r3
 8018cd6:	2101      	movs	r1, #1
 8018cd8:	9103      	str	r1, [sp, #12]
 8018cda:	9302      	str	r3, [sp, #8]
 8018cdc:	2300      	movs	r3, #0
 8018cde:	9301      	str	r3, [sp, #4]
 8018ce0:	2308      	movs	r3, #8
 8018ce2:	9300      	str	r3, [sp, #0]
 8018ce4:	2301      	movs	r3, #1
 8018ce6:	68f9      	ldr	r1, [r7, #12]
 8018ce8:	2001      	movs	r0, #1
 8018cea:	47a0      	blx	r4
 8018cec:	6178      	str	r0, [r7, #20]
    }
    return timeOnAir;
 8018cee:	697b      	ldr	r3, [r7, #20]
}
 8018cf0:	4618      	mov	r0, r3
 8018cf2:	371c      	adds	r7, #28
 8018cf4:	46bd      	mov	sp, r7
 8018cf6:	bd90      	pop	{r4, r7, pc}
 8018cf8:	08023e40 	.word	0x08023e40
 8018cfc:	08023e48 	.word	0x08023e48
 8018d00:	08023efc 	.word	0x08023efc

08018d04 <RegionEU868GetPhyParam>:
#endif /* REGION_EU868 */

PhyParam_t RegionEU868GetPhyParam( GetPhyParams_t* getPhy )
{
 8018d04:	b580      	push	{r7, lr}
 8018d06:	b088      	sub	sp, #32
 8018d08:	af00      	add	r7, sp, #0
 8018d0a:	6078      	str	r0, [r7, #4]
    PhyParam_t phyParam = { 0 };
 8018d0c:	2300      	movs	r3, #0
 8018d0e:	61bb      	str	r3, [r7, #24]

#if defined( REGION_EU868 )
    switch( getPhy->Attribute )
 8018d10:	687b      	ldr	r3, [r7, #4]
 8018d12:	781b      	ldrb	r3, [r3, #0]
 8018d14:	3b01      	subs	r3, #1
 8018d16:	2b37      	cmp	r3, #55	@ 0x37
 8018d18:	f200 8122 	bhi.w	8018f60 <RegionEU868GetPhyParam+0x25c>
 8018d1c:	a201      	add	r2, pc, #4	@ (adr r2, 8018d24 <RegionEU868GetPhyParam+0x20>)
 8018d1e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8018d22:	bf00      	nop
 8018d24:	08018e05 	.word	0x08018e05
 8018d28:	08018e0b 	.word	0x08018e0b
 8018d2c:	08018f61 	.word	0x08018f61
 8018d30:	08018f61 	.word	0x08018f61
 8018d34:	08018f61 	.word	0x08018f61
 8018d38:	08018e11 	.word	0x08018e11
 8018d3c:	08018f61 	.word	0x08018f61
 8018d40:	08018e4b 	.word	0x08018e4b
 8018d44:	08018f61 	.word	0x08018f61
 8018d48:	08018e51 	.word	0x08018e51
 8018d4c:	08018e57 	.word	0x08018e57
 8018d50:	08018e5d 	.word	0x08018e5d
 8018d54:	08018e63 	.word	0x08018e63
 8018d58:	08018e73 	.word	0x08018e73
 8018d5c:	08018e83 	.word	0x08018e83
 8018d60:	08018e89 	.word	0x08018e89
 8018d64:	08018e91 	.word	0x08018e91
 8018d68:	08018e99 	.word	0x08018e99
 8018d6c:	08018ea1 	.word	0x08018ea1
 8018d70:	08018ea9 	.word	0x08018ea9
 8018d74:	08018eb1 	.word	0x08018eb1
 8018d78:	08018ec5 	.word	0x08018ec5
 8018d7c:	08018ecb 	.word	0x08018ecb
 8018d80:	08018ed1 	.word	0x08018ed1
 8018d84:	08018ed7 	.word	0x08018ed7
 8018d88:	08018ee3 	.word	0x08018ee3
 8018d8c:	08018eef 	.word	0x08018eef
 8018d90:	08018ef5 	.word	0x08018ef5
 8018d94:	08018efd 	.word	0x08018efd
 8018d98:	08018f03 	.word	0x08018f03
 8018d9c:	08018f09 	.word	0x08018f09
 8018da0:	08018f11 	.word	0x08018f11
 8018da4:	08018e17 	.word	0x08018e17
 8018da8:	08018f61 	.word	0x08018f61
 8018dac:	08018f61 	.word	0x08018f61
 8018db0:	08018f61 	.word	0x08018f61
 8018db4:	08018f61 	.word	0x08018f61
 8018db8:	08018f61 	.word	0x08018f61
 8018dbc:	08018f61 	.word	0x08018f61
 8018dc0:	08018f61 	.word	0x08018f61
 8018dc4:	08018f61 	.word	0x08018f61
 8018dc8:	08018f61 	.word	0x08018f61
 8018dcc:	08018f61 	.word	0x08018f61
 8018dd0:	08018f61 	.word	0x08018f61
 8018dd4:	08018f61 	.word	0x08018f61
 8018dd8:	08018f61 	.word	0x08018f61
 8018ddc:	08018f17 	.word	0x08018f17
 8018de0:	08018f1d 	.word	0x08018f1d
 8018de4:	08018f2b 	.word	0x08018f2b
 8018de8:	08018f61 	.word	0x08018f61
 8018dec:	08018f61 	.word	0x08018f61
 8018df0:	08018f31 	.word	0x08018f31
 8018df4:	08018f37 	.word	0x08018f37
 8018df8:	08018f61 	.word	0x08018f61
 8018dfc:	08018f3d 	.word	0x08018f3d
 8018e00:	08018f4d 	.word	0x08018f4d
    {
        case PHY_MIN_RX_DR:
        {
            phyParam.Value = EU868_RX_MIN_DATARATE;
 8018e04:	2300      	movs	r3, #0
 8018e06:	61bb      	str	r3, [r7, #24]
            break;
 8018e08:	e0ab      	b.n	8018f62 <RegionEU868GetPhyParam+0x25e>
        }
        case PHY_MIN_TX_DR:
        {
            phyParam.Value = EU868_TX_MIN_DATARATE;
 8018e0a:	2300      	movs	r3, #0
 8018e0c:	61bb      	str	r3, [r7, #24]
            break;
 8018e0e:	e0a8      	b.n	8018f62 <RegionEU868GetPhyParam+0x25e>
        }
        case PHY_DEF_TX_DR:
        {
            phyParam.Value = EU868_DEFAULT_DATARATE;
 8018e10:	2300      	movs	r3, #0
 8018e12:	61bb      	str	r3, [r7, #24]
            break;
 8018e14:	e0a5      	b.n	8018f62 <RegionEU868GetPhyParam+0x25e>
        }
        case PHY_NEXT_LOWER_TX_DR:
        {
            RegionCommonGetNextLowerTxDrParams_t nextLowerTxDrParams =
            {
                .CurrentDr = getPhy->Datarate,
 8018e16:	687b      	ldr	r3, [r7, #4]
 8018e18:	f993 3001 	ldrsb.w	r3, [r3, #1]
            RegionCommonGetNextLowerTxDrParams_t nextLowerTxDrParams =
 8018e1c:	733b      	strb	r3, [r7, #12]
 8018e1e:	2307      	movs	r3, #7
 8018e20:	737b      	strb	r3, [r7, #13]
 8018e22:	2300      	movs	r3, #0
 8018e24:	73bb      	strb	r3, [r7, #14]
 8018e26:	2310      	movs	r3, #16
 8018e28:	73fb      	strb	r3, [r7, #15]
                .MaxDr = ( int8_t )EU868_TX_MAX_DATARATE,
                .MinDr = ( int8_t )EU868_TX_MIN_DATARATE,
                .NbChannels = EU868_MAX_NB_CHANNELS,
                .ChannelsMask = RegionNvmGroup2->ChannelsMask,
 8018e2a:	4b51      	ldr	r3, [pc, #324]	@ (8018f70 <RegionEU868GetPhyParam+0x26c>)
 8018e2c:	681b      	ldr	r3, [r3, #0]
 8018e2e:	f503 7358 	add.w	r3, r3, #864	@ 0x360
            RegionCommonGetNextLowerTxDrParams_t nextLowerTxDrParams =
 8018e32:	613b      	str	r3, [r7, #16]
                .Channels = RegionNvmGroup2->Channels,
 8018e34:	4b4e      	ldr	r3, [pc, #312]	@ (8018f70 <RegionEU868GetPhyParam+0x26c>)
 8018e36:	681b      	ldr	r3, [r3, #0]
            RegionCommonGetNextLowerTxDrParams_t nextLowerTxDrParams =
 8018e38:	617b      	str	r3, [r7, #20]
            };
            phyParam.Value = RegionCommonGetNextLowerTxDr( &nextLowerTxDrParams );
 8018e3a:	f107 030c 	add.w	r3, r7, #12
 8018e3e:	4618      	mov	r0, r3
 8018e40:	f7ff fddf 	bl	8018a02 <RegionCommonGetNextLowerTxDr>
 8018e44:	4603      	mov	r3, r0
 8018e46:	61bb      	str	r3, [r7, #24]
            break;
 8018e48:	e08b      	b.n	8018f62 <RegionEU868GetPhyParam+0x25e>
        }
        case PHY_MAX_TX_POWER:
        {
            phyParam.Value = EU868_MAX_TX_POWER;
 8018e4a:	2300      	movs	r3, #0
 8018e4c:	61bb      	str	r3, [r7, #24]
            break;
 8018e4e:	e088      	b.n	8018f62 <RegionEU868GetPhyParam+0x25e>
        }
        case PHY_DEF_TX_POWER:
        {
            phyParam.Value = EU868_DEFAULT_TX_POWER;
 8018e50:	2300      	movs	r3, #0
 8018e52:	61bb      	str	r3, [r7, #24]
            break;
 8018e54:	e085      	b.n	8018f62 <RegionEU868GetPhyParam+0x25e>
        }
        case PHY_DEF_ADR_ACK_LIMIT:
        {
            phyParam.Value = REGION_COMMON_DEFAULT_ADR_ACK_LIMIT;
 8018e56:	2340      	movs	r3, #64	@ 0x40
 8018e58:	61bb      	str	r3, [r7, #24]
            break;
 8018e5a:	e082      	b.n	8018f62 <RegionEU868GetPhyParam+0x25e>
        }
        case PHY_DEF_ADR_ACK_DELAY:
        {
            phyParam.Value = REGION_COMMON_DEFAULT_ADR_ACK_DELAY;
 8018e5c:	2320      	movs	r3, #32
 8018e5e:	61bb      	str	r3, [r7, #24]
            break;
 8018e60:	e07f      	b.n	8018f62 <RegionEU868GetPhyParam+0x25e>
        }
        case PHY_MAX_PAYLOAD:
        {
            phyParam.Value = MaxPayloadOfDatarateEU868[getPhy->Datarate];
 8018e62:	687b      	ldr	r3, [r7, #4]
 8018e64:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8018e68:	461a      	mov	r2, r3
 8018e6a:	4b42      	ldr	r3, [pc, #264]	@ (8018f74 <RegionEU868GetPhyParam+0x270>)
 8018e6c:	5c9b      	ldrb	r3, [r3, r2]
 8018e6e:	61bb      	str	r3, [r7, #24]
            break;
 8018e70:	e077      	b.n	8018f62 <RegionEU868GetPhyParam+0x25e>
        }
        case PHY_MAX_PAYLOAD_REPEATER:
        {
            phyParam.Value = MaxPayloadOfDatarateRepeaterEU868[getPhy->Datarate];
 8018e72:	687b      	ldr	r3, [r7, #4]
 8018e74:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8018e78:	461a      	mov	r2, r3
 8018e7a:	4b3f      	ldr	r3, [pc, #252]	@ (8018f78 <RegionEU868GetPhyParam+0x274>)
 8018e7c:	5c9b      	ldrb	r3, [r3, r2]
 8018e7e:	61bb      	str	r3, [r7, #24]
            break;
 8018e80:	e06f      	b.n	8018f62 <RegionEU868GetPhyParam+0x25e>
        }
        case PHY_DUTY_CYCLE:
        {
            phyParam.Value = EU868_DUTY_CYCLE_ENABLED;
 8018e82:	2301      	movs	r3, #1
 8018e84:	61bb      	str	r3, [r7, #24]
            break;
 8018e86:	e06c      	b.n	8018f62 <RegionEU868GetPhyParam+0x25e>
        }
        case PHY_MAX_RX_WINDOW:
        {
            phyParam.Value = EU868_MAX_RX_WINDOW;
 8018e88:	f640 33b8 	movw	r3, #3000	@ 0xbb8
 8018e8c:	61bb      	str	r3, [r7, #24]
            break;
 8018e8e:	e068      	b.n	8018f62 <RegionEU868GetPhyParam+0x25e>
        }
        case PHY_RECEIVE_DELAY1:
        {
            phyParam.Value = REGION_COMMON_DEFAULT_RECEIVE_DELAY1;
 8018e90:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8018e94:	61bb      	str	r3, [r7, #24]
            break;
 8018e96:	e064      	b.n	8018f62 <RegionEU868GetPhyParam+0x25e>
        }
        case PHY_RECEIVE_DELAY2:
        {
            phyParam.Value = REGION_COMMON_DEFAULT_RECEIVE_DELAY2;
 8018e98:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8018e9c:	61bb      	str	r3, [r7, #24]
            break;
 8018e9e:	e060      	b.n	8018f62 <RegionEU868GetPhyParam+0x25e>
        }
        case PHY_JOIN_ACCEPT_DELAY1:
        {
            phyParam.Value = REGION_COMMON_DEFAULT_JOIN_ACCEPT_DELAY1;
 8018ea0:	f241 3388 	movw	r3, #5000	@ 0x1388
 8018ea4:	61bb      	str	r3, [r7, #24]
            break;
 8018ea6:	e05c      	b.n	8018f62 <RegionEU868GetPhyParam+0x25e>
        }
        case PHY_JOIN_ACCEPT_DELAY2:
        {
            phyParam.Value = REGION_COMMON_DEFAULT_JOIN_ACCEPT_DELAY2;
 8018ea8:	f241 7370 	movw	r3, #6000	@ 0x1770
 8018eac:	61bb      	str	r3, [r7, #24]
            break;
 8018eae:	e058      	b.n	8018f62 <RegionEU868GetPhyParam+0x25e>
        }
#elif (defined( REGION_VERSION ) && (( REGION_VERSION == 0x02010001 ) || ( REGION_VERSION == 0x02010003 )))

        case PHY_RETRANSMIT_TIMEOUT:
        {
            phyParam.Value = ( REGION_COMMON_DEFAULT_RETRANSMIT_TIMEOUT + randr( -REGION_COMMON_DEFAULT_RETRANSMIT_TIMEOUT_RND, REGION_COMMON_DEFAULT_RETRANSMIT_TIMEOUT_RND ) );
 8018eb0:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8018eb4:	4831      	ldr	r0, [pc, #196]	@ (8018f7c <RegionEU868GetPhyParam+0x278>)
 8018eb6:	f002 fa29 	bl	801b30c <randr>
 8018eba:	4603      	mov	r3, r0
 8018ebc:	f503 63fa 	add.w	r3, r3, #2000	@ 0x7d0
 8018ec0:	61bb      	str	r3, [r7, #24]
            break;
 8018ec2:	e04e      	b.n	8018f62 <RegionEU868GetPhyParam+0x25e>
        }
#endif /* REGION_VERSION */
        case PHY_DEF_DR1_OFFSET:
        {
            phyParam.Value = REGION_COMMON_DEFAULT_RX1_DR_OFFSET;
 8018ec4:	2300      	movs	r3, #0
 8018ec6:	61bb      	str	r3, [r7, #24]
            break;
 8018ec8:	e04b      	b.n	8018f62 <RegionEU868GetPhyParam+0x25e>
        }
        case PHY_DEF_RX2_FREQUENCY:
        {
            phyParam.Value = EU868_RX_WND_2_FREQ;
 8018eca:	4b2d      	ldr	r3, [pc, #180]	@ (8018f80 <RegionEU868GetPhyParam+0x27c>)
 8018ecc:	61bb      	str	r3, [r7, #24]
            break;
 8018ece:	e048      	b.n	8018f62 <RegionEU868GetPhyParam+0x25e>
        }
        case PHY_DEF_RX2_DR:
        {
            phyParam.Value = EU868_RX_WND_2_DR;
 8018ed0:	2300      	movs	r3, #0
 8018ed2:	61bb      	str	r3, [r7, #24]
            break;
 8018ed4:	e045      	b.n	8018f62 <RegionEU868GetPhyParam+0x25e>
        }
        case PHY_CHANNELS_MASK:
        {
            phyParam.ChannelsMask = RegionNvmGroup2->ChannelsMask;
 8018ed6:	4b26      	ldr	r3, [pc, #152]	@ (8018f70 <RegionEU868GetPhyParam+0x26c>)
 8018ed8:	681b      	ldr	r3, [r3, #0]
 8018eda:	f503 7358 	add.w	r3, r3, #864	@ 0x360
 8018ede:	61bb      	str	r3, [r7, #24]
            break;
 8018ee0:	e03f      	b.n	8018f62 <RegionEU868GetPhyParam+0x25e>
        }
        case PHY_CHANNELS_DEFAULT_MASK:
        {
            phyParam.ChannelsMask = RegionNvmGroup2->ChannelsDefaultMask;
 8018ee2:	4b23      	ldr	r3, [pc, #140]	@ (8018f70 <RegionEU868GetPhyParam+0x26c>)
 8018ee4:	681b      	ldr	r3, [r3, #0]
 8018ee6:	f503 735b 	add.w	r3, r3, #876	@ 0x36c
 8018eea:	61bb      	str	r3, [r7, #24]
            break;
 8018eec:	e039      	b.n	8018f62 <RegionEU868GetPhyParam+0x25e>
        }
        case PHY_MAX_NB_CHANNELS:
        {
            phyParam.Value = EU868_MAX_NB_CHANNELS;
 8018eee:	2310      	movs	r3, #16
 8018ef0:	61bb      	str	r3, [r7, #24]
            break;
 8018ef2:	e036      	b.n	8018f62 <RegionEU868GetPhyParam+0x25e>
        }
        case PHY_CHANNELS:
        {
            phyParam.Channels = RegionNvmGroup2->Channels;
 8018ef4:	4b1e      	ldr	r3, [pc, #120]	@ (8018f70 <RegionEU868GetPhyParam+0x26c>)
 8018ef6:	681b      	ldr	r3, [r3, #0]
 8018ef8:	61bb      	str	r3, [r7, #24]
            break;
 8018efa:	e032      	b.n	8018f62 <RegionEU868GetPhyParam+0x25e>
        }
        case PHY_DEF_UPLINK_DWELL_TIME:
        {
            phyParam.Value = EU868_DEFAULT_UPLINK_DWELL_TIME;
 8018efc:	2300      	movs	r3, #0
 8018efe:	61bb      	str	r3, [r7, #24]
            break;
 8018f00:	e02f      	b.n	8018f62 <RegionEU868GetPhyParam+0x25e>
        }
        case PHY_DEF_DOWNLINK_DWELL_TIME:
        {
            phyParam.Value = REGION_COMMON_DEFAULT_DOWNLINK_DWELL_TIME;
 8018f02:	2300      	movs	r3, #0
 8018f04:	61bb      	str	r3, [r7, #24]
            break;
 8018f06:	e02c      	b.n	8018f62 <RegionEU868GetPhyParam+0x25e>
        }
        case PHY_DEF_MAX_EIRP:
        {
            phyParam.fValue = EU868_DEFAULT_MAX_EIRP;
 8018f08:	f04f 4383 	mov.w	r3, #1098907648	@ 0x41800000
 8018f0c:	61bb      	str	r3, [r7, #24]
            break;
 8018f0e:	e028      	b.n	8018f62 <RegionEU868GetPhyParam+0x25e>
        }
        case PHY_DEF_ANTENNA_GAIN:
        {
            phyParam.fValue = EU868_DEFAULT_ANTENNA_GAIN;
 8018f10:	4b1c      	ldr	r3, [pc, #112]	@ (8018f84 <RegionEU868GetPhyParam+0x280>)
 8018f12:	61bb      	str	r3, [r7, #24]
            break;
 8018f14:	e025      	b.n	8018f62 <RegionEU868GetPhyParam+0x25e>
        }
        case PHY_BEACON_CHANNEL_FREQ:
        {
            phyParam.Value = EU868_BEACON_CHANNEL_FREQ;
 8018f16:	4b1a      	ldr	r3, [pc, #104]	@ (8018f80 <RegionEU868GetPhyParam+0x27c>)
 8018f18:	61bb      	str	r3, [r7, #24]
            break;
 8018f1a:	e022      	b.n	8018f62 <RegionEU868GetPhyParam+0x25e>
        }
        case PHY_BEACON_FORMAT:
        {
            phyParam.BeaconFormat.BeaconSize = EU868_BEACON_SIZE;
 8018f1c:	2311      	movs	r3, #17
 8018f1e:	763b      	strb	r3, [r7, #24]
            phyParam.BeaconFormat.Rfu1Size = EU868_RFU1_SIZE;
 8018f20:	2301      	movs	r3, #1
 8018f22:	767b      	strb	r3, [r7, #25]
            phyParam.BeaconFormat.Rfu2Size = EU868_RFU2_SIZE;
 8018f24:	2300      	movs	r3, #0
 8018f26:	76bb      	strb	r3, [r7, #26]
            break;
 8018f28:	e01b      	b.n	8018f62 <RegionEU868GetPhyParam+0x25e>
        }
        case PHY_BEACON_CHANNEL_DR:
        {
            phyParam.Value = EU868_BEACON_CHANNEL_DR;
 8018f2a:	2303      	movs	r3, #3
 8018f2c:	61bb      	str	r3, [r7, #24]
            break;
 8018f2e:	e018      	b.n	8018f62 <RegionEU868GetPhyParam+0x25e>
        }
        case PHY_PING_SLOT_CHANNEL_FREQ:
        {
            phyParam.Value = EU868_PING_SLOT_CHANNEL_FREQ;
 8018f30:	4b13      	ldr	r3, [pc, #76]	@ (8018f80 <RegionEU868GetPhyParam+0x27c>)
 8018f32:	61bb      	str	r3, [r7, #24]
            break;
 8018f34:	e015      	b.n	8018f62 <RegionEU868GetPhyParam+0x25e>
        }
        case PHY_PING_SLOT_CHANNEL_DR:
        {
            phyParam.Value = EU868_PING_SLOT_CHANNEL_DR;
 8018f36:	2303      	movs	r3, #3
 8018f38:	61bb      	str	r3, [r7, #24]
            break;
 8018f3a:	e012      	b.n	8018f62 <RegionEU868GetPhyParam+0x25e>
        }
        case PHY_SF_FROM_DR:
        {
            phyParam.Value = DataratesEU868[getPhy->Datarate];
 8018f3c:	687b      	ldr	r3, [r7, #4]
 8018f3e:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8018f42:	461a      	mov	r2, r3
 8018f44:	4b10      	ldr	r3, [pc, #64]	@ (8018f88 <RegionEU868GetPhyParam+0x284>)
 8018f46:	5c9b      	ldrb	r3, [r3, r2]
 8018f48:	61bb      	str	r3, [r7, #24]
            break;
 8018f4a:	e00a      	b.n	8018f62 <RegionEU868GetPhyParam+0x25e>
        }
        case PHY_BW_FROM_DR:
        {
            phyParam.Value = RegionCommonGetBandwidth( getPhy->Datarate, BandwidthsEU868 );
 8018f4c:	687b      	ldr	r3, [r7, #4]
 8018f4e:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8018f52:	490e      	ldr	r1, [pc, #56]	@ (8018f8c <RegionEU868GetPhyParam+0x288>)
 8018f54:	4618      	mov	r0, r3
 8018f56:	f7ff fda7 	bl	8018aa8 <RegionCommonGetBandwidth>
 8018f5a:	4603      	mov	r3, r0
 8018f5c:	61bb      	str	r3, [r7, #24]
            break;
 8018f5e:	e000      	b.n	8018f62 <RegionEU868GetPhyParam+0x25e>
        }
        default:
        {
            break;
 8018f60:	bf00      	nop
        }
    }

#endif /* REGION_EU868 */
    return phyParam;
 8018f62:	69bb      	ldr	r3, [r7, #24]
 8018f64:	61fb      	str	r3, [r7, #28]
 8018f66:	69fb      	ldr	r3, [r7, #28]
}
 8018f68:	4618      	mov	r0, r3
 8018f6a:	3720      	adds	r7, #32
 8018f6c:	46bd      	mov	sp, r7
 8018f6e:	bd80      	pop	{r7, pc}
 8018f70:	20001f9c 	.word	0x20001f9c
 8018f74:	08023e68 	.word	0x08023e68
 8018f78:	08023e70 	.word	0x08023e70
 8018f7c:	fffffc18 	.word	0xfffffc18
 8018f80:	33d3e608 	.word	0x33d3e608
 8018f84:	4009999a 	.word	0x4009999a
 8018f88:	08023e40 	.word	0x08023e40
 8018f8c:	08023e48 	.word	0x08023e48

08018f90 <RegionEU868SetBandTxDone>:

void RegionEU868SetBandTxDone( SetBandTxDoneParams_t* txDone )
{
 8018f90:	b590      	push	{r4, r7, lr}
 8018f92:	b085      	sub	sp, #20
 8018f94:	af02      	add	r7, sp, #8
 8018f96:	6078      	str	r0, [r7, #4]
#if defined( REGION_EU868 )
#if (defined( REGION_VERSION ) && ( REGION_VERSION == 0x01010003 ))
    RegionCommonSetBandTxDone( &RegionNvmGroup1->Bands[RegionNvmGroup2->Channels[txDone->Channel].Band],
                               txDone->LastTxAirTime, txDone->Joined, txDone->ElapsedTimeSinceStartUp );
#elif (defined( REGION_VERSION ) && (( REGION_VERSION == 0x02010001 ) || ( REGION_VERSION == 0x02010003 )))
    RegionCommonSetBandTxDone( &RegionBands[RegionNvmGroup2->Channels[txDone->Channel].Band],
 8018f98:	4b11      	ldr	r3, [pc, #68]	@ (8018fe0 <RegionEU868SetBandTxDone+0x50>)
 8018f9a:	681a      	ldr	r2, [r3, #0]
 8018f9c:	4b11      	ldr	r3, [pc, #68]	@ (8018fe4 <RegionEU868SetBandTxDone+0x54>)
 8018f9e:	6819      	ldr	r1, [r3, #0]
 8018fa0:	687b      	ldr	r3, [r7, #4]
 8018fa2:	781b      	ldrb	r3, [r3, #0]
 8018fa4:	4618      	mov	r0, r3
 8018fa6:	4603      	mov	r3, r0
 8018fa8:	005b      	lsls	r3, r3, #1
 8018faa:	4403      	add	r3, r0
 8018fac:	009b      	lsls	r3, r3, #2
 8018fae:	440b      	add	r3, r1
 8018fb0:	3309      	adds	r3, #9
 8018fb2:	781b      	ldrb	r3, [r3, #0]
 8018fb4:	4619      	mov	r1, r3
 8018fb6:	460b      	mov	r3, r1
 8018fb8:	005b      	lsls	r3, r3, #1
 8018fba:	440b      	add	r3, r1
 8018fbc:	00db      	lsls	r3, r3, #3
 8018fbe:	18d0      	adds	r0, r2, r3
 8018fc0:	687b      	ldr	r3, [r7, #4]
 8018fc2:	6899      	ldr	r1, [r3, #8]
 8018fc4:	687b      	ldr	r3, [r7, #4]
 8018fc6:	785c      	ldrb	r4, [r3, #1]
 8018fc8:	687b      	ldr	r3, [r7, #4]
 8018fca:	691a      	ldr	r2, [r3, #16]
 8018fcc:	9200      	str	r2, [sp, #0]
 8018fce:	68db      	ldr	r3, [r3, #12]
 8018fd0:	4622      	mov	r2, r4
 8018fd2:	f7ff f913 	bl	80181fc <RegionCommonSetBandTxDone>
                               txDone->LastTxAirTime, txDone->Joined, txDone->ElapsedTimeSinceStartUp );
#endif /* REGION_VERSION */
#endif /* REGION_EU868 */
}
 8018fd6:	bf00      	nop
 8018fd8:	370c      	adds	r7, #12
 8018fda:	46bd      	mov	sp, r7
 8018fdc:	bd90      	pop	{r4, r7, pc}
 8018fde:	bf00      	nop
 8018fe0:	20001fa0 	.word	0x20001fa0
 8018fe4:	20001f9c 	.word	0x20001f9c

08018fe8 <RegionEU868InitDefaults>:

void RegionEU868InitDefaults( InitDefaultsParams_t* params )
{
 8018fe8:	b580      	push	{r7, lr}
 8018fea:	b0b0      	sub	sp, #192	@ 0xc0
 8018fec:	af00      	add	r7, sp, #0
 8018fee:	6078      	str	r0, [r7, #4]
#if defined( REGION_EU868 )
    Band_t bands[EU868_MAX_NB_BANDS] =
 8018ff0:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8018ff4:	2290      	movs	r2, #144	@ 0x90
 8018ff6:	2100      	movs	r1, #0
 8018ff8:	4618      	mov	r0, r3
 8018ffa:	f007 ff06 	bl	8020e0a <memset>
 8018ffe:	2364      	movs	r3, #100	@ 0x64
 8019000:	863b      	strh	r3, [r7, #48]	@ 0x30
 8019002:	2364      	movs	r3, #100	@ 0x64
 8019004:	f8a7 3048 	strh.w	r3, [r7, #72]	@ 0x48
 8019008:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 801900c:	f8a7 3060 	strh.w	r3, [r7, #96]	@ 0x60
 8019010:	230a      	movs	r3, #10
 8019012:	f8a7 3078 	strh.w	r3, [r7, #120]	@ 0x78
 8019016:	2364      	movs	r3, #100	@ 0x64
 8019018:	f8a7 3090 	strh.w	r3, [r7, #144]	@ 0x90
 801901c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8019020:	f8a7 30a8 	strh.w	r3, [r7, #168]	@ 0xa8
        EU868_BAND3,
        EU868_BAND4,
        EU868_BAND5,
    };

    switch( params->Type )
 8019024:	687b      	ldr	r3, [r7, #4]
 8019026:	7b1b      	ldrb	r3, [r3, #12]
 8019028:	2b02      	cmp	r3, #2
 801902a:	d05d      	beq.n	80190e8 <RegionEU868InitDefaults+0x100>
 801902c:	2b02      	cmp	r3, #2
 801902e:	dc6a      	bgt.n	8019106 <RegionEU868InitDefaults+0x11e>
 8019030:	2b00      	cmp	r3, #0
 8019032:	d002      	beq.n	801903a <RegionEU868InitDefaults+0x52>
 8019034:	2b01      	cmp	r3, #1
 8019036:	d03e      	beq.n	80190b6 <RegionEU868InitDefaults+0xce>
            RegionNvmGroup2->ChannelsMask[0] |= RegionNvmGroup2->ChannelsDefaultMask[0];
            break;
        }
        default:
        {
            break;
 8019038:	e065      	b.n	8019106 <RegionEU868InitDefaults+0x11e>
            if( ( params->NvmGroup1 == NULL ) || ( params->NvmGroup2 == NULL ) )
 801903a:	687b      	ldr	r3, [r7, #4]
 801903c:	681b      	ldr	r3, [r3, #0]
 801903e:	2b00      	cmp	r3, #0
 8019040:	d062      	beq.n	8019108 <RegionEU868InitDefaults+0x120>
 8019042:	687b      	ldr	r3, [r7, #4]
 8019044:	685b      	ldr	r3, [r3, #4]
 8019046:	2b00      	cmp	r3, #0
 8019048:	d05e      	beq.n	8019108 <RegionEU868InitDefaults+0x120>
            RegionNvmGroup2 = (RegionNvmDataGroup2_t*) params->NvmGroup2;
 801904a:	687b      	ldr	r3, [r7, #4]
 801904c:	685b      	ldr	r3, [r3, #4]
 801904e:	4a30      	ldr	r2, [pc, #192]	@ (8019110 <RegionEU868InitDefaults+0x128>)
 8019050:	6013      	str	r3, [r2, #0]
            RegionBands = (Band_t*) params->Bands;
 8019052:	687b      	ldr	r3, [r7, #4]
 8019054:	689b      	ldr	r3, [r3, #8]
 8019056:	4a2f      	ldr	r2, [pc, #188]	@ (8019114 <RegionEU868InitDefaults+0x12c>)
 8019058:	6013      	str	r3, [r2, #0]
            memcpy1( ( uint8_t* )RegionBands, ( uint8_t* )bands, sizeof( Band_t ) * EU868_MAX_NB_BANDS );
 801905a:	4b2e      	ldr	r3, [pc, #184]	@ (8019114 <RegionEU868InitDefaults+0x12c>)
 801905c:	681b      	ldr	r3, [r3, #0]
 801905e:	f107 0130 	add.w	r1, r7, #48	@ 0x30
 8019062:	2290      	movs	r2, #144	@ 0x90
 8019064:	4618      	mov	r0, r3
 8019066:	f002 f968 	bl	801b33a <memcpy1>
            RegionNvmGroup2->Channels[0] = ( ChannelParams_t ) EU868_LC1;
 801906a:	4b29      	ldr	r3, [pc, #164]	@ (8019110 <RegionEU868InitDefaults+0x128>)
 801906c:	681b      	ldr	r3, [r3, #0]
 801906e:	4a2a      	ldr	r2, [pc, #168]	@ (8019118 <RegionEU868InitDefaults+0x130>)
 8019070:	ca07      	ldmia	r2, {r0, r1, r2}
 8019072:	e883 0007 	stmia.w	r3, {r0, r1, r2}
            RegionNvmGroup2->Channels[1] = ( ChannelParams_t ) EU868_LC2;
 8019076:	4b26      	ldr	r3, [pc, #152]	@ (8019110 <RegionEU868InitDefaults+0x128>)
 8019078:	681b      	ldr	r3, [r3, #0]
 801907a:	4a28      	ldr	r2, [pc, #160]	@ (801911c <RegionEU868InitDefaults+0x134>)
 801907c:	330c      	adds	r3, #12
 801907e:	ca07      	ldmia	r2, {r0, r1, r2}
 8019080:	e883 0007 	stmia.w	r3, {r0, r1, r2}
            RegionNvmGroup2->Channels[2] = ( ChannelParams_t ) EU868_LC3;
 8019084:	4b22      	ldr	r3, [pc, #136]	@ (8019110 <RegionEU868InitDefaults+0x128>)
 8019086:	681b      	ldr	r3, [r3, #0]
 8019088:	4a25      	ldr	r2, [pc, #148]	@ (8019120 <RegionEU868InitDefaults+0x138>)
 801908a:	3318      	adds	r3, #24
 801908c:	ca07      	ldmia	r2, {r0, r1, r2}
 801908e:	e883 0007 	stmia.w	r3, {r0, r1, r2}
            RegionNvmGroup2->ChannelsDefaultMask[0] = LC( 1 ) + LC( 2 ) + LC( 3 );
 8019092:	4b1f      	ldr	r3, [pc, #124]	@ (8019110 <RegionEU868InitDefaults+0x128>)
 8019094:	681b      	ldr	r3, [r3, #0]
 8019096:	2207      	movs	r2, #7
 8019098:	f8a3 236c 	strh.w	r2, [r3, #876]	@ 0x36c
            RegionCommonChanMaskCopy( RegionNvmGroup2->ChannelsMask, RegionNvmGroup2->ChannelsDefaultMask, CHANNELS_MASK_SIZE );
 801909c:	4b1c      	ldr	r3, [pc, #112]	@ (8019110 <RegionEU868InitDefaults+0x128>)
 801909e:	681b      	ldr	r3, [r3, #0]
 80190a0:	f503 7058 	add.w	r0, r3, #864	@ 0x360
 80190a4:	4b1a      	ldr	r3, [pc, #104]	@ (8019110 <RegionEU868InitDefaults+0x128>)
 80190a6:	681b      	ldr	r3, [r3, #0]
 80190a8:	f503 735b 	add.w	r3, r3, #876	@ 0x36c
 80190ac:	2201      	movs	r2, #1
 80190ae:	4619      	mov	r1, r3
 80190b0:	f7ff f87e 	bl	80181b0 <RegionCommonChanMaskCopy>
 80190b4:	e028      	b.n	8019108 <RegionEU868InitDefaults+0x120>
            RegionNvmGroup2->Channels[0].Rx1Frequency = 0;
 80190b6:	4b16      	ldr	r3, [pc, #88]	@ (8019110 <RegionEU868InitDefaults+0x128>)
 80190b8:	681b      	ldr	r3, [r3, #0]
 80190ba:	2200      	movs	r2, #0
 80190bc:	605a      	str	r2, [r3, #4]
            RegionNvmGroup2->Channels[1].Rx1Frequency = 0;
 80190be:	4b14      	ldr	r3, [pc, #80]	@ (8019110 <RegionEU868InitDefaults+0x128>)
 80190c0:	681b      	ldr	r3, [r3, #0]
 80190c2:	2200      	movs	r2, #0
 80190c4:	611a      	str	r2, [r3, #16]
            RegionNvmGroup2->Channels[2].Rx1Frequency = 0;
 80190c6:	4b12      	ldr	r3, [pc, #72]	@ (8019110 <RegionEU868InitDefaults+0x128>)
 80190c8:	681b      	ldr	r3, [r3, #0]
 80190ca:	2200      	movs	r2, #0
 80190cc:	61da      	str	r2, [r3, #28]
            RegionCommonChanMaskCopy( RegionNvmGroup2->ChannelsMask, RegionNvmGroup2->ChannelsDefaultMask, CHANNELS_MASK_SIZE );
 80190ce:	4b10      	ldr	r3, [pc, #64]	@ (8019110 <RegionEU868InitDefaults+0x128>)
 80190d0:	681b      	ldr	r3, [r3, #0]
 80190d2:	f503 7058 	add.w	r0, r3, #864	@ 0x360
 80190d6:	4b0e      	ldr	r3, [pc, #56]	@ (8019110 <RegionEU868InitDefaults+0x128>)
 80190d8:	681b      	ldr	r3, [r3, #0]
 80190da:	f503 735b 	add.w	r3, r3, #876	@ 0x36c
 80190de:	2201      	movs	r2, #1
 80190e0:	4619      	mov	r1, r3
 80190e2:	f7ff f865 	bl	80181b0 <RegionCommonChanMaskCopy>
            break;
 80190e6:	e00f      	b.n	8019108 <RegionEU868InitDefaults+0x120>
            RegionNvmGroup2->ChannelsMask[0] |= RegionNvmGroup2->ChannelsDefaultMask[0];
 80190e8:	4b09      	ldr	r3, [pc, #36]	@ (8019110 <RegionEU868InitDefaults+0x128>)
 80190ea:	681b      	ldr	r3, [r3, #0]
 80190ec:	f8b3 1360 	ldrh.w	r1, [r3, #864]	@ 0x360
 80190f0:	4b07      	ldr	r3, [pc, #28]	@ (8019110 <RegionEU868InitDefaults+0x128>)
 80190f2:	681b      	ldr	r3, [r3, #0]
 80190f4:	f8b3 236c 	ldrh.w	r2, [r3, #876]	@ 0x36c
 80190f8:	4b05      	ldr	r3, [pc, #20]	@ (8019110 <RegionEU868InitDefaults+0x128>)
 80190fa:	681b      	ldr	r3, [r3, #0]
 80190fc:	430a      	orrs	r2, r1
 80190fe:	b292      	uxth	r2, r2
 8019100:	f8a3 2360 	strh.w	r2, [r3, #864]	@ 0x360
            break;
 8019104:	e000      	b.n	8019108 <RegionEU868InitDefaults+0x120>
            break;
 8019106:	bf00      	nop
        }
    }
#endif /* REGION_EU868 */
}
 8019108:	37c0      	adds	r7, #192	@ 0xc0
 801910a:	46bd      	mov	sp, r7
 801910c:	bd80      	pop	{r7, pc}
 801910e:	bf00      	nop
 8019110:	20001f9c 	.word	0x20001f9c
 8019114:	20001fa0 	.word	0x20001fa0
 8019118:	080237c8 	.word	0x080237c8
 801911c:	080237d4 	.word	0x080237d4
 8019120:	080237e0 	.word	0x080237e0

08019124 <RegionEU868Verify>:

bool RegionEU868Verify( VerifyParams_t* verify, PhyAttribute_t phyAttribute )
{
 8019124:	b580      	push	{r7, lr}
 8019126:	b084      	sub	sp, #16
 8019128:	af00      	add	r7, sp, #0
 801912a:	6078      	str	r0, [r7, #4]
 801912c:	460b      	mov	r3, r1
 801912e:	70fb      	strb	r3, [r7, #3]
#if defined( REGION_EU868 )
    switch( phyAttribute )
 8019130:	78fb      	ldrb	r3, [r7, #3]
 8019132:	2b0f      	cmp	r3, #15
 8019134:	d86c      	bhi.n	8019210 <RegionEU868Verify+0xec>
 8019136:	a201      	add	r2, pc, #4	@ (adr r2, 801913c <RegionEU868Verify+0x18>)
 8019138:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801913c:	0801917d 	.word	0x0801917d
 8019140:	08019211 	.word	0x08019211
 8019144:	08019211 	.word	0x08019211
 8019148:	08019211 	.word	0x08019211
 801914c:	08019211 	.word	0x08019211
 8019150:	08019195 	.word	0x08019195
 8019154:	080191b3 	.word	0x080191b3
 8019158:	080191d1 	.word	0x080191d1
 801915c:	08019211 	.word	0x08019211
 8019160:	080191ef 	.word	0x080191ef
 8019164:	080191ef 	.word	0x080191ef
 8019168:	08019211 	.word	0x08019211
 801916c:	08019211 	.word	0x08019211
 8019170:	08019211 	.word	0x08019211
 8019174:	08019211 	.word	0x08019211
 8019178:	0801920d 	.word	0x0801920d
    {
        case PHY_FREQUENCY:
        {
            uint8_t band = 0;
 801917c:	2300      	movs	r3, #0
 801917e:	73fb      	strb	r3, [r7, #15]
            return VerifyRfFreq( verify->Frequency, &band );
 8019180:	687b      	ldr	r3, [r7, #4]
 8019182:	681b      	ldr	r3, [r3, #0]
 8019184:	f107 020f 	add.w	r2, r7, #15
 8019188:	4611      	mov	r1, r2
 801918a:	4618      	mov	r0, r3
 801918c:	f7ff fcf4 	bl	8018b78 <VerifyRfFreq>
 8019190:	4603      	mov	r3, r0
 8019192:	e03e      	b.n	8019212 <RegionEU868Verify+0xee>
        }
        case PHY_TX_DR:
        {
            return RegionCommonValueInRange( verify->DatarateParams.Datarate, EU868_TX_MIN_DATARATE, EU868_TX_MAX_DATARATE );
 8019194:	687b      	ldr	r3, [r7, #4]
 8019196:	f993 3000 	ldrsb.w	r3, [r3]
 801919a:	2207      	movs	r2, #7
 801919c:	2100      	movs	r1, #0
 801919e:	4618      	mov	r0, r3
 80191a0:	f7fe ff89 	bl	80180b6 <RegionCommonValueInRange>
 80191a4:	4603      	mov	r3, r0
 80191a6:	2b00      	cmp	r3, #0
 80191a8:	bf14      	ite	ne
 80191aa:	2301      	movne	r3, #1
 80191ac:	2300      	moveq	r3, #0
 80191ae:	b2db      	uxtb	r3, r3
 80191b0:	e02f      	b.n	8019212 <RegionEU868Verify+0xee>
        }
        case PHY_DEF_TX_DR:
        {
            return RegionCommonValueInRange( verify->DatarateParams.Datarate, DR_0, DR_5 );
 80191b2:	687b      	ldr	r3, [r7, #4]
 80191b4:	f993 3000 	ldrsb.w	r3, [r3]
 80191b8:	2205      	movs	r2, #5
 80191ba:	2100      	movs	r1, #0
 80191bc:	4618      	mov	r0, r3
 80191be:	f7fe ff7a 	bl	80180b6 <RegionCommonValueInRange>
 80191c2:	4603      	mov	r3, r0
 80191c4:	2b00      	cmp	r3, #0
 80191c6:	bf14      	ite	ne
 80191c8:	2301      	movne	r3, #1
 80191ca:	2300      	moveq	r3, #0
 80191cc:	b2db      	uxtb	r3, r3
 80191ce:	e020      	b.n	8019212 <RegionEU868Verify+0xee>
        }
        case PHY_RX_DR:
        {
            return RegionCommonValueInRange( verify->DatarateParams.Datarate, EU868_RX_MIN_DATARATE, EU868_RX_MAX_DATARATE );
 80191d0:	687b      	ldr	r3, [r7, #4]
 80191d2:	f993 3000 	ldrsb.w	r3, [r3]
 80191d6:	2207      	movs	r2, #7
 80191d8:	2100      	movs	r1, #0
 80191da:	4618      	mov	r0, r3
 80191dc:	f7fe ff6b 	bl	80180b6 <RegionCommonValueInRange>
 80191e0:	4603      	mov	r3, r0
 80191e2:	2b00      	cmp	r3, #0
 80191e4:	bf14      	ite	ne
 80191e6:	2301      	movne	r3, #1
 80191e8:	2300      	moveq	r3, #0
 80191ea:	b2db      	uxtb	r3, r3
 80191ec:	e011      	b.n	8019212 <RegionEU868Verify+0xee>
        }
        case PHY_DEF_TX_POWER:
        case PHY_TX_POWER:
        {
            // Remark: switched min and max!
            return RegionCommonValueInRange( verify->TxPower, EU868_MAX_TX_POWER, EU868_MIN_TX_POWER );
 80191ee:	687b      	ldr	r3, [r7, #4]
 80191f0:	f993 3000 	ldrsb.w	r3, [r3]
 80191f4:	2207      	movs	r2, #7
 80191f6:	2100      	movs	r1, #0
 80191f8:	4618      	mov	r0, r3
 80191fa:	f7fe ff5c 	bl	80180b6 <RegionCommonValueInRange>
 80191fe:	4603      	mov	r3, r0
 8019200:	2b00      	cmp	r3, #0
 8019202:	bf14      	ite	ne
 8019204:	2301      	movne	r3, #1
 8019206:	2300      	moveq	r3, #0
 8019208:	b2db      	uxtb	r3, r3
 801920a:	e002      	b.n	8019212 <RegionEU868Verify+0xee>
        }
        case PHY_DUTY_CYCLE:
        {
            return EU868_DUTY_CYCLE_ENABLED;
 801920c:	2301      	movs	r3, #1
 801920e:	e000      	b.n	8019212 <RegionEU868Verify+0xee>
        }
        default:
            return false;
 8019210:	2300      	movs	r3, #0
    }
#else
    return false;
#endif /* REGION_EU868 */
}
 8019212:	4618      	mov	r0, r3
 8019214:	3710      	adds	r7, #16
 8019216:	46bd      	mov	sp, r7
 8019218:	bd80      	pop	{r7, pc}
 801921a:	bf00      	nop

0801921c <RegionEU868ApplyCFList>:

void RegionEU868ApplyCFList( ApplyCFListParams_t* applyCFList )
{
 801921c:	b580      	push	{r7, lr}
 801921e:	b08a      	sub	sp, #40	@ 0x28
 8019220:	af00      	add	r7, sp, #0
 8019222:	6078      	str	r0, [r7, #4]
    ChannelParams_t newChannel;
    ChannelAddParams_t channelAdd;
    ChannelRemoveParams_t channelRemove;

    // Setup default datarate range
    newChannel.DrRange.Value = ( DR_5 << 4 ) | DR_0;
 8019224:	2350      	movs	r3, #80	@ 0x50
 8019226:	f887 3020 	strb.w	r3, [r7, #32]

    // Size of the optional CF list
    if( applyCFList->Size != 16 )
 801922a:	687b      	ldr	r3, [r7, #4]
 801922c:	7a1b      	ldrb	r3, [r3, #8]
 801922e:	2b10      	cmp	r3, #16
 8019230:	d162      	bne.n	80192f8 <RegionEU868ApplyCFList+0xdc>
    {
        return;
    }

    // Last byte CFListType must be 0 to indicate the CFList contains a list of frequencies
    if( applyCFList->Payload[15] != 0 )
 8019232:	687b      	ldr	r3, [r7, #4]
 8019234:	685b      	ldr	r3, [r3, #4]
 8019236:	330f      	adds	r3, #15
 8019238:	781b      	ldrb	r3, [r3, #0]
 801923a:	2b00      	cmp	r3, #0
 801923c:	d15e      	bne.n	80192fc <RegionEU868ApplyCFList+0xe0>
    {
        return;
    }

    // Last byte is RFU, don't take it into account
    for( uint8_t i = 0, chanIdx = EU868_NUMB_DEFAULT_CHANNELS; chanIdx < EU868_MAX_NB_CHANNELS; i+=3, chanIdx++ )
 801923e:	2300      	movs	r3, #0
 8019240:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8019244:	2303      	movs	r3, #3
 8019246:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 801924a:	e050      	b.n	80192ee <RegionEU868ApplyCFList+0xd2>
    {
        if( chanIdx < ( EU868_NUMB_CHANNELS_CF_LIST + EU868_NUMB_DEFAULT_CHANNELS ) )
 801924c:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8019250:	2b07      	cmp	r3, #7
 8019252:	d824      	bhi.n	801929e <RegionEU868ApplyCFList+0x82>
        {
            // Channel frequency
            newChannel.Frequency = (uint32_t) applyCFList->Payload[i];
 8019254:	687b      	ldr	r3, [r7, #4]
 8019256:	685a      	ldr	r2, [r3, #4]
 8019258:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801925c:	4413      	add	r3, r2
 801925e:	781b      	ldrb	r3, [r3, #0]
 8019260:	61bb      	str	r3, [r7, #24]
            newChannel.Frequency |= ( (uint32_t) applyCFList->Payload[i + 1] << 8 );
 8019262:	69ba      	ldr	r2, [r7, #24]
 8019264:	687b      	ldr	r3, [r7, #4]
 8019266:	6859      	ldr	r1, [r3, #4]
 8019268:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801926c:	3301      	adds	r3, #1
 801926e:	440b      	add	r3, r1
 8019270:	781b      	ldrb	r3, [r3, #0]
 8019272:	021b      	lsls	r3, r3, #8
 8019274:	4313      	orrs	r3, r2
 8019276:	61bb      	str	r3, [r7, #24]
            newChannel.Frequency |= ( (uint32_t) applyCFList->Payload[i + 2] << 16 );
 8019278:	69ba      	ldr	r2, [r7, #24]
 801927a:	687b      	ldr	r3, [r7, #4]
 801927c:	6859      	ldr	r1, [r3, #4]
 801927e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8019282:	3302      	adds	r3, #2
 8019284:	440b      	add	r3, r1
 8019286:	781b      	ldrb	r3, [r3, #0]
 8019288:	041b      	lsls	r3, r3, #16
 801928a:	4313      	orrs	r3, r2
 801928c:	61bb      	str	r3, [r7, #24]
            newChannel.Frequency *= 100;
 801928e:	69bb      	ldr	r3, [r7, #24]
 8019290:	2264      	movs	r2, #100	@ 0x64
 8019292:	fb02 f303 	mul.w	r3, r2, r3
 8019296:	61bb      	str	r3, [r7, #24]

            // Initialize alternative frequency to 0
            newChannel.Rx1Frequency = 0;
 8019298:	2300      	movs	r3, #0
 801929a:	61fb      	str	r3, [r7, #28]
 801929c:	e006      	b.n	80192ac <RegionEU868ApplyCFList+0x90>
        }
        else
        {
            newChannel.Frequency = 0;
 801929e:	2300      	movs	r3, #0
 80192a0:	61bb      	str	r3, [r7, #24]
            newChannel.DrRange.Value = 0;
 80192a2:	2300      	movs	r3, #0
 80192a4:	f887 3020 	strb.w	r3, [r7, #32]
            newChannel.Rx1Frequency = 0;
 80192a8:	2300      	movs	r3, #0
 80192aa:	61fb      	str	r3, [r7, #28]
        }

        if( newChannel.Frequency != 0 )
 80192ac:	69bb      	ldr	r3, [r7, #24]
 80192ae:	2b00      	cmp	r3, #0
 80192b0:	d00b      	beq.n	80192ca <RegionEU868ApplyCFList+0xae>
        {
            channelAdd.NewChannel = &newChannel;
 80192b2:	f107 0318 	add.w	r3, r7, #24
 80192b6:	613b      	str	r3, [r7, #16]
            channelAdd.ChannelId = chanIdx;
 80192b8:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80192bc:	753b      	strb	r3, [r7, #20]

            // Try to add all channels
            RegionEU868ChannelAdd( &channelAdd );
 80192be:	f107 0310 	add.w	r3, r7, #16
 80192c2:	4618      	mov	r0, r3
 80192c4:	f000 fd14 	bl	8019cf0 <RegionEU868ChannelAdd>
 80192c8:	e007      	b.n	80192da <RegionEU868ApplyCFList+0xbe>
        }
        else
        {
            channelRemove.ChannelId = chanIdx;
 80192ca:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80192ce:	733b      	strb	r3, [r7, #12]

            RegionEU868ChannelsRemove( &channelRemove );
 80192d0:	f107 030c 	add.w	r3, r7, #12
 80192d4:	4618      	mov	r0, r3
 80192d6:	f000 fdad 	bl	8019e34 <RegionEU868ChannelsRemove>
    for( uint8_t i = 0, chanIdx = EU868_NUMB_DEFAULT_CHANNELS; chanIdx < EU868_MAX_NB_CHANNELS; i+=3, chanIdx++ )
 80192da:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80192de:	3303      	adds	r3, #3
 80192e0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 80192e4:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80192e8:	3301      	adds	r3, #1
 80192ea:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 80192ee:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80192f2:	2b0f      	cmp	r3, #15
 80192f4:	d9aa      	bls.n	801924c <RegionEU868ApplyCFList+0x30>
 80192f6:	e002      	b.n	80192fe <RegionEU868ApplyCFList+0xe2>
        return;
 80192f8:	bf00      	nop
 80192fa:	e000      	b.n	80192fe <RegionEU868ApplyCFList+0xe2>
        return;
 80192fc:	bf00      	nop
        }
    }
#endif /* REGION_EU868 */
}
 80192fe:	3728      	adds	r7, #40	@ 0x28
 8019300:	46bd      	mov	sp, r7
 8019302:	bd80      	pop	{r7, pc}

08019304 <RegionEU868ChanMaskSet>:

bool RegionEU868ChanMaskSet( ChanMaskSetParams_t* chanMaskSet )
{
 8019304:	b580      	push	{r7, lr}
 8019306:	b082      	sub	sp, #8
 8019308:	af00      	add	r7, sp, #0
 801930a:	6078      	str	r0, [r7, #4]
#if defined( REGION_EU868 )
    switch( chanMaskSet->ChannelsMaskType )
 801930c:	687b      	ldr	r3, [r7, #4]
 801930e:	791b      	ldrb	r3, [r3, #4]
 8019310:	2b00      	cmp	r3, #0
 8019312:	d002      	beq.n	801931a <RegionEU868ChanMaskSet+0x16>
 8019314:	2b01      	cmp	r3, #1
 8019316:	d00b      	beq.n	8019330 <RegionEU868ChanMaskSet+0x2c>
 8019318:	e015      	b.n	8019346 <RegionEU868ChanMaskSet+0x42>
    {
        case CHANNELS_MASK:
        {
            RegionCommonChanMaskCopy( RegionNvmGroup2->ChannelsMask, chanMaskSet->ChannelsMaskIn, CHANNELS_MASK_SIZE );
 801931a:	4b0e      	ldr	r3, [pc, #56]	@ (8019354 <RegionEU868ChanMaskSet+0x50>)
 801931c:	681b      	ldr	r3, [r3, #0]
 801931e:	f503 7058 	add.w	r0, r3, #864	@ 0x360
 8019322:	687b      	ldr	r3, [r7, #4]
 8019324:	681b      	ldr	r3, [r3, #0]
 8019326:	2201      	movs	r2, #1
 8019328:	4619      	mov	r1, r3
 801932a:	f7fe ff41 	bl	80181b0 <RegionCommonChanMaskCopy>
            break;
 801932e:	e00c      	b.n	801934a <RegionEU868ChanMaskSet+0x46>
        }
        case CHANNELS_DEFAULT_MASK:
        {
            RegionCommonChanMaskCopy( RegionNvmGroup2->ChannelsDefaultMask, chanMaskSet->ChannelsMaskIn, CHANNELS_MASK_SIZE );
 8019330:	4b08      	ldr	r3, [pc, #32]	@ (8019354 <RegionEU868ChanMaskSet+0x50>)
 8019332:	681b      	ldr	r3, [r3, #0]
 8019334:	f503 705b 	add.w	r0, r3, #876	@ 0x36c
 8019338:	687b      	ldr	r3, [r7, #4]
 801933a:	681b      	ldr	r3, [r3, #0]
 801933c:	2201      	movs	r2, #1
 801933e:	4619      	mov	r1, r3
 8019340:	f7fe ff36 	bl	80181b0 <RegionCommonChanMaskCopy>
            break;
 8019344:	e001      	b.n	801934a <RegionEU868ChanMaskSet+0x46>
        }
        default:
            return false;
 8019346:	2300      	movs	r3, #0
 8019348:	e000      	b.n	801934c <RegionEU868ChanMaskSet+0x48>
    }
    return true;
 801934a:	2301      	movs	r3, #1
#else
    return false;
#endif /* REGION_EU868 */
}
 801934c:	4618      	mov	r0, r3
 801934e:	3708      	adds	r7, #8
 8019350:	46bd      	mov	sp, r7
 8019352:	bd80      	pop	{r7, pc}
 8019354:	20001f9c 	.word	0x20001f9c

08019358 <RegionEU868ComputeRxWindowParameters>:

void RegionEU868ComputeRxWindowParameters( int8_t datarate, uint8_t minRxSymbols, uint32_t rxError, RxConfigParams_t *rxConfigParams )
{
 8019358:	b580      	push	{r7, lr}
 801935a:	b088      	sub	sp, #32
 801935c:	af02      	add	r7, sp, #8
 801935e:	60ba      	str	r2, [r7, #8]
 8019360:	607b      	str	r3, [r7, #4]
 8019362:	4603      	mov	r3, r0
 8019364:	73fb      	strb	r3, [r7, #15]
 8019366:	460b      	mov	r3, r1
 8019368:	73bb      	strb	r3, [r7, #14]
#if defined( REGION_EU868 )
    uint32_t tSymbolInUs = 0;
 801936a:	2300      	movs	r3, #0
 801936c:	617b      	str	r3, [r7, #20]

    // Get the datarate, perform a boundary check
    rxConfigParams->Datarate = MIN( datarate, EU868_RX_MAX_DATARATE );
 801936e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8019372:	2b07      	cmp	r3, #7
 8019374:	bfa8      	it	ge
 8019376:	2307      	movge	r3, #7
 8019378:	b25a      	sxtb	r2, r3
 801937a:	687b      	ldr	r3, [r7, #4]
 801937c:	705a      	strb	r2, [r3, #1]
    rxConfigParams->Bandwidth = RegionCommonGetBandwidth( rxConfigParams->Datarate, BandwidthsEU868 );
 801937e:	687b      	ldr	r3, [r7, #4]
 8019380:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8019384:	491e      	ldr	r1, [pc, #120]	@ (8019400 <RegionEU868ComputeRxWindowParameters+0xa8>)
 8019386:	4618      	mov	r0, r3
 8019388:	f7ff fb8e 	bl	8018aa8 <RegionCommonGetBandwidth>
 801938c:	4603      	mov	r3, r0
 801938e:	b2da      	uxtb	r2, r3
 8019390:	687b      	ldr	r3, [r7, #4]
 8019392:	709a      	strb	r2, [r3, #2]

    if( rxConfigParams->Datarate == DR_7 )
 8019394:	687b      	ldr	r3, [r7, #4]
 8019396:	f993 3001 	ldrsb.w	r3, [r3, #1]
 801939a:	2b07      	cmp	r3, #7
 801939c:	d10a      	bne.n	80193b4 <RegionEU868ComputeRxWindowParameters+0x5c>
    { // FSK
        tSymbolInUs = RegionCommonComputeSymbolTimeFsk( DataratesEU868[rxConfigParams->Datarate] );
 801939e:	687b      	ldr	r3, [r7, #4]
 80193a0:	f993 3001 	ldrsb.w	r3, [r3, #1]
 80193a4:	461a      	mov	r2, r3
 80193a6:	4b17      	ldr	r3, [pc, #92]	@ (8019404 <RegionEU868ComputeRxWindowParameters+0xac>)
 80193a8:	5c9b      	ldrb	r3, [r3, r2]
 80193aa:	4618      	mov	r0, r3
 80193ac:	f7ff f910 	bl	80185d0 <RegionCommonComputeSymbolTimeFsk>
 80193b0:	6178      	str	r0, [r7, #20]
 80193b2:	e011      	b.n	80193d8 <RegionEU868ComputeRxWindowParameters+0x80>
    }
    else
    { // LoRa
        tSymbolInUs = RegionCommonComputeSymbolTimeLoRa( DataratesEU868[rxConfigParams->Datarate], BandwidthsEU868[rxConfigParams->Datarate] );
 80193b4:	687b      	ldr	r3, [r7, #4]
 80193b6:	f993 3001 	ldrsb.w	r3, [r3, #1]
 80193ba:	461a      	mov	r2, r3
 80193bc:	4b11      	ldr	r3, [pc, #68]	@ (8019404 <RegionEU868ComputeRxWindowParameters+0xac>)
 80193be:	5c9a      	ldrb	r2, [r3, r2]
 80193c0:	687b      	ldr	r3, [r7, #4]
 80193c2:	f993 3001 	ldrsb.w	r3, [r3, #1]
 80193c6:	4619      	mov	r1, r3
 80193c8:	4b0d      	ldr	r3, [pc, #52]	@ (8019400 <RegionEU868ComputeRxWindowParameters+0xa8>)
 80193ca:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80193ce:	4619      	mov	r1, r3
 80193d0:	4610      	mov	r0, r2
 80193d2:	f7ff f8e7 	bl	80185a4 <RegionCommonComputeSymbolTimeLoRa>
 80193d6:	6178      	str	r0, [r7, #20]
    }

    RegionCommonComputeRxWindowParameters( tSymbolInUs, minRxSymbols, rxError, Radio.GetWakeupTime( ), &rxConfigParams->WindowTimeout, &rxConfigParams->WindowOffset );
 80193d8:	4b0b      	ldr	r3, [pc, #44]	@ (8019408 <RegionEU868ComputeRxWindowParameters+0xb0>)
 80193da:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80193dc:	4798      	blx	r3
 80193de:	687b      	ldr	r3, [r7, #4]
 80193e0:	3308      	adds	r3, #8
 80193e2:	687a      	ldr	r2, [r7, #4]
 80193e4:	320c      	adds	r2, #12
 80193e6:	7bb9      	ldrb	r1, [r7, #14]
 80193e8:	9201      	str	r2, [sp, #4]
 80193ea:	9300      	str	r3, [sp, #0]
 80193ec:	4603      	mov	r3, r0
 80193ee:	68ba      	ldr	r2, [r7, #8]
 80193f0:	6978      	ldr	r0, [r7, #20]
 80193f2:	f7ff f8fd 	bl	80185f0 <RegionCommonComputeRxWindowParameters>
#endif /* REGION_EU868 */
}
 80193f6:	bf00      	nop
 80193f8:	3718      	adds	r7, #24
 80193fa:	46bd      	mov	sp, r7
 80193fc:	bd80      	pop	{r7, pc}
 80193fe:	bf00      	nop
 8019400:	08023e48 	.word	0x08023e48
 8019404:	08023e40 	.word	0x08023e40
 8019408:	08023efc 	.word	0x08023efc

0801940c <RegionEU868RxConfig>:

bool RegionEU868RxConfig( RxConfigParams_t* rxConfig, int8_t* datarate )
{
 801940c:	b5b0      	push	{r4, r5, r7, lr}
 801940e:	b090      	sub	sp, #64	@ 0x40
 8019410:	af0a      	add	r7, sp, #40	@ 0x28
 8019412:	6078      	str	r0, [r7, #4]
 8019414:	6039      	str	r1, [r7, #0]
#if defined( REGION_EU868 )
    RadioModems_t modem;
    int8_t dr = rxConfig->Datarate;
 8019416:	687b      	ldr	r3, [r7, #4]
 8019418:	785b      	ldrb	r3, [r3, #1]
 801941a:	73fb      	strb	r3, [r7, #15]
    uint8_t maxPayload = 0;
 801941c:	2300      	movs	r3, #0
 801941e:	75bb      	strb	r3, [r7, #22]
    int8_t phyDr = 0;
 8019420:	2300      	movs	r3, #0
 8019422:	73bb      	strb	r3, [r7, #14]
    uint32_t frequency = rxConfig->Frequency;
 8019424:	687b      	ldr	r3, [r7, #4]
 8019426:	685b      	ldr	r3, [r3, #4]
 8019428:	613b      	str	r3, [r7, #16]

    if( Radio.GetStatus( ) != RF_IDLE )
 801942a:	4b5a      	ldr	r3, [pc, #360]	@ (8019594 <RegionEU868RxConfig+0x188>)
 801942c:	685b      	ldr	r3, [r3, #4]
 801942e:	4798      	blx	r3
 8019430:	4603      	mov	r3, r0
 8019432:	2b00      	cmp	r3, #0
 8019434:	d001      	beq.n	801943a <RegionEU868RxConfig+0x2e>
    {
        return false;
 8019436:	2300      	movs	r3, #0
 8019438:	e0a8      	b.n	801958c <RegionEU868RxConfig+0x180>
    }

    if( rxConfig->RxSlot == RX_SLOT_WIN_1 )
 801943a:	687b      	ldr	r3, [r7, #4]
 801943c:	7cdb      	ldrb	r3, [r3, #19]
 801943e:	2b00      	cmp	r3, #0
 8019440:	d126      	bne.n	8019490 <RegionEU868RxConfig+0x84>
    {
        // Apply window 1 frequency
        frequency = RegionNvmGroup2->Channels[rxConfig->Channel].Frequency;
 8019442:	4b55      	ldr	r3, [pc, #340]	@ (8019598 <RegionEU868RxConfig+0x18c>)
 8019444:	681a      	ldr	r2, [r3, #0]
 8019446:	687b      	ldr	r3, [r7, #4]
 8019448:	781b      	ldrb	r3, [r3, #0]
 801944a:	4619      	mov	r1, r3
 801944c:	460b      	mov	r3, r1
 801944e:	005b      	lsls	r3, r3, #1
 8019450:	440b      	add	r3, r1
 8019452:	009b      	lsls	r3, r3, #2
 8019454:	4413      	add	r3, r2
 8019456:	681b      	ldr	r3, [r3, #0]
 8019458:	613b      	str	r3, [r7, #16]
        // Apply the alternative RX 1 window frequency, if it is available
        if( RegionNvmGroup2->Channels[rxConfig->Channel].Rx1Frequency != 0 )
 801945a:	4b4f      	ldr	r3, [pc, #316]	@ (8019598 <RegionEU868RxConfig+0x18c>)
 801945c:	681a      	ldr	r2, [r3, #0]
 801945e:	687b      	ldr	r3, [r7, #4]
 8019460:	781b      	ldrb	r3, [r3, #0]
 8019462:	4619      	mov	r1, r3
 8019464:	460b      	mov	r3, r1
 8019466:	005b      	lsls	r3, r3, #1
 8019468:	440b      	add	r3, r1
 801946a:	009b      	lsls	r3, r3, #2
 801946c:	4413      	add	r3, r2
 801946e:	3304      	adds	r3, #4
 8019470:	681b      	ldr	r3, [r3, #0]
 8019472:	2b00      	cmp	r3, #0
 8019474:	d00c      	beq.n	8019490 <RegionEU868RxConfig+0x84>
        {
            frequency = RegionNvmGroup2->Channels[rxConfig->Channel].Rx1Frequency;
 8019476:	4b48      	ldr	r3, [pc, #288]	@ (8019598 <RegionEU868RxConfig+0x18c>)
 8019478:	681a      	ldr	r2, [r3, #0]
 801947a:	687b      	ldr	r3, [r7, #4]
 801947c:	781b      	ldrb	r3, [r3, #0]
 801947e:	4619      	mov	r1, r3
 8019480:	460b      	mov	r3, r1
 8019482:	005b      	lsls	r3, r3, #1
 8019484:	440b      	add	r3, r1
 8019486:	009b      	lsls	r3, r3, #2
 8019488:	4413      	add	r3, r2
 801948a:	3304      	adds	r3, #4
 801948c:	681b      	ldr	r3, [r3, #0]
 801948e:	613b      	str	r3, [r7, #16]
        }
    }

    // Read the physical datarate from the datarates table
    phyDr = DataratesEU868[dr];
 8019490:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8019494:	4a41      	ldr	r2, [pc, #260]	@ (801959c <RegionEU868RxConfig+0x190>)
 8019496:	5cd3      	ldrb	r3, [r2, r3]
 8019498:	73bb      	strb	r3, [r7, #14]

    Radio.SetChannel( frequency );
 801949a:	4b3e      	ldr	r3, [pc, #248]	@ (8019594 <RegionEU868RxConfig+0x188>)
 801949c:	68db      	ldr	r3, [r3, #12]
 801949e:	6938      	ldr	r0, [r7, #16]
 80194a0:	4798      	blx	r3

    // Radio configuration
    if( dr == DR_7 )
 80194a2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80194a6:	2b07      	cmp	r3, #7
 80194a8:	d128      	bne.n	80194fc <RegionEU868RxConfig+0xf0>
    {
        modem = MODEM_FSK;
 80194aa:	2300      	movs	r3, #0
 80194ac:	75fb      	strb	r3, [r7, #23]
        Radio.SetRxConfig( modem, 50000, phyDr * 1000, 0, 83333, 5, rxConfig->WindowTimeout, false, 0, true, 0, 0, false, rxConfig->RxContinuous );
 80194ae:	4b39      	ldr	r3, [pc, #228]	@ (8019594 <RegionEU868RxConfig+0x188>)
 80194b0:	699c      	ldr	r4, [r3, #24]
 80194b2:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80194b6:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80194ba:	fb02 f303 	mul.w	r3, r2, r3
 80194be:	4619      	mov	r1, r3
 80194c0:	687b      	ldr	r3, [r7, #4]
 80194c2:	689b      	ldr	r3, [r3, #8]
 80194c4:	b29b      	uxth	r3, r3
 80194c6:	687a      	ldr	r2, [r7, #4]
 80194c8:	7c92      	ldrb	r2, [r2, #18]
 80194ca:	7df8      	ldrb	r0, [r7, #23]
 80194cc:	9209      	str	r2, [sp, #36]	@ 0x24
 80194ce:	2200      	movs	r2, #0
 80194d0:	9208      	str	r2, [sp, #32]
 80194d2:	2200      	movs	r2, #0
 80194d4:	9207      	str	r2, [sp, #28]
 80194d6:	2200      	movs	r2, #0
 80194d8:	9206      	str	r2, [sp, #24]
 80194da:	2201      	movs	r2, #1
 80194dc:	9205      	str	r2, [sp, #20]
 80194de:	2200      	movs	r2, #0
 80194e0:	9204      	str	r2, [sp, #16]
 80194e2:	2200      	movs	r2, #0
 80194e4:	9203      	str	r2, [sp, #12]
 80194e6:	9302      	str	r3, [sp, #8]
 80194e8:	2305      	movs	r3, #5
 80194ea:	9301      	str	r3, [sp, #4]
 80194ec:	4b2c      	ldr	r3, [pc, #176]	@ (80195a0 <RegionEU868RxConfig+0x194>)
 80194ee:	9300      	str	r3, [sp, #0]
 80194f0:	2300      	movs	r3, #0
 80194f2:	460a      	mov	r2, r1
 80194f4:	f24c 3150 	movw	r1, #50000	@ 0xc350
 80194f8:	47a0      	blx	r4
 80194fa:	e024      	b.n	8019546 <RegionEU868RxConfig+0x13a>
    }
    else
    {
        modem = MODEM_LORA;
 80194fc:	2301      	movs	r3, #1
 80194fe:	75fb      	strb	r3, [r7, #23]
        Radio.SetRxConfig( modem, rxConfig->Bandwidth, phyDr, 1, 0, 8, rxConfig->WindowTimeout, false, 0, false, 0, 0, true, rxConfig->RxContinuous );
 8019500:	4b24      	ldr	r3, [pc, #144]	@ (8019594 <RegionEU868RxConfig+0x188>)
 8019502:	699c      	ldr	r4, [r3, #24]
 8019504:	687b      	ldr	r3, [r7, #4]
 8019506:	789b      	ldrb	r3, [r3, #2]
 8019508:	461d      	mov	r5, r3
 801950a:	f997 100e 	ldrsb.w	r1, [r7, #14]
 801950e:	687b      	ldr	r3, [r7, #4]
 8019510:	689b      	ldr	r3, [r3, #8]
 8019512:	b29b      	uxth	r3, r3
 8019514:	687a      	ldr	r2, [r7, #4]
 8019516:	7c92      	ldrb	r2, [r2, #18]
 8019518:	7df8      	ldrb	r0, [r7, #23]
 801951a:	9209      	str	r2, [sp, #36]	@ 0x24
 801951c:	2201      	movs	r2, #1
 801951e:	9208      	str	r2, [sp, #32]
 8019520:	2200      	movs	r2, #0
 8019522:	9207      	str	r2, [sp, #28]
 8019524:	2200      	movs	r2, #0
 8019526:	9206      	str	r2, [sp, #24]
 8019528:	2200      	movs	r2, #0
 801952a:	9205      	str	r2, [sp, #20]
 801952c:	2200      	movs	r2, #0
 801952e:	9204      	str	r2, [sp, #16]
 8019530:	2200      	movs	r2, #0
 8019532:	9203      	str	r2, [sp, #12]
 8019534:	9302      	str	r3, [sp, #8]
 8019536:	2308      	movs	r3, #8
 8019538:	9301      	str	r3, [sp, #4]
 801953a:	2300      	movs	r3, #0
 801953c:	9300      	str	r3, [sp, #0]
 801953e:	2301      	movs	r3, #1
 8019540:	460a      	mov	r2, r1
 8019542:	4629      	mov	r1, r5
 8019544:	47a0      	blx	r4
    }

    if( rxConfig->RepeaterSupport == true )
 8019546:	687b      	ldr	r3, [r7, #4]
 8019548:	7c5b      	ldrb	r3, [r3, #17]
 801954a:	2b00      	cmp	r3, #0
 801954c:	d005      	beq.n	801955a <RegionEU868RxConfig+0x14e>
    {
        maxPayload = MaxPayloadOfDatarateRepeaterEU868[dr];
 801954e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8019552:	4a14      	ldr	r2, [pc, #80]	@ (80195a4 <RegionEU868RxConfig+0x198>)
 8019554:	5cd3      	ldrb	r3, [r2, r3]
 8019556:	75bb      	strb	r3, [r7, #22]
 8019558:	e004      	b.n	8019564 <RegionEU868RxConfig+0x158>
    }
    else
    {
        maxPayload = MaxPayloadOfDatarateEU868[dr];
 801955a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801955e:	4a12      	ldr	r2, [pc, #72]	@ (80195a8 <RegionEU868RxConfig+0x19c>)
 8019560:	5cd3      	ldrb	r3, [r2, r3]
 8019562:	75bb      	strb	r3, [r7, #22]
    }

    Radio.SetMaxPayloadLength( modem, maxPayload + LORAMAC_FRAME_PAYLOAD_OVERHEAD_SIZE );
 8019564:	4b0b      	ldr	r3, [pc, #44]	@ (8019594 <RegionEU868RxConfig+0x188>)
 8019566:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8019568:	7dba      	ldrb	r2, [r7, #22]
 801956a:	320d      	adds	r2, #13
 801956c:	b2d1      	uxtb	r1, r2
 801956e:	7dfa      	ldrb	r2, [r7, #23]
 8019570:	4610      	mov	r0, r2
 8019572:	4798      	blx	r3

    RegionCommonRxConfigPrint(rxConfig->RxSlot, frequency, dr);
 8019574:	687b      	ldr	r3, [r7, #4]
 8019576:	7cdb      	ldrb	r3, [r3, #19]
 8019578:	f997 200f 	ldrsb.w	r2, [r7, #15]
 801957c:	6939      	ldr	r1, [r7, #16]
 801957e:	4618      	mov	r0, r3
 8019580:	f7ff fab0 	bl	8018ae4 <RegionCommonRxConfigPrint>

    *datarate = (uint8_t) dr;
 8019584:	683b      	ldr	r3, [r7, #0]
 8019586:	7bfa      	ldrb	r2, [r7, #15]
 8019588:	701a      	strb	r2, [r3, #0]
    return true;
 801958a:	2301      	movs	r3, #1
#else
    return false;
#endif /* REGION_EU868 */
}
 801958c:	4618      	mov	r0, r3
 801958e:	3718      	adds	r7, #24
 8019590:	46bd      	mov	sp, r7
 8019592:	bdb0      	pop	{r4, r5, r7, pc}
 8019594:	08023efc 	.word	0x08023efc
 8019598:	20001f9c 	.word	0x20001f9c
 801959c:	08023e40 	.word	0x08023e40
 80195a0:	00014585 	.word	0x00014585
 80195a4:	08023e70 	.word	0x08023e70
 80195a8:	08023e68 	.word	0x08023e68

080195ac <RegionEU868TxConfig>:

bool RegionEU868TxConfig( TxConfigParams_t* txConfig, int8_t* txPower, TimerTime_t* txTimeOnAir )
{
 80195ac:	b590      	push	{r4, r7, lr}
 80195ae:	b093      	sub	sp, #76	@ 0x4c
 80195b0:	af0a      	add	r7, sp, #40	@ 0x28
 80195b2:	60f8      	str	r0, [r7, #12]
 80195b4:	60b9      	str	r1, [r7, #8]
 80195b6:	607a      	str	r2, [r7, #4]
#if defined( REGION_EU868 )
    RadioModems_t modem;
    int8_t phyDr = DataratesEU868[txConfig->Datarate];
 80195b8:	68fb      	ldr	r3, [r7, #12]
 80195ba:	f993 3001 	ldrsb.w	r3, [r3, #1]
 80195be:	461a      	mov	r2, r3
 80195c0:	4b5d      	ldr	r3, [pc, #372]	@ (8019738 <RegionEU868TxConfig+0x18c>)
 80195c2:	5c9b      	ldrb	r3, [r3, r2]
 80195c4:	77bb      	strb	r3, [r7, #30]
#if (defined( REGION_VERSION ) && ( REGION_VERSION == 0x01010003 ))
    int8_t txPowerLimited = RegionCommonLimitTxPower( txConfig->TxPower, RegionNvmGroup1->Bands[RegionNvmGroup2->Channels[txConfig->Channel].Band].TxMaxPower );
#elif (defined( REGION_VERSION ) && (( REGION_VERSION == 0x02010001 ) || ( REGION_VERSION == 0x02010003 )))
    int8_t txPowerLimited = RegionCommonLimitTxPower( txConfig->TxPower, RegionBands[RegionNvmGroup2->Channels[txConfig->Channel].Band].TxMaxPower );
 80195c6:	68fb      	ldr	r3, [r7, #12]
 80195c8:	f993 0002 	ldrsb.w	r0, [r3, #2]
 80195cc:	4b5b      	ldr	r3, [pc, #364]	@ (801973c <RegionEU868TxConfig+0x190>)
 80195ce:	681a      	ldr	r2, [r3, #0]
 80195d0:	4b5b      	ldr	r3, [pc, #364]	@ (8019740 <RegionEU868TxConfig+0x194>)
 80195d2:	6819      	ldr	r1, [r3, #0]
 80195d4:	68fb      	ldr	r3, [r7, #12]
 80195d6:	781b      	ldrb	r3, [r3, #0]
 80195d8:	461c      	mov	r4, r3
 80195da:	4623      	mov	r3, r4
 80195dc:	005b      	lsls	r3, r3, #1
 80195de:	4423      	add	r3, r4
 80195e0:	009b      	lsls	r3, r3, #2
 80195e2:	440b      	add	r3, r1
 80195e4:	3309      	adds	r3, #9
 80195e6:	781b      	ldrb	r3, [r3, #0]
 80195e8:	4619      	mov	r1, r3
 80195ea:	460b      	mov	r3, r1
 80195ec:	005b      	lsls	r3, r3, #1
 80195ee:	440b      	add	r3, r1
 80195f0:	00db      	lsls	r3, r3, #3
 80195f2:	4413      	add	r3, r2
 80195f4:	f993 3002 	ldrsb.w	r3, [r3, #2]
 80195f8:	4619      	mov	r1, r3
 80195fa:	f7ff fa40 	bl	8018a7e <RegionCommonLimitTxPower>
 80195fe:	4603      	mov	r3, r0
 8019600:	777b      	strb	r3, [r7, #29]
#endif /* REGION_VERSION */
    uint32_t bandwidth = RegionCommonGetBandwidth( txConfig->Datarate, BandwidthsEU868 );
 8019602:	68fb      	ldr	r3, [r7, #12]
 8019604:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8019608:	494e      	ldr	r1, [pc, #312]	@ (8019744 <RegionEU868TxConfig+0x198>)
 801960a:	4618      	mov	r0, r3
 801960c:	f7ff fa4c 	bl	8018aa8 <RegionCommonGetBandwidth>
 8019610:	61b8      	str	r0, [r7, #24]
    int8_t phyTxPower = 0;
 8019612:	2300      	movs	r3, #0
 8019614:	75fb      	strb	r3, [r7, #23]

    // Calculate physical TX power
    phyTxPower = RegionCommonComputeTxPower( txPowerLimited, txConfig->MaxEirp, txConfig->AntennaGain );
 8019616:	68fb      	ldr	r3, [r7, #12]
 8019618:	6859      	ldr	r1, [r3, #4]
 801961a:	68fb      	ldr	r3, [r7, #12]
 801961c:	689a      	ldr	r2, [r3, #8]
 801961e:	f997 301d 	ldrsb.w	r3, [r7, #29]
 8019622:	4618      	mov	r0, r3
 8019624:	f7ff f89c 	bl	8018760 <RegionCommonComputeTxPower>
 8019628:	4603      	mov	r3, r0
 801962a:	75fb      	strb	r3, [r7, #23]

    // Setup the radio frequency
    Radio.SetChannel( RegionNvmGroup2->Channels[txConfig->Channel].Frequency );
 801962c:	4b46      	ldr	r3, [pc, #280]	@ (8019748 <RegionEU868TxConfig+0x19c>)
 801962e:	68da      	ldr	r2, [r3, #12]
 8019630:	4b43      	ldr	r3, [pc, #268]	@ (8019740 <RegionEU868TxConfig+0x194>)
 8019632:	6819      	ldr	r1, [r3, #0]
 8019634:	68fb      	ldr	r3, [r7, #12]
 8019636:	781b      	ldrb	r3, [r3, #0]
 8019638:	4618      	mov	r0, r3
 801963a:	4603      	mov	r3, r0
 801963c:	005b      	lsls	r3, r3, #1
 801963e:	4403      	add	r3, r0
 8019640:	009b      	lsls	r3, r3, #2
 8019642:	440b      	add	r3, r1
 8019644:	681b      	ldr	r3, [r3, #0]
 8019646:	4618      	mov	r0, r3
 8019648:	4790      	blx	r2

    if( txConfig->Datarate == DR_7 )
 801964a:	68fb      	ldr	r3, [r7, #12]
 801964c:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8019650:	2b07      	cmp	r3, #7
 8019652:	d124      	bne.n	801969e <RegionEU868TxConfig+0xf2>
    { // High Speed FSK channel
        modem = MODEM_FSK;
 8019654:	2300      	movs	r3, #0
 8019656:	77fb      	strb	r3, [r7, #31]
        Radio.SetTxConfig( modem, phyTxPower, 25000, bandwidth, phyDr * 1000, 0, 5, false, true, 0, 0, false, 4000 );
 8019658:	4b3b      	ldr	r3, [pc, #236]	@ (8019748 <RegionEU868TxConfig+0x19c>)
 801965a:	69dc      	ldr	r4, [r3, #28]
 801965c:	f997 301e 	ldrsb.w	r3, [r7, #30]
 8019660:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8019664:	fb02 f303 	mul.w	r3, r2, r3
 8019668:	461a      	mov	r2, r3
 801966a:	f997 1017 	ldrsb.w	r1, [r7, #23]
 801966e:	7ff8      	ldrb	r0, [r7, #31]
 8019670:	f44f 637a 	mov.w	r3, #4000	@ 0xfa0
 8019674:	9308      	str	r3, [sp, #32]
 8019676:	2300      	movs	r3, #0
 8019678:	9307      	str	r3, [sp, #28]
 801967a:	2300      	movs	r3, #0
 801967c:	9306      	str	r3, [sp, #24]
 801967e:	2300      	movs	r3, #0
 8019680:	9305      	str	r3, [sp, #20]
 8019682:	2301      	movs	r3, #1
 8019684:	9304      	str	r3, [sp, #16]
 8019686:	2300      	movs	r3, #0
 8019688:	9303      	str	r3, [sp, #12]
 801968a:	2305      	movs	r3, #5
 801968c:	9302      	str	r3, [sp, #8]
 801968e:	2300      	movs	r3, #0
 8019690:	9301      	str	r3, [sp, #4]
 8019692:	9200      	str	r2, [sp, #0]
 8019694:	69bb      	ldr	r3, [r7, #24]
 8019696:	f246 12a8 	movw	r2, #25000	@ 0x61a8
 801969a:	47a0      	blx	r4
 801969c:	e01d      	b.n	80196da <RegionEU868TxConfig+0x12e>
    }
    else
    {
        modem = MODEM_LORA;
 801969e:	2301      	movs	r3, #1
 80196a0:	77fb      	strb	r3, [r7, #31]
        Radio.SetTxConfig( modem, phyTxPower, 0, bandwidth, phyDr, 1, 8, false, true, 0, 0, false, 4000 );
 80196a2:	4b29      	ldr	r3, [pc, #164]	@ (8019748 <RegionEU868TxConfig+0x19c>)
 80196a4:	69dc      	ldr	r4, [r3, #28]
 80196a6:	f997 301e 	ldrsb.w	r3, [r7, #30]
 80196aa:	f997 1017 	ldrsb.w	r1, [r7, #23]
 80196ae:	7ff8      	ldrb	r0, [r7, #31]
 80196b0:	f44f 627a 	mov.w	r2, #4000	@ 0xfa0
 80196b4:	9208      	str	r2, [sp, #32]
 80196b6:	2200      	movs	r2, #0
 80196b8:	9207      	str	r2, [sp, #28]
 80196ba:	2200      	movs	r2, #0
 80196bc:	9206      	str	r2, [sp, #24]
 80196be:	2200      	movs	r2, #0
 80196c0:	9205      	str	r2, [sp, #20]
 80196c2:	2201      	movs	r2, #1
 80196c4:	9204      	str	r2, [sp, #16]
 80196c6:	2200      	movs	r2, #0
 80196c8:	9203      	str	r2, [sp, #12]
 80196ca:	2208      	movs	r2, #8
 80196cc:	9202      	str	r2, [sp, #8]
 80196ce:	2201      	movs	r2, #1
 80196d0:	9201      	str	r2, [sp, #4]
 80196d2:	9300      	str	r3, [sp, #0]
 80196d4:	69bb      	ldr	r3, [r7, #24]
 80196d6:	2200      	movs	r2, #0
 80196d8:	47a0      	blx	r4
    }
    RegionCommonTxConfigPrint(RegionNvmGroup2->Channels[txConfig->Channel].Frequency, txConfig->Datarate);
 80196da:	4b19      	ldr	r3, [pc, #100]	@ (8019740 <RegionEU868TxConfig+0x194>)
 80196dc:	681a      	ldr	r2, [r3, #0]
 80196de:	68fb      	ldr	r3, [r7, #12]
 80196e0:	781b      	ldrb	r3, [r3, #0]
 80196e2:	4619      	mov	r1, r3
 80196e4:	460b      	mov	r3, r1
 80196e6:	005b      	lsls	r3, r3, #1
 80196e8:	440b      	add	r3, r1
 80196ea:	009b      	lsls	r3, r3, #2
 80196ec:	4413      	add	r3, r2
 80196ee:	681a      	ldr	r2, [r3, #0]
 80196f0:	68fb      	ldr	r3, [r7, #12]
 80196f2:	f993 3001 	ldrsb.w	r3, [r3, #1]
 80196f6:	4619      	mov	r1, r3
 80196f8:	4610      	mov	r0, r2
 80196fa:	f7ff fa25 	bl	8018b48 <RegionCommonTxConfigPrint>

    // Update time-on-air
    *txTimeOnAir = GetTimeOnAir( txConfig->Datarate, txConfig->PktLen );
 80196fe:	68fb      	ldr	r3, [r7, #12]
 8019700:	f993 2001 	ldrsb.w	r2, [r3, #1]
 8019704:	68fb      	ldr	r3, [r7, #12]
 8019706:	899b      	ldrh	r3, [r3, #12]
 8019708:	4619      	mov	r1, r3
 801970a:	4610      	mov	r0, r2
 801970c:	f7ff faaa 	bl	8018c64 <GetTimeOnAir>
 8019710:	4602      	mov	r2, r0
 8019712:	687b      	ldr	r3, [r7, #4]
 8019714:	601a      	str	r2, [r3, #0]

    // Setup maximum payload length of the radio driver
    Radio.SetMaxPayloadLength( modem, txConfig->PktLen );
 8019716:	4b0c      	ldr	r3, [pc, #48]	@ (8019748 <RegionEU868TxConfig+0x19c>)
 8019718:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 801971a:	68fa      	ldr	r2, [r7, #12]
 801971c:	8992      	ldrh	r2, [r2, #12]
 801971e:	b2d1      	uxtb	r1, r2
 8019720:	7ffa      	ldrb	r2, [r7, #31]
 8019722:	4610      	mov	r0, r2
 8019724:	4798      	blx	r3

    *txPower = txPowerLimited;
 8019726:	68bb      	ldr	r3, [r7, #8]
 8019728:	7f7a      	ldrb	r2, [r7, #29]
 801972a:	701a      	strb	r2, [r3, #0]
    return true;
 801972c:	2301      	movs	r3, #1
#else
    return false;
#endif /* REGION_EU868 */
}
 801972e:	4618      	mov	r0, r3
 8019730:	3724      	adds	r7, #36	@ 0x24
 8019732:	46bd      	mov	sp, r7
 8019734:	bd90      	pop	{r4, r7, pc}
 8019736:	bf00      	nop
 8019738:	08023e40 	.word	0x08023e40
 801973c:	20001fa0 	.word	0x20001fa0
 8019740:	20001f9c 	.word	0x20001f9c
 8019744:	08023e48 	.word	0x08023e48
 8019748:	08023efc 	.word	0x08023efc

0801974c <RegionEU868LinkAdrReq>:

uint8_t RegionEU868LinkAdrReq( LinkAdrReqParams_t* linkAdrReq, int8_t* drOut, int8_t* txPowOut, uint8_t* nbRepOut, uint8_t* nbBytesParsed )
{
 801974c:	b590      	push	{r4, r7, lr}
 801974e:	b093      	sub	sp, #76	@ 0x4c
 8019750:	af00      	add	r7, sp, #0
 8019752:	60f8      	str	r0, [r7, #12]
 8019754:	60b9      	str	r1, [r7, #8]
 8019756:	607a      	str	r2, [r7, #4]
 8019758:	603b      	str	r3, [r7, #0]
    uint8_t status = 0x07;
 801975a:	2307      	movs	r3, #7
 801975c:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
#if defined( REGION_EU868 )
    RegionCommonLinkAdrParams_t linkAdrParams = { 0 };
 8019760:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8019764:	2200      	movs	r2, #0
 8019766:	601a      	str	r2, [r3, #0]
 8019768:	809a      	strh	r2, [r3, #4]
    uint8_t nextIndex = 0;
 801976a:	2300      	movs	r3, #0
 801976c:	f887 3044 	strb.w	r3, [r7, #68]	@ 0x44
    uint8_t bytesProcessed = 0;
 8019770:	2300      	movs	r3, #0
 8019772:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
    uint16_t chMask = 0;
 8019776:	2300      	movs	r3, #0
 8019778:	877b      	strh	r3, [r7, #58]	@ 0x3a
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;
    RegionCommonLinkAdrReqVerifyParams_t linkAdrVerifyParams;

    while( bytesProcessed < linkAdrReq->PayloadSize )
 801977a:	e085      	b.n	8019888 <RegionEU868LinkAdrReq+0x13c>
    {
        // Get ADR request parameters
        nextIndex = RegionCommonParseLinkAdrReq( &( linkAdrReq->Payload[bytesProcessed] ), &linkAdrParams );
 801977c:	68fb      	ldr	r3, [r7, #12]
 801977e:	685a      	ldr	r2, [r3, #4]
 8019780:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 8019784:	4413      	add	r3, r2
 8019786:	f107 023c 	add.w	r2, r7, #60	@ 0x3c
 801978a:	4611      	mov	r1, r2
 801978c:	4618      	mov	r0, r3
 801978e:	f7fe fe2f 	bl	80183f0 <RegionCommonParseLinkAdrReq>
 8019792:	4603      	mov	r3, r0
 8019794:	f887 3044 	strb.w	r3, [r7, #68]	@ 0x44

        if( nextIndex == 0 )
 8019798:	f897 3044 	ldrb.w	r3, [r7, #68]	@ 0x44
 801979c:	2b00      	cmp	r3, #0
 801979e:	d07b      	beq.n	8019898 <RegionEU868LinkAdrReq+0x14c>
            break; // break loop, since no more request has been found

        // Update bytes processed
        bytesProcessed += nextIndex;
 80197a0:	f897 2046 	ldrb.w	r2, [r7, #70]	@ 0x46
 80197a4:	f897 3044 	ldrb.w	r3, [r7, #68]	@ 0x44
 80197a8:	4413      	add	r3, r2
 80197aa:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46

        // Revert status, as we only check the last ADR request for the channel mask KO
        status = 0x07;
 80197ae:	2307      	movs	r3, #7
 80197b0:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47

        // Setup temporary channels mask
        chMask = linkAdrParams.ChMask;
 80197b4:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 80197b8:	877b      	strh	r3, [r7, #58]	@ 0x3a

        // Verify channels mask
        if( ( linkAdrParams.ChMaskCtrl == 0 ) && ( chMask == 0 ) )
 80197ba:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80197be:	2b00      	cmp	r3, #0
 80197c0:	d109      	bne.n	80197d6 <RegionEU868LinkAdrReq+0x8a>
 80197c2:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 80197c4:	2b00      	cmp	r3, #0
 80197c6:	d106      	bne.n	80197d6 <RegionEU868LinkAdrReq+0x8a>
        {
            status &= 0xFE; // Channel mask KO
 80197c8:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80197cc:	f023 0301 	bic.w	r3, r3, #1
 80197d0:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 80197d4:	e058      	b.n	8019888 <RegionEU868LinkAdrReq+0x13c>
        }
        else if( ( ( linkAdrParams.ChMaskCtrl >= 1 ) && ( linkAdrParams.ChMaskCtrl <= 5 )) ||
 80197d6:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80197da:	2b00      	cmp	r3, #0
 80197dc:	d003      	beq.n	80197e6 <RegionEU868LinkAdrReq+0x9a>
 80197de:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80197e2:	2b05      	cmp	r3, #5
 80197e4:	d903      	bls.n	80197ee <RegionEU868LinkAdrReq+0xa2>
                ( linkAdrParams.ChMaskCtrl >= 7 ) )
 80197e6:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
        else if( ( ( linkAdrParams.ChMaskCtrl >= 1 ) && ( linkAdrParams.ChMaskCtrl <= 5 )) ||
 80197ea:	2b06      	cmp	r3, #6
 80197ec:	d906      	bls.n	80197fc <RegionEU868LinkAdrReq+0xb0>
        {
            // RFU
            status &= 0xFE; // Channel mask KO
 80197ee:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80197f2:	f023 0301 	bic.w	r3, r3, #1
 80197f6:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 80197fa:	e045      	b.n	8019888 <RegionEU868LinkAdrReq+0x13c>
        }
        else
        {
            for( uint8_t i = 0; i < EU868_MAX_NB_CHANNELS; i++ )
 80197fc:	2300      	movs	r3, #0
 80197fe:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
 8019802:	e03d      	b.n	8019880 <RegionEU868LinkAdrReq+0x134>
            {
                if( linkAdrParams.ChMaskCtrl == 6 )
 8019804:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8019808:	2b06      	cmp	r3, #6
 801980a:	d118      	bne.n	801983e <RegionEU868LinkAdrReq+0xf2>
                {
                    if( RegionNvmGroup2->Channels[i].Frequency != 0 )
 801980c:	4b5f      	ldr	r3, [pc, #380]	@ (801998c <RegionEU868LinkAdrReq+0x240>)
 801980e:	6819      	ldr	r1, [r3, #0]
 8019810:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 8019814:	4613      	mov	r3, r2
 8019816:	005b      	lsls	r3, r3, #1
 8019818:	4413      	add	r3, r2
 801981a:	009b      	lsls	r3, r3, #2
 801981c:	440b      	add	r3, r1
 801981e:	681b      	ldr	r3, [r3, #0]
 8019820:	2b00      	cmp	r3, #0
 8019822:	d028      	beq.n	8019876 <RegionEU868LinkAdrReq+0x12a>
                    {
                        chMask |= 1 << i;
 8019824:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
 8019828:	2201      	movs	r2, #1
 801982a:	fa02 f303 	lsl.w	r3, r2, r3
 801982e:	b21a      	sxth	r2, r3
 8019830:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8019832:	b21b      	sxth	r3, r3
 8019834:	4313      	orrs	r3, r2
 8019836:	b21b      	sxth	r3, r3
 8019838:	b29b      	uxth	r3, r3
 801983a:	877b      	strh	r3, [r7, #58]	@ 0x3a
 801983c:	e01b      	b.n	8019876 <RegionEU868LinkAdrReq+0x12a>
                    }
                }
                else
                {
                    if( ( ( chMask & ( 1 << i ) ) != 0 ) &&
 801983e:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8019840:	461a      	mov	r2, r3
 8019842:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
 8019846:	fa42 f303 	asr.w	r3, r2, r3
 801984a:	f003 0301 	and.w	r3, r3, #1
 801984e:	2b00      	cmp	r3, #0
 8019850:	d011      	beq.n	8019876 <RegionEU868LinkAdrReq+0x12a>
                        ( RegionNvmGroup2->Channels[i].Frequency == 0 ) )
 8019852:	4b4e      	ldr	r3, [pc, #312]	@ (801998c <RegionEU868LinkAdrReq+0x240>)
 8019854:	6819      	ldr	r1, [r3, #0]
 8019856:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 801985a:	4613      	mov	r3, r2
 801985c:	005b      	lsls	r3, r3, #1
 801985e:	4413      	add	r3, r2
 8019860:	009b      	lsls	r3, r3, #2
 8019862:	440b      	add	r3, r1
 8019864:	681b      	ldr	r3, [r3, #0]
                    if( ( ( chMask & ( 1 << i ) ) != 0 ) &&
 8019866:	2b00      	cmp	r3, #0
 8019868:	d105      	bne.n	8019876 <RegionEU868LinkAdrReq+0x12a>
                    {// Trying to enable an undefined channel
                        status &= 0xFE; // Channel mask KO
 801986a:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 801986e:	f023 0301 	bic.w	r3, r3, #1
 8019872:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
            for( uint8_t i = 0; i < EU868_MAX_NB_CHANNELS; i++ )
 8019876:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
 801987a:	3301      	adds	r3, #1
 801987c:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
 8019880:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
 8019884:	2b0f      	cmp	r3, #15
 8019886:	d9bd      	bls.n	8019804 <RegionEU868LinkAdrReq+0xb8>
    while( bytesProcessed < linkAdrReq->PayloadSize )
 8019888:	68fb      	ldr	r3, [r7, #12]
 801988a:	7a1b      	ldrb	r3, [r3, #8]
 801988c:	f897 2046 	ldrb.w	r2, [r7, #70]	@ 0x46
 8019890:	429a      	cmp	r2, r3
 8019892:	f4ff af73 	bcc.w	801977c <RegionEU868LinkAdrReq+0x30>
 8019896:	e000      	b.n	801989a <RegionEU868LinkAdrReq+0x14e>
            break; // break loop, since no more request has been found
 8019898:	bf00      	nop
            }
        }
    }

    // Get the minimum possible datarate
    getPhy.Attribute = PHY_MIN_TX_DR;
 801989a:	2302      	movs	r3, #2
 801989c:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
    getPhy.UplinkDwellTime = linkAdrReq->UplinkDwellTime;
 80198a0:	68fb      	ldr	r3, [r7, #12]
 80198a2:	7a5b      	ldrb	r3, [r3, #9]
 80198a4:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
    phyParam = RegionEU868GetPhyParam( &getPhy );
 80198a8:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 80198ac:	4618      	mov	r0, r3
 80198ae:	f7ff fa29 	bl	8018d04 <RegionEU868GetPhyParam>
 80198b2:	4603      	mov	r3, r0
 80198b4:	633b      	str	r3, [r7, #48]	@ 0x30

    linkAdrVerifyParams.Status = status;
 80198b6:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80198ba:	753b      	strb	r3, [r7, #20]
    linkAdrVerifyParams.AdrEnabled = linkAdrReq->AdrEnabled;
 80198bc:	68fb      	ldr	r3, [r7, #12]
 80198be:	7a9b      	ldrb	r3, [r3, #10]
 80198c0:	757b      	strb	r3, [r7, #21]
    linkAdrVerifyParams.Datarate = linkAdrParams.Datarate;
 80198c2:	f997 303d 	ldrsb.w	r3, [r7, #61]	@ 0x3d
 80198c6:	75bb      	strb	r3, [r7, #22]
    linkAdrVerifyParams.TxPower = linkAdrParams.TxPower;
 80198c8:	f997 303e 	ldrsb.w	r3, [r7, #62]	@ 0x3e
 80198cc:	75fb      	strb	r3, [r7, #23]
    linkAdrVerifyParams.NbRep = linkAdrParams.NbRep;
 80198ce:	f897 303c 	ldrb.w	r3, [r7, #60]	@ 0x3c
 80198d2:	763b      	strb	r3, [r7, #24]
    linkAdrVerifyParams.CurrentDatarate = linkAdrReq->CurrentDatarate;
 80198d4:	68fb      	ldr	r3, [r7, #12]
 80198d6:	f993 300b 	ldrsb.w	r3, [r3, #11]
 80198da:	767b      	strb	r3, [r7, #25]
    linkAdrVerifyParams.CurrentTxPower = linkAdrReq->CurrentTxPower;
 80198dc:	68fb      	ldr	r3, [r7, #12]
 80198de:	f993 300c 	ldrsb.w	r3, [r3, #12]
 80198e2:	76bb      	strb	r3, [r7, #26]
    linkAdrVerifyParams.CurrentNbRep = linkAdrReq->CurrentNbRep;
 80198e4:	68fb      	ldr	r3, [r7, #12]
 80198e6:	7b5b      	ldrb	r3, [r3, #13]
 80198e8:	b25b      	sxtb	r3, r3
 80198ea:	76fb      	strb	r3, [r7, #27]
    linkAdrVerifyParams.NbChannels = EU868_MAX_NB_CHANNELS;
 80198ec:	2310      	movs	r3, #16
 80198ee:	773b      	strb	r3, [r7, #28]
    linkAdrVerifyParams.ChannelsMask = &chMask;
 80198f0:	f107 033a 	add.w	r3, r7, #58	@ 0x3a
 80198f4:	623b      	str	r3, [r7, #32]
    linkAdrVerifyParams.MinDatarate = ( int8_t )phyParam.Value;
 80198f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80198f8:	b25b      	sxtb	r3, r3
 80198fa:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
    linkAdrVerifyParams.MaxDatarate = EU868_TX_MAX_DATARATE;
 80198fe:	2307      	movs	r3, #7
 8019900:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
    linkAdrVerifyParams.Channels = RegionNvmGroup2->Channels;
 8019904:	4b21      	ldr	r3, [pc, #132]	@ (801998c <RegionEU868LinkAdrReq+0x240>)
 8019906:	681b      	ldr	r3, [r3, #0]
 8019908:	62bb      	str	r3, [r7, #40]	@ 0x28
    linkAdrVerifyParams.MinTxPower = EU868_MIN_TX_POWER;
 801990a:	2307      	movs	r3, #7
 801990c:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
    linkAdrVerifyParams.MaxTxPower = EU868_MAX_TX_POWER;
 8019910:	2300      	movs	r3, #0
 8019912:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
    linkAdrVerifyParams.Version = linkAdrReq->Version;
 8019916:	68fb      	ldr	r3, [r7, #12]
 8019918:	681b      	ldr	r3, [r3, #0]
 801991a:	613b      	str	r3, [r7, #16]

    // Verify the parameters and update, if necessary
    status = RegionCommonLinkAdrReqVerifyParams( &linkAdrVerifyParams, &linkAdrParams.Datarate, &linkAdrParams.TxPower, &linkAdrParams.NbRep );
 801991c:	f107 043c 	add.w	r4, r7, #60	@ 0x3c
 8019920:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8019924:	1c9a      	adds	r2, r3, #2
 8019926:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 801992a:	1c59      	adds	r1, r3, #1
 801992c:	f107 0010 	add.w	r0, r7, #16
 8019930:	4623      	mov	r3, r4
 8019932:	f7fe fdaf 	bl	8018494 <RegionCommonLinkAdrReqVerifyParams>
 8019936:	4603      	mov	r3, r0
 8019938:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47

    // Update channelsMask if everything is correct
    if( status == 0x07 )
 801993c:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8019940:	2b07      	cmp	r3, #7
 8019942:	d10d      	bne.n	8019960 <RegionEU868LinkAdrReq+0x214>
    {
        // Set the channels mask to a default value
        memset1( ( uint8_t* ) RegionNvmGroup2->ChannelsMask, 0, sizeof( RegionNvmGroup2->ChannelsMask ) );
 8019944:	4b11      	ldr	r3, [pc, #68]	@ (801998c <RegionEU868LinkAdrReq+0x240>)
 8019946:	681b      	ldr	r3, [r3, #0]
 8019948:	f503 7358 	add.w	r3, r3, #864	@ 0x360
 801994c:	220c      	movs	r2, #12
 801994e:	2100      	movs	r1, #0
 8019950:	4618      	mov	r0, r3
 8019952:	f001 fd2d 	bl	801b3b0 <memset1>
        // Update the channels mask
        RegionNvmGroup2->ChannelsMask[0] = chMask;
 8019956:	4b0d      	ldr	r3, [pc, #52]	@ (801998c <RegionEU868LinkAdrReq+0x240>)
 8019958:	681b      	ldr	r3, [r3, #0]
 801995a:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 801995c:	f8a3 2360 	strh.w	r2, [r3, #864]	@ 0x360
    }

    // Update status variables
    *drOut = linkAdrParams.Datarate;
 8019960:	f997 203d 	ldrsb.w	r2, [r7, #61]	@ 0x3d
 8019964:	68bb      	ldr	r3, [r7, #8]
 8019966:	701a      	strb	r2, [r3, #0]
    *txPowOut = linkAdrParams.TxPower;
 8019968:	f997 203e 	ldrsb.w	r2, [r7, #62]	@ 0x3e
 801996c:	687b      	ldr	r3, [r7, #4]
 801996e:	701a      	strb	r2, [r3, #0]
    *nbRepOut = linkAdrParams.NbRep;
 8019970:	f897 203c 	ldrb.w	r2, [r7, #60]	@ 0x3c
 8019974:	683b      	ldr	r3, [r7, #0]
 8019976:	701a      	strb	r2, [r3, #0]
    *nbBytesParsed = bytesProcessed;
 8019978:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 801997a:	f897 2046 	ldrb.w	r2, [r7, #70]	@ 0x46
 801997e:	701a      	strb	r2, [r3, #0]

#endif /* REGION_EU868 */
    return status;
 8019980:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
}
 8019984:	4618      	mov	r0, r3
 8019986:	374c      	adds	r7, #76	@ 0x4c
 8019988:	46bd      	mov	sp, r7
 801998a:	bd90      	pop	{r4, r7, pc}
 801998c:	20001f9c 	.word	0x20001f9c

08019990 <RegionEU868RxParamSetupReq>:

uint8_t RegionEU868RxParamSetupReq( RxParamSetupReqParams_t* rxParamSetupReq )
{
 8019990:	b580      	push	{r7, lr}
 8019992:	b084      	sub	sp, #16
 8019994:	af00      	add	r7, sp, #0
 8019996:	6078      	str	r0, [r7, #4]
    uint8_t status = 0x07;
 8019998:	2307      	movs	r3, #7
 801999a:	73fb      	strb	r3, [r7, #15]
#if defined( REGION_EU868 )
    uint8_t band = 0;
 801999c:	2300      	movs	r3, #0
 801999e:	73bb      	strb	r3, [r7, #14]

    // Verify radio frequency
    if( VerifyRfFreq( rxParamSetupReq->Frequency, &band ) == false )
 80199a0:	687b      	ldr	r3, [r7, #4]
 80199a2:	685b      	ldr	r3, [r3, #4]
 80199a4:	f107 020e 	add.w	r2, r7, #14
 80199a8:	4611      	mov	r1, r2
 80199aa:	4618      	mov	r0, r3
 80199ac:	f7ff f8e4 	bl	8018b78 <VerifyRfFreq>
 80199b0:	4603      	mov	r3, r0
 80199b2:	f083 0301 	eor.w	r3, r3, #1
 80199b6:	b2db      	uxtb	r3, r3
 80199b8:	2b00      	cmp	r3, #0
 80199ba:	d003      	beq.n	80199c4 <RegionEU868RxParamSetupReq+0x34>
    {
        status &= 0xFE; // Channel frequency KO
 80199bc:	7bfb      	ldrb	r3, [r7, #15]
 80199be:	f023 0301 	bic.w	r3, r3, #1
 80199c2:	73fb      	strb	r3, [r7, #15]
    }

    // Verify datarate
    if( RegionCommonValueInRange( rxParamSetupReq->Datarate, EU868_RX_MIN_DATARATE, EU868_RX_MAX_DATARATE ) == false )
 80199c4:	687b      	ldr	r3, [r7, #4]
 80199c6:	f993 3000 	ldrsb.w	r3, [r3]
 80199ca:	2207      	movs	r2, #7
 80199cc:	2100      	movs	r1, #0
 80199ce:	4618      	mov	r0, r3
 80199d0:	f7fe fb71 	bl	80180b6 <RegionCommonValueInRange>
 80199d4:	4603      	mov	r3, r0
 80199d6:	2b00      	cmp	r3, #0
 80199d8:	d103      	bne.n	80199e2 <RegionEU868RxParamSetupReq+0x52>
    {
        status &= 0xFD; // Datarate KO
 80199da:	7bfb      	ldrb	r3, [r7, #15]
 80199dc:	f023 0302 	bic.w	r3, r3, #2
 80199e0:	73fb      	strb	r3, [r7, #15]
    }

    // Verify datarate offset
    if( RegionCommonValueInRange( rxParamSetupReq->DrOffset, EU868_MIN_RX1_DR_OFFSET, EU868_MAX_RX1_DR_OFFSET ) == false )
 80199e2:	687b      	ldr	r3, [r7, #4]
 80199e4:	f993 3001 	ldrsb.w	r3, [r3, #1]
 80199e8:	2205      	movs	r2, #5
 80199ea:	2100      	movs	r1, #0
 80199ec:	4618      	mov	r0, r3
 80199ee:	f7fe fb62 	bl	80180b6 <RegionCommonValueInRange>
 80199f2:	4603      	mov	r3, r0
 80199f4:	2b00      	cmp	r3, #0
 80199f6:	d103      	bne.n	8019a00 <RegionEU868RxParamSetupReq+0x70>
    {
        status &= 0xFB; // Rx1DrOffset range KO
 80199f8:	7bfb      	ldrb	r3, [r7, #15]
 80199fa:	f023 0304 	bic.w	r3, r3, #4
 80199fe:	73fb      	strb	r3, [r7, #15]
    }

#endif /* REGION_EU868 */
    return status;
 8019a00:	7bfb      	ldrb	r3, [r7, #15]
}
 8019a02:	4618      	mov	r0, r3
 8019a04:	3710      	adds	r7, #16
 8019a06:	46bd      	mov	sp, r7
 8019a08:	bd80      	pop	{r7, pc}
	...

08019a0c <RegionEU868NewChannelReq>:

int8_t RegionEU868NewChannelReq( NewChannelReqParams_t* newChannelReq )
{
 8019a0c:	b580      	push	{r7, lr}
 8019a0e:	b086      	sub	sp, #24
 8019a10:	af00      	add	r7, sp, #0
 8019a12:	6078      	str	r0, [r7, #4]
    uint8_t status = 0x03;
 8019a14:	2303      	movs	r3, #3
 8019a16:	75fb      	strb	r3, [r7, #23]
    ChannelAddParams_t channelAdd;
    ChannelRemoveParams_t channelRemove;

    if( newChannelReq->NewChannel->Frequency == 0 )
 8019a18:	687b      	ldr	r3, [r7, #4]
 8019a1a:	681b      	ldr	r3, [r3, #0]
 8019a1c:	681b      	ldr	r3, [r3, #0]
 8019a1e:	2b00      	cmp	r3, #0
 8019a20:	d114      	bne.n	8019a4c <RegionEU868NewChannelReq+0x40>
    {
        channelRemove.ChannelId = newChannelReq->ChannelId;
 8019a22:	687b      	ldr	r3, [r7, #4]
 8019a24:	f993 3004 	ldrsb.w	r3, [r3, #4]
 8019a28:	b2db      	uxtb	r3, r3
 8019a2a:	723b      	strb	r3, [r7, #8]

        // Remove
        if( RegionEU868ChannelsRemove( &channelRemove ) == false )
 8019a2c:	f107 0308 	add.w	r3, r7, #8
 8019a30:	4618      	mov	r0, r3
 8019a32:	f000 f9ff 	bl	8019e34 <RegionEU868ChannelsRemove>
 8019a36:	4603      	mov	r3, r0
 8019a38:	f083 0301 	eor.w	r3, r3, #1
 8019a3c:	b2db      	uxtb	r3, r3
 8019a3e:	2b00      	cmp	r3, #0
 8019a40:	d03b      	beq.n	8019aba <RegionEU868NewChannelReq+0xae>
        {
            status &= 0xFC;
 8019a42:	7dfb      	ldrb	r3, [r7, #23]
 8019a44:	f023 0303 	bic.w	r3, r3, #3
 8019a48:	75fb      	strb	r3, [r7, #23]
 8019a4a:	e036      	b.n	8019aba <RegionEU868NewChannelReq+0xae>
        }
    }
    else
    {
        channelAdd.NewChannel = newChannelReq->NewChannel;
 8019a4c:	687b      	ldr	r3, [r7, #4]
 8019a4e:	681b      	ldr	r3, [r3, #0]
 8019a50:	60fb      	str	r3, [r7, #12]
        channelAdd.ChannelId = newChannelReq->ChannelId;
 8019a52:	687b      	ldr	r3, [r7, #4]
 8019a54:	f993 3004 	ldrsb.w	r3, [r3, #4]
 8019a58:	b2db      	uxtb	r3, r3
 8019a5a:	743b      	strb	r3, [r7, #16]

        switch( RegionEU868ChannelAdd( &channelAdd ) )
 8019a5c:	f107 030c 	add.w	r3, r7, #12
 8019a60:	4618      	mov	r0, r3
 8019a62:	f000 f945 	bl	8019cf0 <RegionEU868ChannelAdd>
 8019a66:	4603      	mov	r3, r0
 8019a68:	2b06      	cmp	r3, #6
 8019a6a:	d820      	bhi.n	8019aae <RegionEU868NewChannelReq+0xa2>
 8019a6c:	a201      	add	r2, pc, #4	@ (adr r2, 8019a74 <RegionEU868NewChannelReq+0x68>)
 8019a6e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8019a72:	bf00      	nop
 8019a74:	08019ab9 	.word	0x08019ab9
 8019a78:	08019aaf 	.word	0x08019aaf
 8019a7c:	08019aaf 	.word	0x08019aaf
 8019a80:	08019aaf 	.word	0x08019aaf
 8019a84:	08019a91 	.word	0x08019a91
 8019a88:	08019a9b 	.word	0x08019a9b
 8019a8c:	08019aa5 	.word	0x08019aa5
            {
                break;
            }
            case LORAMAC_STATUS_FREQUENCY_INVALID:
            {
                status &= 0xFE;
 8019a90:	7dfb      	ldrb	r3, [r7, #23]
 8019a92:	f023 0301 	bic.w	r3, r3, #1
 8019a96:	75fb      	strb	r3, [r7, #23]
                break;
 8019a98:	e00f      	b.n	8019aba <RegionEU868NewChannelReq+0xae>
            }
            case LORAMAC_STATUS_DATARATE_INVALID:
            {
                status &= 0xFD;
 8019a9a:	7dfb      	ldrb	r3, [r7, #23]
 8019a9c:	f023 0302 	bic.w	r3, r3, #2
 8019aa0:	75fb      	strb	r3, [r7, #23]
                break;
 8019aa2:	e00a      	b.n	8019aba <RegionEU868NewChannelReq+0xae>
            }
            case LORAMAC_STATUS_FREQ_AND_DR_INVALID:
            {
                status &= 0xFC;
 8019aa4:	7dfb      	ldrb	r3, [r7, #23]
 8019aa6:	f023 0303 	bic.w	r3, r3, #3
 8019aaa:	75fb      	strb	r3, [r7, #23]
                break;
 8019aac:	e005      	b.n	8019aba <RegionEU868NewChannelReq+0xae>
            }
            default:
            {
                status &= 0xFC;
 8019aae:	7dfb      	ldrb	r3, [r7, #23]
 8019ab0:	f023 0303 	bic.w	r3, r3, #3
 8019ab4:	75fb      	strb	r3, [r7, #23]
                break;
 8019ab6:	e000      	b.n	8019aba <RegionEU868NewChannelReq+0xae>
                break;
 8019ab8:	bf00      	nop
            }
        }
    }

    return status;
 8019aba:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8019abe:	4618      	mov	r0, r3
 8019ac0:	3718      	adds	r7, #24
 8019ac2:	46bd      	mov	sp, r7
 8019ac4:	bd80      	pop	{r7, pc}
 8019ac6:	bf00      	nop

08019ac8 <RegionEU868TxParamSetupReq>:

int8_t RegionEU868TxParamSetupReq( TxParamSetupReqParams_t* txParamSetupReq )
{
 8019ac8:	b480      	push	{r7}
 8019aca:	b083      	sub	sp, #12
 8019acc:	af00      	add	r7, sp, #0
 8019ace:	6078      	str	r0, [r7, #4]
    // Do not accept the request
    return -1;
 8019ad0:	f04f 33ff 	mov.w	r3, #4294967295
}
 8019ad4:	4618      	mov	r0, r3
 8019ad6:	370c      	adds	r7, #12
 8019ad8:	46bd      	mov	sp, r7
 8019ada:	bc80      	pop	{r7}
 8019adc:	4770      	bx	lr
	...

08019ae0 <RegionEU868DlChannelReq>:

int8_t RegionEU868DlChannelReq( DlChannelReqParams_t* dlChannelReq )
{
 8019ae0:	b580      	push	{r7, lr}
 8019ae2:	b084      	sub	sp, #16
 8019ae4:	af00      	add	r7, sp, #0
 8019ae6:	6078      	str	r0, [r7, #4]
    uint8_t status = 0x03;
 8019ae8:	2303      	movs	r3, #3
 8019aea:	73fb      	strb	r3, [r7, #15]

#if defined( REGION_EU868 )
    uint8_t band = 0;
 8019aec:	2300      	movs	r3, #0
 8019aee:	73bb      	strb	r3, [r7, #14]

    if( dlChannelReq->ChannelId >= ( CHANNELS_MASK_SIZE * 16 ) )
 8019af0:	687b      	ldr	r3, [r7, #4]
 8019af2:	781b      	ldrb	r3, [r3, #0]
 8019af4:	2b0f      	cmp	r3, #15
 8019af6:	d901      	bls.n	8019afc <RegionEU868DlChannelReq+0x1c>
    {
        return 0;
 8019af8:	2300      	movs	r3, #0
 8019afa:	e035      	b.n	8019b68 <RegionEU868DlChannelReq+0x88>
    }

    // Verify if the frequency is supported
    if( VerifyRfFreq( dlChannelReq->Rx1Frequency, &band ) == false )
 8019afc:	687b      	ldr	r3, [r7, #4]
 8019afe:	685b      	ldr	r3, [r3, #4]
 8019b00:	f107 020e 	add.w	r2, r7, #14
 8019b04:	4611      	mov	r1, r2
 8019b06:	4618      	mov	r0, r3
 8019b08:	f7ff f836 	bl	8018b78 <VerifyRfFreq>
 8019b0c:	4603      	mov	r3, r0
 8019b0e:	f083 0301 	eor.w	r3, r3, #1
 8019b12:	b2db      	uxtb	r3, r3
 8019b14:	2b00      	cmp	r3, #0
 8019b16:	d003      	beq.n	8019b20 <RegionEU868DlChannelReq+0x40>
    {
        status &= 0xFE;
 8019b18:	7bfb      	ldrb	r3, [r7, #15]
 8019b1a:	f023 0301 	bic.w	r3, r3, #1
 8019b1e:	73fb      	strb	r3, [r7, #15]
    }

    // Verify if an uplink frequency exists
    if( RegionNvmGroup2->Channels[dlChannelReq->ChannelId].Frequency == 0 )
 8019b20:	4b13      	ldr	r3, [pc, #76]	@ (8019b70 <RegionEU868DlChannelReq+0x90>)
 8019b22:	681a      	ldr	r2, [r3, #0]
 8019b24:	687b      	ldr	r3, [r7, #4]
 8019b26:	781b      	ldrb	r3, [r3, #0]
 8019b28:	4619      	mov	r1, r3
 8019b2a:	460b      	mov	r3, r1
 8019b2c:	005b      	lsls	r3, r3, #1
 8019b2e:	440b      	add	r3, r1
 8019b30:	009b      	lsls	r3, r3, #2
 8019b32:	4413      	add	r3, r2
 8019b34:	681b      	ldr	r3, [r3, #0]
 8019b36:	2b00      	cmp	r3, #0
 8019b38:	d103      	bne.n	8019b42 <RegionEU868DlChannelReq+0x62>
    {
        status &= 0xFD;
 8019b3a:	7bfb      	ldrb	r3, [r7, #15]
 8019b3c:	f023 0302 	bic.w	r3, r3, #2
 8019b40:	73fb      	strb	r3, [r7, #15]
    }

    // Apply Rx1 frequency, if the status is OK
    if( status == 0x03 )
 8019b42:	7bfb      	ldrb	r3, [r7, #15]
 8019b44:	2b03      	cmp	r3, #3
 8019b46:	d10d      	bne.n	8019b64 <RegionEU868DlChannelReq+0x84>
    {
        RegionNvmGroup2->Channels[dlChannelReq->ChannelId].Rx1Frequency = dlChannelReq->Rx1Frequency;
 8019b48:	4b09      	ldr	r3, [pc, #36]	@ (8019b70 <RegionEU868DlChannelReq+0x90>)
 8019b4a:	6819      	ldr	r1, [r3, #0]
 8019b4c:	687b      	ldr	r3, [r7, #4]
 8019b4e:	781b      	ldrb	r3, [r3, #0]
 8019b50:	4618      	mov	r0, r3
 8019b52:	687b      	ldr	r3, [r7, #4]
 8019b54:	685a      	ldr	r2, [r3, #4]
 8019b56:	4603      	mov	r3, r0
 8019b58:	005b      	lsls	r3, r3, #1
 8019b5a:	4403      	add	r3, r0
 8019b5c:	009b      	lsls	r3, r3, #2
 8019b5e:	440b      	add	r3, r1
 8019b60:	3304      	adds	r3, #4
 8019b62:	601a      	str	r2, [r3, #0]
    }

#endif /* REGION_EU868 */
    return status;
 8019b64:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8019b68:	4618      	mov	r0, r3
 8019b6a:	3710      	adds	r7, #16
 8019b6c:	46bd      	mov	sp, r7
 8019b6e:	bd80      	pop	{r7, pc}
 8019b70:	20001f9c 	.word	0x20001f9c

08019b74 <RegionEU868AlternateDr>:

int8_t RegionEU868AlternateDr( int8_t currentDr, AlternateDrType_t type )
{
 8019b74:	b480      	push	{r7}
 8019b76:	b083      	sub	sp, #12
 8019b78:	af00      	add	r7, sp, #0
 8019b7a:	4603      	mov	r3, r0
 8019b7c:	460a      	mov	r2, r1
 8019b7e:	71fb      	strb	r3, [r7, #7]
 8019b80:	4613      	mov	r3, r2
 8019b82:	71bb      	strb	r3, [r7, #6]
#if defined( REGION_EU868 )
    return currentDr;
 8019b84:	f997 3007 	ldrsb.w	r3, [r7, #7]
#else
    return -1;
#endif /* REGION_EU868 */
}
 8019b88:	4618      	mov	r0, r3
 8019b8a:	370c      	adds	r7, #12
 8019b8c:	46bd      	mov	sp, r7
 8019b8e:	bc80      	pop	{r7}
 8019b90:	4770      	bx	lr
	...

08019b94 <RegionEU868NextChannel>:

LoRaMacStatus_t RegionEU868NextChannel( NextChanParams_t* nextChanParams, uint8_t* channel, TimerTime_t* time, TimerTime_t* aggregatedTimeOff )
{
 8019b94:	b580      	push	{r7, lr}
 8019b96:	b09a      	sub	sp, #104	@ 0x68
 8019b98:	af02      	add	r7, sp, #8
 8019b9a:	60f8      	str	r0, [r7, #12]
 8019b9c:	60b9      	str	r1, [r7, #8]
 8019b9e:	607a      	str	r2, [r7, #4]
 8019ba0:	603b      	str	r3, [r7, #0]
#if defined( REGION_EU868 )
    uint8_t nbEnabledChannels = 0;
 8019ba2:	2300      	movs	r3, #0
 8019ba4:	f887 305e 	strb.w	r3, [r7, #94]	@ 0x5e
    uint8_t nbRestrictedChannels = 0;
 8019ba8:	2300      	movs	r3, #0
 8019baa:	f887 305d 	strb.w	r3, [r7, #93]	@ 0x5d
    uint8_t enabledChannels[EU868_MAX_NB_CHANNELS] = { 0 };
 8019bae:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8019bb2:	2200      	movs	r2, #0
 8019bb4:	601a      	str	r2, [r3, #0]
 8019bb6:	605a      	str	r2, [r3, #4]
 8019bb8:	609a      	str	r2, [r3, #8]
 8019bba:	60da      	str	r2, [r3, #12]
    RegionCommonIdentifyChannelsParam_t identifyChannelsParam;
    RegionCommonCountNbOfEnabledChannelsParams_t countChannelsParams;
    LoRaMacStatus_t status = LORAMAC_STATUS_NO_CHANNEL_FOUND;
 8019bbc:	230c      	movs	r3, #12
 8019bbe:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
    uint16_t joinChannels = EU868_JOIN_CHANNELS;
 8019bc2:	2307      	movs	r3, #7
 8019bc4:	827b      	strh	r3, [r7, #18]

    if( RegionCommonCountChannels( RegionNvmGroup2->ChannelsMask, 0, 1 ) == 0 )
 8019bc6:	4b48      	ldr	r3, [pc, #288]	@ (8019ce8 <RegionEU868NextChannel+0x154>)
 8019bc8:	681b      	ldr	r3, [r3, #0]
 8019bca:	f503 7358 	add.w	r3, r3, #864	@ 0x360
 8019bce:	2201      	movs	r2, #1
 8019bd0:	2100      	movs	r1, #0
 8019bd2:	4618      	mov	r0, r3
 8019bd4:	f7fe fac0 	bl	8018158 <RegionCommonCountChannels>
 8019bd8:	4603      	mov	r3, r0
 8019bda:	2b00      	cmp	r3, #0
 8019bdc:	d10a      	bne.n	8019bf4 <RegionEU868NextChannel+0x60>
    { // Reactivate default channels
        RegionNvmGroup2->ChannelsMask[0] |= LC( 1 ) + LC( 2 ) + LC( 3 );
 8019bde:	4b42      	ldr	r3, [pc, #264]	@ (8019ce8 <RegionEU868NextChannel+0x154>)
 8019be0:	681b      	ldr	r3, [r3, #0]
 8019be2:	f8b3 2360 	ldrh.w	r2, [r3, #864]	@ 0x360
 8019be6:	4b40      	ldr	r3, [pc, #256]	@ (8019ce8 <RegionEU868NextChannel+0x154>)
 8019be8:	681b      	ldr	r3, [r3, #0]
 8019bea:	f042 0207 	orr.w	r2, r2, #7
 8019bee:	b292      	uxth	r2, r2
 8019bf0:	f8a3 2360 	strh.w	r2, [r3, #864]	@ 0x360
    }

    // Search how many channels are enabled
    countChannelsParams.Joined = nextChanParams->Joined;
 8019bf4:	68fb      	ldr	r3, [r7, #12]
 8019bf6:	7a5b      	ldrb	r3, [r3, #9]
 8019bf8:	753b      	strb	r3, [r7, #20]
    countChannelsParams.Datarate = nextChanParams->Datarate;
 8019bfa:	68fb      	ldr	r3, [r7, #12]
 8019bfc:	f993 3008 	ldrsb.w	r3, [r3, #8]
 8019c00:	b2db      	uxtb	r3, r3
 8019c02:	757b      	strb	r3, [r7, #21]
    countChannelsParams.ChannelsMask = RegionNvmGroup2->ChannelsMask;
 8019c04:	4b38      	ldr	r3, [pc, #224]	@ (8019ce8 <RegionEU868NextChannel+0x154>)
 8019c06:	681b      	ldr	r3, [r3, #0]
 8019c08:	f503 7358 	add.w	r3, r3, #864	@ 0x360
 8019c0c:	61bb      	str	r3, [r7, #24]
    countChannelsParams.Channels = RegionNvmGroup2->Channels;
 8019c0e:	4b36      	ldr	r3, [pc, #216]	@ (8019ce8 <RegionEU868NextChannel+0x154>)
 8019c10:	681b      	ldr	r3, [r3, #0]
 8019c12:	61fb      	str	r3, [r7, #28]
#if (defined( REGION_VERSION ) && ( REGION_VERSION == 0x01010003 ))
    countChannelsParams.Bands = RegionNvmGroup1->Bands;
#elif (defined( REGION_VERSION ) && (( REGION_VERSION == 0x02010001 ) || ( REGION_VERSION == 0x02010003 )))
    countChannelsParams.Bands = RegionBands;
 8019c14:	4b35      	ldr	r3, [pc, #212]	@ (8019cec <RegionEU868NextChannel+0x158>)
 8019c16:	681b      	ldr	r3, [r3, #0]
 8019c18:	623b      	str	r3, [r7, #32]
#endif /* REGION_VERSION */
    countChannelsParams.MaxNbChannels = EU868_MAX_NB_CHANNELS;
 8019c1a:	2310      	movs	r3, #16
 8019c1c:	84bb      	strh	r3, [r7, #36]	@ 0x24
    countChannelsParams.JoinChannels = &joinChannels;
 8019c1e:	f107 0312 	add.w	r3, r7, #18
 8019c22:	62bb      	str	r3, [r7, #40]	@ 0x28

    identifyChannelsParam.AggrTimeOff = nextChanParams->AggrTimeOff;
 8019c24:	68fb      	ldr	r3, [r7, #12]
 8019c26:	681b      	ldr	r3, [r3, #0]
 8019c28:	62fb      	str	r3, [r7, #44]	@ 0x2c
    identifyChannelsParam.LastAggrTx = nextChanParams->LastAggrTx;
 8019c2a:	68fb      	ldr	r3, [r7, #12]
 8019c2c:	685b      	ldr	r3, [r3, #4]
 8019c2e:	633b      	str	r3, [r7, #48]	@ 0x30
    identifyChannelsParam.DutyCycleEnabled = nextChanParams->DutyCycleEnabled;
 8019c30:	68fb      	ldr	r3, [r7, #12]
 8019c32:	7a9b      	ldrb	r3, [r3, #10]
 8019c34:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
    identifyChannelsParam.MaxBands = EU868_MAX_NB_BANDS;
 8019c38:	2306      	movs	r3, #6
 8019c3a:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35

    identifyChannelsParam.ElapsedTimeSinceStartUp = nextChanParams->ElapsedTimeSinceStartUp;
 8019c3e:	68fa      	ldr	r2, [r7, #12]
 8019c40:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8019c44:	320c      	adds	r2, #12
 8019c46:	e892 0003 	ldmia.w	r2, {r0, r1}
 8019c4a:	e883 0003 	stmia.w	r3, {r0, r1}
    identifyChannelsParam.LastTxIsJoinRequest = nextChanParams->LastTxIsJoinRequest;
 8019c4e:	68fb      	ldr	r3, [r7, #12]
 8019c50:	7d1b      	ldrb	r3, [r3, #20]
 8019c52:	f887 3040 	strb.w	r3, [r7, #64]	@ 0x40
    identifyChannelsParam.ExpectedTimeOnAir = GetTimeOnAir( nextChanParams->Datarate, nextChanParams->PktLen );
 8019c56:	68fb      	ldr	r3, [r7, #12]
 8019c58:	f993 2008 	ldrsb.w	r2, [r3, #8]
 8019c5c:	68fb      	ldr	r3, [r7, #12]
 8019c5e:	8adb      	ldrh	r3, [r3, #22]
 8019c60:	4619      	mov	r1, r3
 8019c62:	4610      	mov	r0, r2
 8019c64:	f7fe fffe 	bl	8018c64 <GetTimeOnAir>
 8019c68:	4603      	mov	r3, r0
 8019c6a:	647b      	str	r3, [r7, #68]	@ 0x44

    identifyChannelsParam.CountNbOfEnabledChannelsParam = &countChannelsParams;
 8019c6c:	f107 0314 	add.w	r3, r7, #20
 8019c70:	64bb      	str	r3, [r7, #72]	@ 0x48

    status = RegionCommonIdentifyChannels( &identifyChannelsParam, aggregatedTimeOff, enabledChannels,
 8019c72:	f107 015e 	add.w	r1, r7, #94	@ 0x5e
 8019c76:	f107 024c 	add.w	r2, r7, #76	@ 0x4c
 8019c7a:	f107 002c 	add.w	r0, r7, #44	@ 0x2c
 8019c7e:	687b      	ldr	r3, [r7, #4]
 8019c80:	9301      	str	r3, [sp, #4]
 8019c82:	f107 035d 	add.w	r3, r7, #93	@ 0x5d
 8019c86:	9300      	str	r3, [sp, #0]
 8019c88:	460b      	mov	r3, r1
 8019c8a:	6839      	ldr	r1, [r7, #0]
 8019c8c:	f7fe fe57 	bl	801893e <RegionCommonIdentifyChannels>
 8019c90:	4603      	mov	r3, r0
 8019c92:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
                                           &nbEnabledChannels, &nbRestrictedChannels, time );

    if( status == LORAMAC_STATUS_OK )
 8019c96:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8019c9a:	2b00      	cmp	r3, #0
 8019c9c:	d10e      	bne.n	8019cbc <RegionEU868NextChannel+0x128>
    {
        // We found a valid channel
        *channel = enabledChannels[randr( 0, nbEnabledChannels - 1 )];
 8019c9e:	f897 305e 	ldrb.w	r3, [r7, #94]	@ 0x5e
 8019ca2:	3b01      	subs	r3, #1
 8019ca4:	4619      	mov	r1, r3
 8019ca6:	2000      	movs	r0, #0
 8019ca8:	f001 fb30 	bl	801b30c <randr>
 8019cac:	4603      	mov	r3, r0
 8019cae:	3360      	adds	r3, #96	@ 0x60
 8019cb0:	443b      	add	r3, r7
 8019cb2:	f813 2c14 	ldrb.w	r2, [r3, #-20]
 8019cb6:	68bb      	ldr	r3, [r7, #8]
 8019cb8:	701a      	strb	r2, [r3, #0]
 8019cba:	e00e      	b.n	8019cda <RegionEU868NextChannel+0x146>
    }
    else if( status == LORAMAC_STATUS_NO_CHANNEL_FOUND )
 8019cbc:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8019cc0:	2b0c      	cmp	r3, #12
 8019cc2:	d10a      	bne.n	8019cda <RegionEU868NextChannel+0x146>
    {
        // Datarate not supported by any channel, restore defaults
        RegionNvmGroup2->ChannelsMask[0] |= LC( 1 ) + LC( 2 ) + LC( 3 );
 8019cc4:	4b08      	ldr	r3, [pc, #32]	@ (8019ce8 <RegionEU868NextChannel+0x154>)
 8019cc6:	681b      	ldr	r3, [r3, #0]
 8019cc8:	f8b3 2360 	ldrh.w	r2, [r3, #864]	@ 0x360
 8019ccc:	4b06      	ldr	r3, [pc, #24]	@ (8019ce8 <RegionEU868NextChannel+0x154>)
 8019cce:	681b      	ldr	r3, [r3, #0]
 8019cd0:	f042 0207 	orr.w	r2, r2, #7
 8019cd4:	b292      	uxth	r2, r2
 8019cd6:	f8a3 2360 	strh.w	r2, [r3, #864]	@ 0x360
    }
    return status;
 8019cda:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
#else
    return LORAMAC_STATUS_NO_CHANNEL_FOUND;
#endif /* REGION_EU868 */
}
 8019cde:	4618      	mov	r0, r3
 8019ce0:	3760      	adds	r7, #96	@ 0x60
 8019ce2:	46bd      	mov	sp, r7
 8019ce4:	bd80      	pop	{r7, pc}
 8019ce6:	bf00      	nop
 8019ce8:	20001f9c 	.word	0x20001f9c
 8019cec:	20001fa0 	.word	0x20001fa0

08019cf0 <RegionEU868ChannelAdd>:

LoRaMacStatus_t RegionEU868ChannelAdd( ChannelAddParams_t* channelAdd )
{
 8019cf0:	b580      	push	{r7, lr}
 8019cf2:	b084      	sub	sp, #16
 8019cf4:	af00      	add	r7, sp, #0
 8019cf6:	6078      	str	r0, [r7, #4]
#if defined( REGION_EU868 )
    uint8_t band = 0;
 8019cf8:	2300      	movs	r3, #0
 8019cfa:	733b      	strb	r3, [r7, #12]
    bool drInvalid = false;
 8019cfc:	2300      	movs	r3, #0
 8019cfe:	73fb      	strb	r3, [r7, #15]
    bool freqInvalid = false;
 8019d00:	2300      	movs	r3, #0
 8019d02:	73bb      	strb	r3, [r7, #14]
    uint8_t id = channelAdd->ChannelId;
 8019d04:	687b      	ldr	r3, [r7, #4]
 8019d06:	791b      	ldrb	r3, [r3, #4]
 8019d08:	737b      	strb	r3, [r7, #13]

    if( id < EU868_NUMB_DEFAULT_CHANNELS )
 8019d0a:	7b7b      	ldrb	r3, [r7, #13]
 8019d0c:	2b02      	cmp	r3, #2
 8019d0e:	d801      	bhi.n	8019d14 <RegionEU868ChannelAdd+0x24>
    {
        return LORAMAC_STATUS_FREQ_AND_DR_INVALID;
 8019d10:	2306      	movs	r3, #6
 8019d12:	e089      	b.n	8019e28 <RegionEU868ChannelAdd+0x138>
    }

    if( id >= EU868_MAX_NB_CHANNELS )
 8019d14:	7b7b      	ldrb	r3, [r7, #13]
 8019d16:	2b0f      	cmp	r3, #15
 8019d18:	d901      	bls.n	8019d1e <RegionEU868ChannelAdd+0x2e>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 8019d1a:	2303      	movs	r3, #3
 8019d1c:	e084      	b.n	8019e28 <RegionEU868ChannelAdd+0x138>
    }

    // Validate the datarate range
    if( RegionCommonValueInRange( channelAdd->NewChannel->DrRange.Fields.Min, EU868_TX_MIN_DATARATE, EU868_TX_MAX_DATARATE ) == false )
 8019d1e:	687b      	ldr	r3, [r7, #4]
 8019d20:	681b      	ldr	r3, [r3, #0]
 8019d22:	7a1b      	ldrb	r3, [r3, #8]
 8019d24:	f343 0303 	sbfx	r3, r3, #0, #4
 8019d28:	b25b      	sxtb	r3, r3
 8019d2a:	2207      	movs	r2, #7
 8019d2c:	2100      	movs	r1, #0
 8019d2e:	4618      	mov	r0, r3
 8019d30:	f7fe f9c1 	bl	80180b6 <RegionCommonValueInRange>
 8019d34:	4603      	mov	r3, r0
 8019d36:	2b00      	cmp	r3, #0
 8019d38:	d101      	bne.n	8019d3e <RegionEU868ChannelAdd+0x4e>
    {
        drInvalid = true;
 8019d3a:	2301      	movs	r3, #1
 8019d3c:	73fb      	strb	r3, [r7, #15]
    }
    if( RegionCommonValueInRange( channelAdd->NewChannel->DrRange.Fields.Max, EU868_TX_MIN_DATARATE, EU868_TX_MAX_DATARATE ) == false )
 8019d3e:	687b      	ldr	r3, [r7, #4]
 8019d40:	681b      	ldr	r3, [r3, #0]
 8019d42:	7a1b      	ldrb	r3, [r3, #8]
 8019d44:	f343 1303 	sbfx	r3, r3, #4, #4
 8019d48:	b25b      	sxtb	r3, r3
 8019d4a:	2207      	movs	r2, #7
 8019d4c:	2100      	movs	r1, #0
 8019d4e:	4618      	mov	r0, r3
 8019d50:	f7fe f9b1 	bl	80180b6 <RegionCommonValueInRange>
 8019d54:	4603      	mov	r3, r0
 8019d56:	2b00      	cmp	r3, #0
 8019d58:	d101      	bne.n	8019d5e <RegionEU868ChannelAdd+0x6e>
    {
        drInvalid = true;
 8019d5a:	2301      	movs	r3, #1
 8019d5c:	73fb      	strb	r3, [r7, #15]
    }
    if( channelAdd->NewChannel->DrRange.Fields.Min > channelAdd->NewChannel->DrRange.Fields.Max )
 8019d5e:	687b      	ldr	r3, [r7, #4]
 8019d60:	681b      	ldr	r3, [r3, #0]
 8019d62:	7a1b      	ldrb	r3, [r3, #8]
 8019d64:	f343 0303 	sbfx	r3, r3, #0, #4
 8019d68:	b25a      	sxtb	r2, r3
 8019d6a:	687b      	ldr	r3, [r7, #4]
 8019d6c:	681b      	ldr	r3, [r3, #0]
 8019d6e:	7a1b      	ldrb	r3, [r3, #8]
 8019d70:	f343 1303 	sbfx	r3, r3, #4, #4
 8019d74:	b25b      	sxtb	r3, r3
 8019d76:	429a      	cmp	r2, r3
 8019d78:	dd01      	ble.n	8019d7e <RegionEU868ChannelAdd+0x8e>
    {
        drInvalid = true;
 8019d7a:	2301      	movs	r3, #1
 8019d7c:	73fb      	strb	r3, [r7, #15]
    }

    // Check frequency
    if( freqInvalid == false )
 8019d7e:	7bbb      	ldrb	r3, [r7, #14]
 8019d80:	f083 0301 	eor.w	r3, r3, #1
 8019d84:	b2db      	uxtb	r3, r3
 8019d86:	2b00      	cmp	r3, #0
 8019d88:	d010      	beq.n	8019dac <RegionEU868ChannelAdd+0xbc>
    {
        if( VerifyRfFreq( channelAdd->NewChannel->Frequency, &band ) == false )
 8019d8a:	687b      	ldr	r3, [r7, #4]
 8019d8c:	681b      	ldr	r3, [r3, #0]
 8019d8e:	681b      	ldr	r3, [r3, #0]
 8019d90:	f107 020c 	add.w	r2, r7, #12
 8019d94:	4611      	mov	r1, r2
 8019d96:	4618      	mov	r0, r3
 8019d98:	f7fe feee 	bl	8018b78 <VerifyRfFreq>
 8019d9c:	4603      	mov	r3, r0
 8019d9e:	f083 0301 	eor.w	r3, r3, #1
 8019da2:	b2db      	uxtb	r3, r3
 8019da4:	2b00      	cmp	r3, #0
 8019da6:	d001      	beq.n	8019dac <RegionEU868ChannelAdd+0xbc>
        {
            freqInvalid = true;
 8019da8:	2301      	movs	r3, #1
 8019daa:	73bb      	strb	r3, [r7, #14]
        }
    }

    // Check status
    if( ( drInvalid == true ) && ( freqInvalid == true ) )
 8019dac:	7bfb      	ldrb	r3, [r7, #15]
 8019dae:	2b00      	cmp	r3, #0
 8019db0:	d004      	beq.n	8019dbc <RegionEU868ChannelAdd+0xcc>
 8019db2:	7bbb      	ldrb	r3, [r7, #14]
 8019db4:	2b00      	cmp	r3, #0
 8019db6:	d001      	beq.n	8019dbc <RegionEU868ChannelAdd+0xcc>
    {
        return LORAMAC_STATUS_FREQ_AND_DR_INVALID;
 8019db8:	2306      	movs	r3, #6
 8019dba:	e035      	b.n	8019e28 <RegionEU868ChannelAdd+0x138>
    }
    if( drInvalid == true )
 8019dbc:	7bfb      	ldrb	r3, [r7, #15]
 8019dbe:	2b00      	cmp	r3, #0
 8019dc0:	d001      	beq.n	8019dc6 <RegionEU868ChannelAdd+0xd6>
    {
        return LORAMAC_STATUS_DATARATE_INVALID;
 8019dc2:	2305      	movs	r3, #5
 8019dc4:	e030      	b.n	8019e28 <RegionEU868ChannelAdd+0x138>
    }
    if( freqInvalid == true )
 8019dc6:	7bbb      	ldrb	r3, [r7, #14]
 8019dc8:	2b00      	cmp	r3, #0
 8019dca:	d001      	beq.n	8019dd0 <RegionEU868ChannelAdd+0xe0>
    {
        return LORAMAC_STATUS_FREQUENCY_INVALID;
 8019dcc:	2304      	movs	r3, #4
 8019dce:	e02b      	b.n	8019e28 <RegionEU868ChannelAdd+0x138>
    }

    memcpy1( ( uint8_t* ) &(RegionNvmGroup2->Channels[id]), ( uint8_t* ) channelAdd->NewChannel, sizeof( RegionNvmGroup2->Channels[id] ) );
 8019dd0:	4b17      	ldr	r3, [pc, #92]	@ (8019e30 <RegionEU868ChannelAdd+0x140>)
 8019dd2:	6819      	ldr	r1, [r3, #0]
 8019dd4:	7b7a      	ldrb	r2, [r7, #13]
 8019dd6:	4613      	mov	r3, r2
 8019dd8:	005b      	lsls	r3, r3, #1
 8019dda:	4413      	add	r3, r2
 8019ddc:	009b      	lsls	r3, r3, #2
 8019dde:	18c8      	adds	r0, r1, r3
 8019de0:	687b      	ldr	r3, [r7, #4]
 8019de2:	681b      	ldr	r3, [r3, #0]
 8019de4:	220c      	movs	r2, #12
 8019de6:	4619      	mov	r1, r3
 8019de8:	f001 faa7 	bl	801b33a <memcpy1>
    RegionNvmGroup2->Channels[id].Band = band;
 8019dec:	4b10      	ldr	r3, [pc, #64]	@ (8019e30 <RegionEU868ChannelAdd+0x140>)
 8019dee:	6819      	ldr	r1, [r3, #0]
 8019df0:	7b7a      	ldrb	r2, [r7, #13]
 8019df2:	7b38      	ldrb	r0, [r7, #12]
 8019df4:	4613      	mov	r3, r2
 8019df6:	005b      	lsls	r3, r3, #1
 8019df8:	4413      	add	r3, r2
 8019dfa:	009b      	lsls	r3, r3, #2
 8019dfc:	440b      	add	r3, r1
 8019dfe:	3309      	adds	r3, #9
 8019e00:	4602      	mov	r2, r0
 8019e02:	701a      	strb	r2, [r3, #0]
    RegionNvmGroup2->ChannelsMask[0] |= ( 1 << id );
 8019e04:	4b0a      	ldr	r3, [pc, #40]	@ (8019e30 <RegionEU868ChannelAdd+0x140>)
 8019e06:	681b      	ldr	r3, [r3, #0]
 8019e08:	f8b3 3360 	ldrh.w	r3, [r3, #864]	@ 0x360
 8019e0c:	b21a      	sxth	r2, r3
 8019e0e:	7b7b      	ldrb	r3, [r7, #13]
 8019e10:	2101      	movs	r1, #1
 8019e12:	fa01 f303 	lsl.w	r3, r1, r3
 8019e16:	b21b      	sxth	r3, r3
 8019e18:	4313      	orrs	r3, r2
 8019e1a:	b21a      	sxth	r2, r3
 8019e1c:	4b04      	ldr	r3, [pc, #16]	@ (8019e30 <RegionEU868ChannelAdd+0x140>)
 8019e1e:	681b      	ldr	r3, [r3, #0]
 8019e20:	b292      	uxth	r2, r2
 8019e22:	f8a3 2360 	strh.w	r2, [r3, #864]	@ 0x360
    return LORAMAC_STATUS_OK;
 8019e26:	2300      	movs	r3, #0
#else
    return LORAMAC_STATUS_NO_CHANNEL_FOUND;
#endif /* REGION_EU868 */
}
 8019e28:	4618      	mov	r0, r3
 8019e2a:	3710      	adds	r7, #16
 8019e2c:	46bd      	mov	sp, r7
 8019e2e:	bd80      	pop	{r7, pc}
 8019e30:	20001f9c 	.word	0x20001f9c

08019e34 <RegionEU868ChannelsRemove>:

bool RegionEU868ChannelsRemove( ChannelRemoveParams_t* channelRemove  )
{
 8019e34:	b580      	push	{r7, lr}
 8019e36:	b086      	sub	sp, #24
 8019e38:	af00      	add	r7, sp, #0
 8019e3a:	6078      	str	r0, [r7, #4]
#if defined( REGION_EU868 )
    uint8_t id = channelRemove->ChannelId;
 8019e3c:	687b      	ldr	r3, [r7, #4]
 8019e3e:	781b      	ldrb	r3, [r3, #0]
 8019e40:	75fb      	strb	r3, [r7, #23]

    if( id < EU868_NUMB_DEFAULT_CHANNELS )
 8019e42:	7dfb      	ldrb	r3, [r7, #23]
 8019e44:	2b02      	cmp	r3, #2
 8019e46:	d801      	bhi.n	8019e4c <RegionEU868ChannelsRemove+0x18>
    {
        return false;
 8019e48:	2300      	movs	r3, #0
 8019e4a:	e016      	b.n	8019e7a <RegionEU868ChannelsRemove+0x46>
    }

    // Remove the channel from the list of channels
    RegionNvmGroup2->Channels[id] = ( ChannelParams_t ){ 0, 0, { 0 }, 0 };
 8019e4c:	4b0d      	ldr	r3, [pc, #52]	@ (8019e84 <RegionEU868ChannelsRemove+0x50>)
 8019e4e:	6819      	ldr	r1, [r3, #0]
 8019e50:	7dfa      	ldrb	r2, [r7, #23]
 8019e52:	4613      	mov	r3, r2
 8019e54:	005b      	lsls	r3, r3, #1
 8019e56:	4413      	add	r3, r2
 8019e58:	009b      	lsls	r3, r3, #2
 8019e5a:	440b      	add	r3, r1
 8019e5c:	461a      	mov	r2, r3
 8019e5e:	2300      	movs	r3, #0
 8019e60:	6013      	str	r3, [r2, #0]
 8019e62:	6053      	str	r3, [r2, #4]
 8019e64:	6093      	str	r3, [r2, #8]

    return RegionCommonChanDisable( RegionNvmGroup2->ChannelsMask, id, EU868_MAX_NB_CHANNELS );
 8019e66:	4b07      	ldr	r3, [pc, #28]	@ (8019e84 <RegionEU868ChannelsRemove+0x50>)
 8019e68:	681b      	ldr	r3, [r3, #0]
 8019e6a:	f503 7358 	add.w	r3, r3, #864	@ 0x360
 8019e6e:	7df9      	ldrb	r1, [r7, #23]
 8019e70:	2210      	movs	r2, #16
 8019e72:	4618      	mov	r0, r3
 8019e74:	f7fe f93c 	bl	80180f0 <RegionCommonChanDisable>
 8019e78:	4603      	mov	r3, r0
#else
    return false;
#endif /* REGION_EU868 */
}
 8019e7a:	4618      	mov	r0, r3
 8019e7c:	3718      	adds	r7, #24
 8019e7e:	46bd      	mov	sp, r7
 8019e80:	bd80      	pop	{r7, pc}
 8019e82:	bf00      	nop
 8019e84:	20001f9c 	.word	0x20001f9c

08019e88 <RegionEU868ApplyDrOffset>:
#endif /* REGION_EU868 */
}
#endif /* REGION_VERSION */

uint8_t RegionEU868ApplyDrOffset( uint8_t downlinkDwellTime, int8_t dr, int8_t drOffset )
{
 8019e88:	b480      	push	{r7}
 8019e8a:	b085      	sub	sp, #20
 8019e8c:	af00      	add	r7, sp, #0
 8019e8e:	4603      	mov	r3, r0
 8019e90:	71fb      	strb	r3, [r7, #7]
 8019e92:	460b      	mov	r3, r1
 8019e94:	71bb      	strb	r3, [r7, #6]
 8019e96:	4613      	mov	r3, r2
 8019e98:	717b      	strb	r3, [r7, #5]
#if defined( REGION_EU868 )
    int8_t datarate = dr - drOffset;
 8019e9a:	79ba      	ldrb	r2, [r7, #6]
 8019e9c:	797b      	ldrb	r3, [r7, #5]
 8019e9e:	1ad3      	subs	r3, r2, r3
 8019ea0:	b2db      	uxtb	r3, r3
 8019ea2:	73fb      	strb	r3, [r7, #15]

    if( datarate < 0 )
 8019ea4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8019ea8:	2b00      	cmp	r3, #0
 8019eaa:	da01      	bge.n	8019eb0 <RegionEU868ApplyDrOffset+0x28>
    {
        datarate = DR_0;
 8019eac:	2300      	movs	r3, #0
 8019eae:	73fb      	strb	r3, [r7, #15]
    }
    return datarate;
 8019eb0:	7bfb      	ldrb	r3, [r7, #15]
#else
    return 0;
#endif /* REGION_EU868 */
}
 8019eb2:	4618      	mov	r0, r3
 8019eb4:	3714      	adds	r7, #20
 8019eb6:	46bd      	mov	sp, r7
 8019eb8:	bc80      	pop	{r7}
 8019eba:	4770      	bx	lr

08019ebc <LimitTxPower>:
#if (defined( REGION_VERSION ) && (( REGION_VERSION == 0x02010001 ) || ( REGION_VERSION == 0x02010003 )))
static Band_t* RegionBands;
#endif /* REGION_VERSION */

static int8_t LimitTxPower( int8_t txPower, int8_t maxBandTxPower, int8_t datarate, uint16_t* channelsMask )
{
 8019ebc:	b580      	push	{r7, lr}
 8019ebe:	b084      	sub	sp, #16
 8019ec0:	af00      	add	r7, sp, #0
 8019ec2:	603b      	str	r3, [r7, #0]
 8019ec4:	4603      	mov	r3, r0
 8019ec6:	71fb      	strb	r3, [r7, #7]
 8019ec8:	460b      	mov	r3, r1
 8019eca:	71bb      	strb	r3, [r7, #6]
 8019ecc:	4613      	mov	r3, r2
 8019ece:	717b      	strb	r3, [r7, #5]
    int8_t txPowerResult = txPower;
 8019ed0:	79fb      	ldrb	r3, [r7, #7]
 8019ed2:	73fb      	strb	r3, [r7, #15]

    // Limit tx power to the band max
    txPowerResult =  RegionCommonLimitTxPower( txPower, maxBandTxPower );
 8019ed4:	f997 2006 	ldrsb.w	r2, [r7, #6]
 8019ed8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8019edc:	4611      	mov	r1, r2
 8019ede:	4618      	mov	r0, r3
 8019ee0:	f7fe fdcd 	bl	8018a7e <RegionCommonLimitTxPower>
 8019ee4:	4603      	mov	r3, r0
 8019ee6:	73fb      	strb	r3, [r7, #15]

    if( datarate == DR_4 )
 8019ee8:	f997 3005 	ldrsb.w	r3, [r7, #5]
 8019eec:	2b04      	cmp	r3, #4
 8019eee:	d106      	bne.n	8019efe <LimitTxPower+0x42>
    {// Limit tx power to max 26dBm
        txPowerResult = MAX( txPower, TX_POWER_2 );
 8019ef0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8019ef4:	2b02      	cmp	r3, #2
 8019ef6:	bfb8      	it	lt
 8019ef8:	2302      	movlt	r3, #2
 8019efa:	73fb      	strb	r3, [r7, #15]
 8019efc:	e00d      	b.n	8019f1a <LimitTxPower+0x5e>
    }
    else
    {
        if( RegionCommonCountChannels( channelsMask, 0, 4 ) < 50 )
 8019efe:	2204      	movs	r2, #4
 8019f00:	2100      	movs	r1, #0
 8019f02:	6838      	ldr	r0, [r7, #0]
 8019f04:	f7fe f928 	bl	8018158 <RegionCommonCountChannels>
 8019f08:	4603      	mov	r3, r0
 8019f0a:	2b31      	cmp	r3, #49	@ 0x31
 8019f0c:	d805      	bhi.n	8019f1a <LimitTxPower+0x5e>
        {// Limit tx power to max 21dBm
            txPowerResult = MAX( txPower, TX_POWER_5 );
 8019f0e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8019f12:	2b05      	cmp	r3, #5
 8019f14:	bfb8      	it	lt
 8019f16:	2305      	movlt	r3, #5
 8019f18:	73fb      	strb	r3, [r7, #15]
        }
    }
    return txPowerResult;
 8019f1a:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8019f1e:	4618      	mov	r0, r3
 8019f20:	3710      	adds	r7, #16
 8019f22:	46bd      	mov	sp, r7
 8019f24:	bd80      	pop	{r7, pc}
	...

08019f28 <VerifyRfFreq>:

static bool VerifyRfFreq( uint32_t freq )
{
 8019f28:	b580      	push	{r7, lr}
 8019f2a:	b082      	sub	sp, #8
 8019f2c:	af00      	add	r7, sp, #0
 8019f2e:	6078      	str	r0, [r7, #4]
    // Check radio driver support
    if( Radio.CheckRfFrequency( freq ) == false )
 8019f30:	4b18      	ldr	r3, [pc, #96]	@ (8019f94 <VerifyRfFreq+0x6c>)
 8019f32:	6a1b      	ldr	r3, [r3, #32]
 8019f34:	6878      	ldr	r0, [r7, #4]
 8019f36:	4798      	blx	r3
 8019f38:	4603      	mov	r3, r0
 8019f3a:	f083 0301 	eor.w	r3, r3, #1
 8019f3e:	b2db      	uxtb	r3, r3
 8019f40:	2b00      	cmp	r3, #0
 8019f42:	d001      	beq.n	8019f48 <VerifyRfFreq+0x20>
    {
        return false;
 8019f44:	2300      	movs	r3, #0
 8019f46:	e021      	b.n	8019f8c <VerifyRfFreq+0x64>
    }

    // Rx frequencies
    if( ( freq < US915_FIRST_RX1_CHANNEL ) ||
 8019f48:	687b      	ldr	r3, [r7, #4]
 8019f4a:	4a13      	ldr	r2, [pc, #76]	@ (8019f98 <VerifyRfFreq+0x70>)
 8019f4c:	4293      	cmp	r3, r2
 8019f4e:	d910      	bls.n	8019f72 <VerifyRfFreq+0x4a>
 8019f50:	687b      	ldr	r3, [r7, #4]
 8019f52:	4a12      	ldr	r2, [pc, #72]	@ (8019f9c <VerifyRfFreq+0x74>)
 8019f54:	4293      	cmp	r3, r2
 8019f56:	d80c      	bhi.n	8019f72 <VerifyRfFreq+0x4a>
        ( freq > US915_LAST_RX1_CHANNEL ) ||
        ( ( ( freq - ( uint32_t ) US915_FIRST_RX1_CHANNEL ) % ( uint32_t ) US915_STEPWIDTH_RX1_CHANNEL ) != 0 ) )
 8019f58:	687a      	ldr	r2, [r7, #4]
 8019f5a:	4b11      	ldr	r3, [pc, #68]	@ (8019fa0 <VerifyRfFreq+0x78>)
 8019f5c:	4413      	add	r3, r2
 8019f5e:	4a11      	ldr	r2, [pc, #68]	@ (8019fa4 <VerifyRfFreq+0x7c>)
 8019f60:	fba2 1203 	umull	r1, r2, r2, r3
 8019f64:	0c92      	lsrs	r2, r2, #18
 8019f66:	4910      	ldr	r1, [pc, #64]	@ (8019fa8 <VerifyRfFreq+0x80>)
 8019f68:	fb01 f202 	mul.w	r2, r1, r2
 8019f6c:	1a9a      	subs	r2, r3, r2
        ( freq > US915_LAST_RX1_CHANNEL ) ||
 8019f6e:	2a00      	cmp	r2, #0
 8019f70:	d001      	beq.n	8019f76 <VerifyRfFreq+0x4e>
    {
        return false;
 8019f72:	2300      	movs	r3, #0
 8019f74:	e00a      	b.n	8019f8c <VerifyRfFreq+0x64>
    }

    // Test for frequency range - take RX and TX frequencies into account
    if( ( freq < 902300000 ) ||  ( freq > 927500000 ) )
 8019f76:	687b      	ldr	r3, [r7, #4]
 8019f78:	4a0c      	ldr	r2, [pc, #48]	@ (8019fac <VerifyRfFreq+0x84>)
 8019f7a:	4293      	cmp	r3, r2
 8019f7c:	d903      	bls.n	8019f86 <VerifyRfFreq+0x5e>
 8019f7e:	687b      	ldr	r3, [r7, #4]
 8019f80:	4a06      	ldr	r2, [pc, #24]	@ (8019f9c <VerifyRfFreq+0x74>)
 8019f82:	4293      	cmp	r3, r2
 8019f84:	d901      	bls.n	8019f8a <VerifyRfFreq+0x62>
    {
        return false;
 8019f86:	2300      	movs	r3, #0
 8019f88:	e000      	b.n	8019f8c <VerifyRfFreq+0x64>
    }
    return true;
 8019f8a:	2301      	movs	r3, #1
}
 8019f8c:	4618      	mov	r0, r3
 8019f8e:	3708      	adds	r7, #8
 8019f90:	46bd      	mov	sp, r7
 8019f92:	bd80      	pop	{r7, pc}
 8019f94:	08023efc 	.word	0x08023efc
 8019f98:	3708709f 	.word	0x3708709f
 8019f9c:	374886e0 	.word	0x374886e0
 8019fa0:	c8f78f60 	.word	0xc8f78f60
 8019fa4:	6fd91d85 	.word	0x6fd91d85
 8019fa8:	000927c0 	.word	0x000927c0
 8019fac:	35c8015f 	.word	0x35c8015f

08019fb0 <GetTimeOnAir>:

static TimerTime_t GetTimeOnAir( int8_t datarate, uint16_t pktLen )
{
 8019fb0:	b590      	push	{r4, r7, lr}
 8019fb2:	b089      	sub	sp, #36	@ 0x24
 8019fb4:	af04      	add	r7, sp, #16
 8019fb6:	4603      	mov	r3, r0
 8019fb8:	460a      	mov	r2, r1
 8019fba:	71fb      	strb	r3, [r7, #7]
 8019fbc:	4613      	mov	r3, r2
 8019fbe:	80bb      	strh	r3, [r7, #4]
    int8_t phyDr = DataratesUS915[datarate];
 8019fc0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8019fc4:	4a0f      	ldr	r2, [pc, #60]	@ (801a004 <GetTimeOnAir+0x54>)
 8019fc6:	5cd3      	ldrb	r3, [r2, r3]
 8019fc8:	73fb      	strb	r3, [r7, #15]
    uint32_t bandwidth = RegionCommonGetBandwidth( datarate, BandwidthsUS915 );
 8019fca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8019fce:	490e      	ldr	r1, [pc, #56]	@ (801a008 <GetTimeOnAir+0x58>)
 8019fd0:	4618      	mov	r0, r3
 8019fd2:	f7fe fd69 	bl	8018aa8 <RegionCommonGetBandwidth>
 8019fd6:	60b8      	str	r0, [r7, #8]

    return Radio.TimeOnAir( MODEM_LORA, bandwidth, phyDr, 1, 8, false, pktLen, true );
 8019fd8:	4b0c      	ldr	r3, [pc, #48]	@ (801a00c <GetTimeOnAir+0x5c>)
 8019fda:	6a5c      	ldr	r4, [r3, #36]	@ 0x24
 8019fdc:	f997 200f 	ldrsb.w	r2, [r7, #15]
 8019fe0:	88bb      	ldrh	r3, [r7, #4]
 8019fe2:	b2db      	uxtb	r3, r3
 8019fe4:	2101      	movs	r1, #1
 8019fe6:	9103      	str	r1, [sp, #12]
 8019fe8:	9302      	str	r3, [sp, #8]
 8019fea:	2300      	movs	r3, #0
 8019fec:	9301      	str	r3, [sp, #4]
 8019fee:	2308      	movs	r3, #8
 8019ff0:	9300      	str	r3, [sp, #0]
 8019ff2:	2301      	movs	r3, #1
 8019ff4:	68b9      	ldr	r1, [r7, #8]
 8019ff6:	2001      	movs	r0, #1
 8019ff8:	47a0      	blx	r4
 8019ffa:	4603      	mov	r3, r0
}
 8019ffc:	4618      	mov	r0, r3
 8019ffe:	3714      	adds	r7, #20
 801a000:	46bd      	mov	sp, r7
 801a002:	bd90      	pop	{r4, r7, pc}
 801a004:	08023e78 	.word	0x08023e78
 801a008:	08023e88 	.word	0x08023e88
 801a00c:	08023efc 	.word	0x08023efc

0801a010 <RegionUS915GetPhyParam>:
#endif /* REGION_US915 */

PhyParam_t RegionUS915GetPhyParam( GetPhyParams_t* getPhy )
{
 801a010:	b580      	push	{r7, lr}
 801a012:	b088      	sub	sp, #32
 801a014:	af00      	add	r7, sp, #0
 801a016:	6078      	str	r0, [r7, #4]
    PhyParam_t phyParam = { 0 };
 801a018:	2300      	movs	r3, #0
 801a01a:	61bb      	str	r3, [r7, #24]

#if defined( REGION_US915 )
    switch( getPhy->Attribute )
 801a01c:	687b      	ldr	r3, [r7, #4]
 801a01e:	781b      	ldrb	r3, [r3, #0]
 801a020:	3b01      	subs	r3, #1
 801a022:	2b37      	cmp	r3, #55	@ 0x37
 801a024:	f200 8136 	bhi.w	801a294 <RegionUS915GetPhyParam+0x284>
 801a028:	a201      	add	r2, pc, #4	@ (adr r2, 801a030 <RegionUS915GetPhyParam+0x20>)
 801a02a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801a02e:	bf00      	nop
 801a030:	0801a111 	.word	0x0801a111
 801a034:	0801a117 	.word	0x0801a117
 801a038:	0801a295 	.word	0x0801a295
 801a03c:	0801a295 	.word	0x0801a295
 801a040:	0801a295 	.word	0x0801a295
 801a044:	0801a11d 	.word	0x0801a11d
 801a048:	0801a295 	.word	0x0801a295
 801a04c:	0801a157 	.word	0x0801a157
 801a050:	0801a295 	.word	0x0801a295
 801a054:	0801a15d 	.word	0x0801a15d
 801a058:	0801a163 	.word	0x0801a163
 801a05c:	0801a169 	.word	0x0801a169
 801a060:	0801a16f 	.word	0x0801a16f
 801a064:	0801a17f 	.word	0x0801a17f
 801a068:	0801a18f 	.word	0x0801a18f
 801a06c:	0801a195 	.word	0x0801a195
 801a070:	0801a19d 	.word	0x0801a19d
 801a074:	0801a1a5 	.word	0x0801a1a5
 801a078:	0801a1ad 	.word	0x0801a1ad
 801a07c:	0801a1b5 	.word	0x0801a1b5
 801a080:	0801a1bd 	.word	0x0801a1bd
 801a084:	0801a1d1 	.word	0x0801a1d1
 801a088:	0801a1d7 	.word	0x0801a1d7
 801a08c:	0801a1dd 	.word	0x0801a1dd
 801a090:	0801a1e3 	.word	0x0801a1e3
 801a094:	0801a1ef 	.word	0x0801a1ef
 801a098:	0801a1fb 	.word	0x0801a1fb
 801a09c:	0801a201 	.word	0x0801a201
 801a0a0:	0801a209 	.word	0x0801a209
 801a0a4:	0801a20f 	.word	0x0801a20f
 801a0a8:	0801a215 	.word	0x0801a215
 801a0ac:	0801a21b 	.word	0x0801a21b
 801a0b0:	0801a123 	.word	0x0801a123
 801a0b4:	0801a295 	.word	0x0801a295
 801a0b8:	0801a295 	.word	0x0801a295
 801a0bc:	0801a295 	.word	0x0801a295
 801a0c0:	0801a295 	.word	0x0801a295
 801a0c4:	0801a295 	.word	0x0801a295
 801a0c8:	0801a295 	.word	0x0801a295
 801a0cc:	0801a295 	.word	0x0801a295
 801a0d0:	0801a295 	.word	0x0801a295
 801a0d4:	0801a295 	.word	0x0801a295
 801a0d8:	0801a295 	.word	0x0801a295
 801a0dc:	0801a295 	.word	0x0801a295
 801a0e0:	0801a295 	.word	0x0801a295
 801a0e4:	0801a295 	.word	0x0801a295
 801a0e8:	0801a223 	.word	0x0801a223
 801a0ec:	0801a237 	.word	0x0801a237
 801a0f0:	0801a245 	.word	0x0801a245
 801a0f4:	0801a24b 	.word	0x0801a24b
 801a0f8:	0801a295 	.word	0x0801a295
 801a0fc:	0801a251 	.word	0x0801a251
 801a100:	0801a265 	.word	0x0801a265
 801a104:	0801a26b 	.word	0x0801a26b
 801a108:	0801a271 	.word	0x0801a271
 801a10c:	0801a281 	.word	0x0801a281
    {
        case PHY_MIN_RX_DR:
        {
            phyParam.Value = US915_RX_MIN_DATARATE;
 801a110:	2308      	movs	r3, #8
 801a112:	61bb      	str	r3, [r7, #24]
            break;
 801a114:	e0bf      	b.n	801a296 <RegionUS915GetPhyParam+0x286>
        }
        case PHY_MIN_TX_DR:
        {
            phyParam.Value = US915_TX_MIN_DATARATE;
 801a116:	2300      	movs	r3, #0
 801a118:	61bb      	str	r3, [r7, #24]
            break;
 801a11a:	e0bc      	b.n	801a296 <RegionUS915GetPhyParam+0x286>
        }
        case PHY_DEF_TX_DR:
        {
            phyParam.Value = US915_DEFAULT_DATARATE;
 801a11c:	2300      	movs	r3, #0
 801a11e:	61bb      	str	r3, [r7, #24]
            break;
 801a120:	e0b9      	b.n	801a296 <RegionUS915GetPhyParam+0x286>
        }
        case PHY_NEXT_LOWER_TX_DR:
        {
            RegionCommonGetNextLowerTxDrParams_t nextLowerTxDrParams =
            {
                .CurrentDr = getPhy->Datarate,
 801a122:	687b      	ldr	r3, [r7, #4]
 801a124:	f993 3001 	ldrsb.w	r3, [r3, #1]
            RegionCommonGetNextLowerTxDrParams_t nextLowerTxDrParams =
 801a128:	733b      	strb	r3, [r7, #12]
 801a12a:	2304      	movs	r3, #4
 801a12c:	737b      	strb	r3, [r7, #13]
 801a12e:	2300      	movs	r3, #0
 801a130:	73bb      	strb	r3, [r7, #14]
 801a132:	2348      	movs	r3, #72	@ 0x48
 801a134:	73fb      	strb	r3, [r7, #15]
                .MaxDr = ( int8_t )US915_TX_MAX_DATARATE,
                .MinDr = ( int8_t )US915_TX_MIN_DATARATE,
                .NbChannels = US915_MAX_NB_CHANNELS,
                .ChannelsMask = RegionNvmGroup2->ChannelsMask,
 801a136:	4b5b      	ldr	r3, [pc, #364]	@ (801a2a4 <RegionUS915GetPhyParam+0x294>)
 801a138:	681b      	ldr	r3, [r3, #0]
 801a13a:	f503 7358 	add.w	r3, r3, #864	@ 0x360
            RegionCommonGetNextLowerTxDrParams_t nextLowerTxDrParams =
 801a13e:	613b      	str	r3, [r7, #16]
                .Channels = RegionNvmGroup2->Channels,
 801a140:	4b58      	ldr	r3, [pc, #352]	@ (801a2a4 <RegionUS915GetPhyParam+0x294>)
 801a142:	681b      	ldr	r3, [r3, #0]
            RegionCommonGetNextLowerTxDrParams_t nextLowerTxDrParams =
 801a144:	617b      	str	r3, [r7, #20]
            };
            phyParam.Value = RegionCommonGetNextLowerTxDr( &nextLowerTxDrParams );
 801a146:	f107 030c 	add.w	r3, r7, #12
 801a14a:	4618      	mov	r0, r3
 801a14c:	f7fe fc59 	bl	8018a02 <RegionCommonGetNextLowerTxDr>
 801a150:	4603      	mov	r3, r0
 801a152:	61bb      	str	r3, [r7, #24]
            break;
 801a154:	e09f      	b.n	801a296 <RegionUS915GetPhyParam+0x286>
        }
        case PHY_MAX_TX_POWER:
        {
            phyParam.Value = US915_MAX_TX_POWER;
 801a156:	2300      	movs	r3, #0
 801a158:	61bb      	str	r3, [r7, #24]
            break;
 801a15a:	e09c      	b.n	801a296 <RegionUS915GetPhyParam+0x286>
        }
        case PHY_DEF_TX_POWER:
        {
            phyParam.Value = US915_DEFAULT_TX_POWER;
 801a15c:	2300      	movs	r3, #0
 801a15e:	61bb      	str	r3, [r7, #24]
            break;
 801a160:	e099      	b.n	801a296 <RegionUS915GetPhyParam+0x286>
        }
        case PHY_DEF_ADR_ACK_LIMIT:
        {
            phyParam.Value = REGION_COMMON_DEFAULT_ADR_ACK_LIMIT;
 801a162:	2340      	movs	r3, #64	@ 0x40
 801a164:	61bb      	str	r3, [r7, #24]
            break;
 801a166:	e096      	b.n	801a296 <RegionUS915GetPhyParam+0x286>
        }
        case PHY_DEF_ADR_ACK_DELAY:
        {
            phyParam.Value = REGION_COMMON_DEFAULT_ADR_ACK_DELAY;
 801a168:	2320      	movs	r3, #32
 801a16a:	61bb      	str	r3, [r7, #24]
            break;
 801a16c:	e093      	b.n	801a296 <RegionUS915GetPhyParam+0x286>
        }
        case PHY_MAX_PAYLOAD:
        {
            phyParam.Value = MaxPayloadOfDatarateUS915[getPhy->Datarate];
 801a16e:	687b      	ldr	r3, [r7, #4]
 801a170:	f993 3001 	ldrsb.w	r3, [r3, #1]
 801a174:	461a      	mov	r2, r3
 801a176:	4b4c      	ldr	r3, [pc, #304]	@ (801a2a8 <RegionUS915GetPhyParam+0x298>)
 801a178:	5c9b      	ldrb	r3, [r3, r2]
 801a17a:	61bb      	str	r3, [r7, #24]
            break;
 801a17c:	e08b      	b.n	801a296 <RegionUS915GetPhyParam+0x286>
        }
        case PHY_MAX_PAYLOAD_REPEATER:
        {
            phyParam.Value = MaxPayloadOfDatarateRepeaterUS915[getPhy->Datarate];
 801a17e:	687b      	ldr	r3, [r7, #4]
 801a180:	f993 3001 	ldrsb.w	r3, [r3, #1]
 801a184:	461a      	mov	r2, r3
 801a186:	4b49      	ldr	r3, [pc, #292]	@ (801a2ac <RegionUS915GetPhyParam+0x29c>)
 801a188:	5c9b      	ldrb	r3, [r3, r2]
 801a18a:	61bb      	str	r3, [r7, #24]
            break;
 801a18c:	e083      	b.n	801a296 <RegionUS915GetPhyParam+0x286>
        }
        case PHY_DUTY_CYCLE:
        {
            phyParam.Value = US915_DUTY_CYCLE_ENABLED;
 801a18e:	2300      	movs	r3, #0
 801a190:	61bb      	str	r3, [r7, #24]
            break;
 801a192:	e080      	b.n	801a296 <RegionUS915GetPhyParam+0x286>
        }
        case PHY_MAX_RX_WINDOW:
        {
            phyParam.Value = US915_MAX_RX_WINDOW;
 801a194:	f640 33b8 	movw	r3, #3000	@ 0xbb8
 801a198:	61bb      	str	r3, [r7, #24]
            break;
 801a19a:	e07c      	b.n	801a296 <RegionUS915GetPhyParam+0x286>
        }
        case PHY_RECEIVE_DELAY1:
        {
            phyParam.Value = REGION_COMMON_DEFAULT_RECEIVE_DELAY1;
 801a19c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 801a1a0:	61bb      	str	r3, [r7, #24]
            break;
 801a1a2:	e078      	b.n	801a296 <RegionUS915GetPhyParam+0x286>
        }
        case PHY_RECEIVE_DELAY2:
        {
            phyParam.Value = REGION_COMMON_DEFAULT_RECEIVE_DELAY2;
 801a1a4:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 801a1a8:	61bb      	str	r3, [r7, #24]
            break;
 801a1aa:	e074      	b.n	801a296 <RegionUS915GetPhyParam+0x286>
        }
        case PHY_JOIN_ACCEPT_DELAY1:
        {
            phyParam.Value = REGION_COMMON_DEFAULT_JOIN_ACCEPT_DELAY1;
 801a1ac:	f241 3388 	movw	r3, #5000	@ 0x1388
 801a1b0:	61bb      	str	r3, [r7, #24]
            break;
 801a1b2:	e070      	b.n	801a296 <RegionUS915GetPhyParam+0x286>
        }
        case PHY_JOIN_ACCEPT_DELAY2:
        {
            phyParam.Value = REGION_COMMON_DEFAULT_JOIN_ACCEPT_DELAY2;
 801a1b4:	f241 7370 	movw	r3, #6000	@ 0x1770
 801a1b8:	61bb      	str	r3, [r7, #24]
            break;
 801a1ba:	e06c      	b.n	801a296 <RegionUS915GetPhyParam+0x286>
            break;
        }
#elif (defined( REGION_VERSION ) && (( REGION_VERSION == 0x02010001 ) || ( REGION_VERSION == 0x02010003 )))
        case PHY_RETRANSMIT_TIMEOUT:
        {
            phyParam.Value = ( REGION_COMMON_DEFAULT_RETRANSMIT_TIMEOUT + randr( -REGION_COMMON_DEFAULT_RETRANSMIT_TIMEOUT_RND, REGION_COMMON_DEFAULT_RETRANSMIT_TIMEOUT_RND ) );
 801a1bc:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 801a1c0:	483b      	ldr	r0, [pc, #236]	@ (801a2b0 <RegionUS915GetPhyParam+0x2a0>)
 801a1c2:	f001 f8a3 	bl	801b30c <randr>
 801a1c6:	4603      	mov	r3, r0
 801a1c8:	f503 63fa 	add.w	r3, r3, #2000	@ 0x7d0
 801a1cc:	61bb      	str	r3, [r7, #24]
            break;
 801a1ce:	e062      	b.n	801a296 <RegionUS915GetPhyParam+0x286>
        }
#endif /* REGION_VERSION */
        case PHY_DEF_DR1_OFFSET:
        {
            phyParam.Value = REGION_COMMON_DEFAULT_RX1_DR_OFFSET;
 801a1d0:	2300      	movs	r3, #0
 801a1d2:	61bb      	str	r3, [r7, #24]
            break;
 801a1d4:	e05f      	b.n	801a296 <RegionUS915GetPhyParam+0x286>
        }
        case PHY_DEF_RX2_FREQUENCY:
        {
            phyParam.Value = US915_RX_WND_2_FREQ;
 801a1d6:	4b37      	ldr	r3, [pc, #220]	@ (801a2b4 <RegionUS915GetPhyParam+0x2a4>)
 801a1d8:	61bb      	str	r3, [r7, #24]
            break;
 801a1da:	e05c      	b.n	801a296 <RegionUS915GetPhyParam+0x286>
        }
        case PHY_DEF_RX2_DR:
        {
            phyParam.Value = US915_RX_WND_2_DR;
 801a1dc:	2308      	movs	r3, #8
 801a1de:	61bb      	str	r3, [r7, #24]
            break;
 801a1e0:	e059      	b.n	801a296 <RegionUS915GetPhyParam+0x286>
        }
        case PHY_CHANNELS_MASK:
        {
            phyParam.ChannelsMask = RegionNvmGroup2->ChannelsMask;
 801a1e2:	4b30      	ldr	r3, [pc, #192]	@ (801a2a4 <RegionUS915GetPhyParam+0x294>)
 801a1e4:	681b      	ldr	r3, [r3, #0]
 801a1e6:	f503 7358 	add.w	r3, r3, #864	@ 0x360
 801a1ea:	61bb      	str	r3, [r7, #24]
            break;
 801a1ec:	e053      	b.n	801a296 <RegionUS915GetPhyParam+0x286>
        }
        case PHY_CHANNELS_DEFAULT_MASK:
        {
            phyParam.ChannelsMask = RegionNvmGroup2->ChannelsDefaultMask;
 801a1ee:	4b2d      	ldr	r3, [pc, #180]	@ (801a2a4 <RegionUS915GetPhyParam+0x294>)
 801a1f0:	681b      	ldr	r3, [r3, #0]
 801a1f2:	f503 735b 	add.w	r3, r3, #876	@ 0x36c
 801a1f6:	61bb      	str	r3, [r7, #24]
            break;
 801a1f8:	e04d      	b.n	801a296 <RegionUS915GetPhyParam+0x286>
        }
        case PHY_MAX_NB_CHANNELS:
        {
            phyParam.Value = US915_MAX_NB_CHANNELS;
 801a1fa:	2348      	movs	r3, #72	@ 0x48
 801a1fc:	61bb      	str	r3, [r7, #24]
            break;
 801a1fe:	e04a      	b.n	801a296 <RegionUS915GetPhyParam+0x286>
        }
        case PHY_CHANNELS:
        {
            phyParam.Channels = RegionNvmGroup2->Channels;
 801a200:	4b28      	ldr	r3, [pc, #160]	@ (801a2a4 <RegionUS915GetPhyParam+0x294>)
 801a202:	681b      	ldr	r3, [r3, #0]
 801a204:	61bb      	str	r3, [r7, #24]
            break;
 801a206:	e046      	b.n	801a296 <RegionUS915GetPhyParam+0x286>
        }
        case PHY_DEF_UPLINK_DWELL_TIME:
        {
            phyParam.Value = US915_DEFAULT_UPLINK_DWELL_TIME;
 801a208:	2300      	movs	r3, #0
 801a20a:	61bb      	str	r3, [r7, #24]
            break;
 801a20c:	e043      	b.n	801a296 <RegionUS915GetPhyParam+0x286>
        }
        case PHY_DEF_DOWNLINK_DWELL_TIME:
        {
            phyParam.Value = REGION_COMMON_DEFAULT_DOWNLINK_DWELL_TIME;
 801a20e:	2300      	movs	r3, #0
 801a210:	61bb      	str	r3, [r7, #24]
            break;
 801a212:	e040      	b.n	801a296 <RegionUS915GetPhyParam+0x286>
        }
        case PHY_DEF_MAX_EIRP:
        {
            phyParam.fValue = US915_DEFAULT_MAX_ERP + 2.15f;
 801a214:	4b28      	ldr	r3, [pc, #160]	@ (801a2b8 <RegionUS915GetPhyParam+0x2a8>)
 801a216:	61bb      	str	r3, [r7, #24]
            break;
 801a218:	e03d      	b.n	801a296 <RegionUS915GetPhyParam+0x286>
        }
        case PHY_DEF_ANTENNA_GAIN:
        {
            phyParam.fValue = 0;
 801a21a:	f04f 0300 	mov.w	r3, #0
 801a21e:	61bb      	str	r3, [r7, #24]
            break;
 801a220:	e039      	b.n	801a296 <RegionUS915GetPhyParam+0x286>
        }
        case PHY_BEACON_CHANNEL_FREQ:
        {
            phyParam.Value = RegionBaseUSCalcDownlinkFrequency( getPhy->Channel,
 801a222:	687b      	ldr	r3, [r7, #4]
 801a224:	791b      	ldrb	r3, [r3, #4]
 801a226:	4a25      	ldr	r2, [pc, #148]	@ (801a2bc <RegionUS915GetPhyParam+0x2ac>)
 801a228:	4922      	ldr	r1, [pc, #136]	@ (801a2b4 <RegionUS915GetPhyParam+0x2a4>)
 801a22a:	4618      	mov	r0, r3
 801a22c:	f7fd fdd4 	bl	8017dd8 <RegionBaseUSCalcDownlinkFrequency>
 801a230:	4603      	mov	r3, r0
 801a232:	61bb      	str	r3, [r7, #24]
                                                                US915_BEACON_CHANNEL_FREQ,
                                                                US915_BEACON_CHANNEL_STEPWIDTH );
            break;
 801a234:	e02f      	b.n	801a296 <RegionUS915GetPhyParam+0x286>
        }
        case PHY_BEACON_FORMAT:
        {
            phyParam.BeaconFormat.BeaconSize = US915_BEACON_SIZE;
 801a236:	2317      	movs	r3, #23
 801a238:	763b      	strb	r3, [r7, #24]
            phyParam.BeaconFormat.Rfu1Size = US915_RFU1_SIZE;
 801a23a:	2304      	movs	r3, #4
 801a23c:	767b      	strb	r3, [r7, #25]
            phyParam.BeaconFormat.Rfu2Size = US915_RFU2_SIZE;
 801a23e:	2303      	movs	r3, #3
 801a240:	76bb      	strb	r3, [r7, #26]
            break;
 801a242:	e028      	b.n	801a296 <RegionUS915GetPhyParam+0x286>
        }
        case PHY_BEACON_CHANNEL_DR:
        {
            phyParam.Value = US915_BEACON_CHANNEL_DR;
 801a244:	2308      	movs	r3, #8
 801a246:	61bb      	str	r3, [r7, #24]
            break;
 801a248:	e025      	b.n	801a296 <RegionUS915GetPhyParam+0x286>
        }
        case PHY_BEACON_NB_CHANNELS:
        {
            phyParam.Value = US915_BEACON_NB_CHANNELS;
 801a24a:	2308      	movs	r3, #8
 801a24c:	61bb      	str	r3, [r7, #24]
            break;
 801a24e:	e022      	b.n	801a296 <RegionUS915GetPhyParam+0x286>
        }
        case PHY_PING_SLOT_CHANNEL_FREQ:
        {
            phyParam.Value = RegionBaseUSCalcDownlinkFrequency( getPhy->Channel,
 801a250:	687b      	ldr	r3, [r7, #4]
 801a252:	791b      	ldrb	r3, [r3, #4]
 801a254:	4a19      	ldr	r2, [pc, #100]	@ (801a2bc <RegionUS915GetPhyParam+0x2ac>)
 801a256:	4917      	ldr	r1, [pc, #92]	@ (801a2b4 <RegionUS915GetPhyParam+0x2a4>)
 801a258:	4618      	mov	r0, r3
 801a25a:	f7fd fdbd 	bl	8017dd8 <RegionBaseUSCalcDownlinkFrequency>
 801a25e:	4603      	mov	r3, r0
 801a260:	61bb      	str	r3, [r7, #24]
                                                                US915_PING_SLOT_CHANNEL_FREQ,
                                                                US915_BEACON_CHANNEL_STEPWIDTH );
            break;
 801a262:	e018      	b.n	801a296 <RegionUS915GetPhyParam+0x286>
        }
        case PHY_PING_SLOT_CHANNEL_DR:
        {
            phyParam.Value = US915_PING_SLOT_CHANNEL_DR;
 801a264:	2308      	movs	r3, #8
 801a266:	61bb      	str	r3, [r7, #24]
            break;
 801a268:	e015      	b.n	801a296 <RegionUS915GetPhyParam+0x286>
        }
        case PHY_PING_SLOT_NB_CHANNELS:
        {
            phyParam.Value = US915_BEACON_NB_CHANNELS;
 801a26a:	2308      	movs	r3, #8
 801a26c:	61bb      	str	r3, [r7, #24]
            break;
 801a26e:	e012      	b.n	801a296 <RegionUS915GetPhyParam+0x286>
        }
        case PHY_SF_FROM_DR:
        {
            phyParam.Value = DataratesUS915[getPhy->Datarate];
 801a270:	687b      	ldr	r3, [r7, #4]
 801a272:	f993 3001 	ldrsb.w	r3, [r3, #1]
 801a276:	461a      	mov	r2, r3
 801a278:	4b11      	ldr	r3, [pc, #68]	@ (801a2c0 <RegionUS915GetPhyParam+0x2b0>)
 801a27a:	5c9b      	ldrb	r3, [r3, r2]
 801a27c:	61bb      	str	r3, [r7, #24]
            break;
 801a27e:	e00a      	b.n	801a296 <RegionUS915GetPhyParam+0x286>
        }
        case PHY_BW_FROM_DR:
        {
            phyParam.Value = RegionCommonGetBandwidth( getPhy->Datarate, BandwidthsUS915 );
 801a280:	687b      	ldr	r3, [r7, #4]
 801a282:	f993 3001 	ldrsb.w	r3, [r3, #1]
 801a286:	490f      	ldr	r1, [pc, #60]	@ (801a2c4 <RegionUS915GetPhyParam+0x2b4>)
 801a288:	4618      	mov	r0, r3
 801a28a:	f7fe fc0d 	bl	8018aa8 <RegionCommonGetBandwidth>
 801a28e:	4603      	mov	r3, r0
 801a290:	61bb      	str	r3, [r7, #24]
            break;
 801a292:	e000      	b.n	801a296 <RegionUS915GetPhyParam+0x286>
        }
        default:
        {
            break;
 801a294:	bf00      	nop
        }
    }

#endif /* REGION_US915 */
    return phyParam;
 801a296:	69bb      	ldr	r3, [r7, #24]
 801a298:	61fb      	str	r3, [r7, #28]
 801a29a:	69fb      	ldr	r3, [r7, #28]
}
 801a29c:	4618      	mov	r0, r3
 801a29e:	3720      	adds	r7, #32
 801a2a0:	46bd      	mov	sp, r7
 801a2a2:	bd80      	pop	{r7, pc}
 801a2a4:	20001fa8 	.word	0x20001fa8
 801a2a8:	08023edc 	.word	0x08023edc
 801a2ac:	08023eec 	.word	0x08023eec
 801a2b0:	fffffc18 	.word	0xfffffc18
 801a2b4:	370870a0 	.word	0x370870a0
 801a2b8:	4200999a 	.word	0x4200999a
 801a2bc:	000927c0 	.word	0x000927c0
 801a2c0:	08023e78 	.word	0x08023e78
 801a2c4:	08023e88 	.word	0x08023e88

0801a2c8 <RegionUS915SetBandTxDone>:

void RegionUS915SetBandTxDone( SetBandTxDoneParams_t* txDone )
{
 801a2c8:	b590      	push	{r4, r7, lr}
 801a2ca:	b085      	sub	sp, #20
 801a2cc:	af02      	add	r7, sp, #8
 801a2ce:	6078      	str	r0, [r7, #4]
#if defined( REGION_US915 )
#if (defined( REGION_VERSION ) && ( REGION_VERSION == 0x01010003 ))
    RegionCommonSetBandTxDone( &RegionNvmGroup1->Bands[RegionNvmGroup2->Channels[txDone->Channel].Band],
                               txDone->LastTxAirTime, txDone->Joined, txDone->ElapsedTimeSinceStartUp );
#elif (defined( REGION_VERSION ) && (( REGION_VERSION == 0x02010001 ) || ( REGION_VERSION == 0x02010003 )))
    RegionCommonSetBandTxDone( &RegionBands[RegionNvmGroup2->Channels[txDone->Channel].Band],
 801a2d0:	4b11      	ldr	r3, [pc, #68]	@ (801a318 <RegionUS915SetBandTxDone+0x50>)
 801a2d2:	681a      	ldr	r2, [r3, #0]
 801a2d4:	4b11      	ldr	r3, [pc, #68]	@ (801a31c <RegionUS915SetBandTxDone+0x54>)
 801a2d6:	6819      	ldr	r1, [r3, #0]
 801a2d8:	687b      	ldr	r3, [r7, #4]
 801a2da:	781b      	ldrb	r3, [r3, #0]
 801a2dc:	4618      	mov	r0, r3
 801a2de:	4603      	mov	r3, r0
 801a2e0:	005b      	lsls	r3, r3, #1
 801a2e2:	4403      	add	r3, r0
 801a2e4:	009b      	lsls	r3, r3, #2
 801a2e6:	440b      	add	r3, r1
 801a2e8:	3309      	adds	r3, #9
 801a2ea:	781b      	ldrb	r3, [r3, #0]
 801a2ec:	4619      	mov	r1, r3
 801a2ee:	460b      	mov	r3, r1
 801a2f0:	005b      	lsls	r3, r3, #1
 801a2f2:	440b      	add	r3, r1
 801a2f4:	00db      	lsls	r3, r3, #3
 801a2f6:	18d0      	adds	r0, r2, r3
 801a2f8:	687b      	ldr	r3, [r7, #4]
 801a2fa:	6899      	ldr	r1, [r3, #8]
 801a2fc:	687b      	ldr	r3, [r7, #4]
 801a2fe:	785c      	ldrb	r4, [r3, #1]
 801a300:	687b      	ldr	r3, [r7, #4]
 801a302:	691a      	ldr	r2, [r3, #16]
 801a304:	9200      	str	r2, [sp, #0]
 801a306:	68db      	ldr	r3, [r3, #12]
 801a308:	4622      	mov	r2, r4
 801a30a:	f7fd ff77 	bl	80181fc <RegionCommonSetBandTxDone>
                               txDone->LastTxAirTime, txDone->Joined, txDone->ElapsedTimeSinceStartUp );
#endif /* REGION_VERSION */
#endif /* REGION_US915 */
}
 801a30e:	bf00      	nop
 801a310:	370c      	adds	r7, #12
 801a312:	46bd      	mov	sp, r7
 801a314:	bd90      	pop	{r4, r7, pc}
 801a316:	bf00      	nop
 801a318:	20001fac 	.word	0x20001fac
 801a31c:	20001fa8 	.word	0x20001fa8

0801a320 <RegionUS915InitDefaults>:

void RegionUS915InitDefaults( InitDefaultsParams_t* params )
{
 801a320:	b580      	push	{r7, lr}
 801a322:	b08a      	sub	sp, #40	@ 0x28
 801a324:	af00      	add	r7, sp, #0
 801a326:	6078      	str	r0, [r7, #4]
#if defined( REGION_US915 )
    Band_t bands[US915_MAX_NB_BANDS] =
 801a328:	2301      	movs	r3, #1
 801a32a:	81bb      	strh	r3, [r7, #12]
 801a32c:	2300      	movs	r3, #0
 801a32e:	73bb      	strb	r3, [r7, #14]
 801a330:	2300      	movs	r3, #0
 801a332:	613b      	str	r3, [r7, #16]
 801a334:	2300      	movs	r3, #0
 801a336:	617b      	str	r3, [r7, #20]
 801a338:	2300      	movs	r3, #0
 801a33a:	61bb      	str	r3, [r7, #24]
 801a33c:	2300      	movs	r3, #0
 801a33e:	61fb      	str	r3, [r7, #28]
 801a340:	2300      	movs	r3, #0
 801a342:	f887 3020 	strb.w	r3, [r7, #32]
    {
       US915_BAND0
    };

    switch( params->Type )
 801a346:	687b      	ldr	r3, [r7, #4]
 801a348:	7b1b      	ldrb	r3, [r3, #12]
 801a34a:	2b00      	cmp	r3, #0
 801a34c:	d007      	beq.n	801a35e <RegionUS915InitDefaults+0x3e>
 801a34e:	2b00      	cmp	r3, #0
 801a350:	f2c0 8104 	blt.w	801a55c <RegionUS915InitDefaults+0x23c>
 801a354:	3b01      	subs	r3, #1
 801a356:	2b01      	cmp	r3, #1
 801a358:	f200 8100 	bhi.w	801a55c <RegionUS915InitDefaults+0x23c>
 801a35c:	e0ce      	b.n	801a4fc <RegionUS915InitDefaults+0x1dc>
    {
        case INIT_TYPE_DEFAULTS:
        {
            if( ( params->NvmGroup1 == NULL ) || ( params->NvmGroup2 == NULL ) )
 801a35e:	687b      	ldr	r3, [r7, #4]
 801a360:	681b      	ldr	r3, [r3, #0]
 801a362:	2b00      	cmp	r3, #0
 801a364:	f000 80fc 	beq.w	801a560 <RegionUS915InitDefaults+0x240>
 801a368:	687b      	ldr	r3, [r7, #4]
 801a36a:	685b      	ldr	r3, [r3, #4]
 801a36c:	2b00      	cmp	r3, #0
 801a36e:	f000 80f7 	beq.w	801a560 <RegionUS915InitDefaults+0x240>
            {
                return;
            }

            RegionNvmGroup1 = (RegionNvmDataGroup1_t*) params->NvmGroup1;
 801a372:	687b      	ldr	r3, [r7, #4]
 801a374:	681b      	ldr	r3, [r3, #0]
 801a376:	4a7c      	ldr	r2, [pc, #496]	@ (801a568 <RegionUS915InitDefaults+0x248>)
 801a378:	6013      	str	r3, [r2, #0]
            RegionNvmGroup2 = (RegionNvmDataGroup2_t*) params->NvmGroup2;
 801a37a:	687b      	ldr	r3, [r7, #4]
 801a37c:	685b      	ldr	r3, [r3, #4]
 801a37e:	4a7b      	ldr	r2, [pc, #492]	@ (801a56c <RegionUS915InitDefaults+0x24c>)
 801a380:	6013      	str	r3, [r2, #0]
            RegionNvmGroup1->JoinTrialsCounter = 0;

            // Default bands
            memcpy1( ( uint8_t* )RegionNvmGroup1->Bands, ( uint8_t* )bands, sizeof( Band_t ) * US915_MAX_NB_BANDS );
#elif (defined( REGION_VERSION ) && (( REGION_VERSION == 0x02010001 ) || ( REGION_VERSION == 0x02010003 )))
            RegionBands = (Band_t*) params->Bands;
 801a382:	687b      	ldr	r3, [r7, #4]
 801a384:	689b      	ldr	r3, [r3, #8]
 801a386:	4a7a      	ldr	r2, [pc, #488]	@ (801a570 <RegionUS915InitDefaults+0x250>)
 801a388:	6013      	str	r3, [r2, #0]

            // Initialize 8 bit channel groups index
            RegionNvmGroup1->JoinChannelGroupsCurrentIndex = 0;
 801a38a:	4b77      	ldr	r3, [pc, #476]	@ (801a568 <RegionUS915InitDefaults+0x248>)
 801a38c:	681b      	ldr	r3, [r3, #0]
 801a38e:	2200      	movs	r2, #0
 801a390:	731a      	strb	r2, [r3, #12]

            // Initialize the join trials counter
            RegionNvmGroup1->JoinTrialsCounter = 0;
 801a392:	4b75      	ldr	r3, [pc, #468]	@ (801a568 <RegionUS915InitDefaults+0x248>)
 801a394:	681b      	ldr	r3, [r3, #0]
 801a396:	2200      	movs	r2, #0
 801a398:	735a      	strb	r2, [r3, #13]

            // Default bands
            memcpy1( ( uint8_t* )RegionBands, ( uint8_t* )bands, sizeof( Band_t ) * US915_MAX_NB_BANDS );
 801a39a:	4b75      	ldr	r3, [pc, #468]	@ (801a570 <RegionUS915InitDefaults+0x250>)
 801a39c:	681b      	ldr	r3, [r3, #0]
 801a39e:	f107 010c 	add.w	r1, r7, #12
 801a3a2:	2218      	movs	r2, #24
 801a3a4:	4618      	mov	r0, r3
 801a3a6:	f000 ffc8 	bl	801b33a <memcpy1>
#endif /* REGION_VERSION */

            // Default channels
            for( uint8_t i = 0; i < US915_MAX_NB_CHANNELS - 8; i++ )
 801a3aa:	2300      	movs	r3, #0
 801a3ac:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 801a3b0:	e02e      	b.n	801a410 <RegionUS915InitDefaults+0xf0>
            {
                // 125 kHz channels
                RegionNvmGroup2->Channels[i].Frequency = 902300000 + i * 200000;
 801a3b2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801a3b6:	4a6f      	ldr	r2, [pc, #444]	@ (801a574 <RegionUS915InitDefaults+0x254>)
 801a3b8:	fb03 f202 	mul.w	r2, r3, r2
 801a3bc:	4b6e      	ldr	r3, [pc, #440]	@ (801a578 <RegionUS915InitDefaults+0x258>)
 801a3be:	4413      	add	r3, r2
 801a3c0:	4a6a      	ldr	r2, [pc, #424]	@ (801a56c <RegionUS915InitDefaults+0x24c>)
 801a3c2:	6811      	ldr	r1, [r2, #0]
 801a3c4:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 801a3c8:	4618      	mov	r0, r3
 801a3ca:	4613      	mov	r3, r2
 801a3cc:	005b      	lsls	r3, r3, #1
 801a3ce:	4413      	add	r3, r2
 801a3d0:	009b      	lsls	r3, r3, #2
 801a3d2:	440b      	add	r3, r1
 801a3d4:	6018      	str	r0, [r3, #0]
                RegionNvmGroup2->Channels[i].DrRange.Value = ( DR_3 << 4 ) | DR_0;
 801a3d6:	4b65      	ldr	r3, [pc, #404]	@ (801a56c <RegionUS915InitDefaults+0x24c>)
 801a3d8:	6819      	ldr	r1, [r3, #0]
 801a3da:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 801a3de:	4613      	mov	r3, r2
 801a3e0:	005b      	lsls	r3, r3, #1
 801a3e2:	4413      	add	r3, r2
 801a3e4:	009b      	lsls	r3, r3, #2
 801a3e6:	440b      	add	r3, r1
 801a3e8:	3308      	adds	r3, #8
 801a3ea:	2230      	movs	r2, #48	@ 0x30
 801a3ec:	701a      	strb	r2, [r3, #0]
                RegionNvmGroup2->Channels[i].Band = 0;
 801a3ee:	4b5f      	ldr	r3, [pc, #380]	@ (801a56c <RegionUS915InitDefaults+0x24c>)
 801a3f0:	6819      	ldr	r1, [r3, #0]
 801a3f2:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 801a3f6:	4613      	mov	r3, r2
 801a3f8:	005b      	lsls	r3, r3, #1
 801a3fa:	4413      	add	r3, r2
 801a3fc:	009b      	lsls	r3, r3, #2
 801a3fe:	440b      	add	r3, r1
 801a400:	3309      	adds	r3, #9
 801a402:	2200      	movs	r2, #0
 801a404:	701a      	strb	r2, [r3, #0]
            for( uint8_t i = 0; i < US915_MAX_NB_CHANNELS - 8; i++ )
 801a406:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801a40a:	3301      	adds	r3, #1
 801a40c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 801a410:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801a414:	2b3f      	cmp	r3, #63	@ 0x3f
 801a416:	d9cc      	bls.n	801a3b2 <RegionUS915InitDefaults+0x92>
            }
            for( uint8_t i = US915_MAX_NB_CHANNELS - 8; i < US915_MAX_NB_CHANNELS; i++ )
 801a418:	2340      	movs	r3, #64	@ 0x40
 801a41a:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 801a41e:	e02f      	b.n	801a480 <RegionUS915InitDefaults+0x160>
            {
                // 500 kHz channels
                RegionNvmGroup2->Channels[i].Frequency = 903000000 + ( i - ( US915_MAX_NB_CHANNELS - 8 ) ) * 1600000;
 801a420:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 801a424:	3b40      	subs	r3, #64	@ 0x40
 801a426:	4a55      	ldr	r2, [pc, #340]	@ (801a57c <RegionUS915InitDefaults+0x25c>)
 801a428:	fb03 f202 	mul.w	r2, r3, r2
 801a42c:	4b54      	ldr	r3, [pc, #336]	@ (801a580 <RegionUS915InitDefaults+0x260>)
 801a42e:	4413      	add	r3, r2
 801a430:	4a4e      	ldr	r2, [pc, #312]	@ (801a56c <RegionUS915InitDefaults+0x24c>)
 801a432:	6811      	ldr	r1, [r2, #0]
 801a434:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 801a438:	4618      	mov	r0, r3
 801a43a:	4613      	mov	r3, r2
 801a43c:	005b      	lsls	r3, r3, #1
 801a43e:	4413      	add	r3, r2
 801a440:	009b      	lsls	r3, r3, #2
 801a442:	440b      	add	r3, r1
 801a444:	6018      	str	r0, [r3, #0]
                RegionNvmGroup2->Channels[i].DrRange.Value = ( DR_4 << 4 ) | DR_4;
 801a446:	4b49      	ldr	r3, [pc, #292]	@ (801a56c <RegionUS915InitDefaults+0x24c>)
 801a448:	6819      	ldr	r1, [r3, #0]
 801a44a:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 801a44e:	4613      	mov	r3, r2
 801a450:	005b      	lsls	r3, r3, #1
 801a452:	4413      	add	r3, r2
 801a454:	009b      	lsls	r3, r3, #2
 801a456:	440b      	add	r3, r1
 801a458:	3308      	adds	r3, #8
 801a45a:	2244      	movs	r2, #68	@ 0x44
 801a45c:	701a      	strb	r2, [r3, #0]
                RegionNvmGroup2->Channels[i].Band = 0;
 801a45e:	4b43      	ldr	r3, [pc, #268]	@ (801a56c <RegionUS915InitDefaults+0x24c>)
 801a460:	6819      	ldr	r1, [r3, #0]
 801a462:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 801a466:	4613      	mov	r3, r2
 801a468:	005b      	lsls	r3, r3, #1
 801a46a:	4413      	add	r3, r2
 801a46c:	009b      	lsls	r3, r3, #2
 801a46e:	440b      	add	r3, r1
 801a470:	3309      	adds	r3, #9
 801a472:	2200      	movs	r2, #0
 801a474:	701a      	strb	r2, [r3, #0]
            for( uint8_t i = US915_MAX_NB_CHANNELS - 8; i < US915_MAX_NB_CHANNELS; i++ )
 801a476:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 801a47a:	3301      	adds	r3, #1
 801a47c:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 801a480:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 801a484:	2b47      	cmp	r3, #71	@ 0x47
 801a486:	d9cb      	bls.n	801a420 <RegionUS915InitDefaults+0x100>
            RegionNvmGroup2->ChannelsDefaultMask[2] = HYBRID_DEFAULT_MASK2;
            RegionNvmGroup2->ChannelsDefaultMask[3] = HYBRID_DEFAULT_MASK3;
            RegionNvmGroup2->ChannelsDefaultMask[4] = HYBRID_DEFAULT_MASK4;
            RegionNvmGroup2->ChannelsDefaultMask[5] = 0x0000;
#else
            RegionNvmGroup2->ChannelsDefaultMask[0] = 0xFFFF;
 801a488:	4b38      	ldr	r3, [pc, #224]	@ (801a56c <RegionUS915InitDefaults+0x24c>)
 801a48a:	681b      	ldr	r3, [r3, #0]
 801a48c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 801a490:	f8a3 236c 	strh.w	r2, [r3, #876]	@ 0x36c
            RegionNvmGroup2->ChannelsDefaultMask[1] = 0xFFFF;
 801a494:	4b35      	ldr	r3, [pc, #212]	@ (801a56c <RegionUS915InitDefaults+0x24c>)
 801a496:	681b      	ldr	r3, [r3, #0]
 801a498:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 801a49c:	f8a3 236e 	strh.w	r2, [r3, #878]	@ 0x36e
            RegionNvmGroup2->ChannelsDefaultMask[2] = 0xFFFF;
 801a4a0:	4b32      	ldr	r3, [pc, #200]	@ (801a56c <RegionUS915InitDefaults+0x24c>)
 801a4a2:	681b      	ldr	r3, [r3, #0]
 801a4a4:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 801a4a8:	f8a3 2370 	strh.w	r2, [r3, #880]	@ 0x370
            RegionNvmGroup2->ChannelsDefaultMask[3] = 0xFFFF;
 801a4ac:	4b2f      	ldr	r3, [pc, #188]	@ (801a56c <RegionUS915InitDefaults+0x24c>)
 801a4ae:	681b      	ldr	r3, [r3, #0]
 801a4b0:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 801a4b4:	f8a3 2372 	strh.w	r2, [r3, #882]	@ 0x372
            RegionNvmGroup2->ChannelsDefaultMask[4] = 0x00FF;
 801a4b8:	4b2c      	ldr	r3, [pc, #176]	@ (801a56c <RegionUS915InitDefaults+0x24c>)
 801a4ba:	681b      	ldr	r3, [r3, #0]
 801a4bc:	22ff      	movs	r2, #255	@ 0xff
 801a4be:	f8a3 2374 	strh.w	r2, [r3, #884]	@ 0x374
            RegionNvmGroup2->ChannelsDefaultMask[5] = 0x0000;
 801a4c2:	4b2a      	ldr	r3, [pc, #168]	@ (801a56c <RegionUS915InitDefaults+0x24c>)
 801a4c4:	681b      	ldr	r3, [r3, #0]
 801a4c6:	2200      	movs	r2, #0
 801a4c8:	f8a3 2376 	strh.w	r2, [r3, #886]	@ 0x376
#endif /* HYBRID_ENABLED == 1 */

            // Copy channels default mask
            RegionCommonChanMaskCopy( RegionNvmGroup2->ChannelsMask, RegionNvmGroup2->ChannelsDefaultMask, CHANNELS_MASK_SIZE );
 801a4cc:	4b27      	ldr	r3, [pc, #156]	@ (801a56c <RegionUS915InitDefaults+0x24c>)
 801a4ce:	681b      	ldr	r3, [r3, #0]
 801a4d0:	f503 7058 	add.w	r0, r3, #864	@ 0x360
 801a4d4:	4b25      	ldr	r3, [pc, #148]	@ (801a56c <RegionUS915InitDefaults+0x24c>)
 801a4d6:	681b      	ldr	r3, [r3, #0]
 801a4d8:	f503 735b 	add.w	r3, r3, #876	@ 0x36c
 801a4dc:	2206      	movs	r2, #6
 801a4de:	4619      	mov	r1, r3
 801a4e0:	f7fd fe66 	bl	80181b0 <RegionCommonChanMaskCopy>

            // Copy into channels mask remaining
            RegionCommonChanMaskCopy( RegionNvmGroup1->ChannelsMaskRemaining, RegionNvmGroup2->ChannelsMask, CHANNELS_MASK_SIZE );
 801a4e4:	4b20      	ldr	r3, [pc, #128]	@ (801a568 <RegionUS915InitDefaults+0x248>)
 801a4e6:	681b      	ldr	r3, [r3, #0]
 801a4e8:	4618      	mov	r0, r3
 801a4ea:	4b20      	ldr	r3, [pc, #128]	@ (801a56c <RegionUS915InitDefaults+0x24c>)
 801a4ec:	681b      	ldr	r3, [r3, #0]
 801a4ee:	f503 7358 	add.w	r3, r3, #864	@ 0x360
 801a4f2:	2206      	movs	r2, #6
 801a4f4:	4619      	mov	r1, r3
 801a4f6:	f7fd fe5b 	bl	80181b0 <RegionCommonChanMaskCopy>
            break;
 801a4fa:	e032      	b.n	801a562 <RegionUS915InitDefaults+0x242>
            // Intentional fallthrough
        }
        case INIT_TYPE_ACTIVATE_DEFAULT_CHANNELS:
        {
            // Copy channels default mask
            RegionCommonChanMaskCopy( RegionNvmGroup2->ChannelsMask, RegionNvmGroup2->ChannelsDefaultMask, CHANNELS_MASK_SIZE );
 801a4fc:	4b1b      	ldr	r3, [pc, #108]	@ (801a56c <RegionUS915InitDefaults+0x24c>)
 801a4fe:	681b      	ldr	r3, [r3, #0]
 801a500:	f503 7058 	add.w	r0, r3, #864	@ 0x360
 801a504:	4b19      	ldr	r3, [pc, #100]	@ (801a56c <RegionUS915InitDefaults+0x24c>)
 801a506:	681b      	ldr	r3, [r3, #0]
 801a508:	f503 735b 	add.w	r3, r3, #876	@ 0x36c
 801a50c:	2206      	movs	r2, #6
 801a50e:	4619      	mov	r1, r3
 801a510:	f7fd fe4e 	bl	80181b0 <RegionCommonChanMaskCopy>

#if (defined( REGION_VERSION ) && ( REGION_VERSION == 0x01010003 ))
            for( uint8_t i = 0; i < CHANNELS_MASK_SIZE; i++ )
#elif (defined( REGION_VERSION ) && (( REGION_VERSION == 0x02010001 ) || ( REGION_VERSION == 0x02010003 )))
            for( uint8_t i = 0; i < 6; i++ )
 801a514:	2300      	movs	r3, #0
 801a516:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
 801a51a:	e01a      	b.n	801a552 <RegionUS915InitDefaults+0x232>
#endif /* REGION_VERSION */
            { // Copy-And the channels mask
                RegionNvmGroup1->ChannelsMaskRemaining[i] &= RegionNvmGroup2->ChannelsMask[i];
 801a51c:	4b12      	ldr	r3, [pc, #72]	@ (801a568 <RegionUS915InitDefaults+0x248>)
 801a51e:	681b      	ldr	r3, [r3, #0]
 801a520:	f897 2025 	ldrb.w	r2, [r7, #37]	@ 0x25
 801a524:	f833 0012 	ldrh.w	r0, [r3, r2, lsl #1]
 801a528:	4b10      	ldr	r3, [pc, #64]	@ (801a56c <RegionUS915InitDefaults+0x24c>)
 801a52a:	681b      	ldr	r3, [r3, #0]
 801a52c:	f897 2025 	ldrb.w	r2, [r7, #37]	@ 0x25
 801a530:	f502 72d8 	add.w	r2, r2, #432	@ 0x1b0
 801a534:	f833 1012 	ldrh.w	r1, [r3, r2, lsl #1]
 801a538:	4b0b      	ldr	r3, [pc, #44]	@ (801a568 <RegionUS915InitDefaults+0x248>)
 801a53a:	681b      	ldr	r3, [r3, #0]
 801a53c:	f897 2025 	ldrb.w	r2, [r7, #37]	@ 0x25
 801a540:	4001      	ands	r1, r0
 801a542:	b289      	uxth	r1, r1
 801a544:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
            for( uint8_t i = 0; i < 6; i++ )
 801a548:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 801a54c:	3301      	adds	r3, #1
 801a54e:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
 801a552:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 801a556:	2b05      	cmp	r3, #5
 801a558:	d9e0      	bls.n	801a51c <RegionUS915InitDefaults+0x1fc>
            }
            break;
 801a55a:	e002      	b.n	801a562 <RegionUS915InitDefaults+0x242>
        }
        default:
        {
            break;
 801a55c:	bf00      	nop
 801a55e:	e000      	b.n	801a562 <RegionUS915InitDefaults+0x242>
                return;
 801a560:	bf00      	nop
        }
    }
#endif /* REGION_US915 */
}
 801a562:	3728      	adds	r7, #40	@ 0x28
 801a564:	46bd      	mov	sp, r7
 801a566:	bd80      	pop	{r7, pc}
 801a568:	20001fa4 	.word	0x20001fa4
 801a56c:	20001fa8 	.word	0x20001fa8
 801a570:	20001fac 	.word	0x20001fac
 801a574:	00030d40 	.word	0x00030d40
 801a578:	35c80160 	.word	0x35c80160
 801a57c:	00186a00 	.word	0x00186a00
 801a580:	35d2afc0 	.word	0x35d2afc0

0801a584 <RegionUS915Verify>:

bool RegionUS915Verify( VerifyParams_t* verify, PhyAttribute_t phyAttribute )
{
 801a584:	b580      	push	{r7, lr}
 801a586:	b082      	sub	sp, #8
 801a588:	af00      	add	r7, sp, #0
 801a58a:	6078      	str	r0, [r7, #4]
 801a58c:	460b      	mov	r3, r1
 801a58e:	70fb      	strb	r3, [r7, #3]
#if defined( REGION_US915 )
    switch( phyAttribute )
 801a590:	78fb      	ldrb	r3, [r7, #3]
 801a592:	2b0f      	cmp	r3, #15
 801a594:	d867      	bhi.n	801a666 <RegionUS915Verify+0xe2>
 801a596:	a201      	add	r2, pc, #4	@ (adr r2, 801a59c <RegionUS915Verify+0x18>)
 801a598:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801a59c:	0801a5dd 	.word	0x0801a5dd
 801a5a0:	0801a667 	.word	0x0801a667
 801a5a4:	0801a667 	.word	0x0801a667
 801a5a8:	0801a667 	.word	0x0801a667
 801a5ac:	0801a667 	.word	0x0801a667
 801a5b0:	0801a5eb 	.word	0x0801a5eb
 801a5b4:	0801a609 	.word	0x0801a609
 801a5b8:	0801a627 	.word	0x0801a627
 801a5bc:	0801a667 	.word	0x0801a667
 801a5c0:	0801a645 	.word	0x0801a645
 801a5c4:	0801a645 	.word	0x0801a645
 801a5c8:	0801a667 	.word	0x0801a667
 801a5cc:	0801a667 	.word	0x0801a667
 801a5d0:	0801a667 	.word	0x0801a667
 801a5d4:	0801a667 	.word	0x0801a667
 801a5d8:	0801a663 	.word	0x0801a663
    {
        case PHY_FREQUENCY:
        {
            return VerifyRfFreq( verify->Frequency );
 801a5dc:	687b      	ldr	r3, [r7, #4]
 801a5de:	681b      	ldr	r3, [r3, #0]
 801a5e0:	4618      	mov	r0, r3
 801a5e2:	f7ff fca1 	bl	8019f28 <VerifyRfFreq>
 801a5e6:	4603      	mov	r3, r0
 801a5e8:	e03e      	b.n	801a668 <RegionUS915Verify+0xe4>
            return RegionCommonValueInRange( verify->DatarateParams.Datarate, US915_TX_MIN_DATARATE, US915_TX_MAX_DATARATE );
        }
#elif (defined( REGION_VERSION ) && (( REGION_VERSION == 0x02010001 ) || ( REGION_VERSION == 0x02010003 )))
        case PHY_TX_DR:
        {
            return RegionCommonValueInRange( verify->DatarateParams.Datarate, US915_TX_MIN_DATARATE, US915_TX_MAX_DATARATE );
 801a5ea:	687b      	ldr	r3, [r7, #4]
 801a5ec:	f993 3000 	ldrsb.w	r3, [r3]
 801a5f0:	2204      	movs	r2, #4
 801a5f2:	2100      	movs	r1, #0
 801a5f4:	4618      	mov	r0, r3
 801a5f6:	f7fd fd5e 	bl	80180b6 <RegionCommonValueInRange>
 801a5fa:	4603      	mov	r3, r0
 801a5fc:	2b00      	cmp	r3, #0
 801a5fe:	bf14      	ite	ne
 801a600:	2301      	movne	r3, #1
 801a602:	2300      	moveq	r3, #0
 801a604:	b2db      	uxtb	r3, r3
 801a606:	e02f      	b.n	801a668 <RegionUS915Verify+0xe4>
        }
        case PHY_DEF_TX_DR:
        {
            return RegionCommonValueInRange( verify->DatarateParams.Datarate, DR_0, DR_5 );
 801a608:	687b      	ldr	r3, [r7, #4]
 801a60a:	f993 3000 	ldrsb.w	r3, [r3]
 801a60e:	2205      	movs	r2, #5
 801a610:	2100      	movs	r1, #0
 801a612:	4618      	mov	r0, r3
 801a614:	f7fd fd4f 	bl	80180b6 <RegionCommonValueInRange>
 801a618:	4603      	mov	r3, r0
 801a61a:	2b00      	cmp	r3, #0
 801a61c:	bf14      	ite	ne
 801a61e:	2301      	movne	r3, #1
 801a620:	2300      	moveq	r3, #0
 801a622:	b2db      	uxtb	r3, r3
 801a624:	e020      	b.n	801a668 <RegionUS915Verify+0xe4>
        }
#endif /* REGION_VERSION */
        case PHY_RX_DR:
        {
            return RegionCommonValueInRange( verify->DatarateParams.Datarate, US915_RX_MIN_DATARATE, US915_RX_MAX_DATARATE );
 801a626:	687b      	ldr	r3, [r7, #4]
 801a628:	f993 3000 	ldrsb.w	r3, [r3]
 801a62c:	220d      	movs	r2, #13
 801a62e:	2108      	movs	r1, #8
 801a630:	4618      	mov	r0, r3
 801a632:	f7fd fd40 	bl	80180b6 <RegionCommonValueInRange>
 801a636:	4603      	mov	r3, r0
 801a638:	2b00      	cmp	r3, #0
 801a63a:	bf14      	ite	ne
 801a63c:	2301      	movne	r3, #1
 801a63e:	2300      	moveq	r3, #0
 801a640:	b2db      	uxtb	r3, r3
 801a642:	e011      	b.n	801a668 <RegionUS915Verify+0xe4>
        }
        case PHY_DEF_TX_POWER:
        case PHY_TX_POWER:
        {
            // Remark: switched min and max!
            return RegionCommonValueInRange( verify->TxPower, US915_MAX_TX_POWER, US915_MIN_TX_POWER );
 801a644:	687b      	ldr	r3, [r7, #4]
 801a646:	f993 3000 	ldrsb.w	r3, [r3]
 801a64a:	220e      	movs	r2, #14
 801a64c:	2100      	movs	r1, #0
 801a64e:	4618      	mov	r0, r3
 801a650:	f7fd fd31 	bl	80180b6 <RegionCommonValueInRange>
 801a654:	4603      	mov	r3, r0
 801a656:	2b00      	cmp	r3, #0
 801a658:	bf14      	ite	ne
 801a65a:	2301      	movne	r3, #1
 801a65c:	2300      	moveq	r3, #0
 801a65e:	b2db      	uxtb	r3, r3
 801a660:	e002      	b.n	801a668 <RegionUS915Verify+0xe4>
        }
        case PHY_DUTY_CYCLE:
        {
            return US915_DUTY_CYCLE_ENABLED;
 801a662:	2300      	movs	r3, #0
 801a664:	e000      	b.n	801a668 <RegionUS915Verify+0xe4>
        }
        default:
            return false;
 801a666:	2300      	movs	r3, #0
    }
#else
    return false;
#endif /* REGION_US915 */
}
 801a668:	4618      	mov	r0, r3
 801a66a:	3708      	adds	r7, #8
 801a66c:	46bd      	mov	sp, r7
 801a66e:	bd80      	pop	{r7, pc}

0801a670 <RegionUS915ApplyCFList>:

void RegionUS915ApplyCFList( ApplyCFListParams_t* applyCFList )
{
 801a670:	b480      	push	{r7}
 801a672:	b085      	sub	sp, #20
 801a674:	af00      	add	r7, sp, #0
 801a676:	6078      	str	r0, [r7, #4]
#if defined( REGION_US915 )
    // Size of the optional CF list must be 16 byte
    if( applyCFList->Size != 16 )
 801a678:	687b      	ldr	r3, [r7, #4]
 801a67a:	7a1b      	ldrb	r3, [r3, #8]
 801a67c:	2b10      	cmp	r3, #16
 801a67e:	d15e      	bne.n	801a73e <RegionUS915ApplyCFList+0xce>
    {
        return;
    }

    // Last byte CFListType must be 0x01 to indicate the CFList contains a series of ChMask fields
    if( applyCFList->Payload[15] != 0x01 )
 801a680:	687b      	ldr	r3, [r7, #4]
 801a682:	685b      	ldr	r3, [r3, #4]
 801a684:	330f      	adds	r3, #15
 801a686:	781b      	ldrb	r3, [r3, #0]
 801a688:	2b01      	cmp	r3, #1
 801a68a:	d15a      	bne.n	801a742 <RegionUS915ApplyCFList+0xd2>
    {
        return;
    }

    // ChMask0 - ChMask4 must be set (every ChMask has 16 bit)
    for( uint8_t chMaskItr = 0, cntPayload = 0; chMaskItr <= 4; chMaskItr++, cntPayload+=2 )
 801a68c:	2300      	movs	r3, #0
 801a68e:	73fb      	strb	r3, [r7, #15]
 801a690:	2300      	movs	r3, #0
 801a692:	73bb      	strb	r3, [r7, #14]
 801a694:	e04f      	b.n	801a736 <RegionUS915ApplyCFList+0xc6>
    {
        RegionNvmGroup2->ChannelsMask[chMaskItr] = (uint16_t) (0x00FF & applyCFList->Payload[cntPayload]);
 801a696:	687b      	ldr	r3, [r7, #4]
 801a698:	685a      	ldr	r2, [r3, #4]
 801a69a:	7bbb      	ldrb	r3, [r7, #14]
 801a69c:	4413      	add	r3, r2
 801a69e:	7819      	ldrb	r1, [r3, #0]
 801a6a0:	4b2a      	ldr	r3, [pc, #168]	@ (801a74c <RegionUS915ApplyCFList+0xdc>)
 801a6a2:	681b      	ldr	r3, [r3, #0]
 801a6a4:	7bfa      	ldrb	r2, [r7, #15]
 801a6a6:	f502 72d8 	add.w	r2, r2, #432	@ 0x1b0
 801a6aa:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
        RegionNvmGroup2->ChannelsMask[chMaskItr] |= (uint16_t) (applyCFList->Payload[cntPayload+1] << 8);
 801a6ae:	4b27      	ldr	r3, [pc, #156]	@ (801a74c <RegionUS915ApplyCFList+0xdc>)
 801a6b0:	681b      	ldr	r3, [r3, #0]
 801a6b2:	7bfa      	ldrb	r2, [r7, #15]
 801a6b4:	f502 72d8 	add.w	r2, r2, #432	@ 0x1b0
 801a6b8:	f833 0012 	ldrh.w	r0, [r3, r2, lsl #1]
 801a6bc:	687b      	ldr	r3, [r7, #4]
 801a6be:	685a      	ldr	r2, [r3, #4]
 801a6c0:	7bbb      	ldrb	r3, [r7, #14]
 801a6c2:	3301      	adds	r3, #1
 801a6c4:	4413      	add	r3, r2
 801a6c6:	781b      	ldrb	r3, [r3, #0]
 801a6c8:	021b      	lsls	r3, r3, #8
 801a6ca:	b299      	uxth	r1, r3
 801a6cc:	4b1f      	ldr	r3, [pc, #124]	@ (801a74c <RegionUS915ApplyCFList+0xdc>)
 801a6ce:	681b      	ldr	r3, [r3, #0]
 801a6d0:	7bfa      	ldrb	r2, [r7, #15]
 801a6d2:	4301      	orrs	r1, r0
 801a6d4:	b289      	uxth	r1, r1
 801a6d6:	f502 72d8 	add.w	r2, r2, #432	@ 0x1b0
 801a6da:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
        if( chMaskItr == 4 )
 801a6de:	7bfb      	ldrb	r3, [r7, #15]
 801a6e0:	2b04      	cmp	r3, #4
 801a6e2:	d10f      	bne.n	801a704 <RegionUS915ApplyCFList+0x94>
        {
            RegionNvmGroup2->ChannelsMask[chMaskItr] = RegionNvmGroup2->ChannelsMask[chMaskItr] & CHANNELS_MASK_500KHZ_MASK;
 801a6e4:	4b19      	ldr	r3, [pc, #100]	@ (801a74c <RegionUS915ApplyCFList+0xdc>)
 801a6e6:	681b      	ldr	r3, [r3, #0]
 801a6e8:	7bfa      	ldrb	r2, [r7, #15]
 801a6ea:	f502 72d8 	add.w	r2, r2, #432	@ 0x1b0
 801a6ee:	f833 1012 	ldrh.w	r1, [r3, r2, lsl #1]
 801a6f2:	4b16      	ldr	r3, [pc, #88]	@ (801a74c <RegionUS915ApplyCFList+0xdc>)
 801a6f4:	681b      	ldr	r3, [r3, #0]
 801a6f6:	7bfa      	ldrb	r2, [r7, #15]
 801a6f8:	b2c9      	uxtb	r1, r1
 801a6fa:	b289      	uxth	r1, r1
 801a6fc:	f502 72d8 	add.w	r2, r2, #432	@ 0x1b0
 801a700:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
        }
        // Set the channel mask to the remaining
        RegionNvmGroup1->ChannelsMaskRemaining[chMaskItr] &= RegionNvmGroup2->ChannelsMask[chMaskItr];
 801a704:	4b12      	ldr	r3, [pc, #72]	@ (801a750 <RegionUS915ApplyCFList+0xe0>)
 801a706:	681b      	ldr	r3, [r3, #0]
 801a708:	7bfa      	ldrb	r2, [r7, #15]
 801a70a:	f833 0012 	ldrh.w	r0, [r3, r2, lsl #1]
 801a70e:	4b0f      	ldr	r3, [pc, #60]	@ (801a74c <RegionUS915ApplyCFList+0xdc>)
 801a710:	681b      	ldr	r3, [r3, #0]
 801a712:	7bfa      	ldrb	r2, [r7, #15]
 801a714:	f502 72d8 	add.w	r2, r2, #432	@ 0x1b0
 801a718:	f833 1012 	ldrh.w	r1, [r3, r2, lsl #1]
 801a71c:	4b0c      	ldr	r3, [pc, #48]	@ (801a750 <RegionUS915ApplyCFList+0xe0>)
 801a71e:	681b      	ldr	r3, [r3, #0]
 801a720:	7bfa      	ldrb	r2, [r7, #15]
 801a722:	4001      	ands	r1, r0
 801a724:	b289      	uxth	r1, r1
 801a726:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
    for( uint8_t chMaskItr = 0, cntPayload = 0; chMaskItr <= 4; chMaskItr++, cntPayload+=2 )
 801a72a:	7bfb      	ldrb	r3, [r7, #15]
 801a72c:	3301      	adds	r3, #1
 801a72e:	73fb      	strb	r3, [r7, #15]
 801a730:	7bbb      	ldrb	r3, [r7, #14]
 801a732:	3302      	adds	r3, #2
 801a734:	73bb      	strb	r3, [r7, #14]
 801a736:	7bfb      	ldrb	r3, [r7, #15]
 801a738:	2b04      	cmp	r3, #4
 801a73a:	d9ac      	bls.n	801a696 <RegionUS915ApplyCFList+0x26>
 801a73c:	e002      	b.n	801a744 <RegionUS915ApplyCFList+0xd4>
        return;
 801a73e:	bf00      	nop
 801a740:	e000      	b.n	801a744 <RegionUS915ApplyCFList+0xd4>
        return;
 801a742:	bf00      	nop
    }
#endif /* REGION_US915 */
}
 801a744:	3714      	adds	r7, #20
 801a746:	46bd      	mov	sp, r7
 801a748:	bc80      	pop	{r7}
 801a74a:	4770      	bx	lr
 801a74c:	20001fa8 	.word	0x20001fa8
 801a750:	20001fa4 	.word	0x20001fa4

0801a754 <RegionUS915ChanMaskSet>:

bool RegionUS915ChanMaskSet( ChanMaskSetParams_t* chanMaskSet )
{
 801a754:	b580      	push	{r7, lr}
 801a756:	b084      	sub	sp, #16
 801a758:	af00      	add	r7, sp, #0
 801a75a:	6078      	str	r0, [r7, #4]
#if defined( REGION_US915 )
    uint8_t nbChannels = RegionCommonCountChannels( chanMaskSet->ChannelsMaskIn, 0, 4 );
 801a75c:	687b      	ldr	r3, [r7, #4]
 801a75e:	681b      	ldr	r3, [r3, #0]
 801a760:	2204      	movs	r2, #4
 801a762:	2100      	movs	r1, #0
 801a764:	4618      	mov	r0, r3
 801a766:	f7fd fcf7 	bl	8018158 <RegionCommonCountChannels>
 801a76a:	4603      	mov	r3, r0
 801a76c:	73bb      	strb	r3, [r7, #14]

    // Check the number of active channels
    if( ( nbChannels < 2 ) &&
 801a76e:	7bbb      	ldrb	r3, [r7, #14]
 801a770:	2b01      	cmp	r3, #1
 801a772:	d804      	bhi.n	801a77e <RegionUS915ChanMaskSet+0x2a>
 801a774:	7bbb      	ldrb	r3, [r7, #14]
 801a776:	2b00      	cmp	r3, #0
 801a778:	d001      	beq.n	801a77e <RegionUS915ChanMaskSet+0x2a>
        ( nbChannels > 0 ) )
    {
        return false;
 801a77a:	2300      	movs	r3, #0
 801a77c:	e04a      	b.n	801a814 <RegionUS915ChanMaskSet+0xc0>
    }

    switch( chanMaskSet->ChannelsMaskType )
 801a77e:	687b      	ldr	r3, [r7, #4]
 801a780:	791b      	ldrb	r3, [r3, #4]
 801a782:	2b00      	cmp	r3, #0
 801a784:	d002      	beq.n	801a78c <RegionUS915ChanMaskSet+0x38>
 801a786:	2b01      	cmp	r3, #1
 801a788:	d036      	beq.n	801a7f8 <RegionUS915ChanMaskSet+0xa4>
 801a78a:	e040      	b.n	801a80e <RegionUS915ChanMaskSet+0xba>
    {
        case CHANNELS_MASK:
        {
            RegionCommonChanMaskCopy( RegionNvmGroup2->ChannelsMask, chanMaskSet->ChannelsMaskIn, CHANNELS_MASK_SIZE );
 801a78c:	4b23      	ldr	r3, [pc, #140]	@ (801a81c <RegionUS915ChanMaskSet+0xc8>)
 801a78e:	681b      	ldr	r3, [r3, #0]
 801a790:	f503 7058 	add.w	r0, r3, #864	@ 0x360
 801a794:	687b      	ldr	r3, [r7, #4]
 801a796:	681b      	ldr	r3, [r3, #0]
 801a798:	2206      	movs	r2, #6
 801a79a:	4619      	mov	r1, r3
 801a79c:	f7fd fd08 	bl	80181b0 <RegionCommonChanMaskCopy>

            RegionNvmGroup2->ChannelsDefaultMask[4] = RegionNvmGroup2->ChannelsDefaultMask[4] & CHANNELS_MASK_500KHZ_MASK;
 801a7a0:	4b1e      	ldr	r3, [pc, #120]	@ (801a81c <RegionUS915ChanMaskSet+0xc8>)
 801a7a2:	681b      	ldr	r3, [r3, #0]
 801a7a4:	f8b3 2374 	ldrh.w	r2, [r3, #884]	@ 0x374
 801a7a8:	4b1c      	ldr	r3, [pc, #112]	@ (801a81c <RegionUS915ChanMaskSet+0xc8>)
 801a7aa:	681b      	ldr	r3, [r3, #0]
 801a7ac:	b2d2      	uxtb	r2, r2
 801a7ae:	b292      	uxth	r2, r2
 801a7b0:	f8a3 2374 	strh.w	r2, [r3, #884]	@ 0x374
            RegionNvmGroup2->ChannelsDefaultMask[5] = 0x0000;
 801a7b4:	4b19      	ldr	r3, [pc, #100]	@ (801a81c <RegionUS915ChanMaskSet+0xc8>)
 801a7b6:	681b      	ldr	r3, [r3, #0]
 801a7b8:	2200      	movs	r2, #0
 801a7ba:	f8a3 2376 	strh.w	r2, [r3, #886]	@ 0x376

            for( uint8_t i = 0; i < CHANNELS_MASK_SIZE; i++ )
 801a7be:	2300      	movs	r3, #0
 801a7c0:	73fb      	strb	r3, [r7, #15]
 801a7c2:	e015      	b.n	801a7f0 <RegionUS915ChanMaskSet+0x9c>
            { // Copy-And the channels mask
                RegionNvmGroup1->ChannelsMaskRemaining[i] &= RegionNvmGroup2->ChannelsMask[i];
 801a7c4:	4b16      	ldr	r3, [pc, #88]	@ (801a820 <RegionUS915ChanMaskSet+0xcc>)
 801a7c6:	681b      	ldr	r3, [r3, #0]
 801a7c8:	7bfa      	ldrb	r2, [r7, #15]
 801a7ca:	f833 0012 	ldrh.w	r0, [r3, r2, lsl #1]
 801a7ce:	4b13      	ldr	r3, [pc, #76]	@ (801a81c <RegionUS915ChanMaskSet+0xc8>)
 801a7d0:	681b      	ldr	r3, [r3, #0]
 801a7d2:	7bfa      	ldrb	r2, [r7, #15]
 801a7d4:	f502 72d8 	add.w	r2, r2, #432	@ 0x1b0
 801a7d8:	f833 1012 	ldrh.w	r1, [r3, r2, lsl #1]
 801a7dc:	4b10      	ldr	r3, [pc, #64]	@ (801a820 <RegionUS915ChanMaskSet+0xcc>)
 801a7de:	681b      	ldr	r3, [r3, #0]
 801a7e0:	7bfa      	ldrb	r2, [r7, #15]
 801a7e2:	4001      	ands	r1, r0
 801a7e4:	b289      	uxth	r1, r1
 801a7e6:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
            for( uint8_t i = 0; i < CHANNELS_MASK_SIZE; i++ )
 801a7ea:	7bfb      	ldrb	r3, [r7, #15]
 801a7ec:	3301      	adds	r3, #1
 801a7ee:	73fb      	strb	r3, [r7, #15]
 801a7f0:	7bfb      	ldrb	r3, [r7, #15]
 801a7f2:	2b05      	cmp	r3, #5
 801a7f4:	d9e6      	bls.n	801a7c4 <RegionUS915ChanMaskSet+0x70>
            }
            break;
 801a7f6:	e00c      	b.n	801a812 <RegionUS915ChanMaskSet+0xbe>
        }
        case CHANNELS_DEFAULT_MASK:
        {
            RegionCommonChanMaskCopy( RegionNvmGroup2->ChannelsDefaultMask, chanMaskSet->ChannelsMaskIn, CHANNELS_MASK_SIZE );
 801a7f8:	4b08      	ldr	r3, [pc, #32]	@ (801a81c <RegionUS915ChanMaskSet+0xc8>)
 801a7fa:	681b      	ldr	r3, [r3, #0]
 801a7fc:	f503 705b 	add.w	r0, r3, #876	@ 0x36c
 801a800:	687b      	ldr	r3, [r7, #4]
 801a802:	681b      	ldr	r3, [r3, #0]
 801a804:	2206      	movs	r2, #6
 801a806:	4619      	mov	r1, r3
 801a808:	f7fd fcd2 	bl	80181b0 <RegionCommonChanMaskCopy>
            break;
 801a80c:	e001      	b.n	801a812 <RegionUS915ChanMaskSet+0xbe>
        }
        default:
            return false;
 801a80e:	2300      	movs	r3, #0
 801a810:	e000      	b.n	801a814 <RegionUS915ChanMaskSet+0xc0>
    }
    return true;
 801a812:	2301      	movs	r3, #1
#else
    return false;
#endif /* REGION_US915 */
}
 801a814:	4618      	mov	r0, r3
 801a816:	3710      	adds	r7, #16
 801a818:	46bd      	mov	sp, r7
 801a81a:	bd80      	pop	{r7, pc}
 801a81c:	20001fa8 	.word	0x20001fa8
 801a820:	20001fa4 	.word	0x20001fa4

0801a824 <RegionUS915ComputeRxWindowParameters>:

void RegionUS915ComputeRxWindowParameters( int8_t datarate, uint8_t minRxSymbols, uint32_t rxError, RxConfigParams_t *rxConfigParams )
{
 801a824:	b580      	push	{r7, lr}
 801a826:	b088      	sub	sp, #32
 801a828:	af02      	add	r7, sp, #8
 801a82a:	60ba      	str	r2, [r7, #8]
 801a82c:	607b      	str	r3, [r7, #4]
 801a82e:	4603      	mov	r3, r0
 801a830:	73fb      	strb	r3, [r7, #15]
 801a832:	460b      	mov	r3, r1
 801a834:	73bb      	strb	r3, [r7, #14]
#if defined( REGION_US915 )
    uint32_t tSymbolInUs = 0;
 801a836:	2300      	movs	r3, #0
 801a838:	617b      	str	r3, [r7, #20]

    // Get the datarate, perform a boundary check
    rxConfigParams->Datarate = MIN( datarate, US915_RX_MAX_DATARATE );
 801a83a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801a83e:	2b0d      	cmp	r3, #13
 801a840:	bfa8      	it	ge
 801a842:	230d      	movge	r3, #13
 801a844:	b25a      	sxtb	r2, r3
 801a846:	687b      	ldr	r3, [r7, #4]
 801a848:	705a      	strb	r2, [r3, #1]
    rxConfigParams->Bandwidth = RegionCommonGetBandwidth( rxConfigParams->Datarate, BandwidthsUS915 );
 801a84a:	687b      	ldr	r3, [r7, #4]
 801a84c:	f993 3001 	ldrsb.w	r3, [r3, #1]
 801a850:	4916      	ldr	r1, [pc, #88]	@ (801a8ac <RegionUS915ComputeRxWindowParameters+0x88>)
 801a852:	4618      	mov	r0, r3
 801a854:	f7fe f928 	bl	8018aa8 <RegionCommonGetBandwidth>
 801a858:	4603      	mov	r3, r0
 801a85a:	b2da      	uxtb	r2, r3
 801a85c:	687b      	ldr	r3, [r7, #4]
 801a85e:	709a      	strb	r2, [r3, #2]

    tSymbolInUs = RegionCommonComputeSymbolTimeLoRa( DataratesUS915[rxConfigParams->Datarate], BandwidthsUS915[rxConfigParams->Datarate] );
 801a860:	687b      	ldr	r3, [r7, #4]
 801a862:	f993 3001 	ldrsb.w	r3, [r3, #1]
 801a866:	461a      	mov	r2, r3
 801a868:	4b11      	ldr	r3, [pc, #68]	@ (801a8b0 <RegionUS915ComputeRxWindowParameters+0x8c>)
 801a86a:	5c9a      	ldrb	r2, [r3, r2]
 801a86c:	687b      	ldr	r3, [r7, #4]
 801a86e:	f993 3001 	ldrsb.w	r3, [r3, #1]
 801a872:	4619      	mov	r1, r3
 801a874:	4b0d      	ldr	r3, [pc, #52]	@ (801a8ac <RegionUS915ComputeRxWindowParameters+0x88>)
 801a876:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 801a87a:	4619      	mov	r1, r3
 801a87c:	4610      	mov	r0, r2
 801a87e:	f7fd fe91 	bl	80185a4 <RegionCommonComputeSymbolTimeLoRa>
 801a882:	6178      	str	r0, [r7, #20]

    RegionCommonComputeRxWindowParameters( tSymbolInUs, minRxSymbols, rxError, Radio.GetWakeupTime( ), &rxConfigParams->WindowTimeout, &rxConfigParams->WindowOffset );
 801a884:	4b0b      	ldr	r3, [pc, #44]	@ (801a8b4 <RegionUS915ComputeRxWindowParameters+0x90>)
 801a886:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 801a888:	4798      	blx	r3
 801a88a:	687b      	ldr	r3, [r7, #4]
 801a88c:	3308      	adds	r3, #8
 801a88e:	687a      	ldr	r2, [r7, #4]
 801a890:	320c      	adds	r2, #12
 801a892:	7bb9      	ldrb	r1, [r7, #14]
 801a894:	9201      	str	r2, [sp, #4]
 801a896:	9300      	str	r3, [sp, #0]
 801a898:	4603      	mov	r3, r0
 801a89a:	68ba      	ldr	r2, [r7, #8]
 801a89c:	6978      	ldr	r0, [r7, #20]
 801a89e:	f7fd fea7 	bl	80185f0 <RegionCommonComputeRxWindowParameters>
#endif /* REGION_US915 */
}
 801a8a2:	bf00      	nop
 801a8a4:	3718      	adds	r7, #24
 801a8a6:	46bd      	mov	sp, r7
 801a8a8:	bd80      	pop	{r7, pc}
 801a8aa:	bf00      	nop
 801a8ac:	08023e88 	.word	0x08023e88
 801a8b0:	08023e78 	.word	0x08023e78
 801a8b4:	08023efc 	.word	0x08023efc

0801a8b8 <RegionUS915RxConfig>:

bool RegionUS915RxConfig( RxConfigParams_t* rxConfig, int8_t* datarate )
{
 801a8b8:	b590      	push	{r4, r7, lr}
 801a8ba:	b091      	sub	sp, #68	@ 0x44
 801a8bc:	af0a      	add	r7, sp, #40	@ 0x28
 801a8be:	6078      	str	r0, [r7, #4]
 801a8c0:	6039      	str	r1, [r7, #0]
#if defined( REGION_US915 )
    int8_t dr = rxConfig->Datarate;
 801a8c2:	687b      	ldr	r3, [r7, #4]
 801a8c4:	785b      	ldrb	r3, [r3, #1]
 801a8c6:	73fb      	strb	r3, [r7, #15]
    uint8_t maxPayload = 0;
 801a8c8:	2300      	movs	r3, #0
 801a8ca:	75fb      	strb	r3, [r7, #23]
    int8_t phyDr = 0;
 801a8cc:	2300      	movs	r3, #0
 801a8ce:	73bb      	strb	r3, [r7, #14]
    uint32_t frequency = rxConfig->Frequency;
 801a8d0:	687b      	ldr	r3, [r7, #4]
 801a8d2:	685b      	ldr	r3, [r3, #4]
 801a8d4:	613b      	str	r3, [r7, #16]

    if( Radio.GetStatus( ) != RF_IDLE )
 801a8d6:	4b34      	ldr	r3, [pc, #208]	@ (801a9a8 <RegionUS915RxConfig+0xf0>)
 801a8d8:	685b      	ldr	r3, [r3, #4]
 801a8da:	4798      	blx	r3
 801a8dc:	4603      	mov	r3, r0
 801a8de:	2b00      	cmp	r3, #0
 801a8e0:	d001      	beq.n	801a8e6 <RegionUS915RxConfig+0x2e>
    {
        return false;
 801a8e2:	2300      	movs	r3, #0
 801a8e4:	e05c      	b.n	801a9a0 <RegionUS915RxConfig+0xe8>
    }

    if( rxConfig->RxSlot == RX_SLOT_WIN_1 )
 801a8e6:	687b      	ldr	r3, [r7, #4]
 801a8e8:	7cdb      	ldrb	r3, [r3, #19]
 801a8ea:	2b00      	cmp	r3, #0
 801a8ec:	d109      	bne.n	801a902 <RegionUS915RxConfig+0x4a>
    {
        // Apply window 1 frequency
        frequency = US915_FIRST_RX1_CHANNEL + ( rxConfig->Channel % 8 ) * US915_STEPWIDTH_RX1_CHANNEL;
 801a8ee:	687b      	ldr	r3, [r7, #4]
 801a8f0:	781b      	ldrb	r3, [r3, #0]
 801a8f2:	f003 0307 	and.w	r3, r3, #7
 801a8f6:	4a2d      	ldr	r2, [pc, #180]	@ (801a9ac <RegionUS915RxConfig+0xf4>)
 801a8f8:	fb03 f202 	mul.w	r2, r3, r2
 801a8fc:	4b2c      	ldr	r3, [pc, #176]	@ (801a9b0 <RegionUS915RxConfig+0xf8>)
 801a8fe:	4413      	add	r3, r2
 801a900:	613b      	str	r3, [r7, #16]
    }

    // Read the physical datarate from the datarates table
    phyDr = DataratesUS915[dr];
 801a902:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801a906:	4a2b      	ldr	r2, [pc, #172]	@ (801a9b4 <RegionUS915RxConfig+0xfc>)
 801a908:	5cd3      	ldrb	r3, [r2, r3]
 801a90a:	73bb      	strb	r3, [r7, #14]

    Radio.SetChannel( frequency );
 801a90c:	4b26      	ldr	r3, [pc, #152]	@ (801a9a8 <RegionUS915RxConfig+0xf0>)
 801a90e:	68db      	ldr	r3, [r3, #12]
 801a910:	6938      	ldr	r0, [r7, #16]
 801a912:	4798      	blx	r3

    // Radio configuration
    Radio.SetRxConfig( MODEM_LORA, rxConfig->Bandwidth, phyDr, 1, 0, 8, rxConfig->WindowTimeout, false, 0, false, 0, 0, true, rxConfig->RxContinuous );
 801a914:	4b24      	ldr	r3, [pc, #144]	@ (801a9a8 <RegionUS915RxConfig+0xf0>)
 801a916:	699c      	ldr	r4, [r3, #24]
 801a918:	687b      	ldr	r3, [r7, #4]
 801a91a:	789b      	ldrb	r3, [r3, #2]
 801a91c:	4618      	mov	r0, r3
 801a91e:	f997 100e 	ldrsb.w	r1, [r7, #14]
 801a922:	687b      	ldr	r3, [r7, #4]
 801a924:	689b      	ldr	r3, [r3, #8]
 801a926:	b29b      	uxth	r3, r3
 801a928:	687a      	ldr	r2, [r7, #4]
 801a92a:	7c92      	ldrb	r2, [r2, #18]
 801a92c:	9209      	str	r2, [sp, #36]	@ 0x24
 801a92e:	2201      	movs	r2, #1
 801a930:	9208      	str	r2, [sp, #32]
 801a932:	2200      	movs	r2, #0
 801a934:	9207      	str	r2, [sp, #28]
 801a936:	2200      	movs	r2, #0
 801a938:	9206      	str	r2, [sp, #24]
 801a93a:	2200      	movs	r2, #0
 801a93c:	9205      	str	r2, [sp, #20]
 801a93e:	2200      	movs	r2, #0
 801a940:	9204      	str	r2, [sp, #16]
 801a942:	2200      	movs	r2, #0
 801a944:	9203      	str	r2, [sp, #12]
 801a946:	9302      	str	r3, [sp, #8]
 801a948:	2308      	movs	r3, #8
 801a94a:	9301      	str	r3, [sp, #4]
 801a94c:	2300      	movs	r3, #0
 801a94e:	9300      	str	r3, [sp, #0]
 801a950:	2301      	movs	r3, #1
 801a952:	460a      	mov	r2, r1
 801a954:	4601      	mov	r1, r0
 801a956:	2001      	movs	r0, #1
 801a958:	47a0      	blx	r4

    if( rxConfig->RepeaterSupport == true )
 801a95a:	687b      	ldr	r3, [r7, #4]
 801a95c:	7c5b      	ldrb	r3, [r3, #17]
 801a95e:	2b00      	cmp	r3, #0
 801a960:	d005      	beq.n	801a96e <RegionUS915RxConfig+0xb6>
    {
        maxPayload = MaxPayloadOfDatarateRepeaterUS915[dr];
 801a962:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801a966:	4a14      	ldr	r2, [pc, #80]	@ (801a9b8 <RegionUS915RxConfig+0x100>)
 801a968:	5cd3      	ldrb	r3, [r2, r3]
 801a96a:	75fb      	strb	r3, [r7, #23]
 801a96c:	e004      	b.n	801a978 <RegionUS915RxConfig+0xc0>
    }
    else
    {
        maxPayload = MaxPayloadOfDatarateUS915[dr];
 801a96e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801a972:	4a12      	ldr	r2, [pc, #72]	@ (801a9bc <RegionUS915RxConfig+0x104>)
 801a974:	5cd3      	ldrb	r3, [r2, r3]
 801a976:	75fb      	strb	r3, [r7, #23]
    }

    Radio.SetMaxPayloadLength( MODEM_LORA, maxPayload + LORAMAC_FRAME_PAYLOAD_OVERHEAD_SIZE );
 801a978:	4b0b      	ldr	r3, [pc, #44]	@ (801a9a8 <RegionUS915RxConfig+0xf0>)
 801a97a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 801a97c:	7dfa      	ldrb	r2, [r7, #23]
 801a97e:	320d      	adds	r2, #13
 801a980:	b2d2      	uxtb	r2, r2
 801a982:	4611      	mov	r1, r2
 801a984:	2001      	movs	r0, #1
 801a986:	4798      	blx	r3

    RegionCommonRxConfigPrint(rxConfig->RxSlot, frequency, dr);
 801a988:	687b      	ldr	r3, [r7, #4]
 801a98a:	7cdb      	ldrb	r3, [r3, #19]
 801a98c:	f997 200f 	ldrsb.w	r2, [r7, #15]
 801a990:	6939      	ldr	r1, [r7, #16]
 801a992:	4618      	mov	r0, r3
 801a994:	f7fe f8a6 	bl	8018ae4 <RegionCommonRxConfigPrint>

    *datarate = (uint8_t) dr;
 801a998:	683b      	ldr	r3, [r7, #0]
 801a99a:	7bfa      	ldrb	r2, [r7, #15]
 801a99c:	701a      	strb	r2, [r3, #0]
    return true;
 801a99e:	2301      	movs	r3, #1
#else
    return false;
#endif /* REGION_US915 */
}
 801a9a0:	4618      	mov	r0, r3
 801a9a2:	371c      	adds	r7, #28
 801a9a4:	46bd      	mov	sp, r7
 801a9a6:	bd90      	pop	{r4, r7, pc}
 801a9a8:	08023efc 	.word	0x08023efc
 801a9ac:	000927c0 	.word	0x000927c0
 801a9b0:	370870a0 	.word	0x370870a0
 801a9b4:	08023e78 	.word	0x08023e78
 801a9b8:	08023eec 	.word	0x08023eec
 801a9bc:	08023edc 	.word	0x08023edc

0801a9c0 <RegionUS915TxConfig>:

bool RegionUS915TxConfig( TxConfigParams_t* txConfig, int8_t* txPower, TimerTime_t* txTimeOnAir )
{
 801a9c0:	b590      	push	{r4, r7, lr}
 801a9c2:	b093      	sub	sp, #76	@ 0x4c
 801a9c4:	af0a      	add	r7, sp, #40	@ 0x28
 801a9c6:	60f8      	str	r0, [r7, #12]
 801a9c8:	60b9      	str	r1, [r7, #8]
 801a9ca:	607a      	str	r2, [r7, #4]
#if defined( REGION_US915 )
    int8_t phyDr = DataratesUS915[txConfig->Datarate];
 801a9cc:	68fb      	ldr	r3, [r7, #12]
 801a9ce:	f993 3001 	ldrsb.w	r3, [r3, #1]
 801a9d2:	461a      	mov	r2, r3
 801a9d4:	4b49      	ldr	r3, [pc, #292]	@ (801aafc <RegionUS915TxConfig+0x13c>)
 801a9d6:	5c9b      	ldrb	r3, [r3, r2]
 801a9d8:	77fb      	strb	r3, [r7, #31]
#if (defined( REGION_VERSION ) && ( REGION_VERSION == 0x01010003 ))
    int8_t txPowerLimited = LimitTxPower( txConfig->TxPower, RegionNvmGroup1->Bands[RegionNvmGroup2->Channels[txConfig->Channel].Band].TxMaxPower, txConfig->Datarate, RegionNvmGroup2->ChannelsMask );
#elif (defined( REGION_VERSION ) && (( REGION_VERSION == 0x02010001 ) || ( REGION_VERSION == 0x02010003 )))
    int8_t txPowerLimited = LimitTxPower( txConfig->TxPower, RegionBands[RegionNvmGroup2->Channels[txConfig->Channel].Band].TxMaxPower, txConfig->Datarate, RegionNvmGroup2->ChannelsMask );
 801a9da:	68fb      	ldr	r3, [r7, #12]
 801a9dc:	f993 0002 	ldrsb.w	r0, [r3, #2]
 801a9e0:	4b47      	ldr	r3, [pc, #284]	@ (801ab00 <RegionUS915TxConfig+0x140>)
 801a9e2:	681a      	ldr	r2, [r3, #0]
 801a9e4:	4b47      	ldr	r3, [pc, #284]	@ (801ab04 <RegionUS915TxConfig+0x144>)
 801a9e6:	6819      	ldr	r1, [r3, #0]
 801a9e8:	68fb      	ldr	r3, [r7, #12]
 801a9ea:	781b      	ldrb	r3, [r3, #0]
 801a9ec:	461c      	mov	r4, r3
 801a9ee:	4623      	mov	r3, r4
 801a9f0:	005b      	lsls	r3, r3, #1
 801a9f2:	4423      	add	r3, r4
 801a9f4:	009b      	lsls	r3, r3, #2
 801a9f6:	440b      	add	r3, r1
 801a9f8:	3309      	adds	r3, #9
 801a9fa:	781b      	ldrb	r3, [r3, #0]
 801a9fc:	4619      	mov	r1, r3
 801a9fe:	460b      	mov	r3, r1
 801aa00:	005b      	lsls	r3, r3, #1
 801aa02:	440b      	add	r3, r1
 801aa04:	00db      	lsls	r3, r3, #3
 801aa06:	4413      	add	r3, r2
 801aa08:	f993 1002 	ldrsb.w	r1, [r3, #2]
 801aa0c:	68fb      	ldr	r3, [r7, #12]
 801aa0e:	f993 2001 	ldrsb.w	r2, [r3, #1]
 801aa12:	4b3c      	ldr	r3, [pc, #240]	@ (801ab04 <RegionUS915TxConfig+0x144>)
 801aa14:	681b      	ldr	r3, [r3, #0]
 801aa16:	f503 7358 	add.w	r3, r3, #864	@ 0x360
 801aa1a:	f7ff fa4f 	bl	8019ebc <LimitTxPower>
 801aa1e:	4603      	mov	r3, r0
 801aa20:	77bb      	strb	r3, [r7, #30]
#endif /* REGION_VERSION */

    uint32_t bandwidth = RegionCommonGetBandwidth( txConfig->Datarate, BandwidthsUS915 );
 801aa22:	68fb      	ldr	r3, [r7, #12]
 801aa24:	f993 3001 	ldrsb.w	r3, [r3, #1]
 801aa28:	4937      	ldr	r1, [pc, #220]	@ (801ab08 <RegionUS915TxConfig+0x148>)
 801aa2a:	4618      	mov	r0, r3
 801aa2c:	f7fe f83c 	bl	8018aa8 <RegionCommonGetBandwidth>
 801aa30:	61b8      	str	r0, [r7, #24]
    int8_t phyTxPower = 0;
 801aa32:	2300      	movs	r3, #0
 801aa34:	75fb      	strb	r3, [r7, #23]

    // Calculate physical TX power
    phyTxPower = RegionCommonComputeTxPower( txPowerLimited, US915_DEFAULT_MAX_ERP, 0 );
 801aa36:	f997 301e 	ldrsb.w	r3, [r7, #30]
 801aa3a:	f04f 0200 	mov.w	r2, #0
 801aa3e:	4933      	ldr	r1, [pc, #204]	@ (801ab0c <RegionUS915TxConfig+0x14c>)
 801aa40:	4618      	mov	r0, r3
 801aa42:	f7fd fe8d 	bl	8018760 <RegionCommonComputeTxPower>
 801aa46:	4603      	mov	r3, r0
 801aa48:	75fb      	strb	r3, [r7, #23]

    // Setup the radio frequency
    Radio.SetChannel( RegionNvmGroup2->Channels[txConfig->Channel].Frequency );
 801aa4a:	4b31      	ldr	r3, [pc, #196]	@ (801ab10 <RegionUS915TxConfig+0x150>)
 801aa4c:	68da      	ldr	r2, [r3, #12]
 801aa4e:	4b2d      	ldr	r3, [pc, #180]	@ (801ab04 <RegionUS915TxConfig+0x144>)
 801aa50:	6819      	ldr	r1, [r3, #0]
 801aa52:	68fb      	ldr	r3, [r7, #12]
 801aa54:	781b      	ldrb	r3, [r3, #0]
 801aa56:	4618      	mov	r0, r3
 801aa58:	4603      	mov	r3, r0
 801aa5a:	005b      	lsls	r3, r3, #1
 801aa5c:	4403      	add	r3, r0
 801aa5e:	009b      	lsls	r3, r3, #2
 801aa60:	440b      	add	r3, r1
 801aa62:	681b      	ldr	r3, [r3, #0]
 801aa64:	4618      	mov	r0, r3
 801aa66:	4790      	blx	r2

    Radio.SetTxConfig( MODEM_LORA, phyTxPower, 0, bandwidth, phyDr, 1, 8, false, true, 0, 0, false, 4000 );
 801aa68:	4b29      	ldr	r3, [pc, #164]	@ (801ab10 <RegionUS915TxConfig+0x150>)
 801aa6a:	69dc      	ldr	r4, [r3, #28]
 801aa6c:	f997 301f 	ldrsb.w	r3, [r7, #31]
 801aa70:	f997 1017 	ldrsb.w	r1, [r7, #23]
 801aa74:	f44f 627a 	mov.w	r2, #4000	@ 0xfa0
 801aa78:	9208      	str	r2, [sp, #32]
 801aa7a:	2200      	movs	r2, #0
 801aa7c:	9207      	str	r2, [sp, #28]
 801aa7e:	2200      	movs	r2, #0
 801aa80:	9206      	str	r2, [sp, #24]
 801aa82:	2200      	movs	r2, #0
 801aa84:	9205      	str	r2, [sp, #20]
 801aa86:	2201      	movs	r2, #1
 801aa88:	9204      	str	r2, [sp, #16]
 801aa8a:	2200      	movs	r2, #0
 801aa8c:	9203      	str	r2, [sp, #12]
 801aa8e:	2208      	movs	r2, #8
 801aa90:	9202      	str	r2, [sp, #8]
 801aa92:	2201      	movs	r2, #1
 801aa94:	9201      	str	r2, [sp, #4]
 801aa96:	9300      	str	r3, [sp, #0]
 801aa98:	69bb      	ldr	r3, [r7, #24]
 801aa9a:	2200      	movs	r2, #0
 801aa9c:	2001      	movs	r0, #1
 801aa9e:	47a0      	blx	r4
    RegionCommonTxConfigPrint(RegionNvmGroup2->Channels[txConfig->Channel].Frequency, txConfig->Datarate);
 801aaa0:	4b18      	ldr	r3, [pc, #96]	@ (801ab04 <RegionUS915TxConfig+0x144>)
 801aaa2:	681a      	ldr	r2, [r3, #0]
 801aaa4:	68fb      	ldr	r3, [r7, #12]
 801aaa6:	781b      	ldrb	r3, [r3, #0]
 801aaa8:	4619      	mov	r1, r3
 801aaaa:	460b      	mov	r3, r1
 801aaac:	005b      	lsls	r3, r3, #1
 801aaae:	440b      	add	r3, r1
 801aab0:	009b      	lsls	r3, r3, #2
 801aab2:	4413      	add	r3, r2
 801aab4:	681a      	ldr	r2, [r3, #0]
 801aab6:	68fb      	ldr	r3, [r7, #12]
 801aab8:	f993 3001 	ldrsb.w	r3, [r3, #1]
 801aabc:	4619      	mov	r1, r3
 801aabe:	4610      	mov	r0, r2
 801aac0:	f7fe f842 	bl	8018b48 <RegionCommonTxConfigPrint>

    // Setup maximum payload length of the radio driver
    Radio.SetMaxPayloadLength( MODEM_LORA, txConfig->PktLen );
 801aac4:	4b12      	ldr	r3, [pc, #72]	@ (801ab10 <RegionUS915TxConfig+0x150>)
 801aac6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 801aac8:	68fa      	ldr	r2, [r7, #12]
 801aaca:	8992      	ldrh	r2, [r2, #12]
 801aacc:	b2d2      	uxtb	r2, r2
 801aace:	4611      	mov	r1, r2
 801aad0:	2001      	movs	r0, #1
 801aad2:	4798      	blx	r3

    // Update time-on-air
    *txTimeOnAir = GetTimeOnAir( txConfig->Datarate, txConfig->PktLen );
 801aad4:	68fb      	ldr	r3, [r7, #12]
 801aad6:	f993 2001 	ldrsb.w	r2, [r3, #1]
 801aada:	68fb      	ldr	r3, [r7, #12]
 801aadc:	899b      	ldrh	r3, [r3, #12]
 801aade:	4619      	mov	r1, r3
 801aae0:	4610      	mov	r0, r2
 801aae2:	f7ff fa65 	bl	8019fb0 <GetTimeOnAir>
 801aae6:	4602      	mov	r2, r0
 801aae8:	687b      	ldr	r3, [r7, #4]
 801aaea:	601a      	str	r2, [r3, #0]

    *txPower = txPowerLimited;
 801aaec:	68bb      	ldr	r3, [r7, #8]
 801aaee:	7fba      	ldrb	r2, [r7, #30]
 801aaf0:	701a      	strb	r2, [r3, #0]
    return true;
 801aaf2:	2301      	movs	r3, #1
#else
    return false;
#endif /* REGION_US915 */
}
 801aaf4:	4618      	mov	r0, r3
 801aaf6:	3724      	adds	r7, #36	@ 0x24
 801aaf8:	46bd      	mov	sp, r7
 801aafa:	bd90      	pop	{r4, r7, pc}
 801aafc:	08023e78 	.word	0x08023e78
 801ab00:	20001fac 	.word	0x20001fac
 801ab04:	20001fa8 	.word	0x20001fa8
 801ab08:	08023e88 	.word	0x08023e88
 801ab0c:	41f00000 	.word	0x41f00000
 801ab10:	08023efc 	.word	0x08023efc

0801ab14 <RegionUS915LinkAdrReq>:

uint8_t RegionUS915LinkAdrReq( LinkAdrReqParams_t* linkAdrReq, int8_t* drOut, int8_t* txPowOut, uint8_t* nbRepOut, uint8_t* nbBytesParsed )
{
 801ab14:	b590      	push	{r4, r7, lr}
 801ab16:	b097      	sub	sp, #92	@ 0x5c
 801ab18:	af00      	add	r7, sp, #0
 801ab1a:	60f8      	str	r0, [r7, #12]
 801ab1c:	60b9      	str	r1, [r7, #8]
 801ab1e:	607a      	str	r2, [r7, #4]
 801ab20:	603b      	str	r3, [r7, #0]
    uint8_t status = 0x07;
 801ab22:	2307      	movs	r3, #7
 801ab24:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
#if defined( REGION_US915 )
    RegionCommonLinkAdrParams_t linkAdrParams = { 0 };
 801ab28:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 801ab2c:	2200      	movs	r2, #0
 801ab2e:	601a      	str	r2, [r3, #0]
 801ab30:	809a      	strh	r2, [r3, #4]
    uint8_t nextIndex = 0;
 801ab32:	2300      	movs	r3, #0
 801ab34:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
    uint8_t bytesProcessed = 0;
 801ab38:	2300      	movs	r3, #0
 801ab3a:	f887 3056 	strb.w	r3, [r7, #86]	@ 0x56
#if (defined( REGION_VERSION ) && ( REGION_VERSION == 0x01010003 ))
    uint16_t channelsMask[CHANNELS_MASK_SIZE] = { 0, 0, 0, 0, 0, 0 };
#elif (defined( REGION_VERSION ) && (( REGION_VERSION == 0x02010001 ) || ( REGION_VERSION == 0x02010003 )))
    uint16_t channelsMask[6] = { 0, 0, 0, 0, 0, 0 };
 801ab3e:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 801ab42:	2200      	movs	r2, #0
 801ab44:	601a      	str	r2, [r3, #0]
 801ab46:	605a      	str	r2, [r3, #4]
 801ab48:	609a      	str	r2, [r3, #8]
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;
    RegionCommonLinkAdrReqVerifyParams_t linkAdrVerifyParams;

    // Initialize local copy of channels mask
    RegionCommonChanMaskCopy( channelsMask, RegionNvmGroup2->ChannelsMask, CHANNELS_MASK_SIZE );
 801ab4a:	4b97      	ldr	r3, [pc, #604]	@ (801ada8 <RegionUS915LinkAdrReq+0x294>)
 801ab4c:	681b      	ldr	r3, [r3, #0]
 801ab4e:	f503 7158 	add.w	r1, r3, #864	@ 0x360
 801ab52:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 801ab56:	2206      	movs	r2, #6
 801ab58:	4618      	mov	r0, r3
 801ab5a:	f7fd fb29 	bl	80181b0 <RegionCommonChanMaskCopy>

    while( bytesProcessed < linkAdrReq->PayloadSize )
 801ab5e:	e11b      	b.n	801ad98 <RegionUS915LinkAdrReq+0x284>
    {
        nextIndex = RegionCommonParseLinkAdrReq( &( linkAdrReq->Payload[bytesProcessed] ), &linkAdrParams );
 801ab60:	68fb      	ldr	r3, [r7, #12]
 801ab62:	685a      	ldr	r2, [r3, #4]
 801ab64:	f897 3056 	ldrb.w	r3, [r7, #86]	@ 0x56
 801ab68:	4413      	add	r3, r2
 801ab6a:	f107 024c 	add.w	r2, r7, #76	@ 0x4c
 801ab6e:	4611      	mov	r1, r2
 801ab70:	4618      	mov	r0, r3
 801ab72:	f7fd fc3d 	bl	80183f0 <RegionCommonParseLinkAdrReq>
 801ab76:	4603      	mov	r3, r0
 801ab78:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53

        if( nextIndex == 0 )
 801ab7c:	f897 3053 	ldrb.w	r3, [r7, #83]	@ 0x53
 801ab80:	2b00      	cmp	r3, #0
 801ab82:	f000 8113 	beq.w	801adac <RegionUS915LinkAdrReq+0x298>
            break; // break loop, since no more request has been found

        // Update bytes processed
        bytesProcessed += nextIndex;
 801ab86:	f897 2056 	ldrb.w	r2, [r7, #86]	@ 0x56
 801ab8a:	f897 3053 	ldrb.w	r3, [r7, #83]	@ 0x53
 801ab8e:	4413      	add	r3, r2
 801ab90:	f887 3056 	strb.w	r3, [r7, #86]	@ 0x56

        // Revert status, as we only check the last ADR request for the channel mask KO
        status = 0x07;
 801ab94:	2307      	movs	r3, #7
 801ab96:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

        if( linkAdrParams.ChMaskCtrl == 6 )
 801ab9a:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 801ab9e:	2b06      	cmp	r3, #6
 801aba0:	d116      	bne.n	801abd0 <RegionUS915LinkAdrReq+0xbc>
        {
            // Enable all 125 kHz channels
            channelsMask[0] = 0xFFFF;
 801aba2:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 801aba6:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
            channelsMask[1] = 0xFFFF;
 801abaa:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 801abae:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
            channelsMask[2] = 0xFFFF;
 801abb2:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 801abb6:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
            channelsMask[3] = 0xFFFF;
 801abba:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 801abbe:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
            // Apply chMask to channels 64 to 71
            channelsMask[4] = linkAdrParams.ChMask & CHANNELS_MASK_500KHZ_MASK;
 801abc2:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 801abc6:	b2db      	uxtb	r3, r3
 801abc8:	b29b      	uxth	r3, r3
 801abca:	f8a7 3048 	strh.w	r3, [r7, #72]	@ 0x48
 801abce:	e0e3      	b.n	801ad98 <RegionUS915LinkAdrReq+0x284>
        }
        else if( linkAdrParams.ChMaskCtrl == 7 )
 801abd0:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 801abd4:	2b07      	cmp	r3, #7
 801abd6:	d112      	bne.n	801abfe <RegionUS915LinkAdrReq+0xea>
        {
            // Disable all 125 kHz channels
            channelsMask[0] = 0x0000;
 801abd8:	2300      	movs	r3, #0
 801abda:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
            channelsMask[1] = 0x0000;
 801abde:	2300      	movs	r3, #0
 801abe0:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
            channelsMask[2] = 0x0000;
 801abe4:	2300      	movs	r3, #0
 801abe6:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
            channelsMask[3] = 0x0000;
 801abea:	2300      	movs	r3, #0
 801abec:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
            // Apply chMask to channels 64 to 71
            channelsMask[4] = linkAdrParams.ChMask & CHANNELS_MASK_500KHZ_MASK;
 801abf0:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 801abf4:	b2db      	uxtb	r3, r3
 801abf6:	b29b      	uxth	r3, r3
 801abf8:	f8a7 3048 	strh.w	r3, [r7, #72]	@ 0x48
 801abfc:	e0cc      	b.n	801ad98 <RegionUS915LinkAdrReq+0x284>
        }
        else if( linkAdrParams.ChMaskCtrl == 5 )
 801abfe:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 801ac02:	2b05      	cmp	r3, #5
 801ac04:	f040 80bf 	bne.w	801ad86 <RegionUS915LinkAdrReq+0x272>
        {
            // Start value for comparison
            uint8_t bitMask = 1;
 801ac08:	2301      	movs	r3, #1
 801ac0a:	f887 3052 	strb.w	r3, [r7, #82]	@ 0x52

            // cntChannelMask for channelsMask[0] until channelsMask[3]
            uint8_t cntChannelMask = 0;
 801ac0e:	2300      	movs	r3, #0
 801ac10:	f887 3055 	strb.w	r3, [r7, #85]	@ 0x55

            // i will be 1, 2, 3, ..., 7
            for( uint8_t i = 0; i <= 7; i++ )
 801ac14:	2300      	movs	r3, #0
 801ac16:	f887 3054 	strb.w	r3, [r7, #84]	@ 0x54
 801ac1a:	e0ae      	b.n	801ad7a <RegionUS915LinkAdrReq+0x266>
            {
                // 8 MSBs of ChMask are RFU
                // Checking if the ChMask is set, then true
                if( ( ( linkAdrParams.ChMask & 0x00FF ) & ( bitMask << i ) ) != 0 )
 801ac1c:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 801ac20:	b2da      	uxtb	r2, r3
 801ac22:	f897 1052 	ldrb.w	r1, [r7, #82]	@ 0x52
 801ac26:	f897 3054 	ldrb.w	r3, [r7, #84]	@ 0x54
 801ac2a:	fa01 f303 	lsl.w	r3, r1, r3
 801ac2e:	4013      	ands	r3, r2
 801ac30:	2b00      	cmp	r3, #0
 801ac32:	d04d      	beq.n	801acd0 <RegionUS915LinkAdrReq+0x1bc>
                {
                    if( ( i % 2 ) == 0 )
 801ac34:	f897 3054 	ldrb.w	r3, [r7, #84]	@ 0x54
 801ac38:	f003 0301 	and.w	r3, r3, #1
 801ac3c:	b2db      	uxtb	r3, r3
 801ac3e:	2b00      	cmp	r3, #0
 801ac40:	d120      	bne.n	801ac84 <RegionUS915LinkAdrReq+0x170>
                    {
                        // Enable a bank of 8 125kHz channels, 8 LSBs
                        channelsMask[cntChannelMask] |= 0x00FF;
 801ac42:	f897 3055 	ldrb.w	r3, [r7, #85]	@ 0x55
 801ac46:	005b      	lsls	r3, r3, #1
 801ac48:	3358      	adds	r3, #88	@ 0x58
 801ac4a:	443b      	add	r3, r7
 801ac4c:	f833 2c18 	ldrh.w	r2, [r3, #-24]
 801ac50:	f897 3055 	ldrb.w	r3, [r7, #85]	@ 0x55
 801ac54:	f042 02ff 	orr.w	r2, r2, #255	@ 0xff
 801ac58:	b292      	uxth	r2, r2
 801ac5a:	005b      	lsls	r3, r3, #1
 801ac5c:	3358      	adds	r3, #88	@ 0x58
 801ac5e:	443b      	add	r3, r7
 801ac60:	f823 2c18 	strh.w	r2, [r3, #-24]
                        // Enable the corresponding 500kHz channel
                        channelsMask[4] |= ( bitMask << i );
 801ac64:	f8b7 3048 	ldrh.w	r3, [r7, #72]	@ 0x48
 801ac68:	b21a      	sxth	r2, r3
 801ac6a:	f897 1052 	ldrb.w	r1, [r7, #82]	@ 0x52
 801ac6e:	f897 3054 	ldrb.w	r3, [r7, #84]	@ 0x54
 801ac72:	fa01 f303 	lsl.w	r3, r1, r3
 801ac76:	b21b      	sxth	r3, r3
 801ac78:	4313      	orrs	r3, r2
 801ac7a:	b21b      	sxth	r3, r3
 801ac7c:	b29b      	uxth	r3, r3
 801ac7e:	f8a7 3048 	strh.w	r3, [r7, #72]	@ 0x48
 801ac82:	e075      	b.n	801ad70 <RegionUS915LinkAdrReq+0x25c>
                    }
                    else
                    {
                        // Enable a bank of 8 125kHz channels, 8 MSBs
                        channelsMask[cntChannelMask] |= 0xFF00;
 801ac84:	f897 3055 	ldrb.w	r3, [r7, #85]	@ 0x55
 801ac88:	005b      	lsls	r3, r3, #1
 801ac8a:	3358      	adds	r3, #88	@ 0x58
 801ac8c:	443b      	add	r3, r7
 801ac8e:	f833 2c18 	ldrh.w	r2, [r3, #-24]
 801ac92:	f897 3055 	ldrb.w	r3, [r7, #85]	@ 0x55
 801ac96:	f062 02ff 	orn	r2, r2, #255	@ 0xff
 801ac9a:	b292      	uxth	r2, r2
 801ac9c:	005b      	lsls	r3, r3, #1
 801ac9e:	3358      	adds	r3, #88	@ 0x58
 801aca0:	443b      	add	r3, r7
 801aca2:	f823 2c18 	strh.w	r2, [r3, #-24]
                        // Enable the corresponding 500kHz channel
                        channelsMask[4] |= ( bitMask << i );
 801aca6:	f8b7 3048 	ldrh.w	r3, [r7, #72]	@ 0x48
 801acaa:	b21a      	sxth	r2, r3
 801acac:	f897 1052 	ldrb.w	r1, [r7, #82]	@ 0x52
 801acb0:	f897 3054 	ldrb.w	r3, [r7, #84]	@ 0x54
 801acb4:	fa01 f303 	lsl.w	r3, r1, r3
 801acb8:	b21b      	sxth	r3, r3
 801acba:	4313      	orrs	r3, r2
 801acbc:	b21b      	sxth	r3, r3
 801acbe:	b29b      	uxth	r3, r3
 801acc0:	f8a7 3048 	strh.w	r3, [r7, #72]	@ 0x48
                        // cntChannelMask increment for uneven i
                        cntChannelMask++;
 801acc4:	f897 3055 	ldrb.w	r3, [r7, #85]	@ 0x55
 801acc8:	3301      	adds	r3, #1
 801acca:	f887 3055 	strb.w	r3, [r7, #85]	@ 0x55
 801acce:	e04f      	b.n	801ad70 <RegionUS915LinkAdrReq+0x25c>
                    }
                }
                // ChMask is not set
                else
                {
                    if( ( i % 2 ) == 0 )
 801acd0:	f897 3054 	ldrb.w	r3, [r7, #84]	@ 0x54
 801acd4:	f003 0301 	and.w	r3, r3, #1
 801acd8:	b2db      	uxtb	r3, r3
 801acda:	2b00      	cmp	r3, #0
 801acdc:	d122      	bne.n	801ad24 <RegionUS915LinkAdrReq+0x210>
                    {
                        // Disable a bank of 8 125kHz channels, 8 LSBs
                        channelsMask[cntChannelMask] &= 0xFF00;
 801acde:	f897 3055 	ldrb.w	r3, [r7, #85]	@ 0x55
 801ace2:	005b      	lsls	r3, r3, #1
 801ace4:	3358      	adds	r3, #88	@ 0x58
 801ace6:	443b      	add	r3, r7
 801ace8:	f833 2c18 	ldrh.w	r2, [r3, #-24]
 801acec:	f897 3055 	ldrb.w	r3, [r7, #85]	@ 0x55
 801acf0:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 801acf4:	b292      	uxth	r2, r2
 801acf6:	005b      	lsls	r3, r3, #1
 801acf8:	3358      	adds	r3, #88	@ 0x58
 801acfa:	443b      	add	r3, r7
 801acfc:	f823 2c18 	strh.w	r2, [r3, #-24]
                        // Disable the corresponding 500kHz channel
                        channelsMask[4] &= ~( bitMask << i );
 801ad00:	f8b7 3048 	ldrh.w	r3, [r7, #72]	@ 0x48
 801ad04:	b21a      	sxth	r2, r3
 801ad06:	f897 1052 	ldrb.w	r1, [r7, #82]	@ 0x52
 801ad0a:	f897 3054 	ldrb.w	r3, [r7, #84]	@ 0x54
 801ad0e:	fa01 f303 	lsl.w	r3, r1, r3
 801ad12:	b21b      	sxth	r3, r3
 801ad14:	43db      	mvns	r3, r3
 801ad16:	b21b      	sxth	r3, r3
 801ad18:	4013      	ands	r3, r2
 801ad1a:	b21b      	sxth	r3, r3
 801ad1c:	b29b      	uxth	r3, r3
 801ad1e:	f8a7 3048 	strh.w	r3, [r7, #72]	@ 0x48
 801ad22:	e025      	b.n	801ad70 <RegionUS915LinkAdrReq+0x25c>
                    }
                    else
                    {
                        // Enable a bank of 8 125kHz channels, 8 MSBs
                        channelsMask[cntChannelMask] &= 0x00FF;
 801ad24:	f897 3055 	ldrb.w	r3, [r7, #85]	@ 0x55
 801ad28:	005b      	lsls	r3, r3, #1
 801ad2a:	3358      	adds	r3, #88	@ 0x58
 801ad2c:	443b      	add	r3, r7
 801ad2e:	f833 2c18 	ldrh.w	r2, [r3, #-24]
 801ad32:	f897 3055 	ldrb.w	r3, [r7, #85]	@ 0x55
 801ad36:	b2d2      	uxtb	r2, r2
 801ad38:	b292      	uxth	r2, r2
 801ad3a:	005b      	lsls	r3, r3, #1
 801ad3c:	3358      	adds	r3, #88	@ 0x58
 801ad3e:	443b      	add	r3, r7
 801ad40:	f823 2c18 	strh.w	r2, [r3, #-24]
                        // Disable the corresponding 500kHz channel
                        channelsMask[4] &= ~( bitMask << i );
 801ad44:	f8b7 3048 	ldrh.w	r3, [r7, #72]	@ 0x48
 801ad48:	b21a      	sxth	r2, r3
 801ad4a:	f897 1052 	ldrb.w	r1, [r7, #82]	@ 0x52
 801ad4e:	f897 3054 	ldrb.w	r3, [r7, #84]	@ 0x54
 801ad52:	fa01 f303 	lsl.w	r3, r1, r3
 801ad56:	b21b      	sxth	r3, r3
 801ad58:	43db      	mvns	r3, r3
 801ad5a:	b21b      	sxth	r3, r3
 801ad5c:	4013      	ands	r3, r2
 801ad5e:	b21b      	sxth	r3, r3
 801ad60:	b29b      	uxth	r3, r3
 801ad62:	f8a7 3048 	strh.w	r3, [r7, #72]	@ 0x48
                        // cntChannelMask increment for uneven i
                        cntChannelMask++;
 801ad66:	f897 3055 	ldrb.w	r3, [r7, #85]	@ 0x55
 801ad6a:	3301      	adds	r3, #1
 801ad6c:	f887 3055 	strb.w	r3, [r7, #85]	@ 0x55
            for( uint8_t i = 0; i <= 7; i++ )
 801ad70:	f897 3054 	ldrb.w	r3, [r7, #84]	@ 0x54
 801ad74:	3301      	adds	r3, #1
 801ad76:	f887 3054 	strb.w	r3, [r7, #84]	@ 0x54
 801ad7a:	f897 3054 	ldrb.w	r3, [r7, #84]	@ 0x54
 801ad7e:	2b07      	cmp	r3, #7
 801ad80:	f67f af4c 	bls.w	801ac1c <RegionUS915LinkAdrReq+0x108>
 801ad84:	e008      	b.n	801ad98 <RegionUS915LinkAdrReq+0x284>
                }
            }
        }
        else
        {
            channelsMask[linkAdrParams.ChMaskCtrl] = linkAdrParams.ChMask;
 801ad86:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 801ad8a:	f8b7 2050 	ldrh.w	r2, [r7, #80]	@ 0x50
 801ad8e:	005b      	lsls	r3, r3, #1
 801ad90:	3358      	adds	r3, #88	@ 0x58
 801ad92:	443b      	add	r3, r7
 801ad94:	f823 2c18 	strh.w	r2, [r3, #-24]
    while( bytesProcessed < linkAdrReq->PayloadSize )
 801ad98:	68fb      	ldr	r3, [r7, #12]
 801ad9a:	7a1b      	ldrb	r3, [r3, #8]
 801ad9c:	f897 2056 	ldrb.w	r2, [r7, #86]	@ 0x56
 801ada0:	429a      	cmp	r2, r3
 801ada2:	f4ff aedd 	bcc.w	801ab60 <RegionUS915LinkAdrReq+0x4c>
 801ada6:	e002      	b.n	801adae <RegionUS915LinkAdrReq+0x29a>
 801ada8:	20001fa8 	.word	0x20001fa8
            break; // break loop, since no more request has been found
 801adac:	bf00      	nop
        }
    }

    // FCC 15.247 paragraph F mandates to hop on at least 2 125 kHz channels
    if( ( linkAdrParams.Datarate < DR_4 ) && ( RegionCommonCountChannels( channelsMask, 0, 4 ) < 2 ) )
 801adae:	f997 304d 	ldrsb.w	r3, [r7, #77]	@ 0x4d
 801adb2:	2b03      	cmp	r3, #3
 801adb4:	dc0f      	bgt.n	801add6 <RegionUS915LinkAdrReq+0x2c2>
 801adb6:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 801adba:	2204      	movs	r2, #4
 801adbc:	2100      	movs	r1, #0
 801adbe:	4618      	mov	r0, r3
 801adc0:	f7fd f9ca 	bl	8018158 <RegionCommonCountChannels>
 801adc4:	4603      	mov	r3, r0
 801adc6:	2b01      	cmp	r3, #1
 801adc8:	d805      	bhi.n	801add6 <RegionUS915LinkAdrReq+0x2c2>
    {
        status &= 0xFE; // Channel mask KO
 801adca:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 801adce:	f023 0301 	bic.w	r3, r3, #1
 801add2:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
    }

    // Get the minimum possible datarate
    getPhy.Attribute = PHY_MIN_TX_DR;
 801add6:	2302      	movs	r3, #2
 801add8:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
    getPhy.UplinkDwellTime = linkAdrReq->UplinkDwellTime;
 801addc:	68fb      	ldr	r3, [r7, #12]
 801adde:	7a5b      	ldrb	r3, [r3, #9]
 801ade0:	f887 303a 	strb.w	r3, [r7, #58]	@ 0x3a
    phyParam = RegionUS915GetPhyParam( &getPhy );
 801ade4:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 801ade8:	4618      	mov	r0, r3
 801adea:	f7ff f911 	bl	801a010 <RegionUS915GetPhyParam>
 801adee:	4603      	mov	r3, r0
 801adf0:	637b      	str	r3, [r7, #52]	@ 0x34

    linkAdrVerifyParams.Status = status;
 801adf2:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 801adf6:	763b      	strb	r3, [r7, #24]
    linkAdrVerifyParams.AdrEnabled = linkAdrReq->AdrEnabled;
 801adf8:	68fb      	ldr	r3, [r7, #12]
 801adfa:	7a9b      	ldrb	r3, [r3, #10]
 801adfc:	767b      	strb	r3, [r7, #25]
    linkAdrVerifyParams.Datarate = linkAdrParams.Datarate;
 801adfe:	f997 304d 	ldrsb.w	r3, [r7, #77]	@ 0x4d
 801ae02:	76bb      	strb	r3, [r7, #26]
    linkAdrVerifyParams.TxPower = linkAdrParams.TxPower;
 801ae04:	f997 304e 	ldrsb.w	r3, [r7, #78]	@ 0x4e
 801ae08:	76fb      	strb	r3, [r7, #27]
    linkAdrVerifyParams.NbRep = linkAdrParams.NbRep;
 801ae0a:	f897 304c 	ldrb.w	r3, [r7, #76]	@ 0x4c
 801ae0e:	773b      	strb	r3, [r7, #28]
    linkAdrVerifyParams.CurrentDatarate = linkAdrReq->CurrentDatarate;
 801ae10:	68fb      	ldr	r3, [r7, #12]
 801ae12:	f993 300b 	ldrsb.w	r3, [r3, #11]
 801ae16:	777b      	strb	r3, [r7, #29]
    linkAdrVerifyParams.CurrentTxPower = linkAdrReq->CurrentTxPower;
 801ae18:	68fb      	ldr	r3, [r7, #12]
 801ae1a:	f993 300c 	ldrsb.w	r3, [r3, #12]
 801ae1e:	77bb      	strb	r3, [r7, #30]
    linkAdrVerifyParams.CurrentNbRep = linkAdrReq->CurrentNbRep;
 801ae20:	68fb      	ldr	r3, [r7, #12]
 801ae22:	7b5b      	ldrb	r3, [r3, #13]
 801ae24:	b25b      	sxtb	r3, r3
 801ae26:	77fb      	strb	r3, [r7, #31]
    linkAdrVerifyParams.NbChannels = US915_MAX_NB_CHANNELS;
 801ae28:	2348      	movs	r3, #72	@ 0x48
 801ae2a:	f887 3020 	strb.w	r3, [r7, #32]
    linkAdrVerifyParams.ChannelsMask = channelsMask;
 801ae2e:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 801ae32:	627b      	str	r3, [r7, #36]	@ 0x24
    linkAdrVerifyParams.MinDatarate = ( int8_t )phyParam.Value;
 801ae34:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801ae36:	b25b      	sxtb	r3, r3
 801ae38:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
    linkAdrVerifyParams.MaxDatarate = US915_TX_MAX_DATARATE;
 801ae3c:	2304      	movs	r3, #4
 801ae3e:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
    linkAdrVerifyParams.Channels = RegionNvmGroup2->Channels;
 801ae42:	4b3f      	ldr	r3, [pc, #252]	@ (801af40 <RegionUS915LinkAdrReq+0x42c>)
 801ae44:	681b      	ldr	r3, [r3, #0]
 801ae46:	62fb      	str	r3, [r7, #44]	@ 0x2c
    linkAdrVerifyParams.MinTxPower = US915_MIN_TX_POWER;
 801ae48:	230e      	movs	r3, #14
 801ae4a:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
    linkAdrVerifyParams.MaxTxPower = US915_MAX_TX_POWER;
 801ae4e:	2300      	movs	r3, #0
 801ae50:	f887 3031 	strb.w	r3, [r7, #49]	@ 0x31
    linkAdrVerifyParams.Version = linkAdrReq->Version;
 801ae54:	68fb      	ldr	r3, [r7, #12]
 801ae56:	681b      	ldr	r3, [r3, #0]
 801ae58:	617b      	str	r3, [r7, #20]

    // Verify the parameters and update, if necessary
    status = RegionCommonLinkAdrReqVerifyParams( &linkAdrVerifyParams, &linkAdrParams.Datarate, &linkAdrParams.TxPower, &linkAdrParams.NbRep );
 801ae5a:	f107 044c 	add.w	r4, r7, #76	@ 0x4c
 801ae5e:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 801ae62:	1c9a      	adds	r2, r3, #2
 801ae64:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 801ae68:	1c59      	adds	r1, r3, #1
 801ae6a:	f107 0014 	add.w	r0, r7, #20
 801ae6e:	4623      	mov	r3, r4
 801ae70:	f7fd fb10 	bl	8018494 <RegionCommonLinkAdrReqVerifyParams>
 801ae74:	4603      	mov	r3, r0
 801ae76:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

    // Update channelsMask if everything is correct
    if( status == 0x07 )
 801ae7a:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 801ae7e:	2b07      	cmp	r3, #7
 801ae80:	d147      	bne.n	801af12 <RegionUS915LinkAdrReq+0x3fe>
    {
        // Copy Mask
        RegionCommonChanMaskCopy( RegionNvmGroup2->ChannelsMask, channelsMask, 6 );
 801ae82:	4b2f      	ldr	r3, [pc, #188]	@ (801af40 <RegionUS915LinkAdrReq+0x42c>)
 801ae84:	681b      	ldr	r3, [r3, #0]
 801ae86:	f503 7358 	add.w	r3, r3, #864	@ 0x360
 801ae8a:	f107 0140 	add.w	r1, r7, #64	@ 0x40
 801ae8e:	2206      	movs	r2, #6
 801ae90:	4618      	mov	r0, r3
 801ae92:	f7fd f98d 	bl	80181b0 <RegionCommonChanMaskCopy>

        RegionNvmGroup1->ChannelsMaskRemaining[0] &= RegionNvmGroup2->ChannelsMask[0];
 801ae96:	4b2b      	ldr	r3, [pc, #172]	@ (801af44 <RegionUS915LinkAdrReq+0x430>)
 801ae98:	681b      	ldr	r3, [r3, #0]
 801ae9a:	8819      	ldrh	r1, [r3, #0]
 801ae9c:	4b28      	ldr	r3, [pc, #160]	@ (801af40 <RegionUS915LinkAdrReq+0x42c>)
 801ae9e:	681b      	ldr	r3, [r3, #0]
 801aea0:	f8b3 2360 	ldrh.w	r2, [r3, #864]	@ 0x360
 801aea4:	4b27      	ldr	r3, [pc, #156]	@ (801af44 <RegionUS915LinkAdrReq+0x430>)
 801aea6:	681b      	ldr	r3, [r3, #0]
 801aea8:	400a      	ands	r2, r1
 801aeaa:	b292      	uxth	r2, r2
 801aeac:	801a      	strh	r2, [r3, #0]
        RegionNvmGroup1->ChannelsMaskRemaining[1] &= RegionNvmGroup2->ChannelsMask[1];
 801aeae:	4b25      	ldr	r3, [pc, #148]	@ (801af44 <RegionUS915LinkAdrReq+0x430>)
 801aeb0:	681b      	ldr	r3, [r3, #0]
 801aeb2:	8859      	ldrh	r1, [r3, #2]
 801aeb4:	4b22      	ldr	r3, [pc, #136]	@ (801af40 <RegionUS915LinkAdrReq+0x42c>)
 801aeb6:	681b      	ldr	r3, [r3, #0]
 801aeb8:	f8b3 2362 	ldrh.w	r2, [r3, #866]	@ 0x362
 801aebc:	4b21      	ldr	r3, [pc, #132]	@ (801af44 <RegionUS915LinkAdrReq+0x430>)
 801aebe:	681b      	ldr	r3, [r3, #0]
 801aec0:	400a      	ands	r2, r1
 801aec2:	b292      	uxth	r2, r2
 801aec4:	805a      	strh	r2, [r3, #2]
        RegionNvmGroup1->ChannelsMaskRemaining[2] &= RegionNvmGroup2->ChannelsMask[2];
 801aec6:	4b1f      	ldr	r3, [pc, #124]	@ (801af44 <RegionUS915LinkAdrReq+0x430>)
 801aec8:	681b      	ldr	r3, [r3, #0]
 801aeca:	8899      	ldrh	r1, [r3, #4]
 801aecc:	4b1c      	ldr	r3, [pc, #112]	@ (801af40 <RegionUS915LinkAdrReq+0x42c>)
 801aece:	681b      	ldr	r3, [r3, #0]
 801aed0:	f8b3 2364 	ldrh.w	r2, [r3, #868]	@ 0x364
 801aed4:	4b1b      	ldr	r3, [pc, #108]	@ (801af44 <RegionUS915LinkAdrReq+0x430>)
 801aed6:	681b      	ldr	r3, [r3, #0]
 801aed8:	400a      	ands	r2, r1
 801aeda:	b292      	uxth	r2, r2
 801aedc:	809a      	strh	r2, [r3, #4]
        RegionNvmGroup1->ChannelsMaskRemaining[3] &= RegionNvmGroup2->ChannelsMask[3];
 801aede:	4b19      	ldr	r3, [pc, #100]	@ (801af44 <RegionUS915LinkAdrReq+0x430>)
 801aee0:	681b      	ldr	r3, [r3, #0]
 801aee2:	88d9      	ldrh	r1, [r3, #6]
 801aee4:	4b16      	ldr	r3, [pc, #88]	@ (801af40 <RegionUS915LinkAdrReq+0x42c>)
 801aee6:	681b      	ldr	r3, [r3, #0]
 801aee8:	f8b3 2366 	ldrh.w	r2, [r3, #870]	@ 0x366
 801aeec:	4b15      	ldr	r3, [pc, #84]	@ (801af44 <RegionUS915LinkAdrReq+0x430>)
 801aeee:	681b      	ldr	r3, [r3, #0]
 801aef0:	400a      	ands	r2, r1
 801aef2:	b292      	uxth	r2, r2
 801aef4:	80da      	strh	r2, [r3, #6]
        RegionNvmGroup1->ChannelsMaskRemaining[4] = RegionNvmGroup2->ChannelsMask[4];
 801aef6:	4b12      	ldr	r3, [pc, #72]	@ (801af40 <RegionUS915LinkAdrReq+0x42c>)
 801aef8:	681a      	ldr	r2, [r3, #0]
 801aefa:	4b12      	ldr	r3, [pc, #72]	@ (801af44 <RegionUS915LinkAdrReq+0x430>)
 801aefc:	681b      	ldr	r3, [r3, #0]
 801aefe:	f8b2 2368 	ldrh.w	r2, [r2, #872]	@ 0x368
 801af02:	811a      	strh	r2, [r3, #8]
        RegionNvmGroup1->ChannelsMaskRemaining[5] = RegionNvmGroup2->ChannelsMask[5];
 801af04:	4b0e      	ldr	r3, [pc, #56]	@ (801af40 <RegionUS915LinkAdrReq+0x42c>)
 801af06:	681a      	ldr	r2, [r3, #0]
 801af08:	4b0e      	ldr	r3, [pc, #56]	@ (801af44 <RegionUS915LinkAdrReq+0x430>)
 801af0a:	681b      	ldr	r3, [r3, #0]
 801af0c:	f8b2 236a 	ldrh.w	r2, [r2, #874]	@ 0x36a
 801af10:	815a      	strh	r2, [r3, #10]
    }

    // Update status variables
    *drOut = linkAdrParams.Datarate;
 801af12:	f997 204d 	ldrsb.w	r2, [r7, #77]	@ 0x4d
 801af16:	68bb      	ldr	r3, [r7, #8]
 801af18:	701a      	strb	r2, [r3, #0]
    *txPowOut = linkAdrParams.TxPower;
 801af1a:	f997 204e 	ldrsb.w	r2, [r7, #78]	@ 0x4e
 801af1e:	687b      	ldr	r3, [r7, #4]
 801af20:	701a      	strb	r2, [r3, #0]
    *nbRepOut = linkAdrParams.NbRep;
 801af22:	f897 204c 	ldrb.w	r2, [r7, #76]	@ 0x4c
 801af26:	683b      	ldr	r3, [r7, #0]
 801af28:	701a      	strb	r2, [r3, #0]
    *nbBytesParsed = bytesProcessed;
 801af2a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 801af2c:	f897 2056 	ldrb.w	r2, [r7, #86]	@ 0x56
 801af30:	701a      	strb	r2, [r3, #0]

#endif /* REGION_US915 */
    return status;
 801af32:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
}
 801af36:	4618      	mov	r0, r3
 801af38:	375c      	adds	r7, #92	@ 0x5c
 801af3a:	46bd      	mov	sp, r7
 801af3c:	bd90      	pop	{r4, r7, pc}
 801af3e:	bf00      	nop
 801af40:	20001fa8 	.word	0x20001fa8
 801af44:	20001fa4 	.word	0x20001fa4

0801af48 <RegionUS915RxParamSetupReq>:

uint8_t RegionUS915RxParamSetupReq( RxParamSetupReqParams_t* rxParamSetupReq )
{
 801af48:	b580      	push	{r7, lr}
 801af4a:	b084      	sub	sp, #16
 801af4c:	af00      	add	r7, sp, #0
 801af4e:	6078      	str	r0, [r7, #4]
    uint8_t status = 0x07;
 801af50:	2307      	movs	r3, #7
 801af52:	73fb      	strb	r3, [r7, #15]
#if defined( REGION_US915 )

    // Verify radio frequency
    if( VerifyRfFreq( rxParamSetupReq->Frequency ) == false )
 801af54:	687b      	ldr	r3, [r7, #4]
 801af56:	685b      	ldr	r3, [r3, #4]
 801af58:	4618      	mov	r0, r3
 801af5a:	f7fe ffe5 	bl	8019f28 <VerifyRfFreq>
 801af5e:	4603      	mov	r3, r0
 801af60:	f083 0301 	eor.w	r3, r3, #1
 801af64:	b2db      	uxtb	r3, r3
 801af66:	2b00      	cmp	r3, #0
 801af68:	d003      	beq.n	801af72 <RegionUS915RxParamSetupReq+0x2a>
    {
        status &= 0xFE; // Channel frequency KO
 801af6a:	7bfb      	ldrb	r3, [r7, #15]
 801af6c:	f023 0301 	bic.w	r3, r3, #1
 801af70:	73fb      	strb	r3, [r7, #15]
    }

    // Verify datarate
    if( RegionCommonValueInRange( rxParamSetupReq->Datarate, US915_RX_MIN_DATARATE, US915_RX_MAX_DATARATE ) == false )
 801af72:	687b      	ldr	r3, [r7, #4]
 801af74:	f993 3000 	ldrsb.w	r3, [r3]
 801af78:	220d      	movs	r2, #13
 801af7a:	2108      	movs	r1, #8
 801af7c:	4618      	mov	r0, r3
 801af7e:	f7fd f89a 	bl	80180b6 <RegionCommonValueInRange>
 801af82:	4603      	mov	r3, r0
 801af84:	2b00      	cmp	r3, #0
 801af86:	d103      	bne.n	801af90 <RegionUS915RxParamSetupReq+0x48>
    {
        status &= 0xFD; // Datarate KO
 801af88:	7bfb      	ldrb	r3, [r7, #15]
 801af8a:	f023 0302 	bic.w	r3, r3, #2
 801af8e:	73fb      	strb	r3, [r7, #15]
    }
    if( ( RegionCommonValueInRange( rxParamSetupReq->Datarate, DR_5, DR_7 ) == true ) ||
 801af90:	687b      	ldr	r3, [r7, #4]
 801af92:	f993 3000 	ldrsb.w	r3, [r3]
 801af96:	2207      	movs	r2, #7
 801af98:	2105      	movs	r1, #5
 801af9a:	4618      	mov	r0, r3
 801af9c:	f7fd f88b 	bl	80180b6 <RegionCommonValueInRange>
 801afa0:	4603      	mov	r3, r0
 801afa2:	2b01      	cmp	r3, #1
 801afa4:	d004      	beq.n	801afb0 <RegionUS915RxParamSetupReq+0x68>
        ( rxParamSetupReq->Datarate > DR_13 ) )
 801afa6:	687b      	ldr	r3, [r7, #4]
 801afa8:	f993 3000 	ldrsb.w	r3, [r3]
    if( ( RegionCommonValueInRange( rxParamSetupReq->Datarate, DR_5, DR_7 ) == true ) ||
 801afac:	2b0d      	cmp	r3, #13
 801afae:	dd03      	ble.n	801afb8 <RegionUS915RxParamSetupReq+0x70>
    {
        status &= 0xFD; // Datarate KO
 801afb0:	7bfb      	ldrb	r3, [r7, #15]
 801afb2:	f023 0302 	bic.w	r3, r3, #2
 801afb6:	73fb      	strb	r3, [r7, #15]
    }

    // Verify datarate offset
    if( RegionCommonValueInRange( rxParamSetupReq->DrOffset, US915_MIN_RX1_DR_OFFSET, US915_MAX_RX1_DR_OFFSET ) == false )
 801afb8:	687b      	ldr	r3, [r7, #4]
 801afba:	f993 3001 	ldrsb.w	r3, [r3, #1]
 801afbe:	2203      	movs	r2, #3
 801afc0:	2100      	movs	r1, #0
 801afc2:	4618      	mov	r0, r3
 801afc4:	f7fd f877 	bl	80180b6 <RegionCommonValueInRange>
 801afc8:	4603      	mov	r3, r0
 801afca:	2b00      	cmp	r3, #0
 801afcc:	d103      	bne.n	801afd6 <RegionUS915RxParamSetupReq+0x8e>
    {
        status &= 0xFB; // Rx1DrOffset range KO
 801afce:	7bfb      	ldrb	r3, [r7, #15]
 801afd0:	f023 0304 	bic.w	r3, r3, #4
 801afd4:	73fb      	strb	r3, [r7, #15]
    }

#endif /* REGION_US915 */
    return status;
 801afd6:	7bfb      	ldrb	r3, [r7, #15]
}
 801afd8:	4618      	mov	r0, r3
 801afda:	3710      	adds	r7, #16
 801afdc:	46bd      	mov	sp, r7
 801afde:	bd80      	pop	{r7, pc}

0801afe0 <RegionUS915NewChannelReq>:

int8_t RegionUS915NewChannelReq( NewChannelReqParams_t* newChannelReq )
{
 801afe0:	b480      	push	{r7}
 801afe2:	b083      	sub	sp, #12
 801afe4:	af00      	add	r7, sp, #0
 801afe6:	6078      	str	r0, [r7, #4]
    // Do not accept the request
    return -1;
 801afe8:	f04f 33ff 	mov.w	r3, #4294967295
}
 801afec:	4618      	mov	r0, r3
 801afee:	370c      	adds	r7, #12
 801aff0:	46bd      	mov	sp, r7
 801aff2:	bc80      	pop	{r7}
 801aff4:	4770      	bx	lr

0801aff6 <RegionUS915TxParamSetupReq>:

int8_t RegionUS915TxParamSetupReq( TxParamSetupReqParams_t* txParamSetupReq )
{
 801aff6:	b480      	push	{r7}
 801aff8:	b083      	sub	sp, #12
 801affa:	af00      	add	r7, sp, #0
 801affc:	6078      	str	r0, [r7, #4]
    // Do not accept the request
    return -1;
 801affe:	f04f 33ff 	mov.w	r3, #4294967295
}
 801b002:	4618      	mov	r0, r3
 801b004:	370c      	adds	r7, #12
 801b006:	46bd      	mov	sp, r7
 801b008:	bc80      	pop	{r7}
 801b00a:	4770      	bx	lr

0801b00c <RegionUS915DlChannelReq>:

int8_t RegionUS915DlChannelReq( DlChannelReqParams_t* dlChannelReq )
{
 801b00c:	b480      	push	{r7}
 801b00e:	b083      	sub	sp, #12
 801b010:	af00      	add	r7, sp, #0
 801b012:	6078      	str	r0, [r7, #4]
    // Do not accept the request
    return -1;
 801b014:	f04f 33ff 	mov.w	r3, #4294967295
}
 801b018:	4618      	mov	r0, r3
 801b01a:	370c      	adds	r7, #12
 801b01c:	46bd      	mov	sp, r7
 801b01e:	bc80      	pop	{r7}
 801b020:	4770      	bx	lr
	...

0801b024 <RegionUS915AlternateDr>:

int8_t RegionUS915AlternateDr( int8_t currentDr, AlternateDrType_t type )
{
 801b024:	b480      	push	{r7}
 801b026:	b083      	sub	sp, #12
 801b028:	af00      	add	r7, sp, #0
 801b02a:	4603      	mov	r3, r0
 801b02c:	460a      	mov	r2, r1
 801b02e:	71fb      	strb	r3, [r7, #7]
 801b030:	4613      	mov	r3, r2
 801b032:	71bb      	strb	r3, [r7, #6]
#if defined( REGION_US915 )
    // Alternates the data rate according to the channel sequence:
    // Eight times a 125kHz DR_0 and then one 500kHz DR_4 channel
    if( type == ALTERNATE_DR )
 801b034:	79bb      	ldrb	r3, [r7, #6]
 801b036:	2b00      	cmp	r3, #0
 801b038:	d106      	bne.n	801b048 <RegionUS915AlternateDr+0x24>
    {
        RegionNvmGroup1->JoinTrialsCounter++;
 801b03a:	4b13      	ldr	r3, [pc, #76]	@ (801b088 <RegionUS915AlternateDr+0x64>)
 801b03c:	681b      	ldr	r3, [r3, #0]
 801b03e:	7b5a      	ldrb	r2, [r3, #13]
 801b040:	3201      	adds	r2, #1
 801b042:	b2d2      	uxtb	r2, r2
 801b044:	735a      	strb	r2, [r3, #13]
 801b046:	e005      	b.n	801b054 <RegionUS915AlternateDr+0x30>
    }
    else
    {
        RegionNvmGroup1->JoinTrialsCounter--;
 801b048:	4b0f      	ldr	r3, [pc, #60]	@ (801b088 <RegionUS915AlternateDr+0x64>)
 801b04a:	681b      	ldr	r3, [r3, #0]
 801b04c:	7b5a      	ldrb	r2, [r3, #13]
 801b04e:	3a01      	subs	r2, #1
 801b050:	b2d2      	uxtb	r2, r2
 801b052:	735a      	strb	r2, [r3, #13]
    }

    if( RegionNvmGroup1->JoinTrialsCounter % 9 == 0 )
 801b054:	4b0c      	ldr	r3, [pc, #48]	@ (801b088 <RegionUS915AlternateDr+0x64>)
 801b056:	681b      	ldr	r3, [r3, #0]
 801b058:	7b5a      	ldrb	r2, [r3, #13]
 801b05a:	4b0c      	ldr	r3, [pc, #48]	@ (801b08c <RegionUS915AlternateDr+0x68>)
 801b05c:	fba3 1302 	umull	r1, r3, r3, r2
 801b060:	0859      	lsrs	r1, r3, #1
 801b062:	460b      	mov	r3, r1
 801b064:	00db      	lsls	r3, r3, #3
 801b066:	440b      	add	r3, r1
 801b068:	1ad3      	subs	r3, r2, r3
 801b06a:	b2db      	uxtb	r3, r3
 801b06c:	2b00      	cmp	r3, #0
 801b06e:	d102      	bne.n	801b076 <RegionUS915AlternateDr+0x52>
    {
        // Use DR_4 every 9th times.
        currentDr = DR_4;
 801b070:	2304      	movs	r3, #4
 801b072:	71fb      	strb	r3, [r7, #7]
 801b074:	e001      	b.n	801b07a <RegionUS915AlternateDr+0x56>
    }
    else
    {
        currentDr = DR_0;
 801b076:	2300      	movs	r3, #0
 801b078:	71fb      	strb	r3, [r7, #7]
    }
    return currentDr;
 801b07a:	f997 3007 	ldrsb.w	r3, [r7, #7]
#else
    return -1;
#endif /* REGION_US915 */
}
 801b07e:	4618      	mov	r0, r3
 801b080:	370c      	adds	r7, #12
 801b082:	46bd      	mov	sp, r7
 801b084:	bc80      	pop	{r7}
 801b086:	4770      	bx	lr
 801b088:	20001fa4 	.word	0x20001fa4
 801b08c:	38e38e39 	.word	0x38e38e39

0801b090 <RegionUS915NextChannel>:

LoRaMacStatus_t RegionUS915NextChannel( NextChanParams_t* nextChanParams, uint8_t* channel, TimerTime_t* time, TimerTime_t* aggregatedTimeOff )
{
 801b090:	b580      	push	{r7, lr}
 801b092:	b0a8      	sub	sp, #160	@ 0xa0
 801b094:	af02      	add	r7, sp, #8
 801b096:	60f8      	str	r0, [r7, #12]
 801b098:	60b9      	str	r1, [r7, #8]
 801b09a:	607a      	str	r2, [r7, #4]
 801b09c:	603b      	str	r3, [r7, #0]
#if defined( REGION_US915 )
    uint8_t nbEnabledChannels = 0;
 801b09e:	2300      	movs	r3, #0
 801b0a0:	f887 3095 	strb.w	r3, [r7, #149]	@ 0x95
    uint8_t nbRestrictedChannels = 0;
 801b0a4:	2300      	movs	r3, #0
 801b0a6:	f887 3094 	strb.w	r3, [r7, #148]	@ 0x94
    uint8_t enabledChannels[US915_MAX_NB_CHANNELS] = { 0 };
 801b0aa:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 801b0ae:	2248      	movs	r2, #72	@ 0x48
 801b0b0:	2100      	movs	r1, #0
 801b0b2:	4618      	mov	r0, r3
 801b0b4:	f005 fea9 	bl	8020e0a <memset>
    RegionCommonIdentifyChannelsParam_t identifyChannelsParam;
    RegionCommonCountNbOfEnabledChannelsParams_t countChannelsParams;
    LoRaMacStatus_t status = LORAMAC_STATUS_NO_CHANNEL_FOUND;
 801b0b8:	230c      	movs	r3, #12
 801b0ba:	f887 3096 	strb.w	r3, [r7, #150]	@ 0x96

    // Count 125kHz channels
    if( RegionCommonCountChannels( RegionNvmGroup1->ChannelsMaskRemaining, 0, 4 ) == 0 )
 801b0be:	4b67      	ldr	r3, [pc, #412]	@ (801b25c <RegionUS915NextChannel+0x1cc>)
 801b0c0:	681b      	ldr	r3, [r3, #0]
 801b0c2:	2204      	movs	r2, #4
 801b0c4:	2100      	movs	r1, #0
 801b0c6:	4618      	mov	r0, r3
 801b0c8:	f7fd f846 	bl	8018158 <RegionCommonCountChannels>
 801b0cc:	4603      	mov	r3, r0
 801b0ce:	2b00      	cmp	r3, #0
 801b0d0:	d10e      	bne.n	801b0f0 <RegionUS915NextChannel+0x60>
    { // Reactivate default channels
        RegionCommonChanMaskCopy( RegionNvmGroup1->ChannelsMaskRemaining, RegionNvmGroup2->ChannelsMask, 4  );
 801b0d2:	4b62      	ldr	r3, [pc, #392]	@ (801b25c <RegionUS915NextChannel+0x1cc>)
 801b0d4:	681b      	ldr	r3, [r3, #0]
 801b0d6:	4618      	mov	r0, r3
 801b0d8:	4b61      	ldr	r3, [pc, #388]	@ (801b260 <RegionUS915NextChannel+0x1d0>)
 801b0da:	681b      	ldr	r3, [r3, #0]
 801b0dc:	f503 7358 	add.w	r3, r3, #864	@ 0x360
 801b0e0:	2204      	movs	r2, #4
 801b0e2:	4619      	mov	r1, r3
 801b0e4:	f7fd f864 	bl	80181b0 <RegionCommonChanMaskCopy>

        RegionNvmGroup1->JoinChannelGroupsCurrentIndex = 0;
 801b0e8:	4b5c      	ldr	r3, [pc, #368]	@ (801b25c <RegionUS915NextChannel+0x1cc>)
 801b0ea:	681b      	ldr	r3, [r3, #0]
 801b0ec:	2200      	movs	r2, #0
 801b0ee:	731a      	strb	r2, [r3, #12]
    }
    // Check other channels
    if( nextChanParams->Datarate >= DR_4 )
 801b0f0:	68fb      	ldr	r3, [r7, #12]
 801b0f2:	f993 3008 	ldrsb.w	r3, [r3, #8]
 801b0f6:	2b03      	cmp	r3, #3
 801b0f8:	dd0c      	ble.n	801b114 <RegionUS915NextChannel+0x84>
    {
        if( ( RegionNvmGroup1->ChannelsMaskRemaining[4] & CHANNELS_MASK_500KHZ_MASK ) == 0 )
 801b0fa:	4b58      	ldr	r3, [pc, #352]	@ (801b25c <RegionUS915NextChannel+0x1cc>)
 801b0fc:	681b      	ldr	r3, [r3, #0]
 801b0fe:	891b      	ldrh	r3, [r3, #8]
 801b100:	b2db      	uxtb	r3, r3
 801b102:	2b00      	cmp	r3, #0
 801b104:	d106      	bne.n	801b114 <RegionUS915NextChannel+0x84>
        {
            RegionNvmGroup1->ChannelsMaskRemaining[4] = RegionNvmGroup2->ChannelsMask[4];
 801b106:	4b56      	ldr	r3, [pc, #344]	@ (801b260 <RegionUS915NextChannel+0x1d0>)
 801b108:	681a      	ldr	r2, [r3, #0]
 801b10a:	4b54      	ldr	r3, [pc, #336]	@ (801b25c <RegionUS915NextChannel+0x1cc>)
 801b10c:	681b      	ldr	r3, [r3, #0]
 801b10e:	f8b2 2368 	ldrh.w	r2, [r2, #872]	@ 0x368
 801b112:	811a      	strh	r2, [r3, #8]
        }
    }

    // Search how many channels are enabled
    countChannelsParams.Joined = nextChanParams->Joined;
 801b114:	68fb      	ldr	r3, [r7, #12]
 801b116:	7a5b      	ldrb	r3, [r3, #9]
 801b118:	753b      	strb	r3, [r7, #20]
    countChannelsParams.Datarate = nextChanParams->Datarate;
 801b11a:	68fb      	ldr	r3, [r7, #12]
 801b11c:	f993 3008 	ldrsb.w	r3, [r3, #8]
 801b120:	b2db      	uxtb	r3, r3
 801b122:	757b      	strb	r3, [r7, #21]
    countChannelsParams.ChannelsMask = RegionNvmGroup1->ChannelsMaskRemaining;
 801b124:	4b4d      	ldr	r3, [pc, #308]	@ (801b25c <RegionUS915NextChannel+0x1cc>)
 801b126:	681b      	ldr	r3, [r3, #0]
 801b128:	61bb      	str	r3, [r7, #24]
    countChannelsParams.Channels = RegionNvmGroup2->Channels;
 801b12a:	4b4d      	ldr	r3, [pc, #308]	@ (801b260 <RegionUS915NextChannel+0x1d0>)
 801b12c:	681b      	ldr	r3, [r3, #0]
 801b12e:	61fb      	str	r3, [r7, #28]
#if (defined( REGION_VERSION ) && ( REGION_VERSION == 0x01010003 ))
    countChannelsParams.Bands = RegionNvmGroup1->Bands;
#elif (defined( REGION_VERSION ) && (( REGION_VERSION == 0x02010001 ) || ( REGION_VERSION == 0x02010003 )))
    countChannelsParams.Bands = RegionBands;
 801b130:	4b4c      	ldr	r3, [pc, #304]	@ (801b264 <RegionUS915NextChannel+0x1d4>)
 801b132:	681b      	ldr	r3, [r3, #0]
 801b134:	623b      	str	r3, [r7, #32]
#endif /* REGION_VERSION */
    countChannelsParams.MaxNbChannels = US915_MAX_NB_CHANNELS;
 801b136:	2348      	movs	r3, #72	@ 0x48
 801b138:	84bb      	strh	r3, [r7, #36]	@ 0x24
    countChannelsParams.JoinChannels = NULL;
 801b13a:	2300      	movs	r3, #0
 801b13c:	62bb      	str	r3, [r7, #40]	@ 0x28

    identifyChannelsParam.AggrTimeOff = nextChanParams->AggrTimeOff;
 801b13e:	68fb      	ldr	r3, [r7, #12]
 801b140:	681b      	ldr	r3, [r3, #0]
 801b142:	62fb      	str	r3, [r7, #44]	@ 0x2c
    identifyChannelsParam.LastAggrTx = nextChanParams->LastAggrTx;
 801b144:	68fb      	ldr	r3, [r7, #12]
 801b146:	685b      	ldr	r3, [r3, #4]
 801b148:	633b      	str	r3, [r7, #48]	@ 0x30
    identifyChannelsParam.DutyCycleEnabled = nextChanParams->DutyCycleEnabled;
 801b14a:	68fb      	ldr	r3, [r7, #12]
 801b14c:	7a9b      	ldrb	r3, [r3, #10]
 801b14e:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
    identifyChannelsParam.MaxBands = US915_MAX_NB_BANDS;
 801b152:	2301      	movs	r3, #1
 801b154:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
    identifyChannelsParam.LastTxIsJoinRequest = nextChanParams->LastTxIsJoinRequest;
    identifyChannelsParam.ExpectedTimeOnAir = GetTimeOnAir( nextChanParams->Datarate, nextChanParams->PktLen );

    identifyChannelsParam.CountNbOfEnabledChannelsParam = &countChannelsParams;
#elif (defined( REGION_VERSION ) && (( REGION_VERSION == 0x02010001 ) || ( REGION_VERSION == 0x02010003 )))
    identifyChannelsParam.CountNbOfEnabledChannelsParam = &countChannelsParams;
 801b158:	f107 0314 	add.w	r3, r7, #20
 801b15c:	64bb      	str	r3, [r7, #72]	@ 0x48

    identifyChannelsParam.ElapsedTimeSinceStartUp = nextChanParams->ElapsedTimeSinceStartUp;
 801b15e:	68fa      	ldr	r2, [r7, #12]
 801b160:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 801b164:	320c      	adds	r2, #12
 801b166:	e892 0003 	ldmia.w	r2, {r0, r1}
 801b16a:	e883 0003 	stmia.w	r3, {r0, r1}
    identifyChannelsParam.LastTxIsJoinRequest = nextChanParams->LastTxIsJoinRequest;
 801b16e:	68fb      	ldr	r3, [r7, #12]
 801b170:	7d1b      	ldrb	r3, [r3, #20]
 801b172:	f887 3040 	strb.w	r3, [r7, #64]	@ 0x40
    identifyChannelsParam.ExpectedTimeOnAir = GetTimeOnAir( nextChanParams->Datarate, nextChanParams->PktLen );
 801b176:	68fb      	ldr	r3, [r7, #12]
 801b178:	f993 2008 	ldrsb.w	r2, [r3, #8]
 801b17c:	68fb      	ldr	r3, [r7, #12]
 801b17e:	8adb      	ldrh	r3, [r3, #22]
 801b180:	4619      	mov	r1, r3
 801b182:	4610      	mov	r0, r2
 801b184:	f7fe ff14 	bl	8019fb0 <GetTimeOnAir>
 801b188:	4603      	mov	r3, r0
 801b18a:	647b      	str	r3, [r7, #68]	@ 0x44
#endif /* REGION_VERSION */

    status = RegionCommonIdentifyChannels( &identifyChannelsParam, aggregatedTimeOff, enabledChannels,
 801b18c:	f107 0195 	add.w	r1, r7, #149	@ 0x95
 801b190:	f107 024c 	add.w	r2, r7, #76	@ 0x4c
 801b194:	f107 002c 	add.w	r0, r7, #44	@ 0x2c
 801b198:	687b      	ldr	r3, [r7, #4]
 801b19a:	9301      	str	r3, [sp, #4]
 801b19c:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 801b1a0:	9300      	str	r3, [sp, #0]
 801b1a2:	460b      	mov	r3, r1
 801b1a4:	6839      	ldr	r1, [r7, #0]
 801b1a6:	f7fd fbca 	bl	801893e <RegionCommonIdentifyChannels>
 801b1aa:	4603      	mov	r3, r0
 801b1ac:	f887 3096 	strb.w	r3, [r7, #150]	@ 0x96
                                           &nbEnabledChannels, &nbRestrictedChannels, time );

    if( status == LORAMAC_STATUS_OK )
 801b1b0:	f897 3096 	ldrb.w	r3, [r7, #150]	@ 0x96
 801b1b4:	2b00      	cmp	r3, #0
 801b1b6:	d14a      	bne.n	801b24e <RegionUS915NextChannel+0x1be>
    {
        if( nextChanParams->Joined == true )
 801b1b8:	68fb      	ldr	r3, [r7, #12]
 801b1ba:	7a5b      	ldrb	r3, [r3, #9]
 801b1bc:	2b00      	cmp	r3, #0
 801b1be:	d00e      	beq.n	801b1de <RegionUS915NextChannel+0x14e>
        {
            // Choose randomly on of the remaining channels
            *channel = enabledChannels[randr( 0, nbEnabledChannels - 1 )];
 801b1c0:	f897 3095 	ldrb.w	r3, [r7, #149]	@ 0x95
 801b1c4:	3b01      	subs	r3, #1
 801b1c6:	4619      	mov	r1, r3
 801b1c8:	2000      	movs	r0, #0
 801b1ca:	f000 f89f 	bl	801b30c <randr>
 801b1ce:	4603      	mov	r3, r0
 801b1d0:	3398      	adds	r3, #152	@ 0x98
 801b1d2:	443b      	add	r3, r7
 801b1d4:	f813 2c4c 	ldrb.w	r2, [r3, #-76]
 801b1d8:	68bb      	ldr	r3, [r7, #8]
 801b1da:	701a      	strb	r2, [r3, #0]
 801b1dc:	e02e      	b.n	801b23c <RegionUS915NextChannel+0x1ac>
            // follow a random channel selection sequence. It probes alternating one out of a
            // group of eight 125 kHz channels followed by probing one 500 kHz channel each pass.
            // Each time a 125 kHz channel will be selected from another group.

            // 125kHz Channels (0 - 63) DR0
            if( nextChanParams->Datarate == DR_0 )
 801b1de:	68fb      	ldr	r3, [r7, #12]
 801b1e0:	f993 3008 	ldrsb.w	r3, [r3, #8]
 801b1e4:	2b00      	cmp	r3, #0
 801b1e6:	d10e      	bne.n	801b206 <RegionUS915NextChannel+0x176>
            {
                if( RegionBaseUSComputeNext125kHzJoinChannel( ( uint16_t* ) RegionNvmGroup1->ChannelsMaskRemaining,
 801b1e8:	4b1c      	ldr	r3, [pc, #112]	@ (801b25c <RegionUS915NextChannel+0x1cc>)
 801b1ea:	681b      	ldr	r3, [r3, #0]
 801b1ec:	4618      	mov	r0, r3
                    &RegionNvmGroup1->JoinChannelGroupsCurrentIndex, channel ) == LORAMAC_STATUS_PARAMETER_INVALID )
 801b1ee:	4b1b      	ldr	r3, [pc, #108]	@ (801b25c <RegionUS915NextChannel+0x1cc>)
 801b1f0:	681b      	ldr	r3, [r3, #0]
                if( RegionBaseUSComputeNext125kHzJoinChannel( ( uint16_t* ) RegionNvmGroup1->ChannelsMaskRemaining,
 801b1f2:	330c      	adds	r3, #12
 801b1f4:	68ba      	ldr	r2, [r7, #8]
 801b1f6:	4619      	mov	r1, r3
 801b1f8:	f7fc fd7c 	bl	8017cf4 <RegionBaseUSComputeNext125kHzJoinChannel>
 801b1fc:	4603      	mov	r3, r0
 801b1fe:	2b03      	cmp	r3, #3
 801b200:	d11c      	bne.n	801b23c <RegionUS915NextChannel+0x1ac>
                {
                    return LORAMAC_STATUS_PARAMETER_INVALID;
 801b202:	2303      	movs	r3, #3
 801b204:	e025      	b.n	801b252 <RegionUS915NextChannel+0x1c2>
            }
            // 500kHz Channels (64 - 71) DR4
            else
            {
                // Choose the next available channel
                uint8_t i = 0;
 801b206:	2300      	movs	r3, #0
 801b208:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
                while( ( ( RegionNvmGroup1->ChannelsMaskRemaining[4] & CHANNELS_MASK_500KHZ_MASK ) & ( 1 << i ) ) == 0 )
 801b20c:	e004      	b.n	801b218 <RegionUS915NextChannel+0x188>
                {
                    i++;
 801b20e:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
 801b212:	3301      	adds	r3, #1
 801b214:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
                while( ( ( RegionNvmGroup1->ChannelsMaskRemaining[4] & CHANNELS_MASK_500KHZ_MASK ) & ( 1 << i ) ) == 0 )
 801b218:	4b10      	ldr	r3, [pc, #64]	@ (801b25c <RegionUS915NextChannel+0x1cc>)
 801b21a:	681b      	ldr	r3, [r3, #0]
 801b21c:	891b      	ldrh	r3, [r3, #8]
 801b21e:	b2da      	uxtb	r2, r3
 801b220:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
 801b224:	fa42 f303 	asr.w	r3, r2, r3
 801b228:	f003 0301 	and.w	r3, r3, #1
 801b22c:	2b00      	cmp	r3, #0
 801b22e:	d0ee      	beq.n	801b20e <RegionUS915NextChannel+0x17e>
                }
                *channel = 64 + i;
 801b230:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
 801b234:	3340      	adds	r3, #64	@ 0x40
 801b236:	b2da      	uxtb	r2, r3
 801b238:	68bb      	ldr	r3, [r7, #8]
 801b23a:	701a      	strb	r2, [r3, #0]
            }
        }

        // Disable the channel in the mask
        RegionCommonChanDisable( RegionNvmGroup1->ChannelsMaskRemaining, *channel, US915_MAX_NB_CHANNELS );
 801b23c:	4b07      	ldr	r3, [pc, #28]	@ (801b25c <RegionUS915NextChannel+0x1cc>)
 801b23e:	681b      	ldr	r3, [r3, #0]
 801b240:	4618      	mov	r0, r3
 801b242:	68bb      	ldr	r3, [r7, #8]
 801b244:	781b      	ldrb	r3, [r3, #0]
 801b246:	2248      	movs	r2, #72	@ 0x48
 801b248:	4619      	mov	r1, r3
 801b24a:	f7fc ff51 	bl	80180f0 <RegionCommonChanDisable>
    }
    return status;
 801b24e:	f897 3096 	ldrb.w	r3, [r7, #150]	@ 0x96
#else
    return LORAMAC_STATUS_NO_CHANNEL_FOUND;
#endif /* REGION_US915 */
}
 801b252:	4618      	mov	r0, r3
 801b254:	3798      	adds	r7, #152	@ 0x98
 801b256:	46bd      	mov	sp, r7
 801b258:	bd80      	pop	{r7, pc}
 801b25a:	bf00      	nop
 801b25c:	20001fa4 	.word	0x20001fa4
 801b260:	20001fa8 	.word	0x20001fa8
 801b264:	20001fac 	.word	0x20001fac

0801b268 <RegionUS915ApplyDrOffset>:
#endif /* REGION_US915 */
}
#endif /* REGION_VERSION */

uint8_t RegionUS915ApplyDrOffset( uint8_t downlinkDwellTime, int8_t dr, int8_t drOffset )
{
 801b268:	b480      	push	{r7}
 801b26a:	b085      	sub	sp, #20
 801b26c:	af00      	add	r7, sp, #0
 801b26e:	4603      	mov	r3, r0
 801b270:	71fb      	strb	r3, [r7, #7]
 801b272:	460b      	mov	r3, r1
 801b274:	71bb      	strb	r3, [r7, #6]
 801b276:	4613      	mov	r3, r2
 801b278:	717b      	strb	r3, [r7, #5]
#if defined( REGION_US915 )
    int8_t datarate = DatarateOffsetsUS915[dr][drOffset];
 801b27a:	f997 2006 	ldrsb.w	r2, [r7, #6]
 801b27e:	f997 3005 	ldrsb.w	r3, [r7, #5]
 801b282:	4909      	ldr	r1, [pc, #36]	@ (801b2a8 <RegionUS915ApplyDrOffset+0x40>)
 801b284:	0092      	lsls	r2, r2, #2
 801b286:	440a      	add	r2, r1
 801b288:	4413      	add	r3, r2
 801b28a:	781b      	ldrb	r3, [r3, #0]
 801b28c:	73fb      	strb	r3, [r7, #15]

    if( datarate < 0 )
 801b28e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801b292:	2b00      	cmp	r3, #0
 801b294:	da01      	bge.n	801b29a <RegionUS915ApplyDrOffset+0x32>
    {
        datarate = DR_0;
 801b296:	2300      	movs	r3, #0
 801b298:	73fb      	strb	r3, [r7, #15]
    }
    return datarate;
 801b29a:	7bfb      	ldrb	r3, [r7, #15]
#else
    return 0;
#endif /* REGION_US915 */
}
 801b29c:	4618      	mov	r0, r3
 801b29e:	3714      	adds	r7, #20
 801b2a0:	46bd      	mov	sp, r7
 801b2a2:	bc80      	pop	{r7}
 801b2a4:	4770      	bx	lr
 801b2a6:	bf00      	nop
 801b2a8:	08023ec8 	.word	0x08023ec8

0801b2ac <rand1>:
static uint32_t next = 1;

static int32_t rand1( void );

static int32_t rand1( void )
{
 801b2ac:	b480      	push	{r7}
 801b2ae:	af00      	add	r7, sp, #0
    return ( ( next = next * 1103515245L + 12345L ) % RAND_LOCAL_MAX );
 801b2b0:	4b0d      	ldr	r3, [pc, #52]	@ (801b2e8 <rand1+0x3c>)
 801b2b2:	681b      	ldr	r3, [r3, #0]
 801b2b4:	4a0d      	ldr	r2, [pc, #52]	@ (801b2ec <rand1+0x40>)
 801b2b6:	fb02 f303 	mul.w	r3, r2, r3
 801b2ba:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 801b2be:	3339      	adds	r3, #57	@ 0x39
 801b2c0:	4a09      	ldr	r2, [pc, #36]	@ (801b2e8 <rand1+0x3c>)
 801b2c2:	6013      	str	r3, [r2, #0]
 801b2c4:	4b08      	ldr	r3, [pc, #32]	@ (801b2e8 <rand1+0x3c>)
 801b2c6:	681a      	ldr	r2, [r3, #0]
 801b2c8:	2303      	movs	r3, #3
 801b2ca:	fba3 1302 	umull	r1, r3, r3, r2
 801b2ce:	1ad1      	subs	r1, r2, r3
 801b2d0:	0849      	lsrs	r1, r1, #1
 801b2d2:	440b      	add	r3, r1
 801b2d4:	0f99      	lsrs	r1, r3, #30
 801b2d6:	460b      	mov	r3, r1
 801b2d8:	07db      	lsls	r3, r3, #31
 801b2da:	1a5b      	subs	r3, r3, r1
 801b2dc:	1ad1      	subs	r1, r2, r3
 801b2de:	460b      	mov	r3, r1
}
 801b2e0:	4618      	mov	r0, r3
 801b2e2:	46bd      	mov	sp, r7
 801b2e4:	bc80      	pop	{r7}
 801b2e6:	4770      	bx	lr
 801b2e8:	20000144 	.word	0x20000144
 801b2ec:	41c64e6d 	.word	0x41c64e6d

0801b2f0 <srand1>:

void srand1( uint32_t seed )
{
 801b2f0:	b480      	push	{r7}
 801b2f2:	b083      	sub	sp, #12
 801b2f4:	af00      	add	r7, sp, #0
 801b2f6:	6078      	str	r0, [r7, #4]
    next = seed;
 801b2f8:	4a03      	ldr	r2, [pc, #12]	@ (801b308 <srand1+0x18>)
 801b2fa:	687b      	ldr	r3, [r7, #4]
 801b2fc:	6013      	str	r3, [r2, #0]
}
 801b2fe:	bf00      	nop
 801b300:	370c      	adds	r7, #12
 801b302:	46bd      	mov	sp, r7
 801b304:	bc80      	pop	{r7}
 801b306:	4770      	bx	lr
 801b308:	20000144 	.word	0x20000144

0801b30c <randr>:
// Standard random functions redefinition end

int32_t randr( int32_t min, int32_t max )
{
 801b30c:	b580      	push	{r7, lr}
 801b30e:	b082      	sub	sp, #8
 801b310:	af00      	add	r7, sp, #0
 801b312:	6078      	str	r0, [r7, #4]
 801b314:	6039      	str	r1, [r7, #0]
    return ( int32_t )rand1( ) % ( max - min + 1 ) + min;
 801b316:	f7ff ffc9 	bl	801b2ac <rand1>
 801b31a:	4602      	mov	r2, r0
 801b31c:	6839      	ldr	r1, [r7, #0]
 801b31e:	687b      	ldr	r3, [r7, #4]
 801b320:	1acb      	subs	r3, r1, r3
 801b322:	3301      	adds	r3, #1
 801b324:	fb92 f1f3 	sdiv	r1, r2, r3
 801b328:	fb01 f303 	mul.w	r3, r1, r3
 801b32c:	1ad2      	subs	r2, r2, r3
 801b32e:	687b      	ldr	r3, [r7, #4]
 801b330:	4413      	add	r3, r2
}
 801b332:	4618      	mov	r0, r3
 801b334:	3708      	adds	r7, #8
 801b336:	46bd      	mov	sp, r7
 801b338:	bd80      	pop	{r7, pc}

0801b33a <memcpy1>:

void memcpy1( uint8_t *dst, const uint8_t *src, uint16_t size )
{
 801b33a:	b480      	push	{r7}
 801b33c:	b085      	sub	sp, #20
 801b33e:	af00      	add	r7, sp, #0
 801b340:	60f8      	str	r0, [r7, #12]
 801b342:	60b9      	str	r1, [r7, #8]
 801b344:	4613      	mov	r3, r2
 801b346:	80fb      	strh	r3, [r7, #6]
    while( size-- )
 801b348:	e007      	b.n	801b35a <memcpy1+0x20>
    {
        *dst++ = *src++;
 801b34a:	68ba      	ldr	r2, [r7, #8]
 801b34c:	1c53      	adds	r3, r2, #1
 801b34e:	60bb      	str	r3, [r7, #8]
 801b350:	68fb      	ldr	r3, [r7, #12]
 801b352:	1c59      	adds	r1, r3, #1
 801b354:	60f9      	str	r1, [r7, #12]
 801b356:	7812      	ldrb	r2, [r2, #0]
 801b358:	701a      	strb	r2, [r3, #0]
    while( size-- )
 801b35a:	88fb      	ldrh	r3, [r7, #6]
 801b35c:	1e5a      	subs	r2, r3, #1
 801b35e:	80fa      	strh	r2, [r7, #6]
 801b360:	2b00      	cmp	r3, #0
 801b362:	d1f2      	bne.n	801b34a <memcpy1+0x10>
    }
}
 801b364:	bf00      	nop
 801b366:	bf00      	nop
 801b368:	3714      	adds	r7, #20
 801b36a:	46bd      	mov	sp, r7
 801b36c:	bc80      	pop	{r7}
 801b36e:	4770      	bx	lr

0801b370 <memcpyr>:

void memcpyr( uint8_t *dst, const uint8_t *src, uint16_t size )
{
 801b370:	b480      	push	{r7}
 801b372:	b085      	sub	sp, #20
 801b374:	af00      	add	r7, sp, #0
 801b376:	60f8      	str	r0, [r7, #12]
 801b378:	60b9      	str	r1, [r7, #8]
 801b37a:	4613      	mov	r3, r2
 801b37c:	80fb      	strh	r3, [r7, #6]
    dst = dst + ( size - 1 );
 801b37e:	88fb      	ldrh	r3, [r7, #6]
 801b380:	3b01      	subs	r3, #1
 801b382:	68fa      	ldr	r2, [r7, #12]
 801b384:	4413      	add	r3, r2
 801b386:	60fb      	str	r3, [r7, #12]
    while( size-- )
 801b388:	e007      	b.n	801b39a <memcpyr+0x2a>
    {
        *dst-- = *src++;
 801b38a:	68ba      	ldr	r2, [r7, #8]
 801b38c:	1c53      	adds	r3, r2, #1
 801b38e:	60bb      	str	r3, [r7, #8]
 801b390:	68fb      	ldr	r3, [r7, #12]
 801b392:	1e59      	subs	r1, r3, #1
 801b394:	60f9      	str	r1, [r7, #12]
 801b396:	7812      	ldrb	r2, [r2, #0]
 801b398:	701a      	strb	r2, [r3, #0]
    while( size-- )
 801b39a:	88fb      	ldrh	r3, [r7, #6]
 801b39c:	1e5a      	subs	r2, r3, #1
 801b39e:	80fa      	strh	r2, [r7, #6]
 801b3a0:	2b00      	cmp	r3, #0
 801b3a2:	d1f2      	bne.n	801b38a <memcpyr+0x1a>
    }
}
 801b3a4:	bf00      	nop
 801b3a6:	bf00      	nop
 801b3a8:	3714      	adds	r7, #20
 801b3aa:	46bd      	mov	sp, r7
 801b3ac:	bc80      	pop	{r7}
 801b3ae:	4770      	bx	lr

0801b3b0 <memset1>:

void memset1( uint8_t *dst, uint8_t value, uint16_t size )
{
 801b3b0:	b480      	push	{r7}
 801b3b2:	b083      	sub	sp, #12
 801b3b4:	af00      	add	r7, sp, #0
 801b3b6:	6078      	str	r0, [r7, #4]
 801b3b8:	460b      	mov	r3, r1
 801b3ba:	70fb      	strb	r3, [r7, #3]
 801b3bc:	4613      	mov	r3, r2
 801b3be:	803b      	strh	r3, [r7, #0]
    while( size-- )
 801b3c0:	e004      	b.n	801b3cc <memset1+0x1c>
    {
        *dst++ = value;
 801b3c2:	687b      	ldr	r3, [r7, #4]
 801b3c4:	1c5a      	adds	r2, r3, #1
 801b3c6:	607a      	str	r2, [r7, #4]
 801b3c8:	78fa      	ldrb	r2, [r7, #3]
 801b3ca:	701a      	strb	r2, [r3, #0]
    while( size-- )
 801b3cc:	883b      	ldrh	r3, [r7, #0]
 801b3ce:	1e5a      	subs	r2, r3, #1
 801b3d0:	803a      	strh	r2, [r7, #0]
 801b3d2:	2b00      	cmp	r3, #0
 801b3d4:	d1f5      	bne.n	801b3c2 <memset1+0x12>
    }
}
 801b3d6:	bf00      	nop
 801b3d8:	bf00      	nop
 801b3da:	370c      	adds	r7, #12
 801b3dc:	46bd      	mov	sp, r7
 801b3de:	bc80      	pop	{r7}
 801b3e0:	4770      	bx	lr
	...

0801b3e4 <Crc32>:
        return '?';
    }
}

uint32_t Crc32( uint8_t *buffer, uint16_t length )
{
 801b3e4:	b480      	push	{r7}
 801b3e6:	b085      	sub	sp, #20
 801b3e8:	af00      	add	r7, sp, #0
 801b3ea:	6078      	str	r0, [r7, #4]
 801b3ec:	460b      	mov	r3, r1
 801b3ee:	807b      	strh	r3, [r7, #2]
    // CRC initial value
    uint32_t crc = 0xFFFFFFFF;
 801b3f0:	f04f 33ff 	mov.w	r3, #4294967295
 801b3f4:	60fb      	str	r3, [r7, #12]

    if( buffer == NULL )
 801b3f6:	687b      	ldr	r3, [r7, #4]
 801b3f8:	2b00      	cmp	r3, #0
 801b3fa:	d101      	bne.n	801b400 <Crc32+0x1c>
    {
        return 0;
 801b3fc:	2300      	movs	r3, #0
 801b3fe:	e026      	b.n	801b44e <Crc32+0x6a>
    }

    for( uint16_t i = 0; i < length; ++i )
 801b400:	2300      	movs	r3, #0
 801b402:	817b      	strh	r3, [r7, #10]
 801b404:	e01d      	b.n	801b442 <Crc32+0x5e>
    {
        crc ^= ( uint32_t )buffer[i];
 801b406:	897b      	ldrh	r3, [r7, #10]
 801b408:	687a      	ldr	r2, [r7, #4]
 801b40a:	4413      	add	r3, r2
 801b40c:	781b      	ldrb	r3, [r3, #0]
 801b40e:	461a      	mov	r2, r3
 801b410:	68fb      	ldr	r3, [r7, #12]
 801b412:	4053      	eors	r3, r2
 801b414:	60fb      	str	r3, [r7, #12]
        for( uint16_t i = 0; i < 8; i++ )
 801b416:	2300      	movs	r3, #0
 801b418:	813b      	strh	r3, [r7, #8]
 801b41a:	e00c      	b.n	801b436 <Crc32+0x52>
        {
            crc = ( crc >> 1 ) ^ ( reversedPolynom & ~( ( crc & 0x01 ) - 1 ) );
 801b41c:	68fb      	ldr	r3, [r7, #12]
 801b41e:	085a      	lsrs	r2, r3, #1
 801b420:	68fb      	ldr	r3, [r7, #12]
 801b422:	f003 0301 	and.w	r3, r3, #1
 801b426:	425b      	negs	r3, r3
 801b428:	490b      	ldr	r1, [pc, #44]	@ (801b458 <Crc32+0x74>)
 801b42a:	400b      	ands	r3, r1
 801b42c:	4053      	eors	r3, r2
 801b42e:	60fb      	str	r3, [r7, #12]
        for( uint16_t i = 0; i < 8; i++ )
 801b430:	893b      	ldrh	r3, [r7, #8]
 801b432:	3301      	adds	r3, #1
 801b434:	813b      	strh	r3, [r7, #8]
 801b436:	893b      	ldrh	r3, [r7, #8]
 801b438:	2b07      	cmp	r3, #7
 801b43a:	d9ef      	bls.n	801b41c <Crc32+0x38>
    for( uint16_t i = 0; i < length; ++i )
 801b43c:	897b      	ldrh	r3, [r7, #10]
 801b43e:	3301      	adds	r3, #1
 801b440:	817b      	strh	r3, [r7, #10]
 801b442:	897a      	ldrh	r2, [r7, #10]
 801b444:	887b      	ldrh	r3, [r7, #2]
 801b446:	429a      	cmp	r2, r3
 801b448:	d3dd      	bcc.n	801b406 <Crc32+0x22>
        }
    }

    return ~crc;
 801b44a:	68fb      	ldr	r3, [r7, #12]
 801b44c:	43db      	mvns	r3, r3
}
 801b44e:	4618      	mov	r0, r3
 801b450:	3714      	adds	r7, #20
 801b452:	46bd      	mov	sp, r7
 801b454:	bc80      	pop	{r7}
 801b456:	4770      	bx	lr
 801b458:	edb88320 	.word	0xedb88320

0801b45c <RadioInit>:
TimerEvent_t RxTimeoutTimer;

/* Private  functions ---------------------------------------------------------*/

static void RadioInit( RadioEvents_t *events )
{
 801b45c:	b580      	push	{r7, lr}
 801b45e:	b084      	sub	sp, #16
 801b460:	af02      	add	r7, sp, #8
 801b462:	6078      	str	r0, [r7, #4]
    RadioEvents = events;
 801b464:	4a24      	ldr	r2, [pc, #144]	@ (801b4f8 <RadioInit+0x9c>)
 801b466:	687b      	ldr	r3, [r7, #4]
 801b468:	6013      	str	r3, [r2, #0]

    SubgRf.RxContinuous = false;
 801b46a:	4b24      	ldr	r3, [pc, #144]	@ (801b4fc <RadioInit+0xa0>)
 801b46c:	2200      	movs	r2, #0
 801b46e:	705a      	strb	r2, [r3, #1]
    SubgRf.TxTimeout = 0;
 801b470:	4b22      	ldr	r3, [pc, #136]	@ (801b4fc <RadioInit+0xa0>)
 801b472:	2200      	movs	r2, #0
 801b474:	605a      	str	r2, [r3, #4]
    SubgRf.RxTimeout = 0;
 801b476:	4b21      	ldr	r3, [pc, #132]	@ (801b4fc <RadioInit+0xa0>)
 801b478:	2200      	movs	r2, #0
 801b47a:	609a      	str	r2, [r3, #8]
    /*See STM32WL Errata: RadioSetRxDutyCycle*/
    SubgRf.RxDcPreambleDetectTimeout = 0;
 801b47c:	4b1f      	ldr	r3, [pc, #124]	@ (801b4fc <RadioInit+0xa0>)
 801b47e:	2200      	movs	r2, #0
 801b480:	659a      	str	r2, [r3, #88]	@ 0x58
#if( RADIO_LR_FHSS_IS_ON == 1 )
    SubgRf.lr_fhss.is_lr_fhss_on = false;
#endif /* RADIO_LR_FHSS_IS_ON == 1 */
    SUBGRF_Init( RadioOnDioIrq );
 801b482:	481f      	ldr	r0, [pc, #124]	@ (801b500 <RadioInit+0xa4>)
 801b484:	f001 ffc6 	bl	801d414 <SUBGRF_Init>
    /*SubgRf.publicNetwork set to false*/
    SubgRf.PublicNetwork.Current = false;
 801b488:	4b1c      	ldr	r3, [pc, #112]	@ (801b4fc <RadioInit+0xa0>)
 801b48a:	2200      	movs	r2, #0
 801b48c:	735a      	strb	r2, [r3, #13]
    SubgRf.PublicNetwork.Previous = false;
 801b48e:	4b1b      	ldr	r3, [pc, #108]	@ (801b4fc <RadioInit+0xa0>)
 801b490:	2200      	movs	r2, #0
 801b492:	731a      	strb	r2, [r3, #12]

    RADIO_IRQ_PROCESS_INIT();

    SUBGRF_SetRegulatorMode( );
 801b494:	f002 fa5c 	bl	801d950 <SUBGRF_SetRegulatorMode>

    SUBGRF_SetBufferBaseAddress( 0x00, 0x00 );
 801b498:	2100      	movs	r1, #0
 801b49a:	2000      	movs	r0, #0
 801b49c:	f002 fe28 	bl	801e0f0 <SUBGRF_SetBufferBaseAddress>
    SUBGRF_SetTxParams( RFO_LP, 0, RADIO_RAMP_200_US );
 801b4a0:	2204      	movs	r2, #4
 801b4a2:	2100      	movs	r1, #0
 801b4a4:	2001      	movs	r0, #1
 801b4a6:	f002 fbeb 	bl	801dc80 <SUBGRF_SetTxParams>
    SUBGRF_SetDioIrqParams( IRQ_RADIO_ALL, IRQ_RADIO_ALL, IRQ_RADIO_NONE, IRQ_RADIO_NONE );
 801b4aa:	2300      	movs	r3, #0
 801b4ac:	2200      	movs	r2, #0
 801b4ae:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 801b4b2:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 801b4b6:	f002 fb1b 	bl	801daf0 <SUBGRF_SetDioIrqParams>

    RadioSleep();
 801b4ba:	f000 fe99 	bl	801c1f0 <RadioSleep>
    // Initialize driver timeout timers
    TimerInit( &TxTimeoutTimer, RadioOnTxTimeoutIrq );
 801b4be:	2300      	movs	r3, #0
 801b4c0:	9300      	str	r3, [sp, #0]
 801b4c2:	4b10      	ldr	r3, [pc, #64]	@ (801b504 <RadioInit+0xa8>)
 801b4c4:	2200      	movs	r2, #0
 801b4c6:	f04f 31ff 	mov.w	r1, #4294967295
 801b4ca:	480f      	ldr	r0, [pc, #60]	@ (801b508 <RadioInit+0xac>)
 801b4cc:	f003 ffe4 	bl	801f498 <UTIL_TIMER_Create>
    TimerInit( &RxTimeoutTimer, RadioOnRxTimeoutIrq );
 801b4d0:	2300      	movs	r3, #0
 801b4d2:	9300      	str	r3, [sp, #0]
 801b4d4:	4b0d      	ldr	r3, [pc, #52]	@ (801b50c <RadioInit+0xb0>)
 801b4d6:	2200      	movs	r2, #0
 801b4d8:	f04f 31ff 	mov.w	r1, #4294967295
 801b4dc:	480c      	ldr	r0, [pc, #48]	@ (801b510 <RadioInit+0xb4>)
 801b4de:	f003 ffdb 	bl	801f498 <UTIL_TIMER_Create>
    TimerStop( &TxTimeoutTimer );
 801b4e2:	4809      	ldr	r0, [pc, #36]	@ (801b508 <RadioInit+0xac>)
 801b4e4:	f004 f87c 	bl	801f5e0 <UTIL_TIMER_Stop>
    TimerStop( &RxTimeoutTimer );
 801b4e8:	4809      	ldr	r0, [pc, #36]	@ (801b510 <RadioInit+0xb4>)
 801b4ea:	f004 f879 	bl	801f5e0 <UTIL_TIMER_Stop>
}
 801b4ee:	bf00      	nop
 801b4f0:	3708      	adds	r7, #8
 801b4f2:	46bd      	mov	sp, r7
 801b4f4:	bd80      	pop	{r7, pc}
 801b4f6:	bf00      	nop
 801b4f8:	200020b0 	.word	0x200020b0
 801b4fc:	200020b4 	.word	0x200020b4
 801b500:	0801c5e5 	.word	0x0801c5e5
 801b504:	0801c56d 	.word	0x0801c56d
 801b508:	20002110 	.word	0x20002110
 801b50c:	0801c581 	.word	0x0801c581
 801b510:	20002128 	.word	0x20002128

0801b514 <RadioGetStatus>:

static RadioState_t RadioGetStatus( void )
{
 801b514:	b580      	push	{r7, lr}
 801b516:	af00      	add	r7, sp, #0
    switch( SUBGRF_GetOperatingMode( ) )
 801b518:	f001 ffc4 	bl	801d4a4 <SUBGRF_GetOperatingMode>
 801b51c:	4603      	mov	r3, r0
 801b51e:	2b07      	cmp	r3, #7
 801b520:	d00a      	beq.n	801b538 <RadioGetStatus+0x24>
 801b522:	2b07      	cmp	r3, #7
 801b524:	dc0a      	bgt.n	801b53c <RadioGetStatus+0x28>
 801b526:	2b04      	cmp	r3, #4
 801b528:	d002      	beq.n	801b530 <RadioGetStatus+0x1c>
 801b52a:	2b05      	cmp	r3, #5
 801b52c:	d002      	beq.n	801b534 <RadioGetStatus+0x20>
 801b52e:	e005      	b.n	801b53c <RadioGetStatus+0x28>
    {
        case MODE_TX:
            return RF_TX_RUNNING;
 801b530:	2302      	movs	r3, #2
 801b532:	e004      	b.n	801b53e <RadioGetStatus+0x2a>
        case MODE_RX:
            return RF_RX_RUNNING;
 801b534:	2301      	movs	r3, #1
 801b536:	e002      	b.n	801b53e <RadioGetStatus+0x2a>
        case MODE_CAD:
            return RF_CAD;
 801b538:	2303      	movs	r3, #3
 801b53a:	e000      	b.n	801b53e <RadioGetStatus+0x2a>
        default:
            return RF_IDLE;
 801b53c:	2300      	movs	r3, #0
    }
}
 801b53e:	4618      	mov	r0, r3
 801b540:	bd80      	pop	{r7, pc}
	...

0801b544 <RadioSetModem>:

static void RadioSetModem( RadioModems_t modem )
{
 801b544:	b580      	push	{r7, lr}
 801b546:	b082      	sub	sp, #8
 801b548:	af00      	add	r7, sp, #0
 801b54a:	4603      	mov	r3, r0
 801b54c:	71fb      	strb	r3, [r7, #7]
    SubgRf.Modem = modem;
 801b54e:	4a2a      	ldr	r2, [pc, #168]	@ (801b5f8 <RadioSetModem+0xb4>)
 801b550:	79fb      	ldrb	r3, [r7, #7]
 801b552:	7013      	strb	r3, [r2, #0]
    RFW_SetRadioModem( modem );
 801b554:	79fb      	ldrb	r3, [r7, #7]
 801b556:	4618      	mov	r0, r3
 801b558:	f003 f9b7 	bl	801e8ca <RFW_SetRadioModem>
    switch( modem )
 801b55c:	79fb      	ldrb	r3, [r7, #7]
 801b55e:	2b05      	cmp	r3, #5
 801b560:	d80e      	bhi.n	801b580 <RadioSetModem+0x3c>
 801b562:	a201      	add	r2, pc, #4	@ (adr r2, 801b568 <RadioSetModem+0x24>)
 801b564:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801b568:	0801b58f 	.word	0x0801b58f
 801b56c:	0801b59d 	.word	0x0801b59d
 801b570:	0801b581 	.word	0x0801b581
 801b574:	0801b5c3 	.word	0x0801b5c3
 801b578:	0801b5d1 	.word	0x0801b5d1
 801b57c:	0801b5df 	.word	0x0801b5df
    {
    default:
    case MODEM_MSK:
        SUBGRF_SetPacketType( PACKET_TYPE_GMSK );
 801b580:	2003      	movs	r0, #3
 801b582:	f002 fb57 	bl	801dc34 <SUBGRF_SetPacketType>
        // When switching to GFSK mode the LoRa SyncWord register value is reset
        // Thus, we also reset the RadioPublicNetwork variable
        SubgRf.PublicNetwork.Current = false;
 801b586:	4b1c      	ldr	r3, [pc, #112]	@ (801b5f8 <RadioSetModem+0xb4>)
 801b588:	2200      	movs	r2, #0
 801b58a:	735a      	strb	r2, [r3, #13]
        break;
 801b58c:	e02f      	b.n	801b5ee <RadioSetModem+0xaa>
    case MODEM_FSK:
        SUBGRF_SetPacketType( PACKET_TYPE_GFSK );
 801b58e:	2000      	movs	r0, #0
 801b590:	f002 fb50 	bl	801dc34 <SUBGRF_SetPacketType>
        // When switching to GFSK mode the LoRa SyncWord register value is reset
        // Thus, we also reset the RadioPublicNetwork variable
        SubgRf.PublicNetwork.Current = false;
 801b594:	4b18      	ldr	r3, [pc, #96]	@ (801b5f8 <RadioSetModem+0xb4>)
 801b596:	2200      	movs	r2, #0
 801b598:	735a      	strb	r2, [r3, #13]
        break;
 801b59a:	e028      	b.n	801b5ee <RadioSetModem+0xaa>
    case MODEM_LORA:
        SUBGRF_SetPacketType( PACKET_TYPE_LORA );
 801b59c:	2001      	movs	r0, #1
 801b59e:	f002 fb49 	bl	801dc34 <SUBGRF_SetPacketType>
        // Public/Private network register is reset when switching modems
        if( SubgRf.PublicNetwork.Current != SubgRf.PublicNetwork.Previous )
 801b5a2:	4b15      	ldr	r3, [pc, #84]	@ (801b5f8 <RadioSetModem+0xb4>)
 801b5a4:	7b5a      	ldrb	r2, [r3, #13]
 801b5a6:	4b14      	ldr	r3, [pc, #80]	@ (801b5f8 <RadioSetModem+0xb4>)
 801b5a8:	7b1b      	ldrb	r3, [r3, #12]
 801b5aa:	429a      	cmp	r2, r3
 801b5ac:	d01e      	beq.n	801b5ec <RadioSetModem+0xa8>
        {
            SubgRf.PublicNetwork.Current = SubgRf.PublicNetwork.Previous;
 801b5ae:	4b12      	ldr	r3, [pc, #72]	@ (801b5f8 <RadioSetModem+0xb4>)
 801b5b0:	7b1a      	ldrb	r2, [r3, #12]
 801b5b2:	4b11      	ldr	r3, [pc, #68]	@ (801b5f8 <RadioSetModem+0xb4>)
 801b5b4:	735a      	strb	r2, [r3, #13]
            RadioSetPublicNetwork( SubgRf.PublicNetwork.Current );
 801b5b6:	4b10      	ldr	r3, [pc, #64]	@ (801b5f8 <RadioSetModem+0xb4>)
 801b5b8:	7b5b      	ldrb	r3, [r3, #13]
 801b5ba:	4618      	mov	r0, r3
 801b5bc:	f000 ffa0 	bl	801c500 <RadioSetPublicNetwork>
        }
        break;
 801b5c0:	e014      	b.n	801b5ec <RadioSetModem+0xa8>
    case MODEM_BPSK:
        SUBGRF_SetPacketType( PACKET_TYPE_BPSK );
 801b5c2:	2002      	movs	r0, #2
 801b5c4:	f002 fb36 	bl	801dc34 <SUBGRF_SetPacketType>
        // When switching to BPSK mode the LoRa SyncWord register value is reset
        // Thus, we also reset the RadioPublicNetwork variable
        SubgRf.PublicNetwork.Current = false;
 801b5c8:	4b0b      	ldr	r3, [pc, #44]	@ (801b5f8 <RadioSetModem+0xb4>)
 801b5ca:	2200      	movs	r2, #0
 801b5cc:	735a      	strb	r2, [r3, #13]
        break;
 801b5ce:	e00e      	b.n	801b5ee <RadioSetModem+0xaa>
#if (RADIO_SIGFOX_ENABLE == 1)
    case MODEM_SIGFOX_TX:
        SUBGRF_SetPacketType( PACKET_TYPE_BPSK );
 801b5d0:	2002      	movs	r0, #2
 801b5d2:	f002 fb2f 	bl	801dc34 <SUBGRF_SetPacketType>
        // When switching to BPSK mode the LoRa SyncWord register value is reset
        // Thus, we also reset the RadioPublicNetwork variable
        SubgRf.PublicNetwork.Current = false;
 801b5d6:	4b08      	ldr	r3, [pc, #32]	@ (801b5f8 <RadioSetModem+0xb4>)
 801b5d8:	2200      	movs	r2, #0
 801b5da:	735a      	strb	r2, [r3, #13]
        break;
 801b5dc:	e007      	b.n	801b5ee <RadioSetModem+0xaa>
    case MODEM_SIGFOX_RX:
        SUBGRF_SetPacketType( PACKET_TYPE_GFSK );
 801b5de:	2000      	movs	r0, #0
 801b5e0:	f002 fb28 	bl	801dc34 <SUBGRF_SetPacketType>
        // When switching to GFSK mode the LoRa SyncWord register value is reset
        // Thus, we also reset the RadioPublicNetwork variable
        SubgRf.PublicNetwork.Current = false;
 801b5e4:	4b04      	ldr	r3, [pc, #16]	@ (801b5f8 <RadioSetModem+0xb4>)
 801b5e6:	2200      	movs	r2, #0
 801b5e8:	735a      	strb	r2, [r3, #13]
        break;
 801b5ea:	e000      	b.n	801b5ee <RadioSetModem+0xaa>
        break;
 801b5ec:	bf00      	nop
#endif /*RADIO_SIGFOX_ENABLE == 1*/
    }
}
 801b5ee:	bf00      	nop
 801b5f0:	3708      	adds	r7, #8
 801b5f2:	46bd      	mov	sp, r7
 801b5f4:	bd80      	pop	{r7, pc}
 801b5f6:	bf00      	nop
 801b5f8:	200020b4 	.word	0x200020b4

0801b5fc <RadioSetChannel>:

static void RadioSetChannel( uint32_t freq )
{
 801b5fc:	b580      	push	{r7, lr}
 801b5fe:	b082      	sub	sp, #8
 801b600:	af00      	add	r7, sp, #0
 801b602:	6078      	str	r0, [r7, #4]
    SUBGRF_SetRfFrequency( freq );
 801b604:	6878      	ldr	r0, [r7, #4]
 801b606:	f002 facf 	bl	801dba8 <SUBGRF_SetRfFrequency>
}
 801b60a:	bf00      	nop
 801b60c:	3708      	adds	r7, #8
 801b60e:	46bd      	mov	sp, r7
 801b610:	bd80      	pop	{r7, pc}

0801b612 <RadioIsChannelFree>:

static bool RadioIsChannelFree( uint32_t freq, uint32_t rxBandwidth, int16_t rssiThresh, uint32_t maxCarrierSenseTime )
{
 801b612:	b580      	push	{r7, lr}
 801b614:	b090      	sub	sp, #64	@ 0x40
 801b616:	af0a      	add	r7, sp, #40	@ 0x28
 801b618:	60f8      	str	r0, [r7, #12]
 801b61a:	60b9      	str	r1, [r7, #8]
 801b61c:	603b      	str	r3, [r7, #0]
 801b61e:	4613      	mov	r3, r2
 801b620:	80fb      	strh	r3, [r7, #6]
    bool status = true;
 801b622:	2301      	movs	r3, #1
 801b624:	75fb      	strb	r3, [r7, #23]
    int16_t rssi = 0;
 801b626:	2300      	movs	r3, #0
 801b628:	82bb      	strh	r3, [r7, #20]
    uint32_t carrierSenseTime = 0;
 801b62a:	2300      	movs	r3, #0
 801b62c:	613b      	str	r3, [r7, #16]

    RadioStandby( );
 801b62e:	f000 fdf2 	bl	801c216 <RadioStandby>

    RadioSetModem( MODEM_FSK );
 801b632:	2000      	movs	r0, #0
 801b634:	f7ff ff86 	bl	801b544 <RadioSetModem>

    RadioSetChannel( freq );
 801b638:	68f8      	ldr	r0, [r7, #12]
 801b63a:	f7ff ffdf 	bl	801b5fc <RadioSetChannel>

    // Set Rx bandwidth. Other parameters are not used.
    RadioSetRxConfig( MODEM_FSK, rxBandwidth, 600, 0, rxBandwidth, 3, 0, false,
 801b63e:	2301      	movs	r3, #1
 801b640:	9309      	str	r3, [sp, #36]	@ 0x24
 801b642:	2300      	movs	r3, #0
 801b644:	9308      	str	r3, [sp, #32]
 801b646:	2300      	movs	r3, #0
 801b648:	9307      	str	r3, [sp, #28]
 801b64a:	2300      	movs	r3, #0
 801b64c:	9306      	str	r3, [sp, #24]
 801b64e:	2300      	movs	r3, #0
 801b650:	9305      	str	r3, [sp, #20]
 801b652:	2300      	movs	r3, #0
 801b654:	9304      	str	r3, [sp, #16]
 801b656:	2300      	movs	r3, #0
 801b658:	9303      	str	r3, [sp, #12]
 801b65a:	2300      	movs	r3, #0
 801b65c:	9302      	str	r3, [sp, #8]
 801b65e:	2303      	movs	r3, #3
 801b660:	9301      	str	r3, [sp, #4]
 801b662:	68bb      	ldr	r3, [r7, #8]
 801b664:	9300      	str	r3, [sp, #0]
 801b666:	2300      	movs	r3, #0
 801b668:	f44f 7216 	mov.w	r2, #600	@ 0x258
 801b66c:	68b9      	ldr	r1, [r7, #8]
 801b66e:	2000      	movs	r0, #0
 801b670:	f000 f83c 	bl	801b6ec <RadioSetRxConfig>
                      0, false, 0, 0, false, true );
    RadioRx( 0 );
 801b674:	2000      	movs	r0, #0
 801b676:	f000 fdd5 	bl	801c224 <RadioRx>

    RADIO_DELAY_MS( RadioGetWakeupTime( ) );
 801b67a:	f000 ff6f 	bl	801c55c <RadioGetWakeupTime>
 801b67e:	4603      	mov	r3, r0
 801b680:	4618      	mov	r0, r3
 801b682:	f7e7 f83f 	bl	8002704 <HAL_Delay>

    carrierSenseTime = TimerGetCurrentTime( );
 801b686:	f004 f8c5 	bl	801f814 <UTIL_TIMER_GetCurrentTime>
 801b68a:	6138      	str	r0, [r7, #16]

    // Perform carrier sense for maxCarrierSenseTime
    while( TimerGetElapsedTime( carrierSenseTime ) < maxCarrierSenseTime )
 801b68c:	e00d      	b.n	801b6aa <RadioIsChannelFree+0x98>
    {
        rssi = RadioRssi( MODEM_FSK );
 801b68e:	2000      	movs	r0, #0
 801b690:	f000 feb6 	bl	801c400 <RadioRssi>
 801b694:	4603      	mov	r3, r0
 801b696:	82bb      	strh	r3, [r7, #20]

        if( rssi > rssiThresh )
 801b698:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 801b69c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 801b6a0:	429a      	cmp	r2, r3
 801b6a2:	dd02      	ble.n	801b6aa <RadioIsChannelFree+0x98>
        {
            status = false;
 801b6a4:	2300      	movs	r3, #0
 801b6a6:	75fb      	strb	r3, [r7, #23]
            break;
 801b6a8:	e006      	b.n	801b6b8 <RadioIsChannelFree+0xa6>
    while( TimerGetElapsedTime( carrierSenseTime ) < maxCarrierSenseTime )
 801b6aa:	6938      	ldr	r0, [r7, #16]
 801b6ac:	f004 f8c4 	bl	801f838 <UTIL_TIMER_GetElapsedTime>
 801b6b0:	4602      	mov	r2, r0
 801b6b2:	683b      	ldr	r3, [r7, #0]
 801b6b4:	4293      	cmp	r3, r2
 801b6b6:	d8ea      	bhi.n	801b68e <RadioIsChannelFree+0x7c>
        }
    }
    RadioStandby( );
 801b6b8:	f000 fdad 	bl	801c216 <RadioStandby>

    return status;
 801b6bc:	7dfb      	ldrb	r3, [r7, #23]
}
 801b6be:	4618      	mov	r0, r3
 801b6c0:	3718      	adds	r7, #24
 801b6c2:	46bd      	mov	sp, r7
 801b6c4:	bd80      	pop	{r7, pc}

0801b6c6 <RadioRandom>:

static uint32_t RadioRandom( void )
{
 801b6c6:	b580      	push	{r7, lr}
 801b6c8:	b082      	sub	sp, #8
 801b6ca:	af00      	add	r7, sp, #0
    uint32_t rnd = 0;
 801b6cc:	2300      	movs	r3, #0
 801b6ce:	607b      	str	r3, [r7, #4]

    /*
     * Radio setup for random number generation
     */
    // Disable modem interrupts
    SUBGRF_SetDioIrqParams( IRQ_RADIO_NONE, IRQ_RADIO_NONE, IRQ_RADIO_NONE, IRQ_RADIO_NONE );
 801b6d0:	2300      	movs	r3, #0
 801b6d2:	2200      	movs	r2, #0
 801b6d4:	2100      	movs	r1, #0
 801b6d6:	2000      	movs	r0, #0
 801b6d8:	f002 fa0a 	bl	801daf0 <SUBGRF_SetDioIrqParams>

    rnd = SUBGRF_GetRandom();
 801b6dc:	f001 ffb3 	bl	801d646 <SUBGRF_GetRandom>
 801b6e0:	6078      	str	r0, [r7, #4]

    return rnd;
 801b6e2:	687b      	ldr	r3, [r7, #4]
}
 801b6e4:	4618      	mov	r0, r3
 801b6e6:	3708      	adds	r7, #8
 801b6e8:	46bd      	mov	sp, r7
 801b6ea:	bd80      	pop	{r7, pc}

0801b6ec <RadioSetRxConfig>:
                              uint32_t bandwidthAfc, uint16_t preambleLen,
                              uint16_t symbTimeout, bool fixLen,
                              uint8_t payloadLen,
                              bool crcOn, bool freqHopOn, uint8_t hopPeriod,
                              bool iqInverted, bool rxContinuous )
{
 801b6ec:	b580      	push	{r7, lr}
 801b6ee:	b08a      	sub	sp, #40	@ 0x28
 801b6f0:	af00      	add	r7, sp, #0
 801b6f2:	60b9      	str	r1, [r7, #8]
 801b6f4:	607a      	str	r2, [r7, #4]
 801b6f6:	461a      	mov	r2, r3
 801b6f8:	4603      	mov	r3, r0
 801b6fa:	73fb      	strb	r3, [r7, #15]
 801b6fc:	4613      	mov	r3, r2
 801b6fe:	73bb      	strb	r3, [r7, #14]
#if (RADIO_SIGFOX_ENABLE == 1)
    uint8_t modReg;
#endif
    SubgRf.RxContinuous = rxContinuous;
 801b700:	4ab9      	ldr	r2, [pc, #740]	@ (801b9e8 <RadioSetRxConfig+0x2fc>)
 801b702:	f897 3054 	ldrb.w	r3, [r7, #84]	@ 0x54
 801b706:	7053      	strb	r3, [r2, #1]
    RFW_DeInit();
 801b708:	f003 f89d 	bl	801e846 <RFW_DeInit>
    if( rxContinuous == true )
 801b70c:	f897 3054 	ldrb.w	r3, [r7, #84]	@ 0x54
 801b710:	2b00      	cmp	r3, #0
 801b712:	d001      	beq.n	801b718 <RadioSetRxConfig+0x2c>
    {
        symbTimeout = 0;
 801b714:	2300      	movs	r3, #0
 801b716:	873b      	strh	r3, [r7, #56]	@ 0x38
    }
    if( fixLen == true )
 801b718:	f897 303c 	ldrb.w	r3, [r7, #60]	@ 0x3c
 801b71c:	2b00      	cmp	r3, #0
 801b71e:	d004      	beq.n	801b72a <RadioSetRxConfig+0x3e>
    {
        MaxPayloadLength = payloadLen;
 801b720:	4ab2      	ldr	r2, [pc, #712]	@ (801b9ec <RadioSetRxConfig+0x300>)
 801b722:	f897 3040 	ldrb.w	r3, [r7, #64]	@ 0x40
 801b726:	7013      	strb	r3, [r2, #0]
 801b728:	e002      	b.n	801b730 <RadioSetRxConfig+0x44>
    }
    else
    {
        MaxPayloadLength = 0xFF;
 801b72a:	4bb0      	ldr	r3, [pc, #704]	@ (801b9ec <RadioSetRxConfig+0x300>)
 801b72c:	22ff      	movs	r2, #255	@ 0xff
 801b72e:	701a      	strb	r2, [r3, #0]
    }

    switch( modem )
 801b730:	7bfb      	ldrb	r3, [r7, #15]
 801b732:	2b05      	cmp	r3, #5
 801b734:	d009      	beq.n	801b74a <RadioSetRxConfig+0x5e>
 801b736:	2b05      	cmp	r3, #5
 801b738:	f300 81d7 	bgt.w	801baea <RadioSetRxConfig+0x3fe>
 801b73c:	2b00      	cmp	r3, #0
 801b73e:	f000 80bf 	beq.w	801b8c0 <RadioSetRxConfig+0x1d4>
 801b742:	2b01      	cmp	r3, #1
 801b744:	f000 8124 	beq.w	801b990 <RadioSetRxConfig+0x2a4>
            // Timeout Max, Timeout handled directly in SetRx function
            SubgRf.RxTimeout = 0xFFFF;

            break;
        default:
            break;
 801b748:	e1cf      	b.n	801baea <RadioSetRxConfig+0x3fe>
            SUBGRF_SetStopRxTimerOnPreambleDetect( true );
 801b74a:	2001      	movs	r0, #1
 801b74c:	f002 f8c2 	bl	801d8d4 <SUBGRF_SetStopRxTimerOnPreambleDetect>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 801b750:	4ba5      	ldr	r3, [pc, #660]	@ (801b9e8 <RadioSetRxConfig+0x2fc>)
 801b752:	2200      	movs	r2, #0
 801b754:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
            SubgRf.ModulationParams.Params.Gfsk.BitRate = datarate;
 801b758:	4aa3      	ldr	r2, [pc, #652]	@ (801b9e8 <RadioSetRxConfig+0x2fc>)
 801b75a:	687b      	ldr	r3, [r7, #4]
 801b75c:	63d3      	str	r3, [r2, #60]	@ 0x3c
            SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = MOD_SHAPING_G_BT_05;
 801b75e:	4ba2      	ldr	r3, [pc, #648]	@ (801b9e8 <RadioSetRxConfig+0x2fc>)
 801b760:	2209      	movs	r2, #9
 801b762:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
            SubgRf.ModulationParams.Params.Gfsk.Fdev = 800;
 801b766:	4ba0      	ldr	r3, [pc, #640]	@ (801b9e8 <RadioSetRxConfig+0x2fc>)
 801b768:	f44f 7248 	mov.w	r2, #800	@ 0x320
 801b76c:	641a      	str	r2, [r3, #64]	@ 0x40
            SubgRf.ModulationParams.Params.Gfsk.Bandwidth = SUBGRF_GetFskBandwidthRegValue( bandwidth );
 801b76e:	68b8      	ldr	r0, [r7, #8]
 801b770:	f002 ff9c 	bl	801e6ac <SUBGRF_GetFskBandwidthRegValue>
 801b774:	4603      	mov	r3, r0
 801b776:	461a      	mov	r2, r3
 801b778:	4b9b      	ldr	r3, [pc, #620]	@ (801b9e8 <RadioSetRxConfig+0x2fc>)
 801b77a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
            SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 801b77e:	4b9a      	ldr	r3, [pc, #616]	@ (801b9e8 <RadioSetRxConfig+0x2fc>)
 801b780:	2200      	movs	r2, #0
 801b782:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( preambleLen << 3 ); // convert byte into bit
 801b784:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 801b786:	00db      	lsls	r3, r3, #3
 801b788:	b29a      	uxth	r2, r3
 801b78a:	4b97      	ldr	r3, [pc, #604]	@ (801b9e8 <RadioSetRxConfig+0x2fc>)
 801b78c:	821a      	strh	r2, [r3, #16]
            SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = RADIO_PREAMBLE_DETECTOR_OFF;
 801b78e:	4b96      	ldr	r3, [pc, #600]	@ (801b9e8 <RadioSetRxConfig+0x2fc>)
 801b790:	2200      	movs	r2, #0
 801b792:	749a      	strb	r2, [r3, #18]
            SubgRf.PacketParams.Params.Gfsk.SyncWordLength = 2 << 3; // convert byte into bit
 801b794:	4b94      	ldr	r3, [pc, #592]	@ (801b9e8 <RadioSetRxConfig+0x2fc>)
 801b796:	2210      	movs	r2, #16
 801b798:	74da      	strb	r2, [r3, #19]
            SubgRf.PacketParams.Params.Gfsk.AddrComp = RADIO_ADDRESSCOMP_FILT_OFF;
 801b79a:	4b93      	ldr	r3, [pc, #588]	@ (801b9e8 <RadioSetRxConfig+0x2fc>)
 801b79c:	2200      	movs	r2, #0
 801b79e:	751a      	strb	r2, [r3, #20]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = RADIO_PACKET_FIXED_LENGTH;
 801b7a0:	4b91      	ldr	r3, [pc, #580]	@ (801b9e8 <RadioSetRxConfig+0x2fc>)
 801b7a2:	2200      	movs	r2, #0
 801b7a4:	755a      	strb	r2, [r3, #21]
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = MaxPayloadLength;
 801b7a6:	4b91      	ldr	r3, [pc, #580]	@ (801b9ec <RadioSetRxConfig+0x300>)
 801b7a8:	781a      	ldrb	r2, [r3, #0]
 801b7aa:	4b8f      	ldr	r3, [pc, #572]	@ (801b9e8 <RadioSetRxConfig+0x2fc>)
 801b7ac:	759a      	strb	r2, [r3, #22]
            SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_OFF;
 801b7ae:	4b8e      	ldr	r3, [pc, #568]	@ (801b9e8 <RadioSetRxConfig+0x2fc>)
 801b7b0:	2201      	movs	r2, #1
 801b7b2:	75da      	strb	r2, [r3, #23]
            SubgRf.PacketParams.Params.Gfsk.DcFree = RADIO_DC_FREE_OFF;
 801b7b4:	4b8c      	ldr	r3, [pc, #560]	@ (801b9e8 <RadioSetRxConfig+0x2fc>)
 801b7b6:	2200      	movs	r2, #0
 801b7b8:	761a      	strb	r2, [r3, #24]
            RadioSetModem( MODEM_SIGFOX_RX );
 801b7ba:	2005      	movs	r0, #5
 801b7bc:	f7ff fec2 	bl	801b544 <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 801b7c0:	488b      	ldr	r0, [pc, #556]	@ (801b9f0 <RadioSetRxConfig+0x304>)
 801b7c2:	f002 fb2b 	bl	801de1c <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 801b7c6:	488b      	ldr	r0, [pc, #556]	@ (801b9f4 <RadioSetRxConfig+0x308>)
 801b7c8:	f002 fbf6 	bl	801dfb8 <SUBGRF_SetPacketParams>
            SUBGRF_SetSyncWord( ( uint8_t[] ){0xB2, 0x27, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00 } );
 801b7cc:	4a8a      	ldr	r2, [pc, #552]	@ (801b9f8 <RadioSetRxConfig+0x30c>)
 801b7ce:	f107 031c 	add.w	r3, r7, #28
 801b7d2:	e892 0003 	ldmia.w	r2, {r0, r1}
 801b7d6:	e883 0003 	stmia.w	r3, {r0, r1}
 801b7da:	f107 031c 	add.w	r3, r7, #28
 801b7de:	4618      	mov	r0, r3
 801b7e0:	f001 feaf 	bl	801d542 <SUBGRF_SetSyncWord>
            SUBGRF_SetWhiteningSeed( 0x01FF );
 801b7e4:	f240 10ff 	movw	r0, #511	@ 0x1ff
 801b7e8:	f001 fefa 	bl	801d5e0 <SUBGRF_SetWhiteningSeed>
            modReg= RadioRead(SUBGHZ_AGCGFORSTCFGR);
 801b7ec:	f640 00b8 	movw	r0, #2232	@ 0x8b8
 801b7f0:	f000 fe24 	bl	801c43c <RadioRead>
 801b7f4:	4603      	mov	r3, r0
 801b7f6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            modReg&=RADIO_BIT_MASK(4);
 801b7fa:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801b7fe:	f023 0310 	bic.w	r3, r3, #16
 801b802:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            RadioWrite(SUBGHZ_AGCGFORSTCFGR, modReg);
 801b806:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801b80a:	4619      	mov	r1, r3
 801b80c:	f640 00b8 	movw	r0, #2232	@ 0x8b8
 801b810:	f000 fe02 	bl	801c418 <RadioWrite>
            RadioWrite(SUBGHZ_AGCGFORSTPOWTHR, 0x4 );
 801b814:	2104      	movs	r1, #4
 801b816:	f640 00b9 	movw	r0, #2233	@ 0x8b9
 801b81a:	f000 fdfd 	bl	801c418 <RadioWrite>
            modReg= RadioRead(SUBGHZ_AGCRSSICTL0R);
 801b81e:	f640 009b 	movw	r0, #2203	@ 0x89b
 801b822:	f000 fe0b 	bl	801c43c <RadioRead>
 801b826:	4603      	mov	r3, r0
 801b828:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            modReg&=( RADIO_BIT_MASK(2) & RADIO_BIT_MASK(3) & RADIO_BIT_MASK(4) );
 801b82c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801b830:	f023 031c 	bic.w	r3, r3, #28
 801b834:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            RadioWrite(SUBGHZ_AGCRSSICTL0R, (modReg| (0x1<<3) ) );
 801b838:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801b83c:	f043 0308 	orr.w	r3, r3, #8
 801b840:	b2db      	uxtb	r3, r3
 801b842:	4619      	mov	r1, r3
 801b844:	f640 009b 	movw	r0, #2203	@ 0x89b
 801b848:	f000 fde6 	bl	801c418 <RadioWrite>
            modReg= RadioRead(SUBGHZ_GAFCR);
 801b84c:	f240 60d1 	movw	r0, #1745	@ 0x6d1
 801b850:	f000 fdf4 	bl	801c43c <RadioRead>
 801b854:	4603      	mov	r3, r0
 801b856:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            modReg&=( RADIO_BIT_MASK(3) & RADIO_BIT_MASK(4) );
 801b85a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801b85e:	f023 0318 	bic.w	r3, r3, #24
 801b862:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            RadioWrite(SUBGHZ_GAFCR, (modReg| (0x3<<3) ));
 801b866:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801b86a:	f043 0318 	orr.w	r3, r3, #24
 801b86e:	b2db      	uxtb	r3, r3
 801b870:	4619      	mov	r1, r3
 801b872:	f240 60d1 	movw	r0, #1745	@ 0x6d1
 801b876:	f000 fdcf 	bl	801c418 <RadioWrite>
            modReg= RadioRead(SUBGHZ_GBSYNCR);
 801b87a:	f240 60ac 	movw	r0, #1708	@ 0x6ac
 801b87e:	f000 fddd 	bl	801c43c <RadioRead>
 801b882:	4603      	mov	r3, r0
 801b884:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            modReg&=( RADIO_BIT_MASK(4) & RADIO_BIT_MASK(5) & RADIO_BIT_MASK(6) );
 801b888:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801b88c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 801b890:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            RadioWrite(SUBGHZ_GBSYNCR, (modReg| (0x5<<4) ));
 801b894:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801b898:	f043 0350 	orr.w	r3, r3, #80	@ 0x50
 801b89c:	b2db      	uxtb	r3, r3
 801b89e:	4619      	mov	r1, r3
 801b8a0:	f240 60ac 	movw	r0, #1708	@ 0x6ac
 801b8a4:	f000 fdb8 	bl	801c418 <RadioWrite>
            SubgRf.RxTimeout = ( uint32_t )(( symbTimeout * 8 * 1000 ) /datarate);
 801b8a8:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 801b8aa:	f44f 52fa 	mov.w	r2, #8000	@ 0x1f40
 801b8ae:	fb02 f303 	mul.w	r3, r2, r3
 801b8b2:	461a      	mov	r2, r3
 801b8b4:	687b      	ldr	r3, [r7, #4]
 801b8b6:	fbb2 f3f3 	udiv	r3, r2, r3
 801b8ba:	4a4b      	ldr	r2, [pc, #300]	@ (801b9e8 <RadioSetRxConfig+0x2fc>)
 801b8bc:	6093      	str	r3, [r2, #8]
            break;
 801b8be:	e115      	b.n	801baec <RadioSetRxConfig+0x400>
            SUBGRF_SetStopRxTimerOnPreambleDetect( false );
 801b8c0:	2000      	movs	r0, #0
 801b8c2:	f002 f807 	bl	801d8d4 <SUBGRF_SetStopRxTimerOnPreambleDetect>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 801b8c6:	4b48      	ldr	r3, [pc, #288]	@ (801b9e8 <RadioSetRxConfig+0x2fc>)
 801b8c8:	2200      	movs	r2, #0
 801b8ca:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
            SubgRf.ModulationParams.Params.Gfsk.BitRate = datarate;
 801b8ce:	4a46      	ldr	r2, [pc, #280]	@ (801b9e8 <RadioSetRxConfig+0x2fc>)
 801b8d0:	687b      	ldr	r3, [r7, #4]
 801b8d2:	63d3      	str	r3, [r2, #60]	@ 0x3c
            SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = MOD_SHAPING_G_BT_1;
 801b8d4:	4b44      	ldr	r3, [pc, #272]	@ (801b9e8 <RadioSetRxConfig+0x2fc>)
 801b8d6:	220b      	movs	r2, #11
 801b8d8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
            SubgRf.ModulationParams.Params.Gfsk.Bandwidth = SUBGRF_GetFskBandwidthRegValue( bandwidth );
 801b8dc:	68b8      	ldr	r0, [r7, #8]
 801b8de:	f002 fee5 	bl	801e6ac <SUBGRF_GetFskBandwidthRegValue>
 801b8e2:	4603      	mov	r3, r0
 801b8e4:	461a      	mov	r2, r3
 801b8e6:	4b40      	ldr	r3, [pc, #256]	@ (801b9e8 <RadioSetRxConfig+0x2fc>)
 801b8e8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
            SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 801b8ec:	4b3e      	ldr	r3, [pc, #248]	@ (801b9e8 <RadioSetRxConfig+0x2fc>)
 801b8ee:	2200      	movs	r2, #0
 801b8f0:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( preambleLen << 3 ); // convert byte into bit
 801b8f2:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 801b8f4:	00db      	lsls	r3, r3, #3
 801b8f6:	b29a      	uxth	r2, r3
 801b8f8:	4b3b      	ldr	r3, [pc, #236]	@ (801b9e8 <RadioSetRxConfig+0x2fc>)
 801b8fa:	821a      	strh	r2, [r3, #16]
            SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = RADIO_PREAMBLE_DETECTOR_08_BITS;
 801b8fc:	4b3a      	ldr	r3, [pc, #232]	@ (801b9e8 <RadioSetRxConfig+0x2fc>)
 801b8fe:	2204      	movs	r2, #4
 801b900:	749a      	strb	r2, [r3, #18]
            SubgRf.PacketParams.Params.Gfsk.SyncWordLength = 3 << 3; // convert byte into bit
 801b902:	4b39      	ldr	r3, [pc, #228]	@ (801b9e8 <RadioSetRxConfig+0x2fc>)
 801b904:	2218      	movs	r2, #24
 801b906:	74da      	strb	r2, [r3, #19]
            SubgRf.PacketParams.Params.Gfsk.AddrComp = RADIO_ADDRESSCOMP_FILT_OFF;
 801b908:	4b37      	ldr	r3, [pc, #220]	@ (801b9e8 <RadioSetRxConfig+0x2fc>)
 801b90a:	2200      	movs	r2, #0
 801b90c:	751a      	strb	r2, [r3, #20]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = ( fixLen == true ) ? RADIO_PACKET_FIXED_LENGTH : RADIO_PACKET_VARIABLE_LENGTH;
 801b90e:	f897 303c 	ldrb.w	r3, [r7, #60]	@ 0x3c
 801b912:	f083 0301 	eor.w	r3, r3, #1
 801b916:	b2db      	uxtb	r3, r3
 801b918:	461a      	mov	r2, r3
 801b91a:	4b33      	ldr	r3, [pc, #204]	@ (801b9e8 <RadioSetRxConfig+0x2fc>)
 801b91c:	755a      	strb	r2, [r3, #21]
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = MaxPayloadLength;
 801b91e:	4b33      	ldr	r3, [pc, #204]	@ (801b9ec <RadioSetRxConfig+0x300>)
 801b920:	781a      	ldrb	r2, [r3, #0]
 801b922:	4b31      	ldr	r3, [pc, #196]	@ (801b9e8 <RadioSetRxConfig+0x2fc>)
 801b924:	759a      	strb	r2, [r3, #22]
            if( crcOn == true )
 801b926:	f897 3044 	ldrb.w	r3, [r7, #68]	@ 0x44
 801b92a:	2b00      	cmp	r3, #0
 801b92c:	d003      	beq.n	801b936 <RadioSetRxConfig+0x24a>
                SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_2_BYTES_CCIT;
 801b92e:	4b2e      	ldr	r3, [pc, #184]	@ (801b9e8 <RadioSetRxConfig+0x2fc>)
 801b930:	22f2      	movs	r2, #242	@ 0xf2
 801b932:	75da      	strb	r2, [r3, #23]
 801b934:	e002      	b.n	801b93c <RadioSetRxConfig+0x250>
                SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_OFF;
 801b936:	4b2c      	ldr	r3, [pc, #176]	@ (801b9e8 <RadioSetRxConfig+0x2fc>)
 801b938:	2201      	movs	r2, #1
 801b93a:	75da      	strb	r2, [r3, #23]
            SubgRf.PacketParams.Params.Gfsk.DcFree = RADIO_DC_FREEWHITENING;
 801b93c:	4b2a      	ldr	r3, [pc, #168]	@ (801b9e8 <RadioSetRxConfig+0x2fc>)
 801b93e:	2201      	movs	r2, #1
 801b940:	761a      	strb	r2, [r3, #24]
            RadioStandby( );
 801b942:	f000 fc68 	bl	801c216 <RadioStandby>
            RadioSetModem( MODEM_FSK );
 801b946:	2000      	movs	r0, #0
 801b948:	f7ff fdfc 	bl	801b544 <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 801b94c:	4828      	ldr	r0, [pc, #160]	@ (801b9f0 <RadioSetRxConfig+0x304>)
 801b94e:	f002 fa65 	bl	801de1c <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 801b952:	4828      	ldr	r0, [pc, #160]	@ (801b9f4 <RadioSetRxConfig+0x308>)
 801b954:	f002 fb30 	bl	801dfb8 <SUBGRF_SetPacketParams>
            SUBGRF_SetSyncWord( ( uint8_t[] ){ 0xC1, 0x94, 0xC1, 0x00, 0x00, 0x00, 0x00, 0x00 } );
 801b958:	4a28      	ldr	r2, [pc, #160]	@ (801b9fc <RadioSetRxConfig+0x310>)
 801b95a:	f107 0314 	add.w	r3, r7, #20
 801b95e:	e892 0003 	ldmia.w	r2, {r0, r1}
 801b962:	e883 0003 	stmia.w	r3, {r0, r1}
 801b966:	f107 0314 	add.w	r3, r7, #20
 801b96a:	4618      	mov	r0, r3
 801b96c:	f001 fde9 	bl	801d542 <SUBGRF_SetSyncWord>
            SUBGRF_SetWhiteningSeed( 0x01FF );
 801b970:	f240 10ff 	movw	r0, #511	@ 0x1ff
 801b974:	f001 fe34 	bl	801d5e0 <SUBGRF_SetWhiteningSeed>
            SubgRf.RxTimeout = ( uint32_t )(( symbTimeout * 8 * 1000 ) /datarate);
 801b978:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 801b97a:	f44f 52fa 	mov.w	r2, #8000	@ 0x1f40
 801b97e:	fb02 f303 	mul.w	r3, r2, r3
 801b982:	461a      	mov	r2, r3
 801b984:	687b      	ldr	r3, [r7, #4]
 801b986:	fbb2 f3f3 	udiv	r3, r2, r3
 801b98a:	4a17      	ldr	r2, [pc, #92]	@ (801b9e8 <RadioSetRxConfig+0x2fc>)
 801b98c:	6093      	str	r3, [r2, #8]
            break;
 801b98e:	e0ad      	b.n	801baec <RadioSetRxConfig+0x400>
            SUBGRF_SetStopRxTimerOnPreambleDetect( false );
 801b990:	2000      	movs	r0, #0
 801b992:	f001 ff9f 	bl	801d8d4 <SUBGRF_SetStopRxTimerOnPreambleDetect>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_LORA;
 801b996:	4b14      	ldr	r3, [pc, #80]	@ (801b9e8 <RadioSetRxConfig+0x2fc>)
 801b998:	2201      	movs	r2, #1
 801b99a:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
            SubgRf.ModulationParams.Params.LoRa.SpreadingFactor = ( RadioLoRaSpreadingFactors_t )datarate;
 801b99e:	687b      	ldr	r3, [r7, #4]
 801b9a0:	b2da      	uxtb	r2, r3
 801b9a2:	4b11      	ldr	r3, [pc, #68]	@ (801b9e8 <RadioSetRxConfig+0x2fc>)
 801b9a4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
            SubgRf.ModulationParams.Params.LoRa.Bandwidth = Bandwidths[bandwidth];
 801b9a8:	4a15      	ldr	r2, [pc, #84]	@ (801ba00 <RadioSetRxConfig+0x314>)
 801b9aa:	68bb      	ldr	r3, [r7, #8]
 801b9ac:	4413      	add	r3, r2
 801b9ae:	781a      	ldrb	r2, [r3, #0]
 801b9b0:	4b0d      	ldr	r3, [pc, #52]	@ (801b9e8 <RadioSetRxConfig+0x2fc>)
 801b9b2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
            SubgRf.ModulationParams.Params.LoRa.CodingRate = ( RadioLoRaCodingRates_t )coderate;
 801b9b6:	4a0c      	ldr	r2, [pc, #48]	@ (801b9e8 <RadioSetRxConfig+0x2fc>)
 801b9b8:	7bbb      	ldrb	r3, [r7, #14]
 801b9ba:	f882 3052 	strb.w	r3, [r2, #82]	@ 0x52
            if( ( ( bandwidth == 0 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 801b9be:	68bb      	ldr	r3, [r7, #8]
 801b9c0:	2b00      	cmp	r3, #0
 801b9c2:	d105      	bne.n	801b9d0 <RadioSetRxConfig+0x2e4>
 801b9c4:	687b      	ldr	r3, [r7, #4]
 801b9c6:	2b0b      	cmp	r3, #11
 801b9c8:	d008      	beq.n	801b9dc <RadioSetRxConfig+0x2f0>
 801b9ca:	687b      	ldr	r3, [r7, #4]
 801b9cc:	2b0c      	cmp	r3, #12
 801b9ce:	d005      	beq.n	801b9dc <RadioSetRxConfig+0x2f0>
 801b9d0:	68bb      	ldr	r3, [r7, #8]
 801b9d2:	2b01      	cmp	r3, #1
 801b9d4:	d116      	bne.n	801ba04 <RadioSetRxConfig+0x318>
                ( ( bandwidth == 1 ) && ( datarate == 12 ) ) )
 801b9d6:	687b      	ldr	r3, [r7, #4]
 801b9d8:	2b0c      	cmp	r3, #12
 801b9da:	d113      	bne.n	801ba04 <RadioSetRxConfig+0x318>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0x01;
 801b9dc:	4b02      	ldr	r3, [pc, #8]	@ (801b9e8 <RadioSetRxConfig+0x2fc>)
 801b9de:	2201      	movs	r2, #1
 801b9e0:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
 801b9e4:	e012      	b.n	801ba0c <RadioSetRxConfig+0x320>
 801b9e6:	bf00      	nop
 801b9e8:	200020b4 	.word	0x200020b4
 801b9ec:	20000148 	.word	0x20000148
 801b9f0:	200020ec 	.word	0x200020ec
 801b9f4:	200020c2 	.word	0x200020c2
 801b9f8:	080237ec 	.word	0x080237ec
 801b9fc:	080237f4 	.word	0x080237f4
 801ba00:	08023f88 	.word	0x08023f88
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0x00;
 801ba04:	4b3b      	ldr	r3, [pc, #236]	@ (801baf4 <RadioSetRxConfig+0x408>)
 801ba06:	2200      	movs	r2, #0
 801ba08:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
            SubgRf.PacketParams.PacketType = PACKET_TYPE_LORA;
 801ba0c:	4b39      	ldr	r3, [pc, #228]	@ (801baf4 <RadioSetRxConfig+0x408>)
 801ba0e:	2201      	movs	r2, #1
 801ba10:	739a      	strb	r2, [r3, #14]
            if( ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF5 ) ||
 801ba12:	4b38      	ldr	r3, [pc, #224]	@ (801baf4 <RadioSetRxConfig+0x408>)
 801ba14:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 801ba18:	2b05      	cmp	r3, #5
 801ba1a:	d004      	beq.n	801ba26 <RadioSetRxConfig+0x33a>
                ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF6 ) )
 801ba1c:	4b35      	ldr	r3, [pc, #212]	@ (801baf4 <RadioSetRxConfig+0x408>)
 801ba1e:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
            if( ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF5 ) ||
 801ba22:	2b06      	cmp	r3, #6
 801ba24:	d10a      	bne.n	801ba3c <RadioSetRxConfig+0x350>
                if( preambleLen < 12 )
 801ba26:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 801ba28:	2b0b      	cmp	r3, #11
 801ba2a:	d803      	bhi.n	801ba34 <RadioSetRxConfig+0x348>
                    SubgRf.PacketParams.Params.LoRa.PreambleLength = 12;
 801ba2c:	4b31      	ldr	r3, [pc, #196]	@ (801baf4 <RadioSetRxConfig+0x408>)
 801ba2e:	220c      	movs	r2, #12
 801ba30:	839a      	strh	r2, [r3, #28]
                if( preambleLen < 12 )
 801ba32:	e006      	b.n	801ba42 <RadioSetRxConfig+0x356>
                    SubgRf.PacketParams.Params.LoRa.PreambleLength = preambleLen;
 801ba34:	4a2f      	ldr	r2, [pc, #188]	@ (801baf4 <RadioSetRxConfig+0x408>)
 801ba36:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 801ba38:	8393      	strh	r3, [r2, #28]
                if( preambleLen < 12 )
 801ba3a:	e002      	b.n	801ba42 <RadioSetRxConfig+0x356>
                SubgRf.PacketParams.Params.LoRa.PreambleLength = preambleLen;
 801ba3c:	4a2d      	ldr	r2, [pc, #180]	@ (801baf4 <RadioSetRxConfig+0x408>)
 801ba3e:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 801ba40:	8393      	strh	r3, [r2, #28]
            SubgRf.PacketParams.Params.LoRa.HeaderType = ( RadioLoRaPacketLengthsMode_t )fixLen;
 801ba42:	f897 203c 	ldrb.w	r2, [r7, #60]	@ 0x3c
 801ba46:	4b2b      	ldr	r3, [pc, #172]	@ (801baf4 <RadioSetRxConfig+0x408>)
 801ba48:	779a      	strb	r2, [r3, #30]
            SubgRf.PacketParams.Params.LoRa.PayloadLength = MaxPayloadLength;
 801ba4a:	4b2b      	ldr	r3, [pc, #172]	@ (801baf8 <RadioSetRxConfig+0x40c>)
 801ba4c:	781a      	ldrb	r2, [r3, #0]
 801ba4e:	4b29      	ldr	r3, [pc, #164]	@ (801baf4 <RadioSetRxConfig+0x408>)
 801ba50:	77da      	strb	r2, [r3, #31]
            SubgRf.PacketParams.Params.LoRa.CrcMode = ( RadioLoRaCrcModes_t )crcOn;
 801ba52:	f897 2044 	ldrb.w	r2, [r7, #68]	@ 0x44
 801ba56:	4b27      	ldr	r3, [pc, #156]	@ (801baf4 <RadioSetRxConfig+0x408>)
 801ba58:	f883 2020 	strb.w	r2, [r3, #32]
            SubgRf.PacketParams.Params.LoRa.InvertIQ = ( RadioLoRaIQModes_t )iqInverted;
 801ba5c:	f897 2050 	ldrb.w	r2, [r7, #80]	@ 0x50
 801ba60:	4b24      	ldr	r3, [pc, #144]	@ (801baf4 <RadioSetRxConfig+0x408>)
 801ba62:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
            RadioStandby( );
 801ba66:	f000 fbd6 	bl	801c216 <RadioStandby>
            RadioSetModem( MODEM_LORA );
 801ba6a:	2001      	movs	r0, #1
 801ba6c:	f7ff fd6a 	bl	801b544 <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 801ba70:	4822      	ldr	r0, [pc, #136]	@ (801bafc <RadioSetRxConfig+0x410>)
 801ba72:	f002 f9d3 	bl	801de1c <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 801ba76:	4822      	ldr	r0, [pc, #136]	@ (801bb00 <RadioSetRxConfig+0x414>)
 801ba78:	f002 fa9e 	bl	801dfb8 <SUBGRF_SetPacketParams>
            SUBGRF_SetLoRaSymbNumTimeout( symbTimeout );
 801ba7c:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 801ba7e:	b2db      	uxtb	r3, r3
 801ba80:	4618      	mov	r0, r3
 801ba82:	f001 ff36 	bl	801d8f2 <SUBGRF_SetLoRaSymbNumTimeout>
            SUBGRF_WriteRegister(SUBGHZ_AGCCFG,SUBGRF_ReadRegister(SUBGHZ_AGCCFG)&0x1);
 801ba86:	f640 00a3 	movw	r0, #2211	@ 0x8a3
 801ba8a:	f002 fbfd 	bl	801e288 <SUBGRF_ReadRegister>
 801ba8e:	4603      	mov	r3, r0
 801ba90:	f003 0301 	and.w	r3, r3, #1
 801ba94:	b2db      	uxtb	r3, r3
 801ba96:	4619      	mov	r1, r3
 801ba98:	f640 00a3 	movw	r0, #2211	@ 0x8a3
 801ba9c:	f002 fbd2 	bl	801e244 <SUBGRF_WriteRegister>
            if( SubgRf.PacketParams.Params.LoRa.InvertIQ == LORA_IQ_INVERTED )
 801baa0:	4b14      	ldr	r3, [pc, #80]	@ (801baf4 <RadioSetRxConfig+0x408>)
 801baa2:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 801baa6:	2b01      	cmp	r3, #1
 801baa8:	d10d      	bne.n	801bac6 <RadioSetRxConfig+0x3da>
                SUBGRF_WriteRegister( SUBGHZ_LIQPOLR, SUBGRF_ReadRegister( SUBGHZ_LIQPOLR ) & ~( 1 << 2 ) );
 801baaa:	f240 7036 	movw	r0, #1846	@ 0x736
 801baae:	f002 fbeb 	bl	801e288 <SUBGRF_ReadRegister>
 801bab2:	4603      	mov	r3, r0
 801bab4:	f023 0304 	bic.w	r3, r3, #4
 801bab8:	b2db      	uxtb	r3, r3
 801baba:	4619      	mov	r1, r3
 801babc:	f240 7036 	movw	r0, #1846	@ 0x736
 801bac0:	f002 fbc0 	bl	801e244 <SUBGRF_WriteRegister>
 801bac4:	e00c      	b.n	801bae0 <RadioSetRxConfig+0x3f4>
                SUBGRF_WriteRegister( SUBGHZ_LIQPOLR, SUBGRF_ReadRegister( SUBGHZ_LIQPOLR ) | ( 1 << 2 ) );
 801bac6:	f240 7036 	movw	r0, #1846	@ 0x736
 801baca:	f002 fbdd 	bl	801e288 <SUBGRF_ReadRegister>
 801bace:	4603      	mov	r3, r0
 801bad0:	f043 0304 	orr.w	r3, r3, #4
 801bad4:	b2db      	uxtb	r3, r3
 801bad6:	4619      	mov	r1, r3
 801bad8:	f240 7036 	movw	r0, #1846	@ 0x736
 801badc:	f002 fbb2 	bl	801e244 <SUBGRF_WriteRegister>
            SubgRf.RxTimeout = 0xFFFF;
 801bae0:	4b04      	ldr	r3, [pc, #16]	@ (801baf4 <RadioSetRxConfig+0x408>)
 801bae2:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 801bae6:	609a      	str	r2, [r3, #8]
            break;
 801bae8:	e000      	b.n	801baec <RadioSetRxConfig+0x400>
            break;
 801baea:	bf00      	nop
    }
}
 801baec:	bf00      	nop
 801baee:	3728      	adds	r7, #40	@ 0x28
 801baf0:	46bd      	mov	sp, r7
 801baf2:	bd80      	pop	{r7, pc}
 801baf4:	200020b4 	.word	0x200020b4
 801baf8:	20000148 	.word	0x20000148
 801bafc:	200020ec 	.word	0x200020ec
 801bb00:	200020c2 	.word	0x200020c2

0801bb04 <RadioSetTxConfig>:
static void RadioSetTxConfig( RadioModems_t modem, int8_t power, uint32_t fdev,
                              uint32_t bandwidth, uint32_t datarate,
                              uint8_t coderate, uint16_t preambleLen,
                              bool fixLen, bool crcOn, bool freqHopOn,
                              uint8_t hopPeriod, bool iqInverted, uint32_t timeout )
{
 801bb04:	b580      	push	{r7, lr}
 801bb06:	b086      	sub	sp, #24
 801bb08:	af00      	add	r7, sp, #0
 801bb0a:	60ba      	str	r2, [r7, #8]
 801bb0c:	607b      	str	r3, [r7, #4]
 801bb0e:	4603      	mov	r3, r0
 801bb10:	73fb      	strb	r3, [r7, #15]
 801bb12:	460b      	mov	r3, r1
 801bb14:	73bb      	strb	r3, [r7, #14]
#if( RADIO_LR_FHSS_IS_ON == 1 )
    /*disable LrFhss*/
    SubgRf.lr_fhss.is_lr_fhss_on = false;
#endif /* RADIO_LR_FHSS_IS_ON == 1 */
    RFW_DeInit();
 801bb16:	f002 fe96 	bl	801e846 <RFW_DeInit>
    switch( modem )
 801bb1a:	7bfb      	ldrb	r3, [r7, #15]
 801bb1c:	2b04      	cmp	r3, #4
 801bb1e:	f000 80c7 	beq.w	801bcb0 <RadioSetTxConfig+0x1ac>
 801bb22:	2b04      	cmp	r3, #4
 801bb24:	f300 80d6 	bgt.w	801bcd4 <RadioSetTxConfig+0x1d0>
 801bb28:	2b00      	cmp	r3, #0
 801bb2a:	d002      	beq.n	801bb32 <RadioSetTxConfig+0x2e>
 801bb2c:	2b01      	cmp	r3, #1
 801bb2e:	d059      	beq.n	801bbe4 <RadioSetTxConfig+0xe0>
            SubgRf.ModulationParams.Params.Bpsk.ModulationShaping = MOD_SHAPING_DBPSK;
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
            break;
#endif /*RADIO_SIGFOX_ENABLE == 1*/
        default:
            break;
 801bb30:	e0d0      	b.n	801bcd4 <RadioSetTxConfig+0x1d0>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 801bb32:	4b77      	ldr	r3, [pc, #476]	@ (801bd10 <RadioSetTxConfig+0x20c>)
 801bb34:	2200      	movs	r2, #0
 801bb36:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
            SubgRf.ModulationParams.Params.Gfsk.BitRate = datarate;
 801bb3a:	4a75      	ldr	r2, [pc, #468]	@ (801bd10 <RadioSetTxConfig+0x20c>)
 801bb3c:	6a3b      	ldr	r3, [r7, #32]
 801bb3e:	63d3      	str	r3, [r2, #60]	@ 0x3c
            SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = MOD_SHAPING_G_BT_1;
 801bb40:	4b73      	ldr	r3, [pc, #460]	@ (801bd10 <RadioSetTxConfig+0x20c>)
 801bb42:	220b      	movs	r2, #11
 801bb44:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
            SubgRf.ModulationParams.Params.Gfsk.Bandwidth = SUBGRF_GetFskBandwidthRegValue( bandwidth );
 801bb48:	6878      	ldr	r0, [r7, #4]
 801bb4a:	f002 fdaf 	bl	801e6ac <SUBGRF_GetFskBandwidthRegValue>
 801bb4e:	4603      	mov	r3, r0
 801bb50:	461a      	mov	r2, r3
 801bb52:	4b6f      	ldr	r3, [pc, #444]	@ (801bd10 <RadioSetTxConfig+0x20c>)
 801bb54:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
            SubgRf.ModulationParams.Params.Gfsk.Fdev = fdev;
 801bb58:	4a6d      	ldr	r2, [pc, #436]	@ (801bd10 <RadioSetTxConfig+0x20c>)
 801bb5a:	68bb      	ldr	r3, [r7, #8]
 801bb5c:	6413      	str	r3, [r2, #64]	@ 0x40
            SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 801bb5e:	4b6c      	ldr	r3, [pc, #432]	@ (801bd10 <RadioSetTxConfig+0x20c>)
 801bb60:	2200      	movs	r2, #0
 801bb62:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( preambleLen << 3 ); // convert byte into bit
 801bb64:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 801bb66:	00db      	lsls	r3, r3, #3
 801bb68:	b29a      	uxth	r2, r3
 801bb6a:	4b69      	ldr	r3, [pc, #420]	@ (801bd10 <RadioSetTxConfig+0x20c>)
 801bb6c:	821a      	strh	r2, [r3, #16]
            SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = RADIO_PREAMBLE_DETECTOR_08_BITS;
 801bb6e:	4b68      	ldr	r3, [pc, #416]	@ (801bd10 <RadioSetTxConfig+0x20c>)
 801bb70:	2204      	movs	r2, #4
 801bb72:	749a      	strb	r2, [r3, #18]
            SubgRf.PacketParams.Params.Gfsk.SyncWordLength = 3 << 3 ; // convert byte into bit
 801bb74:	4b66      	ldr	r3, [pc, #408]	@ (801bd10 <RadioSetTxConfig+0x20c>)
 801bb76:	2218      	movs	r2, #24
 801bb78:	74da      	strb	r2, [r3, #19]
            SubgRf.PacketParams.Params.Gfsk.AddrComp = RADIO_ADDRESSCOMP_FILT_OFF;
 801bb7a:	4b65      	ldr	r3, [pc, #404]	@ (801bd10 <RadioSetTxConfig+0x20c>)
 801bb7c:	2200      	movs	r2, #0
 801bb7e:	751a      	strb	r2, [r3, #20]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = ( fixLen == true ) ? RADIO_PACKET_FIXED_LENGTH : RADIO_PACKET_VARIABLE_LENGTH;
 801bb80:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 801bb84:	f083 0301 	eor.w	r3, r3, #1
 801bb88:	b2db      	uxtb	r3, r3
 801bb8a:	461a      	mov	r2, r3
 801bb8c:	4b60      	ldr	r3, [pc, #384]	@ (801bd10 <RadioSetTxConfig+0x20c>)
 801bb8e:	755a      	strb	r2, [r3, #21]
            if( crcOn == true )
 801bb90:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 801bb94:	2b00      	cmp	r3, #0
 801bb96:	d003      	beq.n	801bba0 <RadioSetTxConfig+0x9c>
                SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_2_BYTES_CCIT;
 801bb98:	4b5d      	ldr	r3, [pc, #372]	@ (801bd10 <RadioSetTxConfig+0x20c>)
 801bb9a:	22f2      	movs	r2, #242	@ 0xf2
 801bb9c:	75da      	strb	r2, [r3, #23]
 801bb9e:	e002      	b.n	801bba6 <RadioSetTxConfig+0xa2>
                SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_OFF;
 801bba0:	4b5b      	ldr	r3, [pc, #364]	@ (801bd10 <RadioSetTxConfig+0x20c>)
 801bba2:	2201      	movs	r2, #1
 801bba4:	75da      	strb	r2, [r3, #23]
            SubgRf.PacketParams.Params.Gfsk.DcFree = RADIO_DC_FREEWHITENING;
 801bba6:	4b5a      	ldr	r3, [pc, #360]	@ (801bd10 <RadioSetTxConfig+0x20c>)
 801bba8:	2201      	movs	r2, #1
 801bbaa:	761a      	strb	r2, [r3, #24]
            RadioStandby( );
 801bbac:	f000 fb33 	bl	801c216 <RadioStandby>
            RadioSetModem(  MODEM_FSK  );
 801bbb0:	2000      	movs	r0, #0
 801bbb2:	f7ff fcc7 	bl	801b544 <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 801bbb6:	4857      	ldr	r0, [pc, #348]	@ (801bd14 <RadioSetTxConfig+0x210>)
 801bbb8:	f002 f930 	bl	801de1c <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 801bbbc:	4856      	ldr	r0, [pc, #344]	@ (801bd18 <RadioSetTxConfig+0x214>)
 801bbbe:	f002 f9fb 	bl	801dfb8 <SUBGRF_SetPacketParams>
            SUBGRF_SetSyncWord( ( uint8_t[] ){ 0xC1, 0x94, 0xC1, 0x00, 0x00, 0x00, 0x00, 0x00 } );
 801bbc2:	4a56      	ldr	r2, [pc, #344]	@ (801bd1c <RadioSetTxConfig+0x218>)
 801bbc4:	f107 0310 	add.w	r3, r7, #16
 801bbc8:	e892 0003 	ldmia.w	r2, {r0, r1}
 801bbcc:	e883 0003 	stmia.w	r3, {r0, r1}
 801bbd0:	f107 0310 	add.w	r3, r7, #16
 801bbd4:	4618      	mov	r0, r3
 801bbd6:	f001 fcb4 	bl	801d542 <SUBGRF_SetSyncWord>
            SUBGRF_SetWhiteningSeed( 0x01FF );
 801bbda:	f240 10ff 	movw	r0, #511	@ 0x1ff
 801bbde:	f001 fcff 	bl	801d5e0 <SUBGRF_SetWhiteningSeed>
            break;
 801bbe2:	e078      	b.n	801bcd6 <RadioSetTxConfig+0x1d2>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_LORA;
 801bbe4:	4b4a      	ldr	r3, [pc, #296]	@ (801bd10 <RadioSetTxConfig+0x20c>)
 801bbe6:	2201      	movs	r2, #1
 801bbe8:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
            SubgRf.ModulationParams.Params.LoRa.SpreadingFactor = ( RadioLoRaSpreadingFactors_t ) datarate;
 801bbec:	6a3b      	ldr	r3, [r7, #32]
 801bbee:	b2da      	uxtb	r2, r3
 801bbf0:	4b47      	ldr	r3, [pc, #284]	@ (801bd10 <RadioSetTxConfig+0x20c>)
 801bbf2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
            SubgRf.ModulationParams.Params.LoRa.Bandwidth =  Bandwidths[bandwidth];
 801bbf6:	4a4a      	ldr	r2, [pc, #296]	@ (801bd20 <RadioSetTxConfig+0x21c>)
 801bbf8:	687b      	ldr	r3, [r7, #4]
 801bbfa:	4413      	add	r3, r2
 801bbfc:	781a      	ldrb	r2, [r3, #0]
 801bbfe:	4b44      	ldr	r3, [pc, #272]	@ (801bd10 <RadioSetTxConfig+0x20c>)
 801bc00:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
            SubgRf.ModulationParams.Params.LoRa.CodingRate= ( RadioLoRaCodingRates_t )coderate;
 801bc04:	4a42      	ldr	r2, [pc, #264]	@ (801bd10 <RadioSetTxConfig+0x20c>)
 801bc06:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 801bc0a:	f882 3052 	strb.w	r3, [r2, #82]	@ 0x52
            if( ( ( bandwidth == 0 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 801bc0e:	687b      	ldr	r3, [r7, #4]
 801bc10:	2b00      	cmp	r3, #0
 801bc12:	d105      	bne.n	801bc20 <RadioSetTxConfig+0x11c>
 801bc14:	6a3b      	ldr	r3, [r7, #32]
 801bc16:	2b0b      	cmp	r3, #11
 801bc18:	d008      	beq.n	801bc2c <RadioSetTxConfig+0x128>
 801bc1a:	6a3b      	ldr	r3, [r7, #32]
 801bc1c:	2b0c      	cmp	r3, #12
 801bc1e:	d005      	beq.n	801bc2c <RadioSetTxConfig+0x128>
 801bc20:	687b      	ldr	r3, [r7, #4]
 801bc22:	2b01      	cmp	r3, #1
 801bc24:	d107      	bne.n	801bc36 <RadioSetTxConfig+0x132>
                ( ( bandwidth == 1 ) && ( datarate == 12 ) ) )
 801bc26:	6a3b      	ldr	r3, [r7, #32]
 801bc28:	2b0c      	cmp	r3, #12
 801bc2a:	d104      	bne.n	801bc36 <RadioSetTxConfig+0x132>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0x01;
 801bc2c:	4b38      	ldr	r3, [pc, #224]	@ (801bd10 <RadioSetTxConfig+0x20c>)
 801bc2e:	2201      	movs	r2, #1
 801bc30:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
 801bc34:	e003      	b.n	801bc3e <RadioSetTxConfig+0x13a>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0x00;
 801bc36:	4b36      	ldr	r3, [pc, #216]	@ (801bd10 <RadioSetTxConfig+0x20c>)
 801bc38:	2200      	movs	r2, #0
 801bc3a:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
            SubgRf.PacketParams.PacketType = PACKET_TYPE_LORA;
 801bc3e:	4b34      	ldr	r3, [pc, #208]	@ (801bd10 <RadioSetTxConfig+0x20c>)
 801bc40:	2201      	movs	r2, #1
 801bc42:	739a      	strb	r2, [r3, #14]
            if( ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF5 ) ||
 801bc44:	4b32      	ldr	r3, [pc, #200]	@ (801bd10 <RadioSetTxConfig+0x20c>)
 801bc46:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 801bc4a:	2b05      	cmp	r3, #5
 801bc4c:	d004      	beq.n	801bc58 <RadioSetTxConfig+0x154>
                ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF6 ) )
 801bc4e:	4b30      	ldr	r3, [pc, #192]	@ (801bd10 <RadioSetTxConfig+0x20c>)
 801bc50:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
            if( ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF5 ) ||
 801bc54:	2b06      	cmp	r3, #6
 801bc56:	d10a      	bne.n	801bc6e <RadioSetTxConfig+0x16a>
                if( preambleLen < 12 )
 801bc58:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 801bc5a:	2b0b      	cmp	r3, #11
 801bc5c:	d803      	bhi.n	801bc66 <RadioSetTxConfig+0x162>
                    SubgRf.PacketParams.Params.LoRa.PreambleLength = 12;
 801bc5e:	4b2c      	ldr	r3, [pc, #176]	@ (801bd10 <RadioSetTxConfig+0x20c>)
 801bc60:	220c      	movs	r2, #12
 801bc62:	839a      	strh	r2, [r3, #28]
                if( preambleLen < 12 )
 801bc64:	e006      	b.n	801bc74 <RadioSetTxConfig+0x170>
                    SubgRf.PacketParams.Params.LoRa.PreambleLength = preambleLen;
 801bc66:	4a2a      	ldr	r2, [pc, #168]	@ (801bd10 <RadioSetTxConfig+0x20c>)
 801bc68:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 801bc6a:	8393      	strh	r3, [r2, #28]
                if( preambleLen < 12 )
 801bc6c:	e002      	b.n	801bc74 <RadioSetTxConfig+0x170>
                SubgRf.PacketParams.Params.LoRa.PreambleLength = preambleLen;
 801bc6e:	4a28      	ldr	r2, [pc, #160]	@ (801bd10 <RadioSetTxConfig+0x20c>)
 801bc70:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 801bc72:	8393      	strh	r3, [r2, #28]
            SubgRf.PacketParams.Params.LoRa.HeaderType = ( RadioLoRaPacketLengthsMode_t )fixLen;
 801bc74:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 801bc78:	4b25      	ldr	r3, [pc, #148]	@ (801bd10 <RadioSetTxConfig+0x20c>)
 801bc7a:	779a      	strb	r2, [r3, #30]
            SubgRf.PacketParams.Params.LoRa.PayloadLength = MaxPayloadLength;
 801bc7c:	4b29      	ldr	r3, [pc, #164]	@ (801bd24 <RadioSetTxConfig+0x220>)
 801bc7e:	781a      	ldrb	r2, [r3, #0]
 801bc80:	4b23      	ldr	r3, [pc, #140]	@ (801bd10 <RadioSetTxConfig+0x20c>)
 801bc82:	77da      	strb	r2, [r3, #31]
            SubgRf.PacketParams.Params.LoRa.CrcMode = ( RadioLoRaCrcModes_t )crcOn;
 801bc84:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 801bc88:	4b21      	ldr	r3, [pc, #132]	@ (801bd10 <RadioSetTxConfig+0x20c>)
 801bc8a:	f883 2020 	strb.w	r2, [r3, #32]
            SubgRf.PacketParams.Params.LoRa.InvertIQ = ( RadioLoRaIQModes_t )iqInverted;
 801bc8e:	f897 203c 	ldrb.w	r2, [r7, #60]	@ 0x3c
 801bc92:	4b1f      	ldr	r3, [pc, #124]	@ (801bd10 <RadioSetTxConfig+0x20c>)
 801bc94:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
            RadioStandby( );
 801bc98:	f000 fabd 	bl	801c216 <RadioStandby>
            RadioSetModem( MODEM_LORA );
 801bc9c:	2001      	movs	r0, #1
 801bc9e:	f7ff fc51 	bl	801b544 <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 801bca2:	481c      	ldr	r0, [pc, #112]	@ (801bd14 <RadioSetTxConfig+0x210>)
 801bca4:	f002 f8ba 	bl	801de1c <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 801bca8:	481b      	ldr	r0, [pc, #108]	@ (801bd18 <RadioSetTxConfig+0x214>)
 801bcaa:	f002 f985 	bl	801dfb8 <SUBGRF_SetPacketParams>
            break;
 801bcae:	e012      	b.n	801bcd6 <RadioSetTxConfig+0x1d2>
            RadioSetModem(MODEM_SIGFOX_TX);
 801bcb0:	2004      	movs	r0, #4
 801bcb2:	f7ff fc47 	bl	801b544 <RadioSetModem>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_BPSK;
 801bcb6:	4b16      	ldr	r3, [pc, #88]	@ (801bd10 <RadioSetTxConfig+0x20c>)
 801bcb8:	2202      	movs	r2, #2
 801bcba:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
            SubgRf.ModulationParams.Params.Bpsk.BitRate           = datarate;
 801bcbe:	4a14      	ldr	r2, [pc, #80]	@ (801bd10 <RadioSetTxConfig+0x20c>)
 801bcc0:	6a3b      	ldr	r3, [r7, #32]
 801bcc2:	6493      	str	r3, [r2, #72]	@ 0x48
            SubgRf.ModulationParams.Params.Bpsk.ModulationShaping = MOD_SHAPING_DBPSK;
 801bcc4:	4b12      	ldr	r3, [pc, #72]	@ (801bd10 <RadioSetTxConfig+0x20c>)
 801bcc6:	2216      	movs	r2, #22
 801bcc8:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 801bccc:	4811      	ldr	r0, [pc, #68]	@ (801bd14 <RadioSetTxConfig+0x210>)
 801bcce:	f002 f8a5 	bl	801de1c <SUBGRF_SetModulationParams>
            break;
 801bcd2:	e000      	b.n	801bcd6 <RadioSetTxConfig+0x1d2>
            break;
 801bcd4:	bf00      	nop
    }

    SubgRf.AntSwitchPaSelect = SUBGRF_SetRfTxPower( power );
 801bcd6:	f997 300e 	ldrsb.w	r3, [r7, #14]
 801bcda:	4618      	mov	r0, r3
 801bcdc:	f002 fbe8 	bl	801e4b0 <SUBGRF_SetRfTxPower>
 801bce0:	4603      	mov	r3, r0
 801bce2:	461a      	mov	r2, r3
 801bce4:	4b0a      	ldr	r3, [pc, #40]	@ (801bd10 <RadioSetTxConfig+0x20c>)
 801bce6:	f883 2056 	strb.w	r2, [r3, #86]	@ 0x56
    /* WORKAROUND - Trimming the output voltage power_ldo to 3.3V */
    SUBGRF_WriteRegister(REG_DRV_CTRL, 0x7 << 1);
 801bcea:	210e      	movs	r1, #14
 801bcec:	f640 101f 	movw	r0, #2335	@ 0x91f
 801bcf0:	f002 faa8 	bl	801e244 <SUBGRF_WriteRegister>
    RFW_SetAntSwitch( SubgRf.AntSwitchPaSelect );
 801bcf4:	4b06      	ldr	r3, [pc, #24]	@ (801bd10 <RadioSetTxConfig+0x20c>)
 801bcf6:	f893 3056 	ldrb.w	r3, [r3, #86]	@ 0x56
 801bcfa:	4618      	mov	r0, r3
 801bcfc:	f002 fdb7 	bl	801e86e <RFW_SetAntSwitch>
    SubgRf.TxTimeout = timeout;
 801bd00:	4a03      	ldr	r2, [pc, #12]	@ (801bd10 <RadioSetTxConfig+0x20c>)
 801bd02:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801bd04:	6053      	str	r3, [r2, #4]
}
 801bd06:	bf00      	nop
 801bd08:	3718      	adds	r7, #24
 801bd0a:	46bd      	mov	sp, r7
 801bd0c:	bd80      	pop	{r7, pc}
 801bd0e:	bf00      	nop
 801bd10:	200020b4 	.word	0x200020b4
 801bd14:	200020ec 	.word	0x200020ec
 801bd18:	200020c2 	.word	0x200020c2
 801bd1c:	080237f4 	.word	0x080237f4
 801bd20:	08023f88 	.word	0x08023f88
 801bd24:	20000148 	.word	0x20000148

0801bd28 <RadioCheckRfFrequency>:

static bool RadioCheckRfFrequency( uint32_t frequency )
{
 801bd28:	b480      	push	{r7}
 801bd2a:	b083      	sub	sp, #12
 801bd2c:	af00      	add	r7, sp, #0
 801bd2e:	6078      	str	r0, [r7, #4]
    return true;
 801bd30:	2301      	movs	r3, #1
}
 801bd32:	4618      	mov	r0, r3
 801bd34:	370c      	adds	r7, #12
 801bd36:	46bd      	mov	sp, r7
 801bd38:	bc80      	pop	{r7}
 801bd3a:	4770      	bx	lr

0801bd3c <RadioGetLoRaBandwidthInHz>:

static uint32_t RadioGetLoRaBandwidthInHz( RadioLoRaBandwidths_t bw )
{
 801bd3c:	b480      	push	{r7}
 801bd3e:	b085      	sub	sp, #20
 801bd40:	af00      	add	r7, sp, #0
 801bd42:	4603      	mov	r3, r0
 801bd44:	71fb      	strb	r3, [r7, #7]
    uint32_t bandwidthInHz = 0;
 801bd46:	2300      	movs	r3, #0
 801bd48:	60fb      	str	r3, [r7, #12]

    switch( bw )
 801bd4a:	79fb      	ldrb	r3, [r7, #7]
 801bd4c:	2b0a      	cmp	r3, #10
 801bd4e:	d83e      	bhi.n	801bdce <RadioGetLoRaBandwidthInHz+0x92>
 801bd50:	a201      	add	r2, pc, #4	@ (adr r2, 801bd58 <RadioGetLoRaBandwidthInHz+0x1c>)
 801bd52:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801bd56:	bf00      	nop
 801bd58:	0801bd85 	.word	0x0801bd85
 801bd5c:	0801bd95 	.word	0x0801bd95
 801bd60:	0801bda5 	.word	0x0801bda5
 801bd64:	0801bdb5 	.word	0x0801bdb5
 801bd68:	0801bdbd 	.word	0x0801bdbd
 801bd6c:	0801bdc3 	.word	0x0801bdc3
 801bd70:	0801bdc9 	.word	0x0801bdc9
 801bd74:	0801bdcf 	.word	0x0801bdcf
 801bd78:	0801bd8d 	.word	0x0801bd8d
 801bd7c:	0801bd9d 	.word	0x0801bd9d
 801bd80:	0801bdad 	.word	0x0801bdad
    {
    case LORA_BW_007:
        bandwidthInHz = 7812UL;
 801bd84:	f641 6384 	movw	r3, #7812	@ 0x1e84
 801bd88:	60fb      	str	r3, [r7, #12]
        break;
 801bd8a:	e020      	b.n	801bdce <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_010:
        bandwidthInHz = 10417UL;
 801bd8c:	f642 03b1 	movw	r3, #10417	@ 0x28b1
 801bd90:	60fb      	str	r3, [r7, #12]
        break;
 801bd92:	e01c      	b.n	801bdce <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_015:
        bandwidthInHz = 15625UL;
 801bd94:	f643 5309 	movw	r3, #15625	@ 0x3d09
 801bd98:	60fb      	str	r3, [r7, #12]
        break;
 801bd9a:	e018      	b.n	801bdce <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_020:
        bandwidthInHz = 20833UL;
 801bd9c:	f245 1361 	movw	r3, #20833	@ 0x5161
 801bda0:	60fb      	str	r3, [r7, #12]
        break;
 801bda2:	e014      	b.n	801bdce <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_031:
        bandwidthInHz = 31250UL;
 801bda4:	f647 2312 	movw	r3, #31250	@ 0x7a12
 801bda8:	60fb      	str	r3, [r7, #12]
        break;
 801bdaa:	e010      	b.n	801bdce <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_041:
        bandwidthInHz = 41667UL;
 801bdac:	f24a 23c3 	movw	r3, #41667	@ 0xa2c3
 801bdb0:	60fb      	str	r3, [r7, #12]
        break;
 801bdb2:	e00c      	b.n	801bdce <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_062:
        bandwidthInHz = 62500UL;
 801bdb4:	f24f 4324 	movw	r3, #62500	@ 0xf424
 801bdb8:	60fb      	str	r3, [r7, #12]
        break;
 801bdba:	e008      	b.n	801bdce <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_125:
        bandwidthInHz = 125000UL;
 801bdbc:	4b07      	ldr	r3, [pc, #28]	@ (801bddc <RadioGetLoRaBandwidthInHz+0xa0>)
 801bdbe:	60fb      	str	r3, [r7, #12]
        break;
 801bdc0:	e005      	b.n	801bdce <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_250:
        bandwidthInHz = 250000UL;
 801bdc2:	4b07      	ldr	r3, [pc, #28]	@ (801bde0 <RadioGetLoRaBandwidthInHz+0xa4>)
 801bdc4:	60fb      	str	r3, [r7, #12]
        break;
 801bdc6:	e002      	b.n	801bdce <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_500:
        bandwidthInHz = 500000UL;
 801bdc8:	4b06      	ldr	r3, [pc, #24]	@ (801bde4 <RadioGetLoRaBandwidthInHz+0xa8>)
 801bdca:	60fb      	str	r3, [r7, #12]
        break;
 801bdcc:	bf00      	nop
    }

    return bandwidthInHz;
 801bdce:	68fb      	ldr	r3, [r7, #12]
}
 801bdd0:	4618      	mov	r0, r3
 801bdd2:	3714      	adds	r7, #20
 801bdd4:	46bd      	mov	sp, r7
 801bdd6:	bc80      	pop	{r7}
 801bdd8:	4770      	bx	lr
 801bdda:	bf00      	nop
 801bddc:	0001e848 	.word	0x0001e848
 801bde0:	0003d090 	.word	0x0003d090
 801bde4:	0007a120 	.word	0x0007a120

0801bde8 <RadioGetGfskTimeOnAirNumerator>:

static uint32_t RadioGetGfskTimeOnAirNumerator( uint32_t datarate, uint8_t coderate,
                                                uint16_t preambleLen, bool fixLen, uint8_t payloadLen,
                                                bool crcOn )
{
 801bde8:	b480      	push	{r7}
 801bdea:	b083      	sub	sp, #12
 801bdec:	af00      	add	r7, sp, #0
 801bdee:	6078      	str	r0, [r7, #4]
 801bdf0:	4608      	mov	r0, r1
 801bdf2:	4611      	mov	r1, r2
 801bdf4:	461a      	mov	r2, r3
 801bdf6:	4603      	mov	r3, r0
 801bdf8:	70fb      	strb	r3, [r7, #3]
 801bdfa:	460b      	mov	r3, r1
 801bdfc:	803b      	strh	r3, [r7, #0]
 801bdfe:	4613      	mov	r3, r2
 801be00:	70bb      	strb	r3, [r7, #2]
    return ( preambleLen << 3 ) +
 801be02:	883b      	ldrh	r3, [r7, #0]
 801be04:	00db      	lsls	r3, r3, #3
           ( ( fixLen == false ) ? 8 : 0 ) + 24 +
 801be06:	78ba      	ldrb	r2, [r7, #2]
 801be08:	f082 0201 	eor.w	r2, r2, #1
 801be0c:	b2d2      	uxtb	r2, r2
 801be0e:	2a00      	cmp	r2, #0
 801be10:	d001      	beq.n	801be16 <RadioGetGfskTimeOnAirNumerator+0x2e>
 801be12:	2208      	movs	r2, #8
 801be14:	e000      	b.n	801be18 <RadioGetGfskTimeOnAirNumerator+0x30>
 801be16:	2200      	movs	r2, #0
    return ( preambleLen << 3 ) +
 801be18:	4413      	add	r3, r2
           ( ( fixLen == false ) ? 8 : 0 ) + 24 +
 801be1a:	f103 0218 	add.w	r2, r3, #24
           ( ( payloadLen + ( ( crcOn == true ) ? 2 : 0 ) ) << 3 );
 801be1e:	7c3b      	ldrb	r3, [r7, #16]
 801be20:	7d39      	ldrb	r1, [r7, #20]
 801be22:	2900      	cmp	r1, #0
 801be24:	d001      	beq.n	801be2a <RadioGetGfskTimeOnAirNumerator+0x42>
 801be26:	2102      	movs	r1, #2
 801be28:	e000      	b.n	801be2c <RadioGetGfskTimeOnAirNumerator+0x44>
 801be2a:	2100      	movs	r1, #0
 801be2c:	440b      	add	r3, r1
 801be2e:	00db      	lsls	r3, r3, #3
           ( ( fixLen == false ) ? 8 : 0 ) + 24 +
 801be30:	4413      	add	r3, r2
}
 801be32:	4618      	mov	r0, r3
 801be34:	370c      	adds	r7, #12
 801be36:	46bd      	mov	sp, r7
 801be38:	bc80      	pop	{r7}
 801be3a:	4770      	bx	lr

0801be3c <RadioGetLoRaTimeOnAirNumerator>:

static uint32_t RadioGetLoRaTimeOnAirNumerator( uint32_t bandwidth,
                                                uint32_t datarate, uint8_t coderate,
                                                uint16_t preambleLen, bool fixLen, uint8_t payloadLen,
                                                bool crcOn )
{
 801be3c:	b480      	push	{r7}
 801be3e:	b08b      	sub	sp, #44	@ 0x2c
 801be40:	af00      	add	r7, sp, #0
 801be42:	60f8      	str	r0, [r7, #12]
 801be44:	60b9      	str	r1, [r7, #8]
 801be46:	4611      	mov	r1, r2
 801be48:	461a      	mov	r2, r3
 801be4a:	460b      	mov	r3, r1
 801be4c:	71fb      	strb	r3, [r7, #7]
 801be4e:	4613      	mov	r3, r2
 801be50:	80bb      	strh	r3, [r7, #4]
    int32_t crDenom           = coderate + 4;
 801be52:	79fb      	ldrb	r3, [r7, #7]
 801be54:	3304      	adds	r3, #4
 801be56:	617b      	str	r3, [r7, #20]
    bool    lowDatareOptimize = false;
 801be58:	2300      	movs	r3, #0
 801be5a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

    // Ensure that the preamble length is at least 12 symbols when using SF5 or SF6
    if( ( datarate == 5 ) || ( datarate == 6 ) )
 801be5e:	68bb      	ldr	r3, [r7, #8]
 801be60:	2b05      	cmp	r3, #5
 801be62:	d002      	beq.n	801be6a <RadioGetLoRaTimeOnAirNumerator+0x2e>
 801be64:	68bb      	ldr	r3, [r7, #8]
 801be66:	2b06      	cmp	r3, #6
 801be68:	d104      	bne.n	801be74 <RadioGetLoRaTimeOnAirNumerator+0x38>
    {
        if( preambleLen < 12 )
 801be6a:	88bb      	ldrh	r3, [r7, #4]
 801be6c:	2b0b      	cmp	r3, #11
 801be6e:	d801      	bhi.n	801be74 <RadioGetLoRaTimeOnAirNumerator+0x38>
        {
            preambleLen = 12;
 801be70:	230c      	movs	r3, #12
 801be72:	80bb      	strh	r3, [r7, #4]
        }
    }

    if( ( ( bandwidth == 0 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 801be74:	68fb      	ldr	r3, [r7, #12]
 801be76:	2b00      	cmp	r3, #0
 801be78:	d105      	bne.n	801be86 <RadioGetLoRaTimeOnAirNumerator+0x4a>
 801be7a:	68bb      	ldr	r3, [r7, #8]
 801be7c:	2b0b      	cmp	r3, #11
 801be7e:	d008      	beq.n	801be92 <RadioGetLoRaTimeOnAirNumerator+0x56>
 801be80:	68bb      	ldr	r3, [r7, #8]
 801be82:	2b0c      	cmp	r3, #12
 801be84:	d005      	beq.n	801be92 <RadioGetLoRaTimeOnAirNumerator+0x56>
 801be86:	68fb      	ldr	r3, [r7, #12]
 801be88:	2b01      	cmp	r3, #1
 801be8a:	d105      	bne.n	801be98 <RadioGetLoRaTimeOnAirNumerator+0x5c>
        ( ( bandwidth == 1 ) && ( datarate == 12 ) ) )
 801be8c:	68bb      	ldr	r3, [r7, #8]
 801be8e:	2b0c      	cmp	r3, #12
 801be90:	d102      	bne.n	801be98 <RadioGetLoRaTimeOnAirNumerator+0x5c>
    {
        lowDatareOptimize = true;
 801be92:	2301      	movs	r3, #1
 801be94:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    }

    int32_t ceilDenominator;
    int32_t ceilNumerator = ( payloadLen << 3 ) +
 801be98:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 801be9c:	00db      	lsls	r3, r3, #3
                            ( crcOn ? 16 : 0 ) -
 801be9e:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 801bea2:	2a00      	cmp	r2, #0
 801bea4:	d001      	beq.n	801beaa <RadioGetLoRaTimeOnAirNumerator+0x6e>
 801bea6:	2210      	movs	r2, #16
 801bea8:	e000      	b.n	801beac <RadioGetLoRaTimeOnAirNumerator+0x70>
 801beaa:	2200      	movs	r2, #0
    int32_t ceilNumerator = ( payloadLen << 3 ) +
 801beac:	4413      	add	r3, r2
 801beae:	461a      	mov	r2, r3
                            ( 4 * datarate ) +
 801beb0:	68bb      	ldr	r3, [r7, #8]
 801beb2:	009b      	lsls	r3, r3, #2
                            ( crcOn ? 16 : 0 ) -
 801beb4:	1ad3      	subs	r3, r2, r3
                            ( fixLen ? 0 : 20 );
 801beb6:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 801beba:	2a00      	cmp	r2, #0
 801bebc:	d001      	beq.n	801bec2 <RadioGetLoRaTimeOnAirNumerator+0x86>
 801bebe:	2200      	movs	r2, #0
 801bec0:	e000      	b.n	801bec4 <RadioGetLoRaTimeOnAirNumerator+0x88>
 801bec2:	2214      	movs	r2, #20
                            ( 4 * datarate ) +
 801bec4:	4413      	add	r3, r2
    int32_t ceilNumerator = ( payloadLen << 3 ) +
 801bec6:	61fb      	str	r3, [r7, #28]

    if( datarate <= 6 )
 801bec8:	68bb      	ldr	r3, [r7, #8]
 801beca:	2b06      	cmp	r3, #6
 801becc:	d803      	bhi.n	801bed6 <RadioGetLoRaTimeOnAirNumerator+0x9a>
    {
        ceilDenominator = 4 * datarate;
 801bece:	68bb      	ldr	r3, [r7, #8]
 801bed0:	009b      	lsls	r3, r3, #2
 801bed2:	623b      	str	r3, [r7, #32]
 801bed4:	e00e      	b.n	801bef4 <RadioGetLoRaTimeOnAirNumerator+0xb8>
    }
    else
    {
        ceilNumerator += 8;
 801bed6:	69fb      	ldr	r3, [r7, #28]
 801bed8:	3308      	adds	r3, #8
 801beda:	61fb      	str	r3, [r7, #28]

        if( lowDatareOptimize == true )
 801bedc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801bee0:	2b00      	cmp	r3, #0
 801bee2:	d004      	beq.n	801beee <RadioGetLoRaTimeOnAirNumerator+0xb2>
        {
            ceilDenominator = 4 * ( datarate - 2 );
 801bee4:	68bb      	ldr	r3, [r7, #8]
 801bee6:	3b02      	subs	r3, #2
 801bee8:	009b      	lsls	r3, r3, #2
 801beea:	623b      	str	r3, [r7, #32]
 801beec:	e002      	b.n	801bef4 <RadioGetLoRaTimeOnAirNumerator+0xb8>
        }
        else
        {
            ceilDenominator = 4 * datarate;
 801beee:	68bb      	ldr	r3, [r7, #8]
 801bef0:	009b      	lsls	r3, r3, #2
 801bef2:	623b      	str	r3, [r7, #32]
        }
    }

    if( ceilNumerator < 0 )
 801bef4:	69fb      	ldr	r3, [r7, #28]
 801bef6:	2b00      	cmp	r3, #0
 801bef8:	da01      	bge.n	801befe <RadioGetLoRaTimeOnAirNumerator+0xc2>
    {
        ceilNumerator = 0;
 801befa:	2300      	movs	r3, #0
 801befc:	61fb      	str	r3, [r7, #28]
    }

    // Perform integral ceil()
    int32_t intermediate =
        ( ( ceilNumerator + ceilDenominator - 1 ) / ceilDenominator ) * crDenom + preambleLen + 12;
 801befe:	69fa      	ldr	r2, [r7, #28]
 801bf00:	6a3b      	ldr	r3, [r7, #32]
 801bf02:	4413      	add	r3, r2
 801bf04:	1e5a      	subs	r2, r3, #1
 801bf06:	6a3b      	ldr	r3, [r7, #32]
 801bf08:	fb92 f3f3 	sdiv	r3, r2, r3
 801bf0c:	697a      	ldr	r2, [r7, #20]
 801bf0e:	fb03 f202 	mul.w	r2, r3, r2
 801bf12:	88bb      	ldrh	r3, [r7, #4]
 801bf14:	4413      	add	r3, r2
    int32_t intermediate =
 801bf16:	330c      	adds	r3, #12
 801bf18:	61bb      	str	r3, [r7, #24]

    if( datarate <= 6 )
 801bf1a:	68bb      	ldr	r3, [r7, #8]
 801bf1c:	2b06      	cmp	r3, #6
 801bf1e:	d802      	bhi.n	801bf26 <RadioGetLoRaTimeOnAirNumerator+0xea>
    {
        intermediate += 2;
 801bf20:	69bb      	ldr	r3, [r7, #24]
 801bf22:	3302      	adds	r3, #2
 801bf24:	61bb      	str	r3, [r7, #24]
    }

    return ( uint32_t )( ( 4 * intermediate + 1 ) * ( 1 << ( datarate - 2 ) ) );
 801bf26:	69bb      	ldr	r3, [r7, #24]
 801bf28:	009b      	lsls	r3, r3, #2
 801bf2a:	1c5a      	adds	r2, r3, #1
 801bf2c:	68bb      	ldr	r3, [r7, #8]
 801bf2e:	3b02      	subs	r3, #2
 801bf30:	fa02 f303 	lsl.w	r3, r2, r3
}
 801bf34:	4618      	mov	r0, r3
 801bf36:	372c      	adds	r7, #44	@ 0x2c
 801bf38:	46bd      	mov	sp, r7
 801bf3a:	bc80      	pop	{r7}
 801bf3c:	4770      	bx	lr
	...

0801bf40 <RadioTimeOnAir>:

static uint32_t RadioTimeOnAir( RadioModems_t modem, uint32_t bandwidth,
                                uint32_t datarate, uint8_t coderate,
                                uint16_t preambleLen, bool fixLen, uint8_t payloadLen,
                                bool crcOn )
{
 801bf40:	b580      	push	{r7, lr}
 801bf42:	b08a      	sub	sp, #40	@ 0x28
 801bf44:	af04      	add	r7, sp, #16
 801bf46:	60b9      	str	r1, [r7, #8]
 801bf48:	607a      	str	r2, [r7, #4]
 801bf4a:	461a      	mov	r2, r3
 801bf4c:	4603      	mov	r3, r0
 801bf4e:	73fb      	strb	r3, [r7, #15]
 801bf50:	4613      	mov	r3, r2
 801bf52:	73bb      	strb	r3, [r7, #14]
    uint32_t numerator = 0;
 801bf54:	2300      	movs	r3, #0
 801bf56:	617b      	str	r3, [r7, #20]
    uint32_t denominator = 1;
 801bf58:	2301      	movs	r3, #1
 801bf5a:	613b      	str	r3, [r7, #16]

    switch( modem )
 801bf5c:	7bfb      	ldrb	r3, [r7, #15]
 801bf5e:	2b00      	cmp	r3, #0
 801bf60:	d002      	beq.n	801bf68 <RadioTimeOnAir+0x28>
 801bf62:	2b01      	cmp	r3, #1
 801bf64:	d017      	beq.n	801bf96 <RadioTimeOnAir+0x56>
                                                                  fixLen, payloadLen, crcOn );
            denominator = RadioGetLoRaBandwidthInHz( Bandwidths[bandwidth] );
        }
        break;
    default:
        break;
 801bf66:	e035      	b.n	801bfd4 <RadioTimeOnAir+0x94>
            numerator   = 1000U * RadioGetGfskTimeOnAirNumerator( datarate, coderate,
 801bf68:	f897 0024 	ldrb.w	r0, [r7, #36]	@ 0x24
 801bf6c:	8c3a      	ldrh	r2, [r7, #32]
 801bf6e:	7bb9      	ldrb	r1, [r7, #14]
 801bf70:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 801bf74:	9301      	str	r3, [sp, #4]
 801bf76:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 801bf7a:	9300      	str	r3, [sp, #0]
 801bf7c:	4603      	mov	r3, r0
 801bf7e:	6878      	ldr	r0, [r7, #4]
 801bf80:	f7ff ff32 	bl	801bde8 <RadioGetGfskTimeOnAirNumerator>
 801bf84:	4603      	mov	r3, r0
 801bf86:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 801bf8a:	fb02 f303 	mul.w	r3, r2, r3
 801bf8e:	617b      	str	r3, [r7, #20]
            denominator = datarate;
 801bf90:	687b      	ldr	r3, [r7, #4]
 801bf92:	613b      	str	r3, [r7, #16]
        break;
 801bf94:	e01e      	b.n	801bfd4 <RadioTimeOnAir+0x94>
            numerator   = 1000U * RadioGetLoRaTimeOnAirNumerator( bandwidth, datarate,
 801bf96:	8c39      	ldrh	r1, [r7, #32]
 801bf98:	7bba      	ldrb	r2, [r7, #14]
 801bf9a:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 801bf9e:	9302      	str	r3, [sp, #8]
 801bfa0:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 801bfa4:	9301      	str	r3, [sp, #4]
 801bfa6:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 801bfaa:	9300      	str	r3, [sp, #0]
 801bfac:	460b      	mov	r3, r1
 801bfae:	6879      	ldr	r1, [r7, #4]
 801bfb0:	68b8      	ldr	r0, [r7, #8]
 801bfb2:	f7ff ff43 	bl	801be3c <RadioGetLoRaTimeOnAirNumerator>
 801bfb6:	4603      	mov	r3, r0
 801bfb8:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 801bfbc:	fb02 f303 	mul.w	r3, r2, r3
 801bfc0:	617b      	str	r3, [r7, #20]
            denominator = RadioGetLoRaBandwidthInHz( Bandwidths[bandwidth] );
 801bfc2:	4a0a      	ldr	r2, [pc, #40]	@ (801bfec <RadioTimeOnAir+0xac>)
 801bfc4:	68bb      	ldr	r3, [r7, #8]
 801bfc6:	4413      	add	r3, r2
 801bfc8:	781b      	ldrb	r3, [r3, #0]
 801bfca:	4618      	mov	r0, r3
 801bfcc:	f7ff feb6 	bl	801bd3c <RadioGetLoRaBandwidthInHz>
 801bfd0:	6138      	str	r0, [r7, #16]
        break;
 801bfd2:	bf00      	nop
    }
    // Perform integral ceil()
    return DIVC( numerator, denominator );
 801bfd4:	697a      	ldr	r2, [r7, #20]
 801bfd6:	693b      	ldr	r3, [r7, #16]
 801bfd8:	4413      	add	r3, r2
 801bfda:	1e5a      	subs	r2, r3, #1
 801bfdc:	693b      	ldr	r3, [r7, #16]
 801bfde:	fbb2 f3f3 	udiv	r3, r2, r3
}
 801bfe2:	4618      	mov	r0, r3
 801bfe4:	3718      	adds	r7, #24
 801bfe6:	46bd      	mov	sp, r7
 801bfe8:	bd80      	pop	{r7, pc}
 801bfea:	bf00      	nop
 801bfec:	08023f88 	.word	0x08023f88

0801bff0 <RadioSend>:

static radio_status_t RadioSend( uint8_t *buffer, uint8_t size )
{
 801bff0:	b580      	push	{r7, lr}
 801bff2:	b084      	sub	sp, #16
 801bff4:	af00      	add	r7, sp, #0
 801bff6:	6078      	str	r0, [r7, #4]
 801bff8:	460b      	mov	r3, r1
 801bffa:	70fb      	strb	r3, [r7, #3]
    SUBGRF_SetDioIrqParams( IRQ_TX_DONE | IRQ_RX_TX_TIMEOUT | IRQ_TX_DBG,
 801bffc:	2300      	movs	r3, #0
 801bffe:	2200      	movs	r2, #0
 801c000:	f240 2101 	movw	r1, #513	@ 0x201
 801c004:	f240 2001 	movw	r0, #513	@ 0x201
 801c008:	f001 fd72 	bl	801daf0 <SUBGRF_SetDioIrqParams>

    /* Set DBG pin */
    DBG_GPIO_RADIO_TX( SET );

    /* Set RF switch */
    SUBGRF_SetSwitch( SubgRf.AntSwitchPaSelect, RFSWITCH_TX );
 801c00c:	4b73      	ldr	r3, [pc, #460]	@ (801c1dc <RadioSend+0x1ec>)
 801c00e:	f893 3056 	ldrb.w	r3, [r3, #86]	@ 0x56
 801c012:	2101      	movs	r1, #1
 801c014:	4618      	mov	r0, r3
 801c016:	f002 fa23 	bl	801e460 <SUBGRF_SetSwitch>
    /* WORKAROUND - Modulation Quality with 500 kHz LoRaTM Bandwidth*/
    /* RegTxModulation = @address 0x0889 */
    if( ( SubgRf.Modem == MODEM_LORA ) && ( SubgRf.ModulationParams.Params.LoRa.Bandwidth == LORA_BW_500 ) )
 801c01a:	4b70      	ldr	r3, [pc, #448]	@ (801c1dc <RadioSend+0x1ec>)
 801c01c:	781b      	ldrb	r3, [r3, #0]
 801c01e:	2b01      	cmp	r3, #1
 801c020:	d112      	bne.n	801c048 <RadioSend+0x58>
 801c022:	4b6e      	ldr	r3, [pc, #440]	@ (801c1dc <RadioSend+0x1ec>)
 801c024:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 801c028:	2b06      	cmp	r3, #6
 801c02a:	d10d      	bne.n	801c048 <RadioSend+0x58>
    {
        SUBGRF_WriteRegister( SUBGHZ_SDCFG0R, SUBGRF_ReadRegister( SUBGHZ_SDCFG0R ) & ~( 1 << 2 ) );
 801c02c:	f640 0089 	movw	r0, #2185	@ 0x889
 801c030:	f002 f92a 	bl	801e288 <SUBGRF_ReadRegister>
 801c034:	4603      	mov	r3, r0
 801c036:	f023 0304 	bic.w	r3, r3, #4
 801c03a:	b2db      	uxtb	r3, r3
 801c03c:	4619      	mov	r1, r3
 801c03e:	f640 0089 	movw	r0, #2185	@ 0x889
 801c042:	f002 f8ff 	bl	801e244 <SUBGRF_WriteRegister>
 801c046:	e00c      	b.n	801c062 <RadioSend+0x72>
    }
    else
    {
        SUBGRF_WriteRegister( SUBGHZ_SDCFG0R, SUBGRF_ReadRegister( SUBGHZ_SDCFG0R ) | ( 1 << 2 ) );
 801c048:	f640 0089 	movw	r0, #2185	@ 0x889
 801c04c:	f002 f91c 	bl	801e288 <SUBGRF_ReadRegister>
 801c050:	4603      	mov	r3, r0
 801c052:	f043 0304 	orr.w	r3, r3, #4
 801c056:	b2db      	uxtb	r3, r3
 801c058:	4619      	mov	r1, r3
 801c05a:	f640 0089 	movw	r0, #2185	@ 0x889
 801c05e:	f002 f8f1 	bl	801e244 <SUBGRF_WriteRegister>
    }
    else
#endif /* RADIO_LR_FHSS_IS_ON == 1 */
    {
        /* WORKAROUND END */
        switch( SubgRf.Modem )
 801c062:	4b5e      	ldr	r3, [pc, #376]	@ (801c1dc <RadioSend+0x1ec>)
 801c064:	781b      	ldrb	r3, [r3, #0]
 801c066:	2b04      	cmp	r3, #4
 801c068:	f200 80a8 	bhi.w	801c1bc <RadioSend+0x1cc>
 801c06c:	a201      	add	r2, pc, #4	@ (adr r2, 801c074 <RadioSend+0x84>)
 801c06e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801c072:	bf00      	nop
 801c074:	0801c0a3 	.word	0x0801c0a3
 801c078:	0801c089 	.word	0x0801c089
 801c07c:	0801c0a3 	.word	0x0801c0a3
 801c080:	0801c105 	.word	0x0801c105
 801c084:	0801c125 	.word	0x0801c125
        {
        case MODEM_LORA:
        {
            SubgRf.PacketParams.Params.LoRa.PayloadLength = size;
 801c088:	4a54      	ldr	r2, [pc, #336]	@ (801c1dc <RadioSend+0x1ec>)
 801c08a:	78fb      	ldrb	r3, [r7, #3]
 801c08c:	77d3      	strb	r3, [r2, #31]
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 801c08e:	4854      	ldr	r0, [pc, #336]	@ (801c1e0 <RadioSend+0x1f0>)
 801c090:	f001 ff92 	bl	801dfb8 <SUBGRF_SetPacketParams>
            SUBGRF_SendPayload( buffer, size, 0 );
 801c094:	78fb      	ldrb	r3, [r7, #3]
 801c096:	2200      	movs	r2, #0
 801c098:	4619      	mov	r1, r3
 801c09a:	6878      	ldr	r0, [r7, #4]
 801c09c:	f001 fa3e 	bl	801d51c <SUBGRF_SendPayload>
            break;
 801c0a0:	e08d      	b.n	801c1be <RadioSend+0x1ce>
        }
        case MODEM_MSK:
        case MODEM_FSK:
        {
            if ( 1UL == RFW_Is_Init( ) )
 801c0a2:	f002 fbd6 	bl	801e852 <RFW_Is_Init>
 801c0a6:	4603      	mov	r3, r0
 801c0a8:	2b01      	cmp	r3, #1
 801c0aa:	d11e      	bne.n	801c0ea <RadioSend+0xfa>
            {
                uint8_t outsize;
                if ( 0UL == RFW_TransmitInit( buffer,size, &outsize ) )
 801c0ac:	f107 020d 	add.w	r2, r7, #13
 801c0b0:	78fb      	ldrb	r3, [r7, #3]
 801c0b2:	4619      	mov	r1, r3
 801c0b4:	6878      	ldr	r0, [r7, #4]
 801c0b6:	f002 fbe4 	bl	801e882 <RFW_TransmitInit>
 801c0ba:	4603      	mov	r3, r0
 801c0bc:	2b00      	cmp	r3, #0
 801c0be:	d10c      	bne.n	801c0da <RadioSend+0xea>
                {
                    SubgRf.PacketParams.Params.Gfsk.PayloadLength = outsize;
 801c0c0:	7b7a      	ldrb	r2, [r7, #13]
 801c0c2:	4b46      	ldr	r3, [pc, #280]	@ (801c1dc <RadioSend+0x1ec>)
 801c0c4:	759a      	strb	r2, [r3, #22]
                    SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 801c0c6:	4846      	ldr	r0, [pc, #280]	@ (801c1e0 <RadioSend+0x1f0>)
 801c0c8:	f001 ff76 	bl	801dfb8 <SUBGRF_SetPacketParams>
                    SUBGRF_SendPayload( buffer, outsize, 0 );
 801c0cc:	7b7b      	ldrb	r3, [r7, #13]
 801c0ce:	2200      	movs	r2, #0
 801c0d0:	4619      	mov	r1, r3
 801c0d2:	6878      	ldr	r0, [r7, #4]
 801c0d4:	f001 fa22 	bl	801d51c <SUBGRF_SendPayload>
            {
                SubgRf.PacketParams.Params.Gfsk.PayloadLength = size;
                SUBGRF_SetPacketParams( &SubgRf.PacketParams );
                SUBGRF_SendPayload( buffer, size, 0 );
            }
            break;
 801c0d8:	e071      	b.n	801c1be <RadioSend+0x1ce>
                    MW_LOG( TS_ON, VLEVEL_M, "RadioSend Oversize\r\n" );
 801c0da:	4b42      	ldr	r3, [pc, #264]	@ (801c1e4 <RadioSend+0x1f4>)
 801c0dc:	2201      	movs	r2, #1
 801c0de:	2100      	movs	r1, #0
 801c0e0:	2002      	movs	r0, #2
 801c0e2:	f003 fc87 	bl	801f9f4 <UTIL_ADV_TRACE_COND_FSend>
                    return RADIO_STATUS_ERROR;
 801c0e6:	2303      	movs	r3, #3
 801c0e8:	e073      	b.n	801c1d2 <RadioSend+0x1e2>
                SubgRf.PacketParams.Params.Gfsk.PayloadLength = size;
 801c0ea:	4a3c      	ldr	r2, [pc, #240]	@ (801c1dc <RadioSend+0x1ec>)
 801c0ec:	78fb      	ldrb	r3, [r7, #3]
 801c0ee:	7593      	strb	r3, [r2, #22]
                SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 801c0f0:	483b      	ldr	r0, [pc, #236]	@ (801c1e0 <RadioSend+0x1f0>)
 801c0f2:	f001 ff61 	bl	801dfb8 <SUBGRF_SetPacketParams>
                SUBGRF_SendPayload( buffer, size, 0 );
 801c0f6:	78fb      	ldrb	r3, [r7, #3]
 801c0f8:	2200      	movs	r2, #0
 801c0fa:	4619      	mov	r1, r3
 801c0fc:	6878      	ldr	r0, [r7, #4]
 801c0fe:	f001 fa0d 	bl	801d51c <SUBGRF_SendPayload>
            break;
 801c102:	e05c      	b.n	801c1be <RadioSend+0x1ce>
        }
        case MODEM_BPSK:
        {
            SubgRf.PacketParams.PacketType = PACKET_TYPE_BPSK;
 801c104:	4b35      	ldr	r3, [pc, #212]	@ (801c1dc <RadioSend+0x1ec>)
 801c106:	2202      	movs	r2, #2
 801c108:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.Bpsk.PayloadLength = size;
 801c10a:	4a34      	ldr	r2, [pc, #208]	@ (801c1dc <RadioSend+0x1ec>)
 801c10c:	78fb      	ldrb	r3, [r7, #3]
 801c10e:	7693      	strb	r3, [r2, #26]
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 801c110:	4833      	ldr	r0, [pc, #204]	@ (801c1e0 <RadioSend+0x1f0>)
 801c112:	f001 ff51 	bl	801dfb8 <SUBGRF_SetPacketParams>
            SUBGRF_SendPayload( buffer, size, 0 );
 801c116:	78fb      	ldrb	r3, [r7, #3]
 801c118:	2200      	movs	r2, #0
 801c11a:	4619      	mov	r1, r3
 801c11c:	6878      	ldr	r0, [r7, #4]
 801c11e:	f001 f9fd 	bl	801d51c <SUBGRF_SendPayload>
            break;
 801c122:	e04c      	b.n	801c1be <RadioSend+0x1ce>
        case MODEM_SIGFOX_TX:
        {
            /* from bpsk to dbpsk */
            /* first 1 bit duplicated */
            /* RadioBuffer is 1 bytes more */
            payload_integration( RadioBuffer, buffer, size );
 801c124:	78fb      	ldrb	r3, [r7, #3]
 801c126:	461a      	mov	r2, r3
 801c128:	6879      	ldr	r1, [r7, #4]
 801c12a:	482f      	ldr	r0, [pc, #188]	@ (801c1e8 <RadioSend+0x1f8>)
 801c12c:	f000 fcca 	bl	801cac4 <payload_integration>

            SubgRf.PacketParams.PacketType = PACKET_TYPE_BPSK;
 801c130:	4b2a      	ldr	r3, [pc, #168]	@ (801c1dc <RadioSend+0x1ec>)
 801c132:	2202      	movs	r2, #2
 801c134:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.Bpsk.PayloadLength = size + 1;
 801c136:	78fb      	ldrb	r3, [r7, #3]
 801c138:	3301      	adds	r3, #1
 801c13a:	b2da      	uxtb	r2, r3
 801c13c:	4b27      	ldr	r3, [pc, #156]	@ (801c1dc <RadioSend+0x1ec>)
 801c13e:	769a      	strb	r2, [r3, #26]
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 801c140:	4827      	ldr	r0, [pc, #156]	@ (801c1e0 <RadioSend+0x1f0>)
 801c142:	f001 ff39 	bl	801dfb8 <SUBGRF_SetPacketParams>

            RadioWrite( SUBGHZ_RAM_RAMPUPL, 0 ); // clean start-up LSB
 801c146:	2100      	movs	r1, #0
 801c148:	20f1      	movs	r0, #241	@ 0xf1
 801c14a:	f000 f965 	bl	801c418 <RadioWrite>
            RadioWrite( SUBGHZ_RAM_RAMPUPH, 0 ); // clean start-up MSB
 801c14e:	2100      	movs	r1, #0
 801c150:	20f0      	movs	r0, #240	@ 0xf0
 801c152:	f000 f961 	bl	801c418 <RadioWrite>
            if( SubgRf.ModulationParams.Params.Bpsk.BitRate == 100 )
 801c156:	4b21      	ldr	r3, [pc, #132]	@ (801c1dc <RadioSend+0x1ec>)
 801c158:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 801c15a:	2b64      	cmp	r3, #100	@ 0x64
 801c15c:	d108      	bne.n	801c170 <RadioSend+0x180>
            {
                RadioWrite( SUBGHZ_RAM_RAMPDNL, 0x70 ); // clean end of frame LSB
 801c15e:	2170      	movs	r1, #112	@ 0x70
 801c160:	20f3      	movs	r0, #243	@ 0xf3
 801c162:	f000 f959 	bl	801c418 <RadioWrite>
                RadioWrite( SUBGHZ_RAM_RAMPDNH, 0x1D ); // clean end of frame MSB
 801c166:	211d      	movs	r1, #29
 801c168:	20f2      	movs	r0, #242	@ 0xf2
 801c16a:	f000 f955 	bl	801c418 <RadioWrite>
 801c16e:	e007      	b.n	801c180 <RadioSend+0x190>
            }
            else // 600 bps
            {
                RadioWrite( SUBGHZ_RAM_RAMPDNL, 0xE1 ); // clean end of frame LSB
 801c170:	21e1      	movs	r1, #225	@ 0xe1
 801c172:	20f3      	movs	r0, #243	@ 0xf3
 801c174:	f000 f950 	bl	801c418 <RadioWrite>
                RadioWrite( SUBGHZ_RAM_RAMPDNH, 0x04 ); // clean end of frame MSB
 801c178:	2104      	movs	r1, #4
 801c17a:	20f2      	movs	r0, #242	@ 0xf2
 801c17c:	f000 f94c 	bl	801c418 <RadioWrite>
            }

            uint16_t bitNum = ( size * 8 ) + 2;
 801c180:	78fb      	ldrb	r3, [r7, #3]
 801c182:	b29b      	uxth	r3, r3
 801c184:	00db      	lsls	r3, r3, #3
 801c186:	b29b      	uxth	r3, r3
 801c188:	3302      	adds	r3, #2
 801c18a:	81fb      	strh	r3, [r7, #14]
            RadioWrite( SUBGHZ_RAM_FRAMELIMH, ( bitNum >> 8 ) & 0x00FF );    // limit frame
 801c18c:	89fb      	ldrh	r3, [r7, #14]
 801c18e:	0a1b      	lsrs	r3, r3, #8
 801c190:	b29b      	uxth	r3, r3
 801c192:	b2db      	uxtb	r3, r3
 801c194:	4619      	mov	r1, r3
 801c196:	20f4      	movs	r0, #244	@ 0xf4
 801c198:	f000 f93e 	bl	801c418 <RadioWrite>
            RadioWrite( SUBGHZ_RAM_FRAMELIML, bitNum & 0x00FF );             // limit frame
 801c19c:	89fb      	ldrh	r3, [r7, #14]
 801c19e:	b2db      	uxtb	r3, r3
 801c1a0:	4619      	mov	r1, r3
 801c1a2:	20f5      	movs	r0, #245	@ 0xf5
 801c1a4:	f000 f938 	bl	801c418 <RadioWrite>
            SUBGRF_SendPayload( RadioBuffer, size + 1, 0xFFFFFF );
 801c1a8:	78fb      	ldrb	r3, [r7, #3]
 801c1aa:	3301      	adds	r3, #1
 801c1ac:	b2db      	uxtb	r3, r3
 801c1ae:	f06f 427f 	mvn.w	r2, #4278190080	@ 0xff000000
 801c1b2:	4619      	mov	r1, r3
 801c1b4:	480c      	ldr	r0, [pc, #48]	@ (801c1e8 <RadioSend+0x1f8>)
 801c1b6:	f001 f9b1 	bl	801d51c <SUBGRF_SendPayload>
            break;
 801c1ba:	e000      	b.n	801c1be <RadioSend+0x1ce>
        }
#endif /*RADIO_SIGFOX_ENABLE == 1*/
        default:
            break;
 801c1bc:	bf00      	nop
        }

        TimerSetValue( &TxTimeoutTimer, SubgRf.TxTimeout );
 801c1be:	4b07      	ldr	r3, [pc, #28]	@ (801c1dc <RadioSend+0x1ec>)
 801c1c0:	685b      	ldr	r3, [r3, #4]
 801c1c2:	4619      	mov	r1, r3
 801c1c4:	4809      	ldr	r0, [pc, #36]	@ (801c1ec <RadioSend+0x1fc>)
 801c1c6:	f003 fa7b 	bl	801f6c0 <UTIL_TIMER_SetPeriod>
        TimerStart( &TxTimeoutTimer );
 801c1ca:	4808      	ldr	r0, [pc, #32]	@ (801c1ec <RadioSend+0x1fc>)
 801c1cc:	f003 f99a 	bl	801f504 <UTIL_TIMER_Start>
    }

    return RADIO_STATUS_OK;
 801c1d0:	2300      	movs	r3, #0
}
 801c1d2:	4618      	mov	r0, r3
 801c1d4:	3710      	adds	r7, #16
 801c1d6:	46bd      	mov	sp, r7
 801c1d8:	bd80      	pop	{r7, pc}
 801c1da:	bf00      	nop
 801c1dc:	200020b4 	.word	0x200020b4
 801c1e0:	200020c2 	.word	0x200020c2
 801c1e4:	080237fc 	.word	0x080237fc
 801c1e8:	20001fb0 	.word	0x20001fb0
 801c1ec:	20002110 	.word	0x20002110

0801c1f0 <RadioSleep>:

static void RadioSleep( void )
{
 801c1f0:	b580      	push	{r7, lr}
 801c1f2:	b082      	sub	sp, #8
 801c1f4:	af00      	add	r7, sp, #0
    SleepParams_t params = { 0 };
 801c1f6:	2300      	movs	r3, #0
 801c1f8:	713b      	strb	r3, [r7, #4]

    params.Fields.WarmStart = 1;
 801c1fa:	793b      	ldrb	r3, [r7, #4]
 801c1fc:	f043 0304 	orr.w	r3, r3, #4
 801c200:	713b      	strb	r3, [r7, #4]
    SUBGRF_SetSleep( params );
 801c202:	7938      	ldrb	r0, [r7, #4]
 801c204:	f001 fa66 	bl	801d6d4 <SUBGRF_SetSleep>

    RADIO_DELAY_MS( 2 );
 801c208:	2002      	movs	r0, #2
 801c20a:	f7e6 fa7b 	bl	8002704 <HAL_Delay>
}
 801c20e:	bf00      	nop
 801c210:	3708      	adds	r7, #8
 801c212:	46bd      	mov	sp, r7
 801c214:	bd80      	pop	{r7, pc}

0801c216 <RadioStandby>:

static void RadioStandby( void )
{
 801c216:	b580      	push	{r7, lr}
 801c218:	af00      	add	r7, sp, #0
    SUBGRF_SetStandby( STDBY_RC );
 801c21a:	2000      	movs	r0, #0
 801c21c:	f001 fa8e 	bl	801d73c <SUBGRF_SetStandby>
}
 801c220:	bf00      	nop
 801c222:	bd80      	pop	{r7, pc}

0801c224 <RadioRx>:

static void RadioRx( uint32_t timeout )
{
 801c224:	b580      	push	{r7, lr}
 801c226:	b082      	sub	sp, #8
 801c228:	af00      	add	r7, sp, #0
 801c22a:	6078      	str	r0, [r7, #4]
    if( SubgRf.lr_fhss.is_lr_fhss_on == true )
    {
        //return LORAMAC_RADIO_STATUS_ERROR;
    }
#endif /* RADIO_LR_FHSS_IS_ON == 1 */
    if( 1UL == RFW_Is_Init( ) )
 801c22c:	f002 fb11 	bl	801e852 <RFW_Is_Init>
 801c230:	4603      	mov	r3, r0
 801c232:	2b01      	cmp	r3, #1
 801c234:	d102      	bne.n	801c23c <RadioRx+0x18>
    {
        RFW_ReceiveInit( );
 801c236:	f002 fb34 	bl	801e8a2 <RFW_ReceiveInit>
 801c23a:	e007      	b.n	801c24c <RadioRx+0x28>
    }
    else
    {
        SUBGRF_SetDioIrqParams( IRQ_RX_DONE | IRQ_RX_TX_TIMEOUT | IRQ_CRC_ERROR | IRQ_HEADER_ERROR | IRQ_RX_DBG,
 801c23c:	2300      	movs	r3, #0
 801c23e:	2200      	movs	r2, #0
 801c240:	f240 2162 	movw	r1, #610	@ 0x262
 801c244:	f240 2062 	movw	r0, #610	@ 0x262
 801c248:	f001 fc52 	bl	801daf0 <SUBGRF_SetDioIrqParams>
                                IRQ_RX_DONE | IRQ_RX_TX_TIMEOUT | IRQ_CRC_ERROR | IRQ_HEADER_ERROR | IRQ_RX_DBG,
                                IRQ_RADIO_NONE,
                                IRQ_RADIO_NONE );
    }

    if( timeout != 0 )
 801c24c:	687b      	ldr	r3, [r7, #4]
 801c24e:	2b00      	cmp	r3, #0
 801c250:	d006      	beq.n	801c260 <RadioRx+0x3c>
    {
        TimerSetValue( &RxTimeoutTimer, timeout );
 801c252:	6879      	ldr	r1, [r7, #4]
 801c254:	4811      	ldr	r0, [pc, #68]	@ (801c29c <RadioRx+0x78>)
 801c256:	f003 fa33 	bl	801f6c0 <UTIL_TIMER_SetPeriod>
        TimerStart( &RxTimeoutTimer );
 801c25a:	4810      	ldr	r0, [pc, #64]	@ (801c29c <RadioRx+0x78>)
 801c25c:	f003 f952 	bl	801f504 <UTIL_TIMER_Start>
    }
    /* switch off RxDcPreambleDetect See STM32WL Errata: RadioSetRxDutyCycle*/
    SubgRf.RxDcPreambleDetectTimeout = 0;
 801c260:	4b0f      	ldr	r3, [pc, #60]	@ (801c2a0 <RadioRx+0x7c>)
 801c262:	2200      	movs	r2, #0
 801c264:	659a      	str	r2, [r3, #88]	@ 0x58
    /* Set DBG pin */
    DBG_GPIO_RADIO_RX( SET );
    /* RF switch configuration */
    SUBGRF_SetSwitch( SubgRf.AntSwitchPaSelect, RFSWITCH_RX );
 801c266:	4b0e      	ldr	r3, [pc, #56]	@ (801c2a0 <RadioRx+0x7c>)
 801c268:	f893 3056 	ldrb.w	r3, [r3, #86]	@ 0x56
 801c26c:	2100      	movs	r1, #0
 801c26e:	4618      	mov	r0, r3
 801c270:	f002 f8f6 	bl	801e460 <SUBGRF_SetSwitch>

    if( SubgRf.RxContinuous == true )
 801c274:	4b0a      	ldr	r3, [pc, #40]	@ (801c2a0 <RadioRx+0x7c>)
 801c276:	785b      	ldrb	r3, [r3, #1]
 801c278:	2b00      	cmp	r3, #0
 801c27a:	d004      	beq.n	801c286 <RadioRx+0x62>
    {
        SUBGRF_SetRx( 0xFFFFFF ); // Rx Continuous
 801c27c:	f06f 407f 	mvn.w	r0, #4278190080	@ 0xff000000
 801c280:	f001 fa98 	bl	801d7b4 <SUBGRF_SetRx>
    }
    else
    {
        SUBGRF_SetRx( SubgRf.RxTimeout << 6 );
    }
}
 801c284:	e005      	b.n	801c292 <RadioRx+0x6e>
        SUBGRF_SetRx( SubgRf.RxTimeout << 6 );
 801c286:	4b06      	ldr	r3, [pc, #24]	@ (801c2a0 <RadioRx+0x7c>)
 801c288:	689b      	ldr	r3, [r3, #8]
 801c28a:	019b      	lsls	r3, r3, #6
 801c28c:	4618      	mov	r0, r3
 801c28e:	f001 fa91 	bl	801d7b4 <SUBGRF_SetRx>
}
 801c292:	bf00      	nop
 801c294:	3708      	adds	r7, #8
 801c296:	46bd      	mov	sp, r7
 801c298:	bd80      	pop	{r7, pc}
 801c29a:	bf00      	nop
 801c29c:	20002128 	.word	0x20002128
 801c2a0:	200020b4 	.word	0x200020b4

0801c2a4 <RadioRxBoosted>:

static void RadioRxBoosted( uint32_t timeout )
{
 801c2a4:	b580      	push	{r7, lr}
 801c2a6:	b082      	sub	sp, #8
 801c2a8:	af00      	add	r7, sp, #0
 801c2aa:	6078      	str	r0, [r7, #4]
    if( SubgRf.lr_fhss.is_lr_fhss_on == true )
    {
        //return LORAMAC_RADIO_STATUS_ERROR;
    }
#endif /* RADIO_LR_FHSS_IS_ON == 1 */
    if( 1UL == RFW_Is_Init() )
 801c2ac:	f002 fad1 	bl	801e852 <RFW_Is_Init>
 801c2b0:	4603      	mov	r3, r0
 801c2b2:	2b01      	cmp	r3, #1
 801c2b4:	d102      	bne.n	801c2bc <RadioRxBoosted+0x18>
    {
        RFW_ReceiveInit();
 801c2b6:	f002 faf4 	bl	801e8a2 <RFW_ReceiveInit>
 801c2ba:	e007      	b.n	801c2cc <RadioRxBoosted+0x28>
    }
    else
    {
        SUBGRF_SetDioIrqParams( IRQ_RX_DONE | IRQ_RX_TX_TIMEOUT | IRQ_CRC_ERROR | IRQ_HEADER_ERROR | IRQ_RX_DBG,
 801c2bc:	2300      	movs	r3, #0
 801c2be:	2200      	movs	r2, #0
 801c2c0:	f240 2162 	movw	r1, #610	@ 0x262
 801c2c4:	f240 2062 	movw	r0, #610	@ 0x262
 801c2c8:	f001 fc12 	bl	801daf0 <SUBGRF_SetDioIrqParams>
                                IRQ_RX_DONE | IRQ_RX_TX_TIMEOUT | IRQ_CRC_ERROR | IRQ_HEADER_ERROR | IRQ_RX_DBG,
                                IRQ_RADIO_NONE,
                                IRQ_RADIO_NONE );
    }
    if( timeout != 0 )
 801c2cc:	687b      	ldr	r3, [r7, #4]
 801c2ce:	2b00      	cmp	r3, #0
 801c2d0:	d006      	beq.n	801c2e0 <RadioRxBoosted+0x3c>
    {
        TimerSetValue( &RxTimeoutTimer, timeout );
 801c2d2:	6879      	ldr	r1, [r7, #4]
 801c2d4:	4811      	ldr	r0, [pc, #68]	@ (801c31c <RadioRxBoosted+0x78>)
 801c2d6:	f003 f9f3 	bl	801f6c0 <UTIL_TIMER_SetPeriod>
        TimerStart( &RxTimeoutTimer );
 801c2da:	4810      	ldr	r0, [pc, #64]	@ (801c31c <RadioRxBoosted+0x78>)
 801c2dc:	f003 f912 	bl	801f504 <UTIL_TIMER_Start>
    }
    /* switch off RxDcPreambleDetect See STM32WL Errata: RadioSetRxDutyCycle*/
    SubgRf.RxDcPreambleDetectTimeout = 0;
 801c2e0:	4b0f      	ldr	r3, [pc, #60]	@ (801c320 <RadioRxBoosted+0x7c>)
 801c2e2:	2200      	movs	r2, #0
 801c2e4:	659a      	str	r2, [r3, #88]	@ 0x58
    /* Set DBG pin */
    DBG_GPIO_RADIO_RX( SET );
    /* RF switch configuration */
    SUBGRF_SetSwitch( SubgRf.AntSwitchPaSelect, RFSWITCH_RX );
 801c2e6:	4b0e      	ldr	r3, [pc, #56]	@ (801c320 <RadioRxBoosted+0x7c>)
 801c2e8:	f893 3056 	ldrb.w	r3, [r3, #86]	@ 0x56
 801c2ec:	2100      	movs	r1, #0
 801c2ee:	4618      	mov	r0, r3
 801c2f0:	f002 f8b6 	bl	801e460 <SUBGRF_SetSwitch>

    if( SubgRf.RxContinuous == true )
 801c2f4:	4b0a      	ldr	r3, [pc, #40]	@ (801c320 <RadioRxBoosted+0x7c>)
 801c2f6:	785b      	ldrb	r3, [r3, #1]
 801c2f8:	2b00      	cmp	r3, #0
 801c2fa:	d004      	beq.n	801c306 <RadioRxBoosted+0x62>
    {
        SUBGRF_SetRxBoosted( 0xFFFFFF ); // Rx Continuous
 801c2fc:	f06f 407f 	mvn.w	r0, #4278190080	@ 0xff000000
 801c300:	f001 fa78 	bl	801d7f4 <SUBGRF_SetRxBoosted>
    }
    else
    {
        SUBGRF_SetRxBoosted( SubgRf.RxTimeout << 6 );
    }
}
 801c304:	e005      	b.n	801c312 <RadioRxBoosted+0x6e>
        SUBGRF_SetRxBoosted( SubgRf.RxTimeout << 6 );
 801c306:	4b06      	ldr	r3, [pc, #24]	@ (801c320 <RadioRxBoosted+0x7c>)
 801c308:	689b      	ldr	r3, [r3, #8]
 801c30a:	019b      	lsls	r3, r3, #6
 801c30c:	4618      	mov	r0, r3
 801c30e:	f001 fa71 	bl	801d7f4 <SUBGRF_SetRxBoosted>
}
 801c312:	bf00      	nop
 801c314:	3708      	adds	r7, #8
 801c316:	46bd      	mov	sp, r7
 801c318:	bd80      	pop	{r7, pc}
 801c31a:	bf00      	nop
 801c31c:	20002128 	.word	0x20002128
 801c320:	200020b4 	.word	0x200020b4

0801c324 <RadioSetRxDutyCycle>:

static void RadioSetRxDutyCycle( uint32_t rxTime, uint32_t sleepTime )
{
 801c324:	b580      	push	{r7, lr}
 801c326:	b082      	sub	sp, #8
 801c328:	af00      	add	r7, sp, #0
 801c32a:	6078      	str	r0, [r7, #4]
 801c32c:	6039      	str	r1, [r7, #0]
    /*See STM32WL Errata: RadioSetRxDutyCycle*/
    SubgRf.RxDcPreambleDetectTimeout = 2 * rxTime + sleepTime;
 801c32e:	687b      	ldr	r3, [r7, #4]
 801c330:	005a      	lsls	r2, r3, #1
 801c332:	683b      	ldr	r3, [r7, #0]
 801c334:	4413      	add	r3, r2
 801c336:	4a0c      	ldr	r2, [pc, #48]	@ (801c368 <RadioSetRxDutyCycle+0x44>)
 801c338:	6593      	str	r3, [r2, #88]	@ 0x58
    /*Enable also the IRQ_PREAMBLE_DETECTED*/
    SUBGRF_SetDioIrqParams( IRQ_RADIO_ALL, IRQ_RADIO_ALL, IRQ_RADIO_NONE, IRQ_RADIO_NONE );
 801c33a:	2300      	movs	r3, #0
 801c33c:	2200      	movs	r2, #0
 801c33e:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 801c342:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 801c346:	f001 fbd3 	bl	801daf0 <SUBGRF_SetDioIrqParams>
    /* RF switch configuration */
    SUBGRF_SetSwitch( SubgRf.AntSwitchPaSelect, RFSWITCH_RX );
 801c34a:	4b07      	ldr	r3, [pc, #28]	@ (801c368 <RadioSetRxDutyCycle+0x44>)
 801c34c:	f893 3056 	ldrb.w	r3, [r3, #86]	@ 0x56
 801c350:	2100      	movs	r1, #0
 801c352:	4618      	mov	r0, r3
 801c354:	f002 f884 	bl	801e460 <SUBGRF_SetSwitch>
    /* Start Rx DutyCycle*/
    SUBGRF_SetRxDutyCycle( rxTime, sleepTime );
 801c358:	6839      	ldr	r1, [r7, #0]
 801c35a:	6878      	ldr	r0, [r7, #4]
 801c35c:	f001 fa6e 	bl	801d83c <SUBGRF_SetRxDutyCycle>
}
 801c360:	bf00      	nop
 801c362:	3708      	adds	r7, #8
 801c364:	46bd      	mov	sp, r7
 801c366:	bd80      	pop	{r7, pc}
 801c368:	200020b4 	.word	0x200020b4

0801c36c <RadioStartCad>:

static void RadioStartCad( void )
{
 801c36c:	b580      	push	{r7, lr}
 801c36e:	af00      	add	r7, sp, #0
    /* RF switch configuration */
    SUBGRF_SetSwitch( SubgRf.AntSwitchPaSelect, RFSWITCH_RX );
 801c370:	4b09      	ldr	r3, [pc, #36]	@ (801c398 <RadioStartCad+0x2c>)
 801c372:	f893 3056 	ldrb.w	r3, [r3, #86]	@ 0x56
 801c376:	2100      	movs	r1, #0
 801c378:	4618      	mov	r0, r3
 801c37a:	f002 f871 	bl	801e460 <SUBGRF_SetSwitch>

    SUBGRF_SetDioIrqParams( IRQ_CAD_CLEAR | IRQ_CAD_DETECTED,
 801c37e:	2300      	movs	r3, #0
 801c380:	2200      	movs	r2, #0
 801c382:	f44f 71c0 	mov.w	r1, #384	@ 0x180
 801c386:	f44f 70c0 	mov.w	r0, #384	@ 0x180
 801c38a:	f001 fbb1 	bl	801daf0 <SUBGRF_SetDioIrqParams>
                            IRQ_CAD_CLEAR | IRQ_CAD_DETECTED,
                            IRQ_RADIO_NONE,
                            IRQ_RADIO_NONE );
    SUBGRF_SetCad( );
 801c38e:	f001 fa81 	bl	801d894 <SUBGRF_SetCad>
}
 801c392:	bf00      	nop
 801c394:	bd80      	pop	{r7, pc}
 801c396:	bf00      	nop
 801c398:	200020b4 	.word	0x200020b4

0801c39c <RadioSetTxContinuousWave>:

static void RadioSetTxContinuousWave( uint32_t freq, int8_t power, uint16_t time )
{
 801c39c:	b580      	push	{r7, lr}
 801c39e:	b084      	sub	sp, #16
 801c3a0:	af00      	add	r7, sp, #0
 801c3a2:	6078      	str	r0, [r7, #4]
 801c3a4:	460b      	mov	r3, r1
 801c3a6:	70fb      	strb	r3, [r7, #3]
 801c3a8:	4613      	mov	r3, r2
 801c3aa:	803b      	strh	r3, [r7, #0]
    if( SubgRf.lr_fhss.is_lr_fhss_on == true )
    {
        //return LORAMAC_RADIO_STATUS_ERROR;
    }
#endif /* RADIO_LR_FHSS_IS_ON == 1 */
    uint32_t timeout = ( uint32_t )time * 1000;
 801c3ac:	883b      	ldrh	r3, [r7, #0]
 801c3ae:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 801c3b2:	fb02 f303 	mul.w	r3, r2, r3
 801c3b6:	60fb      	str	r3, [r7, #12]
    uint8_t antswitchpow;

    SUBGRF_SetRfFrequency( freq );
 801c3b8:	6878      	ldr	r0, [r7, #4]
 801c3ba:	f001 fbf5 	bl	801dba8 <SUBGRF_SetRfFrequency>

    antswitchpow = SUBGRF_SetRfTxPower( power );
 801c3be:	f997 3003 	ldrsb.w	r3, [r7, #3]
 801c3c2:	4618      	mov	r0, r3
 801c3c4:	f002 f874 	bl	801e4b0 <SUBGRF_SetRfTxPower>
 801c3c8:	4603      	mov	r3, r0
 801c3ca:	72fb      	strb	r3, [r7, #11]

    /* WORKAROUND - Trimming the output voltage power_ldo to 3.3V */
    SUBGRF_WriteRegister(REG_DRV_CTRL, 0x7 << 1);
 801c3cc:	210e      	movs	r1, #14
 801c3ce:	f640 101f 	movw	r0, #2335	@ 0x91f
 801c3d2:	f001 ff37 	bl	801e244 <SUBGRF_WriteRegister>

    /* Set RF switch */
    SUBGRF_SetSwitch( antswitchpow, RFSWITCH_TX );
 801c3d6:	7afb      	ldrb	r3, [r7, #11]
 801c3d8:	2101      	movs	r1, #1
 801c3da:	4618      	mov	r0, r3
 801c3dc:	f002 f840 	bl	801e460 <SUBGRF_SetSwitch>

    SUBGRF_SetTxContinuousWave( );
 801c3e0:	f001 fa66 	bl	801d8b0 <SUBGRF_SetTxContinuousWave>

    TimerSetValue( &TxTimeoutTimer, timeout );
 801c3e4:	68f9      	ldr	r1, [r7, #12]
 801c3e6:	4805      	ldr	r0, [pc, #20]	@ (801c3fc <RadioSetTxContinuousWave+0x60>)
 801c3e8:	f003 f96a 	bl	801f6c0 <UTIL_TIMER_SetPeriod>
    TimerStart( &TxTimeoutTimer );
 801c3ec:	4803      	ldr	r0, [pc, #12]	@ (801c3fc <RadioSetTxContinuousWave+0x60>)
 801c3ee:	f003 f889 	bl	801f504 <UTIL_TIMER_Start>
}
 801c3f2:	bf00      	nop
 801c3f4:	3710      	adds	r7, #16
 801c3f6:	46bd      	mov	sp, r7
 801c3f8:	bd80      	pop	{r7, pc}
 801c3fa:	bf00      	nop
 801c3fc:	20002110 	.word	0x20002110

0801c400 <RadioRssi>:

static int16_t RadioRssi( RadioModems_t modem )
{
 801c400:	b580      	push	{r7, lr}
 801c402:	b082      	sub	sp, #8
 801c404:	af00      	add	r7, sp, #0
 801c406:	4603      	mov	r3, r0
 801c408:	71fb      	strb	r3, [r7, #7]
    return SUBGRF_GetRssiInst( );
 801c40a:	f001 fe88 	bl	801e11e <SUBGRF_GetRssiInst>
 801c40e:	4603      	mov	r3, r0
}
 801c410:	4618      	mov	r0, r3
 801c412:	3708      	adds	r7, #8
 801c414:	46bd      	mov	sp, r7
 801c416:	bd80      	pop	{r7, pc}

0801c418 <RadioWrite>:

static void RadioWrite( uint16_t addr, uint8_t data )
{
 801c418:	b580      	push	{r7, lr}
 801c41a:	b082      	sub	sp, #8
 801c41c:	af00      	add	r7, sp, #0
 801c41e:	4603      	mov	r3, r0
 801c420:	460a      	mov	r2, r1
 801c422:	80fb      	strh	r3, [r7, #6]
 801c424:	4613      	mov	r3, r2
 801c426:	717b      	strb	r3, [r7, #5]
    SUBGRF_WriteRegister( addr, data );
 801c428:	797a      	ldrb	r2, [r7, #5]
 801c42a:	88fb      	ldrh	r3, [r7, #6]
 801c42c:	4611      	mov	r1, r2
 801c42e:	4618      	mov	r0, r3
 801c430:	f001 ff08 	bl	801e244 <SUBGRF_WriteRegister>
}
 801c434:	bf00      	nop
 801c436:	3708      	adds	r7, #8
 801c438:	46bd      	mov	sp, r7
 801c43a:	bd80      	pop	{r7, pc}

0801c43c <RadioRead>:

static uint8_t RadioRead( uint16_t addr )
{
 801c43c:	b580      	push	{r7, lr}
 801c43e:	b082      	sub	sp, #8
 801c440:	af00      	add	r7, sp, #0
 801c442:	4603      	mov	r3, r0
 801c444:	80fb      	strh	r3, [r7, #6]
    return SUBGRF_ReadRegister( addr );
 801c446:	88fb      	ldrh	r3, [r7, #6]
 801c448:	4618      	mov	r0, r3
 801c44a:	f001 ff1d 	bl	801e288 <SUBGRF_ReadRegister>
 801c44e:	4603      	mov	r3, r0
}
 801c450:	4618      	mov	r0, r3
 801c452:	3708      	adds	r7, #8
 801c454:	46bd      	mov	sp, r7
 801c456:	bd80      	pop	{r7, pc}

0801c458 <RadioWriteRegisters>:

static void RadioWriteRegisters( uint16_t addr, uint8_t *buffer, uint8_t size )
{
 801c458:	b580      	push	{r7, lr}
 801c45a:	b082      	sub	sp, #8
 801c45c:	af00      	add	r7, sp, #0
 801c45e:	4603      	mov	r3, r0
 801c460:	6039      	str	r1, [r7, #0]
 801c462:	80fb      	strh	r3, [r7, #6]
 801c464:	4613      	mov	r3, r2
 801c466:	717b      	strb	r3, [r7, #5]
    SUBGRF_WriteRegisters( addr, buffer, size );
 801c468:	797b      	ldrb	r3, [r7, #5]
 801c46a:	b29a      	uxth	r2, r3
 801c46c:	88fb      	ldrh	r3, [r7, #6]
 801c46e:	6839      	ldr	r1, [r7, #0]
 801c470:	4618      	mov	r0, r3
 801c472:	f001 ff29 	bl	801e2c8 <SUBGRF_WriteRegisters>
}
 801c476:	bf00      	nop
 801c478:	3708      	adds	r7, #8
 801c47a:	46bd      	mov	sp, r7
 801c47c:	bd80      	pop	{r7, pc}

0801c47e <RadioReadRegisters>:

static void RadioReadRegisters( uint16_t addr, uint8_t *buffer, uint8_t size )
{
 801c47e:	b580      	push	{r7, lr}
 801c480:	b082      	sub	sp, #8
 801c482:	af00      	add	r7, sp, #0
 801c484:	4603      	mov	r3, r0
 801c486:	6039      	str	r1, [r7, #0]
 801c488:	80fb      	strh	r3, [r7, #6]
 801c48a:	4613      	mov	r3, r2
 801c48c:	717b      	strb	r3, [r7, #5]
    SUBGRF_ReadRegisters( addr, buffer, size );
 801c48e:	797b      	ldrb	r3, [r7, #5]
 801c490:	b29a      	uxth	r2, r3
 801c492:	88fb      	ldrh	r3, [r7, #6]
 801c494:	6839      	ldr	r1, [r7, #0]
 801c496:	4618      	mov	r0, r3
 801c498:	f001 ff38 	bl	801e30c <SUBGRF_ReadRegisters>
}
 801c49c:	bf00      	nop
 801c49e:	3708      	adds	r7, #8
 801c4a0:	46bd      	mov	sp, r7
 801c4a2:	bd80      	pop	{r7, pc}

0801c4a4 <RadioSetMaxPayloadLength>:

static void RadioSetMaxPayloadLength( RadioModems_t modem, uint8_t max )
{
 801c4a4:	b580      	push	{r7, lr}
 801c4a6:	b082      	sub	sp, #8
 801c4a8:	af00      	add	r7, sp, #0
 801c4aa:	4603      	mov	r3, r0
 801c4ac:	460a      	mov	r2, r1
 801c4ae:	71fb      	strb	r3, [r7, #7]
 801c4b0:	4613      	mov	r3, r2
 801c4b2:	71bb      	strb	r3, [r7, #6]
    if( modem == MODEM_LORA )
 801c4b4:	79fb      	ldrb	r3, [r7, #7]
 801c4b6:	2b01      	cmp	r3, #1
 801c4b8:	d10a      	bne.n	801c4d0 <RadioSetMaxPayloadLength+0x2c>
    {
        SubgRf.PacketParams.Params.LoRa.PayloadLength = MaxPayloadLength = max;
 801c4ba:	4a0e      	ldr	r2, [pc, #56]	@ (801c4f4 <RadioSetMaxPayloadLength+0x50>)
 801c4bc:	79bb      	ldrb	r3, [r7, #6]
 801c4be:	7013      	strb	r3, [r2, #0]
 801c4c0:	4b0c      	ldr	r3, [pc, #48]	@ (801c4f4 <RadioSetMaxPayloadLength+0x50>)
 801c4c2:	781a      	ldrb	r2, [r3, #0]
 801c4c4:	4b0c      	ldr	r3, [pc, #48]	@ (801c4f8 <RadioSetMaxPayloadLength+0x54>)
 801c4c6:	77da      	strb	r2, [r3, #31]
        SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 801c4c8:	480c      	ldr	r0, [pc, #48]	@ (801c4fc <RadioSetMaxPayloadLength+0x58>)
 801c4ca:	f001 fd75 	bl	801dfb8 <SUBGRF_SetPacketParams>
        {
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = MaxPayloadLength = max;
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
        }
    }
}
 801c4ce:	e00d      	b.n	801c4ec <RadioSetMaxPayloadLength+0x48>
        if( SubgRf.PacketParams.Params.Gfsk.HeaderType == RADIO_PACKET_VARIABLE_LENGTH )
 801c4d0:	4b09      	ldr	r3, [pc, #36]	@ (801c4f8 <RadioSetMaxPayloadLength+0x54>)
 801c4d2:	7d5b      	ldrb	r3, [r3, #21]
 801c4d4:	2b01      	cmp	r3, #1
 801c4d6:	d109      	bne.n	801c4ec <RadioSetMaxPayloadLength+0x48>
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = MaxPayloadLength = max;
 801c4d8:	4a06      	ldr	r2, [pc, #24]	@ (801c4f4 <RadioSetMaxPayloadLength+0x50>)
 801c4da:	79bb      	ldrb	r3, [r7, #6]
 801c4dc:	7013      	strb	r3, [r2, #0]
 801c4de:	4b05      	ldr	r3, [pc, #20]	@ (801c4f4 <RadioSetMaxPayloadLength+0x50>)
 801c4e0:	781a      	ldrb	r2, [r3, #0]
 801c4e2:	4b05      	ldr	r3, [pc, #20]	@ (801c4f8 <RadioSetMaxPayloadLength+0x54>)
 801c4e4:	759a      	strb	r2, [r3, #22]
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 801c4e6:	4805      	ldr	r0, [pc, #20]	@ (801c4fc <RadioSetMaxPayloadLength+0x58>)
 801c4e8:	f001 fd66 	bl	801dfb8 <SUBGRF_SetPacketParams>
}
 801c4ec:	bf00      	nop
 801c4ee:	3708      	adds	r7, #8
 801c4f0:	46bd      	mov	sp, r7
 801c4f2:	bd80      	pop	{r7, pc}
 801c4f4:	20000148 	.word	0x20000148
 801c4f8:	200020b4 	.word	0x200020b4
 801c4fc:	200020c2 	.word	0x200020c2

0801c500 <RadioSetPublicNetwork>:

static void RadioSetPublicNetwork( bool enable )
{
 801c500:	b580      	push	{r7, lr}
 801c502:	b082      	sub	sp, #8
 801c504:	af00      	add	r7, sp, #0
 801c506:	4603      	mov	r3, r0
 801c508:	71fb      	strb	r3, [r7, #7]
    SubgRf.PublicNetwork.Current = SubgRf.PublicNetwork.Previous = enable;
 801c50a:	4a13      	ldr	r2, [pc, #76]	@ (801c558 <RadioSetPublicNetwork+0x58>)
 801c50c:	79fb      	ldrb	r3, [r7, #7]
 801c50e:	7313      	strb	r3, [r2, #12]
 801c510:	4b11      	ldr	r3, [pc, #68]	@ (801c558 <RadioSetPublicNetwork+0x58>)
 801c512:	7b1a      	ldrb	r2, [r3, #12]
 801c514:	4b10      	ldr	r3, [pc, #64]	@ (801c558 <RadioSetPublicNetwork+0x58>)
 801c516:	735a      	strb	r2, [r3, #13]

    RadioSetModem( MODEM_LORA );
 801c518:	2001      	movs	r0, #1
 801c51a:	f7ff f813 	bl	801b544 <RadioSetModem>
    if( enable == true )
 801c51e:	79fb      	ldrb	r3, [r7, #7]
 801c520:	2b00      	cmp	r3, #0
 801c522:	d00a      	beq.n	801c53a <RadioSetPublicNetwork+0x3a>
    {
        // Change LoRa modem SyncWord
        SUBGRF_WriteRegister( REG_LR_SYNCWORD, ( LORA_MAC_PUBLIC_SYNCWORD >> 8 ) & 0xFF );
 801c524:	2134      	movs	r1, #52	@ 0x34
 801c526:	f44f 60e8 	mov.w	r0, #1856	@ 0x740
 801c52a:	f001 fe8b 	bl	801e244 <SUBGRF_WriteRegister>
        SUBGRF_WriteRegister( REG_LR_SYNCWORD + 1, LORA_MAC_PUBLIC_SYNCWORD & 0xFF );
 801c52e:	2144      	movs	r1, #68	@ 0x44
 801c530:	f240 7041 	movw	r0, #1857	@ 0x741
 801c534:	f001 fe86 	bl	801e244 <SUBGRF_WriteRegister>
    {
        // Change LoRa modem SyncWord
        SUBGRF_WriteRegister( REG_LR_SYNCWORD, ( LORA_MAC_PRIVATE_SYNCWORD >> 8 ) & 0xFF );
        SUBGRF_WriteRegister( REG_LR_SYNCWORD + 1, LORA_MAC_PRIVATE_SYNCWORD & 0xFF );
    }
}
 801c538:	e009      	b.n	801c54e <RadioSetPublicNetwork+0x4e>
        SUBGRF_WriteRegister( REG_LR_SYNCWORD, ( LORA_MAC_PRIVATE_SYNCWORD >> 8 ) & 0xFF );
 801c53a:	2114      	movs	r1, #20
 801c53c:	f44f 60e8 	mov.w	r0, #1856	@ 0x740
 801c540:	f001 fe80 	bl	801e244 <SUBGRF_WriteRegister>
        SUBGRF_WriteRegister( REG_LR_SYNCWORD + 1, LORA_MAC_PRIVATE_SYNCWORD & 0xFF );
 801c544:	2124      	movs	r1, #36	@ 0x24
 801c546:	f240 7041 	movw	r0, #1857	@ 0x741
 801c54a:	f001 fe7b 	bl	801e244 <SUBGRF_WriteRegister>
}
 801c54e:	bf00      	nop
 801c550:	3708      	adds	r7, #8
 801c552:	46bd      	mov	sp, r7
 801c554:	bd80      	pop	{r7, pc}
 801c556:	bf00      	nop
 801c558:	200020b4 	.word	0x200020b4

0801c55c <RadioGetWakeupTime>:

static uint32_t RadioGetWakeupTime( void )
{
 801c55c:	b580      	push	{r7, lr}
 801c55e:	af00      	add	r7, sp, #0
    return SUBGRF_GetRadioWakeUpTime() + RADIO_WAKEUP_TIME;
 801c560:	f001 ffda 	bl	801e518 <SUBGRF_GetRadioWakeUpTime>
 801c564:	4603      	mov	r3, r0
 801c566:	3303      	adds	r3, #3
}
 801c568:	4618      	mov	r0, r3
 801c56a:	bd80      	pop	{r7, pc}

0801c56c <RadioOnTxTimeoutIrq>:

static void RadioOnTxTimeoutIrq( void *context )
{
 801c56c:	b580      	push	{r7, lr}
 801c56e:	b082      	sub	sp, #8
 801c570:	af00      	add	r7, sp, #0
 801c572:	6078      	str	r0, [r7, #4]
    RADIO_TX_TIMEOUT_PROCESS();
 801c574:	f000 f80e 	bl	801c594 <RadioOnTxTimeoutProcess>
}
 801c578:	bf00      	nop
 801c57a:	3708      	adds	r7, #8
 801c57c:	46bd      	mov	sp, r7
 801c57e:	bd80      	pop	{r7, pc}

0801c580 <RadioOnRxTimeoutIrq>:

static void RadioOnRxTimeoutIrq( void *context )
{
 801c580:	b580      	push	{r7, lr}
 801c582:	b082      	sub	sp, #8
 801c584:	af00      	add	r7, sp, #0
 801c586:	6078      	str	r0, [r7, #4]
    RADIO_RX_TIMEOUT_PROCESS();
 801c588:	f000 f818 	bl	801c5bc <RadioOnRxTimeoutProcess>
}
 801c58c:	bf00      	nop
 801c58e:	3708      	adds	r7, #8
 801c590:	46bd      	mov	sp, r7
 801c592:	bd80      	pop	{r7, pc}

0801c594 <RadioOnTxTimeoutProcess>:

static void RadioOnTxTimeoutProcess( void )
{
 801c594:	b580      	push	{r7, lr}
 801c596:	af00      	add	r7, sp, #0
    DBG_GPIO_RADIO_TX( RST );

    if( ( RadioEvents != NULL ) && ( RadioEvents->TxTimeout != NULL ) )
 801c598:	4b07      	ldr	r3, [pc, #28]	@ (801c5b8 <RadioOnTxTimeoutProcess+0x24>)
 801c59a:	681b      	ldr	r3, [r3, #0]
 801c59c:	2b00      	cmp	r3, #0
 801c59e:	d008      	beq.n	801c5b2 <RadioOnTxTimeoutProcess+0x1e>
 801c5a0:	4b05      	ldr	r3, [pc, #20]	@ (801c5b8 <RadioOnTxTimeoutProcess+0x24>)
 801c5a2:	681b      	ldr	r3, [r3, #0]
 801c5a4:	685b      	ldr	r3, [r3, #4]
 801c5a6:	2b00      	cmp	r3, #0
 801c5a8:	d003      	beq.n	801c5b2 <RadioOnTxTimeoutProcess+0x1e>
    {
        RadioEvents->TxTimeout( );
 801c5aa:	4b03      	ldr	r3, [pc, #12]	@ (801c5b8 <RadioOnTxTimeoutProcess+0x24>)
 801c5ac:	681b      	ldr	r3, [r3, #0]
 801c5ae:	685b      	ldr	r3, [r3, #4]
 801c5b0:	4798      	blx	r3
    }
}
 801c5b2:	bf00      	nop
 801c5b4:	bd80      	pop	{r7, pc}
 801c5b6:	bf00      	nop
 801c5b8:	200020b0 	.word	0x200020b0

0801c5bc <RadioOnRxTimeoutProcess>:

static void RadioOnRxTimeoutProcess( void )
{
 801c5bc:	b580      	push	{r7, lr}
 801c5be:	af00      	add	r7, sp, #0
    DBG_GPIO_RADIO_RX( RST );

    if( ( RadioEvents != NULL ) && ( RadioEvents->RxTimeout != NULL ) )
 801c5c0:	4b07      	ldr	r3, [pc, #28]	@ (801c5e0 <RadioOnRxTimeoutProcess+0x24>)
 801c5c2:	681b      	ldr	r3, [r3, #0]
 801c5c4:	2b00      	cmp	r3, #0
 801c5c6:	d008      	beq.n	801c5da <RadioOnRxTimeoutProcess+0x1e>
 801c5c8:	4b05      	ldr	r3, [pc, #20]	@ (801c5e0 <RadioOnRxTimeoutProcess+0x24>)
 801c5ca:	681b      	ldr	r3, [r3, #0]
 801c5cc:	68db      	ldr	r3, [r3, #12]
 801c5ce:	2b00      	cmp	r3, #0
 801c5d0:	d003      	beq.n	801c5da <RadioOnRxTimeoutProcess+0x1e>
    {
        RadioEvents->RxTimeout( );
 801c5d2:	4b03      	ldr	r3, [pc, #12]	@ (801c5e0 <RadioOnRxTimeoutProcess+0x24>)
 801c5d4:	681b      	ldr	r3, [r3, #0]
 801c5d6:	68db      	ldr	r3, [r3, #12]
 801c5d8:	4798      	blx	r3
    }
}
 801c5da:	bf00      	nop
 801c5dc:	bd80      	pop	{r7, pc}
 801c5de:	bf00      	nop
 801c5e0:	200020b0 	.word	0x200020b0

0801c5e4 <RadioOnDioIrq>:

static void RadioOnDioIrq( RadioIrqMasks_t radioIrq )
{
 801c5e4:	b580      	push	{r7, lr}
 801c5e6:	b082      	sub	sp, #8
 801c5e8:	af00      	add	r7, sp, #0
 801c5ea:	4603      	mov	r3, r0
 801c5ec:	80fb      	strh	r3, [r7, #6]
    SubgRf.RadioIrq = radioIrq;
 801c5ee:	4a05      	ldr	r2, [pc, #20]	@ (801c604 <RadioOnDioIrq+0x20>)
 801c5f0:	88fb      	ldrh	r3, [r7, #6]
 801c5f2:	f8a2 3054 	strh.w	r3, [r2, #84]	@ 0x54

    RADIO_IRQ_PROCESS();
 801c5f6:	f000 f807 	bl	801c608 <RadioIrqProcess>
}
 801c5fa:	bf00      	nop
 801c5fc:	3708      	adds	r7, #8
 801c5fe:	46bd      	mov	sp, r7
 801c600:	bd80      	pop	{r7, pc}
 801c602:	bf00      	nop
 801c604:	200020b4 	.word	0x200020b4

0801c608 <RadioIrqProcess>:

static void RadioIrqProcess( void )
{
 801c608:	b5b0      	push	{r4, r5, r7, lr}
 801c60a:	b082      	sub	sp, #8
 801c60c:	af00      	add	r7, sp, #0
    uint8_t size = 0;
 801c60e:	2300      	movs	r3, #0
 801c610:	71fb      	strb	r3, [r7, #7]
    int32_t cfo = 0;
 801c612:	2300      	movs	r3, #0
 801c614:	603b      	str	r3, [r7, #0]

    switch( SubgRf.RadioIrq )
 801c616:	4ba8      	ldr	r3, [pc, #672]	@ (801c8b8 <RadioIrqProcess+0x2b0>)
 801c618:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 801c61c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 801c620:	f000 810d 	beq.w	801c83e <RadioIrqProcess+0x236>
 801c624:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 801c628:	f300 81e8 	bgt.w	801c9fc <RadioIrqProcess+0x3f4>
 801c62c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 801c630:	f000 80f1 	beq.w	801c816 <RadioIrqProcess+0x20e>
 801c634:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 801c638:	f300 81e0 	bgt.w	801c9fc <RadioIrqProcess+0x3f4>
 801c63c:	2b80      	cmp	r3, #128	@ 0x80
 801c63e:	f000 80d6 	beq.w	801c7ee <RadioIrqProcess+0x1e6>
 801c642:	2b80      	cmp	r3, #128	@ 0x80
 801c644:	f300 81da 	bgt.w	801c9fc <RadioIrqProcess+0x3f4>
 801c648:	2b20      	cmp	r3, #32
 801c64a:	dc49      	bgt.n	801c6e0 <RadioIrqProcess+0xd8>
 801c64c:	2b00      	cmp	r3, #0
 801c64e:	f340 81d5 	ble.w	801c9fc <RadioIrqProcess+0x3f4>
 801c652:	3b01      	subs	r3, #1
 801c654:	2b1f      	cmp	r3, #31
 801c656:	f200 81d1 	bhi.w	801c9fc <RadioIrqProcess+0x3f4>
 801c65a:	a201      	add	r2, pc, #4	@ (adr r2, 801c660 <RadioIrqProcess+0x58>)
 801c65c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801c660:	0801c6e9 	.word	0x0801c6e9
 801c664:	0801c723 	.word	0x0801c723
 801c668:	0801c9fd 	.word	0x0801c9fd
 801c66c:	0801c8d9 	.word	0x0801c8d9
 801c670:	0801c9fd 	.word	0x0801c9fd
 801c674:	0801c9fd 	.word	0x0801c9fd
 801c678:	0801c9fd 	.word	0x0801c9fd
 801c67c:	0801c955 	.word	0x0801c955
 801c680:	0801c9fd 	.word	0x0801c9fd
 801c684:	0801c9fd 	.word	0x0801c9fd
 801c688:	0801c9fd 	.word	0x0801c9fd
 801c68c:	0801c9fd 	.word	0x0801c9fd
 801c690:	0801c9fd 	.word	0x0801c9fd
 801c694:	0801c9fd 	.word	0x0801c9fd
 801c698:	0801c9fd 	.word	0x0801c9fd
 801c69c:	0801c971 	.word	0x0801c971
 801c6a0:	0801c9fd 	.word	0x0801c9fd
 801c6a4:	0801c9fd 	.word	0x0801c9fd
 801c6a8:	0801c9fd 	.word	0x0801c9fd
 801c6ac:	0801c9fd 	.word	0x0801c9fd
 801c6b0:	0801c9fd 	.word	0x0801c9fd
 801c6b4:	0801c9fd 	.word	0x0801c9fd
 801c6b8:	0801c9fd 	.word	0x0801c9fd
 801c6bc:	0801c9fd 	.word	0x0801c9fd
 801c6c0:	0801c9fd 	.word	0x0801c9fd
 801c6c4:	0801c9fd 	.word	0x0801c9fd
 801c6c8:	0801c9fd 	.word	0x0801c9fd
 801c6cc:	0801c9fd 	.word	0x0801c9fd
 801c6d0:	0801c9fd 	.word	0x0801c9fd
 801c6d4:	0801c9fd 	.word	0x0801c9fd
 801c6d8:	0801c9fd 	.word	0x0801c9fd
 801c6dc:	0801c97f 	.word	0x0801c97f
 801c6e0:	2b40      	cmp	r3, #64	@ 0x40
 801c6e2:	f000 816d 	beq.w	801c9c0 <RadioIrqProcess+0x3b8>
        MW_LOG( TS_ON, VLEVEL_M,  "HOP\r\n" );
        break;
    }
#endif /* RADIO_LR_FHSS_IS_ON == 1 */
    default:
        break;
 801c6e6:	e189      	b.n	801c9fc <RadioIrqProcess+0x3f4>
        TimerStop( &TxTimeoutTimer );
 801c6e8:	4874      	ldr	r0, [pc, #464]	@ (801c8bc <RadioIrqProcess+0x2b4>)
 801c6ea:	f002 ff79 	bl	801f5e0 <UTIL_TIMER_Stop>
        SUBGRF_SetStandby( STDBY_RC );
 801c6ee:	2000      	movs	r0, #0
 801c6f0:	f001 f824 	bl	801d73c <SUBGRF_SetStandby>
        if( RFW_Is_LongPacketModeEnabled() == 1 )
 801c6f4:	f002 f8b4 	bl	801e860 <RFW_Is_LongPacketModeEnabled>
 801c6f8:	4603      	mov	r3, r0
 801c6fa:	2b01      	cmp	r3, #1
 801c6fc:	d101      	bne.n	801c702 <RadioIrqProcess+0xfa>
            RFW_DeInit_TxLongPacket( );
 801c6fe:	f002 f8d8 	bl	801e8b2 <RFW_DeInit_TxLongPacket>
        if( ( RadioEvents != NULL ) && ( RadioEvents->TxDone != NULL ) )
 801c702:	4b6f      	ldr	r3, [pc, #444]	@ (801c8c0 <RadioIrqProcess+0x2b8>)
 801c704:	681b      	ldr	r3, [r3, #0]
 801c706:	2b00      	cmp	r3, #0
 801c708:	f000 817a 	beq.w	801ca00 <RadioIrqProcess+0x3f8>
 801c70c:	4b6c      	ldr	r3, [pc, #432]	@ (801c8c0 <RadioIrqProcess+0x2b8>)
 801c70e:	681b      	ldr	r3, [r3, #0]
 801c710:	681b      	ldr	r3, [r3, #0]
 801c712:	2b00      	cmp	r3, #0
 801c714:	f000 8174 	beq.w	801ca00 <RadioIrqProcess+0x3f8>
            RadioEvents->TxDone( );
 801c718:	4b69      	ldr	r3, [pc, #420]	@ (801c8c0 <RadioIrqProcess+0x2b8>)
 801c71a:	681b      	ldr	r3, [r3, #0]
 801c71c:	681b      	ldr	r3, [r3, #0]
 801c71e:	4798      	blx	r3
        break;
 801c720:	e16e      	b.n	801ca00 <RadioIrqProcess+0x3f8>
        TimerStop( &RxTimeoutTimer );
 801c722:	4868      	ldr	r0, [pc, #416]	@ (801c8c4 <RadioIrqProcess+0x2bc>)
 801c724:	f002 ff5c 	bl	801f5e0 <UTIL_TIMER_Stop>
        if( SubgRf.RxContinuous == false )
 801c728:	4b63      	ldr	r3, [pc, #396]	@ (801c8b8 <RadioIrqProcess+0x2b0>)
 801c72a:	785b      	ldrb	r3, [r3, #1]
 801c72c:	f083 0301 	eor.w	r3, r3, #1
 801c730:	b2db      	uxtb	r3, r3
 801c732:	2b00      	cmp	r3, #0
 801c734:	d014      	beq.n	801c760 <RadioIrqProcess+0x158>
            SUBGRF_SetStandby( STDBY_RC );
 801c736:	2000      	movs	r0, #0
 801c738:	f001 f800 	bl	801d73c <SUBGRF_SetStandby>
            SUBGRF_WriteRegister( SUBGHZ_RTCCTLR, 0x00 );
 801c73c:	2100      	movs	r1, #0
 801c73e:	f640 1002 	movw	r0, #2306	@ 0x902
 801c742:	f001 fd7f 	bl	801e244 <SUBGRF_WriteRegister>
            SUBGRF_WriteRegister( SUBGHZ_EVENTMASKR, SUBGRF_ReadRegister( SUBGHZ_EVENTMASKR ) | ( 1 << 1 ) );
 801c746:	f640 1044 	movw	r0, #2372	@ 0x944
 801c74a:	f001 fd9d 	bl	801e288 <SUBGRF_ReadRegister>
 801c74e:	4603      	mov	r3, r0
 801c750:	f043 0302 	orr.w	r3, r3, #2
 801c754:	b2db      	uxtb	r3, r3
 801c756:	4619      	mov	r1, r3
 801c758:	f640 1044 	movw	r0, #2372	@ 0x944
 801c75c:	f001 fd72 	bl	801e244 <SUBGRF_WriteRegister>
        SUBGRF_GetPayload( RadioBuffer, &size, 255 );
 801c760:	1dfb      	adds	r3, r7, #7
 801c762:	22ff      	movs	r2, #255	@ 0xff
 801c764:	4619      	mov	r1, r3
 801c766:	4858      	ldr	r0, [pc, #352]	@ (801c8c8 <RadioIrqProcess+0x2c0>)
 801c768:	f000 feb6 	bl	801d4d8 <SUBGRF_GetPayload>
        SUBGRF_GetPacketStatus( &( SubgRf.PacketStatus ) );
 801c76c:	4857      	ldr	r0, [pc, #348]	@ (801c8cc <RadioIrqProcess+0x2c4>)
 801c76e:	f001 fd17 	bl	801e1a0 <SUBGRF_GetPacketStatus>
        if( ( RadioEvents != NULL ) && ( RadioEvents->RxDone != NULL ) )
 801c772:	4b53      	ldr	r3, [pc, #332]	@ (801c8c0 <RadioIrqProcess+0x2b8>)
 801c774:	681b      	ldr	r3, [r3, #0]
 801c776:	2b00      	cmp	r3, #0
 801c778:	f000 8144 	beq.w	801ca04 <RadioIrqProcess+0x3fc>
 801c77c:	4b50      	ldr	r3, [pc, #320]	@ (801c8c0 <RadioIrqProcess+0x2b8>)
 801c77e:	681b      	ldr	r3, [r3, #0]
 801c780:	689b      	ldr	r3, [r3, #8]
 801c782:	2b00      	cmp	r3, #0
 801c784:	f000 813e 	beq.w	801ca04 <RadioIrqProcess+0x3fc>
            switch( SubgRf.PacketStatus.packetType )
 801c788:	4b4b      	ldr	r3, [pc, #300]	@ (801c8b8 <RadioIrqProcess+0x2b0>)
 801c78a:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 801c78e:	2b01      	cmp	r3, #1
 801c790:	d10e      	bne.n	801c7b0 <RadioIrqProcess+0x1a8>
                RadioEvents->RxDone( RadioBuffer, size, SubgRf.PacketStatus.Params.LoRa.RssiPkt,
 801c792:	4b4b      	ldr	r3, [pc, #300]	@ (801c8c0 <RadioIrqProcess+0x2b8>)
 801c794:	681b      	ldr	r3, [r3, #0]
 801c796:	689c      	ldr	r4, [r3, #8]
 801c798:	79fb      	ldrb	r3, [r7, #7]
 801c79a:	4619      	mov	r1, r3
 801c79c:	4b46      	ldr	r3, [pc, #280]	@ (801c8b8 <RadioIrqProcess+0x2b0>)
 801c79e:	f993 3030 	ldrsb.w	r3, [r3, #48]	@ 0x30
 801c7a2:	461a      	mov	r2, r3
 801c7a4:	4b44      	ldr	r3, [pc, #272]	@ (801c8b8 <RadioIrqProcess+0x2b0>)
 801c7a6:	f993 3031 	ldrsb.w	r3, [r3, #49]	@ 0x31
 801c7aa:	4847      	ldr	r0, [pc, #284]	@ (801c8c8 <RadioIrqProcess+0x2c0>)
 801c7ac:	47a0      	blx	r4
                break;
 801c7ae:	e01d      	b.n	801c7ec <RadioIrqProcess+0x1e4>
                SUBGRF_GetCFO( SubgRf.ModulationParams.Params.Gfsk.BitRate, &cfo );
 801c7b0:	4b41      	ldr	r3, [pc, #260]	@ (801c8b8 <RadioIrqProcess+0x2b0>)
 801c7b2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 801c7b4:	463a      	mov	r2, r7
 801c7b6:	4611      	mov	r1, r2
 801c7b8:	4618      	mov	r0, r3
 801c7ba:	f001 ff9f 	bl	801e6fc <SUBGRF_GetCFO>
                RadioEvents->RxDone( RadioBuffer, size, SubgRf.PacketStatus.Params.Gfsk.RssiAvg, ( int8_t ) DIVR( cfo, 1000 ) );
 801c7be:	4b40      	ldr	r3, [pc, #256]	@ (801c8c0 <RadioIrqProcess+0x2b8>)
 801c7c0:	681b      	ldr	r3, [r3, #0]
 801c7c2:	689c      	ldr	r4, [r3, #8]
 801c7c4:	79fb      	ldrb	r3, [r7, #7]
 801c7c6:	4619      	mov	r1, r3
 801c7c8:	4b3b      	ldr	r3, [pc, #236]	@ (801c8b8 <RadioIrqProcess+0x2b0>)
 801c7ca:	f993 3029 	ldrsb.w	r3, [r3, #41]	@ 0x29
 801c7ce:	4618      	mov	r0, r3
 801c7d0:	683b      	ldr	r3, [r7, #0]
 801c7d2:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 801c7d6:	4a3e      	ldr	r2, [pc, #248]	@ (801c8d0 <RadioIrqProcess+0x2c8>)
 801c7d8:	fb82 5203 	smull	r5, r2, r2, r3
 801c7dc:	1192      	asrs	r2, r2, #6
 801c7de:	17db      	asrs	r3, r3, #31
 801c7e0:	1ad3      	subs	r3, r2, r3
 801c7e2:	b25b      	sxtb	r3, r3
 801c7e4:	4602      	mov	r2, r0
 801c7e6:	4838      	ldr	r0, [pc, #224]	@ (801c8c8 <RadioIrqProcess+0x2c0>)
 801c7e8:	47a0      	blx	r4
                break;
 801c7ea:	bf00      	nop
        break;
 801c7ec:	e10a      	b.n	801ca04 <RadioIrqProcess+0x3fc>
        SUBGRF_SetStandby( STDBY_RC );
 801c7ee:	2000      	movs	r0, #0
 801c7f0:	f000 ffa4 	bl	801d73c <SUBGRF_SetStandby>
        if( ( RadioEvents != NULL ) && ( RadioEvents->CadDone != NULL ) )
 801c7f4:	4b32      	ldr	r3, [pc, #200]	@ (801c8c0 <RadioIrqProcess+0x2b8>)
 801c7f6:	681b      	ldr	r3, [r3, #0]
 801c7f8:	2b00      	cmp	r3, #0
 801c7fa:	f000 8105 	beq.w	801ca08 <RadioIrqProcess+0x400>
 801c7fe:	4b30      	ldr	r3, [pc, #192]	@ (801c8c0 <RadioIrqProcess+0x2b8>)
 801c800:	681b      	ldr	r3, [r3, #0]
 801c802:	699b      	ldr	r3, [r3, #24]
 801c804:	2b00      	cmp	r3, #0
 801c806:	f000 80ff 	beq.w	801ca08 <RadioIrqProcess+0x400>
            RadioEvents->CadDone( false );
 801c80a:	4b2d      	ldr	r3, [pc, #180]	@ (801c8c0 <RadioIrqProcess+0x2b8>)
 801c80c:	681b      	ldr	r3, [r3, #0]
 801c80e:	699b      	ldr	r3, [r3, #24]
 801c810:	2000      	movs	r0, #0
 801c812:	4798      	blx	r3
        break;
 801c814:	e0f8      	b.n	801ca08 <RadioIrqProcess+0x400>
        SUBGRF_SetStandby( STDBY_RC );
 801c816:	2000      	movs	r0, #0
 801c818:	f000 ff90 	bl	801d73c <SUBGRF_SetStandby>
        if( ( RadioEvents != NULL ) && ( RadioEvents->CadDone != NULL ) )
 801c81c:	4b28      	ldr	r3, [pc, #160]	@ (801c8c0 <RadioIrqProcess+0x2b8>)
 801c81e:	681b      	ldr	r3, [r3, #0]
 801c820:	2b00      	cmp	r3, #0
 801c822:	f000 80f3 	beq.w	801ca0c <RadioIrqProcess+0x404>
 801c826:	4b26      	ldr	r3, [pc, #152]	@ (801c8c0 <RadioIrqProcess+0x2b8>)
 801c828:	681b      	ldr	r3, [r3, #0]
 801c82a:	699b      	ldr	r3, [r3, #24]
 801c82c:	2b00      	cmp	r3, #0
 801c82e:	f000 80ed 	beq.w	801ca0c <RadioIrqProcess+0x404>
            RadioEvents->CadDone( true );
 801c832:	4b23      	ldr	r3, [pc, #140]	@ (801c8c0 <RadioIrqProcess+0x2b8>)
 801c834:	681b      	ldr	r3, [r3, #0]
 801c836:	699b      	ldr	r3, [r3, #24]
 801c838:	2001      	movs	r0, #1
 801c83a:	4798      	blx	r3
        break;
 801c83c:	e0e6      	b.n	801ca0c <RadioIrqProcess+0x404>
        MW_LOG( TS_ON, VLEVEL_M,  "IRQ_RX_TX_TIMEOUT\r\n" );
 801c83e:	4b25      	ldr	r3, [pc, #148]	@ (801c8d4 <RadioIrqProcess+0x2cc>)
 801c840:	2201      	movs	r2, #1
 801c842:	2100      	movs	r1, #0
 801c844:	2002      	movs	r0, #2
 801c846:	f003 f8d5 	bl	801f9f4 <UTIL_ADV_TRACE_COND_FSend>
        if( SUBGRF_GetOperatingMode( ) == MODE_TX )
 801c84a:	f000 fe2b 	bl	801d4a4 <SUBGRF_GetOperatingMode>
 801c84e:	4603      	mov	r3, r0
 801c850:	2b04      	cmp	r3, #4
 801c852:	d115      	bne.n	801c880 <RadioIrqProcess+0x278>
            TimerStop( &TxTimeoutTimer );
 801c854:	4819      	ldr	r0, [pc, #100]	@ (801c8bc <RadioIrqProcess+0x2b4>)
 801c856:	f002 fec3 	bl	801f5e0 <UTIL_TIMER_Stop>
            SUBGRF_SetStandby( STDBY_RC );
 801c85a:	2000      	movs	r0, #0
 801c85c:	f000 ff6e 	bl	801d73c <SUBGRF_SetStandby>
            if( ( RadioEvents != NULL ) && ( RadioEvents->TxTimeout != NULL ) )
 801c860:	4b17      	ldr	r3, [pc, #92]	@ (801c8c0 <RadioIrqProcess+0x2b8>)
 801c862:	681b      	ldr	r3, [r3, #0]
 801c864:	2b00      	cmp	r3, #0
 801c866:	f000 80d3 	beq.w	801ca10 <RadioIrqProcess+0x408>
 801c86a:	4b15      	ldr	r3, [pc, #84]	@ (801c8c0 <RadioIrqProcess+0x2b8>)
 801c86c:	681b      	ldr	r3, [r3, #0]
 801c86e:	685b      	ldr	r3, [r3, #4]
 801c870:	2b00      	cmp	r3, #0
 801c872:	f000 80cd 	beq.w	801ca10 <RadioIrqProcess+0x408>
                RadioEvents->TxTimeout( );
 801c876:	4b12      	ldr	r3, [pc, #72]	@ (801c8c0 <RadioIrqProcess+0x2b8>)
 801c878:	681b      	ldr	r3, [r3, #0]
 801c87a:	685b      	ldr	r3, [r3, #4]
 801c87c:	4798      	blx	r3
        break;
 801c87e:	e0c7      	b.n	801ca10 <RadioIrqProcess+0x408>
        else if( SUBGRF_GetOperatingMode( ) == MODE_RX )
 801c880:	f000 fe10 	bl	801d4a4 <SUBGRF_GetOperatingMode>
 801c884:	4603      	mov	r3, r0
 801c886:	2b05      	cmp	r3, #5
 801c888:	f040 80c2 	bne.w	801ca10 <RadioIrqProcess+0x408>
            TimerStop( &RxTimeoutTimer );
 801c88c:	480d      	ldr	r0, [pc, #52]	@ (801c8c4 <RadioIrqProcess+0x2bc>)
 801c88e:	f002 fea7 	bl	801f5e0 <UTIL_TIMER_Stop>
            SUBGRF_SetStandby( STDBY_RC );
 801c892:	2000      	movs	r0, #0
 801c894:	f000 ff52 	bl	801d73c <SUBGRF_SetStandby>
            if( ( RadioEvents != NULL ) && ( RadioEvents->RxTimeout != NULL ) )
 801c898:	4b09      	ldr	r3, [pc, #36]	@ (801c8c0 <RadioIrqProcess+0x2b8>)
 801c89a:	681b      	ldr	r3, [r3, #0]
 801c89c:	2b00      	cmp	r3, #0
 801c89e:	f000 80b7 	beq.w	801ca10 <RadioIrqProcess+0x408>
 801c8a2:	4b07      	ldr	r3, [pc, #28]	@ (801c8c0 <RadioIrqProcess+0x2b8>)
 801c8a4:	681b      	ldr	r3, [r3, #0]
 801c8a6:	68db      	ldr	r3, [r3, #12]
 801c8a8:	2b00      	cmp	r3, #0
 801c8aa:	f000 80b1 	beq.w	801ca10 <RadioIrqProcess+0x408>
                RadioEvents->RxTimeout( );
 801c8ae:	4b04      	ldr	r3, [pc, #16]	@ (801c8c0 <RadioIrqProcess+0x2b8>)
 801c8b0:	681b      	ldr	r3, [r3, #0]
 801c8b2:	68db      	ldr	r3, [r3, #12]
 801c8b4:	4798      	blx	r3
        break;
 801c8b6:	e0ab      	b.n	801ca10 <RadioIrqProcess+0x408>
 801c8b8:	200020b4 	.word	0x200020b4
 801c8bc:	20002110 	.word	0x20002110
 801c8c0:	200020b0 	.word	0x200020b0
 801c8c4:	20002128 	.word	0x20002128
 801c8c8:	20001fb0 	.word	0x20001fb0
 801c8cc:	200020d8 	.word	0x200020d8
 801c8d0:	10624dd3 	.word	0x10624dd3
 801c8d4:	08023814 	.word	0x08023814
        MW_LOG( TS_ON, VLEVEL_M,  "PRE OK\r\n" );
 801c8d8:	4b54      	ldr	r3, [pc, #336]	@ (801ca2c <RadioIrqProcess+0x424>)
 801c8da:	2201      	movs	r2, #1
 801c8dc:	2100      	movs	r1, #0
 801c8de:	2002      	movs	r0, #2
 801c8e0:	f003 f888 	bl	801f9f4 <UTIL_ADV_TRACE_COND_FSend>
        if( SubgRf.RxDcPreambleDetectTimeout != 0 )
 801c8e4:	4b52      	ldr	r3, [pc, #328]	@ (801ca30 <RadioIrqProcess+0x428>)
 801c8e6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801c8e8:	2b00      	cmp	r3, #0
 801c8ea:	f000 8093 	beq.w	801ca14 <RadioIrqProcess+0x40c>
            Radio.Write( SUBGHZ_RTCPRDR2, ( SubgRf.RxDcPreambleDetectTimeout >> 16 ) & 0xFF ); /*Update Radio RTC Period MSB*/
 801c8ee:	4a51      	ldr	r2, [pc, #324]	@ (801ca34 <RadioIrqProcess+0x42c>)
 801c8f0:	4b4f      	ldr	r3, [pc, #316]	@ (801ca30 <RadioIrqProcess+0x428>)
 801c8f2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801c8f4:	0c1b      	lsrs	r3, r3, #16
 801c8f6:	b2db      	uxtb	r3, r3
 801c8f8:	4619      	mov	r1, r3
 801c8fa:	f640 1003 	movw	r0, #2307	@ 0x903
 801c8fe:	4790      	blx	r2
            Radio.Write( SUBGHZ_RTCPRDR1, ( SubgRf.RxDcPreambleDetectTimeout >> 8 ) & 0xFF ); /*Update Radio RTC Period MidByte*/
 801c900:	4a4c      	ldr	r2, [pc, #304]	@ (801ca34 <RadioIrqProcess+0x42c>)
 801c902:	4b4b      	ldr	r3, [pc, #300]	@ (801ca30 <RadioIrqProcess+0x428>)
 801c904:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801c906:	0a1b      	lsrs	r3, r3, #8
 801c908:	b2db      	uxtb	r3, r3
 801c90a:	4619      	mov	r1, r3
 801c90c:	f640 1004 	movw	r0, #2308	@ 0x904
 801c910:	4790      	blx	r2
            Radio.Write( SUBGHZ_RTCPRDR0, ( SubgRf.RxDcPreambleDetectTimeout ) & 0xFF ); /*Update Radio RTC Period lsb*/
 801c912:	4a48      	ldr	r2, [pc, #288]	@ (801ca34 <RadioIrqProcess+0x42c>)
 801c914:	4b46      	ldr	r3, [pc, #280]	@ (801ca30 <RadioIrqProcess+0x428>)
 801c916:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801c918:	b2db      	uxtb	r3, r3
 801c91a:	4619      	mov	r1, r3
 801c91c:	f640 1005 	movw	r0, #2309	@ 0x905
 801c920:	4790      	blx	r2
            Radio.Write( SUBGHZ_RTCCTLR, Radio.Read( SUBGHZ_RTCCTLR ) | 0x1 ); /*restart Radio RTC*/
 801c922:	4c44      	ldr	r4, [pc, #272]	@ (801ca34 <RadioIrqProcess+0x42c>)
 801c924:	4b44      	ldr	r3, [pc, #272]	@ (801ca38 <RadioIrqProcess+0x430>)
 801c926:	f640 1002 	movw	r0, #2306	@ 0x902
 801c92a:	4798      	blx	r3
 801c92c:	4603      	mov	r3, r0
 801c92e:	f043 0301 	orr.w	r3, r3, #1
 801c932:	b2db      	uxtb	r3, r3
 801c934:	4619      	mov	r1, r3
 801c936:	f640 1002 	movw	r0, #2306	@ 0x902
 801c93a:	47a0      	blx	r4
            SubgRf.RxDcPreambleDetectTimeout = 0;
 801c93c:	4b3c      	ldr	r3, [pc, #240]	@ (801ca30 <RadioIrqProcess+0x428>)
 801c93e:	2200      	movs	r2, #0
 801c940:	659a      	str	r2, [r3, #88]	@ 0x58
            SUBGRF_SetDioIrqParams( IRQ_RX_DONE | IRQ_RX_TX_TIMEOUT | IRQ_CRC_ERROR | IRQ_HEADER_ERROR | IRQ_RX_DBG,
 801c942:	2300      	movs	r3, #0
 801c944:	2200      	movs	r2, #0
 801c946:	f240 2162 	movw	r1, #610	@ 0x262
 801c94a:	f240 2062 	movw	r0, #610	@ 0x262
 801c94e:	f001 f8cf 	bl	801daf0 <SUBGRF_SetDioIrqParams>
        break;
 801c952:	e05f      	b.n	801ca14 <RadioIrqProcess+0x40c>
        MW_LOG( TS_ON, VLEVEL_M,  "SYNC OK\r\n" );
 801c954:	4b39      	ldr	r3, [pc, #228]	@ (801ca3c <RadioIrqProcess+0x434>)
 801c956:	2201      	movs	r2, #1
 801c958:	2100      	movs	r1, #0
 801c95a:	2002      	movs	r0, #2
 801c95c:	f003 f84a 	bl	801f9f4 <UTIL_ADV_TRACE_COND_FSend>
        if( 1UL == RFW_Is_Init( ) )
 801c960:	f001 ff77 	bl	801e852 <RFW_Is_Init>
 801c964:	4603      	mov	r3, r0
 801c966:	2b01      	cmp	r3, #1
 801c968:	d156      	bne.n	801ca18 <RadioIrqProcess+0x410>
            RFW_ReceivePayload( );
 801c96a:	f001 ffa8 	bl	801e8be <RFW_ReceivePayload>
        break;
 801c96e:	e053      	b.n	801ca18 <RadioIrqProcess+0x410>
        MW_LOG( TS_ON, VLEVEL_M,  "HDR OK\r\n" );
 801c970:	4b33      	ldr	r3, [pc, #204]	@ (801ca40 <RadioIrqProcess+0x438>)
 801c972:	2201      	movs	r2, #1
 801c974:	2100      	movs	r1, #0
 801c976:	2002      	movs	r0, #2
 801c978:	f003 f83c 	bl	801f9f4 <UTIL_ADV_TRACE_COND_FSend>
        break;
 801c97c:	e051      	b.n	801ca22 <RadioIrqProcess+0x41a>
        TimerStop( &RxTimeoutTimer );
 801c97e:	4831      	ldr	r0, [pc, #196]	@ (801ca44 <RadioIrqProcess+0x43c>)
 801c980:	f002 fe2e 	bl	801f5e0 <UTIL_TIMER_Stop>
        if( SubgRf.RxContinuous == false )
 801c984:	4b2a      	ldr	r3, [pc, #168]	@ (801ca30 <RadioIrqProcess+0x428>)
 801c986:	785b      	ldrb	r3, [r3, #1]
 801c988:	f083 0301 	eor.w	r3, r3, #1
 801c98c:	b2db      	uxtb	r3, r3
 801c98e:	2b00      	cmp	r3, #0
 801c990:	d002      	beq.n	801c998 <RadioIrqProcess+0x390>
            SUBGRF_SetStandby( STDBY_RC );
 801c992:	2000      	movs	r0, #0
 801c994:	f000 fed2 	bl	801d73c <SUBGRF_SetStandby>
        if( ( RadioEvents != NULL ) && ( RadioEvents->RxTimeout != NULL ) )
 801c998:	4b2b      	ldr	r3, [pc, #172]	@ (801ca48 <RadioIrqProcess+0x440>)
 801c99a:	681b      	ldr	r3, [r3, #0]
 801c99c:	2b00      	cmp	r3, #0
 801c99e:	d03d      	beq.n	801ca1c <RadioIrqProcess+0x414>
 801c9a0:	4b29      	ldr	r3, [pc, #164]	@ (801ca48 <RadioIrqProcess+0x440>)
 801c9a2:	681b      	ldr	r3, [r3, #0]
 801c9a4:	68db      	ldr	r3, [r3, #12]
 801c9a6:	2b00      	cmp	r3, #0
 801c9a8:	d038      	beq.n	801ca1c <RadioIrqProcess+0x414>
            RadioEvents->RxTimeout( );
 801c9aa:	4b27      	ldr	r3, [pc, #156]	@ (801ca48 <RadioIrqProcess+0x440>)
 801c9ac:	681b      	ldr	r3, [r3, #0]
 801c9ae:	68db      	ldr	r3, [r3, #12]
 801c9b0:	4798      	blx	r3
            MW_LOG( TS_ON, VLEVEL_M,  "HDR KO\r\n" );
 801c9b2:	4b26      	ldr	r3, [pc, #152]	@ (801ca4c <RadioIrqProcess+0x444>)
 801c9b4:	2201      	movs	r2, #1
 801c9b6:	2100      	movs	r1, #0
 801c9b8:	2002      	movs	r0, #2
 801c9ba:	f003 f81b 	bl	801f9f4 <UTIL_ADV_TRACE_COND_FSend>
        break;
 801c9be:	e02d      	b.n	801ca1c <RadioIrqProcess+0x414>
        MW_LOG( TS_ON, VLEVEL_M,  "IRQ_CRC_ERROR\r\n" );
 801c9c0:	4b23      	ldr	r3, [pc, #140]	@ (801ca50 <RadioIrqProcess+0x448>)
 801c9c2:	2201      	movs	r2, #1
 801c9c4:	2100      	movs	r1, #0
 801c9c6:	2002      	movs	r0, #2
 801c9c8:	f003 f814 	bl	801f9f4 <UTIL_ADV_TRACE_COND_FSend>
        if( SubgRf.RxContinuous == false )
 801c9cc:	4b18      	ldr	r3, [pc, #96]	@ (801ca30 <RadioIrqProcess+0x428>)
 801c9ce:	785b      	ldrb	r3, [r3, #1]
 801c9d0:	f083 0301 	eor.w	r3, r3, #1
 801c9d4:	b2db      	uxtb	r3, r3
 801c9d6:	2b00      	cmp	r3, #0
 801c9d8:	d002      	beq.n	801c9e0 <RadioIrqProcess+0x3d8>
            SUBGRF_SetStandby( STDBY_RC );
 801c9da:	2000      	movs	r0, #0
 801c9dc:	f000 feae 	bl	801d73c <SUBGRF_SetStandby>
        if( ( RadioEvents != NULL ) && ( RadioEvents->RxError ) )
 801c9e0:	4b19      	ldr	r3, [pc, #100]	@ (801ca48 <RadioIrqProcess+0x440>)
 801c9e2:	681b      	ldr	r3, [r3, #0]
 801c9e4:	2b00      	cmp	r3, #0
 801c9e6:	d01b      	beq.n	801ca20 <RadioIrqProcess+0x418>
 801c9e8:	4b17      	ldr	r3, [pc, #92]	@ (801ca48 <RadioIrqProcess+0x440>)
 801c9ea:	681b      	ldr	r3, [r3, #0]
 801c9ec:	691b      	ldr	r3, [r3, #16]
 801c9ee:	2b00      	cmp	r3, #0
 801c9f0:	d016      	beq.n	801ca20 <RadioIrqProcess+0x418>
            RadioEvents->RxError( );
 801c9f2:	4b15      	ldr	r3, [pc, #84]	@ (801ca48 <RadioIrqProcess+0x440>)
 801c9f4:	681b      	ldr	r3, [r3, #0]
 801c9f6:	691b      	ldr	r3, [r3, #16]
 801c9f8:	4798      	blx	r3
        break;
 801c9fa:	e011      	b.n	801ca20 <RadioIrqProcess+0x418>
        break;
 801c9fc:	bf00      	nop
 801c9fe:	e010      	b.n	801ca22 <RadioIrqProcess+0x41a>
        break;
 801ca00:	bf00      	nop
 801ca02:	e00e      	b.n	801ca22 <RadioIrqProcess+0x41a>
        break;
 801ca04:	bf00      	nop
 801ca06:	e00c      	b.n	801ca22 <RadioIrqProcess+0x41a>
        break;
 801ca08:	bf00      	nop
 801ca0a:	e00a      	b.n	801ca22 <RadioIrqProcess+0x41a>
        break;
 801ca0c:	bf00      	nop
 801ca0e:	e008      	b.n	801ca22 <RadioIrqProcess+0x41a>
        break;
 801ca10:	bf00      	nop
 801ca12:	e006      	b.n	801ca22 <RadioIrqProcess+0x41a>
        break;
 801ca14:	bf00      	nop
 801ca16:	e004      	b.n	801ca22 <RadioIrqProcess+0x41a>
        break;
 801ca18:	bf00      	nop
 801ca1a:	e002      	b.n	801ca22 <RadioIrqProcess+0x41a>
        break;
 801ca1c:	bf00      	nop
 801ca1e:	e000      	b.n	801ca22 <RadioIrqProcess+0x41a>
        break;
 801ca20:	bf00      	nop
    }
}
 801ca22:	bf00      	nop
 801ca24:	3708      	adds	r7, #8
 801ca26:	46bd      	mov	sp, r7
 801ca28:	bdb0      	pop	{r4, r5, r7, pc}
 801ca2a:	bf00      	nop
 801ca2c:	08023828 	.word	0x08023828
 801ca30:	200020b4 	.word	0x200020b4
 801ca34:	0801c419 	.word	0x0801c419
 801ca38:	0801c43d 	.word	0x0801c43d
 801ca3c:	08023834 	.word	0x08023834
 801ca40:	08023840 	.word	0x08023840
 801ca44:	20002128 	.word	0x20002128
 801ca48:	200020b0 	.word	0x200020b0
 801ca4c:	0802384c 	.word	0x0802384c
 801ca50:	08023858 	.word	0x08023858

0801ca54 <RadioTxPrbs>:

static void RadioTxPrbs( void )
{
 801ca54:	b580      	push	{r7, lr}
 801ca56:	af00      	add	r7, sp, #0
    SUBGRF_SetSwitch( SubgRf.AntSwitchPaSelect, RFSWITCH_TX );
 801ca58:	4b09      	ldr	r3, [pc, #36]	@ (801ca80 <RadioTxPrbs+0x2c>)
 801ca5a:	f893 3056 	ldrb.w	r3, [r3, #86]	@ 0x56
 801ca5e:	2101      	movs	r1, #1
 801ca60:	4618      	mov	r0, r3
 801ca62:	f001 fcfd 	bl	801e460 <SUBGRF_SetSwitch>
    Radio.Write( SUBGHZ_GPKTCTL1AR, 0x2d );  // sel mode prbs9 instead of preamble
 801ca66:	4b07      	ldr	r3, [pc, #28]	@ (801ca84 <RadioTxPrbs+0x30>)
 801ca68:	212d      	movs	r1, #45	@ 0x2d
 801ca6a:	f44f 60d7 	mov.w	r0, #1720	@ 0x6b8
 801ca6e:	4798      	blx	r3
    SUBGRF_SetTxInfinitePreamble( );
 801ca70:	f000 ff27 	bl	801d8c2 <SUBGRF_SetTxInfinitePreamble>
    SUBGRF_SetTx( 0x0fffff );
 801ca74:	4804      	ldr	r0, [pc, #16]	@ (801ca88 <RadioTxPrbs+0x34>)
 801ca76:	f000 fe7d 	bl	801d774 <SUBGRF_SetTx>
}
 801ca7a:	bf00      	nop
 801ca7c:	bd80      	pop	{r7, pc}
 801ca7e:	bf00      	nop
 801ca80:	200020b4 	.word	0x200020b4
 801ca84:	0801c419 	.word	0x0801c419
 801ca88:	000fffff 	.word	0x000fffff

0801ca8c <RadioTxCw>:

static void RadioTxCw( int8_t power )
{
 801ca8c:	b580      	push	{r7, lr}
 801ca8e:	b084      	sub	sp, #16
 801ca90:	af00      	add	r7, sp, #0
 801ca92:	4603      	mov	r3, r0
 801ca94:	71fb      	strb	r3, [r7, #7]
    uint8_t paselect = SUBGRF_SetRfTxPower( power );
 801ca96:	f997 3007 	ldrsb.w	r3, [r7, #7]
 801ca9a:	4618      	mov	r0, r3
 801ca9c:	f001 fd08 	bl	801e4b0 <SUBGRF_SetRfTxPower>
 801caa0:	4603      	mov	r3, r0
 801caa2:	73fb      	strb	r3, [r7, #15]
    /* WORKAROUND - Trimming the output voltage power_ldo to 3.3V */
    SUBGRF_WriteRegister(REG_DRV_CTRL, 0x7 << 1);
 801caa4:	210e      	movs	r1, #14
 801caa6:	f640 101f 	movw	r0, #2335	@ 0x91f
 801caaa:	f001 fbcb 	bl	801e244 <SUBGRF_WriteRegister>
    SUBGRF_SetSwitch( paselect, RFSWITCH_TX );
 801caae:	7bfb      	ldrb	r3, [r7, #15]
 801cab0:	2101      	movs	r1, #1
 801cab2:	4618      	mov	r0, r3
 801cab4:	f001 fcd4 	bl	801e460 <SUBGRF_SetSwitch>
    SUBGRF_SetTxContinuousWave( );
 801cab8:	f000 fefa 	bl	801d8b0 <SUBGRF_SetTxContinuousWave>
}
 801cabc:	bf00      	nop
 801cabe:	3710      	adds	r7, #16
 801cac0:	46bd      	mov	sp, r7
 801cac2:	bd80      	pop	{r7, pc}

0801cac4 <payload_integration>:

#if (RADIO_SIGFOX_ENABLE == 1)
static void payload_integration( uint8_t *outBuffer, uint8_t *inBuffer, uint8_t size )
{
 801cac4:	b480      	push	{r7}
 801cac6:	b089      	sub	sp, #36	@ 0x24
 801cac8:	af00      	add	r7, sp, #0
 801caca:	60f8      	str	r0, [r7, #12]
 801cacc:	60b9      	str	r1, [r7, #8]
 801cace:	4613      	mov	r3, r2
 801cad0:	71fb      	strb	r3, [r7, #7]
    uint8_t prevInt = 0;
 801cad2:	2300      	movs	r3, #0
 801cad4:	77fb      	strb	r3, [r7, #31]
    uint8_t currBit;
    uint8_t index_bit;
    uint8_t index_byte;
    uint8_t index_bit_out;
    uint8_t index_byte_out;
    int32_t i = 0;
 801cad6:	2300      	movs	r3, #0
 801cad8:	61bb      	str	r3, [r7, #24]

    for( i = 0; i < size; i++ )
 801cada:	2300      	movs	r3, #0
 801cadc:	61bb      	str	r3, [r7, #24]
 801cade:	e011      	b.n	801cb04 <payload_integration+0x40>
    {
        /* reverse all inputs */
        inBuffer[i] = ~inBuffer[i];
 801cae0:	69bb      	ldr	r3, [r7, #24]
 801cae2:	68ba      	ldr	r2, [r7, #8]
 801cae4:	4413      	add	r3, r2
 801cae6:	781a      	ldrb	r2, [r3, #0]
 801cae8:	69bb      	ldr	r3, [r7, #24]
 801caea:	68b9      	ldr	r1, [r7, #8]
 801caec:	440b      	add	r3, r1
 801caee:	43d2      	mvns	r2, r2
 801caf0:	b2d2      	uxtb	r2, r2
 801caf2:	701a      	strb	r2, [r3, #0]
        /* init outBuffer */
        outBuffer[i] = 0;
 801caf4:	69bb      	ldr	r3, [r7, #24]
 801caf6:	68fa      	ldr	r2, [r7, #12]
 801caf8:	4413      	add	r3, r2
 801cafa:	2200      	movs	r2, #0
 801cafc:	701a      	strb	r2, [r3, #0]
    for( i = 0; i < size; i++ )
 801cafe:	69bb      	ldr	r3, [r7, #24]
 801cb00:	3301      	adds	r3, #1
 801cb02:	61bb      	str	r3, [r7, #24]
 801cb04:	79fb      	ldrb	r3, [r7, #7]
 801cb06:	69ba      	ldr	r2, [r7, #24]
 801cb08:	429a      	cmp	r2, r3
 801cb0a:	dbe9      	blt.n	801cae0 <payload_integration+0x1c>
    }

    for( i = 0; i < ( size * 8 ); i++ )
 801cb0c:	2300      	movs	r3, #0
 801cb0e:	61bb      	str	r3, [r7, #24]
 801cb10:	e049      	b.n	801cba6 <payload_integration+0xe2>
    {
        /* index to take bit in inBuffer */
        index_bit = 7 - ( i % 8 );
 801cb12:	69bb      	ldr	r3, [r7, #24]
 801cb14:	425a      	negs	r2, r3
 801cb16:	f003 0307 	and.w	r3, r3, #7
 801cb1a:	f002 0207 	and.w	r2, r2, #7
 801cb1e:	bf58      	it	pl
 801cb20:	4253      	negpl	r3, r2
 801cb22:	b2db      	uxtb	r3, r3
 801cb24:	f1c3 0307 	rsb	r3, r3, #7
 801cb28:	75fb      	strb	r3, [r7, #23]
        index_byte = i / 8;
 801cb2a:	69bb      	ldr	r3, [r7, #24]
 801cb2c:	2b00      	cmp	r3, #0
 801cb2e:	da00      	bge.n	801cb32 <payload_integration+0x6e>
 801cb30:	3307      	adds	r3, #7
 801cb32:	10db      	asrs	r3, r3, #3
 801cb34:	75bb      	strb	r3, [r7, #22]
        /* index to place bit in outBuffer is shifted 1 bit right */
        index_bit_out = 7 - ( ( i + 1 ) % 8 );
 801cb36:	69bb      	ldr	r3, [r7, #24]
 801cb38:	3301      	adds	r3, #1
 801cb3a:	425a      	negs	r2, r3
 801cb3c:	f003 0307 	and.w	r3, r3, #7
 801cb40:	f002 0207 	and.w	r2, r2, #7
 801cb44:	bf58      	it	pl
 801cb46:	4253      	negpl	r3, r2
 801cb48:	b2db      	uxtb	r3, r3
 801cb4a:	f1c3 0307 	rsb	r3, r3, #7
 801cb4e:	757b      	strb	r3, [r7, #21]
        index_byte_out = ( i + 1 ) / 8;
 801cb50:	69bb      	ldr	r3, [r7, #24]
 801cb52:	3301      	adds	r3, #1
 801cb54:	2b00      	cmp	r3, #0
 801cb56:	da00      	bge.n	801cb5a <payload_integration+0x96>
 801cb58:	3307      	adds	r3, #7
 801cb5a:	10db      	asrs	r3, r3, #3
 801cb5c:	753b      	strb	r3, [r7, #20]
        /* extract current bit from input */
        currBit = ( inBuffer[index_byte] >> index_bit ) & 0x01;
 801cb5e:	7dbb      	ldrb	r3, [r7, #22]
 801cb60:	68ba      	ldr	r2, [r7, #8]
 801cb62:	4413      	add	r3, r2
 801cb64:	781b      	ldrb	r3, [r3, #0]
 801cb66:	461a      	mov	r2, r3
 801cb68:	7dfb      	ldrb	r3, [r7, #23]
 801cb6a:	fa42 f303 	asr.w	r3, r2, r3
 801cb6e:	b2db      	uxtb	r3, r3
 801cb70:	f003 0301 	and.w	r3, r3, #1
 801cb74:	74fb      	strb	r3, [r7, #19]
        /* integration */
        prevInt ^= currBit;
 801cb76:	7ffa      	ldrb	r2, [r7, #31]
 801cb78:	7cfb      	ldrb	r3, [r7, #19]
 801cb7a:	4053      	eors	r3, r2
 801cb7c:	77fb      	strb	r3, [r7, #31]
        /* write result integration in output */
        outBuffer[index_byte_out] |= ( prevInt << index_bit_out );
 801cb7e:	7d3b      	ldrb	r3, [r7, #20]
 801cb80:	68fa      	ldr	r2, [r7, #12]
 801cb82:	4413      	add	r3, r2
 801cb84:	781b      	ldrb	r3, [r3, #0]
 801cb86:	b25a      	sxtb	r2, r3
 801cb88:	7ff9      	ldrb	r1, [r7, #31]
 801cb8a:	7d7b      	ldrb	r3, [r7, #21]
 801cb8c:	fa01 f303 	lsl.w	r3, r1, r3
 801cb90:	b25b      	sxtb	r3, r3
 801cb92:	4313      	orrs	r3, r2
 801cb94:	b259      	sxtb	r1, r3
 801cb96:	7d3b      	ldrb	r3, [r7, #20]
 801cb98:	68fa      	ldr	r2, [r7, #12]
 801cb9a:	4413      	add	r3, r2
 801cb9c:	b2ca      	uxtb	r2, r1
 801cb9e:	701a      	strb	r2, [r3, #0]
    for( i = 0; i < ( size * 8 ); i++ )
 801cba0:	69bb      	ldr	r3, [r7, #24]
 801cba2:	3301      	adds	r3, #1
 801cba4:	61bb      	str	r3, [r7, #24]
 801cba6:	79fb      	ldrb	r3, [r7, #7]
 801cba8:	00db      	lsls	r3, r3, #3
 801cbaa:	69ba      	ldr	r2, [r7, #24]
 801cbac:	429a      	cmp	r2, r3
 801cbae:	dbb0      	blt.n	801cb12 <payload_integration+0x4e>
    }

    outBuffer[size] = ( prevInt << 7 ) | ( prevInt << 6 ) | ( ( ( !prevInt ) & 0x01 ) << 5 ) ;
 801cbb0:	f997 301f 	ldrsb.w	r3, [r7, #31]
 801cbb4:	01db      	lsls	r3, r3, #7
 801cbb6:	b25a      	sxtb	r2, r3
 801cbb8:	f997 301f 	ldrsb.w	r3, [r7, #31]
 801cbbc:	019b      	lsls	r3, r3, #6
 801cbbe:	b25b      	sxtb	r3, r3
 801cbc0:	4313      	orrs	r3, r2
 801cbc2:	b25b      	sxtb	r3, r3
 801cbc4:	7ffa      	ldrb	r2, [r7, #31]
 801cbc6:	2a00      	cmp	r2, #0
 801cbc8:	d101      	bne.n	801cbce <payload_integration+0x10a>
 801cbca:	2220      	movs	r2, #32
 801cbcc:	e000      	b.n	801cbd0 <payload_integration+0x10c>
 801cbce:	2200      	movs	r2, #0
 801cbd0:	4313      	orrs	r3, r2
 801cbd2:	b259      	sxtb	r1, r3
 801cbd4:	79fb      	ldrb	r3, [r7, #7]
 801cbd6:	68fa      	ldr	r2, [r7, #12]
 801cbd8:	4413      	add	r3, r2
 801cbda:	b2ca      	uxtb	r2, r1
 801cbdc:	701a      	strb	r2, [r3, #0]
}
 801cbde:	bf00      	nop
 801cbe0:	3724      	adds	r7, #36	@ 0x24
 801cbe2:	46bd      	mov	sp, r7
 801cbe4:	bc80      	pop	{r7}
 801cbe6:	4770      	bx	lr

0801cbe8 <RadioSetRxGenericConfig>:
#endif /*RADIO_SIGFOX_ENABLE == 1*/

static int32_t RadioSetRxGenericConfig( GenericModems_t modem, RxConfigGeneric_t *config, uint32_t rxContinuous,
                                        uint32_t symbTimeout )
{
 801cbe8:	b580      	push	{r7, lr}
 801cbea:	b08c      	sub	sp, #48	@ 0x30
 801cbec:	af00      	add	r7, sp, #0
 801cbee:	60b9      	str	r1, [r7, #8]
 801cbf0:	607a      	str	r2, [r7, #4]
 801cbf2:	603b      	str	r3, [r7, #0]
 801cbf4:	4603      	mov	r3, r0
 801cbf6:	73fb      	strb	r3, [r7, #15]
#if (RADIO_GENERIC_CONFIG_ENABLE == 1)
    int32_t status = 0;
 801cbf8:	2300      	movs	r3, #0
 801cbfa:	62bb      	str	r3, [r7, #40]	@ 0x28
    uint8_t syncword[8] = {0};
 801cbfc:	f107 0320 	add.w	r3, r7, #32
 801cc00:	2200      	movs	r2, #0
 801cc02:	601a      	str	r2, [r3, #0]
 801cc04:	605a      	str	r2, [r3, #4]
    uint8_t MaxPayloadLength;

    RFW_DeInit( ); /* switch Off FwPacketDecoding by default */
 801cc06:	f001 fe1e 	bl	801e846 <RFW_DeInit>

    if( rxContinuous != 0 )
 801cc0a:	687b      	ldr	r3, [r7, #4]
 801cc0c:	2b00      	cmp	r3, #0
 801cc0e:	d001      	beq.n	801cc14 <RadioSetRxGenericConfig+0x2c>
    {
        symbTimeout = 0;
 801cc10:	2300      	movs	r3, #0
 801cc12:	603b      	str	r3, [r7, #0]
    }
    SubgRf.RxContinuous = ( rxContinuous == 0 ) ? false : true;
 801cc14:	687b      	ldr	r3, [r7, #4]
 801cc16:	2b00      	cmp	r3, #0
 801cc18:	bf14      	ite	ne
 801cc1a:	2301      	movne	r3, #1
 801cc1c:	2300      	moveq	r3, #0
 801cc1e:	b2da      	uxtb	r2, r3
 801cc20:	4ba3      	ldr	r3, [pc, #652]	@ (801ceb0 <RadioSetRxGenericConfig+0x2c8>)
 801cc22:	705a      	strb	r2, [r3, #1]

    switch( modem )
 801cc24:	7bfb      	ldrb	r3, [r7, #15]
 801cc26:	2b00      	cmp	r3, #0
 801cc28:	d003      	beq.n	801cc32 <RadioSetRxGenericConfig+0x4a>
 801cc2a:	2b01      	cmp	r3, #1
 801cc2c:	f000 80dc 	beq.w	801cde8 <RadioSetRxGenericConfig+0x200>

        // Timeout Max, Timeout handled directly in SetRx function
        SubgRf.RxTimeout = 0xFFFF;
        break;
    default:
        break;
 801cc30:	e195      	b.n	801cf5e <RadioSetRxGenericConfig+0x376>
        if( ( config->fsk.BitRate == 0 ) || ( config->fsk.PreambleLen == 0 ) )
 801cc32:	68bb      	ldr	r3, [r7, #8]
 801cc34:	689b      	ldr	r3, [r3, #8]
 801cc36:	2b00      	cmp	r3, #0
 801cc38:	d003      	beq.n	801cc42 <RadioSetRxGenericConfig+0x5a>
 801cc3a:	68bb      	ldr	r3, [r7, #8]
 801cc3c:	68db      	ldr	r3, [r3, #12]
 801cc3e:	2b00      	cmp	r3, #0
 801cc40:	d102      	bne.n	801cc48 <RadioSetRxGenericConfig+0x60>
            return -1;
 801cc42:	f04f 33ff 	mov.w	r3, #4294967295
 801cc46:	e18b      	b.n	801cf60 <RadioSetRxGenericConfig+0x378>
        if( config->fsk.SyncWordLength > 8 )
 801cc48:	68bb      	ldr	r3, [r7, #8]
 801cc4a:	7f9b      	ldrb	r3, [r3, #30]
 801cc4c:	2b08      	cmp	r3, #8
 801cc4e:	d902      	bls.n	801cc56 <RadioSetRxGenericConfig+0x6e>
            return -1;
 801cc50:	f04f 33ff 	mov.w	r3, #4294967295
 801cc54:	e184      	b.n	801cf60 <RadioSetRxGenericConfig+0x378>
            RADIO_MEMCPY8( syncword, config->fsk.SyncWord, config->fsk.SyncWordLength );
 801cc56:	68bb      	ldr	r3, [r7, #8]
 801cc58:	6919      	ldr	r1, [r3, #16]
 801cc5a:	68bb      	ldr	r3, [r7, #8]
 801cc5c:	7f9b      	ldrb	r3, [r3, #30]
 801cc5e:	461a      	mov	r2, r3
 801cc60:	f107 0320 	add.w	r3, r7, #32
 801cc64:	4618      	mov	r0, r3
 801cc66:	f001 fee1 	bl	801ea2c <UTIL_MEM_cpy_8>
        SUBGRF_SetStopRxTimerOnPreambleDetect( ( config->fsk.StopTimerOnPreambleDetect == 0 ) ? false : true );
 801cc6a:	68bb      	ldr	r3, [r7, #8]
 801cc6c:	681b      	ldr	r3, [r3, #0]
 801cc6e:	2b00      	cmp	r3, #0
 801cc70:	bf14      	ite	ne
 801cc72:	2301      	movne	r3, #1
 801cc74:	2300      	moveq	r3, #0
 801cc76:	b2db      	uxtb	r3, r3
 801cc78:	4618      	mov	r0, r3
 801cc7a:	f000 fe2b 	bl	801d8d4 <SUBGRF_SetStopRxTimerOnPreambleDetect>
        SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 801cc7e:	4b8c      	ldr	r3, [pc, #560]	@ (801ceb0 <RadioSetRxGenericConfig+0x2c8>)
 801cc80:	2200      	movs	r2, #0
 801cc82:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
        SubgRf.ModulationParams.Params.Gfsk.BitRate = config->fsk.BitRate;
 801cc86:	68bb      	ldr	r3, [r7, #8]
 801cc88:	689b      	ldr	r3, [r3, #8]
 801cc8a:	4a89      	ldr	r2, [pc, #548]	@ (801ceb0 <RadioSetRxGenericConfig+0x2c8>)
 801cc8c:	63d3      	str	r3, [r2, #60]	@ 0x3c
        SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = ( RadioModShapings_t ) config->fsk.ModulationShaping;
 801cc8e:	68bb      	ldr	r3, [r7, #8]
 801cc90:	f893 2020 	ldrb.w	r2, [r3, #32]
 801cc94:	4b86      	ldr	r3, [pc, #536]	@ (801ceb0 <RadioSetRxGenericConfig+0x2c8>)
 801cc96:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
        SubgRf.ModulationParams.Params.Gfsk.Bandwidth = SUBGRF_GetFskBandwidthRegValue( config->fsk.Bandwidth );
 801cc9a:	68bb      	ldr	r3, [r7, #8]
 801cc9c:	685b      	ldr	r3, [r3, #4]
 801cc9e:	4618      	mov	r0, r3
 801cca0:	f001 fd04 	bl	801e6ac <SUBGRF_GetFskBandwidthRegValue>
 801cca4:	4603      	mov	r3, r0
 801cca6:	461a      	mov	r2, r3
 801cca8:	4b81      	ldr	r3, [pc, #516]	@ (801ceb0 <RadioSetRxGenericConfig+0x2c8>)
 801ccaa:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
        SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 801ccae:	4b80      	ldr	r3, [pc, #512]	@ (801ceb0 <RadioSetRxGenericConfig+0x2c8>)
 801ccb0:	2200      	movs	r2, #0
 801ccb2:	739a      	strb	r2, [r3, #14]
        SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( config->fsk.PreambleLen ) << 3 ; // convert byte into bit
 801ccb4:	68bb      	ldr	r3, [r7, #8]
 801ccb6:	68db      	ldr	r3, [r3, #12]
 801ccb8:	b29b      	uxth	r3, r3
 801ccba:	00db      	lsls	r3, r3, #3
 801ccbc:	b29a      	uxth	r2, r3
 801ccbe:	4b7c      	ldr	r3, [pc, #496]	@ (801ceb0 <RadioSetRxGenericConfig+0x2c8>)
 801ccc0:	821a      	strh	r2, [r3, #16]
        SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = ( RadioPreambleDetection_t ) config->fsk.PreambleMinDetect;
 801ccc2:	68bb      	ldr	r3, [r7, #8]
 801ccc4:	7fda      	ldrb	r2, [r3, #31]
 801ccc6:	4b7a      	ldr	r3, [pc, #488]	@ (801ceb0 <RadioSetRxGenericConfig+0x2c8>)
 801ccc8:	749a      	strb	r2, [r3, #18]
        SubgRf.PacketParams.Params.Gfsk.SyncWordLength = ( config->fsk.SyncWordLength ) << 3; // convert byte into bit
 801ccca:	68bb      	ldr	r3, [r7, #8]
 801cccc:	7f9b      	ldrb	r3, [r3, #30]
 801ccce:	00db      	lsls	r3, r3, #3
 801ccd0:	b2da      	uxtb	r2, r3
 801ccd2:	4b77      	ldr	r3, [pc, #476]	@ (801ceb0 <RadioSetRxGenericConfig+0x2c8>)
 801ccd4:	74da      	strb	r2, [r3, #19]
        SubgRf.PacketParams.Params.Gfsk.AddrComp = ( RadioAddressComp_t ) config->fsk.AddrComp;
 801ccd6:	68bb      	ldr	r3, [r7, #8]
 801ccd8:	f893 2021 	ldrb.w	r2, [r3, #33]	@ 0x21
 801ccdc:	4b74      	ldr	r3, [pc, #464]	@ (801ceb0 <RadioSetRxGenericConfig+0x2c8>)
 801ccde:	751a      	strb	r2, [r3, #20]
        if( config->fsk.LengthMode == RADIO_FSK_PACKET_FIXED_LENGTH )
 801cce0:	68bb      	ldr	r3, [r7, #8]
 801cce2:	f893 3022 	ldrb.w	r3, [r3, #34]	@ 0x22
 801cce6:	2b00      	cmp	r3, #0
 801cce8:	d105      	bne.n	801ccf6 <RadioSetRxGenericConfig+0x10e>
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = config->fsk.MaxPayloadLength;
 801ccea:	68bb      	ldr	r3, [r7, #8]
 801ccec:	695b      	ldr	r3, [r3, #20]
 801ccee:	b2da      	uxtb	r2, r3
 801ccf0:	4b6f      	ldr	r3, [pc, #444]	@ (801ceb0 <RadioSetRxGenericConfig+0x2c8>)
 801ccf2:	759a      	strb	r2, [r3, #22]
 801ccf4:	e00b      	b.n	801cd0e <RadioSetRxGenericConfig+0x126>
        else if( config->fsk.LengthMode == RADIO_FSK_PACKET_2BYTES_LENGTH )
 801ccf6:	68bb      	ldr	r3, [r7, #8]
 801ccf8:	f893 3022 	ldrb.w	r3, [r3, #34]	@ 0x22
 801ccfc:	2b02      	cmp	r3, #2
 801ccfe:	d103      	bne.n	801cd08 <RadioSetRxGenericConfig+0x120>
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = 0xFF;
 801cd00:	4b6b      	ldr	r3, [pc, #428]	@ (801ceb0 <RadioSetRxGenericConfig+0x2c8>)
 801cd02:	22ff      	movs	r2, #255	@ 0xff
 801cd04:	759a      	strb	r2, [r3, #22]
 801cd06:	e002      	b.n	801cd0e <RadioSetRxGenericConfig+0x126>
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = 0xFF;
 801cd08:	4b69      	ldr	r3, [pc, #420]	@ (801ceb0 <RadioSetRxGenericConfig+0x2c8>)
 801cd0a:	22ff      	movs	r2, #255	@ 0xff
 801cd0c:	759a      	strb	r2, [r3, #22]
        if( ( config->fsk.Whitening == RADIO_FSK_DC_IBM_WHITENING )
 801cd0e:	68bb      	ldr	r3, [r7, #8]
 801cd10:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 801cd14:	2b02      	cmp	r3, #2
 801cd16:	d004      	beq.n	801cd22 <RadioSetRxGenericConfig+0x13a>
            || ( config->fsk.LengthMode == RADIO_FSK_PACKET_2BYTES_LENGTH ) )
 801cd18:	68bb      	ldr	r3, [r7, #8]
 801cd1a:	f893 3022 	ldrb.w	r3, [r3, #34]	@ 0x22
 801cd1e:	2b02      	cmp	r3, #2
 801cd20:	d12d      	bne.n	801cd7e <RadioSetRxGenericConfig+0x196>
            if( ( config->fsk.CrcLength != RADIO_FSK_CRC_2_BYTES_IBM ) && ( config->fsk.CrcLength != RADIO_FSK_CRC_2_BYTES_CCIT )
 801cd22:	68bb      	ldr	r3, [r7, #8]
 801cd24:	f893 3023 	ldrb.w	r3, [r3, #35]	@ 0x23
 801cd28:	2bf1      	cmp	r3, #241	@ 0xf1
 801cd2a:	d00c      	beq.n	801cd46 <RadioSetRxGenericConfig+0x15e>
 801cd2c:	68bb      	ldr	r3, [r7, #8]
 801cd2e:	f893 3023 	ldrb.w	r3, [r3, #35]	@ 0x23
 801cd32:	2bf2      	cmp	r3, #242	@ 0xf2
 801cd34:	d007      	beq.n	801cd46 <RadioSetRxGenericConfig+0x15e>
                && ( config->fsk.CrcLength != RADIO_FSK_CRC_OFF ) )
 801cd36:	68bb      	ldr	r3, [r7, #8]
 801cd38:	f893 3023 	ldrb.w	r3, [r3, #35]	@ 0x23
 801cd3c:	2b01      	cmp	r3, #1
 801cd3e:	d002      	beq.n	801cd46 <RadioSetRxGenericConfig+0x15e>
                return -1;
 801cd40:	f04f 33ff 	mov.w	r3, #4294967295
 801cd44:	e10c      	b.n	801cf60 <RadioSetRxGenericConfig+0x378>
            ConfigGeneric.rtx = CONFIG_RX;
 801cd46:	2300      	movs	r3, #0
 801cd48:	773b      	strb	r3, [r7, #28]
            ConfigGeneric.RxConfig = config;
 801cd4a:	68bb      	ldr	r3, [r7, #8]
 801cd4c:	61bb      	str	r3, [r7, #24]
            if( 0UL != RFW_Init( &ConfigGeneric, RadioEvents, &RxTimeoutTimer ) )
 801cd4e:	4b59      	ldr	r3, [pc, #356]	@ (801ceb4 <RadioSetRxGenericConfig+0x2cc>)
 801cd50:	6819      	ldr	r1, [r3, #0]
 801cd52:	f107 0314 	add.w	r3, r7, #20
 801cd56:	4a58      	ldr	r2, [pc, #352]	@ (801ceb8 <RadioSetRxGenericConfig+0x2d0>)
 801cd58:	4618      	mov	r0, r3
 801cd5a:	f001 fd67 	bl	801e82c <RFW_Init>
 801cd5e:	4603      	mov	r3, r0
 801cd60:	2b00      	cmp	r3, #0
 801cd62:	d002      	beq.n	801cd6a <RadioSetRxGenericConfig+0x182>
                return -1;
 801cd64:	f04f 33ff 	mov.w	r3, #4294967295
 801cd68:	e0fa      	b.n	801cf60 <RadioSetRxGenericConfig+0x378>
            SubgRf.PacketParams.Params.Gfsk.DcFree = ( RadioDcFree_t ) RADIO_FSK_DC_FREE_OFF;
 801cd6a:	4b51      	ldr	r3, [pc, #324]	@ (801ceb0 <RadioSetRxGenericConfig+0x2c8>)
 801cd6c:	2200      	movs	r2, #0
 801cd6e:	761a      	strb	r2, [r3, #24]
            SubgRf.PacketParams.Params.Gfsk.CrcLength = ( RadioCrcTypes_t ) RADIO_CRC_OFF;
 801cd70:	4b4f      	ldr	r3, [pc, #316]	@ (801ceb0 <RadioSetRxGenericConfig+0x2c8>)
 801cd72:	2201      	movs	r2, #1
 801cd74:	75da      	strb	r2, [r3, #23]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = ( RadioPacketLengthModes_t ) RADIO_PACKET_FIXED_LENGTH;
 801cd76:	4b4e      	ldr	r3, [pc, #312]	@ (801ceb0 <RadioSetRxGenericConfig+0x2c8>)
 801cd78:	2200      	movs	r2, #0
 801cd7a:	755a      	strb	r2, [r3, #21]
        {
 801cd7c:	e00e      	b.n	801cd9c <RadioSetRxGenericConfig+0x1b4>
            SubgRf.PacketParams.Params.Gfsk.CrcLength = ( RadioCrcTypes_t ) config->fsk.CrcLength;
 801cd7e:	68bb      	ldr	r3, [r7, #8]
 801cd80:	f893 2023 	ldrb.w	r2, [r3, #35]	@ 0x23
 801cd84:	4b4a      	ldr	r3, [pc, #296]	@ (801ceb0 <RadioSetRxGenericConfig+0x2c8>)
 801cd86:	75da      	strb	r2, [r3, #23]
            SubgRf.PacketParams.Params.Gfsk.DcFree = ( RadioDcFree_t ) config->fsk.Whitening;
 801cd88:	68bb      	ldr	r3, [r7, #8]
 801cd8a:	f893 2024 	ldrb.w	r2, [r3, #36]	@ 0x24
 801cd8e:	4b48      	ldr	r3, [pc, #288]	@ (801ceb0 <RadioSetRxGenericConfig+0x2c8>)
 801cd90:	761a      	strb	r2, [r3, #24]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = ( RadioPacketLengthModes_t ) config->fsk.LengthMode;
 801cd92:	68bb      	ldr	r3, [r7, #8]
 801cd94:	f893 2022 	ldrb.w	r2, [r3, #34]	@ 0x22
 801cd98:	4b45      	ldr	r3, [pc, #276]	@ (801ceb0 <RadioSetRxGenericConfig+0x2c8>)
 801cd9a:	755a      	strb	r2, [r3, #21]
        RadioStandby( );
 801cd9c:	f7ff fa3b 	bl	801c216 <RadioStandby>
        RadioSetModem( MODEM_FSK );
 801cda0:	2000      	movs	r0, #0
 801cda2:	f7fe fbcf 	bl	801b544 <RadioSetModem>
        SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 801cda6:	4845      	ldr	r0, [pc, #276]	@ (801cebc <RadioSetRxGenericConfig+0x2d4>)
 801cda8:	f001 f838 	bl	801de1c <SUBGRF_SetModulationParams>
        SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 801cdac:	4844      	ldr	r0, [pc, #272]	@ (801cec0 <RadioSetRxGenericConfig+0x2d8>)
 801cdae:	f001 f903 	bl	801dfb8 <SUBGRF_SetPacketParams>
        SUBGRF_SetSyncWord( syncword );
 801cdb2:	f107 0320 	add.w	r3, r7, #32
 801cdb6:	4618      	mov	r0, r3
 801cdb8:	f000 fbc3 	bl	801d542 <SUBGRF_SetSyncWord>
        SUBGRF_SetWhiteningSeed( config->fsk.whiteSeed );
 801cdbc:	68bb      	ldr	r3, [r7, #8]
 801cdbe:	8b9b      	ldrh	r3, [r3, #28]
 801cdc0:	4618      	mov	r0, r3
 801cdc2:	f000 fc0d 	bl	801d5e0 <SUBGRF_SetWhiteningSeed>
        SUBGRF_SetCrcPolynomial( config->fsk.CrcPolynomial );
 801cdc6:	68bb      	ldr	r3, [r7, #8]
 801cdc8:	8b1b      	ldrh	r3, [r3, #24]
 801cdca:	4618      	mov	r0, r3
 801cdcc:	f000 fbe8 	bl	801d5a0 <SUBGRF_SetCrcPolynomial>
        SubgRf.RxTimeout = ( uint32_t )( ( symbTimeout * 1000 * 8 ) / config->fsk.BitRate );
 801cdd0:	683b      	ldr	r3, [r7, #0]
 801cdd2:	f44f 52fa 	mov.w	r2, #8000	@ 0x1f40
 801cdd6:	fb03 f202 	mul.w	r2, r3, r2
 801cdda:	68bb      	ldr	r3, [r7, #8]
 801cddc:	689b      	ldr	r3, [r3, #8]
 801cdde:	fbb2 f3f3 	udiv	r3, r2, r3
 801cde2:	4a33      	ldr	r2, [pc, #204]	@ (801ceb0 <RadioSetRxGenericConfig+0x2c8>)
 801cde4:	6093      	str	r3, [r2, #8]
        break;
 801cde6:	e0ba      	b.n	801cf5e <RadioSetRxGenericConfig+0x376>
        if( config->lora.PreambleLen == 0 )
 801cde8:	68bb      	ldr	r3, [r7, #8]
 801cdea:	8e1b      	ldrh	r3, [r3, #48]	@ 0x30
 801cdec:	2b00      	cmp	r3, #0
 801cdee:	d102      	bne.n	801cdf6 <RadioSetRxGenericConfig+0x20e>
            return -1;
 801cdf0:	f04f 33ff 	mov.w	r3, #4294967295
 801cdf4:	e0b4      	b.n	801cf60 <RadioSetRxGenericConfig+0x378>
        if( config->lora.LengthMode == RADIO_LORA_PACKET_FIXED_LENGTH )
 801cdf6:	68bb      	ldr	r3, [r7, #8]
 801cdf8:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 801cdfc:	2b01      	cmp	r3, #1
 801cdfe:	d105      	bne.n	801ce0c <RadioSetRxGenericConfig+0x224>
            MaxPayloadLength = config->lora.MaxPayloadLength;
 801ce00:	68bb      	ldr	r3, [r7, #8]
 801ce02:	f893 3033 	ldrb.w	r3, [r3, #51]	@ 0x33
 801ce06:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 801ce0a:	e002      	b.n	801ce12 <RadioSetRxGenericConfig+0x22a>
            MaxPayloadLength = 0xFF;
 801ce0c:	23ff      	movs	r3, #255	@ 0xff
 801ce0e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
        SUBGRF_SetStopRxTimerOnPreambleDetect( ( config->lora.StopTimerOnPreambleDetect == 0 ) ? false : true );
 801ce12:	68bb      	ldr	r3, [r7, #8]
 801ce14:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801ce16:	2b00      	cmp	r3, #0
 801ce18:	bf14      	ite	ne
 801ce1a:	2301      	movne	r3, #1
 801ce1c:	2300      	moveq	r3, #0
 801ce1e:	b2db      	uxtb	r3, r3
 801ce20:	4618      	mov	r0, r3
 801ce22:	f000 fd57 	bl	801d8d4 <SUBGRF_SetStopRxTimerOnPreambleDetect>
        SUBGRF_SetLoRaSymbNumTimeout( symbTimeout );
 801ce26:	683b      	ldr	r3, [r7, #0]
 801ce28:	b2db      	uxtb	r3, r3
 801ce2a:	4618      	mov	r0, r3
 801ce2c:	f000 fd61 	bl	801d8f2 <SUBGRF_SetLoRaSymbNumTimeout>
        SubgRf.ModulationParams.PacketType = PACKET_TYPE_LORA;
 801ce30:	4b1f      	ldr	r3, [pc, #124]	@ (801ceb0 <RadioSetRxGenericConfig+0x2c8>)
 801ce32:	2201      	movs	r2, #1
 801ce34:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
        SubgRf.ModulationParams.Params.LoRa.SpreadingFactor = ( RadioLoRaSpreadingFactors_t ) config->lora.SpreadingFactor;
 801ce38:	68bb      	ldr	r3, [r7, #8]
 801ce3a:	f893 202c 	ldrb.w	r2, [r3, #44]	@ 0x2c
 801ce3e:	4b1c      	ldr	r3, [pc, #112]	@ (801ceb0 <RadioSetRxGenericConfig+0x2c8>)
 801ce40:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        SubgRf.ModulationParams.Params.LoRa.Bandwidth = ( RadioLoRaBandwidths_t ) config->lora.Bandwidth;
 801ce44:	68bb      	ldr	r3, [r7, #8]
 801ce46:	f893 202d 	ldrb.w	r2, [r3, #45]	@ 0x2d
 801ce4a:	4b19      	ldr	r3, [pc, #100]	@ (801ceb0 <RadioSetRxGenericConfig+0x2c8>)
 801ce4c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        SubgRf.ModulationParams.Params.LoRa.CodingRate = ( RadioLoRaCodingRates_t ) config->lora.Coderate;
 801ce50:	68bb      	ldr	r3, [r7, #8]
 801ce52:	f893 202e 	ldrb.w	r2, [r3, #46]	@ 0x2e
 801ce56:	4b16      	ldr	r3, [pc, #88]	@ (801ceb0 <RadioSetRxGenericConfig+0x2c8>)
 801ce58:	f883 2052 	strb.w	r2, [r3, #82]	@ 0x52
        switch( config->lora.LowDatarateOptimize )
 801ce5c:	68bb      	ldr	r3, [r7, #8]
 801ce5e:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 801ce62:	2b02      	cmp	r3, #2
 801ce64:	d010      	beq.n	801ce88 <RadioSetRxGenericConfig+0x2a0>
 801ce66:	2b02      	cmp	r3, #2
 801ce68:	dc2c      	bgt.n	801cec4 <RadioSetRxGenericConfig+0x2dc>
 801ce6a:	2b00      	cmp	r3, #0
 801ce6c:	d002      	beq.n	801ce74 <RadioSetRxGenericConfig+0x28c>
 801ce6e:	2b01      	cmp	r3, #1
 801ce70:	d005      	beq.n	801ce7e <RadioSetRxGenericConfig+0x296>
            break;
 801ce72:	e027      	b.n	801cec4 <RadioSetRxGenericConfig+0x2dc>
            SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0;
 801ce74:	4b0e      	ldr	r3, [pc, #56]	@ (801ceb0 <RadioSetRxGenericConfig+0x2c8>)
 801ce76:	2200      	movs	r2, #0
 801ce78:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
            break;
 801ce7c:	e023      	b.n	801cec6 <RadioSetRxGenericConfig+0x2de>
            SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 1;
 801ce7e:	4b0c      	ldr	r3, [pc, #48]	@ (801ceb0 <RadioSetRxGenericConfig+0x2c8>)
 801ce80:	2201      	movs	r2, #1
 801ce82:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
            break;
 801ce86:	e01e      	b.n	801cec6 <RadioSetRxGenericConfig+0x2de>
            if( ( config->lora.SpreadingFactor == RADIO_LORA_SF11 ) || ( config->lora.SpreadingFactor == RADIO_LORA_SF12 ) )
 801ce88:	68bb      	ldr	r3, [r7, #8]
 801ce8a:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 801ce8e:	2b0b      	cmp	r3, #11
 801ce90:	d004      	beq.n	801ce9c <RadioSetRxGenericConfig+0x2b4>
 801ce92:	68bb      	ldr	r3, [r7, #8]
 801ce94:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 801ce98:	2b0c      	cmp	r3, #12
 801ce9a:	d104      	bne.n	801cea6 <RadioSetRxGenericConfig+0x2be>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 1;
 801ce9c:	4b04      	ldr	r3, [pc, #16]	@ (801ceb0 <RadioSetRxGenericConfig+0x2c8>)
 801ce9e:	2201      	movs	r2, #1
 801cea0:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
            break;
 801cea4:	e00f      	b.n	801cec6 <RadioSetRxGenericConfig+0x2de>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0;
 801cea6:	4b02      	ldr	r3, [pc, #8]	@ (801ceb0 <RadioSetRxGenericConfig+0x2c8>)
 801cea8:	2200      	movs	r2, #0
 801ceaa:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
            break;
 801ceae:	e00a      	b.n	801cec6 <RadioSetRxGenericConfig+0x2de>
 801ceb0:	200020b4 	.word	0x200020b4
 801ceb4:	200020b0 	.word	0x200020b0
 801ceb8:	20002128 	.word	0x20002128
 801cebc:	200020ec 	.word	0x200020ec
 801cec0:	200020c2 	.word	0x200020c2
            break;
 801cec4:	bf00      	nop
        SubgRf.PacketParams.PacketType = PACKET_TYPE_LORA;
 801cec6:	4b28      	ldr	r3, [pc, #160]	@ (801cf68 <RadioSetRxGenericConfig+0x380>)
 801cec8:	2201      	movs	r2, #1
 801ceca:	739a      	strb	r2, [r3, #14]
        SubgRf.PacketParams.Params.LoRa.PreambleLength = config->lora.PreambleLen;
 801cecc:	68bb      	ldr	r3, [r7, #8]
 801cece:	8e1a      	ldrh	r2, [r3, #48]	@ 0x30
 801ced0:	4b25      	ldr	r3, [pc, #148]	@ (801cf68 <RadioSetRxGenericConfig+0x380>)
 801ced2:	839a      	strh	r2, [r3, #28]
        SubgRf.PacketParams.Params.LoRa.HeaderType = ( RadioLoRaPacketLengthsMode_t ) config->lora.LengthMode;
 801ced4:	68bb      	ldr	r3, [r7, #8]
 801ced6:	f893 2032 	ldrb.w	r2, [r3, #50]	@ 0x32
 801ceda:	4b23      	ldr	r3, [pc, #140]	@ (801cf68 <RadioSetRxGenericConfig+0x380>)
 801cedc:	779a      	strb	r2, [r3, #30]
        SubgRf.PacketParams.Params.LoRa.PayloadLength = MaxPayloadLength;
 801cede:	4a22      	ldr	r2, [pc, #136]	@ (801cf68 <RadioSetRxGenericConfig+0x380>)
 801cee0:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 801cee4:	77d3      	strb	r3, [r2, #31]
        SubgRf.PacketParams.Params.LoRa.CrcMode = ( RadioLoRaCrcModes_t ) config->lora.CrcMode;
 801cee6:	68bb      	ldr	r3, [r7, #8]
 801cee8:	f893 2034 	ldrb.w	r2, [r3, #52]	@ 0x34
 801ceec:	4b1e      	ldr	r3, [pc, #120]	@ (801cf68 <RadioSetRxGenericConfig+0x380>)
 801ceee:	f883 2020 	strb.w	r2, [r3, #32]
        SubgRf.PacketParams.Params.LoRa.InvertIQ = ( RadioLoRaIQModes_t ) config->lora.IqInverted;
 801cef2:	68bb      	ldr	r3, [r7, #8]
 801cef4:	f893 2035 	ldrb.w	r2, [r3, #53]	@ 0x35
 801cef8:	4b1b      	ldr	r3, [pc, #108]	@ (801cf68 <RadioSetRxGenericConfig+0x380>)
 801cefa:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
        RadioStandby( );
 801cefe:	f7ff f98a 	bl	801c216 <RadioStandby>
        RadioSetModem( MODEM_LORA );
 801cf02:	2001      	movs	r0, #1
 801cf04:	f7fe fb1e 	bl	801b544 <RadioSetModem>
        SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 801cf08:	4818      	ldr	r0, [pc, #96]	@ (801cf6c <RadioSetRxGenericConfig+0x384>)
 801cf0a:	f000 ff87 	bl	801de1c <SUBGRF_SetModulationParams>
        SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 801cf0e:	4818      	ldr	r0, [pc, #96]	@ (801cf70 <RadioSetRxGenericConfig+0x388>)
 801cf10:	f001 f852 	bl	801dfb8 <SUBGRF_SetPacketParams>
        if( SubgRf.PacketParams.Params.LoRa.InvertIQ == LORA_IQ_INVERTED )
 801cf14:	4b14      	ldr	r3, [pc, #80]	@ (801cf68 <RadioSetRxGenericConfig+0x380>)
 801cf16:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 801cf1a:	2b01      	cmp	r3, #1
 801cf1c:	d10d      	bne.n	801cf3a <RadioSetRxGenericConfig+0x352>
            SUBGRF_WriteRegister( SUBGHZ_LIQPOLR, SUBGRF_ReadRegister( SUBGHZ_LIQPOLR ) & ~( 1 << 2 ) );
 801cf1e:	f240 7036 	movw	r0, #1846	@ 0x736
 801cf22:	f001 f9b1 	bl	801e288 <SUBGRF_ReadRegister>
 801cf26:	4603      	mov	r3, r0
 801cf28:	f023 0304 	bic.w	r3, r3, #4
 801cf2c:	b2db      	uxtb	r3, r3
 801cf2e:	4619      	mov	r1, r3
 801cf30:	f240 7036 	movw	r0, #1846	@ 0x736
 801cf34:	f001 f986 	bl	801e244 <SUBGRF_WriteRegister>
 801cf38:	e00c      	b.n	801cf54 <RadioSetRxGenericConfig+0x36c>
            SUBGRF_WriteRegister( SUBGHZ_LIQPOLR, SUBGRF_ReadRegister( SUBGHZ_LIQPOLR ) | ( 1 << 2 ) );
 801cf3a:	f240 7036 	movw	r0, #1846	@ 0x736
 801cf3e:	f001 f9a3 	bl	801e288 <SUBGRF_ReadRegister>
 801cf42:	4603      	mov	r3, r0
 801cf44:	f043 0304 	orr.w	r3, r3, #4
 801cf48:	b2db      	uxtb	r3, r3
 801cf4a:	4619      	mov	r1, r3
 801cf4c:	f240 7036 	movw	r0, #1846	@ 0x736
 801cf50:	f001 f978 	bl	801e244 <SUBGRF_WriteRegister>
        SubgRf.RxTimeout = 0xFFFF;
 801cf54:	4b04      	ldr	r3, [pc, #16]	@ (801cf68 <RadioSetRxGenericConfig+0x380>)
 801cf56:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 801cf5a:	609a      	str	r2, [r3, #8]
        break;
 801cf5c:	bf00      	nop
    }
    return status;
 801cf5e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
#else /* RADIO_GENERIC_CONFIG_ENABLE == 1*/
    return -1;
#endif /* RADIO_GENERIC_CONFIG_ENABLE == 0*/
}
 801cf60:	4618      	mov	r0, r3
 801cf62:	3730      	adds	r7, #48	@ 0x30
 801cf64:	46bd      	mov	sp, r7
 801cf66:	bd80      	pop	{r7, pc}
 801cf68:	200020b4 	.word	0x200020b4
 801cf6c:	200020ec 	.word	0x200020ec
 801cf70:	200020c2 	.word	0x200020c2

0801cf74 <RadioSetTxGenericConfig>:

static int32_t RadioSetTxGenericConfig( GenericModems_t modem, TxConfigGeneric_t *config, int8_t power,
                                        uint32_t timeout )
{
 801cf74:	b580      	push	{r7, lr}
 801cf76:	b08e      	sub	sp, #56	@ 0x38
 801cf78:	af00      	add	r7, sp, #0
 801cf7a:	60b9      	str	r1, [r7, #8]
 801cf7c:	607b      	str	r3, [r7, #4]
 801cf7e:	4603      	mov	r3, r0
 801cf80:	73fb      	strb	r3, [r7, #15]
 801cf82:	4613      	mov	r3, r2
 801cf84:	73bb      	strb	r3, [r7, #14]
#if( RADIO_LR_FHSS_IS_ON == 1 )
    /*disable LrFhss*/
    SubgRf.lr_fhss.is_lr_fhss_on = false;
#endif /* RADIO_LR_FHSS_IS_ON == 1 */
#if (RADIO_GENERIC_CONFIG_ENABLE == 1)
    uint8_t syncword[8] = {0};
 801cf86:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 801cf8a:	2200      	movs	r2, #0
 801cf8c:	601a      	str	r2, [r3, #0]
 801cf8e:	605a      	str	r2, [r3, #4]
    RadioModems_t radio_modem;
    RFW_DeInit( ); /* switch Off FwPacketDecoding by default */
 801cf90:	f001 fc59 	bl	801e846 <RFW_DeInit>
    switch( modem )
 801cf94:	7bfb      	ldrb	r3, [r7, #15]
 801cf96:	2b03      	cmp	r3, #3
 801cf98:	f200 8205 	bhi.w	801d3a6 <RadioSetTxGenericConfig+0x432>
 801cf9c:	a201      	add	r2, pc, #4	@ (adr r2, 801cfa4 <RadioSetTxGenericConfig+0x30>)
 801cf9e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801cfa2:	bf00      	nop
 801cfa4:	0801d129 	.word	0x0801d129
 801cfa8:	0801d271 	.word	0x0801d271
 801cfac:	0801d369 	.word	0x0801d369
 801cfb0:	0801cfb5 	.word	0x0801cfb5
    {
    case GENERIC_MSK:
        if( config->msk.SyncWordLength > 8 )
 801cfb4:	68bb      	ldr	r3, [r7, #8]
 801cfb6:	7c9b      	ldrb	r3, [r3, #18]
 801cfb8:	2b08      	cmp	r3, #8
 801cfba:	d902      	bls.n	801cfc2 <RadioSetTxGenericConfig+0x4e>
        {
            return -1;
 801cfbc:	f04f 33ff 	mov.w	r3, #4294967295
 801cfc0:	e206      	b.n	801d3d0 <RadioSetTxGenericConfig+0x45c>
        }
        else
        {
            RADIO_MEMCPY8( syncword, config->msk.SyncWord, config->msk.SyncWordLength );
 801cfc2:	68bb      	ldr	r3, [r7, #8]
 801cfc4:	6899      	ldr	r1, [r3, #8]
 801cfc6:	68bb      	ldr	r3, [r7, #8]
 801cfc8:	7c9b      	ldrb	r3, [r3, #18]
 801cfca:	461a      	mov	r2, r3
 801cfcc:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 801cfd0:	4618      	mov	r0, r3
 801cfd2:	f001 fd2b 	bl	801ea2c <UTIL_MEM_cpy_8>
        }
        if( ( config->msk.BitRate == 0 ) )
 801cfd6:	68bb      	ldr	r3, [r7, #8]
 801cfd8:	681b      	ldr	r3, [r3, #0]
 801cfda:	2b00      	cmp	r3, #0
 801cfdc:	d102      	bne.n	801cfe4 <RadioSetTxGenericConfig+0x70>
        {
            return -1;
 801cfde:	f04f 33ff 	mov.w	r3, #4294967295
 801cfe2:	e1f5      	b.n	801d3d0 <RadioSetTxGenericConfig+0x45c>
        }
        else if( config->msk.BitRate <= 10000 )
 801cfe4:	68bb      	ldr	r3, [r7, #8]
 801cfe6:	681b      	ldr	r3, [r3, #0]
 801cfe8:	f242 7210 	movw	r2, #10000	@ 0x2710
 801cfec:	4293      	cmp	r3, r2
 801cfee:	d813      	bhi.n	801d018 <RadioSetTxGenericConfig+0xa4>
        {
            /*max msk modulator datarate is 10kbps*/
            radio_modem = MODEM_MSK;
 801cff0:	2302      	movs	r3, #2
 801cff2:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
            SubgRf.PacketParams.PacketType = PACKET_TYPE_GMSK;
 801cff6:	4b99      	ldr	r3, [pc, #612]	@ (801d25c <RadioSetTxGenericConfig+0x2e8>)
 801cff8:	2203      	movs	r2, #3
 801cffa:	739a      	strb	r2, [r3, #14]
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_GMSK;
 801cffc:	4b97      	ldr	r3, [pc, #604]	@ (801d25c <RadioSetTxGenericConfig+0x2e8>)
 801cffe:	2203      	movs	r2, #3
 801d000:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
            SubgRf.ModulationParams.Params.Gfsk.BitRate = config->msk.BitRate;
 801d004:	68bb      	ldr	r3, [r7, #8]
 801d006:	681b      	ldr	r3, [r3, #0]
 801d008:	4a94      	ldr	r2, [pc, #592]	@ (801d25c <RadioSetTxGenericConfig+0x2e8>)
 801d00a:	63d3      	str	r3, [r2, #60]	@ 0x3c
            SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = ( RadioModShapings_t ) config->msk.ModulationShaping;
 801d00c:	68bb      	ldr	r3, [r7, #8]
 801d00e:	7cda      	ldrb	r2, [r3, #19]
 801d010:	4b92      	ldr	r3, [pc, #584]	@ (801d25c <RadioSetTxGenericConfig+0x2e8>)
 801d012:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 801d016:	e017      	b.n	801d048 <RadioSetTxGenericConfig+0xd4>
        }
        else
        {
            radio_modem = MODEM_FSK;
 801d018:	2300      	movs	r3, #0
 801d01a:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
            SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 801d01e:	4b8f      	ldr	r3, [pc, #572]	@ (801d25c <RadioSetTxGenericConfig+0x2e8>)
 801d020:	2200      	movs	r2, #0
 801d022:	739a      	strb	r2, [r3, #14]
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 801d024:	4b8d      	ldr	r3, [pc, #564]	@ (801d25c <RadioSetTxGenericConfig+0x2e8>)
 801d026:	2200      	movs	r2, #0
 801d028:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
            SubgRf.ModulationParams.Params.Gfsk.BitRate = config->msk.BitRate;
 801d02c:	68bb      	ldr	r3, [r7, #8]
 801d02e:	681b      	ldr	r3, [r3, #0]
 801d030:	4a8a      	ldr	r2, [pc, #552]	@ (801d25c <RadioSetTxGenericConfig+0x2e8>)
 801d032:	63d3      	str	r3, [r2, #60]	@ 0x3c
            SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = ( RadioModShapings_t ) config->msk.ModulationShaping;
 801d034:	68bb      	ldr	r3, [r7, #8]
 801d036:	7cda      	ldrb	r2, [r3, #19]
 801d038:	4b88      	ldr	r3, [pc, #544]	@ (801d25c <RadioSetTxGenericConfig+0x2e8>)
 801d03a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
            /*do msk with gfsk modulator*/
            SubgRf.ModulationParams.Params.Gfsk.Fdev = config->msk.BitRate / 4;
 801d03e:	68bb      	ldr	r3, [r7, #8]
 801d040:	681b      	ldr	r3, [r3, #0]
 801d042:	089b      	lsrs	r3, r3, #2
 801d044:	4a85      	ldr	r2, [pc, #532]	@ (801d25c <RadioSetTxGenericConfig+0x2e8>)
 801d046:	6413      	str	r3, [r2, #64]	@ 0x40
        }

        SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( config->msk.PreambleLen ) << 3; // convert byte into bit
 801d048:	68bb      	ldr	r3, [r7, #8]
 801d04a:	685b      	ldr	r3, [r3, #4]
 801d04c:	b29b      	uxth	r3, r3
 801d04e:	00db      	lsls	r3, r3, #3
 801d050:	b29a      	uxth	r2, r3
 801d052:	4b82      	ldr	r3, [pc, #520]	@ (801d25c <RadioSetTxGenericConfig+0x2e8>)
 801d054:	821a      	strh	r2, [r3, #16]
        SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = RADIO_PREAMBLE_DETECTOR_08_BITS; // don't care in tx
 801d056:	4b81      	ldr	r3, [pc, #516]	@ (801d25c <RadioSetTxGenericConfig+0x2e8>)
 801d058:	2204      	movs	r2, #4
 801d05a:	749a      	strb	r2, [r3, #18]
        SubgRf.PacketParams.Params.Gfsk.SyncWordLength = ( config->msk.SyncWordLength ) << 3; // convert byte into bit
 801d05c:	68bb      	ldr	r3, [r7, #8]
 801d05e:	7c9b      	ldrb	r3, [r3, #18]
 801d060:	00db      	lsls	r3, r3, #3
 801d062:	b2da      	uxtb	r2, r3
 801d064:	4b7d      	ldr	r3, [pc, #500]	@ (801d25c <RadioSetTxGenericConfig+0x2e8>)
 801d066:	74da      	strb	r2, [r3, #19]
        SubgRf.PacketParams.Params.Gfsk.AddrComp = RADIO_ADDRESSCOMP_FILT_OFF; // don't care in tx
 801d068:	4b7c      	ldr	r3, [pc, #496]	@ (801d25c <RadioSetTxGenericConfig+0x2e8>)
 801d06a:	2200      	movs	r2, #0
 801d06c:	751a      	strb	r2, [r3, #20]

        if( ( config->msk.Whitening == RADIO_FSK_DC_IBM_WHITENING )
 801d06e:	68bb      	ldr	r3, [r7, #8]
 801d070:	7d9b      	ldrb	r3, [r3, #22]
 801d072:	2b02      	cmp	r3, #2
 801d074:	d003      	beq.n	801d07e <RadioSetTxGenericConfig+0x10a>
            || ( config->msk.HeaderType == RADIO_FSK_PACKET_2BYTES_LENGTH ) )
 801d076:	68bb      	ldr	r3, [r7, #8]
 801d078:	7d1b      	ldrb	r3, [r3, #20]
 801d07a:	2b02      	cmp	r3, #2
 801d07c:	d12b      	bne.n	801d0d6 <RadioSetTxGenericConfig+0x162>
        {
            /* Supports only RADIO_FSK_CRC_2_BYTES_IBM or RADIO_FSK_CRC_2_BYTES_CCIT */
            if( ( config->msk.CrcLength != RADIO_FSK_CRC_2_BYTES_IBM ) && ( config->msk.CrcLength != RADIO_FSK_CRC_2_BYTES_CCIT )
 801d07e:	68bb      	ldr	r3, [r7, #8]
 801d080:	7d5b      	ldrb	r3, [r3, #21]
 801d082:	2bf1      	cmp	r3, #241	@ 0xf1
 801d084:	d00a      	beq.n	801d09c <RadioSetTxGenericConfig+0x128>
 801d086:	68bb      	ldr	r3, [r7, #8]
 801d088:	7d5b      	ldrb	r3, [r3, #21]
 801d08a:	2bf2      	cmp	r3, #242	@ 0xf2
 801d08c:	d006      	beq.n	801d09c <RadioSetTxGenericConfig+0x128>
                && ( config->msk.CrcLength != RADIO_FSK_CRC_OFF ) )
 801d08e:	68bb      	ldr	r3, [r7, #8]
 801d090:	7d5b      	ldrb	r3, [r3, #21]
 801d092:	2b01      	cmp	r3, #1
 801d094:	d002      	beq.n	801d09c <RadioSetTxGenericConfig+0x128>
            {
                return -1;
 801d096:	f04f 33ff 	mov.w	r3, #4294967295
 801d09a:	e199      	b.n	801d3d0 <RadioSetTxGenericConfig+0x45c>
            }
            ConfigGeneric_t ConfigGeneric;
            /*msk and fsk are union, no need for copy as fsk/msk struct are on same address*/
            ConfigGeneric.TxConfig = config;
 801d09c:	68bb      	ldr	r3, [r7, #8]
 801d09e:	623b      	str	r3, [r7, #32]
            ConfigGeneric.rtx = CONFIG_TX;
 801d0a0:	2301      	movs	r3, #1
 801d0a2:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
            if( 0UL != RFW_Init( &ConfigGeneric, RadioEvents, &TxTimeoutTimer ) )
 801d0a6:	4b6e      	ldr	r3, [pc, #440]	@ (801d260 <RadioSetTxGenericConfig+0x2ec>)
 801d0a8:	6819      	ldr	r1, [r3, #0]
 801d0aa:	f107 0320 	add.w	r3, r7, #32
 801d0ae:	4a6d      	ldr	r2, [pc, #436]	@ (801d264 <RadioSetTxGenericConfig+0x2f0>)
 801d0b0:	4618      	mov	r0, r3
 801d0b2:	f001 fbbb 	bl	801e82c <RFW_Init>
 801d0b6:	4603      	mov	r3, r0
 801d0b8:	2b00      	cmp	r3, #0
 801d0ba:	d002      	beq.n	801d0c2 <RadioSetTxGenericConfig+0x14e>
            {
                return -1;
 801d0bc:	f04f 33ff 	mov.w	r3, #4294967295
 801d0c0:	e186      	b.n	801d3d0 <RadioSetTxGenericConfig+0x45c>
            }
            /* whitening off, will be processed by FW, switch off built-in radio whitening */
            SubgRf.PacketParams.Params.Gfsk.DcFree = ( RadioDcFree_t ) RADIO_FSK_DC_FREE_OFF;
 801d0c2:	4b66      	ldr	r3, [pc, #408]	@ (801d25c <RadioSetTxGenericConfig+0x2e8>)
 801d0c4:	2200      	movs	r2, #0
 801d0c6:	761a      	strb	r2, [r3, #24]
            /* Crc processed by FW, switch off built-in radio Crc */
            SubgRf.PacketParams.Params.Gfsk.CrcLength = ( RadioCrcTypes_t ) RADIO_CRC_OFF;
 801d0c8:	4b64      	ldr	r3, [pc, #400]	@ (801d25c <RadioSetTxGenericConfig+0x2e8>)
 801d0ca:	2201      	movs	r2, #1
 801d0cc:	75da      	strb	r2, [r3, #23]
            /* length contained in Tx, but will be processed by FW after de-whitening */
            SubgRf.PacketParams.Params.Gfsk.HeaderType = ( RadioPacketLengthModes_t ) RADIO_PACKET_FIXED_LENGTH;
 801d0ce:	4b63      	ldr	r3, [pc, #396]	@ (801d25c <RadioSetTxGenericConfig+0x2e8>)
 801d0d0:	2200      	movs	r2, #0
 801d0d2:	755a      	strb	r2, [r3, #21]
        {
 801d0d4:	e00b      	b.n	801d0ee <RadioSetTxGenericConfig+0x17a>
        }
        else
        {
            SubgRf.PacketParams.Params.Gfsk.CrcLength = ( RadioCrcTypes_t ) config->msk.CrcLength;
 801d0d6:	68bb      	ldr	r3, [r7, #8]
 801d0d8:	7d5a      	ldrb	r2, [r3, #21]
 801d0da:	4b60      	ldr	r3, [pc, #384]	@ (801d25c <RadioSetTxGenericConfig+0x2e8>)
 801d0dc:	75da      	strb	r2, [r3, #23]
            SubgRf.PacketParams.Params.Gfsk.DcFree = ( RadioDcFree_t ) config->msk.Whitening;
 801d0de:	68bb      	ldr	r3, [r7, #8]
 801d0e0:	7d9a      	ldrb	r2, [r3, #22]
 801d0e2:	4b5e      	ldr	r3, [pc, #376]	@ (801d25c <RadioSetTxGenericConfig+0x2e8>)
 801d0e4:	761a      	strb	r2, [r3, #24]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = ( RadioPacketLengthModes_t ) config->msk.HeaderType;
 801d0e6:	68bb      	ldr	r3, [r7, #8]
 801d0e8:	7d1a      	ldrb	r2, [r3, #20]
 801d0ea:	4b5c      	ldr	r3, [pc, #368]	@ (801d25c <RadioSetTxGenericConfig+0x2e8>)
 801d0ec:	755a      	strb	r2, [r3, #21]
        }

        RadioStandby( );
 801d0ee:	f7ff f892 	bl	801c216 <RadioStandby>
        RadioSetModem( radio_modem );
 801d0f2:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 801d0f6:	4618      	mov	r0, r3
 801d0f8:	f7fe fa24 	bl	801b544 <RadioSetModem>

        SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 801d0fc:	485a      	ldr	r0, [pc, #360]	@ (801d268 <RadioSetTxGenericConfig+0x2f4>)
 801d0fe:	f000 fe8d 	bl	801de1c <SUBGRF_SetModulationParams>
        SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 801d102:	485a      	ldr	r0, [pc, #360]	@ (801d26c <RadioSetTxGenericConfig+0x2f8>)
 801d104:	f000 ff58 	bl	801dfb8 <SUBGRF_SetPacketParams>
        SUBGRF_SetSyncWord( syncword );
 801d108:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 801d10c:	4618      	mov	r0, r3
 801d10e:	f000 fa18 	bl	801d542 <SUBGRF_SetSyncWord>
        SUBGRF_SetWhiteningSeed( config->msk.whiteSeed );
 801d112:	68bb      	ldr	r3, [r7, #8]
 801d114:	8a1b      	ldrh	r3, [r3, #16]
 801d116:	4618      	mov	r0, r3
 801d118:	f000 fa62 	bl	801d5e0 <SUBGRF_SetWhiteningSeed>
        SUBGRF_SetCrcPolynomial( config->msk.CrcPolynomial );
 801d11c:	68bb      	ldr	r3, [r7, #8]
 801d11e:	899b      	ldrh	r3, [r3, #12]
 801d120:	4618      	mov	r0, r3
 801d122:	f000 fa3d 	bl	801d5a0 <SUBGRF_SetCrcPolynomial>
        break;
 801d126:	e13f      	b.n	801d3a8 <RadioSetTxGenericConfig+0x434>
    case GENERIC_FSK:
        if( config->fsk.BitRate == 0 )
 801d128:	68bb      	ldr	r3, [r7, #8]
 801d12a:	681b      	ldr	r3, [r3, #0]
 801d12c:	2b00      	cmp	r3, #0
 801d12e:	d102      	bne.n	801d136 <RadioSetTxGenericConfig+0x1c2>
        {
            return -1;
 801d130:	f04f 33ff 	mov.w	r3, #4294967295
 801d134:	e14c      	b.n	801d3d0 <RadioSetTxGenericConfig+0x45c>
        }
        if( config->fsk.SyncWordLength > 8 )
 801d136:	68bb      	ldr	r3, [r7, #8]
 801d138:	7c9b      	ldrb	r3, [r3, #18]
 801d13a:	2b08      	cmp	r3, #8
 801d13c:	d902      	bls.n	801d144 <RadioSetTxGenericConfig+0x1d0>
        {
            return -1;
 801d13e:	f04f 33ff 	mov.w	r3, #4294967295
 801d142:	e145      	b.n	801d3d0 <RadioSetTxGenericConfig+0x45c>
        }
        else
        {
            RADIO_MEMCPY8( syncword, config->fsk.SyncWord, config->fsk.SyncWordLength );
 801d144:	68bb      	ldr	r3, [r7, #8]
 801d146:	6899      	ldr	r1, [r3, #8]
 801d148:	68bb      	ldr	r3, [r7, #8]
 801d14a:	7c9b      	ldrb	r3, [r3, #18]
 801d14c:	461a      	mov	r2, r3
 801d14e:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 801d152:	4618      	mov	r0, r3
 801d154:	f001 fc6a 	bl	801ea2c <UTIL_MEM_cpy_8>
        }
        SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 801d158:	4b40      	ldr	r3, [pc, #256]	@ (801d25c <RadioSetTxGenericConfig+0x2e8>)
 801d15a:	2200      	movs	r2, #0
 801d15c:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
        SubgRf.ModulationParams.Params.Gfsk.BitRate = config->fsk.BitRate;
 801d160:	68bb      	ldr	r3, [r7, #8]
 801d162:	681b      	ldr	r3, [r3, #0]
 801d164:	4a3d      	ldr	r2, [pc, #244]	@ (801d25c <RadioSetTxGenericConfig+0x2e8>)
 801d166:	63d3      	str	r3, [r2, #60]	@ 0x3c
        SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = ( RadioModShapings_t ) config->fsk.ModulationShaping;
 801d168:	68bb      	ldr	r3, [r7, #8]
 801d16a:	7cda      	ldrb	r2, [r3, #19]
 801d16c:	4b3b      	ldr	r3, [pc, #236]	@ (801d25c <RadioSetTxGenericConfig+0x2e8>)
 801d16e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
        SubgRf.ModulationParams.Params.Gfsk.Fdev = config->fsk.FrequencyDeviation;
 801d172:	68bb      	ldr	r3, [r7, #8]
 801d174:	699b      	ldr	r3, [r3, #24]
 801d176:	4a39      	ldr	r2, [pc, #228]	@ (801d25c <RadioSetTxGenericConfig+0x2e8>)
 801d178:	6413      	str	r3, [r2, #64]	@ 0x40

        SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 801d17a:	4b38      	ldr	r3, [pc, #224]	@ (801d25c <RadioSetTxGenericConfig+0x2e8>)
 801d17c:	2200      	movs	r2, #0
 801d17e:	739a      	strb	r2, [r3, #14]
        SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( config->fsk.PreambleLen ) << 3; // convert byte into bit
 801d180:	68bb      	ldr	r3, [r7, #8]
 801d182:	685b      	ldr	r3, [r3, #4]
 801d184:	b29b      	uxth	r3, r3
 801d186:	00db      	lsls	r3, r3, #3
 801d188:	b29a      	uxth	r2, r3
 801d18a:	4b34      	ldr	r3, [pc, #208]	@ (801d25c <RadioSetTxGenericConfig+0x2e8>)
 801d18c:	821a      	strh	r2, [r3, #16]
        SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = RADIO_PREAMBLE_DETECTOR_08_BITS; // don't care in tx
 801d18e:	4b33      	ldr	r3, [pc, #204]	@ (801d25c <RadioSetTxGenericConfig+0x2e8>)
 801d190:	2204      	movs	r2, #4
 801d192:	749a      	strb	r2, [r3, #18]
        SubgRf.PacketParams.Params.Gfsk.SyncWordLength = ( config->fsk.SyncWordLength ) << 3; // convert byte into bit
 801d194:	68bb      	ldr	r3, [r7, #8]
 801d196:	7c9b      	ldrb	r3, [r3, #18]
 801d198:	00db      	lsls	r3, r3, #3
 801d19a:	b2da      	uxtb	r2, r3
 801d19c:	4b2f      	ldr	r3, [pc, #188]	@ (801d25c <RadioSetTxGenericConfig+0x2e8>)
 801d19e:	74da      	strb	r2, [r3, #19]
        SubgRf.PacketParams.Params.Gfsk.AddrComp = RADIO_ADDRESSCOMP_FILT_OFF; // don't care in tx
 801d1a0:	4b2e      	ldr	r3, [pc, #184]	@ (801d25c <RadioSetTxGenericConfig+0x2e8>)
 801d1a2:	2200      	movs	r2, #0
 801d1a4:	751a      	strb	r2, [r3, #20]

        if( ( config->fsk.Whitening == RADIO_FSK_DC_IBM_WHITENING )
 801d1a6:	68bb      	ldr	r3, [r7, #8]
 801d1a8:	7d9b      	ldrb	r3, [r3, #22]
 801d1aa:	2b02      	cmp	r3, #2
 801d1ac:	d003      	beq.n	801d1b6 <RadioSetTxGenericConfig+0x242>
            || ( config->fsk.HeaderType == RADIO_FSK_PACKET_2BYTES_LENGTH ) )
 801d1ae:	68bb      	ldr	r3, [r7, #8]
 801d1b0:	7d1b      	ldrb	r3, [r3, #20]
 801d1b2:	2b02      	cmp	r3, #2
 801d1b4:	d12a      	bne.n	801d20c <RadioSetTxGenericConfig+0x298>
        {
            /* Supports only RADIO_FSK_CRC_2_BYTES_IBM or RADIO_FSK_CRC_2_BYTES_CCIT */
            if( ( config->fsk.CrcLength != RADIO_FSK_CRC_2_BYTES_IBM ) && ( config->fsk.CrcLength != RADIO_FSK_CRC_2_BYTES_CCIT )
 801d1b6:	68bb      	ldr	r3, [r7, #8]
 801d1b8:	7d5b      	ldrb	r3, [r3, #21]
 801d1ba:	2bf1      	cmp	r3, #241	@ 0xf1
 801d1bc:	d00a      	beq.n	801d1d4 <RadioSetTxGenericConfig+0x260>
 801d1be:	68bb      	ldr	r3, [r7, #8]
 801d1c0:	7d5b      	ldrb	r3, [r3, #21]
 801d1c2:	2bf2      	cmp	r3, #242	@ 0xf2
 801d1c4:	d006      	beq.n	801d1d4 <RadioSetTxGenericConfig+0x260>
                && ( config->fsk.CrcLength != RADIO_FSK_CRC_OFF ) )
 801d1c6:	68bb      	ldr	r3, [r7, #8]
 801d1c8:	7d5b      	ldrb	r3, [r3, #21]
 801d1ca:	2b01      	cmp	r3, #1
 801d1cc:	d002      	beq.n	801d1d4 <RadioSetTxGenericConfig+0x260>
            {
                return -1;
 801d1ce:	f04f 33ff 	mov.w	r3, #4294967295
 801d1d2:	e0fd      	b.n	801d3d0 <RadioSetTxGenericConfig+0x45c>
            }
            ConfigGeneric_t ConfigGeneric;
            ConfigGeneric.rtx = CONFIG_TX;
 801d1d4:	2301      	movs	r3, #1
 801d1d6:	773b      	strb	r3, [r7, #28]
            ConfigGeneric.TxConfig = config;
 801d1d8:	68bb      	ldr	r3, [r7, #8]
 801d1da:	617b      	str	r3, [r7, #20]
            if( 0UL != RFW_Init( &ConfigGeneric, RadioEvents, &TxTimeoutTimer ) )
 801d1dc:	4b20      	ldr	r3, [pc, #128]	@ (801d260 <RadioSetTxGenericConfig+0x2ec>)
 801d1de:	6819      	ldr	r1, [r3, #0]
 801d1e0:	f107 0314 	add.w	r3, r7, #20
 801d1e4:	4a1f      	ldr	r2, [pc, #124]	@ (801d264 <RadioSetTxGenericConfig+0x2f0>)
 801d1e6:	4618      	mov	r0, r3
 801d1e8:	f001 fb20 	bl	801e82c <RFW_Init>
 801d1ec:	4603      	mov	r3, r0
 801d1ee:	2b00      	cmp	r3, #0
 801d1f0:	d002      	beq.n	801d1f8 <RadioSetTxGenericConfig+0x284>
            {
                return -1;
 801d1f2:	f04f 33ff 	mov.w	r3, #4294967295
 801d1f6:	e0eb      	b.n	801d3d0 <RadioSetTxGenericConfig+0x45c>
            }
            /* whitening off, will be processed by FW, switch off built-in radio whitening */
            SubgRf.PacketParams.Params.Gfsk.DcFree = ( RadioDcFree_t ) RADIO_FSK_DC_FREE_OFF;
 801d1f8:	4b18      	ldr	r3, [pc, #96]	@ (801d25c <RadioSetTxGenericConfig+0x2e8>)
 801d1fa:	2200      	movs	r2, #0
 801d1fc:	761a      	strb	r2, [r3, #24]
            /* Crc processed by FW, switch off built-in radio Crc */
            SubgRf.PacketParams.Params.Gfsk.CrcLength = ( RadioCrcTypes_t ) RADIO_CRC_OFF;
 801d1fe:	4b17      	ldr	r3, [pc, #92]	@ (801d25c <RadioSetTxGenericConfig+0x2e8>)
 801d200:	2201      	movs	r2, #1
 801d202:	75da      	strb	r2, [r3, #23]
            /* length contained in Tx, but will be processed by FW after de-whitening */
            SubgRf.PacketParams.Params.Gfsk.HeaderType = ( RadioPacketLengthModes_t ) RADIO_PACKET_FIXED_LENGTH;
 801d204:	4b15      	ldr	r3, [pc, #84]	@ (801d25c <RadioSetTxGenericConfig+0x2e8>)
 801d206:	2200      	movs	r2, #0
 801d208:	755a      	strb	r2, [r3, #21]
        {
 801d20a:	e00b      	b.n	801d224 <RadioSetTxGenericConfig+0x2b0>
        }
        else
        {
            SubgRf.PacketParams.Params.Gfsk.CrcLength = ( RadioCrcTypes_t ) config->fsk.CrcLength;
 801d20c:	68bb      	ldr	r3, [r7, #8]
 801d20e:	7d5a      	ldrb	r2, [r3, #21]
 801d210:	4b12      	ldr	r3, [pc, #72]	@ (801d25c <RadioSetTxGenericConfig+0x2e8>)
 801d212:	75da      	strb	r2, [r3, #23]
            SubgRf.PacketParams.Params.Gfsk.DcFree = ( RadioDcFree_t ) config->fsk.Whitening;
 801d214:	68bb      	ldr	r3, [r7, #8]
 801d216:	7d9a      	ldrb	r2, [r3, #22]
 801d218:	4b10      	ldr	r3, [pc, #64]	@ (801d25c <RadioSetTxGenericConfig+0x2e8>)
 801d21a:	761a      	strb	r2, [r3, #24]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = ( RadioPacketLengthModes_t ) config->fsk.HeaderType;
 801d21c:	68bb      	ldr	r3, [r7, #8]
 801d21e:	7d1a      	ldrb	r2, [r3, #20]
 801d220:	4b0e      	ldr	r3, [pc, #56]	@ (801d25c <RadioSetTxGenericConfig+0x2e8>)
 801d222:	755a      	strb	r2, [r3, #21]
        }

        RadioStandby( );
 801d224:	f7fe fff7 	bl	801c216 <RadioStandby>
        RadioSetModem( MODEM_FSK );
 801d228:	2000      	movs	r0, #0
 801d22a:	f7fe f98b 	bl	801b544 <RadioSetModem>
        SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 801d22e:	480e      	ldr	r0, [pc, #56]	@ (801d268 <RadioSetTxGenericConfig+0x2f4>)
 801d230:	f000 fdf4 	bl	801de1c <SUBGRF_SetModulationParams>
        SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 801d234:	480d      	ldr	r0, [pc, #52]	@ (801d26c <RadioSetTxGenericConfig+0x2f8>)
 801d236:	f000 febf 	bl	801dfb8 <SUBGRF_SetPacketParams>
        SUBGRF_SetSyncWord( syncword );
 801d23a:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 801d23e:	4618      	mov	r0, r3
 801d240:	f000 f97f 	bl	801d542 <SUBGRF_SetSyncWord>
        SUBGRF_SetWhiteningSeed( config->fsk.whiteSeed );
 801d244:	68bb      	ldr	r3, [r7, #8]
 801d246:	8a1b      	ldrh	r3, [r3, #16]
 801d248:	4618      	mov	r0, r3
 801d24a:	f000 f9c9 	bl	801d5e0 <SUBGRF_SetWhiteningSeed>
        SUBGRF_SetCrcPolynomial( config->fsk.CrcPolynomial );
 801d24e:	68bb      	ldr	r3, [r7, #8]
 801d250:	899b      	ldrh	r3, [r3, #12]
 801d252:	4618      	mov	r0, r3
 801d254:	f000 f9a4 	bl	801d5a0 <SUBGRF_SetCrcPolynomial>
        break;
 801d258:	e0a6      	b.n	801d3a8 <RadioSetTxGenericConfig+0x434>
 801d25a:	bf00      	nop
 801d25c:	200020b4 	.word	0x200020b4
 801d260:	200020b0 	.word	0x200020b0
 801d264:	20002110 	.word	0x20002110
 801d268:	200020ec 	.word	0x200020ec
 801d26c:	200020c2 	.word	0x200020c2
    case GENERIC_LORA:
        SubgRf.ModulationParams.PacketType = PACKET_TYPE_LORA;
 801d270:	4b59      	ldr	r3, [pc, #356]	@ (801d3d8 <RadioSetTxGenericConfig+0x464>)
 801d272:	2201      	movs	r2, #1
 801d274:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
        SubgRf.ModulationParams.Params.LoRa.SpreadingFactor = ( RadioLoRaSpreadingFactors_t ) config->lora.SpreadingFactor;
 801d278:	68bb      	ldr	r3, [r7, #8]
 801d27a:	781a      	ldrb	r2, [r3, #0]
 801d27c:	4b56      	ldr	r3, [pc, #344]	@ (801d3d8 <RadioSetTxGenericConfig+0x464>)
 801d27e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        SubgRf.ModulationParams.Params.LoRa.Bandwidth = ( RadioLoRaBandwidths_t ) config->lora.Bandwidth;
 801d282:	68bb      	ldr	r3, [r7, #8]
 801d284:	785a      	ldrb	r2, [r3, #1]
 801d286:	4b54      	ldr	r3, [pc, #336]	@ (801d3d8 <RadioSetTxGenericConfig+0x464>)
 801d288:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        SubgRf.ModulationParams.Params.LoRa.CodingRate = ( RadioLoRaCodingRates_t ) config->lora.Coderate;
 801d28c:	68bb      	ldr	r3, [r7, #8]
 801d28e:	789a      	ldrb	r2, [r3, #2]
 801d290:	4b51      	ldr	r3, [pc, #324]	@ (801d3d8 <RadioSetTxGenericConfig+0x464>)
 801d292:	f883 2052 	strb.w	r2, [r3, #82]	@ 0x52
        switch( config->lora.LowDatarateOptimize )
 801d296:	68bb      	ldr	r3, [r7, #8]
 801d298:	78db      	ldrb	r3, [r3, #3]
 801d29a:	2b02      	cmp	r3, #2
 801d29c:	d010      	beq.n	801d2c0 <RadioSetTxGenericConfig+0x34c>
 801d29e:	2b02      	cmp	r3, #2
 801d2a0:	dc20      	bgt.n	801d2e4 <RadioSetTxGenericConfig+0x370>
 801d2a2:	2b00      	cmp	r3, #0
 801d2a4:	d002      	beq.n	801d2ac <RadioSetTxGenericConfig+0x338>
 801d2a6:	2b01      	cmp	r3, #1
 801d2a8:	d005      	beq.n	801d2b6 <RadioSetTxGenericConfig+0x342>
            {
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0;
            }
            break;
        default:
            break;
 801d2aa:	e01b      	b.n	801d2e4 <RadioSetTxGenericConfig+0x370>
            SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0;
 801d2ac:	4b4a      	ldr	r3, [pc, #296]	@ (801d3d8 <RadioSetTxGenericConfig+0x464>)
 801d2ae:	2200      	movs	r2, #0
 801d2b0:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
            break;
 801d2b4:	e017      	b.n	801d2e6 <RadioSetTxGenericConfig+0x372>
            SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 1;
 801d2b6:	4b48      	ldr	r3, [pc, #288]	@ (801d3d8 <RadioSetTxGenericConfig+0x464>)
 801d2b8:	2201      	movs	r2, #1
 801d2ba:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
            break;
 801d2be:	e012      	b.n	801d2e6 <RadioSetTxGenericConfig+0x372>
            if( ( config->lora.SpreadingFactor == RADIO_LORA_SF11 ) || ( config->lora.SpreadingFactor == RADIO_LORA_SF12 ) )
 801d2c0:	68bb      	ldr	r3, [r7, #8]
 801d2c2:	781b      	ldrb	r3, [r3, #0]
 801d2c4:	2b0b      	cmp	r3, #11
 801d2c6:	d003      	beq.n	801d2d0 <RadioSetTxGenericConfig+0x35c>
 801d2c8:	68bb      	ldr	r3, [r7, #8]
 801d2ca:	781b      	ldrb	r3, [r3, #0]
 801d2cc:	2b0c      	cmp	r3, #12
 801d2ce:	d104      	bne.n	801d2da <RadioSetTxGenericConfig+0x366>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 1;
 801d2d0:	4b41      	ldr	r3, [pc, #260]	@ (801d3d8 <RadioSetTxGenericConfig+0x464>)
 801d2d2:	2201      	movs	r2, #1
 801d2d4:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
            break;
 801d2d8:	e005      	b.n	801d2e6 <RadioSetTxGenericConfig+0x372>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0;
 801d2da:	4b3f      	ldr	r3, [pc, #252]	@ (801d3d8 <RadioSetTxGenericConfig+0x464>)
 801d2dc:	2200      	movs	r2, #0
 801d2de:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
            break;
 801d2e2:	e000      	b.n	801d2e6 <RadioSetTxGenericConfig+0x372>
            break;
 801d2e4:	bf00      	nop
        }

        SubgRf.PacketParams.PacketType = PACKET_TYPE_LORA;
 801d2e6:	4b3c      	ldr	r3, [pc, #240]	@ (801d3d8 <RadioSetTxGenericConfig+0x464>)
 801d2e8:	2201      	movs	r2, #1
 801d2ea:	739a      	strb	r2, [r3, #14]
        SubgRf.PacketParams.Params.LoRa.PreambleLength = config->lora.PreambleLen;
 801d2ec:	68bb      	ldr	r3, [r7, #8]
 801d2ee:	889a      	ldrh	r2, [r3, #4]
 801d2f0:	4b39      	ldr	r3, [pc, #228]	@ (801d3d8 <RadioSetTxGenericConfig+0x464>)
 801d2f2:	839a      	strh	r2, [r3, #28]
        SubgRf.PacketParams.Params.LoRa.HeaderType = ( RadioLoRaPacketLengthsMode_t ) config->lora.LengthMode;
 801d2f4:	68bb      	ldr	r3, [r7, #8]
 801d2f6:	799a      	ldrb	r2, [r3, #6]
 801d2f8:	4b37      	ldr	r3, [pc, #220]	@ (801d3d8 <RadioSetTxGenericConfig+0x464>)
 801d2fa:	779a      	strb	r2, [r3, #30]
        SubgRf.PacketParams.Params.LoRa.CrcMode = ( RadioLoRaCrcModes_t ) config->lora.CrcMode;
 801d2fc:	68bb      	ldr	r3, [r7, #8]
 801d2fe:	79da      	ldrb	r2, [r3, #7]
 801d300:	4b35      	ldr	r3, [pc, #212]	@ (801d3d8 <RadioSetTxGenericConfig+0x464>)
 801d302:	f883 2020 	strb.w	r2, [r3, #32]
        SubgRf.PacketParams.Params.LoRa.InvertIQ = ( RadioLoRaIQModes_t ) config->lora.IqInverted;
 801d306:	68bb      	ldr	r3, [r7, #8]
 801d308:	7a1a      	ldrb	r2, [r3, #8]
 801d30a:	4b33      	ldr	r3, [pc, #204]	@ (801d3d8 <RadioSetTxGenericConfig+0x464>)
 801d30c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

        RadioStandby( );
 801d310:	f7fe ff81 	bl	801c216 <RadioStandby>
        RadioSetModem( MODEM_LORA );
 801d314:	2001      	movs	r0, #1
 801d316:	f7fe f915 	bl	801b544 <RadioSetModem>
        SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 801d31a:	4830      	ldr	r0, [pc, #192]	@ (801d3dc <RadioSetTxGenericConfig+0x468>)
 801d31c:	f000 fd7e 	bl	801de1c <SUBGRF_SetModulationParams>
        SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 801d320:	482f      	ldr	r0, [pc, #188]	@ (801d3e0 <RadioSetTxGenericConfig+0x46c>)
 801d322:	f000 fe49 	bl	801dfb8 <SUBGRF_SetPacketParams>

        /* WORKAROUND - Modulation Quality with 500 kHz LoRa Bandwidth, see STM32WL Erratasheet */
        if( SubgRf.ModulationParams.Params.LoRa.Bandwidth == LORA_BW_500 )
 801d326:	4b2c      	ldr	r3, [pc, #176]	@ (801d3d8 <RadioSetTxGenericConfig+0x464>)
 801d328:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 801d32c:	2b06      	cmp	r3, #6
 801d32e:	d10d      	bne.n	801d34c <RadioSetTxGenericConfig+0x3d8>
        {
            // RegTxModulation = @address 0x0889
            SUBGRF_WriteRegister( SUBGHZ_SDCFG0R, SUBGRF_ReadRegister( SUBGHZ_SDCFG0R ) & ~( 1 << 2 ) );
 801d330:	f640 0089 	movw	r0, #2185	@ 0x889
 801d334:	f000 ffa8 	bl	801e288 <SUBGRF_ReadRegister>
 801d338:	4603      	mov	r3, r0
 801d33a:	f023 0304 	bic.w	r3, r3, #4
 801d33e:	b2db      	uxtb	r3, r3
 801d340:	4619      	mov	r1, r3
 801d342:	f640 0089 	movw	r0, #2185	@ 0x889
 801d346:	f000 ff7d 	bl	801e244 <SUBGRF_WriteRegister>
        {
            // RegTxModulation = @address 0x0889
            SUBGRF_WriteRegister( SUBGHZ_SDCFG0R, SUBGRF_ReadRegister( SUBGHZ_SDCFG0R ) | ( 1 << 2 ) );
        }
        /* WORKAROUND END */
        break;
 801d34a:	e02d      	b.n	801d3a8 <RadioSetTxGenericConfig+0x434>
            SUBGRF_WriteRegister( SUBGHZ_SDCFG0R, SUBGRF_ReadRegister( SUBGHZ_SDCFG0R ) | ( 1 << 2 ) );
 801d34c:	f640 0089 	movw	r0, #2185	@ 0x889
 801d350:	f000 ff9a 	bl	801e288 <SUBGRF_ReadRegister>
 801d354:	4603      	mov	r3, r0
 801d356:	f043 0304 	orr.w	r3, r3, #4
 801d35a:	b2db      	uxtb	r3, r3
 801d35c:	4619      	mov	r1, r3
 801d35e:	f640 0089 	movw	r0, #2185	@ 0x889
 801d362:	f000 ff6f 	bl	801e244 <SUBGRF_WriteRegister>
        break;
 801d366:	e01f      	b.n	801d3a8 <RadioSetTxGenericConfig+0x434>
    case GENERIC_BPSK:
        if( ( config->bpsk.BitRate == 0 ) || ( config->bpsk.BitRate > 1000 ) )
 801d368:	68bb      	ldr	r3, [r7, #8]
 801d36a:	681b      	ldr	r3, [r3, #0]
 801d36c:	2b00      	cmp	r3, #0
 801d36e:	d004      	beq.n	801d37a <RadioSetTxGenericConfig+0x406>
 801d370:	68bb      	ldr	r3, [r7, #8]
 801d372:	681b      	ldr	r3, [r3, #0]
 801d374:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 801d378:	d902      	bls.n	801d380 <RadioSetTxGenericConfig+0x40c>
        {
            return -1;
 801d37a:	f04f 33ff 	mov.w	r3, #4294967295
 801d37e:	e027      	b.n	801d3d0 <RadioSetTxGenericConfig+0x45c>
        }
        RadioSetModem( MODEM_BPSK );
 801d380:	2003      	movs	r0, #3
 801d382:	f7fe f8df 	bl	801b544 <RadioSetModem>
        SubgRf.ModulationParams.PacketType = PACKET_TYPE_BPSK;
 801d386:	4b14      	ldr	r3, [pc, #80]	@ (801d3d8 <RadioSetTxGenericConfig+0x464>)
 801d388:	2202      	movs	r2, #2
 801d38a:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
        SubgRf.ModulationParams.Params.Bpsk.BitRate = config->bpsk.BitRate;
 801d38e:	68bb      	ldr	r3, [r7, #8]
 801d390:	681b      	ldr	r3, [r3, #0]
 801d392:	4a11      	ldr	r2, [pc, #68]	@ (801d3d8 <RadioSetTxGenericConfig+0x464>)
 801d394:	6493      	str	r3, [r2, #72]	@ 0x48
        SubgRf.ModulationParams.Params.Bpsk.ModulationShaping = MOD_SHAPING_DBPSK;
 801d396:	4b10      	ldr	r3, [pc, #64]	@ (801d3d8 <RadioSetTxGenericConfig+0x464>)
 801d398:	2216      	movs	r2, #22
 801d39a:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
        SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 801d39e:	480f      	ldr	r0, [pc, #60]	@ (801d3dc <RadioSetTxGenericConfig+0x468>)
 801d3a0:	f000 fd3c 	bl	801de1c <SUBGRF_SetModulationParams>
        break;
 801d3a4:	e000      	b.n	801d3a8 <RadioSetTxGenericConfig+0x434>
    default:
        break;
 801d3a6:	bf00      	nop
    }

    SubgRf.AntSwitchPaSelect = SUBGRF_SetRfTxPower( power );
 801d3a8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 801d3ac:	4618      	mov	r0, r3
 801d3ae:	f001 f87f 	bl	801e4b0 <SUBGRF_SetRfTxPower>
 801d3b2:	4603      	mov	r3, r0
 801d3b4:	461a      	mov	r2, r3
 801d3b6:	4b08      	ldr	r3, [pc, #32]	@ (801d3d8 <RadioSetTxGenericConfig+0x464>)
 801d3b8:	f883 2056 	strb.w	r2, [r3, #86]	@ 0x56
    RFW_SetAntSwitch( SubgRf.AntSwitchPaSelect );
 801d3bc:	4b06      	ldr	r3, [pc, #24]	@ (801d3d8 <RadioSetTxGenericConfig+0x464>)
 801d3be:	f893 3056 	ldrb.w	r3, [r3, #86]	@ 0x56
 801d3c2:	4618      	mov	r0, r3
 801d3c4:	f001 fa53 	bl	801e86e <RFW_SetAntSwitch>
    SubgRf.TxTimeout = timeout;
 801d3c8:	4a03      	ldr	r2, [pc, #12]	@ (801d3d8 <RadioSetTxGenericConfig+0x464>)
 801d3ca:	687b      	ldr	r3, [r7, #4]
 801d3cc:	6053      	str	r3, [r2, #4]
    return 0;
 801d3ce:	2300      	movs	r3, #0
#else /* RADIO_GENERIC_CONFIG_ENABLE == 1*/
    return -1;
#endif /* RADIO_GENERIC_CONFIG_ENABLE == 0*/
}
 801d3d0:	4618      	mov	r0, r3
 801d3d2:	3738      	adds	r7, #56	@ 0x38
 801d3d4:	46bd      	mov	sp, r7
 801d3d6:	bd80      	pop	{r7, pc}
 801d3d8:	200020b4 	.word	0x200020b4
 801d3dc:	200020ec 	.word	0x200020ec
 801d3e0:	200020c2 	.word	0x200020c2

0801d3e4 <RadioLrFhssSetCfg>:
    return ( prbs31_val - 1 ) % ( max );
}
#endif /* RADIO_LR_FHSS_IS_ON == 1 */

static radio_status_t RadioLrFhssSetCfg( const radio_lr_fhss_cfg_params_t *cfg_params )
{
 801d3e4:	b480      	push	{r7}
 801d3e6:	b085      	sub	sp, #20
 801d3e8:	af00      	add	r7, sp, #0
 801d3ea:	6078      	str	r0, [r7, #4]
    radio_status_t status = RADIO_STATUS_UNSUPPORTED_FEATURE;
 801d3ec:	2301      	movs	r3, #1
 801d3ee:	73fb      	strb	r3, [r7, #15]
    {
        return status;
    }
    SubgRf.lr_fhss.is_lr_fhss_on = true;
#endif /* RADIO_LR_FHSS_IS_ON == 1 */
    return  status;
 801d3f0:	7bfb      	ldrb	r3, [r7, #15]
}
 801d3f2:	4618      	mov	r0, r3
 801d3f4:	3714      	adds	r7, #20
 801d3f6:	46bd      	mov	sp, r7
 801d3f8:	bc80      	pop	{r7}
 801d3fa:	4770      	bx	lr

0801d3fc <RadioLrFhssGetTimeOnAirInMs>:

static radio_status_t RadioLrFhssGetTimeOnAirInMs( const radio_lr_fhss_time_on_air_params_t *params,
                                                    uint32_t *time_on_air_in_ms )
{
 801d3fc:	b480      	push	{r7}
 801d3fe:	b083      	sub	sp, #12
 801d400:	af00      	add	r7, sp, #0
 801d402:	6078      	str	r0, [r7, #4]
 801d404:	6039      	str	r1, [r7, #0]
    *time_on_air_in_ms = lr_fhss_get_time_on_air_in_ms( &params->radio_lr_fhss_params.lr_fhss_params,
                                                        params->pld_len_in_bytes );

    return RADIO_STATUS_OK;
#else
    return RADIO_STATUS_UNSUPPORTED_FEATURE;
 801d406:	2301      	movs	r3, #1
#endif /* RADIO_LR_FHSS_IS_ON */
 801d408:	4618      	mov	r0, r3
 801d40a:	370c      	adds	r7, #12
 801d40c:	46bd      	mov	sp, r7
 801d40e:	bc80      	pop	{r7}
 801d410:	4770      	bx	lr
	...

0801d414 <SUBGRF_Init>:
 */
static DioIrqHandler RadioOnDioIrqCb;

/* Exported functions ---------------------------------------------------------*/
void SUBGRF_Init( DioIrqHandler dioIrq )
{
 801d414:	b580      	push	{r7, lr}
 801d416:	b084      	sub	sp, #16
 801d418:	af00      	add	r7, sp, #0
 801d41a:	6078      	str	r0, [r7, #4]
    if ( dioIrq != NULL)
 801d41c:	687b      	ldr	r3, [r7, #4]
 801d41e:	2b00      	cmp	r3, #0
 801d420:	d002      	beq.n	801d428 <SUBGRF_Init+0x14>
    {
        RadioOnDioIrqCb = dioIrq;
 801d422:	4a1d      	ldr	r2, [pc, #116]	@ (801d498 <SUBGRF_Init+0x84>)
 801d424:	687b      	ldr	r3, [r7, #4]
 801d426:	6013      	str	r3, [r2, #0]
    }

    RADIO_INIT();
 801d428:	f7e4 fefa 	bl	8002220 <MX_SUBGHZ_Init>

    /* set default SMPS current drive to default*/
    Radio_SMPS_Set(SMPS_DRIVE_SETTING_DEFAULT);
 801d42c:	2002      	movs	r0, #2
 801d42e:	f001 f91b 	bl	801e668 <Radio_SMPS_Set>

    ImageCalibrated = false;
 801d432:	4b1a      	ldr	r3, [pc, #104]	@ (801d49c <SUBGRF_Init+0x88>)
 801d434:	2200      	movs	r2, #0
 801d436:	701a      	strb	r2, [r3, #0]

    SUBGRF_SetStandby( STDBY_RC );
 801d438:	2000      	movs	r0, #0
 801d43a:	f000 f97f 	bl	801d73c <SUBGRF_SetStandby>

    // Initialize TCXO control
    if (1U == RBI_IsTCXO() )
 801d43e:	f7ee fcb3 	bl	800bda8 <RBI_IsTCXO>
 801d442:	4603      	mov	r3, r0
 801d444:	2b01      	cmp	r3, #1
 801d446:	d10e      	bne.n	801d466 <SUBGRF_Init+0x52>
    {
        SUBGRF_SetTcxoMode( TCXO_CTRL_VOLTAGE, RF_WAKEUP_TIME << 6 );// 100 ms
 801d448:	2140      	movs	r1, #64	@ 0x40
 801d44a:	2001      	movs	r0, #1
 801d44c:	f000 fb8a 	bl	801db64 <SUBGRF_SetTcxoMode>
        SUBGRF_WriteRegister( REG_XTA_TRIM, 0x00 );
 801d450:	2100      	movs	r1, #0
 801d452:	f640 1011 	movw	r0, #2321	@ 0x911
 801d456:	f000 fef5 	bl	801e244 <SUBGRF_WriteRegister>

        /*enable calibration for cut1.1 and later*/
        CalibrationParams_t calibParam;
        calibParam.Value = 0x7F;
 801d45a:	237f      	movs	r3, #127	@ 0x7f
 801d45c:	733b      	strb	r3, [r7, #12]
        SUBGRF_Calibrate( calibParam );
 801d45e:	7b38      	ldrb	r0, [r7, #12]
 801d460:	f000 fa8d 	bl	801d97e <SUBGRF_Calibrate>
 801d464:	e009      	b.n	801d47a <SUBGRF_Init+0x66>
    }
    else
    {
        SUBGRF_WriteRegister( REG_XTA_TRIM, XTAL_DEFAULT_CAP_VALUE );
 801d466:	2120      	movs	r1, #32
 801d468:	f640 1011 	movw	r0, #2321	@ 0x911
 801d46c:	f000 feea 	bl	801e244 <SUBGRF_WriteRegister>
        SUBGRF_WriteRegister( REG_XTB_TRIM, XTAL_DEFAULT_CAP_VALUE );
 801d470:	2120      	movs	r1, #32
 801d472:	f640 1012 	movw	r0, #2322	@ 0x912
 801d476:	f000 fee5 	bl	801e244 <SUBGRF_WriteRegister>
    }

    /* WORKAROUND - Trimming the output voltage power_ldo to 3.3V */
    SUBGRF_WriteRegister(REG_DRV_CTRL, 0x7 << 1);
 801d47a:	210e      	movs	r1, #14
 801d47c:	f640 101f 	movw	r0, #2335	@ 0x91f
 801d480:	f000 fee0 	bl	801e244 <SUBGRF_WriteRegister>

    /* Init RF Switch */
    RBI_Init();
 801d484:	f7ee fc74 	bl	800bd70 <RBI_Init>

    OperatingMode = MODE_STDBY_RC;
 801d488:	4b05      	ldr	r3, [pc, #20]	@ (801d4a0 <SUBGRF_Init+0x8c>)
 801d48a:	2201      	movs	r2, #1
 801d48c:	701a      	strb	r2, [r3, #0]
}
 801d48e:	bf00      	nop
 801d490:	3710      	adds	r7, #16
 801d492:	46bd      	mov	sp, r7
 801d494:	bd80      	pop	{r7, pc}
 801d496:	bf00      	nop
 801d498:	2000214c 	.word	0x2000214c
 801d49c:	20002148 	.word	0x20002148
 801d4a0:	20002140 	.word	0x20002140

0801d4a4 <SUBGRF_GetOperatingMode>:

RadioOperatingModes_t SUBGRF_GetOperatingMode( void )
{
 801d4a4:	b480      	push	{r7}
 801d4a6:	af00      	add	r7, sp, #0
    return OperatingMode;
 801d4a8:	4b02      	ldr	r3, [pc, #8]	@ (801d4b4 <SUBGRF_GetOperatingMode+0x10>)
 801d4aa:	781b      	ldrb	r3, [r3, #0]
}
 801d4ac:	4618      	mov	r0, r3
 801d4ae:	46bd      	mov	sp, r7
 801d4b0:	bc80      	pop	{r7}
 801d4b2:	4770      	bx	lr
 801d4b4:	20002140 	.word	0x20002140

0801d4b8 <SUBGRF_SetPayload>:

void SUBGRF_SetPayload( uint8_t *payload, uint8_t size )
{
 801d4b8:	b580      	push	{r7, lr}
 801d4ba:	b082      	sub	sp, #8
 801d4bc:	af00      	add	r7, sp, #0
 801d4be:	6078      	str	r0, [r7, #4]
 801d4c0:	460b      	mov	r3, r1
 801d4c2:	70fb      	strb	r3, [r7, #3]
    SUBGRF_WriteBuffer( 0x00, payload, size );
 801d4c4:	78fb      	ldrb	r3, [r7, #3]
 801d4c6:	461a      	mov	r2, r3
 801d4c8:	6879      	ldr	r1, [r7, #4]
 801d4ca:	2000      	movs	r0, #0
 801d4cc:	f000 ff40 	bl	801e350 <SUBGRF_WriteBuffer>
}
 801d4d0:	bf00      	nop
 801d4d2:	3708      	adds	r7, #8
 801d4d4:	46bd      	mov	sp, r7
 801d4d6:	bd80      	pop	{r7, pc}

0801d4d8 <SUBGRF_GetPayload>:

uint8_t SUBGRF_GetPayload( uint8_t *buffer, uint8_t *size,  uint8_t maxSize )
{
 801d4d8:	b580      	push	{r7, lr}
 801d4da:	b086      	sub	sp, #24
 801d4dc:	af00      	add	r7, sp, #0
 801d4de:	60f8      	str	r0, [r7, #12]
 801d4e0:	60b9      	str	r1, [r7, #8]
 801d4e2:	4613      	mov	r3, r2
 801d4e4:	71fb      	strb	r3, [r7, #7]
    uint8_t offset = 0;
 801d4e6:	2300      	movs	r3, #0
 801d4e8:	75fb      	strb	r3, [r7, #23]

    SUBGRF_GetRxBufferStatus( size, &offset );
 801d4ea:	f107 0317 	add.w	r3, r7, #23
 801d4ee:	4619      	mov	r1, r3
 801d4f0:	68b8      	ldr	r0, [r7, #8]
 801d4f2:	f000 fe29 	bl	801e148 <SUBGRF_GetRxBufferStatus>
    if( *size > maxSize )
 801d4f6:	68bb      	ldr	r3, [r7, #8]
 801d4f8:	781b      	ldrb	r3, [r3, #0]
 801d4fa:	79fa      	ldrb	r2, [r7, #7]
 801d4fc:	429a      	cmp	r2, r3
 801d4fe:	d201      	bcs.n	801d504 <SUBGRF_GetPayload+0x2c>
    {
        return 1;
 801d500:	2301      	movs	r3, #1
 801d502:	e007      	b.n	801d514 <SUBGRF_GetPayload+0x3c>
    }
    SUBGRF_ReadBuffer( offset, buffer, *size );
 801d504:	7df8      	ldrb	r0, [r7, #23]
 801d506:	68bb      	ldr	r3, [r7, #8]
 801d508:	781b      	ldrb	r3, [r3, #0]
 801d50a:	461a      	mov	r2, r3
 801d50c:	68f9      	ldr	r1, [r7, #12]
 801d50e:	f000 ff41 	bl	801e394 <SUBGRF_ReadBuffer>

    return 0;
 801d512:	2300      	movs	r3, #0
}
 801d514:	4618      	mov	r0, r3
 801d516:	3718      	adds	r7, #24
 801d518:	46bd      	mov	sp, r7
 801d51a:	bd80      	pop	{r7, pc}

0801d51c <SUBGRF_SendPayload>:

void SUBGRF_SendPayload( uint8_t *payload, uint8_t size, uint32_t timeout)
{
 801d51c:	b580      	push	{r7, lr}
 801d51e:	b084      	sub	sp, #16
 801d520:	af00      	add	r7, sp, #0
 801d522:	60f8      	str	r0, [r7, #12]
 801d524:	460b      	mov	r3, r1
 801d526:	607a      	str	r2, [r7, #4]
 801d528:	72fb      	strb	r3, [r7, #11]
    SUBGRF_SetPayload( payload, size );
 801d52a:	7afb      	ldrb	r3, [r7, #11]
 801d52c:	4619      	mov	r1, r3
 801d52e:	68f8      	ldr	r0, [r7, #12]
 801d530:	f7ff ffc2 	bl	801d4b8 <SUBGRF_SetPayload>
    SUBGRF_SetTx( timeout );
 801d534:	6878      	ldr	r0, [r7, #4]
 801d536:	f000 f91d 	bl	801d774 <SUBGRF_SetTx>
}
 801d53a:	bf00      	nop
 801d53c:	3710      	adds	r7, #16
 801d53e:	46bd      	mov	sp, r7
 801d540:	bd80      	pop	{r7, pc}

0801d542 <SUBGRF_SetSyncWord>:

uint8_t SUBGRF_SetSyncWord( uint8_t *syncWord )
{
 801d542:	b580      	push	{r7, lr}
 801d544:	b082      	sub	sp, #8
 801d546:	af00      	add	r7, sp, #0
 801d548:	6078      	str	r0, [r7, #4]
    SUBGRF_WriteRegisters( REG_LR_SYNCWORDBASEADDRESS, syncWord, 8 );
 801d54a:	2208      	movs	r2, #8
 801d54c:	6879      	ldr	r1, [r7, #4]
 801d54e:	f44f 60d8 	mov.w	r0, #1728	@ 0x6c0
 801d552:	f000 feb9 	bl	801e2c8 <SUBGRF_WriteRegisters>
    return 0;
 801d556:	2300      	movs	r3, #0
}
 801d558:	4618      	mov	r0, r3
 801d55a:	3708      	adds	r7, #8
 801d55c:	46bd      	mov	sp, r7
 801d55e:	bd80      	pop	{r7, pc}

0801d560 <SUBGRF_SetCrcSeed>:

void SUBGRF_SetCrcSeed( uint16_t seed )
{
 801d560:	b580      	push	{r7, lr}
 801d562:	b084      	sub	sp, #16
 801d564:	af00      	add	r7, sp, #0
 801d566:	4603      	mov	r3, r0
 801d568:	80fb      	strh	r3, [r7, #6]
    uint8_t buf[2];

    buf[0] = ( uint8_t )( ( seed >> 8 ) & 0xFF );
 801d56a:	88fb      	ldrh	r3, [r7, #6]
 801d56c:	0a1b      	lsrs	r3, r3, #8
 801d56e:	b29b      	uxth	r3, r3
 801d570:	b2db      	uxtb	r3, r3
 801d572:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( seed & 0xFF );
 801d574:	88fb      	ldrh	r3, [r7, #6]
 801d576:	b2db      	uxtb	r3, r3
 801d578:	737b      	strb	r3, [r7, #13]

    switch( SUBGRF_GetPacketType( ) )
 801d57a:	f000 fb77 	bl	801dc6c <SUBGRF_GetPacketType>
 801d57e:	4603      	mov	r3, r0
 801d580:	2b00      	cmp	r3, #0
 801d582:	d108      	bne.n	801d596 <SUBGRF_SetCrcSeed+0x36>
    {
        case PACKET_TYPE_GFSK:
            SUBGRF_WriteRegisters( REG_LR_CRCSEEDBASEADDR, buf, 2 );
 801d584:	f107 030c 	add.w	r3, r7, #12
 801d588:	2202      	movs	r2, #2
 801d58a:	4619      	mov	r1, r3
 801d58c:	f240 60bc 	movw	r0, #1724	@ 0x6bc
 801d590:	f000 fe9a 	bl	801e2c8 <SUBGRF_WriteRegisters>
            break;
 801d594:	e000      	b.n	801d598 <SUBGRF_SetCrcSeed+0x38>

        default:
            break;
 801d596:	bf00      	nop
    }
}
 801d598:	bf00      	nop
 801d59a:	3710      	adds	r7, #16
 801d59c:	46bd      	mov	sp, r7
 801d59e:	bd80      	pop	{r7, pc}

0801d5a0 <SUBGRF_SetCrcPolynomial>:

void SUBGRF_SetCrcPolynomial( uint16_t polynomial )
{
 801d5a0:	b580      	push	{r7, lr}
 801d5a2:	b084      	sub	sp, #16
 801d5a4:	af00      	add	r7, sp, #0
 801d5a6:	4603      	mov	r3, r0
 801d5a8:	80fb      	strh	r3, [r7, #6]
    uint8_t buf[2];

    buf[0] = ( uint8_t )( ( polynomial >> 8 ) & 0xFF );
 801d5aa:	88fb      	ldrh	r3, [r7, #6]
 801d5ac:	0a1b      	lsrs	r3, r3, #8
 801d5ae:	b29b      	uxth	r3, r3
 801d5b0:	b2db      	uxtb	r3, r3
 801d5b2:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( polynomial & 0xFF );
 801d5b4:	88fb      	ldrh	r3, [r7, #6]
 801d5b6:	b2db      	uxtb	r3, r3
 801d5b8:	737b      	strb	r3, [r7, #13]

    switch( SUBGRF_GetPacketType( ) )
 801d5ba:	f000 fb57 	bl	801dc6c <SUBGRF_GetPacketType>
 801d5be:	4603      	mov	r3, r0
 801d5c0:	2b00      	cmp	r3, #0
 801d5c2:	d108      	bne.n	801d5d6 <SUBGRF_SetCrcPolynomial+0x36>
    {
        case PACKET_TYPE_GFSK:
            SUBGRF_WriteRegisters( REG_LR_CRCPOLYBASEADDR, buf, 2 );
 801d5c4:	f107 030c 	add.w	r3, r7, #12
 801d5c8:	2202      	movs	r2, #2
 801d5ca:	4619      	mov	r1, r3
 801d5cc:	f240 60be 	movw	r0, #1726	@ 0x6be
 801d5d0:	f000 fe7a 	bl	801e2c8 <SUBGRF_WriteRegisters>
            break;
 801d5d4:	e000      	b.n	801d5d8 <SUBGRF_SetCrcPolynomial+0x38>

        default:
            break;
 801d5d6:	bf00      	nop
    }
}
 801d5d8:	bf00      	nop
 801d5da:	3710      	adds	r7, #16
 801d5dc:	46bd      	mov	sp, r7
 801d5de:	bd80      	pop	{r7, pc}

0801d5e0 <SUBGRF_SetWhiteningSeed>:

void SUBGRF_SetWhiteningSeed( uint16_t seed )
{
 801d5e0:	b580      	push	{r7, lr}
 801d5e2:	b084      	sub	sp, #16
 801d5e4:	af00      	add	r7, sp, #0
 801d5e6:	4603      	mov	r3, r0
 801d5e8:	80fb      	strh	r3, [r7, #6]
    uint8_t regValue = 0;
 801d5ea:	2300      	movs	r3, #0
 801d5ec:	73fb      	strb	r3, [r7, #15]

    switch( SUBGRF_GetPacketType( ) )
 801d5ee:	f000 fb3d 	bl	801dc6c <SUBGRF_GetPacketType>
 801d5f2:	4603      	mov	r3, r0
 801d5f4:	2b00      	cmp	r3, #0
 801d5f6:	d121      	bne.n	801d63c <SUBGRF_SetWhiteningSeed+0x5c>
    {
        case PACKET_TYPE_GFSK:
            regValue = SUBGRF_ReadRegister( REG_LR_WHITSEEDBASEADDR_MSB ) & 0xFE;
 801d5f8:	f44f 60d7 	mov.w	r0, #1720	@ 0x6b8
 801d5fc:	f000 fe44 	bl	801e288 <SUBGRF_ReadRegister>
 801d600:	4603      	mov	r3, r0
 801d602:	f023 0301 	bic.w	r3, r3, #1
 801d606:	73fb      	strb	r3, [r7, #15]
            regValue = ( ( seed >> 8 ) & 0x01 ) | regValue;
 801d608:	88fb      	ldrh	r3, [r7, #6]
 801d60a:	0a1b      	lsrs	r3, r3, #8
 801d60c:	b29b      	uxth	r3, r3
 801d60e:	b25b      	sxtb	r3, r3
 801d610:	f003 0301 	and.w	r3, r3, #1
 801d614:	b25a      	sxtb	r2, r3
 801d616:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801d61a:	4313      	orrs	r3, r2
 801d61c:	b25b      	sxtb	r3, r3
 801d61e:	73fb      	strb	r3, [r7, #15]
            SUBGRF_WriteRegister( REG_LR_WHITSEEDBASEADDR_MSB, regValue ); // only 1 bit.
 801d620:	7bfb      	ldrb	r3, [r7, #15]
 801d622:	4619      	mov	r1, r3
 801d624:	f44f 60d7 	mov.w	r0, #1720	@ 0x6b8
 801d628:	f000 fe0c 	bl	801e244 <SUBGRF_WriteRegister>
            SUBGRF_WriteRegister( REG_LR_WHITSEEDBASEADDR_LSB, (uint8_t)seed );
 801d62c:	88fb      	ldrh	r3, [r7, #6]
 801d62e:	b2db      	uxtb	r3, r3
 801d630:	4619      	mov	r1, r3
 801d632:	f240 60b9 	movw	r0, #1721	@ 0x6b9
 801d636:	f000 fe05 	bl	801e244 <SUBGRF_WriteRegister>
            break;
 801d63a:	e000      	b.n	801d63e <SUBGRF_SetWhiteningSeed+0x5e>

        default:
            break;
 801d63c:	bf00      	nop
    }
}
 801d63e:	bf00      	nop
 801d640:	3710      	adds	r7, #16
 801d642:	46bd      	mov	sp, r7
 801d644:	bd80      	pop	{r7, pc}

0801d646 <SUBGRF_GetRandom>:

uint32_t SUBGRF_GetRandom( void )
{
 801d646:	b580      	push	{r7, lr}
 801d648:	b082      	sub	sp, #8
 801d64a:	af00      	add	r7, sp, #0
    uint32_t number = 0;
 801d64c:	2300      	movs	r3, #0
 801d64e:	603b      	str	r3, [r7, #0]
    uint8_t regAnaLna = 0;
 801d650:	2300      	movs	r3, #0
 801d652:	71fb      	strb	r3, [r7, #7]
    uint8_t regAnaMixer = 0;
 801d654:	2300      	movs	r3, #0
 801d656:	71bb      	strb	r3, [r7, #6]

    regAnaLna = SUBGRF_ReadRegister( REG_ANA_LNA );
 801d658:	f640 00e2 	movw	r0, #2274	@ 0x8e2
 801d65c:	f000 fe14 	bl	801e288 <SUBGRF_ReadRegister>
 801d660:	4603      	mov	r3, r0
 801d662:	71fb      	strb	r3, [r7, #7]
    SUBGRF_WriteRegister( REG_ANA_LNA, regAnaLna & ~( 1 << 0 ) );
 801d664:	79fb      	ldrb	r3, [r7, #7]
 801d666:	f023 0301 	bic.w	r3, r3, #1
 801d66a:	b2db      	uxtb	r3, r3
 801d66c:	4619      	mov	r1, r3
 801d66e:	f640 00e2 	movw	r0, #2274	@ 0x8e2
 801d672:	f000 fde7 	bl	801e244 <SUBGRF_WriteRegister>

    regAnaMixer = SUBGRF_ReadRegister( REG_ANA_MIXER );
 801d676:	f640 00e5 	movw	r0, #2277	@ 0x8e5
 801d67a:	f000 fe05 	bl	801e288 <SUBGRF_ReadRegister>
 801d67e:	4603      	mov	r3, r0
 801d680:	71bb      	strb	r3, [r7, #6]
    SUBGRF_WriteRegister( REG_ANA_MIXER, regAnaMixer & ~( 1 << 7 ) );
 801d682:	79bb      	ldrb	r3, [r7, #6]
 801d684:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 801d688:	b2db      	uxtb	r3, r3
 801d68a:	4619      	mov	r1, r3
 801d68c:	f640 00e5 	movw	r0, #2277	@ 0x8e5
 801d690:	f000 fdd8 	bl	801e244 <SUBGRF_WriteRegister>

    // Set radio in continuous reception
    SUBGRF_SetRx( 0xFFFFFF ); // Rx Continuous
 801d694:	f06f 407f 	mvn.w	r0, #4278190080	@ 0xff000000
 801d698:	f000 f88c 	bl	801d7b4 <SUBGRF_SetRx>

    SUBGRF_ReadRegisters( RANDOM_NUMBER_GENERATORBASEADDR, ( uint8_t* )&number, 4 );
 801d69c:	463b      	mov	r3, r7
 801d69e:	2204      	movs	r2, #4
 801d6a0:	4619      	mov	r1, r3
 801d6a2:	f640 0019 	movw	r0, #2073	@ 0x819
 801d6a6:	f000 fe31 	bl	801e30c <SUBGRF_ReadRegisters>

    SUBGRF_SetStandby( STDBY_RC );
 801d6aa:	2000      	movs	r0, #0
 801d6ac:	f000 f846 	bl	801d73c <SUBGRF_SetStandby>

    SUBGRF_WriteRegister( REG_ANA_LNA, regAnaLna );
 801d6b0:	79fb      	ldrb	r3, [r7, #7]
 801d6b2:	4619      	mov	r1, r3
 801d6b4:	f640 00e2 	movw	r0, #2274	@ 0x8e2
 801d6b8:	f000 fdc4 	bl	801e244 <SUBGRF_WriteRegister>
    SUBGRF_WriteRegister( REG_ANA_MIXER, regAnaMixer );
 801d6bc:	79bb      	ldrb	r3, [r7, #6]
 801d6be:	4619      	mov	r1, r3
 801d6c0:	f640 00e5 	movw	r0, #2277	@ 0x8e5
 801d6c4:	f000 fdbe 	bl	801e244 <SUBGRF_WriteRegister>

    return number;
 801d6c8:	683b      	ldr	r3, [r7, #0]
}
 801d6ca:	4618      	mov	r0, r3
 801d6cc:	3708      	adds	r7, #8
 801d6ce:	46bd      	mov	sp, r7
 801d6d0:	bd80      	pop	{r7, pc}
	...

0801d6d4 <SUBGRF_SetSleep>:

void SUBGRF_SetSleep( SleepParams_t sleepConfig )
{
 801d6d4:	b580      	push	{r7, lr}
 801d6d6:	b084      	sub	sp, #16
 801d6d8:	af00      	add	r7, sp, #0
 801d6da:	7138      	strb	r0, [r7, #4]
    /* switch the antenna OFF by SW */
    RBI_ConfigRFSwitch(RBI_SWITCH_OFF);
 801d6dc:	2000      	movs	r0, #0
 801d6de:	f7ee fb4e 	bl	800bd7e <RBI_ConfigRFSwitch>

    Radio_SMPS_Set(SMPS_DRIVE_SETTING_DEFAULT);
 801d6e2:	2002      	movs	r0, #2
 801d6e4:	f000 ffc0 	bl	801e668 <Radio_SMPS_Set>

    uint8_t value = ( ( ( uint8_t )sleepConfig.Fields.WarmStart << 2 ) |
 801d6e8:	793b      	ldrb	r3, [r7, #4]
 801d6ea:	f3c3 0380 	ubfx	r3, r3, #2, #1
 801d6ee:	b2db      	uxtb	r3, r3
 801d6f0:	b25b      	sxtb	r3, r3
 801d6f2:	009b      	lsls	r3, r3, #2
 801d6f4:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )sleepConfig.Fields.Reset << 1 ) |
 801d6f6:	793b      	ldrb	r3, [r7, #4]
 801d6f8:	f3c3 0340 	ubfx	r3, r3, #1, #1
 801d6fc:	b2db      	uxtb	r3, r3
    uint8_t value = ( ( ( uint8_t )sleepConfig.Fields.WarmStart << 2 ) |
 801d6fe:	b25b      	sxtb	r3, r3
 801d700:	005b      	lsls	r3, r3, #1
 801d702:	b25b      	sxtb	r3, r3
 801d704:	4313      	orrs	r3, r2
 801d706:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )sleepConfig.Fields.WakeUpRTC ) );
 801d708:	793b      	ldrb	r3, [r7, #4]
 801d70a:	f3c3 0300 	ubfx	r3, r3, #0, #1
 801d70e:	b2db      	uxtb	r3, r3
 801d710:	b25b      	sxtb	r3, r3
                      ( ( uint8_t )sleepConfig.Fields.Reset << 1 ) |
 801d712:	4313      	orrs	r3, r2
 801d714:	b25b      	sxtb	r3, r3
 801d716:	b2db      	uxtb	r3, r3
    uint8_t value = ( ( ( uint8_t )sleepConfig.Fields.WarmStart << 2 ) |
 801d718:	73fb      	strb	r3, [r7, #15]
    SUBGRF_WriteCommand( RADIO_SET_SLEEP, &value, 1 );
 801d71a:	f107 030f 	add.w	r3, r7, #15
 801d71e:	2201      	movs	r2, #1
 801d720:	4619      	mov	r1, r3
 801d722:	2084      	movs	r0, #132	@ 0x84
 801d724:	f000 fe58 	bl	801e3d8 <SUBGRF_WriteCommand>
    OperatingMode = MODE_SLEEP;
 801d728:	4b03      	ldr	r3, [pc, #12]	@ (801d738 <SUBGRF_SetSleep+0x64>)
 801d72a:	2200      	movs	r2, #0
 801d72c:	701a      	strb	r2, [r3, #0]
}
 801d72e:	bf00      	nop
 801d730:	3710      	adds	r7, #16
 801d732:	46bd      	mov	sp, r7
 801d734:	bd80      	pop	{r7, pc}
 801d736:	bf00      	nop
 801d738:	20002140 	.word	0x20002140

0801d73c <SUBGRF_SetStandby>:

void SUBGRF_SetStandby( RadioStandbyModes_t standbyConfig )
{
 801d73c:	b580      	push	{r7, lr}
 801d73e:	b082      	sub	sp, #8
 801d740:	af00      	add	r7, sp, #0
 801d742:	4603      	mov	r3, r0
 801d744:	71fb      	strb	r3, [r7, #7]
    SUBGRF_WriteCommand( RADIO_SET_STANDBY, ( uint8_t* )&standbyConfig, 1 );
 801d746:	1dfb      	adds	r3, r7, #7
 801d748:	2201      	movs	r2, #1
 801d74a:	4619      	mov	r1, r3
 801d74c:	2080      	movs	r0, #128	@ 0x80
 801d74e:	f000 fe43 	bl	801e3d8 <SUBGRF_WriteCommand>
    if( standbyConfig == STDBY_RC )
 801d752:	79fb      	ldrb	r3, [r7, #7]
 801d754:	2b00      	cmp	r3, #0
 801d756:	d103      	bne.n	801d760 <SUBGRF_SetStandby+0x24>
    {
        OperatingMode = MODE_STDBY_RC;
 801d758:	4b05      	ldr	r3, [pc, #20]	@ (801d770 <SUBGRF_SetStandby+0x34>)
 801d75a:	2201      	movs	r2, #1
 801d75c:	701a      	strb	r2, [r3, #0]
    }
    else
    {
        OperatingMode = MODE_STDBY_XOSC;
    }
}
 801d75e:	e002      	b.n	801d766 <SUBGRF_SetStandby+0x2a>
        OperatingMode = MODE_STDBY_XOSC;
 801d760:	4b03      	ldr	r3, [pc, #12]	@ (801d770 <SUBGRF_SetStandby+0x34>)
 801d762:	2202      	movs	r2, #2
 801d764:	701a      	strb	r2, [r3, #0]
}
 801d766:	bf00      	nop
 801d768:	3708      	adds	r7, #8
 801d76a:	46bd      	mov	sp, r7
 801d76c:	bd80      	pop	{r7, pc}
 801d76e:	bf00      	nop
 801d770:	20002140 	.word	0x20002140

0801d774 <SUBGRF_SetTx>:
    SUBGRF_WriteCommand( RADIO_SET_FS, 0, 0 );
    OperatingMode = MODE_FS;
}

void SUBGRF_SetTx( uint32_t timeout )
{
 801d774:	b580      	push	{r7, lr}
 801d776:	b084      	sub	sp, #16
 801d778:	af00      	add	r7, sp, #0
 801d77a:	6078      	str	r0, [r7, #4]
    uint8_t buf[3];

    OperatingMode = MODE_TX;
 801d77c:	4b0c      	ldr	r3, [pc, #48]	@ (801d7b0 <SUBGRF_SetTx+0x3c>)
 801d77e:	2204      	movs	r2, #4
 801d780:	701a      	strb	r2, [r3, #0]

    buf[0] = ( uint8_t )( ( timeout >> 16 ) & 0xFF );
 801d782:	687b      	ldr	r3, [r7, #4]
 801d784:	0c1b      	lsrs	r3, r3, #16
 801d786:	b2db      	uxtb	r3, r3
 801d788:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( ( timeout >> 8 ) & 0xFF );
 801d78a:	687b      	ldr	r3, [r7, #4]
 801d78c:	0a1b      	lsrs	r3, r3, #8
 801d78e:	b2db      	uxtb	r3, r3
 801d790:	737b      	strb	r3, [r7, #13]
    buf[2] = ( uint8_t )( timeout & 0xFF );
 801d792:	687b      	ldr	r3, [r7, #4]
 801d794:	b2db      	uxtb	r3, r3
 801d796:	73bb      	strb	r3, [r7, #14]
    SUBGRF_WriteCommand( RADIO_SET_TX, buf, 3 );
 801d798:	f107 030c 	add.w	r3, r7, #12
 801d79c:	2203      	movs	r2, #3
 801d79e:	4619      	mov	r1, r3
 801d7a0:	2083      	movs	r0, #131	@ 0x83
 801d7a2:	f000 fe19 	bl	801e3d8 <SUBGRF_WriteCommand>
}
 801d7a6:	bf00      	nop
 801d7a8:	3710      	adds	r7, #16
 801d7aa:	46bd      	mov	sp, r7
 801d7ac:	bd80      	pop	{r7, pc}
 801d7ae:	bf00      	nop
 801d7b0:	20002140 	.word	0x20002140

0801d7b4 <SUBGRF_SetRx>:

void SUBGRF_SetRx( uint32_t timeout )
{
 801d7b4:	b580      	push	{r7, lr}
 801d7b6:	b084      	sub	sp, #16
 801d7b8:	af00      	add	r7, sp, #0
 801d7ba:	6078      	str	r0, [r7, #4]
    uint8_t buf[3];

    OperatingMode = MODE_RX;
 801d7bc:	4b0c      	ldr	r3, [pc, #48]	@ (801d7f0 <SUBGRF_SetRx+0x3c>)
 801d7be:	2205      	movs	r2, #5
 801d7c0:	701a      	strb	r2, [r3, #0]

    buf[0] = ( uint8_t )( ( timeout >> 16 ) & 0xFF );
 801d7c2:	687b      	ldr	r3, [r7, #4]
 801d7c4:	0c1b      	lsrs	r3, r3, #16
 801d7c6:	b2db      	uxtb	r3, r3
 801d7c8:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( ( timeout >> 8 ) & 0xFF );
 801d7ca:	687b      	ldr	r3, [r7, #4]
 801d7cc:	0a1b      	lsrs	r3, r3, #8
 801d7ce:	b2db      	uxtb	r3, r3
 801d7d0:	737b      	strb	r3, [r7, #13]
    buf[2] = ( uint8_t )( timeout & 0xFF );
 801d7d2:	687b      	ldr	r3, [r7, #4]
 801d7d4:	b2db      	uxtb	r3, r3
 801d7d6:	73bb      	strb	r3, [r7, #14]
    SUBGRF_WriteCommand( RADIO_SET_RX, buf, 3 );
 801d7d8:	f107 030c 	add.w	r3, r7, #12
 801d7dc:	2203      	movs	r2, #3
 801d7de:	4619      	mov	r1, r3
 801d7e0:	2082      	movs	r0, #130	@ 0x82
 801d7e2:	f000 fdf9 	bl	801e3d8 <SUBGRF_WriteCommand>
}
 801d7e6:	bf00      	nop
 801d7e8:	3710      	adds	r7, #16
 801d7ea:	46bd      	mov	sp, r7
 801d7ec:	bd80      	pop	{r7, pc}
 801d7ee:	bf00      	nop
 801d7f0:	20002140 	.word	0x20002140

0801d7f4 <SUBGRF_SetRxBoosted>:

void SUBGRF_SetRxBoosted( uint32_t timeout )
{
 801d7f4:	b580      	push	{r7, lr}
 801d7f6:	b084      	sub	sp, #16
 801d7f8:	af00      	add	r7, sp, #0
 801d7fa:	6078      	str	r0, [r7, #4]
    uint8_t buf[3];

    OperatingMode = MODE_RX;
 801d7fc:	4b0e      	ldr	r3, [pc, #56]	@ (801d838 <SUBGRF_SetRxBoosted+0x44>)
 801d7fe:	2205      	movs	r2, #5
 801d800:	701a      	strb	r2, [r3, #0]

    SUBGRF_WriteRegister( REG_RX_GAIN, 0x97 ); // max LNA gain, increase current by ~2mA for around ~3dB in sensitivity
 801d802:	2197      	movs	r1, #151	@ 0x97
 801d804:	f640 00ac 	movw	r0, #2220	@ 0x8ac
 801d808:	f000 fd1c 	bl	801e244 <SUBGRF_WriteRegister>

    buf[0] = ( uint8_t )( ( timeout >> 16 ) & 0xFF );
 801d80c:	687b      	ldr	r3, [r7, #4]
 801d80e:	0c1b      	lsrs	r3, r3, #16
 801d810:	b2db      	uxtb	r3, r3
 801d812:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( ( timeout >> 8 ) & 0xFF );
 801d814:	687b      	ldr	r3, [r7, #4]
 801d816:	0a1b      	lsrs	r3, r3, #8
 801d818:	b2db      	uxtb	r3, r3
 801d81a:	737b      	strb	r3, [r7, #13]
    buf[2] = ( uint8_t )( timeout & 0xFF );
 801d81c:	687b      	ldr	r3, [r7, #4]
 801d81e:	b2db      	uxtb	r3, r3
 801d820:	73bb      	strb	r3, [r7, #14]
    SUBGRF_WriteCommand( RADIO_SET_RX, buf, 3 );
 801d822:	f107 030c 	add.w	r3, r7, #12
 801d826:	2203      	movs	r2, #3
 801d828:	4619      	mov	r1, r3
 801d82a:	2082      	movs	r0, #130	@ 0x82
 801d82c:	f000 fdd4 	bl	801e3d8 <SUBGRF_WriteCommand>
}
 801d830:	bf00      	nop
 801d832:	3710      	adds	r7, #16
 801d834:	46bd      	mov	sp, r7
 801d836:	bd80      	pop	{r7, pc}
 801d838:	20002140 	.word	0x20002140

0801d83c <SUBGRF_SetRxDutyCycle>:

void SUBGRF_SetRxDutyCycle( uint32_t rxTime, uint32_t sleepTime )
{
 801d83c:	b580      	push	{r7, lr}
 801d83e:	b084      	sub	sp, #16
 801d840:	af00      	add	r7, sp, #0
 801d842:	6078      	str	r0, [r7, #4]
 801d844:	6039      	str	r1, [r7, #0]
    uint8_t buf[6];

    buf[0] = ( uint8_t )( ( rxTime >> 16 ) & 0xFF );
 801d846:	687b      	ldr	r3, [r7, #4]
 801d848:	0c1b      	lsrs	r3, r3, #16
 801d84a:	b2db      	uxtb	r3, r3
 801d84c:	723b      	strb	r3, [r7, #8]
    buf[1] = ( uint8_t )( ( rxTime >> 8 ) & 0xFF );
 801d84e:	687b      	ldr	r3, [r7, #4]
 801d850:	0a1b      	lsrs	r3, r3, #8
 801d852:	b2db      	uxtb	r3, r3
 801d854:	727b      	strb	r3, [r7, #9]
    buf[2] = ( uint8_t )( rxTime & 0xFF );
 801d856:	687b      	ldr	r3, [r7, #4]
 801d858:	b2db      	uxtb	r3, r3
 801d85a:	72bb      	strb	r3, [r7, #10]
    buf[3] = ( uint8_t )( ( sleepTime >> 16 ) & 0xFF );
 801d85c:	683b      	ldr	r3, [r7, #0]
 801d85e:	0c1b      	lsrs	r3, r3, #16
 801d860:	b2db      	uxtb	r3, r3
 801d862:	72fb      	strb	r3, [r7, #11]
    buf[4] = ( uint8_t )( ( sleepTime >> 8 ) & 0xFF );
 801d864:	683b      	ldr	r3, [r7, #0]
 801d866:	0a1b      	lsrs	r3, r3, #8
 801d868:	b2db      	uxtb	r3, r3
 801d86a:	733b      	strb	r3, [r7, #12]
    buf[5] = ( uint8_t )( sleepTime & 0xFF );
 801d86c:	683b      	ldr	r3, [r7, #0]
 801d86e:	b2db      	uxtb	r3, r3
 801d870:	737b      	strb	r3, [r7, #13]
    SUBGRF_WriteCommand( RADIO_SET_RXDUTYCYCLE, buf, 6 );
 801d872:	f107 0308 	add.w	r3, r7, #8
 801d876:	2206      	movs	r2, #6
 801d878:	4619      	mov	r1, r3
 801d87a:	2094      	movs	r0, #148	@ 0x94
 801d87c:	f000 fdac 	bl	801e3d8 <SUBGRF_WriteCommand>
    OperatingMode = MODE_RX_DC;
 801d880:	4b03      	ldr	r3, [pc, #12]	@ (801d890 <SUBGRF_SetRxDutyCycle+0x54>)
 801d882:	2206      	movs	r2, #6
 801d884:	701a      	strb	r2, [r3, #0]
}
 801d886:	bf00      	nop
 801d888:	3710      	adds	r7, #16
 801d88a:	46bd      	mov	sp, r7
 801d88c:	bd80      	pop	{r7, pc}
 801d88e:	bf00      	nop
 801d890:	20002140 	.word	0x20002140

0801d894 <SUBGRF_SetCad>:

void SUBGRF_SetCad( void )
{
 801d894:	b580      	push	{r7, lr}
 801d896:	af00      	add	r7, sp, #0
    SUBGRF_WriteCommand( RADIO_SET_CAD, 0, 0 );
 801d898:	2200      	movs	r2, #0
 801d89a:	2100      	movs	r1, #0
 801d89c:	20c5      	movs	r0, #197	@ 0xc5
 801d89e:	f000 fd9b 	bl	801e3d8 <SUBGRF_WriteCommand>
    OperatingMode = MODE_CAD;
 801d8a2:	4b02      	ldr	r3, [pc, #8]	@ (801d8ac <SUBGRF_SetCad+0x18>)
 801d8a4:	2207      	movs	r2, #7
 801d8a6:	701a      	strb	r2, [r3, #0]
}
 801d8a8:	bf00      	nop
 801d8aa:	bd80      	pop	{r7, pc}
 801d8ac:	20002140 	.word	0x20002140

0801d8b0 <SUBGRF_SetTxContinuousWave>:

void SUBGRF_SetTxContinuousWave( void )
{
 801d8b0:	b580      	push	{r7, lr}
 801d8b2:	af00      	add	r7, sp, #0
    SUBGRF_WriteCommand( RADIO_SET_TXCONTINUOUSWAVE, 0, 0 );
 801d8b4:	2200      	movs	r2, #0
 801d8b6:	2100      	movs	r1, #0
 801d8b8:	20d1      	movs	r0, #209	@ 0xd1
 801d8ba:	f000 fd8d 	bl	801e3d8 <SUBGRF_WriteCommand>
}
 801d8be:	bf00      	nop
 801d8c0:	bd80      	pop	{r7, pc}

0801d8c2 <SUBGRF_SetTxInfinitePreamble>:

void SUBGRF_SetTxInfinitePreamble( void )
{
 801d8c2:	b580      	push	{r7, lr}
 801d8c4:	af00      	add	r7, sp, #0
    SUBGRF_WriteCommand( RADIO_SET_TXCONTINUOUSPREAMBLE, 0, 0 );
 801d8c6:	2200      	movs	r2, #0
 801d8c8:	2100      	movs	r1, #0
 801d8ca:	20d2      	movs	r0, #210	@ 0xd2
 801d8cc:	f000 fd84 	bl	801e3d8 <SUBGRF_WriteCommand>
}
 801d8d0:	bf00      	nop
 801d8d2:	bd80      	pop	{r7, pc}

0801d8d4 <SUBGRF_SetStopRxTimerOnPreambleDetect>:

void SUBGRF_SetStopRxTimerOnPreambleDetect( bool enable )
{
 801d8d4:	b580      	push	{r7, lr}
 801d8d6:	b082      	sub	sp, #8
 801d8d8:	af00      	add	r7, sp, #0
 801d8da:	4603      	mov	r3, r0
 801d8dc:	71fb      	strb	r3, [r7, #7]
    SUBGRF_WriteCommand( RADIO_SET_STOPRXTIMERONPREAMBLE, ( uint8_t* )&enable, 1 );
 801d8de:	1dfb      	adds	r3, r7, #7
 801d8e0:	2201      	movs	r2, #1
 801d8e2:	4619      	mov	r1, r3
 801d8e4:	209f      	movs	r0, #159	@ 0x9f
 801d8e6:	f000 fd77 	bl	801e3d8 <SUBGRF_WriteCommand>
}
 801d8ea:	bf00      	nop
 801d8ec:	3708      	adds	r7, #8
 801d8ee:	46bd      	mov	sp, r7
 801d8f0:	bd80      	pop	{r7, pc}

0801d8f2 <SUBGRF_SetLoRaSymbNumTimeout>:

void SUBGRF_SetLoRaSymbNumTimeout( uint8_t symbNum )
{
 801d8f2:	b580      	push	{r7, lr}
 801d8f4:	b084      	sub	sp, #16
 801d8f6:	af00      	add	r7, sp, #0
 801d8f8:	4603      	mov	r3, r0
 801d8fa:	71fb      	strb	r3, [r7, #7]
    SUBGRF_WriteCommand( RADIO_SET_LORASYMBTIMEOUT, &symbNum, 1 );
 801d8fc:	1dfb      	adds	r3, r7, #7
 801d8fe:	2201      	movs	r2, #1
 801d900:	4619      	mov	r1, r3
 801d902:	20a0      	movs	r0, #160	@ 0xa0
 801d904:	f000 fd68 	bl	801e3d8 <SUBGRF_WriteCommand>

    if( symbNum >= 64 )
 801d908:	79fb      	ldrb	r3, [r7, #7]
 801d90a:	2b3f      	cmp	r3, #63	@ 0x3f
 801d90c:	d91c      	bls.n	801d948 <SUBGRF_SetLoRaSymbNumTimeout+0x56>
    {
        uint8_t mant = symbNum >> 1;
 801d90e:	79fb      	ldrb	r3, [r7, #7]
 801d910:	085b      	lsrs	r3, r3, #1
 801d912:	73fb      	strb	r3, [r7, #15]
        uint8_t exp  = 0;
 801d914:	2300      	movs	r3, #0
 801d916:	73bb      	strb	r3, [r7, #14]
        uint8_t reg  = 0;
 801d918:	2300      	movs	r3, #0
 801d91a:	737b      	strb	r3, [r7, #13]

        while( mant > 31 )
 801d91c:	e005      	b.n	801d92a <SUBGRF_SetLoRaSymbNumTimeout+0x38>
        {
            mant >>= 2;
 801d91e:	7bfb      	ldrb	r3, [r7, #15]
 801d920:	089b      	lsrs	r3, r3, #2
 801d922:	73fb      	strb	r3, [r7, #15]
            exp++;
 801d924:	7bbb      	ldrb	r3, [r7, #14]
 801d926:	3301      	adds	r3, #1
 801d928:	73bb      	strb	r3, [r7, #14]
        while( mant > 31 )
 801d92a:	7bfb      	ldrb	r3, [r7, #15]
 801d92c:	2b1f      	cmp	r3, #31
 801d92e:	d8f6      	bhi.n	801d91e <SUBGRF_SetLoRaSymbNumTimeout+0x2c>
        }

        reg = exp + ( mant << 3 );
 801d930:	7bfb      	ldrb	r3, [r7, #15]
 801d932:	00db      	lsls	r3, r3, #3
 801d934:	b2da      	uxtb	r2, r3
 801d936:	7bbb      	ldrb	r3, [r7, #14]
 801d938:	4413      	add	r3, r2
 801d93a:	737b      	strb	r3, [r7, #13]
        SUBGRF_WriteRegister( REG_LR_SYNCH_TIMEOUT, reg );
 801d93c:	7b7b      	ldrb	r3, [r7, #13]
 801d93e:	4619      	mov	r1, r3
 801d940:	f240 7006 	movw	r0, #1798	@ 0x706
 801d944:	f000 fc7e 	bl	801e244 <SUBGRF_WriteRegister>
    }
}
 801d948:	bf00      	nop
 801d94a:	3710      	adds	r7, #16
 801d94c:	46bd      	mov	sp, r7
 801d94e:	bd80      	pop	{r7, pc}

0801d950 <SUBGRF_SetRegulatorMode>:

void SUBGRF_SetRegulatorMode( void )
{
 801d950:	b580      	push	{r7, lr}
 801d952:	b082      	sub	sp, #8
 801d954:	af00      	add	r7, sp, #0
    RadioRegulatorMode_t mode;

    if ( ( 1UL == RBI_IsDCDC() ) && ( 1UL == DCDC_ENABLE ) )
 801d956:	f7ee fa2e 	bl	800bdb6 <RBI_IsDCDC>
 801d95a:	4603      	mov	r3, r0
 801d95c:	2b01      	cmp	r3, #1
 801d95e:	d102      	bne.n	801d966 <SUBGRF_SetRegulatorMode+0x16>
    {
        mode = USE_DCDC ;
 801d960:	2301      	movs	r3, #1
 801d962:	71fb      	strb	r3, [r7, #7]
 801d964:	e001      	b.n	801d96a <SUBGRF_SetRegulatorMode+0x1a>
    }
    else
    {
        mode = USE_LDO ;
 801d966:	2300      	movs	r3, #0
 801d968:	71fb      	strb	r3, [r7, #7]
    }
    SUBGRF_WriteCommand( RADIO_SET_REGULATORMODE, ( uint8_t* )&mode, 1 );
 801d96a:	1dfb      	adds	r3, r7, #7
 801d96c:	2201      	movs	r2, #1
 801d96e:	4619      	mov	r1, r3
 801d970:	2096      	movs	r0, #150	@ 0x96
 801d972:	f000 fd31 	bl	801e3d8 <SUBGRF_WriteCommand>
}
 801d976:	bf00      	nop
 801d978:	3708      	adds	r7, #8
 801d97a:	46bd      	mov	sp, r7
 801d97c:	bd80      	pop	{r7, pc}

0801d97e <SUBGRF_Calibrate>:

void SUBGRF_Calibrate( CalibrationParams_t calibParam )
{
 801d97e:	b580      	push	{r7, lr}
 801d980:	b084      	sub	sp, #16
 801d982:	af00      	add	r7, sp, #0
 801d984:	7138      	strb	r0, [r7, #4]
    uint8_t value = ( ( ( uint8_t )calibParam.Fields.ImgEnable << 6 ) |
 801d986:	793b      	ldrb	r3, [r7, #4]
 801d988:	f3c3 1380 	ubfx	r3, r3, #6, #1
 801d98c:	b2db      	uxtb	r3, r3
 801d98e:	b25b      	sxtb	r3, r3
 801d990:	019b      	lsls	r3, r3, #6
 801d992:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.ADCBulkPEnable << 5 ) |
 801d994:	793b      	ldrb	r3, [r7, #4]
 801d996:	f3c3 1340 	ubfx	r3, r3, #5, #1
 801d99a:	b2db      	uxtb	r3, r3
    uint8_t value = ( ( ( uint8_t )calibParam.Fields.ImgEnable << 6 ) |
 801d99c:	b25b      	sxtb	r3, r3
 801d99e:	015b      	lsls	r3, r3, #5
 801d9a0:	b25b      	sxtb	r3, r3
 801d9a2:	4313      	orrs	r3, r2
 801d9a4:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.ADCBulkNEnable << 4 ) |
 801d9a6:	793b      	ldrb	r3, [r7, #4]
 801d9a8:	f3c3 1300 	ubfx	r3, r3, #4, #1
 801d9ac:	b2db      	uxtb	r3, r3
                      ( ( uint8_t )calibParam.Fields.ADCBulkPEnable << 5 ) |
 801d9ae:	b25b      	sxtb	r3, r3
 801d9b0:	011b      	lsls	r3, r3, #4
 801d9b2:	b25b      	sxtb	r3, r3
 801d9b4:	4313      	orrs	r3, r2
 801d9b6:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.ADCPulseEnable << 3 ) |
 801d9b8:	793b      	ldrb	r3, [r7, #4]
 801d9ba:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 801d9be:	b2db      	uxtb	r3, r3
                      ( ( uint8_t )calibParam.Fields.ADCBulkNEnable << 4 ) |
 801d9c0:	b25b      	sxtb	r3, r3
 801d9c2:	00db      	lsls	r3, r3, #3
 801d9c4:	b25b      	sxtb	r3, r3
 801d9c6:	4313      	orrs	r3, r2
 801d9c8:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.PLLEnable << 2 ) |
 801d9ca:	793b      	ldrb	r3, [r7, #4]
 801d9cc:	f3c3 0380 	ubfx	r3, r3, #2, #1
 801d9d0:	b2db      	uxtb	r3, r3
                      ( ( uint8_t )calibParam.Fields.ADCPulseEnable << 3 ) |
 801d9d2:	b25b      	sxtb	r3, r3
 801d9d4:	009b      	lsls	r3, r3, #2
 801d9d6:	b25b      	sxtb	r3, r3
 801d9d8:	4313      	orrs	r3, r2
 801d9da:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.RC13MEnable << 1 ) |
 801d9dc:	793b      	ldrb	r3, [r7, #4]
 801d9de:	f3c3 0340 	ubfx	r3, r3, #1, #1
 801d9e2:	b2db      	uxtb	r3, r3
                      ( ( uint8_t )calibParam.Fields.PLLEnable << 2 ) |
 801d9e4:	b25b      	sxtb	r3, r3
 801d9e6:	005b      	lsls	r3, r3, #1
 801d9e8:	b25b      	sxtb	r3, r3
 801d9ea:	4313      	orrs	r3, r2
 801d9ec:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.RC64KEnable ) );
 801d9ee:	793b      	ldrb	r3, [r7, #4]
 801d9f0:	f3c3 0300 	ubfx	r3, r3, #0, #1
 801d9f4:	b2db      	uxtb	r3, r3
 801d9f6:	b25b      	sxtb	r3, r3
                      ( ( uint8_t )calibParam.Fields.RC13MEnable << 1 ) |
 801d9f8:	4313      	orrs	r3, r2
 801d9fa:	b25b      	sxtb	r3, r3
 801d9fc:	b2db      	uxtb	r3, r3
    uint8_t value = ( ( ( uint8_t )calibParam.Fields.ImgEnable << 6 ) |
 801d9fe:	73fb      	strb	r3, [r7, #15]

    SUBGRF_WriteCommand( RADIO_CALIBRATE, &value, 1 );
 801da00:	f107 030f 	add.w	r3, r7, #15
 801da04:	2201      	movs	r2, #1
 801da06:	4619      	mov	r1, r3
 801da08:	2089      	movs	r0, #137	@ 0x89
 801da0a:	f000 fce5 	bl	801e3d8 <SUBGRF_WriteCommand>
}
 801da0e:	bf00      	nop
 801da10:	3710      	adds	r7, #16
 801da12:	46bd      	mov	sp, r7
 801da14:	bd80      	pop	{r7, pc}
	...

0801da18 <SUBGRF_CalibrateImage>:

void SUBGRF_CalibrateImage( uint32_t freq )
{
 801da18:	b580      	push	{r7, lr}
 801da1a:	b084      	sub	sp, #16
 801da1c:	af00      	add	r7, sp, #0
 801da1e:	6078      	str	r0, [r7, #4]
    uint8_t calFreq[2];

    if( freq > 900000000 )
 801da20:	687b      	ldr	r3, [r7, #4]
 801da22:	4a1d      	ldr	r2, [pc, #116]	@ (801da98 <SUBGRF_CalibrateImage+0x80>)
 801da24:	4293      	cmp	r3, r2
 801da26:	d904      	bls.n	801da32 <SUBGRF_CalibrateImage+0x1a>
    {
        calFreq[0] = 0xE1;
 801da28:	23e1      	movs	r3, #225	@ 0xe1
 801da2a:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0xE9;
 801da2c:	23e9      	movs	r3, #233	@ 0xe9
 801da2e:	737b      	strb	r3, [r7, #13]
 801da30:	e027      	b.n	801da82 <SUBGRF_CalibrateImage+0x6a>
    }
    else if( freq > 850000000 )
 801da32:	687b      	ldr	r3, [r7, #4]
 801da34:	4a19      	ldr	r2, [pc, #100]	@ (801da9c <SUBGRF_CalibrateImage+0x84>)
 801da36:	4293      	cmp	r3, r2
 801da38:	d904      	bls.n	801da44 <SUBGRF_CalibrateImage+0x2c>
    {
        calFreq[0] = 0xD7;
 801da3a:	23d7      	movs	r3, #215	@ 0xd7
 801da3c:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0xDB;
 801da3e:	23db      	movs	r3, #219	@ 0xdb
 801da40:	737b      	strb	r3, [r7, #13]
 801da42:	e01e      	b.n	801da82 <SUBGRF_CalibrateImage+0x6a>
    }
    else if( freq > 770000000 )
 801da44:	687b      	ldr	r3, [r7, #4]
 801da46:	4a16      	ldr	r2, [pc, #88]	@ (801daa0 <SUBGRF_CalibrateImage+0x88>)
 801da48:	4293      	cmp	r3, r2
 801da4a:	d904      	bls.n	801da56 <SUBGRF_CalibrateImage+0x3e>
    {
        calFreq[0] = 0xC1;
 801da4c:	23c1      	movs	r3, #193	@ 0xc1
 801da4e:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0xC5;
 801da50:	23c5      	movs	r3, #197	@ 0xc5
 801da52:	737b      	strb	r3, [r7, #13]
 801da54:	e015      	b.n	801da82 <SUBGRF_CalibrateImage+0x6a>
    }
    else if( freq > 460000000 )
 801da56:	687b      	ldr	r3, [r7, #4]
 801da58:	4a12      	ldr	r2, [pc, #72]	@ (801daa4 <SUBGRF_CalibrateImage+0x8c>)
 801da5a:	4293      	cmp	r3, r2
 801da5c:	d904      	bls.n	801da68 <SUBGRF_CalibrateImage+0x50>
    {
        calFreq[0] = 0x75;
 801da5e:	2375      	movs	r3, #117	@ 0x75
 801da60:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0x81;
 801da62:	2381      	movs	r3, #129	@ 0x81
 801da64:	737b      	strb	r3, [r7, #13]
 801da66:	e00c      	b.n	801da82 <SUBGRF_CalibrateImage+0x6a>
    }
    else if( freq > 425000000 )
 801da68:	687b      	ldr	r3, [r7, #4]
 801da6a:	4a0f      	ldr	r2, [pc, #60]	@ (801daa8 <SUBGRF_CalibrateImage+0x90>)
 801da6c:	4293      	cmp	r3, r2
 801da6e:	d904      	bls.n	801da7a <SUBGRF_CalibrateImage+0x62>
    {
        calFreq[0] = 0x6B;
 801da70:	236b      	movs	r3, #107	@ 0x6b
 801da72:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0x6F;
 801da74:	236f      	movs	r3, #111	@ 0x6f
 801da76:	737b      	strb	r3, [r7, #13]
 801da78:	e003      	b.n	801da82 <SUBGRF_CalibrateImage+0x6a>
    }
    else /* freq <= 425000000*/
    {
        /* [ 156MHz - 171MHz ] */
        calFreq[0] = 0x29;
 801da7a:	2329      	movs	r3, #41	@ 0x29
 801da7c:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0x2B ;
 801da7e:	232b      	movs	r3, #43	@ 0x2b
 801da80:	737b      	strb	r3, [r7, #13]
    }
    SUBGRF_WriteCommand( RADIO_CALIBRATEIMAGE, calFreq, 2 );
 801da82:	f107 030c 	add.w	r3, r7, #12
 801da86:	2202      	movs	r2, #2
 801da88:	4619      	mov	r1, r3
 801da8a:	2098      	movs	r0, #152	@ 0x98
 801da8c:	f000 fca4 	bl	801e3d8 <SUBGRF_WriteCommand>
}
 801da90:	bf00      	nop
 801da92:	3710      	adds	r7, #16
 801da94:	46bd      	mov	sp, r7
 801da96:	bd80      	pop	{r7, pc}
 801da98:	35a4e900 	.word	0x35a4e900
 801da9c:	32a9f880 	.word	0x32a9f880
 801daa0:	2de54480 	.word	0x2de54480
 801daa4:	1b6b0b00 	.word	0x1b6b0b00
 801daa8:	1954fc40 	.word	0x1954fc40

0801daac <SUBGRF_SetPaConfig>:

void SUBGRF_SetPaConfig( uint8_t paDutyCycle, uint8_t hpMax, uint8_t deviceSel, uint8_t paLut )
{
 801daac:	b590      	push	{r4, r7, lr}
 801daae:	b085      	sub	sp, #20
 801dab0:	af00      	add	r7, sp, #0
 801dab2:	4604      	mov	r4, r0
 801dab4:	4608      	mov	r0, r1
 801dab6:	4611      	mov	r1, r2
 801dab8:	461a      	mov	r2, r3
 801daba:	4623      	mov	r3, r4
 801dabc:	71fb      	strb	r3, [r7, #7]
 801dabe:	4603      	mov	r3, r0
 801dac0:	71bb      	strb	r3, [r7, #6]
 801dac2:	460b      	mov	r3, r1
 801dac4:	717b      	strb	r3, [r7, #5]
 801dac6:	4613      	mov	r3, r2
 801dac8:	713b      	strb	r3, [r7, #4]
    uint8_t buf[4];

    buf[0] = paDutyCycle;
 801daca:	79fb      	ldrb	r3, [r7, #7]
 801dacc:	733b      	strb	r3, [r7, #12]
    buf[1] = hpMax;
 801dace:	79bb      	ldrb	r3, [r7, #6]
 801dad0:	737b      	strb	r3, [r7, #13]
    buf[2] = deviceSel;
 801dad2:	797b      	ldrb	r3, [r7, #5]
 801dad4:	73bb      	strb	r3, [r7, #14]
    buf[3] = paLut;
 801dad6:	793b      	ldrb	r3, [r7, #4]
 801dad8:	73fb      	strb	r3, [r7, #15]
    SUBGRF_WriteCommand( RADIO_SET_PACONFIG, buf, 4 );
 801dada:	f107 030c 	add.w	r3, r7, #12
 801dade:	2204      	movs	r2, #4
 801dae0:	4619      	mov	r1, r3
 801dae2:	2095      	movs	r0, #149	@ 0x95
 801dae4:	f000 fc78 	bl	801e3d8 <SUBGRF_WriteCommand>
}
 801dae8:	bf00      	nop
 801daea:	3714      	adds	r7, #20
 801daec:	46bd      	mov	sp, r7
 801daee:	bd90      	pop	{r4, r7, pc}

0801daf0 <SUBGRF_SetDioIrqParams>:
{
    SUBGRF_WriteCommand( RADIO_SET_TXFALLBACKMODE, &fallbackMode, 1 );
}

void SUBGRF_SetDioIrqParams( uint16_t irqMask, uint16_t dio1Mask, uint16_t dio2Mask, uint16_t dio3Mask )
{
 801daf0:	b590      	push	{r4, r7, lr}
 801daf2:	b085      	sub	sp, #20
 801daf4:	af00      	add	r7, sp, #0
 801daf6:	4604      	mov	r4, r0
 801daf8:	4608      	mov	r0, r1
 801dafa:	4611      	mov	r1, r2
 801dafc:	461a      	mov	r2, r3
 801dafe:	4623      	mov	r3, r4
 801db00:	80fb      	strh	r3, [r7, #6]
 801db02:	4603      	mov	r3, r0
 801db04:	80bb      	strh	r3, [r7, #4]
 801db06:	460b      	mov	r3, r1
 801db08:	807b      	strh	r3, [r7, #2]
 801db0a:	4613      	mov	r3, r2
 801db0c:	803b      	strh	r3, [r7, #0]
    uint8_t buf[8];

    buf[0] = ( uint8_t )( ( irqMask >> 8 ) & 0x00FF );
 801db0e:	88fb      	ldrh	r3, [r7, #6]
 801db10:	0a1b      	lsrs	r3, r3, #8
 801db12:	b29b      	uxth	r3, r3
 801db14:	b2db      	uxtb	r3, r3
 801db16:	723b      	strb	r3, [r7, #8]
    buf[1] = ( uint8_t )( irqMask & 0x00FF );
 801db18:	88fb      	ldrh	r3, [r7, #6]
 801db1a:	b2db      	uxtb	r3, r3
 801db1c:	727b      	strb	r3, [r7, #9]
    buf[2] = ( uint8_t )( ( dio1Mask >> 8 ) & 0x00FF );
 801db1e:	88bb      	ldrh	r3, [r7, #4]
 801db20:	0a1b      	lsrs	r3, r3, #8
 801db22:	b29b      	uxth	r3, r3
 801db24:	b2db      	uxtb	r3, r3
 801db26:	72bb      	strb	r3, [r7, #10]
    buf[3] = ( uint8_t )( dio1Mask & 0x00FF );
 801db28:	88bb      	ldrh	r3, [r7, #4]
 801db2a:	b2db      	uxtb	r3, r3
 801db2c:	72fb      	strb	r3, [r7, #11]
    buf[4] = ( uint8_t )( ( dio2Mask >> 8 ) & 0x00FF );
 801db2e:	887b      	ldrh	r3, [r7, #2]
 801db30:	0a1b      	lsrs	r3, r3, #8
 801db32:	b29b      	uxth	r3, r3
 801db34:	b2db      	uxtb	r3, r3
 801db36:	733b      	strb	r3, [r7, #12]
    buf[5] = ( uint8_t )( dio2Mask & 0x00FF );
 801db38:	887b      	ldrh	r3, [r7, #2]
 801db3a:	b2db      	uxtb	r3, r3
 801db3c:	737b      	strb	r3, [r7, #13]
    buf[6] = ( uint8_t )( ( dio3Mask >> 8 ) & 0x00FF );
 801db3e:	883b      	ldrh	r3, [r7, #0]
 801db40:	0a1b      	lsrs	r3, r3, #8
 801db42:	b29b      	uxth	r3, r3
 801db44:	b2db      	uxtb	r3, r3
 801db46:	73bb      	strb	r3, [r7, #14]
    buf[7] = ( uint8_t )( dio3Mask & 0x00FF );
 801db48:	883b      	ldrh	r3, [r7, #0]
 801db4a:	b2db      	uxtb	r3, r3
 801db4c:	73fb      	strb	r3, [r7, #15]
    SUBGRF_WriteCommand( RADIO_CFG_DIOIRQ, buf, 8 );
 801db4e:	f107 0308 	add.w	r3, r7, #8
 801db52:	2208      	movs	r2, #8
 801db54:	4619      	mov	r1, r3
 801db56:	2008      	movs	r0, #8
 801db58:	f000 fc3e 	bl	801e3d8 <SUBGRF_WriteCommand>
}
 801db5c:	bf00      	nop
 801db5e:	3714      	adds	r7, #20
 801db60:	46bd      	mov	sp, r7
 801db62:	bd90      	pop	{r4, r7, pc}

0801db64 <SUBGRF_SetTcxoMode>:
    SUBGRF_ReadCommand( RADIO_GET_IRQSTATUS, irqStatus, 2 );
    return ( irqStatus[0] << 8 ) | irqStatus[1];
}

void SUBGRF_SetTcxoMode (RadioTcxoCtrlVoltage_t tcxoVoltage, uint32_t timeout )
{
 801db64:	b580      	push	{r7, lr}
 801db66:	b084      	sub	sp, #16
 801db68:	af00      	add	r7, sp, #0
 801db6a:	4603      	mov	r3, r0
 801db6c:	6039      	str	r1, [r7, #0]
 801db6e:	71fb      	strb	r3, [r7, #7]
    uint8_t buf[4];

    buf[0] = tcxoVoltage & 0x07;
 801db70:	79fb      	ldrb	r3, [r7, #7]
 801db72:	f003 0307 	and.w	r3, r3, #7
 801db76:	b2db      	uxtb	r3, r3
 801db78:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( ( timeout >> 16 ) & 0xFF );
 801db7a:	683b      	ldr	r3, [r7, #0]
 801db7c:	0c1b      	lsrs	r3, r3, #16
 801db7e:	b2db      	uxtb	r3, r3
 801db80:	737b      	strb	r3, [r7, #13]
    buf[2] = ( uint8_t )( ( timeout >> 8 ) & 0xFF );
 801db82:	683b      	ldr	r3, [r7, #0]
 801db84:	0a1b      	lsrs	r3, r3, #8
 801db86:	b2db      	uxtb	r3, r3
 801db88:	73bb      	strb	r3, [r7, #14]
    buf[3] = ( uint8_t )( timeout & 0xFF );
 801db8a:	683b      	ldr	r3, [r7, #0]
 801db8c:	b2db      	uxtb	r3, r3
 801db8e:	73fb      	strb	r3, [r7, #15]

    SUBGRF_WriteCommand( RADIO_SET_TCXOMODE, buf, 4 );
 801db90:	f107 030c 	add.w	r3, r7, #12
 801db94:	2204      	movs	r2, #4
 801db96:	4619      	mov	r1, r3
 801db98:	2097      	movs	r0, #151	@ 0x97
 801db9a:	f000 fc1d 	bl	801e3d8 <SUBGRF_WriteCommand>
}
 801db9e:	bf00      	nop
 801dba0:	3710      	adds	r7, #16
 801dba2:	46bd      	mov	sp, r7
 801dba4:	bd80      	pop	{r7, pc}
	...

0801dba8 <SUBGRF_SetRfFrequency>:

void SUBGRF_SetRfFrequency( uint32_t frequency )
{
 801dba8:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 801dbac:	b084      	sub	sp, #16
 801dbae:	af00      	add	r7, sp, #0
 801dbb0:	6078      	str	r0, [r7, #4]
    uint8_t buf[4];
    uint32_t chan = 0;
 801dbb2:	2300      	movs	r3, #0
 801dbb4:	60fb      	str	r3, [r7, #12]

    if( ImageCalibrated == false )
 801dbb6:	4b1d      	ldr	r3, [pc, #116]	@ (801dc2c <SUBGRF_SetRfFrequency+0x84>)
 801dbb8:	781b      	ldrb	r3, [r3, #0]
 801dbba:	f083 0301 	eor.w	r3, r3, #1
 801dbbe:	b2db      	uxtb	r3, r3
 801dbc0:	2b00      	cmp	r3, #0
 801dbc2:	d005      	beq.n	801dbd0 <SUBGRF_SetRfFrequency+0x28>
    {
        SUBGRF_CalibrateImage( frequency );
 801dbc4:	6878      	ldr	r0, [r7, #4]
 801dbc6:	f7ff ff27 	bl	801da18 <SUBGRF_CalibrateImage>
        ImageCalibrated = true;
 801dbca:	4b18      	ldr	r3, [pc, #96]	@ (801dc2c <SUBGRF_SetRfFrequency+0x84>)
 801dbcc:	2201      	movs	r2, #1
 801dbce:	701a      	strb	r2, [r3, #0]
    }
    SX_FREQ_TO_CHANNEL(chan, frequency);
 801dbd0:	687b      	ldr	r3, [r7, #4]
 801dbd2:	2200      	movs	r2, #0
 801dbd4:	461c      	mov	r4, r3
 801dbd6:	4615      	mov	r5, r2
 801dbd8:	ea4f 19d4 	mov.w	r9, r4, lsr #7
 801dbdc:	ea4f 6844 	mov.w	r8, r4, lsl #25
 801dbe0:	4a13      	ldr	r2, [pc, #76]	@ (801dc30 <SUBGRF_SetRfFrequency+0x88>)
 801dbe2:	f04f 0300 	mov.w	r3, #0
 801dbe6:	4640      	mov	r0, r8
 801dbe8:	4649      	mov	r1, r9
 801dbea:	f7e3 f9d9 	bl	8000fa0 <__aeabi_uldivmod>
 801dbee:	4602      	mov	r2, r0
 801dbf0:	460b      	mov	r3, r1
 801dbf2:	4613      	mov	r3, r2
 801dbf4:	60fb      	str	r3, [r7, #12]
    buf[0] = ( uint8_t )( ( chan >> 24 ) & 0xFF );
 801dbf6:	68fb      	ldr	r3, [r7, #12]
 801dbf8:	0e1b      	lsrs	r3, r3, #24
 801dbfa:	b2db      	uxtb	r3, r3
 801dbfc:	723b      	strb	r3, [r7, #8]
    buf[1] = ( uint8_t )( ( chan >> 16 ) & 0xFF );
 801dbfe:	68fb      	ldr	r3, [r7, #12]
 801dc00:	0c1b      	lsrs	r3, r3, #16
 801dc02:	b2db      	uxtb	r3, r3
 801dc04:	727b      	strb	r3, [r7, #9]
    buf[2] = ( uint8_t )( ( chan >> 8 ) & 0xFF );
 801dc06:	68fb      	ldr	r3, [r7, #12]
 801dc08:	0a1b      	lsrs	r3, r3, #8
 801dc0a:	b2db      	uxtb	r3, r3
 801dc0c:	72bb      	strb	r3, [r7, #10]
    buf[3] = ( uint8_t )( chan & 0xFF );
 801dc0e:	68fb      	ldr	r3, [r7, #12]
 801dc10:	b2db      	uxtb	r3, r3
 801dc12:	72fb      	strb	r3, [r7, #11]
    SUBGRF_WriteCommand( RADIO_SET_RFFREQUENCY, buf, 4 );
 801dc14:	f107 0308 	add.w	r3, r7, #8
 801dc18:	2204      	movs	r2, #4
 801dc1a:	4619      	mov	r1, r3
 801dc1c:	2086      	movs	r0, #134	@ 0x86
 801dc1e:	f000 fbdb 	bl	801e3d8 <SUBGRF_WriteCommand>
}
 801dc22:	bf00      	nop
 801dc24:	3710      	adds	r7, #16
 801dc26:	46bd      	mov	sp, r7
 801dc28:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 801dc2c:	20002148 	.word	0x20002148
 801dc30:	01e84800 	.word	0x01e84800

0801dc34 <SUBGRF_SetPacketType>:

void SUBGRF_SetPacketType( RadioPacketTypes_t packetType )
{
 801dc34:	b580      	push	{r7, lr}
 801dc36:	b082      	sub	sp, #8
 801dc38:	af00      	add	r7, sp, #0
 801dc3a:	4603      	mov	r3, r0
 801dc3c:	71fb      	strb	r3, [r7, #7]
    // Save packet type internally to avoid questioning the radio
    PacketType = packetType;
 801dc3e:	79fa      	ldrb	r2, [r7, #7]
 801dc40:	4b09      	ldr	r3, [pc, #36]	@ (801dc68 <SUBGRF_SetPacketType+0x34>)
 801dc42:	701a      	strb	r2, [r3, #0]

    if( packetType == PACKET_TYPE_GFSK )
 801dc44:	79fb      	ldrb	r3, [r7, #7]
 801dc46:	2b00      	cmp	r3, #0
 801dc48:	d104      	bne.n	801dc54 <SUBGRF_SetPacketType+0x20>
    {
        SUBGRF_WriteRegister( REG_BIT_SYNC, 0x00 );
 801dc4a:	2100      	movs	r1, #0
 801dc4c:	f240 60ac 	movw	r0, #1708	@ 0x6ac
 801dc50:	f000 faf8 	bl	801e244 <SUBGRF_WriteRegister>
    }
    SUBGRF_WriteCommand( RADIO_SET_PACKETTYPE, ( uint8_t* )&packetType, 1 );
 801dc54:	1dfb      	adds	r3, r7, #7
 801dc56:	2201      	movs	r2, #1
 801dc58:	4619      	mov	r1, r3
 801dc5a:	208a      	movs	r0, #138	@ 0x8a
 801dc5c:	f000 fbbc 	bl	801e3d8 <SUBGRF_WriteCommand>
}
 801dc60:	bf00      	nop
 801dc62:	3708      	adds	r7, #8
 801dc64:	46bd      	mov	sp, r7
 801dc66:	bd80      	pop	{r7, pc}
 801dc68:	20002141 	.word	0x20002141

0801dc6c <SUBGRF_GetPacketType>:

RadioPacketTypes_t SUBGRF_GetPacketType( void )
{
 801dc6c:	b480      	push	{r7}
 801dc6e:	af00      	add	r7, sp, #0
    return PacketType;
 801dc70:	4b02      	ldr	r3, [pc, #8]	@ (801dc7c <SUBGRF_GetPacketType+0x10>)
 801dc72:	781b      	ldrb	r3, [r3, #0]
}
 801dc74:	4618      	mov	r0, r3
 801dc76:	46bd      	mov	sp, r7
 801dc78:	bc80      	pop	{r7}
 801dc7a:	4770      	bx	lr
 801dc7c:	20002141 	.word	0x20002141

0801dc80 <SUBGRF_SetTxParams>:

void SUBGRF_SetTxParams( uint8_t paSelect, int8_t power, RadioRampTimes_t rampTime )
{
 801dc80:	b580      	push	{r7, lr}
 801dc82:	b084      	sub	sp, #16
 801dc84:	af00      	add	r7, sp, #0
 801dc86:	4603      	mov	r3, r0
 801dc88:	71fb      	strb	r3, [r7, #7]
 801dc8a:	460b      	mov	r3, r1
 801dc8c:	71bb      	strb	r3, [r7, #6]
 801dc8e:	4613      	mov	r3, r2
 801dc90:	717b      	strb	r3, [r7, #5]
    uint8_t buf[2];
    int32_t max_power;

    if (paSelect == RFO_LP)
 801dc92:	79fb      	ldrb	r3, [r7, #7]
 801dc94:	2b01      	cmp	r3, #1
 801dc96:	d149      	bne.n	801dd2c <SUBGRF_SetTxParams+0xac>
    {
        max_power = RBI_GetRFOMaxPowerConfig(RBI_RFO_LP_MAXPOWER);
 801dc98:	2000      	movs	r0, #0
 801dc9a:	f7ee f893 	bl	800bdc4 <RBI_GetRFOMaxPowerConfig>
 801dc9e:	60f8      	str	r0, [r7, #12]
        if (power >  max_power)
 801dca0:	f997 3006 	ldrsb.w	r3, [r7, #6]
 801dca4:	68fa      	ldr	r2, [r7, #12]
 801dca6:	429a      	cmp	r2, r3
 801dca8:	da01      	bge.n	801dcae <SUBGRF_SetTxParams+0x2e>
        {
          power = max_power;
 801dcaa:	68fb      	ldr	r3, [r7, #12]
 801dcac:	71bb      	strb	r3, [r7, #6]
        }
        if (max_power == 14)
 801dcae:	68fb      	ldr	r3, [r7, #12]
 801dcb0:	2b0e      	cmp	r3, #14
 801dcb2:	d10e      	bne.n	801dcd2 <SUBGRF_SetTxParams+0x52>
        {
            SUBGRF_SetPaConfig(0x04, 0x00, 0x01, 0x01);
 801dcb4:	2301      	movs	r3, #1
 801dcb6:	2201      	movs	r2, #1
 801dcb8:	2100      	movs	r1, #0
 801dcba:	2004      	movs	r0, #4
 801dcbc:	f7ff fef6 	bl	801daac <SUBGRF_SetPaConfig>
            power = 0x0E - (max_power - power);
 801dcc0:	79ba      	ldrb	r2, [r7, #6]
 801dcc2:	68fb      	ldr	r3, [r7, #12]
 801dcc4:	b2db      	uxtb	r3, r3
 801dcc6:	1ad3      	subs	r3, r2, r3
 801dcc8:	b2db      	uxtb	r3, r3
 801dcca:	330e      	adds	r3, #14
 801dccc:	b2db      	uxtb	r3, r3
 801dcce:	71bb      	strb	r3, [r7, #6]
 801dcd0:	e01f      	b.n	801dd12 <SUBGRF_SetTxParams+0x92>
        }
        else if (max_power == 10)
 801dcd2:	68fb      	ldr	r3, [r7, #12]
 801dcd4:	2b0a      	cmp	r3, #10
 801dcd6:	d10e      	bne.n	801dcf6 <SUBGRF_SetTxParams+0x76>
        {
            SUBGRF_SetPaConfig(0x01, 0x00, 0x01, 0x01);
 801dcd8:	2301      	movs	r3, #1
 801dcda:	2201      	movs	r2, #1
 801dcdc:	2100      	movs	r1, #0
 801dcde:	2001      	movs	r0, #1
 801dce0:	f7ff fee4 	bl	801daac <SUBGRF_SetPaConfig>
            power = 0x0D - (max_power - power);
 801dce4:	79ba      	ldrb	r2, [r7, #6]
 801dce6:	68fb      	ldr	r3, [r7, #12]
 801dce8:	b2db      	uxtb	r3, r3
 801dcea:	1ad3      	subs	r3, r2, r3
 801dcec:	b2db      	uxtb	r3, r3
 801dcee:	330d      	adds	r3, #13
 801dcf0:	b2db      	uxtb	r3, r3
 801dcf2:	71bb      	strb	r3, [r7, #6]
 801dcf4:	e00d      	b.n	801dd12 <SUBGRF_SetTxParams+0x92>
        }
        else /*default 15dBm*/
        {
            SUBGRF_SetPaConfig(0x07, 0x00, 0x01, 0x01);
 801dcf6:	2301      	movs	r3, #1
 801dcf8:	2201      	movs	r2, #1
 801dcfa:	2100      	movs	r1, #0
 801dcfc:	2007      	movs	r0, #7
 801dcfe:	f7ff fed5 	bl	801daac <SUBGRF_SetPaConfig>
            power = 0x0E - (max_power - power);
 801dd02:	79ba      	ldrb	r2, [r7, #6]
 801dd04:	68fb      	ldr	r3, [r7, #12]
 801dd06:	b2db      	uxtb	r3, r3
 801dd08:	1ad3      	subs	r3, r2, r3
 801dd0a:	b2db      	uxtb	r3, r3
 801dd0c:	330e      	adds	r3, #14
 801dd0e:	b2db      	uxtb	r3, r3
 801dd10:	71bb      	strb	r3, [r7, #6]
        }
        if (power < -17)
 801dd12:	f997 3006 	ldrsb.w	r3, [r7, #6]
 801dd16:	f113 0f11 	cmn.w	r3, #17
 801dd1a:	da01      	bge.n	801dd20 <SUBGRF_SetTxParams+0xa0>
        {
            power = -17;
 801dd1c:	23ef      	movs	r3, #239	@ 0xef
 801dd1e:	71bb      	strb	r3, [r7, #6]
        }
        SUBGRF_WriteRegister(REG_OCP, 0x18);   /* current max is 80 mA for the whole device*/
 801dd20:	2118      	movs	r1, #24
 801dd22:	f640 00e7 	movw	r0, #2279	@ 0x8e7
 801dd26:	f000 fa8d 	bl	801e244 <SUBGRF_WriteRegister>
 801dd2a:	e067      	b.n	801ddfc <SUBGRF_SetTxParams+0x17c>
    }
    else /* rfo_hp*/
    {
        /* WORKAROUND - Better Resistance of the RFO High Power Tx to Antenna Mismatch, see STM32WL Erratasheet*/
        SUBGRF_WriteRegister(REG_TX_CLAMP, SUBGRF_ReadRegister(REG_TX_CLAMP) | (0x0F << 1));
 801dd2c:	f640 00d8 	movw	r0, #2264	@ 0x8d8
 801dd30:	f000 faaa 	bl	801e288 <SUBGRF_ReadRegister>
 801dd34:	4603      	mov	r3, r0
 801dd36:	f043 031e 	orr.w	r3, r3, #30
 801dd3a:	b2db      	uxtb	r3, r3
 801dd3c:	4619      	mov	r1, r3
 801dd3e:	f640 00d8 	movw	r0, #2264	@ 0x8d8
 801dd42:	f000 fa7f 	bl	801e244 <SUBGRF_WriteRegister>
        /* WORKAROUND END*/
        max_power = RBI_GetRFOMaxPowerConfig(RBI_RFO_HP_MAXPOWER);
 801dd46:	2001      	movs	r0, #1
 801dd48:	f7ee f83c 	bl	800bdc4 <RBI_GetRFOMaxPowerConfig>
 801dd4c:	60f8      	str	r0, [r7, #12]
        if (power > max_power)
 801dd4e:	f997 3006 	ldrsb.w	r3, [r7, #6]
 801dd52:	68fa      	ldr	r2, [r7, #12]
 801dd54:	429a      	cmp	r2, r3
 801dd56:	da01      	bge.n	801dd5c <SUBGRF_SetTxParams+0xdc>
        {
            power = max_power;
 801dd58:	68fb      	ldr	r3, [r7, #12]
 801dd5a:	71bb      	strb	r3, [r7, #6]
        }
        if (max_power == 20)
 801dd5c:	68fb      	ldr	r3, [r7, #12]
 801dd5e:	2b14      	cmp	r3, #20
 801dd60:	d10e      	bne.n	801dd80 <SUBGRF_SetTxParams+0x100>
        {
            SUBGRF_SetPaConfig(0x03, 0x05, 0x00, 0x01);
 801dd62:	2301      	movs	r3, #1
 801dd64:	2200      	movs	r2, #0
 801dd66:	2105      	movs	r1, #5
 801dd68:	2003      	movs	r0, #3
 801dd6a:	f7ff fe9f 	bl	801daac <SUBGRF_SetPaConfig>
            power = 0x16 - (max_power - power);
 801dd6e:	79ba      	ldrb	r2, [r7, #6]
 801dd70:	68fb      	ldr	r3, [r7, #12]
 801dd72:	b2db      	uxtb	r3, r3
 801dd74:	1ad3      	subs	r3, r2, r3
 801dd76:	b2db      	uxtb	r3, r3
 801dd78:	3316      	adds	r3, #22
 801dd7a:	b2db      	uxtb	r3, r3
 801dd7c:	71bb      	strb	r3, [r7, #6]
 801dd7e:	e031      	b.n	801dde4 <SUBGRF_SetTxParams+0x164>
        }
        else if (max_power == 17)
 801dd80:	68fb      	ldr	r3, [r7, #12]
 801dd82:	2b11      	cmp	r3, #17
 801dd84:	d10e      	bne.n	801dda4 <SUBGRF_SetTxParams+0x124>
        {
            SUBGRF_SetPaConfig(0x02, 0x03, 0x00, 0x01);
 801dd86:	2301      	movs	r3, #1
 801dd88:	2200      	movs	r2, #0
 801dd8a:	2103      	movs	r1, #3
 801dd8c:	2002      	movs	r0, #2
 801dd8e:	f7ff fe8d 	bl	801daac <SUBGRF_SetPaConfig>
            power = 0x16 - (max_power - power);
 801dd92:	79ba      	ldrb	r2, [r7, #6]
 801dd94:	68fb      	ldr	r3, [r7, #12]
 801dd96:	b2db      	uxtb	r3, r3
 801dd98:	1ad3      	subs	r3, r2, r3
 801dd9a:	b2db      	uxtb	r3, r3
 801dd9c:	3316      	adds	r3, #22
 801dd9e:	b2db      	uxtb	r3, r3
 801dda0:	71bb      	strb	r3, [r7, #6]
 801dda2:	e01f      	b.n	801dde4 <SUBGRF_SetTxParams+0x164>
        }
        else if (max_power == 14)
 801dda4:	68fb      	ldr	r3, [r7, #12]
 801dda6:	2b0e      	cmp	r3, #14
 801dda8:	d10e      	bne.n	801ddc8 <SUBGRF_SetTxParams+0x148>
        {
            SUBGRF_SetPaConfig(0x02, 0x02, 0x00, 0x01);
 801ddaa:	2301      	movs	r3, #1
 801ddac:	2200      	movs	r2, #0
 801ddae:	2102      	movs	r1, #2
 801ddb0:	2002      	movs	r0, #2
 801ddb2:	f7ff fe7b 	bl	801daac <SUBGRF_SetPaConfig>
            power = 0x0E - (max_power - power);
 801ddb6:	79ba      	ldrb	r2, [r7, #6]
 801ddb8:	68fb      	ldr	r3, [r7, #12]
 801ddba:	b2db      	uxtb	r3, r3
 801ddbc:	1ad3      	subs	r3, r2, r3
 801ddbe:	b2db      	uxtb	r3, r3
 801ddc0:	330e      	adds	r3, #14
 801ddc2:	b2db      	uxtb	r3, r3
 801ddc4:	71bb      	strb	r3, [r7, #6]
 801ddc6:	e00d      	b.n	801dde4 <SUBGRF_SetTxParams+0x164>
        }
        else /*22dBm*/
        {
            SUBGRF_SetPaConfig(0x04, 0x07, 0x00, 0x01);
 801ddc8:	2301      	movs	r3, #1
 801ddca:	2200      	movs	r2, #0
 801ddcc:	2107      	movs	r1, #7
 801ddce:	2004      	movs	r0, #4
 801ddd0:	f7ff fe6c 	bl	801daac <SUBGRF_SetPaConfig>
            power = 0x16 - (max_power - power);
 801ddd4:	79ba      	ldrb	r2, [r7, #6]
 801ddd6:	68fb      	ldr	r3, [r7, #12]
 801ddd8:	b2db      	uxtb	r3, r3
 801ddda:	1ad3      	subs	r3, r2, r3
 801dddc:	b2db      	uxtb	r3, r3
 801ddde:	3316      	adds	r3, #22
 801dde0:	b2db      	uxtb	r3, r3
 801dde2:	71bb      	strb	r3, [r7, #6]
        }
        if (power < -9)
 801dde4:	f997 3006 	ldrsb.w	r3, [r7, #6]
 801dde8:	f113 0f09 	cmn.w	r3, #9
 801ddec:	da01      	bge.n	801ddf2 <SUBGRF_SetTxParams+0x172>
        {
            power = -9;
 801ddee:	23f7      	movs	r3, #247	@ 0xf7
 801ddf0:	71bb      	strb	r3, [r7, #6]
        }
        SUBGRF_WriteRegister(REG_OCP, 0x38);   /*current max 160mA for the whole device*/
 801ddf2:	2138      	movs	r1, #56	@ 0x38
 801ddf4:	f640 00e7 	movw	r0, #2279	@ 0x8e7
 801ddf8:	f000 fa24 	bl	801e244 <SUBGRF_WriteRegister>
    }
    buf[0] = power;
 801ddfc:	79bb      	ldrb	r3, [r7, #6]
 801ddfe:	723b      	strb	r3, [r7, #8]
    buf[1] = (uint8_t)rampTime;
 801de00:	797b      	ldrb	r3, [r7, #5]
 801de02:	727b      	strb	r3, [r7, #9]
    SUBGRF_WriteCommand(RADIO_SET_TXPARAMS, buf, 2);
 801de04:	f107 0308 	add.w	r3, r7, #8
 801de08:	2202      	movs	r2, #2
 801de0a:	4619      	mov	r1, r3
 801de0c:	208e      	movs	r0, #142	@ 0x8e
 801de0e:	f000 fae3 	bl	801e3d8 <SUBGRF_WriteCommand>
}
 801de12:	bf00      	nop
 801de14:	3710      	adds	r7, #16
 801de16:	46bd      	mov	sp, r7
 801de18:	bd80      	pop	{r7, pc}
	...

0801de1c <SUBGRF_SetModulationParams>:

void SUBGRF_SetModulationParams( ModulationParams_t *modulationParams )
{
 801de1c:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 801de20:	b086      	sub	sp, #24
 801de22:	af00      	add	r7, sp, #0
 801de24:	6078      	str	r0, [r7, #4]
    uint8_t n;
    uint32_t tempVal = 0;
 801de26:	2300      	movs	r3, #0
 801de28:	617b      	str	r3, [r7, #20]
    uint8_t buf[8] = { 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00 };
 801de2a:	f107 0308 	add.w	r3, r7, #8
 801de2e:	2200      	movs	r2, #0
 801de30:	601a      	str	r2, [r3, #0]
 801de32:	605a      	str	r2, [r3, #4]

    // Check if required configuration corresponds to the stored packet type
    // If not, silently update radio packet type
    if( PacketType != modulationParams->PacketType )
 801de34:	687b      	ldr	r3, [r7, #4]
 801de36:	781a      	ldrb	r2, [r3, #0]
 801de38:	4b5c      	ldr	r3, [pc, #368]	@ (801dfac <SUBGRF_SetModulationParams+0x190>)
 801de3a:	781b      	ldrb	r3, [r3, #0]
 801de3c:	429a      	cmp	r2, r3
 801de3e:	d004      	beq.n	801de4a <SUBGRF_SetModulationParams+0x2e>
    {
        SUBGRF_SetPacketType( modulationParams->PacketType );
 801de40:	687b      	ldr	r3, [r7, #4]
 801de42:	781b      	ldrb	r3, [r3, #0]
 801de44:	4618      	mov	r0, r3
 801de46:	f7ff fef5 	bl	801dc34 <SUBGRF_SetPacketType>
    }

    switch( modulationParams->PacketType )
 801de4a:	687b      	ldr	r3, [r7, #4]
 801de4c:	781b      	ldrb	r3, [r3, #0]
 801de4e:	2b03      	cmp	r3, #3
 801de50:	f200 80a5 	bhi.w	801df9e <SUBGRF_SetModulationParams+0x182>
 801de54:	a201      	add	r2, pc, #4	@ (adr r2, 801de5c <SUBGRF_SetModulationParams+0x40>)
 801de56:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801de5a:	bf00      	nop
 801de5c:	0801de6d 	.word	0x0801de6d
 801de60:	0801df2d 	.word	0x0801df2d
 801de64:	0801deef 	.word	0x0801deef
 801de68:	0801df5b 	.word	0x0801df5b
    {
    case PACKET_TYPE_GFSK:
        n = 8;
 801de6c:	2308      	movs	r3, #8
 801de6e:	74fb      	strb	r3, [r7, #19]
        tempVal = ( uint32_t )(( 32 * XTAL_FREQ ) / modulationParams->Params.Gfsk.BitRate );
 801de70:	687b      	ldr	r3, [r7, #4]
 801de72:	685b      	ldr	r3, [r3, #4]
 801de74:	4a4e      	ldr	r2, [pc, #312]	@ (801dfb0 <SUBGRF_SetModulationParams+0x194>)
 801de76:	fbb2 f3f3 	udiv	r3, r2, r3
 801de7a:	617b      	str	r3, [r7, #20]
        buf[0] = ( tempVal >> 16 ) & 0xFF;
 801de7c:	697b      	ldr	r3, [r7, #20]
 801de7e:	0c1b      	lsrs	r3, r3, #16
 801de80:	b2db      	uxtb	r3, r3
 801de82:	723b      	strb	r3, [r7, #8]
        buf[1] = ( tempVal >> 8 ) & 0xFF;
 801de84:	697b      	ldr	r3, [r7, #20]
 801de86:	0a1b      	lsrs	r3, r3, #8
 801de88:	b2db      	uxtb	r3, r3
 801de8a:	727b      	strb	r3, [r7, #9]
        buf[2] = tempVal & 0xFF;
 801de8c:	697b      	ldr	r3, [r7, #20]
 801de8e:	b2db      	uxtb	r3, r3
 801de90:	72bb      	strb	r3, [r7, #10]
        buf[3] = modulationParams->Params.Gfsk.ModulationShaping;
 801de92:	687b      	ldr	r3, [r7, #4]
 801de94:	7b1b      	ldrb	r3, [r3, #12]
 801de96:	72fb      	strb	r3, [r7, #11]
        buf[4] = modulationParams->Params.Gfsk.Bandwidth;
 801de98:	687b      	ldr	r3, [r7, #4]
 801de9a:	7b5b      	ldrb	r3, [r3, #13]
 801de9c:	733b      	strb	r3, [r7, #12]
        SX_FREQ_TO_CHANNEL(tempVal, modulationParams->Params.Gfsk.Fdev);
 801de9e:	687b      	ldr	r3, [r7, #4]
 801dea0:	689b      	ldr	r3, [r3, #8]
 801dea2:	2200      	movs	r2, #0
 801dea4:	461c      	mov	r4, r3
 801dea6:	4615      	mov	r5, r2
 801dea8:	ea4f 19d4 	mov.w	r9, r4, lsr #7
 801deac:	ea4f 6844 	mov.w	r8, r4, lsl #25
 801deb0:	4a40      	ldr	r2, [pc, #256]	@ (801dfb4 <SUBGRF_SetModulationParams+0x198>)
 801deb2:	f04f 0300 	mov.w	r3, #0
 801deb6:	4640      	mov	r0, r8
 801deb8:	4649      	mov	r1, r9
 801deba:	f7e3 f871 	bl	8000fa0 <__aeabi_uldivmod>
 801debe:	4602      	mov	r2, r0
 801dec0:	460b      	mov	r3, r1
 801dec2:	4613      	mov	r3, r2
 801dec4:	617b      	str	r3, [r7, #20]
        buf[5] = ( tempVal >> 16 ) & 0xFF;
 801dec6:	697b      	ldr	r3, [r7, #20]
 801dec8:	0c1b      	lsrs	r3, r3, #16
 801deca:	b2db      	uxtb	r3, r3
 801decc:	737b      	strb	r3, [r7, #13]
        buf[6] = ( tempVal >> 8 ) & 0xFF;
 801dece:	697b      	ldr	r3, [r7, #20]
 801ded0:	0a1b      	lsrs	r3, r3, #8
 801ded2:	b2db      	uxtb	r3, r3
 801ded4:	73bb      	strb	r3, [r7, #14]
        buf[7] = ( tempVal& 0xFF );
 801ded6:	697b      	ldr	r3, [r7, #20]
 801ded8:	b2db      	uxtb	r3, r3
 801deda:	73fb      	strb	r3, [r7, #15]
        SUBGRF_WriteCommand( RADIO_SET_MODULATIONPARAMS, buf, n );
 801dedc:	7cfb      	ldrb	r3, [r7, #19]
 801dede:	b29a      	uxth	r2, r3
 801dee0:	f107 0308 	add.w	r3, r7, #8
 801dee4:	4619      	mov	r1, r3
 801dee6:	208b      	movs	r0, #139	@ 0x8b
 801dee8:	f000 fa76 	bl	801e3d8 <SUBGRF_WriteCommand>
        break;
 801deec:	e058      	b.n	801dfa0 <SUBGRF_SetModulationParams+0x184>
    case PACKET_TYPE_BPSK:
        n = 4;
 801deee:	2304      	movs	r3, #4
 801def0:	74fb      	strb	r3, [r7, #19]
        tempVal = ( uint32_t ) (( 32 * XTAL_FREQ) / modulationParams->Params.Bpsk.BitRate );
 801def2:	687b      	ldr	r3, [r7, #4]
 801def4:	691b      	ldr	r3, [r3, #16]
 801def6:	4a2e      	ldr	r2, [pc, #184]	@ (801dfb0 <SUBGRF_SetModulationParams+0x194>)
 801def8:	fbb2 f3f3 	udiv	r3, r2, r3
 801defc:	617b      	str	r3, [r7, #20]
        buf[0] = ( tempVal >> 16 ) & 0xFF;
 801defe:	697b      	ldr	r3, [r7, #20]
 801df00:	0c1b      	lsrs	r3, r3, #16
 801df02:	b2db      	uxtb	r3, r3
 801df04:	723b      	strb	r3, [r7, #8]
        buf[1] = ( tempVal >> 8 ) & 0xFF;
 801df06:	697b      	ldr	r3, [r7, #20]
 801df08:	0a1b      	lsrs	r3, r3, #8
 801df0a:	b2db      	uxtb	r3, r3
 801df0c:	727b      	strb	r3, [r7, #9]
        buf[2] = tempVal & 0xFF;
 801df0e:	697b      	ldr	r3, [r7, #20]
 801df10:	b2db      	uxtb	r3, r3
 801df12:	72bb      	strb	r3, [r7, #10]
        buf[3] = modulationParams->Params.Bpsk.ModulationShaping;
 801df14:	687b      	ldr	r3, [r7, #4]
 801df16:	7d1b      	ldrb	r3, [r3, #20]
 801df18:	72fb      	strb	r3, [r7, #11]
        SUBGRF_WriteCommand( RADIO_SET_MODULATIONPARAMS, buf, n );
 801df1a:	7cfb      	ldrb	r3, [r7, #19]
 801df1c:	b29a      	uxth	r2, r3
 801df1e:	f107 0308 	add.w	r3, r7, #8
 801df22:	4619      	mov	r1, r3
 801df24:	208b      	movs	r0, #139	@ 0x8b
 801df26:	f000 fa57 	bl	801e3d8 <SUBGRF_WriteCommand>
        break;
 801df2a:	e039      	b.n	801dfa0 <SUBGRF_SetModulationParams+0x184>
    case PACKET_TYPE_LORA:
        n = 4;
 801df2c:	2304      	movs	r3, #4
 801df2e:	74fb      	strb	r3, [r7, #19]
        buf[0] = modulationParams->Params.LoRa.SpreadingFactor;
 801df30:	687b      	ldr	r3, [r7, #4]
 801df32:	7e1b      	ldrb	r3, [r3, #24]
 801df34:	723b      	strb	r3, [r7, #8]
        buf[1] = modulationParams->Params.LoRa.Bandwidth;
 801df36:	687b      	ldr	r3, [r7, #4]
 801df38:	7e5b      	ldrb	r3, [r3, #25]
 801df3a:	727b      	strb	r3, [r7, #9]
        buf[2] = modulationParams->Params.LoRa.CodingRate;
 801df3c:	687b      	ldr	r3, [r7, #4]
 801df3e:	7e9b      	ldrb	r3, [r3, #26]
 801df40:	72bb      	strb	r3, [r7, #10]
        buf[3] = modulationParams->Params.LoRa.LowDatarateOptimize;
 801df42:	687b      	ldr	r3, [r7, #4]
 801df44:	7edb      	ldrb	r3, [r3, #27]
 801df46:	72fb      	strb	r3, [r7, #11]

        SUBGRF_WriteCommand( RADIO_SET_MODULATIONPARAMS, buf, n );
 801df48:	7cfb      	ldrb	r3, [r7, #19]
 801df4a:	b29a      	uxth	r2, r3
 801df4c:	f107 0308 	add.w	r3, r7, #8
 801df50:	4619      	mov	r1, r3
 801df52:	208b      	movs	r0, #139	@ 0x8b
 801df54:	f000 fa40 	bl	801e3d8 <SUBGRF_WriteCommand>

        break;
 801df58:	e022      	b.n	801dfa0 <SUBGRF_SetModulationParams+0x184>
    case PACKET_TYPE_GMSK:
        n = 5;
 801df5a:	2305      	movs	r3, #5
 801df5c:	74fb      	strb	r3, [r7, #19]
        tempVal = ( uint32_t )(( 32 *XTAL_FREQ) / modulationParams->Params.Gfsk.BitRate );
 801df5e:	687b      	ldr	r3, [r7, #4]
 801df60:	685b      	ldr	r3, [r3, #4]
 801df62:	4a13      	ldr	r2, [pc, #76]	@ (801dfb0 <SUBGRF_SetModulationParams+0x194>)
 801df64:	fbb2 f3f3 	udiv	r3, r2, r3
 801df68:	617b      	str	r3, [r7, #20]
        buf[0] = ( tempVal >> 16 ) & 0xFF;
 801df6a:	697b      	ldr	r3, [r7, #20]
 801df6c:	0c1b      	lsrs	r3, r3, #16
 801df6e:	b2db      	uxtb	r3, r3
 801df70:	723b      	strb	r3, [r7, #8]
        buf[1] = ( tempVal >> 8 ) & 0xFF;
 801df72:	697b      	ldr	r3, [r7, #20]
 801df74:	0a1b      	lsrs	r3, r3, #8
 801df76:	b2db      	uxtb	r3, r3
 801df78:	727b      	strb	r3, [r7, #9]
        buf[2] = tempVal & 0xFF;
 801df7a:	697b      	ldr	r3, [r7, #20]
 801df7c:	b2db      	uxtb	r3, r3
 801df7e:	72bb      	strb	r3, [r7, #10]
        buf[3] = modulationParams->Params.Gfsk.ModulationShaping;
 801df80:	687b      	ldr	r3, [r7, #4]
 801df82:	7b1b      	ldrb	r3, [r3, #12]
 801df84:	72fb      	strb	r3, [r7, #11]
        buf[4] = modulationParams->Params.Gfsk.Bandwidth;
 801df86:	687b      	ldr	r3, [r7, #4]
 801df88:	7b5b      	ldrb	r3, [r3, #13]
 801df8a:	733b      	strb	r3, [r7, #12]
        SUBGRF_WriteCommand( RADIO_SET_MODULATIONPARAMS, buf, n );
 801df8c:	7cfb      	ldrb	r3, [r7, #19]
 801df8e:	b29a      	uxth	r2, r3
 801df90:	f107 0308 	add.w	r3, r7, #8
 801df94:	4619      	mov	r1, r3
 801df96:	208b      	movs	r0, #139	@ 0x8b
 801df98:	f000 fa1e 	bl	801e3d8 <SUBGRF_WriteCommand>
        break;
 801df9c:	e000      	b.n	801dfa0 <SUBGRF_SetModulationParams+0x184>
    default:
    case PACKET_TYPE_NONE:
      break;
 801df9e:	bf00      	nop
    }
}
 801dfa0:	bf00      	nop
 801dfa2:	3718      	adds	r7, #24
 801dfa4:	46bd      	mov	sp, r7
 801dfa6:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 801dfaa:	bf00      	nop
 801dfac:	20002141 	.word	0x20002141
 801dfb0:	3d090000 	.word	0x3d090000
 801dfb4:	01e84800 	.word	0x01e84800

0801dfb8 <SUBGRF_SetPacketParams>:

void SUBGRF_SetPacketParams( PacketParams_t *packetParams )
{
 801dfb8:	b580      	push	{r7, lr}
 801dfba:	b086      	sub	sp, #24
 801dfbc:	af00      	add	r7, sp, #0
 801dfbe:	6078      	str	r0, [r7, #4]
    uint8_t n;
    uint8_t crcVal = 0;
 801dfc0:	2300      	movs	r3, #0
 801dfc2:	75bb      	strb	r3, [r7, #22]
    uint8_t buf[9] = { 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00 };
 801dfc4:	f107 030c 	add.w	r3, r7, #12
 801dfc8:	2200      	movs	r2, #0
 801dfca:	601a      	str	r2, [r3, #0]
 801dfcc:	605a      	str	r2, [r3, #4]
 801dfce:	721a      	strb	r2, [r3, #8]

    // Check if required configuration corresponds to the stored packet type
    // If not, silently update radio packet type
    if( PacketType != packetParams->PacketType )
 801dfd0:	687b      	ldr	r3, [r7, #4]
 801dfd2:	781a      	ldrb	r2, [r3, #0]
 801dfd4:	4b44      	ldr	r3, [pc, #272]	@ (801e0e8 <SUBGRF_SetPacketParams+0x130>)
 801dfd6:	781b      	ldrb	r3, [r3, #0]
 801dfd8:	429a      	cmp	r2, r3
 801dfda:	d004      	beq.n	801dfe6 <SUBGRF_SetPacketParams+0x2e>
    {
        SUBGRF_SetPacketType( packetParams->PacketType );
 801dfdc:	687b      	ldr	r3, [r7, #4]
 801dfde:	781b      	ldrb	r3, [r3, #0]
 801dfe0:	4618      	mov	r0, r3
 801dfe2:	f7ff fe27 	bl	801dc34 <SUBGRF_SetPacketType>
    }

    switch( packetParams->PacketType )
 801dfe6:	687b      	ldr	r3, [r7, #4]
 801dfe8:	781b      	ldrb	r3, [r3, #0]
 801dfea:	2b03      	cmp	r3, #3
 801dfec:	d878      	bhi.n	801e0e0 <SUBGRF_SetPacketParams+0x128>
 801dfee:	a201      	add	r2, pc, #4	@ (adr r2, 801dff4 <SUBGRF_SetPacketParams+0x3c>)
 801dff0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801dff4:	0801e005 	.word	0x0801e005
 801dff8:	0801e095 	.word	0x0801e095
 801dffc:	0801e089 	.word	0x0801e089
 801e000:	0801e005 	.word	0x0801e005
    {
    case PACKET_TYPE_GMSK:
    case PACKET_TYPE_GFSK:
        if( packetParams->Params.Gfsk.CrcLength == RADIO_CRC_2_BYTES_IBM )
 801e004:	687b      	ldr	r3, [r7, #4]
 801e006:	7a5b      	ldrb	r3, [r3, #9]
 801e008:	2bf1      	cmp	r3, #241	@ 0xf1
 801e00a:	d10a      	bne.n	801e022 <SUBGRF_SetPacketParams+0x6a>
        {
            SUBGRF_SetCrcSeed( CRC_IBM_SEED );
 801e00c:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 801e010:	f7ff faa6 	bl	801d560 <SUBGRF_SetCrcSeed>
            SUBGRF_SetCrcPolynomial( CRC_POLYNOMIAL_IBM );
 801e014:	f248 0005 	movw	r0, #32773	@ 0x8005
 801e018:	f7ff fac2 	bl	801d5a0 <SUBGRF_SetCrcPolynomial>
            crcVal = RADIO_CRC_2_BYTES;
 801e01c:	2302      	movs	r3, #2
 801e01e:	75bb      	strb	r3, [r7, #22]
 801e020:	e011      	b.n	801e046 <SUBGRF_SetPacketParams+0x8e>
        }
        else if( packetParams->Params.Gfsk.CrcLength == RADIO_CRC_2_BYTES_CCIT )
 801e022:	687b      	ldr	r3, [r7, #4]
 801e024:	7a5b      	ldrb	r3, [r3, #9]
 801e026:	2bf2      	cmp	r3, #242	@ 0xf2
 801e028:	d10a      	bne.n	801e040 <SUBGRF_SetPacketParams+0x88>
        {
            SUBGRF_SetCrcSeed( CRC_CCITT_SEED );
 801e02a:	f641 500f 	movw	r0, #7439	@ 0x1d0f
 801e02e:	f7ff fa97 	bl	801d560 <SUBGRF_SetCrcSeed>
            SUBGRF_SetCrcPolynomial( CRC_POLYNOMIAL_CCITT );
 801e032:	f241 0021 	movw	r0, #4129	@ 0x1021
 801e036:	f7ff fab3 	bl	801d5a0 <SUBGRF_SetCrcPolynomial>
            crcVal = RADIO_CRC_2_BYTES_INV;
 801e03a:	2306      	movs	r3, #6
 801e03c:	75bb      	strb	r3, [r7, #22]
 801e03e:	e002      	b.n	801e046 <SUBGRF_SetPacketParams+0x8e>
        }
        else
        {
            crcVal = packetParams->Params.Gfsk.CrcLength;
 801e040:	687b      	ldr	r3, [r7, #4]
 801e042:	7a5b      	ldrb	r3, [r3, #9]
 801e044:	75bb      	strb	r3, [r7, #22]
        }
        n = 9;
 801e046:	2309      	movs	r3, #9
 801e048:	75fb      	strb	r3, [r7, #23]
        buf[0] = ( packetParams->Params.Gfsk.PreambleLength >> 8 ) & 0xFF;
 801e04a:	687b      	ldr	r3, [r7, #4]
 801e04c:	885b      	ldrh	r3, [r3, #2]
 801e04e:	0a1b      	lsrs	r3, r3, #8
 801e050:	b29b      	uxth	r3, r3
 801e052:	b2db      	uxtb	r3, r3
 801e054:	733b      	strb	r3, [r7, #12]
        buf[1] = packetParams->Params.Gfsk.PreambleLength;
 801e056:	687b      	ldr	r3, [r7, #4]
 801e058:	885b      	ldrh	r3, [r3, #2]
 801e05a:	b2db      	uxtb	r3, r3
 801e05c:	737b      	strb	r3, [r7, #13]
        buf[2] = packetParams->Params.Gfsk.PreambleMinDetect;
 801e05e:	687b      	ldr	r3, [r7, #4]
 801e060:	791b      	ldrb	r3, [r3, #4]
 801e062:	73bb      	strb	r3, [r7, #14]
        buf[3] = ( packetParams->Params.Gfsk.SyncWordLength /*<< 3*/ ); // convert from byte to bit
 801e064:	687b      	ldr	r3, [r7, #4]
 801e066:	795b      	ldrb	r3, [r3, #5]
 801e068:	73fb      	strb	r3, [r7, #15]
        buf[4] = packetParams->Params.Gfsk.AddrComp;
 801e06a:	687b      	ldr	r3, [r7, #4]
 801e06c:	799b      	ldrb	r3, [r3, #6]
 801e06e:	743b      	strb	r3, [r7, #16]
        buf[5] = packetParams->Params.Gfsk.HeaderType;
 801e070:	687b      	ldr	r3, [r7, #4]
 801e072:	79db      	ldrb	r3, [r3, #7]
 801e074:	747b      	strb	r3, [r7, #17]
        buf[6] = packetParams->Params.Gfsk.PayloadLength;
 801e076:	687b      	ldr	r3, [r7, #4]
 801e078:	7a1b      	ldrb	r3, [r3, #8]
 801e07a:	74bb      	strb	r3, [r7, #18]
        buf[7] = crcVal;
 801e07c:	7dbb      	ldrb	r3, [r7, #22]
 801e07e:	74fb      	strb	r3, [r7, #19]
        buf[8] = packetParams->Params.Gfsk.DcFree;
 801e080:	687b      	ldr	r3, [r7, #4]
 801e082:	7a9b      	ldrb	r3, [r3, #10]
 801e084:	753b      	strb	r3, [r7, #20]
        break;
 801e086:	e022      	b.n	801e0ce <SUBGRF_SetPacketParams+0x116>
    case PACKET_TYPE_BPSK:
        n = 1;
 801e088:	2301      	movs	r3, #1
 801e08a:	75fb      	strb	r3, [r7, #23]
        buf[0] = packetParams->Params.Bpsk.PayloadLength;
 801e08c:	687b      	ldr	r3, [r7, #4]
 801e08e:	7b1b      	ldrb	r3, [r3, #12]
 801e090:	733b      	strb	r3, [r7, #12]
        break;
 801e092:	e01c      	b.n	801e0ce <SUBGRF_SetPacketParams+0x116>
    case PACKET_TYPE_LORA:
        n = 6;
 801e094:	2306      	movs	r3, #6
 801e096:	75fb      	strb	r3, [r7, #23]
        buf[0] = ( packetParams->Params.LoRa.PreambleLength >> 8 ) & 0xFF;
 801e098:	687b      	ldr	r3, [r7, #4]
 801e09a:	89db      	ldrh	r3, [r3, #14]
 801e09c:	0a1b      	lsrs	r3, r3, #8
 801e09e:	b29b      	uxth	r3, r3
 801e0a0:	b2db      	uxtb	r3, r3
 801e0a2:	733b      	strb	r3, [r7, #12]
        buf[1] = packetParams->Params.LoRa.PreambleLength;
 801e0a4:	687b      	ldr	r3, [r7, #4]
 801e0a6:	89db      	ldrh	r3, [r3, #14]
 801e0a8:	b2db      	uxtb	r3, r3
 801e0aa:	737b      	strb	r3, [r7, #13]
        buf[2] = LoRaHeaderType = packetParams->Params.LoRa.HeaderType;
 801e0ac:	687b      	ldr	r3, [r7, #4]
 801e0ae:	7c1a      	ldrb	r2, [r3, #16]
 801e0b0:	4b0e      	ldr	r3, [pc, #56]	@ (801e0ec <SUBGRF_SetPacketParams+0x134>)
 801e0b2:	4611      	mov	r1, r2
 801e0b4:	7019      	strb	r1, [r3, #0]
 801e0b6:	4613      	mov	r3, r2
 801e0b8:	73bb      	strb	r3, [r7, #14]
        buf[3] = packetParams->Params.LoRa.PayloadLength;
 801e0ba:	687b      	ldr	r3, [r7, #4]
 801e0bc:	7c5b      	ldrb	r3, [r3, #17]
 801e0be:	73fb      	strb	r3, [r7, #15]
        buf[4] = packetParams->Params.LoRa.CrcMode;
 801e0c0:	687b      	ldr	r3, [r7, #4]
 801e0c2:	7c9b      	ldrb	r3, [r3, #18]
 801e0c4:	743b      	strb	r3, [r7, #16]
        buf[5] = packetParams->Params.LoRa.InvertIQ;
 801e0c6:	687b      	ldr	r3, [r7, #4]
 801e0c8:	7cdb      	ldrb	r3, [r3, #19]
 801e0ca:	747b      	strb	r3, [r7, #17]
        break;
 801e0cc:	bf00      	nop
    default:
    case PACKET_TYPE_NONE:
        return;
    }
    SUBGRF_WriteCommand( RADIO_SET_PACKETPARAMS, buf, n );
 801e0ce:	7dfb      	ldrb	r3, [r7, #23]
 801e0d0:	b29a      	uxth	r2, r3
 801e0d2:	f107 030c 	add.w	r3, r7, #12
 801e0d6:	4619      	mov	r1, r3
 801e0d8:	208c      	movs	r0, #140	@ 0x8c
 801e0da:	f000 f97d 	bl	801e3d8 <SUBGRF_WriteCommand>
 801e0de:	e000      	b.n	801e0e2 <SUBGRF_SetPacketParams+0x12a>
        return;
 801e0e0:	bf00      	nop
}
 801e0e2:	3718      	adds	r7, #24
 801e0e4:	46bd      	mov	sp, r7
 801e0e6:	bd80      	pop	{r7, pc}
 801e0e8:	20002141 	.word	0x20002141
 801e0ec:	20002142 	.word	0x20002142

0801e0f0 <SUBGRF_SetBufferBaseAddress>:
    SUBGRF_WriteCommand( RADIO_SET_CADPARAMS, buf, 7 );
    OperatingMode = MODE_CAD;
}

void SUBGRF_SetBufferBaseAddress( uint8_t txBaseAddress, uint8_t rxBaseAddress )
{
 801e0f0:	b580      	push	{r7, lr}
 801e0f2:	b084      	sub	sp, #16
 801e0f4:	af00      	add	r7, sp, #0
 801e0f6:	4603      	mov	r3, r0
 801e0f8:	460a      	mov	r2, r1
 801e0fa:	71fb      	strb	r3, [r7, #7]
 801e0fc:	4613      	mov	r3, r2
 801e0fe:	71bb      	strb	r3, [r7, #6]
    uint8_t buf[2];

    buf[0] = txBaseAddress;
 801e100:	79fb      	ldrb	r3, [r7, #7]
 801e102:	733b      	strb	r3, [r7, #12]
    buf[1] = rxBaseAddress;
 801e104:	79bb      	ldrb	r3, [r7, #6]
 801e106:	737b      	strb	r3, [r7, #13]
    SUBGRF_WriteCommand( RADIO_SET_BUFFERBASEADDRESS, buf, 2 );
 801e108:	f107 030c 	add.w	r3, r7, #12
 801e10c:	2202      	movs	r2, #2
 801e10e:	4619      	mov	r1, r3
 801e110:	208f      	movs	r0, #143	@ 0x8f
 801e112:	f000 f961 	bl	801e3d8 <SUBGRF_WriteCommand>
}
 801e116:	bf00      	nop
 801e118:	3710      	adds	r7, #16
 801e11a:	46bd      	mov	sp, r7
 801e11c:	bd80      	pop	{r7, pc}

0801e11e <SUBGRF_GetRssiInst>:
    status.Fields.ChipMode = ( stat & ( 0x07 << 4 ) ) >> 4;
    return status;
}

int8_t SUBGRF_GetRssiInst( void )
{
 801e11e:	b580      	push	{r7, lr}
 801e120:	b082      	sub	sp, #8
 801e122:	af00      	add	r7, sp, #0
    uint8_t buf[1];
    int8_t rssi = 0;
 801e124:	2300      	movs	r3, #0
 801e126:	71fb      	strb	r3, [r7, #7]

    SUBGRF_ReadCommand( RADIO_GET_RSSIINST, buf, 1 );
 801e128:	1d3b      	adds	r3, r7, #4
 801e12a:	2201      	movs	r2, #1
 801e12c:	4619      	mov	r1, r3
 801e12e:	2015      	movs	r0, #21
 801e130:	f000 f974 	bl	801e41c <SUBGRF_ReadCommand>
    rssi = -buf[0] >> 1;
 801e134:	793b      	ldrb	r3, [r7, #4]
 801e136:	425b      	negs	r3, r3
 801e138:	105b      	asrs	r3, r3, #1
 801e13a:	71fb      	strb	r3, [r7, #7]
    return rssi;
 801e13c:	f997 3007 	ldrsb.w	r3, [r7, #7]
}
 801e140:	4618      	mov	r0, r3
 801e142:	3708      	adds	r7, #8
 801e144:	46bd      	mov	sp, r7
 801e146:	bd80      	pop	{r7, pc}

0801e148 <SUBGRF_GetRxBufferStatus>:

void SUBGRF_GetRxBufferStatus( uint8_t *payloadLength, uint8_t *rxStartBufferPointer )
{
 801e148:	b580      	push	{r7, lr}
 801e14a:	b084      	sub	sp, #16
 801e14c:	af00      	add	r7, sp, #0
 801e14e:	6078      	str	r0, [r7, #4]
 801e150:	6039      	str	r1, [r7, #0]
    uint8_t status[2];

    SUBGRF_ReadCommand( RADIO_GET_RXBUFFERSTATUS, status, 2 );
 801e152:	f107 030c 	add.w	r3, r7, #12
 801e156:	2202      	movs	r2, #2
 801e158:	4619      	mov	r1, r3
 801e15a:	2013      	movs	r0, #19
 801e15c:	f000 f95e 	bl	801e41c <SUBGRF_ReadCommand>

    // In case of LORA fixed header, the payloadLength is obtained by reading
    // the register REG_LR_PAYLOADLENGTH
    if( ( SUBGRF_GetPacketType( ) == PACKET_TYPE_LORA ) && ( LoRaHeaderType == LORA_PACKET_FIXED_LENGTH ) )
 801e160:	f7ff fd84 	bl	801dc6c <SUBGRF_GetPacketType>
 801e164:	4603      	mov	r3, r0
 801e166:	2b01      	cmp	r3, #1
 801e168:	d10d      	bne.n	801e186 <SUBGRF_GetRxBufferStatus+0x3e>
 801e16a:	4b0c      	ldr	r3, [pc, #48]	@ (801e19c <SUBGRF_GetRxBufferStatus+0x54>)
 801e16c:	781b      	ldrb	r3, [r3, #0]
 801e16e:	b2db      	uxtb	r3, r3
 801e170:	2b01      	cmp	r3, #1
 801e172:	d108      	bne.n	801e186 <SUBGRF_GetRxBufferStatus+0x3e>
    {
        *payloadLength = SUBGRF_ReadRegister( REG_LR_PAYLOADLENGTH );
 801e174:	f240 7002 	movw	r0, #1794	@ 0x702
 801e178:	f000 f886 	bl	801e288 <SUBGRF_ReadRegister>
 801e17c:	4603      	mov	r3, r0
 801e17e:	461a      	mov	r2, r3
 801e180:	687b      	ldr	r3, [r7, #4]
 801e182:	701a      	strb	r2, [r3, #0]
 801e184:	e002      	b.n	801e18c <SUBGRF_GetRxBufferStatus+0x44>
    }
    else
    {
        *payloadLength = status[0];
 801e186:	7b3a      	ldrb	r2, [r7, #12]
 801e188:	687b      	ldr	r3, [r7, #4]
 801e18a:	701a      	strb	r2, [r3, #0]
    }
    *rxStartBufferPointer = status[1];
 801e18c:	7b7a      	ldrb	r2, [r7, #13]
 801e18e:	683b      	ldr	r3, [r7, #0]
 801e190:	701a      	strb	r2, [r3, #0]
}
 801e192:	bf00      	nop
 801e194:	3710      	adds	r7, #16
 801e196:	46bd      	mov	sp, r7
 801e198:	bd80      	pop	{r7, pc}
 801e19a:	bf00      	nop
 801e19c:	20002142 	.word	0x20002142

0801e1a0 <SUBGRF_GetPacketStatus>:

void SUBGRF_GetPacketStatus( PacketStatus_t *pktStatus )
{
 801e1a0:	b580      	push	{r7, lr}
 801e1a2:	b084      	sub	sp, #16
 801e1a4:	af00      	add	r7, sp, #0
 801e1a6:	6078      	str	r0, [r7, #4]
    uint8_t status[3];

    SUBGRF_ReadCommand( RADIO_GET_PACKETSTATUS, status, 3 );
 801e1a8:	f107 030c 	add.w	r3, r7, #12
 801e1ac:	2203      	movs	r2, #3
 801e1ae:	4619      	mov	r1, r3
 801e1b0:	2014      	movs	r0, #20
 801e1b2:	f000 f933 	bl	801e41c <SUBGRF_ReadCommand>

    pktStatus->packetType = SUBGRF_GetPacketType( );
 801e1b6:	f7ff fd59 	bl	801dc6c <SUBGRF_GetPacketType>
 801e1ba:	4603      	mov	r3, r0
 801e1bc:	461a      	mov	r2, r3
 801e1be:	687b      	ldr	r3, [r7, #4]
 801e1c0:	701a      	strb	r2, [r3, #0]
    switch( pktStatus->packetType )
 801e1c2:	687b      	ldr	r3, [r7, #4]
 801e1c4:	781b      	ldrb	r3, [r3, #0]
 801e1c6:	2b00      	cmp	r3, #0
 801e1c8:	d002      	beq.n	801e1d0 <SUBGRF_GetPacketStatus+0x30>
 801e1ca:	2b01      	cmp	r3, #1
 801e1cc:	d013      	beq.n	801e1f6 <SUBGRF_GetPacketStatus+0x56>
 801e1ce:	e02a      	b.n	801e226 <SUBGRF_GetPacketStatus+0x86>
    {
        case PACKET_TYPE_GFSK:
            pktStatus->Params.Gfsk.RxStatus = status[0];
 801e1d0:	7b3a      	ldrb	r2, [r7, #12]
 801e1d2:	687b      	ldr	r3, [r7, #4]
 801e1d4:	711a      	strb	r2, [r3, #4]
            pktStatus->Params.Gfsk.RssiSync = -status[1] >> 1;
 801e1d6:	7b7b      	ldrb	r3, [r7, #13]
 801e1d8:	425b      	negs	r3, r3
 801e1da:	105b      	asrs	r3, r3, #1
 801e1dc:	b25a      	sxtb	r2, r3
 801e1de:	687b      	ldr	r3, [r7, #4]
 801e1e0:	719a      	strb	r2, [r3, #6]
            pktStatus->Params.Gfsk.RssiAvg = -status[2] >> 1;
 801e1e2:	7bbb      	ldrb	r3, [r7, #14]
 801e1e4:	425b      	negs	r3, r3
 801e1e6:	105b      	asrs	r3, r3, #1
 801e1e8:	b25a      	sxtb	r2, r3
 801e1ea:	687b      	ldr	r3, [r7, #4]
 801e1ec:	715a      	strb	r2, [r3, #5]
            pktStatus->Params.Gfsk.FreqError = 0;
 801e1ee:	687b      	ldr	r3, [r7, #4]
 801e1f0:	2200      	movs	r2, #0
 801e1f2:	609a      	str	r2, [r3, #8]
            break;
 801e1f4:	e020      	b.n	801e238 <SUBGRF_GetPacketStatus+0x98>

        case PACKET_TYPE_LORA:
            pktStatus->Params.LoRa.RssiPkt = -status[0] >> 1;
 801e1f6:	7b3b      	ldrb	r3, [r7, #12]
 801e1f8:	425b      	negs	r3, r3
 801e1fa:	105b      	asrs	r3, r3, #1
 801e1fc:	b25a      	sxtb	r2, r3
 801e1fe:	687b      	ldr	r3, [r7, #4]
 801e200:	731a      	strb	r2, [r3, #12]
            // Returns SNR value [dB] rounded to the nearest integer value
            pktStatus->Params.LoRa.SnrPkt = ( ( ( int8_t )status[1] ) + 2 ) >> 2;
 801e202:	7b7b      	ldrb	r3, [r7, #13]
 801e204:	b25b      	sxtb	r3, r3
 801e206:	3302      	adds	r3, #2
 801e208:	109b      	asrs	r3, r3, #2
 801e20a:	b25a      	sxtb	r2, r3
 801e20c:	687b      	ldr	r3, [r7, #4]
 801e20e:	735a      	strb	r2, [r3, #13]
            pktStatus->Params.LoRa.SignalRssiPkt = -status[2] >> 1;
 801e210:	7bbb      	ldrb	r3, [r7, #14]
 801e212:	425b      	negs	r3, r3
 801e214:	105b      	asrs	r3, r3, #1
 801e216:	b25a      	sxtb	r2, r3
 801e218:	687b      	ldr	r3, [r7, #4]
 801e21a:	739a      	strb	r2, [r3, #14]
            pktStatus->Params.LoRa.FreqError = FrequencyError;
 801e21c:	4b08      	ldr	r3, [pc, #32]	@ (801e240 <SUBGRF_GetPacketStatus+0xa0>)
 801e21e:	681a      	ldr	r2, [r3, #0]
 801e220:	687b      	ldr	r3, [r7, #4]
 801e222:	611a      	str	r2, [r3, #16]
            break;
 801e224:	e008      	b.n	801e238 <SUBGRF_GetPacketStatus+0x98>

        default:
        case PACKET_TYPE_NONE:
            // In that specific case, we set everything in the pktStatus to zeros
            // and reset the packet type accordingly
            RADIO_MEMSET8( pktStatus, 0, sizeof( PacketStatus_t ) );
 801e226:	2214      	movs	r2, #20
 801e228:	2100      	movs	r1, #0
 801e22a:	6878      	ldr	r0, [r7, #4]
 801e22c:	f000 fc1d 	bl	801ea6a <UTIL_MEM_set_8>
            pktStatus->packetType = PACKET_TYPE_NONE;
 801e230:	687b      	ldr	r3, [r7, #4]
 801e232:	220f      	movs	r2, #15
 801e234:	701a      	strb	r2, [r3, #0]
            break;
 801e236:	bf00      	nop
    }
}
 801e238:	bf00      	nop
 801e23a:	3710      	adds	r7, #16
 801e23c:	46bd      	mov	sp, r7
 801e23e:	bd80      	pop	{r7, pc}
 801e240:	20002144 	.word	0x20002144

0801e244 <SUBGRF_WriteRegister>:
    buf[1] = ( uint8_t )( ( uint16_t )irq & 0x00FF );
    SUBGRF_WriteCommand( RADIO_CLR_IRQSTATUS, buf, 2 );
}

void SUBGRF_WriteRegister( uint16_t addr, uint8_t data )
{
 801e244:	b580      	push	{r7, lr}
 801e246:	b086      	sub	sp, #24
 801e248:	af00      	add	r7, sp, #0
 801e24a:	4603      	mov	r3, r0
 801e24c:	460a      	mov	r2, r1
 801e24e:	80fb      	strh	r3, [r7, #6]
 801e250:	4613      	mov	r3, r2
 801e252:	717b      	strb	r3, [r7, #5]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801e254:	f3ef 8310 	mrs	r3, PRIMASK
 801e258:	60fb      	str	r3, [r7, #12]
  return(result);
 801e25a:	68fb      	ldr	r3, [r7, #12]
    CRITICAL_SECTION_BEGIN();
 801e25c:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 801e25e:	b672      	cpsid	i
}
 801e260:	bf00      	nop
    HAL_SUBGHZ_WriteRegisters( &hsubghz, addr, (uint8_t*)&data, 1 );
 801e262:	1d7a      	adds	r2, r7, #5
 801e264:	88f9      	ldrh	r1, [r7, #6]
 801e266:	2301      	movs	r3, #1
 801e268:	4806      	ldr	r0, [pc, #24]	@ (801e284 <SUBGRF_WriteRegister+0x40>)
 801e26a:	f7e9 fcd1 	bl	8007c10 <HAL_SUBGHZ_WriteRegisters>
 801e26e:	697b      	ldr	r3, [r7, #20]
 801e270:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801e272:	693b      	ldr	r3, [r7, #16]
 801e274:	f383 8810 	msr	PRIMASK, r3
}
 801e278:	bf00      	nop
    CRITICAL_SECTION_END();
}
 801e27a:	bf00      	nop
 801e27c:	3718      	adds	r7, #24
 801e27e:	46bd      	mov	sp, r7
 801e280:	bd80      	pop	{r7, pc}
 801e282:	bf00      	nop
 801e284:	200003fc 	.word	0x200003fc

0801e288 <SUBGRF_ReadRegister>:

uint8_t SUBGRF_ReadRegister( uint16_t addr )
{
 801e288:	b580      	push	{r7, lr}
 801e28a:	b086      	sub	sp, #24
 801e28c:	af00      	add	r7, sp, #0
 801e28e:	4603      	mov	r3, r0
 801e290:	80fb      	strh	r3, [r7, #6]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801e292:	f3ef 8310 	mrs	r3, PRIMASK
 801e296:	60fb      	str	r3, [r7, #12]
  return(result);
 801e298:	68fb      	ldr	r3, [r7, #12]
    uint8_t data;
    CRITICAL_SECTION_BEGIN();
 801e29a:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 801e29c:	b672      	cpsid	i
}
 801e29e:	bf00      	nop
    HAL_SUBGHZ_ReadRegisters( &hsubghz, addr, &data, 1 );
 801e2a0:	f107 020b 	add.w	r2, r7, #11
 801e2a4:	88f9      	ldrh	r1, [r7, #6]
 801e2a6:	2301      	movs	r3, #1
 801e2a8:	4806      	ldr	r0, [pc, #24]	@ (801e2c4 <SUBGRF_ReadRegister+0x3c>)
 801e2aa:	f7e9 fd10 	bl	8007cce <HAL_SUBGHZ_ReadRegisters>
 801e2ae:	697b      	ldr	r3, [r7, #20]
 801e2b0:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801e2b2:	693b      	ldr	r3, [r7, #16]
 801e2b4:	f383 8810 	msr	PRIMASK, r3
}
 801e2b8:	bf00      	nop
    CRITICAL_SECTION_END();
    return data;
 801e2ba:	7afb      	ldrb	r3, [r7, #11]
}
 801e2bc:	4618      	mov	r0, r3
 801e2be:	3718      	adds	r7, #24
 801e2c0:	46bd      	mov	sp, r7
 801e2c2:	bd80      	pop	{r7, pc}
 801e2c4:	200003fc 	.word	0x200003fc

0801e2c8 <SUBGRF_WriteRegisters>:

void SUBGRF_WriteRegisters( uint16_t address, uint8_t *buffer, uint16_t size )
{
 801e2c8:	b580      	push	{r7, lr}
 801e2ca:	b086      	sub	sp, #24
 801e2cc:	af00      	add	r7, sp, #0
 801e2ce:	4603      	mov	r3, r0
 801e2d0:	6039      	str	r1, [r7, #0]
 801e2d2:	80fb      	strh	r3, [r7, #6]
 801e2d4:	4613      	mov	r3, r2
 801e2d6:	80bb      	strh	r3, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801e2d8:	f3ef 8310 	mrs	r3, PRIMASK
 801e2dc:	60fb      	str	r3, [r7, #12]
  return(result);
 801e2de:	68fb      	ldr	r3, [r7, #12]
    CRITICAL_SECTION_BEGIN();
 801e2e0:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 801e2e2:	b672      	cpsid	i
}
 801e2e4:	bf00      	nop
    HAL_SUBGHZ_WriteRegisters( &hsubghz, address, buffer, size );
 801e2e6:	88bb      	ldrh	r3, [r7, #4]
 801e2e8:	88f9      	ldrh	r1, [r7, #6]
 801e2ea:	683a      	ldr	r2, [r7, #0]
 801e2ec:	4806      	ldr	r0, [pc, #24]	@ (801e308 <SUBGRF_WriteRegisters+0x40>)
 801e2ee:	f7e9 fc8f 	bl	8007c10 <HAL_SUBGHZ_WriteRegisters>
 801e2f2:	697b      	ldr	r3, [r7, #20]
 801e2f4:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801e2f6:	693b      	ldr	r3, [r7, #16]
 801e2f8:	f383 8810 	msr	PRIMASK, r3
}
 801e2fc:	bf00      	nop
    CRITICAL_SECTION_END();
}
 801e2fe:	bf00      	nop
 801e300:	3718      	adds	r7, #24
 801e302:	46bd      	mov	sp, r7
 801e304:	bd80      	pop	{r7, pc}
 801e306:	bf00      	nop
 801e308:	200003fc 	.word	0x200003fc

0801e30c <SUBGRF_ReadRegisters>:

void SUBGRF_ReadRegisters( uint16_t address, uint8_t *buffer, uint16_t size )
{
 801e30c:	b580      	push	{r7, lr}
 801e30e:	b086      	sub	sp, #24
 801e310:	af00      	add	r7, sp, #0
 801e312:	4603      	mov	r3, r0
 801e314:	6039      	str	r1, [r7, #0]
 801e316:	80fb      	strh	r3, [r7, #6]
 801e318:	4613      	mov	r3, r2
 801e31a:	80bb      	strh	r3, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801e31c:	f3ef 8310 	mrs	r3, PRIMASK
 801e320:	60fb      	str	r3, [r7, #12]
  return(result);
 801e322:	68fb      	ldr	r3, [r7, #12]
    CRITICAL_SECTION_BEGIN();
 801e324:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 801e326:	b672      	cpsid	i
}
 801e328:	bf00      	nop
    HAL_SUBGHZ_ReadRegisters( &hsubghz, address, buffer, size );
 801e32a:	88bb      	ldrh	r3, [r7, #4]
 801e32c:	88f9      	ldrh	r1, [r7, #6]
 801e32e:	683a      	ldr	r2, [r7, #0]
 801e330:	4806      	ldr	r0, [pc, #24]	@ (801e34c <SUBGRF_ReadRegisters+0x40>)
 801e332:	f7e9 fccc 	bl	8007cce <HAL_SUBGHZ_ReadRegisters>
 801e336:	697b      	ldr	r3, [r7, #20]
 801e338:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801e33a:	693b      	ldr	r3, [r7, #16]
 801e33c:	f383 8810 	msr	PRIMASK, r3
}
 801e340:	bf00      	nop
    CRITICAL_SECTION_END();
}
 801e342:	bf00      	nop
 801e344:	3718      	adds	r7, #24
 801e346:	46bd      	mov	sp, r7
 801e348:	bd80      	pop	{r7, pc}
 801e34a:	bf00      	nop
 801e34c:	200003fc 	.word	0x200003fc

0801e350 <SUBGRF_WriteBuffer>:

void SUBGRF_WriteBuffer( uint8_t offset, uint8_t *buffer, uint8_t size )
{
 801e350:	b580      	push	{r7, lr}
 801e352:	b086      	sub	sp, #24
 801e354:	af00      	add	r7, sp, #0
 801e356:	4603      	mov	r3, r0
 801e358:	6039      	str	r1, [r7, #0]
 801e35a:	71fb      	strb	r3, [r7, #7]
 801e35c:	4613      	mov	r3, r2
 801e35e:	71bb      	strb	r3, [r7, #6]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801e360:	f3ef 8310 	mrs	r3, PRIMASK
 801e364:	60fb      	str	r3, [r7, #12]
  return(result);
 801e366:	68fb      	ldr	r3, [r7, #12]
    CRITICAL_SECTION_BEGIN();
 801e368:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 801e36a:	b672      	cpsid	i
}
 801e36c:	bf00      	nop
    HAL_SUBGHZ_WriteBuffer( &hsubghz, offset, buffer, size );
 801e36e:	79bb      	ldrb	r3, [r7, #6]
 801e370:	b29b      	uxth	r3, r3
 801e372:	79f9      	ldrb	r1, [r7, #7]
 801e374:	683a      	ldr	r2, [r7, #0]
 801e376:	4806      	ldr	r0, [pc, #24]	@ (801e390 <SUBGRF_WriteBuffer+0x40>)
 801e378:	f7e9 fdbd 	bl	8007ef6 <HAL_SUBGHZ_WriteBuffer>
 801e37c:	697b      	ldr	r3, [r7, #20]
 801e37e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801e380:	693b      	ldr	r3, [r7, #16]
 801e382:	f383 8810 	msr	PRIMASK, r3
}
 801e386:	bf00      	nop
    CRITICAL_SECTION_END();
}
 801e388:	bf00      	nop
 801e38a:	3718      	adds	r7, #24
 801e38c:	46bd      	mov	sp, r7
 801e38e:	bd80      	pop	{r7, pc}
 801e390:	200003fc 	.word	0x200003fc

0801e394 <SUBGRF_ReadBuffer>:

void SUBGRF_ReadBuffer( uint8_t offset, uint8_t *buffer, uint8_t size )
{
 801e394:	b580      	push	{r7, lr}
 801e396:	b086      	sub	sp, #24
 801e398:	af00      	add	r7, sp, #0
 801e39a:	4603      	mov	r3, r0
 801e39c:	6039      	str	r1, [r7, #0]
 801e39e:	71fb      	strb	r3, [r7, #7]
 801e3a0:	4613      	mov	r3, r2
 801e3a2:	71bb      	strb	r3, [r7, #6]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801e3a4:	f3ef 8310 	mrs	r3, PRIMASK
 801e3a8:	60fb      	str	r3, [r7, #12]
  return(result);
 801e3aa:	68fb      	ldr	r3, [r7, #12]
    CRITICAL_SECTION_BEGIN();
 801e3ac:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 801e3ae:	b672      	cpsid	i
}
 801e3b0:	bf00      	nop
    HAL_SUBGHZ_ReadBuffer( &hsubghz, offset, buffer, size );
 801e3b2:	79bb      	ldrb	r3, [r7, #6]
 801e3b4:	b29b      	uxth	r3, r3
 801e3b6:	79f9      	ldrb	r1, [r7, #7]
 801e3b8:	683a      	ldr	r2, [r7, #0]
 801e3ba:	4806      	ldr	r0, [pc, #24]	@ (801e3d4 <SUBGRF_ReadBuffer+0x40>)
 801e3bc:	f7e9 fdee 	bl	8007f9c <HAL_SUBGHZ_ReadBuffer>
 801e3c0:	697b      	ldr	r3, [r7, #20]
 801e3c2:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801e3c4:	693b      	ldr	r3, [r7, #16]
 801e3c6:	f383 8810 	msr	PRIMASK, r3
}
 801e3ca:	bf00      	nop
    CRITICAL_SECTION_END();
}
 801e3cc:	bf00      	nop
 801e3ce:	3718      	adds	r7, #24
 801e3d0:	46bd      	mov	sp, r7
 801e3d2:	bd80      	pop	{r7, pc}
 801e3d4:	200003fc 	.word	0x200003fc

0801e3d8 <SUBGRF_WriteCommand>:

void SUBGRF_WriteCommand( SUBGHZ_RadioSetCmd_t Command, uint8_t *pBuffer,
                                        uint16_t Size )
{
 801e3d8:	b580      	push	{r7, lr}
 801e3da:	b086      	sub	sp, #24
 801e3dc:	af00      	add	r7, sp, #0
 801e3de:	4603      	mov	r3, r0
 801e3e0:	6039      	str	r1, [r7, #0]
 801e3e2:	71fb      	strb	r3, [r7, #7]
 801e3e4:	4613      	mov	r3, r2
 801e3e6:	80bb      	strh	r3, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801e3e8:	f3ef 8310 	mrs	r3, PRIMASK
 801e3ec:	60fb      	str	r3, [r7, #12]
  return(result);
 801e3ee:	68fb      	ldr	r3, [r7, #12]
    CRITICAL_SECTION_BEGIN();
 801e3f0:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 801e3f2:	b672      	cpsid	i
}
 801e3f4:	bf00      	nop
    HAL_SUBGHZ_ExecSetCmd( &hsubghz, Command, pBuffer, Size );
 801e3f6:	88bb      	ldrh	r3, [r7, #4]
 801e3f8:	79f9      	ldrb	r1, [r7, #7]
 801e3fa:	683a      	ldr	r2, [r7, #0]
 801e3fc:	4806      	ldr	r0, [pc, #24]	@ (801e418 <SUBGRF_WriteCommand+0x40>)
 801e3fe:	f7e9 fcc7 	bl	8007d90 <HAL_SUBGHZ_ExecSetCmd>
 801e402:	697b      	ldr	r3, [r7, #20]
 801e404:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801e406:	693b      	ldr	r3, [r7, #16]
 801e408:	f383 8810 	msr	PRIMASK, r3
}
 801e40c:	bf00      	nop
    CRITICAL_SECTION_END();
}
 801e40e:	bf00      	nop
 801e410:	3718      	adds	r7, #24
 801e412:	46bd      	mov	sp, r7
 801e414:	bd80      	pop	{r7, pc}
 801e416:	bf00      	nop
 801e418:	200003fc 	.word	0x200003fc

0801e41c <SUBGRF_ReadCommand>:

void SUBGRF_ReadCommand( SUBGHZ_RadioGetCmd_t Command, uint8_t *pBuffer,
                                        uint16_t Size )
{
 801e41c:	b580      	push	{r7, lr}
 801e41e:	b086      	sub	sp, #24
 801e420:	af00      	add	r7, sp, #0
 801e422:	4603      	mov	r3, r0
 801e424:	6039      	str	r1, [r7, #0]
 801e426:	71fb      	strb	r3, [r7, #7]
 801e428:	4613      	mov	r3, r2
 801e42a:	80bb      	strh	r3, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801e42c:	f3ef 8310 	mrs	r3, PRIMASK
 801e430:	60fb      	str	r3, [r7, #12]
  return(result);
 801e432:	68fb      	ldr	r3, [r7, #12]
    CRITICAL_SECTION_BEGIN();
 801e434:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 801e436:	b672      	cpsid	i
}
 801e438:	bf00      	nop
    HAL_SUBGHZ_ExecGetCmd( &hsubghz, Command, pBuffer, Size );
 801e43a:	88bb      	ldrh	r3, [r7, #4]
 801e43c:	79f9      	ldrb	r1, [r7, #7]
 801e43e:	683a      	ldr	r2, [r7, #0]
 801e440:	4806      	ldr	r0, [pc, #24]	@ (801e45c <SUBGRF_ReadCommand+0x40>)
 801e442:	f7e9 fd04 	bl	8007e4e <HAL_SUBGHZ_ExecGetCmd>
 801e446:	697b      	ldr	r3, [r7, #20]
 801e448:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801e44a:	693b      	ldr	r3, [r7, #16]
 801e44c:	f383 8810 	msr	PRIMASK, r3
}
 801e450:	bf00      	nop
    CRITICAL_SECTION_END();
}
 801e452:	bf00      	nop
 801e454:	3718      	adds	r7, #24
 801e456:	46bd      	mov	sp, r7
 801e458:	bd80      	pop	{r7, pc}
 801e45a:	bf00      	nop
 801e45c:	200003fc 	.word	0x200003fc

0801e460 <SUBGRF_SetSwitch>:

void SUBGRF_SetSwitch( uint8_t paSelect, RFState_t rxtx )
{
 801e460:	b580      	push	{r7, lr}
 801e462:	b084      	sub	sp, #16
 801e464:	af00      	add	r7, sp, #0
 801e466:	4603      	mov	r3, r0
 801e468:	460a      	mov	r2, r1
 801e46a:	71fb      	strb	r3, [r7, #7]
 801e46c:	4613      	mov	r3, r2
 801e46e:	71bb      	strb	r3, [r7, #6]
    RBI_Switch_TypeDef state = RBI_SWITCH_RX;
 801e470:	2301      	movs	r3, #1
 801e472:	73fb      	strb	r3, [r7, #15]

    if (rxtx == RFSWITCH_TX)
 801e474:	79bb      	ldrb	r3, [r7, #6]
 801e476:	2b01      	cmp	r3, #1
 801e478:	d10d      	bne.n	801e496 <SUBGRF_SetSwitch+0x36>
    {
        if (paSelect == RFO_LP)
 801e47a:	79fb      	ldrb	r3, [r7, #7]
 801e47c:	2b01      	cmp	r3, #1
 801e47e:	d104      	bne.n	801e48a <SUBGRF_SetSwitch+0x2a>
        {
            state = RBI_SWITCH_RFO_LP;
 801e480:	2302      	movs	r3, #2
 801e482:	73fb      	strb	r3, [r7, #15]
            Radio_SMPS_Set(SMPS_DRIVE_SETTING_MAX);
 801e484:	2004      	movs	r0, #4
 801e486:	f000 f8ef 	bl	801e668 <Radio_SMPS_Set>
        }
        if (paSelect == RFO_HP)
 801e48a:	79fb      	ldrb	r3, [r7, #7]
 801e48c:	2b02      	cmp	r3, #2
 801e48e:	d107      	bne.n	801e4a0 <SUBGRF_SetSwitch+0x40>
        {
            state = RBI_SWITCH_RFO_HP;
 801e490:	2303      	movs	r3, #3
 801e492:	73fb      	strb	r3, [r7, #15]
 801e494:	e004      	b.n	801e4a0 <SUBGRF_SetSwitch+0x40>
        }
    }
    else
    {
        if (rxtx == RFSWITCH_RX)
 801e496:	79bb      	ldrb	r3, [r7, #6]
 801e498:	2b00      	cmp	r3, #0
 801e49a:	d101      	bne.n	801e4a0 <SUBGRF_SetSwitch+0x40>
        {
            state = RBI_SWITCH_RX;
 801e49c:	2301      	movs	r3, #1
 801e49e:	73fb      	strb	r3, [r7, #15]
        }
    }
    RBI_ConfigRFSwitch(state);
 801e4a0:	7bfb      	ldrb	r3, [r7, #15]
 801e4a2:	4618      	mov	r0, r3
 801e4a4:	f7ed fc6b 	bl	800bd7e <RBI_ConfigRFSwitch>
}
 801e4a8:	bf00      	nop
 801e4aa:	3710      	adds	r7, #16
 801e4ac:	46bd      	mov	sp, r7
 801e4ae:	bd80      	pop	{r7, pc}

0801e4b0 <SUBGRF_SetRfTxPower>:

uint8_t SUBGRF_SetRfTxPower( int8_t power )
{
 801e4b0:	b580      	push	{r7, lr}
 801e4b2:	b084      	sub	sp, #16
 801e4b4:	af00      	add	r7, sp, #0
 801e4b6:	4603      	mov	r3, r0
 801e4b8:	71fb      	strb	r3, [r7, #7]
    uint8_t paSelect= RFO_LP;
 801e4ba:	2301      	movs	r3, #1
 801e4bc:	73fb      	strb	r3, [r7, #15]

    int32_t TxConfig = RBI_GetTxConfig();
 801e4be:	f7ed fc6c 	bl	800bd9a <RBI_GetTxConfig>
 801e4c2:	60b8      	str	r0, [r7, #8]

    switch (TxConfig)
 801e4c4:	68bb      	ldr	r3, [r7, #8]
 801e4c6:	2b02      	cmp	r3, #2
 801e4c8:	d016      	beq.n	801e4f8 <SUBGRF_SetRfTxPower+0x48>
 801e4ca:	68bb      	ldr	r3, [r7, #8]
 801e4cc:	2b02      	cmp	r3, #2
 801e4ce:	dc16      	bgt.n	801e4fe <SUBGRF_SetRfTxPower+0x4e>
 801e4d0:	68bb      	ldr	r3, [r7, #8]
 801e4d2:	2b00      	cmp	r3, #0
 801e4d4:	d003      	beq.n	801e4de <SUBGRF_SetRfTxPower+0x2e>
 801e4d6:	68bb      	ldr	r3, [r7, #8]
 801e4d8:	2b01      	cmp	r3, #1
 801e4da:	d00a      	beq.n	801e4f2 <SUBGRF_SetRfTxPower+0x42>
        {
            paSelect = RFO_HP;
            break;
        }
        default:
            break;
 801e4dc:	e00f      	b.n	801e4fe <SUBGRF_SetRfTxPower+0x4e>
            if (power > 15)
 801e4de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 801e4e2:	2b0f      	cmp	r3, #15
 801e4e4:	dd02      	ble.n	801e4ec <SUBGRF_SetRfTxPower+0x3c>
                paSelect = RFO_HP;
 801e4e6:	2302      	movs	r3, #2
 801e4e8:	73fb      	strb	r3, [r7, #15]
            break;
 801e4ea:	e009      	b.n	801e500 <SUBGRF_SetRfTxPower+0x50>
                paSelect = RFO_LP;
 801e4ec:	2301      	movs	r3, #1
 801e4ee:	73fb      	strb	r3, [r7, #15]
            break;
 801e4f0:	e006      	b.n	801e500 <SUBGRF_SetRfTxPower+0x50>
            paSelect = RFO_LP;
 801e4f2:	2301      	movs	r3, #1
 801e4f4:	73fb      	strb	r3, [r7, #15]
            break;
 801e4f6:	e003      	b.n	801e500 <SUBGRF_SetRfTxPower+0x50>
            paSelect = RFO_HP;
 801e4f8:	2302      	movs	r3, #2
 801e4fa:	73fb      	strb	r3, [r7, #15]
            break;
 801e4fc:	e000      	b.n	801e500 <SUBGRF_SetRfTxPower+0x50>
            break;
 801e4fe:	bf00      	nop
    }

    SUBGRF_SetTxParams( paSelect, power, RADIO_RAMP_40_US );
 801e500:	f997 1007 	ldrsb.w	r1, [r7, #7]
 801e504:	7bfb      	ldrb	r3, [r7, #15]
 801e506:	2202      	movs	r2, #2
 801e508:	4618      	mov	r0, r3
 801e50a:	f7ff fbb9 	bl	801dc80 <SUBGRF_SetTxParams>

    return paSelect;
 801e50e:	7bfb      	ldrb	r3, [r7, #15]
}
 801e510:	4618      	mov	r0, r3
 801e512:	3710      	adds	r7, #16
 801e514:	46bd      	mov	sp, r7
 801e516:	bd80      	pop	{r7, pc}

0801e518 <SUBGRF_GetRadioWakeUpTime>:

uint32_t SUBGRF_GetRadioWakeUpTime( void )
{
 801e518:	b480      	push	{r7}
 801e51a:	af00      	add	r7, sp, #0
    return RF_WAKEUP_TIME;
 801e51c:	2301      	movs	r3, #1
}
 801e51e:	4618      	mov	r0, r3
 801e520:	46bd      	mov	sp, r7
 801e522:	bc80      	pop	{r7}
 801e524:	4770      	bx	lr
	...

0801e528 <HAL_SUBGHZ_TxCpltCallback>:

/* HAL_SUBGHz Callbacks definitions */
void HAL_SUBGHZ_TxCpltCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 801e528:	b580      	push	{r7, lr}
 801e52a:	b082      	sub	sp, #8
 801e52c:	af00      	add	r7, sp, #0
 801e52e:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_TX_DONE );
 801e530:	4b03      	ldr	r3, [pc, #12]	@ (801e540 <HAL_SUBGHZ_TxCpltCallback+0x18>)
 801e532:	681b      	ldr	r3, [r3, #0]
 801e534:	2001      	movs	r0, #1
 801e536:	4798      	blx	r3
}
 801e538:	bf00      	nop
 801e53a:	3708      	adds	r7, #8
 801e53c:	46bd      	mov	sp, r7
 801e53e:	bd80      	pop	{r7, pc}
 801e540:	2000214c 	.word	0x2000214c

0801e544 <HAL_SUBGHZ_RxCpltCallback>:

void HAL_SUBGHZ_RxCpltCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 801e544:	b580      	push	{r7, lr}
 801e546:	b082      	sub	sp, #8
 801e548:	af00      	add	r7, sp, #0
 801e54a:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_RX_DONE );
 801e54c:	4b03      	ldr	r3, [pc, #12]	@ (801e55c <HAL_SUBGHZ_RxCpltCallback+0x18>)
 801e54e:	681b      	ldr	r3, [r3, #0]
 801e550:	2002      	movs	r0, #2
 801e552:	4798      	blx	r3
}
 801e554:	bf00      	nop
 801e556:	3708      	adds	r7, #8
 801e558:	46bd      	mov	sp, r7
 801e55a:	bd80      	pop	{r7, pc}
 801e55c:	2000214c 	.word	0x2000214c

0801e560 <HAL_SUBGHZ_CRCErrorCallback>:

void HAL_SUBGHZ_CRCErrorCallback (SUBGHZ_HandleTypeDef *hsubghz)
{
 801e560:	b580      	push	{r7, lr}
 801e562:	b082      	sub	sp, #8
 801e564:	af00      	add	r7, sp, #0
 801e566:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_CRC_ERROR);
 801e568:	4b03      	ldr	r3, [pc, #12]	@ (801e578 <HAL_SUBGHZ_CRCErrorCallback+0x18>)
 801e56a:	681b      	ldr	r3, [r3, #0]
 801e56c:	2040      	movs	r0, #64	@ 0x40
 801e56e:	4798      	blx	r3
}
 801e570:	bf00      	nop
 801e572:	3708      	adds	r7, #8
 801e574:	46bd      	mov	sp, r7
 801e576:	bd80      	pop	{r7, pc}
 801e578:	2000214c 	.word	0x2000214c

0801e57c <HAL_SUBGHZ_CADStatusCallback>:

void HAL_SUBGHZ_CADStatusCallback(SUBGHZ_HandleTypeDef *hsubghz, HAL_SUBGHZ_CadStatusTypeDef cadstatus)
{
 801e57c:	b580      	push	{r7, lr}
 801e57e:	b082      	sub	sp, #8
 801e580:	af00      	add	r7, sp, #0
 801e582:	6078      	str	r0, [r7, #4]
 801e584:	460b      	mov	r3, r1
 801e586:	70fb      	strb	r3, [r7, #3]
    switch (cadstatus)
 801e588:	78fb      	ldrb	r3, [r7, #3]
 801e58a:	2b00      	cmp	r3, #0
 801e58c:	d002      	beq.n	801e594 <HAL_SUBGHZ_CADStatusCallback+0x18>
 801e58e:	2b01      	cmp	r3, #1
 801e590:	d005      	beq.n	801e59e <HAL_SUBGHZ_CADStatusCallback+0x22>
            break;
        case HAL_SUBGHZ_CAD_DETECTED:
            RadioOnDioIrqCb( IRQ_CAD_DETECTED);
            break;
        default:
            break;
 801e592:	e00a      	b.n	801e5aa <HAL_SUBGHZ_CADStatusCallback+0x2e>
            RadioOnDioIrqCb( IRQ_CAD_CLEAR);
 801e594:	4b07      	ldr	r3, [pc, #28]	@ (801e5b4 <HAL_SUBGHZ_CADStatusCallback+0x38>)
 801e596:	681b      	ldr	r3, [r3, #0]
 801e598:	2080      	movs	r0, #128	@ 0x80
 801e59a:	4798      	blx	r3
            break;
 801e59c:	e005      	b.n	801e5aa <HAL_SUBGHZ_CADStatusCallback+0x2e>
            RadioOnDioIrqCb( IRQ_CAD_DETECTED);
 801e59e:	4b05      	ldr	r3, [pc, #20]	@ (801e5b4 <HAL_SUBGHZ_CADStatusCallback+0x38>)
 801e5a0:	681b      	ldr	r3, [r3, #0]
 801e5a2:	f44f 7080 	mov.w	r0, #256	@ 0x100
 801e5a6:	4798      	blx	r3
            break;
 801e5a8:	bf00      	nop
    }
}
 801e5aa:	bf00      	nop
 801e5ac:	3708      	adds	r7, #8
 801e5ae:	46bd      	mov	sp, r7
 801e5b0:	bd80      	pop	{r7, pc}
 801e5b2:	bf00      	nop
 801e5b4:	2000214c 	.word	0x2000214c

0801e5b8 <HAL_SUBGHZ_RxTxTimeoutCallback>:

void HAL_SUBGHZ_RxTxTimeoutCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 801e5b8:	b580      	push	{r7, lr}
 801e5ba:	b082      	sub	sp, #8
 801e5bc:	af00      	add	r7, sp, #0
 801e5be:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_RX_TX_TIMEOUT );
 801e5c0:	4b04      	ldr	r3, [pc, #16]	@ (801e5d4 <HAL_SUBGHZ_RxTxTimeoutCallback+0x1c>)
 801e5c2:	681b      	ldr	r3, [r3, #0]
 801e5c4:	f44f 7000 	mov.w	r0, #512	@ 0x200
 801e5c8:	4798      	blx	r3
}
 801e5ca:	bf00      	nop
 801e5cc:	3708      	adds	r7, #8
 801e5ce:	46bd      	mov	sp, r7
 801e5d0:	bd80      	pop	{r7, pc}
 801e5d2:	bf00      	nop
 801e5d4:	2000214c 	.word	0x2000214c

0801e5d8 <HAL_SUBGHZ_HeaderErrorCallback>:

void HAL_SUBGHZ_HeaderErrorCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 801e5d8:	b580      	push	{r7, lr}
 801e5da:	b082      	sub	sp, #8
 801e5dc:	af00      	add	r7, sp, #0
 801e5de:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_HEADER_ERROR );
 801e5e0:	4b03      	ldr	r3, [pc, #12]	@ (801e5f0 <HAL_SUBGHZ_HeaderErrorCallback+0x18>)
 801e5e2:	681b      	ldr	r3, [r3, #0]
 801e5e4:	2020      	movs	r0, #32
 801e5e6:	4798      	blx	r3
}
 801e5e8:	bf00      	nop
 801e5ea:	3708      	adds	r7, #8
 801e5ec:	46bd      	mov	sp, r7
 801e5ee:	bd80      	pop	{r7, pc}
 801e5f0:	2000214c 	.word	0x2000214c

0801e5f4 <HAL_SUBGHZ_PreambleDetectedCallback>:

void HAL_SUBGHZ_PreambleDetectedCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 801e5f4:	b580      	push	{r7, lr}
 801e5f6:	b082      	sub	sp, #8
 801e5f8:	af00      	add	r7, sp, #0
 801e5fa:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_PREAMBLE_DETECTED );
 801e5fc:	4b03      	ldr	r3, [pc, #12]	@ (801e60c <HAL_SUBGHZ_PreambleDetectedCallback+0x18>)
 801e5fe:	681b      	ldr	r3, [r3, #0]
 801e600:	2004      	movs	r0, #4
 801e602:	4798      	blx	r3
}
 801e604:	bf00      	nop
 801e606:	3708      	adds	r7, #8
 801e608:	46bd      	mov	sp, r7
 801e60a:	bd80      	pop	{r7, pc}
 801e60c:	2000214c 	.word	0x2000214c

0801e610 <HAL_SUBGHZ_SyncWordValidCallback>:

void HAL_SUBGHZ_SyncWordValidCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 801e610:	b580      	push	{r7, lr}
 801e612:	b082      	sub	sp, #8
 801e614:	af00      	add	r7, sp, #0
 801e616:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_SYNCWORD_VALID );
 801e618:	4b03      	ldr	r3, [pc, #12]	@ (801e628 <HAL_SUBGHZ_SyncWordValidCallback+0x18>)
 801e61a:	681b      	ldr	r3, [r3, #0]
 801e61c:	2008      	movs	r0, #8
 801e61e:	4798      	blx	r3
}
 801e620:	bf00      	nop
 801e622:	3708      	adds	r7, #8
 801e624:	46bd      	mov	sp, r7
 801e626:	bd80      	pop	{r7, pc}
 801e628:	2000214c 	.word	0x2000214c

0801e62c <HAL_SUBGHZ_HeaderValidCallback>:

void HAL_SUBGHZ_HeaderValidCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 801e62c:	b580      	push	{r7, lr}
 801e62e:	b082      	sub	sp, #8
 801e630:	af00      	add	r7, sp, #0
 801e632:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_HEADER_VALID );
 801e634:	4b03      	ldr	r3, [pc, #12]	@ (801e644 <HAL_SUBGHZ_HeaderValidCallback+0x18>)
 801e636:	681b      	ldr	r3, [r3, #0]
 801e638:	2010      	movs	r0, #16
 801e63a:	4798      	blx	r3
}
 801e63c:	bf00      	nop
 801e63e:	3708      	adds	r7, #8
 801e640:	46bd      	mov	sp, r7
 801e642:	bd80      	pop	{r7, pc}
 801e644:	2000214c 	.word	0x2000214c

0801e648 <HAL_SUBGHZ_LrFhssHopCallback>:

void HAL_SUBGHZ_LrFhssHopCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 801e648:	b580      	push	{r7, lr}
 801e64a:	b082      	sub	sp, #8
 801e64c:	af00      	add	r7, sp, #0
 801e64e:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_LR_FHSS_HOP );
 801e650:	4b04      	ldr	r3, [pc, #16]	@ (801e664 <HAL_SUBGHZ_LrFhssHopCallback+0x1c>)
 801e652:	681b      	ldr	r3, [r3, #0]
 801e654:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 801e658:	4798      	blx	r3
}
 801e65a:	bf00      	nop
 801e65c:	3708      	adds	r7, #8
 801e65e:	46bd      	mov	sp, r7
 801e660:	bd80      	pop	{r7, pc}
 801e662:	bf00      	nop
 801e664:	2000214c 	.word	0x2000214c

0801e668 <Radio_SMPS_Set>:

static void Radio_SMPS_Set(uint8_t level)
{
 801e668:	b580      	push	{r7, lr}
 801e66a:	b084      	sub	sp, #16
 801e66c:	af00      	add	r7, sp, #0
 801e66e:	4603      	mov	r3, r0
 801e670:	71fb      	strb	r3, [r7, #7]
  if ( 1U == RBI_IsDCDC() )
 801e672:	f7ed fba0 	bl	800bdb6 <RBI_IsDCDC>
 801e676:	4603      	mov	r3, r0
 801e678:	2b01      	cmp	r3, #1
 801e67a:	d112      	bne.n	801e6a2 <Radio_SMPS_Set+0x3a>
  {
    uint8_t modReg;
    modReg= SUBGRF_ReadRegister(SUBGHZ_SMPSC2R);
 801e67c:	f640 1023 	movw	r0, #2339	@ 0x923
 801e680:	f7ff fe02 	bl	801e288 <SUBGRF_ReadRegister>
 801e684:	4603      	mov	r3, r0
 801e686:	73fb      	strb	r3, [r7, #15]
    modReg&= (~SMPS_DRV_MASK);
 801e688:	7bfb      	ldrb	r3, [r7, #15]
 801e68a:	f023 0306 	bic.w	r3, r3, #6
 801e68e:	73fb      	strb	r3, [r7, #15]
    SUBGRF_WriteRegister(SUBGHZ_SMPSC2R, modReg | level);
 801e690:	7bfa      	ldrb	r2, [r7, #15]
 801e692:	79fb      	ldrb	r3, [r7, #7]
 801e694:	4313      	orrs	r3, r2
 801e696:	b2db      	uxtb	r3, r3
 801e698:	4619      	mov	r1, r3
 801e69a:	f640 1023 	movw	r0, #2339	@ 0x923
 801e69e:	f7ff fdd1 	bl	801e244 <SUBGRF_WriteRegister>
  }
}
 801e6a2:	bf00      	nop
 801e6a4:	3710      	adds	r7, #16
 801e6a6:	46bd      	mov	sp, r7
 801e6a8:	bd80      	pop	{r7, pc}
	...

0801e6ac <SUBGRF_GetFskBandwidthRegValue>:

uint8_t SUBGRF_GetFskBandwidthRegValue( uint32_t bandwidth )
{
 801e6ac:	b480      	push	{r7}
 801e6ae:	b085      	sub	sp, #20
 801e6b0:	af00      	add	r7, sp, #0
 801e6b2:	6078      	str	r0, [r7, #4]
    uint8_t i;

    if( bandwidth == 0 )
 801e6b4:	687b      	ldr	r3, [r7, #4]
 801e6b6:	2b00      	cmp	r3, #0
 801e6b8:	d101      	bne.n	801e6be <SUBGRF_GetFskBandwidthRegValue+0x12>
    {
        return( 0x1F );
 801e6ba:	231f      	movs	r3, #31
 801e6bc:	e017      	b.n	801e6ee <SUBGRF_GetFskBandwidthRegValue+0x42>
    }

    for( i = 0; i < ( sizeof( FskBandwidths ) / sizeof( FskBandwidth_t ) ); i++ )
 801e6be:	2300      	movs	r3, #0
 801e6c0:	73fb      	strb	r3, [r7, #15]
 801e6c2:	e00f      	b.n	801e6e4 <SUBGRF_GetFskBandwidthRegValue+0x38>
    {
        if ( bandwidth < FskBandwidths[i].bandwidth )
 801e6c4:	7bfb      	ldrb	r3, [r7, #15]
 801e6c6:	4a0c      	ldr	r2, [pc, #48]	@ (801e6f8 <SUBGRF_GetFskBandwidthRegValue+0x4c>)
 801e6c8:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 801e6cc:	687a      	ldr	r2, [r7, #4]
 801e6ce:	429a      	cmp	r2, r3
 801e6d0:	d205      	bcs.n	801e6de <SUBGRF_GetFskBandwidthRegValue+0x32>
        {
            return FskBandwidths[i].RegValue;
 801e6d2:	7bfb      	ldrb	r3, [r7, #15]
 801e6d4:	4a08      	ldr	r2, [pc, #32]	@ (801e6f8 <SUBGRF_GetFskBandwidthRegValue+0x4c>)
 801e6d6:	00db      	lsls	r3, r3, #3
 801e6d8:	4413      	add	r3, r2
 801e6da:	791b      	ldrb	r3, [r3, #4]
 801e6dc:	e007      	b.n	801e6ee <SUBGRF_GetFskBandwidthRegValue+0x42>
    for( i = 0; i < ( sizeof( FskBandwidths ) / sizeof( FskBandwidth_t ) ); i++ )
 801e6de:	7bfb      	ldrb	r3, [r7, #15]
 801e6e0:	3301      	adds	r3, #1
 801e6e2:	73fb      	strb	r3, [r7, #15]
 801e6e4:	7bfb      	ldrb	r3, [r7, #15]
 801e6e6:	2b15      	cmp	r3, #21
 801e6e8:	d9ec      	bls.n	801e6c4 <SUBGRF_GetFskBandwidthRegValue+0x18>
        }
    }
    // ERROR: Value not found
    while( 1 );
 801e6ea:	bf00      	nop
 801e6ec:	e7fd      	b.n	801e6ea <SUBGRF_GetFskBandwidthRegValue+0x3e>
}
 801e6ee:	4618      	mov	r0, r3
 801e6f0:	3714      	adds	r7, #20
 801e6f2:	46bd      	mov	sp, r7
 801e6f4:	bc80      	pop	{r7}
 801e6f6:	4770      	bx	lr
 801e6f8:	08023f8c 	.word	0x08023f8c

0801e6fc <SUBGRF_GetCFO>:
void SUBGRF_GetCFO( uint32_t bitRate, int32_t *cfo)
{
 801e6fc:	b580      	push	{r7, lr}
 801e6fe:	b08a      	sub	sp, #40	@ 0x28
 801e700:	af00      	add	r7, sp, #0
 801e702:	6078      	str	r0, [r7, #4]
 801e704:	6039      	str	r1, [r7, #0]
  uint8_t BwMant[] = {4, 8, 10, 12};
 801e706:	4b35      	ldr	r3, [pc, #212]	@ (801e7dc <SUBGRF_GetCFO+0xe0>)
 801e708:	60fb      	str	r3, [r7, #12]
  /* read demod bandwidth: mant bit4:3, exp bits 2:0 */
  uint8_t reg = (SUBGRF_ReadRegister( SUBGHZ_BWSELR ));
 801e70a:	f640 0007 	movw	r0, #2055	@ 0x807
 801e70e:	f7ff fdbb 	bl	801e288 <SUBGRF_ReadRegister>
 801e712:	4603      	mov	r3, r0
 801e714:	77fb      	strb	r3, [r7, #31]
  uint8_t bandwidth_mant = BwMant[( reg >> 3 ) & 0x3];
 801e716:	7ffb      	ldrb	r3, [r7, #31]
 801e718:	08db      	lsrs	r3, r3, #3
 801e71a:	b2db      	uxtb	r3, r3
 801e71c:	f003 0303 	and.w	r3, r3, #3
 801e720:	3328      	adds	r3, #40	@ 0x28
 801e722:	443b      	add	r3, r7
 801e724:	f813 3c1c 	ldrb.w	r3, [r3, #-28]
 801e728:	77bb      	strb	r3, [r7, #30]
  uint8_t bandwidth_exp = reg & 0x7;
 801e72a:	7ffb      	ldrb	r3, [r7, #31]
 801e72c:	f003 0307 	and.w	r3, r3, #7
 801e730:	777b      	strb	r3, [r7, #29]
  uint32_t cf_fs = XTAL_FREQ / ( bandwidth_mant * ( 1 << ( bandwidth_exp + 1 )));
 801e732:	7fba      	ldrb	r2, [r7, #30]
 801e734:	7f7b      	ldrb	r3, [r7, #29]
 801e736:	3301      	adds	r3, #1
 801e738:	fa02 f303 	lsl.w	r3, r2, r3
 801e73c:	461a      	mov	r2, r3
 801e73e:	4b28      	ldr	r3, [pc, #160]	@ (801e7e0 <SUBGRF_GetCFO+0xe4>)
 801e740:	fbb3 f3f2 	udiv	r3, r3, r2
 801e744:	61bb      	str	r3, [r7, #24]
  uint32_t cf_osr = cf_fs / bitRate;
 801e746:	69ba      	ldr	r2, [r7, #24]
 801e748:	687b      	ldr	r3, [r7, #4]
 801e74a:	fbb2 f3f3 	udiv	r3, r2, r3
 801e74e:	617b      	str	r3, [r7, #20]
  uint8_t interp = 1;
 801e750:	2301      	movs	r3, #1
 801e752:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  /* calculate demod interpolation factor */
  if (cf_osr * interp < 8)
 801e756:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801e75a:	697a      	ldr	r2, [r7, #20]
 801e75c:	fb02 f303 	mul.w	r3, r2, r3
 801e760:	2b07      	cmp	r3, #7
 801e762:	d802      	bhi.n	801e76a <SUBGRF_GetCFO+0x6e>
  {
    interp = 2;
 801e764:	2302      	movs	r3, #2
 801e766:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }
  if (cf_osr * interp < 4)
 801e76a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801e76e:	697a      	ldr	r2, [r7, #20]
 801e770:	fb02 f303 	mul.w	r3, r2, r3
 801e774:	2b03      	cmp	r3, #3
 801e776:	d802      	bhi.n	801e77e <SUBGRF_GetCFO+0x82>
  {
    interp = 4;
 801e778:	2304      	movs	r3, #4
 801e77a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }
  /* calculate demod sampling frequency */
  uint32_t fs = cf_fs* interp;
 801e77e:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 801e782:	69bb      	ldr	r3, [r7, #24]
 801e784:	fb02 f303 	mul.w	r3, r2, r3
 801e788:	613b      	str	r3, [r7, #16]
  /* get the cfo registers */
  int32_t cfo_bin = ( SUBGRF_ReadRegister( SUBGHZ_GCFORH ) & 0xF ) << 8;
 801e78a:	f44f 60d6 	mov.w	r0, #1712	@ 0x6b0
 801e78e:	f7ff fd7b 	bl	801e288 <SUBGRF_ReadRegister>
 801e792:	4603      	mov	r3, r0
 801e794:	021b      	lsls	r3, r3, #8
 801e796:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 801e79a:	623b      	str	r3, [r7, #32]
  cfo_bin |= SUBGRF_ReadRegister( SUBGHZ_GCFORL );
 801e79c:	f240 60b1 	movw	r0, #1713	@ 0x6b1
 801e7a0:	f7ff fd72 	bl	801e288 <SUBGRF_ReadRegister>
 801e7a4:	4603      	mov	r3, r0
 801e7a6:	461a      	mov	r2, r3
 801e7a8:	6a3b      	ldr	r3, [r7, #32]
 801e7aa:	4313      	orrs	r3, r2
 801e7ac:	623b      	str	r3, [r7, #32]
  /* negate if 12 bits sign bit is 1 */
  if (( cfo_bin & 0x800 ) == 0x800 )
 801e7ae:	6a3b      	ldr	r3, [r7, #32]
 801e7b0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 801e7b4:	2b00      	cmp	r3, #0
 801e7b6:	d005      	beq.n	801e7c4 <SUBGRF_GetCFO+0xc8>
  {
    cfo_bin |= 0xFFFFF000;
 801e7b8:	6a3b      	ldr	r3, [r7, #32]
 801e7ba:	ea6f 5303 	mvn.w	r3, r3, lsl #20
 801e7be:	ea6f 5313 	mvn.w	r3, r3, lsr #20
 801e7c2:	623b      	str	r3, [r7, #32]
  }
  /* calculate cfo in Hz */
  /* shift by 5 first to not saturate, cfo_bin on 12bits */
  *cfo = ((int32_t)( cfo_bin * ( fs >> 5 ))) >> ( 12 - 5 );
 801e7c4:	693b      	ldr	r3, [r7, #16]
 801e7c6:	095b      	lsrs	r3, r3, #5
 801e7c8:	6a3a      	ldr	r2, [r7, #32]
 801e7ca:	fb02 f303 	mul.w	r3, r2, r3
 801e7ce:	11da      	asrs	r2, r3, #7
 801e7d0:	683b      	ldr	r3, [r7, #0]
 801e7d2:	601a      	str	r2, [r3, #0]
}
 801e7d4:	bf00      	nop
 801e7d6:	3728      	adds	r7, #40	@ 0x28
 801e7d8:	46bd      	mov	sp, r7
 801e7da:	bd80      	pop	{r7, pc}
 801e7dc:	0c0a0804 	.word	0x0c0a0804
 801e7e0:	01e84800 	.word	0x01e84800

0801e7e4 <RFW_TransmitLongPacket>:
#endif /* RFW_ENABLE == 1 */

/* Exported functions --------------------------------------------------------*/
int32_t RFW_TransmitLongPacket( uint16_t payload_size, uint32_t timeout,
                                void ( *TxLongPacketGetNextChunkCb )( uint8_t **buffer, uint8_t buffer_size ) )
{
 801e7e4:	b480      	push	{r7}
 801e7e6:	b087      	sub	sp, #28
 801e7e8:	af00      	add	r7, sp, #0
 801e7ea:	4603      	mov	r3, r0
 801e7ec:	60b9      	str	r1, [r7, #8]
 801e7ee:	607a      	str	r2, [r7, #4]
 801e7f0:	81fb      	strh	r3, [r7, #14]
    int32_t status = 0;
 801e7f2:	2300      	movs	r3, #0
 801e7f4:	617b      	str	r3, [r7, #20]
        default:
            break;
        }
    }
#else
    status = -1;
 801e7f6:	f04f 33ff 	mov.w	r3, #4294967295
 801e7fa:	617b      	str	r3, [r7, #20]
#endif /* RFW_LONGPACKET_ENABLE == 1 */
    return status;
 801e7fc:	697b      	ldr	r3, [r7, #20]
}
 801e7fe:	4618      	mov	r0, r3
 801e800:	371c      	adds	r7, #28
 801e802:	46bd      	mov	sp, r7
 801e804:	bc80      	pop	{r7}
 801e806:	4770      	bx	lr

0801e808 <RFW_ReceiveLongPacket>:

int32_t RFW_ReceiveLongPacket( uint8_t boosted_mode, uint32_t timeout,
                               void ( *RxLongPacketStoreChunkCb )( uint8_t *buffer, uint8_t chunk_size ) )
{
 801e808:	b480      	push	{r7}
 801e80a:	b087      	sub	sp, #28
 801e80c:	af00      	add	r7, sp, #0
 801e80e:	4603      	mov	r3, r0
 801e810:	60b9      	str	r1, [r7, #8]
 801e812:	607a      	str	r2, [r7, #4]
 801e814:	73fb      	strb	r3, [r7, #15]
    int32_t status = 0;
 801e816:	2300      	movs	r3, #0
 801e818:	617b      	str	r3, [r7, #20]
        {
            SUBGRF_SetRx( 0xFFFFFF ); /* Rx Continuous */
        }
    }
#else
    status = -1;
 801e81a:	f04f 33ff 	mov.w	r3, #4294967295
 801e81e:	617b      	str	r3, [r7, #20]
#endif /* RFW_LONGPACKET_ENABLE == 1 */
    return status;
 801e820:	697b      	ldr	r3, [r7, #20]
}
 801e822:	4618      	mov	r0, r3
 801e824:	371c      	adds	r7, #28
 801e826:	46bd      	mov	sp, r7
 801e828:	bc80      	pop	{r7}
 801e82a:	4770      	bx	lr

0801e82c <RFW_Init>:

int32_t RFW_Init( ConfigGeneric_t *config, RadioEvents_t *RadioEvents, TimerEvent_t *TimeoutTimerEvent )
{
 801e82c:	b480      	push	{r7}
 801e82e:	b085      	sub	sp, #20
 801e830:	af00      	add	r7, sp, #0
 801e832:	60f8      	str	r0, [r7, #12]
 801e834:	60b9      	str	r1, [r7, #8]
 801e836:	607a      	str	r2, [r7, #4]
    RFWPacket.Init.Enable = 1;
    /* Initialize Timer for end of fixed packet, started at sync*/
    TimerInit( &RFWPacket.Timer, RFW_GetPayloadTimerEvent );
    return 0;
#else
    return -1;
 801e838:	f04f 33ff 	mov.w	r3, #4294967295
#endif /* RFW_ENABLE == 1 */
}
 801e83c:	4618      	mov	r0, r3
 801e83e:	3714      	adds	r7, #20
 801e840:	46bd      	mov	sp, r7
 801e842:	bc80      	pop	{r7}
 801e844:	4770      	bx	lr

0801e846 <RFW_DeInit>:

void RFW_DeInit( void )
{
 801e846:	b480      	push	{r7}
 801e848:	af00      	add	r7, sp, #0
#if (RFW_ENABLE == 1 )
    RFWPacket.Init.Enable = 0; /*Disable the RFWPacket decoding*/
#endif /* RFW_ENABLE == 1 */
}
 801e84a:	bf00      	nop
 801e84c:	46bd      	mov	sp, r7
 801e84e:	bc80      	pop	{r7}
 801e850:	4770      	bx	lr

0801e852 <RFW_Is_Init>:

uint8_t RFW_Is_Init( void )
{
 801e852:	b480      	push	{r7}
 801e854:	af00      	add	r7, sp, #0
#if (RFW_ENABLE == 1 )
    return RFWPacket.Init.Enable;
#else
    return 0;
 801e856:	2300      	movs	r3, #0
#endif /* RFW_ENABLE == 1 */
}
 801e858:	4618      	mov	r0, r3
 801e85a:	46bd      	mov	sp, r7
 801e85c:	bc80      	pop	{r7}
 801e85e:	4770      	bx	lr

0801e860 <RFW_Is_LongPacketModeEnabled>:

uint8_t RFW_Is_LongPacketModeEnabled( void )
{
 801e860:	b480      	push	{r7}
 801e862:	af00      	add	r7, sp, #0
#if (RFW_ENABLE == 1 )
    return RFWPacket.LongPacketModeEnable;
#else
    return 0;
 801e864:	2300      	movs	r3, #0
#endif /* RFW_ENABLE == 1 */
}
 801e866:	4618      	mov	r0, r3
 801e868:	46bd      	mov	sp, r7
 801e86a:	bc80      	pop	{r7}
 801e86c:	4770      	bx	lr

0801e86e <RFW_SetAntSwitch>:

void RFW_SetAntSwitch( uint8_t AntSwitch )
{
 801e86e:	b480      	push	{r7}
 801e870:	b083      	sub	sp, #12
 801e872:	af00      	add	r7, sp, #0
 801e874:	4603      	mov	r3, r0
 801e876:	71fb      	strb	r3, [r7, #7]
#if (RFW_ENABLE == 1 )
    RFWPacket.AntSwitchPaSelect = AntSwitch;
#endif /* RFW_ENABLE == 1 */
}
 801e878:	bf00      	nop
 801e87a:	370c      	adds	r7, #12
 801e87c:	46bd      	mov	sp, r7
 801e87e:	bc80      	pop	{r7}
 801e880:	4770      	bx	lr

0801e882 <RFW_TransmitInit>:

int32_t RFW_TransmitInit( uint8_t *inOutBuffer, uint8_t size, uint8_t *outSize )
{
 801e882:	b480      	push	{r7}
 801e884:	b087      	sub	sp, #28
 801e886:	af00      	add	r7, sp, #0
 801e888:	60f8      	str	r0, [r7, #12]
 801e88a:	460b      	mov	r3, r1
 801e88c:	607a      	str	r2, [r7, #4]
 801e88e:	72fb      	strb	r3, [r7, #11]
    int32_t status = -1;
 801e890:	f04f 33ff 	mov.w	r3, #4294967295
 801e894:	617b      	str	r3, [r7, #20]
        RFWPacket.LongPacketModeEnable = 0;

        status = 0;
    }
#endif /* RFW_ENABLE == 1 */
    return status;
 801e896:	697b      	ldr	r3, [r7, #20]
}
 801e898:	4618      	mov	r0, r3
 801e89a:	371c      	adds	r7, #28
 801e89c:	46bd      	mov	sp, r7
 801e89e:	bc80      	pop	{r7}
 801e8a0:	4770      	bx	lr

0801e8a2 <RFW_ReceiveInit>:

int32_t RFW_ReceiveInit( void )
{
 801e8a2:	b480      	push	{r7}
 801e8a4:	af00      	add	r7, sp, #0
    RFWPacket.RxPayloadOffset = 0;

    RFWPacket.LongPacketModeEnable = 0;
    return 0;
#else
    return -1;
 801e8a6:	f04f 33ff 	mov.w	r3, #4294967295
#endif /* RFW_ENABLE == 1 */
}
 801e8aa:	4618      	mov	r0, r3
 801e8ac:	46bd      	mov	sp, r7
 801e8ae:	bc80      	pop	{r7}
 801e8b0:	4770      	bx	lr

0801e8b2 <RFW_DeInit_TxLongPacket>:

void RFW_DeInit_TxLongPacket( void )
{
 801e8b2:	b480      	push	{r7}
 801e8b4:	af00      	add	r7, sp, #0
    /*long packet WA*/
    uint8_t reg = SUBGRF_ReadRegister( SUBGHZ_GPKTCTL1AR );
    SUBGRF_WriteRegister( SUBGHZ_GPKTCTL1AR, reg & ~0x02 ); /* clear infinite_sequence bit */
    SUBGRF_WriteRegister( SUBGHZ_GRTXPLDLEN, 0xFF ); /* RxTxPldLen: reset to 0xFF */
#endif /* RFW_LONGPACKET_ENABLE == 1 */
}
 801e8b6:	bf00      	nop
 801e8b8:	46bd      	mov	sp, r7
 801e8ba:	bc80      	pop	{r7}
 801e8bc:	4770      	bx	lr

0801e8be <RFW_ReceivePayload>:

void RFW_ReceivePayload( void )
{
 801e8be:	b480      	push	{r7}
 801e8c0:	af00      	add	r7, sp, #0
        /*timeout*/
        SUBGRF_SetStandby( STDBY_RC );
        RFWPacket.Init.RadioEvents->RxTimeout( );
    }
#endif /* RFW_ENABLE == 1 */
}
 801e8c2:	bf00      	nop
 801e8c4:	46bd      	mov	sp, r7
 801e8c6:	bc80      	pop	{r7}
 801e8c8:	4770      	bx	lr

0801e8ca <RFW_SetRadioModem>:

void RFW_SetRadioModem( RadioModems_t Modem )
{
 801e8ca:	b480      	push	{r7}
 801e8cc:	b083      	sub	sp, #12
 801e8ce:	af00      	add	r7, sp, #0
 801e8d0:	4603      	mov	r3, r0
 801e8d2:	71fb      	strb	r3, [r7, #7]
#if (RFW_ENABLE == 1 )
    RFWPacket.Init.Modem = Modem;
#endif /* RFW_ENABLE == 1 */
}
 801e8d4:	bf00      	nop
 801e8d6:	370c      	adds	r7, #12
 801e8d8:	46bd      	mov	sp, r7
 801e8da:	bc80      	pop	{r7}
 801e8dc:	4770      	bx	lr
	...

0801e8e0 <UTIL_LPM_Init>:

/** @addtogroup TINY_LPM_Exported_function
  * @{
  */
void UTIL_LPM_Init( void )
{
 801e8e0:	b480      	push	{r7}
 801e8e2:	af00      	add	r7, sp, #0
  StopModeDisable = UTIL_LPM_NO_BIT_SET;
 801e8e4:	4b04      	ldr	r3, [pc, #16]	@ (801e8f8 <UTIL_LPM_Init+0x18>)
 801e8e6:	2200      	movs	r2, #0
 801e8e8:	601a      	str	r2, [r3, #0]
  OffModeDisable = UTIL_LPM_NO_BIT_SET;
 801e8ea:	4b04      	ldr	r3, [pc, #16]	@ (801e8fc <UTIL_LPM_Init+0x1c>)
 801e8ec:	2200      	movs	r2, #0
 801e8ee:	601a      	str	r2, [r3, #0]
  UTIL_LPM_INIT_CRITICAL_SECTION( );
}
 801e8f0:	bf00      	nop
 801e8f2:	46bd      	mov	sp, r7
 801e8f4:	bc80      	pop	{r7}
 801e8f6:	4770      	bx	lr
 801e8f8:	20002150 	.word	0x20002150
 801e8fc:	20002154 	.word	0x20002154

0801e900 <UTIL_LPM_SetStopMode>:
void UTIL_LPM_DeInit( void )
{
}

void UTIL_LPM_SetStopMode( UTIL_LPM_bm_t lpm_id_bm, UTIL_LPM_State_t state )
{
 801e900:	b480      	push	{r7}
 801e902:	b087      	sub	sp, #28
 801e904:	af00      	add	r7, sp, #0
 801e906:	6078      	str	r0, [r7, #4]
 801e908:	460b      	mov	r3, r1
 801e90a:	70fb      	strb	r3, [r7, #3]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801e90c:	f3ef 8310 	mrs	r3, PRIMASK
 801e910:	613b      	str	r3, [r7, #16]
  return(result);
 801e912:	693b      	ldr	r3, [r7, #16]
  UTIL_LPM_ENTER_CRITICAL_SECTION( );
 801e914:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 801e916:	b672      	cpsid	i
}
 801e918:	bf00      	nop
  
  switch( state )
 801e91a:	78fb      	ldrb	r3, [r7, #3]
 801e91c:	2b00      	cmp	r3, #0
 801e91e:	d008      	beq.n	801e932 <UTIL_LPM_SetStopMode+0x32>
 801e920:	2b01      	cmp	r3, #1
 801e922:	d10e      	bne.n	801e942 <UTIL_LPM_SetStopMode+0x42>
  {
  case UTIL_LPM_DISABLE:
    {
      StopModeDisable |= lpm_id_bm;
 801e924:	4b0d      	ldr	r3, [pc, #52]	@ (801e95c <UTIL_LPM_SetStopMode+0x5c>)
 801e926:	681a      	ldr	r2, [r3, #0]
 801e928:	687b      	ldr	r3, [r7, #4]
 801e92a:	4313      	orrs	r3, r2
 801e92c:	4a0b      	ldr	r2, [pc, #44]	@ (801e95c <UTIL_LPM_SetStopMode+0x5c>)
 801e92e:	6013      	str	r3, [r2, #0]
      break;
 801e930:	e008      	b.n	801e944 <UTIL_LPM_SetStopMode+0x44>
    }
  case UTIL_LPM_ENABLE:
    {
      StopModeDisable &= ( ~lpm_id_bm );
 801e932:	687b      	ldr	r3, [r7, #4]
 801e934:	43da      	mvns	r2, r3
 801e936:	4b09      	ldr	r3, [pc, #36]	@ (801e95c <UTIL_LPM_SetStopMode+0x5c>)
 801e938:	681b      	ldr	r3, [r3, #0]
 801e93a:	4013      	ands	r3, r2
 801e93c:	4a07      	ldr	r2, [pc, #28]	@ (801e95c <UTIL_LPM_SetStopMode+0x5c>)
 801e93e:	6013      	str	r3, [r2, #0]
      break;
 801e940:	e000      	b.n	801e944 <UTIL_LPM_SetStopMode+0x44>
    }
  default :
    {
      break;
 801e942:	bf00      	nop
 801e944:	697b      	ldr	r3, [r7, #20]
 801e946:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801e948:	68fb      	ldr	r3, [r7, #12]
 801e94a:	f383 8810 	msr	PRIMASK, r3
}
 801e94e:	bf00      	nop
    }
  }
  
  UTIL_LPM_EXIT_CRITICAL_SECTION( );
}
 801e950:	bf00      	nop
 801e952:	371c      	adds	r7, #28
 801e954:	46bd      	mov	sp, r7
 801e956:	bc80      	pop	{r7}
 801e958:	4770      	bx	lr
 801e95a:	bf00      	nop
 801e95c:	20002150 	.word	0x20002150

0801e960 <UTIL_LPM_SetOffMode>:

void UTIL_LPM_SetOffMode( UTIL_LPM_bm_t lpm_id_bm, UTIL_LPM_State_t state )
{
 801e960:	b480      	push	{r7}
 801e962:	b087      	sub	sp, #28
 801e964:	af00      	add	r7, sp, #0
 801e966:	6078      	str	r0, [r7, #4]
 801e968:	460b      	mov	r3, r1
 801e96a:	70fb      	strb	r3, [r7, #3]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801e96c:	f3ef 8310 	mrs	r3, PRIMASK
 801e970:	613b      	str	r3, [r7, #16]
  return(result);
 801e972:	693b      	ldr	r3, [r7, #16]
  UTIL_LPM_ENTER_CRITICAL_SECTION( );
 801e974:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 801e976:	b672      	cpsid	i
}
 801e978:	bf00      	nop
  
  switch(state)
 801e97a:	78fb      	ldrb	r3, [r7, #3]
 801e97c:	2b00      	cmp	r3, #0
 801e97e:	d008      	beq.n	801e992 <UTIL_LPM_SetOffMode+0x32>
 801e980:	2b01      	cmp	r3, #1
 801e982:	d10e      	bne.n	801e9a2 <UTIL_LPM_SetOffMode+0x42>
  {
  case UTIL_LPM_DISABLE:
    {
      OffModeDisable |= lpm_id_bm;
 801e984:	4b0d      	ldr	r3, [pc, #52]	@ (801e9bc <UTIL_LPM_SetOffMode+0x5c>)
 801e986:	681a      	ldr	r2, [r3, #0]
 801e988:	687b      	ldr	r3, [r7, #4]
 801e98a:	4313      	orrs	r3, r2
 801e98c:	4a0b      	ldr	r2, [pc, #44]	@ (801e9bc <UTIL_LPM_SetOffMode+0x5c>)
 801e98e:	6013      	str	r3, [r2, #0]
      break;
 801e990:	e008      	b.n	801e9a4 <UTIL_LPM_SetOffMode+0x44>
    }
  case UTIL_LPM_ENABLE:
    {
      OffModeDisable &= ( ~lpm_id_bm );
 801e992:	687b      	ldr	r3, [r7, #4]
 801e994:	43da      	mvns	r2, r3
 801e996:	4b09      	ldr	r3, [pc, #36]	@ (801e9bc <UTIL_LPM_SetOffMode+0x5c>)
 801e998:	681b      	ldr	r3, [r3, #0]
 801e99a:	4013      	ands	r3, r2
 801e99c:	4a07      	ldr	r2, [pc, #28]	@ (801e9bc <UTIL_LPM_SetOffMode+0x5c>)
 801e99e:	6013      	str	r3, [r2, #0]
      break;
 801e9a0:	e000      	b.n	801e9a4 <UTIL_LPM_SetOffMode+0x44>
    }
  default :
    {
      break;
 801e9a2:	bf00      	nop
 801e9a4:	697b      	ldr	r3, [r7, #20]
 801e9a6:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801e9a8:	68fb      	ldr	r3, [r7, #12]
 801e9aa:	f383 8810 	msr	PRIMASK, r3
}
 801e9ae:	bf00      	nop
    }
  }
  
  UTIL_LPM_EXIT_CRITICAL_SECTION( );
}
 801e9b0:	bf00      	nop
 801e9b2:	371c      	adds	r7, #28
 801e9b4:	46bd      	mov	sp, r7
 801e9b6:	bc80      	pop	{r7}
 801e9b8:	4770      	bx	lr
 801e9ba:	bf00      	nop
 801e9bc:	20002154 	.word	0x20002154

0801e9c0 <UTIL_LPM_EnterLowPower>:

  return mode_selected;
}

void UTIL_LPM_EnterLowPower( void )
{
 801e9c0:	b580      	push	{r7, lr}
 801e9c2:	b084      	sub	sp, #16
 801e9c4:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801e9c6:	f3ef 8310 	mrs	r3, PRIMASK
 801e9ca:	60bb      	str	r3, [r7, #8]
  return(result);
 801e9cc:	68bb      	ldr	r3, [r7, #8]
  UTIL_LPM_ENTER_CRITICAL_SECTION_ELP( );
 801e9ce:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 801e9d0:	b672      	cpsid	i
}
 801e9d2:	bf00      	nop

  if( StopModeDisable != UTIL_LPM_NO_BIT_SET )
 801e9d4:	4b12      	ldr	r3, [pc, #72]	@ (801ea20 <UTIL_LPM_EnterLowPower+0x60>)
 801e9d6:	681b      	ldr	r3, [r3, #0]
 801e9d8:	2b00      	cmp	r3, #0
 801e9da:	d006      	beq.n	801e9ea <UTIL_LPM_EnterLowPower+0x2a>
  {
    /**
     * At least one user disallows Stop Mode
     * SLEEP mode is required
     */
      UTIL_PowerDriver.EnterSleepMode( );
 801e9dc:	4b11      	ldr	r3, [pc, #68]	@ (801ea24 <UTIL_LPM_EnterLowPower+0x64>)
 801e9de:	681b      	ldr	r3, [r3, #0]
 801e9e0:	4798      	blx	r3
      UTIL_PowerDriver.ExitSleepMode( );
 801e9e2:	4b10      	ldr	r3, [pc, #64]	@ (801ea24 <UTIL_LPM_EnterLowPower+0x64>)
 801e9e4:	685b      	ldr	r3, [r3, #4]
 801e9e6:	4798      	blx	r3
 801e9e8:	e010      	b.n	801ea0c <UTIL_LPM_EnterLowPower+0x4c>
  }
  else
  { 
    if( OffModeDisable != UTIL_LPM_NO_BIT_SET )
 801e9ea:	4b0f      	ldr	r3, [pc, #60]	@ (801ea28 <UTIL_LPM_EnterLowPower+0x68>)
 801e9ec:	681b      	ldr	r3, [r3, #0]
 801e9ee:	2b00      	cmp	r3, #0
 801e9f0:	d006      	beq.n	801ea00 <UTIL_LPM_EnterLowPower+0x40>
    {
      /**
       * At least one user disallows Off Mode
       * STOP mode is required
       */
        UTIL_PowerDriver.EnterStopMode( );
 801e9f2:	4b0c      	ldr	r3, [pc, #48]	@ (801ea24 <UTIL_LPM_EnterLowPower+0x64>)
 801e9f4:	689b      	ldr	r3, [r3, #8]
 801e9f6:	4798      	blx	r3
        UTIL_PowerDriver.ExitStopMode( );
 801e9f8:	4b0a      	ldr	r3, [pc, #40]	@ (801ea24 <UTIL_LPM_EnterLowPower+0x64>)
 801e9fa:	68db      	ldr	r3, [r3, #12]
 801e9fc:	4798      	blx	r3
 801e9fe:	e005      	b.n	801ea0c <UTIL_LPM_EnterLowPower+0x4c>
    else
    {
      /**
       * OFF mode is required
       */
      UTIL_PowerDriver.EnterOffMode( );
 801ea00:	4b08      	ldr	r3, [pc, #32]	@ (801ea24 <UTIL_LPM_EnterLowPower+0x64>)
 801ea02:	691b      	ldr	r3, [r3, #16]
 801ea04:	4798      	blx	r3
      UTIL_PowerDriver.ExitOffMode( );
 801ea06:	4b07      	ldr	r3, [pc, #28]	@ (801ea24 <UTIL_LPM_EnterLowPower+0x64>)
 801ea08:	695b      	ldr	r3, [r3, #20]
 801ea0a:	4798      	blx	r3
 801ea0c:	68fb      	ldr	r3, [r7, #12]
 801ea0e:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801ea10:	687b      	ldr	r3, [r7, #4]
 801ea12:	f383 8810 	msr	PRIMASK, r3
}
 801ea16:	bf00      	nop
    }
  }
  
  UTIL_LPM_EXIT_CRITICAL_SECTION_ELP( );
}
 801ea18:	bf00      	nop
 801ea1a:	3710      	adds	r7, #16
 801ea1c:	46bd      	mov	sp, r7
 801ea1e:	bd80      	pop	{r7, pc}
 801ea20:	20002150 	.word	0x20002150
 801ea24:	080238c0 	.word	0x080238c0
 801ea28:	20002154 	.word	0x20002154

0801ea2c <UTIL_MEM_cpy_8>:
/* Global variables ----------------------------------------------------------*/
/* Private function prototypes -----------------------------------------------*/
/* Functions Definition ------------------------------------------------------*/

void UTIL_MEM_cpy_8( void *dst, const void *src, uint16_t size )
{
 801ea2c:	b480      	push	{r7}
 801ea2e:	b087      	sub	sp, #28
 801ea30:	af00      	add	r7, sp, #0
 801ea32:	60f8      	str	r0, [r7, #12]
 801ea34:	60b9      	str	r1, [r7, #8]
 801ea36:	4613      	mov	r3, r2
 801ea38:	80fb      	strh	r3, [r7, #6]
  uint8_t* dst8= (uint8_t *) dst;
 801ea3a:	68fb      	ldr	r3, [r7, #12]
 801ea3c:	617b      	str	r3, [r7, #20]
  uint8_t* src8= (uint8_t *) src;
 801ea3e:	68bb      	ldr	r3, [r7, #8]
 801ea40:	613b      	str	r3, [r7, #16]

  while( size-- )
 801ea42:	e007      	b.n	801ea54 <UTIL_MEM_cpy_8+0x28>
    {
        *dst8++ = *src8++;
 801ea44:	693a      	ldr	r2, [r7, #16]
 801ea46:	1c53      	adds	r3, r2, #1
 801ea48:	613b      	str	r3, [r7, #16]
 801ea4a:	697b      	ldr	r3, [r7, #20]
 801ea4c:	1c59      	adds	r1, r3, #1
 801ea4e:	6179      	str	r1, [r7, #20]
 801ea50:	7812      	ldrb	r2, [r2, #0]
 801ea52:	701a      	strb	r2, [r3, #0]
  while( size-- )
 801ea54:	88fb      	ldrh	r3, [r7, #6]
 801ea56:	1e5a      	subs	r2, r3, #1
 801ea58:	80fa      	strh	r2, [r7, #6]
 801ea5a:	2b00      	cmp	r3, #0
 801ea5c:	d1f2      	bne.n	801ea44 <UTIL_MEM_cpy_8+0x18>
    }
}
 801ea5e:	bf00      	nop
 801ea60:	bf00      	nop
 801ea62:	371c      	adds	r7, #28
 801ea64:	46bd      	mov	sp, r7
 801ea66:	bc80      	pop	{r7}
 801ea68:	4770      	bx	lr

0801ea6a <UTIL_MEM_set_8>:
        *dst8-- = *src8++;
    }
}

void UTIL_MEM_set_8( void *dst, uint8_t value, uint16_t size )
{
 801ea6a:	b480      	push	{r7}
 801ea6c:	b085      	sub	sp, #20
 801ea6e:	af00      	add	r7, sp, #0
 801ea70:	6078      	str	r0, [r7, #4]
 801ea72:	460b      	mov	r3, r1
 801ea74:	70fb      	strb	r3, [r7, #3]
 801ea76:	4613      	mov	r3, r2
 801ea78:	803b      	strh	r3, [r7, #0]
  uint8_t* dst8= (uint8_t *) dst;
 801ea7a:	687b      	ldr	r3, [r7, #4]
 801ea7c:	60fb      	str	r3, [r7, #12]
  while( size-- )
 801ea7e:	e004      	b.n	801ea8a <UTIL_MEM_set_8+0x20>
  {
    *dst8++ = value;
 801ea80:	68fb      	ldr	r3, [r7, #12]
 801ea82:	1c5a      	adds	r2, r3, #1
 801ea84:	60fa      	str	r2, [r7, #12]
 801ea86:	78fa      	ldrb	r2, [r7, #3]
 801ea88:	701a      	strb	r2, [r3, #0]
  while( size-- )
 801ea8a:	883b      	ldrh	r3, [r7, #0]
 801ea8c:	1e5a      	subs	r2, r3, #1
 801ea8e:	803a      	strh	r2, [r7, #0]
 801ea90:	2b00      	cmp	r3, #0
 801ea92:	d1f5      	bne.n	801ea80 <UTIL_MEM_set_8+0x16>
  }
}
 801ea94:	bf00      	nop
 801ea96:	bf00      	nop
 801ea98:	3714      	adds	r7, #20
 801ea9a:	46bd      	mov	sp, r7
 801ea9c:	bc80      	pop	{r7}
 801ea9e:	4770      	bx	lr

0801eaa0 <SysTimeAdd>:
  * @addtogroup SYSTIME_exported_function
  *  @{
  */

SysTime_t SysTimeAdd( SysTime_t a, SysTime_t b )
{
 801eaa0:	b082      	sub	sp, #8
 801eaa2:	b480      	push	{r7}
 801eaa4:	b087      	sub	sp, #28
 801eaa6:	af00      	add	r7, sp, #0
 801eaa8:	60f8      	str	r0, [r7, #12]
 801eaaa:	1d38      	adds	r0, r7, #4
 801eaac:	e880 0006 	stmia.w	r0, {r1, r2}
 801eab0:	627b      	str	r3, [r7, #36]	@ 0x24
  SysTime_t c =  { .Seconds = 0, .SubSeconds = 0 };
 801eab2:	2300      	movs	r3, #0
 801eab4:	613b      	str	r3, [r7, #16]
 801eab6:	2300      	movs	r3, #0
 801eab8:	82bb      	strh	r3, [r7, #20]

  c.Seconds = a.Seconds + b.Seconds;
 801eaba:	687a      	ldr	r2, [r7, #4]
 801eabc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801eabe:	4413      	add	r3, r2
 801eac0:	613b      	str	r3, [r7, #16]
  c.SubSeconds = a.SubSeconds + b.SubSeconds;
 801eac2:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 801eac6:	b29a      	uxth	r2, r3
 801eac8:	f9b7 3028 	ldrsh.w	r3, [r7, #40]	@ 0x28
 801eacc:	b29b      	uxth	r3, r3
 801eace:	4413      	add	r3, r2
 801ead0:	b29b      	uxth	r3, r3
 801ead2:	b21b      	sxth	r3, r3
 801ead4:	82bb      	strh	r3, [r7, #20]
  if( c.SubSeconds >= 1000 )
 801ead6:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 801eada:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 801eade:	db0a      	blt.n	801eaf6 <SysTimeAdd+0x56>
  {
    c.Seconds++;
 801eae0:	693b      	ldr	r3, [r7, #16]
 801eae2:	3301      	adds	r3, #1
 801eae4:	613b      	str	r3, [r7, #16]
    c.SubSeconds -= 1000;
 801eae6:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 801eaea:	b29b      	uxth	r3, r3
 801eaec:	f5a3 737a 	sub.w	r3, r3, #1000	@ 0x3e8
 801eaf0:	b29b      	uxth	r3, r3
 801eaf2:	b21b      	sxth	r3, r3
 801eaf4:	82bb      	strh	r3, [r7, #20]
  }
  return c;
 801eaf6:	68fb      	ldr	r3, [r7, #12]
 801eaf8:	461a      	mov	r2, r3
 801eafa:	f107 0310 	add.w	r3, r7, #16
 801eafe:	e893 0003 	ldmia.w	r3, {r0, r1}
 801eb02:	e882 0003 	stmia.w	r2, {r0, r1}
}
 801eb06:	68f8      	ldr	r0, [r7, #12]
 801eb08:	371c      	adds	r7, #28
 801eb0a:	46bd      	mov	sp, r7
 801eb0c:	bc80      	pop	{r7}
 801eb0e:	b002      	add	sp, #8
 801eb10:	4770      	bx	lr

0801eb12 <SysTimeSub>:

SysTime_t SysTimeSub( SysTime_t a, SysTime_t b )
{
 801eb12:	b082      	sub	sp, #8
 801eb14:	b480      	push	{r7}
 801eb16:	b087      	sub	sp, #28
 801eb18:	af00      	add	r7, sp, #0
 801eb1a:	60f8      	str	r0, [r7, #12]
 801eb1c:	1d38      	adds	r0, r7, #4
 801eb1e:	e880 0006 	stmia.w	r0, {r1, r2}
 801eb22:	627b      	str	r3, [r7, #36]	@ 0x24
  SysTime_t c = { .Seconds = 0, .SubSeconds = 0 };
 801eb24:	2300      	movs	r3, #0
 801eb26:	613b      	str	r3, [r7, #16]
 801eb28:	2300      	movs	r3, #0
 801eb2a:	82bb      	strh	r3, [r7, #20]

  c.Seconds = a.Seconds - b.Seconds;
 801eb2c:	687a      	ldr	r2, [r7, #4]
 801eb2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801eb30:	1ad3      	subs	r3, r2, r3
 801eb32:	613b      	str	r3, [r7, #16]
  c.SubSeconds = a.SubSeconds - b.SubSeconds;
 801eb34:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 801eb38:	b29a      	uxth	r2, r3
 801eb3a:	f9b7 3028 	ldrsh.w	r3, [r7, #40]	@ 0x28
 801eb3e:	b29b      	uxth	r3, r3
 801eb40:	1ad3      	subs	r3, r2, r3
 801eb42:	b29b      	uxth	r3, r3
 801eb44:	b21b      	sxth	r3, r3
 801eb46:	82bb      	strh	r3, [r7, #20]
  if( c.SubSeconds < 0 )
 801eb48:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 801eb4c:	2b00      	cmp	r3, #0
 801eb4e:	da0a      	bge.n	801eb66 <SysTimeSub+0x54>
  {
    c.Seconds--;
 801eb50:	693b      	ldr	r3, [r7, #16]
 801eb52:	3b01      	subs	r3, #1
 801eb54:	613b      	str	r3, [r7, #16]
    c.SubSeconds += 1000;
 801eb56:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 801eb5a:	b29b      	uxth	r3, r3
 801eb5c:	f503 737a 	add.w	r3, r3, #1000	@ 0x3e8
 801eb60:	b29b      	uxth	r3, r3
 801eb62:	b21b      	sxth	r3, r3
 801eb64:	82bb      	strh	r3, [r7, #20]
  }
  return c;
 801eb66:	68fb      	ldr	r3, [r7, #12]
 801eb68:	461a      	mov	r2, r3
 801eb6a:	f107 0310 	add.w	r3, r7, #16
 801eb6e:	e893 0003 	ldmia.w	r3, {r0, r1}
 801eb72:	e882 0003 	stmia.w	r2, {r0, r1}
}
 801eb76:	68f8      	ldr	r0, [r7, #12]
 801eb78:	371c      	adds	r7, #28
 801eb7a:	46bd      	mov	sp, r7
 801eb7c:	bc80      	pop	{r7}
 801eb7e:	b002      	add	sp, #8
 801eb80:	4770      	bx	lr
	...

0801eb84 <SysTimeSet>:

void SysTimeSet( SysTime_t sysTime )
{
 801eb84:	b580      	push	{r7, lr}
 801eb86:	b088      	sub	sp, #32
 801eb88:	af02      	add	r7, sp, #8
 801eb8a:	463b      	mov	r3, r7
 801eb8c:	e883 0003 	stmia.w	r3, {r0, r1}
  SysTime_t DeltaTime;

  SysTime_t calendarTime = { .Seconds = 0, .SubSeconds = 0 };
 801eb90:	2300      	movs	r3, #0
 801eb92:	60bb      	str	r3, [r7, #8]
 801eb94:	2300      	movs	r3, #0
 801eb96:	81bb      	strh	r3, [r7, #12]

  calendarTime.Seconds = UTIL_SYSTIMDriver.GetCalendarTime( ( uint16_t* )&calendarTime.SubSeconds );
 801eb98:	4b10      	ldr	r3, [pc, #64]	@ (801ebdc <SysTimeSet+0x58>)
 801eb9a:	691b      	ldr	r3, [r3, #16]
 801eb9c:	f107 0208 	add.w	r2, r7, #8
 801eba0:	3204      	adds	r2, #4
 801eba2:	4610      	mov	r0, r2
 801eba4:	4798      	blx	r3
 801eba6:	4603      	mov	r3, r0
 801eba8:	60bb      	str	r3, [r7, #8]

  // sysTime is UNIX epoch
  DeltaTime = SysTimeSub( sysTime, calendarTime );
 801ebaa:	f107 0010 	add.w	r0, r7, #16
 801ebae:	68fb      	ldr	r3, [r7, #12]
 801ebb0:	9300      	str	r3, [sp, #0]
 801ebb2:	68bb      	ldr	r3, [r7, #8]
 801ebb4:	463a      	mov	r2, r7
 801ebb6:	ca06      	ldmia	r2, {r1, r2}
 801ebb8:	f7ff ffab 	bl	801eb12 <SysTimeSub>

  UTIL_SYSTIMDriver.BKUPWrite_Seconds( DeltaTime.Seconds );
 801ebbc:	4b07      	ldr	r3, [pc, #28]	@ (801ebdc <SysTimeSet+0x58>)
 801ebbe:	681b      	ldr	r3, [r3, #0]
 801ebc0:	693a      	ldr	r2, [r7, #16]
 801ebc2:	4610      	mov	r0, r2
 801ebc4:	4798      	blx	r3
  UTIL_SYSTIMDriver.BKUPWrite_SubSeconds( ( uint32_t ) DeltaTime.SubSeconds );
 801ebc6:	4b05      	ldr	r3, [pc, #20]	@ (801ebdc <SysTimeSet+0x58>)
 801ebc8:	689b      	ldr	r3, [r3, #8]
 801ebca:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 801ebce:	4610      	mov	r0, r2
 801ebd0:	4798      	blx	r3
}
 801ebd2:	bf00      	nop
 801ebd4:	3718      	adds	r7, #24
 801ebd6:	46bd      	mov	sp, r7
 801ebd8:	bd80      	pop	{r7, pc}
 801ebda:	bf00      	nop
 801ebdc:	080239a4 	.word	0x080239a4

0801ebe0 <SysTimeGet>:

SysTime_t SysTimeGet( void )
{
 801ebe0:	b580      	push	{r7, lr}
 801ebe2:	b08a      	sub	sp, #40	@ 0x28
 801ebe4:	af02      	add	r7, sp, #8
 801ebe6:	6078      	str	r0, [r7, #4]
  SysTime_t calendarTime = { .Seconds = 0, .SubSeconds = 0 };
 801ebe8:	2300      	movs	r3, #0
 801ebea:	61bb      	str	r3, [r7, #24]
 801ebec:	2300      	movs	r3, #0
 801ebee:	83bb      	strh	r3, [r7, #28]
  SysTime_t sysTime = { .Seconds = 0, .SubSeconds = 0 };
 801ebf0:	2300      	movs	r3, #0
 801ebf2:	613b      	str	r3, [r7, #16]
 801ebf4:	2300      	movs	r3, #0
 801ebf6:	82bb      	strh	r3, [r7, #20]
  SysTime_t DeltaTime;

  calendarTime.Seconds = UTIL_SYSTIMDriver.GetCalendarTime( ( uint16_t* )&calendarTime.SubSeconds );
 801ebf8:	4b14      	ldr	r3, [pc, #80]	@ (801ec4c <SysTimeGet+0x6c>)
 801ebfa:	691b      	ldr	r3, [r3, #16]
 801ebfc:	f107 0218 	add.w	r2, r7, #24
 801ec00:	3204      	adds	r2, #4
 801ec02:	4610      	mov	r0, r2
 801ec04:	4798      	blx	r3
 801ec06:	4603      	mov	r3, r0
 801ec08:	61bb      	str	r3, [r7, #24]

  DeltaTime.SubSeconds = (int16_t)UTIL_SYSTIMDriver.BKUPRead_SubSeconds();
 801ec0a:	4b10      	ldr	r3, [pc, #64]	@ (801ec4c <SysTimeGet+0x6c>)
 801ec0c:	68db      	ldr	r3, [r3, #12]
 801ec0e:	4798      	blx	r3
 801ec10:	4603      	mov	r3, r0
 801ec12:	b21b      	sxth	r3, r3
 801ec14:	81bb      	strh	r3, [r7, #12]
  DeltaTime.Seconds = UTIL_SYSTIMDriver.BKUPRead_Seconds();
 801ec16:	4b0d      	ldr	r3, [pc, #52]	@ (801ec4c <SysTimeGet+0x6c>)
 801ec18:	685b      	ldr	r3, [r3, #4]
 801ec1a:	4798      	blx	r3
 801ec1c:	4603      	mov	r3, r0
 801ec1e:	60bb      	str	r3, [r7, #8]

  sysTime = SysTimeAdd( DeltaTime, calendarTime );
 801ec20:	f107 0010 	add.w	r0, r7, #16
 801ec24:	69fb      	ldr	r3, [r7, #28]
 801ec26:	9300      	str	r3, [sp, #0]
 801ec28:	69bb      	ldr	r3, [r7, #24]
 801ec2a:	f107 0208 	add.w	r2, r7, #8
 801ec2e:	ca06      	ldmia	r2, {r1, r2}
 801ec30:	f7ff ff36 	bl	801eaa0 <SysTimeAdd>

  return sysTime;
 801ec34:	687b      	ldr	r3, [r7, #4]
 801ec36:	461a      	mov	r2, r3
 801ec38:	f107 0310 	add.w	r3, r7, #16
 801ec3c:	e893 0003 	ldmia.w	r3, {r0, r1}
 801ec40:	e882 0003 	stmia.w	r2, {r0, r1}
}
 801ec44:	6878      	ldr	r0, [r7, #4]
 801ec46:	3720      	adds	r7, #32
 801ec48:	46bd      	mov	sp, r7
 801ec4a:	bd80      	pop	{r7, pc}
 801ec4c:	080239a4 	.word	0x080239a4

0801ec50 <SysTimeGetMcuTime>:


SysTime_t SysTimeGetMcuTime( void )
{
 801ec50:	b580      	push	{r7, lr}
 801ec52:	b084      	sub	sp, #16
 801ec54:	af00      	add	r7, sp, #0
 801ec56:	6078      	str	r0, [r7, #4]
  SysTime_t calendarTime = { .Seconds = 0, .SubSeconds = 0 };
 801ec58:	2300      	movs	r3, #0
 801ec5a:	60bb      	str	r3, [r7, #8]
 801ec5c:	2300      	movs	r3, #0
 801ec5e:	81bb      	strh	r3, [r7, #12]

  calendarTime.Seconds = UTIL_SYSTIMDriver.GetCalendarTime( ( uint16_t* )&calendarTime.SubSeconds );
 801ec60:	4b0a      	ldr	r3, [pc, #40]	@ (801ec8c <SysTimeGetMcuTime+0x3c>)
 801ec62:	691b      	ldr	r3, [r3, #16]
 801ec64:	f107 0208 	add.w	r2, r7, #8
 801ec68:	3204      	adds	r2, #4
 801ec6a:	4610      	mov	r0, r2
 801ec6c:	4798      	blx	r3
 801ec6e:	4603      	mov	r3, r0
 801ec70:	60bb      	str	r3, [r7, #8]

  return calendarTime;
 801ec72:	687b      	ldr	r3, [r7, #4]
 801ec74:	461a      	mov	r2, r3
 801ec76:	f107 0308 	add.w	r3, r7, #8
 801ec7a:	e893 0003 	ldmia.w	r3, {r0, r1}
 801ec7e:	e882 0003 	stmia.w	r2, {r0, r1}
}
 801ec82:	6878      	ldr	r0, [r7, #4]
 801ec84:	3710      	adds	r7, #16
 801ec86:	46bd      	mov	sp, r7
 801ec88:	bd80      	pop	{r7, pc}
 801ec8a:	bf00      	nop
 801ec8c:	080239a4 	.word	0x080239a4

0801ec90 <ee_skip_atoi>:
  return sc - s;
}
#endif

static int ee_skip_atoi(const char **s)
{
 801ec90:	b480      	push	{r7}
 801ec92:	b085      	sub	sp, #20
 801ec94:	af00      	add	r7, sp, #0
 801ec96:	6078      	str	r0, [r7, #4]
  int i = 0;
 801ec98:	2300      	movs	r3, #0
 801ec9a:	60fb      	str	r3, [r7, #12]
  while (is_digit(**s)) i = i*10 + *((*s)++) - '0';
 801ec9c:	e00e      	b.n	801ecbc <ee_skip_atoi+0x2c>
 801ec9e:	68fa      	ldr	r2, [r7, #12]
 801eca0:	4613      	mov	r3, r2
 801eca2:	009b      	lsls	r3, r3, #2
 801eca4:	4413      	add	r3, r2
 801eca6:	005b      	lsls	r3, r3, #1
 801eca8:	4618      	mov	r0, r3
 801ecaa:	687b      	ldr	r3, [r7, #4]
 801ecac:	681b      	ldr	r3, [r3, #0]
 801ecae:	1c59      	adds	r1, r3, #1
 801ecb0:	687a      	ldr	r2, [r7, #4]
 801ecb2:	6011      	str	r1, [r2, #0]
 801ecb4:	781b      	ldrb	r3, [r3, #0]
 801ecb6:	4403      	add	r3, r0
 801ecb8:	3b30      	subs	r3, #48	@ 0x30
 801ecba:	60fb      	str	r3, [r7, #12]
 801ecbc:	687b      	ldr	r3, [r7, #4]
 801ecbe:	681b      	ldr	r3, [r3, #0]
 801ecc0:	781b      	ldrb	r3, [r3, #0]
 801ecc2:	2b2f      	cmp	r3, #47	@ 0x2f
 801ecc4:	d904      	bls.n	801ecd0 <ee_skip_atoi+0x40>
 801ecc6:	687b      	ldr	r3, [r7, #4]
 801ecc8:	681b      	ldr	r3, [r3, #0]
 801ecca:	781b      	ldrb	r3, [r3, #0]
 801eccc:	2b39      	cmp	r3, #57	@ 0x39
 801ecce:	d9e6      	bls.n	801ec9e <ee_skip_atoi+0xe>
  return i;
 801ecd0:	68fb      	ldr	r3, [r7, #12]
}
 801ecd2:	4618      	mov	r0, r3
 801ecd4:	3714      	adds	r7, #20
 801ecd6:	46bd      	mov	sp, r7
 801ecd8:	bc80      	pop	{r7}
 801ecda:	4770      	bx	lr

0801ecdc <ee_number>:

#define ASSIGN_STR(_c)  do { *str++ = (_c); max_size--; if (max_size == 0) return str; } while (0)

static char *ee_number(char *str, int max_size, long num, int base, int size, int precision, int type)
{
 801ecdc:	b480      	push	{r7}
 801ecde:	b099      	sub	sp, #100	@ 0x64
 801ece0:	af00      	add	r7, sp, #0
 801ece2:	60f8      	str	r0, [r7, #12]
 801ece4:	60b9      	str	r1, [r7, #8]
 801ece6:	607a      	str	r2, [r7, #4]
 801ece8:	603b      	str	r3, [r7, #0]
  char c;
  char sign, tmp[66];
  char *dig = lower_digits;
 801ecea:	4b71      	ldr	r3, [pc, #452]	@ (801eeb0 <ee_number+0x1d4>)
 801ecec:	681b      	ldr	r3, [r3, #0]
 801ecee:	65bb      	str	r3, [r7, #88]	@ 0x58
  int i;

  if (type & UPPERCASE)  dig = upper_digits;
 801ecf0:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 801ecf2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 801ecf6:	2b00      	cmp	r3, #0
 801ecf8:	d002      	beq.n	801ed00 <ee_number+0x24>
 801ecfa:	4b6e      	ldr	r3, [pc, #440]	@ (801eeb4 <ee_number+0x1d8>)
 801ecfc:	681b      	ldr	r3, [r3, #0]
 801ecfe:	65bb      	str	r3, [r7, #88]	@ 0x58
#ifdef TINY_PRINTF
#else
  if (type & LEFT) type &= ~ZEROPAD;
#endif
  if (base < 2 || base > 36) return 0;
 801ed00:	683b      	ldr	r3, [r7, #0]
 801ed02:	2b01      	cmp	r3, #1
 801ed04:	dd02      	ble.n	801ed0c <ee_number+0x30>
 801ed06:	683b      	ldr	r3, [r7, #0]
 801ed08:	2b24      	cmp	r3, #36	@ 0x24
 801ed0a:	dd01      	ble.n	801ed10 <ee_number+0x34>
 801ed0c:	2300      	movs	r3, #0
 801ed0e:	e0ca      	b.n	801eea6 <ee_number+0x1ca>

  c = (type & ZEROPAD) ? '0' : ' ';
 801ed10:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 801ed12:	f003 0301 	and.w	r3, r3, #1
 801ed16:	2b00      	cmp	r3, #0
 801ed18:	d001      	beq.n	801ed1e <ee_number+0x42>
 801ed1a:	2330      	movs	r3, #48	@ 0x30
 801ed1c:	e000      	b.n	801ed20 <ee_number+0x44>
 801ed1e:	2320      	movs	r3, #32
 801ed20:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
  sign = 0;
 801ed24:	2300      	movs	r3, #0
 801ed26:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
  if (type & SIGN)
 801ed2a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 801ed2c:	f003 0302 	and.w	r3, r3, #2
 801ed30:	2b00      	cmp	r3, #0
 801ed32:	d00b      	beq.n	801ed4c <ee_number+0x70>
  {
    if (num < 0)
 801ed34:	687b      	ldr	r3, [r7, #4]
 801ed36:	2b00      	cmp	r3, #0
 801ed38:	da08      	bge.n	801ed4c <ee_number+0x70>
    {
      sign = '-';
 801ed3a:	232d      	movs	r3, #45	@ 0x2d
 801ed3c:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
      num = -num;
 801ed40:	687b      	ldr	r3, [r7, #4]
 801ed42:	425b      	negs	r3, r3
 801ed44:	607b      	str	r3, [r7, #4]
      size--;
 801ed46:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 801ed48:	3b01      	subs	r3, #1
 801ed4a:	66bb      	str	r3, [r7, #104]	@ 0x68
    else if (base == 8)
      size--;
  }
#endif

  i = 0;
 801ed4c:	2300      	movs	r3, #0
 801ed4e:	657b      	str	r3, [r7, #84]	@ 0x54

  if (num == 0)
 801ed50:	687b      	ldr	r3, [r7, #4]
 801ed52:	2b00      	cmp	r3, #0
 801ed54:	d11e      	bne.n	801ed94 <ee_number+0xb8>
    tmp[i++] = '0';
 801ed56:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801ed58:	1c5a      	adds	r2, r3, #1
 801ed5a:	657a      	str	r2, [r7, #84]	@ 0x54
 801ed5c:	3360      	adds	r3, #96	@ 0x60
 801ed5e:	443b      	add	r3, r7
 801ed60:	2230      	movs	r2, #48	@ 0x30
 801ed62:	f803 2c50 	strb.w	r2, [r3, #-80]
 801ed66:	e018      	b.n	801ed9a <ee_number+0xbe>
  else
  {
    while (num != 0)
    {
      tmp[i++] = dig[((unsigned long) num) % (unsigned) base];
 801ed68:	687b      	ldr	r3, [r7, #4]
 801ed6a:	683a      	ldr	r2, [r7, #0]
 801ed6c:	fbb3 f1f2 	udiv	r1, r3, r2
 801ed70:	fb01 f202 	mul.w	r2, r1, r2
 801ed74:	1a9b      	subs	r3, r3, r2
 801ed76:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 801ed78:	441a      	add	r2, r3
 801ed7a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801ed7c:	1c59      	adds	r1, r3, #1
 801ed7e:	6579      	str	r1, [r7, #84]	@ 0x54
 801ed80:	7812      	ldrb	r2, [r2, #0]
 801ed82:	3360      	adds	r3, #96	@ 0x60
 801ed84:	443b      	add	r3, r7
 801ed86:	f803 2c50 	strb.w	r2, [r3, #-80]
      num = ((unsigned long) num) / (unsigned) base;
 801ed8a:	687a      	ldr	r2, [r7, #4]
 801ed8c:	683b      	ldr	r3, [r7, #0]
 801ed8e:	fbb2 f3f3 	udiv	r3, r2, r3
 801ed92:	607b      	str	r3, [r7, #4]
    while (num != 0)
 801ed94:	687b      	ldr	r3, [r7, #4]
 801ed96:	2b00      	cmp	r3, #0
 801ed98:	d1e6      	bne.n	801ed68 <ee_number+0x8c>
    }
  }

  if (i > precision) precision = i;
 801ed9a:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 801ed9c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 801ed9e:	429a      	cmp	r2, r3
 801eda0:	dd01      	ble.n	801eda6 <ee_number+0xca>
 801eda2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801eda4:	66fb      	str	r3, [r7, #108]	@ 0x6c
  size -= precision;
 801eda6:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 801eda8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 801edaa:	1ad3      	subs	r3, r2, r3
 801edac:	66bb      	str	r3, [r7, #104]	@ 0x68
  if (!(type & (ZEROPAD /* TINY option   | LEFT */))) while (size-- > 0) ASSIGN_STR(' ');
 801edae:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 801edb0:	f003 0301 	and.w	r3, r3, #1
 801edb4:	2b00      	cmp	r3, #0
 801edb6:	d112      	bne.n	801edde <ee_number+0x102>
 801edb8:	e00c      	b.n	801edd4 <ee_number+0xf8>
 801edba:	68fb      	ldr	r3, [r7, #12]
 801edbc:	1c5a      	adds	r2, r3, #1
 801edbe:	60fa      	str	r2, [r7, #12]
 801edc0:	2220      	movs	r2, #32
 801edc2:	701a      	strb	r2, [r3, #0]
 801edc4:	68bb      	ldr	r3, [r7, #8]
 801edc6:	3b01      	subs	r3, #1
 801edc8:	60bb      	str	r3, [r7, #8]
 801edca:	68bb      	ldr	r3, [r7, #8]
 801edcc:	2b00      	cmp	r3, #0
 801edce:	d101      	bne.n	801edd4 <ee_number+0xf8>
 801edd0:	68fb      	ldr	r3, [r7, #12]
 801edd2:	e068      	b.n	801eea6 <ee_number+0x1ca>
 801edd4:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 801edd6:	1e5a      	subs	r2, r3, #1
 801edd8:	66ba      	str	r2, [r7, #104]	@ 0x68
 801edda:	2b00      	cmp	r3, #0
 801eddc:	dced      	bgt.n	801edba <ee_number+0xde>
  if (sign) ASSIGN_STR(sign);
 801edde:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 801ede2:	2b00      	cmp	r3, #0
 801ede4:	d01b      	beq.n	801ee1e <ee_number+0x142>
 801ede6:	68fb      	ldr	r3, [r7, #12]
 801ede8:	1c5a      	adds	r2, r3, #1
 801edea:	60fa      	str	r2, [r7, #12]
 801edec:	f897 205f 	ldrb.w	r2, [r7, #95]	@ 0x5f
 801edf0:	701a      	strb	r2, [r3, #0]
 801edf2:	68bb      	ldr	r3, [r7, #8]
 801edf4:	3b01      	subs	r3, #1
 801edf6:	60bb      	str	r3, [r7, #8]
 801edf8:	68bb      	ldr	r3, [r7, #8]
 801edfa:	2b00      	cmp	r3, #0
 801edfc:	d10f      	bne.n	801ee1e <ee_number+0x142>
 801edfe:	68fb      	ldr	r3, [r7, #12]
 801ee00:	e051      	b.n	801eea6 <ee_number+0x1ca>
    }
  }
#endif

#ifdef TINY_PRINTF
  while (size-- > 0) ASSIGN_STR(c);
 801ee02:	68fb      	ldr	r3, [r7, #12]
 801ee04:	1c5a      	adds	r2, r3, #1
 801ee06:	60fa      	str	r2, [r7, #12]
 801ee08:	f897 2053 	ldrb.w	r2, [r7, #83]	@ 0x53
 801ee0c:	701a      	strb	r2, [r3, #0]
 801ee0e:	68bb      	ldr	r3, [r7, #8]
 801ee10:	3b01      	subs	r3, #1
 801ee12:	60bb      	str	r3, [r7, #8]
 801ee14:	68bb      	ldr	r3, [r7, #8]
 801ee16:	2b00      	cmp	r3, #0
 801ee18:	d101      	bne.n	801ee1e <ee_number+0x142>
 801ee1a:	68fb      	ldr	r3, [r7, #12]
 801ee1c:	e043      	b.n	801eea6 <ee_number+0x1ca>
 801ee1e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 801ee20:	1e5a      	subs	r2, r3, #1
 801ee22:	66ba      	str	r2, [r7, #104]	@ 0x68
 801ee24:	2b00      	cmp	r3, #0
 801ee26:	dcec      	bgt.n	801ee02 <ee_number+0x126>
#else
  if (!(type & LEFT)) while (size-- > 0) ASSIGN_STR(c);
#endif
  while (i < precision--) ASSIGN_STR('0');
 801ee28:	e00c      	b.n	801ee44 <ee_number+0x168>
 801ee2a:	68fb      	ldr	r3, [r7, #12]
 801ee2c:	1c5a      	adds	r2, r3, #1
 801ee2e:	60fa      	str	r2, [r7, #12]
 801ee30:	2230      	movs	r2, #48	@ 0x30
 801ee32:	701a      	strb	r2, [r3, #0]
 801ee34:	68bb      	ldr	r3, [r7, #8]
 801ee36:	3b01      	subs	r3, #1
 801ee38:	60bb      	str	r3, [r7, #8]
 801ee3a:	68bb      	ldr	r3, [r7, #8]
 801ee3c:	2b00      	cmp	r3, #0
 801ee3e:	d101      	bne.n	801ee44 <ee_number+0x168>
 801ee40:	68fb      	ldr	r3, [r7, #12]
 801ee42:	e030      	b.n	801eea6 <ee_number+0x1ca>
 801ee44:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 801ee46:	1e5a      	subs	r2, r3, #1
 801ee48:	66fa      	str	r2, [r7, #108]	@ 0x6c
 801ee4a:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 801ee4c:	429a      	cmp	r2, r3
 801ee4e:	dbec      	blt.n	801ee2a <ee_number+0x14e>
  while (i-- > 0) ASSIGN_STR(tmp[i]);
 801ee50:	e010      	b.n	801ee74 <ee_number+0x198>
 801ee52:	68fb      	ldr	r3, [r7, #12]
 801ee54:	1c5a      	adds	r2, r3, #1
 801ee56:	60fa      	str	r2, [r7, #12]
 801ee58:	f107 0110 	add.w	r1, r7, #16
 801ee5c:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 801ee5e:	440a      	add	r2, r1
 801ee60:	7812      	ldrb	r2, [r2, #0]
 801ee62:	701a      	strb	r2, [r3, #0]
 801ee64:	68bb      	ldr	r3, [r7, #8]
 801ee66:	3b01      	subs	r3, #1
 801ee68:	60bb      	str	r3, [r7, #8]
 801ee6a:	68bb      	ldr	r3, [r7, #8]
 801ee6c:	2b00      	cmp	r3, #0
 801ee6e:	d101      	bne.n	801ee74 <ee_number+0x198>
 801ee70:	68fb      	ldr	r3, [r7, #12]
 801ee72:	e018      	b.n	801eea6 <ee_number+0x1ca>
 801ee74:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801ee76:	1e5a      	subs	r2, r3, #1
 801ee78:	657a      	str	r2, [r7, #84]	@ 0x54
 801ee7a:	2b00      	cmp	r3, #0
 801ee7c:	dce9      	bgt.n	801ee52 <ee_number+0x176>
  while (size-- > 0) ASSIGN_STR(' ');
 801ee7e:	e00c      	b.n	801ee9a <ee_number+0x1be>
 801ee80:	68fb      	ldr	r3, [r7, #12]
 801ee82:	1c5a      	adds	r2, r3, #1
 801ee84:	60fa      	str	r2, [r7, #12]
 801ee86:	2220      	movs	r2, #32
 801ee88:	701a      	strb	r2, [r3, #0]
 801ee8a:	68bb      	ldr	r3, [r7, #8]
 801ee8c:	3b01      	subs	r3, #1
 801ee8e:	60bb      	str	r3, [r7, #8]
 801ee90:	68bb      	ldr	r3, [r7, #8]
 801ee92:	2b00      	cmp	r3, #0
 801ee94:	d101      	bne.n	801ee9a <ee_number+0x1be>
 801ee96:	68fb      	ldr	r3, [r7, #12]
 801ee98:	e005      	b.n	801eea6 <ee_number+0x1ca>
 801ee9a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 801ee9c:	1e5a      	subs	r2, r3, #1
 801ee9e:	66ba      	str	r2, [r7, #104]	@ 0x68
 801eea0:	2b00      	cmp	r3, #0
 801eea2:	dced      	bgt.n	801ee80 <ee_number+0x1a4>

  return str;
 801eea4:	68fb      	ldr	r3, [r7, #12]
}
 801eea6:	4618      	mov	r0, r3
 801eea8:	3764      	adds	r7, #100	@ 0x64
 801eeaa:	46bd      	mov	sp, r7
 801eeac:	bc80      	pop	{r7}
 801eeae:	4770      	bx	lr
 801eeb0:	2000014c 	.word	0x2000014c
 801eeb4:	20000150 	.word	0x20000150

0801eeb8 <tiny_vsnprintf_like>:

#define CHECK_STR_SIZE(_buf, _str, _size) \
  if ((((_str) - (_buf)) >= ((_size)-1))) { break; }

int tiny_vsnprintf_like(char *buf, const int size, const char *fmt, va_list args)
{
 801eeb8:	b580      	push	{r7, lr}
 801eeba:	b092      	sub	sp, #72	@ 0x48
 801eebc:	af04      	add	r7, sp, #16
 801eebe:	60f8      	str	r0, [r7, #12]
 801eec0:	60b9      	str	r1, [r7, #8]
 801eec2:	607a      	str	r2, [r7, #4]
 801eec4:	603b      	str	r3, [r7, #0]

  int field_width;      // Width of output field
  int precision;        // Min. # of digits for integers; max number of chars for from string
  int qualifier;        // 'h', 'l', or 'L' for integer fields

  if (size <= 0)
 801eec6:	68bb      	ldr	r3, [r7, #8]
 801eec8:	2b00      	cmp	r3, #0
 801eeca:	dc01      	bgt.n	801eed0 <tiny_vsnprintf_like+0x18>
  {
    return 0;
 801eecc:	2300      	movs	r3, #0
 801eece:	e13e      	b.n	801f14e <tiny_vsnprintf_like+0x296>
  }

  for (str = buf; *fmt || ((str - buf) >= size-1); fmt++)
 801eed0:	68fb      	ldr	r3, [r7, #12]
 801eed2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 801eed4:	e128      	b.n	801f128 <tiny_vsnprintf_like+0x270>
  {
    CHECK_STR_SIZE(buf, str, size);
 801eed6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801eed8:	68fb      	ldr	r3, [r7, #12]
 801eeda:	1ad2      	subs	r2, r2, r3
 801eedc:	68bb      	ldr	r3, [r7, #8]
 801eede:	3b01      	subs	r3, #1
 801eee0:	429a      	cmp	r2, r3
 801eee2:	f280 812e 	bge.w	801f142 <tiny_vsnprintf_like+0x28a>

    if (*fmt != '%')
 801eee6:	687b      	ldr	r3, [r7, #4]
 801eee8:	781b      	ldrb	r3, [r3, #0]
 801eeea:	2b25      	cmp	r3, #37	@ 0x25
 801eeec:	d006      	beq.n	801eefc <tiny_vsnprintf_like+0x44>
    {
      *str++ = *fmt;
 801eeee:	687a      	ldr	r2, [r7, #4]
 801eef0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801eef2:	1c59      	adds	r1, r3, #1
 801eef4:	62f9      	str	r1, [r7, #44]	@ 0x2c
 801eef6:	7812      	ldrb	r2, [r2, #0]
 801eef8:	701a      	strb	r2, [r3, #0]
      continue;
 801eefa:	e112      	b.n	801f122 <tiny_vsnprintf_like+0x26a>
    }

    // Process flags
    flags = 0;
 801eefc:	2300      	movs	r3, #0
 801eefe:	623b      	str	r3, [r7, #32]
#ifdef TINY_PRINTF
    /* Support %0, but not %-, %+, %space and %# */
    fmt++;
 801ef00:	687b      	ldr	r3, [r7, #4]
 801ef02:	3301      	adds	r3, #1
 801ef04:	607b      	str	r3, [r7, #4]
    if (*fmt == '0')
 801ef06:	687b      	ldr	r3, [r7, #4]
 801ef08:	781b      	ldrb	r3, [r3, #0]
 801ef0a:	2b30      	cmp	r3, #48	@ 0x30
 801ef0c:	d103      	bne.n	801ef16 <tiny_vsnprintf_like+0x5e>
    {
      flags |= ZEROPAD;
 801ef0e:	6a3b      	ldr	r3, [r7, #32]
 801ef10:	f043 0301 	orr.w	r3, r3, #1
 801ef14:	623b      	str	r3, [r7, #32]
      case '0': flags |= ZEROPAD; goto repeat;
    }
#endif

    // Get field width
    field_width = -1;
 801ef16:	f04f 33ff 	mov.w	r3, #4294967295
 801ef1a:	61fb      	str	r3, [r7, #28]
    if (is_digit(*fmt))
 801ef1c:	687b      	ldr	r3, [r7, #4]
 801ef1e:	781b      	ldrb	r3, [r3, #0]
 801ef20:	2b2f      	cmp	r3, #47	@ 0x2f
 801ef22:	d908      	bls.n	801ef36 <tiny_vsnprintf_like+0x7e>
 801ef24:	687b      	ldr	r3, [r7, #4]
 801ef26:	781b      	ldrb	r3, [r3, #0]
 801ef28:	2b39      	cmp	r3, #57	@ 0x39
 801ef2a:	d804      	bhi.n	801ef36 <tiny_vsnprintf_like+0x7e>
      field_width = ee_skip_atoi(&fmt);
 801ef2c:	1d3b      	adds	r3, r7, #4
 801ef2e:	4618      	mov	r0, r3
 801ef30:	f7ff feae 	bl	801ec90 <ee_skip_atoi>
 801ef34:	61f8      	str	r0, [r7, #28]
      }
    }
#endif

    // Get the precision
    precision = -1;
 801ef36:	f04f 33ff 	mov.w	r3, #4294967295
 801ef3a:	61bb      	str	r3, [r7, #24]
      if (precision < 0) precision = 0;
    }
#endif

    // Get the conversion qualifier
    qualifier = -1;
 801ef3c:	f04f 33ff 	mov.w	r3, #4294967295
 801ef40:	617b      	str	r3, [r7, #20]
      fmt++;
    }
#endif

    // Default base
    base = 10;
 801ef42:	230a      	movs	r3, #10
 801ef44:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (*fmt)
 801ef46:	687b      	ldr	r3, [r7, #4]
 801ef48:	781b      	ldrb	r3, [r3, #0]
 801ef4a:	3b58      	subs	r3, #88	@ 0x58
 801ef4c:	2b20      	cmp	r3, #32
 801ef4e:	f200 8094 	bhi.w	801f07a <tiny_vsnprintf_like+0x1c2>
 801ef52:	a201      	add	r2, pc, #4	@ (adr r2, 801ef58 <tiny_vsnprintf_like+0xa0>)
 801ef54:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801ef58:	0801f063 	.word	0x0801f063
 801ef5c:	0801f07b 	.word	0x0801f07b
 801ef60:	0801f07b 	.word	0x0801f07b
 801ef64:	0801f07b 	.word	0x0801f07b
 801ef68:	0801f07b 	.word	0x0801f07b
 801ef6c:	0801f07b 	.word	0x0801f07b
 801ef70:	0801f07b 	.word	0x0801f07b
 801ef74:	0801f07b 	.word	0x0801f07b
 801ef78:	0801f07b 	.word	0x0801f07b
 801ef7c:	0801f07b 	.word	0x0801f07b
 801ef80:	0801f07b 	.word	0x0801f07b
 801ef84:	0801efe7 	.word	0x0801efe7
 801ef88:	0801f071 	.word	0x0801f071
 801ef8c:	0801f07b 	.word	0x0801f07b
 801ef90:	0801f07b 	.word	0x0801f07b
 801ef94:	0801f07b 	.word	0x0801f07b
 801ef98:	0801f07b 	.word	0x0801f07b
 801ef9c:	0801f071 	.word	0x0801f071
 801efa0:	0801f07b 	.word	0x0801f07b
 801efa4:	0801f07b 	.word	0x0801f07b
 801efa8:	0801f07b 	.word	0x0801f07b
 801efac:	0801f07b 	.word	0x0801f07b
 801efb0:	0801f07b 	.word	0x0801f07b
 801efb4:	0801f07b 	.word	0x0801f07b
 801efb8:	0801f07b 	.word	0x0801f07b
 801efbc:	0801f07b 	.word	0x0801f07b
 801efc0:	0801f07b 	.word	0x0801f07b
 801efc4:	0801f007 	.word	0x0801f007
 801efc8:	0801f07b 	.word	0x0801f07b
 801efcc:	0801f0c7 	.word	0x0801f0c7
 801efd0:	0801f07b 	.word	0x0801f07b
 801efd4:	0801f07b 	.word	0x0801f07b
 801efd8:	0801f06b 	.word	0x0801f06b
      case 'c':
#ifdef TINY_PRINTF
#else
        if (!(flags & LEFT))
#endif
          while (--field_width > 0) *str++ = ' ';
 801efdc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801efde:	1c5a      	adds	r2, r3, #1
 801efe0:	62fa      	str	r2, [r7, #44]	@ 0x2c
 801efe2:	2220      	movs	r2, #32
 801efe4:	701a      	strb	r2, [r3, #0]
 801efe6:	69fb      	ldr	r3, [r7, #28]
 801efe8:	3b01      	subs	r3, #1
 801efea:	61fb      	str	r3, [r7, #28]
 801efec:	69fb      	ldr	r3, [r7, #28]
 801efee:	2b00      	cmp	r3, #0
 801eff0:	dcf4      	bgt.n	801efdc <tiny_vsnprintf_like+0x124>
        *str++ = (unsigned char) va_arg(args, int);
 801eff2:	683b      	ldr	r3, [r7, #0]
 801eff4:	1d1a      	adds	r2, r3, #4
 801eff6:	603a      	str	r2, [r7, #0]
 801eff8:	6819      	ldr	r1, [r3, #0]
 801effa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801effc:	1c5a      	adds	r2, r3, #1
 801effe:	62fa      	str	r2, [r7, #44]	@ 0x2c
 801f000:	b2ca      	uxtb	r2, r1
 801f002:	701a      	strb	r2, [r3, #0]
#ifdef TINY_PRINTF
#else
        while (--field_width > 0) *str++ = ' ';
#endif
        continue;
 801f004:	e08d      	b.n	801f122 <tiny_vsnprintf_like+0x26a>

      case 's':
        s = va_arg(args, char *);
 801f006:	683b      	ldr	r3, [r7, #0]
 801f008:	1d1a      	adds	r2, r3, #4
 801f00a:	603a      	str	r2, [r7, #0]
 801f00c:	681b      	ldr	r3, [r3, #0]
 801f00e:	627b      	str	r3, [r7, #36]	@ 0x24
        if (!s) s = "<NULL>";
 801f010:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801f012:	2b00      	cmp	r3, #0
 801f014:	d101      	bne.n	801f01a <tiny_vsnprintf_like+0x162>
 801f016:	4b50      	ldr	r3, [pc, #320]	@ (801f158 <tiny_vsnprintf_like+0x2a0>)
 801f018:	627b      	str	r3, [r7, #36]	@ 0x24
#ifdef TINY_PRINTF
        len = strlen(s);
 801f01a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 801f01c:	f7e1 f8b0 	bl	8000180 <strlen>
 801f020:	4603      	mov	r3, r0
 801f022:	613b      	str	r3, [r7, #16]
#else
        len = strnlen(s, precision);
        if (!(flags & LEFT))
#endif
          while (len < field_width--) *str++ = ' ';
 801f024:	e004      	b.n	801f030 <tiny_vsnprintf_like+0x178>
 801f026:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801f028:	1c5a      	adds	r2, r3, #1
 801f02a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 801f02c:	2220      	movs	r2, #32
 801f02e:	701a      	strb	r2, [r3, #0]
 801f030:	69fb      	ldr	r3, [r7, #28]
 801f032:	1e5a      	subs	r2, r3, #1
 801f034:	61fa      	str	r2, [r7, #28]
 801f036:	693a      	ldr	r2, [r7, #16]
 801f038:	429a      	cmp	r2, r3
 801f03a:	dbf4      	blt.n	801f026 <tiny_vsnprintf_like+0x16e>
        for (i = 0; i < len; ++i) *str++ = *s++;
 801f03c:	2300      	movs	r3, #0
 801f03e:	62bb      	str	r3, [r7, #40]	@ 0x28
 801f040:	e00a      	b.n	801f058 <tiny_vsnprintf_like+0x1a0>
 801f042:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801f044:	1c53      	adds	r3, r2, #1
 801f046:	627b      	str	r3, [r7, #36]	@ 0x24
 801f048:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801f04a:	1c59      	adds	r1, r3, #1
 801f04c:	62f9      	str	r1, [r7, #44]	@ 0x2c
 801f04e:	7812      	ldrb	r2, [r2, #0]
 801f050:	701a      	strb	r2, [r3, #0]
 801f052:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801f054:	3301      	adds	r3, #1
 801f056:	62bb      	str	r3, [r7, #40]	@ 0x28
 801f058:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 801f05a:	693b      	ldr	r3, [r7, #16]
 801f05c:	429a      	cmp	r2, r3
 801f05e:	dbf0      	blt.n	801f042 <tiny_vsnprintf_like+0x18a>
#ifdef TINY_PRINTF
#else
        while (len < field_width--) *str++ = ' ';
#endif
        continue;
 801f060:	e05f      	b.n	801f122 <tiny_vsnprintf_like+0x26a>
        base = 8;
        break;
#endif

      case 'X':
        flags |= UPPERCASE;
 801f062:	6a3b      	ldr	r3, [r7, #32]
 801f064:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801f068:	623b      	str	r3, [r7, #32]

      case 'x':
        base = 16;
 801f06a:	2310      	movs	r3, #16
 801f06c:	633b      	str	r3, [r7, #48]	@ 0x30
        break;
 801f06e:	e02b      	b.n	801f0c8 <tiny_vsnprintf_like+0x210>

      case 'd':
      case 'i':
        flags |= SIGN;
 801f070:	6a3b      	ldr	r3, [r7, #32]
 801f072:	f043 0302 	orr.w	r3, r3, #2
 801f076:	623b      	str	r3, [r7, #32]

      case 'u':
        break;
 801f078:	e025      	b.n	801f0c6 <tiny_vsnprintf_like+0x20e>
        continue;

#endif

      default:
        if (*fmt != '%') *str++ = '%';
 801f07a:	687b      	ldr	r3, [r7, #4]
 801f07c:	781b      	ldrb	r3, [r3, #0]
 801f07e:	2b25      	cmp	r3, #37	@ 0x25
 801f080:	d004      	beq.n	801f08c <tiny_vsnprintf_like+0x1d4>
 801f082:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801f084:	1c5a      	adds	r2, r3, #1
 801f086:	62fa      	str	r2, [r7, #44]	@ 0x2c
 801f088:	2225      	movs	r2, #37	@ 0x25
 801f08a:	701a      	strb	r2, [r3, #0]
        CHECK_STR_SIZE(buf, str, size);
 801f08c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801f08e:	68fb      	ldr	r3, [r7, #12]
 801f090:	1ad2      	subs	r2, r2, r3
 801f092:	68bb      	ldr	r3, [r7, #8]
 801f094:	3b01      	subs	r3, #1
 801f096:	429a      	cmp	r2, r3
 801f098:	da16      	bge.n	801f0c8 <tiny_vsnprintf_like+0x210>
        if (*fmt)
 801f09a:	687b      	ldr	r3, [r7, #4]
 801f09c:	781b      	ldrb	r3, [r3, #0]
 801f09e:	2b00      	cmp	r3, #0
 801f0a0:	d006      	beq.n	801f0b0 <tiny_vsnprintf_like+0x1f8>
          *str++ = *fmt;
 801f0a2:	687a      	ldr	r2, [r7, #4]
 801f0a4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801f0a6:	1c59      	adds	r1, r3, #1
 801f0a8:	62f9      	str	r1, [r7, #44]	@ 0x2c
 801f0aa:	7812      	ldrb	r2, [r2, #0]
 801f0ac:	701a      	strb	r2, [r3, #0]
 801f0ae:	e002      	b.n	801f0b6 <tiny_vsnprintf_like+0x1fe>
        else
          --fmt;
 801f0b0:	687b      	ldr	r3, [r7, #4]
 801f0b2:	3b01      	subs	r3, #1
 801f0b4:	607b      	str	r3, [r7, #4]
        CHECK_STR_SIZE(buf, str, size);
 801f0b6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801f0b8:	68fb      	ldr	r3, [r7, #12]
 801f0ba:	1ad2      	subs	r2, r2, r3
 801f0bc:	68bb      	ldr	r3, [r7, #8]
 801f0be:	3b01      	subs	r3, #1
 801f0c0:	429a      	cmp	r2, r3
 801f0c2:	db2d      	blt.n	801f120 <tiny_vsnprintf_like+0x268>
 801f0c4:	e000      	b.n	801f0c8 <tiny_vsnprintf_like+0x210>
        break;
 801f0c6:	bf00      	nop
        continue;
    }

    if (qualifier == 'l')
 801f0c8:	697b      	ldr	r3, [r7, #20]
 801f0ca:	2b6c      	cmp	r3, #108	@ 0x6c
 801f0cc:	d105      	bne.n	801f0da <tiny_vsnprintf_like+0x222>
      num = va_arg(args, unsigned long);
 801f0ce:	683b      	ldr	r3, [r7, #0]
 801f0d0:	1d1a      	adds	r2, r3, #4
 801f0d2:	603a      	str	r2, [r7, #0]
 801f0d4:	681b      	ldr	r3, [r3, #0]
 801f0d6:	637b      	str	r3, [r7, #52]	@ 0x34
 801f0d8:	e00f      	b.n	801f0fa <tiny_vsnprintf_like+0x242>
    else if (flags & SIGN)
 801f0da:	6a3b      	ldr	r3, [r7, #32]
 801f0dc:	f003 0302 	and.w	r3, r3, #2
 801f0e0:	2b00      	cmp	r3, #0
 801f0e2:	d005      	beq.n	801f0f0 <tiny_vsnprintf_like+0x238>
      num = va_arg(args, int);
 801f0e4:	683b      	ldr	r3, [r7, #0]
 801f0e6:	1d1a      	adds	r2, r3, #4
 801f0e8:	603a      	str	r2, [r7, #0]
 801f0ea:	681b      	ldr	r3, [r3, #0]
 801f0ec:	637b      	str	r3, [r7, #52]	@ 0x34
 801f0ee:	e004      	b.n	801f0fa <tiny_vsnprintf_like+0x242>
    else
      num = va_arg(args, unsigned int);
 801f0f0:	683b      	ldr	r3, [r7, #0]
 801f0f2:	1d1a      	adds	r2, r3, #4
 801f0f4:	603a      	str	r2, [r7, #0]
 801f0f6:	681b      	ldr	r3, [r3, #0]
 801f0f8:	637b      	str	r3, [r7, #52]	@ 0x34

    str = ee_number(str, ((size - 1) - (str - buf)), num, base, field_width, precision, flags);
 801f0fa:	68bb      	ldr	r3, [r7, #8]
 801f0fc:	1e5a      	subs	r2, r3, #1
 801f0fe:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 801f100:	68fb      	ldr	r3, [r7, #12]
 801f102:	1acb      	subs	r3, r1, r3
 801f104:	1ad1      	subs	r1, r2, r3
 801f106:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 801f108:	6a3b      	ldr	r3, [r7, #32]
 801f10a:	9302      	str	r3, [sp, #8]
 801f10c:	69bb      	ldr	r3, [r7, #24]
 801f10e:	9301      	str	r3, [sp, #4]
 801f110:	69fb      	ldr	r3, [r7, #28]
 801f112:	9300      	str	r3, [sp, #0]
 801f114:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801f116:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 801f118:	f7ff fde0 	bl	801ecdc <ee_number>
 801f11c:	62f8      	str	r0, [r7, #44]	@ 0x2c
 801f11e:	e000      	b.n	801f122 <tiny_vsnprintf_like+0x26a>
        continue;
 801f120:	bf00      	nop
  for (str = buf; *fmt || ((str - buf) >= size-1); fmt++)
 801f122:	687b      	ldr	r3, [r7, #4]
 801f124:	3301      	adds	r3, #1
 801f126:	607b      	str	r3, [r7, #4]
 801f128:	687b      	ldr	r3, [r7, #4]
 801f12a:	781b      	ldrb	r3, [r3, #0]
 801f12c:	2b00      	cmp	r3, #0
 801f12e:	f47f aed2 	bne.w	801eed6 <tiny_vsnprintf_like+0x1e>
 801f132:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801f134:	68fb      	ldr	r3, [r7, #12]
 801f136:	1ad2      	subs	r2, r2, r3
 801f138:	68bb      	ldr	r3, [r7, #8]
 801f13a:	3b01      	subs	r3, #1
 801f13c:	429a      	cmp	r2, r3
 801f13e:	f6bf aeca 	bge.w	801eed6 <tiny_vsnprintf_like+0x1e>
  }

  *str = '\0';
 801f142:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801f144:	2200      	movs	r2, #0
 801f146:	701a      	strb	r2, [r3, #0]
  return str - buf;
 801f148:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801f14a:	68fb      	ldr	r3, [r7, #12]
 801f14c:	1ad3      	subs	r3, r2, r3
}
 801f14e:	4618      	mov	r0, r3
 801f150:	3738      	adds	r7, #56	@ 0x38
 801f152:	46bd      	mov	sp, r7
 801f154:	bd80      	pop	{r7, pc}
 801f156:	bf00      	nop
 801f158:	080238b8 	.word	0x080238b8

0801f15c <UTIL_SEQ_Run>:
 * That is the reason why many variables that are used only in that function are declared static.
 * Note: These variables could have been declared static in the function.
 *
 */
void UTIL_SEQ_Run( UTIL_SEQ_bm_t Mask_bm )
{
 801f15c:	b580      	push	{r7, lr}
 801f15e:	b090      	sub	sp, #64	@ 0x40
 801f160:	af00      	add	r7, sp, #0
 801f162:	6078      	str	r0, [r7, #4]
  /*
   * When this function is nested, the mask to be applied cannot be larger than the first call
   * The mask is always getting smaller and smaller
   * A copy is made of the mask set by UTIL_SEQ_Run() in case it is called again in the task
   */
  super_mask_backup = SuperMask;
 801f164:	4b73      	ldr	r3, [pc, #460]	@ (801f334 <UTIL_SEQ_Run+0x1d8>)
 801f166:	681b      	ldr	r3, [r3, #0]
 801f168:	62bb      	str	r3, [r7, #40]	@ 0x28
  SuperMask &= Mask_bm;
 801f16a:	4b72      	ldr	r3, [pc, #456]	@ (801f334 <UTIL_SEQ_Run+0x1d8>)
 801f16c:	681a      	ldr	r2, [r3, #0]
 801f16e:	687b      	ldr	r3, [r7, #4]
 801f170:	4013      	ands	r3, r2
 801f172:	4a70      	ldr	r2, [pc, #448]	@ (801f334 <UTIL_SEQ_Run+0x1d8>)
 801f174:	6013      	str	r3, [r2, #0]
   * TaskMask that comes from UTIL_SEQ_PauseTask() / UTIL_SEQ_ResumeTask
   * SuperMask that comes from UTIL_SEQ_Run
   * If the waited event is there, exit from  UTIL_SEQ_Run() to return to the
   * waiting task
   */
  local_taskset = TaskSet;
 801f176:	4b70      	ldr	r3, [pc, #448]	@ (801f338 <UTIL_SEQ_Run+0x1dc>)
 801f178:	681b      	ldr	r3, [r3, #0]
 801f17a:	63bb      	str	r3, [r7, #56]	@ 0x38
  local_evtset = EvtSet;
 801f17c:	4b6f      	ldr	r3, [pc, #444]	@ (801f33c <UTIL_SEQ_Run+0x1e0>)
 801f17e:	681b      	ldr	r3, [r3, #0]
 801f180:	637b      	str	r3, [r7, #52]	@ 0x34
  local_taskmask = TaskMask;
 801f182:	4b6f      	ldr	r3, [pc, #444]	@ (801f340 <UTIL_SEQ_Run+0x1e4>)
 801f184:	681b      	ldr	r3, [r3, #0]
 801f186:	633b      	str	r3, [r7, #48]	@ 0x30
  local_evtwaited =  EvtWaited;
 801f188:	4b6e      	ldr	r3, [pc, #440]	@ (801f344 <UTIL_SEQ_Run+0x1e8>)
 801f18a:	681b      	ldr	r3, [r3, #0]
 801f18c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  while(((local_taskset & local_taskmask & SuperMask) != 0U) && ((local_evtset & local_evtwaited)==0U))
 801f18e:	e08d      	b.n	801f2ac <UTIL_SEQ_Run+0x150>
  {
    counter = 0U;
 801f190:	2300      	movs	r3, #0
 801f192:	63fb      	str	r3, [r7, #60]	@ 0x3c
    /*
     * When a flag is set, the associated bit is set in TaskPrio[counter].priority mask depending
     * on the priority parameter given from UTIL_SEQ_SetTask()
     * The while loop is looking for a flag set from the highest priority maskr to the lower
     */
    while((TaskPrio[counter].priority & local_taskmask & SuperMask)== 0U)
 801f194:	e002      	b.n	801f19c <UTIL_SEQ_Run+0x40>
    {
      counter++;
 801f196:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801f198:	3301      	adds	r3, #1
 801f19a:	63fb      	str	r3, [r7, #60]	@ 0x3c
    while((TaskPrio[counter].priority & local_taskmask & SuperMask)== 0U)
 801f19c:	4a6a      	ldr	r2, [pc, #424]	@ (801f348 <UTIL_SEQ_Run+0x1ec>)
 801f19e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801f1a0:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 801f1a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801f1a6:	401a      	ands	r2, r3
 801f1a8:	4b62      	ldr	r3, [pc, #392]	@ (801f334 <UTIL_SEQ_Run+0x1d8>)
 801f1aa:	681b      	ldr	r3, [r3, #0]
 801f1ac:	4013      	ands	r3, r2
 801f1ae:	2b00      	cmp	r3, #0
 801f1b0:	d0f1      	beq.n	801f196 <UTIL_SEQ_Run+0x3a>
    }

    current_task_set = TaskPrio[counter].priority & local_taskmask & SuperMask;
 801f1b2:	4a65      	ldr	r2, [pc, #404]	@ (801f348 <UTIL_SEQ_Run+0x1ec>)
 801f1b4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801f1b6:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 801f1ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801f1bc:	401a      	ands	r2, r3
 801f1be:	4b5d      	ldr	r3, [pc, #372]	@ (801f334 <UTIL_SEQ_Run+0x1d8>)
 801f1c0:	681b      	ldr	r3, [r3, #0]
 801f1c2:	4013      	ands	r3, r2
 801f1c4:	627b      	str	r3, [r7, #36]	@ 0x24
     * so that the second one can be executed.
     * Note that the first flag is not removed from the list of pending task but just masked by the round_robin mask
     *
     * In the check below, the round_robin mask is reinitialize in case all pending tasks haven been executed at least once
     */
    if ((TaskPrio[counter].round_robin & current_task_set) == 0U)
 801f1c6:	4a60      	ldr	r2, [pc, #384]	@ (801f348 <UTIL_SEQ_Run+0x1ec>)
 801f1c8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801f1ca:	00db      	lsls	r3, r3, #3
 801f1cc:	4413      	add	r3, r2
 801f1ce:	685a      	ldr	r2, [r3, #4]
 801f1d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801f1d2:	4013      	ands	r3, r2
 801f1d4:	2b00      	cmp	r3, #0
 801f1d6:	d106      	bne.n	801f1e6 <UTIL_SEQ_Run+0x8a>
    {
      TaskPrio[counter].round_robin = UTIL_SEQ_ALL_BIT_SET;
 801f1d8:	4a5b      	ldr	r2, [pc, #364]	@ (801f348 <UTIL_SEQ_Run+0x1ec>)
 801f1da:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801f1dc:	00db      	lsls	r3, r3, #3
 801f1de:	4413      	add	r3, r2
 801f1e0:	f04f 32ff 	mov.w	r2, #4294967295
 801f1e4:	605a      	str	r2, [r3, #4]
  /*
   * Read the flag index of the task to be executed
	 * Once the index is read, the associated task will be executed even though a higher priority stack is requested
	 * before task execution.
	 */
    CurrentTaskIdx = (SEQ_BitPosition(current_task_set & TaskPrio[counter].round_robin));
 801f1e6:	4a58      	ldr	r2, [pc, #352]	@ (801f348 <UTIL_SEQ_Run+0x1ec>)
 801f1e8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801f1ea:	00db      	lsls	r3, r3, #3
 801f1ec:	4413      	add	r3, r2
 801f1ee:	685a      	ldr	r2, [r3, #4]
 801f1f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801f1f2:	4013      	ands	r3, r2
 801f1f4:	4618      	mov	r0, r3
 801f1f6:	f000 f907 	bl	801f408 <SEQ_BitPosition>
 801f1fa:	4603      	mov	r3, r0
 801f1fc:	461a      	mov	r2, r3
 801f1fe:	4b53      	ldr	r3, [pc, #332]	@ (801f34c <UTIL_SEQ_Run+0x1f0>)
 801f200:	601a      	str	r2, [r3, #0]

    /*
     * remove from the roun_robin mask the task that has been selected to be executed
     */
    TaskPrio[counter].round_robin &= ~(1U << CurrentTaskIdx);
 801f202:	4a51      	ldr	r2, [pc, #324]	@ (801f348 <UTIL_SEQ_Run+0x1ec>)
 801f204:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801f206:	00db      	lsls	r3, r3, #3
 801f208:	4413      	add	r3, r2
 801f20a:	685a      	ldr	r2, [r3, #4]
 801f20c:	4b4f      	ldr	r3, [pc, #316]	@ (801f34c <UTIL_SEQ_Run+0x1f0>)
 801f20e:	681b      	ldr	r3, [r3, #0]
 801f210:	2101      	movs	r1, #1
 801f212:	fa01 f303 	lsl.w	r3, r1, r3
 801f216:	43db      	mvns	r3, r3
 801f218:	401a      	ands	r2, r3
 801f21a:	494b      	ldr	r1, [pc, #300]	@ (801f348 <UTIL_SEQ_Run+0x1ec>)
 801f21c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801f21e:	00db      	lsls	r3, r3, #3
 801f220:	440b      	add	r3, r1
 801f222:	605a      	str	r2, [r3, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801f224:	f3ef 8310 	mrs	r3, PRIMASK
 801f228:	61bb      	str	r3, [r7, #24]
  return(result);
 801f22a:	69bb      	ldr	r3, [r7, #24]

    UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 801f22c:	623b      	str	r3, [r7, #32]
  __ASM volatile ("cpsid i" : : : "memory");
 801f22e:	b672      	cpsid	i
}
 801f230:	bf00      	nop
    /* remove from the list or pending task the one that has been selected to be executed */
    TaskSet &= ~(1U << CurrentTaskIdx);
 801f232:	4b46      	ldr	r3, [pc, #280]	@ (801f34c <UTIL_SEQ_Run+0x1f0>)
 801f234:	681b      	ldr	r3, [r3, #0]
 801f236:	2201      	movs	r2, #1
 801f238:	fa02 f303 	lsl.w	r3, r2, r3
 801f23c:	43da      	mvns	r2, r3
 801f23e:	4b3e      	ldr	r3, [pc, #248]	@ (801f338 <UTIL_SEQ_Run+0x1dc>)
 801f240:	681b      	ldr	r3, [r3, #0]
 801f242:	4013      	ands	r3, r2
 801f244:	4a3c      	ldr	r2, [pc, #240]	@ (801f338 <UTIL_SEQ_Run+0x1dc>)
 801f246:	6013      	str	r3, [r2, #0]
    /* remove from all priority mask the task that has been selected to be executed */
    for (counter = UTIL_SEQ_CONF_PRIO_NBR; counter != 0U; counter--)
 801f248:	2301      	movs	r3, #1
 801f24a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 801f24c:	e013      	b.n	801f276 <UTIL_SEQ_Run+0x11a>
    {
      TaskPrio[counter - 1U].priority &= ~(1U << CurrentTaskIdx);
 801f24e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801f250:	3b01      	subs	r3, #1
 801f252:	4a3d      	ldr	r2, [pc, #244]	@ (801f348 <UTIL_SEQ_Run+0x1ec>)
 801f254:	f852 1033 	ldr.w	r1, [r2, r3, lsl #3]
 801f258:	4b3c      	ldr	r3, [pc, #240]	@ (801f34c <UTIL_SEQ_Run+0x1f0>)
 801f25a:	681b      	ldr	r3, [r3, #0]
 801f25c:	2201      	movs	r2, #1
 801f25e:	fa02 f303 	lsl.w	r3, r2, r3
 801f262:	43da      	mvns	r2, r3
 801f264:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801f266:	3b01      	subs	r3, #1
 801f268:	400a      	ands	r2, r1
 801f26a:	4937      	ldr	r1, [pc, #220]	@ (801f348 <UTIL_SEQ_Run+0x1ec>)
 801f26c:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
    for (counter = UTIL_SEQ_CONF_PRIO_NBR; counter != 0U; counter--)
 801f270:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801f272:	3b01      	subs	r3, #1
 801f274:	63fb      	str	r3, [r7, #60]	@ 0x3c
 801f276:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801f278:	2b00      	cmp	r3, #0
 801f27a:	d1e8      	bne.n	801f24e <UTIL_SEQ_Run+0xf2>
 801f27c:	6a3b      	ldr	r3, [r7, #32]
 801f27e:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801f280:	697b      	ldr	r3, [r7, #20]
 801f282:	f383 8810 	msr	PRIMASK, r3
}
 801f286:	bf00      	nop
    }
    UTIL_SEQ_EXIT_CRITICAL_SECTION( );

    /* Execute the task */
    TaskCb[CurrentTaskIdx]( );
 801f288:	4b30      	ldr	r3, [pc, #192]	@ (801f34c <UTIL_SEQ_Run+0x1f0>)
 801f28a:	681b      	ldr	r3, [r3, #0]
 801f28c:	4a30      	ldr	r2, [pc, #192]	@ (801f350 <UTIL_SEQ_Run+0x1f4>)
 801f28e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 801f292:	4798      	blx	r3

    local_taskset = TaskSet;
 801f294:	4b28      	ldr	r3, [pc, #160]	@ (801f338 <UTIL_SEQ_Run+0x1dc>)
 801f296:	681b      	ldr	r3, [r3, #0]
 801f298:	63bb      	str	r3, [r7, #56]	@ 0x38
    local_evtset = EvtSet;
 801f29a:	4b28      	ldr	r3, [pc, #160]	@ (801f33c <UTIL_SEQ_Run+0x1e0>)
 801f29c:	681b      	ldr	r3, [r3, #0]
 801f29e:	637b      	str	r3, [r7, #52]	@ 0x34
    local_taskmask = TaskMask;
 801f2a0:	4b27      	ldr	r3, [pc, #156]	@ (801f340 <UTIL_SEQ_Run+0x1e4>)
 801f2a2:	681b      	ldr	r3, [r3, #0]
 801f2a4:	633b      	str	r3, [r7, #48]	@ 0x30
    local_evtwaited = EvtWaited;
 801f2a6:	4b27      	ldr	r3, [pc, #156]	@ (801f344 <UTIL_SEQ_Run+0x1e8>)
 801f2a8:	681b      	ldr	r3, [r3, #0]
 801f2aa:	62fb      	str	r3, [r7, #44]	@ 0x2c
  while(((local_taskset & local_taskmask & SuperMask) != 0U) && ((local_evtset & local_evtwaited)==0U))
 801f2ac:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 801f2ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801f2b0:	401a      	ands	r2, r3
 801f2b2:	4b20      	ldr	r3, [pc, #128]	@ (801f334 <UTIL_SEQ_Run+0x1d8>)
 801f2b4:	681b      	ldr	r3, [r3, #0]
 801f2b6:	4013      	ands	r3, r2
 801f2b8:	2b00      	cmp	r3, #0
 801f2ba:	d005      	beq.n	801f2c8 <UTIL_SEQ_Run+0x16c>
 801f2bc:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 801f2be:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801f2c0:	4013      	ands	r3, r2
 801f2c2:	2b00      	cmp	r3, #0
 801f2c4:	f43f af64 	beq.w	801f190 <UTIL_SEQ_Run+0x34>
  }

  /* the set of CurrentTaskIdx to no task running allows to call WaitEvt in the Pre/Post ilde context */
  CurrentTaskIdx = UTIL_SEQ_NOTASKRUNNING;
 801f2c8:	4b20      	ldr	r3, [pc, #128]	@ (801f34c <UTIL_SEQ_Run+0x1f0>)
 801f2ca:	f04f 32ff 	mov.w	r2, #4294967295
 801f2ce:	601a      	str	r2, [r3, #0]
  UTIL_SEQ_PreIdle( );
 801f2d0:	f000 f88e 	bl	801f3f0 <UTIL_SEQ_PreIdle>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801f2d4:	f3ef 8310 	mrs	r3, PRIMASK
 801f2d8:	613b      	str	r3, [r7, #16]
  return(result);
 801f2da:	693b      	ldr	r3, [r7, #16]

  UTIL_SEQ_ENTER_CRITICAL_SECTION_IDLE( );
 801f2dc:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("cpsid i" : : : "memory");
 801f2de:	b672      	cpsid	i
}
 801f2e0:	bf00      	nop
  local_taskset = TaskSet;
 801f2e2:	4b15      	ldr	r3, [pc, #84]	@ (801f338 <UTIL_SEQ_Run+0x1dc>)
 801f2e4:	681b      	ldr	r3, [r3, #0]
 801f2e6:	63bb      	str	r3, [r7, #56]	@ 0x38
  local_evtset = EvtSet;
 801f2e8:	4b14      	ldr	r3, [pc, #80]	@ (801f33c <UTIL_SEQ_Run+0x1e0>)
 801f2ea:	681b      	ldr	r3, [r3, #0]
 801f2ec:	637b      	str	r3, [r7, #52]	@ 0x34
  local_taskmask = TaskMask;
 801f2ee:	4b14      	ldr	r3, [pc, #80]	@ (801f340 <UTIL_SEQ_Run+0x1e4>)
 801f2f0:	681b      	ldr	r3, [r3, #0]
 801f2f2:	633b      	str	r3, [r7, #48]	@ 0x30
  if ((local_taskset & local_taskmask & SuperMask) == 0U)
 801f2f4:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 801f2f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801f2f8:	401a      	ands	r2, r3
 801f2fa:	4b0e      	ldr	r3, [pc, #56]	@ (801f334 <UTIL_SEQ_Run+0x1d8>)
 801f2fc:	681b      	ldr	r3, [r3, #0]
 801f2fe:	4013      	ands	r3, r2
 801f300:	2b00      	cmp	r3, #0
 801f302:	d107      	bne.n	801f314 <UTIL_SEQ_Run+0x1b8>
  {
    if ((local_evtset & EvtWaited)== 0U)
 801f304:	4b0f      	ldr	r3, [pc, #60]	@ (801f344 <UTIL_SEQ_Run+0x1e8>)
 801f306:	681a      	ldr	r2, [r3, #0]
 801f308:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801f30a:	4013      	ands	r3, r2
 801f30c:	2b00      	cmp	r3, #0
 801f30e:	d101      	bne.n	801f314 <UTIL_SEQ_Run+0x1b8>
    {
      UTIL_SEQ_Idle( );
 801f310:	f7e3 f80e 	bl	8002330 <UTIL_SEQ_Idle>
 801f314:	69fb      	ldr	r3, [r7, #28]
 801f316:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801f318:	68fb      	ldr	r3, [r7, #12]
 801f31a:	f383 8810 	msr	PRIMASK, r3
}
 801f31e:	bf00      	nop
    }
  }
  UTIL_SEQ_EXIT_CRITICAL_SECTION_IDLE( );

  UTIL_SEQ_PostIdle( );
 801f320:	f000 f86c 	bl	801f3fc <UTIL_SEQ_PostIdle>

  /* restore the mask from UTIL_SEQ_Run() */
  SuperMask = super_mask_backup;
 801f324:	4a03      	ldr	r2, [pc, #12]	@ (801f334 <UTIL_SEQ_Run+0x1d8>)
 801f326:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801f328:	6013      	str	r3, [r2, #0]

  return;
 801f32a:	bf00      	nop
}
 801f32c:	3740      	adds	r7, #64	@ 0x40
 801f32e:	46bd      	mov	sp, r7
 801f330:	bd80      	pop	{r7, pc}
 801f332:	bf00      	nop
 801f334:	20000158 	.word	0x20000158
 801f338:	20002158 	.word	0x20002158
 801f33c:	2000215c 	.word	0x2000215c
 801f340:	20000154 	.word	0x20000154
 801f344:	20002160 	.word	0x20002160
 801f348:	20002178 	.word	0x20002178
 801f34c:	20002164 	.word	0x20002164
 801f350:	20002168 	.word	0x20002168

0801f354 <UTIL_SEQ_RegTask>:

void UTIL_SEQ_RegTask(UTIL_SEQ_bm_t TaskId_bm, uint32_t Flags, void (*Task)( void ))
{
 801f354:	b580      	push	{r7, lr}
 801f356:	b088      	sub	sp, #32
 801f358:	af00      	add	r7, sp, #0
 801f35a:	60f8      	str	r0, [r7, #12]
 801f35c:	60b9      	str	r1, [r7, #8]
 801f35e:	607a      	str	r2, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801f360:	f3ef 8310 	mrs	r3, PRIMASK
 801f364:	617b      	str	r3, [r7, #20]
  return(result);
 801f366:	697b      	ldr	r3, [r7, #20]
  (void)Flags;
  UTIL_SEQ_ENTER_CRITICAL_SECTION();
 801f368:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("cpsid i" : : : "memory");
 801f36a:	b672      	cpsid	i
}
 801f36c:	bf00      	nop

  TaskCb[SEQ_BitPosition(TaskId_bm)] = Task;
 801f36e:	68f8      	ldr	r0, [r7, #12]
 801f370:	f000 f84a 	bl	801f408 <SEQ_BitPosition>
 801f374:	4603      	mov	r3, r0
 801f376:	4619      	mov	r1, r3
 801f378:	4a06      	ldr	r2, [pc, #24]	@ (801f394 <UTIL_SEQ_RegTask+0x40>)
 801f37a:	687b      	ldr	r3, [r7, #4]
 801f37c:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 801f380:	69fb      	ldr	r3, [r7, #28]
 801f382:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801f384:	69bb      	ldr	r3, [r7, #24]
 801f386:	f383 8810 	msr	PRIMASK, r3
}
 801f38a:	bf00      	nop

  UTIL_SEQ_EXIT_CRITICAL_SECTION();

  return;
 801f38c:	bf00      	nop
}
 801f38e:	3720      	adds	r7, #32
 801f390:	46bd      	mov	sp, r7
 801f392:	bd80      	pop	{r7, pc}
 801f394:	20002168 	.word	0x20002168

0801f398 <UTIL_SEQ_SetTask>:

void UTIL_SEQ_SetTask( UTIL_SEQ_bm_t TaskId_bm , uint32_t Task_Prio )
{
 801f398:	b480      	push	{r7}
 801f39a:	b087      	sub	sp, #28
 801f39c:	af00      	add	r7, sp, #0
 801f39e:	6078      	str	r0, [r7, #4]
 801f3a0:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801f3a2:	f3ef 8310 	mrs	r3, PRIMASK
 801f3a6:	60fb      	str	r3, [r7, #12]
  return(result);
 801f3a8:	68fb      	ldr	r3, [r7, #12]
  UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 801f3aa:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 801f3ac:	b672      	cpsid	i
}
 801f3ae:	bf00      	nop

  TaskSet |= TaskId_bm;
 801f3b0:	4b0d      	ldr	r3, [pc, #52]	@ (801f3e8 <UTIL_SEQ_SetTask+0x50>)
 801f3b2:	681a      	ldr	r2, [r3, #0]
 801f3b4:	687b      	ldr	r3, [r7, #4]
 801f3b6:	4313      	orrs	r3, r2
 801f3b8:	4a0b      	ldr	r2, [pc, #44]	@ (801f3e8 <UTIL_SEQ_SetTask+0x50>)
 801f3ba:	6013      	str	r3, [r2, #0]
  TaskPrio[Task_Prio].priority |= TaskId_bm;
 801f3bc:	4a0b      	ldr	r2, [pc, #44]	@ (801f3ec <UTIL_SEQ_SetTask+0x54>)
 801f3be:	683b      	ldr	r3, [r7, #0]
 801f3c0:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 801f3c4:	687b      	ldr	r3, [r7, #4]
 801f3c6:	431a      	orrs	r2, r3
 801f3c8:	4908      	ldr	r1, [pc, #32]	@ (801f3ec <UTIL_SEQ_SetTask+0x54>)
 801f3ca:	683b      	ldr	r3, [r7, #0]
 801f3cc:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
 801f3d0:	697b      	ldr	r3, [r7, #20]
 801f3d2:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801f3d4:	693b      	ldr	r3, [r7, #16]
 801f3d6:	f383 8810 	msr	PRIMASK, r3
}
 801f3da:	bf00      	nop

  UTIL_SEQ_EXIT_CRITICAL_SECTION( );

  return;
 801f3dc:	bf00      	nop
}
 801f3de:	371c      	adds	r7, #28
 801f3e0:	46bd      	mov	sp, r7
 801f3e2:	bc80      	pop	{r7}
 801f3e4:	4770      	bx	lr
 801f3e6:	bf00      	nop
 801f3e8:	20002158 	.word	0x20002158
 801f3ec:	20002178 	.word	0x20002178

0801f3f0 <UTIL_SEQ_PreIdle>:
{
  return;
}

__WEAK void UTIL_SEQ_PreIdle( void )
{
 801f3f0:	b480      	push	{r7}
 801f3f2:	af00      	add	r7, sp, #0
  /*
   * Unless specified by the application, there is nothing to be done
   */
  return;
 801f3f4:	bf00      	nop
}
 801f3f6:	46bd      	mov	sp, r7
 801f3f8:	bc80      	pop	{r7}
 801f3fa:	4770      	bx	lr

0801f3fc <UTIL_SEQ_PostIdle>:

__WEAK void UTIL_SEQ_PostIdle( void )
{
 801f3fc:	b480      	push	{r7}
 801f3fe:	af00      	add	r7, sp, #0
  /*
   * Unless specified by the application, there is nothing to be done
   */
  return;
 801f400:	bf00      	nop
}
 801f402:	46bd      	mov	sp, r7
 801f404:	bc80      	pop	{r7}
 801f406:	4770      	bx	lr

0801f408 <SEQ_BitPosition>:
 * @brief return the position of the first bit set to 1
 * @param Value 32 bit value
 * @retval bit position
 */
uint8_t SEQ_BitPosition(uint32_t Value)
{
 801f408:	b480      	push	{r7}
 801f40a:	b085      	sub	sp, #20
 801f40c:	af00      	add	r7, sp, #0
 801f40e:	6078      	str	r0, [r7, #4]
uint8_t n = 0U;
 801f410:	2300      	movs	r3, #0
 801f412:	73fb      	strb	r3, [r7, #15]
uint32_t lvalue = Value;
 801f414:	687b      	ldr	r3, [r7, #4]
 801f416:	60bb      	str	r3, [r7, #8]

  if ((lvalue & 0xFFFF0000U) == 0U)  { n  = 16U; lvalue <<= 16U;  }
 801f418:	68bb      	ldr	r3, [r7, #8]
 801f41a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 801f41e:	d204      	bcs.n	801f42a <SEQ_BitPosition+0x22>
 801f420:	2310      	movs	r3, #16
 801f422:	73fb      	strb	r3, [r7, #15]
 801f424:	68bb      	ldr	r3, [r7, #8]
 801f426:	041b      	lsls	r3, r3, #16
 801f428:	60bb      	str	r3, [r7, #8]
  if ((lvalue & 0xFF000000U) == 0U)  { n +=  8U; lvalue <<=  8U;  }
 801f42a:	68bb      	ldr	r3, [r7, #8]
 801f42c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 801f430:	d205      	bcs.n	801f43e <SEQ_BitPosition+0x36>
 801f432:	7bfb      	ldrb	r3, [r7, #15]
 801f434:	3308      	adds	r3, #8
 801f436:	73fb      	strb	r3, [r7, #15]
 801f438:	68bb      	ldr	r3, [r7, #8]
 801f43a:	021b      	lsls	r3, r3, #8
 801f43c:	60bb      	str	r3, [r7, #8]
  if ((lvalue & 0xF0000000U) == 0U)  { n +=  4U; lvalue <<=  4U;  }
 801f43e:	68bb      	ldr	r3, [r7, #8]
 801f440:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 801f444:	d205      	bcs.n	801f452 <SEQ_BitPosition+0x4a>
 801f446:	7bfb      	ldrb	r3, [r7, #15]
 801f448:	3304      	adds	r3, #4
 801f44a:	73fb      	strb	r3, [r7, #15]
 801f44c:	68bb      	ldr	r3, [r7, #8]
 801f44e:	011b      	lsls	r3, r3, #4
 801f450:	60bb      	str	r3, [r7, #8]

  n += SEQ_clz_table_4bit[lvalue >> (32-4)];
 801f452:	68bb      	ldr	r3, [r7, #8]
 801f454:	0f1b      	lsrs	r3, r3, #28
 801f456:	4a07      	ldr	r2, [pc, #28]	@ (801f474 <SEQ_BitPosition+0x6c>)
 801f458:	5cd2      	ldrb	r2, [r2, r3]
 801f45a:	7bfb      	ldrb	r3, [r7, #15]
 801f45c:	4413      	add	r3, r2
 801f45e:	73fb      	strb	r3, [r7, #15]

  return (uint8_t)(31U-n);
 801f460:	7bfb      	ldrb	r3, [r7, #15]
 801f462:	f1c3 031f 	rsb	r3, r3, #31
 801f466:	b2db      	uxtb	r3, r3
}
 801f468:	4618      	mov	r0, r3
 801f46a:	3714      	adds	r7, #20
 801f46c:	46bd      	mov	sp, r7
 801f46e:	bc80      	pop	{r7}
 801f470:	4770      	bx	lr
 801f472:	bf00      	nop
 801f474:	0802403c 	.word	0x0802403c

0801f478 <UTIL_TIMER_Init>:
  * @addtogroup TIMER_SERVER_exported_function
  *  @{
  */

UTIL_TIMER_Status_t UTIL_TIMER_Init(void)
{
 801f478:	b580      	push	{r7, lr}
 801f47a:	af00      	add	r7, sp, #0
  UTIL_TIMER_INIT_CRITICAL_SECTION();
  TimerListHead = NULL;
 801f47c:	4b04      	ldr	r3, [pc, #16]	@ (801f490 <UTIL_TIMER_Init+0x18>)
 801f47e:	2200      	movs	r2, #0
 801f480:	601a      	str	r2, [r3, #0]
  return UTIL_TimerDriver.InitTimer();
 801f482:	4b04      	ldr	r3, [pc, #16]	@ (801f494 <UTIL_TIMER_Init+0x1c>)
 801f484:	681b      	ldr	r3, [r3, #0]
 801f486:	4798      	blx	r3
 801f488:	4603      	mov	r3, r0
}
 801f48a:	4618      	mov	r0, r3
 801f48c:	bd80      	pop	{r7, pc}
 801f48e:	bf00      	nop
 801f490:	20002180 	.word	0x20002180
 801f494:	08023978 	.word	0x08023978

0801f498 <UTIL_TIMER_Create>:
{
  return UTIL_TimerDriver.DeInitTimer();
}

UTIL_TIMER_Status_t UTIL_TIMER_Create( UTIL_TIMER_Object_t *TimerObject, uint32_t PeriodValue, UTIL_TIMER_Mode_t Mode, void ( *Callback )( void *), void *Argument)
{
 801f498:	b580      	push	{r7, lr}
 801f49a:	b084      	sub	sp, #16
 801f49c:	af00      	add	r7, sp, #0
 801f49e:	60f8      	str	r0, [r7, #12]
 801f4a0:	60b9      	str	r1, [r7, #8]
 801f4a2:	603b      	str	r3, [r7, #0]
 801f4a4:	4613      	mov	r3, r2
 801f4a6:	71fb      	strb	r3, [r7, #7]
  if((TimerObject != NULL) && (Callback != NULL))
 801f4a8:	68fb      	ldr	r3, [r7, #12]
 801f4aa:	2b00      	cmp	r3, #0
 801f4ac:	d023      	beq.n	801f4f6 <UTIL_TIMER_Create+0x5e>
 801f4ae:	683b      	ldr	r3, [r7, #0]
 801f4b0:	2b00      	cmp	r3, #0
 801f4b2:	d020      	beq.n	801f4f6 <UTIL_TIMER_Create+0x5e>
  {
    TimerObject->Timestamp = 0U;
 801f4b4:	68fb      	ldr	r3, [r7, #12]
 801f4b6:	2200      	movs	r2, #0
 801f4b8:	601a      	str	r2, [r3, #0]
    TimerObject->ReloadValue = UTIL_TimerDriver.ms2Tick(PeriodValue);
 801f4ba:	4b11      	ldr	r3, [pc, #68]	@ (801f500 <UTIL_TIMER_Create+0x68>)
 801f4bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801f4be:	68b8      	ldr	r0, [r7, #8]
 801f4c0:	4798      	blx	r3
 801f4c2:	4602      	mov	r2, r0
 801f4c4:	68fb      	ldr	r3, [r7, #12]
 801f4c6:	605a      	str	r2, [r3, #4]
    TimerObject->IsPending = 0U;
 801f4c8:	68fb      	ldr	r3, [r7, #12]
 801f4ca:	2200      	movs	r2, #0
 801f4cc:	721a      	strb	r2, [r3, #8]
    TimerObject->IsRunning = 0U;
 801f4ce:	68fb      	ldr	r3, [r7, #12]
 801f4d0:	2200      	movs	r2, #0
 801f4d2:	725a      	strb	r2, [r3, #9]
    TimerObject->IsReloadStopped = 0U;
 801f4d4:	68fb      	ldr	r3, [r7, #12]
 801f4d6:	2200      	movs	r2, #0
 801f4d8:	729a      	strb	r2, [r3, #10]
    TimerObject->Callback = Callback;
 801f4da:	68fb      	ldr	r3, [r7, #12]
 801f4dc:	683a      	ldr	r2, [r7, #0]
 801f4de:	60da      	str	r2, [r3, #12]
    TimerObject->argument = Argument;
 801f4e0:	68fb      	ldr	r3, [r7, #12]
 801f4e2:	69ba      	ldr	r2, [r7, #24]
 801f4e4:	611a      	str	r2, [r3, #16]
    TimerObject->Mode = Mode;
 801f4e6:	68fb      	ldr	r3, [r7, #12]
 801f4e8:	79fa      	ldrb	r2, [r7, #7]
 801f4ea:	72da      	strb	r2, [r3, #11]
    TimerObject->Next = NULL;
 801f4ec:	68fb      	ldr	r3, [r7, #12]
 801f4ee:	2200      	movs	r2, #0
 801f4f0:	615a      	str	r2, [r3, #20]
    return UTIL_TIMER_OK;
 801f4f2:	2300      	movs	r3, #0
 801f4f4:	e000      	b.n	801f4f8 <UTIL_TIMER_Create+0x60>
  }
  else
  {
    return UTIL_TIMER_INVALID_PARAM;
 801f4f6:	2301      	movs	r3, #1
  }
}
 801f4f8:	4618      	mov	r0, r3
 801f4fa:	3710      	adds	r7, #16
 801f4fc:	46bd      	mov	sp, r7
 801f4fe:	bd80      	pop	{r7, pc}
 801f500:	08023978 	.word	0x08023978

0801f504 <UTIL_TIMER_Start>:

UTIL_TIMER_Status_t UTIL_TIMER_Start( UTIL_TIMER_Object_t *TimerObject)
{
 801f504:	b580      	push	{r7, lr}
 801f506:	b08a      	sub	sp, #40	@ 0x28
 801f508:	af00      	add	r7, sp, #0
 801f50a:	6078      	str	r0, [r7, #4]
  UTIL_TIMER_Status_t  ret = UTIL_TIMER_OK;
 801f50c:	2300      	movs	r3, #0
 801f50e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t elapsedTime;
  uint32_t minValue;
  uint32_t ticks;
    
  if(( TimerObject != NULL ) && ( TimerExists( TimerObject ) == false ) && (TimerObject->IsRunning == 0U))
 801f512:	687b      	ldr	r3, [r7, #4]
 801f514:	2b00      	cmp	r3, #0
 801f516:	d056      	beq.n	801f5c6 <UTIL_TIMER_Start+0xc2>
 801f518:	6878      	ldr	r0, [r7, #4]
 801f51a:	f000 f9a9 	bl	801f870 <TimerExists>
 801f51e:	4603      	mov	r3, r0
 801f520:	f083 0301 	eor.w	r3, r3, #1
 801f524:	b2db      	uxtb	r3, r3
 801f526:	2b00      	cmp	r3, #0
 801f528:	d04d      	beq.n	801f5c6 <UTIL_TIMER_Start+0xc2>
 801f52a:	687b      	ldr	r3, [r7, #4]
 801f52c:	7a5b      	ldrb	r3, [r3, #9]
 801f52e:	2b00      	cmp	r3, #0
 801f530:	d149      	bne.n	801f5c6 <UTIL_TIMER_Start+0xc2>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801f532:	f3ef 8310 	mrs	r3, PRIMASK
 801f536:	613b      	str	r3, [r7, #16]
  return(result);
 801f538:	693b      	ldr	r3, [r7, #16]
  {
    UTIL_TIMER_ENTER_CRITICAL_SECTION();
 801f53a:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("cpsid i" : : : "memory");
 801f53c:	b672      	cpsid	i
}
 801f53e:	bf00      	nop
    ticks = TimerObject->ReloadValue;
 801f540:	687b      	ldr	r3, [r7, #4]
 801f542:	685b      	ldr	r3, [r3, #4]
 801f544:	623b      	str	r3, [r7, #32]
    minValue = UTIL_TimerDriver.GetMinimumTimeout( );
 801f546:	4b24      	ldr	r3, [pc, #144]	@ (801f5d8 <UTIL_TIMER_Start+0xd4>)
 801f548:	6a1b      	ldr	r3, [r3, #32]
 801f54a:	4798      	blx	r3
 801f54c:	61b8      	str	r0, [r7, #24]
    
    if( ticks < minValue )
 801f54e:	6a3a      	ldr	r2, [r7, #32]
 801f550:	69bb      	ldr	r3, [r7, #24]
 801f552:	429a      	cmp	r2, r3
 801f554:	d201      	bcs.n	801f55a <UTIL_TIMER_Start+0x56>
    {
      ticks = minValue;
 801f556:	69bb      	ldr	r3, [r7, #24]
 801f558:	623b      	str	r3, [r7, #32]
    }
    
    TimerObject->Timestamp = ticks;
 801f55a:	687b      	ldr	r3, [r7, #4]
 801f55c:	6a3a      	ldr	r2, [r7, #32]
 801f55e:	601a      	str	r2, [r3, #0]
    TimerObject->IsPending = 0U;
 801f560:	687b      	ldr	r3, [r7, #4]
 801f562:	2200      	movs	r2, #0
 801f564:	721a      	strb	r2, [r3, #8]
    TimerObject->IsRunning = 1U;
 801f566:	687b      	ldr	r3, [r7, #4]
 801f568:	2201      	movs	r2, #1
 801f56a:	725a      	strb	r2, [r3, #9]
    TimerObject->IsReloadStopped = 0U;
 801f56c:	687b      	ldr	r3, [r7, #4]
 801f56e:	2200      	movs	r2, #0
 801f570:	729a      	strb	r2, [r3, #10]
    if( TimerListHead == NULL )
 801f572:	4b1a      	ldr	r3, [pc, #104]	@ (801f5dc <UTIL_TIMER_Start+0xd8>)
 801f574:	681b      	ldr	r3, [r3, #0]
 801f576:	2b00      	cmp	r3, #0
 801f578:	d106      	bne.n	801f588 <UTIL_TIMER_Start+0x84>
    {
      UTIL_TimerDriver.SetTimerContext();
 801f57a:	4b17      	ldr	r3, [pc, #92]	@ (801f5d8 <UTIL_TIMER_Start+0xd4>)
 801f57c:	691b      	ldr	r3, [r3, #16]
 801f57e:	4798      	blx	r3
      TimerInsertNewHeadTimer( TimerObject ); /* insert a timeout at now+obj->Timestamp */
 801f580:	6878      	ldr	r0, [r7, #4]
 801f582:	f000 f9eb 	bl	801f95c <TimerInsertNewHeadTimer>
 801f586:	e017      	b.n	801f5b8 <UTIL_TIMER_Start+0xb4>
    }
    else 
    {
      elapsedTime = UTIL_TimerDriver.GetTimerElapsedTime( );
 801f588:	4b13      	ldr	r3, [pc, #76]	@ (801f5d8 <UTIL_TIMER_Start+0xd4>)
 801f58a:	699b      	ldr	r3, [r3, #24]
 801f58c:	4798      	blx	r3
 801f58e:	6178      	str	r0, [r7, #20]
      TimerObject->Timestamp += elapsedTime;
 801f590:	687b      	ldr	r3, [r7, #4]
 801f592:	681a      	ldr	r2, [r3, #0]
 801f594:	697b      	ldr	r3, [r7, #20]
 801f596:	441a      	add	r2, r3
 801f598:	687b      	ldr	r3, [r7, #4]
 801f59a:	601a      	str	r2, [r3, #0]
      
      if( TimerObject->Timestamp < TimerListHead->Timestamp )
 801f59c:	687b      	ldr	r3, [r7, #4]
 801f59e:	681a      	ldr	r2, [r3, #0]
 801f5a0:	4b0e      	ldr	r3, [pc, #56]	@ (801f5dc <UTIL_TIMER_Start+0xd8>)
 801f5a2:	681b      	ldr	r3, [r3, #0]
 801f5a4:	681b      	ldr	r3, [r3, #0]
 801f5a6:	429a      	cmp	r2, r3
 801f5a8:	d203      	bcs.n	801f5b2 <UTIL_TIMER_Start+0xae>
      {
        TimerInsertNewHeadTimer( TimerObject);
 801f5aa:	6878      	ldr	r0, [r7, #4]
 801f5ac:	f000 f9d6 	bl	801f95c <TimerInsertNewHeadTimer>
 801f5b0:	e002      	b.n	801f5b8 <UTIL_TIMER_Start+0xb4>
      }
      else
      {
        TimerInsertTimer( TimerObject);
 801f5b2:	6878      	ldr	r0, [r7, #4]
 801f5b4:	f000 f9a2 	bl	801f8fc <TimerInsertTimer>
 801f5b8:	69fb      	ldr	r3, [r7, #28]
 801f5ba:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801f5bc:	68fb      	ldr	r3, [r7, #12]
 801f5be:	f383 8810 	msr	PRIMASK, r3
}
 801f5c2:	bf00      	nop
  {
 801f5c4:	e002      	b.n	801f5cc <UTIL_TIMER_Start+0xc8>
    }
    UTIL_TIMER_EXIT_CRITICAL_SECTION();
  }
  else
  {
    ret =  UTIL_TIMER_INVALID_PARAM;
 801f5c6:	2301      	movs	r3, #1
 801f5c8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }
  return ret;
 801f5cc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 801f5d0:	4618      	mov	r0, r3
 801f5d2:	3728      	adds	r7, #40	@ 0x28
 801f5d4:	46bd      	mov	sp, r7
 801f5d6:	bd80      	pop	{r7, pc}
 801f5d8:	08023978 	.word	0x08023978
 801f5dc:	20002180 	.word	0x20002180

0801f5e0 <UTIL_TIMER_Stop>:
  }
  return ret;
}

UTIL_TIMER_Status_t UTIL_TIMER_Stop( UTIL_TIMER_Object_t *TimerObject )
{
 801f5e0:	b580      	push	{r7, lr}
 801f5e2:	b088      	sub	sp, #32
 801f5e4:	af00      	add	r7, sp, #0
 801f5e6:	6078      	str	r0, [r7, #4]
  UTIL_TIMER_Status_t  ret = UTIL_TIMER_OK;
 801f5e8:	2300      	movs	r3, #0
 801f5ea:	77fb      	strb	r3, [r7, #31]

  if (NULL != TimerObject)
 801f5ec:	687b      	ldr	r3, [r7, #4]
 801f5ee:	2b00      	cmp	r3, #0
 801f5f0:	d05b      	beq.n	801f6aa <UTIL_TIMER_Stop+0xca>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801f5f2:	f3ef 8310 	mrs	r3, PRIMASK
 801f5f6:	60fb      	str	r3, [r7, #12]
  return(result);
 801f5f8:	68fb      	ldr	r3, [r7, #12]
  {
    UTIL_TIMER_ENTER_CRITICAL_SECTION();
 801f5fa:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 801f5fc:	b672      	cpsid	i
}
 801f5fe:	bf00      	nop
    UTIL_TIMER_Object_t* prev = TimerListHead;
 801f600:	4b2d      	ldr	r3, [pc, #180]	@ (801f6b8 <UTIL_TIMER_Stop+0xd8>)
 801f602:	681b      	ldr	r3, [r3, #0]
 801f604:	61bb      	str	r3, [r7, #24]
    UTIL_TIMER_Object_t* cur = TimerListHead;
 801f606:	4b2c      	ldr	r3, [pc, #176]	@ (801f6b8 <UTIL_TIMER_Stop+0xd8>)
 801f608:	681b      	ldr	r3, [r3, #0]
 801f60a:	617b      	str	r3, [r7, #20]
    TimerObject->IsReloadStopped = 1U;
 801f60c:	687b      	ldr	r3, [r7, #4]
 801f60e:	2201      	movs	r2, #1
 801f610:	729a      	strb	r2, [r3, #10]
    
    /* List is empty or the Obj to stop does not exist  */
    if(NULL != TimerListHead)
 801f612:	4b29      	ldr	r3, [pc, #164]	@ (801f6b8 <UTIL_TIMER_Stop+0xd8>)
 801f614:	681b      	ldr	r3, [r3, #0]
 801f616:	2b00      	cmp	r3, #0
 801f618:	d041      	beq.n	801f69e <UTIL_TIMER_Stop+0xbe>
    {
      TimerObject->IsRunning = 0U;
 801f61a:	687b      	ldr	r3, [r7, #4]
 801f61c:	2200      	movs	r2, #0
 801f61e:	725a      	strb	r2, [r3, #9]
      
      if( TimerListHead == TimerObject ) /* Stop the Head */
 801f620:	4b25      	ldr	r3, [pc, #148]	@ (801f6b8 <UTIL_TIMER_Stop+0xd8>)
 801f622:	681b      	ldr	r3, [r3, #0]
 801f624:	687a      	ldr	r2, [r7, #4]
 801f626:	429a      	cmp	r2, r3
 801f628:	d134      	bne.n	801f694 <UTIL_TIMER_Stop+0xb4>
      {
          TimerListHead->IsPending = 0;
 801f62a:	4b23      	ldr	r3, [pc, #140]	@ (801f6b8 <UTIL_TIMER_Stop+0xd8>)
 801f62c:	681b      	ldr	r3, [r3, #0]
 801f62e:	2200      	movs	r2, #0
 801f630:	721a      	strb	r2, [r3, #8]
          if( TimerListHead->Next != NULL )
 801f632:	4b21      	ldr	r3, [pc, #132]	@ (801f6b8 <UTIL_TIMER_Stop+0xd8>)
 801f634:	681b      	ldr	r3, [r3, #0]
 801f636:	695b      	ldr	r3, [r3, #20]
 801f638:	2b00      	cmp	r3, #0
 801f63a:	d00a      	beq.n	801f652 <UTIL_TIMER_Stop+0x72>
          {
            TimerListHead = TimerListHead->Next;
 801f63c:	4b1e      	ldr	r3, [pc, #120]	@ (801f6b8 <UTIL_TIMER_Stop+0xd8>)
 801f63e:	681b      	ldr	r3, [r3, #0]
 801f640:	695b      	ldr	r3, [r3, #20]
 801f642:	4a1d      	ldr	r2, [pc, #116]	@ (801f6b8 <UTIL_TIMER_Stop+0xd8>)
 801f644:	6013      	str	r3, [r2, #0]
            TimerSetTimeout( TimerListHead );
 801f646:	4b1c      	ldr	r3, [pc, #112]	@ (801f6b8 <UTIL_TIMER_Stop+0xd8>)
 801f648:	681b      	ldr	r3, [r3, #0]
 801f64a:	4618      	mov	r0, r3
 801f64c:	f000 f92c 	bl	801f8a8 <TimerSetTimeout>
 801f650:	e023      	b.n	801f69a <UTIL_TIMER_Stop+0xba>
          }
          else
          {
            UTIL_TimerDriver.StopTimerEvt( );
 801f652:	4b1a      	ldr	r3, [pc, #104]	@ (801f6bc <UTIL_TIMER_Stop+0xdc>)
 801f654:	68db      	ldr	r3, [r3, #12]
 801f656:	4798      	blx	r3
            TimerListHead = NULL;
 801f658:	4b17      	ldr	r3, [pc, #92]	@ (801f6b8 <UTIL_TIMER_Stop+0xd8>)
 801f65a:	2200      	movs	r2, #0
 801f65c:	601a      	str	r2, [r3, #0]
 801f65e:	e01c      	b.n	801f69a <UTIL_TIMER_Stop+0xba>
      }
      else /* Stop an object within the list */
      {      
        while( cur != NULL )
        {
          if( cur == TimerObject )
 801f660:	697a      	ldr	r2, [r7, #20]
 801f662:	687b      	ldr	r3, [r7, #4]
 801f664:	429a      	cmp	r2, r3
 801f666:	d110      	bne.n	801f68a <UTIL_TIMER_Stop+0xaa>
          {
            if( cur->Next != NULL )
 801f668:	697b      	ldr	r3, [r7, #20]
 801f66a:	695b      	ldr	r3, [r3, #20]
 801f66c:	2b00      	cmp	r3, #0
 801f66e:	d006      	beq.n	801f67e <UTIL_TIMER_Stop+0x9e>
            {
              cur = cur->Next;
 801f670:	697b      	ldr	r3, [r7, #20]
 801f672:	695b      	ldr	r3, [r3, #20]
 801f674:	617b      	str	r3, [r7, #20]
              prev->Next = cur;
 801f676:	69bb      	ldr	r3, [r7, #24]
 801f678:	697a      	ldr	r2, [r7, #20]
 801f67a:	615a      	str	r2, [r3, #20]
            else
            {
              cur = NULL;
              prev->Next = cur;
            }
            break;
 801f67c:	e00d      	b.n	801f69a <UTIL_TIMER_Stop+0xba>
              cur = NULL;
 801f67e:	2300      	movs	r3, #0
 801f680:	617b      	str	r3, [r7, #20]
              prev->Next = cur;
 801f682:	69bb      	ldr	r3, [r7, #24]
 801f684:	697a      	ldr	r2, [r7, #20]
 801f686:	615a      	str	r2, [r3, #20]
            break;
 801f688:	e007      	b.n	801f69a <UTIL_TIMER_Stop+0xba>
          }
          else
          {
            prev = cur;
 801f68a:	697b      	ldr	r3, [r7, #20]
 801f68c:	61bb      	str	r3, [r7, #24]
            cur = cur->Next;
 801f68e:	697b      	ldr	r3, [r7, #20]
 801f690:	695b      	ldr	r3, [r3, #20]
 801f692:	617b      	str	r3, [r7, #20]
        while( cur != NULL )
 801f694:	697b      	ldr	r3, [r7, #20]
 801f696:	2b00      	cmp	r3, #0
 801f698:	d1e2      	bne.n	801f660 <UTIL_TIMER_Stop+0x80>
          }
        }   
      }
      ret = UTIL_TIMER_OK;
 801f69a:	2300      	movs	r3, #0
 801f69c:	77fb      	strb	r3, [r7, #31]
 801f69e:	693b      	ldr	r3, [r7, #16]
 801f6a0:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801f6a2:	68bb      	ldr	r3, [r7, #8]
 801f6a4:	f383 8810 	msr	PRIMASK, r3
}
 801f6a8:	e001      	b.n	801f6ae <UTIL_TIMER_Stop+0xce>
    }
    UTIL_TIMER_EXIT_CRITICAL_SECTION();
  }
  else
  {
    ret = UTIL_TIMER_INVALID_PARAM;
 801f6aa:	2301      	movs	r3, #1
 801f6ac:	77fb      	strb	r3, [r7, #31]
  }
  return ret;
 801f6ae:	7ffb      	ldrb	r3, [r7, #31]
}
 801f6b0:	4618      	mov	r0, r3
 801f6b2:	3720      	adds	r7, #32
 801f6b4:	46bd      	mov	sp, r7
 801f6b6:	bd80      	pop	{r7, pc}
 801f6b8:	20002180 	.word	0x20002180
 801f6bc:	08023978 	.word	0x08023978

0801f6c0 <UTIL_TIMER_SetPeriod>:

UTIL_TIMER_Status_t UTIL_TIMER_SetPeriod(UTIL_TIMER_Object_t *TimerObject, uint32_t NewPeriodValue)
{
 801f6c0:	b580      	push	{r7, lr}
 801f6c2:	b084      	sub	sp, #16
 801f6c4:	af00      	add	r7, sp, #0
 801f6c6:	6078      	str	r0, [r7, #4]
 801f6c8:	6039      	str	r1, [r7, #0]
  UTIL_TIMER_Status_t  ret = UTIL_TIMER_OK;
 801f6ca:	2300      	movs	r3, #0
 801f6cc:	73fb      	strb	r3, [r7, #15]
  
  if(NULL == TimerObject)
 801f6ce:	687b      	ldr	r3, [r7, #4]
 801f6d0:	2b00      	cmp	r3, #0
 801f6d2:	d102      	bne.n	801f6da <UTIL_TIMER_SetPeriod+0x1a>
  {
	  ret = UTIL_TIMER_INVALID_PARAM;
 801f6d4:	2301      	movs	r3, #1
 801f6d6:	73fb      	strb	r3, [r7, #15]
 801f6d8:	e014      	b.n	801f704 <UTIL_TIMER_SetPeriod+0x44>
  }
  else
  {
    TimerObject->ReloadValue = UTIL_TimerDriver.ms2Tick(NewPeriodValue);
 801f6da:	4b0d      	ldr	r3, [pc, #52]	@ (801f710 <UTIL_TIMER_SetPeriod+0x50>)
 801f6dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801f6de:	6838      	ldr	r0, [r7, #0]
 801f6e0:	4798      	blx	r3
 801f6e2:	4602      	mov	r2, r0
 801f6e4:	687b      	ldr	r3, [r7, #4]
 801f6e6:	605a      	str	r2, [r3, #4]
    if(TimerExists(TimerObject))
 801f6e8:	6878      	ldr	r0, [r7, #4]
 801f6ea:	f000 f8c1 	bl	801f870 <TimerExists>
 801f6ee:	4603      	mov	r3, r0
 801f6f0:	2b00      	cmp	r3, #0
 801f6f2:	d007      	beq.n	801f704 <UTIL_TIMER_SetPeriod+0x44>
    {
      (void)UTIL_TIMER_Stop(TimerObject);
 801f6f4:	6878      	ldr	r0, [r7, #4]
 801f6f6:	f7ff ff73 	bl	801f5e0 <UTIL_TIMER_Stop>
      ret = UTIL_TIMER_Start(TimerObject);
 801f6fa:	6878      	ldr	r0, [r7, #4]
 801f6fc:	f7ff ff02 	bl	801f504 <UTIL_TIMER_Start>
 801f700:	4603      	mov	r3, r0
 801f702:	73fb      	strb	r3, [r7, #15]
    }
  }
  return ret;
 801f704:	7bfb      	ldrb	r3, [r7, #15]
}
 801f706:	4618      	mov	r0, r3
 801f708:	3710      	adds	r7, #16
 801f70a:	46bd      	mov	sp, r7
 801f70c:	bd80      	pop	{r7, pc}
 801f70e:	bf00      	nop
 801f710:	08023978 	.word	0x08023978

0801f714 <UTIL_TIMER_IRQ_Handler>:
	}
	return NextTimer;
}

void UTIL_TIMER_IRQ_Handler( void )
{
 801f714:	b590      	push	{r4, r7, lr}
 801f716:	b089      	sub	sp, #36	@ 0x24
 801f718:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801f71a:	f3ef 8310 	mrs	r3, PRIMASK
 801f71e:	60bb      	str	r3, [r7, #8]
  return(result);
 801f720:	68bb      	ldr	r3, [r7, #8]
  UTIL_TIMER_Object_t* cur;
  uint32_t old, now, DeltaContext;

  UTIL_TIMER_ENTER_CRITICAL_SECTION();
 801f722:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("cpsid i" : : : "memory");
 801f724:	b672      	cpsid	i
}
 801f726:	bf00      	nop

  old  =  UTIL_TimerDriver.GetTimerContext( );
 801f728:	4b38      	ldr	r3, [pc, #224]	@ (801f80c <UTIL_TIMER_IRQ_Handler+0xf8>)
 801f72a:	695b      	ldr	r3, [r3, #20]
 801f72c:	4798      	blx	r3
 801f72e:	6178      	str	r0, [r7, #20]
  now  =  UTIL_TimerDriver.SetTimerContext( );
 801f730:	4b36      	ldr	r3, [pc, #216]	@ (801f80c <UTIL_TIMER_IRQ_Handler+0xf8>)
 801f732:	691b      	ldr	r3, [r3, #16]
 801f734:	4798      	blx	r3
 801f736:	6138      	str	r0, [r7, #16]

  DeltaContext = now  - old; /*intentional wrap around */
 801f738:	693a      	ldr	r2, [r7, #16]
 801f73a:	697b      	ldr	r3, [r7, #20]
 801f73c:	1ad3      	subs	r3, r2, r3
 801f73e:	60fb      	str	r3, [r7, #12]
  
  /* update timeStamp based upon new Time Reference*/
  /* because delta context should never exceed 2^32*/
  if ( TimerListHead != NULL )
 801f740:	4b33      	ldr	r3, [pc, #204]	@ (801f810 <UTIL_TIMER_IRQ_Handler+0xfc>)
 801f742:	681b      	ldr	r3, [r3, #0]
 801f744:	2b00      	cmp	r3, #0
 801f746:	d037      	beq.n	801f7b8 <UTIL_TIMER_IRQ_Handler+0xa4>
  {
    cur = TimerListHead;
 801f748:	4b31      	ldr	r3, [pc, #196]	@ (801f810 <UTIL_TIMER_IRQ_Handler+0xfc>)
 801f74a:	681b      	ldr	r3, [r3, #0]
 801f74c:	61fb      	str	r3, [r7, #28]
	do {
      if (cur->Timestamp > DeltaContext)
 801f74e:	69fb      	ldr	r3, [r7, #28]
 801f750:	681b      	ldr	r3, [r3, #0]
 801f752:	68fa      	ldr	r2, [r7, #12]
 801f754:	429a      	cmp	r2, r3
 801f756:	d206      	bcs.n	801f766 <UTIL_TIMER_IRQ_Handler+0x52>
      {
        cur->Timestamp -= DeltaContext;
 801f758:	69fb      	ldr	r3, [r7, #28]
 801f75a:	681a      	ldr	r2, [r3, #0]
 801f75c:	68fb      	ldr	r3, [r7, #12]
 801f75e:	1ad2      	subs	r2, r2, r3
 801f760:	69fb      	ldr	r3, [r7, #28]
 801f762:	601a      	str	r2, [r3, #0]
 801f764:	e002      	b.n	801f76c <UTIL_TIMER_IRQ_Handler+0x58>
      }
      else
      {
        cur->Timestamp = 0;
 801f766:	69fb      	ldr	r3, [r7, #28]
 801f768:	2200      	movs	r2, #0
 801f76a:	601a      	str	r2, [r3, #0]
      }
      cur = cur->Next;
 801f76c:	69fb      	ldr	r3, [r7, #28]
 801f76e:	695b      	ldr	r3, [r3, #20]
 801f770:	61fb      	str	r3, [r7, #28]
    } while(cur != NULL);
 801f772:	69fb      	ldr	r3, [r7, #28]
 801f774:	2b00      	cmp	r3, #0
 801f776:	d1ea      	bne.n	801f74e <UTIL_TIMER_IRQ_Handler+0x3a>
  }

  /* Execute expired timer and update the list */
  while ((TimerListHead != NULL) && ((TimerListHead->Timestamp == 0U) || (TimerListHead->Timestamp < UTIL_TimerDriver.GetTimerElapsedTime(  ))))
 801f778:	e01e      	b.n	801f7b8 <UTIL_TIMER_IRQ_Handler+0xa4>
  {
      cur = TimerListHead;
 801f77a:	4b25      	ldr	r3, [pc, #148]	@ (801f810 <UTIL_TIMER_IRQ_Handler+0xfc>)
 801f77c:	681b      	ldr	r3, [r3, #0]
 801f77e:	61fb      	str	r3, [r7, #28]
      TimerListHead = TimerListHead->Next;
 801f780:	4b23      	ldr	r3, [pc, #140]	@ (801f810 <UTIL_TIMER_IRQ_Handler+0xfc>)
 801f782:	681b      	ldr	r3, [r3, #0]
 801f784:	695b      	ldr	r3, [r3, #20]
 801f786:	4a22      	ldr	r2, [pc, #136]	@ (801f810 <UTIL_TIMER_IRQ_Handler+0xfc>)
 801f788:	6013      	str	r3, [r2, #0]
      cur->IsPending = 0;
 801f78a:	69fb      	ldr	r3, [r7, #28]
 801f78c:	2200      	movs	r2, #0
 801f78e:	721a      	strb	r2, [r3, #8]
      cur->IsRunning = 0;
 801f790:	69fb      	ldr	r3, [r7, #28]
 801f792:	2200      	movs	r2, #0
 801f794:	725a      	strb	r2, [r3, #9]
      cur->Callback(cur->argument);
 801f796:	69fb      	ldr	r3, [r7, #28]
 801f798:	68db      	ldr	r3, [r3, #12]
 801f79a:	69fa      	ldr	r2, [r7, #28]
 801f79c:	6912      	ldr	r2, [r2, #16]
 801f79e:	4610      	mov	r0, r2
 801f7a0:	4798      	blx	r3
      if(( cur->Mode == UTIL_TIMER_PERIODIC) && (cur->IsReloadStopped == 0U))
 801f7a2:	69fb      	ldr	r3, [r7, #28]
 801f7a4:	7adb      	ldrb	r3, [r3, #11]
 801f7a6:	2b01      	cmp	r3, #1
 801f7a8:	d106      	bne.n	801f7b8 <UTIL_TIMER_IRQ_Handler+0xa4>
 801f7aa:	69fb      	ldr	r3, [r7, #28]
 801f7ac:	7a9b      	ldrb	r3, [r3, #10]
 801f7ae:	2b00      	cmp	r3, #0
 801f7b0:	d102      	bne.n	801f7b8 <UTIL_TIMER_IRQ_Handler+0xa4>
      {
        (void)UTIL_TIMER_Start(cur);
 801f7b2:	69f8      	ldr	r0, [r7, #28]
 801f7b4:	f7ff fea6 	bl	801f504 <UTIL_TIMER_Start>
  while ((TimerListHead != NULL) && ((TimerListHead->Timestamp == 0U) || (TimerListHead->Timestamp < UTIL_TimerDriver.GetTimerElapsedTime(  ))))
 801f7b8:	4b15      	ldr	r3, [pc, #84]	@ (801f810 <UTIL_TIMER_IRQ_Handler+0xfc>)
 801f7ba:	681b      	ldr	r3, [r3, #0]
 801f7bc:	2b00      	cmp	r3, #0
 801f7be:	d00d      	beq.n	801f7dc <UTIL_TIMER_IRQ_Handler+0xc8>
 801f7c0:	4b13      	ldr	r3, [pc, #76]	@ (801f810 <UTIL_TIMER_IRQ_Handler+0xfc>)
 801f7c2:	681b      	ldr	r3, [r3, #0]
 801f7c4:	681b      	ldr	r3, [r3, #0]
 801f7c6:	2b00      	cmp	r3, #0
 801f7c8:	d0d7      	beq.n	801f77a <UTIL_TIMER_IRQ_Handler+0x66>
 801f7ca:	4b11      	ldr	r3, [pc, #68]	@ (801f810 <UTIL_TIMER_IRQ_Handler+0xfc>)
 801f7cc:	681b      	ldr	r3, [r3, #0]
 801f7ce:	681c      	ldr	r4, [r3, #0]
 801f7d0:	4b0e      	ldr	r3, [pc, #56]	@ (801f80c <UTIL_TIMER_IRQ_Handler+0xf8>)
 801f7d2:	699b      	ldr	r3, [r3, #24]
 801f7d4:	4798      	blx	r3
 801f7d6:	4603      	mov	r3, r0
 801f7d8:	429c      	cmp	r4, r3
 801f7da:	d3ce      	bcc.n	801f77a <UTIL_TIMER_IRQ_Handler+0x66>
      }
  }

  /* start the next TimerListHead if it exists and it is not pending*/
  if(( TimerListHead != NULL ) && (TimerListHead->IsPending == 0U))
 801f7dc:	4b0c      	ldr	r3, [pc, #48]	@ (801f810 <UTIL_TIMER_IRQ_Handler+0xfc>)
 801f7de:	681b      	ldr	r3, [r3, #0]
 801f7e0:	2b00      	cmp	r3, #0
 801f7e2:	d009      	beq.n	801f7f8 <UTIL_TIMER_IRQ_Handler+0xe4>
 801f7e4:	4b0a      	ldr	r3, [pc, #40]	@ (801f810 <UTIL_TIMER_IRQ_Handler+0xfc>)
 801f7e6:	681b      	ldr	r3, [r3, #0]
 801f7e8:	7a1b      	ldrb	r3, [r3, #8]
 801f7ea:	2b00      	cmp	r3, #0
 801f7ec:	d104      	bne.n	801f7f8 <UTIL_TIMER_IRQ_Handler+0xe4>
  {
    TimerSetTimeout( TimerListHead );
 801f7ee:	4b08      	ldr	r3, [pc, #32]	@ (801f810 <UTIL_TIMER_IRQ_Handler+0xfc>)
 801f7f0:	681b      	ldr	r3, [r3, #0]
 801f7f2:	4618      	mov	r0, r3
 801f7f4:	f000 f858 	bl	801f8a8 <TimerSetTimeout>
 801f7f8:	69bb      	ldr	r3, [r7, #24]
 801f7fa:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801f7fc:	687b      	ldr	r3, [r7, #4]
 801f7fe:	f383 8810 	msr	PRIMASK, r3
}
 801f802:	bf00      	nop
  }
  UTIL_TIMER_EXIT_CRITICAL_SECTION();
}
 801f804:	bf00      	nop
 801f806:	3724      	adds	r7, #36	@ 0x24
 801f808:	46bd      	mov	sp, r7
 801f80a:	bd90      	pop	{r4, r7, pc}
 801f80c:	08023978 	.word	0x08023978
 801f810:	20002180 	.word	0x20002180

0801f814 <UTIL_TIMER_GetCurrentTime>:

UTIL_TIMER_Time_t UTIL_TIMER_GetCurrentTime(void)
{
 801f814:	b580      	push	{r7, lr}
 801f816:	b082      	sub	sp, #8
 801f818:	af00      	add	r7, sp, #0
  uint32_t now = UTIL_TimerDriver.GetTimerValue( );
 801f81a:	4b06      	ldr	r3, [pc, #24]	@ (801f834 <UTIL_TIMER_GetCurrentTime+0x20>)
 801f81c:	69db      	ldr	r3, [r3, #28]
 801f81e:	4798      	blx	r3
 801f820:	6078      	str	r0, [r7, #4]
  return  UTIL_TimerDriver.Tick2ms(now);
 801f822:	4b04      	ldr	r3, [pc, #16]	@ (801f834 <UTIL_TIMER_GetCurrentTime+0x20>)
 801f824:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801f826:	6878      	ldr	r0, [r7, #4]
 801f828:	4798      	blx	r3
 801f82a:	4603      	mov	r3, r0
}
 801f82c:	4618      	mov	r0, r3
 801f82e:	3708      	adds	r7, #8
 801f830:	46bd      	mov	sp, r7
 801f832:	bd80      	pop	{r7, pc}
 801f834:	08023978 	.word	0x08023978

0801f838 <UTIL_TIMER_GetElapsedTime>:

UTIL_TIMER_Time_t UTIL_TIMER_GetElapsedTime(UTIL_TIMER_Time_t past )
{
 801f838:	b580      	push	{r7, lr}
 801f83a:	b084      	sub	sp, #16
 801f83c:	af00      	add	r7, sp, #0
 801f83e:	6078      	str	r0, [r7, #4]
  uint32_t nowInTicks = UTIL_TimerDriver.GetTimerValue( );
 801f840:	4b0a      	ldr	r3, [pc, #40]	@ (801f86c <UTIL_TIMER_GetElapsedTime+0x34>)
 801f842:	69db      	ldr	r3, [r3, #28]
 801f844:	4798      	blx	r3
 801f846:	60f8      	str	r0, [r7, #12]
  uint32_t pastInTicks = UTIL_TimerDriver.ms2Tick( past );
 801f848:	4b08      	ldr	r3, [pc, #32]	@ (801f86c <UTIL_TIMER_GetElapsedTime+0x34>)
 801f84a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801f84c:	6878      	ldr	r0, [r7, #4]
 801f84e:	4798      	blx	r3
 801f850:	60b8      	str	r0, [r7, #8]
  /* intentional wrap around. Works Ok if tick duation below 1ms */
  return UTIL_TimerDriver.Tick2ms( nowInTicks- pastInTicks );
 801f852:	4b06      	ldr	r3, [pc, #24]	@ (801f86c <UTIL_TIMER_GetElapsedTime+0x34>)
 801f854:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801f856:	68f9      	ldr	r1, [r7, #12]
 801f858:	68ba      	ldr	r2, [r7, #8]
 801f85a:	1a8a      	subs	r2, r1, r2
 801f85c:	4610      	mov	r0, r2
 801f85e:	4798      	blx	r3
 801f860:	4603      	mov	r3, r0
}
 801f862:	4618      	mov	r0, r3
 801f864:	3710      	adds	r7, #16
 801f866:	46bd      	mov	sp, r7
 801f868:	bd80      	pop	{r7, pc}
 801f86a:	bf00      	nop
 801f86c:	08023978 	.word	0x08023978

0801f870 <TimerExists>:
 *
 * @param TimerObject Structure containing the timer object parameters
 * @retval 1 (the object is already in the list) or 0
 */
bool TimerExists( UTIL_TIMER_Object_t *TimerObject )
{
 801f870:	b480      	push	{r7}
 801f872:	b085      	sub	sp, #20
 801f874:	af00      	add	r7, sp, #0
 801f876:	6078      	str	r0, [r7, #4]
  UTIL_TIMER_Object_t* cur = TimerListHead;
 801f878:	4b0a      	ldr	r3, [pc, #40]	@ (801f8a4 <TimerExists+0x34>)
 801f87a:	681b      	ldr	r3, [r3, #0]
 801f87c:	60fb      	str	r3, [r7, #12]

  while( cur != NULL )
 801f87e:	e008      	b.n	801f892 <TimerExists+0x22>
  {
    if( cur == TimerObject )
 801f880:	68fa      	ldr	r2, [r7, #12]
 801f882:	687b      	ldr	r3, [r7, #4]
 801f884:	429a      	cmp	r2, r3
 801f886:	d101      	bne.n	801f88c <TimerExists+0x1c>
    {
      return true;
 801f888:	2301      	movs	r3, #1
 801f88a:	e006      	b.n	801f89a <TimerExists+0x2a>
    }
    cur = cur->Next;
 801f88c:	68fb      	ldr	r3, [r7, #12]
 801f88e:	695b      	ldr	r3, [r3, #20]
 801f890:	60fb      	str	r3, [r7, #12]
  while( cur != NULL )
 801f892:	68fb      	ldr	r3, [r7, #12]
 801f894:	2b00      	cmp	r3, #0
 801f896:	d1f3      	bne.n	801f880 <TimerExists+0x10>
  }
  return false;
 801f898:	2300      	movs	r3, #0
}
 801f89a:	4618      	mov	r0, r3
 801f89c:	3714      	adds	r7, #20
 801f89e:	46bd      	mov	sp, r7
 801f8a0:	bc80      	pop	{r7}
 801f8a2:	4770      	bx	lr
 801f8a4:	20002180 	.word	0x20002180

0801f8a8 <TimerSetTimeout>:
 * @brief Sets a timeout with the duration "timestamp"
 *
 * @param TimerObject Structure containing the timer object parameters
 */
void TimerSetTimeout( UTIL_TIMER_Object_t *TimerObject )
{
 801f8a8:	b590      	push	{r4, r7, lr}
 801f8aa:	b085      	sub	sp, #20
 801f8ac:	af00      	add	r7, sp, #0
 801f8ae:	6078      	str	r0, [r7, #4]
  uint32_t minTicks= UTIL_TimerDriver.GetMinimumTimeout( );
 801f8b0:	4b11      	ldr	r3, [pc, #68]	@ (801f8f8 <TimerSetTimeout+0x50>)
 801f8b2:	6a1b      	ldr	r3, [r3, #32]
 801f8b4:	4798      	blx	r3
 801f8b6:	60f8      	str	r0, [r7, #12]
  TimerObject->IsPending = 1;
 801f8b8:	687b      	ldr	r3, [r7, #4]
 801f8ba:	2201      	movs	r2, #1
 801f8bc:	721a      	strb	r2, [r3, #8]

  /* In case deadline too soon */
  if(TimerObject->Timestamp  < (UTIL_TimerDriver.GetTimerElapsedTime(  ) + minTicks) )
 801f8be:	687b      	ldr	r3, [r7, #4]
 801f8c0:	681c      	ldr	r4, [r3, #0]
 801f8c2:	4b0d      	ldr	r3, [pc, #52]	@ (801f8f8 <TimerSetTimeout+0x50>)
 801f8c4:	699b      	ldr	r3, [r3, #24]
 801f8c6:	4798      	blx	r3
 801f8c8:	4602      	mov	r2, r0
 801f8ca:	68fb      	ldr	r3, [r7, #12]
 801f8cc:	4413      	add	r3, r2
 801f8ce:	429c      	cmp	r4, r3
 801f8d0:	d207      	bcs.n	801f8e2 <TimerSetTimeout+0x3a>
  {
	  TimerObject->Timestamp = UTIL_TimerDriver.GetTimerElapsedTime(  ) + minTicks;
 801f8d2:	4b09      	ldr	r3, [pc, #36]	@ (801f8f8 <TimerSetTimeout+0x50>)
 801f8d4:	699b      	ldr	r3, [r3, #24]
 801f8d6:	4798      	blx	r3
 801f8d8:	4602      	mov	r2, r0
 801f8da:	68fb      	ldr	r3, [r7, #12]
 801f8dc:	441a      	add	r2, r3
 801f8de:	687b      	ldr	r3, [r7, #4]
 801f8e0:	601a      	str	r2, [r3, #0]
  }
  UTIL_TimerDriver.StartTimerEvt( TimerObject->Timestamp );
 801f8e2:	4b05      	ldr	r3, [pc, #20]	@ (801f8f8 <TimerSetTimeout+0x50>)
 801f8e4:	689b      	ldr	r3, [r3, #8]
 801f8e6:	687a      	ldr	r2, [r7, #4]
 801f8e8:	6812      	ldr	r2, [r2, #0]
 801f8ea:	4610      	mov	r0, r2
 801f8ec:	4798      	blx	r3
}
 801f8ee:	bf00      	nop
 801f8f0:	3714      	adds	r7, #20
 801f8f2:	46bd      	mov	sp, r7
 801f8f4:	bd90      	pop	{r4, r7, pc}
 801f8f6:	bf00      	nop
 801f8f8:	08023978 	.word	0x08023978

0801f8fc <TimerInsertTimer>:
 *     next timer to expire.
 *
 * @param TimerObject Structure containing the timer object parameters
 */
void TimerInsertTimer( UTIL_TIMER_Object_t *TimerObject)
{
 801f8fc:	b480      	push	{r7}
 801f8fe:	b085      	sub	sp, #20
 801f900:	af00      	add	r7, sp, #0
 801f902:	6078      	str	r0, [r7, #4]
  UTIL_TIMER_Object_t* cur = TimerListHead;
 801f904:	4b14      	ldr	r3, [pc, #80]	@ (801f958 <TimerInsertTimer+0x5c>)
 801f906:	681b      	ldr	r3, [r3, #0]
 801f908:	60fb      	str	r3, [r7, #12]
  UTIL_TIMER_Object_t* next = TimerListHead->Next;
 801f90a:	4b13      	ldr	r3, [pc, #76]	@ (801f958 <TimerInsertTimer+0x5c>)
 801f90c:	681b      	ldr	r3, [r3, #0]
 801f90e:	695b      	ldr	r3, [r3, #20]
 801f910:	60bb      	str	r3, [r7, #8]

  while (cur->Next != NULL )
 801f912:	e012      	b.n	801f93a <TimerInsertTimer+0x3e>
  {  
    if( TimerObject->Timestamp  > next->Timestamp )
 801f914:	687b      	ldr	r3, [r7, #4]
 801f916:	681a      	ldr	r2, [r3, #0]
 801f918:	68bb      	ldr	r3, [r7, #8]
 801f91a:	681b      	ldr	r3, [r3, #0]
 801f91c:	429a      	cmp	r2, r3
 801f91e:	d905      	bls.n	801f92c <TimerInsertTimer+0x30>
    {
        cur = next;
 801f920:	68bb      	ldr	r3, [r7, #8]
 801f922:	60fb      	str	r3, [r7, #12]
        next = next->Next;
 801f924:	68bb      	ldr	r3, [r7, #8]
 801f926:	695b      	ldr	r3, [r3, #20]
 801f928:	60bb      	str	r3, [r7, #8]
 801f92a:	e006      	b.n	801f93a <TimerInsertTimer+0x3e>
    }
    else
    {
        cur->Next = TimerObject;
 801f92c:	68fb      	ldr	r3, [r7, #12]
 801f92e:	687a      	ldr	r2, [r7, #4]
 801f930:	615a      	str	r2, [r3, #20]
        TimerObject->Next = next;
 801f932:	687b      	ldr	r3, [r7, #4]
 801f934:	68ba      	ldr	r2, [r7, #8]
 801f936:	615a      	str	r2, [r3, #20]
        return;
 801f938:	e009      	b.n	801f94e <TimerInsertTimer+0x52>
  while (cur->Next != NULL )
 801f93a:	68fb      	ldr	r3, [r7, #12]
 801f93c:	695b      	ldr	r3, [r3, #20]
 801f93e:	2b00      	cmp	r3, #0
 801f940:	d1e8      	bne.n	801f914 <TimerInsertTimer+0x18>

    }
  }
  cur->Next = TimerObject;
 801f942:	68fb      	ldr	r3, [r7, #12]
 801f944:	687a      	ldr	r2, [r7, #4]
 801f946:	615a      	str	r2, [r3, #20]
  TimerObject->Next = NULL;
 801f948:	687b      	ldr	r3, [r7, #4]
 801f94a:	2200      	movs	r2, #0
 801f94c:	615a      	str	r2, [r3, #20]
}
 801f94e:	3714      	adds	r7, #20
 801f950:	46bd      	mov	sp, r7
 801f952:	bc80      	pop	{r7}
 801f954:	4770      	bx	lr
 801f956:	bf00      	nop
 801f958:	20002180 	.word	0x20002180

0801f95c <TimerInsertNewHeadTimer>:
 *
 * @remark The list is automatically sorted. The list head always contains the
 *         next timer to expire.
 */
void TimerInsertNewHeadTimer( UTIL_TIMER_Object_t *TimerObject )
{
 801f95c:	b580      	push	{r7, lr}
 801f95e:	b084      	sub	sp, #16
 801f960:	af00      	add	r7, sp, #0
 801f962:	6078      	str	r0, [r7, #4]
  UTIL_TIMER_Object_t* cur = TimerListHead;
 801f964:	4b0b      	ldr	r3, [pc, #44]	@ (801f994 <TimerInsertNewHeadTimer+0x38>)
 801f966:	681b      	ldr	r3, [r3, #0]
 801f968:	60fb      	str	r3, [r7, #12]

  if( cur != NULL )
 801f96a:	68fb      	ldr	r3, [r7, #12]
 801f96c:	2b00      	cmp	r3, #0
 801f96e:	d002      	beq.n	801f976 <TimerInsertNewHeadTimer+0x1a>
  {
    cur->IsPending = 0;
 801f970:	68fb      	ldr	r3, [r7, #12]
 801f972:	2200      	movs	r2, #0
 801f974:	721a      	strb	r2, [r3, #8]
  }

  TimerObject->Next = cur;
 801f976:	687b      	ldr	r3, [r7, #4]
 801f978:	68fa      	ldr	r2, [r7, #12]
 801f97a:	615a      	str	r2, [r3, #20]
  TimerListHead = TimerObject;
 801f97c:	4a05      	ldr	r2, [pc, #20]	@ (801f994 <TimerInsertNewHeadTimer+0x38>)
 801f97e:	687b      	ldr	r3, [r7, #4]
 801f980:	6013      	str	r3, [r2, #0]
  TimerSetTimeout( TimerListHead );
 801f982:	4b04      	ldr	r3, [pc, #16]	@ (801f994 <TimerInsertNewHeadTimer+0x38>)
 801f984:	681b      	ldr	r3, [r3, #0]
 801f986:	4618      	mov	r0, r3
 801f988:	f7ff ff8e 	bl	801f8a8 <TimerSetTimeout>
}
 801f98c:	bf00      	nop
 801f98e:	3710      	adds	r7, #16
 801f990:	46bd      	mov	sp, r7
 801f992:	bd80      	pop	{r7, pc}
 801f994:	20002180 	.word	0x20002180

0801f998 <UTIL_ADV_TRACE_Init>:

/** @addtogroup ADV_TRACE_exported_function
 *  @{
 */
UTIL_ADV_TRACE_Status_t UTIL_ADV_TRACE_Init(void)
{
 801f998:	b580      	push	{r7, lr}
 801f99a:	af00      	add	r7, sp, #0
  /* initialize the Ptr for Read/Write */
  (void)UTIL_ADV_TRACE_MEMSET8(&ADV_TRACE_Ctx, 0x0, sizeof(ADV_TRACE_Context));
 801f99c:	2218      	movs	r2, #24
 801f99e:	2100      	movs	r1, #0
 801f9a0:	4807      	ldr	r0, [pc, #28]	@ (801f9c0 <UTIL_ADV_TRACE_Init+0x28>)
 801f9a2:	f7ff f862 	bl	801ea6a <UTIL_MEM_set_8>
  (void)UTIL_ADV_TRACE_MEMSET8(&ADV_TRACE_Buffer, 0x0, sizeof(ADV_TRACE_Buffer));
 801f9a6:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 801f9aa:	2100      	movs	r1, #0
 801f9ac:	4805      	ldr	r0, [pc, #20]	@ (801f9c4 <UTIL_ADV_TRACE_Init+0x2c>)
 801f9ae:	f7ff f85c 	bl	801ea6a <UTIL_MEM_set_8>
#endif
  /* Allocate Lock resource */
  UTIL_ADV_TRACE_INIT_CRITICAL_SECTION();

  /* Initialize the Low Level interface */
  return UTIL_TraceDriver.Init(TRACE_TxCpltCallback);
 801f9b2:	4b05      	ldr	r3, [pc, #20]	@ (801f9c8 <UTIL_ADV_TRACE_Init+0x30>)
 801f9b4:	681b      	ldr	r3, [r3, #0]
 801f9b6:	4805      	ldr	r0, [pc, #20]	@ (801f9cc <UTIL_ADV_TRACE_Init+0x34>)
 801f9b8:	4798      	blx	r3
 801f9ba:	4603      	mov	r3, r0
}
 801f9bc:	4618      	mov	r0, r3
 801f9be:	bd80      	pop	{r7, pc}
 801f9c0:	20002184 	.word	0x20002184
 801f9c4:	2000219c 	.word	0x2000219c
 801f9c8:	080239b8 	.word	0x080239b8
 801f9cc:	0801fc39 	.word	0x0801fc39

0801f9d0 <UTIL_ADV_TRACE_IsBufferEmpty>:
  /* Un-initialize the Low Level interface */
  return UTIL_TraceDriver.DeInit();
}

uint8_t UTIL_ADV_TRACE_IsBufferEmpty(void)
{
 801f9d0:	b480      	push	{r7}
 801f9d2:	af00      	add	r7, sp, #0
  /* check of the buffer is empty */
  if(ADV_TRACE_Ctx.TraceWrPtr == ADV_TRACE_Ctx.TraceRdPtr)
 801f9d4:	4b06      	ldr	r3, [pc, #24]	@ (801f9f0 <UTIL_ADV_TRACE_IsBufferEmpty+0x20>)
 801f9d6:	8a5a      	ldrh	r2, [r3, #18]
 801f9d8:	4b05      	ldr	r3, [pc, #20]	@ (801f9f0 <UTIL_ADV_TRACE_IsBufferEmpty+0x20>)
 801f9da:	8a1b      	ldrh	r3, [r3, #16]
 801f9dc:	429a      	cmp	r2, r3
 801f9de:	d101      	bne.n	801f9e4 <UTIL_ADV_TRACE_IsBufferEmpty+0x14>
    return 1;
 801f9e0:	2301      	movs	r3, #1
 801f9e2:	e000      	b.n	801f9e6 <UTIL_ADV_TRACE_IsBufferEmpty+0x16>
  return 0;
 801f9e4:	2300      	movs	r3, #0
}
 801f9e6:	4618      	mov	r0, r3
 801f9e8:	46bd      	mov	sp, r7
 801f9ea:	bc80      	pop	{r7}
 801f9ec:	4770      	bx	lr
 801f9ee:	bf00      	nop
 801f9f0:	20002184 	.word	0x20002184

0801f9f4 <UTIL_ADV_TRACE_COND_FSend>:
  return UTIL_TraceDriver.StartRx(UserCallback);
}

#if defined(UTIL_ADV_TRACE_CONDITIONNAL)
UTIL_ADV_TRACE_Status_t UTIL_ADV_TRACE_COND_FSend(uint32_t VerboseLevel, uint32_t Region, uint32_t TimeStampState, const char *strFormat, ...)
{
 801f9f4:	b408      	push	{r3}
 801f9f6:	b580      	push	{r7, lr}
 801f9f8:	b08d      	sub	sp, #52	@ 0x34
 801f9fa:	af00      	add	r7, sp, #0
 801f9fc:	60f8      	str	r0, [r7, #12]
 801f9fe:	60b9      	str	r1, [r7, #8]
 801fa00:	607a      	str	r2, [r7, #4]
  va_list vaArgs;
#if defined(UTIL_ADV_TRACE_UNCHUNK_MODE)
  uint8_t buf[UTIL_ADV_TRACE_TMP_MAX_TIMESTMAP_SIZE];
  uint16_t timestamp_size = 0u;
 801fa02:	2300      	movs	r3, #0
 801fa04:	82fb      	strh	r3, [r7, #22]
  uint16_t writepos;
  uint16_t idx;
#else
  uint8_t buf[UTIL_ADV_TRACE_TMP_BUF_SIZE+UTIL_ADV_TRACE_TMP_MAX_TIMESTMAP_SIZE];
#endif
  uint16_t buff_size = 0u;
 801fa06:	2300      	movs	r3, #0
 801fa08:	85bb      	strh	r3, [r7, #44]	@ 0x2c

  /* check verbose level */
  if(!(ADV_TRACE_Ctx.CurrentVerboseLevel >= VerboseLevel))
 801fa0a:	4b37      	ldr	r3, [pc, #220]	@ (801fae8 <UTIL_ADV_TRACE_COND_FSend+0xf4>)
 801fa0c:	7a1b      	ldrb	r3, [r3, #8]
 801fa0e:	461a      	mov	r2, r3
 801fa10:	68fb      	ldr	r3, [r7, #12]
 801fa12:	4293      	cmp	r3, r2
 801fa14:	d902      	bls.n	801fa1c <UTIL_ADV_TRACE_COND_FSend+0x28>
  {
    return UTIL_ADV_TRACE_GIVEUP;
 801fa16:	f06f 0304 	mvn.w	r3, #4
 801fa1a:	e05e      	b.n	801fada <UTIL_ADV_TRACE_COND_FSend+0xe6>
  }

  if((Region & ADV_TRACE_Ctx.RegionMask) != Region)
 801fa1c:	4b32      	ldr	r3, [pc, #200]	@ (801fae8 <UTIL_ADV_TRACE_COND_FSend+0xf4>)
 801fa1e:	68da      	ldr	r2, [r3, #12]
 801fa20:	68bb      	ldr	r3, [r7, #8]
 801fa22:	4013      	ands	r3, r2
 801fa24:	68ba      	ldr	r2, [r7, #8]
 801fa26:	429a      	cmp	r2, r3
 801fa28:	d002      	beq.n	801fa30 <UTIL_ADV_TRACE_COND_FSend+0x3c>
  {
    return UTIL_ADV_TRACE_REGIONMASKED;
 801fa2a:	f06f 0305 	mvn.w	r3, #5
 801fa2e:	e054      	b.n	801fada <UTIL_ADV_TRACE_COND_FSend+0xe6>
  }

#if defined(UTIL_ADV_TRACE_UNCHUNK_MODE)
  if((ADV_TRACE_Ctx.timestamp_func != NULL) && (TimeStampState != 0u))
 801fa30:	4b2d      	ldr	r3, [pc, #180]	@ (801fae8 <UTIL_ADV_TRACE_COND_FSend+0xf4>)
 801fa32:	685b      	ldr	r3, [r3, #4]
 801fa34:	2b00      	cmp	r3, #0
 801fa36:	d00a      	beq.n	801fa4e <UTIL_ADV_TRACE_COND_FSend+0x5a>
 801fa38:	687b      	ldr	r3, [r7, #4]
 801fa3a:	2b00      	cmp	r3, #0
 801fa3c:	d007      	beq.n	801fa4e <UTIL_ADV_TRACE_COND_FSend+0x5a>
  {
    ADV_TRACE_Ctx.timestamp_func(buf,&timestamp_size);
 801fa3e:	4b2a      	ldr	r3, [pc, #168]	@ (801fae8 <UTIL_ADV_TRACE_COND_FSend+0xf4>)
 801fa40:	685b      	ldr	r3, [r3, #4]
 801fa42:	f107 0116 	add.w	r1, r7, #22
 801fa46:	f107 0218 	add.w	r2, r7, #24
 801fa4a:	4610      	mov	r0, r2
 801fa4c:	4798      	blx	r3
  }

  va_start( vaArgs, strFormat);
 801fa4e:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 801fa52:	62bb      	str	r3, [r7, #40]	@ 0x28
  buff_size =(uint16_t)UTIL_ADV_TRACE_VSNPRINTF((char *)sztmp,UTIL_ADV_TRACE_TMP_BUF_SIZE, strFormat, vaArgs);
 801fa54:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801fa56:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 801fa58:	f44f 7100 	mov.w	r1, #512	@ 0x200
 801fa5c:	4823      	ldr	r0, [pc, #140]	@ (801faec <UTIL_ADV_TRACE_COND_FSend+0xf8>)
 801fa5e:	f7ff fa2b 	bl	801eeb8 <tiny_vsnprintf_like>
 801fa62:	4603      	mov	r3, r0
 801fa64:	85bb      	strh	r3, [r7, #44]	@ 0x2c

  TRACE_Lock();
 801fa66:	f000 f9f1 	bl	801fe4c <TRACE_Lock>

  /* if allocation is ok, write data into the buffer */
  if (TRACE_AllocateBufer((buff_size+timestamp_size),&writepos) != -1)
 801fa6a:	8afa      	ldrh	r2, [r7, #22]
 801fa6c:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 801fa6e:	4413      	add	r3, r2
 801fa70:	b29b      	uxth	r3, r3
 801fa72:	f107 0214 	add.w	r2, r7, #20
 801fa76:	4611      	mov	r1, r2
 801fa78:	4618      	mov	r0, r3
 801fa7a:	f000 f969 	bl	801fd50 <TRACE_AllocateBufer>
 801fa7e:	4603      	mov	r3, r0
 801fa80:	f1b3 3fff 	cmp.w	r3, #4294967295
 801fa84:	d025      	beq.n	801fad2 <UTIL_ADV_TRACE_COND_FSend+0xde>
    }
    UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
#endif

    /* copy the timestamp */
    for (idx = 0u; idx < timestamp_size; idx++)
 801fa86:	2300      	movs	r3, #0
 801fa88:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 801fa8a:	e00e      	b.n	801faaa <UTIL_ADV_TRACE_COND_FSend+0xb6>
    {
      ADV_TRACE_Buffer[writepos] = buf[idx];
 801fa8c:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 801fa8e:	8aba      	ldrh	r2, [r7, #20]
 801fa90:	3330      	adds	r3, #48	@ 0x30
 801fa92:	443b      	add	r3, r7
 801fa94:	f813 1c18 	ldrb.w	r1, [r3, #-24]
 801fa98:	4b15      	ldr	r3, [pc, #84]	@ (801faf0 <UTIL_ADV_TRACE_COND_FSend+0xfc>)
 801fa9a:	5499      	strb	r1, [r3, r2]
      writepos = writepos + 1u;
 801fa9c:	8abb      	ldrh	r3, [r7, #20]
 801fa9e:	3301      	adds	r3, #1
 801faa0:	b29b      	uxth	r3, r3
 801faa2:	82bb      	strh	r3, [r7, #20]
    for (idx = 0u; idx < timestamp_size; idx++)
 801faa4:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 801faa6:	3301      	adds	r3, #1
 801faa8:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 801faaa:	8afb      	ldrh	r3, [r7, #22]
 801faac:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 801faae:	429a      	cmp	r2, r3
 801fab0:	d3ec      	bcc.n	801fa8c <UTIL_ADV_TRACE_COND_FSend+0x98>
    }

    /* copy the data */
    (void)UTIL_ADV_TRACE_VSNPRINTF((char *)(&ADV_TRACE_Buffer[writepos]), UTIL_ADV_TRACE_TMP_BUF_SIZE, strFormat, vaArgs);
 801fab2:	8abb      	ldrh	r3, [r7, #20]
 801fab4:	461a      	mov	r2, r3
 801fab6:	4b0e      	ldr	r3, [pc, #56]	@ (801faf0 <UTIL_ADV_TRACE_COND_FSend+0xfc>)
 801fab8:	18d0      	adds	r0, r2, r3
 801faba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801fabc:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 801fabe:	f44f 7100 	mov.w	r1, #512	@ 0x200
 801fac2:	f7ff f9f9 	bl	801eeb8 <tiny_vsnprintf_like>
    va_end(vaArgs);

    TRACE_UnLock();
 801fac6:	f000 f9df 	bl	801fe88 <TRACE_UnLock>

    return TRACE_Send();
 801faca:	f000 f831 	bl	801fb30 <TRACE_Send>
 801face:	4603      	mov	r3, r0
 801fad0:	e003      	b.n	801fada <UTIL_ADV_TRACE_COND_FSend+0xe6>
  }

  va_end(vaArgs);
  TRACE_UnLock();
 801fad2:	f000 f9d9 	bl	801fe88 <TRACE_UnLock>
    ADV_TRACE_Ctx.OverRunStatus = TRACE_OVERRUN_INDICATION;
  }
  UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
#endif

  return UTIL_ADV_TRACE_MEM_FULL;
 801fad6:	f06f 0302 	mvn.w	r3, #2
  buff_size += (uint16_t) UTIL_ADV_TRACE_VSNPRINTF((char* )(buf + buff_size), UTIL_ADV_TRACE_TMP_BUF_SIZE, strFormat, vaArgs);
  va_end(vaArgs);

  return UTIL_ADV_TRACE_Send(buf, buff_size);
#endif
}
 801fada:	4618      	mov	r0, r3
 801fadc:	3734      	adds	r7, #52	@ 0x34
 801fade:	46bd      	mov	sp, r7
 801fae0:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 801fae4:	b001      	add	sp, #4
 801fae6:	4770      	bx	lr
 801fae8:	20002184 	.word	0x20002184
 801faec:	2000259c 	.word	0x2000259c
 801faf0:	2000219c 	.word	0x2000219c

0801faf4 <UTIL_ADV_TRACE_RegisterTimeStampFunction>:
}
#endif

#if defined(UTIL_ADV_TRACE_CONDITIONNAL)
void UTIL_ADV_TRACE_RegisterTimeStampFunction(cb_timestamp *cb)
{
 801faf4:	b480      	push	{r7}
 801faf6:	b083      	sub	sp, #12
 801faf8:	af00      	add	r7, sp, #0
 801fafa:	6078      	str	r0, [r7, #4]
  ADV_TRACE_Ctx.timestamp_func = *cb;
 801fafc:	4a03      	ldr	r2, [pc, #12]	@ (801fb0c <UTIL_ADV_TRACE_RegisterTimeStampFunction+0x18>)
 801fafe:	687b      	ldr	r3, [r7, #4]
 801fb00:	6053      	str	r3, [r2, #4]
}
 801fb02:	bf00      	nop
 801fb04:	370c      	adds	r7, #12
 801fb06:	46bd      	mov	sp, r7
 801fb08:	bc80      	pop	{r7}
 801fb0a:	4770      	bx	lr
 801fb0c:	20002184 	.word	0x20002184

0801fb10 <UTIL_ADV_TRACE_SetVerboseLevel>:

void UTIL_ADV_TRACE_SetVerboseLevel(uint8_t Level)
{
 801fb10:	b480      	push	{r7}
 801fb12:	b083      	sub	sp, #12
 801fb14:	af00      	add	r7, sp, #0
 801fb16:	4603      	mov	r3, r0
 801fb18:	71fb      	strb	r3, [r7, #7]
  ADV_TRACE_Ctx.CurrentVerboseLevel = Level;
 801fb1a:	4a04      	ldr	r2, [pc, #16]	@ (801fb2c <UTIL_ADV_TRACE_SetVerboseLevel+0x1c>)
 801fb1c:	79fb      	ldrb	r3, [r7, #7]
 801fb1e:	7213      	strb	r3, [r2, #8]
}
 801fb20:	bf00      	nop
 801fb22:	370c      	adds	r7, #12
 801fb24:	46bd      	mov	sp, r7
 801fb26:	bc80      	pop	{r7}
 801fb28:	4770      	bx	lr
 801fb2a:	bf00      	nop
 801fb2c:	20002184 	.word	0x20002184

0801fb30 <TRACE_Send>:
/**
 * @brief send the data of the trace to low layer
 * @retval Status based on @ref UTIL_ADV_TRACE_Status_t
 */
static UTIL_ADV_TRACE_Status_t TRACE_Send(void)
{
 801fb30:	b580      	push	{r7, lr}
 801fb32:	b088      	sub	sp, #32
 801fb34:	af00      	add	r7, sp, #0
  UTIL_ADV_TRACE_Status_t ret = UTIL_ADV_TRACE_OK;
 801fb36:	2300      	movs	r3, #0
 801fb38:	77fb      	strb	r3, [r7, #31]
  uint8_t *ptr = NULL;
 801fb3a:	2300      	movs	r3, #0
 801fb3c:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801fb3e:	f3ef 8310 	mrs	r3, PRIMASK
 801fb42:	613b      	str	r3, [r7, #16]
  return(result);
 801fb44:	693b      	ldr	r3, [r7, #16]

  UTIL_ADV_TRACE_ENTER_CRITICAL_SECTION();
 801fb46:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 801fb48:	b672      	cpsid	i
}
 801fb4a:	bf00      	nop

  if(TRACE_IsLocked() == 0u)
 801fb4c:	f000 f9ba 	bl	801fec4 <TRACE_IsLocked>
 801fb50:	4603      	mov	r3, r0
 801fb52:	2b00      	cmp	r3, #0
 801fb54:	d15d      	bne.n	801fc12 <TRACE_Send+0xe2>
  {
    TRACE_Lock();
 801fb56:	f000 f979 	bl	801fe4c <TRACE_Lock>

    if(ADV_TRACE_Ctx.TraceRdPtr != ADV_TRACE_Ctx.TraceWrPtr)
 801fb5a:	4b34      	ldr	r3, [pc, #208]	@ (801fc2c <TRACE_Send+0xfc>)
 801fb5c:	8a1a      	ldrh	r2, [r3, #16]
 801fb5e:	4b33      	ldr	r3, [pc, #204]	@ (801fc2c <TRACE_Send+0xfc>)
 801fb60:	8a5b      	ldrh	r3, [r3, #18]
 801fb62:	429a      	cmp	r2, r3
 801fb64:	d04d      	beq.n	801fc02 <TRACE_Send+0xd2>
    {
#ifdef UTIL_ADV_TRACE_UNCHUNK_MODE
      if(TRACE_UNCHUNK_DETECTED == ADV_TRACE_Ctx.unchunk_status)
 801fb66:	4b31      	ldr	r3, [pc, #196]	@ (801fc2c <TRACE_Send+0xfc>)
 801fb68:	789b      	ldrb	r3, [r3, #2]
 801fb6a:	2b01      	cmp	r3, #1
 801fb6c:	d117      	bne.n	801fb9e <TRACE_Send+0x6e>
      {
        ADV_TRACE_Ctx.TraceSentSize = (uint16_t) (ADV_TRACE_Ctx.unchunk_enabled - ADV_TRACE_Ctx.TraceRdPtr);
 801fb6e:	4b2f      	ldr	r3, [pc, #188]	@ (801fc2c <TRACE_Send+0xfc>)
 801fb70:	881a      	ldrh	r2, [r3, #0]
 801fb72:	4b2e      	ldr	r3, [pc, #184]	@ (801fc2c <TRACE_Send+0xfc>)
 801fb74:	8a1b      	ldrh	r3, [r3, #16]
 801fb76:	1ad3      	subs	r3, r2, r3
 801fb78:	b29a      	uxth	r2, r3
 801fb7a:	4b2c      	ldr	r3, [pc, #176]	@ (801fc2c <TRACE_Send+0xfc>)
 801fb7c:	829a      	strh	r2, [r3, #20]
        ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_TRANSFER;
 801fb7e:	4b2b      	ldr	r3, [pc, #172]	@ (801fc2c <TRACE_Send+0xfc>)
 801fb80:	2202      	movs	r2, #2
 801fb82:	709a      	strb	r2, [r3, #2]
        ADV_TRACE_Ctx.unchunk_enabled = 0;
 801fb84:	4b29      	ldr	r3, [pc, #164]	@ (801fc2c <TRACE_Send+0xfc>)
 801fb86:	2200      	movs	r2, #0
 801fb88:	801a      	strh	r2, [r3, #0]

        UTIL_ADV_TRACE_DEBUG("\nTRACE_TxCpltCallback::unchunk start(%d,%d)\n", ADV_TRACE_Ctx.unchunk_enabled, ADV_TRACE_Ctx.TraceRdPtr);

        if(0u == ADV_TRACE_Ctx.TraceSentSize)
 801fb8a:	4b28      	ldr	r3, [pc, #160]	@ (801fc2c <TRACE_Send+0xfc>)
 801fb8c:	8a9b      	ldrh	r3, [r3, #20]
 801fb8e:	2b00      	cmp	r3, #0
 801fb90:	d105      	bne.n	801fb9e <TRACE_Send+0x6e>
        {
          ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_NONE;
 801fb92:	4b26      	ldr	r3, [pc, #152]	@ (801fc2c <TRACE_Send+0xfc>)
 801fb94:	2200      	movs	r2, #0
 801fb96:	709a      	strb	r2, [r3, #2]
          ADV_TRACE_Ctx.TraceRdPtr = 0;
 801fb98:	4b24      	ldr	r3, [pc, #144]	@ (801fc2c <TRACE_Send+0xfc>)
 801fb9a:	2200      	movs	r2, #0
 801fb9c:	821a      	strh	r2, [r3, #16]
        }
      }

      if(TRACE_UNCHUNK_NONE == ADV_TRACE_Ctx.unchunk_status)
 801fb9e:	4b23      	ldr	r3, [pc, #140]	@ (801fc2c <TRACE_Send+0xfc>)
 801fba0:	789b      	ldrb	r3, [r3, #2]
 801fba2:	2b00      	cmp	r3, #0
 801fba4:	d115      	bne.n	801fbd2 <TRACE_Send+0xa2>
      {
#endif
        if(ADV_TRACE_Ctx.TraceWrPtr > ADV_TRACE_Ctx.TraceRdPtr)
 801fba6:	4b21      	ldr	r3, [pc, #132]	@ (801fc2c <TRACE_Send+0xfc>)
 801fba8:	8a5a      	ldrh	r2, [r3, #18]
 801fbaa:	4b20      	ldr	r3, [pc, #128]	@ (801fc2c <TRACE_Send+0xfc>)
 801fbac:	8a1b      	ldrh	r3, [r3, #16]
 801fbae:	429a      	cmp	r2, r3
 801fbb0:	d908      	bls.n	801fbc4 <TRACE_Send+0x94>
        {
          ADV_TRACE_Ctx.TraceSentSize = ADV_TRACE_Ctx.TraceWrPtr - ADV_TRACE_Ctx.TraceRdPtr;
 801fbb2:	4b1e      	ldr	r3, [pc, #120]	@ (801fc2c <TRACE_Send+0xfc>)
 801fbb4:	8a5a      	ldrh	r2, [r3, #18]
 801fbb6:	4b1d      	ldr	r3, [pc, #116]	@ (801fc2c <TRACE_Send+0xfc>)
 801fbb8:	8a1b      	ldrh	r3, [r3, #16]
 801fbba:	1ad3      	subs	r3, r2, r3
 801fbbc:	b29a      	uxth	r2, r3
 801fbbe:	4b1b      	ldr	r3, [pc, #108]	@ (801fc2c <TRACE_Send+0xfc>)
 801fbc0:	829a      	strh	r2, [r3, #20]
 801fbc2:	e006      	b.n	801fbd2 <TRACE_Send+0xa2>
        }
        else /* TraceRdPtr > TraceWrPtr */
        {
          ADV_TRACE_Ctx.TraceSentSize = UTIL_ADV_TRACE_FIFO_SIZE - ADV_TRACE_Ctx.TraceRdPtr;
 801fbc4:	4b19      	ldr	r3, [pc, #100]	@ (801fc2c <TRACE_Send+0xfc>)
 801fbc6:	8a1b      	ldrh	r3, [r3, #16]
 801fbc8:	f5c3 6380 	rsb	r3, r3, #1024	@ 0x400
 801fbcc:	b29a      	uxth	r2, r3
 801fbce:	4b17      	ldr	r3, [pc, #92]	@ (801fc2c <TRACE_Send+0xfc>)
 801fbd0:	829a      	strh	r2, [r3, #20]

        }
#ifdef UTIL_ADV_TRACE_UNCHUNK_MODE
      }
#endif
      ptr = &ADV_TRACE_Buffer[ADV_TRACE_Ctx.TraceRdPtr];
 801fbd2:	4b16      	ldr	r3, [pc, #88]	@ (801fc2c <TRACE_Send+0xfc>)
 801fbd4:	8a1b      	ldrh	r3, [r3, #16]
 801fbd6:	461a      	mov	r2, r3
 801fbd8:	4b15      	ldr	r3, [pc, #84]	@ (801fc30 <TRACE_Send+0x100>)
 801fbda:	4413      	add	r3, r2
 801fbdc:	61bb      	str	r3, [r7, #24]
 801fbde:	697b      	ldr	r3, [r7, #20]
 801fbe0:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801fbe2:	68fb      	ldr	r3, [r7, #12]
 801fbe4:	f383 8810 	msr	PRIMASK, r3
}
 801fbe8:	bf00      	nop

      UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
      UTIL_ADV_TRACE_PreSendHook();
 801fbea:	f7e2 fd47 	bl	800267c <UTIL_ADV_TRACE_PreSendHook>

      UTIL_ADV_TRACE_DEBUG("\n--TRACE_Send(%d-%d)--\n", ADV_TRACE_Ctx.TraceRdPtr, ADV_TRACE_Ctx.TraceSentSize);
      ret = UTIL_TraceDriver.Send(ptr, ADV_TRACE_Ctx.TraceSentSize);
 801fbee:	4b11      	ldr	r3, [pc, #68]	@ (801fc34 <TRACE_Send+0x104>)
 801fbf0:	68db      	ldr	r3, [r3, #12]
 801fbf2:	4a0e      	ldr	r2, [pc, #56]	@ (801fc2c <TRACE_Send+0xfc>)
 801fbf4:	8a92      	ldrh	r2, [r2, #20]
 801fbf6:	4611      	mov	r1, r2
 801fbf8:	69b8      	ldr	r0, [r7, #24]
 801fbfa:	4798      	blx	r3
 801fbfc:	4603      	mov	r3, r0
 801fbfe:	77fb      	strb	r3, [r7, #31]
 801fc00:	e00d      	b.n	801fc1e <TRACE_Send+0xee>
    }
    else
    {
      TRACE_UnLock();
 801fc02:	f000 f941 	bl	801fe88 <TRACE_UnLock>
 801fc06:	697b      	ldr	r3, [r7, #20]
 801fc08:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801fc0a:	68bb      	ldr	r3, [r7, #8]
 801fc0c:	f383 8810 	msr	PRIMASK, r3
}
 801fc10:	e005      	b.n	801fc1e <TRACE_Send+0xee>
 801fc12:	697b      	ldr	r3, [r7, #20]
 801fc14:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801fc16:	687b      	ldr	r3, [r7, #4]
 801fc18:	f383 8810 	msr	PRIMASK, r3
}
 801fc1c:	bf00      	nop
  else
  {
    UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
  }

  return ret;
 801fc1e:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 801fc22:	4618      	mov	r0, r3
 801fc24:	3720      	adds	r7, #32
 801fc26:	46bd      	mov	sp, r7
 801fc28:	bd80      	pop	{r7, pc}
 801fc2a:	bf00      	nop
 801fc2c:	20002184 	.word	0x20002184
 801fc30:	2000219c 	.word	0x2000219c
 801fc34:	080239b8 	.word	0x080239b8

0801fc38 <TRACE_TxCpltCallback>:
 * @brief Tx callback called by the low layer level to inform a transfer complete
 * @param Ptr pointer not used only for HAL compatibility
 * @retval none
 */
static void TRACE_TxCpltCallback(void *Ptr)
{
 801fc38:	b580      	push	{r7, lr}
 801fc3a:	b088      	sub	sp, #32
 801fc3c:	af00      	add	r7, sp, #0
 801fc3e:	6078      	str	r0, [r7, #4]
  uint8_t *ptr = NULL;
 801fc40:	2300      	movs	r3, #0
 801fc42:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801fc44:	f3ef 8310 	mrs	r3, PRIMASK
 801fc48:	617b      	str	r3, [r7, #20]
  return(result);
 801fc4a:	697b      	ldr	r3, [r7, #20]
  UTIL_ADV_TRACE_ENTER_CRITICAL_SECTION();
 801fc4c:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("cpsid i" : : : "memory");
 801fc4e:	b672      	cpsid	i
}
 801fc50:	bf00      	nop
    ADV_TRACE_Ctx.TraceSentSize = 0u;
  }
#endif

#if defined(UTIL_ADV_TRACE_UNCHUNK_MODE)
  if(TRACE_UNCHUNK_TRANSFER == ADV_TRACE_Ctx.unchunk_status)
 801fc52:	4b3c      	ldr	r3, [pc, #240]	@ (801fd44 <TRACE_TxCpltCallback+0x10c>)
 801fc54:	789b      	ldrb	r3, [r3, #2]
 801fc56:	2b02      	cmp	r3, #2
 801fc58:	d106      	bne.n	801fc68 <TRACE_TxCpltCallback+0x30>
  {
    ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_NONE;
 801fc5a:	4b3a      	ldr	r3, [pc, #232]	@ (801fd44 <TRACE_TxCpltCallback+0x10c>)
 801fc5c:	2200      	movs	r2, #0
 801fc5e:	709a      	strb	r2, [r3, #2]
    ADV_TRACE_Ctx.TraceRdPtr = 0;
 801fc60:	4b38      	ldr	r3, [pc, #224]	@ (801fd44 <TRACE_TxCpltCallback+0x10c>)
 801fc62:	2200      	movs	r2, #0
 801fc64:	821a      	strh	r2, [r3, #16]
 801fc66:	e00a      	b.n	801fc7e <TRACE_TxCpltCallback+0x46>
    UTIL_ADV_TRACE_DEBUG("\nTRACE_TxCpltCallback::unchunk complete\n");
  }
  else
  {
    ADV_TRACE_Ctx.TraceRdPtr = (ADV_TRACE_Ctx.TraceRdPtr + ADV_TRACE_Ctx.TraceSentSize) % UTIL_ADV_TRACE_FIFO_SIZE;
 801fc68:	4b36      	ldr	r3, [pc, #216]	@ (801fd44 <TRACE_TxCpltCallback+0x10c>)
 801fc6a:	8a1a      	ldrh	r2, [r3, #16]
 801fc6c:	4b35      	ldr	r3, [pc, #212]	@ (801fd44 <TRACE_TxCpltCallback+0x10c>)
 801fc6e:	8a9b      	ldrh	r3, [r3, #20]
 801fc70:	4413      	add	r3, r2
 801fc72:	b29b      	uxth	r3, r3
 801fc74:	f3c3 0309 	ubfx	r3, r3, #0, #10
 801fc78:	b29a      	uxth	r2, r3
 801fc7a:	4b32      	ldr	r3, [pc, #200]	@ (801fd44 <TRACE_TxCpltCallback+0x10c>)
 801fc7c:	821a      	strh	r2, [r3, #16]
    UTIL_TraceDriver.Send(ptr, ADV_TRACE_Ctx.TraceSentSize);
    return;
  }
#endif

  if((ADV_TRACE_Ctx.TraceRdPtr != ADV_TRACE_Ctx.TraceWrPtr) && (1u == ADV_TRACE_Ctx.TraceLock))
 801fc7e:	4b31      	ldr	r3, [pc, #196]	@ (801fd44 <TRACE_TxCpltCallback+0x10c>)
 801fc80:	8a1a      	ldrh	r2, [r3, #16]
 801fc82:	4b30      	ldr	r3, [pc, #192]	@ (801fd44 <TRACE_TxCpltCallback+0x10c>)
 801fc84:	8a5b      	ldrh	r3, [r3, #18]
 801fc86:	429a      	cmp	r2, r3
 801fc88:	d04d      	beq.n	801fd26 <TRACE_TxCpltCallback+0xee>
 801fc8a:	4b2e      	ldr	r3, [pc, #184]	@ (801fd44 <TRACE_TxCpltCallback+0x10c>)
 801fc8c:	8adb      	ldrh	r3, [r3, #22]
 801fc8e:	2b01      	cmp	r3, #1
 801fc90:	d149      	bne.n	801fd26 <TRACE_TxCpltCallback+0xee>
  {
#ifdef UTIL_ADV_TRACE_UNCHUNK_MODE
    if(TRACE_UNCHUNK_DETECTED == ADV_TRACE_Ctx.unchunk_status)
 801fc92:	4b2c      	ldr	r3, [pc, #176]	@ (801fd44 <TRACE_TxCpltCallback+0x10c>)
 801fc94:	789b      	ldrb	r3, [r3, #2]
 801fc96:	2b01      	cmp	r3, #1
 801fc98:	d117      	bne.n	801fcca <TRACE_TxCpltCallback+0x92>
    {
      ADV_TRACE_Ctx.TraceSentSize = ADV_TRACE_Ctx.unchunk_enabled - ADV_TRACE_Ctx.TraceRdPtr;
 801fc9a:	4b2a      	ldr	r3, [pc, #168]	@ (801fd44 <TRACE_TxCpltCallback+0x10c>)
 801fc9c:	881a      	ldrh	r2, [r3, #0]
 801fc9e:	4b29      	ldr	r3, [pc, #164]	@ (801fd44 <TRACE_TxCpltCallback+0x10c>)
 801fca0:	8a1b      	ldrh	r3, [r3, #16]
 801fca2:	1ad3      	subs	r3, r2, r3
 801fca4:	b29a      	uxth	r2, r3
 801fca6:	4b27      	ldr	r3, [pc, #156]	@ (801fd44 <TRACE_TxCpltCallback+0x10c>)
 801fca8:	829a      	strh	r2, [r3, #20]
      ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_TRANSFER;
 801fcaa:	4b26      	ldr	r3, [pc, #152]	@ (801fd44 <TRACE_TxCpltCallback+0x10c>)
 801fcac:	2202      	movs	r2, #2
 801fcae:	709a      	strb	r2, [r3, #2]
      ADV_TRACE_Ctx.unchunk_enabled = 0;
 801fcb0:	4b24      	ldr	r3, [pc, #144]	@ (801fd44 <TRACE_TxCpltCallback+0x10c>)
 801fcb2:	2200      	movs	r2, #0
 801fcb4:	801a      	strh	r2, [r3, #0]

      UTIL_ADV_TRACE_DEBUG("\nTRACE_TxCpltCallback::unchunk start(%d,%d)\n", ADV_TRACE_Ctx.unchunk_enabled, ADV_TRACE_Ctx.TraceRdPtr);

      if(0u == ADV_TRACE_Ctx.TraceSentSize)
 801fcb6:	4b23      	ldr	r3, [pc, #140]	@ (801fd44 <TRACE_TxCpltCallback+0x10c>)
 801fcb8:	8a9b      	ldrh	r3, [r3, #20]
 801fcba:	2b00      	cmp	r3, #0
 801fcbc:	d105      	bne.n	801fcca <TRACE_TxCpltCallback+0x92>
      {
        /* this case occurs when an ongoing write aligned the Rd position with chunk position */
        /* in that case the unchunk is forgot */
        ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_NONE;
 801fcbe:	4b21      	ldr	r3, [pc, #132]	@ (801fd44 <TRACE_TxCpltCallback+0x10c>)
 801fcc0:	2200      	movs	r2, #0
 801fcc2:	709a      	strb	r2, [r3, #2]
        ADV_TRACE_Ctx.TraceRdPtr = 0;
 801fcc4:	4b1f      	ldr	r3, [pc, #124]	@ (801fd44 <TRACE_TxCpltCallback+0x10c>)
 801fcc6:	2200      	movs	r2, #0
 801fcc8:	821a      	strh	r2, [r3, #16]
      }
    }

    if(TRACE_UNCHUNK_NONE == ADV_TRACE_Ctx.unchunk_status)
 801fcca:	4b1e      	ldr	r3, [pc, #120]	@ (801fd44 <TRACE_TxCpltCallback+0x10c>)
 801fccc:	789b      	ldrb	r3, [r3, #2]
 801fcce:	2b00      	cmp	r3, #0
 801fcd0:	d115      	bne.n	801fcfe <TRACE_TxCpltCallback+0xc6>
    {
#endif
      if(ADV_TRACE_Ctx.TraceWrPtr > ADV_TRACE_Ctx.TraceRdPtr)
 801fcd2:	4b1c      	ldr	r3, [pc, #112]	@ (801fd44 <TRACE_TxCpltCallback+0x10c>)
 801fcd4:	8a5a      	ldrh	r2, [r3, #18]
 801fcd6:	4b1b      	ldr	r3, [pc, #108]	@ (801fd44 <TRACE_TxCpltCallback+0x10c>)
 801fcd8:	8a1b      	ldrh	r3, [r3, #16]
 801fcda:	429a      	cmp	r2, r3
 801fcdc:	d908      	bls.n	801fcf0 <TRACE_TxCpltCallback+0xb8>
      {
        ADV_TRACE_Ctx.TraceSentSize = ADV_TRACE_Ctx.TraceWrPtr - ADV_TRACE_Ctx.TraceRdPtr;
 801fcde:	4b19      	ldr	r3, [pc, #100]	@ (801fd44 <TRACE_TxCpltCallback+0x10c>)
 801fce0:	8a5a      	ldrh	r2, [r3, #18]
 801fce2:	4b18      	ldr	r3, [pc, #96]	@ (801fd44 <TRACE_TxCpltCallback+0x10c>)
 801fce4:	8a1b      	ldrh	r3, [r3, #16]
 801fce6:	1ad3      	subs	r3, r2, r3
 801fce8:	b29a      	uxth	r2, r3
 801fcea:	4b16      	ldr	r3, [pc, #88]	@ (801fd44 <TRACE_TxCpltCallback+0x10c>)
 801fcec:	829a      	strh	r2, [r3, #20]
 801fcee:	e006      	b.n	801fcfe <TRACE_TxCpltCallback+0xc6>
      }
      else /* TraceRdPtr > TraceWrPtr */
      {
        ADV_TRACE_Ctx.TraceSentSize = UTIL_ADV_TRACE_FIFO_SIZE - ADV_TRACE_Ctx.TraceRdPtr;
 801fcf0:	4b14      	ldr	r3, [pc, #80]	@ (801fd44 <TRACE_TxCpltCallback+0x10c>)
 801fcf2:	8a1b      	ldrh	r3, [r3, #16]
 801fcf4:	f5c3 6380 	rsb	r3, r3, #1024	@ 0x400
 801fcf8:	b29a      	uxth	r2, r3
 801fcfa:	4b12      	ldr	r3, [pc, #72]	@ (801fd44 <TRACE_TxCpltCallback+0x10c>)
 801fcfc:	829a      	strh	r2, [r3, #20]
      }
#ifdef UTIL_ADV_TRACE_UNCHUNK_MODE
    }
#endif
    ptr = &ADV_TRACE_Buffer[ADV_TRACE_Ctx.TraceRdPtr];
 801fcfe:	4b11      	ldr	r3, [pc, #68]	@ (801fd44 <TRACE_TxCpltCallback+0x10c>)
 801fd00:	8a1b      	ldrh	r3, [r3, #16]
 801fd02:	461a      	mov	r2, r3
 801fd04:	4b10      	ldr	r3, [pc, #64]	@ (801fd48 <TRACE_TxCpltCallback+0x110>)
 801fd06:	4413      	add	r3, r2
 801fd08:	61fb      	str	r3, [r7, #28]
 801fd0a:	69bb      	ldr	r3, [r7, #24]
 801fd0c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801fd0e:	693b      	ldr	r3, [r7, #16]
 801fd10:	f383 8810 	msr	PRIMASK, r3
}
 801fd14:	bf00      	nop
    UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
    UTIL_ADV_TRACE_DEBUG("\n--TRACE_Send(%d-%d)--\n", ADV_TRACE_Ctx.TraceRdPtr, ADV_TRACE_Ctx.TraceSentSize);
    UTIL_TraceDriver.Send(ptr, ADV_TRACE_Ctx.TraceSentSize);
 801fd16:	4b0d      	ldr	r3, [pc, #52]	@ (801fd4c <TRACE_TxCpltCallback+0x114>)
 801fd18:	68db      	ldr	r3, [r3, #12]
 801fd1a:	4a0a      	ldr	r2, [pc, #40]	@ (801fd44 <TRACE_TxCpltCallback+0x10c>)
 801fd1c:	8a92      	ldrh	r2, [r2, #20]
 801fd1e:	4611      	mov	r1, r2
 801fd20:	69f8      	ldr	r0, [r7, #28]
 801fd22:	4798      	blx	r3
 801fd24:	e00a      	b.n	801fd3c <TRACE_TxCpltCallback+0x104>
 801fd26:	69bb      	ldr	r3, [r7, #24]
 801fd28:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801fd2a:	68fb      	ldr	r3, [r7, #12]
 801fd2c:	f383 8810 	msr	PRIMASK, r3
}
 801fd30:	bf00      	nop
  }
  else
  {
    UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
    UTIL_ADV_TRACE_PostSendHook();
 801fd32:	f7e2 fcab 	bl	800268c <UTIL_ADV_TRACE_PostSendHook>
    TRACE_UnLock();
 801fd36:	f000 f8a7 	bl	801fe88 <TRACE_UnLock>
  }
}
 801fd3a:	bf00      	nop
 801fd3c:	bf00      	nop
 801fd3e:	3720      	adds	r7, #32
 801fd40:	46bd      	mov	sp, r7
 801fd42:	bd80      	pop	{r7, pc}
 801fd44:	20002184 	.word	0x20002184
 801fd48:	2000219c 	.word	0x2000219c
 801fd4c:	080239b8 	.word	0x080239b8

0801fd50 <TRACE_AllocateBufer>:
 * @param  Size to allocate within fifo
 * @param  Pos position within the fifo
 * @retval write position inside the buffer is -1 no space available.
 */
static int16_t TRACE_AllocateBufer(uint16_t Size, uint16_t *Pos)
{
 801fd50:	b480      	push	{r7}
 801fd52:	b087      	sub	sp, #28
 801fd54:	af00      	add	r7, sp, #0
 801fd56:	4603      	mov	r3, r0
 801fd58:	6039      	str	r1, [r7, #0]
 801fd5a:	80fb      	strh	r3, [r7, #6]
  uint16_t freesize;
  int16_t ret = -1;
 801fd5c:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 801fd60:	82bb      	strh	r3, [r7, #20]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801fd62:	f3ef 8310 	mrs	r3, PRIMASK
 801fd66:	60fb      	str	r3, [r7, #12]
  return(result);
 801fd68:	68fb      	ldr	r3, [r7, #12]

  UTIL_ADV_TRACE_ENTER_CRITICAL_SECTION();
 801fd6a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 801fd6c:	b672      	cpsid	i
}
 801fd6e:	bf00      	nop

  if(ADV_TRACE_Ctx.TraceWrPtr == ADV_TRACE_Ctx.TraceRdPtr)
 801fd70:	4b35      	ldr	r3, [pc, #212]	@ (801fe48 <TRACE_AllocateBufer+0xf8>)
 801fd72:	8a5a      	ldrh	r2, [r3, #18]
 801fd74:	4b34      	ldr	r3, [pc, #208]	@ (801fe48 <TRACE_AllocateBufer+0xf8>)
 801fd76:	8a1b      	ldrh	r3, [r3, #16]
 801fd78:	429a      	cmp	r2, r3
 801fd7a:	d11b      	bne.n	801fdb4 <TRACE_AllocateBufer+0x64>
  {
#ifdef UTIL_ADV_TRACE_UNCHUNK_MODE
    freesize = (uint16_t)(UTIL_ADV_TRACE_FIFO_SIZE - ADV_TRACE_Ctx.TraceWrPtr);
 801fd7c:	4b32      	ldr	r3, [pc, #200]	@ (801fe48 <TRACE_AllocateBufer+0xf8>)
 801fd7e:	8a5b      	ldrh	r3, [r3, #18]
 801fd80:	f5c3 6380 	rsb	r3, r3, #1024	@ 0x400
 801fd84:	82fb      	strh	r3, [r7, #22]
    if((Size >= freesize) && (ADV_TRACE_Ctx.TraceRdPtr > Size))
 801fd86:	88fa      	ldrh	r2, [r7, #6]
 801fd88:	8afb      	ldrh	r3, [r7, #22]
 801fd8a:	429a      	cmp	r2, r3
 801fd8c:	d33a      	bcc.n	801fe04 <TRACE_AllocateBufer+0xb4>
 801fd8e:	4b2e      	ldr	r3, [pc, #184]	@ (801fe48 <TRACE_AllocateBufer+0xf8>)
 801fd90:	8a1b      	ldrh	r3, [r3, #16]
 801fd92:	88fa      	ldrh	r2, [r7, #6]
 801fd94:	429a      	cmp	r2, r3
 801fd96:	d235      	bcs.n	801fe04 <TRACE_AllocateBufer+0xb4>
    {
      ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_DETECTED;
 801fd98:	4b2b      	ldr	r3, [pc, #172]	@ (801fe48 <TRACE_AllocateBufer+0xf8>)
 801fd9a:	2201      	movs	r2, #1
 801fd9c:	709a      	strb	r2, [r3, #2]
      ADV_TRACE_Ctx.unchunk_enabled = ADV_TRACE_Ctx.TraceWrPtr;
 801fd9e:	4b2a      	ldr	r3, [pc, #168]	@ (801fe48 <TRACE_AllocateBufer+0xf8>)
 801fda0:	8a5a      	ldrh	r2, [r3, #18]
 801fda2:	4b29      	ldr	r3, [pc, #164]	@ (801fe48 <TRACE_AllocateBufer+0xf8>)
 801fda4:	801a      	strh	r2, [r3, #0]
      freesize = ADV_TRACE_Ctx.TraceRdPtr;
 801fda6:	4b28      	ldr	r3, [pc, #160]	@ (801fe48 <TRACE_AllocateBufer+0xf8>)
 801fda8:	8a1b      	ldrh	r3, [r3, #16]
 801fdaa:	82fb      	strh	r3, [r7, #22]
      ADV_TRACE_Ctx.TraceWrPtr = 0;
 801fdac:	4b26      	ldr	r3, [pc, #152]	@ (801fe48 <TRACE_AllocateBufer+0xf8>)
 801fdae:	2200      	movs	r2, #0
 801fdb0:	825a      	strh	r2, [r3, #18]
 801fdb2:	e027      	b.n	801fe04 <TRACE_AllocateBufer+0xb4>
#endif
  }
  else
  {
#ifdef UTIL_ADV_TRACE_UNCHUNK_MODE
    if (ADV_TRACE_Ctx.TraceWrPtr > ADV_TRACE_Ctx.TraceRdPtr)
 801fdb4:	4b24      	ldr	r3, [pc, #144]	@ (801fe48 <TRACE_AllocateBufer+0xf8>)
 801fdb6:	8a5a      	ldrh	r2, [r3, #18]
 801fdb8:	4b23      	ldr	r3, [pc, #140]	@ (801fe48 <TRACE_AllocateBufer+0xf8>)
 801fdba:	8a1b      	ldrh	r3, [r3, #16]
 801fdbc:	429a      	cmp	r2, r3
 801fdbe:	d91b      	bls.n	801fdf8 <TRACE_AllocateBufer+0xa8>
    {
      freesize = (uint16_t)(UTIL_ADV_TRACE_FIFO_SIZE - ADV_TRACE_Ctx.TraceWrPtr);
 801fdc0:	4b21      	ldr	r3, [pc, #132]	@ (801fe48 <TRACE_AllocateBufer+0xf8>)
 801fdc2:	8a5b      	ldrh	r3, [r3, #18]
 801fdc4:	f5c3 6380 	rsb	r3, r3, #1024	@ 0x400
 801fdc8:	82fb      	strh	r3, [r7, #22]
      if((Size >= freesize) && (ADV_TRACE_Ctx.TraceRdPtr > Size)) 
 801fdca:	88fa      	ldrh	r2, [r7, #6]
 801fdcc:	8afb      	ldrh	r3, [r7, #22]
 801fdce:	429a      	cmp	r2, r3
 801fdd0:	d318      	bcc.n	801fe04 <TRACE_AllocateBufer+0xb4>
 801fdd2:	4b1d      	ldr	r3, [pc, #116]	@ (801fe48 <TRACE_AllocateBufer+0xf8>)
 801fdd4:	8a1b      	ldrh	r3, [r3, #16]
 801fdd6:	88fa      	ldrh	r2, [r7, #6]
 801fdd8:	429a      	cmp	r2, r3
 801fdda:	d213      	bcs.n	801fe04 <TRACE_AllocateBufer+0xb4>
      {
        ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_DETECTED;
 801fddc:	4b1a      	ldr	r3, [pc, #104]	@ (801fe48 <TRACE_AllocateBufer+0xf8>)
 801fdde:	2201      	movs	r2, #1
 801fde0:	709a      	strb	r2, [r3, #2]
        ADV_TRACE_Ctx.unchunk_enabled = ADV_TRACE_Ctx.TraceWrPtr;
 801fde2:	4b19      	ldr	r3, [pc, #100]	@ (801fe48 <TRACE_AllocateBufer+0xf8>)
 801fde4:	8a5a      	ldrh	r2, [r3, #18]
 801fde6:	4b18      	ldr	r3, [pc, #96]	@ (801fe48 <TRACE_AllocateBufer+0xf8>)
 801fde8:	801a      	strh	r2, [r3, #0]
        freesize = ADV_TRACE_Ctx.TraceRdPtr;
 801fdea:	4b17      	ldr	r3, [pc, #92]	@ (801fe48 <TRACE_AllocateBufer+0xf8>)
 801fdec:	8a1b      	ldrh	r3, [r3, #16]
 801fdee:	82fb      	strh	r3, [r7, #22]
        ADV_TRACE_Ctx.TraceWrPtr = 0;
 801fdf0:	4b15      	ldr	r3, [pc, #84]	@ (801fe48 <TRACE_AllocateBufer+0xf8>)
 801fdf2:	2200      	movs	r2, #0
 801fdf4:	825a      	strh	r2, [r3, #18]
 801fdf6:	e005      	b.n	801fe04 <TRACE_AllocateBufer+0xb4>
      }
    }
    else
    {
      freesize = (uint16_t)(ADV_TRACE_Ctx.TraceRdPtr - ADV_TRACE_Ctx.TraceWrPtr);
 801fdf8:	4b13      	ldr	r3, [pc, #76]	@ (801fe48 <TRACE_AllocateBufer+0xf8>)
 801fdfa:	8a1a      	ldrh	r2, [r3, #16]
 801fdfc:	4b12      	ldr	r3, [pc, #72]	@ (801fe48 <TRACE_AllocateBufer+0xf8>)
 801fdfe:	8a5b      	ldrh	r3, [r3, #18]
 801fe00:	1ad3      	subs	r3, r2, r3
 801fe02:	82fb      	strh	r3, [r7, #22]
      freesize = ADV_TRACE_Ctx.TraceRdPtr - ADV_TRACE_Ctx.TraceWrPtr;
    }
#endif
  }

  if(freesize > Size)
 801fe04:	8afa      	ldrh	r2, [r7, #22]
 801fe06:	88fb      	ldrh	r3, [r7, #6]
 801fe08:	429a      	cmp	r2, r3
 801fe0a:	d90f      	bls.n	801fe2c <TRACE_AllocateBufer+0xdc>
  {
    *Pos = ADV_TRACE_Ctx.TraceWrPtr;
 801fe0c:	4b0e      	ldr	r3, [pc, #56]	@ (801fe48 <TRACE_AllocateBufer+0xf8>)
 801fe0e:	8a5a      	ldrh	r2, [r3, #18]
 801fe10:	683b      	ldr	r3, [r7, #0]
 801fe12:	801a      	strh	r2, [r3, #0]
    ADV_TRACE_Ctx.TraceWrPtr = (ADV_TRACE_Ctx.TraceWrPtr + Size) % UTIL_ADV_TRACE_FIFO_SIZE;
 801fe14:	4b0c      	ldr	r3, [pc, #48]	@ (801fe48 <TRACE_AllocateBufer+0xf8>)
 801fe16:	8a5a      	ldrh	r2, [r3, #18]
 801fe18:	88fb      	ldrh	r3, [r7, #6]
 801fe1a:	4413      	add	r3, r2
 801fe1c:	b29b      	uxth	r3, r3
 801fe1e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 801fe22:	b29a      	uxth	r2, r3
 801fe24:	4b08      	ldr	r3, [pc, #32]	@ (801fe48 <TRACE_AllocateBufer+0xf8>)
 801fe26:	825a      	strh	r2, [r3, #18]
    ret = 0;
 801fe28:	2300      	movs	r3, #0
 801fe2a:	82bb      	strh	r3, [r7, #20]
 801fe2c:	693b      	ldr	r3, [r7, #16]
 801fe2e:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801fe30:	68bb      	ldr	r3, [r7, #8]
 801fe32:	f383 8810 	msr	PRIMASK, r3
}
 801fe36:	bf00      	nop
    }
  }
#endif

  UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
  return ret;
 801fe38:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
}
 801fe3c:	4618      	mov	r0, r3
 801fe3e:	371c      	adds	r7, #28
 801fe40:	46bd      	mov	sp, r7
 801fe42:	bc80      	pop	{r7}
 801fe44:	4770      	bx	lr
 801fe46:	bf00      	nop
 801fe48:	20002184 	.word	0x20002184

0801fe4c <TRACE_Lock>:
/**
 * @brief  Lock the trace buffer.
 * @retval None.
 */
static void TRACE_Lock(void)
{
 801fe4c:	b480      	push	{r7}
 801fe4e:	b085      	sub	sp, #20
 801fe50:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801fe52:	f3ef 8310 	mrs	r3, PRIMASK
 801fe56:	607b      	str	r3, [r7, #4]
  return(result);
 801fe58:	687b      	ldr	r3, [r7, #4]
  UTIL_ADV_TRACE_ENTER_CRITICAL_SECTION();
 801fe5a:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 801fe5c:	b672      	cpsid	i
}
 801fe5e:	bf00      	nop
  ADV_TRACE_Ctx.TraceLock++;
 801fe60:	4b08      	ldr	r3, [pc, #32]	@ (801fe84 <TRACE_Lock+0x38>)
 801fe62:	8adb      	ldrh	r3, [r3, #22]
 801fe64:	3301      	adds	r3, #1
 801fe66:	b29a      	uxth	r2, r3
 801fe68:	4b06      	ldr	r3, [pc, #24]	@ (801fe84 <TRACE_Lock+0x38>)
 801fe6a:	82da      	strh	r2, [r3, #22]
 801fe6c:	68fb      	ldr	r3, [r7, #12]
 801fe6e:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801fe70:	68bb      	ldr	r3, [r7, #8]
 801fe72:	f383 8810 	msr	PRIMASK, r3
}
 801fe76:	bf00      	nop
  UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
}
 801fe78:	bf00      	nop
 801fe7a:	3714      	adds	r7, #20
 801fe7c:	46bd      	mov	sp, r7
 801fe7e:	bc80      	pop	{r7}
 801fe80:	4770      	bx	lr
 801fe82:	bf00      	nop
 801fe84:	20002184 	.word	0x20002184

0801fe88 <TRACE_UnLock>:
/**
 * @brief  UnLock the trace buffer.
 * @retval None.
 */
static void TRACE_UnLock(void)
{
 801fe88:	b480      	push	{r7}
 801fe8a:	b085      	sub	sp, #20
 801fe8c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801fe8e:	f3ef 8310 	mrs	r3, PRIMASK
 801fe92:	607b      	str	r3, [r7, #4]
  return(result);
 801fe94:	687b      	ldr	r3, [r7, #4]
  UTIL_ADV_TRACE_ENTER_CRITICAL_SECTION();
 801fe96:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 801fe98:	b672      	cpsid	i
}
 801fe9a:	bf00      	nop
  ADV_TRACE_Ctx.TraceLock--;
 801fe9c:	4b08      	ldr	r3, [pc, #32]	@ (801fec0 <TRACE_UnLock+0x38>)
 801fe9e:	8adb      	ldrh	r3, [r3, #22]
 801fea0:	3b01      	subs	r3, #1
 801fea2:	b29a      	uxth	r2, r3
 801fea4:	4b06      	ldr	r3, [pc, #24]	@ (801fec0 <TRACE_UnLock+0x38>)
 801fea6:	82da      	strh	r2, [r3, #22]
 801fea8:	68fb      	ldr	r3, [r7, #12]
 801feaa:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801feac:	68bb      	ldr	r3, [r7, #8]
 801feae:	f383 8810 	msr	PRIMASK, r3
}
 801feb2:	bf00      	nop
  UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
}
 801feb4:	bf00      	nop
 801feb6:	3714      	adds	r7, #20
 801feb8:	46bd      	mov	sp, r7
 801feba:	bc80      	pop	{r7}
 801febc:	4770      	bx	lr
 801febe:	bf00      	nop
 801fec0:	20002184 	.word	0x20002184

0801fec4 <TRACE_IsLocked>:
/**
 * @brief  UnLock the trace buffer.
 * @retval None.
 */
static uint32_t TRACE_IsLocked(void)
{
 801fec4:	b480      	push	{r7}
 801fec6:	af00      	add	r7, sp, #0
  return (ADV_TRACE_Ctx.TraceLock == 0u? 0u: 1u);
 801fec8:	4b05      	ldr	r3, [pc, #20]	@ (801fee0 <TRACE_IsLocked+0x1c>)
 801feca:	8adb      	ldrh	r3, [r3, #22]
 801fecc:	2b00      	cmp	r3, #0
 801fece:	bf14      	ite	ne
 801fed0:	2301      	movne	r3, #1
 801fed2:	2300      	moveq	r3, #0
 801fed4:	b2db      	uxtb	r3, r3
}
 801fed6:	4618      	mov	r0, r3
 801fed8:	46bd      	mov	sp, r7
 801feda:	bc80      	pop	{r7}
 801fedc:	4770      	bx	lr
 801fede:	bf00      	nop
 801fee0:	20002184 	.word	0x20002184

0801fee4 <atof>:
 801fee4:	2100      	movs	r1, #0
 801fee6:	f000 bdfb 	b.w	8020ae0 <strtod>

0801feea <atol>:
 801feea:	220a      	movs	r2, #10
 801feec:	2100      	movs	r1, #0
 801feee:	f000 be7d 	b.w	8020bec <strtol>

0801fef2 <sulp>:
 801fef2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801fef6:	460f      	mov	r7, r1
 801fef8:	4690      	mov	r8, r2
 801fefa:	f001 ffff 	bl	8021efc <__ulp>
 801fefe:	4604      	mov	r4, r0
 801ff00:	460d      	mov	r5, r1
 801ff02:	f1b8 0f00 	cmp.w	r8, #0
 801ff06:	d011      	beq.n	801ff2c <sulp+0x3a>
 801ff08:	f3c7 530a 	ubfx	r3, r7, #20, #11
 801ff0c:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 801ff10:	2b00      	cmp	r3, #0
 801ff12:	dd0b      	ble.n	801ff2c <sulp+0x3a>
 801ff14:	051b      	lsls	r3, r3, #20
 801ff16:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 801ff1a:	2400      	movs	r4, #0
 801ff1c:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 801ff20:	4622      	mov	r2, r4
 801ff22:	462b      	mov	r3, r5
 801ff24:	f7e0 fb40 	bl	80005a8 <__aeabi_dmul>
 801ff28:	4604      	mov	r4, r0
 801ff2a:	460d      	mov	r5, r1
 801ff2c:	4620      	mov	r0, r4
 801ff2e:	4629      	mov	r1, r5
 801ff30:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801ff34:	0000      	movs	r0, r0
	...

0801ff38 <_strtod_l>:
 801ff38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801ff3c:	b09f      	sub	sp, #124	@ 0x7c
 801ff3e:	460c      	mov	r4, r1
 801ff40:	9217      	str	r2, [sp, #92]	@ 0x5c
 801ff42:	2200      	movs	r2, #0
 801ff44:	921a      	str	r2, [sp, #104]	@ 0x68
 801ff46:	9005      	str	r0, [sp, #20]
 801ff48:	f04f 0a00 	mov.w	sl, #0
 801ff4c:	f04f 0b00 	mov.w	fp, #0
 801ff50:	460a      	mov	r2, r1
 801ff52:	9219      	str	r2, [sp, #100]	@ 0x64
 801ff54:	7811      	ldrb	r1, [r2, #0]
 801ff56:	292b      	cmp	r1, #43	@ 0x2b
 801ff58:	d048      	beq.n	801ffec <_strtod_l+0xb4>
 801ff5a:	d836      	bhi.n	801ffca <_strtod_l+0x92>
 801ff5c:	290d      	cmp	r1, #13
 801ff5e:	d830      	bhi.n	801ffc2 <_strtod_l+0x8a>
 801ff60:	2908      	cmp	r1, #8
 801ff62:	d830      	bhi.n	801ffc6 <_strtod_l+0x8e>
 801ff64:	2900      	cmp	r1, #0
 801ff66:	d039      	beq.n	801ffdc <_strtod_l+0xa4>
 801ff68:	2200      	movs	r2, #0
 801ff6a:	920e      	str	r2, [sp, #56]	@ 0x38
 801ff6c:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 801ff6e:	782a      	ldrb	r2, [r5, #0]
 801ff70:	2a30      	cmp	r2, #48	@ 0x30
 801ff72:	f040 80b0 	bne.w	80200d6 <_strtod_l+0x19e>
 801ff76:	786a      	ldrb	r2, [r5, #1]
 801ff78:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 801ff7c:	2a58      	cmp	r2, #88	@ 0x58
 801ff7e:	d16c      	bne.n	802005a <_strtod_l+0x122>
 801ff80:	9302      	str	r3, [sp, #8]
 801ff82:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801ff84:	9301      	str	r3, [sp, #4]
 801ff86:	ab1a      	add	r3, sp, #104	@ 0x68
 801ff88:	9300      	str	r3, [sp, #0]
 801ff8a:	4a8e      	ldr	r2, [pc, #568]	@ (80201c4 <_strtod_l+0x28c>)
 801ff8c:	9805      	ldr	r0, [sp, #20]
 801ff8e:	ab1b      	add	r3, sp, #108	@ 0x6c
 801ff90:	a919      	add	r1, sp, #100	@ 0x64
 801ff92:	f001 f8b7 	bl	8021104 <__gethex>
 801ff96:	f010 060f 	ands.w	r6, r0, #15
 801ff9a:	4604      	mov	r4, r0
 801ff9c:	d005      	beq.n	801ffaa <_strtod_l+0x72>
 801ff9e:	2e06      	cmp	r6, #6
 801ffa0:	d126      	bne.n	801fff0 <_strtod_l+0xb8>
 801ffa2:	3501      	adds	r5, #1
 801ffa4:	2300      	movs	r3, #0
 801ffa6:	9519      	str	r5, [sp, #100]	@ 0x64
 801ffa8:	930e      	str	r3, [sp, #56]	@ 0x38
 801ffaa:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 801ffac:	2b00      	cmp	r3, #0
 801ffae:	f040 857e 	bne.w	8020aae <_strtod_l+0xb76>
 801ffb2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801ffb4:	b1bb      	cbz	r3, 801ffe6 <_strtod_l+0xae>
 801ffb6:	4650      	mov	r0, sl
 801ffb8:	f10b 4100 	add.w	r1, fp, #2147483648	@ 0x80000000
 801ffbc:	b01f      	add	sp, #124	@ 0x7c
 801ffbe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801ffc2:	2920      	cmp	r1, #32
 801ffc4:	d1d0      	bne.n	801ff68 <_strtod_l+0x30>
 801ffc6:	3201      	adds	r2, #1
 801ffc8:	e7c3      	b.n	801ff52 <_strtod_l+0x1a>
 801ffca:	292d      	cmp	r1, #45	@ 0x2d
 801ffcc:	d1cc      	bne.n	801ff68 <_strtod_l+0x30>
 801ffce:	2101      	movs	r1, #1
 801ffd0:	910e      	str	r1, [sp, #56]	@ 0x38
 801ffd2:	1c51      	adds	r1, r2, #1
 801ffd4:	9119      	str	r1, [sp, #100]	@ 0x64
 801ffd6:	7852      	ldrb	r2, [r2, #1]
 801ffd8:	2a00      	cmp	r2, #0
 801ffda:	d1c7      	bne.n	801ff6c <_strtod_l+0x34>
 801ffdc:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 801ffde:	9419      	str	r4, [sp, #100]	@ 0x64
 801ffe0:	2b00      	cmp	r3, #0
 801ffe2:	f040 8562 	bne.w	8020aaa <_strtod_l+0xb72>
 801ffe6:	4650      	mov	r0, sl
 801ffe8:	4659      	mov	r1, fp
 801ffea:	e7e7      	b.n	801ffbc <_strtod_l+0x84>
 801ffec:	2100      	movs	r1, #0
 801ffee:	e7ef      	b.n	801ffd0 <_strtod_l+0x98>
 801fff0:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 801fff2:	b13a      	cbz	r2, 8020004 <_strtod_l+0xcc>
 801fff4:	2135      	movs	r1, #53	@ 0x35
 801fff6:	a81c      	add	r0, sp, #112	@ 0x70
 801fff8:	f002 f872 	bl	80220e0 <__copybits>
 801fffc:	991a      	ldr	r1, [sp, #104]	@ 0x68
 801fffe:	9805      	ldr	r0, [sp, #20]
 8020000:	f001 fc52 	bl	80218a8 <_Bfree>
 8020004:	3e01      	subs	r6, #1
 8020006:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 8020008:	2e04      	cmp	r6, #4
 802000a:	d806      	bhi.n	802001a <_strtod_l+0xe2>
 802000c:	e8df f006 	tbb	[pc, r6]
 8020010:	201d0314 	.word	0x201d0314
 8020014:	14          	.byte	0x14
 8020015:	00          	.byte	0x00
 8020016:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 802001a:	05e1      	lsls	r1, r4, #23
 802001c:	bf48      	it	mi
 802001e:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 8020022:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8020026:	0d1b      	lsrs	r3, r3, #20
 8020028:	051b      	lsls	r3, r3, #20
 802002a:	2b00      	cmp	r3, #0
 802002c:	d1bd      	bne.n	801ffaa <_strtod_l+0x72>
 802002e:	f000 ff75 	bl	8020f1c <__errno>
 8020032:	2322      	movs	r3, #34	@ 0x22
 8020034:	6003      	str	r3, [r0, #0]
 8020036:	e7b8      	b.n	801ffaa <_strtod_l+0x72>
 8020038:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 802003c:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 8020040:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8020044:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8020048:	e7e7      	b.n	802001a <_strtod_l+0xe2>
 802004a:	f8df b17c 	ldr.w	fp, [pc, #380]	@ 80201c8 <_strtod_l+0x290>
 802004e:	e7e4      	b.n	802001a <_strtod_l+0xe2>
 8020050:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 8020054:	f04f 3aff 	mov.w	sl, #4294967295
 8020058:	e7df      	b.n	802001a <_strtod_l+0xe2>
 802005a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 802005c:	1c5a      	adds	r2, r3, #1
 802005e:	9219      	str	r2, [sp, #100]	@ 0x64
 8020060:	785b      	ldrb	r3, [r3, #1]
 8020062:	2b30      	cmp	r3, #48	@ 0x30
 8020064:	d0f9      	beq.n	802005a <_strtod_l+0x122>
 8020066:	2b00      	cmp	r3, #0
 8020068:	d09f      	beq.n	801ffaa <_strtod_l+0x72>
 802006a:	2301      	movs	r3, #1
 802006c:	2700      	movs	r7, #0
 802006e:	9308      	str	r3, [sp, #32]
 8020070:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8020072:	930c      	str	r3, [sp, #48]	@ 0x30
 8020074:	970b      	str	r7, [sp, #44]	@ 0x2c
 8020076:	46b9      	mov	r9, r7
 8020078:	220a      	movs	r2, #10
 802007a:	9819      	ldr	r0, [sp, #100]	@ 0x64
 802007c:	7805      	ldrb	r5, [r0, #0]
 802007e:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 8020082:	b2d9      	uxtb	r1, r3
 8020084:	2909      	cmp	r1, #9
 8020086:	d928      	bls.n	80200da <_strtod_l+0x1a2>
 8020088:	4950      	ldr	r1, [pc, #320]	@ (80201cc <_strtod_l+0x294>)
 802008a:	2201      	movs	r2, #1
 802008c:	f000 fec5 	bl	8020e1a <strncmp>
 8020090:	2800      	cmp	r0, #0
 8020092:	d032      	beq.n	80200fa <_strtod_l+0x1c2>
 8020094:	2000      	movs	r0, #0
 8020096:	462a      	mov	r2, r5
 8020098:	900a      	str	r0, [sp, #40]	@ 0x28
 802009a:	464d      	mov	r5, r9
 802009c:	4603      	mov	r3, r0
 802009e:	2a65      	cmp	r2, #101	@ 0x65
 80200a0:	d001      	beq.n	80200a6 <_strtod_l+0x16e>
 80200a2:	2a45      	cmp	r2, #69	@ 0x45
 80200a4:	d114      	bne.n	80200d0 <_strtod_l+0x198>
 80200a6:	b91d      	cbnz	r5, 80200b0 <_strtod_l+0x178>
 80200a8:	9a08      	ldr	r2, [sp, #32]
 80200aa:	4302      	orrs	r2, r0
 80200ac:	d096      	beq.n	801ffdc <_strtod_l+0xa4>
 80200ae:	2500      	movs	r5, #0
 80200b0:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 80200b2:	1c62      	adds	r2, r4, #1
 80200b4:	9219      	str	r2, [sp, #100]	@ 0x64
 80200b6:	7862      	ldrb	r2, [r4, #1]
 80200b8:	2a2b      	cmp	r2, #43	@ 0x2b
 80200ba:	d07a      	beq.n	80201b2 <_strtod_l+0x27a>
 80200bc:	2a2d      	cmp	r2, #45	@ 0x2d
 80200be:	d07e      	beq.n	80201be <_strtod_l+0x286>
 80200c0:	f04f 0c00 	mov.w	ip, #0
 80200c4:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 80200c8:	2909      	cmp	r1, #9
 80200ca:	f240 8085 	bls.w	80201d8 <_strtod_l+0x2a0>
 80200ce:	9419      	str	r4, [sp, #100]	@ 0x64
 80200d0:	f04f 0800 	mov.w	r8, #0
 80200d4:	e0a5      	b.n	8020222 <_strtod_l+0x2ea>
 80200d6:	2300      	movs	r3, #0
 80200d8:	e7c8      	b.n	802006c <_strtod_l+0x134>
 80200da:	f1b9 0f08 	cmp.w	r9, #8
 80200de:	bfd8      	it	le
 80200e0:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 80200e2:	f100 0001 	add.w	r0, r0, #1
 80200e6:	bfda      	itte	le
 80200e8:	fb02 3301 	mlale	r3, r2, r1, r3
 80200ec:	930b      	strle	r3, [sp, #44]	@ 0x2c
 80200ee:	fb02 3707 	mlagt	r7, r2, r7, r3
 80200f2:	f109 0901 	add.w	r9, r9, #1
 80200f6:	9019      	str	r0, [sp, #100]	@ 0x64
 80200f8:	e7bf      	b.n	802007a <_strtod_l+0x142>
 80200fa:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80200fc:	1c5a      	adds	r2, r3, #1
 80200fe:	9219      	str	r2, [sp, #100]	@ 0x64
 8020100:	785a      	ldrb	r2, [r3, #1]
 8020102:	f1b9 0f00 	cmp.w	r9, #0
 8020106:	d03b      	beq.n	8020180 <_strtod_l+0x248>
 8020108:	900a      	str	r0, [sp, #40]	@ 0x28
 802010a:	464d      	mov	r5, r9
 802010c:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 8020110:	2b09      	cmp	r3, #9
 8020112:	d912      	bls.n	802013a <_strtod_l+0x202>
 8020114:	2301      	movs	r3, #1
 8020116:	e7c2      	b.n	802009e <_strtod_l+0x166>
 8020118:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 802011a:	1c5a      	adds	r2, r3, #1
 802011c:	9219      	str	r2, [sp, #100]	@ 0x64
 802011e:	785a      	ldrb	r2, [r3, #1]
 8020120:	3001      	adds	r0, #1
 8020122:	2a30      	cmp	r2, #48	@ 0x30
 8020124:	d0f8      	beq.n	8020118 <_strtod_l+0x1e0>
 8020126:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 802012a:	2b08      	cmp	r3, #8
 802012c:	f200 84c4 	bhi.w	8020ab8 <_strtod_l+0xb80>
 8020130:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8020132:	900a      	str	r0, [sp, #40]	@ 0x28
 8020134:	2000      	movs	r0, #0
 8020136:	930c      	str	r3, [sp, #48]	@ 0x30
 8020138:	4605      	mov	r5, r0
 802013a:	3a30      	subs	r2, #48	@ 0x30
 802013c:	f100 0301 	add.w	r3, r0, #1
 8020140:	d018      	beq.n	8020174 <_strtod_l+0x23c>
 8020142:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8020144:	4419      	add	r1, r3
 8020146:	910a      	str	r1, [sp, #40]	@ 0x28
 8020148:	462e      	mov	r6, r5
 802014a:	f04f 0e0a 	mov.w	lr, #10
 802014e:	1c71      	adds	r1, r6, #1
 8020150:	eba1 0c05 	sub.w	ip, r1, r5
 8020154:	4563      	cmp	r3, ip
 8020156:	dc15      	bgt.n	8020184 <_strtod_l+0x24c>
 8020158:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 802015c:	182b      	adds	r3, r5, r0
 802015e:	2b08      	cmp	r3, #8
 8020160:	f105 0501 	add.w	r5, r5, #1
 8020164:	4405      	add	r5, r0
 8020166:	dc1a      	bgt.n	802019e <_strtod_l+0x266>
 8020168:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 802016a:	230a      	movs	r3, #10
 802016c:	fb03 2301 	mla	r3, r3, r1, r2
 8020170:	930b      	str	r3, [sp, #44]	@ 0x2c
 8020172:	2300      	movs	r3, #0
 8020174:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8020176:	1c51      	adds	r1, r2, #1
 8020178:	9119      	str	r1, [sp, #100]	@ 0x64
 802017a:	7852      	ldrb	r2, [r2, #1]
 802017c:	4618      	mov	r0, r3
 802017e:	e7c5      	b.n	802010c <_strtod_l+0x1d4>
 8020180:	4648      	mov	r0, r9
 8020182:	e7ce      	b.n	8020122 <_strtod_l+0x1ea>
 8020184:	2e08      	cmp	r6, #8
 8020186:	dc05      	bgt.n	8020194 <_strtod_l+0x25c>
 8020188:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 802018a:	fb0e f606 	mul.w	r6, lr, r6
 802018e:	960b      	str	r6, [sp, #44]	@ 0x2c
 8020190:	460e      	mov	r6, r1
 8020192:	e7dc      	b.n	802014e <_strtod_l+0x216>
 8020194:	2910      	cmp	r1, #16
 8020196:	bfd8      	it	le
 8020198:	fb0e f707 	mulle.w	r7, lr, r7
 802019c:	e7f8      	b.n	8020190 <_strtod_l+0x258>
 802019e:	2b0f      	cmp	r3, #15
 80201a0:	bfdc      	itt	le
 80201a2:	230a      	movle	r3, #10
 80201a4:	fb03 2707 	mlale	r7, r3, r7, r2
 80201a8:	e7e3      	b.n	8020172 <_strtod_l+0x23a>
 80201aa:	2300      	movs	r3, #0
 80201ac:	930a      	str	r3, [sp, #40]	@ 0x28
 80201ae:	2301      	movs	r3, #1
 80201b0:	e77a      	b.n	80200a8 <_strtod_l+0x170>
 80201b2:	f04f 0c00 	mov.w	ip, #0
 80201b6:	1ca2      	adds	r2, r4, #2
 80201b8:	9219      	str	r2, [sp, #100]	@ 0x64
 80201ba:	78a2      	ldrb	r2, [r4, #2]
 80201bc:	e782      	b.n	80200c4 <_strtod_l+0x18c>
 80201be:	f04f 0c01 	mov.w	ip, #1
 80201c2:	e7f8      	b.n	80201b6 <_strtod_l+0x27e>
 80201c4:	080241c8 	.word	0x080241c8
 80201c8:	7ff00000 	.word	0x7ff00000
 80201cc:	0802404c 	.word	0x0802404c
 80201d0:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80201d2:	1c51      	adds	r1, r2, #1
 80201d4:	9119      	str	r1, [sp, #100]	@ 0x64
 80201d6:	7852      	ldrb	r2, [r2, #1]
 80201d8:	2a30      	cmp	r2, #48	@ 0x30
 80201da:	d0f9      	beq.n	80201d0 <_strtod_l+0x298>
 80201dc:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 80201e0:	2908      	cmp	r1, #8
 80201e2:	f63f af75 	bhi.w	80200d0 <_strtod_l+0x198>
 80201e6:	3a30      	subs	r2, #48	@ 0x30
 80201e8:	9209      	str	r2, [sp, #36]	@ 0x24
 80201ea:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80201ec:	920f      	str	r2, [sp, #60]	@ 0x3c
 80201ee:	f04f 080a 	mov.w	r8, #10
 80201f2:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80201f4:	1c56      	adds	r6, r2, #1
 80201f6:	9619      	str	r6, [sp, #100]	@ 0x64
 80201f8:	7852      	ldrb	r2, [r2, #1]
 80201fa:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 80201fe:	f1be 0f09 	cmp.w	lr, #9
 8020202:	d939      	bls.n	8020278 <_strtod_l+0x340>
 8020204:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8020206:	1a76      	subs	r6, r6, r1
 8020208:	2e08      	cmp	r6, #8
 802020a:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 802020e:	dc03      	bgt.n	8020218 <_strtod_l+0x2e0>
 8020210:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8020212:	4588      	cmp	r8, r1
 8020214:	bfa8      	it	ge
 8020216:	4688      	movge	r8, r1
 8020218:	f1bc 0f00 	cmp.w	ip, #0
 802021c:	d001      	beq.n	8020222 <_strtod_l+0x2ea>
 802021e:	f1c8 0800 	rsb	r8, r8, #0
 8020222:	2d00      	cmp	r5, #0
 8020224:	d14e      	bne.n	80202c4 <_strtod_l+0x38c>
 8020226:	9908      	ldr	r1, [sp, #32]
 8020228:	4308      	orrs	r0, r1
 802022a:	f47f aebe 	bne.w	801ffaa <_strtod_l+0x72>
 802022e:	2b00      	cmp	r3, #0
 8020230:	f47f aed4 	bne.w	801ffdc <_strtod_l+0xa4>
 8020234:	2a69      	cmp	r2, #105	@ 0x69
 8020236:	d028      	beq.n	802028a <_strtod_l+0x352>
 8020238:	dc25      	bgt.n	8020286 <_strtod_l+0x34e>
 802023a:	2a49      	cmp	r2, #73	@ 0x49
 802023c:	d025      	beq.n	802028a <_strtod_l+0x352>
 802023e:	2a4e      	cmp	r2, #78	@ 0x4e
 8020240:	f47f aecc 	bne.w	801ffdc <_strtod_l+0xa4>
 8020244:	4999      	ldr	r1, [pc, #612]	@ (80204ac <_strtod_l+0x574>)
 8020246:	a819      	add	r0, sp, #100	@ 0x64
 8020248:	f001 f97e 	bl	8021548 <__match>
 802024c:	2800      	cmp	r0, #0
 802024e:	f43f aec5 	beq.w	801ffdc <_strtod_l+0xa4>
 8020252:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8020254:	781b      	ldrb	r3, [r3, #0]
 8020256:	2b28      	cmp	r3, #40	@ 0x28
 8020258:	d12e      	bne.n	80202b8 <_strtod_l+0x380>
 802025a:	4995      	ldr	r1, [pc, #596]	@ (80204b0 <_strtod_l+0x578>)
 802025c:	aa1c      	add	r2, sp, #112	@ 0x70
 802025e:	a819      	add	r0, sp, #100	@ 0x64
 8020260:	f001 f986 	bl	8021570 <__hexnan>
 8020264:	2805      	cmp	r0, #5
 8020266:	d127      	bne.n	80202b8 <_strtod_l+0x380>
 8020268:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 802026a:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 802026e:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 8020272:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 8020276:	e698      	b.n	801ffaa <_strtod_l+0x72>
 8020278:	9909      	ldr	r1, [sp, #36]	@ 0x24
 802027a:	fb08 2101 	mla	r1, r8, r1, r2
 802027e:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 8020282:	9209      	str	r2, [sp, #36]	@ 0x24
 8020284:	e7b5      	b.n	80201f2 <_strtod_l+0x2ba>
 8020286:	2a6e      	cmp	r2, #110	@ 0x6e
 8020288:	e7da      	b.n	8020240 <_strtod_l+0x308>
 802028a:	498a      	ldr	r1, [pc, #552]	@ (80204b4 <_strtod_l+0x57c>)
 802028c:	a819      	add	r0, sp, #100	@ 0x64
 802028e:	f001 f95b 	bl	8021548 <__match>
 8020292:	2800      	cmp	r0, #0
 8020294:	f43f aea2 	beq.w	801ffdc <_strtod_l+0xa4>
 8020298:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 802029a:	4987      	ldr	r1, [pc, #540]	@ (80204b8 <_strtod_l+0x580>)
 802029c:	3b01      	subs	r3, #1
 802029e:	a819      	add	r0, sp, #100	@ 0x64
 80202a0:	9319      	str	r3, [sp, #100]	@ 0x64
 80202a2:	f001 f951 	bl	8021548 <__match>
 80202a6:	b910      	cbnz	r0, 80202ae <_strtod_l+0x376>
 80202a8:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80202aa:	3301      	adds	r3, #1
 80202ac:	9319      	str	r3, [sp, #100]	@ 0x64
 80202ae:	f8df b20c 	ldr.w	fp, [pc, #524]	@ 80204bc <_strtod_l+0x584>
 80202b2:	f04f 0a00 	mov.w	sl, #0
 80202b6:	e678      	b.n	801ffaa <_strtod_l+0x72>
 80202b8:	4881      	ldr	r0, [pc, #516]	@ (80204c0 <_strtod_l+0x588>)
 80202ba:	f000 fe6b 	bl	8020f94 <nan>
 80202be:	4682      	mov	sl, r0
 80202c0:	468b      	mov	fp, r1
 80202c2:	e672      	b.n	801ffaa <_strtod_l+0x72>
 80202c4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80202c6:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 80202c8:	eba8 0303 	sub.w	r3, r8, r3
 80202cc:	f1b9 0f00 	cmp.w	r9, #0
 80202d0:	bf08      	it	eq
 80202d2:	46a9      	moveq	r9, r5
 80202d4:	2d10      	cmp	r5, #16
 80202d6:	9309      	str	r3, [sp, #36]	@ 0x24
 80202d8:	462c      	mov	r4, r5
 80202da:	bfa8      	it	ge
 80202dc:	2410      	movge	r4, #16
 80202de:	f7e0 f8e9 	bl	80004b4 <__aeabi_ui2d>
 80202e2:	2d09      	cmp	r5, #9
 80202e4:	4682      	mov	sl, r0
 80202e6:	468b      	mov	fp, r1
 80202e8:	dc11      	bgt.n	802030e <_strtod_l+0x3d6>
 80202ea:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80202ec:	2b00      	cmp	r3, #0
 80202ee:	f43f ae5c 	beq.w	801ffaa <_strtod_l+0x72>
 80202f2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80202f4:	dd76      	ble.n	80203e4 <_strtod_l+0x4ac>
 80202f6:	2b16      	cmp	r3, #22
 80202f8:	dc5d      	bgt.n	80203b6 <_strtod_l+0x47e>
 80202fa:	4972      	ldr	r1, [pc, #456]	@ (80204c4 <_strtod_l+0x58c>)
 80202fc:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8020300:	e9d1 0100 	ldrd	r0, r1, [r1]
 8020304:	4652      	mov	r2, sl
 8020306:	465b      	mov	r3, fp
 8020308:	f7e0 f94e 	bl	80005a8 <__aeabi_dmul>
 802030c:	e7d7      	b.n	80202be <_strtod_l+0x386>
 802030e:	4b6d      	ldr	r3, [pc, #436]	@ (80204c4 <_strtod_l+0x58c>)
 8020310:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8020314:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 8020318:	f7e0 f946 	bl	80005a8 <__aeabi_dmul>
 802031c:	4682      	mov	sl, r0
 802031e:	4638      	mov	r0, r7
 8020320:	468b      	mov	fp, r1
 8020322:	f7e0 f8c7 	bl	80004b4 <__aeabi_ui2d>
 8020326:	4602      	mov	r2, r0
 8020328:	460b      	mov	r3, r1
 802032a:	4650      	mov	r0, sl
 802032c:	4659      	mov	r1, fp
 802032e:	f7df ff85 	bl	800023c <__adddf3>
 8020332:	2d0f      	cmp	r5, #15
 8020334:	4682      	mov	sl, r0
 8020336:	468b      	mov	fp, r1
 8020338:	ddd7      	ble.n	80202ea <_strtod_l+0x3b2>
 802033a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 802033c:	1b2c      	subs	r4, r5, r4
 802033e:	441c      	add	r4, r3
 8020340:	2c00      	cmp	r4, #0
 8020342:	f340 8093 	ble.w	802046c <_strtod_l+0x534>
 8020346:	f014 030f 	ands.w	r3, r4, #15
 802034a:	d00a      	beq.n	8020362 <_strtod_l+0x42a>
 802034c:	495d      	ldr	r1, [pc, #372]	@ (80204c4 <_strtod_l+0x58c>)
 802034e:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8020352:	4652      	mov	r2, sl
 8020354:	465b      	mov	r3, fp
 8020356:	e9d1 0100 	ldrd	r0, r1, [r1]
 802035a:	f7e0 f925 	bl	80005a8 <__aeabi_dmul>
 802035e:	4682      	mov	sl, r0
 8020360:	468b      	mov	fp, r1
 8020362:	f034 040f 	bics.w	r4, r4, #15
 8020366:	d073      	beq.n	8020450 <_strtod_l+0x518>
 8020368:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 802036c:	dd49      	ble.n	8020402 <_strtod_l+0x4ca>
 802036e:	2400      	movs	r4, #0
 8020370:	46a0      	mov	r8, r4
 8020372:	940b      	str	r4, [sp, #44]	@ 0x2c
 8020374:	46a1      	mov	r9, r4
 8020376:	9a05      	ldr	r2, [sp, #20]
 8020378:	f8df b140 	ldr.w	fp, [pc, #320]	@ 80204bc <_strtod_l+0x584>
 802037c:	2322      	movs	r3, #34	@ 0x22
 802037e:	6013      	str	r3, [r2, #0]
 8020380:	f04f 0a00 	mov.w	sl, #0
 8020384:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8020386:	2b00      	cmp	r3, #0
 8020388:	f43f ae0f 	beq.w	801ffaa <_strtod_l+0x72>
 802038c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 802038e:	9805      	ldr	r0, [sp, #20]
 8020390:	f001 fa8a 	bl	80218a8 <_Bfree>
 8020394:	9805      	ldr	r0, [sp, #20]
 8020396:	4649      	mov	r1, r9
 8020398:	f001 fa86 	bl	80218a8 <_Bfree>
 802039c:	9805      	ldr	r0, [sp, #20]
 802039e:	4641      	mov	r1, r8
 80203a0:	f001 fa82 	bl	80218a8 <_Bfree>
 80203a4:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80203a6:	9805      	ldr	r0, [sp, #20]
 80203a8:	f001 fa7e 	bl	80218a8 <_Bfree>
 80203ac:	9805      	ldr	r0, [sp, #20]
 80203ae:	4621      	mov	r1, r4
 80203b0:	f001 fa7a 	bl	80218a8 <_Bfree>
 80203b4:	e5f9      	b.n	801ffaa <_strtod_l+0x72>
 80203b6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80203b8:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 80203bc:	4293      	cmp	r3, r2
 80203be:	dbbc      	blt.n	802033a <_strtod_l+0x402>
 80203c0:	4c40      	ldr	r4, [pc, #256]	@ (80204c4 <_strtod_l+0x58c>)
 80203c2:	f1c5 050f 	rsb	r5, r5, #15
 80203c6:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 80203ca:	4652      	mov	r2, sl
 80203cc:	465b      	mov	r3, fp
 80203ce:	e9d1 0100 	ldrd	r0, r1, [r1]
 80203d2:	f7e0 f8e9 	bl	80005a8 <__aeabi_dmul>
 80203d6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80203d8:	1b5d      	subs	r5, r3, r5
 80203da:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 80203de:	e9d4 2300 	ldrd	r2, r3, [r4]
 80203e2:	e791      	b.n	8020308 <_strtod_l+0x3d0>
 80203e4:	3316      	adds	r3, #22
 80203e6:	dba8      	blt.n	802033a <_strtod_l+0x402>
 80203e8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80203ea:	eba3 0808 	sub.w	r8, r3, r8
 80203ee:	4b35      	ldr	r3, [pc, #212]	@ (80204c4 <_strtod_l+0x58c>)
 80203f0:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 80203f4:	e9d8 2300 	ldrd	r2, r3, [r8]
 80203f8:	4650      	mov	r0, sl
 80203fa:	4659      	mov	r1, fp
 80203fc:	f7e0 f9fe 	bl	80007fc <__aeabi_ddiv>
 8020400:	e75d      	b.n	80202be <_strtod_l+0x386>
 8020402:	2300      	movs	r3, #0
 8020404:	4f30      	ldr	r7, [pc, #192]	@ (80204c8 <_strtod_l+0x590>)
 8020406:	1124      	asrs	r4, r4, #4
 8020408:	4650      	mov	r0, sl
 802040a:	4659      	mov	r1, fp
 802040c:	461e      	mov	r6, r3
 802040e:	2c01      	cmp	r4, #1
 8020410:	dc21      	bgt.n	8020456 <_strtod_l+0x51e>
 8020412:	b10b      	cbz	r3, 8020418 <_strtod_l+0x4e0>
 8020414:	4682      	mov	sl, r0
 8020416:	468b      	mov	fp, r1
 8020418:	492b      	ldr	r1, [pc, #172]	@ (80204c8 <_strtod_l+0x590>)
 802041a:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 802041e:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 8020422:	4652      	mov	r2, sl
 8020424:	465b      	mov	r3, fp
 8020426:	e9d1 0100 	ldrd	r0, r1, [r1]
 802042a:	f7e0 f8bd 	bl	80005a8 <__aeabi_dmul>
 802042e:	4b23      	ldr	r3, [pc, #140]	@ (80204bc <_strtod_l+0x584>)
 8020430:	460a      	mov	r2, r1
 8020432:	400b      	ands	r3, r1
 8020434:	4925      	ldr	r1, [pc, #148]	@ (80204cc <_strtod_l+0x594>)
 8020436:	428b      	cmp	r3, r1
 8020438:	4682      	mov	sl, r0
 802043a:	d898      	bhi.n	802036e <_strtod_l+0x436>
 802043c:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 8020440:	428b      	cmp	r3, r1
 8020442:	bf86      	itte	hi
 8020444:	f8df b088 	ldrhi.w	fp, [pc, #136]	@ 80204d0 <_strtod_l+0x598>
 8020448:	f04f 3aff 	movhi.w	sl, #4294967295
 802044c:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 8020450:	2300      	movs	r3, #0
 8020452:	9308      	str	r3, [sp, #32]
 8020454:	e076      	b.n	8020544 <_strtod_l+0x60c>
 8020456:	07e2      	lsls	r2, r4, #31
 8020458:	d504      	bpl.n	8020464 <_strtod_l+0x52c>
 802045a:	e9d7 2300 	ldrd	r2, r3, [r7]
 802045e:	f7e0 f8a3 	bl	80005a8 <__aeabi_dmul>
 8020462:	2301      	movs	r3, #1
 8020464:	3601      	adds	r6, #1
 8020466:	1064      	asrs	r4, r4, #1
 8020468:	3708      	adds	r7, #8
 802046a:	e7d0      	b.n	802040e <_strtod_l+0x4d6>
 802046c:	d0f0      	beq.n	8020450 <_strtod_l+0x518>
 802046e:	4264      	negs	r4, r4
 8020470:	f014 020f 	ands.w	r2, r4, #15
 8020474:	d00a      	beq.n	802048c <_strtod_l+0x554>
 8020476:	4b13      	ldr	r3, [pc, #76]	@ (80204c4 <_strtod_l+0x58c>)
 8020478:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 802047c:	4650      	mov	r0, sl
 802047e:	4659      	mov	r1, fp
 8020480:	e9d3 2300 	ldrd	r2, r3, [r3]
 8020484:	f7e0 f9ba 	bl	80007fc <__aeabi_ddiv>
 8020488:	4682      	mov	sl, r0
 802048a:	468b      	mov	fp, r1
 802048c:	1124      	asrs	r4, r4, #4
 802048e:	d0df      	beq.n	8020450 <_strtod_l+0x518>
 8020490:	2c1f      	cmp	r4, #31
 8020492:	dd1f      	ble.n	80204d4 <_strtod_l+0x59c>
 8020494:	2400      	movs	r4, #0
 8020496:	46a0      	mov	r8, r4
 8020498:	940b      	str	r4, [sp, #44]	@ 0x2c
 802049a:	46a1      	mov	r9, r4
 802049c:	9a05      	ldr	r2, [sp, #20]
 802049e:	2322      	movs	r3, #34	@ 0x22
 80204a0:	f04f 0a00 	mov.w	sl, #0
 80204a4:	f04f 0b00 	mov.w	fp, #0
 80204a8:	6013      	str	r3, [r2, #0]
 80204aa:	e76b      	b.n	8020384 <_strtod_l+0x44c>
 80204ac:	08024057 	.word	0x08024057
 80204b0:	080241b4 	.word	0x080241b4
 80204b4:	0802404e 	.word	0x0802404e
 80204b8:	08024051 	.word	0x08024051
 80204bc:	7ff00000 	.word	0x7ff00000
 80204c0:	0802417e 	.word	0x0802417e
 80204c4:	08024340 	.word	0x08024340
 80204c8:	08024318 	.word	0x08024318
 80204cc:	7ca00000 	.word	0x7ca00000
 80204d0:	7fefffff 	.word	0x7fefffff
 80204d4:	f014 0310 	ands.w	r3, r4, #16
 80204d8:	bf18      	it	ne
 80204da:	236a      	movne	r3, #106	@ 0x6a
 80204dc:	4e78      	ldr	r6, [pc, #480]	@ (80206c0 <_strtod_l+0x788>)
 80204de:	9308      	str	r3, [sp, #32]
 80204e0:	4650      	mov	r0, sl
 80204e2:	4659      	mov	r1, fp
 80204e4:	2300      	movs	r3, #0
 80204e6:	07e7      	lsls	r7, r4, #31
 80204e8:	d504      	bpl.n	80204f4 <_strtod_l+0x5bc>
 80204ea:	e9d6 2300 	ldrd	r2, r3, [r6]
 80204ee:	f7e0 f85b 	bl	80005a8 <__aeabi_dmul>
 80204f2:	2301      	movs	r3, #1
 80204f4:	1064      	asrs	r4, r4, #1
 80204f6:	f106 0608 	add.w	r6, r6, #8
 80204fa:	d1f4      	bne.n	80204e6 <_strtod_l+0x5ae>
 80204fc:	b10b      	cbz	r3, 8020502 <_strtod_l+0x5ca>
 80204fe:	4682      	mov	sl, r0
 8020500:	468b      	mov	fp, r1
 8020502:	9b08      	ldr	r3, [sp, #32]
 8020504:	b1b3      	cbz	r3, 8020534 <_strtod_l+0x5fc>
 8020506:	f3cb 520a 	ubfx	r2, fp, #20, #11
 802050a:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 802050e:	2b00      	cmp	r3, #0
 8020510:	4659      	mov	r1, fp
 8020512:	dd0f      	ble.n	8020534 <_strtod_l+0x5fc>
 8020514:	2b1f      	cmp	r3, #31
 8020516:	dd58      	ble.n	80205ca <_strtod_l+0x692>
 8020518:	2b34      	cmp	r3, #52	@ 0x34
 802051a:	bfde      	ittt	le
 802051c:	f04f 33ff 	movle.w	r3, #4294967295
 8020520:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 8020524:	4093      	lslle	r3, r2
 8020526:	f04f 0a00 	mov.w	sl, #0
 802052a:	bfcc      	ite	gt
 802052c:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 8020530:	ea03 0b01 	andle.w	fp, r3, r1
 8020534:	2200      	movs	r2, #0
 8020536:	2300      	movs	r3, #0
 8020538:	4650      	mov	r0, sl
 802053a:	4659      	mov	r1, fp
 802053c:	f7e0 fa9c 	bl	8000a78 <__aeabi_dcmpeq>
 8020540:	2800      	cmp	r0, #0
 8020542:	d1a7      	bne.n	8020494 <_strtod_l+0x55c>
 8020544:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8020546:	9300      	str	r3, [sp, #0]
 8020548:	990c      	ldr	r1, [sp, #48]	@ 0x30
 802054a:	9805      	ldr	r0, [sp, #20]
 802054c:	462b      	mov	r3, r5
 802054e:	464a      	mov	r2, r9
 8020550:	f001 fa12 	bl	8021978 <__s2b>
 8020554:	900b      	str	r0, [sp, #44]	@ 0x2c
 8020556:	2800      	cmp	r0, #0
 8020558:	f43f af09 	beq.w	802036e <_strtod_l+0x436>
 802055c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 802055e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8020560:	2a00      	cmp	r2, #0
 8020562:	eba3 0308 	sub.w	r3, r3, r8
 8020566:	bfa8      	it	ge
 8020568:	2300      	movge	r3, #0
 802056a:	9312      	str	r3, [sp, #72]	@ 0x48
 802056c:	2400      	movs	r4, #0
 802056e:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8020572:	9316      	str	r3, [sp, #88]	@ 0x58
 8020574:	46a0      	mov	r8, r4
 8020576:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8020578:	9805      	ldr	r0, [sp, #20]
 802057a:	6859      	ldr	r1, [r3, #4]
 802057c:	f001 f954 	bl	8021828 <_Balloc>
 8020580:	4681      	mov	r9, r0
 8020582:	2800      	cmp	r0, #0
 8020584:	f43f aef7 	beq.w	8020376 <_strtod_l+0x43e>
 8020588:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 802058a:	691a      	ldr	r2, [r3, #16]
 802058c:	3202      	adds	r2, #2
 802058e:	f103 010c 	add.w	r1, r3, #12
 8020592:	0092      	lsls	r2, r2, #2
 8020594:	300c      	adds	r0, #12
 8020596:	f000 fcee 	bl	8020f76 <memcpy>
 802059a:	ab1c      	add	r3, sp, #112	@ 0x70
 802059c:	9301      	str	r3, [sp, #4]
 802059e:	ab1b      	add	r3, sp, #108	@ 0x6c
 80205a0:	9300      	str	r3, [sp, #0]
 80205a2:	9805      	ldr	r0, [sp, #20]
 80205a4:	4652      	mov	r2, sl
 80205a6:	465b      	mov	r3, fp
 80205a8:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 80205ac:	f001 fd10 	bl	8021fd0 <__d2b>
 80205b0:	901a      	str	r0, [sp, #104]	@ 0x68
 80205b2:	2800      	cmp	r0, #0
 80205b4:	f43f aedf 	beq.w	8020376 <_strtod_l+0x43e>
 80205b8:	9805      	ldr	r0, [sp, #20]
 80205ba:	2101      	movs	r1, #1
 80205bc:	f001 fa72 	bl	8021aa4 <__i2b>
 80205c0:	4680      	mov	r8, r0
 80205c2:	b948      	cbnz	r0, 80205d8 <_strtod_l+0x6a0>
 80205c4:	f04f 0800 	mov.w	r8, #0
 80205c8:	e6d5      	b.n	8020376 <_strtod_l+0x43e>
 80205ca:	f04f 32ff 	mov.w	r2, #4294967295
 80205ce:	fa02 f303 	lsl.w	r3, r2, r3
 80205d2:	ea03 0a0a 	and.w	sl, r3, sl
 80205d6:	e7ad      	b.n	8020534 <_strtod_l+0x5fc>
 80205d8:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 80205da:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 80205dc:	2d00      	cmp	r5, #0
 80205de:	bfab      	itete	ge
 80205e0:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 80205e2:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 80205e4:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 80205e6:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 80205e8:	bfac      	ite	ge
 80205ea:	18ef      	addge	r7, r5, r3
 80205ec:	1b5e      	sublt	r6, r3, r5
 80205ee:	9b08      	ldr	r3, [sp, #32]
 80205f0:	1aed      	subs	r5, r5, r3
 80205f2:	4415      	add	r5, r2
 80205f4:	4b33      	ldr	r3, [pc, #204]	@ (80206c4 <_strtod_l+0x78c>)
 80205f6:	3d01      	subs	r5, #1
 80205f8:	429d      	cmp	r5, r3
 80205fa:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 80205fe:	da50      	bge.n	80206a2 <_strtod_l+0x76a>
 8020600:	1b5b      	subs	r3, r3, r5
 8020602:	2b1f      	cmp	r3, #31
 8020604:	eba2 0203 	sub.w	r2, r2, r3
 8020608:	f04f 0101 	mov.w	r1, #1
 802060c:	dc3d      	bgt.n	802068a <_strtod_l+0x752>
 802060e:	fa01 f303 	lsl.w	r3, r1, r3
 8020612:	9313      	str	r3, [sp, #76]	@ 0x4c
 8020614:	2300      	movs	r3, #0
 8020616:	9310      	str	r3, [sp, #64]	@ 0x40
 8020618:	18bd      	adds	r5, r7, r2
 802061a:	9b08      	ldr	r3, [sp, #32]
 802061c:	42af      	cmp	r7, r5
 802061e:	4416      	add	r6, r2
 8020620:	441e      	add	r6, r3
 8020622:	463b      	mov	r3, r7
 8020624:	bfa8      	it	ge
 8020626:	462b      	movge	r3, r5
 8020628:	42b3      	cmp	r3, r6
 802062a:	bfa8      	it	ge
 802062c:	4633      	movge	r3, r6
 802062e:	2b00      	cmp	r3, #0
 8020630:	bfc2      	ittt	gt
 8020632:	1aed      	subgt	r5, r5, r3
 8020634:	1af6      	subgt	r6, r6, r3
 8020636:	1aff      	subgt	r7, r7, r3
 8020638:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 802063a:	2b00      	cmp	r3, #0
 802063c:	dd16      	ble.n	802066c <_strtod_l+0x734>
 802063e:	4641      	mov	r1, r8
 8020640:	9805      	ldr	r0, [sp, #20]
 8020642:	461a      	mov	r2, r3
 8020644:	f001 fae6 	bl	8021c14 <__pow5mult>
 8020648:	4680      	mov	r8, r0
 802064a:	2800      	cmp	r0, #0
 802064c:	d0ba      	beq.n	80205c4 <_strtod_l+0x68c>
 802064e:	4601      	mov	r1, r0
 8020650:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8020652:	9805      	ldr	r0, [sp, #20]
 8020654:	f001 fa3c 	bl	8021ad0 <__multiply>
 8020658:	900a      	str	r0, [sp, #40]	@ 0x28
 802065a:	2800      	cmp	r0, #0
 802065c:	f43f ae8b 	beq.w	8020376 <_strtod_l+0x43e>
 8020660:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8020662:	9805      	ldr	r0, [sp, #20]
 8020664:	f001 f920 	bl	80218a8 <_Bfree>
 8020668:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 802066a:	931a      	str	r3, [sp, #104]	@ 0x68
 802066c:	2d00      	cmp	r5, #0
 802066e:	dc1d      	bgt.n	80206ac <_strtod_l+0x774>
 8020670:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8020672:	2b00      	cmp	r3, #0
 8020674:	dd28      	ble.n	80206c8 <_strtod_l+0x790>
 8020676:	4649      	mov	r1, r9
 8020678:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 802067a:	9805      	ldr	r0, [sp, #20]
 802067c:	f001 faca 	bl	8021c14 <__pow5mult>
 8020680:	4681      	mov	r9, r0
 8020682:	bb08      	cbnz	r0, 80206c8 <_strtod_l+0x790>
 8020684:	f04f 0900 	mov.w	r9, #0
 8020688:	e675      	b.n	8020376 <_strtod_l+0x43e>
 802068a:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 802068e:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 8020692:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 8020696:	35e2      	adds	r5, #226	@ 0xe2
 8020698:	fa01 f305 	lsl.w	r3, r1, r5
 802069c:	9310      	str	r3, [sp, #64]	@ 0x40
 802069e:	9113      	str	r1, [sp, #76]	@ 0x4c
 80206a0:	e7ba      	b.n	8020618 <_strtod_l+0x6e0>
 80206a2:	2300      	movs	r3, #0
 80206a4:	9310      	str	r3, [sp, #64]	@ 0x40
 80206a6:	2301      	movs	r3, #1
 80206a8:	9313      	str	r3, [sp, #76]	@ 0x4c
 80206aa:	e7b5      	b.n	8020618 <_strtod_l+0x6e0>
 80206ac:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80206ae:	9805      	ldr	r0, [sp, #20]
 80206b0:	462a      	mov	r2, r5
 80206b2:	f001 fb09 	bl	8021cc8 <__lshift>
 80206b6:	901a      	str	r0, [sp, #104]	@ 0x68
 80206b8:	2800      	cmp	r0, #0
 80206ba:	d1d9      	bne.n	8020670 <_strtod_l+0x738>
 80206bc:	e65b      	b.n	8020376 <_strtod_l+0x43e>
 80206be:	bf00      	nop
 80206c0:	080241e0 	.word	0x080241e0
 80206c4:	fffffc02 	.word	0xfffffc02
 80206c8:	2e00      	cmp	r6, #0
 80206ca:	dd07      	ble.n	80206dc <_strtod_l+0x7a4>
 80206cc:	4649      	mov	r1, r9
 80206ce:	9805      	ldr	r0, [sp, #20]
 80206d0:	4632      	mov	r2, r6
 80206d2:	f001 faf9 	bl	8021cc8 <__lshift>
 80206d6:	4681      	mov	r9, r0
 80206d8:	2800      	cmp	r0, #0
 80206da:	d0d3      	beq.n	8020684 <_strtod_l+0x74c>
 80206dc:	2f00      	cmp	r7, #0
 80206de:	dd08      	ble.n	80206f2 <_strtod_l+0x7ba>
 80206e0:	4641      	mov	r1, r8
 80206e2:	9805      	ldr	r0, [sp, #20]
 80206e4:	463a      	mov	r2, r7
 80206e6:	f001 faef 	bl	8021cc8 <__lshift>
 80206ea:	4680      	mov	r8, r0
 80206ec:	2800      	cmp	r0, #0
 80206ee:	f43f ae42 	beq.w	8020376 <_strtod_l+0x43e>
 80206f2:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80206f4:	9805      	ldr	r0, [sp, #20]
 80206f6:	464a      	mov	r2, r9
 80206f8:	f001 fb6e 	bl	8021dd8 <__mdiff>
 80206fc:	4604      	mov	r4, r0
 80206fe:	2800      	cmp	r0, #0
 8020700:	f43f ae39 	beq.w	8020376 <_strtod_l+0x43e>
 8020704:	68c3      	ldr	r3, [r0, #12]
 8020706:	930f      	str	r3, [sp, #60]	@ 0x3c
 8020708:	2300      	movs	r3, #0
 802070a:	60c3      	str	r3, [r0, #12]
 802070c:	4641      	mov	r1, r8
 802070e:	f001 fb47 	bl	8021da0 <__mcmp>
 8020712:	2800      	cmp	r0, #0
 8020714:	da3d      	bge.n	8020792 <_strtod_l+0x85a>
 8020716:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8020718:	ea53 030a 	orrs.w	r3, r3, sl
 802071c:	d163      	bne.n	80207e6 <_strtod_l+0x8ae>
 802071e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8020722:	2b00      	cmp	r3, #0
 8020724:	d15f      	bne.n	80207e6 <_strtod_l+0x8ae>
 8020726:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 802072a:	0d1b      	lsrs	r3, r3, #20
 802072c:	051b      	lsls	r3, r3, #20
 802072e:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8020732:	d958      	bls.n	80207e6 <_strtod_l+0x8ae>
 8020734:	6963      	ldr	r3, [r4, #20]
 8020736:	b913      	cbnz	r3, 802073e <_strtod_l+0x806>
 8020738:	6923      	ldr	r3, [r4, #16]
 802073a:	2b01      	cmp	r3, #1
 802073c:	dd53      	ble.n	80207e6 <_strtod_l+0x8ae>
 802073e:	4621      	mov	r1, r4
 8020740:	2201      	movs	r2, #1
 8020742:	9805      	ldr	r0, [sp, #20]
 8020744:	f001 fac0 	bl	8021cc8 <__lshift>
 8020748:	4641      	mov	r1, r8
 802074a:	4604      	mov	r4, r0
 802074c:	f001 fb28 	bl	8021da0 <__mcmp>
 8020750:	2800      	cmp	r0, #0
 8020752:	dd48      	ble.n	80207e6 <_strtod_l+0x8ae>
 8020754:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8020758:	9a08      	ldr	r2, [sp, #32]
 802075a:	0d1b      	lsrs	r3, r3, #20
 802075c:	051b      	lsls	r3, r3, #20
 802075e:	2a00      	cmp	r2, #0
 8020760:	d062      	beq.n	8020828 <_strtod_l+0x8f0>
 8020762:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8020766:	d85f      	bhi.n	8020828 <_strtod_l+0x8f0>
 8020768:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 802076c:	f67f ae96 	bls.w	802049c <_strtod_l+0x564>
 8020770:	4ba3      	ldr	r3, [pc, #652]	@ (8020a00 <_strtod_l+0xac8>)
 8020772:	4650      	mov	r0, sl
 8020774:	4659      	mov	r1, fp
 8020776:	2200      	movs	r2, #0
 8020778:	f7df ff16 	bl	80005a8 <__aeabi_dmul>
 802077c:	4ba1      	ldr	r3, [pc, #644]	@ (8020a04 <_strtod_l+0xacc>)
 802077e:	400b      	ands	r3, r1
 8020780:	4682      	mov	sl, r0
 8020782:	468b      	mov	fp, r1
 8020784:	2b00      	cmp	r3, #0
 8020786:	f47f ae01 	bne.w	802038c <_strtod_l+0x454>
 802078a:	9a05      	ldr	r2, [sp, #20]
 802078c:	2322      	movs	r3, #34	@ 0x22
 802078e:	6013      	str	r3, [r2, #0]
 8020790:	e5fc      	b.n	802038c <_strtod_l+0x454>
 8020792:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 8020796:	d165      	bne.n	8020864 <_strtod_l+0x92c>
 8020798:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 802079a:	f3cb 0313 	ubfx	r3, fp, #0, #20
 802079e:	b35a      	cbz	r2, 80207f8 <_strtod_l+0x8c0>
 80207a0:	4a99      	ldr	r2, [pc, #612]	@ (8020a08 <_strtod_l+0xad0>)
 80207a2:	4293      	cmp	r3, r2
 80207a4:	d12b      	bne.n	80207fe <_strtod_l+0x8c6>
 80207a6:	9b08      	ldr	r3, [sp, #32]
 80207a8:	4651      	mov	r1, sl
 80207aa:	b303      	cbz	r3, 80207ee <_strtod_l+0x8b6>
 80207ac:	4b95      	ldr	r3, [pc, #596]	@ (8020a04 <_strtod_l+0xacc>)
 80207ae:	465a      	mov	r2, fp
 80207b0:	4013      	ands	r3, r2
 80207b2:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 80207b6:	f04f 32ff 	mov.w	r2, #4294967295
 80207ba:	d81b      	bhi.n	80207f4 <_strtod_l+0x8bc>
 80207bc:	0d1b      	lsrs	r3, r3, #20
 80207be:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 80207c2:	fa02 f303 	lsl.w	r3, r2, r3
 80207c6:	4299      	cmp	r1, r3
 80207c8:	d119      	bne.n	80207fe <_strtod_l+0x8c6>
 80207ca:	4b90      	ldr	r3, [pc, #576]	@ (8020a0c <_strtod_l+0xad4>)
 80207cc:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80207ce:	429a      	cmp	r2, r3
 80207d0:	d102      	bne.n	80207d8 <_strtod_l+0x8a0>
 80207d2:	3101      	adds	r1, #1
 80207d4:	f43f adcf 	beq.w	8020376 <_strtod_l+0x43e>
 80207d8:	4b8a      	ldr	r3, [pc, #552]	@ (8020a04 <_strtod_l+0xacc>)
 80207da:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80207dc:	401a      	ands	r2, r3
 80207de:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 80207e2:	f04f 0a00 	mov.w	sl, #0
 80207e6:	9b08      	ldr	r3, [sp, #32]
 80207e8:	2b00      	cmp	r3, #0
 80207ea:	d1c1      	bne.n	8020770 <_strtod_l+0x838>
 80207ec:	e5ce      	b.n	802038c <_strtod_l+0x454>
 80207ee:	f04f 33ff 	mov.w	r3, #4294967295
 80207f2:	e7e8      	b.n	80207c6 <_strtod_l+0x88e>
 80207f4:	4613      	mov	r3, r2
 80207f6:	e7e6      	b.n	80207c6 <_strtod_l+0x88e>
 80207f8:	ea53 030a 	orrs.w	r3, r3, sl
 80207fc:	d0aa      	beq.n	8020754 <_strtod_l+0x81c>
 80207fe:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8020800:	b1db      	cbz	r3, 802083a <_strtod_l+0x902>
 8020802:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8020804:	4213      	tst	r3, r2
 8020806:	d0ee      	beq.n	80207e6 <_strtod_l+0x8ae>
 8020808:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 802080a:	9a08      	ldr	r2, [sp, #32]
 802080c:	4650      	mov	r0, sl
 802080e:	4659      	mov	r1, fp
 8020810:	b1bb      	cbz	r3, 8020842 <_strtod_l+0x90a>
 8020812:	f7ff fb6e 	bl	801fef2 <sulp>
 8020816:	4602      	mov	r2, r0
 8020818:	460b      	mov	r3, r1
 802081a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 802081e:	f7df fd0d 	bl	800023c <__adddf3>
 8020822:	4682      	mov	sl, r0
 8020824:	468b      	mov	fp, r1
 8020826:	e7de      	b.n	80207e6 <_strtod_l+0x8ae>
 8020828:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 802082c:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8020830:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8020834:	f04f 3aff 	mov.w	sl, #4294967295
 8020838:	e7d5      	b.n	80207e6 <_strtod_l+0x8ae>
 802083a:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 802083c:	ea13 0f0a 	tst.w	r3, sl
 8020840:	e7e1      	b.n	8020806 <_strtod_l+0x8ce>
 8020842:	f7ff fb56 	bl	801fef2 <sulp>
 8020846:	4602      	mov	r2, r0
 8020848:	460b      	mov	r3, r1
 802084a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 802084e:	f7df fcf3 	bl	8000238 <__aeabi_dsub>
 8020852:	2200      	movs	r2, #0
 8020854:	2300      	movs	r3, #0
 8020856:	4682      	mov	sl, r0
 8020858:	468b      	mov	fp, r1
 802085a:	f7e0 f90d 	bl	8000a78 <__aeabi_dcmpeq>
 802085e:	2800      	cmp	r0, #0
 8020860:	d0c1      	beq.n	80207e6 <_strtod_l+0x8ae>
 8020862:	e61b      	b.n	802049c <_strtod_l+0x564>
 8020864:	4641      	mov	r1, r8
 8020866:	4620      	mov	r0, r4
 8020868:	f001 fc0a 	bl	8022080 <__ratio>
 802086c:	2200      	movs	r2, #0
 802086e:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8020872:	4606      	mov	r6, r0
 8020874:	460f      	mov	r7, r1
 8020876:	f7e0 f913 	bl	8000aa0 <__aeabi_dcmple>
 802087a:	2800      	cmp	r0, #0
 802087c:	d06d      	beq.n	802095a <_strtod_l+0xa22>
 802087e:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8020880:	2b00      	cmp	r3, #0
 8020882:	d178      	bne.n	8020976 <_strtod_l+0xa3e>
 8020884:	f1ba 0f00 	cmp.w	sl, #0
 8020888:	d156      	bne.n	8020938 <_strtod_l+0xa00>
 802088a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 802088c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8020890:	2b00      	cmp	r3, #0
 8020892:	d158      	bne.n	8020946 <_strtod_l+0xa0e>
 8020894:	4b5e      	ldr	r3, [pc, #376]	@ (8020a10 <_strtod_l+0xad8>)
 8020896:	2200      	movs	r2, #0
 8020898:	4630      	mov	r0, r6
 802089a:	4639      	mov	r1, r7
 802089c:	f7e0 f8f6 	bl	8000a8c <__aeabi_dcmplt>
 80208a0:	2800      	cmp	r0, #0
 80208a2:	d157      	bne.n	8020954 <_strtod_l+0xa1c>
 80208a4:	4630      	mov	r0, r6
 80208a6:	4639      	mov	r1, r7
 80208a8:	4b5a      	ldr	r3, [pc, #360]	@ (8020a14 <_strtod_l+0xadc>)
 80208aa:	2200      	movs	r2, #0
 80208ac:	f7df fe7c 	bl	80005a8 <__aeabi_dmul>
 80208b0:	4606      	mov	r6, r0
 80208b2:	460f      	mov	r7, r1
 80208b4:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 80208b8:	9606      	str	r6, [sp, #24]
 80208ba:	9307      	str	r3, [sp, #28]
 80208bc:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80208c0:	4d50      	ldr	r5, [pc, #320]	@ (8020a04 <_strtod_l+0xacc>)
 80208c2:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 80208c6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80208c8:	401d      	ands	r5, r3
 80208ca:	4b53      	ldr	r3, [pc, #332]	@ (8020a18 <_strtod_l+0xae0>)
 80208cc:	429d      	cmp	r5, r3
 80208ce:	f040 80a9 	bne.w	8020a24 <_strtod_l+0xaec>
 80208d2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80208d4:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 80208d8:	4650      	mov	r0, sl
 80208da:	4659      	mov	r1, fp
 80208dc:	f001 fb0e 	bl	8021efc <__ulp>
 80208e0:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80208e4:	f7df fe60 	bl	80005a8 <__aeabi_dmul>
 80208e8:	4652      	mov	r2, sl
 80208ea:	465b      	mov	r3, fp
 80208ec:	f7df fca6 	bl	800023c <__adddf3>
 80208f0:	460b      	mov	r3, r1
 80208f2:	4944      	ldr	r1, [pc, #272]	@ (8020a04 <_strtod_l+0xacc>)
 80208f4:	4a49      	ldr	r2, [pc, #292]	@ (8020a1c <_strtod_l+0xae4>)
 80208f6:	4019      	ands	r1, r3
 80208f8:	4291      	cmp	r1, r2
 80208fa:	4682      	mov	sl, r0
 80208fc:	d942      	bls.n	8020984 <_strtod_l+0xa4c>
 80208fe:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8020900:	4b42      	ldr	r3, [pc, #264]	@ (8020a0c <_strtod_l+0xad4>)
 8020902:	429a      	cmp	r2, r3
 8020904:	d103      	bne.n	802090e <_strtod_l+0x9d6>
 8020906:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8020908:	3301      	adds	r3, #1
 802090a:	f43f ad34 	beq.w	8020376 <_strtod_l+0x43e>
 802090e:	f8df b0fc 	ldr.w	fp, [pc, #252]	@ 8020a0c <_strtod_l+0xad4>
 8020912:	f04f 3aff 	mov.w	sl, #4294967295
 8020916:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8020918:	9805      	ldr	r0, [sp, #20]
 802091a:	f000 ffc5 	bl	80218a8 <_Bfree>
 802091e:	9805      	ldr	r0, [sp, #20]
 8020920:	4649      	mov	r1, r9
 8020922:	f000 ffc1 	bl	80218a8 <_Bfree>
 8020926:	9805      	ldr	r0, [sp, #20]
 8020928:	4641      	mov	r1, r8
 802092a:	f000 ffbd 	bl	80218a8 <_Bfree>
 802092e:	9805      	ldr	r0, [sp, #20]
 8020930:	4621      	mov	r1, r4
 8020932:	f000 ffb9 	bl	80218a8 <_Bfree>
 8020936:	e61e      	b.n	8020576 <_strtod_l+0x63e>
 8020938:	f1ba 0f01 	cmp.w	sl, #1
 802093c:	d103      	bne.n	8020946 <_strtod_l+0xa0e>
 802093e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8020940:	2b00      	cmp	r3, #0
 8020942:	f43f adab 	beq.w	802049c <_strtod_l+0x564>
 8020946:	4b36      	ldr	r3, [pc, #216]	@ (8020a20 <_strtod_l+0xae8>)
 8020948:	4f31      	ldr	r7, [pc, #196]	@ (8020a10 <_strtod_l+0xad8>)
 802094a:	2200      	movs	r2, #0
 802094c:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8020950:	2600      	movs	r6, #0
 8020952:	e7b3      	b.n	80208bc <_strtod_l+0x984>
 8020954:	4f2f      	ldr	r7, [pc, #188]	@ (8020a14 <_strtod_l+0xadc>)
 8020956:	2600      	movs	r6, #0
 8020958:	e7ac      	b.n	80208b4 <_strtod_l+0x97c>
 802095a:	4b2e      	ldr	r3, [pc, #184]	@ (8020a14 <_strtod_l+0xadc>)
 802095c:	4630      	mov	r0, r6
 802095e:	4639      	mov	r1, r7
 8020960:	2200      	movs	r2, #0
 8020962:	f7df fe21 	bl	80005a8 <__aeabi_dmul>
 8020966:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8020968:	4606      	mov	r6, r0
 802096a:	460f      	mov	r7, r1
 802096c:	2b00      	cmp	r3, #0
 802096e:	d0a1      	beq.n	80208b4 <_strtod_l+0x97c>
 8020970:	e9cd 6706 	strd	r6, r7, [sp, #24]
 8020974:	e7a2      	b.n	80208bc <_strtod_l+0x984>
 8020976:	4b26      	ldr	r3, [pc, #152]	@ (8020a10 <_strtod_l+0xad8>)
 8020978:	2200      	movs	r2, #0
 802097a:	e9cd 2306 	strd	r2, r3, [sp, #24]
 802097e:	4616      	mov	r6, r2
 8020980:	461f      	mov	r7, r3
 8020982:	e79b      	b.n	80208bc <_strtod_l+0x984>
 8020984:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 8020988:	9b08      	ldr	r3, [sp, #32]
 802098a:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 802098e:	2b00      	cmp	r3, #0
 8020990:	d1c1      	bne.n	8020916 <_strtod_l+0x9de>
 8020992:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8020996:	0d1b      	lsrs	r3, r3, #20
 8020998:	051b      	lsls	r3, r3, #20
 802099a:	429d      	cmp	r5, r3
 802099c:	d1bb      	bne.n	8020916 <_strtod_l+0x9de>
 802099e:	4630      	mov	r0, r6
 80209a0:	4639      	mov	r1, r7
 80209a2:	f7e0 fb15 	bl	8000fd0 <__aeabi_d2lz>
 80209a6:	f7df fdd1 	bl	800054c <__aeabi_l2d>
 80209aa:	4602      	mov	r2, r0
 80209ac:	460b      	mov	r3, r1
 80209ae:	4630      	mov	r0, r6
 80209b0:	4639      	mov	r1, r7
 80209b2:	f7df fc41 	bl	8000238 <__aeabi_dsub>
 80209b6:	460b      	mov	r3, r1
 80209b8:	4602      	mov	r2, r0
 80209ba:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 80209be:	f3cb 0613 	ubfx	r6, fp, #0, #20
 80209c2:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80209c4:	ea46 060a 	orr.w	r6, r6, sl
 80209c8:	431e      	orrs	r6, r3
 80209ca:	d068      	beq.n	8020a9e <_strtod_l+0xb66>
 80209cc:	a308      	add	r3, pc, #32	@ (adr r3, 80209f0 <_strtod_l+0xab8>)
 80209ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80209d2:	f7e0 f85b 	bl	8000a8c <__aeabi_dcmplt>
 80209d6:	2800      	cmp	r0, #0
 80209d8:	f47f acd8 	bne.w	802038c <_strtod_l+0x454>
 80209dc:	a306      	add	r3, pc, #24	@ (adr r3, 80209f8 <_strtod_l+0xac0>)
 80209de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80209e2:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80209e6:	f7e0 f86f 	bl	8000ac8 <__aeabi_dcmpgt>
 80209ea:	2800      	cmp	r0, #0
 80209ec:	d093      	beq.n	8020916 <_strtod_l+0x9de>
 80209ee:	e4cd      	b.n	802038c <_strtod_l+0x454>
 80209f0:	94a03595 	.word	0x94a03595
 80209f4:	3fdfffff 	.word	0x3fdfffff
 80209f8:	35afe535 	.word	0x35afe535
 80209fc:	3fe00000 	.word	0x3fe00000
 8020a00:	39500000 	.word	0x39500000
 8020a04:	7ff00000 	.word	0x7ff00000
 8020a08:	000fffff 	.word	0x000fffff
 8020a0c:	7fefffff 	.word	0x7fefffff
 8020a10:	3ff00000 	.word	0x3ff00000
 8020a14:	3fe00000 	.word	0x3fe00000
 8020a18:	7fe00000 	.word	0x7fe00000
 8020a1c:	7c9fffff 	.word	0x7c9fffff
 8020a20:	bff00000 	.word	0xbff00000
 8020a24:	9b08      	ldr	r3, [sp, #32]
 8020a26:	b323      	cbz	r3, 8020a72 <_strtod_l+0xb3a>
 8020a28:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 8020a2c:	d821      	bhi.n	8020a72 <_strtod_l+0xb3a>
 8020a2e:	a328      	add	r3, pc, #160	@ (adr r3, 8020ad0 <_strtod_l+0xb98>)
 8020a30:	e9d3 2300 	ldrd	r2, r3, [r3]
 8020a34:	4630      	mov	r0, r6
 8020a36:	4639      	mov	r1, r7
 8020a38:	f7e0 f832 	bl	8000aa0 <__aeabi_dcmple>
 8020a3c:	b1a0      	cbz	r0, 8020a68 <_strtod_l+0xb30>
 8020a3e:	4639      	mov	r1, r7
 8020a40:	4630      	mov	r0, r6
 8020a42:	f7e0 f873 	bl	8000b2c <__aeabi_d2uiz>
 8020a46:	2801      	cmp	r0, #1
 8020a48:	bf38      	it	cc
 8020a4a:	2001      	movcc	r0, #1
 8020a4c:	f7df fd32 	bl	80004b4 <__aeabi_ui2d>
 8020a50:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8020a52:	4606      	mov	r6, r0
 8020a54:	460f      	mov	r7, r1
 8020a56:	b9fb      	cbnz	r3, 8020a98 <_strtod_l+0xb60>
 8020a58:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8020a5c:	9014      	str	r0, [sp, #80]	@ 0x50
 8020a5e:	9315      	str	r3, [sp, #84]	@ 0x54
 8020a60:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 8020a64:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8020a68:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8020a6a:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 8020a6e:	1b5b      	subs	r3, r3, r5
 8020a70:	9311      	str	r3, [sp, #68]	@ 0x44
 8020a72:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8020a76:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 8020a7a:	f001 fa3f 	bl	8021efc <__ulp>
 8020a7e:	4602      	mov	r2, r0
 8020a80:	460b      	mov	r3, r1
 8020a82:	4650      	mov	r0, sl
 8020a84:	4659      	mov	r1, fp
 8020a86:	f7df fd8f 	bl	80005a8 <__aeabi_dmul>
 8020a8a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8020a8e:	f7df fbd5 	bl	800023c <__adddf3>
 8020a92:	4682      	mov	sl, r0
 8020a94:	468b      	mov	fp, r1
 8020a96:	e777      	b.n	8020988 <_strtod_l+0xa50>
 8020a98:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 8020a9c:	e7e0      	b.n	8020a60 <_strtod_l+0xb28>
 8020a9e:	a30e      	add	r3, pc, #56	@ (adr r3, 8020ad8 <_strtod_l+0xba0>)
 8020aa0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8020aa4:	f7df fff2 	bl	8000a8c <__aeabi_dcmplt>
 8020aa8:	e79f      	b.n	80209ea <_strtod_l+0xab2>
 8020aaa:	2300      	movs	r3, #0
 8020aac:	930e      	str	r3, [sp, #56]	@ 0x38
 8020aae:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 8020ab0:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8020ab2:	6013      	str	r3, [r2, #0]
 8020ab4:	f7ff ba7d 	b.w	801ffb2 <_strtod_l+0x7a>
 8020ab8:	2a65      	cmp	r2, #101	@ 0x65
 8020aba:	f43f ab76 	beq.w	80201aa <_strtod_l+0x272>
 8020abe:	2a45      	cmp	r2, #69	@ 0x45
 8020ac0:	f43f ab73 	beq.w	80201aa <_strtod_l+0x272>
 8020ac4:	2301      	movs	r3, #1
 8020ac6:	f7ff bbae 	b.w	8020226 <_strtod_l+0x2ee>
 8020aca:	bf00      	nop
 8020acc:	f3af 8000 	nop.w
 8020ad0:	ffc00000 	.word	0xffc00000
 8020ad4:	41dfffff 	.word	0x41dfffff
 8020ad8:	94a03595 	.word	0x94a03595
 8020adc:	3fcfffff 	.word	0x3fcfffff

08020ae0 <strtod>:
 8020ae0:	460a      	mov	r2, r1
 8020ae2:	4601      	mov	r1, r0
 8020ae4:	4802      	ldr	r0, [pc, #8]	@ (8020af0 <strtod+0x10>)
 8020ae6:	4b03      	ldr	r3, [pc, #12]	@ (8020af4 <strtod+0x14>)
 8020ae8:	6800      	ldr	r0, [r0, #0]
 8020aea:	f7ff ba25 	b.w	801ff38 <_strtod_l>
 8020aee:	bf00      	nop
 8020af0:	200002d4 	.word	0x200002d4
 8020af4:	20000168 	.word	0x20000168

08020af8 <_strtol_l.isra.0>:
 8020af8:	2b24      	cmp	r3, #36	@ 0x24
 8020afa:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8020afe:	4686      	mov	lr, r0
 8020b00:	4690      	mov	r8, r2
 8020b02:	d801      	bhi.n	8020b08 <_strtol_l.isra.0+0x10>
 8020b04:	2b01      	cmp	r3, #1
 8020b06:	d106      	bne.n	8020b16 <_strtol_l.isra.0+0x1e>
 8020b08:	f000 fa08 	bl	8020f1c <__errno>
 8020b0c:	2316      	movs	r3, #22
 8020b0e:	6003      	str	r3, [r0, #0]
 8020b10:	2000      	movs	r0, #0
 8020b12:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8020b16:	4834      	ldr	r0, [pc, #208]	@ (8020be8 <_strtol_l.isra.0+0xf0>)
 8020b18:	460d      	mov	r5, r1
 8020b1a:	462a      	mov	r2, r5
 8020b1c:	f815 4b01 	ldrb.w	r4, [r5], #1
 8020b20:	5d06      	ldrb	r6, [r0, r4]
 8020b22:	f016 0608 	ands.w	r6, r6, #8
 8020b26:	d1f8      	bne.n	8020b1a <_strtol_l.isra.0+0x22>
 8020b28:	2c2d      	cmp	r4, #45	@ 0x2d
 8020b2a:	d110      	bne.n	8020b4e <_strtol_l.isra.0+0x56>
 8020b2c:	782c      	ldrb	r4, [r5, #0]
 8020b2e:	2601      	movs	r6, #1
 8020b30:	1c95      	adds	r5, r2, #2
 8020b32:	f033 0210 	bics.w	r2, r3, #16
 8020b36:	d115      	bne.n	8020b64 <_strtol_l.isra.0+0x6c>
 8020b38:	2c30      	cmp	r4, #48	@ 0x30
 8020b3a:	d10d      	bne.n	8020b58 <_strtol_l.isra.0+0x60>
 8020b3c:	782a      	ldrb	r2, [r5, #0]
 8020b3e:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8020b42:	2a58      	cmp	r2, #88	@ 0x58
 8020b44:	d108      	bne.n	8020b58 <_strtol_l.isra.0+0x60>
 8020b46:	786c      	ldrb	r4, [r5, #1]
 8020b48:	3502      	adds	r5, #2
 8020b4a:	2310      	movs	r3, #16
 8020b4c:	e00a      	b.n	8020b64 <_strtol_l.isra.0+0x6c>
 8020b4e:	2c2b      	cmp	r4, #43	@ 0x2b
 8020b50:	bf04      	itt	eq
 8020b52:	782c      	ldrbeq	r4, [r5, #0]
 8020b54:	1c95      	addeq	r5, r2, #2
 8020b56:	e7ec      	b.n	8020b32 <_strtol_l.isra.0+0x3a>
 8020b58:	2b00      	cmp	r3, #0
 8020b5a:	d1f6      	bne.n	8020b4a <_strtol_l.isra.0+0x52>
 8020b5c:	2c30      	cmp	r4, #48	@ 0x30
 8020b5e:	bf14      	ite	ne
 8020b60:	230a      	movne	r3, #10
 8020b62:	2308      	moveq	r3, #8
 8020b64:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8020b68:	f10c 3cff 	add.w	ip, ip, #4294967295
 8020b6c:	2200      	movs	r2, #0
 8020b6e:	fbbc f9f3 	udiv	r9, ip, r3
 8020b72:	4610      	mov	r0, r2
 8020b74:	fb03 ca19 	mls	sl, r3, r9, ip
 8020b78:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8020b7c:	2f09      	cmp	r7, #9
 8020b7e:	d80f      	bhi.n	8020ba0 <_strtol_l.isra.0+0xa8>
 8020b80:	463c      	mov	r4, r7
 8020b82:	42a3      	cmp	r3, r4
 8020b84:	dd1b      	ble.n	8020bbe <_strtol_l.isra.0+0xc6>
 8020b86:	1c57      	adds	r7, r2, #1
 8020b88:	d007      	beq.n	8020b9a <_strtol_l.isra.0+0xa2>
 8020b8a:	4581      	cmp	r9, r0
 8020b8c:	d314      	bcc.n	8020bb8 <_strtol_l.isra.0+0xc0>
 8020b8e:	d101      	bne.n	8020b94 <_strtol_l.isra.0+0x9c>
 8020b90:	45a2      	cmp	sl, r4
 8020b92:	db11      	blt.n	8020bb8 <_strtol_l.isra.0+0xc0>
 8020b94:	fb00 4003 	mla	r0, r0, r3, r4
 8020b98:	2201      	movs	r2, #1
 8020b9a:	f815 4b01 	ldrb.w	r4, [r5], #1
 8020b9e:	e7eb      	b.n	8020b78 <_strtol_l.isra.0+0x80>
 8020ba0:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8020ba4:	2f19      	cmp	r7, #25
 8020ba6:	d801      	bhi.n	8020bac <_strtol_l.isra.0+0xb4>
 8020ba8:	3c37      	subs	r4, #55	@ 0x37
 8020baa:	e7ea      	b.n	8020b82 <_strtol_l.isra.0+0x8a>
 8020bac:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8020bb0:	2f19      	cmp	r7, #25
 8020bb2:	d804      	bhi.n	8020bbe <_strtol_l.isra.0+0xc6>
 8020bb4:	3c57      	subs	r4, #87	@ 0x57
 8020bb6:	e7e4      	b.n	8020b82 <_strtol_l.isra.0+0x8a>
 8020bb8:	f04f 32ff 	mov.w	r2, #4294967295
 8020bbc:	e7ed      	b.n	8020b9a <_strtol_l.isra.0+0xa2>
 8020bbe:	1c53      	adds	r3, r2, #1
 8020bc0:	d108      	bne.n	8020bd4 <_strtol_l.isra.0+0xdc>
 8020bc2:	2322      	movs	r3, #34	@ 0x22
 8020bc4:	f8ce 3000 	str.w	r3, [lr]
 8020bc8:	4660      	mov	r0, ip
 8020bca:	f1b8 0f00 	cmp.w	r8, #0
 8020bce:	d0a0      	beq.n	8020b12 <_strtol_l.isra.0+0x1a>
 8020bd0:	1e69      	subs	r1, r5, #1
 8020bd2:	e006      	b.n	8020be2 <_strtol_l.isra.0+0xea>
 8020bd4:	b106      	cbz	r6, 8020bd8 <_strtol_l.isra.0+0xe0>
 8020bd6:	4240      	negs	r0, r0
 8020bd8:	f1b8 0f00 	cmp.w	r8, #0
 8020bdc:	d099      	beq.n	8020b12 <_strtol_l.isra.0+0x1a>
 8020bde:	2a00      	cmp	r2, #0
 8020be0:	d1f6      	bne.n	8020bd0 <_strtol_l.isra.0+0xd8>
 8020be2:	f8c8 1000 	str.w	r1, [r8]
 8020be6:	e794      	b.n	8020b12 <_strtol_l.isra.0+0x1a>
 8020be8:	08024209 	.word	0x08024209

08020bec <strtol>:
 8020bec:	4613      	mov	r3, r2
 8020bee:	460a      	mov	r2, r1
 8020bf0:	4601      	mov	r1, r0
 8020bf2:	4802      	ldr	r0, [pc, #8]	@ (8020bfc <strtol+0x10>)
 8020bf4:	6800      	ldr	r0, [r0, #0]
 8020bf6:	f7ff bf7f 	b.w	8020af8 <_strtol_l.isra.0>
 8020bfa:	bf00      	nop
 8020bfc:	200002d4 	.word	0x200002d4

08020c00 <std>:
 8020c00:	2300      	movs	r3, #0
 8020c02:	b510      	push	{r4, lr}
 8020c04:	4604      	mov	r4, r0
 8020c06:	e9c0 3300 	strd	r3, r3, [r0]
 8020c0a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8020c0e:	6083      	str	r3, [r0, #8]
 8020c10:	8181      	strh	r1, [r0, #12]
 8020c12:	6643      	str	r3, [r0, #100]	@ 0x64
 8020c14:	81c2      	strh	r2, [r0, #14]
 8020c16:	6183      	str	r3, [r0, #24]
 8020c18:	4619      	mov	r1, r3
 8020c1a:	2208      	movs	r2, #8
 8020c1c:	305c      	adds	r0, #92	@ 0x5c
 8020c1e:	f000 f8f4 	bl	8020e0a <memset>
 8020c22:	4b0d      	ldr	r3, [pc, #52]	@ (8020c58 <std+0x58>)
 8020c24:	6263      	str	r3, [r4, #36]	@ 0x24
 8020c26:	4b0d      	ldr	r3, [pc, #52]	@ (8020c5c <std+0x5c>)
 8020c28:	62a3      	str	r3, [r4, #40]	@ 0x28
 8020c2a:	4b0d      	ldr	r3, [pc, #52]	@ (8020c60 <std+0x60>)
 8020c2c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8020c2e:	4b0d      	ldr	r3, [pc, #52]	@ (8020c64 <std+0x64>)
 8020c30:	6323      	str	r3, [r4, #48]	@ 0x30
 8020c32:	4b0d      	ldr	r3, [pc, #52]	@ (8020c68 <std+0x68>)
 8020c34:	6224      	str	r4, [r4, #32]
 8020c36:	429c      	cmp	r4, r3
 8020c38:	d006      	beq.n	8020c48 <std+0x48>
 8020c3a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8020c3e:	4294      	cmp	r4, r2
 8020c40:	d002      	beq.n	8020c48 <std+0x48>
 8020c42:	33d0      	adds	r3, #208	@ 0xd0
 8020c44:	429c      	cmp	r4, r3
 8020c46:	d105      	bne.n	8020c54 <std+0x54>
 8020c48:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8020c4c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8020c50:	f000 b98e 	b.w	8020f70 <__retarget_lock_init_recursive>
 8020c54:	bd10      	pop	{r4, pc}
 8020c56:	bf00      	nop
 8020c58:	08020d85 	.word	0x08020d85
 8020c5c:	08020da7 	.word	0x08020da7
 8020c60:	08020ddf 	.word	0x08020ddf
 8020c64:	08020e03 	.word	0x08020e03
 8020c68:	2000279c 	.word	0x2000279c

08020c6c <stdio_exit_handler>:
 8020c6c:	4a02      	ldr	r2, [pc, #8]	@ (8020c78 <stdio_exit_handler+0xc>)
 8020c6e:	4903      	ldr	r1, [pc, #12]	@ (8020c7c <stdio_exit_handler+0x10>)
 8020c70:	4803      	ldr	r0, [pc, #12]	@ (8020c80 <stdio_exit_handler+0x14>)
 8020c72:	f000 b869 	b.w	8020d48 <_fwalk_sglue>
 8020c76:	bf00      	nop
 8020c78:	2000015c 	.word	0x2000015c
 8020c7c:	08022285 	.word	0x08022285
 8020c80:	200002d8 	.word	0x200002d8

08020c84 <cleanup_stdio>:
 8020c84:	6841      	ldr	r1, [r0, #4]
 8020c86:	4b0c      	ldr	r3, [pc, #48]	@ (8020cb8 <cleanup_stdio+0x34>)
 8020c88:	4299      	cmp	r1, r3
 8020c8a:	b510      	push	{r4, lr}
 8020c8c:	4604      	mov	r4, r0
 8020c8e:	d001      	beq.n	8020c94 <cleanup_stdio+0x10>
 8020c90:	f001 faf8 	bl	8022284 <_fflush_r>
 8020c94:	68a1      	ldr	r1, [r4, #8]
 8020c96:	4b09      	ldr	r3, [pc, #36]	@ (8020cbc <cleanup_stdio+0x38>)
 8020c98:	4299      	cmp	r1, r3
 8020c9a:	d002      	beq.n	8020ca2 <cleanup_stdio+0x1e>
 8020c9c:	4620      	mov	r0, r4
 8020c9e:	f001 faf1 	bl	8022284 <_fflush_r>
 8020ca2:	68e1      	ldr	r1, [r4, #12]
 8020ca4:	4b06      	ldr	r3, [pc, #24]	@ (8020cc0 <cleanup_stdio+0x3c>)
 8020ca6:	4299      	cmp	r1, r3
 8020ca8:	d004      	beq.n	8020cb4 <cleanup_stdio+0x30>
 8020caa:	4620      	mov	r0, r4
 8020cac:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8020cb0:	f001 bae8 	b.w	8022284 <_fflush_r>
 8020cb4:	bd10      	pop	{r4, pc}
 8020cb6:	bf00      	nop
 8020cb8:	2000279c 	.word	0x2000279c
 8020cbc:	20002804 	.word	0x20002804
 8020cc0:	2000286c 	.word	0x2000286c

08020cc4 <global_stdio_init.part.0>:
 8020cc4:	b510      	push	{r4, lr}
 8020cc6:	4b0b      	ldr	r3, [pc, #44]	@ (8020cf4 <global_stdio_init.part.0+0x30>)
 8020cc8:	4c0b      	ldr	r4, [pc, #44]	@ (8020cf8 <global_stdio_init.part.0+0x34>)
 8020cca:	4a0c      	ldr	r2, [pc, #48]	@ (8020cfc <global_stdio_init.part.0+0x38>)
 8020ccc:	601a      	str	r2, [r3, #0]
 8020cce:	4620      	mov	r0, r4
 8020cd0:	2200      	movs	r2, #0
 8020cd2:	2104      	movs	r1, #4
 8020cd4:	f7ff ff94 	bl	8020c00 <std>
 8020cd8:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8020cdc:	2201      	movs	r2, #1
 8020cde:	2109      	movs	r1, #9
 8020ce0:	f7ff ff8e 	bl	8020c00 <std>
 8020ce4:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8020ce8:	2202      	movs	r2, #2
 8020cea:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8020cee:	2112      	movs	r1, #18
 8020cf0:	f7ff bf86 	b.w	8020c00 <std>
 8020cf4:	200028d4 	.word	0x200028d4
 8020cf8:	2000279c 	.word	0x2000279c
 8020cfc:	08020c6d 	.word	0x08020c6d

08020d00 <__sfp_lock_acquire>:
 8020d00:	4801      	ldr	r0, [pc, #4]	@ (8020d08 <__sfp_lock_acquire+0x8>)
 8020d02:	f000 b936 	b.w	8020f72 <__retarget_lock_acquire_recursive>
 8020d06:	bf00      	nop
 8020d08:	200028dd 	.word	0x200028dd

08020d0c <__sfp_lock_release>:
 8020d0c:	4801      	ldr	r0, [pc, #4]	@ (8020d14 <__sfp_lock_release+0x8>)
 8020d0e:	f000 b931 	b.w	8020f74 <__retarget_lock_release_recursive>
 8020d12:	bf00      	nop
 8020d14:	200028dd 	.word	0x200028dd

08020d18 <__sinit>:
 8020d18:	b510      	push	{r4, lr}
 8020d1a:	4604      	mov	r4, r0
 8020d1c:	f7ff fff0 	bl	8020d00 <__sfp_lock_acquire>
 8020d20:	6a23      	ldr	r3, [r4, #32]
 8020d22:	b11b      	cbz	r3, 8020d2c <__sinit+0x14>
 8020d24:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8020d28:	f7ff bff0 	b.w	8020d0c <__sfp_lock_release>
 8020d2c:	4b04      	ldr	r3, [pc, #16]	@ (8020d40 <__sinit+0x28>)
 8020d2e:	6223      	str	r3, [r4, #32]
 8020d30:	4b04      	ldr	r3, [pc, #16]	@ (8020d44 <__sinit+0x2c>)
 8020d32:	681b      	ldr	r3, [r3, #0]
 8020d34:	2b00      	cmp	r3, #0
 8020d36:	d1f5      	bne.n	8020d24 <__sinit+0xc>
 8020d38:	f7ff ffc4 	bl	8020cc4 <global_stdio_init.part.0>
 8020d3c:	e7f2      	b.n	8020d24 <__sinit+0xc>
 8020d3e:	bf00      	nop
 8020d40:	08020c85 	.word	0x08020c85
 8020d44:	200028d4 	.word	0x200028d4

08020d48 <_fwalk_sglue>:
 8020d48:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8020d4c:	4607      	mov	r7, r0
 8020d4e:	4688      	mov	r8, r1
 8020d50:	4614      	mov	r4, r2
 8020d52:	2600      	movs	r6, #0
 8020d54:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8020d58:	f1b9 0901 	subs.w	r9, r9, #1
 8020d5c:	d505      	bpl.n	8020d6a <_fwalk_sglue+0x22>
 8020d5e:	6824      	ldr	r4, [r4, #0]
 8020d60:	2c00      	cmp	r4, #0
 8020d62:	d1f7      	bne.n	8020d54 <_fwalk_sglue+0xc>
 8020d64:	4630      	mov	r0, r6
 8020d66:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8020d6a:	89ab      	ldrh	r3, [r5, #12]
 8020d6c:	2b01      	cmp	r3, #1
 8020d6e:	d907      	bls.n	8020d80 <_fwalk_sglue+0x38>
 8020d70:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8020d74:	3301      	adds	r3, #1
 8020d76:	d003      	beq.n	8020d80 <_fwalk_sglue+0x38>
 8020d78:	4629      	mov	r1, r5
 8020d7a:	4638      	mov	r0, r7
 8020d7c:	47c0      	blx	r8
 8020d7e:	4306      	orrs	r6, r0
 8020d80:	3568      	adds	r5, #104	@ 0x68
 8020d82:	e7e9      	b.n	8020d58 <_fwalk_sglue+0x10>

08020d84 <__sread>:
 8020d84:	b510      	push	{r4, lr}
 8020d86:	460c      	mov	r4, r1
 8020d88:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8020d8c:	f000 f8a2 	bl	8020ed4 <_read_r>
 8020d90:	2800      	cmp	r0, #0
 8020d92:	bfab      	itete	ge
 8020d94:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8020d96:	89a3      	ldrhlt	r3, [r4, #12]
 8020d98:	181b      	addge	r3, r3, r0
 8020d9a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8020d9e:	bfac      	ite	ge
 8020da0:	6563      	strge	r3, [r4, #84]	@ 0x54
 8020da2:	81a3      	strhlt	r3, [r4, #12]
 8020da4:	bd10      	pop	{r4, pc}

08020da6 <__swrite>:
 8020da6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8020daa:	461f      	mov	r7, r3
 8020dac:	898b      	ldrh	r3, [r1, #12]
 8020dae:	05db      	lsls	r3, r3, #23
 8020db0:	4605      	mov	r5, r0
 8020db2:	460c      	mov	r4, r1
 8020db4:	4616      	mov	r6, r2
 8020db6:	d505      	bpl.n	8020dc4 <__swrite+0x1e>
 8020db8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8020dbc:	2302      	movs	r3, #2
 8020dbe:	2200      	movs	r2, #0
 8020dc0:	f000 f876 	bl	8020eb0 <_lseek_r>
 8020dc4:	89a3      	ldrh	r3, [r4, #12]
 8020dc6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8020dca:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8020dce:	81a3      	strh	r3, [r4, #12]
 8020dd0:	4632      	mov	r2, r6
 8020dd2:	463b      	mov	r3, r7
 8020dd4:	4628      	mov	r0, r5
 8020dd6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8020dda:	f000 b88d 	b.w	8020ef8 <_write_r>

08020dde <__sseek>:
 8020dde:	b510      	push	{r4, lr}
 8020de0:	460c      	mov	r4, r1
 8020de2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8020de6:	f000 f863 	bl	8020eb0 <_lseek_r>
 8020dea:	1c43      	adds	r3, r0, #1
 8020dec:	89a3      	ldrh	r3, [r4, #12]
 8020dee:	bf15      	itete	ne
 8020df0:	6560      	strne	r0, [r4, #84]	@ 0x54
 8020df2:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8020df6:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8020dfa:	81a3      	strheq	r3, [r4, #12]
 8020dfc:	bf18      	it	ne
 8020dfe:	81a3      	strhne	r3, [r4, #12]
 8020e00:	bd10      	pop	{r4, pc}

08020e02 <__sclose>:
 8020e02:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8020e06:	f000 b843 	b.w	8020e90 <_close_r>

08020e0a <memset>:
 8020e0a:	4402      	add	r2, r0
 8020e0c:	4603      	mov	r3, r0
 8020e0e:	4293      	cmp	r3, r2
 8020e10:	d100      	bne.n	8020e14 <memset+0xa>
 8020e12:	4770      	bx	lr
 8020e14:	f803 1b01 	strb.w	r1, [r3], #1
 8020e18:	e7f9      	b.n	8020e0e <memset+0x4>

08020e1a <strncmp>:
 8020e1a:	b510      	push	{r4, lr}
 8020e1c:	b16a      	cbz	r2, 8020e3a <strncmp+0x20>
 8020e1e:	3901      	subs	r1, #1
 8020e20:	1884      	adds	r4, r0, r2
 8020e22:	f810 2b01 	ldrb.w	r2, [r0], #1
 8020e26:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8020e2a:	429a      	cmp	r2, r3
 8020e2c:	d103      	bne.n	8020e36 <strncmp+0x1c>
 8020e2e:	42a0      	cmp	r0, r4
 8020e30:	d001      	beq.n	8020e36 <strncmp+0x1c>
 8020e32:	2a00      	cmp	r2, #0
 8020e34:	d1f5      	bne.n	8020e22 <strncmp+0x8>
 8020e36:	1ad0      	subs	r0, r2, r3
 8020e38:	bd10      	pop	{r4, pc}
 8020e3a:	4610      	mov	r0, r2
 8020e3c:	e7fc      	b.n	8020e38 <strncmp+0x1e>

08020e3e <strncpy>:
 8020e3e:	b510      	push	{r4, lr}
 8020e40:	3901      	subs	r1, #1
 8020e42:	4603      	mov	r3, r0
 8020e44:	b132      	cbz	r2, 8020e54 <strncpy+0x16>
 8020e46:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8020e4a:	f803 4b01 	strb.w	r4, [r3], #1
 8020e4e:	3a01      	subs	r2, #1
 8020e50:	2c00      	cmp	r4, #0
 8020e52:	d1f7      	bne.n	8020e44 <strncpy+0x6>
 8020e54:	441a      	add	r2, r3
 8020e56:	2100      	movs	r1, #0
 8020e58:	4293      	cmp	r3, r2
 8020e5a:	d100      	bne.n	8020e5e <strncpy+0x20>
 8020e5c:	bd10      	pop	{r4, pc}
 8020e5e:	f803 1b01 	strb.w	r1, [r3], #1
 8020e62:	e7f9      	b.n	8020e58 <strncpy+0x1a>

08020e64 <strstr>:
 8020e64:	780a      	ldrb	r2, [r1, #0]
 8020e66:	b570      	push	{r4, r5, r6, lr}
 8020e68:	b96a      	cbnz	r2, 8020e86 <strstr+0x22>
 8020e6a:	bd70      	pop	{r4, r5, r6, pc}
 8020e6c:	429a      	cmp	r2, r3
 8020e6e:	d109      	bne.n	8020e84 <strstr+0x20>
 8020e70:	460c      	mov	r4, r1
 8020e72:	4605      	mov	r5, r0
 8020e74:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 8020e78:	2b00      	cmp	r3, #0
 8020e7a:	d0f6      	beq.n	8020e6a <strstr+0x6>
 8020e7c:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 8020e80:	429e      	cmp	r6, r3
 8020e82:	d0f7      	beq.n	8020e74 <strstr+0x10>
 8020e84:	3001      	adds	r0, #1
 8020e86:	7803      	ldrb	r3, [r0, #0]
 8020e88:	2b00      	cmp	r3, #0
 8020e8a:	d1ef      	bne.n	8020e6c <strstr+0x8>
 8020e8c:	4618      	mov	r0, r3
 8020e8e:	e7ec      	b.n	8020e6a <strstr+0x6>

08020e90 <_close_r>:
 8020e90:	b538      	push	{r3, r4, r5, lr}
 8020e92:	4d06      	ldr	r5, [pc, #24]	@ (8020eac <_close_r+0x1c>)
 8020e94:	2300      	movs	r3, #0
 8020e96:	4604      	mov	r4, r0
 8020e98:	4608      	mov	r0, r1
 8020e9a:	602b      	str	r3, [r5, #0]
 8020e9c:	f7e1 fcd8 	bl	8002850 <_close>
 8020ea0:	1c43      	adds	r3, r0, #1
 8020ea2:	d102      	bne.n	8020eaa <_close_r+0x1a>
 8020ea4:	682b      	ldr	r3, [r5, #0]
 8020ea6:	b103      	cbz	r3, 8020eaa <_close_r+0x1a>
 8020ea8:	6023      	str	r3, [r4, #0]
 8020eaa:	bd38      	pop	{r3, r4, r5, pc}
 8020eac:	200028d8 	.word	0x200028d8

08020eb0 <_lseek_r>:
 8020eb0:	b538      	push	{r3, r4, r5, lr}
 8020eb2:	4d07      	ldr	r5, [pc, #28]	@ (8020ed0 <_lseek_r+0x20>)
 8020eb4:	4604      	mov	r4, r0
 8020eb6:	4608      	mov	r0, r1
 8020eb8:	4611      	mov	r1, r2
 8020eba:	2200      	movs	r2, #0
 8020ebc:	602a      	str	r2, [r5, #0]
 8020ebe:	461a      	mov	r2, r3
 8020ec0:	f7e1 fcea 	bl	8002898 <_lseek>
 8020ec4:	1c43      	adds	r3, r0, #1
 8020ec6:	d102      	bne.n	8020ece <_lseek_r+0x1e>
 8020ec8:	682b      	ldr	r3, [r5, #0]
 8020eca:	b103      	cbz	r3, 8020ece <_lseek_r+0x1e>
 8020ecc:	6023      	str	r3, [r4, #0]
 8020ece:	bd38      	pop	{r3, r4, r5, pc}
 8020ed0:	200028d8 	.word	0x200028d8

08020ed4 <_read_r>:
 8020ed4:	b538      	push	{r3, r4, r5, lr}
 8020ed6:	4d07      	ldr	r5, [pc, #28]	@ (8020ef4 <_read_r+0x20>)
 8020ed8:	4604      	mov	r4, r0
 8020eda:	4608      	mov	r0, r1
 8020edc:	4611      	mov	r1, r2
 8020ede:	2200      	movs	r2, #0
 8020ee0:	602a      	str	r2, [r5, #0]
 8020ee2:	461a      	mov	r2, r3
 8020ee4:	f7e1 fc7b 	bl	80027de <_read>
 8020ee8:	1c43      	adds	r3, r0, #1
 8020eea:	d102      	bne.n	8020ef2 <_read_r+0x1e>
 8020eec:	682b      	ldr	r3, [r5, #0]
 8020eee:	b103      	cbz	r3, 8020ef2 <_read_r+0x1e>
 8020ef0:	6023      	str	r3, [r4, #0]
 8020ef2:	bd38      	pop	{r3, r4, r5, pc}
 8020ef4:	200028d8 	.word	0x200028d8

08020ef8 <_write_r>:
 8020ef8:	b538      	push	{r3, r4, r5, lr}
 8020efa:	4d07      	ldr	r5, [pc, #28]	@ (8020f18 <_write_r+0x20>)
 8020efc:	4604      	mov	r4, r0
 8020efe:	4608      	mov	r0, r1
 8020f00:	4611      	mov	r1, r2
 8020f02:	2200      	movs	r2, #0
 8020f04:	602a      	str	r2, [r5, #0]
 8020f06:	461a      	mov	r2, r3
 8020f08:	f7e1 fc86 	bl	8002818 <_write>
 8020f0c:	1c43      	adds	r3, r0, #1
 8020f0e:	d102      	bne.n	8020f16 <_write_r+0x1e>
 8020f10:	682b      	ldr	r3, [r5, #0]
 8020f12:	b103      	cbz	r3, 8020f16 <_write_r+0x1e>
 8020f14:	6023      	str	r3, [r4, #0]
 8020f16:	bd38      	pop	{r3, r4, r5, pc}
 8020f18:	200028d8 	.word	0x200028d8

08020f1c <__errno>:
 8020f1c:	4b01      	ldr	r3, [pc, #4]	@ (8020f24 <__errno+0x8>)
 8020f1e:	6818      	ldr	r0, [r3, #0]
 8020f20:	4770      	bx	lr
 8020f22:	bf00      	nop
 8020f24:	200002d4 	.word	0x200002d4

08020f28 <__libc_init_array>:
 8020f28:	b570      	push	{r4, r5, r6, lr}
 8020f2a:	4d0d      	ldr	r5, [pc, #52]	@ (8020f60 <__libc_init_array+0x38>)
 8020f2c:	4c0d      	ldr	r4, [pc, #52]	@ (8020f64 <__libc_init_array+0x3c>)
 8020f2e:	1b64      	subs	r4, r4, r5
 8020f30:	10a4      	asrs	r4, r4, #2
 8020f32:	2600      	movs	r6, #0
 8020f34:	42a6      	cmp	r6, r4
 8020f36:	d109      	bne.n	8020f4c <__libc_init_array+0x24>
 8020f38:	4d0b      	ldr	r5, [pc, #44]	@ (8020f68 <__libc_init_array+0x40>)
 8020f3a:	4c0c      	ldr	r4, [pc, #48]	@ (8020f6c <__libc_init_array+0x44>)
 8020f3c:	f001 fed4 	bl	8022ce8 <_init>
 8020f40:	1b64      	subs	r4, r4, r5
 8020f42:	10a4      	asrs	r4, r4, #2
 8020f44:	2600      	movs	r6, #0
 8020f46:	42a6      	cmp	r6, r4
 8020f48:	d105      	bne.n	8020f56 <__libc_init_array+0x2e>
 8020f4a:	bd70      	pop	{r4, r5, r6, pc}
 8020f4c:	f855 3b04 	ldr.w	r3, [r5], #4
 8020f50:	4798      	blx	r3
 8020f52:	3601      	adds	r6, #1
 8020f54:	e7ee      	b.n	8020f34 <__libc_init_array+0xc>
 8020f56:	f855 3b04 	ldr.w	r3, [r5], #4
 8020f5a:	4798      	blx	r3
 8020f5c:	3601      	adds	r6, #1
 8020f5e:	e7f2      	b.n	8020f46 <__libc_init_array+0x1e>
 8020f60:	080244e8 	.word	0x080244e8
 8020f64:	080244e8 	.word	0x080244e8
 8020f68:	080244e8 	.word	0x080244e8
 8020f6c:	080244ec 	.word	0x080244ec

08020f70 <__retarget_lock_init_recursive>:
 8020f70:	4770      	bx	lr

08020f72 <__retarget_lock_acquire_recursive>:
 8020f72:	4770      	bx	lr

08020f74 <__retarget_lock_release_recursive>:
 8020f74:	4770      	bx	lr

08020f76 <memcpy>:
 8020f76:	440a      	add	r2, r1
 8020f78:	4291      	cmp	r1, r2
 8020f7a:	f100 33ff 	add.w	r3, r0, #4294967295
 8020f7e:	d100      	bne.n	8020f82 <memcpy+0xc>
 8020f80:	4770      	bx	lr
 8020f82:	b510      	push	{r4, lr}
 8020f84:	f811 4b01 	ldrb.w	r4, [r1], #1
 8020f88:	f803 4f01 	strb.w	r4, [r3, #1]!
 8020f8c:	4291      	cmp	r1, r2
 8020f8e:	d1f9      	bne.n	8020f84 <memcpy+0xe>
 8020f90:	bd10      	pop	{r4, pc}
	...

08020f94 <nan>:
 8020f94:	4901      	ldr	r1, [pc, #4]	@ (8020f9c <nan+0x8>)
 8020f96:	2000      	movs	r0, #0
 8020f98:	4770      	bx	lr
 8020f9a:	bf00      	nop
 8020f9c:	7ff80000 	.word	0x7ff80000

08020fa0 <_free_r>:
 8020fa0:	b538      	push	{r3, r4, r5, lr}
 8020fa2:	4605      	mov	r5, r0
 8020fa4:	2900      	cmp	r1, #0
 8020fa6:	d041      	beq.n	802102c <_free_r+0x8c>
 8020fa8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8020fac:	1f0c      	subs	r4, r1, #4
 8020fae:	2b00      	cmp	r3, #0
 8020fb0:	bfb8      	it	lt
 8020fb2:	18e4      	addlt	r4, r4, r3
 8020fb4:	f000 fc2c 	bl	8021810 <__malloc_lock>
 8020fb8:	4a1d      	ldr	r2, [pc, #116]	@ (8021030 <_free_r+0x90>)
 8020fba:	6813      	ldr	r3, [r2, #0]
 8020fbc:	b933      	cbnz	r3, 8020fcc <_free_r+0x2c>
 8020fbe:	6063      	str	r3, [r4, #4]
 8020fc0:	6014      	str	r4, [r2, #0]
 8020fc2:	4628      	mov	r0, r5
 8020fc4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8020fc8:	f000 bc28 	b.w	802181c <__malloc_unlock>
 8020fcc:	42a3      	cmp	r3, r4
 8020fce:	d908      	bls.n	8020fe2 <_free_r+0x42>
 8020fd0:	6820      	ldr	r0, [r4, #0]
 8020fd2:	1821      	adds	r1, r4, r0
 8020fd4:	428b      	cmp	r3, r1
 8020fd6:	bf01      	itttt	eq
 8020fd8:	6819      	ldreq	r1, [r3, #0]
 8020fda:	685b      	ldreq	r3, [r3, #4]
 8020fdc:	1809      	addeq	r1, r1, r0
 8020fde:	6021      	streq	r1, [r4, #0]
 8020fe0:	e7ed      	b.n	8020fbe <_free_r+0x1e>
 8020fe2:	461a      	mov	r2, r3
 8020fe4:	685b      	ldr	r3, [r3, #4]
 8020fe6:	b10b      	cbz	r3, 8020fec <_free_r+0x4c>
 8020fe8:	42a3      	cmp	r3, r4
 8020fea:	d9fa      	bls.n	8020fe2 <_free_r+0x42>
 8020fec:	6811      	ldr	r1, [r2, #0]
 8020fee:	1850      	adds	r0, r2, r1
 8020ff0:	42a0      	cmp	r0, r4
 8020ff2:	d10b      	bne.n	802100c <_free_r+0x6c>
 8020ff4:	6820      	ldr	r0, [r4, #0]
 8020ff6:	4401      	add	r1, r0
 8020ff8:	1850      	adds	r0, r2, r1
 8020ffa:	4283      	cmp	r3, r0
 8020ffc:	6011      	str	r1, [r2, #0]
 8020ffe:	d1e0      	bne.n	8020fc2 <_free_r+0x22>
 8021000:	6818      	ldr	r0, [r3, #0]
 8021002:	685b      	ldr	r3, [r3, #4]
 8021004:	6053      	str	r3, [r2, #4]
 8021006:	4408      	add	r0, r1
 8021008:	6010      	str	r0, [r2, #0]
 802100a:	e7da      	b.n	8020fc2 <_free_r+0x22>
 802100c:	d902      	bls.n	8021014 <_free_r+0x74>
 802100e:	230c      	movs	r3, #12
 8021010:	602b      	str	r3, [r5, #0]
 8021012:	e7d6      	b.n	8020fc2 <_free_r+0x22>
 8021014:	6820      	ldr	r0, [r4, #0]
 8021016:	1821      	adds	r1, r4, r0
 8021018:	428b      	cmp	r3, r1
 802101a:	bf04      	itt	eq
 802101c:	6819      	ldreq	r1, [r3, #0]
 802101e:	685b      	ldreq	r3, [r3, #4]
 8021020:	6063      	str	r3, [r4, #4]
 8021022:	bf04      	itt	eq
 8021024:	1809      	addeq	r1, r1, r0
 8021026:	6021      	streq	r1, [r4, #0]
 8021028:	6054      	str	r4, [r2, #4]
 802102a:	e7ca      	b.n	8020fc2 <_free_r+0x22>
 802102c:	bd38      	pop	{r3, r4, r5, pc}
 802102e:	bf00      	nop
 8021030:	200028e4 	.word	0x200028e4

08021034 <rshift>:
 8021034:	6903      	ldr	r3, [r0, #16]
 8021036:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 802103a:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 802103e:	ea4f 1261 	mov.w	r2, r1, asr #5
 8021042:	f100 0414 	add.w	r4, r0, #20
 8021046:	dd45      	ble.n	80210d4 <rshift+0xa0>
 8021048:	f011 011f 	ands.w	r1, r1, #31
 802104c:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8021050:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8021054:	d10c      	bne.n	8021070 <rshift+0x3c>
 8021056:	f100 0710 	add.w	r7, r0, #16
 802105a:	4629      	mov	r1, r5
 802105c:	42b1      	cmp	r1, r6
 802105e:	d334      	bcc.n	80210ca <rshift+0x96>
 8021060:	1a9b      	subs	r3, r3, r2
 8021062:	009b      	lsls	r3, r3, #2
 8021064:	1eea      	subs	r2, r5, #3
 8021066:	4296      	cmp	r6, r2
 8021068:	bf38      	it	cc
 802106a:	2300      	movcc	r3, #0
 802106c:	4423      	add	r3, r4
 802106e:	e015      	b.n	802109c <rshift+0x68>
 8021070:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8021074:	f1c1 0820 	rsb	r8, r1, #32
 8021078:	40cf      	lsrs	r7, r1
 802107a:	f105 0e04 	add.w	lr, r5, #4
 802107e:	46a1      	mov	r9, r4
 8021080:	4576      	cmp	r6, lr
 8021082:	46f4      	mov	ip, lr
 8021084:	d815      	bhi.n	80210b2 <rshift+0x7e>
 8021086:	1a9a      	subs	r2, r3, r2
 8021088:	0092      	lsls	r2, r2, #2
 802108a:	3a04      	subs	r2, #4
 802108c:	3501      	adds	r5, #1
 802108e:	42ae      	cmp	r6, r5
 8021090:	bf38      	it	cc
 8021092:	2200      	movcc	r2, #0
 8021094:	18a3      	adds	r3, r4, r2
 8021096:	50a7      	str	r7, [r4, r2]
 8021098:	b107      	cbz	r7, 802109c <rshift+0x68>
 802109a:	3304      	adds	r3, #4
 802109c:	1b1a      	subs	r2, r3, r4
 802109e:	42a3      	cmp	r3, r4
 80210a0:	ea4f 02a2 	mov.w	r2, r2, asr #2
 80210a4:	bf08      	it	eq
 80210a6:	2300      	moveq	r3, #0
 80210a8:	6102      	str	r2, [r0, #16]
 80210aa:	bf08      	it	eq
 80210ac:	6143      	streq	r3, [r0, #20]
 80210ae:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80210b2:	f8dc c000 	ldr.w	ip, [ip]
 80210b6:	fa0c fc08 	lsl.w	ip, ip, r8
 80210ba:	ea4c 0707 	orr.w	r7, ip, r7
 80210be:	f849 7b04 	str.w	r7, [r9], #4
 80210c2:	f85e 7b04 	ldr.w	r7, [lr], #4
 80210c6:	40cf      	lsrs	r7, r1
 80210c8:	e7da      	b.n	8021080 <rshift+0x4c>
 80210ca:	f851 cb04 	ldr.w	ip, [r1], #4
 80210ce:	f847 cf04 	str.w	ip, [r7, #4]!
 80210d2:	e7c3      	b.n	802105c <rshift+0x28>
 80210d4:	4623      	mov	r3, r4
 80210d6:	e7e1      	b.n	802109c <rshift+0x68>

080210d8 <__hexdig_fun>:
 80210d8:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 80210dc:	2b09      	cmp	r3, #9
 80210de:	d802      	bhi.n	80210e6 <__hexdig_fun+0xe>
 80210e0:	3820      	subs	r0, #32
 80210e2:	b2c0      	uxtb	r0, r0
 80210e4:	4770      	bx	lr
 80210e6:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 80210ea:	2b05      	cmp	r3, #5
 80210ec:	d801      	bhi.n	80210f2 <__hexdig_fun+0x1a>
 80210ee:	3847      	subs	r0, #71	@ 0x47
 80210f0:	e7f7      	b.n	80210e2 <__hexdig_fun+0xa>
 80210f2:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 80210f6:	2b05      	cmp	r3, #5
 80210f8:	d801      	bhi.n	80210fe <__hexdig_fun+0x26>
 80210fa:	3827      	subs	r0, #39	@ 0x27
 80210fc:	e7f1      	b.n	80210e2 <__hexdig_fun+0xa>
 80210fe:	2000      	movs	r0, #0
 8021100:	4770      	bx	lr
	...

08021104 <__gethex>:
 8021104:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8021108:	b085      	sub	sp, #20
 802110a:	468a      	mov	sl, r1
 802110c:	9302      	str	r3, [sp, #8]
 802110e:	680b      	ldr	r3, [r1, #0]
 8021110:	9001      	str	r0, [sp, #4]
 8021112:	4690      	mov	r8, r2
 8021114:	1c9c      	adds	r4, r3, #2
 8021116:	46a1      	mov	r9, r4
 8021118:	f814 0b01 	ldrb.w	r0, [r4], #1
 802111c:	2830      	cmp	r0, #48	@ 0x30
 802111e:	d0fa      	beq.n	8021116 <__gethex+0x12>
 8021120:	eba9 0303 	sub.w	r3, r9, r3
 8021124:	f1a3 0b02 	sub.w	fp, r3, #2
 8021128:	f7ff ffd6 	bl	80210d8 <__hexdig_fun>
 802112c:	4605      	mov	r5, r0
 802112e:	2800      	cmp	r0, #0
 8021130:	d168      	bne.n	8021204 <__gethex+0x100>
 8021132:	49a0      	ldr	r1, [pc, #640]	@ (80213b4 <__gethex+0x2b0>)
 8021134:	2201      	movs	r2, #1
 8021136:	4648      	mov	r0, r9
 8021138:	f7ff fe6f 	bl	8020e1a <strncmp>
 802113c:	4607      	mov	r7, r0
 802113e:	2800      	cmp	r0, #0
 8021140:	d167      	bne.n	8021212 <__gethex+0x10e>
 8021142:	f899 0001 	ldrb.w	r0, [r9, #1]
 8021146:	4626      	mov	r6, r4
 8021148:	f7ff ffc6 	bl	80210d8 <__hexdig_fun>
 802114c:	2800      	cmp	r0, #0
 802114e:	d062      	beq.n	8021216 <__gethex+0x112>
 8021150:	4623      	mov	r3, r4
 8021152:	7818      	ldrb	r0, [r3, #0]
 8021154:	2830      	cmp	r0, #48	@ 0x30
 8021156:	4699      	mov	r9, r3
 8021158:	f103 0301 	add.w	r3, r3, #1
 802115c:	d0f9      	beq.n	8021152 <__gethex+0x4e>
 802115e:	f7ff ffbb 	bl	80210d8 <__hexdig_fun>
 8021162:	fab0 f580 	clz	r5, r0
 8021166:	096d      	lsrs	r5, r5, #5
 8021168:	f04f 0b01 	mov.w	fp, #1
 802116c:	464a      	mov	r2, r9
 802116e:	4616      	mov	r6, r2
 8021170:	3201      	adds	r2, #1
 8021172:	7830      	ldrb	r0, [r6, #0]
 8021174:	f7ff ffb0 	bl	80210d8 <__hexdig_fun>
 8021178:	2800      	cmp	r0, #0
 802117a:	d1f8      	bne.n	802116e <__gethex+0x6a>
 802117c:	498d      	ldr	r1, [pc, #564]	@ (80213b4 <__gethex+0x2b0>)
 802117e:	2201      	movs	r2, #1
 8021180:	4630      	mov	r0, r6
 8021182:	f7ff fe4a 	bl	8020e1a <strncmp>
 8021186:	2800      	cmp	r0, #0
 8021188:	d13f      	bne.n	802120a <__gethex+0x106>
 802118a:	b944      	cbnz	r4, 802119e <__gethex+0x9a>
 802118c:	1c74      	adds	r4, r6, #1
 802118e:	4622      	mov	r2, r4
 8021190:	4616      	mov	r6, r2
 8021192:	3201      	adds	r2, #1
 8021194:	7830      	ldrb	r0, [r6, #0]
 8021196:	f7ff ff9f 	bl	80210d8 <__hexdig_fun>
 802119a:	2800      	cmp	r0, #0
 802119c:	d1f8      	bne.n	8021190 <__gethex+0x8c>
 802119e:	1ba4      	subs	r4, r4, r6
 80211a0:	00a7      	lsls	r7, r4, #2
 80211a2:	7833      	ldrb	r3, [r6, #0]
 80211a4:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 80211a8:	2b50      	cmp	r3, #80	@ 0x50
 80211aa:	d13e      	bne.n	802122a <__gethex+0x126>
 80211ac:	7873      	ldrb	r3, [r6, #1]
 80211ae:	2b2b      	cmp	r3, #43	@ 0x2b
 80211b0:	d033      	beq.n	802121a <__gethex+0x116>
 80211b2:	2b2d      	cmp	r3, #45	@ 0x2d
 80211b4:	d034      	beq.n	8021220 <__gethex+0x11c>
 80211b6:	1c71      	adds	r1, r6, #1
 80211b8:	2400      	movs	r4, #0
 80211ba:	7808      	ldrb	r0, [r1, #0]
 80211bc:	f7ff ff8c 	bl	80210d8 <__hexdig_fun>
 80211c0:	1e43      	subs	r3, r0, #1
 80211c2:	b2db      	uxtb	r3, r3
 80211c4:	2b18      	cmp	r3, #24
 80211c6:	d830      	bhi.n	802122a <__gethex+0x126>
 80211c8:	f1a0 0210 	sub.w	r2, r0, #16
 80211cc:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 80211d0:	f7ff ff82 	bl	80210d8 <__hexdig_fun>
 80211d4:	f100 3cff 	add.w	ip, r0, #4294967295
 80211d8:	fa5f fc8c 	uxtb.w	ip, ip
 80211dc:	f1bc 0f18 	cmp.w	ip, #24
 80211e0:	f04f 030a 	mov.w	r3, #10
 80211e4:	d91e      	bls.n	8021224 <__gethex+0x120>
 80211e6:	b104      	cbz	r4, 80211ea <__gethex+0xe6>
 80211e8:	4252      	negs	r2, r2
 80211ea:	4417      	add	r7, r2
 80211ec:	f8ca 1000 	str.w	r1, [sl]
 80211f0:	b1ed      	cbz	r5, 802122e <__gethex+0x12a>
 80211f2:	f1bb 0f00 	cmp.w	fp, #0
 80211f6:	bf0c      	ite	eq
 80211f8:	2506      	moveq	r5, #6
 80211fa:	2500      	movne	r5, #0
 80211fc:	4628      	mov	r0, r5
 80211fe:	b005      	add	sp, #20
 8021200:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8021204:	2500      	movs	r5, #0
 8021206:	462c      	mov	r4, r5
 8021208:	e7b0      	b.n	802116c <__gethex+0x68>
 802120a:	2c00      	cmp	r4, #0
 802120c:	d1c7      	bne.n	802119e <__gethex+0x9a>
 802120e:	4627      	mov	r7, r4
 8021210:	e7c7      	b.n	80211a2 <__gethex+0x9e>
 8021212:	464e      	mov	r6, r9
 8021214:	462f      	mov	r7, r5
 8021216:	2501      	movs	r5, #1
 8021218:	e7c3      	b.n	80211a2 <__gethex+0x9e>
 802121a:	2400      	movs	r4, #0
 802121c:	1cb1      	adds	r1, r6, #2
 802121e:	e7cc      	b.n	80211ba <__gethex+0xb6>
 8021220:	2401      	movs	r4, #1
 8021222:	e7fb      	b.n	802121c <__gethex+0x118>
 8021224:	fb03 0002 	mla	r0, r3, r2, r0
 8021228:	e7ce      	b.n	80211c8 <__gethex+0xc4>
 802122a:	4631      	mov	r1, r6
 802122c:	e7de      	b.n	80211ec <__gethex+0xe8>
 802122e:	eba6 0309 	sub.w	r3, r6, r9
 8021232:	3b01      	subs	r3, #1
 8021234:	4629      	mov	r1, r5
 8021236:	2b07      	cmp	r3, #7
 8021238:	dc0a      	bgt.n	8021250 <__gethex+0x14c>
 802123a:	9801      	ldr	r0, [sp, #4]
 802123c:	f000 faf4 	bl	8021828 <_Balloc>
 8021240:	4604      	mov	r4, r0
 8021242:	b940      	cbnz	r0, 8021256 <__gethex+0x152>
 8021244:	4b5c      	ldr	r3, [pc, #368]	@ (80213b8 <__gethex+0x2b4>)
 8021246:	4602      	mov	r2, r0
 8021248:	21e4      	movs	r1, #228	@ 0xe4
 802124a:	485c      	ldr	r0, [pc, #368]	@ (80213bc <__gethex+0x2b8>)
 802124c:	f001 f852 	bl	80222f4 <__assert_func>
 8021250:	3101      	adds	r1, #1
 8021252:	105b      	asrs	r3, r3, #1
 8021254:	e7ef      	b.n	8021236 <__gethex+0x132>
 8021256:	f100 0a14 	add.w	sl, r0, #20
 802125a:	2300      	movs	r3, #0
 802125c:	4655      	mov	r5, sl
 802125e:	469b      	mov	fp, r3
 8021260:	45b1      	cmp	r9, r6
 8021262:	d337      	bcc.n	80212d4 <__gethex+0x1d0>
 8021264:	f845 bb04 	str.w	fp, [r5], #4
 8021268:	eba5 050a 	sub.w	r5, r5, sl
 802126c:	10ad      	asrs	r5, r5, #2
 802126e:	6125      	str	r5, [r4, #16]
 8021270:	4658      	mov	r0, fp
 8021272:	f000 fbcb 	bl	8021a0c <__hi0bits>
 8021276:	016d      	lsls	r5, r5, #5
 8021278:	f8d8 6000 	ldr.w	r6, [r8]
 802127c:	1a2d      	subs	r5, r5, r0
 802127e:	42b5      	cmp	r5, r6
 8021280:	dd54      	ble.n	802132c <__gethex+0x228>
 8021282:	1bad      	subs	r5, r5, r6
 8021284:	4629      	mov	r1, r5
 8021286:	4620      	mov	r0, r4
 8021288:	f000 ff4d 	bl	8022126 <__any_on>
 802128c:	4681      	mov	r9, r0
 802128e:	b178      	cbz	r0, 80212b0 <__gethex+0x1ac>
 8021290:	1e6b      	subs	r3, r5, #1
 8021292:	1159      	asrs	r1, r3, #5
 8021294:	f003 021f 	and.w	r2, r3, #31
 8021298:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 802129c:	f04f 0901 	mov.w	r9, #1
 80212a0:	fa09 f202 	lsl.w	r2, r9, r2
 80212a4:	420a      	tst	r2, r1
 80212a6:	d003      	beq.n	80212b0 <__gethex+0x1ac>
 80212a8:	454b      	cmp	r3, r9
 80212aa:	dc36      	bgt.n	802131a <__gethex+0x216>
 80212ac:	f04f 0902 	mov.w	r9, #2
 80212b0:	4629      	mov	r1, r5
 80212b2:	4620      	mov	r0, r4
 80212b4:	f7ff febe 	bl	8021034 <rshift>
 80212b8:	442f      	add	r7, r5
 80212ba:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80212be:	42bb      	cmp	r3, r7
 80212c0:	da42      	bge.n	8021348 <__gethex+0x244>
 80212c2:	9801      	ldr	r0, [sp, #4]
 80212c4:	4621      	mov	r1, r4
 80212c6:	f000 faef 	bl	80218a8 <_Bfree>
 80212ca:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80212cc:	2300      	movs	r3, #0
 80212ce:	6013      	str	r3, [r2, #0]
 80212d0:	25a3      	movs	r5, #163	@ 0xa3
 80212d2:	e793      	b.n	80211fc <__gethex+0xf8>
 80212d4:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 80212d8:	2a2e      	cmp	r2, #46	@ 0x2e
 80212da:	d012      	beq.n	8021302 <__gethex+0x1fe>
 80212dc:	2b20      	cmp	r3, #32
 80212de:	d104      	bne.n	80212ea <__gethex+0x1e6>
 80212e0:	f845 bb04 	str.w	fp, [r5], #4
 80212e4:	f04f 0b00 	mov.w	fp, #0
 80212e8:	465b      	mov	r3, fp
 80212ea:	7830      	ldrb	r0, [r6, #0]
 80212ec:	9303      	str	r3, [sp, #12]
 80212ee:	f7ff fef3 	bl	80210d8 <__hexdig_fun>
 80212f2:	9b03      	ldr	r3, [sp, #12]
 80212f4:	f000 000f 	and.w	r0, r0, #15
 80212f8:	4098      	lsls	r0, r3
 80212fa:	ea4b 0b00 	orr.w	fp, fp, r0
 80212fe:	3304      	adds	r3, #4
 8021300:	e7ae      	b.n	8021260 <__gethex+0x15c>
 8021302:	45b1      	cmp	r9, r6
 8021304:	d8ea      	bhi.n	80212dc <__gethex+0x1d8>
 8021306:	492b      	ldr	r1, [pc, #172]	@ (80213b4 <__gethex+0x2b0>)
 8021308:	9303      	str	r3, [sp, #12]
 802130a:	2201      	movs	r2, #1
 802130c:	4630      	mov	r0, r6
 802130e:	f7ff fd84 	bl	8020e1a <strncmp>
 8021312:	9b03      	ldr	r3, [sp, #12]
 8021314:	2800      	cmp	r0, #0
 8021316:	d1e1      	bne.n	80212dc <__gethex+0x1d8>
 8021318:	e7a2      	b.n	8021260 <__gethex+0x15c>
 802131a:	1ea9      	subs	r1, r5, #2
 802131c:	4620      	mov	r0, r4
 802131e:	f000 ff02 	bl	8022126 <__any_on>
 8021322:	2800      	cmp	r0, #0
 8021324:	d0c2      	beq.n	80212ac <__gethex+0x1a8>
 8021326:	f04f 0903 	mov.w	r9, #3
 802132a:	e7c1      	b.n	80212b0 <__gethex+0x1ac>
 802132c:	da09      	bge.n	8021342 <__gethex+0x23e>
 802132e:	1b75      	subs	r5, r6, r5
 8021330:	4621      	mov	r1, r4
 8021332:	9801      	ldr	r0, [sp, #4]
 8021334:	462a      	mov	r2, r5
 8021336:	f000 fcc7 	bl	8021cc8 <__lshift>
 802133a:	1b7f      	subs	r7, r7, r5
 802133c:	4604      	mov	r4, r0
 802133e:	f100 0a14 	add.w	sl, r0, #20
 8021342:	f04f 0900 	mov.w	r9, #0
 8021346:	e7b8      	b.n	80212ba <__gethex+0x1b6>
 8021348:	f8d8 5004 	ldr.w	r5, [r8, #4]
 802134c:	42bd      	cmp	r5, r7
 802134e:	dd6f      	ble.n	8021430 <__gethex+0x32c>
 8021350:	1bed      	subs	r5, r5, r7
 8021352:	42ae      	cmp	r6, r5
 8021354:	dc34      	bgt.n	80213c0 <__gethex+0x2bc>
 8021356:	f8d8 300c 	ldr.w	r3, [r8, #12]
 802135a:	2b02      	cmp	r3, #2
 802135c:	d022      	beq.n	80213a4 <__gethex+0x2a0>
 802135e:	2b03      	cmp	r3, #3
 8021360:	d024      	beq.n	80213ac <__gethex+0x2a8>
 8021362:	2b01      	cmp	r3, #1
 8021364:	d115      	bne.n	8021392 <__gethex+0x28e>
 8021366:	42ae      	cmp	r6, r5
 8021368:	d113      	bne.n	8021392 <__gethex+0x28e>
 802136a:	2e01      	cmp	r6, #1
 802136c:	d10b      	bne.n	8021386 <__gethex+0x282>
 802136e:	9a02      	ldr	r2, [sp, #8]
 8021370:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8021374:	6013      	str	r3, [r2, #0]
 8021376:	2301      	movs	r3, #1
 8021378:	6123      	str	r3, [r4, #16]
 802137a:	f8ca 3000 	str.w	r3, [sl]
 802137e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8021380:	2562      	movs	r5, #98	@ 0x62
 8021382:	601c      	str	r4, [r3, #0]
 8021384:	e73a      	b.n	80211fc <__gethex+0xf8>
 8021386:	1e71      	subs	r1, r6, #1
 8021388:	4620      	mov	r0, r4
 802138a:	f000 fecc 	bl	8022126 <__any_on>
 802138e:	2800      	cmp	r0, #0
 8021390:	d1ed      	bne.n	802136e <__gethex+0x26a>
 8021392:	9801      	ldr	r0, [sp, #4]
 8021394:	4621      	mov	r1, r4
 8021396:	f000 fa87 	bl	80218a8 <_Bfree>
 802139a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 802139c:	2300      	movs	r3, #0
 802139e:	6013      	str	r3, [r2, #0]
 80213a0:	2550      	movs	r5, #80	@ 0x50
 80213a2:	e72b      	b.n	80211fc <__gethex+0xf8>
 80213a4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80213a6:	2b00      	cmp	r3, #0
 80213a8:	d1f3      	bne.n	8021392 <__gethex+0x28e>
 80213aa:	e7e0      	b.n	802136e <__gethex+0x26a>
 80213ac:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80213ae:	2b00      	cmp	r3, #0
 80213b0:	d1dd      	bne.n	802136e <__gethex+0x26a>
 80213b2:	e7ee      	b.n	8021392 <__gethex+0x28e>
 80213b4:	0802404c 	.word	0x0802404c
 80213b8:	08024062 	.word	0x08024062
 80213bc:	08024073 	.word	0x08024073
 80213c0:	1e6f      	subs	r7, r5, #1
 80213c2:	f1b9 0f00 	cmp.w	r9, #0
 80213c6:	d130      	bne.n	802142a <__gethex+0x326>
 80213c8:	b127      	cbz	r7, 80213d4 <__gethex+0x2d0>
 80213ca:	4639      	mov	r1, r7
 80213cc:	4620      	mov	r0, r4
 80213ce:	f000 feaa 	bl	8022126 <__any_on>
 80213d2:	4681      	mov	r9, r0
 80213d4:	117a      	asrs	r2, r7, #5
 80213d6:	2301      	movs	r3, #1
 80213d8:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 80213dc:	f007 071f 	and.w	r7, r7, #31
 80213e0:	40bb      	lsls	r3, r7
 80213e2:	4213      	tst	r3, r2
 80213e4:	4629      	mov	r1, r5
 80213e6:	4620      	mov	r0, r4
 80213e8:	bf18      	it	ne
 80213ea:	f049 0902 	orrne.w	r9, r9, #2
 80213ee:	f7ff fe21 	bl	8021034 <rshift>
 80213f2:	f8d8 7004 	ldr.w	r7, [r8, #4]
 80213f6:	1b76      	subs	r6, r6, r5
 80213f8:	2502      	movs	r5, #2
 80213fa:	f1b9 0f00 	cmp.w	r9, #0
 80213fe:	d047      	beq.n	8021490 <__gethex+0x38c>
 8021400:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8021404:	2b02      	cmp	r3, #2
 8021406:	d015      	beq.n	8021434 <__gethex+0x330>
 8021408:	2b03      	cmp	r3, #3
 802140a:	d017      	beq.n	802143c <__gethex+0x338>
 802140c:	2b01      	cmp	r3, #1
 802140e:	d109      	bne.n	8021424 <__gethex+0x320>
 8021410:	f019 0f02 	tst.w	r9, #2
 8021414:	d006      	beq.n	8021424 <__gethex+0x320>
 8021416:	f8da 3000 	ldr.w	r3, [sl]
 802141a:	ea49 0903 	orr.w	r9, r9, r3
 802141e:	f019 0f01 	tst.w	r9, #1
 8021422:	d10e      	bne.n	8021442 <__gethex+0x33e>
 8021424:	f045 0510 	orr.w	r5, r5, #16
 8021428:	e032      	b.n	8021490 <__gethex+0x38c>
 802142a:	f04f 0901 	mov.w	r9, #1
 802142e:	e7d1      	b.n	80213d4 <__gethex+0x2d0>
 8021430:	2501      	movs	r5, #1
 8021432:	e7e2      	b.n	80213fa <__gethex+0x2f6>
 8021434:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8021436:	f1c3 0301 	rsb	r3, r3, #1
 802143a:	930f      	str	r3, [sp, #60]	@ 0x3c
 802143c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 802143e:	2b00      	cmp	r3, #0
 8021440:	d0f0      	beq.n	8021424 <__gethex+0x320>
 8021442:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8021446:	f104 0314 	add.w	r3, r4, #20
 802144a:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 802144e:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8021452:	f04f 0c00 	mov.w	ip, #0
 8021456:	4618      	mov	r0, r3
 8021458:	f853 2b04 	ldr.w	r2, [r3], #4
 802145c:	f1b2 3fff 	cmp.w	r2, #4294967295
 8021460:	d01b      	beq.n	802149a <__gethex+0x396>
 8021462:	3201      	adds	r2, #1
 8021464:	6002      	str	r2, [r0, #0]
 8021466:	2d02      	cmp	r5, #2
 8021468:	f104 0314 	add.w	r3, r4, #20
 802146c:	d13c      	bne.n	80214e8 <__gethex+0x3e4>
 802146e:	f8d8 2000 	ldr.w	r2, [r8]
 8021472:	3a01      	subs	r2, #1
 8021474:	42b2      	cmp	r2, r6
 8021476:	d109      	bne.n	802148c <__gethex+0x388>
 8021478:	1171      	asrs	r1, r6, #5
 802147a:	2201      	movs	r2, #1
 802147c:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8021480:	f006 061f 	and.w	r6, r6, #31
 8021484:	fa02 f606 	lsl.w	r6, r2, r6
 8021488:	421e      	tst	r6, r3
 802148a:	d13a      	bne.n	8021502 <__gethex+0x3fe>
 802148c:	f045 0520 	orr.w	r5, r5, #32
 8021490:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8021492:	601c      	str	r4, [r3, #0]
 8021494:	9b02      	ldr	r3, [sp, #8]
 8021496:	601f      	str	r7, [r3, #0]
 8021498:	e6b0      	b.n	80211fc <__gethex+0xf8>
 802149a:	4299      	cmp	r1, r3
 802149c:	f843 cc04 	str.w	ip, [r3, #-4]
 80214a0:	d8d9      	bhi.n	8021456 <__gethex+0x352>
 80214a2:	68a3      	ldr	r3, [r4, #8]
 80214a4:	459b      	cmp	fp, r3
 80214a6:	db17      	blt.n	80214d8 <__gethex+0x3d4>
 80214a8:	6861      	ldr	r1, [r4, #4]
 80214aa:	9801      	ldr	r0, [sp, #4]
 80214ac:	3101      	adds	r1, #1
 80214ae:	f000 f9bb 	bl	8021828 <_Balloc>
 80214b2:	4681      	mov	r9, r0
 80214b4:	b918      	cbnz	r0, 80214be <__gethex+0x3ba>
 80214b6:	4b1a      	ldr	r3, [pc, #104]	@ (8021520 <__gethex+0x41c>)
 80214b8:	4602      	mov	r2, r0
 80214ba:	2184      	movs	r1, #132	@ 0x84
 80214bc:	e6c5      	b.n	802124a <__gethex+0x146>
 80214be:	6922      	ldr	r2, [r4, #16]
 80214c0:	3202      	adds	r2, #2
 80214c2:	f104 010c 	add.w	r1, r4, #12
 80214c6:	0092      	lsls	r2, r2, #2
 80214c8:	300c      	adds	r0, #12
 80214ca:	f7ff fd54 	bl	8020f76 <memcpy>
 80214ce:	4621      	mov	r1, r4
 80214d0:	9801      	ldr	r0, [sp, #4]
 80214d2:	f000 f9e9 	bl	80218a8 <_Bfree>
 80214d6:	464c      	mov	r4, r9
 80214d8:	6923      	ldr	r3, [r4, #16]
 80214da:	1c5a      	adds	r2, r3, #1
 80214dc:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80214e0:	6122      	str	r2, [r4, #16]
 80214e2:	2201      	movs	r2, #1
 80214e4:	615a      	str	r2, [r3, #20]
 80214e6:	e7be      	b.n	8021466 <__gethex+0x362>
 80214e8:	6922      	ldr	r2, [r4, #16]
 80214ea:	455a      	cmp	r2, fp
 80214ec:	dd0b      	ble.n	8021506 <__gethex+0x402>
 80214ee:	2101      	movs	r1, #1
 80214f0:	4620      	mov	r0, r4
 80214f2:	f7ff fd9f 	bl	8021034 <rshift>
 80214f6:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80214fa:	3701      	adds	r7, #1
 80214fc:	42bb      	cmp	r3, r7
 80214fe:	f6ff aee0 	blt.w	80212c2 <__gethex+0x1be>
 8021502:	2501      	movs	r5, #1
 8021504:	e7c2      	b.n	802148c <__gethex+0x388>
 8021506:	f016 061f 	ands.w	r6, r6, #31
 802150a:	d0fa      	beq.n	8021502 <__gethex+0x3fe>
 802150c:	4453      	add	r3, sl
 802150e:	f1c6 0620 	rsb	r6, r6, #32
 8021512:	f853 0c04 	ldr.w	r0, [r3, #-4]
 8021516:	f000 fa79 	bl	8021a0c <__hi0bits>
 802151a:	42b0      	cmp	r0, r6
 802151c:	dbe7      	blt.n	80214ee <__gethex+0x3ea>
 802151e:	e7f0      	b.n	8021502 <__gethex+0x3fe>
 8021520:	08024062 	.word	0x08024062

08021524 <L_shift>:
 8021524:	f1c2 0208 	rsb	r2, r2, #8
 8021528:	0092      	lsls	r2, r2, #2
 802152a:	b570      	push	{r4, r5, r6, lr}
 802152c:	f1c2 0620 	rsb	r6, r2, #32
 8021530:	6843      	ldr	r3, [r0, #4]
 8021532:	6804      	ldr	r4, [r0, #0]
 8021534:	fa03 f506 	lsl.w	r5, r3, r6
 8021538:	432c      	orrs	r4, r5
 802153a:	40d3      	lsrs	r3, r2
 802153c:	6004      	str	r4, [r0, #0]
 802153e:	f840 3f04 	str.w	r3, [r0, #4]!
 8021542:	4288      	cmp	r0, r1
 8021544:	d3f4      	bcc.n	8021530 <L_shift+0xc>
 8021546:	bd70      	pop	{r4, r5, r6, pc}

08021548 <__match>:
 8021548:	b530      	push	{r4, r5, lr}
 802154a:	6803      	ldr	r3, [r0, #0]
 802154c:	3301      	adds	r3, #1
 802154e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8021552:	b914      	cbnz	r4, 802155a <__match+0x12>
 8021554:	6003      	str	r3, [r0, #0]
 8021556:	2001      	movs	r0, #1
 8021558:	bd30      	pop	{r4, r5, pc}
 802155a:	f813 2b01 	ldrb.w	r2, [r3], #1
 802155e:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 8021562:	2d19      	cmp	r5, #25
 8021564:	bf98      	it	ls
 8021566:	3220      	addls	r2, #32
 8021568:	42a2      	cmp	r2, r4
 802156a:	d0f0      	beq.n	802154e <__match+0x6>
 802156c:	2000      	movs	r0, #0
 802156e:	e7f3      	b.n	8021558 <__match+0x10>

08021570 <__hexnan>:
 8021570:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8021574:	680b      	ldr	r3, [r1, #0]
 8021576:	6801      	ldr	r1, [r0, #0]
 8021578:	115e      	asrs	r6, r3, #5
 802157a:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 802157e:	f013 031f 	ands.w	r3, r3, #31
 8021582:	b087      	sub	sp, #28
 8021584:	bf18      	it	ne
 8021586:	3604      	addne	r6, #4
 8021588:	2500      	movs	r5, #0
 802158a:	1f37      	subs	r7, r6, #4
 802158c:	4682      	mov	sl, r0
 802158e:	4690      	mov	r8, r2
 8021590:	9301      	str	r3, [sp, #4]
 8021592:	f846 5c04 	str.w	r5, [r6, #-4]
 8021596:	46b9      	mov	r9, r7
 8021598:	463c      	mov	r4, r7
 802159a:	9502      	str	r5, [sp, #8]
 802159c:	46ab      	mov	fp, r5
 802159e:	784a      	ldrb	r2, [r1, #1]
 80215a0:	1c4b      	adds	r3, r1, #1
 80215a2:	9303      	str	r3, [sp, #12]
 80215a4:	b342      	cbz	r2, 80215f8 <__hexnan+0x88>
 80215a6:	4610      	mov	r0, r2
 80215a8:	9105      	str	r1, [sp, #20]
 80215aa:	9204      	str	r2, [sp, #16]
 80215ac:	f7ff fd94 	bl	80210d8 <__hexdig_fun>
 80215b0:	2800      	cmp	r0, #0
 80215b2:	d151      	bne.n	8021658 <__hexnan+0xe8>
 80215b4:	9a04      	ldr	r2, [sp, #16]
 80215b6:	9905      	ldr	r1, [sp, #20]
 80215b8:	2a20      	cmp	r2, #32
 80215ba:	d818      	bhi.n	80215ee <__hexnan+0x7e>
 80215bc:	9b02      	ldr	r3, [sp, #8]
 80215be:	459b      	cmp	fp, r3
 80215c0:	dd13      	ble.n	80215ea <__hexnan+0x7a>
 80215c2:	454c      	cmp	r4, r9
 80215c4:	d206      	bcs.n	80215d4 <__hexnan+0x64>
 80215c6:	2d07      	cmp	r5, #7
 80215c8:	dc04      	bgt.n	80215d4 <__hexnan+0x64>
 80215ca:	462a      	mov	r2, r5
 80215cc:	4649      	mov	r1, r9
 80215ce:	4620      	mov	r0, r4
 80215d0:	f7ff ffa8 	bl	8021524 <L_shift>
 80215d4:	4544      	cmp	r4, r8
 80215d6:	d952      	bls.n	802167e <__hexnan+0x10e>
 80215d8:	2300      	movs	r3, #0
 80215da:	f1a4 0904 	sub.w	r9, r4, #4
 80215de:	f844 3c04 	str.w	r3, [r4, #-4]
 80215e2:	f8cd b008 	str.w	fp, [sp, #8]
 80215e6:	464c      	mov	r4, r9
 80215e8:	461d      	mov	r5, r3
 80215ea:	9903      	ldr	r1, [sp, #12]
 80215ec:	e7d7      	b.n	802159e <__hexnan+0x2e>
 80215ee:	2a29      	cmp	r2, #41	@ 0x29
 80215f0:	d157      	bne.n	80216a2 <__hexnan+0x132>
 80215f2:	3102      	adds	r1, #2
 80215f4:	f8ca 1000 	str.w	r1, [sl]
 80215f8:	f1bb 0f00 	cmp.w	fp, #0
 80215fc:	d051      	beq.n	80216a2 <__hexnan+0x132>
 80215fe:	454c      	cmp	r4, r9
 8021600:	d206      	bcs.n	8021610 <__hexnan+0xa0>
 8021602:	2d07      	cmp	r5, #7
 8021604:	dc04      	bgt.n	8021610 <__hexnan+0xa0>
 8021606:	462a      	mov	r2, r5
 8021608:	4649      	mov	r1, r9
 802160a:	4620      	mov	r0, r4
 802160c:	f7ff ff8a 	bl	8021524 <L_shift>
 8021610:	4544      	cmp	r4, r8
 8021612:	d936      	bls.n	8021682 <__hexnan+0x112>
 8021614:	f1a8 0204 	sub.w	r2, r8, #4
 8021618:	4623      	mov	r3, r4
 802161a:	f853 1b04 	ldr.w	r1, [r3], #4
 802161e:	f842 1f04 	str.w	r1, [r2, #4]!
 8021622:	429f      	cmp	r7, r3
 8021624:	d2f9      	bcs.n	802161a <__hexnan+0xaa>
 8021626:	1b3b      	subs	r3, r7, r4
 8021628:	f023 0303 	bic.w	r3, r3, #3
 802162c:	3304      	adds	r3, #4
 802162e:	3401      	adds	r4, #1
 8021630:	3e03      	subs	r6, #3
 8021632:	42b4      	cmp	r4, r6
 8021634:	bf88      	it	hi
 8021636:	2304      	movhi	r3, #4
 8021638:	4443      	add	r3, r8
 802163a:	2200      	movs	r2, #0
 802163c:	f843 2b04 	str.w	r2, [r3], #4
 8021640:	429f      	cmp	r7, r3
 8021642:	d2fb      	bcs.n	802163c <__hexnan+0xcc>
 8021644:	683b      	ldr	r3, [r7, #0]
 8021646:	b91b      	cbnz	r3, 8021650 <__hexnan+0xe0>
 8021648:	4547      	cmp	r7, r8
 802164a:	d128      	bne.n	802169e <__hexnan+0x12e>
 802164c:	2301      	movs	r3, #1
 802164e:	603b      	str	r3, [r7, #0]
 8021650:	2005      	movs	r0, #5
 8021652:	b007      	add	sp, #28
 8021654:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8021658:	3501      	adds	r5, #1
 802165a:	2d08      	cmp	r5, #8
 802165c:	f10b 0b01 	add.w	fp, fp, #1
 8021660:	dd06      	ble.n	8021670 <__hexnan+0x100>
 8021662:	4544      	cmp	r4, r8
 8021664:	d9c1      	bls.n	80215ea <__hexnan+0x7a>
 8021666:	2300      	movs	r3, #0
 8021668:	f844 3c04 	str.w	r3, [r4, #-4]
 802166c:	2501      	movs	r5, #1
 802166e:	3c04      	subs	r4, #4
 8021670:	6822      	ldr	r2, [r4, #0]
 8021672:	f000 000f 	and.w	r0, r0, #15
 8021676:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 802167a:	6020      	str	r0, [r4, #0]
 802167c:	e7b5      	b.n	80215ea <__hexnan+0x7a>
 802167e:	2508      	movs	r5, #8
 8021680:	e7b3      	b.n	80215ea <__hexnan+0x7a>
 8021682:	9b01      	ldr	r3, [sp, #4]
 8021684:	2b00      	cmp	r3, #0
 8021686:	d0dd      	beq.n	8021644 <__hexnan+0xd4>
 8021688:	f1c3 0320 	rsb	r3, r3, #32
 802168c:	f04f 32ff 	mov.w	r2, #4294967295
 8021690:	40da      	lsrs	r2, r3
 8021692:	f856 3c04 	ldr.w	r3, [r6, #-4]
 8021696:	4013      	ands	r3, r2
 8021698:	f846 3c04 	str.w	r3, [r6, #-4]
 802169c:	e7d2      	b.n	8021644 <__hexnan+0xd4>
 802169e:	3f04      	subs	r7, #4
 80216a0:	e7d0      	b.n	8021644 <__hexnan+0xd4>
 80216a2:	2004      	movs	r0, #4
 80216a4:	e7d5      	b.n	8021652 <__hexnan+0xe2>
	...

080216a8 <sbrk_aligned>:
 80216a8:	b570      	push	{r4, r5, r6, lr}
 80216aa:	4e0f      	ldr	r6, [pc, #60]	@ (80216e8 <sbrk_aligned+0x40>)
 80216ac:	460c      	mov	r4, r1
 80216ae:	6831      	ldr	r1, [r6, #0]
 80216b0:	4605      	mov	r5, r0
 80216b2:	b911      	cbnz	r1, 80216ba <sbrk_aligned+0x12>
 80216b4:	f000 fe0e 	bl	80222d4 <_sbrk_r>
 80216b8:	6030      	str	r0, [r6, #0]
 80216ba:	4621      	mov	r1, r4
 80216bc:	4628      	mov	r0, r5
 80216be:	f000 fe09 	bl	80222d4 <_sbrk_r>
 80216c2:	1c43      	adds	r3, r0, #1
 80216c4:	d103      	bne.n	80216ce <sbrk_aligned+0x26>
 80216c6:	f04f 34ff 	mov.w	r4, #4294967295
 80216ca:	4620      	mov	r0, r4
 80216cc:	bd70      	pop	{r4, r5, r6, pc}
 80216ce:	1cc4      	adds	r4, r0, #3
 80216d0:	f024 0403 	bic.w	r4, r4, #3
 80216d4:	42a0      	cmp	r0, r4
 80216d6:	d0f8      	beq.n	80216ca <sbrk_aligned+0x22>
 80216d8:	1a21      	subs	r1, r4, r0
 80216da:	4628      	mov	r0, r5
 80216dc:	f000 fdfa 	bl	80222d4 <_sbrk_r>
 80216e0:	3001      	adds	r0, #1
 80216e2:	d1f2      	bne.n	80216ca <sbrk_aligned+0x22>
 80216e4:	e7ef      	b.n	80216c6 <sbrk_aligned+0x1e>
 80216e6:	bf00      	nop
 80216e8:	200028e0 	.word	0x200028e0

080216ec <_malloc_r>:
 80216ec:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80216f0:	1ccd      	adds	r5, r1, #3
 80216f2:	f025 0503 	bic.w	r5, r5, #3
 80216f6:	3508      	adds	r5, #8
 80216f8:	2d0c      	cmp	r5, #12
 80216fa:	bf38      	it	cc
 80216fc:	250c      	movcc	r5, #12
 80216fe:	2d00      	cmp	r5, #0
 8021700:	4606      	mov	r6, r0
 8021702:	db01      	blt.n	8021708 <_malloc_r+0x1c>
 8021704:	42a9      	cmp	r1, r5
 8021706:	d904      	bls.n	8021712 <_malloc_r+0x26>
 8021708:	230c      	movs	r3, #12
 802170a:	6033      	str	r3, [r6, #0]
 802170c:	2000      	movs	r0, #0
 802170e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8021712:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80217e8 <_malloc_r+0xfc>
 8021716:	f000 f87b 	bl	8021810 <__malloc_lock>
 802171a:	f8d8 3000 	ldr.w	r3, [r8]
 802171e:	461c      	mov	r4, r3
 8021720:	bb44      	cbnz	r4, 8021774 <_malloc_r+0x88>
 8021722:	4629      	mov	r1, r5
 8021724:	4630      	mov	r0, r6
 8021726:	f7ff ffbf 	bl	80216a8 <sbrk_aligned>
 802172a:	1c43      	adds	r3, r0, #1
 802172c:	4604      	mov	r4, r0
 802172e:	d158      	bne.n	80217e2 <_malloc_r+0xf6>
 8021730:	f8d8 4000 	ldr.w	r4, [r8]
 8021734:	4627      	mov	r7, r4
 8021736:	2f00      	cmp	r7, #0
 8021738:	d143      	bne.n	80217c2 <_malloc_r+0xd6>
 802173a:	2c00      	cmp	r4, #0
 802173c:	d04b      	beq.n	80217d6 <_malloc_r+0xea>
 802173e:	6823      	ldr	r3, [r4, #0]
 8021740:	4639      	mov	r1, r7
 8021742:	4630      	mov	r0, r6
 8021744:	eb04 0903 	add.w	r9, r4, r3
 8021748:	f000 fdc4 	bl	80222d4 <_sbrk_r>
 802174c:	4581      	cmp	r9, r0
 802174e:	d142      	bne.n	80217d6 <_malloc_r+0xea>
 8021750:	6821      	ldr	r1, [r4, #0]
 8021752:	1a6d      	subs	r5, r5, r1
 8021754:	4629      	mov	r1, r5
 8021756:	4630      	mov	r0, r6
 8021758:	f7ff ffa6 	bl	80216a8 <sbrk_aligned>
 802175c:	3001      	adds	r0, #1
 802175e:	d03a      	beq.n	80217d6 <_malloc_r+0xea>
 8021760:	6823      	ldr	r3, [r4, #0]
 8021762:	442b      	add	r3, r5
 8021764:	6023      	str	r3, [r4, #0]
 8021766:	f8d8 3000 	ldr.w	r3, [r8]
 802176a:	685a      	ldr	r2, [r3, #4]
 802176c:	bb62      	cbnz	r2, 80217c8 <_malloc_r+0xdc>
 802176e:	f8c8 7000 	str.w	r7, [r8]
 8021772:	e00f      	b.n	8021794 <_malloc_r+0xa8>
 8021774:	6822      	ldr	r2, [r4, #0]
 8021776:	1b52      	subs	r2, r2, r5
 8021778:	d420      	bmi.n	80217bc <_malloc_r+0xd0>
 802177a:	2a0b      	cmp	r2, #11
 802177c:	d917      	bls.n	80217ae <_malloc_r+0xc2>
 802177e:	1961      	adds	r1, r4, r5
 8021780:	42a3      	cmp	r3, r4
 8021782:	6025      	str	r5, [r4, #0]
 8021784:	bf18      	it	ne
 8021786:	6059      	strne	r1, [r3, #4]
 8021788:	6863      	ldr	r3, [r4, #4]
 802178a:	bf08      	it	eq
 802178c:	f8c8 1000 	streq.w	r1, [r8]
 8021790:	5162      	str	r2, [r4, r5]
 8021792:	604b      	str	r3, [r1, #4]
 8021794:	4630      	mov	r0, r6
 8021796:	f000 f841 	bl	802181c <__malloc_unlock>
 802179a:	f104 000b 	add.w	r0, r4, #11
 802179e:	1d23      	adds	r3, r4, #4
 80217a0:	f020 0007 	bic.w	r0, r0, #7
 80217a4:	1ac2      	subs	r2, r0, r3
 80217a6:	bf1c      	itt	ne
 80217a8:	1a1b      	subne	r3, r3, r0
 80217aa:	50a3      	strne	r3, [r4, r2]
 80217ac:	e7af      	b.n	802170e <_malloc_r+0x22>
 80217ae:	6862      	ldr	r2, [r4, #4]
 80217b0:	42a3      	cmp	r3, r4
 80217b2:	bf0c      	ite	eq
 80217b4:	f8c8 2000 	streq.w	r2, [r8]
 80217b8:	605a      	strne	r2, [r3, #4]
 80217ba:	e7eb      	b.n	8021794 <_malloc_r+0xa8>
 80217bc:	4623      	mov	r3, r4
 80217be:	6864      	ldr	r4, [r4, #4]
 80217c0:	e7ae      	b.n	8021720 <_malloc_r+0x34>
 80217c2:	463c      	mov	r4, r7
 80217c4:	687f      	ldr	r7, [r7, #4]
 80217c6:	e7b6      	b.n	8021736 <_malloc_r+0x4a>
 80217c8:	461a      	mov	r2, r3
 80217ca:	685b      	ldr	r3, [r3, #4]
 80217cc:	42a3      	cmp	r3, r4
 80217ce:	d1fb      	bne.n	80217c8 <_malloc_r+0xdc>
 80217d0:	2300      	movs	r3, #0
 80217d2:	6053      	str	r3, [r2, #4]
 80217d4:	e7de      	b.n	8021794 <_malloc_r+0xa8>
 80217d6:	230c      	movs	r3, #12
 80217d8:	6033      	str	r3, [r6, #0]
 80217da:	4630      	mov	r0, r6
 80217dc:	f000 f81e 	bl	802181c <__malloc_unlock>
 80217e0:	e794      	b.n	802170c <_malloc_r+0x20>
 80217e2:	6005      	str	r5, [r0, #0]
 80217e4:	e7d6      	b.n	8021794 <_malloc_r+0xa8>
 80217e6:	bf00      	nop
 80217e8:	200028e4 	.word	0x200028e4

080217ec <__ascii_mbtowc>:
 80217ec:	b082      	sub	sp, #8
 80217ee:	b901      	cbnz	r1, 80217f2 <__ascii_mbtowc+0x6>
 80217f0:	a901      	add	r1, sp, #4
 80217f2:	b142      	cbz	r2, 8021806 <__ascii_mbtowc+0x1a>
 80217f4:	b14b      	cbz	r3, 802180a <__ascii_mbtowc+0x1e>
 80217f6:	7813      	ldrb	r3, [r2, #0]
 80217f8:	600b      	str	r3, [r1, #0]
 80217fa:	7812      	ldrb	r2, [r2, #0]
 80217fc:	1e10      	subs	r0, r2, #0
 80217fe:	bf18      	it	ne
 8021800:	2001      	movne	r0, #1
 8021802:	b002      	add	sp, #8
 8021804:	4770      	bx	lr
 8021806:	4610      	mov	r0, r2
 8021808:	e7fb      	b.n	8021802 <__ascii_mbtowc+0x16>
 802180a:	f06f 0001 	mvn.w	r0, #1
 802180e:	e7f8      	b.n	8021802 <__ascii_mbtowc+0x16>

08021810 <__malloc_lock>:
 8021810:	4801      	ldr	r0, [pc, #4]	@ (8021818 <__malloc_lock+0x8>)
 8021812:	f7ff bbae 	b.w	8020f72 <__retarget_lock_acquire_recursive>
 8021816:	bf00      	nop
 8021818:	200028dc 	.word	0x200028dc

0802181c <__malloc_unlock>:
 802181c:	4801      	ldr	r0, [pc, #4]	@ (8021824 <__malloc_unlock+0x8>)
 802181e:	f7ff bba9 	b.w	8020f74 <__retarget_lock_release_recursive>
 8021822:	bf00      	nop
 8021824:	200028dc 	.word	0x200028dc

08021828 <_Balloc>:
 8021828:	b570      	push	{r4, r5, r6, lr}
 802182a:	69c6      	ldr	r6, [r0, #28]
 802182c:	4604      	mov	r4, r0
 802182e:	460d      	mov	r5, r1
 8021830:	b976      	cbnz	r6, 8021850 <_Balloc+0x28>
 8021832:	2010      	movs	r0, #16
 8021834:	f000 fd90 	bl	8022358 <malloc>
 8021838:	4602      	mov	r2, r0
 802183a:	61e0      	str	r0, [r4, #28]
 802183c:	b920      	cbnz	r0, 8021848 <_Balloc+0x20>
 802183e:	4b18      	ldr	r3, [pc, #96]	@ (80218a0 <_Balloc+0x78>)
 8021840:	4818      	ldr	r0, [pc, #96]	@ (80218a4 <_Balloc+0x7c>)
 8021842:	216b      	movs	r1, #107	@ 0x6b
 8021844:	f000 fd56 	bl	80222f4 <__assert_func>
 8021848:	e9c0 6601 	strd	r6, r6, [r0, #4]
 802184c:	6006      	str	r6, [r0, #0]
 802184e:	60c6      	str	r6, [r0, #12]
 8021850:	69e6      	ldr	r6, [r4, #28]
 8021852:	68f3      	ldr	r3, [r6, #12]
 8021854:	b183      	cbz	r3, 8021878 <_Balloc+0x50>
 8021856:	69e3      	ldr	r3, [r4, #28]
 8021858:	68db      	ldr	r3, [r3, #12]
 802185a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 802185e:	b9b8      	cbnz	r0, 8021890 <_Balloc+0x68>
 8021860:	2101      	movs	r1, #1
 8021862:	fa01 f605 	lsl.w	r6, r1, r5
 8021866:	1d72      	adds	r2, r6, #5
 8021868:	0092      	lsls	r2, r2, #2
 802186a:	4620      	mov	r0, r4
 802186c:	f000 fd60 	bl	8022330 <_calloc_r>
 8021870:	b160      	cbz	r0, 802188c <_Balloc+0x64>
 8021872:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8021876:	e00e      	b.n	8021896 <_Balloc+0x6e>
 8021878:	2221      	movs	r2, #33	@ 0x21
 802187a:	2104      	movs	r1, #4
 802187c:	4620      	mov	r0, r4
 802187e:	f000 fd57 	bl	8022330 <_calloc_r>
 8021882:	69e3      	ldr	r3, [r4, #28]
 8021884:	60f0      	str	r0, [r6, #12]
 8021886:	68db      	ldr	r3, [r3, #12]
 8021888:	2b00      	cmp	r3, #0
 802188a:	d1e4      	bne.n	8021856 <_Balloc+0x2e>
 802188c:	2000      	movs	r0, #0
 802188e:	bd70      	pop	{r4, r5, r6, pc}
 8021890:	6802      	ldr	r2, [r0, #0]
 8021892:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8021896:	2300      	movs	r3, #0
 8021898:	e9c0 3303 	strd	r3, r3, [r0, #12]
 802189c:	e7f7      	b.n	802188e <_Balloc+0x66>
 802189e:	bf00      	nop
 80218a0:	080240d3 	.word	0x080240d3
 80218a4:	080240ea 	.word	0x080240ea

080218a8 <_Bfree>:
 80218a8:	b570      	push	{r4, r5, r6, lr}
 80218aa:	69c6      	ldr	r6, [r0, #28]
 80218ac:	4605      	mov	r5, r0
 80218ae:	460c      	mov	r4, r1
 80218b0:	b976      	cbnz	r6, 80218d0 <_Bfree+0x28>
 80218b2:	2010      	movs	r0, #16
 80218b4:	f000 fd50 	bl	8022358 <malloc>
 80218b8:	4602      	mov	r2, r0
 80218ba:	61e8      	str	r0, [r5, #28]
 80218bc:	b920      	cbnz	r0, 80218c8 <_Bfree+0x20>
 80218be:	4b09      	ldr	r3, [pc, #36]	@ (80218e4 <_Bfree+0x3c>)
 80218c0:	4809      	ldr	r0, [pc, #36]	@ (80218e8 <_Bfree+0x40>)
 80218c2:	218f      	movs	r1, #143	@ 0x8f
 80218c4:	f000 fd16 	bl	80222f4 <__assert_func>
 80218c8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80218cc:	6006      	str	r6, [r0, #0]
 80218ce:	60c6      	str	r6, [r0, #12]
 80218d0:	b13c      	cbz	r4, 80218e2 <_Bfree+0x3a>
 80218d2:	69eb      	ldr	r3, [r5, #28]
 80218d4:	6862      	ldr	r2, [r4, #4]
 80218d6:	68db      	ldr	r3, [r3, #12]
 80218d8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80218dc:	6021      	str	r1, [r4, #0]
 80218de:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80218e2:	bd70      	pop	{r4, r5, r6, pc}
 80218e4:	080240d3 	.word	0x080240d3
 80218e8:	080240ea 	.word	0x080240ea

080218ec <__multadd>:
 80218ec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80218f0:	690d      	ldr	r5, [r1, #16]
 80218f2:	4607      	mov	r7, r0
 80218f4:	460c      	mov	r4, r1
 80218f6:	461e      	mov	r6, r3
 80218f8:	f101 0c14 	add.w	ip, r1, #20
 80218fc:	2000      	movs	r0, #0
 80218fe:	f8dc 3000 	ldr.w	r3, [ip]
 8021902:	b299      	uxth	r1, r3
 8021904:	fb02 6101 	mla	r1, r2, r1, r6
 8021908:	0c1e      	lsrs	r6, r3, #16
 802190a:	0c0b      	lsrs	r3, r1, #16
 802190c:	fb02 3306 	mla	r3, r2, r6, r3
 8021910:	b289      	uxth	r1, r1
 8021912:	3001      	adds	r0, #1
 8021914:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8021918:	4285      	cmp	r5, r0
 802191a:	f84c 1b04 	str.w	r1, [ip], #4
 802191e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8021922:	dcec      	bgt.n	80218fe <__multadd+0x12>
 8021924:	b30e      	cbz	r6, 802196a <__multadd+0x7e>
 8021926:	68a3      	ldr	r3, [r4, #8]
 8021928:	42ab      	cmp	r3, r5
 802192a:	dc19      	bgt.n	8021960 <__multadd+0x74>
 802192c:	6861      	ldr	r1, [r4, #4]
 802192e:	4638      	mov	r0, r7
 8021930:	3101      	adds	r1, #1
 8021932:	f7ff ff79 	bl	8021828 <_Balloc>
 8021936:	4680      	mov	r8, r0
 8021938:	b928      	cbnz	r0, 8021946 <__multadd+0x5a>
 802193a:	4602      	mov	r2, r0
 802193c:	4b0c      	ldr	r3, [pc, #48]	@ (8021970 <__multadd+0x84>)
 802193e:	480d      	ldr	r0, [pc, #52]	@ (8021974 <__multadd+0x88>)
 8021940:	21ba      	movs	r1, #186	@ 0xba
 8021942:	f000 fcd7 	bl	80222f4 <__assert_func>
 8021946:	6922      	ldr	r2, [r4, #16]
 8021948:	3202      	adds	r2, #2
 802194a:	f104 010c 	add.w	r1, r4, #12
 802194e:	0092      	lsls	r2, r2, #2
 8021950:	300c      	adds	r0, #12
 8021952:	f7ff fb10 	bl	8020f76 <memcpy>
 8021956:	4621      	mov	r1, r4
 8021958:	4638      	mov	r0, r7
 802195a:	f7ff ffa5 	bl	80218a8 <_Bfree>
 802195e:	4644      	mov	r4, r8
 8021960:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8021964:	3501      	adds	r5, #1
 8021966:	615e      	str	r6, [r3, #20]
 8021968:	6125      	str	r5, [r4, #16]
 802196a:	4620      	mov	r0, r4
 802196c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8021970:	08024062 	.word	0x08024062
 8021974:	080240ea 	.word	0x080240ea

08021978 <__s2b>:
 8021978:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 802197c:	460c      	mov	r4, r1
 802197e:	4615      	mov	r5, r2
 8021980:	461f      	mov	r7, r3
 8021982:	2209      	movs	r2, #9
 8021984:	3308      	adds	r3, #8
 8021986:	4606      	mov	r6, r0
 8021988:	fb93 f3f2 	sdiv	r3, r3, r2
 802198c:	2100      	movs	r1, #0
 802198e:	2201      	movs	r2, #1
 8021990:	429a      	cmp	r2, r3
 8021992:	db09      	blt.n	80219a8 <__s2b+0x30>
 8021994:	4630      	mov	r0, r6
 8021996:	f7ff ff47 	bl	8021828 <_Balloc>
 802199a:	b940      	cbnz	r0, 80219ae <__s2b+0x36>
 802199c:	4602      	mov	r2, r0
 802199e:	4b19      	ldr	r3, [pc, #100]	@ (8021a04 <__s2b+0x8c>)
 80219a0:	4819      	ldr	r0, [pc, #100]	@ (8021a08 <__s2b+0x90>)
 80219a2:	21d3      	movs	r1, #211	@ 0xd3
 80219a4:	f000 fca6 	bl	80222f4 <__assert_func>
 80219a8:	0052      	lsls	r2, r2, #1
 80219aa:	3101      	adds	r1, #1
 80219ac:	e7f0      	b.n	8021990 <__s2b+0x18>
 80219ae:	9b08      	ldr	r3, [sp, #32]
 80219b0:	6143      	str	r3, [r0, #20]
 80219b2:	2d09      	cmp	r5, #9
 80219b4:	f04f 0301 	mov.w	r3, #1
 80219b8:	6103      	str	r3, [r0, #16]
 80219ba:	dd16      	ble.n	80219ea <__s2b+0x72>
 80219bc:	f104 0909 	add.w	r9, r4, #9
 80219c0:	46c8      	mov	r8, r9
 80219c2:	442c      	add	r4, r5
 80219c4:	f818 3b01 	ldrb.w	r3, [r8], #1
 80219c8:	4601      	mov	r1, r0
 80219ca:	3b30      	subs	r3, #48	@ 0x30
 80219cc:	220a      	movs	r2, #10
 80219ce:	4630      	mov	r0, r6
 80219d0:	f7ff ff8c 	bl	80218ec <__multadd>
 80219d4:	45a0      	cmp	r8, r4
 80219d6:	d1f5      	bne.n	80219c4 <__s2b+0x4c>
 80219d8:	f1a5 0408 	sub.w	r4, r5, #8
 80219dc:	444c      	add	r4, r9
 80219de:	1b2d      	subs	r5, r5, r4
 80219e0:	1963      	adds	r3, r4, r5
 80219e2:	42bb      	cmp	r3, r7
 80219e4:	db04      	blt.n	80219f0 <__s2b+0x78>
 80219e6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80219ea:	340a      	adds	r4, #10
 80219ec:	2509      	movs	r5, #9
 80219ee:	e7f6      	b.n	80219de <__s2b+0x66>
 80219f0:	f814 3b01 	ldrb.w	r3, [r4], #1
 80219f4:	4601      	mov	r1, r0
 80219f6:	3b30      	subs	r3, #48	@ 0x30
 80219f8:	220a      	movs	r2, #10
 80219fa:	4630      	mov	r0, r6
 80219fc:	f7ff ff76 	bl	80218ec <__multadd>
 8021a00:	e7ee      	b.n	80219e0 <__s2b+0x68>
 8021a02:	bf00      	nop
 8021a04:	08024062 	.word	0x08024062
 8021a08:	080240ea 	.word	0x080240ea

08021a0c <__hi0bits>:
 8021a0c:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8021a10:	4603      	mov	r3, r0
 8021a12:	bf36      	itet	cc
 8021a14:	0403      	lslcc	r3, r0, #16
 8021a16:	2000      	movcs	r0, #0
 8021a18:	2010      	movcc	r0, #16
 8021a1a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8021a1e:	bf3c      	itt	cc
 8021a20:	021b      	lslcc	r3, r3, #8
 8021a22:	3008      	addcc	r0, #8
 8021a24:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8021a28:	bf3c      	itt	cc
 8021a2a:	011b      	lslcc	r3, r3, #4
 8021a2c:	3004      	addcc	r0, #4
 8021a2e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8021a32:	bf3c      	itt	cc
 8021a34:	009b      	lslcc	r3, r3, #2
 8021a36:	3002      	addcc	r0, #2
 8021a38:	2b00      	cmp	r3, #0
 8021a3a:	db05      	blt.n	8021a48 <__hi0bits+0x3c>
 8021a3c:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8021a40:	f100 0001 	add.w	r0, r0, #1
 8021a44:	bf08      	it	eq
 8021a46:	2020      	moveq	r0, #32
 8021a48:	4770      	bx	lr

08021a4a <__lo0bits>:
 8021a4a:	6803      	ldr	r3, [r0, #0]
 8021a4c:	4602      	mov	r2, r0
 8021a4e:	f013 0007 	ands.w	r0, r3, #7
 8021a52:	d00b      	beq.n	8021a6c <__lo0bits+0x22>
 8021a54:	07d9      	lsls	r1, r3, #31
 8021a56:	d421      	bmi.n	8021a9c <__lo0bits+0x52>
 8021a58:	0798      	lsls	r0, r3, #30
 8021a5a:	bf49      	itett	mi
 8021a5c:	085b      	lsrmi	r3, r3, #1
 8021a5e:	089b      	lsrpl	r3, r3, #2
 8021a60:	2001      	movmi	r0, #1
 8021a62:	6013      	strmi	r3, [r2, #0]
 8021a64:	bf5c      	itt	pl
 8021a66:	6013      	strpl	r3, [r2, #0]
 8021a68:	2002      	movpl	r0, #2
 8021a6a:	4770      	bx	lr
 8021a6c:	b299      	uxth	r1, r3
 8021a6e:	b909      	cbnz	r1, 8021a74 <__lo0bits+0x2a>
 8021a70:	0c1b      	lsrs	r3, r3, #16
 8021a72:	2010      	movs	r0, #16
 8021a74:	b2d9      	uxtb	r1, r3
 8021a76:	b909      	cbnz	r1, 8021a7c <__lo0bits+0x32>
 8021a78:	3008      	adds	r0, #8
 8021a7a:	0a1b      	lsrs	r3, r3, #8
 8021a7c:	0719      	lsls	r1, r3, #28
 8021a7e:	bf04      	itt	eq
 8021a80:	091b      	lsreq	r3, r3, #4
 8021a82:	3004      	addeq	r0, #4
 8021a84:	0799      	lsls	r1, r3, #30
 8021a86:	bf04      	itt	eq
 8021a88:	089b      	lsreq	r3, r3, #2
 8021a8a:	3002      	addeq	r0, #2
 8021a8c:	07d9      	lsls	r1, r3, #31
 8021a8e:	d403      	bmi.n	8021a98 <__lo0bits+0x4e>
 8021a90:	085b      	lsrs	r3, r3, #1
 8021a92:	f100 0001 	add.w	r0, r0, #1
 8021a96:	d003      	beq.n	8021aa0 <__lo0bits+0x56>
 8021a98:	6013      	str	r3, [r2, #0]
 8021a9a:	4770      	bx	lr
 8021a9c:	2000      	movs	r0, #0
 8021a9e:	4770      	bx	lr
 8021aa0:	2020      	movs	r0, #32
 8021aa2:	4770      	bx	lr

08021aa4 <__i2b>:
 8021aa4:	b510      	push	{r4, lr}
 8021aa6:	460c      	mov	r4, r1
 8021aa8:	2101      	movs	r1, #1
 8021aaa:	f7ff febd 	bl	8021828 <_Balloc>
 8021aae:	4602      	mov	r2, r0
 8021ab0:	b928      	cbnz	r0, 8021abe <__i2b+0x1a>
 8021ab2:	4b05      	ldr	r3, [pc, #20]	@ (8021ac8 <__i2b+0x24>)
 8021ab4:	4805      	ldr	r0, [pc, #20]	@ (8021acc <__i2b+0x28>)
 8021ab6:	f240 1145 	movw	r1, #325	@ 0x145
 8021aba:	f000 fc1b 	bl	80222f4 <__assert_func>
 8021abe:	2301      	movs	r3, #1
 8021ac0:	6144      	str	r4, [r0, #20]
 8021ac2:	6103      	str	r3, [r0, #16]
 8021ac4:	bd10      	pop	{r4, pc}
 8021ac6:	bf00      	nop
 8021ac8:	08024062 	.word	0x08024062
 8021acc:	080240ea 	.word	0x080240ea

08021ad0 <__multiply>:
 8021ad0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8021ad4:	4617      	mov	r7, r2
 8021ad6:	690a      	ldr	r2, [r1, #16]
 8021ad8:	693b      	ldr	r3, [r7, #16]
 8021ada:	429a      	cmp	r2, r3
 8021adc:	bfa8      	it	ge
 8021ade:	463b      	movge	r3, r7
 8021ae0:	4689      	mov	r9, r1
 8021ae2:	bfa4      	itt	ge
 8021ae4:	460f      	movge	r7, r1
 8021ae6:	4699      	movge	r9, r3
 8021ae8:	693d      	ldr	r5, [r7, #16]
 8021aea:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8021aee:	68bb      	ldr	r3, [r7, #8]
 8021af0:	6879      	ldr	r1, [r7, #4]
 8021af2:	eb05 060a 	add.w	r6, r5, sl
 8021af6:	42b3      	cmp	r3, r6
 8021af8:	b085      	sub	sp, #20
 8021afa:	bfb8      	it	lt
 8021afc:	3101      	addlt	r1, #1
 8021afe:	f7ff fe93 	bl	8021828 <_Balloc>
 8021b02:	b930      	cbnz	r0, 8021b12 <__multiply+0x42>
 8021b04:	4602      	mov	r2, r0
 8021b06:	4b41      	ldr	r3, [pc, #260]	@ (8021c0c <__multiply+0x13c>)
 8021b08:	4841      	ldr	r0, [pc, #260]	@ (8021c10 <__multiply+0x140>)
 8021b0a:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8021b0e:	f000 fbf1 	bl	80222f4 <__assert_func>
 8021b12:	f100 0414 	add.w	r4, r0, #20
 8021b16:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8021b1a:	4623      	mov	r3, r4
 8021b1c:	2200      	movs	r2, #0
 8021b1e:	4573      	cmp	r3, lr
 8021b20:	d320      	bcc.n	8021b64 <__multiply+0x94>
 8021b22:	f107 0814 	add.w	r8, r7, #20
 8021b26:	f109 0114 	add.w	r1, r9, #20
 8021b2a:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8021b2e:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8021b32:	9302      	str	r3, [sp, #8]
 8021b34:	1beb      	subs	r3, r5, r7
 8021b36:	3b15      	subs	r3, #21
 8021b38:	f023 0303 	bic.w	r3, r3, #3
 8021b3c:	3304      	adds	r3, #4
 8021b3e:	3715      	adds	r7, #21
 8021b40:	42bd      	cmp	r5, r7
 8021b42:	bf38      	it	cc
 8021b44:	2304      	movcc	r3, #4
 8021b46:	9301      	str	r3, [sp, #4]
 8021b48:	9b02      	ldr	r3, [sp, #8]
 8021b4a:	9103      	str	r1, [sp, #12]
 8021b4c:	428b      	cmp	r3, r1
 8021b4e:	d80c      	bhi.n	8021b6a <__multiply+0x9a>
 8021b50:	2e00      	cmp	r6, #0
 8021b52:	dd03      	ble.n	8021b5c <__multiply+0x8c>
 8021b54:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8021b58:	2b00      	cmp	r3, #0
 8021b5a:	d055      	beq.n	8021c08 <__multiply+0x138>
 8021b5c:	6106      	str	r6, [r0, #16]
 8021b5e:	b005      	add	sp, #20
 8021b60:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8021b64:	f843 2b04 	str.w	r2, [r3], #4
 8021b68:	e7d9      	b.n	8021b1e <__multiply+0x4e>
 8021b6a:	f8b1 a000 	ldrh.w	sl, [r1]
 8021b6e:	f1ba 0f00 	cmp.w	sl, #0
 8021b72:	d01f      	beq.n	8021bb4 <__multiply+0xe4>
 8021b74:	46c4      	mov	ip, r8
 8021b76:	46a1      	mov	r9, r4
 8021b78:	2700      	movs	r7, #0
 8021b7a:	f85c 2b04 	ldr.w	r2, [ip], #4
 8021b7e:	f8d9 3000 	ldr.w	r3, [r9]
 8021b82:	fa1f fb82 	uxth.w	fp, r2
 8021b86:	b29b      	uxth	r3, r3
 8021b88:	fb0a 330b 	mla	r3, sl, fp, r3
 8021b8c:	443b      	add	r3, r7
 8021b8e:	f8d9 7000 	ldr.w	r7, [r9]
 8021b92:	0c12      	lsrs	r2, r2, #16
 8021b94:	0c3f      	lsrs	r7, r7, #16
 8021b96:	fb0a 7202 	mla	r2, sl, r2, r7
 8021b9a:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8021b9e:	b29b      	uxth	r3, r3
 8021ba0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8021ba4:	4565      	cmp	r5, ip
 8021ba6:	f849 3b04 	str.w	r3, [r9], #4
 8021baa:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8021bae:	d8e4      	bhi.n	8021b7a <__multiply+0xaa>
 8021bb0:	9b01      	ldr	r3, [sp, #4]
 8021bb2:	50e7      	str	r7, [r4, r3]
 8021bb4:	9b03      	ldr	r3, [sp, #12]
 8021bb6:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8021bba:	3104      	adds	r1, #4
 8021bbc:	f1b9 0f00 	cmp.w	r9, #0
 8021bc0:	d020      	beq.n	8021c04 <__multiply+0x134>
 8021bc2:	6823      	ldr	r3, [r4, #0]
 8021bc4:	4647      	mov	r7, r8
 8021bc6:	46a4      	mov	ip, r4
 8021bc8:	f04f 0a00 	mov.w	sl, #0
 8021bcc:	f8b7 b000 	ldrh.w	fp, [r7]
 8021bd0:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8021bd4:	fb09 220b 	mla	r2, r9, fp, r2
 8021bd8:	4452      	add	r2, sl
 8021bda:	b29b      	uxth	r3, r3
 8021bdc:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8021be0:	f84c 3b04 	str.w	r3, [ip], #4
 8021be4:	f857 3b04 	ldr.w	r3, [r7], #4
 8021be8:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8021bec:	f8bc 3000 	ldrh.w	r3, [ip]
 8021bf0:	fb09 330a 	mla	r3, r9, sl, r3
 8021bf4:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8021bf8:	42bd      	cmp	r5, r7
 8021bfa:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8021bfe:	d8e5      	bhi.n	8021bcc <__multiply+0xfc>
 8021c00:	9a01      	ldr	r2, [sp, #4]
 8021c02:	50a3      	str	r3, [r4, r2]
 8021c04:	3404      	adds	r4, #4
 8021c06:	e79f      	b.n	8021b48 <__multiply+0x78>
 8021c08:	3e01      	subs	r6, #1
 8021c0a:	e7a1      	b.n	8021b50 <__multiply+0x80>
 8021c0c:	08024062 	.word	0x08024062
 8021c10:	080240ea 	.word	0x080240ea

08021c14 <__pow5mult>:
 8021c14:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8021c18:	4615      	mov	r5, r2
 8021c1a:	f012 0203 	ands.w	r2, r2, #3
 8021c1e:	4607      	mov	r7, r0
 8021c20:	460e      	mov	r6, r1
 8021c22:	d007      	beq.n	8021c34 <__pow5mult+0x20>
 8021c24:	4c25      	ldr	r4, [pc, #148]	@ (8021cbc <__pow5mult+0xa8>)
 8021c26:	3a01      	subs	r2, #1
 8021c28:	2300      	movs	r3, #0
 8021c2a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8021c2e:	f7ff fe5d 	bl	80218ec <__multadd>
 8021c32:	4606      	mov	r6, r0
 8021c34:	10ad      	asrs	r5, r5, #2
 8021c36:	d03d      	beq.n	8021cb4 <__pow5mult+0xa0>
 8021c38:	69fc      	ldr	r4, [r7, #28]
 8021c3a:	b97c      	cbnz	r4, 8021c5c <__pow5mult+0x48>
 8021c3c:	2010      	movs	r0, #16
 8021c3e:	f000 fb8b 	bl	8022358 <malloc>
 8021c42:	4602      	mov	r2, r0
 8021c44:	61f8      	str	r0, [r7, #28]
 8021c46:	b928      	cbnz	r0, 8021c54 <__pow5mult+0x40>
 8021c48:	4b1d      	ldr	r3, [pc, #116]	@ (8021cc0 <__pow5mult+0xac>)
 8021c4a:	481e      	ldr	r0, [pc, #120]	@ (8021cc4 <__pow5mult+0xb0>)
 8021c4c:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8021c50:	f000 fb50 	bl	80222f4 <__assert_func>
 8021c54:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8021c58:	6004      	str	r4, [r0, #0]
 8021c5a:	60c4      	str	r4, [r0, #12]
 8021c5c:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8021c60:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8021c64:	b94c      	cbnz	r4, 8021c7a <__pow5mult+0x66>
 8021c66:	f240 2171 	movw	r1, #625	@ 0x271
 8021c6a:	4638      	mov	r0, r7
 8021c6c:	f7ff ff1a 	bl	8021aa4 <__i2b>
 8021c70:	2300      	movs	r3, #0
 8021c72:	f8c8 0008 	str.w	r0, [r8, #8]
 8021c76:	4604      	mov	r4, r0
 8021c78:	6003      	str	r3, [r0, #0]
 8021c7a:	f04f 0900 	mov.w	r9, #0
 8021c7e:	07eb      	lsls	r3, r5, #31
 8021c80:	d50a      	bpl.n	8021c98 <__pow5mult+0x84>
 8021c82:	4631      	mov	r1, r6
 8021c84:	4622      	mov	r2, r4
 8021c86:	4638      	mov	r0, r7
 8021c88:	f7ff ff22 	bl	8021ad0 <__multiply>
 8021c8c:	4631      	mov	r1, r6
 8021c8e:	4680      	mov	r8, r0
 8021c90:	4638      	mov	r0, r7
 8021c92:	f7ff fe09 	bl	80218a8 <_Bfree>
 8021c96:	4646      	mov	r6, r8
 8021c98:	106d      	asrs	r5, r5, #1
 8021c9a:	d00b      	beq.n	8021cb4 <__pow5mult+0xa0>
 8021c9c:	6820      	ldr	r0, [r4, #0]
 8021c9e:	b938      	cbnz	r0, 8021cb0 <__pow5mult+0x9c>
 8021ca0:	4622      	mov	r2, r4
 8021ca2:	4621      	mov	r1, r4
 8021ca4:	4638      	mov	r0, r7
 8021ca6:	f7ff ff13 	bl	8021ad0 <__multiply>
 8021caa:	6020      	str	r0, [r4, #0]
 8021cac:	f8c0 9000 	str.w	r9, [r0]
 8021cb0:	4604      	mov	r4, r0
 8021cb2:	e7e4      	b.n	8021c7e <__pow5mult+0x6a>
 8021cb4:	4630      	mov	r0, r6
 8021cb6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8021cba:	bf00      	nop
 8021cbc:	0802430c 	.word	0x0802430c
 8021cc0:	080240d3 	.word	0x080240d3
 8021cc4:	080240ea 	.word	0x080240ea

08021cc8 <__lshift>:
 8021cc8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8021ccc:	460c      	mov	r4, r1
 8021cce:	6849      	ldr	r1, [r1, #4]
 8021cd0:	6923      	ldr	r3, [r4, #16]
 8021cd2:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8021cd6:	68a3      	ldr	r3, [r4, #8]
 8021cd8:	4607      	mov	r7, r0
 8021cda:	4691      	mov	r9, r2
 8021cdc:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8021ce0:	f108 0601 	add.w	r6, r8, #1
 8021ce4:	42b3      	cmp	r3, r6
 8021ce6:	db0b      	blt.n	8021d00 <__lshift+0x38>
 8021ce8:	4638      	mov	r0, r7
 8021cea:	f7ff fd9d 	bl	8021828 <_Balloc>
 8021cee:	4605      	mov	r5, r0
 8021cf0:	b948      	cbnz	r0, 8021d06 <__lshift+0x3e>
 8021cf2:	4602      	mov	r2, r0
 8021cf4:	4b28      	ldr	r3, [pc, #160]	@ (8021d98 <__lshift+0xd0>)
 8021cf6:	4829      	ldr	r0, [pc, #164]	@ (8021d9c <__lshift+0xd4>)
 8021cf8:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8021cfc:	f000 fafa 	bl	80222f4 <__assert_func>
 8021d00:	3101      	adds	r1, #1
 8021d02:	005b      	lsls	r3, r3, #1
 8021d04:	e7ee      	b.n	8021ce4 <__lshift+0x1c>
 8021d06:	2300      	movs	r3, #0
 8021d08:	f100 0114 	add.w	r1, r0, #20
 8021d0c:	f100 0210 	add.w	r2, r0, #16
 8021d10:	4618      	mov	r0, r3
 8021d12:	4553      	cmp	r3, sl
 8021d14:	db33      	blt.n	8021d7e <__lshift+0xb6>
 8021d16:	6920      	ldr	r0, [r4, #16]
 8021d18:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8021d1c:	f104 0314 	add.w	r3, r4, #20
 8021d20:	f019 091f 	ands.w	r9, r9, #31
 8021d24:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8021d28:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8021d2c:	d02b      	beq.n	8021d86 <__lshift+0xbe>
 8021d2e:	f1c9 0e20 	rsb	lr, r9, #32
 8021d32:	468a      	mov	sl, r1
 8021d34:	2200      	movs	r2, #0
 8021d36:	6818      	ldr	r0, [r3, #0]
 8021d38:	fa00 f009 	lsl.w	r0, r0, r9
 8021d3c:	4310      	orrs	r0, r2
 8021d3e:	f84a 0b04 	str.w	r0, [sl], #4
 8021d42:	f853 2b04 	ldr.w	r2, [r3], #4
 8021d46:	459c      	cmp	ip, r3
 8021d48:	fa22 f20e 	lsr.w	r2, r2, lr
 8021d4c:	d8f3      	bhi.n	8021d36 <__lshift+0x6e>
 8021d4e:	ebac 0304 	sub.w	r3, ip, r4
 8021d52:	3b15      	subs	r3, #21
 8021d54:	f023 0303 	bic.w	r3, r3, #3
 8021d58:	3304      	adds	r3, #4
 8021d5a:	f104 0015 	add.w	r0, r4, #21
 8021d5e:	4560      	cmp	r0, ip
 8021d60:	bf88      	it	hi
 8021d62:	2304      	movhi	r3, #4
 8021d64:	50ca      	str	r2, [r1, r3]
 8021d66:	b10a      	cbz	r2, 8021d6c <__lshift+0xa4>
 8021d68:	f108 0602 	add.w	r6, r8, #2
 8021d6c:	3e01      	subs	r6, #1
 8021d6e:	4638      	mov	r0, r7
 8021d70:	612e      	str	r6, [r5, #16]
 8021d72:	4621      	mov	r1, r4
 8021d74:	f7ff fd98 	bl	80218a8 <_Bfree>
 8021d78:	4628      	mov	r0, r5
 8021d7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8021d7e:	f842 0f04 	str.w	r0, [r2, #4]!
 8021d82:	3301      	adds	r3, #1
 8021d84:	e7c5      	b.n	8021d12 <__lshift+0x4a>
 8021d86:	3904      	subs	r1, #4
 8021d88:	f853 2b04 	ldr.w	r2, [r3], #4
 8021d8c:	f841 2f04 	str.w	r2, [r1, #4]!
 8021d90:	459c      	cmp	ip, r3
 8021d92:	d8f9      	bhi.n	8021d88 <__lshift+0xc0>
 8021d94:	e7ea      	b.n	8021d6c <__lshift+0xa4>
 8021d96:	bf00      	nop
 8021d98:	08024062 	.word	0x08024062
 8021d9c:	080240ea 	.word	0x080240ea

08021da0 <__mcmp>:
 8021da0:	690a      	ldr	r2, [r1, #16]
 8021da2:	4603      	mov	r3, r0
 8021da4:	6900      	ldr	r0, [r0, #16]
 8021da6:	1a80      	subs	r0, r0, r2
 8021da8:	b530      	push	{r4, r5, lr}
 8021daa:	d10e      	bne.n	8021dca <__mcmp+0x2a>
 8021dac:	3314      	adds	r3, #20
 8021dae:	3114      	adds	r1, #20
 8021db0:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8021db4:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8021db8:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8021dbc:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8021dc0:	4295      	cmp	r5, r2
 8021dc2:	d003      	beq.n	8021dcc <__mcmp+0x2c>
 8021dc4:	d205      	bcs.n	8021dd2 <__mcmp+0x32>
 8021dc6:	f04f 30ff 	mov.w	r0, #4294967295
 8021dca:	bd30      	pop	{r4, r5, pc}
 8021dcc:	42a3      	cmp	r3, r4
 8021dce:	d3f3      	bcc.n	8021db8 <__mcmp+0x18>
 8021dd0:	e7fb      	b.n	8021dca <__mcmp+0x2a>
 8021dd2:	2001      	movs	r0, #1
 8021dd4:	e7f9      	b.n	8021dca <__mcmp+0x2a>
	...

08021dd8 <__mdiff>:
 8021dd8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8021ddc:	4689      	mov	r9, r1
 8021dde:	4606      	mov	r6, r0
 8021de0:	4611      	mov	r1, r2
 8021de2:	4648      	mov	r0, r9
 8021de4:	4614      	mov	r4, r2
 8021de6:	f7ff ffdb 	bl	8021da0 <__mcmp>
 8021dea:	1e05      	subs	r5, r0, #0
 8021dec:	d112      	bne.n	8021e14 <__mdiff+0x3c>
 8021dee:	4629      	mov	r1, r5
 8021df0:	4630      	mov	r0, r6
 8021df2:	f7ff fd19 	bl	8021828 <_Balloc>
 8021df6:	4602      	mov	r2, r0
 8021df8:	b928      	cbnz	r0, 8021e06 <__mdiff+0x2e>
 8021dfa:	4b3e      	ldr	r3, [pc, #248]	@ (8021ef4 <__mdiff+0x11c>)
 8021dfc:	f240 2137 	movw	r1, #567	@ 0x237
 8021e00:	483d      	ldr	r0, [pc, #244]	@ (8021ef8 <__mdiff+0x120>)
 8021e02:	f000 fa77 	bl	80222f4 <__assert_func>
 8021e06:	2301      	movs	r3, #1
 8021e08:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8021e0c:	4610      	mov	r0, r2
 8021e0e:	b003      	add	sp, #12
 8021e10:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8021e14:	bfbc      	itt	lt
 8021e16:	464b      	movlt	r3, r9
 8021e18:	46a1      	movlt	r9, r4
 8021e1a:	4630      	mov	r0, r6
 8021e1c:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8021e20:	bfba      	itte	lt
 8021e22:	461c      	movlt	r4, r3
 8021e24:	2501      	movlt	r5, #1
 8021e26:	2500      	movge	r5, #0
 8021e28:	f7ff fcfe 	bl	8021828 <_Balloc>
 8021e2c:	4602      	mov	r2, r0
 8021e2e:	b918      	cbnz	r0, 8021e38 <__mdiff+0x60>
 8021e30:	4b30      	ldr	r3, [pc, #192]	@ (8021ef4 <__mdiff+0x11c>)
 8021e32:	f240 2145 	movw	r1, #581	@ 0x245
 8021e36:	e7e3      	b.n	8021e00 <__mdiff+0x28>
 8021e38:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8021e3c:	6926      	ldr	r6, [r4, #16]
 8021e3e:	60c5      	str	r5, [r0, #12]
 8021e40:	f109 0310 	add.w	r3, r9, #16
 8021e44:	f109 0514 	add.w	r5, r9, #20
 8021e48:	f104 0e14 	add.w	lr, r4, #20
 8021e4c:	f100 0b14 	add.w	fp, r0, #20
 8021e50:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8021e54:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8021e58:	9301      	str	r3, [sp, #4]
 8021e5a:	46d9      	mov	r9, fp
 8021e5c:	f04f 0c00 	mov.w	ip, #0
 8021e60:	9b01      	ldr	r3, [sp, #4]
 8021e62:	f85e 0b04 	ldr.w	r0, [lr], #4
 8021e66:	f853 af04 	ldr.w	sl, [r3, #4]!
 8021e6a:	9301      	str	r3, [sp, #4]
 8021e6c:	b281      	uxth	r1, r0
 8021e6e:	fa1f f38a 	uxth.w	r3, sl
 8021e72:	1a5b      	subs	r3, r3, r1
 8021e74:	0c00      	lsrs	r0, r0, #16
 8021e76:	4463      	add	r3, ip
 8021e78:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8021e7c:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8021e80:	b29b      	uxth	r3, r3
 8021e82:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8021e86:	4576      	cmp	r6, lr
 8021e88:	f849 3b04 	str.w	r3, [r9], #4
 8021e8c:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8021e90:	d8e6      	bhi.n	8021e60 <__mdiff+0x88>
 8021e92:	1b33      	subs	r3, r6, r4
 8021e94:	3b15      	subs	r3, #21
 8021e96:	f023 0303 	bic.w	r3, r3, #3
 8021e9a:	3415      	adds	r4, #21
 8021e9c:	3304      	adds	r3, #4
 8021e9e:	42a6      	cmp	r6, r4
 8021ea0:	bf38      	it	cc
 8021ea2:	2304      	movcc	r3, #4
 8021ea4:	441d      	add	r5, r3
 8021ea6:	445b      	add	r3, fp
 8021ea8:	461e      	mov	r6, r3
 8021eaa:	462c      	mov	r4, r5
 8021eac:	4544      	cmp	r4, r8
 8021eae:	d30e      	bcc.n	8021ece <__mdiff+0xf6>
 8021eb0:	f108 0103 	add.w	r1, r8, #3
 8021eb4:	1b49      	subs	r1, r1, r5
 8021eb6:	f021 0103 	bic.w	r1, r1, #3
 8021eba:	3d03      	subs	r5, #3
 8021ebc:	45a8      	cmp	r8, r5
 8021ebe:	bf38      	it	cc
 8021ec0:	2100      	movcc	r1, #0
 8021ec2:	440b      	add	r3, r1
 8021ec4:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8021ec8:	b191      	cbz	r1, 8021ef0 <__mdiff+0x118>
 8021eca:	6117      	str	r7, [r2, #16]
 8021ecc:	e79e      	b.n	8021e0c <__mdiff+0x34>
 8021ece:	f854 1b04 	ldr.w	r1, [r4], #4
 8021ed2:	46e6      	mov	lr, ip
 8021ed4:	0c08      	lsrs	r0, r1, #16
 8021ed6:	fa1c fc81 	uxtah	ip, ip, r1
 8021eda:	4471      	add	r1, lr
 8021edc:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8021ee0:	b289      	uxth	r1, r1
 8021ee2:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8021ee6:	f846 1b04 	str.w	r1, [r6], #4
 8021eea:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8021eee:	e7dd      	b.n	8021eac <__mdiff+0xd4>
 8021ef0:	3f01      	subs	r7, #1
 8021ef2:	e7e7      	b.n	8021ec4 <__mdiff+0xec>
 8021ef4:	08024062 	.word	0x08024062
 8021ef8:	080240ea 	.word	0x080240ea

08021efc <__ulp>:
 8021efc:	4b0e      	ldr	r3, [pc, #56]	@ (8021f38 <__ulp+0x3c>)
 8021efe:	400b      	ands	r3, r1
 8021f00:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 8021f04:	2b00      	cmp	r3, #0
 8021f06:	dc08      	bgt.n	8021f1a <__ulp+0x1e>
 8021f08:	425b      	negs	r3, r3
 8021f0a:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 8021f0e:	ea4f 5223 	mov.w	r2, r3, asr #20
 8021f12:	da04      	bge.n	8021f1e <__ulp+0x22>
 8021f14:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8021f18:	4113      	asrs	r3, r2
 8021f1a:	2200      	movs	r2, #0
 8021f1c:	e008      	b.n	8021f30 <__ulp+0x34>
 8021f1e:	f1a2 0314 	sub.w	r3, r2, #20
 8021f22:	2b1e      	cmp	r3, #30
 8021f24:	bfda      	itte	le
 8021f26:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 8021f2a:	40da      	lsrle	r2, r3
 8021f2c:	2201      	movgt	r2, #1
 8021f2e:	2300      	movs	r3, #0
 8021f30:	4619      	mov	r1, r3
 8021f32:	4610      	mov	r0, r2
 8021f34:	4770      	bx	lr
 8021f36:	bf00      	nop
 8021f38:	7ff00000 	.word	0x7ff00000

08021f3c <__b2d>:
 8021f3c:	6902      	ldr	r2, [r0, #16]
 8021f3e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8021f40:	f100 0614 	add.w	r6, r0, #20
 8021f44:	eb06 0282 	add.w	r2, r6, r2, lsl #2
 8021f48:	4f20      	ldr	r7, [pc, #128]	@ (8021fcc <__b2d+0x90>)
 8021f4a:	f852 4c04 	ldr.w	r4, [r2, #-4]
 8021f4e:	4620      	mov	r0, r4
 8021f50:	f7ff fd5c 	bl	8021a0c <__hi0bits>
 8021f54:	4603      	mov	r3, r0
 8021f56:	2b0a      	cmp	r3, #10
 8021f58:	f1c0 0020 	rsb	r0, r0, #32
 8021f5c:	f1a2 0504 	sub.w	r5, r2, #4
 8021f60:	6008      	str	r0, [r1, #0]
 8021f62:	dc13      	bgt.n	8021f8c <__b2d+0x50>
 8021f64:	42ae      	cmp	r6, r5
 8021f66:	bf38      	it	cc
 8021f68:	f852 2c08 	ldrcc.w	r2, [r2, #-8]
 8021f6c:	f1c3 0c0b 	rsb	ip, r3, #11
 8021f70:	bf28      	it	cs
 8021f72:	2200      	movcs	r2, #0
 8021f74:	3315      	adds	r3, #21
 8021f76:	fa24 fe0c 	lsr.w	lr, r4, ip
 8021f7a:	fa04 f303 	lsl.w	r3, r4, r3
 8021f7e:	fa22 f20c 	lsr.w	r2, r2, ip
 8021f82:	ea4e 0107 	orr.w	r1, lr, r7
 8021f86:	431a      	orrs	r2, r3
 8021f88:	4610      	mov	r0, r2
 8021f8a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8021f8c:	42ae      	cmp	r6, r5
 8021f8e:	bf36      	itet	cc
 8021f90:	f1a2 0508 	subcc.w	r5, r2, #8
 8021f94:	2200      	movcs	r2, #0
 8021f96:	f852 2c08 	ldrcc.w	r2, [r2, #-8]
 8021f9a:	3b0b      	subs	r3, #11
 8021f9c:	d012      	beq.n	8021fc4 <__b2d+0x88>
 8021f9e:	f1c3 0720 	rsb	r7, r3, #32
 8021fa2:	fa22 f107 	lsr.w	r1, r2, r7
 8021fa6:	409c      	lsls	r4, r3
 8021fa8:	430c      	orrs	r4, r1
 8021faa:	42b5      	cmp	r5, r6
 8021fac:	f044 517f 	orr.w	r1, r4, #1069547520	@ 0x3fc00000
 8021fb0:	bf8c      	ite	hi
 8021fb2:	f855 4c04 	ldrhi.w	r4, [r5, #-4]
 8021fb6:	2400      	movls	r4, #0
 8021fb8:	409a      	lsls	r2, r3
 8021fba:	40fc      	lsrs	r4, r7
 8021fbc:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 8021fc0:	4322      	orrs	r2, r4
 8021fc2:	e7e1      	b.n	8021f88 <__b2d+0x4c>
 8021fc4:	ea44 0107 	orr.w	r1, r4, r7
 8021fc8:	e7de      	b.n	8021f88 <__b2d+0x4c>
 8021fca:	bf00      	nop
 8021fcc:	3ff00000 	.word	0x3ff00000

08021fd0 <__d2b>:
 8021fd0:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 8021fd4:	2101      	movs	r1, #1
 8021fd6:	9e08      	ldr	r6, [sp, #32]
 8021fd8:	4690      	mov	r8, r2
 8021fda:	4699      	mov	r9, r3
 8021fdc:	f7ff fc24 	bl	8021828 <_Balloc>
 8021fe0:	4604      	mov	r4, r0
 8021fe2:	b930      	cbnz	r0, 8021ff2 <__d2b+0x22>
 8021fe4:	4602      	mov	r2, r0
 8021fe6:	4b24      	ldr	r3, [pc, #144]	@ (8022078 <__d2b+0xa8>)
 8021fe8:	4824      	ldr	r0, [pc, #144]	@ (802207c <__d2b+0xac>)
 8021fea:	f240 310f 	movw	r1, #783	@ 0x30f
 8021fee:	f000 f981 	bl	80222f4 <__assert_func>
 8021ff2:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8021ff6:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8021ffa:	b10d      	cbz	r5, 8022000 <__d2b+0x30>
 8021ffc:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8022000:	9301      	str	r3, [sp, #4]
 8022002:	f1b8 0300 	subs.w	r3, r8, #0
 8022006:	d024      	beq.n	8022052 <__d2b+0x82>
 8022008:	4668      	mov	r0, sp
 802200a:	9300      	str	r3, [sp, #0]
 802200c:	f7ff fd1d 	bl	8021a4a <__lo0bits>
 8022010:	e9dd 1200 	ldrd	r1, r2, [sp]
 8022014:	b1d8      	cbz	r0, 802204e <__d2b+0x7e>
 8022016:	f1c0 0320 	rsb	r3, r0, #32
 802201a:	fa02 f303 	lsl.w	r3, r2, r3
 802201e:	430b      	orrs	r3, r1
 8022020:	40c2      	lsrs	r2, r0
 8022022:	6163      	str	r3, [r4, #20]
 8022024:	9201      	str	r2, [sp, #4]
 8022026:	9b01      	ldr	r3, [sp, #4]
 8022028:	61a3      	str	r3, [r4, #24]
 802202a:	2b00      	cmp	r3, #0
 802202c:	bf0c      	ite	eq
 802202e:	2201      	moveq	r2, #1
 8022030:	2202      	movne	r2, #2
 8022032:	6122      	str	r2, [r4, #16]
 8022034:	b1ad      	cbz	r5, 8022062 <__d2b+0x92>
 8022036:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 802203a:	4405      	add	r5, r0
 802203c:	6035      	str	r5, [r6, #0]
 802203e:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8022042:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8022044:	6018      	str	r0, [r3, #0]
 8022046:	4620      	mov	r0, r4
 8022048:	b002      	add	sp, #8
 802204a:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 802204e:	6161      	str	r1, [r4, #20]
 8022050:	e7e9      	b.n	8022026 <__d2b+0x56>
 8022052:	a801      	add	r0, sp, #4
 8022054:	f7ff fcf9 	bl	8021a4a <__lo0bits>
 8022058:	9b01      	ldr	r3, [sp, #4]
 802205a:	6163      	str	r3, [r4, #20]
 802205c:	3020      	adds	r0, #32
 802205e:	2201      	movs	r2, #1
 8022060:	e7e7      	b.n	8022032 <__d2b+0x62>
 8022062:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8022066:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 802206a:	6030      	str	r0, [r6, #0]
 802206c:	6918      	ldr	r0, [r3, #16]
 802206e:	f7ff fccd 	bl	8021a0c <__hi0bits>
 8022072:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8022076:	e7e4      	b.n	8022042 <__d2b+0x72>
 8022078:	08024062 	.word	0x08024062
 802207c:	080240ea 	.word	0x080240ea

08022080 <__ratio>:
 8022080:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8022084:	b085      	sub	sp, #20
 8022086:	e9cd 1000 	strd	r1, r0, [sp]
 802208a:	a902      	add	r1, sp, #8
 802208c:	f7ff ff56 	bl	8021f3c <__b2d>
 8022090:	468b      	mov	fp, r1
 8022092:	4606      	mov	r6, r0
 8022094:	460f      	mov	r7, r1
 8022096:	9800      	ldr	r0, [sp, #0]
 8022098:	a903      	add	r1, sp, #12
 802209a:	f7ff ff4f 	bl	8021f3c <__b2d>
 802209e:	9b01      	ldr	r3, [sp, #4]
 80220a0:	4689      	mov	r9, r1
 80220a2:	460d      	mov	r5, r1
 80220a4:	6919      	ldr	r1, [r3, #16]
 80220a6:	9b00      	ldr	r3, [sp, #0]
 80220a8:	691b      	ldr	r3, [r3, #16]
 80220aa:	1ac9      	subs	r1, r1, r3
 80220ac:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 80220b0:	1a9b      	subs	r3, r3, r2
 80220b2:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 80220b6:	2b00      	cmp	r3, #0
 80220b8:	bfcd      	iteet	gt
 80220ba:	463a      	movgt	r2, r7
 80220bc:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 80220c0:	462a      	movle	r2, r5
 80220c2:	eb02 5b03 	addgt.w	fp, r2, r3, lsl #20
 80220c6:	bfd8      	it	le
 80220c8:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 80220cc:	4604      	mov	r4, r0
 80220ce:	4622      	mov	r2, r4
 80220d0:	464b      	mov	r3, r9
 80220d2:	4630      	mov	r0, r6
 80220d4:	4659      	mov	r1, fp
 80220d6:	f7de fb91 	bl	80007fc <__aeabi_ddiv>
 80220da:	b005      	add	sp, #20
 80220dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080220e0 <__copybits>:
 80220e0:	3901      	subs	r1, #1
 80220e2:	b570      	push	{r4, r5, r6, lr}
 80220e4:	1149      	asrs	r1, r1, #5
 80220e6:	6914      	ldr	r4, [r2, #16]
 80220e8:	3101      	adds	r1, #1
 80220ea:	f102 0314 	add.w	r3, r2, #20
 80220ee:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 80220f2:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 80220f6:	1f05      	subs	r5, r0, #4
 80220f8:	42a3      	cmp	r3, r4
 80220fa:	d30c      	bcc.n	8022116 <__copybits+0x36>
 80220fc:	1aa3      	subs	r3, r4, r2
 80220fe:	3b11      	subs	r3, #17
 8022100:	f023 0303 	bic.w	r3, r3, #3
 8022104:	3211      	adds	r2, #17
 8022106:	42a2      	cmp	r2, r4
 8022108:	bf88      	it	hi
 802210a:	2300      	movhi	r3, #0
 802210c:	4418      	add	r0, r3
 802210e:	2300      	movs	r3, #0
 8022110:	4288      	cmp	r0, r1
 8022112:	d305      	bcc.n	8022120 <__copybits+0x40>
 8022114:	bd70      	pop	{r4, r5, r6, pc}
 8022116:	f853 6b04 	ldr.w	r6, [r3], #4
 802211a:	f845 6f04 	str.w	r6, [r5, #4]!
 802211e:	e7eb      	b.n	80220f8 <__copybits+0x18>
 8022120:	f840 3b04 	str.w	r3, [r0], #4
 8022124:	e7f4      	b.n	8022110 <__copybits+0x30>

08022126 <__any_on>:
 8022126:	f100 0214 	add.w	r2, r0, #20
 802212a:	6900      	ldr	r0, [r0, #16]
 802212c:	114b      	asrs	r3, r1, #5
 802212e:	4298      	cmp	r0, r3
 8022130:	b510      	push	{r4, lr}
 8022132:	db11      	blt.n	8022158 <__any_on+0x32>
 8022134:	dd0a      	ble.n	802214c <__any_on+0x26>
 8022136:	f011 011f 	ands.w	r1, r1, #31
 802213a:	d007      	beq.n	802214c <__any_on+0x26>
 802213c:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8022140:	fa24 f001 	lsr.w	r0, r4, r1
 8022144:	fa00 f101 	lsl.w	r1, r0, r1
 8022148:	428c      	cmp	r4, r1
 802214a:	d10b      	bne.n	8022164 <__any_on+0x3e>
 802214c:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8022150:	4293      	cmp	r3, r2
 8022152:	d803      	bhi.n	802215c <__any_on+0x36>
 8022154:	2000      	movs	r0, #0
 8022156:	bd10      	pop	{r4, pc}
 8022158:	4603      	mov	r3, r0
 802215a:	e7f7      	b.n	802214c <__any_on+0x26>
 802215c:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8022160:	2900      	cmp	r1, #0
 8022162:	d0f5      	beq.n	8022150 <__any_on+0x2a>
 8022164:	2001      	movs	r0, #1
 8022166:	e7f6      	b.n	8022156 <__any_on+0x30>

08022168 <__ascii_wctomb>:
 8022168:	4603      	mov	r3, r0
 802216a:	4608      	mov	r0, r1
 802216c:	b141      	cbz	r1, 8022180 <__ascii_wctomb+0x18>
 802216e:	2aff      	cmp	r2, #255	@ 0xff
 8022170:	d904      	bls.n	802217c <__ascii_wctomb+0x14>
 8022172:	228a      	movs	r2, #138	@ 0x8a
 8022174:	601a      	str	r2, [r3, #0]
 8022176:	f04f 30ff 	mov.w	r0, #4294967295
 802217a:	4770      	bx	lr
 802217c:	700a      	strb	r2, [r1, #0]
 802217e:	2001      	movs	r0, #1
 8022180:	4770      	bx	lr
	...

08022184 <__sflush_r>:
 8022184:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8022188:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 802218a:	0716      	lsls	r6, r2, #28
 802218c:	4605      	mov	r5, r0
 802218e:	460c      	mov	r4, r1
 8022190:	d454      	bmi.n	802223c <__sflush_r+0xb8>
 8022192:	684b      	ldr	r3, [r1, #4]
 8022194:	2b00      	cmp	r3, #0
 8022196:	dc02      	bgt.n	802219e <__sflush_r+0x1a>
 8022198:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 802219a:	2b00      	cmp	r3, #0
 802219c:	dd48      	ble.n	8022230 <__sflush_r+0xac>
 802219e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80221a0:	2e00      	cmp	r6, #0
 80221a2:	d045      	beq.n	8022230 <__sflush_r+0xac>
 80221a4:	2300      	movs	r3, #0
 80221a6:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80221aa:	682f      	ldr	r7, [r5, #0]
 80221ac:	6a21      	ldr	r1, [r4, #32]
 80221ae:	602b      	str	r3, [r5, #0]
 80221b0:	d030      	beq.n	8022214 <__sflush_r+0x90>
 80221b2:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80221b4:	89a3      	ldrh	r3, [r4, #12]
 80221b6:	0759      	lsls	r1, r3, #29
 80221b8:	d505      	bpl.n	80221c6 <__sflush_r+0x42>
 80221ba:	6863      	ldr	r3, [r4, #4]
 80221bc:	1ad2      	subs	r2, r2, r3
 80221be:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80221c0:	b10b      	cbz	r3, 80221c6 <__sflush_r+0x42>
 80221c2:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80221c4:	1ad2      	subs	r2, r2, r3
 80221c6:	2300      	movs	r3, #0
 80221c8:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80221ca:	6a21      	ldr	r1, [r4, #32]
 80221cc:	4628      	mov	r0, r5
 80221ce:	47b0      	blx	r6
 80221d0:	1c43      	adds	r3, r0, #1
 80221d2:	89a3      	ldrh	r3, [r4, #12]
 80221d4:	d106      	bne.n	80221e4 <__sflush_r+0x60>
 80221d6:	6829      	ldr	r1, [r5, #0]
 80221d8:	291d      	cmp	r1, #29
 80221da:	d82b      	bhi.n	8022234 <__sflush_r+0xb0>
 80221dc:	4a28      	ldr	r2, [pc, #160]	@ (8022280 <__sflush_r+0xfc>)
 80221de:	40ca      	lsrs	r2, r1
 80221e0:	07d6      	lsls	r6, r2, #31
 80221e2:	d527      	bpl.n	8022234 <__sflush_r+0xb0>
 80221e4:	2200      	movs	r2, #0
 80221e6:	6062      	str	r2, [r4, #4]
 80221e8:	04d9      	lsls	r1, r3, #19
 80221ea:	6922      	ldr	r2, [r4, #16]
 80221ec:	6022      	str	r2, [r4, #0]
 80221ee:	d504      	bpl.n	80221fa <__sflush_r+0x76>
 80221f0:	1c42      	adds	r2, r0, #1
 80221f2:	d101      	bne.n	80221f8 <__sflush_r+0x74>
 80221f4:	682b      	ldr	r3, [r5, #0]
 80221f6:	b903      	cbnz	r3, 80221fa <__sflush_r+0x76>
 80221f8:	6560      	str	r0, [r4, #84]	@ 0x54
 80221fa:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80221fc:	602f      	str	r7, [r5, #0]
 80221fe:	b1b9      	cbz	r1, 8022230 <__sflush_r+0xac>
 8022200:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8022204:	4299      	cmp	r1, r3
 8022206:	d002      	beq.n	802220e <__sflush_r+0x8a>
 8022208:	4628      	mov	r0, r5
 802220a:	f7fe fec9 	bl	8020fa0 <_free_r>
 802220e:	2300      	movs	r3, #0
 8022210:	6363      	str	r3, [r4, #52]	@ 0x34
 8022212:	e00d      	b.n	8022230 <__sflush_r+0xac>
 8022214:	2301      	movs	r3, #1
 8022216:	4628      	mov	r0, r5
 8022218:	47b0      	blx	r6
 802221a:	4602      	mov	r2, r0
 802221c:	1c50      	adds	r0, r2, #1
 802221e:	d1c9      	bne.n	80221b4 <__sflush_r+0x30>
 8022220:	682b      	ldr	r3, [r5, #0]
 8022222:	2b00      	cmp	r3, #0
 8022224:	d0c6      	beq.n	80221b4 <__sflush_r+0x30>
 8022226:	2b1d      	cmp	r3, #29
 8022228:	d001      	beq.n	802222e <__sflush_r+0xaa>
 802222a:	2b16      	cmp	r3, #22
 802222c:	d11d      	bne.n	802226a <__sflush_r+0xe6>
 802222e:	602f      	str	r7, [r5, #0]
 8022230:	2000      	movs	r0, #0
 8022232:	e021      	b.n	8022278 <__sflush_r+0xf4>
 8022234:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8022238:	b21b      	sxth	r3, r3
 802223a:	e01a      	b.n	8022272 <__sflush_r+0xee>
 802223c:	690f      	ldr	r7, [r1, #16]
 802223e:	2f00      	cmp	r7, #0
 8022240:	d0f6      	beq.n	8022230 <__sflush_r+0xac>
 8022242:	0793      	lsls	r3, r2, #30
 8022244:	680e      	ldr	r6, [r1, #0]
 8022246:	bf08      	it	eq
 8022248:	694b      	ldreq	r3, [r1, #20]
 802224a:	600f      	str	r7, [r1, #0]
 802224c:	bf18      	it	ne
 802224e:	2300      	movne	r3, #0
 8022250:	1bf6      	subs	r6, r6, r7
 8022252:	608b      	str	r3, [r1, #8]
 8022254:	2e00      	cmp	r6, #0
 8022256:	ddeb      	ble.n	8022230 <__sflush_r+0xac>
 8022258:	6a21      	ldr	r1, [r4, #32]
 802225a:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 802225e:	4633      	mov	r3, r6
 8022260:	463a      	mov	r2, r7
 8022262:	4628      	mov	r0, r5
 8022264:	47e0      	blx	ip
 8022266:	2800      	cmp	r0, #0
 8022268:	dc07      	bgt.n	802227a <__sflush_r+0xf6>
 802226a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 802226e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8022272:	81a3      	strh	r3, [r4, #12]
 8022274:	f04f 30ff 	mov.w	r0, #4294967295
 8022278:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 802227a:	4407      	add	r7, r0
 802227c:	1a36      	subs	r6, r6, r0
 802227e:	e7e9      	b.n	8022254 <__sflush_r+0xd0>
 8022280:	20400001 	.word	0x20400001

08022284 <_fflush_r>:
 8022284:	b538      	push	{r3, r4, r5, lr}
 8022286:	690b      	ldr	r3, [r1, #16]
 8022288:	4605      	mov	r5, r0
 802228a:	460c      	mov	r4, r1
 802228c:	b913      	cbnz	r3, 8022294 <_fflush_r+0x10>
 802228e:	2500      	movs	r5, #0
 8022290:	4628      	mov	r0, r5
 8022292:	bd38      	pop	{r3, r4, r5, pc}
 8022294:	b118      	cbz	r0, 802229e <_fflush_r+0x1a>
 8022296:	6a03      	ldr	r3, [r0, #32]
 8022298:	b90b      	cbnz	r3, 802229e <_fflush_r+0x1a>
 802229a:	f7fe fd3d 	bl	8020d18 <__sinit>
 802229e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80222a2:	2b00      	cmp	r3, #0
 80222a4:	d0f3      	beq.n	802228e <_fflush_r+0xa>
 80222a6:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80222a8:	07d0      	lsls	r0, r2, #31
 80222aa:	d404      	bmi.n	80222b6 <_fflush_r+0x32>
 80222ac:	0599      	lsls	r1, r3, #22
 80222ae:	d402      	bmi.n	80222b6 <_fflush_r+0x32>
 80222b0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80222b2:	f7fe fe5e 	bl	8020f72 <__retarget_lock_acquire_recursive>
 80222b6:	4628      	mov	r0, r5
 80222b8:	4621      	mov	r1, r4
 80222ba:	f7ff ff63 	bl	8022184 <__sflush_r>
 80222be:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80222c0:	07da      	lsls	r2, r3, #31
 80222c2:	4605      	mov	r5, r0
 80222c4:	d4e4      	bmi.n	8022290 <_fflush_r+0xc>
 80222c6:	89a3      	ldrh	r3, [r4, #12]
 80222c8:	059b      	lsls	r3, r3, #22
 80222ca:	d4e1      	bmi.n	8022290 <_fflush_r+0xc>
 80222cc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80222ce:	f7fe fe51 	bl	8020f74 <__retarget_lock_release_recursive>
 80222d2:	e7dd      	b.n	8022290 <_fflush_r+0xc>

080222d4 <_sbrk_r>:
 80222d4:	b538      	push	{r3, r4, r5, lr}
 80222d6:	4d06      	ldr	r5, [pc, #24]	@ (80222f0 <_sbrk_r+0x1c>)
 80222d8:	2300      	movs	r3, #0
 80222da:	4604      	mov	r4, r0
 80222dc:	4608      	mov	r0, r1
 80222de:	602b      	str	r3, [r5, #0]
 80222e0:	f7e0 fae6 	bl	80028b0 <_sbrk>
 80222e4:	1c43      	adds	r3, r0, #1
 80222e6:	d102      	bne.n	80222ee <_sbrk_r+0x1a>
 80222e8:	682b      	ldr	r3, [r5, #0]
 80222ea:	b103      	cbz	r3, 80222ee <_sbrk_r+0x1a>
 80222ec:	6023      	str	r3, [r4, #0]
 80222ee:	bd38      	pop	{r3, r4, r5, pc}
 80222f0:	200028d8 	.word	0x200028d8

080222f4 <__assert_func>:
 80222f4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80222f6:	4614      	mov	r4, r2
 80222f8:	461a      	mov	r2, r3
 80222fa:	4b09      	ldr	r3, [pc, #36]	@ (8022320 <__assert_func+0x2c>)
 80222fc:	681b      	ldr	r3, [r3, #0]
 80222fe:	4605      	mov	r5, r0
 8022300:	68d8      	ldr	r0, [r3, #12]
 8022302:	b14c      	cbz	r4, 8022318 <__assert_func+0x24>
 8022304:	4b07      	ldr	r3, [pc, #28]	@ (8022324 <__assert_func+0x30>)
 8022306:	9100      	str	r1, [sp, #0]
 8022308:	e9cd 3401 	strd	r3, r4, [sp, #4]
 802230c:	4906      	ldr	r1, [pc, #24]	@ (8022328 <__assert_func+0x34>)
 802230e:	462b      	mov	r3, r5
 8022310:	f000 f82a 	bl	8022368 <fiprintf>
 8022314:	f000 f83a 	bl	802238c <abort>
 8022318:	4b04      	ldr	r3, [pc, #16]	@ (802232c <__assert_func+0x38>)
 802231a:	461c      	mov	r4, r3
 802231c:	e7f3      	b.n	8022306 <__assert_func+0x12>
 802231e:	bf00      	nop
 8022320:	200002d4 	.word	0x200002d4
 8022324:	08024143 	.word	0x08024143
 8022328:	08024150 	.word	0x08024150
 802232c:	0802417e 	.word	0x0802417e

08022330 <_calloc_r>:
 8022330:	b570      	push	{r4, r5, r6, lr}
 8022332:	fba1 5402 	umull	r5, r4, r1, r2
 8022336:	b934      	cbnz	r4, 8022346 <_calloc_r+0x16>
 8022338:	4629      	mov	r1, r5
 802233a:	f7ff f9d7 	bl	80216ec <_malloc_r>
 802233e:	4606      	mov	r6, r0
 8022340:	b928      	cbnz	r0, 802234e <_calloc_r+0x1e>
 8022342:	4630      	mov	r0, r6
 8022344:	bd70      	pop	{r4, r5, r6, pc}
 8022346:	220c      	movs	r2, #12
 8022348:	6002      	str	r2, [r0, #0]
 802234a:	2600      	movs	r6, #0
 802234c:	e7f9      	b.n	8022342 <_calloc_r+0x12>
 802234e:	462a      	mov	r2, r5
 8022350:	4621      	mov	r1, r4
 8022352:	f7fe fd5a 	bl	8020e0a <memset>
 8022356:	e7f4      	b.n	8022342 <_calloc_r+0x12>

08022358 <malloc>:
 8022358:	4b02      	ldr	r3, [pc, #8]	@ (8022364 <malloc+0xc>)
 802235a:	4601      	mov	r1, r0
 802235c:	6818      	ldr	r0, [r3, #0]
 802235e:	f7ff b9c5 	b.w	80216ec <_malloc_r>
 8022362:	bf00      	nop
 8022364:	200002d4 	.word	0x200002d4

08022368 <fiprintf>:
 8022368:	b40e      	push	{r1, r2, r3}
 802236a:	b503      	push	{r0, r1, lr}
 802236c:	4601      	mov	r1, r0
 802236e:	ab03      	add	r3, sp, #12
 8022370:	4805      	ldr	r0, [pc, #20]	@ (8022388 <fiprintf+0x20>)
 8022372:	f853 2b04 	ldr.w	r2, [r3], #4
 8022376:	6800      	ldr	r0, [r0, #0]
 8022378:	9301      	str	r3, [sp, #4]
 802237a:	f000 f835 	bl	80223e8 <_vfiprintf_r>
 802237e:	b002      	add	sp, #8
 8022380:	f85d eb04 	ldr.w	lr, [sp], #4
 8022384:	b003      	add	sp, #12
 8022386:	4770      	bx	lr
 8022388:	200002d4 	.word	0x200002d4

0802238c <abort>:
 802238c:	b508      	push	{r3, lr}
 802238e:	2006      	movs	r0, #6
 8022390:	f000 fb8a 	bl	8022aa8 <raise>
 8022394:	2001      	movs	r0, #1
 8022396:	f7e0 fa17 	bl	80027c8 <_exit>

0802239a <__sfputc_r>:
 802239a:	6893      	ldr	r3, [r2, #8]
 802239c:	3b01      	subs	r3, #1
 802239e:	2b00      	cmp	r3, #0
 80223a0:	b410      	push	{r4}
 80223a2:	6093      	str	r3, [r2, #8]
 80223a4:	da07      	bge.n	80223b6 <__sfputc_r+0x1c>
 80223a6:	6994      	ldr	r4, [r2, #24]
 80223a8:	42a3      	cmp	r3, r4
 80223aa:	db01      	blt.n	80223b0 <__sfputc_r+0x16>
 80223ac:	290a      	cmp	r1, #10
 80223ae:	d102      	bne.n	80223b6 <__sfputc_r+0x1c>
 80223b0:	bc10      	pop	{r4}
 80223b2:	f000 babd 	b.w	8022930 <__swbuf_r>
 80223b6:	6813      	ldr	r3, [r2, #0]
 80223b8:	1c58      	adds	r0, r3, #1
 80223ba:	6010      	str	r0, [r2, #0]
 80223bc:	7019      	strb	r1, [r3, #0]
 80223be:	4608      	mov	r0, r1
 80223c0:	bc10      	pop	{r4}
 80223c2:	4770      	bx	lr

080223c4 <__sfputs_r>:
 80223c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80223c6:	4606      	mov	r6, r0
 80223c8:	460f      	mov	r7, r1
 80223ca:	4614      	mov	r4, r2
 80223cc:	18d5      	adds	r5, r2, r3
 80223ce:	42ac      	cmp	r4, r5
 80223d0:	d101      	bne.n	80223d6 <__sfputs_r+0x12>
 80223d2:	2000      	movs	r0, #0
 80223d4:	e007      	b.n	80223e6 <__sfputs_r+0x22>
 80223d6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80223da:	463a      	mov	r2, r7
 80223dc:	4630      	mov	r0, r6
 80223de:	f7ff ffdc 	bl	802239a <__sfputc_r>
 80223e2:	1c43      	adds	r3, r0, #1
 80223e4:	d1f3      	bne.n	80223ce <__sfputs_r+0xa>
 80223e6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080223e8 <_vfiprintf_r>:
 80223e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80223ec:	460d      	mov	r5, r1
 80223ee:	b09d      	sub	sp, #116	@ 0x74
 80223f0:	4614      	mov	r4, r2
 80223f2:	4698      	mov	r8, r3
 80223f4:	4606      	mov	r6, r0
 80223f6:	b118      	cbz	r0, 8022400 <_vfiprintf_r+0x18>
 80223f8:	6a03      	ldr	r3, [r0, #32]
 80223fa:	b90b      	cbnz	r3, 8022400 <_vfiprintf_r+0x18>
 80223fc:	f7fe fc8c 	bl	8020d18 <__sinit>
 8022400:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8022402:	07d9      	lsls	r1, r3, #31
 8022404:	d405      	bmi.n	8022412 <_vfiprintf_r+0x2a>
 8022406:	89ab      	ldrh	r3, [r5, #12]
 8022408:	059a      	lsls	r2, r3, #22
 802240a:	d402      	bmi.n	8022412 <_vfiprintf_r+0x2a>
 802240c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 802240e:	f7fe fdb0 	bl	8020f72 <__retarget_lock_acquire_recursive>
 8022412:	89ab      	ldrh	r3, [r5, #12]
 8022414:	071b      	lsls	r3, r3, #28
 8022416:	d501      	bpl.n	802241c <_vfiprintf_r+0x34>
 8022418:	692b      	ldr	r3, [r5, #16]
 802241a:	b99b      	cbnz	r3, 8022444 <_vfiprintf_r+0x5c>
 802241c:	4629      	mov	r1, r5
 802241e:	4630      	mov	r0, r6
 8022420:	f000 fac4 	bl	80229ac <__swsetup_r>
 8022424:	b170      	cbz	r0, 8022444 <_vfiprintf_r+0x5c>
 8022426:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8022428:	07dc      	lsls	r4, r3, #31
 802242a:	d504      	bpl.n	8022436 <_vfiprintf_r+0x4e>
 802242c:	f04f 30ff 	mov.w	r0, #4294967295
 8022430:	b01d      	add	sp, #116	@ 0x74
 8022432:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8022436:	89ab      	ldrh	r3, [r5, #12]
 8022438:	0598      	lsls	r0, r3, #22
 802243a:	d4f7      	bmi.n	802242c <_vfiprintf_r+0x44>
 802243c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 802243e:	f7fe fd99 	bl	8020f74 <__retarget_lock_release_recursive>
 8022442:	e7f3      	b.n	802242c <_vfiprintf_r+0x44>
 8022444:	2300      	movs	r3, #0
 8022446:	9309      	str	r3, [sp, #36]	@ 0x24
 8022448:	2320      	movs	r3, #32
 802244a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 802244e:	f8cd 800c 	str.w	r8, [sp, #12]
 8022452:	2330      	movs	r3, #48	@ 0x30
 8022454:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8022604 <_vfiprintf_r+0x21c>
 8022458:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 802245c:	f04f 0901 	mov.w	r9, #1
 8022460:	4623      	mov	r3, r4
 8022462:	469a      	mov	sl, r3
 8022464:	f813 2b01 	ldrb.w	r2, [r3], #1
 8022468:	b10a      	cbz	r2, 802246e <_vfiprintf_r+0x86>
 802246a:	2a25      	cmp	r2, #37	@ 0x25
 802246c:	d1f9      	bne.n	8022462 <_vfiprintf_r+0x7a>
 802246e:	ebba 0b04 	subs.w	fp, sl, r4
 8022472:	d00b      	beq.n	802248c <_vfiprintf_r+0xa4>
 8022474:	465b      	mov	r3, fp
 8022476:	4622      	mov	r2, r4
 8022478:	4629      	mov	r1, r5
 802247a:	4630      	mov	r0, r6
 802247c:	f7ff ffa2 	bl	80223c4 <__sfputs_r>
 8022480:	3001      	adds	r0, #1
 8022482:	f000 80a7 	beq.w	80225d4 <_vfiprintf_r+0x1ec>
 8022486:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8022488:	445a      	add	r2, fp
 802248a:	9209      	str	r2, [sp, #36]	@ 0x24
 802248c:	f89a 3000 	ldrb.w	r3, [sl]
 8022490:	2b00      	cmp	r3, #0
 8022492:	f000 809f 	beq.w	80225d4 <_vfiprintf_r+0x1ec>
 8022496:	2300      	movs	r3, #0
 8022498:	f04f 32ff 	mov.w	r2, #4294967295
 802249c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80224a0:	f10a 0a01 	add.w	sl, sl, #1
 80224a4:	9304      	str	r3, [sp, #16]
 80224a6:	9307      	str	r3, [sp, #28]
 80224a8:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80224ac:	931a      	str	r3, [sp, #104]	@ 0x68
 80224ae:	4654      	mov	r4, sl
 80224b0:	2205      	movs	r2, #5
 80224b2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80224b6:	4853      	ldr	r0, [pc, #332]	@ (8022604 <_vfiprintf_r+0x21c>)
 80224b8:	f7dd fe6a 	bl	8000190 <memchr>
 80224bc:	9a04      	ldr	r2, [sp, #16]
 80224be:	b9d8      	cbnz	r0, 80224f8 <_vfiprintf_r+0x110>
 80224c0:	06d1      	lsls	r1, r2, #27
 80224c2:	bf44      	itt	mi
 80224c4:	2320      	movmi	r3, #32
 80224c6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80224ca:	0713      	lsls	r3, r2, #28
 80224cc:	bf44      	itt	mi
 80224ce:	232b      	movmi	r3, #43	@ 0x2b
 80224d0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80224d4:	f89a 3000 	ldrb.w	r3, [sl]
 80224d8:	2b2a      	cmp	r3, #42	@ 0x2a
 80224da:	d015      	beq.n	8022508 <_vfiprintf_r+0x120>
 80224dc:	9a07      	ldr	r2, [sp, #28]
 80224de:	4654      	mov	r4, sl
 80224e0:	2000      	movs	r0, #0
 80224e2:	f04f 0c0a 	mov.w	ip, #10
 80224e6:	4621      	mov	r1, r4
 80224e8:	f811 3b01 	ldrb.w	r3, [r1], #1
 80224ec:	3b30      	subs	r3, #48	@ 0x30
 80224ee:	2b09      	cmp	r3, #9
 80224f0:	d94b      	bls.n	802258a <_vfiprintf_r+0x1a2>
 80224f2:	b1b0      	cbz	r0, 8022522 <_vfiprintf_r+0x13a>
 80224f4:	9207      	str	r2, [sp, #28]
 80224f6:	e014      	b.n	8022522 <_vfiprintf_r+0x13a>
 80224f8:	eba0 0308 	sub.w	r3, r0, r8
 80224fc:	fa09 f303 	lsl.w	r3, r9, r3
 8022500:	4313      	orrs	r3, r2
 8022502:	9304      	str	r3, [sp, #16]
 8022504:	46a2      	mov	sl, r4
 8022506:	e7d2      	b.n	80224ae <_vfiprintf_r+0xc6>
 8022508:	9b03      	ldr	r3, [sp, #12]
 802250a:	1d19      	adds	r1, r3, #4
 802250c:	681b      	ldr	r3, [r3, #0]
 802250e:	9103      	str	r1, [sp, #12]
 8022510:	2b00      	cmp	r3, #0
 8022512:	bfbb      	ittet	lt
 8022514:	425b      	neglt	r3, r3
 8022516:	f042 0202 	orrlt.w	r2, r2, #2
 802251a:	9307      	strge	r3, [sp, #28]
 802251c:	9307      	strlt	r3, [sp, #28]
 802251e:	bfb8      	it	lt
 8022520:	9204      	strlt	r2, [sp, #16]
 8022522:	7823      	ldrb	r3, [r4, #0]
 8022524:	2b2e      	cmp	r3, #46	@ 0x2e
 8022526:	d10a      	bne.n	802253e <_vfiprintf_r+0x156>
 8022528:	7863      	ldrb	r3, [r4, #1]
 802252a:	2b2a      	cmp	r3, #42	@ 0x2a
 802252c:	d132      	bne.n	8022594 <_vfiprintf_r+0x1ac>
 802252e:	9b03      	ldr	r3, [sp, #12]
 8022530:	1d1a      	adds	r2, r3, #4
 8022532:	681b      	ldr	r3, [r3, #0]
 8022534:	9203      	str	r2, [sp, #12]
 8022536:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 802253a:	3402      	adds	r4, #2
 802253c:	9305      	str	r3, [sp, #20]
 802253e:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 8022608 <_vfiprintf_r+0x220>
 8022542:	7821      	ldrb	r1, [r4, #0]
 8022544:	2203      	movs	r2, #3
 8022546:	4650      	mov	r0, sl
 8022548:	f7dd fe22 	bl	8000190 <memchr>
 802254c:	b138      	cbz	r0, 802255e <_vfiprintf_r+0x176>
 802254e:	9b04      	ldr	r3, [sp, #16]
 8022550:	eba0 000a 	sub.w	r0, r0, sl
 8022554:	2240      	movs	r2, #64	@ 0x40
 8022556:	4082      	lsls	r2, r0
 8022558:	4313      	orrs	r3, r2
 802255a:	3401      	adds	r4, #1
 802255c:	9304      	str	r3, [sp, #16]
 802255e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8022562:	482a      	ldr	r0, [pc, #168]	@ (802260c <_vfiprintf_r+0x224>)
 8022564:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8022568:	2206      	movs	r2, #6
 802256a:	f7dd fe11 	bl	8000190 <memchr>
 802256e:	2800      	cmp	r0, #0
 8022570:	d03f      	beq.n	80225f2 <_vfiprintf_r+0x20a>
 8022572:	4b27      	ldr	r3, [pc, #156]	@ (8022610 <_vfiprintf_r+0x228>)
 8022574:	bb1b      	cbnz	r3, 80225be <_vfiprintf_r+0x1d6>
 8022576:	9b03      	ldr	r3, [sp, #12]
 8022578:	3307      	adds	r3, #7
 802257a:	f023 0307 	bic.w	r3, r3, #7
 802257e:	3308      	adds	r3, #8
 8022580:	9303      	str	r3, [sp, #12]
 8022582:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8022584:	443b      	add	r3, r7
 8022586:	9309      	str	r3, [sp, #36]	@ 0x24
 8022588:	e76a      	b.n	8022460 <_vfiprintf_r+0x78>
 802258a:	fb0c 3202 	mla	r2, ip, r2, r3
 802258e:	460c      	mov	r4, r1
 8022590:	2001      	movs	r0, #1
 8022592:	e7a8      	b.n	80224e6 <_vfiprintf_r+0xfe>
 8022594:	2300      	movs	r3, #0
 8022596:	3401      	adds	r4, #1
 8022598:	9305      	str	r3, [sp, #20]
 802259a:	4619      	mov	r1, r3
 802259c:	f04f 0c0a 	mov.w	ip, #10
 80225a0:	4620      	mov	r0, r4
 80225a2:	f810 2b01 	ldrb.w	r2, [r0], #1
 80225a6:	3a30      	subs	r2, #48	@ 0x30
 80225a8:	2a09      	cmp	r2, #9
 80225aa:	d903      	bls.n	80225b4 <_vfiprintf_r+0x1cc>
 80225ac:	2b00      	cmp	r3, #0
 80225ae:	d0c6      	beq.n	802253e <_vfiprintf_r+0x156>
 80225b0:	9105      	str	r1, [sp, #20]
 80225b2:	e7c4      	b.n	802253e <_vfiprintf_r+0x156>
 80225b4:	fb0c 2101 	mla	r1, ip, r1, r2
 80225b8:	4604      	mov	r4, r0
 80225ba:	2301      	movs	r3, #1
 80225bc:	e7f0      	b.n	80225a0 <_vfiprintf_r+0x1b8>
 80225be:	ab03      	add	r3, sp, #12
 80225c0:	9300      	str	r3, [sp, #0]
 80225c2:	462a      	mov	r2, r5
 80225c4:	4b13      	ldr	r3, [pc, #76]	@ (8022614 <_vfiprintf_r+0x22c>)
 80225c6:	a904      	add	r1, sp, #16
 80225c8:	4630      	mov	r0, r6
 80225ca:	f3af 8000 	nop.w
 80225ce:	4607      	mov	r7, r0
 80225d0:	1c78      	adds	r0, r7, #1
 80225d2:	d1d6      	bne.n	8022582 <_vfiprintf_r+0x19a>
 80225d4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80225d6:	07d9      	lsls	r1, r3, #31
 80225d8:	d405      	bmi.n	80225e6 <_vfiprintf_r+0x1fe>
 80225da:	89ab      	ldrh	r3, [r5, #12]
 80225dc:	059a      	lsls	r2, r3, #22
 80225de:	d402      	bmi.n	80225e6 <_vfiprintf_r+0x1fe>
 80225e0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80225e2:	f7fe fcc7 	bl	8020f74 <__retarget_lock_release_recursive>
 80225e6:	89ab      	ldrh	r3, [r5, #12]
 80225e8:	065b      	lsls	r3, r3, #25
 80225ea:	f53f af1f 	bmi.w	802242c <_vfiprintf_r+0x44>
 80225ee:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80225f0:	e71e      	b.n	8022430 <_vfiprintf_r+0x48>
 80225f2:	ab03      	add	r3, sp, #12
 80225f4:	9300      	str	r3, [sp, #0]
 80225f6:	462a      	mov	r2, r5
 80225f8:	4b06      	ldr	r3, [pc, #24]	@ (8022614 <_vfiprintf_r+0x22c>)
 80225fa:	a904      	add	r1, sp, #16
 80225fc:	4630      	mov	r0, r6
 80225fe:	f000 f879 	bl	80226f4 <_printf_i>
 8022602:	e7e4      	b.n	80225ce <_vfiprintf_r+0x1e6>
 8022604:	0802417f 	.word	0x0802417f
 8022608:	08024185 	.word	0x08024185
 802260c:	08024189 	.word	0x08024189
 8022610:	00000000 	.word	0x00000000
 8022614:	080223c5 	.word	0x080223c5

08022618 <_printf_common>:
 8022618:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 802261c:	4616      	mov	r6, r2
 802261e:	4698      	mov	r8, r3
 8022620:	688a      	ldr	r2, [r1, #8]
 8022622:	690b      	ldr	r3, [r1, #16]
 8022624:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8022628:	4293      	cmp	r3, r2
 802262a:	bfb8      	it	lt
 802262c:	4613      	movlt	r3, r2
 802262e:	6033      	str	r3, [r6, #0]
 8022630:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8022634:	4607      	mov	r7, r0
 8022636:	460c      	mov	r4, r1
 8022638:	b10a      	cbz	r2, 802263e <_printf_common+0x26>
 802263a:	3301      	adds	r3, #1
 802263c:	6033      	str	r3, [r6, #0]
 802263e:	6823      	ldr	r3, [r4, #0]
 8022640:	0699      	lsls	r1, r3, #26
 8022642:	bf42      	ittt	mi
 8022644:	6833      	ldrmi	r3, [r6, #0]
 8022646:	3302      	addmi	r3, #2
 8022648:	6033      	strmi	r3, [r6, #0]
 802264a:	6825      	ldr	r5, [r4, #0]
 802264c:	f015 0506 	ands.w	r5, r5, #6
 8022650:	d106      	bne.n	8022660 <_printf_common+0x48>
 8022652:	f104 0a19 	add.w	sl, r4, #25
 8022656:	68e3      	ldr	r3, [r4, #12]
 8022658:	6832      	ldr	r2, [r6, #0]
 802265a:	1a9b      	subs	r3, r3, r2
 802265c:	42ab      	cmp	r3, r5
 802265e:	dc26      	bgt.n	80226ae <_printf_common+0x96>
 8022660:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8022664:	6822      	ldr	r2, [r4, #0]
 8022666:	3b00      	subs	r3, #0
 8022668:	bf18      	it	ne
 802266a:	2301      	movne	r3, #1
 802266c:	0692      	lsls	r2, r2, #26
 802266e:	d42b      	bmi.n	80226c8 <_printf_common+0xb0>
 8022670:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8022674:	4641      	mov	r1, r8
 8022676:	4638      	mov	r0, r7
 8022678:	47c8      	blx	r9
 802267a:	3001      	adds	r0, #1
 802267c:	d01e      	beq.n	80226bc <_printf_common+0xa4>
 802267e:	6823      	ldr	r3, [r4, #0]
 8022680:	6922      	ldr	r2, [r4, #16]
 8022682:	f003 0306 	and.w	r3, r3, #6
 8022686:	2b04      	cmp	r3, #4
 8022688:	bf02      	ittt	eq
 802268a:	68e5      	ldreq	r5, [r4, #12]
 802268c:	6833      	ldreq	r3, [r6, #0]
 802268e:	1aed      	subeq	r5, r5, r3
 8022690:	68a3      	ldr	r3, [r4, #8]
 8022692:	bf0c      	ite	eq
 8022694:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8022698:	2500      	movne	r5, #0
 802269a:	4293      	cmp	r3, r2
 802269c:	bfc4      	itt	gt
 802269e:	1a9b      	subgt	r3, r3, r2
 80226a0:	18ed      	addgt	r5, r5, r3
 80226a2:	2600      	movs	r6, #0
 80226a4:	341a      	adds	r4, #26
 80226a6:	42b5      	cmp	r5, r6
 80226a8:	d11a      	bne.n	80226e0 <_printf_common+0xc8>
 80226aa:	2000      	movs	r0, #0
 80226ac:	e008      	b.n	80226c0 <_printf_common+0xa8>
 80226ae:	2301      	movs	r3, #1
 80226b0:	4652      	mov	r2, sl
 80226b2:	4641      	mov	r1, r8
 80226b4:	4638      	mov	r0, r7
 80226b6:	47c8      	blx	r9
 80226b8:	3001      	adds	r0, #1
 80226ba:	d103      	bne.n	80226c4 <_printf_common+0xac>
 80226bc:	f04f 30ff 	mov.w	r0, #4294967295
 80226c0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80226c4:	3501      	adds	r5, #1
 80226c6:	e7c6      	b.n	8022656 <_printf_common+0x3e>
 80226c8:	18e1      	adds	r1, r4, r3
 80226ca:	1c5a      	adds	r2, r3, #1
 80226cc:	2030      	movs	r0, #48	@ 0x30
 80226ce:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80226d2:	4422      	add	r2, r4
 80226d4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80226d8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80226dc:	3302      	adds	r3, #2
 80226de:	e7c7      	b.n	8022670 <_printf_common+0x58>
 80226e0:	2301      	movs	r3, #1
 80226e2:	4622      	mov	r2, r4
 80226e4:	4641      	mov	r1, r8
 80226e6:	4638      	mov	r0, r7
 80226e8:	47c8      	blx	r9
 80226ea:	3001      	adds	r0, #1
 80226ec:	d0e6      	beq.n	80226bc <_printf_common+0xa4>
 80226ee:	3601      	adds	r6, #1
 80226f0:	e7d9      	b.n	80226a6 <_printf_common+0x8e>
	...

080226f4 <_printf_i>:
 80226f4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80226f8:	7e0f      	ldrb	r7, [r1, #24]
 80226fa:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80226fc:	2f78      	cmp	r7, #120	@ 0x78
 80226fe:	4691      	mov	r9, r2
 8022700:	4680      	mov	r8, r0
 8022702:	460c      	mov	r4, r1
 8022704:	469a      	mov	sl, r3
 8022706:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 802270a:	d807      	bhi.n	802271c <_printf_i+0x28>
 802270c:	2f62      	cmp	r7, #98	@ 0x62
 802270e:	d80a      	bhi.n	8022726 <_printf_i+0x32>
 8022710:	2f00      	cmp	r7, #0
 8022712:	f000 80d1 	beq.w	80228b8 <_printf_i+0x1c4>
 8022716:	2f58      	cmp	r7, #88	@ 0x58
 8022718:	f000 80b8 	beq.w	802288c <_printf_i+0x198>
 802271c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8022720:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8022724:	e03a      	b.n	802279c <_printf_i+0xa8>
 8022726:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 802272a:	2b15      	cmp	r3, #21
 802272c:	d8f6      	bhi.n	802271c <_printf_i+0x28>
 802272e:	a101      	add	r1, pc, #4	@ (adr r1, 8022734 <_printf_i+0x40>)
 8022730:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8022734:	0802278d 	.word	0x0802278d
 8022738:	080227a1 	.word	0x080227a1
 802273c:	0802271d 	.word	0x0802271d
 8022740:	0802271d 	.word	0x0802271d
 8022744:	0802271d 	.word	0x0802271d
 8022748:	0802271d 	.word	0x0802271d
 802274c:	080227a1 	.word	0x080227a1
 8022750:	0802271d 	.word	0x0802271d
 8022754:	0802271d 	.word	0x0802271d
 8022758:	0802271d 	.word	0x0802271d
 802275c:	0802271d 	.word	0x0802271d
 8022760:	0802289f 	.word	0x0802289f
 8022764:	080227cb 	.word	0x080227cb
 8022768:	08022859 	.word	0x08022859
 802276c:	0802271d 	.word	0x0802271d
 8022770:	0802271d 	.word	0x0802271d
 8022774:	080228c1 	.word	0x080228c1
 8022778:	0802271d 	.word	0x0802271d
 802277c:	080227cb 	.word	0x080227cb
 8022780:	0802271d 	.word	0x0802271d
 8022784:	0802271d 	.word	0x0802271d
 8022788:	08022861 	.word	0x08022861
 802278c:	6833      	ldr	r3, [r6, #0]
 802278e:	1d1a      	adds	r2, r3, #4
 8022790:	681b      	ldr	r3, [r3, #0]
 8022792:	6032      	str	r2, [r6, #0]
 8022794:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8022798:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 802279c:	2301      	movs	r3, #1
 802279e:	e09c      	b.n	80228da <_printf_i+0x1e6>
 80227a0:	6833      	ldr	r3, [r6, #0]
 80227a2:	6820      	ldr	r0, [r4, #0]
 80227a4:	1d19      	adds	r1, r3, #4
 80227a6:	6031      	str	r1, [r6, #0]
 80227a8:	0606      	lsls	r6, r0, #24
 80227aa:	d501      	bpl.n	80227b0 <_printf_i+0xbc>
 80227ac:	681d      	ldr	r5, [r3, #0]
 80227ae:	e003      	b.n	80227b8 <_printf_i+0xc4>
 80227b0:	0645      	lsls	r5, r0, #25
 80227b2:	d5fb      	bpl.n	80227ac <_printf_i+0xb8>
 80227b4:	f9b3 5000 	ldrsh.w	r5, [r3]
 80227b8:	2d00      	cmp	r5, #0
 80227ba:	da03      	bge.n	80227c4 <_printf_i+0xd0>
 80227bc:	232d      	movs	r3, #45	@ 0x2d
 80227be:	426d      	negs	r5, r5
 80227c0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80227c4:	4858      	ldr	r0, [pc, #352]	@ (8022928 <_printf_i+0x234>)
 80227c6:	230a      	movs	r3, #10
 80227c8:	e011      	b.n	80227ee <_printf_i+0xfa>
 80227ca:	6821      	ldr	r1, [r4, #0]
 80227cc:	6833      	ldr	r3, [r6, #0]
 80227ce:	0608      	lsls	r0, r1, #24
 80227d0:	f853 5b04 	ldr.w	r5, [r3], #4
 80227d4:	d402      	bmi.n	80227dc <_printf_i+0xe8>
 80227d6:	0649      	lsls	r1, r1, #25
 80227d8:	bf48      	it	mi
 80227da:	b2ad      	uxthmi	r5, r5
 80227dc:	2f6f      	cmp	r7, #111	@ 0x6f
 80227de:	4852      	ldr	r0, [pc, #328]	@ (8022928 <_printf_i+0x234>)
 80227e0:	6033      	str	r3, [r6, #0]
 80227e2:	bf14      	ite	ne
 80227e4:	230a      	movne	r3, #10
 80227e6:	2308      	moveq	r3, #8
 80227e8:	2100      	movs	r1, #0
 80227ea:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80227ee:	6866      	ldr	r6, [r4, #4]
 80227f0:	60a6      	str	r6, [r4, #8]
 80227f2:	2e00      	cmp	r6, #0
 80227f4:	db05      	blt.n	8022802 <_printf_i+0x10e>
 80227f6:	6821      	ldr	r1, [r4, #0]
 80227f8:	432e      	orrs	r6, r5
 80227fa:	f021 0104 	bic.w	r1, r1, #4
 80227fe:	6021      	str	r1, [r4, #0]
 8022800:	d04b      	beq.n	802289a <_printf_i+0x1a6>
 8022802:	4616      	mov	r6, r2
 8022804:	fbb5 f1f3 	udiv	r1, r5, r3
 8022808:	fb03 5711 	mls	r7, r3, r1, r5
 802280c:	5dc7      	ldrb	r7, [r0, r7]
 802280e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8022812:	462f      	mov	r7, r5
 8022814:	42bb      	cmp	r3, r7
 8022816:	460d      	mov	r5, r1
 8022818:	d9f4      	bls.n	8022804 <_printf_i+0x110>
 802281a:	2b08      	cmp	r3, #8
 802281c:	d10b      	bne.n	8022836 <_printf_i+0x142>
 802281e:	6823      	ldr	r3, [r4, #0]
 8022820:	07df      	lsls	r7, r3, #31
 8022822:	d508      	bpl.n	8022836 <_printf_i+0x142>
 8022824:	6923      	ldr	r3, [r4, #16]
 8022826:	6861      	ldr	r1, [r4, #4]
 8022828:	4299      	cmp	r1, r3
 802282a:	bfde      	ittt	le
 802282c:	2330      	movle	r3, #48	@ 0x30
 802282e:	f806 3c01 	strble.w	r3, [r6, #-1]
 8022832:	f106 36ff 	addle.w	r6, r6, #4294967295
 8022836:	1b92      	subs	r2, r2, r6
 8022838:	6122      	str	r2, [r4, #16]
 802283a:	f8cd a000 	str.w	sl, [sp]
 802283e:	464b      	mov	r3, r9
 8022840:	aa03      	add	r2, sp, #12
 8022842:	4621      	mov	r1, r4
 8022844:	4640      	mov	r0, r8
 8022846:	f7ff fee7 	bl	8022618 <_printf_common>
 802284a:	3001      	adds	r0, #1
 802284c:	d14a      	bne.n	80228e4 <_printf_i+0x1f0>
 802284e:	f04f 30ff 	mov.w	r0, #4294967295
 8022852:	b004      	add	sp, #16
 8022854:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8022858:	6823      	ldr	r3, [r4, #0]
 802285a:	f043 0320 	orr.w	r3, r3, #32
 802285e:	6023      	str	r3, [r4, #0]
 8022860:	4832      	ldr	r0, [pc, #200]	@ (802292c <_printf_i+0x238>)
 8022862:	2778      	movs	r7, #120	@ 0x78
 8022864:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8022868:	6823      	ldr	r3, [r4, #0]
 802286a:	6831      	ldr	r1, [r6, #0]
 802286c:	061f      	lsls	r7, r3, #24
 802286e:	f851 5b04 	ldr.w	r5, [r1], #4
 8022872:	d402      	bmi.n	802287a <_printf_i+0x186>
 8022874:	065f      	lsls	r7, r3, #25
 8022876:	bf48      	it	mi
 8022878:	b2ad      	uxthmi	r5, r5
 802287a:	6031      	str	r1, [r6, #0]
 802287c:	07d9      	lsls	r1, r3, #31
 802287e:	bf44      	itt	mi
 8022880:	f043 0320 	orrmi.w	r3, r3, #32
 8022884:	6023      	strmi	r3, [r4, #0]
 8022886:	b11d      	cbz	r5, 8022890 <_printf_i+0x19c>
 8022888:	2310      	movs	r3, #16
 802288a:	e7ad      	b.n	80227e8 <_printf_i+0xf4>
 802288c:	4826      	ldr	r0, [pc, #152]	@ (8022928 <_printf_i+0x234>)
 802288e:	e7e9      	b.n	8022864 <_printf_i+0x170>
 8022890:	6823      	ldr	r3, [r4, #0]
 8022892:	f023 0320 	bic.w	r3, r3, #32
 8022896:	6023      	str	r3, [r4, #0]
 8022898:	e7f6      	b.n	8022888 <_printf_i+0x194>
 802289a:	4616      	mov	r6, r2
 802289c:	e7bd      	b.n	802281a <_printf_i+0x126>
 802289e:	6833      	ldr	r3, [r6, #0]
 80228a0:	6825      	ldr	r5, [r4, #0]
 80228a2:	6961      	ldr	r1, [r4, #20]
 80228a4:	1d18      	adds	r0, r3, #4
 80228a6:	6030      	str	r0, [r6, #0]
 80228a8:	062e      	lsls	r6, r5, #24
 80228aa:	681b      	ldr	r3, [r3, #0]
 80228ac:	d501      	bpl.n	80228b2 <_printf_i+0x1be>
 80228ae:	6019      	str	r1, [r3, #0]
 80228b0:	e002      	b.n	80228b8 <_printf_i+0x1c4>
 80228b2:	0668      	lsls	r0, r5, #25
 80228b4:	d5fb      	bpl.n	80228ae <_printf_i+0x1ba>
 80228b6:	8019      	strh	r1, [r3, #0]
 80228b8:	2300      	movs	r3, #0
 80228ba:	6123      	str	r3, [r4, #16]
 80228bc:	4616      	mov	r6, r2
 80228be:	e7bc      	b.n	802283a <_printf_i+0x146>
 80228c0:	6833      	ldr	r3, [r6, #0]
 80228c2:	1d1a      	adds	r2, r3, #4
 80228c4:	6032      	str	r2, [r6, #0]
 80228c6:	681e      	ldr	r6, [r3, #0]
 80228c8:	6862      	ldr	r2, [r4, #4]
 80228ca:	2100      	movs	r1, #0
 80228cc:	4630      	mov	r0, r6
 80228ce:	f7dd fc5f 	bl	8000190 <memchr>
 80228d2:	b108      	cbz	r0, 80228d8 <_printf_i+0x1e4>
 80228d4:	1b80      	subs	r0, r0, r6
 80228d6:	6060      	str	r0, [r4, #4]
 80228d8:	6863      	ldr	r3, [r4, #4]
 80228da:	6123      	str	r3, [r4, #16]
 80228dc:	2300      	movs	r3, #0
 80228de:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80228e2:	e7aa      	b.n	802283a <_printf_i+0x146>
 80228e4:	6923      	ldr	r3, [r4, #16]
 80228e6:	4632      	mov	r2, r6
 80228e8:	4649      	mov	r1, r9
 80228ea:	4640      	mov	r0, r8
 80228ec:	47d0      	blx	sl
 80228ee:	3001      	adds	r0, #1
 80228f0:	d0ad      	beq.n	802284e <_printf_i+0x15a>
 80228f2:	6823      	ldr	r3, [r4, #0]
 80228f4:	079b      	lsls	r3, r3, #30
 80228f6:	d413      	bmi.n	8022920 <_printf_i+0x22c>
 80228f8:	68e0      	ldr	r0, [r4, #12]
 80228fa:	9b03      	ldr	r3, [sp, #12]
 80228fc:	4298      	cmp	r0, r3
 80228fe:	bfb8      	it	lt
 8022900:	4618      	movlt	r0, r3
 8022902:	e7a6      	b.n	8022852 <_printf_i+0x15e>
 8022904:	2301      	movs	r3, #1
 8022906:	4632      	mov	r2, r6
 8022908:	4649      	mov	r1, r9
 802290a:	4640      	mov	r0, r8
 802290c:	47d0      	blx	sl
 802290e:	3001      	adds	r0, #1
 8022910:	d09d      	beq.n	802284e <_printf_i+0x15a>
 8022912:	3501      	adds	r5, #1
 8022914:	68e3      	ldr	r3, [r4, #12]
 8022916:	9903      	ldr	r1, [sp, #12]
 8022918:	1a5b      	subs	r3, r3, r1
 802291a:	42ab      	cmp	r3, r5
 802291c:	dcf2      	bgt.n	8022904 <_printf_i+0x210>
 802291e:	e7eb      	b.n	80228f8 <_printf_i+0x204>
 8022920:	2500      	movs	r5, #0
 8022922:	f104 0619 	add.w	r6, r4, #25
 8022926:	e7f5      	b.n	8022914 <_printf_i+0x220>
 8022928:	08024190 	.word	0x08024190
 802292c:	080241a1 	.word	0x080241a1

08022930 <__swbuf_r>:
 8022930:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8022932:	460e      	mov	r6, r1
 8022934:	4614      	mov	r4, r2
 8022936:	4605      	mov	r5, r0
 8022938:	b118      	cbz	r0, 8022942 <__swbuf_r+0x12>
 802293a:	6a03      	ldr	r3, [r0, #32]
 802293c:	b90b      	cbnz	r3, 8022942 <__swbuf_r+0x12>
 802293e:	f7fe f9eb 	bl	8020d18 <__sinit>
 8022942:	69a3      	ldr	r3, [r4, #24]
 8022944:	60a3      	str	r3, [r4, #8]
 8022946:	89a3      	ldrh	r3, [r4, #12]
 8022948:	071a      	lsls	r2, r3, #28
 802294a:	d501      	bpl.n	8022950 <__swbuf_r+0x20>
 802294c:	6923      	ldr	r3, [r4, #16]
 802294e:	b943      	cbnz	r3, 8022962 <__swbuf_r+0x32>
 8022950:	4621      	mov	r1, r4
 8022952:	4628      	mov	r0, r5
 8022954:	f000 f82a 	bl	80229ac <__swsetup_r>
 8022958:	b118      	cbz	r0, 8022962 <__swbuf_r+0x32>
 802295a:	f04f 37ff 	mov.w	r7, #4294967295
 802295e:	4638      	mov	r0, r7
 8022960:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8022962:	6823      	ldr	r3, [r4, #0]
 8022964:	6922      	ldr	r2, [r4, #16]
 8022966:	1a98      	subs	r0, r3, r2
 8022968:	6963      	ldr	r3, [r4, #20]
 802296a:	b2f6      	uxtb	r6, r6
 802296c:	4283      	cmp	r3, r0
 802296e:	4637      	mov	r7, r6
 8022970:	dc05      	bgt.n	802297e <__swbuf_r+0x4e>
 8022972:	4621      	mov	r1, r4
 8022974:	4628      	mov	r0, r5
 8022976:	f7ff fc85 	bl	8022284 <_fflush_r>
 802297a:	2800      	cmp	r0, #0
 802297c:	d1ed      	bne.n	802295a <__swbuf_r+0x2a>
 802297e:	68a3      	ldr	r3, [r4, #8]
 8022980:	3b01      	subs	r3, #1
 8022982:	60a3      	str	r3, [r4, #8]
 8022984:	6823      	ldr	r3, [r4, #0]
 8022986:	1c5a      	adds	r2, r3, #1
 8022988:	6022      	str	r2, [r4, #0]
 802298a:	701e      	strb	r6, [r3, #0]
 802298c:	6962      	ldr	r2, [r4, #20]
 802298e:	1c43      	adds	r3, r0, #1
 8022990:	429a      	cmp	r2, r3
 8022992:	d004      	beq.n	802299e <__swbuf_r+0x6e>
 8022994:	89a3      	ldrh	r3, [r4, #12]
 8022996:	07db      	lsls	r3, r3, #31
 8022998:	d5e1      	bpl.n	802295e <__swbuf_r+0x2e>
 802299a:	2e0a      	cmp	r6, #10
 802299c:	d1df      	bne.n	802295e <__swbuf_r+0x2e>
 802299e:	4621      	mov	r1, r4
 80229a0:	4628      	mov	r0, r5
 80229a2:	f7ff fc6f 	bl	8022284 <_fflush_r>
 80229a6:	2800      	cmp	r0, #0
 80229a8:	d0d9      	beq.n	802295e <__swbuf_r+0x2e>
 80229aa:	e7d6      	b.n	802295a <__swbuf_r+0x2a>

080229ac <__swsetup_r>:
 80229ac:	b538      	push	{r3, r4, r5, lr}
 80229ae:	4b29      	ldr	r3, [pc, #164]	@ (8022a54 <__swsetup_r+0xa8>)
 80229b0:	4605      	mov	r5, r0
 80229b2:	6818      	ldr	r0, [r3, #0]
 80229b4:	460c      	mov	r4, r1
 80229b6:	b118      	cbz	r0, 80229c0 <__swsetup_r+0x14>
 80229b8:	6a03      	ldr	r3, [r0, #32]
 80229ba:	b90b      	cbnz	r3, 80229c0 <__swsetup_r+0x14>
 80229bc:	f7fe f9ac 	bl	8020d18 <__sinit>
 80229c0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80229c4:	0719      	lsls	r1, r3, #28
 80229c6:	d422      	bmi.n	8022a0e <__swsetup_r+0x62>
 80229c8:	06da      	lsls	r2, r3, #27
 80229ca:	d407      	bmi.n	80229dc <__swsetup_r+0x30>
 80229cc:	2209      	movs	r2, #9
 80229ce:	602a      	str	r2, [r5, #0]
 80229d0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80229d4:	81a3      	strh	r3, [r4, #12]
 80229d6:	f04f 30ff 	mov.w	r0, #4294967295
 80229da:	e033      	b.n	8022a44 <__swsetup_r+0x98>
 80229dc:	0758      	lsls	r0, r3, #29
 80229de:	d512      	bpl.n	8022a06 <__swsetup_r+0x5a>
 80229e0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80229e2:	b141      	cbz	r1, 80229f6 <__swsetup_r+0x4a>
 80229e4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80229e8:	4299      	cmp	r1, r3
 80229ea:	d002      	beq.n	80229f2 <__swsetup_r+0x46>
 80229ec:	4628      	mov	r0, r5
 80229ee:	f7fe fad7 	bl	8020fa0 <_free_r>
 80229f2:	2300      	movs	r3, #0
 80229f4:	6363      	str	r3, [r4, #52]	@ 0x34
 80229f6:	89a3      	ldrh	r3, [r4, #12]
 80229f8:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80229fc:	81a3      	strh	r3, [r4, #12]
 80229fe:	2300      	movs	r3, #0
 8022a00:	6063      	str	r3, [r4, #4]
 8022a02:	6923      	ldr	r3, [r4, #16]
 8022a04:	6023      	str	r3, [r4, #0]
 8022a06:	89a3      	ldrh	r3, [r4, #12]
 8022a08:	f043 0308 	orr.w	r3, r3, #8
 8022a0c:	81a3      	strh	r3, [r4, #12]
 8022a0e:	6923      	ldr	r3, [r4, #16]
 8022a10:	b94b      	cbnz	r3, 8022a26 <__swsetup_r+0x7a>
 8022a12:	89a3      	ldrh	r3, [r4, #12]
 8022a14:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8022a18:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8022a1c:	d003      	beq.n	8022a26 <__swsetup_r+0x7a>
 8022a1e:	4621      	mov	r1, r4
 8022a20:	4628      	mov	r0, r5
 8022a22:	f000 f883 	bl	8022b2c <__smakebuf_r>
 8022a26:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8022a2a:	f013 0201 	ands.w	r2, r3, #1
 8022a2e:	d00a      	beq.n	8022a46 <__swsetup_r+0x9a>
 8022a30:	2200      	movs	r2, #0
 8022a32:	60a2      	str	r2, [r4, #8]
 8022a34:	6962      	ldr	r2, [r4, #20]
 8022a36:	4252      	negs	r2, r2
 8022a38:	61a2      	str	r2, [r4, #24]
 8022a3a:	6922      	ldr	r2, [r4, #16]
 8022a3c:	b942      	cbnz	r2, 8022a50 <__swsetup_r+0xa4>
 8022a3e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8022a42:	d1c5      	bne.n	80229d0 <__swsetup_r+0x24>
 8022a44:	bd38      	pop	{r3, r4, r5, pc}
 8022a46:	0799      	lsls	r1, r3, #30
 8022a48:	bf58      	it	pl
 8022a4a:	6962      	ldrpl	r2, [r4, #20]
 8022a4c:	60a2      	str	r2, [r4, #8]
 8022a4e:	e7f4      	b.n	8022a3a <__swsetup_r+0x8e>
 8022a50:	2000      	movs	r0, #0
 8022a52:	e7f7      	b.n	8022a44 <__swsetup_r+0x98>
 8022a54:	200002d4 	.word	0x200002d4

08022a58 <_raise_r>:
 8022a58:	291f      	cmp	r1, #31
 8022a5a:	b538      	push	{r3, r4, r5, lr}
 8022a5c:	4605      	mov	r5, r0
 8022a5e:	460c      	mov	r4, r1
 8022a60:	d904      	bls.n	8022a6c <_raise_r+0x14>
 8022a62:	2316      	movs	r3, #22
 8022a64:	6003      	str	r3, [r0, #0]
 8022a66:	f04f 30ff 	mov.w	r0, #4294967295
 8022a6a:	bd38      	pop	{r3, r4, r5, pc}
 8022a6c:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8022a6e:	b112      	cbz	r2, 8022a76 <_raise_r+0x1e>
 8022a70:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8022a74:	b94b      	cbnz	r3, 8022a8a <_raise_r+0x32>
 8022a76:	4628      	mov	r0, r5
 8022a78:	f000 f830 	bl	8022adc <_getpid_r>
 8022a7c:	4622      	mov	r2, r4
 8022a7e:	4601      	mov	r1, r0
 8022a80:	4628      	mov	r0, r5
 8022a82:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8022a86:	f000 b817 	b.w	8022ab8 <_kill_r>
 8022a8a:	2b01      	cmp	r3, #1
 8022a8c:	d00a      	beq.n	8022aa4 <_raise_r+0x4c>
 8022a8e:	1c59      	adds	r1, r3, #1
 8022a90:	d103      	bne.n	8022a9a <_raise_r+0x42>
 8022a92:	2316      	movs	r3, #22
 8022a94:	6003      	str	r3, [r0, #0]
 8022a96:	2001      	movs	r0, #1
 8022a98:	e7e7      	b.n	8022a6a <_raise_r+0x12>
 8022a9a:	2100      	movs	r1, #0
 8022a9c:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8022aa0:	4620      	mov	r0, r4
 8022aa2:	4798      	blx	r3
 8022aa4:	2000      	movs	r0, #0
 8022aa6:	e7e0      	b.n	8022a6a <_raise_r+0x12>

08022aa8 <raise>:
 8022aa8:	4b02      	ldr	r3, [pc, #8]	@ (8022ab4 <raise+0xc>)
 8022aaa:	4601      	mov	r1, r0
 8022aac:	6818      	ldr	r0, [r3, #0]
 8022aae:	f7ff bfd3 	b.w	8022a58 <_raise_r>
 8022ab2:	bf00      	nop
 8022ab4:	200002d4 	.word	0x200002d4

08022ab8 <_kill_r>:
 8022ab8:	b538      	push	{r3, r4, r5, lr}
 8022aba:	4d07      	ldr	r5, [pc, #28]	@ (8022ad8 <_kill_r+0x20>)
 8022abc:	2300      	movs	r3, #0
 8022abe:	4604      	mov	r4, r0
 8022ac0:	4608      	mov	r0, r1
 8022ac2:	4611      	mov	r1, r2
 8022ac4:	602b      	str	r3, [r5, #0]
 8022ac6:	f7df fe6f 	bl	80027a8 <_kill>
 8022aca:	1c43      	adds	r3, r0, #1
 8022acc:	d102      	bne.n	8022ad4 <_kill_r+0x1c>
 8022ace:	682b      	ldr	r3, [r5, #0]
 8022ad0:	b103      	cbz	r3, 8022ad4 <_kill_r+0x1c>
 8022ad2:	6023      	str	r3, [r4, #0]
 8022ad4:	bd38      	pop	{r3, r4, r5, pc}
 8022ad6:	bf00      	nop
 8022ad8:	200028d8 	.word	0x200028d8

08022adc <_getpid_r>:
 8022adc:	f7df be5d 	b.w	800279a <_getpid>

08022ae0 <__swhatbuf_r>:
 8022ae0:	b570      	push	{r4, r5, r6, lr}
 8022ae2:	460c      	mov	r4, r1
 8022ae4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8022ae8:	2900      	cmp	r1, #0
 8022aea:	b096      	sub	sp, #88	@ 0x58
 8022aec:	4615      	mov	r5, r2
 8022aee:	461e      	mov	r6, r3
 8022af0:	da0d      	bge.n	8022b0e <__swhatbuf_r+0x2e>
 8022af2:	89a3      	ldrh	r3, [r4, #12]
 8022af4:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8022af8:	f04f 0100 	mov.w	r1, #0
 8022afc:	bf14      	ite	ne
 8022afe:	2340      	movne	r3, #64	@ 0x40
 8022b00:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8022b04:	2000      	movs	r0, #0
 8022b06:	6031      	str	r1, [r6, #0]
 8022b08:	602b      	str	r3, [r5, #0]
 8022b0a:	b016      	add	sp, #88	@ 0x58
 8022b0c:	bd70      	pop	{r4, r5, r6, pc}
 8022b0e:	466a      	mov	r2, sp
 8022b10:	f000 f848 	bl	8022ba4 <_fstat_r>
 8022b14:	2800      	cmp	r0, #0
 8022b16:	dbec      	blt.n	8022af2 <__swhatbuf_r+0x12>
 8022b18:	9901      	ldr	r1, [sp, #4]
 8022b1a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8022b1e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8022b22:	4259      	negs	r1, r3
 8022b24:	4159      	adcs	r1, r3
 8022b26:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8022b2a:	e7eb      	b.n	8022b04 <__swhatbuf_r+0x24>

08022b2c <__smakebuf_r>:
 8022b2c:	898b      	ldrh	r3, [r1, #12]
 8022b2e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8022b30:	079d      	lsls	r5, r3, #30
 8022b32:	4606      	mov	r6, r0
 8022b34:	460c      	mov	r4, r1
 8022b36:	d507      	bpl.n	8022b48 <__smakebuf_r+0x1c>
 8022b38:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8022b3c:	6023      	str	r3, [r4, #0]
 8022b3e:	6123      	str	r3, [r4, #16]
 8022b40:	2301      	movs	r3, #1
 8022b42:	6163      	str	r3, [r4, #20]
 8022b44:	b003      	add	sp, #12
 8022b46:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8022b48:	ab01      	add	r3, sp, #4
 8022b4a:	466a      	mov	r2, sp
 8022b4c:	f7ff ffc8 	bl	8022ae0 <__swhatbuf_r>
 8022b50:	9f00      	ldr	r7, [sp, #0]
 8022b52:	4605      	mov	r5, r0
 8022b54:	4639      	mov	r1, r7
 8022b56:	4630      	mov	r0, r6
 8022b58:	f7fe fdc8 	bl	80216ec <_malloc_r>
 8022b5c:	b948      	cbnz	r0, 8022b72 <__smakebuf_r+0x46>
 8022b5e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8022b62:	059a      	lsls	r2, r3, #22
 8022b64:	d4ee      	bmi.n	8022b44 <__smakebuf_r+0x18>
 8022b66:	f023 0303 	bic.w	r3, r3, #3
 8022b6a:	f043 0302 	orr.w	r3, r3, #2
 8022b6e:	81a3      	strh	r3, [r4, #12]
 8022b70:	e7e2      	b.n	8022b38 <__smakebuf_r+0xc>
 8022b72:	89a3      	ldrh	r3, [r4, #12]
 8022b74:	6020      	str	r0, [r4, #0]
 8022b76:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8022b7a:	81a3      	strh	r3, [r4, #12]
 8022b7c:	9b01      	ldr	r3, [sp, #4]
 8022b7e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8022b82:	b15b      	cbz	r3, 8022b9c <__smakebuf_r+0x70>
 8022b84:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8022b88:	4630      	mov	r0, r6
 8022b8a:	f000 f81d 	bl	8022bc8 <_isatty_r>
 8022b8e:	b128      	cbz	r0, 8022b9c <__smakebuf_r+0x70>
 8022b90:	89a3      	ldrh	r3, [r4, #12]
 8022b92:	f023 0303 	bic.w	r3, r3, #3
 8022b96:	f043 0301 	orr.w	r3, r3, #1
 8022b9a:	81a3      	strh	r3, [r4, #12]
 8022b9c:	89a3      	ldrh	r3, [r4, #12]
 8022b9e:	431d      	orrs	r5, r3
 8022ba0:	81a5      	strh	r5, [r4, #12]
 8022ba2:	e7cf      	b.n	8022b44 <__smakebuf_r+0x18>

08022ba4 <_fstat_r>:
 8022ba4:	b538      	push	{r3, r4, r5, lr}
 8022ba6:	4d07      	ldr	r5, [pc, #28]	@ (8022bc4 <_fstat_r+0x20>)
 8022ba8:	2300      	movs	r3, #0
 8022baa:	4604      	mov	r4, r0
 8022bac:	4608      	mov	r0, r1
 8022bae:	4611      	mov	r1, r2
 8022bb0:	602b      	str	r3, [r5, #0]
 8022bb2:	f7df fe58 	bl	8002866 <_fstat>
 8022bb6:	1c43      	adds	r3, r0, #1
 8022bb8:	d102      	bne.n	8022bc0 <_fstat_r+0x1c>
 8022bba:	682b      	ldr	r3, [r5, #0]
 8022bbc:	b103      	cbz	r3, 8022bc0 <_fstat_r+0x1c>
 8022bbe:	6023      	str	r3, [r4, #0]
 8022bc0:	bd38      	pop	{r3, r4, r5, pc}
 8022bc2:	bf00      	nop
 8022bc4:	200028d8 	.word	0x200028d8

08022bc8 <_isatty_r>:
 8022bc8:	b538      	push	{r3, r4, r5, lr}
 8022bca:	4d06      	ldr	r5, [pc, #24]	@ (8022be4 <_isatty_r+0x1c>)
 8022bcc:	2300      	movs	r3, #0
 8022bce:	4604      	mov	r4, r0
 8022bd0:	4608      	mov	r0, r1
 8022bd2:	602b      	str	r3, [r5, #0]
 8022bd4:	f7df fe56 	bl	8002884 <_isatty>
 8022bd8:	1c43      	adds	r3, r0, #1
 8022bda:	d102      	bne.n	8022be2 <_isatty_r+0x1a>
 8022bdc:	682b      	ldr	r3, [r5, #0]
 8022bde:	b103      	cbz	r3, 8022be2 <_isatty_r+0x1a>
 8022be0:	6023      	str	r3, [r4, #0]
 8022be2:	bd38      	pop	{r3, r4, r5, pc}
 8022be4:	200028d8 	.word	0x200028d8

08022be8 <floor>:
 8022be8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8022bec:	f3c1 570a 	ubfx	r7, r1, #20, #11
 8022bf0:	f2a7 36ff 	subw	r6, r7, #1023	@ 0x3ff
 8022bf4:	2e13      	cmp	r6, #19
 8022bf6:	4602      	mov	r2, r0
 8022bf8:	460b      	mov	r3, r1
 8022bfa:	460c      	mov	r4, r1
 8022bfc:	4605      	mov	r5, r0
 8022bfe:	4680      	mov	r8, r0
 8022c00:	dc35      	bgt.n	8022c6e <floor+0x86>
 8022c02:	2e00      	cmp	r6, #0
 8022c04:	da17      	bge.n	8022c36 <floor+0x4e>
 8022c06:	a334      	add	r3, pc, #208	@ (adr r3, 8022cd8 <floor+0xf0>)
 8022c08:	e9d3 2300 	ldrd	r2, r3, [r3]
 8022c0c:	f7dd fb16 	bl	800023c <__adddf3>
 8022c10:	2200      	movs	r2, #0
 8022c12:	2300      	movs	r3, #0
 8022c14:	f7dd ff58 	bl	8000ac8 <__aeabi_dcmpgt>
 8022c18:	b150      	cbz	r0, 8022c30 <floor+0x48>
 8022c1a:	2c00      	cmp	r4, #0
 8022c1c:	da57      	bge.n	8022cce <floor+0xe6>
 8022c1e:	f024 4400 	bic.w	r4, r4, #2147483648	@ 0x80000000
 8022c22:	432c      	orrs	r4, r5
 8022c24:	2500      	movs	r5, #0
 8022c26:	42ac      	cmp	r4, r5
 8022c28:	4c2d      	ldr	r4, [pc, #180]	@ (8022ce0 <floor+0xf8>)
 8022c2a:	bf08      	it	eq
 8022c2c:	f04f 4400 	moveq.w	r4, #2147483648	@ 0x80000000
 8022c30:	4623      	mov	r3, r4
 8022c32:	462a      	mov	r2, r5
 8022c34:	e024      	b.n	8022c80 <floor+0x98>
 8022c36:	4f2b      	ldr	r7, [pc, #172]	@ (8022ce4 <floor+0xfc>)
 8022c38:	4137      	asrs	r7, r6
 8022c3a:	ea01 0c07 	and.w	ip, r1, r7
 8022c3e:	ea5c 0c00 	orrs.w	ip, ip, r0
 8022c42:	d01d      	beq.n	8022c80 <floor+0x98>
 8022c44:	a324      	add	r3, pc, #144	@ (adr r3, 8022cd8 <floor+0xf0>)
 8022c46:	e9d3 2300 	ldrd	r2, r3, [r3]
 8022c4a:	f7dd faf7 	bl	800023c <__adddf3>
 8022c4e:	2200      	movs	r2, #0
 8022c50:	2300      	movs	r3, #0
 8022c52:	f7dd ff39 	bl	8000ac8 <__aeabi_dcmpgt>
 8022c56:	2800      	cmp	r0, #0
 8022c58:	d0ea      	beq.n	8022c30 <floor+0x48>
 8022c5a:	2c00      	cmp	r4, #0
 8022c5c:	bfbe      	ittt	lt
 8022c5e:	f44f 1380 	movlt.w	r3, #1048576	@ 0x100000
 8022c62:	4133      	asrlt	r3, r6
 8022c64:	18e4      	addlt	r4, r4, r3
 8022c66:	ea24 0407 	bic.w	r4, r4, r7
 8022c6a:	2500      	movs	r5, #0
 8022c6c:	e7e0      	b.n	8022c30 <floor+0x48>
 8022c6e:	2e33      	cmp	r6, #51	@ 0x33
 8022c70:	dd0a      	ble.n	8022c88 <floor+0xa0>
 8022c72:	f5b6 6f80 	cmp.w	r6, #1024	@ 0x400
 8022c76:	d103      	bne.n	8022c80 <floor+0x98>
 8022c78:	f7dd fae0 	bl	800023c <__adddf3>
 8022c7c:	4602      	mov	r2, r0
 8022c7e:	460b      	mov	r3, r1
 8022c80:	4610      	mov	r0, r2
 8022c82:	4619      	mov	r1, r3
 8022c84:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8022c88:	f2a7 4713 	subw	r7, r7, #1043	@ 0x413
 8022c8c:	f04f 3cff 	mov.w	ip, #4294967295
 8022c90:	fa2c f707 	lsr.w	r7, ip, r7
 8022c94:	4207      	tst	r7, r0
 8022c96:	d0f3      	beq.n	8022c80 <floor+0x98>
 8022c98:	a30f      	add	r3, pc, #60	@ (adr r3, 8022cd8 <floor+0xf0>)
 8022c9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8022c9e:	f7dd facd 	bl	800023c <__adddf3>
 8022ca2:	2200      	movs	r2, #0
 8022ca4:	2300      	movs	r3, #0
 8022ca6:	f7dd ff0f 	bl	8000ac8 <__aeabi_dcmpgt>
 8022caa:	2800      	cmp	r0, #0
 8022cac:	d0c0      	beq.n	8022c30 <floor+0x48>
 8022cae:	2c00      	cmp	r4, #0
 8022cb0:	da0a      	bge.n	8022cc8 <floor+0xe0>
 8022cb2:	2e14      	cmp	r6, #20
 8022cb4:	d101      	bne.n	8022cba <floor+0xd2>
 8022cb6:	3401      	adds	r4, #1
 8022cb8:	e006      	b.n	8022cc8 <floor+0xe0>
 8022cba:	f1c6 0634 	rsb	r6, r6, #52	@ 0x34
 8022cbe:	2301      	movs	r3, #1
 8022cc0:	40b3      	lsls	r3, r6
 8022cc2:	441d      	add	r5, r3
 8022cc4:	4545      	cmp	r5, r8
 8022cc6:	d3f6      	bcc.n	8022cb6 <floor+0xce>
 8022cc8:	ea25 0507 	bic.w	r5, r5, r7
 8022ccc:	e7b0      	b.n	8022c30 <floor+0x48>
 8022cce:	2500      	movs	r5, #0
 8022cd0:	462c      	mov	r4, r5
 8022cd2:	e7ad      	b.n	8022c30 <floor+0x48>
 8022cd4:	f3af 8000 	nop.w
 8022cd8:	8800759c 	.word	0x8800759c
 8022cdc:	7e37e43c 	.word	0x7e37e43c
 8022ce0:	bff00000 	.word	0xbff00000
 8022ce4:	000fffff 	.word	0x000fffff

08022ce8 <_init>:
 8022ce8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8022cea:	bf00      	nop
 8022cec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8022cee:	bc08      	pop	{r3}
 8022cf0:	469e      	mov	lr, r3
 8022cf2:	4770      	bx	lr

08022cf4 <_fini>:
 8022cf4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8022cf6:	bf00      	nop
 8022cf8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8022cfa:	bc08      	pop	{r3}
 8022cfc:	469e      	mov	lr, r3
 8022cfe:	4770      	bx	lr
