# ECE_552-Project -- WISC-F18 ISA based Processor Design
Phase 2: Five-stage pipeline implementation for WISC-F18 ISA based processor.
