<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file
   path="fpga_mem/testbench/fpga_mem_tb/simulation/submodules/verbosity_pkg.sv"
   type="SYSTEM_VERILOG"
   library="altera_common_sv_packages"
   systemVerilogPackageName="avalon_vip_verbosity_pkg" />
 <file
   path="fpga_mem/testbench/fpga_mem_tb/simulation/submodules/avalon_mm_pkg.sv"
   type="SYSTEM_VERILOG"
   library="altera_common_sv_packages"
   systemVerilogPackageName="avalon_vip_avalon_mm_pkg" />
 <file
   path="fpga_mem/testbench/fpga_mem_tb/simulation/submodules/avalon_utilities_pkg.sv"
   type="SYSTEM_VERILOG"
   library="altera_common_sv_packages"
   systemVerilogPackageName="avalon_vip_avalon_utilities_pkg" />
 <file
   path="fpga_mem/testbench/fpga_mem_tb/simulation/submodules/fpga_mem_mem_if_ddr3_emif_0_dmaster_p2b_adapter.v"
   type="VERILOG"
   library="p2b_adapter" />
 <file
   path="fpga_mem/testbench/fpga_mem_tb/simulation/submodules/fpga_mem_mem_if_ddr3_emif_0_dmaster_b2p_adapter.v"
   type="VERILOG"
   library="b2p_adapter" />
 <file
   path="fpga_mem/testbench/fpga_mem_tb/simulation/submodules/altera_avalon_packets_to_master.v"
   type="VERILOG"
   library="transacto" />
 <file
   path="fpga_mem/testbench/fpga_mem_tb/simulation/submodules/altera_avalon_st_packets_to_bytes.v"
   type="VERILOG"
   library="p2b" />
 <file
   path="fpga_mem/testbench/fpga_mem_tb/simulation/submodules/altera_avalon_st_bytes_to_packets.v"
   type="VERILOG"
   library="b2p" />
 <file
   path="fpga_mem/testbench/fpga_mem_tb/simulation/submodules/fpga_mem_mem_if_ddr3_emif_0_dmaster_timing_adt.v"
   type="VERILOG"
   library="timing_adt" />
 <file
   path="fpga_mem/testbench/fpga_mem_tb/simulation/submodules/altera_avalon_st_jtag_interface.v"
   type="VERILOG"
   library="jtag_phy_embedded_in_jtag_master" />
 <file
   path="fpga_mem/testbench/fpga_mem_tb/simulation/submodules/altera_jtag_dc_streaming.v"
   type="VERILOG"
   library="jtag_phy_embedded_in_jtag_master" />
 <file
   path="fpga_mem/testbench/fpga_mem_tb/simulation/submodules/altera_jtag_sld_node.v"
   type="VERILOG"
   library="jtag_phy_embedded_in_jtag_master" />
 <file
   path="fpga_mem/testbench/fpga_mem_tb/simulation/submodules/altera_jtag_streaming.v"
   type="VERILOG"
   library="jtag_phy_embedded_in_jtag_master" />
 <file
   path="fpga_mem/testbench/fpga_mem_tb/simulation/submodules/altera_pli_streaming.v"
   type="VERILOG"
   library="jtag_phy_embedded_in_jtag_master" />
 <file
   path="fpga_mem/testbench/fpga_mem_tb/simulation/submodules/altera_avalon_st_clock_crosser.v"
   type="VERILOG"
   library="jtag_phy_embedded_in_jtag_master" />
 <file
   path="fpga_mem/testbench/fpga_mem_tb/simulation/submodules/altera_avalon_st_pipeline_base.v"
   type="VERILOG"
   library="jtag_phy_embedded_in_jtag_master" />
 <file
   path="fpga_mem/testbench/fpga_mem_tb/simulation/submodules/altera_avalon_st_idle_remover.v"
   type="VERILOG"
   library="jtag_phy_embedded_in_jtag_master" />
 <file
   path="fpga_mem/testbench/fpga_mem_tb/simulation/submodules/altera_avalon_st_idle_inserter.v"
   type="VERILOG"
   library="jtag_phy_embedded_in_jtag_master" />
 <file
   path="fpga_mem/testbench/fpga_mem_tb/simulation/submodules/altera_avalon_st_handshake_clock_crosser.v"
   type="SYSTEM_VERILOG"
   library="crosser" />
 <file
   path="fpga_mem/testbench/fpga_mem_tb/simulation/submodules/altera_avalon_st_clock_crosser.v"
   type="SYSTEM_VERILOG"
   library="crosser" />
 <file
   path="fpga_mem/testbench/fpga_mem_tb/simulation/submodules/altera_avalon_st_pipeline_base.v"
   type="SYSTEM_VERILOG"
   library="crosser" />
 <file
   path="fpga_mem/testbench/fpga_mem_tb/simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="rsp_xbar_mux_001" />
 <file
   path="fpga_mem/testbench/fpga_mem_tb/simulation/submodules/fpga_mem_mm_interconnect_0_rsp_xbar_mux_001.sv"
   type="SYSTEM_VERILOG"
   library="rsp_xbar_mux_001" />
 <file
   path="fpga_mem/testbench/fpga_mem_tb/simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="rsp_xbar_mux" />
 <file
   path="fpga_mem/testbench/fpga_mem_tb/simulation/submodules/fpga_mem_mm_interconnect_0_rsp_xbar_mux.sv"
   type="SYSTEM_VERILOG"
   library="rsp_xbar_mux" />
 <file
   path="fpga_mem/testbench/fpga_mem_tb/simulation/submodules/fpga_mem_mm_interconnect_0_rsp_xbar_demux.sv"
   type="SYSTEM_VERILOG"
   library="rsp_xbar_demux" />
 <file
   path="fpga_mem/testbench/fpga_mem_tb/simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="cmd_xbar_mux" />
 <file
   path="fpga_mem/testbench/fpga_mem_tb/simulation/submodules/fpga_mem_mm_interconnect_0_cmd_xbar_mux.sv"
   type="SYSTEM_VERILOG"
   library="cmd_xbar_mux" />
 <file
   path="fpga_mem/testbench/fpga_mem_tb/simulation/submodules/fpga_mem_mm_interconnect_0_cmd_xbar_demux_001.sv"
   type="SYSTEM_VERILOG"
   library="cmd_xbar_demux_001" />
 <file
   path="fpga_mem/testbench/fpga_mem_tb/simulation/submodules/fpga_mem_mm_interconnect_0_cmd_xbar_demux.sv"
   type="SYSTEM_VERILOG"
   library="cmd_xbar_demux" />
 <file
   path="fpga_mem/testbench/fpga_mem_tb/simulation/submodules/fpga_mem_mm_interconnect_0_id_router.sv"
   type="SYSTEM_VERILOG"
   library="id_router" />
 <file
   path="fpga_mem/testbench/fpga_mem_tb/simulation/submodules/fpga_mem_mm_interconnect_0_addr_router_001.sv"
   type="SYSTEM_VERILOG"
   library="addr_router_001" />
 <file
   path="fpga_mem/testbench/fpga_mem_tb/simulation/submodules/fpga_mem_mm_interconnect_0_addr_router.sv"
   type="SYSTEM_VERILOG"
   library="addr_router" />
 <file
   path="fpga_mem/testbench/fpga_mem_tb/simulation/submodules/altera_avalon_sc_fifo.v"
   type="VERILOG"
   library="mem_if_ddr3_emif_0_avl_0_translator_avalon_universal_slave_0_agent_rsp_fifo" />
 <file
   path="fpga_mem/testbench/fpga_mem_tb/simulation/submodules/altera_merlin_slave_agent.sv"
   type="SYSTEM_VERILOG"
   library="mem_if_ddr3_emif_0_avl_0_translator_avalon_universal_slave_0_agent" />
 <file
   path="fpga_mem/testbench/fpga_mem_tb/simulation/submodules/altera_merlin_burst_uncompressor.sv"
   type="SYSTEM_VERILOG"
   library="mem_if_ddr3_emif_0_avl_0_translator_avalon_universal_slave_0_agent" />
 <file
   path="fpga_mem/testbench/fpga_mem_tb/simulation/submodules/altera_merlin_master_agent.sv"
   type="SYSTEM_VERILOG"
   library="mm_bridge_10_m0_translator_avalon_universal_master_0_agent" />
 <file
   path="fpga_mem/testbench/fpga_mem_tb/simulation/submodules/altera_merlin_slave_translator.sv"
   type="SYSTEM_VERILOG"
   library="mem_if_ddr3_emif_0_avl_0_translator" />
 <file
   path="fpga_mem/testbench/fpga_mem_tb/simulation/submodules/altera_merlin_master_translator.sv"
   type="SYSTEM_VERILOG"
   library="mm_bridge_10_m0_translator" />
 <file
   path="fpga_mem/testbench/fpga_mem_tb/simulation/submodules/fpga_mem_mem_if_ddr3_emif_0_mm_interconnect_1.v"
   type="VERILOG"
   library="mm_interconnect_1" />
 <file
   path="fpga_mem/testbench/fpga_mem_tb/simulation/submodules/altera_mem_if_dll_cyclonev.sv"
   type="SYSTEM_VERILOG"
   library="dll0" />
 <file
   path="fpga_mem/testbench/fpga_mem_tb/simulation/submodules/altera_mem_if_oct_cyclonev.sv"
   type="SYSTEM_VERILOG"
   library="oct0" />
 <file
   path="fpga_mem/testbench/fpga_mem_tb/simulation/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv"
   type="SYSTEM_VERILOG"
   library="c0" />
 <file
   path="fpga_mem/testbench/fpga_mem_tb/simulation/submodules/fpga_mem_mem_if_ddr3_emif_0_dmaster.v"
   type="VERILOG"
   library="dmaster" />
 <file
   path="fpga_mem/testbench/fpga_mem_tb/simulation/submodules/fpga_mem_mem_if_ddr3_emif_0_s0_software/sequencer.c"
   type="OTHER"
   library="s0" />
 <file
   path="fpga_mem/testbench/fpga_mem_tb/simulation/submodules/fpga_mem_mem_if_ddr3_emif_0_s0_software/sequencer.h"
   type="OTHER"
   library="s0" />
 <file
   path="fpga_mem/testbench/fpga_mem_tb/simulation/submodules/fpga_mem_mem_if_ddr3_emif_0_s0_software/sequencer_defines.h"
   type="OTHER"
   library="s0" />
 <file
   path="fpga_mem/testbench/fpga_mem_tb/simulation/submodules/fpga_mem_mem_if_ddr3_emif_0_s0_make_qsys_seq.tcl"
   type="OTHER"
   library="s0" />
 <file
   path="fpga_mem/testbench/fpga_mem_tb/simulation/submodules/fpga_mem_mem_if_ddr3_emif_0_s0.v"
   type="VERILOG"
   library="s0" />
 <file
   path="fpga_mem/testbench/fpga_mem_tb/simulation/submodules/fpga_mem_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_xbar_mux_002.sv"
   type="SYSTEM_VERILOG"
   library="s0" />
 <file
   path="fpga_mem/testbench/fpga_mem_tb/simulation/submodules/fpga_mem_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_xbar_demux.sv"
   type="SYSTEM_VERILOG"
   library="s0" />
 <file
   path="fpga_mem/testbench/fpga_mem_tb/simulation/submodules/fpga_mem_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_xbar_demux_002.sv"
   type="SYSTEM_VERILOG"
   library="s0" />
 <file
   path="fpga_mem/testbench/fpga_mem_tb/simulation/submodules/fpga_mem_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_xbar_demux_001.sv"
   type="SYSTEM_VERILOG"
   library="s0" />
 <file
   path="fpga_mem/testbench/fpga_mem_tb/simulation/submodules/fpga_mem_mem_if_ddr3_emif_0_s0_irq_mapper.sv"
   type="SYSTEM_VERILOG"
   library="s0" />
 <file
   path="fpga_mem/testbench/fpga_mem_tb/simulation/submodules/sequencer_scc_sv_wrapper.sv"
   type="SYSTEM_VERILOG"
   library="s0" />
 <file
   path="fpga_mem/testbench/fpga_mem_tb/simulation/submodules/fpga_mem_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_xbar_demux_001.sv"
   type="SYSTEM_VERILOG"
   library="s0" />
 <file
   path="fpga_mem/testbench/fpga_mem_tb/simulation/submodules/altera_mem_if_sequencer_rst.sv"
   type="SYSTEM_VERILOG"
   library="s0" />
 <file
   path="fpga_mem/testbench/fpga_mem_tb/simulation/submodules/sequencer_scc_siii_phase_decode.v"
   type="VERILOG"
   library="s0" />
 <file
   path="fpga_mem/testbench/fpga_mem_tb/simulation/submodules/fpga_mem_mem_if_ddr3_emif_0_s0_mm_interconnect_0_addr_router_002.sv"
   type="SYSTEM_VERILOG"
   library="s0" />
 <file
   path="fpga_mem/testbench/fpga_mem_tb/simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="s0" />
 <file
   path="fpga_mem/testbench/fpga_mem_tb/simulation/submodules/fpga_mem_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v"
   type="VERILOG"
   library="s0" />
 <file
   path="fpga_mem/testbench/fpga_mem_tb/simulation/submodules/fpga_mem_mem_if_ddr3_emif_0_s0_mm_interconnect_0_addr_router_001.sv"
   type="SYSTEM_VERILOG"
   library="s0" />
 <file
   path="fpga_mem/testbench/fpga_mem_tb/simulation/submodules/altera_merlin_slave_agent.sv"
   type="SYSTEM_VERILOG"
   library="s0" />
 <file
   path="fpga_mem/testbench/fpga_mem_tb/simulation/submodules/altera_merlin_traffic_limiter.sv"
   type="SYSTEM_VERILOG"
   library="s0" />
 <file
   path="fpga_mem/testbench/fpga_mem_tb/simulation/submodules/fpga_mem_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_xbar_mux.sv"
   type="SYSTEM_VERILOG"
   library="s0" />
 <file
   path="fpga_mem/testbench/fpga_mem_tb/simulation/submodules/sequencer_reg_file.sv"
   type="SYSTEM_VERILOG"
   library="s0" />
 <file
   path="fpga_mem/testbench/fpga_mem_tb/simulation/submodules/fpga_mem_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_xbar_mux_003.sv"
   type="SYSTEM_VERILOG"
   library="s0" />
 <file
   path="fpga_mem/testbench/fpga_mem_tb/simulation/submodules/altera_mem_if_simple_avalon_mm_bridge.sv"
   type="SYSTEM_VERILOG"
   library="s0" />
 <file
   path="fpga_mem/testbench/fpga_mem_tb/simulation/submodules/fpga_mem_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_xbar_mux_001.sv"
   type="SYSTEM_VERILOG"
   library="s0" />
 <file
   path="fpga_mem/testbench/fpga_mem_tb/simulation/submodules/altera_mem_if_sequencer_cpu_cv_sim_cpu_inst.v"
   type="VERILOG"
   library="s0" />
 <file
   path="fpga_mem/testbench/fpga_mem_tb/simulation/submodules/fpga_mem_mem_if_ddr3_emif_0_s0_mm_interconnect_0_id_router_001.sv"
   type="SYSTEM_VERILOG"
   library="s0" />
 <file
   path="fpga_mem/testbench/fpga_mem_tb/simulation/submodules/fpga_mem_mem_if_ddr3_emif_0_s0_mm_interconnect_0_addr_router.sv"
   type="SYSTEM_VERILOG"
   library="s0" />
 <file
   path="fpga_mem/testbench/fpga_mem_tb/simulation/submodules/fpga_mem_mem_if_ddr3_emif_0_s0_mm_interconnect_0_id_router.sv"
   type="SYSTEM_VERILOG"
   library="s0" />
 <file
   path="fpga_mem/testbench/fpga_mem_tb/simulation/submodules/sequencer_scc_siii_wrapper.sv"
   type="SYSTEM_VERILOG"
   library="s0" />
 <file
   path="fpga_mem/testbench/fpga_mem_tb/simulation/submodules/fpga_mem_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_xbar_mux.sv"
   type="SYSTEM_VERILOG"
   library="s0" />
 <file
   path="fpga_mem/testbench/fpga_mem_tb/simulation/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv"
   type="SYSTEM_VERILOG"
   library="s0" />
 <file
   path="fpga_mem/testbench/fpga_mem_tb/simulation/submodules/fpga_mem_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_xbar_mux_001.sv"
   type="SYSTEM_VERILOG"
   library="s0" />
 <file
   path="fpga_mem/testbench/fpga_mem_tb/simulation/submodules/sequencer_scc_sv_phase_decode.v"
   type="VERILOG"
   library="s0" />
 <file
   path="fpga_mem/testbench/fpga_mem_tb/simulation/submodules/sequencer_scc_acv_phase_decode.v"
   type="VERILOG"
   library="s0" />
 <file
   path="fpga_mem/testbench/fpga_mem_tb/simulation/submodules/fpga_mem_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_xbar_demux_003.sv"
   type="SYSTEM_VERILOG"
   library="s0" />
 <file
   path="fpga_mem/testbench/fpga_mem_tb/simulation/submodules/altera_merlin_burst_uncompressor.sv"
   type="SYSTEM_VERILOG"
   library="s0" />
 <file
   path="fpga_mem/testbench/fpga_mem_tb/simulation/submodules/altera_merlin_master_agent.sv"
   type="SYSTEM_VERILOG"
   library="s0" />
 <file
   path="fpga_mem/testbench/fpga_mem_tb/simulation/submodules/sequencer_scc_acv_wrapper.sv"
   type="SYSTEM_VERILOG"
   library="s0" />
 <file
   path="fpga_mem/testbench/fpga_mem_tb/simulation/submodules/altera_merlin_reorder_memory.sv"
   type="SYSTEM_VERILOG"
   library="s0" />
 <file
   path="fpga_mem/testbench/fpga_mem_tb/simulation/submodules/fpga_mem_mem_if_ddr3_emif_0_s0_mm_interconnect_0_id_router_003.sv"
   type="SYSTEM_VERILOG"
   library="s0" />
 <file
   path="fpga_mem/testbench/fpga_mem_tb/simulation/submodules/sequencer_scc_reg_file.v"
   type="VERILOG"
   library="s0" />
 <file
   path="fpga_mem/testbench/fpga_mem_tb/simulation/submodules/sequencer_scc_mgr.sv"
   type="SYSTEM_VERILOG"
   library="s0" />
 <file
   path="fpga_mem/testbench/fpga_mem_tb/simulation/submodules/altera_mem_if_sequencer_cpu_cv_sim_cpu_inst_test_bench.v"
   type="VERILOG"
   library="s0" />
 <file
   path="fpga_mem/testbench/fpga_mem_tb/simulation/submodules/altera_avalon_mm_bridge.v"
   type="VERILOG"
   library="s0" />
 <file
   path="fpga_mem/testbench/fpga_mem_tb/simulation/submodules/fpga_mem_mem_if_ddr3_emif_0_s0_sequencer_mem.hex"
   type="HEX"
   library="s0" />
 <file
   path="fpga_mem/testbench/fpga_mem_tb/simulation/submodules/fpga_mem_mem_if_ddr3_emif_0_s0_AC_ROM.hex"
   type="HEX"
   library="s0" />
 <file
   path="fpga_mem/testbench/fpga_mem_tb/simulation/submodules/fpga_mem_mem_if_ddr3_emif_0_s0_inst_ROM.hex"
   type="HEX"
   library="s0" />
 <file
   path="fpga_mem/testbench/fpga_mem_tb/simulation/submodules/fpga_mem_mem_if_ddr3_emif_0_p0_clock_pair_generator.v"
   type="VERILOG"
   library="p0" />
 <file
   path="fpga_mem/testbench/fpga_mem_tb/simulation/submodules/fpga_mem_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads.v"
   type="VERILOG"
   library="p0" />
 <file
   path="fpga_mem/testbench/fpga_mem_tb/simulation/submodules/fpga_mem_mem_if_ddr3_emif_0_p0_acv_hard_memphy.v"
   type="VERILOG"
   library="p0" />
 <file
   path="fpga_mem/testbench/fpga_mem_tb/simulation/submodules/fpga_mem_mem_if_ddr3_emif_0_p0_acv_ldc.v"
   type="VERILOG"
   library="p0" />
 <file
   path="fpga_mem/testbench/fpga_mem_tb/simulation/submodules/fpga_mem_mem_if_ddr3_emif_0_p0_acv_hard_io_pads.v"
   type="VERILOG"
   library="p0" />
 <file
   path="fpga_mem/testbench/fpga_mem_tb/simulation/submodules/fpga_mem_mem_if_ddr3_emif_0_p0_generic_ddio.v"
   type="VERILOG"
   library="p0" />
 <file
   path="fpga_mem/testbench/fpga_mem_tb/simulation/submodules/fpga_mem_mem_if_ddr3_emif_0_p0_reset.v"
   type="VERILOG"
   library="p0" />
 <file
   path="fpga_mem/testbench/fpga_mem_tb/simulation/submodules/fpga_mem_mem_if_ddr3_emif_0_p0_reset_sync.v"
   type="VERILOG"
   library="p0" />
 <file
   path="fpga_mem/testbench/fpga_mem_tb/simulation/submodules/fpga_mem_mem_if_ddr3_emif_0_p0_phy_csr.sv"
   type="SYSTEM_VERILOG"
   library="p0" />
 <file
   path="fpga_mem/testbench/fpga_mem_tb/simulation/submodules/fpga_mem_mem_if_ddr3_emif_0_p0_iss_probe.v"
   type="VERILOG"
   library="p0" />
 <file
   path="fpga_mem/testbench/fpga_mem_tb/simulation/submodules/fpga_mem_mem_if_ddr3_emif_0_p0.sv"
   type="SYSTEM_VERILOG"
   library="p0" />
 <file
   path="fpga_mem/testbench/fpga_mem_tb/simulation/submodules/fpga_mem_mem_if_ddr3_emif_0_p0_altdqdqs.v"
   type="VERILOG"
   library="p0" />
 <file
   path="fpga_mem/testbench/fpga_mem_tb/simulation/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv"
   type="SYSTEM_VERILOG"
   library="p0" />
 <file
   path="fpga_mem/testbench/fpga_mem_tb/simulation/submodules/fpga_mem_mem_if_ddr3_emif_0_pll0.sv"
   type="SYSTEM_VERILOG"
   library="pll0" />
 <file
   path="fpga_mem/testbench/fpga_mem_tb/simulation/submodules/fpga_mem_mm_interconnect_0.v"
   type="VERILOG"
   library="mm_interconnect_0" />
 <file
   path="fpga_mem/testbench/fpga_mem_tb/simulation/submodules/altera_avalon_mm_bridge.v"
   type="VERILOG"
   library="mm_bridge_0" />
 <file
   path="fpga_mem/testbench/fpga_mem_tb/simulation/submodules/fpga_mem_mem_if_ddr3_emif_0.v"
   type="VERILOG"
   library="mem_if_ddr3_emif_0" />
 <file
   path="fpga_mem/testbench/fpga_mem_tb/simulation/submodules/altera_reset_controller.v"
   type="VERILOG"
   library="rst_controller" />
 <file
   path="fpga_mem/testbench/fpga_mem_tb/simulation/submodules/altera_reset_synchronizer.v"
   type="VERILOG"
   library="rst_controller" />
 <file
   path="fpga_mem/testbench/fpga_mem_tb/simulation/submodules/altera_reset_controller.sdc"
   type="SDC"
   library="rst_controller" />
 <file
   path="fpga_mem/testbench/fpga_mem_tb/simulation/submodules/alt_mem_if_ddr3_mem_model_top_ddr3_mem_if_dm_pins_en_mem_if_dqsn_en.sv"
   type="SYSTEM_VERILOG"
   library="mem_if_ddr3_emif_0_mem_model" />
 <file
   path="fpga_mem/testbench/fpga_mem_tb/simulation/submodules/alt_mem_if_common_ddr_mem_model_ddr3_mem_if_dm_pins_en_mem_if_dqsn_en.sv"
   type="SYSTEM_VERILOG"
   library="mem_if_ddr3_emif_0_mem_model" />
 <file
   path="fpga_mem/testbench/fpga_mem_tb/simulation/submodules/altera_avalon_mm_master_bfm.sv"
   type="SYSTEM_VERILOG"
   library="fpga_mem_inst_mrx_bfm" />
 <file
   path="fpga_mem/testbench/fpga_mem_tb/simulation/submodules/altera_conduit_bfm_0003.sv"
   type="SYSTEM_VERILOG"
   library="fpga_mem_inst_mem_if_ddr3_emif_0_pll_sharing_bfm" />
 <file
   path="fpga_mem/testbench/fpga_mem_tb/simulation/submodules/altera_conduit_bfm_0002.sv"
   type="SYSTEM_VERILOG"
   library="fpga_mem_inst_mem_if_ddr3_emif_0_status_bfm" />
 <file
   path="fpga_mem/testbench/fpga_mem_tb/simulation/submodules/altera_conduit_bfm.sv"
   type="SYSTEM_VERILOG"
   library="fpga_mem_inst_oct_bfm" />
 <file
   path="fpga_mem/testbench/fpga_mem_tb/simulation/submodules/altera_avalon_reset_source.sv"
   type="SYSTEM_VERILOG"
   library="fpga_mem_inst_reset_bfm" />
 <file
   path="fpga_mem/testbench/fpga_mem_tb/simulation/submodules/altera_avalon_clock_source.sv"
   type="SYSTEM_VERILOG"
   library="fpga_mem_inst_clk_bfm" />
 <file
   path="fpga_mem/testbench/fpga_mem_tb/simulation/submodules/fpga_mem.v"
   type="VERILOG"
   library="fpga_mem_inst" />
 <file
   path="fpga_mem/testbench/fpga_mem_tb/simulation/fpga_mem_tb.v"
   type="VERILOG" />
 <topLevel name="fpga_mem_tb" />
 <deviceFamily name="cyclonev" />
 <modelMap
   controllerPath="fpga_mem_tb.fpga_mem_inst.mem_if_ddr3_emif_0"
   modelPath="fpga_mem_tb.fpga_mem_inst.mem_if_ddr3_emif_0" />
</simPackage>
