Analysis & Synthesis report for vga
Thu Nov 12 18:22:04 2020
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages
  6. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+---------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                              ;
+-----------------------------+---------------------------------------------+
; Analysis & Synthesis Status ; Failed - Thu Nov 12 18:22:04 2020           ;
; Quartus Prime Version       ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name               ; vga                                         ;
; Top-level Entity Name       ; vga                                         ;
; Family                      ; Cyclone V                                   ;
; Logic utilization (in ALMs) ; N/A until Partition Merge                   ;
; Total registers             ; N/A until Partition Merge                   ;
; Total pins                  ; N/A until Partition Merge                   ;
; Total virtual pins          ; N/A until Partition Merge                   ;
; Total block memory bits     ; N/A until Partition Merge                   ;
; Total PLLs                  ; N/A until Partition Merge                   ;
; Total DLLs                  ; N/A until Partition Merge                   ;
+-----------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; vga                ; vga                ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Thu Nov 12 18:21:52 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off vga -c vga
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file vga.v
    Info (12023): Found entity 1: vga File: C:/intelFPGA_lite/18.1/quartus/ECE 3710/VGA/vga.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vga_control.v
    Info (12023): Found entity 1: vga_control File: C:/intelFPGA_lite/18.1/quartus/ECE 3710/VGA/vga_control.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file bitgen.v
    Info (12023): Found entity 1: bitgen File: C:/intelFPGA_lite/18.1/quartus/ECE 3710/VGA/bitgen.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file glyph_rom.v
    Info (12023): Found entity 1: glyph_rom File: C:/intelFPGA_lite/18.1/quartus/ECE 3710/VGA/glyph_rom.v Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file bram.v
    Info (12023): Found entity 1: bram File: C:/intelFPGA_lite/18.1/quartus/ECE 3710/VGA/bram.v Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file glyph_addr_gen.v
    Info (12023): Found entity 1: glyph_addr_gen File: C:/intelFPGA_lite/18.1/quartus/ECE 3710/VGA/glyph_addr_gen.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file glyph_vga.v
    Info (12023): Found entity 1: glyph_vga File: C:/intelFPGA_lite/18.1/quartus/ECE 3710/VGA/glyph_vga.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file register.v
    Info (12023): Found entity 1: register File: C:/intelFPGA_lite/18.1/quartus/ECE 3710/VGA/register.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file clk_divider.v
    Info (12023): Found entity 1: clk_divider File: C:/intelFPGA_lite/18.1/quartus/ECE 3710/VGA/clk_divider.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file movement.v
    Info (12023): Found entity 1: movement File: C:/intelFPGA_lite/18.1/quartus/ECE 3710/VGA/movement.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file hard_coded_vga.v
    Info (12023): Found entity 1: hard_coded_vga File: C:/intelFPGA_lite/18.1/quartus/ECE 3710/VGA/hard_coded_vga.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file hard_coded_bitgen.v
    Info (12023): Found entity 1: hard_coded_bitgen File: C:/intelFPGA_lite/18.1/quartus/ECE 3710/VGA/hard_coded_bitgen.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file tb_vga.v
    Info (12023): Found entity 1: tb_vga File: C:/intelFPGA_lite/18.1/quartus/ECE 3710/VGA/tb_vga.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pulse.v
    Info (12023): Found entity 1: pulse File: C:/intelFPGA_lite/18.1/quartus/ECE 3710/VGA/pulse.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file glyph_bitgen.v
    Info (12023): Found entity 1: glyph_bitgen File: C:/intelFPGA_lite/18.1/quartus/ECE 3710/VGA/glyph_bitgen.v Line: 1
Warning (10236): Verilog HDL Implicit Net warning at vga.v(39): created implicit net for "vga_blank_n" File: C:/intelFPGA_lite/18.1/quartus/ECE 3710/VGA/vga.v Line: 39
Info (12127): Elaborating entity "vga" for the top level hierarchy
Warning (10034): Output port "vga_bank_n" at vga.v(7) has no driver File: C:/intelFPGA_lite/18.1/quartus/ECE 3710/VGA/vga.v Line: 7
Info (12128): Elaborating entity "vga_control" for hierarchy "vga_control:ctrl" File: C:/intelFPGA_lite/18.1/quartus/ECE 3710/VGA/vga.v Line: 42
Info (12128): Elaborating entity "bitgen" for hierarchy "bitgen:bitgen" File: C:/intelFPGA_lite/18.1/quartus/ECE 3710/VGA/vga.v Line: 59
Info (12128): Elaborating entity "glyph_addr_gen" for hierarchy "glyph_addr_gen:addr_gen" File: C:/intelFPGA_lite/18.1/quartus/ECE 3710/VGA/vga.v Line: 81
Warning (10230): Verilog HDL assignment warning at glyph_addr_gen.v(46): truncated value with size 16 to match size of target (10) File: C:/intelFPGA_lite/18.1/quartus/ECE 3710/VGA/glyph_addr_gen.v Line: 46
Warning (10230): Verilog HDL assignment warning at glyph_addr_gen.v(47): truncated value with size 16 to match size of target (10) File: C:/intelFPGA_lite/18.1/quartus/ECE 3710/VGA/glyph_addr_gen.v Line: 47
Warning (10230): Verilog HDL assignment warning at glyph_addr_gen.v(63): truncated value with size 32 to match size of target (16) File: C:/intelFPGA_lite/18.1/quartus/ECE 3710/VGA/glyph_addr_gen.v Line: 63
Warning (10230): Verilog HDL assignment warning at glyph_addr_gen.v(64): truncated value with size 32 to match size of target (8) File: C:/intelFPGA_lite/18.1/quartus/ECE 3710/VGA/glyph_addr_gen.v Line: 64
Warning (10230): Verilog HDL assignment warning at glyph_addr_gen.v(112): truncated value with size 32 to match size of target (8) File: C:/intelFPGA_lite/18.1/quartus/ECE 3710/VGA/glyph_addr_gen.v Line: 112
Info (12128): Elaborating entity "register" for hierarchy "glyph_addr_gen:addr_gen|register:mario_x_reg" File: C:/intelFPGA_lite/18.1/quartus/ECE 3710/VGA/glyph_addr_gen.v Line: 40
Info (12128): Elaborating entity "glyph_rom" for hierarchy "glyph_rom:glyphs" File: C:/intelFPGA_lite/18.1/quartus/ECE 3710/VGA/vga.v Line: 94
Error (10054): Verilog HDL File I/O error at glyph_rom.v(27): can't open Verilog Design File "C:\Users\Kris\Desktop\ECE 3710\vga\glyphs.hex" File: C:/intelFPGA_lite/18.1/quartus/ECE 3710/VGA/glyph_rom.v Line: 27
Error (12152): Can't elaborate user hierarchy "glyph_rom:glyphs" File: C:/intelFPGA_lite/18.1/quartus/ECE 3710/VGA/vga.v Line: 94
Info (144001): Generated suppressed messages file C:/intelFPGA_lite/18.1/quartus/ECE 3710/VGA/output_files/vga.map.smsg
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 8 warnings
    Error: Peak virtual memory: 4771 megabytes
    Error: Processing ended: Thu Nov 12 18:22:04 2020
    Error: Elapsed time: 00:00:12
    Error: Total CPU time (on all processors): 00:00:27


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/intelFPGA_lite/18.1/quartus/ECE 3710/VGA/output_files/vga.map.smsg.


