### Hi there ğŸ‘‹
ğŸ‘‹ I'm Yhely Orgad

ğŸ“ Electrical Engineering graduate from BIU, Israel

ğŸ”¬ Specialized in Nanoelectronics, VLSI Circuits, and Communication

ğŸ’» 3+ years of experience in Digital Design @ IDF

ğŸ“ Focused on RTL design, SystemVerilog coding, and simulation of large-scale digital architectures

ğŸ§° Tools: Vivado, Synplify, ModelSim, VCS, Verdi, Xcelium

ğŸ–¥ï¸ Environment: Git, Linux

ğŸ“Š Scripting & Automation: MATLAB, various programming languages

ğŸ“« yhely.orgad@gmail.com
