# UART_IP
This is a personal project designing an UART Module and implementing it on DE-10 Lite FPGA
# Overview of the Design
## Block Diagram
<img width="1327" height="733" alt="image" src="https://github.com/user-attachments/assets/eafd2545-58c7-4610-9b73-5965f836efe4" />
## Counter
<img width="770" height="461" alt="image" src="https://github.com/user-attachments/assets/f747bbf8-ba0e-4f09-a7e9-1b1667c35317" />
## Parity Logic 
<img width="1316" height="436" alt="image" src="https://github.com/user-attachments/assets/3ddd6916-95a8-45e8-bd88-89e8088b9e93" />
## Transmit Logic 
<img width="426" height="449" alt="image" src="https://github.com/user-attachments/assets/005b917d-c515-418b-a6ca-3cfa98071b48" />
<img width="808" height="462" alt="image" src="https://github.com/user-attachments/assets/eb340d11-2d75-4c3a-b8c2-74b055d490d1" />
