// This file is part of www.nand2tetris.org
// and the book "The Elements of Computing Systems"
// by Nisan and Schocken, MIT Press.
// File name: projects/03/b/RAM4K.hdl

/**
 * Memory of 4K registers, each 16 bit-wide. Out holds the value
 * stored at the memory location specified by address. If load==1, then 
 * the in value is loaded into the memory location specified by address 
 * (the loaded value will be emitted to out from the next time step onward).
 */

CHIP RAM4K {
    IN in[16], load, address[12];
    OUT out[16];

    PARTS:
    DMux8Way(in=load, sel=address[9..11], a=lc0, b=lc1, c=lc2, d=lc3, e=lc4, f=lc5, g=lc6, h=lc7);

    RAM512(in=in, load=lc0, address=address[0..8], out=vc0);
    RAM512(in=in, load=lc1, address=address[0..8], out=vc1);
    RAM512(in=in, load=lc2, address=address[0..8], out=vc2);
    RAM512(in=in, load=lc3, address=address[0..8], out=vc3);
    RAM512(in=in, load=lc4, address=address[0..8], out=vc4);
    RAM512(in=in, load=lc5, address=address[0..8], out=vc5);
    RAM512(in=in, load=lc6, address=address[0..8], out=vc6);
    RAM512(in=in, load=lc7, address=address[0..8], out=vc7);

    Mux8Way16(a=vc0, b=vc1, c=vc2, d=vc3, e=vc4, f=vc5, g=vc6, h=vc7, sel=address[9..11], out=out);
}