TimeQuest Timing Analyzer report for logic_analysis
Sun Mar 14 09:52:32 2010
Quartus II Version 9.1 Build 222 10/21/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Fmax Summary
  7. Setup Summary
  8. Hold Summary
  9. Recovery Summary
 10. Removal Summary
 11. Minimum Pulse Width Summary
 12. Setup: 'sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1'
 13. Setup: 'sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0'
 14. Setup: 'clk'
 15. Hold: 'sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1'
 16. Hold: 'clk'
 17. Hold: 'sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0'
 18. Recovery: 'sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1'
 19. Recovery: 'sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0'
 20. Removal: 'sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0'
 21. Removal: 'sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1'
 22. Minimum Pulse Width: 'sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1'
 23. Minimum Pulse Width: 'clk'
 24. Minimum Pulse Width: 'sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0'
 25. Setup Times
 26. Hold Times
 27. Clock to Output Times
 28. Minimum Clock to Output Times
 29. Setup Transfers
 30. Hold Transfers
 31. Recovery Transfers
 32. Removal Transfers
 33. Report TCCS
 34. Report RSKM
 35. Unconstrained Paths
 36. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                    ;
+--------------------+-------------------------------------------------+
; Quartus II Version ; Version 9.1 Build 222 10/21/2009 SJ Web Edition ;
; Revision Name      ; logic_analysis                                  ;
; Device Family      ; Cyclone                                         ;
; Device Name        ; EP1C3T144C8                                     ;
; Timing Models      ; Final                                           ;
; Delay Model        ; Slow Model                                      ;
; Rise/Fall Delays   ; Unavailable                                     ;
+--------------------+-------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------+
; SDC File List                                          ;
+--------------------+--------+--------------------------+
; SDC File Path      ; Status ; Read at                  ;
+--------------------+--------+--------------------------+
; logic_analysis.sdc ; OK     ; Sun Mar 14 09:52:29 2010 ;
+--------------------+--------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+---------------------------------------------------------+-----------------------------------------------------------+
; Clock Name                                                                ; Type      ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                                  ; Targets                                                   ;
+---------------------------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+---------------------------------------------------------+-----------------------------------------------------------+
; clk                                                                       ; Base      ; 40.000 ; 25.0 MHz  ; 0.000 ; 20.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                         ; { clk }                                                   ;
; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; Generated ; 40.000 ; 25.0 MHz  ; 0.000 ; 20.000 ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; clk    ; uut_sys_ctrl|uut_PLL_ctrl|altpll_component|pll|inclk[0] ; { uut_sys_ctrl|uut_PLL_ctrl|altpll_component|pll|clk[0] } ;
; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; Generated ; 10.000 ; 100.0 MHz ; 0.000 ; 5.000  ; 50.00      ; 1         ; 4           ;       ;        ;           ;            ; false    ; clk    ; uut_sys_ctrl|uut_PLL_ctrl|altpll_component|pll|inclk[0] ; { uut_sys_ctrl|uut_PLL_ctrl|altpll_component|pll|clk[1] } ;
+---------------------------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+---------------------------------------------------------+-----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fmax Summary                                                                                                                                                      ;
+-------------+-----------------+---------------------------------------------------------------------------+-------------------------------------------------------+
; Fmax        ; Restricted Fmax ; Clock Name                                                                ; Note                                                  ;
+-------------+-----------------+---------------------------------------------------------------------------+-------------------------------------------------------+
; 28.16 MHz   ; 28.16 MHz       ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ;                                                       ;
; 128.35 MHz  ; 128.35 MHz      ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ;                                                       ;
; 1095.29 MHz ; 275.03 MHz      ; clk                                                                       ; limit due to high minimum pulse width violation (tch) ;
+-------------+-----------------+---------------------------------------------------------------------------+-------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------------------------------------------------+
; Setup Summary                                                                                      ;
+---------------------------------------------------------------------------+--------+---------------+
; Clock                                                                     ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------+--------+---------------+
; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 2.209  ; 0.000         ;
; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 4.483  ; 0.000         ;
; clk                                                                       ; 39.087 ; 0.000         ;
+---------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------+
; Hold Summary                                                                                      ;
+---------------------------------------------------------------------------+-------+---------------+
; Clock                                                                     ; Slack ; End Point TNS ;
+---------------------------------------------------------------------------+-------+---------------+
; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 0.860 ; 0.000         ;
; clk                                                                       ; 0.861 ; 0.000         ;
; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 1.041 ; 0.000         ;
+---------------------------------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------------------------------+
; Recovery Summary                                                                                   ;
+---------------------------------------------------------------------------+--------+---------------+
; Clock                                                                     ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------+--------+---------------+
; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 3.280  ; 0.000         ;
; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 35.100 ; 0.000         ;
+---------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------+
; Removal Summary                                                                                   ;
+---------------------------------------------------------------------------+-------+---------------+
; Clock                                                                     ; Slack ; End Point TNS ;
+---------------------------------------------------------------------------+-------+---------------+
; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 4.846 ; 0.000         ;
; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 4.846 ; 0.000         ;
+---------------------------------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------------------------------+
; Minimum Pulse Width Summary                                                                        ;
+---------------------------------------------------------------------------+--------+---------------+
; Clock                                                                     ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------+--------+---------------+
; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 3.182  ; 0.000         ;
; clk                                                                       ; 18.182 ; 0.000         ;
; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 18.182 ; 0.000         ;
+---------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1'                                                                                                                                                                                                               ;
+-------+---------------------------------------------+-------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                   ; To Node                                   ; Launch Clock                                                              ; Latch Clock                                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------+-------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+
; 2.209 ; sampling_ctrl:uut_sampling|sampling_rate[1] ; sampling_ctrl:uut_sampling|sapdiv_cnt[0]  ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 10.000       ; 0.042      ; 7.796      ;
; 2.209 ; sampling_ctrl:uut_sampling|sampling_rate[1] ; sampling_ctrl:uut_sampling|sapdiv_cnt[1]  ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 10.000       ; 0.042      ; 7.796      ;
; 2.209 ; sampling_ctrl:uut_sampling|sampling_rate[1] ; sampling_ctrl:uut_sampling|sapdiv_cnt[2]  ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 10.000       ; 0.042      ; 7.796      ;
; 2.209 ; sampling_ctrl:uut_sampling|sampling_rate[1] ; sampling_ctrl:uut_sampling|sapdiv_cnt[3]  ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 10.000       ; 0.042      ; 7.796      ;
; 2.209 ; sampling_ctrl:uut_sampling|sampling_rate[1] ; sampling_ctrl:uut_sampling|sapdiv_cnt[4]  ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 10.000       ; 0.042      ; 7.796      ;
; 2.209 ; sampling_ctrl:uut_sampling|sampling_rate[1] ; sampling_ctrl:uut_sampling|sapdiv_cnt[5]  ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 10.000       ; 0.042      ; 7.796      ;
; 2.209 ; sampling_ctrl:uut_sampling|sampling_rate[1] ; sampling_ctrl:uut_sampling|sapdiv_cnt[6]  ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 10.000       ; 0.042      ; 7.796      ;
; 2.210 ; sampling_ctrl:uut_sampling|sampling_rate[1] ; sampling_ctrl:uut_sampling|sapdiv_cnt[11] ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 10.000       ; 0.042      ; 7.795      ;
; 2.210 ; sampling_ctrl:uut_sampling|sampling_rate[1] ; sampling_ctrl:uut_sampling|sapdiv_cnt[12] ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 10.000       ; 0.042      ; 7.795      ;
; 2.210 ; sampling_ctrl:uut_sampling|sampling_rate[1] ; sampling_ctrl:uut_sampling|sapdiv_cnt[7]  ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 10.000       ; 0.042      ; 7.795      ;
; 2.210 ; sampling_ctrl:uut_sampling|sampling_rate[1] ; sampling_ctrl:uut_sampling|sapdiv_cnt[8]  ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 10.000       ; 0.042      ; 7.795      ;
; 2.210 ; sampling_ctrl:uut_sampling|sampling_rate[1] ; sampling_ctrl:uut_sampling|sapdiv_cnt[9]  ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 10.000       ; 0.042      ; 7.795      ;
; 2.210 ; sampling_ctrl:uut_sampling|sampling_rate[1] ; sampling_ctrl:uut_sampling|sapdiv_cnt[10] ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 10.000       ; 0.042      ; 7.795      ;
; 2.210 ; sampling_ctrl:uut_sampling|sampling_rate[1] ; sampling_ctrl:uut_sampling|sapdiv_cnt[13] ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 10.000       ; 0.042      ; 7.795      ;
; 2.262 ; sampling_ctrl:uut_sampling|sampling_end     ; sampling_ctrl:uut_sampling|sft_rb[59]     ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 10.000       ; -0.014     ; 7.687      ;
; 2.265 ; sampling_ctrl:uut_sampling|sampling_end     ; sampling_ctrl:uut_sampling|sft_r8[2]      ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 10.000       ; -0.014     ; 7.684      ;
; 2.265 ; sampling_ctrl:uut_sampling|sampling_end     ; sampling_ctrl:uut_sampling|sft_r8[48]     ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 10.000       ; -0.014     ; 7.684      ;
; 2.279 ; sampling_ctrl:uut_sampling|sampling_end     ; sampling_ctrl:uut_sampling|sft_rb[60]     ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 10.000       ; -0.052     ; 7.632      ;
; 2.279 ; sampling_ctrl:uut_sampling|sampling_end     ; sampling_ctrl:uut_sampling|sft_rb[40]     ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 10.000       ; -0.052     ; 7.632      ;
; 2.279 ; sampling_ctrl:uut_sampling|sampling_end     ; sampling_ctrl:uut_sampling|sft_rb[4]      ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 10.000       ; -0.052     ; 7.632      ;
; 2.279 ; sampling_ctrl:uut_sampling|sampling_end     ; sampling_ctrl:uut_sampling|sft_rb[20]     ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 10.000       ; -0.052     ; 7.632      ;
; 2.279 ; sampling_ctrl:uut_sampling|sampling_end     ; sampling_ctrl:uut_sampling|sft_rb[0]      ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 10.000       ; -0.052     ; 7.632      ;
; 2.279 ; sampling_ctrl:uut_sampling|sampling_end     ; sampling_ctrl:uut_sampling|sft_rb[52]     ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 10.000       ; -0.052     ; 7.632      ;
; 2.279 ; sampling_ctrl:uut_sampling|sampling_end     ; sampling_ctrl:uut_sampling|sft_rb[32]     ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 10.000       ; -0.052     ; 7.632      ;
; 2.279 ; sampling_ctrl:uut_sampling|sampling_end     ; sampling_ctrl:uut_sampling|sft_rb[8]      ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 10.000       ; -0.052     ; 7.632      ;
; 2.281 ; sampling_ctrl:uut_sampling|sampling_end     ; sampling_ctrl:uut_sampling|sft_rb[50]     ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 10.000       ; -0.052     ; 7.630      ;
; 2.281 ; sampling_ctrl:uut_sampling|sampling_end     ; sampling_ctrl:uut_sampling|sft_rb[14]     ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 10.000       ; -0.052     ; 7.630      ;
; 2.281 ; sampling_ctrl:uut_sampling|sampling_end     ; sampling_ctrl:uut_sampling|sft_rb[42]     ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 10.000       ; -0.052     ; 7.630      ;
; 2.281 ; sampling_ctrl:uut_sampling|sampling_end     ; sampling_ctrl:uut_sampling|sft_rb[38]     ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 10.000       ; -0.052     ; 7.630      ;
; 2.281 ; sampling_ctrl:uut_sampling|sampling_end     ; sampling_ctrl:uut_sampling|sft_rb[6]      ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 10.000       ; -0.052     ; 7.630      ;
; 2.281 ; sampling_ctrl:uut_sampling|sampling_end     ; sampling_ctrl:uut_sampling|sft_rb[34]     ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 10.000       ; -0.052     ; 7.630      ;
; 2.281 ; sampling_ctrl:uut_sampling|sampling_end     ; sampling_ctrl:uut_sampling|sft_rb[30]     ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 10.000       ; -0.052     ; 7.630      ;
; 2.281 ; sampling_ctrl:uut_sampling|sampling_end     ; sampling_ctrl:uut_sampling|sft_rb[58]     ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 10.000       ; -0.052     ; 7.630      ;
; 2.291 ; sampling_ctrl:uut_sampling|sampling_end     ; sampling_ctrl:uut_sampling|sft_rb[9]      ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 10.000       ; -0.052     ; 7.620      ;
; 2.291 ; sampling_ctrl:uut_sampling|sampling_end     ; sampling_ctrl:uut_sampling|sft_rb[10]     ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 10.000       ; -0.052     ; 7.620      ;
; 2.294 ; sampling_ctrl:uut_sampling|sampling_end     ; sampling_ctrl:uut_sampling|sft_r8[38]     ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 10.000       ; -0.014     ; 7.655      ;
; 2.294 ; sampling_ctrl:uut_sampling|sampling_end     ; sampling_ctrl:uut_sampling|sft_r8[39]     ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 10.000       ; -0.014     ; 7.655      ;
; 2.303 ; sampling_ctrl:uut_sampling|sampling_end     ; sampling_ctrl:uut_sampling|sft_rb[16]     ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 10.000       ; -0.052     ; 7.608      ;
; 2.303 ; sampling_ctrl:uut_sampling|sampling_end     ; sampling_ctrl:uut_sampling|sft_rb[39]     ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 10.000       ; -0.052     ; 7.608      ;
; 2.303 ; sampling_ctrl:uut_sampling|sampling_end     ; sampling_ctrl:uut_sampling|sft_rb[51]     ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 10.000       ; -0.052     ; 7.608      ;
; 2.303 ; sampling_ctrl:uut_sampling|sampling_end     ; sampling_ctrl:uut_sampling|sft_rb[15]     ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 10.000       ; -0.052     ; 7.608      ;
; 2.311 ; sampling_ctrl:uut_sampling|sampling_rate[0] ; sampling_ctrl:uut_sampling|sapdiv_cnt[0]  ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 10.000       ; 0.000      ; 7.652      ;
; 2.311 ; sampling_ctrl:uut_sampling|sampling_rate[0] ; sampling_ctrl:uut_sampling|sapdiv_cnt[1]  ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 10.000       ; 0.000      ; 7.652      ;
; 2.311 ; sampling_ctrl:uut_sampling|sampling_rate[0] ; sampling_ctrl:uut_sampling|sapdiv_cnt[2]  ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 10.000       ; 0.000      ; 7.652      ;
; 2.311 ; sampling_ctrl:uut_sampling|sampling_rate[0] ; sampling_ctrl:uut_sampling|sapdiv_cnt[3]  ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 10.000       ; 0.000      ; 7.652      ;
; 2.311 ; sampling_ctrl:uut_sampling|sampling_rate[0] ; sampling_ctrl:uut_sampling|sapdiv_cnt[4]  ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 10.000       ; 0.000      ; 7.652      ;
; 2.311 ; sampling_ctrl:uut_sampling|sampling_rate[0] ; sampling_ctrl:uut_sampling|sapdiv_cnt[5]  ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 10.000       ; 0.000      ; 7.652      ;
; 2.311 ; sampling_ctrl:uut_sampling|sampling_rate[0] ; sampling_ctrl:uut_sampling|sapdiv_cnt[6]  ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 10.000       ; 0.000      ; 7.652      ;
; 2.312 ; sampling_ctrl:uut_sampling|sampling_end     ; sampling_ctrl:uut_sampling|sft_rb[57]     ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 10.000       ; -0.052     ; 7.599      ;
; 2.312 ; sampling_ctrl:uut_sampling|sampling_end     ; sampling_ctrl:uut_sampling|sft_rb[18]     ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 10.000       ; -0.052     ; 7.599      ;
; 2.312 ; sampling_ctrl:uut_sampling|sampling_end     ; sampling_ctrl:uut_sampling|sft_rb[56]     ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 10.000       ; -0.052     ; 7.599      ;
; 2.312 ; sampling_ctrl:uut_sampling|sampling_end     ; sampling_ctrl:uut_sampling|sft_rb[19]     ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 10.000       ; -0.052     ; 7.599      ;
; 2.312 ; sampling_ctrl:uut_sampling|sampling_rate[0] ; sampling_ctrl:uut_sampling|sapdiv_cnt[11] ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 10.000       ; 0.000      ; 7.651      ;
; 2.312 ; sampling_ctrl:uut_sampling|sampling_rate[0] ; sampling_ctrl:uut_sampling|sapdiv_cnt[12] ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 10.000       ; 0.000      ; 7.651      ;
; 2.312 ; sampling_ctrl:uut_sampling|sampling_rate[0] ; sampling_ctrl:uut_sampling|sapdiv_cnt[7]  ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 10.000       ; 0.000      ; 7.651      ;
; 2.312 ; sampling_ctrl:uut_sampling|sampling_rate[0] ; sampling_ctrl:uut_sampling|sapdiv_cnt[8]  ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 10.000       ; 0.000      ; 7.651      ;
; 2.312 ; sampling_ctrl:uut_sampling|sampling_rate[0] ; sampling_ctrl:uut_sampling|sapdiv_cnt[9]  ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 10.000       ; 0.000      ; 7.651      ;
; 2.312 ; sampling_ctrl:uut_sampling|sampling_rate[0] ; sampling_ctrl:uut_sampling|sapdiv_cnt[10] ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 10.000       ; 0.000      ; 7.651      ;
; 2.312 ; sampling_ctrl:uut_sampling|sampling_rate[0] ; sampling_ctrl:uut_sampling|sapdiv_cnt[13] ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 10.000       ; 0.000      ; 7.651      ;
; 2.337 ; sampling_ctrl:uut_sampling|sampling_end     ; sampling_ctrl:uut_sampling|sft_r2[63]     ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 10.000       ; -0.401     ; 6.485      ;
; 2.337 ; sampling_ctrl:uut_sampling|sampling_end     ; sampling_ctrl:uut_sampling|sft_r3[63]     ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 10.000       ; -0.401     ; 6.485      ;
; 2.376 ; sampling_ctrl:uut_sampling|sampling_end     ; sampling_ctrl:uut_sampling|sft_r0[63]     ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 10.000       ; -0.401     ; 6.446      ;
; 2.376 ; sampling_ctrl:uut_sampling|sampling_end     ; sampling_ctrl:uut_sampling|sft_r1[63]     ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 10.000       ; -0.401     ; 6.446      ;
; 2.385 ; sampling_ctrl:uut_sampling|sampling_rate[3] ; sampling_ctrl:uut_sampling|sapdiv_cnt[0]  ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 10.000       ; 0.042      ; 7.620      ;
; 2.385 ; sampling_ctrl:uut_sampling|sampling_rate[3] ; sampling_ctrl:uut_sampling|sapdiv_cnt[1]  ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 10.000       ; 0.042      ; 7.620      ;
; 2.385 ; sampling_ctrl:uut_sampling|sampling_rate[3] ; sampling_ctrl:uut_sampling|sapdiv_cnt[2]  ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 10.000       ; 0.042      ; 7.620      ;
; 2.385 ; sampling_ctrl:uut_sampling|sampling_rate[3] ; sampling_ctrl:uut_sampling|sapdiv_cnt[3]  ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 10.000       ; 0.042      ; 7.620      ;
; 2.385 ; sampling_ctrl:uut_sampling|sampling_rate[3] ; sampling_ctrl:uut_sampling|sapdiv_cnt[4]  ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 10.000       ; 0.042      ; 7.620      ;
; 2.385 ; sampling_ctrl:uut_sampling|sampling_rate[3] ; sampling_ctrl:uut_sampling|sapdiv_cnt[5]  ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 10.000       ; 0.042      ; 7.620      ;
; 2.385 ; sampling_ctrl:uut_sampling|sampling_rate[3] ; sampling_ctrl:uut_sampling|sapdiv_cnt[6]  ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 10.000       ; 0.042      ; 7.620      ;
; 2.386 ; sampling_ctrl:uut_sampling|sampling_rate[3] ; sampling_ctrl:uut_sampling|sapdiv_cnt[11] ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 10.000       ; 0.042      ; 7.619      ;
; 2.386 ; sampling_ctrl:uut_sampling|sampling_rate[3] ; sampling_ctrl:uut_sampling|sapdiv_cnt[12] ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 10.000       ; 0.042      ; 7.619      ;
; 2.386 ; sampling_ctrl:uut_sampling|sampling_rate[3] ; sampling_ctrl:uut_sampling|sapdiv_cnt[7]  ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 10.000       ; 0.042      ; 7.619      ;
; 2.386 ; sampling_ctrl:uut_sampling|sampling_rate[3] ; sampling_ctrl:uut_sampling|sapdiv_cnt[8]  ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 10.000       ; 0.042      ; 7.619      ;
; 2.386 ; sampling_ctrl:uut_sampling|sampling_rate[3] ; sampling_ctrl:uut_sampling|sapdiv_cnt[9]  ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 10.000       ; 0.042      ; 7.619      ;
; 2.386 ; sampling_ctrl:uut_sampling|sampling_rate[3] ; sampling_ctrl:uut_sampling|sapdiv_cnt[10] ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 10.000       ; 0.042      ; 7.619      ;
; 2.386 ; sampling_ctrl:uut_sampling|sampling_rate[3] ; sampling_ctrl:uut_sampling|sapdiv_cnt[13] ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 10.000       ; 0.042      ; 7.619      ;
; 2.460 ; sampling_ctrl:uut_sampling|sapdiv_cnt[6]    ; sampling_ctrl:uut_sampling|sft_rb[59]     ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 10.000       ; -0.014     ; 7.489      ;
; 2.463 ; sampling_ctrl:uut_sampling|sapdiv_cnt[6]    ; sampling_ctrl:uut_sampling|sft_r8[2]      ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 10.000       ; -0.014     ; 7.486      ;
; 2.463 ; sampling_ctrl:uut_sampling|sapdiv_cnt[6]    ; sampling_ctrl:uut_sampling|sft_r8[48]     ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 10.000       ; -0.014     ; 7.486      ;
; 2.477 ; sampling_ctrl:uut_sampling|sapdiv_cnt[6]    ; sampling_ctrl:uut_sampling|sft_rb[60]     ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 10.000       ; -0.052     ; 7.434      ;
; 2.477 ; sampling_ctrl:uut_sampling|sapdiv_cnt[6]    ; sampling_ctrl:uut_sampling|sft_rb[40]     ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 10.000       ; -0.052     ; 7.434      ;
; 2.477 ; sampling_ctrl:uut_sampling|sapdiv_cnt[6]    ; sampling_ctrl:uut_sampling|sft_rb[4]      ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 10.000       ; -0.052     ; 7.434      ;
; 2.477 ; sampling_ctrl:uut_sampling|sapdiv_cnt[6]    ; sampling_ctrl:uut_sampling|sft_rb[20]     ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 10.000       ; -0.052     ; 7.434      ;
; 2.477 ; sampling_ctrl:uut_sampling|sapdiv_cnt[6]    ; sampling_ctrl:uut_sampling|sft_rb[0]      ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 10.000       ; -0.052     ; 7.434      ;
; 2.477 ; sampling_ctrl:uut_sampling|sapdiv_cnt[6]    ; sampling_ctrl:uut_sampling|sft_rb[52]     ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 10.000       ; -0.052     ; 7.434      ;
; 2.477 ; sampling_ctrl:uut_sampling|sapdiv_cnt[6]    ; sampling_ctrl:uut_sampling|sft_rb[32]     ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 10.000       ; -0.052     ; 7.434      ;
; 2.477 ; sampling_ctrl:uut_sampling|sapdiv_cnt[6]    ; sampling_ctrl:uut_sampling|sft_rb[8]      ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 10.000       ; -0.052     ; 7.434      ;
; 2.479 ; sampling_ctrl:uut_sampling|sapdiv_cnt[6]    ; sampling_ctrl:uut_sampling|sft_rb[50]     ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 10.000       ; -0.052     ; 7.432      ;
; 2.479 ; sampling_ctrl:uut_sampling|sapdiv_cnt[6]    ; sampling_ctrl:uut_sampling|sft_rb[14]     ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 10.000       ; -0.052     ; 7.432      ;
; 2.479 ; sampling_ctrl:uut_sampling|sapdiv_cnt[6]    ; sampling_ctrl:uut_sampling|sft_rb[42]     ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 10.000       ; -0.052     ; 7.432      ;
; 2.479 ; sampling_ctrl:uut_sampling|sapdiv_cnt[6]    ; sampling_ctrl:uut_sampling|sft_rb[38]     ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 10.000       ; -0.052     ; 7.432      ;
; 2.479 ; sampling_ctrl:uut_sampling|sapdiv_cnt[6]    ; sampling_ctrl:uut_sampling|sft_rb[6]      ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 10.000       ; -0.052     ; 7.432      ;
; 2.479 ; sampling_ctrl:uut_sampling|sapdiv_cnt[6]    ; sampling_ctrl:uut_sampling|sft_rb[34]     ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 10.000       ; -0.052     ; 7.432      ;
; 2.479 ; sampling_ctrl:uut_sampling|sapdiv_cnt[6]    ; sampling_ctrl:uut_sampling|sft_rb[30]     ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 10.000       ; -0.052     ; 7.432      ;
; 2.479 ; sampling_ctrl:uut_sampling|sapdiv_cnt[6]    ; sampling_ctrl:uut_sampling|sft_rb[58]     ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 10.000       ; -0.052     ; 7.432      ;
; 2.481 ; signal[14]                                  ; sampling_ctrl:uut_sampling|sft_re[63]     ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 10.000       ; 3.313      ; 1.573      ;
; 2.481 ; signal[15]                                  ; sampling_ctrl:uut_sampling|sft_rf[63]     ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 10.000       ; 3.313      ; 1.573      ;
; 2.481 ; trigger                                     ; sampling_ctrl:uut_sampling|trigger_r1     ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 10.000       ; 3.313      ; 1.573      ;
; 2.489 ; sampling_ctrl:uut_sampling|sapdiv_cnt[6]    ; sampling_ctrl:uut_sampling|sft_rb[9]      ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 10.000       ; -0.052     ; 7.422      ;
+-------+---------------------------------------------+-------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                                        ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                    ; To Node                          ; Launch Clock                                                              ; Latch Clock                                                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+
; 4.483  ; vga_ctrl:uut_vga_ctrl|vga_rgb[2]                                                                                                             ; vga_r[0]                         ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 40.000       ; -3.800     ; 5.199      ;
; 4.603  ; vga_ctrl:uut_vga_ctrl|vga_rgb[2]                                                                                                             ; vga_r[1]                         ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 40.000       ; -3.800     ; 5.079      ;
; 4.707  ; vga_ctrl:uut_vga_ctrl|vga_rgb[1]                                                                                                             ; vga_g[2]                         ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 40.000       ; -3.800     ; 4.975      ;
; 4.713  ; vga_ctrl:uut_vga_ctrl|vga_rgb[1]                                                                                                             ; vga_g[1]                         ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 40.000       ; -3.800     ; 4.969      ;
; 4.715  ; vga_ctrl:uut_vga_ctrl|vga_rgb[1]                                                                                                             ; vga_g[0]                         ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 40.000       ; -3.800     ; 4.967      ;
; 5.099  ; vga_ctrl:uut_vga_ctrl|vga_rgb[0]                                                                                                             ; vga_b[0]                         ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 40.000       ; -3.800     ; 4.583      ;
; 5.099  ; vga_ctrl:uut_vga_ctrl|vga_rgb[0]                                                                                                             ; vga_b[1]                         ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 40.000       ; -3.800     ; 4.583      ;
; 5.734  ; vga_ctrl:uut_vga_ctrl|vsync_r                                                                                                                ; vsync                            ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 40.000       ; -3.761     ; 3.987      ;
; 6.092  ; vga_ctrl:uut_vga_ctrl|hsync_r                                                                                                                ; hsync                            ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 40.000       ; -3.761     ; 3.629      ;
; 20.421 ; vga_ctrl:uut_vga_ctrl|x_cnt[7]                                                                                                               ; vga_ctrl:uut_vga_ctrl|vga_rgb[2] ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 40.000       ; 0.000      ; 19.542     ;
; 20.423 ; vga_ctrl:uut_vga_ctrl|x_cnt[7]                                                                                                               ; vga_ctrl:uut_vga_ctrl|vga_rgb[0] ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 40.000       ; 0.000      ; 19.540     ;
; 20.855 ; vga_ctrl:uut_vga_ctrl|x_cnt[5]                                                                                                               ; vga_ctrl:uut_vga_ctrl|vga_rgb[2] ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 40.000       ; 0.000      ; 19.108     ;
; 20.857 ; vga_ctrl:uut_vga_ctrl|x_cnt[5]                                                                                                               ; vga_ctrl:uut_vga_ctrl|vga_rgb[0] ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 40.000       ; 0.000      ; 19.106     ;
; 21.184 ; vga_ctrl:uut_vga_ctrl|x_cnt[6]                                                                                                               ; vga_ctrl:uut_vga_ctrl|vga_rgb[2] ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 40.000       ; 0.000      ; 18.779     ;
; 21.186 ; vga_ctrl:uut_vga_ctrl|x_cnt[6]                                                                                                               ; vga_ctrl:uut_vga_ctrl|vga_rgb[0] ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 40.000       ; 0.000      ; 18.777     ;
; 21.586 ; vga_ctrl:uut_vga_ctrl|x_cnt[8]                                                                                                               ; vga_ctrl:uut_vga_ctrl|vga_rgb[2] ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 40.000       ; 0.000      ; 18.377     ;
; 21.588 ; vga_ctrl:uut_vga_ctrl|x_cnt[8]                                                                                                               ; vga_ctrl:uut_vga_ctrl|vga_rgb[0] ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 40.000       ; 0.000      ; 18.375     ;
; 21.941 ; vga_ctrl:uut_vga_ctrl|x_cnt[4]                                                                                                               ; vga_ctrl:uut_vga_ctrl|vga_rgb[2] ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 40.000       ; 0.039      ; 18.061     ;
; 21.943 ; vga_ctrl:uut_vga_ctrl|x_cnt[4]                                                                                                               ; vga_ctrl:uut_vga_ctrl|vga_rgb[0] ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 40.000       ; 0.039      ; 18.059     ;
; 23.707 ; sampling_ctrl:uut_sampling|sft_rb[63]                                                                                                        ; vga_ctrl:uut_vga_ctrl|vga_rgb[2] ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 40.000       ; 0.401      ; 16.657     ;
; 23.709 ; sampling_ctrl:uut_sampling|sft_rb[63]                                                                                                        ; vga_ctrl:uut_vga_ctrl|vga_rgb[0] ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 40.000       ; 0.401      ; 16.655     ;
; 23.932 ; vga_ctrl:uut_vga_ctrl|x_cnt[3]                                                                                                               ; vga_ctrl:uut_vga_ctrl|vga_rgb[2] ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 40.000       ; 0.014      ; 16.045     ;
; 23.934 ; vga_ctrl:uut_vga_ctrl|x_cnt[3]                                                                                                               ; vga_ctrl:uut_vga_ctrl|vga_rgb[0] ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 40.000       ; 0.014      ; 16.043     ;
; 24.164 ; sampling_ctrl:uut_sampling|sft_re[4]                                                                                                         ; vga_ctrl:uut_vga_ctrl|vga_rgb[2] ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 40.000       ; 0.042      ; 15.841     ;
; 24.166 ; sampling_ctrl:uut_sampling|sft_re[4]                                                                                                         ; vga_ctrl:uut_vga_ctrl|vga_rgb[0] ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 40.000       ; 0.042      ; 15.839     ;
; 24.231 ; sampling_ctrl:uut_sampling|sft_rd[53]                                                                                                        ; vga_ctrl:uut_vga_ctrl|vga_rgb[2] ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 40.000       ; 0.014      ; 15.746     ;
; 24.233 ; sampling_ctrl:uut_sampling|sft_rd[53]                                                                                                        ; vga_ctrl:uut_vga_ctrl|vga_rgb[0] ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 40.000       ; 0.014      ; 15.744     ;
; 24.299 ; sampling_ctrl:uut_sampling|sft_re[63]                                                                                                        ; vga_ctrl:uut_vga_ctrl|vga_rgb[2] ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 40.000       ; 0.487      ; 16.151     ;
; 24.301 ; sampling_ctrl:uut_sampling|sft_re[63]                                                                                                        ; vga_ctrl:uut_vga_ctrl|vga_rgb[0] ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 40.000       ; 0.487      ; 16.149     ;
; 24.690 ; sampling_ctrl:uut_sampling|sft_re[36]                                                                                                        ; vga_ctrl:uut_vga_ctrl|vga_rgb[2] ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 40.000       ; 0.052      ; 15.325     ;
; 24.692 ; sampling_ctrl:uut_sampling|sft_re[36]                                                                                                        ; vga_ctrl:uut_vga_ctrl|vga_rgb[0] ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 40.000       ; 0.052      ; 15.323     ;
; 24.848 ; vga_ctrl:uut_vga_ctrl|y_cnt[9]                                                                                                               ; vga_ctrl:uut_vga_ctrl|vga_rgb[2] ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 40.000       ; 0.039      ; 15.154     ;
; 24.953 ; sampling_ctrl:uut_sampling|sft_re[52]                                                                                                        ; vga_ctrl:uut_vga_ctrl|vga_rgb[2] ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 40.000       ; 0.052      ; 15.062     ;
; 24.955 ; sampling_ctrl:uut_sampling|sft_re[52]                                                                                                        ; vga_ctrl:uut_vga_ctrl|vga_rgb[0] ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 40.000       ; 0.052      ; 15.060     ;
; 25.032 ; sampling_ctrl:uut_sampling|sft_re[61]                                                                                                        ; vga_ctrl:uut_vga_ctrl|vga_rgb[2] ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 40.000       ; 0.052      ; 14.983     ;
; 25.034 ; sampling_ctrl:uut_sampling|sft_re[61]                                                                                                        ; vga_ctrl:uut_vga_ctrl|vga_rgb[0] ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 40.000       ; 0.052      ; 14.981     ;
; 25.048 ; vga_ctrl:uut_vga_ctrl|char_rom:char_rom_inst|altsyncram:altsyncram_component|altsyncram_fc61:auto_generated|ram_block1a4~porta_address_reg0  ; vga_ctrl:uut_vga_ctrl|vga_rgb[2] ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 40.000       ; 0.028      ; 14.943     ;
; 25.048 ; vga_ctrl:uut_vga_ctrl|char_rom:char_rom_inst|altsyncram:altsyncram_component|altsyncram_fc61:auto_generated|ram_block1a4~porta_address_reg1  ; vga_ctrl:uut_vga_ctrl|vga_rgb[2] ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 40.000       ; 0.028      ; 14.943     ;
; 25.048 ; vga_ctrl:uut_vga_ctrl|char_rom:char_rom_inst|altsyncram:altsyncram_component|altsyncram_fc61:auto_generated|ram_block1a4~porta_address_reg2  ; vga_ctrl:uut_vga_ctrl|vga_rgb[2] ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 40.000       ; 0.028      ; 14.943     ;
; 25.048 ; vga_ctrl:uut_vga_ctrl|char_rom:char_rom_inst|altsyncram:altsyncram_component|altsyncram_fc61:auto_generated|ram_block1a4~porta_address_reg3  ; vga_ctrl:uut_vga_ctrl|vga_rgb[2] ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 40.000       ; 0.028      ; 14.943     ;
; 25.048 ; vga_ctrl:uut_vga_ctrl|char_rom:char_rom_inst|altsyncram:altsyncram_component|altsyncram_fc61:auto_generated|ram_block1a4~porta_address_reg4  ; vga_ctrl:uut_vga_ctrl|vga_rgb[2] ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 40.000       ; 0.028      ; 14.943     ;
; 25.048 ; vga_ctrl:uut_vga_ctrl|char_rom:char_rom_inst|altsyncram:altsyncram_component|altsyncram_fc61:auto_generated|ram_block1a4~porta_address_reg5  ; vga_ctrl:uut_vga_ctrl|vga_rgb[2] ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 40.000       ; 0.028      ; 14.943     ;
; 25.048 ; vga_ctrl:uut_vga_ctrl|char_rom:char_rom_inst|altsyncram:altsyncram_component|altsyncram_fc61:auto_generated|ram_block1a4~porta_address_reg6  ; vga_ctrl:uut_vga_ctrl|vga_rgb[2] ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 40.000       ; 0.028      ; 14.943     ;
; 25.048 ; vga_ctrl:uut_vga_ctrl|char_rom:char_rom_inst|altsyncram:altsyncram_component|altsyncram_fc61:auto_generated|ram_block1a4~porta_address_reg7  ; vga_ctrl:uut_vga_ctrl|vga_rgb[2] ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 40.000       ; 0.028      ; 14.943     ;
; 25.048 ; vga_ctrl:uut_vga_ctrl|char_rom:char_rom_inst|altsyncram:altsyncram_component|altsyncram_fc61:auto_generated|ram_block1a4~porta_address_reg8  ; vga_ctrl:uut_vga_ctrl|vga_rgb[2] ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 40.000       ; 0.028      ; 14.943     ;
; 25.080 ; vga_ctrl:uut_vga_ctrl|char_rom:char_rom_inst|altsyncram:altsyncram_component|altsyncram_fc61:auto_generated|ram_block1a10~porta_address_reg0 ; vga_ctrl:uut_vga_ctrl|vga_rgb[2] ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 40.000       ; 0.028      ; 14.911     ;
; 25.080 ; vga_ctrl:uut_vga_ctrl|char_rom:char_rom_inst|altsyncram:altsyncram_component|altsyncram_fc61:auto_generated|ram_block1a10~porta_address_reg1 ; vga_ctrl:uut_vga_ctrl|vga_rgb[2] ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 40.000       ; 0.028      ; 14.911     ;
; 25.080 ; vga_ctrl:uut_vga_ctrl|char_rom:char_rom_inst|altsyncram:altsyncram_component|altsyncram_fc61:auto_generated|ram_block1a10~porta_address_reg2 ; vga_ctrl:uut_vga_ctrl|vga_rgb[2] ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 40.000       ; 0.028      ; 14.911     ;
; 25.080 ; vga_ctrl:uut_vga_ctrl|char_rom:char_rom_inst|altsyncram:altsyncram_component|altsyncram_fc61:auto_generated|ram_block1a10~porta_address_reg3 ; vga_ctrl:uut_vga_ctrl|vga_rgb[2] ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 40.000       ; 0.028      ; 14.911     ;
; 25.080 ; vga_ctrl:uut_vga_ctrl|char_rom:char_rom_inst|altsyncram:altsyncram_component|altsyncram_fc61:auto_generated|ram_block1a10~porta_address_reg4 ; vga_ctrl:uut_vga_ctrl|vga_rgb[2] ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 40.000       ; 0.028      ; 14.911     ;
; 25.080 ; vga_ctrl:uut_vga_ctrl|char_rom:char_rom_inst|altsyncram:altsyncram_component|altsyncram_fc61:auto_generated|ram_block1a10~porta_address_reg5 ; vga_ctrl:uut_vga_ctrl|vga_rgb[2] ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 40.000       ; 0.028      ; 14.911     ;
; 25.080 ; vga_ctrl:uut_vga_ctrl|char_rom:char_rom_inst|altsyncram:altsyncram_component|altsyncram_fc61:auto_generated|ram_block1a10~porta_address_reg6 ; vga_ctrl:uut_vga_ctrl|vga_rgb[2] ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 40.000       ; 0.028      ; 14.911     ;
; 25.080 ; vga_ctrl:uut_vga_ctrl|char_rom:char_rom_inst|altsyncram:altsyncram_component|altsyncram_fc61:auto_generated|ram_block1a10~porta_address_reg7 ; vga_ctrl:uut_vga_ctrl|vga_rgb[2] ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 40.000       ; 0.028      ; 14.911     ;
; 25.080 ; vga_ctrl:uut_vga_ctrl|char_rom:char_rom_inst|altsyncram:altsyncram_component|altsyncram_fc61:auto_generated|ram_block1a10~porta_address_reg8 ; vga_ctrl:uut_vga_ctrl|vga_rgb[2] ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 40.000       ; 0.028      ; 14.911     ;
; 25.164 ; sampling_ctrl:uut_sampling|sft_re[38]                                                                                                        ; vga_ctrl:uut_vga_ctrl|vga_rgb[2] ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 40.000       ; 0.052      ; 14.851     ;
; 25.166 ; sampling_ctrl:uut_sampling|sft_re[38]                                                                                                        ; vga_ctrl:uut_vga_ctrl|vga_rgb[0] ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 40.000       ; 0.052      ; 14.849     ;
; 25.170 ; sampling_ctrl:uut_sampling|sft_rb[46]                                                                                                        ; vga_ctrl:uut_vga_ctrl|vga_rgb[2] ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 40.000       ; 0.052      ; 14.845     ;
; 25.172 ; sampling_ctrl:uut_sampling|sft_rb[46]                                                                                                        ; vga_ctrl:uut_vga_ctrl|vga_rgb[0] ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 40.000       ; 0.052      ; 14.843     ;
; 25.219 ; vga_ctrl:uut_vga_ctrl|y_cnt[9]                                                                                                               ; vga_ctrl:uut_vga_ctrl|vga_rgb[1] ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 40.000       ; 0.039      ; 14.783     ;
; 25.318 ; vga_ctrl:uut_vga_ctrl|y_cnt[3]                                                                                                               ; vga_ctrl:uut_vga_ctrl|vga_rgb[2] ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 40.000       ; 0.039      ; 14.684     ;
; 25.354 ; sampling_ctrl:uut_sampling|sft_rd[40]                                                                                                        ; vga_ctrl:uut_vga_ctrl|vga_rgb[2] ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 40.000       ; 0.014      ; 14.623     ;
; 25.356 ; sampling_ctrl:uut_sampling|sft_rd[40]                                                                                                        ; vga_ctrl:uut_vga_ctrl|vga_rgb[0] ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 40.000       ; 0.014      ; 14.621     ;
; 25.359 ; vga_ctrl:uut_vga_ctrl|y_cnt[8]                                                                                                               ; vga_ctrl:uut_vga_ctrl|vga_rgb[2] ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 40.000       ; 0.039      ; 14.643     ;
; 25.389 ; sampling_ctrl:uut_sampling|sft_r8[63]                                                                                                        ; vga_ctrl:uut_vga_ctrl|vga_rgb[2] ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 40.000       ; 0.401      ; 14.975     ;
; 25.391 ; sampling_ctrl:uut_sampling|sft_r8[63]                                                                                                        ; vga_ctrl:uut_vga_ctrl|vga_rgb[0] ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 40.000       ; 0.401      ; 14.973     ;
; 25.489 ; sampling_ctrl:uut_sampling|sft_rd[63]                                                                                                        ; vga_ctrl:uut_vga_ctrl|vga_rgb[2] ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 40.000       ; 0.401      ; 14.875     ;
; 25.491 ; sampling_ctrl:uut_sampling|sft_rd[63]                                                                                                        ; vga_ctrl:uut_vga_ctrl|vga_rgb[0] ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 40.000       ; 0.401      ; 14.873     ;
; 25.536 ; vga_ctrl:uut_vga_ctrl|y_cnt[2]                                                                                                               ; vga_ctrl:uut_vga_ctrl|vga_rgb[2] ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 40.000       ; 0.039      ; 14.466     ;
; 25.564 ; sampling_ctrl:uut_sampling|sft_re[20]                                                                                                        ; vga_ctrl:uut_vga_ctrl|vga_rgb[2] ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 40.000       ; 0.052      ; 14.451     ;
; 25.566 ; sampling_ctrl:uut_sampling|sft_re[20]                                                                                                        ; vga_ctrl:uut_vga_ctrl|vga_rgb[0] ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 40.000       ; 0.052      ; 14.449     ;
; 25.591 ; sampling_ctrl:uut_sampling|sft_rc[14]                                                                                                        ; vga_ctrl:uut_vga_ctrl|vga_rgb[2] ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 40.000       ; 0.014      ; 14.386     ;
; 25.593 ; sampling_ctrl:uut_sampling|sft_rc[14]                                                                                                        ; vga_ctrl:uut_vga_ctrl|vga_rgb[0] ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 40.000       ; 0.014      ; 14.384     ;
; 25.596 ; sampling_ctrl:uut_sampling|sft_re[45]                                                                                                        ; vga_ctrl:uut_vga_ctrl|vga_rgb[2] ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 40.000       ; 0.052      ; 14.419     ;
; 25.598 ; sampling_ctrl:uut_sampling|sft_re[45]                                                                                                        ; vga_ctrl:uut_vga_ctrl|vga_rgb[0] ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 40.000       ; 0.052      ; 14.417     ;
; 25.618 ; sampling_ctrl:uut_sampling|sft_rd[61]                                                                                                        ; vga_ctrl:uut_vga_ctrl|vga_rgb[2] ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 40.000       ; 0.014      ; 14.359     ;
; 25.620 ; sampling_ctrl:uut_sampling|sft_rd[61]                                                                                                        ; vga_ctrl:uut_vga_ctrl|vga_rgb[0] ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 40.000       ; 0.014      ; 14.357     ;
; 25.662 ; sampling_ctrl:uut_sampling|sft_rd[44]                                                                                                        ; vga_ctrl:uut_vga_ctrl|vga_rgb[2] ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 40.000       ; 0.014      ; 14.315     ;
; 25.664 ; sampling_ctrl:uut_sampling|sft_rd[44]                                                                                                        ; vga_ctrl:uut_vga_ctrl|vga_rgb[0] ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 40.000       ; 0.014      ; 14.313     ;
; 25.679 ; sampling_ctrl:uut_sampling|sft_re[16]                                                                                                        ; vga_ctrl:uut_vga_ctrl|vga_rgb[2] ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 40.000       ; 0.052      ; 14.336     ;
; 25.681 ; sampling_ctrl:uut_sampling|sft_re[16]                                                                                                        ; vga_ctrl:uut_vga_ctrl|vga_rgb[0] ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 40.000       ; 0.052      ; 14.334     ;
; 25.689 ; vga_ctrl:uut_vga_ctrl|y_cnt[3]                                                                                                               ; vga_ctrl:uut_vga_ctrl|vga_rgb[1] ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 40.000       ; 0.039      ; 14.313     ;
; 25.730 ; vga_ctrl:uut_vga_ctrl|y_cnt[8]                                                                                                               ; vga_ctrl:uut_vga_ctrl|vga_rgb[1] ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 40.000       ; 0.039      ; 14.272     ;
; 25.733 ; vga_ctrl:uut_vga_ctrl|char_rom:char_rom_inst|altsyncram:altsyncram_component|altsyncram_fc61:auto_generated|ram_block1a4~porta_address_reg0  ; vga_ctrl:uut_vga_ctrl|vga_rgb[1] ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 40.000       ; 0.028      ; 14.258     ;
; 25.733 ; vga_ctrl:uut_vga_ctrl|char_rom:char_rom_inst|altsyncram:altsyncram_component|altsyncram_fc61:auto_generated|ram_block1a4~porta_address_reg1  ; vga_ctrl:uut_vga_ctrl|vga_rgb[1] ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 40.000       ; 0.028      ; 14.258     ;
; 25.733 ; vga_ctrl:uut_vga_ctrl|char_rom:char_rom_inst|altsyncram:altsyncram_component|altsyncram_fc61:auto_generated|ram_block1a4~porta_address_reg2  ; vga_ctrl:uut_vga_ctrl|vga_rgb[1] ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 40.000       ; 0.028      ; 14.258     ;
; 25.733 ; vga_ctrl:uut_vga_ctrl|char_rom:char_rom_inst|altsyncram:altsyncram_component|altsyncram_fc61:auto_generated|ram_block1a4~porta_address_reg3  ; vga_ctrl:uut_vga_ctrl|vga_rgb[1] ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 40.000       ; 0.028      ; 14.258     ;
; 25.733 ; vga_ctrl:uut_vga_ctrl|char_rom:char_rom_inst|altsyncram:altsyncram_component|altsyncram_fc61:auto_generated|ram_block1a4~porta_address_reg4  ; vga_ctrl:uut_vga_ctrl|vga_rgb[1] ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 40.000       ; 0.028      ; 14.258     ;
; 25.733 ; vga_ctrl:uut_vga_ctrl|char_rom:char_rom_inst|altsyncram:altsyncram_component|altsyncram_fc61:auto_generated|ram_block1a4~porta_address_reg5  ; vga_ctrl:uut_vga_ctrl|vga_rgb[1] ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 40.000       ; 0.028      ; 14.258     ;
; 25.733 ; vga_ctrl:uut_vga_ctrl|char_rom:char_rom_inst|altsyncram:altsyncram_component|altsyncram_fc61:auto_generated|ram_block1a4~porta_address_reg6  ; vga_ctrl:uut_vga_ctrl|vga_rgb[1] ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 40.000       ; 0.028      ; 14.258     ;
; 25.733 ; vga_ctrl:uut_vga_ctrl|char_rom:char_rom_inst|altsyncram:altsyncram_component|altsyncram_fc61:auto_generated|ram_block1a4~porta_address_reg7  ; vga_ctrl:uut_vga_ctrl|vga_rgb[1] ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 40.000       ; 0.028      ; 14.258     ;
; 25.733 ; vga_ctrl:uut_vga_ctrl|char_rom:char_rom_inst|altsyncram:altsyncram_component|altsyncram_fc61:auto_generated|ram_block1a4~porta_address_reg8  ; vga_ctrl:uut_vga_ctrl|vga_rgb[1] ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 40.000       ; 0.028      ; 14.258     ;
; 25.759 ; sampling_ctrl:uut_sampling|sft_rd[33]                                                                                                        ; vga_ctrl:uut_vga_ctrl|vga_rgb[2] ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 40.000       ; 0.014      ; 14.218     ;
; 25.761 ; sampling_ctrl:uut_sampling|sft_rd[33]                                                                                                        ; vga_ctrl:uut_vga_ctrl|vga_rgb[0] ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 40.000       ; 0.014      ; 14.216     ;
; 25.765 ; vga_ctrl:uut_vga_ctrl|char_rom:char_rom_inst|altsyncram:altsyncram_component|altsyncram_fc61:auto_generated|ram_block1a10~porta_address_reg0 ; vga_ctrl:uut_vga_ctrl|vga_rgb[1] ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 40.000       ; 0.028      ; 14.226     ;
; 25.765 ; vga_ctrl:uut_vga_ctrl|char_rom:char_rom_inst|altsyncram:altsyncram_component|altsyncram_fc61:auto_generated|ram_block1a10~porta_address_reg1 ; vga_ctrl:uut_vga_ctrl|vga_rgb[1] ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 40.000       ; 0.028      ; 14.226     ;
; 25.765 ; vga_ctrl:uut_vga_ctrl|char_rom:char_rom_inst|altsyncram:altsyncram_component|altsyncram_fc61:auto_generated|ram_block1a10~porta_address_reg2 ; vga_ctrl:uut_vga_ctrl|vga_rgb[1] ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 40.000       ; 0.028      ; 14.226     ;
; 25.765 ; vga_ctrl:uut_vga_ctrl|char_rom:char_rom_inst|altsyncram:altsyncram_component|altsyncram_fc61:auto_generated|ram_block1a10~porta_address_reg3 ; vga_ctrl:uut_vga_ctrl|vga_rgb[1] ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 40.000       ; 0.028      ; 14.226     ;
; 25.765 ; vga_ctrl:uut_vga_ctrl|char_rom:char_rom_inst|altsyncram:altsyncram_component|altsyncram_fc61:auto_generated|ram_block1a10~porta_address_reg4 ; vga_ctrl:uut_vga_ctrl|vga_rgb[1] ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 40.000       ; 0.028      ; 14.226     ;
; 25.765 ; vga_ctrl:uut_vga_ctrl|char_rom:char_rom_inst|altsyncram:altsyncram_component|altsyncram_fc61:auto_generated|ram_block1a10~porta_address_reg5 ; vga_ctrl:uut_vga_ctrl|vga_rgb[1] ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 40.000       ; 0.028      ; 14.226     ;
; 25.765 ; vga_ctrl:uut_vga_ctrl|char_rom:char_rom_inst|altsyncram:altsyncram_component|altsyncram_fc61:auto_generated|ram_block1a10~porta_address_reg6 ; vga_ctrl:uut_vga_ctrl|vga_rgb[1] ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 40.000       ; 0.028      ; 14.226     ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'clk'                                                                                                                               ;
+--------+------------------------------+------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+------------------------------+--------------+-------------+--------------+------------+------------+
; 39.087 ; sys_ctrl:uut_sys_ctrl|rst_r1 ; sys_ctrl:uut_sys_ctrl|rst_r2 ; clk          ; clk         ; 40.000       ; 0.000      ; 0.876      ;
+--------+------------------------------+------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1'                                                                                                                                                                                                      ;
+-------+---------------------------------------+---------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                               ; Launch Clock                                                              ; Latch Clock                                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+---------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+
; 0.860 ; sampling_ctrl:uut_sampling|sft_ra[30] ; sampling_ctrl:uut_sampling|sft_ra[29] ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 0.000        ; 0.000      ; 0.875      ;
; 0.860 ; sampling_ctrl:uut_sampling|sft_r7[13] ; sampling_ctrl:uut_sampling|sft_r7[12] ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 0.000        ; 0.000      ; 0.875      ;
; 0.860 ; sampling_ctrl:uut_sampling|sft_r8[42] ; sampling_ctrl:uut_sampling|sft_r8[41] ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 0.000        ; 0.000      ; 0.875      ;
; 0.860 ; sampling_ctrl:uut_sampling|sft_re[61] ; sampling_ctrl:uut_sampling|sft_re[60] ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 0.000        ; 0.000      ; 0.875      ;
; 0.860 ; sampling_ctrl:uut_sampling|sft_r4[11] ; sampling_ctrl:uut_sampling|sft_r4[10] ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 0.000        ; 0.000      ; 0.875      ;
; 0.861 ; sys_ctrl:uut_sys_ctrl|sysrst_nr1      ; sys_ctrl:uut_sys_ctrl|sysrst_nr2      ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 0.000        ; 0.000      ; 0.876      ;
; 0.861 ; sampling_ctrl:uut_sampling|sft_r0[34] ; sampling_ctrl:uut_sampling|sft_r0[33] ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 0.000        ; 0.000      ; 0.876      ;
; 0.861 ; sampling_ctrl:uut_sampling|sft_r2[35] ; sampling_ctrl:uut_sampling|sft_r2[34] ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 0.000        ; 0.000      ; 0.876      ;
; 0.861 ; sampling_ctrl:uut_sampling|sft_r2[44] ; sampling_ctrl:uut_sampling|sft_r2[43] ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 0.000        ; 0.000      ; 0.876      ;
; 0.861 ; sampling_ctrl:uut_sampling|sft_r3[33] ; sampling_ctrl:uut_sampling|sft_r3[32] ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 0.000        ; 0.000      ; 0.876      ;
; 0.861 ; sampling_ctrl:uut_sampling|sft_r3[51] ; sampling_ctrl:uut_sampling|sft_r3[50] ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 0.000        ; 0.000      ; 0.876      ;
; 0.861 ; sampling_ctrl:uut_sampling|sft_r3[28] ; sampling_ctrl:uut_sampling|sft_r3[27] ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 0.000        ; 0.000      ; 0.876      ;
; 0.861 ; sampling_ctrl:uut_sampling|sft_rb[16] ; sampling_ctrl:uut_sampling|sft_rb[15] ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 0.000        ; 0.000      ; 0.876      ;
; 0.861 ; sampling_ctrl:uut_sampling|sft_rd[33] ; sampling_ctrl:uut_sampling|sft_rd[32] ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 0.000        ; 0.000      ; 0.876      ;
; 0.861 ; sampling_ctrl:uut_sampling|sft_rd[51] ; sampling_ctrl:uut_sampling|sft_rd[50] ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 0.000        ; 0.000      ; 0.876      ;
; 0.861 ; sampling_ctrl:uut_sampling|sft_re[16] ; sampling_ctrl:uut_sampling|sft_re[15] ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 0.000        ; 0.000      ; 0.876      ;
; 0.861 ; sampling_ctrl:uut_sampling|sft_rf[19] ; sampling_ctrl:uut_sampling|sft_rf[18] ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 0.000        ; 0.000      ; 0.876      ;
; 0.861 ; sampling_ctrl:uut_sampling|sft_r4[27] ; sampling_ctrl:uut_sampling|sft_r4[26] ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 0.000        ; 0.000      ; 0.876      ;
; 0.861 ; sampling_ctrl:uut_sampling|sft_r5[50] ; sampling_ctrl:uut_sampling|sft_r5[49] ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 0.000        ; 0.000      ; 0.876      ;
; 0.861 ; sampling_ctrl:uut_sampling|sft_r6[50] ; sampling_ctrl:uut_sampling|sft_r6[49] ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 0.000        ; 0.000      ; 0.876      ;
; 0.861 ; sampling_ctrl:uut_sampling|sft_r6[32] ; sampling_ctrl:uut_sampling|sft_r6[31] ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 0.000        ; 0.000      ; 0.876      ;
; 0.862 ; sampling_ctrl:uut_sampling|sft_ra[23] ; sampling_ctrl:uut_sampling|sft_ra[22] ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 0.000        ; 0.000      ; 0.877      ;
; 0.862 ; sampling_ctrl:uut_sampling|sft_r1[33] ; sampling_ctrl:uut_sampling|sft_r1[32] ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 0.000        ; 0.000      ; 0.877      ;
; 0.862 ; sampling_ctrl:uut_sampling|sft_r7[6]  ; sampling_ctrl:uut_sampling|sft_r7[5]  ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 0.000        ; 0.000      ; 0.877      ;
; 0.862 ; sampling_ctrl:uut_sampling|sft_r7[48] ; sampling_ctrl:uut_sampling|sft_r7[47] ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 0.000        ; 0.000      ; 0.877      ;
; 0.862 ; sampling_ctrl:uut_sampling|sft_r8[39] ; sampling_ctrl:uut_sampling|sft_r8[38] ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 0.000        ; 0.000      ; 0.877      ;
; 0.862 ; sampling_ctrl:uut_sampling|sft_rb[10] ; sampling_ctrl:uut_sampling|sft_rb[9]  ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 0.000        ; 0.000      ; 0.877      ;
; 0.862 ; sampling_ctrl:uut_sampling|sft_rb[19] ; sampling_ctrl:uut_sampling|sft_rb[18] ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 0.000        ; 0.000      ; 0.877      ;
; 0.862 ; sampling_ctrl:uut_sampling|sft_rb[48] ; sampling_ctrl:uut_sampling|sft_rb[47] ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 0.000        ; 0.000      ; 0.877      ;
; 0.862 ; sampling_ctrl:uut_sampling|sft_rc[19] ; sampling_ctrl:uut_sampling|sft_rc[18] ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 0.000        ; 0.000      ; 0.877      ;
; 0.862 ; sampling_ctrl:uut_sampling|sft_rd[54] ; sampling_ctrl:uut_sampling|sft_rd[53] ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 0.000        ; 0.000      ; 0.877      ;
; 0.862 ; sampling_ctrl:uut_sampling|sft_rd[61] ; sampling_ctrl:uut_sampling|sft_rd[60] ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 0.000        ; 0.000      ; 0.877      ;
; 0.862 ; sampling_ctrl:uut_sampling|sft_rd[4]  ; sampling_ctrl:uut_sampling|sft_rd[3]  ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 0.000        ; 0.000      ; 0.877      ;
; 0.862 ; sampling_ctrl:uut_sampling|sft_re[57] ; sampling_ctrl:uut_sampling|sft_re[56] ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 0.000        ; 0.000      ; 0.877      ;
; 0.862 ; sampling_ctrl:uut_sampling|sft_re[52] ; sampling_ctrl:uut_sampling|sft_re[51] ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 0.000        ; 0.000      ; 0.877      ;
; 0.862 ; sampling_ctrl:uut_sampling|sft_re[28] ; sampling_ctrl:uut_sampling|sft_re[27] ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 0.000        ; 0.000      ; 0.877      ;
; 0.862 ; sampling_ctrl:uut_sampling|sft_rf[44] ; sampling_ctrl:uut_sampling|sft_rf[43] ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 0.000        ; 0.000      ; 0.877      ;
; 0.862 ; sampling_ctrl:uut_sampling|sft_r4[1]  ; sampling_ctrl:uut_sampling|sft_r4[0]  ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 0.000        ; 0.000      ; 0.877      ;
; 0.862 ; sampling_ctrl:uut_sampling|sft_r4[5]  ; sampling_ctrl:uut_sampling|sft_r4[4]  ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 0.000        ; 0.000      ; 0.877      ;
; 0.862 ; sampling_ctrl:uut_sampling|sft_r5[41] ; sampling_ctrl:uut_sampling|sft_r5[40] ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 0.000        ; 0.000      ; 0.877      ;
; 0.862 ; sampling_ctrl:uut_sampling|sft_r5[14] ; sampling_ctrl:uut_sampling|sft_r5[13] ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 0.000        ; 0.000      ; 0.877      ;
; 0.862 ; sampling_ctrl:uut_sampling|sft_r6[3]  ; sampling_ctrl:uut_sampling|sft_r6[2]  ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 0.000        ; 0.000      ; 0.877      ;
; 0.863 ; sampling_ctrl:uut_sampling|sft_r0[4]  ; sampling_ctrl:uut_sampling|sft_r0[3]  ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 0.000        ; 0.000      ; 0.878      ;
; 0.863 ; sampling_ctrl:uut_sampling|sft_r1[52] ; sampling_ctrl:uut_sampling|sft_r1[51] ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 0.000        ; 0.000      ; 0.878      ;
; 0.863 ; sampling_ctrl:uut_sampling|sft_r8[26] ; sampling_ctrl:uut_sampling|sft_r8[25] ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 0.000        ; 0.000      ; 0.878      ;
; 0.863 ; sampling_ctrl:uut_sampling|sft_rc[39] ; sampling_ctrl:uut_sampling|sft_rc[38] ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 0.000        ; 0.000      ; 0.878      ;
; 0.863 ; sampling_ctrl:uut_sampling|sft_rd[41] ; sampling_ctrl:uut_sampling|sft_rd[40] ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 0.000        ; 0.000      ; 0.878      ;
; 0.863 ; sampling_ctrl:uut_sampling|sft_r5[31] ; sampling_ctrl:uut_sampling|sft_r5[30] ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 0.000        ; 0.000      ; 0.878      ;
; 0.863 ; sampling_ctrl:uut_sampling|sft_r6[18] ; sampling_ctrl:uut_sampling|sft_r6[17] ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 0.000        ; 0.000      ; 0.878      ;
; 0.865 ; sampling_ctrl:uut_sampling|sft_ra[58] ; sampling_ctrl:uut_sampling|sft_ra[57] ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 0.000        ; 0.000      ; 0.880      ;
; 0.865 ; sampling_ctrl:uut_sampling|sft_r1[16] ; sampling_ctrl:uut_sampling|sft_r1[15] ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 0.000        ; 0.000      ; 0.880      ;
; 0.865 ; sampling_ctrl:uut_sampling|sft_r1[39] ; sampling_ctrl:uut_sampling|sft_r1[38] ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 0.000        ; 0.000      ; 0.880      ;
; 0.865 ; sampling_ctrl:uut_sampling|sft_r1[29] ; sampling_ctrl:uut_sampling|sft_r1[28] ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 0.000        ; 0.000      ; 0.880      ;
; 0.865 ; sampling_ctrl:uut_sampling|sft_rb[28] ; sampling_ctrl:uut_sampling|sft_rb[27] ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 0.000        ; 0.000      ; 0.880      ;
; 0.865 ; sampling_ctrl:uut_sampling|sft_r5[39] ; sampling_ctrl:uut_sampling|sft_r5[38] ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 0.000        ; 0.000      ; 0.880      ;
; 0.866 ; sampling_ctrl:uut_sampling|sft_r9[5]  ; sampling_ctrl:uut_sampling|sft_r9[4]  ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 0.000        ; 0.000      ; 0.881      ;
; 0.866 ; sampling_ctrl:uut_sampling|sft_r0[26] ; sampling_ctrl:uut_sampling|sft_r0[25] ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 0.000        ; 0.000      ; 0.881      ;
; 0.866 ; sampling_ctrl:uut_sampling|sft_r0[21] ; sampling_ctrl:uut_sampling|sft_r0[20] ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 0.000        ; 0.000      ; 0.881      ;
; 0.866 ; sampling_ctrl:uut_sampling|sft_r1[30] ; sampling_ctrl:uut_sampling|sft_r1[29] ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 0.000        ; 0.000      ; 0.881      ;
; 0.866 ; sampling_ctrl:uut_sampling|sft_r1[15] ; sampling_ctrl:uut_sampling|sft_r1[14] ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 0.000        ; 0.000      ; 0.881      ;
; 0.866 ; sampling_ctrl:uut_sampling|sft_r2[12] ; sampling_ctrl:uut_sampling|sft_r2[11] ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 0.000        ; 0.000      ; 0.881      ;
; 0.866 ; sampling_ctrl:uut_sampling|sft_r7[54] ; sampling_ctrl:uut_sampling|sft_r7[53] ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 0.000        ; 0.000      ; 0.881      ;
; 0.866 ; sampling_ctrl:uut_sampling|sft_r8[61] ; sampling_ctrl:uut_sampling|sft_r8[60] ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 0.000        ; 0.000      ; 0.881      ;
; 0.866 ; sampling_ctrl:uut_sampling|sft_rb[45] ; sampling_ctrl:uut_sampling|sft_rb[44] ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 0.000        ; 0.000      ; 0.881      ;
; 0.866 ; sampling_ctrl:uut_sampling|sft_rf[34] ; sampling_ctrl:uut_sampling|sft_rf[33] ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 0.000        ; 0.000      ; 0.881      ;
; 0.866 ; sampling_ctrl:uut_sampling|sft_rf[33] ; sampling_ctrl:uut_sampling|sft_rf[32] ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 0.000        ; 0.000      ; 0.881      ;
; 0.866 ; sampling_ctrl:uut_sampling|sft_r5[46] ; sampling_ctrl:uut_sampling|sft_r5[45] ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 0.000        ; 0.000      ; 0.881      ;
; 0.866 ; sampling_ctrl:uut_sampling|sft_r5[45] ; sampling_ctrl:uut_sampling|sft_r5[44] ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 0.000        ; 0.000      ; 0.881      ;
; 0.866 ; sampling_ctrl:uut_sampling|sft_r5[18] ; sampling_ctrl:uut_sampling|sft_r5[17] ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 0.000        ; 0.000      ; 0.881      ;
; 0.867 ; sampling_ctrl:uut_sampling|sft_r9[47] ; sampling_ctrl:uut_sampling|sft_r9[46] ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 0.000        ; 0.000      ; 0.882      ;
; 0.867 ; sampling_ctrl:uut_sampling|sft_ra[35] ; sampling_ctrl:uut_sampling|sft_ra[34] ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 0.000        ; 0.000      ; 0.882      ;
; 0.867 ; sampling_ctrl:uut_sampling|sft_r0[16] ; sampling_ctrl:uut_sampling|sft_r0[15] ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 0.000        ; 0.000      ; 0.882      ;
; 0.867 ; sampling_ctrl:uut_sampling|sft_r0[61] ; sampling_ctrl:uut_sampling|sft_r0[60] ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 0.000        ; 0.000      ; 0.882      ;
; 0.867 ; sampling_ctrl:uut_sampling|sft_r0[51] ; sampling_ctrl:uut_sampling|sft_r0[50] ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 0.000        ; 0.000      ; 0.882      ;
; 0.867 ; sampling_ctrl:uut_sampling|sft_r1[45] ; sampling_ctrl:uut_sampling|sft_r1[44] ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 0.000        ; 0.000      ; 0.882      ;
; 0.867 ; sampling_ctrl:uut_sampling|sft_r2[59] ; sampling_ctrl:uut_sampling|sft_r2[58] ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 0.000        ; 0.000      ; 0.882      ;
; 0.867 ; sampling_ctrl:uut_sampling|sft_r3[23] ; sampling_ctrl:uut_sampling|sft_r3[22] ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 0.000        ; 0.000      ; 0.882      ;
; 0.867 ; sampling_ctrl:uut_sampling|sft_r7[51] ; sampling_ctrl:uut_sampling|sft_r7[50] ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 0.000        ; 0.000      ; 0.882      ;
; 0.867 ; sampling_ctrl:uut_sampling|sft_r7[62] ; sampling_ctrl:uut_sampling|sft_r7[61] ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 0.000        ; 0.000      ; 0.882      ;
; 0.867 ; sampling_ctrl:uut_sampling|sft_r7[29] ; sampling_ctrl:uut_sampling|sft_r7[28] ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 0.000        ; 0.000      ; 0.882      ;
; 0.867 ; sampling_ctrl:uut_sampling|sft_r7[18] ; sampling_ctrl:uut_sampling|sft_r7[17] ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 0.000        ; 0.000      ; 0.882      ;
; 0.867 ; sampling_ctrl:uut_sampling|sft_rb[26] ; sampling_ctrl:uut_sampling|sft_rb[25] ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 0.000        ; 0.000      ; 0.882      ;
; 0.867 ; sampling_ctrl:uut_sampling|sft_rc[60] ; sampling_ctrl:uut_sampling|sft_rc[59] ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 0.000        ; 0.000      ; 0.882      ;
; 0.867 ; sampling_ctrl:uut_sampling|sft_re[34] ; sampling_ctrl:uut_sampling|sft_re[33] ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 0.000        ; 0.000      ; 0.882      ;
; 0.867 ; sampling_ctrl:uut_sampling|sft_re[39] ; sampling_ctrl:uut_sampling|sft_re[38] ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 0.000        ; 0.000      ; 0.882      ;
; 0.867 ; sampling_ctrl:uut_sampling|sft_re[25] ; sampling_ctrl:uut_sampling|sft_re[24] ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 0.000        ; 0.000      ; 0.882      ;
; 0.867 ; sampling_ctrl:uut_sampling|sft_rf[47] ; sampling_ctrl:uut_sampling|sft_rf[46] ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 0.000        ; 0.000      ; 0.882      ;
; 0.867 ; sampling_ctrl:uut_sampling|sft_r5[5]  ; sampling_ctrl:uut_sampling|sft_r5[4]  ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 0.000        ; 0.000      ; 0.882      ;
; 0.868 ; sampling_ctrl:uut_sampling|sft_r9[31] ; sampling_ctrl:uut_sampling|sft_r9[30] ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 0.000        ; 0.000      ; 0.883      ;
; 0.868 ; sampling_ctrl:uut_sampling|sft_r9[35] ; sampling_ctrl:uut_sampling|sft_r9[34] ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 0.000        ; 0.000      ; 0.883      ;
; 0.868 ; sampling_ctrl:uut_sampling|sft_ra[17] ; sampling_ctrl:uut_sampling|sft_ra[16] ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 0.000        ; 0.000      ; 0.883      ;
; 0.868 ; sampling_ctrl:uut_sampling|sft_ra[50] ; sampling_ctrl:uut_sampling|sft_ra[49] ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 0.000        ; 0.000      ; 0.883      ;
; 0.868 ; sampling_ctrl:uut_sampling|sft_ra[26] ; sampling_ctrl:uut_sampling|sft_ra[25] ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 0.000        ; 0.000      ; 0.883      ;
; 0.868 ; sampling_ctrl:uut_sampling|sft_r0[47] ; sampling_ctrl:uut_sampling|sft_r0[46] ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 0.000        ; 0.000      ; 0.883      ;
; 0.868 ; sampling_ctrl:uut_sampling|sft_r7[53] ; sampling_ctrl:uut_sampling|sft_r7[52] ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 0.000        ; 0.000      ; 0.883      ;
; 0.868 ; sampling_ctrl:uut_sampling|sft_r8[51] ; sampling_ctrl:uut_sampling|sft_r8[50] ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 0.000        ; 0.000      ; 0.883      ;
; 0.868 ; sampling_ctrl:uut_sampling|sft_r8[57] ; sampling_ctrl:uut_sampling|sft_r8[56] ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 0.000        ; 0.000      ; 0.883      ;
; 0.868 ; sampling_ctrl:uut_sampling|sft_rb[47] ; sampling_ctrl:uut_sampling|sft_rb[46] ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 0.000        ; 0.000      ; 0.883      ;
; 0.868 ; sampling_ctrl:uut_sampling|sft_rf[1]  ; sampling_ctrl:uut_sampling|sft_rf[0]  ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 0.000        ; 0.000      ; 0.883      ;
; 0.869 ; sampling_ctrl:uut_sampling|sft_r9[33] ; sampling_ctrl:uut_sampling|sft_r9[32] ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 0.000        ; 0.000      ; 0.884      ;
+-------+---------------------------------------+---------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'clk'                                                                                                                               ;
+-------+------------------------------+------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------------------+--------------+-------------+--------------+------------+------------+
; 0.861 ; sys_ctrl:uut_sys_ctrl|rst_r1 ; sys_ctrl:uut_sys_ctrl|rst_r2 ; clk          ; clk         ; 0.000        ; 0.000      ; 0.876      ;
+-------+------------------------------+------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                                           ;
+-------+-------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                           ; To Node                                                                                                                                      ; Launch Clock                                                              ; Latch Clock                                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+
; 1.041 ; vga_ctrl:uut_vga_ctrl|valid_r       ; vga_ctrl:uut_vga_ctrl|valid_r                                                                                                                ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.056      ;
; 1.041 ; vga_ctrl:uut_vga_ctrl|valid_yr      ; vga_ctrl:uut_vga_ctrl|valid_yr                                                                                                               ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.056      ;
; 1.061 ; vga_ctrl:uut_vga_ctrl|ch_bit[1]     ; vga_ctrl:uut_vga_ctrl|ch_bit[1]                                                                                                              ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.076      ;
; 1.067 ; vga_ctrl:uut_vga_ctrl|ch_bit[1]     ; vga_ctrl:uut_vga_ctrl|ch_bit[2]                                                                                                              ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.082      ;
; 1.238 ; vga_ctrl:uut_vga_ctrl|ch_bit[2]     ; vga_ctrl:uut_vga_ctrl|ch_bit[2]                                                                                                              ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.253      ;
; 1.307 ; vga_ctrl:uut_vga_ctrl|ch_bit[3]     ; vga_ctrl:uut_vga_ctrl|ch_bit[3]                                                                                                              ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.322      ;
; 1.321 ; vga_ctrl:uut_vga_ctrl|topic_addr[4] ; vga_ctrl:uut_vga_ctrl|topic_addr[4]                                                                                                          ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.336      ;
; 1.323 ; vga_ctrl:uut_vga_ctrl|y_cnt[8]      ; vga_ctrl:uut_vga_ctrl|y_cnt[8]                                                                                                               ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.338      ;
; 1.323 ; vga_ctrl:uut_vga_ctrl|y_cnt[4]      ; vga_ctrl:uut_vga_ctrl|y_cnt[4]                                                                                                               ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.338      ;
; 1.326 ; vga_ctrl:uut_vga_ctrl|y_cnt[0]      ; vga_ctrl:uut_vga_ctrl|y_cnt[0]                                                                                                               ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.341      ;
; 1.326 ; vga_ctrl:uut_vga_ctrl|y_cnt[5]      ; vga_ctrl:uut_vga_ctrl|y_cnt[5]                                                                                                               ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.341      ;
; 1.326 ; vga_ctrl:uut_vga_ctrl|topic_addr[0] ; vga_ctrl:uut_vga_ctrl|topic_addr[0]                                                                                                          ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.341      ;
; 1.326 ; vga_ctrl:uut_vga_ctrl|topic_addr[5] ; vga_ctrl:uut_vga_ctrl|topic_addr[5]                                                                                                          ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.341      ;
; 1.329 ; vga_ctrl:uut_vga_ctrl|y_cnt[3]      ; vga_ctrl:uut_vga_ctrl|y_cnt[3]                                                                                                               ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.344      ;
; 1.329 ; vga_ctrl:uut_vga_ctrl|topic_addr[3] ; vga_ctrl:uut_vga_ctrl|topic_addr[3]                                                                                                          ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.344      ;
; 1.330 ; vga_ctrl:uut_vga_ctrl|ch_bit[2]     ; vga_ctrl:uut_vga_ctrl|ch_bit[3]                                                                                                              ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.345      ;
; 1.350 ; vga_ctrl:uut_vga_ctrl|ch_bit[0]     ; vga_ctrl:uut_vga_ctrl|ch_bit[0]                                                                                                              ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.365      ;
; 1.351 ; vga_ctrl:uut_vga_ctrl|ch_bit[0]     ; vga_ctrl:uut_vga_ctrl|ch_bit[1]                                                                                                              ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.366      ;
; 1.356 ; vga_ctrl:uut_vga_ctrl|ch_bit[0]     ; vga_ctrl:uut_vga_ctrl|ch_bit[2]                                                                                                              ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.371      ;
; 1.408 ; vga_ctrl:uut_vga_ctrl|hsync_r       ; hsync                                                                                                                                        ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 0.000        ; -3.761     ; 3.629      ;
; 1.476 ; vga_ctrl:uut_vga_ctrl|y_cnt[1]      ; vga_ctrl:uut_vga_ctrl|y_cnt[1]                                                                                                               ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.491      ;
; 1.476 ; vga_ctrl:uut_vga_ctrl|y_cnt[6]      ; vga_ctrl:uut_vga_ctrl|y_cnt[6]                                                                                                               ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.491      ;
; 1.476 ; vga_ctrl:uut_vga_ctrl|topic_addr[1] ; vga_ctrl:uut_vga_ctrl|topic_addr[1]                                                                                                          ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.491      ;
; 1.476 ; vga_ctrl:uut_vga_ctrl|topic_addr[6] ; vga_ctrl:uut_vga_ctrl|topic_addr[6]                                                                                                          ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.491      ;
; 1.478 ; vga_ctrl:uut_vga_ctrl|vsync_r       ; vga_ctrl:uut_vga_ctrl|vsync_r                                                                                                                ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.493      ;
; 1.480 ; vga_ctrl:uut_vga_ctrl|y_cnt[2]      ; vga_ctrl:uut_vga_ctrl|y_cnt[2]                                                                                                               ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.495      ;
; 1.480 ; vga_ctrl:uut_vga_ctrl|topic_addr[2] ; vga_ctrl:uut_vga_ctrl|topic_addr[2]                                                                                                          ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.495      ;
; 1.480 ; vga_ctrl:uut_vga_ctrl|topic_addr[7] ; vga_ctrl:uut_vga_ctrl|topic_addr[7]                                                                                                          ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.495      ;
; 1.481 ; vga_ctrl:uut_vga_ctrl|y_cnt[7]      ; vga_ctrl:uut_vga_ctrl|y_cnt[7]                                                                                                               ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.496      ;
; 1.482 ; vga_ctrl:uut_vga_ctrl|y_cnt[9]      ; vga_ctrl:uut_vga_ctrl|y_cnt[9]                                                                                                               ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.497      ;
; 1.488 ; vga_ctrl:uut_vga_ctrl|hsync_r       ; vga_ctrl:uut_vga_ctrl|hsync_r                                                                                                                ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.503      ;
; 1.766 ; vga_ctrl:uut_vga_ctrl|vsync_r       ; vsync                                                                                                                                        ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 0.000        ; -3.761     ; 3.987      ;
; 1.803 ; vga_ctrl:uut_vga_ctrl|ch_bit[1]     ; vga_ctrl:uut_vga_ctrl|ch_bit[3]                                                                                                              ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.818      ;
; 1.819 ; vga_ctrl:uut_vga_ctrl|char_addr[3]  ; vga_ctrl:uut_vga_ctrl|char_addr[3]                                                                                                           ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.834      ;
; 1.883 ; vga_ctrl:uut_vga_ctrl|y_cnt[1]      ; vga_ctrl:uut_vga_ctrl|vsync_r                                                                                                                ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.898      ;
; 1.922 ; vga_ctrl:uut_vga_ctrl|y_cnt[8]      ; vga_ctrl:uut_vga_ctrl|y_cnt[9]                                                                                                               ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.937      ;
; 1.925 ; vga_ctrl:uut_vga_ctrl|y_cnt[0]      ; vga_ctrl:uut_vga_ctrl|y_cnt[1]                                                                                                               ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.940      ;
; 1.925 ; vga_ctrl:uut_vga_ctrl|y_cnt[5]      ; vga_ctrl:uut_vga_ctrl|y_cnt[6]                                                                                                               ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.940      ;
; 1.925 ; vga_ctrl:uut_vga_ctrl|topic_addr[0] ; vga_ctrl:uut_vga_ctrl|topic_addr[1]                                                                                                          ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.940      ;
; 1.925 ; vga_ctrl:uut_vga_ctrl|topic_addr[5] ; vga_ctrl:uut_vga_ctrl|topic_addr[6]                                                                                                          ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.940      ;
; 1.928 ; vga_ctrl:uut_vga_ctrl|y_cnt[3]      ; vga_ctrl:uut_vga_ctrl|y_cnt[4]                                                                                                               ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.943      ;
; 1.928 ; vga_ctrl:uut_vga_ctrl|char_addr[7]  ; vga_ctrl:uut_vga_ctrl|char_addr[7]                                                                                                           ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.943      ;
; 1.928 ; vga_ctrl:uut_vga_ctrl|topic_addr[3] ; vga_ctrl:uut_vga_ctrl|topic_addr[4]                                                                                                          ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.943      ;
; 1.997 ; vga_ctrl:uut_vga_ctrl|char_addr[7]  ; vga_ctrl:uut_vga_ctrl|char_rom:char_rom_inst|altsyncram:altsyncram_component|altsyncram_fc61:auto_generated|ram_block1a4~porta_address_reg7  ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 0.000        ; 0.011      ; 2.063      ;
; 2.001 ; vga_ctrl:uut_vga_ctrl|char_addr[7]  ; vga_ctrl:uut_vga_ctrl|char_rom:char_rom_inst|altsyncram:altsyncram_component|altsyncram_fc61:auto_generated|ram_block1a10~porta_address_reg7 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 0.000        ; 0.011      ; 2.067      ;
; 2.003 ; vga_ctrl:uut_vga_ctrl|y_cnt[5]      ; vga_ctrl:uut_vga_ctrl|y_cnt[7]                                                                                                               ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 2.018      ;
; 2.003 ; vga_ctrl:uut_vga_ctrl|y_cnt[0]      ; vga_ctrl:uut_vga_ctrl|y_cnt[2]                                                                                                               ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 2.018      ;
; 2.003 ; vga_ctrl:uut_vga_ctrl|topic_addr[0] ; vga_ctrl:uut_vga_ctrl|topic_addr[2]                                                                                                          ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 2.018      ;
; 2.003 ; vga_ctrl:uut_vga_ctrl|topic_addr[5] ; vga_ctrl:uut_vga_ctrl|topic_addr[7]                                                                                                          ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 2.018      ;
; 2.023 ; vga_ctrl:uut_vga_ctrl|char_addr[8]  ; vga_ctrl:uut_vga_ctrl|char_rom:char_rom_inst|altsyncram:altsyncram_component|altsyncram_fc61:auto_generated|ram_block1a10~porta_address_reg8 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 0.000        ; 0.011      ; 2.089      ;
; 2.031 ; vga_ctrl:uut_vga_ctrl|valid_r       ; vga_ctrl:uut_vga_ctrl|vga_rgb[2]                                                                                                             ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 0.000        ; 0.039      ; 2.085      ;
; 2.066 ; vga_ctrl:uut_vga_ctrl|char_addr[4]  ; vga_ctrl:uut_vga_ctrl|char_rom:char_rom_inst|altsyncram:altsyncram_component|altsyncram_fc61:auto_generated|ram_block1a4~porta_address_reg4  ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 0.000        ; 0.011      ; 2.132      ;
; 2.076 ; vga_ctrl:uut_vga_ctrl|char_addr[4]  ; vga_ctrl:uut_vga_ctrl|char_rom:char_rom_inst|altsyncram:altsyncram_component|altsyncram_fc61:auto_generated|ram_block1a10~porta_address_reg4 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 0.000        ; 0.011      ; 2.142      ;
; 2.081 ; vga_ctrl:uut_vga_ctrl|y_cnt[5]      ; vga_ctrl:uut_vga_ctrl|y_cnt[8]                                                                                                               ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 2.096      ;
; 2.081 ; vga_ctrl:uut_vga_ctrl|y_cnt[0]      ; vga_ctrl:uut_vga_ctrl|y_cnt[3]                                                                                                               ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 2.096      ;
; 2.081 ; vga_ctrl:uut_vga_ctrl|topic_addr[0] ; vga_ctrl:uut_vga_ctrl|topic_addr[3]                                                                                                          ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 2.096      ;
; 2.085 ; vga_ctrl:uut_vga_ctrl|y_cnt[6]      ; vga_ctrl:uut_vga_ctrl|y_cnt[7]                                                                                                               ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 2.100      ;
; 2.085 ; vga_ctrl:uut_vga_ctrl|y_cnt[1]      ; vga_ctrl:uut_vga_ctrl|y_cnt[2]                                                                                                               ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 2.100      ;
; 2.085 ; vga_ctrl:uut_vga_ctrl|topic_addr[1] ; vga_ctrl:uut_vga_ctrl|topic_addr[2]                                                                                                          ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 2.100      ;
; 2.085 ; vga_ctrl:uut_vga_ctrl|topic_addr[6] ; vga_ctrl:uut_vga_ctrl|topic_addr[7]                                                                                                          ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 2.100      ;
; 2.089 ; vga_ctrl:uut_vga_ctrl|y_cnt[2]      ; vga_ctrl:uut_vga_ctrl|y_cnt[3]                                                                                                               ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 2.104      ;
; 2.089 ; vga_ctrl:uut_vga_ctrl|topic_addr[2] ; vga_ctrl:uut_vga_ctrl|topic_addr[3]                                                                                                          ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 2.104      ;
; 2.090 ; vga_ctrl:uut_vga_ctrl|y_cnt[7]      ; vga_ctrl:uut_vga_ctrl|y_cnt[8]                                                                                                               ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 2.105      ;
; 2.122 ; vga_ctrl:uut_vga_ctrl|ch_bit[0]     ; vga_ctrl:uut_vga_ctrl|ch_bit[3]                                                                                                              ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 2.137      ;
; 2.136 ; vga_ctrl:uut_vga_ctrl|topic_addr[4] ; vga_ctrl:uut_vga_ctrl|topic_addr[5]                                                                                                          ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 2.151      ;
; 2.136 ; vga_ctrl:uut_vga_ctrl|topic_addr[4] ; vga_ctrl:uut_vga_ctrl|topic_addr[6]                                                                                                          ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 2.151      ;
; 2.136 ; vga_ctrl:uut_vga_ctrl|topic_addr[4] ; vga_ctrl:uut_vga_ctrl|topic_addr[7]                                                                                                          ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 2.151      ;
; 2.138 ; vga_ctrl:uut_vga_ctrl|y_cnt[4]      ; vga_ctrl:uut_vga_ctrl|y_cnt[6]                                                                                                               ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 2.153      ;
; 2.138 ; vga_ctrl:uut_vga_ctrl|y_cnt[4]      ; vga_ctrl:uut_vga_ctrl|y_cnt[7]                                                                                                               ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 2.153      ;
; 2.138 ; vga_ctrl:uut_vga_ctrl|y_cnt[4]      ; vga_ctrl:uut_vga_ctrl|y_cnt[8]                                                                                                               ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 2.153      ;
; 2.138 ; vga_ctrl:uut_vga_ctrl|y_cnt[4]      ; vga_ctrl:uut_vga_ctrl|y_cnt[9]                                                                                                               ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 2.153      ;
; 2.138 ; vga_ctrl:uut_vga_ctrl|y_cnt[4]      ; vga_ctrl:uut_vga_ctrl|y_cnt[5]                                                                                                               ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 2.153      ;
; 2.150 ; vga_ctrl:uut_vga_ctrl|topic_addr[3] ; vga_ctrl:uut_vga_ctrl|topic_addr[5]                                                                                                          ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 2.165      ;
; 2.150 ; vga_ctrl:uut_vga_ctrl|topic_addr[3] ; vga_ctrl:uut_vga_ctrl|topic_addr[6]                                                                                                          ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 2.165      ;
; 2.150 ; vga_ctrl:uut_vga_ctrl|topic_addr[3] ; vga_ctrl:uut_vga_ctrl|topic_addr[7]                                                                                                          ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 2.165      ;
; 2.150 ; vga_ctrl:uut_vga_ctrl|y_cnt[3]      ; vga_ctrl:uut_vga_ctrl|y_cnt[6]                                                                                                               ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 2.165      ;
; 2.150 ; vga_ctrl:uut_vga_ctrl|y_cnt[3]      ; vga_ctrl:uut_vga_ctrl|y_cnt[7]                                                                                                               ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 2.165      ;
; 2.150 ; vga_ctrl:uut_vga_ctrl|y_cnt[3]      ; vga_ctrl:uut_vga_ctrl|y_cnt[8]                                                                                                               ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 2.165      ;
; 2.150 ; vga_ctrl:uut_vga_ctrl|y_cnt[3]      ; vga_ctrl:uut_vga_ctrl|y_cnt[9]                                                                                                               ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 2.165      ;
; 2.150 ; vga_ctrl:uut_vga_ctrl|y_cnt[3]      ; vga_ctrl:uut_vga_ctrl|y_cnt[5]                                                                                                               ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 2.165      ;
; 2.159 ; vga_ctrl:uut_vga_ctrl|y_cnt[5]      ; vga_ctrl:uut_vga_ctrl|y_cnt[9]                                                                                                               ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 2.174      ;
; 2.159 ; vga_ctrl:uut_vga_ctrl|y_cnt[0]      ; vga_ctrl:uut_vga_ctrl|y_cnt[4]                                                                                                               ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 2.174      ;
; 2.159 ; vga_ctrl:uut_vga_ctrl|topic_addr[0] ; vga_ctrl:uut_vga_ctrl|topic_addr[4]                                                                                                          ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 2.174      ;
; 2.163 ; vga_ctrl:uut_vga_ctrl|y_cnt[6]      ; vga_ctrl:uut_vga_ctrl|y_cnt[8]                                                                                                               ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 2.178      ;
; 2.163 ; vga_ctrl:uut_vga_ctrl|y_cnt[1]      ; vga_ctrl:uut_vga_ctrl|y_cnt[3]                                                                                                               ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 2.178      ;
; 2.163 ; vga_ctrl:uut_vga_ctrl|topic_addr[1] ; vga_ctrl:uut_vga_ctrl|topic_addr[3]                                                                                                          ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 2.178      ;
; 2.167 ; vga_ctrl:uut_vga_ctrl|y_cnt[2]      ; vga_ctrl:uut_vga_ctrl|y_cnt[4]                                                                                                               ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 2.182      ;
; 2.167 ; vga_ctrl:uut_vga_ctrl|topic_addr[2] ; vga_ctrl:uut_vga_ctrl|topic_addr[4]                                                                                                          ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 2.182      ;
; 2.168 ; vga_ctrl:uut_vga_ctrl|y_cnt[7]      ; vga_ctrl:uut_vga_ctrl|y_cnt[9]                                                                                                               ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 2.183      ;
; 2.186 ; vga_ctrl:uut_vga_ctrl|char_addr[4]  ; vga_ctrl:uut_vga_ctrl|char_addr[4]                                                                                                           ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 2.201      ;
; 2.236 ; vga_ctrl:uut_vga_ctrl|char_addr[8]  ; vga_ctrl:uut_vga_ctrl|char_addr[8]                                                                                                           ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 2.251      ;
; 2.241 ; vga_ctrl:uut_vga_ctrl|char_addr[6]  ; vga_ctrl:uut_vga_ctrl|char_addr[6]                                                                                                           ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 2.256      ;
; 2.241 ; vga_ctrl:uut_vga_ctrl|y_cnt[6]      ; vga_ctrl:uut_vga_ctrl|y_cnt[9]                                                                                                               ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 2.256      ;
; 2.241 ; vga_ctrl:uut_vga_ctrl|y_cnt[1]      ; vga_ctrl:uut_vga_ctrl|y_cnt[4]                                                                                                               ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 2.256      ;
; 2.241 ; vga_ctrl:uut_vga_ctrl|topic_addr[1] ; vga_ctrl:uut_vga_ctrl|topic_addr[4]                                                                                                          ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 2.256      ;
; 2.274 ; vga_ctrl:uut_vga_ctrl|valid_r       ; vga_ctrl:uut_vga_ctrl|vga_rgb[1]                                                                                                             ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 0.000        ; 0.039      ; 2.328      ;
; 2.305 ; vga_ctrl:uut_vga_ctrl|y_cnt[5]      ; vga_ctrl:uut_vga_ctrl|vsync_r                                                                                                                ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 2.320      ;
; 2.387 ; vga_ctrl:uut_vga_ctrl|topic_addr[0] ; vga_ctrl:uut_vga_ctrl|topic_addr[5]                                                                                                          ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 2.402      ;
; 2.387 ; vga_ctrl:uut_vga_ctrl|topic_addr[0] ; vga_ctrl:uut_vga_ctrl|topic_addr[6]                                                                                                          ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 2.402      ;
; 2.387 ; vga_ctrl:uut_vga_ctrl|topic_addr[0] ; vga_ctrl:uut_vga_ctrl|topic_addr[7]                                                                                                          ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 2.402      ;
+-------+-------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery: 'sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1'                                                                                                                                                                                                 ;
+-------+----------------------------------+-------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                                   ; Launch Clock                                                              ; Latch Clock                                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+-------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+
; 3.280 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; sampling_ctrl:uut_sampling|sft_rf[63]     ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 10.000       ; -0.445     ; 5.498      ;
; 3.280 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; sampling_ctrl:uut_sampling|trigger_r1     ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 10.000       ; -0.445     ; 5.498      ;
; 3.292 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; sampling_ctrl:uut_sampling|sft_re[63]     ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 10.000       ; -0.445     ; 5.486      ;
; 3.330 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; sampling_ctrl:uut_sampling|sft_r0[63]     ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 10.000       ; -0.359     ; 5.534      ;
; 3.330 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; sampling_ctrl:uut_sampling|sft_r1[63]     ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 10.000       ; -0.359     ; 5.534      ;
; 3.333 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; sampling_ctrl:uut_sampling|sft_r2[63]     ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 10.000       ; -0.359     ; 5.531      ;
; 3.333 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; sampling_ctrl:uut_sampling|sft_r3[63]     ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 10.000       ; -0.359     ; 5.531      ;
; 3.335 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; sampling_ctrl:uut_sampling|sft_r7[63]     ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 10.000       ; -0.359     ; 5.529      ;
; 3.335 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; sampling_ctrl:uut_sampling|sft_r4[63]     ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 10.000       ; -0.359     ; 5.529      ;
; 3.335 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; sampling_ctrl:uut_sampling|sft_r5[63]     ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 10.000       ; -0.359     ; 5.529      ;
; 3.335 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; sampling_ctrl:uut_sampling|sft_r6[63]     ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 10.000       ; -0.359     ; 5.529      ;
; 3.338 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; sampling_ctrl:uut_sampling|sft_r9[63]     ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 10.000       ; -0.359     ; 5.526      ;
; 3.338 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; sampling_ctrl:uut_sampling|sft_ra[63]     ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 10.000       ; -0.359     ; 5.526      ;
; 3.342 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; sampling_ctrl:uut_sampling|sft_rb[63]     ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 10.000       ; -0.359     ; 5.522      ;
; 3.342 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; sampling_ctrl:uut_sampling|sft_rc[63]     ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 10.000       ; -0.359     ; 5.522      ;
; 3.347 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; sampling_ctrl:uut_sampling|sft_r8[63]     ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 10.000       ; -0.359     ; 5.517      ;
; 3.386 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; sampling_ctrl:uut_sampling|sft_rd[63]     ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 10.000       ; -0.359     ; 5.478      ;
; 5.097 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; sampling_ctrl:uut_sampling|sapdiv_cnt[11] ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 10.000       ; 0.042      ; 4.908      ;
; 5.097 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; sampling_ctrl:uut_sampling|sapdiv_cnt[12] ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 10.000       ; 0.042      ; 4.908      ;
; 5.097 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; sampling_ctrl:uut_sampling|sapdiv_cnt[0]  ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 10.000       ; 0.042      ; 4.908      ;
; 5.097 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; sampling_ctrl:uut_sampling|sapdiv_cnt[1]  ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 10.000       ; 0.042      ; 4.908      ;
; 5.097 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; sampling_ctrl:uut_sampling|sapdiv_cnt[2]  ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 10.000       ; 0.042      ; 4.908      ;
; 5.097 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; sampling_ctrl:uut_sampling|sapdiv_cnt[3]  ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 10.000       ; 0.042      ; 4.908      ;
; 5.097 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; sampling_ctrl:uut_sampling|sapdiv_cnt[4]  ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 10.000       ; 0.042      ; 4.908      ;
; 5.097 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; sampling_ctrl:uut_sampling|sapdiv_cnt[5]  ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 10.000       ; 0.042      ; 4.908      ;
; 5.097 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; sampling_ctrl:uut_sampling|sapdiv_cnt[6]  ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 10.000       ; 0.042      ; 4.908      ;
; 5.097 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; sampling_ctrl:uut_sampling|sapdiv_cnt[7]  ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 10.000       ; 0.042      ; 4.908      ;
; 5.097 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; sampling_ctrl:uut_sampling|sapdiv_cnt[8]  ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 10.000       ; 0.042      ; 4.908      ;
; 5.097 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; sampling_ctrl:uut_sampling|sapdiv_cnt[9]  ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 10.000       ; 0.042      ; 4.908      ;
; 5.097 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; sampling_ctrl:uut_sampling|sapdiv_cnt[10] ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 10.000       ; 0.042      ; 4.908      ;
; 5.097 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; sampling_ctrl:uut_sampling|sapdiv_cnt[13] ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 10.000       ; 0.042      ; 4.908      ;
; 5.097 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; sampling_ctrl:uut_sampling|sft_r7[16]     ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 10.000       ; 0.042      ; 4.908      ;
; 5.097 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; sampling_ctrl:uut_sampling|sft_r7[0]      ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 10.000       ; 0.042      ; 4.908      ;
; 5.097 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; sampling_ctrl:uut_sampling|sft_r7[18]     ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 10.000       ; 0.042      ; 4.908      ;
; 5.097 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; sampling_ctrl:uut_sampling|sft_r7[2]      ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 10.000       ; 0.042      ; 4.908      ;
; 5.097 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; sampling_ctrl:uut_sampling|sft_r7[40]     ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 10.000       ; 0.042      ; 4.908      ;
; 5.097 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; sampling_ctrl:uut_sampling|sft_r7[56]     ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 10.000       ; 0.042      ; 4.908      ;
; 5.097 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; sampling_ctrl:uut_sampling|sft_r7[58]     ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 10.000       ; 0.042      ; 4.908      ;
; 5.097 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; sampling_ctrl:uut_sampling|sft_r7[42]     ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 10.000       ; 0.042      ; 4.908      ;
; 5.097 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; sampling_ctrl:uut_sampling|sft_r7[32]     ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 10.000       ; 0.042      ; 4.908      ;
; 5.097 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; sampling_ctrl:uut_sampling|sft_r7[48]     ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 10.000       ; 0.042      ; 4.908      ;
; 5.097 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; sampling_ctrl:uut_sampling|sft_r7[50]     ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 10.000       ; 0.042      ; 4.908      ;
; 5.097 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; sampling_ctrl:uut_sampling|sft_r7[34]     ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 10.000       ; 0.042      ; 4.908      ;
; 5.097 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; sampling_ctrl:uut_sampling|sft_r7[8]      ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 10.000       ; 0.042      ; 4.908      ;
; 5.097 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; sampling_ctrl:uut_sampling|sft_r7[24]     ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 10.000       ; 0.042      ; 4.908      ;
; 5.097 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; sampling_ctrl:uut_sampling|sft_r7[26]     ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 10.000       ; 0.042      ; 4.908      ;
; 5.097 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; sampling_ctrl:uut_sampling|sft_r7[10]     ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 10.000       ; 0.042      ; 4.908      ;
; 5.097 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; sampling_ctrl:uut_sampling|sft_r7[13]     ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 10.000       ; 0.042      ; 4.908      ;
; 5.097 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; sampling_ctrl:uut_sampling|sft_r7[15]     ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 10.000       ; 0.042      ; 4.908      ;
; 5.097 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; sampling_ctrl:uut_sampling|sft_r7[7]      ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 10.000       ; 0.042      ; 4.908      ;
; 5.097 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; sampling_ctrl:uut_sampling|sft_r7[45]     ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 10.000       ; 0.042      ; 4.908      ;
; 5.097 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; sampling_ctrl:uut_sampling|sft_r7[47]     ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 10.000       ; 0.042      ; 4.908      ;
; 5.097 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; sampling_ctrl:uut_sampling|sft_r7[39]     ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 10.000       ; 0.042      ; 4.908      ;
; 5.097 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; sampling_ctrl:uut_sampling|sft_r7[12]     ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 10.000       ; 0.042      ; 4.908      ;
; 5.097 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; sampling_ctrl:uut_sampling|sft_r7[14]     ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 10.000       ; 0.042      ; 4.908      ;
; 5.097 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; sampling_ctrl:uut_sampling|sft_r7[46]     ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 10.000       ; 0.042      ; 4.908      ;
; 5.097 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; sampling_ctrl:uut_sampling|sft_r7[4]      ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 10.000       ; 0.042      ; 4.908      ;
; 5.097 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; sampling_ctrl:uut_sampling|sft_r7[38]     ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 10.000       ; 0.042      ; 4.908      ;
; 5.097 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; sampling_ctrl:uut_sampling|sft_r7[49]     ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 10.000       ; 0.042      ; 4.908      ;
; 5.097 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; sampling_ctrl:uut_sampling|sft_r7[17]     ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 10.000       ; 0.042      ; 4.908      ;
; 5.097 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; sampling_ctrl:uut_sampling|sft_r7[19]     ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 10.000       ; 0.042      ; 4.908      ;
; 5.097 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; sampling_ctrl:uut_sampling|sft_r7[51]     ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 10.000       ; 0.042      ; 4.908      ;
; 5.097 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; sampling_ctrl:uut_sampling|sft_r7[41]     ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 10.000       ; 0.042      ; 4.908      ;
; 5.097 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; sampling_ctrl:uut_sampling|sft_r7[9]      ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 10.000       ; 0.042      ; 4.908      ;
; 5.097 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; sampling_ctrl:uut_sampling|sft_r7[11]     ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 10.000       ; 0.042      ; 4.908      ;
; 5.097 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; sampling_ctrl:uut_sampling|sft_r7[43]     ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 10.000       ; 0.042      ; 4.908      ;
; 5.097 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; sampling_ctrl:uut_sampling|sft_r7[33]     ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 10.000       ; 0.042      ; 4.908      ;
; 5.097 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; sampling_ctrl:uut_sampling|sft_r7[1]      ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 10.000       ; 0.042      ; 4.908      ;
; 5.097 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; sampling_ctrl:uut_sampling|sft_r7[3]      ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 10.000       ; 0.042      ; 4.908      ;
; 5.097 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; sampling_ctrl:uut_sampling|sft_r7[35]     ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 10.000       ; 0.042      ; 4.908      ;
; 5.097 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; sampling_ctrl:uut_sampling|sft_r7[57]     ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 10.000       ; 0.042      ; 4.908      ;
; 5.097 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; sampling_ctrl:uut_sampling|sft_r7[25]     ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 10.000       ; 0.042      ; 4.908      ;
; 5.097 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; sampling_ctrl:uut_sampling|sft_r7[59]     ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 10.000       ; 0.042      ; 4.908      ;
; 5.097 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; sampling_ctrl:uut_sampling|sft_rf[41]     ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 10.000       ; 0.042      ; 4.908      ;
; 5.097 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; sampling_ctrl:uut_sampling|sft_rf[9]      ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 10.000       ; 0.042      ; 4.908      ;
; 5.097 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; sampling_ctrl:uut_sampling|sft_rf[1]      ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 10.000       ; 0.042      ; 4.908      ;
; 5.097 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; sampling_ctrl:uut_sampling|sft_rf[16]     ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 10.000       ; 0.042      ; 4.908      ;
; 5.097 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; sampling_ctrl:uut_sampling|sft_rf[56]     ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 10.000       ; 0.042      ; 4.908      ;
; 5.097 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; sampling_ctrl:uut_sampling|sft_rf[40]     ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 10.000       ; 0.042      ; 4.908      ;
; 5.097 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; sampling_ctrl:uut_sampling|sft_rf[8]      ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 10.000       ; 0.042      ; 4.908      ;
; 5.097 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; sampling_ctrl:uut_sampling|sft_rf[0]      ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 10.000       ; 0.042      ; 4.908      ;
; 5.097 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; sampling_ctrl:uut_sampling|sft_rf[39]     ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 10.000       ; 0.042      ; 4.908      ;
; 5.097 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; sampling_ctrl:uut_sampling|sft_rf[55]     ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 10.000       ; 0.042      ; 4.908      ;
; 5.097 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; sampling_ctrl:uut_sampling|sft_rf[47]     ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 10.000       ; 0.042      ; 4.908      ;
; 5.097 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; sampling_ctrl:uut_sampling|sft_rf[6]      ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 10.000       ; 0.042      ; 4.908      ;
; 5.097 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; sampling_ctrl:uut_sampling|sft_rf[22]     ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 10.000       ; 0.042      ; 4.908      ;
; 5.097 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; sampling_ctrl:uut_sampling|sft_rf[30]     ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 10.000       ; 0.042      ; 4.908      ;
; 5.097 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; sampling_ctrl:uut_sampling|sft_rf[14]     ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 10.000       ; 0.042      ; 4.908      ;
; 5.097 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; sampling_ctrl:uut_sampling|sft_rf[38]     ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 10.000       ; 0.042      ; 4.908      ;
; 5.097 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; sampling_ctrl:uut_sampling|sft_rf[54]     ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 10.000       ; 0.042      ; 4.908      ;
; 5.097 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; sampling_ctrl:uut_sampling|sft_rf[62]     ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 10.000       ; 0.042      ; 4.908      ;
; 5.097 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; sampling_ctrl:uut_sampling|sft_rf[46]     ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 10.000       ; 0.042      ; 4.908      ;
; 5.097 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; sampling_ctrl:uut_sampling|sft_rf[37]     ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 10.000       ; 0.042      ; 4.908      ;
; 5.097 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; sampling_ctrl:uut_sampling|sft_rf[29]     ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 10.000       ; 0.042      ; 4.908      ;
; 5.097 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; sampling_ctrl:uut_sampling|sft_r6[40]     ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 10.000       ; 0.042      ; 4.908      ;
; 5.097 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; sampling_ctrl:uut_sampling|sft_r6[56]     ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 10.000       ; 0.042      ; 4.908      ;
; 5.097 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; sampling_ctrl:uut_sampling|sft_r6[41]     ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 10.000       ; 0.042      ; 4.908      ;
; 5.097 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; sampling_ctrl:uut_sampling|sft_r6[16]     ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 10.000       ; 0.042      ; 4.908      ;
; 5.097 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; sampling_ctrl:uut_sampling|sft_r6[0]      ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 10.000       ; 0.042      ; 4.908      ;
; 5.097 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; sampling_ctrl:uut_sampling|sft_r6[17]     ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 10.000       ; 0.042      ; 4.908      ;
+-------+----------------------------------+-------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery: 'sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0'                                                                                                                                                                                            ;
+--------+----------------------------------+-------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                             ; Launch Clock                                                              ; Latch Clock                                                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+-------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+
; 35.100 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; vga_ctrl:uut_vga_ctrl|y_cnt[1]      ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 40.000       ; 0.003      ; 4.866      ;
; 35.100 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; vga_ctrl:uut_vga_ctrl|y_cnt[6]      ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 40.000       ; 0.003      ; 4.866      ;
; 35.100 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; vga_ctrl:uut_vga_ctrl|y_cnt[7]      ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 40.000       ; 0.003      ; 4.866      ;
; 35.100 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; vga_ctrl:uut_vga_ctrl|y_cnt[8]      ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 40.000       ; 0.003      ; 4.866      ;
; 35.100 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; vga_ctrl:uut_vga_ctrl|y_cnt[0]      ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 40.000       ; 0.003      ; 4.866      ;
; 35.100 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; vga_ctrl:uut_vga_ctrl|y_cnt[4]      ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 40.000       ; 0.003      ; 4.866      ;
; 35.100 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; vga_ctrl:uut_vga_ctrl|y_cnt[2]      ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 40.000       ; 0.003      ; 4.866      ;
; 35.100 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; vga_ctrl:uut_vga_ctrl|y_cnt[3]      ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 40.000       ; 0.003      ; 4.866      ;
; 35.100 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; vga_ctrl:uut_vga_ctrl|y_cnt[9]      ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 40.000       ; 0.003      ; 4.866      ;
; 35.100 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; vga_ctrl:uut_vga_ctrl|y_cnt[5]      ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 40.000       ; 0.003      ; 4.866      ;
; 35.100 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; vga_ctrl:uut_vga_ctrl|char_addr[0]  ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 40.000       ; 0.003      ; 4.866      ;
; 35.100 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; vga_ctrl:uut_vga_ctrl|char_addr[1]  ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 40.000       ; 0.003      ; 4.866      ;
; 35.100 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; vga_ctrl:uut_vga_ctrl|char_addr[2]  ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 40.000       ; 0.003      ; 4.866      ;
; 35.100 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; vga_ctrl:uut_vga_ctrl|char_addr[3]  ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 40.000       ; 0.003      ; 4.866      ;
; 35.100 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; vga_ctrl:uut_vga_ctrl|char_addr[4]  ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 40.000       ; 0.003      ; 4.866      ;
; 35.100 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; vga_ctrl:uut_vga_ctrl|char_addr[5]  ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 40.000       ; 0.003      ; 4.866      ;
; 35.100 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; vga_ctrl:uut_vga_ctrl|char_addr[6]  ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 40.000       ; 0.003      ; 4.866      ;
; 35.100 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; vga_ctrl:uut_vga_ctrl|char_addr[7]  ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 40.000       ; 0.003      ; 4.866      ;
; 35.100 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; vga_ctrl:uut_vga_ctrl|char_addr[8]  ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 40.000       ; 0.003      ; 4.866      ;
; 35.100 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; vga_ctrl:uut_vga_ctrl|hsync_r       ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 40.000       ; 0.003      ; 4.866      ;
; 35.100 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; vga_ctrl:uut_vga_ctrl|vsync_r       ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 40.000       ; 0.003      ; 4.866      ;
; 35.100 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; vga_ctrl:uut_vga_ctrl|valid_r       ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 40.000       ; 0.003      ; 4.866      ;
; 35.100 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; vga_ctrl:uut_vga_ctrl|x_cnt[2]      ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 40.000       ; 0.003      ; 4.866      ;
; 35.100 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; vga_ctrl:uut_vga_ctrl|x_cnt[1]      ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 40.000       ; 0.003      ; 4.866      ;
; 35.100 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; vga_ctrl:uut_vga_ctrl|x_cnt[4]      ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 40.000       ; 0.003      ; 4.866      ;
; 35.100 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; vga_ctrl:uut_vga_ctrl|ch_bit[3]     ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 40.000       ; 0.003      ; 4.866      ;
; 35.100 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; vga_ctrl:uut_vga_ctrl|ch_bit[2]     ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 40.000       ; 0.003      ; 4.866      ;
; 35.100 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; vga_ctrl:uut_vga_ctrl|ch_bit[0]     ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 40.000       ; 0.003      ; 4.866      ;
; 35.100 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; vga_ctrl:uut_vga_ctrl|ch_bit[1]     ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 40.000       ; 0.003      ; 4.866      ;
; 35.100 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; vga_ctrl:uut_vga_ctrl|valid_yr      ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 40.000       ; 0.003      ; 4.866      ;
; 35.101 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; vga_ctrl:uut_vga_ctrl|x_cnt[8]      ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 40.000       ; 0.042      ; 4.904      ;
; 35.101 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; vga_ctrl:uut_vga_ctrl|x_cnt[9]      ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 40.000       ; 0.042      ; 4.904      ;
; 35.101 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; vga_ctrl:uut_vga_ctrl|x_cnt[7]      ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 40.000       ; 0.042      ; 4.904      ;
; 35.101 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; vga_ctrl:uut_vga_ctrl|x_cnt[5]      ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 40.000       ; 0.042      ; 4.904      ;
; 35.101 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; vga_ctrl:uut_vga_ctrl|x_cnt[0]      ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 40.000       ; 0.042      ; 4.904      ;
; 35.101 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; vga_ctrl:uut_vga_ctrl|x_cnt[6]      ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 40.000       ; 0.042      ; 4.904      ;
; 35.102 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; vga_ctrl:uut_vga_ctrl|topic_addr[0] ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 40.000       ; -0.010     ; 4.851      ;
; 35.102 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; vga_ctrl:uut_vga_ctrl|topic_addr[1] ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 40.000       ; -0.010     ; 4.851      ;
; 35.102 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; vga_ctrl:uut_vga_ctrl|topic_addr[2] ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 40.000       ; -0.010     ; 4.851      ;
; 35.102 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; vga_ctrl:uut_vga_ctrl|topic_addr[3] ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 40.000       ; -0.010     ; 4.851      ;
; 35.102 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; vga_ctrl:uut_vga_ctrl|topic_addr[4] ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 40.000       ; -0.010     ; 4.851      ;
; 35.102 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; vga_ctrl:uut_vga_ctrl|topic_addr[5] ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 40.000       ; -0.010     ; 4.851      ;
; 35.102 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; vga_ctrl:uut_vga_ctrl|topic_addr[6] ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 40.000       ; -0.010     ; 4.851      ;
; 35.102 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; vga_ctrl:uut_vga_ctrl|topic_addr[7] ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 40.000       ; -0.010     ; 4.851      ;
; 35.102 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; vga_ctrl:uut_vga_ctrl|x_cnt[3]      ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 40.000       ; 0.028      ; 4.889      ;
+--------+----------------------------------+-------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal: 'sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0'                                                                                                                                                                                            ;
+-------+----------------------------------+-------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                             ; Launch Clock                                                              ; Latch Clock                                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+-------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+
; 4.846 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; vga_ctrl:uut_vga_ctrl|topic_addr[0] ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 0.000        ; -0.010     ; 4.851      ;
; 4.846 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; vga_ctrl:uut_vga_ctrl|topic_addr[1] ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 0.000        ; -0.010     ; 4.851      ;
; 4.846 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; vga_ctrl:uut_vga_ctrl|topic_addr[2] ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 0.000        ; -0.010     ; 4.851      ;
; 4.846 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; vga_ctrl:uut_vga_ctrl|topic_addr[3] ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 0.000        ; -0.010     ; 4.851      ;
; 4.846 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; vga_ctrl:uut_vga_ctrl|topic_addr[4] ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 0.000        ; -0.010     ; 4.851      ;
; 4.846 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; vga_ctrl:uut_vga_ctrl|topic_addr[5] ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 0.000        ; -0.010     ; 4.851      ;
; 4.846 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; vga_ctrl:uut_vga_ctrl|topic_addr[6] ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 0.000        ; -0.010     ; 4.851      ;
; 4.846 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; vga_ctrl:uut_vga_ctrl|topic_addr[7] ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 0.000        ; -0.010     ; 4.851      ;
; 4.846 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; vga_ctrl:uut_vga_ctrl|x_cnt[3]      ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 0.000        ; 0.028      ; 4.889      ;
; 4.847 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; vga_ctrl:uut_vga_ctrl|x_cnt[8]      ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 0.000        ; 0.042      ; 4.904      ;
; 4.847 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; vga_ctrl:uut_vga_ctrl|x_cnt[9]      ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 0.000        ; 0.042      ; 4.904      ;
; 4.847 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; vga_ctrl:uut_vga_ctrl|x_cnt[7]      ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 0.000        ; 0.042      ; 4.904      ;
; 4.847 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; vga_ctrl:uut_vga_ctrl|x_cnt[5]      ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 0.000        ; 0.042      ; 4.904      ;
; 4.847 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; vga_ctrl:uut_vga_ctrl|x_cnt[0]      ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 0.000        ; 0.042      ; 4.904      ;
; 4.847 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; vga_ctrl:uut_vga_ctrl|x_cnt[6]      ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 0.000        ; 0.042      ; 4.904      ;
; 4.848 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; vga_ctrl:uut_vga_ctrl|y_cnt[1]      ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 0.000        ; 0.003      ; 4.866      ;
; 4.848 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; vga_ctrl:uut_vga_ctrl|y_cnt[6]      ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 0.000        ; 0.003      ; 4.866      ;
; 4.848 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; vga_ctrl:uut_vga_ctrl|y_cnt[7]      ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 0.000        ; 0.003      ; 4.866      ;
; 4.848 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; vga_ctrl:uut_vga_ctrl|y_cnt[8]      ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 0.000        ; 0.003      ; 4.866      ;
; 4.848 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; vga_ctrl:uut_vga_ctrl|y_cnt[0]      ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 0.000        ; 0.003      ; 4.866      ;
; 4.848 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; vga_ctrl:uut_vga_ctrl|y_cnt[4]      ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 0.000        ; 0.003      ; 4.866      ;
; 4.848 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; vga_ctrl:uut_vga_ctrl|y_cnt[2]      ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 0.000        ; 0.003      ; 4.866      ;
; 4.848 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; vga_ctrl:uut_vga_ctrl|y_cnt[3]      ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 0.000        ; 0.003      ; 4.866      ;
; 4.848 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; vga_ctrl:uut_vga_ctrl|y_cnt[9]      ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 0.000        ; 0.003      ; 4.866      ;
; 4.848 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; vga_ctrl:uut_vga_ctrl|y_cnt[5]      ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 0.000        ; 0.003      ; 4.866      ;
; 4.848 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; vga_ctrl:uut_vga_ctrl|char_addr[0]  ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 0.000        ; 0.003      ; 4.866      ;
; 4.848 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; vga_ctrl:uut_vga_ctrl|char_addr[1]  ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 0.000        ; 0.003      ; 4.866      ;
; 4.848 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; vga_ctrl:uut_vga_ctrl|char_addr[2]  ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 0.000        ; 0.003      ; 4.866      ;
; 4.848 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; vga_ctrl:uut_vga_ctrl|char_addr[3]  ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 0.000        ; 0.003      ; 4.866      ;
; 4.848 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; vga_ctrl:uut_vga_ctrl|char_addr[4]  ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 0.000        ; 0.003      ; 4.866      ;
; 4.848 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; vga_ctrl:uut_vga_ctrl|char_addr[5]  ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 0.000        ; 0.003      ; 4.866      ;
; 4.848 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; vga_ctrl:uut_vga_ctrl|char_addr[6]  ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 0.000        ; 0.003      ; 4.866      ;
; 4.848 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; vga_ctrl:uut_vga_ctrl|char_addr[7]  ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 0.000        ; 0.003      ; 4.866      ;
; 4.848 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; vga_ctrl:uut_vga_ctrl|char_addr[8]  ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 0.000        ; 0.003      ; 4.866      ;
; 4.848 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; vga_ctrl:uut_vga_ctrl|hsync_r       ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 0.000        ; 0.003      ; 4.866      ;
; 4.848 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; vga_ctrl:uut_vga_ctrl|vsync_r       ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 0.000        ; 0.003      ; 4.866      ;
; 4.848 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; vga_ctrl:uut_vga_ctrl|valid_r       ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 0.000        ; 0.003      ; 4.866      ;
; 4.848 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; vga_ctrl:uut_vga_ctrl|x_cnt[2]      ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 0.000        ; 0.003      ; 4.866      ;
; 4.848 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; vga_ctrl:uut_vga_ctrl|x_cnt[1]      ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 0.000        ; 0.003      ; 4.866      ;
; 4.848 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; vga_ctrl:uut_vga_ctrl|x_cnt[4]      ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 0.000        ; 0.003      ; 4.866      ;
; 4.848 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; vga_ctrl:uut_vga_ctrl|ch_bit[3]     ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 0.000        ; 0.003      ; 4.866      ;
; 4.848 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; vga_ctrl:uut_vga_ctrl|ch_bit[2]     ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 0.000        ; 0.003      ; 4.866      ;
; 4.848 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; vga_ctrl:uut_vga_ctrl|ch_bit[0]     ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 0.000        ; 0.003      ; 4.866      ;
; 4.848 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; vga_ctrl:uut_vga_ctrl|ch_bit[1]     ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 0.000        ; 0.003      ; 4.866      ;
; 4.848 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; vga_ctrl:uut_vga_ctrl|valid_yr      ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 0.000        ; 0.003      ; 4.866      ;
+-------+----------------------------------+-------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal: 'sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1'                                                                                                                                                                                                    ;
+-------+----------------------------------+---------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                                     ; Launch Clock                                                              ; Latch Clock                                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+---------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+
; 4.846 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; sampling_ctrl:uut_sampling|sampling_rate[3] ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 0.000        ; 0.000      ; 4.861      ;
; 4.846 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; sampling_ctrl:uut_sampling|key_valuer1[1]   ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 0.000        ; 0.000      ; 4.861      ;
; 4.846 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; sampling_ctrl:uut_sampling|key_valuer2[1]   ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 0.000        ; 0.000      ; 4.861      ;
; 4.846 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; sampling_ctrl:uut_sampling|delay[20]        ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 0.000        ; 0.000      ; 4.861      ;
; 4.846 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; sampling_ctrl:uut_sampling|sampling_rate[2] ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 0.000        ; 0.000      ; 4.861      ;
; 4.846 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; sampling_ctrl:uut_sampling|sampling_rate[1] ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 0.000        ; 0.000      ; 4.861      ;
; 4.846 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; sampling_ctrl:uut_sampling|delay[1]         ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 0.000        ; 0.000      ; 4.861      ;
; 4.846 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; sampling_ctrl:uut_sampling|delay[2]         ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 0.000        ; 0.000      ; 4.861      ;
; 4.846 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; sampling_ctrl:uut_sampling|delay[3]         ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 0.000        ; 0.000      ; 4.861      ;
; 4.846 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; sampling_ctrl:uut_sampling|delay[4]         ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 0.000        ; 0.000      ; 4.861      ;
; 4.846 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; sampling_ctrl:uut_sampling|delay[5]         ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 0.000        ; 0.000      ; 4.861      ;
; 4.846 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; sampling_ctrl:uut_sampling|delay[6]         ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 0.000        ; 0.000      ; 4.861      ;
; 4.846 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; sampling_ctrl:uut_sampling|delay[7]         ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 0.000        ; 0.000      ; 4.861      ;
; 4.846 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; sampling_ctrl:uut_sampling|delay[8]         ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 0.000        ; 0.000      ; 4.861      ;
; 4.846 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; sampling_ctrl:uut_sampling|delay[9]         ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 0.000        ; 0.000      ; 4.861      ;
; 4.846 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; sampling_ctrl:uut_sampling|delay[10]        ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 0.000        ; 0.000      ; 4.861      ;
; 4.846 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; sampling_ctrl:uut_sampling|delay[11]        ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 0.000        ; 0.000      ; 4.861      ;
; 4.846 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; sampling_ctrl:uut_sampling|delay[12]        ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 0.000        ; 0.000      ; 4.861      ;
; 4.846 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; sampling_ctrl:uut_sampling|delay[13]        ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 0.000        ; 0.000      ; 4.861      ;
; 4.846 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; sampling_ctrl:uut_sampling|delay[14]        ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 0.000        ; 0.000      ; 4.861      ;
; 4.846 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; sampling_ctrl:uut_sampling|delay[15]        ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 0.000        ; 0.000      ; 4.861      ;
; 4.846 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; sampling_ctrl:uut_sampling|delay[16]        ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 0.000        ; 0.000      ; 4.861      ;
; 4.846 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; sampling_ctrl:uut_sampling|delay[17]        ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 0.000        ; 0.000      ; 4.861      ;
; 4.846 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; sampling_ctrl:uut_sampling|delay[18]        ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 0.000        ; 0.000      ; 4.861      ;
; 4.846 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; sampling_ctrl:uut_sampling|delay[19]        ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 0.000        ; 0.000      ; 4.861      ;
; 4.846 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; sampling_ctrl:uut_sampling|sft_r9[40]       ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 0.000        ; -0.010     ; 4.851      ;
; 4.846 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; sampling_ctrl:uut_sampling|sft_r9[56]       ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 0.000        ; -0.010     ; 4.851      ;
; 4.846 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; sampling_ctrl:uut_sampling|sft_r9[57]       ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 0.000        ; -0.010     ; 4.851      ;
; 4.846 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; sampling_ctrl:uut_sampling|sft_r9[41]       ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 0.000        ; -0.010     ; 4.851      ;
; 4.846 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; sampling_ctrl:uut_sampling|sft_r9[16]       ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 0.000        ; -0.010     ; 4.851      ;
; 4.846 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; sampling_ctrl:uut_sampling|sft_r9[0]        ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 0.000        ; -0.010     ; 4.851      ;
; 4.846 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; sampling_ctrl:uut_sampling|sft_r9[17]       ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 0.000        ; -0.010     ; 4.851      ;
; 4.846 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; sampling_ctrl:uut_sampling|sft_r9[1]        ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 0.000        ; -0.010     ; 4.851      ;
; 4.846 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; sampling_ctrl:uut_sampling|sft_r9[32]       ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 0.000        ; -0.010     ; 4.851      ;
; 4.846 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; sampling_ctrl:uut_sampling|sft_r9[48]       ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 0.000        ; -0.010     ; 4.851      ;
; 4.846 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; sampling_ctrl:uut_sampling|sft_r9[49]       ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 0.000        ; -0.010     ; 4.851      ;
; 4.846 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; sampling_ctrl:uut_sampling|sft_r9[33]       ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 0.000        ; -0.010     ; 4.851      ;
; 4.846 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; sampling_ctrl:uut_sampling|sft_r9[8]        ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 0.000        ; -0.010     ; 4.851      ;
; 4.846 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; sampling_ctrl:uut_sampling|sft_r9[24]       ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 0.000        ; -0.010     ; 4.851      ;
; 4.846 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; sampling_ctrl:uut_sampling|sft_r9[25]       ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 0.000        ; -0.010     ; 4.851      ;
; 4.846 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; sampling_ctrl:uut_sampling|sft_r9[9]        ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 0.000        ; -0.010     ; 4.851      ;
; 4.846 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; sampling_ctrl:uut_sampling|sft_r9[54]       ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 0.000        ; -0.010     ; 4.851      ;
; 4.846 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; sampling_ctrl:uut_sampling|sft_r9[22]       ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 0.000        ; -0.010     ; 4.851      ;
; 4.846 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; sampling_ctrl:uut_sampling|sft_r9[23]       ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 0.000        ; -0.010     ; 4.851      ;
; 4.846 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; sampling_ctrl:uut_sampling|sft_r9[55]       ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 0.000        ; -0.010     ; 4.851      ;
; 4.846 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; sampling_ctrl:uut_sampling|sft_r9[46]       ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 0.000        ; -0.010     ; 4.851      ;
; 4.846 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; sampling_ctrl:uut_sampling|sft_r9[14]       ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 0.000        ; -0.010     ; 4.851      ;
; 4.846 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; sampling_ctrl:uut_sampling|sft_r9[15]       ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 0.000        ; -0.010     ; 4.851      ;
; 4.846 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; sampling_ctrl:uut_sampling|sft_r9[47]       ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 0.000        ; -0.010     ; 4.851      ;
; 4.846 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; sampling_ctrl:uut_sampling|sft_r9[38]       ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 0.000        ; -0.010     ; 4.851      ;
; 4.846 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; sampling_ctrl:uut_sampling|sft_r9[6]        ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 0.000        ; -0.010     ; 4.851      ;
; 4.846 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; sampling_ctrl:uut_sampling|sft_r9[7]        ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 0.000        ; -0.010     ; 4.851      ;
; 4.846 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; sampling_ctrl:uut_sampling|sft_r9[39]       ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 0.000        ; -0.010     ; 4.851      ;
; 4.846 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; sampling_ctrl:uut_sampling|sft_r9[62]       ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 0.000        ; -0.010     ; 4.851      ;
; 4.846 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; sampling_ctrl:uut_sampling|sft_r9[30]       ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 0.000        ; -0.010     ; 4.851      ;
; 4.846 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; sampling_ctrl:uut_sampling|sft_r9[31]       ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 0.000        ; -0.010     ; 4.851      ;
; 4.846 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; sampling_ctrl:uut_sampling|sft_r9[52]       ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 0.000        ; -0.010     ; 4.851      ;
; 4.846 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; sampling_ctrl:uut_sampling|sft_r9[60]       ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 0.000        ; -0.010     ; 4.851      ;
; 4.846 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; sampling_ctrl:uut_sampling|sft_r9[61]       ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 0.000        ; -0.010     ; 4.851      ;
; 4.846 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; sampling_ctrl:uut_sampling|sft_r9[53]       ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 0.000        ; -0.010     ; 4.851      ;
; 4.846 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; sampling_ctrl:uut_sampling|sft_r9[4]        ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 0.000        ; -0.010     ; 4.851      ;
; 4.846 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; sampling_ctrl:uut_sampling|sft_r9[12]       ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 0.000        ; -0.010     ; 4.851      ;
; 4.846 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; sampling_ctrl:uut_sampling|sft_r9[13]       ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 0.000        ; -0.010     ; 4.851      ;
; 4.846 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; sampling_ctrl:uut_sampling|sft_r9[5]        ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 0.000        ; -0.010     ; 4.851      ;
; 4.846 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; sampling_ctrl:uut_sampling|sft_r9[36]       ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 0.000        ; -0.010     ; 4.851      ;
; 4.846 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; sampling_ctrl:uut_sampling|sft_r9[44]       ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 0.000        ; -0.010     ; 4.851      ;
; 4.846 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; sampling_ctrl:uut_sampling|sft_r9[45]       ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 0.000        ; -0.010     ; 4.851      ;
; 4.846 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; sampling_ctrl:uut_sampling|sft_r9[37]       ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 0.000        ; -0.010     ; 4.851      ;
; 4.846 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; sampling_ctrl:uut_sampling|sft_r9[20]       ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 0.000        ; -0.010     ; 4.851      ;
; 4.846 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; sampling_ctrl:uut_sampling|sft_r9[28]       ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 0.000        ; -0.010     ; 4.851      ;
; 4.846 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; sampling_ctrl:uut_sampling|sft_r9[29]       ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 0.000        ; -0.010     ; 4.851      ;
; 4.846 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; sampling_ctrl:uut_sampling|sft_r9[21]       ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 0.000        ; -0.010     ; 4.851      ;
; 4.846 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; sampling_ctrl:uut_sampling|sft_r9[2]        ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 0.000        ; -0.010     ; 4.851      ;
; 4.846 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; sampling_ctrl:uut_sampling|sft_r9[10]       ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 0.000        ; -0.010     ; 4.851      ;
; 4.846 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; sampling_ctrl:uut_sampling|sft_r9[11]       ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 0.000        ; -0.010     ; 4.851      ;
; 4.846 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; sampling_ctrl:uut_sampling|sft_r9[3]        ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 0.000        ; -0.010     ; 4.851      ;
; 4.846 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; sampling_ctrl:uut_sampling|sft_r9[50]       ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 0.000        ; -0.010     ; 4.851      ;
; 4.846 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; sampling_ctrl:uut_sampling|sft_r9[58]       ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 0.000        ; -0.010     ; 4.851      ;
; 4.846 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; sampling_ctrl:uut_sampling|sft_r9[59]       ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 0.000        ; -0.010     ; 4.851      ;
; 4.846 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; sampling_ctrl:uut_sampling|sft_r9[51]       ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 0.000        ; -0.010     ; 4.851      ;
; 4.846 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; sampling_ctrl:uut_sampling|sft_r9[34]       ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 0.000        ; -0.010     ; 4.851      ;
; 4.846 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; sampling_ctrl:uut_sampling|sft_r9[42]       ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 0.000        ; -0.010     ; 4.851      ;
; 4.846 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; sampling_ctrl:uut_sampling|sft_r9[43]       ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 0.000        ; -0.010     ; 4.851      ;
; 4.846 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; sampling_ctrl:uut_sampling|sft_r9[35]       ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 0.000        ; -0.010     ; 4.851      ;
; 4.846 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; sampling_ctrl:uut_sampling|sft_r9[18]       ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 0.000        ; -0.010     ; 4.851      ;
; 4.846 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; sampling_ctrl:uut_sampling|sft_r9[26]       ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 0.000        ; -0.010     ; 4.851      ;
; 4.846 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; sampling_ctrl:uut_sampling|sft_r9[27]       ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 0.000        ; -0.010     ; 4.851      ;
; 4.846 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; sampling_ctrl:uut_sampling|sft_r9[19]       ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 0.000        ; -0.010     ; 4.851      ;
; 4.846 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; sampling_ctrl:uut_sampling|sft_r0[33]       ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 0.000        ; 0.028      ; 4.889      ;
; 4.846 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; sampling_ctrl:uut_sampling|sft_r0[1]        ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 0.000        ; 0.028      ; 4.889      ;
; 4.846 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; sampling_ctrl:uut_sampling|sft_r0[17]       ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 0.000        ; 0.028      ; 4.889      ;
; 4.846 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; sampling_ctrl:uut_sampling|sft_r0[49]       ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 0.000        ; 0.028      ; 4.889      ;
; 4.846 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; sampling_ctrl:uut_sampling|sft_r0[40]       ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 0.000        ; 0.028      ; 4.889      ;
; 4.846 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; sampling_ctrl:uut_sampling|sft_r0[8]        ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 0.000        ; 0.028      ; 4.889      ;
; 4.846 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; sampling_ctrl:uut_sampling|sft_r0[24]       ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 0.000        ; 0.028      ; 4.889      ;
; 4.846 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; sampling_ctrl:uut_sampling|sft_r0[56]       ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 0.000        ; 0.028      ; 4.889      ;
; 4.846 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; sampling_ctrl:uut_sampling|sft_r0[32]       ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 0.000        ; 0.028      ; 4.889      ;
; 4.846 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; sampling_ctrl:uut_sampling|sft_r0[0]        ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 0.000        ; 0.028      ; 4.889      ;
; 4.846 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; sampling_ctrl:uut_sampling|sft_r0[16]       ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 0.000        ; 0.028      ; 4.889      ;
; 4.846 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; sampling_ctrl:uut_sampling|sft_r0[48]       ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 0.000        ; 0.028      ; 4.889      ;
+-------+----------------------------------+---------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Pulse Width: 'sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1'                                                                                                ;
+-------+--------------+----------------+------------------+---------------------------------------------------------------------------+------------+---------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                     ; Clock Edge ; Target                                      ;
+-------+--------------+----------------+------------------+---------------------------------------------------------------------------+------------+---------------------------------------------+
; 3.182 ; 5.000        ; 1.818          ; High Pulse Width ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; Rise       ; sampling_ctrl:uut_sampling|cnt[0]           ;
; 3.182 ; 5.000        ; 1.818          ; Low Pulse Width  ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; Rise       ; sampling_ctrl:uut_sampling|cnt[0]           ;
; 3.182 ; 5.000        ; 1.818          ; High Pulse Width ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; Rise       ; sampling_ctrl:uut_sampling|cnt[1]           ;
; 3.182 ; 5.000        ; 1.818          ; Low Pulse Width  ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; Rise       ; sampling_ctrl:uut_sampling|cnt[1]           ;
; 3.182 ; 5.000        ; 1.818          ; High Pulse Width ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; Rise       ; sampling_ctrl:uut_sampling|cnt[2]           ;
; 3.182 ; 5.000        ; 1.818          ; Low Pulse Width  ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; Rise       ; sampling_ctrl:uut_sampling|cnt[2]           ;
; 3.182 ; 5.000        ; 1.818          ; High Pulse Width ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; Rise       ; sampling_ctrl:uut_sampling|cnt[3]           ;
; 3.182 ; 5.000        ; 1.818          ; Low Pulse Width  ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; Rise       ; sampling_ctrl:uut_sampling|cnt[3]           ;
; 3.182 ; 5.000        ; 1.818          ; High Pulse Width ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; Rise       ; sampling_ctrl:uut_sampling|cnt[4]           ;
; 3.182 ; 5.000        ; 1.818          ; Low Pulse Width  ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; Rise       ; sampling_ctrl:uut_sampling|cnt[4]           ;
; 3.182 ; 5.000        ; 1.818          ; High Pulse Width ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; Rise       ; sampling_ctrl:uut_sampling|cnt[5]           ;
; 3.182 ; 5.000        ; 1.818          ; Low Pulse Width  ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; Rise       ; sampling_ctrl:uut_sampling|cnt[5]           ;
; 3.182 ; 5.000        ; 1.818          ; High Pulse Width ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; Rise       ; sampling_ctrl:uut_sampling|delay[0]         ;
; 3.182 ; 5.000        ; 1.818          ; Low Pulse Width  ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; Rise       ; sampling_ctrl:uut_sampling|delay[0]         ;
; 3.182 ; 5.000        ; 1.818          ; High Pulse Width ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; Rise       ; sampling_ctrl:uut_sampling|delay[10]        ;
; 3.182 ; 5.000        ; 1.818          ; Low Pulse Width  ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; Rise       ; sampling_ctrl:uut_sampling|delay[10]        ;
; 3.182 ; 5.000        ; 1.818          ; High Pulse Width ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; Rise       ; sampling_ctrl:uut_sampling|delay[11]        ;
; 3.182 ; 5.000        ; 1.818          ; Low Pulse Width  ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; Rise       ; sampling_ctrl:uut_sampling|delay[11]        ;
; 3.182 ; 5.000        ; 1.818          ; High Pulse Width ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; Rise       ; sampling_ctrl:uut_sampling|delay[12]        ;
; 3.182 ; 5.000        ; 1.818          ; Low Pulse Width  ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; Rise       ; sampling_ctrl:uut_sampling|delay[12]        ;
; 3.182 ; 5.000        ; 1.818          ; High Pulse Width ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; Rise       ; sampling_ctrl:uut_sampling|delay[13]        ;
; 3.182 ; 5.000        ; 1.818          ; Low Pulse Width  ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; Rise       ; sampling_ctrl:uut_sampling|delay[13]        ;
; 3.182 ; 5.000        ; 1.818          ; High Pulse Width ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; Rise       ; sampling_ctrl:uut_sampling|delay[14]        ;
; 3.182 ; 5.000        ; 1.818          ; Low Pulse Width  ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; Rise       ; sampling_ctrl:uut_sampling|delay[14]        ;
; 3.182 ; 5.000        ; 1.818          ; High Pulse Width ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; Rise       ; sampling_ctrl:uut_sampling|delay[15]        ;
; 3.182 ; 5.000        ; 1.818          ; Low Pulse Width  ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; Rise       ; sampling_ctrl:uut_sampling|delay[15]        ;
; 3.182 ; 5.000        ; 1.818          ; High Pulse Width ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; Rise       ; sampling_ctrl:uut_sampling|delay[16]        ;
; 3.182 ; 5.000        ; 1.818          ; Low Pulse Width  ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; Rise       ; sampling_ctrl:uut_sampling|delay[16]        ;
; 3.182 ; 5.000        ; 1.818          ; High Pulse Width ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; Rise       ; sampling_ctrl:uut_sampling|delay[17]        ;
; 3.182 ; 5.000        ; 1.818          ; Low Pulse Width  ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; Rise       ; sampling_ctrl:uut_sampling|delay[17]        ;
; 3.182 ; 5.000        ; 1.818          ; High Pulse Width ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; Rise       ; sampling_ctrl:uut_sampling|delay[18]        ;
; 3.182 ; 5.000        ; 1.818          ; Low Pulse Width  ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; Rise       ; sampling_ctrl:uut_sampling|delay[18]        ;
; 3.182 ; 5.000        ; 1.818          ; High Pulse Width ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; Rise       ; sampling_ctrl:uut_sampling|delay[19]        ;
; 3.182 ; 5.000        ; 1.818          ; Low Pulse Width  ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; Rise       ; sampling_ctrl:uut_sampling|delay[19]        ;
; 3.182 ; 5.000        ; 1.818          ; High Pulse Width ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; Rise       ; sampling_ctrl:uut_sampling|delay[1]         ;
; 3.182 ; 5.000        ; 1.818          ; Low Pulse Width  ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; Rise       ; sampling_ctrl:uut_sampling|delay[1]         ;
; 3.182 ; 5.000        ; 1.818          ; High Pulse Width ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; Rise       ; sampling_ctrl:uut_sampling|delay[20]        ;
; 3.182 ; 5.000        ; 1.818          ; Low Pulse Width  ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; Rise       ; sampling_ctrl:uut_sampling|delay[20]        ;
; 3.182 ; 5.000        ; 1.818          ; High Pulse Width ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; Rise       ; sampling_ctrl:uut_sampling|delay[2]         ;
; 3.182 ; 5.000        ; 1.818          ; Low Pulse Width  ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; Rise       ; sampling_ctrl:uut_sampling|delay[2]         ;
; 3.182 ; 5.000        ; 1.818          ; High Pulse Width ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; Rise       ; sampling_ctrl:uut_sampling|delay[3]         ;
; 3.182 ; 5.000        ; 1.818          ; Low Pulse Width  ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; Rise       ; sampling_ctrl:uut_sampling|delay[3]         ;
; 3.182 ; 5.000        ; 1.818          ; High Pulse Width ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; Rise       ; sampling_ctrl:uut_sampling|delay[4]         ;
; 3.182 ; 5.000        ; 1.818          ; Low Pulse Width  ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; Rise       ; sampling_ctrl:uut_sampling|delay[4]         ;
; 3.182 ; 5.000        ; 1.818          ; High Pulse Width ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; Rise       ; sampling_ctrl:uut_sampling|delay[5]         ;
; 3.182 ; 5.000        ; 1.818          ; Low Pulse Width  ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; Rise       ; sampling_ctrl:uut_sampling|delay[5]         ;
; 3.182 ; 5.000        ; 1.818          ; High Pulse Width ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; Rise       ; sampling_ctrl:uut_sampling|delay[6]         ;
; 3.182 ; 5.000        ; 1.818          ; Low Pulse Width  ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; Rise       ; sampling_ctrl:uut_sampling|delay[6]         ;
; 3.182 ; 5.000        ; 1.818          ; High Pulse Width ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; Rise       ; sampling_ctrl:uut_sampling|delay[7]         ;
; 3.182 ; 5.000        ; 1.818          ; Low Pulse Width  ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; Rise       ; sampling_ctrl:uut_sampling|delay[7]         ;
; 3.182 ; 5.000        ; 1.818          ; High Pulse Width ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; Rise       ; sampling_ctrl:uut_sampling|delay[8]         ;
; 3.182 ; 5.000        ; 1.818          ; Low Pulse Width  ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; Rise       ; sampling_ctrl:uut_sampling|delay[8]         ;
; 3.182 ; 5.000        ; 1.818          ; High Pulse Width ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; Rise       ; sampling_ctrl:uut_sampling|delay[9]         ;
; 3.182 ; 5.000        ; 1.818          ; Low Pulse Width  ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; Rise       ; sampling_ctrl:uut_sampling|delay[9]         ;
; 3.182 ; 5.000        ; 1.818          ; High Pulse Width ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; Rise       ; sampling_ctrl:uut_sampling|key_valuer1[0]   ;
; 3.182 ; 5.000        ; 1.818          ; Low Pulse Width  ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; Rise       ; sampling_ctrl:uut_sampling|key_valuer1[0]   ;
; 3.182 ; 5.000        ; 1.818          ; High Pulse Width ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; Rise       ; sampling_ctrl:uut_sampling|key_valuer1[1]   ;
; 3.182 ; 5.000        ; 1.818          ; Low Pulse Width  ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; Rise       ; sampling_ctrl:uut_sampling|key_valuer1[1]   ;
; 3.182 ; 5.000        ; 1.818          ; High Pulse Width ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; Rise       ; sampling_ctrl:uut_sampling|key_valuer2[0]   ;
; 3.182 ; 5.000        ; 1.818          ; Low Pulse Width  ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; Rise       ; sampling_ctrl:uut_sampling|key_valuer2[0]   ;
; 3.182 ; 5.000        ; 1.818          ; High Pulse Width ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; Rise       ; sampling_ctrl:uut_sampling|key_valuer2[1]   ;
; 3.182 ; 5.000        ; 1.818          ; Low Pulse Width  ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; Rise       ; sampling_ctrl:uut_sampling|key_valuer2[1]   ;
; 3.182 ; 5.000        ; 1.818          ; High Pulse Width ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; Rise       ; sampling_ctrl:uut_sampling|sampling_end     ;
; 3.182 ; 5.000        ; 1.818          ; Low Pulse Width  ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; Rise       ; sampling_ctrl:uut_sampling|sampling_end     ;
; 3.182 ; 5.000        ; 1.818          ; High Pulse Width ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; Rise       ; sampling_ctrl:uut_sampling|sampling_rate[0] ;
; 3.182 ; 5.000        ; 1.818          ; Low Pulse Width  ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; Rise       ; sampling_ctrl:uut_sampling|sampling_rate[0] ;
; 3.182 ; 5.000        ; 1.818          ; High Pulse Width ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; Rise       ; sampling_ctrl:uut_sampling|sampling_rate[1] ;
; 3.182 ; 5.000        ; 1.818          ; Low Pulse Width  ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; Rise       ; sampling_ctrl:uut_sampling|sampling_rate[1] ;
; 3.182 ; 5.000        ; 1.818          ; High Pulse Width ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; Rise       ; sampling_ctrl:uut_sampling|sampling_rate[2] ;
; 3.182 ; 5.000        ; 1.818          ; Low Pulse Width  ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; Rise       ; sampling_ctrl:uut_sampling|sampling_rate[2] ;
; 3.182 ; 5.000        ; 1.818          ; High Pulse Width ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; Rise       ; sampling_ctrl:uut_sampling|sampling_rate[3] ;
; 3.182 ; 5.000        ; 1.818          ; Low Pulse Width  ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; Rise       ; sampling_ctrl:uut_sampling|sampling_rate[3] ;
; 3.182 ; 5.000        ; 1.818          ; High Pulse Width ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; Rise       ; sampling_ctrl:uut_sampling|sapdiv_cnt[0]    ;
; 3.182 ; 5.000        ; 1.818          ; Low Pulse Width  ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; Rise       ; sampling_ctrl:uut_sampling|sapdiv_cnt[0]    ;
; 3.182 ; 5.000        ; 1.818          ; High Pulse Width ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; Rise       ; sampling_ctrl:uut_sampling|sapdiv_cnt[10]   ;
; 3.182 ; 5.000        ; 1.818          ; Low Pulse Width  ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; Rise       ; sampling_ctrl:uut_sampling|sapdiv_cnt[10]   ;
; 3.182 ; 5.000        ; 1.818          ; High Pulse Width ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; Rise       ; sampling_ctrl:uut_sampling|sapdiv_cnt[11]   ;
; 3.182 ; 5.000        ; 1.818          ; Low Pulse Width  ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; Rise       ; sampling_ctrl:uut_sampling|sapdiv_cnt[11]   ;
; 3.182 ; 5.000        ; 1.818          ; High Pulse Width ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; Rise       ; sampling_ctrl:uut_sampling|sapdiv_cnt[12]   ;
; 3.182 ; 5.000        ; 1.818          ; Low Pulse Width  ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; Rise       ; sampling_ctrl:uut_sampling|sapdiv_cnt[12]   ;
; 3.182 ; 5.000        ; 1.818          ; High Pulse Width ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; Rise       ; sampling_ctrl:uut_sampling|sapdiv_cnt[13]   ;
; 3.182 ; 5.000        ; 1.818          ; Low Pulse Width  ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; Rise       ; sampling_ctrl:uut_sampling|sapdiv_cnt[13]   ;
; 3.182 ; 5.000        ; 1.818          ; High Pulse Width ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; Rise       ; sampling_ctrl:uut_sampling|sapdiv_cnt[1]    ;
; 3.182 ; 5.000        ; 1.818          ; Low Pulse Width  ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; Rise       ; sampling_ctrl:uut_sampling|sapdiv_cnt[1]    ;
; 3.182 ; 5.000        ; 1.818          ; High Pulse Width ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; Rise       ; sampling_ctrl:uut_sampling|sapdiv_cnt[2]    ;
; 3.182 ; 5.000        ; 1.818          ; Low Pulse Width  ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; Rise       ; sampling_ctrl:uut_sampling|sapdiv_cnt[2]    ;
; 3.182 ; 5.000        ; 1.818          ; High Pulse Width ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; Rise       ; sampling_ctrl:uut_sampling|sapdiv_cnt[3]    ;
; 3.182 ; 5.000        ; 1.818          ; Low Pulse Width  ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; Rise       ; sampling_ctrl:uut_sampling|sapdiv_cnt[3]    ;
; 3.182 ; 5.000        ; 1.818          ; High Pulse Width ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; Rise       ; sampling_ctrl:uut_sampling|sapdiv_cnt[4]    ;
; 3.182 ; 5.000        ; 1.818          ; Low Pulse Width  ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; Rise       ; sampling_ctrl:uut_sampling|sapdiv_cnt[4]    ;
; 3.182 ; 5.000        ; 1.818          ; High Pulse Width ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; Rise       ; sampling_ctrl:uut_sampling|sapdiv_cnt[5]    ;
; 3.182 ; 5.000        ; 1.818          ; Low Pulse Width  ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; Rise       ; sampling_ctrl:uut_sampling|sapdiv_cnt[5]    ;
; 3.182 ; 5.000        ; 1.818          ; High Pulse Width ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; Rise       ; sampling_ctrl:uut_sampling|sapdiv_cnt[6]    ;
; 3.182 ; 5.000        ; 1.818          ; Low Pulse Width  ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; Rise       ; sampling_ctrl:uut_sampling|sapdiv_cnt[6]    ;
; 3.182 ; 5.000        ; 1.818          ; High Pulse Width ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; Rise       ; sampling_ctrl:uut_sampling|sapdiv_cnt[7]    ;
; 3.182 ; 5.000        ; 1.818          ; Low Pulse Width  ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; Rise       ; sampling_ctrl:uut_sampling|sapdiv_cnt[7]    ;
; 3.182 ; 5.000        ; 1.818          ; High Pulse Width ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; Rise       ; sampling_ctrl:uut_sampling|sapdiv_cnt[8]    ;
; 3.182 ; 5.000        ; 1.818          ; Low Pulse Width  ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; Rise       ; sampling_ctrl:uut_sampling|sapdiv_cnt[8]    ;
; 3.182 ; 5.000        ; 1.818          ; High Pulse Width ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; Rise       ; sampling_ctrl:uut_sampling|sapdiv_cnt[9]    ;
; 3.182 ; 5.000        ; 1.818          ; Low Pulse Width  ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; Rise       ; sampling_ctrl:uut_sampling|sapdiv_cnt[9]    ;
+-------+--------------+----------------+------------------+---------------------------------------------------------------------------+------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Pulse Width: 'clk'                                                                                                               ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                  ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------+
; 18.182 ; 20.000       ; 1.818          ; High Pulse Width ; clk   ; Rise       ; sys_ctrl:uut_sys_ctrl|rst_r1                            ;
; 18.182 ; 20.000       ; 1.818          ; Low Pulse Width  ; clk   ; Rise       ; sys_ctrl:uut_sys_ctrl|rst_r1                            ;
; 18.182 ; 20.000       ; 1.818          ; High Pulse Width ; clk   ; Rise       ; sys_ctrl:uut_sys_ctrl|rst_r2                            ;
; 18.182 ; 20.000       ; 1.818          ; Low Pulse Width  ; clk   ; Rise       ; sys_ctrl:uut_sys_ctrl|rst_r2                            ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk|combout                                             ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk|combout                                             ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; uut_sys_ctrl|rst_r1|clk                                 ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; uut_sys_ctrl|rst_r1|clk                                 ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; uut_sys_ctrl|rst_r2|clk                                 ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; uut_sys_ctrl|rst_r2|clk                                 ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; uut_sys_ctrl|uut_PLL_ctrl|altpll_component|pll|clk[0]   ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; uut_sys_ctrl|uut_PLL_ctrl|altpll_component|pll|clk[0]   ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; uut_sys_ctrl|uut_PLL_ctrl|altpll_component|pll|clk[1]   ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; uut_sys_ctrl|uut_PLL_ctrl|altpll_component|pll|clk[1]   ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; uut_sys_ctrl|uut_PLL_ctrl|altpll_component|pll|inclk[0] ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; uut_sys_ctrl|uut_PLL_ctrl|altpll_component|pll|inclk[0] ;
; 37.417 ; 40.000       ; 2.583          ; Port Rate        ; clk   ; Rise       ; clk                                                     ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Pulse Width: 'sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0'                                                                                                                                                                                                    ;
+--------+--------------+----------------+------------------+---------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                     ; Clock Edge ; Target                                                                                                                                         ;
+--------+--------------+----------------+------------------+---------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; 18.182 ; 20.000       ; 1.818          ; High Pulse Width ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; Rise       ; vga_ctrl:uut_vga_ctrl|ch_bit[0]                                                                                                                ;
; 18.182 ; 20.000       ; 1.818          ; Low Pulse Width  ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; Rise       ; vga_ctrl:uut_vga_ctrl|ch_bit[0]                                                                                                                ;
; 18.182 ; 20.000       ; 1.818          ; High Pulse Width ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; Rise       ; vga_ctrl:uut_vga_ctrl|ch_bit[1]                                                                                                                ;
; 18.182 ; 20.000       ; 1.818          ; Low Pulse Width  ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; Rise       ; vga_ctrl:uut_vga_ctrl|ch_bit[1]                                                                                                                ;
; 18.182 ; 20.000       ; 1.818          ; High Pulse Width ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; Rise       ; vga_ctrl:uut_vga_ctrl|ch_bit[2]                                                                                                                ;
; 18.182 ; 20.000       ; 1.818          ; Low Pulse Width  ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; Rise       ; vga_ctrl:uut_vga_ctrl|ch_bit[2]                                                                                                                ;
; 18.182 ; 20.000       ; 1.818          ; High Pulse Width ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; Rise       ; vga_ctrl:uut_vga_ctrl|ch_bit[3]                                                                                                                ;
; 18.182 ; 20.000       ; 1.818          ; Low Pulse Width  ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; Rise       ; vga_ctrl:uut_vga_ctrl|ch_bit[3]                                                                                                                ;
; 18.182 ; 20.000       ; 1.818          ; High Pulse Width ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; Rise       ; vga_ctrl:uut_vga_ctrl|char_addr[0]                                                                                                             ;
; 18.182 ; 20.000       ; 1.818          ; Low Pulse Width  ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; Rise       ; vga_ctrl:uut_vga_ctrl|char_addr[0]                                                                                                             ;
; 18.182 ; 20.000       ; 1.818          ; High Pulse Width ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; Rise       ; vga_ctrl:uut_vga_ctrl|char_addr[1]                                                                                                             ;
; 18.182 ; 20.000       ; 1.818          ; Low Pulse Width  ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; Rise       ; vga_ctrl:uut_vga_ctrl|char_addr[1]                                                                                                             ;
; 18.182 ; 20.000       ; 1.818          ; High Pulse Width ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; Rise       ; vga_ctrl:uut_vga_ctrl|char_addr[2]                                                                                                             ;
; 18.182 ; 20.000       ; 1.818          ; Low Pulse Width  ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; Rise       ; vga_ctrl:uut_vga_ctrl|char_addr[2]                                                                                                             ;
; 18.182 ; 20.000       ; 1.818          ; High Pulse Width ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; Rise       ; vga_ctrl:uut_vga_ctrl|char_addr[3]                                                                                                             ;
; 18.182 ; 20.000       ; 1.818          ; Low Pulse Width  ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; Rise       ; vga_ctrl:uut_vga_ctrl|char_addr[3]                                                                                                             ;
; 18.182 ; 20.000       ; 1.818          ; High Pulse Width ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; Rise       ; vga_ctrl:uut_vga_ctrl|char_addr[4]                                                                                                             ;
; 18.182 ; 20.000       ; 1.818          ; Low Pulse Width  ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; Rise       ; vga_ctrl:uut_vga_ctrl|char_addr[4]                                                                                                             ;
; 18.182 ; 20.000       ; 1.818          ; High Pulse Width ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; Rise       ; vga_ctrl:uut_vga_ctrl|char_addr[5]                                                                                                             ;
; 18.182 ; 20.000       ; 1.818          ; Low Pulse Width  ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; Rise       ; vga_ctrl:uut_vga_ctrl|char_addr[5]                                                                                                             ;
; 18.182 ; 20.000       ; 1.818          ; High Pulse Width ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; Rise       ; vga_ctrl:uut_vga_ctrl|char_addr[6]                                                                                                             ;
; 18.182 ; 20.000       ; 1.818          ; Low Pulse Width  ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; Rise       ; vga_ctrl:uut_vga_ctrl|char_addr[6]                                                                                                             ;
; 18.182 ; 20.000       ; 1.818          ; High Pulse Width ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; Rise       ; vga_ctrl:uut_vga_ctrl|char_addr[7]                                                                                                             ;
; 18.182 ; 20.000       ; 1.818          ; Low Pulse Width  ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; Rise       ; vga_ctrl:uut_vga_ctrl|char_addr[7]                                                                                                             ;
; 18.182 ; 20.000       ; 1.818          ; High Pulse Width ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; Rise       ; vga_ctrl:uut_vga_ctrl|char_addr[8]                                                                                                             ;
; 18.182 ; 20.000       ; 1.818          ; Low Pulse Width  ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; Rise       ; vga_ctrl:uut_vga_ctrl|char_addr[8]                                                                                                             ;
; 18.182 ; 20.000       ; 1.818          ; High Pulse Width ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; Rise       ; vga_ctrl:uut_vga_ctrl|char_rom:char_rom_inst|altsyncram:altsyncram_component|altsyncram_fc61:auto_generated|ram_block1a10~porta_address_reg0   ;
; 18.182 ; 20.000       ; 1.818          ; Low Pulse Width  ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; Rise       ; vga_ctrl:uut_vga_ctrl|char_rom:char_rom_inst|altsyncram:altsyncram_component|altsyncram_fc61:auto_generated|ram_block1a10~porta_address_reg0   ;
; 18.182 ; 20.000       ; 1.818          ; High Pulse Width ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; Rise       ; vga_ctrl:uut_vga_ctrl|char_rom:char_rom_inst|altsyncram:altsyncram_component|altsyncram_fc61:auto_generated|ram_block1a10~porta_address_reg1   ;
; 18.182 ; 20.000       ; 1.818          ; Low Pulse Width  ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; Rise       ; vga_ctrl:uut_vga_ctrl|char_rom:char_rom_inst|altsyncram:altsyncram_component|altsyncram_fc61:auto_generated|ram_block1a10~porta_address_reg1   ;
; 18.182 ; 20.000       ; 1.818          ; High Pulse Width ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; Rise       ; vga_ctrl:uut_vga_ctrl|char_rom:char_rom_inst|altsyncram:altsyncram_component|altsyncram_fc61:auto_generated|ram_block1a10~porta_address_reg2   ;
; 18.182 ; 20.000       ; 1.818          ; Low Pulse Width  ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; Rise       ; vga_ctrl:uut_vga_ctrl|char_rom:char_rom_inst|altsyncram:altsyncram_component|altsyncram_fc61:auto_generated|ram_block1a10~porta_address_reg2   ;
; 18.182 ; 20.000       ; 1.818          ; High Pulse Width ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; Rise       ; vga_ctrl:uut_vga_ctrl|char_rom:char_rom_inst|altsyncram:altsyncram_component|altsyncram_fc61:auto_generated|ram_block1a10~porta_address_reg3   ;
; 18.182 ; 20.000       ; 1.818          ; Low Pulse Width  ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; Rise       ; vga_ctrl:uut_vga_ctrl|char_rom:char_rom_inst|altsyncram:altsyncram_component|altsyncram_fc61:auto_generated|ram_block1a10~porta_address_reg3   ;
; 18.182 ; 20.000       ; 1.818          ; High Pulse Width ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; Rise       ; vga_ctrl:uut_vga_ctrl|char_rom:char_rom_inst|altsyncram:altsyncram_component|altsyncram_fc61:auto_generated|ram_block1a10~porta_address_reg4   ;
; 18.182 ; 20.000       ; 1.818          ; Low Pulse Width  ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; Rise       ; vga_ctrl:uut_vga_ctrl|char_rom:char_rom_inst|altsyncram:altsyncram_component|altsyncram_fc61:auto_generated|ram_block1a10~porta_address_reg4   ;
; 18.182 ; 20.000       ; 1.818          ; High Pulse Width ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; Rise       ; vga_ctrl:uut_vga_ctrl|char_rom:char_rom_inst|altsyncram:altsyncram_component|altsyncram_fc61:auto_generated|ram_block1a10~porta_address_reg5   ;
; 18.182 ; 20.000       ; 1.818          ; Low Pulse Width  ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; Rise       ; vga_ctrl:uut_vga_ctrl|char_rom:char_rom_inst|altsyncram:altsyncram_component|altsyncram_fc61:auto_generated|ram_block1a10~porta_address_reg5   ;
; 18.182 ; 20.000       ; 1.818          ; High Pulse Width ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; Rise       ; vga_ctrl:uut_vga_ctrl|char_rom:char_rom_inst|altsyncram:altsyncram_component|altsyncram_fc61:auto_generated|ram_block1a10~porta_address_reg6   ;
; 18.182 ; 20.000       ; 1.818          ; Low Pulse Width  ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; Rise       ; vga_ctrl:uut_vga_ctrl|char_rom:char_rom_inst|altsyncram:altsyncram_component|altsyncram_fc61:auto_generated|ram_block1a10~porta_address_reg6   ;
; 18.182 ; 20.000       ; 1.818          ; High Pulse Width ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; Rise       ; vga_ctrl:uut_vga_ctrl|char_rom:char_rom_inst|altsyncram:altsyncram_component|altsyncram_fc61:auto_generated|ram_block1a10~porta_address_reg7   ;
; 18.182 ; 20.000       ; 1.818          ; Low Pulse Width  ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; Rise       ; vga_ctrl:uut_vga_ctrl|char_rom:char_rom_inst|altsyncram:altsyncram_component|altsyncram_fc61:auto_generated|ram_block1a10~porta_address_reg7   ;
; 18.182 ; 20.000       ; 1.818          ; High Pulse Width ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; Rise       ; vga_ctrl:uut_vga_ctrl|char_rom:char_rom_inst|altsyncram:altsyncram_component|altsyncram_fc61:auto_generated|ram_block1a10~porta_address_reg8   ;
; 18.182 ; 20.000       ; 1.818          ; Low Pulse Width  ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; Rise       ; vga_ctrl:uut_vga_ctrl|char_rom:char_rom_inst|altsyncram:altsyncram_component|altsyncram_fc61:auto_generated|ram_block1a10~porta_address_reg8   ;
; 18.182 ; 20.000       ; 1.818          ; High Pulse Width ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; Rise       ; vga_ctrl:uut_vga_ctrl|char_rom:char_rom_inst|altsyncram:altsyncram_component|altsyncram_fc61:auto_generated|ram_block1a4~porta_address_reg0    ;
; 18.182 ; 20.000       ; 1.818          ; Low Pulse Width  ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; Rise       ; vga_ctrl:uut_vga_ctrl|char_rom:char_rom_inst|altsyncram:altsyncram_component|altsyncram_fc61:auto_generated|ram_block1a4~porta_address_reg0    ;
; 18.182 ; 20.000       ; 1.818          ; High Pulse Width ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; Rise       ; vga_ctrl:uut_vga_ctrl|char_rom:char_rom_inst|altsyncram:altsyncram_component|altsyncram_fc61:auto_generated|ram_block1a4~porta_address_reg1    ;
; 18.182 ; 20.000       ; 1.818          ; Low Pulse Width  ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; Rise       ; vga_ctrl:uut_vga_ctrl|char_rom:char_rom_inst|altsyncram:altsyncram_component|altsyncram_fc61:auto_generated|ram_block1a4~porta_address_reg1    ;
; 18.182 ; 20.000       ; 1.818          ; High Pulse Width ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; Rise       ; vga_ctrl:uut_vga_ctrl|char_rom:char_rom_inst|altsyncram:altsyncram_component|altsyncram_fc61:auto_generated|ram_block1a4~porta_address_reg2    ;
; 18.182 ; 20.000       ; 1.818          ; Low Pulse Width  ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; Rise       ; vga_ctrl:uut_vga_ctrl|char_rom:char_rom_inst|altsyncram:altsyncram_component|altsyncram_fc61:auto_generated|ram_block1a4~porta_address_reg2    ;
; 18.182 ; 20.000       ; 1.818          ; High Pulse Width ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; Rise       ; vga_ctrl:uut_vga_ctrl|char_rom:char_rom_inst|altsyncram:altsyncram_component|altsyncram_fc61:auto_generated|ram_block1a4~porta_address_reg3    ;
; 18.182 ; 20.000       ; 1.818          ; Low Pulse Width  ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; Rise       ; vga_ctrl:uut_vga_ctrl|char_rom:char_rom_inst|altsyncram:altsyncram_component|altsyncram_fc61:auto_generated|ram_block1a4~porta_address_reg3    ;
; 18.182 ; 20.000       ; 1.818          ; High Pulse Width ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; Rise       ; vga_ctrl:uut_vga_ctrl|char_rom:char_rom_inst|altsyncram:altsyncram_component|altsyncram_fc61:auto_generated|ram_block1a4~porta_address_reg4    ;
; 18.182 ; 20.000       ; 1.818          ; Low Pulse Width  ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; Rise       ; vga_ctrl:uut_vga_ctrl|char_rom:char_rom_inst|altsyncram:altsyncram_component|altsyncram_fc61:auto_generated|ram_block1a4~porta_address_reg4    ;
; 18.182 ; 20.000       ; 1.818          ; High Pulse Width ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; Rise       ; vga_ctrl:uut_vga_ctrl|char_rom:char_rom_inst|altsyncram:altsyncram_component|altsyncram_fc61:auto_generated|ram_block1a4~porta_address_reg5    ;
; 18.182 ; 20.000       ; 1.818          ; Low Pulse Width  ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; Rise       ; vga_ctrl:uut_vga_ctrl|char_rom:char_rom_inst|altsyncram:altsyncram_component|altsyncram_fc61:auto_generated|ram_block1a4~porta_address_reg5    ;
; 18.182 ; 20.000       ; 1.818          ; High Pulse Width ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; Rise       ; vga_ctrl:uut_vga_ctrl|char_rom:char_rom_inst|altsyncram:altsyncram_component|altsyncram_fc61:auto_generated|ram_block1a4~porta_address_reg6    ;
; 18.182 ; 20.000       ; 1.818          ; Low Pulse Width  ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; Rise       ; vga_ctrl:uut_vga_ctrl|char_rom:char_rom_inst|altsyncram:altsyncram_component|altsyncram_fc61:auto_generated|ram_block1a4~porta_address_reg6    ;
; 18.182 ; 20.000       ; 1.818          ; High Pulse Width ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; Rise       ; vga_ctrl:uut_vga_ctrl|char_rom:char_rom_inst|altsyncram:altsyncram_component|altsyncram_fc61:auto_generated|ram_block1a4~porta_address_reg7    ;
; 18.182 ; 20.000       ; 1.818          ; Low Pulse Width  ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; Rise       ; vga_ctrl:uut_vga_ctrl|char_rom:char_rom_inst|altsyncram:altsyncram_component|altsyncram_fc61:auto_generated|ram_block1a4~porta_address_reg7    ;
; 18.182 ; 20.000       ; 1.818          ; High Pulse Width ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; Rise       ; vga_ctrl:uut_vga_ctrl|char_rom:char_rom_inst|altsyncram:altsyncram_component|altsyncram_fc61:auto_generated|ram_block1a4~porta_address_reg8    ;
; 18.182 ; 20.000       ; 1.818          ; Low Pulse Width  ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; Rise       ; vga_ctrl:uut_vga_ctrl|char_rom:char_rom_inst|altsyncram:altsyncram_component|altsyncram_fc61:auto_generated|ram_block1a4~porta_address_reg8    ;
; 18.182 ; 20.000       ; 1.818          ; High Pulse Width ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; Rise       ; vga_ctrl:uut_vga_ctrl|hsync_r                                                                                                                  ;
; 18.182 ; 20.000       ; 1.818          ; Low Pulse Width  ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; Rise       ; vga_ctrl:uut_vga_ctrl|hsync_r                                                                                                                  ;
; 18.182 ; 20.000       ; 1.818          ; High Pulse Width ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; Rise       ; vga_ctrl:uut_vga_ctrl|topic_addr[0]                                                                                                            ;
; 18.182 ; 20.000       ; 1.818          ; Low Pulse Width  ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; Rise       ; vga_ctrl:uut_vga_ctrl|topic_addr[0]                                                                                                            ;
; 18.182 ; 20.000       ; 1.818          ; High Pulse Width ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; Rise       ; vga_ctrl:uut_vga_ctrl|topic_addr[1]                                                                                                            ;
; 18.182 ; 20.000       ; 1.818          ; Low Pulse Width  ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; Rise       ; vga_ctrl:uut_vga_ctrl|topic_addr[1]                                                                                                            ;
; 18.182 ; 20.000       ; 1.818          ; High Pulse Width ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; Rise       ; vga_ctrl:uut_vga_ctrl|topic_addr[2]                                                                                                            ;
; 18.182 ; 20.000       ; 1.818          ; Low Pulse Width  ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; Rise       ; vga_ctrl:uut_vga_ctrl|topic_addr[2]                                                                                                            ;
; 18.182 ; 20.000       ; 1.818          ; High Pulse Width ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; Rise       ; vga_ctrl:uut_vga_ctrl|topic_addr[3]                                                                                                            ;
; 18.182 ; 20.000       ; 1.818          ; Low Pulse Width  ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; Rise       ; vga_ctrl:uut_vga_ctrl|topic_addr[3]                                                                                                            ;
; 18.182 ; 20.000       ; 1.818          ; High Pulse Width ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; Rise       ; vga_ctrl:uut_vga_ctrl|topic_addr[4]                                                                                                            ;
; 18.182 ; 20.000       ; 1.818          ; Low Pulse Width  ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; Rise       ; vga_ctrl:uut_vga_ctrl|topic_addr[4]                                                                                                            ;
; 18.182 ; 20.000       ; 1.818          ; High Pulse Width ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; Rise       ; vga_ctrl:uut_vga_ctrl|topic_addr[5]                                                                                                            ;
; 18.182 ; 20.000       ; 1.818          ; Low Pulse Width  ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; Rise       ; vga_ctrl:uut_vga_ctrl|topic_addr[5]                                                                                                            ;
; 18.182 ; 20.000       ; 1.818          ; High Pulse Width ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; Rise       ; vga_ctrl:uut_vga_ctrl|topic_addr[6]                                                                                                            ;
; 18.182 ; 20.000       ; 1.818          ; Low Pulse Width  ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; Rise       ; vga_ctrl:uut_vga_ctrl|topic_addr[6]                                                                                                            ;
; 18.182 ; 20.000       ; 1.818          ; High Pulse Width ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; Rise       ; vga_ctrl:uut_vga_ctrl|topic_addr[7]                                                                                                            ;
; 18.182 ; 20.000       ; 1.818          ; Low Pulse Width  ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; Rise       ; vga_ctrl:uut_vga_ctrl|topic_addr[7]                                                                                                            ;
; 18.182 ; 20.000       ; 1.818          ; High Pulse Width ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; Rise       ; vga_ctrl:uut_vga_ctrl|topic_rom:topic_rom_inst|altsyncram:altsyncram_component|altsyncram_dg61:auto_generated|ram_block1a27~porta_address_reg0 ;
; 18.182 ; 20.000       ; 1.818          ; Low Pulse Width  ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; Rise       ; vga_ctrl:uut_vga_ctrl|topic_rom:topic_rom_inst|altsyncram:altsyncram_component|altsyncram_dg61:auto_generated|ram_block1a27~porta_address_reg0 ;
; 18.182 ; 20.000       ; 1.818          ; High Pulse Width ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; Rise       ; vga_ctrl:uut_vga_ctrl|topic_rom:topic_rom_inst|altsyncram:altsyncram_component|altsyncram_dg61:auto_generated|ram_block1a27~porta_address_reg1 ;
; 18.182 ; 20.000       ; 1.818          ; Low Pulse Width  ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; Rise       ; vga_ctrl:uut_vga_ctrl|topic_rom:topic_rom_inst|altsyncram:altsyncram_component|altsyncram_dg61:auto_generated|ram_block1a27~porta_address_reg1 ;
; 18.182 ; 20.000       ; 1.818          ; High Pulse Width ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; Rise       ; vga_ctrl:uut_vga_ctrl|topic_rom:topic_rom_inst|altsyncram:altsyncram_component|altsyncram_dg61:auto_generated|ram_block1a27~porta_address_reg2 ;
; 18.182 ; 20.000       ; 1.818          ; Low Pulse Width  ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; Rise       ; vga_ctrl:uut_vga_ctrl|topic_rom:topic_rom_inst|altsyncram:altsyncram_component|altsyncram_dg61:auto_generated|ram_block1a27~porta_address_reg2 ;
; 18.182 ; 20.000       ; 1.818          ; High Pulse Width ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; Rise       ; vga_ctrl:uut_vga_ctrl|topic_rom:topic_rom_inst|altsyncram:altsyncram_component|altsyncram_dg61:auto_generated|ram_block1a27~porta_address_reg3 ;
; 18.182 ; 20.000       ; 1.818          ; Low Pulse Width  ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; Rise       ; vga_ctrl:uut_vga_ctrl|topic_rom:topic_rom_inst|altsyncram:altsyncram_component|altsyncram_dg61:auto_generated|ram_block1a27~porta_address_reg3 ;
; 18.182 ; 20.000       ; 1.818          ; High Pulse Width ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; Rise       ; vga_ctrl:uut_vga_ctrl|topic_rom:topic_rom_inst|altsyncram:altsyncram_component|altsyncram_dg61:auto_generated|ram_block1a27~porta_address_reg4 ;
; 18.182 ; 20.000       ; 1.818          ; Low Pulse Width  ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; Rise       ; vga_ctrl:uut_vga_ctrl|topic_rom:topic_rom_inst|altsyncram:altsyncram_component|altsyncram_dg61:auto_generated|ram_block1a27~porta_address_reg4 ;
; 18.182 ; 20.000       ; 1.818          ; High Pulse Width ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; Rise       ; vga_ctrl:uut_vga_ctrl|topic_rom:topic_rom_inst|altsyncram:altsyncram_component|altsyncram_dg61:auto_generated|ram_block1a27~porta_address_reg5 ;
; 18.182 ; 20.000       ; 1.818          ; Low Pulse Width  ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; Rise       ; vga_ctrl:uut_vga_ctrl|topic_rom:topic_rom_inst|altsyncram:altsyncram_component|altsyncram_dg61:auto_generated|ram_block1a27~porta_address_reg5 ;
; 18.182 ; 20.000       ; 1.818          ; High Pulse Width ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; Rise       ; vga_ctrl:uut_vga_ctrl|topic_rom:topic_rom_inst|altsyncram:altsyncram_component|altsyncram_dg61:auto_generated|ram_block1a27~porta_address_reg6 ;
; 18.182 ; 20.000       ; 1.818          ; Low Pulse Width  ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; Rise       ; vga_ctrl:uut_vga_ctrl|topic_rom:topic_rom_inst|altsyncram:altsyncram_component|altsyncram_dg61:auto_generated|ram_block1a27~porta_address_reg6 ;
; 18.182 ; 20.000       ; 1.818          ; High Pulse Width ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; Rise       ; vga_ctrl:uut_vga_ctrl|topic_rom:topic_rom_inst|altsyncram:altsyncram_component|altsyncram_dg61:auto_generated|ram_block1a27~porta_address_reg7 ;
; 18.182 ; 20.000       ; 1.818          ; Low Pulse Width  ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; Rise       ; vga_ctrl:uut_vga_ctrl|topic_rom:topic_rom_inst|altsyncram:altsyncram_component|altsyncram_dg61:auto_generated|ram_block1a27~porta_address_reg7 ;
; 18.182 ; 20.000       ; 1.818          ; High Pulse Width ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; Rise       ; vga_ctrl:uut_vga_ctrl|topic_rom:topic_rom_inst|altsyncram:altsyncram_component|altsyncram_dg61:auto_generated|ram_block1a3~porta_address_reg0  ;
; 18.182 ; 20.000       ; 1.818          ; Low Pulse Width  ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; Rise       ; vga_ctrl:uut_vga_ctrl|topic_rom:topic_rom_inst|altsyncram:altsyncram_component|altsyncram_dg61:auto_generated|ram_block1a3~porta_address_reg0  ;
; 18.182 ; 20.000       ; 1.818          ; High Pulse Width ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; Rise       ; vga_ctrl:uut_vga_ctrl|topic_rom:topic_rom_inst|altsyncram:altsyncram_component|altsyncram_dg61:auto_generated|ram_block1a3~porta_address_reg1  ;
; 18.182 ; 20.000       ; 1.818          ; Low Pulse Width  ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; Rise       ; vga_ctrl:uut_vga_ctrl|topic_rom:topic_rom_inst|altsyncram:altsyncram_component|altsyncram_dg61:auto_generated|ram_block1a3~porta_address_reg1  ;
+--------+--------------+----------------+------------------+---------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                         ;
+-------------+------------+--------+--------+------------+---------------------------------------------------------------------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                           ;
+-------------+------------+--------+--------+------------+---------------------------------------------------------------------------+
; signal[*]   ; clk        ; -0.963 ; -0.963 ; Rise       ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ;
;  signal[0]  ; clk        ; -1.043 ; -1.043 ; Rise       ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ;
;  signal[1]  ; clk        ; -1.043 ; -1.043 ; Rise       ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ;
;  signal[2]  ; clk        ; -1.043 ; -1.043 ; Rise       ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ;
;  signal[3]  ; clk        ; -1.043 ; -1.043 ; Rise       ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ;
;  signal[4]  ; clk        ; -1.043 ; -1.043 ; Rise       ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ;
;  signal[5]  ; clk        ; -1.043 ; -1.043 ; Rise       ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ;
;  signal[6]  ; clk        ; -1.043 ; -1.043 ; Rise       ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ;
;  signal[7]  ; clk        ; -1.043 ; -1.043 ; Rise       ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ;
;  signal[8]  ; clk        ; -1.043 ; -1.043 ; Rise       ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ;
;  signal[9]  ; clk        ; -1.043 ; -1.043 ; Rise       ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ;
;  signal[10] ; clk        ; -1.043 ; -1.043 ; Rise       ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ;
;  signal[11] ; clk        ; -1.043 ; -1.043 ; Rise       ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ;
;  signal[12] ; clk        ; -1.043 ; -1.043 ; Rise       ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ;
;  signal[13] ; clk        ; -1.043 ; -1.043 ; Rise       ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ;
;  signal[14] ; clk        ; -0.963 ; -0.963 ; Rise       ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ;
;  signal[15] ; clk        ; -0.963 ; -0.963 ; Rise       ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ;
; trigger     ; clk        ; -0.963 ; -0.963 ; Rise       ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ;
+-------------+------------+--------+--------+------------+---------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                        ;
+-------------+------------+-------+-------+------------+---------------------------------------------------------------------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                           ;
+-------------+------------+-------+-------+------------+---------------------------------------------------------------------------+
; signal[*]   ; clk        ; 1.820 ; 1.820 ; Rise       ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ;
;  signal[0]  ; clk        ; 1.820 ; 1.820 ; Rise       ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ;
;  signal[1]  ; clk        ; 1.820 ; 1.820 ; Rise       ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ;
;  signal[2]  ; clk        ; 1.820 ; 1.820 ; Rise       ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ;
;  signal[3]  ; clk        ; 1.820 ; 1.820 ; Rise       ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ;
;  signal[4]  ; clk        ; 1.820 ; 1.820 ; Rise       ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ;
;  signal[5]  ; clk        ; 1.820 ; 1.820 ; Rise       ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ;
;  signal[6]  ; clk        ; 1.820 ; 1.820 ; Rise       ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ;
;  signal[7]  ; clk        ; 1.820 ; 1.820 ; Rise       ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ;
;  signal[8]  ; clk        ; 1.820 ; 1.820 ; Rise       ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ;
;  signal[9]  ; clk        ; 1.820 ; 1.820 ; Rise       ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ;
;  signal[10] ; clk        ; 1.820 ; 1.820 ; Rise       ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ;
;  signal[11] ; clk        ; 1.820 ; 1.820 ; Rise       ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ;
;  signal[12] ; clk        ; 1.820 ; 1.820 ; Rise       ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ;
;  signal[13] ; clk        ; 1.820 ; 1.820 ; Rise       ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ;
;  signal[14] ; clk        ; 1.740 ; 1.740 ; Rise       ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ;
;  signal[15] ; clk        ; 1.740 ; 1.740 ; Rise       ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ;
; trigger     ; clk        ; 1.740 ; 1.740 ; Rise       ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ;
+-------------+------------+-------+-------+------------+---------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                           ;
+-----------+------------+-------+-------+------------+---------------------------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                           ;
+-----------+------------+-------+-------+------------+---------------------------------------------------------------------------+
; hsync     ; clk        ; 7.390 ; 7.390 ; Rise       ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ;
; vga_b[*]  ; clk        ; 8.383 ; 8.383 ; Rise       ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ;
;  vga_b[0] ; clk        ; 8.383 ; 8.383 ; Rise       ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ;
;  vga_b[1] ; clk        ; 8.383 ; 8.383 ; Rise       ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ;
; vga_g[*]  ; clk        ; 8.775 ; 8.775 ; Rise       ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ;
;  vga_g[0] ; clk        ; 8.767 ; 8.767 ; Rise       ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ;
;  vga_g[1] ; clk        ; 8.769 ; 8.769 ; Rise       ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ;
;  vga_g[2] ; clk        ; 8.775 ; 8.775 ; Rise       ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ;
; vga_r[*]  ; clk        ; 8.999 ; 8.999 ; Rise       ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ;
;  vga_r[0] ; clk        ; 8.999 ; 8.999 ; Rise       ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ;
;  vga_r[1] ; clk        ; 8.879 ; 8.879 ; Rise       ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ;
;  vga_r[2] ; clk        ; 8.879 ; 8.879 ; Rise       ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ;
; vsync     ; clk        ; 7.748 ; 7.748 ; Rise       ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ;
+-----------+------------+-------+-------+------------+---------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                           ;
+-----------+------------+-------+-------+------------+---------------------------------------------------------------------------+
; hsync     ; clk        ; 7.390 ; 7.390 ; Rise       ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ;
; vga_b[*]  ; clk        ; 8.383 ; 8.383 ; Rise       ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ;
;  vga_b[0] ; clk        ; 8.383 ; 8.383 ; Rise       ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ;
;  vga_b[1] ; clk        ; 8.383 ; 8.383 ; Rise       ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ;
; vga_g[*]  ; clk        ; 8.767 ; 8.767 ; Rise       ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ;
;  vga_g[0] ; clk        ; 8.767 ; 8.767 ; Rise       ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ;
;  vga_g[1] ; clk        ; 8.769 ; 8.769 ; Rise       ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ;
;  vga_g[2] ; clk        ; 8.775 ; 8.775 ; Rise       ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ;
; vga_r[*]  ; clk        ; 8.879 ; 8.879 ; Rise       ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ;
;  vga_r[0] ; clk        ; 8.999 ; 8.999 ; Rise       ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ;
;  vga_r[1] ; clk        ; 8.879 ; 8.879 ; Rise       ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ;
;  vga_r[2] ; clk        ; 8.879 ; 8.879 ; Rise       ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ;
; vsync     ; clk        ; 7.748 ; 7.748 ; Rise       ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ;
+-----------+------------+-------+-------+------------+---------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                                   ;
+---------------------------------------------------------------------------+---------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                ; To Clock                                                                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------------------------------+---------------------------------------------------------------------------+----------+----------+----------+----------+
; clk                                                                       ; clk                                                                       ; 1        ; 0        ; 0        ; 0        ;
; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 16967    ; 0        ; 0        ; 0        ;
; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 3045     ; 0        ; 0        ; 0        ;
; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 18388    ; 0        ; 0        ; 0        ;
+---------------------------------------------------------------------------+---------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                    ;
+---------------------------------------------------------------------------+---------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                ; To Clock                                                                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------------------------------+---------------------------------------------------------------------------+----------+----------+----------+----------+
; clk                                                                       ; clk                                                                       ; 1        ; 0        ; 0        ; 0        ;
; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 16967    ; 0        ; 0        ; 0        ;
; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 3045     ; 0        ; 0        ; 0        ;
; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 18388    ; 0        ; 0        ; 0        ;
+---------------------------------------------------------------------------+---------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                                                                ;
+---------------------------------------------------------------------------+---------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                ; To Clock                                                                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------------------------------+---------------------------------------------------------------------------+----------+----------+----------+----------+
; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 45       ; 0        ; 0        ; 0        ;
; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 1078     ; 0        ; 0        ; 0        ;
+---------------------------------------------------------------------------+---------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                                                                 ;
+---------------------------------------------------------------------------+---------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                ; To Clock                                                                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------------------------------+---------------------------------------------------------------------------+----------+----------+----------+----------+
; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; 45       ; 0        ; 0        ; 0        ;
; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 ; 1078     ; 0        ; 0        ; 0        ;
+---------------------------------------------------------------------------+---------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 1     ; 1    ;
; Unconstrained Output Port Paths ; 1     ; 1    ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II TimeQuest Timing Analyzer
    Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition
    Info: Processing started: Sun Mar 14 09:52:26 2010
Info: Command: quartus_sta logic_analysis -c logic_analysis
Info: qsta_default_script.tcl version: #2
Info: Reading SDC File: 'logic_analysis.sdc'
Info: Deriving PLL Clocks
    Info: create_generated_clock -source {uut_sys_ctrl|uut_PLL_ctrl|altpll_component|pll|inclk[0]} -duty_cycle 50.00 -name {sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0} {uut_sys_ctrl|uut_PLL_ctrl|altpll_component|pll|clk[0]}
    Info: create_generated_clock -source {uut_sys_ctrl|uut_PLL_ctrl|altpll_component|pll|inclk[0]} -multiply_by 4 -duty_cycle 50.00 -name {sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1} {uut_sys_ctrl|uut_PLL_ctrl|altpll_component|pll|clk[1]}
Warning: At least one of the filters had some problems and could not be matched
    Warning: vga_b[2] could not be matched with a port
Warning: Ignored assignment: set_output_delay -add_delay -max -clock [get_clocks {sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0}] 28.000 [get_ports {vga_b[2]}]
    Warning: Positional argument <targets> with value [get_ports {vga_b[2]}] contains zero elements
    Warning: Positional argument: object_list targets with value [get_ports {vga_b[2]}] contains no output ports
Warning: Ignored assignment: set_output_delay -add_delay -min -clock [get_clocks {sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0}] -4.500 [get_ports {vga_b[2]}]
    Warning: Positional argument <targets> with value [get_ports {vga_b[2]}] contains zero elements
    Warning: Positional argument: object_list targets with value [get_ports {vga_b[2]}] contains no output ports
Info: Worst-case setup slack is 2.209
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     2.209         0.000 sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 
    Info:     4.483         0.000 sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 
    Info:    39.087         0.000 clk 
Info: Worst-case hold slack is 0.860
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.860         0.000 sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 
    Info:     0.861         0.000 clk 
    Info:     1.041         0.000 sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 
Info: Worst-case recovery slack is 3.280
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     3.280         0.000 sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 
    Info:    35.100         0.000 sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 
Info: Worst-case removal slack is 4.846
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     4.846         0.000 sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 
    Info:     4.846         0.000 sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 
Info: Worst-case minimum pulse width slack is 3.182
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     3.182         0.000 sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 
    Info:    18.182         0.000 clk 
    Info:    18.182         0.000 sys_ctrl:uut_sys_ctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 
Info: The selected device family is not supported by the report_metastability command.
Info: Design is not fully constrained for setup requirements
Info: Design is not fully constrained for hold requirements
Info: Quartus II TimeQuest Timing Analyzer was successful. 0 errors, 8 warnings
    Info: Peak virtual memory: 144 megabytes
    Info: Processing ended: Sun Mar 14 09:52:31 2010
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:04


