Timing Analyzer report for toolflow
Mon Dec  6 17:16:58 2021
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'iCLK'
 14. Slow 1200mV 85C Model Hold: 'iCLK'
 15. Slow 1200mV 85C Model Recovery: 'iCLK'
 16. Slow 1200mV 85C Model Removal: 'iCLK'
 17. Slow 1200mV 85C Model Metastability Summary
 18. Slow 1200mV 0C Model Fmax Summary
 19. Slow 1200mV 0C Model Setup Summary
 20. Slow 1200mV 0C Model Hold Summary
 21. Slow 1200mV 0C Model Recovery Summary
 22. Slow 1200mV 0C Model Removal Summary
 23. Slow 1200mV 0C Model Minimum Pulse Width Summary
 24. Slow 1200mV 0C Model Setup: 'iCLK'
 25. Slow 1200mV 0C Model Hold: 'iCLK'
 26. Slow 1200mV 0C Model Recovery: 'iCLK'
 27. Slow 1200mV 0C Model Removal: 'iCLK'
 28. Slow 1200mV 0C Model Metastability Summary
 29. Fast 1200mV 0C Model Setup Summary
 30. Fast 1200mV 0C Model Hold Summary
 31. Fast 1200mV 0C Model Recovery Summary
 32. Fast 1200mV 0C Model Removal Summary
 33. Fast 1200mV 0C Model Minimum Pulse Width Summary
 34. Fast 1200mV 0C Model Setup: 'iCLK'
 35. Fast 1200mV 0C Model Hold: 'iCLK'
 36. Fast 1200mV 0C Model Recovery: 'iCLK'
 37. Fast 1200mV 0C Model Removal: 'iCLK'
 38. Fast 1200mV 0C Model Metastability Summary
 39. Multicorner Timing Analysis Summary
 40. Board Trace Model Assignments
 41. Input Transition Times
 42. Signal Integrity Metrics (Slow 1200mv 0c Model)
 43. Signal Integrity Metrics (Slow 1200mv 85c Model)
 44. Signal Integrity Metrics (Fast 1200mv 0c Model)
 45. Setup Transfers
 46. Hold Transfers
 47. Recovery Transfers
 48. Removal Transfers
 49. Report TCCS
 50. Report RSKM
 51. Unconstrained Paths Summary
 52. Clock Status Summary
 53. Unconstrained Input Ports
 54. Unconstrained Output Ports
 55. Unconstrained Input Ports
 56. Unconstrained Output Ports
 57. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+---------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                         ;
+-----------------------+---------------------------------------------------------+
; Quartus Prime Version ; Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                                  ;
; Revision Name         ; toolflow                                                ;
; Device Family         ; Cyclone IV E                                            ;
; Device Name           ; EP4CE115F29C7                                           ;
; Timing Models         ; Final                                                   ;
; Delay Model           ; Combined                                                ;
; Rise/Fall Delays      ; Enabled                                                 ;
+-----------------------+---------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 24          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.74        ;
; Maximum used               ; 12          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  24.8%      ;
;     Processor 3            ;  12.6%      ;
;     Processor 4            ;  11.5%      ;
;     Processors 5-12        ;   3.2%      ;
+----------------------------+-------------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; toolflow.sdc  ; OK     ; Mon Dec  6 17:16:25 2021 ;
+---------------+--------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                           ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------+
; Clock Name ; Type ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets  ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------+
; iCLK       ; Base ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { iCLK } ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------+


+------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary             ;
+----------+-----------------+------------+------+
; Fmax     ; Restricted Fmax ; Clock Name ; Note ;
+----------+-----------------+------------+------+
; 39.1 MHz ; 39.1 MHz        ; iCLK       ;      ;
+----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+-------+--------+--------------------+
; Clock ; Slack  ; End Point TNS      ;
+-------+--------+--------------------+
; iCLK  ; -5.574 ; -144.126           ;
+-------+--------+--------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; iCLK  ; 0.360 ; 0.000              ;
+-------+-------+--------------------+


+----------------------------------------+
; Slow 1200mV 85C Model Recovery Summary ;
+-------+--------+-----------------------+
; Clock ; Slack  ; End Point TNS         ;
+-------+--------+-----------------------+
; iCLK  ; 17.682 ; 0.000                 ;
+-------+--------+-----------------------+


+---------------------------------------+
; Slow 1200mV 85C Model Removal Summary ;
+-------+-------+-----------------------+
; Clock ; Slack ; End Point TNS         ;
+-------+-------+-----------------------+
; iCLK  ; 1.726 ; 0.000                 ;
+-------+-------+-----------------------+


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+-------+-------+-----------------------------------+
; Clock ; Slack ; End Point TNS                     ;
+-------+-------+-----------------------------------+
; iCLK  ; 9.622 ; 0.000                             ;
+-------+-------+-----------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'iCLK'                                                                                                                                                                                                                                                 ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                    ; To Node               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+--------------+-------------+--------------+------------+------------+
; -5.574 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg                                                                                       ; pc32Bit:PCReg|s_Q[7]  ; iCLK         ; iCLK        ; 20.000       ; -0.407     ; 25.165     ;
; -5.415 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg                                                                                       ; pc32Bit:PCReg|s_Q[8]  ; iCLK         ; iCLK        ; 20.000       ; -0.405     ; 25.008     ;
; -5.317 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg                                                                                       ; pc32Bit:PCReg|s_Q[11] ; iCLK         ; iCLK        ; 20.000       ; -0.024     ; 25.291     ;
; -5.224 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg                                                                                       ; pc32Bit:PCReg|s_Q[6]  ; iCLK         ; iCLK        ; 20.000       ; -0.407     ; 24.815     ;
; -5.177 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg                                                                                       ; pc32Bit:PCReg|s_Q[17] ; iCLK         ; iCLK        ; 20.000       ; -0.028     ; 25.147     ;
; -5.161 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg                                                                                       ; pc32Bit:PCReg|s_Q[13] ; iCLK         ; iCLK        ; 20.000       ; -0.027     ; 25.132     ;
; -5.060 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg                                                                                       ; pc32Bit:PCReg|s_Q[5]  ; iCLK         ; iCLK        ; 20.000       ; -0.001     ; 25.057     ;
; -5.054 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg                                                                                       ; pc32Bit:PCReg|s_Q[9]  ; iCLK         ; iCLK        ; 20.000       ; -0.405     ; 24.647     ;
; -5.014 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg                                                                                       ; pc32Bit:PCReg|s_Q[14] ; iCLK         ; iCLK        ; 20.000       ; -0.027     ; 24.985     ;
; -4.970 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg                                                                                       ; pc32Bit:PCReg|s_Q[20] ; iCLK         ; iCLK        ; 20.000       ; -0.006     ; 24.962     ;
; -4.962 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg                                                                                       ; pc32Bit:PCReg|s_Q[18] ; iCLK         ; iCLK        ; 20.000       ; -0.006     ; 24.954     ;
; -4.960 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg                                                                                       ; pc32Bit:PCReg|s_Q[23] ; iCLK         ; iCLK        ; 20.000       ; 0.009      ; 24.967     ;
; -4.943 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg                                                                                       ; pc32Bit:PCReg|s_Q[12] ; iCLK         ; iCLK        ; 20.000       ; -0.024     ; 24.917     ;
; -4.915 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg                                                                                       ; pc32Bit:PCReg|s_Q[4]  ; iCLK         ; iCLK        ; 20.000       ; -0.001     ; 24.912     ;
; -4.906 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg                                                                                       ; pc32Bit:PCReg|s_Q[25] ; iCLK         ; iCLK        ; 20.000       ; -0.032     ; 24.872     ;
; -4.880 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg                                                                                       ; pc32Bit:PCReg|s_Q[27] ; iCLK         ; iCLK        ; 20.000       ; -0.042     ; 24.836     ;
; -4.823 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg                                                                                       ; pc32Bit:PCReg|s_Q[16] ; iCLK         ; iCLK        ; 20.000       ; -0.028     ; 24.793     ;
; -4.762 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg                                                                                       ; pc32Bit:PCReg|s_Q[3]  ; iCLK         ; iCLK        ; 20.000       ; -0.012     ; 24.748     ;
; -4.762 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg                                                                                       ; pc32Bit:PCReg|s_Q[2]  ; iCLK         ; iCLK        ; 20.000       ; -0.012     ; 24.748     ;
; -4.759 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg                                                                                       ; pc32Bit:PCReg|s_Q[10] ; iCLK         ; iCLK        ; 20.000       ; 0.009      ; 24.766     ;
; -4.688 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg                                                                                       ; pc32Bit:PCReg|s_Q[26] ; iCLK         ; iCLK        ; 20.000       ; -0.036     ; 24.650     ;
; -4.673 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg                                                                                       ; pc32Bit:PCReg|s_Q[15] ; iCLK         ; iCLK        ; 20.000       ; -0.028     ; 24.643     ;
; -4.555 ; EX_MEM_register:EX_register|N_Bit_Register:RegWRAddressReg|dffg:\G_NBit_Reg:0:RegI|s_Q                                                                                       ; pc32Bit:PCReg|s_Q[7]  ; iCLK         ; iCLK        ; 20.000       ; -0.060     ; 24.493     ;
; -4.396 ; EX_MEM_register:EX_register|N_Bit_Register:RegWRAddressReg|dffg:\G_NBit_Reg:0:RegI|s_Q                                                                                       ; pc32Bit:PCReg|s_Q[8]  ; iCLK         ; iCLK        ; 20.000       ; -0.058     ; 24.336     ;
; -4.383 ; EX_MEM_register:EX_register|N_Bit_Register:RegWRAddressReg|dffg:\G_NBit_Reg:1:RegI|s_Q                                                                                       ; pc32Bit:PCReg|s_Q[7]  ; iCLK         ; iCLK        ; 20.000       ; -0.060     ; 24.321     ;
; -4.298 ; EX_MEM_register:EX_register|N_Bit_Register:RegWRAddressReg|dffg:\G_NBit_Reg:0:RegI|s_Q                                                                                       ; pc32Bit:PCReg|s_Q[11] ; iCLK         ; iCLK        ; 20.000       ; 0.323      ; 24.619     ;
; -4.251 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg                                                                                       ; pc32Bit:PCReg|s_Q[19] ; iCLK         ; iCLK        ; 20.000       ; -0.006     ; 24.243     ;
; -4.248 ; ID_EX_register:ID_register|N_Bit_Register:ImemReg|dffg:\G_NBit_Reg:16:RegI|s_Q                                                                                               ; pc32Bit:PCReg|s_Q[7]  ; iCLK         ; iCLK        ; 20.000       ; -0.060     ; 24.186     ;
; -4.242 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg                                                                                       ; pc32Bit:PCReg|s_Q[21] ; iCLK         ; iCLK        ; 20.000       ; 0.009      ; 24.249     ;
; -4.224 ; EX_MEM_register:EX_register|N_Bit_Register:RegWRAddressReg|dffg:\G_NBit_Reg:1:RegI|s_Q                                                                                       ; pc32Bit:PCReg|s_Q[8]  ; iCLK         ; iCLK        ; 20.000       ; -0.058     ; 24.164     ;
; -4.223 ; ID_EX_register:ID_register|N_Bit_Register:ImemReg|dffg:\G_NBit_Reg:17:RegI|s_Q                                                                                               ; pc32Bit:PCReg|s_Q[7]  ; iCLK         ; iCLK        ; 20.000       ; -0.060     ; 24.161     ;
; -4.212 ; EX_MEM_register:EX_register|N_Bit_Register:RegWRAddressReg|dffg:\G_NBit_Reg:2:RegI|s_Q                                                                                       ; pc32Bit:PCReg|s_Q[7]  ; iCLK         ; iCLK        ; 20.000       ; -0.060     ; 24.150     ;
; -4.205 ; EX_MEM_register:EX_register|N_Bit_Register:RegWRAddressReg|dffg:\G_NBit_Reg:0:RegI|s_Q                                                                                       ; pc32Bit:PCReg|s_Q[6]  ; iCLK         ; iCLK        ; 20.000       ; -0.060     ; 24.143     ;
; -4.182 ; ID_EX_register:ID_register|N_Bit_Register:ImemReg|dffg:\G_NBit_Reg:18:RegI|s_Q                                                                                               ; pc32Bit:PCReg|s_Q[7]  ; iCLK         ; iCLK        ; 20.000       ; -0.059     ; 24.121     ;
; -4.158 ; EX_MEM_register:EX_register|N_Bit_Register:RegWRAddressReg|dffg:\G_NBit_Reg:0:RegI|s_Q                                                                                       ; pc32Bit:PCReg|s_Q[17] ; iCLK         ; iCLK        ; 20.000       ; 0.319      ; 24.475     ;
; -4.142 ; EX_MEM_register:EX_register|N_Bit_Register:RegWRAddressReg|dffg:\G_NBit_Reg:0:RegI|s_Q                                                                                       ; pc32Bit:PCReg|s_Q[13] ; iCLK         ; iCLK        ; 20.000       ; 0.320      ; 24.460     ;
; -4.126 ; EX_MEM_register:EX_register|N_Bit_Register:RegWRAddressReg|dffg:\G_NBit_Reg:1:RegI|s_Q                                                                                       ; pc32Bit:PCReg|s_Q[11] ; iCLK         ; iCLK        ; 20.000       ; 0.323      ; 24.447     ;
; -4.125 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg                                                                                       ; pc32Bit:PCReg|s_Q[30] ; iCLK         ; iCLK        ; 20.000       ; -0.043     ; 24.080     ;
; -4.122 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg                                                                                       ; pc32Bit:PCReg|s_Q[28] ; iCLK         ; iCLK        ; 20.000       ; -0.042     ; 24.078     ;
; -4.097 ; MEM_WB_register:WB_register|N_Bit_Register:RegWRAddressReg|dffg:\G_NBit_Reg:1:RegI|s_Q                                                                                       ; pc32Bit:PCReg|s_Q[7]  ; iCLK         ; iCLK        ; 20.000       ; -0.059     ; 24.036     ;
; -4.091 ; ID_EX_register:ID_register|N_Bit_Register:ImemReg|dffg:\G_NBit_Reg:19:RegI|s_Q                                                                                               ; pc32Bit:PCReg|s_Q[7]  ; iCLK         ; iCLK        ; 20.000       ; -0.489     ; 23.600     ;
; -4.089 ; ID_EX_register:ID_register|N_Bit_Register:ImemReg|dffg:\G_NBit_Reg:16:RegI|s_Q                                                                                               ; pc32Bit:PCReg|s_Q[8]  ; iCLK         ; iCLK        ; 20.000       ; -0.058     ; 24.029     ;
; -4.083 ; EX_MEM_register:EX_register|N_Bit_Register:RegWRAddressReg|dffg:\G_NBit_Reg:3:RegI|s_Q                                                                                       ; pc32Bit:PCReg|s_Q[7]  ; iCLK         ; iCLK        ; 20.000       ; -0.060     ; 24.021     ;
; -4.067 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0 ; pc32Bit:PCReg|s_Q[7]  ; iCLK         ; iCLK        ; 20.000       ; -0.401     ; 23.664     ;
; -4.064 ; ID_EX_register:ID_register|N_Bit_Register:ImemReg|dffg:\G_NBit_Reg:17:RegI|s_Q                                                                                               ; pc32Bit:PCReg|s_Q[8]  ; iCLK         ; iCLK        ; 20.000       ; -0.058     ; 24.004     ;
; -4.053 ; EX_MEM_register:EX_register|N_Bit_Register:RegWRAddressReg|dffg:\G_NBit_Reg:2:RegI|s_Q                                                                                       ; pc32Bit:PCReg|s_Q[8]  ; iCLK         ; iCLK        ; 20.000       ; -0.058     ; 23.993     ;
; -4.044 ; ID_EX_register:ID_register|N_Bit_Register:ImemReg|dffg:\G_NBit_Reg:23:RegI|s_Q                                                                                               ; pc32Bit:PCReg|s_Q[7]  ; iCLK         ; iCLK        ; 20.000       ; -0.490     ; 23.552     ;
; -4.041 ; EX_MEM_register:EX_register|N_Bit_Register:RegWRAddressReg|dffg:\G_NBit_Reg:0:RegI|s_Q                                                                                       ; pc32Bit:PCReg|s_Q[5]  ; iCLK         ; iCLK        ; 20.000       ; 0.346      ; 24.385     ;
; -4.035 ; EX_MEM_register:EX_register|N_Bit_Register:RegWRAddressReg|dffg:\G_NBit_Reg:0:RegI|s_Q                                                                                       ; pc32Bit:PCReg|s_Q[9]  ; iCLK         ; iCLK        ; 20.000       ; -0.058     ; 23.975     ;
; -4.034 ; EX_MEM_register:EX_register|N_Bit_Register:RegWRAddressReg|dffg:\G_NBit_Reg:4:RegI|s_Q                                                                                       ; pc32Bit:PCReg|s_Q[7]  ; iCLK         ; iCLK        ; 20.000       ; -0.490     ; 23.542     ;
; -4.033 ; EX_MEM_register:EX_register|N_Bit_Register:RegWRAddressReg|dffg:\G_NBit_Reg:1:RegI|s_Q                                                                                       ; pc32Bit:PCReg|s_Q[6]  ; iCLK         ; iCLK        ; 20.000       ; -0.060     ; 23.971     ;
; -4.027 ; MEM_WB_register:WB_register|N_Bit_Register:RegWRAddressReg|dffg:\G_NBit_Reg:0:RegI|s_Q                                                                                       ; pc32Bit:PCReg|s_Q[7]  ; iCLK         ; iCLK        ; 20.000       ; -0.059     ; 23.966     ;
; -4.023 ; ID_EX_register:ID_register|N_Bit_Register:ImemReg|dffg:\G_NBit_Reg:18:RegI|s_Q                                                                                               ; pc32Bit:PCReg|s_Q[8]  ; iCLK         ; iCLK        ; 20.000       ; -0.057     ; 23.964     ;
; -3.996 ; MEM_WB_register:WB_register|N_Bit_Register:RegWRAddressReg|dffg:\G_NBit_Reg:3:RegI|s_Q                                                                                       ; pc32Bit:PCReg|s_Q[7]  ; iCLK         ; iCLK        ; 20.000       ; -0.059     ; 23.935     ;
; -3.995 ; EX_MEM_register:EX_register|N_Bit_Register:RegWRAddressReg|dffg:\G_NBit_Reg:0:RegI|s_Q                                                                                       ; pc32Bit:PCReg|s_Q[14] ; iCLK         ; iCLK        ; 20.000       ; 0.320      ; 24.313     ;
; -3.991 ; ID_EX_register:ID_register|N_Bit_Register:ImemReg|dffg:\G_NBit_Reg:16:RegI|s_Q                                                                                               ; pc32Bit:PCReg|s_Q[11] ; iCLK         ; iCLK        ; 20.000       ; 0.323      ; 24.312     ;
; -3.986 ; EX_MEM_register:EX_register|N_Bit_Register:RegWRAddressReg|dffg:\G_NBit_Reg:1:RegI|s_Q                                                                                       ; pc32Bit:PCReg|s_Q[17] ; iCLK         ; iCLK        ; 20.000       ; 0.319      ; 24.303     ;
; -3.971 ; MEM_WB_register:WB_register|N_Bit_Register:RegWRAddressReg|dffg:\G_NBit_Reg:2:RegI|s_Q                                                                                       ; pc32Bit:PCReg|s_Q[7]  ; iCLK         ; iCLK        ; 20.000       ; -0.059     ; 23.910     ;
; -3.970 ; EX_MEM_register:EX_register|N_Bit_Register:RegWRAddressReg|dffg:\G_NBit_Reg:1:RegI|s_Q                                                                                       ; pc32Bit:PCReg|s_Q[13] ; iCLK         ; iCLK        ; 20.000       ; 0.320      ; 24.288     ;
; -3.966 ; ID_EX_register:ID_register|N_Bit_Register:ImemReg|dffg:\G_NBit_Reg:17:RegI|s_Q                                                                                               ; pc32Bit:PCReg|s_Q[11] ; iCLK         ; iCLK        ; 20.000       ; 0.323      ; 24.287     ;
; -3.955 ; EX_MEM_register:EX_register|N_Bit_Register:RegWRAddressReg|dffg:\G_NBit_Reg:2:RegI|s_Q                                                                                       ; pc32Bit:PCReg|s_Q[11] ; iCLK         ; iCLK        ; 20.000       ; 0.323      ; 24.276     ;
; -3.951 ; EX_MEM_register:EX_register|N_Bit_Register:RegWRAddressReg|dffg:\G_NBit_Reg:0:RegI|s_Q                                                                                       ; pc32Bit:PCReg|s_Q[20] ; iCLK         ; iCLK        ; 20.000       ; 0.341      ; 24.290     ;
; -3.943 ; EX_MEM_register:EX_register|N_Bit_Register:RegWRAddressReg|dffg:\G_NBit_Reg:0:RegI|s_Q                                                                                       ; pc32Bit:PCReg|s_Q[18] ; iCLK         ; iCLK        ; 20.000       ; 0.341      ; 24.282     ;
; -3.941 ; EX_MEM_register:EX_register|N_Bit_Register:RegWRAddressReg|dffg:\G_NBit_Reg:0:RegI|s_Q                                                                                       ; pc32Bit:PCReg|s_Q[23] ; iCLK         ; iCLK        ; 20.000       ; 0.356      ; 24.295     ;
; -3.938 ; MEM_WB_register:WB_register|N_Bit_Register:RegWRAddressReg|dffg:\G_NBit_Reg:1:RegI|s_Q                                                                                       ; pc32Bit:PCReg|s_Q[8]  ; iCLK         ; iCLK        ; 20.000       ; -0.057     ; 23.879     ;
; -3.932 ; ID_EX_register:ID_register|N_Bit_Register:ImemReg|dffg:\G_NBit_Reg:19:RegI|s_Q                                                                                               ; pc32Bit:PCReg|s_Q[8]  ; iCLK         ; iCLK        ; 20.000       ; -0.487     ; 23.443     ;
; -3.925 ; ID_EX_register:ID_register|N_Bit_Register:ImemReg|dffg:\G_NBit_Reg:18:RegI|s_Q                                                                                               ; pc32Bit:PCReg|s_Q[11] ; iCLK         ; iCLK        ; 20.000       ; 0.324      ; 24.247     ;
; -3.924 ; EX_MEM_register:EX_register|N_Bit_Register:RegWRAddressReg|dffg:\G_NBit_Reg:0:RegI|s_Q                                                                                       ; pc32Bit:PCReg|s_Q[12] ; iCLK         ; iCLK        ; 20.000       ; 0.323      ; 24.245     ;
; -3.924 ; EX_MEM_register:EX_register|N_Bit_Register:RegWRAddressReg|dffg:\G_NBit_Reg:3:RegI|s_Q                                                                                       ; pc32Bit:PCReg|s_Q[8]  ; iCLK         ; iCLK        ; 20.000       ; -0.058     ; 23.864     ;
; -3.923 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg                                                                                       ; pc32Bit:PCReg|s_Q[24] ; iCLK         ; iCLK        ; 20.000       ; -0.036     ; 23.885     ;
; -3.908 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0 ; pc32Bit:PCReg|s_Q[8]  ; iCLK         ; iCLK        ; 20.000       ; -0.399     ; 23.507     ;
; -3.898 ; ID_EX_register:ID_register|N_Bit_Register:ImemReg|dffg:\G_NBit_Reg:16:RegI|s_Q                                                                                               ; pc32Bit:PCReg|s_Q[6]  ; iCLK         ; iCLK        ; 20.000       ; -0.060     ; 23.836     ;
; -3.896 ; EX_MEM_register:EX_register|N_Bit_Register:RegWRAddressReg|dffg:\G_NBit_Reg:0:RegI|s_Q                                                                                       ; pc32Bit:PCReg|s_Q[4]  ; iCLK         ; iCLK        ; 20.000       ; 0.346      ; 24.240     ;
; -3.887 ; EX_MEM_register:EX_register|N_Bit_Register:RegWRAddressReg|dffg:\G_NBit_Reg:0:RegI|s_Q                                                                                       ; pc32Bit:PCReg|s_Q[25] ; iCLK         ; iCLK        ; 20.000       ; 0.315      ; 24.200     ;
; -3.885 ; ID_EX_register:ID_register|N_Bit_Register:ImemReg|dffg:\G_NBit_Reg:23:RegI|s_Q                                                                                               ; pc32Bit:PCReg|s_Q[8]  ; iCLK         ; iCLK        ; 20.000       ; -0.488     ; 23.395     ;
; -3.875 ; EX_MEM_register:EX_register|N_Bit_Register:RegWRAddressReg|dffg:\G_NBit_Reg:4:RegI|s_Q                                                                                       ; pc32Bit:PCReg|s_Q[8]  ; iCLK         ; iCLK        ; 20.000       ; -0.488     ; 23.385     ;
; -3.873 ; ID_EX_register:ID_register|N_Bit_Register:ImemReg|dffg:\G_NBit_Reg:17:RegI|s_Q                                                                                               ; pc32Bit:PCReg|s_Q[6]  ; iCLK         ; iCLK        ; 20.000       ; -0.060     ; 23.811     ;
; -3.869 ; EX_MEM_register:EX_register|N_Bit_Register:RegWRAddressReg|dffg:\G_NBit_Reg:1:RegI|s_Q                                                                                       ; pc32Bit:PCReg|s_Q[5]  ; iCLK         ; iCLK        ; 20.000       ; 0.346      ; 24.213     ;
; -3.868 ; MEM_WB_register:WB_register|N_Bit_Register:RegWRAddressReg|dffg:\G_NBit_Reg:0:RegI|s_Q                                                                                       ; pc32Bit:PCReg|s_Q[8]  ; iCLK         ; iCLK        ; 20.000       ; -0.057     ; 23.809     ;
; -3.863 ; EX_MEM_register:EX_register|N_Bit_Register:RegWRAddressReg|dffg:\G_NBit_Reg:1:RegI|s_Q                                                                                       ; pc32Bit:PCReg|s_Q[9]  ; iCLK         ; iCLK        ; 20.000       ; -0.058     ; 23.803     ;
; -3.862 ; EX_MEM_register:EX_register|N_Bit_Register:RegWRAddressReg|dffg:\G_NBit_Reg:2:RegI|s_Q                                                                                       ; pc32Bit:PCReg|s_Q[6]  ; iCLK         ; iCLK        ; 20.000       ; -0.060     ; 23.800     ;
; -3.861 ; EX_MEM_register:EX_register|N_Bit_Register:RegWRAddressReg|dffg:\G_NBit_Reg:0:RegI|s_Q                                                                                       ; pc32Bit:PCReg|s_Q[27] ; iCLK         ; iCLK        ; 20.000       ; 0.305      ; 24.164     ;
; -3.851 ; ID_EX_register:ID_register|N_Bit_Register:ImemReg|dffg:\G_NBit_Reg:16:RegI|s_Q                                                                                               ; pc32Bit:PCReg|s_Q[17] ; iCLK         ; iCLK        ; 20.000       ; 0.319      ; 24.168     ;
; -3.840 ; MEM_WB_register:WB_register|N_Bit_Register:RegWRAddressReg|dffg:\G_NBit_Reg:1:RegI|s_Q                                                                                       ; pc32Bit:PCReg|s_Q[11] ; iCLK         ; iCLK        ; 20.000       ; 0.324      ; 24.162     ;
; -3.837 ; MEM_WB_register:WB_register|N_Bit_Register:RegWRAddressReg|dffg:\G_NBit_Reg:3:RegI|s_Q                                                                                       ; pc32Bit:PCReg|s_Q[8]  ; iCLK         ; iCLK        ; 20.000       ; -0.057     ; 23.778     ;
; -3.835 ; ID_EX_register:ID_register|N_Bit_Register:ImemReg|dffg:\G_NBit_Reg:16:RegI|s_Q                                                                                               ; pc32Bit:PCReg|s_Q[13] ; iCLK         ; iCLK        ; 20.000       ; 0.320      ; 24.153     ;
; -3.834 ; ID_EX_register:ID_register|N_Bit_Register:ImemReg|dffg:\G_NBit_Reg:19:RegI|s_Q                                                                                               ; pc32Bit:PCReg|s_Q[11] ; iCLK         ; iCLK        ; 20.000       ; -0.106     ; 23.726     ;
; -3.832 ; ID_EX_register:ID_register|N_Bit_Register:ImemReg|dffg:\G_NBit_Reg:18:RegI|s_Q                                                                                               ; pc32Bit:PCReg|s_Q[6]  ; iCLK         ; iCLK        ; 20.000       ; -0.059     ; 23.771     ;
; -3.826 ; EX_MEM_register:EX_register|N_Bit_Register:RegWRAddressReg|dffg:\G_NBit_Reg:3:RegI|s_Q                                                                                       ; pc32Bit:PCReg|s_Q[11] ; iCLK         ; iCLK        ; 20.000       ; 0.323      ; 24.147     ;
; -3.826 ; ID_EX_register:ID_register|N_Bit_Register:ImemReg|dffg:\G_NBit_Reg:17:RegI|s_Q                                                                                               ; pc32Bit:PCReg|s_Q[17] ; iCLK         ; iCLK        ; 20.000       ; 0.319      ; 24.143     ;
; -3.823 ; EX_MEM_register:EX_register|N_Bit_Register:RegWRAddressReg|dffg:\G_NBit_Reg:1:RegI|s_Q                                                                                       ; pc32Bit:PCReg|s_Q[14] ; iCLK         ; iCLK        ; 20.000       ; 0.320      ; 24.141     ;
; -3.815 ; EX_MEM_register:EX_register|N_Bit_Register:RegWRAddressReg|dffg:\G_NBit_Reg:2:RegI|s_Q                                                                                       ; pc32Bit:PCReg|s_Q[17] ; iCLK         ; iCLK        ; 20.000       ; 0.319      ; 24.132     ;
; -3.812 ; MEM_WB_register:WB_register|N_Bit_Register:RegWRAddressReg|dffg:\G_NBit_Reg:2:RegI|s_Q                                                                                       ; pc32Bit:PCReg|s_Q[8]  ; iCLK         ; iCLK        ; 20.000       ; -0.057     ; 23.753     ;
; -3.810 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0 ; pc32Bit:PCReg|s_Q[11] ; iCLK         ; iCLK        ; 20.000       ; -0.018     ; 23.790     ;
; -3.810 ; ID_EX_register:ID_register|N_Bit_Register:ImemReg|dffg:\G_NBit_Reg:17:RegI|s_Q                                                                                               ; pc32Bit:PCReg|s_Q[13] ; iCLK         ; iCLK        ; 20.000       ; 0.320      ; 24.128     ;
; -3.804 ; EX_MEM_register:EX_register|N_Bit_Register:RegWRAddressReg|dffg:\G_NBit_Reg:0:RegI|s_Q                                                                                       ; pc32Bit:PCReg|s_Q[16] ; iCLK         ; iCLK        ; 20.000       ; 0.319      ; 24.121     ;
; -3.799 ; EX_MEM_register:EX_register|N_Bit_Register:RegWRAddressReg|dffg:\G_NBit_Reg:2:RegI|s_Q                                                                                       ; pc32Bit:PCReg|s_Q[13] ; iCLK         ; iCLK        ; 20.000       ; 0.320      ; 24.117     ;
; -3.787 ; ID_EX_register:ID_register|N_Bit_Register:ImemReg|dffg:\G_NBit_Reg:23:RegI|s_Q                                                                                               ; pc32Bit:PCReg|s_Q[11] ; iCLK         ; iCLK        ; 20.000       ; -0.107     ; 23.678     ;
; -3.785 ; ID_EX_register:ID_register|N_Bit_Register:ImemReg|dffg:\G_NBit_Reg:18:RegI|s_Q                                                                                               ; pc32Bit:PCReg|s_Q[17] ; iCLK         ; iCLK        ; 20.000       ; 0.320      ; 24.103     ;
; -3.779 ; EX_MEM_register:EX_register|N_Bit_Register:RegWRAddressReg|dffg:\G_NBit_Reg:1:RegI|s_Q                                                                                       ; pc32Bit:PCReg|s_Q[20] ; iCLK         ; iCLK        ; 20.000       ; 0.341      ; 24.118     ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'iCLK'                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                             ; To Node                                                                                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.360 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe3a[0]                         ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0~portb_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.436      ; 1.018      ;
; 0.386 ; pc32Bit:PCReg|s_Q[18]                                                                                                                                                 ; pc32Bit:PCReg|s_Q[18]                                                                                                                                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.097      ; 0.669      ;
; 0.386 ; pc32Bit:PCReg|s_Q[3]                                                                                                                                                  ; pc32Bit:PCReg|s_Q[3]                                                                                                                                                                            ; iCLK         ; iCLK        ; 0.000        ; 0.097      ; 0.669      ;
; 0.387 ; pc32Bit:PCReg|s_Q[15]                                                                                                                                                 ; pc32Bit:PCReg|s_Q[15]                                                                                                                                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.096      ; 0.669      ;
; 0.388 ; pc32Bit:PCReg|s_Q[27]                                                                                                                                                 ; pc32Bit:PCReg|s_Q[27]                                                                                                                                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.095      ; 0.669      ;
; 0.391 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1] ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0~porta_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.431      ; 1.044      ;
; 0.402 ; pc32Bit:PCReg|s_Q[9]                                                                                                                                                  ; pc32Bit:PCReg|s_Q[9]                                                                                                                                                                            ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.669      ;
; 0.403 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0] ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]                           ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.669      ;
; 0.408 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1] ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1]                           ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.674      ;
; 0.418 ; EX_MEM_register:EX_register|N_Bit_Register:readrtreg|dffg:\G_NBit_Reg:24:RegI|s_Q                                                                                     ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a23~porta_datain_reg0                                                                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.439      ; 1.079      ;
; 0.419 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0] ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0~porta_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.431      ; 1.072      ;
; 0.426 ; IF_ID_register:IF_REG|N_Bit_Register:PCReg|dffg:\G_NBit_Reg:14:RegI|s_Q                                                                                               ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.444      ; 1.092      ;
; 0.430 ; pc32Bit:PCReg|s_Q[0]                                                                                                                                                  ; IF_ID_register:IF_REG|N_Bit_Register:PCReg|dffg:\G_NBit_Reg:0:RegI|s_Q                                                                                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; pc32Bit:PCReg|s_Q[1]                                                                                                                                                  ; IF_ID_register:IF_REG|N_Bit_Register:PCReg|dffg:\G_NBit_Reg:1:RegI|s_Q                                                                                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.696      ;
; 0.431 ; EX_MEM_register:EX_register|N_Bit_Register:ALUOutreg|dffg:\G_NBit_Reg:2:RegI|s_Q                                                                                      ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_address_reg0                                                                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.433      ; 1.086      ;
; 0.431 ; EX_MEM_register:EX_register|N_Bit_Register:ImemReg|dffg:\G_NBit_Reg:14:RegI|s_Q                                                                                       ; MEM_WB_register:WB_register|N_Bit_Register:ImemReg|dffg:\G_NBit_Reg:14:RegI|s_Q                                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.079      ; 0.696      ;
; 0.435 ; ID_EX_register:ID_register|N_Bit_Register:ImemReg|dffg:\G_NBit_Reg:26:RegI|s_Q                                                                                        ; EX_MEM_register:EX_register|N_Bit_Register:ImemReg|dffg:\G_NBit_Reg:26:RegI|s_Q                                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.701      ;
; 0.460 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0] ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1]                           ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.726      ;
; 0.517 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe3a[1]                         ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0~portb_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.436      ; 1.175      ;
; 0.569 ; pc32Bit:PCReg|s_Q[9]                                                                                                                                                  ; IF_ID_register:IF_REG|N_Bit_Register:PCReg|dffg:\G_NBit_Reg:10:RegI|s_Q                                                                                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.836      ;
; 0.572 ; EX_MEM_register:EX_register|N_Bit_Register:ALUOutreg|dffg:\G_NBit_Reg:14:RegI|s_Q                                                                                     ; EX_MEM_register:EX_register|N_Bit_Register:readrtreg|dffg:\G_NBit_Reg:14:RegI|s_Q                                                                                                               ; iCLK         ; iCLK        ; 0.000        ; 0.096      ; 0.854      ;
; 0.577 ; IF_ID_register:IF_REG|N_Bit_Register:PCReg|dffg:\G_NBit_Reg:0:RegI|s_Q                                                                                                ; pc32Bit:PCReg|s_Q[0]                                                                                                                                                                            ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.843      ;
; 0.586 ; EX_MEM_register:EX_register|N_Bit_Register:ALUOutreg|dffg:\G_NBit_Reg:19:RegI|s_Q                                                                                     ; EX_MEM_register:EX_register|N_Bit_Register:readrtreg|dffg:\G_NBit_Reg:19:RegI|s_Q                                                                                                               ; iCLK         ; iCLK        ; 0.000        ; 0.097      ; 0.869      ;
; 0.588 ; EX_MEM_register:EX_register|N_Bit_Register:ALUOutreg|dffg:\G_NBit_Reg:15:RegI|s_Q                                                                                     ; EX_MEM_register:EX_register|N_Bit_Register:readrtreg|dffg:\G_NBit_Reg:15:RegI|s_Q                                                                                                               ; iCLK         ; iCLK        ; 0.000        ; 0.097      ; 0.871      ;
; 0.590 ; IF_ID_register:IF_REG|N_Bit_Register:PCReg|dffg:\G_NBit_Reg:2:RegI|s_Q                                                                                                ; pc32Bit:PCReg|s_Q[2]                                                                                                                                                                            ; iCLK         ; iCLK        ; 0.000        ; 0.510      ; 1.286      ;
; 0.599 ; pc32Bit:PCReg|s_Q[6]                                                                                                                                                  ; IF_ID_register:IF_REG|N_Bit_Register:PCReg|dffg:\G_NBit_Reg:6:RegI|s_Q                                                                                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.865      ;
; 0.600 ; IF_ID_register:IF_REG|N_Bit_Register:PCReg|dffg:\G_NBit_Reg:18:RegI|s_Q                                                                                               ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.454      ; 1.276      ;
; 0.600 ; EX_MEM_register:EX_register|N_Bit_Register:ImemReg|dffg:\G_NBit_Reg:11:RegI|s_Q                                                                                       ; MEM_WB_register:WB_register|N_Bit_Register:ImemReg|dffg:\G_NBit_Reg:11:RegI|s_Q                                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.866      ;
; 0.601 ; ID_EX_register:ID_register|N_Bit_Register:ImemReg|dffg:\G_NBit_Reg:30:RegI|s_Q                                                                                        ; EX_MEM_register:EX_register|N_Bit_Register:ImemReg|dffg:\G_NBit_Reg:30:RegI|s_Q                                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.867      ;
; 0.601 ; EX_MEM_register:EX_register|N_Bit_Register:ImemReg|dffg:\G_NBit_Reg:17:RegI|s_Q                                                                                       ; MEM_WB_register:WB_register|N_Bit_Register:ImemReg|dffg:\G_NBit_Reg:17:RegI|s_Q                                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.079      ; 0.866      ;
; 0.602 ; EX_MEM_register:EX_register|N_Bit_Register:readrtreg|dffg:\G_NBit_Reg:2:RegI|s_Q                                                                                      ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                     ; iCLK         ; iCLK        ; 0.000        ; 0.430      ; 1.254      ;
; 0.603 ; EX_MEM_register:EX_register|N_Bit_Register:ImemReg|dffg:\G_NBit_Reg:16:RegI|s_Q                                                                                       ; MEM_WB_register:WB_register|N_Bit_Register:ImemReg|dffg:\G_NBit_Reg:16:RegI|s_Q                                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.079      ; 0.868      ;
; 0.604 ; IF_ID_register:IF_REG|N_Bit_Register:PCReg|dffg:\G_NBit_Reg:8:RegI|s_Q                                                                                                ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.443      ; 1.269      ;
; 0.607 ; IF_ID_register:IF_REG|N_Bit_Register:PCReg|dffg:\G_NBit_Reg:10:RegI|s_Q                                                                                               ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.443      ; 1.272      ;
; 0.610 ; IF_ID_register:IF_REG|N_Bit_Register:ImemReg|dffg:\G_NBit_Reg:10:RegI|s_Q                                                                                             ; pc32Bit:PCReg|s_Q[12]                                                                                                                                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.475      ; 1.271      ;
; 0.612 ; IF_ID_register:IF_REG|N_Bit_Register:PCReg|dffg:\G_NBit_Reg:19:RegI|s_Q                                                                                               ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.454      ; 1.288      ;
; 0.614 ; ID_EX_register:ID_register|N_Bit_Register:MemWrreg|dffg:\G_NBit_Reg:0:RegI|s_Q                                                                                        ; EX_MEM_register:EX_register|N_Bit_Register:MemWrreg|dffg:\G_NBit_Reg:0:RegI|s_Q                                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.079      ; 0.879      ;
; 0.615 ; IF_ID_register:IF_REG|N_Bit_Register:PCReg|dffg:\G_NBit_Reg:9:RegI|s_Q                                                                                                ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.443      ; 1.280      ;
; 0.615 ; IF_ID_register:IF_REG|N_Bit_Register:PCReg|dffg:\G_NBit_Reg:11:RegI|s_Q                                                                                               ; pc32Bit:PCReg|s_Q[11]                                                                                                                                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.475      ; 1.276      ;
; 0.617 ; pc32Bit:PCReg|s_Q[9]                                                                                                                                                  ; IF_ID_register:IF_REG|N_Bit_Register:PCReg|dffg:\G_NBit_Reg:9:RegI|s_Q                                                                                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.884      ;
; 0.617 ; EX_MEM_register:EX_register|N_Bit_Register:jalreg|dffg:\G_NBit_Reg:0:RegI|s_Q                                                                                         ; MEM_WB_register:WB_register|N_Bit_Register:jalreg|dffg:\G_NBit_Reg:0:RegI|s_Q                                                                                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.078      ; 0.881      ;
; 0.617 ; ID_EX_register:ID_register|N_Bit_Register:ImemReg|dffg:\G_NBit_Reg:12:RegI|s_Q                                                                                        ; EX_MEM_register:EX_register|N_Bit_Register:ImemReg|dffg:\G_NBit_Reg:12:RegI|s_Q                                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.097      ; 0.900      ;
; 0.627 ; pc32Bit:PCReg|s_Q[21]                                                                                                                                                 ; IF_ID_register:IF_REG|N_Bit_Register:PCReg|dffg:\G_NBit_Reg:22:RegI|s_Q                                                                                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.132      ; 0.945      ;
; 0.631 ; IF_ID_register:IF_REG|N_Bit_Register:PCReg|dffg:\G_NBit_Reg:28:RegI|s_Q                                                                                               ; pc32Bit:PCReg|s_Q[28]                                                                                                                                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.475      ; 1.292      ;
; 0.636 ; EX_MEM_register:EX_register|N_Bit_Register:ALUOutreg|dffg:\G_NBit_Reg:19:RegI|s_Q                                                                                     ; MEM_WB_register:WB_register|N_Bit_Register:ALUOutreg|dffg:\G_NBit_Reg:19:RegI|s_Q                                                                                                               ; iCLK         ; iCLK        ; 0.000        ; 0.097      ; 0.919      ;
; 0.640 ; IF_ID_register:IF_REG|N_Bit_Register:PCReg|dffg:\G_NBit_Reg:15:RegI|s_Q                                                                                               ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.445      ; 1.307      ;
; 0.647 ; EX_MEM_register:EX_register|N_Bit_Register:readrtreg|dffg:\G_NBit_Reg:29:RegI|s_Q                                                                                     ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a23~porta_datain_reg0                                                                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.440      ; 1.309      ;
; 0.652 ; EX_MEM_register:EX_register|N_Bit_Register:readrtreg|dffg:\G_NBit_Reg:21:RegI|s_Q                                                                                     ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a14~porta_datain_reg0                                                                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.436      ; 1.310      ;
; 0.653 ; IF_ID_register:IF_REG|N_Bit_Register:PCReg|dffg:\G_NBit_Reg:13:RegI|s_Q                                                                                               ; pc32Bit:PCReg|s_Q[13]                                                                                                                                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.475      ; 1.314      ;
; 0.655 ; pc32Bit:PCReg|s_Q[21]                                                                                                                                                 ; IF_ID_register:IF_REG|N_Bit_Register:PCReg|dffg:\G_NBit_Reg:21:RegI|s_Q                                                                                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.132      ; 0.973      ;
; 0.660 ; ID_EX_register:ID_register|N_Bit_Register:ImemReg|dffg:\G_NBit_Reg:13:RegI|s_Q                                                                                        ; EX_MEM_register:EX_register|N_Bit_Register:ImemReg|dffg:\G_NBit_Reg:13:RegI|s_Q                                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.079      ; 0.925      ;
; 0.662 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|cntr_p8h:cntr5|counter_reg_bit[0] ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|cntr_p8h:cntr5|counter_reg_bit[0]                           ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.928      ;
; 0.670 ; EX_MEM_register:EX_register|N_Bit_Register:readrtreg|dffg:\G_NBit_Reg:23:RegI|s_Q                                                                                     ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a23~porta_datain_reg0                                                                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.438      ; 1.330      ;
; 0.675 ; EX_MEM_register:EX_register|N_Bit_Register:readrtreg|dffg:\G_NBit_Reg:28:RegI|s_Q                                                                                     ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a23~porta_datain_reg0                                                                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.440      ; 1.337      ;
; 0.675 ; pc32Bit:PCReg|s_Q[2]                                                                                                                                                  ; pc32Bit:PCReg|s_Q[3]                                                                                                                                                                            ; iCLK         ; iCLK        ; 0.000        ; 0.097      ; 0.958      ;
; 0.676 ; IF_ID_register:IF_REG|N_Bit_Register:PCReg|dffg:\G_NBit_Reg:11:RegI|s_Q                                                                                               ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.441      ; 1.339      ;
; 0.699 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1] ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]                           ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.965      ;
; 0.702 ; IF_ID_register:IF_REG|N_Bit_Register:PCReg|dffg:\G_NBit_Reg:16:RegI|s_Q                                                                                               ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.445      ; 1.369      ;
; 0.705 ; EX_MEM_register:EX_register|N_Bit_Register:ALUOutreg|dffg:\G_NBit_Reg:3:RegI|s_Q                                                                                      ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a23~porta_address_reg0                                                                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.465      ; 1.392      ;
; 0.714 ; IF_ID_register:IF_REG|N_Bit_Register:PCReg|dffg:\G_NBit_Reg:13:RegI|s_Q                                                                                               ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.444      ; 1.380      ;
; 0.715 ; EX_MEM_register:EX_register|N_Bit_Register:ALUOutreg|dffg:\G_NBit_Reg:2:RegI|s_Q                                                                                      ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a5~porta_address_reg0                                                                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.439      ; 1.376      ;
; 0.716 ; EX_MEM_register:EX_register|N_Bit_Register:ALUOutreg|dffg:\G_NBit_Reg:3:RegI|s_Q                                                                                      ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a5~porta_address_reg0                                                                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.447      ; 1.385      ;
; 0.719 ; IF_ID_register:IF_REG|N_Bit_Register:PCReg|dffg:\G_NBit_Reg:12:RegI|s_Q                                                                                               ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.441      ; 1.382      ;
; 0.723 ; IF_ID_register:IF_REG|N_Bit_Register:PCReg|dffg:\G_NBit_Reg:1:RegI|s_Q                                                                                                ; pc32Bit:PCReg|s_Q[1]                                                                                                                                                                            ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.989      ;
; 0.731 ; IF_ID_register:IF_REG|N_Bit_Register:PCReg|dffg:\G_NBit_Reg:16:RegI|s_Q                                                                                               ; pc32Bit:PCReg|s_Q[16]                                                                                                                                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.475      ; 1.392      ;
; 0.731 ; EX_MEM_register:EX_register|N_Bit_Register:ALUOutreg|dffg:\G_NBit_Reg:3:RegI|s_Q                                                                                      ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_address_reg0                                                                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.441      ; 1.394      ;
; 0.732 ; IF_ID_register:IF_REG|N_Bit_Register:PCReg|dffg:\G_NBit_Reg:30:RegI|s_Q                                                                                               ; pc32Bit:PCReg|s_Q[30]                                                                                                                                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.474      ; 1.392      ;
; 0.735 ; EX_MEM_register:EX_register|N_Bit_Register:ALUOutreg|dffg:\G_NBit_Reg:5:RegI|s_Q                                                                                      ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_address_reg0                                                                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.410      ; 1.367      ;
; 0.738 ; EX_MEM_register:EX_register|N_Bit_Register:ALUOutreg|dffg:\G_NBit_Reg:3:RegI|s_Q                                                                                      ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a14~porta_address_reg0                                                                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.459      ; 1.419      ;
; 0.746 ; IF_ID_register:IF_REG|N_Bit_Register:PCReg|dffg:\G_NBit_Reg:29:RegI|s_Q                                                                                               ; pc32Bit:PCReg|s_Q[29]                                                                                                                                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.475      ; 1.407      ;
; 0.751 ; IF_ID_register:IF_REG|N_Bit_Register:PCReg|dffg:\G_NBit_Reg:22:RegI|s_Q                                                                                               ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; -0.004     ; 0.969      ;
; 0.754 ; IF_ID_register:IF_REG|N_Bit_Register:PCReg|dffg:\G_NBit_Reg:21:RegI|s_Q                                                                                               ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; -0.004     ; 0.972      ;
; 0.756 ; pc32Bit:PCReg|s_Q[21]                                                                                                                                                 ; IF_ID_register:IF_REG|N_Bit_Register:PCReg|dffg:\G_NBit_Reg:23:RegI|s_Q                                                                                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.132      ; 1.074      ;
; 0.757 ; EX_MEM_register:EX_register|N_Bit_Register:readrtreg|dffg:\G_NBit_Reg:17:RegI|s_Q                                                                                     ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a14~porta_datain_reg0                                                                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.436      ; 1.415      ;
; 0.758 ; EX_MEM_register:EX_register|N_Bit_Register:ALUOutreg|dffg:\G_NBit_Reg:2:RegI|s_Q                                                                                      ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a23~porta_address_reg0                                                                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.457      ; 1.437      ;
; 0.768 ; EX_MEM_register:EX_register|N_Bit_Register:readrtreg|dffg:\G_NBit_Reg:19:RegI|s_Q                                                                                     ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a14~porta_datain_reg0                                                                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.026      ; 1.016      ;
; 0.770 ; IF_ID_register:IF_REG|N_Bit_Register:PCReg|dffg:\G_NBit_Reg:19:RegI|s_Q                                                                                               ; pc32Bit:PCReg|s_Q[19]                                                                                                                                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.507      ; 1.463      ;
; 0.773 ; ID_EX_register:ID_register|N_Bit_Register:ImemReg|dffg:\G_NBit_Reg:27:RegI|s_Q                                                                                        ; EX_MEM_register:EX_register|N_Bit_Register:ImemReg|dffg:\G_NBit_Reg:27:RegI|s_Q                                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 1.039      ;
; 0.790 ; EX_MEM_register:EX_register|N_Bit_Register:readrtreg|dffg:\G_NBit_Reg:15:RegI|s_Q                                                                                     ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a14~porta_datain_reg0                                                                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.028      ; 1.040      ;
; 0.790 ; EX_MEM_register:EX_register|N_Bit_Register:readrtreg|dffg:\G_NBit_Reg:18:RegI|s_Q                                                                                     ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a14~porta_datain_reg0                                                                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.026      ; 1.038      ;
; 0.792 ; ID_EX_register:ID_register|N_Bit_Register:ImemReg|dffg:\G_NBit_Reg:28:RegI|s_Q                                                                                        ; EX_MEM_register:EX_register|N_Bit_Register:ImemReg|dffg:\G_NBit_Reg:28:RegI|s_Q                                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 1.058      ;
; 0.794 ; EX_MEM_register:EX_register|N_Bit_Register:readrtreg|dffg:\G_NBit_Reg:3:RegI|s_Q                                                                                      ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                     ; iCLK         ; iCLK        ; 0.000        ; 0.003      ; 1.019      ;
; 0.795 ; EX_MEM_register:EX_register|N_Bit_Register:readrtreg|dffg:\G_NBit_Reg:25:RegI|s_Q                                                                                     ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a23~porta_datain_reg0                                                                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.004      ; 1.021      ;
; 0.798 ; EX_MEM_register:EX_register|N_Bit_Register:readrtreg|dffg:\G_NBit_Reg:14:RegI|s_Q                                                                                     ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a14~porta_datain_reg0                                                                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.031      ; 1.051      ;
; 0.807 ; EX_MEM_register:EX_register|N_Bit_Register:ImemReg|dffg:\G_NBit_Reg:20:RegI|s_Q                                                                                       ; MEM_WB_register:WB_register|N_Bit_Register:ImemReg|dffg:\G_NBit_Reg:20:RegI|s_Q                                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.078      ; 1.071      ;
; 0.809 ; pc32Bit:PCReg|s_Q[31]                                                                                                                                                 ; IF_ID_register:IF_REG|N_Bit_Register:PCReg|dffg:\G_NBit_Reg:31:RegI|s_Q                                                                                                                         ; iCLK         ; iCLK        ; 0.000        ; -0.300     ; 0.695      ;
; 0.822 ; IF_ID_register:IF_REG|N_Bit_Register:PCReg|dffg:\G_NBit_Reg:31:RegI|s_Q                                                                                               ; pc32Bit:PCReg|s_Q[31]                                                                                                                                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.474      ; 1.482      ;
; 0.822 ; EX_MEM_register:EX_register|N_Bit_Register:ALUOutreg|dffg:\G_NBit_Reg:10:RegI|s_Q                                                                                     ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a14~porta_address_reg0                                                                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.029      ; 1.073      ;
; 0.823 ; ID_EX_register:ID_register|N_Bit_Register:ImemReg|dffg:\G_NBit_Reg:11:RegI|s_Q                                                                                        ; EX_MEM_register:EX_register|N_Bit_Register:ImemReg|dffg:\G_NBit_Reg:11:RegI|s_Q                                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 1.089      ;
; 0.829 ; pc32Bit:PCReg|s_Q[12]                                                                                                                                                 ; IF_ID_register:IF_REG|N_Bit_Register:PCReg|dffg:\G_NBit_Reg:12:RegI|s_Q                                                                                                                         ; iCLK         ; iCLK        ; 0.000        ; -0.299     ; 0.716      ;
; 0.833 ; IF_ID_register:IF_REG|N_Bit_Register:PCReg|dffg:\G_NBit_Reg:31:RegI|s_Q                                                                                               ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.460      ; 1.515      ;
; 0.838 ; ID_EX_register:ID_register|N_Bit_Register:jalreg|dffg:\G_NBit_Reg:0:RegI|s_Q                                                                                          ; EX_MEM_register:EX_register|N_Bit_Register:jalreg|dffg:\G_NBit_Reg:0:RegI|s_Q                                                                                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.079      ; 1.103      ;
; 0.838 ; MEM_WB_register:WB_register|N_Bit_Register:ALUOutreg|dffg:\G_NBit_Reg:14:RegI|s_Q                                                                                     ; EX_MEM_register:EX_register|N_Bit_Register:readrtreg|dffg:\G_NBit_Reg:14:RegI|s_Q                                                                                                               ; iCLK         ; iCLK        ; 0.000        ; 0.512      ; 1.536      ;
; 0.839 ; IF_ID_register:IF_REG|N_Bit_Register:PCReg|dffg:\G_NBit_Reg:10:RegI|s_Q                                                                                               ; pc32Bit:PCReg|s_Q[10]                                                                                                                                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.512      ; 1.537      ;
; 0.839 ; EX_MEM_register:EX_register|N_Bit_Register:ALUOutreg|dffg:\G_NBit_Reg:11:RegI|s_Q                                                                                     ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a23~porta_address_reg0                                                                                                   ; iCLK         ; iCLK        ; 0.000        ; -0.001     ; 1.060      ;
; 0.841 ; pc32Bit:PCReg|s_Q[24]                                                                                                                                                 ; IF_ID_register:IF_REG|N_Bit_Register:PCReg|dffg:\G_NBit_Reg:25:RegI|s_Q                                                                                                                         ; iCLK         ; iCLK        ; 0.000        ; -0.305     ; 0.722      ;
; 0.846 ; IF_ID_register:IF_REG|N_Bit_Register:PCReg|dffg:\G_NBit_Reg:28:RegI|s_Q                                                                                               ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.460      ; 1.528      ;
; 0.846 ; pc32Bit:PCReg|s_Q[24]                                                                                                                                                 ; IF_ID_register:IF_REG|N_Bit_Register:PCReg|dffg:\G_NBit_Reg:24:RegI|s_Q                                                                                                                         ; iCLK         ; iCLK        ; 0.000        ; -0.305     ; 0.727      ;
; 0.850 ; pc32Bit:PCReg|s_Q[19]                                                                                                                                                 ; IF_ID_register:IF_REG|N_Bit_Register:PCReg|dffg:\G_NBit_Reg:19:RegI|s_Q                                                                                                                         ; iCLK         ; iCLK        ; 0.000        ; -0.330     ; 0.706      ;
; 0.852 ; pc32Bit:PCReg|s_Q[23]                                                                                                                                                 ; IF_ID_register:IF_REG|N_Bit_Register:PCReg|dffg:\G_NBit_Reg:23:RegI|s_Q                                                                                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.132      ; 1.170      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'iCLK'                                                                                                                                                                                                                                                                                                                                                                   ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                 ; To Node                                                                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 17.682 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0  ; iCLK         ; iCLK        ; 20.000       ; 0.243      ; 2.483      ;
; 17.682 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a1  ; iCLK         ; iCLK        ; 20.000       ; 0.243      ; 2.483      ;
; 17.682 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a2  ; iCLK         ; iCLK        ; 20.000       ; 0.243      ; 2.483      ;
; 17.682 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a3  ; iCLK         ; iCLK        ; 20.000       ; 0.243      ; 2.483      ;
; 17.682 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a4  ; iCLK         ; iCLK        ; 20.000       ; 0.243      ; 2.483      ;
; 17.682 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a5  ; iCLK         ; iCLK        ; 20.000       ; 0.243      ; 2.483      ;
; 17.682 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a6  ; iCLK         ; iCLK        ; 20.000       ; 0.243      ; 2.483      ;
; 17.682 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a7  ; iCLK         ; iCLK        ; 20.000       ; 0.243      ; 2.483      ;
; 17.682 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a8  ; iCLK         ; iCLK        ; 20.000       ; 0.243      ; 2.483      ;
; 17.682 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a9  ; iCLK         ; iCLK        ; 20.000       ; 0.243      ; 2.483      ;
; 17.682 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a10 ; iCLK         ; iCLK        ; 20.000       ; 0.243      ; 2.483      ;
; 17.682 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a11 ; iCLK         ; iCLK        ; 20.000       ; 0.243      ; 2.483      ;
; 17.682 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a12 ; iCLK         ; iCLK        ; 20.000       ; 0.243      ; 2.483      ;
; 17.682 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a13 ; iCLK         ; iCLK        ; 20.000       ; 0.243      ; 2.483      ;
; 17.682 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a14 ; iCLK         ; iCLK        ; 20.000       ; 0.243      ; 2.483      ;
; 17.682 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a15 ; iCLK         ; iCLK        ; 20.000       ; 0.243      ; 2.483      ;
; 17.682 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a16 ; iCLK         ; iCLK        ; 20.000       ; 0.243      ; 2.483      ;
; 17.682 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a17 ; iCLK         ; iCLK        ; 20.000       ; 0.243      ; 2.483      ;
; 17.682 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a18 ; iCLK         ; iCLK        ; 20.000       ; 0.243      ; 2.483      ;
; 17.682 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a19 ; iCLK         ; iCLK        ; 20.000       ; 0.243      ; 2.483      ;
; 17.682 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a20 ; iCLK         ; iCLK        ; 20.000       ; 0.243      ; 2.483      ;
; 17.682 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a21 ; iCLK         ; iCLK        ; 20.000       ; 0.243      ; 2.483      ;
; 17.682 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a22 ; iCLK         ; iCLK        ; 20.000       ; 0.243      ; 2.483      ;
; 17.682 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a23 ; iCLK         ; iCLK        ; 20.000       ; 0.243      ; 2.483      ;
; 17.682 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a24 ; iCLK         ; iCLK        ; 20.000       ; 0.243      ; 2.483      ;
; 17.682 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a25 ; iCLK         ; iCLK        ; 20.000       ; 0.243      ; 2.483      ;
; 17.682 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a26 ; iCLK         ; iCLK        ; 20.000       ; 0.243      ; 2.483      ;
; 17.682 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a27 ; iCLK         ; iCLK        ; 20.000       ; 0.243      ; 2.483      ;
; 17.682 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a28 ; iCLK         ; iCLK        ; 20.000       ; 0.243      ; 2.483      ;
; 17.682 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a29 ; iCLK         ; iCLK        ; 20.000       ; 0.243      ; 2.483      ;
; 17.682 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a30 ; iCLK         ; iCLK        ; 20.000       ; 0.243      ; 2.483      ;
; 17.682 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a31 ; iCLK         ; iCLK        ; 20.000       ; 0.243      ; 2.483      ;
; 17.682 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a32 ; iCLK         ; iCLK        ; 20.000       ; 0.243      ; 2.483      ;
; 17.682 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a33 ; iCLK         ; iCLK        ; 20.000       ; 0.243      ; 2.483      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'iCLK'                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                 ; To Node                                                                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.726 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0  ; iCLK         ; iCLK        ; 0.000        ; 0.397      ; 2.309      ;
; 1.726 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a1  ; iCLK         ; iCLK        ; 0.000        ; 0.397      ; 2.309      ;
; 1.726 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a2  ; iCLK         ; iCLK        ; 0.000        ; 0.397      ; 2.309      ;
; 1.726 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a3  ; iCLK         ; iCLK        ; 0.000        ; 0.397      ; 2.309      ;
; 1.726 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a4  ; iCLK         ; iCLK        ; 0.000        ; 0.397      ; 2.309      ;
; 1.726 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a5  ; iCLK         ; iCLK        ; 0.000        ; 0.397      ; 2.309      ;
; 1.726 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a6  ; iCLK         ; iCLK        ; 0.000        ; 0.397      ; 2.309      ;
; 1.726 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a7  ; iCLK         ; iCLK        ; 0.000        ; 0.397      ; 2.309      ;
; 1.726 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a8  ; iCLK         ; iCLK        ; 0.000        ; 0.397      ; 2.309      ;
; 1.726 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a9  ; iCLK         ; iCLK        ; 0.000        ; 0.397      ; 2.309      ;
; 1.726 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a10 ; iCLK         ; iCLK        ; 0.000        ; 0.397      ; 2.309      ;
; 1.726 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a11 ; iCLK         ; iCLK        ; 0.000        ; 0.397      ; 2.309      ;
; 1.726 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a12 ; iCLK         ; iCLK        ; 0.000        ; 0.397      ; 2.309      ;
; 1.726 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a13 ; iCLK         ; iCLK        ; 0.000        ; 0.397      ; 2.309      ;
; 1.726 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a14 ; iCLK         ; iCLK        ; 0.000        ; 0.397      ; 2.309      ;
; 1.726 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a15 ; iCLK         ; iCLK        ; 0.000        ; 0.397      ; 2.309      ;
; 1.726 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a16 ; iCLK         ; iCLK        ; 0.000        ; 0.397      ; 2.309      ;
; 1.726 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a17 ; iCLK         ; iCLK        ; 0.000        ; 0.397      ; 2.309      ;
; 1.726 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a18 ; iCLK         ; iCLK        ; 0.000        ; 0.397      ; 2.309      ;
; 1.726 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a19 ; iCLK         ; iCLK        ; 0.000        ; 0.397      ; 2.309      ;
; 1.726 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a20 ; iCLK         ; iCLK        ; 0.000        ; 0.397      ; 2.309      ;
; 1.726 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a21 ; iCLK         ; iCLK        ; 0.000        ; 0.397      ; 2.309      ;
; 1.726 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a22 ; iCLK         ; iCLK        ; 0.000        ; 0.397      ; 2.309      ;
; 1.726 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a23 ; iCLK         ; iCLK        ; 0.000        ; 0.397      ; 2.309      ;
; 1.726 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a24 ; iCLK         ; iCLK        ; 0.000        ; 0.397      ; 2.309      ;
; 1.726 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a25 ; iCLK         ; iCLK        ; 0.000        ; 0.397      ; 2.309      ;
; 1.726 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a26 ; iCLK         ; iCLK        ; 0.000        ; 0.397      ; 2.309      ;
; 1.726 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a27 ; iCLK         ; iCLK        ; 0.000        ; 0.397      ; 2.309      ;
; 1.726 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a28 ; iCLK         ; iCLK        ; 0.000        ; 0.397      ; 2.309      ;
; 1.726 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a29 ; iCLK         ; iCLK        ; 0.000        ; 0.397      ; 2.309      ;
; 1.726 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a30 ; iCLK         ; iCLK        ; 0.000        ; 0.397      ; 2.309      ;
; 1.726 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a31 ; iCLK         ; iCLK        ; 0.000        ; 0.397      ; 2.309      ;
; 1.726 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a32 ; iCLK         ; iCLK        ; 0.000        ; 0.397      ; 2.309      ;
; 1.726 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a33 ; iCLK         ; iCLK        ; 0.000        ; 0.397      ; 2.309      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+-------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary               ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 42.37 MHz ; 42.37 MHz       ; iCLK       ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; iCLK  ; -3.602 ; -84.953           ;
+-------+--------+-------------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; iCLK  ; 0.339 ; 0.000             ;
+-------+-------+-------------------+


+---------------------------------------+
; Slow 1200mV 0C Model Recovery Summary ;
+-------+--------+----------------------+
; Clock ; Slack  ; End Point TNS        ;
+-------+--------+----------------------+
; iCLK  ; 17.877 ; 0.000                ;
+-------+--------+----------------------+


+--------------------------------------+
; Slow 1200mV 0C Model Removal Summary ;
+-------+-------+----------------------+
; Clock ; Slack ; End Point TNS        ;
+-------+-------+----------------------+
; iCLK  ; 1.558 ; 0.000                ;
+-------+-------+----------------------+


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+-------+----------------------------------+
; Clock ; Slack ; End Point TNS                    ;
+-------+-------+----------------------------------+
; iCLK  ; 9.644 ; 0.000                            ;
+-------+-------+----------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'iCLK'                                                                                                                                                                                                                                                  ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                    ; To Node               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+--------------+-------------+--------------+------------+------------+
; -3.602 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg                                                                                       ; pc32Bit:PCReg|s_Q[7]  ; iCLK         ; iCLK        ; 20.000       ; -0.360     ; 23.241     ;
; -3.471 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg                                                                                       ; pc32Bit:PCReg|s_Q[8]  ; iCLK         ; iCLK        ; 20.000       ; -0.357     ; 23.113     ;
; -3.354 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg                                                                                       ; pc32Bit:PCReg|s_Q[11] ; iCLK         ; iCLK        ; 20.000       ; -0.009     ; 23.344     ;
; -3.279 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg                                                                                       ; pc32Bit:PCReg|s_Q[6]  ; iCLK         ; iCLK        ; 20.000       ; -0.360     ; 22.918     ;
; -3.243 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg                                                                                       ; pc32Bit:PCReg|s_Q[17] ; iCLK         ; iCLK        ; 20.000       ; -0.013     ; 23.229     ;
; -3.225 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg                                                                                       ; pc32Bit:PCReg|s_Q[13] ; iCLK         ; iCLK        ; 20.000       ; -0.012     ; 23.212     ;
; -3.141 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg                                                                                       ; pc32Bit:PCReg|s_Q[5]  ; iCLK         ; iCLK        ; 20.000       ; 0.011      ; 23.151     ;
; -3.141 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg                                                                                       ; pc32Bit:PCReg|s_Q[9]  ; iCLK         ; iCLK        ; 20.000       ; -0.357     ; 22.783     ;
; -3.107 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg                                                                                       ; pc32Bit:PCReg|s_Q[14] ; iCLK         ; iCLK        ; 20.000       ; -0.012     ; 23.094     ;
; -3.068 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg                                                                                       ; pc32Bit:PCReg|s_Q[20] ; iCLK         ; iCLK        ; 20.000       ; 0.007      ; 23.074     ;
; -3.061 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg                                                                                       ; pc32Bit:PCReg|s_Q[23] ; iCLK         ; iCLK        ; 20.000       ; 0.022      ; 23.082     ;
; -3.059 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg                                                                                       ; pc32Bit:PCReg|s_Q[18] ; iCLK         ; iCLK        ; 20.000       ; 0.007      ; 23.065     ;
; -3.026 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg                                                                                       ; pc32Bit:PCReg|s_Q[4]  ; iCLK         ; iCLK        ; 20.000       ; 0.011      ; 23.036     ;
; -3.024 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg                                                                                       ; pc32Bit:PCReg|s_Q[12] ; iCLK         ; iCLK        ; 20.000       ; -0.009     ; 23.014     ;
; -3.012 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg                                                                                       ; pc32Bit:PCReg|s_Q[25] ; iCLK         ; iCLK        ; 20.000       ; -0.018     ; 22.993     ;
; -2.995 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg                                                                                       ; pc32Bit:PCReg|s_Q[27] ; iCLK         ; iCLK        ; 20.000       ; -0.028     ; 22.966     ;
; -2.917 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg                                                                                       ; pc32Bit:PCReg|s_Q[16] ; iCLK         ; iCLK        ; 20.000       ; -0.013     ; 22.903     ;
; -2.896 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg                                                                                       ; pc32Bit:PCReg|s_Q[3]  ; iCLK         ; iCLK        ; 20.000       ; 0.001      ; 22.896     ;
; -2.895 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg                                                                                       ; pc32Bit:PCReg|s_Q[2]  ; iCLK         ; iCLK        ; 20.000       ; 0.001      ; 22.895     ;
; -2.845 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg                                                                                       ; pc32Bit:PCReg|s_Q[10] ; iCLK         ; iCLK        ; 20.000       ; 0.024      ; 22.868     ;
; -2.816 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg                                                                                       ; pc32Bit:PCReg|s_Q[26] ; iCLK         ; iCLK        ; 20.000       ; -0.022     ; 22.793     ;
; -2.793 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg                                                                                       ; pc32Bit:PCReg|s_Q[15] ; iCLK         ; iCLK        ; 20.000       ; -0.013     ; 22.779     ;
; -2.664 ; EX_MEM_register:EX_register|N_Bit_Register:RegWRAddressReg|dffg:\G_NBit_Reg:0:RegI|s_Q                                                                                       ; pc32Bit:PCReg|s_Q[7]  ; iCLK         ; iCLK        ; 20.000       ; -0.052     ; 22.611     ;
; -2.533 ; EX_MEM_register:EX_register|N_Bit_Register:RegWRAddressReg|dffg:\G_NBit_Reg:0:RegI|s_Q                                                                                       ; pc32Bit:PCReg|s_Q[8]  ; iCLK         ; iCLK        ; 20.000       ; -0.049     ; 22.483     ;
; -2.495 ; EX_MEM_register:EX_register|N_Bit_Register:RegWRAddressReg|dffg:\G_NBit_Reg:1:RegI|s_Q                                                                                       ; pc32Bit:PCReg|s_Q[7]  ; iCLK         ; iCLK        ; 20.000       ; -0.052     ; 22.442     ;
; -2.416 ; EX_MEM_register:EX_register|N_Bit_Register:RegWRAddressReg|dffg:\G_NBit_Reg:0:RegI|s_Q                                                                                       ; pc32Bit:PCReg|s_Q[11] ; iCLK         ; iCLK        ; 20.000       ; 0.299      ; 22.714     ;
; -2.403 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg                                                                                       ; pc32Bit:PCReg|s_Q[19] ; iCLK         ; iCLK        ; 20.000       ; 0.007      ; 22.409     ;
; -2.399 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg                                                                                       ; pc32Bit:PCReg|s_Q[21] ; iCLK         ; iCLK        ; 20.000       ; 0.022      ; 22.420     ;
; -2.364 ; EX_MEM_register:EX_register|N_Bit_Register:RegWRAddressReg|dffg:\G_NBit_Reg:1:RegI|s_Q                                                                                       ; pc32Bit:PCReg|s_Q[8]  ; iCLK         ; iCLK        ; 20.000       ; -0.049     ; 22.314     ;
; -2.341 ; EX_MEM_register:EX_register|N_Bit_Register:RegWRAddressReg|dffg:\G_NBit_Reg:0:RegI|s_Q                                                                                       ; pc32Bit:PCReg|s_Q[6]  ; iCLK         ; iCLK        ; 20.000       ; -0.052     ; 22.288     ;
; -2.340 ; EX_MEM_register:EX_register|N_Bit_Register:RegWRAddressReg|dffg:\G_NBit_Reg:2:RegI|s_Q                                                                                       ; pc32Bit:PCReg|s_Q[7]  ; iCLK         ; iCLK        ; 20.000       ; -0.052     ; 22.287     ;
; -2.305 ; EX_MEM_register:EX_register|N_Bit_Register:RegWRAddressReg|dffg:\G_NBit_Reg:0:RegI|s_Q                                                                                       ; pc32Bit:PCReg|s_Q[17] ; iCLK         ; iCLK        ; 20.000       ; 0.295      ; 22.599     ;
; -2.300 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg                                                                                       ; pc32Bit:PCReg|s_Q[28] ; iCLK         ; iCLK        ; 20.000       ; -0.028     ; 22.271     ;
; -2.298 ; ID_EX_register:ID_register|N_Bit_Register:ImemReg|dffg:\G_NBit_Reg:16:RegI|s_Q                                                                                               ; pc32Bit:PCReg|s_Q[7]  ; iCLK         ; iCLK        ; 20.000       ; -0.052     ; 22.245     ;
; -2.292 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg                                                                                       ; pc32Bit:PCReg|s_Q[30] ; iCLK         ; iCLK        ; 20.000       ; -0.028     ; 22.263     ;
; -2.287 ; EX_MEM_register:EX_register|N_Bit_Register:RegWRAddressReg|dffg:\G_NBit_Reg:0:RegI|s_Q                                                                                       ; pc32Bit:PCReg|s_Q[13] ; iCLK         ; iCLK        ; 20.000       ; 0.296      ; 22.582     ;
; -2.285 ; ID_EX_register:ID_register|N_Bit_Register:ImemReg|dffg:\G_NBit_Reg:18:RegI|s_Q                                                                                               ; pc32Bit:PCReg|s_Q[7]  ; iCLK         ; iCLK        ; 20.000       ; -0.050     ; 22.234     ;
; -2.282 ; ID_EX_register:ID_register|N_Bit_Register:ImemReg|dffg:\G_NBit_Reg:17:RegI|s_Q                                                                                               ; pc32Bit:PCReg|s_Q[7]  ; iCLK         ; iCLK        ; 20.000       ; -0.052     ; 22.229     ;
; -2.258 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0 ; pc32Bit:PCReg|s_Q[7]  ; iCLK         ; iCLK        ; 20.000       ; -0.359     ; 21.898     ;
; -2.247 ; EX_MEM_register:EX_register|N_Bit_Register:RegWRAddressReg|dffg:\G_NBit_Reg:1:RegI|s_Q                                                                                       ; pc32Bit:PCReg|s_Q[11] ; iCLK         ; iCLK        ; 20.000       ; 0.299      ; 22.545     ;
; -2.231 ; MEM_WB_register:WB_register|N_Bit_Register:RegWRAddressReg|dffg:\G_NBit_Reg:1:RegI|s_Q                                                                                       ; pc32Bit:PCReg|s_Q[7]  ; iCLK         ; iCLK        ; 20.000       ; -0.050     ; 22.180     ;
; -2.223 ; EX_MEM_register:EX_register|N_Bit_Register:RegWRAddressReg|dffg:\G_NBit_Reg:3:RegI|s_Q                                                                                       ; pc32Bit:PCReg|s_Q[7]  ; iCLK         ; iCLK        ; 20.000       ; -0.052     ; 22.170     ;
; -2.209 ; EX_MEM_register:EX_register|N_Bit_Register:RegWRAddressReg|dffg:\G_NBit_Reg:2:RegI|s_Q                                                                                       ; pc32Bit:PCReg|s_Q[8]  ; iCLK         ; iCLK        ; 20.000       ; -0.049     ; 22.159     ;
; -2.203 ; EX_MEM_register:EX_register|N_Bit_Register:RegWRAddressReg|dffg:\G_NBit_Reg:0:RegI|s_Q                                                                                       ; pc32Bit:PCReg|s_Q[9]  ; iCLK         ; iCLK        ; 20.000       ; -0.049     ; 22.153     ;
; -2.203 ; EX_MEM_register:EX_register|N_Bit_Register:RegWRAddressReg|dffg:\G_NBit_Reg:0:RegI|s_Q                                                                                       ; pc32Bit:PCReg|s_Q[5]  ; iCLK         ; iCLK        ; 20.000       ; 0.319      ; 22.521     ;
; -2.200 ; ID_EX_register:ID_register|N_Bit_Register:ImemReg|dffg:\G_NBit_Reg:23:RegI|s_Q                                                                                               ; pc32Bit:PCReg|s_Q[7]  ; iCLK         ; iCLK        ; 20.000       ; -0.446     ; 21.753     ;
; -2.195 ; MEM_WB_register:WB_register|N_Bit_Register:RegWRAddressReg|dffg:\G_NBit_Reg:0:RegI|s_Q                                                                                       ; pc32Bit:PCReg|s_Q[7]  ; iCLK         ; iCLK        ; 20.000       ; -0.050     ; 22.144     ;
; -2.175 ; EX_MEM_register:EX_register|N_Bit_Register:RegWRAddressReg|dffg:\G_NBit_Reg:4:RegI|s_Q                                                                                       ; pc32Bit:PCReg|s_Q[7]  ; iCLK         ; iCLK        ; 20.000       ; -0.446     ; 21.728     ;
; -2.172 ; EX_MEM_register:EX_register|N_Bit_Register:RegWRAddressReg|dffg:\G_NBit_Reg:1:RegI|s_Q                                                                                       ; pc32Bit:PCReg|s_Q[6]  ; iCLK         ; iCLK        ; 20.000       ; -0.052     ; 22.119     ;
; -2.172 ; ID_EX_register:ID_register|N_Bit_Register:ImemReg|dffg:\G_NBit_Reg:19:RegI|s_Q                                                                                               ; pc32Bit:PCReg|s_Q[7]  ; iCLK         ; iCLK        ; 20.000       ; -0.445     ; 21.726     ;
; -2.169 ; EX_MEM_register:EX_register|N_Bit_Register:RegWRAddressReg|dffg:\G_NBit_Reg:0:RegI|s_Q                                                                                       ; pc32Bit:PCReg|s_Q[14] ; iCLK         ; iCLK        ; 20.000       ; 0.296      ; 22.464     ;
; -2.167 ; ID_EX_register:ID_register|N_Bit_Register:ImemReg|dffg:\G_NBit_Reg:16:RegI|s_Q                                                                                               ; pc32Bit:PCReg|s_Q[8]  ; iCLK         ; iCLK        ; 20.000       ; -0.049     ; 22.117     ;
; -2.154 ; ID_EX_register:ID_register|N_Bit_Register:ImemReg|dffg:\G_NBit_Reg:18:RegI|s_Q                                                                                               ; pc32Bit:PCReg|s_Q[8]  ; iCLK         ; iCLK        ; 20.000       ; -0.047     ; 22.106     ;
; -2.151 ; ID_EX_register:ID_register|N_Bit_Register:ImemReg|dffg:\G_NBit_Reg:17:RegI|s_Q                                                                                               ; pc32Bit:PCReg|s_Q[8]  ; iCLK         ; iCLK        ; 20.000       ; -0.049     ; 22.101     ;
; -2.136 ; EX_MEM_register:EX_register|N_Bit_Register:RegWRAddressReg|dffg:\G_NBit_Reg:1:RegI|s_Q                                                                                       ; pc32Bit:PCReg|s_Q[17] ; iCLK         ; iCLK        ; 20.000       ; 0.295      ; 22.430     ;
; -2.130 ; EX_MEM_register:EX_register|N_Bit_Register:RegWRAddressReg|dffg:\G_NBit_Reg:0:RegI|s_Q                                                                                       ; pc32Bit:PCReg|s_Q[20] ; iCLK         ; iCLK        ; 20.000       ; 0.315      ; 22.444     ;
; -2.127 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0 ; pc32Bit:PCReg|s_Q[8]  ; iCLK         ; iCLK        ; 20.000       ; -0.356     ; 21.770     ;
; -2.123 ; EX_MEM_register:EX_register|N_Bit_Register:RegWRAddressReg|dffg:\G_NBit_Reg:0:RegI|s_Q                                                                                       ; pc32Bit:PCReg|s_Q[23] ; iCLK         ; iCLK        ; 20.000       ; 0.330      ; 22.452     ;
; -2.123 ; MEM_WB_register:WB_register|N_Bit_Register:RegWRAddressReg|dffg:\G_NBit_Reg:3:RegI|s_Q                                                                                       ; pc32Bit:PCReg|s_Q[7]  ; iCLK         ; iCLK        ; 20.000       ; -0.050     ; 22.072     ;
; -2.121 ; EX_MEM_register:EX_register|N_Bit_Register:RegWRAddressReg|dffg:\G_NBit_Reg:0:RegI|s_Q                                                                                       ; pc32Bit:PCReg|s_Q[18] ; iCLK         ; iCLK        ; 20.000       ; 0.315      ; 22.435     ;
; -2.118 ; EX_MEM_register:EX_register|N_Bit_Register:RegWRAddressReg|dffg:\G_NBit_Reg:1:RegI|s_Q                                                                                       ; pc32Bit:PCReg|s_Q[13] ; iCLK         ; iCLK        ; 20.000       ; 0.296      ; 22.413     ;
; -2.102 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg                                                                                       ; pc32Bit:PCReg|s_Q[24] ; iCLK         ; iCLK        ; 20.000       ; -0.022     ; 22.079     ;
; -2.100 ; MEM_WB_register:WB_register|N_Bit_Register:RegWRAddressReg|dffg:\G_NBit_Reg:1:RegI|s_Q                                                                                       ; pc32Bit:PCReg|s_Q[8]  ; iCLK         ; iCLK        ; 20.000       ; -0.047     ; 22.052     ;
; -2.092 ; EX_MEM_register:EX_register|N_Bit_Register:RegWRAddressReg|dffg:\G_NBit_Reg:3:RegI|s_Q                                                                                       ; pc32Bit:PCReg|s_Q[8]  ; iCLK         ; iCLK        ; 20.000       ; -0.049     ; 22.042     ;
; -2.092 ; EX_MEM_register:EX_register|N_Bit_Register:RegWRAddressReg|dffg:\G_NBit_Reg:2:RegI|s_Q                                                                                       ; pc32Bit:PCReg|s_Q[11] ; iCLK         ; iCLK        ; 20.000       ; 0.299      ; 22.390     ;
; -2.088 ; EX_MEM_register:EX_register|N_Bit_Register:RegWRAddressReg|dffg:\G_NBit_Reg:0:RegI|s_Q                                                                                       ; pc32Bit:PCReg|s_Q[4]  ; iCLK         ; iCLK        ; 20.000       ; 0.319      ; 22.406     ;
; -2.086 ; EX_MEM_register:EX_register|N_Bit_Register:RegWRAddressReg|dffg:\G_NBit_Reg:0:RegI|s_Q                                                                                       ; pc32Bit:PCReg|s_Q[12] ; iCLK         ; iCLK        ; 20.000       ; 0.299      ; 22.384     ;
; -2.074 ; EX_MEM_register:EX_register|N_Bit_Register:RegWRAddressReg|dffg:\G_NBit_Reg:0:RegI|s_Q                                                                                       ; pc32Bit:PCReg|s_Q[25] ; iCLK         ; iCLK        ; 20.000       ; 0.290      ; 22.363     ;
; -2.069 ; ID_EX_register:ID_register|N_Bit_Register:ImemReg|dffg:\G_NBit_Reg:23:RegI|s_Q                                                                                               ; pc32Bit:PCReg|s_Q[8]  ; iCLK         ; iCLK        ; 20.000       ; -0.443     ; 21.625     ;
; -2.066 ; MEM_WB_register:WB_register|N_Bit_Register:RegWRAddressReg|dffg:\G_NBit_Reg:2:RegI|s_Q                                                                                       ; pc32Bit:PCReg|s_Q[7]  ; iCLK         ; iCLK        ; 20.000       ; -0.050     ; 22.015     ;
; -2.064 ; MEM_WB_register:WB_register|N_Bit_Register:RegWRAddressReg|dffg:\G_NBit_Reg:0:RegI|s_Q                                                                                       ; pc32Bit:PCReg|s_Q[8]  ; iCLK         ; iCLK        ; 20.000       ; -0.047     ; 22.016     ;
; -2.057 ; EX_MEM_register:EX_register|N_Bit_Register:RegWRAddressReg|dffg:\G_NBit_Reg:0:RegI|s_Q                                                                                       ; pc32Bit:PCReg|s_Q[27] ; iCLK         ; iCLK        ; 20.000       ; 0.280      ; 22.336     ;
; -2.050 ; ID_EX_register:ID_register|N_Bit_Register:ImemReg|dffg:\G_NBit_Reg:16:RegI|s_Q                                                                                               ; pc32Bit:PCReg|s_Q[11] ; iCLK         ; iCLK        ; 20.000       ; 0.299      ; 22.348     ;
; -2.044 ; EX_MEM_register:EX_register|N_Bit_Register:RegWRAddressReg|dffg:\G_NBit_Reg:4:RegI|s_Q                                                                                       ; pc32Bit:PCReg|s_Q[8]  ; iCLK         ; iCLK        ; 20.000       ; -0.443     ; 21.600     ;
; -2.041 ; ID_EX_register:ID_register|N_Bit_Register:ImemReg|dffg:\G_NBit_Reg:19:RegI|s_Q                                                                                               ; pc32Bit:PCReg|s_Q[8]  ; iCLK         ; iCLK        ; 20.000       ; -0.442     ; 21.598     ;
; -2.037 ; ID_EX_register:ID_register|N_Bit_Register:ImemReg|dffg:\G_NBit_Reg:18:RegI|s_Q                                                                                               ; pc32Bit:PCReg|s_Q[11] ; iCLK         ; iCLK        ; 20.000       ; 0.301      ; 22.337     ;
; -2.034 ; EX_MEM_register:EX_register|N_Bit_Register:RegWRAddressReg|dffg:\G_NBit_Reg:1:RegI|s_Q                                                                                       ; pc32Bit:PCReg|s_Q[9]  ; iCLK         ; iCLK        ; 20.000       ; -0.049     ; 21.984     ;
; -2.034 ; EX_MEM_register:EX_register|N_Bit_Register:RegWRAddressReg|dffg:\G_NBit_Reg:1:RegI|s_Q                                                                                       ; pc32Bit:PCReg|s_Q[5]  ; iCLK         ; iCLK        ; 20.000       ; 0.319      ; 22.352     ;
; -2.034 ; ID_EX_register:ID_register|N_Bit_Register:ImemReg|dffg:\G_NBit_Reg:17:RegI|s_Q                                                                                               ; pc32Bit:PCReg|s_Q[11] ; iCLK         ; iCLK        ; 20.000       ; 0.299      ; 22.332     ;
; -2.017 ; EX_MEM_register:EX_register|N_Bit_Register:RegWRAddressReg|dffg:\G_NBit_Reg:2:RegI|s_Q                                                                                       ; pc32Bit:PCReg|s_Q[6]  ; iCLK         ; iCLK        ; 20.000       ; -0.052     ; 21.964     ;
; -2.010 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0 ; pc32Bit:PCReg|s_Q[11] ; iCLK         ; iCLK        ; 20.000       ; -0.008     ; 22.001     ;
; -2.000 ; EX_MEM_register:EX_register|N_Bit_Register:RegWRAddressReg|dffg:\G_NBit_Reg:1:RegI|s_Q                                                                                       ; pc32Bit:PCReg|s_Q[14] ; iCLK         ; iCLK        ; 20.000       ; 0.296      ; 22.295     ;
; -1.992 ; MEM_WB_register:WB_register|N_Bit_Register:RegWRAddressReg|dffg:\G_NBit_Reg:3:RegI|s_Q                                                                                       ; pc32Bit:PCReg|s_Q[8]  ; iCLK         ; iCLK        ; 20.000       ; -0.047     ; 21.944     ;
; -1.983 ; MEM_WB_register:WB_register|N_Bit_Register:RegWRAddressReg|dffg:\G_NBit_Reg:1:RegI|s_Q                                                                                       ; pc32Bit:PCReg|s_Q[11] ; iCLK         ; iCLK        ; 20.000       ; 0.301      ; 22.283     ;
; -1.981 ; EX_MEM_register:EX_register|N_Bit_Register:RegWRAddressReg|dffg:\G_NBit_Reg:2:RegI|s_Q                                                                                       ; pc32Bit:PCReg|s_Q[17] ; iCLK         ; iCLK        ; 20.000       ; 0.295      ; 22.275     ;
; -1.979 ; EX_MEM_register:EX_register|N_Bit_Register:RegWRAddressReg|dffg:\G_NBit_Reg:0:RegI|s_Q                                                                                       ; pc32Bit:PCReg|s_Q[16] ; iCLK         ; iCLK        ; 20.000       ; 0.295      ; 22.273     ;
; -1.975 ; EX_MEM_register:EX_register|N_Bit_Register:RegWRAddressReg|dffg:\G_NBit_Reg:3:RegI|s_Q                                                                                       ; pc32Bit:PCReg|s_Q[11] ; iCLK         ; iCLK        ; 20.000       ; 0.299      ; 22.273     ;
; -1.975 ; ID_EX_register:ID_register|N_Bit_Register:ImemReg|dffg:\G_NBit_Reg:16:RegI|s_Q                                                                                               ; pc32Bit:PCReg|s_Q[6]  ; iCLK         ; iCLK        ; 20.000       ; -0.052     ; 21.922     ;
; -1.973 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg                                                                                       ; pc32Bit:PCReg|s_Q[31] ; iCLK         ; iCLK        ; 20.000       ; -0.028     ; 21.944     ;
; -1.971 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg                                                                                       ; pc32Bit:PCReg|s_Q[29] ; iCLK         ; iCLK        ; 20.000       ; -0.028     ; 21.942     ;
; -1.963 ; EX_MEM_register:EX_register|N_Bit_Register:RegWRAddressReg|dffg:\G_NBit_Reg:2:RegI|s_Q                                                                                       ; pc32Bit:PCReg|s_Q[13] ; iCLK         ; iCLK        ; 20.000       ; 0.296      ; 22.258     ;
; -1.962 ; ID_EX_register:ID_register|N_Bit_Register:ImemReg|dffg:\G_NBit_Reg:18:RegI|s_Q                                                                                               ; pc32Bit:PCReg|s_Q[6]  ; iCLK         ; iCLK        ; 20.000       ; -0.050     ; 21.911     ;
; -1.961 ; EX_MEM_register:EX_register|N_Bit_Register:RegWRAddressReg|dffg:\G_NBit_Reg:1:RegI|s_Q                                                                                       ; pc32Bit:PCReg|s_Q[20] ; iCLK         ; iCLK        ; 20.000       ; 0.315      ; 22.275     ;
; -1.959 ; ID_EX_register:ID_register|N_Bit_Register:ImemReg|dffg:\G_NBit_Reg:17:RegI|s_Q                                                                                               ; pc32Bit:PCReg|s_Q[6]  ; iCLK         ; iCLK        ; 20.000       ; -0.052     ; 21.906     ;
; -1.958 ; EX_MEM_register:EX_register|N_Bit_Register:RegWRAddressReg|dffg:\G_NBit_Reg:0:RegI|s_Q                                                                                       ; pc32Bit:PCReg|s_Q[3]  ; iCLK         ; iCLK        ; 20.000       ; 0.309      ; 22.266     ;
; -1.957 ; EX_MEM_register:EX_register|N_Bit_Register:RegWRAddressReg|dffg:\G_NBit_Reg:0:RegI|s_Q                                                                                       ; pc32Bit:PCReg|s_Q[2]  ; iCLK         ; iCLK        ; 20.000       ; 0.309      ; 22.265     ;
; -1.954 ; EX_MEM_register:EX_register|N_Bit_Register:RegWRAddressReg|dffg:\G_NBit_Reg:1:RegI|s_Q                                                                                       ; pc32Bit:PCReg|s_Q[23] ; iCLK         ; iCLK        ; 20.000       ; 0.330      ; 22.283     ;
; -1.952 ; EX_MEM_register:EX_register|N_Bit_Register:RegWRAddressReg|dffg:\G_NBit_Reg:1:RegI|s_Q                                                                                       ; pc32Bit:PCReg|s_Q[18] ; iCLK         ; iCLK        ; 20.000       ; 0.315      ; 22.266     ;
; -1.952 ; ID_EX_register:ID_register|N_Bit_Register:ImemReg|dffg:\G_NBit_Reg:23:RegI|s_Q                                                                                               ; pc32Bit:PCReg|s_Q[11] ; iCLK         ; iCLK        ; 20.000       ; -0.095     ; 21.856     ;
; -1.947 ; MEM_WB_register:WB_register|N_Bit_Register:RegWRAddressReg|dffg:\G_NBit_Reg:0:RegI|s_Q                                                                                       ; pc32Bit:PCReg|s_Q[11] ; iCLK         ; iCLK        ; 20.000       ; 0.301      ; 22.247     ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'iCLK'                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                             ; To Node                                                                                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.339 ; pc32Bit:PCReg|s_Q[18]                                                                                                                                                 ; pc32Bit:PCReg|s_Q[18]                                                                                                                                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.087      ; 0.597      ;
; 0.339 ; pc32Bit:PCReg|s_Q[3]                                                                                                                                                  ; pc32Bit:PCReg|s_Q[3]                                                                                                                                                                            ; iCLK         ; iCLK        ; 0.000        ; 0.087      ; 0.597      ;
; 0.340 ; pc32Bit:PCReg|s_Q[27]                                                                                                                                                 ; pc32Bit:PCReg|s_Q[27]                                                                                                                                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.086      ; 0.597      ;
; 0.340 ; pc32Bit:PCReg|s_Q[15]                                                                                                                                                 ; pc32Bit:PCReg|s_Q[15]                                                                                                                                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.086      ; 0.597      ;
; 0.354 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0] ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]                           ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; pc32Bit:PCReg|s_Q[9]                                                                                                                                                  ; pc32Bit:PCReg|s_Q[9]                                                                                                                                                                            ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.597      ;
; 0.364 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe3a[0]                         ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0~portb_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.389      ; 0.954      ;
; 0.365 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1] ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1]                           ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.608      ;
; 0.386 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1] ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0~porta_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.385      ; 0.972      ;
; 0.396 ; pc32Bit:PCReg|s_Q[0]                                                                                                                                                  ; IF_ID_register:IF_REG|N_Bit_Register:PCReg|dffg:\G_NBit_Reg:0:RegI|s_Q                                                                                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.639      ;
; 0.397 ; pc32Bit:PCReg|s_Q[1]                                                                                                                                                  ; IF_ID_register:IF_REG|N_Bit_Register:PCReg|dffg:\G_NBit_Reg:1:RegI|s_Q                                                                                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.640      ;
; 0.399 ; EX_MEM_register:EX_register|N_Bit_Register:ImemReg|dffg:\G_NBit_Reg:14:RegI|s_Q                                                                                       ; MEM_WB_register:WB_register|N_Bit_Register:ImemReg|dffg:\G_NBit_Reg:14:RegI|s_Q                                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.070      ; 0.640      ;
; 0.402 ; ID_EX_register:ID_register|N_Bit_Register:ImemReg|dffg:\G_NBit_Reg:26:RegI|s_Q                                                                                        ; EX_MEM_register:EX_register|N_Bit_Register:ImemReg|dffg:\G_NBit_Reg:26:RegI|s_Q                                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.644      ;
; 0.416 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0] ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0~porta_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.385      ; 1.002      ;
; 0.417 ; IF_ID_register:IF_REG|N_Bit_Register:PCReg|dffg:\G_NBit_Reg:14:RegI|s_Q                                                                                               ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.397      ; 1.015      ;
; 0.421 ; EX_MEM_register:EX_register|N_Bit_Register:readrtreg|dffg:\G_NBit_Reg:24:RegI|s_Q                                                                                     ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a23~porta_datain_reg0                                                                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.391      ; 1.013      ;
; 0.424 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0] ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1]                           ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.667      ;
; 0.426 ; EX_MEM_register:EX_register|N_Bit_Register:ALUOutreg|dffg:\G_NBit_Reg:2:RegI|s_Q                                                                                      ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_address_reg0                                                                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.386      ; 1.013      ;
; 0.483 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe3a[1]                         ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0~portb_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.389      ; 1.073      ;
; 0.516 ; pc32Bit:PCReg|s_Q[9]                                                                                                                                                  ; IF_ID_register:IF_REG|N_Bit_Register:PCReg|dffg:\G_NBit_Reg:10:RegI|s_Q                                                                                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.759      ;
; 0.523 ; EX_MEM_register:EX_register|N_Bit_Register:ALUOutreg|dffg:\G_NBit_Reg:14:RegI|s_Q                                                                                     ; EX_MEM_register:EX_register|N_Bit_Register:readrtreg|dffg:\G_NBit_Reg:14:RegI|s_Q                                                                                                               ; iCLK         ; iCLK        ; 0.000        ; 0.087      ; 0.781      ;
; 0.529 ; IF_ID_register:IF_REG|N_Bit_Register:PCReg|dffg:\G_NBit_Reg:0:RegI|s_Q                                                                                                ; pc32Bit:PCReg|s_Q[0]                                                                                                                                                                            ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.772      ;
; 0.537 ; EX_MEM_register:EX_register|N_Bit_Register:ALUOutreg|dffg:\G_NBit_Reg:19:RegI|s_Q                                                                                     ; EX_MEM_register:EX_register|N_Bit_Register:readrtreg|dffg:\G_NBit_Reg:19:RegI|s_Q                                                                                                               ; iCLK         ; iCLK        ; 0.000        ; 0.087      ; 0.795      ;
; 0.538 ; EX_MEM_register:EX_register|N_Bit_Register:ALUOutreg|dffg:\G_NBit_Reg:15:RegI|s_Q                                                                                     ; EX_MEM_register:EX_register|N_Bit_Register:readrtreg|dffg:\G_NBit_Reg:15:RegI|s_Q                                                                                                               ; iCLK         ; iCLK        ; 0.000        ; 0.087      ; 0.796      ;
; 0.542 ; IF_ID_register:IF_REG|N_Bit_Register:PCReg|dffg:\G_NBit_Reg:2:RegI|s_Q                                                                                                ; pc32Bit:PCReg|s_Q[2]                                                                                                                                                                            ; iCLK         ; iCLK        ; 0.000        ; 0.466      ; 1.179      ;
; 0.542 ; pc32Bit:PCReg|s_Q[6]                                                                                                                                                  ; IF_ID_register:IF_REG|N_Bit_Register:PCReg|dffg:\G_NBit_Reg:6:RegI|s_Q                                                                                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.784      ;
; 0.549 ; EX_MEM_register:EX_register|N_Bit_Register:ImemReg|dffg:\G_NBit_Reg:11:RegI|s_Q                                                                                       ; MEM_WB_register:WB_register|N_Bit_Register:ImemReg|dffg:\G_NBit_Reg:11:RegI|s_Q                                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.791      ;
; 0.550 ; ID_EX_register:ID_register|N_Bit_Register:ImemReg|dffg:\G_NBit_Reg:30:RegI|s_Q                                                                                        ; EX_MEM_register:EX_register|N_Bit_Register:ImemReg|dffg:\G_NBit_Reg:30:RegI|s_Q                                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.792      ;
; 0.550 ; EX_MEM_register:EX_register|N_Bit_Register:ImemReg|dffg:\G_NBit_Reg:17:RegI|s_Q                                                                                       ; MEM_WB_register:WB_register|N_Bit_Register:ImemReg|dffg:\G_NBit_Reg:17:RegI|s_Q                                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.070      ; 0.791      ;
; 0.552 ; EX_MEM_register:EX_register|N_Bit_Register:ImemReg|dffg:\G_NBit_Reg:16:RegI|s_Q                                                                                       ; MEM_WB_register:WB_register|N_Bit_Register:ImemReg|dffg:\G_NBit_Reg:16:RegI|s_Q                                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.070      ; 0.793      ;
; 0.553 ; IF_ID_register:IF_REG|N_Bit_Register:ImemReg|dffg:\G_NBit_Reg:10:RegI|s_Q                                                                                             ; pc32Bit:PCReg|s_Q[12]                                                                                                                                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.433      ; 1.157      ;
; 0.558 ; IF_ID_register:IF_REG|N_Bit_Register:PCReg|dffg:\G_NBit_Reg:19:RegI|s_Q                                                                                               ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.407      ; 1.166      ;
; 0.563 ; ID_EX_register:ID_register|N_Bit_Register:MemWrreg|dffg:\G_NBit_Reg:0:RegI|s_Q                                                                                        ; EX_MEM_register:EX_register|N_Bit_Register:MemWrreg|dffg:\G_NBit_Reg:0:RegI|s_Q                                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.070      ; 0.804      ;
; 0.564 ; ID_EX_register:ID_register|N_Bit_Register:ImemReg|dffg:\G_NBit_Reg:12:RegI|s_Q                                                                                        ; EX_MEM_register:EX_register|N_Bit_Register:ImemReg|dffg:\G_NBit_Reg:12:RegI|s_Q                                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.087      ; 0.822      ;
; 0.566 ; IF_ID_register:IF_REG|N_Bit_Register:PCReg|dffg:\G_NBit_Reg:18:RegI|s_Q                                                                                               ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.407      ; 1.174      ;
; 0.566 ; IF_ID_register:IF_REG|N_Bit_Register:PCReg|dffg:\G_NBit_Reg:11:RegI|s_Q                                                                                               ; pc32Bit:PCReg|s_Q[11]                                                                                                                                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.433      ; 1.170      ;
; 0.566 ; EX_MEM_register:EX_register|N_Bit_Register:jalreg|dffg:\G_NBit_Reg:0:RegI|s_Q                                                                                         ; MEM_WB_register:WB_register|N_Bit_Register:jalreg|dffg:\G_NBit_Reg:0:RegI|s_Q                                                                                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.070      ; 0.807      ;
; 0.569 ; IF_ID_register:IF_REG|N_Bit_Register:PCReg|dffg:\G_NBit_Reg:10:RegI|s_Q                                                                                               ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.395      ; 1.165      ;
; 0.569 ; IF_ID_register:IF_REG|N_Bit_Register:PCReg|dffg:\G_NBit_Reg:8:RegI|s_Q                                                                                                ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.395      ; 1.165      ;
; 0.569 ; pc32Bit:PCReg|s_Q[21]                                                                                                                                                 ; IF_ID_register:IF_REG|N_Bit_Register:PCReg|dffg:\G_NBit_Reg:22:RegI|s_Q                                                                                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.122      ; 0.862      ;
; 0.569 ; pc32Bit:PCReg|s_Q[9]                                                                                                                                                  ; IF_ID_register:IF_REG|N_Bit_Register:PCReg|dffg:\G_NBit_Reg:9:RegI|s_Q                                                                                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.812      ;
; 0.571 ; EX_MEM_register:EX_register|N_Bit_Register:readrtreg|dffg:\G_NBit_Reg:2:RegI|s_Q                                                                                      ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                     ; iCLK         ; iCLK        ; 0.000        ; 0.382      ; 1.154      ;
; 0.572 ; IF_ID_register:IF_REG|N_Bit_Register:PCReg|dffg:\G_NBit_Reg:28:RegI|s_Q                                                                                               ; pc32Bit:PCReg|s_Q[28]                                                                                                                                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.432      ; 1.175      ;
; 0.576 ; IF_ID_register:IF_REG|N_Bit_Register:PCReg|dffg:\G_NBit_Reg:9:RegI|s_Q                                                                                                ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.395      ; 1.172      ;
; 0.582 ; EX_MEM_register:EX_register|N_Bit_Register:ALUOutreg|dffg:\G_NBit_Reg:19:RegI|s_Q                                                                                     ; MEM_WB_register:WB_register|N_Bit_Register:ALUOutreg|dffg:\G_NBit_Reg:19:RegI|s_Q                                                                                                               ; iCLK         ; iCLK        ; 0.000        ; 0.087      ; 0.840      ;
; 0.585 ; IF_ID_register:IF_REG|N_Bit_Register:PCReg|dffg:\G_NBit_Reg:13:RegI|s_Q                                                                                               ; pc32Bit:PCReg|s_Q[13]                                                                                                                                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.433      ; 1.189      ;
; 0.594 ; pc32Bit:PCReg|s_Q[21]                                                                                                                                                 ; IF_ID_register:IF_REG|N_Bit_Register:PCReg|dffg:\G_NBit_Reg:21:RegI|s_Q                                                                                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.122      ; 0.887      ;
; 0.598 ; EX_MEM_register:EX_register|N_Bit_Register:readrtreg|dffg:\G_NBit_Reg:21:RegI|s_Q                                                                                     ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a14~porta_datain_reg0                                                                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.389      ; 1.188      ;
; 0.602 ; ID_EX_register:ID_register|N_Bit_Register:ImemReg|dffg:\G_NBit_Reg:13:RegI|s_Q                                                                                        ; EX_MEM_register:EX_register|N_Bit_Register:ImemReg|dffg:\G_NBit_Reg:13:RegI|s_Q                                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.070      ; 0.843      ;
; 0.605 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|cntr_p8h:cntr5|counter_reg_bit[0] ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|cntr_p8h:cntr5|counter_reg_bit[0]                           ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.848      ;
; 0.610 ; IF_ID_register:IF_REG|N_Bit_Register:PCReg|dffg:\G_NBit_Reg:15:RegI|s_Q                                                                                               ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.397      ; 1.208      ;
; 0.616 ; pc32Bit:PCReg|s_Q[2]                                                                                                                                                  ; pc32Bit:PCReg|s_Q[3]                                                                                                                                                                            ; iCLK         ; iCLK        ; 0.000        ; 0.087      ; 0.874      ;
; 0.630 ; EX_MEM_register:EX_register|N_Bit_Register:readrtreg|dffg:\G_NBit_Reg:29:RegI|s_Q                                                                                     ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a23~porta_datain_reg0                                                                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.390      ; 1.221      ;
; 0.635 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1] ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]                           ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.878      ;
; 0.640 ; IF_ID_register:IF_REG|N_Bit_Register:PCReg|dffg:\G_NBit_Reg:11:RegI|s_Q                                                                                               ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.394      ; 1.235      ;
; 0.648 ; EX_MEM_register:EX_register|N_Bit_Register:readrtreg|dffg:\G_NBit_Reg:23:RegI|s_Q                                                                                     ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a23~porta_datain_reg0                                                                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.388      ; 1.237      ;
; 0.648 ; EX_MEM_register:EX_register|N_Bit_Register:readrtreg|dffg:\G_NBit_Reg:28:RegI|s_Q                                                                                     ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a23~porta_datain_reg0                                                                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.390      ; 1.239      ;
; 0.660 ; IF_ID_register:IF_REG|N_Bit_Register:PCReg|dffg:\G_NBit_Reg:16:RegI|s_Q                                                                                               ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.397      ; 1.258      ;
; 0.665 ; IF_ID_register:IF_REG|N_Bit_Register:PCReg|dffg:\G_NBit_Reg:13:RegI|s_Q                                                                                               ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.397      ; 1.263      ;
; 0.666 ; IF_ID_register:IF_REG|N_Bit_Register:PCReg|dffg:\G_NBit_Reg:16:RegI|s_Q                                                                                               ; pc32Bit:PCReg|s_Q[16]                                                                                                                                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.432      ; 1.269      ;
; 0.671 ; IF_ID_register:IF_REG|N_Bit_Register:PCReg|dffg:\G_NBit_Reg:30:RegI|s_Q                                                                                               ; pc32Bit:PCReg|s_Q[30]                                                                                                                                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.432      ; 1.274      ;
; 0.674 ; IF_ID_register:IF_REG|N_Bit_Register:PCReg|dffg:\G_NBit_Reg:1:RegI|s_Q                                                                                                ; pc32Bit:PCReg|s_Q[1]                                                                                                                                                                            ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.917      ;
; 0.677 ; pc32Bit:PCReg|s_Q[21]                                                                                                                                                 ; IF_ID_register:IF_REG|N_Bit_Register:PCReg|dffg:\G_NBit_Reg:23:RegI|s_Q                                                                                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.122      ; 0.970      ;
; 0.682 ; EX_MEM_register:EX_register|N_Bit_Register:ALUOutreg|dffg:\G_NBit_Reg:3:RegI|s_Q                                                                                      ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a23~porta_address_reg0                                                                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.418      ; 1.301      ;
; 0.685 ; IF_ID_register:IF_REG|N_Bit_Register:PCReg|dffg:\G_NBit_Reg:29:RegI|s_Q                                                                                               ; pc32Bit:PCReg|s_Q[29]                                                                                                                                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.432      ; 1.288      ;
; 0.686 ; IF_ID_register:IF_REG|N_Bit_Register:PCReg|dffg:\G_NBit_Reg:12:RegI|s_Q                                                                                               ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.394      ; 1.281      ;
; 0.688 ; EX_MEM_register:EX_register|N_Bit_Register:ALUOutreg|dffg:\G_NBit_Reg:2:RegI|s_Q                                                                                      ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a5~porta_address_reg0                                                                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.392      ; 1.281      ;
; 0.691 ; EX_MEM_register:EX_register|N_Bit_Register:ALUOutreg|dffg:\G_NBit_Reg:3:RegI|s_Q                                                                                      ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a5~porta_address_reg0                                                                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.402      ; 1.294      ;
; 0.695 ; EX_MEM_register:EX_register|N_Bit_Register:readrtreg|dffg:\G_NBit_Reg:17:RegI|s_Q                                                                                     ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a14~porta_datain_reg0                                                                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.389      ; 1.285      ;
; 0.706 ; EX_MEM_register:EX_register|N_Bit_Register:ALUOutreg|dffg:\G_NBit_Reg:3:RegI|s_Q                                                                                      ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_address_reg0                                                                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.396      ; 1.303      ;
; 0.709 ; IF_ID_register:IF_REG|N_Bit_Register:PCReg|dffg:\G_NBit_Reg:19:RegI|s_Q                                                                                               ; pc32Bit:PCReg|s_Q[19]                                                                                                                                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.463      ; 1.343      ;
; 0.710 ; EX_MEM_register:EX_register|N_Bit_Register:ALUOutreg|dffg:\G_NBit_Reg:3:RegI|s_Q                                                                                      ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a14~porta_address_reg0                                                                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.415      ; 1.326      ;
; 0.714 ; EX_MEM_register:EX_register|N_Bit_Register:ALUOutreg|dffg:\G_NBit_Reg:5:RegI|s_Q                                                                                      ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_address_reg0                                                                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.365      ; 1.280      ;
; 0.716 ; IF_ID_register:IF_REG|N_Bit_Register:PCReg|dffg:\G_NBit_Reg:22:RegI|s_Q                                                                                               ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; -0.017     ; 0.900      ;
; 0.718 ; IF_ID_register:IF_REG|N_Bit_Register:PCReg|dffg:\G_NBit_Reg:21:RegI|s_Q                                                                                               ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; -0.017     ; 0.902      ;
; 0.720 ; ID_EX_register:ID_register|N_Bit_Register:ImemReg|dffg:\G_NBit_Reg:27:RegI|s_Q                                                                                        ; EX_MEM_register:EX_register|N_Bit_Register:ImemReg|dffg:\G_NBit_Reg:27:RegI|s_Q                                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.962      ;
; 0.731 ; EX_MEM_register:EX_register|N_Bit_Register:ALUOutreg|dffg:\G_NBit_Reg:2:RegI|s_Q                                                                                      ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a23~porta_address_reg0                                                                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.408      ; 1.340      ;
; 0.735 ; pc32Bit:PCReg|s_Q[31]                                                                                                                                                 ; IF_ID_register:IF_REG|N_Bit_Register:PCReg|dffg:\G_NBit_Reg:31:RegI|s_Q                                                                                                                         ; iCLK         ; iCLK        ; 0.000        ; -0.276     ; 0.630      ;
; 0.735 ; ID_EX_register:ID_register|N_Bit_Register:ImemReg|dffg:\G_NBit_Reg:28:RegI|s_Q                                                                                        ; EX_MEM_register:EX_register|N_Bit_Register:ImemReg|dffg:\G_NBit_Reg:28:RegI|s_Q                                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.977      ;
; 0.744 ; EX_MEM_register:EX_register|N_Bit_Register:readrtreg|dffg:\G_NBit_Reg:19:RegI|s_Q                                                                                     ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a14~porta_datain_reg0                                                                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.012      ; 0.957      ;
; 0.747 ; ID_EX_register:ID_register|N_Bit_Register:jalreg|dffg:\G_NBit_Reg:0:RegI|s_Q                                                                                          ; EX_MEM_register:EX_register|N_Bit_Register:jalreg|dffg:\G_NBit_Reg:0:RegI|s_Q                                                                                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.070      ; 0.988      ;
; 0.750 ; IF_ID_register:IF_REG|N_Bit_Register:PCReg|dffg:\G_NBit_Reg:31:RegI|s_Q                                                                                               ; pc32Bit:PCReg|s_Q[31]                                                                                                                                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.432      ; 1.353      ;
; 0.752 ; EX_MEM_register:EX_register|N_Bit_Register:readrtreg|dffg:\G_NBit_Reg:14:RegI|s_Q                                                                                     ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a14~porta_datain_reg0                                                                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.017      ; 0.970      ;
; 0.753 ; pc32Bit:PCReg|s_Q[12]                                                                                                                                                 ; IF_ID_register:IF_REG|N_Bit_Register:PCReg|dffg:\G_NBit_Reg:12:RegI|s_Q                                                                                                                         ; iCLK         ; iCLK        ; 0.000        ; -0.275     ; 0.649      ;
; 0.753 ; EX_MEM_register:EX_register|N_Bit_Register:ImemReg|dffg:\G_NBit_Reg:20:RegI|s_Q                                                                                       ; MEM_WB_register:WB_register|N_Bit_Register:ImemReg|dffg:\G_NBit_Reg:20:RegI|s_Q                                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.070      ; 0.994      ;
; 0.756 ; IF_ID_register:IF_REG|N_Bit_Register:PCReg|dffg:\G_NBit_Reg:31:RegI|s_Q                                                                                               ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.413      ; 1.370      ;
; 0.756 ; EX_MEM_register:EX_register|N_Bit_Register:readrtreg|dffg:\G_NBit_Reg:3:RegI|s_Q                                                                                      ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                     ; iCLK         ; iCLK        ; 0.000        ; -0.011     ; 0.946      ;
; 0.759 ; MEM_WB_register:WB_register|N_Bit_Register:ALUOutreg|dffg:\G_NBit_Reg:14:RegI|s_Q                                                                                     ; EX_MEM_register:EX_register|N_Bit_Register:readrtreg|dffg:\G_NBit_Reg:14:RegI|s_Q                                                                                                               ; iCLK         ; iCLK        ; 0.000        ; 0.469      ; 1.399      ;
; 0.762 ; EX_MEM_register:EX_register|N_Bit_Register:readrtreg|dffg:\G_NBit_Reg:15:RegI|s_Q                                                                                     ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a14~porta_datain_reg0                                                                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.014      ; 0.977      ;
; 0.763 ; pc32Bit:PCReg|s_Q[24]                                                                                                                                                 ; IF_ID_register:IF_REG|N_Bit_Register:PCReg|dffg:\G_NBit_Reg:25:RegI|s_Q                                                                                                                         ; iCLK         ; iCLK        ; 0.000        ; -0.280     ; 0.654      ;
; 0.763 ; EX_MEM_register:EX_register|N_Bit_Register:readrtreg|dffg:\G_NBit_Reg:25:RegI|s_Q                                                                                     ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a23~porta_datain_reg0                                                                                                    ; iCLK         ; iCLK        ; 0.000        ; -0.011     ; 0.953      ;
; 0.763 ; EX_MEM_register:EX_register|N_Bit_Register:readrtreg|dffg:\G_NBit_Reg:18:RegI|s_Q                                                                                     ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a14~porta_datain_reg0                                                                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.013      ; 0.977      ;
; 0.764 ; pc32Bit:PCReg|s_Q[23]                                                                                                                                                 ; IF_ID_register:IF_REG|N_Bit_Register:PCReg|dffg:\G_NBit_Reg:23:RegI|s_Q                                                                                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.122      ; 1.057      ;
; 0.765 ; ID_EX_register:ID_register|N_Bit_Register:ImemReg|dffg:\G_NBit_Reg:11:RegI|s_Q                                                                                        ; EX_MEM_register:EX_register|N_Bit_Register:ImemReg|dffg:\G_NBit_Reg:11:RegI|s_Q                                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 1.007      ;
; 0.769 ; IF_ID_register:IF_REG|N_Bit_Register:PCReg|dffg:\G_NBit_Reg:28:RegI|s_Q                                                                                               ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.412      ; 1.382      ;
; 0.769 ; pc32Bit:PCReg|s_Q[24]                                                                                                                                                 ; IF_ID_register:IF_REG|N_Bit_Register:PCReg|dffg:\G_NBit_Reg:24:RegI|s_Q                                                                                                                         ; iCLK         ; iCLK        ; 0.000        ; -0.280     ; 0.660      ;
; 0.771 ; IF_ID_register:IF_REG|N_Bit_Register:PCReg|dffg:\G_NBit_Reg:10:RegI|s_Q                                                                                               ; pc32Bit:PCReg|s_Q[10]                                                                                                                                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.468      ; 1.410      ;
; 0.774 ; pc32Bit:PCReg|s_Q[19]                                                                                                                                                 ; IF_ID_register:IF_REG|N_Bit_Register:PCReg|dffg:\G_NBit_Reg:19:RegI|s_Q                                                                                                                         ; iCLK         ; iCLK        ; 0.000        ; -0.305     ; 0.640      ;
; 0.781 ; EX_MEM_register:EX_register|N_Bit_Register:ALUOutreg|dffg:\G_NBit_Reg:10:RegI|s_Q                                                                                     ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a14~porta_address_reg0                                                                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.015      ; 0.997      ;
; 0.783 ; IF_ID_register:IF_REG|N_Bit_Register:ImemReg|dffg:\G_NBit_Reg:9:RegI|s_Q                                                                                              ; pc32Bit:PCReg|s_Q[11]                                                                                                                                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.433      ; 1.387      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'iCLK'                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                 ; To Node                                                                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 17.877 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0  ; iCLK         ; iCLK        ; 20.000       ; 0.211      ; 2.265      ;
; 17.877 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a1  ; iCLK         ; iCLK        ; 20.000       ; 0.211      ; 2.265      ;
; 17.877 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a2  ; iCLK         ; iCLK        ; 20.000       ; 0.211      ; 2.265      ;
; 17.877 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a3  ; iCLK         ; iCLK        ; 20.000       ; 0.211      ; 2.265      ;
; 17.877 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a4  ; iCLK         ; iCLK        ; 20.000       ; 0.211      ; 2.265      ;
; 17.877 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a5  ; iCLK         ; iCLK        ; 20.000       ; 0.211      ; 2.265      ;
; 17.877 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a6  ; iCLK         ; iCLK        ; 20.000       ; 0.211      ; 2.265      ;
; 17.877 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a7  ; iCLK         ; iCLK        ; 20.000       ; 0.211      ; 2.265      ;
; 17.877 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a8  ; iCLK         ; iCLK        ; 20.000       ; 0.211      ; 2.265      ;
; 17.877 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a9  ; iCLK         ; iCLK        ; 20.000       ; 0.211      ; 2.265      ;
; 17.877 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a10 ; iCLK         ; iCLK        ; 20.000       ; 0.211      ; 2.265      ;
; 17.877 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a11 ; iCLK         ; iCLK        ; 20.000       ; 0.211      ; 2.265      ;
; 17.877 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a12 ; iCLK         ; iCLK        ; 20.000       ; 0.211      ; 2.265      ;
; 17.877 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a13 ; iCLK         ; iCLK        ; 20.000       ; 0.211      ; 2.265      ;
; 17.877 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a14 ; iCLK         ; iCLK        ; 20.000       ; 0.211      ; 2.265      ;
; 17.877 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a15 ; iCLK         ; iCLK        ; 20.000       ; 0.211      ; 2.265      ;
; 17.877 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a16 ; iCLK         ; iCLK        ; 20.000       ; 0.211      ; 2.265      ;
; 17.877 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a17 ; iCLK         ; iCLK        ; 20.000       ; 0.211      ; 2.265      ;
; 17.877 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a18 ; iCLK         ; iCLK        ; 20.000       ; 0.211      ; 2.265      ;
; 17.877 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a19 ; iCLK         ; iCLK        ; 20.000       ; 0.211      ; 2.265      ;
; 17.877 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a20 ; iCLK         ; iCLK        ; 20.000       ; 0.211      ; 2.265      ;
; 17.877 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a21 ; iCLK         ; iCLK        ; 20.000       ; 0.211      ; 2.265      ;
; 17.877 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a22 ; iCLK         ; iCLK        ; 20.000       ; 0.211      ; 2.265      ;
; 17.877 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a23 ; iCLK         ; iCLK        ; 20.000       ; 0.211      ; 2.265      ;
; 17.877 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a24 ; iCLK         ; iCLK        ; 20.000       ; 0.211      ; 2.265      ;
; 17.877 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a25 ; iCLK         ; iCLK        ; 20.000       ; 0.211      ; 2.265      ;
; 17.877 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a26 ; iCLK         ; iCLK        ; 20.000       ; 0.211      ; 2.265      ;
; 17.877 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a27 ; iCLK         ; iCLK        ; 20.000       ; 0.211      ; 2.265      ;
; 17.877 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a28 ; iCLK         ; iCLK        ; 20.000       ; 0.211      ; 2.265      ;
; 17.877 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a29 ; iCLK         ; iCLK        ; 20.000       ; 0.211      ; 2.265      ;
; 17.877 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a30 ; iCLK         ; iCLK        ; 20.000       ; 0.211      ; 2.265      ;
; 17.877 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a31 ; iCLK         ; iCLK        ; 20.000       ; 0.211      ; 2.265      ;
; 17.877 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a32 ; iCLK         ; iCLK        ; 20.000       ; 0.211      ; 2.265      ;
; 17.877 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a33 ; iCLK         ; iCLK        ; 20.000       ; 0.211      ; 2.265      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'iCLK'                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                 ; To Node                                                                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.558 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0  ; iCLK         ; iCLK        ; 0.000        ; 0.355      ; 2.081      ;
; 1.558 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a1  ; iCLK         ; iCLK        ; 0.000        ; 0.355      ; 2.081      ;
; 1.558 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a2  ; iCLK         ; iCLK        ; 0.000        ; 0.355      ; 2.081      ;
; 1.558 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a3  ; iCLK         ; iCLK        ; 0.000        ; 0.355      ; 2.081      ;
; 1.558 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a4  ; iCLK         ; iCLK        ; 0.000        ; 0.355      ; 2.081      ;
; 1.558 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a5  ; iCLK         ; iCLK        ; 0.000        ; 0.355      ; 2.081      ;
; 1.558 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a6  ; iCLK         ; iCLK        ; 0.000        ; 0.355      ; 2.081      ;
; 1.558 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a7  ; iCLK         ; iCLK        ; 0.000        ; 0.355      ; 2.081      ;
; 1.558 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a8  ; iCLK         ; iCLK        ; 0.000        ; 0.355      ; 2.081      ;
; 1.558 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a9  ; iCLK         ; iCLK        ; 0.000        ; 0.355      ; 2.081      ;
; 1.558 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a10 ; iCLK         ; iCLK        ; 0.000        ; 0.355      ; 2.081      ;
; 1.558 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a11 ; iCLK         ; iCLK        ; 0.000        ; 0.355      ; 2.081      ;
; 1.558 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a12 ; iCLK         ; iCLK        ; 0.000        ; 0.355      ; 2.081      ;
; 1.558 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a13 ; iCLK         ; iCLK        ; 0.000        ; 0.355      ; 2.081      ;
; 1.558 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a14 ; iCLK         ; iCLK        ; 0.000        ; 0.355      ; 2.081      ;
; 1.558 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a15 ; iCLK         ; iCLK        ; 0.000        ; 0.355      ; 2.081      ;
; 1.558 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a16 ; iCLK         ; iCLK        ; 0.000        ; 0.355      ; 2.081      ;
; 1.558 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a17 ; iCLK         ; iCLK        ; 0.000        ; 0.355      ; 2.081      ;
; 1.558 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a18 ; iCLK         ; iCLK        ; 0.000        ; 0.355      ; 2.081      ;
; 1.558 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a19 ; iCLK         ; iCLK        ; 0.000        ; 0.355      ; 2.081      ;
; 1.558 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a20 ; iCLK         ; iCLK        ; 0.000        ; 0.355      ; 2.081      ;
; 1.558 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a21 ; iCLK         ; iCLK        ; 0.000        ; 0.355      ; 2.081      ;
; 1.558 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a22 ; iCLK         ; iCLK        ; 0.000        ; 0.355      ; 2.081      ;
; 1.558 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a23 ; iCLK         ; iCLK        ; 0.000        ; 0.355      ; 2.081      ;
; 1.558 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a24 ; iCLK         ; iCLK        ; 0.000        ; 0.355      ; 2.081      ;
; 1.558 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a25 ; iCLK         ; iCLK        ; 0.000        ; 0.355      ; 2.081      ;
; 1.558 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a26 ; iCLK         ; iCLK        ; 0.000        ; 0.355      ; 2.081      ;
; 1.558 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a27 ; iCLK         ; iCLK        ; 0.000        ; 0.355      ; 2.081      ;
; 1.558 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a28 ; iCLK         ; iCLK        ; 0.000        ; 0.355      ; 2.081      ;
; 1.558 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a29 ; iCLK         ; iCLK        ; 0.000        ; 0.355      ; 2.081      ;
; 1.558 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a30 ; iCLK         ; iCLK        ; 0.000        ; 0.355      ; 2.081      ;
; 1.558 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a31 ; iCLK         ; iCLK        ; 0.000        ; 0.355      ; 2.081      ;
; 1.558 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a32 ; iCLK         ; iCLK        ; 0.000        ; 0.355      ; 2.081      ;
; 1.558 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a33 ; iCLK         ; iCLK        ; 0.000        ; 0.355      ; 2.081      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; iCLK  ; 3.713 ; 0.000              ;
+-------+-------+--------------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; iCLK  ; 0.152 ; 0.000             ;
+-------+-------+-------------------+


+---------------------------------------+
; Fast 1200mV 0C Model Recovery Summary ;
+-------+--------+----------------------+
; Clock ; Slack  ; End Point TNS        ;
+-------+--------+----------------------+
; iCLK  ; 18.842 ; 0.000                ;
+-------+--------+----------------------+


+--------------------------------------+
; Fast 1200mV 0C Model Removal Summary ;
+-------+-------+----------------------+
; Clock ; Slack ; End Point TNS        ;
+-------+-------+----------------------+
; iCLK  ; 0.830 ; 0.000                ;
+-------+-------+----------------------+


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+-------+----------------------------------+
; Clock ; Slack ; End Point TNS                    ;
+-------+-------+----------------------------------+
; iCLK  ; 9.366 ; 0.000                            ;
+-------+-------+----------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'iCLK'                                                                                                                                                                            ;
+-------+---------------------------------------------------------------------------------------------------------+-----------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                               ; To Node               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------+-----------------------+--------------+-------------+--------------+------------+------------+
; 3.713 ; mips_register_file:MIPS_REGISTER_FILE0|N_Bit_Register:\G_32Bit_Reg:20:RegI|dffg:\G_NBit_Reg:18:RegI|s_Q ; pc32Bit:PCReg|s_Q[7]  ; iCLK         ; iCLK        ; 10.000       ; -0.387     ; 5.887      ;
; 3.780 ; mips_register_file:MIPS_REGISTER_FILE0|N_Bit_Register:\G_32Bit_Reg:1:RegI|dffg:\G_NBit_Reg:21:RegI|s_Q  ; pc32Bit:PCReg|s_Q[7]  ; iCLK         ; iCLK        ; 10.000       ; -0.410     ; 5.797      ;
; 3.780 ; mips_register_file:MIPS_REGISTER_FILE0|N_Bit_Register:\G_32Bit_Reg:19:RegI|dffg:\G_NBit_Reg:17:RegI|s_Q ; pc32Bit:PCReg|s_Q[7]  ; iCLK         ; iCLK        ; 10.000       ; -0.413     ; 5.794      ;
; 3.798 ; mips_register_file:MIPS_REGISTER_FILE0|N_Bit_Register:\G_32Bit_Reg:20:RegI|dffg:\G_NBit_Reg:18:RegI|s_Q ; pc32Bit:PCReg|s_Q[8]  ; iCLK         ; iCLK        ; 10.000       ; -0.384     ; 5.805      ;
; 3.831 ; mips_register_file:MIPS_REGISTER_FILE0|N_Bit_Register:\G_32Bit_Reg:20:RegI|dffg:\G_NBit_Reg:18:RegI|s_Q ; pc32Bit:PCReg|s_Q[11] ; iCLK         ; iCLK        ; 10.000       ; -0.202     ; 5.954      ;
; 3.835 ; mips_register_file:MIPS_REGISTER_FILE0|N_Bit_Register:\G_32Bit_Reg:28:RegI|dffg:\G_NBit_Reg:18:RegI|s_Q ; pc32Bit:PCReg|s_Q[7]  ; iCLK         ; iCLK        ; 10.000       ; -0.385     ; 5.767      ;
; 3.857 ; mips_register_file:MIPS_REGISTER_FILE0|N_Bit_Register:\G_32Bit_Reg:17:RegI|dffg:\G_NBit_Reg:17:RegI|s_Q ; pc32Bit:PCReg|s_Q[7]  ; iCLK         ; iCLK        ; 10.000       ; -0.413     ; 5.717      ;
; 3.865 ; mips_register_file:MIPS_REGISTER_FILE0|N_Bit_Register:\G_32Bit_Reg:1:RegI|dffg:\G_NBit_Reg:21:RegI|s_Q  ; pc32Bit:PCReg|s_Q[8]  ; iCLK         ; iCLK        ; 10.000       ; -0.407     ; 5.715      ;
; 3.865 ; mips_register_file:MIPS_REGISTER_FILE0|N_Bit_Register:\G_32Bit_Reg:19:RegI|dffg:\G_NBit_Reg:17:RegI|s_Q ; pc32Bit:PCReg|s_Q[8]  ; iCLK         ; iCLK        ; 10.000       ; -0.410     ; 5.712      ;
; 3.871 ; mips_register_file:MIPS_REGISTER_FILE0|N_Bit_Register:\G_32Bit_Reg:13:RegI|dffg:\G_NBit_Reg:18:RegI|s_Q ; pc32Bit:PCReg|s_Q[7]  ; iCLK         ; iCLK        ; 10.000       ; -0.412     ; 5.704      ;
; 3.892 ; mips_register_file:MIPS_REGISTER_FILE0|N_Bit_Register:\G_32Bit_Reg:9:RegI|dffg:\G_NBit_Reg:18:RegI|s_Q  ; pc32Bit:PCReg|s_Q[7]  ; iCLK         ; iCLK        ; 10.000       ; -0.412     ; 5.683      ;
; 3.896 ; mips_register_file:MIPS_REGISTER_FILE0|N_Bit_Register:\G_32Bit_Reg:20:RegI|dffg:\G_NBit_Reg:18:RegI|s_Q ; pc32Bit:PCReg|s_Q[17] ; iCLK         ; iCLK        ; 10.000       ; -0.207     ; 5.884      ;
; 3.898 ; mips_register_file:MIPS_REGISTER_FILE0|N_Bit_Register:\G_32Bit_Reg:1:RegI|dffg:\G_NBit_Reg:21:RegI|s_Q  ; pc32Bit:PCReg|s_Q[11] ; iCLK         ; iCLK        ; 10.000       ; -0.225     ; 5.864      ;
; 3.898 ; mips_register_file:MIPS_REGISTER_FILE0|N_Bit_Register:\G_32Bit_Reg:19:RegI|dffg:\G_NBit_Reg:17:RegI|s_Q ; pc32Bit:PCReg|s_Q[11] ; iCLK         ; iCLK        ; 10.000       ; -0.228     ; 5.861      ;
; 3.899 ; mips_register_file:MIPS_REGISTER_FILE0|N_Bit_Register:\G_32Bit_Reg:4:RegI|dffg:\G_NBit_Reg:18:RegI|s_Q  ; pc32Bit:PCReg|s_Q[7]  ; iCLK         ; iCLK        ; 10.000       ; -0.383     ; 5.705      ;
; 3.902 ; mips_register_file:MIPS_REGISTER_FILE0|N_Bit_Register:\G_32Bit_Reg:20:RegI|dffg:\G_NBit_Reg:18:RegI|s_Q ; pc32Bit:PCReg|s_Q[6]  ; iCLK         ; iCLK        ; 10.000       ; -0.387     ; 5.698      ;
; 3.910 ; mips_register_file:MIPS_REGISTER_FILE0|N_Bit_Register:\G_32Bit_Reg:9:RegI|dffg:\G_NBit_Reg:21:RegI|s_Q  ; pc32Bit:PCReg|s_Q[7]  ; iCLK         ; iCLK        ; 10.000       ; -0.412     ; 5.665      ;
; 3.911 ; mips_register_file:MIPS_REGISTER_FILE0|N_Bit_Register:\G_32Bit_Reg:19:RegI|dffg:\G_NBit_Reg:19:RegI|s_Q ; pc32Bit:PCReg|s_Q[7]  ; iCLK         ; iCLK        ; 10.000       ; -0.406     ; 5.670      ;
; 3.913 ; mips_register_file:MIPS_REGISTER_FILE0|N_Bit_Register:\G_32Bit_Reg:20:RegI|dffg:\G_NBit_Reg:18:RegI|s_Q ; pc32Bit:PCReg|s_Q[13] ; iCLK         ; iCLK        ; 10.000       ; -0.206     ; 5.868      ;
; 3.913 ; mips_register_file:MIPS_REGISTER_FILE0|N_Bit_Register:\G_32Bit_Reg:4:RegI|dffg:\G_NBit_Reg:17:RegI|s_Q  ; pc32Bit:PCReg|s_Q[7]  ; iCLK         ; iCLK        ; 10.000       ; -0.391     ; 5.683      ;
; 3.919 ; mips_register_file:MIPS_REGISTER_FILE0|N_Bit_Register:\G_32Bit_Reg:7:RegI|dffg:\G_NBit_Reg:21:RegI|s_Q  ; pc32Bit:PCReg|s_Q[7]  ; iCLK         ; iCLK        ; 10.000       ; -0.606     ; 5.462      ;
; 3.920 ; mips_register_file:MIPS_REGISTER_FILE0|N_Bit_Register:\G_32Bit_Reg:28:RegI|dffg:\G_NBit_Reg:18:RegI|s_Q ; pc32Bit:PCReg|s_Q[8]  ; iCLK         ; iCLK        ; 10.000       ; -0.382     ; 5.685      ;
; 3.926 ; mips_register_file:MIPS_REGISTER_FILE0|N_Bit_Register:\G_32Bit_Reg:20:RegI|dffg:\G_NBit_Reg:28:RegI|s_Q ; pc32Bit:PCReg|s_Q[7]  ; iCLK         ; iCLK        ; 10.000       ; -0.381     ; 5.680      ;
; 3.927 ; mips_register_file:MIPS_REGISTER_FILE0|N_Bit_Register:\G_32Bit_Reg:1:RegI|dffg:\G_NBit_Reg:19:RegI|s_Q  ; pc32Bit:PCReg|s_Q[7]  ; iCLK         ; iCLK        ; 10.000       ; -0.397     ; 5.663      ;
; 3.931 ; mips_register_file:MIPS_REGISTER_FILE0|N_Bit_Register:\G_32Bit_Reg:4:RegI|dffg:\G_NBit_Reg:20:RegI|s_Q  ; pc32Bit:PCReg|s_Q[7]  ; iCLK         ; iCLK        ; 10.000       ; -0.383     ; 5.673      ;
; 3.935 ; mips_register_file:MIPS_REGISTER_FILE0|N_Bit_Register:\G_32Bit_Reg:13:RegI|dffg:\G_NBit_Reg:21:RegI|s_Q ; pc32Bit:PCReg|s_Q[7]  ; iCLK         ; iCLK        ; 10.000       ; -0.412     ; 5.640      ;
; 3.936 ; mips_register_file:MIPS_REGISTER_FILE0|N_Bit_Register:\G_32Bit_Reg:13:RegI|dffg:\G_NBit_Reg:19:RegI|s_Q ; pc32Bit:PCReg|s_Q[7]  ; iCLK         ; iCLK        ; 10.000       ; -0.412     ; 5.639      ;
; 3.936 ; mips_register_file:MIPS_REGISTER_FILE0|N_Bit_Register:\G_32Bit_Reg:3:RegI|dffg:\G_NBit_Reg:19:RegI|s_Q  ; pc32Bit:PCReg|s_Q[7]  ; iCLK         ; iCLK        ; 10.000       ; -0.395     ; 5.656      ;
; 3.942 ; mips_register_file:MIPS_REGISTER_FILE0|N_Bit_Register:\G_32Bit_Reg:17:RegI|dffg:\G_NBit_Reg:17:RegI|s_Q ; pc32Bit:PCReg|s_Q[8]  ; iCLK         ; iCLK        ; 10.000       ; -0.410     ; 5.635      ;
; 3.946 ; mips_register_file:MIPS_REGISTER_FILE0|N_Bit_Register:\G_32Bit_Reg:12:RegI|dffg:\G_NBit_Reg:17:RegI|s_Q ; pc32Bit:PCReg|s_Q[7]  ; iCLK         ; iCLK        ; 10.000       ; -0.391     ; 5.650      ;
; 3.946 ; mips_register_file:MIPS_REGISTER_FILE0|N_Bit_Register:\G_32Bit_Reg:12:RegI|dffg:\G_NBit_Reg:28:RegI|s_Q ; pc32Bit:PCReg|s_Q[7]  ; iCLK         ; iCLK        ; 10.000       ; -0.383     ; 5.658      ;
; 3.951 ; mips_register_file:MIPS_REGISTER_FILE0|N_Bit_Register:\G_32Bit_Reg:15:RegI|dffg:\G_NBit_Reg:21:RegI|s_Q ; pc32Bit:PCReg|s_Q[7]  ; iCLK         ; iCLK        ; 10.000       ; -0.411     ; 5.625      ;
; 3.953 ; mips_register_file:MIPS_REGISTER_FILE0|N_Bit_Register:\G_32Bit_Reg:28:RegI|dffg:\G_NBit_Reg:18:RegI|s_Q ; pc32Bit:PCReg|s_Q[11] ; iCLK         ; iCLK        ; 10.000       ; -0.200     ; 5.834      ;
; 3.956 ; mips_register_file:MIPS_REGISTER_FILE0|N_Bit_Register:\G_32Bit_Reg:13:RegI|dffg:\G_NBit_Reg:18:RegI|s_Q ; pc32Bit:PCReg|s_Q[8]  ; iCLK         ; iCLK        ; 10.000       ; -0.409     ; 5.622      ;
; 3.957 ; mips_register_file:MIPS_REGISTER_FILE0|N_Bit_Register:\G_32Bit_Reg:3:RegI|dffg:\G_NBit_Reg:21:RegI|s_Q  ; pc32Bit:PCReg|s_Q[7]  ; iCLK         ; iCLK        ; 10.000       ; -0.410     ; 5.620      ;
; 3.963 ; mips_register_file:MIPS_REGISTER_FILE0|N_Bit_Register:\G_32Bit_Reg:1:RegI|dffg:\G_NBit_Reg:21:RegI|s_Q  ; pc32Bit:PCReg|s_Q[17] ; iCLK         ; iCLK        ; 10.000       ; -0.230     ; 5.794      ;
; 3.963 ; mips_register_file:MIPS_REGISTER_FILE0|N_Bit_Register:\G_32Bit_Reg:19:RegI|dffg:\G_NBit_Reg:17:RegI|s_Q ; pc32Bit:PCReg|s_Q[17] ; iCLK         ; iCLK        ; 10.000       ; -0.233     ; 5.791      ;
; 3.966 ; mips_register_file:MIPS_REGISTER_FILE0|N_Bit_Register:\G_32Bit_Reg:20:RegI|dffg:\G_NBit_Reg:18:RegI|s_Q ; pc32Bit:PCReg|s_Q[9]  ; iCLK         ; iCLK        ; 10.000       ; -0.384     ; 5.637      ;
; 3.969 ; mips_register_file:MIPS_REGISTER_FILE0|N_Bit_Register:\G_32Bit_Reg:1:RegI|dffg:\G_NBit_Reg:21:RegI|s_Q  ; pc32Bit:PCReg|s_Q[6]  ; iCLK         ; iCLK        ; 10.000       ; -0.410     ; 5.608      ;
; 3.969 ; mips_register_file:MIPS_REGISTER_FILE0|N_Bit_Register:\G_32Bit_Reg:19:RegI|dffg:\G_NBit_Reg:17:RegI|s_Q ; pc32Bit:PCReg|s_Q[6]  ; iCLK         ; iCLK        ; 10.000       ; -0.413     ; 5.605      ;
; 3.969 ; mips_register_file:MIPS_REGISTER_FILE0|N_Bit_Register:\G_32Bit_Reg:20:RegI|dffg:\G_NBit_Reg:19:RegI|s_Q ; pc32Bit:PCReg|s_Q[7]  ; iCLK         ; iCLK        ; 10.000       ; -0.382     ; 5.636      ;
; 3.971 ; mips_register_file:MIPS_REGISTER_FILE0|N_Bit_Register:\G_32Bit_Reg:12:RegI|dffg:\G_NBit_Reg:18:RegI|s_Q ; pc32Bit:PCReg|s_Q[7]  ; iCLK         ; iCLK        ; 10.000       ; -0.383     ; 5.633      ;
; 3.974 ; mips_register_file:MIPS_REGISTER_FILE0|N_Bit_Register:\G_32Bit_Reg:16:RegI|dffg:\G_NBit_Reg:18:RegI|s_Q ; pc32Bit:PCReg|s_Q[7]  ; iCLK         ; iCLK        ; 10.000       ; -0.405     ; 5.608      ;
; 3.975 ; mips_register_file:MIPS_REGISTER_FILE0|N_Bit_Register:\G_32Bit_Reg:17:RegI|dffg:\G_NBit_Reg:17:RegI|s_Q ; pc32Bit:PCReg|s_Q[11] ; iCLK         ; iCLK        ; 10.000       ; -0.228     ; 5.784      ;
; 3.977 ; mips_register_file:MIPS_REGISTER_FILE0|N_Bit_Register:\G_32Bit_Reg:9:RegI|dffg:\G_NBit_Reg:18:RegI|s_Q  ; pc32Bit:PCReg|s_Q[8]  ; iCLK         ; iCLK        ; 10.000       ; -0.409     ; 5.601      ;
; 3.980 ; mips_register_file:MIPS_REGISTER_FILE0|N_Bit_Register:\G_32Bit_Reg:1:RegI|dffg:\G_NBit_Reg:21:RegI|s_Q  ; pc32Bit:PCReg|s_Q[13] ; iCLK         ; iCLK        ; 10.000       ; -0.229     ; 5.778      ;
; 3.980 ; mips_register_file:MIPS_REGISTER_FILE0|N_Bit_Register:\G_32Bit_Reg:19:RegI|dffg:\G_NBit_Reg:17:RegI|s_Q ; pc32Bit:PCReg|s_Q[13] ; iCLK         ; iCLK        ; 10.000       ; -0.232     ; 5.775      ;
; 3.980 ; mips_register_file:MIPS_REGISTER_FILE0|N_Bit_Register:\G_32Bit_Reg:9:RegI|dffg:\G_NBit_Reg:19:RegI|s_Q  ; pc32Bit:PCReg|s_Q[7]  ; iCLK         ; iCLK        ; 10.000       ; -0.412     ; 5.595      ;
; 3.984 ; mips_register_file:MIPS_REGISTER_FILE0|N_Bit_Register:\G_32Bit_Reg:20:RegI|dffg:\G_NBit_Reg:18:RegI|s_Q ; pc32Bit:PCReg|s_Q[5]  ; iCLK         ; iCLK        ; 10.000       ; -0.205     ; 5.798      ;
; 3.984 ; mips_register_file:MIPS_REGISTER_FILE0|N_Bit_Register:\G_32Bit_Reg:4:RegI|dffg:\G_NBit_Reg:18:RegI|s_Q  ; pc32Bit:PCReg|s_Q[8]  ; iCLK         ; iCLK        ; 10.000       ; -0.380     ; 5.623      ;
; 3.987 ; mips_register_file:MIPS_REGISTER_FILE0|N_Bit_Register:\G_32Bit_Reg:20:RegI|dffg:\G_NBit_Reg:18:RegI|s_Q ; pc32Bit:PCReg|s_Q[14] ; iCLK         ; iCLK        ; 10.000       ; -0.206     ; 5.794      ;
; 3.989 ; mips_register_file:MIPS_REGISTER_FILE0|N_Bit_Register:\G_32Bit_Reg:13:RegI|dffg:\G_NBit_Reg:18:RegI|s_Q ; pc32Bit:PCReg|s_Q[11] ; iCLK         ; iCLK        ; 10.000       ; -0.227     ; 5.771      ;
; 3.994 ; mips_register_file:MIPS_REGISTER_FILE0|N_Bit_Register:\G_32Bit_Reg:17:RegI|dffg:\G_NBit_Reg:19:RegI|s_Q ; pc32Bit:PCReg|s_Q[7]  ; iCLK         ; iCLK        ; 10.000       ; -0.406     ; 5.587      ;
; 3.995 ; mips_register_file:MIPS_REGISTER_FILE0|N_Bit_Register:\G_32Bit_Reg:31:RegI|dffg:\G_NBit_Reg:21:RegI|s_Q ; pc32Bit:PCReg|s_Q[7]  ; iCLK         ; iCLK        ; 10.000       ; -0.615     ; 5.377      ;
; 3.995 ; mips_register_file:MIPS_REGISTER_FILE0|N_Bit_Register:\G_32Bit_Reg:9:RegI|dffg:\G_NBit_Reg:21:RegI|s_Q  ; pc32Bit:PCReg|s_Q[8]  ; iCLK         ; iCLK        ; 10.000       ; -0.409     ; 5.583      ;
; 3.996 ; mips_register_file:MIPS_REGISTER_FILE0|N_Bit_Register:\G_32Bit_Reg:19:RegI|dffg:\G_NBit_Reg:19:RegI|s_Q ; pc32Bit:PCReg|s_Q[8]  ; iCLK         ; iCLK        ; 10.000       ; -0.403     ; 5.588      ;
; 3.998 ; mips_register_file:MIPS_REGISTER_FILE0|N_Bit_Register:\G_32Bit_Reg:4:RegI|dffg:\G_NBit_Reg:17:RegI|s_Q  ; pc32Bit:PCReg|s_Q[8]  ; iCLK         ; iCLK        ; 10.000       ; -0.388     ; 5.601      ;
; 4.002 ; mips_register_file:MIPS_REGISTER_FILE0|N_Bit_Register:\G_32Bit_Reg:7:RegI|dffg:\G_NBit_Reg:19:RegI|s_Q  ; pc32Bit:PCReg|s_Q[7]  ; iCLK         ; iCLK        ; 10.000       ; -0.397     ; 5.588      ;
; 4.004 ; mips_register_file:MIPS_REGISTER_FILE0|N_Bit_Register:\G_32Bit_Reg:7:RegI|dffg:\G_NBit_Reg:21:RegI|s_Q  ; pc32Bit:PCReg|s_Q[8]  ; iCLK         ; iCLK        ; 10.000       ; -0.603     ; 5.380      ;
; 4.007 ; mips_register_file:MIPS_REGISTER_FILE0|N_Bit_Register:\G_32Bit_Reg:20:RegI|dffg:\G_NBit_Reg:18:RegI|s_Q ; pc32Bit:PCReg|s_Q[20] ; iCLK         ; iCLK        ; 10.000       ; -0.204     ; 5.776      ;
; 4.009 ; mips_register_file:MIPS_REGISTER_FILE0|N_Bit_Register:\G_32Bit_Reg:5:RegI|dffg:\G_NBit_Reg:19:RegI|s_Q  ; pc32Bit:PCReg|s_Q[7]  ; iCLK         ; iCLK        ; 10.000       ; -0.395     ; 5.583      ;
; 4.010 ; mips_register_file:MIPS_REGISTER_FILE0|N_Bit_Register:\G_32Bit_Reg:9:RegI|dffg:\G_NBit_Reg:18:RegI|s_Q  ; pc32Bit:PCReg|s_Q[11] ; iCLK         ; iCLK        ; 10.000       ; -0.227     ; 5.750      ;
; 4.011 ; mips_register_file:MIPS_REGISTER_FILE0|N_Bit_Register:\G_32Bit_Reg:20:RegI|dffg:\G_NBit_Reg:18:RegI|s_Q ; pc32Bit:PCReg|s_Q[23] ; iCLK         ; iCLK        ; 10.000       ; -0.194     ; 5.782      ;
; 4.011 ; mips_register_file:MIPS_REGISTER_FILE0|N_Bit_Register:\G_32Bit_Reg:20:RegI|dffg:\G_NBit_Reg:28:RegI|s_Q ; pc32Bit:PCReg|s_Q[8]  ; iCLK         ; iCLK        ; 10.000       ; -0.378     ; 5.598      ;
; 4.012 ; mips_register_file:MIPS_REGISTER_FILE0|N_Bit_Register:\G_32Bit_Reg:1:RegI|dffg:\G_NBit_Reg:19:RegI|s_Q  ; pc32Bit:PCReg|s_Q[8]  ; iCLK         ; iCLK        ; 10.000       ; -0.394     ; 5.581      ;
; 4.015 ; mips_register_file:MIPS_REGISTER_FILE0|N_Bit_Register:\G_32Bit_Reg:20:RegI|dffg:\G_NBit_Reg:18:RegI|s_Q ; pc32Bit:PCReg|s_Q[18] ; iCLK         ; iCLK        ; 10.000       ; -0.204     ; 5.768      ;
; 4.016 ; mips_register_file:MIPS_REGISTER_FILE0|N_Bit_Register:\G_32Bit_Reg:4:RegI|dffg:\G_NBit_Reg:20:RegI|s_Q  ; pc32Bit:PCReg|s_Q[8]  ; iCLK         ; iCLK        ; 10.000       ; -0.380     ; 5.591      ;
; 4.017 ; mips_register_file:MIPS_REGISTER_FILE0|N_Bit_Register:\G_32Bit_Reg:4:RegI|dffg:\G_NBit_Reg:18:RegI|s_Q  ; pc32Bit:PCReg|s_Q[11] ; iCLK         ; iCLK        ; 10.000       ; -0.198     ; 5.772      ;
; 4.018 ; mips_register_file:MIPS_REGISTER_FILE0|N_Bit_Register:\G_32Bit_Reg:28:RegI|dffg:\G_NBit_Reg:18:RegI|s_Q ; pc32Bit:PCReg|s_Q[17] ; iCLK         ; iCLK        ; 10.000       ; -0.205     ; 5.764      ;
; 4.020 ; mips_register_file:MIPS_REGISTER_FILE0|N_Bit_Register:\G_32Bit_Reg:13:RegI|dffg:\G_NBit_Reg:21:RegI|s_Q ; pc32Bit:PCReg|s_Q[8]  ; iCLK         ; iCLK        ; 10.000       ; -0.409     ; 5.558      ;
; 4.021 ; mips_register_file:MIPS_REGISTER_FILE0|N_Bit_Register:\G_32Bit_Reg:13:RegI|dffg:\G_NBit_Reg:19:RegI|s_Q ; pc32Bit:PCReg|s_Q[8]  ; iCLK         ; iCLK        ; 10.000       ; -0.409     ; 5.557      ;
; 4.021 ; mips_register_file:MIPS_REGISTER_FILE0|N_Bit_Register:\G_32Bit_Reg:3:RegI|dffg:\G_NBit_Reg:19:RegI|s_Q  ; pc32Bit:PCReg|s_Q[8]  ; iCLK         ; iCLK        ; 10.000       ; -0.392     ; 5.574      ;
; 4.024 ; mips_register_file:MIPS_REGISTER_FILE0|N_Bit_Register:\G_32Bit_Reg:28:RegI|dffg:\G_NBit_Reg:18:RegI|s_Q ; pc32Bit:PCReg|s_Q[6]  ; iCLK         ; iCLK        ; 10.000       ; -0.385     ; 5.578      ;
; 4.027 ; mips_register_file:MIPS_REGISTER_FILE0|N_Bit_Register:\G_32Bit_Reg:1:RegI|dffg:\G_NBit_Reg:18:RegI|s_Q  ; pc32Bit:PCReg|s_Q[7]  ; iCLK         ; iCLK        ; 10.000       ; -0.410     ; 5.550      ;
; 4.027 ; mips_register_file:MIPS_REGISTER_FILE0|N_Bit_Register:\G_32Bit_Reg:3:RegI|dffg:\G_NBit_Reg:20:RegI|s_Q  ; pc32Bit:PCReg|s_Q[7]  ; iCLK         ; iCLK        ; 10.000       ; -0.410     ; 5.550      ;
; 4.028 ; mips_register_file:MIPS_REGISTER_FILE0|N_Bit_Register:\G_32Bit_Reg:9:RegI|dffg:\G_NBit_Reg:21:RegI|s_Q  ; pc32Bit:PCReg|s_Q[11] ; iCLK         ; iCLK        ; 10.000       ; -0.227     ; 5.732      ;
; 4.029 ; mips_register_file:MIPS_REGISTER_FILE0|N_Bit_Register:\G_32Bit_Reg:19:RegI|dffg:\G_NBit_Reg:19:RegI|s_Q ; pc32Bit:PCReg|s_Q[11] ; iCLK         ; iCLK        ; 10.000       ; -0.221     ; 5.737      ;
; 4.031 ; mips_register_file:MIPS_REGISTER_FILE0|N_Bit_Register:\G_32Bit_Reg:12:RegI|dffg:\G_NBit_Reg:21:RegI|s_Q ; pc32Bit:PCReg|s_Q[7]  ; iCLK         ; iCLK        ; 10.000       ; -0.374     ; 5.582      ;
; 4.031 ; mips_register_file:MIPS_REGISTER_FILE0|N_Bit_Register:\G_32Bit_Reg:4:RegI|dffg:\G_NBit_Reg:17:RegI|s_Q  ; pc32Bit:PCReg|s_Q[11] ; iCLK         ; iCLK        ; 10.000       ; -0.206     ; 5.750      ;
; 4.031 ; mips_register_file:MIPS_REGISTER_FILE0|N_Bit_Register:\G_32Bit_Reg:12:RegI|dffg:\G_NBit_Reg:17:RegI|s_Q ; pc32Bit:PCReg|s_Q[8]  ; iCLK         ; iCLK        ; 10.000       ; -0.388     ; 5.568      ;
; 4.031 ; mips_register_file:MIPS_REGISTER_FILE0|N_Bit_Register:\G_32Bit_Reg:12:RegI|dffg:\G_NBit_Reg:28:RegI|s_Q ; pc32Bit:PCReg|s_Q[8]  ; iCLK         ; iCLK        ; 10.000       ; -0.380     ; 5.576      ;
; 4.032 ; mips_register_file:MIPS_REGISTER_FILE0|N_Bit_Register:\G_32Bit_Reg:5:RegI|dffg:\G_NBit_Reg:21:RegI|s_Q  ; pc32Bit:PCReg|s_Q[7]  ; iCLK         ; iCLK        ; 10.000       ; -0.408     ; 5.547      ;
; 4.033 ; mips_register_file:MIPS_REGISTER_FILE0|N_Bit_Register:\G_32Bit_Reg:1:RegI|dffg:\G_NBit_Reg:21:RegI|s_Q  ; pc32Bit:PCReg|s_Q[9]  ; iCLK         ; iCLK        ; 10.000       ; -0.407     ; 5.547      ;
; 4.033 ; mips_register_file:MIPS_REGISTER_FILE0|N_Bit_Register:\G_32Bit_Reg:19:RegI|dffg:\G_NBit_Reg:17:RegI|s_Q ; pc32Bit:PCReg|s_Q[9]  ; iCLK         ; iCLK        ; 10.000       ; -0.410     ; 5.544      ;
; 4.035 ; mips_register_file:MIPS_REGISTER_FILE0|N_Bit_Register:\G_32Bit_Reg:28:RegI|dffg:\G_NBit_Reg:18:RegI|s_Q ; pc32Bit:PCReg|s_Q[13] ; iCLK         ; iCLK        ; 10.000       ; -0.204     ; 5.748      ;
; 4.036 ; mips_register_file:MIPS_REGISTER_FILE0|N_Bit_Register:\G_32Bit_Reg:15:RegI|dffg:\G_NBit_Reg:21:RegI|s_Q ; pc32Bit:PCReg|s_Q[8]  ; iCLK         ; iCLK        ; 10.000       ; -0.408     ; 5.543      ;
; 4.037 ; mips_register_file:MIPS_REGISTER_FILE0|N_Bit_Register:\G_32Bit_Reg:7:RegI|dffg:\G_NBit_Reg:21:RegI|s_Q  ; pc32Bit:PCReg|s_Q[11] ; iCLK         ; iCLK        ; 10.000       ; -0.421     ; 5.529      ;
; 4.040 ; mips_register_file:MIPS_REGISTER_FILE0|N_Bit_Register:\G_32Bit_Reg:17:RegI|dffg:\G_NBit_Reg:17:RegI|s_Q ; pc32Bit:PCReg|s_Q[17] ; iCLK         ; iCLK        ; 10.000       ; -0.233     ; 5.714      ;
; 4.042 ; mips_register_file:MIPS_REGISTER_FILE0|N_Bit_Register:\G_32Bit_Reg:3:RegI|dffg:\G_NBit_Reg:21:RegI|s_Q  ; pc32Bit:PCReg|s_Q[8]  ; iCLK         ; iCLK        ; 10.000       ; -0.407     ; 5.538      ;
; 4.042 ; mips_register_file:MIPS_REGISTER_FILE0|N_Bit_Register:\G_32Bit_Reg:3:RegI|dffg:\G_NBit_Reg:18:RegI|s_Q  ; pc32Bit:PCReg|s_Q[7]  ; iCLK         ; iCLK        ; 10.000       ; -0.410     ; 5.535      ;
; 4.044 ; mips_register_file:MIPS_REGISTER_FILE0|N_Bit_Register:\G_32Bit_Reg:20:RegI|dffg:\G_NBit_Reg:28:RegI|s_Q ; pc32Bit:PCReg|s_Q[11] ; iCLK         ; iCLK        ; 10.000       ; -0.196     ; 5.747      ;
; 4.044 ; mips_register_file:MIPS_REGISTER_FILE0|N_Bit_Register:\G_32Bit_Reg:4:RegI|dffg:\G_NBit_Reg:19:RegI|s_Q  ; pc32Bit:PCReg|s_Q[7]  ; iCLK         ; iCLK        ; 10.000       ; -0.382     ; 5.561      ;
; 4.045 ; mips_register_file:MIPS_REGISTER_FILE0|N_Bit_Register:\G_32Bit_Reg:1:RegI|dffg:\G_NBit_Reg:19:RegI|s_Q  ; pc32Bit:PCReg|s_Q[11] ; iCLK         ; iCLK        ; 10.000       ; -0.212     ; 5.730      ;
; 4.046 ; mips_register_file:MIPS_REGISTER_FILE0|N_Bit_Register:\G_32Bit_Reg:20:RegI|dffg:\G_NBit_Reg:18:RegI|s_Q ; pc32Bit:PCReg|s_Q[12] ; iCLK         ; iCLK        ; 10.000       ; -0.202     ; 5.739      ;
; 4.046 ; mips_register_file:MIPS_REGISTER_FILE0|N_Bit_Register:\G_32Bit_Reg:17:RegI|dffg:\G_NBit_Reg:17:RegI|s_Q ; pc32Bit:PCReg|s_Q[6]  ; iCLK         ; iCLK        ; 10.000       ; -0.413     ; 5.528      ;
; 4.047 ; mips_register_file:MIPS_REGISTER_FILE0|N_Bit_Register:\G_32Bit_Reg:4:RegI|dffg:\G_NBit_Reg:28:RegI|s_Q  ; pc32Bit:PCReg|s_Q[7]  ; iCLK         ; iCLK        ; 10.000       ; -0.383     ; 5.557      ;
; 4.049 ; mips_register_file:MIPS_REGISTER_FILE0|N_Bit_Register:\G_32Bit_Reg:4:RegI|dffg:\G_NBit_Reg:20:RegI|s_Q  ; pc32Bit:PCReg|s_Q[11] ; iCLK         ; iCLK        ; 10.000       ; -0.198     ; 5.740      ;
; 4.051 ; mips_register_file:MIPS_REGISTER_FILE0|N_Bit_Register:\G_32Bit_Reg:1:RegI|dffg:\G_NBit_Reg:21:RegI|s_Q  ; pc32Bit:PCReg|s_Q[5]  ; iCLK         ; iCLK        ; 10.000       ; -0.228     ; 5.708      ;
; 4.051 ; mips_register_file:MIPS_REGISTER_FILE0|N_Bit_Register:\G_32Bit_Reg:19:RegI|dffg:\G_NBit_Reg:17:RegI|s_Q ; pc32Bit:PCReg|s_Q[5]  ; iCLK         ; iCLK        ; 10.000       ; -0.231     ; 5.705      ;
; 4.051 ; mips_register_file:MIPS_REGISTER_FILE0|N_Bit_Register:\G_32Bit_Reg:1:RegI|dffg:\G_NBit_Reg:20:RegI|s_Q  ; pc32Bit:PCReg|s_Q[7]  ; iCLK         ; iCLK        ; 10.000       ; -0.410     ; 5.526      ;
+-------+---------------------------------------------------------------------------------------------------------+-----------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'iCLK'                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                             ; To Node                                                                                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.152 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe3a[0]                         ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0~portb_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.225      ; 0.481      ;
; 0.163 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1] ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0~porta_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.219      ; 0.486      ;
; 0.173 ; IF_ID_register:IF_REG|N_Bit_Register:PCReg|dffg:\G_NBit_Reg:14:RegI|s_Q                                                                                               ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.229      ; 0.506      ;
; 0.174 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0] ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0~porta_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.219      ; 0.497      ;
; 0.174 ; pc32Bit:PCReg|s_Q[18]                                                                                                                                                 ; pc32Bit:PCReg|s_Q[18]                                                                                                                                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; pc32Bit:PCReg|s_Q[15]                                                                                                                                                 ; pc32Bit:PCReg|s_Q[15]                                                                                                                                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; EX_MEM_register:EX_register|N_Bit_Register:readrtreg|dffg:\G_NBit_Reg:24:RegI|s_Q                                                                                     ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a23~porta_datain_reg0                                                                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.224      ; 0.502      ;
; 0.175 ; pc32Bit:PCReg|s_Q[3]                                                                                                                                                  ; pc32Bit:PCReg|s_Q[3]                                                                                                                                                                            ; iCLK         ; iCLK        ; 0.000        ; 0.048      ; 0.307      ;
; 0.176 ; pc32Bit:PCReg|s_Q[27]                                                                                                                                                 ; pc32Bit:PCReg|s_Q[27]                                                                                                                                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.047      ; 0.307      ;
; 0.182 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0] ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]                           ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; pc32Bit:PCReg|s_Q[9]                                                                                                                                                  ; pc32Bit:PCReg|s_Q[9]                                                                                                                                                                            ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.307      ;
; 0.189 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1] ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1]                           ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; pc32Bit:PCReg|s_Q[0]                                                                                                                                                  ; IF_ID_register:IF_REG|N_Bit_Register:PCReg|dffg:\G_NBit_Reg:0:RegI|s_Q                                                                                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; pc32Bit:PCReg|s_Q[1]                                                                                                                                                  ; IF_ID_register:IF_REG|N_Bit_Register:PCReg|dffg:\G_NBit_Reg:1:RegI|s_Q                                                                                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.314      ;
; 0.191 ; EX_MEM_register:EX_register|N_Bit_Register:ALUOutreg|dffg:\G_NBit_Reg:2:RegI|s_Q                                                                                      ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_address_reg0                                                                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.222      ; 0.517      ;
; 0.191 ; EX_MEM_register:EX_register|N_Bit_Register:ImemReg|dffg:\G_NBit_Reg:14:RegI|s_Q                                                                                       ; MEM_WB_register:WB_register|N_Bit_Register:ImemReg|dffg:\G_NBit_Reg:14:RegI|s_Q                                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.039      ; 0.314      ;
; 0.193 ; ID_EX_register:ID_register|N_Bit_Register:ImemReg|dffg:\G_NBit_Reg:26:RegI|s_Q                                                                                        ; EX_MEM_register:EX_register|N_Bit_Register:ImemReg|dffg:\G_NBit_Reg:26:RegI|s_Q                                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.040      ; 0.317      ;
; 0.205 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0] ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1]                           ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.330      ;
; 0.238 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe3a[1]                         ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0~portb_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.225      ; 0.567      ;
; 0.248 ; IF_ID_register:IF_REG|N_Bit_Register:PCReg|dffg:\G_NBit_Reg:18:RegI|s_Q                                                                                               ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.239      ; 0.591      ;
; 0.258 ; IF_ID_register:IF_REG|N_Bit_Register:PCReg|dffg:\G_NBit_Reg:19:RegI|s_Q                                                                                               ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.239      ; 0.601      ;
; 0.259 ; IF_ID_register:IF_REG|N_Bit_Register:PCReg|dffg:\G_NBit_Reg:10:RegI|s_Q                                                                                               ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.228      ; 0.591      ;
; 0.259 ; EX_MEM_register:EX_register|N_Bit_Register:ALUOutreg|dffg:\G_NBit_Reg:14:RegI|s_Q                                                                                     ; EX_MEM_register:EX_register|N_Bit_Register:readrtreg|dffg:\G_NBit_Reg:14:RegI|s_Q                                                                                                               ; iCLK         ; iCLK        ; 0.000        ; 0.048      ; 0.391      ;
; 0.260 ; IF_ID_register:IF_REG|N_Bit_Register:PCReg|dffg:\G_NBit_Reg:0:RegI|s_Q                                                                                                ; pc32Bit:PCReg|s_Q[0]                                                                                                                                                                            ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.385      ;
; 0.260 ; IF_ID_register:IF_REG|N_Bit_Register:PCReg|dffg:\G_NBit_Reg:8:RegI|s_Q                                                                                                ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.228      ; 0.592      ;
; 0.260 ; IF_ID_register:IF_REG|N_Bit_Register:PCReg|dffg:\G_NBit_Reg:2:RegI|s_Q                                                                                                ; pc32Bit:PCReg|s_Q[2]                                                                                                                                                                            ; iCLK         ; iCLK        ; 0.000        ; 0.243      ; 0.587      ;
; 0.261 ; IF_ID_register:IF_REG|N_Bit_Register:PCReg|dffg:\G_NBit_Reg:9:RegI|s_Q                                                                                                ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.228      ; 0.593      ;
; 0.261 ; pc32Bit:PCReg|s_Q[9]                                                                                                                                                  ; IF_ID_register:IF_REG|N_Bit_Register:PCReg|dffg:\G_NBit_Reg:10:RegI|s_Q                                                                                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.386      ;
; 0.262 ; EX_MEM_register:EX_register|N_Bit_Register:ImemReg|dffg:\G_NBit_Reg:11:RegI|s_Q                                                                                       ; MEM_WB_register:WB_register|N_Bit_Register:ImemReg|dffg:\G_NBit_Reg:11:RegI|s_Q                                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.387      ;
; 0.263 ; ID_EX_register:ID_register|N_Bit_Register:ImemReg|dffg:\G_NBit_Reg:30:RegI|s_Q                                                                                        ; EX_MEM_register:EX_register|N_Bit_Register:ImemReg|dffg:\G_NBit_Reg:30:RegI|s_Q                                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.040      ; 0.387      ;
; 0.263 ; EX_MEM_register:EX_register|N_Bit_Register:readrtreg|dffg:\G_NBit_Reg:2:RegI|s_Q                                                                                      ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                     ; iCLK         ; iCLK        ; 0.000        ; 0.215      ; 0.582      ;
; 0.263 ; ID_EX_register:ID_register|N_Bit_Register:MemWrreg|dffg:\G_NBit_Reg:0:RegI|s_Q                                                                                        ; EX_MEM_register:EX_register|N_Bit_Register:MemWrreg|dffg:\G_NBit_Reg:0:RegI|s_Q                                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.388      ;
; 0.264 ; EX_MEM_register:EX_register|N_Bit_Register:ImemReg|dffg:\G_NBit_Reg:17:RegI|s_Q                                                                                       ; MEM_WB_register:WB_register|N_Bit_Register:ImemReg|dffg:\G_NBit_Reg:17:RegI|s_Q                                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.039      ; 0.387      ;
; 0.266 ; EX_MEM_register:EX_register|N_Bit_Register:ImemReg|dffg:\G_NBit_Reg:16:RegI|s_Q                                                                                       ; MEM_WB_register:WB_register|N_Bit_Register:ImemReg|dffg:\G_NBit_Reg:16:RegI|s_Q                                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.039      ; 0.389      ;
; 0.267 ; EX_MEM_register:EX_register|N_Bit_Register:jalreg|dffg:\G_NBit_Reg:0:RegI|s_Q                                                                                         ; MEM_WB_register:WB_register|N_Bit_Register:jalreg|dffg:\G_NBit_Reg:0:RegI|s_Q                                                                                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.039      ; 0.390      ;
; 0.268 ; EX_MEM_register:EX_register|N_Bit_Register:ALUOutreg|dffg:\G_NBit_Reg:19:RegI|s_Q                                                                                     ; EX_MEM_register:EX_register|N_Bit_Register:readrtreg|dffg:\G_NBit_Reg:19:RegI|s_Q                                                                                                               ; iCLK         ; iCLK        ; 0.000        ; 0.049      ; 0.401      ;
; 0.268 ; EX_MEM_register:EX_register|N_Bit_Register:ALUOutreg|dffg:\G_NBit_Reg:15:RegI|s_Q                                                                                     ; EX_MEM_register:EX_register|N_Bit_Register:readrtreg|dffg:\G_NBit_Reg:15:RegI|s_Q                                                                                                               ; iCLK         ; iCLK        ; 0.000        ; 0.049      ; 0.401      ;
; 0.271 ; IF_ID_register:IF_REG|N_Bit_Register:PCReg|dffg:\G_NBit_Reg:11:RegI|s_Q                                                                                               ; pc32Bit:PCReg|s_Q[11]                                                                                                                                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.228      ; 0.583      ;
; 0.272 ; IF_ID_register:IF_REG|N_Bit_Register:ImemReg|dffg:\G_NBit_Reg:10:RegI|s_Q                                                                                             ; pc32Bit:PCReg|s_Q[12]                                                                                                                                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.228      ; 0.584      ;
; 0.272 ; ID_EX_register:ID_register|N_Bit_Register:ImemReg|dffg:\G_NBit_Reg:12:RegI|s_Q                                                                                        ; EX_MEM_register:EX_register|N_Bit_Register:ImemReg|dffg:\G_NBit_Reg:12:RegI|s_Q                                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.048      ; 0.404      ;
; 0.277 ; pc32Bit:PCReg|s_Q[9]                                                                                                                                                  ; IF_ID_register:IF_REG|N_Bit_Register:PCReg|dffg:\G_NBit_Reg:9:RegI|s_Q                                                                                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.402      ;
; 0.278 ; pc32Bit:PCReg|s_Q[6]                                                                                                                                                  ; IF_ID_register:IF_REG|N_Bit_Register:PCReg|dffg:\G_NBit_Reg:6:RegI|s_Q                                                                                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.403      ;
; 0.278 ; EX_MEM_register:EX_register|N_Bit_Register:readrtreg|dffg:\G_NBit_Reg:21:RegI|s_Q                                                                                     ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a14~porta_datain_reg0                                                                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.223      ; 0.605      ;
; 0.281 ; IF_ID_register:IF_REG|N_Bit_Register:PCReg|dffg:\G_NBit_Reg:15:RegI|s_Q                                                                                               ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.230      ; 0.615      ;
; 0.283 ; IF_ID_register:IF_REG|N_Bit_Register:PCReg|dffg:\G_NBit_Reg:28:RegI|s_Q                                                                                               ; pc32Bit:PCReg|s_Q[28]                                                                                                                                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.227      ; 0.594      ;
; 0.285 ; EX_MEM_register:EX_register|N_Bit_Register:ALUOutreg|dffg:\G_NBit_Reg:19:RegI|s_Q                                                                                     ; MEM_WB_register:WB_register|N_Bit_Register:ALUOutreg|dffg:\G_NBit_Reg:19:RegI|s_Q                                                                                                               ; iCLK         ; iCLK        ; 0.000        ; 0.049      ; 0.418      ;
; 0.290 ; pc32Bit:PCReg|s_Q[21]                                                                                                                                                 ; IF_ID_register:IF_REG|N_Bit_Register:PCReg|dffg:\G_NBit_Reg:22:RegI|s_Q                                                                                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.064      ; 0.438      ;
; 0.291 ; IF_ID_register:IF_REG|N_Bit_Register:PCReg|dffg:\G_NBit_Reg:13:RegI|s_Q                                                                                               ; pc32Bit:PCReg|s_Q[13]                                                                                                                                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.228      ; 0.603      ;
; 0.295 ; ID_EX_register:ID_register|N_Bit_Register:ImemReg|dffg:\G_NBit_Reg:13:RegI|s_Q                                                                                        ; EX_MEM_register:EX_register|N_Bit_Register:ImemReg|dffg:\G_NBit_Reg:13:RegI|s_Q                                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.040      ; 0.419      ;
; 0.297 ; EX_MEM_register:EX_register|N_Bit_Register:readrtreg|dffg:\G_NBit_Reg:29:RegI|s_Q                                                                                     ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a23~porta_datain_reg0                                                                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.221      ; 0.622      ;
; 0.298 ; IF_ID_register:IF_REG|N_Bit_Register:PCReg|dffg:\G_NBit_Reg:11:RegI|s_Q                                                                                               ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.226      ; 0.628      ;
; 0.299 ; IF_ID_register:IF_REG|N_Bit_Register:PCReg|dffg:\G_NBit_Reg:16:RegI|s_Q                                                                                               ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.230      ; 0.633      ;
; 0.299 ; IF_ID_register:IF_REG|N_Bit_Register:PCReg|dffg:\G_NBit_Reg:13:RegI|s_Q                                                                                               ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.229      ; 0.632      ;
; 0.301 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|cntr_p8h:cntr5|counter_reg_bit[0] ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|cntr_p8h:cntr5|counter_reg_bit[0]                           ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.426      ;
; 0.304 ; pc32Bit:PCReg|s_Q[21]                                                                                                                                                 ; IF_ID_register:IF_REG|N_Bit_Register:PCReg|dffg:\G_NBit_Reg:21:RegI|s_Q                                                                                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.064      ; 0.452      ;
; 0.307 ; EX_MEM_register:EX_register|N_Bit_Register:readrtreg|dffg:\G_NBit_Reg:28:RegI|s_Q                                                                                     ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a23~porta_datain_reg0                                                                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.221      ; 0.632      ;
; 0.311 ; EX_MEM_register:EX_register|N_Bit_Register:readrtreg|dffg:\G_NBit_Reg:23:RegI|s_Q                                                                                     ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a23~porta_datain_reg0                                                                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.217      ; 0.632      ;
; 0.311 ; pc32Bit:PCReg|s_Q[2]                                                                                                                                                  ; pc32Bit:PCReg|s_Q[3]                                                                                                                                                                            ; iCLK         ; iCLK        ; 0.000        ; 0.048      ; 0.443      ;
; 0.315 ; IF_ID_register:IF_REG|N_Bit_Register:PCReg|dffg:\G_NBit_Reg:22:RegI|s_Q                                                                                               ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.024      ; 0.443      ;
; 0.316 ; IF_ID_register:IF_REG|N_Bit_Register:PCReg|dffg:\G_NBit_Reg:21:RegI|s_Q                                                                                               ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.024      ; 0.444      ;
; 0.319 ; IF_ID_register:IF_REG|N_Bit_Register:PCReg|dffg:\G_NBit_Reg:1:RegI|s_Q                                                                                                ; pc32Bit:PCReg|s_Q[1]                                                                                                                                                                            ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.444      ;
; 0.319 ; EX_MEM_register:EX_register|N_Bit_Register:ALUOutreg|dffg:\G_NBit_Reg:3:RegI|s_Q                                                                                      ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a23~porta_address_reg0                                                                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.248      ; 0.671      ;
; 0.319 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1] ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]                           ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.444      ;
; 0.322 ; EX_MEM_register:EX_register|N_Bit_Register:ALUOutreg|dffg:\G_NBit_Reg:2:RegI|s_Q                                                                                      ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a5~porta_address_reg0                                                                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.229      ; 0.655      ;
; 0.325 ; IF_ID_register:IF_REG|N_Bit_Register:PCReg|dffg:\G_NBit_Reg:12:RegI|s_Q                                                                                               ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.226      ; 0.655      ;
; 0.325 ; EX_MEM_register:EX_register|N_Bit_Register:ALUOutreg|dffg:\G_NBit_Reg:3:RegI|s_Q                                                                                      ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a5~porta_address_reg0                                                                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.235      ; 0.664      ;
; 0.326 ; IF_ID_register:IF_REG|N_Bit_Register:PCReg|dffg:\G_NBit_Reg:30:RegI|s_Q                                                                                               ; pc32Bit:PCReg|s_Q[30]                                                                                                                                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.227      ; 0.637      ;
; 0.328 ; EX_MEM_register:EX_register|N_Bit_Register:ALUOutreg|dffg:\G_NBit_Reg:3:RegI|s_Q                                                                                      ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_address_reg0                                                                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.228      ; 0.660      ;
; 0.330 ; IF_ID_register:IF_REG|N_Bit_Register:PCReg|dffg:\G_NBit_Reg:16:RegI|s_Q                                                                                               ; pc32Bit:PCReg|s_Q[16]                                                                                                                                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.228      ; 0.642      ;
; 0.332 ; EX_MEM_register:EX_register|N_Bit_Register:ALUOutreg|dffg:\G_NBit_Reg:3:RegI|s_Q                                                                                      ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a14~porta_address_reg0                                                                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.247      ; 0.683      ;
; 0.334 ; EX_MEM_register:EX_register|N_Bit_Register:readrtreg|dffg:\G_NBit_Reg:17:RegI|s_Q                                                                                     ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a14~porta_datain_reg0                                                                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.222      ; 0.660      ;
; 0.335 ; IF_ID_register:IF_REG|N_Bit_Register:PCReg|dffg:\G_NBit_Reg:29:RegI|s_Q                                                                                               ; pc32Bit:PCReg|s_Q[29]                                                                                                                                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.227      ; 0.646      ;
; 0.336 ; ID_EX_register:ID_register|N_Bit_Register:ImemReg|dffg:\G_NBit_Reg:27:RegI|s_Q                                                                                        ; EX_MEM_register:EX_register|N_Bit_Register:ImemReg|dffg:\G_NBit_Reg:27:RegI|s_Q                                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.040      ; 0.460      ;
; 0.340 ; EX_MEM_register:EX_register|N_Bit_Register:ALUOutreg|dffg:\G_NBit_Reg:2:RegI|s_Q                                                                                      ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a23~porta_address_reg0                                                                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.242      ; 0.686      ;
; 0.341 ; EX_MEM_register:EX_register|N_Bit_Register:readrtreg|dffg:\G_NBit_Reg:19:RegI|s_Q                                                                                     ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a14~porta_datain_reg0                                                                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.030      ; 0.475      ;
; 0.342 ; pc32Bit:PCReg|s_Q[21]                                                                                                                                                 ; IF_ID_register:IF_REG|N_Bit_Register:PCReg|dffg:\G_NBit_Reg:23:RegI|s_Q                                                                                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.064      ; 0.490      ;
; 0.345 ; ID_EX_register:ID_register|N_Bit_Register:ImemReg|dffg:\G_NBit_Reg:28:RegI|s_Q                                                                                        ; EX_MEM_register:EX_register|N_Bit_Register:ImemReg|dffg:\G_NBit_Reg:28:RegI|s_Q                                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.040      ; 0.469      ;
; 0.346 ; EX_MEM_register:EX_register|N_Bit_Register:ALUOutreg|dffg:\G_NBit_Reg:5:RegI|s_Q                                                                                      ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_address_reg0                                                                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.203      ; 0.653      ;
; 0.347 ; EX_MEM_register:EX_register|N_Bit_Register:readrtreg|dffg:\G_NBit_Reg:3:RegI|s_Q                                                                                      ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                     ; iCLK         ; iCLK        ; 0.000        ; 0.025      ; 0.476      ;
; 0.348 ; IF_ID_register:IF_REG|N_Bit_Register:PCReg|dffg:\G_NBit_Reg:19:RegI|s_Q                                                                                               ; pc32Bit:PCReg|s_Q[19]                                                                                                                                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.240      ; 0.672      ;
; 0.348 ; EX_MEM_register:EX_register|N_Bit_Register:readrtreg|dffg:\G_NBit_Reg:25:RegI|s_Q                                                                                     ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a23~porta_datain_reg0                                                                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.026      ; 0.478      ;
; 0.348 ; EX_MEM_register:EX_register|N_Bit_Register:readrtreg|dffg:\G_NBit_Reg:14:RegI|s_Q                                                                                     ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a14~porta_datain_reg0                                                                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.036      ; 0.488      ;
; 0.349 ; EX_MEM_register:EX_register|N_Bit_Register:readrtreg|dffg:\G_NBit_Reg:15:RegI|s_Q                                                                                     ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a14~porta_datain_reg0                                                                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.031      ; 0.484      ;
; 0.349 ; EX_MEM_register:EX_register|N_Bit_Register:readrtreg|dffg:\G_NBit_Reg:18:RegI|s_Q                                                                                     ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a14~porta_datain_reg0                                                                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.030      ; 0.483      ;
; 0.349 ; EX_MEM_register:EX_register|N_Bit_Register:ImemReg|dffg:\G_NBit_Reg:20:RegI|s_Q                                                                                       ; MEM_WB_register:WB_register|N_Bit_Register:ImemReg|dffg:\G_NBit_Reg:20:RegI|s_Q                                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.039      ; 0.472      ;
; 0.352 ; IF_ID_register:IF_REG|N_Bit_Register:PCReg|dffg:\G_NBit_Reg:31:RegI|s_Q                                                                                               ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.247      ; 0.703      ;
; 0.357 ; ID_EX_register:ID_register|N_Bit_Register:ImemReg|dffg:\G_NBit_Reg:11:RegI|s_Q                                                                                        ; EX_MEM_register:EX_register|N_Bit_Register:ImemReg|dffg:\G_NBit_Reg:11:RegI|s_Q                                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.482      ;
; 0.364 ; IF_ID_register:IF_REG|N_Bit_Register:PCReg|dffg:\G_NBit_Reg:28:RegI|s_Q                                                                                               ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.246      ; 0.714      ;
; 0.367 ; EX_MEM_register:EX_register|N_Bit_Register:ALUOutreg|dffg:\G_NBit_Reg:10:RegI|s_Q                                                                                     ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a14~porta_address_reg0                                                                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.037      ; 0.508      ;
; 0.367 ; MEM_WB_register:WB_register|N_Bit_Register:ALUOutreg|dffg:\G_NBit_Reg:14:RegI|s_Q                                                                                     ; EX_MEM_register:EX_register|N_Bit_Register:readrtreg|dffg:\G_NBit_Reg:14:RegI|s_Q                                                                                                               ; iCLK         ; iCLK        ; 0.000        ; 0.244      ; 0.695      ;
; 0.368 ; EX_MEM_register:EX_register|N_Bit_Register:ALUOutreg|dffg:\G_NBit_Reg:11:RegI|s_Q                                                                                     ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a23~porta_address_reg0                                                                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.026      ; 0.498      ;
; 0.369 ; ID_EX_register:ID_register|N_Bit_Register:jalreg|dffg:\G_NBit_Reg:0:RegI|s_Q                                                                                          ; EX_MEM_register:EX_register|N_Bit_Register:jalreg|dffg:\G_NBit_Reg:0:RegI|s_Q                                                                                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.039      ; 0.492      ;
; 0.371 ; IF_ID_register:IF_REG|N_Bit_Register:PCReg|dffg:\G_NBit_Reg:31:RegI|s_Q                                                                                               ; pc32Bit:PCReg|s_Q[31]                                                                                                                                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.227      ; 0.682      ;
; 0.374 ; pc32Bit:PCReg|s_Q[31]                                                                                                                                                 ; IF_ID_register:IF_REG|N_Bit_Register:PCReg|dffg:\G_NBit_Reg:31:RegI|s_Q                                                                                                                         ; iCLK         ; iCLK        ; 0.000        ; -0.139     ; 0.319      ;
; 0.374 ; IF_ID_register:IF_REG|N_Bit_Register:PCReg|dffg:\G_NBit_Reg:10:RegI|s_Q                                                                                               ; pc32Bit:PCReg|s_Q[10]                                                                                                                                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.245      ; 0.703      ;
; 0.376 ; IF_ID_register:IF_REG|N_Bit_Register:PCReg|dffg:\G_NBit_Reg:26:RegI|s_Q                                                                                               ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.232      ; 0.712      ;
; 0.378 ; IF_ID_register:IF_REG|N_Bit_Register:PCReg|dffg:\G_NBit_Reg:23:RegI|s_Q                                                                                               ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.024      ; 0.506      ;
; 0.383 ; EX_MEM_register:EX_register|N_Bit_Register:ALUOutreg|dffg:\G_NBit_Reg:7:RegI|s_Q                                                                                      ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_address_reg0                                                                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.026      ; 0.513      ;
; 0.383 ; IF_ID_register:IF_REG|N_Bit_Register:ImemReg|dffg:\G_NBit_Reg:9:RegI|s_Q                                                                                              ; pc32Bit:PCReg|s_Q[11]                                                                                                                                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.228      ; 0.695      ;
; 0.384 ; pc32Bit:PCReg|s_Q[12]                                                                                                                                                 ; IF_ID_register:IF_REG|N_Bit_Register:PCReg|dffg:\G_NBit_Reg:12:RegI|s_Q                                                                                                                         ; iCLK         ; iCLK        ; 0.000        ; -0.139     ; 0.329      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'iCLK'                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                 ; To Node                                                                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 18.842 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0  ; iCLK         ; iCLK        ; 20.000       ; 0.117      ; 1.230      ;
; 18.842 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a1  ; iCLK         ; iCLK        ; 20.000       ; 0.117      ; 1.230      ;
; 18.842 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a2  ; iCLK         ; iCLK        ; 20.000       ; 0.117      ; 1.230      ;
; 18.842 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a3  ; iCLK         ; iCLK        ; 20.000       ; 0.117      ; 1.230      ;
; 18.842 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a4  ; iCLK         ; iCLK        ; 20.000       ; 0.117      ; 1.230      ;
; 18.842 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a5  ; iCLK         ; iCLK        ; 20.000       ; 0.117      ; 1.230      ;
; 18.842 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a6  ; iCLK         ; iCLK        ; 20.000       ; 0.117      ; 1.230      ;
; 18.842 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a7  ; iCLK         ; iCLK        ; 20.000       ; 0.117      ; 1.230      ;
; 18.842 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a8  ; iCLK         ; iCLK        ; 20.000       ; 0.117      ; 1.230      ;
; 18.842 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a9  ; iCLK         ; iCLK        ; 20.000       ; 0.117      ; 1.230      ;
; 18.842 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a10 ; iCLK         ; iCLK        ; 20.000       ; 0.117      ; 1.230      ;
; 18.842 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a11 ; iCLK         ; iCLK        ; 20.000       ; 0.117      ; 1.230      ;
; 18.842 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a12 ; iCLK         ; iCLK        ; 20.000       ; 0.117      ; 1.230      ;
; 18.842 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a13 ; iCLK         ; iCLK        ; 20.000       ; 0.117      ; 1.230      ;
; 18.842 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a14 ; iCLK         ; iCLK        ; 20.000       ; 0.117      ; 1.230      ;
; 18.842 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a15 ; iCLK         ; iCLK        ; 20.000       ; 0.117      ; 1.230      ;
; 18.842 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a16 ; iCLK         ; iCLK        ; 20.000       ; 0.117      ; 1.230      ;
; 18.842 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a17 ; iCLK         ; iCLK        ; 20.000       ; 0.117      ; 1.230      ;
; 18.842 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a18 ; iCLK         ; iCLK        ; 20.000       ; 0.117      ; 1.230      ;
; 18.842 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a19 ; iCLK         ; iCLK        ; 20.000       ; 0.117      ; 1.230      ;
; 18.842 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a20 ; iCLK         ; iCLK        ; 20.000       ; 0.117      ; 1.230      ;
; 18.842 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a21 ; iCLK         ; iCLK        ; 20.000       ; 0.117      ; 1.230      ;
; 18.842 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a22 ; iCLK         ; iCLK        ; 20.000       ; 0.117      ; 1.230      ;
; 18.842 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a23 ; iCLK         ; iCLK        ; 20.000       ; 0.117      ; 1.230      ;
; 18.842 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a24 ; iCLK         ; iCLK        ; 20.000       ; 0.117      ; 1.230      ;
; 18.842 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a25 ; iCLK         ; iCLK        ; 20.000       ; 0.117      ; 1.230      ;
; 18.842 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a26 ; iCLK         ; iCLK        ; 20.000       ; 0.117      ; 1.230      ;
; 18.842 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a27 ; iCLK         ; iCLK        ; 20.000       ; 0.117      ; 1.230      ;
; 18.842 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a28 ; iCLK         ; iCLK        ; 20.000       ; 0.117      ; 1.230      ;
; 18.842 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a29 ; iCLK         ; iCLK        ; 20.000       ; 0.117      ; 1.230      ;
; 18.842 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a30 ; iCLK         ; iCLK        ; 20.000       ; 0.117      ; 1.230      ;
; 18.842 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a31 ; iCLK         ; iCLK        ; 20.000       ; 0.117      ; 1.230      ;
; 18.842 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a32 ; iCLK         ; iCLK        ; 20.000       ; 0.117      ; 1.230      ;
; 18.842 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a33 ; iCLK         ; iCLK        ; 20.000       ; 0.117      ; 1.230      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'iCLK'                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                 ; To Node                                                                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.830 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0  ; iCLK         ; iCLK        ; 0.000        ; 0.206      ; 1.126      ;
; 0.830 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a1  ; iCLK         ; iCLK        ; 0.000        ; 0.206      ; 1.126      ;
; 0.830 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a2  ; iCLK         ; iCLK        ; 0.000        ; 0.206      ; 1.126      ;
; 0.830 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a3  ; iCLK         ; iCLK        ; 0.000        ; 0.206      ; 1.126      ;
; 0.830 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a4  ; iCLK         ; iCLK        ; 0.000        ; 0.206      ; 1.126      ;
; 0.830 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a5  ; iCLK         ; iCLK        ; 0.000        ; 0.206      ; 1.126      ;
; 0.830 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a6  ; iCLK         ; iCLK        ; 0.000        ; 0.206      ; 1.126      ;
; 0.830 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a7  ; iCLK         ; iCLK        ; 0.000        ; 0.206      ; 1.126      ;
; 0.830 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a8  ; iCLK         ; iCLK        ; 0.000        ; 0.206      ; 1.126      ;
; 0.830 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a9  ; iCLK         ; iCLK        ; 0.000        ; 0.206      ; 1.126      ;
; 0.830 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a10 ; iCLK         ; iCLK        ; 0.000        ; 0.206      ; 1.126      ;
; 0.830 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a11 ; iCLK         ; iCLK        ; 0.000        ; 0.206      ; 1.126      ;
; 0.830 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a12 ; iCLK         ; iCLK        ; 0.000        ; 0.206      ; 1.126      ;
; 0.830 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a13 ; iCLK         ; iCLK        ; 0.000        ; 0.206      ; 1.126      ;
; 0.830 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a14 ; iCLK         ; iCLK        ; 0.000        ; 0.206      ; 1.126      ;
; 0.830 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a15 ; iCLK         ; iCLK        ; 0.000        ; 0.206      ; 1.126      ;
; 0.830 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a16 ; iCLK         ; iCLK        ; 0.000        ; 0.206      ; 1.126      ;
; 0.830 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a17 ; iCLK         ; iCLK        ; 0.000        ; 0.206      ; 1.126      ;
; 0.830 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a18 ; iCLK         ; iCLK        ; 0.000        ; 0.206      ; 1.126      ;
; 0.830 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a19 ; iCLK         ; iCLK        ; 0.000        ; 0.206      ; 1.126      ;
; 0.830 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a20 ; iCLK         ; iCLK        ; 0.000        ; 0.206      ; 1.126      ;
; 0.830 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a21 ; iCLK         ; iCLK        ; 0.000        ; 0.206      ; 1.126      ;
; 0.830 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a22 ; iCLK         ; iCLK        ; 0.000        ; 0.206      ; 1.126      ;
; 0.830 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a23 ; iCLK         ; iCLK        ; 0.000        ; 0.206      ; 1.126      ;
; 0.830 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a24 ; iCLK         ; iCLK        ; 0.000        ; 0.206      ; 1.126      ;
; 0.830 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a25 ; iCLK         ; iCLK        ; 0.000        ; 0.206      ; 1.126      ;
; 0.830 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a26 ; iCLK         ; iCLK        ; 0.000        ; 0.206      ; 1.126      ;
; 0.830 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a27 ; iCLK         ; iCLK        ; 0.000        ; 0.206      ; 1.126      ;
; 0.830 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a28 ; iCLK         ; iCLK        ; 0.000        ; 0.206      ; 1.126      ;
; 0.830 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a29 ; iCLK         ; iCLK        ; 0.000        ; 0.206      ; 1.126      ;
; 0.830 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a30 ; iCLK         ; iCLK        ; 0.000        ; 0.206      ; 1.126      ;
; 0.830 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a31 ; iCLK         ; iCLK        ; 0.000        ; 0.206      ; 1.126      ;
; 0.830 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a32 ; iCLK         ; iCLK        ; 0.000        ; 0.206      ; 1.126      ;
; 0.830 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a33 ; iCLK         ; iCLK        ; 0.000        ; 0.206      ; 1.126      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 2
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 26.719 ns




+--------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                            ;
+------------------+----------+-------+----------+---------+---------------------+
; Clock            ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -5.574   ; 0.152 ; 17.682   ; 0.830   ; 9.366               ;
;  iCLK            ; -5.574   ; 0.152 ; 17.682   ; 0.830   ; 9.366               ;
; Design-wide TNS  ; -144.126 ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  iCLK            ; -144.126 ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+------------------+----------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; oALUOut[0]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[1]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[2]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[3]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[4]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[5]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[6]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[7]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[8]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[9]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[10]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[11]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[12]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[13]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[14]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[15]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[16]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[17]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[18]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[19]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[20]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[21]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[22]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[23]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[24]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[25]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[26]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[27]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[28]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[29]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[30]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[31]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; iInstAddr[0]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[1]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[12]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[13]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[14]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[15]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[16]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[17]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[18]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[19]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[20]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[21]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[22]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[23]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[24]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[25]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[26]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[27]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[28]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[29]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[30]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[31]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iCLK                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iRST                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[6]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstLd                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[7]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[9]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[8]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[5]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[4]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[2]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[3]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[10]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[11]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[22]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[23]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[24]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[25]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[21]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[15]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[17]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[16]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[19]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[18]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[20]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[14]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[13]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[12]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[11]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[10]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[9]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[8]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[7]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[6]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[5]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[4]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[3]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[2]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[0]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[1]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[31]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[27]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[26]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[28]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[29]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[30]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; oALUOut[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[8]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[9]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[10]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; oALUOut[11]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[12]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[13]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[14]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[15]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[16]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[17]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[18]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[19]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[20]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[21]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[22]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[23]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[24]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[25]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[26]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; oALUOut[27]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[28]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[29]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[30]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[31]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; oALUOut[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[8]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[9]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[10]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; oALUOut[11]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[12]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[13]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[14]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[15]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[16]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[17]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[18]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[19]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[20]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[21]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[22]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[23]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[24]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[25]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[26]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; oALUOut[27]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[28]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[29]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[30]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[31]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; oALUOut[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; oALUOut[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; oALUOut[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; oALUOut[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; oALUOut[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; oALUOut[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; oALUOut[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; oALUOut[8]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; oALUOut[9]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; oALUOut[10]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; oALUOut[11]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; oALUOut[12]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; oALUOut[13]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; oALUOut[14]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; oALUOut[15]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; oALUOut[16]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; oALUOut[17]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[18]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; oALUOut[19]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; oALUOut[20]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; oALUOut[21]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[22]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; oALUOut[23]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; oALUOut[24]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; oALUOut[25]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; oALUOut[26]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; oALUOut[27]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; oALUOut[28]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; oALUOut[29]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; oALUOut[30]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; oALUOut[31]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; iCLK       ; iCLK     ; 36416911 ; 139441   ; 28320    ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; iCLK       ; iCLK     ; 36416911 ; 139441   ; 28320    ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Recovery Transfers                                                ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; iCLK       ; iCLK     ; 34       ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Removal Transfers                                                 ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; iCLK       ; iCLK     ; 34       ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+---------------------------------------------------+
; Unconstrained Paths Summary                       ;
+---------------------------------+--------+--------+
; Property                        ; Setup  ; Hold   ;
+---------------------------------+--------+--------+
; Illegal Clocks                  ; 0      ; 0      ;
; Unconstrained Clocks            ; 1      ; 1      ;
; Unconstrained Input Ports       ; 44     ; 44     ;
; Unconstrained Input Port Paths  ; 394906 ; 394906 ;
; Unconstrained Output Ports      ; 32     ; 32     ;
; Unconstrained Output Port Paths ; 32     ; 32     ;
+---------------------------------+--------+--------+


+---------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                    ;
+--------------------------------------------------------------------------+-------+------+---------------+
; Target                                                                   ; Clock ; Type ; Status        ;
+--------------------------------------------------------------------------+-------+------+---------------+
; IF_ID_register:IF_REG|N_Bit_Register:ImemReg|dffg:\G_NBit_Reg:0:RegI|s_Q ;       ; Base ; Unconstrained ;
; iCLK                                                                     ; iCLK  ; Base ; Constrained   ;
+--------------------------------------------------------------------------+-------+------+---------------+


+------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                            ;
+---------------+--------------------------------------------------------------------------------------+
; Input Port    ; Comment                                                                              ;
+---------------+--------------------------------------------------------------------------------------+
; iInstAddr[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[0]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[1]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[2]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[3]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[4]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[5]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[6]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[7]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[8]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[9]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[10]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[11]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[12]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[13]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[14]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[15]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[16]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[17]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[18]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[19]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[20]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[21]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[22]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[23]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[24]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[25]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[26]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[27]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[28]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[29]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[30]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[31]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstLd       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iRST          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; oALUOut[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[13] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[14] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[15] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[16] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[17] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[18] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[19] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[20] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[21] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[22] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[23] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[24] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[25] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[26] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[27] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[28] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[29] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[30] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[31] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                            ;
+---------------+--------------------------------------------------------------------------------------+
; Input Port    ; Comment                                                                              ;
+---------------+--------------------------------------------------------------------------------------+
; iInstAddr[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[0]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[1]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[2]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[3]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[4]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[5]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[6]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[7]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[8]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[9]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[10]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[11]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[12]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[13]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[14]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[15]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[16]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[17]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[18]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[19]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[20]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[21]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[22]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[23]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[24]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[25]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[26]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[27]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[28]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[29]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[30]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[31]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstLd       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iRST          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; oALUOut[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[13] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[14] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[15] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[16] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[17] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[18] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[19] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[20] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[21] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[22] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[23] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[24] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[25] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[26] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[27] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[28] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[29] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[30] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[31] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition
    Info: Copyright (C) 2020  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Mon Dec  6 17:16:18 2021
Info: Command: quartus_sta --sdc=toolflow.sdc toolflow --do_report_timing
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '85'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Warning (335093): The Timing Analyzer is analyzing 18 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Info (332104): Reading SDC File: 'toolflow.sdc'
Warning (332060): Node: IF_ID_register:IF_REG|N_Bit_Register:ImemReg|dffg:\G_NBit_Reg:0:RegI|s_Q was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch control_unit:CONTROL|Jump is being clocked by IF_ID_register:IF_REG|N_Bit_Register:ImemReg|dffg:\G_NBit_Reg:0:RegI|s_Q
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -5.574
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -5.574            -144.126 iCLK 
Info (332146): Worst-case hold slack is 0.360
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.360               0.000 iCLK 
Info (332146): Worst-case recovery slack is 17.682
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    17.682               0.000 iCLK 
Info (332146): Worst-case removal slack is 1.726
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.726               0.000 iCLK 
Info (332146): Worst-case minimum pulse width slack is 9.622
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.622               0.000 iCLK 
Info (332114): Report Metastability: Found 2 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info (332115): Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -5.574
    Info (332115): -to_clock [get_clocks {iCLK}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is -5.574 (VIOLATED)
    Info (332115): ===================================================================
    Info (332115): From Node    : mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg
    Info (332115): To Node      : pc32Bit:PCReg|s_Q[7]
    Info (332115): Launch Clock : iCLK
    Info (332115): Latch Clock  : iCLK
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      3.395      3.395  R        clock network delay
    Info (332115):      3.658      0.263     uTco  mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg
    Info (332115):      6.507      2.849 FR  CELL  DMem|ram_rtl_0|auto_generated|ram_block1a0|portadataout[0]
    Info (332115):      7.223      0.716 RR    IC  MUX_MEM_TO_REG|\G_NBit_MUX1:0:MUXI1|g_or_final|o_F~0|datad
    Info (332115):      7.378      0.155 RR  CELL  MUX_MEM_TO_REG|\G_NBit_MUX1:0:MUXI1|g_or_final|o_F~0|combout
    Info (332115):      8.033      0.655 RR    IC  forwarded_rs[0]~60|datad
    Info (332115):      8.188      0.155 RR  CELL  forwarded_rs[0]~60|combout
    Info (332115):      8.392      0.204 RR    IC  forwarded_rs[0]~61|datad
    Info (332115):      8.547      0.155 RR  CELL  forwarded_rs[0]~61|combout
    Info (332115):      9.297      0.750 RR    IC  ALU_UNIT|SUBTRACTOR|ADDER|\G_NBit_Adder:1:FULLADDERI|g_orC|o_F~0|dataa
    Info (332115):      9.697      0.400 RR  CELL  ALU_UNIT|SUBTRACTOR|ADDER|\G_NBit_Adder:1:FULLADDERI|g_orC|o_F~0|combout
    Info (332115):      9.923      0.226 RR    IC  ALU_UNIT|SUBTRACTOR|ADDER|\G_NBit_Adder:2:FULLADDERI|g_orC|o_F~0|datad
    Info (332115):     10.078      0.155 RR  CELL  ALU_UNIT|SUBTRACTOR|ADDER|\G_NBit_Adder:2:FULLADDERI|g_orC|o_F~0|combout
    Info (332115):     10.307      0.229 RR    IC  ALU_UNIT|SUBTRACTOR|ADDER|\G_NBit_Adder:3:FULLADDERI|g_orC|o_F~0|datad
    Info (332115):     10.462      0.155 RR  CELL  ALU_UNIT|SUBTRACTOR|ADDER|\G_NBit_Adder:3:FULLADDERI|g_orC|o_F~0|combout
    Info (332115):     10.690      0.228 RR    IC  ALU_UNIT|SUBTRACTOR|ADDER|\G_NBit_Adder:4:FULLADDERI|g_orC|o_F~0|datad
    Info (332115):     10.845      0.155 RR  CELL  ALU_UNIT|SUBTRACTOR|ADDER|\G_NBit_Adder:4:FULLADDERI|g_orC|o_F~0|combout
    Info (332115):     11.072      0.227 RR    IC  ALU_UNIT|SUBTRACTOR|ADDER|\G_NBit_Adder:5:FULLADDERI|g_orC|o_F~0|datad
    Info (332115):     11.227      0.155 RR  CELL  ALU_UNIT|SUBTRACTOR|ADDER|\G_NBit_Adder:5:FULLADDERI|g_orC|o_F~0|combout
    Info (332115):     11.454      0.227 RR    IC  ALU_UNIT|SUBTRACTOR|ADDER|\G_NBit_Adder:7:FULLADDERI|g_orC|o_F~2|datad
    Info (332115):     11.609      0.155 RR  CELL  ALU_UNIT|SUBTRACTOR|ADDER|\G_NBit_Adder:7:FULLADDERI|g_orC|o_F~2|combout
    Info (332115):     11.837      0.228 RR    IC  ALU_UNIT|SUBTRACTOR|ADDER|\G_NBit_Adder:7:FULLADDERI|g_orC|o_F~3|datad
    Info (332115):     11.992      0.155 RR  CELL  ALU_UNIT|SUBTRACTOR|ADDER|\G_NBit_Adder:7:FULLADDERI|g_orC|o_F~3|combout
    Info (332115):     12.219      0.227 RR    IC  ALU_UNIT|SUBTRACTOR|ADDER|\G_NBit_Adder:8:FULLADDERI|g_orC|o_F~0|datad
    Info (332115):     12.374      0.155 RR  CELL  ALU_UNIT|SUBTRACTOR|ADDER|\G_NBit_Adder:8:FULLADDERI|g_orC|o_F~0|combout
    Info (332115):     12.601      0.227 RR    IC  ALU_UNIT|SUBTRACTOR|ADDER|\G_NBit_Adder:9:FULLADDERI|g_orC|o_F~0|datad
    Info (332115):     12.756      0.155 RR  CELL  ALU_UNIT|SUBTRACTOR|ADDER|\G_NBit_Adder:9:FULLADDERI|g_orC|o_F~0|combout
    Info (332115):     13.524      0.768 RR    IC  ALU_UNIT|SUBTRACTOR|ADDER|\G_NBit_Adder:10:FULLADDERI|g_orC|o_F~0|datad
    Info (332115):     13.679      0.155 RR  CELL  ALU_UNIT|SUBTRACTOR|ADDER|\G_NBit_Adder:10:FULLADDERI|g_orC|o_F~0|combout
    Info (332115):     13.906      0.227 RR    IC  ALU_UNIT|SUBTRACTOR|ADDER|\G_NBit_Adder:11:FULLADDERI|g_orC|o_F~0|datad
    Info (332115):     14.061      0.155 RR  CELL  ALU_UNIT|SUBTRACTOR|ADDER|\G_NBit_Adder:11:FULLADDERI|g_orC|o_F~0|combout
    Info (332115):     14.289      0.228 RR    IC  ALU_UNIT|SUBTRACTOR|ADDER|\G_NBit_Adder:12:FULLADDERI|g_orC|o_F~0|datad
    Info (332115):     14.444      0.155 RR  CELL  ALU_UNIT|SUBTRACTOR|ADDER|\G_NBit_Adder:12:FULLADDERI|g_orC|o_F~0|combout
    Info (332115):     14.668      0.224 RR    IC  ALU_UNIT|SUBTRACTOR|ADDER|\G_NBit_Adder:13:FULLADDERI|g_orC|o_F~0|datac
    Info (332115):     14.955      0.287 RR  CELL  ALU_UNIT|SUBTRACTOR|ADDER|\G_NBit_Adder:13:FULLADDERI|g_orC|o_F~0|combout
    Info (332115):     15.182      0.227 RR    IC  ALU_UNIT|SUBTRACTOR|ADDER|\G_NBit_Adder:14:FULLADDERI|g_orC|o_F~0|datad
    Info (332115):     15.337      0.155 RR  CELL  ALU_UNIT|SUBTRACTOR|ADDER|\G_NBit_Adder:14:FULLADDERI|g_orC|o_F~0|combout
    Info (332115):     15.565      0.228 RR    IC  ALU_UNIT|SUBTRACTOR|ADDER|\G_NBit_Adder:15:FULLADDERI|g_orC|o_F~0|datad
    Info (332115):     15.720      0.155 RR  CELL  ALU_UNIT|SUBTRACTOR|ADDER|\G_NBit_Adder:15:FULLADDERI|g_orC|o_F~0|combout
    Info (332115):     15.946      0.226 RR    IC  ALU_UNIT|SUBTRACTOR|ADDER|\G_NBit_Adder:16:FULLADDERI|g_orC|o_F~0|datad
    Info (332115):     16.101      0.155 RR  CELL  ALU_UNIT|SUBTRACTOR|ADDER|\G_NBit_Adder:16:FULLADDERI|g_orC|o_F~0|combout
    Info (332115):     16.327      0.226 RR    IC  ALU_UNIT|SUBTRACTOR|ADDER|\G_NBit_Adder:17:FULLADDERI|g_orC|o_F~0|datad
    Info (332115):     16.482      0.155 RR  CELL  ALU_UNIT|SUBTRACTOR|ADDER|\G_NBit_Adder:17:FULLADDERI|g_orC|o_F~0|combout
    Info (332115):     16.711      0.229 RR    IC  ALU_UNIT|SUBTRACTOR|ADDER|\G_NBit_Adder:18:FULLADDERI|g_orC|o_F~0|datad
    Info (332115):     16.866      0.155 RR  CELL  ALU_UNIT|SUBTRACTOR|ADDER|\G_NBit_Adder:18:FULLADDERI|g_orC|o_F~0|combout
    Info (332115):     17.093      0.227 RR    IC  ALU_UNIT|SUBTRACTOR|ADDER|\G_NBit_Adder:19:FULLADDERI|g_orC|o_F~0|datad
    Info (332115):     17.248      0.155 RR  CELL  ALU_UNIT|SUBTRACTOR|ADDER|\G_NBit_Adder:19:FULLADDERI|g_orC|o_F~0|combout
    Info (332115):     17.473      0.225 RR    IC  ALU_UNIT|SUBTRACTOR|ADDER|\G_NBit_Adder:20:FULLADDERI|g_orC|o_F~0|datac
    Info (332115):     17.760      0.287 RR  CELL  ALU_UNIT|SUBTRACTOR|ADDER|\G_NBit_Adder:20:FULLADDERI|g_orC|o_F~0|combout
    Info (332115):     17.988      0.228 RR    IC  ALU_UNIT|SUBTRACTOR|ADDER|\G_NBit_Adder:21:FULLADDERI|g_orC|o_F~0|datad
    Info (332115):     18.143      0.155 RR  CELL  ALU_UNIT|SUBTRACTOR|ADDER|\G_NBit_Adder:21:FULLADDERI|g_orC|o_F~0|combout
    Info (332115):     18.367      0.224 RR    IC  ALU_UNIT|SUBTRACTOR|ADDER|\G_NBit_Adder:22:FULLADDERI|g_orC|o_F~0|datac
    Info (332115):     18.654      0.287 RR  CELL  ALU_UNIT|SUBTRACTOR|ADDER|\G_NBit_Adder:22:FULLADDERI|g_orC|o_F~0|combout
    Info (332115):     18.880      0.226 RR    IC  ALU_UNIT|SUBTRACTOR|ADDER|\G_NBit_Adder:23:FULLADDERI|g_orC|o_F~0|datad
    Info (332115):     19.035      0.155 RR  CELL  ALU_UNIT|SUBTRACTOR|ADDER|\G_NBit_Adder:23:FULLADDERI|g_orC|o_F~0|combout
    Info (332115):     19.666      0.631 RR    IC  ALU_UNIT|SUBTRACTOR|ADDER|\G_NBit_Adder:24:FULLADDERI|g_orC|o_F~0|datac
    Info (332115):     19.953      0.287 RR  CELL  ALU_UNIT|SUBTRACTOR|ADDER|\G_NBit_Adder:24:FULLADDERI|g_orC|o_F~0|combout
    Info (332115):     20.180      0.227 RR    IC  ALU_UNIT|SUBTRACTOR|ADDER|\G_NBit_Adder:25:FULLADDERI|g_orC|o_F~0|datad
    Info (332115):     20.335      0.155 RR  CELL  ALU_UNIT|SUBTRACTOR|ADDER|\G_NBit_Adder:25:FULLADDERI|g_orC|o_F~0|combout
    Info (332115):     20.562      0.227 RR    IC  ALU_UNIT|SUBTRACTOR|ADDER|\G_NBit_Adder:26:FULLADDERI|g_orC|o_F~0|datad
    Info (332115):     20.717      0.155 RR  CELL  ALU_UNIT|SUBTRACTOR|ADDER|\G_NBit_Adder:26:FULLADDERI|g_orC|o_F~0|combout
    Info (332115):     20.946      0.229 RR    IC  ALU_UNIT|SUBTRACTOR|ADDER|\G_NBit_Adder:27:FULLADDERI|g_orC|o_F~0|datad
    Info (332115):     21.101      0.155 RR  CELL  ALU_UNIT|SUBTRACTOR|ADDER|\G_NBit_Adder:27:FULLADDERI|g_orC|o_F~0|combout
    Info (332115):     21.326      0.225 RR    IC  ALU_UNIT|SUBTRACTOR|ADDER|\G_NBit_Adder:28:FULLADDERI|g_orC|o_F~0|datad
    Info (332115):     21.481      0.155 RR  CELL  ALU_UNIT|SUBTRACTOR|ADDER|\G_NBit_Adder:28:FULLADDERI|g_orC|o_F~0|combout
    Info (332115):     21.696      0.215 RR    IC  ALU_UNIT|o_S[29]~339|datad
    Info (332115):     21.851      0.155 RR  CELL  ALU_UNIT|o_S[29]~339|combout
    Info (332115):     22.533      0.682 RR    IC  ALU_UNIT|o_S[29]~340|datac
    Info (332115):     22.820      0.287 RR  CELL  ALU_UNIT|o_S[29]~340|combout
    Info (332115):     23.025      0.205 RR    IC  ALU_UNIT|o_S[29]~343|datad
    Info (332115):     23.180      0.155 RR  CELL  ALU_UNIT|o_S[29]~343|combout
    Info (332115):     23.384      0.204 RR    IC  ALU_UNIT|o_S[29]~344|datad
    Info (332115):     23.523      0.139 RF  CELL  ALU_UNIT|o_S[29]~344|combout
    Info (332115):     23.761      0.238 FF    IC  forwarded_equal_rs[29]~5|datad
    Info (332115):     23.886      0.125 FF  CELL  forwarded_equal_rs[29]~5|combout
    Info (332115):     24.154      0.268 FF    IC  Equal6~21|datab
    Info (332115):     24.595      0.441 FR  CELL  Equal6~21|combout
    Info (332115):     25.541      0.946 RR    IC  Equal6~82|datab
    Info (332115):     25.886      0.345 RR  CELL  Equal6~82|combout
    Info (332115):     26.097      0.211 RR    IC  PCSrcMux|\G_NBit_MUX1:22:MUXI1|g_or_final|o_F~0|datad
    Info (332115):     26.252      0.155 RR  CELL  PCSrcMux|\G_NBit_MUX1:22:MUXI1|g_or_final|o_F~0|combout
    Info (332115):     26.471      0.219 RR    IC  PCReg|s_Q[5]~2|datad
    Info (332115):     26.626      0.155 RR  CELL  PCReg|s_Q[5]~2|combout
    Info (332115):     27.452      0.826 RR    IC  PCSrcMux|\G_NBit_MUX1:7:MUXI1|g_or_final|o_F~0|datad
    Info (332115):     27.591      0.139 RF  CELL  PCSrcMux|\G_NBit_MUX1:7:MUXI1|g_or_final|o_F~0|combout
    Info (332115):     27.823      0.232 FF    IC  PCSrcMux|\G_NBit_MUX1:7:MUXI1|g_or_final|o_F~2|datac
    Info (332115):     28.104      0.281 FF  CELL  PCSrcMux|\G_NBit_MUX1:7:MUXI1|g_or_final|o_F~2|combout
    Info (332115):     28.331      0.227 FF    IC  PCSrcMux|\G_NBit_MUX1:7:MUXI1|g_or_final|o_F~3|datad
    Info (332115):     28.456      0.125 FF  CELL  PCSrcMux|\G_NBit_MUX1:7:MUXI1|g_or_final|o_F~3|combout
    Info (332115):     28.456      0.000 FF    IC  PCReg|s_Q[7]|d
    Info (332115):     28.560      0.104 FF  CELL  pc32Bit:PCReg|s_Q[7]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     20.000     20.000           latch edge time
    Info (332115):     22.956      2.956  R        clock network delay
    Info (332115):     22.988      0.032           clock pessimism removed
    Info (332115):     22.968     -0.020           clock uncertainty
    Info (332115):     22.986      0.018     uTsu  pc32Bit:PCReg|s_Q[7]
    Info (332115): 
    Info (332115): Data Arrival Time  :    28.560
    Info (332115): Data Required Time :    22.986
    Info (332115): Slack              :    -5.574 (VIOLATED)
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.360
    Info (332115): -to_clock [get_clocks {iCLK}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.360 
    Info (332115): ===================================================================
    Info (332115): From Node    : ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe3a[0]
    Info (332115): To Node      : ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0~portb_address_reg0
    Info (332115): Launch Clock : iCLK
    Info (332115): Latch Clock  : iCLK
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      2.960      2.960  R        clock network delay
    Info (332115):      3.192      0.232     uTco  ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe3a[0]
    Info (332115):      3.192      0.000 RR  CELL  ID_register|MemtoRegreg|\G_NBit_Reg:0:RegI|s_Q_rtl_0|auto_generated|dffe3a[0]|q
    Info (332115):      3.910      0.718 RR    IC  ID_register|MemtoRegreg|\G_NBit_Reg:0:RegI|s_Q_rtl_0|auto_generated|altsyncram4|ram_block7a0|portbaddr[0]
    Info (332115):      3.978      0.068 RR  CELL  ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0~portb_address_reg0
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      3.428      3.428  R        clock network delay
    Info (332115):      3.396     -0.032           clock pessimism removed
    Info (332115):      3.396      0.000           clock uncertainty
    Info (332115):      3.618      0.222      uTh  ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0~portb_address_reg0
    Info (332115): 
    Info (332115): Data Arrival Time  :     3.978
    Info (332115): Data Required Time :     3.618
    Info (332115): Slack              :     0.360 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 17.682
    Info (332115): -to_clock [get_clocks {iCLK}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 17.682 
    Info (332115): ===================================================================
    Info (332115): From Node    : ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6
    Info (332115): To Node      : ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0
    Info (332115): Launch Clock : iCLK
    Info (332115): Latch Clock  : iCLK
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      3.072      3.072  R        clock network delay
    Info (332115):      3.304      0.232     uTco  ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6
    Info (332115):      3.304      0.000 RR  CELL  ID_register|MemtoRegreg|\G_NBit_Reg:0:RegI|s_Q_rtl_0|auto_generated|dffe6|q
    Info (332115):      4.275      0.971 RR    IC  ID_register|MemtoRegreg|\G_NBit_Reg:0:RegI|s_Q_rtl_0|auto_generated|altsyncram4|ram_block7a0|clr0
    Info (332115):      5.555      1.280 RF  CELL  ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     20.000     20.000           latch edge time
    Info (332115):     23.283      3.283  R        clock network delay
    Info (332115):     23.315      0.032           clock pessimism removed
    Info (332115):     23.295     -0.020           clock uncertainty
    Info (332115):     23.237     -0.058     uTsu  ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0
    Info (332115): 
    Info (332115): Data Arrival Time  :     5.555
    Info (332115): Data Required Time :    23.237
    Info (332115): Slack              :    17.682 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.726
    Info (332115): -to_clock [get_clocks {iCLK}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 1.726 
    Info (332115): ===================================================================
    Info (332115): From Node    : ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6
    Info (332115): To Node      : ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0
    Info (332115): Launch Clock : iCLK
    Info (332115): Latch Clock  : iCLK
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      2.960      2.960  R        clock network delay
    Info (332115):      3.192      0.232     uTco  ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6
    Info (332115):      3.192      0.000 FF  CELL  ID_register|MemtoRegreg|\G_NBit_Reg:0:RegI|s_Q_rtl_0|auto_generated|dffe6|q
    Info (332115):      4.103      0.911 FF    IC  ID_register|MemtoRegreg|\G_NBit_Reg:0:RegI|s_Q_rtl_0|auto_generated|altsyncram4|ram_block7a0|clr0
    Info (332115):      5.269      1.166 FR  CELL  ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      3.389      3.389  R        clock network delay
    Info (332115):      3.357     -0.032           clock pessimism removed
    Info (332115):      3.357      0.000           clock uncertainty
    Info (332115):      3.543      0.186      uTh  ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0
    Info (332115): 
    Info (332115): Data Arrival Time  :     5.269
    Info (332115): Data Required Time :     3.543
    Info (332115): Slack              :     1.726 
    Info (332115): ===================================================================
    Info (332115): 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: IF_ID_register:IF_REG|N_Bit_Register:ImemReg|dffg:\G_NBit_Reg:0:RegI|s_Q was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch control_unit:CONTROL|Jump is being clocked by IF_ID_register:IF_REG|N_Bit_Register:ImemReg|dffg:\G_NBit_Reg:0:RegI|s_Q
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -3.602
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.602             -84.953 iCLK 
Info (332146): Worst-case hold slack is 0.339
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.339               0.000 iCLK 
Info (332146): Worst-case recovery slack is 17.877
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    17.877               0.000 iCLK 
Info (332146): Worst-case removal slack is 1.558
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.558               0.000 iCLK 
Info (332146): Worst-case minimum pulse width slack is 9.644
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.644               0.000 iCLK 
Info (332114): Report Metastability: Found 2 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info (332115): Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -3.602
    Info (332115): -to_clock [get_clocks {iCLK}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is -3.602 (VIOLATED)
    Info (332115): ===================================================================
    Info (332115): From Node    : mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg
    Info (332115): To Node      : pc32Bit:PCReg|s_Q[7]
    Info (332115): Launch Clock : iCLK
    Info (332115): Latch Clock  : iCLK
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      3.073      3.073  R        clock network delay
    Info (332115):      3.309      0.236     uTco  mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg
    Info (332115):      5.894      2.585 FR  CELL  DMem|ram_rtl_0|auto_generated|ram_block1a0|portadataout[0]
    Info (332115):      6.563      0.669 RR    IC  MUX_MEM_TO_REG|\G_NBit_MUX1:0:MUXI1|g_or_final|o_F~0|datad
    Info (332115):      6.707      0.144 RR  CELL  MUX_MEM_TO_REG|\G_NBit_MUX1:0:MUXI1|g_or_final|o_F~0|combout
    Info (332115):      7.323      0.616 RR    IC  forwarded_rs[0]~60|datad
    Info (332115):      7.467      0.144 RR  CELL  forwarded_rs[0]~60|combout
    Info (332115):      7.655      0.188 RR    IC  forwarded_rs[0]~61|datad
    Info (332115):      7.799      0.144 RR  CELL  forwarded_rs[0]~61|combout
    Info (332115):      8.511      0.712 RR    IC  ALU_UNIT|SUBTRACTOR|ADDER|\G_NBit_Adder:1:FULLADDERI|g_orC|o_F~0|dataa
    Info (332115):      8.878      0.367 RR  CELL  ALU_UNIT|SUBTRACTOR|ADDER|\G_NBit_Adder:1:FULLADDERI|g_orC|o_F~0|combout
    Info (332115):      9.086      0.208 RR    IC  ALU_UNIT|SUBTRACTOR|ADDER|\G_NBit_Adder:2:FULLADDERI|g_orC|o_F~0|datad
    Info (332115):      9.230      0.144 RR  CELL  ALU_UNIT|SUBTRACTOR|ADDER|\G_NBit_Adder:2:FULLADDERI|g_orC|o_F~0|combout
    Info (332115):      9.441      0.211 RR    IC  ALU_UNIT|SUBTRACTOR|ADDER|\G_NBit_Adder:3:FULLADDERI|g_orC|o_F~0|datad
    Info (332115):      9.585      0.144 RR  CELL  ALU_UNIT|SUBTRACTOR|ADDER|\G_NBit_Adder:3:FULLADDERI|g_orC|o_F~0|combout
    Info (332115):      9.795      0.210 RR    IC  ALU_UNIT|SUBTRACTOR|ADDER|\G_NBit_Adder:4:FULLADDERI|g_orC|o_F~0|datad
    Info (332115):      9.939      0.144 RR  CELL  ALU_UNIT|SUBTRACTOR|ADDER|\G_NBit_Adder:4:FULLADDERI|g_orC|o_F~0|combout
    Info (332115):     10.148      0.209 RR    IC  ALU_UNIT|SUBTRACTOR|ADDER|\G_NBit_Adder:5:FULLADDERI|g_orC|o_F~0|datad
    Info (332115):     10.292      0.144 RR  CELL  ALU_UNIT|SUBTRACTOR|ADDER|\G_NBit_Adder:5:FULLADDERI|g_orC|o_F~0|combout
    Info (332115):     10.501      0.209 RR    IC  ALU_UNIT|SUBTRACTOR|ADDER|\G_NBit_Adder:7:FULLADDERI|g_orC|o_F~2|datad
    Info (332115):     10.645      0.144 RR  CELL  ALU_UNIT|SUBTRACTOR|ADDER|\G_NBit_Adder:7:FULLADDERI|g_orC|o_F~2|combout
    Info (332115):     10.855      0.210 RR    IC  ALU_UNIT|SUBTRACTOR|ADDER|\G_NBit_Adder:7:FULLADDERI|g_orC|o_F~3|datad
    Info (332115):     10.999      0.144 RR  CELL  ALU_UNIT|SUBTRACTOR|ADDER|\G_NBit_Adder:7:FULLADDERI|g_orC|o_F~3|combout
    Info (332115):     11.208      0.209 RR    IC  ALU_UNIT|SUBTRACTOR|ADDER|\G_NBit_Adder:8:FULLADDERI|g_orC|o_F~0|datad
    Info (332115):     11.352      0.144 RR  CELL  ALU_UNIT|SUBTRACTOR|ADDER|\G_NBit_Adder:8:FULLADDERI|g_orC|o_F~0|combout
    Info (332115):     11.561      0.209 RR    IC  ALU_UNIT|SUBTRACTOR|ADDER|\G_NBit_Adder:9:FULLADDERI|g_orC|o_F~0|datad
    Info (332115):     11.705      0.144 RR  CELL  ALU_UNIT|SUBTRACTOR|ADDER|\G_NBit_Adder:9:FULLADDERI|g_orC|o_F~0|combout
    Info (332115):     12.424      0.719 RR    IC  ALU_UNIT|SUBTRACTOR|ADDER|\G_NBit_Adder:10:FULLADDERI|g_orC|o_F~0|datad
    Info (332115):     12.568      0.144 RR  CELL  ALU_UNIT|SUBTRACTOR|ADDER|\G_NBit_Adder:10:FULLADDERI|g_orC|o_F~0|combout
    Info (332115):     12.777      0.209 RR    IC  ALU_UNIT|SUBTRACTOR|ADDER|\G_NBit_Adder:11:FULLADDERI|g_orC|o_F~0|datad
    Info (332115):     12.921      0.144 RR  CELL  ALU_UNIT|SUBTRACTOR|ADDER|\G_NBit_Adder:11:FULLADDERI|g_orC|o_F~0|combout
    Info (332115):     13.131      0.210 RR    IC  ALU_UNIT|SUBTRACTOR|ADDER|\G_NBit_Adder:12:FULLADDERI|g_orC|o_F~0|datad
    Info (332115):     13.275      0.144 RR  CELL  ALU_UNIT|SUBTRACTOR|ADDER|\G_NBit_Adder:12:FULLADDERI|g_orC|o_F~0|combout
    Info (332115):     13.481      0.206 RR    IC  ALU_UNIT|SUBTRACTOR|ADDER|\G_NBit_Adder:13:FULLADDERI|g_orC|o_F~0|datac
    Info (332115):     13.746      0.265 RR  CELL  ALU_UNIT|SUBTRACTOR|ADDER|\G_NBit_Adder:13:FULLADDERI|g_orC|o_F~0|combout
    Info (332115):     13.955      0.209 RR    IC  ALU_UNIT|SUBTRACTOR|ADDER|\G_NBit_Adder:14:FULLADDERI|g_orC|o_F~0|datad
    Info (332115):     14.099      0.144 RR  CELL  ALU_UNIT|SUBTRACTOR|ADDER|\G_NBit_Adder:14:FULLADDERI|g_orC|o_F~0|combout
    Info (332115):     14.309      0.210 RR    IC  ALU_UNIT|SUBTRACTOR|ADDER|\G_NBit_Adder:15:FULLADDERI|g_orC|o_F~0|datad
    Info (332115):     14.453      0.144 RR  CELL  ALU_UNIT|SUBTRACTOR|ADDER|\G_NBit_Adder:15:FULLADDERI|g_orC|o_F~0|combout
    Info (332115):     14.661      0.208 RR    IC  ALU_UNIT|SUBTRACTOR|ADDER|\G_NBit_Adder:16:FULLADDERI|g_orC|o_F~0|datad
    Info (332115):     14.805      0.144 RR  CELL  ALU_UNIT|SUBTRACTOR|ADDER|\G_NBit_Adder:16:FULLADDERI|g_orC|o_F~0|combout
    Info (332115):     15.013      0.208 RR    IC  ALU_UNIT|SUBTRACTOR|ADDER|\G_NBit_Adder:17:FULLADDERI|g_orC|o_F~0|datad
    Info (332115):     15.157      0.144 RR  CELL  ALU_UNIT|SUBTRACTOR|ADDER|\G_NBit_Adder:17:FULLADDERI|g_orC|o_F~0|combout
    Info (332115):     15.368      0.211 RR    IC  ALU_UNIT|SUBTRACTOR|ADDER|\G_NBit_Adder:18:FULLADDERI|g_orC|o_F~0|datad
    Info (332115):     15.512      0.144 RR  CELL  ALU_UNIT|SUBTRACTOR|ADDER|\G_NBit_Adder:18:FULLADDERI|g_orC|o_F~0|combout
    Info (332115):     15.722      0.210 RR    IC  ALU_UNIT|SUBTRACTOR|ADDER|\G_NBit_Adder:19:FULLADDERI|g_orC|o_F~0|datad
    Info (332115):     15.866      0.144 RR  CELL  ALU_UNIT|SUBTRACTOR|ADDER|\G_NBit_Adder:19:FULLADDERI|g_orC|o_F~0|combout
    Info (332115):     16.072      0.206 RR    IC  ALU_UNIT|SUBTRACTOR|ADDER|\G_NBit_Adder:20:FULLADDERI|g_orC|o_F~0|datac
    Info (332115):     16.337      0.265 RR  CELL  ALU_UNIT|SUBTRACTOR|ADDER|\G_NBit_Adder:20:FULLADDERI|g_orC|o_F~0|combout
    Info (332115):     16.547      0.210 RR    IC  ALU_UNIT|SUBTRACTOR|ADDER|\G_NBit_Adder:21:FULLADDERI|g_orC|o_F~0|datad
    Info (332115):     16.691      0.144 RR  CELL  ALU_UNIT|SUBTRACTOR|ADDER|\G_NBit_Adder:21:FULLADDERI|g_orC|o_F~0|combout
    Info (332115):     16.896      0.205 RR    IC  ALU_UNIT|SUBTRACTOR|ADDER|\G_NBit_Adder:22:FULLADDERI|g_orC|o_F~0|datac
    Info (332115):     17.161      0.265 RR  CELL  ALU_UNIT|SUBTRACTOR|ADDER|\G_NBit_Adder:22:FULLADDERI|g_orC|o_F~0|combout
    Info (332115):     17.369      0.208 RR    IC  ALU_UNIT|SUBTRACTOR|ADDER|\G_NBit_Adder:23:FULLADDERI|g_orC|o_F~0|datad
    Info (332115):     17.513      0.144 RR  CELL  ALU_UNIT|SUBTRACTOR|ADDER|\G_NBit_Adder:23:FULLADDERI|g_orC|o_F~0|combout
    Info (332115):     18.113      0.600 RR    IC  ALU_UNIT|SUBTRACTOR|ADDER|\G_NBit_Adder:24:FULLADDERI|g_orC|o_F~0|datac
    Info (332115):     18.378      0.265 RR  CELL  ALU_UNIT|SUBTRACTOR|ADDER|\G_NBit_Adder:24:FULLADDERI|g_orC|o_F~0|combout
    Info (332115):     18.587      0.209 RR    IC  ALU_UNIT|SUBTRACTOR|ADDER|\G_NBit_Adder:25:FULLADDERI|g_orC|o_F~0|datad
    Info (332115):     18.731      0.144 RR  CELL  ALU_UNIT|SUBTRACTOR|ADDER|\G_NBit_Adder:25:FULLADDERI|g_orC|o_F~0|combout
    Info (332115):     18.940      0.209 RR    IC  ALU_UNIT|SUBTRACTOR|ADDER|\G_NBit_Adder:26:FULLADDERI|g_orC|o_F~0|datad
    Info (332115):     19.084      0.144 RR  CELL  ALU_UNIT|SUBTRACTOR|ADDER|\G_NBit_Adder:26:FULLADDERI|g_orC|o_F~0|combout
    Info (332115):     19.295      0.211 RR    IC  ALU_UNIT|SUBTRACTOR|ADDER|\G_NBit_Adder:27:FULLADDERI|g_orC|o_F~0|datad
    Info (332115):     19.439      0.144 RR  CELL  ALU_UNIT|SUBTRACTOR|ADDER|\G_NBit_Adder:27:FULLADDERI|g_orC|o_F~0|combout
    Info (332115):     19.647      0.208 RR    IC  ALU_UNIT|SUBTRACTOR|ADDER|\G_NBit_Adder:28:FULLADDERI|g_orC|o_F~0|datad
    Info (332115):     19.791      0.144 RR  CELL  ALU_UNIT|SUBTRACTOR|ADDER|\G_NBit_Adder:28:FULLADDERI|g_orC|o_F~0|combout
    Info (332115):     19.989      0.198 RR    IC  ALU_UNIT|o_S[29]~339|datad
    Info (332115):     20.133      0.144 RR  CELL  ALU_UNIT|o_S[29]~339|combout
    Info (332115):     20.773      0.640 RR    IC  ALU_UNIT|o_S[29]~340|datac
    Info (332115):     21.038      0.265 RR  CELL  ALU_UNIT|o_S[29]~340|combout
    Info (332115):     21.227      0.189 RR    IC  ALU_UNIT|o_S[29]~343|datad
    Info (332115):     21.371      0.144 RR  CELL  ALU_UNIT|o_S[29]~343|combout
    Info (332115):     21.559      0.188 RR    IC  ALU_UNIT|o_S[29]~344|datad
    Info (332115):     21.684      0.125 RF  CELL  ALU_UNIT|o_S[29]~344|combout
    Info (332115):     21.900      0.216 FF    IC  forwarded_equal_rs[29]~5|datad
    Info (332115):     22.010      0.110 FF  CELL  forwarded_equal_rs[29]~5|combout
    Info (332115):     22.253      0.243 FF    IC  Equal6~21|datab
    Info (332115):     22.644      0.391 FR  CELL  Equal6~21|combout
    Info (332115):     23.545      0.901 RR    IC  Equal6~82|datab
    Info (332115):     23.858      0.313 RR  CELL  Equal6~82|combout
    Info (332115):     24.052      0.194 RR    IC  PCSrcMux|\G_NBit_MUX1:22:MUXI1|g_or_final|o_F~0|datad
    Info (332115):     24.196      0.144 RR  CELL  PCSrcMux|\G_NBit_MUX1:22:MUXI1|g_or_final|o_F~0|combout
    Info (332115):     24.397      0.201 RR    IC  PCReg|s_Q[5]~2|datad
    Info (332115):     24.541      0.144 RR  CELL  PCReg|s_Q[5]~2|combout
    Info (332115):     25.310      0.769 RR    IC  PCSrcMux|\G_NBit_MUX1:7:MUXI1|g_or_final|o_F~0|datad
    Info (332115):     25.454      0.144 RR  CELL  PCSrcMux|\G_NBit_MUX1:7:MUXI1|g_or_final|o_F~0|combout
    Info (332115):     25.638      0.184 RR    IC  PCSrcMux|\G_NBit_MUX1:7:MUXI1|g_or_final|o_F~2|datac
    Info (332115):     25.903      0.265 RR  CELL  PCSrcMux|\G_NBit_MUX1:7:MUXI1|g_or_final|o_F~2|combout
    Info (332115):     26.090      0.187 RR    IC  PCSrcMux|\G_NBit_MUX1:7:MUXI1|g_or_final|o_F~3|datad
    Info (332115):     26.234      0.144 RR  CELL  PCSrcMux|\G_NBit_MUX1:7:MUXI1|g_or_final|o_F~3|combout
    Info (332115):     26.234      0.000 RR    IC  PCReg|s_Q[7]|d
    Info (332115):     26.314      0.080 RR  CELL  pc32Bit:PCReg|s_Q[7]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     20.000     20.000           latch edge time
    Info (332115):     22.685      2.685  R        clock network delay
    Info (332115):     22.713      0.028           clock pessimism removed
    Info (332115):     22.693     -0.020           clock uncertainty
    Info (332115):     22.712      0.019     uTsu  pc32Bit:PCReg|s_Q[7]
    Info (332115): 
    Info (332115): Data Arrival Time  :    26.314
    Info (332115): Data Required Time :    22.712
    Info (332115): Slack              :    -3.602 (VIOLATED)
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.339
    Info (332115): -to_clock [get_clocks {iCLK}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.339 
    Info (332115): ===================================================================
    Info (332115): From Node    : pc32Bit:PCReg|s_Q[18]
    Info (332115): To Node      : pc32Bit:PCReg|s_Q[18]
    Info (332115): Launch Clock : iCLK
    Info (332115): Latch Clock  : iCLK
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      3.052      3.052  R        clock network delay
    Info (332115):      3.265      0.213     uTco  pc32Bit:PCReg|s_Q[18]
    Info (332115):      3.265      0.000 FF  CELL  PCReg|s_Q[18]|q
    Info (332115):      3.265      0.000 FF    IC  PCSrcMux|\G_NBit_MUX1:18:MUXI1|g_or_final|o_F~2|datac
    Info (332115):      3.584      0.319 FF  CELL  PCSrcMux|\G_NBit_MUX1:18:MUXI1|g_or_final|o_F~2|combout
    Info (332115):      3.584      0.000 FF    IC  PCReg|s_Q[18]|d
    Info (332115):      3.649      0.065 FF  CELL  pc32Bit:PCReg|s_Q[18]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      3.167      3.167  R        clock network delay
    Info (332115):      3.139     -0.028           clock pessimism removed
    Info (332115):      3.139      0.000           clock uncertainty
    Info (332115):      3.310      0.171      uTh  pc32Bit:PCReg|s_Q[18]
    Info (332115): 
    Info (332115): Data Arrival Time  :     3.649
    Info (332115): Data Required Time :     3.310
    Info (332115): Slack              :     0.339 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 17.877
    Info (332115): -to_clock [get_clocks {iCLK}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 17.877 
    Info (332115): ===================================================================
    Info (332115): From Node    : ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6
    Info (332115): To Node      : ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0
    Info (332115): Launch Clock : iCLK
    Info (332115): Latch Clock  : iCLK
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      2.789      2.789  R        clock network delay
    Info (332115):      3.002      0.213     uTco  ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6
    Info (332115):      3.002      0.000 RR  CELL  ID_register|MemtoRegreg|\G_NBit_Reg:0:RegI|s_Q_rtl_0|auto_generated|dffe6|q
    Info (332115):      3.906      0.904 RR    IC  ID_register|MemtoRegreg|\G_NBit_Reg:0:RegI|s_Q_rtl_0|auto_generated|altsyncram4|ram_block7a0|clr0
    Info (332115):      5.054      1.148 RF  CELL  ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     20.000     20.000           latch edge time
    Info (332115):     22.972      2.972  R        clock network delay
    Info (332115):     23.000      0.028           clock pessimism removed
    Info (332115):     22.980     -0.020           clock uncertainty
    Info (332115):     22.931     -0.049     uTsu  ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0
    Info (332115): 
    Info (332115): Data Arrival Time  :     5.054
    Info (332115): Data Required Time :    22.931
    Info (332115): Slack              :    17.877 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.558
    Info (332115): -to_clock [get_clocks {iCLK}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 1.558 
    Info (332115): ===================================================================
    Info (332115): From Node    : ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6
    Info (332115): To Node      : ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0
    Info (332115): Launch Clock : iCLK
    Info (332115): Latch Clock  : iCLK
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      2.689      2.689  R        clock network delay
    Info (332115):      2.902      0.213     uTco  ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6
    Info (332115):      2.902      0.000 FF  CELL  ID_register|MemtoRegreg|\G_NBit_Reg:0:RegI|s_Q_rtl_0|auto_generated|dffe6|q
    Info (332115):      3.721      0.819 FF    IC  ID_register|MemtoRegreg|\G_NBit_Reg:0:RegI|s_Q_rtl_0|auto_generated|altsyncram4|ram_block7a0|clr0
    Info (332115):      4.770      1.049 FR  CELL  ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      3.072      3.072  R        clock network delay
    Info (332115):      3.044     -0.028           clock pessimism removed
    Info (332115):      3.044      0.000           clock uncertainty
    Info (332115):      3.212      0.168      uTh  ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0
    Info (332115): 
    Info (332115): Data Arrival Time  :     4.770
    Info (332115): Data Required Time :     3.212
    Info (332115): Slack              :     1.558 
    Info (332115): ===================================================================
    Info (332115): 
Info: Analyzing Fast 1200mV 0C Model
Warning (332060): Node: IF_ID_register:IF_REG|N_Bit_Register:ImemReg|dffg:\G_NBit_Reg:0:RegI|s_Q was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch control_unit:CONTROL|Jump is being clocked by IF_ID_register:IF_REG|N_Bit_Register:ImemReg|dffg:\G_NBit_Reg:0:RegI|s_Q
Info (332146): Worst-case setup slack is 3.713
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.713               0.000 iCLK 
Info (332146): Worst-case hold slack is 0.152
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.152               0.000 iCLK 
Info (332146): Worst-case recovery slack is 18.842
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    18.842               0.000 iCLK 
Info (332146): Worst-case removal slack is 0.830
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.830               0.000 iCLK 
Info (332146): Worst-case minimum pulse width slack is 9.366
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.366               0.000 iCLK 
Info (332114): Report Metastability: Found 2 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 2
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 26.719 ns
    Info (332114): 
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 3.713
    Info (332115): -to_clock [get_clocks {iCLK}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 3.713 
    Info (332115): ===================================================================
    Info (332115): From Node    : mips_register_file:MIPS_REGISTER_FILE0|N_Bit_Register:\G_32Bit_Reg:20:RegI|dffg:\G_NBit_Reg:18:RegI|s_Q
    Info (332115): To Node      : pc32Bit:PCReg|s_Q[7]
    Info (332115): Launch Clock : iCLK (INVERTED)
    Info (332115): Latch Clock  : iCLK
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     10.000     10.000           launch edge time
    Info (332115):     11.980      1.980  F        clock network delay
    Info (332115):     12.085      0.105     uTco  mips_register_file:MIPS_REGISTER_FILE0|N_Bit_Register:\G_32Bit_Reg:20:RegI|dffg:\G_NBit_Reg:18:RegI|s_Q
    Info (332115):     12.085      0.000 FF  CELL  MIPS_REGISTER_FILE0|\G_32Bit_Reg:20:RegI|\G_NBit_Reg:18:RegI|s_Q|q
    Info (332115):     12.464      0.379 FF    IC  MIPS_REGISTER_FILE0|G_OutMux2|o_O[18]~277|datad
    Info (332115):     12.527      0.063 FF  CELL  MIPS_REGISTER_FILE0|G_OutMux2|o_O[18]~277|combout
    Info (332115):     12.712      0.185 FF    IC  MIPS_REGISTER_FILE0|G_OutMux2|o_O[18]~278|datad
    Info (332115):     12.775      0.063 FF  CELL  MIPS_REGISTER_FILE0|G_OutMux2|o_O[18]~278|combout
    Info (332115):     12.961      0.186 FF    IC  MIPS_REGISTER_FILE0|G_OutMux2|o_O[18]~279|datac
    Info (332115):     13.094      0.133 FF  CELL  MIPS_REGISTER_FILE0|G_OutMux2|o_O[18]~279|combout
    Info (332115):     13.733      0.639 FF    IC  MIPS_REGISTER_FILE0|G_OutMux2|o_O[18]~280|datac
    Info (332115):     13.866      0.133 FF  CELL  MIPS_REGISTER_FILE0|G_OutMux2|o_O[18]~280|combout
    Info (332115):     13.977      0.111 FF    IC  MIPS_REGISTER_FILE0|G_OutMux2|o_O[18]~281|datac
    Info (332115):     14.110      0.133 FF  CELL  MIPS_REGISTER_FILE0|G_OutMux2|o_O[18]~281|combout
    Info (332115):     14.314      0.204 FF    IC  MIPS_REGISTER_FILE0|G_OutMux2|o_O[18]~284|datac
    Info (332115):     14.447      0.133 FF  CELL  MIPS_REGISTER_FILE0|G_OutMux2|o_O[18]~284|combout
    Info (332115):     14.555      0.108 FF    IC  Equal6~27|datad
    Info (332115):     14.618      0.063 FF  CELL  Equal6~27|combout
    Info (332115):     14.980      0.362 FF    IC  Equal6~28|datad
    Info (332115):     15.052      0.072 FR  CELL  Equal6~28|combout
    Info (332115):     15.158      0.106 RR    IC  Equal6~31|datab
    Info (332115):     15.355      0.197 RF  CELL  Equal6~31|combout
    Info (332115):     15.672      0.317 FF    IC  Equal6~42|datab
    Info (332115):     15.879      0.207 FF  CELL  Equal6~42|combout
    Info (332115):     16.013      0.134 FF    IC  Equal6~49|datab
    Info (332115):     16.220      0.207 FF  CELL  Equal6~49|combout
    Info (332115):     16.353      0.133 FF    IC  Equal6~82|dataa
    Info (332115):     16.526      0.173 FF  CELL  Equal6~82|combout
    Info (332115):     16.640      0.114 FF    IC  PCSrcMux|\G_NBit_MUX1:22:MUXI1|g_or_final|o_F~0|datad
    Info (332115):     16.703      0.063 FF  CELL  PCSrcMux|\G_NBit_MUX1:22:MUXI1|g_or_final|o_F~0|combout
    Info (332115):     16.821      0.118 FF    IC  PCReg|s_Q[5]~2|datad
    Info (332115):     16.884      0.063 FF  CELL  PCReg|s_Q[5]~2|combout
    Info (332115):     17.341      0.457 FF    IC  PCSrcMux|\G_NBit_MUX1:7:MUXI1|g_or_final|o_F~0|datad
    Info (332115):     17.404      0.063 FF  CELL  PCSrcMux|\G_NBit_MUX1:7:MUXI1|g_or_final|o_F~0|combout
    Info (332115):     17.514      0.110 FF    IC  PCSrcMux|\G_NBit_MUX1:7:MUXI1|g_or_final|o_F~2|datac
    Info (332115):     17.647      0.133 FF  CELL  PCSrcMux|\G_NBit_MUX1:7:MUXI1|g_or_final|o_F~2|combout
    Info (332115):     17.754      0.107 FF    IC  PCSrcMux|\G_NBit_MUX1:7:MUXI1|g_or_final|o_F~3|datad
    Info (332115):     17.817      0.063 FF  CELL  PCSrcMux|\G_NBit_MUX1:7:MUXI1|g_or_final|o_F~3|combout
    Info (332115):     17.817      0.000 FF    IC  PCReg|s_Q[7]|d
    Info (332115):     17.867      0.050 FF  CELL  pc32Bit:PCReg|s_Q[7]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     20.000     20.000           latch edge time
    Info (332115):     21.574      1.574  R        clock network delay
    Info (332115):     21.593      0.019           clock pessimism removed
    Info (332115):     21.573     -0.020           clock uncertainty
    Info (332115):     21.580      0.007     uTsu  pc32Bit:PCReg|s_Q[7]
    Info (332115): 
    Info (332115): Data Arrival Time  :    17.867
    Info (332115): Data Required Time :    21.580
    Info (332115): Slack              :     3.713 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.152
    Info (332115): -to_clock [get_clocks {iCLK}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.152 
    Info (332115): ===================================================================
    Info (332115): From Node    : ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe3a[0]
    Info (332115): To Node      : ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0~portb_address_reg0
    Info (332115): Launch Clock : iCLK
    Info (332115): Latch Clock  : iCLK
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      1.580      1.580  R        clock network delay
    Info (332115):      1.685      0.105     uTco  ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe3a[0]
    Info (332115):      1.685      0.000 RR  CELL  ID_register|MemtoRegreg|\G_NBit_Reg:0:RegI|s_Q_rtl_0|auto_generated|dffe3a[0]|q
    Info (332115):      2.023      0.338 RR    IC  ID_register|MemtoRegreg|\G_NBit_Reg:0:RegI|s_Q_rtl_0|auto_generated|altsyncram4|ram_block7a0|portbaddr[0]
    Info (332115):      2.061      0.038 RR  CELL  ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0~portb_address_reg0
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      1.825      1.825  R        clock network delay
    Info (332115):      1.805     -0.020           clock pessimism removed
    Info (332115):      1.805      0.000           clock uncertainty
    Info (332115):      1.909      0.104      uTh  ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0~portb_address_reg0
    Info (332115): 
    Info (332115): Data Arrival Time  :     2.061
    Info (332115): Data Required Time :     1.909
    Info (332115): Slack              :     0.152 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 18.842
    Info (332115): -to_clock [get_clocks {iCLK}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 18.842 
    Info (332115): ===================================================================
    Info (332115): From Node    : ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6
    Info (332115): To Node      : ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0
    Info (332115): Launch Clock : iCLK
    Info (332115): Latch Clock  : iCLK
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      1.641      1.641  R        clock network delay
    Info (332115):      1.746      0.105     uTco  ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6
    Info (332115):      1.746      0.000 FF  CELL  ID_register|MemtoRegreg|\G_NBit_Reg:0:RegI|s_Q_rtl_0|auto_generated|dffe6|q
    Info (332115):      2.260      0.514 FF    IC  ID_register|MemtoRegreg|\G_NBit_Reg:0:RegI|s_Q_rtl_0|auto_generated|altsyncram4|ram_block7a0|clr0
    Info (332115):      2.871      0.611 FR  CELL  ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     20.000     20.000           latch edge time
    Info (332115):     21.738      1.738  R        clock network delay
    Info (332115):     21.758      0.020           clock pessimism removed
    Info (332115):     21.738     -0.020           clock uncertainty
    Info (332115):     21.713     -0.025     uTsu  ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0
    Info (332115): 
    Info (332115): Data Arrival Time  :     2.871
    Info (332115): Data Required Time :    21.713
    Info (332115): Slack              :    18.842 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.830
    Info (332115): -to_clock [get_clocks {iCLK}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 0.830 
    Info (332115): ===================================================================
    Info (332115): From Node    : ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6
    Info (332115): To Node      : ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0
    Info (332115): Launch Clock : iCLK
    Info (332115): Latch Clock  : iCLK
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      1.580      1.580  R        clock network delay
    Info (332115):      1.685      0.105     uTco  ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6
    Info (332115):      1.685      0.000 RR  CELL  ID_register|MemtoRegreg|\G_NBit_Reg:0:RegI|s_Q_rtl_0|auto_generated|dffe6|q
    Info (332115):      2.126      0.441 RR    IC  ID_register|MemtoRegreg|\G_NBit_Reg:0:RegI|s_Q_rtl_0|auto_generated|altsyncram4|ram_block7a0|clr0
    Info (332115):      2.706      0.580 RF  CELL  ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      1.806      1.806  R        clock network delay
    Info (332115):      1.786     -0.020           clock pessimism removed
    Info (332115):      1.786      0.000           clock uncertainty
    Info (332115):      1.876      0.090      uTh  ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0
    Info (332115): 
    Info (332115): Data Arrival Time  :     2.706
    Info (332115): Data Required Time :     1.876
    Info (332115): Slack              :     0.830 
    Info (332115): ===================================================================
    Info (332115): 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 7 warnings
    Info: Peak virtual memory: 1272 megabytes
    Info: Processing ended: Mon Dec  6 17:16:58 2021
    Info: Elapsed time: 00:00:40
    Info: Total CPU time (on all processors): 00:00:53


