timestamp=1570477506237

[~A]
E:/GIT/my_projects/FPGA/Verilog/card_driver/card_driver/card_driver/src/SPI_cont.v_card_driver.v=0*819*1996
LastVerilogToplevel=card_driver
ModifyID=1
Version=74

[$root]
A/$root=22|||1*0
BinI32/$root=3*0
SLP=3*104
Version=10.5.217.6767 (Windows)|0000000b789cd3f53752d02d2e33ca3634020010aa02e5|c73a565f2ade592f8ac1c68f484c92162bbd993be91d8fed9bc8c16897aabfd2

[SPI_cont]
A/SPI_cont=22|./../src/SPI_cont.v|1|1*390
BinI32/SPI_cont=3*172
R=./../src/SPI_cont.v|1
SLP=3*1871
Version=10.5.217.6767 (Windows)|0000000b789cd3f53752d02d2e33ca3634020010aa02e5|9cdd2b3d3c0df01a4ff7cb6ef71ad8a9ebc2582dc002f1bcd1f4a52524577790626d0a00f5c4091b12ba04ae9fb5f72c

[card_driver]
A/card_driver=22|./../src/card_driver.v|1|1*3257
BinI32/card_driver=3*3112
R=./../src/card_driver.v|1
SLP=3*3222
Version=10.5.217.6767 (Windows)|0000000b789cd3f53752d02d2e33ca3634020010aa02e5|a91b6b67e0d9e50f3d4694afec1462a1dcd9f7860d1f1a443ae37d28cc678186bae6cccb506adcb497a6c452aa3a92a8

[~MFT]
0=5|0card_driver.mgf|1996|0
1=3|1card_driver.mgf|3257|0
3=6|3card_driver.mgf|3222|0

[~U]
$root=12|0*0|
SPI_cont=12|0*182||0x10
card_driver=12|0*484||0x10
