Timing Violation Report Max Delay Analysis

SmartTime Version v12.3
Microsemi Corporation - Microsemi Libero Software Release v12.3 (Version 12.800.0.16)
Date: Fri Mar  6 16:20:14 2020


Design: top
Family: PolarFire
Die: MPF300TS
Package: FCG1152
Temperature Range: -40 - 100 C
Voltage Range: 0.97 - 1.03 V
Speed Grade: -1
Design State: Post-Layout
Data source: Production
Multi Corner Report Operating Conditions: slow_lv_ht, slow_lv_lt, fast_hv_lt
Scenario for Timing Analysis: timing_analysis


Path 1
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor[8]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr2[62]:D
  Delay (ns):              7.677
  Slack (ns):              1.266
  Arrival (ns):           10.953
  Required (ns):          12.219
  Operating Conditions: slow_lv_lt

Path 2
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor[8]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr3[62]:D
  Delay (ns):              7.676
  Slack (ns):              1.266
  Arrival (ns):           10.952
  Required (ns):          12.218
  Operating Conditions: slow_lv_lt

Path 3
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor[8]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr2[51]:D
  Delay (ns):              7.657
  Slack (ns):              1.285
  Arrival (ns):           10.933
  Required (ns):          12.218
  Operating Conditions: slow_lv_lt

Path 4
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor[8]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr3[51]:D
  Delay (ns):              7.656
  Slack (ns):              1.286
  Arrival (ns):           10.932
  Required (ns):          12.218
  Operating Conditions: slow_lv_lt

Path 5
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/MSC_i_39/MSC_i_40/MSC_i_41/d1_tmr3[7]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/rd_data_asm_fifo_wr_data[36]:D
  Delay (ns):              4.549
  Slack (ns):              1.321
  Arrival (ns):           11.483
  Required (ns):          12.804
  Operating Conditions: slow_lv_ht

Path 6
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/MSC_i_39/MSC_i_40/MSC_i_41/d1_tmr3[7]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/rd_data_asm_fifo_wr_data_tmr3[36]:D
  Delay (ns):              4.548
  Slack (ns):              1.322
  Arrival (ns):           11.482
  Required (ns):          12.804
  Operating Conditions: slow_lv_ht

Path 7
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor[8]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr2[59]:D
  Delay (ns):              7.619
  Slack (ns):              1.336
  Arrival (ns):           10.895
  Required (ns):          12.231
  Operating Conditions: slow_lv_lt

Path 8
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor[8]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr3[59]:D
  Delay (ns):              7.618
  Slack (ns):              1.338
  Arrival (ns):           10.894
  Required (ns):          12.232
  Operating Conditions: slow_lv_lt

Path 9
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor[8]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr3[57]:D
  Delay (ns):              7.601
  Slack (ns):              1.342
  Arrival (ns):           10.877
  Required (ns):          12.219
  Operating Conditions: slow_lv_lt

Path 10
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor[8]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr2[57]:D
  Delay (ns):              7.600
  Slack (ns):              1.343
  Arrival (ns):           10.876
  Required (ns):          12.219
  Operating Conditions: slow_lv_lt

Path 11
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/MSC_i_39/MSC_i_40/MSC_i_41/d1_tmr3[7]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/rd_data_asm_fifo_wr_data_tmr2[4]:D
  Delay (ns):              4.524
  Slack (ns):              1.345
  Arrival (ns):           11.458
  Required (ns):          12.803
  Operating Conditions: slow_lv_ht

Path 12
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/MSC_i_39/MSC_i_40/MSC_i_41/d1_tmr3[7]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/rd_data_asm_fifo_wr_data_tmr2[20]:D
  Delay (ns):              4.513
  Slack (ns):              1.361
  Arrival (ns):           11.447
  Required (ns):          12.808
  Operating Conditions: slow_lv_ht

Path 13
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/MSC_i_39/MSC_i_40/MSC_i_41/d1_tmr3[7]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/rd_data_asm_fifo_wr_data_tmr3[20]:D
  Delay (ns):              4.512
  Slack (ns):              1.362
  Arrival (ns):           11.446
  Required (ns):          12.808
  Operating Conditions: slow_lv_ht

Path 14
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor[8]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[62]:D
  Delay (ns):              7.578
  Slack (ns):              1.365
  Arrival (ns):           10.854
  Required (ns):          12.219
  Operating Conditions: slow_lv_lt

Path 15
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/MSC_i_39/MSC_i_40/MSC_i_41/d1_tmr3[7]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/rd_data_asm_fifo_wr_data[4]:D
  Delay (ns):              4.504
  Slack (ns):              1.365
  Arrival (ns):           11.438
  Required (ns):          12.803
  Operating Conditions: slow_lv_ht

Path 16
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor_tmr3[2]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr2[62]:D
  Delay (ns):              7.569
  Slack (ns):              1.367
  Arrival (ns):           10.828
  Required (ns):          12.195
  Operating Conditions: slow_lv_lt

Path 17
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor_tmr3[2]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr3[62]:D
  Delay (ns):              7.568
  Slack (ns):              1.367
  Arrival (ns):           10.827
  Required (ns):          12.194
  Operating Conditions: slow_lv_lt

Path 18
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/MSC_i_39/MSC_i_40/MSC_i_41/d1_tmr3[7]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/rd_data_asm_fifo_wr_data_tmr2[44]:D
  Delay (ns):              4.500
  Slack (ns):              1.368
  Arrival (ns):           11.434
  Required (ns):          12.802
  Operating Conditions: slow_lv_ht

Path 19
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/MSC_i_39/MSC_i_40/MSC_i_41/d1_tmr3[7]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/rd_data_asm_fifo_wr_data_tmr3[44]:D
  Delay (ns):              4.500
  Slack (ns):              1.368
  Arrival (ns):           11.434
  Required (ns):          12.802
  Operating Conditions: slow_lv_ht

Path 20
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/MSC_i_39/MSC_i_40/MSC_i_41/d1_tmr3[7]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/rd_data_asm_fifo_wr_data_tmr2[48]:D
  Delay (ns):              4.533
  Slack (ns):              1.369
  Arrival (ns):           11.467
  Required (ns):          12.836
  Operating Conditions: slow_lv_ht

Path 21
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/MSC_i_39/MSC_i_40/MSC_i_41/d1_tmr3[7]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/rd_data_asm_fifo_wr_data_tmr3[48]:D
  Delay (ns):              4.534
  Slack (ns):              1.369
  Arrival (ns):           11.468
  Required (ns):          12.837
  Operating Conditions: slow_lv_ht

Path 22
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor[8]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[51]:D
  Delay (ns):              7.561
  Slack (ns):              1.381
  Arrival (ns):           10.837
  Required (ns):          12.218
  Operating Conditions: slow_lv_lt

Path 23
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/MSC_i_39/MSC_i_40/MSC_i_41/d1[7]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/rd_data_asm_fifo_wr_data[36]:D
  Delay (ns):              4.487
  Slack (ns):              1.383
  Arrival (ns):           11.421
  Required (ns):          12.804
  Operating Conditions: slow_lv_ht

Path 24
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/MSC_i_39/MSC_i_40/MSC_i_41/d1[7]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/rd_data_asm_fifo_wr_data_tmr3[36]:D
  Delay (ns):              4.486
  Slack (ns):              1.384
  Arrival (ns):           11.420
  Required (ns):          12.804
  Operating Conditions: slow_lv_ht

Path 25
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor[6]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr2[62]:D
  Delay (ns):              7.539
  Slack (ns):              1.384
  Arrival (ns):           10.958
  Required (ns):          12.342
  Operating Conditions: slow_lv_ht

Path 26
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor[6]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr3[62]:D
  Delay (ns):              7.539
  Slack (ns):              1.384
  Arrival (ns):           10.958
  Required (ns):          12.342
  Operating Conditions: slow_lv_ht

Path 27
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor_tmr3[2]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr2[51]:D
  Delay (ns):              7.549
  Slack (ns):              1.386
  Arrival (ns):           10.808
  Required (ns):          12.194
  Operating Conditions: slow_lv_lt

Path 28
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor_tmr3[2]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr3[51]:D
  Delay (ns):              7.548
  Slack (ns):              1.387
  Arrival (ns):           10.807
  Required (ns):          12.194
  Operating Conditions: slow_lv_lt

Path 29
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor[8]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr2[64]:D
  Delay (ns):              7.568
  Slack (ns):              1.388
  Arrival (ns):           10.844
  Required (ns):          12.232
  Operating Conditions: slow_lv_lt

Path 30
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor[8]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr3[64]:D
  Delay (ns):              7.567
  Slack (ns):              1.389
  Arrival (ns):           10.843
  Required (ns):          12.232
  Operating Conditions: slow_lv_lt

Path 31
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor[8]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr3[58]:D
  Delay (ns):              7.563
  Slack (ns):              1.394
  Arrival (ns):           10.839
  Required (ns):          12.233
  Operating Conditions: slow_lv_lt

Path 32
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/MSC_i_39/MSC_i_40/MSC_i_41/d2_tmr3[7]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/rd_data_asm_fifo_wr_data[36]:D
  Delay (ns):              4.475
  Slack (ns):              1.395
  Arrival (ns):           11.409
  Required (ns):          12.804
  Operating Conditions: slow_lv_ht

Path 33
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor[8]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr2[58]:D
  Delay (ns):              7.561
  Slack (ns):              1.396
  Arrival (ns):           10.837
  Required (ns):          12.233
  Operating Conditions: slow_lv_lt

Path 34
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/MSC_i_39/MSC_i_40/MSC_i_41/d2_tmr3[7]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/rd_data_asm_fifo_wr_data_tmr3[36]:D
  Delay (ns):              4.474
  Slack (ns):              1.396
  Arrival (ns):           11.408
  Required (ns):          12.804
  Operating Conditions: slow_lv_ht

Path 35
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor_tmr3[6]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr3[62]:D
  Delay (ns):              7.526
  Slack (ns):              1.397
  Arrival (ns):           10.945
  Required (ns):          12.342
  Operating Conditions: slow_lv_ht

Path 36
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor_tmr3[6]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr2[62]:D
  Delay (ns):              7.526
  Slack (ns):              1.397
  Arrival (ns):           10.945
  Required (ns):          12.342
  Operating Conditions: slow_lv_ht

Path 37
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/MSC_i_39/MSC_i_40/MSC_i_41/d1_tmr3[7]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/rd_data_asm_fifo_wr_data_tmr3[2]:D
  Delay (ns):              4.500
  Slack (ns):              1.401
  Arrival (ns):           11.434
  Required (ns):          12.835
  Operating Conditions: slow_lv_ht

Path 38
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/MSC_i_39/MSC_i_40/MSC_i_41/d1_tmr3[7]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/rd_data_asm_fifo_wr_data_tmr2[2]:D
  Delay (ns):              4.500
  Slack (ns):              1.401
  Arrival (ns):           11.434
  Required (ns):          12.835
  Operating Conditions: slow_lv_ht

Path 39
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/value_1_tmr2:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[21]:D
  Delay (ns):              7.489
  Slack (ns):              1.402
  Arrival (ns):           10.861
  Required (ns):          12.263
  Operating Conditions: slow_lv_ht

Path 40
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor[8]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr3[56]:D
  Delay (ns):              7.555
  Slack (ns):              1.405
  Arrival (ns):           10.831
  Required (ns):          12.236
  Operating Conditions: slow_lv_lt

Path 41
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor[8]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr2[56]:D
  Delay (ns):              7.554
  Slack (ns):              1.406
  Arrival (ns):           10.830
  Required (ns):          12.236
  Operating Conditions: slow_lv_lt

Path 42
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/MSC_i_39/MSC_i_40/MSC_i_41/d1[7]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/rd_data_asm_fifo_wr_data_tmr2[4]:D
  Delay (ns):              4.462
  Slack (ns):              1.407
  Arrival (ns):           11.396
  Required (ns):          12.803
  Operating Conditions: slow_lv_ht

Path 43
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/MSC_i_39/MSC_i_40/MSC_i_41/d1_tmr3[7]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/rd_data_asm_fifo_wr_data[41]:D
  Delay (ns):              4.466
  Slack (ns):              1.408
  Arrival (ns):           11.400
  Required (ns):          12.808
  Operating Conditions: slow_lv_ht

Path 44
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/MSC_i_39/MSC_i_40/MSC_i_41/d1_tmr3[7]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/rd_data_asm_fifo_wr_data_tmr2[41]:D
  Delay (ns):              4.464
  Slack (ns):              1.410
  Arrival (ns):           11.398
  Required (ns):          12.808
  Operating Conditions: slow_lv_ht

Path 45
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/MSC_i_39/MSC_i_40/MSC_i_41/d1_tmr2[7]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/rd_data_asm_fifo_wr_data[36]:D
  Delay (ns):              4.454
  Slack (ns):              1.416
  Arrival (ns):           11.388
  Required (ns):          12.804
  Operating Conditions: slow_lv_ht

Path 46
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/MSC_i_39/MSC_i_40/MSC_i_41/d0[7]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/rd_data_asm_fifo_wr_data[36]:D
  Delay (ns):              4.467
  Slack (ns):              1.417
  Arrival (ns):           11.387
  Required (ns):          12.804
  Operating Conditions: slow_lv_ht

Path 47
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/MSC_i_39/MSC_i_40/MSC_i_41/d1_tmr2[7]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/rd_data_asm_fifo_wr_data_tmr3[36]:D
  Delay (ns):              4.453
  Slack (ns):              1.417
  Arrival (ns):           11.387
  Required (ns):          12.804
  Operating Conditions: slow_lv_ht

Path 48
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/MSC_i_39/MSC_i_40/MSC_i_41/d0[7]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/rd_data_asm_fifo_wr_data_tmr3[36]:D
  Delay (ns):              4.466
  Slack (ns):              1.418
  Arrival (ns):           11.386
  Required (ns):          12.804
  Operating Conditions: slow_lv_ht

Path 49
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/MSC_i_39/MSC_i_40/MSC_i_41/d2_tmr3[7]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/rd_data_asm_fifo_wr_data_tmr2[4]:D
  Delay (ns):              4.450
  Slack (ns):              1.419
  Arrival (ns):           11.384
  Required (ns):          12.803
  Operating Conditions: slow_lv_ht

Path 50
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/MSC_i_39/MSC_i_40/MSC_i_41/d1[7]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/rd_data_asm_fifo_wr_data_tmr2[20]:D
  Delay (ns):              4.451
  Slack (ns):              1.423
  Arrival (ns):           11.385
  Required (ns):          12.808
  Operating Conditions: slow_lv_ht

Path 51
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/MSC_i_39/MSC_i_40/MSC_i_41/d1[7]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/rd_data_asm_fifo_wr_data_tmr3[20]:D
  Delay (ns):              4.450
  Slack (ns):              1.424
  Arrival (ns):           11.384
  Required (ns):          12.808
  Operating Conditions: slow_lv_ht

Path 52
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor[8]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[59]:D
  Delay (ns):              7.531
  Slack (ns):              1.425
  Arrival (ns):           10.807
  Required (ns):          12.232
  Operating Conditions: slow_lv_lt

Path 53
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/MSC_i_39/MSC_i_40/MSC_i_41/d1_tmr3[7]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/rd_data_asm_fifo_wr_data_tmr2[36]:D
  Delay (ns):              4.444
  Slack (ns):              1.426
  Arrival (ns):           11.378
  Required (ns):          12.804
  Operating Conditions: slow_lv_ht

Path 54
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor[6]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr2[51]:D
  Delay (ns):              7.494
  Slack (ns):              1.427
  Arrival (ns):           10.767
  Required (ns):          12.194
  Operating Conditions: slow_lv_lt

Path 55
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/MSC_i_39/MSC_i_40/MSC_i_41/d1[7]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/rd_data_asm_fifo_wr_data[4]:D
  Delay (ns):              4.442
  Slack (ns):              1.427
  Arrival (ns):           11.376
  Required (ns):          12.803
  Operating Conditions: slow_lv_ht

Path 56
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor_tmr2[6]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr3[62]:D
  Delay (ns):              7.495
  Slack (ns):              1.428
  Arrival (ns):           10.914
  Required (ns):          12.342
  Operating Conditions: slow_lv_ht

Path 57
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor_tmr2[6]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr2[62]:D
  Delay (ns):              7.495
  Slack (ns):              1.428
  Arrival (ns):           10.914
  Required (ns):          12.342
  Operating Conditions: slow_lv_ht

Path 58
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor[6]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr3[51]:D
  Delay (ns):              7.493
  Slack (ns):              1.428
  Arrival (ns):           10.766
  Required (ns):          12.194
  Operating Conditions: slow_lv_lt

Path 59
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/MSC_i_39/MSC_i_40/MSC_i_41/d1[7]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/rd_data_asm_fifo_wr_data_tmr3[44]:D
  Delay (ns):              4.438
  Slack (ns):              1.430
  Arrival (ns):           11.372
  Required (ns):          12.802
  Operating Conditions: slow_lv_ht

Path 60
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/MSC_i_39/MSC_i_40/MSC_i_41/d1[7]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/rd_data_asm_fifo_wr_data_tmr2[44]:D
  Delay (ns):              4.438
  Slack (ns):              1.430
  Arrival (ns):           11.372
  Required (ns):          12.802
  Operating Conditions: slow_lv_ht

Path 61
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/MSC_i_39/MSC_i_40/MSC_i_41/d1[7]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/rd_data_asm_fifo_wr_data_tmr3[48]:D
  Delay (ns):              4.472
  Slack (ns):              1.431
  Arrival (ns):           11.406
  Required (ns):          12.837
  Operating Conditions: slow_lv_ht

Path 62
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/MSC_i_39/MSC_i_40/MSC_i_41/d1[7]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/rd_data_asm_fifo_wr_data_tmr2[48]:D
  Delay (ns):              4.471
  Slack (ns):              1.431
  Arrival (ns):           11.405
  Required (ns):          12.836
  Operating Conditions: slow_lv_ht

Path 63
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor_tmr3[6]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr2[51]:D
  Delay (ns):              7.490
  Slack (ns):              1.431
  Arrival (ns):           10.763
  Required (ns):          12.194
  Operating Conditions: slow_lv_lt

Path 64
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor_tmr3[6]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr3[51]:D
  Delay (ns):              7.489
  Slack (ns):              1.432
  Arrival (ns):           10.762
  Required (ns):          12.194
  Operating Conditions: slow_lv_lt

Path 65
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor[8]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[55]:D
  Delay (ns):              7.528
  Slack (ns):              1.432
  Arrival (ns):           10.804
  Required (ns):          12.236
  Operating Conditions: slow_lv_lt

Path 66
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor[8]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr2[55]:D
  Delay (ns):              7.527
  Slack (ns):              1.433
  Arrival (ns):           10.803
  Required (ns):          12.236
  Operating Conditions: slow_lv_lt

Path 67
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor[8]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr2[61]:D
  Delay (ns):              7.521
  Slack (ns):              1.435
  Arrival (ns):           10.797
  Required (ns):          12.232
  Operating Conditions: slow_lv_lt

Path 68
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor[8]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[61]:D
  Delay (ns):              7.521
  Slack (ns):              1.435
  Arrival (ns):           10.797
  Required (ns):          12.232
  Operating Conditions: slow_lv_lt

Path 69
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/MSC_i_39/MSC_i_40/MSC_i_41/d2_tmr3[7]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/rd_data_asm_fifo_wr_data_tmr2[20]:D
  Delay (ns):              4.439
  Slack (ns):              1.435
  Arrival (ns):           11.373
  Required (ns):          12.808
  Operating Conditions: slow_lv_ht

Path 70
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/MSC_i_39/MSC_i_40/MSC_i_41/d2_tmr3[7]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/rd_data_asm_fifo_wr_data_tmr3[20]:D
  Delay (ns):              4.438
  Slack (ns):              1.436
  Arrival (ns):           11.372
  Required (ns):          12.808
  Operating Conditions: slow_lv_ht

Path 71
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/MSC_i_39/MSC_i_40/MSC_i_41/d1_tmr3[7]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/rd_data_asm_fifo_wr_data_tmr3[31]:D
  Delay (ns):              4.434
  Slack (ns):              1.436
  Arrival (ns):           11.368
  Required (ns):          12.804
  Operating Conditions: slow_lv_ht

Path 72
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/MSC_i_39/MSC_i_40/MSC_i_41/d1_tmr3[7]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/rd_data_asm_fifo_wr_data[31]:D
  Delay (ns):              4.434
  Slack (ns):              1.436
  Arrival (ns):           11.368
  Required (ns):          12.804
  Operating Conditions: slow_lv_ht

Path 73
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor_tmr2[8]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr3[62]:D
  Delay (ns):              7.505
  Slack (ns):              1.437
  Arrival (ns):           10.781
  Required (ns):          12.218
  Operating Conditions: slow_lv_lt

Path 74
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor_tmr3[2]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr2[59]:D
  Delay (ns):              7.511
  Slack (ns):              1.437
  Arrival (ns):           10.770
  Required (ns):          12.207
  Operating Conditions: slow_lv_lt

Path 75
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor_tmr2[8]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr2[62]:D
  Delay (ns):              7.506
  Slack (ns):              1.437
  Arrival (ns):           10.782
  Required (ns):          12.219
  Operating Conditions: slow_lv_lt

Path 76
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/MSC_i_39/MSC_i_40/MSC_i_41/d1_tmr3[7]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/rd_data_asm_fifo_wr_data_tmr3[34]:D
  Delay (ns):              4.420
  Slack (ns):              1.438
  Arrival (ns):           11.354
  Required (ns):          12.792
  Operating Conditions: slow_lv_ht

Path 77
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor[8]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[57]:D
  Delay (ns):              7.504
  Slack (ns):              1.439
  Arrival (ns):           10.780
  Required (ns):          12.219
  Operating Conditions: slow_lv_lt

Path 78
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor_tmr3[2]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr3[59]:D
  Delay (ns):              7.510
  Slack (ns):              1.439
  Arrival (ns):           10.769
  Required (ns):          12.208
  Operating Conditions: slow_lv_lt

Path 79
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/MSC_i_39/MSC_i_40/MSC_i_41/d2_tmr3[7]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/rd_data_asm_fifo_wr_data[4]:D
  Delay (ns):              4.430
  Slack (ns):              1.439
  Arrival (ns):           11.364
  Required (ns):          12.803
  Operating Conditions: slow_lv_ht

Path 80
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/MSC_i_39/MSC_i_40/MSC_i_41/d1_tmr2[7]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/rd_data_asm_fifo_wr_data_tmr2[4]:D
  Delay (ns):              4.429
  Slack (ns):              1.440
  Arrival (ns):           11.363
  Required (ns):          12.803
  Operating Conditions: slow_lv_ht

Path 81
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/MSC_i_39/MSC_i_40/MSC_i_41/d0[7]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/rd_data_asm_fifo_wr_data_tmr2[4]:D
  Delay (ns):              4.442
  Slack (ns):              1.441
  Arrival (ns):           11.362
  Required (ns):          12.803
  Operating Conditions: slow_lv_ht

Path 82
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/MSC_i_39/MSC_i_40/MSC_i_41/d2_tmr3[7]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/rd_data_asm_fifo_wr_data_tmr2[44]:D
  Delay (ns):              4.426
  Slack (ns):              1.442
  Arrival (ns):           11.360
  Required (ns):          12.802
  Operating Conditions: slow_lv_ht

Path 83
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/MSC_i_39/MSC_i_40/MSC_i_41/d2_tmr3[7]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/rd_data_asm_fifo_wr_data_tmr3[44]:D
  Delay (ns):              4.426
  Slack (ns):              1.442
  Arrival (ns):           11.360
  Required (ns):          12.802
  Operating Conditions: slow_lv_ht

Path 84
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor_tmr3[2]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr3[57]:D
  Delay (ns):              7.493
  Slack (ns):              1.443
  Arrival (ns):           10.752
  Required (ns):          12.195
  Operating Conditions: slow_lv_lt

Path 85
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/MSC_i_39/MSC_i_40/MSC_i_41/d2_tmr3[7]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/rd_data_asm_fifo_wr_data_tmr2[48]:D
  Delay (ns):              4.459
  Slack (ns):              1.443
  Arrival (ns):           11.393
  Required (ns):          12.836
  Operating Conditions: slow_lv_ht

Path 86
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/MSC_i_39/MSC_i_40/MSC_i_41/d2_tmr3[7]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/rd_data_asm_fifo_wr_data_tmr3[48]:D
  Delay (ns):              4.460
  Slack (ns):              1.443
  Arrival (ns):           11.394
  Required (ns):          12.837
  Operating Conditions: slow_lv_ht

Path 87
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor_tmr3[2]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr2[57]:D
  Delay (ns):              7.492
  Slack (ns):              1.444
  Arrival (ns):           10.751
  Required (ns):          12.195
  Operating Conditions: slow_lv_lt

Path 88
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor[6]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr2[59]:D
  Delay (ns):              7.490
  Slack (ns):              1.445
  Arrival (ns):           10.909
  Required (ns):          12.354
  Operating Conditions: slow_lv_ht

Path 89
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/MSC_i_39/MSC_i_40/MSC_i_41/d1_tmr3[7]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/rd_data_asm_fifo_wr_data[14]:D
  Delay (ns):              4.435
  Slack (ns):              1.445
  Arrival (ns):           11.369
  Required (ns):          12.814
  Operating Conditions: slow_lv_ht

Path 90
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor[6]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr3[59]:D
  Delay (ns):              7.489
  Slack (ns):              1.446
  Arrival (ns):           10.908
  Required (ns):          12.354
  Operating Conditions: slow_lv_ht

Path 91
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor[2]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr2[62]:D
  Delay (ns):              7.489
  Slack (ns):              1.447
  Arrival (ns):           10.748
  Required (ns):          12.195
  Operating Conditions: slow_lv_lt

Path 92
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/MSC_i_39/MSC_i_40/MSC_i_41/d1_tmr3[7]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/rd_data_asm_fifo_wr_data[30]:D
  Delay (ns):              4.420
  Slack (ns):              1.447
  Arrival (ns):           11.354
  Required (ns):          12.801
  Operating Conditions: slow_lv_ht

Path 93
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor[2]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr3[62]:D
  Delay (ns):              7.488
  Slack (ns):              1.447
  Arrival (ns):           10.747
  Required (ns):          12.194
  Operating Conditions: slow_lv_lt

Path 94
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/MSC_i_39/MSC_i_40/MSC_i_41/d1_tmr3[7]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/rd_data_asm_fifo_wr_data_tmr3[4]:D
  Delay (ns):              4.422
  Slack (ns):              1.447
  Arrival (ns):           11.356
  Required (ns):          12.803
  Operating Conditions: slow_lv_ht

Path 95
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor_tmr3[3]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr2[62]:D
  Delay (ns):              7.488
  Slack (ns):              1.448
  Arrival (ns):           10.747
  Required (ns):          12.195
  Operating Conditions: slow_lv_lt

Path 96
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor_tmr3[3]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr3[62]:D
  Delay (ns):              7.487
  Slack (ns):              1.448
  Arrival (ns):           10.746
  Required (ns):          12.194
  Operating Conditions: slow_lv_lt

Path 97
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/MSC_i_39/MSC_i_40/MSC_i_41/d1_tmr3[7]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/rd_data_asm_fifo_wr_data_tmr3[14]:D
  Delay (ns):              4.432
  Slack (ns):              1.448
  Arrival (ns):           11.366
  Required (ns):          12.814
  Operating Conditions: slow_lv_ht

Path 98
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/MSC_i_39/MSC_i_40/MSC_i_41/d1_tmr3[7]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/rd_data_asm_fifo_wr_data_tmr3[30]:D
  Delay (ns):              4.419
  Slack (ns):              1.449
  Arrival (ns):           11.353
  Required (ns):          12.802
  Operating Conditions: slow_lv_ht

Path 99
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/MSC_i_39/MSC_i_40/MSC_i_41/d1_tmr3[7]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/rd_data_asm_fifo_wr_data_tmr2[26]:D
  Delay (ns):              4.450
  Slack (ns):              1.449
  Arrival (ns):           11.384
  Required (ns):          12.833
  Operating Conditions: slow_lv_ht

Path 100
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/MSC_i_39/MSC_i_40/MSC_i_41/d1_tmr3[7]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/rd_data_asm_fifo_wr_data_tmr3[26]:D
  Delay (ns):              4.449
  Slack (ns):              1.450
  Arrival (ns):           11.383
  Required (ns):          12.833
  Operating Conditions: slow_lv_ht

