
*** Running vivado
    with args -log datapath.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source datapath.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source datapath.tcl -notrace
Command: synth_design -top datapath -part xc7k70tfbv676-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 87276
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1008.121 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'datapath' [C:/Users/josh/OneDrive/Documents/Penn State/CMPEN 331/Final Project/Final Project.srcs/sources_1/new/datapath.v:24]
INFO: [Synth 8-6157] synthesizing module 'progCounter' [C:/Users/josh/OneDrive/Documents/Penn State/CMPEN 331/Final Project/Final Project.srcs/sources_1/new/Lab 3.v:23]
INFO: [Synth 8-6155] done synthesizing module 'progCounter' (1#1) [C:/Users/josh/OneDrive/Documents/Penn State/CMPEN 331/Final Project/Final Project.srcs/sources_1/new/Lab 3.v:23]
INFO: [Synth 8-6157] synthesizing module 'instMem' [C:/Users/josh/OneDrive/Documents/Penn State/CMPEN 331/Final Project/Final Project.srcs/sources_1/new/Lab 3.v:33]
INFO: [Synth 8-6155] done synthesizing module 'instMem' (2#1) [C:/Users/josh/OneDrive/Documents/Penn State/CMPEN 331/Final Project/Final Project.srcs/sources_1/new/Lab 3.v:33]
INFO: [Synth 8-6157] synthesizing module 'pcAdder' [C:/Users/josh/OneDrive/Documents/Penn State/CMPEN 331/Final Project/Final Project.srcs/sources_1/new/Lab 3.v:49]
INFO: [Synth 8-6155] done synthesizing module 'pcAdder' (3#1) [C:/Users/josh/OneDrive/Documents/Penn State/CMPEN 331/Final Project/Final Project.srcs/sources_1/new/Lab 3.v:49]
INFO: [Synth 8-6157] synthesizing module 'ifidPipeReg' [C:/Users/josh/OneDrive/Documents/Penn State/CMPEN 331/Final Project/Final Project.srcs/sources_1/new/Lab 3.v:58]
INFO: [Synth 8-6155] done synthesizing module 'ifidPipeReg' (4#1) [C:/Users/josh/OneDrive/Documents/Penn State/CMPEN 331/Final Project/Final Project.srcs/sources_1/new/Lab 3.v:58]
INFO: [Synth 8-6157] synthesizing module 'contUnit' [C:/Users/josh/OneDrive/Documents/Penn State/CMPEN 331/Final Project/Final Project.srcs/sources_1/new/Final Project.v:23]
WARNING: [Synth 8-151] case item 6'b100011 is unreachable [C:/Users/josh/OneDrive/Documents/Penn State/CMPEN 331/Final Project/Final Project.srcs/sources_1/new/Final Project.v:28]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/josh/OneDrive/Documents/Penn State/CMPEN 331/Final Project/Final Project.srcs/sources_1/new/Final Project.v:37]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/josh/OneDrive/Documents/Penn State/CMPEN 331/Final Project/Final Project.srcs/sources_1/new/Final Project.v:28]
INFO: [Synth 8-6155] done synthesizing module 'contUnit' (5#1) [C:/Users/josh/OneDrive/Documents/Penn State/CMPEN 331/Final Project/Final Project.srcs/sources_1/new/Final Project.v:23]
INFO: [Synth 8-6157] synthesizing module 'fwdMuxA' [C:/Users/josh/OneDrive/Documents/Penn State/CMPEN 331/Final Project/Final Project.srcs/sources_1/new/Final Project.v:101]
INFO: [Synth 8-6155] done synthesizing module 'fwdMuxA' (6#1) [C:/Users/josh/OneDrive/Documents/Penn State/CMPEN 331/Final Project/Final Project.srcs/sources_1/new/Final Project.v:101]
INFO: [Synth 8-6157] synthesizing module 'fwdMuxB' [C:/Users/josh/OneDrive/Documents/Penn State/CMPEN 331/Final Project/Final Project.srcs/sources_1/new/Final Project.v:117]
INFO: [Synth 8-6155] done synthesizing module 'fwdMuxB' (7#1) [C:/Users/josh/OneDrive/Documents/Penn State/CMPEN 331/Final Project/Final Project.srcs/sources_1/new/Final Project.v:117]
INFO: [Synth 8-6157] synthesizing module 'regrtMulx' [C:/Users/josh/OneDrive/Documents/Penn State/CMPEN 331/Final Project/Final Project.srcs/sources_1/new/Lab 3.v:65]
INFO: [Synth 8-6155] done synthesizing module 'regrtMulx' (8#1) [C:/Users/josh/OneDrive/Documents/Penn State/CMPEN 331/Final Project/Final Project.srcs/sources_1/new/Lab 3.v:65]
INFO: [Synth 8-6157] synthesizing module 'immExt' [C:/Users/josh/OneDrive/Documents/Penn State/CMPEN 331/Final Project/Final Project.srcs/sources_1/new/Lab 3.v:77]
INFO: [Synth 8-6155] done synthesizing module 'immExt' (9#1) [C:/Users/josh/OneDrive/Documents/Penn State/CMPEN 331/Final Project/Final Project.srcs/sources_1/new/Lab 3.v:77]
INFO: [Synth 8-6157] synthesizing module 'idexePipeReg' [C:/Users/josh/OneDrive/Documents/Penn State/CMPEN 331/Final Project/Final Project.srcs/sources_1/new/Lab 3.v:86]
INFO: [Synth 8-6155] done synthesizing module 'idexePipeReg' (10#1) [C:/Users/josh/OneDrive/Documents/Penn State/CMPEN 331/Final Project/Final Project.srcs/sources_1/new/Lab 3.v:86]
INFO: [Synth 8-6157] synthesizing module 'aluMux' [C:/Users/josh/OneDrive/Documents/Penn State/CMPEN 331/Final Project/Final Project.srcs/sources_1/new/Lab 4.v:23]
INFO: [Synth 8-6155] done synthesizing module 'aluMux' (11#1) [C:/Users/josh/OneDrive/Documents/Penn State/CMPEN 331/Final Project/Final Project.srcs/sources_1/new/Lab 4.v:23]
INFO: [Synth 8-6157] synthesizing module 'alu' [C:/Users/josh/OneDrive/Documents/Penn State/CMPEN 331/Final Project/Final Project.srcs/sources_1/new/Lab 4.v:35]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/josh/OneDrive/Documents/Penn State/CMPEN 331/Final Project/Final Project.srcs/sources_1/new/Lab 4.v:37]
INFO: [Synth 8-6155] done synthesizing module 'alu' (12#1) [C:/Users/josh/OneDrive/Documents/Penn State/CMPEN 331/Final Project/Final Project.srcs/sources_1/new/Lab 4.v:35]
INFO: [Synth 8-6157] synthesizing module 'exeMemPipeReg' [C:/Users/josh/OneDrive/Documents/Penn State/CMPEN 331/Final Project/Final Project.srcs/sources_1/new/Lab 4.v:54]
INFO: [Synth 8-6155] done synthesizing module 'exeMemPipeReg' (13#1) [C:/Users/josh/OneDrive/Documents/Penn State/CMPEN 331/Final Project/Final Project.srcs/sources_1/new/Lab 4.v:54]
INFO: [Synth 8-6157] synthesizing module 'datMem' [C:/Users/josh/OneDrive/Documents/Penn State/CMPEN 331/Final Project/Final Project.srcs/sources_1/new/Lab 4.v:68]
INFO: [Synth 8-6155] done synthesizing module 'datMem' (14#1) [C:/Users/josh/OneDrive/Documents/Penn State/CMPEN 331/Final Project/Final Project.srcs/sources_1/new/Lab 4.v:68]
INFO: [Synth 8-6157] synthesizing module 'memWbPipeReg' [C:/Users/josh/OneDrive/Documents/Penn State/CMPEN 331/Final Project/Final Project.srcs/sources_1/new/Lab 4.v:94]
INFO: [Synth 8-6155] done synthesizing module 'memWbPipeReg' (15#1) [C:/Users/josh/OneDrive/Documents/Penn State/CMPEN 331/Final Project/Final Project.srcs/sources_1/new/Lab 4.v:94]
INFO: [Synth 8-6157] synthesizing module 'wbMux' [C:/Users/josh/OneDrive/Documents/Penn State/CMPEN 331/Final Project/Final Project.srcs/sources_1/new/Lab 5.v:23]
INFO: [Synth 8-6155] done synthesizing module 'wbMux' (16#1) [C:/Users/josh/OneDrive/Documents/Penn State/CMPEN 331/Final Project/Final Project.srcs/sources_1/new/Lab 5.v:23]
INFO: [Synth 8-6157] synthesizing module 'regFile' [C:/Users/josh/OneDrive/Documents/Penn State/CMPEN 331/Final Project/Final Project.srcs/sources_1/new/Lab 5.v:36]
INFO: [Synth 8-6155] done synthesizing module 'regFile' (17#1) [C:/Users/josh/OneDrive/Documents/Penn State/CMPEN 331/Final Project/Final Project.srcs/sources_1/new/Lab 5.v:36]
WARNING: [Synth 8-689] width (1) of port connection 'foo' does not match port width (32) of module 'regFile' [C:/Users/josh/OneDrive/Documents/Penn State/CMPEN 331/Final Project/Final Project.srcs/sources_1/new/datapath.v:75]
INFO: [Synth 8-6155] done synthesizing module 'datapath' (18#1) [C:/Users/josh/OneDrive/Documents/Penn State/CMPEN 331/Final Project/Final Project.srcs/sources_1/new/datapath.v:24]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1008.121 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 1008.121 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k70tfbv676-1
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 1008.121 ; gain = 0.000
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'wreg_reg' [C:/Users/josh/OneDrive/Documents/Penn State/CMPEN 331/Final Project/Final Project.srcs/sources_1/new/Final Project.v:31]
WARNING: [Synth 8-327] inferring latch for variable 'm2reg_reg' [C:/Users/josh/OneDrive/Documents/Penn State/CMPEN 331/Final Project/Final Project.srcs/sources_1/new/Final Project.v:32]
WARNING: [Synth 8-327] inferring latch for variable 'wmem_reg' [C:/Users/josh/OneDrive/Documents/Penn State/CMPEN 331/Final Project/Final Project.srcs/sources_1/new/Final Project.v:33]
WARNING: [Synth 8-327] inferring latch for variable 'aluc_reg' [C:/Users/josh/OneDrive/Documents/Penn State/CMPEN 331/Final Project/Final Project.srcs/sources_1/new/Final Project.v:38]
WARNING: [Synth 8-327] inferring latch for variable 'aluimm_reg' [C:/Users/josh/OneDrive/Documents/Penn State/CMPEN 331/Final Project/Final Project.srcs/sources_1/new/Final Project.v:34]
WARNING: [Synth 8-327] inferring latch for variable 'r_reg' [C:/Users/josh/OneDrive/Documents/Penn State/CMPEN 331/Final Project/Final Project.srcs/sources_1/new/Lab 4.v:38]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 1008.121 ; gain = 0.000
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 2     
	   3 Input   32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 9     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   6 Input   32 Bit        Muxes := 1     
	   4 Input   32 Bit        Muxes := 2     
	   2 Input   32 Bit        Muxes := 2     
	   2 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 1     
	   7 Input    4 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 1     
	   3 Input    2 Bit        Muxes := 2     
	   4 Input    1 Bit        Muxes := 4     
	   2 Input    1 Bit        Muxes := 2     
	   7 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:29 . Memory (MB): peak = 1008.121 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping	Report (see note below)
+------------+--------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object         | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+--------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|datapath    | datMem0/memory_reg | 64 x 32(READ_FIRST)    | W |   | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
+------------+--------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping	Report (see note below)
+------------+------------------------+-----------+----------------------+--------------+
|Module Name | RTL Object             | Inference | Size (Depth x Width) | Primitives   | 
+------------+------------------------+-----------+----------------------+--------------+
|datapath    | regFile0/registers_reg | Implied   | 32 x 32              | RAM32M x 12	 | 
+------------+------------------------+-----------+----------------------+--------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:29 . Memory (MB): peak = 1008.121 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping	Report
+------------+--------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object         | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+--------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|datapath    | datMem0/memory_reg | 64 x 32(READ_FIRST)    | W |   | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
+------------+--------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping	Report
+------------+------------------------+-----------+----------------------+--------------+
|Module Name | RTL Object             | Inference | Size (Depth x Width) | Primitives   | 
+------------+------------------------+-----------+----------------------+--------------+
|datapath    | regFile0/registers_reg | Implied   | 32 x 32              | RAM32M x 12	 | 
+------------+------------------------+-----------+----------------------+--------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance datMem0/memory_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:06 ; elapsed = 00:00:29 . Memory (MB): peak = 1008.121 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:08 ; elapsed = 00:00:34 . Memory (MB): peak = 1008.121 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:08 ; elapsed = 00:00:34 . Memory (MB): peak = 1008.121 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:08 ; elapsed = 00:00:34 . Memory (MB): peak = 1008.121 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:08 ; elapsed = 00:00:34 . Memory (MB): peak = 1008.121 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:34 . Memory (MB): peak = 1008.121 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:08 ; elapsed = 00:00:34 . Memory (MB): peak = 1008.121 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     2|
|2     |CARRY4   |    28|
|3     |LUT1     |     4|
|4     |LUT2     |   101|
|5     |LUT3     |     5|
|6     |LUT4     |    32|
|7     |LUT5     |    97|
|8     |LUT6     |     4|
|9     |MUXF7    |    32|
|10    |RAM32M   |    12|
|11    |RAMB18E1 |     1|
|12    |FDRE     |   213|
|13    |LD       |    35|
|14    |IBUF     |     1|
|15    |OBUF     |   316|
+------+---------+------+

Report Instance Areas: 
+------+-----------------+--------------+------+
|      |Instance         |Module        |Cells |
+------+-----------------+--------------+------+
|1     |top              |              |   883|
|2     |  datMem0        |datMem        |     1|
|3     |  alu0           |alu           |    83|
|4     |  contUnit0      |contUnit      |     3|
|5     |  exeMemPipeReg0 |exeMemPipeReg |   100|
|6     |  idexePipeReg0  |idexePipeReg  |   236|
|7     |  ifidPipeReg0   |ifidPipeReg   |    47|
|8     |  memWbPipeReg0  |memWbPipeReg  |    35|
|9     |  progCounter0   |progCounter   |    46|
|10    |  regFile0       |regFile       |    12|
+------+-----------------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:08 ; elapsed = 00:00:34 . Memory (MB): peak = 1008.121 ; gain = 0.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 8 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:08 ; elapsed = 00:00:34 . Memory (MB): peak = 1008.121 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:08 ; elapsed = 00:00:34 . Memory (MB): peak = 1008.121 ; gain = 0.000
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 1008.121 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 108 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 13 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1008.121 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 47 instances were transformed.
  LD => LDCE: 35 instances
  RAM32M => RAM32M (inverted pins: WCLK) (RAMD32(x6), RAMS32(x2)): 12 instances

INFO: [Common 17-83] Releasing license: Synthesis
52 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:39 . Memory (MB): peak = 1008.121 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/josh/OneDrive/Documents/Penn State/CMPEN 331/Final Project/Final Project.runs/synth_1/datapath.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file datapath_utilization_synth.rpt -pb datapath_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Dec 11 20:41:21 2023...
