Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (lin64) Build 1909853 Thu Jun 15 18:39:10 MDT 2017
| Date         : Sun Sep 23 21:38:24 2018
| Host         : andrew-vm running 64-bit Ubuntu 17.10
| Command      : report_methodology -file PmodOLEDCtrl_methodology_drc_routed.rpt -rpx PmodOLEDCtrl_methodology_drc_routed.rpx
| Design       : PmodOLEDCtrl
| Device       : xc7z020clg484-1
| Speed File   : -1
| Design State : Routed
-------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 7
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| TIMING-18 | Warning  | Missing input or output delay | 7          |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on RST relative to clock(s) CLK 
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An output delay is missing on DC relative to clock(s) CLK 
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An output delay is missing on RES relative to clock(s) CLK 
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An output delay is missing on SCLK relative to clock(s) CLK 
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An output delay is missing on SDIN relative to clock(s) CLK 
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An output delay is missing on VBAT relative to clock(s) CLK 
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An output delay is missing on VDD relative to clock(s) CLK 
Related violations: <none>


