Information: Updating design information... (UID-85)
 
****************************************
Report : constraint
        -all_violators
        -verbose
Design : SCC_8LC_decoder
Version: Q-2019.12-SP5-5
Date   : Mon Sep 11 16:36:43 2023
****************************************


  Startpoint: codeword[57]
              (input port clocked by vclk)
  Endpoint: message[46]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SCC_8LC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 f
  codeword[57] (in)                    0.0000000000
                                                  0.0000000000 f
  U2771/X (STP_EO2_6)                  0.0571922176
                                                  0.0571922176 r
  U2769/X (STP_EN2_6)                  0.0384411551
                                                  0.0956333727 f
  U2796/X (STP_EO3_3)                  0.0657055825
                                                  0.1613389552 f
  U2799/X (STP_EN3_3)                  0.0724350065
                                                  0.2337739617 r
  U2766/X (STP_BUF_S_12)               0.0262957662
                                                  0.2600697279 r
  U2419/X (STP_INV_18)                 0.0121658146
                                                  0.2722355425 f
  U2502/X (STP_ND2_16)                 0.0117600262
                                                  0.2839955688 r
  U2374/X (STP_NR2_G_16)               0.0147666335
                                                  0.2987622023 f
  U2004/X (STP_ND2_S_7)                0.0146060884
                                                  0.3133682907 r
  U1913/X (STP_ND3_6)                  0.0207707286
                                                  0.3341390193 f
  U2458/X (STP_OAI21_4)                0.0165400207
                                                  0.3506790400 r
  U2793/X (STP_OR3B_4)                 0.0158811510
                                                  0.3665601909 f
  U2706/X (STP_OR3B_8)                 0.0369031429
                                                  0.4034633338 f
  U1483/X (STP_INV_S_14)               0.0138650835
                                                  0.4173284173 r
  U2430/X (STP_ND2_S_16)               0.0156782568
                                                  0.4330066741 f
  U1979/X (STP_NR2_S_20)               0.0136677921
                                                  0.4466744661 r
  U1486/X (STP_BUF_S_8)                0.0205281377
                                                  0.4672026038 r
  U1949/X (STP_ND2_5)                  0.0116839707
                                                  0.4788865745 f
  U2162/X (STP_ND2_G_2)                0.0077900290
                                                  0.4866766036 r
  U2734/X (STP_AOI21_1)                0.0147777498
                                                  0.5014543533 f
  U2629/X (STP_AOI31_0P5)              0.0154072046
                                                  0.5168615580 r
  message[46] (out)                    0.0000000000
                                                  0.5168615580 r
  data arrival time                               0.5168615580

  clock vclk (rise edge)               0.5000000000
                                                  0.5000000000
  clock network delay (ideal)          0.0000000000
                                                  0.5000000000
  output external delay                0.0000000000
                                                  0.5000000000
  data required time                              0.5000000000
  -----------------------------------------------------------
  data required time                              0.5000000000
  data arrival time                               -0.5168615580
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0168615580


  Startpoint: codeword[57]
              (input port clocked by vclk)
  Endpoint: message[51]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SCC_8LC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 f
  codeword[57] (in)                    0.0000000000
                                                  0.0000000000 f
  U2771/X (STP_EO2_6)                  0.0571922176
                                                  0.0571922176 r
  U2769/X (STP_EN2_6)                  0.0384411551
                                                  0.0956333727 f
  U2796/X (STP_EO3_3)                  0.0657055825
                                                  0.1613389552 f
  U2799/X (STP_EN3_3)                  0.0724350065
                                                  0.2337739617 r
  U2766/X (STP_BUF_S_12)               0.0262957662
                                                  0.2600697279 r
  U2419/X (STP_INV_18)                 0.0121658146
                                                  0.2722355425 f
  U2502/X (STP_ND2_16)                 0.0117600262
                                                  0.2839955688 r
  U2053/X (STP_OR3_3)                  0.0198153257
                                                  0.3038108945 r
  U2054/X (STP_AN3B_4)                 0.0281871557
                                                  0.3319980502 r
  U2665/X (STP_AOI21_4)                0.0150090456
                                                  0.3470070958 f
  U2392/X (STP_NR3_G_4)                0.0203956366
                                                  0.3674027324 r
  U2474/X (STP_ND3_8)                  0.0313648880
                                                  0.3987676203 f
  U2454/X (STP_INV_11)                 0.0180476904
                                                  0.4168153107 r
  U2578/X (STP_ND2_16)                 0.0227296054
                                                  0.4395449162 f
  U2047/X (STP_ND2_S_24)               0.0183578432
                                                  0.4579027593 r
  U2153/X (STP_ND2_S_16)               0.0116490424
                                                  0.4695518017 f
  U1892/X (STP_ND2_7)                  0.0081749558
                                                  0.4777267575 r
  U1881/X (STP_INV_4)                  0.0073947310
                                                  0.4851214886 f
  U2631/X (STP_ND2_G_4)                0.0067135394
                                                  0.4918350279 r
  U2655/X (STP_ND2_G_1P5)              0.0098836720
                                                  0.5017186999 f
  U2092/X (STP_MUXI2_MG_0P5)           0.0147587657
                                                  0.5164774656 r
  message[51] (out)                    0.0000000000
                                                  0.5164774656 r
  data arrival time                               0.5164774656

  clock vclk (rise edge)               0.5000000000
                                                  0.5000000000
  clock network delay (ideal)          0.0000000000
                                                  0.5000000000
  output external delay                0.0000000000
                                                  0.5000000000
  data required time                              0.5000000000
  -----------------------------------------------------------
  data required time                              0.5000000000
  data arrival time                               -0.5164774656
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0164774656


  Startpoint: codeword[57]
              (input port clocked by vclk)
  Endpoint: message[43]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SCC_8LC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 f
  codeword[57] (in)                    0.0000000000
                                                  0.0000000000 f
  U2771/X (STP_EO2_6)                  0.0571922176
                                                  0.0571922176 r
  U2769/X (STP_EN2_6)                  0.0384411551
                                                  0.0956333727 f
  U2796/X (STP_EO3_3)                  0.0657055825
                                                  0.1613389552 f
  U2799/X (STP_EN3_3)                  0.0724350065
                                                  0.2337739617 r
  U2766/X (STP_BUF_S_12)               0.0262957662
                                                  0.2600697279 r
  U2419/X (STP_INV_18)                 0.0121658146
                                                  0.2722355425 f
  U2502/X (STP_ND2_16)                 0.0117600262
                                                  0.2839955688 r
  U2053/X (STP_OR3_3)                  0.0198153257
                                                  0.3038108945 r
  U2054/X (STP_AN3B_4)                 0.0281871557
                                                  0.3319980502 r
  U2665/X (STP_AOI21_4)                0.0150090456
                                                  0.3470070958 f
  U2392/X (STP_NR3_G_4)                0.0203956366
                                                  0.3674027324 r
  U2474/X (STP_ND3_8)                  0.0313648880
                                                  0.3987676203 f
  U2454/X (STP_INV_11)                 0.0180476904
                                                  0.4168153107 r
  U2578/X (STP_ND2_16)                 0.0227296054
                                                  0.4395449162 f
  U2047/X (STP_ND2_S_24)               0.0183578432
                                                  0.4579027593 r
  U2153/X (STP_ND2_S_16)               0.0116490424
                                                  0.4695518017 f
  U1892/X (STP_ND2_7)                  0.0081749558
                                                  0.4777267575 r
  U1881/X (STP_INV_4)                  0.0073947310
                                                  0.4851214886 f
  U2631/X (STP_ND2_G_4)                0.0067135394
                                                  0.4918350279 r
  U2656/X (STP_ND2_G_1P5)              0.0098836720
                                                  0.5017186999 f
  U2093/X (STP_MUXI2_MG_0P5)           0.0147587657
                                                  0.5164774656 r
  message[43] (out)                    0.0000000000
                                                  0.5164774656 r
  data arrival time                               0.5164774656

  clock vclk (rise edge)               0.5000000000
                                                  0.5000000000
  clock network delay (ideal)          0.0000000000
                                                  0.5000000000
  output external delay                0.0000000000
                                                  0.5000000000
  data required time                              0.5000000000
  -----------------------------------------------------------
  data required time                              0.5000000000
  data arrival time                               -0.5164774656
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0164774656


  Startpoint: codeword[8]
              (input port clocked by vclk)
  Endpoint: message[57]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SCC_8LC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[8] (in)                     0.0000000000
                                                  0.0000000000 r
  U2757/X (STP_INV_18)                 0.0141416984
                                                  0.0141416984 f
  U2688/X (STP_EN3_6)                  0.0683097020
                                                  0.0824514031 f
  U2689/X (STP_EO3_3)                  0.0740068406
                                                  0.1564582437 f
  U2713/X (STP_EN3_6)                  0.0783099383
                                                  0.2347681820 r
  U2648/X (STP_BUF_S_20)               0.0283198953
                                                  0.2630880773 r
  U1674/X (STP_INV_S_1)                0.0296278894
                                                  0.2927159667 f
  U2194/X (STP_AOI22_6)                0.0263586044
                                                  0.3190745711 r
  U2161/X (STP_AOI21_8)                0.0180438459
                                                  0.3371184170 f
  U2425/X (STP_NR3_G_8)                0.0189650357
                                                  0.3560834527 r
  U2710/X (STP_OR3B_8)                 0.0183513761
                                                  0.3744348288 f
  U2312/X (STP_NR3_G_12)               0.0195490718
                                                  0.3939839005 r
  U1508/X (STP_INV_S_12)               0.0213174522
                                                  0.4153013527 f
  U2597/X (STP_NR2_G_12)               0.0178303123
                                                  0.4331316650 r
  U1504/X (STP_BUF_5)                  0.0233942866
                                                  0.4565259516 r
  U1371/X (STP_AOI21_1)                0.0195019543
                                                  0.4760279059 f
  U2000/X (STP_AOI211_1P5)             0.0252855420
                                                  0.5013134480 r
  U2671/X (STP_MUXI2_MG_0P5)           0.0151239634
                                                  0.5164374113 f
  message[57] (out)                    0.0000000000
                                                  0.5164374113 f
  data arrival time                               0.5164374113

  clock vclk (rise edge)               0.5000000000
                                                  0.5000000000
  clock network delay (ideal)          0.0000000000
                                                  0.5000000000
  output external delay                0.0000000000
                                                  0.5000000000
  data required time                              0.5000000000
  -----------------------------------------------------------
  data required time                              0.5000000000
  data arrival time                               -0.5164374113
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0164374113


  Startpoint: codeword[57]
              (input port clocked by vclk)
  Endpoint: message[55]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SCC_8LC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 f
  codeword[57] (in)                    0.0000000000
                                                  0.0000000000 f
  U2771/X (STP_EO2_6)                  0.0571922176
                                                  0.0571922176 r
  U2769/X (STP_EN2_6)                  0.0384411551
                                                  0.0956333727 f
  U2796/X (STP_EO3_3)                  0.0657055825
                                                  0.1613389552 f
  U2799/X (STP_EN3_3)                  0.0724350065
                                                  0.2337739617 r
  U2766/X (STP_BUF_S_12)               0.0262957662
                                                  0.2600697279 r
  U2419/X (STP_INV_18)                 0.0121658146
                                                  0.2722355425 f
  U2502/X (STP_ND2_16)                 0.0117600262
                                                  0.2839955688 r
  U2053/X (STP_OR3_3)                  0.0198153257
                                                  0.3038108945 r
  U2054/X (STP_AN3B_4)                 0.0281871557
                                                  0.3319980502 r
  U2665/X (STP_AOI21_4)                0.0150090456
                                                  0.3470070958 f
  U2392/X (STP_NR3_G_4)                0.0203956366
                                                  0.3674027324 r
  U2474/X (STP_ND3_8)                  0.0313648880
                                                  0.3987676203 f
  U2454/X (STP_INV_11)                 0.0180476904
                                                  0.4168153107 r
  U2578/X (STP_ND2_16)                 0.0227296054
                                                  0.4395449162 f
  U2047/X (STP_ND2_S_24)               0.0183578432
                                                  0.4579027593 r
  U1940/X (STP_ND2_S_6)                0.0113808215
                                                  0.4692835808 f
  U2386/X (STP_ND2_S_5)                0.0124388039
                                                  0.4817223847 r
  U2679/X (STP_AOI22_1)                0.0155552924
                                                  0.4972776771 f
  U1937/X (STP_OAI22_0P75)             0.0185270309
                                                  0.5158047080 r
  message[55] (out)                    0.0000000000
                                                  0.5158047080 r
  data arrival time                               0.5158047080

  clock vclk (rise edge)               0.5000000000
                                                  0.5000000000
  clock network delay (ideal)          0.0000000000
                                                  0.5000000000
  output external delay                0.0000000000
                                                  0.5000000000
  data required time                              0.5000000000
  -----------------------------------------------------------
  data required time                              0.5000000000
  data arrival time                               -0.5158047080
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0158047080


  Startpoint: codeword[8]
              (input port clocked by vclk)
  Endpoint: message[52]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SCC_8LC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[8] (in)                     0.0000000000
                                                  0.0000000000 r
  U2757/X (STP_INV_18)                 0.0141416984
                                                  0.0141416984 f
  U2688/X (STP_EN3_6)                  0.0683097020
                                                  0.0824514031 f
  U2689/X (STP_EO3_3)                  0.0740068406
                                                  0.1564582437 f
  U2713/X (STP_EN3_6)                  0.0783099383
                                                  0.2347681820 r
  U2648/X (STP_BUF_S_20)               0.0283198953
                                                  0.2630880773 r
  U1674/X (STP_INV_S_1)                0.0296278894
                                                  0.2927159667 f
  U2194/X (STP_AOI22_6)                0.0263586044
                                                  0.3190745711 r
  U2161/X (STP_AOI21_8)                0.0180438459
                                                  0.3371184170 f
  U2425/X (STP_NR3_G_8)                0.0189650357
                                                  0.3560834527 r
  U2710/X (STP_OR3B_8)                 0.0183513761
                                                  0.3744348288 f
  U2312/X (STP_NR3_G_12)               0.0195490718
                                                  0.3939839005 r
  U2702/X (STP_BUF_S_20)               0.0263918340
                                                  0.4203757346 r
  U2391/X (STP_ND3_16)                 0.0286450386
                                                  0.4490207732 f
  U2013/X (STP_INV_7P5)                0.0111102164
                                                  0.4601309896 r
  U1999/X (STP_NR2_G_6)                0.0093358457
                                                  0.4694668353 f
  U2576/X (STP_NR2_S_3)                0.0105764568
                                                  0.4800432920 r
  U2602/X (STP_AOI22_1P5)              0.0183891654
                                                  0.4984324574 f
  U2493/X (STP_MUXI2_MG_0P75)          0.0172626376
                                                  0.5156950951 r
  message[52] (out)                    0.0000000000
                                                  0.5156950951 r
  data arrival time                               0.5156950951

  clock vclk (rise edge)               0.5000000000
                                                  0.5000000000
  clock network delay (ideal)          0.0000000000
                                                  0.5000000000
  output external delay                0.0000000000
                                                  0.5000000000
  data required time                              0.5000000000
  -----------------------------------------------------------
  data required time                              0.5000000000
  data arrival time                               -0.5156950951
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0156950951


  Startpoint: codeword[30]
              (input port clocked by vclk)
  Endpoint: message[35]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SCC_8LC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[30] (in)                    0.0000000000
                                                  0.0000000000 r
  U2837/X (STP_EN2_8)                  0.0539234430
                                                  0.0539234430 r
  U2079/X (STP_EO3_3)                  0.0351325870
                                                  0.0890560299 f
  U2844/X (STP_EN3_3)                  0.0688330978
                                                  0.1578891277 f
  U2699/X (STP_EN3_3)                  0.0705699325
                                                  0.2284590602 r
  U2202/X (STP_INV_7P5)                0.0152365863
                                                  0.2436956465 f
  U2588/X (STP_INV_18)                 0.0142322481
                                                  0.2579278946 r
  U1915/X (STP_INV_S_10)               0.0129527152
                                                  0.2708806098 f
  U2083/X (STP_ND2_10)                 0.0124213994
                                                  0.2833020091 r
  U2075/X (STP_NR2_6)                  0.0102512240
                                                  0.2935532331 f
  U1617/X (STP_NR2B_3)                 0.0187460184
                                                  0.3122992516 f
  U2630/X (STP_NR4_4)                  0.0278909206
                                                  0.3401901722 r
  U2206/X (STP_OAI21_4)                0.0195355713
                                                  0.3597257435 f
  U2781/X (STP_NR3_G_4)                0.0264477432
                                                  0.3861734867 r
  U2429/X (STP_ND2_S_16)               0.0247853398
                                                  0.4109588265 f
  U2402/X (STP_NR2_G_12)               0.0187639594
                                                  0.4297227859 r
  U1993/X (STP_INV_S_10)               0.0110595226
                                                  0.4407823086 f
  U2325/X (STP_NR2_S_20)               0.0135899782
                                                  0.4543722868 r
  U1889/X (STP_INV_S_14)               0.0105430186
                                                  0.4649153054 f
  U1422/X (STP_NR2_3)                  0.0142346025
                                                  0.4791499078 r
  U2152/X (STP_NR2_G_2)                0.0116492808
                                                  0.4907991886 f
  U2151/X (STP_NR2_G_2)                0.0116623640
                                                  0.5024615526 r
  U2833/X (STP_MUXI2_MG_0P5)           0.0132154822
                                                  0.5156770349 f
  message[35] (out)                    0.0000000000
                                                  0.5156770349 f
  data arrival time                               0.5156770349

  clock vclk (rise edge)               0.5000000000
                                                  0.5000000000
  clock network delay (ideal)          0.0000000000
                                                  0.5000000000
  output external delay                0.0000000000
                                                  0.5000000000
  data required time                              0.5000000000
  -----------------------------------------------------------
  data required time                              0.5000000000
  data arrival time                               -0.5156770349
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0156770349


  Startpoint: codeword[57]
              (input port clocked by vclk)
  Endpoint: message[8] (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SCC_8LC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 f
  codeword[57] (in)                    0.0000000000
                                                  0.0000000000 f
  U2771/X (STP_EO2_6)                  0.0571922176
                                                  0.0571922176 r
  U2769/X (STP_EN2_6)                  0.0384411551
                                                  0.0956333727 f
  U2796/X (STP_EO3_3)                  0.0657055825
                                                  0.1613389552 f
  U2799/X (STP_EN3_3)                  0.0702430308
                                                  0.2315819860 f
  U2766/X (STP_BUF_S_12)               0.0265000463
                                                  0.2580820322 f
  U2419/X (STP_INV_18)                 0.0106736720
                                                  0.2687557042 r
  U2502/X (STP_ND2_16)                 0.0189595222
                                                  0.2877152264 f
  U2374/X (STP_NR2_G_16)               0.0186907351
                                                  0.3064059615 r
  U1534/X (STP_NR2B_3)                 0.0273487270
                                                  0.3337546885 r
  U2536/X (STP_NR3_G_2)                0.0124634802
                                                  0.3462181687 f
  U2561/X (STP_OA21B_4)                0.0255138576
                                                  0.3717320263 f
  U2527/X (STP_AN3B_8)                 0.0266799927
                                                  0.3984120190 f
  U1505/X (STP_OR2_2P5)                0.0306858718
                                                  0.4290978909 f
  U2213/X (STP_INV_7P5)                0.0156853199
                                                  0.4447832108 r
  U2531/X (STP_NR2B_3)                 0.0218834877
                                                  0.4666666985 r
  U2533/X (STP_ND2B_2)                 0.0162318051
                                                  0.4828985035 f
  U1922/X (STP_NR3_G_1P5)              0.0207457244
                                                  0.5036442280 r
  U1923/X (STP_AOI211_G_1)             0.0119596124
                                                  0.5156038404 f
  message[8] (out)                     0.0000000000
                                                  0.5156038404 f
  data arrival time                               0.5156038404

  clock vclk (rise edge)               0.5000000000
                                                  0.5000000000
  clock network delay (ideal)          0.0000000000
                                                  0.5000000000
  output external delay                0.0000000000
                                                  0.5000000000
  data required time                              0.5000000000
  -----------------------------------------------------------
  data required time                              0.5000000000
  data arrival time                               -0.5156038404
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0156038404


  Startpoint: codeword[57]
              (input port clocked by vclk)
  Endpoint: message[7] (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SCC_8LC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 f
  codeword[57] (in)                    0.0000000000
                                                  0.0000000000 f
  U2771/X (STP_EO2_6)                  0.0571922176
                                                  0.0571922176 r
  U2769/X (STP_EN2_6)                  0.0384411551
                                                  0.0956333727 f
  U2796/X (STP_EO3_3)                  0.0657055825
                                                  0.1613389552 f
  U2799/X (STP_EN3_3)                  0.0724350065
                                                  0.2337739617 r
  U2766/X (STP_BUF_S_12)               0.0262957662
                                                  0.2600697279 r
  U2419/X (STP_INV_18)                 0.0121658146
                                                  0.2722355425 f
  U2502/X (STP_ND2_16)                 0.0117600262
                                                  0.2839955688 r
  U2053/X (STP_OR3_3)                  0.0198153257
                                                  0.3038108945 r
  U2054/X (STP_AN3B_4)                 0.0281871557
                                                  0.3319980502 r
  U2665/X (STP_AOI21_4)                0.0150090456
                                                  0.3470070958 f
  U2392/X (STP_NR3_G_4)                0.0203956366
                                                  0.3674027324 r
  U2474/X (STP_ND3_8)                  0.0313648880
                                                  0.3987676203 f
  U2454/X (STP_INV_11)                 0.0180476904
                                                  0.4168153107 r
  U2578/X (STP_ND2_16)                 0.0227296054
                                                  0.4395449162 f
  U2047/X (STP_ND2_S_24)               0.0183578432
                                                  0.4579027593 r
  U1940/X (STP_ND2_S_6)                0.0113808215
                                                  0.4692835808 f
  U2386/X (STP_ND2_S_5)                0.0124388039
                                                  0.4817223847 r
  U2654/X (STP_AOI22_1)                0.0149956942
                                                  0.4967180789 f
  U2668/X (STP_MUXI2_MG_0P5)           0.0188520849
                                                  0.5155701637 r
  message[7] (out)                     0.0000000000
                                                  0.5155701637 r
  data arrival time                               0.5155701637

  clock vclk (rise edge)               0.5000000000
                                                  0.5000000000
  clock network delay (ideal)          0.0000000000
                                                  0.5000000000
  output external delay                0.0000000000
                                                  0.5000000000
  data required time                              0.5000000000
  -----------------------------------------------------------
  data required time                              0.5000000000
  data arrival time                               -0.5155701637
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0155701637


  Startpoint: codeword[57]
              (input port clocked by vclk)
  Endpoint: message[47]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SCC_8LC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 f
  codeword[57] (in)                    0.0000000000
                                                  0.0000000000 f
  U2771/X (STP_EO2_6)                  0.0571922176
                                                  0.0571922176 r
  U2769/X (STP_EN2_6)                  0.0384411551
                                                  0.0956333727 f
  U2796/X (STP_EO3_3)                  0.0657055825
                                                  0.1613389552 f
  U2799/X (STP_EN3_3)                  0.0724350065
                                                  0.2337739617 r
  U2766/X (STP_BUF_S_12)               0.0262957662
                                                  0.2600697279 r
  U2419/X (STP_INV_18)                 0.0121658146
                                                  0.2722355425 f
  U2502/X (STP_ND2_16)                 0.0117600262
                                                  0.2839955688 r
  U2053/X (STP_OR3_3)                  0.0198153257
                                                  0.3038108945 r
  U2054/X (STP_AN3B_4)                 0.0281871557
                                                  0.3319980502 r
  U2665/X (STP_AOI21_4)                0.0150090456
                                                  0.3470070958 f
  U2392/X (STP_NR3_G_4)                0.0203956366
                                                  0.3674027324 r
  U2474/X (STP_ND3_8)                  0.0313648880
                                                  0.3987676203 f
  U2454/X (STP_INV_11)                 0.0180476904
                                                  0.4168153107 r
  U2578/X (STP_ND2_16)                 0.0227296054
                                                  0.4395449162 f
  U2047/X (STP_ND2_S_24)               0.0183578432
                                                  0.4579027593 r
  U1940/X (STP_ND2_S_6)                0.0113808215
                                                  0.4692835808 f
  U2386/X (STP_ND2_S_5)                0.0124388039
                                                  0.4817223847 r
  U2528/X (STP_AOI22_1)                0.0157873929
                                                  0.4975097775 f
  U1938/X (STP_MUXI2_MG_0P75)          0.0180105567
                                                  0.5155203342 r
  message[47] (out)                    0.0000000000
                                                  0.5155203342 r
  data arrival time                               0.5155203342

  clock vclk (rise edge)               0.5000000000
                                                  0.5000000000
  clock network delay (ideal)          0.0000000000
                                                  0.5000000000
  output external delay                0.0000000000
                                                  0.5000000000
  data required time                              0.5000000000
  -----------------------------------------------------------
  data required time                              0.5000000000
  data arrival time                               -0.5155203342
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0155203342


  Startpoint: codeword[57]
              (input port clocked by vclk)
  Endpoint: message[37]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SCC_8LC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 f
  codeword[57] (in)                    0.0000000000
                                                  0.0000000000 f
  U2771/X (STP_EO2_6)                  0.0571922176
                                                  0.0571922176 r
  U2769/X (STP_EN2_6)                  0.0384411551
                                                  0.0956333727 f
  U2796/X (STP_EO3_3)                  0.0657055825
                                                  0.1613389552 f
  U2799/X (STP_EN3_3)                  0.0724350065
                                                  0.2337739617 r
  U2766/X (STP_BUF_S_12)               0.0262957662
                                                  0.2600697279 r
  U2419/X (STP_INV_18)                 0.0121658146
                                                  0.2722355425 f
  U2502/X (STP_ND2_16)                 0.0117600262
                                                  0.2839955688 r
  U2374/X (STP_NR2_G_16)               0.0147666335
                                                  0.2987622023 f
  U2004/X (STP_ND2_S_7)                0.0146060884
                                                  0.3133682907 r
  U1913/X (STP_ND3_6)                  0.0207707286
                                                  0.3341390193 f
  U2458/X (STP_OAI21_4)                0.0165400207
                                                  0.3506790400 r
  U2793/X (STP_OR3B_4)                 0.0158811510
                                                  0.3665601909 f
  U2706/X (STP_OR3B_8)                 0.0369031429
                                                  0.4034633338 f
  U1483/X (STP_INV_S_14)               0.0138650835
                                                  0.4173284173 r
  U2402/X (STP_NR2_G_12)               0.0115096569
                                                  0.4288380742 f
  U1993/X (STP_INV_S_10)               0.0095057487
                                                  0.4383438230 r
  U2325/X (STP_NR2_S_20)               0.0145693123
                                                  0.4529131353 f
  U1889/X (STP_INV_S_14)               0.0101383626
                                                  0.4630514979 r
  U1859/X (STP_NR2_G_5)                0.0081461072
                                                  0.4711976051 f
  U2338/X (STP_MUXI2_S_1)              0.0247368515
                                                  0.4959344566 f
  U2701/X (STP_ND4_MM_1)               0.0194722116
                                                  0.5154066682 r
  message[37] (out)                    0.0000000000
                                                  0.5154066682 r
  data arrival time                               0.5154066682

  clock vclk (rise edge)               0.5000000000
                                                  0.5000000000
  clock network delay (ideal)          0.0000000000
                                                  0.5000000000
  output external delay                0.0000000000
                                                  0.5000000000
  data required time                              0.5000000000
  -----------------------------------------------------------
  data required time                              0.5000000000
  data arrival time                               -0.5154066682
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0154066682


  Startpoint: codeword[22]
              (input port clocked by vclk)
  Endpoint: message[30]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SCC_8LC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[22] (in)                    0.0000000000
                                                  0.0000000000 r
  U2798/X (STP_EN2_8)                  0.0561728515
                                                  0.0561728515 r
  U2684/X (STP_EO3_3)                  0.0317200460
                                                  0.0878928974 f
  U2078/X (STP_EO3_3)                  0.0711893961
                                                  0.1590822935 f
  U2683/X (STP_EN3_3)                  0.0711752027
                                                  0.2302574962 f
  U2785/X (STP_BUF_S_20)               0.0332579762
                                                  0.2635154724 f
  U2547/X (STP_NR2_G_16)               0.0207768977
                                                  0.2842923701 r
  U2007/X (STP_ND2_10)                 0.0214759409
                                                  0.3057683110 f
  U1931/X (STP_NR2_G_2)                0.0152308345
                                                  0.3209991455 r
  U1890/X (STP_NR2_S_3)                0.0164900422
                                                  0.3374891877 f
  U2461/X (STP_ND4_MM_8)               0.0294158161
                                                  0.3669050038 r
  U2088/X (STP_NR3_G_8)                0.0150615275
                                                  0.3819665313 f
  U2474/X (STP_ND3_8)                  0.0143117309
                                                  0.3962782621 r
  U2454/X (STP_INV_11)                 0.0155443847
                                                  0.4118226469 f
  U2542/X (STP_NR2_G_12)               0.0290412605
                                                  0.4408639073 r
  U1493/X (STP_INV_6P5)                0.0112269223
                                                  0.4520908296 f
  U2562/X (STP_NR2_G_4)                0.0137687624
                                                  0.4658595920 r
  U1431/X (STP_INV_S_1)                0.0122792423
                                                  0.4781388342 f
  U1918/X (STP_ND2_G_2)                0.0095506907
                                                  0.4876895249 r
  U2274/X (STP_OAI21_1P5)              0.0118992925
                                                  0.4995888174 f
  U2333/X (STP_MUXI2_MG_0P75)          0.0156583488
                                                  0.5152471662 r
  message[30] (out)                    0.0000000000
                                                  0.5152471662 r
  data arrival time                               0.5152471662

  clock vclk (rise edge)               0.5000000000
                                                  0.5000000000
  clock network delay (ideal)          0.0000000000
                                                  0.5000000000
  output external delay                0.0000000000
                                                  0.5000000000
  data required time                              0.5000000000
  -----------------------------------------------------------
  data required time                              0.5000000000
  data arrival time                               -0.5152471662
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0152471662


  Startpoint: codeword[30]
              (input port clocked by vclk)
  Endpoint: message[17]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SCC_8LC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[30] (in)                    0.0000000000
                                                  0.0000000000 r
  U2837/X (STP_EN2_8)                  0.0539234430
                                                  0.0539234430 r
  U2079/X (STP_EO3_3)                  0.0351325870
                                                  0.0890560299 f
  U2844/X (STP_EN3_3)                  0.0688330978
                                                  0.1578891277 f
  U2699/X (STP_EN3_3)                  0.0705699325
                                                  0.2284590602 r
  U2202/X (STP_INV_7P5)                0.0152365863
                                                  0.2436956465 f
  U2588/X (STP_INV_18)                 0.0142322481
                                                  0.2579278946 r
  U1915/X (STP_INV_S_10)               0.0129527152
                                                  0.2708806098 f
  U2083/X (STP_ND2_10)                 0.0124213994
                                                  0.2833020091 r
  U2075/X (STP_NR2_6)                  0.0102512240
                                                  0.2935532331 f
  U1617/X (STP_NR2B_3)                 0.0187460184
                                                  0.3122992516 f
  U2630/X (STP_NR4_4)                  0.0278909206
                                                  0.3401901722 r
  U2206/X (STP_OAI21_4)                0.0195355713
                                                  0.3597257435 f
  U2781/X (STP_NR3_G_4)                0.0264477432
                                                  0.3861734867 r
  U2429/X (STP_ND2_S_16)               0.0247853398
                                                  0.4109588265 f
  U2070/X (STP_ND2_10)                 0.0163441598
                                                  0.4273029864 r
  U2131/X (STP_NR2_S_20)               0.0215772986
                                                  0.4488802850 f
  U1439/X (STP_ND2_S_7)                0.0196683705
                                                  0.4685486555 r
  U2812/X (STP_INV_2)                  0.0104661882
                                                  0.4790148437 f
  U1327/X (STP_AOI22_1P5)              0.0154130459
                                                  0.4944278896 r
  U2133/X (STP_OAI211_1P5)             0.0207624137
                                                  0.5151903033 f
  message[17] (out)                    0.0000000000
                                                  0.5151903033 f
  data arrival time                               0.5151903033

  clock vclk (rise edge)               0.5000000000
                                                  0.5000000000
  clock network delay (ideal)          0.0000000000
                                                  0.5000000000
  output external delay                0.0000000000
                                                  0.5000000000
  data required time                              0.5000000000
  -----------------------------------------------------------
  data required time                              0.5000000000
  data arrival time                               -0.5151903033
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0151903033


  Startpoint: codeword[57]
              (input port clocked by vclk)
  Endpoint: message[0] (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SCC_8LC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 f
  codeword[57] (in)                    0.0000000000
                                                  0.0000000000 f
  U2771/X (STP_EO2_6)                  0.0571922176
                                                  0.0571922176 r
  U2769/X (STP_EN2_6)                  0.0384411551
                                                  0.0956333727 f
  U2796/X (STP_EO3_3)                  0.0657055825
                                                  0.1613389552 f
  U2799/X (STP_EN3_3)                  0.0724350065
                                                  0.2337739617 r
  U2766/X (STP_BUF_S_12)               0.0262957662
                                                  0.2600697279 r
  U2028/X (STP_INV_6P5)                0.0157071054
                                                  0.2757768333 f
  U1800/X (STP_INV_4)                  0.0155258775
                                                  0.2913027108 r
  U1959/X (STP_NR2_G_16)               0.0137231946
                                                  0.3050259054 f
  U1907/X (STP_ND2_5)                  0.0077286959
                                                  0.3127546012 r
  U1958/X (STP_ND2_S_5)                0.0085719526
                                                  0.3213265538 f
  U2467/X (STP_NR2_S_3)                0.0088608265
                                                  0.3301873803 r
  U2382/X (STP_AOI21B_2)               0.0138957202
                                                  0.3440831006 f
  U2403/X (STP_OR3B_4)                 0.0329061151
                                                  0.3769892156 f
  U2527/X (STP_AN3B_8)                 0.0237168968
                                                  0.4007061124 r
  U1509/X (STP_INV_15)                 0.0197981000
                                                  0.4205042124 f
  U2694/X (STP_INV_18)                 0.0118411183
                                                  0.4323453307 r
  U2156/X (STP_NR3_G_16)               0.0127604306
                                                  0.4451057613 f
  U1474/X (STP_BUF_S_6)                0.0212801397
                                                  0.4663859010 f
  U2612/X (STP_OAI21_1P5)              0.0122542083
                                                  0.4786401093 r
  U2018/X (STP_OAI21_1P5)              0.0128498375
                                                  0.4914899468 f
  U1917/X (STP_AOI211_0P5)             0.0236870646
                                                  0.5151770115 r
  message[0] (out)                     0.0000000000
                                                  0.5151770115 r
  data arrival time                               0.5151770115

  clock vclk (rise edge)               0.5000000000
                                                  0.5000000000
  clock network delay (ideal)          0.0000000000
                                                  0.5000000000
  output external delay                0.0000000000
                                                  0.5000000000
  data required time                              0.5000000000
  -----------------------------------------------------------
  data required time                              0.5000000000
  data arrival time                               -0.5151770115
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0151770115


  Startpoint: codeword[57]
              (input port clocked by vclk)
  Endpoint: message[40]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SCC_8LC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 f
  codeword[57] (in)                    0.0000000000
                                                  0.0000000000 f
  U2771/X (STP_EO2_6)                  0.0571922176
                                                  0.0571922176 r
  U2769/X (STP_EN2_6)                  0.0384411551
                                                  0.0956333727 f
  U2796/X (STP_EO3_3)                  0.0657055825
                                                  0.1613389552 f
  U2799/X (STP_EN3_3)                  0.0724350065
                                                  0.2337739617 r
  U2766/X (STP_BUF_S_12)               0.0262957662
                                                  0.2600697279 r
  U2419/X (STP_INV_18)                 0.0121658146
                                                  0.2722355425 f
  U2502/X (STP_ND2_16)                 0.0117600262
                                                  0.2839955688 r
  U2374/X (STP_NR2_G_16)               0.0147666335
                                                  0.2987622023 f
  U2004/X (STP_ND2_S_7)                0.0146060884
                                                  0.3133682907 r
  U1913/X (STP_ND3_6)                  0.0207707286
                                                  0.3341390193 f
  U2458/X (STP_OAI21_4)                0.0165400207
                                                  0.3506790400 r
  U2793/X (STP_OR3B_4)                 0.0158811510
                                                  0.3665601909 f
  U2706/X (STP_OR3B_8)                 0.0369031429
                                                  0.4034633338 f
  U1483/X (STP_INV_S_14)               0.0138650835
                                                  0.4173284173 r
  U2430/X (STP_ND2_S_16)               0.0156782568
                                                  0.4330066741 f
  U1979/X (STP_NR2_S_20)               0.0136677921
                                                  0.4466744661 r
  U1499/X (STP_INV_3)                  0.0104171336
                                                  0.4570915997 f
  U1488/X (STP_INV_3P5)                0.0085671246
                                                  0.4656587243 r
  U2192/X (STP_ND2_S_10)               0.0087080896
                                                  0.4743668139 f
  U2207/X (STP_ND2_G_3)                0.0074299872
                                                  0.4817968011 r
  U1921/X (STP_OAI31_G_2)              0.0166543424
                                                  0.4984511435 f
  U1920/X (STP_AOI21_1)                0.0167240798
                                                  0.5151752234 r
  message[40] (out)                    0.0000000000
                                                  0.5151752234 r
  data arrival time                               0.5151752234

  clock vclk (rise edge)               0.5000000000
                                                  0.5000000000
  clock network delay (ideal)          0.0000000000
                                                  0.5000000000
  output external delay                0.0000000000
                                                  0.5000000000
  data required time                              0.5000000000
  -----------------------------------------------------------
  data required time                              0.5000000000
  data arrival time                               -0.5151752234
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0151752234


  Startpoint: codeword[57]
              (input port clocked by vclk)
  Endpoint: message[12]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SCC_8LC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 f
  codeword[57] (in)                    0.0000000000
                                                  0.0000000000 f
  U2771/X (STP_EO2_6)                  0.0571922176
                                                  0.0571922176 r
  U2769/X (STP_EN2_6)                  0.0384411551
                                                  0.0956333727 f
  U2796/X (STP_EO3_3)                  0.0657055825
                                                  0.1613389552 f
  U2799/X (STP_EN3_3)                  0.0724350065
                                                  0.2337739617 r
  U2766/X (STP_BUF_S_12)               0.0262957662
                                                  0.2600697279 r
  U2419/X (STP_INV_18)                 0.0121658146
                                                  0.2722355425 f
  U2502/X (STP_ND2_16)                 0.0117600262
                                                  0.2839955688 r
  U2053/X (STP_OR3_3)                  0.0198153257
                                                  0.3038108945 r
  U2054/X (STP_AN3B_4)                 0.0281871557
                                                  0.3319980502 r
  U2665/X (STP_AOI21_4)                0.0150090456
                                                  0.3470070958 f
  U2392/X (STP_NR3_G_4)                0.0203956366
                                                  0.3674027324 r
  U2474/X (STP_ND3_8)                  0.0313648880
                                                  0.3987676203 f
  U2454/X (STP_INV_11)                 0.0180476904
                                                  0.4168153107 r
  U2578/X (STP_ND2_16)                 0.0227296054
                                                  0.4395449162 f
  U2045/X (STP_ND2_12)                 0.0192419589
                                                  0.4587868750 r
  U1356/X (STP_INV_7P5)                0.0141578019
                                                  0.4729446769 f
  U1323/X (STP_AOI22_1)                0.0193593204
                                                  0.4923039973 r
  U2768/X (STP_OAI211_0P5)             0.0228450596
                                                  0.5151490569 f
  message[12] (out)                    0.0000000000
                                                  0.5151490569 f
  data arrival time                               0.5151490569

  clock vclk (rise edge)               0.5000000000
                                                  0.5000000000
  clock network delay (ideal)          0.0000000000
                                                  0.5000000000
  output external delay                0.0000000000
                                                  0.5000000000
  data required time                              0.5000000000
  -----------------------------------------------------------
  data required time                              0.5000000000
  data arrival time                               -0.5151490569
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0151490569


  Startpoint: codeword[8]
              (input port clocked by vclk)
  Endpoint: message[27]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SCC_8LC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[8] (in)                     0.0000000000
                                                  0.0000000000 r
  U2757/X (STP_INV_18)                 0.0141416984
                                                  0.0141416984 f
  U2688/X (STP_EN3_6)                  0.0683097020
                                                  0.0824514031 f
  U2689/X (STP_EO3_3)                  0.0740068406
                                                  0.1564582437 f
  U2713/X (STP_EN3_6)                  0.0783099383
                                                  0.2347681820 r
  U2648/X (STP_BUF_S_20)               0.0283198953
                                                  0.2630880773 r
  U1674/X (STP_INV_S_1)                0.0296278894
                                                  0.2927159667 f
  U2194/X (STP_AOI22_6)                0.0263586044
                                                  0.3190745711 r
  U2161/X (STP_AOI21_8)                0.0180438459
                                                  0.3371184170 f
  U2425/X (STP_NR3_G_8)                0.0189650357
                                                  0.3560834527 r
  U2710/X (STP_OR3B_8)                 0.0183513761
                                                  0.3744348288 f
  U2312/X (STP_NR3_G_12)               0.0195490718
                                                  0.3939839005 r
  U2702/X (STP_BUF_S_20)               0.0263918340
                                                  0.4203757346 r
  U2391/X (STP_ND3_16)                 0.0286450386
                                                  0.4490207732 f
  U2013/X (STP_INV_7P5)                0.0111102164
                                                  0.4601309896 r
  U2577/X (STP_AOI21_1P5)              0.0127726793
                                                  0.4729036689 f
  U2616/X (STP_AO21B_1)                0.0269175172
                                                  0.4998211861 f
  U2385/X (STP_MUXI2_MG_0P75)          0.0152349472
                                                  0.5150561333 r
  message[27] (out)                    0.0000000000
                                                  0.5150561333 r
  data arrival time                               0.5150561333

  clock vclk (rise edge)               0.5000000000
                                                  0.5000000000
  clock network delay (ideal)          0.0000000000
                                                  0.5000000000
  output external delay                0.0000000000
                                                  0.5000000000
  data required time                              0.5000000000
  -----------------------------------------------------------
  data required time                              0.5000000000
  data arrival time                               -0.5150561333
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0150561333


  Startpoint: codeword[57]
              (input port clocked by vclk)
  Endpoint: message[11]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SCC_8LC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 f
  codeword[57] (in)                    0.0000000000
                                                  0.0000000000 f
  U2771/X (STP_EO2_6)                  0.0571922176
                                                  0.0571922176 r
  U2769/X (STP_EN2_6)                  0.0384411551
                                                  0.0956333727 f
  U2796/X (STP_EO3_3)                  0.0657055825
                                                  0.1613389552 f
  U2799/X (STP_EN3_3)                  0.0724350065
                                                  0.2337739617 r
  U2766/X (STP_BUF_S_12)               0.0262957662
                                                  0.2600697279 r
  U2419/X (STP_INV_18)                 0.0121658146
                                                  0.2722355425 f
  U2502/X (STP_ND2_16)                 0.0117600262
                                                  0.2839955688 r
  U2053/X (STP_OR3_3)                  0.0198153257
                                                  0.3038108945 r
  U2054/X (STP_AN3B_4)                 0.0281871557
                                                  0.3319980502 r
  U2665/X (STP_AOI21_4)                0.0150090456
                                                  0.3470070958 f
  U2392/X (STP_NR3_G_4)                0.0203956366
                                                  0.3674027324 r
  U2474/X (STP_ND3_8)                  0.0313648880
                                                  0.3987676203 f
  U2454/X (STP_INV_11)                 0.0180476904
                                                  0.4168153107 r
  U2578/X (STP_ND2_16)                 0.0227296054
                                                  0.4395449162 f
  U2047/X (STP_ND2_S_24)               0.0183578432
                                                  0.4579027593 r
  U2153/X (STP_ND2_S_16)               0.0116490424
                                                  0.4695518017 f
  U1892/X (STP_ND2_7)                  0.0081749558
                                                  0.4777267575 r
  U2464/X (STP_AOI22_2)                0.0198125541
                                                  0.4975393116 f
  U2779/X (STP_MUXI2_MG_0P75)          0.0174556673
                                                  0.5149949789 r
  message[11] (out)                    0.0000000000
                                                  0.5149949789 r
  data arrival time                               0.5149949789

  clock vclk (rise edge)               0.5000000000
                                                  0.5000000000
  clock network delay (ideal)          0.0000000000
                                                  0.5000000000
  output external delay                0.0000000000
                                                  0.5000000000
  data required time                              0.5000000000
  -----------------------------------------------------------
  data required time                              0.5000000000
  data arrival time                               -0.5149949789
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0149949789


  Startpoint: codeword[8]
              (input port clocked by vclk)
  Endpoint: message[22]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SCC_8LC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[8] (in)                     0.0000000000
                                                  0.0000000000 r
  U2757/X (STP_INV_18)                 0.0141416984
                                                  0.0141416984 f
  U2688/X (STP_EN3_6)                  0.0683097020
                                                  0.0824514031 f
  U2689/X (STP_EO3_3)                  0.0740068406
                                                  0.1564582437 f
  U2713/X (STP_EN3_6)                  0.0783099383
                                                  0.2347681820 r
  U2648/X (STP_BUF_S_20)               0.0283198953
                                                  0.2630880773 r
  U1674/X (STP_INV_S_1)                0.0296278894
                                                  0.2927159667 f
  U2194/X (STP_AOI22_6)                0.0263586044
                                                  0.3190745711 r
  U2161/X (STP_AOI21_8)                0.0180438459
                                                  0.3371184170 f
  U2425/X (STP_NR3_G_8)                0.0189650357
                                                  0.3560834527 r
  U2710/X (STP_OR3B_8)                 0.0183513761
                                                  0.3744348288 f
  U2312/X (STP_NR3_G_12)               0.0195490718
                                                  0.3939839005 r
  U2702/X (STP_BUF_S_20)               0.0263918340
                                                  0.4203757346 r
  U2651/X (STP_NR2_S_20)               0.0158842802
                                                  0.4362600148 f
  U2641/X (STP_ND2_S_24)               0.0157340467
                                                  0.4519940615 r
  U1478/X (STP_ND2_7)                  0.0162385404
                                                  0.4682326019 f
  U1440/X (STP_ND2_G_4)                0.0092445016
                                                  0.4774771035 r
  U2383/X (STP_ND2_S_5)                0.0105212331
                                                  0.4879983366 f
  U2622/X (STP_AOI21_1)                0.0111767054
                                                  0.4991750419 r
  U2838/X (STP_MUXI2_MG_0P5)           0.0157962143
                                                  0.5149712563 f
  message[22] (out)                    0.0000000000
                                                  0.5149712563 f
  data arrival time                               0.5149712563

  clock vclk (rise edge)               0.5000000000
                                                  0.5000000000
  clock network delay (ideal)          0.0000000000
                                                  0.5000000000
  output external delay                0.0000000000
                                                  0.5000000000
  data required time                              0.5000000000
  -----------------------------------------------------------
  data required time                              0.5000000000
  data arrival time                               -0.5149712563
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0149712563


  Startpoint: codeword[57]
              (input port clocked by vclk)
  Endpoint: message[59]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SCC_8LC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 f
  codeword[57] (in)                    0.0000000000
                                                  0.0000000000 f
  U2771/X (STP_EO2_6)                  0.0571922176
                                                  0.0571922176 r
  U2769/X (STP_EN2_6)                  0.0384411551
                                                  0.0956333727 f
  U2796/X (STP_EO3_3)                  0.0657055825
                                                  0.1613389552 f
  U2799/X (STP_EN3_3)                  0.0724350065
                                                  0.2337739617 r
  U2766/X (STP_BUF_S_12)               0.0262957662
                                                  0.2600697279 r
  U2419/X (STP_INV_18)                 0.0121658146
                                                  0.2722355425 f
  U2502/X (STP_ND2_16)                 0.0117600262
                                                  0.2839955688 r
  U2053/X (STP_OR3_3)                  0.0198153257
                                                  0.3038108945 r
  U2054/X (STP_AN3B_4)                 0.0281871557
                                                  0.3319980502 r
  U2665/X (STP_AOI21_4)                0.0150090456
                                                  0.3470070958 f
  U2392/X (STP_NR3_G_4)                0.0203956366
                                                  0.3674027324 r
  U2474/X (STP_ND3_8)                  0.0313648880
                                                  0.3987676203 f
  U2454/X (STP_INV_11)                 0.0180476904
                                                  0.4168153107 r
  U2578/X (STP_ND2_16)                 0.0227296054
                                                  0.4395449162 f
  U2045/X (STP_ND2_12)                 0.0192419589
                                                  0.4587868750 r
  U1352/X (STP_ND2_S_1P5)              0.0205264986
                                                  0.4793133736 f
  U2421/X (STP_NR3_G_2)                0.0207740068
                                                  0.5000873804 r
  U2540/X (STP_MUXI2_MG_0P75)          0.0148759484
                                                  0.5149633288 f
  message[59] (out)                    0.0000000000
                                                  0.5149633288 f
  data arrival time                               0.5149633288

  clock vclk (rise edge)               0.5000000000
                                                  0.5000000000
  clock network delay (ideal)          0.0000000000
                                                  0.5000000000
  output external delay                0.0000000000
                                                  0.5000000000
  data required time                              0.5000000000
  -----------------------------------------------------------
  data required time                              0.5000000000
  data arrival time                               -0.5149633288
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0149633288


  Startpoint: codeword[30]
              (input port clocked by vclk)
  Endpoint: message[4] (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SCC_8LC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[30] (in)                    0.0000000000
                                                  0.0000000000 r
  U2837/X (STP_EN2_8)                  0.0539234430
                                                  0.0539234430 r
  U2079/X (STP_EO3_3)                  0.0351325870
                                                  0.0890560299 f
  U2844/X (STP_EN3_3)                  0.0688330978
                                                  0.1578891277 f
  U2699/X (STP_EN3_3)                  0.0705699325
                                                  0.2284590602 r
  U2202/X (STP_INV_7P5)                0.0152365863
                                                  0.2436956465 f
  U2588/X (STP_INV_18)                 0.0142322481
                                                  0.2579278946 r
  U1915/X (STP_INV_S_10)               0.0129527152
                                                  0.2708806098 f
  U2083/X (STP_ND2_10)                 0.0124213994
                                                  0.2833020091 r
  U2075/X (STP_NR2_6)                  0.0102512240
                                                  0.2935532331 f
  U1617/X (STP_NR2B_3)                 0.0187460184
                                                  0.3122992516 f
  U2630/X (STP_NR4_4)                  0.0278909206
                                                  0.3401901722 r
  U2206/X (STP_OAI21_4)                0.0195355713
                                                  0.3597257435 f
  U2781/X (STP_NR3_G_4)                0.0264477432
                                                  0.3861734867 r
  U2429/X (STP_ND2_S_16)               0.0247853398
                                                  0.4109588265 f
  U2402/X (STP_NR2_G_12)               0.0187639594
                                                  0.4297227859 r
  U2387/X (STP_ND2_S_16)               0.0179974735
                                                  0.4477202594 f
  U1328/X (STP_ND2B_MM_1)              0.0295126140
                                                  0.4772328734 f
  U2887/X (STP_EO2_S_0P5)              0.0377174616
                                                  0.5149503350 r
  message[4] (out)                     0.0000000000
                                                  0.5149503350 r
  data arrival time                               0.5149503350

  clock vclk (rise edge)               0.5000000000
                                                  0.5000000000
  clock network delay (ideal)          0.0000000000
                                                  0.5000000000
  output external delay                0.0000000000
                                                  0.5000000000
  data required time                              0.5000000000
  -----------------------------------------------------------
  data required time                              0.5000000000
  data arrival time                               -0.5149503350
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0149503350


  Startpoint: codeword[8]
              (input port clocked by vclk)
  Endpoint: message[15]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SCC_8LC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[8] (in)                     0.0000000000
                                                  0.0000000000 r
  U2757/X (STP_INV_18)                 0.0141416984
                                                  0.0141416984 f
  U2688/X (STP_EN3_6)                  0.0683097020
                                                  0.0824514031 f
  U2689/X (STP_EO3_3)                  0.0740068406
                                                  0.1564582437 f
  U2713/X (STP_EN3_6)                  0.0758088827
                                                  0.2322671264 f
  U2648/X (STP_BUF_S_20)               0.0281772763
                                                  0.2604444027 f
  U1855/X (STP_INV_7P5)                0.0104553699
                                                  0.2708997726 r
  U2479/X (STP_ND2_12)                 0.0172459781
                                                  0.2881457508 f
  U1930/X (STP_INV_S_14)               0.0097026527
                                                  0.2978484035 r
  U2416/X (STP_ND3_16)                 0.0236758590
                                                  0.3215242624 f
  U1599/X (STP_INV_4)                  0.0122556388
                                                  0.3337799013 r
  U1969/X (STP_NR2_6)                  0.0103637278
                                                  0.3441436291 f
  U2690/X (STP_ND4_MM_8)               0.0133354366
                                                  0.3574790657 r
  U2710/X (STP_OR3B_8)                 0.0264508426
                                                  0.3839299083 r
  U2312/X (STP_NR3_G_12)               0.0112066865
                                                  0.3951365948 f
  U2702/X (STP_BUF_S_20)               0.0241622031
                                                  0.4192987978 f
  U2404/X (STP_NR2_G_5)                0.0264125764
                                                  0.4457113743 r
  U1471/X (STP_INV_2P5)                0.0180984735
                                                  0.4638098478 f
  U2189/X (STP_NR2B_6)                 0.0138311982
                                                  0.4776410460 r
  U1406/X (STP_NR2_1P5)                0.0091527998
                                                  0.4867938459 f
  U2452/X (STP_NR3_G_2)                0.0116371214
                                                  0.4984309673 r
  U1939/X (STP_MUXI2_MG_0P75)          0.0164366364
                                                  0.5148676038 f
  message[15] (out)                    0.0000000000
                                                  0.5148676038 f
  data arrival time                               0.5148676038

  clock vclk (rise edge)               0.5000000000
                                                  0.5000000000
  clock network delay (ideal)          0.0000000000
                                                  0.5000000000
  output external delay                0.0000000000
                                                  0.5000000000
  data required time                              0.5000000000
  -----------------------------------------------------------
  data required time                              0.5000000000
  data arrival time                               -0.5148676038
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0148676038


  Startpoint: codeword[30]
              (input port clocked by vclk)
  Endpoint: message[18]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SCC_8LC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[30] (in)                    0.0000000000
                                                  0.0000000000 r
  U2837/X (STP_EN2_8)                  0.0539234430
                                                  0.0539234430 r
  U2079/X (STP_EO3_3)                  0.0351325870
                                                  0.0890560299 f
  U2844/X (STP_EN3_3)                  0.0688330978
                                                  0.1578891277 f
  U2699/X (STP_EN3_3)                  0.0705699325
                                                  0.2284590602 r
  U2202/X (STP_INV_7P5)                0.0152365863
                                                  0.2436956465 f
  U2588/X (STP_INV_18)                 0.0142322481
                                                  0.2579278946 r
  U1915/X (STP_INV_S_10)               0.0129527152
                                                  0.2708806098 f
  U2083/X (STP_ND2_10)                 0.0124213994
                                                  0.2833020091 r
  U2075/X (STP_NR2_6)                  0.0102512240
                                                  0.2935532331 f
  U1617/X (STP_NR2B_3)                 0.0187460184
                                                  0.3122992516 f
  U2630/X (STP_NR4_4)                  0.0278909206
                                                  0.3401901722 r
  U2206/X (STP_OAI21_4)                0.0195355713
                                                  0.3597257435 f
  U2781/X (STP_NR3_G_4)                0.0264477432
                                                  0.3861734867 r
  U2429/X (STP_ND2_S_16)               0.0247853398
                                                  0.4109588265 f
  U2070/X (STP_ND2_10)                 0.0163441598
                                                  0.4273029864 r
  U2131/X (STP_NR2_S_20)               0.0215772986
                                                  0.4488802850 f
  U1501/X (STP_INV_7P5)                0.0112378597
                                                  0.4601181448 r
  U2124/X (STP_NR2_G_12)               0.0088292956
                                                  0.4689474404 f
  U2283/X (STP_INV_6)                  0.0071316957
                                                  0.4760791361 r
  U2309/X (STP_OAI22_5)                0.0140653551
                                                  0.4901444912 f
  U1978/X (STP_NR2_G_2)                0.0113434792
                                                  0.5014879704 r
  U2434/X (STP_MUXI2_MG_0P5)           0.0133175850
                                                  0.5148055553 f
  message[18] (out)                    0.0000000000
                                                  0.5148055553 f
  data arrival time                               0.5148055553

  clock vclk (rise edge)               0.5000000000
                                                  0.5000000000
  clock network delay (ideal)          0.0000000000
                                                  0.5000000000
  output external delay                0.0000000000
                                                  0.5000000000
  data required time                              0.5000000000
  -----------------------------------------------------------
  data required time                              0.5000000000
  data arrival time                               -0.5148055553
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0148055553


  Startpoint: codeword[57]
              (input port clocked by vclk)
  Endpoint: message[31]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SCC_8LC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 f
  codeword[57] (in)                    0.0000000000
                                                  0.0000000000 f
  U2771/X (STP_EO2_6)                  0.0571922176
                                                  0.0571922176 r
  U2769/X (STP_EN2_6)                  0.0384411551
                                                  0.0956333727 f
  U2796/X (STP_EO3_3)                  0.0657055825
                                                  0.1613389552 f
  U2799/X (STP_EN3_3)                  0.0724350065
                                                  0.2337739617 r
  U2766/X (STP_BUF_S_12)               0.0262957662
                                                  0.2600697279 r
  U2419/X (STP_INV_18)                 0.0121658146
                                                  0.2722355425 f
  U2502/X (STP_ND2_16)                 0.0117600262
                                                  0.2839955688 r
  U2053/X (STP_OR3_3)                  0.0198153257
                                                  0.3038108945 r
  U2054/X (STP_AN3B_4)                 0.0281871557
                                                  0.3319980502 r
  U2665/X (STP_AOI21_4)                0.0150090456
                                                  0.3470070958 f
  U2392/X (STP_NR3_G_4)                0.0203956366
                                                  0.3674027324 r
  U2474/X (STP_ND3_8)                  0.0313648880
                                                  0.3987676203 f
  U2454/X (STP_INV_11)                 0.0180476904
                                                  0.4168153107 r
  U2578/X (STP_ND2_16)                 0.0227296054
                                                  0.4395449162 f
  U2047/X (STP_ND2_S_24)               0.0183578432
                                                  0.4579027593 r
  U1940/X (STP_ND2_S_6)                0.0113808215
                                                  0.4692835808 f
  U2386/X (STP_ND2_S_5)                0.0124388039
                                                  0.4817223847 r
  U1987/X (STP_AOI22_1P5)              0.0147550702
                                                  0.4964774549 f
  U1988/X (STP_MUXI2_MG_0P5)           0.0183108747
                                                  0.5147883296 r
  message[31] (out)                    0.0000000000
                                                  0.5147883296 r
  data arrival time                               0.5147883296

  clock vclk (rise edge)               0.5000000000
                                                  0.5000000000
  clock network delay (ideal)          0.0000000000
                                                  0.5000000000
  output external delay                0.0000000000
                                                  0.5000000000
  data required time                              0.5000000000
  -----------------------------------------------------------
  data required time                              0.5000000000
  data arrival time                               -0.5147883296
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0147883296


  Startpoint: codeword[30]
              (input port clocked by vclk)
  Endpoint: message[20]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SCC_8LC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[30] (in)                    0.0000000000
                                                  0.0000000000 r
  U2837/X (STP_EN2_8)                  0.0539234430
                                                  0.0539234430 r
  U2079/X (STP_EO3_3)                  0.0351325870
                                                  0.0890560299 f
  U2844/X (STP_EN3_3)                  0.0688330978
                                                  0.1578891277 f
  U2699/X (STP_EN3_3)                  0.0705699325
                                                  0.2284590602 r
  U2202/X (STP_INV_7P5)                0.0152365863
                                                  0.2436956465 f
  U2588/X (STP_INV_18)                 0.0142322481
                                                  0.2579278946 r
  U1915/X (STP_INV_S_10)               0.0129527152
                                                  0.2708806098 f
  U2083/X (STP_ND2_10)                 0.0124213994
                                                  0.2833020091 r
  U2075/X (STP_NR2_6)                  0.0102512240
                                                  0.2935532331 f
  U1617/X (STP_NR2B_3)                 0.0187460184
                                                  0.3122992516 f
  U2630/X (STP_NR4_4)                  0.0278909206
                                                  0.3401901722 r
  U2206/X (STP_OAI21_4)                0.0195355713
                                                  0.3597257435 f
  U2781/X (STP_NR3_G_4)                0.0264477432
                                                  0.3861734867 r
  U2429/X (STP_ND2_S_16)               0.0247853398
                                                  0.4109588265 f
  U2070/X (STP_ND2_10)                 0.0163441598
                                                  0.4273029864 r
  U2131/X (STP_NR2_S_20)               0.0215772986
                                                  0.4488802850 f
  U1484/X (STP_BUF_5)                  0.0218054056
                                                  0.4706856906 f
  U1381/X (STP_ND2_S_2)                0.0100724995
                                                  0.4807581902 r
  U2037/X (STP_NR2_1)                  0.0151293576
                                                  0.4958875477 f
  U2584/X (STP_AOI22_1)                0.0188609660
                                                  0.5147485137 r
  message[20] (out)                    0.0000000000
                                                  0.5147485137 r
  data arrival time                               0.5147485137

  clock vclk (rise edge)               0.5000000000
                                                  0.5000000000
  clock network delay (ideal)          0.0000000000
                                                  0.5000000000
  output external delay                0.0000000000
                                                  0.5000000000
  data required time                              0.5000000000
  -----------------------------------------------------------
  data required time                              0.5000000000
  data arrival time                               -0.5147485137
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0147485137


  Startpoint: codeword[57]
              (input port clocked by vclk)
  Endpoint: message[50]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SCC_8LC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 f
  codeword[57] (in)                    0.0000000000
                                                  0.0000000000 f
  U2771/X (STP_EO2_6)                  0.0571922176
                                                  0.0571922176 r
  U2769/X (STP_EN2_6)                  0.0384411551
                                                  0.0956333727 f
  U2796/X (STP_EO3_3)                  0.0657055825
                                                  0.1613389552 f
  U2799/X (STP_EN3_3)                  0.0702430308
                                                  0.2315819860 f
  U2766/X (STP_BUF_S_12)               0.0265000463
                                                  0.2580820322 f
  U2423/X (STP_BUF_S_20)               0.0214338005
                                                  0.2795158327 f
  U1784/X (STP_ND2_G_1)                0.0144183934
                                                  0.2939342260 r
  U2486/X (STP_OAI22_3)                0.0193742812
                                                  0.3133085072 f
  U2354/X (STP_OR3_4)                  0.0340918303
                                                  0.3474003375 f
  U2290/X (STP_NR2_G_2)                0.0130231977
                                                  0.3604235351 r
  U2031/X (STP_NR2_3)                  0.0131219625
                                                  0.3735454977 f
  U1867/X (STP_NR2_6)                  0.0154622495
                                                  0.3890077472 r
  U2660/X (STP_ND2_S_16)               0.0186856985
                                                  0.4076934457 f
  U1511/X (STP_INV_6)                  0.0119961202
                                                  0.4196895659 r
  U2705/X (STP_NR2_G_12)               0.0127671957
                                                  0.4324567616 f
  U2695/X (STP_BUF_S_8)                0.0208125412
                                                  0.4532693028 f
  U1445/X (STP_ND2_S_5)                0.0121957958
                                                  0.4654650986 r
  U1367/X (STP_ND2_S_1)                0.0141899288
                                                  0.4796550274 f
  U2879/X (STP_OAOI211_1)              0.0191182792
                                                  0.4987733066 r
  U1991/X (STP_MUXI2_MG_0P5)           0.0159290731
                                                  0.5147023797 f
  message[50] (out)                    0.0000000000
                                                  0.5147023797 f
  data arrival time                               0.5147023797

  clock vclk (rise edge)               0.5000000000
                                                  0.5000000000
  clock network delay (ideal)          0.0000000000
                                                  0.5000000000
  output external delay                0.0000000000
                                                  0.5000000000
  data required time                              0.5000000000
  -----------------------------------------------------------
  data required time                              0.5000000000
  data arrival time                               -0.5147023797
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0147023797


  Startpoint: codeword[57]
              (input port clocked by vclk)
  Endpoint: message[48]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SCC_8LC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 f
  codeword[57] (in)                    0.0000000000
                                                  0.0000000000 f
  U2771/X (STP_EO2_6)                  0.0571922176
                                                  0.0571922176 r
  U2769/X (STP_EN2_6)                  0.0384411551
                                                  0.0956333727 f
  U2796/X (STP_EO3_3)                  0.0657055825
                                                  0.1613389552 f
  U2799/X (STP_EN3_3)                  0.0724350065
                                                  0.2337739617 r
  U2766/X (STP_BUF_S_12)               0.0262957662
                                                  0.2600697279 r
  U2419/X (STP_INV_18)                 0.0121658146
                                                  0.2722355425 f
  U2502/X (STP_ND2_16)                 0.0117600262
                                                  0.2839955688 r
  U2053/X (STP_OR3_3)                  0.0198153257
                                                  0.3038108945 r
  U2054/X (STP_AN3B_4)                 0.0281871557
                                                  0.3319980502 r
  U2665/X (STP_AOI21_4)                0.0150090456
                                                  0.3470070958 f
  U2392/X (STP_NR3_G_4)                0.0203956366
                                                  0.3674027324 r
  U2474/X (STP_ND3_8)                  0.0313648880
                                                  0.3987676203 f
  U2454/X (STP_INV_11)                 0.0180476904
                                                  0.4168153107 r
  U2578/X (STP_ND2_16)                 0.0227296054
                                                  0.4395449162 f
  U1891/X (STP_INV_15)                 0.0129135549
                                                  0.4524584711 r
  U1877/X (STP_ND2_S_10)               0.0119214952
                                                  0.4643799663 f
  U1878/X (STP_NR2_G_5)                0.0100502968
                                                  0.4744302630 r
  U1460/X (STP_NR2_G_2P5)              0.0080732405
                                                  0.4825035036 f
  U1980/X (STP_ND2_G_2)                0.0114003122
                                                  0.4939038157 r
  U2594/X (STP_NR2_1P5)                0.0075326562
                                                  0.5014364719 f
  U2595/X (STP_AOI31_0P5)              0.0132519007
                                                  0.5146883726 r
  message[48] (out)                    0.0000000000
                                                  0.5146883726 r
  data arrival time                               0.5146883726

  clock vclk (rise edge)               0.5000000000
                                                  0.5000000000
  clock network delay (ideal)          0.0000000000
                                                  0.5000000000
  output external delay                0.0000000000
                                                  0.5000000000
  data required time                              0.5000000000
  -----------------------------------------------------------
  data required time                              0.5000000000
  data arrival time                               -0.5146883726
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0146883726


  Startpoint: codeword[57]
              (input port clocked by vclk)
  Endpoint: message[33]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SCC_8LC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 f
  codeword[57] (in)                    0.0000000000
                                                  0.0000000000 f
  U2771/X (STP_EO2_6)                  0.0571922176
                                                  0.0571922176 r
  U2769/X (STP_EN2_6)                  0.0384411551
                                                  0.0956333727 f
  U2796/X (STP_EO3_3)                  0.0657055825
                                                  0.1613389552 f
  U2799/X (STP_EN3_3)                  0.0724350065
                                                  0.2337739617 r
  U2766/X (STP_BUF_S_12)               0.0262957662
                                                  0.2600697279 r
  U2419/X (STP_INV_18)                 0.0121658146
                                                  0.2722355425 f
  U2502/X (STP_ND2_16)                 0.0117600262
                                                  0.2839955688 r
  U2053/X (STP_OR3_3)                  0.0198153257
                                                  0.3038108945 r
  U2054/X (STP_AN3B_4)                 0.0281871557
                                                  0.3319980502 r
  U2665/X (STP_AOI21_4)                0.0150090456
                                                  0.3470070958 f
  U2392/X (STP_NR3_G_4)                0.0203956366
                                                  0.3674027324 r
  U2474/X (STP_ND3_8)                  0.0313648880
                                                  0.3987676203 f
  U2454/X (STP_INV_11)                 0.0180476904
                                                  0.4168153107 r
  U2578/X (STP_ND2_16)                 0.0227296054
                                                  0.4395449162 f
  U2047/X (STP_ND2_S_24)               0.0183578432
                                                  0.4579027593 r
  U1361/X (STP_BUF_S_6)                0.0210511088
                                                  0.4789538682 r
  U2091/X (STP_AOI22_1P5)              0.0175485313
                                                  0.4965023994 f
  U2742/X (STP_MUXI2_MG_0P5)           0.0181841254
                                                  0.5146865249 r
  message[33] (out)                    0.0000000000
                                                  0.5146865249 r
  data arrival time                               0.5146865249

  clock vclk (rise edge)               0.5000000000
                                                  0.5000000000
  clock network delay (ideal)          0.0000000000
                                                  0.5000000000
  output external delay                0.0000000000
                                                  0.5000000000
  data required time                              0.5000000000
  -----------------------------------------------------------
  data required time                              0.5000000000
  data arrival time                               -0.5146865249
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0146865249


  Startpoint: codeword[57]
              (input port clocked by vclk)
  Endpoint: message[9] (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SCC_8LC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 f
  codeword[57] (in)                    0.0000000000
                                                  0.0000000000 f
  U2771/X (STP_EO2_6)                  0.0571922176
                                                  0.0571922176 r
  U2769/X (STP_EN2_6)                  0.0384411551
                                                  0.0956333727 f
  U2796/X (STP_EO3_3)                  0.0657055825
                                                  0.1613389552 f
  U2799/X (STP_EN3_3)                  0.0724350065
                                                  0.2337739617 r
  U2766/X (STP_BUF_S_12)               0.0262957662
                                                  0.2600697279 r
  U2419/X (STP_INV_18)                 0.0121658146
                                                  0.2722355425 f
  U2502/X (STP_ND2_16)                 0.0117600262
                                                  0.2839955688 r
  U2053/X (STP_OR3_3)                  0.0198153257
                                                  0.3038108945 r
  U2054/X (STP_AN3B_4)                 0.0281871557
                                                  0.3319980502 r
  U2665/X (STP_AOI21_4)                0.0150090456
                                                  0.3470070958 f
  U2392/X (STP_NR3_G_4)                0.0203956366
                                                  0.3674027324 r
  U2474/X (STP_ND3_8)                  0.0313648880
                                                  0.3987676203 f
  U2454/X (STP_INV_11)                 0.0180476904
                                                  0.4168153107 r
  U2578/X (STP_ND2_16)                 0.0227296054
                                                  0.4395449162 f
  U2047/X (STP_ND2_S_24)               0.0183578432
                                                  0.4579027593 r
  U1361/X (STP_BUF_S_6)                0.0210511088
                                                  0.4789538682 r
  U1348/X (STP_AOI22_1P5)              0.0175485313
                                                  0.4965023994 f
  U2002/X (STP_MUXI2_MG_0P5)           0.0181826949
                                                  0.5146850944 r
  message[9] (out)                     0.0000000000
                                                  0.5146850944 r
  data arrival time                               0.5146850944

  clock vclk (rise edge)               0.5000000000
                                                  0.5000000000
  clock network delay (ideal)          0.0000000000
                                                  0.5000000000
  output external delay                0.0000000000
                                                  0.5000000000
  data required time                              0.5000000000
  -----------------------------------------------------------
  data required time                              0.5000000000
  data arrival time                               -0.5146850944
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0146850944


  Startpoint: codeword[57]
              (input port clocked by vclk)
  Endpoint: message[63]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SCC_8LC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 f
  codeword[57] (in)                    0.0000000000
                                                  0.0000000000 f
  U2771/X (STP_EO2_6)                  0.0571922176
                                                  0.0571922176 r
  U2769/X (STP_EN2_6)                  0.0384411551
                                                  0.0956333727 f
  U2796/X (STP_EO3_3)                  0.0657055825
                                                  0.1613389552 f
  U2799/X (STP_EN3_3)                  0.0702430308
                                                  0.2315819860 f
  U2766/X (STP_BUF_S_12)               0.0265000463
                                                  0.2580820322 f
  U2419/X (STP_INV_18)                 0.0106736720
                                                  0.2687557042 r
  U2502/X (STP_ND2_16)                 0.0189595222
                                                  0.2877152264 f
  U2374/X (STP_NR2_G_16)               0.0186907351
                                                  0.3064059615 r
  U1534/X (STP_NR2B_3)                 0.0273487270
                                                  0.3337546885 r
  U2536/X (STP_NR3_G_2)                0.0124634802
                                                  0.3462181687 f
  U2561/X (STP_OA21B_4)                0.0255138576
                                                  0.3717320263 f
  U2527/X (STP_AN3B_8)                 0.0266799927
                                                  0.3984120190 f
  U1509/X (STP_INV_15)                 0.0152137280
                                                  0.4136257470 r
  U2694/X (STP_INV_18)                 0.0132412612
                                                  0.4268670082 f
  U2156/X (STP_NR3_G_16)               0.0196563900
                                                  0.4465233982 r
  U1474/X (STP_BUF_S_6)                0.0244541764
                                                  0.4709775746 r
  U2511/X (STP_NR2B_3)                 0.0112141073
                                                  0.4821916819 f
  U1326/X (STP_NR3_G_1)                0.0158184469
                                                  0.4980101287 r
  U2792/X (STP_MUXI2_MG_0P5)           0.0166189373
                                                  0.5146290660 f
  message[63] (out)                    0.0000000000
                                                  0.5146290660 f
  data arrival time                               0.5146290660

  clock vclk (rise edge)               0.5000000000
                                                  0.5000000000
  clock network delay (ideal)          0.0000000000
                                                  0.5000000000
  output external delay                0.0000000000
                                                  0.5000000000
  data required time                              0.5000000000
  -----------------------------------------------------------
  data required time                              0.5000000000
  data arrival time                               -0.5146290660
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0146290660


  Startpoint: codeword[8]
              (input port clocked by vclk)
  Endpoint: message[54]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SCC_8LC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[8] (in)                     0.0000000000
                                                  0.0000000000 r
  U2757/X (STP_INV_18)                 0.0141416984
                                                  0.0141416984 f
  U2688/X (STP_EN3_6)                  0.0683097020
                                                  0.0824514031 f
  U2689/X (STP_EO3_3)                  0.0740068406
                                                  0.1564582437 f
  U2713/X (STP_EN3_6)                  0.0783099383
                                                  0.2347681820 r
  U2648/X (STP_BUF_S_20)               0.0283198953
                                                  0.2630880773 r
  U1674/X (STP_INV_S_1)                0.0296278894
                                                  0.2927159667 f
  U2194/X (STP_AOI22_6)                0.0263586044
                                                  0.3190745711 r
  U2161/X (STP_AOI21_8)                0.0180438459
                                                  0.3371184170 f
  U2425/X (STP_NR3_G_8)                0.0189650357
                                                  0.3560834527 r
  U2710/X (STP_OR3B_8)                 0.0183513761
                                                  0.3744348288 f
  U2312/X (STP_NR3_G_12)               0.0195490718
                                                  0.3939839005 r
  U2702/X (STP_BUF_S_20)               0.0263918340
                                                  0.4203757346 r
  U2651/X (STP_NR2_S_20)               0.0158842802
                                                  0.4362600148 f
  U2539/X (STP_BUF_S_4)                0.0215698779
                                                  0.4578298926 f
  U2551/X (STP_ND2_S_5)                0.0140826106
                                                  0.4719125032 r
  U2225/X (STP_NR2_1P5)                0.0100574195
                                                  0.4819699228 f
  U2606/X (STP_AOI211_G_2)             0.0143667758
                                                  0.4963366985 r
  U2336/X (STP_OAI22_0P5)              0.0182639956
                                                  0.5146006942 f
  message[54] (out)                    0.0000000000
                                                  0.5146006942 f
  data arrival time                               0.5146006942

  clock vclk (rise edge)               0.5000000000
                                                  0.5000000000
  clock network delay (ideal)          0.0000000000
                                                  0.5000000000
  output external delay                0.0000000000
                                                  0.5000000000
  data required time                              0.5000000000
  -----------------------------------------------------------
  data required time                              0.5000000000
  data arrival time                               -0.5146006942
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0146006942


  Startpoint: codeword[57]
              (input port clocked by vclk)
  Endpoint: message[14]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SCC_8LC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 f
  codeword[57] (in)                    0.0000000000
                                                  0.0000000000 f
  U2771/X (STP_EO2_6)                  0.0571922176
                                                  0.0571922176 r
  U2769/X (STP_EN2_6)                  0.0384411551
                                                  0.0956333727 f
  U2796/X (STP_EO3_3)                  0.0657055825
                                                  0.1613389552 f
  U2799/X (STP_EN3_3)                  0.0724350065
                                                  0.2337739617 r
  U2766/X (STP_BUF_S_12)               0.0262957662
                                                  0.2600697279 r
  U2419/X (STP_INV_18)                 0.0121658146
                                                  0.2722355425 f
  U2502/X (STP_ND2_16)                 0.0117600262
                                                  0.2839955688 r
  U2053/X (STP_OR3_3)                  0.0198153257
                                                  0.3038108945 r
  U2054/X (STP_AN3B_4)                 0.0281871557
                                                  0.3319980502 r
  U2665/X (STP_AOI21_4)                0.0150090456
                                                  0.3470070958 f
  U2392/X (STP_NR3_G_4)                0.0203956366
                                                  0.3674027324 r
  U2474/X (STP_ND3_8)                  0.0313648880
                                                  0.3987676203 f
  U2454/X (STP_INV_11)                 0.0180476904
                                                  0.4168153107 r
  U2578/X (STP_ND2_16)                 0.0227296054
                                                  0.4395449162 f
  U2348/X (STP_BUF_S_6)                0.0257632434
                                                  0.4653081596 f
  U1487/X (STP_NR2_G_3P5)              0.0117337406
                                                  0.4770419002 r
  U1454/X (STP_NR2_3)                  0.0093598962
                                                  0.4864017963 f
  U1410/X (STP_ND2_G_3)                0.0085779727
                                                  0.4949797690 r
  U1870/X (STP_INV_2)                  0.0070849955
                                                  0.5020647645 f
  U1944/X (STP_OAI22_V3S_1)            0.0125322342
                                                  0.5145969987 r
  message[14] (out)                    0.0000000000
                                                  0.5145969987 r
  data arrival time                               0.5145969987

  clock vclk (rise edge)               0.5000000000
                                                  0.5000000000
  clock network delay (ideal)          0.0000000000
                                                  0.5000000000
  output external delay                0.0000000000
                                                  0.5000000000
  data required time                              0.5000000000
  -----------------------------------------------------------
  data required time                              0.5000000000
  data arrival time                               -0.5145969987
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0145969987


  Startpoint: codeword[8]
              (input port clocked by vclk)
  Endpoint: message[56]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SCC_8LC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[8] (in)                     0.0000000000
                                                  0.0000000000 r
  U2757/X (STP_INV_18)                 0.0141416984
                                                  0.0141416984 f
  U2688/X (STP_EN3_6)                  0.0683097020
                                                  0.0824514031 f
  U2689/X (STP_EO3_3)                  0.0740068406
                                                  0.1564582437 f
  U2713/X (STP_EN3_6)                  0.0783099383
                                                  0.2347681820 r
  U2648/X (STP_BUF_S_20)               0.0283198953
                                                  0.2630880773 r
  U2036/X (STP_ND2_16)                 0.0173656344
                                                  0.2804537117 f
  U2106/X (STP_BUF_S_8)                0.0218201876
                                                  0.3022738993 f
  U2723/X (STP_NR2_1)                  0.0150030255
                                                  0.3172769248 r
  U2698/X (STP_OAI21_1)                0.0233514309
                                                  0.3406283557 f
  U2003/X (STP_ND2_S_1P5)              0.0187409818
                                                  0.3593693376 r
  U2494/X (STP_OR4B_4)                 0.0246161222
                                                  0.3839854598 r
  U1997/X (STP_NR2_G_6)                0.0123197436
                                                  0.3963052034 f
  U2157/X (STP_ND2_S_16)               0.0134168565
                                                  0.4097220600 r
  U2187/X (STP_INV_15)                 0.0184612572
                                                  0.4281833172 f
  U2490/X (STP_NR2_S_20)               0.0152434111
                                                  0.4434267282 r
  U1446/X (STP_NR2B_2)                 0.0255315006
                                                  0.4689582288 r
  U1387/X (STP_INV_S_1)                0.0125077963
                                                  0.4814660251 f
  U2277/X (STP_AOI211_1P5)             0.0206662118
                                                  0.5021322370 r
  U2270/X (STP_AOI21_0P75)             0.0124135017
                                                  0.5145457387 f
  message[56] (out)                    0.0000000000
                                                  0.5145457387 f
  data arrival time                               0.5145457387

  clock vclk (rise edge)               0.5000000000
                                                  0.5000000000
  clock network delay (ideal)          0.0000000000
                                                  0.5000000000
  output external delay                0.0000000000
                                                  0.5000000000
  data required time                              0.5000000000
  -----------------------------------------------------------
  data required time                              0.5000000000
  data arrival time                               -0.5145457387
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0145457387


  Startpoint: codeword[57]
              (input port clocked by vclk)
  Endpoint: message[24]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SCC_8LC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 f
  codeword[57] (in)                    0.0000000000
                                                  0.0000000000 f
  U2771/X (STP_EO2_6)                  0.0571922176
                                                  0.0571922176 r
  U2769/X (STP_EN2_6)                  0.0384411551
                                                  0.0956333727 f
  U2796/X (STP_EO3_3)                  0.0657055825
                                                  0.1613389552 f
  U2799/X (STP_EN3_3)                  0.0724350065
                                                  0.2337739617 r
  U2766/X (STP_BUF_S_12)               0.0262957662
                                                  0.2600697279 r
  U2028/X (STP_INV_6P5)                0.0157071054
                                                  0.2757768333 f
  U1800/X (STP_INV_4)                  0.0155258775
                                                  0.2913027108 r
  U1959/X (STP_NR2_G_16)               0.0137231946
                                                  0.3050259054 f
  U1907/X (STP_ND2_5)                  0.0077286959
                                                  0.3127546012 r
  U1958/X (STP_ND2_S_5)                0.0085719526
                                                  0.3213265538 f
  U2467/X (STP_NR2_S_3)                0.0088608265
                                                  0.3301873803 r
  U2382/X (STP_AOI21B_2)               0.0138957202
                                                  0.3440831006 f
  U2403/X (STP_OR3B_4)                 0.0329061151
                                                  0.3769892156 f
  U2527/X (STP_AN3B_8)                 0.0237168968
                                                  0.4007061124 r
  U1509/X (STP_INV_15)                 0.0197981000
                                                  0.4205042124 f
  U2694/X (STP_INV_18)                 0.0118411183
                                                  0.4323453307 r
  U2156/X (STP_NR3_G_16)               0.0127604306
                                                  0.4451057613 f
  U1474/X (STP_BUF_S_6)                0.0212801397
                                                  0.4663859010 f
  U2116/X (STP_ND2_S_5)                0.0083160996
                                                  0.4747020006 r
  U1416/X (STP_OAI21_1P5)              0.0133876801
                                                  0.4880896807 f
  U1897/X (STP_NR2_1)                  0.0146190524
                                                  0.5027087331 r
  U2676/X (STP_AOI22_1)                0.0118131638
                                                  0.5145218968 f
  message[24] (out)                    0.0000000000
                                                  0.5145218968 f
  data arrival time                               0.5145218968

  clock vclk (rise edge)               0.5000000000
                                                  0.5000000000
  clock network delay (ideal)          0.0000000000
                                                  0.5000000000
  output external delay                0.0000000000
                                                  0.5000000000
  data required time                              0.5000000000
  -----------------------------------------------------------
  data required time                              0.5000000000
  data arrival time                               -0.5145218968
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0145218968


  Startpoint: codeword[8]
              (input port clocked by vclk)
  Endpoint: message[29]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SCC_8LC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[8] (in)                     0.0000000000
                                                  0.0000000000 r
  U2757/X (STP_INV_18)                 0.0141416984
                                                  0.0141416984 f
  U2688/X (STP_EN3_6)                  0.0683097020
                                                  0.0824514031 f
  U2689/X (STP_EO3_3)                  0.0740068406
                                                  0.1564582437 f
  U2713/X (STP_EN3_6)                  0.0783099383
                                                  0.2347681820 r
  U2648/X (STP_BUF_S_20)               0.0283198953
                                                  0.2630880773 r
  U1674/X (STP_INV_S_1)                0.0296278894
                                                  0.2927159667 f
  U2194/X (STP_AOI22_6)                0.0263586044
                                                  0.3190745711 r
  U2161/X (STP_AOI21_8)                0.0180438459
                                                  0.3371184170 f
  U2425/X (STP_NR3_G_8)                0.0189650357
                                                  0.3560834527 r
  U2710/X (STP_OR3B_8)                 0.0183513761
                                                  0.3744348288 f
  U2312/X (STP_NR3_G_12)               0.0195490718
                                                  0.3939839005 r
  U2702/X (STP_BUF_S_20)               0.0263918340
                                                  0.4203757346 r
  U2391/X (STP_ND3_16)                 0.0286450386
                                                  0.4490207732 f
  U2013/X (STP_INV_7P5)                0.0111102164
                                                  0.4601309896 r
  U2741/X (STP_ND2_G_1)                0.0119853914
                                                  0.4721163809 f
  U2751/X (STP_AN3B_0P5)               0.0254339576
                                                  0.4975503385 f
  U2772/X (STP_OAI31_G_0P5)            0.0169616640
                                                  0.5145120025 r
  message[29] (out)                    0.0000000000
                                                  0.5145120025 r
  data arrival time                               0.5145120025

  clock vclk (rise edge)               0.5000000000
                                                  0.5000000000
  clock network delay (ideal)          0.0000000000
                                                  0.5000000000
  output external delay                0.0000000000
                                                  0.5000000000
  data required time                              0.5000000000
  -----------------------------------------------------------
  data required time                              0.5000000000
  data arrival time                               -0.5145120025
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0145120025


  Startpoint: codeword[57]
              (input port clocked by vclk)
  Endpoint: message[5] (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SCC_8LC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 f
  codeword[57] (in)                    0.0000000000
                                                  0.0000000000 f
  U2771/X (STP_EO2_6)                  0.0571922176
                                                  0.0571922176 r
  U2769/X (STP_EN2_6)                  0.0384411551
                                                  0.0956333727 f
  U2796/X (STP_EO3_3)                  0.0657055825
                                                  0.1613389552 f
  U2799/X (STP_EN3_3)                  0.0702430308
                                                  0.2315819860 f
  U2766/X (STP_BUF_S_12)               0.0265000463
                                                  0.2580820322 f
  U2423/X (STP_BUF_S_20)               0.0214338005
                                                  0.2795158327 f
  U1784/X (STP_ND2_G_1)                0.0144183934
                                                  0.2939342260 r
  U2486/X (STP_OAI22_3)                0.0193742812
                                                  0.3133085072 f
  U2354/X (STP_OR3_4)                  0.0340918303
                                                  0.3474003375 f
  U2290/X (STP_NR2_G_2)                0.0130231977
                                                  0.3604235351 r
  U2031/X (STP_NR2_3)                  0.0131219625
                                                  0.3735454977 f
  U1867/X (STP_NR2_6)                  0.0154622495
                                                  0.3890077472 r
  U2660/X (STP_ND2_S_16)               0.0186856985
                                                  0.4076934457 f
  U2114/X (STP_BUF_5)                  0.0206710398
                                                  0.4283644855 f
  U2135/X (STP_ND2_S_5)                0.0177801549
                                                  0.4461446404 r
  U1482/X (STP_NR2_G_5)                0.0144581199
                                                  0.4606027603 f
  U1456/X (STP_NR2_6)                  0.0123398602
                                                  0.4729426205 r
  U1871/X (STP_ND2_G_3)                0.0124257505
                                                  0.4853683710 f
  U2480/X (STP_AOI22_1)                0.0140990913
                                                  0.4994674623 r
  U2481/X (STP_MUXI2_MG_0P5)           0.0150342882
                                                  0.5145017505 f
  message[5] (out)                     0.0000000000
                                                  0.5145017505 f
  data arrival time                               0.5145017505

  clock vclk (rise edge)               0.5000000000
                                                  0.5000000000
  clock network delay (ideal)          0.0000000000
                                                  0.5000000000
  output external delay                0.0000000000
                                                  0.5000000000
  data required time                              0.5000000000
  -----------------------------------------------------------
  data required time                              0.5000000000
  data arrival time                               -0.5145017505
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0145017505


  Startpoint: codeword[57]
              (input port clocked by vclk)
  Endpoint: message[26]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SCC_8LC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 f
  codeword[57] (in)                    0.0000000000
                                                  0.0000000000 f
  U2771/X (STP_EO2_6)                  0.0571922176
                                                  0.0571922176 r
  U2769/X (STP_EN2_6)                  0.0384411551
                                                  0.0956333727 f
  U2796/X (STP_EO3_3)                  0.0657055825
                                                  0.1613389552 f
  U2799/X (STP_EN3_3)                  0.0702430308
                                                  0.2315819860 f
  U2766/X (STP_BUF_S_12)               0.0265000463
                                                  0.2580820322 f
  U2423/X (STP_BUF_S_20)               0.0214338005
                                                  0.2795158327 f
  U1784/X (STP_ND2_G_1)                0.0144183934
                                                  0.2939342260 r
  U2486/X (STP_OAI22_3)                0.0193742812
                                                  0.3133085072 f
  U2354/X (STP_OR3_4)                  0.0340918303
                                                  0.3474003375 f
  U2290/X (STP_NR2_G_2)                0.0130231977
                                                  0.3604235351 r
  U2031/X (STP_NR2_3)                  0.0131219625
                                                  0.3735454977 f
  U1867/X (STP_NR2_6)                  0.0154622495
                                                  0.3890077472 r
  U2660/X (STP_ND2_S_16)               0.0186856985
                                                  0.4076934457 f
  U1511/X (STP_INV_6)                  0.0119961202
                                                  0.4196895659 r
  U2705/X (STP_NR2_G_12)               0.0127671957
                                                  0.4324567616 f
  U2695/X (STP_BUF_S_8)                0.0208125412
                                                  0.4532693028 f
  U1445/X (STP_ND2_S_5)                0.0121957958
                                                  0.4654650986 r
  U2341/X (STP_ND2_S_6)                0.0129775107
                                                  0.4784426093 f
  U1329/X (STP_AOI211_G_1)             0.0191110969
                                                  0.4975537062 r
  U2029/X (STP_MUXI2_MG_0P75)          0.0169172883
                                                  0.5144709945 f
  message[26] (out)                    0.0000000000
                                                  0.5144709945 f
  data arrival time                               0.5144709945

  clock vclk (rise edge)               0.5000000000
                                                  0.5000000000
  clock network delay (ideal)          0.0000000000
                                                  0.5000000000
  output external delay                0.0000000000
                                                  0.5000000000
  data required time                              0.5000000000
  -----------------------------------------------------------
  data required time                              0.5000000000
  data arrival time                               -0.5144709945
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0144709945


  Startpoint: codeword[30]
              (input port clocked by vclk)
  Endpoint: message[39]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SCC_8LC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[30] (in)                    0.0000000000
                                                  0.0000000000 r
  U2837/X (STP_EN2_8)                  0.0539234430
                                                  0.0539234430 r
  U2079/X (STP_EO3_3)                  0.0351325870
                                                  0.0890560299 f
  U2844/X (STP_EN3_3)                  0.0688330978
                                                  0.1578891277 f
  U2699/X (STP_EN3_3)                  0.0705699325
                                                  0.2284590602 r
  U2202/X (STP_INV_7P5)                0.0152365863
                                                  0.2436956465 f
  U2588/X (STP_INV_18)                 0.0142322481
                                                  0.2579278946 r
  U1915/X (STP_INV_S_10)               0.0129527152
                                                  0.2708806098 f
  U2083/X (STP_ND2_10)                 0.0124213994
                                                  0.2833020091 r
  U2075/X (STP_NR2_6)                  0.0102512240
                                                  0.2935532331 f
  U1617/X (STP_NR2B_3)                 0.0187460184
                                                  0.3122992516 f
  U2630/X (STP_NR4_4)                  0.0278909206
                                                  0.3401901722 r
  U2206/X (STP_OAI21_4)                0.0195355713
                                                  0.3597257435 f
  U2781/X (STP_NR3_G_4)                0.0264477432
                                                  0.3861734867 r
  U2429/X (STP_ND2_S_16)               0.0247853398
                                                  0.4109588265 f
  U2402/X (STP_NR2_G_12)               0.0187639594
                                                  0.4297227859 r
  U1993/X (STP_INV_S_10)               0.0110595226
                                                  0.4407823086 f
  U2325/X (STP_NR2_S_20)               0.0135899782
                                                  0.4543722868 r
  U2327/X (STP_ND2_G_1P5)              0.0190443099
                                                  0.4734165967 f
  U2380/X (STP_NR2_G_2)                0.0123201013
                                                  0.4857366979 r
  U1334/X (STP_AOI211_G_1)             0.0109691322
                                                  0.4967058301 f
  U2375/X (STP_MUXI2_MG_0P5)           0.0176756382
                                                  0.5143814683 r
  message[39] (out)                    0.0000000000
                                                  0.5143814683 r
  data arrival time                               0.5143814683

  clock vclk (rise edge)               0.5000000000
                                                  0.5000000000
  clock network delay (ideal)          0.0000000000
                                                  0.5000000000
  output external delay                0.0000000000
                                                  0.5000000000
  data required time                              0.5000000000
  -----------------------------------------------------------
  data required time                              0.5000000000
  data arrival time                               -0.5143814683
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0143814683


  Startpoint: codeword[57]
              (input port clocked by vclk)
  Endpoint: message[62]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SCC_8LC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 f
  codeword[57] (in)                    0.0000000000
                                                  0.0000000000 f
  U2771/X (STP_EO2_6)                  0.0571922176
                                                  0.0571922176 r
  U2769/X (STP_EN2_6)                  0.0384411551
                                                  0.0956333727 f
  U2796/X (STP_EO3_3)                  0.0657055825
                                                  0.1613389552 f
  U2799/X (STP_EN3_3)                  0.0724350065
                                                  0.2337739617 r
  U2766/X (STP_BUF_S_12)               0.0262957662
                                                  0.2600697279 r
  U2419/X (STP_INV_18)                 0.0121658146
                                                  0.2722355425 f
  U2502/X (STP_ND2_16)                 0.0117600262
                                                  0.2839955688 r
  U2053/X (STP_OR3_3)                  0.0198153257
                                                  0.3038108945 r
  U2054/X (STP_AN3B_4)                 0.0281871557
                                                  0.3319980502 r
  U2665/X (STP_AOI21_4)                0.0150090456
                                                  0.3470070958 f
  U2392/X (STP_NR3_G_4)                0.0203956366
                                                  0.3674027324 r
  U2474/X (STP_ND3_8)                  0.0313648880
                                                  0.3987676203 f
  U2454/X (STP_INV_11)                 0.0180476904
                                                  0.4168153107 r
  U2578/X (STP_ND2_16)                 0.0227296054
                                                  0.4395449162 f
  U2348/X (STP_BUF_S_6)                0.0257632434
                                                  0.4653081596 f
  U1487/X (STP_NR2_G_3P5)              0.0117337406
                                                  0.4770419002 r
  U1454/X (STP_NR2_3)                  0.0093598962
                                                  0.4864017963 f
  U1410/X (STP_ND2_G_3)                0.0085779727
                                                  0.4949797690 r
  U1869/X (STP_ND2_S_1P5)              0.0090855658
                                                  0.5040653348 f
  U2841/X (STP_OAI21_0P5)              0.0102714896
                                                  0.5143368244 r
  message[62] (out)                    0.0000000000
                                                  0.5143368244 r
  data arrival time                               0.5143368244

  clock vclk (rise edge)               0.5000000000
                                                  0.5000000000
  clock network delay (ideal)          0.0000000000
                                                  0.5000000000
  output external delay                0.0000000000
                                                  0.5000000000
  data required time                              0.5000000000
  -----------------------------------------------------------
  data required time                              0.5000000000
  data arrival time                               -0.5143368244
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0143368244


  Startpoint: codeword[57]
              (input port clocked by vclk)
  Endpoint: message[32]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SCC_8LC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 f
  codeword[57] (in)                    0.0000000000
                                                  0.0000000000 f
  U2771/X (STP_EO2_6)                  0.0571922176
                                                  0.0571922176 r
  U2769/X (STP_EN2_6)                  0.0384411551
                                                  0.0956333727 f
  U2796/X (STP_EO3_3)                  0.0657055825
                                                  0.1613389552 f
  U2799/X (STP_EN3_3)                  0.0702430308
                                                  0.2315819860 f
  U2766/X (STP_BUF_S_12)               0.0265000463
                                                  0.2580820322 f
  U2423/X (STP_BUF_S_20)               0.0214338005
                                                  0.2795158327 f
  U1784/X (STP_ND2_G_1)                0.0144183934
                                                  0.2939342260 r
  U2486/X (STP_OAI22_3)                0.0193742812
                                                  0.3133085072 f
  U2354/X (STP_OR3_4)                  0.0340918303
                                                  0.3474003375 f
  U2290/X (STP_NR2_G_2)                0.0130231977
                                                  0.3604235351 r
  U2031/X (STP_NR2_3)                  0.0131219625
                                                  0.3735454977 f
  U1867/X (STP_NR2_6)                  0.0154622495
                                                  0.3890077472 r
  U2660/X (STP_ND2_S_16)               0.0186856985
                                                  0.4076934457 f
  U1511/X (STP_INV_6)                  0.0119961202
                                                  0.4196895659 r
  U2705/X (STP_NR2_G_12)               0.0127671957
                                                  0.4324567616 f
  U1916/X (STP_INV_S_10)               0.0140649378
                                                  0.4465216994 r
  U1438/X (STP_BUF_5)                  0.0209401548
                                                  0.4674618542 r
  U2368/X (STP_OAI21_4)                0.0166909397
                                                  0.4841527939 f
  U2134/X (STP_AOI21_1P5)              0.0136373341
                                                  0.4977901280 r
  U1925/X (STP_MUXI2_MG_0P75)          0.0165102184
                                                  0.5143003464 f
  message[32] (out)                    0.0000000000
                                                  0.5143003464 f
  data arrival time                               0.5143003464

  clock vclk (rise edge)               0.5000000000
                                                  0.5000000000
  clock network delay (ideal)          0.0000000000
                                                  0.5000000000
  output external delay                0.0000000000
                                                  0.5000000000
  data required time                              0.5000000000
  -----------------------------------------------------------
  data required time                              0.5000000000
  data arrival time                               -0.5143003464
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0143003464


  Startpoint: codeword[57]
              (input port clocked by vclk)
  Endpoint: message[6] (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SCC_8LC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 f
  codeword[57] (in)                    0.0000000000
                                                  0.0000000000 f
  U2771/X (STP_EO2_6)                  0.0571922176
                                                  0.0571922176 r
  U2769/X (STP_EN2_6)                  0.0384411551
                                                  0.0956333727 f
  U2796/X (STP_EO3_3)                  0.0657055825
                                                  0.1613389552 f
  U2799/X (STP_EN3_3)                  0.0724350065
                                                  0.2337739617 r
  U2766/X (STP_BUF_S_12)               0.0262957662
                                                  0.2600697279 r
  U2419/X (STP_INV_18)                 0.0121658146
                                                  0.2722355425 f
  U2502/X (STP_ND2_16)                 0.0117600262
                                                  0.2839955688 r
  U2053/X (STP_OR3_3)                  0.0198153257
                                                  0.3038108945 r
  U2054/X (STP_AN3B_4)                 0.0281871557
                                                  0.3319980502 r
  U2665/X (STP_AOI21_4)                0.0150090456
                                                  0.3470070958 f
  U2392/X (STP_NR3_G_4)                0.0203956366
                                                  0.3674027324 r
  U2474/X (STP_ND3_8)                  0.0313648880
                                                  0.3987676203 f
  U2454/X (STP_INV_11)                 0.0180476904
                                                  0.4168153107 r
  U2578/X (STP_ND2_16)                 0.0227296054
                                                  0.4395449162 f
  U2047/X (STP_ND2_S_24)               0.0183578432
                                                  0.4579027593 r
  U2551/X (STP_ND2_S_5)                0.0139026642
                                                  0.4718054235 f
  U2383/X (STP_ND2_S_5)                0.0129554272
                                                  0.4847608507 r
  U2427/X (STP_OAI21B_1)               0.0130208433
                                                  0.4977816939 f
  U2224/X (STP_MUXI2_MG_0P5)           0.0165165663
                                                  0.5142982602 r
  message[6] (out)                     0.0000000000
                                                  0.5142982602 r
  data arrival time                               0.5142982602

  clock vclk (rise edge)               0.5000000000
                                                  0.5000000000
  clock network delay (ideal)          0.0000000000
                                                  0.5000000000
  output external delay                0.0000000000
                                                  0.5000000000
  data required time                              0.5000000000
  -----------------------------------------------------------
  data required time                              0.5000000000
  data arrival time                               -0.5142982602
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0142982602


  Startpoint: codeword[30]
              (input port clocked by vclk)
  Endpoint: message[36]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SCC_8LC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[30] (in)                    0.0000000000
                                                  0.0000000000 r
  U2837/X (STP_EN2_8)                  0.0539234430
                                                  0.0539234430 r
  U2079/X (STP_EO3_3)                  0.0351325870
                                                  0.0890560299 f
  U2844/X (STP_EN3_3)                  0.0688330978
                                                  0.1578891277 f
  U2699/X (STP_EN3_3)                  0.0705699325
                                                  0.2284590602 r
  U2202/X (STP_INV_7P5)                0.0152365863
                                                  0.2436956465 f
  U2588/X (STP_INV_18)                 0.0142322481
                                                  0.2579278946 r
  U1915/X (STP_INV_S_10)               0.0129527152
                                                  0.2708806098 f
  U2083/X (STP_ND2_10)                 0.0124213994
                                                  0.2833020091 r
  U2075/X (STP_NR2_6)                  0.0102512240
                                                  0.2935532331 f
  U1617/X (STP_NR2B_3)                 0.0187460184
                                                  0.3122992516 f
  U2630/X (STP_NR4_4)                  0.0278909206
                                                  0.3401901722 r
  U2206/X (STP_OAI21_4)                0.0195355713
                                                  0.3597257435 f
  U2781/X (STP_NR3_G_4)                0.0264477432
                                                  0.3861734867 r
  U2429/X (STP_ND2_S_16)               0.0247853398
                                                  0.4109588265 f
  U2402/X (STP_NR2_G_12)               0.0187639594
                                                  0.4297227859 r
  U1993/X (STP_INV_S_10)               0.0110595226
                                                  0.4407823086 f
  U2325/X (STP_NR2_S_20)               0.0135899782
                                                  0.4543722868 r
  U1889/X (STP_INV_S_14)               0.0105430186
                                                  0.4649153054 f
  U1422/X (STP_NR2_3)                  0.0142346025
                                                  0.4791499078 r
  U2150/X (STP_AOI211_1P5)             0.0187542140
                                                  0.4979041219 f
  U1990/X (STP_MUXI2_MG_0P75)          0.0163551569
                                                  0.5142592788 r
  message[36] (out)                    0.0000000000
                                                  0.5142592788 r
  data arrival time                               0.5142592788

  clock vclk (rise edge)               0.5000000000
                                                  0.5000000000
  clock network delay (ideal)          0.0000000000
                                                  0.5000000000
  output external delay                0.0000000000
                                                  0.5000000000
  data required time                              0.5000000000
  -----------------------------------------------------------
  data required time                              0.5000000000
  data arrival time                               -0.5142592788
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0142592788


  Startpoint: codeword[57]
              (input port clocked by vclk)
  Endpoint: message[41]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SCC_8LC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 f
  codeword[57] (in)                    0.0000000000
                                                  0.0000000000 f
  U2771/X (STP_EO2_6)                  0.0571922176
                                                  0.0571922176 r
  U2769/X (STP_EN2_6)                  0.0384411551
                                                  0.0956333727 f
  U2796/X (STP_EO3_3)                  0.0657055825
                                                  0.1613389552 f
  U2799/X (STP_EN3_3)                  0.0724350065
                                                  0.2337739617 r
  U2766/X (STP_BUF_S_12)               0.0262957662
                                                  0.2600697279 r
  U2419/X (STP_INV_18)                 0.0121658146
                                                  0.2722355425 f
  U2502/X (STP_ND2_16)                 0.0117600262
                                                  0.2839955688 r
  U2374/X (STP_NR2_G_16)               0.0147666335
                                                  0.2987622023 f
  U2004/X (STP_ND2_S_7)                0.0146060884
                                                  0.3133682907 r
  U1913/X (STP_ND3_6)                  0.0207707286
                                                  0.3341390193 f
  U2458/X (STP_OAI21_4)                0.0165400207
                                                  0.3506790400 r
  U2793/X (STP_OR3B_4)                 0.0158811510
                                                  0.3665601909 f
  U2706/X (STP_OR3B_8)                 0.0369031429
                                                  0.4034633338 f
  U1483/X (STP_INV_S_14)               0.0138650835
                                                  0.4173284173 r
  U2430/X (STP_ND2_S_16)               0.0156782568
                                                  0.4330066741 f
  U1979/X (STP_NR2_S_20)               0.0136677921
                                                  0.4466744661 r
  U1886/X (STP_INV_S_14)               0.0110130310
                                                  0.4576874971 f
  U1424/X (STP_NR2_G_0P8)              0.0164775550
                                                  0.4741650522 r
  U2281/X (STP_NR2_1P5)                0.0119434297
                                                  0.4861084819 f
  U2044/X (STP_NR2_S_3)                0.0113011003
                                                  0.4974095821 r
  U1977/X (STP_ND3_1)                  0.0167701840
                                                  0.5141797662 f
  message[41] (out)                    0.0000000000
                                                  0.5141797662 f
  data arrival time                               0.5141797662

  clock vclk (rise edge)               0.5000000000
                                                  0.5000000000
  clock network delay (ideal)          0.0000000000
                                                  0.5000000000
  output external delay                0.0000000000
                                                  0.5000000000
  data required time                              0.5000000000
  -----------------------------------------------------------
  data required time                              0.5000000000
  data arrival time                               -0.5141797662
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0141797662


  Startpoint: codeword[57]
              (input port clocked by vclk)
  Endpoint: message[42]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SCC_8LC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 f
  codeword[57] (in)                    0.0000000000
                                                  0.0000000000 f
  U2771/X (STP_EO2_6)                  0.0571922176
                                                  0.0571922176 r
  U2769/X (STP_EN2_6)                  0.0384411551
                                                  0.0956333727 f
  U2796/X (STP_EO3_3)                  0.0657055825
                                                  0.1613389552 f
  U2799/X (STP_EN3_3)                  0.0724350065
                                                  0.2337739617 r
  U2766/X (STP_BUF_S_12)               0.0262957662
                                                  0.2600697279 r
  U2419/X (STP_INV_18)                 0.0121658146
                                                  0.2722355425 f
  U2502/X (STP_ND2_16)                 0.0117600262
                                                  0.2839955688 r
  U2053/X (STP_OR3_3)                  0.0198153257
                                                  0.3038108945 r
  U2054/X (STP_AN3B_4)                 0.0281871557
                                                  0.3319980502 r
  U2665/X (STP_AOI21_4)                0.0150090456
                                                  0.3470070958 f
  U2392/X (STP_NR3_G_4)                0.0203956366
                                                  0.3674027324 r
  U2474/X (STP_ND3_8)                  0.0313648880
                                                  0.3987676203 f
  U2454/X (STP_INV_11)                 0.0180476904
                                                  0.4168153107 r
  U2578/X (STP_ND2_16)                 0.0227296054
                                                  0.4395449162 f
  U2045/X (STP_ND2_12)                 0.0192419589
                                                  0.4587868750 r
  U1356/X (STP_INV_7P5)                0.0141578019
                                                  0.4729446769 f
  U2408/X (STP_NR4_2)                  0.0245594084
                                                  0.4975040853 r
  U1864/X (STP_MUXI2_MG_0P75)          0.0166061223
                                                  0.5141102076 f
  message[42] (out)                    0.0000000000
                                                  0.5141102076 f
  data arrival time                               0.5141102076

  clock vclk (rise edge)               0.5000000000
                                                  0.5000000000
  clock network delay (ideal)          0.0000000000
                                                  0.5000000000
  output external delay                0.0000000000
                                                  0.5000000000
  data required time                              0.5000000000
  -----------------------------------------------------------
  data required time                              0.5000000000
  data arrival time                               -0.5141102076
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0141102076


  Startpoint: codeword[30]
              (input port clocked by vclk)
  Endpoint: message[38]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SCC_8LC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[30] (in)                    0.0000000000
                                                  0.0000000000 r
  U2837/X (STP_EN2_8)                  0.0539234430
                                                  0.0539234430 r
  U2079/X (STP_EO3_3)                  0.0351325870
                                                  0.0890560299 f
  U2844/X (STP_EN3_3)                  0.0688330978
                                                  0.1578891277 f
  U2699/X (STP_EN3_3)                  0.0705699325
                                                  0.2284590602 r
  U2202/X (STP_INV_7P5)                0.0152365863
                                                  0.2436956465 f
  U2588/X (STP_INV_18)                 0.0142322481
                                                  0.2579278946 r
  U1915/X (STP_INV_S_10)               0.0129527152
                                                  0.2708806098 f
  U2083/X (STP_ND2_10)                 0.0124213994
                                                  0.2833020091 r
  U2075/X (STP_NR2_6)                  0.0102512240
                                                  0.2935532331 f
  U1617/X (STP_NR2B_3)                 0.0187460184
                                                  0.3122992516 f
  U2630/X (STP_NR4_4)                  0.0278909206
                                                  0.3401901722 r
  U2206/X (STP_OAI21_4)                0.0195355713
                                                  0.3597257435 f
  U2781/X (STP_NR3_G_4)                0.0264477432
                                                  0.3861734867 r
  U2429/X (STP_ND2_S_16)               0.0247853398
                                                  0.4109588265 f
  U2402/X (STP_NR2_G_12)               0.0187639594
                                                  0.4297227859 r
  U1993/X (STP_INV_S_10)               0.0110595226
                                                  0.4407823086 f
  U2325/X (STP_NR2_S_20)               0.0135899782
                                                  0.4543722868 r
  U1477/X (STP_ND2_S_5)                0.0119593441
                                                  0.4663316309 f
  U1981/X (STP_INV_3)                  0.0089842379
                                                  0.4753158689 r
  U1887/X (STP_NR2_G_2P5)              0.0086916983
                                                  0.4840075672 f
  U2384/X (STP_AOI211_G_2)             0.0138921738
                                                  0.4978997409 r
  U1888/X (STP_MUXI2_MG_0P5)           0.0162059963
                                                  0.5141057372 f
  message[38] (out)                    0.0000000000
                                                  0.5141057372 f
  data arrival time                               0.5141057372

  clock vclk (rise edge)               0.5000000000
                                                  0.5000000000
  clock network delay (ideal)          0.0000000000
                                                  0.5000000000
  output external delay                0.0000000000
                                                  0.5000000000
  data required time                              0.5000000000
  -----------------------------------------------------------
  data required time                              0.5000000000
  data arrival time                               -0.5141057372
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0141057372


  Startpoint: codeword[57]
              (input port clocked by vclk)
  Endpoint: message[23]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SCC_8LC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 f
  codeword[57] (in)                    0.0000000000
                                                  0.0000000000 f
  U2771/X (STP_EO2_6)                  0.0571922176
                                                  0.0571922176 r
  U2769/X (STP_EN2_6)                  0.0384411551
                                                  0.0956333727 f
  U2796/X (STP_EO3_3)                  0.0657055825
                                                  0.1613389552 f
  U2799/X (STP_EN3_3)                  0.0724350065
                                                  0.2337739617 r
  U2766/X (STP_BUF_S_12)               0.0262957662
                                                  0.2600697279 r
  U2419/X (STP_INV_18)                 0.0121658146
                                                  0.2722355425 f
  U2502/X (STP_ND2_16)                 0.0117600262
                                                  0.2839955688 r
  U2053/X (STP_OR3_3)                  0.0198153257
                                                  0.3038108945 r
  U2054/X (STP_AN3B_4)                 0.0281871557
                                                  0.3319980502 r
  U2665/X (STP_AOI21_4)                0.0150090456
                                                  0.3470070958 f
  U2392/X (STP_NR3_G_4)                0.0203956366
                                                  0.3674027324 r
  U2474/X (STP_ND3_8)                  0.0313648880
                                                  0.3987676203 f
  U2454/X (STP_INV_11)                 0.0180476904
                                                  0.4168153107 r
  U2578/X (STP_ND2_16)                 0.0227296054
                                                  0.4395449162 f
  U1891/X (STP_INV_15)                 0.0129135549
                                                  0.4524584711 r
  U2554/X (STP_NR2_G_16)               0.0120488703
                                                  0.4645073414 f
  U1363/X (STP_INV_6)                  0.0116644800
                                                  0.4761718214 r
  U2704/X (STP_AOI22_1)                0.0198325217
                                                  0.4960043430 f
  U2795/X (STP_MUXI2_MG_0P5)           0.0180522799
                                                  0.5140566230 r
  message[23] (out)                    0.0000000000
                                                  0.5140566230 r
  data arrival time                               0.5140566230

  clock vclk (rise edge)               0.5000000000
                                                  0.5000000000
  clock network delay (ideal)          0.0000000000
                                                  0.5000000000
  output external delay                0.0000000000
                                                  0.5000000000
  data required time                              0.5000000000
  -----------------------------------------------------------
  data required time                              0.5000000000
  data arrival time                               -0.5140566230
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0140566230


  Startpoint: codeword[57]
              (input port clocked by vclk)
  Endpoint: message[16]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SCC_8LC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 f
  codeword[57] (in)                    0.0000000000
                                                  0.0000000000 f
  U2771/X (STP_EO2_6)                  0.0571922176
                                                  0.0571922176 r
  U2769/X (STP_EN2_6)                  0.0384411551
                                                  0.0956333727 f
  U2796/X (STP_EO3_3)                  0.0657055825
                                                  0.1613389552 f
  U2799/X (STP_EN3_3)                  0.0724350065
                                                  0.2337739617 r
  U2766/X (STP_BUF_S_12)               0.0262957662
                                                  0.2600697279 r
  U2028/X (STP_INV_6P5)                0.0157071054
                                                  0.2757768333 f
  U1800/X (STP_INV_4)                  0.0155258775
                                                  0.2913027108 r
  U1959/X (STP_NR2_G_16)               0.0137231946
                                                  0.3050259054 f
  U1678/X (STP_INV_4)                  0.0100013614
                                                  0.3150272667 r
  U2137/X (STP_NR2_G_5)                0.0097456872
                                                  0.3247729540 f
  U2141/X (STP_AOI211_4)               0.0212836266
                                                  0.3460565805 r
  U2652/X (STP_AOI21_4)                0.0212356746
                                                  0.3672922552 f
  U1970/X (STP_AOI211_8)               0.0236426294
                                                  0.3909348845 r
  U2157/X (STP_ND2_S_16)               0.0195231736
                                                  0.4104580581 f
  U2586/X (STP_BUF_15)                 0.0203842819
                                                  0.4308423400 f
  U2131/X (STP_NR2_S_20)               0.0156578422
                                                  0.4465001822 r
  U1484/X (STP_BUF_5)                  0.0224726498
                                                  0.4689728320 r
  U1354/X (STP_ND2_S_0P8)              0.0157567859
                                                  0.4847296178 f
  U2885/X (STP_NR2_G_0P8)              0.0149936378
                                                  0.4997232556 r
  U2854/X (STP_MUXI2_MG_0P5)           0.0141502619
                                                  0.5138735175 f
  message[16] (out)                    0.0000000000
                                                  0.5138735175 f
  data arrival time                               0.5138735175

  clock vclk (rise edge)               0.5000000000
                                                  0.5000000000
  clock network delay (ideal)          0.0000000000
                                                  0.5000000000
  output external delay                0.0000000000
                                                  0.5000000000
  data required time                              0.5000000000
  -----------------------------------------------------------
  data required time                              0.5000000000
  data arrival time                               -0.5138735175
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0138735175


  Startpoint: codeword[57]
              (input port clocked by vclk)
  Endpoint: message[45]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SCC_8LC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 f
  codeword[57] (in)                    0.0000000000
                                                  0.0000000000 f
  U2771/X (STP_EO2_6)                  0.0571922176
                                                  0.0571922176 r
  U2769/X (STP_EN2_6)                  0.0384411551
                                                  0.0956333727 f
  U2796/X (STP_EO3_3)                  0.0657055825
                                                  0.1613389552 f
  U2799/X (STP_EN3_3)                  0.0702430308
                                                  0.2315819860 f
  U2766/X (STP_BUF_S_12)               0.0265000463
                                                  0.2580820322 f
  U2423/X (STP_BUF_S_20)               0.0214338005
                                                  0.2795158327 f
  U1784/X (STP_ND2_G_1)                0.0144183934
                                                  0.2939342260 r
  U2486/X (STP_OAI22_3)                0.0193742812
                                                  0.3133085072 f
  U2354/X (STP_OR3_4)                  0.0340918303
                                                  0.3474003375 f
  U2290/X (STP_NR2_G_2)                0.0130231977
                                                  0.3604235351 r
  U2031/X (STP_NR2_3)                  0.0131219625
                                                  0.3735454977 f
  U1867/X (STP_NR2_6)                  0.0154622495
                                                  0.3890077472 r
  U2660/X (STP_ND2_S_16)               0.0186856985
                                                  0.4076934457 f
  U2114/X (STP_BUF_5)                  0.0206710398
                                                  0.4283644855 f
  U2135/X (STP_ND2_S_5)                0.0177801549
                                                  0.4461446404 r
  U1482/X (STP_NR2_G_5)                0.0144581199
                                                  0.4606027603 f
  U1456/X (STP_NR2_6)                  0.0123398602
                                                  0.4729426205 r
  U1871/X (STP_ND2_G_3)                0.0124257505
                                                  0.4853683710 f
  U2483/X (STP_AOI22_1)                0.0140162110
                                                  0.4993845820 r
  U2794/X (STP_OAI22_0P5)              0.0144541860
                                                  0.5138387680 f
  message[45] (out)                    0.0000000000
                                                  0.5138387680 f
  data arrival time                               0.5138387680

  clock vclk (rise edge)               0.5000000000
                                                  0.5000000000
  clock network delay (ideal)          0.0000000000
                                                  0.5000000000
  output external delay                0.0000000000
                                                  0.5000000000
  data required time                              0.5000000000
  -----------------------------------------------------------
  data required time                              0.5000000000
  data arrival time                               -0.5138387680
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0138387680


  Startpoint: codeword[57]
              (input port clocked by vclk)
  Endpoint: message[53]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SCC_8LC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 f
  codeword[57] (in)                    0.0000000000
                                                  0.0000000000 f
  U2771/X (STP_EO2_6)                  0.0571922176
                                                  0.0571922176 r
  U2769/X (STP_EN2_6)                  0.0384411551
                                                  0.0956333727 f
  U2796/X (STP_EO3_3)                  0.0657055825
                                                  0.1613389552 f
  U2799/X (STP_EN3_3)                  0.0724350065
                                                  0.2337739617 r
  U2766/X (STP_BUF_S_12)               0.0262957662
                                                  0.2600697279 r
  U2419/X (STP_INV_18)                 0.0121658146
                                                  0.2722355425 f
  U2502/X (STP_ND2_16)                 0.0117600262
                                                  0.2839955688 r
  U2053/X (STP_OR3_3)                  0.0198153257
                                                  0.3038108945 r
  U2054/X (STP_AN3B_4)                 0.0281871557
                                                  0.3319980502 r
  U2665/X (STP_AOI21_4)                0.0150090456
                                                  0.3470070958 f
  U2392/X (STP_NR3_G_4)                0.0203956366
                                                  0.3674027324 r
  U2474/X (STP_ND3_8)                  0.0313648880
                                                  0.3987676203 f
  U2454/X (STP_INV_11)                 0.0180476904
                                                  0.4168153107 r
  U2578/X (STP_ND2_16)                 0.0227296054
                                                  0.4395449162 f
  U1891/X (STP_INV_15)                 0.0129135549
                                                  0.4524584711 r
  U2554/X (STP_NR2_G_16)               0.0120488703
                                                  0.4645073414 f
  U2144/X (STP_NR2_8)                  0.0112064183
                                                  0.4757137597 r
  U2618/X (STP_AOI22_2)                0.0205843151
                                                  0.4962980747 f
  U2055/X (STP_MUXI2_MG_0P75)          0.0174541473
                                                  0.5137522221 r
  message[53] (out)                    0.0000000000
                                                  0.5137522221 r
  data arrival time                               0.5137522221

  clock vclk (rise edge)               0.5000000000
                                                  0.5000000000
  clock network delay (ideal)          0.0000000000
                                                  0.5000000000
  output external delay                0.0000000000
                                                  0.5000000000
  data required time                              0.5000000000
  -----------------------------------------------------------
  data required time                              0.5000000000
  data arrival time                               -0.5137522221
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0137522221


  Startpoint: codeword[8]
              (input port clocked by vclk)
  Endpoint: message[3] (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SCC_8LC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[8] (in)                     0.0000000000
                                                  0.0000000000 r
  U2757/X (STP_INV_18)                 0.0141416984
                                                  0.0141416984 f
  U2688/X (STP_EN3_6)                  0.0683097020
                                                  0.0824514031 f
  U2689/X (STP_EO3_3)                  0.0740068406
                                                  0.1564582437 f
  U2713/X (STP_EN3_6)                  0.0783099383
                                                  0.2347681820 r
  U2648/X (STP_BUF_S_20)               0.0283198953
                                                  0.2630880773 r
  U1674/X (STP_INV_S_1)                0.0296278894
                                                  0.2927159667 f
  U2194/X (STP_AOI22_6)                0.0263586044
                                                  0.3190745711 r
  U2161/X (STP_AOI21_8)                0.0180438459
                                                  0.3371184170 f
  U2425/X (STP_NR3_G_8)                0.0189650357
                                                  0.3560834527 r
  U2710/X (STP_OR3B_8)                 0.0183513761
                                                  0.3744348288 f
  U2312/X (STP_NR3_G_12)               0.0195490718
                                                  0.3939839005 r
  U2702/X (STP_BUF_S_20)               0.0263918340
                                                  0.4203757346 r
  U2391/X (STP_ND3_16)                 0.0286450386
                                                  0.4490207732 f
  U2074/X (STP_INV_S_9)                0.0142314434
                                                  0.4632522166 r
  U2836/X (STP_NR2_G_0P5)              0.0123136044
                                                  0.4755658209 f
  U2587/X (STP_ND2_G_1)                0.0102156103
                                                  0.4857814312 r
  U2653/X (STP_ND2_G_1)                0.0121655762
                                                  0.4979470074 f
  U2271/X (STP_MUXI2_MG_0P5)           0.0156596601
                                                  0.5136066675 r
  message[3] (out)                     0.0000000000
                                                  0.5136066675 r
  data arrival time                               0.5136066675

  clock vclk (rise edge)               0.5000000000
                                                  0.5000000000
  clock network delay (ideal)          0.0000000000
                                                  0.5000000000
  output external delay                0.0000000000
                                                  0.5000000000
  data required time                              0.5000000000
  -----------------------------------------------------------
  data required time                              0.5000000000
  data arrival time                               -0.5136066675
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0136066675


  Startpoint: codeword[8]
              (input port clocked by vclk)
  Endpoint: message[44]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SCC_8LC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[8] (in)                     0.0000000000
                                                  0.0000000000 r
  U2757/X (STP_INV_18)                 0.0141416984
                                                  0.0141416984 f
  U2688/X (STP_EN3_6)                  0.0683097020
                                                  0.0824514031 f
  U2689/X (STP_EO3_3)                  0.0740068406
                                                  0.1564582437 f
  U2713/X (STP_EN3_6)                  0.0783099383
                                                  0.2347681820 r
  U2648/X (STP_BUF_S_20)               0.0283198953
                                                  0.2630880773 r
  U1674/X (STP_INV_S_1)                0.0296278894
                                                  0.2927159667 f
  U2194/X (STP_AOI22_6)                0.0263586044
                                                  0.3190745711 r
  U2161/X (STP_AOI21_8)                0.0180438459
                                                  0.3371184170 f
  U2425/X (STP_NR3_G_8)                0.0189650357
                                                  0.3560834527 r
  U2710/X (STP_OR3B_8)                 0.0183513761
                                                  0.3744348288 f
  U2312/X (STP_NR3_G_12)               0.0195490718
                                                  0.3939839005 r
  U2702/X (STP_BUF_S_20)               0.0263918340
                                                  0.4203757346 r
  U2391/X (STP_ND3_16)                 0.0286450386
                                                  0.4490207732 f
  U2013/X (STP_INV_7P5)                0.0111102164
                                                  0.4601309896 r
  U1999/X (STP_NR2_G_6)                0.0093358457
                                                  0.4694668353 f
  U2596/X (STP_NR2_S_1P5)              0.0109007061
                                                  0.4803675413 r
  U2280/X (STP_INV_1P5)                0.0091958046
                                                  0.4895633459 f
  U2359/X (STP_NR2_G_2)                0.0111484528
                                                  0.5007117987 r
  U2269/X (STP_MUXI2_MG_0P5)           0.0128384829
                                                  0.5135502815 f
  message[44] (out)                    0.0000000000
                                                  0.5135502815 f
  data arrival time                               0.5135502815

  clock vclk (rise edge)               0.5000000000
                                                  0.5000000000
  clock network delay (ideal)          0.0000000000
                                                  0.5000000000
  output external delay                0.0000000000
                                                  0.5000000000
  data required time                              0.5000000000
  -----------------------------------------------------------
  data required time                              0.5000000000
  data arrival time                               -0.5135502815
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0135502815


  Startpoint: codeword[8]
              (input port clocked by vclk)
  Endpoint: message[19]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SCC_8LC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[8] (in)                     0.0000000000
                                                  0.0000000000 r
  U2757/X (STP_INV_18)                 0.0141416984
                                                  0.0141416984 f
  U2688/X (STP_EN3_6)                  0.0683097020
                                                  0.0824514031 f
  U2689/X (STP_EO3_3)                  0.0740068406
                                                  0.1564582437 f
  U2713/X (STP_EN3_6)                  0.0783099383
                                                  0.2347681820 r
  U2648/X (STP_BUF_S_20)               0.0283198953
                                                  0.2630880773 r
  U1674/X (STP_INV_S_1)                0.0296278894
                                                  0.2927159667 f
  U2194/X (STP_AOI22_6)                0.0263586044
                                                  0.3190745711 r
  U2161/X (STP_AOI21_8)                0.0180438459
                                                  0.3371184170 f
  U2425/X (STP_NR3_G_8)                0.0189650357
                                                  0.3560834527 r
  U2710/X (STP_OR3B_8)                 0.0183513761
                                                  0.3744348288 f
  U2312/X (STP_NR3_G_12)               0.0195490718
                                                  0.3939839005 r
  U2702/X (STP_BUF_S_20)               0.0263918340
                                                  0.4203757346 r
  U2391/X (STP_ND3_16)                 0.0286450386
                                                  0.4490207732 f
  U2074/X (STP_INV_S_9)                0.0142314434
                                                  0.4632522166 r
  U1421/X (STP_ND2_S_6)                0.0115342438
                                                  0.4747864604 f
  U1370/X (STP_NR2_S_1P5)              0.0094093084
                                                  0.4841957688 r
  U2345/X (STP_AOI21_1)                0.0136508346
                                                  0.4978466034 f
  U2094/X (STP_MUXI2_MG_0P5)           0.0156106353
                                                  0.5134572387 r
  message[19] (out)                    0.0000000000
                                                  0.5134572387 r
  data arrival time                               0.5134572387

  clock vclk (rise edge)               0.5000000000
                                                  0.5000000000
  clock network delay (ideal)          0.0000000000
                                                  0.5000000000
  output external delay                0.0000000000
                                                  0.5000000000
  data required time                              0.5000000000
  -----------------------------------------------------------
  data required time                              0.5000000000
  data arrival time                               -0.5134572387
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0134572387


  Startpoint: codeword[8]
              (input port clocked by vclk)
  Endpoint: message[60]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SCC_8LC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[8] (in)                     0.0000000000
                                                  0.0000000000 r
  U2757/X (STP_INV_18)                 0.0141416984
                                                  0.0141416984 f
  U2688/X (STP_EN3_6)                  0.0683097020
                                                  0.0824514031 f
  U2689/X (STP_EO3_3)                  0.0740068406
                                                  0.1564582437 f
  U2713/X (STP_EN3_6)                  0.0783099383
                                                  0.2347681820 r
  U2648/X (STP_BUF_S_20)               0.0283198953
                                                  0.2630880773 r
  U1674/X (STP_INV_S_1)                0.0296278894
                                                  0.2927159667 f
  U2194/X (STP_AOI22_6)                0.0263586044
                                                  0.3190745711 r
  U2161/X (STP_AOI21_8)                0.0180438459
                                                  0.3371184170 f
  U2425/X (STP_NR3_G_8)                0.0189650357
                                                  0.3560834527 r
  U2710/X (STP_OR3B_8)                 0.0183513761
                                                  0.3744348288 f
  U2312/X (STP_NR3_G_12)               0.0195490718
                                                  0.3939839005 r
  U2702/X (STP_BUF_S_20)               0.0263918340
                                                  0.4203757346 r
  U2391/X (STP_ND3_16)                 0.0286450386
                                                  0.4490207732 f
  U2074/X (STP_INV_S_9)                0.0142314434
                                                  0.4632522166 r
  U2186/X (STP_ND2B_MM_8)              0.0132482946
                                                  0.4765005112 f
  U2377/X (STP_NR2_S_3)                0.0089320242
                                                  0.4854325354 r
  U2227/X (STP_NR3_G_1P5)              0.0082726777
                                                  0.4937052131 f
  U2816/X (STP_AOI22_1)                0.0197203159
                                                  0.5134255290 r
  message[60] (out)                    0.0000000000
                                                  0.5134255290 r
  data arrival time                               0.5134255290

  clock vclk (rise edge)               0.5000000000
                                                  0.5000000000
  clock network delay (ideal)          0.0000000000
                                                  0.5000000000
  output external delay                0.0000000000
                                                  0.5000000000
  data required time                              0.5000000000
  -----------------------------------------------------------
  data required time                              0.5000000000
  data arrival time                               -0.5134255290
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0134255290


  Startpoint: codeword[57]
              (input port clocked by vclk)
  Endpoint: message[13]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SCC_8LC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 f
  codeword[57] (in)                    0.0000000000
                                                  0.0000000000 f
  U2771/X (STP_EO2_6)                  0.0571922176
                                                  0.0571922176 r
  U2769/X (STP_EN2_6)                  0.0384411551
                                                  0.0956333727 f
  U2796/X (STP_EO3_3)                  0.0657055825
                                                  0.1613389552 f
  U2799/X (STP_EN3_3)                  0.0724350065
                                                  0.2337739617 r
  U2766/X (STP_BUF_S_12)               0.0262957662
                                                  0.2600697279 r
  U2419/X (STP_INV_18)                 0.0121658146
                                                  0.2722355425 f
  U2050/X (STP_ND2_24)                 0.0111470222
                                                  0.2833825648 r
  U2579/X (STP_NR2_3)                  0.0109558105
                                                  0.2943383753 f
  U1701/X (STP_NR2_G_3P5)              0.0121265352
                                                  0.3064649105 r
  U2437/X (STP_ND2_S_5)                0.0106334388
                                                  0.3170983493 f
  U1560/X (STP_AOI211_3)               0.0248022377
                                                  0.3419005871 r
  U2762/X (STP_ND4_MM_8)               0.0306484103
                                                  0.3725489974 f
  U2763/X (STP_NR3_G_12)               0.0254653990
                                                  0.3980143964 r
  U1510/X (STP_INV_S_5)                0.0194409788
                                                  0.4174553752 f
  U2578/X (STP_ND2_16)                 0.0151028037
                                                  0.4325581789 r
  U1891/X (STP_INV_15)                 0.0124075115
                                                  0.4449656904 f
  U2554/X (STP_NR2_G_16)               0.0138755739
                                                  0.4588412642 r
  U2144/X (STP_NR2_8)                  0.0118349195
                                                  0.4706761837 f
  U2592/X (STP_INV_4)                  0.0066705942
                                                  0.4773467779 r
  U2334/X (STP_ND2_G_3)                0.0126589537
                                                  0.4900057316 f
  U2273/X (STP_INV_S_1P25)             0.0078730583
                                                  0.4978787899 r
  U2388/X (STP_OAI22_0P75)             0.0155172348
                                                  0.5133960247 f
  message[13] (out)                    0.0000000000
                                                  0.5133960247 f
  data arrival time                               0.5133960247

  clock vclk (rise edge)               0.5000000000
                                                  0.5000000000
  clock network delay (ideal)          0.0000000000
                                                  0.5000000000
  output external delay                0.0000000000
                                                  0.5000000000
  data required time                              0.5000000000
  -----------------------------------------------------------
  data required time                              0.5000000000
  data arrival time                               -0.5133960247
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0133960247


  Startpoint: codeword[57]
              (input port clocked by vclk)
  Endpoint: message[49]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SCC_8LC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 f
  codeword[57] (in)                    0.0000000000
                                                  0.0000000000 f
  U2771/X (STP_EO2_6)                  0.0571922176
                                                  0.0571922176 r
  U2769/X (STP_EN2_6)                  0.0384411551
                                                  0.0956333727 f
  U2796/X (STP_EO3_3)                  0.0657055825
                                                  0.1613389552 f
  U2799/X (STP_EN3_3)                  0.0724350065
                                                  0.2337739617 r
  U2766/X (STP_BUF_S_12)               0.0262957662
                                                  0.2600697279 r
  U2419/X (STP_INV_18)                 0.0121658146
                                                  0.2722355425 f
  U2502/X (STP_ND2_16)                 0.0117600262
                                                  0.2839955688 r
  U2053/X (STP_OR3_3)                  0.0198153257
                                                  0.3038108945 r
  U2054/X (STP_AN3B_4)                 0.0281871557
                                                  0.3319980502 r
  U2665/X (STP_AOI21_4)                0.0150090456
                                                  0.3470070958 f
  U2392/X (STP_NR3_G_4)                0.0203956366
                                                  0.3674027324 r
  U2474/X (STP_ND3_8)                  0.0313648880
                                                  0.3987676203 f
  U2454/X (STP_INV_11)                 0.0180476904
                                                  0.4168153107 r
  U2578/X (STP_ND2_16)                 0.0227296054
                                                  0.4395449162 f
  U2047/X (STP_ND2_S_24)               0.0183578432
                                                  0.4579027593 r
  U1361/X (STP_BUF_S_6)                0.0210511088
                                                  0.4789538682 r
  U2495/X (STP_AOI211_1P5)             0.0168723762
                                                  0.4958262444 f
  U2746/X (STP_MUXI2_MG_0P5)           0.0171384811
                                                  0.5129647255 r
  message[49] (out)                    0.0000000000
                                                  0.5129647255 r
  data arrival time                               0.5129647255

  clock vclk (rise edge)               0.5000000000
                                                  0.5000000000
  clock network delay (ideal)          0.0000000000
                                                  0.5000000000
  output external delay                0.0000000000
                                                  0.5000000000
  data required time                              0.5000000000
  -----------------------------------------------------------
  data required time                              0.5000000000
  data arrival time                               -0.5129647255
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0129647255


  Startpoint: codeword[57]
              (input port clocked by vclk)
  Endpoint: message[61]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SCC_8LC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 f
  codeword[57] (in)                    0.0000000000
                                                  0.0000000000 f
  U2771/X (STP_EO2_6)                  0.0571922176
                                                  0.0571922176 r
  U2769/X (STP_EN2_6)                  0.0384411551
                                                  0.0956333727 f
  U2796/X (STP_EO3_3)                  0.0657055825
                                                  0.1613389552 f
  U2799/X (STP_EN3_3)                  0.0724350065
                                                  0.2337739617 r
  U2766/X (STP_BUF_S_12)               0.0262957662
                                                  0.2600697279 r
  U2419/X (STP_INV_18)                 0.0121658146
                                                  0.2722355425 f
  U2502/X (STP_ND2_16)                 0.0117600262
                                                  0.2839955688 r
  U2053/X (STP_OR3_3)                  0.0198153257
                                                  0.3038108945 r
  U2054/X (STP_AN3B_4)                 0.0281871557
                                                  0.3319980502 r
  U2665/X (STP_AOI21_4)                0.0150090456
                                                  0.3470070958 f
  U2392/X (STP_NR3_G_4)                0.0203956366
                                                  0.3674027324 r
  U2474/X (STP_ND3_8)                  0.0313648880
                                                  0.3987676203 f
  U2454/X (STP_INV_11)                 0.0180476904
                                                  0.4168153107 r
  U2578/X (STP_ND2_16)                 0.0227296054
                                                  0.4395449162 f
  U1891/X (STP_INV_15)                 0.0129135549
                                                  0.4524584711 r
  U2554/X (STP_NR2_G_16)               0.0120488703
                                                  0.4645073414 f
  U2144/X (STP_NR2_8)                  0.0112064183
                                                  0.4757137597 r
  U2592/X (STP_INV_4)                  0.0077514648
                                                  0.4834652245 f
  U2334/X (STP_ND2_G_3)                0.0080340505
                                                  0.4914992750 r
  U2601/X (STP_ND2_G_1)                0.0127703846
                                                  0.5042696595 f
  U2508/X (STP_ND2_G_1)                0.0082766414
                                                  0.5125463009 r
  message[61] (out)                    0.0000000000
                                                  0.5125463009 r
  data arrival time                               0.5125463009

  clock vclk (rise edge)               0.5000000000
                                                  0.5000000000
  clock network delay (ideal)          0.0000000000
                                                  0.5000000000
  output external delay                0.0000000000
                                                  0.5000000000
  data required time                              0.5000000000
  -----------------------------------------------------------
  data required time                              0.5000000000
  data arrival time                               -0.5125463009
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0125463009


  Startpoint: codeword[57]
              (input port clocked by vclk)
  Endpoint: message[21]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SCC_8LC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 f
  codeword[57] (in)                    0.0000000000
                                                  0.0000000000 f
  U2771/X (STP_EO2_6)                  0.0571922176
                                                  0.0571922176 r
  U2769/X (STP_EN2_6)                  0.0384411551
                                                  0.0956333727 f
  U2796/X (STP_EO3_3)                  0.0657055825
                                                  0.1613389552 f
  U2799/X (STP_EN3_3)                  0.0702430308
                                                  0.2315819860 f
  U2766/X (STP_BUF_S_12)               0.0265000463
                                                  0.2580820322 f
  U2423/X (STP_BUF_S_20)               0.0214338005
                                                  0.2795158327 f
  U1784/X (STP_ND2_G_1)                0.0144183934
                                                  0.2939342260 r
  U2486/X (STP_OAI22_3)                0.0193742812
                                                  0.3133085072 f
  U2354/X (STP_OR3_4)                  0.0340918303
                                                  0.3474003375 f
  U2290/X (STP_NR2_G_2)                0.0130231977
                                                  0.3604235351 r
  U2031/X (STP_NR2_3)                  0.0131219625
                                                  0.3735454977 f
  U1867/X (STP_NR2_6)                  0.0154622495
                                                  0.3890077472 r
  U2660/X (STP_ND2_S_16)               0.0186856985
                                                  0.4076934457 f
  U2114/X (STP_BUF_5)                  0.0206710398
                                                  0.4283644855 f
  U2135/X (STP_ND2_S_5)                0.0177801549
                                                  0.4461446404 r
  U1482/X (STP_NR2_G_5)                0.0144581199
                                                  0.4606027603 f
  U1456/X (STP_NR2_6)                  0.0123398602
                                                  0.4729426205 r
  U1389/X (STP_NR2_G_2P5)              0.0089809299
                                                  0.4819235504 f
  U2275/X (STP_AOI211_G_2)             0.0144060254
                                                  0.4963295758 r
  U2268/X (STP_MUXI2_MG_0P5)           0.0162058175
                                                  0.5125353932 f
  message[21] (out)                    0.0000000000
                                                  0.5125353932 f
  data arrival time                               0.5125353932

  clock vclk (rise edge)               0.5000000000
                                                  0.5000000000
  clock network delay (ideal)          0.0000000000
                                                  0.5000000000
  output external delay                0.0000000000
                                                  0.5000000000
  data required time                              0.5000000000
  -----------------------------------------------------------
  data required time                              0.5000000000
  data arrival time                               -0.5125353932
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0125353932


  Startpoint: codeword[8]
              (input port clocked by vclk)
  Endpoint: message[2] (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SCC_8LC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[8] (in)                     0.0000000000
                                                  0.0000000000 r
  U2757/X (STP_INV_18)                 0.0141416984
                                                  0.0141416984 f
  U2688/X (STP_EN3_6)                  0.0683097020
                                                  0.0824514031 f
  U2689/X (STP_EO3_3)                  0.0740068406
                                                  0.1564582437 f
  U2713/X (STP_EN3_6)                  0.0783099383
                                                  0.2347681820 r
  U2648/X (STP_BUF_S_20)               0.0283198953
                                                  0.2630880773 r
  U1674/X (STP_INV_S_1)                0.0296278894
                                                  0.2927159667 f
  U2194/X (STP_AOI22_6)                0.0263586044
                                                  0.3190745711 r
  U2161/X (STP_AOI21_8)                0.0180438459
                                                  0.3371184170 f
  U2425/X (STP_NR3_G_8)                0.0189650357
                                                  0.3560834527 r
  U2710/X (STP_OR3B_8)                 0.0183513761
                                                  0.3744348288 f
  U2312/X (STP_NR3_G_12)               0.0195490718
                                                  0.3939839005 r
  U1508/X (STP_INV_S_12)               0.0213174522
                                                  0.4153013527 f
  U2597/X (STP_NR2_G_12)               0.0178303123
                                                  0.4331316650 r
  U2364/X (STP_ND2_S_24)               0.0166788399
                                                  0.4498105049 f
  U2543/X (STP_OR2_4)                  0.0258786380
                                                  0.4756891429 f
  U2209/X (STP_NR2_1P5)                0.0105999708
                                                  0.4862891138 r
  U2226/X (STP_NR2_1)                  0.0094608366
                                                  0.4957499504 f
  U2500/X (STP_MUXI2_MG_0P5)           0.0148043633
                                                  0.5105543137 r
  message[2] (out)                     0.0000000000
                                                  0.5105543137 r
  data arrival time                               0.5105543137

  clock vclk (rise edge)               0.5000000000
                                                  0.5000000000
  clock network delay (ideal)          0.0000000000
                                                  0.5000000000
  output external delay                0.0000000000
                                                  0.5000000000
  data required time                              0.5000000000
  -----------------------------------------------------------
  data required time                              0.5000000000
  data arrival time                               -0.5105543137
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0105543137


  Startpoint: codeword[30]
              (input port clocked by vclk)
  Endpoint: message[34]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SCC_8LC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[30] (in)                    0.0000000000
                                                  0.0000000000 r
  U2837/X (STP_EN2_8)                  0.0539234430
                                                  0.0539234430 r
  U2079/X (STP_EO3_3)                  0.0351325870
                                                  0.0890560299 f
  U2844/X (STP_EN3_3)                  0.0688330978
                                                  0.1578891277 f
  U2699/X (STP_EN3_3)                  0.0705699325
                                                  0.2284590602 r
  U2202/X (STP_INV_7P5)                0.0152365863
                                                  0.2436956465 f
  U2588/X (STP_INV_18)                 0.0142322481
                                                  0.2579278946 r
  U1915/X (STP_INV_S_10)               0.0129527152
                                                  0.2708806098 f
  U2083/X (STP_ND2_10)                 0.0124213994
                                                  0.2833020091 r
  U2075/X (STP_NR2_6)                  0.0102512240
                                                  0.2935532331 f
  U1617/X (STP_NR2B_3)                 0.0187460184
                                                  0.3122992516 f
  U2630/X (STP_NR4_4)                  0.0278909206
                                                  0.3401901722 r
  U2206/X (STP_OAI21_4)                0.0195355713
                                                  0.3597257435 f
  U2781/X (STP_NR3_G_4)                0.0264477432
                                                  0.3861734867 r
  U2429/X (STP_ND2_S_16)               0.0247853398
                                                  0.4109588265 f
  U2402/X (STP_NR2_G_12)               0.0187639594
                                                  0.4297227859 r
  U1993/X (STP_INV_S_10)               0.0110595226
                                                  0.4407823086 f
  U2325/X (STP_NR2_S_20)               0.0135899782
                                                  0.4543722868 r
  U2122/X (STP_BUF_5)                  0.0208075643
                                                  0.4751798511 r
  U2891/X (STP_AOI22_1P5)              0.0177815557
                                                  0.4929614067 f
  U2862/X (STP_MUXI2_MG_0P75)          0.0173202157
                                                  0.5102816224 r
  message[34] (out)                    0.0000000000
                                                  0.5102816224 r
  data arrival time                               0.5102816224

  clock vclk (rise edge)               0.5000000000
                                                  0.5000000000
  clock network delay (ideal)          0.0000000000
                                                  0.5000000000
  output external delay                0.0000000000
                                                  0.5000000000
  data required time                              0.5000000000
  -----------------------------------------------------------
  data required time                              0.5000000000
  data arrival time                               -0.5102816224
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0102816224


  Startpoint: codeword[8]
              (input port clocked by vclk)
  Endpoint: message[10]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SCC_8LC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[8] (in)                     0.0000000000
                                                  0.0000000000 r
  U2757/X (STP_INV_18)                 0.0141416984
                                                  0.0141416984 f
  U2688/X (STP_EN3_6)                  0.0683097020
                                                  0.0824514031 f
  U2689/X (STP_EO3_3)                  0.0740068406
                                                  0.1564582437 f
  U2713/X (STP_EN3_6)                  0.0758088827
                                                  0.2322671264 f
  U2648/X (STP_BUF_S_20)               0.0281772763
                                                  0.2604444027 f
  U1855/X (STP_INV_7P5)                0.0104553699
                                                  0.2708997726 r
  U2479/X (STP_ND2_12)                 0.0172459781
                                                  0.2881457508 f
  U1930/X (STP_INV_S_14)               0.0097026527
                                                  0.2978484035 r
  U2416/X (STP_ND3_16)                 0.0236758590
                                                  0.3215242624 f
  U1599/X (STP_INV_4)                  0.0122556388
                                                  0.3337799013 r
  U1969/X (STP_NR2_6)                  0.0103637278
                                                  0.3441436291 f
  U2690/X (STP_ND4_MM_8)               0.0133354366
                                                  0.3574790657 r
  U2710/X (STP_OR3B_8)                 0.0264508426
                                                  0.3839299083 r
  U2312/X (STP_NR3_G_12)               0.0112066865
                                                  0.3951365948 f
  U2702/X (STP_BUF_S_20)               0.0241622031
                                                  0.4192987978 f
  U2498/X (STP_ND2_S_16)               0.0146779418
                                                  0.4339767396 r
  U1927/X (STP_NR2_S_20)               0.0186305642
                                                  0.4526073039 f
  U2022/X (STP_ND2_S_6)                0.0133087933
                                                  0.4659160972 r
  U1321/X (STP_EN2_0P5)                0.0424030423
                                                  0.5083191395 f
  message[10] (out)                    0.0000000000
                                                  0.5083191395 f
  data arrival time                               0.5083191395

  clock vclk (rise edge)               0.5000000000
                                                  0.5000000000
  clock network delay (ideal)          0.0000000000
                                                  0.5000000000
  output external delay                0.0000000000
                                                  0.5000000000
  data required time                              0.5000000000
  -----------------------------------------------------------
  data required time                              0.5000000000
  data arrival time                               -0.5083191395
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0083191395


  Startpoint: codeword[57]
              (input port clocked by vclk)
  Endpoint: message[1] (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SCC_8LC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 f
  codeword[57] (in)                    0.0000000000
                                                  0.0000000000 f
  U2771/X (STP_EO2_6)                  0.0571922176
                                                  0.0571922176 r
  U2769/X (STP_EN2_6)                  0.0384411551
                                                  0.0956333727 f
  U2796/X (STP_EO3_3)                  0.0657055825
                                                  0.1613389552 f
  U2799/X (STP_EN3_3)                  0.0724350065
                                                  0.2337739617 r
  U2766/X (STP_BUF_S_12)               0.0262957662
                                                  0.2600697279 r
  U2028/X (STP_INV_6P5)                0.0157071054
                                                  0.2757768333 f
  U1800/X (STP_INV_4)                  0.0155258775
                                                  0.2913027108 r
  U1959/X (STP_NR2_G_16)               0.0137231946
                                                  0.3050259054 f
  U1907/X (STP_ND2_5)                  0.0077286959
                                                  0.3127546012 r
  U1958/X (STP_ND2_S_5)                0.0085719526
                                                  0.3213265538 f
  U2467/X (STP_NR2_S_3)                0.0088608265
                                                  0.3301873803 r
  U2382/X (STP_AOI21B_2)               0.0138957202
                                                  0.3440831006 f
  U2403/X (STP_OR3B_4)                 0.0329061151
                                                  0.3769892156 f
  U2527/X (STP_AN3B_8)                 0.0237168968
                                                  0.4007061124 r
  U1509/X (STP_INV_15)                 0.0197981000
                                                  0.4205042124 f
  U2399/X (STP_NR2_S_20)               0.0127049983
                                                  0.4332092106 r
  U1467/X (STP_INV_18)                 0.0123343766
                                                  0.4455435872 f
  U1427/X (STP_ND2_S_1P5)              0.0158390105
                                                  0.4613825977 r
  U2635/X (STP_ND2_S_5)                0.0144566894
                                                  0.4758392870 f
  U1324/X (STP_OAOI211_1)              0.0191463530
                                                  0.4949856400 r
  U2208/X (STP_OAI21_0P5)              0.0127372146
                                                  0.5077228546 f
  message[1] (out)                     0.0000000000
                                                  0.5077228546 f
  data arrival time                               0.5077228546

  clock vclk (rise edge)               0.5000000000
                                                  0.5000000000
  clock network delay (ideal)          0.0000000000
                                                  0.5000000000
  output external delay                0.0000000000
                                                  0.5000000000
  data required time                              0.5000000000
  -----------------------------------------------------------
  data required time                              0.5000000000
  data arrival time                               -0.5077228546
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0077228546


  Startpoint: codeword[57]
              (input port clocked by vclk)
  Endpoint: message[25]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SCC_8LC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 f
  codeword[57] (in)                    0.0000000000
                                                  0.0000000000 f
  U2771/X (STP_EO2_6)                  0.0571922176
                                                  0.0571922176 r
  U2769/X (STP_EN2_6)                  0.0384411551
                                                  0.0956333727 f
  U2796/X (STP_EO3_3)                  0.0657055825
                                                  0.1613389552 f
  U2799/X (STP_EN3_3)                  0.0724350065
                                                  0.2337739617 r
  U2766/X (STP_BUF_S_12)               0.0262957662
                                                  0.2600697279 r
  U2028/X (STP_INV_6P5)                0.0157071054
                                                  0.2757768333 f
  U1800/X (STP_INV_4)                  0.0155258775
                                                  0.2913027108 r
  U1959/X (STP_NR2_G_16)               0.0137231946
                                                  0.3050259054 f
  U1907/X (STP_ND2_5)                  0.0077286959
                                                  0.3127546012 r
  U1958/X (STP_ND2_S_5)                0.0085719526
                                                  0.3213265538 f
  U2467/X (STP_NR2_S_3)                0.0088608265
                                                  0.3301873803 r
  U2382/X (STP_AOI21B_2)               0.0138957202
                                                  0.3440831006 f
  U2403/X (STP_OR3B_4)                 0.0329061151
                                                  0.3769892156 f
  U2527/X (STP_AN3B_8)                 0.0237168968
                                                  0.4007061124 r
  U1509/X (STP_INV_15)                 0.0197981000
                                                  0.4205042124 f
  U2399/X (STP_NR2_S_20)               0.0127049983
                                                  0.4332092106 r
  U1467/X (STP_INV_18)                 0.0123343766
                                                  0.4455435872 f
  U1427/X (STP_ND2_S_1P5)              0.0158390105
                                                  0.4613825977 r
  U2635/X (STP_ND2_S_5)                0.0144566894
                                                  0.4758392870 f
  U1349/X (STP_AOI211_1P5)             0.0162389576
                                                  0.4920782447 r
  U2276/X (STP_OAI22_0P5)              0.0146093369
                                                  0.5066875815 f
  message[25] (out)                    0.0000000000
                                                  0.5066875815 f
  data arrival time                               0.5066875815

  clock vclk (rise edge)               0.5000000000
                                                  0.5000000000
  clock network delay (ideal)          0.0000000000
                                                  0.5000000000
  output external delay                0.0000000000
                                                  0.5000000000
  data required time                              0.5000000000
  -----------------------------------------------------------
  data required time                              0.5000000000
  data arrival time                               -0.5066875815
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0066875815


  Startpoint: codeword[30]
              (input port clocked by vclk)
  Endpoint: message[28]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SCC_8LC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[30] (in)                    0.0000000000
                                                  0.0000000000 r
  U2837/X (STP_EN2_8)                  0.0539234430
                                                  0.0539234430 r
  U2079/X (STP_EO3_3)                  0.0351325870
                                                  0.0890560299 f
  U2844/X (STP_EN3_3)                  0.0688330978
                                                  0.1578891277 f
  U2699/X (STP_EN3_3)                  0.0705699325
                                                  0.2284590602 r
  U2202/X (STP_INV_7P5)                0.0152365863
                                                  0.2436956465 f
  U2497/X (STP_OR2_6)                  0.0333486199
                                                  0.2770442665 f
  U2620/X (STP_NR2_G_12)               0.0179484189
                                                  0.2949926853 r
  U1808/X (STP_INV_6P5)                0.0139074624
                                                  0.3089001477 f
  U1578/X (STP_NR2_1P5)                0.0134024918
                                                  0.3223026395 r
  U1575/X (STP_ND2B_1)                 0.0189690590
                                                  0.3412716985 f
  U1519/X (STP_ND2_S_2)                0.0165773630
                                                  0.3578490615 r
  U2793/X (STP_OR3B_4)                 0.0203916728
                                                  0.3782407343 r
  U2706/X (STP_OR3B_8)                 0.0242355466
                                                  0.4024762809 r
  U1483/X (STP_INV_S_14)               0.0123687387
                                                  0.4148450196 f
  U2559/X (STP_ND2_S_10)               0.0143456161
                                                  0.4291906357 r
  U2681/X (STP_NR2_8)                  0.0168416798
                                                  0.4460323155 f
  U1325/X (STP_ND2_S_0P8)              0.0214438438
                                                  0.4674761593 r
  U2888/X (STP_EN2_S_2)                0.0384179056
                                                  0.5058940649 f
  message[28] (out)                    0.0000000000
                                                  0.5058940649 f
  data arrival time                               0.5058940649

  clock vclk (rise edge)               0.5000000000
                                                  0.5000000000
  clock network delay (ideal)          0.0000000000
                                                  0.5000000000
  output external delay                0.0000000000
                                                  0.5000000000
  data required time                              0.5000000000
  -----------------------------------------------------------
  data required time                              0.5000000000
  data arrival time                               -0.5058940649
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0058940649


  Startpoint: codeword[8]
              (input port clocked by vclk)
  Endpoint: message[58]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SCC_8LC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[8] (in)                     0.0000000000
                                                  0.0000000000 r
  U2757/X (STP_INV_18)                 0.0141416984
                                                  0.0141416984 f
  U2688/X (STP_EN3_6)                  0.0683097020
                                                  0.0824514031 f
  U2689/X (STP_EO3_3)                  0.0740068406
                                                  0.1564582437 f
  U2713/X (STP_EN3_6)                  0.0783099383
                                                  0.2347681820 r
  U2648/X (STP_BUF_S_20)               0.0283198953
                                                  0.2630880773 r
  U1674/X (STP_INV_S_1)                0.0296278894
                                                  0.2927159667 f
  U2194/X (STP_AOI22_6)                0.0263586044
                                                  0.3190745711 r
  U2161/X (STP_AOI21_8)                0.0180438459
                                                  0.3371184170 f
  U2425/X (STP_NR3_G_8)                0.0189650357
                                                  0.3560834527 r
  U2710/X (STP_OR3B_8)                 0.0183513761
                                                  0.3744348288 f
  U2312/X (STP_NR3_G_12)               0.0195490718
                                                  0.3939839005 r
  U2702/X (STP_BUF_S_20)               0.0263918340
                                                  0.4203757346 r
  U2498/X (STP_ND2_S_16)               0.0151803792
                                                  0.4355561137 f
  U1927/X (STP_NR2_S_20)               0.0166868865
                                                  0.4522430003 r
  U1322/X (STP_ND2_G_1P5)              0.0150628686
                                                  0.4673058689 f
  U2893/X (STP_EN2_S_2)                0.0343845785
                                                  0.5016904473 r
  message[58] (out)                    0.0000000000
                                                  0.5016904473 r
  data arrival time                               0.5016904473

  clock vclk (rise edge)               0.5000000000
                                                  0.5000000000
  clock network delay (ideal)          0.0000000000
                                                  0.5000000000
  output external delay                0.0000000000
                                                  0.5000000000
  data required time                              0.5000000000
  -----------------------------------------------------------
  data required time                              0.5000000000
  data arrival time                               -0.5016904473
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0016904473


    Net: message[0]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[1]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[2]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[3]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[4]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[5]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[6]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[7]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[8]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[9]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[10]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[11]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[12]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[13]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[14]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[15]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[16]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[17]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[18]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[19]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[20]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[21]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[22]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[23]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[24]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[25]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[26]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[27]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[28]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[29]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[30]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[31]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[32]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[33]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[34]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[35]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[36]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[37]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[38]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[39]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[40]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[41]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[42]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[43]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[44]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[45]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[46]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[47]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[48]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[49]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[50]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[51]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[52]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[53]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[54]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[55]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[56]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[57]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[58]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[59]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[60]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[61]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[62]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[63]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Design: SCC_8LC_decoder

    max_area           0.0000000000
  - Current Area       2656.9199218750
  ------------------------------
    Slack              -2656.9199218750  (VIOLATED)


    Design: SCC_8LC_decoder

    max_leakage_power      0.0000000000
  - Current Leakage Power  71338.2968750000
  ----------------------------------
    Slack                  -71338.2968750000  (VIOLATED)


1
