<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.12.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>V8: Member List</title>
<link href="../../tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../jquery.js"></script>
<script type="text/javascript" src="../../dynsections.js"></script>
<script type="text/javascript" src="../../clipboard.js"></script>
<link href="../../navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../navtreedata.js"></script>
<script type="text/javascript" src="../../navtree.js"></script>
<script type="text/javascript" src="../../resize.js"></script>
<script type="text/javascript" src="../../cookie.js"></script>
<link href="../../search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../search/searchdata.js"></script>
<script type="text/javascript" src="../../search/search.js"></script>
<link href="../../doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectlogo"><img alt="Logo" src="../../logo.png"/></td>
  <td id="projectalign">
   <div id="projectname">V8
   </div>
   <div id="projectbrief">V8 API Reference, 12.6</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.12.0 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "../../search/",'.html');
/* @license-end */
</script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() { codefold.init(1); });
/* @license-end */
</script>
<script type="text/javascript" src="../../menudata.js"></script>
<script type="text/javascript" src="../../menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('../../',true,false,'search.php','Search',true);
  $(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function(){initNavTree('d2/df2/classv8_1_1internal_1_1AssemblerRISCVI.html','../../'); initResizable(true); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="headertitle"><div class="title">v8::internal::AssemblerRISCVI Member List</div></div>
</div><!--header-->
<div class="contents">

<p>This is the complete list of members for <a class="el" href="../../d2/df2/classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a>, including all inherited members.</p>
<table class="directory">
  <tr bgcolor="#f0f0f0" class="even"><td class="entry"><b>add</b>(Register rd, Register rs1, Register rs2) (defined in <a class="el" href="../../d2/df2/classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a>)</td><td class="entry"><a class="el" href="../../d2/df2/classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a></td><td class="entry"></td></tr>
  <tr bgcolor="#f0f0f0" class="odd"><td class="entry"><b>addi</b>(Register rd, Register rs1, int16_t imm12) (defined in <a class="el" href="../../d2/df2/classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a>)</td><td class="entry"><a class="el" href="../../d2/df2/classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a></td><td class="entry"></td></tr>
  <tr bgcolor="#f0f0f0" class="even"><td class="entry"><b>and_</b>(Register rd, Register rs1, Register rs2) (defined in <a class="el" href="../../d2/df2/classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a>)</td><td class="entry"><a class="el" href="../../d2/df2/classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a></td><td class="entry"></td></tr>
  <tr bgcolor="#f0f0f0" class="odd"><td class="entry"><b>andi</b>(Register rd, Register rs1, int16_t imm12) (defined in <a class="el" href="../../d2/df2/classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a>)</td><td class="entry"><a class="el" href="../../d2/df2/classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a></td><td class="entry"></td></tr>
  <tr bgcolor="#f0f0f0" class="even"><td class="entry"><b>auipc</b>(Register rd, int32_t imm20) (defined in <a class="el" href="../../d2/df2/classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a>)</td><td class="entry"><a class="el" href="../../d2/df2/classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a></td><td class="entry"></td></tr>
  <tr bgcolor="#f0f0f0" class="odd"><td class="entry"><b>AuipcOffset</b>(Instr instr) (defined in <a class="el" href="../../d2/df2/classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a>)</td><td class="entry"><a class="el" href="../../d2/df2/classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a></td><td class="entry"><span class="mlabel">static</span></td></tr>
  <tr bgcolor="#f0f0f0" class="even"><td class="entry"><b>b</b>(Label *L) (defined in <a class="el" href="../../d2/df2/classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a>)</td><td class="entry"><a class="el" href="../../d2/df2/classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr bgcolor="#f0f0f0" class="odd"><td class="entry"><b>beq</b>(Register rs1, Register rs2, int16_t imm12) (defined in <a class="el" href="../../d2/df2/classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a>)</td><td class="entry"><a class="el" href="../../d2/df2/classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a></td><td class="entry"></td></tr>
  <tr bgcolor="#f0f0f0" class="even"><td class="entry"><b>beq</b>(Register rs1, Register rs2, Label *L) (defined in <a class="el" href="../../d2/df2/classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a>)</td><td class="entry"><a class="el" href="../../d2/df2/classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr bgcolor="#f0f0f0" class="odd"><td class="entry"><b>beqz</b>(Register rs, int16_t imm13) (defined in <a class="el" href="../../d2/df2/classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a>)</td><td class="entry"><a class="el" href="../../d2/df2/classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr bgcolor="#f0f0f0" class="even"><td class="entry"><b>beqz</b>(Register rs1, Label *L) (defined in <a class="el" href="../../d2/df2/classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a>)</td><td class="entry"><a class="el" href="../../d2/df2/classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr bgcolor="#f0f0f0" class="odd"><td class="entry"><b>bge</b>(Register rs1, Register rs2, int16_t imm12) (defined in <a class="el" href="../../d2/df2/classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a>)</td><td class="entry"><a class="el" href="../../d2/df2/classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a></td><td class="entry"></td></tr>
  <tr bgcolor="#f0f0f0" class="even"><td class="entry"><b>bge</b>(Register rs1, Register rs2, Label *L) (defined in <a class="el" href="../../d2/df2/classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a>)</td><td class="entry"><a class="el" href="../../d2/df2/classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr bgcolor="#f0f0f0" class="odd"><td class="entry"><b>bgeu</b>(Register rs1, Register rs2, int16_t imm12) (defined in <a class="el" href="../../d2/df2/classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a>)</td><td class="entry"><a class="el" href="../../d2/df2/classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a></td><td class="entry"></td></tr>
  <tr bgcolor="#f0f0f0" class="even"><td class="entry"><b>bgeu</b>(Register rs1, Register rs2, Label *L) (defined in <a class="el" href="../../d2/df2/classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a>)</td><td class="entry"><a class="el" href="../../d2/df2/classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr bgcolor="#f0f0f0" class="odd"><td class="entry"><b>bgez</b>(Register rs, int16_t imm13) (defined in <a class="el" href="../../d2/df2/classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a>)</td><td class="entry"><a class="el" href="../../d2/df2/classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr bgcolor="#f0f0f0" class="even"><td class="entry"><b>bgez</b>(Register rs1, Label *L) (defined in <a class="el" href="../../d2/df2/classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a>)</td><td class="entry"><a class="el" href="../../d2/df2/classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr bgcolor="#f0f0f0" class="odd"><td class="entry"><b>bgt</b>(Register rs1, Register rs2, int16_t imm13) (defined in <a class="el" href="../../d2/df2/classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a>)</td><td class="entry"><a class="el" href="../../d2/df2/classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr bgcolor="#f0f0f0" class="even"><td class="entry"><b>bgt</b>(Register rs1, Register rs2, Label *L) (defined in <a class="el" href="../../d2/df2/classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a>)</td><td class="entry"><a class="el" href="../../d2/df2/classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr bgcolor="#f0f0f0" class="odd"><td class="entry"><b>bgtu</b>(Register rs1, Register rs2, int16_t imm13) (defined in <a class="el" href="../../d2/df2/classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a>)</td><td class="entry"><a class="el" href="../../d2/df2/classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr bgcolor="#f0f0f0" class="even"><td class="entry"><b>bgtu</b>(Register rs1, Register rs2, Label *L) (defined in <a class="el" href="../../d2/df2/classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a>)</td><td class="entry"><a class="el" href="../../d2/df2/classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr bgcolor="#f0f0f0" class="odd"><td class="entry"><b>bgtz</b>(Register rs, int16_t imm13) (defined in <a class="el" href="../../d2/df2/classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a>)</td><td class="entry"><a class="el" href="../../d2/df2/classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr bgcolor="#f0f0f0" class="even"><td class="entry"><b>bgtz</b>(Register rs1, Label *L) (defined in <a class="el" href="../../d2/df2/classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a>)</td><td class="entry"><a class="el" href="../../d2/df2/classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr bgcolor="#f0f0f0" class="odd"><td class="entry"><b>ble</b>(Register rs1, Register rs2, int16_t imm13) (defined in <a class="el" href="../../d2/df2/classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a>)</td><td class="entry"><a class="el" href="../../d2/df2/classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr bgcolor="#f0f0f0" class="even"><td class="entry"><b>ble</b>(Register rs1, Register rs2, Label *L) (defined in <a class="el" href="../../d2/df2/classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a>)</td><td class="entry"><a class="el" href="../../d2/df2/classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr bgcolor="#f0f0f0" class="odd"><td class="entry"><b>bleu</b>(Register rs1, Register rs2, int16_t imm13) (defined in <a class="el" href="../../d2/df2/classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a>)</td><td class="entry"><a class="el" href="../../d2/df2/classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr bgcolor="#f0f0f0" class="even"><td class="entry"><b>bleu</b>(Register rs1, Register rs2, Label *L) (defined in <a class="el" href="../../d2/df2/classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a>)</td><td class="entry"><a class="el" href="../../d2/df2/classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr bgcolor="#f0f0f0" class="odd"><td class="entry"><b>blez</b>(Register rs, int16_t imm13) (defined in <a class="el" href="../../d2/df2/classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a>)</td><td class="entry"><a class="el" href="../../d2/df2/classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr bgcolor="#f0f0f0" class="even"><td class="entry"><b>blez</b>(Register rs1, Label *L) (defined in <a class="el" href="../../d2/df2/classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a>)</td><td class="entry"><a class="el" href="../../d2/df2/classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr bgcolor="#f0f0f0" class="odd"><td class="entry"><b>BlockTrampolinePoolFor</b>(int instructions)=0 (defined in <a class="el" href="../../d9/da0/classv8_1_1internal_1_1AssemblerRiscvBase.html">v8::internal::AssemblerRiscvBase</a>)</td><td class="entry"><a class="el" href="../../d9/da0/classv8_1_1internal_1_1AssemblerRiscvBase.html">v8::internal::AssemblerRiscvBase</a></td><td class="entry"><span class="mlabel">protected</span><span class="mlabel">pure virtual</span></td></tr>
  <tr bgcolor="#f0f0f0" class="even"><td class="entry"><b>blt</b>(Register rs1, Register rs2, int16_t imm12) (defined in <a class="el" href="../../d2/df2/classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a>)</td><td class="entry"><a class="el" href="../../d2/df2/classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a></td><td class="entry"></td></tr>
  <tr bgcolor="#f0f0f0" class="odd"><td class="entry"><b>blt</b>(Register rs1, Register rs2, Label *L) (defined in <a class="el" href="../../d2/df2/classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a>)</td><td class="entry"><a class="el" href="../../d2/df2/classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr bgcolor="#f0f0f0" class="even"><td class="entry"><b>bltu</b>(Register rs1, Register rs2, int16_t imm12) (defined in <a class="el" href="../../d2/df2/classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a>)</td><td class="entry"><a class="el" href="../../d2/df2/classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a></td><td class="entry"></td></tr>
  <tr bgcolor="#f0f0f0" class="odd"><td class="entry"><b>bltu</b>(Register rs1, Register rs2, Label *L) (defined in <a class="el" href="../../d2/df2/classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a>)</td><td class="entry"><a class="el" href="../../d2/df2/classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr bgcolor="#f0f0f0" class="even"><td class="entry"><b>bltz</b>(Register rs, int16_t imm13) (defined in <a class="el" href="../../d2/df2/classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a>)</td><td class="entry"><a class="el" href="../../d2/df2/classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr bgcolor="#f0f0f0" class="odd"><td class="entry"><b>bltz</b>(Register rs1, Label *L) (defined in <a class="el" href="../../d2/df2/classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a>)</td><td class="entry"><a class="el" href="../../d2/df2/classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr bgcolor="#f0f0f0" class="even"><td class="entry"><b>bne</b>(Register rs1, Register rs2, int16_t imm12) (defined in <a class="el" href="../../d2/df2/classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a>)</td><td class="entry"><a class="el" href="../../d2/df2/classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a></td><td class="entry"></td></tr>
  <tr bgcolor="#f0f0f0" class="odd"><td class="entry"><b>bne</b>(Register rs1, Register rs2, Label *L) (defined in <a class="el" href="../../d2/df2/classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a>)</td><td class="entry"><a class="el" href="../../d2/df2/classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr bgcolor="#f0f0f0" class="even"><td class="entry"><b>bnez</b>(Register rs, int16_t imm13) (defined in <a class="el" href="../../d2/df2/classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a>)</td><td class="entry"><a class="el" href="../../d2/df2/classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr bgcolor="#f0f0f0" class="odd"><td class="entry"><b>bnez</b>(Register rs1, Label *L) (defined in <a class="el" href="../../d2/df2/classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a>)</td><td class="entry"><a class="el" href="../../d2/df2/classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr bgcolor="#f0f0f0" class="even"><td class="entry"><b>branch_offset</b>(Label *L) (defined in <a class="el" href="../../d2/df2/classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a>)</td><td class="entry"><a class="el" href="../../d2/df2/classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr bgcolor="#f0f0f0" class="odd"><td class="entry"><b>branch_offset_helper</b>(Label *L, OffsetSize bits)=0 (defined in <a class="el" href="../../d9/da0/classv8_1_1internal_1_1AssemblerRiscvBase.html">v8::internal::AssemblerRiscvBase</a>)</td><td class="entry"><a class="el" href="../../d9/da0/classv8_1_1internal_1_1AssemblerRiscvBase.html">v8::internal::AssemblerRiscvBase</a></td><td class="entry"><span class="mlabel">protected</span><span class="mlabel">pure virtual</span></td></tr>
  <tr bgcolor="#f0f0f0" class="even"><td class="entry"><b>call</b>(int32_t offset) (defined in <a class="el" href="../../d2/df2/classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a>)</td><td class="entry"><a class="el" href="../../d2/df2/classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr bgcolor="#f0f0f0" class="odd"><td class="entry"><b>ClearVectorunit</b>()=0 (defined in <a class="el" href="../../d9/da0/classv8_1_1internal_1_1AssemblerRiscvBase.html">v8::internal::AssemblerRiscvBase</a>)</td><td class="entry"><a class="el" href="../../d9/da0/classv8_1_1internal_1_1AssemblerRiscvBase.html">v8::internal::AssemblerRiscvBase</a></td><td class="entry"><span class="mlabel">protected</span><span class="mlabel">pure virtual</span></td></tr>
  <tr bgcolor="#f0f0f0" class="even"><td class="entry"><b>ebreak</b>() (defined in <a class="el" href="../../d2/df2/classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a>)</td><td class="entry"><a class="el" href="../../d2/df2/classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a></td><td class="entry"></td></tr>
  <tr bgcolor="#f0f0f0" class="odd"><td class="entry"><b>ecall</b>() (defined in <a class="el" href="../../d2/df2/classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a>)</td><td class="entry"><a class="el" href="../../d2/df2/classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a></td><td class="entry"></td></tr>
  <tr bgcolor="#f0f0f0" class="even"><td class="entry"><b>emit</b>(Instr x)=0 (defined in <a class="el" href="../../d9/da0/classv8_1_1internal_1_1AssemblerRiscvBase.html">v8::internal::AssemblerRiscvBase</a>)</td><td class="entry"><a class="el" href="../../d9/da0/classv8_1_1internal_1_1AssemblerRiscvBase.html">v8::internal::AssemblerRiscvBase</a></td><td class="entry"><span class="mlabel">protected</span><span class="mlabel">pure virtual</span></td></tr>
  <tr bgcolor="#f0f0f0" class="odd"><td class="entry"><b>emit</b>(ShortInstr x)=0 (defined in <a class="el" href="../../d9/da0/classv8_1_1internal_1_1AssemblerRiscvBase.html">v8::internal::AssemblerRiscvBase</a>)</td><td class="entry"><a class="el" href="../../d9/da0/classv8_1_1internal_1_1AssemblerRiscvBase.html">v8::internal::AssemblerRiscvBase</a></td><td class="entry"><span class="mlabel">protected</span><span class="mlabel">pure virtual</span></td></tr>
  <tr bgcolor="#f0f0f0" class="even"><td class="entry"><b>emit</b>(uint64_t x)=0 (defined in <a class="el" href="../../d9/da0/classv8_1_1internal_1_1AssemblerRiscvBase.html">v8::internal::AssemblerRiscvBase</a>)</td><td class="entry"><a class="el" href="../../d9/da0/classv8_1_1internal_1_1AssemblerRiscvBase.html">v8::internal::AssemblerRiscvBase</a></td><td class="entry"><span class="mlabel">protected</span><span class="mlabel">pure virtual</span></td></tr>
  <tr bgcolor="#f0f0f0" class="odd"><td class="entry"><b>fence</b>(uint8_t pred, uint8_t succ) (defined in <a class="el" href="../../d2/df2/classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a>)</td><td class="entry"><a class="el" href="../../d2/df2/classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a></td><td class="entry"></td></tr>
  <tr bgcolor="#f0f0f0" class="even"><td class="entry"><b>fence_tso</b>() (defined in <a class="el" href="../../d2/df2/classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a>)</td><td class="entry"><a class="el" href="../../d2/df2/classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a></td><td class="entry"></td></tr>
  <tr bgcolor="#f0f0f0" class="odd"><td class="entry"><b>GenInstrALU_ri</b>(uint8_t funct3, Register rd, Register rs1, int16_t imm12) (defined in <a class="el" href="../../d9/da0/classv8_1_1internal_1_1AssemblerRiscvBase.html">v8::internal::AssemblerRiscvBase</a>)</td><td class="entry"><a class="el" href="../../d9/da0/classv8_1_1internal_1_1AssemblerRiscvBase.html">v8::internal::AssemblerRiscvBase</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr bgcolor="#f0f0f0" class="even"><td class="entry"><b>GenInstrALU_rr</b>(uint8_t funct7, uint8_t funct3, Register rd, Register rs1, Register rs2) (defined in <a class="el" href="../../d9/da0/classv8_1_1internal_1_1AssemblerRiscvBase.html">v8::internal::AssemblerRiscvBase</a>)</td><td class="entry"><a class="el" href="../../d9/da0/classv8_1_1internal_1_1AssemblerRiscvBase.html">v8::internal::AssemblerRiscvBase</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr bgcolor="#f0f0f0" class="odd"><td class="entry"><b>GenInstrALUFP_rr</b>(uint8_t funct7, uint8_t funct3, FPURegister rd, FPURegister rs1, FPURegister rs2) (defined in <a class="el" href="../../d9/da0/classv8_1_1internal_1_1AssemblerRiscvBase.html">v8::internal::AssemblerRiscvBase</a>)</td><td class="entry"><a class="el" href="../../d9/da0/classv8_1_1internal_1_1AssemblerRiscvBase.html">v8::internal::AssemblerRiscvBase</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr bgcolor="#f0f0f0" class="even"><td class="entry"><b>GenInstrALUFP_rr</b>(uint8_t funct7, uint8_t funct3, FPURegister rd, Register rs1, Register rs2) (defined in <a class="el" href="../../d9/da0/classv8_1_1internal_1_1AssemblerRiscvBase.html">v8::internal::AssemblerRiscvBase</a>)</td><td class="entry"><a class="el" href="../../d9/da0/classv8_1_1internal_1_1AssemblerRiscvBase.html">v8::internal::AssemblerRiscvBase</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr bgcolor="#f0f0f0" class="odd"><td class="entry"><b>GenInstrALUFP_rr</b>(uint8_t funct7, uint8_t funct3, FPURegister rd, FPURegister rs1, Register rs2) (defined in <a class="el" href="../../d9/da0/classv8_1_1internal_1_1AssemblerRiscvBase.html">v8::internal::AssemblerRiscvBase</a>)</td><td class="entry"><a class="el" href="../../d9/da0/classv8_1_1internal_1_1AssemblerRiscvBase.html">v8::internal::AssemblerRiscvBase</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr bgcolor="#f0f0f0" class="even"><td class="entry"><b>GenInstrALUFP_rr</b>(uint8_t funct7, uint8_t funct3, Register rd, FPURegister rs1, Register rs2) (defined in <a class="el" href="../../d9/da0/classv8_1_1internal_1_1AssemblerRiscvBase.html">v8::internal::AssemblerRiscvBase</a>)</td><td class="entry"><a class="el" href="../../d9/da0/classv8_1_1internal_1_1AssemblerRiscvBase.html">v8::internal::AssemblerRiscvBase</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr bgcolor="#f0f0f0" class="odd"><td class="entry"><b>GenInstrALUFP_rr</b>(uint8_t funct7, uint8_t funct3, Register rd, FPURegister rs1, FPURegister rs2) (defined in <a class="el" href="../../d9/da0/classv8_1_1internal_1_1AssemblerRiscvBase.html">v8::internal::AssemblerRiscvBase</a>)</td><td class="entry"><a class="el" href="../../d9/da0/classv8_1_1internal_1_1AssemblerRiscvBase.html">v8::internal::AssemblerRiscvBase</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr bgcolor="#f0f0f0" class="even"><td class="entry"><b>GenInstrALUW_rr</b>(uint8_t funct7, uint8_t funct3, Register rd, Register rs1, Register rs2) (defined in <a class="el" href="../../d9/da0/classv8_1_1internal_1_1AssemblerRiscvBase.html">v8::internal::AssemblerRiscvBase</a>)</td><td class="entry"><a class="el" href="../../d9/da0/classv8_1_1internal_1_1AssemblerRiscvBase.html">v8::internal::AssemblerRiscvBase</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr bgcolor="#f0f0f0" class="odd"><td class="entry"><b>GenInstrB</b>(uint8_t funct3, BaseOpcode opcode, Register rs1, Register rs2, int16_t imm12) (defined in <a class="el" href="../../d9/da0/classv8_1_1internal_1_1AssemblerRiscvBase.html">v8::internal::AssemblerRiscvBase</a>)</td><td class="entry"><a class="el" href="../../d9/da0/classv8_1_1internal_1_1AssemblerRiscvBase.html">v8::internal::AssemblerRiscvBase</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr bgcolor="#f0f0f0" class="even"><td class="entry"><b>GenInstrBranchCC_rri</b>(uint8_t funct3, Register rs1, Register rs2, int16_t imm12) (defined in <a class="el" href="../../d9/da0/classv8_1_1internal_1_1AssemblerRiscvBase.html">v8::internal::AssemblerRiscvBase</a>)</td><td class="entry"><a class="el" href="../../d9/da0/classv8_1_1internal_1_1AssemblerRiscvBase.html">v8::internal::AssemblerRiscvBase</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr bgcolor="#f0f0f0" class="odd"><td class="entry"><b>GenInstrCA</b>(uint8_t funct6, BaseOpcode opcode, Register rd, uint8_t funct, Register rs2) (defined in <a class="el" href="../../d9/da0/classv8_1_1internal_1_1AssemblerRiscvBase.html">v8::internal::AssemblerRiscvBase</a>)</td><td class="entry"><a class="el" href="../../d9/da0/classv8_1_1internal_1_1AssemblerRiscvBase.html">v8::internal::AssemblerRiscvBase</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr bgcolor="#f0f0f0" class="even"><td class="entry"><b>GenInstrCB</b>(uint8_t funct3, BaseOpcode opcode, Register rs1, uint8_t uimm8) (defined in <a class="el" href="../../d9/da0/classv8_1_1internal_1_1AssemblerRiscvBase.html">v8::internal::AssemblerRiscvBase</a>)</td><td class="entry"><a class="el" href="../../d9/da0/classv8_1_1internal_1_1AssemblerRiscvBase.html">v8::internal::AssemblerRiscvBase</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr bgcolor="#f0f0f0" class="odd"><td class="entry"><b>GenInstrCBA</b>(uint8_t funct3, uint8_t funct2, BaseOpcode opcode, Register rs1, int8_t imm6) (defined in <a class="el" href="../../d9/da0/classv8_1_1internal_1_1AssemblerRiscvBase.html">v8::internal::AssemblerRiscvBase</a>)</td><td class="entry"><a class="el" href="../../d9/da0/classv8_1_1internal_1_1AssemblerRiscvBase.html">v8::internal::AssemblerRiscvBase</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr bgcolor="#f0f0f0" class="even"><td class="entry"><b>GenInstrCI</b>(uint8_t funct3, BaseOpcode opcode, Register rd, int8_t imm6) (defined in <a class="el" href="../../d9/da0/classv8_1_1internal_1_1AssemblerRiscvBase.html">v8::internal::AssemblerRiscvBase</a>)</td><td class="entry"><a class="el" href="../../d9/da0/classv8_1_1internal_1_1AssemblerRiscvBase.html">v8::internal::AssemblerRiscvBase</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr bgcolor="#f0f0f0" class="odd"><td class="entry"><b>GenInstrCIU</b>(uint8_t funct3, BaseOpcode opcode, Register rd, uint8_t uimm6) (defined in <a class="el" href="../../d9/da0/classv8_1_1internal_1_1AssemblerRiscvBase.html">v8::internal::AssemblerRiscvBase</a>)</td><td class="entry"><a class="el" href="../../d9/da0/classv8_1_1internal_1_1AssemblerRiscvBase.html">v8::internal::AssemblerRiscvBase</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr bgcolor="#f0f0f0" class="even"><td class="entry"><b>GenInstrCIU</b>(uint8_t funct3, BaseOpcode opcode, FPURegister rd, uint8_t uimm6) (defined in <a class="el" href="../../d9/da0/classv8_1_1internal_1_1AssemblerRiscvBase.html">v8::internal::AssemblerRiscvBase</a>)</td><td class="entry"><a class="el" href="../../d9/da0/classv8_1_1internal_1_1AssemblerRiscvBase.html">v8::internal::AssemblerRiscvBase</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr bgcolor="#f0f0f0" class="odd"><td class="entry"><b>GenInstrCIW</b>(uint8_t funct3, BaseOpcode opcode, Register rd, uint8_t uimm8) (defined in <a class="el" href="../../d9/da0/classv8_1_1internal_1_1AssemblerRiscvBase.html">v8::internal::AssemblerRiscvBase</a>)</td><td class="entry"><a class="el" href="../../d9/da0/classv8_1_1internal_1_1AssemblerRiscvBase.html">v8::internal::AssemblerRiscvBase</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr bgcolor="#f0f0f0" class="even"><td class="entry"><b>GenInstrCJ</b>(uint8_t funct3, BaseOpcode opcode, uint16_t uint11) (defined in <a class="el" href="../../d9/da0/classv8_1_1internal_1_1AssemblerRiscvBase.html">v8::internal::AssemblerRiscvBase</a>)</td><td class="entry"><a class="el" href="../../d9/da0/classv8_1_1internal_1_1AssemblerRiscvBase.html">v8::internal::AssemblerRiscvBase</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr bgcolor="#f0f0f0" class="odd"><td class="entry"><b>GenInstrCL</b>(uint8_t funct3, BaseOpcode opcode, Register rd, Register rs1, uint8_t uimm5) (defined in <a class="el" href="../../d9/da0/classv8_1_1internal_1_1AssemblerRiscvBase.html">v8::internal::AssemblerRiscvBase</a>)</td><td class="entry"><a class="el" href="../../d9/da0/classv8_1_1internal_1_1AssemblerRiscvBase.html">v8::internal::AssemblerRiscvBase</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr bgcolor="#f0f0f0" class="even"><td class="entry"><b>GenInstrCL</b>(uint8_t funct3, BaseOpcode opcode, FPURegister rd, Register rs1, uint8_t uimm5) (defined in <a class="el" href="../../d9/da0/classv8_1_1internal_1_1AssemblerRiscvBase.html">v8::internal::AssemblerRiscvBase</a>)</td><td class="entry"><a class="el" href="../../d9/da0/classv8_1_1internal_1_1AssemblerRiscvBase.html">v8::internal::AssemblerRiscvBase</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr bgcolor="#f0f0f0" class="odd"><td class="entry"><b>GenInstrCR</b>(uint8_t funct4, BaseOpcode opcode, Register rd, Register rs2) (defined in <a class="el" href="../../d9/da0/classv8_1_1internal_1_1AssemblerRiscvBase.html">v8::internal::AssemblerRiscvBase</a>)</td><td class="entry"><a class="el" href="../../d9/da0/classv8_1_1internal_1_1AssemblerRiscvBase.html">v8::internal::AssemblerRiscvBase</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr bgcolor="#f0f0f0" class="even"><td class="entry"><b>GenInstrCS</b>(uint8_t funct3, BaseOpcode opcode, Register rs2, Register rs1, uint8_t uimm5) (defined in <a class="el" href="../../d9/da0/classv8_1_1internal_1_1AssemblerRiscvBase.html">v8::internal::AssemblerRiscvBase</a>)</td><td class="entry"><a class="el" href="../../d9/da0/classv8_1_1internal_1_1AssemblerRiscvBase.html">v8::internal::AssemblerRiscvBase</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr bgcolor="#f0f0f0" class="odd"><td class="entry"><b>GenInstrCS</b>(uint8_t funct3, BaseOpcode opcode, FPURegister rs2, Register rs1, uint8_t uimm5) (defined in <a class="el" href="../../d9/da0/classv8_1_1internal_1_1AssemblerRiscvBase.html">v8::internal::AssemblerRiscvBase</a>)</td><td class="entry"><a class="el" href="../../d9/da0/classv8_1_1internal_1_1AssemblerRiscvBase.html">v8::internal::AssemblerRiscvBase</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr bgcolor="#f0f0f0" class="even"><td class="entry"><b>GenInstrCSR_ii</b>(uint8_t funct3, Register rd, ControlStatusReg csr, uint8_t rs1) (defined in <a class="el" href="../../d9/da0/classv8_1_1internal_1_1AssemblerRiscvBase.html">v8::internal::AssemblerRiscvBase</a>)</td><td class="entry"><a class="el" href="../../d9/da0/classv8_1_1internal_1_1AssemblerRiscvBase.html">v8::internal::AssemblerRiscvBase</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr bgcolor="#f0f0f0" class="odd"><td class="entry"><b>GenInstrCSR_ir</b>(uint8_t funct3, Register rd, ControlStatusReg csr, Register rs1) (defined in <a class="el" href="../../d9/da0/classv8_1_1internal_1_1AssemblerRiscvBase.html">v8::internal::AssemblerRiscvBase</a>)</td><td class="entry"><a class="el" href="../../d9/da0/classv8_1_1internal_1_1AssemblerRiscvBase.html">v8::internal::AssemblerRiscvBase</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr bgcolor="#f0f0f0" class="even"><td class="entry"><b>GenInstrCSS</b>(uint8_t funct3, BaseOpcode opcode, FPURegister rs2, uint8_t uimm6) (defined in <a class="el" href="../../d9/da0/classv8_1_1internal_1_1AssemblerRiscvBase.html">v8::internal::AssemblerRiscvBase</a>)</td><td class="entry"><a class="el" href="../../d9/da0/classv8_1_1internal_1_1AssemblerRiscvBase.html">v8::internal::AssemblerRiscvBase</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr bgcolor="#f0f0f0" class="odd"><td class="entry"><b>GenInstrCSS</b>(uint8_t funct3, BaseOpcode opcode, Register rs2, uint8_t uimm6) (defined in <a class="el" href="../../d9/da0/classv8_1_1internal_1_1AssemblerRiscvBase.html">v8::internal::AssemblerRiscvBase</a>)</td><td class="entry"><a class="el" href="../../d9/da0/classv8_1_1internal_1_1AssemblerRiscvBase.html">v8::internal::AssemblerRiscvBase</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr bgcolor="#f0f0f0" class="even"><td class="entry"><b>GenInstrI</b>(uint8_t funct3, BaseOpcode opcode, Register rd, Register rs1, int16_t imm12) (defined in <a class="el" href="../../d9/da0/classv8_1_1internal_1_1AssemblerRiscvBase.html">v8::internal::AssemblerRiscvBase</a>)</td><td class="entry"><a class="el" href="../../d9/da0/classv8_1_1internal_1_1AssemblerRiscvBase.html">v8::internal::AssemblerRiscvBase</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr bgcolor="#f0f0f0" class="odd"><td class="entry"><b>GenInstrI</b>(uint8_t funct3, BaseOpcode opcode, FPURegister rd, Register rs1, int16_t imm12) (defined in <a class="el" href="../../d9/da0/classv8_1_1internal_1_1AssemblerRiscvBase.html">v8::internal::AssemblerRiscvBase</a>)</td><td class="entry"><a class="el" href="../../d9/da0/classv8_1_1internal_1_1AssemblerRiscvBase.html">v8::internal::AssemblerRiscvBase</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr bgcolor="#f0f0f0" class="even"><td class="entry"><b>GenInstrIShift</b>(uint8_t funct7, uint8_t funct3, BaseOpcode opcode, Register rd, Register rs1, uint8_t shamt) (defined in <a class="el" href="../../d9/da0/classv8_1_1internal_1_1AssemblerRiscvBase.html">v8::internal::AssemblerRiscvBase</a>)</td><td class="entry"><a class="el" href="../../d9/da0/classv8_1_1internal_1_1AssemblerRiscvBase.html">v8::internal::AssemblerRiscvBase</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr bgcolor="#f0f0f0" class="odd"><td class="entry"><b>GenInstrIShiftW</b>(uint8_t funct7, uint8_t funct3, BaseOpcode opcode, Register rd, Register rs1, uint8_t shamt) (defined in <a class="el" href="../../d9/da0/classv8_1_1internal_1_1AssemblerRiscvBase.html">v8::internal::AssemblerRiscvBase</a>)</td><td class="entry"><a class="el" href="../../d9/da0/classv8_1_1internal_1_1AssemblerRiscvBase.html">v8::internal::AssemblerRiscvBase</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr bgcolor="#f0f0f0" class="even"><td class="entry"><b>GenInstrJ</b>(BaseOpcode opcode, Register rd, int32_t imm20) (defined in <a class="el" href="../../d9/da0/classv8_1_1internal_1_1AssemblerRiscvBase.html">v8::internal::AssemblerRiscvBase</a>)</td><td class="entry"><a class="el" href="../../d9/da0/classv8_1_1internal_1_1AssemblerRiscvBase.html">v8::internal::AssemblerRiscvBase</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr bgcolor="#f0f0f0" class="odd"><td class="entry"><b>GenInstrLoad_ri</b>(uint8_t funct3, Register rd, Register rs1, int16_t imm12) (defined in <a class="el" href="../../d9/da0/classv8_1_1internal_1_1AssemblerRiscvBase.html">v8::internal::AssemblerRiscvBase</a>)</td><td class="entry"><a class="el" href="../../d9/da0/classv8_1_1internal_1_1AssemblerRiscvBase.html">v8::internal::AssemblerRiscvBase</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr bgcolor="#f0f0f0" class="even"><td class="entry"><b>GenInstrLoadFP_ri</b>(uint8_t funct3, FPURegister rd, Register rs1, int16_t imm12) (defined in <a class="el" href="../../d9/da0/classv8_1_1internal_1_1AssemblerRiscvBase.html">v8::internal::AssemblerRiscvBase</a>)</td><td class="entry"><a class="el" href="../../d9/da0/classv8_1_1internal_1_1AssemblerRiscvBase.html">v8::internal::AssemblerRiscvBase</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr bgcolor="#f0f0f0" class="odd"><td class="entry"><b>GenInstrPriv</b>(uint8_t funct7, Register rs1, Register rs2) (defined in <a class="el" href="../../d9/da0/classv8_1_1internal_1_1AssemblerRiscvBase.html">v8::internal::AssemblerRiscvBase</a>)</td><td class="entry"><a class="el" href="../../d9/da0/classv8_1_1internal_1_1AssemblerRiscvBase.html">v8::internal::AssemblerRiscvBase</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr bgcolor="#f0f0f0" class="even"><td class="entry"><b>GenInstrR</b>(uint8_t funct7, uint8_t funct3, BaseOpcode opcode, Register rd, Register rs1, Register rs2) (defined in <a class="el" href="../../d9/da0/classv8_1_1internal_1_1AssemblerRiscvBase.html">v8::internal::AssemblerRiscvBase</a>)</td><td class="entry"><a class="el" href="../../d9/da0/classv8_1_1internal_1_1AssemblerRiscvBase.html">v8::internal::AssemblerRiscvBase</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr bgcolor="#f0f0f0" class="odd"><td class="entry"><b>GenInstrR</b>(uint8_t funct7, uint8_t funct3, BaseOpcode opcode, FPURegister rd, FPURegister rs1, FPURegister rs2) (defined in <a class="el" href="../../d9/da0/classv8_1_1internal_1_1AssemblerRiscvBase.html">v8::internal::AssemblerRiscvBase</a>)</td><td class="entry"><a class="el" href="../../d9/da0/classv8_1_1internal_1_1AssemblerRiscvBase.html">v8::internal::AssemblerRiscvBase</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr bgcolor="#f0f0f0" class="even"><td class="entry"><b>GenInstrR</b>(uint8_t funct7, uint8_t funct3, BaseOpcode opcode, Register rd, FPURegister rs1, Register rs2) (defined in <a class="el" href="../../d9/da0/classv8_1_1internal_1_1AssemblerRiscvBase.html">v8::internal::AssemblerRiscvBase</a>)</td><td class="entry"><a class="el" href="../../d9/da0/classv8_1_1internal_1_1AssemblerRiscvBase.html">v8::internal::AssemblerRiscvBase</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr bgcolor="#f0f0f0" class="odd"><td class="entry"><b>GenInstrR</b>(uint8_t funct7, uint8_t funct3, BaseOpcode opcode, FPURegister rd, Register rs1, Register rs2) (defined in <a class="el" href="../../d9/da0/classv8_1_1internal_1_1AssemblerRiscvBase.html">v8::internal::AssemblerRiscvBase</a>)</td><td class="entry"><a class="el" href="../../d9/da0/classv8_1_1internal_1_1AssemblerRiscvBase.html">v8::internal::AssemblerRiscvBase</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr bgcolor="#f0f0f0" class="even"><td class="entry"><b>GenInstrR</b>(uint8_t funct7, uint8_t funct3, BaseOpcode opcode, FPURegister rd, FPURegister rs1, Register rs2) (defined in <a class="el" href="../../d9/da0/classv8_1_1internal_1_1AssemblerRiscvBase.html">v8::internal::AssemblerRiscvBase</a>)</td><td class="entry"><a class="el" href="../../d9/da0/classv8_1_1internal_1_1AssemblerRiscvBase.html">v8::internal::AssemblerRiscvBase</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr bgcolor="#f0f0f0" class="odd"><td class="entry"><b>GenInstrR</b>(uint8_t funct7, uint8_t funct3, BaseOpcode opcode, Register rd, FPURegister rs1, FPURegister rs2) (defined in <a class="el" href="../../d9/da0/classv8_1_1internal_1_1AssemblerRiscvBase.html">v8::internal::AssemblerRiscvBase</a>)</td><td class="entry"><a class="el" href="../../d9/da0/classv8_1_1internal_1_1AssemblerRiscvBase.html">v8::internal::AssemblerRiscvBase</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr bgcolor="#f0f0f0" class="even"><td class="entry"><b>GenInstrR4</b>(uint8_t funct2, BaseOpcode opcode, Register rd, Register rs1, Register rs2, Register rs3, FPURoundingMode frm) (defined in <a class="el" href="../../d9/da0/classv8_1_1internal_1_1AssemblerRiscvBase.html">v8::internal::AssemblerRiscvBase</a>)</td><td class="entry"><a class="el" href="../../d9/da0/classv8_1_1internal_1_1AssemblerRiscvBase.html">v8::internal::AssemblerRiscvBase</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr bgcolor="#f0f0f0" class="odd"><td class="entry"><b>GenInstrR4</b>(uint8_t funct2, BaseOpcode opcode, FPURegister rd, FPURegister rs1, FPURegister rs2, FPURegister rs3, FPURoundingMode frm) (defined in <a class="el" href="../../d9/da0/classv8_1_1internal_1_1AssemblerRiscvBase.html">v8::internal::AssemblerRiscvBase</a>)</td><td class="entry"><a class="el" href="../../d9/da0/classv8_1_1internal_1_1AssemblerRiscvBase.html">v8::internal::AssemblerRiscvBase</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr bgcolor="#f0f0f0" class="even"><td class="entry"><b>GenInstrRAtomic</b>(uint8_t funct5, bool aq, bool rl, uint8_t funct3, Register rd, Register rs1, Register rs2) (defined in <a class="el" href="../../d9/da0/classv8_1_1internal_1_1AssemblerRiscvBase.html">v8::internal::AssemblerRiscvBase</a>)</td><td class="entry"><a class="el" href="../../d9/da0/classv8_1_1internal_1_1AssemblerRiscvBase.html">v8::internal::AssemblerRiscvBase</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr bgcolor="#f0f0f0" class="odd"><td class="entry"><b>GenInstrRFrm</b>(uint8_t funct7, BaseOpcode opcode, Register rd, Register rs1, Register rs2, FPURoundingMode frm) (defined in <a class="el" href="../../d9/da0/classv8_1_1internal_1_1AssemblerRiscvBase.html">v8::internal::AssemblerRiscvBase</a>)</td><td class="entry"><a class="el" href="../../d9/da0/classv8_1_1internal_1_1AssemblerRiscvBase.html">v8::internal::AssemblerRiscvBase</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr bgcolor="#f0f0f0" class="even"><td class="entry"><b>GenInstrS</b>(uint8_t funct3, BaseOpcode opcode, Register rs1, Register rs2, int16_t imm12) (defined in <a class="el" href="../../d9/da0/classv8_1_1internal_1_1AssemblerRiscvBase.html">v8::internal::AssemblerRiscvBase</a>)</td><td class="entry"><a class="el" href="../../d9/da0/classv8_1_1internal_1_1AssemblerRiscvBase.html">v8::internal::AssemblerRiscvBase</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr bgcolor="#f0f0f0" class="odd"><td class="entry"><b>GenInstrS</b>(uint8_t funct3, BaseOpcode opcode, Register rs1, FPURegister rs2, int16_t imm12) (defined in <a class="el" href="../../d9/da0/classv8_1_1internal_1_1AssemblerRiscvBase.html">v8::internal::AssemblerRiscvBase</a>)</td><td class="entry"><a class="el" href="../../d9/da0/classv8_1_1internal_1_1AssemblerRiscvBase.html">v8::internal::AssemblerRiscvBase</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr bgcolor="#f0f0f0" class="even"><td class="entry"><b>GenInstrShift_ri</b>(bool arithshift, uint8_t funct3, Register rd, Register rs1, uint8_t shamt) (defined in <a class="el" href="../../d9/da0/classv8_1_1internal_1_1AssemblerRiscvBase.html">v8::internal::AssemblerRiscvBase</a>)</td><td class="entry"><a class="el" href="../../d9/da0/classv8_1_1internal_1_1AssemblerRiscvBase.html">v8::internal::AssemblerRiscvBase</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr bgcolor="#f0f0f0" class="odd"><td class="entry"><b>GenInstrShiftW_ri</b>(bool arithshift, uint8_t funct3, Register rd, Register rs1, uint8_t shamt) (defined in <a class="el" href="../../d9/da0/classv8_1_1internal_1_1AssemblerRiscvBase.html">v8::internal::AssemblerRiscvBase</a>)</td><td class="entry"><a class="el" href="../../d9/da0/classv8_1_1internal_1_1AssemblerRiscvBase.html">v8::internal::AssemblerRiscvBase</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr bgcolor="#f0f0f0" class="even"><td class="entry"><b>GenInstrStore_rri</b>(uint8_t funct3, Register rs1, Register rs2, int16_t imm12) (defined in <a class="el" href="../../d9/da0/classv8_1_1internal_1_1AssemblerRiscvBase.html">v8::internal::AssemblerRiscvBase</a>)</td><td class="entry"><a class="el" href="../../d9/da0/classv8_1_1internal_1_1AssemblerRiscvBase.html">v8::internal::AssemblerRiscvBase</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr bgcolor="#f0f0f0" class="odd"><td class="entry"><b>GenInstrStoreFP_rri</b>(uint8_t funct3, Register rs1, FPURegister rs2, int16_t imm12) (defined in <a class="el" href="../../d9/da0/classv8_1_1internal_1_1AssemblerRiscvBase.html">v8::internal::AssemblerRiscvBase</a>)</td><td class="entry"><a class="el" href="../../d9/da0/classv8_1_1internal_1_1AssemblerRiscvBase.html">v8::internal::AssemblerRiscvBase</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr bgcolor="#f0f0f0" class="even"><td class="entry"><b>GenInstrU</b>(BaseOpcode opcode, Register rd, int32_t imm20) (defined in <a class="el" href="../../d9/da0/classv8_1_1internal_1_1AssemblerRiscvBase.html">v8::internal::AssemblerRiscvBase</a>)</td><td class="entry"><a class="el" href="../../d9/da0/classv8_1_1internal_1_1AssemblerRiscvBase.html">v8::internal::AssemblerRiscvBase</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr bgcolor="#f0f0f0" class="odd"><td class="entry"><b>IsAddi</b>(Instr instr) (defined in <a class="el" href="../../d2/df2/classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a>)</td><td class="entry"><a class="el" href="../../d2/df2/classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a></td><td class="entry"><span class="mlabel">static</span></td></tr>
  <tr bgcolor="#f0f0f0" class="even"><td class="entry"><b>IsAuipc</b>(Instr instr) (defined in <a class="el" href="../../d2/df2/classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a>)</td><td class="entry"><a class="el" href="../../d2/df2/classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a></td><td class="entry"><span class="mlabel">static</span></td></tr>
  <tr bgcolor="#f0f0f0" class="odd"><td class="entry"><b>IsBranch</b>(Instr instr) (defined in <a class="el" href="../../d2/df2/classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a>)</td><td class="entry"><a class="el" href="../../d2/df2/classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a></td><td class="entry"><span class="mlabel">static</span></td></tr>
  <tr bgcolor="#f0f0f0" class="even"><td class="entry"><b>IsJal</b>(Instr instr) (defined in <a class="el" href="../../d2/df2/classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a>)</td><td class="entry"><a class="el" href="../../d2/df2/classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a></td><td class="entry"><span class="mlabel">static</span></td></tr>
  <tr bgcolor="#f0f0f0" class="odd"><td class="entry"><b>IsJalr</b>(Instr instr) (defined in <a class="el" href="../../d2/df2/classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a>)</td><td class="entry"><a class="el" href="../../d2/df2/classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a></td><td class="entry"><span class="mlabel">static</span></td></tr>
  <tr bgcolor="#f0f0f0" class="even"><td class="entry"><b>IsJump</b>(Instr instr) (defined in <a class="el" href="../../d2/df2/classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a>)</td><td class="entry"><a class="el" href="../../d2/df2/classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a></td><td class="entry"><span class="mlabel">static</span></td></tr>
  <tr bgcolor="#f0f0f0" class="odd"><td class="entry"><b>IsLui</b>(Instr instr) (defined in <a class="el" href="../../d2/df2/classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a>)</td><td class="entry"><a class="el" href="../../d2/df2/classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a></td><td class="entry"><span class="mlabel">static</span></td></tr>
  <tr bgcolor="#f0f0f0" class="even"><td class="entry"><b>IsLw</b>(Instr instr) (defined in <a class="el" href="../../d2/df2/classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a>)</td><td class="entry"><a class="el" href="../../d2/df2/classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a></td><td class="entry"><span class="mlabel">static</span></td></tr>
  <tr bgcolor="#f0f0f0" class="odd"><td class="entry"><b>IsNop</b>(Instr instr) (defined in <a class="el" href="../../d2/df2/classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a>)</td><td class="entry"><a class="el" href="../../d2/df2/classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a></td><td class="entry"><span class="mlabel">static</span></td></tr>
  <tr bgcolor="#f0f0f0" class="even"><td class="entry"><b>IsOri</b>(Instr instr) (defined in <a class="el" href="../../d2/df2/classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a>)</td><td class="entry"><a class="el" href="../../d2/df2/classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a></td><td class="entry"><span class="mlabel">static</span></td></tr>
  <tr bgcolor="#f0f0f0" class="odd"><td class="entry"><b>IsSlli</b>(Instr instr) (defined in <a class="el" href="../../d2/df2/classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a>)</td><td class="entry"><a class="el" href="../../d2/df2/classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a></td><td class="entry"><span class="mlabel">static</span></td></tr>
  <tr bgcolor="#f0f0f0" class="even"><td class="entry"><b>j</b>(int32_t imm21) (defined in <a class="el" href="../../d2/df2/classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a>)</td><td class="entry"><a class="el" href="../../d2/df2/classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr bgcolor="#f0f0f0" class="odd"><td class="entry"><b>j</b>(Label *L) (defined in <a class="el" href="../../d2/df2/classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a>)</td><td class="entry"><a class="el" href="../../d2/df2/classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr bgcolor="#f0f0f0" class="even"><td class="entry"><b>jal</b>(Register rd, int32_t imm20) (defined in <a class="el" href="../../d2/df2/classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a>)</td><td class="entry"><a class="el" href="../../d2/df2/classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a></td><td class="entry"></td></tr>
  <tr bgcolor="#f0f0f0" class="odd"><td class="entry"><b>jal</b>(int32_t imm21) (defined in <a class="el" href="../../d2/df2/classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a>)</td><td class="entry"><a class="el" href="../../d2/df2/classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr bgcolor="#f0f0f0" class="even"><td class="entry"><b>jal</b>(Label *L) (defined in <a class="el" href="../../d2/df2/classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a>)</td><td class="entry"><a class="el" href="../../d2/df2/classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr bgcolor="#f0f0f0" class="odd"><td class="entry"><b>jalr</b>(Register rd, Register rs1, int16_t imm12) (defined in <a class="el" href="../../d2/df2/classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a>)</td><td class="entry"><a class="el" href="../../d2/df2/classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a></td><td class="entry"></td></tr>
  <tr bgcolor="#f0f0f0" class="even"><td class="entry"><b>jalr</b>(Register rs, int32_t imm12) (defined in <a class="el" href="../../d2/df2/classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a>)</td><td class="entry"><a class="el" href="../../d2/df2/classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr bgcolor="#f0f0f0" class="odd"><td class="entry"><b>jalr</b>(Register rs) (defined in <a class="el" href="../../d2/df2/classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a>)</td><td class="entry"><a class="el" href="../../d2/df2/classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr bgcolor="#f0f0f0" class="even"><td class="entry"><b>JalrOffset</b>(Instr instr) (defined in <a class="el" href="../../d2/df2/classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a>)</td><td class="entry"><a class="el" href="../../d2/df2/classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a></td><td class="entry"><span class="mlabel">static</span></td></tr>
  <tr bgcolor="#f0f0f0" class="odd"><td class="entry"><b>jr</b>(Register rs) (defined in <a class="el" href="../../d2/df2/classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a>)</td><td class="entry"><a class="el" href="../../d2/df2/classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr bgcolor="#f0f0f0" class="even"><td class="entry"><b>jr</b>(Register rs, int32_t imm12) (defined in <a class="el" href="../../d2/df2/classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a>)</td><td class="entry"><a class="el" href="../../d2/df2/classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr bgcolor="#f0f0f0" class="odd"><td class="entry"><b>jump_offset</b>(Label *L) (defined in <a class="el" href="../../d2/df2/classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a>)</td><td class="entry"><a class="el" href="../../d2/df2/classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr bgcolor="#f0f0f0" class="even"><td class="entry"><b>JumpOffset</b>(Instr instr) (defined in <a class="el" href="../../d2/df2/classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a>)</td><td class="entry"><a class="el" href="../../d2/df2/classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a></td><td class="entry"><span class="mlabel">static</span></td></tr>
  <tr bgcolor="#f0f0f0" class="odd"><td class="entry"><b>kOffset11</b> enum value (defined in <a class="el" href="../../d9/da0/classv8_1_1internal_1_1AssemblerRiscvBase.html">v8::internal::AssemblerRiscvBase</a>)</td><td class="entry"><a class="el" href="../../d9/da0/classv8_1_1internal_1_1AssemblerRiscvBase.html">v8::internal::AssemblerRiscvBase</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr bgcolor="#f0f0f0" class="even"><td class="entry"><b>kOffset12</b> enum value (defined in <a class="el" href="../../d9/da0/classv8_1_1internal_1_1AssemblerRiscvBase.html">v8::internal::AssemblerRiscvBase</a>)</td><td class="entry"><a class="el" href="../../d9/da0/classv8_1_1internal_1_1AssemblerRiscvBase.html">v8::internal::AssemblerRiscvBase</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr bgcolor="#f0f0f0" class="odd"><td class="entry"><b>kOffset13</b> enum value (defined in <a class="el" href="../../d9/da0/classv8_1_1internal_1_1AssemblerRiscvBase.html">v8::internal::AssemblerRiscvBase</a>)</td><td class="entry"><a class="el" href="../../d9/da0/classv8_1_1internal_1_1AssemblerRiscvBase.html">v8::internal::AssemblerRiscvBase</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr bgcolor="#f0f0f0" class="even"><td class="entry"><b>kOffset20</b> enum value (defined in <a class="el" href="../../d9/da0/classv8_1_1internal_1_1AssemblerRiscvBase.html">v8::internal::AssemblerRiscvBase</a>)</td><td class="entry"><a class="el" href="../../d9/da0/classv8_1_1internal_1_1AssemblerRiscvBase.html">v8::internal::AssemblerRiscvBase</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr bgcolor="#f0f0f0" class="odd"><td class="entry"><b>kOffset21</b> enum value (defined in <a class="el" href="../../d9/da0/classv8_1_1internal_1_1AssemblerRiscvBase.html">v8::internal::AssemblerRiscvBase</a>)</td><td class="entry"><a class="el" href="../../d9/da0/classv8_1_1internal_1_1AssemblerRiscvBase.html">v8::internal::AssemblerRiscvBase</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr bgcolor="#f0f0f0" class="even"><td class="entry"><b>kOffset32</b> enum value (defined in <a class="el" href="../../d9/da0/classv8_1_1internal_1_1AssemblerRiscvBase.html">v8::internal::AssemblerRiscvBase</a>)</td><td class="entry"><a class="el" href="../../d9/da0/classv8_1_1internal_1_1AssemblerRiscvBase.html">v8::internal::AssemblerRiscvBase</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr bgcolor="#f0f0f0" class="odd"><td class="entry"><b>kOffset9</b> enum value (defined in <a class="el" href="../../d9/da0/classv8_1_1internal_1_1AssemblerRiscvBase.html">v8::internal::AssemblerRiscvBase</a>)</td><td class="entry"><a class="el" href="../../d9/da0/classv8_1_1internal_1_1AssemblerRiscvBase.html">v8::internal::AssemblerRiscvBase</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr bgcolor="#f0f0f0" class="even"><td class="entry"><b>lb</b>(Register rd, Register rs1, int16_t imm12) (defined in <a class="el" href="../../d2/df2/classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a>)</td><td class="entry"><a class="el" href="../../d2/df2/classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a></td><td class="entry"></td></tr>
  <tr bgcolor="#f0f0f0" class="odd"><td class="entry"><b>lbu</b>(Register rd, Register rs1, int16_t imm12) (defined in <a class="el" href="../../d2/df2/classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a>)</td><td class="entry"><a class="el" href="../../d2/df2/classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a></td><td class="entry"></td></tr>
  <tr bgcolor="#f0f0f0" class="even"><td class="entry"><b>lh</b>(Register rd, Register rs1, int16_t imm12) (defined in <a class="el" href="../../d2/df2/classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a>)</td><td class="entry"><a class="el" href="../../d2/df2/classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a></td><td class="entry"></td></tr>
  <tr bgcolor="#f0f0f0" class="odd"><td class="entry"><b>lhu</b>(Register rd, Register rs1, int16_t imm12) (defined in <a class="el" href="../../d2/df2/classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a>)</td><td class="entry"><a class="el" href="../../d2/df2/classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a></td><td class="entry"></td></tr>
  <tr bgcolor="#f0f0f0" class="even"><td class="entry"><b>LoadOffset</b>(Instr instr) (defined in <a class="el" href="../../d2/df2/classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a>)</td><td class="entry"><a class="el" href="../../d2/df2/classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a></td><td class="entry"><span class="mlabel">static</span></td></tr>
  <tr bgcolor="#f0f0f0" class="odd"><td class="entry"><b>lui</b>(Register rd, int32_t imm20) (defined in <a class="el" href="../../d2/df2/classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a>)</td><td class="entry"><a class="el" href="../../d2/df2/classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a></td><td class="entry"></td></tr>
  <tr bgcolor="#f0f0f0" class="even"><td class="entry"><b>lw</b>(Register rd, Register rs1, int16_t imm12) (defined in <a class="el" href="../../d2/df2/classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a>)</td><td class="entry"><a class="el" href="../../d2/df2/classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a></td><td class="entry"></td></tr>
  <tr bgcolor="#f0f0f0" class="odd"><td class="entry"><b>mv</b>(Register rd, Register rs) (defined in <a class="el" href="../../d2/df2/classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a>)</td><td class="entry"><a class="el" href="../../d2/df2/classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr bgcolor="#f0f0f0" class="even"><td class="entry"><b>neg</b>(Register rd, Register rs) (defined in <a class="el" href="../../d2/df2/classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a>)</td><td class="entry"><a class="el" href="../../d2/df2/classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr bgcolor="#f0f0f0" class="odd"><td class="entry"><b>nor</b>(Register rd, Register rs, Register rt) (defined in <a class="el" href="../../d2/df2/classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a>)</td><td class="entry"><a class="el" href="../../d2/df2/classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr bgcolor="#f0f0f0" class="even"><td class="entry"><b>not_</b>(Register rd, Register rs) (defined in <a class="el" href="../../d2/df2/classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a>)</td><td class="entry"><a class="el" href="../../d2/df2/classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr bgcolor="#f0f0f0" class="odd"><td class="entry"><b>OffsetSize</b> enum name (defined in <a class="el" href="../../d9/da0/classv8_1_1internal_1_1AssemblerRiscvBase.html">v8::internal::AssemblerRiscvBase</a>)</td><td class="entry"><a class="el" href="../../d9/da0/classv8_1_1internal_1_1AssemblerRiscvBase.html">v8::internal::AssemblerRiscvBase</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr bgcolor="#f0f0f0" class="even"><td class="entry"><b>or_</b>(Register rd, Register rs1, Register rs2) (defined in <a class="el" href="../../d2/df2/classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a>)</td><td class="entry"><a class="el" href="../../d2/df2/classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a></td><td class="entry"></td></tr>
  <tr bgcolor="#f0f0f0" class="odd"><td class="entry"><b>ori</b>(Register rd, Register rs1, int16_t imm12) (defined in <a class="el" href="../../d2/df2/classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a>)</td><td class="entry"><a class="el" href="../../d2/df2/classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a></td><td class="entry"></td></tr>
  <tr bgcolor="#f0f0f0" class="even"><td class="entry"><b>ret</b>() (defined in <a class="el" href="../../d2/df2/classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a>)</td><td class="entry"><a class="el" href="../../d2/df2/classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr bgcolor="#f0f0f0" class="odd"><td class="entry"><b>sb</b>(Register source, Register base, int16_t imm12) (defined in <a class="el" href="../../d2/df2/classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a>)</td><td class="entry"><a class="el" href="../../d2/df2/classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a></td><td class="entry"></td></tr>
  <tr bgcolor="#f0f0f0" class="even"><td class="entry"><b>seqz</b>(Register rd, Register rs) (defined in <a class="el" href="../../d2/df2/classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a>)</td><td class="entry"><a class="el" href="../../d2/df2/classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr bgcolor="#f0f0f0" class="odd"><td class="entry"><b>sgtz</b>(Register rd, Register rs) (defined in <a class="el" href="../../d2/df2/classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a>)</td><td class="entry"><a class="el" href="../../d2/df2/classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr bgcolor="#f0f0f0" class="even"><td class="entry"><b>sh</b>(Register source, Register base, int16_t imm12) (defined in <a class="el" href="../../d2/df2/classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a>)</td><td class="entry"><a class="el" href="../../d2/df2/classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a></td><td class="entry"></td></tr>
  <tr bgcolor="#f0f0f0" class="odd"><td class="entry"><b>sll</b>(Register rd, Register rs1, Register rs2) (defined in <a class="el" href="../../d2/df2/classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a>)</td><td class="entry"><a class="el" href="../../d2/df2/classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a></td><td class="entry"></td></tr>
  <tr bgcolor="#f0f0f0" class="even"><td class="entry"><b>slli</b>(Register rd, Register rs1, uint8_t shamt) (defined in <a class="el" href="../../d2/df2/classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a>)</td><td class="entry"><a class="el" href="../../d2/df2/classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a></td><td class="entry"></td></tr>
  <tr bgcolor="#f0f0f0" class="odd"><td class="entry"><b>slt</b>(Register rd, Register rs1, Register rs2) (defined in <a class="el" href="../../d2/df2/classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a>)</td><td class="entry"><a class="el" href="../../d2/df2/classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a></td><td class="entry"></td></tr>
  <tr bgcolor="#f0f0f0" class="even"><td class="entry"><b>slti</b>(Register rd, Register rs1, int16_t imm12) (defined in <a class="el" href="../../d2/df2/classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a>)</td><td class="entry"><a class="el" href="../../d2/df2/classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a></td><td class="entry"></td></tr>
  <tr bgcolor="#f0f0f0" class="odd"><td class="entry"><b>sltiu</b>(Register rd, Register rs1, int16_t imm12) (defined in <a class="el" href="../../d2/df2/classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a>)</td><td class="entry"><a class="el" href="../../d2/df2/classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a></td><td class="entry"></td></tr>
  <tr bgcolor="#f0f0f0" class="even"><td class="entry"><b>sltu</b>(Register rd, Register rs1, Register rs2) (defined in <a class="el" href="../../d2/df2/classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a>)</td><td class="entry"><a class="el" href="../../d2/df2/classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a></td><td class="entry"></td></tr>
  <tr bgcolor="#f0f0f0" class="odd"><td class="entry"><b>sltz</b>(Register rd, Register rs) (defined in <a class="el" href="../../d2/df2/classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a>)</td><td class="entry"><a class="el" href="../../d2/df2/classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr bgcolor="#f0f0f0" class="even"><td class="entry"><b>snez</b>(Register rd, Register rs) (defined in <a class="el" href="../../d2/df2/classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a>)</td><td class="entry"><a class="el" href="../../d2/df2/classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr bgcolor="#f0f0f0" class="odd"><td class="entry"><b>sra</b>(Register rd, Register rs1, Register rs2) (defined in <a class="el" href="../../d2/df2/classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a>)</td><td class="entry"><a class="el" href="../../d2/df2/classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a></td><td class="entry"></td></tr>
  <tr bgcolor="#f0f0f0" class="even"><td class="entry"><b>srai</b>(Register rd, Register rs1, uint8_t shamt) (defined in <a class="el" href="../../d2/df2/classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a>)</td><td class="entry"><a class="el" href="../../d2/df2/classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a></td><td class="entry"></td></tr>
  <tr bgcolor="#f0f0f0" class="odd"><td class="entry"><b>srl</b>(Register rd, Register rs1, Register rs2) (defined in <a class="el" href="../../d2/df2/classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a>)</td><td class="entry"><a class="el" href="../../d2/df2/classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a></td><td class="entry"></td></tr>
  <tr bgcolor="#f0f0f0" class="even"><td class="entry"><b>srli</b>(Register rd, Register rs1, uint8_t shamt) (defined in <a class="el" href="../../d2/df2/classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a>)</td><td class="entry"><a class="el" href="../../d2/df2/classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a></td><td class="entry"></td></tr>
  <tr bgcolor="#f0f0f0" class="odd"><td class="entry"><b>sub</b>(Register rd, Register rs1, Register rs2) (defined in <a class="el" href="../../d2/df2/classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a>)</td><td class="entry"><a class="el" href="../../d2/df2/classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a></td><td class="entry"></td></tr>
  <tr bgcolor="#f0f0f0" class="even"><td class="entry"><b>sw</b>(Register source, Register base, int16_t imm12) (defined in <a class="el" href="../../d2/df2/classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a>)</td><td class="entry"><a class="el" href="../../d2/df2/classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a></td><td class="entry"></td></tr>
  <tr bgcolor="#f0f0f0" class="odd"><td class="entry"><b>sync</b>() (defined in <a class="el" href="../../d2/df2/classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a>)</td><td class="entry"><a class="el" href="../../d2/df2/classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr bgcolor="#f0f0f0" class="even"><td class="entry"><b>unimp</b>() (defined in <a class="el" href="../../d2/df2/classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a>)</td><td class="entry"><a class="el" href="../../d2/df2/classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a></td><td class="entry"></td></tr>
  <tr bgcolor="#f0f0f0" class="odd"><td class="entry"><b>xor_</b>(Register rd, Register rs1, Register rs2) (defined in <a class="el" href="../../d2/df2/classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a>)</td><td class="entry"><a class="el" href="../../d2/df2/classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a></td><td class="entry"></td></tr>
  <tr bgcolor="#f0f0f0" class="even"><td class="entry"><b>xori</b>(Register rd, Register rs1, int16_t imm12) (defined in <a class="el" href="../../d2/df2/classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a>)</td><td class="entry"><a class="el" href="../../d2/df2/classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a></td><td class="entry"></td></tr>
</table></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Sat Jun 22 2024 13:55:43 for V8 by <a href="https://www.doxygen.org/index.html"><img class="footer" src="../../doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.12.0 </li>
  </ul>
</div>
</body>
</html>
