Running: fuse.exe -relaunch -intstyle "ise" -incremental -lib "unisims_ver" -lib "unimacro_ver" -lib "xilinxcorelib_ver" -lib "secureip" -o "C:/Company/GitProject/rarchhazi/spi_rom_proba/test_bench_isim_beh.exe" -prj "C:/Company/GitProject/rarchhazi/spi_rom_proba/test_bench_beh.prj" "work.test_bench" "work.glbl" 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Company/GitProject/rarchhazi/spi_rom_proba/spi.v" into library work
Analyzing Verilog file "C:/Company/GitProject/rarchhazi/spi_rom_proba/spi_interface.v" into library work
Analyzing Verilog file "C:/Company/GitProject/rarchhazi/spi_rom_proba/amba.v" into library work
Analyzing Verilog file "C:/Company/GitProject/rarchhazi/spi_rom_proba/top_module.v" into library work
Analyzing Verilog file "C:/Company/GitProject/rarchhazi/spi_rom_proba/23A1024.v" into library work
Analyzing Verilog file "C:/Company/GitProject/rarchhazi/spi_rom_proba/test_bench.v" into library work
Analyzing Verilog file "D:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:188 - "C:/Company/GitProject/rarchhazi/spi_rom_proba/23A1024.v" Line 479: Actual bit length 32 differs from formal bit length 1
WARNING:HDLCompiler:188 - "C:/Company/GitProject/rarchhazi/spi_rom_proba/23A1024.v" Line 480: Actual bit length 32 differs from formal bit length 1
WARNING:HDLCompiler:188 - "C:/Company/GitProject/rarchhazi/spi_rom_proba/23A1024.v" Line 481: Actual bit length 32 differs from formal bit length 1
WARNING:HDLCompiler:1016 - "C:/Company/GitProject/rarchhazi/spi_rom_proba/test_bench.v" Line 40: Port sck is not connected to this instance
WARNING:HDLCompiler:189 - "C:/Company/GitProject/rarchhazi/spi_rom_proba/top_module.v" Line 41: Size mismatch in connection of port <amba_command>. Formal port size is 1-bit while actual signal size is 2-bit.
WARNING:HDLCompiler:189 - "C:/Company/GitProject/rarchhazi/spi_rom_proba/top_module.v" Line 42: Size mismatch in connection of port <amba_reg_select>. Formal port size is 2-bit while actual signal size is 1-bit.
Completed static elaboration
Compiling module spi
Compiling module spi_interface
Compiling module amba
Compiling module top_module
Compiling module M23A1024
Compiling module test_bench
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
WARNING:Simulator - Unable to copy libPortabilityNOSH.dll to the simulation executable directory: boost::filesystem::copy_file: A rendszer nem találja a megadott elérési utat, "isim\test_bench_isim_beh.exe.sim\libPortability.dll".
Compiled 7 Verilog Units
Built simulation executable C:/Company/GitProject/rarchhazi/spi_rom_proba/test_bench_isim_beh.exe
Fuse Memory Usage: 30380 KB
Fuse CPU Usage: 546 ms
