*$
*TPS43340-Q1
*****************************************************************************
* (C) Copyright 2013 Texas Instruments Incorporated. All rights reserved.                                            
*****************************************************************************
** This model is designed as an aid for customers of Texas Instruments.
** TI and its licensors and suppliers make no warranties, either expressed
** or implied, with respect to this model, including the warranties of 
** merchantability or fitness for a particular purpose.  The model is
** provided solely on an "as is" basis.  The entire risk as to its quality
** and performance is with the customer
*****************************************************************************
*
* This model is subject to change without notice. Texas Instruments
* Incorporated is not responsible for updating this model.
*
*****************************************************************************
*
** Released by: WEBENCH Design Center, Texas Instruments Inc.
* Part: TPS43340-Q1
* Date: 19APR2013
* Model Type: TRANSIENT
* Simulator: PSPICE
* Simulator Version: 16.2.0.p001
* EVM Order Number: TPS4334xEVM
* EVM Users Guide: SLVU463-July 2011
* Datasheet: SLVSB16C NOVEMBER 2011 - REVISED JANUARY 2013
*
* Model Version: Final 1.0
*
*****************************************************************************
*
* Updates:
*
* Final 1.0
* Release to Web.
*
*****************************************************************************
.SUBCKT TPS43340-Q1_BUCK1_TRANS AGND BOOTX COMPX ENX EXTSUP GLX GPULL GUX
+  PGNDX PHX RDELAY RSTX RT SSX SX1 SX2 SYNC VIN VREG VSENSEX  
X_U9_BUCK12_U612         U9_BUCK12_PGOOD_D U9_BUCK12_PGOOD_D
+  U9_BUCK12_N16616119 U9_BUCK12_PG_EN_B NAND3_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U9_BUCK12_S19    U9_BUCK12_PG_EN_B 0 RSTX 0 PGOOD_U9_BUCK12_S19 
X_U9_BUCK12_U611         SDWN U9_BUCK12_N16616119 INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
C_U9_BUCK12_C5         0 U9_BUCK12_N16784615  1n  
R_U9_BUCK12_R5         U9_BUCK12_N167846331 U9_BUCK12_N16784615  1  
R_U9_BUCK12_U12_R1         0 RDELAY  1G  
V_U9_BUCK12_U12_V4         U9_BUCK12_U12_N16647524 0 2
X_U9_BUCK12_U12_U8         U9_BUCK12_U12_N16800540 U9_BUCK12_U12_N16800633
+  U9_BUCK12_U12_D2 COMP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U9_BUCK12_U12_U4         U9_BUCK12_U12_N16615680 U9_BUCK12_U12_N16647732
+  one_shot_BUCK12 PARAMS:  T=20
C_U9_BUCK12_U12_C7         0 U9_BUCK12_U12_N16783188  1n  TC=0,0 
C_U9_BUCK12_U12_C8         0 U9_BUCK12_U12_N16800540  1n  TC=0,0 
X_U9_BUCK12_U12_U7         RDELAY U9_BUCK12_U12_N16615878
+  U9_BUCK12_U12_N16615680 COMP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
D_U9_BUCK12_U12_D14         U9_BUCK12_U12_N16800540 U9_BUCK12_U12_N16803565
+  D_D1 
X_U9_BUCK12_U12_S2    U9_BUCK12_U12_PG_TR 0 U9_BUCK12_U12_N16647378 0
+  DLYAB_OSC_U9_BUCK12_U12_S2 
R_U9_BUCK12_U12_R2         0 U9_BUCK12_U12_N16800540  1G  
X_U9_BUCK12_U12_S3    U9_BUCK12_U12_PG_DELAY 0 U9_BUCK12_U12_N16783828
+  U9_BUCK12_U12_N16783188 DLYAB_OSC_U9_BUCK12_U12_S3 
X_U9_BUCK12_U12_U621         U9_BUCK12_U12_N16778495 U9_BUCK12_PGOOD
+  U9_BUCK12_U12_PG_TR XOR2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
C_U9_BUCK12_U12_C6         0 RDELAY  1p  TC=0,0 
X_U9_BUCK12_U12_U611         U9_BUCK12_PGOOD U9_BUCK12_U12_N16778495
+  BUF_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY=20n
X_U9_BUCK12_U12_U613         U9_BUCK12_U12_N16783188 U9_BUCK12_PGOOD_D
+  BUF_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
E_U9_BUCK12_U12_ABM5         U9_BUCK12_U12_N16615878 0 VALUE {
+  ((V(U9_BUCK12_U12_N16615680)*-1) + 1.8)    }
X_U9_BUCK12_U12_U623         U9_BUCK12_U12_D1 U9_BUCK12_U12_PG_TR
+  U9_BUCK12_U12_N16817225 OR2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
G_U9_BUCK12_U12_ABMII2         0 U9_BUCK12_U12_N16647378 VALUE {
+  (V(U9_BUCK12_U12_N16647732)*5m)    }
V_U9_BUCK12_U12_V5         U9_BUCK12_U12_N16786288 0 2.2
X_U9_BUCK12_U12_U612         U9_BUCK12_PGOOD U9_BUCK12_U12_N16783828
+  BUF_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY=30n
X_U9_BUCK12_U12_U622         U9_BUCK12_U12_D1 U9_BUCK12_U12_D2
+  U9_BUCK12_U12_PG_DELAY AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
C_U9_BUCK12_U12_C1         0 U9_BUCK12_U12_N16647378  1n  TC=0,0 
I_U9_BUCK12_U12_I1         U9_BUCK12_U12_N16803565 U9_BUCK12_U12_N16800540 DC
+  25uAdc  
G_U9_BUCK12_U12_ABMII1         0 RDELAY VALUE { if(V(U9_BUCK12_U12_N16615680) >
+  0.5, -40u, 40u)    }
X_U9_BUCK12_U12_S1    U9_BUCK12_U12_N16817225 0 RDELAY U9_BUCK12_U12_N16795485
+  DLYAB_OSC_U9_BUCK12_U12_S1 
D_U9_BUCK12_U12_D13         U9_BUCK12_U12_N16647378 U9_BUCK12_U12_N16786288
+  D_D1 
V_U9_BUCK12_U12_V7         U9_BUCK12_U12_N16800633 0 0.5
V_U9_BUCK12_U12_V2         U9_BUCK12_U12_N16795485 0 0.8
V_U9_BUCK12_U12_V8         U9_BUCK12_U12_N16803565 0 1
X_U9_BUCK12_U12_S4    U9_BUCK12_U12_PG_TR 0 U9_BUCK12_U12_N16800540 0
+  DLYAB_OSC_U9_BUCK12_U12_S4 
X_U9_BUCK12_U12_U619         U9_BUCK12_U12_N16647378 U9_BUCK12_U12_N16647524
+  U9_BUCK12_U12_D1 COMP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U9_BUCK12_U6         VSENSEX U9_BUCK12_N16784615 U9_BUCK12_PGOOD
+  COMP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
E_U9_BUCK12_ABM4         U9_BUCK12_N167846331 0 VALUE {
+  ((V(U9_BUCK12_PGOOD)*-16m) + 0.76)    }
V_V47         SET0 0 0Vdc
V_U4_BUCK12_V70         U4_BUCK12_N7397990 0 1.7
C_U4_BUCK12_C15         0 U4_BUCK12_N7398492  100n  
D_U4_BUCK12_D62         SSX U4_BUCK12_N7397990 D_D1 
V_U4_BUCK12_V72         U4_BUCK12_N7406021 0 -0.1mVdc
X_U4_BUCK12_U825         SDWN OCB U4_BUCK12_N16637584 U4_BUCK12_N16639089
+  OR3_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
G_U4_BUCK12_ABMII1         U4_BUCK12_N7397990 SSX VALUE { 
+ {IF(V(U4_BUCK12_N16572832) > 0.5,1u,0)}    }
X_U4_BUCK12_U827         HICCUP_N U4_BUCK12_N16637245 U4_BUCK12_N16572832
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U4_BUCK12_S68    U4_BUCK12_N7398492 0 SSX U4_BUCK12_N7406021
+  SoftStart_U4_BUCK12_S68 
D_U4_BUCK12_D63         0 SSX D_D1 
R_U4_BUCK12_R14         U4_BUCK12_N16569567 VREF_GM  1  
X_U4_BUCK12_U1         SDWN U4_BUCK12_N16637245 INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U4_BUCK12_U2         HICCUP_N U4_BUCK12_N16637584 INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
G_U4_BUCK12_ABMI5         SSX 0 VALUE { {IF(V(SS_DISCH) > 2.5, 1.25e-3,0)}    }
R_U4_BUCK12_R15         U4_BUCK12_N16639089 U4_BUCK12_N7398492  1  
C_U4_BUCK12_C8         0 SSX  0.1p  
E_U4_BUCK12_ABM178         U4_BUCK12_N16569567 0 VALUE { IF(V(SSX) < 0.8,
+  V(SSX),0.8)    }
C_U4_BUCK12_C14         0 VREF_GM  1n  
E_U5_BUCK12_ABM9         U5_BUCK12_N7407271 0 VALUE {
+  LIMIT((-0.9912*V(VSENSEX)*V(VSENSEX) + 1.4354*V(VSENSEX) + 1.0359), 1.55,
+  1.3004)    }
V_U5_BUCK12_V5         U5_BUCK12_N7407325 0 0.65
R_U5_BUCK12_R12         U5_BUCK12_N7406885 OCB  1  
C_U5_BUCK12_C11         0 OCB  1n  
E_U5_BUCK12_ABM8         U5_BUCK12_N7406885 0 VALUE { {IF(V(COMPX) > 2.5,5,0)} 
+    }
D_U5_BUCK12_D10         COMPX U5_BUCK12_N7407271 D_D 
D_U5_BUCK12_D9         U5_BUCK12_N7407325 COMPX D_D 
E_U5_BUCK12_E1         U5_BUCK12_N16554534 0 VREF_GM VSENSEX 1
G_U5_BUCK12_ABM2I1         0 COMPX VALUE { (V(U5_BUCK12_N16554534) - V(0))*1m  
+   }
R_U5_BUCK12_R4         U5_BUCK12_N165463111 COMPX  10MEG  
V_U5_BUCK12_V6         U5_BUCK12_N165463111 0 0Vdc
X_U10_BUCK12_U615         U10_BUCK12_N16787685 U10_BUCK12_N16788511
+  INV_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U10_BUCK12_U800         U10_BUCK12_N16856386 U10_BUCK12_SW_OFF_B
+  U10_BUCK12_LPM_B U10_BUCK12_LPM_B U10_BUCK12_N16994649 OR4_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
C_U10_BUCK12_C3         0 U10_BUCK12_LPM_EXIT_PULSE_COUNT  1n  TC=0,0 
X_U10_BUCK12_U640         LPM_TON U10_BUCK12_N16879332 BUF_DELAY_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY=40n
X_U10_BUCK12_U625         U10_BUCK12_RST_FF LPM U10_BUCK12_N16812883
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
V_U10_BUCK12_V3         U10_BUCK12_N16865887 0 0.7
X_U10_BUCK12_U616         LPM U10_BUCK12_LPM_B SET1 SET1 U10_BUCK12_N17004694
+  U10_BUCK12_LPM_EN_B DFFSBRB_RHPBASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U10_BUCK12_U630         SDWN U10_BUCK12_N17002934 INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U10_BUCK12_U799         U10_BUCK12_LPM_B U10_BUCK12_LPM_B
+  U10_BUCK12_N16847787 LPM_TON U10_BUCK12_N16847830 OR4_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U10_BUCK12_U4         U10_BUCK12_N167798652 U10_BUCK12_SAM_PULSE one_shot_BUCK12
+  PARAMS:  T=10
X_U10_BUCK12_U644         U10_BUCK12_PH_POS LPM_TON U10_BUCK12_N16946255
+  OR2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U10_BUCK12_U636         U10_BUCK12_N16858036 U10_BUCK12_LPM_TON_TRIG
+  U10_BUCK12_LPM_EXIT AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U10_BUCK12_U629         LPM U10_BUCK12_N16812297 LPM_TON AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U10_BUCK12_U8         U10_BUCK12_N16946255 U10_BUCK12_N16958954 one_shot_BUCK12
+  PARAMS:  T=20
X_U10_BUCK12_U614         HDRV U10_BUCK12_HDRV_B INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
V_U10_BUCK12_V1         U10_BUCK12_N16779880 0 0.4
X_U10_BUCK12_U641         U10_BUCK12_N16895132 U10_BUCK12_LPM_DUTY_CYCLE_SAMPLE
+  U10_BUCK12_N16895726 COMP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U10_BUCK12_U6         LPM_TON U10_BUCK12_LPM_TON_TRIG one_shot_BUCK12 PARAMS:  T=10
V_U10_BUCK12_V4         U10_BUCK12_N16895132 0 0.8
X_U10_BUCK12_U620         U10_BUCK12_HDRV_B U10_BUCK12_PH_POS
+  U10_BUCK12_N16787685 AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
C_U10_BUCK12_C1         0 U10_BUCK12_LPM_ENTRY_PULSE_COUNT  1n  TC=0,0 
E_U10_BUCK12_ABM1         U10_BUCK12_LPM_DUTY_CYCLE_SAMPLE 0 VALUE {
+  if(V(U10_BUCK12_LPM_TON_B) > 0.5,
+  (V(U10_BUCK12_TON_RAMP)/(V(U10_BUCK12_TON_RAMP) + V(U10_BUCK12_TOFF_RAMP) +
+  10n)), 0)    }
G_U10_BUCK12_ABMII1         0 U10_BUCK12_LPM_ENTRY_PULSE_COUNT VALUE {
+  (V(U10_BUCK12_N167850392)*1m)    }
X_U10_BUCK12_U626         SET1 U10_BUCK12_TON_TIMER U10_BUCK12_N16812297
+  COMP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U10_BUCK12_U617         PHX 0 U10_BUCK12_PH_POS COMP_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5
X_U10_BUCK12_U632         U10_BUCK12_N16812297 U10_BUCK12_N16846443
+  U10_BUCK12_RST_FF OR2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U10_BUCK12_U634         U10_BUCK12_PH_POS U10_BUCK12_LPM_TON_B
+  U10_BUCK12_SW_OFF_B NAND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
E_U10_BUCK12_ABM2         U10_BUCK12_N16905578 0 VALUE {
+  if(V(U10_BUCK12_N16958954) > 0.5, V(U10_BUCK12_N16895726), 1)    }
X_U10_BUCK12_U623         LPM U10_BUCK12_N16788962 U10_BUCK12_RST_CNT
+  OR2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U10_BUCK12_S5    U10_BUCK12_N16884150 0 0 U10_BUCK12_TOFF_RAMP
+  Low_Power_Mode_U10_BUCK12_S5 
X_U10_BUCK12_U639         U10_BUCK12_N16869698 U10_BUCK12_LPM_B
+  U10_BUCK12_N16864895 OR2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U10_BUCK12_U613         U10_BUCK12_SW_OFF_B U10_BUCK12_N16856386
+  INV_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY=40n
X_U10_BUCK12_U627         VSENSEX VREF_GM U10_BUCK12_N16836260 COMP_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U10_BUCK12_U612         U10_BUCK12_N16812297 U10_BUCK12_N16846443
+  INV_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY=50n
X_U10_BUCK12_U619         U10_BUCK12_N16785060 U10_BUCK12_LPM_ENTRY_PULSE_COUNT
+  U10_BUCK12_N16975719 COMP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
D_U10_BUCK12_D9         U10_BUCK12_TON_TIMER SET1 D_D 
X_U10_BUCK12_U624         U10_BUCK12_LPM_B U10_BUCK12_N16836260
+  U10_BUCK12_N16811884 OR2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U10_BUCK12_U645         U10_BUCK12_N17002934 U10_BUCK12_EXIT_LPM
+  U10_BUCK12_N17004694 AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
C_U10_BUCK12_C2         0 U10_BUCK12_TON_TIMER  1n  TC=0,0 
X_U10_BUCK12_U5         U10_BUCK12_N16835202 U10_BUCK12_N16835079 one_shot_BUCK12
+  PARAMS:  T=20
X_U10_BUCK12_S4    U10_BUCK12_N16884150 0 0 U10_BUCK12_TON_RAMP
+  Low_Power_Mode_U10_BUCK12_S4 
G_U10_BUCK12_ABMII4         0 U10_BUCK12_TOFF_RAMP VALUE {
+  ((1-V(U10_BUCK12_N16946255))*0.1m)    }
X_U10_BUCK12_U622         U10_BUCK12_N16788511 U10_BUCK12_SAM_PULSE
+  U10_BUCK12_N16788962 AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
V_U10_BUCK12_V2         U10_BUCK12_N16785060 0 2.28
X_U10_BUCK12_U642         CCM_EN U10_BUCK12_N16975719 U10_BUCK12_LPM_EN_B
+  OR2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U10_BUCK12_U628         U10_BUCK12_N16835202 N16810664 SET1 SET1
+  U10_BUCK12_N16812883 U10_BUCK12_N16811884 DFFSBRB_RHPBASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U10_BUCK12_S1    U10_BUCK12_RST_CNT 0 U10_BUCK12_LPM_ENTRY_PULSE_COUNT 0
+  Low_Power_Mode_U10_BUCK12_S1 
X_U10_BUCK12_U621         U10_BUCK12_N16787685 U10_BUCK12_SAM_PULSE
+  U10_BUCK12_N167850392 AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
G_U10_BUCK12_ABMII3         0 U10_BUCK12_TON_RAMP VALUE { (V(LPM_TON)*0.1m)   
+  }
X_U10_BUCK12_S2    U10_BUCK12_N16835079 0 U10_BUCK12_TON_TIMER 0
+  Low_Power_Mode_U10_BUCK12_S2 
C_U10_BUCK12_C4         0 U10_BUCK12_TON_RAMP  1n  TC=0,0 
C_U10_BUCK12_C5         0 U10_BUCK12_TOFF_RAMP  1n  TC=0,0 
X_U10_BUCK12_S3    U10_BUCK12_N16864895 0 U10_BUCK12_LPM_EXIT_PULSE_COUNT 0
+  Low_Power_Mode_U10_BUCK12_S3 
X_U10_BUCK12_U611         LPM_TON U10_BUCK12_N16847787 INV_DELAY_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY=40n
X_U10_BUCK12_U643         U10_BUCK12_N16900946 U10_BUCK12_N16905578
+  U10_BUCK12_EXIT_LPM AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U10_BUCK12_U633         LPM_TON U10_BUCK12_LPM_TON_B INV_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
G_U10_BUCK12_ABM2I1         SET1 U10_BUCK12_TON_TIMER VALUE {
+  ((V(VIN_INT)-V(SX2))/9)*1m    }
X_U10_BUCK12_U637         U10_BUCK12_N16857856 U10_BUCK12_LPM_TON_TRIG
+  U10_BUCK12_N16869698 AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U10_BUCK12_U631         U10_BUCK12_N16858036 U10_BUCK12_N16857856 SET1 SET1
+  U10_BUCK12_N16994649 U10_BUCK12_N16847830 DFFSBRB_RHPBASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U10_BUCK12_U638         U10_BUCK12_N16865887 U10_BUCK12_LPM_EXIT_PULSE_COUNT
+  U10_BUCK12_N16900946 COMP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U10_BUCK12_U7         U10_BUCK12_N16879332 U10_BUCK12_N16884150 one_shot_BUCK12
+  PARAMS:  T=10
G_U10_BUCK12_ABMII2         0 U10_BUCK12_LPM_EXIT_PULSE_COUNT VALUE {
+  (V(U10_BUCK12_LPM_EXIT)*10m)    }
X_U10_BUCK12_U618         RAMP U10_BUCK12_N16779880 U10_BUCK12_N167798652
+  COMP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
V_V46         SET1 0 1
E_U20_BUCK12_ABM2         U20_BUCK12_N16655410 0 VALUE {
+  if(V(U20_BUCK12_N16653309) > V(U20_BUCK12_VSUP), V(U20_BUCK12_VSUP),
+  V(U20_BUCK12_N16653309))    }
E_U20_BUCK12_ABM1         U20_BUCK12_VSUP 0 VALUE { if(V(LPM)>0.5, V(VIN_INT), 
+  
+ if(V(EXTSUP_INT) < 4.6, V(VIN_INT), V(EXTSUP_INT)) )   }
E_U20_BUCK12_ABM3         U20_BUCK12_N16653309 0 VALUE { if(V(LPM)>0.5, 7.5,  
+ if(V(EXTSUP_INT) < 4.6, 5.8, 7.5) )   }
R_U20_BUCK12_R1         U20_BUCK12_N16655410 U20_BUCK12_N16655440  1  
E_U20_BUCK12_E1         VREG PGNDX U20_BUCK12_N16655440 0 1
C_U20_BUCK12_C1         0 U20_BUCK12_N16655440  1n  TC=0,0 
X_U12         SDWN LPM N16843075 OR2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
R_R10         0 SYNC  100Meg  
X_U132         MAX_DUTY_CYCLE PWM_FINAL N16643373 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U13         GPULL VIN gpull_diode PARAMS:
V_V50         N16649916 0 1Vdc
V_V49         N16649191 0 1.7Vdc
E_E3         EXTSUP_INT 0 EXTSUP PGNDX 1
R_R9         RSTX SX2  50k  
R_R11         0 GPULL  500k  
R_R6         PGNDX 0  1m  
E_E2         VIN_INT 0 VIN PGNDX 1
X_U7_BUCK12_U823         U7_BUCK12_N16497188 PWM_CLK U7_BUCK12_N16489522
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
R_U7_BUCK12_R272         U7_BUCK12_N16489522 U7_BUCK12_INDELAYED1  12.26k  
X_U7_BUCK12_U822         PWM_CLK U7_BUCK12_N16497188 INV_DELAY_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY=15n
X_U7_BUCK12_U824         U7_BUCK12_N16489522 U7_BUCK12_INDELAYED1 PWM_CLK
+  PWM_FINAL OR3_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
D_U7_BUCK12_D9         U7_BUCK12_N16489522 U7_BUCK12_INDELAYED1 D_D 
C_U7_BUCK12_C172         0 U7_BUCK12_INDELAYED1  10p  
X_U133         SYNC N16649191 N16649916 SYNC_D COMPHYS_BASIC_GEN PARAMS:  VDD=1
+  VSS=0 VTHRESH=0.5
E_E1         ISW 0 SX1 SX2 1
X_U11_BUCK12_U611         U11_BUCK12_N16778992 U11_BUCK12_OVLO
+  INV_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY=5u
X_U11_BUCK12_U137         U11_BUCK12_UVLO U11_BUCK12_OVLO U11_BUCK12_UOVLO
+  OR2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U11_BUCK12_U136         U11_BUCK12_N16496294 U11_BUCK12_UOVLO SDWN
+  OR2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
V_U11_BUCK12_V66         U11_BUCK12_N16778983 0 2
C_U11_BUCK12_C163         U11_BUCK12_N6045130 U11_BUCK12_N6045136  140.5p  
X_U11_BUCK12_U828         U11_BUCK12_N16778935 VIN_INT U11_BUCK12_N16778983
+  U11_BUCK12_N16778992 COMPHYS_BASIC_GEN PARAMS:  VDD=1 VSS=0 VTHRESH=0.5
X_U11_BUCK12_U604         ENAB U11_BUCK12_N16496294 INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
V_U11_BUCK12_V67         U11_BUCK12_N16778935 0 44
E_U11_BUCK12_ABM173         SS_DISCH 0 VALUE { {IF(V(SSX)  < 54m,0,  
+ IF(V(U11_BUCK12_N6045136) > 0.5,1,0))}   }
V_U11_BUCK12_V65         U11_BUCK12_N16630658 0 0.2
X_U11_BUCK12_U603         SDWN U11_BUCK12_N6045130 INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
V_U11_BUCK12_V64         U11_BUCK12_N6045018 0 3.6
R_U11_BUCK12_R287         0 U11_BUCK12_N6045136  1k  
X_U11_BUCK12_U827         U11_BUCK12_N6045018 VIN_INT U11_BUCK12_N16630658
+  U11_BUCK12_UVLO COMPHYS_BASIC_GEN PARAMS:  VDD=1 VSS=0 VTHRESH=0.5
X_U8_BUCK12_U610         U8_BUCK12_HDRVIN U8_BUCK12_N16798848 INV_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
D_U8_BUCK12_D13         U8_BUCK12_N16807532 GLX D_D 
X_U8_BUCK12_U604         U8_BUCK12_N16780028 N16643373 U8_BUCK12_HDRVIN
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U8_BUCK12_U614         U8_BUCK12_N16798848 U8_BUCK12_SDWN_N LDRV_MASK
+  U8_BUCK12_LPM_B U8_BUCK12_N16784812 AND4_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
E_U8_BUCK12_ABM7         U8_BUCK12_N16789266 0 VALUE { if( V(HDRV) > 0.5,
+  V(BOOTX), V(PHX))    }
R_U8_BUCK12_R246         U8_BUCK12_N16789266 U8_BUCK12_GX1_INT  1  
I_U8_BUCK12_I3         GUX U8_BUCK12_N16804876 DC 0.6Adc  
C_U8_BUCK12_C2         0 U8_BUCK12_GX2_INT  1n  TC=0,0 
X_U8_BUCK12_U615         LPM U8_BUCK12_LPM_B INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
D_U8_BUCK12_D12         U8_BUCK12_N16804876 GUX D_D 
X_U8_BUCK12_U605         U8_BUCK12_HDRVIN U8_BUCK12_N16779393 INV_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
C_U8_BUCK12_C1         0 U8_BUCK12_GX1_INT  1n  TC=0,0 
R_U8_BUCK12_R247         U8_BUCK12_N16792021 U8_BUCK12_GX2_INT  1  
R_U8_BUCK12_R245         PGNDX BOOTX  1G  
E_U8_BUCK12_ABM8         U8_BUCK12_N16792021 0 VALUE { if( V(LDRV) > 0.5,
+  V(VREG), V(PGNDX))    }
X_U8_BUCK12_U606         SDWN U8_BUCK12_SDWN_N INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
D_U8_BUCK12_D9         VREG BOOTX D_D 
X_U8_BUCK12_U613         SDWN U8_BUCK12_N16780028 INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U8_BUCK12_U612         U8_BUCK12_N16784812 U8_BUCK12_N16784844
+  BUF_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY=18n
X_U8_BUCK12_U609         U8_BUCK12_N16784844 U8_BUCK12_N16784812 LDRV
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
E_U8_BUCK12_ABM6         HDRV 0 VALUE { if(V(LPM)>0.5,  
+ V(LPM_TON),V(U8_BUCK12_N16775555) )   }
X_U8_BUCK12_U607         U8_BUCK12_N16779393 ENAB U8_BUCK12_SDWN_N
+  U8_BUCK12_SDWN_N U8_BUCK12_BOOT_SW_ON AND4_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
D_U8_BUCK12_D10         U8_BUCK12_N16804876 U8_BUCK12_GX1_INT D_D 
X_U8_BUCK12_U611         U8_BUCK12_HDRVIN U8_BUCK12_N16774201
+  BUF_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY=20n
I_U8_BUCK12_I2         U8_BUCK12_GX2_INT U8_BUCK12_N16807532 DC 0.6Adc  
I_U8_BUCK12_I1         U8_BUCK12_GX1_INT U8_BUCK12_N16804876 DC 0.6Adc  
D_U8_BUCK12_D11         U8_BUCK12_N16807532 U8_BUCK12_GX2_INT D_D 
I_U8_BUCK12_I4         GLX U8_BUCK12_N16807532 DC 0.6Adc  
X_U8_BUCK12_U608         U8_BUCK12_HDRVIN U8_BUCK12_N16774201
+  U8_BUCK12_N16775555 AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
R_R5         AGND 0  1m  
D_U2_BUCK12_U2_D1         U2_BUCK12_SYNC_CLK U2_BUCK12_U2_N16774364 D_D 
E_U2_BUCK12_U2_ABM1         SYNC_EN 0 VALUE { if(V(U2_BUCK12_U2_N16774364)
+  >0.50,1,0)    }
X_U2_BUCK12_U2_U1_U13         U2_BUCK12_N00141 U2_BUCK12_U2_U1_N572699
+  INV_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY=20n
X_U2_BUCK12_U2_U1_U8         U2_BUCK12_N00141 U2_BUCK12_U2_U1_N572699
+  U2_BUCK12_SYNC_CLK AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
C_U2_BUCK12_U2_C3         0 U2_BUCK12_U2_N16774364  1n IC=0 TC=0,0 
R_U2_BUCK12_U2_R4         U2_BUCK12_U2_N16774364 U2_BUCK12_SYNC_CLK  10k TC=0,0
+  
X_U2_BUCK12_U1_U2         U2_BUCK12_RT_CLK U2_BUCK12_U1_EN BUF_DELAY_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY=20n
E_U2_BUCK12_U1_LIMIT1         U2_BUCK12_U1_RT_1 0 VALUE {LIMIT(V(RT),0,160)}
V_U2_BUCK12_U1_V1         U2_BUCK12_U1_N78882 0 1Vdc
C_U2_BUCK12_U1_C1         0 U2_BUCK12_RT_RAMP  1u IC=0 TC=0,0 
X_U2_BUCK12_U1_U1         U2_BUCK12_RT_RAMP U2_BUCK12_U1_N78882
+  U2_BUCK12_RT_CLK COMP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U2_BUCK12_U1_U14         SYNC_EN U2_BUCK12_U1_EN U2_BUCK12_U1_N16778617
+  OR2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
I_U2_BUCK12_U1_I1         RT 0 DC -1mAdc  
X_U2_BUCK12_U1_U15         N16843075 U2_BUCK12_U1_N16778617 U2_BUCK12_U1_EN_1
+  OR2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
R_U2_BUCK12_U1_R3         0 RT  1G TC=0,0 
X_U2_BUCK12_U1_S1    U2_BUCK12_U1_EN_1 0 U2_BUCK12_RT_RAMP 0
+  RT_OSC_U2_BUCK12_U1_S1 
G_U2_BUCK12_U1_ABMII1         0 U2_BUCK12_RT_RAMP VALUE {
+  if(V(SYNC_EN)<0.5,if(V(U2_BUCK12_U1_RT_1)>1m,  
+ (24*1.011/V(U2_BUCK12_U1_RT_1)),0.4044),0)   }
X_U2_BUCK12_U5         SYNC_EN SYNC_D CCM_EN OR2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U2_BUCK12_U3_U11         N16843075 U2_BUCK12_U3_N16782296 INV_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U2_BUCK12_U3_U8         U2_BUCK12_U3_N16781845 U2_BUCK12_U3_N16782296
+  U2_BUCK12_U3_PEAK_EN AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
E_U2_BUCK12_U3_ABM5         SYSCLK 0 VALUE { if(V(SYNC_EN)>0.5,  
+ V(U2_BUCK12_SYNC_CLK),V(U2_BUCK12_RT_CLK) )   }
X_U2_BUCK12_U3_U3         SYNC_EN U2_BUCK12_U3_N16780745 INV_DELAY_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY=100n
X_U2_BUCK12_U3_U2_U11         U2_BUCK12_U3_PEAK_EN
+  U2_BUCK12_U3_U2_RST_RAMP_PEAK INV_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
I_U2_BUCK12_U3_U2_I2         U2_BUCK12_U3_U2_SYNC_RAMP_1 0 DC -0.5Adc  
X_U2_BUCK12_U3_U2_S4    U2_BUCK12_U3_U2_RST_RAMP_PEAK 0 U2_BUCK12_U3_U2_PEAK 0
+  Pulse_Ramp_U2_BUCK12_U3_U2_S4 
E_U2_BUCK12_U3_U2_ABM4         RAMP 0 VALUE { if(V(U2_BUCK12_U3_U2_PEAK)>0.5,  
+ (V(U2_BUCK12_U3_U2_SYNC_RAMP_1)/V(U2_BUCK12_U3_U2_PEAK)),0)   }
E_U2_BUCK12_U3_U2_ABM3         U2_BUCK12_U3_U2_N167772811 0 VALUE {
+  V(U2_BUCK12_U3_U2_SYNC_RAMP_1)    }
X_U2_BUCK12_U3_U2_S3    SYSCLK 0 U2_BUCK12_U3_U2_SYNC_RAMP_1 0
+  Pulse_Ramp_U2_BUCK12_U3_U2_S3 
C_U2_BUCK12_U3_U2_C4         0 U2_BUCK12_U3_U2_PEAK  1n IC=0 TC=0,0 
R_U2_BUCK12_U3_U2_R6         U2_BUCK12_U3_U2_N167742661
+  U2_BUCK12_U3_U2_N167772811  10 TC=0,0 
D_U2_BUCK12_U3_U2_D2         U2_BUCK12_U3_U2_N167742661 U2_BUCK12_U3_U2_PEAK
+  D_D 
D_U2_BUCK12_U3_U2_D3         U2_BUCK12_U3_U2_SYNC_RAMP_1
+  U2_BUCK12_U3_U2_N16770568 D_D 
C_U2_BUCK12_U3_U2_C2         0 U2_BUCK12_U3_U2_SYNC_RAMP_1  1u IC=0 TC=0,0 
V_U2_BUCK12_U3_U2_V3         U2_BUCK12_U3_U2_N16770568 0 5Vdc
X_U2_BUCK12_U3_U2_S5    U2_BUCK12_U3_U2_RST_RAMP_PEAK 0
+  U2_BUCK12_U3_U2_SYNC_RAMP_1 0 Pulse_Ramp_U2_BUCK12_U3_U2_S5 
X_U2_BUCK12_U3_U621         U2_BUCK12_U3_N16780745 SYNC_EN
+  U2_BUCK12_U3_N16781845 XOR2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U2_BUCK12_U6         SYNC_D N16843075 U2_BUCK12_N00141 OR2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
E_Slope_Compensation_BUCK12_ABM4         Slope_Compensation_BUCK12_N16681601 0
+  VALUE { MAX(5.7*(V(RAMP))**2 -0.09*(V(RAMP)) - 0.02,0)    }
E_Slope_Compensation_BUCK12_ABM1         ISLOPE 0 VALUE {
+  V(Slope_Compensation_BUCK12_N16681601)*V(VIN_INT)/1k    }
X_U131         N16642713 RAMP MAX_DUTY_CYCLE COMP_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
V_U6_BUCK12_V86         U6_BUCK12_VALLEY_ILIMIT 0 1Vdc
X_U6_BUCK12_U617         ISW U6_BUCK12_N16878232 U6_BUCK12_LSTI COMP_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U6_BUCK12_U608         N16559015 U6_BUCK12_N16559133 U6_BUCK12_N16560525 SET1
+  U6_BUCK12_N16558784 U6_BUCK12_SDWN_N DFFSBRB_RHPBASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
E_U6_BUCK12_ABM164         U6_BUCK12_ICTRL 0 VALUE { LIMIT(0.125*V(COMPX) -
+  0.11875, -37.5m, 75m) - V(ISLOPE)    }
V_U6_BUCK12_V80         U6_BUCK12_N16552171 0 6.2
X_U6_BUCK12_U604         U6_BUCK12_N16552171 ISW U6_BUCK12_CBC_ILIMT
+  COMP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U6_BUCK12_U620         U6_BUCK12_N16577763 U6_BUCK12_VALLEY_ILIMIT
+  U6_BUCK12_N16580393 HICCUP_N U6_BUCK12_N16875154 AND4_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U6_BUCK12_U609         SDWN U6_BUCK12_N16556945 U6_BUCK12_PBIAS N16557147
+  SRLATCHRHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
E_U6_BUCK12_ABM165         U6_BUCK12_N16884901 0 VALUE { if( V(CCM_EN) > 0.5, 
+  -10 , 1m)    }
X_U6_BUCK12_U614         SDWN U6_BUCK12_SDWN_N INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U6_BUCK12_U611         HDRV U6_BUCK12_N16558784 INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U6_BUCK12_U616         U6_BUCK12_SYSCLK_N U6_BUCK12_SDWN_N
+  U6_BUCK12_N16566345 AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U6_BUCK12_U610         SSX VSENSEX U6_BUCK12_N16556945 COMP_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
X_U6_BUCK12_U605         U6_BUCK12_N16522994 U6_BUCK12_OVTP U6_BUCK12_OVTP
+  U6_BUCK12_CBC_ILIMT U6_BUCK12_N16577763 AND4_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U6_BUCK12_U612         LDRV U6_BUCK12_N16562380 INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
R_U6_BUCK12_R257         U6_BUCK12_N16884901 U6_BUCK12_N16878232  1  
V_U6_BUCK12_V87         U6_BUCK12_N16882009 0 0
V_U6_BUCK12_V84         U6_BUCK12_N16582213 0 0.25
X_U6_BUCK12_U621         U6_BUCK12_N16881337 U6_BUCK12_N16882009 LDRV_MASK
+  OR2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
C_U6_BUCK12_C148         0 U6_BUCK12_N16878232  1n  
X_U6_BUCK12_U615         N16566065 U6_BUCK12_N16566204 0 SET1
+  U6_BUCK12_N16566345 U6_BUCK12_LSTI DFFSBRB_RHPBASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U6_BUCK12_U600         U6_BUCK12_ICTRL ISW U6_BUCK12_N16522994 COMP_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U6_BUCK12_U603         PWM_CLK N16528816 SYSCLK SET1 U6_BUCK12_N16875154 SET1
+  DFFSBRB_RHPBASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
V_U6_BUCK12_V85         HICCUP_N 0 1Vdc
X_U6_BUCK12_U606         COMPX U6_BUCK12_N16582213 U6_BUCK12_N16580393
+  COMP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U6_BUCK12_U601         U6_BUCK12_N16489001 VSENSEX U6_BUCK12_OVTP
+  COMP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U6_BUCK12_U613         U6_BUCK12_N16562380 U6_BUCK12_PBIAS
+  U6_BUCK12_N16560525 AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
V_U6_BUCK12_V79         U6_BUCK12_N16489001 0 0.872
X_U6_BUCK12_U619         SYSCLK U6_BUCK12_SYSCLK_N INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U6_BUCK12_U618         U6_BUCK12_N16566204 U6_BUCK12_N16559133
+  U6_BUCK12_N16881337 AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U1_BUCK12_U828         U1_BUCK12_N16636530 ENX U1_BUCK12_N16632710
+  U1_BUCK12_N16636677 COMPHYS_BASIC_GEN PARAMS:  VDD=1 VSS=0 VTHRESH=0.5
G_U1_BUCK12_ABMII1         VIN_INT ENX VALUE { 
+ {0.5u*(1-V(U1_BUCK12_N16632234))}    }
D_U1_BUCK12_D9         ENX VIN_INT D_D1 
V_U1_BUCK12_V65         U1_BUCK12_N16631004 0 0.2
V_U1_BUCK12_V67         U1_BUCK12_N16632710 0 1
C_U1_BUCK12_C1         0 ENAB  1n  
V_U1_BUCK12_V64         U1_BUCK12_N16630902 0 3.6
X_U1_BUCK12_U619         U1_BUCK12_N16636677 U1_BUCK12_N16636620 INV_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
R_U1_BUCK12_R1         U1_BUCK12_N16636620 ENAB  1  
X_U1_BUCK12_U827         U1_BUCK12_N16630902 VIN_INT U1_BUCK12_N16631004
+  U1_BUCK12_N16632234 COMPHYS_BASIC_GEN PARAMS:  VDD=1 VSS=0 VTHRESH=0.5
V_U1_BUCK12_V66         U1_BUCK12_N16636530 0 0.7
V_V48         N16642713 0 0.9875
.IC         V(U9_BUCK12_U12_N16647378 )=2.2
.IC         V(RDELAY )=0.8
.IC         V(U9_BUCK12_U12_N16800540 )=1
.IC         V(SSX )=0
.model D_D1 d
+ is=1e-015
+ tt=1e-011
+ rs=0.05
+ n=0.1
.model D_D d
+ is=1e-015
+ n=0.01
+ tt=1e-011
.ENDS TPS43340-Q1_BUCK1_TRANS
*$
*TPS43340-Q1
*****************************************************************************
* (C) Copyright 2013 Texas Instruments Incorporated. All rights reserved.                                            
*****************************************************************************
** This model is designed as an aid for customers of Texas Instruments.
** TI and its licensors and suppliers make no warranties, either expressed
** or implied, with respect to this model, including the warranties of 
** merchantability or fitness for a particular purpose.  The model is
** provided solely on an "as is" basis.  The entire risk as to its quality
** and performance is with the customer
*****************************************************************************
*
* This model is subject to change without notice. Texas Instruments
* Incorporated is not responsible for updating this model.
*
*****************************************************************************
*
** Released by: WEBENCH Design Center, Texas Instruments Inc.
* Part: TPS43340-Q1
* Date: 19APR2013
* Model Type: TRANSIENT
* Simulator: PSPICE
* Simulator Version: 16.2.0.p001
* EVM Order Number: TPS4334xEVM
* EVM Users Guide: SLVU463-July 2011
* Datasheet: SLVSB16C NOVEMBER 2011 - REVISED JANUARY 2013
*
* Model Version: Final 1.0
*
*****************************************************************************
*
* Updates:
*
* Final 1.0
* Release to Web.
*
*****************************************************************************
.SUBCKT TPS43340-Q1_BUCK2_TRANS AGND BOOTX COMPX ENX EXTSUP GLX GPULL GUX
+  PGNDX PHX RDELAY RSTX RT SSX SX1 SX2 SYNC VIN VREG VSENSEX  
X_U9_BUCK12_U612         U9_BUCK12_PGOOD_D U9_BUCK12_PGOOD_D
+  U9_BUCK12_N16616119 U9_BUCK12_PG_EN_B NAND3_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U9_BUCK12_S19    U9_BUCK12_PG_EN_B 0 RSTX 0 PGOOD_U9_BUCK12_S19 
X_U9_BUCK12_U611         SDWN U9_BUCK12_N16616119 INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
C_U9_BUCK12_C5         0 U9_BUCK12_N16784615  1n  
R_U9_BUCK12_R5         U9_BUCK12_N167846331 U9_BUCK12_N16784615  1  
R_U9_BUCK12_U12_R1         0 RDELAY  1G  
V_U9_BUCK12_U12_V4         U9_BUCK12_U12_N16647524 0 2
X_U9_BUCK12_U12_U8         U9_BUCK12_U12_N16800540 U9_BUCK12_U12_N16800633
+  U9_BUCK12_U12_D2 COMP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U9_BUCK12_U12_U4         U9_BUCK12_U12_N16615680 U9_BUCK12_U12_N16647732
+  one_shot_BUCK12 PARAMS:  T=20
C_U9_BUCK12_U12_C7         0 U9_BUCK12_U12_N16783188  1n  TC=0,0 
C_U9_BUCK12_U12_C8         0 U9_BUCK12_U12_N16800540  1n  TC=0,0 
X_U9_BUCK12_U12_U7         RDELAY U9_BUCK12_U12_N16615878
+  U9_BUCK12_U12_N16615680 COMP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
D_U9_BUCK12_U12_D14         U9_BUCK12_U12_N16800540 U9_BUCK12_U12_N16803565
+  D_D1 
X_U9_BUCK12_U12_S2    U9_BUCK12_U12_PG_TR 0 U9_BUCK12_U12_N16647378 0
+  DLYAB_OSC_U9_BUCK12_U12_S2 
R_U9_BUCK12_U12_R2         0 U9_BUCK12_U12_N16800540  1G  
X_U9_BUCK12_U12_S3    U9_BUCK12_U12_PG_DELAY 0 U9_BUCK12_U12_N16783828
+  U9_BUCK12_U12_N16783188 DLYAB_OSC_U9_BUCK12_U12_S3 
X_U9_BUCK12_U12_U621         U9_BUCK12_U12_N16778495 U9_BUCK12_PGOOD
+  U9_BUCK12_U12_PG_TR XOR2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
C_U9_BUCK12_U12_C6         0 RDELAY  1p  TC=0,0 
X_U9_BUCK12_U12_U611         U9_BUCK12_PGOOD U9_BUCK12_U12_N16778495
+  BUF_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY=20n
X_U9_BUCK12_U12_U613         U9_BUCK12_U12_N16783188 U9_BUCK12_PGOOD_D
+  BUF_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
E_U9_BUCK12_U12_ABM5         U9_BUCK12_U12_N16615878 0 VALUE {
+  ((V(U9_BUCK12_U12_N16615680)*-1) + 1.8)    }
X_U9_BUCK12_U12_U623         U9_BUCK12_U12_D1 U9_BUCK12_U12_PG_TR
+  U9_BUCK12_U12_N16817225 OR2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
G_U9_BUCK12_U12_ABMII2         0 U9_BUCK12_U12_N16647378 VALUE {
+  (V(U9_BUCK12_U12_N16647732)*5m)    }
V_U9_BUCK12_U12_V5         U9_BUCK12_U12_N16786288 0 2.2
X_U9_BUCK12_U12_U612         U9_BUCK12_PGOOD U9_BUCK12_U12_N16783828
+  BUF_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY=30n
X_U9_BUCK12_U12_U622         U9_BUCK12_U12_D1 U9_BUCK12_U12_D2
+  U9_BUCK12_U12_PG_DELAY AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
C_U9_BUCK12_U12_C1         0 U9_BUCK12_U12_N16647378  1n  TC=0,0 
I_U9_BUCK12_U12_I1         U9_BUCK12_U12_N16803565 U9_BUCK12_U12_N16800540 DC
+  25uAdc  
G_U9_BUCK12_U12_ABMII1         0 RDELAY VALUE { if(V(U9_BUCK12_U12_N16615680) >
+  0.5, -40u, 40u)    }
X_U9_BUCK12_U12_S1    U9_BUCK12_U12_N16817225 0 RDELAY U9_BUCK12_U12_N16795485
+  DLYAB_OSC_U9_BUCK12_U12_S1 
D_U9_BUCK12_U12_D13         U9_BUCK12_U12_N16647378 U9_BUCK12_U12_N16786288
+  D_D1 
V_U9_BUCK12_U12_V7         U9_BUCK12_U12_N16800633 0 0.5
V_U9_BUCK12_U12_V2         U9_BUCK12_U12_N16795485 0 0.8
V_U9_BUCK12_U12_V8         U9_BUCK12_U12_N16803565 0 1
X_U9_BUCK12_U12_S4    U9_BUCK12_U12_PG_TR 0 U9_BUCK12_U12_N16800540 0
+  DLYAB_OSC_U9_BUCK12_U12_S4 
X_U9_BUCK12_U12_U619         U9_BUCK12_U12_N16647378 U9_BUCK12_U12_N16647524
+  U9_BUCK12_U12_D1 COMP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U9_BUCK12_U6         VSENSEX U9_BUCK12_N16784615 U9_BUCK12_PGOOD
+  COMP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
E_U9_BUCK12_ABM4         U9_BUCK12_N167846331 0 VALUE {
+  ((V(U9_BUCK12_PGOOD)*-16m) + 0.76)    }
V_V47         SET0 0 0Vdc
V_U4_BUCK12_V70         U4_BUCK12_N7397990 0 1.7
C_U4_BUCK12_C15         0 U4_BUCK12_N7398492  100n  
D_U4_BUCK12_D62         SSX U4_BUCK12_N7397990 D_D1 
V_U4_BUCK12_V72         U4_BUCK12_N7406021 0 -0.1mVdc
X_U4_BUCK12_U825         SDWN OCB U4_BUCK12_N16637584 U4_BUCK12_N16639089
+  OR3_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
G_U4_BUCK12_ABMII1         U4_BUCK12_N7397990 SSX VALUE { 
+ {IF(V(U4_BUCK12_N16572832) > 0.5,1u,0)}    }
X_U4_BUCK12_U827         HICCUP_N U4_BUCK12_N16637245 U4_BUCK12_N16572832
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U4_BUCK12_S68    U4_BUCK12_N7398492 0 SSX U4_BUCK12_N7406021
+  SoftStart_U4_BUCK12_S68 
D_U4_BUCK12_D63         0 SSX D_D1 
R_U4_BUCK12_R14         U4_BUCK12_N16569567 VREF_GM  1  
X_U4_BUCK12_U1         SDWN U4_BUCK12_N16637245 INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U4_BUCK12_U2         HICCUP_N U4_BUCK12_N16637584 INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
G_U4_BUCK12_ABMI5         SSX 0 VALUE { {IF(V(SS_DISCH) > 2.5, 1.25e-3,0)}    }
R_U4_BUCK12_R15         U4_BUCK12_N16639089 U4_BUCK12_N7398492  1  
C_U4_BUCK12_C8         0 SSX  0.1p  
E_U4_BUCK12_ABM178         U4_BUCK12_N16569567 0 VALUE { IF(V(SSX) < 0.8,
+  V(SSX),0.8)    }
C_U4_BUCK12_C14         0 VREF_GM  1n  
E_U5_BUCK12_ABM9         U5_BUCK12_N7407271 0 VALUE {
+  LIMIT((-0.9912*V(VSENSEX)*V(VSENSEX) + 1.4354*V(VSENSEX) + 1.0359), 1.55,
+  1.3004)    }
V_U5_BUCK12_V5         U5_BUCK12_N7407325 0 0.65
R_U5_BUCK12_R12         U5_BUCK12_N7406885 OCB  1  
C_U5_BUCK12_C11         0 OCB  1n  
E_U5_BUCK12_ABM8         U5_BUCK12_N7406885 0 VALUE { {IF(V(COMPX) > 2.5,5,0)} 
+    }
D_U5_BUCK12_D10         COMPX U5_BUCK12_N7407271 D_D 
D_U5_BUCK12_D9         U5_BUCK12_N7407325 COMPX D_D 
E_U5_BUCK12_E1         U5_BUCK12_N16554534 0 VREF_GM VSENSEX 1
G_U5_BUCK12_ABM2I1         0 COMPX VALUE { (V(U5_BUCK12_N16554534) - V(0))*1m  
+   }
R_U5_BUCK12_R4         U5_BUCK12_N165463111 COMPX  10MEG  
V_U5_BUCK12_V6         U5_BUCK12_N165463111 0 0Vdc
X_U10_BUCK12_U615         U10_BUCK12_N16787685 U10_BUCK12_N16788511
+  INV_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U10_BUCK12_U800         U10_BUCK12_N16856386 U10_BUCK12_SW_OFF_B
+  U10_BUCK12_LPM_B U10_BUCK12_LPM_B U10_BUCK12_N16994649 OR4_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
C_U10_BUCK12_C3         0 U10_BUCK12_LPM_EXIT_PULSE_COUNT  1n  TC=0,0 
X_U10_BUCK12_U640         LPM_TON U10_BUCK12_N16879332 BUF_DELAY_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY=40n
X_U10_BUCK12_U625         U10_BUCK12_RST_FF LPM U10_BUCK12_N16812883
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
V_U10_BUCK12_V3         U10_BUCK12_N16865887 0 0.7
X_U10_BUCK12_U616         LPM U10_BUCK12_LPM_B SET1 SET1 U10_BUCK12_N17004694
+  U10_BUCK12_LPM_EN_B DFFSBRB_RHPBASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U10_BUCK12_U630         SDWN U10_BUCK12_N17002934 INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U10_BUCK12_U799         U10_BUCK12_LPM_B U10_BUCK12_LPM_B
+  U10_BUCK12_N16847787 LPM_TON U10_BUCK12_N16847830 OR4_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U10_BUCK12_U4         U10_BUCK12_N167798652 U10_BUCK12_SAM_PULSE one_shot_BUCK12
+  PARAMS:  T=10
X_U10_BUCK12_U644         U10_BUCK12_PH_POS LPM_TON U10_BUCK12_N16946255
+  OR2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U10_BUCK12_U636         U10_BUCK12_N16858036 U10_BUCK12_LPM_TON_TRIG
+  U10_BUCK12_LPM_EXIT AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U10_BUCK12_U629         LPM U10_BUCK12_N16812297 LPM_TON AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U10_BUCK12_U8         U10_BUCK12_N16946255 U10_BUCK12_N16958954 one_shot_BUCK12
+  PARAMS:  T=20
X_U10_BUCK12_U614         HDRV U10_BUCK12_HDRV_B INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
V_U10_BUCK12_V1         U10_BUCK12_N16779880 0 0.4
X_U10_BUCK12_U641         U10_BUCK12_N16895132 U10_BUCK12_LPM_DUTY_CYCLE_SAMPLE
+  U10_BUCK12_N16895726 COMP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U10_BUCK12_U6         LPM_TON U10_BUCK12_LPM_TON_TRIG one_shot_BUCK12 PARAMS:  T=10
V_U10_BUCK12_V4         U10_BUCK12_N16895132 0 0.8
X_U10_BUCK12_U620         U10_BUCK12_HDRV_B U10_BUCK12_PH_POS
+  U10_BUCK12_N16787685 AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
C_U10_BUCK12_C1         0 U10_BUCK12_LPM_ENTRY_PULSE_COUNT  1n  TC=0,0 
E_U10_BUCK12_ABM1         U10_BUCK12_LPM_DUTY_CYCLE_SAMPLE 0 VALUE {
+  if(V(U10_BUCK12_LPM_TON_B) > 0.5,
+  (V(U10_BUCK12_TON_RAMP)/(V(U10_BUCK12_TON_RAMP) + V(U10_BUCK12_TOFF_RAMP) +
+  10n)), 0)    }
G_U10_BUCK12_ABMII1         0 U10_BUCK12_LPM_ENTRY_PULSE_COUNT VALUE {
+  (V(U10_BUCK12_N167850392)*1m)    }
X_U10_BUCK12_U626         SET1 U10_BUCK12_TON_TIMER U10_BUCK12_N16812297
+  COMP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U10_BUCK12_U617         PHX 0 U10_BUCK12_PH_POS COMP_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5
X_U10_BUCK12_U632         U10_BUCK12_N16812297 U10_BUCK12_N16846443
+  U10_BUCK12_RST_FF OR2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U10_BUCK12_U634         U10_BUCK12_PH_POS U10_BUCK12_LPM_TON_B
+  U10_BUCK12_SW_OFF_B NAND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
E_U10_BUCK12_ABM2         U10_BUCK12_N16905578 0 VALUE {
+  if(V(U10_BUCK12_N16958954) > 0.5, V(U10_BUCK12_N16895726), 1)    }
X_U10_BUCK12_U623         LPM U10_BUCK12_N16788962 U10_BUCK12_RST_CNT
+  OR2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U10_BUCK12_S5    U10_BUCK12_N16884150 0 0 U10_BUCK12_TOFF_RAMP
+  Low_Power_Mode_U10_BUCK12_S5 
X_U10_BUCK12_U639         U10_BUCK12_N16869698 U10_BUCK12_LPM_B
+  U10_BUCK12_N16864895 OR2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U10_BUCK12_U613         U10_BUCK12_SW_OFF_B U10_BUCK12_N16856386
+  INV_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY=40n
X_U10_BUCK12_U627         VSENSEX VREF_GM U10_BUCK12_N16836260 COMP_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U10_BUCK12_U612         U10_BUCK12_N16812297 U10_BUCK12_N16846443
+  INV_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY=50n
X_U10_BUCK12_U619         U10_BUCK12_N16785060 U10_BUCK12_LPM_ENTRY_PULSE_COUNT
+  U10_BUCK12_N16975719 COMP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
D_U10_BUCK12_D9         U10_BUCK12_TON_TIMER SET1 D_D 
X_U10_BUCK12_U624         U10_BUCK12_LPM_B U10_BUCK12_N16836260
+  U10_BUCK12_N16811884 OR2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U10_BUCK12_U645         U10_BUCK12_N17002934 U10_BUCK12_EXIT_LPM
+  U10_BUCK12_N17004694 AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
C_U10_BUCK12_C2         0 U10_BUCK12_TON_TIMER  1n  TC=0,0 
X_U10_BUCK12_U5         U10_BUCK12_N16835202 U10_BUCK12_N16835079 one_shot_BUCK12
+  PARAMS:  T=20
X_U10_BUCK12_S4    U10_BUCK12_N16884150 0 0 U10_BUCK12_TON_RAMP
+  Low_Power_Mode_U10_BUCK12_S4 
G_U10_BUCK12_ABMII4         0 U10_BUCK12_TOFF_RAMP VALUE {
+  ((1-V(U10_BUCK12_N16946255))*0.1m)    }
X_U10_BUCK12_U622         U10_BUCK12_N16788511 U10_BUCK12_SAM_PULSE
+  U10_BUCK12_N16788962 AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
V_U10_BUCK12_V2         U10_BUCK12_N16785060 0 2.28
X_U10_BUCK12_U642         CCM_EN U10_BUCK12_N16975719 U10_BUCK12_LPM_EN_B
+  OR2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U10_BUCK12_U628         U10_BUCK12_N16835202 N16810664 SET1 SET1
+  U10_BUCK12_N16812883 U10_BUCK12_N16811884 DFFSBRB_RHPBASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U10_BUCK12_S1    U10_BUCK12_RST_CNT 0 U10_BUCK12_LPM_ENTRY_PULSE_COUNT 0
+  Low_Power_Mode_U10_BUCK12_S1 
X_U10_BUCK12_U621         U10_BUCK12_N16787685 U10_BUCK12_SAM_PULSE
+  U10_BUCK12_N167850392 AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
G_U10_BUCK12_ABMII3         0 U10_BUCK12_TON_RAMP VALUE { (V(LPM_TON)*0.1m)   
+  }
X_U10_BUCK12_S2    U10_BUCK12_N16835079 0 U10_BUCK12_TON_TIMER 0
+  Low_Power_Mode_U10_BUCK12_S2 
C_U10_BUCK12_C4         0 U10_BUCK12_TON_RAMP  1n  TC=0,0 
C_U10_BUCK12_C5         0 U10_BUCK12_TOFF_RAMP  1n  TC=0,0 
X_U10_BUCK12_S3    U10_BUCK12_N16864895 0 U10_BUCK12_LPM_EXIT_PULSE_COUNT 0
+  Low_Power_Mode_U10_BUCK12_S3 
X_U10_BUCK12_U611         LPM_TON U10_BUCK12_N16847787 INV_DELAY_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY=40n
X_U10_BUCK12_U643         U10_BUCK12_N16900946 U10_BUCK12_N16905578
+  U10_BUCK12_EXIT_LPM AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U10_BUCK12_U633         LPM_TON U10_BUCK12_LPM_TON_B INV_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
G_U10_BUCK12_ABM2I1         SET1 U10_BUCK12_TON_TIMER VALUE {
+  ((V(VIN_INT)-V(SX2))/9)*1m    }
X_U10_BUCK12_U637         U10_BUCK12_N16857856 U10_BUCK12_LPM_TON_TRIG
+  U10_BUCK12_N16869698 AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U10_BUCK12_U631         U10_BUCK12_N16858036 U10_BUCK12_N16857856 SET1 SET1
+  U10_BUCK12_N16994649 U10_BUCK12_N16847830 DFFSBRB_RHPBASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U10_BUCK12_U638         U10_BUCK12_N16865887 U10_BUCK12_LPM_EXIT_PULSE_COUNT
+  U10_BUCK12_N16900946 COMP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U10_BUCK12_U7         U10_BUCK12_N16879332 U10_BUCK12_N16884150 one_shot_BUCK12
+  PARAMS:  T=10
G_U10_BUCK12_ABMII2         0 U10_BUCK12_LPM_EXIT_PULSE_COUNT VALUE {
+  (V(U10_BUCK12_LPM_EXIT)*10m)    }
X_U10_BUCK12_U618         RAMP U10_BUCK12_N16779880 U10_BUCK12_N167798652
+  COMP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
V_V46         SET1 0 1
E_U20_BUCK12_ABM2         U20_BUCK12_N16655410 0 VALUE {
+  if(V(U20_BUCK12_N16653309) > V(U20_BUCK12_VSUP), V(U20_BUCK12_VSUP),
+  V(U20_BUCK12_N16653309))    }
E_U20_BUCK12_ABM1         U20_BUCK12_VSUP 0 VALUE { if(V(LPM)>0.5, V(VIN_INT), 
+  
+ if(V(EXTSUP_INT) < 4.6, V(VIN_INT), V(EXTSUP_INT)) )   }
E_U20_BUCK12_ABM3         U20_BUCK12_N16653309 0 VALUE { if(V(LPM)>0.5, 7.5,  
+ if(V(EXTSUP_INT) < 4.6, 5.8, 7.5) )   }
R_U20_BUCK12_R1         U20_BUCK12_N16655410 U20_BUCK12_N16655440  1  
E_U20_BUCK12_E1         VREG PGNDX U20_BUCK12_N16655440 0 1
C_U20_BUCK12_C1         0 U20_BUCK12_N16655440  1n  TC=0,0 
X_U12         SDWN LPM N16843075 OR2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
R_R10         0 SYNC  100Meg  
X_U132         MAX_DUTY_CYCLE PWM_FINAL N16643373 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U13         GPULL VIN gpull_diode PARAMS:
V_V50         N16649916 0 1Vdc
V_V49         N16649191 0 1.7Vdc
E_E3         EXTSUP_INT 0 EXTSUP PGNDX 1
R_R9         RSTX SX2  50k  
R_R11         0 GPULL  500k  
R_R6         PGNDX 0  1m  
E_E2         VIN_INT 0 VIN PGNDX 1
X_U7_BUCK12_U823         U7_BUCK12_N16497188 PWM_CLK U7_BUCK12_N16489522
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
R_U7_BUCK12_R272         U7_BUCK12_N16489522 U7_BUCK12_INDELAYED1  12.26k  
X_U7_BUCK12_U822         PWM_CLK U7_BUCK12_N16497188 INV_DELAY_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY=15n
X_U7_BUCK12_U824         U7_BUCK12_N16489522 U7_BUCK12_INDELAYED1 PWM_CLK
+  PWM_FINAL OR3_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
D_U7_BUCK12_D9         U7_BUCK12_N16489522 U7_BUCK12_INDELAYED1 D_D 
C_U7_BUCK12_C172         0 U7_BUCK12_INDELAYED1  10p  
X_U133         SYNC N16649191 N16649916 SYNC_D COMPHYS_BASIC_GEN PARAMS:  VDD=1
+  VSS=0 VTHRESH=0.5
E_E1         ISW 0 SX1 SX2 1
X_U11_BUCK12_U611         U11_BUCK12_N16778992 U11_BUCK12_OVLO
+  INV_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY=5u
X_U11_BUCK12_U137         U11_BUCK12_UVLO U11_BUCK12_OVLO U11_BUCK12_UOVLO
+  OR2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U11_BUCK12_U136         U11_BUCK12_N16496294 U11_BUCK12_UOVLO SDWN
+  OR2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
V_U11_BUCK12_V66         U11_BUCK12_N16778983 0 2
C_U11_BUCK12_C163         U11_BUCK12_N6045130 U11_BUCK12_N6045136  140.5p  
X_U11_BUCK12_U828         U11_BUCK12_N16778935 VIN_INT U11_BUCK12_N16778983
+  U11_BUCK12_N16778992 COMPHYS_BASIC_GEN PARAMS:  VDD=1 VSS=0 VTHRESH=0.5
X_U11_BUCK12_U604         ENAB U11_BUCK12_N16496294 INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
V_U11_BUCK12_V67         U11_BUCK12_N16778935 0 44
E_U11_BUCK12_ABM173         SS_DISCH 0 VALUE { {IF(V(SSX)  < 54m,0,  
+ IF(V(U11_BUCK12_N6045136) > 0.5,1,0))}   }
V_U11_BUCK12_V65         U11_BUCK12_N16630658 0 0.2
X_U11_BUCK12_U603         SDWN U11_BUCK12_N6045130 INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
V_U11_BUCK12_V64         U11_BUCK12_N6045018 0 3.6
R_U11_BUCK12_R287         0 U11_BUCK12_N6045136  1k  
X_U11_BUCK12_U827         U11_BUCK12_N6045018 VIN_INT U11_BUCK12_N16630658
+  U11_BUCK12_UVLO COMPHYS_BASIC_GEN PARAMS:  VDD=1 VSS=0 VTHRESH=0.5
X_U8_BUCK12_U610         U8_BUCK12_HDRVIN U8_BUCK12_N16798848 INV_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
D_U8_BUCK12_D13         U8_BUCK12_N16807532 GLX D_D 
X_U8_BUCK12_U604         U8_BUCK12_N16780028 N16643373 U8_BUCK12_HDRVIN
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U8_BUCK12_U614         U8_BUCK12_N16798848 U8_BUCK12_SDWN_N LDRV_MASK
+  U8_BUCK12_LPM_B U8_BUCK12_N16784812 AND4_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
E_U8_BUCK12_ABM7         U8_BUCK12_N16789266 0 VALUE { if( V(HDRV) > 0.5,
+  V(BOOTX), V(PHX))    }
R_U8_BUCK12_R246         U8_BUCK12_N16789266 U8_BUCK12_GX1_INT  1  
I_U8_BUCK12_I3         GUX U8_BUCK12_N16804876 DC 0.6Adc  
C_U8_BUCK12_C2         0 U8_BUCK12_GX2_INT  1n  TC=0,0 
X_U8_BUCK12_U615         LPM U8_BUCK12_LPM_B INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
D_U8_BUCK12_D12         U8_BUCK12_N16804876 GUX D_D 
X_U8_BUCK12_U605         U8_BUCK12_HDRVIN U8_BUCK12_N16779393 INV_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
C_U8_BUCK12_C1         0 U8_BUCK12_GX1_INT  1n  TC=0,0 
R_U8_BUCK12_R247         U8_BUCK12_N16792021 U8_BUCK12_GX2_INT  1  
R_U8_BUCK12_R245         PGNDX BOOTX  1G  
E_U8_BUCK12_ABM8         U8_BUCK12_N16792021 0 VALUE { if( V(LDRV) > 0.5,
+  V(VREG), V(PGNDX))    }
X_U8_BUCK12_U606         SDWN U8_BUCK12_SDWN_N INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
D_U8_BUCK12_D9         VREG BOOTX D_D 
X_U8_BUCK12_U613         SDWN U8_BUCK12_N16780028 INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U8_BUCK12_U612         U8_BUCK12_N16784812 U8_BUCK12_N16784844
+  BUF_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY=18n
X_U8_BUCK12_U609         U8_BUCK12_N16784844 U8_BUCK12_N16784812 LDRV
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
E_U8_BUCK12_ABM6         HDRV 0 VALUE { if(V(LPM)>0.5,  
+ V(LPM_TON),V(U8_BUCK12_N16775555) )   }
X_U8_BUCK12_U607         U8_BUCK12_N16779393 ENAB U8_BUCK12_SDWN_N
+  U8_BUCK12_SDWN_N U8_BUCK12_BOOT_SW_ON AND4_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
D_U8_BUCK12_D10         U8_BUCK12_N16804876 U8_BUCK12_GX1_INT D_D 
X_U8_BUCK12_U611         U8_BUCK12_HDRVIN U8_BUCK12_N16774201
+  BUF_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY=20n
I_U8_BUCK12_I2         U8_BUCK12_GX2_INT U8_BUCK12_N16807532 DC 0.6Adc  
I_U8_BUCK12_I1         U8_BUCK12_GX1_INT U8_BUCK12_N16804876 DC 0.6Adc  
D_U8_BUCK12_D11         U8_BUCK12_N16807532 U8_BUCK12_GX2_INT D_D 
I_U8_BUCK12_I4         GLX U8_BUCK12_N16807532 DC 0.6Adc  
X_U8_BUCK12_U608         U8_BUCK12_HDRVIN U8_BUCK12_N16774201
+  U8_BUCK12_N16775555 AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
R_R5         AGND 0  1m  
D_U2_BUCK12_U2_D1         U2_BUCK12_SYNC_CLK U2_BUCK12_U2_N16774364 D_D 
E_U2_BUCK12_U2_ABM1         SYNC_EN 0 VALUE { if(V(U2_BUCK12_U2_N16774364)
+  >0.50,1,0)    }
X_U2_BUCK12_U2_U1_U13         U2_BUCK12_N00141 U2_BUCK12_U2_U1_N572699
+  INV_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY=20n
X_U2_BUCK12_U2_U1_U8         U2_BUCK12_N00141 U2_BUCK12_U2_U1_N572699
+  U2_BUCK12_SYNC_CLK AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
C_U2_BUCK12_U2_C3         0 U2_BUCK12_U2_N16774364  1n IC=0 TC=0,0 
R_U2_BUCK12_U2_R4         U2_BUCK12_U2_N16774364 U2_BUCK12_SYNC_CLK  10k TC=0,0
+  
X_U2_BUCK12_U1_U2         U2_BUCK12_RT_CLK U2_BUCK12_U1_EN BUF_DELAY_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY=20n
E_U2_BUCK12_U1_LIMIT1         U2_BUCK12_U1_RT_1 0 VALUE {LIMIT(V(RT),0,160)}
V_U2_BUCK12_U1_V1         U2_BUCK12_U1_N78882 0 1Vdc
C_U2_BUCK12_U1_C1         0 U2_BUCK12_RT_RAMP  1u IC=0 TC=0,0 
X_U2_BUCK12_U1_U1         U2_BUCK12_RT_RAMP U2_BUCK12_U1_N78882
+  U2_BUCK12_RT_CLK COMP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U2_BUCK12_U1_U14         SYNC_EN U2_BUCK12_U1_EN U2_BUCK12_U1_N16778617
+  OR2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
I_U2_BUCK12_U1_I1         RT 0 DC -1mAdc  
X_U2_BUCK12_U1_U15         N16843075 U2_BUCK12_U1_N16778617 U2_BUCK12_U1_EN_1
+  OR2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
R_U2_BUCK12_U1_R3         0 RT  1G TC=0,0 
X_U2_BUCK12_U1_S1    U2_BUCK12_U1_EN_1 0 U2_BUCK12_RT_RAMP 0
+  RT_OSC_U2_BUCK12_U1_S1 
G_U2_BUCK12_U1_ABMII1         0 U2_BUCK12_RT_RAMP VALUE {
+  if(V(SYNC_EN)<0.5,if(V(U2_BUCK12_U1_RT_1)>1m,  
+ (24*1.011/V(U2_BUCK12_U1_RT_1)),0.4044),0)   }
X_U2_BUCK12_U5         SYNC_EN SYNC_D CCM_EN OR2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U2_BUCK12_U3_U11         N16843075 U2_BUCK12_U3_N16782296 INV_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U2_BUCK12_U3_U8         U2_BUCK12_U3_N16781845 U2_BUCK12_U3_N16782296
+  U2_BUCK12_U3_PEAK_EN AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
E_U2_BUCK12_U3_ABM5         SYSCLK 0 VALUE { if(V(SYNC_EN)>0.5,  
+ V(U2_BUCK12_SYNC_CLK),V(U2_BUCK12_RT_CLK) )   }
X_U2_BUCK12_U3_U3         SYNC_EN U2_BUCK12_U3_N16780745 INV_DELAY_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY=100n
X_U2_BUCK12_U3_U2_U11         U2_BUCK12_U3_PEAK_EN
+  U2_BUCK12_U3_U2_RST_RAMP_PEAK INV_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
I_U2_BUCK12_U3_U2_I2         U2_BUCK12_U3_U2_SYNC_RAMP_1 0 DC -0.5Adc  
X_U2_BUCK12_U3_U2_S4    U2_BUCK12_U3_U2_RST_RAMP_PEAK 0 U2_BUCK12_U3_U2_PEAK 0
+  Pulse_Ramp_U2_BUCK12_U3_U2_S4 
E_U2_BUCK12_U3_U2_ABM4         RAMP 0 VALUE { if(V(U2_BUCK12_U3_U2_PEAK)>0.5,  
+ (V(U2_BUCK12_U3_U2_SYNC_RAMP_1)/V(U2_BUCK12_U3_U2_PEAK)),0)   }
E_U2_BUCK12_U3_U2_ABM3         U2_BUCK12_U3_U2_N167772811 0 VALUE {
+  V(U2_BUCK12_U3_U2_SYNC_RAMP_1)    }
X_U2_BUCK12_U3_U2_S3    SYSCLK 0 U2_BUCK12_U3_U2_SYNC_RAMP_1 0
+  Pulse_Ramp_U2_BUCK12_U3_U2_S3 
C_U2_BUCK12_U3_U2_C4         0 U2_BUCK12_U3_U2_PEAK  1n IC=0 TC=0,0 
R_U2_BUCK12_U3_U2_R6         U2_BUCK12_U3_U2_N167742661
+  U2_BUCK12_U3_U2_N167772811  10 TC=0,0 
D_U2_BUCK12_U3_U2_D2         U2_BUCK12_U3_U2_N167742661 U2_BUCK12_U3_U2_PEAK
+  D_D 
D_U2_BUCK12_U3_U2_D3         U2_BUCK12_U3_U2_SYNC_RAMP_1
+  U2_BUCK12_U3_U2_N16770568 D_D 
C_U2_BUCK12_U3_U2_C2         0 U2_BUCK12_U3_U2_SYNC_RAMP_1  1u IC=0 TC=0,0 
V_U2_BUCK12_U3_U2_V3         U2_BUCK12_U3_U2_N16770568 0 5Vdc
X_U2_BUCK12_U3_U2_S5    U2_BUCK12_U3_U2_RST_RAMP_PEAK 0
+  U2_BUCK12_U3_U2_SYNC_RAMP_1 0 Pulse_Ramp_U2_BUCK12_U3_U2_S5 
X_U2_BUCK12_U3_U621         U2_BUCK12_U3_N16780745 SYNC_EN
+  U2_BUCK12_U3_N16781845 XOR2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U2_BUCK12_U6         SYNC_D N16843075 U2_BUCK12_N00141 OR2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
E_Slope_Compensation_BUCK12_ABM4         Slope_Compensation_BUCK12_N16681601 0
+  VALUE { MAX(5.7*(V(RAMP))**2 -0.09*(V(RAMP)) - 0.02,0)    }
E_Slope_Compensation_BUCK12_ABM1         ISLOPE 0 VALUE {
+  V(Slope_Compensation_BUCK12_N16681601)*V(VIN_INT)/1k    }
X_U131         N16642713 RAMP MAX_DUTY_CYCLE COMP_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
V_U6_BUCK12_V86         U6_BUCK12_VALLEY_ILIMIT 0 1Vdc
X_U6_BUCK12_U617         ISW U6_BUCK12_N16878232 U6_BUCK12_LSTI COMP_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U6_BUCK12_U608         N16559015 U6_BUCK12_N16559133 U6_BUCK12_N16560525 SET1
+  U6_BUCK12_N16558784 U6_BUCK12_SDWN_N DFFSBRB_RHPBASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
E_U6_BUCK12_ABM164         U6_BUCK12_ICTRL 0 VALUE { LIMIT(0.125*V(COMPX) -
+  0.11875, -37.5m, 75m) - V(ISLOPE)    }
V_U6_BUCK12_V80         U6_BUCK12_N16552171 0 6.2
X_U6_BUCK12_U604         U6_BUCK12_N16552171 ISW U6_BUCK12_CBC_ILIMT
+  COMP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U6_BUCK12_U620         U6_BUCK12_N16577763 U6_BUCK12_VALLEY_ILIMIT
+  U6_BUCK12_N16580393 HICCUP_N U6_BUCK12_N16875154 AND4_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U6_BUCK12_U609         SDWN U6_BUCK12_N16556945 U6_BUCK12_PBIAS N16557147
+  SRLATCHRHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
E_U6_BUCK12_ABM165         U6_BUCK12_N16884901 0 VALUE { if( V(CCM_EN) > 0.5, 
+  -10 , 1m)    }
X_U6_BUCK12_U614         SDWN U6_BUCK12_SDWN_N INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U6_BUCK12_U611         HDRV U6_BUCK12_N16558784 INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U6_BUCK12_U616         U6_BUCK12_SYSCLK_N U6_BUCK12_SDWN_N
+  U6_BUCK12_N16566345 AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U6_BUCK12_U610         SSX VSENSEX U6_BUCK12_N16556945 COMP_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
X_U6_BUCK12_U605         U6_BUCK12_N16522994 U6_BUCK12_OVTP U6_BUCK12_OVTP
+  U6_BUCK12_CBC_ILIMT U6_BUCK12_N16577763 AND4_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U6_BUCK12_U612         LDRV U6_BUCK12_N16562380 INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
R_U6_BUCK12_R257         U6_BUCK12_N16884901 U6_BUCK12_N16878232  1  
V_U6_BUCK12_V87         U6_BUCK12_N16882009 0 0
V_U6_BUCK12_V84         U6_BUCK12_N16582213 0 0.25
X_U6_BUCK12_U621         U6_BUCK12_N16881337 U6_BUCK12_N16882009 LDRV_MASK
+  OR2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
C_U6_BUCK12_C148         0 U6_BUCK12_N16878232  1n  
X_U6_BUCK12_U615         N16566065 U6_BUCK12_N16566204 0 SET1
+  U6_BUCK12_N16566345 U6_BUCK12_LSTI DFFSBRB_RHPBASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U6_BUCK12_U600         U6_BUCK12_ICTRL ISW U6_BUCK12_N16522994 COMP_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U6_BUCK12_U603         PWM_CLK N16528816 SYSCLK SET1 U6_BUCK12_N16875154 SET1
+  DFFSBRB_RHPBASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
V_U6_BUCK12_V85         HICCUP_N 0 1Vdc
X_U6_BUCK12_U606         COMPX U6_BUCK12_N16582213 U6_BUCK12_N16580393
+  COMP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U6_BUCK12_U601         U6_BUCK12_N16489001 VSENSEX U6_BUCK12_OVTP
+  COMP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U6_BUCK12_U613         U6_BUCK12_N16562380 U6_BUCK12_PBIAS
+  U6_BUCK12_N16560525 AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
V_U6_BUCK12_V79         U6_BUCK12_N16489001 0 0.872
X_U6_BUCK12_U619         SYSCLK U6_BUCK12_SYSCLK_N INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U6_BUCK12_U618         U6_BUCK12_N16566204 U6_BUCK12_N16559133
+  U6_BUCK12_N16881337 AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U1_BUCK12_U828         U1_BUCK12_N16636530 ENX U1_BUCK12_N16632710
+  U1_BUCK12_N16636677 COMPHYS_BASIC_GEN PARAMS:  VDD=1 VSS=0 VTHRESH=0.5
G_U1_BUCK12_ABMII1         VIN_INT ENX VALUE { 
+ {0.5u*(1-V(U1_BUCK12_N16632234))}    }
D_U1_BUCK12_D9         ENX VIN_INT D_D1 
V_U1_BUCK12_V65         U1_BUCK12_N16631004 0 0.2
V_U1_BUCK12_V67         U1_BUCK12_N16632710 0 1
C_U1_BUCK12_C1         0 ENAB  1n  
V_U1_BUCK12_V64         U1_BUCK12_N16630902 0 3.6
X_U1_BUCK12_U619         U1_BUCK12_N16636677 U1_BUCK12_N16636620 INV_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
R_U1_BUCK12_R1         U1_BUCK12_N16636620 ENAB  1  
X_U1_BUCK12_U827         U1_BUCK12_N16630902 VIN_INT U1_BUCK12_N16631004
+  U1_BUCK12_N16632234 COMPHYS_BASIC_GEN PARAMS:  VDD=1 VSS=0 VTHRESH=0.5
V_U1_BUCK12_V66         U1_BUCK12_N16636530 0 0.7
V_V48         N16642713 0 0.9875
.IC         V(U9_BUCK12_U12_N16647378 )=2.2
.IC         V(RDELAY )=0.8
.IC         V(U9_BUCK12_U12_N16800540 )=1
.IC         V(SSX )=0
.model D_D1 d
+ is=1e-015
+ tt=1e-011
+ rs=0.05
+ n=0.1
.model D_D d
+ is=1e-015
+ n=0.01
+ tt=1e-011
.ENDS TPS43340-Q1_BUCK2_TRANS
*$
.subckt PGOOD_U9_BUCK12_S19 1 2 3 4  
S_U9_BUCK12_S19         3 4 1 2 _U9_BUCK12_S19
RS_U9_BUCK12_S19         1 2 1G
.MODEL         _U9_BUCK12_S19 VSWITCH Roff=100e6 Ron=50 Voff=0.2 Von=0.8
.ends PGOOD_U9_BUCK12_S19
*$
.subckt DLYAB_OSC_U9_BUCK12_U12_S2 1 2 3 4  
S_U9_BUCK12_U12_S2         3 4 1 2 _U9_BUCK12_U12_S2
RS_U9_BUCK12_U12_S2         1 2 1G
.MODEL         _U9_BUCK12_U12_S2 VSWITCH Roff=1e12 Ron=1m Voff=0.2V Von=0.8V
.ends DLYAB_OSC_U9_BUCK12_U12_S2
*$
.subckt DLYAB_OSC_U9_BUCK12_U12_S3 1 2 3 4  
S_U9_BUCK12_U12_S3         3 4 1 2 _U9_BUCK12_U12_S3
RS_U9_BUCK12_U12_S3         1 2 1G
.MODEL         _U9_BUCK12_U12_S3 VSWITCH Roff=1e12 Ron=1u Voff=0.2V Von=0.8V
.ends DLYAB_OSC_U9_BUCK12_U12_S3
*$
.subckt DLYAB_OSC_U9_BUCK12_U12_S1 1 2 3 4  
S_U9_BUCK12_U12_S1         3 4 1 2 _U9_BUCK12_U12_S1
RS_U9_BUCK12_U12_S1         1 2 1G
.MODEL         _U9_BUCK12_U12_S1 VSWITCH Roff=1e6 Ron=1n Voff=0.2V Von=0.8V
.ends DLYAB_OSC_U9_BUCK12_U12_S1
*$
.subckt DLYAB_OSC_U9_BUCK12_U12_S4 1 2 3 4  
S_U9_BUCK12_U12_S4         3 4 1 2 _U9_BUCK12_U12_S4
RS_U9_BUCK12_U12_S4         1 2 1G
.MODEL         _U9_BUCK12_U12_S4 VSWITCH Roff=1e6 Ron=1n Voff=0.2V Von=0.8V
.ends DLYAB_OSC_U9_BUCK12_U12_S4
*$
.subckt SoftStart_U4_BUCK12_S68 1 2 3 4  
S_U4_BUCK12_S68         3 4 1 2 _U4_BUCK12_S68
RS_U4_BUCK12_S68         1 2 1G
.MODEL         _U4_BUCK12_S68 VSWITCH Roff=100e6 Ron=3571 Voff=0.2 Von=0.8
.ends SoftStart_U4_BUCK12_S68
*$
.subckt Low_Power_Mode_U10_BUCK12_S5 1 2 3 4  
S_U10_BUCK12_S5         3 4 1 2 _U10_BUCK12_S5
RS_U10_BUCK12_S5         1 2 1G
.MODEL         _U10_BUCK12_S5 VSWITCH Roff=100e6 Ron=1m Voff=0.2V Von=0.8V
.ends Low_Power_Mode_U10_BUCK12_S5
*$
.subckt Low_Power_Mode_U10_BUCK12_S4 1 2 3 4  
S_U10_BUCK12_S4         3 4 1 2 _U10_BUCK12_S4
RS_U10_BUCK12_S4         1 2 1G
.MODEL         _U10_BUCK12_S4 VSWITCH Roff=100e6 Ron=1m Voff=0.2V Von=0.8V
.ends Low_Power_Mode_U10_BUCK12_S4
*$
.subckt Low_Power_Mode_U10_BUCK12_S1 1 2 3 4  
S_U10_BUCK12_S1         3 4 1 2 _U10_BUCK12_S1
RS_U10_BUCK12_S1         1 2 1G
.MODEL         _U10_BUCK12_S1 VSWITCH Roff=100e6 Ron=1m Voff=0.2V Von=0.8V
.ends Low_Power_Mode_U10_BUCK12_S1
*$
.subckt Low_Power_Mode_U10_BUCK12_S2 1 2 3 4  
S_U10_BUCK12_S2         3 4 1 2 _U10_BUCK12_S2
RS_U10_BUCK12_S2         1 2 1G
.MODEL         _U10_BUCK12_S2 VSWITCH Roff=100e6 Ron=1m Voff=0.2V Von=0.8V
.ends Low_Power_Mode_U10_BUCK12_S2
*$
.subckt Low_Power_Mode_U10_BUCK12_S3 1 2 3 4  
S_U10_BUCK12_S3         3 4 1 2 _U10_BUCK12_S3
RS_U10_BUCK12_S3         1 2 1G
.MODEL         _U10_BUCK12_S3 VSWITCH Roff=100e6 Ron=1m Voff=0.2V Von=0.8V
.ends Low_Power_Mode_U10_BUCK12_S3
*$
.subckt RT_OSC_U2_BUCK12_U1_S1 1 2 3 4  
S_U2_BUCK12_U1_S1         3 4 1 2 _U2_BUCK12_U1_S1
RS_U2_BUCK12_U1_S1         1 2 1G
.MODEL         _U2_BUCK12_U1_S1 VSWITCH Roff=1e6 Ron=0.1m Voff=0.2 Von=0.8
.ends RT_OSC_U2_BUCK12_U1_S1
*$
.subckt Pulse_Ramp_U2_BUCK12_U3_U2_S4 1 2 3 4  
S_U2_BUCK12_U3_U2_S4         3 4 1 2 _U2_BUCK12_U3_U2_S4
RS_U2_BUCK12_U3_U2_S4         1 2 1G
.MODEL         _U2_BUCK12_U3_U2_S4 VSWITCH Roff=1e6 Ron=0.1m Voff=0.2 Von=0.8
.ends Pulse_Ramp_U2_BUCK12_U3_U2_S4
*$
.subckt Pulse_Ramp_U2_BUCK12_U3_U2_S3 1 2 3 4  
S_U2_BUCK12_U3_U2_S3         3 4 1 2 _U2_BUCK12_U3_U2_S3
RS_U2_BUCK12_U3_U2_S3         1 2 1G
.MODEL         _U2_BUCK12_U3_U2_S3 VSWITCH Roff=1e6 Ron=0.1m Voff=0.2 Von=0.8
.ends Pulse_Ramp_U2_BUCK12_U3_U2_S3
*$
.subckt Pulse_Ramp_U2_BUCK12_U3_U2_S5 1 2 3 4  
S_U2_BUCK12_U3_U2_S5         3 4 1 2 _U2_BUCK12_U3_U2_S5
RS_U2_BUCK12_U3_U2_S5         1 2 1G
.MODEL         _U2_BUCK12_U3_U2_S5 VSWITCH Roff=1e6 Ron=1u Voff=0.2 Von=0.8
.ends Pulse_Ramp_U2_BUCK12_U3_U2_S5
*$
*TPS43340-Q1
*****************************************************************************
* (C) Copyright 2013 Texas Instruments Incorporated. All rights reserved.                                            
*****************************************************************************
** This model is designed as an aid for customers of Texas Instruments.
** TI and its licensors and suppliers make no warranties, either expressed
** or implied, with respect to this model, including the warranties of 
** merchantability or fitness for a particular purpose.  The model is
** provided solely on an "as is" basis.  The entire risk as to its quality
** and performance is with the customer
*****************************************************************************
*
* This model is subject to change without notice. Texas Instruments
* Incorporated is not responsible for updating this model.
*
*****************************************************************************
*
** Released by: WEBENCH Design Center, Texas Instruments Inc.
* Part: TPS43340-Q1
* Date: 19APR2013
* Model Type: TRANSIENT
* Simulator: PSPICE
* Simulator Version: 16.2.0.p001
* EVM Order Number: TPS4334xEVM
* EVM Users Guide: SLVU463-July 2011
* Datasheet: SLVSB16C NOVEMBER 2011 - REVISED JANUARY 2013
*
* Model Version: Final 1.0
*
*****************************************************************************
*
* Updates:
*
* Final 1.0
* Release to Web.
*
*****************************************************************************
.SUBCKT TPS43340-Q1_BUCK3_TRANS CBX COMPX EN EXTSUP FB PGNDX PH RST3 RT SLEW AGND
+  SSX VIN VSUP 
X_U9_BUCK3_U612         U9_BUCK3_PGOOD_D U9_BUCK3_PGOOD_D U9_BUCK3_N16616119
+  U9_BUCK3_PG_EN_B NAND3_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U9_BUCK3_S19    U9_BUCK3_PG_EN_B 0 RST3 0 PGOOD_U9_BUCK3_S19 
X_U9_BUCK3_U611         SDWN U9_BUCK3_N16616119 INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
C_U9_BUCK3_C5         0 U9_BUCK3_N16784615  1n  
R_U9_BUCK3_R5         U9_BUCK3_N167846331 U9_BUCK3_N16784615  1  
R_U9_BUCK3_U12_R1         0 RDELAY  1G  
V_U9_BUCK3_U12_V4         U9_BUCK3_U12_N16647524 0 2
X_U9_BUCK3_U12_U8         U9_BUCK3_U12_N16800540 U9_BUCK3_U12_N16800633
+  U9_BUCK3_U12_D2 COMP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U9_BUCK3_U12_U4         U9_BUCK3_U12_N16615680 U9_BUCK3_U12_N16647732
+  one_shot PARAMS:  T=20
C_U9_BUCK3_U12_C7         0 U9_BUCK3_U12_N16783188  1n  TC=0,0 
C_U9_BUCK3_U12_C8         0 U9_BUCK3_U12_N16800540  1n  TC=0,0 
X_U9_BUCK3_U12_U7         RDELAY U9_BUCK3_U12_N16615878 U9_BUCK3_U12_N16615680
+  COMP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
D_U9_BUCK3_U12_D14         U9_BUCK3_U12_N16800540 U9_BUCK3_U12_N16803565 D_D1 
X_U9_BUCK3_U12_S2    U9_BUCK3_U12_PG_TR 0 U9_BUCK3_U12_N16647378 0
+  DLYAB_OSC_U9_BUCK3_U12_S2 
R_U9_BUCK3_U12_R2         0 U9_BUCK3_U12_N16800540  1G  
X_U9_BUCK3_U12_S3    U9_BUCK3_U12_PG_DELAY 0 U9_BUCK3_U12_N16783828
+  U9_BUCK3_U12_N16783188 DLYAB_OSC_U9_BUCK3_U12_S3 
X_U9_BUCK3_U12_U621         U9_BUCK3_U12_N16778495 U9_BUCK3_PGOOD
+  U9_BUCK3_U12_PG_TR XOR2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
C_U9_BUCK3_U12_C6         0 RDELAY  1p  TC=0,0 
X_U9_BUCK3_U12_U611         U9_BUCK3_PGOOD U9_BUCK3_U12_N16778495
+  BUF_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY=20n
X_U9_BUCK3_U12_U613         U9_BUCK3_U12_N16783188 U9_BUCK3_PGOOD_D
+  BUF_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
E_U9_BUCK3_U12_ABM5         U9_BUCK3_U12_N16615878 0 VALUE {
+  ((V(U9_BUCK3_U12_N16615680)*-1) + 1.8)    }
X_U9_BUCK3_U12_U623         U9_BUCK3_U12_D1 U9_BUCK3_U12_PG_TR
+  U9_BUCK3_U12_N16817225 OR2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
G_U9_BUCK3_U12_ABMII2         0 U9_BUCK3_U12_N16647378 VALUE {
+  (V(U9_BUCK3_U12_N16647732)*5m)    }
V_U9_BUCK3_U12_V5         U9_BUCK3_U12_N16786288 0 2.2
X_U9_BUCK3_U12_U612         U9_BUCK3_PGOOD U9_BUCK3_U12_N16783828
+  BUF_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY=30n
X_U9_BUCK3_U12_U622         U9_BUCK3_U12_D1 U9_BUCK3_U12_D2
+  U9_BUCK3_U12_PG_DELAY AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
C_U9_BUCK3_U12_C1         0 U9_BUCK3_U12_N16647378  1n  TC=0,0 
I_U9_BUCK3_U12_I1         U9_BUCK3_U12_N16803565 U9_BUCK3_U12_N16800540 DC
+  25uAdc  
G_U9_BUCK3_U12_ABMII1         0 RDELAY VALUE { if(V(U9_BUCK3_U12_N16615680) >
+  0.5, -40u, 40u)    }
X_U9_BUCK3_U12_S1    U9_BUCK3_U12_N16817225 0 RDELAY U9_BUCK3_U12_N16795485
+  DLYAB_OSC_U9_BUCK3_U12_S1 
D_U9_BUCK3_U12_D13         U9_BUCK3_U12_N16647378 U9_BUCK3_U12_N16786288 D_D1 
V_U9_BUCK3_U12_V7         U9_BUCK3_U12_N16800633 0 0.5
V_U9_BUCK3_U12_V2         U9_BUCK3_U12_N16795485 0 0.8
V_U9_BUCK3_U12_V8         U9_BUCK3_U12_N16803565 0 1
X_U9_BUCK3_U12_S4    U9_BUCK3_U12_PG_TR 0 U9_BUCK3_U12_N16800540 0
+  DLYAB_OSC_U9_BUCK3_U12_S4 
X_U9_BUCK3_U12_U619         U9_BUCK3_U12_N16647378 U9_BUCK3_U12_N16647524
+  U9_BUCK3_U12_D1 COMP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U9_BUCK3_U6         FB U9_BUCK3_N16784615 U9_BUCK3_PGOOD COMP_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
E_U9_BUCK3_ABM4         U9_BUCK3_N167846331 0 VALUE { ((V(U9_BUCK3_PGOOD)*-16m)
+  + 0.76)    }
V_V47         SET0 AGND 0Vdc
V_U4_BUCK3_V70         U4_BUCK3_N7397990 0 1.7
C_U4_BUCK3_C15         0 U4_BUCK3_N7398492  100n  
D_U4_BUCK3_D62         SSX U4_BUCK3_N7397990 D_D1 
V_U4_BUCK3_V72         U4_BUCK3_N7406021 0 -0.1mVdc
X_U4_BUCK3_U825         SDWN OCB U4_BUCK3_N16637584 U4_BUCK3_N16639089
+  OR3_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
G_U4_BUCK3_ABMII1         U4_BUCK3_N7397990 SSX VALUE { 
+ {IF(V(U4_BUCK3_N16572832) > 0.5,1u,0)}    }
X_U4_BUCK3_U827         HICCUP_N U4_BUCK3_N16637245 U4_BUCK3_N16572832
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U4_BUCK3_S68    U4_BUCK3_N7398492 0 SSX U4_BUCK3_N7406021
+  SoftStart_U4_BUCK3_S68 
D_U4_BUCK3_D63         0 SSX D_D1 
R_U4_BUCK3_R14         U4_BUCK3_N16569567 VREF_GM  1  
X_U4_BUCK3_U1         SDWN U4_BUCK3_N16637245 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U4_BUCK3_U2         HICCUP_N U4_BUCK3_N16637584 INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
G_U4_BUCK3_ABMI5         SSX 0 VALUE { {IF(V(SS_DISCH) > 2.5, 1.25e-3,0)}    }
R_U4_BUCK3_R15         U4_BUCK3_N16639089 U4_BUCK3_N7398492  1  
C_U4_BUCK3_C8         0 SSX  0.1p  
E_U4_BUCK3_ABM178         U4_BUCK3_N16569567 0 VALUE { IF(V(SSX) < 0.8,
+  V(SSX),0.8)    }
C_U4_BUCK3_C14         0 VREF_GM  1n  
D_D4         AGND N16863528 D_D 
E_U5_BUCK3_ABM9         U5_BUCK3_N7407271 0 VALUE {
+  LIMIT((((((-38.609*V(U5_BUCK3_N16571071)*V(U5_BUCK3_N16571071)*
+ V(U5_BUCK3_N16571071))
+  +(53.44*V(U5_BUCK3_N16571071)*V(U5_BUCK3_N16571071))-
+  (19.544*V(U5_BUCK3_N16571071))+3.9625))/5.4)+0.95), 1.302, 1.552)    }
V_U5_BUCK3_V5         U5_BUCK3_N7407325 0 0.9685
R_U5_BUCK3_R12         U5_BUCK3_N7406885 OCB  1  
C_U5_BUCK3_C11         0 OCB  1n  
E_U5_BUCK3_ABM8         U5_BUCK3_N7406885 0 VALUE { {IF(V(COMPX) > 2.5,5,0)}   
+  }
D_U5_BUCK3_D10         COMPX U5_BUCK3_N7407271 D_D 
D_U5_BUCK3_D9         U5_BUCK3_N7407325 COMPX D_D 
E_U5_BUCK3_E1         U5_BUCK3_N16554534 0 VREF_GM FB 1
G_U5_BUCK3_ABM2I1         0 COMPX VALUE { (V(U5_BUCK3_N16554534) - V(0))*1m   
+  }
E_U5_BUCK3_ABM10         U5_BUCK3_N16570963 0 VALUE { {IF(V(FB) >
+  0.3,V(FB),0.3)}    }
R_U5_BUCK3_R4         U5_BUCK3_N165463111 COMPX  10MEG  
V_U5_BUCK3_V6         U5_BUCK3_N165463111 0 0Vdc
C_U5_BUCK3_C5         0 U5_BUCK3_N16571071  1n  
R_U5_BUCK3_R5         U5_BUCK3_N16570963 U5_BUCK3_N16571071  1  
X_S2_BUCK3    GX2 AGND N16863528 AGND TPS43340-Q1_TOPLEVEL_S2_BUCK3 
V_V46         SET1 AGND 1
E_U20_BUCK3_ABM2         U20_BUCK3_N16655410 0 VALUE {
+  if(V(U20_BUCK3_N16653309) > V(U20_BUCK3_VSUP), V(U20_BUCK3_VSUP),
+  V(U20_BUCK3_N16653309))    }
E_U20_BUCK3_ABM1         U20_BUCK3_VSUP 0 VALUE { if(V(AGND)>0.5, V(VIN_INT),  
+ if(V(EXTSUP_INT) < 4.6, V(VIN_INT), V(EXTSUP_INT)) )   }
E_U20_BUCK3_ABM3         U20_BUCK3_N16653309 0 VALUE { if(V(AGND)>0.5, 7.5,  
+ if(V(EXTSUP_INT) < 4.6, 5.8, 7.5) )   }
R_U20_BUCK3_R1         U20_BUCK3_N16655410 U20_BUCK3_N16655440  1  
E_U20_BUCK3_E1         VREG AGND U20_BUCK3_N16655440 0 1
C_U20_BUCK3_C1         0 U20_BUCK3_N16655440  1n  TC=0,0 
X_U12         SDWN AGND N16843075 OR2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U132         MAX_DUTY_CYCLE PWM_FINAL N16643373 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_S1_BUCK3    GX1_FINAL PH VSUP N16863528 TPS43340-Q1_TOPLEVEL_S1_BUCK3 
V_V50         N16649916 AGND 1Vdc
V_V49         N16649191 AGND 1.7Vdc
R_U13_BUCK3_R2         0 SLEW  1k TC=0,0 
D_U13_BUCK3_D11         U13_BUCK3_NOD U13_BUCK3_IGX1_FINAL D_D 
C_U13_BUCK3_C1         0 U13_BUCK3_IGX1_FINAL  1n  TC=0,0 
E_U13_BUCK3_E1         GX1_FINAL 0 U13_BUCK3_IGX1_FINAL 0 1
G_U13_BUCK3_ABMI1         GX1 U13_BUCK3_NOD VALUE {
+  ((V(VSUP)+V(VREG))/24)*V(U13_BUCK3_SLOW)    }
D_U13_BUCK3_D10         U13_BUCK3_NOD GX1 D_D 
G_U13_BUCK3_ABMI4         U13_BUCK3_NOD U13_BUCK3_IGX1_FINAL VALUE {
+  -((V(VSUP)+V(VREG))/7)*V(U13_BUCK3_SLOW)    }
E_U13_BUCK3_ABM2         U13_BUCK3_MEDIUM 0 VALUE { {IF((V(SLEW) >
+  0.2)&(V(SLEW) < 3),1,0)}    }
G_U13_BUCK3_ABMI2         GX1 U13_BUCK3_NOD VALUE {
+  ((V(VSUP)+V(VREG))/11)*V(U13_BUCK3_MEDIUM)    }
G_U13_BUCK3_ABMI5         U13_BUCK3_NOD U13_BUCK3_IGX1_FINAL VALUE {
+  -((V(VSUP)+V(VREG))/3)*V(U13_BUCK3_MEDIUM)    }
V_U13_BUCK3_V1         U13_BUCK3_N16616787 0 5
G_U13_BUCK3_ABMI6         U13_BUCK3_NOD U13_BUCK3_IGX1_FINAL VALUE {
+  -((V(VSUP)+V(VREG))/2)*V(U13_BUCK3_FAST)    }
E_U13_BUCK3_ABM1         U13_BUCK3_FAST 0 VALUE { {IF(V(SLEW) < 0.2,1,0)}    }
R_U13_BUCK3_R1         SLEW U13_BUCK3_N16616787  1k TC=0,0 
G_U13_BUCK3_ABMI3         GX1 U13_BUCK3_NOD VALUE {
+  ((V(VSUP)+V(VREG))/8)*V(U13_BUCK3_FAST)    }
E_U13_BUCK3_ABM3         U13_BUCK3_SLOW 0 VALUE { {IF(V(SLEW) > 3,1,0)}    }
E_E3         EXTSUP_INT AGND EXTSUP AGND 1
E_E2         VIN_INT AGND VIN AGND 1
X_U7_BUCK3_U826         U7_BUCK3_CAP_INT 0 U7_BUCK3_CAP COMP_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
V_U7_BUCK3_V1         U7_BUCK3_N16553477 0 0.05
X_U7_BUCK3_U828         U7_BUCK3_SET U7_BUCK3_RESET U7_BUCK3_Q
+  U7_BUCK3_N16568139 SRLATCHRHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U7_BUCK3_U831         U7_BUCK3_INDELAYED2 U7_BUCK3_N16560089
+  INV_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY=10p
X_U7_BUCK3_U829         U7_BUCK3_N16560089 U7_BUCK3_SET one_shot PARAMS:  T=10
X_U7_BUCK3_U830         LDRV U7_BUCK3_RESET one_shot PARAMS:  T=10
X_U7_BUCK3_U827         U7_BUCK3_N16553477 RAMP U7_BUCK3_CTRL COMP_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
C_U7_BUCK3_C173         0 U7_BUCK3_CAP_INT  100n  TC=0,0 
D_U7_BUCK3_D10         0 U7_BUCK3_CAP_INT D_D 
X_U7_BUCK3_U833         PWM_CLK U7_BUCK3_INIT_SIG one_shot PARAMS:  T=10
X_U7_BUCK3_U823         U7_BUCK3_N16497188 PWM_CLK U7_BUCK3_N16489522
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
R_U7_BUCK3_R272         U7_BUCK3_N16489522 U7_BUCK3_INDELAYED1  235  
G_U7_BUCK3_ABMI2         U7_BUCK3_CAP_INT 0 VALUE {
+  V(U7_BUCK3_SLEW_DIG)*V(U7_BUCK3_Q)*1m    }
R_U7_BUCK3_R273         0 U7_BUCK3_N16568139  1k TC=0,0 
X_U7_BUCK3_U822         PWM_CLK U7_BUCK3_N16497188 INV_DELAY_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5 DELAY=15n
E_U7_BUCK3_ABM1         U7_BUCK3_SLEW_DIG 0 VALUE { {IF(V(SLEW) > 3,1,0)}    }
X_U7_BUCK3_U834         U7_BUCK3_INIT_SIG U7_BUCK3_RESET_CHAR U7_BUCK3_Q_INIT
+  U7_BUCK3_N16579818 SRLATCHRHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U7_BUCK3_U824         U7_BUCK3_N16489522 U7_BUCK3_MIN_ON_FINAL PWM_CLK
+  PWM_FINAL OR3_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U7_BUCK3_U825         U7_BUCK3_INDELAYED1 U7_BUCK3_INDELAYED2 BUF_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U7_BUCK3_U835         U7_BUCK3_N16580314 U7_BUCK3_RESET_CHAR one_shot PARAMS:
+   T=10
D_U7_BUCK3_D9         U7_BUCK3_N16489522 U7_BUCK3_INDELAYED1 D_D 
X_U7_BUCK3_S1    U7_BUCK3_RESET 0 U7_BUCK3_CAP_INT 0 Minton_U7_BUCK3_S1 
R_U7_BUCK3_R274         0 U7_BUCK3_N16579818  1k TC=0,0 
X_U7_BUCK3_U836         U7_BUCK3_CTRL U7_BUCK3_N16580314 INV_DELAY_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY=10p
C_U7_BUCK3_C172         0 U7_BUCK3_INDELAYED1  1.44n  
G_U7_BUCK3_ABMI1         0 U7_BUCK3_CAP_INT VALUE {
+  V(U7_BUCK3_SLEW_DIG)*V(U7_BUCK3_CTRL)*V(U7_BUCK3_Q_INIT)*1m    }
E_U7_BUCK3_ABM2         U7_BUCK3_CAP_DIG 0 VALUE { {IF(V(U7_BUCK3_CAP) >
+  0.5,1,0)}    }
X_U7_BUCK3_U832         U7_BUCK3_CAP_DIG U7_BUCK3_INDELAYED2
+  U7_BUCK3_MIN_ON_FINAL OR2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U133         SYNC N16649191 N16649916 SYNC_D COMPHYS_BASIC_GEN PARAMS:  VDD=1
+  VSS=0 VTHRESH=0.5
V_U11_BUCK3_V69         U11_BUCK3_N16778630 0 3.7
X_U11_BUCK3_U828         U11_BUCK3_N16636442 VIN_INT U11_BUCK3_N16636544
+  U11_BUCK3_N16636828 COMPHYS_BASIC_GEN PARAMS:  VDD=1 VSS=0 VTHRESH=0.5
X_U11_BUCK3_U137         U11_BUCK3_UVLO U11_BUCK3_OVLO U11_BUCK3_N16779372
+  OR2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U11_BUCK3_U136         U11_BUCK3_N16496294 U11_BUCK3_UOVLO SDWN OR2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
V_U11_BUCK3_V66         U11_BUCK3_N16636544 0 2
C_U11_BUCK3_C163         U11_BUCK3_N6045130 U11_BUCK3_N6045136  140.5p  
V_U11_BUCK3_V67         U11_BUCK3_N16636442 0 44
X_U11_BUCK3_U604         ENAB U11_BUCK3_N16496294 INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
E_U11_BUCK3_ABM173         SS_DISCH 0 VALUE { {IF(V(SSX)  < 54m,0,  
+ IF(V(U11_BUCK3_N6045136) > 0.5,1,0))}   }
V_U11_BUCK3_V65         U11_BUCK3_N16630658 0 0.2
X_U11_BUCK3_U603         SDWN U11_BUCK3_N6045130 INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U11_BUCK3_U138         U11_BUCK3_N16779372 U11_BUCK3_N16779644
+  U11_BUCK3_UOVLO OR2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
V_U11_BUCK3_V64         U11_BUCK3_N6045018 0 3.6
R_U11_BUCK3_R287         0 U11_BUCK3_N6045136  1k  
X_U11_BUCK3_U829         U11_BUCK3_N16778630 VSUP U11_BUCK3_N16778675
+  U11_BUCK3_N16779644 COMPHYS_BASIC_GEN PARAMS:  VDD=1 VSS=0 VTHRESH=0.5
X_U11_BUCK3_U611         U11_BUCK3_N16636828 U11_BUCK3_OVLO INV_DELAY_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY=5u
V_U11_BUCK3_V68         U11_BUCK3_N16778675 0 0.1
X_U11_BUCK3_U827         U11_BUCK3_N6045018 VIN_INT U11_BUCK3_N16630658
+  U11_BUCK3_UVLO COMPHYS_BASIC_GEN PARAMS:  VDD=1 VSS=0 VTHRESH=0.5
X_U8_BUCK3_U610         U8_BUCK3_HDRVIN U8_BUCK3_N16798848 INV_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U8_BUCK3_U604         U8_BUCK3_N16780028 N16643373 U8_BUCK3_HDRVIN
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U8_BUCK3_U614         U8_BUCK3_N16798848 U8_BUCK3_SDWN_N LDRV_MASK
+  U8_BUCK3_LPM_B U8_BUCK3_N16784812 AND4_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
E_U8_BUCK3_ABM7         U8_BUCK3_N16789266 0 VALUE { if( V(HDRV) > 0.5, V(CBX),
+  V(PH))    }
R_U8_BUCK3_R246         U8_BUCK3_N16789266 GX1  1  
C_U8_BUCK3_C2         0 GX2  0.1n  TC=0,0 
X_U8_BUCK3_U615         AGND U8_BUCK3_LPM_B INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U8_BUCK3_U605         U8_BUCK3_HDRVIN U8_BUCK3_N16779393 INV_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
C_U8_BUCK3_C1         0 GX1  0.1n  TC=0,0 
R_U8_BUCK3_R247         U8_BUCK3_N16792021 GX2  1  
R_U8_BUCK3_R245         AGND CBX  1G  
E_U8_BUCK3_ABM8         U8_BUCK3_N16792021 0 VALUE { if( V(LDRV) > 0.5,
+  V(VREG), V(AGND))    }
X_U8_BUCK3_U606         SDWN U8_BUCK3_SDWN_N INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
D_U8_BUCK3_D9         VREG CBX D_D 
X_U8_BUCK3_U613         SDWN U8_BUCK3_N16780028 INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U8_BUCK3_U612         U8_BUCK3_N16784812 U8_BUCK3_N16784844
+  BUF_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY=18n
X_U8_BUCK3_U609         U8_BUCK3_N16784844 U8_BUCK3_N16784812 LDRV
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
E_U8_BUCK3_ABM6         HDRV 0 VALUE { if(V(AGND)>0.5,  
+ V(AGND),V(U8_BUCK3_N16775555) )   }
X_U8_BUCK3_U607         U8_BUCK3_N16779393 ENAB U8_BUCK3_SDWN_N U8_BUCK3_SDWN_N
+  U8_BUCK3_BOOT_SW_ON AND4_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U8_BUCK3_U611         U8_BUCK3_HDRVIN U8_BUCK3_N16774201 BUF_DELAY_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY=20n
X_U8_BUCK3_U608         U8_BUCK3_HDRVIN U8_BUCK3_N16774201 U8_BUCK3_N16775555
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
V_V51         SYNC AGND 5
V_U1_BUCK3_V67         U1_BUCK3_N16648114 0 1
C_U1_BUCK3_C1         0 ENAB  1n  
V_U1_BUCK3_V64         U1_BUCK3_N16648100 0 3.6
C_U1_BUCK3_C2         0 U1_BUCK3_N16659240  1n  
E_U1_BUCK3_ABM176         U1_BUCK3_N16659160 0 VALUE { 
+ {IF(((V(U1_BUCK3_VIN_UVLO) < 0.5)&  
+ (V(U1_BUCK3_VSUP_UVLO) < 0.5)),1,0)}   }
R_U1_BUCK3_R2         U1_BUCK3_N16659160 U1_BUCK3_N16659240  1  
R_U1_BUCK3_R256         EN U1_BUCK3_N16648562  100MEG  
X_U1_BUCK3_U619         U1_BUCK3_N16648130 U1_BUCK3_N16648124 INV_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
E_U1_BUCK3_ABM175         U1_BUCK3_N16648562 0 VALUE { 
+ {IF(((V(U1_BUCK3_VIN_UVLO) < 0.5)&  
+ (V(U1_BUCK3_VSUP_UVLO) < 0.5)),3,0)}   }
R_U1_BUCK3_R1         U1_BUCK3_N16648124 ENAB  1  
X_U1_BUCK3_U829         U1_BUCK3_N16650558 VSUP U1_BUCK3_N16650650
+  U1_BUCK3_VSUP_UVLO COMPHYS_BASIC_GEN PARAMS:  VDD=1 VSS=0 VTHRESH=0.5
D_U1_BUCK3_D10         EN U1_BUCK3_N16648562 D_D1 
X_U1_BUCK3_U827         U1_BUCK3_N16648100 VIN_INT U1_BUCK3_N16648612
+  U1_BUCK3_VIN_UVLO COMPHYS_BASIC_GEN PARAMS:  VDD=1 VSS=0 VTHRESH=0.5
V_U1_BUCK3_V66         U1_BUCK3_N16648118 0 0.7
V_U1_BUCK3_V68         U1_BUCK3_N16650650 0 0.1
X_U1_BUCK3_U828         U1_BUCK3_N16648118 EN U1_BUCK3_N16648114
+  U1_BUCK3_N16648130 COMPHYS_BASIC_GEN PARAMS:  VDD=1 VSS=0 VTHRESH=0.5
V_U1_BUCK3_V69         U1_BUCK3_N16650558 0 3.7
G_U1_BUCK3_ABMII1         VIN_INT EN VALUE { {0.5u*(V(U1_BUCK3_N16659240))}   
+  }
D_U1_BUCK3_D9         EN VIN_INT D_D1 
V_U1_BUCK3_V65         U1_BUCK3_N16648612 0 0.2
X_H1_BUCK3    N16863528 PH ISW AGND TPS43340-Q1_TOPLEVEL_H1_BUCK3 
D_D3         N16863528 VSUP D_D 
D_U2_BUCK3_U2_D1         U2_BUCK3_SYNC_CLK U2_BUCK3_U2_N16774364 D_D 
E_U2_BUCK3_U2_ABM1         SYNC_EN 0 VALUE { if(V(U2_BUCK3_U2_N16774364)
+  >0.50,1,0)    }
X_U2_BUCK3_U2_U1_U13         U2_BUCK3_N00141 U2_BUCK3_U2_U1_N572699
+  INV_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY=20n
X_U2_BUCK3_U2_U1_U8         U2_BUCK3_N00141 U2_BUCK3_U2_U1_N572699
+  U2_BUCK3_SYNC_CLK AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
C_U2_BUCK3_U2_C3         0 U2_BUCK3_U2_N16774364  1n IC=0 TC=0,0 
R_U2_BUCK3_U2_R4         U2_BUCK3_U2_N16774364 U2_BUCK3_SYNC_CLK  10k TC=0,0 
X_U2_BUCK3_U1_U2         U2_BUCK3_RT_CLK U2_BUCK3_U1_EN BUF_DELAY_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY=20n
E_U2_BUCK3_U1_LIMIT1         U2_BUCK3_U1_RT_1 0 VALUE {LIMIT(V(RT),0,160)}
V_U2_BUCK3_U1_V1         U2_BUCK3_U1_N16777623 0 1Vdc
C_U2_BUCK3_U1_C1         0 U2_BUCK3_RT_RAMP  1u IC=0 TC=0,0 
X_U2_BUCK3_U1_U1         U2_BUCK3_RT_RAMP U2_BUCK3_U1_N16777623 U2_BUCK3_RT_CLK
+  COMP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U2_BUCK3_U1_U15         N16843075 U2_BUCK3_U1_N16777807 U2_BUCK3_U1_EN_1
+  OR2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U2_BUCK3_U1_U14         SYNC_EN U2_BUCK3_U1_EN U2_BUCK3_U1_N16777807
+  OR2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
I_U2_BUCK3_U1_I1         RT 0 DC -1mAdc  
R_U2_BUCK3_U1_R3         0 RT  1G TC=0,0 
X_U2_BUCK3_U1_S1    U2_BUCK3_U1_EN_1 0 U2_BUCK3_RT_RAMP 0
+  RT_OSC_BUCK3_U2_BUCK3_U1_S1 
G_U2_BUCK3_U1_ABMII1         0 U2_BUCK3_RT_RAMP VALUE {
+  if(V(SYNC_EN)<0.5,if(V(U2_BUCK3_U1_RT_1)>1m,  
+ (24*1.011/V(U2_BUCK3_U1_RT_1)),0.4044),0)   }
X_U2_BUCK3_U5         SYNC_EN SYNC_D CCM_EN OR2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U2_BUCK3_U3_U622         U2_BUCK3_U3_N16783473 U2_BUCK3_U3_N16784146
+  U2_BUCK3_U3_PEAK_EN AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U2_BUCK3_U3_U3         SYNC_EN U2_BUCK3_U3_N16783269 INV_DELAY_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY=100n
X_U2_BUCK3_U3_U11         N16843075 U2_BUCK3_U3_N16784146 INV_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U2_BUCK3_U3_U621         U2_BUCK3_U3_N16783269 SYNC_EN U2_BUCK3_U3_N16783473
+  XOR2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
E_U2_BUCK3_U3_ABM5         U2_BUCK3_U3_CLK_T 0 VALUE { if(V(SYNC_EN)>0.5,  
+ V(U2_BUCK3_SYNC_CLK),V(U2_BUCK3_RT_CLK) )   }
X_U2_BUCK3_U3_U4_U829         U2_BUCK3_U3_U4_N16648027 U2_BUCK3_U3_FB_N
+  U2_BUCK3_U3_U4_N16647809 OR2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U2_BUCK3_U3_U4_U827         U2_BUCK3_U3_U4_N16647787 FB
+  U2_BUCK3_U3_U4_N16647941 U2_BUCK3_U3_U4_N16648051 COMPHYS_BASIC_GEN PARAMS: 
+  VDD=1 VSS=0 VTHRESH=0.5
C_U2_BUCK3_U3_U4_C1         U2_BUCK3_U3_U4_N16648093 0  1n IC=0 TC=0,0 
V_U2_BUCK3_U3_U4_V65         U2_BUCK3_U3_U4_N16647941 0 0.05
E_U2_BUCK3_U3_U4_ABM173         U2_BUCK3_U3_FB_N 0 VALUE { 
+ {IF(V(U2_BUCK3_U3_U4_N16648051) < 0.5,1,0)}    }
X_U2_BUCK3_U3_U4_U831         U2_BUCK3_U3_U4_N16647809 U2_BUCK3_U3_CLK_T SYSCLK
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
V_U2_BUCK3_U3_U4_V64         U2_BUCK3_U3_U4_N16647787 0 0.6
V_U2_BUCK3_U3_U4_V66         U2_BUCK3_U3_U4_SET_N 0 1
X_U2_BUCK3_U3_U4_U830         U2_BUCK3_U3_U4_N16648093 U2_BUCK3_U3_U4_N16648027
+  U2_BUCK3_U3_CLK_T U2_BUCK3_U3_U4_N16648027 U2_BUCK3_U3_U4_SET_N
+  U2_BUCK3_U3_U4_SET_N DFFSBRB_RHPBASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U2_BUCK3_U3_U2_U11         U2_BUCK3_U3_PEAK_EN U2_BUCK3_U3_U2_N16788825
+  INV_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
I_U2_BUCK3_U3_U2_I2         U2_BUCK3_U3_U2_SYNC_RAMP_1 0 DC -0.5Adc  
X_U2_BUCK3_U3_U2_S4    U2_BUCK3_U3_U2_RST_RAMP_PEAK 0 U2_BUCK3_U3_U2_PEAK 0
+  Pulse_Ramp_U2_BUCK3_U3_U2_S4 
E_U2_BUCK3_U3_U2_ABM4         RAMP 0 VALUE { if(V(U2_BUCK3_U3_U2_PEAK)>0.5,  
+ (V(U2_BUCK3_U3_U2_SYNC_RAMP_1)/V(U2_BUCK3_U3_U2_PEAK)),0)   }
E_U2_BUCK3_U3_U2_ABM3         U2_BUCK3_U3_U2_N167772811 0 VALUE {
+  V(U2_BUCK3_U3_U2_SYNC_RAMP_1)    }
X_U2_BUCK3_U3_U2_U623         U2_BUCK3_U3_U2_N16783589 U2_BUCK3_U3_U2_N16788825
+  U2_BUCK3_U3_U2_RST_RAMP_PEAK OR2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U2_BUCK3_U3_U2_S3    SYSCLK 0 U2_BUCK3_U3_U2_SYNC_RAMP_1 0
+  Pulse_Ramp_U2_BUCK3_U3_U2_S3 
C_U2_BUCK3_U3_U2_C4         0 U2_BUCK3_U3_U2_PEAK  1n IC=0 TC=0,0 
R_U2_BUCK3_U3_U2_R6         U2_BUCK3_U3_U2_N167742661 U2_BUCK3_U3_U2_N167772811
+   10 TC=0,0 
X_U2_BUCK3_U3_U2_U12         U2_BUCK3_U3_FB_N U2_BUCK3_U3_U2_N16783589 one_shot
+  PARAMS:  T=100
D_U2_BUCK3_U3_U2_D2         U2_BUCK3_U3_U2_N167742661 U2_BUCK3_U3_U2_PEAK D_D 
D_U2_BUCK3_U3_U2_D3         U2_BUCK3_U3_U2_SYNC_RAMP_1 U2_BUCK3_U3_U2_N16770568
+  D_D 
C_U2_BUCK3_U3_U2_C2         0 U2_BUCK3_U3_U2_SYNC_RAMP_1  1u IC=0 TC=0,0 
V_U2_BUCK3_U3_U2_V3         U2_BUCK3_U3_U2_N16770568 0 5Vdc
X_U2_BUCK3_U3_U2_S5    U2_BUCK3_U3_U2_RST_RAMP_PEAK 0
+  U2_BUCK3_U3_U2_SYNC_RAMP_1 0 Pulse_Ramp_U2_BUCK3_U3_U2_S5 
X_U2_BUCK3_U6         SYNC_D N16843075 U2_BUCK3_N00141 OR2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
E_Slope_Compensation_BUCK3_ABM4         Slope_Compensation_BUCK3_N16681601 0
+  VALUE { MAX(0.1203*(V(RAMP))**3+0.0801*(V(RAMP))**2 -0.0067*(V(RAMP)) +
+  0.0003,0)    }
E_Slope_Compensation_BUCK3_ABM1         ISLOPE 0 VALUE {
+  V(Slope_Compensation_BUCK3_N16681601)*V(VIN_INT)    }
X_U131         N16642713 RAMP MAX_DUTY_CYCLE COMP_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
V_U6_BUCK3_V86         U6_BUCK3_VALLEY_ILIMIT 0 1Vdc
X_U6_BUCK3_U617         ISW U6_BUCK3_N16878232 U6_BUCK3_LSTI COMP_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U6_BUCK3_U608         N16559015 U6_BUCK3_N16559133 U6_BUCK3_N16560525 SET1
+  U6_BUCK3_N16558784 U6_BUCK3_SDWN_N DFFSBRB_RHPBASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
E_U6_BUCK3_ABM164         U6_BUCK3_ICTRL 0 VALUE { LIMIT(5.4*(V(COMPX) - 0.95),
+  0.1, 3.25) - V(ISLOPE)    }
V_U6_BUCK3_V80         U6_BUCK3_N16552171 0 8
X_U6_BUCK3_U604         U6_BUCK3_N16552171 ISW U6_BUCK3_CBC_ILIMT
+  COMP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U6_BUCK3_U620         U6_BUCK3_N16577763 U6_BUCK3_VALLEY_ILIMIT
+  U6_BUCK3_N16580393 HICCUP_N U6_BUCK3_N16875154 AND4_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U6_BUCK3_U609         SDWN U6_BUCK3_N16556945 U6_BUCK3_PBIAS N16557147
+  SRLATCHRHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
E_U6_BUCK3_ABM165         U6_BUCK3_N16884901 0 VALUE { if( V(CCM_EN) > 0.5, 
+  -2.38 , 0.1)    }
X_U6_BUCK3_U614         SDWN U6_BUCK3_SDWN_N INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U6_BUCK3_U611         HDRV U6_BUCK3_N16558784 INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U6_BUCK3_U616         U6_BUCK3_SYSCLK_N U6_BUCK3_SDWN_N U6_BUCK3_N16566345
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U6_BUCK3_U610         SSX FB U6_BUCK3_N16556945 COMP_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5
X_U6_BUCK3_U605         U6_BUCK3_N16522994 U6_BUCK3_OVTP U6_BUCK3_OVTP
+  U6_BUCK3_CBC_ILIMT U6_BUCK3_N16577763 AND4_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U6_BUCK3_U612         LDRV U6_BUCK3_N16562380 INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
R_U6_BUCK3_R257         U6_BUCK3_N16884901 U6_BUCK3_N16878232  1  
V_U6_BUCK3_V87         U6_BUCK3_N16882009 0 0
V_U6_BUCK3_V84         U6_BUCK3_N16582213 0 0.25
X_U6_BUCK3_U621         U6_BUCK3_N16881337 U6_BUCK3_N16882009 LDRV_MASK
+  OR2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
C_U6_BUCK3_C148         0 U6_BUCK3_N16878232  1n  
X_U6_BUCK3_U615         N16566065 U6_BUCK3_N16566204 0 SET1 U6_BUCK3_N16566345
+  U6_BUCK3_LSTI DFFSBRB_RHPBASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U6_BUCK3_U600         U6_BUCK3_ICTRL ISW U6_BUCK3_N16522994 COMP_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U6_BUCK3_U603         PWM_CLK N16528816 SYSCLK SET1 U6_BUCK3_N16875154 SET1
+  DFFSBRB_RHPBASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
V_U6_BUCK3_V85         HICCUP_N 0 1Vdc
X_U6_BUCK3_U606         COMPX U6_BUCK3_N16582213 U6_BUCK3_N16580393
+  COMP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U6_BUCK3_U601         U6_BUCK3_N16489001 FB U6_BUCK3_OVTP COMP_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U6_BUCK3_U613         U6_BUCK3_N16562380 U6_BUCK3_PBIAS U6_BUCK3_N16560525
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
V_U6_BUCK3_V79         U6_BUCK3_N16489001 0 100
X_U6_BUCK3_U619         SYSCLK U6_BUCK3_SYSCLK_N INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U6_BUCK3_U618         U6_BUCK3_N16566204 U6_BUCK3_N16559133
+  U6_BUCK3_N16881337 AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
V_V48         N16642713 AGND 0.9875
.model D_D1 d
+ is=1e-015
+ tt=1e-011
+ rs=0.05
+ n=0.1
.model D_D d
+ is=1e-015
+ n=0.01
+ tt=1e-011
.IC         V(U9_BUCK3_U12_N16647378 )=2.2
.IC         V(RDELAY )=0.8
.IC         V(U9_BUCK3_U12_N16800540 )=1
.IC         V(SSX )=0
.ENDS TPS43340-Q1_BUCK3_TRANS
*$
.subckt PGOOD_U9_BUCK3_S19 1 2 3 4  
S_U9_BUCK3_S19         3 4 1 2 _U9_BUCK3_S19
RS_U9_BUCK3_S19         1 2 1G
.MODEL         _U9_BUCK3_S19 VSWITCH Roff=100e6 Ron=50 Voff=0.2 Von=0.8
.ends PGOOD_U9_BUCK3_S19
*$
.subckt DLYAB_OSC_U9_BUCK3_U12_S2 1 2 3 4  
S_U9_BUCK3_U12_S2         3 4 1 2 _U9_BUCK3_U12_S2
RS_U9_BUCK3_U12_S2         1 2 1G
.MODEL         _U9_BUCK3_U12_S2 VSWITCH Roff=1e12 Ron=1m Voff=0.2V Von=0.8V
.ends DLYAB_OSC_U9_BUCK3_U12_S2
*$
.subckt DLYAB_OSC_U9_BUCK3_U12_S3 1 2 3 4  
S_U9_BUCK3_U12_S3         3 4 1 2 _U9_BUCK3_U12_S3
RS_U9_BUCK3_U12_S3         1 2 1G
.MODEL         _U9_BUCK3_U12_S3 VSWITCH Roff=1e12 Ron=1u Voff=0.2V Von=0.8V
.ends DLYAB_OSC_U9_BUCK3_U12_S3
*$
.subckt DLYAB_OSC_U9_BUCK3_U12_S1 1 2 3 4  
S_U9_BUCK3_U12_S1         3 4 1 2 _U9_BUCK3_U12_S1
RS_U9_BUCK3_U12_S1         1 2 1G
.MODEL         _U9_BUCK3_U12_S1 VSWITCH Roff=1e6 Ron=1n Voff=0.2V Von=0.8V
.ends DLYAB_OSC_U9_BUCK3_U12_S1
*$
.subckt DLYAB_OSC_U9_BUCK3_U12_S4 1 2 3 4  
S_U9_BUCK3_U12_S4         3 4 1 2 _U9_BUCK3_U12_S4
RS_U9_BUCK3_U12_S4         1 2 1G
.MODEL         _U9_BUCK3_U12_S4 VSWITCH Roff=1e6 Ron=1n Voff=0.2V Von=0.8V
.ends DLYAB_OSC_U9_BUCK3_U12_S4
*$
.subckt SoftStart_U4_BUCK3_S68 1 2 3 4  
S_U4_BUCK3_S68         3 4 1 2 _U4_BUCK3_S68
RS_U4_BUCK3_S68         1 2 1G
.MODEL         _U4_BUCK3_S68 VSWITCH Roff=100e6 Ron=3571 Voff=0.2 Von=0.8
.ends SoftStart_U4_BUCK3_S68
*$
.subckt TPS43340-Q1_TOPLEVEL_S2_BUCK3 1 2 3 4  
S_S2_BUCK3         3 4 1 2 _S2_BUCK3
RS_S2_BUCK3         1 2 1G
.MODEL         _S2_BUCK3 VSWITCH Roff=1e6 Ron=0.15 Voff=0.25 Von=0.75
.ends TPS43340-Q1_TOPLEVEL_S2_BUCK3
*$
.subckt TPS43340-Q1_TOPLEVEL_S1_BUCK3 1 2 3 4  
S_S1_BUCK3         3 4 1 2 _S1_BUCK3
RS_S1_BUCK3         1 2 1G
.MODEL         _S1_BUCK3 VSWITCH Roff=1e6 Ron=0.14 Voff=0.25 Von=0.75
.ends TPS43340-Q1_TOPLEVEL_S1_BUCK3
*$
.subckt Minton_U7_BUCK3_S1 1 2 3 4  
S_U7_BUCK3_S1         3 4 1 2 _U7_BUCK3_S1
RS_U7_BUCK3_S1         1 2 1G
.MODEL         _U7_BUCK3_S1 VSWITCH Roff=1e6 Ron=1u Voff=0.25 Von=0.75
.ends Minton_U7_BUCK3_S1
*$
.subckt TPS43340-Q1_TOPLEVEL_H1_BUCK3 1 2 3 4  
H_H1_BUCK3         3 4 VH_H1_BUCK3 1
VH_H1_BUCK3         1 2 0V
.ends TPS43340-Q1_TOPLEVEL_H1_BUCK3
*$
.subckt RT_OSC_BUCK3_U2_BUCK3_U1_S1 1 2 3 4  
S_U2_BUCK3_U1_S1         3 4 1 2 _U2_BUCK3_U1_S1
RS_U2_BUCK3_U1_S1         1 2 1G
.MODEL         _U2_BUCK3_U1_S1 VSWITCH Roff=1e6 Ron=0.1m Voff=0.2 Von=0.8
.ends RT_OSC_BUCK3_U2_BUCK3_U1_S1
*$
.subckt Pulse_Ramp_U2_BUCK3_U3_U2_S4 1 2 3 4  
S_U2_BUCK3_U3_U2_S4         3 4 1 2 _U2_BUCK3_U3_U2_S4
RS_U2_BUCK3_U3_U2_S4         1 2 1G
.MODEL         _U2_BUCK3_U3_U2_S4 VSWITCH Roff=1e6 Ron=0.1m Voff=0.2 Von=0.8
.ends Pulse_Ramp_U2_BUCK3_U3_U2_S4
*$
.subckt Pulse_Ramp_U2_BUCK3_U3_U2_S3 1 2 3 4  
S_U2_BUCK3_U3_U2_S3         3 4 1 2 _U2_BUCK3_U3_U2_S3
RS_U2_BUCK3_U3_U2_S3         1 2 1G
.MODEL         _U2_BUCK3_U3_U2_S3 VSWITCH Roff=1e6 Ron=0.1m Voff=0.2 Von=0.8
.ends Pulse_Ramp_U2_BUCK3_U3_U2_S3
*$
.subckt Pulse_Ramp_U2_BUCK3_U3_U2_S5 1 2 3 4  
S_U2_BUCK3_U3_U2_S5         3 4 1 2 _U2_BUCK3_U3_U2_S5
RS_U2_BUCK3_U3_U2_S5         1 2 1G
.MODEL         _U2_BUCK3_U3_U2_S5 VSWITCH Roff=1e6 Ron=1u Voff=0.2 Von=0.8
.ends Pulse_Ramp_U2_BUCK3_U3_U2_S5
*$
** Wrapper definitions for AA legacy support **
.subckt one_shot in out params:  t=100
s_s1         meas 0 reset2 0 s1
e_abm1         ch 0 value { if( v(in)>0.5 | v(out)>0.5,1,0)    }
r_r2         reset2 reset  0.1  
e_abm3         out 0 value { if( v(meas)<0.5 & v(ch)>0.5,1,0)    }
r_r1         meas ch  {t} 
c_c2         0 reset2  1.4427n  
c_c1         0 meas  1.4427n  
e_abm2         reset 0 value { if(v(ch)<0.5,1,0)    }
.model s1 vswitch
+ roff=1e+009
+ ron=1
+ voff=0.25
+ von=0.75
.ends one_shot
*$
*TPS43340-Q1
*****************************************************************************
* (C) Copyright 2013 Texas Instruments Incorporated. All rights reserved.                                            
*****************************************************************************
** This model is designed as an aid for customers of Texas Instruments.
** TI and its licensors and suppliers make no warranties, either expressed
** or implied, with respect to this model, including the warranties of 
** merchantability or fitness for a particular purpose.  The model is
** provided solely on an "as is" basis.  The entire risk as to its quality
** and performance is with the customer
*****************************************************************************
*
* This model is subject to change without notice. Texas Instruments
* Incorporated is not responsible for updating this model.
*
*****************************************************************************
*
** Released by: WEBENCH Design Center, Texas Instruments Inc.
* Part: TPS43340-Q1
* Date: 19APR2013
* Model Type: TRANSIENT
* Simulator: PSPICE
* Simulator Version: 16.2.0.p001
* EVM Order Number: TPS4334xEVM
* EVM Users Guide: SLVU463-July 2011
* Datasheet: SLVSB16C NOVEMBER 2011 - REVISED JANUARY 2013
*
* Model Version: Final 1.0
*
*****************************************************************************
*
* Updates:
*
* Final 1.0
* Release to Web.
*
*****************************************************************************
.SUBCKT TPS43340-Q1_LREG1_TRANS EN4 GND LREG1 RST4 VLR1 VSENSE4  
R_R7         RST4 VLR1  50k TC=0,0 
R_R03         DRV VOUT  {PSRR * RINP} TC=0,0 
X_S2_LREG1    N16914783 0 RST4 GND LDO_BASIC_S2_LREG1 
E_ABM11         ENGD 0 VALUE { IF(V(EN4)>1.7-1*V(ENGD),1,0)    }
C_C3         0 DES  1n  TC=0,0 
X_U4         VGD ENGD PG AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
R_R00         VIN VOUT  {RINP} TC=0,0 
E_ABM1         DRV 0 VALUE { MIN(V(DES),  
+ MAX(V(VIN) - DROP, 0))   }
X_F2_LREG1    LREG1 VZZ VLR1 VYY LDO_BASIC_F2_LREG1 
X_S3_LREG1    N16859756 PG REF_GEN 0 LDO_BASIC_S3_LREG1 
V_V5         N16859756 0 1
E_E2         VIN 0 VLR1 GND 1
V_V3         N16819754 0 {VREF}
X_U2         VBD VGD INV_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
C_C03         DRV VOUT  {1/(6.28 *PSRR* RINP * ZERO)}  TC=0,0 
E_ABM10         REF_INT 0 VALUE { IF(V(REF_GEN)<{VREF}, V(REF_GEN),{VREF})    }
V_V4         N16810107 0 0.792746
X_D6         REF_GEN N16810107 d_d1 PARAMS: RS=.1 VTH=0.7
E_E6         N16914783 0 N16924498 0 1
R_U1_LREG1_R3         U1_LREG1_OV_OUT U1_LREG1_N16758098  1 TC=0,0 
E_U1_LREG1_ABM7         U1_LREG1_OV_OUT 0 VALUE {
+  If(V(VIN)>40.9-0.5*V(U1_LREG1_OV_OUT),1,0)    }
C_U1_LREG1_C2         0 U1_LREG1_N16758030  1n  TC=0,0 
C_U1_LREG1_C3         0 U1_LREG1_N16758098  1n  TC=0,0 
R_U1_LREG1_R2         U1_LREG1_UV_OUT U1_LREG1_N16758030  1 TC=0,0 
E_U1_LREG1_ABM6         U1_LREG1_UV_OUT 0 VALUE {
+  If(V(VIN)<3.95+0.05*V(U1_LREG1_UV_OUT),1,0)    }
X_U1_LREG1_U1         U1_LREG1_N16758030 U1_LREG1_N16758098 VBD OR2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
G_ABMI1         N16810107 REF_GEN VALUE {
+  IF(V(PG)>0.5,(5m*(V(FBK)+1E-6)/(V(LREG1,GND)+1E-6)), 0)    }
C_U3_LREG1_C4         0 U3_LREG1_N16778156  1n  TC=0,0 
E_U3_LREG1_ABM5         U3_LREG1_N16778215 0 VALUE {
+  IF(V(U3_LREG1_N16778190)<0.5V, 1V,0V)    }
R_U3_LREG1_R1         U3_LREG1_OVERLOAD_1 U3_LREG1_N16778190  1 TC=0,0 
V_U3_LREG1_V1         U3_LREG1_N16778184 0 1
E_U3_LREG1_ABM6         U3_LREG1_N16776145 0 VALUE {
+  If(V(FBK)<0.93*V(N16819754)+(V(N16924498)*0.02*V(N16819754)),1,0)    }
C_U3_LREG1_C1         0 U3_LREG1_N16778190  12.987u  TC=0,0 
C_U3_LREG1_C2         0 U3_LREG1_N16767632  1n  TC=0,0 
E_U3_LREG1_ABM10         U3_LREG1_OVERLOAD_3 0 VALUE {
+  IF(V(U3_LREG1_N16767632)<0.5V, 1V,0V)    }
X_U3_LREG1_S6    U3_LREG1_N16778019 U3_LREG1_OVERLOAD_3 U3_LREG1_N16778025 0
+  UV_OV_feedback_U3_LREG1_S6 
R_U3_LREG1_R7         U3_LREG1_N16778043 U3_LREG1_N16778041  1 TC=0,0 
C_U3_LREG1_C7         0 U3_LREG1_N16778041  1n  TC=0,0 
E_U3_LREG1_ABM11         U3_LREG1_N16778043 0 VALUE {
+  IF(V(U3_LREG1_N16778025)<0.5V, 1V,0V)    }
R_U3_LREG1_R8         U3_LREG1_OVERLOAD_3 U3_LREG1_N16778025  1 TC=0,0 
V_U3_LREG1_V3         U3_LREG1_N16778019 0 1
C_U3_LREG1_C8         0 U3_LREG1_N16778025  12.987u  TC=0,0 
X_U3_LREG1_S4    U3_LREG1_N16778184 U3_LREG1_OVERLOAD_1 U3_LREG1_N16778190 0
+  UV_OV_feedback_U3_LREG1_S4 
X_U3_LREG1_U2_U11         U3_LREG1_N16778153 U3_LREG1_N16778156 N16924498
+  NAND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U3_LREG1_U2_U14         N16924498 U3_LREG1_N16778041 U3_LREG1_N16778153
+  NAND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
R_U3_LREG1_R4         U3_LREG1_N16778215 U3_LREG1_N16778156  1 TC=0,0 
E_U3_LREG1_ABM4         U3_LREG1_OVERLOAD_1 0 VALUE {
+  IF(V(U3_LREG1_N16767632)>0.5V, 1V,0V)    }
R_U3_LREG1_R2         U3_LREG1_N16776145 U3_LREG1_N16767632  1 TC=0,0 
R_R04         VYY VZZ  {ROUT} TC=0,0 
C_C5         0 REF_GEN  1u  TC=0,0 
E_E4         FBK 0 VSENSE4 GND 1
E_ABM2         VYY 0 VALUE { MIN(V(N16827110), V(VZZ) + ILIM*ROUT)    }
E_ABM4         V02 0 VALUE {
+  (V(REF_INT))*(ABS(V(LREG1,GND))+1E-6)/(ABS(V(FBK))+1E-6)    }
C_C00         VIN VOUT  {1/(6.28 * RINP * POLE)}  TC=0,0 
R_R5         EN4 VLR1  10k TC=0,0 
E_E5         N16827110 GND VOUT 0 1
R_R3         V02 DES  10 TC=0,0 
.IC         V(REF_GEN )=0
.PARAM  psrr=0.68181m uvlo=3.3 venb=1 ilim=701m pole=95 rinp=1e7 zero=8.3k
+  rout=34.48275m ttrn=1e-3 ehys=0.1 vref=0.8 uhys=0.1 drop=500m rev_ilim=20m
.ENDS TPS43340-Q1_LREG1_TRANS
*$
.subckt LDO_BASIC_S2_LREG1 1 2 3 4  
S_S2_LREG1         3 4 1 2 _S2_LREG1
RS_S2_LREG1         1 2 1G
.MODEL         _S2_LREG1 VSWITCH Roff=1e6 Ron=1.0 Voff=0.1 Von=0.9
.ends LDO_BASIC_S2_LREG1
*$
.subckt LDO_BASIC_F2_LREG1 1 2 3 4  
F_F2_LREG1         3 4 VF_F2_LREG1 -1
VF_F2_LREG1         1 2 0V
.ends LDO_BASIC_F2_LREG1
*$
.subckt LDO_BASIC_S3_LREG1 1 2 3 4  
S_S3_LREG1         3 4 1 2 _S3_LREG1
RS_S3_LREG1         1 2 1G
.MODEL         _S3_LREG1 VSWITCH Roff=1e9 Ron=0.2k Voff=0.1 Von=0.9
.ends LDO_BASIC_S3_LREG1
*$
.subckt UV_OV_feedback_U3_LREG1_S6 1 2 3 4  
S_U3_LREG1_S6         3 4 1 2 _U3_LREG1_S6
RS_U3_LREG1_S6         1 2 1G
.MODEL         _U3_LREG1_S6 VSWITCH Roff=1e9 Ron=10m Voff=0.1 Von=0.9
.ends UV_OV_feedback_U3_LREG1_S6
*$
.subckt UV_OV_feedback_U3_LREG1_S4 1 2 3 4  
S_U3_LREG1_S4         3 4 1 2 _U3_LREG1_S4
RS_U3_LREG1_S4         1 2 1G
.MODEL         _U3_LREG1_S4 VSWITCH Roff=1e9 Ron=10m Voff=0.1 Von=0.9
.ends UV_OV_feedback_U3_LREG1_S4
*$
** Wrapper definitions for AA legacy support **
.subckt d_d1 1 2
d1 1 2 d_d1 
.model d_d1 d
+ is=1e-015
+ tt=1e-011
+ rs=0.05
+ n=0.01
.ends d_d1
*$
.SUBCKT OR3_BASIC_GEN A B C Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH} |
+ V(C) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS OR3_BASIC_GEN
*$
.SUBCKT MUX2_BASIC_GEN A B S Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE  YINT 0 VALUE {{IF(V(S) > {VTHRESH},  
+ V(B),V(A))}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS MUX2_BASIC_GEN
*$
.SUBCKT INV_DELAY_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY = 10n 
E_ABMGATE1    YINT1 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT YINT1 YINT2 1
CINT YINT2 0 {DELAY*1.3}
E_ABMGATE2    YINT3 0 VALUE {{IF(V(YINT2) > {VTHRESH} , 
+ {VSS},{VDD})}}
RINT2 YINT3 Y 1
CINT2 Y 0 1n
.ENDS INV_DELAY_BASIC_GEN
*$
.SUBCKT AND2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS AND2_BASIC_GEN
*$
.SUBCKT INV_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS INV_BASIC_GEN
*$
.SUBCKT AND3_BASIC_GEN A B C Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH} &
+ V(C) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS AND3_BASIC_GEN
*$
.SUBCKT AND4_BASIC_GEN A B C D Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH} &
+ V(C) > {VTHRESH} &
+ V(D) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS AND4_BASIC_GEN
*$
.SUBCKT OR2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS OR2_BASIC_GEN
*$
.SUBCKT NOR2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS NOR2_BASIC_GEN
*$
.SUBCKT NAND2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS NAND2_BASIC_GEN
*$
.SUBCKT NAND3_BASIC_GEN A B C Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH} &
+ V(C) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS NAND3_BASIC_GEN
*$
.SUBCKT OR4_BASIC_GEN A B C D Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH} |
+ V(C) > {VTHRESH} |
+ V(D) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS OR4_BASIC_GEN
*$
.SUBCKT DFFSBRB_SHPBASIC_GEN Q QB CLK D RB SB PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
***Set has higher priority in this
** Changed the delay from 7n/10n to 15n/20n to help larger time step simulations
**Faster flip-flops require a a smaller time step to simulate
X1 CLK CLKdel INV_DELAY_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH} DELAY = 15n
X2 CLK CLKdel CLKint AND2_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH} 
GQ 0 Qint VALUE = {IF(V(SB) < {VTHRESH},5,IF(V(RB)< {VTHRESH}, -5, IF(V(CLKint)> {VTHRESH}, 
+ IF(V(D)> {VTHRESH},5,-5),0)))}
CQint Qint 0 1n
RQint Qint 0 1000MEG
D_D10 Qint MY5 D_D1
V1 MY5 0 5
D_D11 0 Qint D_D1 
EQ Qqq 0 Qint 0 1
X3 Qqq Qqqd1 BUF_DELAY_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH} DELAY = 20n
RQq Qqqd1 Q 1
EQb Qbr 0 VALUE = {IF( V(Q) > {VTHRESH}, {VSS},{VDD})}
RQb Qbr Qb 1 
Cdummy1 Q 0 1nF 
Cdummy2 QB 0 1nF 
.IC V(Qint) {VSS}
.model D_D1 d
+ is=1e-015
+ tt=1e-011
+ rs=0.05
+ n=0.1
.ENDS DFFSBRB_SHPBASIC_GEN
*$
.SUBCKT DFFSBRB_RHPBASIC_GEN Q QB CLK D RB SB PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
***Reset has higher priority in this
** Changed the delay from 7n/10n to 15n/20n to help larger time step simulations
**Faster flip-flops require a a smaller time step to simulate
X1 CLK CLKdel INV_DELAY_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH} DELAY = 15n
X2 CLK CLKdel CLKint AND2_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH} 
GQ 0 Qint VALUE = {IF(V(RB) < {VTHRESH},-5,IF(V(SB)< {VTHRESH},5, IF(V(CLKint)> {VTHRESH}, 
+ IF(V(D)> {VTHRESH},5,-5),0)))}
CQint Qint 0 1n
*GQ 0 Qint VALUE = {IF(V(RB) < {VTHRESH},-5,IF(V(SB)< {VTHRESH},5, IF(V(CLKint)> {VTHRESH}, 
*+ IF(V(D)> {VTHRESH},5m,-5m),0)))}
*CQint Qint 0 1p
RQint Qint 0 1000MEG
D_D10 Qint MY5 D_D1
V1 MY5 0 5
D_D11 0 Qint D_D1 
EQ Qqq 0 Qint 0 1
X3 Qqq Qqqd1 BUF_DELAY_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH} DELAY = 20n
RQq Qqqd1 Q 1
EQb Qbr 0 VALUE = {IF( V(Q) > {VTHRESH}, {VSS},{VDD})}
RQb Qbr Qb 1 
Cdummy1 Q 0 1nF 
Cdummy2 QB 0 1nF 
.IC V(Qint) {VSS}
.model D_D1 d
+ is=1e-015
+ tt=1e-011
+ rs=0.05
+ n=0.1
.ENDS DFFSBRB_RHPBASIC_GEN
*$
**Reset has higher priority in this latch
.SUBCKT SRLATCHRHP_BASIC_GEN S R Q QB PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
GQ 0 Qint VALUE = {IF(V(R) > {VTHRESH},-5,IF(V(S)>{VTHRESH},5, 0))}
CQint Qint 0 1n
RQint Qint 0 1000MEG
D_D10 Qint MY5 D_D1
V1 MY5 0 {VDD}
D_D11 MYVSS Qint D_D1
V2 MYVSS 0 {VSS} 
EQ Qqq 0 Qint 0 1
X3 Qqq Qqqd1 BUF_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH}
RQq Qqqd1 Q 1
EQb Qbr 0 VALUE = {IF( V(Q) > {VTHRESH}, {VSS},{VDD})}
RQb Qbr QB 1 
Cdummy1 Q 0 1n 
Cdummy2 QB 0 1n
.IC V(Qint) {VSS}
.model D_D1 d
+ is=1e-015
+ tt=1e-011
+ rs=0.05
+ n=0.1
.ENDS SRLATCHRHP_BASIC_GEN
*$
.SUBCKT BUF_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS BUF_BASIC_GEN
*$
************************************COMPARTOR**********************************************
.SUBCKT COMP_BASIC_GEN INP INM Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5	
E_ABM Yint 0 VALUE {IF (V(INP) > 
+ V(INM), {VDD},{VSS})}
R1 Yint Y 1
C1 Y 0 1n
.ENDS COMP_BASIC_GEN
*$
.SUBCKT BUF_DELAY_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY = 10n 
E_ABMGATE1    YINT1 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT YINT1 YINT2 1
CINT YINT2 0 {DELAY*1.3}
E_ABMGATE2    YINT3 0 VALUE {{IF(V(YINT2) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT2 YINT3 Y 1
CINT2 Y 0 1n
.ENDS BUF_DELAY_BASIC_GEN
*$
.SUBCKT COMPHYS_BASIC_GEN INP INM HYS OUT PARAMS: VDD=1 VSS=0 VTHRESH=0.5	
EIN INP1 INM1 INP INM 1 
EHYS INP1 INP2 VALUE { IF( V(1) > {VTHRESH},-V(HYS),0) }
EOUT OUT 0 VALUE { IF( V(INP2)>V(INM1), {VDD} ,{VSS}) }
R1 OUT 1 1
C1 1 0 5n
RINP1 INP1 0 1K
.ENDS COMPHYS_BASIC_GEN
*$
.SUBCKT DFFSR_RHPBASIC_GEN Q QB CLK D R S PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
***Set has higher priority in this
** Changed the delay from 7n/10n to 15n/20n to help larger time step simulations
**Faster flip-flops require a a smaller time step to simulate
X1 CLK CLKdel INV_DELAY_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH} DELAY = 15n
X2 CLK CLKdel CLKint AND2_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH}  
GQ 0 Qint VALUE = {IF(V(R) > {VTHRESH},-5,IF(V(S) > {VTHRESH},5, IF(V(CLKint)> {VTHRESH}, 
+ IF(V(D)> {VTHRESH},5,-5),0)))}
CQint Qint 0 1n
RQint Qint 0 1000MEG
D_D10 Qint MY5 D_D1
V1 MY5 0 {VDD}
D_D11 MYVSS Qint D_D1
V2 MYVSS 0 {VSS} 
EQ Qqq 0 Qint 0 1
X3 Qqq Qqqd1 BUF_DELAY_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH} DELAY = 20n
RQq Qqqd1 Q 1
EQb Qbr 0 VALUE = {IF( V(Q) > {VTHRESH}, {VSS},{VDD})}
RQb Qbr Qb 1 
Cdummy1 Q 0 1nF 
Cdummy2 QB 0 1nF 
.IC V(Qint) {VSS}
.model D_D1 d
+ is=1e-015
+ tt=1e-011
+ rs=0.05
+ n=0.1
.ENDS DFFSR_RHPBASIC_GEN
*$
.SUBCKT XOR2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE  YINT 0 VALUE {{IF(V(A) > {VTHRESH}  ^  
+ V(B) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS XOR2_BASIC_GEN
*$
.SUBCKT XNOR2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE  YINT 0 VALUE {{IF(V(A) > {VTHRESH}  ^  
+ V(B) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS XNOR2_BASIC_GEN
*$
.subckt one_shot_BUCK12 in out params:  t=100
s_s1         meas 0 reset2 0 s1
e_abm1         ch 0 value { if( v(in)>0.5 | v(out)>0.5,1,0)    }
r_r2         reset2 reset  0.1  
e_abm3         out 0 value { if( v(meas)<0.5 & v(ch)>0.5,1,0)    }
r_r1         meas ch  {t} 
c_c2         0 reset2  1.4427n  
c_c1         0 meas  1.4427n  
e_abm2         reset 0 value { if(v(ch)<0.5,1,0)    }
.model s1 vswitch
+ roff=1e+009
+ ron=1
+ voff=0.25
+ von=0.75
.ends one_shot_BUCK12
*$
.subckt gpull_diode 1 2
d1         1 3 gpull_diode
r1         3 2 6k
.model gpull_diode d
+ is=1e-014
+ cjo=1e-013
+ rs=6000
+ bv=17
.ends
*$
.SUBCKT Si4946EY G D S PARAMS: RDSON=37m Ciss=840p Crss=44p Coss=71p VSP=2.4 RG=6.5
* This is a simple model for Power MOSFET.
* The parameters modeled are
* - RDSon,
* - Input Capacitance,
* - Reverse capacitance,
* - Output capacitance,
* - Switching point voltage (Gate voltage where the FET starts switching),
* - Gate Resistance
C_C1         S Da  {Coss}
R_R1         Da D  10
C_C2         Ga D  {Crss}
R_R2         G Ga {RG}
C_C3         Ga S  {Ciss}
D_D1         S Db Dbreak
R_R3         Db D 1m
S_switchM         D S Ga S _switchM
RS_switchM         Ga S 100Meg
.MODEL         _switchM VSWITCH Roff=100e6 Ron={RDSON} Voff=1.1 Von={VSP}
.model Dbreak D Is=1e-14 Cjo=.1pF Rs=.1
.ends Si4946EY
*$
.SUBCKT IRF7663 G D S PARAMS: RDSON=30m Ciss=2.52n Crss=375p Coss=615p VSP=0.9 RG=6.2
C_C1         S Da  {Coss}
R_R1         Da D  10
C_C2         Ga D  {Crss}
R_R2         G Ga {RG}
C_C3         Ga S  {Ciss}
VD1          S  S1 0.2
D_D1         S1 Db Dbreak
R_R3         Db D 1m
S_switchM         D S S Ga _switchM
RS_switchM         Ga S 100Meg
.MODEL         _switchM VSWITCH Roff=100e6 Ron={RDSON} Voff={VSP-0.1} Von={VSP}
.model Dbreak D Is=1e-14 Cjo=.1pF Rs=.1
.ends IRF7663
*$
.subckt STPS1045B 1 2
d1 12 2 STPS1045B
r1 12 1 0.1E-3
.model STPS1045B	D(IS=2.9456E-12 N=.51698 RS=11.175E-3 IKF=.28049 EG=.69 XTI=2
+			CJO=1.3276E-15 M=.37816 VJ=1.7529 ISR=1.1088E-6 FC=0.5 NR=4.9950 TT=0)
.ENDS STPS1045B
*$
.SUBCKT LDCR 1 2 PARAMS: L=1u DCR=20m
L1 1 INT1 {L}
R1 INT1 2 {DCR}
.ENDS LDCR
*$
.SUBCKT CESR 1 2 PARAMS: C=10u ESR=2m ESL=1n
C1 1 INT1 {C}
R1 INT1 INT2 {ESR}
L1 INT2 2 {ESL}
.ENDS CESR
*$