

================================================================
== Vitis HLS Report for 'conv1_Pipeline_RELU'
================================================================
* Date:           Thu Nov  2 22:33:28 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck24-ubva530-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.437 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      517|      517|  5.170 us|  5.170 us|  517|  517|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- RELU    |      515|      515|         8|          2|          1|   255|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     81|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       0|      9|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    115|    -|
|Register         |        -|    -|     313|     96|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     313|    301|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------+----------------+---------+----+---+----+-----+
    |      Instance      |     Module     | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------+----------------+---------+----+---+----+-----+
    |mux_2_1_32_1_1_U83  |mux_2_1_32_1_1  |        0|   0|  0|   9|    0|
    +--------------------+----------------+---------+----+---+----+-----+
    |Total               |                |        0|   0|  0|   9|    0|
    +--------------------+----------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln138_fu_149_p2     |         +|   0|  0|  15|           8|           1|
    |and_ln143_fu_209_p2     |       and|   0|  0|   2|           1|           1|
    |icmp_ln138_fu_125_p2    |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln143_2_fu_199_p2  |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln143_fu_193_p2    |      icmp|   0|  0|  15|           8|           2|
    |or_ln143_fu_205_p2      |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0           |       xor|   0|  0|   2|           1|           2|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0|  81|          50|          10|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------------------------------+----+-----------+-----+-----------+
    |                                Name                               | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                                          |  14|          3|    1|          3|
    |ap_done_int                                                        |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0                                            |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                                            |   9|          2|    1|          2|
    |ap_sig_allocacmp_bw_4                                              |   9|          2|    8|         16|
    |bw_fu_56                                                           |   9|          2|    8|         16|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_address0  |  14|          3|   14|         42|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_d0        |  14|          3|   32|         96|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_address0    |  14|          3|   14|         42|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_d0          |  14|          3|   32|         96|
    +-------------------------------------------------------------------+----+-----------+-----+-----------+
    |Total                                                              | 115|         25|  112|        317|
    +-------------------------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------------+----+----+-----+-----------+
    |                               Name                               | FF | LUT| Bits| Const Bits|
    +------------------------------------------------------------------+----+----+-----+-----------+
    |add15_i_reg_258                                                   |  32|   0|   32|          0|
    |ap_CS_fsm                                                         |   2|   0|    2|          0|
    |ap_done_reg                                                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg                                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                                           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg                                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg                                  |   1|   0|    1|          0|
    |bw_4_reg_227                                                      |   8|   0|    8|          0|
    |bw_fu_56                                                          |   8|   0|    8|          0|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_reg_237  |  14|   0|   14|          0|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_reg_243  |  14|   0|   14|          0|
    |icmp_ln138_reg_233                                                |   1|   0|    1|          0|
    |icmp_ln143_2_reg_271                                              |   1|   0|    1|          0|
    |icmp_ln143_reg_266                                                |   1|   0|    1|          0|
    |tmp_121_reg_253                                                   |  32|   0|   32|          0|
    |tmp_124_reg_249                                                   |   1|   0|    1|          0|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_reg_237  |  64|  32|   14|          0|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_reg_243  |  64|  32|   14|          0|
    |tmp_124_reg_249                                                   |  64|  32|    1|          0|
    +------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                             | 313|  96|  150|          0|
    +------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------------------------------------------+-----+-----+------------+----------------------------------------------------------+--------------+
|                             RTL Ports                             | Dir | Bits|  Protocol  |                       Source Object                      |    C Type    |
+-------------------------------------------------------------------+-----+-----+------------+----------------------------------------------------------+--------------+
|ap_clk                                                             |   in|    1|  ap_ctrl_hs|                                       conv1_Pipeline_RELU|  return value|
|ap_rst                                                             |   in|    1|  ap_ctrl_hs|                                       conv1_Pipeline_RELU|  return value|
|ap_start                                                           |   in|    1|  ap_ctrl_hs|                                       conv1_Pipeline_RELU|  return value|
|ap_done                                                            |  out|    1|  ap_ctrl_hs|                                       conv1_Pipeline_RELU|  return value|
|ap_idle                                                            |  out|    1|  ap_ctrl_hs|                                       conv1_Pipeline_RELU|  return value|
|ap_ready                                                           |  out|    1|  ap_ctrl_hs|                                       conv1_Pipeline_RELU|  return value|
|grp_fu_1524_p_din0                                                 |  out|   32|  ap_ctrl_hs|                                       conv1_Pipeline_RELU|  return value|
|grp_fu_1524_p_din1                                                 |  out|   32|  ap_ctrl_hs|                                       conv1_Pipeline_RELU|  return value|
|grp_fu_1524_p_opcode                                               |  out|    2|  ap_ctrl_hs|                                       conv1_Pipeline_RELU|  return value|
|grp_fu_1524_p_dout0                                                |   in|   32|  ap_ctrl_hs|                                       conv1_Pipeline_RELU|  return value|
|grp_fu_1524_p_ce                                                   |  out|    1|  ap_ctrl_hs|                                       conv1_Pipeline_RELU|  return value|
|grp_fu_1544_p_din0                                                 |  out|   32|  ap_ctrl_hs|                                       conv1_Pipeline_RELU|  return value|
|grp_fu_1544_p_din1                                                 |  out|   32|  ap_ctrl_hs|                                       conv1_Pipeline_RELU|  return value|
|grp_fu_1544_p_opcode                                               |  out|    5|  ap_ctrl_hs|                                       conv1_Pipeline_RELU|  return value|
|grp_fu_1544_p_dout0                                                |   in|    1|  ap_ctrl_hs|                                       conv1_Pipeline_RELU|  return value|
|grp_fu_1544_p_ce                                                   |  out|    1|  ap_ctrl_hs|                                       conv1_Pipeline_RELU|  return value|
|tmp_370                                                            |   in|    7|     ap_none|                                                   tmp_370|        scalar|
|empty                                                              |   in|   32|     ap_none|                                                     empty|        scalar|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_address0  |  out|   14|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_ce0       |  out|    1|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_we0       |  out|    1|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_d0        |  out|   32|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_address1  |  out|   14|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_ce1       |  out|    1|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_q1        |   in|   32|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_address0    |  out|   14|   ap_memory|    conv1_float_255_255_float_1_9_9_float_float_255_255_ou|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_ce0         |  out|    1|   ap_memory|    conv1_float_255_255_float_1_9_9_float_float_255_255_ou|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_we0         |  out|    1|   ap_memory|    conv1_float_255_255_float_1_9_9_float_float_255_255_ou|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_d0          |  out|   32|   ap_memory|    conv1_float_255_255_float_1_9_9_float_float_255_255_ou|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_address1    |  out|   14|   ap_memory|    conv1_float_255_255_float_1_9_9_float_float_255_255_ou|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_ce1         |  out|    1|   ap_memory|    conv1_float_255_255_float_1_9_9_float_float_255_255_ou|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_q1          |   in|   32|   ap_memory|    conv1_float_255_255_float_1_9_9_float_float_255_255_ou|         array|
+-------------------------------------------------------------------+-----+-----+------------+----------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 2, D = 8, States = { 1 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.23>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%bw = alloca i32 1"   --->   Operation 11 'alloca' 'bw' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%tmp = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty"   --->   Operation 12 'read' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%tmp_370_read = read i7 @_ssdm_op_Read.ap_auto.i7, i7 %tmp_370"   --->   Operation 13 'read' 'tmp_370_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.42ns)   --->   "%store_ln0 = store i8 0, i8 %bw"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body8.i76"   --->   Operation 15 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%bw_4 = load i8 %bw" [src/conv1.cpp:138->src/conv1.cpp:64]   --->   Operation 16 'load' 'bw_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.76ns)   --->   "%icmp_ln138 = icmp_eq  i8 %bw_4, i8 255" [src/conv1.cpp:138->src/conv1.cpp:64]   --->   Operation 17 'icmp' 'icmp_ln138' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln138 = br i1 %icmp_ln138, void %for.body8.i76.split, void %load-store-loop.i82.preheader.exitStub" [src/conv1.cpp:138->src/conv1.cpp:64]   --->   Operation 18 'br' 'br_ln138' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%empty_222 = trunc i8 %bw_4" [src/conv1.cpp:138->src/conv1.cpp:64]   --->   Operation 19 'trunc' 'empty_222' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i7.i7, i7 %tmp_370_read, i7 %empty_222" [src/conv1.cpp:141->src/conv1.cpp:64]   --->   Operation 20 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln141 = zext i14 %tmp_s" [src/conv1.cpp:141->src/conv1.cpp:64]   --->   Operation 21 'zext' 'zext_ln141' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1, i64 0, i64 %zext_ln141" [src/conv1.cpp:141->src/conv1.cpp:64]   --->   Operation 22 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou, i64 0, i64 %zext_ln141" [src/conv1.cpp:141->src/conv1.cpp:64]   --->   Operation 23 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_1 : Operation 24 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4 = load i14 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2" [src/conv1.cpp:141->src/conv1.cpp:64]   --->   Operation 24 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4' <Predicate = (!icmp_ln138)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15360> <RAM>
ST_1 : Operation 25 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5 = load i14 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3" [src/conv1.cpp:141->src/conv1.cpp:64]   --->   Operation 25 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5' <Predicate = (!icmp_ln138)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15360> <RAM>

State 2 <SV = 1> <Delay = 1.66>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 26 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.76ns)   --->   "%add_ln138 = add i8 %bw_4, i8 1" [src/conv1.cpp:138->src/conv1.cpp:64]   --->   Operation 27 'add' 'add_ln138' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_124 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %bw_4, i32 7" [src/conv1.cpp:138->src/conv1.cpp:64]   --->   Operation 28 'bitselect' 'tmp_124' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_2 : Operation 29 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4 = load i14 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2" [src/conv1.cpp:141->src/conv1.cpp:64]   --->   Operation 29 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4' <Predicate = (!icmp_ln138)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15360> <RAM>
ST_2 : Operation 30 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5 = load i14 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3" [src/conv1.cpp:141->src/conv1.cpp:64]   --->   Operation 30 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5' <Predicate = (!icmp_ln138)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15360> <RAM>
ST_2 : Operation 31 [1/1] (0.42ns)   --->   "%tmp_121 = mux i32 @_ssdm_op_Mux.ap_auto.2f32.i1, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5, i1 %tmp_124" [src/conv1.cpp:141->src/conv1.cpp:64]   --->   Operation 31 'mux' 'tmp_121' <Predicate = (!icmp_ln138)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln141 = br i1 %tmp_124, void %arrayidx12412.i.case.0, void %arrayidx12412.i.case.1" [src/conv1.cpp:141->src/conv1.cpp:64]   --->   Operation 32 'br' 'br_ln141' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.42ns)   --->   "%store_ln138 = store i8 %add_ln138, i8 %bw" [src/conv1.cpp:138->src/conv1.cpp:64]   --->   Operation 33 'store' 'store_ln138' <Predicate = (!icmp_ln138)> <Delay = 0.42>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln138 = br void %for.body8.i76" [src/conv1.cpp:138->src/conv1.cpp:64]   --->   Operation 34 'br' 'br_ln138' <Predicate = (!icmp_ln138)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.43>
ST_3 : [1/1] (1.31ns)   --->   Input mux for Operation 35 '%add15_i = fadd i32 %tmp_121, i32 %tmp'
ST_3 : Operation 35 [4/4] (5.12ns)   --->   "%add15_i = fadd i32 %tmp_121, i32 %tmp" [src/conv1.cpp:141->src/conv1.cpp:64]   --->   Operation 35 'fadd' 'add15_i' <Predicate = true> <Delay = 5.12> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.43>
ST_4 : Operation 36 [3/4] (6.43ns)   --->   "%add15_i = fadd i32 %tmp_121, i32 %tmp" [src/conv1.cpp:141->src/conv1.cpp:64]   --->   Operation 36 'fadd' 'add15_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.43>
ST_5 : Operation 37 [2/4] (6.43ns)   --->   "%add15_i = fadd i32 %tmp_121, i32 %tmp" [src/conv1.cpp:141->src/conv1.cpp:64]   --->   Operation 37 'fadd' 'add15_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.43>
ST_6 : Operation 38 [1/1] (0.00ns)   --->   "%speclooptripcount_ln138 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 255, i64 255, i64 255" [src/conv1.cpp:138->src/conv1.cpp:64]   --->   Operation 38 'speclooptripcount' 'speclooptripcount_ln138' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 39 [1/1] (0.00ns)   --->   "%specloopname_ln138 = specloopname void @_ssdm_op_SpecLoopName, void @empty_36" [src/conv1.cpp:138->src/conv1.cpp:64]   --->   Operation 39 'specloopname' 'specloopname_ln138' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 40 [1/4] (6.43ns)   --->   "%add15_i = fadd i32 %tmp_121, i32 %tmp" [src/conv1.cpp:141->src/conv1.cpp:64]   --->   Operation 40 'fadd' 'add15_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 61 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 61 'ret' 'ret_ln0' <Predicate = (icmp_ln138)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 2.78>
ST_7 : Operation 41 [1/1] (1.23ns)   --->   "%store_ln141 = store i32 %add15_i, i14 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2" [src/conv1.cpp:141->src/conv1.cpp:64]   --->   Operation 41 'store' 'store_ln141' <Predicate = (!tmp_124)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15360> <RAM>
ST_7 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln141 = br void %arrayidx12412.i.exit" [src/conv1.cpp:141->src/conv1.cpp:64]   --->   Operation 42 'br' 'br_ln141' <Predicate = (!tmp_124)> <Delay = 0.00>
ST_7 : Operation 43 [1/1] (1.23ns)   --->   "%store_ln141 = store i32 %add15_i, i14 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3" [src/conv1.cpp:141->src/conv1.cpp:64]   --->   Operation 43 'store' 'store_ln141' <Predicate = (tmp_124)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15360> <RAM>
ST_7 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln141 = br void %arrayidx12412.i.exit" [src/conv1.cpp:141->src/conv1.cpp:64]   --->   Operation 44 'br' 'br_ln141' <Predicate = (tmp_124)> <Delay = 0.00>
ST_7 : Operation 45 [1/1] (0.00ns)   --->   "%bitcast_ln143 = bitcast i32 %add15_i" [src/conv1.cpp:143->src/conv1.cpp:64]   --->   Operation 45 'bitcast' 'bitcast_ln143' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_122 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln143, i32 23, i32 30" [src/conv1.cpp:143->src/conv1.cpp:64]   --->   Operation 46 'partselect' 'tmp_122' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 47 [1/1] (0.00ns)   --->   "%trunc_ln143 = trunc i32 %bitcast_ln143" [src/conv1.cpp:143->src/conv1.cpp:64]   --->   Operation 47 'trunc' 'trunc_ln143' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 48 [1/1] (0.76ns)   --->   "%icmp_ln143 = icmp_ne  i8 %tmp_122, i8 255" [src/conv1.cpp:143->src/conv1.cpp:64]   --->   Operation 48 'icmp' 'icmp_ln143' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 49 [1/1] (0.92ns)   --->   "%icmp_ln143_2 = icmp_eq  i23 %trunc_ln143, i23 0" [src/conv1.cpp:143->src/conv1.cpp:64]   --->   Operation 49 'icmp' 'icmp_ln143_2' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : [1/1] (0.57ns)   --->   Input mux for Operation 50 '%tmp_123 = fcmp_olt  i32 %add15_i, i32 0'
ST_7 : Operation 50 [2/2] (2.20ns)   --->   "%tmp_123 = fcmp_olt  i32 %add15_i, i32 0" [src/conv1.cpp:143->src/conv1.cpp:64]   --->   Operation 50 'fcmp' 'tmp_123' <Predicate = true> <Delay = 2.20> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 4.30>
ST_8 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node and_ln143)   --->   "%or_ln143 = or i1 %icmp_ln143_2, i1 %icmp_ln143" [src/conv1.cpp:143->src/conv1.cpp:64]   --->   Operation 51 'or' 'or_ln143' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 52 [1/2] (2.78ns)   --->   "%tmp_123 = fcmp_olt  i32 %add15_i, i32 0" [src/conv1.cpp:143->src/conv1.cpp:64]   --->   Operation 52 'fcmp' 'tmp_123' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 53 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln143 = and i1 %or_ln143, i1 %tmp_123" [src/conv1.cpp:143->src/conv1.cpp:64]   --->   Operation 53 'and' 'and_ln143' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln143 = br i1 %and_ln143, void %for.inc.i79, void %if.then.i" [src/conv1.cpp:143->src/conv1.cpp:64]   --->   Operation 54 'br' 'br_ln143' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln144 = br i1 %tmp_124, void %arrayidx12412.i.case.0992, void %arrayidx12412.i.case.1993" [src/conv1.cpp:144->src/conv1.cpp:64]   --->   Operation 55 'br' 'br_ln144' <Predicate = (and_ln143)> <Delay = 0.00>
ST_8 : Operation 56 [1/1] (1.23ns)   --->   "%store_ln144 = store i32 0, i14 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2" [src/conv1.cpp:144->src/conv1.cpp:64]   --->   Operation 56 'store' 'store_ln144' <Predicate = (!tmp_124 & and_ln143)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15360> <RAM>
ST_8 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln144 = br void %arrayidx12412.i.exit991" [src/conv1.cpp:144->src/conv1.cpp:64]   --->   Operation 57 'br' 'br_ln144' <Predicate = (!tmp_124 & and_ln143)> <Delay = 0.00>
ST_8 : Operation 58 [1/1] (1.23ns)   --->   "%store_ln144 = store i32 0, i14 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3" [src/conv1.cpp:144->src/conv1.cpp:64]   --->   Operation 58 'store' 'store_ln144' <Predicate = (tmp_124 & and_ln143)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15360> <RAM>
ST_8 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln144 = br void %arrayidx12412.i.exit991" [src/conv1.cpp:144->src/conv1.cpp:64]   --->   Operation 59 'br' 'br_ln144' <Predicate = (tmp_124 & and_ln143)> <Delay = 0.00>
ST_8 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln145 = br void %for.inc.i79" [src/conv1.cpp:145->src/conv1.cpp:64]   --->   Operation 60 'br' 'br_ln145' <Predicate = (and_ln143)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ tmp_370]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ empty]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ conv1_float_255_255_float_1_9_9_float_float_255_255_ou]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
bw                                                       (alloca           ) [ 011000000]
tmp                                                      (read             ) [ 011111100]
tmp_370_read                                             (read             ) [ 000000000]
store_ln0                                                (store            ) [ 000000000]
br_ln0                                                   (br               ) [ 000000000]
bw_4                                                     (load             ) [ 001000000]
icmp_ln138                                               (icmp             ) [ 011111100]
br_ln138                                                 (br               ) [ 000000000]
empty_222                                                (trunc            ) [ 000000000]
tmp_s                                                    (bitconcatenate   ) [ 000000000]
zext_ln141                                               (zext             ) [ 000000000]
conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2 (getelementptr    ) [ 011111111]
conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3 (getelementptr    ) [ 011111111]
specpipeline_ln0                                         (specpipeline     ) [ 000000000]
add_ln138                                                (add              ) [ 000000000]
tmp_124                                                  (bitselect        ) [ 011111111]
conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4 (load             ) [ 000000000]
conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5 (load             ) [ 000000000]
tmp_121                                                  (mux              ) [ 011111100]
br_ln141                                                 (br               ) [ 000000000]
store_ln138                                              (store            ) [ 000000000]
br_ln138                                                 (br               ) [ 000000000]
speclooptripcount_ln138                                  (speclooptripcount) [ 000000000]
specloopname_ln138                                       (specloopname     ) [ 000000000]
add15_i                                                  (fadd             ) [ 011000011]
store_ln141                                              (store            ) [ 000000000]
br_ln141                                                 (br               ) [ 000000000]
store_ln141                                              (store            ) [ 000000000]
br_ln141                                                 (br               ) [ 000000000]
bitcast_ln143                                            (bitcast          ) [ 000000000]
tmp_122                                                  (partselect       ) [ 000000000]
trunc_ln143                                              (trunc            ) [ 000000000]
icmp_ln143                                               (icmp             ) [ 001000001]
icmp_ln143_2                                             (icmp             ) [ 001000001]
or_ln143                                                 (or               ) [ 000000000]
tmp_123                                                  (fcmp             ) [ 000000000]
and_ln143                                                (and              ) [ 001000001]
br_ln143                                                 (br               ) [ 000000000]
br_ln144                                                 (br               ) [ 000000000]
store_ln144                                              (store            ) [ 000000000]
br_ln144                                                 (br               ) [ 000000000]
store_ln144                                              (store            ) [ 000000000]
br_ln144                                                 (br               ) [ 000000000]
br_ln145                                                 (br               ) [ 000000000]
ret_ln0                                                  (ret              ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="tmp_370">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_370"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="empty">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i7"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i7.i7"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i8.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.2f32.i1"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_36"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1004" name="bw_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="bw/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="tmp_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="32" slack="0"/>
<pin id="62" dir="0" index="1" bw="32" slack="0"/>
<pin id="63" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="tmp_370_read_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="7" slack="0"/>
<pin id="68" dir="0" index="1" bw="7" slack="0"/>
<pin id="69" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_370_read/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_gep_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="32" slack="0"/>
<pin id="74" dir="0" index="1" bw="1" slack="0"/>
<pin id="75" dir="0" index="2" bw="14" slack="0"/>
<pin id="76" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2/1 "/>
</bind>
</comp>

<comp id="79" class="1004" name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_gep_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="32" slack="0"/>
<pin id="81" dir="0" index="1" bw="1" slack="0"/>
<pin id="82" dir="0" index="2" bw="14" slack="0"/>
<pin id="83" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="grp_access_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="14" slack="6"/>
<pin id="88" dir="0" index="1" bw="32" slack="0"/>
<pin id="89" dir="0" index="2" bw="0" slack="0"/>
<pin id="91" dir="0" index="4" bw="14" slack="2147483647"/>
<pin id="92" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="93" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="90" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="94" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4/1 store_ln141/7 store_ln144/8 "/>
</bind>
</comp>

<comp id="96" class="1004" name="grp_access_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="14" slack="6"/>
<pin id="98" dir="0" index="1" bw="32" slack="0"/>
<pin id="99" dir="0" index="2" bw="0" slack="0"/>
<pin id="101" dir="0" index="4" bw="14" slack="2147483647"/>
<pin id="102" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="103" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="100" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="104" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5/1 store_ln141/7 store_ln144/8 "/>
</bind>
</comp>

<comp id="108" class="1004" name="grp_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="32" slack="1"/>
<pin id="110" dir="0" index="1" bw="32" slack="2"/>
<pin id="111" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add15_i/3 "/>
</bind>
</comp>

<comp id="112" class="1004" name="grp_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="32" slack="1"/>
<pin id="114" dir="0" index="1" bw="32" slack="0"/>
<pin id="115" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_123/7 "/>
</bind>
</comp>

<comp id="117" class="1004" name="store_ln0_store_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="1" slack="0"/>
<pin id="119" dir="0" index="1" bw="8" slack="0"/>
<pin id="120" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="bw_4_load_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="8" slack="0"/>
<pin id="124" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bw_4/1 "/>
</bind>
</comp>

<comp id="125" class="1004" name="icmp_ln138_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="8" slack="0"/>
<pin id="127" dir="0" index="1" bw="8" slack="0"/>
<pin id="128" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln138/1 "/>
</bind>
</comp>

<comp id="131" class="1004" name="empty_222_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="8" slack="0"/>
<pin id="133" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_222/1 "/>
</bind>
</comp>

<comp id="135" class="1004" name="tmp_s_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="14" slack="0"/>
<pin id="137" dir="0" index="1" bw="7" slack="0"/>
<pin id="138" dir="0" index="2" bw="7" slack="0"/>
<pin id="139" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="143" class="1004" name="zext_ln141_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="14" slack="0"/>
<pin id="145" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln141/1 "/>
</bind>
</comp>

<comp id="149" class="1004" name="add_ln138_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="8" slack="1"/>
<pin id="151" dir="0" index="1" bw="1" slack="0"/>
<pin id="152" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln138/2 "/>
</bind>
</comp>

<comp id="154" class="1004" name="tmp_124_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="0" index="1" bw="8" slack="1"/>
<pin id="157" dir="0" index="2" bw="4" slack="0"/>
<pin id="158" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_124/2 "/>
</bind>
</comp>

<comp id="161" class="1004" name="tmp_121_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="32" slack="0"/>
<pin id="163" dir="0" index="1" bw="32" slack="0"/>
<pin id="164" dir="0" index="2" bw="32" slack="0"/>
<pin id="165" dir="0" index="3" bw="1" slack="0"/>
<pin id="166" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_121/2 "/>
</bind>
</comp>

<comp id="171" class="1004" name="store_ln138_store_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="8" slack="0"/>
<pin id="173" dir="0" index="1" bw="8" slack="1"/>
<pin id="174" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln138/2 "/>
</bind>
</comp>

<comp id="176" class="1004" name="bitcast_ln143_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="32" slack="1"/>
<pin id="178" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln143/7 "/>
</bind>
</comp>

<comp id="179" class="1004" name="tmp_122_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="8" slack="0"/>
<pin id="181" dir="0" index="1" bw="32" slack="0"/>
<pin id="182" dir="0" index="2" bw="6" slack="0"/>
<pin id="183" dir="0" index="3" bw="6" slack="0"/>
<pin id="184" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_122/7 "/>
</bind>
</comp>

<comp id="189" class="1004" name="trunc_ln143_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="32" slack="0"/>
<pin id="191" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln143/7 "/>
</bind>
</comp>

<comp id="193" class="1004" name="icmp_ln143_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="8" slack="0"/>
<pin id="195" dir="0" index="1" bw="8" slack="0"/>
<pin id="196" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln143/7 "/>
</bind>
</comp>

<comp id="199" class="1004" name="icmp_ln143_2_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="23" slack="0"/>
<pin id="201" dir="0" index="1" bw="23" slack="0"/>
<pin id="202" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln143_2/7 "/>
</bind>
</comp>

<comp id="205" class="1004" name="or_ln143_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="1" slack="1"/>
<pin id="207" dir="0" index="1" bw="1" slack="1"/>
<pin id="208" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln143/8 "/>
</bind>
</comp>

<comp id="209" class="1004" name="and_ln143_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="1" slack="0"/>
<pin id="211" dir="0" index="1" bw="1" slack="0"/>
<pin id="212" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln143/8 "/>
</bind>
</comp>

<comp id="215" class="1005" name="bw_reg_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="8" slack="0"/>
<pin id="217" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="bw "/>
</bind>
</comp>

<comp id="222" class="1005" name="tmp_reg_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="32" slack="2"/>
<pin id="224" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="227" class="1005" name="bw_4_reg_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="8" slack="1"/>
<pin id="229" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="bw_4 "/>
</bind>
</comp>

<comp id="233" class="1005" name="icmp_ln138_reg_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="1" slack="1"/>
<pin id="235" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln138 "/>
</bind>
</comp>

<comp id="237" class="1005" name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_reg_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="14" slack="1"/>
<pin id="239" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2 "/>
</bind>
</comp>

<comp id="243" class="1005" name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_reg_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="14" slack="1"/>
<pin id="245" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3 "/>
</bind>
</comp>

<comp id="249" class="1005" name="tmp_124_reg_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="1" slack="5"/>
<pin id="251" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_124 "/>
</bind>
</comp>

<comp id="253" class="1005" name="tmp_121_reg_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="32" slack="1"/>
<pin id="255" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_121 "/>
</bind>
</comp>

<comp id="258" class="1005" name="add15_i_reg_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="32" slack="1"/>
<pin id="260" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add15_i "/>
</bind>
</comp>

<comp id="266" class="1005" name="icmp_ln143_reg_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="1" slack="1"/>
<pin id="268" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln143 "/>
</bind>
</comp>

<comp id="271" class="1005" name="icmp_ln143_2_reg_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="1" slack="1"/>
<pin id="273" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln143_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="59"><net_src comp="8" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="64"><net_src comp="10" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="2" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="70"><net_src comp="12" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="0" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="77"><net_src comp="4" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="78"><net_src comp="20" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="84"><net_src comp="6" pin="0"/><net_sink comp="79" pin=0"/></net>

<net id="85"><net_src comp="20" pin="0"/><net_sink comp="79" pin=1"/></net>

<net id="95"><net_src comp="72" pin="3"/><net_sink comp="86" pin=2"/></net>

<net id="105"><net_src comp="79" pin="3"/><net_sink comp="96" pin=2"/></net>

<net id="106"><net_src comp="54" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="107"><net_src comp="54" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="116"><net_src comp="54" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="121"><net_src comp="14" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="129"><net_src comp="122" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="130"><net_src comp="16" pin="0"/><net_sink comp="125" pin=1"/></net>

<net id="134"><net_src comp="122" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="140"><net_src comp="18" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="141"><net_src comp="66" pin="2"/><net_sink comp="135" pin=1"/></net>

<net id="142"><net_src comp="131" pin="1"/><net_sink comp="135" pin=2"/></net>

<net id="146"><net_src comp="135" pin="3"/><net_sink comp="143" pin=0"/></net>

<net id="147"><net_src comp="143" pin="1"/><net_sink comp="72" pin=2"/></net>

<net id="148"><net_src comp="143" pin="1"/><net_sink comp="79" pin=2"/></net>

<net id="153"><net_src comp="30" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="159"><net_src comp="32" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="160"><net_src comp="34" pin="0"/><net_sink comp="154" pin=2"/></net>

<net id="167"><net_src comp="36" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="168"><net_src comp="86" pin="7"/><net_sink comp="161" pin=1"/></net>

<net id="169"><net_src comp="96" pin="7"/><net_sink comp="161" pin=2"/></net>

<net id="170"><net_src comp="154" pin="3"/><net_sink comp="161" pin=3"/></net>

<net id="175"><net_src comp="149" pin="2"/><net_sink comp="171" pin=0"/></net>

<net id="185"><net_src comp="46" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="186"><net_src comp="176" pin="1"/><net_sink comp="179" pin=1"/></net>

<net id="187"><net_src comp="48" pin="0"/><net_sink comp="179" pin=2"/></net>

<net id="188"><net_src comp="50" pin="0"/><net_sink comp="179" pin=3"/></net>

<net id="192"><net_src comp="176" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="197"><net_src comp="179" pin="4"/><net_sink comp="193" pin=0"/></net>

<net id="198"><net_src comp="16" pin="0"/><net_sink comp="193" pin=1"/></net>

<net id="203"><net_src comp="189" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="204"><net_src comp="52" pin="0"/><net_sink comp="199" pin=1"/></net>

<net id="213"><net_src comp="205" pin="2"/><net_sink comp="209" pin=0"/></net>

<net id="214"><net_src comp="112" pin="2"/><net_sink comp="209" pin=1"/></net>

<net id="218"><net_src comp="56" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="219"><net_src comp="215" pin="1"/><net_sink comp="117" pin=1"/></net>

<net id="220"><net_src comp="215" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="221"><net_src comp="215" pin="1"/><net_sink comp="171" pin=1"/></net>

<net id="225"><net_src comp="60" pin="2"/><net_sink comp="222" pin=0"/></net>

<net id="226"><net_src comp="222" pin="1"/><net_sink comp="108" pin=1"/></net>

<net id="230"><net_src comp="122" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="231"><net_src comp="227" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="232"><net_src comp="227" pin="1"/><net_sink comp="154" pin=1"/></net>

<net id="236"><net_src comp="125" pin="2"/><net_sink comp="233" pin=0"/></net>

<net id="240"><net_src comp="72" pin="3"/><net_sink comp="237" pin=0"/></net>

<net id="241"><net_src comp="237" pin="1"/><net_sink comp="86" pin=2"/></net>

<net id="242"><net_src comp="237" pin="1"/><net_sink comp="86" pin=0"/></net>

<net id="246"><net_src comp="79" pin="3"/><net_sink comp="243" pin=0"/></net>

<net id="247"><net_src comp="243" pin="1"/><net_sink comp="96" pin=2"/></net>

<net id="248"><net_src comp="243" pin="1"/><net_sink comp="96" pin=0"/></net>

<net id="252"><net_src comp="154" pin="3"/><net_sink comp="249" pin=0"/></net>

<net id="256"><net_src comp="161" pin="4"/><net_sink comp="253" pin=0"/></net>

<net id="257"><net_src comp="253" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="261"><net_src comp="108" pin="2"/><net_sink comp="258" pin=0"/></net>

<net id="262"><net_src comp="258" pin="1"/><net_sink comp="86" pin=1"/></net>

<net id="263"><net_src comp="258" pin="1"/><net_sink comp="96" pin=1"/></net>

<net id="264"><net_src comp="258" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="265"><net_src comp="258" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="269"><net_src comp="193" pin="2"/><net_sink comp="266" pin=0"/></net>

<net id="270"><net_src comp="266" pin="1"/><net_sink comp="205" pin=1"/></net>

<net id="274"><net_src comp="199" pin="2"/><net_sink comp="271" pin=0"/></net>

<net id="275"><net_src comp="271" pin="1"/><net_sink comp="205" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1 | {7 8 }
	Port: conv1_float_255_255_float_1_9_9_float_float_255_255_ou | {7 8 }
 - Input state : 
	Port: conv1_Pipeline_RELU : tmp_370 | {1 }
	Port: conv1_Pipeline_RELU : empty | {1 }
	Port: conv1_Pipeline_RELU : conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1 | {1 2 }
	Port: conv1_Pipeline_RELU : conv1_float_255_255_float_1_9_9_float_float_255_255_ou | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		bw_4 : 1
		icmp_ln138 : 2
		br_ln138 : 3
		empty_222 : 2
		tmp_s : 3
		zext_ln141 : 4
		conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2 : 5
		conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3 : 5
		conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4 : 6
		conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5 : 6
	State 2
		tmp_121 : 1
		br_ln141 : 1
		store_ln138 : 1
	State 3
	State 4
	State 5
	State 6
	State 7
		tmp_122 : 1
		trunc_ln143 : 1
		icmp_ln143 : 2
		icmp_ln143_2 : 2
	State 8
		and_ln143 : 1
		br_ln143 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|---------|
| Operation|     Functional Unit     |   DSP   |    FF   |   LUT   |
|----------|-------------------------|---------|---------|---------|
|   fadd   |        grp_fu_108       |    2    |   227   |   214   |
|----------|-------------------------|---------|---------|---------|
|          |    icmp_ln138_fu_125    |    0    |    0    |    15   |
|   icmp   |    icmp_ln143_fu_193    |    0    |    0    |    15   |
|          |   icmp_ln143_2_fu_199   |    0    |    0    |    30   |
|----------|-------------------------|---------|---------|---------|
|    add   |     add_ln138_fu_149    |    0    |    0    |    15   |
|----------|-------------------------|---------|---------|---------|
|    mux   |      tmp_121_fu_161     |    0    |    0    |    9    |
|----------|-------------------------|---------|---------|---------|
|    or    |     or_ln143_fu_205     |    0    |    0    |    2    |
|----------|-------------------------|---------|---------|---------|
|    and   |     and_ln143_fu_209    |    0    |    0    |    2    |
|----------|-------------------------|---------|---------|---------|
|   read   |      tmp_read_fu_60     |    0    |    0    |    0    |
|          | tmp_370_read_read_fu_66 |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   fcmp   |        grp_fu_112       |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   trunc  |     empty_222_fu_131    |    0    |    0    |    0    |
|          |    trunc_ln143_fu_189   |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|bitconcatenate|       tmp_s_fu_135      |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   zext   |    zext_ln141_fu_143    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
| bitselect|      tmp_124_fu_154     |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|partselect|      tmp_122_fu_179     |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   Total  |                         |    2    |   227   |   302   |
|----------|-------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------------------------------------------+--------+
|                                                                |   FF   |
+----------------------------------------------------------------+--------+
|                         add15_i_reg_258                        |   32   |
|                          bw_4_reg_227                          |    8   |
|                           bw_reg_215                           |    8   |
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_reg_237|   14   |
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_reg_243|   14   |
|                       icmp_ln138_reg_233                       |    1   |
|                      icmp_ln143_2_reg_271                      |    1   |
|                       icmp_ln143_reg_266                       |    1   |
|                         tmp_121_reg_253                        |   32   |
|                         tmp_124_reg_249                        |    1   |
|                           tmp_reg_222                          |   32   |
+----------------------------------------------------------------+--------+
|                              Total                             |   144  |
+----------------------------------------------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_86 |  p1  |   2  |  32  |   64   ||    9    |
| grp_access_fu_86 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_96 |  p1  |   2  |  32  |   64   ||    9    |
| grp_access_fu_96 |  p2  |   2  |   0  |    0   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   128  ||  1.708  ||    36   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |    -   |   227  |   302  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |   36   |
|  Register |    -   |    -   |   144  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |    1   |   371  |   338  |
+-----------+--------+--------+--------+--------+
