// Seed: 2277760456
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  output logic [7:0] id_2;
  output wire id_1;
  assign id_2[1] = -1;
  assign module_1.id_59 = 0;
  logic [-1 : -1] id_5;
  logic id_6;
  parameter id_7 = 1'b0;
  assign id_6 = id_5;
  assign id_2 = (id_5);
endmodule
module module_1 #(
    parameter id_20 = 32'd17,
    parameter id_39 = 32'd96,
    parameter id_73 = 32'd24
) (
    id_1,
    id_2,
    id_3
);
  inout logic [7:0] id_3;
  input wire id_2;
  output wire id_1;
  tri1  id_4  ,  id_5  ,  id_6  ,  id_7  ,  id_8  ,  id_9  ,  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  _id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ,  id_28  ,  id_29  ,  id_30  ,  id_31  ,  id_32  ,  id_33  ,  id_34  ,  id_35  ,  id_36  ,  id_37  ,  id_38  ,  _id_39  ,  id_40  ,  id_41  ,  id_42  ,  id_43  ,  id_44  ,  id_45  ,  id_46  ,  id_47  ,  id_48  ,  id_49  ,  id_50  ,  id_51  ,  id_52  ,  id_53  ,  id_54  ,  id_55  ,  id_56  ,  id_57  ,  id_58  ,  id_59  ,  id_60  ,  id_61  ,  id_62  ,  id_63  ,  id_64  ,  id_65  ,  id_66  ,  id_67  ;
  wire [-1  -  1 : (  id_39  &&  -1  )] id_68, id_69;
  integer [1 : id_20] id_70;
  parameter id_71 = 1;
  module_0 modCall_1 (
      id_43,
      id_3,
      id_22,
      id_14
  );
  wire id_72, _id_73;
  assign id_3[id_73] = id_40 == 1;
  wire  id_74;
  logic id_75;
  assign id_45 = 1;
endmodule
