Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Sat Jul 10 12:33:29 2021
| Host         : DESKTOP-TPAPSK1 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file sccomp_dataflow_timing_summary_routed.rpt -rpx sccomp_dataflow_timing_summary_routed.rpx
| Design       : sccomp_dataflow
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 3 register/latch pins with no clock driven by root clock pin: seg/cnt_reg[14]/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 6 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     19.965        0.000                      0                11166        0.151        0.000                      0                11166       48.750        0.000                       0                  2951  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
clk_pin  {0.000 50.000}     100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pin            19.965        0.000                      0                 9882        0.151        0.000                      0                 9882       48.750        0.000                       0                  2951  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_pin            clk_pin                 39.239        0.000                      0                 1284        0.928        0.000                      0                 1284  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pin
  To Clock:  clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       19.965ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.151ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       48.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             19.965ns  (required time - arrival time)
  Source:                 sccpu/pcreg/data_out_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Dram/RAM_reg_256_511_19_19/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_pin rise@100.000ns - clk_pin fall@50.000ns)
  Data Path Delay:        29.313ns  (logic 4.670ns (15.931%)  route 24.643ns (84.069%))
  Logic Levels:           21  (LUT2=1 LUT4=2 LUT5=1 LUT6=12 MUXF7=3 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 105.024 - 100.000 ) 
    Source Clock Delay      (SCD):    5.245ns = ( 55.245 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  clk_in (IN)
                         net (fo=0)                   0.000    50.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025    53.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    53.602 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=2950, routed)        1.642    55.245    sccpu/pcreg/CLK
    SLICE_X8Y62          FDCE                                         r  sccpu/pcreg/data_out_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y62          FDCE (Prop_fdce_C_Q)         0.524    55.769 r  sccpu/pcreg/data_out_reg[2]/Q
                         net (fo=376, routed)         3.442    59.210    IM/U0/a[0]
    SLICE_X36Y53         LUT6 (Prop_lut6_I0_O)        0.124    59.334 r  IM/U0/g12_b17/O
                         net (fo=1, routed)           0.884    60.218    IM/U0/g12_b17_n_0
    SLICE_X36Y52         LUT4 (Prop_lut4_I3_O)        0.150    60.368 r  IM/U0/g13_b29__6/O
                         net (fo=1, routed)           1.257    61.625    IM/U0/g13_b29__6_n_0
    SLICE_X32Y51         LUT6 (Prop_lut6_I0_O)        0.326    61.951 r  IM/U0/spo[17]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    61.951    IM/U0/spo[17]_INST_0_i_1_n_0
    SLICE_X32Y51         MUXF7 (Prop_muxf7_I0_O)      0.212    62.163 r  IM/U0/spo[17]_INST_0/O
                         net (fo=261, routed)         1.846    64.009    sccpu/cpu_ref/spo[17]
    SLICE_X59Y55         LUT6 (Prop_lut6_I2_O)        0.299    64.308 r  sccpu/cpu_ref/reg_b[24]_i_7/O
                         net (fo=1, routed)           0.000    64.308    sccpu/cpu_ref/reg_b[24]_i_7_n_0
    SLICE_X59Y55         MUXF7 (Prop_muxf7_I1_O)      0.217    64.525 r  sccpu/cpu_ref/reg_b_reg[24]_i_2__0/O
                         net (fo=1, routed)           0.961    65.486    sccpu/cpu_ref/reg_b_reg[24]_i_2__0_n_0
    SLICE_X55Y56         LUT6 (Prop_lut6_I0_O)        0.299    65.785 r  sccpu/cpu_ref/reg_b[24]_i_1__0/O
                         net (fo=84, routed)          3.070    68.855    sccpu/cpu_ref/DIV_divisor[24]
    SLICE_X3Y58          LUT6 (Prop_lut6_I1_O)        0.124    68.979 r  sccpu/cpu_ref/RAM_reg_0_255_0_0_i_226/O
                         net (fo=19, routed)          1.794    70.773    sccpu/cpu_ref/RAM_reg_0_255_0_0_i_226_n_0
    SLICE_X14Y51         LUT6 (Prop_lut6_I0_O)        0.124    70.897 r  sccpu/cpu_ref/RAM_reg_0_255_0_0_i_309/O
                         net (fo=1, routed)           0.667    71.564    sccpu/cpu_ref/RAM_reg_0_255_0_0_i_309_n_0
    SLICE_X14Y50         LUT6 (Prop_lut6_I0_O)        0.124    71.688 r  sccpu/cpu_ref/RAM_reg_0_255_0_0_i_263/O
                         net (fo=2, routed)           1.029    72.717    sccpu/cpu_ref/RAM_reg_0_255_0_0_i_263_n_0
    SLICE_X6Y50          LUT6 (Prop_lut6_I0_O)        0.124    72.841 r  sccpu/cpu_ref/RAM_reg_0_255_0_0_i_169/O
                         net (fo=4, routed)           0.330    73.171    sccpu/cpu_ref/RAM_reg_0_255_0_0_i_169_n_0
    SLICE_X4Y49          LUT6 (Prop_lut6_I1_O)        0.124    73.295 f  sccpu/cpu_ref/RAM_reg_0_255_0_0_i_89/O
                         net (fo=2, routed)           0.705    74.000    sccpu/cpu_ref/RAM_reg_0_255_0_0_i_89_n_0
    SLICE_X3Y52          LUT5 (Prop_lut5_I4_O)        0.124    74.124 f  sccpu/cpu_ref/RAM_reg_0_255_0_0_i_35/O
                         net (fo=3, routed)           1.163    75.288    sccpu/cpu_ref/RAM_reg_0_255_0_0_i_35_n_0
    SLICE_X3Y64          LUT6 (Prop_lut6_I3_O)        0.124    75.412 r  sccpu/cpu_ref/RAM_reg_512_767_3_3_i_5/O
                         net (fo=172, routed)         2.970    78.382    Dram/RAM_reg_256_511_19_19/A3
    SLICE_X6Y90          RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.427    78.809 r  Dram/RAM_reg_256_511_19_19/RAMS64E_B/O
                         net (fo=1, routed)           0.000    78.809    Dram/RAM_reg_256_511_19_19/OB
    SLICE_X6Y90          MUXF7 (Prop_muxf7_I0_O)      0.209    79.018 r  Dram/RAM_reg_256_511_19_19/F7.A/O
                         net (fo=1, routed)           0.000    79.018    Dram/RAM_reg_256_511_19_19/O1
    SLICE_X6Y90          MUXF8 (Prop_muxf8_I1_O)      0.088    79.106 r  Dram/RAM_reg_256_511_19_19/F8/O
                         net (fo=1, routed)           0.864    79.970    Dram/RAM_reg_256_511_19_19_n_0
    SLICE_X7Y86          LUT6 (Prop_lut6_I3_O)        0.319    80.289 r  Dram/RAM_reg_0_255_19_19_i_4/O
                         net (fo=1, routed)           0.836    81.125    Dram/RAM_reg_0_255_19_19_i_4_n_0
    SLICE_X5Y80          LUT2 (Prop_lut2_I0_O)        0.152    81.277 r  Dram/RAM_reg_0_255_19_19_i_3/O
                         net (fo=7, routed)           0.946    82.223    sccpu/cpu_ref/DM_RData[19]
    SLICE_X11Y78         LUT6 (Prop_lut6_I2_O)        0.332    82.555 r  sccpu/cpu_ref/RAM_reg_0_255_19_19_i_2/O
                         net (fo=1, routed)           0.402    82.958    sccpu/cpu_ref/RAM_reg_0_255_19_19_i_2_n_0
    SLICE_X11Y78         LUT4 (Prop_lut4_I3_O)        0.124    83.082 r  sccpu/cpu_ref/RAM_reg_0_255_19_19_i_1/O
                         net (fo=16, routed)          1.476    84.558    Dram/RAM_reg_256_511_19_19/D
    SLICE_X6Y90          RAMS64E                                      r  Dram/RAM_reg_256_511_19_19/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=2950, routed)        1.601   105.024    Dram/RAM_reg_256_511_19_19/WCLK
    SLICE_X6Y90          RAMS64E                                      r  Dram/RAM_reg_256_511_19_19/RAMS64E_A/CLK
                         clock pessimism              0.259   105.283    
                         clock uncertainty           -0.035   105.247    
    SLICE_X6Y90          RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725   104.522    Dram/RAM_reg_256_511_19_19/RAMS64E_A
  -------------------------------------------------------------------
                         required time                        104.522    
                         arrival time                         -84.558    
  -------------------------------------------------------------------
                         slack                                 19.965    

Slack (MET) :             20.105ns  (required time - arrival time)
  Source:                 sccpu/pcreg/data_out_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Dram/RAM_reg_768_1023_19_19/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_pin rise@100.000ns - clk_pin fall@50.000ns)
  Data Path Delay:        29.172ns  (logic 4.670ns (16.008%)  route 24.502ns (83.992%))
  Logic Levels:           21  (LUT2=1 LUT4=2 LUT5=1 LUT6=12 MUXF7=3 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 105.024 - 100.000 ) 
    Source Clock Delay      (SCD):    5.245ns = ( 55.245 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  clk_in (IN)
                         net (fo=0)                   0.000    50.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025    53.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    53.602 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=2950, routed)        1.642    55.245    sccpu/pcreg/CLK
    SLICE_X8Y62          FDCE                                         r  sccpu/pcreg/data_out_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y62          FDCE (Prop_fdce_C_Q)         0.524    55.769 r  sccpu/pcreg/data_out_reg[2]/Q
                         net (fo=376, routed)         3.442    59.210    IM/U0/a[0]
    SLICE_X36Y53         LUT6 (Prop_lut6_I0_O)        0.124    59.334 r  IM/U0/g12_b17/O
                         net (fo=1, routed)           0.884    60.218    IM/U0/g12_b17_n_0
    SLICE_X36Y52         LUT4 (Prop_lut4_I3_O)        0.150    60.368 r  IM/U0/g13_b29__6/O
                         net (fo=1, routed)           1.257    61.625    IM/U0/g13_b29__6_n_0
    SLICE_X32Y51         LUT6 (Prop_lut6_I0_O)        0.326    61.951 r  IM/U0/spo[17]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    61.951    IM/U0/spo[17]_INST_0_i_1_n_0
    SLICE_X32Y51         MUXF7 (Prop_muxf7_I0_O)      0.212    62.163 r  IM/U0/spo[17]_INST_0/O
                         net (fo=261, routed)         1.846    64.009    sccpu/cpu_ref/spo[17]
    SLICE_X59Y55         LUT6 (Prop_lut6_I2_O)        0.299    64.308 r  sccpu/cpu_ref/reg_b[24]_i_7/O
                         net (fo=1, routed)           0.000    64.308    sccpu/cpu_ref/reg_b[24]_i_7_n_0
    SLICE_X59Y55         MUXF7 (Prop_muxf7_I1_O)      0.217    64.525 r  sccpu/cpu_ref/reg_b_reg[24]_i_2__0/O
                         net (fo=1, routed)           0.961    65.486    sccpu/cpu_ref/reg_b_reg[24]_i_2__0_n_0
    SLICE_X55Y56         LUT6 (Prop_lut6_I0_O)        0.299    65.785 r  sccpu/cpu_ref/reg_b[24]_i_1__0/O
                         net (fo=84, routed)          3.070    68.855    sccpu/cpu_ref/DIV_divisor[24]
    SLICE_X3Y58          LUT6 (Prop_lut6_I1_O)        0.124    68.979 r  sccpu/cpu_ref/RAM_reg_0_255_0_0_i_226/O
                         net (fo=19, routed)          1.794    70.773    sccpu/cpu_ref/RAM_reg_0_255_0_0_i_226_n_0
    SLICE_X14Y51         LUT6 (Prop_lut6_I0_O)        0.124    70.897 r  sccpu/cpu_ref/RAM_reg_0_255_0_0_i_309/O
                         net (fo=1, routed)           0.667    71.564    sccpu/cpu_ref/RAM_reg_0_255_0_0_i_309_n_0
    SLICE_X14Y50         LUT6 (Prop_lut6_I0_O)        0.124    71.688 r  sccpu/cpu_ref/RAM_reg_0_255_0_0_i_263/O
                         net (fo=2, routed)           1.029    72.717    sccpu/cpu_ref/RAM_reg_0_255_0_0_i_263_n_0
    SLICE_X6Y50          LUT6 (Prop_lut6_I0_O)        0.124    72.841 r  sccpu/cpu_ref/RAM_reg_0_255_0_0_i_169/O
                         net (fo=4, routed)           0.330    73.171    sccpu/cpu_ref/RAM_reg_0_255_0_0_i_169_n_0
    SLICE_X4Y49          LUT6 (Prop_lut6_I1_O)        0.124    73.295 f  sccpu/cpu_ref/RAM_reg_0_255_0_0_i_89/O
                         net (fo=2, routed)           0.705    74.000    sccpu/cpu_ref/RAM_reg_0_255_0_0_i_89_n_0
    SLICE_X3Y52          LUT5 (Prop_lut5_I4_O)        0.124    74.124 f  sccpu/cpu_ref/RAM_reg_0_255_0_0_i_35/O
                         net (fo=3, routed)           1.163    75.288    sccpu/cpu_ref/RAM_reg_0_255_0_0_i_35_n_0
    SLICE_X3Y64          LUT6 (Prop_lut6_I3_O)        0.124    75.412 r  sccpu/cpu_ref/RAM_reg_512_767_3_3_i_5/O
                         net (fo=172, routed)         2.970    78.382    Dram/RAM_reg_256_511_19_19/A3
    SLICE_X6Y90          RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.427    78.809 r  Dram/RAM_reg_256_511_19_19/RAMS64E_B/O
                         net (fo=1, routed)           0.000    78.809    Dram/RAM_reg_256_511_19_19/OB
    SLICE_X6Y90          MUXF7 (Prop_muxf7_I0_O)      0.209    79.018 r  Dram/RAM_reg_256_511_19_19/F7.A/O
                         net (fo=1, routed)           0.000    79.018    Dram/RAM_reg_256_511_19_19/O1
    SLICE_X6Y90          MUXF8 (Prop_muxf8_I1_O)      0.088    79.106 r  Dram/RAM_reg_256_511_19_19/F8/O
                         net (fo=1, routed)           0.864    79.970    Dram/RAM_reg_256_511_19_19_n_0
    SLICE_X7Y86          LUT6 (Prop_lut6_I3_O)        0.319    80.289 r  Dram/RAM_reg_0_255_19_19_i_4/O
                         net (fo=1, routed)           0.836    81.125    Dram/RAM_reg_0_255_19_19_i_4_n_0
    SLICE_X5Y80          LUT2 (Prop_lut2_I0_O)        0.152    81.277 r  Dram/RAM_reg_0_255_19_19_i_3/O
                         net (fo=7, routed)           0.946    82.223    sccpu/cpu_ref/DM_RData[19]
    SLICE_X11Y78         LUT6 (Prop_lut6_I2_O)        0.332    82.555 r  sccpu/cpu_ref/RAM_reg_0_255_19_19_i_2/O
                         net (fo=1, routed)           0.402    82.958    sccpu/cpu_ref/RAM_reg_0_255_19_19_i_2_n_0
    SLICE_X11Y78         LUT4 (Prop_lut4_I3_O)        0.124    83.082 r  sccpu/cpu_ref/RAM_reg_0_255_19_19_i_1/O
                         net (fo=16, routed)          1.335    84.417    Dram/RAM_reg_768_1023_19_19/D
    SLICE_X6Y89          RAMS64E                                      r  Dram/RAM_reg_768_1023_19_19/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=2950, routed)        1.601   105.024    Dram/RAM_reg_768_1023_19_19/WCLK
    SLICE_X6Y89          RAMS64E                                      r  Dram/RAM_reg_768_1023_19_19/RAMS64E_A/CLK
                         clock pessimism              0.259   105.283    
                         clock uncertainty           -0.035   105.247    
    SLICE_X6Y89          RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725   104.522    Dram/RAM_reg_768_1023_19_19/RAMS64E_A
  -------------------------------------------------------------------
                         required time                        104.522    
                         arrival time                         -84.417    
  -------------------------------------------------------------------
                         slack                                 20.105    

Slack (MET) :             20.252ns  (required time - arrival time)
  Source:                 sccpu/pcreg/data_out_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Dram/RAM_reg_256_511_19_19/RAMS64E_C/I
                            (rising edge-triggered cell RAMS64E clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_pin rise@100.000ns - clk_pin fall@50.000ns)
  Data Path Delay:        29.313ns  (logic 4.670ns (15.931%)  route 24.643ns (84.069%))
  Logic Levels:           21  (LUT2=1 LUT4=2 LUT5=1 LUT6=12 MUXF7=3 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 105.024 - 100.000 ) 
    Source Clock Delay      (SCD):    5.245ns = ( 55.245 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  clk_in (IN)
                         net (fo=0)                   0.000    50.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025    53.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    53.602 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=2950, routed)        1.642    55.245    sccpu/pcreg/CLK
    SLICE_X8Y62          FDCE                                         r  sccpu/pcreg/data_out_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y62          FDCE (Prop_fdce_C_Q)         0.524    55.769 r  sccpu/pcreg/data_out_reg[2]/Q
                         net (fo=376, routed)         3.442    59.210    IM/U0/a[0]
    SLICE_X36Y53         LUT6 (Prop_lut6_I0_O)        0.124    59.334 r  IM/U0/g12_b17/O
                         net (fo=1, routed)           0.884    60.218    IM/U0/g12_b17_n_0
    SLICE_X36Y52         LUT4 (Prop_lut4_I3_O)        0.150    60.368 r  IM/U0/g13_b29__6/O
                         net (fo=1, routed)           1.257    61.625    IM/U0/g13_b29__6_n_0
    SLICE_X32Y51         LUT6 (Prop_lut6_I0_O)        0.326    61.951 r  IM/U0/spo[17]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    61.951    IM/U0/spo[17]_INST_0_i_1_n_0
    SLICE_X32Y51         MUXF7 (Prop_muxf7_I0_O)      0.212    62.163 r  IM/U0/spo[17]_INST_0/O
                         net (fo=261, routed)         1.846    64.009    sccpu/cpu_ref/spo[17]
    SLICE_X59Y55         LUT6 (Prop_lut6_I2_O)        0.299    64.308 r  sccpu/cpu_ref/reg_b[24]_i_7/O
                         net (fo=1, routed)           0.000    64.308    sccpu/cpu_ref/reg_b[24]_i_7_n_0
    SLICE_X59Y55         MUXF7 (Prop_muxf7_I1_O)      0.217    64.525 r  sccpu/cpu_ref/reg_b_reg[24]_i_2__0/O
                         net (fo=1, routed)           0.961    65.486    sccpu/cpu_ref/reg_b_reg[24]_i_2__0_n_0
    SLICE_X55Y56         LUT6 (Prop_lut6_I0_O)        0.299    65.785 r  sccpu/cpu_ref/reg_b[24]_i_1__0/O
                         net (fo=84, routed)          3.070    68.855    sccpu/cpu_ref/DIV_divisor[24]
    SLICE_X3Y58          LUT6 (Prop_lut6_I1_O)        0.124    68.979 r  sccpu/cpu_ref/RAM_reg_0_255_0_0_i_226/O
                         net (fo=19, routed)          1.794    70.773    sccpu/cpu_ref/RAM_reg_0_255_0_0_i_226_n_0
    SLICE_X14Y51         LUT6 (Prop_lut6_I0_O)        0.124    70.897 r  sccpu/cpu_ref/RAM_reg_0_255_0_0_i_309/O
                         net (fo=1, routed)           0.667    71.564    sccpu/cpu_ref/RAM_reg_0_255_0_0_i_309_n_0
    SLICE_X14Y50         LUT6 (Prop_lut6_I0_O)        0.124    71.688 r  sccpu/cpu_ref/RAM_reg_0_255_0_0_i_263/O
                         net (fo=2, routed)           1.029    72.717    sccpu/cpu_ref/RAM_reg_0_255_0_0_i_263_n_0
    SLICE_X6Y50          LUT6 (Prop_lut6_I0_O)        0.124    72.841 r  sccpu/cpu_ref/RAM_reg_0_255_0_0_i_169/O
                         net (fo=4, routed)           0.330    73.171    sccpu/cpu_ref/RAM_reg_0_255_0_0_i_169_n_0
    SLICE_X4Y49          LUT6 (Prop_lut6_I1_O)        0.124    73.295 f  sccpu/cpu_ref/RAM_reg_0_255_0_0_i_89/O
                         net (fo=2, routed)           0.705    74.000    sccpu/cpu_ref/RAM_reg_0_255_0_0_i_89_n_0
    SLICE_X3Y52          LUT5 (Prop_lut5_I4_O)        0.124    74.124 f  sccpu/cpu_ref/RAM_reg_0_255_0_0_i_35/O
                         net (fo=3, routed)           1.163    75.288    sccpu/cpu_ref/RAM_reg_0_255_0_0_i_35_n_0
    SLICE_X3Y64          LUT6 (Prop_lut6_I3_O)        0.124    75.412 r  sccpu/cpu_ref/RAM_reg_512_767_3_3_i_5/O
                         net (fo=172, routed)         2.970    78.382    Dram/RAM_reg_256_511_19_19/A3
    SLICE_X6Y90          RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.427    78.809 r  Dram/RAM_reg_256_511_19_19/RAMS64E_B/O
                         net (fo=1, routed)           0.000    78.809    Dram/RAM_reg_256_511_19_19/OB
    SLICE_X6Y90          MUXF7 (Prop_muxf7_I0_O)      0.209    79.018 r  Dram/RAM_reg_256_511_19_19/F7.A/O
                         net (fo=1, routed)           0.000    79.018    Dram/RAM_reg_256_511_19_19/O1
    SLICE_X6Y90          MUXF8 (Prop_muxf8_I1_O)      0.088    79.106 r  Dram/RAM_reg_256_511_19_19/F8/O
                         net (fo=1, routed)           0.864    79.970    Dram/RAM_reg_256_511_19_19_n_0
    SLICE_X7Y86          LUT6 (Prop_lut6_I3_O)        0.319    80.289 r  Dram/RAM_reg_0_255_19_19_i_4/O
                         net (fo=1, routed)           0.836    81.125    Dram/RAM_reg_0_255_19_19_i_4_n_0
    SLICE_X5Y80          LUT2 (Prop_lut2_I0_O)        0.152    81.277 r  Dram/RAM_reg_0_255_19_19_i_3/O
                         net (fo=7, routed)           0.946    82.223    sccpu/cpu_ref/DM_RData[19]
    SLICE_X11Y78         LUT6 (Prop_lut6_I2_O)        0.332    82.555 r  sccpu/cpu_ref/RAM_reg_0_255_19_19_i_2/O
                         net (fo=1, routed)           0.402    82.958    sccpu/cpu_ref/RAM_reg_0_255_19_19_i_2_n_0
    SLICE_X11Y78         LUT4 (Prop_lut4_I3_O)        0.124    83.082 r  sccpu/cpu_ref/RAM_reg_0_255_19_19_i_1/O
                         net (fo=16, routed)          1.476    84.558    Dram/RAM_reg_256_511_19_19/D
    SLICE_X6Y90          RAMS64E                                      r  Dram/RAM_reg_256_511_19_19/RAMS64E_C/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=2950, routed)        1.601   105.024    Dram/RAM_reg_256_511_19_19/WCLK
    SLICE_X6Y90          RAMS64E                                      r  Dram/RAM_reg_256_511_19_19/RAMS64E_C/CLK
                         clock pessimism              0.259   105.283    
                         clock uncertainty           -0.035   105.247    
    SLICE_X6Y90          RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.438   104.809    Dram/RAM_reg_256_511_19_19/RAMS64E_C
  -------------------------------------------------------------------
                         required time                        104.809    
                         arrival time                         -84.558    
  -------------------------------------------------------------------
                         slack                                 20.252    

Slack (MET) :             20.253ns  (required time - arrival time)
  Source:                 sccpu/pcreg/data_out_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Dram/RAM_reg_256_511_19_19/RAMS64E_B/I
                            (rising edge-triggered cell RAMS64E clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_pin rise@100.000ns - clk_pin fall@50.000ns)
  Data Path Delay:        29.313ns  (logic 4.670ns (15.931%)  route 24.643ns (84.069%))
  Logic Levels:           21  (LUT2=1 LUT4=2 LUT5=1 LUT6=12 MUXF7=3 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 105.024 - 100.000 ) 
    Source Clock Delay      (SCD):    5.245ns = ( 55.245 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  clk_in (IN)
                         net (fo=0)                   0.000    50.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025    53.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    53.602 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=2950, routed)        1.642    55.245    sccpu/pcreg/CLK
    SLICE_X8Y62          FDCE                                         r  sccpu/pcreg/data_out_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y62          FDCE (Prop_fdce_C_Q)         0.524    55.769 r  sccpu/pcreg/data_out_reg[2]/Q
                         net (fo=376, routed)         3.442    59.210    IM/U0/a[0]
    SLICE_X36Y53         LUT6 (Prop_lut6_I0_O)        0.124    59.334 r  IM/U0/g12_b17/O
                         net (fo=1, routed)           0.884    60.218    IM/U0/g12_b17_n_0
    SLICE_X36Y52         LUT4 (Prop_lut4_I3_O)        0.150    60.368 r  IM/U0/g13_b29__6/O
                         net (fo=1, routed)           1.257    61.625    IM/U0/g13_b29__6_n_0
    SLICE_X32Y51         LUT6 (Prop_lut6_I0_O)        0.326    61.951 r  IM/U0/spo[17]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    61.951    IM/U0/spo[17]_INST_0_i_1_n_0
    SLICE_X32Y51         MUXF7 (Prop_muxf7_I0_O)      0.212    62.163 r  IM/U0/spo[17]_INST_0/O
                         net (fo=261, routed)         1.846    64.009    sccpu/cpu_ref/spo[17]
    SLICE_X59Y55         LUT6 (Prop_lut6_I2_O)        0.299    64.308 r  sccpu/cpu_ref/reg_b[24]_i_7/O
                         net (fo=1, routed)           0.000    64.308    sccpu/cpu_ref/reg_b[24]_i_7_n_0
    SLICE_X59Y55         MUXF7 (Prop_muxf7_I1_O)      0.217    64.525 r  sccpu/cpu_ref/reg_b_reg[24]_i_2__0/O
                         net (fo=1, routed)           0.961    65.486    sccpu/cpu_ref/reg_b_reg[24]_i_2__0_n_0
    SLICE_X55Y56         LUT6 (Prop_lut6_I0_O)        0.299    65.785 r  sccpu/cpu_ref/reg_b[24]_i_1__0/O
                         net (fo=84, routed)          3.070    68.855    sccpu/cpu_ref/DIV_divisor[24]
    SLICE_X3Y58          LUT6 (Prop_lut6_I1_O)        0.124    68.979 r  sccpu/cpu_ref/RAM_reg_0_255_0_0_i_226/O
                         net (fo=19, routed)          1.794    70.773    sccpu/cpu_ref/RAM_reg_0_255_0_0_i_226_n_0
    SLICE_X14Y51         LUT6 (Prop_lut6_I0_O)        0.124    70.897 r  sccpu/cpu_ref/RAM_reg_0_255_0_0_i_309/O
                         net (fo=1, routed)           0.667    71.564    sccpu/cpu_ref/RAM_reg_0_255_0_0_i_309_n_0
    SLICE_X14Y50         LUT6 (Prop_lut6_I0_O)        0.124    71.688 r  sccpu/cpu_ref/RAM_reg_0_255_0_0_i_263/O
                         net (fo=2, routed)           1.029    72.717    sccpu/cpu_ref/RAM_reg_0_255_0_0_i_263_n_0
    SLICE_X6Y50          LUT6 (Prop_lut6_I0_O)        0.124    72.841 r  sccpu/cpu_ref/RAM_reg_0_255_0_0_i_169/O
                         net (fo=4, routed)           0.330    73.171    sccpu/cpu_ref/RAM_reg_0_255_0_0_i_169_n_0
    SLICE_X4Y49          LUT6 (Prop_lut6_I1_O)        0.124    73.295 f  sccpu/cpu_ref/RAM_reg_0_255_0_0_i_89/O
                         net (fo=2, routed)           0.705    74.000    sccpu/cpu_ref/RAM_reg_0_255_0_0_i_89_n_0
    SLICE_X3Y52          LUT5 (Prop_lut5_I4_O)        0.124    74.124 f  sccpu/cpu_ref/RAM_reg_0_255_0_0_i_35/O
                         net (fo=3, routed)           1.163    75.288    sccpu/cpu_ref/RAM_reg_0_255_0_0_i_35_n_0
    SLICE_X3Y64          LUT6 (Prop_lut6_I3_O)        0.124    75.412 r  sccpu/cpu_ref/RAM_reg_512_767_3_3_i_5/O
                         net (fo=172, routed)         2.970    78.382    Dram/RAM_reg_256_511_19_19/A3
    SLICE_X6Y90          RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.427    78.809 r  Dram/RAM_reg_256_511_19_19/RAMS64E_B/O
                         net (fo=1, routed)           0.000    78.809    Dram/RAM_reg_256_511_19_19/OB
    SLICE_X6Y90          MUXF7 (Prop_muxf7_I0_O)      0.209    79.018 r  Dram/RAM_reg_256_511_19_19/F7.A/O
                         net (fo=1, routed)           0.000    79.018    Dram/RAM_reg_256_511_19_19/O1
    SLICE_X6Y90          MUXF8 (Prop_muxf8_I1_O)      0.088    79.106 r  Dram/RAM_reg_256_511_19_19/F8/O
                         net (fo=1, routed)           0.864    79.970    Dram/RAM_reg_256_511_19_19_n_0
    SLICE_X7Y86          LUT6 (Prop_lut6_I3_O)        0.319    80.289 r  Dram/RAM_reg_0_255_19_19_i_4/O
                         net (fo=1, routed)           0.836    81.125    Dram/RAM_reg_0_255_19_19_i_4_n_0
    SLICE_X5Y80          LUT2 (Prop_lut2_I0_O)        0.152    81.277 r  Dram/RAM_reg_0_255_19_19_i_3/O
                         net (fo=7, routed)           0.946    82.223    sccpu/cpu_ref/DM_RData[19]
    SLICE_X11Y78         LUT6 (Prop_lut6_I2_O)        0.332    82.555 r  sccpu/cpu_ref/RAM_reg_0_255_19_19_i_2/O
                         net (fo=1, routed)           0.402    82.958    sccpu/cpu_ref/RAM_reg_0_255_19_19_i_2_n_0
    SLICE_X11Y78         LUT4 (Prop_lut4_I3_O)        0.124    83.082 r  sccpu/cpu_ref/RAM_reg_0_255_19_19_i_1/O
                         net (fo=16, routed)          1.476    84.558    Dram/RAM_reg_256_511_19_19/D
    SLICE_X6Y90          RAMS64E                                      r  Dram/RAM_reg_256_511_19_19/RAMS64E_B/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=2950, routed)        1.601   105.024    Dram/RAM_reg_256_511_19_19/WCLK
    SLICE_X6Y90          RAMS64E                                      r  Dram/RAM_reg_256_511_19_19/RAMS64E_B/CLK
                         clock pessimism              0.259   105.283    
                         clock uncertainty           -0.035   105.247    
    SLICE_X6Y90          RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.437   104.810    Dram/RAM_reg_256_511_19_19/RAMS64E_B
  -------------------------------------------------------------------
                         required time                        104.810    
                         arrival time                         -84.558    
  -------------------------------------------------------------------
                         slack                                 20.253    

Slack (MET) :             20.284ns  (required time - arrival time)
  Source:                 sccpu/pcreg/data_out_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Dram/RAM_reg_512_767_19_19/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_pin rise@100.000ns - clk_pin fall@50.000ns)
  Data Path Delay:        28.991ns  (logic 4.670ns (16.109%)  route 24.321ns (83.891%))
  Logic Levels:           21  (LUT2=1 LUT4=2 LUT5=1 LUT6=12 MUXF7=3 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 105.021 - 100.000 ) 
    Source Clock Delay      (SCD):    5.245ns = ( 55.245 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  clk_in (IN)
                         net (fo=0)                   0.000    50.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025    53.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    53.602 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=2950, routed)        1.642    55.245    sccpu/pcreg/CLK
    SLICE_X8Y62          FDCE                                         r  sccpu/pcreg/data_out_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y62          FDCE (Prop_fdce_C_Q)         0.524    55.769 r  sccpu/pcreg/data_out_reg[2]/Q
                         net (fo=376, routed)         3.442    59.210    IM/U0/a[0]
    SLICE_X36Y53         LUT6 (Prop_lut6_I0_O)        0.124    59.334 r  IM/U0/g12_b17/O
                         net (fo=1, routed)           0.884    60.218    IM/U0/g12_b17_n_0
    SLICE_X36Y52         LUT4 (Prop_lut4_I3_O)        0.150    60.368 r  IM/U0/g13_b29__6/O
                         net (fo=1, routed)           1.257    61.625    IM/U0/g13_b29__6_n_0
    SLICE_X32Y51         LUT6 (Prop_lut6_I0_O)        0.326    61.951 r  IM/U0/spo[17]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    61.951    IM/U0/spo[17]_INST_0_i_1_n_0
    SLICE_X32Y51         MUXF7 (Prop_muxf7_I0_O)      0.212    62.163 r  IM/U0/spo[17]_INST_0/O
                         net (fo=261, routed)         1.846    64.009    sccpu/cpu_ref/spo[17]
    SLICE_X59Y55         LUT6 (Prop_lut6_I2_O)        0.299    64.308 r  sccpu/cpu_ref/reg_b[24]_i_7/O
                         net (fo=1, routed)           0.000    64.308    sccpu/cpu_ref/reg_b[24]_i_7_n_0
    SLICE_X59Y55         MUXF7 (Prop_muxf7_I1_O)      0.217    64.525 r  sccpu/cpu_ref/reg_b_reg[24]_i_2__0/O
                         net (fo=1, routed)           0.961    65.486    sccpu/cpu_ref/reg_b_reg[24]_i_2__0_n_0
    SLICE_X55Y56         LUT6 (Prop_lut6_I0_O)        0.299    65.785 r  sccpu/cpu_ref/reg_b[24]_i_1__0/O
                         net (fo=84, routed)          3.070    68.855    sccpu/cpu_ref/DIV_divisor[24]
    SLICE_X3Y58          LUT6 (Prop_lut6_I1_O)        0.124    68.979 r  sccpu/cpu_ref/RAM_reg_0_255_0_0_i_226/O
                         net (fo=19, routed)          1.794    70.773    sccpu/cpu_ref/RAM_reg_0_255_0_0_i_226_n_0
    SLICE_X14Y51         LUT6 (Prop_lut6_I0_O)        0.124    70.897 r  sccpu/cpu_ref/RAM_reg_0_255_0_0_i_309/O
                         net (fo=1, routed)           0.667    71.564    sccpu/cpu_ref/RAM_reg_0_255_0_0_i_309_n_0
    SLICE_X14Y50         LUT6 (Prop_lut6_I0_O)        0.124    71.688 r  sccpu/cpu_ref/RAM_reg_0_255_0_0_i_263/O
                         net (fo=2, routed)           1.029    72.717    sccpu/cpu_ref/RAM_reg_0_255_0_0_i_263_n_0
    SLICE_X6Y50          LUT6 (Prop_lut6_I0_O)        0.124    72.841 r  sccpu/cpu_ref/RAM_reg_0_255_0_0_i_169/O
                         net (fo=4, routed)           0.330    73.171    sccpu/cpu_ref/RAM_reg_0_255_0_0_i_169_n_0
    SLICE_X4Y49          LUT6 (Prop_lut6_I1_O)        0.124    73.295 f  sccpu/cpu_ref/RAM_reg_0_255_0_0_i_89/O
                         net (fo=2, routed)           0.705    74.000    sccpu/cpu_ref/RAM_reg_0_255_0_0_i_89_n_0
    SLICE_X3Y52          LUT5 (Prop_lut5_I4_O)        0.124    74.124 f  sccpu/cpu_ref/RAM_reg_0_255_0_0_i_35/O
                         net (fo=3, routed)           1.163    75.288    sccpu/cpu_ref/RAM_reg_0_255_0_0_i_35_n_0
    SLICE_X3Y64          LUT6 (Prop_lut6_I3_O)        0.124    75.412 r  sccpu/cpu_ref/RAM_reg_512_767_3_3_i_5/O
                         net (fo=172, routed)         2.970    78.382    Dram/RAM_reg_256_511_19_19/A3
    SLICE_X6Y90          RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.427    78.809 r  Dram/RAM_reg_256_511_19_19/RAMS64E_B/O
                         net (fo=1, routed)           0.000    78.809    Dram/RAM_reg_256_511_19_19/OB
    SLICE_X6Y90          MUXF7 (Prop_muxf7_I0_O)      0.209    79.018 r  Dram/RAM_reg_256_511_19_19/F7.A/O
                         net (fo=1, routed)           0.000    79.018    Dram/RAM_reg_256_511_19_19/O1
    SLICE_X6Y90          MUXF8 (Prop_muxf8_I1_O)      0.088    79.106 r  Dram/RAM_reg_256_511_19_19/F8/O
                         net (fo=1, routed)           0.864    79.970    Dram/RAM_reg_256_511_19_19_n_0
    SLICE_X7Y86          LUT6 (Prop_lut6_I3_O)        0.319    80.289 r  Dram/RAM_reg_0_255_19_19_i_4/O
                         net (fo=1, routed)           0.836    81.125    Dram/RAM_reg_0_255_19_19_i_4_n_0
    SLICE_X5Y80          LUT2 (Prop_lut2_I0_O)        0.152    81.277 r  Dram/RAM_reg_0_255_19_19_i_3/O
                         net (fo=7, routed)           0.946    82.223    sccpu/cpu_ref/DM_RData[19]
    SLICE_X11Y78         LUT6 (Prop_lut6_I2_O)        0.332    82.555 r  sccpu/cpu_ref/RAM_reg_0_255_19_19_i_2/O
                         net (fo=1, routed)           0.402    82.958    sccpu/cpu_ref/RAM_reg_0_255_19_19_i_2_n_0
    SLICE_X11Y78         LUT4 (Prop_lut4_I3_O)        0.124    83.082 r  sccpu/cpu_ref/RAM_reg_0_255_19_19_i_1/O
                         net (fo=16, routed)          1.154    84.235    Dram/RAM_reg_512_767_19_19/D
    SLICE_X6Y86          RAMS64E                                      r  Dram/RAM_reg_512_767_19_19/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=2950, routed)        1.598   105.021    Dram/RAM_reg_512_767_19_19/WCLK
    SLICE_X6Y86          RAMS64E                                      r  Dram/RAM_reg_512_767_19_19/RAMS64E_A/CLK
                         clock pessimism              0.259   105.280    
                         clock uncertainty           -0.035   105.244    
    SLICE_X6Y86          RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725   104.519    Dram/RAM_reg_512_767_19_19/RAMS64E_A
  -------------------------------------------------------------------
                         required time                        104.519    
                         arrival time                         -84.235    
  -------------------------------------------------------------------
                         slack                                 20.284    

Slack (MET) :             20.392ns  (required time - arrival time)
  Source:                 sccpu/pcreg/data_out_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Dram/RAM_reg_768_1023_19_19/RAMS64E_C/I
                            (rising edge-triggered cell RAMS64E clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_pin rise@100.000ns - clk_pin fall@50.000ns)
  Data Path Delay:        29.172ns  (logic 4.670ns (16.008%)  route 24.502ns (83.992%))
  Logic Levels:           21  (LUT2=1 LUT4=2 LUT5=1 LUT6=12 MUXF7=3 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 105.024 - 100.000 ) 
    Source Clock Delay      (SCD):    5.245ns = ( 55.245 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  clk_in (IN)
                         net (fo=0)                   0.000    50.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025    53.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    53.602 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=2950, routed)        1.642    55.245    sccpu/pcreg/CLK
    SLICE_X8Y62          FDCE                                         r  sccpu/pcreg/data_out_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y62          FDCE (Prop_fdce_C_Q)         0.524    55.769 r  sccpu/pcreg/data_out_reg[2]/Q
                         net (fo=376, routed)         3.442    59.210    IM/U0/a[0]
    SLICE_X36Y53         LUT6 (Prop_lut6_I0_O)        0.124    59.334 r  IM/U0/g12_b17/O
                         net (fo=1, routed)           0.884    60.218    IM/U0/g12_b17_n_0
    SLICE_X36Y52         LUT4 (Prop_lut4_I3_O)        0.150    60.368 r  IM/U0/g13_b29__6/O
                         net (fo=1, routed)           1.257    61.625    IM/U0/g13_b29__6_n_0
    SLICE_X32Y51         LUT6 (Prop_lut6_I0_O)        0.326    61.951 r  IM/U0/spo[17]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    61.951    IM/U0/spo[17]_INST_0_i_1_n_0
    SLICE_X32Y51         MUXF7 (Prop_muxf7_I0_O)      0.212    62.163 r  IM/U0/spo[17]_INST_0/O
                         net (fo=261, routed)         1.846    64.009    sccpu/cpu_ref/spo[17]
    SLICE_X59Y55         LUT6 (Prop_lut6_I2_O)        0.299    64.308 r  sccpu/cpu_ref/reg_b[24]_i_7/O
                         net (fo=1, routed)           0.000    64.308    sccpu/cpu_ref/reg_b[24]_i_7_n_0
    SLICE_X59Y55         MUXF7 (Prop_muxf7_I1_O)      0.217    64.525 r  sccpu/cpu_ref/reg_b_reg[24]_i_2__0/O
                         net (fo=1, routed)           0.961    65.486    sccpu/cpu_ref/reg_b_reg[24]_i_2__0_n_0
    SLICE_X55Y56         LUT6 (Prop_lut6_I0_O)        0.299    65.785 r  sccpu/cpu_ref/reg_b[24]_i_1__0/O
                         net (fo=84, routed)          3.070    68.855    sccpu/cpu_ref/DIV_divisor[24]
    SLICE_X3Y58          LUT6 (Prop_lut6_I1_O)        0.124    68.979 r  sccpu/cpu_ref/RAM_reg_0_255_0_0_i_226/O
                         net (fo=19, routed)          1.794    70.773    sccpu/cpu_ref/RAM_reg_0_255_0_0_i_226_n_0
    SLICE_X14Y51         LUT6 (Prop_lut6_I0_O)        0.124    70.897 r  sccpu/cpu_ref/RAM_reg_0_255_0_0_i_309/O
                         net (fo=1, routed)           0.667    71.564    sccpu/cpu_ref/RAM_reg_0_255_0_0_i_309_n_0
    SLICE_X14Y50         LUT6 (Prop_lut6_I0_O)        0.124    71.688 r  sccpu/cpu_ref/RAM_reg_0_255_0_0_i_263/O
                         net (fo=2, routed)           1.029    72.717    sccpu/cpu_ref/RAM_reg_0_255_0_0_i_263_n_0
    SLICE_X6Y50          LUT6 (Prop_lut6_I0_O)        0.124    72.841 r  sccpu/cpu_ref/RAM_reg_0_255_0_0_i_169/O
                         net (fo=4, routed)           0.330    73.171    sccpu/cpu_ref/RAM_reg_0_255_0_0_i_169_n_0
    SLICE_X4Y49          LUT6 (Prop_lut6_I1_O)        0.124    73.295 f  sccpu/cpu_ref/RAM_reg_0_255_0_0_i_89/O
                         net (fo=2, routed)           0.705    74.000    sccpu/cpu_ref/RAM_reg_0_255_0_0_i_89_n_0
    SLICE_X3Y52          LUT5 (Prop_lut5_I4_O)        0.124    74.124 f  sccpu/cpu_ref/RAM_reg_0_255_0_0_i_35/O
                         net (fo=3, routed)           1.163    75.288    sccpu/cpu_ref/RAM_reg_0_255_0_0_i_35_n_0
    SLICE_X3Y64          LUT6 (Prop_lut6_I3_O)        0.124    75.412 r  sccpu/cpu_ref/RAM_reg_512_767_3_3_i_5/O
                         net (fo=172, routed)         2.970    78.382    Dram/RAM_reg_256_511_19_19/A3
    SLICE_X6Y90          RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.427    78.809 r  Dram/RAM_reg_256_511_19_19/RAMS64E_B/O
                         net (fo=1, routed)           0.000    78.809    Dram/RAM_reg_256_511_19_19/OB
    SLICE_X6Y90          MUXF7 (Prop_muxf7_I0_O)      0.209    79.018 r  Dram/RAM_reg_256_511_19_19/F7.A/O
                         net (fo=1, routed)           0.000    79.018    Dram/RAM_reg_256_511_19_19/O1
    SLICE_X6Y90          MUXF8 (Prop_muxf8_I1_O)      0.088    79.106 r  Dram/RAM_reg_256_511_19_19/F8/O
                         net (fo=1, routed)           0.864    79.970    Dram/RAM_reg_256_511_19_19_n_0
    SLICE_X7Y86          LUT6 (Prop_lut6_I3_O)        0.319    80.289 r  Dram/RAM_reg_0_255_19_19_i_4/O
                         net (fo=1, routed)           0.836    81.125    Dram/RAM_reg_0_255_19_19_i_4_n_0
    SLICE_X5Y80          LUT2 (Prop_lut2_I0_O)        0.152    81.277 r  Dram/RAM_reg_0_255_19_19_i_3/O
                         net (fo=7, routed)           0.946    82.223    sccpu/cpu_ref/DM_RData[19]
    SLICE_X11Y78         LUT6 (Prop_lut6_I2_O)        0.332    82.555 r  sccpu/cpu_ref/RAM_reg_0_255_19_19_i_2/O
                         net (fo=1, routed)           0.402    82.958    sccpu/cpu_ref/RAM_reg_0_255_19_19_i_2_n_0
    SLICE_X11Y78         LUT4 (Prop_lut4_I3_O)        0.124    83.082 r  sccpu/cpu_ref/RAM_reg_0_255_19_19_i_1/O
                         net (fo=16, routed)          1.335    84.417    Dram/RAM_reg_768_1023_19_19/D
    SLICE_X6Y89          RAMS64E                                      r  Dram/RAM_reg_768_1023_19_19/RAMS64E_C/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=2950, routed)        1.601   105.024    Dram/RAM_reg_768_1023_19_19/WCLK
    SLICE_X6Y89          RAMS64E                                      r  Dram/RAM_reg_768_1023_19_19/RAMS64E_C/CLK
                         clock pessimism              0.259   105.283    
                         clock uncertainty           -0.035   105.247    
    SLICE_X6Y89          RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.438   104.809    Dram/RAM_reg_768_1023_19_19/RAMS64E_C
  -------------------------------------------------------------------
                         required time                        104.809    
                         arrival time                         -84.417    
  -------------------------------------------------------------------
                         slack                                 20.392    

Slack (MET) :             20.393ns  (required time - arrival time)
  Source:                 sccpu/pcreg/data_out_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Dram/RAM_reg_768_1023_19_19/RAMS64E_B/I
                            (rising edge-triggered cell RAMS64E clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_pin rise@100.000ns - clk_pin fall@50.000ns)
  Data Path Delay:        29.172ns  (logic 4.670ns (16.008%)  route 24.502ns (83.992%))
  Logic Levels:           21  (LUT2=1 LUT4=2 LUT5=1 LUT6=12 MUXF7=3 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 105.024 - 100.000 ) 
    Source Clock Delay      (SCD):    5.245ns = ( 55.245 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  clk_in (IN)
                         net (fo=0)                   0.000    50.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025    53.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    53.602 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=2950, routed)        1.642    55.245    sccpu/pcreg/CLK
    SLICE_X8Y62          FDCE                                         r  sccpu/pcreg/data_out_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y62          FDCE (Prop_fdce_C_Q)         0.524    55.769 r  sccpu/pcreg/data_out_reg[2]/Q
                         net (fo=376, routed)         3.442    59.210    IM/U0/a[0]
    SLICE_X36Y53         LUT6 (Prop_lut6_I0_O)        0.124    59.334 r  IM/U0/g12_b17/O
                         net (fo=1, routed)           0.884    60.218    IM/U0/g12_b17_n_0
    SLICE_X36Y52         LUT4 (Prop_lut4_I3_O)        0.150    60.368 r  IM/U0/g13_b29__6/O
                         net (fo=1, routed)           1.257    61.625    IM/U0/g13_b29__6_n_0
    SLICE_X32Y51         LUT6 (Prop_lut6_I0_O)        0.326    61.951 r  IM/U0/spo[17]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    61.951    IM/U0/spo[17]_INST_0_i_1_n_0
    SLICE_X32Y51         MUXF7 (Prop_muxf7_I0_O)      0.212    62.163 r  IM/U0/spo[17]_INST_0/O
                         net (fo=261, routed)         1.846    64.009    sccpu/cpu_ref/spo[17]
    SLICE_X59Y55         LUT6 (Prop_lut6_I2_O)        0.299    64.308 r  sccpu/cpu_ref/reg_b[24]_i_7/O
                         net (fo=1, routed)           0.000    64.308    sccpu/cpu_ref/reg_b[24]_i_7_n_0
    SLICE_X59Y55         MUXF7 (Prop_muxf7_I1_O)      0.217    64.525 r  sccpu/cpu_ref/reg_b_reg[24]_i_2__0/O
                         net (fo=1, routed)           0.961    65.486    sccpu/cpu_ref/reg_b_reg[24]_i_2__0_n_0
    SLICE_X55Y56         LUT6 (Prop_lut6_I0_O)        0.299    65.785 r  sccpu/cpu_ref/reg_b[24]_i_1__0/O
                         net (fo=84, routed)          3.070    68.855    sccpu/cpu_ref/DIV_divisor[24]
    SLICE_X3Y58          LUT6 (Prop_lut6_I1_O)        0.124    68.979 r  sccpu/cpu_ref/RAM_reg_0_255_0_0_i_226/O
                         net (fo=19, routed)          1.794    70.773    sccpu/cpu_ref/RAM_reg_0_255_0_0_i_226_n_0
    SLICE_X14Y51         LUT6 (Prop_lut6_I0_O)        0.124    70.897 r  sccpu/cpu_ref/RAM_reg_0_255_0_0_i_309/O
                         net (fo=1, routed)           0.667    71.564    sccpu/cpu_ref/RAM_reg_0_255_0_0_i_309_n_0
    SLICE_X14Y50         LUT6 (Prop_lut6_I0_O)        0.124    71.688 r  sccpu/cpu_ref/RAM_reg_0_255_0_0_i_263/O
                         net (fo=2, routed)           1.029    72.717    sccpu/cpu_ref/RAM_reg_0_255_0_0_i_263_n_0
    SLICE_X6Y50          LUT6 (Prop_lut6_I0_O)        0.124    72.841 r  sccpu/cpu_ref/RAM_reg_0_255_0_0_i_169/O
                         net (fo=4, routed)           0.330    73.171    sccpu/cpu_ref/RAM_reg_0_255_0_0_i_169_n_0
    SLICE_X4Y49          LUT6 (Prop_lut6_I1_O)        0.124    73.295 f  sccpu/cpu_ref/RAM_reg_0_255_0_0_i_89/O
                         net (fo=2, routed)           0.705    74.000    sccpu/cpu_ref/RAM_reg_0_255_0_0_i_89_n_0
    SLICE_X3Y52          LUT5 (Prop_lut5_I4_O)        0.124    74.124 f  sccpu/cpu_ref/RAM_reg_0_255_0_0_i_35/O
                         net (fo=3, routed)           1.163    75.288    sccpu/cpu_ref/RAM_reg_0_255_0_0_i_35_n_0
    SLICE_X3Y64          LUT6 (Prop_lut6_I3_O)        0.124    75.412 r  sccpu/cpu_ref/RAM_reg_512_767_3_3_i_5/O
                         net (fo=172, routed)         2.970    78.382    Dram/RAM_reg_256_511_19_19/A3
    SLICE_X6Y90          RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.427    78.809 r  Dram/RAM_reg_256_511_19_19/RAMS64E_B/O
                         net (fo=1, routed)           0.000    78.809    Dram/RAM_reg_256_511_19_19/OB
    SLICE_X6Y90          MUXF7 (Prop_muxf7_I0_O)      0.209    79.018 r  Dram/RAM_reg_256_511_19_19/F7.A/O
                         net (fo=1, routed)           0.000    79.018    Dram/RAM_reg_256_511_19_19/O1
    SLICE_X6Y90          MUXF8 (Prop_muxf8_I1_O)      0.088    79.106 r  Dram/RAM_reg_256_511_19_19/F8/O
                         net (fo=1, routed)           0.864    79.970    Dram/RAM_reg_256_511_19_19_n_0
    SLICE_X7Y86          LUT6 (Prop_lut6_I3_O)        0.319    80.289 r  Dram/RAM_reg_0_255_19_19_i_4/O
                         net (fo=1, routed)           0.836    81.125    Dram/RAM_reg_0_255_19_19_i_4_n_0
    SLICE_X5Y80          LUT2 (Prop_lut2_I0_O)        0.152    81.277 r  Dram/RAM_reg_0_255_19_19_i_3/O
                         net (fo=7, routed)           0.946    82.223    sccpu/cpu_ref/DM_RData[19]
    SLICE_X11Y78         LUT6 (Prop_lut6_I2_O)        0.332    82.555 r  sccpu/cpu_ref/RAM_reg_0_255_19_19_i_2/O
                         net (fo=1, routed)           0.402    82.958    sccpu/cpu_ref/RAM_reg_0_255_19_19_i_2_n_0
    SLICE_X11Y78         LUT4 (Prop_lut4_I3_O)        0.124    83.082 r  sccpu/cpu_ref/RAM_reg_0_255_19_19_i_1/O
                         net (fo=16, routed)          1.335    84.417    Dram/RAM_reg_768_1023_19_19/D
    SLICE_X6Y89          RAMS64E                                      r  Dram/RAM_reg_768_1023_19_19/RAMS64E_B/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=2950, routed)        1.601   105.024    Dram/RAM_reg_768_1023_19_19/WCLK
    SLICE_X6Y89          RAMS64E                                      r  Dram/RAM_reg_768_1023_19_19/RAMS64E_B/CLK
                         clock pessimism              0.259   105.283    
                         clock uncertainty           -0.035   105.247    
    SLICE_X6Y89          RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.437   104.810    Dram/RAM_reg_768_1023_19_19/RAMS64E_B
  -------------------------------------------------------------------
                         required time                        104.810    
                         arrival time                         -84.417    
  -------------------------------------------------------------------
                         slack                                 20.393    

Slack (MET) :             20.506ns  (required time - arrival time)
  Source:                 sccpu/pcreg/data_out_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Dram/RAM_reg_256_511_19_19/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_pin rise@100.000ns - clk_pin fall@50.000ns)
  Data Path Delay:        29.313ns  (logic 4.670ns (15.931%)  route 24.643ns (84.069%))
  Logic Levels:           21  (LUT2=1 LUT4=2 LUT5=1 LUT6=12 MUXF7=3 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 105.024 - 100.000 ) 
    Source Clock Delay      (SCD):    5.245ns = ( 55.245 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  clk_in (IN)
                         net (fo=0)                   0.000    50.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025    53.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    53.602 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=2950, routed)        1.642    55.245    sccpu/pcreg/CLK
    SLICE_X8Y62          FDCE                                         r  sccpu/pcreg/data_out_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y62          FDCE (Prop_fdce_C_Q)         0.524    55.769 r  sccpu/pcreg/data_out_reg[2]/Q
                         net (fo=376, routed)         3.442    59.210    IM/U0/a[0]
    SLICE_X36Y53         LUT6 (Prop_lut6_I0_O)        0.124    59.334 r  IM/U0/g12_b17/O
                         net (fo=1, routed)           0.884    60.218    IM/U0/g12_b17_n_0
    SLICE_X36Y52         LUT4 (Prop_lut4_I3_O)        0.150    60.368 r  IM/U0/g13_b29__6/O
                         net (fo=1, routed)           1.257    61.625    IM/U0/g13_b29__6_n_0
    SLICE_X32Y51         LUT6 (Prop_lut6_I0_O)        0.326    61.951 r  IM/U0/spo[17]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    61.951    IM/U0/spo[17]_INST_0_i_1_n_0
    SLICE_X32Y51         MUXF7 (Prop_muxf7_I0_O)      0.212    62.163 r  IM/U0/spo[17]_INST_0/O
                         net (fo=261, routed)         1.846    64.009    sccpu/cpu_ref/spo[17]
    SLICE_X59Y55         LUT6 (Prop_lut6_I2_O)        0.299    64.308 r  sccpu/cpu_ref/reg_b[24]_i_7/O
                         net (fo=1, routed)           0.000    64.308    sccpu/cpu_ref/reg_b[24]_i_7_n_0
    SLICE_X59Y55         MUXF7 (Prop_muxf7_I1_O)      0.217    64.525 r  sccpu/cpu_ref/reg_b_reg[24]_i_2__0/O
                         net (fo=1, routed)           0.961    65.486    sccpu/cpu_ref/reg_b_reg[24]_i_2__0_n_0
    SLICE_X55Y56         LUT6 (Prop_lut6_I0_O)        0.299    65.785 r  sccpu/cpu_ref/reg_b[24]_i_1__0/O
                         net (fo=84, routed)          3.070    68.855    sccpu/cpu_ref/DIV_divisor[24]
    SLICE_X3Y58          LUT6 (Prop_lut6_I1_O)        0.124    68.979 r  sccpu/cpu_ref/RAM_reg_0_255_0_0_i_226/O
                         net (fo=19, routed)          1.794    70.773    sccpu/cpu_ref/RAM_reg_0_255_0_0_i_226_n_0
    SLICE_X14Y51         LUT6 (Prop_lut6_I0_O)        0.124    70.897 r  sccpu/cpu_ref/RAM_reg_0_255_0_0_i_309/O
                         net (fo=1, routed)           0.667    71.564    sccpu/cpu_ref/RAM_reg_0_255_0_0_i_309_n_0
    SLICE_X14Y50         LUT6 (Prop_lut6_I0_O)        0.124    71.688 r  sccpu/cpu_ref/RAM_reg_0_255_0_0_i_263/O
                         net (fo=2, routed)           1.029    72.717    sccpu/cpu_ref/RAM_reg_0_255_0_0_i_263_n_0
    SLICE_X6Y50          LUT6 (Prop_lut6_I0_O)        0.124    72.841 r  sccpu/cpu_ref/RAM_reg_0_255_0_0_i_169/O
                         net (fo=4, routed)           0.330    73.171    sccpu/cpu_ref/RAM_reg_0_255_0_0_i_169_n_0
    SLICE_X4Y49          LUT6 (Prop_lut6_I1_O)        0.124    73.295 f  sccpu/cpu_ref/RAM_reg_0_255_0_0_i_89/O
                         net (fo=2, routed)           0.705    74.000    sccpu/cpu_ref/RAM_reg_0_255_0_0_i_89_n_0
    SLICE_X3Y52          LUT5 (Prop_lut5_I4_O)        0.124    74.124 f  sccpu/cpu_ref/RAM_reg_0_255_0_0_i_35/O
                         net (fo=3, routed)           1.163    75.288    sccpu/cpu_ref/RAM_reg_0_255_0_0_i_35_n_0
    SLICE_X3Y64          LUT6 (Prop_lut6_I3_O)        0.124    75.412 r  sccpu/cpu_ref/RAM_reg_512_767_3_3_i_5/O
                         net (fo=172, routed)         2.970    78.382    Dram/RAM_reg_256_511_19_19/A3
    SLICE_X6Y90          RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.427    78.809 r  Dram/RAM_reg_256_511_19_19/RAMS64E_B/O
                         net (fo=1, routed)           0.000    78.809    Dram/RAM_reg_256_511_19_19/OB
    SLICE_X6Y90          MUXF7 (Prop_muxf7_I0_O)      0.209    79.018 r  Dram/RAM_reg_256_511_19_19/F7.A/O
                         net (fo=1, routed)           0.000    79.018    Dram/RAM_reg_256_511_19_19/O1
    SLICE_X6Y90          MUXF8 (Prop_muxf8_I1_O)      0.088    79.106 r  Dram/RAM_reg_256_511_19_19/F8/O
                         net (fo=1, routed)           0.864    79.970    Dram/RAM_reg_256_511_19_19_n_0
    SLICE_X7Y86          LUT6 (Prop_lut6_I3_O)        0.319    80.289 r  Dram/RAM_reg_0_255_19_19_i_4/O
                         net (fo=1, routed)           0.836    81.125    Dram/RAM_reg_0_255_19_19_i_4_n_0
    SLICE_X5Y80          LUT2 (Prop_lut2_I0_O)        0.152    81.277 r  Dram/RAM_reg_0_255_19_19_i_3/O
                         net (fo=7, routed)           0.946    82.223    sccpu/cpu_ref/DM_RData[19]
    SLICE_X11Y78         LUT6 (Prop_lut6_I2_O)        0.332    82.555 r  sccpu/cpu_ref/RAM_reg_0_255_19_19_i_2/O
                         net (fo=1, routed)           0.402    82.958    sccpu/cpu_ref/RAM_reg_0_255_19_19_i_2_n_0
    SLICE_X11Y78         LUT4 (Prop_lut4_I3_O)        0.124    83.082 r  sccpu/cpu_ref/RAM_reg_0_255_19_19_i_1/O
                         net (fo=16, routed)          1.476    84.558    Dram/RAM_reg_256_511_19_19/D
    SLICE_X6Y90          RAMS64E                                      r  Dram/RAM_reg_256_511_19_19/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=2950, routed)        1.601   105.024    Dram/RAM_reg_256_511_19_19/WCLK
    SLICE_X6Y90          RAMS64E                                      r  Dram/RAM_reg_256_511_19_19/RAMS64E_D/CLK
                         clock pessimism              0.259   105.283    
                         clock uncertainty           -0.035   105.247    
    SLICE_X6Y90          RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.184   105.063    Dram/RAM_reg_256_511_19_19/RAMS64E_D
  -------------------------------------------------------------------
                         required time                        105.063    
                         arrival time                         -84.558    
  -------------------------------------------------------------------
                         slack                                 20.506    

Slack (MET) :             20.571ns  (required time - arrival time)
  Source:                 sccpu/pcreg/data_out_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Dram/RAM_reg_512_767_19_19/RAMS64E_C/I
                            (rising edge-triggered cell RAMS64E clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_pin rise@100.000ns - clk_pin fall@50.000ns)
  Data Path Delay:        28.991ns  (logic 4.670ns (16.109%)  route 24.321ns (83.891%))
  Logic Levels:           21  (LUT2=1 LUT4=2 LUT5=1 LUT6=12 MUXF7=3 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 105.021 - 100.000 ) 
    Source Clock Delay      (SCD):    5.245ns = ( 55.245 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  clk_in (IN)
                         net (fo=0)                   0.000    50.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025    53.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    53.602 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=2950, routed)        1.642    55.245    sccpu/pcreg/CLK
    SLICE_X8Y62          FDCE                                         r  sccpu/pcreg/data_out_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y62          FDCE (Prop_fdce_C_Q)         0.524    55.769 r  sccpu/pcreg/data_out_reg[2]/Q
                         net (fo=376, routed)         3.442    59.210    IM/U0/a[0]
    SLICE_X36Y53         LUT6 (Prop_lut6_I0_O)        0.124    59.334 r  IM/U0/g12_b17/O
                         net (fo=1, routed)           0.884    60.218    IM/U0/g12_b17_n_0
    SLICE_X36Y52         LUT4 (Prop_lut4_I3_O)        0.150    60.368 r  IM/U0/g13_b29__6/O
                         net (fo=1, routed)           1.257    61.625    IM/U0/g13_b29__6_n_0
    SLICE_X32Y51         LUT6 (Prop_lut6_I0_O)        0.326    61.951 r  IM/U0/spo[17]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    61.951    IM/U0/spo[17]_INST_0_i_1_n_0
    SLICE_X32Y51         MUXF7 (Prop_muxf7_I0_O)      0.212    62.163 r  IM/U0/spo[17]_INST_0/O
                         net (fo=261, routed)         1.846    64.009    sccpu/cpu_ref/spo[17]
    SLICE_X59Y55         LUT6 (Prop_lut6_I2_O)        0.299    64.308 r  sccpu/cpu_ref/reg_b[24]_i_7/O
                         net (fo=1, routed)           0.000    64.308    sccpu/cpu_ref/reg_b[24]_i_7_n_0
    SLICE_X59Y55         MUXF7 (Prop_muxf7_I1_O)      0.217    64.525 r  sccpu/cpu_ref/reg_b_reg[24]_i_2__0/O
                         net (fo=1, routed)           0.961    65.486    sccpu/cpu_ref/reg_b_reg[24]_i_2__0_n_0
    SLICE_X55Y56         LUT6 (Prop_lut6_I0_O)        0.299    65.785 r  sccpu/cpu_ref/reg_b[24]_i_1__0/O
                         net (fo=84, routed)          3.070    68.855    sccpu/cpu_ref/DIV_divisor[24]
    SLICE_X3Y58          LUT6 (Prop_lut6_I1_O)        0.124    68.979 r  sccpu/cpu_ref/RAM_reg_0_255_0_0_i_226/O
                         net (fo=19, routed)          1.794    70.773    sccpu/cpu_ref/RAM_reg_0_255_0_0_i_226_n_0
    SLICE_X14Y51         LUT6 (Prop_lut6_I0_O)        0.124    70.897 r  sccpu/cpu_ref/RAM_reg_0_255_0_0_i_309/O
                         net (fo=1, routed)           0.667    71.564    sccpu/cpu_ref/RAM_reg_0_255_0_0_i_309_n_0
    SLICE_X14Y50         LUT6 (Prop_lut6_I0_O)        0.124    71.688 r  sccpu/cpu_ref/RAM_reg_0_255_0_0_i_263/O
                         net (fo=2, routed)           1.029    72.717    sccpu/cpu_ref/RAM_reg_0_255_0_0_i_263_n_0
    SLICE_X6Y50          LUT6 (Prop_lut6_I0_O)        0.124    72.841 r  sccpu/cpu_ref/RAM_reg_0_255_0_0_i_169/O
                         net (fo=4, routed)           0.330    73.171    sccpu/cpu_ref/RAM_reg_0_255_0_0_i_169_n_0
    SLICE_X4Y49          LUT6 (Prop_lut6_I1_O)        0.124    73.295 f  sccpu/cpu_ref/RAM_reg_0_255_0_0_i_89/O
                         net (fo=2, routed)           0.705    74.000    sccpu/cpu_ref/RAM_reg_0_255_0_0_i_89_n_0
    SLICE_X3Y52          LUT5 (Prop_lut5_I4_O)        0.124    74.124 f  sccpu/cpu_ref/RAM_reg_0_255_0_0_i_35/O
                         net (fo=3, routed)           1.163    75.288    sccpu/cpu_ref/RAM_reg_0_255_0_0_i_35_n_0
    SLICE_X3Y64          LUT6 (Prop_lut6_I3_O)        0.124    75.412 r  sccpu/cpu_ref/RAM_reg_512_767_3_3_i_5/O
                         net (fo=172, routed)         2.970    78.382    Dram/RAM_reg_256_511_19_19/A3
    SLICE_X6Y90          RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.427    78.809 r  Dram/RAM_reg_256_511_19_19/RAMS64E_B/O
                         net (fo=1, routed)           0.000    78.809    Dram/RAM_reg_256_511_19_19/OB
    SLICE_X6Y90          MUXF7 (Prop_muxf7_I0_O)      0.209    79.018 r  Dram/RAM_reg_256_511_19_19/F7.A/O
                         net (fo=1, routed)           0.000    79.018    Dram/RAM_reg_256_511_19_19/O1
    SLICE_X6Y90          MUXF8 (Prop_muxf8_I1_O)      0.088    79.106 r  Dram/RAM_reg_256_511_19_19/F8/O
                         net (fo=1, routed)           0.864    79.970    Dram/RAM_reg_256_511_19_19_n_0
    SLICE_X7Y86          LUT6 (Prop_lut6_I3_O)        0.319    80.289 r  Dram/RAM_reg_0_255_19_19_i_4/O
                         net (fo=1, routed)           0.836    81.125    Dram/RAM_reg_0_255_19_19_i_4_n_0
    SLICE_X5Y80          LUT2 (Prop_lut2_I0_O)        0.152    81.277 r  Dram/RAM_reg_0_255_19_19_i_3/O
                         net (fo=7, routed)           0.946    82.223    sccpu/cpu_ref/DM_RData[19]
    SLICE_X11Y78         LUT6 (Prop_lut6_I2_O)        0.332    82.555 r  sccpu/cpu_ref/RAM_reg_0_255_19_19_i_2/O
                         net (fo=1, routed)           0.402    82.958    sccpu/cpu_ref/RAM_reg_0_255_19_19_i_2_n_0
    SLICE_X11Y78         LUT4 (Prop_lut4_I3_O)        0.124    83.082 r  sccpu/cpu_ref/RAM_reg_0_255_19_19_i_1/O
                         net (fo=16, routed)          1.154    84.235    Dram/RAM_reg_512_767_19_19/D
    SLICE_X6Y86          RAMS64E                                      r  Dram/RAM_reg_512_767_19_19/RAMS64E_C/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=2950, routed)        1.598   105.021    Dram/RAM_reg_512_767_19_19/WCLK
    SLICE_X6Y86          RAMS64E                                      r  Dram/RAM_reg_512_767_19_19/RAMS64E_C/CLK
                         clock pessimism              0.259   105.280    
                         clock uncertainty           -0.035   105.244    
    SLICE_X6Y86          RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.438   104.806    Dram/RAM_reg_512_767_19_19/RAMS64E_C
  -------------------------------------------------------------------
                         required time                        104.806    
                         arrival time                         -84.235    
  -------------------------------------------------------------------
                         slack                                 20.571    

Slack (MET) :             20.572ns  (required time - arrival time)
  Source:                 sccpu/pcreg/data_out_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Dram/RAM_reg_512_767_19_19/RAMS64E_B/I
                            (rising edge-triggered cell RAMS64E clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_pin rise@100.000ns - clk_pin fall@50.000ns)
  Data Path Delay:        28.991ns  (logic 4.670ns (16.109%)  route 24.321ns (83.891%))
  Logic Levels:           21  (LUT2=1 LUT4=2 LUT5=1 LUT6=12 MUXF7=3 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 105.021 - 100.000 ) 
    Source Clock Delay      (SCD):    5.245ns = ( 55.245 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  clk_in (IN)
                         net (fo=0)                   0.000    50.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025    53.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    53.602 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=2950, routed)        1.642    55.245    sccpu/pcreg/CLK
    SLICE_X8Y62          FDCE                                         r  sccpu/pcreg/data_out_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y62          FDCE (Prop_fdce_C_Q)         0.524    55.769 r  sccpu/pcreg/data_out_reg[2]/Q
                         net (fo=376, routed)         3.442    59.210    IM/U0/a[0]
    SLICE_X36Y53         LUT6 (Prop_lut6_I0_O)        0.124    59.334 r  IM/U0/g12_b17/O
                         net (fo=1, routed)           0.884    60.218    IM/U0/g12_b17_n_0
    SLICE_X36Y52         LUT4 (Prop_lut4_I3_O)        0.150    60.368 r  IM/U0/g13_b29__6/O
                         net (fo=1, routed)           1.257    61.625    IM/U0/g13_b29__6_n_0
    SLICE_X32Y51         LUT6 (Prop_lut6_I0_O)        0.326    61.951 r  IM/U0/spo[17]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    61.951    IM/U0/spo[17]_INST_0_i_1_n_0
    SLICE_X32Y51         MUXF7 (Prop_muxf7_I0_O)      0.212    62.163 r  IM/U0/spo[17]_INST_0/O
                         net (fo=261, routed)         1.846    64.009    sccpu/cpu_ref/spo[17]
    SLICE_X59Y55         LUT6 (Prop_lut6_I2_O)        0.299    64.308 r  sccpu/cpu_ref/reg_b[24]_i_7/O
                         net (fo=1, routed)           0.000    64.308    sccpu/cpu_ref/reg_b[24]_i_7_n_0
    SLICE_X59Y55         MUXF7 (Prop_muxf7_I1_O)      0.217    64.525 r  sccpu/cpu_ref/reg_b_reg[24]_i_2__0/O
                         net (fo=1, routed)           0.961    65.486    sccpu/cpu_ref/reg_b_reg[24]_i_2__0_n_0
    SLICE_X55Y56         LUT6 (Prop_lut6_I0_O)        0.299    65.785 r  sccpu/cpu_ref/reg_b[24]_i_1__0/O
                         net (fo=84, routed)          3.070    68.855    sccpu/cpu_ref/DIV_divisor[24]
    SLICE_X3Y58          LUT6 (Prop_lut6_I1_O)        0.124    68.979 r  sccpu/cpu_ref/RAM_reg_0_255_0_0_i_226/O
                         net (fo=19, routed)          1.794    70.773    sccpu/cpu_ref/RAM_reg_0_255_0_0_i_226_n_0
    SLICE_X14Y51         LUT6 (Prop_lut6_I0_O)        0.124    70.897 r  sccpu/cpu_ref/RAM_reg_0_255_0_0_i_309/O
                         net (fo=1, routed)           0.667    71.564    sccpu/cpu_ref/RAM_reg_0_255_0_0_i_309_n_0
    SLICE_X14Y50         LUT6 (Prop_lut6_I0_O)        0.124    71.688 r  sccpu/cpu_ref/RAM_reg_0_255_0_0_i_263/O
                         net (fo=2, routed)           1.029    72.717    sccpu/cpu_ref/RAM_reg_0_255_0_0_i_263_n_0
    SLICE_X6Y50          LUT6 (Prop_lut6_I0_O)        0.124    72.841 r  sccpu/cpu_ref/RAM_reg_0_255_0_0_i_169/O
                         net (fo=4, routed)           0.330    73.171    sccpu/cpu_ref/RAM_reg_0_255_0_0_i_169_n_0
    SLICE_X4Y49          LUT6 (Prop_lut6_I1_O)        0.124    73.295 f  sccpu/cpu_ref/RAM_reg_0_255_0_0_i_89/O
                         net (fo=2, routed)           0.705    74.000    sccpu/cpu_ref/RAM_reg_0_255_0_0_i_89_n_0
    SLICE_X3Y52          LUT5 (Prop_lut5_I4_O)        0.124    74.124 f  sccpu/cpu_ref/RAM_reg_0_255_0_0_i_35/O
                         net (fo=3, routed)           1.163    75.288    sccpu/cpu_ref/RAM_reg_0_255_0_0_i_35_n_0
    SLICE_X3Y64          LUT6 (Prop_lut6_I3_O)        0.124    75.412 r  sccpu/cpu_ref/RAM_reg_512_767_3_3_i_5/O
                         net (fo=172, routed)         2.970    78.382    Dram/RAM_reg_256_511_19_19/A3
    SLICE_X6Y90          RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.427    78.809 r  Dram/RAM_reg_256_511_19_19/RAMS64E_B/O
                         net (fo=1, routed)           0.000    78.809    Dram/RAM_reg_256_511_19_19/OB
    SLICE_X6Y90          MUXF7 (Prop_muxf7_I0_O)      0.209    79.018 r  Dram/RAM_reg_256_511_19_19/F7.A/O
                         net (fo=1, routed)           0.000    79.018    Dram/RAM_reg_256_511_19_19/O1
    SLICE_X6Y90          MUXF8 (Prop_muxf8_I1_O)      0.088    79.106 r  Dram/RAM_reg_256_511_19_19/F8/O
                         net (fo=1, routed)           0.864    79.970    Dram/RAM_reg_256_511_19_19_n_0
    SLICE_X7Y86          LUT6 (Prop_lut6_I3_O)        0.319    80.289 r  Dram/RAM_reg_0_255_19_19_i_4/O
                         net (fo=1, routed)           0.836    81.125    Dram/RAM_reg_0_255_19_19_i_4_n_0
    SLICE_X5Y80          LUT2 (Prop_lut2_I0_O)        0.152    81.277 r  Dram/RAM_reg_0_255_19_19_i_3/O
                         net (fo=7, routed)           0.946    82.223    sccpu/cpu_ref/DM_RData[19]
    SLICE_X11Y78         LUT6 (Prop_lut6_I2_O)        0.332    82.555 r  sccpu/cpu_ref/RAM_reg_0_255_19_19_i_2/O
                         net (fo=1, routed)           0.402    82.958    sccpu/cpu_ref/RAM_reg_0_255_19_19_i_2_n_0
    SLICE_X11Y78         LUT4 (Prop_lut4_I3_O)        0.124    83.082 r  sccpu/cpu_ref/RAM_reg_0_255_19_19_i_1/O
                         net (fo=16, routed)          1.154    84.235    Dram/RAM_reg_512_767_19_19/D
    SLICE_X6Y86          RAMS64E                                      r  Dram/RAM_reg_512_767_19_19/RAMS64E_B/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=2950, routed)        1.598   105.021    Dram/RAM_reg_512_767_19_19/WCLK
    SLICE_X6Y86          RAMS64E                                      r  Dram/RAM_reg_512_767_19_19/RAMS64E_B/CLK
                         clock pessimism              0.259   105.280    
                         clock uncertainty           -0.035   105.244    
    SLICE_X6Y86          RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.437   104.807    Dram/RAM_reg_512_767_19_19/RAMS64E_B
  -------------------------------------------------------------------
                         required time                        104.807    
                         arrival time                         -84.235    
  -------------------------------------------------------------------
                         slack                                 20.572    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 sccpu/div/reg_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sccpu/div/reg_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.186ns (72.764%)  route 0.070ns (27.236%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=2950, routed)        0.570     1.489    sccpu/div/CLK
    SLICE_X29Y61         FDRE                                         r  sccpu/div/reg_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y61         FDRE (Prop_fdre_C_Q)         0.141     1.630 r  sccpu/div/reg_q_reg[14]/Q
                         net (fo=3, routed)           0.070     1.700    sccpu/div/Q[14]
    SLICE_X28Y61         LUT5 (Prop_lut5_I4_O)        0.045     1.745 r  sccpu/div/reg_q[15]_i_1__0/O
                         net (fo=1, routed)           0.000     1.745    sccpu/div/reg_q[15]_i_1__0_n_0
    SLICE_X28Y61         FDRE                                         r  sccpu/div/reg_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=2950, routed)        0.840     2.005    sccpu/div/CLK
    SLICE_X28Y61         FDRE                                         r  sccpu/div/reg_q_reg[15]/C
                         clock pessimism             -0.502     1.502    
    SLICE_X28Y61         FDRE (Hold_fdre_C_D)         0.092     1.594    sccpu/div/reg_q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.745    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 sccpu/div/reg_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sccpu/div/reg_q_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.055%)  route 0.109ns (36.945%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=2950, routed)        0.568     1.487    sccpu/div/CLK
    SLICE_X28Y63         FDRE                                         r  sccpu/div/reg_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y63         FDRE (Prop_fdre_C_Q)         0.141     1.628 r  sccpu/div/reg_q_reg[17]/Q
                         net (fo=3, routed)           0.109     1.737    sccpu/div/Q[17]
    SLICE_X29Y63         LUT5 (Prop_lut5_I4_O)        0.045     1.782 r  sccpu/div/reg_q[18]_i_1__0/O
                         net (fo=1, routed)           0.000     1.782    sccpu/div/reg_q[18]_i_1__0_n_0
    SLICE_X29Y63         FDRE                                         r  sccpu/div/reg_q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=2950, routed)        0.837     2.002    sccpu/div/CLK
    SLICE_X29Y63         FDRE                                         r  sccpu/div/reg_q_reg[18]/C
                         clock pessimism             -0.501     1.500    
    SLICE_X29Y63         FDRE (Hold_fdre_C_D)         0.091     1.591    sccpu/div/reg_q_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 sccpu/div/reg_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sccpu/div/reg_q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.610%)  route 0.111ns (37.390%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=2950, routed)        0.570     1.489    sccpu/div/CLK
    SLICE_X28Y61         FDRE                                         r  sccpu/div/reg_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y61         FDRE (Prop_fdre_C_Q)         0.141     1.630 r  sccpu/div/reg_q_reg[12]/Q
                         net (fo=3, routed)           0.111     1.741    sccpu/div/Q[12]
    SLICE_X29Y61         LUT5 (Prop_lut5_I4_O)        0.045     1.786 r  sccpu/div/reg_q[13]_i_1__0/O
                         net (fo=1, routed)           0.000     1.786    sccpu/div/reg_q[13]_i_1__0_n_0
    SLICE_X29Y61         FDRE                                         r  sccpu/div/reg_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=2950, routed)        0.840     2.005    sccpu/div/CLK
    SLICE_X29Y61         FDRE                                         r  sccpu/div/reg_q_reg[13]/C
                         clock pessimism             -0.502     1.502    
    SLICE_X29Y61         FDRE (Hold_fdre_C_D)         0.092     1.594    sccpu/div/reg_q_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 sccpu/CP0/memory_reg[12][0]/C
                            (falling edge-triggered cell FDPE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sccpu/CP0/memory_reg[12][5]/D
                            (falling edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin fall@50.000ns - clk_pin fall@50.000ns)
  Data Path Delay:        0.310ns  (logic 0.191ns (61.552%)  route 0.119ns (38.449%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns = ( 52.026 - 50.000 ) 
    Source Clock Delay      (SCD):    1.512ns = ( 51.512 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  clk_in (IN)
                         net (fo=0)                   0.000    50.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250    50.250 f  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644    50.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    50.920 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=2950, routed)        0.593    51.512    sccpu/CP0/CLK
    SLICE_X4Y71          FDPE                                         r  sccpu/CP0/memory_reg[12][0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y71          FDPE (Prop_fdpe_C_Q)         0.146    51.658 r  sccpu/CP0/memory_reg[12][0]/Q
                         net (fo=6, routed)           0.119    51.778    sccpu/CP0/memory_reg_n_0_[12][0]
    SLICE_X7Y72          LUT6 (Prop_lut6_I1_O)        0.045    51.823 r  sccpu/CP0/memory[12][5]_i_1/O
                         net (fo=1, routed)           0.000    51.823    sccpu/CP0/memory[12][5]_i_1_n_0
    SLICE_X7Y72          FDCE                                         r  sccpu/CP0/memory_reg[12][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  clk_in (IN)
                         net (fo=0)                   0.000    50.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438    50.438 f  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699    51.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    51.165 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=2950, routed)        0.861    52.026    sccpu/CP0/CLK
    SLICE_X7Y72          FDCE                                         r  sccpu/CP0/memory_reg[12][5]/C  (IS_INVERTED)
                         clock pessimism             -0.500    51.525    
    SLICE_X7Y72          FDCE (Hold_fdce_C_D)         0.099    51.624    sccpu/CP0/memory_reg[12][5]
  -------------------------------------------------------------------
                         required time                        -51.624    
                         arrival time                          51.823    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 sccpu/div/reg_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sccpu/div/reg_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.711%)  route 0.120ns (39.289%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=2950, routed)        0.570     1.489    sccpu/div/CLK
    SLICE_X29Y60         FDRE                                         r  sccpu/div/reg_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y60         FDRE (Prop_fdre_C_Q)         0.141     1.630 r  sccpu/div/reg_q_reg[9]/Q
                         net (fo=3, routed)           0.120     1.751    sccpu/div/Q[9]
    SLICE_X29Y61         LUT5 (Prop_lut5_I4_O)        0.045     1.796 r  sccpu/div/reg_q[10]_i_1__0/O
                         net (fo=1, routed)           0.000     1.796    sccpu/div/reg_q[10]_i_1__0_n_0
    SLICE_X29Y61         FDRE                                         r  sccpu/div/reg_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=2950, routed)        0.840     2.005    sccpu/div/CLK
    SLICE_X29Y61         FDRE                                         r  sccpu/div/reg_q_reg[10]/C
                         clock pessimism             -0.499     1.505    
    SLICE_X29Y61         FDRE (Hold_fdre_C_D)         0.092     1.597    sccpu/div/reg_q_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 sccpu/div/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sccpu/div/count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.827%)  route 0.120ns (39.173%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=2950, routed)        0.571     1.490    sccpu/div/CLK
    SLICE_X28Y59         FDCE                                         r  sccpu/div/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y59         FDCE (Prop_fdce_C_Q)         0.141     1.631 r  sccpu/div/count_reg[0]/Q
                         net (fo=6, routed)           0.120     1.751    sccpu/div/count_reg__0[0]
    SLICE_X29Y59         LUT3 (Prop_lut3_I0_O)        0.045     1.796 r  sccpu/div/count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.796    sccpu/div/p_0_in__1[1]
    SLICE_X29Y59         FDCE                                         r  sccpu/div/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=2950, routed)        0.841     2.006    sccpu/div/CLK
    SLICE_X29Y59         FDCE                                         r  sccpu/div/count_reg[1]/C
                         clock pessimism             -0.502     1.503    
    SLICE_X29Y59         FDCE (Hold_fdce_C_D)         0.092     1.595    sccpu/div/count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 sccpu/CP0/memory_reg[12][5]/C
                            (falling edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sccpu/CP0/memory_reg[12][0]/D
                            (falling edge-triggered cell FDPE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin fall@50.000ns - clk_pin fall@50.000ns)
  Data Path Delay:        0.316ns  (logic 0.191ns (60.401%)  route 0.125ns (39.600%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns = ( 52.027 - 50.000 ) 
    Source Clock Delay      (SCD):    1.512ns = ( 51.512 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  clk_in (IN)
                         net (fo=0)                   0.000    50.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250    50.250 f  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644    50.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    50.920 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=2950, routed)        0.593    51.512    sccpu/CP0/CLK
    SLICE_X7Y72          FDCE                                         r  sccpu/CP0/memory_reg[12][5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y72          FDCE (Prop_fdce_C_Q)         0.146    51.658 r  sccpu/CP0/memory_reg[12][5]/Q
                         net (fo=3, routed)           0.125    51.784    sccpu/CP0/memory_reg_n_0_[12][5]
    SLICE_X4Y71          LUT6 (Prop_lut6_I2_O)        0.045    51.829 r  sccpu/CP0/memory[12][0]_i_1/O
                         net (fo=1, routed)           0.000    51.829    sccpu/CP0/memory[12][0]_i_1_n_0
    SLICE_X4Y71          FDPE                                         r  sccpu/CP0/memory_reg[12][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  clk_in (IN)
                         net (fo=0)                   0.000    50.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438    50.438 f  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699    51.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    51.165 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=2950, routed)        0.862    52.027    sccpu/CP0/CLK
    SLICE_X4Y71          FDPE                                         r  sccpu/CP0/memory_reg[12][0]/C  (IS_INVERTED)
                         clock pessimism             -0.500    51.526    
    SLICE_X4Y71          FDPE (Hold_fdpe_C_D)         0.099    51.625    sccpu/CP0/memory_reg[12][0]
  -------------------------------------------------------------------
                         required time                        -51.625    
                         arrival time                          51.829    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 sccpu/CP0/memory_reg[12][5]/C
                            (falling edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sccpu/CP0/memory_reg[12][10]/D
                            (falling edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin fall@50.000ns - clk_pin fall@50.000ns)
  Data Path Delay:        0.317ns  (logic 0.191ns (60.181%)  route 0.126ns (39.819%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns = ( 52.027 - 50.000 ) 
    Source Clock Delay      (SCD):    1.512ns = ( 51.512 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  clk_in (IN)
                         net (fo=0)                   0.000    50.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250    50.250 f  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644    50.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    50.920 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=2950, routed)        0.593    51.512    sccpu/CP0/CLK
    SLICE_X7Y72          FDCE                                         r  sccpu/CP0/memory_reg[12][5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y72          FDCE (Prop_fdce_C_Q)         0.146    51.658 r  sccpu/CP0/memory_reg[12][5]/Q
                         net (fo=3, routed)           0.126    51.785    sccpu/CP0/memory_reg_n_0_[12][5]
    SLICE_X4Y71          LUT6 (Prop_lut6_I1_O)        0.045    51.830 r  sccpu/CP0/memory[12][10]_i_1/O
                         net (fo=1, routed)           0.000    51.830    sccpu/CP0/memory[12][10]_i_1_n_0
    SLICE_X4Y71          FDCE                                         r  sccpu/CP0/memory_reg[12][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  clk_in (IN)
                         net (fo=0)                   0.000    50.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438    50.438 f  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699    51.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    51.165 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=2950, routed)        0.862    52.027    sccpu/CP0/CLK
    SLICE_X4Y71          FDCE                                         r  sccpu/CP0/memory_reg[12][10]/C  (IS_INVERTED)
                         clock pessimism             -0.500    51.526    
    SLICE_X4Y71          FDCE (Hold_fdce_C_D)         0.099    51.625    sccpu/CP0/memory_reg[12][10]
  -------------------------------------------------------------------
                         required time                        -51.625    
                         arrival time                          51.830    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 sccpu/CP0/memory_reg[12][24]/C
                            (falling edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sccpu/CP0/memory_reg[12][29]/D
                            (falling edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin fall@50.000ns - clk_pin fall@50.000ns)
  Data Path Delay:        0.361ns  (logic 0.191ns (52.867%)  route 0.170ns (47.134%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns = ( 52.032 - 50.000 ) 
    Source Clock Delay      (SCD):    1.513ns = ( 51.513 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  clk_in (IN)
                         net (fo=0)                   0.000    50.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250    50.250 f  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644    50.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    50.920 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=2950, routed)        0.594    51.513    sccpu/CP0/CLK
    SLICE_X4Y79          FDCE                                         r  sccpu/CP0/memory_reg[12][24]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y79          FDCE (Prop_fdce_C_Q)         0.146    51.659 r  sccpu/CP0/memory_reg[12][24]/Q
                         net (fo=3, routed)           0.170    51.830    sccpu/CP0/memory_reg_n_0_[12][24]
    SLICE_X3Y80          LUT6 (Prop_lut6_I5_O)        0.045    51.875 r  sccpu/CP0/memory[12][29]_i_1/O
                         net (fo=1, routed)           0.000    51.875    sccpu/CP0/memory[12][29]_i_1_n_0
    SLICE_X3Y80          FDCE                                         r  sccpu/CP0/memory_reg[12][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  clk_in (IN)
                         net (fo=0)                   0.000    50.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438    50.438 f  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699    51.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    51.165 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=2950, routed)        0.867    52.032    sccpu/CP0/CLK
    SLICE_X3Y80          FDCE                                         r  sccpu/CP0/memory_reg[12][29]/C  (IS_INVERTED)
                         clock pessimism             -0.479    51.552    
    SLICE_X3Y80          FDCE (Hold_fdce_C_D)         0.099    51.651    sccpu/CP0/memory_reg[12][29]
  -------------------------------------------------------------------
                         required time                        -51.651    
                         arrival time                          51.875    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 sccpu/div/reg_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sccpu/div/reg_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.707%)  route 0.142ns (43.292%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=2950, routed)        0.570     1.489    sccpu/div/CLK
    SLICE_X29Y61         FDRE                                         r  sccpu/div/reg_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y61         FDRE (Prop_fdre_C_Q)         0.141     1.630 r  sccpu/div/reg_q_reg[11]/Q
                         net (fo=3, routed)           0.142     1.772    sccpu/div/Q[11]
    SLICE_X28Y61         LUT5 (Prop_lut5_I4_O)        0.045     1.817 r  sccpu/div/reg_q[12]_i_1__0/O
                         net (fo=1, routed)           0.000     1.817    sccpu/div/reg_q[12]_i_1__0_n_0
    SLICE_X28Y61         FDRE                                         r  sccpu/div/reg_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=2950, routed)        0.840     2.005    sccpu/div/CLK
    SLICE_X28Y61         FDRE                                         r  sccpu/div/reg_q_reg[12]/C
                         clock pessimism             -0.502     1.502    
    SLICE_X28Y61         FDRE (Hold_fdre_C_D)         0.091     1.593    sccpu/div/reg_q_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.224    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pin
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk_in }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         100.000     97.845     BUFGCTRL_X0Y16  clk_in_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C       n/a            1.000         100.000     99.000     SLICE_X4Y93     sccpu/CP0/memory_reg[29][24]/C
Min Period        n/a     FDRE/C       n/a            1.000         100.000     99.000     SLICE_X4Y93     sccpu/CP0/memory_reg[29][25]/C
Min Period        n/a     FDRE/C       n/a            1.000         100.000     99.000     SLICE_X12Y95    sccpu/CP0/memory_reg[29][26]/C
Min Period        n/a     FDRE/C       n/a            1.000         100.000     99.000     SLICE_X4Y93     sccpu/CP0/memory_reg[29][27]/C
Min Period        n/a     FDRE/C       n/a            1.000         100.000     99.000     SLICE_X4Y93     sccpu/CP0/memory_reg[29][28]/C
Min Period        n/a     FDRE/C       n/a            1.000         100.000     99.000     SLICE_X7Y87     sccpu/CP0/memory_reg[29][29]/C
Min Period        n/a     FDRE/C       n/a            1.000         100.000     99.000     SLICE_X4Y61     sccpu/CP0/memory_reg[29][2]/C
Min Period        n/a     FDRE/C       n/a            1.000         100.000     99.000     SLICE_X12Y95    sccpu/CP0/memory_reg[29][30]/C
Min Period        n/a     FDRE/C       n/a            1.000         100.000     99.000     SLICE_X12Y95    sccpu/CP0/memory_reg[29][31]/C
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         50.000      48.750     SLICE_X8Y75     Dram/RAM_reg_256_511_24_24/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         50.000      48.750     SLICE_X8Y75     Dram/RAM_reg_256_511_24_24/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         50.000      48.750     SLICE_X8Y75     Dram/RAM_reg_256_511_24_24/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         50.000      48.750     SLICE_X8Y75     Dram/RAM_reg_256_511_24_24/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         50.000      48.750     SLICE_X10Y74    Dram/RAM_reg_512_767_9_9/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         50.000      48.750     SLICE_X10Y74    Dram/RAM_reg_512_767_9_9/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         50.000      48.750     SLICE_X10Y74    Dram/RAM_reg_512_767_9_9/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         50.000      48.750     SLICE_X10Y74    Dram/RAM_reg_512_767_9_9/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         50.000      48.750     SLICE_X2Y86     Dram/RAM_reg_0_255_21_21/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         50.000      48.750     SLICE_X2Y86     Dram/RAM_reg_0_255_21_21/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         50.000      48.750     SLICE_X10Y78    Dram/RAM_reg_256_511_1_1/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         50.000      48.750     SLICE_X10Y78    Dram/RAM_reg_256_511_1_1/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         50.000      48.750     SLICE_X10Y78    Dram/RAM_reg_256_511_1_1/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         50.000      48.750     SLICE_X10Y78    Dram/RAM_reg_256_511_1_1/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         50.000      48.750     SLICE_X10Y85    Dram/RAM_reg_512_767_6_6/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         50.000      48.750     SLICE_X10Y85    Dram/RAM_reg_512_767_6_6/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         50.000      48.750     SLICE_X10Y85    Dram/RAM_reg_512_767_6_6/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         50.000      48.750     SLICE_X10Y85    Dram/RAM_reg_512_767_6_6/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         50.000      48.750     SLICE_X12Y87    Dram/RAM_reg_0_255_14_14/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         50.000      48.750     SLICE_X12Y87    Dram/RAM_reg_0_255_14_14/RAMS64E_B/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_pin
  To Clock:  clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       39.239ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.928ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             39.239ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sccpu/cpu_ref/array_reg_reg[0][14]/CLR
                            (recovery check against rising-edge clock clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_pin fall@50.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        14.433ns  (logic 1.477ns (10.230%)  route 12.957ns (89.770%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        5.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.109ns = ( 55.109 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    N17                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     2.477 f  reset_IBUF_inst/O
                         net (fo=2882, routed)       12.957    15.433    sccpu/cpu_ref/reset_IBUF
    SLICE_X32Y47         FDCE                                         f  sccpu/cpu_ref/array_reg_reg[0][14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  clk_in (IN)
                         net (fo=0)                   0.000    50.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    53.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    53.422 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=2950, routed)        1.687    55.109    sccpu/cpu_ref/CLK
    SLICE_X32Y47         FDCE                                         r  sccpu/cpu_ref/array_reg_reg[0][14]/C  (IS_INVERTED)
                         clock pessimism              0.000    55.109    
                         clock uncertainty           -0.035    55.074    
    SLICE_X32Y47         FDCE (Recov_fdce_C_CLR)     -0.402    54.672    sccpu/cpu_ref/array_reg_reg[0][14]
  -------------------------------------------------------------------
                         required time                         54.672    
                         arrival time                         -15.433    
  -------------------------------------------------------------------
                         slack                                 39.239    

Slack (MET) :             39.242ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sccpu/cpu_ref/array_reg_reg[19][14]/CLR
                            (recovery check against rising-edge clock clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_pin fall@50.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        14.428ns  (logic 1.477ns (10.234%)  route 12.952ns (89.766%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        5.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.107ns = ( 55.107 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    N17                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     2.477 f  reset_IBUF_inst/O
                         net (fo=2882, routed)       12.952    15.428    sccpu/cpu_ref/reset_IBUF
    SLICE_X36Y45         FDCE                                         f  sccpu/cpu_ref/array_reg_reg[19][14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  clk_in (IN)
                         net (fo=0)                   0.000    50.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    53.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    53.422 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=2950, routed)        1.685    55.107    sccpu/cpu_ref/CLK
    SLICE_X36Y45         FDCE                                         r  sccpu/cpu_ref/array_reg_reg[19][14]/C  (IS_INVERTED)
                         clock pessimism              0.000    55.107    
                         clock uncertainty           -0.035    55.072    
    SLICE_X36Y45         FDCE (Recov_fdce_C_CLR)     -0.402    54.670    sccpu/cpu_ref/array_reg_reg[19][14]
  -------------------------------------------------------------------
                         required time                         54.670    
                         arrival time                         -15.428    
  -------------------------------------------------------------------
                         slack                                 39.242    

Slack (MET) :             39.243ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sccpu/cpu_ref/array_reg_reg[6][14]/CLR
                            (recovery check against rising-edge clock clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_pin fall@50.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        14.429ns  (logic 1.477ns (10.233%)  route 12.952ns (89.767%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        5.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.109ns = ( 55.109 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    N17                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     2.477 f  reset_IBUF_inst/O
                         net (fo=2882, routed)       12.952    15.429    sccpu/cpu_ref/reset_IBUF
    SLICE_X33Y47         FDCE                                         f  sccpu/cpu_ref/array_reg_reg[6][14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  clk_in (IN)
                         net (fo=0)                   0.000    50.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    53.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    53.422 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=2950, routed)        1.687    55.109    sccpu/cpu_ref/CLK
    SLICE_X33Y47         FDCE                                         r  sccpu/cpu_ref/array_reg_reg[6][14]/C  (IS_INVERTED)
                         clock pessimism              0.000    55.109    
                         clock uncertainty           -0.035    55.074    
    SLICE_X33Y47         FDCE (Recov_fdce_C_CLR)     -0.402    54.672    sccpu/cpu_ref/array_reg_reg[6][14]
  -------------------------------------------------------------------
                         required time                         54.672    
                         arrival time                         -15.429    
  -------------------------------------------------------------------
                         slack                                 39.243    

Slack (MET) :             39.243ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sccpu/cpu_ref/array_reg_reg[6][17]/CLR
                            (recovery check against rising-edge clock clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_pin fall@50.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        14.429ns  (logic 1.477ns (10.233%)  route 12.952ns (89.767%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        5.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.109ns = ( 55.109 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    N17                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     2.477 f  reset_IBUF_inst/O
                         net (fo=2882, routed)       12.952    15.429    sccpu/cpu_ref/reset_IBUF
    SLICE_X33Y47         FDCE                                         f  sccpu/cpu_ref/array_reg_reg[6][17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  clk_in (IN)
                         net (fo=0)                   0.000    50.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    53.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    53.422 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=2950, routed)        1.687    55.109    sccpu/cpu_ref/CLK
    SLICE_X33Y47         FDCE                                         r  sccpu/cpu_ref/array_reg_reg[6][17]/C  (IS_INVERTED)
                         clock pessimism              0.000    55.109    
                         clock uncertainty           -0.035    55.074    
    SLICE_X33Y47         FDCE (Recov_fdce_C_CLR)     -0.402    54.672    sccpu/cpu_ref/array_reg_reg[6][17]
  -------------------------------------------------------------------
                         required time                         54.672    
                         arrival time                         -15.429    
  -------------------------------------------------------------------
                         slack                                 39.243    

Slack (MET) :             39.246ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sccpu/cpu_ref/array_reg_reg[17][14]/CLR
                            (recovery check against rising-edge clock clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_pin fall@50.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        14.424ns  (logic 1.477ns (10.237%)  route 12.947ns (89.763%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        5.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.107ns = ( 55.107 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    N17                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     2.477 f  reset_IBUF_inst/O
                         net (fo=2882, routed)       12.947    15.424    sccpu/cpu_ref/reset_IBUF
    SLICE_X37Y45         FDCE                                         f  sccpu/cpu_ref/array_reg_reg[17][14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  clk_in (IN)
                         net (fo=0)                   0.000    50.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    53.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    53.422 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=2950, routed)        1.685    55.107    sccpu/cpu_ref/CLK
    SLICE_X37Y45         FDCE                                         r  sccpu/cpu_ref/array_reg_reg[17][14]/C  (IS_INVERTED)
                         clock pessimism              0.000    55.107    
                         clock uncertainty           -0.035    55.072    
    SLICE_X37Y45         FDCE (Recov_fdce_C_CLR)     -0.402    54.670    sccpu/cpu_ref/array_reg_reg[17][14]
  -------------------------------------------------------------------
                         required time                         54.670    
                         arrival time                         -15.424    
  -------------------------------------------------------------------
                         slack                                 39.246    

Slack (MET) :             39.254ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sccpu/cpu_ref/array_reg_reg[8][19]/CLR
                            (recovery check against rising-edge clock clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_pin fall@50.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        14.329ns  (logic 1.477ns (10.305%)  route 12.853ns (89.695%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        4.933ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 54.933 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    N17                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     2.477 f  reset_IBUF_inst/O
                         net (fo=2882, routed)       12.853    15.329    sccpu/cpu_ref/reset_IBUF
    SLICE_X62Y57         FDCE                                         f  sccpu/cpu_ref/array_reg_reg[8][19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  clk_in (IN)
                         net (fo=0)                   0.000    50.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    53.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    53.422 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=2950, routed)        1.510    54.933    sccpu/cpu_ref/CLK
    SLICE_X62Y57         FDCE                                         r  sccpu/cpu_ref/array_reg_reg[8][19]/C  (IS_INVERTED)
                         clock pessimism              0.000    54.933    
                         clock uncertainty           -0.035    54.897    
    SLICE_X62Y57         FDCE (Recov_fdce_C_CLR)     -0.314    54.583    sccpu/cpu_ref/array_reg_reg[8][19]
  -------------------------------------------------------------------
                         required time                         54.583    
                         arrival time                         -15.329    
  -------------------------------------------------------------------
                         slack                                 39.254    

Slack (MET) :             39.273ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sccpu/cpu_ref/array_reg_reg[18][14]/CLR
                            (recovery check against rising-edge clock clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_pin fall@50.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        14.397ns  (logic 1.477ns (10.256%)  route 12.920ns (89.744%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        5.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.107ns = ( 55.107 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    N17                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     2.477 f  reset_IBUF_inst/O
                         net (fo=2882, routed)       12.920    15.397    sccpu/cpu_ref/reset_IBUF
    SLICE_X35Y46         FDCE                                         f  sccpu/cpu_ref/array_reg_reg[18][14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  clk_in (IN)
                         net (fo=0)                   0.000    50.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    53.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    53.422 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=2950, routed)        1.685    55.107    sccpu/cpu_ref/CLK
    SLICE_X35Y46         FDCE                                         r  sccpu/cpu_ref/array_reg_reg[18][14]/C  (IS_INVERTED)
                         clock pessimism              0.000    55.107    
                         clock uncertainty           -0.035    55.072    
    SLICE_X35Y46         FDCE (Recov_fdce_C_CLR)     -0.402    54.670    sccpu/cpu_ref/array_reg_reg[18][14]
  -------------------------------------------------------------------
                         required time                         54.670    
                         arrival time                         -15.397    
  -------------------------------------------------------------------
                         slack                                 39.273    

Slack (MET) :             39.361ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sccpu/cpu_ref/array_reg_reg[14][14]/CLR
                            (recovery check against rising-edge clock clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_pin fall@50.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        14.397ns  (logic 1.477ns (10.256%)  route 12.920ns (89.744%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        5.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.107ns = ( 55.107 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    N17                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     2.477 f  reset_IBUF_inst/O
                         net (fo=2882, routed)       12.920    15.397    sccpu/cpu_ref/reset_IBUF
    SLICE_X34Y46         FDCE                                         f  sccpu/cpu_ref/array_reg_reg[14][14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  clk_in (IN)
                         net (fo=0)                   0.000    50.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    53.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    53.422 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=2950, routed)        1.685    55.107    sccpu/cpu_ref/CLK
    SLICE_X34Y46         FDCE                                         r  sccpu/cpu_ref/array_reg_reg[14][14]/C  (IS_INVERTED)
                         clock pessimism              0.000    55.107    
                         clock uncertainty           -0.035    55.072    
    SLICE_X34Y46         FDCE (Recov_fdce_C_CLR)     -0.314    54.758    sccpu/cpu_ref/array_reg_reg[14][14]
  -------------------------------------------------------------------
                         required time                         54.758    
                         arrival time                         -15.397    
  -------------------------------------------------------------------
                         slack                                 39.361    

Slack (MET) :             39.376ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sccpu/cpu_ref/array_reg_reg[29][0]/CLR
                            (recovery check against rising-edge clock clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_pin fall@50.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        14.119ns  (logic 1.477ns (10.458%)  route 12.642ns (89.542%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        4.932ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 54.932 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    N17                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     2.477 f  reset_IBUF_inst/O
                         net (fo=2882, routed)       12.642    15.119    sccpu/cpu_ref/reset_IBUF
    SLICE_X61Y55         FDCE                                         f  sccpu/cpu_ref/array_reg_reg[29][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  clk_in (IN)
                         net (fo=0)                   0.000    50.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    53.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    53.422 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=2950, routed)        1.509    54.932    sccpu/cpu_ref/CLK
    SLICE_X61Y55         FDCE                                         r  sccpu/cpu_ref/array_reg_reg[29][0]/C  (IS_INVERTED)
                         clock pessimism              0.000    54.932    
                         clock uncertainty           -0.035    54.896    
    SLICE_X61Y55         FDCE (Recov_fdce_C_CLR)     -0.402    54.494    sccpu/cpu_ref/array_reg_reg[29][0]
  -------------------------------------------------------------------
                         required time                         54.494    
                         arrival time                         -15.119    
  -------------------------------------------------------------------
                         slack                                 39.376    

Slack (MET) :             39.376ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sccpu/cpu_ref/array_reg_reg[29][18]/CLR
                            (recovery check against rising-edge clock clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_pin fall@50.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        14.119ns  (logic 1.477ns (10.458%)  route 12.642ns (89.542%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        4.932ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 54.932 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    N17                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     2.477 f  reset_IBUF_inst/O
                         net (fo=2882, routed)       12.642    15.119    sccpu/cpu_ref/reset_IBUF
    SLICE_X61Y55         FDCE                                         f  sccpu/cpu_ref/array_reg_reg[29][18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  clk_in (IN)
                         net (fo=0)                   0.000    50.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    53.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    53.422 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=2950, routed)        1.509    54.932    sccpu/cpu_ref/CLK
    SLICE_X61Y55         FDCE                                         r  sccpu/cpu_ref/array_reg_reg[29][18]/C  (IS_INVERTED)
                         clock pessimism              0.000    54.932    
                         clock uncertainty           -0.035    54.896    
    SLICE_X61Y55         FDCE (Recov_fdce_C_CLR)     -0.402    54.494    sccpu/cpu_ref/array_reg_reg[29][18]
  -------------------------------------------------------------------
                         required time                         54.494    
                         arrival time                         -15.119    
  -------------------------------------------------------------------
                         slack                                 39.376    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.928ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg/i_data_store_reg[20]/CLR
                            (removal check against rising-edge clock clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        5.040ns  (logic 1.406ns (27.896%)  route 3.634ns (72.104%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        5.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.321ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    N17                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.406     2.406 f  reset_IBUF_inst/O
                         net (fo=2882, routed)        3.634     6.040    seg/AS[0]
    SLICE_X1Y65          FDCE                                         f  seg/i_data_store_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=2950, routed)        1.718     5.321    seg/CLK
    SLICE_X1Y65          FDCE                                         r  seg/i_data_store_reg[20]/C
                         clock pessimism              0.000     5.321    
    SLICE_X1Y65          FDCE (Remov_fdce_C_CLR)     -0.208     5.113    seg/i_data_store_reg[20]
  -------------------------------------------------------------------
                         required time                         -5.113    
                         arrival time                           6.040    
  -------------------------------------------------------------------
                         slack                                  0.928    

Slack (MET) :             0.928ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg/o_seg_r_reg[0]/PRE
                            (removal check against rising-edge clock clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        5.040ns  (logic 1.406ns (27.896%)  route 3.634ns (72.104%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        5.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.321ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    N17                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.406     2.406 f  reset_IBUF_inst/O
                         net (fo=2882, routed)        3.634     6.040    seg/AS[0]
    SLICE_X1Y65          FDPE                                         f  seg/o_seg_r_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=2950, routed)        1.718     5.321    seg/CLK
    SLICE_X1Y65          FDPE                                         r  seg/o_seg_r_reg[0]/C
                         clock pessimism              0.000     5.321    
    SLICE_X1Y65          FDPE (Remov_fdpe_C_PRE)     -0.208     5.113    seg/o_seg_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -5.113    
                         arrival time                           6.040    
  -------------------------------------------------------------------
                         slack                                  0.928    

Slack (MET) :             0.945ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg/i_data_store_reg[12]/CLR
                            (removal check against rising-edge clock clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        5.060ns  (logic 1.406ns (27.788%)  route 3.654ns (72.212%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        5.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.323ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    N17                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.406     2.406 f  reset_IBUF_inst/O
                         net (fo=2882, routed)        3.654     6.060    seg/AS[0]
    SLICE_X1Y64          FDCE                                         f  seg/i_data_store_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=2950, routed)        1.720     5.323    seg/CLK
    SLICE_X1Y64          FDCE                                         r  seg/i_data_store_reg[12]/C
                         clock pessimism              0.000     5.323    
    SLICE_X1Y64          FDCE (Remov_fdce_C_CLR)     -0.208     5.115    seg/i_data_store_reg[12]
  -------------------------------------------------------------------
                         required time                         -5.115    
                         arrival time                           6.060    
  -------------------------------------------------------------------
                         slack                                  0.945    

Slack (MET) :             0.945ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg/i_data_store_reg[13]/CLR
                            (removal check against rising-edge clock clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        5.060ns  (logic 1.406ns (27.788%)  route 3.654ns (72.212%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        5.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.323ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    N17                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.406     2.406 f  reset_IBUF_inst/O
                         net (fo=2882, routed)        3.654     6.060    seg/AS[0]
    SLICE_X1Y64          FDCE                                         f  seg/i_data_store_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=2950, routed)        1.720     5.323    seg/CLK
    SLICE_X1Y64          FDCE                                         r  seg/i_data_store_reg[13]/C
                         clock pessimism              0.000     5.323    
    SLICE_X1Y64          FDCE (Remov_fdce_C_CLR)     -0.208     5.115    seg/i_data_store_reg[13]
  -------------------------------------------------------------------
                         required time                         -5.115    
                         arrival time                           6.060    
  -------------------------------------------------------------------
                         slack                                  0.945    

Slack (MET) :             0.945ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg/i_data_store_reg[14]/CLR
                            (removal check against rising-edge clock clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        5.060ns  (logic 1.406ns (27.788%)  route 3.654ns (72.212%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        5.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.323ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    N17                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.406     2.406 f  reset_IBUF_inst/O
                         net (fo=2882, routed)        3.654     6.060    seg/AS[0]
    SLICE_X1Y64          FDCE                                         f  seg/i_data_store_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=2950, routed)        1.720     5.323    seg/CLK
    SLICE_X1Y64          FDCE                                         r  seg/i_data_store_reg[14]/C
                         clock pessimism              0.000     5.323    
    SLICE_X1Y64          FDCE (Remov_fdce_C_CLR)     -0.208     5.115    seg/i_data_store_reg[14]
  -------------------------------------------------------------------
                         required time                         -5.115    
                         arrival time                           6.060    
  -------------------------------------------------------------------
                         slack                                  0.945    

Slack (MET) :             0.945ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg/i_data_store_reg[15]/CLR
                            (removal check against rising-edge clock clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        5.060ns  (logic 1.406ns (27.788%)  route 3.654ns (72.212%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        5.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.323ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    N17                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.406     2.406 f  reset_IBUF_inst/O
                         net (fo=2882, routed)        3.654     6.060    seg/AS[0]
    SLICE_X1Y64          FDCE                                         f  seg/i_data_store_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=2950, routed)        1.720     5.323    seg/CLK
    SLICE_X1Y64          FDCE                                         r  seg/i_data_store_reg[15]/C
                         clock pessimism              0.000     5.323    
    SLICE_X1Y64          FDCE (Remov_fdce_C_CLR)     -0.208     5.115    seg/i_data_store_reg[15]
  -------------------------------------------------------------------
                         required time                         -5.115    
                         arrival time                           6.060    
  -------------------------------------------------------------------
                         slack                                  0.945    

Slack (MET) :             0.945ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg/i_data_store_reg[4]/CLR
                            (removal check against rising-edge clock clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        5.060ns  (logic 1.406ns (27.788%)  route 3.654ns (72.212%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        5.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.323ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    N17                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.406     2.406 f  reset_IBUF_inst/O
                         net (fo=2882, routed)        3.654     6.060    seg/AS[0]
    SLICE_X1Y64          FDCE                                         f  seg/i_data_store_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=2950, routed)        1.720     5.323    seg/CLK
    SLICE_X1Y64          FDCE                                         r  seg/i_data_store_reg[4]/C
                         clock pessimism              0.000     5.323    
    SLICE_X1Y64          FDCE (Remov_fdce_C_CLR)     -0.208     5.115    seg/i_data_store_reg[4]
  -------------------------------------------------------------------
                         required time                         -5.115    
                         arrival time                           6.060    
  -------------------------------------------------------------------
                         slack                                  0.945    

Slack (MET) :             1.036ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sccpu/divu/busy_reg/CLR
                            (removal check against rising-edge clock clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        5.073ns  (logic 1.406ns (27.718%)  route 3.667ns (72.282%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        5.245ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.245ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    N17                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.406     2.406 f  reset_IBUF_inst/O
                         net (fo=2882, routed)        3.667     6.073    sccpu/divu/reset_IBUF
    SLICE_X15Y62         FDCE                                         f  sccpu/divu/busy_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=2950, routed)        1.642     5.245    sccpu/divu/CLK
    SLICE_X15Y62         FDCE                                         r  sccpu/divu/busy_reg/C
                         clock pessimism              0.000     5.245    
    SLICE_X15Y62         FDCE (Remov_fdce_C_CLR)     -0.208     5.037    sccpu/divu/busy_reg
  -------------------------------------------------------------------
                         required time                         -5.037    
                         arrival time                           6.073    
  -------------------------------------------------------------------
                         slack                                  1.036    

Slack (MET) :             1.144ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg/o_seg_r_reg[1]/PRE
                            (removal check against rising-edge clock clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        5.257ns  (logic 1.406ns (26.745%)  route 3.851ns (73.255%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        5.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.321ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    N17                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.406     2.406 f  reset_IBUF_inst/O
                         net (fo=2882, routed)        3.851     6.257    seg/AS[0]
    SLICE_X0Y65          FDPE                                         f  seg/o_seg_r_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=2950, routed)        1.718     5.321    seg/CLK
    SLICE_X0Y65          FDPE                                         r  seg/o_seg_r_reg[1]/C
                         clock pessimism              0.000     5.321    
    SLICE_X0Y65          FDPE (Remov_fdpe_C_PRE)     -0.208     5.113    seg/o_seg_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -5.113    
                         arrival time                           6.257    
  -------------------------------------------------------------------
                         slack                                  1.144    

Slack (MET) :             1.144ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg/o_seg_r_reg[5]/PRE
                            (removal check against rising-edge clock clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        5.257ns  (logic 1.406ns (26.745%)  route 3.851ns (73.255%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        5.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.321ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    N17                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.406     2.406 f  reset_IBUF_inst/O
                         net (fo=2882, routed)        3.851     6.257    seg/AS[0]
    SLICE_X0Y65          FDPE                                         f  seg/o_seg_r_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=2950, routed)        1.718     5.321    seg/CLK
    SLICE_X0Y65          FDPE                                         r  seg/o_seg_r_reg[5]/C
                         clock pessimism              0.000     5.321    
    SLICE_X0Y65          FDPE (Remov_fdpe_C_PRE)     -0.208     5.113    seg/o_seg_r_reg[5]
  -------------------------------------------------------------------
                         required time                         -5.113    
                         arrival time                           6.257    
  -------------------------------------------------------------------
                         slack                                  1.144    





