#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x9740c0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x941320 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x948ad0 .functor NOT 1, L_0x9b03f0, C4<0>, C4<0>, C4<0>;
L_0x9b01d0 .functor XOR 2, L_0x9b0090, L_0x9b0130, C4<00>, C4<00>;
L_0x9b02e0 .functor XOR 2, L_0x9b01d0, L_0x9b0240, C4<00>, C4<00>;
v0x99c8e0_0 .net *"_ivl_10", 1 0, L_0x9b0240;  1 drivers
v0x99c9e0_0 .net *"_ivl_12", 1 0, L_0x9b02e0;  1 drivers
v0x99cac0_0 .net *"_ivl_2", 1 0, L_0x9afff0;  1 drivers
v0x99cb80_0 .net *"_ivl_4", 1 0, L_0x9b0090;  1 drivers
v0x99cc60_0 .net *"_ivl_6", 1 0, L_0x9b0130;  1 drivers
v0x99cd90_0 .net *"_ivl_8", 1 0, L_0x9b01d0;  1 drivers
v0x99ce70_0 .net "a", 0 0, v0x99a480_0;  1 drivers
v0x99cf10_0 .net "b", 0 0, v0x99a520_0;  1 drivers
v0x99cfb0_0 .net "c", 0 0, v0x99a5c0_0;  1 drivers
v0x99d050_0 .var "clk", 0 0;
v0x99d0f0_0 .net "d", 0 0, v0x99a700_0;  1 drivers
v0x99d190_0 .net "out_pos_dut", 0 0, L_0x9afeb0;  1 drivers
v0x99d230_0 .net "out_pos_ref", 0 0, L_0x99e870;  1 drivers
v0x99d2d0_0 .net "out_sop_dut", 0 0, L_0x99f0e0;  1 drivers
v0x99d370_0 .net "out_sop_ref", 0 0, L_0x9755d0;  1 drivers
v0x99d410_0 .var/2u "stats1", 223 0;
v0x99d4b0_0 .var/2u "strobe", 0 0;
v0x99d660_0 .net "tb_match", 0 0, L_0x9b03f0;  1 drivers
v0x99d730_0 .net "tb_mismatch", 0 0, L_0x948ad0;  1 drivers
v0x99d7d0_0 .net "wavedrom_enable", 0 0, v0x99a9d0_0;  1 drivers
v0x99d8a0_0 .net "wavedrom_title", 511 0, v0x99aa70_0;  1 drivers
L_0x9afff0 .concat [ 1 1 0 0], L_0x99e870, L_0x9755d0;
L_0x9b0090 .concat [ 1 1 0 0], L_0x99e870, L_0x9755d0;
L_0x9b0130 .concat [ 1 1 0 0], L_0x9afeb0, L_0x99f0e0;
L_0x9b0240 .concat [ 1 1 0 0], L_0x99e870, L_0x9755d0;
L_0x9b03f0 .cmp/eeq 2, L_0x9afff0, L_0x9b02e0;
S_0x945800 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x941320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x948eb0 .functor AND 1, v0x99a5c0_0, v0x99a700_0, C4<1>, C4<1>;
L_0x949290 .functor NOT 1, v0x99a480_0, C4<0>, C4<0>, C4<0>;
L_0x949670 .functor NOT 1, v0x99a520_0, C4<0>, C4<0>, C4<0>;
L_0x9498f0 .functor AND 1, L_0x949290, L_0x949670, C4<1>, C4<1>;
L_0x960bb0 .functor AND 1, L_0x9498f0, v0x99a5c0_0, C4<1>, C4<1>;
L_0x9755d0 .functor OR 1, L_0x948eb0, L_0x960bb0, C4<0>, C4<0>;
L_0x99dcf0 .functor NOT 1, v0x99a520_0, C4<0>, C4<0>, C4<0>;
L_0x99dd60 .functor OR 1, L_0x99dcf0, v0x99a700_0, C4<0>, C4<0>;
L_0x99de70 .functor AND 1, v0x99a5c0_0, L_0x99dd60, C4<1>, C4<1>;
L_0x99df30 .functor NOT 1, v0x99a480_0, C4<0>, C4<0>, C4<0>;
L_0x99e000 .functor OR 1, L_0x99df30, v0x99a520_0, C4<0>, C4<0>;
L_0x99e070 .functor AND 1, L_0x99de70, L_0x99e000, C4<1>, C4<1>;
L_0x99e1f0 .functor NOT 1, v0x99a520_0, C4<0>, C4<0>, C4<0>;
L_0x99e260 .functor OR 1, L_0x99e1f0, v0x99a700_0, C4<0>, C4<0>;
L_0x99e180 .functor AND 1, v0x99a5c0_0, L_0x99e260, C4<1>, C4<1>;
L_0x99e3f0 .functor NOT 1, v0x99a480_0, C4<0>, C4<0>, C4<0>;
L_0x99e4f0 .functor OR 1, L_0x99e3f0, v0x99a700_0, C4<0>, C4<0>;
L_0x99e5b0 .functor AND 1, L_0x99e180, L_0x99e4f0, C4<1>, C4<1>;
L_0x99e760 .functor XNOR 1, L_0x99e070, L_0x99e5b0, C4<0>, C4<0>;
v0x948400_0 .net *"_ivl_0", 0 0, L_0x948eb0;  1 drivers
v0x948800_0 .net *"_ivl_12", 0 0, L_0x99dcf0;  1 drivers
v0x948be0_0 .net *"_ivl_14", 0 0, L_0x99dd60;  1 drivers
v0x948fc0_0 .net *"_ivl_16", 0 0, L_0x99de70;  1 drivers
v0x9493a0_0 .net *"_ivl_18", 0 0, L_0x99df30;  1 drivers
v0x949780_0 .net *"_ivl_2", 0 0, L_0x949290;  1 drivers
v0x949a00_0 .net *"_ivl_20", 0 0, L_0x99e000;  1 drivers
v0x9989f0_0 .net *"_ivl_24", 0 0, L_0x99e1f0;  1 drivers
v0x998ad0_0 .net *"_ivl_26", 0 0, L_0x99e260;  1 drivers
v0x998bb0_0 .net *"_ivl_28", 0 0, L_0x99e180;  1 drivers
v0x998c90_0 .net *"_ivl_30", 0 0, L_0x99e3f0;  1 drivers
v0x998d70_0 .net *"_ivl_32", 0 0, L_0x99e4f0;  1 drivers
v0x998e50_0 .net *"_ivl_36", 0 0, L_0x99e760;  1 drivers
L_0x7f7018c39018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x998f10_0 .net *"_ivl_38", 0 0, L_0x7f7018c39018;  1 drivers
v0x998ff0_0 .net *"_ivl_4", 0 0, L_0x949670;  1 drivers
v0x9990d0_0 .net *"_ivl_6", 0 0, L_0x9498f0;  1 drivers
v0x9991b0_0 .net *"_ivl_8", 0 0, L_0x960bb0;  1 drivers
v0x999290_0 .net "a", 0 0, v0x99a480_0;  alias, 1 drivers
v0x999350_0 .net "b", 0 0, v0x99a520_0;  alias, 1 drivers
v0x999410_0 .net "c", 0 0, v0x99a5c0_0;  alias, 1 drivers
v0x9994d0_0 .net "d", 0 0, v0x99a700_0;  alias, 1 drivers
v0x999590_0 .net "out_pos", 0 0, L_0x99e870;  alias, 1 drivers
v0x999650_0 .net "out_sop", 0 0, L_0x9755d0;  alias, 1 drivers
v0x999710_0 .net "pos0", 0 0, L_0x99e070;  1 drivers
v0x9997d0_0 .net "pos1", 0 0, L_0x99e5b0;  1 drivers
L_0x99e870 .functor MUXZ 1, L_0x7f7018c39018, L_0x99e070, L_0x99e760, C4<>;
S_0x999950 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x941320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x99a480_0 .var "a", 0 0;
v0x99a520_0 .var "b", 0 0;
v0x99a5c0_0 .var "c", 0 0;
v0x99a660_0 .net "clk", 0 0, v0x99d050_0;  1 drivers
v0x99a700_0 .var "d", 0 0;
v0x99a7f0_0 .var/2u "fail", 0 0;
v0x99a890_0 .var/2u "fail1", 0 0;
v0x99a930_0 .net "tb_match", 0 0, L_0x9b03f0;  alias, 1 drivers
v0x99a9d0_0 .var "wavedrom_enable", 0 0;
v0x99aa70_0 .var "wavedrom_title", 511 0;
E_0x954470/0 .event negedge, v0x99a660_0;
E_0x954470/1 .event posedge, v0x99a660_0;
E_0x954470 .event/or E_0x954470/0, E_0x954470/1;
S_0x999c80 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x999950;
 .timescale -12 -12;
v0x999ec0_0 .var/2s "i", 31 0;
E_0x954310 .event posedge, v0x99a660_0;
S_0x999fc0 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x999950;
 .timescale -12 -12;
v0x99a1c0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x99a2a0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x999950;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x99ac50 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x941320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x99ea20 .functor NOT 1, v0x99a480_0, C4<0>, C4<0>, C4<0>;
L_0x99eab0 .functor NOT 1, v0x99a520_0, C4<0>, C4<0>, C4<0>;
L_0x99ec50 .functor AND 1, L_0x99ea20, L_0x99eab0, C4<1>, C4<1>;
L_0x99ed60 .functor AND 1, L_0x99ec50, v0x99a5c0_0, C4<1>, C4<1>;
L_0x99ef60 .functor AND 1, v0x99a5c0_0, v0x99a700_0, C4<1>, C4<1>;
L_0x99f0e0 .functor OR 1, L_0x99ed60, L_0x99ef60, C4<0>, C4<0>;
L_0x99f280 .functor NOT 1, v0x99a520_0, C4<0>, C4<0>, C4<0>;
L_0x99f2f0 .functor OR 1, L_0x99f280, v0x99a700_0, C4<0>, C4<0>;
L_0x99f400 .functor AND 1, v0x99a5c0_0, L_0x99f2f0, C4<1>, C4<1>;
L_0x99f4c0 .functor NOT 1, v0x99a480_0, C4<0>, C4<0>, C4<0>;
L_0x99f6a0 .functor NOT 1, v0x99a700_0, C4<0>, C4<0>, C4<0>;
L_0x99f710 .functor OR 1, L_0x99f4c0, L_0x99f6a0, C4<0>, C4<0>;
L_0x99f840 .functor AND 1, v0x99a5c0_0, L_0x99f710, C4<1>, C4<1>;
v0x99ae10_0 .net *"_ivl_0", 0 0, L_0x99ea20;  1 drivers
v0x99aef0_0 .net *"_ivl_12", 0 0, L_0x99f280;  1 drivers
v0x99afd0_0 .net *"_ivl_14", 0 0, L_0x99f2f0;  1 drivers
v0x99b0c0_0 .net *"_ivl_18", 0 0, L_0x99f4c0;  1 drivers
v0x99b1a0_0 .net *"_ivl_2", 0 0, L_0x99eab0;  1 drivers
v0x99b2d0_0 .net *"_ivl_20", 0 0, L_0x99f6a0;  1 drivers
v0x99b3b0_0 .net *"_ivl_22", 0 0, L_0x99f710;  1 drivers
v0x99b490_0 .net *"_ivl_28", 31 0, L_0x99fa40;  1 drivers
L_0x7f7018c39060 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x99b570_0 .net *"_ivl_31", 30 0, L_0x7f7018c39060;  1 drivers
L_0x7f7018c390a8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x99b6e0_0 .net/2u *"_ivl_32", 31 0, L_0x7f7018c390a8;  1 drivers
v0x99b7c0_0 .net *"_ivl_34", 0 0, L_0x9afb90;  1 drivers
L_0x7f7018c390f0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x99b880_0 .net/2u *"_ivl_36", 2 0, L_0x7f7018c390f0;  1 drivers
L_0x7f7018c39138 .functor BUFT 1, C4<111>, C4<0>, C4<0>, C4<0>;
v0x99b960_0 .net/2u *"_ivl_38", 2 0, L_0x7f7018c39138;  1 drivers
v0x99ba40_0 .net *"_ivl_4", 0 0, L_0x99ec50;  1 drivers
v0x99bb20_0 .net *"_ivl_6", 0 0, L_0x99ed60;  1 drivers
v0x99bc00_0 .net *"_ivl_8", 0 0, L_0x99ef60;  1 drivers
v0x99bce0_0 .net "a", 0 0, v0x99a480_0;  alias, 1 drivers
v0x99be90_0 .net "b", 0 0, v0x99a520_0;  alias, 1 drivers
v0x99bf80_0 .net "c", 0 0, v0x99a5c0_0;  alias, 1 drivers
v0x99c070_0 .net "d", 0 0, v0x99a700_0;  alias, 1 drivers
v0x99c160_0 .net "mismatch", 2 0, L_0x9afd20;  1 drivers
v0x99c240_0 .net "out_pos", 0 0, L_0x9afeb0;  alias, 1 drivers
v0x99c300_0 .net "out_sop", 0 0, L_0x99f0e0;  alias, 1 drivers
v0x99c3c0_0 .net "pos0", 0 0, L_0x99f400;  1 drivers
v0x99c480_0 .net "pos1", 0 0, L_0x99f840;  1 drivers
v0x99c540_0 .net "pos1_eq_pos0", 0 0, L_0x99f900;  1 drivers
L_0x99f900 .cmp/eeq 1, L_0x99f400, L_0x99f840;
L_0x99fa40 .concat [ 1 31 0 0], L_0x99f900, L_0x7f7018c39060;
L_0x9afb90 .cmp/eeq 32, L_0x99fa40, L_0x7f7018c390a8;
L_0x9afd20 .functor MUXZ 3, L_0x7f7018c39138, L_0x7f7018c390f0, L_0x9afb90, C4<>;
L_0x9afeb0 .part L_0x9afd20, 2, 1;
S_0x99c6c0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x941320;
 .timescale -12 -12;
E_0x93d9f0 .event anyedge, v0x99d4b0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x99d4b0_0;
    %nor/r;
    %assign/vec4 v0x99d4b0_0, 0;
    %wait E_0x93d9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x999950;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x99a7f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x99a890_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x999950;
T_4 ;
    %wait E_0x954470;
    %load/vec4 v0x99a930_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x99a7f0_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x999950;
T_5 ;
    %wait E_0x954310;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x99a700_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x99a5c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x99a520_0, 0;
    %assign/vec4 v0x99a480_0, 0;
    %wait E_0x954310;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x99a700_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x99a5c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x99a520_0, 0;
    %assign/vec4 v0x99a480_0, 0;
    %wait E_0x954310;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x99a700_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x99a5c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x99a520_0, 0;
    %assign/vec4 v0x99a480_0, 0;
    %wait E_0x954310;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x99a700_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x99a5c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x99a520_0, 0;
    %assign/vec4 v0x99a480_0, 0;
    %wait E_0x954310;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x99a700_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x99a5c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x99a520_0, 0;
    %assign/vec4 v0x99a480_0, 0;
    %wait E_0x954310;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x99a700_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x99a5c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x99a520_0, 0;
    %assign/vec4 v0x99a480_0, 0;
    %wait E_0x954310;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x99a700_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x99a5c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x99a520_0, 0;
    %assign/vec4 v0x99a480_0, 0;
    %wait E_0x954310;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x99a700_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x99a5c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x99a520_0, 0;
    %assign/vec4 v0x99a480_0, 0;
    %wait E_0x954310;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x99a700_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x99a5c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x99a520_0, 0;
    %assign/vec4 v0x99a480_0, 0;
    %wait E_0x954310;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x99a700_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x99a5c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x99a520_0, 0;
    %assign/vec4 v0x99a480_0, 0;
    %wait E_0x954310;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x99a700_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x99a5c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x99a520_0, 0;
    %assign/vec4 v0x99a480_0, 0;
    %wait E_0x954310;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x99a700_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x99a5c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x99a520_0, 0;
    %assign/vec4 v0x99a480_0, 0;
    %wait E_0x954310;
    %load/vec4 v0x99a7f0_0;
    %store/vec4 v0x99a890_0, 0, 1;
    %fork t_1, S_0x999c80;
    %jmp t_0;
    .scope S_0x999c80;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x999ec0_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x999ec0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x954310;
    %load/vec4 v0x999ec0_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x99a700_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x99a5c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x99a520_0, 0;
    %assign/vec4 v0x99a480_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x999ec0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x999ec0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x999950;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x954470;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x99a700_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x99a5c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x99a520_0, 0;
    %assign/vec4 v0x99a480_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x99a7f0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x99a890_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x941320;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x99d050_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x99d4b0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x941320;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x99d050_0;
    %inv;
    %store/vec4 v0x99d050_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x941320;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x99a660_0, v0x99d730_0, v0x99ce70_0, v0x99cf10_0, v0x99cfb0_0, v0x99d0f0_0, v0x99d370_0, v0x99d2d0_0, v0x99d230_0, v0x99d190_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x941320;
T_9 ;
    %load/vec4 v0x99d410_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x99d410_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x99d410_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x99d410_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x99d410_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x99d410_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x99d410_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x99d410_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x99d410_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x99d410_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x941320;
T_10 ;
    %wait E_0x954470;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x99d410_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x99d410_0, 4, 32;
    %load/vec4 v0x99d660_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x99d410_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x99d410_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x99d410_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x99d410_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x99d370_0;
    %load/vec4 v0x99d370_0;
    %load/vec4 v0x99d2d0_0;
    %xor;
    %load/vec4 v0x99d370_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x99d410_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x99d410_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x99d410_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x99d410_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x99d230_0;
    %load/vec4 v0x99d230_0;
    %load/vec4 v0x99d190_0;
    %xor;
    %load/vec4 v0x99d230_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x99d410_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x99d410_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x99d410_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x99d410_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3.5_turbo_16k/can1_depth5/machine/ece241_2013_q2/iter5/response0/top_module.sv";
