<session jtag_chain="USB-Blaster [USB-0]" jtag_device="@1: EP2C(15|20) (0x020B30DD)" sof_file="DE1TG68Test.sof">
  <display_tree gui_logging_enabled="0">
    <display_branch instance="auto_signaltap_0" signal_set="USE_GLOBAL_TEMP" trigger="USE_GLOBAL_TEMP"/>
  </display_tree>
  <instance entity_name="sld_signaltap" is_auto_node="yes" is_expanded="true" name="auto_signaltap_0" source_file="sld_signaltap.vhd">
    <node_ip_info instance_id="0" mfg_id="110" node_id="0" version="6"/>
    <position_info>
      <single attribute="active tab" value="1"/>
      <single attribute="data horizontal scroll position" value="58"/>
      <single attribute="data vertical scroll position" value="0"/>
      <single attribute="setup horizontal scroll position" value="0"/>
      <single attribute="setup vertical scroll position" value="0"/>
      <single attribute="zoom level denominator" value="1"/>
      <single attribute="zoom level numerator" value="8"/>
      <single attribute="zoom offset denominator" value="8"/>
      <single attribute="zoom offset numerator" value="130959"/>
    </position_info>
    <signal_set global_temp="1" name="signal_set: 2012/06/23 18:30:57  #0">
      <clock name="TG68Test:myTG68Test|PLL:mypll|c1" polarity="posedge" tap_mode="classic"/>
      <config ram_type="M4K" reserved_data_nodes="0" reserved_storage_qualifier_nodes="0" reserved_trigger_nodes="0" sample_depth="512" trigger_in_enable="no" trigger_out_enable="no"/>
      <top_entity/>
      <signal_vec>
        <trigger_input_vec>
          <wire name="TG68Test:myTG68Test|interrupt_controller:myint|int_out[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|interrupt_controller:myint|int_out[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|interrupt_controller:myint|int_out[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|per_reg_addr[0]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|per_reg_addr[10]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|per_reg_addr[11]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|per_reg_addr[1]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|per_reg_addr[2]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|per_reg_addr[3]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|per_reg_addr[4]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|per_reg_addr[5]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|per_reg_addr[6]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|per_reg_addr[7]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|per_reg_addr[8]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|per_reg_addr[9]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|per_reg_datain[0]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|per_reg_datain[10]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|per_reg_datain[11]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|per_reg_datain[12]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|per_reg_datain[13]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|per_reg_datain[14]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|per_reg_datain[15]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|per_reg_datain[1]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|per_reg_datain[2]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|per_reg_datain[3]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|per_reg_datain[4]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|per_reg_datain[5]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|per_reg_datain[6]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|per_reg_datain[7]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|per_reg_datain[8]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|per_reg_datain[9]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|per_reg_req" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|per_reg_rw" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|peripheral_controller:myperipheral|ser_ints[0]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|peripheral_controller:myperipheral|ser_ints[1]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|peripheral_controller:myperipheral|simple_uart:myuart|rxdata[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|peripheral_controller:myperipheral|simple_uart:myuart|rxdata[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|peripheral_controller:myperipheral|simple_uart:myuart|rxdata[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|peripheral_controller:myperipheral|simple_uart:myuart|rxdata[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|peripheral_controller:myperipheral|simple_uart:myuart|rxdata[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|peripheral_controller:myperipheral|simple_uart:myuart|rxdata[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|peripheral_controller:myperipheral|simple_uart:myuart|rxdata[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|peripheral_controller:myperipheral|simple_uart:myuart|rxdata[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|peripheral_controller:myperipheral|simple_uart:myuart|rxint" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|peripheral_controller:myperipheral|simple_uart:myuart|txgo" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|peripheral_controller:myperipheral|simple_uart:myuart|txint" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|peripheral_controller:myperipheral|uart_int" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|reset" tap_mode="classic" type="register"/>
        </trigger_input_vec>
        <data_input_vec>
          <wire name="TG68Test:myTG68Test|interrupt_controller:myint|int_out[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|interrupt_controller:myint|int_out[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|interrupt_controller:myint|int_out[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|per_reg_addr[0]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|per_reg_addr[10]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|per_reg_addr[11]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|per_reg_addr[1]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|per_reg_addr[2]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|per_reg_addr[3]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|per_reg_addr[4]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|per_reg_addr[5]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|per_reg_addr[6]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|per_reg_addr[7]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|per_reg_addr[8]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|per_reg_addr[9]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|per_reg_datain[0]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|per_reg_datain[10]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|per_reg_datain[11]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|per_reg_datain[12]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|per_reg_datain[13]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|per_reg_datain[14]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|per_reg_datain[15]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|per_reg_datain[1]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|per_reg_datain[2]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|per_reg_datain[3]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|per_reg_datain[4]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|per_reg_datain[5]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|per_reg_datain[6]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|per_reg_datain[7]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|per_reg_datain[8]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|per_reg_datain[9]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|per_reg_req" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|per_reg_rw" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|peripheral_controller:myperipheral|ser_ints[0]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|peripheral_controller:myperipheral|ser_ints[1]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|peripheral_controller:myperipheral|simple_uart:myuart|rxdata[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|peripheral_controller:myperipheral|simple_uart:myuart|rxdata[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|peripheral_controller:myperipheral|simple_uart:myuart|rxdata[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|peripheral_controller:myperipheral|simple_uart:myuart|rxdata[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|peripheral_controller:myperipheral|simple_uart:myuart|rxdata[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|peripheral_controller:myperipheral|simple_uart:myuart|rxdata[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|peripheral_controller:myperipheral|simple_uart:myuart|rxdata[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|peripheral_controller:myperipheral|simple_uart:myuart|rxdata[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|peripheral_controller:myperipheral|simple_uart:myuart|rxint" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|peripheral_controller:myperipheral|simple_uart:myuart|txgo" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|peripheral_controller:myperipheral|simple_uart:myuart|txint" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|peripheral_controller:myperipheral|uart_int" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|reset" tap_mode="classic" type="register"/>
        </data_input_vec>
        <storage_qualifier_input_vec>
          <wire name="TG68Test:myTG68Test|interrupt_controller:myint|int_out[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|interrupt_controller:myint|int_out[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|interrupt_controller:myint|int_out[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|per_reg_addr[0]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|per_reg_addr[10]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|per_reg_addr[11]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|per_reg_addr[1]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|per_reg_addr[2]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|per_reg_addr[3]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|per_reg_addr[4]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|per_reg_addr[5]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|per_reg_addr[6]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|per_reg_addr[7]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|per_reg_addr[8]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|per_reg_addr[9]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|per_reg_datain[0]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|per_reg_datain[10]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|per_reg_datain[11]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|per_reg_datain[12]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|per_reg_datain[13]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|per_reg_datain[14]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|per_reg_datain[15]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|per_reg_datain[1]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|per_reg_datain[2]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|per_reg_datain[3]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|per_reg_datain[4]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|per_reg_datain[5]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|per_reg_datain[6]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|per_reg_datain[7]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|per_reg_datain[8]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|per_reg_datain[9]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|per_reg_req" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|per_reg_rw" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|peripheral_controller:myperipheral|ser_ints[0]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|peripheral_controller:myperipheral|ser_ints[1]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|peripheral_controller:myperipheral|simple_uart:myuart|rxdata[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|peripheral_controller:myperipheral|simple_uart:myuart|rxdata[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|peripheral_controller:myperipheral|simple_uart:myuart|rxdata[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|peripheral_controller:myperipheral|simple_uart:myuart|rxdata[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|peripheral_controller:myperipheral|simple_uart:myuart|rxdata[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|peripheral_controller:myperipheral|simple_uart:myuart|rxdata[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|peripheral_controller:myperipheral|simple_uart:myuart|rxdata[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|peripheral_controller:myperipheral|simple_uart:myuart|rxdata[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|peripheral_controller:myperipheral|simple_uart:myuart|rxint" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|peripheral_controller:myperipheral|simple_uart:myuart|txgo" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|peripheral_controller:myperipheral|simple_uart:myuart|txint" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|peripheral_controller:myperipheral|uart_int" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|reset" tap_mode="classic" type="register"/>
        </storage_qualifier_input_vec>
      </signal_vec>
      <presentation>
        <data_view>
          <net is_signal_inverted="no" name="TG68Test:myTG68Test|peripheral_controller:myperipheral|uart_int"/>
          <net is_signal_inverted="no" name="TG68Test:myTG68Test|peripheral_controller:myperipheral|simple_uart:myuart|rxint"/>
          <net is_signal_inverted="no" name="TG68Test:myTG68Test|peripheral_controller:myperipheral|simple_uart:myuart|txint"/>
          <net is_signal_inverted="no" name="TG68Test:myTG68Test|peripheral_controller:myperipheral|simple_uart:myuart|txgo"/>
          <bus is_signal_inverted="no" link="all" name="TG68Test:myTG68Test|peripheral_controller:myperipheral|ser_ints" order="msb_to_lsb" radix="hex" state="expand" type="register">
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|peripheral_controller:myperipheral|ser_ints[1]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|peripheral_controller:myperipheral|ser_ints[0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="TG68Test:myTG68Test|peripheral_controller:myperipheral|simple_uart:myuart|rxdata" order="msb_to_lsb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|peripheral_controller:myperipheral|simple_uart:myuart|rxdata[7]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|peripheral_controller:myperipheral|simple_uart:myuart|rxdata[6]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|peripheral_controller:myperipheral|simple_uart:myuart|rxdata[5]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|peripheral_controller:myperipheral|simple_uart:myuart|rxdata[4]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|peripheral_controller:myperipheral|simple_uart:myuart|rxdata[3]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|peripheral_controller:myperipheral|simple_uart:myuart|rxdata[2]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|peripheral_controller:myperipheral|simple_uart:myuart|rxdata[1]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|peripheral_controller:myperipheral|simple_uart:myuart|rxdata[0]"/>
          </bus>
          <net is_signal_inverted="no" name="TG68Test:myTG68Test|reset"/>
          <bus is_signal_inverted="no" link="all" name="TG68Test:myTG68Test|per_reg_addr" order="msb_to_lsb" radix="hex" state="collapse" type="register">
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|per_reg_addr[11]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|per_reg_addr[10]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|per_reg_addr[9]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|per_reg_addr[8]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|per_reg_addr[7]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|per_reg_addr[6]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|per_reg_addr[5]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|per_reg_addr[4]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|per_reg_addr[3]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|per_reg_addr[2]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|per_reg_addr[1]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|per_reg_addr[0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="TG68Test:myTG68Test|interrupt_controller:myint|int_out" order="msb_to_lsb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|interrupt_controller:myint|int_out[2]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|interrupt_controller:myint|int_out[1]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|interrupt_controller:myint|int_out[0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="TG68Test:myTG68Test|per_reg_datain" order="msb_to_lsb" radix="hex" state="collapse" type="register">
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|per_reg_datain[15]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|per_reg_datain[14]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|per_reg_datain[13]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|per_reg_datain[12]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|per_reg_datain[11]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|per_reg_datain[10]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|per_reg_datain[9]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|per_reg_datain[8]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|per_reg_datain[7]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|per_reg_datain[6]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|per_reg_datain[5]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|per_reg_datain[4]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|per_reg_datain[3]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|per_reg_datain[2]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|per_reg_datain[1]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|per_reg_datain[0]"/>
          </bus>
          <net is_signal_inverted="no" name="TG68Test:myTG68Test|per_reg_req"/>
          <net is_signal_inverted="no" name="TG68Test:myTG68Test|per_reg_rw"/>
        </data_view>
        <setup_view>
          <net is_signal_inverted="no" name="TG68Test:myTG68Test|peripheral_controller:myperipheral|uart_int"/>
          <net is_signal_inverted="no" name="TG68Test:myTG68Test|peripheral_controller:myperipheral|simple_uart:myuart|rxint"/>
          <net is_signal_inverted="no" name="TG68Test:myTG68Test|peripheral_controller:myperipheral|simple_uart:myuart|txint"/>
          <net is_signal_inverted="no" name="TG68Test:myTG68Test|peripheral_controller:myperipheral|simple_uart:myuart|txgo"/>
          <bus is_signal_inverted="no" link="all" name="TG68Test:myTG68Test|peripheral_controller:myperipheral|ser_ints" order="msb_to_lsb" radix="hex" state="collapse" type="register">
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|peripheral_controller:myperipheral|ser_ints[1]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|peripheral_controller:myperipheral|ser_ints[0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="TG68Test:myTG68Test|peripheral_controller:myperipheral|simple_uart:myuart|rxdata" order="msb_to_lsb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|peripheral_controller:myperipheral|simple_uart:myuart|rxdata[7]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|peripheral_controller:myperipheral|simple_uart:myuart|rxdata[6]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|peripheral_controller:myperipheral|simple_uart:myuart|rxdata[5]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|peripheral_controller:myperipheral|simple_uart:myuart|rxdata[4]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|peripheral_controller:myperipheral|simple_uart:myuart|rxdata[3]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|peripheral_controller:myperipheral|simple_uart:myuart|rxdata[2]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|peripheral_controller:myperipheral|simple_uart:myuart|rxdata[1]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|peripheral_controller:myperipheral|simple_uart:myuart|rxdata[0]"/>
          </bus>
          <net is_signal_inverted="no" name="TG68Test:myTG68Test|reset"/>
          <bus is_signal_inverted="no" link="all" name="TG68Test:myTG68Test|per_reg_addr" order="msb_to_lsb" radix="hex" state="collapse" type="register">
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|per_reg_addr[11]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|per_reg_addr[10]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|per_reg_addr[9]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|per_reg_addr[8]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|per_reg_addr[7]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|per_reg_addr[6]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|per_reg_addr[5]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|per_reg_addr[4]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|per_reg_addr[3]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|per_reg_addr[2]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|per_reg_addr[1]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|per_reg_addr[0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="TG68Test:myTG68Test|interrupt_controller:myint|int_out" order="msb_to_lsb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|interrupt_controller:myint|int_out[2]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|interrupt_controller:myint|int_out[1]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|interrupt_controller:myint|int_out[0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="TG68Test:myTG68Test|per_reg_datain" order="msb_to_lsb" radix="hex" state="collapse" type="register">
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|per_reg_datain[15]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|per_reg_datain[14]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|per_reg_datain[13]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|per_reg_datain[12]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|per_reg_datain[11]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|per_reg_datain[10]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|per_reg_datain[9]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|per_reg_datain[8]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|per_reg_datain[7]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|per_reg_datain[6]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|per_reg_datain[5]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|per_reg_datain[4]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|per_reg_datain[3]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|per_reg_datain[2]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|per_reg_datain[1]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|per_reg_datain[0]"/>
          </bus>
          <net is_signal_inverted="no" name="TG68Test:myTG68Test|per_reg_req"/>
          <net is_signal_inverted="no" name="TG68Test:myTG68Test|per_reg_rw"/>
        </setup_view>
      </presentation>
      <trigger attribute_mem_mode="false" gap_record="true" global_temp="1" name="trigger: 2012/06/23 18:30:57  #1" position="pre" power_up_trigger_mode="false" record_data_gap="true" segment_size="64" storage_mode="off" storage_qualifier_disabled="no" storage_qualifier_port_is_pin="false" storage_qualifier_port_name="auto_stp_external_storage_qualifier" storage_qualifier_port_tap_mode="classic" trigger_in="dont_care" trigger_out="active high" trigger_type="circular">
        <power_up_trigger position="pre" storage_qualifier_disabled="no" trigger_in="dont_care" trigger_out="active high"/>
        <events use_custom_flow_control="no">
          <level enabled="yes" name="condition1" type="basic">'TG68Test:myTG68Test|peripheral_controller:myperipheral|simple_uart:myuart|rxint' == rising edge
            <power_up enabled="yes">
            </power_up>
            <op_node/>
          </level>
        </events>
        <storage_qualifier_events>
          <transitional>000000000000000000000000000000000000000000000000
            <pwr_up_transitional>000000000000000000000000000000000000000000000000</pwr_up_transitional>
          </transitional>
          <storage_qualifier_level type="basic">
            <power_up>
            </power_up>
            <op_node/>
          </storage_qualifier_level>
          <storage_qualifier_level type="basic">
            <power_up>
            </power_up>
            <op_node/>
          </storage_qualifier_level>
          <storage_qualifier_level type="basic">
            <power_up>
            </power_up>
            <op_node/>
          </storage_qualifier_level>
        </storage_qualifier_events>
      </trigger>
    </signal_set>
  </instance>
  <mnemonics/>
  <static_plugin_mnemonics/>
  <global_info>
    <single attribute="active instance" value="0"/>
    <single attribute="config widget visible" value="1"/>
    <single attribute="data log widget visible" value="0"/>
    <single attribute="hierarchy widget visible" value="0"/>
    <single attribute="instance widget visible" value="1"/>
    <single attribute="jtag widget visible" value="1"/>
    <single attribute="sof manager visible" value="0"/>
    <multi attribute="column width" size="23" value="34,34,321,74,68,70,88,88,98,98,88,88,110,101,101,101,101,101,101,101,101,107,78"/>
    <multi attribute="frame size" size="2" value="1202,938"/>
    <multi attribute="jtag widget size" size="2" value="320,120"/>
  </global_info>
</session>
