#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-42SL8KH

# Tue Mar 18 23:47:09 2025

#Implementation: ICE40UP5K_PROGRAM_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\vhd2008\std.vhd":146:18:146:21|Setting time resolution to ps
@N:"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\CONTROL_FPGA_QSW_DC_DC_10KW_FPGA_VHDL-main\MAIN.vhd":25:7:25:10|Top entity is set to MAIN.
VHDL syntax check successful!
@N: CD231 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\vhd2008\std1164.vhd":890:16:890:17|Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
File C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\CONTROL_FPGA_QSW_DC_DC_10KW_FPGA_VHDL-main\PWM_GENERATOR.vhd changed - recompiling

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 74MB peak: 75MB)


Process completed successfully.
# Tue Mar 18 23:47:09 2025

###########################################################]
Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\CONTROL_FPGA_QSW_DC_DC_10KW_FPGA_VHDL-main\ICE40_MAIN_PROGRAM_100MHZ_pll.v" (library work)
Verilog syntax check successful!

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)


Process completed successfully.
# Tue Mar 18 23:47:09 2025

###########################################################]
@N: CD720 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\vhd2008\std.vhd":146:18:146:21|Setting time resolution to ps
@N:"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\CONTROL_FPGA_QSW_DC_DC_10KW_FPGA_VHDL-main\MAIN.vhd":25:7:25:10|Top entity is set to MAIN.
File C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\CONTROL_FPGA_QSW_DC_DC_10KW_FPGA_VHDL-main\PI_CONTROLLER.vhd changed - recompiling
File C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\CONTROL_FPGA_QSW_DC_DC_10KW_FPGA_VHDL-main\PWM_GENERATOR.vhd changed - recompiling
File C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\CONTROL_FPGA_QSW_DC_DC_10KW_FPGA_VHDL-main\stoper.vhd changed - recompiling
File C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\CONTROL_FPGA_QSW_DC_DC_10KW_FPGA_VHDL-main\timer.vhd changed - recompiling
File C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\CONTROL_FPGA_QSW_DC_DC_10KW_FPGA_VHDL-main\current_shift.vhd changed - recompiling
File C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\CONTROL_FPGA_QSW_DC_DC_10KW_FPGA_VHDL-main\delay_measurement.vhd changed - recompiling
File C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\CONTROL_FPGA_QSW_DC_DC_10KW_FPGA_VHDL-main\phase_controller.vhd changed - recompiling
File C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\CONTROL_FPGA_QSW_DC_DC_10KW_FPGA_VHDL-main\MAIN.vhd changed - recompiling
File C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40_components_syn.vhd changed - recompiling
VHDL syntax check successful!
File C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\CONTROL_FPGA_QSW_DC_DC_10KW_FPGA_VHDL-main\PWM_GENERATOR.vhd changed - recompiling
@N: CD231 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\vhd2008\std1164.vhd":890:16:890:17|Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
@N: CD630 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\CONTROL_FPGA_QSW_DC_DC_10KW_FPGA_VHDL-main\MAIN.vhd":25:7:25:10|Synthesizing work.main.behavioral.
@N: CD630 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\CONTROL_FPGA_QSW_DC_DC_10KW_FPGA_VHDL-main\PWM_GENERATOR.vhd":5:7:5:19|Synthesizing work.pwm_generator.behavioral.
Post processing for work.pwm_generator.behavioral
@W: CL265 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\CONTROL_FPGA_QSW_DC_DC_10KW_FPGA_VHDL-main\PWM_GENERATOR.vhd":30:8:30:9|Removing unused bit 0 of change_flag_5(1 downto 0). Either assign all bits or reduce the width of the signal.
@W: CL111 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\CONTROL_FPGA_QSW_DC_DC_10KW_FPGA_VHDL-main\PWM_GENERATOR.vhd":30:8:30:9|All reachable assignments to change_flag(1) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@N: CD630 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\CONTROL_FPGA_QSW_DC_DC_10KW_FPGA_VHDL-main\current_shift.vhd":7:7:7:19|Synthesizing work.current_shift.behavioral.
@W: CD434 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\CONTROL_FPGA_QSW_DC_DC_10KW_FPGA_VHDL-main\current_shift.vhd":154:12:154:14|Signal clk in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@N: CD630 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\CONTROL_FPGA_QSW_DC_DC_10KW_FPGA_VHDL-main\PI_CONTROLLER.vhd":6:7:6:19|Synthesizing work.pi_controller.behavioral.
Post processing for work.pi_controller.behavioral
@W: CL169 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\CONTROL_FPGA_QSW_DC_DC_10KW_FPGA_VHDL-main\PI_CONTROLLER.vhd":35:8:35:9|Pruning unused register anti_windup_1(31 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\CONTROL_FPGA_QSW_DC_DC_10KW_FPGA_VHDL-main\PI_CONTROLLER.vhd":35:8:35:9|Pruning unused register prev_error_3(31 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\CONTROL_FPGA_QSW_DC_DC_10KW_FPGA_VHDL-main\PI_CONTROLLER.vhd":35:8:35:9|Pruning unused register int_term_1(31 downto 0). Make sure that there are no unused intermediate registers.
@N: CD630 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\CONTROL_FPGA_QSW_DC_DC_10KW_FPGA_VHDL-main\timer.vhd":5:7:5:11|Synthesizing work.timer.behavioral.
Post processing for work.timer.behavioral
@W: CL169 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\CONTROL_FPGA_QSW_DC_DC_10KW_FPGA_VHDL-main\timer.vhd":30:8:30:9|Pruning unused register elapsed_ticks_3(31 downto 0). Make sure that there are no unused intermediate registers.
@W: CL271 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\CONTROL_FPGA_QSW_DC_DC_10KW_FPGA_VHDL-main\timer.vhd":30:8:30:9|Pruning unused bits 31 to 30 of counter_4(31 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
Post processing for work.current_shift.behavioral
@W: CL113 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\CONTROL_FPGA_QSW_DC_DC_10KW_FPGA_VHDL-main\current_shift.vhd":133:8:133:9|Feedback mux created for signal stop_timer_phase. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL116 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\CONTROL_FPGA_QSW_DC_DC_10KW_FPGA_VHDL-main\current_shift.vhd":133:8:133:9|Input data for signal stop_timer_phase contains references to signal edges. An asynchronous reset may be missing from the sensitivity list.
@W: CL113 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\CONTROL_FPGA_QSW_DC_DC_10KW_FPGA_VHDL-main\current_shift.vhd":133:8:133:9|Feedback mux created for signal start_timer_phase. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL116 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\CONTROL_FPGA_QSW_DC_DC_10KW_FPGA_VHDL-main\current_shift.vhd":133:8:133:9|Input data for signal start_timer_phase contains references to signal edges. An asynchronous reset may be missing from the sensitivity list.
@W: CL113 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\CONTROL_FPGA_QSW_DC_DC_10KW_FPGA_VHDL-main\current_shift.vhd":133:8:133:9|Feedback mux created for signal phase_bufor. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL116 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\CONTROL_FPGA_QSW_DC_DC_10KW_FPGA_VHDL-main\current_shift.vhd":133:8:133:9|Input data for signal phase_bufor contains references to signal edges. An asynchronous reset may be missing from the sensitivity list.
@N: CD630 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\CONTROL_FPGA_QSW_DC_DC_10KW_FPGA_VHDL-main\phase_controller.vhd":5:7:5:22|Synthesizing work.phase_controller.behavioral.
@N: CD231 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\CONTROL_FPGA_QSW_DC_DC_10KW_FPGA_VHDL-main\phase_controller.vhd":25:23:25:24|Using onehot encoding for type state_machine. For example, enumeration readytogo_state is mapped to "100000".
@N: CD630 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\CONTROL_FPGA_QSW_DC_DC_10KW_FPGA_VHDL-main\stoper.vhd":5:7:5:12|Synthesizing work.stoper.behavioral.
Post processing for work.stoper.behavioral
@W: CL190 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\CONTROL_FPGA_QSW_DC_DC_10KW_FPGA_VHDL-main\stoper.vhd":28:8:28:9|Optimizing register bit target_time(20) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\CONTROL_FPGA_QSW_DC_DC_10KW_FPGA_VHDL-main\stoper.vhd":28:8:28:9|Optimizing register bit target_time(21) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\CONTROL_FPGA_QSW_DC_DC_10KW_FPGA_VHDL-main\stoper.vhd":28:8:28:9|Optimizing register bit target_time(22) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\CONTROL_FPGA_QSW_DC_DC_10KW_FPGA_VHDL-main\stoper.vhd":28:8:28:9|Optimizing register bit target_time(23) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\CONTROL_FPGA_QSW_DC_DC_10KW_FPGA_VHDL-main\stoper.vhd":28:8:28:9|Optimizing register bit target_time(24) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\CONTROL_FPGA_QSW_DC_DC_10KW_FPGA_VHDL-main\stoper.vhd":28:8:28:9|Optimizing register bit target_time(25) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\CONTROL_FPGA_QSW_DC_DC_10KW_FPGA_VHDL-main\stoper.vhd":28:8:28:9|Optimizing register bit target_time(26) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\CONTROL_FPGA_QSW_DC_DC_10KW_FPGA_VHDL-main\stoper.vhd":28:8:28:9|Optimizing register bit target_time(27) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\CONTROL_FPGA_QSW_DC_DC_10KW_FPGA_VHDL-main\stoper.vhd":28:8:28:9|Optimizing register bit target_time(28) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\CONTROL_FPGA_QSW_DC_DC_10KW_FPGA_VHDL-main\stoper.vhd":28:8:28:9|Optimizing register bit target_time(29) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\CONTROL_FPGA_QSW_DC_DC_10KW_FPGA_VHDL-main\stoper.vhd":28:8:28:9|Optimizing register bit target_time(30) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\CONTROL_FPGA_QSW_DC_DC_10KW_FPGA_VHDL-main\stoper.vhd":28:8:28:9|Optimizing register bit target_time(31) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\CONTROL_FPGA_QSW_DC_DC_10KW_FPGA_VHDL-main\stoper.vhd":28:8:28:9|Pruning register bits 31 to 20 of target_time(31 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
Post processing for work.phase_controller.behavioral
@W: CL169 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\CONTROL_FPGA_QSW_DC_DC_10KW_FPGA_VHDL-main\phase_controller.vhd":69:8:69:9|Pruning unused register start_flag_2. Make sure that there are no unused intermediate registers.
@N: CD630 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\CONTROL_FPGA_QSW_DC_DC_10KW_FPGA_VHDL-main\delay_measurement.vhd":5:7:5:23|Synthesizing work.delay_measurement.behavioral.
@W: CG296 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\CONTROL_FPGA_QSW_DC_DC_10KW_FPGA_VHDL-main\delay_measurement.vhd":61:4:61:10|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\CONTROL_FPGA_QSW_DC_DC_10KW_FPGA_VHDL-main\delay_measurement.vhd":83:37:83:51|Referenced variable elapsed_time_tr is not in sensitivity list.
@W: CG296 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\CONTROL_FPGA_QSW_DC_DC_10KW_FPGA_VHDL-main\delay_measurement.vhd":92:4:92:10|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\CONTROL_FPGA_QSW_DC_DC_10KW_FPGA_VHDL-main\delay_measurement.vhd":112:11:112:25|Referenced variable elapsed_time_hc is not in sensitivity list.
@W: CG290 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\CONTROL_FPGA_QSW_DC_DC_10KW_FPGA_VHDL-main\delay_measurement.vhd":112:38:112:52|Referenced variable elapsed_time_tr is not in sensitivity list.
Post processing for work.delay_measurement.behavioral
@W: CL117 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\CONTROL_FPGA_QSW_DC_DC_10KW_FPGA_VHDL-main\delay_measurement.vhd":115:8:115:9|Latch generated from process for signal delay_hc(31 downto 0); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\CONTROL_FPGA_QSW_DC_DC_10KW_FPGA_VHDL-main\delay_measurement.vhd":86:8:86:9|Latch generated from process for signal delay_tr(31 downto 0); possible missing assignment in an if or case statement.
Post processing for work.main.behavioral
@W: CL190 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\CONTROL_FPGA_QSW_DC_DC_10KW_FPGA_VHDL-main\stoper.vhd":28:8:28:9|Optimizing register bit accumulated_time(0) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\CONTROL_FPGA_QSW_DC_DC_10KW_FPGA_VHDL-main\stoper.vhd":28:8:28:9|Pruning register bit 0 of accumulated_time(31 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL201 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\CONTROL_FPGA_QSW_DC_DC_10KW_FPGA_VHDL-main\phase_controller.vhd":69:8:69:9|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 5 reachable states with original encodings of:
   000001
   000010
   000100
   001000
   010000
@W: CL190 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\CONTROL_FPGA_QSW_DC_DC_10KW_FPGA_VHDL-main\timer.vhd":30:8:30:9|Optimizing register bit elapsed_time_ns(0) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\CONTROL_FPGA_QSW_DC_DC_10KW_FPGA_VHDL-main\timer.vhd":30:8:30:9|Pruning register bit 0 of elapsed_time_ns(31 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL190 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\CONTROL_FPGA_QSW_DC_DC_10KW_FPGA_VHDL-main\current_shift.vhd":133:8:133:9|Optimizing register bit stop_timer_phase to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL169 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\CONTROL_FPGA_QSW_DC_DC_10KW_FPGA_VHDL-main\current_shift.vhd":133:8:133:9|Pruning unused register stop_timer_phase. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\CONTROL_FPGA_QSW_DC_DC_10KW_FPGA_VHDL-main\current_shift.vhd":133:8:133:9|Pruning unused register phase_bufor. Make sure that there are no unused intermediate registers.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 80MB peak: 83MB)


Process completed successfully.
# Tue Mar 18 23:47:09 2025

###########################################################]
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\CONTROL_FPGA_QSW_DC_DC_10KW_FPGA_VHDL-main\ICE40_MAIN_PROGRAM_100MHZ_pll.v" (library work)
Verilog syntax check successful!
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":698:7:698:19|Synthesizing module SB_PLL40_CORE in library work.

@N: CG364 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\CONTROL_FPGA_QSW_DC_DC_10KW_FPGA_VHDL-main\ICE40_MAIN_PROGRAM_100MHZ_pll.v":1:7:1:35|Synthesizing module ICE40_MAIN_PROGRAM_100MHZ_pll in library work.

@W: CG781 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\CONTROL_FPGA_QSW_DC_DC_10KW_FPGA_VHDL-main\ICE40_MAIN_PROGRAM_100MHZ_pll.v":14:61:14:61|Input EXTFEEDBACK on instance ICE40_MAIN_PROGRAM_100MHZ_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\CONTROL_FPGA_QSW_DC_DC_10KW_FPGA_VHDL-main\ICE40_MAIN_PROGRAM_100MHZ_pll.v":15:62:15:62|Input DYNAMICDELAY on instance ICE40_MAIN_PROGRAM_100MHZ_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\CONTROL_FPGA_QSW_DC_DC_10KW_FPGA_VHDL-main\ICE40_MAIN_PROGRAM_100MHZ_pll.v":18:65:18:65|Input LATCHINPUTVALUE on instance ICE40_MAIN_PROGRAM_100MHZ_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\CONTROL_FPGA_QSW_DC_DC_10KW_FPGA_VHDL-main\ICE40_MAIN_PROGRAM_100MHZ_pll.v":20:53:20:53|Input SDI on instance ICE40_MAIN_PROGRAM_100MHZ_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\CONTROL_FPGA_QSW_DC_DC_10KW_FPGA_VHDL-main\ICE40_MAIN_PROGRAM_100MHZ_pll.v":22:54:22:54|Input SCLK on instance ICE40_MAIN_PROGRAM_100MHZ_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)


Process completed successfully.
# Tue Mar 18 23:47:09 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\CONTROL_FPGA_QSW_DC_DC_10KW_FPGA_VHDL-main\ICE40UP5K_PROGRAM_Implmnt\synwork\layer0.srs changed - recompiling
File C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\CONTROL_FPGA_QSW_DC_DC_10KW_FPGA_VHDL-main\ICE40UP5K_PROGRAM_Implmnt\synwork\layer1.srs changed - recompiling

=======================================================================================
For a summary of linker messages for components that did not bind, please see log file:
@L: C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\CONTROL_FPGA_QSW_DC_DC_10KW_FPGA_VHDL-main\ICE40UP5K_PROGRAM_Implmnt\synwork\ICE40UP5K_PROGRAM_comp.linkerlog
=======================================================================================


At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Mar 18 23:47:09 2025

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 4MB peak: 5MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Mar 18 23:47:10 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\CONTROL_FPGA_QSW_DC_DC_10KW_FPGA_VHDL-main\ICE40UP5K_PROGRAM_Implmnt\synwork\ICE40UP5K_PROGRAM_comp.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Mar 18 23:47:11 2025

###########################################################]
Pre-mapping Report

# Tue Mar 18 23:47:11 2025

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\CONTROL_FPGA_QSW_DC_DC_10KW_FPGA_VHDL-main\ICE40UP5K_PROGRAM_Implmnt\ICE40UP5K_PROGRAM_scck.rpt 
Printing clock  summary report in "C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\CONTROL_FPGA_QSW_DC_DC_10KW_FPGA_VHDL-main\ICE40UP5K_PROGRAM_Implmnt\ICE40UP5K_PROGRAM_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 105MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 105MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 103MB peak: 105MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 104MB peak: 106MB)

@W: MO129 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\control_fpga_qsw_dc_dc_10kw_fpga_vhdl-main\delay_measurement.vhd":86:8:86:9|Sequential instance delay_measurement_inst.delay_tr_1[0] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\control_fpga_qsw_dc_dc_10kw_fpga_vhdl-main\delay_measurement.vhd":115:8:115:9|Sequential instance delay_measurement_inst.delay_hc_1[0] is reduced to a combinational gate by constant propagation.
@N: BN362 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\control_fpga_qsw_dc_dc_10kw_fpga_vhdl-main\timer.vhd":30:8:30:9|Removing sequential instance elapsed_time_ns_1[31:1] (in view: work.timer_2(behavioral)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN115 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\control_fpga_qsw_dc_dc_10kw_fpga_vhdl-main\current_shift.vhd":84:4:84:14|Removing instance timer_phase (in view: work.CURRENT_SHIFT(behavioral)) of type view:work.timer_2(behavioral) because it does not drive other instances.
@N: BN362 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\control_fpga_qsw_dc_dc_10kw_fpga_vhdl-main\current_shift.vhd":133:8:133:9|Removing sequential instance start_timer_phase (in view: work.CURRENT_SHIFT(behavioral)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\control_fpga_qsw_dc_dc_10kw_fpga_vhdl-main\phase_controller.vhd":69:8:69:9|Removing sequential instance T01 (in view: work.phase_controller_0(behavioral)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\control_fpga_qsw_dc_dc_10kw_fpga_vhdl-main\phase_controller.vhd":69:8:69:9|Removing sequential instance T12 (in view: work.phase_controller_0(behavioral)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\control_fpga_qsw_dc_dc_10kw_fpga_vhdl-main\phase_controller.vhd":69:8:69:9|Removing sequential instance T23 (in view: work.phase_controller_0(behavioral)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\control_fpga_qsw_dc_dc_10kw_fpga_vhdl-main\phase_controller.vhd":69:8:69:9|Removing sequential instance T45 (in view: work.phase_controller_0(behavioral)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=30  set on top level netlist MAIN

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 135MB)



Clock Summary
*****************

Start                                                        Requested     Requested     Clock                                                                       Clock                   Clock
Clock                                                        Frequency     Period        Type                                                                        Group                   Load 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
ICE40_MAIN_PROGRAM_100MHZ_pll|PLLOUTCORE_derived_clock       100.5 MHz     9.948         derived (from MAIN|clk_12mhz_inferred_clock)                                Inferred_clkgroup_0     0    
ICE40_MAIN_PROGRAM_100MHZ_pll|PLLOUTGLOBAL_derived_clock     100.5 MHz     9.948         derived (from MAIN|clk_12mhz_inferred_clock)                                Inferred_clkgroup_0     623  
MAIN|clk_12mhz_inferred_clock                                12.0 MHz      83.320        inferred                                                                    Inferred_clkgroup_0     0    
MAIN|delay_hc_input                                          100.0 MHz     10.000        inferred                                                                    Inferred_clkgroup_2     2    
MAIN|delay_tr_input                                          100.0 MHz     10.000        inferred                                                                    Inferred_clkgroup_1     2    
System                                                       100.0 MHz     10.000        system                                                                      system_clkgroup         62   
phase_controller_1|S1_derived_clock                          100.5 MHz     9.948         derived (from ICE40_MAIN_PROGRAM_100MHZ_pll|PLLOUTGLOBAL_derived_clock)     Inferred_clkgroup_0     2    
==================================================================================================================================================================================================

@W: MT531 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\control_fpga_qsw_dc_dc_10kw_fpga_vhdl-main\delay_measurement.vhd":115:8:115:9|Found signal identified as System clock which controls 62 sequential elements including delay_measurement_inst.delay_hc_1[31:20].  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 
@W: MT529 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\control_fpga_qsw_dc_dc_10kw_fpga_vhdl-main\delay_measurement.vhd":63:8:63:9|Found inferred clock MAIN|delay_tr_input which controls 2 sequential elements including delay_measurement_inst.start_timer_tr. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\control_fpga_qsw_dc_dc_10kw_fpga_vhdl-main\delay_measurement.vhd":94:8:94:9|Found inferred clock MAIN|delay_hc_input which controls 2 sequential elements including delay_measurement_inst.start_timer_hc. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\CONTROL_FPGA_QSW_DC_DC_10KW_FPGA_VHDL-main\ICE40UP5K_PROGRAM_Implmnt\ICE40UP5K_PROGRAM.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)

Encoding state machine state[0:4] (in view: work.phase_controller_1(behavioral))
original code -> new code
   000001 -> 00001
   000010 -> 00010
   000100 -> 00100
   001000 -> 01000
   010000 -> 10000
Encoding state machine state[0:4] (in view: work.phase_controller_0(behavioral))
original code -> new code
   000001 -> 00001
   000010 -> 00010
   000100 -> 00100
   001000 -> 01000
   010000 -> 10000
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 137MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 51MB peak: 137MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Mar 18 23:47:11 2025

###########################################################]
Map & Optimize Report

# Tue Mar 18 23:47:11 2025

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 135MB)


Available hyper_sources - for debug and ip models
	None Found

@W: FX1039 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\control_fpga_qsw_dc_dc_10kw_fpga_vhdl-main\timer.vhd":30:8:30:9|User-specified initial value defined for instance delay_measurement_inst.delay_tr_timer.counter[29:0] is being ignored. 
@W: FX1039 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\control_fpga_qsw_dc_dc_10kw_fpga_vhdl-main\timer.vhd":30:8:30:9|User-specified initial value defined for instance delay_measurement_inst.delay_tr_timer.running is being ignored. 
@W: FX1039 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\control_fpga_qsw_dc_dc_10kw_fpga_vhdl-main\timer.vhd":30:8:30:9|User-specified initial value defined for instance delay_measurement_inst.delay_hc_timer.counter[29:0] is being ignored. 
@W: FX1039 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\control_fpga_qsw_dc_dc_10kw_fpga_vhdl-main\timer.vhd":30:8:30:9|User-specified initial value defined for instance delay_measurement_inst.delay_hc_timer.running is being ignored. 
@W: FX1039 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\control_fpga_qsw_dc_dc_10kw_fpga_vhdl-main\delay_measurement.vhd":94:8:94:9|User-specified initial value defined for instance delay_measurement_inst.start_timer_hc is being ignored. 
@W: FX1039 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\control_fpga_qsw_dc_dc_10kw_fpga_vhdl-main\delay_measurement.vhd":63:8:63:9|User-specified initial value defined for instance delay_measurement_inst.start_timer_tr is being ignored. 
@W: FX1039 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\control_fpga_qsw_dc_dc_10kw_fpga_vhdl-main\delay_measurement.vhd":94:8:94:9|User-specified initial value defined for instance delay_measurement_inst.stop_timer_hc is being ignored. 
@W: FX1039 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\control_fpga_qsw_dc_dc_10kw_fpga_vhdl-main\delay_measurement.vhd":63:8:63:9|User-specified initial value defined for instance delay_measurement_inst.stop_timer_tr is being ignored. 
@W: FX1039 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\control_fpga_qsw_dc_dc_10kw_fpga_vhdl-main\stoper.vhd":28:8:28:9|User-specified initial value defined for instance phase_controller_inst1.stoper_hc.accumulated_time[31:1] is being ignored. 
@W: FX1039 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\control_fpga_qsw_dc_dc_10kw_fpga_vhdl-main\stoper.vhd":28:8:28:9|User-specified initial value defined for instance phase_controller_inst1.stoper_hc.target_time[19:0] is being ignored. 
@W: FX1039 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\control_fpga_qsw_dc_dc_10kw_fpga_vhdl-main\stoper.vhd":28:8:28:9|User-specified initial value defined for instance phase_controller_inst1.stoper_hc.running is being ignored. 
@W: FX1039 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\control_fpga_qsw_dc_dc_10kw_fpga_vhdl-main\stoper.vhd":28:8:28:9|User-specified initial value defined for instance phase_controller_inst1.stoper_hc.start_latched is being ignored. 
@W: FX1039 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\control_fpga_qsw_dc_dc_10kw_fpga_vhdl-main\stoper.vhd":28:8:28:9|User-specified initial value defined for instance phase_controller_inst1.stoper_tr.accumulated_time[31:1] is being ignored. 
@W: FX1039 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\control_fpga_qsw_dc_dc_10kw_fpga_vhdl-main\stoper.vhd":28:8:28:9|User-specified initial value defined for instance phase_controller_inst1.stoper_tr.target_time[19:0] is being ignored. 
@W: FX1039 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\control_fpga_qsw_dc_dc_10kw_fpga_vhdl-main\stoper.vhd":28:8:28:9|User-specified initial value defined for instance phase_controller_inst1.stoper_tr.running is being ignored. 
@W: FX1039 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\control_fpga_qsw_dc_dc_10kw_fpga_vhdl-main\stoper.vhd":28:8:28:9|User-specified initial value defined for instance phase_controller_inst1.stoper_tr.start_latched is being ignored. 
@W: FX1039 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\control_fpga_qsw_dc_dc_10kw_fpga_vhdl-main\phase_controller.vhd":69:8:69:9|User-specified initial value defined for instance phase_controller_inst1.start_timer_hc is being ignored. 
@W: FX1039 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\control_fpga_qsw_dc_dc_10kw_fpga_vhdl-main\phase_controller.vhd":69:8:69:9|User-specified initial value defined for instance phase_controller_inst1.start_timer_tr is being ignored. 
@W: FX1039 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\control_fpga_qsw_dc_dc_10kw_fpga_vhdl-main\stoper.vhd":28:8:28:9|User-specified initial value defined for instance phase_controller_inst2.stoper_hc.accumulated_time[31:1] is being ignored. 
@W: FX1039 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\control_fpga_qsw_dc_dc_10kw_fpga_vhdl-main\stoper.vhd":28:8:28:9|User-specified initial value defined for instance phase_controller_inst2.stoper_hc.target_time[19:0] is being ignored. 
@W: FX1039 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\control_fpga_qsw_dc_dc_10kw_fpga_vhdl-main\stoper.vhd":28:8:28:9|User-specified initial value defined for instance phase_controller_inst2.stoper_hc.running is being ignored. 
@W: FX1039 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\control_fpga_qsw_dc_dc_10kw_fpga_vhdl-main\stoper.vhd":28:8:28:9|User-specified initial value defined for instance phase_controller_inst2.stoper_hc.start_latched is being ignored. 
@W: FX1039 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\control_fpga_qsw_dc_dc_10kw_fpga_vhdl-main\stoper.vhd":28:8:28:9|User-specified initial value defined for instance phase_controller_inst2.stoper_tr.accumulated_time[31:1] is being ignored. 
@W: FX1039 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\control_fpga_qsw_dc_dc_10kw_fpga_vhdl-main\stoper.vhd":28:8:28:9|User-specified initial value defined for instance phase_controller_inst2.stoper_tr.target_time[19:0] is being ignored. 
@W: FX1039 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\control_fpga_qsw_dc_dc_10kw_fpga_vhdl-main\stoper.vhd":28:8:28:9|User-specified initial value defined for instance phase_controller_inst2.stoper_tr.running is being ignored. 
@W: FX1039 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\control_fpga_qsw_dc_dc_10kw_fpga_vhdl-main\stoper.vhd":28:8:28:9|User-specified initial value defined for instance phase_controller_inst2.stoper_tr.start_latched is being ignored. 
@W: FX1039 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\control_fpga_qsw_dc_dc_10kw_fpga_vhdl-main\phase_controller.vhd":69:8:69:9|User-specified initial value defined for instance phase_controller_inst2.start_timer_hc is being ignored. 
@W: FX1039 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\control_fpga_qsw_dc_dc_10kw_fpga_vhdl-main\phase_controller.vhd":69:8:69:9|User-specified initial value defined for instance phase_controller_inst2.start_timer_tr is being ignored. 
@W: FX1039 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\control_fpga_qsw_dc_dc_10kw_fpga_vhdl-main\timer.vhd":30:8:30:9|User-specified initial value defined for instance current_shift_inst.timer_s1.counter[29:0] is being ignored. 
@W: FX1039 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\control_fpga_qsw_dc_dc_10kw_fpga_vhdl-main\timer.vhd":30:8:30:9|User-specified initial value defined for instance current_shift_inst.timer_s1.running is being ignored. 
@W: FX1039 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\control_fpga_qsw_dc_dc_10kw_fpga_vhdl-main\current_shift.vhd":110:8:110:9|User-specified initial value defined for instance current_shift_inst.start_timer_s1 is being ignored. 
@W: FX1039 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\control_fpga_qsw_dc_dc_10kw_fpga_vhdl-main\current_shift.vhd":110:8:110:9|User-specified initial value defined for instance current_shift_inst.stop_timer_s1 is being ignored. 
@W: FX1039 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\control_fpga_qsw_dc_dc_10kw_fpga_vhdl-main\pi_controller.vhd":35:8:35:9|User-specified initial value defined for instance current_shift_inst.PI_CTRL.integrator[31:0] is being ignored. 
@W: FX1039 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\control_fpga_qsw_dc_dc_10kw_fpga_vhdl-main\pi_controller.vhd":35:8:35:9|User-specified initial value defined for instance current_shift_inst.PI_CTRL.error_control[31:0] is being ignored. 
@W: FX1039 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\control_fpga_qsw_dc_dc_10kw_fpga_vhdl-main\pi_controller.vhd":35:8:35:9|User-specified initial value defined for instance current_shift_inst.PI_CTRL.output_unclamped[31:0] is being ignored. 
@W: FX1039 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\control_fpga_qsw_dc_dc_10kw_fpga_vhdl-main\pi_controller.vhd":35:8:35:9|User-specified initial value defined for instance current_shift_inst.PI_CTRL.prop_term[31:0] is being ignored. 
@W: FX1039 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\control_fpga_qsw_dc_dc_10kw_fpga_vhdl-main\pwm_generator.vhd":30:8:30:9|User-specified initial value defined for instance pwm_generator_inst.threshold[9:0] is being ignored. 
@W: FX1039 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\control_fpga_qsw_dc_dc_10kw_fpga_vhdl-main\pwm_generator.vhd":30:8:30:9|User-specified initial value defined for instance pwm_generator_inst.threshold_ACC[9:0] is being ignored. 
@W: FX1039 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\control_fpga_qsw_dc_dc_10kw_fpga_vhdl-main\pwm_generator.vhd":30:8:30:9|User-specified initial value defined for instance pwm_generator_inst.counter[9:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)

@N: MO231 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\control_fpga_qsw_dc_dc_10kw_fpga_vhdl-main\pwm_generator.vhd":30:8:30:9|Found counter in view:work.MAIN(behavioral) instance pwm_generator_inst.counter[9:0] 
@N: MO231 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\control_fpga_qsw_dc_dc_10kw_fpga_vhdl-main\timer.vhd":30:8:30:9|Found counter in view:work.timer(behavioral) instance counter[29:0] 
Encoding state machine state[0:4] (in view: work.phase_controller_1(behavioral))
original code -> new code
   000001 -> 00001
   000010 -> 00010
   000100 -> 00100
   001000 -> 01000
   010000 -> 10000
@N: BN362 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\control_fpga_qsw_dc_dc_10kw_fpga_vhdl-main\stoper.vhd":28:8:28:9|Removing sequential instance target_time[0] (in view: work.stoper(behavioral)) because it does not drive other instances.
Encoding state machine state[0:4] (in view: work.phase_controller_0(behavioral))
original code -> new code
   000001 -> 00001
   000010 -> 00010
   000100 -> 00100
   001000 -> 01000
   010000 -> 10000
@N: MO231 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\control_fpga_qsw_dc_dc_10kw_fpga_vhdl-main\timer.vhd":30:8:30:9|Found counter in view:work.timer_2(behavioral) instance counter[29:0] 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)

@W: BN132 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\control_fpga_qsw_dc_dc_10kw_fpga_vhdl-main\phase_controller.vhd":69:8:69:9|Removing instance phase_controller_inst2.state[4] because it is equivalent to instance phase_controller_inst1.state[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\control_fpga_qsw_dc_dc_10kw_fpga_vhdl-main\pi_controller.vhd":35:8:35:9|Removing instance current_shift_inst.PI_CTRL.control_out[31] because it is equivalent to instance current_shift_inst.PI_CTRL.control_out[30]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\control_fpga_qsw_dc_dc_10kw_fpga_vhdl-main\pi_controller.vhd":35:8:35:9|Removing instance current_shift_inst.PI_CTRL.control_out[30] because it is equivalent to instance current_shift_inst.PI_CTRL.control_out[29]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\control_fpga_qsw_dc_dc_10kw_fpga_vhdl-main\pi_controller.vhd":35:8:35:9|Removing instance current_shift_inst.PI_CTRL.control_out[29] because it is equivalent to instance current_shift_inst.PI_CTRL.control_out[28]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\control_fpga_qsw_dc_dc_10kw_fpga_vhdl-main\pi_controller.vhd":35:8:35:9|Removing instance current_shift_inst.PI_CTRL.control_out[28] because it is equivalent to instance current_shift_inst.PI_CTRL.control_out[27]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\control_fpga_qsw_dc_dc_10kw_fpga_vhdl-main\pi_controller.vhd":35:8:35:9|Removing instance current_shift_inst.PI_CTRL.control_out[27] because it is equivalent to instance current_shift_inst.PI_CTRL.control_out[26]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\control_fpga_qsw_dc_dc_10kw_fpga_vhdl-main\pi_controller.vhd":35:8:35:9|Removing instance current_shift_inst.PI_CTRL.control_out[26] because it is equivalent to instance current_shift_inst.PI_CTRL.control_out[25]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\control_fpga_qsw_dc_dc_10kw_fpga_vhdl-main\pi_controller.vhd":35:8:35:9|Removing instance current_shift_inst.PI_CTRL.control_out[25] because it is equivalent to instance current_shift_inst.PI_CTRL.control_out[24]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\control_fpga_qsw_dc_dc_10kw_fpga_vhdl-main\pi_controller.vhd":35:8:35:9|Removing instance current_shift_inst.PI_CTRL.control_out[24] because it is equivalent to instance current_shift_inst.PI_CTRL.control_out[23]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\control_fpga_qsw_dc_dc_10kw_fpga_vhdl-main\pi_controller.vhd":35:8:35:9|Removing instance current_shift_inst.PI_CTRL.control_out[23] because it is equivalent to instance current_shift_inst.PI_CTRL.control_out[22]. To keep the instance, apply constraint syn_preserve=1 on the instance.

Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 142MB peak: 143MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 141MB peak: 143MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 143MB peak: 143MB)

@W: BN132 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\control_fpga_qsw_dc_dc_10kw_fpga_vhdl-main\pi_controller.vhd":35:8:35:9|Removing instance current_shift_inst.PI_CTRL.error_control[15] (in view: work.MAIN(behavioral)) because it is equivalent to instance current_shift_inst.PI_CTRL.error_control[14] (in view: work.MAIN(behavioral)). To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\control_fpga_qsw_dc_dc_10kw_fpga_vhdl-main\pi_controller.vhd":35:8:35:9|Removing instance current_shift_inst.PI_CTRL.error_control[16] (in view: work.MAIN(behavioral)) because it is equivalent to instance current_shift_inst.PI_CTRL.error_control[14] (in view: work.MAIN(behavioral)). To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\control_fpga_qsw_dc_dc_10kw_fpga_vhdl-main\pi_controller.vhd":35:8:35:9|Removing instance current_shift_inst.PI_CTRL.error_control[17] (in view: work.MAIN(behavioral)) because it is equivalent to instance current_shift_inst.PI_CTRL.error_control[14] (in view: work.MAIN(behavioral)). To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\control_fpga_qsw_dc_dc_10kw_fpga_vhdl-main\pi_controller.vhd":35:8:35:9|Removing instance current_shift_inst.PI_CTRL.error_control[18] (in view: work.MAIN(behavioral)) because it is equivalent to instance current_shift_inst.PI_CTRL.error_control[14] (in view: work.MAIN(behavioral)). To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\control_fpga_qsw_dc_dc_10kw_fpga_vhdl-main\pi_controller.vhd":35:8:35:9|Removing instance current_shift_inst.PI_CTRL.error_control[19] (in view: work.MAIN(behavioral)) because it is equivalent to instance current_shift_inst.PI_CTRL.error_control[14] (in view: work.MAIN(behavioral)). To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\control_fpga_qsw_dc_dc_10kw_fpga_vhdl-main\pi_controller.vhd":35:8:35:9|Removing instance current_shift_inst.PI_CTRL.error_control[20] (in view: work.MAIN(behavioral)) because it is equivalent to instance current_shift_inst.PI_CTRL.error_control[14] (in view: work.MAIN(behavioral)). To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\control_fpga_qsw_dc_dc_10kw_fpga_vhdl-main\pi_controller.vhd":35:8:35:9|Removing instance current_shift_inst.PI_CTRL.error_control[21] (in view: work.MAIN(behavioral)) because it is equivalent to instance current_shift_inst.PI_CTRL.error_control[14] (in view: work.MAIN(behavioral)). To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\control_fpga_qsw_dc_dc_10kw_fpga_vhdl-main\pi_controller.vhd":35:8:35:9|Removing instance current_shift_inst.PI_CTRL.error_control[22] (in view: work.MAIN(behavioral)) because it is equivalent to instance current_shift_inst.PI_CTRL.error_control[14] (in view: work.MAIN(behavioral)). To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\control_fpga_qsw_dc_dc_10kw_fpga_vhdl-main\pi_controller.vhd":35:8:35:9|Removing instance current_shift_inst.PI_CTRL.error_control[23] (in view: work.MAIN(behavioral)) because it is equivalent to instance current_shift_inst.PI_CTRL.error_control[14] (in view: work.MAIN(behavioral)). To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\control_fpga_qsw_dc_dc_10kw_fpga_vhdl-main\pi_controller.vhd":35:8:35:9|Removing instance current_shift_inst.PI_CTRL.error_control[24] (in view: work.MAIN(behavioral)) because it is equivalent to instance current_shift_inst.PI_CTRL.error_control[14] (in view: work.MAIN(behavioral)). To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\control_fpga_qsw_dc_dc_10kw_fpga_vhdl-main\pi_controller.vhd":35:8:35:9|Removing instance current_shift_inst.PI_CTRL.error_control[25] (in view: work.MAIN(behavioral)) because it is equivalent to instance current_shift_inst.PI_CTRL.error_control[14] (in view: work.MAIN(behavioral)). To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\control_fpga_qsw_dc_dc_10kw_fpga_vhdl-main\pi_controller.vhd":35:8:35:9|Removing instance current_shift_inst.PI_CTRL.error_control[26] (in view: work.MAIN(behavioral)) because it is equivalent to instance current_shift_inst.PI_CTRL.error_control[14] (in view: work.MAIN(behavioral)). To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\control_fpga_qsw_dc_dc_10kw_fpga_vhdl-main\pi_controller.vhd":35:8:35:9|Removing instance current_shift_inst.PI_CTRL.error_control[27] (in view: work.MAIN(behavioral)) because it is equivalent to instance current_shift_inst.PI_CTRL.error_control[14] (in view: work.MAIN(behavioral)). To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\control_fpga_qsw_dc_dc_10kw_fpga_vhdl-main\pi_controller.vhd":35:8:35:9|Removing instance current_shift_inst.PI_CTRL.error_control[28] (in view: work.MAIN(behavioral)) because it is equivalent to instance current_shift_inst.PI_CTRL.error_control[14] (in view: work.MAIN(behavioral)). To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\control_fpga_qsw_dc_dc_10kw_fpga_vhdl-main\pi_controller.vhd":35:8:35:9|Removing instance current_shift_inst.PI_CTRL.error_control[29] (in view: work.MAIN(behavioral)) because it is equivalent to instance current_shift_inst.PI_CTRL.error_control[14] (in view: work.MAIN(behavioral)). To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\control_fpga_qsw_dc_dc_10kw_fpga_vhdl-main\pi_controller.vhd":35:8:35:9|Removing instance current_shift_inst.PI_CTRL.error_control[30] (in view: work.MAIN(behavioral)) because it is equivalent to instance current_shift_inst.PI_CTRL.error_control[14] (in view: work.MAIN(behavioral)). To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\control_fpga_qsw_dc_dc_10kw_fpga_vhdl-main\pi_controller.vhd":35:8:35:9|Removing instance current_shift_inst.PI_CTRL.error_control[31] (in view: work.MAIN(behavioral)) because it is equivalent to instance current_shift_inst.PI_CTRL.error_control[14] (in view: work.MAIN(behavioral)). To keep the instance, apply constraint syn_preserve=1 on the instance.

Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 143MB peak: 144MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 143MB peak: 144MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 143MB peak: 144MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 143MB peak: 144MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 146MB peak: 149MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -3.26ns		1290 /       561
   2		0h:00m:00s		    -3.26ns		1289 /       561
@N: FX271 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\control_fpga_qsw_dc_dc_10kw_fpga_vhdl-main\timer.vhd":30:8:30:9|Replicating instance current_shift_inst.timer_s1.elapsed_time_ns_1[31] (in view: work.MAIN(behavioral)) with 30 loads 2 times to improve timing.
Timing driven replication report
Added 2 Registers via timing driven replication
Added 0 LUTs via timing driven replication

   3		0h:00m:00s		    -3.26ns		1289 /       563
   4		0h:00m:00s		    -2.39ns		1289 /       563
   5		0h:00m:00s		    -2.39ns		1289 /       563


   6		0h:00m:00s		    -2.39ns		1289 /       563
Re-levelizing using alternate method
Assigned 0 out of 2754 signals to level zero using alternate method
@N: FX1016 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\control_fpga_qsw_dc_dc_10kw_fpga_vhdl-main\main.vhd":39:8:39:21|SB_GB_IO inserted on the port delay_tr_input.
@N: FX1016 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\control_fpga_qsw_dc_dc_10kw_fpga_vhdl-main\main.vhd":40:8:40:21|SB_GB_IO inserted on the port delay_hc_input.
@N: FX1016 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\control_fpga_qsw_dc_dc_10kw_fpga_vhdl-main\main.vhd":29:8:29:12|SB_GB_IO inserted on the port reset.
@N: FX1017 :|SB_GB inserted on the net N_166_i.
@N: FX1017 :|SB_GB inserted on the net N_393_i.
@N: FX1017 :|SB_GB inserted on the net N_395_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 148MB peak: 149MB)

Warning: Found 63 combinational loops!
         Loop details will only be printed for 100 loops.
@W: BN137 :|Found combinational loop during mapping at net measured_delay_tr[2]
1) instance delay_measurement_inst.delay_tr_1_latch[2] (in view: work.MAIN(behavioral)), output net measured_delay_tr[2] (in view: work.MAIN(behavioral))
    net        measured_delay_tr[2]
    input  pin delay_measurement_inst.delay_tr_1_latch[2]/I1
    instance   delay_measurement_inst.delay_tr_1_latch[2] (cell SB_LUT4)
    output pin delay_measurement_inst.delay_tr_1_latch[2]/O
    net        measured_delay_tr[2]
@W: BN137 :|Found combinational loop during mapping at net measured_delay_tr[3]
2) instance delay_measurement_inst.delay_tr_1_latch_0[3] (in view: work.MAIN(behavioral)), output net measured_delay_tr[3] (in view: work.MAIN(behavioral))
    net        measured_delay_tr[3]
    input  pin delay_measurement_inst.delay_tr_1_latch[3]/I1
    instance   delay_measurement_inst.delay_tr_1_latch[3] (cell SB_LUT4)
    output pin delay_measurement_inst.delay_tr_1_latch[3]/O
    net        delay_measurement_inst.delay_tr_1_latch[3]
    input  pin delay_measurement_inst.delay_tr_1_latch_0[3]/I1
    instance   delay_measurement_inst.delay_tr_1_latch_0[3] (cell SB_LUT4)
    output pin delay_measurement_inst.delay_tr_1_latch_0[3]/O
    net        measured_delay_tr[3]
@W: BN137 :|Found combinational loop during mapping at net measured_delay_tr[10]
3) instance delay_measurement_inst.delay_tr_1_latch[10] (in view: work.MAIN(behavioral)), output net measured_delay_tr[10] (in view: work.MAIN(behavioral))
    net        measured_delay_tr[10]
    input  pin delay_measurement_inst.delay_tr_1_latch[10]/I1
    instance   delay_measurement_inst.delay_tr_1_latch[10] (cell SB_LUT4)
    output pin delay_measurement_inst.delay_tr_1_latch[10]/O
    net        measured_delay_tr[10]
@W: BN137 :|Found combinational loop during mapping at net measured_delay_tr[11]
4) instance delay_measurement_inst.delay_tr_1_latch[11] (in view: work.MAIN(behavioral)), output net measured_delay_tr[11] (in view: work.MAIN(behavioral))
    net        measured_delay_tr[11]
    input  pin delay_measurement_inst.delay_tr_1_latch[11]/I1
    instance   delay_measurement_inst.delay_tr_1_latch[11] (cell SB_LUT4)
    output pin delay_measurement_inst.delay_tr_1_latch[11]/O
    net        measured_delay_tr[11]
@W: BN137 :|Found combinational loop during mapping at net measured_delay_tr[12]
5) instance delay_measurement_inst.delay_tr_1_latch[12] (in view: work.MAIN(behavioral)), output net measured_delay_tr[12] (in view: work.MAIN(behavioral))
    net        measured_delay_tr[12]
    input  pin delay_measurement_inst.delay_tr_1_latch[12]/I1
    instance   delay_measurement_inst.delay_tr_1_latch[12] (cell SB_LUT4)
    output pin delay_measurement_inst.delay_tr_1_latch[12]/O
    net        measured_delay_tr[12]
@W: BN137 :|Found combinational loop during mapping at net measured_delay_tr[13]
6) instance delay_measurement_inst.delay_tr_1_latch[13] (in view: work.MAIN(behavioral)), output net measured_delay_tr[13] (in view: work.MAIN(behavioral))
    net        measured_delay_tr[13]
    input  pin delay_measurement_inst.delay_tr_1_latch[13]/I1
    instance   delay_measurement_inst.delay_tr_1_latch[13] (cell SB_LUT4)
    output pin delay_measurement_inst.delay_tr_1_latch[13]/O
    net        measured_delay_tr[13]
@W: BN137 :|Found combinational loop during mapping at net measured_delay_tr[6]
7) instance delay_measurement_inst.delay_tr_1_latch_0[6] (in view: work.MAIN(behavioral)), output net measured_delay_tr[6] (in view: work.MAIN(behavioral))
@W: BN137 :|Found combinational loop during mapping at net measured_delay_tr[7]
8) instance delay_measurement_inst.delay_tr_1_latch[7] (in view: work.MAIN(behavioral)), output net measured_delay_tr[7] (in view: work.MAIN(behavioral))
@W: BN137 :|Found combinational loop during mapping at net measured_delay_tr[8]
9) instance delay_measurement_inst.delay_tr_1_latch[8] (in view: work.MAIN(behavioral)), output net measured_delay_tr[8] (in view: work.MAIN(behavioral))
@W: BN137 :|Found combinational loop during mapping at net measured_delay_tr[9]
10) instance delay_measurement_inst.delay_tr_1_latch_0[9] (in view: work.MAIN(behavioral)), output net measured_delay_tr[9] (in view: work.MAIN(behavioral))
@W: BN137 :|Found combinational loop during mapping at net measured_delay_tr[14]
11) instance delay_measurement_inst.delay_tr_1_latch_0[14] (in view: work.MAIN(behavioral)), output net measured_delay_tr[14] (in view: work.MAIN(behavioral))
@W: BN137 :|Found combinational loop during mapping at net measured_delay_tr[15]
12) instance delay_measurement_inst.delay_tr_1_latch[15] (in view: work.MAIN(behavioral)), output net measured_delay_tr[15] (in view: work.MAIN(behavioral))
@W: BN137 :|Found combinational loop during mapping at net measured_delay_tr[16]
13) instance delay_measurement_inst.delay_tr_1_latch_0[16] (in view: work.MAIN(behavioral)), output net measured_delay_tr[16] (in view: work.MAIN(behavioral))
@W: BN137 :|Found combinational loop during mapping at net measured_delay_tr[17]
14) instance delay_measurement_inst.delay_tr_1_latch_0[17] (in view: work.MAIN(behavioral)), output net measured_delay_tr[17] (in view: work.MAIN(behavioral))
@W: BN137 :|Found combinational loop during mapping at net measured_delay_tr[4]
15) instance delay_measurement_inst.delay_tr_1_latch[4] (in view: work.MAIN(behavioral)), output net measured_delay_tr[4] (in view: work.MAIN(behavioral))
@W: BN137 :|Found combinational loop during mapping at net measured_delay_tr[5]
16) instance delay_measurement_inst.delay_tr_1_latch[5] (in view: work.MAIN(behavioral)), output net measured_delay_tr[5] (in view: work.MAIN(behavioral))
@W: BN137 :|Found combinational loop during mapping at net measured_delay_tr[18]
17) instance delay_measurement_inst.delay_tr_1_latch_0[18] (in view: work.MAIN(behavioral)), output net measured_delay_tr[18] (in view: work.MAIN(behavioral))
@W: BN137 :|Found combinational loop during mapping at net measured_delay_tr[19]
18) instance delay_measurement_inst.delay_tr_1_latch_0[19] (in view: work.MAIN(behavioral)), output net measured_delay_tr[19] (in view: work.MAIN(behavioral))
@W: BN137 :|Found combinational loop during mapping at net measured_delay_tr[22]
19) instance delay_measurement_inst.delay_tr_1_latch[22] (in view: work.MAIN(behavioral)), output net measured_delay_tr[22] (in view: work.MAIN(behavioral))
@W: BN137 :|Found combinational loop during mapping at net measured_delay_tr[23]
20) instance delay_measurement_inst.delay_tr_1_latch[23] (in view: work.MAIN(behavioral)), output net measured_delay_tr[23] (in view: work.MAIN(behavioral))
@W: BN137 :|Found combinational loop during mapping at net measured_delay_tr[24]
21) instance delay_measurement_inst.delay_tr_1_latch[24] (in view: work.MAIN(behavioral)), output net measured_delay_tr[24] (in view: work.MAIN(behavioral))
@W: BN137 :|Found combinational loop during mapping at net measured_delay_tr[25]
22) instance delay_measurement_inst.delay_tr_1_latch[25] (in view: work.MAIN(behavioral)), output net measured_delay_tr[25] (in view: work.MAIN(behavioral))
@W: BN137 :|Found combinational loop during mapping at net measured_delay_tr[26]
23) instance delay_measurement_inst.delay_tr_1_latch[26] (in view: work.MAIN(behavioral)), output net measured_delay_tr[26] (in view: work.MAIN(behavioral))
@W: BN137 :|Found combinational loop during mapping at net measured_delay_tr[27]
24) instance delay_measurement_inst.delay_tr_1_latch[27] (in view: work.MAIN(behavioral)), output net measured_delay_tr[27] (in view: work.MAIN(behavioral))
@W: BN137 :|Found combinational loop during mapping at net measured_delay_tr[28]
25) instance delay_measurement_inst.delay_tr_1_latch[28] (in view: work.MAIN(behavioral)), output net measured_delay_tr[28] (in view: work.MAIN(behavioral))
@W: BN137 :|Found combinational loop during mapping at net measured_delay_tr[20]
26) instance delay_measurement_inst.delay_tr_1_latch[20] (in view: work.MAIN(behavioral)), output net measured_delay_tr[20] (in view: work.MAIN(behavioral))
@W: BN137 :|Found combinational loop during mapping at net measured_delay_tr[21]
27) instance delay_measurement_inst.delay_tr_1_latch[21] (in view: work.MAIN(behavioral)), output net measured_delay_tr[21] (in view: work.MAIN(behavioral))
@W: BN137 :|Found combinational loop during mapping at net measured_delay_tr[29]
28) instance delay_measurement_inst.delay_tr_1_latch[29] (in view: work.MAIN(behavioral)), output net measured_delay_tr[29] (in view: work.MAIN(behavioral))
@W: BN137 :|Found combinational loop during mapping at net measured_delay_tr[30]
29) instance delay_measurement_inst.delay_tr_1_latch[30] (in view: work.MAIN(behavioral)), output net measured_delay_tr[30] (in view: work.MAIN(behavioral))
@W: BN137 :|Found combinational loop during mapping at net delay_measurement_inst.delay_tr_1[1]
30) instance delay_measurement_inst.delay_tr_1_latch_0[1] (in view: work.MAIN(behavioral)), output net delay_measurement_inst.delay_tr_1[1] (in view: work.MAIN(behavioral))
@W: BN137 :|Found combinational loop during mapping at net measured_delay_tr[31]
31) instance delay_measurement_inst.delay_tr_1_latch[31] (in view: work.MAIN(behavioral)), output net measured_delay_tr[31] (in view: work.MAIN(behavioral))
@W: BN137 :|Found combinational loop during mapping at net measured_delay_hc[10]
32) instance delay_measurement_inst.delay_hc_1_latch[10] (in view: work.MAIN(behavioral)), output net measured_delay_hc[10] (in view: work.MAIN(behavioral))
@W: BN137 :|Found combinational loop during mapping at net measured_delay_hc[11]
33) instance delay_measurement_inst.delay_hc_1_latch[11] (in view: work.MAIN(behavioral)), output net measured_delay_hc[11] (in view: work.MAIN(behavioral))
@W: BN137 :|Found combinational loop during mapping at net measured_delay_hc[12]
34) instance delay_measurement_inst.delay_hc_1_latch[12] (in view: work.MAIN(behavioral)), output net measured_delay_hc[12] (in view: work.MAIN(behavioral))
@W: BN137 :|Found combinational loop during mapping at net measured_delay_hc[13]
35) instance delay_measurement_inst.delay_hc_1_latch[13] (in view: work.MAIN(behavioral)), output net measured_delay_hc[13] (in view: work.MAIN(behavioral))
@W: BN137 :|Found combinational loop during mapping at net measured_delay_hc[9]
36) instance delay_measurement_inst.delay_hc_1_latch_0[9] (in view: work.MAIN(behavioral)), output net measured_delay_hc[9] (in view: work.MAIN(behavioral))
@W: BN137 :|Found combinational loop during mapping at net measured_delay_hc[14]
37) instance delay_measurement_inst.delay_hc_1_latch_0[14] (in view: work.MAIN(behavioral)), output net measured_delay_hc[14] (in view: work.MAIN(behavioral))
@W: BN137 :|Found combinational loop during mapping at net measured_delay_hc[16]
38) instance delay_measurement_inst.delay_hc_1_latch_0[16] (in view: work.MAIN(behavioral)), output net measured_delay_hc[16] (in view: work.MAIN(behavioral))
@W: BN137 :|Found combinational loop during mapping at net measured_delay_hc[17]
39) instance delay_measurement_inst.delay_hc_1_latch_0[17] (in view: work.MAIN(behavioral)), output net measured_delay_hc[17] (in view: work.MAIN(behavioral))
@W: BN137 :|Found combinational loop during mapping at net measured_delay_hc[18]
40) instance delay_measurement_inst.delay_hc_1_latch_0[18] (in view: work.MAIN(behavioral)), output net measured_delay_hc[18] (in view: work.MAIN(behavioral))
@W: BN137 :|Found combinational loop during mapping at net measured_delay_hc[19]
41) instance delay_measurement_inst.delay_hc_1_latch_0[19] (in view: work.MAIN(behavioral)), output net measured_delay_hc[19] (in view: work.MAIN(behavioral))
@W: BN137 :|Found combinational loop during mapping at net measured_delay_hc[6]
42) instance delay_measurement_inst.delay_hc_1_latch_0[6] (in view: work.MAIN(behavioral)), output net measured_delay_hc[6] (in view: work.MAIN(behavioral))
@W: BN137 :|Found combinational loop during mapping at net measured_delay_hc[7]
43) instance delay_measurement_inst.delay_hc_1_latch[7] (in view: work.MAIN(behavioral)), output net measured_delay_hc[7] (in view: work.MAIN(behavioral))
@W: BN137 :|Found combinational loop during mapping at net measured_delay_hc[8]
44) instance delay_measurement_inst.delay_hc_1_latch[8] (in view: work.MAIN(behavioral)), output net measured_delay_hc[8] (in view: work.MAIN(behavioral))
@W: BN137 :|Found combinational loop during mapping at net measured_delay_hc[15]
45) instance delay_measurement_inst.delay_hc_1_latch[15] (in view: work.MAIN(behavioral)), output net measured_delay_hc[15] (in view: work.MAIN(behavioral))
@W: BN137 :|Found combinational loop during mapping at net measured_delay_hc[4]
46) instance delay_measurement_inst.delay_hc_1_latch[4] (in view: work.MAIN(behavioral)), output net measured_delay_hc[4] (in view: work.MAIN(behavioral))
@W: BN137 :|Found combinational loop during mapping at net measured_delay_hc[5]
47) instance delay_measurement_inst.delay_hc_1_latch[5] (in view: work.MAIN(behavioral)), output net measured_delay_hc[5] (in view: work.MAIN(behavioral))
@W: BN137 :|Found combinational loop during mapping at net measured_delay_hc[22]
48) instance delay_measurement_inst.delay_hc_1_latch[22] (in view: work.MAIN(behavioral)), output net measured_delay_hc[22] (in view: work.MAIN(behavioral))
@W: BN137 :|Found combinational loop during mapping at net measured_delay_hc[23]
49) instance delay_measurement_inst.delay_hc_1_latch[23] (in view: work.MAIN(behavioral)), output net measured_delay_hc[23] (in view: work.MAIN(behavioral))
@W: BN137 :|Found combinational loop during mapping at net measured_delay_hc[24]
50) instance delay_measurement_inst.delay_hc_1_latch[24] (in view: work.MAIN(behavioral)), output net measured_delay_hc[24] (in view: work.MAIN(behavioral))
@W: BN137 :|Found combinational loop during mapping at net measured_delay_hc[25]
51) instance delay_measurement_inst.delay_hc_1_latch[25] (in view: work.MAIN(behavioral)), output net measured_delay_hc[25] (in view: work.MAIN(behavioral))
@W: BN137 :|Found combinational loop during mapping at net measured_delay_hc[26]
52) instance delay_measurement_inst.delay_hc_1_latch[26] (in view: work.MAIN(behavioral)), output net measured_delay_hc[26] (in view: work.MAIN(behavioral))
@W: BN137 :|Found combinational loop during mapping at net measured_delay_hc[27]
53) instance delay_measurement_inst.delay_hc_1_latch[27] (in view: work.MAIN(behavioral)), output net measured_delay_hc[27] (in view: work.MAIN(behavioral))
@W: BN137 :|Found combinational loop during mapping at net measured_delay_hc[28]
54) instance delay_measurement_inst.delay_hc_1_latch[28] (in view: work.MAIN(behavioral)), output net measured_delay_hc[28] (in view: work.MAIN(behavioral))
@W: BN137 :|Found combinational loop during mapping at net measured_delay_hc[20]
55) instance delay_measurement_inst.delay_hc_1_latch[20] (in view: work.MAIN(behavioral)), output net measured_delay_hc[20] (in view: work.MAIN(behavioral))
@W: BN137 :|Found combinational loop during mapping at net measured_delay_hc[21]
56) instance delay_measurement_inst.delay_hc_1_latch[21] (in view: work.MAIN(behavioral)), output net measured_delay_hc[21] (in view: work.MAIN(behavioral))
@W: BN137 :|Found combinational loop during mapping at net measured_delay_hc[29]
57) instance delay_measurement_inst.delay_hc_1_latch[29] (in view: work.MAIN(behavioral)), output net measured_delay_hc[29] (in view: work.MAIN(behavioral))
@W: BN137 :|Found combinational loop during mapping at net measured_delay_hc[30]
58) instance delay_measurement_inst.delay_hc_1_latch[30] (in view: work.MAIN(behavioral)), output net measured_delay_hc[30] (in view: work.MAIN(behavioral))
@W: BN137 :|Found combinational loop during mapping at net measured_delay_hc[3]
59) instance delay_measurement_inst.delay_hc_1_latch_0[3] (in view: work.MAIN(behavioral)), output net measured_delay_hc[3] (in view: work.MAIN(behavioral))
@W: BN137 :|Found combinational loop during mapping at net measured_delay_hc[31]
60) instance delay_measurement_inst.delay_hc_1_latch[31] (in view: work.MAIN(behavioral)), output net measured_delay_hc[31] (in view: work.MAIN(behavioral))
@W: BN137 :|Found combinational loop during mapping at net measured_delay_hc[2]
61) instance delay_measurement_inst.delay_hc_1_latch[2] (in view: work.MAIN(behavioral)), output net measured_delay_hc[2] (in view: work.MAIN(behavioral))
@W: BN137 :|Found combinational loop during mapping at net delay_measurement_inst.delay_hc_1[1]
62) instance delay_measurement_inst.delay_hc_1_latch_0[1] (in view: work.MAIN(behavioral)), output net delay_measurement_inst.delay_hc_1[1] (in view: work.MAIN(behavioral))
@W: BN137 :|Found combinational loop during mapping at net N_2434
63) instance current_shift_inst.un38_control_input_axb_1_s0_l_fx (in view: work.MAIN(behavioral)), output net N_2434 (in view: work.MAIN(behavioral))
End of loops

Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:01s; Memory used current: 148MB peak: 149MB)

@N: MT611 :|Automatically generated clock ICE40_MAIN_PROGRAM_100MHZ_pll|PLLOUTCORE_derived_clock is not used and is being removed
@N: MT611 :|Automatically generated clock phase_controller_1|S1_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

2 non-gated/non-generated clock tree(s) driving 4 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 567 clock pin(s) of sequential element(s)
0 instances converted, 567 sequential instances remain driven by gated/generated clocks

=========================================== Non-Gated/Non-Generated Clocks ============================================
Clock Tree ID     Driving Element               Drive Element Type     Fanout     Sample Instance                      
-----------------------------------------------------------------------------------------------------------------------
@K:CKID0002       delay_hc_input_ibuf_gb_io     SB_GB_IO               2          delay_measurement_inst.start_timer_hc
@K:CKID0003       delay_tr_input_ibuf_gb_io     SB_GB_IO               2          delay_measurement_inst.start_timer_tr
=======================================================================================================================
================================================================================================================== Gated/Generated Clocks ===================================================================================================================
Clock Tree ID     Driving Element                                 Drive Element Type     Fanout     Sample Instance            Explanation                                                                                                                   
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       pll_inst.ICE40_MAIN_PROGRAM_100MHZ_pll_inst     SB_PLL40_CORE          567        SB_DFF_inst_PH1_MAX_D1     Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
=============================================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 119MB peak: 149MB)

Writing Analyst data base C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\CONTROL_FPGA_QSW_DC_DC_10KW_FPGA_VHDL-main\ICE40UP5K_PROGRAM_Implmnt\synwork\ICE40UP5K_PROGRAM_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 146MB peak: 149MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\CONTROL_FPGA_QSW_DC_DC_10KW_FPGA_VHDL-main\ICE40UP5K_PROGRAM_Implmnt\ICE40UP5K_PROGRAM.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 147MB peak: 149MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 146MB peak: 149MB)

Warning: Found 63 combinational loops!
         Loop details will only be printed for 100 loops.
@W: BN137 :|Found combinational loop during mapping at net delay_measurement_inst.delay_tr_timer.measured_delay_tr[31]
1) instance elapsed_time_ns_1_RNISCJF91[31] (in view: work.timer_2(netlist)), output net measured_delay_tr[31] (in view: work.timer_2(netlist))
    net        delay_measurement_inst.delay_tr_timer.measured_delay_tr[31]
    input  pin delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNISCJF91[31]/I1
    instance   delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNISCJF91[31] (cell SB_LUT4)
    output pin delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNISCJF91[31]/O
    net        delay_measurement_inst.delay_tr_timer.measured_delay_tr[31]
@W: BN137 :|Found combinational loop during mapping at net delay_measurement_inst.delay_tr_timer.delay_tr_1[1]
2) instance elapsed_time_ns_1_RNII6NQL1[1] (in view: work.timer_2(netlist)), output net delay_tr_1[1] (in view: work.timer_2(netlist))
    net        delay_measurement_inst.delay_tr_timer.delay_tr_1[1]
    input  pin delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIS41A01[1]/I2
    instance   delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIS41A01[1] (cell SB_LUT4)
    output pin delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIS41A01[1]/O
    net        delay_measurement_inst.delay_tr_timer.delay_tr_1_latch[1]
    input  pin delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNII6NQL1[1]/I1
    instance   delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNII6NQL1[1] (cell SB_LUT4)
    output pin delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNII6NQL1[1]/O
    net        delay_measurement_inst.delay_tr_timer.delay_tr_1[1]
@W: BN137 :|Found combinational loop during mapping at net delay_measurement_inst.delay_tr_timer.measured_delay_tr[30]
3) instance elapsed_time_ns_1_RNIRBJF91[30] (in view: work.timer_2(netlist)), output net measured_delay_tr[30] (in view: work.timer_2(netlist))
    net        delay_measurement_inst.delay_tr_timer.measured_delay_tr[30]
    input  pin delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIRBJF91[30]/I1
    instance   delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIRBJF91[30] (cell SB_LUT4)
    output pin delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIRBJF91[30]/O
    net        delay_measurement_inst.delay_tr_timer.measured_delay_tr[30]
@W: BN137 :|Found combinational loop during mapping at net delay_measurement_inst.delay_tr_timer.measured_delay_tr[29]
4) instance elapsed_time_ns_1_RNI3JIF91[29] (in view: work.timer_2(netlist)), output net measured_delay_tr[29] (in view: work.timer_2(netlist))
    net        delay_measurement_inst.delay_tr_timer.measured_delay_tr[29]
    input  pin delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNI3JIF91[29]/I1
    instance   delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNI3JIF91[29] (cell SB_LUT4)
    output pin delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNI3JIF91[29]/O
    net        delay_measurement_inst.delay_tr_timer.measured_delay_tr[29]
@W: BN137 :|Found combinational loop during mapping at net delay_measurement_inst.delay_tr_timer.measured_delay_tr[21]
5) instance elapsed_time_ns_1_RNIRAIF91[21] (in view: work.timer_2(netlist)), output net measured_delay_tr[21] (in view: work.timer_2(netlist))
    net        delay_measurement_inst.delay_tr_timer.measured_delay_tr[21]
    input  pin delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIRAIF91[21]/I1
    instance   delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIRAIF91[21] (cell SB_LUT4)
    output pin delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIRAIF91[21]/O
    net        delay_measurement_inst.delay_tr_timer.measured_delay_tr[21]
@W: BN137 :|Found combinational loop during mapping at net delay_measurement_inst.delay_tr_timer.measured_delay_tr[20]
6) instance elapsed_time_ns_1_RNIQ9IF91[20] (in view: work.timer_2(netlist)), output net measured_delay_tr[20] (in view: work.timer_2(netlist))
    net        delay_measurement_inst.delay_tr_timer.measured_delay_tr[20]
    input  pin delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIQ9IF91[20]/I1
    instance   delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIQ9IF91[20] (cell SB_LUT4)
    output pin delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIQ9IF91[20]/O
    net        delay_measurement_inst.delay_tr_timer.measured_delay_tr[20]
@W: BN137 :|Found combinational loop during mapping at net delay_measurement_inst.delay_tr_timer.measured_delay_tr[28]
7) instance elapsed_time_ns_1_RNI2IIF91[28] (in view: work.timer_2(netlist)), output net measured_delay_tr[28] (in view: work.timer_2(netlist))
    net        delay_measurement_inst.delay_tr_timer.measured_delay_tr[28]
    input  pin delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNI2IIF91[28]/I1
    instance   delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNI2IIF91[28] (cell SB_LUT4)
    output pin delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNI2IIF91[28]/O
    net        delay_measurement_inst.delay_tr_timer.measured_delay_tr[28]
@W: BN137 :|Found combinational loop during mapping at net delay_measurement_inst.delay_tr_timer.measured_delay_tr[27]
8) instance elapsed_time_ns_1_RNI1HIF91[27] (in view: work.timer_2(netlist)), output net measured_delay_tr[27] (in view: work.timer_2(netlist))
    net        delay_measurement_inst.delay_tr_timer.measured_delay_tr[27]
    input  pin delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNI1HIF91[27]/I1
    instance   delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNI1HIF91[27] (cell SB_LUT4)
    output pin delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNI1HIF91[27]/O
    net        delay_measurement_inst.delay_tr_timer.measured_delay_tr[27]
@W: BN137 :|Found combinational loop during mapping at net delay_measurement_inst.delay_tr_timer.measured_delay_tr[26]
9) instance elapsed_time_ns_1_RNI0GIF91[26] (in view: work.timer_2(netlist)), output net measured_delay_tr[26] (in view: work.timer_2(netlist))
    net        delay_measurement_inst.delay_tr_timer.measured_delay_tr[26]
    input  pin delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNI0GIF91[26]/I1
    instance   delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNI0GIF91[26] (cell SB_LUT4)
    output pin delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNI0GIF91[26]/O
    net        delay_measurement_inst.delay_tr_timer.measured_delay_tr[26]
@W: BN137 :|Found combinational loop during mapping at net delay_measurement_inst.delay_tr_timer.measured_delay_tr[25]
10) instance elapsed_time_ns_1_RNIVEIF91[25] (in view: work.timer_2(netlist)), output net measured_delay_tr[25] (in view: work.timer_2(netlist))
    net        delay_measurement_inst.delay_tr_timer.measured_delay_tr[25]
    input  pin delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIVEIF91[25]/I1
    instance   delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIVEIF91[25] (cell SB_LUT4)
    output pin delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIVEIF91[25]/O
    net        delay_measurement_inst.delay_tr_timer.measured_delay_tr[25]
@W: BN137 :|Found combinational loop during mapping at net delay_measurement_inst.delay_tr_timer.measured_delay_tr[24]
11) instance elapsed_time_ns_1_RNIUDIF91[24] (in view: work.timer_2(netlist)), output net measured_delay_tr[24] (in view: work.timer_2(netlist))
    net        delay_measurement_inst.delay_tr_timer.measured_delay_tr[24]
    input  pin delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIUDIF91[24]/I1
    instance   delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIUDIF91[24] (cell SB_LUT4)
    output pin delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIUDIF91[24]/O
    net        delay_measurement_inst.delay_tr_timer.measured_delay_tr[24]
@W: BN137 :|Found combinational loop during mapping at net delay_measurement_inst.delay_tr_timer.measured_delay_tr[23]
12) instance elapsed_time_ns_1_RNITCIF91[23] (in view: work.timer_2(netlist)), output net measured_delay_tr[23] (in view: work.timer_2(netlist))
    net        delay_measurement_inst.delay_tr_timer.measured_delay_tr[23]
    input  pin delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNITCIF91[23]/I1
    instance   delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNITCIF91[23] (cell SB_LUT4)
    output pin delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNITCIF91[23]/O
    net        delay_measurement_inst.delay_tr_timer.measured_delay_tr[23]
@W: BN137 :|Found combinational loop during mapping at net delay_measurement_inst.delay_tr_timer.measured_delay_tr[22]
13) instance elapsed_time_ns_1_RNISBIF91[22] (in view: work.timer_2(netlist)), output net measured_delay_tr[22] (in view: work.timer_2(netlist))
    net        delay_measurement_inst.delay_tr_timer.measured_delay_tr[22]
    input  pin delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNISBIF91[22]/I1
    instance   delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNISBIF91[22] (cell SB_LUT4)
    output pin delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNISBIF91[22]/O
    net        delay_measurement_inst.delay_tr_timer.measured_delay_tr[22]
@W: BN137 :|Found combinational loop during mapping at net delay_measurement_inst.delay_tr_timer.measured_delay_tr[19]
14) instance elapsed_time_ns_1_RNIBA65M1[19] (in view: work.timer_2(netlist)), output net measured_delay_tr[19] (in view: work.timer_2(netlist))
    net        delay_measurement_inst.delay_tr_timer.measured_delay_tr[19]
    input  pin delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIL8GK01[19]/I1
    instance   delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIL8GK01[19] (cell SB_LUT4)
    output pin delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIL8GK01[19]/O
    net        delay_measurement_inst.delay_tr_timer.delay_tr_1_latch[19]
    input  pin delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIBA65M1[19]/I1
    instance   delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIBA65M1[19] (cell SB_LUT4)
    output pin delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIBA65M1[19]/O
    net        delay_measurement_inst.delay_tr_timer.measured_delay_tr[19]
@W: BN137 :|Found combinational loop during mapping at net delay_measurement_inst.delay_tr_timer.measured_delay_tr[18]
15) instance elapsed_time_ns_1_RNIA965M1[18] (in view: work.timer_2(netlist)), output net measured_delay_tr[18] (in view: work.timer_2(netlist))
    net        delay_measurement_inst.delay_tr_timer.measured_delay_tr[18]
    input  pin delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIK7GK01[18]/I1
    instance   delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIK7GK01[18] (cell SB_LUT4)
    output pin delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIK7GK01[18]/O
    net        delay_measurement_inst.delay_tr_timer.delay_tr_1_latch[18]
    input  pin delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIA965M1[18]/I1
    instance   delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIA965M1[18] (cell SB_LUT4)
    output pin delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIA965M1[18]/O
    net        delay_measurement_inst.delay_tr_timer.measured_delay_tr[18]
@W: BN137 :|Found combinational loop during mapping at net delay_measurement_inst.delay_tr_timer.measured_delay_tr[5]
16) instance elapsed_time_ns_1_RNIDH2591[5] (in view: work.timer_2(netlist)), output net measured_delay_tr[5] (in view: work.timer_2(netlist))
    net        delay_measurement_inst.delay_tr_timer.measured_delay_tr[5]
    input  pin delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIDH2591[5]/I1
    instance   delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIDH2591[5] (cell SB_LUT4)
    output pin delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIDH2591[5]/O
    net        delay_measurement_inst.delay_tr_timer.measured_delay_tr[5]
@W: BN137 :|Found combinational loop during mapping at net delay_measurement_inst.delay_tr_timer.measured_delay_tr[4]
17) instance elapsed_time_ns_1_RNICG2591[4] (in view: work.timer_2(netlist)), output net measured_delay_tr[4] (in view: work.timer_2(netlist))
    net        delay_measurement_inst.delay_tr_timer.measured_delay_tr[4]
    input  pin delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNICG2591[4]/I1
    instance   delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNICG2591[4] (cell SB_LUT4)
    output pin delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNICG2591[4]/O
    net        delay_measurement_inst.delay_tr_timer.measured_delay_tr[4]
@W: BN137 :|Found combinational loop during mapping at net delay_measurement_inst.delay_tr_timer.measured_delay_tr[17]
18) instance elapsed_time_ns_1_RNI9865M1[17] (in view: work.timer_2(netlist)), output net measured_delay_tr[17] (in view: work.timer_2(netlist))
    net        delay_measurement_inst.delay_tr_timer.measured_delay_tr[17]
    input  pin delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIJ6GK01[17]/I1
    instance   delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIJ6GK01[17] (cell SB_LUT4)
    output pin delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIJ6GK01[17]/O
    net        delay_measurement_inst.delay_tr_timer.delay_tr_1_latch[17]
    input  pin delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNI9865M1[17]/I1
    instance   delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNI9865M1[17] (cell SB_LUT4)
    output pin delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNI9865M1[17]/O
    net        delay_measurement_inst.delay_tr_timer.measured_delay_tr[17]
@W: BN137 :|Found combinational loop during mapping at net delay_measurement_inst.delay_tr_timer.measured_delay_tr[16]
19) instance elapsed_time_ns_1_RNI8765M1[16] (in view: work.timer_2(netlist)), output net measured_delay_tr[16] (in view: work.timer_2(netlist))
    net        delay_measurement_inst.delay_tr_timer.measured_delay_tr[16]
    input  pin delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNII5GK01[16]/I1
    instance   delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNII5GK01[16] (cell SB_LUT4)
    output pin delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNII5GK01[16]/O
    net        delay_measurement_inst.delay_tr_timer.delay_tr_1_latch[16]
    input  pin delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNI8765M1[16]/I1
    instance   delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNI8765M1[16] (cell SB_LUT4)
    output pin delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNI8765M1[16]/O
    net        delay_measurement_inst.delay_tr_timer.measured_delay_tr[16]
@W: BN137 :|Found combinational loop during mapping at net delay_measurement_inst.delay_tr_timer.measured_delay_tr[15]
20) instance elapsed_time_ns_1_RNIUCHF91[15] (in view: work.timer_2(netlist)), output net measured_delay_tr[15] (in view: work.timer_2(netlist))
    net        delay_measurement_inst.delay_tr_timer.measured_delay_tr[15]
    input  pin delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIUCHF91[15]/I1
    instance   delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIUCHF91[15] (cell SB_LUT4)
    output pin delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIUCHF91[15]/O
    net        delay_measurement_inst.delay_tr_timer.measured_delay_tr[15]
@W: BN137 :|Found combinational loop during mapping at net delay_measurement_inst.delay_tr_timer.measured_delay_tr[14]
21) instance elapsed_time_ns_1_RNI6565M1[14] (in view: work.timer_2(netlist)), output net measured_delay_tr[14] (in view: work.timer_2(netlist))
    net        delay_measurement_inst.delay_tr_timer.measured_delay_tr[14]
    input  pin delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIG3GK01[14]/I1
    instance   delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIG3GK01[14] (cell SB_LUT4)
    output pin delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIG3GK01[14]/O
    net        delay_measurement_inst.delay_tr_timer.delay_tr_1_latch[14]
    input  pin delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNI6565M1[14]/I1
    instance   delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNI6565M1[14] (cell SB_LUT4)
    output pin delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNI6565M1[14]/O
    net        delay_measurement_inst.delay_tr_timer.measured_delay_tr[14]
@W: BN137 :|Found combinational loop during mapping at net delay_measurement_inst.delay_tr_timer.measured_delay_tr[9]
22) instance elapsed_time_ns_1_RNIQENQL1[9] (in view: work.timer_2(netlist)), output net measured_delay_tr[9] (in view: work.timer_2(netlist))
    net        delay_measurement_inst.delay_tr_timer.measured_delay_tr[9]
    input  pin delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNI4D1A01[9]/I1
    instance   delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNI4D1A01[9] (cell SB_LUT4)
    output pin delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNI4D1A01[9]/O
    net        delay_measurement_inst.delay_tr_timer.delay_tr_1_latch[9]
    input  pin delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIQENQL1[9]/I1
    instance   delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIQENQL1[9] (cell SB_LUT4)
    output pin delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIQENQL1[9]/O
    net        delay_measurement_inst.delay_tr_timer.measured_delay_tr[9]
@W: BN137 :|Found combinational loop during mapping at net delay_measurement_inst.delay_tr_timer.measured_delay_tr[8]
23) instance elapsed_time_ns_1_RNIGK2591[8] (in view: work.timer_2(netlist)), output net measured_delay_tr[8] (in view: work.timer_2(netlist))
    net        delay_measurement_inst.delay_tr_timer.measured_delay_tr[8]
    input  pin delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIGK2591[8]/I1
    instance   delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIGK2591[8] (cell SB_LUT4)
    output pin delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIGK2591[8]/O
    net        delay_measurement_inst.delay_tr_timer.measured_delay_tr[8]
@W: BN137 :|Found combinational loop during mapping at net delay_measurement_inst.delay_tr_timer.measured_delay_tr[7]
24) instance elapsed_time_ns_1_RNIFJ2591[7] (in view: work.timer_2(netlist)), output net measured_delay_tr[7] (in view: work.timer_2(netlist))
    net        delay_measurement_inst.delay_tr_timer.measured_delay_tr[7]
    input  pin delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIFJ2591[7]/I1
    instance   delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIFJ2591[7] (cell SB_LUT4)
    output pin delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIFJ2591[7]/O
    net        delay_measurement_inst.delay_tr_timer.measured_delay_tr[7]
@W: BN137 :|Found combinational loop during mapping at net delay_measurement_inst.delay_tr_timer.measured_delay_tr[6]
25) instance elapsed_time_ns_1_RNINBNQL1[6] (in view: work.timer_2(netlist)), output net measured_delay_tr[6] (in view: work.timer_2(netlist))
    net        delay_measurement_inst.delay_tr_timer.measured_delay_tr[6]
    input  pin delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNI1A1A01[6]/I1
    instance   delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNI1A1A01[6] (cell SB_LUT4)
    output pin delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNI1A1A01[6]/O
    net        delay_measurement_inst.delay_tr_timer.delay_tr_1_latch[6]
    input  pin delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNINBNQL1[6]/I1
    instance   delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNINBNQL1[6] (cell SB_LUT4)
    output pin delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNINBNQL1[6]/O
    net        delay_measurement_inst.delay_tr_timer.measured_delay_tr[6]
@W: BN137 :|Found combinational loop during mapping at net delay_measurement_inst.delay_tr_timer.measured_delay_tr[13]
26) instance elapsed_time_ns_1_RNISAHF91[13] (in view: work.timer_2(netlist)), output net measured_delay_tr[13] (in view: work.timer_2(netlist))
    net        delay_measurement_inst.delay_tr_timer.measured_delay_tr[13]
    input  pin delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNISAHF91[13]/I1
    instance   delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNISAHF91[13] (cell SB_LUT4)
    output pin delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNISAHF91[13]/O
    net        delay_measurement_inst.delay_tr_timer.measured_delay_tr[13]
@W: BN137 :|Found combinational loop during mapping at net delay_measurement_inst.delay_tr_timer.measured_delay_tr[12]
27) instance elapsed_time_ns_1_RNIR9HF91[12] (in view: work.timer_2(netlist)), output net measured_delay_tr[12] (in view: work.timer_2(netlist))
    net        delay_measurement_inst.delay_tr_timer.measured_delay_tr[12]
    input  pin delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIR9HF91[12]/I1
    instance   delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIR9HF91[12] (cell SB_LUT4)
    output pin delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIR9HF91[12]/O
    net        delay_measurement_inst.delay_tr_timer.measured_delay_tr[12]
@W: BN137 :|Found combinational loop during mapping at net delay_measurement_inst.delay_tr_timer.measured_delay_tr[11]
28) instance elapsed_time_ns_1_RNIQ8HF91[11] (in view: work.timer_2(netlist)), output net measured_delay_tr[11] (in view: work.timer_2(netlist))
    net        delay_measurement_inst.delay_tr_timer.measured_delay_tr[11]
    input  pin delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIQ8HF91[11]/I1
    instance   delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIQ8HF91[11] (cell SB_LUT4)
    output pin delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIQ8HF91[11]/O
    net        delay_measurement_inst.delay_tr_timer.measured_delay_tr[11]
@W: BN137 :|Found combinational loop during mapping at net delay_measurement_inst.delay_tr_timer.measured_delay_tr[10]
29) instance elapsed_time_ns_1_RNIP7HF91[10] (in view: work.timer_2(netlist)), output net measured_delay_tr[10] (in view: work.timer_2(netlist))
    net        delay_measurement_inst.delay_tr_timer.measured_delay_tr[10]
    input  pin delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIP7HF91[10]/I1
    instance   delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIP7HF91[10] (cell SB_LUT4)
    output pin delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIP7HF91[10]/O
    net        delay_measurement_inst.delay_tr_timer.measured_delay_tr[10]
@W: BN137 :|Found combinational loop during mapping at net delay_measurement_inst.delay_tr_timer.measured_delay_tr[3]
30) instance elapsed_time_ns_1_RNIK8NQL1[3] (in view: work.timer_2(netlist)), output net measured_delay_tr[3] (in view: work.timer_2(netlist))
    net        delay_measurement_inst.delay_tr_timer.measured_delay_tr[3]
    input  pin delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIDC8TA1[3]/I1
    instance   delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIDC8TA1[3] (cell SB_LUT4)
    output pin delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIDC8TA1[3]/O
    net        delay_measurement_inst.delay_tr_timer.delay_tr_1_latch[3]
    input  pin delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIK8NQL1[3]/I1
    instance   delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIK8NQL1[3] (cell SB_LUT4)
    output pin delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIK8NQL1[3]/O
    net        delay_measurement_inst.delay_tr_timer.measured_delay_tr[3]
@W: BN137 :|Found combinational loop during mapping at net delay_measurement_inst.delay_tr_timer.measured_delay_tr[2]
31) instance elapsed_time_ns_1_RNIAE2591[2] (in view: work.timer_2(netlist)), output net measured_delay_tr[2] (in view: work.timer_2(netlist))
    net        delay_measurement_inst.delay_tr_timer.measured_delay_tr[2]
    input  pin delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIAE2591[2]/I1
    instance   delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIAE2591[2] (cell SB_LUT4)
    output pin delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIAE2591[2]/O
    net        delay_measurement_inst.delay_tr_timer.measured_delay_tr[2]
@W: BN137 :|Found combinational loop during mapping at net delay_measurement_inst.delay_hc_timer.delay_hc_1[1]
32) instance elapsed_time_ns_1_RNIP93CP1[1] (in view: work.timer_2_0(netlist)), output net delay_hc_1[1] (in view: work.timer_2_0(netlist))
    net        delay_measurement_inst.delay_hc_timer.delay_hc_1[1]
    input  pin delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNII3N721[1]/I2
    instance   delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNII3N721[1] (cell SB_LUT4)
    output pin delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNII3N721[1]/O
    net        delay_measurement_inst.delay_hc_timer.delay_hc_1_latch[1]
    input  pin delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIP93CP1[1]/I1
    instance   delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIP93CP1[1] (cell SB_LUT4)
    output pin delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIP93CP1[1]/O
    net        delay_measurement_inst.delay_hc_timer.delay_hc_1[1]
@W: BN137 :|Found combinational loop during mapping at net delay_measurement_inst.delay_hc_timer.measured_delay_hc[2]
33) instance elapsed_time_ns_1_RNIJEKEE1[2] (in view: work.timer_2_0(netlist)), output net measured_delay_hc[2] (in view: work.timer_2_0(netlist))
    net        delay_measurement_inst.delay_hc_timer.measured_delay_hc[2]
    input  pin delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIJEKEE1[2]/I1
    instance   delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIJEKEE1[2] (cell SB_LUT4)
    output pin delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIJEKEE1[2]/O
    net        delay_measurement_inst.delay_hc_timer.measured_delay_hc[2]
@W: BN137 :|Found combinational loop during mapping at net delay_measurement_inst.delay_hc_timer.measured_delay_hc[31]
34) instance elapsed_time_ns_1_RNI5IV8E1[31] (in view: work.timer_2_0(netlist)), output net measured_delay_hc[31] (in view: work.timer_2_0(netlist))
    net        delay_measurement_inst.delay_hc_timer.measured_delay_hc[31]
    input  pin delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNI5IV8E1[31]/I1
    instance   delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNI5IV8E1[31] (cell SB_LUT4)
    output pin delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNI5IV8E1[31]/O
    net        delay_measurement_inst.delay_hc_timer.measured_delay_hc[31]
@W: BN137 :|Found combinational loop during mapping at net delay_measurement_inst.delay_hc_timer.measured_delay_hc[3]
35) instance elapsed_time_ns_1_RNIRB3CP1[3] (in view: work.timer_2_0(netlist)), output net measured_delay_hc[3] (in view: work.timer_2_0(netlist))
    net        delay_measurement_inst.delay_hc_timer.measured_delay_hc[3]
    input  pin delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIKFKEE1[3]/I1
    instance   delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIKFKEE1[3] (cell SB_LUT4)
    output pin delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIKFKEE1[3]/O
    net        delay_measurement_inst.delay_hc_timer.delay_hc_1_latch[3]
    input  pin delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIRB3CP1[3]/I1
    instance   delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIRB3CP1[3] (cell SB_LUT4)
    output pin delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIRB3CP1[3]/O
    net        delay_measurement_inst.delay_hc_timer.measured_delay_hc[3]
@W: BN137 :|Found combinational loop during mapping at net delay_measurement_inst.delay_hc_timer.measured_delay_hc[30]
36) instance elapsed_time_ns_1_RNI4HV8E1[30] (in view: work.timer_2_0(netlist)), output net measured_delay_hc[30] (in view: work.timer_2_0(netlist))
    net        delay_measurement_inst.delay_hc_timer.measured_delay_hc[30]
    input  pin delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNI4HV8E1[30]/I1
    instance   delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNI4HV8E1[30] (cell SB_LUT4)
    output pin delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNI4HV8E1[30]/O
    net        delay_measurement_inst.delay_hc_timer.measured_delay_hc[30]
@W: BN137 :|Found combinational loop during mapping at net delay_measurement_inst.delay_hc_timer.measured_delay_hc[29]
37) instance elapsed_time_ns_1_RNICOU8E1[29] (in view: work.timer_2_0(netlist)), output net measured_delay_hc[29] (in view: work.timer_2_0(netlist))
    net        delay_measurement_inst.delay_hc_timer.measured_delay_hc[29]
    input  pin delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNICOU8E1[29]/I1
    instance   delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNICOU8E1[29] (cell SB_LUT4)
    output pin delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNICOU8E1[29]/O
    net        delay_measurement_inst.delay_hc_timer.measured_delay_hc[29]
@W: BN137 :|Found combinational loop during mapping at net delay_measurement_inst.delay_hc_timer.measured_delay_hc[21]
38) instance elapsed_time_ns_1_RNI4GU8E1[21] (in view: work.timer_2_0(netlist)), output net measured_delay_hc[21] (in view: work.timer_2_0(netlist))
    net        delay_measurement_inst.delay_hc_timer.measured_delay_hc[21]
    input  pin delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNI4GU8E1[21]/I1
    instance   delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNI4GU8E1[21] (cell SB_LUT4)
    output pin delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNI4GU8E1[21]/O
    net        delay_measurement_inst.delay_hc_timer.measured_delay_hc[21]
@W: BN137 :|Found combinational loop during mapping at net delay_measurement_inst.delay_hc_timer.measured_delay_hc[20]
39) instance elapsed_time_ns_1_RNI3FU8E1[20] (in view: work.timer_2_0(netlist)), output net measured_delay_hc[20] (in view: work.timer_2_0(netlist))
    net        delay_measurement_inst.delay_hc_timer.measured_delay_hc[20]
    input  pin delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNI3FU8E1[20]/I1
    instance   delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNI3FU8E1[20] (cell SB_LUT4)
    output pin delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNI3FU8E1[20]/O
    net        delay_measurement_inst.delay_hc_timer.measured_delay_hc[20]
@W: BN137 :|Found combinational loop during mapping at net delay_measurement_inst.delay_hc_timer.measured_delay_hc[28]
40) instance elapsed_time_ns_1_RNIBNU8E1[28] (in view: work.timer_2_0(netlist)), output net measured_delay_hc[28] (in view: work.timer_2_0(netlist))
    net        delay_measurement_inst.delay_hc_timer.measured_delay_hc[28]
    input  pin delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIBNU8E1[28]/I1
    instance   delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIBNU8E1[28] (cell SB_LUT4)
    output pin delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIBNU8E1[28]/O
    net        delay_measurement_inst.delay_hc_timer.measured_delay_hc[28]
@W: BN137 :|Found combinational loop during mapping at net delay_measurement_inst.delay_hc_timer.measured_delay_hc[27]
41) instance elapsed_time_ns_1_RNIAMU8E1[27] (in view: work.timer_2_0(netlist)), output net measured_delay_hc[27] (in view: work.timer_2_0(netlist))
    net        delay_measurement_inst.delay_hc_timer.measured_delay_hc[27]
    input  pin delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIAMU8E1[27]/I1
    instance   delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIAMU8E1[27] (cell SB_LUT4)
    output pin delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIAMU8E1[27]/O
    net        delay_measurement_inst.delay_hc_timer.measured_delay_hc[27]
@W: BN137 :|Found combinational loop during mapping at net delay_measurement_inst.delay_hc_timer.measured_delay_hc[26]
42) instance elapsed_time_ns_1_RNI9LU8E1[26] (in view: work.timer_2_0(netlist)), output net measured_delay_hc[26] (in view: work.timer_2_0(netlist))
    net        delay_measurement_inst.delay_hc_timer.measured_delay_hc[26]
    input  pin delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNI9LU8E1[26]/I1
    instance   delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNI9LU8E1[26] (cell SB_LUT4)
    output pin delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNI9LU8E1[26]/O
    net        delay_measurement_inst.delay_hc_timer.measured_delay_hc[26]
@W: BN137 :|Found combinational loop during mapping at net delay_measurement_inst.delay_hc_timer.measured_delay_hc[25]
43) instance elapsed_time_ns_1_RNI8KU8E1[25] (in view: work.timer_2_0(netlist)), output net measured_delay_hc[25] (in view: work.timer_2_0(netlist))
    net        delay_measurement_inst.delay_hc_timer.measured_delay_hc[25]
    input  pin delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNI8KU8E1[25]/I1
    instance   delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNI8KU8E1[25] (cell SB_LUT4)
    output pin delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNI8KU8E1[25]/O
    net        delay_measurement_inst.delay_hc_timer.measured_delay_hc[25]
@W: BN137 :|Found combinational loop during mapping at net delay_measurement_inst.delay_hc_timer.measured_delay_hc[24]
44) instance elapsed_time_ns_1_RNI7JU8E1[24] (in view: work.timer_2_0(netlist)), output net measured_delay_hc[24] (in view: work.timer_2_0(netlist))
    net        delay_measurement_inst.delay_hc_timer.measured_delay_hc[24]
    input  pin delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNI7JU8E1[24]/I1
    instance   delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNI7JU8E1[24] (cell SB_LUT4)
    output pin delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNI7JU8E1[24]/O
    net        delay_measurement_inst.delay_hc_timer.measured_delay_hc[24]
@W: BN137 :|Found combinational loop during mapping at net delay_measurement_inst.delay_hc_timer.measured_delay_hc[23]
45) instance elapsed_time_ns_1_RNI6IU8E1[23] (in view: work.timer_2_0(netlist)), output net measured_delay_hc[23] (in view: work.timer_2_0(netlist))
    net        delay_measurement_inst.delay_hc_timer.measured_delay_hc[23]
    input  pin delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNI6IU8E1[23]/I1
    instance   delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNI6IU8E1[23] (cell SB_LUT4)
    output pin delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNI6IU8E1[23]/O
    net        delay_measurement_inst.delay_hc_timer.measured_delay_hc[23]
@W: BN137 :|Found combinational loop during mapping at net delay_measurement_inst.delay_hc_timer.measured_delay_hc[22]
46) instance elapsed_time_ns_1_RNI5HU8E1[22] (in view: work.timer_2_0(netlist)), output net measured_delay_hc[22] (in view: work.timer_2_0(netlist))
    net        delay_measurement_inst.delay_hc_timer.measured_delay_hc[22]
    input  pin delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNI5HU8E1[22]/I1
    instance   delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNI5HU8E1[22] (cell SB_LUT4)
    output pin delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNI5HU8E1[22]/O
    net        delay_measurement_inst.delay_hc_timer.measured_delay_hc[22]
@W: BN137 :|Found combinational loop during mapping at net delay_measurement_inst.delay_hc_timer.measured_delay_hc[5]
47) instance elapsed_time_ns_1_RNIMHKEE1[5] (in view: work.timer_2_0(netlist)), output net measured_delay_hc[5] (in view: work.timer_2_0(netlist))
    net        delay_measurement_inst.delay_hc_timer.measured_delay_hc[5]
    input  pin delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIMHKEE1[5]/I1
    instance   delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIMHKEE1[5] (cell SB_LUT4)
    output pin delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIMHKEE1[5]/O
    net        delay_measurement_inst.delay_hc_timer.measured_delay_hc[5]
@W: BN137 :|Found combinational loop during mapping at net delay_measurement_inst.delay_hc_timer.measured_delay_hc[4]
48) instance elapsed_time_ns_1_RNILGKEE1[4] (in view: work.timer_2_0(netlist)), output net measured_delay_hc[4] (in view: work.timer_2_0(netlist))
    net        delay_measurement_inst.delay_hc_timer.measured_delay_hc[4]
    input  pin delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNILGKEE1[4]/I1
    instance   delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNILGKEE1[4] (cell SB_LUT4)
    output pin delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNILGKEE1[4]/O
    net        delay_measurement_inst.delay_hc_timer.measured_delay_hc[4]
@W: BN137 :|Found combinational loop during mapping at net delay_measurement_inst.delay_hc_timer.measured_delay_hc[15]
49) instance elapsed_time_ns_1_RNI7IT8E1[15] (in view: work.timer_2_0(netlist)), output net measured_delay_hc[15] (in view: work.timer_2_0(netlist))
    net        delay_measurement_inst.delay_hc_timer.measured_delay_hc[15]
    input  pin delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNI7IT8E1[15]/I1
    instance   delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNI7IT8E1[15] (cell SB_LUT4)
    output pin delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNI7IT8E1[15]/O
    net        delay_measurement_inst.delay_hc_timer.measured_delay_hc[15]
@W: BN137 :|Found combinational loop during mapping at net delay_measurement_inst.delay_hc_timer.measured_delay_hc[8]
50) instance elapsed_time_ns_1_RNIPKKEE1[8] (in view: work.timer_2_0(netlist)), output net measured_delay_hc[8] (in view: work.timer_2_0(netlist))
    net        delay_measurement_inst.delay_hc_timer.measured_delay_hc[8]
    input  pin delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIPKKEE1[8]/I1
    instance   delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIPKKEE1[8] (cell SB_LUT4)
    output pin delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIPKKEE1[8]/O
    net        delay_measurement_inst.delay_hc_timer.measured_delay_hc[8]
@W: BN137 :|Found combinational loop during mapping at net delay_measurement_inst.delay_hc_timer.measured_delay_hc[7]
51) instance elapsed_time_ns_1_RNIOJKEE1[7] (in view: work.timer_2_0(netlist)), output net measured_delay_hc[7] (in view: work.timer_2_0(netlist))
    net        delay_measurement_inst.delay_hc_timer.measured_delay_hc[7]
    input  pin delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIOJKEE1[7]/I1
    instance   delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIOJKEE1[7] (cell SB_LUT4)
    output pin delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIOJKEE1[7]/O
    net        delay_measurement_inst.delay_hc_timer.measured_delay_hc[7]
@W: BN137 :|Found combinational loop during mapping at net delay_measurement_inst.delay_hc_timer.measured_delay_hc[6]
52) instance elapsed_time_ns_1_RNIUE3CP1[6] (in view: work.timer_2_0(netlist)), output net measured_delay_hc[6] (in view: work.timer_2_0(netlist))
    net        delay_measurement_inst.delay_hc_timer.measured_delay_hc[6]
    input  pin delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIN8N721[6]/I1
    instance   delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIN8N721[6] (cell SB_LUT4)
    output pin delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIN8N721[6]/O
    net        delay_measurement_inst.delay_hc_timer.delay_hc_1_latch[6]
    input  pin delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIUE3CP1[6]/I1
    instance   delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIUE3CP1[6] (cell SB_LUT4)
    output pin delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIUE3CP1[6]/O
    net        delay_measurement_inst.delay_hc_timer.measured_delay_hc[6]
@W: BN137 :|Found combinational loop during mapping at net delay_measurement_inst.delay_hc_timer.measured_delay_hc[19]
53) instance elapsed_time_ns_1_RNIIIC6P1[19] (in view: work.timer_2_0(netlist)), output net measured_delay_hc[19] (in view: work.timer_2_0(netlist))
    net        delay_measurement_inst.delay_hc_timer.measured_delay_hc[19]
    input  pin delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIBC0221[19]/I1
    instance   delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIBC0221[19] (cell SB_LUT4)
    output pin delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIBC0221[19]/O
    net        delay_measurement_inst.delay_hc_timer.delay_hc_1_latch[19]
    input  pin delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIIIC6P1[19]/I1
    instance   delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIIIC6P1[19] (cell SB_LUT4)
    output pin delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIIIC6P1[19]/O
    net        delay_measurement_inst.delay_hc_timer.measured_delay_hc[19]
@W: BN137 :|Found combinational loop during mapping at net delay_measurement_inst.delay_hc_timer.measured_delay_hc[18]
54) instance elapsed_time_ns_1_RNIHHC6P1[18] (in view: work.timer_2_0(netlist)), output net measured_delay_hc[18] (in view: work.timer_2_0(netlist))
    net        delay_measurement_inst.delay_hc_timer.measured_delay_hc[18]
    input  pin delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIAB0221[18]/I1
    instance   delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIAB0221[18] (cell SB_LUT4)
    output pin delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIAB0221[18]/O
    net        delay_measurement_inst.delay_hc_timer.delay_hc_1_latch[18]
    input  pin delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIHHC6P1[18]/I1
    instance   delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIHHC6P1[18] (cell SB_LUT4)
    output pin delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIHHC6P1[18]/O
    net        delay_measurement_inst.delay_hc_timer.measured_delay_hc[18]
@W: BN137 :|Found combinational loop during mapping at net delay_measurement_inst.delay_hc_timer.measured_delay_hc[17]
55) instance elapsed_time_ns_1_RNIGGC6P1[17] (in view: work.timer_2_0(netlist)), output net measured_delay_hc[17] (in view: work.timer_2_0(netlist))
    net        delay_measurement_inst.delay_hc_timer.measured_delay_hc[17]
    input  pin delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNI9A0221[17]/I1
    instance   delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNI9A0221[17] (cell SB_LUT4)
    output pin delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNI9A0221[17]/O
    net        delay_measurement_inst.delay_hc_timer.delay_hc_1_latch[17]
    input  pin delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIGGC6P1[17]/I1
    instance   delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIGGC6P1[17] (cell SB_LUT4)
    output pin delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIGGC6P1[17]/O
    net        delay_measurement_inst.delay_hc_timer.measured_delay_hc[17]
@W: BN137 :|Found combinational loop during mapping at net delay_measurement_inst.delay_hc_timer.measured_delay_hc[16]
56) instance elapsed_time_ns_1_RNIFFC6P1[16] (in view: work.timer_2_0(netlist)), output net measured_delay_hc[16] (in view: work.timer_2_0(netlist))
    net        delay_measurement_inst.delay_hc_timer.measured_delay_hc[16]
    input  pin delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNI890221[16]/I1
    instance   delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNI890221[16] (cell SB_LUT4)
    output pin delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNI890221[16]/O
    net        delay_measurement_inst.delay_hc_timer.delay_hc_1_latch[16]
    input  pin delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIFFC6P1[16]/I1
    instance   delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIFFC6P1[16] (cell SB_LUT4)
    output pin delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIFFC6P1[16]/O
    net        delay_measurement_inst.delay_hc_timer.measured_delay_hc[16]
@W: BN137 :|Found combinational loop during mapping at net delay_measurement_inst.delay_hc_timer.measured_delay_hc[14]
57) instance elapsed_time_ns_1_RNIDDC6P1[14] (in view: work.timer_2_0(netlist)), output net measured_delay_hc[14] (in view: work.timer_2_0(netlist))
    net        delay_measurement_inst.delay_hc_timer.measured_delay_hc[14]
    input  pin delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNI670221[14]/I1
    instance   delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNI670221[14] (cell SB_LUT4)
    output pin delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNI670221[14]/O
    net        delay_measurement_inst.delay_hc_timer.delay_hc_1_latch[14]
    input  pin delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIDDC6P1[14]/I1
    instance   delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIDDC6P1[14] (cell SB_LUT4)
    output pin delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIDDC6P1[14]/O
    net        delay_measurement_inst.delay_hc_timer.measured_delay_hc[14]
@W: BN137 :|Found combinational loop during mapping at net delay_measurement_inst.delay_hc_timer.measured_delay_hc[9]
58) instance elapsed_time_ns_1_RNI1I3CP1[9] (in view: work.timer_2_0(netlist)), output net measured_delay_hc[9] (in view: work.timer_2_0(netlist))
    net        delay_measurement_inst.delay_hc_timer.measured_delay_hc[9]
    input  pin delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIQBN721[9]/I1
    instance   delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIQBN721[9] (cell SB_LUT4)
    output pin delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIQBN721[9]/O
    net        delay_measurement_inst.delay_hc_timer.delay_hc_1_latch[9]
    input  pin delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNI1I3CP1[9]/I1
    instance   delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNI1I3CP1[9] (cell SB_LUT4)
    output pin delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNI1I3CP1[9]/O
    net        delay_measurement_inst.delay_hc_timer.measured_delay_hc[9]
@W: BN137 :|Found combinational loop during mapping at net delay_measurement_inst.delay_hc_timer.measured_delay_hc[13]
59) instance elapsed_time_ns_1_RNI5GT8E1[13] (in view: work.timer_2_0(netlist)), output net measured_delay_hc[13] (in view: work.timer_2_0(netlist))
    net        delay_measurement_inst.delay_hc_timer.measured_delay_hc[13]
    input  pin delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNI5GT8E1[13]/I1
    instance   delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNI5GT8E1[13] (cell SB_LUT4)
    output pin delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNI5GT8E1[13]/O
    net        delay_measurement_inst.delay_hc_timer.measured_delay_hc[13]
@W: BN137 :|Found combinational loop during mapping at net delay_measurement_inst.delay_hc_timer.measured_delay_hc[12]
60) instance elapsed_time_ns_1_RNI4FT8E1[12] (in view: work.timer_2_0(netlist)), output net measured_delay_hc[12] (in view: work.timer_2_0(netlist))
    net        delay_measurement_inst.delay_hc_timer.measured_delay_hc[12]
    input  pin delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNI4FT8E1[12]/I1
    instance   delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNI4FT8E1[12] (cell SB_LUT4)
    output pin delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNI4FT8E1[12]/O
    net        delay_measurement_inst.delay_hc_timer.measured_delay_hc[12]
@W: BN137 :|Found combinational loop during mapping at net delay_measurement_inst.delay_hc_timer.measured_delay_hc[11]
61) instance elapsed_time_ns_1_RNI3ET8E1[11] (in view: work.timer_2_0(netlist)), output net measured_delay_hc[11] (in view: work.timer_2_0(netlist))
    net        delay_measurement_inst.delay_hc_timer.measured_delay_hc[11]
    input  pin delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNI3ET8E1[11]/I1
    instance   delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNI3ET8E1[11] (cell SB_LUT4)
    output pin delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNI3ET8E1[11]/O
    net        delay_measurement_inst.delay_hc_timer.measured_delay_hc[11]
@W: BN137 :|Found combinational loop during mapping at net delay_measurement_inst.delay_hc_timer.measured_delay_hc[10]
62) instance elapsed_time_ns_1_RNI2DT8E1[10] (in view: work.timer_2_0(netlist)), output net measured_delay_hc[10] (in view: work.timer_2_0(netlist))
    net        delay_measurement_inst.delay_hc_timer.measured_delay_hc[10]
    input  pin delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNI2DT8E1[10]/I1
    instance   delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNI2DT8E1[10] (cell SB_LUT4)
    output pin delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNI2DT8E1[10]/O
    net        delay_measurement_inst.delay_hc_timer.measured_delay_hc[10]
@W: BN137 :|Found combinational loop during mapping at net current_shift_inst.timer_s1.elapsed_time_ns_1_RNITDHV[2]
63) instance elapsed_time_ns_1_RNITDHV[2] (in view: work.timer_2_1(netlist)), output net elapsed_time_ns_1_RNITDHV[2] (in view: work.timer_2_1(netlist))
End of loops
@W: MT246 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\control_fpga_qsw_dc_dc_10kw_fpga_vhdl-main\main.vhd":371:8:371:14|Blackbox SB_RGBA_DRV is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT246 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\control_fpga_qsw_dc_dc_10kw_fpga_vhdl-main\pwm_generator.vhd":48:30:48:45|Blackbox SB_MAC16 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT420 |Found inferred clock MAIN|delay_tr_input with period 10.00ns. Please declare a user-defined clock on object "p:delay_tr_input"
@W: MT420 |Found inferred clock MAIN|delay_hc_input with period 10.00ns. Please declare a user-defined clock on object "p:delay_hc_input"
@W: MT420 |Found inferred clock MAIN|clk_12mhz_inferred_clock with period 83.32ns. Please declare a user-defined clock on object "n:clk_12mhz"
@N: MT615 |Found clock ICE40_MAIN_PROGRAM_100MHZ_pll|PLLOUTGLOBAL_derived_clock with period 9.95ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Tue Mar 18 23:47:13 2025
#


Top view:               MAIN
Requested Frequency:    12.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -18.447

                                                             Requested     Estimated     Requested     Estimated                 Clock                                            Clock              
Starting Clock                                               Frequency     Frequency     Period        Period        Slack       Type                                             Group              
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
ICE40_MAIN_PROGRAM_100MHZ_pll|PLLOUTGLOBAL_derived_clock     100.5 MHz     35.2 MHz      9.948         28.395        -18.447     derived (from MAIN|clk_12mhz_inferred_clock)     Inferred_clkgroup_0
MAIN|clk_12mhz_inferred_clock                                12.0 MHz      NA            83.320        NA            DCM/PLL     inferred                                         Inferred_clkgroup_0
MAIN|delay_hc_input                                          100.0 MHz     211.9 MHz     10.000        4.718         5.282       inferred                                         Inferred_clkgroup_2
MAIN|delay_tr_input                                          100.0 MHz     211.9 MHz     10.000        4.718         5.282       inferred                                         Inferred_clkgroup_1
System                                                       100.0 MHz     65.0 MHz      10.000        15.381        -5.381      system                                           system_clkgroup    
=====================================================================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                                                                              |    rise  to  rise     |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                                  Ending                                                    |  constraint  slack    |  constraint  slack  |  constraint  slack  |  constraint  slack
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                                    ICE40_MAIN_PROGRAM_100MHZ_pll|PLLOUTGLOBAL_derived_clock  |  9.948       -5.381   |  No paths    -      |  No paths    -      |  No paths    -    
MAIN|delay_tr_input                                       MAIN|delay_tr_input                                       |  10.000      5.282    |  No paths    -      |  No paths    -      |  No paths    -    
MAIN|delay_tr_input                                       ICE40_MAIN_PROGRAM_100MHZ_pll|PLLOUTGLOBAL_derived_clock  |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
MAIN|delay_hc_input                                       MAIN|delay_hc_input                                       |  10.000      5.282    |  No paths    -      |  No paths    -      |  No paths    -    
MAIN|delay_hc_input                                       ICE40_MAIN_PROGRAM_100MHZ_pll|PLLOUTGLOBAL_derived_clock  |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
ICE40_MAIN_PROGRAM_100MHZ_pll|PLLOUTGLOBAL_derived_clock  System                                                    |  9.948       9.152    |  No paths    -      |  No paths    -      |  No paths    -    
ICE40_MAIN_PROGRAM_100MHZ_pll|PLLOUTGLOBAL_derived_clock  ICE40_MAIN_PROGRAM_100MHZ_pll|PLLOUTGLOBAL_derived_clock  |  9.948       -18.447  |  No paths    -      |  No paths    -      |  No paths    -    
============================================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: ICE40_MAIN_PROGRAM_100MHZ_pll|PLLOUTGLOBAL_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                                                Starting                                                                                                    Arrival            
Instance                                                        Reference                                                    Type         Pin     Net                       Time        Slack  
                                                                Clock                                                                                                                          
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1[4]      ICE40_MAIN_PROGRAM_100MHZ_pll|PLLOUTGLOBAL_derived_clock     SB_DFFER     Q       elapsed_time_tr[4]        0.796       -18.447
delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1[5]      ICE40_MAIN_PROGRAM_100MHZ_pll|PLLOUTGLOBAL_derived_clock     SB_DFFER     Q       elapsed_time_tr[5]        0.796       -18.375
current_shift_inst.timer_s1.elapsed_time_ns_1[2]                ICE40_MAIN_PROGRAM_100MHZ_pll|PLLOUTGLOBAL_derived_clock     SB_DFFER     Q       elapsed_time_ns_s1[2]     0.796       -17.356
current_shift_inst.timer_s1.elapsed_time_ns_1[1]                ICE40_MAIN_PROGRAM_100MHZ_pll|PLLOUTGLOBAL_derived_clock     SB_DFFER     Q       elapsed_time_ns_s1[1]     0.796       -17.232
current_shift_inst.timer_s1.elapsed_time_ns_1[3]                ICE40_MAIN_PROGRAM_100MHZ_pll|PLLOUTGLOBAL_derived_clock     SB_DFFER     Q       elapsed_time_ns_s1[3]     0.796       -17.156
current_shift_inst.timer_s1.elapsed_time_ns_1[4]                ICE40_MAIN_PROGRAM_100MHZ_pll|PLLOUTGLOBAL_derived_clock     SB_DFFER     Q       elapsed_time_ns_s1[4]     0.796       -16.956
current_shift_inst.timer_s1.elapsed_time_ns_1[5]                ICE40_MAIN_PROGRAM_100MHZ_pll|PLLOUTGLOBAL_derived_clock     SB_DFFER     Q       elapsed_time_ns_s1[5]     0.796       -16.756
current_shift_inst.timer_s1.elapsed_time_ns_1[6]                ICE40_MAIN_PROGRAM_100MHZ_pll|PLLOUTGLOBAL_derived_clock     SB_DFFER     Q       elapsed_time_ns_s1[6]     0.796       -16.556
delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1[23]     ICE40_MAIN_PROGRAM_100MHZ_pll|PLLOUTGLOBAL_derived_clock     SB_DFFER     Q       elapsed_time_tr[23]       0.796       -16.383
current_shift_inst.timer_s1.elapsed_time_ns_1[7]                ICE40_MAIN_PROGRAM_100MHZ_pll|PLLOUTGLOBAL_derived_clock     SB_DFFER     Q       elapsed_time_ns_s1[7]     0.796       -16.356
===============================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                    Starting                                                                                                  Required            
Instance                                            Reference                                                    Type         Pin     Net                     Time         Slack  
                                                    Clock                                                                                                                         
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
phase_controller_inst1.stoper_tr.target_time[1]     ICE40_MAIN_PROGRAM_100MHZ_pll|PLLOUTGLOBAL_derived_clock     SB_DFFER     D       target_time_4[1]        9.793        -18.447
phase_controller_inst2.stoper_tr.target_time[1]     ICE40_MAIN_PROGRAM_100MHZ_pll|PLLOUTGLOBAL_derived_clock     SB_DFFER     D       target_time_4[1]        9.793        -18.447
phase_controller_inst1.stoper_hc.target_time[1]     ICE40_MAIN_PROGRAM_100MHZ_pll|PLLOUTGLOBAL_derived_clock     SB_DFFER     D       target_time_4[1]        9.793        -18.406
phase_controller_inst2.stoper_hc.target_time[1]     ICE40_MAIN_PROGRAM_100MHZ_pll|PLLOUTGLOBAL_derived_clock     SB_DFFER     D       target_time_4[1]        9.793        -18.406
phase_controller_inst2.stoper_hc.target_time[3]     ICE40_MAIN_PROGRAM_100MHZ_pll|PLLOUTGLOBAL_derived_clock     SB_DFFER     D       target_time_4[3]        9.793        -18.240
phase_controller_inst1.stoper_hc.target_time[3]     ICE40_MAIN_PROGRAM_100MHZ_pll|PLLOUTGLOBAL_derived_clock     SB_DFFER     D       target_time_4[3]        9.793        -18.240
phase_controller_inst1.stoper_hc.target_time[2]     ICE40_MAIN_PROGRAM_100MHZ_pll|PLLOUTGLOBAL_derived_clock     SB_DFFER     D       N_269_i                 9.793        -18.199
phase_controller_inst2.stoper_hc.target_time[2]     ICE40_MAIN_PROGRAM_100MHZ_pll|PLLOUTGLOBAL_derived_clock     SB_DFFER     D       N_269_i                 9.793        -18.199
current_shift_inst.PI_CTRL.error_control[14]        ICE40_MAIN_PROGRAM_100MHZ_pll|PLLOUTGLOBAL_derived_clock     SB_DFFR      D       error_control_2[14]     9.793        -17.356
current_shift_inst.PI_CTRL.error_control[13]        ICE40_MAIN_PROGRAM_100MHZ_pll|PLLOUTGLOBAL_derived_clock     SB_DFFR      D       error_control_2[13]     9.793        -17.156
==================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      9.948
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.793

    - Propagation time:                      28.240
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -18.447

    Number of logic level(s):                13
    Starting point:                          delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1[4] / Q
    Ending point:                            phase_controller_inst1.stoper_tr.target_time[1] / D
    The start point is clocked by            ICE40_MAIN_PROGRAM_100MHZ_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            ICE40_MAIN_PROGRAM_100MHZ_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                                                                         Pin      Pin               Arrival     No. of    
Name                                                                      Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------
delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1[4]                SB_DFFER     Q        Out     0.796     0.796       -         
elapsed_time_tr[4]                                                        Net          -        -       1.599     -           2         
delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIJ7L7[4]        SB_LUT4      I0       In      -         2.395       -         
delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIJ7L7[4]        SB_LUT4      O        Out     0.661     3.056       -         
N_344                                                                     Net          -        -       1.371     -           2         
delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNI8R4J[1]        SB_LUT4      I0       In      -         4.427       -         
delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNI8R4J[1]        SB_LUT4      O        Out     0.661     5.089       -         
N_347                                                                     Net          -        -       1.371     -           2         
delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIQMF21[6]       SB_LUT4      I0       In      -         6.460       -         
delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIQMF21[6]       SB_LUT4      O        Out     0.661     7.121       -         
N_373                                                                     Net          -        -       1.371     -           1         
delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNID68O3[15]      SB_LUT4      I1       In      -         8.492       -         
delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNID68O3[15]      SB_LUT4      O        Out     0.589     9.082       -         
N_353                                                                     Net          -        -       1.371     -           1         
delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNI7SETA[31]      SB_LUT4      I0       In      -         10.453      -         
delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNI7SETA[31]      SB_LUT4      O        Out     0.661     11.114      -         
delay_tr9                                                                 Net          -        -       1.371     -           22        
delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIB51JG[15]      SB_LUT4      I2       In      -         12.485      -         
delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIB51JG[15]      SB_LUT4      O        Out     0.558     13.043      -         
un1_delay_tr_0_sqmuxa_i_0                                                 Net          -        -       1.371     -           1         
delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIK4GOJ[31]      SB_LUT4      I2       In      -         14.414      -         
delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIK4GOJ[31]      SB_LUT4      O        Out     0.558     14.972      -         
elapsed_time_ns_1_RNIK4GOJ[31]                                            Net          -        -       1.371     -           22        
delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIP7HF91[10]     SB_LUT4      I3       In      -         16.343      -         
delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIP7HF91[10]     SB_LUT4      O        Out     0.424     16.767      -         
measured_delay_tr[10]                                                     Net          -        -       1.371     -           3         
phase_controller_inst1.stoper_tr.target_time_4_i_a2_2[2]                  SB_LUT4      I0       In      -         18.138      -         
phase_controller_inst1.stoper_tr.target_time_4_i_a2_2[2]                  SB_LUT4      O        Out     0.661     18.800      -         
target_time_4_i_a2_2_0[2]                                                 Net          -        -       1.371     -           3         
phase_controller_inst1.stoper_tr.target_time_4_f0_i_o2_0[6]               SB_LUT4      I0       In      -         20.171      -         
phase_controller_inst1.stoper_tr.target_time_4_f0_i_o2_0[6]               SB_LUT4      O        Out     0.661     20.832      -         
target_time_4_f0_i_o2_0_0[6]                                              Net          -        -       1.371     -           1         
phase_controller_inst1.stoper_tr.target_time_4_f0_i_a2_0[6]               SB_LUT4      I0       In      -         22.203      -         
phase_controller_inst1.stoper_tr.target_time_4_f0_i_a2_0[6]               SB_LUT4      O        Out     0.661     22.865      -         
target_time_4_f0_i_a2_0[6]                                                Net          -        -       1.371     -           8         
phase_controller_inst1.stoper_tr.target_time_4_f0_0_0[1]                  SB_LUT4      I0       In      -         24.236      -         
phase_controller_inst1.stoper_tr.target_time_4_f0_0_0[1]                  SB_LUT4      O        Out     0.661     24.897      -         
target_time_4_f0_0_0[1]                                                   Net          -        -       1.371     -           1         
phase_controller_inst1.stoper_tr.target_time_4_f0_0[1]                    SB_LUT4      I3       In      -         26.268      -         
phase_controller_inst1.stoper_tr.target_time_4_f0_0[1]                    SB_LUT4      O        Out     0.465     26.733      -         
target_time_4[1]                                                          Net          -        -       1.507     -           2         
phase_controller_inst1.stoper_tr.target_time[1]                           SB_DFFER     D        In      -         28.240      -         
========================================================================================================================================
Total path delay (propagation time + setup) of 28.395 is 8.837(31.1%) logic and 19.558(68.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      9.948
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.793

    - Propagation time:                      28.240
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -18.447

    Number of logic level(s):                13
    Starting point:                          delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1[4] / Q
    Ending point:                            phase_controller_inst2.stoper_tr.target_time[1] / D
    The start point is clocked by            ICE40_MAIN_PROGRAM_100MHZ_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            ICE40_MAIN_PROGRAM_100MHZ_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                                                                         Pin      Pin               Arrival     No. of    
Name                                                                      Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------
delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1[4]                SB_DFFER     Q        Out     0.796     0.796       -         
elapsed_time_tr[4]                                                        Net          -        -       1.599     -           2         
delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIJ7L7[4]        SB_LUT4      I0       In      -         2.395       -         
delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIJ7L7[4]        SB_LUT4      O        Out     0.661     3.056       -         
N_344                                                                     Net          -        -       1.371     -           2         
delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNI8R4J[1]        SB_LUT4      I0       In      -         4.427       -         
delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNI8R4J[1]        SB_LUT4      O        Out     0.661     5.089       -         
N_347                                                                     Net          -        -       1.371     -           2         
delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIQMF21[6]       SB_LUT4      I0       In      -         6.460       -         
delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIQMF21[6]       SB_LUT4      O        Out     0.661     7.121       -         
N_373                                                                     Net          -        -       1.371     -           1         
delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNID68O3[15]      SB_LUT4      I1       In      -         8.492       -         
delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNID68O3[15]      SB_LUT4      O        Out     0.589     9.082       -         
N_353                                                                     Net          -        -       1.371     -           1         
delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNI7SETA[31]      SB_LUT4      I0       In      -         10.453      -         
delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNI7SETA[31]      SB_LUT4      O        Out     0.661     11.114      -         
delay_tr9                                                                 Net          -        -       1.371     -           22        
delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIB51JG[15]      SB_LUT4      I2       In      -         12.485      -         
delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIB51JG[15]      SB_LUT4      O        Out     0.558     13.043      -         
un1_delay_tr_0_sqmuxa_i_0                                                 Net          -        -       1.371     -           1         
delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIK4GOJ[31]      SB_LUT4      I2       In      -         14.414      -         
delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIK4GOJ[31]      SB_LUT4      O        Out     0.558     14.972      -         
elapsed_time_ns_1_RNIK4GOJ[31]                                            Net          -        -       1.371     -           22        
delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIP7HF91[10]     SB_LUT4      I3       In      -         16.343      -         
delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIP7HF91[10]     SB_LUT4      O        Out     0.424     16.767      -         
measured_delay_tr[10]                                                     Net          -        -       1.371     -           3         
phase_controller_inst1.stoper_tr.target_time_4_i_a2_2[2]                  SB_LUT4      I0       In      -         18.138      -         
phase_controller_inst1.stoper_tr.target_time_4_i_a2_2[2]                  SB_LUT4      O        Out     0.661     18.800      -         
target_time_4_i_a2_2_0[2]                                                 Net          -        -       1.371     -           3         
phase_controller_inst1.stoper_tr.target_time_4_f0_i_o2_0[6]               SB_LUT4      I0       In      -         20.171      -         
phase_controller_inst1.stoper_tr.target_time_4_f0_i_o2_0[6]               SB_LUT4      O        Out     0.661     20.832      -         
target_time_4_f0_i_o2_0_0[6]                                              Net          -        -       1.371     -           1         
phase_controller_inst1.stoper_tr.target_time_4_f0_i_a2_0[6]               SB_LUT4      I0       In      -         22.203      -         
phase_controller_inst1.stoper_tr.target_time_4_f0_i_a2_0[6]               SB_LUT4      O        Out     0.661     22.865      -         
target_time_4_f0_i_a2_0[6]                                                Net          -        -       1.371     -           8         
phase_controller_inst1.stoper_tr.target_time_4_f0_0_0[1]                  SB_LUT4      I0       In      -         24.236      -         
phase_controller_inst1.stoper_tr.target_time_4_f0_0_0[1]                  SB_LUT4      O        Out     0.661     24.897      -         
target_time_4_f0_0_0[1]                                                   Net          -        -       1.371     -           1         
phase_controller_inst1.stoper_tr.target_time_4_f0_0[1]                    SB_LUT4      I3       In      -         26.268      -         
phase_controller_inst1.stoper_tr.target_time_4_f0_0[1]                    SB_LUT4      O        Out     0.465     26.733      -         
target_time_4[1]                                                          Net          -        -       1.507     -           2         
phase_controller_inst2.stoper_tr.target_time[1]                           SB_DFFER     D        In      -         28.240      -         
========================================================================================================================================
Total path delay (propagation time + setup) of 28.395 is 8.837(31.1%) logic and 19.558(68.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      9.948
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.793

    - Propagation time:                      28.199
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -18.405

    Number of logic level(s):                13
    Starting point:                          delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1[4] / Q
    Ending point:                            phase_controller_inst1.stoper_hc.target_time[1] / D
    The start point is clocked by            ICE40_MAIN_PROGRAM_100MHZ_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            ICE40_MAIN_PROGRAM_100MHZ_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                                                                         Pin      Pin               Arrival     No. of    
Name                                                                      Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------
delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1[4]                SB_DFFER     Q        Out     0.796     0.796       -         
elapsed_time_tr[4]                                                        Net          -        -       1.599     -           2         
delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIJ7L7[4]        SB_LUT4      I0       In      -         2.395       -         
delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIJ7L7[4]        SB_LUT4      O        Out     0.661     3.056       -         
N_344                                                                     Net          -        -       1.371     -           2         
delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNI8R4J[1]        SB_LUT4      I0       In      -         4.427       -         
delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNI8R4J[1]        SB_LUT4      O        Out     0.661     5.089       -         
N_347                                                                     Net          -        -       1.371     -           2         
delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIQMF21[6]       SB_LUT4      I0       In      -         6.460       -         
delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIQMF21[6]       SB_LUT4      O        Out     0.661     7.121       -         
N_373                                                                     Net          -        -       1.371     -           1         
delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNID68O3[15]      SB_LUT4      I1       In      -         8.492       -         
delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNID68O3[15]      SB_LUT4      O        Out     0.589     9.082       -         
N_353                                                                     Net          -        -       1.371     -           1         
delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNI7SETA[31]      SB_LUT4      I0       In      -         10.453      -         
delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNI7SETA[31]      SB_LUT4      O        Out     0.661     11.114      -         
delay_tr9                                                                 Net          -        -       1.371     -           22        
delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNI0TDSM[31]      SB_LUT4      I1       In      -         12.485      -         
delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNI0TDSM[31]      SB_LUT4      O        Out     0.589     13.074      -         
N_365_clk                                                                 Net          -        -       1.371     -           31        
delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIAB0221[18]     SB_LUT4      I0       In      -         14.445      -         
delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIAB0221[18]     SB_LUT4      O        Out     0.661     15.107      -         
delay_hc_1_latch[18]                                                      Net          -        -       1.371     -           1         
delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIHHC6P1[18]     SB_LUT4      I1       In      -         16.478      -         
delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIHHC6P1[18]     SB_LUT4      O        Out     0.558     17.036      -         
measured_delay_hc[18]                                                     Net          -        -       1.371     -           4         
phase_controller_inst1.stoper_hc.target_time_4_i_a2_1_3[2]                SB_LUT4      I2       In      -         18.407      -         
phase_controller_inst1.stoper_hc.target_time_4_i_a2_1_3[2]                SB_LUT4      O        Out     0.558     18.965      -         
target_time_4_i_a2_1_3[2]                                                 Net          -        -       1.371     -           1         
phase_controller_inst1.stoper_hc.target_time_4_i_a2_1_4[2]                SB_LUT4      I2       In      -         20.336      -         
phase_controller_inst1.stoper_hc.target_time_4_i_a2_1_4[2]                SB_LUT4      O        Out     0.558     20.894      -         
target_time_4_i_a2_1_4[2]                                                 Net          -        -       1.371     -           1         
phase_controller_inst1.stoper_hc.target_time_4_i_a2_1[2]                  SB_LUT4      I3       In      -         22.265      -         
phase_controller_inst1.stoper_hc.target_time_4_i_a2_1[2]                  SB_LUT4      O        Out     0.465     22.730      -         
target_time_4_i_a2_1[2]                                                   Net          -        -       1.371     -           3         
phase_controller_inst1.stoper_hc.target_time_4_f0_0_a5[1]                 SB_LUT4      I2       In      -         24.101      -         
phase_controller_inst1.stoper_hc.target_time_4_f0_0_a5[1]                 SB_LUT4      O        Out     0.558     24.659      -         
N_308                                                                     Net          -        -       1.371     -           1         
phase_controller_inst1.stoper_hc.target_time_4_f0_0[1]                    SB_LUT4      I0       In      -         26.030      -         
phase_controller_inst1.stoper_hc.target_time_4_f0_0[1]                    SB_LUT4      O        Out     0.661     26.692      -         
target_time_4[1]                                                          Net          -        -       1.507     -           2         
phase_controller_inst1.stoper_hc.target_time[1]                           SB_DFFER     D        In      -         28.199      -         
========================================================================================================================================
Total path delay (propagation time + setup) of 28.354 is 8.796(31.0%) logic and 19.558(69.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      9.948
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.793

    - Propagation time:                      28.199
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -18.405

    Number of logic level(s):                13
    Starting point:                          delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1[4] / Q
    Ending point:                            phase_controller_inst2.stoper_hc.target_time[1] / D
    The start point is clocked by            ICE40_MAIN_PROGRAM_100MHZ_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            ICE40_MAIN_PROGRAM_100MHZ_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                                                                         Pin      Pin               Arrival     No. of    
Name                                                                      Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------
delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1[4]                SB_DFFER     Q        Out     0.796     0.796       -         
elapsed_time_tr[4]                                                        Net          -        -       1.599     -           2         
delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIJ7L7[4]        SB_LUT4      I0       In      -         2.395       -         
delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIJ7L7[4]        SB_LUT4      O        Out     0.661     3.056       -         
N_344                                                                     Net          -        -       1.371     -           2         
delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNI8R4J[1]        SB_LUT4      I0       In      -         4.427       -         
delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNI8R4J[1]        SB_LUT4      O        Out     0.661     5.089       -         
N_347                                                                     Net          -        -       1.371     -           2         
delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIQMF21[6]       SB_LUT4      I0       In      -         6.460       -         
delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIQMF21[6]       SB_LUT4      O        Out     0.661     7.121       -         
N_373                                                                     Net          -        -       1.371     -           1         
delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNID68O3[15]      SB_LUT4      I1       In      -         8.492       -         
delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNID68O3[15]      SB_LUT4      O        Out     0.589     9.082       -         
N_353                                                                     Net          -        -       1.371     -           1         
delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNI7SETA[31]      SB_LUT4      I0       In      -         10.453      -         
delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNI7SETA[31]      SB_LUT4      O        Out     0.661     11.114      -         
delay_tr9                                                                 Net          -        -       1.371     -           22        
delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNI0TDSM[31]      SB_LUT4      I1       In      -         12.485      -         
delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNI0TDSM[31]      SB_LUT4      O        Out     0.589     13.074      -         
N_365_clk                                                                 Net          -        -       1.371     -           31        
delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIAB0221[18]     SB_LUT4      I0       In      -         14.445      -         
delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIAB0221[18]     SB_LUT4      O        Out     0.661     15.107      -         
delay_hc_1_latch[18]                                                      Net          -        -       1.371     -           1         
delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIHHC6P1[18]     SB_LUT4      I1       In      -         16.478      -         
delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIHHC6P1[18]     SB_LUT4      O        Out     0.558     17.036      -         
measured_delay_hc[18]                                                     Net          -        -       1.371     -           4         
phase_controller_inst1.stoper_hc.target_time_4_i_a2_1_3[2]                SB_LUT4      I2       In      -         18.407      -         
phase_controller_inst1.stoper_hc.target_time_4_i_a2_1_3[2]                SB_LUT4      O        Out     0.558     18.965      -         
target_time_4_i_a2_1_3[2]                                                 Net          -        -       1.371     -           1         
phase_controller_inst1.stoper_hc.target_time_4_i_a2_1_4[2]                SB_LUT4      I2       In      -         20.336      -         
phase_controller_inst1.stoper_hc.target_time_4_i_a2_1_4[2]                SB_LUT4      O        Out     0.558     20.894      -         
target_time_4_i_a2_1_4[2]                                                 Net          -        -       1.371     -           1         
phase_controller_inst1.stoper_hc.target_time_4_i_a2_1[2]                  SB_LUT4      I3       In      -         22.265      -         
phase_controller_inst1.stoper_hc.target_time_4_i_a2_1[2]                  SB_LUT4      O        Out     0.465     22.730      -         
target_time_4_i_a2_1[2]                                                   Net          -        -       1.371     -           3         
phase_controller_inst1.stoper_hc.target_time_4_f0_0_a5[1]                 SB_LUT4      I2       In      -         24.101      -         
phase_controller_inst1.stoper_hc.target_time_4_f0_0_a5[1]                 SB_LUT4      O        Out     0.558     24.659      -         
N_308                                                                     Net          -        -       1.371     -           1         
phase_controller_inst1.stoper_hc.target_time_4_f0_0[1]                    SB_LUT4      I0       In      -         26.030      -         
phase_controller_inst1.stoper_hc.target_time_4_f0_0[1]                    SB_LUT4      O        Out     0.661     26.692      -         
target_time_4[1]                                                          Net          -        -       1.507     -           2         
phase_controller_inst2.stoper_hc.target_time[1]                           SB_DFFER     D        In      -         28.199      -         
========================================================================================================================================
Total path delay (propagation time + setup) of 28.354 is 8.796(31.0%) logic and 19.558(69.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      9.948
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.793

    - Propagation time:                      28.168
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -18.375

    Number of logic level(s):                13
    Starting point:                          delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1[5] / Q
    Ending point:                            phase_controller_inst1.stoper_tr.target_time[1] / D
    The start point is clocked by            ICE40_MAIN_PROGRAM_100MHZ_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            ICE40_MAIN_PROGRAM_100MHZ_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                                                                         Pin      Pin               Arrival     No. of    
Name                                                                      Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------
delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1[5]                SB_DFFER     Q        Out     0.796     0.796       -         
elapsed_time_tr[5]                                                        Net          -        -       1.599     -           2         
delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIJ7L7[4]        SB_LUT4      I1       In      -         2.395       -         
delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIJ7L7[4]        SB_LUT4      O        Out     0.589     2.984       -         
N_344                                                                     Net          -        -       1.371     -           2         
delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNI8R4J[1]        SB_LUT4      I0       In      -         4.355       -         
delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNI8R4J[1]        SB_LUT4      O        Out     0.661     5.017       -         
N_347                                                                     Net          -        -       1.371     -           2         
delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIQMF21[6]       SB_LUT4      I0       In      -         6.388       -         
delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIQMF21[6]       SB_LUT4      O        Out     0.661     7.049       -         
N_373                                                                     Net          -        -       1.371     -           1         
delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNID68O3[15]      SB_LUT4      I1       In      -         8.420       -         
delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNID68O3[15]      SB_LUT4      O        Out     0.589     9.009       -         
N_353                                                                     Net          -        -       1.371     -           1         
delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNI7SETA[31]      SB_LUT4      I0       In      -         10.380      -         
delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNI7SETA[31]      SB_LUT4      O        Out     0.661     11.042      -         
delay_tr9                                                                 Net          -        -       1.371     -           22        
delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIB51JG[15]      SB_LUT4      I2       In      -         12.413      -         
delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIB51JG[15]      SB_LUT4      O        Out     0.558     12.971      -         
un1_delay_tr_0_sqmuxa_i_0                                                 Net          -        -       1.371     -           1         
delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIK4GOJ[31]      SB_LUT4      I2       In      -         14.342      -         
delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIK4GOJ[31]      SB_LUT4      O        Out     0.558     14.900      -         
elapsed_time_ns_1_RNIK4GOJ[31]                                            Net          -        -       1.371     -           22        
delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIP7HF91[10]     SB_LUT4      I3       In      -         16.271      -         
delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIP7HF91[10]     SB_LUT4      O        Out     0.424     16.695      -         
measured_delay_tr[10]                                                     Net          -        -       1.371     -           3         
phase_controller_inst1.stoper_tr.target_time_4_i_a2_2[2]                  SB_LUT4      I0       In      -         18.066      -         
phase_controller_inst1.stoper_tr.target_time_4_i_a2_2[2]                  SB_LUT4      O        Out     0.661     18.727      -         
target_time_4_i_a2_2_0[2]                                                 Net          -        -       1.371     -           3         
phase_controller_inst1.stoper_tr.target_time_4_f0_i_o2_0[6]               SB_LUT4      I0       In      -         20.098      -         
phase_controller_inst1.stoper_tr.target_time_4_f0_i_o2_0[6]               SB_LUT4      O        Out     0.661     20.760      -         
target_time_4_f0_i_o2_0_0[6]                                              Net          -        -       1.371     -           1         
phase_controller_inst1.stoper_tr.target_time_4_f0_i_a2_0[6]               SB_LUT4      I0       In      -         22.131      -         
phase_controller_inst1.stoper_tr.target_time_4_f0_i_a2_0[6]               SB_LUT4      O        Out     0.661     22.792      -         
target_time_4_f0_i_a2_0[6]                                                Net          -        -       1.371     -           8         
phase_controller_inst1.stoper_tr.target_time_4_f0_0_0[1]                  SB_LUT4      I0       In      -         24.163      -         
phase_controller_inst1.stoper_tr.target_time_4_f0_0_0[1]                  SB_LUT4      O        Out     0.661     24.825      -         
target_time_4_f0_0_0[1]                                                   Net          -        -       1.371     -           1         
phase_controller_inst1.stoper_tr.target_time_4_f0_0[1]                    SB_LUT4      I3       In      -         26.196      -         
phase_controller_inst1.stoper_tr.target_time_4_f0_0[1]                    SB_LUT4      O        Out     0.465     26.661      -         
target_time_4[1]                                                          Net          -        -       1.507     -           2         
phase_controller_inst1.stoper_tr.target_time[1]                           SB_DFFER     D        In      -         28.168      -         
========================================================================================================================================
Total path delay (propagation time + setup) of 28.323 is 8.765(30.9%) logic and 19.558(69.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: MAIN|delay_hc_input
====================================



Starting Points with Worst Slack
********************************

                                          Starting                                                       Arrival          
Instance                                  Reference               Type        Pin     Net                Time        Slack
                                          Clock                                                                           
--------------------------------------------------------------------------------------------------------------------------
delay_measurement_inst.start_timer_hc     MAIN|delay_hc_input     SB_DFFR     Q       start_timer_hc     0.796       5.282
==========================================================================================================================


Ending Points with Worst Slack
******************************

                                          Starting                                                         Required          
Instance                                  Reference               Type        Pin     Net                  Time         Slack
                                          Clock                                                                              
-----------------------------------------------------------------------------------------------------------------------------
delay_measurement_inst.start_timer_hc     MAIN|delay_hc_input     SB_DFFR     D       start_timer_hc_i     9.845        5.282
delay_measurement_inst.stop_timer_hc      MAIN|delay_hc_input     SB_DFFR     D       start_timer_hc       9.845        6.481
=============================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.845

    - Propagation time:                      4.563
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 5.282

    Number of logic level(s):                1
    Starting point:                          delay_measurement_inst.start_timer_hc / Q
    Ending point:                            delay_measurement_inst.start_timer_hc / D
    The start point is clocked by            MAIN|delay_hc_input [rising] on pin C
    The end   point is clocked by            MAIN|delay_hc_input [rising] on pin C

Instance / Net                                            Pin      Pin               Arrival     No. of    
Name                                          Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
delay_measurement_inst.start_timer_hc         SB_DFFR     Q        Out     0.796     0.796       -         
start_timer_hc                                Net         -        -       1.599     -           3         
delay_measurement_inst.start_timer_hc_RNO     SB_LUT4     I0       In      -         2.395       -         
delay_measurement_inst.start_timer_hc_RNO     SB_LUT4     O        Out     0.661     3.056       -         
start_timer_hc_i                              Net         -        -       1.507     -           1         
delay_measurement_inst.start_timer_hc         SB_DFFR     D        In      -         4.563       -         
===========================================================================================================
Total path delay (propagation time + setup) of 4.718 is 1.612(34.2%) logic and 3.106(65.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: MAIN|delay_tr_input
====================================



Starting Points with Worst Slack
********************************

                                          Starting                                                       Arrival          
Instance                                  Reference               Type        Pin     Net                Time        Slack
                                          Clock                                                                           
--------------------------------------------------------------------------------------------------------------------------
delay_measurement_inst.start_timer_tr     MAIN|delay_tr_input     SB_DFFR     Q       start_timer_tr     0.796       5.282
==========================================================================================================================


Ending Points with Worst Slack
******************************

                                          Starting                                                         Required          
Instance                                  Reference               Type        Pin     Net                  Time         Slack
                                          Clock                                                                              
-----------------------------------------------------------------------------------------------------------------------------
delay_measurement_inst.start_timer_tr     MAIN|delay_tr_input     SB_DFFR     D       start_timer_tr_i     9.845        5.282
delay_measurement_inst.stop_timer_tr      MAIN|delay_tr_input     SB_DFFR     D       start_timer_tr       9.845        6.481
=============================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.845

    - Propagation time:                      4.563
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 5.282

    Number of logic level(s):                1
    Starting point:                          delay_measurement_inst.start_timer_tr / Q
    Ending point:                            delay_measurement_inst.start_timer_tr / D
    The start point is clocked by            MAIN|delay_tr_input [rising] on pin C
    The end   point is clocked by            MAIN|delay_tr_input [rising] on pin C

Instance / Net                                            Pin      Pin               Arrival     No. of    
Name                                          Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
delay_measurement_inst.start_timer_tr         SB_DFFR     Q        Out     0.796     0.796       -         
start_timer_tr                                Net         -        -       1.599     -           3         
delay_measurement_inst.start_timer_tr_RNO     SB_LUT4     I0       In      -         2.395       -         
delay_measurement_inst.start_timer_tr_RNO     SB_LUT4     O        Out     0.661     3.056       -         
start_timer_tr_i                              Net         -        -       1.507     -           1         
delay_measurement_inst.start_timer_tr         SB_DFFR     D        In      -         4.563       -         
===========================================================================================================
Total path delay (propagation time + setup) of 4.718 is 1.612(34.2%) logic and 3.106(65.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                                                             Starting                                                         Arrival           
Instance                                                     Reference     Type         Pin       Net                         Time        Slack 
                                                             Clock                                                                              
------------------------------------------------------------------------------------------------------------------------------------------------
pwm_generator_inst.un2_threshold_acc_2_1_mulonly_0[25:0]     System        SB_MAC16     O[0]      un2_threshold_acc_2[0]      0.000       -5.381
pwm_generator_inst.un2_threshold_acc_1_mulonly_0[25:0]       System        SB_MAC16     O[15]     un2_threshold_acc_1[15]     0.000       -5.338
pwm_generator_inst.un2_threshold_acc_2_1_mulonly_0[25:0]     System        SB_MAC16     O[1]      un2_threshold_acc_2[1]      0.000       -5.181
pwm_generator_inst.un2_threshold_acc_1_mulonly_0[25:0]       System        SB_MAC16     O[16]     un2_threshold_acc_1[16]     0.000       -5.138
pwm_generator_inst.un2_threshold_acc_2_1_mulonly_0[25:0]     System        SB_MAC16     O[2]      un2_threshold_acc_2[2]      0.000       -4.981
pwm_generator_inst.un2_threshold_acc_1_mulonly_0[25:0]       System        SB_MAC16     O[17]     un2_threshold_acc_1[17]     0.000       -4.939
pwm_generator_inst.un2_threshold_acc_2_1_mulonly_0[25:0]     System        SB_MAC16     O[3]      un2_threshold_acc_2[3]      0.000       -4.781
pwm_generator_inst.un2_threshold_acc_1_mulonly_0[25:0]       System        SB_MAC16     O[18]     un2_threshold_acc_1[18]     0.000       -4.739
pwm_generator_inst.un2_threshold_acc_2_1_mulonly_0[25:0]     System        SB_MAC16     O[4]      un2_threshold_acc_2[4]      0.000       -4.581
pwm_generator_inst.un2_threshold_acc_1_mulonly_0[25:0]       System        SB_MAC16     O[19]     un2_threshold_acc_1[19]     0.000       -4.539
================================================================================================================================================


Ending Points with Worst Slack
******************************

                                        Starting                                                     Required           
Instance                                Reference     Type        Pin     Net                        Time         Slack 
                                        Clock                                                                           
------------------------------------------------------------------------------------------------------------------------
pwm_generator_inst.threshold_ACC[9]     System        SB_DFFR     D       threshold_ACC_2[9]         9.793        -5.381
pwm_generator_inst.threshold_ACC[8]     System        SB_DFFS     D       threshold_ACC_2_0_i[8]     9.793        -5.181
pwm_generator_inst.threshold_ACC[7]     System        SB_DFFS     D       threshold_ACC_2_0_i[7]     9.793        -4.981
pwm_generator_inst.threshold_ACC[6]     System        SB_DFFS     D       threshold_ACC_2_0_i[6]     9.793        -4.781
pwm_generator_inst.threshold_ACC[5]     System        SB_DFFR     D       threshold_ACC_2[5]         9.793        -4.581
pwm_generator_inst.threshold_ACC[4]     System        SB_DFFR     D       threshold_ACC_2[4]         9.793        -4.381
pwm_generator_inst.threshold_ACC[3]     System        SB_DFFR     D       threshold_ACC_2[3]         9.793        -4.181
pwm_generator_inst.threshold_ACC[2]     System        SB_DFFR     D       threshold_ACC_2[2]         9.793        -3.981
pwm_generator_inst.threshold_ACC[1]     System        SB_DFFS     D       threshold_ACC_2_0_i[1]     9.793        -3.802
pwm_generator_inst.threshold_ACC[0]     System        SB_DFFR     D       threshold_ACC_2[0]         9.793        -3.605
========================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      9.948
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.793

    - Propagation time:                      15.174
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -5.381

    Number of logic level(s):                30
    Starting point:                          pwm_generator_inst.un2_threshold_acc_2_1_mulonly_0[25:0] / O[0]
    Ending point:                            pwm_generator_inst.threshold_ACC[9] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            ICE40_MAIN_PROGRAM_100MHZ_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                                                             Pin      Pin               Arrival     No. of    
Name                                                          Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------
pwm_generator_inst.un2_threshold_acc_2_1_mulonly_0[25:0]      SB_MAC16     O[0]     Out     0.000     0.000       -         
un2_threshold_acc_2[0]                                        Net          -        -       0.000     -           2         
pwm_generator_inst.un2_threshold_acc_add_1_cry_0_c            SB_CARRY     I0       In      -         0.000       -         
pwm_generator_inst.un2_threshold_acc_add_1_cry_0_c            SB_CARRY     CO       Out     0.380     0.380       -         
un2_threshold_acc_add_1_cry_0                                 Net          -        -       0.014     -           2         
pwm_generator_inst.un2_threshold_acc_add_1_cry_1_c            SB_CARRY     CI       In      -         0.394       -         
pwm_generator_inst.un2_threshold_acc_add_1_cry_1_c            SB_CARRY     CO       Out     0.186     0.580       -         
un2_threshold_acc_add_1_cry_1                                 Net          -        -       0.014     -           2         
pwm_generator_inst.un2_threshold_acc_add_1_cry_2_c            SB_CARRY     CI       In      -         0.594       -         
pwm_generator_inst.un2_threshold_acc_add_1_cry_2_c            SB_CARRY     CO       Out     0.186     0.779       -         
un2_threshold_acc_add_1_cry_2                                 Net          -        -       0.014     -           2         
pwm_generator_inst.un2_threshold_acc_add_1_cry_3_c            SB_CARRY     CI       In      -         0.793       -         
pwm_generator_inst.un2_threshold_acc_add_1_cry_3_c            SB_CARRY     CO       Out     0.186     0.980       -         
un2_threshold_acc_add_1_cry_3                                 Net          -        -       0.014     -           2         
pwm_generator_inst.un2_threshold_acc_add_1_cry_4_c            SB_CARRY     CI       In      -         0.994       -         
pwm_generator_inst.un2_threshold_acc_add_1_cry_4_c            SB_CARRY     CO       Out     0.186     1.180       -         
un2_threshold_acc_add_1_cry_4                                 Net          -        -       0.014     -           2         
pwm_generator_inst.un2_threshold_acc_add_1_cry_5_c            SB_CARRY     CI       In      -         1.194       -         
pwm_generator_inst.un2_threshold_acc_add_1_cry_5_c            SB_CARRY     CO       Out     0.186     1.379       -         
un2_threshold_acc_add_1_cry_5                                 Net          -        -       0.014     -           2         
pwm_generator_inst.un2_threshold_acc_add_1_cry_6_c            SB_CARRY     CI       In      -         1.394       -         
pwm_generator_inst.un2_threshold_acc_add_1_cry_6_c            SB_CARRY     CO       Out     0.186     1.579       -         
un2_threshold_acc_add_1_cry_6                                 Net          -        -       0.014     -           2         
pwm_generator_inst.un2_threshold_acc_add_1_cry_7_c            SB_CARRY     CI       In      -         1.593       -         
pwm_generator_inst.un2_threshold_acc_add_1_cry_7_c            SB_CARRY     CO       Out     0.186     1.780       -         
un2_threshold_acc_add_1_cry_7                                 Net          -        -       0.014     -           2         
pwm_generator_inst.un2_threshold_acc_add_1_cry_8_c            SB_CARRY     CI       In      -         1.794       -         
pwm_generator_inst.un2_threshold_acc_add_1_cry_8_c            SB_CARRY     CO       Out     0.186     1.980       -         
un2_threshold_acc_add_1_cry_8                                 Net          -        -       0.014     -           2         
pwm_generator_inst.un2_threshold_acc_add_1_cry_9_c            SB_CARRY     CI       In      -         1.994       -         
pwm_generator_inst.un2_threshold_acc_add_1_cry_9_c            SB_CARRY     CO       Out     0.186     2.180       -         
un2_threshold_acc_add_1_cry_9                                 Net          -        -       0.014     -           2         
pwm_generator_inst.un2_threshold_acc_add_1_cry_10_c           SB_CARRY     CI       In      -         2.193       -         
pwm_generator_inst.un2_threshold_acc_add_1_cry_10_c           SB_CARRY     CO       Out     0.186     2.380       -         
un2_threshold_acc_add_1_cry_10                                Net          -        -       0.014     -           2         
pwm_generator_inst.un2_threshold_acc_add_1_cry_11_c           SB_CARRY     CI       In      -         2.394       -         
pwm_generator_inst.un2_threshold_acc_add_1_cry_11_c           SB_CARRY     CO       Out     0.186     2.579       -         
un2_threshold_acc_add_1_cry_11                                Net          -        -       0.014     -           2         
pwm_generator_inst.un2_threshold_acc_add_1_cry_12_c           SB_CARRY     CI       In      -         2.594       -         
pwm_generator_inst.un2_threshold_acc_add_1_cry_12_c           SB_CARRY     CO       Out     0.186     2.780       -         
un2_threshold_acc_add_1_cry_12                                Net          -        -       0.014     -           2         
pwm_generator_inst.un2_threshold_acc_add_1_cry_13_c           SB_CARRY     CI       In      -         2.793       -         
pwm_generator_inst.un2_threshold_acc_add_1_cry_13_c           SB_CARRY     CO       Out     0.186     2.979       -         
un2_threshold_acc_add_1_cry_13                                Net          -        -       0.014     -           2         
pwm_generator_inst.un2_threshold_acc_add_1_cry_14_c           SB_CARRY     CI       In      -         2.994       -         
pwm_generator_inst.un2_threshold_acc_add_1_cry_14_c           SB_CARRY     CO       Out     0.186     3.180       -         
un2_threshold_acc_add_1_cry_14                                Net          -        -       0.386     -           2         
pwm_generator_inst.un2_threshold_acc_add_1_cry_15_s           SB_LUT4      I3       In      -         3.566       -         
pwm_generator_inst.un2_threshold_acc_add_1_cry_15_s           SB_LUT4      O        Out     0.465     4.031       -         
un2_threshold_acc_add_1_cry_15_s                              Net          -        -       0.905     -           1         
pwm_generator_inst.un3_threshold_acc_cry_19_c                 SB_CARRY     I0       In      -         4.936       -         
pwm_generator_inst.un3_threshold_acc_cry_19_c                 SB_CARRY     CO       Out     0.380     5.315       -         
un3_threshold_acc_cry_19                                      Net          -        -       0.386     -           1         
pwm_generator_inst.un2_threshold_acc_add_1_axb_16_RNI164L     SB_LUT4      I2       In      -         5.701       -         
pwm_generator_inst.un2_threshold_acc_add_1_axb_16_RNI164L     SB_LUT4      O        Out     0.558     6.259       -         
un2_threshold_acc_add_1_axb_16_RNI164L                        Net          -        -       1.371     -           12        
pwm_generator_inst.un15_threshold_acc_1_cry_9_c_RNIRVUI1      SB_LUT4      I3       In      -         7.630       -         
pwm_generator_inst.un15_threshold_acc_1_cry_9_c_RNIRVUI1      SB_LUT4      O        Out     0.465     8.095       -         
un19_threshold_acc_axb_0                                      Net          -        -       0.905     -           2         
pwm_generator_inst.un19_threshold_acc_cry_0_c                 SB_CARRY     I0       In      -         9.000       -         
pwm_generator_inst.un19_threshold_acc_cry_0_c                 SB_CARRY     CO       Out     0.380     9.380       -         
un19_threshold_acc_cry_0                                      Net          -        -       0.014     -           2         
pwm_generator_inst.un19_threshold_acc_cry_1_c                 SB_CARRY     CI       In      -         9.394       -         
pwm_generator_inst.un19_threshold_acc_cry_1_c                 SB_CARRY     CO       Out     0.186     9.580       -         
un19_threshold_acc_cry_1                                      Net          -        -       0.014     -           2         
pwm_generator_inst.un19_threshold_acc_cry_2_c                 SB_CARRY     CI       In      -         9.594       -         
pwm_generator_inst.un19_threshold_acc_cry_2_c                 SB_CARRY     CO       Out     0.186     9.780       -         
un19_threshold_acc_cry_2                                      Net          -        -       0.014     -           2         
pwm_generator_inst.un19_threshold_acc_cry_3_c                 SB_CARRY     CI       In      -         9.794       -         
pwm_generator_inst.un19_threshold_acc_cry_3_c                 SB_CARRY     CO       Out     0.186     9.980       -         
un19_threshold_acc_cry_3                                      Net          -        -       0.014     -           2         
pwm_generator_inst.un19_threshold_acc_cry_4_c                 SB_CARRY     CI       In      -         9.994       -         
pwm_generator_inst.un19_threshold_acc_cry_4_c                 SB_CARRY     CO       Out     0.186     10.180      -         
un19_threshold_acc_cry_4                                      Net          -        -       0.014     -           2         
pwm_generator_inst.un19_threshold_acc_cry_5_c                 SB_CARRY     CI       In      -         10.194      -         
pwm_generator_inst.un19_threshold_acc_cry_5_c                 SB_CARRY     CO       Out     0.186     10.380      -         
un19_threshold_acc_cry_5                                      Net          -        -       0.014     -           2         
pwm_generator_inst.un19_threshold_acc_cry_6_c                 SB_CARRY     CI       In      -         10.394      -         
pwm_generator_inst.un19_threshold_acc_cry_6_c                 SB_CARRY     CO       Out     0.186     10.580      -         
un19_threshold_acc_cry_6                                      Net          -        -       0.014     -           2         
pwm_generator_inst.un19_threshold_acc_cry_7_c                 SB_CARRY     CI       In      -         10.594      -         
pwm_generator_inst.un19_threshold_acc_cry_7_c                 SB_CARRY     CO       Out     0.186     10.780      -         
un19_threshold_acc_cry_7                                      Net          -        -       0.014     -           2         
pwm_generator_inst.un19_threshold_acc_cry_8_c                 SB_CARRY     CI       In      -         10.794      -         
pwm_generator_inst.un19_threshold_acc_cry_8_c                 SB_CARRY     CO       Out     0.186     10.980      -         
un19_threshold_acc_cry_8                                      Net          -        -       0.386     -           1         
pwm_generator_inst.threshold_ACC_RNO_0[9]                     SB_LUT4      I3       In      -         11.366      -         
pwm_generator_inst.threshold_ACC_RNO_0[9]                     SB_LUT4      O        Out     0.465     11.831      -         
threshold_ACC_RNO_0[9]                                        Net          -        -       1.371     -           1         
pwm_generator_inst.threshold_ACC_RNO[9]                       SB_LUT4      I3       In      -         13.202      -         
pwm_generator_inst.threshold_ACC_RNO[9]                       SB_LUT4      O        Out     0.465     13.667      -         
threshold_ACC_2[9]                                            Net          -        -       1.507     -           1         
pwm_generator_inst.threshold_ACC[9]                           SB_DFFR      D        In      -         15.174      -         
============================================================================================================================
Total path delay (propagation time + setup) of 15.329 is 7.804(50.9%) logic and 7.525(49.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      9.948
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.793

    - Propagation time:                      15.174
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -5.381

    Number of logic level(s):                30
    Starting point:                          pwm_generator_inst.un2_threshold_acc_2_1_mulonly_0[25:0] / O[0]
    Ending point:                            pwm_generator_inst.threshold_ACC[9] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            ICE40_MAIN_PROGRAM_100MHZ_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                                                             Pin      Pin               Arrival     No. of    
Name                                                          Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------
pwm_generator_inst.un2_threshold_acc_2_1_mulonly_0[25:0]      SB_MAC16     O[0]     Out     0.000     0.000       -         
un2_threshold_acc_2[0]                                        Net          -        -       0.000     -           2         
pwm_generator_inst.un2_threshold_acc_add_1_cry_0_c            SB_CARRY     I0       In      -         0.000       -         
pwm_generator_inst.un2_threshold_acc_add_1_cry_0_c            SB_CARRY     CO       Out     0.380     0.380       -         
un2_threshold_acc_add_1_cry_0                                 Net          -        -       0.386     -           2         
pwm_generator_inst.un2_threshold_acc_add_1_cry_1_s            SB_LUT4      I3       In      -         0.765       -         
pwm_generator_inst.un2_threshold_acc_add_1_cry_1_s            SB_LUT4      O        Out     0.465     1.231       -         
un2_threshold_acc_add_1_cry_1_s                               Net          -        -       0.905     -           2         
pwm_generator_inst.un3_threshold_acc_cry_5_c                  SB_CARRY     I0       In      -         2.136       -         
pwm_generator_inst.un3_threshold_acc_cry_5_c                  SB_CARRY     CO       Out     0.380     2.515       -         
un3_threshold_acc_cry_5                                       Net          -        -       0.014     -           2         
pwm_generator_inst.un3_threshold_acc_cry_6_c                  SB_CARRY     CI       In      -         2.529       -         
pwm_generator_inst.un3_threshold_acc_cry_6_c                  SB_CARRY     CO       Out     0.186     2.715       -         
un3_threshold_acc_cry_6                                       Net          -        -       0.014     -           2         
pwm_generator_inst.un3_threshold_acc_cry_7_c                  SB_CARRY     CI       In      -         2.729       -         
pwm_generator_inst.un3_threshold_acc_cry_7_c                  SB_CARRY     CO       Out     0.186     2.915       -         
un3_threshold_acc_cry_7                                       Net          -        -       0.014     -           2         
pwm_generator_inst.un3_threshold_acc_cry_8_c                  SB_CARRY     CI       In      -         2.929       -         
pwm_generator_inst.un3_threshold_acc_cry_8_c                  SB_CARRY     CO       Out     0.186     3.115       -         
un3_threshold_acc_cry_8                                       Net          -        -       0.014     -           1         
pwm_generator_inst.un3_threshold_acc_cry_9_c                  SB_CARRY     CI       In      -         3.129       -         
pwm_generator_inst.un3_threshold_acc_cry_9_c                  SB_CARRY     CO       Out     0.186     3.315       -         
un3_threshold_acc_cry_9                                       Net          -        -       0.014     -           1         
pwm_generator_inst.un3_threshold_acc_cry_10_c                 SB_CARRY     CI       In      -         3.329       -         
pwm_generator_inst.un3_threshold_acc_cry_10_c                 SB_CARRY     CO       Out     0.186     3.515       -         
un3_threshold_acc_cry_10                                      Net          -        -       0.014     -           1         
pwm_generator_inst.un3_threshold_acc_cry_11_c                 SB_CARRY     CI       In      -         3.529       -         
pwm_generator_inst.un3_threshold_acc_cry_11_c                 SB_CARRY     CO       Out     0.186     3.715       -         
un3_threshold_acc_cry_11                                      Net          -        -       0.014     -           1         
pwm_generator_inst.un3_threshold_acc_cry_12_c                 SB_CARRY     CI       In      -         3.729       -         
pwm_generator_inst.un3_threshold_acc_cry_12_c                 SB_CARRY     CO       Out     0.186     3.915       -         
un3_threshold_acc_cry_12                                      Net          -        -       0.014     -           1         
pwm_generator_inst.un3_threshold_acc_cry_13_c                 SB_CARRY     CI       In      -         3.929       -         
pwm_generator_inst.un3_threshold_acc_cry_13_c                 SB_CARRY     CO       Out     0.186     4.115       -         
un3_threshold_acc_cry_13                                      Net          -        -       0.014     -           1         
pwm_generator_inst.un3_threshold_acc_cry_14_c                 SB_CARRY     CI       In      -         4.129       -         
pwm_generator_inst.un3_threshold_acc_cry_14_c                 SB_CARRY     CO       Out     0.186     4.315       -         
un3_threshold_acc_cry_14                                      Net          -        -       0.014     -           1         
pwm_generator_inst.un3_threshold_acc_cry_15_c                 SB_CARRY     CI       In      -         4.329       -         
pwm_generator_inst.un3_threshold_acc_cry_15_c                 SB_CARRY     CO       Out     0.186     4.515       -         
un3_threshold_acc_cry_15                                      Net          -        -       0.014     -           1         
pwm_generator_inst.un3_threshold_acc_cry_16_c                 SB_CARRY     CI       In      -         4.529       -         
pwm_generator_inst.un3_threshold_acc_cry_16_c                 SB_CARRY     CO       Out     0.186     4.715       -         
un3_threshold_acc_cry_16                                      Net          -        -       0.014     -           1         
pwm_generator_inst.un3_threshold_acc_cry_17_c                 SB_CARRY     CI       In      -         4.729       -         
pwm_generator_inst.un3_threshold_acc_cry_17_c                 SB_CARRY     CO       Out     0.186     4.915       -         
un3_threshold_acc_cry_17                                      Net          -        -       0.014     -           1         
pwm_generator_inst.un3_threshold_acc_cry_18_c                 SB_CARRY     CI       In      -         4.929       -         
pwm_generator_inst.un3_threshold_acc_cry_18_c                 SB_CARRY     CO       Out     0.186     5.115       -         
un3_threshold_acc_cry_18                                      Net          -        -       0.014     -           1         
pwm_generator_inst.un3_threshold_acc_cry_19_c                 SB_CARRY     CI       In      -         5.129       -         
pwm_generator_inst.un3_threshold_acc_cry_19_c                 SB_CARRY     CO       Out     0.186     5.315       -         
un3_threshold_acc_cry_19                                      Net          -        -       0.386     -           1         
pwm_generator_inst.un2_threshold_acc_add_1_axb_16_RNI164L     SB_LUT4      I2       In      -         5.701       -         
pwm_generator_inst.un2_threshold_acc_add_1_axb_16_RNI164L     SB_LUT4      O        Out     0.558     6.259       -         
un2_threshold_acc_add_1_axb_16_RNI164L                        Net          -        -       1.371     -           12        
pwm_generator_inst.un15_threshold_acc_1_cry_9_c_RNIRVUI1      SB_LUT4      I3       In      -         7.630       -         
pwm_generator_inst.un15_threshold_acc_1_cry_9_c_RNIRVUI1      SB_LUT4      O        Out     0.465     8.095       -         
un19_threshold_acc_axb_0                                      Net          -        -       0.905     -           2         
pwm_generator_inst.un19_threshold_acc_cry_0_c                 SB_CARRY     I0       In      -         9.000       -         
pwm_generator_inst.un19_threshold_acc_cry_0_c                 SB_CARRY     CO       Out     0.380     9.380       -         
un19_threshold_acc_cry_0                                      Net          -        -       0.014     -           2         
pwm_generator_inst.un19_threshold_acc_cry_1_c                 SB_CARRY     CI       In      -         9.394       -         
pwm_generator_inst.un19_threshold_acc_cry_1_c                 SB_CARRY     CO       Out     0.186     9.580       -         
un19_threshold_acc_cry_1                                      Net          -        -       0.014     -           2         
pwm_generator_inst.un19_threshold_acc_cry_2_c                 SB_CARRY     CI       In      -         9.594       -         
pwm_generator_inst.un19_threshold_acc_cry_2_c                 SB_CARRY     CO       Out     0.186     9.780       -         
un19_threshold_acc_cry_2                                      Net          -        -       0.014     -           2         
pwm_generator_inst.un19_threshold_acc_cry_3_c                 SB_CARRY     CI       In      -         9.794       -         
pwm_generator_inst.un19_threshold_acc_cry_3_c                 SB_CARRY     CO       Out     0.186     9.980       -         
un19_threshold_acc_cry_3                                      Net          -        -       0.014     -           2         
pwm_generator_inst.un19_threshold_acc_cry_4_c                 SB_CARRY     CI       In      -         9.994       -         
pwm_generator_inst.un19_threshold_acc_cry_4_c                 SB_CARRY     CO       Out     0.186     10.180      -         
un19_threshold_acc_cry_4                                      Net          -        -       0.014     -           2         
pwm_generator_inst.un19_threshold_acc_cry_5_c                 SB_CARRY     CI       In      -         10.194      -         
pwm_generator_inst.un19_threshold_acc_cry_5_c                 SB_CARRY     CO       Out     0.186     10.380      -         
un19_threshold_acc_cry_5                                      Net          -        -       0.014     -           2         
pwm_generator_inst.un19_threshold_acc_cry_6_c                 SB_CARRY     CI       In      -         10.394      -         
pwm_generator_inst.un19_threshold_acc_cry_6_c                 SB_CARRY     CO       Out     0.186     10.580      -         
un19_threshold_acc_cry_6                                      Net          -        -       0.014     -           2         
pwm_generator_inst.un19_threshold_acc_cry_7_c                 SB_CARRY     CI       In      -         10.594      -         
pwm_generator_inst.un19_threshold_acc_cry_7_c                 SB_CARRY     CO       Out     0.186     10.780      -         
un19_threshold_acc_cry_7                                      Net          -        -       0.014     -           2         
pwm_generator_inst.un19_threshold_acc_cry_8_c                 SB_CARRY     CI       In      -         10.794      -         
pwm_generator_inst.un19_threshold_acc_cry_8_c                 SB_CARRY     CO       Out     0.186     10.980      -         
un19_threshold_acc_cry_8                                      Net          -        -       0.386     -           1         
pwm_generator_inst.threshold_ACC_RNO_0[9]                     SB_LUT4      I3       In      -         11.366      -         
pwm_generator_inst.threshold_ACC_RNO_0[9]                     SB_LUT4      O        Out     0.465     11.831      -         
threshold_ACC_RNO_0[9]                                        Net          -        -       1.371     -           1         
pwm_generator_inst.threshold_ACC_RNO[9]                       SB_LUT4      I3       In      -         13.202      -         
pwm_generator_inst.threshold_ACC_RNO[9]                       SB_LUT4      O        Out     0.465     13.667      -         
threshold_ACC_2[9]                                            Net          -        -       1.507     -           1         
pwm_generator_inst.threshold_ACC[9]                           SB_DFFR      D        In      -         15.174      -         
============================================================================================================================
Total path delay (propagation time + setup) of 15.329 is 7.804(50.9%) logic and 7.525(49.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      9.948
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.793

    - Propagation time:                      15.174
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -5.381

    Number of logic level(s):                30
    Starting point:                          pwm_generator_inst.un2_threshold_acc_2_1_mulonly_0[25:0] / O[0]
    Ending point:                            pwm_generator_inst.threshold_ACC[9] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            ICE40_MAIN_PROGRAM_100MHZ_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                                                             Pin      Pin               Arrival     No. of    
Name                                                          Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------
pwm_generator_inst.un2_threshold_acc_2_1_mulonly_0[25:0]      SB_MAC16     O[0]     Out     0.000     0.000       -         
un2_threshold_acc_2[0]                                        Net          -        -       0.000     -           2         
pwm_generator_inst.un2_threshold_acc_add_1_cry_0_c            SB_CARRY     I0       In      -         0.000       -         
pwm_generator_inst.un2_threshold_acc_add_1_cry_0_c            SB_CARRY     CO       Out     0.380     0.380       -         
un2_threshold_acc_add_1_cry_0                                 Net          -        -       0.014     -           2         
pwm_generator_inst.un2_threshold_acc_add_1_cry_1_c            SB_CARRY     CI       In      -         0.394       -         
pwm_generator_inst.un2_threshold_acc_add_1_cry_1_c            SB_CARRY     CO       Out     0.186     0.580       -         
un2_threshold_acc_add_1_cry_1                                 Net          -        -       0.386     -           2         
pwm_generator_inst.un2_threshold_acc_add_1_cry_2_s            SB_LUT4      I3       In      -         0.966       -         
pwm_generator_inst.un2_threshold_acc_add_1_cry_2_s            SB_LUT4      O        Out     0.465     1.431       -         
un2_threshold_acc_add_1_cry_2_s                               Net          -        -       0.905     -           2         
pwm_generator_inst.un3_threshold_acc_cry_6_c                  SB_CARRY     I0       In      -         2.336       -         
pwm_generator_inst.un3_threshold_acc_cry_6_c                  SB_CARRY     CO       Out     0.380     2.715       -         
un3_threshold_acc_cry_6                                       Net          -        -       0.014     -           2         
pwm_generator_inst.un3_threshold_acc_cry_7_c                  SB_CARRY     CI       In      -         2.729       -         
pwm_generator_inst.un3_threshold_acc_cry_7_c                  SB_CARRY     CO       Out     0.186     2.915       -         
un3_threshold_acc_cry_7                                       Net          -        -       0.014     -           2         
pwm_generator_inst.un3_threshold_acc_cry_8_c                  SB_CARRY     CI       In      -         2.929       -         
pwm_generator_inst.un3_threshold_acc_cry_8_c                  SB_CARRY     CO       Out     0.186     3.115       -         
un3_threshold_acc_cry_8                                       Net          -        -       0.014     -           1         
pwm_generator_inst.un3_threshold_acc_cry_9_c                  SB_CARRY     CI       In      -         3.129       -         
pwm_generator_inst.un3_threshold_acc_cry_9_c                  SB_CARRY     CO       Out     0.186     3.315       -         
un3_threshold_acc_cry_9                                       Net          -        -       0.014     -           1         
pwm_generator_inst.un3_threshold_acc_cry_10_c                 SB_CARRY     CI       In      -         3.329       -         
pwm_generator_inst.un3_threshold_acc_cry_10_c                 SB_CARRY     CO       Out     0.186     3.515       -         
un3_threshold_acc_cry_10                                      Net          -        -       0.014     -           1         
pwm_generator_inst.un3_threshold_acc_cry_11_c                 SB_CARRY     CI       In      -         3.529       -         
pwm_generator_inst.un3_threshold_acc_cry_11_c                 SB_CARRY     CO       Out     0.186     3.715       -         
un3_threshold_acc_cry_11                                      Net          -        -       0.014     -           1         
pwm_generator_inst.un3_threshold_acc_cry_12_c                 SB_CARRY     CI       In      -         3.729       -         
pwm_generator_inst.un3_threshold_acc_cry_12_c                 SB_CARRY     CO       Out     0.186     3.915       -         
un3_threshold_acc_cry_12                                      Net          -        -       0.014     -           1         
pwm_generator_inst.un3_threshold_acc_cry_13_c                 SB_CARRY     CI       In      -         3.929       -         
pwm_generator_inst.un3_threshold_acc_cry_13_c                 SB_CARRY     CO       Out     0.186     4.115       -         
un3_threshold_acc_cry_13                                      Net          -        -       0.014     -           1         
pwm_generator_inst.un3_threshold_acc_cry_14_c                 SB_CARRY     CI       In      -         4.129       -         
pwm_generator_inst.un3_threshold_acc_cry_14_c                 SB_CARRY     CO       Out     0.186     4.315       -         
un3_threshold_acc_cry_14                                      Net          -        -       0.014     -           1         
pwm_generator_inst.un3_threshold_acc_cry_15_c                 SB_CARRY     CI       In      -         4.329       -         
pwm_generator_inst.un3_threshold_acc_cry_15_c                 SB_CARRY     CO       Out     0.186     4.515       -         
un3_threshold_acc_cry_15                                      Net          -        -       0.014     -           1         
pwm_generator_inst.un3_threshold_acc_cry_16_c                 SB_CARRY     CI       In      -         4.529       -         
pwm_generator_inst.un3_threshold_acc_cry_16_c                 SB_CARRY     CO       Out     0.186     4.715       -         
un3_threshold_acc_cry_16                                      Net          -        -       0.014     -           1         
pwm_generator_inst.un3_threshold_acc_cry_17_c                 SB_CARRY     CI       In      -         4.729       -         
pwm_generator_inst.un3_threshold_acc_cry_17_c                 SB_CARRY     CO       Out     0.186     4.915       -         
un3_threshold_acc_cry_17                                      Net          -        -       0.014     -           1         
pwm_generator_inst.un3_threshold_acc_cry_18_c                 SB_CARRY     CI       In      -         4.929       -         
pwm_generator_inst.un3_threshold_acc_cry_18_c                 SB_CARRY     CO       Out     0.186     5.115       -         
un3_threshold_acc_cry_18                                      Net          -        -       0.014     -           1         
pwm_generator_inst.un3_threshold_acc_cry_19_c                 SB_CARRY     CI       In      -         5.129       -         
pwm_generator_inst.un3_threshold_acc_cry_19_c                 SB_CARRY     CO       Out     0.186     5.315       -         
un3_threshold_acc_cry_19                                      Net          -        -       0.386     -           1         
pwm_generator_inst.un2_threshold_acc_add_1_axb_16_RNI164L     SB_LUT4      I2       In      -         5.701       -         
pwm_generator_inst.un2_threshold_acc_add_1_axb_16_RNI164L     SB_LUT4      O        Out     0.558     6.259       -         
un2_threshold_acc_add_1_axb_16_RNI164L                        Net          -        -       1.371     -           12        
pwm_generator_inst.un15_threshold_acc_1_cry_9_c_RNIRVUI1      SB_LUT4      I3       In      -         7.630       -         
pwm_generator_inst.un15_threshold_acc_1_cry_9_c_RNIRVUI1      SB_LUT4      O        Out     0.465     8.095       -         
un19_threshold_acc_axb_0                                      Net          -        -       0.905     -           2         
pwm_generator_inst.un19_threshold_acc_cry_0_c                 SB_CARRY     I0       In      -         9.000       -         
pwm_generator_inst.un19_threshold_acc_cry_0_c                 SB_CARRY     CO       Out     0.380     9.380       -         
un19_threshold_acc_cry_0                                      Net          -        -       0.014     -           2         
pwm_generator_inst.un19_threshold_acc_cry_1_c                 SB_CARRY     CI       In      -         9.394       -         
pwm_generator_inst.un19_threshold_acc_cry_1_c                 SB_CARRY     CO       Out     0.186     9.580       -         
un19_threshold_acc_cry_1                                      Net          -        -       0.014     -           2         
pwm_generator_inst.un19_threshold_acc_cry_2_c                 SB_CARRY     CI       In      -         9.594       -         
pwm_generator_inst.un19_threshold_acc_cry_2_c                 SB_CARRY     CO       Out     0.186     9.780       -         
un19_threshold_acc_cry_2                                      Net          -        -       0.014     -           2         
pwm_generator_inst.un19_threshold_acc_cry_3_c                 SB_CARRY     CI       In      -         9.794       -         
pwm_generator_inst.un19_threshold_acc_cry_3_c                 SB_CARRY     CO       Out     0.186     9.980       -         
un19_threshold_acc_cry_3                                      Net          -        -       0.014     -           2         
pwm_generator_inst.un19_threshold_acc_cry_4_c                 SB_CARRY     CI       In      -         9.994       -         
pwm_generator_inst.un19_threshold_acc_cry_4_c                 SB_CARRY     CO       Out     0.186     10.180      -         
un19_threshold_acc_cry_4                                      Net          -        -       0.014     -           2         
pwm_generator_inst.un19_threshold_acc_cry_5_c                 SB_CARRY     CI       In      -         10.194      -         
pwm_generator_inst.un19_threshold_acc_cry_5_c                 SB_CARRY     CO       Out     0.186     10.380      -         
un19_threshold_acc_cry_5                                      Net          -        -       0.014     -           2         
pwm_generator_inst.un19_threshold_acc_cry_6_c                 SB_CARRY     CI       In      -         10.394      -         
pwm_generator_inst.un19_threshold_acc_cry_6_c                 SB_CARRY     CO       Out     0.186     10.580      -         
un19_threshold_acc_cry_6                                      Net          -        -       0.014     -           2         
pwm_generator_inst.un19_threshold_acc_cry_7_c                 SB_CARRY     CI       In      -         10.594      -         
pwm_generator_inst.un19_threshold_acc_cry_7_c                 SB_CARRY     CO       Out     0.186     10.780      -         
un19_threshold_acc_cry_7                                      Net          -        -       0.014     -           2         
pwm_generator_inst.un19_threshold_acc_cry_8_c                 SB_CARRY     CI       In      -         10.794      -         
pwm_generator_inst.un19_threshold_acc_cry_8_c                 SB_CARRY     CO       Out     0.186     10.980      -         
un19_threshold_acc_cry_8                                      Net          -        -       0.386     -           1         
pwm_generator_inst.threshold_ACC_RNO_0[9]                     SB_LUT4      I3       In      -         11.366      -         
pwm_generator_inst.threshold_ACC_RNO_0[9]                     SB_LUT4      O        Out     0.465     11.831      -         
threshold_ACC_RNO_0[9]                                        Net          -        -       1.371     -           1         
pwm_generator_inst.threshold_ACC_RNO[9]                       SB_LUT4      I3       In      -         13.202      -         
pwm_generator_inst.threshold_ACC_RNO[9]                       SB_LUT4      O        Out     0.465     13.667      -         
threshold_ACC_2[9]                                            Net          -        -       1.507     -           1         
pwm_generator_inst.threshold_ACC[9]                           SB_DFFR      D        In      -         15.174      -         
============================================================================================================================
Total path delay (propagation time + setup) of 15.329 is 7.804(50.9%) logic and 7.525(49.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      9.948
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.793

    - Propagation time:                      15.174
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -5.381

    Number of logic level(s):                30
    Starting point:                          pwm_generator_inst.un2_threshold_acc_2_1_mulonly_0[25:0] / O[0]
    Ending point:                            pwm_generator_inst.threshold_ACC[9] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            ICE40_MAIN_PROGRAM_100MHZ_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                                                             Pin      Pin               Arrival     No. of    
Name                                                          Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------
pwm_generator_inst.un2_threshold_acc_2_1_mulonly_0[25:0]      SB_MAC16     O[0]     Out     0.000     0.000       -         
un2_threshold_acc_2[0]                                        Net          -        -       0.000     -           2         
pwm_generator_inst.un2_threshold_acc_add_1_cry_0_c            SB_CARRY     I0       In      -         0.000       -         
pwm_generator_inst.un2_threshold_acc_add_1_cry_0_c            SB_CARRY     CO       Out     0.380     0.380       -         
un2_threshold_acc_add_1_cry_0                                 Net          -        -       0.014     -           2         
pwm_generator_inst.un2_threshold_acc_add_1_cry_1_c            SB_CARRY     CI       In      -         0.394       -         
pwm_generator_inst.un2_threshold_acc_add_1_cry_1_c            SB_CARRY     CO       Out     0.186     0.580       -         
un2_threshold_acc_add_1_cry_1                                 Net          -        -       0.014     -           2         
pwm_generator_inst.un2_threshold_acc_add_1_cry_2_c            SB_CARRY     CI       In      -         0.594       -         
pwm_generator_inst.un2_threshold_acc_add_1_cry_2_c            SB_CARRY     CO       Out     0.186     0.779       -         
un2_threshold_acc_add_1_cry_2                                 Net          -        -       0.386     -           2         
pwm_generator_inst.un2_threshold_acc_add_1_cry_3_s            SB_LUT4      I3       In      -         1.166       -         
pwm_generator_inst.un2_threshold_acc_add_1_cry_3_s            SB_LUT4      O        Out     0.465     1.631       -         
un2_threshold_acc_add_1_cry_3_s                               Net          -        -       0.905     -           2         
pwm_generator_inst.un3_threshold_acc_cry_7_c                  SB_CARRY     I0       In      -         2.536       -         
pwm_generator_inst.un3_threshold_acc_cry_7_c                  SB_CARRY     CO       Out     0.380     2.915       -         
un3_threshold_acc_cry_7                                       Net          -        -       0.014     -           2         
pwm_generator_inst.un3_threshold_acc_cry_8_c                  SB_CARRY     CI       In      -         2.929       -         
pwm_generator_inst.un3_threshold_acc_cry_8_c                  SB_CARRY     CO       Out     0.186     3.115       -         
un3_threshold_acc_cry_8                                       Net          -        -       0.014     -           1         
pwm_generator_inst.un3_threshold_acc_cry_9_c                  SB_CARRY     CI       In      -         3.129       -         
pwm_generator_inst.un3_threshold_acc_cry_9_c                  SB_CARRY     CO       Out     0.186     3.315       -         
un3_threshold_acc_cry_9                                       Net          -        -       0.014     -           1         
pwm_generator_inst.un3_threshold_acc_cry_10_c                 SB_CARRY     CI       In      -         3.329       -         
pwm_generator_inst.un3_threshold_acc_cry_10_c                 SB_CARRY     CO       Out     0.186     3.515       -         
un3_threshold_acc_cry_10                                      Net          -        -       0.014     -           1         
pwm_generator_inst.un3_threshold_acc_cry_11_c                 SB_CARRY     CI       In      -         3.529       -         
pwm_generator_inst.un3_threshold_acc_cry_11_c                 SB_CARRY     CO       Out     0.186     3.715       -         
un3_threshold_acc_cry_11                                      Net          -        -       0.014     -           1         
pwm_generator_inst.un3_threshold_acc_cry_12_c                 SB_CARRY     CI       In      -         3.729       -         
pwm_generator_inst.un3_threshold_acc_cry_12_c                 SB_CARRY     CO       Out     0.186     3.915       -         
un3_threshold_acc_cry_12                                      Net          -        -       0.014     -           1         
pwm_generator_inst.un3_threshold_acc_cry_13_c                 SB_CARRY     CI       In      -         3.929       -         
pwm_generator_inst.un3_threshold_acc_cry_13_c                 SB_CARRY     CO       Out     0.186     4.115       -         
un3_threshold_acc_cry_13                                      Net          -        -       0.014     -           1         
pwm_generator_inst.un3_threshold_acc_cry_14_c                 SB_CARRY     CI       In      -         4.129       -         
pwm_generator_inst.un3_threshold_acc_cry_14_c                 SB_CARRY     CO       Out     0.186     4.315       -         
un3_threshold_acc_cry_14                                      Net          -        -       0.014     -           1         
pwm_generator_inst.un3_threshold_acc_cry_15_c                 SB_CARRY     CI       In      -         4.329       -         
pwm_generator_inst.un3_threshold_acc_cry_15_c                 SB_CARRY     CO       Out     0.186     4.515       -         
un3_threshold_acc_cry_15                                      Net          -        -       0.014     -           1         
pwm_generator_inst.un3_threshold_acc_cry_16_c                 SB_CARRY     CI       In      -         4.529       -         
pwm_generator_inst.un3_threshold_acc_cry_16_c                 SB_CARRY     CO       Out     0.186     4.715       -         
un3_threshold_acc_cry_16                                      Net          -        -       0.014     -           1         
pwm_generator_inst.un3_threshold_acc_cry_17_c                 SB_CARRY     CI       In      -         4.729       -         
pwm_generator_inst.un3_threshold_acc_cry_17_c                 SB_CARRY     CO       Out     0.186     4.915       -         
un3_threshold_acc_cry_17                                      Net          -        -       0.014     -           1         
pwm_generator_inst.un3_threshold_acc_cry_18_c                 SB_CARRY     CI       In      -         4.929       -         
pwm_generator_inst.un3_threshold_acc_cry_18_c                 SB_CARRY     CO       Out     0.186     5.115       -         
un3_threshold_acc_cry_18                                      Net          -        -       0.014     -           1         
pwm_generator_inst.un3_threshold_acc_cry_19_c                 SB_CARRY     CI       In      -         5.129       -         
pwm_generator_inst.un3_threshold_acc_cry_19_c                 SB_CARRY     CO       Out     0.186     5.315       -         
un3_threshold_acc_cry_19                                      Net          -        -       0.386     -           1         
pwm_generator_inst.un2_threshold_acc_add_1_axb_16_RNI164L     SB_LUT4      I2       In      -         5.701       -         
pwm_generator_inst.un2_threshold_acc_add_1_axb_16_RNI164L     SB_LUT4      O        Out     0.558     6.259       -         
un2_threshold_acc_add_1_axb_16_RNI164L                        Net          -        -       1.371     -           12        
pwm_generator_inst.un15_threshold_acc_1_cry_9_c_RNIRVUI1      SB_LUT4      I3       In      -         7.630       -         
pwm_generator_inst.un15_threshold_acc_1_cry_9_c_RNIRVUI1      SB_LUT4      O        Out     0.465     8.095       -         
un19_threshold_acc_axb_0                                      Net          -        -       0.905     -           2         
pwm_generator_inst.un19_threshold_acc_cry_0_c                 SB_CARRY     I0       In      -         9.000       -         
pwm_generator_inst.un19_threshold_acc_cry_0_c                 SB_CARRY     CO       Out     0.380     9.380       -         
un19_threshold_acc_cry_0                                      Net          -        -       0.014     -           2         
pwm_generator_inst.un19_threshold_acc_cry_1_c                 SB_CARRY     CI       In      -         9.394       -         
pwm_generator_inst.un19_threshold_acc_cry_1_c                 SB_CARRY     CO       Out     0.186     9.580       -         
un19_threshold_acc_cry_1                                      Net          -        -       0.014     -           2         
pwm_generator_inst.un19_threshold_acc_cry_2_c                 SB_CARRY     CI       In      -         9.594       -         
pwm_generator_inst.un19_threshold_acc_cry_2_c                 SB_CARRY     CO       Out     0.186     9.780       -         
un19_threshold_acc_cry_2                                      Net          -        -       0.014     -           2         
pwm_generator_inst.un19_threshold_acc_cry_3_c                 SB_CARRY     CI       In      -         9.794       -         
pwm_generator_inst.un19_threshold_acc_cry_3_c                 SB_CARRY     CO       Out     0.186     9.980       -         
un19_threshold_acc_cry_3                                      Net          -        -       0.014     -           2         
pwm_generator_inst.un19_threshold_acc_cry_4_c                 SB_CARRY     CI       In      -         9.994       -         
pwm_generator_inst.un19_threshold_acc_cry_4_c                 SB_CARRY     CO       Out     0.186     10.180      -         
un19_threshold_acc_cry_4                                      Net          -        -       0.014     -           2         
pwm_generator_inst.un19_threshold_acc_cry_5_c                 SB_CARRY     CI       In      -         10.194      -         
pwm_generator_inst.un19_threshold_acc_cry_5_c                 SB_CARRY     CO       Out     0.186     10.380      -         
un19_threshold_acc_cry_5                                      Net          -        -       0.014     -           2         
pwm_generator_inst.un19_threshold_acc_cry_6_c                 SB_CARRY     CI       In      -         10.394      -         
pwm_generator_inst.un19_threshold_acc_cry_6_c                 SB_CARRY     CO       Out     0.186     10.580      -         
un19_threshold_acc_cry_6                                      Net          -        -       0.014     -           2         
pwm_generator_inst.un19_threshold_acc_cry_7_c                 SB_CARRY     CI       In      -         10.594      -         
pwm_generator_inst.un19_threshold_acc_cry_7_c                 SB_CARRY     CO       Out     0.186     10.780      -         
un19_threshold_acc_cry_7                                      Net          -        -       0.014     -           2         
pwm_generator_inst.un19_threshold_acc_cry_8_c                 SB_CARRY     CI       In      -         10.794      -         
pwm_generator_inst.un19_threshold_acc_cry_8_c                 SB_CARRY     CO       Out     0.186     10.980      -         
un19_threshold_acc_cry_8                                      Net          -        -       0.386     -           1         
pwm_generator_inst.threshold_ACC_RNO_0[9]                     SB_LUT4      I3       In      -         11.366      -         
pwm_generator_inst.threshold_ACC_RNO_0[9]                     SB_LUT4      O        Out     0.465     11.831      -         
threshold_ACC_RNO_0[9]                                        Net          -        -       1.371     -           1         
pwm_generator_inst.threshold_ACC_RNO[9]                       SB_LUT4      I3       In      -         13.202      -         
pwm_generator_inst.threshold_ACC_RNO[9]                       SB_LUT4      O        Out     0.465     13.667      -         
threshold_ACC_2[9]                                            Net          -        -       1.507     -           1         
pwm_generator_inst.threshold_ACC[9]                           SB_DFFR      D        In      -         15.174      -         
============================================================================================================================
Total path delay (propagation time + setup) of 15.329 is 7.804(50.9%) logic and 7.525(49.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      9.948
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.793

    - Propagation time:                      15.174
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -5.381

    Number of logic level(s):                30
    Starting point:                          pwm_generator_inst.un2_threshold_acc_2_1_mulonly_0[25:0] / O[0]
    Ending point:                            pwm_generator_inst.threshold_ACC[9] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            ICE40_MAIN_PROGRAM_100MHZ_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                                                             Pin      Pin               Arrival     No. of    
Name                                                          Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------
pwm_generator_inst.un2_threshold_acc_2_1_mulonly_0[25:0]      SB_MAC16     O[0]     Out     0.000     0.000       -         
un2_threshold_acc_2[0]                                        Net          -        -       0.000     -           2         
pwm_generator_inst.un2_threshold_acc_add_1_cry_0_c            SB_CARRY     I0       In      -         0.000       -         
pwm_generator_inst.un2_threshold_acc_add_1_cry_0_c            SB_CARRY     CO       Out     0.380     0.380       -         
un2_threshold_acc_add_1_cry_0                                 Net          -        -       0.014     -           2         
pwm_generator_inst.un2_threshold_acc_add_1_cry_1_c            SB_CARRY     CI       In      -         0.394       -         
pwm_generator_inst.un2_threshold_acc_add_1_cry_1_c            SB_CARRY     CO       Out     0.186     0.580       -         
un2_threshold_acc_add_1_cry_1                                 Net          -        -       0.014     -           2         
pwm_generator_inst.un2_threshold_acc_add_1_cry_2_c            SB_CARRY     CI       In      -         0.594       -         
pwm_generator_inst.un2_threshold_acc_add_1_cry_2_c            SB_CARRY     CO       Out     0.186     0.779       -         
un2_threshold_acc_add_1_cry_2                                 Net          -        -       0.014     -           2         
pwm_generator_inst.un2_threshold_acc_add_1_cry_3_c            SB_CARRY     CI       In      -         0.793       -         
pwm_generator_inst.un2_threshold_acc_add_1_cry_3_c            SB_CARRY     CO       Out     0.186     0.980       -         
un2_threshold_acc_add_1_cry_3                                 Net          -        -       0.386     -           2         
pwm_generator_inst.un2_threshold_acc_add_1_cry_4_s            SB_LUT4      I3       In      -         1.365       -         
pwm_generator_inst.un2_threshold_acc_add_1_cry_4_s            SB_LUT4      O        Out     0.465     1.831       -         
un2_threshold_acc_add_1_cry_4_s                               Net          -        -       0.905     -           2         
pwm_generator_inst.un3_threshold_acc_cry_8_c                  SB_CARRY     I0       In      -         2.736       -         
pwm_generator_inst.un3_threshold_acc_cry_8_c                  SB_CARRY     CO       Out     0.380     3.115       -         
un3_threshold_acc_cry_8                                       Net          -        -       0.014     -           1         
pwm_generator_inst.un3_threshold_acc_cry_9_c                  SB_CARRY     CI       In      -         3.129       -         
pwm_generator_inst.un3_threshold_acc_cry_9_c                  SB_CARRY     CO       Out     0.186     3.315       -         
un3_threshold_acc_cry_9                                       Net          -        -       0.014     -           1         
pwm_generator_inst.un3_threshold_acc_cry_10_c                 SB_CARRY     CI       In      -         3.329       -         
pwm_generator_inst.un3_threshold_acc_cry_10_c                 SB_CARRY     CO       Out     0.186     3.515       -         
un3_threshold_acc_cry_10                                      Net          -        -       0.014     -           1         
pwm_generator_inst.un3_threshold_acc_cry_11_c                 SB_CARRY     CI       In      -         3.529       -         
pwm_generator_inst.un3_threshold_acc_cry_11_c                 SB_CARRY     CO       Out     0.186     3.715       -         
un3_threshold_acc_cry_11                                      Net          -        -       0.014     -           1         
pwm_generator_inst.un3_threshold_acc_cry_12_c                 SB_CARRY     CI       In      -         3.729       -         
pwm_generator_inst.un3_threshold_acc_cry_12_c                 SB_CARRY     CO       Out     0.186     3.915       -         
un3_threshold_acc_cry_12                                      Net          -        -       0.014     -           1         
pwm_generator_inst.un3_threshold_acc_cry_13_c                 SB_CARRY     CI       In      -         3.929       -         
pwm_generator_inst.un3_threshold_acc_cry_13_c                 SB_CARRY     CO       Out     0.186     4.115       -         
un3_threshold_acc_cry_13                                      Net          -        -       0.014     -           1         
pwm_generator_inst.un3_threshold_acc_cry_14_c                 SB_CARRY     CI       In      -         4.129       -         
pwm_generator_inst.un3_threshold_acc_cry_14_c                 SB_CARRY     CO       Out     0.186     4.315       -         
un3_threshold_acc_cry_14                                      Net          -        -       0.014     -           1         
pwm_generator_inst.un3_threshold_acc_cry_15_c                 SB_CARRY     CI       In      -         4.329       -         
pwm_generator_inst.un3_threshold_acc_cry_15_c                 SB_CARRY     CO       Out     0.186     4.515       -         
un3_threshold_acc_cry_15                                      Net          -        -       0.014     -           1         
pwm_generator_inst.un3_threshold_acc_cry_16_c                 SB_CARRY     CI       In      -         4.529       -         
pwm_generator_inst.un3_threshold_acc_cry_16_c                 SB_CARRY     CO       Out     0.186     4.715       -         
un3_threshold_acc_cry_16                                      Net          -        -       0.014     -           1         
pwm_generator_inst.un3_threshold_acc_cry_17_c                 SB_CARRY     CI       In      -         4.729       -         
pwm_generator_inst.un3_threshold_acc_cry_17_c                 SB_CARRY     CO       Out     0.186     4.915       -         
un3_threshold_acc_cry_17                                      Net          -        -       0.014     -           1         
pwm_generator_inst.un3_threshold_acc_cry_18_c                 SB_CARRY     CI       In      -         4.929       -         
pwm_generator_inst.un3_threshold_acc_cry_18_c                 SB_CARRY     CO       Out     0.186     5.115       -         
un3_threshold_acc_cry_18                                      Net          -        -       0.014     -           1         
pwm_generator_inst.un3_threshold_acc_cry_19_c                 SB_CARRY     CI       In      -         5.129       -         
pwm_generator_inst.un3_threshold_acc_cry_19_c                 SB_CARRY     CO       Out     0.186     5.315       -         
un3_threshold_acc_cry_19                                      Net          -        -       0.386     -           1         
pwm_generator_inst.un2_threshold_acc_add_1_axb_16_RNI164L     SB_LUT4      I2       In      -         5.701       -         
pwm_generator_inst.un2_threshold_acc_add_1_axb_16_RNI164L     SB_LUT4      O        Out     0.558     6.259       -         
un2_threshold_acc_add_1_axb_16_RNI164L                        Net          -        -       1.371     -           12        
pwm_generator_inst.un15_threshold_acc_1_cry_9_c_RNIRVUI1      SB_LUT4      I3       In      -         7.630       -         
pwm_generator_inst.un15_threshold_acc_1_cry_9_c_RNIRVUI1      SB_LUT4      O        Out     0.465     8.095       -         
un19_threshold_acc_axb_0                                      Net          -        -       0.905     -           2         
pwm_generator_inst.un19_threshold_acc_cry_0_c                 SB_CARRY     I0       In      -         9.000       -         
pwm_generator_inst.un19_threshold_acc_cry_0_c                 SB_CARRY     CO       Out     0.380     9.380       -         
un19_threshold_acc_cry_0                                      Net          -        -       0.014     -           2         
pwm_generator_inst.un19_threshold_acc_cry_1_c                 SB_CARRY     CI       In      -         9.394       -         
pwm_generator_inst.un19_threshold_acc_cry_1_c                 SB_CARRY     CO       Out     0.186     9.580       -         
un19_threshold_acc_cry_1                                      Net          -        -       0.014     -           2         
pwm_generator_inst.un19_threshold_acc_cry_2_c                 SB_CARRY     CI       In      -         9.594       -         
pwm_generator_inst.un19_threshold_acc_cry_2_c                 SB_CARRY     CO       Out     0.186     9.780       -         
un19_threshold_acc_cry_2                                      Net          -        -       0.014     -           2         
pwm_generator_inst.un19_threshold_acc_cry_3_c                 SB_CARRY     CI       In      -         9.794       -         
pwm_generator_inst.un19_threshold_acc_cry_3_c                 SB_CARRY     CO       Out     0.186     9.980       -         
un19_threshold_acc_cry_3                                      Net          -        -       0.014     -           2         
pwm_generator_inst.un19_threshold_acc_cry_4_c                 SB_CARRY     CI       In      -         9.994       -         
pwm_generator_inst.un19_threshold_acc_cry_4_c                 SB_CARRY     CO       Out     0.186     10.180      -         
un19_threshold_acc_cry_4                                      Net          -        -       0.014     -           2         
pwm_generator_inst.un19_threshold_acc_cry_5_c                 SB_CARRY     CI       In      -         10.194      -         
pwm_generator_inst.un19_threshold_acc_cry_5_c                 SB_CARRY     CO       Out     0.186     10.380      -         
un19_threshold_acc_cry_5                                      Net          -        -       0.014     -           2         
pwm_generator_inst.un19_threshold_acc_cry_6_c                 SB_CARRY     CI       In      -         10.394      -         
pwm_generator_inst.un19_threshold_acc_cry_6_c                 SB_CARRY     CO       Out     0.186     10.580      -         
un19_threshold_acc_cry_6                                      Net          -        -       0.014     -           2         
pwm_generator_inst.un19_threshold_acc_cry_7_c                 SB_CARRY     CI       In      -         10.594      -         
pwm_generator_inst.un19_threshold_acc_cry_7_c                 SB_CARRY     CO       Out     0.186     10.780      -         
un19_threshold_acc_cry_7                                      Net          -        -       0.014     -           2         
pwm_generator_inst.un19_threshold_acc_cry_8_c                 SB_CARRY     CI       In      -         10.794      -         
pwm_generator_inst.un19_threshold_acc_cry_8_c                 SB_CARRY     CO       Out     0.186     10.980      -         
un19_threshold_acc_cry_8                                      Net          -        -       0.386     -           1         
pwm_generator_inst.threshold_ACC_RNO_0[9]                     SB_LUT4      I3       In      -         11.366      -         
pwm_generator_inst.threshold_ACC_RNO_0[9]                     SB_LUT4      O        Out     0.465     11.831      -         
threshold_ACC_RNO_0[9]                                        Net          -        -       1.371     -           1         
pwm_generator_inst.threshold_ACC_RNO[9]                       SB_LUT4      I3       In      -         13.202      -         
pwm_generator_inst.threshold_ACC_RNO[9]                       SB_LUT4      O        Out     0.465     13.667      -         
threshold_ACC_2[9]                                            Net          -        -       1.507     -           1         
pwm_generator_inst.threshold_ACC[9]                           SB_DFFR      D        In      -         15.174      -         
============================================================================================================================
Total path delay (propagation time + setup) of 15.329 is 7.804(50.9%) logic and 7.525(49.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 146MB peak: 149MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 146MB peak: 149MB)

---------------------------------------
Resource Usage Report for MAIN 

Mapping to part: ice40up5ksg48
Cell usage:
GND             14 uses
SB_CARRY        708 uses
SB_DFF          8 uses
SB_DFFER        261 uses
SB_DFFR         293 uses
SB_DFFS         9 uses
SB_GB           3 uses
SB_HFOSC        1 use
SB_PLL40_CORE   1 use
SB_RGBA_DRV     1 use
VCC             14 uses
SB_MAC16            2 uses
  MULTONLY  2 uses
SB_LUT4         1251 uses

I/O ports: 20
I/O primitives: 17
SB_GB_IO       3 uses
SB_IO          14 uses

I/O Register bits:                  0
Register bits not including I/Os:   571 (10%)
Total load per clock:
   MAIN|clk_12mhz_inferred_clock: 1
   MAIN|delay_tr_input: 1
   MAIN|delay_hc_input: 1
   ICE40_MAIN_PROGRAM_100MHZ_pll|PLLOUTGLOBAL_derived_clock: 567

@S |Mapping Summary:
Total  LUTs: 1251 (23%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 1251 = 1251 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 34MB peak: 149MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Mar 18 23:47:13 2025

###########################################################]
