
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl


****** Vivado v2018.2.1 (64-bit)
  **** SW Build 2288692 on Thu Jul 26 18:24:02 MDT 2018
  **** IP Build 2289599 on Thu Jul 26 21:09:20 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: synth_design -top top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10748 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 356.297 ; gain = 98.715
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [C:/Users/jabbott19/Desktop/Keyboard_led_demo/Keyboard_led_demo.srcs/sources_1/imports/new/top.vhd:35]
INFO: [Synth 8-3491] module 'PS2Receiver' declared at 'C:/Users/jabbott19/Desktop/Keyboard_led_demo/Keyboard_led_demo.srcs/sources_1/imports/new/PS2Receiver.vhd:31' bound to instance 'keyboard' of component 'PS2Receiver' [C:/Users/jabbott19/Desktop/Keyboard_led_demo/Keyboard_led_demo.srcs/sources_1/imports/new/top.vhd:57]
INFO: [Synth 8-638] synthesizing module 'PS2Receiver' [C:/Users/jabbott19/Desktop/Keyboard_led_demo/Keyboard_led_demo.srcs/sources_1/imports/new/PS2Receiver.vhd:38]
INFO: [Synth 8-3491] module 'debounce' declared at 'C:/Users/jabbott19/Desktop/Keyboard_led_demo/Keyboard_led_demo.srcs/sources_1/imports/new/debounce.vhd:27' bound to instance 'debouncer' of component 'debounce' [C:/Users/jabbott19/Desktop/Keyboard_led_demo/Keyboard_led_demo.srcs/sources_1/imports/new/PS2Receiver.vhd:100]
INFO: [Synth 8-638] synthesizing module 'debounce' [C:/Users/jabbott19/Desktop/Keyboard_led_demo/Keyboard_led_demo.srcs/sources_1/imports/new/debounce.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'debounce' (1#1) [C:/Users/jabbott19/Desktop/Keyboard_led_demo/Keyboard_led_demo.srcs/sources_1/imports/new/debounce.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'PS2Receiver' (2#1) [C:/Users/jabbott19/Desktop/Keyboard_led_demo/Keyboard_led_demo.srcs/sources_1/imports/new/PS2Receiver.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'top' (3#1) [C:/Users/jabbott19/Desktop/Keyboard_led_demo/Keyboard_led_demo.srcs/sources_1/imports/new/top.vhd:35]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 412.164 ; gain = 154.582
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 412.164 ; gain = 154.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 412.164 ; gain = 154.582
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/jabbott19/Desktop/Keyboard_led_demo/Keyboard_led_demo.srcs/constrs_1/imports/constraints/Nexys4DDR_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'UART_TXD'. [C:/Users/jabbott19/Desktop/Keyboard_led_demo/Keyboard_led_demo.srcs/constrs_1/imports/constraints/Nexys4DDR_Master.xdc:220]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jabbott19/Desktop/Keyboard_led_demo/Keyboard_led_demo.srcs/constrs_1/imports/constraints/Nexys4DDR_Master.xdc:220]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/jabbott19/Desktop/Keyboard_led_demo/Keyboard_led_demo.srcs/constrs_1/imports/constraints/Nexys4DDR_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/jabbott19/Desktop/Keyboard_led_demo/Keyboard_led_demo.srcs/constrs_1/imports/constraints/Nexys4DDR_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 749.965 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 749.965 ; gain = 492.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 749.965 ; gain = 492.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 749.965 ; gain = 492.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 749.965 ; gain = 492.383
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   9 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   9 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
Module debounce 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 4     
Module PS2Receiver 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	  10 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3936] Found unconnected internal register 'keyboard/keycode_reg' and it is trimmed from '32' to '24' bits. [C:/Users/jabbott19/Desktop/Keyboard_led_demo/Keyboard_led_demo.srcs/sources_1/imports/new/PS2Receiver.vhd:88]
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3886] merging instance 'keyboard/dataprev_reg[2]' (FD) to 'keyboard/keycode_reg[2]'
INFO: [Synth 8-3886] merging instance 'keyboard/dataprev_reg[4]' (FD) to 'keyboard/keycode_reg[4]'
INFO: [Synth 8-3886] merging instance 'keyboard/dataprev_reg[1]' (FD) to 'keyboard/keycode_reg[1]'
INFO: [Synth 8-3886] merging instance 'keyboard/dataprev_reg[6]' (FD) to 'keyboard/keycode_reg[6]'
INFO: [Synth 8-3886] merging instance 'keyboard/dataprev_reg[3]' (FD) to 'keyboard/keycode_reg[3]'
INFO: [Synth 8-3886] merging instance 'keyboard/dataprev_reg[5]' (FD) to 'keyboard/keycode_reg[5]'
INFO: [Synth 8-3886] merging instance 'keyboard/dataprev_reg[0]' (FD) to 'keyboard/keycode_reg[0]'
INFO: [Synth 8-3886] merging instance 'keyboard/dataprev_reg[7]' (FD) to 'keyboard/keycode_reg[7]'
WARNING: [Synth 8-3332] Sequential element (keyboard/keycode_reg[23]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (keyboard/keycode_reg[22]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (keyboard/keycode_reg[21]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (keyboard/keycode_reg[20]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (keyboard/keycode_reg[19]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (keyboard/keycode_reg[18]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (keyboard/keycode_reg[17]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (keyboard/keycode_reg[16]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (keyboard/keycode_reg[15]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (keyboard/keycode_reg[14]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (keyboard/keycode_reg[13]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (keyboard/keycode_reg[12]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (keyboard/keycode_reg[11]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (keyboard/keycode_reg[10]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (keyboard/keycode_reg[9]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (keyboard/keycode_reg[8]) is unused and will be removed from module top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 749.965 ; gain = 492.383
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 751.727 ; gain = 494.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 771.430 ; gain = 513.848
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 772.195 ; gain = 514.613
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 772.195 ; gain = 514.613
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 772.195 ; gain = 514.613
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 772.195 ; gain = 514.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 772.195 ; gain = 514.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 772.195 ; gain = 514.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 772.195 ; gain = 514.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     3|
|3     |LUT2 |     5|
|4     |LUT3 |     4|
|5     |LUT4 |     5|
|6     |LUT5 |    10|
|7     |LUT6 |    14|
|8     |FDRE |    36|
|9     |IBUF |     3|
|10    |OBUF |     4|
+------+-----+------+

Report Instance Areas: 
+------+--------------+------------+------+
|      |Instance      |Module      |Cells |
+------+--------------+------------+------+
|1     |top           |            |    85|
|2     |  keyboard    |PS2Receiver |    75|
|3     |    debouncer |debounce    |    31|
+------+--------------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 772.195 ; gain = 514.613
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 17 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 772.195 ; gain = 176.813
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 772.195 ; gain = 514.613
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
29 Infos, 18 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 775.727 ; gain = 530.965
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/jabbott19/Desktop/Keyboard_led_demo/Keyboard_led_demo.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 775.727 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed May  8 12:04:04 2019...
