{
  "$schema": "https://raw.githubusercontent.com/jsonresume/resume-schema/v1.0.0/schema.json",
  "basics": {
    "name": "Vijay Rajan Machingauth",
    "label": "Engineering Director, Intel Corporation",
    "email": "vijay.rajan@gmail.com",
	"image": "./vijay.png",
	"url": "https://mvjay.github.io",
    "phone": "(408)-797-4215",
    "summary": "Dynamic Technical Leader: Building high-velocity, cross-geo teams to solve complex engineering challenges in system power management (PM), firmware/IP/SoC design and validation across X86 and ARM Architectures. Expertise in CAD tools development, emulation, virtual platforms, and architectural modeling for power, performance, and thermal projections.",
    "location": {
      "postalCode": "CA 95008",
      "city": "Campbell",
      "countryCode": "US",
      "region": "California,"
    },
    "profiles": [
      {
        "network": "Linkedin",
        "url": "https://linkedin.com/in/vijay-rajan-machingauth-728721"
      },
	  {
        "network": "github",
        "url": "https://mvjay.github.io/resume/"
      }
    ]
  },
  "work": [
    {
      "company": "Intel Corporation",
      "location": "Santa Clara, CA",
      "endDate": "",
      "highlights": [],
      "position": "Engineering Director, Software & Advanced Technology Group",
      "startDate": "2021-07-01",
      "summary": "Lead the client power management (PM) virtual platform (VP) and the Simulation Architecture teams - responsible for delivering virtual platforms for Intel's client products with PM capabilities, R&D of advanced simulation capabilities. Hands-on role setting the technical direction & strategy, design, modeling, development, platform debug and deployment. ",
      "highlights": [
        "A first at Intel, the team delivered several critical platform PM flows on a VP with full software stack that inclues OS, FW and drivers. Transforming several foundational simulation and modeling capabilities like code generation focusing on efficiency and quality. Team driving software development practices and training"
      ],
      "website": "https://www.linkedin.com/company/intel-corporation/"
    },
    {
      "company": "Intel Corporation",
      "location": "Santa Clara, CA",
      "endDate": "2021-06-01",
      "highlights": [],
      "position": "Senior Engineering Manager Technical, IPG",
      "startDate": "2015-11-01",
      "summary": "Led the server PM IP/firmware validation and the Intel server manageability IP development teams - delivering PM and manageability IPs and FW for all Intel server products.",
		"highlights": [
        "Delivered manageability IP and PM FW for Icelake Server, Snowridge, Icelake-D, Sapphire Rapids, Intel 3 and 4 Server Products", "Instrumental in driving significant improvements in IP and FW quality keeping pace with increasing complexity and scope gen-over-gen"
      ],
      "website": "https://www.linkedin.com/company/intel-corporation/"
    },
    {
      "company": "Samsung India Software Operations, Bangalore",
      "location": "Bangalore, India",
      "endDate": "2015-09-01",
      "highlights": [],
      "position": "Senior Chief Engineer, Validation Architect",
      "startDate": "2014-07-01",
      "summary": "Senior Chief Engineer and Validation Architect responsible for validation strategy for Exynos mobile SoCs. Simulation, emulation, multi-IP & multi-processor validation strategies",
      "highlights": ["Built IP and sub-system validation strategy for PM and memory. Lead the collaboration with industry EDA partners including Cadence, Synopsys and Mentor delivering verification strategies eg Perspec, Jaspergold"],
      "website": "https://www.linkedin.com/company/samsung-india-software-operations-bangalore/"
    },
    {
      "company": "Intel Technology India Pvt Ltd",
      "location": "Bangalore, India",
      "endDate": "2014-06-01",
      "highlights": [],
      "position": "Technical Lead, Post-Silicon Validation",
      "startDate": "2012-05-01",
      "summary": "Led a team focused on Xeon PM post-silicon validation on Jaketown, Ivytown and Broadwell server. Driving test content development, execution and debug. Responsibilities include content and execution planning, failure debug for internal and customer reported issues. ",
		"highlights": ["Established Server PM Post-si expertise in the Bangalore development center and delivered several product launches, meeting and beating expectations"],
      "website": "https://www.linkedin.com/company/intel-corporation/"
    },
    {
      "company": "Intel Technology India Pvt Ltd",
      "location": "Bangalore, India",
      "endDate": "2014-06-01",
      "highlights": [],
      "position": "Technical Lead, Post-Silicon Debug and Debug tools",
      "startDate": "2010-07-01",
      "summary": "Led a team developing post-silicon debug tools. These tools are used for the post-si system debug of Intel multi-core Xeon Microprocessors. Validation of PM features and manual debug of failures.",
      "highlights": ["Lead the team to deliver a SMI (interrupt) based Si-to-Model failure reproduction flow for the first time on a Server product - Ivytown"],
      "website": "https://www.linkedin.com/company/intel-corporation/"
    },
    {
      "company": "Intel Technology India Pvt Ltd",
      "location": "Bangalore, India",
      "endDate": "2010-07-01",
      "highlights": [],
      "position": "Technical Lead, SV tools",
      "startDate": "2008-07-01",
      "summary": "Led a team to develop post-si tools that increased debug productivity and improved TTM.",
      "highlights": ["Built several innovative debug tools and solution that directly impacted TTM for several client and server products - 25% improvement in debug productivity on SandyBridge family of client/server products"],
      "website": "https://www.linkedin.com/company/intel-corporation/"
    },
    {
      "company": "Intel Technology India Pvt Ltd",
      "location": "Bangalore, India",
      "endDate": "2008-11-01",
      "highlights": [],
      "position": "Senior CAD Engineer",
      "startDate": "2003-10-01",
      "summary": "Validation tools - architectural/micro-architectural pre-silicon validation tools, developing simulation/emulation solutions.",
      "highlights" : ["Individually lead the development and support of simulation tools and models for Server development team in Bangalore development center"],
      "website": "https://www.linkedin.com/company/intel-corporation/"
    }
  ],
  "education": [
    {
      "institution": "University of Minnesota",
      "area": "Computer Engineering & Math (Minor)",
      "studyType": "MS",
      "startDate": "2001-09-01",
      "endDate": "2003-05-31",
      "score": "3.8" 
    },
    {
      "institution": "Sri Venkateswara College of Engg, Chennai",
      "area": "Electrical and Electronics Engg",
      "studyType": "B.E.",
      "startDate": "1997-06-01",
      "endDate": "2001-05-31"
    }
  ],
  "awards": [
    {
      "title": "Intel Achievement Award",
      "date": "2005-05-31",
      "awarder": "Intel Corportation",
      "summary": "Intel Achievement Award (IAA) for RTL simulator development and deployment."
    }
  ],
  "languages": [
    {
      "language": "English, Tamil, Malayalam, Hindi"
    }
  ],
  "skills": [
    {
      "name": "Hardware Architecture & Design",
      "keywords": ["Microprocessors", "Debug", "Firmware Design & Validation", "CAD Automation", "RTL Design & Validation", "Architecture", "SystemVerilog", "Post-Si Validation", "SoC Power Management", "Emulation", "Simulation"]
    },
    {
      "name": "Software/Programming Languages",
      "keywords": ["C", "C++", "Python", "Perl", "Ruby", "X86/IA32", "General Assembly Language Programming", "Debug"]
    },
    {
      "name": "Leadership",
      "keywords": ["Mentoring", "Building & Leading High-Velocity Teams", "Project Management"]
    }
  ],
  "meta": {
    "canonical": "https://raw.githubusercontent.com/jsonresume/resume-schema/master/resume.json",
    "version": "v1.0.0",
    "lastModified": "2017-12-24T15:53:00"
  }
}
