// Seed: 3851148784
`timescale 1ps / 1 ps
module module_0 (
    input logic id_0,
    input logic id_1,
    input id_2,
    output id_3,
    input logic id_4
);
  assign id_3 = 1;
  logic id_5;
  logic id_6;
  logic id_7;
  logic id_8 = id_8 ? 1'b0 : 1;
  logic id_9;
endmodule
