# Design Verification Portfolio

This repository contains Design Verification projects developed using
SystemVerilog, UVM methodology and open-source simulators such as Verilator.

## Tools & Skills
- SystemVerilog
- UVM
- AXI / AXI-Lite Protocol
- Functional Coverage
- SystemVerilog Assertions (SVA)
- Verilator, Icarus Verilog
- GitHub Actions (Regression)

## Projects (In Progress)
- AXI-Lite Verification Environment
- FIFO Verification using UVM
- RISC-V Core Verification (Open-source contribution)

## Goal
To demonstrate industry-level Design Verification skills through
well-documented, reusable and regression-tested DV environments.

## Author
Shejal Singh â€“ Design Verification Engineer
