Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 080add03e1c74a0599fb095fd62d0979 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot Top_tb_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.Top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'tx_read' on this module [C:/Vivado/TP2/TP2.sim/sim_1/impl/timing/xsim/Top_tb_time_impl.v:2979]
ERROR: [VRFC 10-3180] cannot find port 'tx_OBUF' on this module [C:/Vivado/TP2/TP2.sim/sim_1/impl/timing/xsim/Top_tb_time_impl.v:2978]
ERROR: [VRFC 10-3180] cannot find port 't_empty' on this module [C:/Vivado/TP2/TP2.sim/sim_1/impl/timing/xsim/Top_tb_time_impl.v:2977]
ERROR: [VRFC 10-3180] cannot find port 'rx_write' on this module [C:/Vivado/TP2/TP2.sim/sim_1/impl/timing/xsim/Top_tb_time_impl.v:2976]
ERROR: [VRFC 10-3180] cannot find port 'rx_IBUF' on this module [C:/Vivado/TP2/TP2.sim/sim_1/impl/timing/xsim/Top_tb_time_impl.v:2975]
ERROR: [VRFC 10-3180] cannot find port 'r_write_enable' on this module [C:/Vivado/TP2/TP2.sim/sim_1/impl/timing/xsim/Top_tb_time_impl.v:2974]
ERROR: [VRFC 10-3180] cannot find port 'r_memoria_reg_0_7_0_5' on this module [C:/Vivado/TP2/TP2.sim/sim_1/impl/timing/xsim/Top_tb_time_impl.v:2973]
ERROR: [VRFC 10-3180] cannot find port 'SR' on this module [C:/Vivado/TP2/TP2.sim/sim_1/impl/timing/xsim/Top_tb_time_impl.v:2972]
ERROR: [VRFC 10-3180] cannot find port 'Q' on this module [C:/Vivado/TP2/TP2.sim/sim_1/impl/timing/xsim/Top_tb_time_impl.v:2971]
ERROR: [VRFC 10-3180] cannot find port 'D' on this module [C:/Vivado/TP2/TP2.sim/sim_1/impl/timing/xsim/Top_tb_time_impl.v:2970]
ERROR: [VRFC 10-3180] cannot find port 'CLK' on this module [C:/Vivado/TP2/TP2.sim/sim_1/impl/timing/xsim/Top_tb_time_impl.v:2969]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
