// Seed: 1245736587
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  assign id_3 = id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  id_6(
      .id_0(1), .id_1({id_1})
  ); module_0(
      id_4, id_1
  );
  assign id_4 = 1;
  tri1 id_7 = 1;
  always @(1 + id_7 or(1)) id_3 <= 1 && id_5;
  wire id_8;
  assign id_3 = 1;
endmodule
