
`timescale 1ns / 1ns

module test;


wire  cout_n, sum;

reg  a, b;



halfAdder top(cout_n, sum, a, b); 
 

`ifdef verilog

 //please enter any additional verilog stimulus in the /home/grossfe2/ece425.work/halfAdder_run1/testfixture.verilog file
`include "/home/grossfe2/ece425.work/halfAdder_run1/testfixture.verilog"

`endif

endmodule 
