// Seed: 1560648822
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output id_4;
  inout id_3;
  output id_2;
  inout id_1;
  logic id_4 = 1;
  always @(posedge id_1) begin
    id_3 <= #1 1;
  end
  assign id_1 = id_4;
  logic id_5;
  assign id_5 = id_5;
endmodule
