# Reading C:/intelFPGA_pro/17.1/modelsim_ase/tcl/vsim/pref.tcl
# OpenFile C:/intelFPGA_pro/projects/MIPS/pipeline/pipeline.mpf
# Loading project pipeline
# Compile of proc.v was successful with warnings.
# Compile of proc.v was successful with warnings.
do do.do
# vsim -gui work.tb -t ns 
# Start time: 16:17:34 on Dec 23,2018
# Loading work.tb
# Loading work.proc
# Loading work.control
# Loading work.mux2in1
# Loading work.pc
# Loading work.rom
# Loading work.reg32
# Loading work.regFile
# Loading work.mux4in1
# Loading work.signExtend
# Loading work.aluControl
# Loading work.alu
# Loading work.ram
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(102): [PCDPC] - Port size (32) does not match connection size (5) for port 'i_dat0'. The port definition is at: mux2in1.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/write_addr_mux File: mux2in1.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(102): [PCDPC] - Port size (32) does not match connection size (5) for port 'i_dat1'. The port definition is at: mux2in1.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/write_addr_mux File: mux2in1.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(102): [PCDPC] - Port size (32) does not match connection size (5) for port 'o_dat'. The port definition is at: mux2in1.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/write_addr_mux File: mux2in1.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(118): [PCDPC] - Port size (32) does not match connection size (26) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/imm26_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(118): [PCDPC] - Port size (32) does not match connection size (26) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/imm26_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(120): [PCDPC] - Port size (32) does not match connection size (16) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/imm16_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(120): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/imm16_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(123): [PCDPC] - Port size (32) does not match connection size (5) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/rd2_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(123): [PCDPC] - Port size (32) does not match connection size (5) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/rd2_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(127): [PCDPC] - Port size (32) does not match connection size (10) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/ex_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(127): [PCDPC] - Port size (32) does not match connection size (10) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/ex_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(139): [PCDPC] - Port size (32) does not match connection size (5) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/rd3_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(139): [PCDPC] - Port size (32) does not match connection size (5) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/rd3_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(141): [PCDPC] - Port size (32) does not match connection size (5) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/mem_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(141): [PCDPC] - Port size (32) does not match connection size (6) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/mem_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(143): [PCDPC] - Port size (6) does not match connection size (32) for port 'i_addr'. The port definition is at: ram.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/ram_inst File: ram.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(148): [PCDPC] - Port size (32) does not match connection size (5) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/rd4_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(148): [PCDPC] - Port size (32) does not match connection size (5) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/rd4_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(149): [PCDPC] - Port size (32) does not match connection size (1) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/wb_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(149): [PCDPC] - Port size (32) does not match connection size (1) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/wb_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(102): [PCDPC] - Port size (32) does not match connection size (5) for port 'i_dat0'. The port definition is at: mux2in1.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/write_addr_mux File: mux2in1.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(102): [PCDPC] - Port size (32) does not match connection size (5) for port 'i_dat1'. The port definition is at: mux2in1.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/write_addr_mux File: mux2in1.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(102): [PCDPC] - Port size (32) does not match connection size (5) for port 'o_dat'. The port definition is at: mux2in1.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/write_addr_mux File: mux2in1.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(118): [PCDPC] - Port size (32) does not match connection size (26) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/imm26_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(118): [PCDPC] - Port size (32) does not match connection size (26) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/imm26_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(120): [PCDPC] - Port size (32) does not match connection size (16) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/imm16_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(120): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/imm16_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(123): [PCDPC] - Port size (32) does not match connection size (5) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/rd2_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(123): [PCDPC] - Port size (32) does not match connection size (5) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/rd2_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(127): [PCDPC] - Port size (32) does not match connection size (10) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/ex_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(127): [PCDPC] - Port size (32) does not match connection size (10) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/ex_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(139): [PCDPC] - Port size (32) does not match connection size (5) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/rd3_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(139): [PCDPC] - Port size (32) does not match connection size (5) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/rd3_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(141): [PCDPC] - Port size (32) does not match connection size (5) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/mem_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(141): [PCDPC] - Port size (32) does not match connection size (6) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/mem_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(143): [PCDPC] - Port size (6) does not match connection size (32) for port 'i_addr'. The port definition is at: ram.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/ram_inst File: ram.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(148): [PCDPC] - Port size (32) does not match connection size (5) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/rd4_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(148): [PCDPC] - Port size (32) does not match connection size (5) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/rd4_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(149): [PCDPC] - Port size (32) does not match connection size (1) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/wb_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(149): [PCDPC] - Port size (32) does not match connection size (1) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/wb_reg File: reg32.v
# 0 ns
# 150 ns
# WARNING: No extended dataflow license exists
# Compile of proc.v was successful.
do do.do
# End time: 16:19:20 on Dec 23,2018, Elapsed time: 0:01:46
# Errors: 0, Warnings: 41
# vsim -gui work.tb -t ns 
# Start time: 16:19:20 on Dec 23,2018
# Loading work.tb
# Loading work.proc
# Loading work.control
# Loading work.mux2in1
# Loading work.pc
# Loading work.rom
# Loading work.reg32
# Loading work.regFile
# Loading work.mux4in1
# Loading work.signExtend
# Loading work.aluControl
# Loading work.alu
# Loading work.ram
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(102): [PCDPC] - Port size (32) does not match connection size (5) for port 'i_dat0'. The port definition is at: mux2in1.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/write_addr_mux File: mux2in1.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(102): [PCDPC] - Port size (32) does not match connection size (5) for port 'i_dat1'. The port definition is at: mux2in1.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/write_addr_mux File: mux2in1.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(102): [PCDPC] - Port size (32) does not match connection size (5) for port 'o_dat'. The port definition is at: mux2in1.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/write_addr_mux File: mux2in1.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(118): [PCDPC] - Port size (32) does not match connection size (26) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/imm26_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(118): [PCDPC] - Port size (32) does not match connection size (26) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/imm26_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(120): [PCDPC] - Port size (32) does not match connection size (16) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/imm16_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(120): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/imm16_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(123): [PCDPC] - Port size (32) does not match connection size (5) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/rd2_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(123): [PCDPC] - Port size (32) does not match connection size (5) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/rd2_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(127): [PCDPC] - Port size (32) does not match connection size (10) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/ex_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(127): [PCDPC] - Port size (32) does not match connection size (10) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/ex_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(139): [PCDPC] - Port size (32) does not match connection size (5) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/rd3_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(139): [PCDPC] - Port size (32) does not match connection size (5) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/rd3_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(141): [PCDPC] - Port size (32) does not match connection size (5) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/mem_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(141): [PCDPC] - Port size (32) does not match connection size (6) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/mem_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(143): [PCDPC] - Port size (6) does not match connection size (32) for port 'i_addr'. The port definition is at: ram.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/ram_inst File: ram.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(148): [PCDPC] - Port size (32) does not match connection size (5) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/rd4_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(148): [PCDPC] - Port size (32) does not match connection size (5) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/rd4_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(149): [PCDPC] - Port size (32) does not match connection size (1) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/wb_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(149): [PCDPC] - Port size (32) does not match connection size (1) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/wb_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(102): [PCDPC] - Port size (32) does not match connection size (5) for port 'i_dat0'. The port definition is at: mux2in1.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/write_addr_mux File: mux2in1.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(102): [PCDPC] - Port size (32) does not match connection size (5) for port 'i_dat1'. The port definition is at: mux2in1.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/write_addr_mux File: mux2in1.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(102): [PCDPC] - Port size (32) does not match connection size (5) for port 'o_dat'. The port definition is at: mux2in1.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/write_addr_mux File: mux2in1.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(118): [PCDPC] - Port size (32) does not match connection size (26) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/imm26_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(118): [PCDPC] - Port size (32) does not match connection size (26) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/imm26_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(120): [PCDPC] - Port size (32) does not match connection size (16) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/imm16_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(120): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/imm16_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(123): [PCDPC] - Port size (32) does not match connection size (5) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/rd2_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(123): [PCDPC] - Port size (32) does not match connection size (5) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/rd2_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(127): [PCDPC] - Port size (32) does not match connection size (10) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/ex_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(127): [PCDPC] - Port size (32) does not match connection size (10) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/ex_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(139): [PCDPC] - Port size (32) does not match connection size (5) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/rd3_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(139): [PCDPC] - Port size (32) does not match connection size (5) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/rd3_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(141): [PCDPC] - Port size (32) does not match connection size (5) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/mem_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(141): [PCDPC] - Port size (32) does not match connection size (6) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/mem_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(143): [PCDPC] - Port size (6) does not match connection size (32) for port 'i_addr'. The port definition is at: ram.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/ram_inst File: ram.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(148): [PCDPC] - Port size (32) does not match connection size (5) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/rd4_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(148): [PCDPC] - Port size (32) does not match connection size (5) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/rd4_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(149): [PCDPC] - Port size (32) does not match connection size (1) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/wb_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(149): [PCDPC] - Port size (32) does not match connection size (1) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/wb_reg File: reg32.v
# 0 ns
# 150 ns
restart
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(102): [PCDPC] - Port size (32) does not match connection size (5) for port 'i_dat0'. The port definition is at: mux2in1.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/write_addr_mux File: mux2in1.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(102): [PCDPC] - Port size (32) does not match connection size (5) for port 'i_dat1'. The port definition is at: mux2in1.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/write_addr_mux File: mux2in1.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(102): [PCDPC] - Port size (32) does not match connection size (5) for port 'o_dat'. The port definition is at: mux2in1.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/write_addr_mux File: mux2in1.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(118): [PCDPC] - Port size (32) does not match connection size (26) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/imm26_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(118): [PCDPC] - Port size (32) does not match connection size (26) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/imm26_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(120): [PCDPC] - Port size (32) does not match connection size (16) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/imm16_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(120): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/imm16_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(123): [PCDPC] - Port size (32) does not match connection size (5) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/rd2_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(123): [PCDPC] - Port size (32) does not match connection size (5) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/rd2_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(127): [PCDPC] - Port size (32) does not match connection size (10) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/ex_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(127): [PCDPC] - Port size (32) does not match connection size (10) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/ex_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(139): [PCDPC] - Port size (32) does not match connection size (5) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/rd3_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(139): [PCDPC] - Port size (32) does not match connection size (5) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/rd3_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(141): [PCDPC] - Port size (32) does not match connection size (5) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/mem_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(141): [PCDPC] - Port size (32) does not match connection size (6) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/mem_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(143): [PCDPC] - Port size (6) does not match connection size (32) for port 'i_addr'. The port definition is at: ram.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/ram_inst File: ram.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(148): [PCDPC] - Port size (32) does not match connection size (5) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/rd4_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(148): [PCDPC] - Port size (32) does not match connection size (5) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/rd4_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(149): [PCDPC] - Port size (32) does not match connection size (1) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/wb_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(149): [PCDPC] - Port size (32) does not match connection size (1) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/wb_reg File: reg32.v
run
# GetModuleFileName: Не найден указанный модуль.
# 
# 
run
# Compile of ram.v was successful.
do do.do
# End time: 16:21:17 on Dec 23,2018, Elapsed time: 0:01:57
# Errors: 0, Warnings: 60
# vsim -gui work.tb -t ns 
# Start time: 16:21:17 on Dec 23,2018
# Loading work.tb
# Loading work.proc
# Loading work.control
# Loading work.mux2in1
# Loading work.pc
# Loading work.rom
# Loading work.reg32
# Loading work.regFile
# Loading work.mux4in1
# Loading work.signExtend
# Loading work.aluControl
# Loading work.alu
# Loading work.ram
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(102): [PCDPC] - Port size (32) does not match connection size (5) for port 'i_dat0'. The port definition is at: mux2in1.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/write_addr_mux File: mux2in1.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(102): [PCDPC] - Port size (32) does not match connection size (5) for port 'i_dat1'. The port definition is at: mux2in1.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/write_addr_mux File: mux2in1.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(102): [PCDPC] - Port size (32) does not match connection size (5) for port 'o_dat'. The port definition is at: mux2in1.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/write_addr_mux File: mux2in1.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(118): [PCDPC] - Port size (32) does not match connection size (26) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/imm26_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(118): [PCDPC] - Port size (32) does not match connection size (26) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/imm26_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(120): [PCDPC] - Port size (32) does not match connection size (16) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/imm16_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(120): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/imm16_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(123): [PCDPC] - Port size (32) does not match connection size (5) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/rd2_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(123): [PCDPC] - Port size (32) does not match connection size (5) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/rd2_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(127): [PCDPC] - Port size (32) does not match connection size (10) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/ex_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(127): [PCDPC] - Port size (32) does not match connection size (10) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/ex_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(139): [PCDPC] - Port size (32) does not match connection size (5) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/rd3_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(139): [PCDPC] - Port size (32) does not match connection size (5) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/rd3_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(141): [PCDPC] - Port size (32) does not match connection size (5) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/mem_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(141): [PCDPC] - Port size (32) does not match connection size (6) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/mem_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(143): [PCDPC] - Port size (6) does not match connection size (32) for port 'i_addr'. The port definition is at: C:/intelFPGA_pro/projects/MIPS/pipeline/ram.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/ram_inst File: C:/intelFPGA_pro/projects/MIPS/pipeline/ram.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(148): [PCDPC] - Port size (32) does not match connection size (5) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/rd4_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(148): [PCDPC] - Port size (32) does not match connection size (5) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/rd4_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(149): [PCDPC] - Port size (32) does not match connection size (1) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/wb_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(149): [PCDPC] - Port size (32) does not match connection size (1) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/wb_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(102): [PCDPC] - Port size (32) does not match connection size (5) for port 'i_dat0'. The port definition is at: mux2in1.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/write_addr_mux File: mux2in1.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(102): [PCDPC] - Port size (32) does not match connection size (5) for port 'i_dat1'. The port definition is at: mux2in1.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/write_addr_mux File: mux2in1.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(102): [PCDPC] - Port size (32) does not match connection size (5) for port 'o_dat'. The port definition is at: mux2in1.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/write_addr_mux File: mux2in1.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(118): [PCDPC] - Port size (32) does not match connection size (26) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/imm26_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(118): [PCDPC] - Port size (32) does not match connection size (26) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/imm26_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(120): [PCDPC] - Port size (32) does not match connection size (16) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/imm16_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(120): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/imm16_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(123): [PCDPC] - Port size (32) does not match connection size (5) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/rd2_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(123): [PCDPC] - Port size (32) does not match connection size (5) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/rd2_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(127): [PCDPC] - Port size (32) does not match connection size (10) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/ex_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(127): [PCDPC] - Port size (32) does not match connection size (10) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/ex_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(139): [PCDPC] - Port size (32) does not match connection size (5) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/rd3_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(139): [PCDPC] - Port size (32) does not match connection size (5) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/rd3_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(141): [PCDPC] - Port size (32) does not match connection size (5) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/mem_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(141): [PCDPC] - Port size (32) does not match connection size (6) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/mem_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(143): [PCDPC] - Port size (6) does not match connection size (32) for port 'i_addr'. The port definition is at: C:/intelFPGA_pro/projects/MIPS/pipeline/ram.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/ram_inst File: C:/intelFPGA_pro/projects/MIPS/pipeline/ram.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(148): [PCDPC] - Port size (32) does not match connection size (5) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/rd4_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(148): [PCDPC] - Port size (32) does not match connection size (5) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/rd4_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(149): [PCDPC] - Port size (32) does not match connection size (1) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/wb_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(149): [PCDPC] - Port size (32) does not match connection size (1) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/wb_reg File: reg32.v
# 0 ns
# 150 ns
run
run
run
run
run
run
restart
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(102): [PCDPC] - Port size (32) does not match connection size (5) for port 'i_dat0'. The port definition is at: mux2in1.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/write_addr_mux File: mux2in1.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(102): [PCDPC] - Port size (32) does not match connection size (5) for port 'i_dat1'. The port definition is at: mux2in1.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/write_addr_mux File: mux2in1.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(102): [PCDPC] - Port size (32) does not match connection size (5) for port 'o_dat'. The port definition is at: mux2in1.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/write_addr_mux File: mux2in1.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(118): [PCDPC] - Port size (32) does not match connection size (26) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/imm26_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(118): [PCDPC] - Port size (32) does not match connection size (26) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/imm26_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(120): [PCDPC] - Port size (32) does not match connection size (16) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/imm16_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(120): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/imm16_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(123): [PCDPC] - Port size (32) does not match connection size (5) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/rd2_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(123): [PCDPC] - Port size (32) does not match connection size (5) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/rd2_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(127): [PCDPC] - Port size (32) does not match connection size (10) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/ex_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(127): [PCDPC] - Port size (32) does not match connection size (10) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/ex_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(139): [PCDPC] - Port size (32) does not match connection size (5) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/rd3_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(139): [PCDPC] - Port size (32) does not match connection size (5) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/rd3_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(141): [PCDPC] - Port size (32) does not match connection size (5) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/mem_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(141): [PCDPC] - Port size (32) does not match connection size (6) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/mem_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(143): [PCDPC] - Port size (6) does not match connection size (32) for port 'i_addr'. The port definition is at: C:/intelFPGA_pro/projects/MIPS/pipeline/ram.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/ram_inst File: C:/intelFPGA_pro/projects/MIPS/pipeline/ram.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(148): [PCDPC] - Port size (32) does not match connection size (5) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/rd4_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(148): [PCDPC] - Port size (32) does not match connection size (5) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/rd4_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(149): [PCDPC] - Port size (32) does not match connection size (1) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/wb_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(149): [PCDPC] - Port size (32) does not match connection size (1) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/wb_reg File: reg32.v
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
# Compile of rom.v was successful.
do do.do
# End time: 16:45:15 on Dec 23,2018, Elapsed time: 0:23:58
# Errors: 0, Warnings: 60
# vsim -gui work.tb -t ns 
# Start time: 16:45:15 on Dec 23,2018
# Loading work.tb
# Loading work.proc
# Loading work.control
# Loading work.mux2in1
# Loading work.pc
# Loading work.rom
# Loading work.reg32
# Loading work.regFile
# Loading work.mux4in1
# Loading work.signExtend
# Loading work.aluControl
# Loading work.alu
# Loading work.ram
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(102): [PCDPC] - Port size (32) does not match connection size (5) for port 'i_dat0'. The port definition is at: mux2in1.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/write_addr_mux File: mux2in1.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(102): [PCDPC] - Port size (32) does not match connection size (5) for port 'i_dat1'. The port definition is at: mux2in1.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/write_addr_mux File: mux2in1.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(102): [PCDPC] - Port size (32) does not match connection size (5) for port 'o_dat'. The port definition is at: mux2in1.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/write_addr_mux File: mux2in1.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(118): [PCDPC] - Port size (32) does not match connection size (26) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/imm26_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(118): [PCDPC] - Port size (32) does not match connection size (26) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/imm26_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(120): [PCDPC] - Port size (32) does not match connection size (16) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/imm16_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(120): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/imm16_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(123): [PCDPC] - Port size (32) does not match connection size (5) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/rd2_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(123): [PCDPC] - Port size (32) does not match connection size (5) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/rd2_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(127): [PCDPC] - Port size (32) does not match connection size (10) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/ex_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(127): [PCDPC] - Port size (32) does not match connection size (10) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/ex_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(139): [PCDPC] - Port size (32) does not match connection size (5) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/rd3_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(139): [PCDPC] - Port size (32) does not match connection size (5) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/rd3_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(141): [PCDPC] - Port size (32) does not match connection size (5) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/mem_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(141): [PCDPC] - Port size (32) does not match connection size (6) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/mem_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(143): [PCDPC] - Port size (6) does not match connection size (32) for port 'i_addr'. The port definition is at: C:/intelFPGA_pro/projects/MIPS/pipeline/ram.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/ram_inst File: C:/intelFPGA_pro/projects/MIPS/pipeline/ram.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(148): [PCDPC] - Port size (32) does not match connection size (5) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/rd4_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(148): [PCDPC] - Port size (32) does not match connection size (5) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/rd4_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(149): [PCDPC] - Port size (32) does not match connection size (1) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/wb_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(149): [PCDPC] - Port size (32) does not match connection size (1) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/wb_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(102): [PCDPC] - Port size (32) does not match connection size (5) for port 'i_dat0'. The port definition is at: mux2in1.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/write_addr_mux File: mux2in1.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(102): [PCDPC] - Port size (32) does not match connection size (5) for port 'i_dat1'. The port definition is at: mux2in1.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/write_addr_mux File: mux2in1.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(102): [PCDPC] - Port size (32) does not match connection size (5) for port 'o_dat'. The port definition is at: mux2in1.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/write_addr_mux File: mux2in1.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(118): [PCDPC] - Port size (32) does not match connection size (26) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/imm26_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(118): [PCDPC] - Port size (32) does not match connection size (26) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/imm26_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(120): [PCDPC] - Port size (32) does not match connection size (16) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/imm16_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(120): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/imm16_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(123): [PCDPC] - Port size (32) does not match connection size (5) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/rd2_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(123): [PCDPC] - Port size (32) does not match connection size (5) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/rd2_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(127): [PCDPC] - Port size (32) does not match connection size (10) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/ex_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(127): [PCDPC] - Port size (32) does not match connection size (10) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/ex_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(139): [PCDPC] - Port size (32) does not match connection size (5) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/rd3_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(139): [PCDPC] - Port size (32) does not match connection size (5) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/rd3_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(141): [PCDPC] - Port size (32) does not match connection size (5) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/mem_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(141): [PCDPC] - Port size (32) does not match connection size (6) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/mem_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(143): [PCDPC] - Port size (6) does not match connection size (32) for port 'i_addr'. The port definition is at: C:/intelFPGA_pro/projects/MIPS/pipeline/ram.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/ram_inst File: C:/intelFPGA_pro/projects/MIPS/pipeline/ram.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(148): [PCDPC] - Port size (32) does not match connection size (5) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/rd4_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(148): [PCDPC] - Port size (32) does not match connection size (5) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/rd4_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(149): [PCDPC] - Port size (32) does not match connection size (1) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/wb_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(149): [PCDPC] - Port size (32) does not match connection size (1) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/wb_reg File: reg32.v
# 0 ns
# 150 ns
# Compile of ram.v was successful.
do do.do
# End time: 16:46:21 on Dec 23,2018, Elapsed time: 0:01:06
# Errors: 0, Warnings: 40
# vsim -gui work.tb -t ns 
# Start time: 16:46:21 on Dec 23,2018
# Loading work.tb
# Loading work.proc
# Loading work.control
# Loading work.mux2in1
# Loading work.pc
# Loading work.rom
# Loading work.reg32
# Loading work.regFile
# Loading work.mux4in1
# Loading work.signExtend
# Loading work.aluControl
# Loading work.alu
# Loading work.ram
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(102): [PCDPC] - Port size (32) does not match connection size (5) for port 'i_dat0'. The port definition is at: mux2in1.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/write_addr_mux File: mux2in1.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(102): [PCDPC] - Port size (32) does not match connection size (5) for port 'i_dat1'. The port definition is at: mux2in1.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/write_addr_mux File: mux2in1.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(102): [PCDPC] - Port size (32) does not match connection size (5) for port 'o_dat'. The port definition is at: mux2in1.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/write_addr_mux File: mux2in1.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(118): [PCDPC] - Port size (32) does not match connection size (26) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/imm26_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(118): [PCDPC] - Port size (32) does not match connection size (26) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/imm26_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(120): [PCDPC] - Port size (32) does not match connection size (16) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/imm16_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(120): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/imm16_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(123): [PCDPC] - Port size (32) does not match connection size (5) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/rd2_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(123): [PCDPC] - Port size (32) does not match connection size (5) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/rd2_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(127): [PCDPC] - Port size (32) does not match connection size (10) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/ex_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(127): [PCDPC] - Port size (32) does not match connection size (10) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/ex_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(139): [PCDPC] - Port size (32) does not match connection size (5) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/rd3_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(139): [PCDPC] - Port size (32) does not match connection size (5) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/rd3_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(141): [PCDPC] - Port size (32) does not match connection size (5) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/mem_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(141): [PCDPC] - Port size (32) does not match connection size (6) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/mem_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(143): [PCDPC] - Port size (6) does not match connection size (32) for port 'i_addr'. The port definition is at: C:/intelFPGA_pro/projects/MIPS/pipeline/ram.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/ram_inst File: C:/intelFPGA_pro/projects/MIPS/pipeline/ram.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(148): [PCDPC] - Port size (32) does not match connection size (5) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/rd4_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(148): [PCDPC] - Port size (32) does not match connection size (5) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/rd4_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(149): [PCDPC] - Port size (32) does not match connection size (1) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/wb_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(149): [PCDPC] - Port size (32) does not match connection size (1) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/wb_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(102): [PCDPC] - Port size (32) does not match connection size (5) for port 'i_dat0'. The port definition is at: mux2in1.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/write_addr_mux File: mux2in1.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(102): [PCDPC] - Port size (32) does not match connection size (5) for port 'i_dat1'. The port definition is at: mux2in1.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/write_addr_mux File: mux2in1.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(102): [PCDPC] - Port size (32) does not match connection size (5) for port 'o_dat'. The port definition is at: mux2in1.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/write_addr_mux File: mux2in1.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(118): [PCDPC] - Port size (32) does not match connection size (26) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/imm26_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(118): [PCDPC] - Port size (32) does not match connection size (26) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/imm26_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(120): [PCDPC] - Port size (32) does not match connection size (16) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/imm16_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(120): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/imm16_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(123): [PCDPC] - Port size (32) does not match connection size (5) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/rd2_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(123): [PCDPC] - Port size (32) does not match connection size (5) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/rd2_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(127): [PCDPC] - Port size (32) does not match connection size (10) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/ex_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(127): [PCDPC] - Port size (32) does not match connection size (10) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/ex_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(139): [PCDPC] - Port size (32) does not match connection size (5) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/rd3_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(139): [PCDPC] - Port size (32) does not match connection size (5) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/rd3_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(141): [PCDPC] - Port size (32) does not match connection size (5) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/mem_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(141): [PCDPC] - Port size (32) does not match connection size (6) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/mem_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(143): [PCDPC] - Port size (6) does not match connection size (32) for port 'i_addr'. The port definition is at: C:/intelFPGA_pro/projects/MIPS/pipeline/ram.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/ram_inst File: C:/intelFPGA_pro/projects/MIPS/pipeline/ram.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(148): [PCDPC] - Port size (32) does not match connection size (5) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/rd4_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(148): [PCDPC] - Port size (32) does not match connection size (5) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/rd4_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(149): [PCDPC] - Port size (32) does not match connection size (1) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/wb_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(149): [PCDPC] - Port size (32) does not match connection size (1) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/wb_reg File: reg32.v
# 0 ns
# 150 ns
# Compile of rom.v was successful.
# Compile of ram.v was successful.
do do.do
# End time: 16:49:19 on Dec 23,2018, Elapsed time: 0:02:58
# Errors: 0, Warnings: 40
# vsim -gui work.tb -t ns 
# Start time: 16:49:19 on Dec 23,2018
# Loading work.tb
# Loading work.proc
# Loading work.control
# Loading work.mux2in1
# Loading work.pc
# Loading work.rom
# Loading work.reg32
# Loading work.regFile
# Loading work.mux4in1
# Loading work.signExtend
# Loading work.aluControl
# Loading work.alu
# Loading work.ram
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(102): [PCDPC] - Port size (32) does not match connection size (5) for port 'i_dat0'. The port definition is at: mux2in1.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/write_addr_mux File: mux2in1.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(102): [PCDPC] - Port size (32) does not match connection size (5) for port 'i_dat1'. The port definition is at: mux2in1.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/write_addr_mux File: mux2in1.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(102): [PCDPC] - Port size (32) does not match connection size (5) for port 'o_dat'. The port definition is at: mux2in1.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/write_addr_mux File: mux2in1.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(118): [PCDPC] - Port size (32) does not match connection size (26) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/imm26_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(118): [PCDPC] - Port size (32) does not match connection size (26) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/imm26_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(120): [PCDPC] - Port size (32) does not match connection size (16) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/imm16_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(120): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/imm16_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(123): [PCDPC] - Port size (32) does not match connection size (5) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/rd2_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(123): [PCDPC] - Port size (32) does not match connection size (5) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/rd2_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(127): [PCDPC] - Port size (32) does not match connection size (10) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/ex_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(127): [PCDPC] - Port size (32) does not match connection size (10) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/ex_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(139): [PCDPC] - Port size (32) does not match connection size (5) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/rd3_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(139): [PCDPC] - Port size (32) does not match connection size (5) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/rd3_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(141): [PCDPC] - Port size (32) does not match connection size (5) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/mem_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(141): [PCDPC] - Port size (32) does not match connection size (6) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/mem_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(143): [PCDPC] - Port size (6) does not match connection size (32) for port 'i_addr'. The port definition is at: C:/intelFPGA_pro/projects/MIPS/pipeline/ram.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/ram_inst File: C:/intelFPGA_pro/projects/MIPS/pipeline/ram.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(148): [PCDPC] - Port size (32) does not match connection size (5) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/rd4_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(148): [PCDPC] - Port size (32) does not match connection size (5) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/rd4_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(149): [PCDPC] - Port size (32) does not match connection size (1) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/wb_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(149): [PCDPC] - Port size (32) does not match connection size (1) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/wb_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(102): [PCDPC] - Port size (32) does not match connection size (5) for port 'i_dat0'. The port definition is at: mux2in1.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/write_addr_mux File: mux2in1.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(102): [PCDPC] - Port size (32) does not match connection size (5) for port 'i_dat1'. The port definition is at: mux2in1.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/write_addr_mux File: mux2in1.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(102): [PCDPC] - Port size (32) does not match connection size (5) for port 'o_dat'. The port definition is at: mux2in1.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/write_addr_mux File: mux2in1.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(118): [PCDPC] - Port size (32) does not match connection size (26) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/imm26_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(118): [PCDPC] - Port size (32) does not match connection size (26) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/imm26_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(120): [PCDPC] - Port size (32) does not match connection size (16) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/imm16_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(120): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/imm16_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(123): [PCDPC] - Port size (32) does not match connection size (5) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/rd2_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(123): [PCDPC] - Port size (32) does not match connection size (5) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/rd2_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(127): [PCDPC] - Port size (32) does not match connection size (10) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/ex_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(127): [PCDPC] - Port size (32) does not match connection size (10) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/ex_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(139): [PCDPC] - Port size (32) does not match connection size (5) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/rd3_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(139): [PCDPC] - Port size (32) does not match connection size (5) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/rd3_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(141): [PCDPC] - Port size (32) does not match connection size (5) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/mem_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(141): [PCDPC] - Port size (32) does not match connection size (6) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/mem_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(143): [PCDPC] - Port size (6) does not match connection size (32) for port 'i_addr'. The port definition is at: C:/intelFPGA_pro/projects/MIPS/pipeline/ram.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/ram_inst File: C:/intelFPGA_pro/projects/MIPS/pipeline/ram.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(148): [PCDPC] - Port size (32) does not match connection size (5) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/rd4_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(148): [PCDPC] - Port size (32) does not match connection size (5) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/rd4_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(149): [PCDPC] - Port size (32) does not match connection size (1) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/wb_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(149): [PCDPC] - Port size (32) does not match connection size (1) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/wb_reg File: reg32.v
# 0 ns
# 150 ns
restart
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(102): [PCDPC] - Port size (32) does not match connection size (5) for port 'i_dat0'. The port definition is at: mux2in1.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/write_addr_mux File: mux2in1.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(102): [PCDPC] - Port size (32) does not match connection size (5) for port 'i_dat1'. The port definition is at: mux2in1.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/write_addr_mux File: mux2in1.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(102): [PCDPC] - Port size (32) does not match connection size (5) for port 'o_dat'. The port definition is at: mux2in1.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/write_addr_mux File: mux2in1.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(118): [PCDPC] - Port size (32) does not match connection size (26) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/imm26_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(118): [PCDPC] - Port size (32) does not match connection size (26) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/imm26_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(120): [PCDPC] - Port size (32) does not match connection size (16) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/imm16_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(120): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/imm16_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(123): [PCDPC] - Port size (32) does not match connection size (5) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/rd2_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(123): [PCDPC] - Port size (32) does not match connection size (5) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/rd2_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(127): [PCDPC] - Port size (32) does not match connection size (10) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/ex_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(127): [PCDPC] - Port size (32) does not match connection size (10) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/ex_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(139): [PCDPC] - Port size (32) does not match connection size (5) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/rd3_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(139): [PCDPC] - Port size (32) does not match connection size (5) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/rd3_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(141): [PCDPC] - Port size (32) does not match connection size (5) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/mem_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(141): [PCDPC] - Port size (32) does not match connection size (6) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/mem_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(143): [PCDPC] - Port size (6) does not match connection size (32) for port 'i_addr'. The port definition is at: C:/intelFPGA_pro/projects/MIPS/pipeline/ram.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/ram_inst File: C:/intelFPGA_pro/projects/MIPS/pipeline/ram.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(148): [PCDPC] - Port size (32) does not match connection size (5) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/rd4_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(148): [PCDPC] - Port size (32) does not match connection size (5) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/rd4_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(149): [PCDPC] - Port size (32) does not match connection size (1) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/wb_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(149): [PCDPC] - Port size (32) does not match connection size (1) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/wb_reg File: reg32.v
run
run
run
run
run
run
run
run
run
# Compile of proc.v was successful.
do do.do
# End time: 16:50:42 on Dec 23,2018, Elapsed time: 0:01:23
# Errors: 0, Warnings: 60
# vsim -gui work.tb -t ns 
# Start time: 16:50:42 on Dec 23,2018
# Loading work.tb
# Loading work.proc
# Loading work.control
# Loading work.mux2in1
# Loading work.pc
# Loading work.rom
# Loading work.reg32
# Loading work.regFile
# Loading work.mux4in1
# Loading work.signExtend
# Loading work.aluControl
# Loading work.alu
# Loading work.ram
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(102): [PCDPC] - Port size (32) does not match connection size (5) for port 'i_dat0'. The port definition is at: mux2in1.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/write_addr_mux File: mux2in1.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(102): [PCDPC] - Port size (32) does not match connection size (5) for port 'i_dat1'. The port definition is at: mux2in1.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/write_addr_mux File: mux2in1.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(102): [PCDPC] - Port size (32) does not match connection size (5) for port 'o_dat'. The port definition is at: mux2in1.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/write_addr_mux File: mux2in1.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(118): [PCDPC] - Port size (32) does not match connection size (26) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/imm26_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(118): [PCDPC] - Port size (32) does not match connection size (26) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/imm26_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(120): [PCDPC] - Port size (32) does not match connection size (16) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/imm16_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(120): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/imm16_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(123): [PCDPC] - Port size (32) does not match connection size (5) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/rd2_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(123): [PCDPC] - Port size (32) does not match connection size (5) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/rd2_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(127): [PCDPC] - Port size (32) does not match connection size (10) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/ex_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(127): [PCDPC] - Port size (32) does not match connection size (10) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/ex_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(139): [PCDPC] - Port size (32) does not match connection size (5) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/rd3_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(139): [PCDPC] - Port size (32) does not match connection size (5) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/rd3_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(141): [PCDPC] - Port size (32) does not match connection size (5) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/mem_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(141): [PCDPC] - Port size (32) does not match connection size (6) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/mem_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(143): [PCDPC] - Port size (6) does not match connection size (32) for port 'i_addr'. The port definition is at: ram.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/ram_inst File: ram.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(148): [PCDPC] - Port size (32) does not match connection size (5) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/rd4_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(148): [PCDPC] - Port size (32) does not match connection size (5) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/rd4_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(149): [PCDPC] - Port size (32) does not match connection size (1) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/wb_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(149): [PCDPC] - Port size (32) does not match connection size (1) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/wb_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(102): [PCDPC] - Port size (32) does not match connection size (5) for port 'i_dat0'. The port definition is at: mux2in1.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/write_addr_mux File: mux2in1.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(102): [PCDPC] - Port size (32) does not match connection size (5) for port 'i_dat1'. The port definition is at: mux2in1.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/write_addr_mux File: mux2in1.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(102): [PCDPC] - Port size (32) does not match connection size (5) for port 'o_dat'. The port definition is at: mux2in1.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/write_addr_mux File: mux2in1.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(118): [PCDPC] - Port size (32) does not match connection size (26) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/imm26_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(118): [PCDPC] - Port size (32) does not match connection size (26) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/imm26_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(120): [PCDPC] - Port size (32) does not match connection size (16) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/imm16_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(120): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/imm16_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(123): [PCDPC] - Port size (32) does not match connection size (5) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/rd2_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(123): [PCDPC] - Port size (32) does not match connection size (5) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/rd2_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(127): [PCDPC] - Port size (32) does not match connection size (10) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/ex_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(127): [PCDPC] - Port size (32) does not match connection size (10) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/ex_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(139): [PCDPC] - Port size (32) does not match connection size (5) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/rd3_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(139): [PCDPC] - Port size (32) does not match connection size (5) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/rd3_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(141): [PCDPC] - Port size (32) does not match connection size (5) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/mem_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(141): [PCDPC] - Port size (32) does not match connection size (6) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/mem_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(143): [PCDPC] - Port size (6) does not match connection size (32) for port 'i_addr'. The port definition is at: ram.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/ram_inst File: ram.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(148): [PCDPC] - Port size (32) does not match connection size (5) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/rd4_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(148): [PCDPC] - Port size (32) does not match connection size (5) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/rd4_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(149): [PCDPC] - Port size (32) does not match connection size (1) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/wb_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(149): [PCDPC] - Port size (32) does not match connection size (1) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/wb_reg File: reg32.v
# 0 ns
# 150 ns
# Compile of proc.v was successful.
do do.do
# End time: 16:50:54 on Dec 23,2018, Elapsed time: 0:00:12
# Errors: 0, Warnings: 40
# vsim -gui work.tb -t ns 
# Start time: 16:50:54 on Dec 23,2018
# Loading work.tb
# Loading work.proc
# Loading work.control
# Loading work.mux2in1
# Loading work.pc
# Loading work.rom
# Loading work.reg32
# Loading work.regFile
# Loading work.mux4in1
# Loading work.signExtend
# Loading work.aluControl
# Loading work.alu
# Loading work.ram
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(102): [PCDPC] - Port size (32) does not match connection size (5) for port 'i_dat0'. The port definition is at: mux2in1.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/write_addr_mux File: mux2in1.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(102): [PCDPC] - Port size (32) does not match connection size (5) for port 'i_dat1'. The port definition is at: mux2in1.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/write_addr_mux File: mux2in1.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(102): [PCDPC] - Port size (32) does not match connection size (5) for port 'o_dat'. The port definition is at: mux2in1.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/write_addr_mux File: mux2in1.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(118): [PCDPC] - Port size (32) does not match connection size (26) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/imm26_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(118): [PCDPC] - Port size (32) does not match connection size (26) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/imm26_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(120): [PCDPC] - Port size (32) does not match connection size (16) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/imm16_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(120): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/imm16_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(123): [PCDPC] - Port size (32) does not match connection size (5) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/rd2_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(123): [PCDPC] - Port size (32) does not match connection size (5) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/rd2_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(127): [PCDPC] - Port size (32) does not match connection size (10) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/ex_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(127): [PCDPC] - Port size (32) does not match connection size (10) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/ex_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(139): [PCDPC] - Port size (32) does not match connection size (5) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/rd3_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(139): [PCDPC] - Port size (32) does not match connection size (5) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/rd3_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(141): [PCDPC] - Port size (32) does not match connection size (5) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/mem_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(141): [PCDPC] - Port size (32) does not match connection size (6) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/mem_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(143): [PCDPC] - Port size (6) does not match connection size (32) for port 'i_addr'. The port definition is at: ram.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/ram_inst File: ram.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(148): [PCDPC] - Port size (32) does not match connection size (5) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/rd4_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(148): [PCDPC] - Port size (32) does not match connection size (5) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/rd4_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(149): [PCDPC] - Port size (32) does not match connection size (1) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/wb_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(149): [PCDPC] - Port size (32) does not match connection size (1) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/wb_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(102): [PCDPC] - Port size (32) does not match connection size (5) for port 'i_dat0'. The port definition is at: mux2in1.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/write_addr_mux File: mux2in1.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(102): [PCDPC] - Port size (32) does not match connection size (5) for port 'i_dat1'. The port definition is at: mux2in1.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/write_addr_mux File: mux2in1.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(102): [PCDPC] - Port size (32) does not match connection size (5) for port 'o_dat'. The port definition is at: mux2in1.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/write_addr_mux File: mux2in1.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(118): [PCDPC] - Port size (32) does not match connection size (26) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/imm26_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(118): [PCDPC] - Port size (32) does not match connection size (26) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/imm26_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(120): [PCDPC] - Port size (32) does not match connection size (16) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/imm16_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(120): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/imm16_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(123): [PCDPC] - Port size (32) does not match connection size (5) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/rd2_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(123): [PCDPC] - Port size (32) does not match connection size (5) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/rd2_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(127): [PCDPC] - Port size (32) does not match connection size (10) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/ex_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(127): [PCDPC] - Port size (32) does not match connection size (10) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/ex_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(139): [PCDPC] - Port size (32) does not match connection size (5) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/rd3_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(139): [PCDPC] - Port size (32) does not match connection size (5) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/rd3_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(141): [PCDPC] - Port size (32) does not match connection size (5) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/mem_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(141): [PCDPC] - Port size (32) does not match connection size (6) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/mem_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(143): [PCDPC] - Port size (6) does not match connection size (32) for port 'i_addr'. The port definition is at: ram.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/ram_inst File: ram.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(148): [PCDPC] - Port size (32) does not match connection size (5) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/rd4_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(148): [PCDPC] - Port size (32) does not match connection size (5) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/rd4_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(149): [PCDPC] - Port size (32) does not match connection size (1) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/wb_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(149): [PCDPC] - Port size (32) does not match connection size (1) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/wb_reg File: reg32.v
# 0 ns
# 150 ns
restart
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(102): [PCDPC] - Port size (32) does not match connection size (5) for port 'i_dat0'. The port definition is at: mux2in1.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/write_addr_mux File: mux2in1.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(102): [PCDPC] - Port size (32) does not match connection size (5) for port 'i_dat1'. The port definition is at: mux2in1.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/write_addr_mux File: mux2in1.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(102): [PCDPC] - Port size (32) does not match connection size (5) for port 'o_dat'. The port definition is at: mux2in1.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/write_addr_mux File: mux2in1.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(118): [PCDPC] - Port size (32) does not match connection size (26) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/imm26_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(118): [PCDPC] - Port size (32) does not match connection size (26) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/imm26_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(120): [PCDPC] - Port size (32) does not match connection size (16) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/imm16_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(120): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/imm16_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(123): [PCDPC] - Port size (32) does not match connection size (5) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/rd2_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(123): [PCDPC] - Port size (32) does not match connection size (5) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/rd2_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(127): [PCDPC] - Port size (32) does not match connection size (10) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/ex_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(127): [PCDPC] - Port size (32) does not match connection size (10) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/ex_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(139): [PCDPC] - Port size (32) does not match connection size (5) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/rd3_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(139): [PCDPC] - Port size (32) does not match connection size (5) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/rd3_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(141): [PCDPC] - Port size (32) does not match connection size (5) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/mem_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(141): [PCDPC] - Port size (32) does not match connection size (6) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/mem_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(143): [PCDPC] - Port size (6) does not match connection size (32) for port 'i_addr'. The port definition is at: ram.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/ram_inst File: ram.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(148): [PCDPC] - Port size (32) does not match connection size (5) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/rd4_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(148): [PCDPC] - Port size (32) does not match connection size (5) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/rd4_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(149): [PCDPC] - Port size (32) does not match connection size (1) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/wb_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(149): [PCDPC] - Port size (32) does not match connection size (1) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/wb_reg File: reg32.v
run
run
run
run
run
run
run
run
# WARNING: No extended dataflow license exists
do do.do
# End time: 16:53:13 on Dec 23,2018, Elapsed time: 0:02:19
# Errors: 0, Warnings: 61
# vsim -gui work.tb -t ns 
# Start time: 16:53:13 on Dec 23,2018
# Loading work.tb
# Loading work.proc
# Loading work.control
# Loading work.mux2in1
# Loading work.pc
# Loading work.rom
# Loading work.reg32
# Loading work.regFile
# Loading work.mux4in1
# Loading work.signExtend
# Loading work.aluControl
# Loading work.alu
# Loading work.ram
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(102): [PCDPC] - Port size (32) does not match connection size (5) for port 'i_dat0'. The port definition is at: mux2in1.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/write_addr_mux File: mux2in1.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(102): [PCDPC] - Port size (32) does not match connection size (5) for port 'i_dat1'. The port definition is at: mux2in1.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/write_addr_mux File: mux2in1.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(102): [PCDPC] - Port size (32) does not match connection size (5) for port 'o_dat'. The port definition is at: mux2in1.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/write_addr_mux File: mux2in1.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(118): [PCDPC] - Port size (32) does not match connection size (26) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/imm26_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(118): [PCDPC] - Port size (32) does not match connection size (26) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/imm26_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(120): [PCDPC] - Port size (32) does not match connection size (16) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/imm16_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(120): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/imm16_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(123): [PCDPC] - Port size (32) does not match connection size (5) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/rd2_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(123): [PCDPC] - Port size (32) does not match connection size (5) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/rd2_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(127): [PCDPC] - Port size (32) does not match connection size (10) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/ex_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(127): [PCDPC] - Port size (32) does not match connection size (10) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/ex_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(139): [PCDPC] - Port size (32) does not match connection size (5) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/rd3_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(139): [PCDPC] - Port size (32) does not match connection size (5) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/rd3_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(141): [PCDPC] - Port size (32) does not match connection size (5) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/mem_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(141): [PCDPC] - Port size (32) does not match connection size (6) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/mem_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(143): [PCDPC] - Port size (6) does not match connection size (32) for port 'i_addr'. The port definition is at: ram.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/ram_inst File: ram.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(148): [PCDPC] - Port size (32) does not match connection size (5) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/rd4_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(148): [PCDPC] - Port size (32) does not match connection size (5) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/rd4_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(149): [PCDPC] - Port size (32) does not match connection size (1) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/wb_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(149): [PCDPC] - Port size (32) does not match connection size (1) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/wb_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(102): [PCDPC] - Port size (32) does not match connection size (5) for port 'i_dat0'. The port definition is at: mux2in1.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/write_addr_mux File: mux2in1.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(102): [PCDPC] - Port size (32) does not match connection size (5) for port 'i_dat1'. The port definition is at: mux2in1.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/write_addr_mux File: mux2in1.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(102): [PCDPC] - Port size (32) does not match connection size (5) for port 'o_dat'. The port definition is at: mux2in1.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/write_addr_mux File: mux2in1.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(118): [PCDPC] - Port size (32) does not match connection size (26) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/imm26_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(118): [PCDPC] - Port size (32) does not match connection size (26) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/imm26_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(120): [PCDPC] - Port size (32) does not match connection size (16) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/imm16_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(120): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/imm16_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(123): [PCDPC] - Port size (32) does not match connection size (5) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/rd2_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(123): [PCDPC] - Port size (32) does not match connection size (5) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/rd2_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(127): [PCDPC] - Port size (32) does not match connection size (10) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/ex_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(127): [PCDPC] - Port size (32) does not match connection size (10) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/ex_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(139): [PCDPC] - Port size (32) does not match connection size (5) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/rd3_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(139): [PCDPC] - Port size (32) does not match connection size (5) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/rd3_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(141): [PCDPC] - Port size (32) does not match connection size (5) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/mem_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(141): [PCDPC] - Port size (32) does not match connection size (6) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/mem_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(143): [PCDPC] - Port size (6) does not match connection size (32) for port 'i_addr'. The port definition is at: ram.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/ram_inst File: ram.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(148): [PCDPC] - Port size (32) does not match connection size (5) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/rd4_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(148): [PCDPC] - Port size (32) does not match connection size (5) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/rd4_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(149): [PCDPC] - Port size (32) does not match connection size (1) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/wb_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(149): [PCDPC] - Port size (32) does not match connection size (1) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/wb_reg File: reg32.v
# 0 ns
# 150 ns
# Compile of tb.v was successful.
do do.do
# End time: 16:53:39 on Dec 23,2018, Elapsed time: 0:00:26
# Errors: 0, Warnings: 40
# vsim -gui work.tb -t ns 
# Start time: 16:53:39 on Dec 23,2018
# Loading work.tb
# Loading work.proc
# Loading work.control
# Loading work.mux2in1
# Loading work.pc
# Loading work.rom
# Loading work.reg32
# Loading work.regFile
# Loading work.mux4in1
# Loading work.signExtend
# Loading work.aluControl
# Loading work.alu
# Loading work.ram
# ** Warning: (vsim-3015) proc.v(102): [PCDPC] - Port size (32) does not match connection size (5) for port 'i_dat0'. The port definition is at: mux2in1.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/write_addr_mux File: mux2in1.v
# ** Warning: (vsim-3015) proc.v(102): [PCDPC] - Port size (32) does not match connection size (5) for port 'i_dat1'. The port definition is at: mux2in1.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/write_addr_mux File: mux2in1.v
# ** Warning: (vsim-3015) proc.v(102): [PCDPC] - Port size (32) does not match connection size (5) for port 'o_dat'. The port definition is at: mux2in1.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/write_addr_mux File: mux2in1.v
# ** Warning: (vsim-3015) proc.v(118): [PCDPC] - Port size (32) does not match connection size (26) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/imm26_reg File: reg32.v
# ** Warning: (vsim-3015) proc.v(118): [PCDPC] - Port size (32) does not match connection size (26) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/imm26_reg File: reg32.v
# ** Warning: (vsim-3015) proc.v(120): [PCDPC] - Port size (32) does not match connection size (16) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/imm16_reg File: reg32.v
# ** Warning: (vsim-3015) proc.v(120): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/imm16_reg File: reg32.v
# ** Warning: (vsim-3015) proc.v(123): [PCDPC] - Port size (32) does not match connection size (5) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/rd2_reg File: reg32.v
# ** Warning: (vsim-3015) proc.v(123): [PCDPC] - Port size (32) does not match connection size (5) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/rd2_reg File: reg32.v
# ** Warning: (vsim-3015) proc.v(127): [PCDPC] - Port size (32) does not match connection size (10) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/ex_reg File: reg32.v
# ** Warning: (vsim-3015) proc.v(127): [PCDPC] - Port size (32) does not match connection size (10) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/ex_reg File: reg32.v
# ** Warning: (vsim-3015) proc.v(139): [PCDPC] - Port size (32) does not match connection size (5) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/rd3_reg File: reg32.v
# ** Warning: (vsim-3015) proc.v(139): [PCDPC] - Port size (32) does not match connection size (5) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/rd3_reg File: reg32.v
# ** Warning: (vsim-3015) proc.v(141): [PCDPC] - Port size (32) does not match connection size (5) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/mem_reg File: reg32.v
# ** Warning: (vsim-3015) proc.v(141): [PCDPC] - Port size (32) does not match connection size (6) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/mem_reg File: reg32.v
# ** Warning: (vsim-3015) proc.v(143): [PCDPC] - Port size (6) does not match connection size (32) for port 'i_addr'. The port definition is at: ram.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/ram_inst File: ram.v
# ** Warning: (vsim-3015) proc.v(148): [PCDPC] - Port size (32) does not match connection size (5) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/rd4_reg File: reg32.v
# ** Warning: (vsim-3015) proc.v(148): [PCDPC] - Port size (32) does not match connection size (5) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/rd4_reg File: reg32.v
# ** Warning: (vsim-3015) proc.v(149): [PCDPC] - Port size (32) does not match connection size (1) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/wb_reg File: reg32.v
# ** Warning: (vsim-3015) proc.v(149): [PCDPC] - Port size (32) does not match connection size (1) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/wb_reg File: reg32.v
# ** Warning: (vsim-3015) proc.v(102): [PCDPC] - Port size (32) does not match connection size (5) for port 'i_dat0'. The port definition is at: mux2in1.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/write_addr_mux File: mux2in1.v
# ** Warning: (vsim-3015) proc.v(102): [PCDPC] - Port size (32) does not match connection size (5) for port 'i_dat1'. The port definition is at: mux2in1.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/write_addr_mux File: mux2in1.v
# ** Warning: (vsim-3015) proc.v(102): [PCDPC] - Port size (32) does not match connection size (5) for port 'o_dat'. The port definition is at: mux2in1.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/write_addr_mux File: mux2in1.v
# ** Warning: (vsim-3015) proc.v(118): [PCDPC] - Port size (32) does not match connection size (26) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/imm26_reg File: reg32.v
# ** Warning: (vsim-3015) proc.v(118): [PCDPC] - Port size (32) does not match connection size (26) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/imm26_reg File: reg32.v
# ** Warning: (vsim-3015) proc.v(120): [PCDPC] - Port size (32) does not match connection size (16) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/imm16_reg File: reg32.v
# ** Warning: (vsim-3015) proc.v(120): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/imm16_reg File: reg32.v
# ** Warning: (vsim-3015) proc.v(123): [PCDPC] - Port size (32) does not match connection size (5) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/rd2_reg File: reg32.v
# ** Warning: (vsim-3015) proc.v(123): [PCDPC] - Port size (32) does not match connection size (5) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/rd2_reg File: reg32.v
# ** Warning: (vsim-3015) proc.v(127): [PCDPC] - Port size (32) does not match connection size (10) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/ex_reg File: reg32.v
# ** Warning: (vsim-3015) proc.v(127): [PCDPC] - Port size (32) does not match connection size (10) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/ex_reg File: reg32.v
# ** Warning: (vsim-3015) proc.v(139): [PCDPC] - Port size (32) does not match connection size (5) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/rd3_reg File: reg32.v
# ** Warning: (vsim-3015) proc.v(139): [PCDPC] - Port size (32) does not match connection size (5) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/rd3_reg File: reg32.v
# ** Warning: (vsim-3015) proc.v(141): [PCDPC] - Port size (32) does not match connection size (5) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/mem_reg File: reg32.v
# ** Warning: (vsim-3015) proc.v(141): [PCDPC] - Port size (32) does not match connection size (6) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/mem_reg File: reg32.v
# ** Warning: (vsim-3015) proc.v(143): [PCDPC] - Port size (6) does not match connection size (32) for port 'i_addr'. The port definition is at: ram.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/ram_inst File: ram.v
# ** Warning: (vsim-3015) proc.v(148): [PCDPC] - Port size (32) does not match connection size (5) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/rd4_reg File: reg32.v
# ** Warning: (vsim-3015) proc.v(148): [PCDPC] - Port size (32) does not match connection size (5) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/rd4_reg File: reg32.v
# ** Warning: (vsim-3015) proc.v(149): [PCDPC] - Port size (32) does not match connection size (1) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/wb_reg File: reg32.v
# ** Warning: (vsim-3015) proc.v(149): [PCDPC] - Port size (32) does not match connection size (1) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/wb_reg File: reg32.v
# 0 ns
# 150 ns
# Compile of tb.v was successful.
restart
# Loading work.tb
# Loading work.proc
# Loading work.control
# Loading work.mux2in1
# Loading work.pc
# Loading work.rom
# Loading work.reg32
# Loading work.regFile
# Loading work.signExtend
# Loading work.aluControl
# Loading work.alu
# Loading work.ram
# ** Warning: (vsim-3015) proc.v(102): [PCDPC] - Port size (32) does not match connection size (5) for port 'i_dat0'. The port definition is at: mux2in1.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/write_addr_mux File: mux2in1.v
# ** Warning: (vsim-3015) proc.v(102): [PCDPC] - Port size (32) does not match connection size (5) for port 'i_dat1'. The port definition is at: mux2in1.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/write_addr_mux File: mux2in1.v
# ** Warning: (vsim-3015) proc.v(102): [PCDPC] - Port size (32) does not match connection size (5) for port 'o_dat'. The port definition is at: mux2in1.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/write_addr_mux File: mux2in1.v
# ** Warning: (vsim-3015) proc.v(118): [PCDPC] - Port size (32) does not match connection size (26) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/imm26_reg File: reg32.v
# ** Warning: (vsim-3015) proc.v(118): [PCDPC] - Port size (32) does not match connection size (26) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/imm26_reg File: reg32.v
# ** Warning: (vsim-3015) proc.v(120): [PCDPC] - Port size (32) does not match connection size (16) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/imm16_reg File: reg32.v
# ** Warning: (vsim-3015) proc.v(120): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/imm16_reg File: reg32.v
# ** Warning: (vsim-3015) proc.v(123): [PCDPC] - Port size (32) does not match connection size (5) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/rd2_reg File: reg32.v
# ** Warning: (vsim-3015) proc.v(123): [PCDPC] - Port size (32) does not match connection size (5) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/rd2_reg File: reg32.v
# ** Warning: (vsim-3015) proc.v(127): [PCDPC] - Port size (32) does not match connection size (10) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/ex_reg File: reg32.v
# ** Warning: (vsim-3015) proc.v(127): [PCDPC] - Port size (32) does not match connection size (10) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/ex_reg File: reg32.v
# ** Warning: (vsim-3015) proc.v(139): [PCDPC] - Port size (32) does not match connection size (5) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/rd3_reg File: reg32.v
# ** Warning: (vsim-3015) proc.v(139): [PCDPC] - Port size (32) does not match connection size (5) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/rd3_reg File: reg32.v
# ** Warning: (vsim-3015) proc.v(141): [PCDPC] - Port size (32) does not match connection size (5) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/mem_reg File: reg32.v
# ** Warning: (vsim-3015) proc.v(141): [PCDPC] - Port size (32) does not match connection size (6) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/mem_reg File: reg32.v
# ** Warning: (vsim-3015) proc.v(143): [PCDPC] - Port size (6) does not match connection size (32) for port 'i_addr'. The port definition is at: ram.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/ram_inst File: ram.v
# ** Warning: (vsim-3015) proc.v(148): [PCDPC] - Port size (32) does not match connection size (5) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/rd4_reg File: reg32.v
# ** Warning: (vsim-3015) proc.v(148): [PCDPC] - Port size (32) does not match connection size (5) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/rd4_reg File: reg32.v
# ** Warning: (vsim-3015) proc.v(149): [PCDPC] - Port size (32) does not match connection size (1) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/wb_reg File: reg32.v
# ** Warning: (vsim-3015) proc.v(149): [PCDPC] - Port size (32) does not match connection size (1) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/wb_reg File: reg32.v
do do.do
# End time: 16:54:06 on Dec 23,2018, Elapsed time: 0:00:27
# Errors: 0, Warnings: 60
# vsim -gui work.tb -t ns 
# Start time: 16:54:06 on Dec 23,2018
# Loading work.tb
# Loading work.proc
# Loading work.control
# Loading work.mux2in1
# Loading work.pc
# Loading work.rom
# Loading work.reg32
# Loading work.regFile
# Loading work.mux4in1
# Loading work.signExtend
# Loading work.aluControl
# Loading work.alu
# Loading work.ram
# ** Warning: (vsim-3015) proc.v(102): [PCDPC] - Port size (32) does not match connection size (5) for port 'i_dat0'. The port definition is at: mux2in1.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/write_addr_mux File: mux2in1.v
# ** Warning: (vsim-3015) proc.v(102): [PCDPC] - Port size (32) does not match connection size (5) for port 'i_dat1'. The port definition is at: mux2in1.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/write_addr_mux File: mux2in1.v
# ** Warning: (vsim-3015) proc.v(102): [PCDPC] - Port size (32) does not match connection size (5) for port 'o_dat'. The port definition is at: mux2in1.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/write_addr_mux File: mux2in1.v
# ** Warning: (vsim-3015) proc.v(118): [PCDPC] - Port size (32) does not match connection size (26) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/imm26_reg File: reg32.v
# ** Warning: (vsim-3015) proc.v(118): [PCDPC] - Port size (32) does not match connection size (26) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/imm26_reg File: reg32.v
# ** Warning: (vsim-3015) proc.v(120): [PCDPC] - Port size (32) does not match connection size (16) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/imm16_reg File: reg32.v
# ** Warning: (vsim-3015) proc.v(120): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/imm16_reg File: reg32.v
# ** Warning: (vsim-3015) proc.v(123): [PCDPC] - Port size (32) does not match connection size (5) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/rd2_reg File: reg32.v
# ** Warning: (vsim-3015) proc.v(123): [PCDPC] - Port size (32) does not match connection size (5) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/rd2_reg File: reg32.v
# ** Warning: (vsim-3015) proc.v(127): [PCDPC] - Port size (32) does not match connection size (10) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/ex_reg File: reg32.v
# ** Warning: (vsim-3015) proc.v(127): [PCDPC] - Port size (32) does not match connection size (10) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/ex_reg File: reg32.v
# ** Warning: (vsim-3015) proc.v(139): [PCDPC] - Port size (32) does not match connection size (5) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/rd3_reg File: reg32.v
# ** Warning: (vsim-3015) proc.v(139): [PCDPC] - Port size (32) does not match connection size (5) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/rd3_reg File: reg32.v
# ** Warning: (vsim-3015) proc.v(141): [PCDPC] - Port size (32) does not match connection size (5) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/mem_reg File: reg32.v
# ** Warning: (vsim-3015) proc.v(141): [PCDPC] - Port size (32) does not match connection size (6) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/mem_reg File: reg32.v
# ** Warning: (vsim-3015) proc.v(143): [PCDPC] - Port size (6) does not match connection size (32) for port 'i_addr'. The port definition is at: ram.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/ram_inst File: ram.v
# ** Warning: (vsim-3015) proc.v(148): [PCDPC] - Port size (32) does not match connection size (5) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/rd4_reg File: reg32.v
# ** Warning: (vsim-3015) proc.v(148): [PCDPC] - Port size (32) does not match connection size (5) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/rd4_reg File: reg32.v
# ** Warning: (vsim-3015) proc.v(149): [PCDPC] - Port size (32) does not match connection size (1) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/wb_reg File: reg32.v
# ** Warning: (vsim-3015) proc.v(149): [PCDPC] - Port size (32) does not match connection size (1) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/wb_reg File: reg32.v
# ** Warning: (vsim-3015) proc.v(102): [PCDPC] - Port size (32) does not match connection size (5) for port 'i_dat0'. The port definition is at: mux2in1.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/write_addr_mux File: mux2in1.v
# ** Warning: (vsim-3015) proc.v(102): [PCDPC] - Port size (32) does not match connection size (5) for port 'i_dat1'. The port definition is at: mux2in1.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/write_addr_mux File: mux2in1.v
# ** Warning: (vsim-3015) proc.v(102): [PCDPC] - Port size (32) does not match connection size (5) for port 'o_dat'. The port definition is at: mux2in1.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/write_addr_mux File: mux2in1.v
# ** Warning: (vsim-3015) proc.v(118): [PCDPC] - Port size (32) does not match connection size (26) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/imm26_reg File: reg32.v
# ** Warning: (vsim-3015) proc.v(118): [PCDPC] - Port size (32) does not match connection size (26) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/imm26_reg File: reg32.v
# ** Warning: (vsim-3015) proc.v(120): [PCDPC] - Port size (32) does not match connection size (16) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/imm16_reg File: reg32.v
# ** Warning: (vsim-3015) proc.v(120): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/imm16_reg File: reg32.v
# ** Warning: (vsim-3015) proc.v(123): [PCDPC] - Port size (32) does not match connection size (5) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/rd2_reg File: reg32.v
# ** Warning: (vsim-3015) proc.v(123): [PCDPC] - Port size (32) does not match connection size (5) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/rd2_reg File: reg32.v
# ** Warning: (vsim-3015) proc.v(127): [PCDPC] - Port size (32) does not match connection size (10) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/ex_reg File: reg32.v
# ** Warning: (vsim-3015) proc.v(127): [PCDPC] - Port size (32) does not match connection size (10) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/ex_reg File: reg32.v
# ** Warning: (vsim-3015) proc.v(139): [PCDPC] - Port size (32) does not match connection size (5) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/rd3_reg File: reg32.v
# ** Warning: (vsim-3015) proc.v(139): [PCDPC] - Port size (32) does not match connection size (5) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/rd3_reg File: reg32.v
# ** Warning: (vsim-3015) proc.v(141): [PCDPC] - Port size (32) does not match connection size (5) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/mem_reg File: reg32.v
# ** Warning: (vsim-3015) proc.v(141): [PCDPC] - Port size (32) does not match connection size (6) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/mem_reg File: reg32.v
# ** Warning: (vsim-3015) proc.v(143): [PCDPC] - Port size (6) does not match connection size (32) for port 'i_addr'. The port definition is at: ram.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/ram_inst File: ram.v
# ** Warning: (vsim-3015) proc.v(148): [PCDPC] - Port size (32) does not match connection size (5) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/rd4_reg File: reg32.v
# ** Warning: (vsim-3015) proc.v(148): [PCDPC] - Port size (32) does not match connection size (5) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/rd4_reg File: reg32.v
# ** Warning: (vsim-3015) proc.v(149): [PCDPC] - Port size (32) does not match connection size (1) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/wb_reg File: reg32.v
# ** Warning: (vsim-3015) proc.v(149): [PCDPC] - Port size (32) does not match connection size (1) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/wb_reg File: reg32.v
# 0 ns
# 150 ns
do do.do
# End time: 16:54:22 on Dec 23,2018, Elapsed time: 0:00:16
# Errors: 0, Warnings: 40
# vsim -gui work.tb -t ns 
# Start time: 16:54:22 on Dec 23,2018
# Loading work.tb
# Loading work.proc
# Loading work.control
# Loading work.mux2in1
# Loading work.pc
# Loading work.rom
# Loading work.reg32
# Loading work.regFile
# Loading work.mux4in1
# Loading work.signExtend
# Loading work.aluControl
# Loading work.alu
# Loading work.ram
# ** Warning: (vsim-3015) proc.v(102): [PCDPC] - Port size (32) does not match connection size (5) for port 'i_dat0'. The port definition is at: mux2in1.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/write_addr_mux File: mux2in1.v
# ** Warning: (vsim-3015) proc.v(102): [PCDPC] - Port size (32) does not match connection size (5) for port 'i_dat1'. The port definition is at: mux2in1.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/write_addr_mux File: mux2in1.v
# ** Warning: (vsim-3015) proc.v(102): [PCDPC] - Port size (32) does not match connection size (5) for port 'o_dat'. The port definition is at: mux2in1.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/write_addr_mux File: mux2in1.v
# ** Warning: (vsim-3015) proc.v(118): [PCDPC] - Port size (32) does not match connection size (26) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/imm26_reg File: reg32.v
# ** Warning: (vsim-3015) proc.v(118): [PCDPC] - Port size (32) does not match connection size (26) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/imm26_reg File: reg32.v
# ** Warning: (vsim-3015) proc.v(120): [PCDPC] - Port size (32) does not match connection size (16) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/imm16_reg File: reg32.v
# ** Warning: (vsim-3015) proc.v(120): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/imm16_reg File: reg32.v
# ** Warning: (vsim-3015) proc.v(123): [PCDPC] - Port size (32) does not match connection size (5) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/rd2_reg File: reg32.v
# ** Warning: (vsim-3015) proc.v(123): [PCDPC] - Port size (32) does not match connection size (5) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/rd2_reg File: reg32.v
# ** Warning: (vsim-3015) proc.v(127): [PCDPC] - Port size (32) does not match connection size (10) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/ex_reg File: reg32.v
# ** Warning: (vsim-3015) proc.v(127): [PCDPC] - Port size (32) does not match connection size (10) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/ex_reg File: reg32.v
# ** Warning: (vsim-3015) proc.v(139): [PCDPC] - Port size (32) does not match connection size (5) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/rd3_reg File: reg32.v
# ** Warning: (vsim-3015) proc.v(139): [PCDPC] - Port size (32) does not match connection size (5) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/rd3_reg File: reg32.v
# ** Warning: (vsim-3015) proc.v(141): [PCDPC] - Port size (32) does not match connection size (5) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/mem_reg File: reg32.v
# ** Warning: (vsim-3015) proc.v(141): [PCDPC] - Port size (32) does not match connection size (6) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/mem_reg File: reg32.v
# ** Warning: (vsim-3015) proc.v(143): [PCDPC] - Port size (6) does not match connection size (32) for port 'i_addr'. The port definition is at: ram.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/ram_inst File: ram.v
# ** Warning: (vsim-3015) proc.v(148): [PCDPC] - Port size (32) does not match connection size (5) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/rd4_reg File: reg32.v
# ** Warning: (vsim-3015) proc.v(148): [PCDPC] - Port size (32) does not match connection size (5) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/rd4_reg File: reg32.v
# ** Warning: (vsim-3015) proc.v(149): [PCDPC] - Port size (32) does not match connection size (1) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/wb_reg File: reg32.v
# ** Warning: (vsim-3015) proc.v(149): [PCDPC] - Port size (32) does not match connection size (1) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/wb_reg File: reg32.v
# ** Warning: (vsim-3015) proc.v(102): [PCDPC] - Port size (32) does not match connection size (5) for port 'i_dat0'. The port definition is at: mux2in1.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/write_addr_mux File: mux2in1.v
# ** Warning: (vsim-3015) proc.v(102): [PCDPC] - Port size (32) does not match connection size (5) for port 'i_dat1'. The port definition is at: mux2in1.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/write_addr_mux File: mux2in1.v
# ** Warning: (vsim-3015) proc.v(102): [PCDPC] - Port size (32) does not match connection size (5) for port 'o_dat'. The port definition is at: mux2in1.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/write_addr_mux File: mux2in1.v
# ** Warning: (vsim-3015) proc.v(118): [PCDPC] - Port size (32) does not match connection size (26) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/imm26_reg File: reg32.v
# ** Warning: (vsim-3015) proc.v(118): [PCDPC] - Port size (32) does not match connection size (26) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/imm26_reg File: reg32.v
# ** Warning: (vsim-3015) proc.v(120): [PCDPC] - Port size (32) does not match connection size (16) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/imm16_reg File: reg32.v
# ** Warning: (vsim-3015) proc.v(120): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/imm16_reg File: reg32.v
# ** Warning: (vsim-3015) proc.v(123): [PCDPC] - Port size (32) does not match connection size (5) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/rd2_reg File: reg32.v
# ** Warning: (vsim-3015) proc.v(123): [PCDPC] - Port size (32) does not match connection size (5) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/rd2_reg File: reg32.v
# ** Warning: (vsim-3015) proc.v(127): [PCDPC] - Port size (32) does not match connection size (10) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/ex_reg File: reg32.v
# ** Warning: (vsim-3015) proc.v(127): [PCDPC] - Port size (32) does not match connection size (10) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/ex_reg File: reg32.v
# ** Warning: (vsim-3015) proc.v(139): [PCDPC] - Port size (32) does not match connection size (5) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/rd3_reg File: reg32.v
# ** Warning: (vsim-3015) proc.v(139): [PCDPC] - Port size (32) does not match connection size (5) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/rd3_reg File: reg32.v
# ** Warning: (vsim-3015) proc.v(141): [PCDPC] - Port size (32) does not match connection size (5) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/mem_reg File: reg32.v
# ** Warning: (vsim-3015) proc.v(141): [PCDPC] - Port size (32) does not match connection size (6) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/mem_reg File: reg32.v
# ** Warning: (vsim-3015) proc.v(143): [PCDPC] - Port size (6) does not match connection size (32) for port 'i_addr'. The port definition is at: ram.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/ram_inst File: ram.v
# ** Warning: (vsim-3015) proc.v(148): [PCDPC] - Port size (32) does not match connection size (5) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/rd4_reg File: reg32.v
# ** Warning: (vsim-3015) proc.v(148): [PCDPC] - Port size (32) does not match connection size (5) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/rd4_reg File: reg32.v
# ** Warning: (vsim-3015) proc.v(149): [PCDPC] - Port size (32) does not match connection size (1) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/wb_reg File: reg32.v
# ** Warning: (vsim-3015) proc.v(149): [PCDPC] - Port size (32) does not match connection size (1) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/wb_reg File: reg32.v
# 0 ns
# 150 ns
# Compile of tb.v was successful.
do do.do
# End time: 16:55:20 on Dec 23,2018, Elapsed time: 0:00:58
# Errors: 0, Warnings: 40
# vsim -gui work.tb -t ns 
# Start time: 16:55:20 on Dec 23,2018
# Loading work.tb
# Loading work.proc
# Loading work.control
# Loading work.mux2in1
# Loading work.pc
# Loading work.rom
# Loading work.reg32
# Loading work.regFile
# Loading work.mux4in1
# Loading work.signExtend
# Loading work.aluControl
# Loading work.alu
# Loading work.ram
# ** Warning: (vsim-3015) proc.v(102): [PCDPC] - Port size (32) does not match connection size (5) for port 'i_dat0'. The port definition is at: mux2in1.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/write_addr_mux File: mux2in1.v
# ** Warning: (vsim-3015) proc.v(102): [PCDPC] - Port size (32) does not match connection size (5) for port 'i_dat1'. The port definition is at: mux2in1.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/write_addr_mux File: mux2in1.v
# ** Warning: (vsim-3015) proc.v(102): [PCDPC] - Port size (32) does not match connection size (5) for port 'o_dat'. The port definition is at: mux2in1.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/write_addr_mux File: mux2in1.v
# ** Warning: (vsim-3015) proc.v(118): [PCDPC] - Port size (32) does not match connection size (26) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/imm26_reg File: reg32.v
# ** Warning: (vsim-3015) proc.v(118): [PCDPC] - Port size (32) does not match connection size (26) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/imm26_reg File: reg32.v
# ** Warning: (vsim-3015) proc.v(120): [PCDPC] - Port size (32) does not match connection size (16) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/imm16_reg File: reg32.v
# ** Warning: (vsim-3015) proc.v(120): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/imm16_reg File: reg32.v
# ** Warning: (vsim-3015) proc.v(123): [PCDPC] - Port size (32) does not match connection size (5) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/rd2_reg File: reg32.v
# ** Warning: (vsim-3015) proc.v(123): [PCDPC] - Port size (32) does not match connection size (5) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/rd2_reg File: reg32.v
# ** Warning: (vsim-3015) proc.v(127): [PCDPC] - Port size (32) does not match connection size (10) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/ex_reg File: reg32.v
# ** Warning: (vsim-3015) proc.v(127): [PCDPC] - Port size (32) does not match connection size (10) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/ex_reg File: reg32.v
# ** Warning: (vsim-3015) proc.v(139): [PCDPC] - Port size (32) does not match connection size (5) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/rd3_reg File: reg32.v
# ** Warning: (vsim-3015) proc.v(139): [PCDPC] - Port size (32) does not match connection size (5) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/rd3_reg File: reg32.v
# ** Warning: (vsim-3015) proc.v(141): [PCDPC] - Port size (32) does not match connection size (5) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/mem_reg File: reg32.v
# ** Warning: (vsim-3015) proc.v(141): [PCDPC] - Port size (32) does not match connection size (6) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/mem_reg File: reg32.v
# ** Warning: (vsim-3015) proc.v(143): [PCDPC] - Port size (6) does not match connection size (32) for port 'i_addr'. The port definition is at: ram.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/ram_inst File: ram.v
# ** Warning: (vsim-3015) proc.v(148): [PCDPC] - Port size (32) does not match connection size (5) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/rd4_reg File: reg32.v
# ** Warning: (vsim-3015) proc.v(148): [PCDPC] - Port size (32) does not match connection size (5) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/rd4_reg File: reg32.v
# ** Warning: (vsim-3015) proc.v(149): [PCDPC] - Port size (32) does not match connection size (1) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/wb_reg File: reg32.v
# ** Warning: (vsim-3015) proc.v(149): [PCDPC] - Port size (32) does not match connection size (1) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/wb_reg File: reg32.v
# ** Warning: (vsim-3015) proc.v(102): [PCDPC] - Port size (32) does not match connection size (5) for port 'i_dat0'. The port definition is at: mux2in1.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/write_addr_mux File: mux2in1.v
# ** Warning: (vsim-3015) proc.v(102): [PCDPC] - Port size (32) does not match connection size (5) for port 'i_dat1'. The port definition is at: mux2in1.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/write_addr_mux File: mux2in1.v
# ** Warning: (vsim-3015) proc.v(102): [PCDPC] - Port size (32) does not match connection size (5) for port 'o_dat'. The port definition is at: mux2in1.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/write_addr_mux File: mux2in1.v
# ** Warning: (vsim-3015) proc.v(118): [PCDPC] - Port size (32) does not match connection size (26) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/imm26_reg File: reg32.v
# ** Warning: (vsim-3015) proc.v(118): [PCDPC] - Port size (32) does not match connection size (26) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/imm26_reg File: reg32.v
# ** Warning: (vsim-3015) proc.v(120): [PCDPC] - Port size (32) does not match connection size (16) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/imm16_reg File: reg32.v
# ** Warning: (vsim-3015) proc.v(120): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/imm16_reg File: reg32.v
# ** Warning: (vsim-3015) proc.v(123): [PCDPC] - Port size (32) does not match connection size (5) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/rd2_reg File: reg32.v
# ** Warning: (vsim-3015) proc.v(123): [PCDPC] - Port size (32) does not match connection size (5) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/rd2_reg File: reg32.v
# ** Warning: (vsim-3015) proc.v(127): [PCDPC] - Port size (32) does not match connection size (10) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/ex_reg File: reg32.v
# ** Warning: (vsim-3015) proc.v(127): [PCDPC] - Port size (32) does not match connection size (10) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/ex_reg File: reg32.v
# ** Warning: (vsim-3015) proc.v(139): [PCDPC] - Port size (32) does not match connection size (5) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/rd3_reg File: reg32.v
# ** Warning: (vsim-3015) proc.v(139): [PCDPC] - Port size (32) does not match connection size (5) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/rd3_reg File: reg32.v
# ** Warning: (vsim-3015) proc.v(141): [PCDPC] - Port size (32) does not match connection size (5) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/mem_reg File: reg32.v
# ** Warning: (vsim-3015) proc.v(141): [PCDPC] - Port size (32) does not match connection size (6) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/mem_reg File: reg32.v
# ** Warning: (vsim-3015) proc.v(143): [PCDPC] - Port size (6) does not match connection size (32) for port 'i_addr'. The port definition is at: ram.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/ram_inst File: ram.v
# ** Warning: (vsim-3015) proc.v(148): [PCDPC] - Port size (32) does not match connection size (5) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/rd4_reg File: reg32.v
# ** Warning: (vsim-3015) proc.v(148): [PCDPC] - Port size (32) does not match connection size (5) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/rd4_reg File: reg32.v
# ** Warning: (vsim-3015) proc.v(149): [PCDPC] - Port size (32) does not match connection size (1) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/wb_reg File: reg32.v
# ** Warning: (vsim-3015) proc.v(149): [PCDPC] - Port size (32) does not match connection size (1) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/wb_reg File: reg32.v
# 0 ns
# 150 ns
# Compile of proc.v failed with 2 errors.
# Compile of proc.v failed with 1 errors.
# WARNING: No extended dataflow license exists
# Compile of pc.v was successful.
# Compile of proc.v was successful.
# 2 compiles, 0 failed with no errors.
do do.do
# End time: 17:00:06 on Dec 23,2018, Elapsed time: 0:04:46
# Errors: 0, Warnings: 41
# vsim -gui work.tb -t ns 
# Start time: 17:00:06 on Dec 23,2018
# Loading work.tb
# Loading work.proc
# Loading work.control
# Loading work.mux2in1
# Loading work.pc
# Loading work.rom
# Loading work.reg32
# Loading work.regFile
# Loading work.mux4in1
# Loading work.signExtend
# Loading work.aluControl
# Loading work.alu
# Loading work.ram
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(103): [PCDPC] - Port size (32) does not match connection size (5) for port 'i_dat0'. The port definition is at: mux2in1.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/write_addr_mux File: mux2in1.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(103): [PCDPC] - Port size (32) does not match connection size (5) for port 'i_dat1'. The port definition is at: mux2in1.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/write_addr_mux File: mux2in1.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(103): [PCDPC] - Port size (32) does not match connection size (5) for port 'o_dat'. The port definition is at: mux2in1.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/write_addr_mux File: mux2in1.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(119): [PCDPC] - Port size (32) does not match connection size (26) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/imm26_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(119): [PCDPC] - Port size (32) does not match connection size (26) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/imm26_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(121): [PCDPC] - Port size (32) does not match connection size (16) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/imm16_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(121): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/imm16_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(124): [PCDPC] - Port size (32) does not match connection size (5) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/rd2_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(124): [PCDPC] - Port size (32) does not match connection size (5) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/rd2_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(128): [PCDPC] - Port size (32) does not match connection size (10) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/ex_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(128): [PCDPC] - Port size (32) does not match connection size (10) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/ex_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(140): [PCDPC] - Port size (32) does not match connection size (5) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/rd3_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(140): [PCDPC] - Port size (32) does not match connection size (5) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/rd3_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(142): [PCDPC] - Port size (32) does not match connection size (5) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/mem_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(142): [PCDPC] - Port size (32) does not match connection size (6) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/mem_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(144): [PCDPC] - Port size (6) does not match connection size (32) for port 'i_addr'. The port definition is at: ram.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/ram_inst File: ram.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(149): [PCDPC] - Port size (32) does not match connection size (5) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/rd4_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(149): [PCDPC] - Port size (32) does not match connection size (5) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/rd4_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(150): [PCDPC] - Port size (32) does not match connection size (1) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/wb_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(150): [PCDPC] - Port size (32) does not match connection size (1) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/wb_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(103): [PCDPC] - Port size (32) does not match connection size (5) for port 'i_dat0'. The port definition is at: mux2in1.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/write_addr_mux File: mux2in1.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(103): [PCDPC] - Port size (32) does not match connection size (5) for port 'i_dat1'. The port definition is at: mux2in1.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/write_addr_mux File: mux2in1.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(103): [PCDPC] - Port size (32) does not match connection size (5) for port 'o_dat'. The port definition is at: mux2in1.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/write_addr_mux File: mux2in1.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(119): [PCDPC] - Port size (32) does not match connection size (26) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/imm26_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(119): [PCDPC] - Port size (32) does not match connection size (26) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/imm26_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(121): [PCDPC] - Port size (32) does not match connection size (16) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/imm16_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(121): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/imm16_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(124): [PCDPC] - Port size (32) does not match connection size (5) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/rd2_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(124): [PCDPC] - Port size (32) does not match connection size (5) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/rd2_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(128): [PCDPC] - Port size (32) does not match connection size (10) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/ex_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(128): [PCDPC] - Port size (32) does not match connection size (10) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/ex_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(140): [PCDPC] - Port size (32) does not match connection size (5) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/rd3_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(140): [PCDPC] - Port size (32) does not match connection size (5) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/rd3_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(142): [PCDPC] - Port size (32) does not match connection size (5) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/mem_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(142): [PCDPC] - Port size (32) does not match connection size (6) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/mem_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(144): [PCDPC] - Port size (6) does not match connection size (32) for port 'i_addr'. The port definition is at: ram.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/ram_inst File: ram.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(149): [PCDPC] - Port size (32) does not match connection size (5) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/rd4_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(149): [PCDPC] - Port size (32) does not match connection size (5) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/rd4_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(150): [PCDPC] - Port size (32) does not match connection size (1) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/wb_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(150): [PCDPC] - Port size (32) does not match connection size (1) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/wb_reg File: reg32.v
# 0 ns
# 150 ns
restart
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(103): [PCDPC] - Port size (32) does not match connection size (5) for port 'i_dat0'. The port definition is at: mux2in1.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/write_addr_mux File: mux2in1.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(103): [PCDPC] - Port size (32) does not match connection size (5) for port 'i_dat1'. The port definition is at: mux2in1.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/write_addr_mux File: mux2in1.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(103): [PCDPC] - Port size (32) does not match connection size (5) for port 'o_dat'. The port definition is at: mux2in1.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/write_addr_mux File: mux2in1.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(119): [PCDPC] - Port size (32) does not match connection size (26) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/imm26_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(119): [PCDPC] - Port size (32) does not match connection size (26) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/imm26_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(121): [PCDPC] - Port size (32) does not match connection size (16) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/imm16_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(121): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/imm16_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(124): [PCDPC] - Port size (32) does not match connection size (5) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/rd2_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(124): [PCDPC] - Port size (32) does not match connection size (5) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/rd2_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(128): [PCDPC] - Port size (32) does not match connection size (10) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/ex_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(128): [PCDPC] - Port size (32) does not match connection size (10) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/ex_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(140): [PCDPC] - Port size (32) does not match connection size (5) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/rd3_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(140): [PCDPC] - Port size (32) does not match connection size (5) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/rd3_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(142): [PCDPC] - Port size (32) does not match connection size (5) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/mem_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(142): [PCDPC] - Port size (32) does not match connection size (6) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/mem_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(144): [PCDPC] - Port size (6) does not match connection size (32) for port 'i_addr'. The port definition is at: ram.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/ram_inst File: ram.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(149): [PCDPC] - Port size (32) does not match connection size (5) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/rd4_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(149): [PCDPC] - Port size (32) does not match connection size (5) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/rd4_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(150): [PCDPC] - Port size (32) does not match connection size (1) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/wb_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(150): [PCDPC] - Port size (32) does not match connection size (1) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/wb_reg File: reg32.v
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
restart
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(103): [PCDPC] - Port size (32) does not match connection size (5) for port 'i_dat0'. The port definition is at: mux2in1.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/write_addr_mux File: mux2in1.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(103): [PCDPC] - Port size (32) does not match connection size (5) for port 'i_dat1'. The port definition is at: mux2in1.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/write_addr_mux File: mux2in1.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(103): [PCDPC] - Port size (32) does not match connection size (5) for port 'o_dat'. The port definition is at: mux2in1.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/write_addr_mux File: mux2in1.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(119): [PCDPC] - Port size (32) does not match connection size (26) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/imm26_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(119): [PCDPC] - Port size (32) does not match connection size (26) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/imm26_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(121): [PCDPC] - Port size (32) does not match connection size (16) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/imm16_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(121): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/imm16_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(124): [PCDPC] - Port size (32) does not match connection size (5) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/rd2_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(124): [PCDPC] - Port size (32) does not match connection size (5) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/rd2_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(128): [PCDPC] - Port size (32) does not match connection size (10) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/ex_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(128): [PCDPC] - Port size (32) does not match connection size (10) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/ex_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(140): [PCDPC] - Port size (32) does not match connection size (5) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/rd3_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(140): [PCDPC] - Port size (32) does not match connection size (5) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/rd3_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(142): [PCDPC] - Port size (32) does not match connection size (5) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/mem_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(142): [PCDPC] - Port size (32) does not match connection size (6) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/mem_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(144): [PCDPC] - Port size (6) does not match connection size (32) for port 'i_addr'. The port definition is at: ram.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/ram_inst File: ram.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(149): [PCDPC] - Port size (32) does not match connection size (5) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/rd4_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(149): [PCDPC] - Port size (32) does not match connection size (5) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/rd4_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(150): [PCDPC] - Port size (32) does not match connection size (1) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/wb_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(150): [PCDPC] - Port size (32) does not match connection size (1) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/wb_reg File: reg32.v
run
# GetModuleFileName: Не найден указанный модуль.
# 
# 
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
restart
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(103): [PCDPC] - Port size (32) does not match connection size (5) for port 'i_dat0'. The port definition is at: mux2in1.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/write_addr_mux File: mux2in1.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(103): [PCDPC] - Port size (32) does not match connection size (5) for port 'i_dat1'. The port definition is at: mux2in1.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/write_addr_mux File: mux2in1.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(103): [PCDPC] - Port size (32) does not match connection size (5) for port 'o_dat'. The port definition is at: mux2in1.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/write_addr_mux File: mux2in1.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(119): [PCDPC] - Port size (32) does not match connection size (26) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/imm26_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(119): [PCDPC] - Port size (32) does not match connection size (26) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/imm26_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(121): [PCDPC] - Port size (32) does not match connection size (16) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/imm16_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(121): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/imm16_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(124): [PCDPC] - Port size (32) does not match connection size (5) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/rd2_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(124): [PCDPC] - Port size (32) does not match connection size (5) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/rd2_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(128): [PCDPC] - Port size (32) does not match connection size (10) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/ex_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(128): [PCDPC] - Port size (32) does not match connection size (10) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/ex_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(140): [PCDPC] - Port size (32) does not match connection size (5) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/rd3_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(140): [PCDPC] - Port size (32) does not match connection size (5) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/rd3_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(142): [PCDPC] - Port size (32) does not match connection size (5) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/mem_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(142): [PCDPC] - Port size (32) does not match connection size (6) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/mem_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(144): [PCDPC] - Port size (6) does not match connection size (32) for port 'i_addr'. The port definition is at: ram.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/ram_inst File: ram.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(149): [PCDPC] - Port size (32) does not match connection size (5) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/rd4_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(149): [PCDPC] - Port size (32) does not match connection size (5) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/rd4_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(150): [PCDPC] - Port size (32) does not match connection size (1) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/wb_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(150): [PCDPC] - Port size (32) does not match connection size (1) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/wb_reg File: reg32.v
run
# GetModuleFileName: Не найден указанный модуль.
# 
# 
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
restart
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(103): [PCDPC] - Port size (32) does not match connection size (5) for port 'i_dat0'. The port definition is at: mux2in1.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/write_addr_mux File: mux2in1.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(103): [PCDPC] - Port size (32) does not match connection size (5) for port 'i_dat1'. The port definition is at: mux2in1.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/write_addr_mux File: mux2in1.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(103): [PCDPC] - Port size (32) does not match connection size (5) for port 'o_dat'. The port definition is at: mux2in1.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/write_addr_mux File: mux2in1.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(119): [PCDPC] - Port size (32) does not match connection size (26) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/imm26_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(119): [PCDPC] - Port size (32) does not match connection size (26) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/imm26_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(121): [PCDPC] - Port size (32) does not match connection size (16) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/imm16_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(121): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/imm16_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(124): [PCDPC] - Port size (32) does not match connection size (5) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/rd2_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(124): [PCDPC] - Port size (32) does not match connection size (5) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/rd2_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(128): [PCDPC] - Port size (32) does not match connection size (10) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/ex_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(128): [PCDPC] - Port size (32) does not match connection size (10) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/ex_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(140): [PCDPC] - Port size (32) does not match connection size (5) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/rd3_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(140): [PCDPC] - Port size (32) does not match connection size (5) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/rd3_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(142): [PCDPC] - Port size (32) does not match connection size (5) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/mem_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(142): [PCDPC] - Port size (32) does not match connection size (6) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/mem_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(144): [PCDPC] - Port size (6) does not match connection size (32) for port 'i_addr'. The port definition is at: ram.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/ram_inst File: ram.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(149): [PCDPC] - Port size (32) does not match connection size (5) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/rd4_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(149): [PCDPC] - Port size (32) does not match connection size (5) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/rd4_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(150): [PCDPC] - Port size (32) does not match connection size (1) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/wb_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(150): [PCDPC] - Port size (32) does not match connection size (1) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/wb_reg File: reg32.v
run
# GetModuleFileName: Не найден указанный модуль.
# 
# 
# ** Warning: (vsim-PLI-3410) Illegal character '\' in data on line 1 of file "rom.dat".    : rom.v(14)
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/rom_INST
run
restart
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(103): [PCDPC] - Port size (32) does not match connection size (5) for port 'i_dat0'. The port definition is at: mux2in1.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/write_addr_mux File: mux2in1.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(103): [PCDPC] - Port size (32) does not match connection size (5) for port 'i_dat1'. The port definition is at: mux2in1.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/write_addr_mux File: mux2in1.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(103): [PCDPC] - Port size (32) does not match connection size (5) for port 'o_dat'. The port definition is at: mux2in1.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/write_addr_mux File: mux2in1.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(119): [PCDPC] - Port size (32) does not match connection size (26) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/imm26_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(119): [PCDPC] - Port size (32) does not match connection size (26) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/imm26_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(121): [PCDPC] - Port size (32) does not match connection size (16) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/imm16_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(121): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/imm16_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(124): [PCDPC] - Port size (32) does not match connection size (5) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/rd2_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(124): [PCDPC] - Port size (32) does not match connection size (5) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/rd2_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(128): [PCDPC] - Port size (32) does not match connection size (10) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/ex_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(128): [PCDPC] - Port size (32) does not match connection size (10) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/ex_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(140): [PCDPC] - Port size (32) does not match connection size (5) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/rd3_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(140): [PCDPC] - Port size (32) does not match connection size (5) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/rd3_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(142): [PCDPC] - Port size (32) does not match connection size (5) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/mem_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(142): [PCDPC] - Port size (32) does not match connection size (6) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/mem_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(144): [PCDPC] - Port size (6) does not match connection size (32) for port 'i_addr'. The port definition is at: ram.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/ram_inst File: ram.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(149): [PCDPC] - Port size (32) does not match connection size (5) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/rd4_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(149): [PCDPC] - Port size (32) does not match connection size (5) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/rd4_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(150): [PCDPC] - Port size (32) does not match connection size (1) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/wb_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(150): [PCDPC] - Port size (32) does not match connection size (1) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/wb_reg File: reg32.v
run
# GetModuleFileName: Не найден указанный модуль.
# 
# 
run
run
run
run
run
run
run
run
run
run
run
run
run
# Compile of proc.v was successful.
do do.do
# End time: 17:14:44 on Dec 23,2018, Elapsed time: 0:14:38
# Errors: 0, Warnings: 141
# vsim -gui work.tb -t ns 
# Start time: 17:14:44 on Dec 23,2018
# Loading work.tb
# Loading work.proc
# Loading work.control
# Loading work.mux2in1
# Loading work.pc
# Loading work.rom
# Loading work.reg32
# Loading work.regFile
# Loading work.mux4in1
# Loading work.signExtend
# Loading work.aluControl
# Loading work.alu
# Loading work.ram
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(103): [PCDPC] - Port size (32) does not match connection size (5) for port 'i_dat0'. The port definition is at: mux2in1.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/write_addr_mux File: mux2in1.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(103): [PCDPC] - Port size (32) does not match connection size (5) for port 'i_dat1'. The port definition is at: mux2in1.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/write_addr_mux File: mux2in1.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(103): [PCDPC] - Port size (32) does not match connection size (5) for port 'o_dat'. The port definition is at: mux2in1.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/write_addr_mux File: mux2in1.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(119): [PCDPC] - Port size (32) does not match connection size (26) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/imm26_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(119): [PCDPC] - Port size (32) does not match connection size (26) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/imm26_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(121): [PCDPC] - Port size (32) does not match connection size (16) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/imm16_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(121): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/imm16_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(124): [PCDPC] - Port size (32) does not match connection size (5) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/rd2_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(124): [PCDPC] - Port size (32) does not match connection size (5) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/rd2_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(128): [PCDPC] - Port size (32) does not match connection size (10) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/ex_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(128): [PCDPC] - Port size (32) does not match connection size (10) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/ex_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(140): [PCDPC] - Port size (32) does not match connection size (5) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/rd3_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(140): [PCDPC] - Port size (32) does not match connection size (5) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/rd3_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(142): [PCDPC] - Port size (32) does not match connection size (5) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/mem_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(142): [PCDPC] - Port size (32) does not match connection size (6) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/mem_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(144): [PCDPC] - Port size (6) does not match connection size (32) for port 'i_addr'. The port definition is at: ram.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/ram_inst File: ram.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(149): [PCDPC] - Port size (32) does not match connection size (5) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/rd4_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(149): [PCDPC] - Port size (32) does not match connection size (5) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/rd4_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(150): [PCDPC] - Port size (32) does not match connection size (1) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/wb_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(150): [PCDPC] - Port size (32) does not match connection size (1) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/wb_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(103): [PCDPC] - Port size (32) does not match connection size (5) for port 'i_dat0'. The port definition is at: mux2in1.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/write_addr_mux File: mux2in1.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(103): [PCDPC] - Port size (32) does not match connection size (5) for port 'i_dat1'. The port definition is at: mux2in1.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/write_addr_mux File: mux2in1.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(103): [PCDPC] - Port size (32) does not match connection size (5) for port 'o_dat'. The port definition is at: mux2in1.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/write_addr_mux File: mux2in1.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(119): [PCDPC] - Port size (32) does not match connection size (26) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/imm26_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(119): [PCDPC] - Port size (32) does not match connection size (26) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/imm26_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(121): [PCDPC] - Port size (32) does not match connection size (16) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/imm16_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(121): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/imm16_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(124): [PCDPC] - Port size (32) does not match connection size (5) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/rd2_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(124): [PCDPC] - Port size (32) does not match connection size (5) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/rd2_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(128): [PCDPC] - Port size (32) does not match connection size (10) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/ex_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(128): [PCDPC] - Port size (32) does not match connection size (10) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/ex_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(140): [PCDPC] - Port size (32) does not match connection size (5) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/rd3_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(140): [PCDPC] - Port size (32) does not match connection size (5) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/rd3_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(142): [PCDPC] - Port size (32) does not match connection size (5) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/mem_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(142): [PCDPC] - Port size (32) does not match connection size (6) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/mem_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(144): [PCDPC] - Port size (6) does not match connection size (32) for port 'i_addr'. The port definition is at: ram.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/ram_inst File: ram.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(149): [PCDPC] - Port size (32) does not match connection size (5) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/rd4_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(149): [PCDPC] - Port size (32) does not match connection size (5) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/rd4_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(150): [PCDPC] - Port size (32) does not match connection size (1) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/wb_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(150): [PCDPC] - Port size (32) does not match connection size (1) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/wb_reg File: reg32.v
# 0 ns
# 150 ns
run
run
run
run
run
run
run
run
run
run
run
run
run
# Compile of ram.v was successful.
do do.do
# End time: 17:28:14 on Dec 23,2018, Elapsed time: 0:13:30
# Errors: 0, Warnings: 40
# vsim -gui work.tb -t ns 
# Start time: 17:28:14 on Dec 23,2018
# Loading work.tb
# Loading work.proc
# Loading work.control
# Loading work.mux2in1
# Loading work.pc
# Loading work.rom
# Loading work.reg32
# Loading work.regFile
# Loading work.mux4in1
# Loading work.signExtend
# Loading work.aluControl
# Loading work.alu
# Loading work.ram
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(103): [PCDPC] - Port size (32) does not match connection size (5) for port 'i_dat0'. The port definition is at: mux2in1.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/write_addr_mux File: mux2in1.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(103): [PCDPC] - Port size (32) does not match connection size (5) for port 'i_dat1'. The port definition is at: mux2in1.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/write_addr_mux File: mux2in1.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(103): [PCDPC] - Port size (32) does not match connection size (5) for port 'o_dat'. The port definition is at: mux2in1.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/write_addr_mux File: mux2in1.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(119): [PCDPC] - Port size (32) does not match connection size (26) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/imm26_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(119): [PCDPC] - Port size (32) does not match connection size (26) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/imm26_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(121): [PCDPC] - Port size (32) does not match connection size (16) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/imm16_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(121): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/imm16_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(124): [PCDPC] - Port size (32) does not match connection size (5) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/rd2_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(124): [PCDPC] - Port size (32) does not match connection size (5) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/rd2_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(128): [PCDPC] - Port size (32) does not match connection size (10) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/ex_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(128): [PCDPC] - Port size (32) does not match connection size (10) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/ex_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(140): [PCDPC] - Port size (32) does not match connection size (5) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/rd3_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(140): [PCDPC] - Port size (32) does not match connection size (5) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/rd3_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(142): [PCDPC] - Port size (32) does not match connection size (5) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/mem_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(142): [PCDPC] - Port size (32) does not match connection size (6) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/mem_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(144): [PCDPC] - Port size (8) does not match connection size (32) for port 'i_addr'. The port definition is at: C:/intelFPGA_pro/projects/MIPS/pipeline/ram.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/ram_inst File: C:/intelFPGA_pro/projects/MIPS/pipeline/ram.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(149): [PCDPC] - Port size (32) does not match connection size (5) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/rd4_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(149): [PCDPC] - Port size (32) does not match connection size (5) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/rd4_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(150): [PCDPC] - Port size (32) does not match connection size (1) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/wb_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(150): [PCDPC] - Port size (32) does not match connection size (1) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/wb_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(103): [PCDPC] - Port size (32) does not match connection size (5) for port 'i_dat0'. The port definition is at: mux2in1.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/write_addr_mux File: mux2in1.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(103): [PCDPC] - Port size (32) does not match connection size (5) for port 'i_dat1'. The port definition is at: mux2in1.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/write_addr_mux File: mux2in1.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(103): [PCDPC] - Port size (32) does not match connection size (5) for port 'o_dat'. The port definition is at: mux2in1.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/write_addr_mux File: mux2in1.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(119): [PCDPC] - Port size (32) does not match connection size (26) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/imm26_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(119): [PCDPC] - Port size (32) does not match connection size (26) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/imm26_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(121): [PCDPC] - Port size (32) does not match connection size (16) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/imm16_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(121): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/imm16_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(124): [PCDPC] - Port size (32) does not match connection size (5) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/rd2_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(124): [PCDPC] - Port size (32) does not match connection size (5) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/rd2_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(128): [PCDPC] - Port size (32) does not match connection size (10) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/ex_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(128): [PCDPC] - Port size (32) does not match connection size (10) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/ex_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(140): [PCDPC] - Port size (32) does not match connection size (5) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/rd3_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(140): [PCDPC] - Port size (32) does not match connection size (5) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/rd3_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(142): [PCDPC] - Port size (32) does not match connection size (5) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/mem_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(142): [PCDPC] - Port size (32) does not match connection size (6) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/mem_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(144): [PCDPC] - Port size (8) does not match connection size (32) for port 'i_addr'. The port definition is at: C:/intelFPGA_pro/projects/MIPS/pipeline/ram.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/ram_inst File: C:/intelFPGA_pro/projects/MIPS/pipeline/ram.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(149): [PCDPC] - Port size (32) does not match connection size (5) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/rd4_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(149): [PCDPC] - Port size (32) does not match connection size (5) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/rd4_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(150): [PCDPC] - Port size (32) does not match connection size (1) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/wb_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(150): [PCDPC] - Port size (32) does not match connection size (1) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/wb_reg File: reg32.v
# 0 ns
# 150 ns
run
restart
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(103): [PCDPC] - Port size (32) does not match connection size (5) for port 'i_dat0'. The port definition is at: mux2in1.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/write_addr_mux File: mux2in1.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(103): [PCDPC] - Port size (32) does not match connection size (5) for port 'i_dat1'. The port definition is at: mux2in1.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/write_addr_mux File: mux2in1.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(103): [PCDPC] - Port size (32) does not match connection size (5) for port 'o_dat'. The port definition is at: mux2in1.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/write_addr_mux File: mux2in1.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(119): [PCDPC] - Port size (32) does not match connection size (26) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/imm26_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(119): [PCDPC] - Port size (32) does not match connection size (26) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/imm26_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(121): [PCDPC] - Port size (32) does not match connection size (16) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/imm16_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(121): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/imm16_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(124): [PCDPC] - Port size (32) does not match connection size (5) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/rd2_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(124): [PCDPC] - Port size (32) does not match connection size (5) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/rd2_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(128): [PCDPC] - Port size (32) does not match connection size (10) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/ex_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(128): [PCDPC] - Port size (32) does not match connection size (10) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/ex_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(140): [PCDPC] - Port size (32) does not match connection size (5) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/rd3_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(140): [PCDPC] - Port size (32) does not match connection size (5) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/rd3_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(142): [PCDPC] - Port size (32) does not match connection size (5) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/mem_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(142): [PCDPC] - Port size (32) does not match connection size (6) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/mem_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(144): [PCDPC] - Port size (8) does not match connection size (32) for port 'i_addr'. The port definition is at: C:/intelFPGA_pro/projects/MIPS/pipeline/ram.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/ram_inst File: C:/intelFPGA_pro/projects/MIPS/pipeline/ram.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(149): [PCDPC] - Port size (32) does not match connection size (5) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/rd4_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(149): [PCDPC] - Port size (32) does not match connection size (5) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/rd4_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(150): [PCDPC] - Port size (32) does not match connection size (1) for port 'd'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/wb_reg File: reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_pro/projects/MIPS/pipeline/proc.v(150): [PCDPC] - Port size (32) does not match connection size (1) for port 'q'. The port definition is at: reg32.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/proc_INST/wb_reg File: reg32.v
run
# GetModuleFileName: Не найден указанный модуль.
# 
# 
