Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Feb 26 22:38:31 2025
| Host         : C27-5CG31326ZS running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_basys3_timing_summary_routed.rpt -pb top_basys3_timing_summary_routed.pb -rpx top_basys3_timing_summary_routed.rpx -warn_on_violation
| Design       : top_basys3
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    8          inf        0.000                      0                    8           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.793ns  (logic 5.360ns (49.664%)  route 5.433ns (50.336%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  sw_IBUF[3]_inst/O
                         net (fo=7, routed)           3.291     4.740    sevenseg_deceoder_0/sw_IBUF[3]
    SLICE_X54Y19         LUT4 (Prop_lut4_I3_O)        0.152     4.892 r  sevenseg_deceoder_0/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.141     7.033    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.760    10.793 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.793    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.740ns  (logic 5.313ns (49.471%)  route 5.427ns (50.529%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  sw_IBUF[3]_inst/O
                         net (fo=7, routed)           3.301     4.750    sevenseg_deceoder_0/sw_IBUF[3]
    SLICE_X54Y19         LUT4 (Prop_lut4_I3_O)        0.150     4.900 r  sevenseg_deceoder_0/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.125     7.025    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.715    10.740 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.740    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.532ns  (logic 5.068ns (48.122%)  route 5.464ns (51.878%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=1, routed)           2.351     3.792    btnC_IBUF
    SLICE_X32Y22         LUT1 (Prop_lut1_I0_O)        0.124     3.916 r  an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.113     7.029    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.503    10.532 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.532    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.517ns  (logic 5.102ns (48.509%)  route 5.415ns (51.491%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  sw_IBUF[3]_inst/O
                         net (fo=7, routed)           3.301     4.750    sevenseg_deceoder_0/sw_IBUF[3]
    SLICE_X54Y19         LUT4 (Prop_lut4_I3_O)        0.124     4.874 r  sevenseg_deceoder_0/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.114     6.988    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    10.517 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.517    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.514ns  (logic 5.108ns (48.580%)  route 5.406ns (51.420%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  sw_IBUF[3]_inst/O
                         net (fo=7, routed)           3.291     4.740    sevenseg_deceoder_0/sw_IBUF[3]
    SLICE_X54Y19         LUT4 (Prop_lut4_I3_O)        0.124     4.864 r  sevenseg_deceoder_0/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.115     6.979    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    10.514 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.514    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.498ns  (logic 5.307ns (50.556%)  route 5.191ns (49.444%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF[0]_inst/O
                         net (fo=7, routed)           3.243     4.696    sevenseg_deceoder_0/sw_IBUF[0]
    SLICE_X54Y17         LUT4 (Prop_lut4_I0_O)        0.146     4.842 r  sevenseg_deceoder_0/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.948     6.789    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.708    10.498 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    10.498    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.419ns  (logic 5.097ns (48.919%)  route 5.322ns (51.081%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF[0]_inst/O
                         net (fo=7, routed)           3.243     4.696    sevenseg_deceoder_0/sw_IBUF[0]
    SLICE_X54Y17         LUT4 (Prop_lut4_I0_O)        0.124     4.820 r  sevenseg_deceoder_0/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.079     6.899    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    10.419 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.419    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.989ns  (logic 5.104ns (51.098%)  route 4.885ns (48.902%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 f  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 f  sw_IBUF[3]_inst/O
                         net (fo=7, routed)           2.944     4.393    sw_IBUF[3]
    SLICE_X54Y12         LUT4 (Prop_lut4_I0_O)        0.124     4.517 r  seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.940     6.457    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531     9.989 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.989    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.174ns  (logic 1.509ns (47.552%)  route 1.665ns (52.448%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  sw_IBUF[2]_inst/O
                         net (fo=7, routed)           1.184     1.416    sw_IBUF[2]
    SLICE_X54Y12         LUT4 (Prop_lut4_I2_O)        0.045     1.461 r  seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.480     1.941    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         1.232     3.174 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.174    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.343ns  (logic 1.483ns (44.345%)  route 1.861ns (55.655%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 f  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 f  sw_IBUF[3]_inst/O
                         net (fo=7, routed)           1.323     1.540    sevenseg_deceoder_0/sw_IBUF[3]
    SLICE_X54Y17         LUT4 (Prop_lut4_I3_O)        0.045     1.585 r  sevenseg_deceoder_0/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.537     2.122    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         1.221     3.343 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.343    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.346ns  (logic 1.536ns (45.906%)  route 1.810ns (54.094%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  sw_IBUF[3]_inst/O
                         net (fo=7, routed)           1.323     1.540    sevenseg_deceoder_0/sw_IBUF[3]
    SLICE_X54Y17         LUT4 (Prop_lut4_I3_O)        0.048     1.588 r  sevenseg_deceoder_0/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.487     2.075    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         1.272     3.346 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.346    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.396ns  (logic 1.504ns (44.298%)  route 1.892ns (55.702%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sw_IBUF[1]_inst/O
                         net (fo=7, routed)           1.333     1.562    sevenseg_deceoder_0/sw_IBUF[1]
    SLICE_X54Y19         LUT4 (Prop_lut4_I2_O)        0.045     1.607 r  sevenseg_deceoder_0/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.559     2.166    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.230     3.396 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.396    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.404ns  (logic 1.510ns (44.370%)  route 1.894ns (55.630%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sw_IBUF[1]_inst/O
                         net (fo=7, routed)           1.333     1.562    sevenseg_deceoder_0/sw_IBUF[1]
    SLICE_X54Y19         LUT4 (Prop_lut4_I1_O)        0.045     1.607 r  sevenseg_deceoder_0/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.561     2.168    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.236     3.404 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.404    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.441ns  (logic 1.550ns (45.046%)  route 1.891ns (54.954%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sw_IBUF[1]_inst/O
                         net (fo=7, routed)           1.333     1.562    sevenseg_deceoder_0/sw_IBUF[1]
    SLICE_X54Y19         LUT4 (Prop_lut4_I1_O)        0.043     1.605 r  sevenseg_deceoder_0/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.558     2.163    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.278     3.441 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.441    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.472ns  (logic 1.582ns (45.561%)  route 1.890ns (54.439%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sw_IBUF[1]_inst/O
                         net (fo=7, routed)           1.333     1.562    sevenseg_deceoder_0/sw_IBUF[1]
    SLICE_X54Y19         LUT4 (Prop_lut4_I1_O)        0.043     1.605 r  sevenseg_deceoder_0/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.557     2.162    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.309     3.472 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.472    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.527ns  (logic 1.459ns (41.350%)  route 2.069ns (58.650%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=1, routed)           1.031     1.240    btnC_IBUF
    SLICE_X32Y22         LUT1 (Prop_lut1_I0_O)        0.045     1.285 r  an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.038     2.323    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.204     3.527 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.527    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------





