
fapo.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         0000002a  00800100  00002800  00002894  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00002800  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          0000002b  0080012a  0080012a  000028be  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  000028be  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  0000291c  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 000002e8  00000000  00000000  00002960  2**3
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   000026cc  00000000  00000000  00002c48  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00000dc6  00000000  00000000  00005314  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   000018da  00000000  00000000  000060da  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000784  00000000  00000000  000079b4  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00000a37  00000000  00000000  00008138  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00001ce7  00000000  00000000  00008b6f  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000001f0  00000000  00000000  0000a856  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 b5 00 	jmp	0x16a	; 0x16a <__ctors_end>
       4:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
       8:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
       c:	0c 94 a0 05 	jmp	0xb40	; 0xb40 <__vector_3>
      10:	0c 94 c3 05 	jmp	0xb86	; 0xb86 <__vector_4>
      14:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
      18:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
      1c:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
      20:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
      24:	0c 94 17 06 	jmp	0xc2e	; 0xc2e <__vector_9>
      28:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
      2c:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
      30:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
      34:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
      38:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
      3c:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
      40:	0c 94 3e 05 	jmp	0xa7c	; 0xa7c <__vector_16>
      44:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
      48:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
      4c:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
      50:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
      54:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
      58:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
      5c:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
      60:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
      64:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>

00000068 <__trampolines_end>:
      68:	6e 61       	ori	r22, 0x1E	; 30
      6a:	6e 00       	.word	0x006e	; ????

0000006c <__c.2332>:
      6c:	69 6e 66 00 00 40 7a 10 f3 5a 00 a0 72 4e 18 09     inf..@z..Z..rN..
      7c:	00 10 a5 d4 e8 00 00 e8 76 48 17 00 00 e4 0b 54     ........vH.....T
      8c:	02 00 00 ca 9a 3b 00 00 00 e1 f5 05 00 00 80 96     .....;..........
      9c:	98 00 00 00 40 42 0f 00 00 00 a0 86 01 00 00 00     ....@B..........
      ac:	10 27 00 00 00 00 e8 03 00 00 00 00 64 00 00 00     .'..........d...
      bc:	00 00 0a 00 00 00 00 00 01 00 00 00 00 00 2c 76     ..............,v
      cc:	d8 88 dc 67 4f 08 23 df c1 df ae 59 e1 b1 b7 96     ...gO.#....Y....
      dc:	e5 e3 e4 53 c6 3a e6 51 99 76 96 e8 e6 c2 84 26     ...S.:.Q.v.....&
      ec:	eb 89 8c 9b 62 ed 40 7c 6f fc ef bc 9c 9f 40 f2     ....b.@|o.....@.
      fc:	ba a5 6f a5 f4 90 05 5a 2a f7 5c 93 6b 6c f9 67     ..o....Z*.\.kl.g
     10c:	6d c1 1b fc e0 e4 0d 47 fe f5 20 e6 b5 00 d0 ed     m......G.. .....
     11c:	90 2e 03 00 94 35 77 05 00 80 84 1e 08 00 00 20     .....5w........ 
     12c:	4e 0a 00 00 00 c8 0c 33 33 33 33 0f 98 6e 12 83     N......3333..n..
     13c:	11 41 ef 8d 21 14 89 3b e6 55 16 cf fe e6 db 18     .A..!..;.U......
     14c:	d1 84 4b 38 1b f7 7c 1d 90 1d a4 bb e4 24 20 32     ..K8..|......$ 2
     15c:	84 72 5e 22 81 00 c9 f1 24 ec a1 e5 3d 27           .r^"....$...='

0000016a <__ctors_end>:
     16a:	11 24       	eor	r1, r1
     16c:	1f be       	out	0x3f, r1	; 63
     16e:	cf ef       	ldi	r28, 0xFF	; 255
     170:	d8 e0       	ldi	r29, 0x08	; 8
     172:	de bf       	out	0x3e, r29	; 62
     174:	cd bf       	out	0x3d, r28	; 61

00000176 <__do_copy_data>:
     176:	11 e0       	ldi	r17, 0x01	; 1
     178:	a0 e0       	ldi	r26, 0x00	; 0
     17a:	b1 e0       	ldi	r27, 0x01	; 1
     17c:	e0 e0       	ldi	r30, 0x00	; 0
     17e:	f8 e2       	ldi	r31, 0x28	; 40
     180:	02 c0       	rjmp	.+4      	; 0x186 <__do_copy_data+0x10>
     182:	05 90       	lpm	r0, Z+
     184:	0d 92       	st	X+, r0
     186:	aa 32       	cpi	r26, 0x2A	; 42
     188:	b1 07       	cpc	r27, r17
     18a:	d9 f7       	brne	.-10     	; 0x182 <__do_copy_data+0xc>

0000018c <__do_clear_bss>:
     18c:	21 e0       	ldi	r18, 0x01	; 1
     18e:	aa e2       	ldi	r26, 0x2A	; 42
     190:	b1 e0       	ldi	r27, 0x01	; 1
     192:	01 c0       	rjmp	.+2      	; 0x196 <.do_clear_bss_start>

00000194 <.do_clear_bss_loop>:
     194:	1d 92       	st	X+, r1

00000196 <.do_clear_bss_start>:
     196:	a5 35       	cpi	r26, 0x55	; 85
     198:	b2 07       	cpc	r27, r18
     19a:	e1 f7       	brne	.-8      	; 0x194 <.do_clear_bss_loop>
     19c:	0e 94 19 0a 	call	0x1432	; 0x1432 <main>
     1a0:	0c 94 fe 13 	jmp	0x27fc	; 0x27fc <_exit>

000001a4 <__bad_interrupt>:
     1a4:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000001a8 <keeloq_decrypt>:
#include "keeloq_crypt.h"

static uint8_t NLF[4] = { 0x2e,0x74,0x5c,0x3a };

void keeloq_decrypt(uint32_t* code, uint64_t* key)
{
     1a8:	2f 92       	push	r2
     1aa:	3f 92       	push	r3
     1ac:	4f 92       	push	r4
     1ae:	5f 92       	push	r5
     1b0:	6f 92       	push	r6
     1b2:	7f 92       	push	r7
     1b4:	8f 92       	push	r8
     1b6:	9f 92       	push	r9
     1b8:	af 92       	push	r10
     1ba:	bf 92       	push	r11
     1bc:	cf 92       	push	r12
     1be:	df 92       	push	r13
     1c0:	ef 92       	push	r14
     1c2:	ff 92       	push	r15
     1c4:	0f 93       	push	r16
     1c6:	1f 93       	push	r17
     1c8:	cf 93       	push	r28
     1ca:	df 93       	push	r29
     1cc:	cd b7       	in	r28, 0x3d	; 61
     1ce:	de b7       	in	r29, 0x3e	; 62
     1d0:	29 97       	sbiw	r28, 0x09	; 9
     1d2:	0f b6       	in	r0, 0x3f	; 63
     1d4:	f8 94       	cli
     1d6:	de bf       	out	0x3e, r29	; 62
     1d8:	0f be       	out	0x3f, r0	; 63
     1da:	cd bf       	out	0x3d, r28	; 61
     1dc:	5c 01       	movw	r10, r24
     1de:	fb 01       	movw	r30, r22
	uint16_t i;
	uint64_t keybak;
	keybak = *key;
     1e0:	30 80       	ld	r3, Z
     1e2:	b1 81       	ldd	r27, Z+1	; 0x01
     1e4:	b9 83       	std	Y+1, r27	; 0x01
     1e6:	b2 81       	ldd	r27, Z+2	; 0x02
     1e8:	ba 83       	std	Y+2, r27	; 0x02
     1ea:	b3 81       	ldd	r27, Z+3	; 0x03
     1ec:	bb 83       	std	Y+3, r27	; 0x03
     1ee:	b4 81       	ldd	r27, Z+4	; 0x04
     1f0:	bc 83       	std	Y+4, r27	; 0x04
     1f2:	b5 81       	ldd	r27, Z+5	; 0x05
     1f4:	bd 83       	std	Y+5, r27	; 0x05
     1f6:	b6 81       	ldd	r27, Z+6	; 0x06
     1f8:	be 83       	std	Y+6, r27	; 0x06
     1fa:	b7 81       	ldd	r27, Z+7	; 0x07
     1fc:	bf 83       	std	Y+7, r27	; 0x07
     1fe:	80 e1       	ldi	r24, 0x10	; 16
     200:	92 e0       	ldi	r25, 0x02	; 2
		if (*code & 256) nlfshift |= 2;
		if (*code & 0x080000) nlfshift |= 4;
		nlfind = (*code & 0x2000000) ? 1 : 0;
		if (*code & 0x40000000) nlfind |= 2;
		r = (NLF[nlfind] >> nlfshift) & 1;
		if (*key & 0x8000) r ^= 1;
     202:	99 24       	eor	r9, r9
     204:	93 94       	inc	r9
     206:	99 87       	std	Y+9, r25	; 0x09
     208:	88 87       	std	Y+8, r24	; 0x08
	uint64_t keybak;
	keybak = *key;
	for (i = 0; i < 528; ++i)
	{
		uint8_t nlfshift, nlfind, tmp, r;
		nlfshift = *code & 1;
     20a:	d5 01       	movw	r26, r10
     20c:	cd 90       	ld	r12, X+
     20e:	dd 90       	ld	r13, X+
     210:	ed 90       	ld	r14, X+
     212:	fc 90       	ld	r15, X
     214:	2c 2d       	mov	r18, r12
     216:	21 70       	andi	r18, 0x01	; 1
		if (*code & 256) nlfshift |= 2;
     218:	d0 fc       	sbrc	r13, 0
     21a:	22 60       	ori	r18, 0x02	; 2
		if (*code & 0x080000) nlfshift |= 4;
     21c:	e3 fc       	sbrc	r14, 3
     21e:	24 60       	ori	r18, 0x04	; 4
		nlfind = (*code & 0x2000000) ? 1 : 0;
     220:	d7 01       	movw	r26, r14
     222:	c6 01       	movw	r24, r12
     224:	07 2e       	mov	r0, r23
     226:	79 e1       	ldi	r23, 0x19	; 25
     228:	b6 95       	lsr	r27
     22a:	a7 95       	ror	r26
     22c:	97 95       	ror	r25
     22e:	87 95       	ror	r24
     230:	7a 95       	dec	r23
     232:	d1 f7       	brne	.-12     	; 0x228 <keeloq_decrypt+0x80>
     234:	70 2d       	mov	r23, r0
     236:	81 70       	andi	r24, 0x01	; 1
		if (*code & 0x40000000) nlfind |= 2;
     238:	f6 fc       	sbrc	r15, 6
     23a:	82 60       	ori	r24, 0x02	; 2
		r = (NLF[nlfind] >> nlfshift) & 1;
     23c:	a8 2f       	mov	r26, r24
     23e:	b0 e0       	ldi	r27, 0x00	; 0
     240:	a9 5f       	subi	r26, 0xF9	; 249
     242:	be 4f       	sbci	r27, 0xFE	; 254
     244:	8c 91       	ld	r24, X
     246:	90 e0       	ldi	r25, 0x00	; 0
     248:	02 c0       	rjmp	.+4      	; 0x24e <keeloq_decrypt+0xa6>
     24a:	95 95       	asr	r25
     24c:	87 95       	ror	r24
     24e:	2a 95       	dec	r18
     250:	e2 f7       	brpl	.-8      	; 0x24a <keeloq_decrypt+0xa2>
     252:	18 2f       	mov	r17, r24
     254:	11 70       	andi	r17, 0x01	; 1
		if (*key & 0x8000) r ^= 1;
     256:	20 80       	ld	r2, Z
     258:	b1 81       	ldd	r27, Z+1	; 0x01
     25a:	42 80       	ldd	r4, Z+2	; 0x02
     25c:	53 80       	ldd	r5, Z+3	; 0x03
     25e:	64 80       	ldd	r6, Z+4	; 0x04
     260:	75 80       	ldd	r7, Z+5	; 0x05
     262:	86 80       	ldd	r8, Z+6	; 0x06
     264:	07 81       	ldd	r16, Z+7	; 0x07
     266:	3b 2f       	mov	r19, r27
     268:	30 78       	andi	r19, 0x80	; 128
     26a:	20 e0       	ldi	r18, 0x00	; 0
     26c:	40 e0       	ldi	r20, 0x00	; 0
     26e:	50 e0       	ldi	r21, 0x00	; 0
     270:	60 e0       	ldi	r22, 0x00	; 0
     272:	70 e0       	ldi	r23, 0x00	; 0
     274:	80 e0       	ldi	r24, 0x00	; 0
     276:	90 e0       	ldi	r25, 0x00	; 0
     278:	a0 e0       	ldi	r26, 0x00	; 0
     27a:	0e 94 f9 11 	call	0x23f2	; 0x23f2 <__cmpdi2_s8>
     27e:	09 f0       	breq	.+2      	; 0x282 <keeloq_decrypt+0xda>
     280:	19 25       	eor	r17, r9
		if (*code & 0x80000000) r ^= 1;
     282:	ff 20       	and	r15, r15
     284:	0c f4       	brge	.+2      	; 0x288 <keeloq_decrypt+0xe0>
     286:	19 25       	eor	r17, r9
		if (*code & 0x8000) r ^= 1;
     288:	d7 fc       	sbrc	r13, 7
     28a:	19 25       	eor	r17, r9
		tmp = *key >> 63; *key <<= 1; *key |= tmp; //rotate key
     28c:	22 2d       	mov	r18, r2
     28e:	3b 2f       	mov	r19, r27
     290:	44 2d       	mov	r20, r4
     292:	55 2d       	mov	r21, r5
     294:	66 2d       	mov	r22, r6
     296:	77 2d       	mov	r23, r7
     298:	88 2d       	mov	r24, r8
     29a:	90 2f       	mov	r25, r16
     29c:	09 2d       	mov	r16, r9
     29e:	0e 94 d5 11 	call	0x23aa	; 0x23aa <__rotldi3>
     2a2:	20 83       	st	Z, r18
     2a4:	31 83       	std	Z+1, r19	; 0x01
     2a6:	42 83       	std	Z+2, r20	; 0x02
     2a8:	53 83       	std	Z+3, r21	; 0x03
     2aa:	64 83       	std	Z+4, r22	; 0x04
     2ac:	75 83       	std	Z+5, r23	; 0x05
     2ae:	86 83       	std	Z+6, r24	; 0x06
     2b0:	97 83       	std	Z+7, r25	; 0x07
		*code <<= 1; *code |= r; //shift code
     2b2:	d5 01       	movw	r26, r10
     2b4:	4d 91       	ld	r20, X+
     2b6:	5d 91       	ld	r21, X+
     2b8:	6d 91       	ld	r22, X+
     2ba:	7c 91       	ld	r23, X
     2bc:	db 01       	movw	r26, r22
     2be:	ca 01       	movw	r24, r20
     2c0:	88 0f       	add	r24, r24
     2c2:	99 1f       	adc	r25, r25
     2c4:	aa 1f       	adc	r26, r26
     2c6:	bb 1f       	adc	r27, r27
     2c8:	ac 01       	movw	r20, r24
     2ca:	bd 01       	movw	r22, r26
     2cc:	41 2b       	or	r20, r17
     2ce:	d5 01       	movw	r26, r10
     2d0:	4d 93       	st	X+, r20
     2d2:	5d 93       	st	X+, r21
     2d4:	6d 93       	st	X+, r22
     2d6:	7c 93       	st	X, r23
     2d8:	13 97       	sbiw	r26, 0x03	; 3
     2da:	88 85       	ldd	r24, Y+8	; 0x08
     2dc:	99 85       	ldd	r25, Y+9	; 0x09
     2de:	01 97       	sbiw	r24, 0x01	; 1
     2e0:	99 87       	std	Y+9, r25	; 0x09
     2e2:	88 87       	std	Y+8, r24	; 0x08
void keeloq_decrypt(uint32_t* code, uint64_t* key)
{
	uint16_t i;
	uint64_t keybak;
	keybak = *key;
	for (i = 0; i < 528; ++i)
     2e4:	89 2b       	or	r24, r25
     2e6:	09 f0       	breq	.+2      	; 0x2ea <keeloq_decrypt+0x142>
     2e8:	90 cf       	rjmp	.-224    	; 0x20a <keeloq_decrypt+0x62>
		if (*code & 0x80000000) r ^= 1;
		if (*code & 0x8000) r ^= 1;
		tmp = *key >> 63; *key <<= 1; *key |= tmp; //rotate key
		*code <<= 1; *code |= r; //shift code
	}
	*key = keybak;
     2ea:	30 82       	st	Z, r3
     2ec:	b9 81       	ldd	r27, Y+1	; 0x01
     2ee:	b1 83       	std	Z+1, r27	; 0x01
     2f0:	ba 81       	ldd	r27, Y+2	; 0x02
     2f2:	b2 83       	std	Z+2, r27	; 0x02
     2f4:	bb 81       	ldd	r27, Y+3	; 0x03
     2f6:	b3 83       	std	Z+3, r27	; 0x03
     2f8:	bc 81       	ldd	r27, Y+4	; 0x04
     2fa:	b4 83       	std	Z+4, r27	; 0x04
     2fc:	bd 81       	ldd	r27, Y+5	; 0x05
     2fe:	b5 83       	std	Z+5, r27	; 0x05
     300:	be 81       	ldd	r27, Y+6	; 0x06
     302:	b6 83       	std	Z+6, r27	; 0x06
     304:	bf 81       	ldd	r27, Y+7	; 0x07
     306:	b7 83       	std	Z+7, r27	; 0x07
}
     308:	29 96       	adiw	r28, 0x09	; 9
     30a:	0f b6       	in	r0, 0x3f	; 63
     30c:	f8 94       	cli
     30e:	de bf       	out	0x3e, r29	; 62
     310:	0f be       	out	0x3f, r0	; 63
     312:	cd bf       	out	0x3d, r28	; 61
     314:	df 91       	pop	r29
     316:	cf 91       	pop	r28
     318:	1f 91       	pop	r17
     31a:	0f 91       	pop	r16
     31c:	ff 90       	pop	r15
     31e:	ef 90       	pop	r14
     320:	df 90       	pop	r13
     322:	cf 90       	pop	r12
     324:	bf 90       	pop	r11
     326:	af 90       	pop	r10
     328:	9f 90       	pop	r9
     32a:	8f 90       	pop	r8
     32c:	7f 90       	pop	r7
     32e:	6f 90       	pop	r6
     330:	5f 90       	pop	r5
     332:	4f 90       	pop	r4
     334:	3f 90       	pop	r3
     336:	2f 90       	pop	r2
     338:	08 95       	ret

0000033a <keeloq_encrypt>:

void keeloq_encrypt(uint32_t* code, uint64_t* key)
{
     33a:	2f 92       	push	r2
     33c:	3f 92       	push	r3
     33e:	4f 92       	push	r4
     340:	5f 92       	push	r5
     342:	6f 92       	push	r6
     344:	7f 92       	push	r7
     346:	8f 92       	push	r8
     348:	9f 92       	push	r9
     34a:	af 92       	push	r10
     34c:	bf 92       	push	r11
     34e:	cf 92       	push	r12
     350:	df 92       	push	r13
     352:	ef 92       	push	r14
     354:	ff 92       	push	r15
     356:	0f 93       	push	r16
     358:	1f 93       	push	r17
     35a:	cf 93       	push	r28
     35c:	df 93       	push	r29
     35e:	cd b7       	in	r28, 0x3d	; 61
     360:	de b7       	in	r29, 0x3e	; 62
     362:	60 97       	sbiw	r28, 0x10	; 16
     364:	0f b6       	in	r0, 0x3f	; 63
     366:	f8 94       	cli
     368:	de bf       	out	0x3e, r29	; 62
     36a:	0f be       	out	0x3f, r0	; 63
     36c:	cd bf       	out	0x3d, r28	; 61
     36e:	4c 01       	movw	r8, r24
     370:	7d 87       	std	Y+13, r23	; 0x0d
     372:	6c 87       	std	Y+12, r22	; 0x0c
	uint16_t i;
	uint64_t keybak;
	keybak = *key;
     374:	db 01       	movw	r26, r22
     376:	bc 91       	ld	r27, X
     378:	bc 83       	std	Y+4, r27	; 0x04
     37a:	fb 01       	movw	r30, r22
     37c:	f1 81       	ldd	r31, Z+1	; 0x01
     37e:	fd 83       	std	Y+5, r31	; 0x05
     380:	db 01       	movw	r26, r22
     382:	12 96       	adiw	r26, 0x02	; 2
     384:	bc 91       	ld	r27, X
     386:	be 83       	std	Y+6, r27	; 0x06
     388:	fb 01       	movw	r30, r22
     38a:	f3 81       	ldd	r31, Z+3	; 0x03
     38c:	ff 83       	std	Y+7, r31	; 0x07
     38e:	db 01       	movw	r26, r22
     390:	14 96       	adiw	r26, 0x04	; 4
     392:	bc 91       	ld	r27, X
     394:	b8 87       	std	Y+8, r27	; 0x08
     396:	fb 01       	movw	r30, r22
     398:	f5 81       	ldd	r31, Z+5	; 0x05
     39a:	f9 87       	std	Y+9, r31	; 0x09
     39c:	db 01       	movw	r26, r22
     39e:	16 96       	adiw	r26, 0x06	; 6
     3a0:	bc 91       	ld	r27, X
     3a2:	ba 87       	std	Y+10, r27	; 0x0a
     3a4:	fb 01       	movw	r30, r22
     3a6:	f7 81       	ldd	r31, Z+7	; 0x07
     3a8:	fb 87       	std	Y+11, r31	; 0x0b
     3aa:	2c 81       	ldd	r18, Y+4	; 0x04
     3ac:	3d 81       	ldd	r19, Y+5	; 0x05
     3ae:	4e 81       	ldd	r20, Y+6	; 0x06
     3b0:	5f 81       	ldd	r21, Y+7	; 0x07
     3b2:	68 85       	ldd	r22, Y+8	; 0x08
     3b4:	79 85       	ldd	r23, Y+9	; 0x09
     3b6:	8b 2f       	mov	r24, r27
     3b8:	9f 2f       	mov	r25, r31
     3ba:	e0 e1       	ldi	r30, 0x10	; 16
     3bc:	f0 e0       	ldi	r31, 0x00	; 0
	for (i = 0;i < 16;++i)
	{
		uint8_t tmp; tmp = *key >> 63; *key <<= 1; *key |= tmp;
     3be:	01 e0       	ldi	r16, 0x01	; 1
     3c0:	0e 94 d5 11 	call	0x23aa	; 0x23aa <__rotldi3>
     3c4:	31 97       	sbiw	r30, 0x01	; 1
void keeloq_encrypt(uint32_t* code, uint64_t* key)
{
	uint16_t i;
	uint64_t keybak;
	keybak = *key;
	for (i = 0;i < 16;++i)
     3c6:	d9 f7       	brne	.-10     	; 0x3be <keeloq_encrypt+0x84>
     3c8:	ec 85       	ldd	r30, Y+12	; 0x0c
     3ca:	fd 85       	ldd	r31, Y+13	; 0x0d
     3cc:	20 83       	st	Z, r18
     3ce:	31 83       	std	Z+1, r19	; 0x01
     3d0:	42 83       	std	Z+2, r20	; 0x02
     3d2:	53 83       	std	Z+3, r21	; 0x03
     3d4:	64 83       	std	Z+4, r22	; 0x04
     3d6:	75 83       	std	Z+5, r23	; 0x05
     3d8:	86 83       	std	Z+6, r24	; 0x06
     3da:	97 83       	std	Z+7, r25	; 0x07
     3dc:	68 94       	set
     3de:	22 24       	eor	r2, r2
     3e0:	24 f8       	bld	r2, 4
     3e2:	33 24       	eor	r3, r3
     3e4:	31 f8       	bld	r3, 1
		if (*code & 512) nlfshift |= 2;
		if (*code & 0x100000) nlfshift |= 4;
		nlfind = (*code & 0x4000000) ? 1 : 0;
		if (*code & 0x80000000) nlfind |= 2;
		r = (NLF[nlfind] >> nlfshift) & 1;
		if (*key & 0x10000) r ^= 1;
     3e6:	aa 24       	eor	r10, r10
     3e8:	a3 94       	inc	r10
	}

	for (i = 0; i < 528; ++i)
	{
		uint8_t nlfshift, nlfind, tmp, r;
		nlfshift = *code & 2 ? 1 : 0;
     3ea:	d4 01       	movw	r26, r8
     3ec:	cd 90       	ld	r12, X+
     3ee:	dd 90       	ld	r13, X+
     3f0:	ed 90       	ld	r14, X+
     3f2:	fc 90       	ld	r15, X
     3f4:	d7 01       	movw	r26, r14
     3f6:	c6 01       	movw	r24, r12
     3f8:	b6 95       	lsr	r27
     3fa:	a7 95       	ror	r26
     3fc:	97 95       	ror	r25
     3fe:	87 95       	ror	r24
     400:	28 2f       	mov	r18, r24
     402:	21 70       	andi	r18, 0x01	; 1
		if (*code & 512) nlfshift |= 2;
     404:	d1 fc       	sbrc	r13, 1
     406:	22 60       	ori	r18, 0x02	; 2
		if (*code & 0x100000) nlfshift |= 4;
     408:	e4 fc       	sbrc	r14, 4
     40a:	24 60       	ori	r18, 0x04	; 4
		nlfind = (*code & 0x4000000) ? 1 : 0;
     40c:	d7 01       	movw	r26, r14
     40e:	c6 01       	movw	r24, r12
     410:	07 2e       	mov	r0, r23
     412:	7a e1       	ldi	r23, 0x1A	; 26
     414:	b6 95       	lsr	r27
     416:	a7 95       	ror	r26
     418:	97 95       	ror	r25
     41a:	87 95       	ror	r24
     41c:	7a 95       	dec	r23
     41e:	d1 f7       	brne	.-12     	; 0x414 <__LOCK_REGION_LENGTH__+0x14>
     420:	70 2d       	mov	r23, r0
     422:	81 70       	andi	r24, 0x01	; 1
		if (*code & 0x80000000) nlfind |= 2;
     424:	ff 20       	and	r15, r15
     426:	0c f4       	brge	.+2      	; 0x42a <__LOCK_REGION_LENGTH__+0x2a>
     428:	82 60       	ori	r24, 0x02	; 2
		r = (NLF[nlfind] >> nlfshift) & 1;
     42a:	e8 2f       	mov	r30, r24
     42c:	f0 e0       	ldi	r31, 0x00	; 0
     42e:	e9 5f       	subi	r30, 0xF9	; 249
     430:	fe 4f       	sbci	r31, 0xFE	; 254
     432:	80 81       	ld	r24, Z
     434:	90 e0       	ldi	r25, 0x00	; 0
     436:	02 c0       	rjmp	.+4      	; 0x43c <__LOCK_REGION_LENGTH__+0x3c>
     438:	95 95       	asr	r25
     43a:	87 95       	ror	r24
     43c:	2a 95       	dec	r18
     43e:	e2 f7       	brpl	.-8      	; 0x438 <__LOCK_REGION_LENGTH__+0x38>
     440:	b8 2f       	mov	r27, r24
     442:	b1 70       	andi	r27, 0x01	; 1
     444:	be 87       	std	Y+14, r27	; 0x0e
		if (*key & 0x10000) r ^= 1;
     446:	ec 85       	ldd	r30, Y+12	; 0x0c
     448:	fd 85       	ldd	r31, Y+13	; 0x0d
     44a:	10 81       	ld	r17, Z
     44c:	e1 81       	ldd	r30, Z+1	; 0x01
     44e:	ac 85       	ldd	r26, Y+12	; 0x0c
     450:	bd 85       	ldd	r27, Y+13	; 0x0d
     452:	12 96       	adiw	r26, 0x02	; 2
     454:	bc 91       	ld	r27, X
     456:	bf 87       	std	Y+15, r27	; 0x0f
     458:	ac 85       	ldd	r26, Y+12	; 0x0c
     45a:	bd 85       	ldd	r27, Y+13	; 0x0d
     45c:	13 96       	adiw	r26, 0x03	; 3
     45e:	4c 90       	ld	r4, X
     460:	13 97       	sbiw	r26, 0x03	; 3
     462:	14 96       	adiw	r26, 0x04	; 4
     464:	5c 90       	ld	r5, X
     466:	14 97       	sbiw	r26, 0x04	; 4
     468:	15 96       	adiw	r26, 0x05	; 5
     46a:	6c 90       	ld	r6, X
     46c:	15 97       	sbiw	r26, 0x05	; 5
     46e:	16 96       	adiw	r26, 0x06	; 6
     470:	7c 90       	ld	r7, X
     472:	16 97       	sbiw	r26, 0x06	; 6
     474:	17 96       	adiw	r26, 0x07	; 7
     476:	bc 90       	ld	r11, X
     478:	4f 85       	ldd	r20, Y+15	; 0x0f
     47a:	41 70       	andi	r20, 0x01	; 1
     47c:	20 e0       	ldi	r18, 0x00	; 0
     47e:	30 e0       	ldi	r19, 0x00	; 0
     480:	50 e0       	ldi	r21, 0x00	; 0
     482:	60 e0       	ldi	r22, 0x00	; 0
     484:	70 e0       	ldi	r23, 0x00	; 0
     486:	80 e0       	ldi	r24, 0x00	; 0
     488:	90 e0       	ldi	r25, 0x00	; 0
     48a:	a0 e0       	ldi	r26, 0x00	; 0
     48c:	0e 94 f9 11 	call	0x23f2	; 0x23f2 <__cmpdi2_s8>
     490:	19 f0       	breq	.+6      	; 0x498 <__LOCK_REGION_LENGTH__+0x98>
     492:	be 85       	ldd	r27, Y+14	; 0x0e
     494:	ba 25       	eor	r27, r10
     496:	be 87       	std	Y+14, r27	; 0x0e
		if (*code & 1) r ^= 1;
     498:	c0 fe       	sbrs	r12, 0
     49a:	03 c0       	rjmp	.+6      	; 0x4a2 <__LOCK_REGION_LENGTH__+0xa2>
     49c:	fe 85       	ldd	r31, Y+14	; 0x0e
     49e:	fa 25       	eor	r31, r10
     4a0:	fe 87       	std	Y+14, r31	; 0x0e
		if (*code & 0x10000) r ^= 1;
     4a2:	e0 fe       	sbrs	r14, 0
     4a4:	03 c0       	rjmp	.+6      	; 0x4ac <__LOCK_REGION_LENGTH__+0xac>
     4a6:	be 85       	ldd	r27, Y+14	; 0x0e
     4a8:	ba 25       	eor	r27, r10
     4aa:	be 87       	std	Y+14, r27	; 0x0e
		tmp = *key & 1; *key >>= 1; *key |= ((uint64_t)tmp) << 63; //rotate key
     4ac:	21 2f       	mov	r18, r17
     4ae:	21 70       	andi	r18, 0x01	; 1
     4b0:	30 e0       	ldi	r19, 0x00	; 0
     4b2:	40 e0       	ldi	r20, 0x00	; 0
     4b4:	50 e0       	ldi	r21, 0x00	; 0
     4b6:	60 e0       	ldi	r22, 0x00	; 0
     4b8:	70 e0       	ldi	r23, 0x00	; 0
     4ba:	80 e0       	ldi	r24, 0x00	; 0
     4bc:	90 e0       	ldi	r25, 0x00	; 0
     4be:	0f e3       	ldi	r16, 0x3F	; 63
     4c0:	0e 94 9e 11 	call	0x233c	; 0x233c <__ashldi3>
     4c4:	a2 2f       	mov	r26, r18
     4c6:	3b 83       	std	Y+3, r19	; 0x03
     4c8:	c4 2e       	mov	r12, r20
     4ca:	d5 2e       	mov	r13, r21
     4cc:	e6 2e       	mov	r14, r22
     4ce:	f7 2e       	mov	r15, r23
     4d0:	88 8b       	std	Y+16, r24	; 0x10
     4d2:	f9 2f       	mov	r31, r25
     4d4:	21 2f       	mov	r18, r17
     4d6:	3e 2f       	mov	r19, r30
     4d8:	4f 85       	ldd	r20, Y+15	; 0x0f
     4da:	54 2d       	mov	r21, r4
     4dc:	65 2d       	mov	r22, r5
     4de:	76 2d       	mov	r23, r6
     4e0:	87 2d       	mov	r24, r7
     4e2:	9b 2d       	mov	r25, r11
     4e4:	0a 2d       	mov	r16, r10
     4e6:	0e 94 b9 11 	call	0x2372	; 0x2372 <__lshrdi3>
     4ea:	2a 2b       	or	r18, r26
     4ec:	ac 85       	ldd	r26, Y+12	; 0x0c
     4ee:	bd 85       	ldd	r27, Y+13	; 0x0d
     4f0:	2c 93       	st	X, r18
     4f2:	bb 81       	ldd	r27, Y+3	; 0x03
     4f4:	3b 2b       	or	r19, r27
     4f6:	ac 85       	ldd	r26, Y+12	; 0x0c
     4f8:	bd 85       	ldd	r27, Y+13	; 0x0d
     4fa:	11 96       	adiw	r26, 0x01	; 1
     4fc:	3c 93       	st	X, r19
     4fe:	11 97       	sbiw	r26, 0x01	; 1
     500:	4c 29       	or	r20, r12
     502:	12 96       	adiw	r26, 0x02	; 2
     504:	4c 93       	st	X, r20
     506:	12 97       	sbiw	r26, 0x02	; 2
     508:	5d 29       	or	r21, r13
     50a:	13 96       	adiw	r26, 0x03	; 3
     50c:	5c 93       	st	X, r21
     50e:	13 97       	sbiw	r26, 0x03	; 3
     510:	6e 29       	or	r22, r14
     512:	14 96       	adiw	r26, 0x04	; 4
     514:	6c 93       	st	X, r22
     516:	14 97       	sbiw	r26, 0x04	; 4
     518:	7f 29       	or	r23, r15
     51a:	15 96       	adiw	r26, 0x05	; 5
     51c:	7c 93       	st	X, r23
     51e:	b8 89       	ldd	r27, Y+16	; 0x10
     520:	8b 2b       	or	r24, r27
     522:	ac 85       	ldd	r26, Y+12	; 0x0c
     524:	bd 85       	ldd	r27, Y+13	; 0x0d
     526:	16 96       	adiw	r26, 0x06	; 6
     528:	8c 93       	st	X, r24
     52a:	16 97       	sbiw	r26, 0x06	; 6
     52c:	9f 2b       	or	r25, r31
     52e:	17 96       	adiw	r26, 0x07	; 7
     530:	9c 93       	st	X, r25
		*code >>= 1; *code |= ((uint32_t)r) << 31; //shift code
     532:	f4 01       	movw	r30, r8
     534:	80 81       	ld	r24, Z
     536:	91 81       	ldd	r25, Z+1	; 0x01
     538:	a2 81       	ldd	r26, Z+2	; 0x02
     53a:	b3 81       	ldd	r27, Z+3	; 0x03
     53c:	ac 01       	movw	r20, r24
     53e:	bd 01       	movw	r22, r26
     540:	76 95       	lsr	r23
     542:	67 95       	ror	r22
     544:	57 95       	ror	r21
     546:	47 95       	ror	r20
     548:	fe 85       	ldd	r31, Y+14	; 0x0e
     54a:	8f 2f       	mov	r24, r31
     54c:	90 e0       	ldi	r25, 0x00	; 0
     54e:	a0 e0       	ldi	r26, 0x00	; 0
     550:	b0 e0       	ldi	r27, 0x00	; 0
     552:	bb 27       	eor	r27, r27
     554:	86 95       	lsr	r24
     556:	b7 95       	ror	r27
     558:	aa 27       	eor	r26, r26
     55a:	99 27       	eor	r25, r25
     55c:	88 27       	eor	r24, r24
     55e:	84 2b       	or	r24, r20
     560:	95 2b       	or	r25, r21
     562:	a6 2b       	or	r26, r22
     564:	b7 2b       	or	r27, r23
     566:	f4 01       	movw	r30, r8
     568:	80 83       	st	Z, r24
     56a:	91 83       	std	Z+1, r25	; 0x01
     56c:	a2 83       	std	Z+2, r26	; 0x02
     56e:	b3 83       	std	Z+3, r27	; 0x03
     570:	f1 e0       	ldi	r31, 0x01	; 1
     572:	2f 1a       	sub	r2, r31
     574:	31 08       	sbc	r3, r1
	for (i = 0;i < 16;++i)
	{
		uint8_t tmp; tmp = *key >> 63; *key <<= 1; *key |= tmp;
	}

	for (i = 0; i < 528; ++i)
     576:	09 f0       	breq	.+2      	; 0x57a <__LOCK_REGION_LENGTH__+0x17a>
     578:	38 cf       	rjmp	.-400    	; 0x3ea <keeloq_encrypt+0xb0>
     57a:	ec 85       	ldd	r30, Y+12	; 0x0c
     57c:	fd 85       	ldd	r31, Y+13	; 0x0d
		if (*code & 1) r ^= 1;
		if (*code & 0x10000) r ^= 1;
		tmp = *key & 1; *key >>= 1; *key |= ((uint64_t)tmp) << 63; //rotate key
		*code >>= 1; *code |= ((uint32_t)r) << 31; //shift code
	}
	*key = keybak;
     57e:	bc 81       	ldd	r27, Y+4	; 0x04
     580:	b0 83       	st	Z, r27
     582:	bd 81       	ldd	r27, Y+5	; 0x05
     584:	b1 83       	std	Z+1, r27	; 0x01
     586:	be 81       	ldd	r27, Y+6	; 0x06
     588:	b2 83       	std	Z+2, r27	; 0x02
     58a:	bf 81       	ldd	r27, Y+7	; 0x07
     58c:	b3 83       	std	Z+3, r27	; 0x03
     58e:	b8 85       	ldd	r27, Y+8	; 0x08
     590:	b4 83       	std	Z+4, r27	; 0x04
     592:	b9 85       	ldd	r27, Y+9	; 0x09
     594:	b5 83       	std	Z+5, r27	; 0x05
     596:	ba 85       	ldd	r27, Y+10	; 0x0a
     598:	b6 83       	std	Z+6, r27	; 0x06
     59a:	bb 85       	ldd	r27, Y+11	; 0x0b
     59c:	b7 83       	std	Z+7, r27	; 0x07
}
     59e:	60 96       	adiw	r28, 0x10	; 16
     5a0:	0f b6       	in	r0, 0x3f	; 63
     5a2:	f8 94       	cli
     5a4:	de bf       	out	0x3e, r29	; 62
     5a6:	0f be       	out	0x3f, r0	; 63
     5a8:	cd bf       	out	0x3d, r28	; 61
     5aa:	df 91       	pop	r29
     5ac:	cf 91       	pop	r28
     5ae:	1f 91       	pop	r17
     5b0:	0f 91       	pop	r16
     5b2:	ff 90       	pop	r15
     5b4:	ef 90       	pop	r14
     5b6:	df 90       	pop	r13
     5b8:	cf 90       	pop	r12
     5ba:	bf 90       	pop	r11
     5bc:	af 90       	pop	r10
     5be:	9f 90       	pop	r9
     5c0:	8f 90       	pop	r8
     5c2:	7f 90       	pop	r7
     5c4:	6f 90       	pop	r6
     5c6:	5f 90       	pop	r5
     5c8:	4f 90       	pop	r4
     5ca:	3f 90       	pop	r3
     5cc:	2f 90       	pop	r2
     5ce:	08 95       	ret

000005d0 <nrf24l01_readregister>:
}

//clear all interrupts in the status register
void nrf24l01_irq_clear_all()
{
	nrf24l01_writeregister(NRF24L01_REG_STATUS, (NRF24L01_REG_RX_DR) | (NRF24L01_REG_TX_DS) | (NRF24L01_REG_MAX_RT)); // clear all interrupts
     5d0:	5f 98       	cbi	0x0b, 7	; 11
     5d2:	8f 71       	andi	r24, 0x1F	; 31
     5d4:	0e 94 1b 04 	call	0x836	; 0x836 <SPI_rw>
     5d8:	8f ef       	ldi	r24, 0xFF	; 255
     5da:	0e 94 1b 04 	call	0x836	; 0x836 <SPI_rw>
     5de:	5f 9a       	sbi	0x0b, 7	; 11
     5e0:	08 95       	ret

000005e2 <nrf24l01_writeregister>:
     5e2:	cf 93       	push	r28
     5e4:	c6 2f       	mov	r28, r22
     5e6:	5f 98       	cbi	0x0b, 7	; 11
     5e8:	8f 71       	andi	r24, 0x1F	; 31
     5ea:	80 62       	ori	r24, 0x20	; 32
     5ec:	0e 94 1b 04 	call	0x836	; 0x836 <SPI_rw>
     5f0:	8c 2f       	mov	r24, r28
     5f2:	0e 94 1b 04 	call	0x836	; 0x836 <SPI_rw>
     5f6:	5f 9a       	sbi	0x0b, 7	; 11
     5f8:	cf 91       	pop	r28
     5fa:	08 95       	ret

000005fc <nrf24l01_writeregisters>:
     5fc:	ef 92       	push	r14
     5fe:	ff 92       	push	r15
     600:	0f 93       	push	r16
     602:	1f 93       	push	r17
     604:	cf 93       	push	r28
     606:	df 93       	push	r29
     608:	7b 01       	movw	r14, r22
     60a:	14 2f       	mov	r17, r20
     60c:	5f 98       	cbi	0x0b, 7	; 11
     60e:	8f 71       	andi	r24, 0x1F	; 31
     610:	80 62       	ori	r24, 0x20	; 32
     612:	0e 94 1b 04 	call	0x836	; 0x836 <SPI_rw>
     616:	11 23       	and	r17, r17
     618:	71 f0       	breq	.+28     	; 0x636 <nrf24l01_writeregisters+0x3a>
     61a:	e7 01       	movw	r28, r14
     61c:	11 50       	subi	r17, 0x01	; 1
     61e:	01 2f       	mov	r16, r17
     620:	10 e0       	ldi	r17, 0x00	; 0
     622:	0f 5f       	subi	r16, 0xFF	; 255
     624:	1f 4f       	sbci	r17, 0xFF	; 255
     626:	0e 0d       	add	r16, r14
     628:	1f 1d       	adc	r17, r15
     62a:	89 91       	ld	r24, Y+
     62c:	0e 94 1b 04 	call	0x836	; 0x836 <SPI_rw>
     630:	c0 17       	cp	r28, r16
     632:	d1 07       	cpc	r29, r17
     634:	d1 f7       	brne	.-12     	; 0x62a <nrf24l01_writeregisters+0x2e>
     636:	5f 9a       	sbi	0x0b, 7	; 11
     638:	df 91       	pop	r29
     63a:	cf 91       	pop	r28
     63c:	1f 91       	pop	r17
     63e:	0f 91       	pop	r16
     640:	ff 90       	pop	r15
     642:	ef 90       	pop	r14
     644:	08 95       	ret

00000646 <nrf24l01_setrxaddr0>:
     646:	45 e0       	ldi	r20, 0x05	; 5
     648:	bc 01       	movw	r22, r24
     64a:	8a e0       	ldi	r24, 0x0A	; 10
     64c:	0e 94 fe 02 	call	0x5fc	; 0x5fc <nrf24l01_writeregisters>
     650:	08 95       	ret

00000652 <nrf24l01_settxaddr>:
     652:	cf 93       	push	r28
     654:	df 93       	push	r29
     656:	ec 01       	movw	r28, r24
     658:	45 e0       	ldi	r20, 0x05	; 5
     65a:	bc 01       	movw	r22, r24
     65c:	8a e0       	ldi	r24, 0x0A	; 10
     65e:	0e 94 fe 02 	call	0x5fc	; 0x5fc <nrf24l01_writeregisters>
     662:	45 e0       	ldi	r20, 0x05	; 5
     664:	be 01       	movw	r22, r28
     666:	80 e1       	ldi	r24, 0x10	; 16
     668:	0e 94 fe 02 	call	0x5fc	; 0x5fc <nrf24l01_writeregisters>
     66c:	df 91       	pop	r29
     66e:	cf 91       	pop	r28
     670:	08 95       	ret

00000672 <nrf24l01_flushRXfifo>:
     672:	5f 98       	cbi	0x0b, 7	; 11
     674:	82 ee       	ldi	r24, 0xE2	; 226
     676:	0e 94 1b 04 	call	0x836	; 0x836 <SPI_rw>
     67a:	5f 9a       	sbi	0x0b, 7	; 11
     67c:	08 95       	ret

0000067e <nrf24l01_flushTXfifo>:
     67e:	5f 98       	cbi	0x0b, 7	; 11
     680:	81 ee       	ldi	r24, 0xE1	; 225
     682:	0e 94 1b 04 	call	0x836	; 0x836 <SPI_rw>
     686:	5f 9a       	sbi	0x0b, 7	; 11
     688:	08 95       	ret

0000068a <nrf24l01_setRX>:
     68a:	80 e0       	ldi	r24, 0x00	; 0
     68c:	0e 94 e8 02 	call	0x5d0	; 0x5d0 <nrf24l01_readregister>
     690:	68 2f       	mov	r22, r24
     692:	61 60       	ori	r22, 0x01	; 1
     694:	80 e0       	ldi	r24, 0x00	; 0
     696:	0e 94 f1 02 	call	0x5e2	; 0x5e2 <nrf24l01_writeregister>
     69a:	80 e0       	ldi	r24, 0x00	; 0
     69c:	0e 94 e8 02 	call	0x5d0	; 0x5d0 <nrf24l01_readregister>
     6a0:	68 2f       	mov	r22, r24
     6a2:	62 60       	ori	r22, 0x02	; 2
     6a4:	80 e0       	ldi	r24, 0x00	; 0
     6a6:	0e 94 f1 02 	call	0x5e2	; 0x5e2 <nrf24l01_writeregister>
     6aa:	60 e7       	ldi	r22, 0x70	; 112
     6ac:	87 e0       	ldi	r24, 0x07	; 7
     6ae:	0e 94 f1 02 	call	0x5e2	; 0x5e2 <nrf24l01_writeregister>
     6b2:	80 e0       	ldi	r24, 0x00	; 0
     6b4:	0e 94 e8 02 	call	0x5d0	; 0x5d0 <nrf24l01_readregister>
     6b8:	68 2f       	mov	r22, r24
     6ba:	60 61       	ori	r22, 0x10	; 16
     6bc:	80 e0       	ldi	r24, 0x00	; 0
     6be:	0e 94 f1 02 	call	0x5e2	; 0x5e2 <nrf24l01_writeregister>
     6c2:	80 e0       	ldi	r24, 0x00	; 0
     6c4:	0e 94 e8 02 	call	0x5d0	; 0x5d0 <nrf24l01_readregister>
     6c8:	68 2f       	mov	r22, r24
     6ca:	60 62       	ori	r22, 0x20	; 32
     6cc:	80 e0       	ldi	r24, 0x00	; 0
     6ce:	0e 94 f1 02 	call	0x5e2	; 0x5e2 <nrf24l01_writeregister>
     6d2:	0e 94 39 03 	call	0x672	; 0x672 <nrf24l01_flushRXfifo>
     6d6:	0e 94 3f 03 	call	0x67e	; 0x67e <nrf24l01_flushTXfifo>
     6da:	28 9a       	sbi	0x05, 0	; 5
     6dc:	8b e2       	ldi	r24, 0x2B	; 43
     6de:	91 e0       	ldi	r25, 0x01	; 1
     6e0:	01 97       	sbiw	r24, 0x01	; 1
     6e2:	f1 f7       	brne	.-4      	; 0x6e0 <nrf24l01_setRX+0x56>
     6e4:	00 c0       	rjmp	.+0      	; 0x6e6 <nrf24l01_setRX+0x5c>
     6e6:	00 00       	nop
     6e8:	08 95       	ret

000006ea <nrf24l01_init>:
     6ea:	cf 93       	push	r28
     6ec:	c8 2f       	mov	r28, r24
     6ee:	20 9a       	sbi	0x04, 0	; 4
     6f0:	57 9a       	sbi	0x0a, 7	; 10
     6f2:	28 98       	cbi	0x05, 0	; 5
     6f4:	5f 9a       	sbi	0x0b, 7	; 11
     6f6:	8f e0       	ldi	r24, 0x0F	; 15
     6f8:	97 e2       	ldi	r25, 0x27	; 39
     6fa:	01 97       	sbiw	r24, 0x01	; 1
     6fc:	f1 f7       	brne	.-4      	; 0x6fa <nrf24l01_init+0x10>
     6fe:	00 c0       	rjmp	.+0      	; 0x700 <nrf24l01_init+0x16>
     700:	00 00       	nop
     702:	6f e0       	ldi	r22, 0x0F	; 15
     704:	80 e0       	ldi	r24, 0x00	; 0
     706:	0e 94 f1 02 	call	0x5e2	; 0x5e2 <nrf24l01_writeregister>
     70a:	61 e0       	ldi	r22, 0x01	; 1
     70c:	81 e0       	ldi	r24, 0x01	; 1
     70e:	0e 94 f1 02 	call	0x5e2	; 0x5e2 <nrf24l01_writeregister>
     712:	61 e0       	ldi	r22, 0x01	; 1
     714:	82 e0       	ldi	r24, 0x02	; 2
     716:	0e 94 f1 02 	call	0x5e2	; 0x5e2 <nrf24l01_writeregister>
     71a:	63 e0       	ldi	r22, 0x03	; 3
     71c:	83 e0       	ldi	r24, 0x03	; 3
     71e:	0e 94 f1 02 	call	0x5e2	; 0x5e2 <nrf24l01_writeregister>
     722:	6f ef       	ldi	r22, 0xFF	; 255
     724:	84 e0       	ldi	r24, 0x04	; 4
     726:	0e 94 f1 02 	call	0x5e2	; 0x5e2 <nrf24l01_writeregister>
     72a:	6c 2f       	mov	r22, r28
     72c:	85 e0       	ldi	r24, 0x05	; 5
     72e:	0e 94 f1 02 	call	0x5e2	; 0x5e2 <nrf24l01_writeregister>
     732:	66 e2       	ldi	r22, 0x26	; 38
     734:	86 e0       	ldi	r24, 0x06	; 6
     736:	0e 94 f1 02 	call	0x5e2	; 0x5e2 <nrf24l01_writeregister>
     73a:	60 e2       	ldi	r22, 0x20	; 32
     73c:	81 e1       	ldi	r24, 0x11	; 17
     73e:	0e 94 f1 02 	call	0x5e2	; 0x5e2 <nrf24l01_writeregister>
     742:	60 e0       	ldi	r22, 0x00	; 0
     744:	8c e1       	ldi	r24, 0x1C	; 28
     746:	0e 94 f1 02 	call	0x5e2	; 0x5e2 <nrf24l01_writeregister>
     74a:	0e 94 45 03 	call	0x68a	; 0x68a <nrf24l01_setRX>
     74e:	cf 91       	pop	r28
     750:	08 95       	ret

00000752 <nrf24l01_setTX>:
     752:	28 98       	cbi	0x05, 0	; 5
     754:	80 e0       	ldi	r24, 0x00	; 0
     756:	0e 94 e8 02 	call	0x5d0	; 0x5d0 <nrf24l01_readregister>
     75a:	68 2f       	mov	r22, r24
     75c:	6e 7f       	andi	r22, 0xFE	; 254
     75e:	80 e0       	ldi	r24, 0x00	; 0
     760:	0e 94 f1 02 	call	0x5e2	; 0x5e2 <nrf24l01_writeregister>
     764:	80 e0       	ldi	r24, 0x00	; 0
     766:	0e 94 e8 02 	call	0x5d0	; 0x5d0 <nrf24l01_readregister>
     76a:	68 2f       	mov	r22, r24
     76c:	62 60       	ori	r22, 0x02	; 2
     76e:	80 e0       	ldi	r24, 0x00	; 0
     770:	0e 94 f1 02 	call	0x5e2	; 0x5e2 <nrf24l01_writeregister>
     774:	60 e3       	ldi	r22, 0x30	; 48
     776:	87 e0       	ldi	r24, 0x07	; 7
     778:	0e 94 f1 02 	call	0x5e2	; 0x5e2 <nrf24l01_writeregister>
     77c:	0e 94 3f 03 	call	0x67e	; 0x67e <nrf24l01_flushTXfifo>
     780:	8b e2       	ldi	r24, 0x2B	; 43
     782:	91 e0       	ldi	r25, 0x01	; 1
     784:	01 97       	sbiw	r24, 0x01	; 1
     786:	f1 f7       	brne	.-4      	; 0x784 <nrf24l01_setTX+0x32>
     788:	00 c0       	rjmp	.+0      	; 0x78a <nrf24l01_setTX+0x38>
     78a:	00 00       	nop
     78c:	08 95       	ret

0000078e <nrf24l01_getstatus>:
     78e:	5f 98       	cbi	0x0b, 7	; 11
     790:	8f ef       	ldi	r24, 0xFF	; 255
     792:	0e 94 1b 04 	call	0x836	; 0x836 <SPI_rw>
     796:	5f 9a       	sbi	0x0b, 7	; 11
     798:	08 95       	ret

0000079a <nrf24l01_read>:
     79a:	0f 93       	push	r16
     79c:	1f 93       	push	r17
     79e:	cf 93       	push	r28
     7a0:	df 93       	push	r29
     7a2:	8c 01       	movw	r16, r24
     7a4:	5f 98       	cbi	0x0b, 7	; 11
     7a6:	81 e6       	ldi	r24, 0x61	; 97
     7a8:	0e 94 1b 04 	call	0x836	; 0x836 <SPI_rw>
     7ac:	e8 01       	movw	r28, r16
     7ae:	00 5e       	subi	r16, 0xE0	; 224
     7b0:	1f 4f       	sbci	r17, 0xFF	; 255
     7b2:	8f ef       	ldi	r24, 0xFF	; 255
     7b4:	0e 94 1b 04 	call	0x836	; 0x836 <SPI_rw>
     7b8:	89 93       	st	Y+, r24
     7ba:	c0 17       	cp	r28, r16
     7bc:	d1 07       	cpc	r29, r17
     7be:	c9 f7       	brne	.-14     	; 0x7b2 <nrf24l01_read+0x18>
     7c0:	5f 9a       	sbi	0x0b, 7	; 11
     7c2:	60 e4       	ldi	r22, 0x40	; 64
     7c4:	87 e0       	ldi	r24, 0x07	; 7
     7c6:	0e 94 f1 02 	call	0x5e2	; 0x5e2 <nrf24l01_writeregister>
     7ca:	df 91       	pop	r29
     7cc:	cf 91       	pop	r28
     7ce:	1f 91       	pop	r17
     7d0:	0f 91       	pop	r16
     7d2:	08 95       	ret

000007d4 <nrf24l01_write>:
     7d4:	0f 93       	push	r16
     7d6:	1f 93       	push	r17
     7d8:	cf 93       	push	r28
     7da:	df 93       	push	r29
     7dc:	8c 01       	movw	r16, r24
     7de:	0e 94 a9 03 	call	0x752	; 0x752 <nrf24l01_setTX>
     7e2:	5f 98       	cbi	0x0b, 7	; 11
     7e4:	80 ea       	ldi	r24, 0xA0	; 160
     7e6:	0e 94 1b 04 	call	0x836	; 0x836 <SPI_rw>
     7ea:	e8 01       	movw	r28, r16
     7ec:	00 5e       	subi	r16, 0xE0	; 224
     7ee:	1f 4f       	sbci	r17, 0xFF	; 255
     7f0:	89 91       	ld	r24, Y+
     7f2:	0e 94 1b 04 	call	0x836	; 0x836 <SPI_rw>
     7f6:	c0 17       	cp	r28, r16
     7f8:	d1 07       	cpc	r29, r17
     7fa:	d1 f7       	brne	.-12     	; 0x7f0 <nrf24l01_write+0x1c>
     7fc:	5f 9a       	sbi	0x0b, 7	; 11
     7fe:	28 9a       	sbi	0x05, 0	; 5
     800:	85 e3       	ldi	r24, 0x35	; 53
     802:	8a 95       	dec	r24
     804:	f1 f7       	brne	.-4      	; 0x802 <nrf24l01_write+0x2e>
     806:	00 00       	nop
     808:	28 98       	cbi	0x05, 0	; 5
     80a:	df 91       	pop	r29
     80c:	cf 91       	pop	r28
     80e:	1f 91       	pop	r17
     810:	0f 91       	pop	r16
     812:	08 95       	ret

00000814 <nrf24l01_irq_rx_dr>:
     814:	0e 94 c7 03 	call	0x78e	; 0x78e <nrf24l01_getstatus>
     818:	80 74       	andi	r24, 0x40	; 64
     81a:	08 95       	ret

0000081c <nrf24l01_irq_clear_rx_dr>:
}

//clears only the RX_DR interrupt
void nrf24l01_irq_clear_rx_dr()
{
	nrf24l01_writeregister(NRF24L01_REG_STATUS, NRF24L01_REG_RX_DR);
     81c:	60 e4       	ldi	r22, 0x40	; 64
     81e:	87 e0       	ldi	r24, 0x07	; 7
     820:	0e 94 f1 02 	call	0x5e2	; 0x5e2 <nrf24l01_writeregister>
     824:	08 95       	ret

00000826 <SPI_init>:
#include "spi.h"

// Init the SPI port
void SPI_init()
{
    SPI_DDR &= (uint8_t)~_BV(SPI_MISO);		// MISO - input
     826:	24 98       	cbi	0x04, 4	; 4
    SPI_DDR |= (uint8_t)_BV(SPI_MOSI);		// MOSI - output
     828:	23 9a       	sbi	0x04, 3	; 4
    SPI_DDR |= (uint8_t)_BV(SPI_SCK);		// SCK - output
     82a:	25 9a       	sbi	0x04, 5	; 4
    SPI_DDR |= (uint8_t)_BV(SPI_SS);		// SS - output - must remain OUTPUT !
     82c:	22 9a       	sbi	0x04, 2	; 4

    SPCR = ((1<<SPE)|               		// SPI Enable
     82e:	83 e5       	ldi	r24, 0x53	; 83
     830:	8c bd       	out	0x2c, r24	; 44
            (1<<MSTR)|              		// Master/Slave select
            (1<<SPR1)|(1<<SPR0)|    		// SPI Clock Rate -------- SLOWEST
            (0<<CPOL)|              		// Clock Polarity (0:SCK low / 1:SCK hi when idle)
            (0<<CPHA));             		// Clock Phase (0:leading / 1:trailing edge sampling)

    SPSR = (0<<SPI2X); 						// Double SPI Speed Bit ------- SLOWEST
     832:	1d bc       	out	0x2d, r1	; 45
     834:	08 95       	ret

00000836 <SPI_rw>:
}

// SPI transfer
uint8_t SPI_rw(uint8_t data)
{
    SPDR = data;
     836:	8e bd       	out	0x2e, r24	; 46

    while( !(SPSR & (1<<SPIF)) );
     838:	0d b4       	in	r0, 0x2d	; 45
     83a:	07 fe       	sbrs	r0, 7
     83c:	fd cf       	rjmp	.-6      	; 0x838 <SPI_rw+0x2>

    return SPDR;
     83e:	8e b5       	in	r24, 0x2e	; 46
}
     840:	08 95       	ret

00000842 <uart_init>:
#include "uart.h"

// init the UART registers
void uart_init(uint8_t baudrate)
{
	UBRR0 = baudrate;
     842:	90 e0       	ldi	r25, 0x00	; 0
     844:	90 93 c5 00 	sts	0x00C5, r25	; 0x8000c5 <__DATA_REGION_ORIGIN__+0x65>
     848:	80 93 c4 00 	sts	0x00C4, r24	; 0x8000c4 <__DATA_REGION_ORIGIN__+0x64>
	UCSR0C = _BV(UCSZ01) | _BV(UCSZ00);	// character size 8 bit
     84c:	86 e0       	ldi	r24, 0x06	; 6
     84e:	80 93 c2 00 	sts	0x00C2, r24	; 0x8000c2 <__DATA_REGION_ORIGIN__+0x62>
	UCSR0B = _BV(RXEN0) | _BV(TXEN0);	// receiver and transmitter enabled
     852:	88 e1       	ldi	r24, 0x18	; 24
     854:	80 93 c1 00 	sts	0x00C1, r24	; 0x8000c1 <__DATA_REGION_ORIGIN__+0x61>
     858:	08 95       	ret

0000085a <set_rtc_speed>:
			delay_builtin_ms_(POLICE_LIGHTS_STAGE_ON_8MS*8);
			setLow(LED_BLUE_PORT, LED_BLUE_PIN);
			delay_builtin_ms_(POLICE_LIGHTS_STAGE_ON_8MS*8);
		}
	}
}
     85a:	80 93 33 01 	sts	0x0133, r24	; 0x800133 <rtc_slow_mode>
     85e:	88 23       	and	r24, r24
     860:	31 f0       	breq	.+12     	; 0x86e <set_rtc_speed+0x14>
     862:	e1 eb       	ldi	r30, 0xB1	; 177
     864:	f0 e0       	ldi	r31, 0x00	; 0
     866:	80 81       	ld	r24, Z
     868:	82 60       	ori	r24, 0x02	; 2
     86a:	80 83       	st	Z, r24
     86c:	08 95       	ret
     86e:	e1 eb       	ldi	r30, 0xB1	; 177
     870:	f0 e0       	ldi	r31, 0x00	; 0
     872:	80 81       	ld	r24, Z
     874:	8d 7f       	andi	r24, 0xFD	; 253
     876:	80 83       	st	Z, r24
     878:	08 95       	ret

0000087a <police_off>:
     87a:	80 91 38 01 	lds	r24, 0x0138	; 0x800138 <police_lights_busy>
     87e:	81 11       	cpse	r24, r1
     880:	fc cf       	rjmp	.-8      	; 0x87a <police_off>
     882:	10 92 3d 01 	sts	0x013D, r1	; 0x80013d <police_lights_count>
     886:	08 95       	ret

00000888 <police_on>:
     888:	cf 93       	push	r28
     88a:	c8 2f       	mov	r28, r24
     88c:	0e 94 3d 04 	call	0x87a	; 0x87a <police_off>
     890:	10 92 3c 01 	sts	0x013C, r1	; 0x80013c <police_lights_stage>
     894:	10 92 3a 01 	sts	0x013A, r1	; 0x80013a <police_lights_stage_on_timer+0x1>
     898:	10 92 39 01 	sts	0x0139, r1	; 0x800139 <police_lights_stage_on_timer>
     89c:	85 e0       	ldi	r24, 0x05	; 5
     89e:	80 93 3b 01 	sts	0x013B, r24	; 0x80013b <police_lights_stage_counter>
     8a2:	c0 93 3d 01 	sts	0x013D, r28	; 0x80013d <police_lights_count>
     8a6:	cf 91       	pop	r28
     8a8:	08 95       	ret

000008aa <update_kl_settings_to_eeprom>:
     8aa:	48 e0       	ldi	r20, 0x08	; 8
     8ac:	50 e0       	ldi	r21, 0x00	; 0
     8ae:	61 e0       	ldi	r22, 0x01	; 1
     8b0:	70 e0       	ldi	r23, 0x00	; 0
     8b2:	89 e4       	ldi	r24, 0x49	; 73
     8b4:	91 e0       	ldi	r25, 0x01	; 1
     8b6:	0e 94 d6 13 	call	0x27ac	; 0x27ac <eeprom_update_block>
     8ba:	60 91 51 01 	lds	r22, 0x0151	; 0x800151 <kl_rx_counter>
     8be:	70 91 52 01 	lds	r23, 0x0152	; 0x800152 <kl_rx_counter+0x1>
     8c2:	89 e0       	ldi	r24, 0x09	; 9
     8c4:	90 e0       	ldi	r25, 0x00	; 0
     8c6:	0e 94 f8 13 	call	0x27f0	; 0x27f0 <eeprom_update_word>
     8ca:	60 91 53 01 	lds	r22, 0x0153	; 0x800153 <kl_tx_counter>
     8ce:	70 91 54 01 	lds	r23, 0x0154	; 0x800154 <kl_tx_counter+0x1>
     8d2:	8b e0       	ldi	r24, 0x0B	; 11
     8d4:	90 e0       	ldi	r25, 0x00	; 0
     8d6:	0e 94 f8 13 	call	0x27f0	; 0x27f0 <eeprom_update_word>
     8da:	6a ea       	ldi	r22, 0xAA	; 170
     8dc:	80 e0       	ldi	r24, 0x00	; 0
     8de:	90 e0       	ldi	r25, 0x00	; 0
     8e0:	0e 94 e6 13 	call	0x27cc	; 0x27cc <eeprom_update_byte>
     8e4:	08 95       	ret

000008e6 <send_command>:
     8e6:	8f 92       	push	r8
     8e8:	9f 92       	push	r9
     8ea:	af 92       	push	r10
     8ec:	bf 92       	push	r11
     8ee:	df 92       	push	r13
     8f0:	ef 92       	push	r14
     8f2:	ff 92       	push	r15
     8f4:	0f 93       	push	r16
     8f6:	1f 93       	push	r17
     8f8:	cf 93       	push	r28
     8fa:	df 93       	push	r29
     8fc:	cd b7       	in	r28, 0x3d	; 61
     8fe:	de b7       	in	r29, 0x3e	; 62
     900:	a4 97       	sbiw	r28, 0x24	; 36
     902:	0f b6       	in	r0, 0x3f	; 63
     904:	f8 94       	cli
     906:	de bf       	out	0x3e, r29	; 62
     908:	0f be       	out	0x3f, r0	; 63
     90a:	cd bf       	out	0x3d, r28	; 61
     90c:	8c 01       	movw	r16, r24
     90e:	7b 01       	movw	r14, r22
     910:	d4 2e       	mov	r13, r20
     912:	80 90 53 01 	lds	r8, 0x0153	; 0x800153 <kl_tx_counter>
     916:	90 90 54 01 	lds	r9, 0x0154	; 0x800154 <kl_tx_counter+0x1>
     91a:	a0 e0       	ldi	r26, 0x00	; 0
     91c:	b0 e0       	ldi	r27, 0x00	; 0
     91e:	dc 01       	movw	r26, r24
     920:	99 27       	eor	r25, r25
     922:	88 27       	eor	r24, r24
     924:	a1 2c       	mov	r10, r1
     926:	b1 2c       	mov	r11, r1
     928:	88 29       	or	r24, r8
     92a:	99 29       	or	r25, r9
     92c:	aa 29       	or	r26, r10
     92e:	bb 29       	or	r27, r11
     930:	89 83       	std	Y+1, r24	; 0x01
     932:	9a 83       	std	Y+2, r25	; 0x02
     934:	ab 83       	std	Y+3, r26	; 0x03
     936:	bc 83       	std	Y+4, r27	; 0x04
     938:	69 e4       	ldi	r22, 0x49	; 73
     93a:	71 e0       	ldi	r23, 0x01	; 1
     93c:	ce 01       	movw	r24, r28
     93e:	01 96       	adiw	r24, 0x01	; 1
     940:	0e 94 9d 01 	call	0x33a	; 0x33a <keeloq_encrypt>
     944:	89 81       	ldd	r24, Y+1	; 0x01
     946:	9a 81       	ldd	r25, Y+2	; 0x02
     948:	ab 81       	ldd	r26, Y+3	; 0x03
     94a:	bc 81       	ldd	r27, Y+4	; 0x04
     94c:	8d 83       	std	Y+5, r24	; 0x05
     94e:	9e 83       	std	Y+6, r25	; 0x06
     950:	af 83       	std	Y+7, r26	; 0x07
     952:	b8 87       	std	Y+8, r27	; 0x08
     954:	1a 87       	std	Y+10, r17	; 0x0a
     956:	09 87       	std	Y+9, r16	; 0x09
     958:	4d 2d       	mov	r20, r13
     95a:	50 e0       	ldi	r21, 0x00	; 0
     95c:	b7 01       	movw	r22, r14
     95e:	ce 01       	movw	r24, r28
     960:	0b 96       	adiw	r24, 0x0b	; 11
     962:	0e 94 e8 12 	call	0x25d0	; 0x25d0 <memcpy>
     966:	ce 01       	movw	r24, r28
     968:	05 96       	adiw	r24, 0x05	; 5
     96a:	0e 94 ea 03 	call	0x7d4	; 0x7d4 <nrf24l01_write>
     96e:	80 91 53 01 	lds	r24, 0x0153	; 0x800153 <kl_tx_counter>
     972:	90 91 54 01 	lds	r25, 0x0154	; 0x800154 <kl_tx_counter+0x1>
     976:	01 96       	adiw	r24, 0x01	; 1
     978:	90 93 54 01 	sts	0x0154, r25	; 0x800154 <kl_tx_counter+0x1>
     97c:	80 93 53 01 	sts	0x0153, r24	; 0x800153 <kl_tx_counter>
     980:	0e 94 55 04 	call	0x8aa	; 0x8aa <update_kl_settings_to_eeprom>
     984:	0e 94 45 03 	call	0x68a	; 0x68a <nrf24l01_setRX>
     988:	a4 96       	adiw	r28, 0x24	; 36
     98a:	0f b6       	in	r0, 0x3f	; 63
     98c:	f8 94       	cli
     98e:	de bf       	out	0x3e, r29	; 62
     990:	0f be       	out	0x3f, r0	; 63
     992:	cd bf       	out	0x3d, r28	; 61
     994:	df 91       	pop	r29
     996:	cf 91       	pop	r28
     998:	1f 91       	pop	r17
     99a:	0f 91       	pop	r16
     99c:	ff 90       	pop	r15
     99e:	ef 90       	pop	r14
     9a0:	df 90       	pop	r13
     9a2:	bf 90       	pop	r11
     9a4:	af 90       	pop	r10
     9a6:	9f 90       	pop	r9
     9a8:	8f 90       	pop	r8
     9aa:	08 95       	ret

000009ac <misc_hw_init>:
     9ac:	21 98       	cbi	0x04, 1	; 4
     9ae:	29 9a       	sbi	0x05, 1	; 5
     9b0:	eb e6       	ldi	r30, 0x6B	; 107
     9b2:	f0 e0       	ldi	r31, 0x00	; 0
     9b4:	80 81       	ld	r24, Z
     9b6:	82 60       	ori	r24, 0x02	; 2
     9b8:	80 83       	st	Z, r24
     9ba:	e8 e6       	ldi	r30, 0x68	; 104
     9bc:	f0 e0       	ldi	r31, 0x00	; 0
     9be:	80 81       	ld	r24, Z
     9c0:	81 60       	ori	r24, 0x01	; 1
     9c2:	80 83       	st	Z, r24
     9c4:	3b 98       	cbi	0x07, 3	; 7
     9c6:	43 9a       	sbi	0x08, 3	; 8
     9c8:	ac e6       	ldi	r26, 0x6C	; 108
     9ca:	b0 e0       	ldi	r27, 0x00	; 0
     9cc:	8c 91       	ld	r24, X
     9ce:	88 60       	ori	r24, 0x08	; 8
     9d0:	8c 93       	st	X, r24
     9d2:	80 81       	ld	r24, Z
     9d4:	82 60       	ori	r24, 0x02	; 2
     9d6:	80 83       	st	Z, r24
     9d8:	38 9a       	sbi	0x07, 0	; 7
     9da:	40 98       	cbi	0x08, 0	; 8
     9dc:	55 9a       	sbi	0x0a, 5	; 10
     9de:	5d 98       	cbi	0x0b, 5	; 11
     9e0:	56 9a       	sbi	0x0a, 6	; 10
     9e2:	5e 98       	cbi	0x0b, 6	; 11
     9e4:	3d 98       	cbi	0x07, 5	; 7
     9e6:	ee e7       	ldi	r30, 0x7E	; 126
     9e8:	f0 e0       	ldi	r31, 0x00	; 0
     9ea:	80 81       	ld	r24, Z
     9ec:	80 62       	ori	r24, 0x20	; 32
     9ee:	80 83       	st	Z, r24
     9f0:	3c 98       	cbi	0x07, 4	; 7
     9f2:	80 81       	ld	r24, Z
     9f4:	80 62       	ori	r24, 0x20	; 32
     9f6:	80 83       	st	Z, r24
     9f8:	3e 98       	cbi	0x07, 6	; 7
     9fa:	80 81       	ld	r24, Z
     9fc:	80 61       	ori	r24, 0x10	; 16
     9fe:	80 83       	st	Z, r24
     a00:	3e 98       	cbi	0x07, 6	; 7
     a02:	3a 98       	cbi	0x07, 2	; 7
     a04:	80 81       	ld	r24, Z
     a06:	84 60       	ori	r24, 0x04	; 4
     a08:	80 83       	st	Z, r24
     a0a:	08 95       	ret

00000a0c <delay_builtin_ms_>:
     a0c:	00 97       	sbiw	r24, 0x00	; 0
     a0e:	41 f0       	breq	.+16     	; 0xa20 <delay_builtin_ms_+0x14>
     a10:	ef ec       	ldi	r30, 0xCF	; 207
     a12:	f7 e0       	ldi	r31, 0x07	; 7
     a14:	31 97       	sbiw	r30, 0x01	; 1
     a16:	f1 f7       	brne	.-4      	; 0xa14 <delay_builtin_ms_+0x8>
     a18:	00 c0       	rjmp	.+0      	; 0xa1a <delay_builtin_ms_+0xe>
     a1a:	00 00       	nop
     a1c:	01 97       	sbiw	r24, 0x01	; 1
     a1e:	c1 f7       	brne	.-16     	; 0xa10 <delay_builtin_ms_+0x4>
     a20:	08 95       	ret

00000a22 <speed_camera>:
     a22:	5d 9a       	sbi	0x0b, 5	; 11
     a24:	8c e3       	ldi	r24, 0x3C	; 60
     a26:	90 e0       	ldi	r25, 0x00	; 0
     a28:	0e 94 06 05 	call	0xa0c	; 0xa0c <delay_builtin_ms_>
     a2c:	5d 98       	cbi	0x0b, 5	; 11
     a2e:	8c e3       	ldi	r24, 0x3C	; 60
     a30:	90 e0       	ldi	r25, 0x00	; 0
     a32:	0e 94 06 05 	call	0xa0c	; 0xa0c <delay_builtin_ms_>
     a36:	5d 9a       	sbi	0x0b, 5	; 11
     a38:	8c e3       	ldi	r24, 0x3C	; 60
     a3a:	90 e0       	ldi	r25, 0x00	; 0
     a3c:	0e 94 06 05 	call	0xa0c	; 0xa0c <delay_builtin_ms_>
     a40:	5d 98       	cbi	0x0b, 5	; 11
     a42:	8c e3       	ldi	r24, 0x3C	; 60
     a44:	90 e0       	ldi	r25, 0x00	; 0
     a46:	0e 94 06 05 	call	0xa0c	; 0xa0c <delay_builtin_ms_>
     a4a:	84 ef       	ldi	r24, 0xF4	; 244
     a4c:	91 e0       	ldi	r25, 0x01	; 1
     a4e:	0e 94 06 05 	call	0xa0c	; 0xa0c <delay_builtin_ms_>
     a52:	5d 9a       	sbi	0x0b, 5	; 11
     a54:	8c e3       	ldi	r24, 0x3C	; 60
     a56:	90 e0       	ldi	r25, 0x00	; 0
     a58:	0e 94 06 05 	call	0xa0c	; 0xa0c <delay_builtin_ms_>
     a5c:	5d 98       	cbi	0x0b, 5	; 11
     a5e:	8c e3       	ldi	r24, 0x3C	; 60
     a60:	90 e0       	ldi	r25, 0x00	; 0
     a62:	0e 94 06 05 	call	0xa0c	; 0xa0c <delay_builtin_ms_>
     a66:	5d 9a       	sbi	0x0b, 5	; 11
     a68:	8c e3       	ldi	r24, 0x3C	; 60
     a6a:	90 e0       	ldi	r25, 0x00	; 0
     a6c:	0e 94 06 05 	call	0xa0c	; 0xa0c <delay_builtin_ms_>
     a70:	5d 98       	cbi	0x0b, 5	; 11
     a72:	8c e3       	ldi	r24, 0x3C	; 60
     a74:	90 e0       	ldi	r25, 0x00	; 0
     a76:	0e 94 06 05 	call	0xa0c	; 0xa0c <delay_builtin_ms_>
     a7a:	08 95       	ret

00000a7c <__vector_16>:
//##############################
// Interrupt: TIMER0 OVERFLOW //
//##############################
// set to overflow at 8.192ms milliseconds
ISR(TIMER0_OVF_vect, ISR_NOBLOCK)
{
     a7c:	78 94       	sei
     a7e:	1f 92       	push	r1
     a80:	0f 92       	push	r0
     a82:	0f b6       	in	r0, 0x3f	; 63
     a84:	0f 92       	push	r0
     a86:	11 24       	eor	r1, r1
     a88:	8f 93       	push	r24
     a8a:	9f 93       	push	r25
	police_lights_busy = 1; // for sync
     a8c:	81 e0       	ldi	r24, 0x01	; 1
     a8e:	80 93 38 01 	sts	0x0138, r24	; 0x800138 <police_lights_busy>

	// blinker ON?
	if(police_lights_count) {
     a92:	80 91 3d 01 	lds	r24, 0x013D	; 0x80013d <police_lights_count>
     a96:	88 23       	and	r24, r24
     a98:	09 f4       	brne	.+2      	; 0xa9c <__vector_16+0x20>
     a9a:	49 c0       	rjmp	.+146    	; 0xb2e <__vector_16+0xb2>

		// time to toggle the pin?
		// nope
		if(police_lights_stage_on_timer) {
     a9c:	80 91 39 01 	lds	r24, 0x0139	; 0x800139 <police_lights_stage_on_timer>
     aa0:	90 91 3a 01 	lds	r25, 0x013A	; 0x80013a <police_lights_stage_on_timer+0x1>
     aa4:	89 2b       	or	r24, r25
     aa6:	51 f0       	breq	.+20     	; 0xabc <__vector_16+0x40>
			police_lights_stage_on_timer--;
     aa8:	80 91 39 01 	lds	r24, 0x0139	; 0x800139 <police_lights_stage_on_timer>
     aac:	90 91 3a 01 	lds	r25, 0x013A	; 0x80013a <police_lights_stage_on_timer+0x1>
     ab0:	01 97       	sbiw	r24, 0x01	; 1
     ab2:	90 93 3a 01 	sts	0x013A, r25	; 0x80013a <police_lights_stage_on_timer+0x1>
     ab6:	80 93 39 01 	sts	0x0139, r24	; 0x800139 <police_lights_stage_on_timer>
     aba:	39 c0       	rjmp	.+114    	; 0xb2e <__vector_16+0xb2>
		}
		// yep
		else {
			// time to change the stage?
			// nope
			if(police_lights_stage_counter) {
     abc:	80 91 3b 01 	lds	r24, 0x013B	; 0x80013b <police_lights_stage_counter>
     ac0:	88 23       	and	r24, r24
     ac2:	31 f0       	breq	.+12     	; 0xad0 <__vector_16+0x54>
				police_lights_stage_counter--;
     ac4:	80 91 3b 01 	lds	r24, 0x013B	; 0x80013b <police_lights_stage_counter>
     ac8:	81 50       	subi	r24, 0x01	; 1
     aca:	80 93 3b 01 	sts	0x013B, r24	; 0x80013b <police_lights_stage_counter>
     ace:	13 c0       	rjmp	.+38     	; 0xaf6 <__vector_16+0x7a>
			}
			// yep
			else {
				// completed one full blink (both stages blinked at least once)
				if(police_lights_stage) {
     ad0:	80 91 3c 01 	lds	r24, 0x013C	; 0x80013c <police_lights_stage>
     ad4:	88 23       	and	r24, r24
     ad6:	29 f0       	breq	.+10     	; 0xae2 <__vector_16+0x66>
					police_lights_count--; // full sequence (RED+BLUE) completed
     ad8:	80 91 3d 01 	lds	r24, 0x013D	; 0x80013d <police_lights_count>
     adc:	81 50       	subi	r24, 0x01	; 1
     ade:	80 93 3d 01 	sts	0x013D, r24	; 0x80013d <police_lights_count>
				}

				police_lights_stage = !police_lights_stage; // change it
     ae2:	90 91 3c 01 	lds	r25, 0x013C	; 0x80013c <police_lights_stage>
     ae6:	81 e0       	ldi	r24, 0x01	; 1
     ae8:	91 11       	cpse	r25, r1
     aea:	80 e0       	ldi	r24, 0x00	; 0
     aec:	80 93 3c 01 	sts	0x013C, r24	; 0x80013c <police_lights_stage>
				police_lights_stage_counter = POLICE_LIGHTS_STAGE_COUNT; // reload counter
     af0:	85 e0       	ldi	r24, 0x05	; 5
     af2:	80 93 3b 01 	sts	0x013B, r24	; 0x80013b <police_lights_stage_counter>
			}

			// toggle the pin according to the current stage, if there is more to do
			if(police_lights_count) {
     af6:	80 91 3d 01 	lds	r24, 0x013D	; 0x80013d <police_lights_count>
     afa:	88 23       	and	r24, r24
     afc:	b1 f0       	breq	.+44     	; 0xb2a <__vector_16+0xae>
				if(police_lights_stage) {
     afe:	80 91 3c 01 	lds	r24, 0x013C	; 0x80013c <police_lights_stage>
     b02:	88 23       	and	r24, r24
     b04:	31 f0       	breq	.+12     	; 0xb12 <__vector_16+0x96>
					setLow(LED_BLUE_PORT, LED_BLUE_PIN); // keep this one off
     b06:	5e 98       	cbi	0x0b, 6	; 11
					togglePin(LED_RED_PORT, LED_RED_PIN); // blink this one
     b08:	9b b1       	in	r25, 0x0b	; 11
     b0a:	80 e2       	ldi	r24, 0x20	; 32
     b0c:	89 27       	eor	r24, r25
     b0e:	8b b9       	out	0x0b, r24	; 11
     b10:	05 c0       	rjmp	.+10     	; 0xb1c <__vector_16+0xa0>
				}
				else {
					setLow(LED_RED_PORT, LED_RED_PIN); // keep this one off
     b12:	5d 98       	cbi	0x0b, 5	; 11
					togglePin(LED_BLUE_PORT, LED_BLUE_PIN); // blink this one
     b14:	9b b1       	in	r25, 0x0b	; 11
     b16:	80 e4       	ldi	r24, 0x40	; 64
     b18:	89 27       	eor	r24, r25
     b1a:	8b b9       	out	0x0b, r24	; 11
				}

				police_lights_stage_on_timer = POLICE_LIGHTS_STAGE_ON_8MS; // reload timer
     b1c:	85 e0       	ldi	r24, 0x05	; 5
     b1e:	90 e0       	ldi	r25, 0x00	; 0
     b20:	90 93 3a 01 	sts	0x013A, r25	; 0x80013a <police_lights_stage_on_timer+0x1>
     b24:	80 93 39 01 	sts	0x0139, r24	; 0x800139 <police_lights_stage_on_timer>
     b28:	02 c0       	rjmp	.+4      	; 0xb2e <__vector_16+0xb2>
			}
			// this was the last pass? - turn them off finally
			else {
				setLow(LED_RED_PORT, LED_RED_PIN);
     b2a:	5d 98       	cbi	0x0b, 5	; 11
				setLow(LED_BLUE_PORT, LED_BLUE_PIN);
     b2c:	5e 98       	cbi	0x0b, 6	; 11
			}
		}

	}

	police_lights_busy = 0; // for sync
     b2e:	10 92 38 01 	sts	0x0138, r1	; 0x800138 <police_lights_busy>
}
     b32:	9f 91       	pop	r25
     b34:	8f 91       	pop	r24
     b36:	0f 90       	pop	r0
     b38:	0f be       	out	0x3f, r0	; 63
     b3a:	0f 90       	pop	r0
     b3c:	1f 90       	pop	r1
     b3e:	18 95       	reti

00000b40 <__vector_3>:

// Interrupt: pin change interrupt
// This one is connected to nRF24L01 IRQ pin only
ISR(PCINT0_vect, ISR_NOBLOCK) {
     b40:	78 94       	sei
     b42:	1f 92       	push	r1
     b44:	0f 92       	push	r0
     b46:	0f b6       	in	r0, 0x3f	; 63
     b48:	0f 92       	push	r0
     b4a:	11 24       	eor	r1, r1
     b4c:	8f 93       	push	r24
     b4e:	ef 93       	push	r30
     b50:	ff 93       	push	r31
	sleep_disable();
     b52:	83 b7       	in	r24, 0x33	; 51
     b54:	8e 7f       	andi	r24, 0xFE	; 254
     b56:	83 bf       	out	0x33, r24	; 51

	PCICR &= ~_BV(PCIE0); 								// ..disable interrupts for the entire section
     b58:	e8 e6       	ldi	r30, 0x68	; 104
     b5a:	f0 e0       	ldi	r31, 0x00	; 0
     b5c:	80 81       	ld	r24, Z
     b5e:	8e 7f       	andi	r24, 0xFE	; 254
     b60:	80 83       	st	Z, r24

	// event is only on LOW pulse
	if( !(nrf24l01_IRQ_PINREG & _BV(nrf24l01_IRQ_PIN)) ) {
     b62:	19 99       	sbic	0x03, 1	; 3
     b64:	03 c0       	rjmp	.+6      	; 0xb6c <__vector_3+0x2c>
		radio_event = 1;
     b66:	81 e0       	ldi	r24, 0x01	; 1
     b68:	80 93 45 01 	sts	0x0145, r24	; 0x800145 <radio_event>
	}

	PCICR |= _BV(PCIE0); 								// ..re-enable interrupts for the entire section
     b6c:	e8 e6       	ldi	r30, 0x68	; 104
     b6e:	f0 e0       	ldi	r31, 0x00	; 0
     b70:	80 81       	ld	r24, Z
     b72:	81 60       	ori	r24, 0x01	; 1
     b74:	80 83       	st	Z, r24
}
     b76:	ff 91       	pop	r31
     b78:	ef 91       	pop	r30
     b7a:	8f 91       	pop	r24
     b7c:	0f 90       	pop	r0
     b7e:	0f be       	out	0x3f, r0	; 63
     b80:	0f 90       	pop	r0
     b82:	1f 90       	pop	r1
     b84:	18 95       	reti

00000b86 <__vector_4>:

// Interrupt: pin change interrupt
// This one is connected to Li+ battery charger CHARGE indicator
ISR(PCINT1_vect, ISR_NOBLOCK) {
     b86:	78 94       	sei
     b88:	1f 92       	push	r1
     b8a:	0f 92       	push	r0
     b8c:	0f b6       	in	r0, 0x3f	; 63
     b8e:	0f 92       	push	r0
     b90:	11 24       	eor	r1, r1
     b92:	8f 93       	push	r24
     b94:	ef 93       	push	r30
     b96:	ff 93       	push	r31
	sleep_disable();
     b98:	83 b7       	in	r24, 0x33	; 51
     b9a:	8e 7f       	andi	r24, 0xFE	; 254
     b9c:	83 bf       	out	0x33, r24	; 51

	PCICR &= ~_BV(PCIE1); 								// ..disable interrupts for the entire section
     b9e:	e8 e6       	ldi	r30, 0x68	; 104
     ba0:	f0 e0       	ldi	r31, 0x00	; 0
     ba2:	80 81       	ld	r24, Z
     ba4:	8d 7f       	andi	r24, 0xFD	; 253
     ba6:	80 83       	st	Z, r24

	charge_event = 1;
     ba8:	81 e0       	ldi	r24, 0x01	; 1
     baa:	80 93 46 01 	sts	0x0146, r24	; 0x800146 <charge_event>

	PCICR |= _BV(PCIE1); 								// ..re-enable interrupts for the entire section
     bae:	80 81       	ld	r24, Z
     bb0:	82 60       	ori	r24, 0x02	; 2
     bb2:	80 83       	st	Z, r24
}
     bb4:	ff 91       	pop	r31
     bb6:	ef 91       	pop	r30
     bb8:	8f 91       	pop	r24
     bba:	0f 90       	pop	r0
     bbc:	0f be       	out	0x3f, r0	; 63
     bbe:	0f 90       	pop	r0
     bc0:	1f 90       	pop	r1
     bc2:	18 95       	reti

00000bc4 <isleapyear>:

// calculate if given year is leap year
uint8_t isleapyear(uint16_t y)
{
     bc4:	ac 01       	movw	r20, r24
	return ( ( !(y % 4) && (y % 100) ) || !(y % 400) );
     bc6:	83 70       	andi	r24, 0x03	; 3
     bc8:	99 27       	eor	r25, r25
     bca:	89 2b       	or	r24, r25
     bcc:	a1 f4       	brne	.+40     	; 0xbf6 <isleapyear+0x32>
     bce:	9a 01       	movw	r18, r20
     bd0:	36 95       	lsr	r19
     bd2:	27 95       	ror	r18
     bd4:	36 95       	lsr	r19
     bd6:	27 95       	ror	r18
     bd8:	ab e7       	ldi	r26, 0x7B	; 123
     bda:	b4 e1       	ldi	r27, 0x14	; 20
     bdc:	0e 94 f9 10 	call	0x21f2	; 0x21f2 <__umulhisi3>
     be0:	96 95       	lsr	r25
     be2:	87 95       	ror	r24
     be4:	64 e6       	ldi	r22, 0x64	; 100
     be6:	68 9f       	mul	r22, r24
     be8:	90 01       	movw	r18, r0
     bea:	69 9f       	mul	r22, r25
     bec:	30 0d       	add	r19, r0
     bee:	11 24       	eor	r1, r1
     bf0:	42 17       	cp	r20, r18
     bf2:	53 07       	cpc	r21, r19
     bf4:	d1 f4       	brne	.+52     	; 0xc2a <isleapyear+0x66>
     bf6:	9a 01       	movw	r18, r20
     bf8:	32 95       	swap	r19
     bfa:	22 95       	swap	r18
     bfc:	2f 70       	andi	r18, 0x0F	; 15
     bfe:	23 27       	eor	r18, r19
     c00:	3f 70       	andi	r19, 0x0F	; 15
     c02:	23 27       	eor	r18, r19
     c04:	ae e3       	ldi	r26, 0x3E	; 62
     c06:	ba e0       	ldi	r27, 0x0A	; 10
     c08:	0e 94 f9 10 	call	0x21f2	; 0x21f2 <__umulhisi3>
     c0c:	60 e9       	ldi	r22, 0x90	; 144
     c0e:	71 e0       	ldi	r23, 0x01	; 1
     c10:	86 9f       	mul	r24, r22
     c12:	90 01       	movw	r18, r0
     c14:	87 9f       	mul	r24, r23
     c16:	30 0d       	add	r19, r0
     c18:	96 9f       	mul	r25, r22
     c1a:	30 0d       	add	r19, r0
     c1c:	11 24       	eor	r1, r1
     c1e:	81 e0       	ldi	r24, 0x01	; 1
     c20:	42 17       	cp	r20, r18
     c22:	53 07       	cpc	r21, r19
     c24:	19 f0       	breq	.+6      	; 0xc2c <isleapyear+0x68>
     c26:	80 e0       	ldi	r24, 0x00	; 0
     c28:	08 95       	ret
     c2a:	81 e0       	ldi	r24, 0x01	; 1
}
     c2c:	08 95       	ret

00000c2e <__vector_9>:
//##############################
// Interrupt: TIMER2 OVERFLOW //
//##############################
// This interrupt can happen on every 1s or every 8s
ISR(TIMER2_OVF_vect, ISR_NOBLOCK)
{
     c2e:	78 94       	sei
     c30:	1f 92       	push	r1
     c32:	0f 92       	push	r0
     c34:	0f b6       	in	r0, 0x3f	; 63
     c36:	0f 92       	push	r0
     c38:	11 24       	eor	r1, r1
     c3a:	af 92       	push	r10
     c3c:	bf 92       	push	r11
     c3e:	cf 92       	push	r12
     c40:	df 92       	push	r13
     c42:	ef 92       	push	r14
     c44:	ff 92       	push	r15
     c46:	0f 93       	push	r16
     c48:	1f 93       	push	r17
     c4a:	2f 93       	push	r18
     c4c:	3f 93       	push	r19
     c4e:	4f 93       	push	r20
     c50:	5f 93       	push	r21
     c52:	6f 93       	push	r22
     c54:	7f 93       	push	r23
     c56:	8f 93       	push	r24
     c58:	9f 93       	push	r25
     c5a:	af 93       	push	r26
     c5c:	bf 93       	push	r27
     c5e:	ef 93       	push	r30
     c60:	ff 93       	push	r31
	rtc_busy = 1; // for sync
     c62:	81 e0       	ldi	r24, 0x01	; 1
     c64:	80 93 2a 01 	sts	0x012A, r24	; 0x80012a <__data_end>

	rtc_event = 1;
     c68:	80 93 44 01 	sts	0x0144, r24	; 0x800144 <rtc_event>

	uint8_t sec_step = 1;

	// RTC is normal, 1 second interval
	if(!rtc_slow_mode) {
     c6c:	80 91 33 01 	lds	r24, 0x0133	; 0x800133 <rtc_slow_mode>
     c70:	88 23       	and	r24, r24
     c72:	11 f0       	breq	.+4      	; 0xc78 <__vector_9+0x4a>

		// TODO: do something every second?
	}
	// RTC advances on each 8 seconds
	else {
		sec_step = 8;
     c74:	e8 e0       	ldi	r30, 0x08	; 8
     c76:	01 c0       	rjmp	.+2      	; 0xc7a <__vector_9+0x4c>
{
	rtc_busy = 1; // for sync

	rtc_event = 1;

	uint8_t sec_step = 1;
     c78:	e1 e0       	ldi	r30, 0x01	; 1
		sec_step = 8;

		// TODO: do something every 8 seconds?
	}

	RTC[TIME_S] += sec_step;
     c7a:	a0 e0       	ldi	r26, 0x00	; 0
     c7c:	b1 e0       	ldi	r27, 0x01	; 1
     c7e:	15 96       	adiw	r26, 0x05	; 5
     c80:	8c 91       	ld	r24, X
     c82:	15 97       	sbiw	r26, 0x05	; 5
     c84:	8e 0f       	add	r24, r30
     c86:	15 96       	adiw	r26, 0x05	; 5
     c88:	8c 93       	st	X, r24
	seconds_counter += sec_step; // seconds ticker, for global use
     c8a:	a0 90 2b 01 	lds	r10, 0x012B	; 0x80012b <seconds_counter>
     c8e:	b0 90 2c 01 	lds	r11, 0x012C	; 0x80012c <seconds_counter+0x1>
     c92:	c0 90 2d 01 	lds	r12, 0x012D	; 0x80012d <seconds_counter+0x2>
     c96:	d0 90 2e 01 	lds	r13, 0x012E	; 0x80012e <seconds_counter+0x3>
     c9a:	e0 90 2f 01 	lds	r14, 0x012F	; 0x80012f <seconds_counter+0x4>
     c9e:	f0 90 30 01 	lds	r15, 0x0130	; 0x800130 <seconds_counter+0x5>
     ca2:	00 91 31 01 	lds	r16, 0x0131	; 0x800131 <seconds_counter+0x6>
     ca6:	10 91 32 01 	lds	r17, 0x0132	; 0x800132 <seconds_counter+0x7>
     caa:	2e 2f       	mov	r18, r30
     cac:	30 e0       	ldi	r19, 0x00	; 0
     cae:	40 e0       	ldi	r20, 0x00	; 0
     cb0:	50 e0       	ldi	r21, 0x00	; 0
     cb2:	60 e0       	ldi	r22, 0x00	; 0
     cb4:	70 e0       	ldi	r23, 0x00	; 0
     cb6:	80 e0       	ldi	r24, 0x00	; 0
     cb8:	90 e0       	ldi	r25, 0x00	; 0
     cba:	0e 94 f0 11 	call	0x23e0	; 0x23e0 <__adddi3>
     cbe:	20 93 2b 01 	sts	0x012B, r18	; 0x80012b <seconds_counter>
     cc2:	30 93 2c 01 	sts	0x012C, r19	; 0x80012c <seconds_counter+0x1>
     cc6:	40 93 2d 01 	sts	0x012D, r20	; 0x80012d <seconds_counter+0x2>
     cca:	50 93 2e 01 	sts	0x012E, r21	; 0x80012e <seconds_counter+0x3>
     cce:	60 93 2f 01 	sts	0x012F, r22	; 0x80012f <seconds_counter+0x4>
     cd2:	70 93 30 01 	sts	0x0130, r23	; 0x800130 <seconds_counter+0x5>
     cd6:	80 93 31 01 	sts	0x0131, r24	; 0x800131 <seconds_counter+0x6>
     cda:	90 93 32 01 	sts	0x0132, r25	; 0x800132 <seconds_counter+0x7>

	// measure charge time
	if( !(BATT_CHRG_PINREG & _BV(BATT_CHRG_PIN)) ) {
     cde:	33 99       	sbic	0x06, 3	; 6
     ce0:	14 c0       	rjmp	.+40     	; 0xd0a <__vector_9+0xdc>
		charging_time_sec += sec_step;
     ce2:	80 91 40 01 	lds	r24, 0x0140	; 0x800140 <charging_time_sec>
     ce6:	90 91 41 01 	lds	r25, 0x0141	; 0x800141 <charging_time_sec+0x1>
     cea:	a0 91 42 01 	lds	r26, 0x0142	; 0x800142 <charging_time_sec+0x2>
     cee:	b0 91 43 01 	lds	r27, 0x0143	; 0x800143 <charging_time_sec+0x3>
     cf2:	8e 0f       	add	r24, r30
     cf4:	91 1d       	adc	r25, r1
     cf6:	a1 1d       	adc	r26, r1
     cf8:	b1 1d       	adc	r27, r1
     cfa:	80 93 40 01 	sts	0x0140, r24	; 0x800140 <charging_time_sec>
     cfe:	90 93 41 01 	sts	0x0141, r25	; 0x800141 <charging_time_sec+0x1>
     d02:	a0 93 42 01 	sts	0x0142, r26	; 0x800142 <charging_time_sec+0x2>
     d06:	b0 93 43 01 	sts	0x0143, r27	; 0x800143 <charging_time_sec+0x3>
	}

	// a minute!
	if(RTC[TIME_S] >= 60)
     d0a:	80 91 05 01 	lds	r24, 0x0105	; 0x800105 <RTC+0x5>
     d0e:	8c 33       	cpi	r24, 0x3C	; 60
     d10:	80 f1       	brcs	.+96     	; 0xd72 <__vector_9+0x144>
	{
		// correction if in slow mode
		if(rtc_slow_mode) {
     d12:	80 91 33 01 	lds	r24, 0x0133	; 0x800133 <rtc_slow_mode>
     d16:	88 23       	and	r24, r24
     d18:	31 f0       	breq	.+12     	; 0xd26 <__vector_9+0xf8>
			RTC[TIME_S] = RTC[TIME_S] - 60; // keep remainder!
     d1a:	e0 e0       	ldi	r30, 0x00	; 0
     d1c:	f1 e0       	ldi	r31, 0x01	; 1
     d1e:	85 81       	ldd	r24, Z+5	; 0x05
     d20:	8c 53       	subi	r24, 0x3C	; 60
     d22:	85 83       	std	Z+5, r24	; 0x05
     d24:	02 c0       	rjmp	.+4      	; 0xd2a <__vector_9+0xfc>
		}
		// normal
		else {
			RTC[TIME_S] = 0;
     d26:	10 92 05 01 	sts	0x0105, r1	; 0x800105 <RTC+0x5>
		}

		RTC[TIME_M]++;
     d2a:	e0 e0       	ldi	r30, 0x00	; 0
     d2c:	f1 e0       	ldi	r31, 0x01	; 1
     d2e:	84 81       	ldd	r24, Z+4	; 0x04
     d30:	8f 5f       	subi	r24, 0xFF	; 255
     d32:	84 83       	std	Z+4, r24	; 0x04

		// TODO: do something every minute?
		if(telemetry_timer_min) telemetry_timer_min--;
     d34:	80 91 34 01 	lds	r24, 0x0134	; 0x800134 <telemetry_timer_min>
     d38:	90 91 35 01 	lds	r25, 0x0135	; 0x800135 <telemetry_timer_min+0x1>
     d3c:	a0 91 36 01 	lds	r26, 0x0136	; 0x800136 <telemetry_timer_min+0x2>
     d40:	b0 91 37 01 	lds	r27, 0x0137	; 0x800137 <telemetry_timer_min+0x3>
     d44:	89 2b       	or	r24, r25
     d46:	8a 2b       	or	r24, r26
     d48:	8b 2b       	or	r24, r27
     d4a:	99 f0       	breq	.+38     	; 0xd72 <__vector_9+0x144>
     d4c:	80 91 34 01 	lds	r24, 0x0134	; 0x800134 <telemetry_timer_min>
     d50:	90 91 35 01 	lds	r25, 0x0135	; 0x800135 <telemetry_timer_min+0x1>
     d54:	a0 91 36 01 	lds	r26, 0x0136	; 0x800136 <telemetry_timer_min+0x2>
     d58:	b0 91 37 01 	lds	r27, 0x0137	; 0x800137 <telemetry_timer_min+0x3>
     d5c:	01 97       	sbiw	r24, 0x01	; 1
     d5e:	a1 09       	sbc	r26, r1
     d60:	b1 09       	sbc	r27, r1
     d62:	80 93 34 01 	sts	0x0134, r24	; 0x800134 <telemetry_timer_min>
     d66:	90 93 35 01 	sts	0x0135, r25	; 0x800135 <telemetry_timer_min+0x1>
     d6a:	a0 93 36 01 	sts	0x0136, r26	; 0x800136 <telemetry_timer_min+0x2>
     d6e:	b0 93 37 01 	sts	0x0137, r27	; 0x800137 <telemetry_timer_min+0x3>

	} // if(RTC[TIME_S] >= 60)

	// an hour...
	if(RTC[TIME_M] >= 60)
     d72:	80 91 04 01 	lds	r24, 0x0104	; 0x800104 <RTC+0x4>
     d76:	8c 33       	cpi	r24, 0x3C	; 60
     d78:	30 f0       	brcs	.+12     	; 0xd86 <__vector_9+0x158>
	{
		RTC[TIME_M] = 0;
     d7a:	e0 e0       	ldi	r30, 0x00	; 0
     d7c:	f1 e0       	ldi	r31, 0x01	; 1
     d7e:	14 82       	std	Z+4, r1	; 0x04
		RTC[TIME_H]++;
     d80:	83 81       	ldd	r24, Z+3	; 0x03
     d82:	8f 5f       	subi	r24, 0xFF	; 255
     d84:	83 83       	std	Z+3, r24	; 0x03

		// TODO: do something every hour
	}

	// a day....
	if(RTC[TIME_H] >= 24)
     d86:	80 91 03 01 	lds	r24, 0x0103	; 0x800103 <RTC+0x3>
     d8a:	88 31       	cpi	r24, 0x18	; 24
     d8c:	78 f0       	brcs	.+30     	; 0xdac <__vector_9+0x17e>
	{
		RTC[TIME_H] = 0;
     d8e:	e0 e0       	ldi	r30, 0x00	; 0
     d90:	f1 e0       	ldi	r31, 0x01	; 1
     d92:	13 82       	std	Z+3, r1	; 0x03
		RTC[DATE_D]++;
     d94:	82 81       	ldd	r24, Z+2	; 0x02
     d96:	8f 5f       	subi	r24, 0xFF	; 255
     d98:	82 83       	std	Z+2, r24	; 0x02

		// advance weekday
		RTC[DATE_W]++;
     d9a:	86 81       	ldd	r24, Z+6	; 0x06
     d9c:	8f 5f       	subi	r24, 0xFF	; 255
     d9e:	86 83       	std	Z+6, r24	; 0x06
		if(RTC[DATE_W] > 7)
     da0:	86 81       	ldd	r24, Z+6	; 0x06
     da2:	88 30       	cpi	r24, 0x08	; 8
     da4:	18 f0       	brcs	.+6      	; 0xdac <__vector_9+0x17e>
		{
			RTC[DATE_W] = 1;
     da6:	81 e0       	ldi	r24, 0x01	; 1
     da8:	80 93 06 01 	sts	0x0106, r24	; 0x800106 <RTC+0x6>
		}
	}

	// a full month with leap year checking!
	if(
		(RTC[DATE_D] > 31)
     dac:	80 91 02 01 	lds	r24, 0x0102	; 0x800102 <RTC+0x2>
			RTC[DATE_W] = 1;
		}
	}

	// a full month with leap year checking!
	if(
     db0:	80 32       	cpi	r24, 0x20	; 32
     db2:	68 f5       	brcc	.+90     	; 0xe0e <__vector_9+0x1e0>
		(RTC[DATE_D] > 31)
		|| (
			(RTC[DATE_D] == 31)
     db4:	80 91 02 01 	lds	r24, 0x0102	; 0x800102 <RTC+0x2>
	}

	// a full month with leap year checking!
	if(
		(RTC[DATE_D] > 31)
		|| (
     db8:	8f 31       	cpi	r24, 0x1F	; 31
     dba:	81 f4       	brne	.+32     	; 0xddc <__vector_9+0x1ae>
			(RTC[DATE_D] == 31)
			&& (
				(RTC[DATE_M] == 4)
     dbc:	80 91 01 01 	lds	r24, 0x0101	; 0x800101 <RTC+0x1>
	// a full month with leap year checking!
	if(
		(RTC[DATE_D] > 31)
		|| (
			(RTC[DATE_D] == 31)
			&& (
     dc0:	84 30       	cpi	r24, 0x04	; 4
     dc2:	29 f1       	breq	.+74     	; 0xe0e <__vector_9+0x1e0>
				(RTC[DATE_M] == 4)
				|| (RTC[DATE_M] == 6)
     dc4:	80 91 01 01 	lds	r24, 0x0101	; 0x800101 <RTC+0x1>
     dc8:	86 30       	cpi	r24, 0x06	; 6
     dca:	09 f1       	breq	.+66     	; 0xe0e <__vector_9+0x1e0>
				|| (RTC[DATE_M] == 9)
     dcc:	80 91 01 01 	lds	r24, 0x0101	; 0x800101 <RTC+0x1>
     dd0:	89 30       	cpi	r24, 0x09	; 9
     dd2:	e9 f0       	breq	.+58     	; 0xe0e <__vector_9+0x1e0>
				|| (RTC[DATE_M] == 11)
     dd4:	80 91 01 01 	lds	r24, 0x0101	; 0x800101 <RTC+0x1>
     dd8:	8b 30       	cpi	r24, 0x0B	; 11
     dda:	c9 f0       	breq	.+50     	; 0xe0e <__vector_9+0x1e0>
				)
		)
		|| (
			(RTC[DATE_D] == 30)
     ddc:	80 91 02 01 	lds	r24, 0x0102	; 0x800102 <RTC+0x2>
				|| (RTC[DATE_M] == 6)
				|| (RTC[DATE_M] == 9)
				|| (RTC[DATE_M] == 11)
				)
		)
		|| (
     de0:	8e 31       	cpi	r24, 0x1E	; 30
     de2:	21 f4       	brne	.+8      	; 0xdec <__vector_9+0x1be>
			(RTC[DATE_D] == 30)
			&& (RTC[DATE_M] == 2)
     de4:	80 91 01 01 	lds	r24, 0x0101	; 0x800101 <RTC+0x1>
     de8:	82 30       	cpi	r24, 0x02	; 2
     dea:	89 f0       	breq	.+34     	; 0xe0e <__vector_9+0x1e0>
		)
		|| (
			(RTC[DATE_D] == 29)
     dec:	80 91 02 01 	lds	r24, 0x0102	; 0x800102 <RTC+0x2>
		)
		|| (
			(RTC[DATE_D] == 30)
			&& (RTC[DATE_M] == 2)
		)
		|| (
     df0:	8d 31       	cpi	r24, 0x1D	; 29
     df2:	a1 f4       	brne	.+40     	; 0xe1c <__vector_9+0x1ee>
			(RTC[DATE_D] == 29)
			&& (RTC[DATE_M] == 2)
     df4:	80 91 01 01 	lds	r24, 0x0101	; 0x800101 <RTC+0x1>
     df8:	82 30       	cpi	r24, 0x02	; 2
     dfa:	81 f4       	brne	.+32     	; 0xe1c <__vector_9+0x1ee>
			&& !isleapyear(2000+RTC[DATE_Y])
     dfc:	80 91 00 01 	lds	r24, 0x0100	; 0x800100 <RTC>
     e00:	90 e0       	ldi	r25, 0x00	; 0
     e02:	80 53       	subi	r24, 0x30	; 48
     e04:	98 4f       	sbci	r25, 0xF8	; 248
     e06:	0e 94 e2 05 	call	0xbc4	; 0xbc4 <isleapyear>
     e0a:	81 11       	cpse	r24, r1
     e0c:	07 c0       	rjmp	.+14     	; 0xe1c <__vector_9+0x1ee>
		)
	)
	{
		RTC[DATE_D] = 1;
     e0e:	e0 e0       	ldi	r30, 0x00	; 0
     e10:	f1 e0       	ldi	r31, 0x01	; 1
     e12:	81 e0       	ldi	r24, 0x01	; 1
     e14:	82 83       	std	Z+2, r24	; 0x02
		RTC[DATE_M]++;
     e16:	81 81       	ldd	r24, Z+1	; 0x01
     e18:	8f 5f       	subi	r24, 0xFF	; 255
     e1a:	81 83       	std	Z+1, r24	; 0x01
	}

	// HAPPY NEW YEAR!
	if(RTC[DATE_M] >= 13)
     e1c:	80 91 01 01 	lds	r24, 0x0101	; 0x800101 <RTC+0x1>
     e20:	8d 30       	cpi	r24, 0x0D	; 13
     e22:	38 f0       	brcs	.+14     	; 0xe32 <__vector_9+0x204>
	{
		RTC[DATE_Y]++;
     e24:	e0 e0       	ldi	r30, 0x00	; 0
     e26:	f1 e0       	ldi	r31, 0x01	; 1
     e28:	80 81       	ld	r24, Z
     e2a:	8f 5f       	subi	r24, 0xFF	; 255
     e2c:	80 83       	st	Z, r24
		RTC[DATE_M] = 1;
     e2e:	81 e0       	ldi	r24, 0x01	; 1
     e30:	81 83       	std	Z+1, r24	; 0x01
	}

	rtc_busy = 0; // for sync
     e32:	10 92 2a 01 	sts	0x012A, r1	; 0x80012a <__data_end>
}
     e36:	ff 91       	pop	r31
     e38:	ef 91       	pop	r30
     e3a:	bf 91       	pop	r27
     e3c:	af 91       	pop	r26
     e3e:	9f 91       	pop	r25
     e40:	8f 91       	pop	r24
     e42:	7f 91       	pop	r23
     e44:	6f 91       	pop	r22
     e46:	5f 91       	pop	r21
     e48:	4f 91       	pop	r20
     e4a:	3f 91       	pop	r19
     e4c:	2f 91       	pop	r18
     e4e:	1f 91       	pop	r17
     e50:	0f 91       	pop	r16
     e52:	ff 90       	pop	r15
     e54:	ef 90       	pop	r14
     e56:	df 90       	pop	r13
     e58:	cf 90       	pop	r12
     e5a:	bf 90       	pop	r11
     e5c:	af 90       	pop	r10
     e5e:	0f 90       	pop	r0
     e60:	0f be       	out	0x3f, r0	; 63
     e62:	0f 90       	pop	r0
     e64:	1f 90       	pop	r1
     e66:	18 95       	reti

00000e68 <read_adc_mv>:
	return ( ( !(y % 4) && (y % 100) ) || !(y % 400) );
}

// reads average ADC value
double read_adc_mv(uint8_t admux_val, uint32_t Rup, uint32_t Rdn, uint8_t how_many)
{
     e68:	2f 92       	push	r2
     e6a:	3f 92       	push	r3
     e6c:	4f 92       	push	r4
     e6e:	5f 92       	push	r5
     e70:	6f 92       	push	r6
     e72:	7f 92       	push	r7
     e74:	8f 92       	push	r8
     e76:	9f 92       	push	r9
     e78:	af 92       	push	r10
     e7a:	bf 92       	push	r11
     e7c:	cf 92       	push	r12
     e7e:	df 92       	push	r13
     e80:	ef 92       	push	r14
     e82:	ff 92       	push	r15
     e84:	0f 93       	push	r16
     e86:	1f 93       	push	r17
     e88:	cf 93       	push	r28
     e8a:	df 93       	push	r29
     e8c:	cd b7       	in	r28, 0x3d	; 61
     e8e:	de b7       	in	r29, 0x3e	; 62
     e90:	2c 97       	sbiw	r28, 0x0c	; 12
     e92:	0f b6       	in	r0, 0x3f	; 63
     e94:	f8 94       	cli
     e96:	de bf       	out	0x3e, r29	; 62
     e98:	0f be       	out	0x3f, r0	; 63
     e9a:	cd bf       	out	0x3d, r28	; 61
     e9c:	4d 83       	std	Y+5, r20	; 0x05
     e9e:	5e 83       	std	Y+6, r21	; 0x06
     ea0:	6f 83       	std	Y+7, r22	; 0x07
     ea2:	78 87       	std	Y+8, r23	; 0x08
     ea4:	09 83       	std	Y+1, r16	; 0x01
     ea6:	1a 83       	std	Y+2, r17	; 0x02
     ea8:	2b 83       	std	Y+3, r18	; 0x03
     eaa:	3c 83       	std	Y+4, r19	; 0x04
     eac:	4e 2c       	mov	r4, r14
	uint64_t volt_sum = 0;

	if(how_many==0) how_many++;
     eae:	e1 10       	cpse	r14, r1
     eb0:	82 c0       	rjmp	.+260    	; 0xfb6 <read_adc_mv+0x14e>
     eb2:	44 24       	eor	r4, r4
     eb4:	43 94       	inc	r4
     eb6:	7f c0       	rjmp	.+254    	; 0xfb6 <read_adc_mv+0x14e>

	// make "n" measurements, find average value
	for(uint8_t i=0; i<how_many; i++)
	{
		// Start conversion by setting ADSC on ADCSRA Register
		ADCSRA |= _BV(ADSC);
     eb8:	80 81       	ld	r24, Z
     eba:	80 64       	ori	r24, 0x40	; 64
     ebc:	80 83       	st	Z, r24
     ebe:	9a 85       	ldd	r25, Y+10	; 0x0a
     ec0:	29 85       	ldd	r18, Y+9	; 0x09
     ec2:	bb 85       	ldd	r27, Y+11	; 0x0b
     ec4:	ac 85       	ldd	r26, Y+12	; 0x0c

		// wait until conversion complete ADSC=0 -> Complete
		while (ADCSRA & (1<<ADSC));
     ec6:	80 81       	ld	r24, Z
     ec8:	86 fd       	sbrc	r24, 6
     eca:	fd cf       	rjmp	.-6      	; 0xec6 <read_adc_mv+0x5e>
     ecc:	9a 87       	std	Y+10, r25	; 0x0a
     ece:	29 87       	std	Y+9, r18	; 0x09
     ed0:	bb 87       	std	Y+11, r27	; 0x0b
     ed2:	ac 87       	std	Y+12, r26	; 0x0c

		// Sum the current voltage
		volt_sum += ADCW;
     ed4:	d1 01       	movw	r26, r2
     ed6:	8d 90       	ld	r8, X+
     ed8:	9c 90       	ld	r9, X
     eda:	28 2d       	mov	r18, r8
     edc:	39 2d       	mov	r19, r9
     ede:	40 e0       	ldi	r20, 0x00	; 0
     ee0:	50 e0       	ldi	r21, 0x00	; 0
     ee2:	60 e0       	ldi	r22, 0x00	; 0
     ee4:	70 e0       	ldi	r23, 0x00	; 0
     ee6:	80 e0       	ldi	r24, 0x00	; 0
     ee8:	90 e0       	ldi	r25, 0x00	; 0
     eea:	a7 2c       	mov	r10, r7
     eec:	b5 2c       	mov	r11, r5
     eee:	ca 84       	ldd	r12, Y+10	; 0x0a
     ef0:	d9 84       	ldd	r13, Y+9	; 0x09
     ef2:	eb 84       	ldd	r14, Y+11	; 0x0b
     ef4:	fc 84       	ldd	r15, Y+12	; 0x0c
     ef6:	0e 94 f0 11 	call	0x23e0	; 0x23e0 <__adddi3>
     efa:	72 2e       	mov	r7, r18
     efc:	53 2e       	mov	r5, r19
     efe:	4a 87       	std	Y+10, r20	; 0x0a
     f00:	59 87       	std	Y+9, r21	; 0x09
     f02:	6b 87       	std	Y+11, r22	; 0x0b
     f04:	7c 87       	std	Y+12, r23	; 0x0c
     f06:	08 2f       	mov	r16, r24
     f08:	19 2f       	mov	r17, r25

	// no effect since ADATE in ADCSRA is = 0
	ADCSRB = 0x00;

	// make "n" measurements, find average value
	for(uint8_t i=0; i<how_many; i++)
     f0a:	63 94       	inc	r6
     f0c:	64 14       	cp	r6, r4
     f0e:	a0 f2       	brcs	.-88     	; 0xeb8 <read_adc_mv+0x50>
		volt_sum += ADCW;
	}
	volt_sum /= how_many;

	// convert from 0..1023 to 0..Vref
	double adc_voltage = (4962.0f / 1024.0f) * (double)volt_sum;
     f10:	a4 2c       	mov	r10, r4
     f12:	b1 2c       	mov	r11, r1
     f14:	c1 2c       	mov	r12, r1
     f16:	d1 2c       	mov	r13, r1
     f18:	e1 2c       	mov	r14, r1
     f1a:	f1 2c       	mov	r15, r1
     f1c:	00 e0       	ldi	r16, 0x00	; 0
     f1e:	10 e0       	ldi	r17, 0x00	; 0
     f20:	27 2d       	mov	r18, r7
     f22:	0e 94 0a 11 	call	0x2214	; 0x2214 <__udivdi3>
     f26:	0e 94 35 0c 	call	0x186a	; 0x186a <__floatundisf>
     f2a:	20 e0       	ldi	r18, 0x00	; 0
     f2c:	30 e1       	ldi	r19, 0x10	; 16
     f2e:	4b e9       	ldi	r20, 0x9B	; 155
     f30:	50 e4       	ldi	r21, 0x40	; 64
     f32:	0e 94 c9 0c 	call	0x1992	; 0x1992 <__mulsf3>
     f36:	06 2f       	mov	r16, r22
     f38:	17 2f       	mov	r17, r23
     f3a:	8a 87       	std	Y+10, r24	; 0x0a
     f3c:	99 87       	std	Y+9, r25	; 0x09

	// no voltage divider connected
	if(Rup == 0 && Rdn == 0) {
     f3e:	2d 81       	ldd	r18, Y+5	; 0x05
     f40:	3e 81       	ldd	r19, Y+6	; 0x06
     f42:	4f 81       	ldd	r20, Y+7	; 0x07
     f44:	58 85       	ldd	r21, Y+8	; 0x08
     f46:	23 2b       	or	r18, r19
     f48:	24 2b       	or	r18, r20
     f4a:	25 2b       	or	r18, r21
     f4c:	41 f4       	brne	.+16     	; 0xf5e <read_adc_mv+0xf6>
     f4e:	89 81       	ldd	r24, Y+1	; 0x01
     f50:	9a 81       	ldd	r25, Y+2	; 0x02
     f52:	ab 81       	ldd	r26, Y+3	; 0x03
     f54:	bc 81       	ldd	r27, Y+4	; 0x04
     f56:	89 2b       	or	r24, r25
     f58:	8a 2b       	or	r24, r26
     f5a:	8b 2b       	or	r24, r27
     f5c:	39 f1       	breq	.+78     	; 0xfac <read_adc_mv+0x144>
		return adc_voltage;
	}

	// +voltage divider (if any)
	return adc_voltage * Rdn / (Rup + Rdn);
     f5e:	69 81       	ldd	r22, Y+1	; 0x01
     f60:	7a 81       	ldd	r23, Y+2	; 0x02
     f62:	8b 81       	ldd	r24, Y+3	; 0x03
     f64:	9c 81       	ldd	r25, Y+4	; 0x04
     f66:	0e 94 f8 0b 	call	0x17f0	; 0x17f0 <__floatunsisf>
     f6a:	20 2f       	mov	r18, r16
     f6c:	31 2f       	mov	r19, r17
     f6e:	4a 85       	ldd	r20, Y+10	; 0x0a
     f70:	59 85       	ldd	r21, Y+9	; 0x09
     f72:	0e 94 c9 0c 	call	0x1992	; 0x1992 <__mulsf3>
     f76:	6b 01       	movw	r12, r22
     f78:	7c 01       	movw	r14, r24
     f7a:	6d 81       	ldd	r22, Y+5	; 0x05
     f7c:	7e 81       	ldd	r23, Y+6	; 0x06
     f7e:	8f 81       	ldd	r24, Y+7	; 0x07
     f80:	98 85       	ldd	r25, Y+8	; 0x08
     f82:	29 81       	ldd	r18, Y+1	; 0x01
     f84:	3a 81       	ldd	r19, Y+2	; 0x02
     f86:	4b 81       	ldd	r20, Y+3	; 0x03
     f88:	5c 81       	ldd	r21, Y+4	; 0x04
     f8a:	62 0f       	add	r22, r18
     f8c:	73 1f       	adc	r23, r19
     f8e:	84 1f       	adc	r24, r20
     f90:	95 1f       	adc	r25, r21
     f92:	0e 94 f8 0b 	call	0x17f0	; 0x17f0 <__floatunsisf>
     f96:	9b 01       	movw	r18, r22
     f98:	ac 01       	movw	r20, r24
     f9a:	c7 01       	movw	r24, r14
     f9c:	b6 01       	movw	r22, r12
     f9e:	0e 94 86 0b 	call	0x170c	; 0x170c <__divsf3>
     fa2:	06 2f       	mov	r16, r22
     fa4:	17 2f       	mov	r17, r23
     fa6:	8d 83       	std	Y+5, r24	; 0x05
     fa8:	99 83       	std	Y+1, r25	; 0x01
     faa:	21 c0       	rjmp	.+66     	; 0xfee <read_adc_mv+0x186>
	// convert from 0..1023 to 0..Vref
	double adc_voltage = (4962.0f / 1024.0f) * (double)volt_sum;

	// no voltage divider connected
	if(Rup == 0 && Rdn == 0) {
		return adc_voltage;
     fac:	3a 85       	ldd	r19, Y+10	; 0x0a
     fae:	3d 83       	std	Y+5, r19	; 0x05
     fb0:	49 85       	ldd	r20, Y+9	; 0x09
     fb2:	49 83       	std	Y+1, r20	; 0x01
     fb4:	1c c0       	rjmp	.+56     	; 0xfee <read_adc_mv+0x186>
	uint64_t volt_sum = 0;

	if(how_many==0) how_many++;

	// set ADMUX channel and reference voltage
	ADMUX = admux_val;
     fb6:	80 93 7c 00 	sts	0x007C, r24	; 0x80007c <__DATA_REGION_ORIGIN__+0x1c>

	// initialize the ADC circuit
	ADCSRA = _BV(ADEN) | _BV(ADPS2) | _BV(ADPS1); 		// enabled, division factor: 64
     fba:	86 e8       	ldi	r24, 0x86	; 134
     fbc:	80 93 7a 00 	sts	0x007A, r24	; 0x80007a <__DATA_REGION_ORIGIN__+0x1a>

	// no effect since ADATE in ADCSRA is = 0
	ADCSRB = 0x00;
     fc0:	10 92 7b 00 	sts	0x007B, r1	; 0x80007b <__DATA_REGION_ORIGIN__+0x1b>
     fc4:	71 2c       	mov	r7, r1
     fc6:	40 e0       	ldi	r20, 0x00	; 0
     fc8:	50 e0       	ldi	r21, 0x00	; 0
     fca:	b0 e0       	ldi	r27, 0x00	; 0
     fcc:	a0 e0       	ldi	r26, 0x00	; 0
     fce:	51 2c       	mov	r5, r1
     fd0:	61 2c       	mov	r6, r1

	// make "n" measurements, find average value
	for(uint8_t i=0; i<how_many; i++)
	{
		// Start conversion by setting ADSC on ADCSRA Register
		ADCSRA |= _BV(ADSC);
     fd2:	ea e7       	ldi	r30, 0x7A	; 122
     fd4:	f0 e0       	ldi	r31, 0x00	; 0

		// wait until conversion complete ADSC=0 -> Complete
		while (ADCSRA & (1<<ADSC));

		// Sum the current voltage
		volt_sum += ADCW;
     fd6:	0f 2e       	mov	r0, r31
     fd8:	f8 e7       	ldi	r31, 0x78	; 120
     fda:	2f 2e       	mov	r2, r31
     fdc:	31 2c       	mov	r3, r1
     fde:	f0 2d       	mov	r31, r0
     fe0:	4a 87       	std	Y+10, r20	; 0x0a
     fe2:	59 87       	std	Y+9, r21	; 0x09
     fe4:	bb 87       	std	Y+11, r27	; 0x0b
     fe6:	ac 87       	std	Y+12, r26	; 0x0c
     fe8:	05 2d       	mov	r16, r5
     fea:	16 2d       	mov	r17, r6
     fec:	65 cf       	rjmp	.-310    	; 0xeb8 <read_adc_mv+0x50>
		return adc_voltage;
	}

	// +voltage divider (if any)
	return adc_voltage * Rdn / (Rup + Rdn);
}
     fee:	60 2f       	mov	r22, r16
     ff0:	71 2f       	mov	r23, r17
     ff2:	8d 81       	ldd	r24, Y+5	; 0x05
     ff4:	99 81       	ldd	r25, Y+1	; 0x01
     ff6:	2c 96       	adiw	r28, 0x0c	; 12
     ff8:	0f b6       	in	r0, 0x3f	; 63
     ffa:	f8 94       	cli
     ffc:	de bf       	out	0x3e, r29	; 62
     ffe:	0f be       	out	0x3f, r0	; 63
    1000:	cd bf       	out	0x3d, r28	; 61
    1002:	df 91       	pop	r29
    1004:	cf 91       	pop	r28
    1006:	1f 91       	pop	r17
    1008:	0f 91       	pop	r16
    100a:	ff 90       	pop	r15
    100c:	ef 90       	pop	r14
    100e:	df 90       	pop	r13
    1010:	cf 90       	pop	r12
    1012:	bf 90       	pop	r11
    1014:	af 90       	pop	r10
    1016:	9f 90       	pop	r9
    1018:	8f 90       	pop	r8
    101a:	7f 90       	pop	r7
    101c:	6f 90       	pop	r6
    101e:	5f 90       	pop	r5
    1020:	4f 90       	pop	r4
    1022:	3f 90       	pop	r3
    1024:	2f 90       	pop	r2
    1026:	08 95       	ret

00001028 <read_temperature>:
	else {
		TCCR2B &= ~(1<<CS21);
	}
}

double read_temperature() {
    1028:	ef 92       	push	r14
    102a:	0f 93       	push	r16
    102c:	1f 93       	push	r17
	setHigh(TEMP_SHUT_PORT, TEMP_SHUT_PIN);
    102e:	40 9a       	sbi	0x08, 0	; 8
	delay_builtin_ms_(5);
    1030:	85 e0       	ldi	r24, 0x05	; 5
    1032:	90 e0       	ldi	r25, 0x00	; 0
    1034:	0e 94 06 05 	call	0xa0c	; 0xa0c <delay_builtin_ms_>

	double adc = read_adc_mv(TEMP_C_ADMUX_VAL, 0, 0, 16);
    1038:	68 94       	set
    103a:	ee 24       	eor	r14, r14
    103c:	e4 f8       	bld	r14, 4
    103e:	00 e0       	ldi	r16, 0x00	; 0
    1040:	10 e0       	ldi	r17, 0x00	; 0
    1042:	98 01       	movw	r18, r16
    1044:	40 e0       	ldi	r20, 0x00	; 0
    1046:	50 e0       	ldi	r21, 0x00	; 0
    1048:	ba 01       	movw	r22, r20
    104a:	82 e0       	ldi	r24, 0x02	; 2
    104c:	0e 94 34 07 	call	0xe68	; 0xe68 <read_adc_mv>

	setLow(TEMP_SHUT_PORT, TEMP_SHUT_PIN);
    1050:	40 98       	cbi	0x08, 0	; 8

	// TMP36F provides a 750 mV output at 25C. Output scale factor of 10 mV/C. offset is 100mV at -40C
	return (adc - 100) / 10 - 40;
    1052:	20 e0       	ldi	r18, 0x00	; 0
    1054:	30 e0       	ldi	r19, 0x00	; 0
    1056:	48 ec       	ldi	r20, 0xC8	; 200
    1058:	52 e4       	ldi	r21, 0x42	; 66
    105a:	0e 94 19 0b 	call	0x1632	; 0x1632 <__subsf3>
    105e:	20 e0       	ldi	r18, 0x00	; 0
    1060:	30 e0       	ldi	r19, 0x00	; 0
    1062:	40 e2       	ldi	r20, 0x20	; 32
    1064:	51 e4       	ldi	r21, 0x41	; 65
    1066:	0e 94 86 0b 	call	0x170c	; 0x170c <__divsf3>
    106a:	20 e0       	ldi	r18, 0x00	; 0
    106c:	30 e0       	ldi	r19, 0x00	; 0
    106e:	40 e2       	ldi	r20, 0x20	; 32
    1070:	52 e4       	ldi	r21, 0x42	; 66
    1072:	0e 94 19 0b 	call	0x1632	; 0x1632 <__subsf3>
}
    1076:	1f 91       	pop	r17
    1078:	0f 91       	pop	r16
    107a:	ef 90       	pop	r14
    107c:	08 95       	ret

0000107e <read_solar_volt>:

double read_solar_volt() {
    107e:	ef 92       	push	r14
    1080:	0f 93       	push	r16
    1082:	1f 93       	push	r17
	return read_adc_mv(SOL_VOLT_ADMUX_VAL, 47000, 47000, 16);
    1084:	68 94       	set
    1086:	ee 24       	eor	r14, r14
    1088:	e4 f8       	bld	r14, 4
    108a:	08 e9       	ldi	r16, 0x98	; 152
    108c:	17 eb       	ldi	r17, 0xB7	; 183
    108e:	20 e0       	ldi	r18, 0x00	; 0
    1090:	30 e0       	ldi	r19, 0x00	; 0
    1092:	48 e9       	ldi	r20, 0x98	; 152
    1094:	57 eb       	ldi	r21, 0xB7	; 183
    1096:	60 e0       	ldi	r22, 0x00	; 0
    1098:	70 e0       	ldi	r23, 0x00	; 0
    109a:	85 e0       	ldi	r24, 0x05	; 5
    109c:	0e 94 34 07 	call	0xe68	; 0xe68 <read_adc_mv>
}
    10a0:	1f 91       	pop	r17
    10a2:	0f 91       	pop	r16
    10a4:	ef 90       	pop	r14
    10a6:	08 95       	ret

000010a8 <read_boost_volt>:

double read_boost_volt() {
    10a8:	ef 92       	push	r14
    10aa:	0f 93       	push	r16
    10ac:	1f 93       	push	r17
	return read_adc_mv(BOOST_VOLT_ADMUX_VAL, 47000, 47000, 16);
    10ae:	68 94       	set
    10b0:	ee 24       	eor	r14, r14
    10b2:	e4 f8       	bld	r14, 4
    10b4:	08 e9       	ldi	r16, 0x98	; 152
    10b6:	17 eb       	ldi	r17, 0xB7	; 183
    10b8:	20 e0       	ldi	r18, 0x00	; 0
    10ba:	30 e0       	ldi	r19, 0x00	; 0
    10bc:	48 e9       	ldi	r20, 0x98	; 152
    10be:	57 eb       	ldi	r21, 0xB7	; 183
    10c0:	60 e0       	ldi	r22, 0x00	; 0
    10c2:	70 e0       	ldi	r23, 0x00	; 0
    10c4:	84 e0       	ldi	r24, 0x04	; 4
    10c6:	0e 94 34 07 	call	0xe68	; 0xe68 <read_adc_mv>
}
    10ca:	1f 91       	pop	r17
    10cc:	0f 91       	pop	r16
    10ce:	ef 90       	pop	r14
    10d0:	08 95       	ret

000010d2 <read_batt_volt>:

double read_batt_volt() {
    10d2:	ef 92       	push	r14
    10d4:	0f 93       	push	r16
    10d6:	1f 93       	push	r17
	return read_adc_mv(BATT_VOLT_ADMUX_VAL, 47000, 100000, 16);
    10d8:	68 94       	set
    10da:	ee 24       	eor	r14, r14
    10dc:	e4 f8       	bld	r14, 4
    10de:	00 ea       	ldi	r16, 0xA0	; 160
    10e0:	16 e8       	ldi	r17, 0x86	; 134
    10e2:	21 e0       	ldi	r18, 0x01	; 1
    10e4:	30 e0       	ldi	r19, 0x00	; 0
    10e6:	48 e9       	ldi	r20, 0x98	; 152
    10e8:	57 eb       	ldi	r21, 0xB7	; 183
    10ea:	60 e0       	ldi	r22, 0x00	; 0
    10ec:	70 e0       	ldi	r23, 0x00	; 0
    10ee:	86 e0       	ldi	r24, 0x06	; 6
    10f0:	0e 94 34 07 	call	0xe68	; 0xe68 <read_adc_mv>
}
    10f4:	1f 91       	pop	r17
    10f6:	0f 91       	pop	r16
    10f8:	ef 90       	pop	r14
    10fa:	08 95       	ret

000010fc <send_telemetry>:
volatile uint8_t bools[BOOL_BANK_SIZE] = { 0, 0 }; 				// 8 global boolean values per BOOL_BANK_SIZE
volatile uint8_t rtc_slow_mode = 0;
volatile uint64_t seconds_counter = 0;
volatile uint8_t rtc_busy = 0;

void send_telemetry() {
    10fc:	2f 92       	push	r2
    10fe:	3f 92       	push	r3
    1100:	4f 92       	push	r4
    1102:	5f 92       	push	r5
    1104:	6f 92       	push	r6
    1106:	7f 92       	push	r7
    1108:	8f 92       	push	r8
    110a:	9f 92       	push	r9
    110c:	af 92       	push	r10
    110e:	bf 92       	push	r11
    1110:	cf 92       	push	r12
    1112:	df 92       	push	r13
    1114:	ef 92       	push	r14
    1116:	ff 92       	push	r15
    1118:	0f 93       	push	r16
    111a:	1f 93       	push	r17
    111c:	cf 93       	push	r28
    111e:	df 93       	push	r29
    1120:	cd b7       	in	r28, 0x3d	; 61
    1122:	de b7       	in	r29, 0x3e	; 62
    1124:	6b 97       	sbiw	r28, 0x1b	; 27
    1126:	0f b6       	in	r0, 0x3f	; 63
    1128:	f8 94       	cli
    112a:	de bf       	out	0x3e, r29	; 62
    112c:	0f be       	out	0x3f, r0	; 63
    112e:	cd bf       	out	0x3d, r28	; 61
	double solar_volt = read_solar_volt();
    1130:	0e 94 3f 08 	call	0x107e	; 0x107e <read_solar_volt>
    1134:	6b 8f       	std	Y+27, r22	; 0x1b
    1136:	07 2f       	mov	r16, r23
    1138:	f8 2e       	mov	r15, r24
    113a:	e9 2e       	mov	r14, r25
	double boost_volt = read_boost_volt();
    113c:	0e 94 54 08 	call	0x10a8	; 0x10a8 <read_boost_volt>
    1140:	d6 2e       	mov	r13, r22
    1142:	c7 2e       	mov	r12, r23
    1144:	b8 2e       	mov	r11, r24
    1146:	a9 2e       	mov	r10, r25
	double batt_volt = read_batt_volt();
    1148:	0e 94 69 08 	call	0x10d2	; 0x10d2 <read_batt_volt>
    114c:	96 2e       	mov	r9, r22
    114e:	87 2e       	mov	r8, r23
    1150:	78 2e       	mov	r7, r24
    1152:	69 2e       	mov	r6, r25
	double temperature = read_temperature();
    1154:	0e 94 14 08 	call	0x1028	; 0x1028 <read_temperature>
    1158:	56 2e       	mov	r5, r22
    115a:	47 2e       	mov	r4, r23
    115c:	38 2e       	mov	r3, r24
    115e:	29 2e       	mov	r2, r25
	//		-17=temperature, or without the "-" when positive
	//		HHH=hacking attempts 0-999min
	//		TTT=charging time in minutes 0-999min

	uint8_t charging_or_not = 'N';
	if(!(BATT_CHRG_PINREG & _BV(BATT_CHRG_PIN))) charging_or_not = 'C';
    1160:	33 99       	sbic	0x06, 3	; 6
    1162:	02 c0       	rjmp	.+4      	; 0x1168 <send_telemetry+0x6c>
    1164:	13 e4       	ldi	r17, 0x43	; 67
    1166:	01 c0       	rjmp	.+2      	; 0x116a <send_telemetry+0x6e>
	//		4.1=battery voltage
	//		-17=temperature, or without the "-" when positive
	//		HHH=hacking attempts 0-999min
	//		TTT=charging time in minutes 0-999min

	uint8_t charging_or_not = 'N';
    1168:	1e e4       	ldi	r17, 0x4E	; 78
	if(!(BATT_CHRG_PINREG & _BV(BATT_CHRG_PIN))) charging_or_not = 'C';

	uint16_t charging_time_min = charging_time_sec % 60;
    116a:	60 91 40 01 	lds	r22, 0x0140	; 0x800140 <charging_time_sec>
    116e:	70 91 41 01 	lds	r23, 0x0141	; 0x800141 <charging_time_sec+0x1>
    1172:	80 91 42 01 	lds	r24, 0x0142	; 0x800142 <charging_time_sec+0x2>
    1176:	90 91 43 01 	lds	r25, 0x0143	; 0x800143 <charging_time_sec+0x3>
    117a:	2c e3       	ldi	r18, 0x3C	; 60
    117c:	30 e0       	ldi	r19, 0x00	; 0
    117e:	40 e0       	ldi	r20, 0x00	; 0
    1180:	50 e0       	ldi	r21, 0x00	; 0
    1182:	0e 94 d7 10 	call	0x21ae	; 0x21ae <__udivmodsi4>
	if(charging_time_min > 999) charging_time_min = 999;

	uint8_t param[26];
	sprintf((char *)param, "%c#%.1f#%.1f#%.1f#%.0f#%d#%d#$", charging_or_not, solar_volt, boost_volt, batt_volt, temperature, hacking_attempts_cnt, charging_time_min);
    1186:	20 91 3e 01 	lds	r18, 0x013E	; 0x80013e <hacking_attempts_cnt>
    118a:	68 3e       	cpi	r22, 0xE8	; 232
    118c:	83 e0       	ldi	r24, 0x03	; 3
    118e:	78 07       	cpc	r23, r24
    1190:	10 f0       	brcs	.+4      	; 0x1196 <send_telemetry+0x9a>
    1192:	67 ee       	ldi	r22, 0xE7	; 231
    1194:	73 e0       	ldi	r23, 0x03	; 3
    1196:	7f 93       	push	r23
    1198:	6f 93       	push	r22
    119a:	1f 92       	push	r1
    119c:	2f 93       	push	r18
    119e:	2f 92       	push	r2
    11a0:	3f 92       	push	r3
    11a2:	4f 92       	push	r4
    11a4:	5f 92       	push	r5
    11a6:	6f 92       	push	r6
    11a8:	7f 92       	push	r7
    11aa:	8f 92       	push	r8
    11ac:	9f 92       	push	r9
    11ae:	af 92       	push	r10
    11b0:	bf 92       	push	r11
    11b2:	cf 92       	push	r12
    11b4:	df 92       	push	r13
    11b6:	ef 92       	push	r14
    11b8:	ff 92       	push	r15
    11ba:	0f 93       	push	r16
    11bc:	9b 8d       	ldd	r25, Y+27	; 0x1b
    11be:	9f 93       	push	r25
    11c0:	1f 92       	push	r1
    11c2:	1f 93       	push	r17
    11c4:	8b e0       	ldi	r24, 0x0B	; 11
    11c6:	91 e0       	ldi	r25, 0x01	; 1
    11c8:	9f 93       	push	r25
    11ca:	8f 93       	push	r24
    11cc:	8e 01       	movw	r16, r28
    11ce:	0f 5f       	subi	r16, 0xFF	; 255
    11d0:	1f 4f       	sbci	r17, 0xFF	; 255
    11d2:	1f 93       	push	r17
    11d4:	0f 93       	push	r16
    11d6:	0e 94 38 13 	call	0x2670	; 0x2670 <sprintf>

	send_command(RF_CMD_TELEDATA, param, 32);
    11da:	40 e2       	ldi	r20, 0x20	; 32
    11dc:	b8 01       	movw	r22, r16
    11de:	86 e0       	ldi	r24, 0x06	; 6
    11e0:	98 e7       	ldi	r25, 0x78	; 120
    11e2:	0e 94 73 04 	call	0x8e6	; 0x8e6 <send_command>

	hacking_attempts_cnt = 0; // we can clear this one now
    11e6:	10 92 3e 01 	sts	0x013E, r1	; 0x80013e <hacking_attempts_cnt>
}
    11ea:	0f b6       	in	r0, 0x3f	; 63
    11ec:	f8 94       	cli
    11ee:	de bf       	out	0x3e, r29	; 62
    11f0:	0f be       	out	0x3f, r0	; 63
    11f2:	cd bf       	out	0x3d, r28	; 61
    11f4:	6b 96       	adiw	r28, 0x1b	; 27
    11f6:	0f b6       	in	r0, 0x3f	; 63
    11f8:	f8 94       	cli
    11fa:	de bf       	out	0x3e, r29	; 62
    11fc:	0f be       	out	0x3f, r0	; 63
    11fe:	cd bf       	out	0x3d, r28	; 61
    1200:	df 91       	pop	r29
    1202:	cf 91       	pop	r28
    1204:	1f 91       	pop	r17
    1206:	0f 91       	pop	r16
    1208:	ff 90       	pop	r15
    120a:	ef 90       	pop	r14
    120c:	df 90       	pop	r13
    120e:	cf 90       	pop	r12
    1210:	bf 90       	pop	r11
    1212:	af 90       	pop	r10
    1214:	9f 90       	pop	r9
    1216:	8f 90       	pop	r8
    1218:	7f 90       	pop	r7
    121a:	6f 90       	pop	r6
    121c:	5f 90       	pop	r5
    121e:	4f 90       	pop	r4
    1220:	3f 90       	pop	r3
    1222:	2f 90       	pop	r2
    1224:	08 95       	ret

00001226 <next_within_window>:
}

// this looks stupid
uint8_t next_within_window(uint16_t next, uint16_t baseline, uint16_t window) {
	// no overflow of window
	if(baseline + window > baseline) {
    1226:	46 0f       	add	r20, r22
    1228:	57 1f       	adc	r21, r23
    122a:	64 17       	cp	r22, r20
    122c:	75 07       	cpc	r23, r21
    122e:	48 f4       	brcc	.+18     	; 0x1242 <next_within_window+0x1c>
		// NEXT(BASELINE .. BASELINE + WINDOW)
		if(next > baseline && next <= (baseline + window)) {
    1230:	68 17       	cp	r22, r24
    1232:	79 07       	cpc	r23, r25
    1234:	78 f4       	brcc	.+30     	; 0x1254 <next_within_window+0x2e>
			return 1;
    1236:	21 e0       	ldi	r18, 0x01	; 1
    1238:	48 17       	cp	r20, r24
    123a:	59 07       	cpc	r21, r25
    123c:	70 f4       	brcc	.+28     	; 0x125a <next_within_window+0x34>
    123e:	20 e0       	ldi	r18, 0x00	; 0
    1240:	0c c0       	rjmp	.+24     	; 0x125a <next_within_window+0x34>
		}
	}
	// window overflows
	else {
		// upper window NEXT(BASELINE .. MAX)
		if(next > baseline && next <= 0xFFFF) {
    1242:	68 17       	cp	r22, r24
    1244:	79 07       	cpc	r23, r25
    1246:	40 f0       	brcs	.+16     	; 0x1258 <next_within_window+0x32>
uint8_t next_within_window(uint16_t next, uint16_t baseline, uint16_t window) {
	// no overflow of window
	if(baseline + window > baseline) {
		// NEXT(BASELINE .. BASELINE + WINDOW)
		if(next > baseline && next <= (baseline + window)) {
			return 1;
    1248:	21 e0       	ldi	r18, 0x01	; 1
    124a:	48 17       	cp	r20, r24
    124c:	59 07       	cpc	r21, r25
    124e:	28 f4       	brcc	.+10     	; 0x125a <next_within_window+0x34>
    1250:	20 e0       	ldi	r18, 0x00	; 0
    1252:	03 c0       	rjmp	.+6      	; 0x125a <next_within_window+0x34>
			if(next <= baseline + window) {
				return 1;
			}
		}
	}
	return 0;
    1254:	20 e0       	ldi	r18, 0x00	; 0
    1256:	01 c0       	rjmp	.+2      	; 0x125a <next_within_window+0x34>
	}
	// window overflows
	else {
		// upper window NEXT(BASELINE .. MAX)
		if(next > baseline && next <= 0xFFFF) {
			return 1;
    1258:	21 e0       	ldi	r18, 0x01	; 1
				return 1;
			}
		}
	}
	return 0;
}
    125a:	82 2f       	mov	r24, r18
    125c:	08 95       	ret

0000125e <process_command>:

	// back to listening
	nrf24l01_setRX();
}

void process_command(uint8_t *rx_buff) {
    125e:	af 92       	push	r10
    1260:	bf 92       	push	r11
    1262:	cf 92       	push	r12
    1264:	df 92       	push	r13
    1266:	ef 92       	push	r14
    1268:	ff 92       	push	r15
    126a:	0f 93       	push	r16
    126c:	1f 93       	push	r17
    126e:	cf 93       	push	r28
    1270:	df 93       	push	r29
    1272:	00 d0       	rcall	.+0      	; 0x1274 <process_command+0x16>
    1274:	00 d0       	rcall	.+0      	; 0x1276 <process_command+0x18>
    1276:	cd b7       	in	r28, 0x3d	; 61
    1278:	de b7       	in	r29, 0x3e	; 62
    127a:	8c 01       	movw	r16, r24

	// decrypt access code
	uint32_t encrypted = rx_buff[0];
	encrypted |= (uint16_t)(rx_buff[1]) << 8;
	encrypted |= (uint32_t)(rx_buff[2]) << 16;
	encrypted |= (uint32_t)(rx_buff[3]) << 24;
    127c:	fc 01       	movw	r30, r24
    127e:	22 81       	ldd	r18, Z+2	; 0x02
    1280:	83 81       	ldd	r24, Z+3	; 0x03
    1282:	90 e0       	ldi	r25, 0x00	; 0
    1284:	a0 e0       	ldi	r26, 0x00	; 0
    1286:	b0 e0       	ldi	r27, 0x00	; 0
    1288:	b8 2f       	mov	r27, r24
    128a:	aa 27       	eor	r26, r26
    128c:	99 27       	eor	r25, r25
    128e:	88 27       	eor	r24, r24
    1290:	a2 2b       	or	r26, r18
    1292:	20 81       	ld	r18, Z
    1294:	82 2b       	or	r24, r18
    1296:	41 81       	ldd	r20, Z+1	; 0x01
    1298:	50 e0       	ldi	r21, 0x00	; 0
    129a:	54 2f       	mov	r21, r20
    129c:	44 27       	eor	r20, r20
    129e:	60 e0       	ldi	r22, 0x00	; 0
    12a0:	70 e0       	ldi	r23, 0x00	; 0
    12a2:	84 2b       	or	r24, r20
    12a4:	95 2b       	or	r25, r21
    12a6:	a6 2b       	or	r26, r22
    12a8:	b7 2b       	or	r27, r23
    12aa:	89 83       	std	Y+1, r24	; 0x01
    12ac:	9a 83       	std	Y+2, r25	; 0x02
    12ae:	ab 83       	std	Y+3, r26	; 0x03
    12b0:	bc 83       	std	Y+4, r27	; 0x04

	keeloq_decrypt(&encrypted, (uint64_t *)&kl_master_crypt_key);
    12b2:	69 e4       	ldi	r22, 0x49	; 73
    12b4:	71 e0       	ldi	r23, 0x01	; 1
    12b6:	ce 01       	movw	r24, r28
    12b8:	01 96       	adiw	r24, 0x01	; 1
    12ba:	0e 94 d4 00 	call	0x1a8	; 0x1a8 <keeloq_decrypt>

	// variable "encrypted" is now "decrypted". we need to verify whether this is a valid data or not.
	// encryption here does not provide secrecy but only message authenticity. that's all we care about here.

	// extract sync rx_counter from the encrypted portion, it is at the lower 2 bytes
	uint16_t enc_rx_counter = encrypted & 0xFFFF;
    12be:	c9 80       	ldd	r12, Y+1	; 0x01
    12c0:	da 80       	ldd	r13, Y+2	; 0x02
    12c2:	eb 80       	ldd	r14, Y+3	; 0x03
    12c4:	fc 80       	ldd	r15, Y+4	; 0x04

	// verify message authenticity:
	// 1. sequence must be within the window
	// 2. command from encrypted portion and plaintext command must match (I know, I know, plaintext attack...)
	if(
		next_within_window(enc_rx_counter, kl_rx_counter, 64)
    12c6:	60 91 51 01 	lds	r22, 0x0151	; 0x800151 <kl_rx_counter>
    12ca:	70 91 52 01 	lds	r23, 0x0152	; 0x800152 <kl_rx_counter+0x1>
    12ce:	40 e4       	ldi	r20, 0x40	; 64
    12d0:	50 e0       	ldi	r21, 0x00	; 0
    12d2:	c6 01       	movw	r24, r12
    12d4:	0e 94 13 09 	call	0x1226	; 0x1226 <next_within_window>
	raw_command |= (uint16_t)(rx_buff[5]) << 8;

	// verify message authenticity:
	// 1. sequence must be within the window
	// 2. command from encrypted portion and plaintext command must match (I know, I know, plaintext attack...)
	if(
    12d8:	88 23       	and	r24, r24
    12da:	09 f4       	brne	.+2      	; 0x12de <process_command+0x80>
    12dc:	71 c0       	rjmp	.+226    	; 0x13c0 <process_command+0x162>

	// extract command from the encrypted portion, it is at the upper 2 bytes
	uint16_t dec_command = encrypted >> 16;

	// extract command from non-encrypted (plaintext) portion
	uint16_t raw_command = rx_buff[4];
    12de:	f8 01       	movw	r30, r16
    12e0:	84 81       	ldd	r24, Z+4	; 0x04
	// verify message authenticity:
	// 1. sequence must be within the window
	// 2. command from encrypted portion and plaintext command must match (I know, I know, plaintext attack...)
	if(
		next_within_window(enc_rx_counter, kl_rx_counter, 64)
		&& dec_command == raw_command
    12e2:	25 81       	ldd	r18, Z+5	; 0x05
    12e4:	90 e0       	ldi	r25, 0x00	; 0
    12e6:	92 2b       	or	r25, r18
    12e8:	e8 16       	cp	r14, r24
    12ea:	f9 06       	cpc	r15, r25
    12ec:	09 f0       	breq	.+2      	; 0x12f0 <process_command+0x92>
    12ee:	68 c0       	rjmp	.+208    	; 0x13c0 <process_command+0x162>
	)
	{
		kl_rx_counter = enc_rx_counter; // keep track of the sync counter
    12f0:	d0 92 52 01 	sts	0x0152, r13	; 0x800152 <kl_rx_counter+0x1>
    12f4:	c0 92 51 01 	sts	0x0151, r12	; 0x800151 <kl_rx_counter>
		kl_rx_counter_resync = enc_rx_counter; // follow this one always
    12f8:	d0 92 48 01 	sts	0x0148, r13	; 0x800148 <kl_rx_counter_resync+0x1>
    12fc:	c0 92 47 01 	sts	0x0147, r12	; 0x800147 <kl_rx_counter_resync>
		update_kl_settings_to_eeprom(); // save (everything every time)
    1300:	0e 94 55 04 	call	0x8aa	; 0x8aa <update_kl_settings_to_eeprom>

		// optional parameter pointer
		uint8_t *param = rx_buff + 6; // processed 6 bytes so far, so skip them. (Note: we are left with 32-6 = 26 for the parameter. 32 because nRF24L01 packet is 32 bytes long max)

		switch(dec_command) {
    1304:	f9 e1       	ldi	r31, 0x19	; 25
    1306:	ef 16       	cp	r14, r31
    1308:	f5 e5       	ldi	r31, 0x55	; 85
    130a:	ff 06       	cpc	r15, r31
    130c:	49 f1       	breq	.+82     	; 0x1360 <process_command+0x102>
    130e:	58 f4       	brcc	.+22     	; 0x1326 <process_command+0xc8>
    1310:	e6 e9       	ldi	r30, 0x96	; 150
    1312:	ee 16       	cp	r14, r30
    1314:	e4 e2       	ldi	r30, 0x24	; 36
    1316:	fe 06       	cpc	r15, r30
    1318:	c1 f0       	breq	.+48     	; 0x134a <process_command+0xec>
    131a:	f6 e0       	ldi	r31, 0x06	; 6
    131c:	ef 16       	cp	r14, r31
    131e:	f7 e4       	ldi	r31, 0x47	; 71
    1320:	ff 06       	cpc	r15, r31
    1322:	a9 f1       	breq	.+106    	; 0x138e <process_command+0x130>
    1324:	77 c0       	rjmp	.+238    	; 0x1414 <process_command+0x1b6>
    1326:	87 e8       	ldi	r24, 0x87	; 135
    1328:	e8 16       	cp	r14, r24
    132a:	80 e6       	ldi	r24, 0x60	; 96
    132c:	f8 06       	cpc	r15, r24
    132e:	09 f4       	brne	.+2      	; 0x1332 <process_command+0xd4>
    1330:	44 c0       	rjmp	.+136    	; 0x13ba <process_command+0x15c>
    1332:	e3 e8       	ldi	r30, 0x83	; 131
    1334:	ee 16       	cp	r14, r30
    1336:	e6 e7       	ldi	r30, 0x76	; 118
    1338:	fe 06       	cpc	r15, r30
    133a:	51 f0       	breq	.+20     	; 0x1350 <process_command+0xf2>
    133c:	f8 e2       	ldi	r31, 0x28	; 40
    133e:	ef 16       	cp	r14, r31
    1340:	f6 e5       	ldi	r31, 0x56	; 86
    1342:	ff 06       	cpc	r15, r31
    1344:	09 f0       	breq	.+2      	; 0x1348 <process_command+0xea>
    1346:	66 c0       	rjmp	.+204    	; 0x1414 <process_command+0x1b6>
    1348:	08 c0       	rjmp	.+16     	; 0x135a <process_command+0xfc>
			case RF_CMD_ABORT:
				police_off();
    134a:	0e 94 3d 04 	call	0x87a	; 0x87a <police_off>
			break;
    134e:	62 c0       	rjmp	.+196    	; 0x1414 <process_command+0x1b6>

			case RF_CMD_POLICE:
			{
				uint8_t times = param[0];
				police_on(times);
    1350:	f8 01       	movw	r30, r16
    1352:	86 81       	ldd	r24, Z+6	; 0x06
    1354:	0e 94 44 04 	call	0x888	; 0x888 <police_on>
			}
			break;
    1358:	5d c0       	rjmp	.+186    	; 0x1414 <process_command+0x1b6>

			case RF_CMD_CAMERA:
				speed_camera();
    135a:	0e 94 11 05 	call	0xa22	; 0xa22 <speed_camera>
			break;
    135e:	5a c0       	rjmp	.+180    	; 0x1414 <process_command+0x1b6>

			case RF_CMD_SETRTC:
			{
				while(rtc_busy); // sync
    1360:	80 91 2a 01 	lds	r24, 0x012A	; 0x80012a <__data_end>
    1364:	81 11       	cpse	r24, r1
    1366:	fc cf       	rjmp	.-8      	; 0x1360 <process_command+0x102>

				TCCR2B = 0; // pause RTC...
    1368:	10 92 b1 00 	sts	0x00B1, r1	; 0x8000b1 <__DATA_REGION_ORIGIN__+0x51>

				// get RTC from param 7 bytes - mind the byteorder
				memcpy((uint8_t *)&RTC, param, 7);
    136c:	87 e0       	ldi	r24, 0x07	; 7
    136e:	f8 01       	movw	r30, r16
    1370:	36 96       	adiw	r30, 0x06	; 6
    1372:	a0 e0       	ldi	r26, 0x00	; 0
    1374:	b1 e0       	ldi	r27, 0x01	; 1
    1376:	01 90       	ld	r0, Z+
    1378:	0d 92       	st	X+, r0
    137a:	8a 95       	dec	r24
    137c:	e1 f7       	brne	.-8      	; 0x1376 <process_command+0x118>

				set_rtc_speed(rtc_slow_mode); // resume RTC
    137e:	80 91 33 01 	lds	r24, 0x0133	; 0x800133 <rtc_slow_mode>
    1382:	0e 94 2d 04 	call	0x85a	; 0x85a <set_rtc_speed>

				rtc_ok = 1;
    1386:	81 e0       	ldi	r24, 0x01	; 1
    1388:	80 93 3f 01 	sts	0x013F, r24	; 0x80013f <rtc_ok>
			}
			break;
    138c:	43 c0       	rjmp	.+134    	; 0x1414 <process_command+0x1b6>

			case RF_CMD_NEWKEY:
			{
				// get new key from param 8 bytes - mind the byteorder
				memcpy((uint8_t *)&kl_master_crypt_key, param, 8);
    138e:	f8 01       	movw	r30, r16
    1390:	76 81       	ldd	r23, Z+6	; 0x06
    1392:	67 81       	ldd	r22, Z+7	; 0x07
    1394:	50 85       	ldd	r21, Z+8	; 0x08
    1396:	41 85       	ldd	r20, Z+9	; 0x09
    1398:	32 85       	ldd	r19, Z+10	; 0x0a
    139a:	23 85       	ldd	r18, Z+11	; 0x0b
    139c:	94 85       	ldd	r25, Z+12	; 0x0c
    139e:	85 85       	ldd	r24, Z+13	; 0x0d
    13a0:	e9 e4       	ldi	r30, 0x49	; 73
    13a2:	f1 e0       	ldi	r31, 0x01	; 1
    13a4:	70 83       	st	Z, r23
    13a6:	61 83       	std	Z+1, r22	; 0x01
    13a8:	52 83       	std	Z+2, r21	; 0x02
    13aa:	43 83       	std	Z+3, r20	; 0x03
    13ac:	34 83       	std	Z+4, r19	; 0x04
    13ae:	25 83       	std	Z+5, r18	; 0x05
    13b0:	96 83       	std	Z+6, r25	; 0x06
    13b2:	87 83       	std	Z+7, r24	; 0x07

				update_kl_settings_to_eeprom();
    13b4:	0e 94 55 04 	call	0x8aa	; 0x8aa <update_kl_settings_to_eeprom>
			}
			break;
    13b8:	2d c0       	rjmp	.+90     	; 0x1414 <process_command+0x1b6>

			case RF_CMD_GETTELE:
				send_telemetry();
    13ba:	0e 94 7e 08 	call	0x10fc	; 0x10fc <send_telemetry>
			break;
    13be:	2a c0       	rjmp	.+84     	; 0x1414 <process_command+0x1b6>
			}
		}
	}
	else {
		// maybe it is within the larger re-sync window?
		if(next_within_window(enc_rx_counter, kl_rx_counter_resync, 32767)) {
    13c0:	60 91 47 01 	lds	r22, 0x0147	; 0x800147 <kl_rx_counter_resync>
    13c4:	70 91 48 01 	lds	r23, 0x0148	; 0x800148 <kl_rx_counter_resync+0x1>
    13c8:	4f ef       	ldi	r20, 0xFF	; 255
    13ca:	5f e7       	ldi	r21, 0x7F	; 127
    13cc:	c6 01       	movw	r24, r12
    13ce:	0e 94 13 09 	call	0x1226	; 0x1226 <next_within_window>
    13d2:	88 23       	and	r24, r24
    13d4:	a1 f0       	breq	.+40     	; 0x13fe <process_command+0x1a0>
			// caught up?
			if(next_within_window(enc_rx_counter, kl_rx_counter_resync, 1)) {
    13d6:	60 91 47 01 	lds	r22, 0x0147	; 0x800147 <kl_rx_counter_resync>
    13da:	70 91 48 01 	lds	r23, 0x0148	; 0x800148 <kl_rx_counter_resync+0x1>
    13de:	41 e0       	ldi	r20, 0x01	; 1
    13e0:	50 e0       	ldi	r21, 0x00	; 0
    13e2:	c6 01       	movw	r24, r12
    13e4:	0e 94 13 09 	call	0x1226	; 0x1226 <next_within_window>
    13e8:	88 23       	and	r24, r24
    13ea:	21 f0       	breq	.+8      	; 0x13f4 <process_command+0x196>
				kl_rx_counter = enc_rx_counter;
    13ec:	d0 92 52 01 	sts	0x0152, r13	; 0x800152 <kl_rx_counter+0x1>
    13f0:	c0 92 51 01 	sts	0x0151, r12	; 0x800151 <kl_rx_counter>
			}
			kl_rx_counter_resync = enc_rx_counter;
    13f4:	d0 92 48 01 	sts	0x0148, r13	; 0x800148 <kl_rx_counter_resync+0x1>
    13f8:	c0 92 47 01 	sts	0x0147, r12	; 0x800147 <kl_rx_counter_resync>
    13fc:	05 c0       	rjmp	.+10     	; 0x1408 <process_command+0x1aa>
		}
		else {
			hacking_attempts_cnt++;
    13fe:	80 91 3e 01 	lds	r24, 0x013E	; 0x80013e <hacking_attempts_cnt>
    1402:	8f 5f       	subi	r24, 0xFF	; 255
    1404:	80 93 3e 01 	sts	0x013E, r24	; 0x80013e <hacking_attempts_cnt>
		}
		
		// DEBUG
		setHigh(LED_RED_PORT, LED_RED_PIN);
    1408:	5d 9a       	sbi	0x0b, 5	; 11
		delay_builtin_ms_(500);
    140a:	84 ef       	ldi	r24, 0xF4	; 244
    140c:	91 e0       	ldi	r25, 0x01	; 1
    140e:	0e 94 06 05 	call	0xa0c	; 0xa0c <delay_builtin_ms_>
		setLow(LED_RED_PORT, LED_RED_PIN);
    1412:	5d 98       	cbi	0x0b, 5	; 11
	}

}
    1414:	0f 90       	pop	r0
    1416:	0f 90       	pop	r0
    1418:	0f 90       	pop	r0
    141a:	0f 90       	pop	r0
    141c:	df 91       	pop	r29
    141e:	cf 91       	pop	r28
    1420:	1f 91       	pop	r17
    1422:	0f 91       	pop	r16
    1424:	ff 90       	pop	r15
    1426:	ef 90       	pop	r14
    1428:	df 90       	pop	r13
    142a:	cf 90       	pop	r12
    142c:	bf 90       	pop	r11
    142e:	af 90       	pop	r10
    1430:	08 95       	ret

00001432 <main>:
	// say eeprom is valid
	eeprom_update_byte((uint8_t *)EEPROM_MAGIC, EEPROM_MAGIC_VALUE);
}

int main(void)
{
    1432:	cf 93       	push	r28
    1434:	df 93       	push	r29
    1436:	cd b7       	in	r28, 0x3d	; 61
    1438:	de b7       	in	r29, 0x3e	; 62
    143a:	a5 97       	sbiw	r28, 0x25	; 37
    143c:	0f b6       	in	r0, 0x3f	; 63
    143e:	f8 94       	cli
    1440:	de bf       	out	0x3e, r29	; 62
    1442:	0f be       	out	0x3f, r0	; 63
    1444:	cd bf       	out	0x3d, r28	; 61
	// Misc hardware init
	// this turns off all outputs & leds
	misc_hw_init();
    1446:	0e 94 d6 04 	call	0x9ac	; 0x9ac <misc_hw_init>

	// UART init
	setInput(DDRD, 0);
    144a:	50 98       	cbi	0x0a, 0	; 10
	setOutput(DDRD, 1);
    144c:	51 9a       	sbi	0x0a, 1	; 10
	uart_init(calc_UBRR(19200));
    144e:	89 e1       	ldi	r24, 0x19	; 25
    1450:	0e 94 21 04 	call	0x842	; 0x842 <uart_init>

	// read KEELOQ stuff from EEPROM
	// eeprom has some settings?
    if( eeprom_read_byte((uint8_t *)EEPROM_MAGIC) == EEPROM_MAGIC_VALUE) {
    1454:	80 e0       	ldi	r24, 0x00	; 0
    1456:	90 e0       	ldi	r25, 0x00	; 0
    1458:	0e 94 c8 13 	call	0x2790	; 0x2790 <eeprom_read_byte>
    145c:	8a 3a       	cpi	r24, 0xAA	; 170
    145e:	c9 f4       	brne	.+50     	; 0x1492 <main+0x60>
		eeprom_read_block((uint64_t *)&kl_master_crypt_key, (uint8_t *)EEPROM_MASTER_CRYPT_KEY, 8);
    1460:	48 e0       	ldi	r20, 0x08	; 8
    1462:	50 e0       	ldi	r21, 0x00	; 0
    1464:	61 e0       	ldi	r22, 0x01	; 1
    1466:	70 e0       	ldi	r23, 0x00	; 0
    1468:	89 e4       	ldi	r24, 0x49	; 73
    146a:	91 e0       	ldi	r25, 0x01	; 1
    146c:	0e 94 b8 13 	call	0x2770	; 0x2770 <eeprom_read_block>
		kl_rx_counter = eeprom_read_word((uint16_t *)EEPROM_RX_COUNTER);
    1470:	89 e0       	ldi	r24, 0x09	; 9
    1472:	90 e0       	ldi	r25, 0x00	; 0
    1474:	0e 94 d0 13 	call	0x27a0	; 0x27a0 <eeprom_read_word>
    1478:	90 93 52 01 	sts	0x0152, r25	; 0x800152 <kl_rx_counter+0x1>
    147c:	80 93 51 01 	sts	0x0151, r24	; 0x800151 <kl_rx_counter>
		kl_tx_counter = eeprom_read_word((uint16_t *)EEPROM_TX_COUNTER);
    1480:	8b e0       	ldi	r24, 0x0B	; 11
    1482:	90 e0       	ldi	r25, 0x00	; 0
    1484:	0e 94 d0 13 	call	0x27a0	; 0x27a0 <eeprom_read_word>
    1488:	90 93 54 01 	sts	0x0154, r25	; 0x800154 <kl_tx_counter+0x1>
    148c:	80 93 53 01 	sts	0x0153, r24	; 0x800153 <kl_tx_counter>
    1490:	24 c0       	rjmp	.+72     	; 0x14da <main+0xa8>
	}
	// nope, use defaults
	else {
		kl_master_crypt_key = DEFAULT_KEELOQ_CRYPT_KEY;
    1492:	80 e9       	ldi	r24, 0x90	; 144
    1494:	80 93 49 01 	sts	0x0149, r24	; 0x800149 <kl_master_crypt_key>
    1498:	89 e8       	ldi	r24, 0x89	; 137
    149a:	80 93 4a 01 	sts	0x014A, r24	; 0x80014a <kl_master_crypt_key+0x1>
    149e:	88 e7       	ldi	r24, 0x78	; 120
    14a0:	80 93 4b 01 	sts	0x014B, r24	; 0x80014b <kl_master_crypt_key+0x2>
    14a4:	86 e5       	ldi	r24, 0x56	; 86
    14a6:	80 93 4c 01 	sts	0x014C, r24	; 0x80014c <kl_master_crypt_key+0x3>
    14aa:	85 e4       	ldi	r24, 0x45	; 69
    14ac:	80 93 4d 01 	sts	0x014D, r24	; 0x80014d <kl_master_crypt_key+0x4>
    14b0:	84 e3       	ldi	r24, 0x34	; 52
    14b2:	80 93 4e 01 	sts	0x014E, r24	; 0x80014e <kl_master_crypt_key+0x5>
    14b6:	83 e2       	ldi	r24, 0x23	; 35
    14b8:	80 93 4f 01 	sts	0x014F, r24	; 0x80014f <kl_master_crypt_key+0x6>
    14bc:	82 e1       	ldi	r24, 0x12	; 18
    14be:	80 93 50 01 	sts	0x0150, r24	; 0x800150 <kl_master_crypt_key+0x7>
		kl_rx_counter = DEFAULT_KEELOQ_COUNTER;
    14c2:	88 ee       	ldi	r24, 0xE8	; 232
    14c4:	93 e0       	ldi	r25, 0x03	; 3
    14c6:	90 93 52 01 	sts	0x0152, r25	; 0x800152 <kl_rx_counter+0x1>
    14ca:	80 93 51 01 	sts	0x0151, r24	; 0x800151 <kl_rx_counter>
		kl_tx_counter = DEFAULT_KEELOQ_COUNTER;
    14ce:	90 93 54 01 	sts	0x0154, r25	; 0x800154 <kl_tx_counter+0x1>
    14d2:	80 93 53 01 	sts	0x0153, r24	; 0x800153 <kl_tx_counter>

		update_kl_settings_to_eeprom();
    14d6:	0e 94 55 04 	call	0x8aa	; 0x8aa <update_kl_settings_to_eeprom>
	}
	kl_rx_counter_resync = kl_rx_counter; // follow
    14da:	80 91 51 01 	lds	r24, 0x0151	; 0x800151 <kl_rx_counter>
    14de:	90 91 52 01 	lds	r25, 0x0152	; 0x800152 <kl_rx_counter+0x1>
    14e2:	90 93 48 01 	sts	0x0148, r25	; 0x800148 <kl_rx_counter_resync+0x1>
    14e6:	80 93 47 01 	sts	0x0147, r24	; 0x800147 <kl_rx_counter_resync>

	// Init the SPI port
	SPI_init();
    14ea:	0e 94 13 04 	call	0x826	; 0x826 <SPI_init>

	// nRF24L01 Init
	uint8_t my_rx_addr[5];
	my_rx_addr[0] = 77;
    14ee:	8d e4       	ldi	r24, 0x4D	; 77
    14f0:	89 83       	std	Y+1, r24	; 0x01
	my_rx_addr[1] = 66;
    14f2:	82 e4       	ldi	r24, 0x42	; 66
    14f4:	8a 83       	std	Y+2, r24	; 0x02
	my_rx_addr[2] = 44;
    14f6:	8c e2       	ldi	r24, 0x2C	; 44
    14f8:	8b 83       	std	Y+3, r24	; 0x03
	my_rx_addr[3] = 33;
    14fa:	81 e2       	ldi	r24, 0x21	; 33
    14fc:	8c 83       	std	Y+4, r24	; 0x04
	my_rx_addr[4] = 88;
    14fe:	88 e5       	ldi	r24, 0x58	; 88
    1500:	8d 83       	std	Y+5, r24	; 0x05
	nrf24l01_init(DEFAULT_RF_CHANNEL);
    1502:	8e e0       	ldi	r24, 0x0E	; 14
    1504:	0e 94 75 03 	call	0x6ea	; 0x6ea <nrf24l01_init>
	nrf24l01_setrxaddr0(my_rx_addr);
    1508:	ce 01       	movw	r24, r28
    150a:	01 96       	adiw	r24, 0x01	; 1
    150c:	0e 94 23 03 	call	0x646	; 0x646 <nrf24l01_setrxaddr0>
	nrf24l01_settxaddr(my_rx_addr);
    1510:	ce 01       	movw	r24, r28
    1512:	01 96       	adiw	r24, 0x01	; 1
    1514:	0e 94 29 03 	call	0x652	; 0x652 <nrf24l01_settxaddr>
	nrf24l01_setRX();
    1518:	0e 94 45 03 	call	0x68a	; 0x68a <nrf24l01_setRX>

	// Initialize Timer0 overflow ISR for 8.192ms interval, no need to go faster
	TCCR0A = 0;
    151c:	14 bc       	out	0x24, r1	; 36
	TCCR0B = _BV(CS12); // 1:256 prescaled, timer started!
    151e:	84 e0       	ldi	r24, 0x04	; 4
    1520:	85 bd       	out	0x25, r24	; 37
	TIMSK0 |= _BV(TOIE0); // for ISR(TIMER0_OVF_vect)
    1522:	ee e6       	ldi	r30, 0x6E	; 110
    1524:	f0 e0       	ldi	r31, 0x00	; 0
    1526:	80 81       	ld	r24, Z
    1528:	81 60       	ori	r24, 0x01	; 1
    152a:	80 83       	st	Z, r24

	// Initialize Timer2 as async RTC counter @ 1Hz with 32.768kHz crystal
	TCNT2 = 0;
    152c:	10 92 b2 00 	sts	0x00B2, r1	; 0x8000b2 <__DATA_REGION_ORIGIN__+0x52>
    TCCR2B |= (1<<CS22)|(1<<CS00); // 1 second by default
    1530:	e1 eb       	ldi	r30, 0xB1	; 177
    1532:	f0 e0       	ldi	r31, 0x00	; 0
    1534:	80 81       	ld	r24, Z
    1536:	85 60       	ori	r24, 0x05	; 5
    1538:	80 83       	st	Z, r24
    //Enable asynchronous mode
    ASSR  = (1<<AS2);
    153a:	80 e2       	ldi	r24, 0x20	; 32
    153c:	80 93 b6 00 	sts	0x00B6, r24	; 0x8000b6 <__DATA_REGION_ORIGIN__+0x56>
    //wait for registers update
    // while (ASSR & ((1<<TCN2UB)|(1<<TCR2BUB)));
    // enable overflow interrupt
	TIMSK2 |= (1 << TOIE2);
    1540:	e0 e7       	ldi	r30, 0x70	; 112
    1542:	f0 e0       	ldi	r31, 0x00	; 0
    1544:	80 81       	ld	r24, Z
    1546:	81 60       	ori	r24, 0x01	; 1
    1548:	80 83       	st	Z, r24

	// Interrupts ON
	sei();
    154a:	78 94       	sei

	delay_builtin_ms_(50);
    154c:	82 e3       	ldi	r24, 0x32	; 50
    154e:	90 e0       	ldi	r25, 0x00	; 0
    1550:	0e 94 06 05 	call	0xa0c	; 0xa0c <delay_builtin_ms_>
	//speed_camera();
	#endif

	// I figured that there is no point in waking up every 1s
	// so I am fixing it to 8 sec wakeup interval
	set_rtc_speed(1); // 8-sec RTC
    1554:	81 e0       	ldi	r24, 0x01	; 1
    1556:	0e 94 2d 04 	call	0x85a	; 0x85a <set_rtc_speed>
					//set_rtc_speed(0); // 1-sec RTC
				}
				else {
					//set_rtc_speed(1); // 8-sec RTC
				}
				telemetry_timer_min = TELEMETRY_MINUTES; // reload for next time
    155a:	0f 2e       	mov	r0, r31
    155c:	fe e1       	ldi	r31, 0x1E	; 30
    155e:	cf 2e       	mov	r12, r31
    1560:	d1 2c       	mov	r13, r1
    1562:	e1 2c       	mov	r14, r1
    1564:	f1 2c       	mov	r15, r1
    1566:	f0 2d       	mov	r31, r0
		- Battery charge indicator = send telemetry and go back to 1.
		- IRQ from nRF radio = process command and go back to 1.
		*/

		// OK to sleep?
		if(!police_lights_count) {
    1568:	80 91 3d 01 	lds	r24, 0x013D	; 0x80013d <police_lights_count>
    156c:	81 11       	cpse	r24, r1
    156e:	0d c0       	rjmp	.+26     	; 0x158a <main+0x158>
			// make sure these are OFF during sleep so that we don't end up dead
			setLow(LED_RED_PORT, LED_RED_PIN);
    1570:	5d 98       	cbi	0x0b, 5	; 11
			setLow(LED_BLUE_PORT, LED_BLUE_PIN);
    1572:	5e 98       	cbi	0x0b, 6	; 11
			delay_builtin_ms_(60);
			setLow(LED_BLUE_PORT, LED_BLUE_PIN);
			#endif*/

			// configure sleep mode
			set_sleep_mode(SLEEP_MODE_PWR_SAVE);
    1574:	83 b7       	in	r24, 0x33	; 51
    1576:	81 7f       	andi	r24, 0xF1	; 241
    1578:	86 60       	ori	r24, 0x06	; 6
    157a:	83 bf       	out	0x33, r24	; 51

			// go to sleep
			sleep_mode(); // zzzZZZzzzZZZzzzZZZzzz
    157c:	83 b7       	in	r24, 0x33	; 51
    157e:	81 60       	ori	r24, 0x01	; 1
    1580:	83 bf       	out	0x33, r24	; 51
    1582:	88 95       	sleep
    1584:	83 b7       	in	r24, 0x33	; 51
    1586:	8e 7f       	andi	r24, 0xFE	; 254
    1588:	83 bf       	out	0x33, r24	; 51
		}

		// (some interrupt happens) and we get into the ISR() of it... after it finishes, we continue here:

		// did charge event happen?
		if(charge_event) {
    158a:	80 91 46 01 	lds	r24, 0x0146	; 0x800146 <charge_event>
    158e:	88 23       	and	r24, r24
    1590:	71 f0       	breq	.+28     	; 0x15ae <main+0x17c>

			// charging
			if( !(BATT_CHRG_PINREG & _BV(BATT_CHRG_PIN)) ) {
    1592:	33 9b       	sbis	0x06, 3	; 6
    1594:	08 c0       	rjmp	.+16     	; 0x15a6 <main+0x174>
				//set_rtc_speed(0); // 1-sec RTC
			}
			// not charging (anymore)
			else {
				charging_time_sec = 0;
    1596:	10 92 40 01 	sts	0x0140, r1	; 0x800140 <charging_time_sec>
    159a:	10 92 41 01 	sts	0x0141, r1	; 0x800141 <charging_time_sec+0x1>
    159e:	10 92 42 01 	sts	0x0142, r1	; 0x800142 <charging_time_sec+0x2>
    15a2:	10 92 43 01 	sts	0x0143, r1	; 0x800143 <charging_time_sec+0x3>
			}

			send_telemetry();
    15a6:	0e 94 7e 08 	call	0x10fc	; 0x10fc <send_telemetry>

			charge_event = 0;  // handled
    15aa:	10 92 46 01 	sts	0x0146, r1	; 0x800146 <charge_event>
		}

		// did radio packet arrive?
		if(radio_event) {
    15ae:	80 91 45 01 	lds	r24, 0x0145	; 0x800145 <radio_event>
    15b2:	88 23       	and	r24, r24
    15b4:	b1 f0       	breq	.+44     	; 0x15e2 <main+0x1b0>
			/*setHigh(LED_RED_PORT, LED_RED_PIN);
			delay_builtin_ms_(60);
			setLow(LED_RED_PORT, LED_RED_PIN);*/

			// verify that RF packet arrived and process it
			if( nrf24l01_irq_rx_dr() )
    15b6:	0e 94 0a 04 	call	0x814	; 0x814 <nrf24l01_irq_rx_dr>
    15ba:	81 11       	cpse	r24, r1
    15bc:	0b c0       	rjmp	.+22     	; 0x15d4 <main+0x1a2>
    15be:	0f c0       	rjmp	.+30     	; 0x15de <main+0x1ac>
			{
				while( !( nrf24l01_readregister(NRF24L01_REG_FIFO_STATUS) & NRF24L01_REG_RX_EMPTY) )
				{
					uint8_t rx_buff[32];
					
					nrf24l01_read(rx_buff);
    15c0:	ce 01       	movw	r24, r28
    15c2:	06 96       	adiw	r24, 0x06	; 6
    15c4:	0e 94 cd 03 	call	0x79a	; 0x79a <nrf24l01_read>
					nrf24l01_irq_clear_rx_dr();
    15c8:	0e 94 0e 04 	call	0x81c	; 0x81c <nrf24l01_irq_clear_rx_dr>

					process_command(rx_buff);
    15cc:	ce 01       	movw	r24, r28
    15ce:	06 96       	adiw	r24, 0x06	; 6
    15d0:	0e 94 2f 09 	call	0x125e	; 0x125e <process_command>
			setLow(LED_RED_PORT, LED_RED_PIN);*/

			// verify that RF packet arrived and process it
			if( nrf24l01_irq_rx_dr() )
			{
				while( !( nrf24l01_readregister(NRF24L01_REG_FIFO_STATUS) & NRF24L01_REG_RX_EMPTY) )
    15d4:	87 e1       	ldi	r24, 0x17	; 23
    15d6:	0e 94 e8 02 	call	0x5d0	; 0x5d0 <nrf24l01_readregister>
    15da:	80 ff       	sbrs	r24, 0
    15dc:	f1 cf       	rjmp	.-30     	; 0x15c0 <main+0x18e>

					process_command(rx_buff);
				}
			}

			radio_event = 0; // handled
    15de:	10 92 45 01 	sts	0x0145, r1	; 0x800145 <radio_event>
		}

		// RTC has woken us up? every 1 or 8 seconds depending on situation
		if(rtc_event) {
    15e2:	80 91 44 01 	lds	r24, 0x0144	; 0x800144 <rtc_event>
    15e6:	88 23       	and	r24, r24
    15e8:	09 f4       	brne	.+2      	; 0x15ec <main+0x1ba>
    15ea:	be cf       	rjmp	.-132    	; 0x1568 <main+0x136>
			/*setHigh(LED_RED_PORT, LED_RED_PIN);
			delay_builtin_ms_(60);
			setLow(LED_RED_PORT, LED_RED_PIN);*/

			// send telemetry if it is time and if solar voltage is good
			if(!telemetry_timer_min) {
    15ec:	80 91 34 01 	lds	r24, 0x0134	; 0x800134 <telemetry_timer_min>
    15f0:	90 91 35 01 	lds	r25, 0x0135	; 0x800135 <telemetry_timer_min+0x1>
    15f4:	a0 91 36 01 	lds	r26, 0x0136	; 0x800136 <telemetry_timer_min+0x2>
    15f8:	b0 91 37 01 	lds	r27, 0x0137	; 0x800137 <telemetry_timer_min+0x3>
    15fc:	89 2b       	or	r24, r25
    15fe:	8a 2b       	or	r24, r26
    1600:	8b 2b       	or	r24, r27
    1602:	a1 f4       	brne	.+40     	; 0x162c <main+0x1fa>
				if(read_solar_volt() >= LOWEST_SOLVOLT_GOOD) {
    1604:	0e 94 3f 08 	call	0x107e	; 0x107e <read_solar_volt>
    1608:	20 e0       	ldi	r18, 0x00	; 0
    160a:	30 e8       	ldi	r19, 0x80	; 128
    160c:	4b e3       	ldi	r20, 0x3B	; 59
    160e:	55 e4       	ldi	r21, 0x45	; 69
    1610:	0e 94 c4 0c 	call	0x1988	; 0x1988 <__gesf2>
    1614:	88 23       	and	r24, r24
    1616:	14 f0       	brlt	.+4      	; 0x161c <main+0x1ea>
					send_telemetry();
    1618:	0e 94 7e 08 	call	0x10fc	; 0x10fc <send_telemetry>
					//set_rtc_speed(0); // 1-sec RTC
				}
				else {
					//set_rtc_speed(1); // 8-sec RTC
				}
				telemetry_timer_min = TELEMETRY_MINUTES; // reload for next time
    161c:	c0 92 34 01 	sts	0x0134, r12	; 0x800134 <telemetry_timer_min>
    1620:	d0 92 35 01 	sts	0x0135, r13	; 0x800135 <telemetry_timer_min+0x1>
    1624:	e0 92 36 01 	sts	0x0136, r14	; 0x800136 <telemetry_timer_min+0x2>
    1628:	f0 92 37 01 	sts	0x0137, r15	; 0x800137 <telemetry_timer_min+0x3>
			}

			rtc_event = 0; // handled
    162c:	10 92 44 01 	sts	0x0144, r1	; 0x800144 <rtc_event>
    1630:	9b cf       	rjmp	.-202    	; 0x1568 <main+0x136>

00001632 <__subsf3>:
    1632:	50 58       	subi	r21, 0x80	; 128

00001634 <__addsf3>:
    1634:	bb 27       	eor	r27, r27
    1636:	aa 27       	eor	r26, r26
    1638:	0e 94 31 0b 	call	0x1662	; 0x1662 <__addsf3x>
    163c:	0c 94 8a 0c 	jmp	0x1914	; 0x1914 <__fp_round>
    1640:	0e 94 7c 0c 	call	0x18f8	; 0x18f8 <__fp_pscA>
    1644:	38 f0       	brcs	.+14     	; 0x1654 <__addsf3+0x20>
    1646:	0e 94 83 0c 	call	0x1906	; 0x1906 <__fp_pscB>
    164a:	20 f0       	brcs	.+8      	; 0x1654 <__addsf3+0x20>
    164c:	39 f4       	brne	.+14     	; 0x165c <__addsf3+0x28>
    164e:	9f 3f       	cpi	r25, 0xFF	; 255
    1650:	19 f4       	brne	.+6      	; 0x1658 <__addsf3+0x24>
    1652:	26 f4       	brtc	.+8      	; 0x165c <__addsf3+0x28>
    1654:	0c 94 79 0c 	jmp	0x18f2	; 0x18f2 <__fp_nan>
    1658:	0e f4       	brtc	.+2      	; 0x165c <__addsf3+0x28>
    165a:	e0 95       	com	r30
    165c:	e7 fb       	bst	r30, 7
    165e:	0c 94 73 0c 	jmp	0x18e6	; 0x18e6 <__fp_inf>

00001662 <__addsf3x>:
    1662:	e9 2f       	mov	r30, r25
    1664:	0e 94 9b 0c 	call	0x1936	; 0x1936 <__fp_split3>
    1668:	58 f3       	brcs	.-42     	; 0x1640 <__addsf3+0xc>
    166a:	ba 17       	cp	r27, r26
    166c:	62 07       	cpc	r22, r18
    166e:	73 07       	cpc	r23, r19
    1670:	84 07       	cpc	r24, r20
    1672:	95 07       	cpc	r25, r21
    1674:	20 f0       	brcs	.+8      	; 0x167e <__addsf3x+0x1c>
    1676:	79 f4       	brne	.+30     	; 0x1696 <__addsf3x+0x34>
    1678:	a6 f5       	brtc	.+104    	; 0x16e2 <__addsf3x+0x80>
    167a:	0c 94 bd 0c 	jmp	0x197a	; 0x197a <__fp_zero>
    167e:	0e f4       	brtc	.+2      	; 0x1682 <__addsf3x+0x20>
    1680:	e0 95       	com	r30
    1682:	0b 2e       	mov	r0, r27
    1684:	ba 2f       	mov	r27, r26
    1686:	a0 2d       	mov	r26, r0
    1688:	0b 01       	movw	r0, r22
    168a:	b9 01       	movw	r22, r18
    168c:	90 01       	movw	r18, r0
    168e:	0c 01       	movw	r0, r24
    1690:	ca 01       	movw	r24, r20
    1692:	a0 01       	movw	r20, r0
    1694:	11 24       	eor	r1, r1
    1696:	ff 27       	eor	r31, r31
    1698:	59 1b       	sub	r21, r25
    169a:	99 f0       	breq	.+38     	; 0x16c2 <__addsf3x+0x60>
    169c:	59 3f       	cpi	r21, 0xF9	; 249
    169e:	50 f4       	brcc	.+20     	; 0x16b4 <__addsf3x+0x52>
    16a0:	50 3e       	cpi	r21, 0xE0	; 224
    16a2:	68 f1       	brcs	.+90     	; 0x16fe <__addsf3x+0x9c>
    16a4:	1a 16       	cp	r1, r26
    16a6:	f0 40       	sbci	r31, 0x00	; 0
    16a8:	a2 2f       	mov	r26, r18
    16aa:	23 2f       	mov	r18, r19
    16ac:	34 2f       	mov	r19, r20
    16ae:	44 27       	eor	r20, r20
    16b0:	58 5f       	subi	r21, 0xF8	; 248
    16b2:	f3 cf       	rjmp	.-26     	; 0x169a <__addsf3x+0x38>
    16b4:	46 95       	lsr	r20
    16b6:	37 95       	ror	r19
    16b8:	27 95       	ror	r18
    16ba:	a7 95       	ror	r26
    16bc:	f0 40       	sbci	r31, 0x00	; 0
    16be:	53 95       	inc	r21
    16c0:	c9 f7       	brne	.-14     	; 0x16b4 <__addsf3x+0x52>
    16c2:	7e f4       	brtc	.+30     	; 0x16e2 <__addsf3x+0x80>
    16c4:	1f 16       	cp	r1, r31
    16c6:	ba 0b       	sbc	r27, r26
    16c8:	62 0b       	sbc	r22, r18
    16ca:	73 0b       	sbc	r23, r19
    16cc:	84 0b       	sbc	r24, r20
    16ce:	ba f0       	brmi	.+46     	; 0x16fe <__addsf3x+0x9c>
    16d0:	91 50       	subi	r25, 0x01	; 1
    16d2:	a1 f0       	breq	.+40     	; 0x16fc <__addsf3x+0x9a>
    16d4:	ff 0f       	add	r31, r31
    16d6:	bb 1f       	adc	r27, r27
    16d8:	66 1f       	adc	r22, r22
    16da:	77 1f       	adc	r23, r23
    16dc:	88 1f       	adc	r24, r24
    16de:	c2 f7       	brpl	.-16     	; 0x16d0 <__addsf3x+0x6e>
    16e0:	0e c0       	rjmp	.+28     	; 0x16fe <__addsf3x+0x9c>
    16e2:	ba 0f       	add	r27, r26
    16e4:	62 1f       	adc	r22, r18
    16e6:	73 1f       	adc	r23, r19
    16e8:	84 1f       	adc	r24, r20
    16ea:	48 f4       	brcc	.+18     	; 0x16fe <__addsf3x+0x9c>
    16ec:	87 95       	ror	r24
    16ee:	77 95       	ror	r23
    16f0:	67 95       	ror	r22
    16f2:	b7 95       	ror	r27
    16f4:	f7 95       	ror	r31
    16f6:	9e 3f       	cpi	r25, 0xFE	; 254
    16f8:	08 f0       	brcs	.+2      	; 0x16fc <__addsf3x+0x9a>
    16fa:	b0 cf       	rjmp	.-160    	; 0x165c <__addsf3+0x28>
    16fc:	93 95       	inc	r25
    16fe:	88 0f       	add	r24, r24
    1700:	08 f0       	brcs	.+2      	; 0x1704 <__addsf3x+0xa2>
    1702:	99 27       	eor	r25, r25
    1704:	ee 0f       	add	r30, r30
    1706:	97 95       	ror	r25
    1708:	87 95       	ror	r24
    170a:	08 95       	ret

0000170c <__divsf3>:
    170c:	0e 94 9a 0b 	call	0x1734	; 0x1734 <__divsf3x>
    1710:	0c 94 8a 0c 	jmp	0x1914	; 0x1914 <__fp_round>
    1714:	0e 94 83 0c 	call	0x1906	; 0x1906 <__fp_pscB>
    1718:	58 f0       	brcs	.+22     	; 0x1730 <__divsf3+0x24>
    171a:	0e 94 7c 0c 	call	0x18f8	; 0x18f8 <__fp_pscA>
    171e:	40 f0       	brcs	.+16     	; 0x1730 <__divsf3+0x24>
    1720:	29 f4       	brne	.+10     	; 0x172c <__divsf3+0x20>
    1722:	5f 3f       	cpi	r21, 0xFF	; 255
    1724:	29 f0       	breq	.+10     	; 0x1730 <__divsf3+0x24>
    1726:	0c 94 73 0c 	jmp	0x18e6	; 0x18e6 <__fp_inf>
    172a:	51 11       	cpse	r21, r1
    172c:	0c 94 be 0c 	jmp	0x197c	; 0x197c <__fp_szero>
    1730:	0c 94 79 0c 	jmp	0x18f2	; 0x18f2 <__fp_nan>

00001734 <__divsf3x>:
    1734:	0e 94 9b 0c 	call	0x1936	; 0x1936 <__fp_split3>
    1738:	68 f3       	brcs	.-38     	; 0x1714 <__divsf3+0x8>

0000173a <__divsf3_pse>:
    173a:	99 23       	and	r25, r25
    173c:	b1 f3       	breq	.-20     	; 0x172a <__divsf3+0x1e>
    173e:	55 23       	and	r21, r21
    1740:	91 f3       	breq	.-28     	; 0x1726 <__divsf3+0x1a>
    1742:	95 1b       	sub	r25, r21
    1744:	55 0b       	sbc	r21, r21
    1746:	bb 27       	eor	r27, r27
    1748:	aa 27       	eor	r26, r26
    174a:	62 17       	cp	r22, r18
    174c:	73 07       	cpc	r23, r19
    174e:	84 07       	cpc	r24, r20
    1750:	38 f0       	brcs	.+14     	; 0x1760 <__divsf3_pse+0x26>
    1752:	9f 5f       	subi	r25, 0xFF	; 255
    1754:	5f 4f       	sbci	r21, 0xFF	; 255
    1756:	22 0f       	add	r18, r18
    1758:	33 1f       	adc	r19, r19
    175a:	44 1f       	adc	r20, r20
    175c:	aa 1f       	adc	r26, r26
    175e:	a9 f3       	breq	.-22     	; 0x174a <__divsf3_pse+0x10>
    1760:	35 d0       	rcall	.+106    	; 0x17cc <__divsf3_pse+0x92>
    1762:	0e 2e       	mov	r0, r30
    1764:	3a f0       	brmi	.+14     	; 0x1774 <__divsf3_pse+0x3a>
    1766:	e0 e8       	ldi	r30, 0x80	; 128
    1768:	32 d0       	rcall	.+100    	; 0x17ce <__divsf3_pse+0x94>
    176a:	91 50       	subi	r25, 0x01	; 1
    176c:	50 40       	sbci	r21, 0x00	; 0
    176e:	e6 95       	lsr	r30
    1770:	00 1c       	adc	r0, r0
    1772:	ca f7       	brpl	.-14     	; 0x1766 <__divsf3_pse+0x2c>
    1774:	2b d0       	rcall	.+86     	; 0x17cc <__divsf3_pse+0x92>
    1776:	fe 2f       	mov	r31, r30
    1778:	29 d0       	rcall	.+82     	; 0x17cc <__divsf3_pse+0x92>
    177a:	66 0f       	add	r22, r22
    177c:	77 1f       	adc	r23, r23
    177e:	88 1f       	adc	r24, r24
    1780:	bb 1f       	adc	r27, r27
    1782:	26 17       	cp	r18, r22
    1784:	37 07       	cpc	r19, r23
    1786:	48 07       	cpc	r20, r24
    1788:	ab 07       	cpc	r26, r27
    178a:	b0 e8       	ldi	r27, 0x80	; 128
    178c:	09 f0       	breq	.+2      	; 0x1790 <__divsf3_pse+0x56>
    178e:	bb 0b       	sbc	r27, r27
    1790:	80 2d       	mov	r24, r0
    1792:	bf 01       	movw	r22, r30
    1794:	ff 27       	eor	r31, r31
    1796:	93 58       	subi	r25, 0x83	; 131
    1798:	5f 4f       	sbci	r21, 0xFF	; 255
    179a:	3a f0       	brmi	.+14     	; 0x17aa <__divsf3_pse+0x70>
    179c:	9e 3f       	cpi	r25, 0xFE	; 254
    179e:	51 05       	cpc	r21, r1
    17a0:	78 f0       	brcs	.+30     	; 0x17c0 <__divsf3_pse+0x86>
    17a2:	0c 94 73 0c 	jmp	0x18e6	; 0x18e6 <__fp_inf>
    17a6:	0c 94 be 0c 	jmp	0x197c	; 0x197c <__fp_szero>
    17aa:	5f 3f       	cpi	r21, 0xFF	; 255
    17ac:	e4 f3       	brlt	.-8      	; 0x17a6 <__divsf3_pse+0x6c>
    17ae:	98 3e       	cpi	r25, 0xE8	; 232
    17b0:	d4 f3       	brlt	.-12     	; 0x17a6 <__divsf3_pse+0x6c>
    17b2:	86 95       	lsr	r24
    17b4:	77 95       	ror	r23
    17b6:	67 95       	ror	r22
    17b8:	b7 95       	ror	r27
    17ba:	f7 95       	ror	r31
    17bc:	9f 5f       	subi	r25, 0xFF	; 255
    17be:	c9 f7       	brne	.-14     	; 0x17b2 <__divsf3_pse+0x78>
    17c0:	88 0f       	add	r24, r24
    17c2:	91 1d       	adc	r25, r1
    17c4:	96 95       	lsr	r25
    17c6:	87 95       	ror	r24
    17c8:	97 f9       	bld	r25, 7
    17ca:	08 95       	ret
    17cc:	e1 e0       	ldi	r30, 0x01	; 1
    17ce:	66 0f       	add	r22, r22
    17d0:	77 1f       	adc	r23, r23
    17d2:	88 1f       	adc	r24, r24
    17d4:	bb 1f       	adc	r27, r27
    17d6:	62 17       	cp	r22, r18
    17d8:	73 07       	cpc	r23, r19
    17da:	84 07       	cpc	r24, r20
    17dc:	ba 07       	cpc	r27, r26
    17de:	20 f0       	brcs	.+8      	; 0x17e8 <__divsf3_pse+0xae>
    17e0:	62 1b       	sub	r22, r18
    17e2:	73 0b       	sbc	r23, r19
    17e4:	84 0b       	sbc	r24, r20
    17e6:	ba 0b       	sbc	r27, r26
    17e8:	ee 1f       	adc	r30, r30
    17ea:	88 f7       	brcc	.-30     	; 0x17ce <__divsf3_pse+0x94>
    17ec:	e0 95       	com	r30
    17ee:	08 95       	ret

000017f0 <__floatunsisf>:
    17f0:	e8 94       	clt
    17f2:	09 c0       	rjmp	.+18     	; 0x1806 <__floatsisf+0x12>

000017f4 <__floatsisf>:
    17f4:	97 fb       	bst	r25, 7
    17f6:	3e f4       	brtc	.+14     	; 0x1806 <__floatsisf+0x12>
    17f8:	90 95       	com	r25
    17fa:	80 95       	com	r24
    17fc:	70 95       	com	r23
    17fe:	61 95       	neg	r22
    1800:	7f 4f       	sbci	r23, 0xFF	; 255
    1802:	8f 4f       	sbci	r24, 0xFF	; 255
    1804:	9f 4f       	sbci	r25, 0xFF	; 255
    1806:	99 23       	and	r25, r25
    1808:	a9 f0       	breq	.+42     	; 0x1834 <__floatsisf+0x40>
    180a:	f9 2f       	mov	r31, r25
    180c:	96 e9       	ldi	r25, 0x96	; 150
    180e:	bb 27       	eor	r27, r27
    1810:	93 95       	inc	r25
    1812:	f6 95       	lsr	r31
    1814:	87 95       	ror	r24
    1816:	77 95       	ror	r23
    1818:	67 95       	ror	r22
    181a:	b7 95       	ror	r27
    181c:	f1 11       	cpse	r31, r1
    181e:	f8 cf       	rjmp	.-16     	; 0x1810 <__floatsisf+0x1c>
    1820:	fa f4       	brpl	.+62     	; 0x1860 <__floatsisf+0x6c>
    1822:	bb 0f       	add	r27, r27
    1824:	11 f4       	brne	.+4      	; 0x182a <__floatsisf+0x36>
    1826:	60 ff       	sbrs	r22, 0
    1828:	1b c0       	rjmp	.+54     	; 0x1860 <__floatsisf+0x6c>
    182a:	6f 5f       	subi	r22, 0xFF	; 255
    182c:	7f 4f       	sbci	r23, 0xFF	; 255
    182e:	8f 4f       	sbci	r24, 0xFF	; 255
    1830:	9f 4f       	sbci	r25, 0xFF	; 255
    1832:	16 c0       	rjmp	.+44     	; 0x1860 <__floatsisf+0x6c>
    1834:	88 23       	and	r24, r24
    1836:	11 f0       	breq	.+4      	; 0x183c <__floatsisf+0x48>
    1838:	96 e9       	ldi	r25, 0x96	; 150
    183a:	11 c0       	rjmp	.+34     	; 0x185e <__floatsisf+0x6a>
    183c:	77 23       	and	r23, r23
    183e:	21 f0       	breq	.+8      	; 0x1848 <__floatsisf+0x54>
    1840:	9e e8       	ldi	r25, 0x8E	; 142
    1842:	87 2f       	mov	r24, r23
    1844:	76 2f       	mov	r23, r22
    1846:	05 c0       	rjmp	.+10     	; 0x1852 <__floatsisf+0x5e>
    1848:	66 23       	and	r22, r22
    184a:	71 f0       	breq	.+28     	; 0x1868 <__floatsisf+0x74>
    184c:	96 e8       	ldi	r25, 0x86	; 134
    184e:	86 2f       	mov	r24, r22
    1850:	70 e0       	ldi	r23, 0x00	; 0
    1852:	60 e0       	ldi	r22, 0x00	; 0
    1854:	2a f0       	brmi	.+10     	; 0x1860 <__floatsisf+0x6c>
    1856:	9a 95       	dec	r25
    1858:	66 0f       	add	r22, r22
    185a:	77 1f       	adc	r23, r23
    185c:	88 1f       	adc	r24, r24
    185e:	da f7       	brpl	.-10     	; 0x1856 <__floatsisf+0x62>
    1860:	88 0f       	add	r24, r24
    1862:	96 95       	lsr	r25
    1864:	87 95       	ror	r24
    1866:	97 f9       	bld	r25, 7
    1868:	08 95       	ret

0000186a <__floatundisf>:
    186a:	e8 94       	clt

0000186c <__fp_di2sf>:
    186c:	f9 2f       	mov	r31, r25
    186e:	96 eb       	ldi	r25, 0xB6	; 182
    1870:	ff 23       	and	r31, r31
    1872:	81 f0       	breq	.+32     	; 0x1894 <__fp_di2sf+0x28>
    1874:	12 16       	cp	r1, r18
    1876:	13 06       	cpc	r1, r19
    1878:	14 06       	cpc	r1, r20
    187a:	44 0b       	sbc	r20, r20
    187c:	93 95       	inc	r25
    187e:	f6 95       	lsr	r31
    1880:	87 95       	ror	r24
    1882:	77 95       	ror	r23
    1884:	67 95       	ror	r22
    1886:	57 95       	ror	r21
    1888:	40 40       	sbci	r20, 0x00	; 0
    188a:	ff 23       	and	r31, r31
    188c:	b9 f7       	brne	.-18     	; 0x187c <__fp_di2sf+0x10>
    188e:	1b c0       	rjmp	.+54     	; 0x18c6 <__fp_di2sf+0x5a>
    1890:	99 27       	eor	r25, r25
    1892:	08 95       	ret
    1894:	88 23       	and	r24, r24
    1896:	51 f4       	brne	.+20     	; 0x18ac <__fp_di2sf+0x40>
    1898:	98 50       	subi	r25, 0x08	; 8
    189a:	d2 f7       	brpl	.-12     	; 0x1890 <__fp_di2sf+0x24>
    189c:	87 2b       	or	r24, r23
    189e:	76 2f       	mov	r23, r22
    18a0:	65 2f       	mov	r22, r21
    18a2:	54 2f       	mov	r21, r20
    18a4:	43 2f       	mov	r20, r19
    18a6:	32 2f       	mov	r19, r18
    18a8:	20 e0       	ldi	r18, 0x00	; 0
    18aa:	b1 f3       	breq	.-20     	; 0x1898 <__fp_di2sf+0x2c>
    18ac:	12 16       	cp	r1, r18
    18ae:	13 06       	cpc	r1, r19
    18b0:	14 06       	cpc	r1, r20
    18b2:	44 0b       	sbc	r20, r20
    18b4:	88 23       	and	r24, r24
    18b6:	3a f0       	brmi	.+14     	; 0x18c6 <__fp_di2sf+0x5a>
    18b8:	9a 95       	dec	r25
    18ba:	44 0f       	add	r20, r20
    18bc:	55 1f       	adc	r21, r21
    18be:	66 1f       	adc	r22, r22
    18c0:	77 1f       	adc	r23, r23
    18c2:	88 1f       	adc	r24, r24
    18c4:	ca f7       	brpl	.-14     	; 0x18b8 <__fp_di2sf+0x4c>
    18c6:	55 23       	and	r21, r21
    18c8:	4a f4       	brpl	.+18     	; 0x18dc <__fp_di2sf+0x70>
    18ca:	44 0f       	add	r20, r20
    18cc:	55 1f       	adc	r21, r21
    18ce:	11 f4       	brne	.+4      	; 0x18d4 <__fp_di2sf+0x68>
    18d0:	60 ff       	sbrs	r22, 0
    18d2:	04 c0       	rjmp	.+8      	; 0x18dc <__fp_di2sf+0x70>
    18d4:	6f 5f       	subi	r22, 0xFF	; 255
    18d6:	7f 4f       	sbci	r23, 0xFF	; 255
    18d8:	8f 4f       	sbci	r24, 0xFF	; 255
    18da:	9f 4f       	sbci	r25, 0xFF	; 255
    18dc:	88 0f       	add	r24, r24
    18de:	96 95       	lsr	r25
    18e0:	87 95       	ror	r24
    18e2:	97 f9       	bld	r25, 7
    18e4:	08 95       	ret

000018e6 <__fp_inf>:
    18e6:	97 f9       	bld	r25, 7
    18e8:	9f 67       	ori	r25, 0x7F	; 127
    18ea:	80 e8       	ldi	r24, 0x80	; 128
    18ec:	70 e0       	ldi	r23, 0x00	; 0
    18ee:	60 e0       	ldi	r22, 0x00	; 0
    18f0:	08 95       	ret

000018f2 <__fp_nan>:
    18f2:	9f ef       	ldi	r25, 0xFF	; 255
    18f4:	80 ec       	ldi	r24, 0xC0	; 192
    18f6:	08 95       	ret

000018f8 <__fp_pscA>:
    18f8:	00 24       	eor	r0, r0
    18fa:	0a 94       	dec	r0
    18fc:	16 16       	cp	r1, r22
    18fe:	17 06       	cpc	r1, r23
    1900:	18 06       	cpc	r1, r24
    1902:	09 06       	cpc	r0, r25
    1904:	08 95       	ret

00001906 <__fp_pscB>:
    1906:	00 24       	eor	r0, r0
    1908:	0a 94       	dec	r0
    190a:	12 16       	cp	r1, r18
    190c:	13 06       	cpc	r1, r19
    190e:	14 06       	cpc	r1, r20
    1910:	05 06       	cpc	r0, r21
    1912:	08 95       	ret

00001914 <__fp_round>:
    1914:	09 2e       	mov	r0, r25
    1916:	03 94       	inc	r0
    1918:	00 0c       	add	r0, r0
    191a:	11 f4       	brne	.+4      	; 0x1920 <__fp_round+0xc>
    191c:	88 23       	and	r24, r24
    191e:	52 f0       	brmi	.+20     	; 0x1934 <__fp_round+0x20>
    1920:	bb 0f       	add	r27, r27
    1922:	40 f4       	brcc	.+16     	; 0x1934 <__fp_round+0x20>
    1924:	bf 2b       	or	r27, r31
    1926:	11 f4       	brne	.+4      	; 0x192c <__fp_round+0x18>
    1928:	60 ff       	sbrs	r22, 0
    192a:	04 c0       	rjmp	.+8      	; 0x1934 <__fp_round+0x20>
    192c:	6f 5f       	subi	r22, 0xFF	; 255
    192e:	7f 4f       	sbci	r23, 0xFF	; 255
    1930:	8f 4f       	sbci	r24, 0xFF	; 255
    1932:	9f 4f       	sbci	r25, 0xFF	; 255
    1934:	08 95       	ret

00001936 <__fp_split3>:
    1936:	57 fd       	sbrc	r21, 7
    1938:	90 58       	subi	r25, 0x80	; 128
    193a:	44 0f       	add	r20, r20
    193c:	55 1f       	adc	r21, r21
    193e:	59 f0       	breq	.+22     	; 0x1956 <__fp_splitA+0x10>
    1940:	5f 3f       	cpi	r21, 0xFF	; 255
    1942:	71 f0       	breq	.+28     	; 0x1960 <__fp_splitA+0x1a>
    1944:	47 95       	ror	r20

00001946 <__fp_splitA>:
    1946:	88 0f       	add	r24, r24
    1948:	97 fb       	bst	r25, 7
    194a:	99 1f       	adc	r25, r25
    194c:	61 f0       	breq	.+24     	; 0x1966 <__fp_splitA+0x20>
    194e:	9f 3f       	cpi	r25, 0xFF	; 255
    1950:	79 f0       	breq	.+30     	; 0x1970 <__fp_splitA+0x2a>
    1952:	87 95       	ror	r24
    1954:	08 95       	ret
    1956:	12 16       	cp	r1, r18
    1958:	13 06       	cpc	r1, r19
    195a:	14 06       	cpc	r1, r20
    195c:	55 1f       	adc	r21, r21
    195e:	f2 cf       	rjmp	.-28     	; 0x1944 <__fp_split3+0xe>
    1960:	46 95       	lsr	r20
    1962:	f1 df       	rcall	.-30     	; 0x1946 <__fp_splitA>
    1964:	08 c0       	rjmp	.+16     	; 0x1976 <__fp_splitA+0x30>
    1966:	16 16       	cp	r1, r22
    1968:	17 06       	cpc	r1, r23
    196a:	18 06       	cpc	r1, r24
    196c:	99 1f       	adc	r25, r25
    196e:	f1 cf       	rjmp	.-30     	; 0x1952 <__fp_splitA+0xc>
    1970:	86 95       	lsr	r24
    1972:	71 05       	cpc	r23, r1
    1974:	61 05       	cpc	r22, r1
    1976:	08 94       	sec
    1978:	08 95       	ret

0000197a <__fp_zero>:
    197a:	e8 94       	clt

0000197c <__fp_szero>:
    197c:	bb 27       	eor	r27, r27
    197e:	66 27       	eor	r22, r22
    1980:	77 27       	eor	r23, r23
    1982:	cb 01       	movw	r24, r22
    1984:	97 f9       	bld	r25, 7
    1986:	08 95       	ret

00001988 <__gesf2>:
    1988:	0e 94 36 0d 	call	0x1a6c	; 0x1a6c <__fp_cmp>
    198c:	08 f4       	brcc	.+2      	; 0x1990 <__gesf2+0x8>
    198e:	8f ef       	ldi	r24, 0xFF	; 255
    1990:	08 95       	ret

00001992 <__mulsf3>:
    1992:	0e 94 dc 0c 	call	0x19b8	; 0x19b8 <__mulsf3x>
    1996:	0c 94 8a 0c 	jmp	0x1914	; 0x1914 <__fp_round>
    199a:	0e 94 7c 0c 	call	0x18f8	; 0x18f8 <__fp_pscA>
    199e:	38 f0       	brcs	.+14     	; 0x19ae <__mulsf3+0x1c>
    19a0:	0e 94 83 0c 	call	0x1906	; 0x1906 <__fp_pscB>
    19a4:	20 f0       	brcs	.+8      	; 0x19ae <__mulsf3+0x1c>
    19a6:	95 23       	and	r25, r21
    19a8:	11 f0       	breq	.+4      	; 0x19ae <__mulsf3+0x1c>
    19aa:	0c 94 73 0c 	jmp	0x18e6	; 0x18e6 <__fp_inf>
    19ae:	0c 94 79 0c 	jmp	0x18f2	; 0x18f2 <__fp_nan>
    19b2:	11 24       	eor	r1, r1
    19b4:	0c 94 be 0c 	jmp	0x197c	; 0x197c <__fp_szero>

000019b8 <__mulsf3x>:
    19b8:	0e 94 9b 0c 	call	0x1936	; 0x1936 <__fp_split3>
    19bc:	70 f3       	brcs	.-36     	; 0x199a <__mulsf3+0x8>

000019be <__mulsf3_pse>:
    19be:	95 9f       	mul	r25, r21
    19c0:	c1 f3       	breq	.-16     	; 0x19b2 <__mulsf3+0x20>
    19c2:	95 0f       	add	r25, r21
    19c4:	50 e0       	ldi	r21, 0x00	; 0
    19c6:	55 1f       	adc	r21, r21
    19c8:	62 9f       	mul	r22, r18
    19ca:	f0 01       	movw	r30, r0
    19cc:	72 9f       	mul	r23, r18
    19ce:	bb 27       	eor	r27, r27
    19d0:	f0 0d       	add	r31, r0
    19d2:	b1 1d       	adc	r27, r1
    19d4:	63 9f       	mul	r22, r19
    19d6:	aa 27       	eor	r26, r26
    19d8:	f0 0d       	add	r31, r0
    19da:	b1 1d       	adc	r27, r1
    19dc:	aa 1f       	adc	r26, r26
    19de:	64 9f       	mul	r22, r20
    19e0:	66 27       	eor	r22, r22
    19e2:	b0 0d       	add	r27, r0
    19e4:	a1 1d       	adc	r26, r1
    19e6:	66 1f       	adc	r22, r22
    19e8:	82 9f       	mul	r24, r18
    19ea:	22 27       	eor	r18, r18
    19ec:	b0 0d       	add	r27, r0
    19ee:	a1 1d       	adc	r26, r1
    19f0:	62 1f       	adc	r22, r18
    19f2:	73 9f       	mul	r23, r19
    19f4:	b0 0d       	add	r27, r0
    19f6:	a1 1d       	adc	r26, r1
    19f8:	62 1f       	adc	r22, r18
    19fa:	83 9f       	mul	r24, r19
    19fc:	a0 0d       	add	r26, r0
    19fe:	61 1d       	adc	r22, r1
    1a00:	22 1f       	adc	r18, r18
    1a02:	74 9f       	mul	r23, r20
    1a04:	33 27       	eor	r19, r19
    1a06:	a0 0d       	add	r26, r0
    1a08:	61 1d       	adc	r22, r1
    1a0a:	23 1f       	adc	r18, r19
    1a0c:	84 9f       	mul	r24, r20
    1a0e:	60 0d       	add	r22, r0
    1a10:	21 1d       	adc	r18, r1
    1a12:	82 2f       	mov	r24, r18
    1a14:	76 2f       	mov	r23, r22
    1a16:	6a 2f       	mov	r22, r26
    1a18:	11 24       	eor	r1, r1
    1a1a:	9f 57       	subi	r25, 0x7F	; 127
    1a1c:	50 40       	sbci	r21, 0x00	; 0
    1a1e:	9a f0       	brmi	.+38     	; 0x1a46 <__mulsf3_pse+0x88>
    1a20:	f1 f0       	breq	.+60     	; 0x1a5e <__mulsf3_pse+0xa0>
    1a22:	88 23       	and	r24, r24
    1a24:	4a f0       	brmi	.+18     	; 0x1a38 <__mulsf3_pse+0x7a>
    1a26:	ee 0f       	add	r30, r30
    1a28:	ff 1f       	adc	r31, r31
    1a2a:	bb 1f       	adc	r27, r27
    1a2c:	66 1f       	adc	r22, r22
    1a2e:	77 1f       	adc	r23, r23
    1a30:	88 1f       	adc	r24, r24
    1a32:	91 50       	subi	r25, 0x01	; 1
    1a34:	50 40       	sbci	r21, 0x00	; 0
    1a36:	a9 f7       	brne	.-22     	; 0x1a22 <__mulsf3_pse+0x64>
    1a38:	9e 3f       	cpi	r25, 0xFE	; 254
    1a3a:	51 05       	cpc	r21, r1
    1a3c:	80 f0       	brcs	.+32     	; 0x1a5e <__mulsf3_pse+0xa0>
    1a3e:	0c 94 73 0c 	jmp	0x18e6	; 0x18e6 <__fp_inf>
    1a42:	0c 94 be 0c 	jmp	0x197c	; 0x197c <__fp_szero>
    1a46:	5f 3f       	cpi	r21, 0xFF	; 255
    1a48:	e4 f3       	brlt	.-8      	; 0x1a42 <__mulsf3_pse+0x84>
    1a4a:	98 3e       	cpi	r25, 0xE8	; 232
    1a4c:	d4 f3       	brlt	.-12     	; 0x1a42 <__mulsf3_pse+0x84>
    1a4e:	86 95       	lsr	r24
    1a50:	77 95       	ror	r23
    1a52:	67 95       	ror	r22
    1a54:	b7 95       	ror	r27
    1a56:	f7 95       	ror	r31
    1a58:	e7 95       	ror	r30
    1a5a:	9f 5f       	subi	r25, 0xFF	; 255
    1a5c:	c1 f7       	brne	.-16     	; 0x1a4e <__mulsf3_pse+0x90>
    1a5e:	fe 2b       	or	r31, r30
    1a60:	88 0f       	add	r24, r24
    1a62:	91 1d       	adc	r25, r1
    1a64:	96 95       	lsr	r25
    1a66:	87 95       	ror	r24
    1a68:	97 f9       	bld	r25, 7
    1a6a:	08 95       	ret

00001a6c <__fp_cmp>:
    1a6c:	99 0f       	add	r25, r25
    1a6e:	00 08       	sbc	r0, r0
    1a70:	55 0f       	add	r21, r21
    1a72:	aa 0b       	sbc	r26, r26
    1a74:	e0 e8       	ldi	r30, 0x80	; 128
    1a76:	fe ef       	ldi	r31, 0xFE	; 254
    1a78:	16 16       	cp	r1, r22
    1a7a:	17 06       	cpc	r1, r23
    1a7c:	e8 07       	cpc	r30, r24
    1a7e:	f9 07       	cpc	r31, r25
    1a80:	c0 f0       	brcs	.+48     	; 0x1ab2 <__fp_cmp+0x46>
    1a82:	12 16       	cp	r1, r18
    1a84:	13 06       	cpc	r1, r19
    1a86:	e4 07       	cpc	r30, r20
    1a88:	f5 07       	cpc	r31, r21
    1a8a:	98 f0       	brcs	.+38     	; 0x1ab2 <__fp_cmp+0x46>
    1a8c:	62 1b       	sub	r22, r18
    1a8e:	73 0b       	sbc	r23, r19
    1a90:	84 0b       	sbc	r24, r20
    1a92:	95 0b       	sbc	r25, r21
    1a94:	39 f4       	brne	.+14     	; 0x1aa4 <__fp_cmp+0x38>
    1a96:	0a 26       	eor	r0, r26
    1a98:	61 f0       	breq	.+24     	; 0x1ab2 <__fp_cmp+0x46>
    1a9a:	23 2b       	or	r18, r19
    1a9c:	24 2b       	or	r18, r20
    1a9e:	25 2b       	or	r18, r21
    1aa0:	21 f4       	brne	.+8      	; 0x1aaa <__fp_cmp+0x3e>
    1aa2:	08 95       	ret
    1aa4:	0a 26       	eor	r0, r26
    1aa6:	09 f4       	brne	.+2      	; 0x1aaa <__fp_cmp+0x3e>
    1aa8:	a1 40       	sbci	r26, 0x01	; 1
    1aaa:	a6 95       	lsr	r26
    1aac:	8f ef       	ldi	r24, 0xFF	; 255
    1aae:	81 1d       	adc	r24, r1
    1ab0:	81 1d       	adc	r24, r1
    1ab2:	08 95       	ret

00001ab4 <vfprintf>:
    1ab4:	a0 e1       	ldi	r26, 0x10	; 16
    1ab6:	b0 e0       	ldi	r27, 0x00	; 0
    1ab8:	e0 e6       	ldi	r30, 0x60	; 96
    1aba:	fd e0       	ldi	r31, 0x0D	; 13
    1abc:	0c 94 67 11 	jmp	0x22ce	; 0x22ce <__prologue_saves__>
    1ac0:	7c 01       	movw	r14, r24
    1ac2:	1b 01       	movw	r2, r22
    1ac4:	6a 01       	movw	r12, r20
    1ac6:	fc 01       	movw	r30, r24
    1ac8:	17 82       	std	Z+7, r1	; 0x07
    1aca:	16 82       	std	Z+6, r1	; 0x06
    1acc:	83 81       	ldd	r24, Z+3	; 0x03
    1ace:	81 ff       	sbrs	r24, 1
    1ad0:	44 c3       	rjmp	.+1672   	; 0x215a <vfprintf+0x6a6>
    1ad2:	9e 01       	movw	r18, r28
    1ad4:	2f 5f       	subi	r18, 0xFF	; 255
    1ad6:	3f 4f       	sbci	r19, 0xFF	; 255
    1ad8:	39 01       	movw	r6, r18
    1ada:	f7 01       	movw	r30, r14
    1adc:	93 81       	ldd	r25, Z+3	; 0x03
    1ade:	f1 01       	movw	r30, r2
    1ae0:	93 fd       	sbrc	r25, 3
    1ae2:	85 91       	lpm	r24, Z+
    1ae4:	93 ff       	sbrs	r25, 3
    1ae6:	81 91       	ld	r24, Z+
    1ae8:	1f 01       	movw	r2, r30
    1aea:	88 23       	and	r24, r24
    1aec:	09 f4       	brne	.+2      	; 0x1af0 <vfprintf+0x3c>
    1aee:	31 c3       	rjmp	.+1634   	; 0x2152 <vfprintf+0x69e>
    1af0:	85 32       	cpi	r24, 0x25	; 37
    1af2:	39 f4       	brne	.+14     	; 0x1b02 <vfprintf+0x4e>
    1af4:	93 fd       	sbrc	r25, 3
    1af6:	85 91       	lpm	r24, Z+
    1af8:	93 ff       	sbrs	r25, 3
    1afa:	81 91       	ld	r24, Z+
    1afc:	1f 01       	movw	r2, r30
    1afe:	85 32       	cpi	r24, 0x25	; 37
    1b00:	39 f4       	brne	.+14     	; 0x1b10 <vfprintf+0x5c>
    1b02:	b7 01       	movw	r22, r14
    1b04:	90 e0       	ldi	r25, 0x00	; 0
    1b06:	0e 94 fc 12 	call	0x25f8	; 0x25f8 <fputc>
    1b0a:	56 01       	movw	r10, r12
    1b0c:	65 01       	movw	r12, r10
    1b0e:	e5 cf       	rjmp	.-54     	; 0x1ada <vfprintf+0x26>
    1b10:	10 e0       	ldi	r17, 0x00	; 0
    1b12:	51 2c       	mov	r5, r1
    1b14:	91 2c       	mov	r9, r1
    1b16:	ff e1       	ldi	r31, 0x1F	; 31
    1b18:	f9 15       	cp	r31, r9
    1b1a:	d8 f0       	brcs	.+54     	; 0x1b52 <vfprintf+0x9e>
    1b1c:	8b 32       	cpi	r24, 0x2B	; 43
    1b1e:	79 f0       	breq	.+30     	; 0x1b3e <vfprintf+0x8a>
    1b20:	38 f4       	brcc	.+14     	; 0x1b30 <vfprintf+0x7c>
    1b22:	80 32       	cpi	r24, 0x20	; 32
    1b24:	79 f0       	breq	.+30     	; 0x1b44 <vfprintf+0x90>
    1b26:	83 32       	cpi	r24, 0x23	; 35
    1b28:	a1 f4       	brne	.+40     	; 0x1b52 <vfprintf+0x9e>
    1b2a:	f9 2d       	mov	r31, r9
    1b2c:	f0 61       	ori	r31, 0x10	; 16
    1b2e:	2e c0       	rjmp	.+92     	; 0x1b8c <vfprintf+0xd8>
    1b30:	8d 32       	cpi	r24, 0x2D	; 45
    1b32:	61 f0       	breq	.+24     	; 0x1b4c <vfprintf+0x98>
    1b34:	80 33       	cpi	r24, 0x30	; 48
    1b36:	69 f4       	brne	.+26     	; 0x1b52 <vfprintf+0x9e>
    1b38:	29 2d       	mov	r18, r9
    1b3a:	21 60       	ori	r18, 0x01	; 1
    1b3c:	2d c0       	rjmp	.+90     	; 0x1b98 <vfprintf+0xe4>
    1b3e:	39 2d       	mov	r19, r9
    1b40:	32 60       	ori	r19, 0x02	; 2
    1b42:	93 2e       	mov	r9, r19
    1b44:	89 2d       	mov	r24, r9
    1b46:	84 60       	ori	r24, 0x04	; 4
    1b48:	98 2e       	mov	r9, r24
    1b4a:	2a c0       	rjmp	.+84     	; 0x1ba0 <vfprintf+0xec>
    1b4c:	e9 2d       	mov	r30, r9
    1b4e:	e8 60       	ori	r30, 0x08	; 8
    1b50:	15 c0       	rjmp	.+42     	; 0x1b7c <vfprintf+0xc8>
    1b52:	97 fc       	sbrc	r9, 7
    1b54:	2d c0       	rjmp	.+90     	; 0x1bb0 <vfprintf+0xfc>
    1b56:	20 ed       	ldi	r18, 0xD0	; 208
    1b58:	28 0f       	add	r18, r24
    1b5a:	2a 30       	cpi	r18, 0x0A	; 10
    1b5c:	88 f4       	brcc	.+34     	; 0x1b80 <vfprintf+0xcc>
    1b5e:	96 fe       	sbrs	r9, 6
    1b60:	06 c0       	rjmp	.+12     	; 0x1b6e <vfprintf+0xba>
    1b62:	3a e0       	ldi	r19, 0x0A	; 10
    1b64:	13 9f       	mul	r17, r19
    1b66:	20 0d       	add	r18, r0
    1b68:	11 24       	eor	r1, r1
    1b6a:	12 2f       	mov	r17, r18
    1b6c:	19 c0       	rjmp	.+50     	; 0x1ba0 <vfprintf+0xec>
    1b6e:	8a e0       	ldi	r24, 0x0A	; 10
    1b70:	58 9e       	mul	r5, r24
    1b72:	20 0d       	add	r18, r0
    1b74:	11 24       	eor	r1, r1
    1b76:	52 2e       	mov	r5, r18
    1b78:	e9 2d       	mov	r30, r9
    1b7a:	e0 62       	ori	r30, 0x20	; 32
    1b7c:	9e 2e       	mov	r9, r30
    1b7e:	10 c0       	rjmp	.+32     	; 0x1ba0 <vfprintf+0xec>
    1b80:	8e 32       	cpi	r24, 0x2E	; 46
    1b82:	31 f4       	brne	.+12     	; 0x1b90 <vfprintf+0xdc>
    1b84:	96 fc       	sbrc	r9, 6
    1b86:	e5 c2       	rjmp	.+1482   	; 0x2152 <vfprintf+0x69e>
    1b88:	f9 2d       	mov	r31, r9
    1b8a:	f0 64       	ori	r31, 0x40	; 64
    1b8c:	9f 2e       	mov	r9, r31
    1b8e:	08 c0       	rjmp	.+16     	; 0x1ba0 <vfprintf+0xec>
    1b90:	8c 36       	cpi	r24, 0x6C	; 108
    1b92:	21 f4       	brne	.+8      	; 0x1b9c <vfprintf+0xe8>
    1b94:	29 2d       	mov	r18, r9
    1b96:	20 68       	ori	r18, 0x80	; 128
    1b98:	92 2e       	mov	r9, r18
    1b9a:	02 c0       	rjmp	.+4      	; 0x1ba0 <vfprintf+0xec>
    1b9c:	88 36       	cpi	r24, 0x68	; 104
    1b9e:	41 f4       	brne	.+16     	; 0x1bb0 <vfprintf+0xfc>
    1ba0:	f1 01       	movw	r30, r2
    1ba2:	93 fd       	sbrc	r25, 3
    1ba4:	85 91       	lpm	r24, Z+
    1ba6:	93 ff       	sbrs	r25, 3
    1ba8:	81 91       	ld	r24, Z+
    1baa:	1f 01       	movw	r2, r30
    1bac:	81 11       	cpse	r24, r1
    1bae:	b3 cf       	rjmp	.-154    	; 0x1b16 <vfprintf+0x62>
    1bb0:	9b eb       	ldi	r25, 0xBB	; 187
    1bb2:	98 0f       	add	r25, r24
    1bb4:	93 30       	cpi	r25, 0x03	; 3
    1bb6:	20 f4       	brcc	.+8      	; 0x1bc0 <vfprintf+0x10c>
    1bb8:	99 2d       	mov	r25, r9
    1bba:	90 61       	ori	r25, 0x10	; 16
    1bbc:	80 5e       	subi	r24, 0xE0	; 224
    1bbe:	07 c0       	rjmp	.+14     	; 0x1bce <vfprintf+0x11a>
    1bc0:	9b e9       	ldi	r25, 0x9B	; 155
    1bc2:	98 0f       	add	r25, r24
    1bc4:	93 30       	cpi	r25, 0x03	; 3
    1bc6:	08 f0       	brcs	.+2      	; 0x1bca <vfprintf+0x116>
    1bc8:	66 c1       	rjmp	.+716    	; 0x1e96 <vfprintf+0x3e2>
    1bca:	99 2d       	mov	r25, r9
    1bcc:	9f 7e       	andi	r25, 0xEF	; 239
    1bce:	96 ff       	sbrs	r25, 6
    1bd0:	16 e0       	ldi	r17, 0x06	; 6
    1bd2:	9f 73       	andi	r25, 0x3F	; 63
    1bd4:	99 2e       	mov	r9, r25
    1bd6:	85 36       	cpi	r24, 0x65	; 101
    1bd8:	19 f4       	brne	.+6      	; 0x1be0 <vfprintf+0x12c>
    1bda:	90 64       	ori	r25, 0x40	; 64
    1bdc:	99 2e       	mov	r9, r25
    1bde:	08 c0       	rjmp	.+16     	; 0x1bf0 <vfprintf+0x13c>
    1be0:	86 36       	cpi	r24, 0x66	; 102
    1be2:	21 f4       	brne	.+8      	; 0x1bec <vfprintf+0x138>
    1be4:	39 2f       	mov	r19, r25
    1be6:	30 68       	ori	r19, 0x80	; 128
    1be8:	93 2e       	mov	r9, r19
    1bea:	02 c0       	rjmp	.+4      	; 0x1bf0 <vfprintf+0x13c>
    1bec:	11 11       	cpse	r17, r1
    1bee:	11 50       	subi	r17, 0x01	; 1
    1bf0:	97 fe       	sbrs	r9, 7
    1bf2:	07 c0       	rjmp	.+14     	; 0x1c02 <vfprintf+0x14e>
    1bf4:	1c 33       	cpi	r17, 0x3C	; 60
    1bf6:	50 f4       	brcc	.+20     	; 0x1c0c <vfprintf+0x158>
    1bf8:	44 24       	eor	r4, r4
    1bfa:	43 94       	inc	r4
    1bfc:	41 0e       	add	r4, r17
    1bfe:	27 e0       	ldi	r18, 0x07	; 7
    1c00:	0b c0       	rjmp	.+22     	; 0x1c18 <vfprintf+0x164>
    1c02:	18 30       	cpi	r17, 0x08	; 8
    1c04:	38 f0       	brcs	.+14     	; 0x1c14 <vfprintf+0x160>
    1c06:	27 e0       	ldi	r18, 0x07	; 7
    1c08:	17 e0       	ldi	r17, 0x07	; 7
    1c0a:	05 c0       	rjmp	.+10     	; 0x1c16 <vfprintf+0x162>
    1c0c:	27 e0       	ldi	r18, 0x07	; 7
    1c0e:	9c e3       	ldi	r25, 0x3C	; 60
    1c10:	49 2e       	mov	r4, r25
    1c12:	02 c0       	rjmp	.+4      	; 0x1c18 <vfprintf+0x164>
    1c14:	21 2f       	mov	r18, r17
    1c16:	41 2c       	mov	r4, r1
    1c18:	56 01       	movw	r10, r12
    1c1a:	84 e0       	ldi	r24, 0x04	; 4
    1c1c:	a8 0e       	add	r10, r24
    1c1e:	b1 1c       	adc	r11, r1
    1c20:	f6 01       	movw	r30, r12
    1c22:	60 81       	ld	r22, Z
    1c24:	71 81       	ldd	r23, Z+1	; 0x01
    1c26:	82 81       	ldd	r24, Z+2	; 0x02
    1c28:	93 81       	ldd	r25, Z+3	; 0x03
    1c2a:	04 2d       	mov	r16, r4
    1c2c:	a3 01       	movw	r20, r6
    1c2e:	0e 94 05 12 	call	0x240a	; 0x240a <__ftoa_engine>
    1c32:	6c 01       	movw	r12, r24
    1c34:	f9 81       	ldd	r31, Y+1	; 0x01
    1c36:	fc 87       	std	Y+12, r31	; 0x0c
    1c38:	f0 ff       	sbrs	r31, 0
    1c3a:	02 c0       	rjmp	.+4      	; 0x1c40 <vfprintf+0x18c>
    1c3c:	f3 ff       	sbrs	r31, 3
    1c3e:	06 c0       	rjmp	.+12     	; 0x1c4c <vfprintf+0x198>
    1c40:	91 fc       	sbrc	r9, 1
    1c42:	06 c0       	rjmp	.+12     	; 0x1c50 <vfprintf+0x19c>
    1c44:	92 fe       	sbrs	r9, 2
    1c46:	06 c0       	rjmp	.+12     	; 0x1c54 <vfprintf+0x1a0>
    1c48:	00 e2       	ldi	r16, 0x20	; 32
    1c4a:	05 c0       	rjmp	.+10     	; 0x1c56 <vfprintf+0x1a2>
    1c4c:	0d e2       	ldi	r16, 0x2D	; 45
    1c4e:	03 c0       	rjmp	.+6      	; 0x1c56 <vfprintf+0x1a2>
    1c50:	0b e2       	ldi	r16, 0x2B	; 43
    1c52:	01 c0       	rjmp	.+2      	; 0x1c56 <vfprintf+0x1a2>
    1c54:	00 e0       	ldi	r16, 0x00	; 0
    1c56:	8c 85       	ldd	r24, Y+12	; 0x0c
    1c58:	8c 70       	andi	r24, 0x0C	; 12
    1c5a:	19 f0       	breq	.+6      	; 0x1c62 <vfprintf+0x1ae>
    1c5c:	01 11       	cpse	r16, r1
    1c5e:	5a c2       	rjmp	.+1204   	; 0x2114 <vfprintf+0x660>
    1c60:	9b c2       	rjmp	.+1334   	; 0x2198 <vfprintf+0x6e4>
    1c62:	97 fe       	sbrs	r9, 7
    1c64:	10 c0       	rjmp	.+32     	; 0x1c86 <vfprintf+0x1d2>
    1c66:	4c 0c       	add	r4, r12
    1c68:	fc 85       	ldd	r31, Y+12	; 0x0c
    1c6a:	f4 ff       	sbrs	r31, 4
    1c6c:	04 c0       	rjmp	.+8      	; 0x1c76 <vfprintf+0x1c2>
    1c6e:	8a 81       	ldd	r24, Y+2	; 0x02
    1c70:	81 33       	cpi	r24, 0x31	; 49
    1c72:	09 f4       	brne	.+2      	; 0x1c76 <vfprintf+0x1c2>
    1c74:	4a 94       	dec	r4
    1c76:	14 14       	cp	r1, r4
    1c78:	74 f5       	brge	.+92     	; 0x1cd6 <vfprintf+0x222>
    1c7a:	28 e0       	ldi	r18, 0x08	; 8
    1c7c:	24 15       	cp	r18, r4
    1c7e:	78 f5       	brcc	.+94     	; 0x1cde <vfprintf+0x22a>
    1c80:	88 e0       	ldi	r24, 0x08	; 8
    1c82:	48 2e       	mov	r4, r24
    1c84:	2c c0       	rjmp	.+88     	; 0x1cde <vfprintf+0x22a>
    1c86:	96 fc       	sbrc	r9, 6
    1c88:	2a c0       	rjmp	.+84     	; 0x1cde <vfprintf+0x22a>
    1c8a:	81 2f       	mov	r24, r17
    1c8c:	90 e0       	ldi	r25, 0x00	; 0
    1c8e:	8c 15       	cp	r24, r12
    1c90:	9d 05       	cpc	r25, r13
    1c92:	9c f0       	brlt	.+38     	; 0x1cba <vfprintf+0x206>
    1c94:	3c ef       	ldi	r19, 0xFC	; 252
    1c96:	c3 16       	cp	r12, r19
    1c98:	3f ef       	ldi	r19, 0xFF	; 255
    1c9a:	d3 06       	cpc	r13, r19
    1c9c:	74 f0       	brlt	.+28     	; 0x1cba <vfprintf+0x206>
    1c9e:	89 2d       	mov	r24, r9
    1ca0:	80 68       	ori	r24, 0x80	; 128
    1ca2:	98 2e       	mov	r9, r24
    1ca4:	0a c0       	rjmp	.+20     	; 0x1cba <vfprintf+0x206>
    1ca6:	e2 e0       	ldi	r30, 0x02	; 2
    1ca8:	f0 e0       	ldi	r31, 0x00	; 0
    1caa:	ec 0f       	add	r30, r28
    1cac:	fd 1f       	adc	r31, r29
    1cae:	e1 0f       	add	r30, r17
    1cb0:	f1 1d       	adc	r31, r1
    1cb2:	80 81       	ld	r24, Z
    1cb4:	80 33       	cpi	r24, 0x30	; 48
    1cb6:	19 f4       	brne	.+6      	; 0x1cbe <vfprintf+0x20a>
    1cb8:	11 50       	subi	r17, 0x01	; 1
    1cba:	11 11       	cpse	r17, r1
    1cbc:	f4 cf       	rjmp	.-24     	; 0x1ca6 <vfprintf+0x1f2>
    1cbe:	97 fe       	sbrs	r9, 7
    1cc0:	0e c0       	rjmp	.+28     	; 0x1cde <vfprintf+0x22a>
    1cc2:	44 24       	eor	r4, r4
    1cc4:	43 94       	inc	r4
    1cc6:	41 0e       	add	r4, r17
    1cc8:	81 2f       	mov	r24, r17
    1cca:	90 e0       	ldi	r25, 0x00	; 0
    1ccc:	c8 16       	cp	r12, r24
    1cce:	d9 06       	cpc	r13, r25
    1cd0:	2c f4       	brge	.+10     	; 0x1cdc <vfprintf+0x228>
    1cd2:	1c 19       	sub	r17, r12
    1cd4:	04 c0       	rjmp	.+8      	; 0x1cde <vfprintf+0x22a>
    1cd6:	44 24       	eor	r4, r4
    1cd8:	43 94       	inc	r4
    1cda:	01 c0       	rjmp	.+2      	; 0x1cde <vfprintf+0x22a>
    1cdc:	10 e0       	ldi	r17, 0x00	; 0
    1cde:	97 fe       	sbrs	r9, 7
    1ce0:	06 c0       	rjmp	.+12     	; 0x1cee <vfprintf+0x23a>
    1ce2:	1c 14       	cp	r1, r12
    1ce4:	1d 04       	cpc	r1, r13
    1ce6:	34 f4       	brge	.+12     	; 0x1cf4 <vfprintf+0x240>
    1ce8:	c6 01       	movw	r24, r12
    1cea:	01 96       	adiw	r24, 0x01	; 1
    1cec:	05 c0       	rjmp	.+10     	; 0x1cf8 <vfprintf+0x244>
    1cee:	85 e0       	ldi	r24, 0x05	; 5
    1cf0:	90 e0       	ldi	r25, 0x00	; 0
    1cf2:	02 c0       	rjmp	.+4      	; 0x1cf8 <vfprintf+0x244>
    1cf4:	81 e0       	ldi	r24, 0x01	; 1
    1cf6:	90 e0       	ldi	r25, 0x00	; 0
    1cf8:	01 11       	cpse	r16, r1
    1cfa:	01 96       	adiw	r24, 0x01	; 1
    1cfc:	11 23       	and	r17, r17
    1cfe:	31 f0       	breq	.+12     	; 0x1d0c <vfprintf+0x258>
    1d00:	21 2f       	mov	r18, r17
    1d02:	30 e0       	ldi	r19, 0x00	; 0
    1d04:	2f 5f       	subi	r18, 0xFF	; 255
    1d06:	3f 4f       	sbci	r19, 0xFF	; 255
    1d08:	82 0f       	add	r24, r18
    1d0a:	93 1f       	adc	r25, r19
    1d0c:	25 2d       	mov	r18, r5
    1d0e:	30 e0       	ldi	r19, 0x00	; 0
    1d10:	82 17       	cp	r24, r18
    1d12:	93 07       	cpc	r25, r19
    1d14:	14 f4       	brge	.+4      	; 0x1d1a <vfprintf+0x266>
    1d16:	58 1a       	sub	r5, r24
    1d18:	01 c0       	rjmp	.+2      	; 0x1d1c <vfprintf+0x268>
    1d1a:	51 2c       	mov	r5, r1
    1d1c:	89 2d       	mov	r24, r9
    1d1e:	89 70       	andi	r24, 0x09	; 9
    1d20:	49 f4       	brne	.+18     	; 0x1d34 <vfprintf+0x280>
    1d22:	55 20       	and	r5, r5
    1d24:	39 f0       	breq	.+14     	; 0x1d34 <vfprintf+0x280>
    1d26:	b7 01       	movw	r22, r14
    1d28:	80 e2       	ldi	r24, 0x20	; 32
    1d2a:	90 e0       	ldi	r25, 0x00	; 0
    1d2c:	0e 94 fc 12 	call	0x25f8	; 0x25f8 <fputc>
    1d30:	5a 94       	dec	r5
    1d32:	f7 cf       	rjmp	.-18     	; 0x1d22 <vfprintf+0x26e>
    1d34:	00 23       	and	r16, r16
    1d36:	29 f0       	breq	.+10     	; 0x1d42 <vfprintf+0x28e>
    1d38:	b7 01       	movw	r22, r14
    1d3a:	80 2f       	mov	r24, r16
    1d3c:	90 e0       	ldi	r25, 0x00	; 0
    1d3e:	0e 94 fc 12 	call	0x25f8	; 0x25f8 <fputc>
    1d42:	93 fc       	sbrc	r9, 3
    1d44:	09 c0       	rjmp	.+18     	; 0x1d58 <vfprintf+0x2a4>
    1d46:	55 20       	and	r5, r5
    1d48:	39 f0       	breq	.+14     	; 0x1d58 <vfprintf+0x2a4>
    1d4a:	b7 01       	movw	r22, r14
    1d4c:	80 e3       	ldi	r24, 0x30	; 48
    1d4e:	90 e0       	ldi	r25, 0x00	; 0
    1d50:	0e 94 fc 12 	call	0x25f8	; 0x25f8 <fputc>
    1d54:	5a 94       	dec	r5
    1d56:	f7 cf       	rjmp	.-18     	; 0x1d46 <vfprintf+0x292>
    1d58:	97 fe       	sbrs	r9, 7
    1d5a:	4c c0       	rjmp	.+152    	; 0x1df4 <vfprintf+0x340>
    1d5c:	46 01       	movw	r8, r12
    1d5e:	d7 fe       	sbrs	r13, 7
    1d60:	02 c0       	rjmp	.+4      	; 0x1d66 <vfprintf+0x2b2>
    1d62:	81 2c       	mov	r8, r1
    1d64:	91 2c       	mov	r9, r1
    1d66:	c6 01       	movw	r24, r12
    1d68:	88 19       	sub	r24, r8
    1d6a:	99 09       	sbc	r25, r9
    1d6c:	f3 01       	movw	r30, r6
    1d6e:	e8 0f       	add	r30, r24
    1d70:	f9 1f       	adc	r31, r25
    1d72:	fe 87       	std	Y+14, r31	; 0x0e
    1d74:	ed 87       	std	Y+13, r30	; 0x0d
    1d76:	96 01       	movw	r18, r12
    1d78:	24 19       	sub	r18, r4
    1d7a:	31 09       	sbc	r19, r1
    1d7c:	38 8b       	std	Y+16, r19	; 0x10
    1d7e:	2f 87       	std	Y+15, r18	; 0x0f
    1d80:	01 2f       	mov	r16, r17
    1d82:	10 e0       	ldi	r17, 0x00	; 0
    1d84:	11 95       	neg	r17
    1d86:	01 95       	neg	r16
    1d88:	11 09       	sbc	r17, r1
    1d8a:	3f ef       	ldi	r19, 0xFF	; 255
    1d8c:	83 16       	cp	r8, r19
    1d8e:	93 06       	cpc	r9, r19
    1d90:	29 f4       	brne	.+10     	; 0x1d9c <vfprintf+0x2e8>
    1d92:	b7 01       	movw	r22, r14
    1d94:	8e e2       	ldi	r24, 0x2E	; 46
    1d96:	90 e0       	ldi	r25, 0x00	; 0
    1d98:	0e 94 fc 12 	call	0x25f8	; 0x25f8 <fputc>
    1d9c:	c8 14       	cp	r12, r8
    1d9e:	d9 04       	cpc	r13, r9
    1da0:	4c f0       	brlt	.+18     	; 0x1db4 <vfprintf+0x300>
    1da2:	8f 85       	ldd	r24, Y+15	; 0x0f
    1da4:	98 89       	ldd	r25, Y+16	; 0x10
    1da6:	88 15       	cp	r24, r8
    1da8:	99 05       	cpc	r25, r9
    1daa:	24 f4       	brge	.+8      	; 0x1db4 <vfprintf+0x300>
    1dac:	ed 85       	ldd	r30, Y+13	; 0x0d
    1dae:	fe 85       	ldd	r31, Y+14	; 0x0e
    1db0:	81 81       	ldd	r24, Z+1	; 0x01
    1db2:	01 c0       	rjmp	.+2      	; 0x1db6 <vfprintf+0x302>
    1db4:	80 e3       	ldi	r24, 0x30	; 48
    1db6:	f1 e0       	ldi	r31, 0x01	; 1
    1db8:	8f 1a       	sub	r8, r31
    1dba:	91 08       	sbc	r9, r1
    1dbc:	2d 85       	ldd	r18, Y+13	; 0x0d
    1dbe:	3e 85       	ldd	r19, Y+14	; 0x0e
    1dc0:	2f 5f       	subi	r18, 0xFF	; 255
    1dc2:	3f 4f       	sbci	r19, 0xFF	; 255
    1dc4:	3e 87       	std	Y+14, r19	; 0x0e
    1dc6:	2d 87       	std	Y+13, r18	; 0x0d
    1dc8:	80 16       	cp	r8, r16
    1dca:	91 06       	cpc	r9, r17
    1dcc:	2c f0       	brlt	.+10     	; 0x1dd8 <vfprintf+0x324>
    1dce:	b7 01       	movw	r22, r14
    1dd0:	90 e0       	ldi	r25, 0x00	; 0
    1dd2:	0e 94 fc 12 	call	0x25f8	; 0x25f8 <fputc>
    1dd6:	d9 cf       	rjmp	.-78     	; 0x1d8a <vfprintf+0x2d6>
    1dd8:	c8 14       	cp	r12, r8
    1dda:	d9 04       	cpc	r13, r9
    1ddc:	41 f4       	brne	.+16     	; 0x1dee <vfprintf+0x33a>
    1dde:	9a 81       	ldd	r25, Y+2	; 0x02
    1de0:	96 33       	cpi	r25, 0x36	; 54
    1de2:	20 f4       	brcc	.+8      	; 0x1dec <vfprintf+0x338>
    1de4:	95 33       	cpi	r25, 0x35	; 53
    1de6:	19 f4       	brne	.+6      	; 0x1dee <vfprintf+0x33a>
    1de8:	3c 85       	ldd	r19, Y+12	; 0x0c
    1dea:	34 ff       	sbrs	r19, 4
    1dec:	81 e3       	ldi	r24, 0x31	; 49
    1dee:	b7 01       	movw	r22, r14
    1df0:	90 e0       	ldi	r25, 0x00	; 0
    1df2:	4e c0       	rjmp	.+156    	; 0x1e90 <vfprintf+0x3dc>
    1df4:	8a 81       	ldd	r24, Y+2	; 0x02
    1df6:	81 33       	cpi	r24, 0x31	; 49
    1df8:	19 f0       	breq	.+6      	; 0x1e00 <vfprintf+0x34c>
    1dfa:	9c 85       	ldd	r25, Y+12	; 0x0c
    1dfc:	9f 7e       	andi	r25, 0xEF	; 239
    1dfe:	9c 87       	std	Y+12, r25	; 0x0c
    1e00:	b7 01       	movw	r22, r14
    1e02:	90 e0       	ldi	r25, 0x00	; 0
    1e04:	0e 94 fc 12 	call	0x25f8	; 0x25f8 <fputc>
    1e08:	11 11       	cpse	r17, r1
    1e0a:	05 c0       	rjmp	.+10     	; 0x1e16 <vfprintf+0x362>
    1e0c:	94 fc       	sbrc	r9, 4
    1e0e:	18 c0       	rjmp	.+48     	; 0x1e40 <vfprintf+0x38c>
    1e10:	85 e6       	ldi	r24, 0x65	; 101
    1e12:	90 e0       	ldi	r25, 0x00	; 0
    1e14:	17 c0       	rjmp	.+46     	; 0x1e44 <vfprintf+0x390>
    1e16:	b7 01       	movw	r22, r14
    1e18:	8e e2       	ldi	r24, 0x2E	; 46
    1e1a:	90 e0       	ldi	r25, 0x00	; 0
    1e1c:	0e 94 fc 12 	call	0x25f8	; 0x25f8 <fputc>
    1e20:	1e 5f       	subi	r17, 0xFE	; 254
    1e22:	82 e0       	ldi	r24, 0x02	; 2
    1e24:	01 e0       	ldi	r16, 0x01	; 1
    1e26:	08 0f       	add	r16, r24
    1e28:	f3 01       	movw	r30, r6
    1e2a:	e8 0f       	add	r30, r24
    1e2c:	f1 1d       	adc	r31, r1
    1e2e:	80 81       	ld	r24, Z
    1e30:	b7 01       	movw	r22, r14
    1e32:	90 e0       	ldi	r25, 0x00	; 0
    1e34:	0e 94 fc 12 	call	0x25f8	; 0x25f8 <fputc>
    1e38:	80 2f       	mov	r24, r16
    1e3a:	01 13       	cpse	r16, r17
    1e3c:	f3 cf       	rjmp	.-26     	; 0x1e24 <vfprintf+0x370>
    1e3e:	e6 cf       	rjmp	.-52     	; 0x1e0c <vfprintf+0x358>
    1e40:	85 e4       	ldi	r24, 0x45	; 69
    1e42:	90 e0       	ldi	r25, 0x00	; 0
    1e44:	b7 01       	movw	r22, r14
    1e46:	0e 94 fc 12 	call	0x25f8	; 0x25f8 <fputc>
    1e4a:	d7 fc       	sbrc	r13, 7
    1e4c:	06 c0       	rjmp	.+12     	; 0x1e5a <vfprintf+0x3a6>
    1e4e:	c1 14       	cp	r12, r1
    1e50:	d1 04       	cpc	r13, r1
    1e52:	41 f4       	brne	.+16     	; 0x1e64 <vfprintf+0x3b0>
    1e54:	ec 85       	ldd	r30, Y+12	; 0x0c
    1e56:	e4 ff       	sbrs	r30, 4
    1e58:	05 c0       	rjmp	.+10     	; 0x1e64 <vfprintf+0x3b0>
    1e5a:	d1 94       	neg	r13
    1e5c:	c1 94       	neg	r12
    1e5e:	d1 08       	sbc	r13, r1
    1e60:	8d e2       	ldi	r24, 0x2D	; 45
    1e62:	01 c0       	rjmp	.+2      	; 0x1e66 <vfprintf+0x3b2>
    1e64:	8b e2       	ldi	r24, 0x2B	; 43
    1e66:	b7 01       	movw	r22, r14
    1e68:	90 e0       	ldi	r25, 0x00	; 0
    1e6a:	0e 94 fc 12 	call	0x25f8	; 0x25f8 <fputc>
    1e6e:	80 e3       	ldi	r24, 0x30	; 48
    1e70:	2a e0       	ldi	r18, 0x0A	; 10
    1e72:	c2 16       	cp	r12, r18
    1e74:	d1 04       	cpc	r13, r1
    1e76:	2c f0       	brlt	.+10     	; 0x1e82 <vfprintf+0x3ce>
    1e78:	8f 5f       	subi	r24, 0xFF	; 255
    1e7a:	fa e0       	ldi	r31, 0x0A	; 10
    1e7c:	cf 1a       	sub	r12, r31
    1e7e:	d1 08       	sbc	r13, r1
    1e80:	f7 cf       	rjmp	.-18     	; 0x1e70 <vfprintf+0x3bc>
    1e82:	b7 01       	movw	r22, r14
    1e84:	90 e0       	ldi	r25, 0x00	; 0
    1e86:	0e 94 fc 12 	call	0x25f8	; 0x25f8 <fputc>
    1e8a:	b7 01       	movw	r22, r14
    1e8c:	c6 01       	movw	r24, r12
    1e8e:	c0 96       	adiw	r24, 0x30	; 48
    1e90:	0e 94 fc 12 	call	0x25f8	; 0x25f8 <fputc>
    1e94:	54 c1       	rjmp	.+680    	; 0x213e <vfprintf+0x68a>
    1e96:	83 36       	cpi	r24, 0x63	; 99
    1e98:	31 f0       	breq	.+12     	; 0x1ea6 <vfprintf+0x3f2>
    1e9a:	83 37       	cpi	r24, 0x73	; 115
    1e9c:	79 f0       	breq	.+30     	; 0x1ebc <vfprintf+0x408>
    1e9e:	83 35       	cpi	r24, 0x53	; 83
    1ea0:	09 f0       	breq	.+2      	; 0x1ea4 <vfprintf+0x3f0>
    1ea2:	56 c0       	rjmp	.+172    	; 0x1f50 <vfprintf+0x49c>
    1ea4:	20 c0       	rjmp	.+64     	; 0x1ee6 <vfprintf+0x432>
    1ea6:	56 01       	movw	r10, r12
    1ea8:	32 e0       	ldi	r19, 0x02	; 2
    1eaa:	a3 0e       	add	r10, r19
    1eac:	b1 1c       	adc	r11, r1
    1eae:	f6 01       	movw	r30, r12
    1eb0:	80 81       	ld	r24, Z
    1eb2:	89 83       	std	Y+1, r24	; 0x01
    1eb4:	01 e0       	ldi	r16, 0x01	; 1
    1eb6:	10 e0       	ldi	r17, 0x00	; 0
    1eb8:	63 01       	movw	r12, r6
    1eba:	12 c0       	rjmp	.+36     	; 0x1ee0 <vfprintf+0x42c>
    1ebc:	56 01       	movw	r10, r12
    1ebe:	f2 e0       	ldi	r31, 0x02	; 2
    1ec0:	af 0e       	add	r10, r31
    1ec2:	b1 1c       	adc	r11, r1
    1ec4:	f6 01       	movw	r30, r12
    1ec6:	c0 80       	ld	r12, Z
    1ec8:	d1 80       	ldd	r13, Z+1	; 0x01
    1eca:	96 fe       	sbrs	r9, 6
    1ecc:	03 c0       	rjmp	.+6      	; 0x1ed4 <vfprintf+0x420>
    1ece:	61 2f       	mov	r22, r17
    1ed0:	70 e0       	ldi	r23, 0x00	; 0
    1ed2:	02 c0       	rjmp	.+4      	; 0x1ed8 <vfprintf+0x424>
    1ed4:	6f ef       	ldi	r22, 0xFF	; 255
    1ed6:	7f ef       	ldi	r23, 0xFF	; 255
    1ed8:	c6 01       	movw	r24, r12
    1eda:	0e 94 f1 12 	call	0x25e2	; 0x25e2 <strnlen>
    1ede:	8c 01       	movw	r16, r24
    1ee0:	f9 2d       	mov	r31, r9
    1ee2:	ff 77       	andi	r31, 0x7F	; 127
    1ee4:	14 c0       	rjmp	.+40     	; 0x1f0e <vfprintf+0x45a>
    1ee6:	56 01       	movw	r10, r12
    1ee8:	22 e0       	ldi	r18, 0x02	; 2
    1eea:	a2 0e       	add	r10, r18
    1eec:	b1 1c       	adc	r11, r1
    1eee:	f6 01       	movw	r30, r12
    1ef0:	c0 80       	ld	r12, Z
    1ef2:	d1 80       	ldd	r13, Z+1	; 0x01
    1ef4:	96 fe       	sbrs	r9, 6
    1ef6:	03 c0       	rjmp	.+6      	; 0x1efe <vfprintf+0x44a>
    1ef8:	61 2f       	mov	r22, r17
    1efa:	70 e0       	ldi	r23, 0x00	; 0
    1efc:	02 c0       	rjmp	.+4      	; 0x1f02 <vfprintf+0x44e>
    1efe:	6f ef       	ldi	r22, 0xFF	; 255
    1f00:	7f ef       	ldi	r23, 0xFF	; 255
    1f02:	c6 01       	movw	r24, r12
    1f04:	0e 94 dd 12 	call	0x25ba	; 0x25ba <strnlen_P>
    1f08:	8c 01       	movw	r16, r24
    1f0a:	f9 2d       	mov	r31, r9
    1f0c:	f0 68       	ori	r31, 0x80	; 128
    1f0e:	9f 2e       	mov	r9, r31
    1f10:	f3 fd       	sbrc	r31, 3
    1f12:	1a c0       	rjmp	.+52     	; 0x1f48 <vfprintf+0x494>
    1f14:	85 2d       	mov	r24, r5
    1f16:	90 e0       	ldi	r25, 0x00	; 0
    1f18:	08 17       	cp	r16, r24
    1f1a:	19 07       	cpc	r17, r25
    1f1c:	a8 f4       	brcc	.+42     	; 0x1f48 <vfprintf+0x494>
    1f1e:	b7 01       	movw	r22, r14
    1f20:	80 e2       	ldi	r24, 0x20	; 32
    1f22:	90 e0       	ldi	r25, 0x00	; 0
    1f24:	0e 94 fc 12 	call	0x25f8	; 0x25f8 <fputc>
    1f28:	5a 94       	dec	r5
    1f2a:	f4 cf       	rjmp	.-24     	; 0x1f14 <vfprintf+0x460>
    1f2c:	f6 01       	movw	r30, r12
    1f2e:	97 fc       	sbrc	r9, 7
    1f30:	85 91       	lpm	r24, Z+
    1f32:	97 fe       	sbrs	r9, 7
    1f34:	81 91       	ld	r24, Z+
    1f36:	6f 01       	movw	r12, r30
    1f38:	b7 01       	movw	r22, r14
    1f3a:	90 e0       	ldi	r25, 0x00	; 0
    1f3c:	0e 94 fc 12 	call	0x25f8	; 0x25f8 <fputc>
    1f40:	51 10       	cpse	r5, r1
    1f42:	5a 94       	dec	r5
    1f44:	01 50       	subi	r16, 0x01	; 1
    1f46:	11 09       	sbc	r17, r1
    1f48:	01 15       	cp	r16, r1
    1f4a:	11 05       	cpc	r17, r1
    1f4c:	79 f7       	brne	.-34     	; 0x1f2c <vfprintf+0x478>
    1f4e:	f7 c0       	rjmp	.+494    	; 0x213e <vfprintf+0x68a>
    1f50:	84 36       	cpi	r24, 0x64	; 100
    1f52:	11 f0       	breq	.+4      	; 0x1f58 <vfprintf+0x4a4>
    1f54:	89 36       	cpi	r24, 0x69	; 105
    1f56:	61 f5       	brne	.+88     	; 0x1fb0 <vfprintf+0x4fc>
    1f58:	56 01       	movw	r10, r12
    1f5a:	97 fe       	sbrs	r9, 7
    1f5c:	09 c0       	rjmp	.+18     	; 0x1f70 <vfprintf+0x4bc>
    1f5e:	24 e0       	ldi	r18, 0x04	; 4
    1f60:	a2 0e       	add	r10, r18
    1f62:	b1 1c       	adc	r11, r1
    1f64:	f6 01       	movw	r30, r12
    1f66:	60 81       	ld	r22, Z
    1f68:	71 81       	ldd	r23, Z+1	; 0x01
    1f6a:	82 81       	ldd	r24, Z+2	; 0x02
    1f6c:	93 81       	ldd	r25, Z+3	; 0x03
    1f6e:	0a c0       	rjmp	.+20     	; 0x1f84 <vfprintf+0x4d0>
    1f70:	f2 e0       	ldi	r31, 0x02	; 2
    1f72:	af 0e       	add	r10, r31
    1f74:	b1 1c       	adc	r11, r1
    1f76:	f6 01       	movw	r30, r12
    1f78:	60 81       	ld	r22, Z
    1f7a:	71 81       	ldd	r23, Z+1	; 0x01
    1f7c:	07 2e       	mov	r0, r23
    1f7e:	00 0c       	add	r0, r0
    1f80:	88 0b       	sbc	r24, r24
    1f82:	99 0b       	sbc	r25, r25
    1f84:	f9 2d       	mov	r31, r9
    1f86:	ff 76       	andi	r31, 0x6F	; 111
    1f88:	9f 2e       	mov	r9, r31
    1f8a:	97 ff       	sbrs	r25, 7
    1f8c:	09 c0       	rjmp	.+18     	; 0x1fa0 <vfprintf+0x4ec>
    1f8e:	90 95       	com	r25
    1f90:	80 95       	com	r24
    1f92:	70 95       	com	r23
    1f94:	61 95       	neg	r22
    1f96:	7f 4f       	sbci	r23, 0xFF	; 255
    1f98:	8f 4f       	sbci	r24, 0xFF	; 255
    1f9a:	9f 4f       	sbci	r25, 0xFF	; 255
    1f9c:	f0 68       	ori	r31, 0x80	; 128
    1f9e:	9f 2e       	mov	r9, r31
    1fa0:	2a e0       	ldi	r18, 0x0A	; 10
    1fa2:	30 e0       	ldi	r19, 0x00	; 0
    1fa4:	a3 01       	movw	r20, r6
    1fa6:	0e 94 5a 13 	call	0x26b4	; 0x26b4 <__ultoa_invert>
    1faa:	c8 2e       	mov	r12, r24
    1fac:	c6 18       	sub	r12, r6
    1fae:	3f c0       	rjmp	.+126    	; 0x202e <vfprintf+0x57a>
    1fb0:	09 2d       	mov	r16, r9
    1fb2:	85 37       	cpi	r24, 0x75	; 117
    1fb4:	21 f4       	brne	.+8      	; 0x1fbe <vfprintf+0x50a>
    1fb6:	0f 7e       	andi	r16, 0xEF	; 239
    1fb8:	2a e0       	ldi	r18, 0x0A	; 10
    1fba:	30 e0       	ldi	r19, 0x00	; 0
    1fbc:	1d c0       	rjmp	.+58     	; 0x1ff8 <vfprintf+0x544>
    1fbe:	09 7f       	andi	r16, 0xF9	; 249
    1fc0:	8f 36       	cpi	r24, 0x6F	; 111
    1fc2:	91 f0       	breq	.+36     	; 0x1fe8 <vfprintf+0x534>
    1fc4:	18 f4       	brcc	.+6      	; 0x1fcc <vfprintf+0x518>
    1fc6:	88 35       	cpi	r24, 0x58	; 88
    1fc8:	59 f0       	breq	.+22     	; 0x1fe0 <vfprintf+0x52c>
    1fca:	c3 c0       	rjmp	.+390    	; 0x2152 <vfprintf+0x69e>
    1fcc:	80 37       	cpi	r24, 0x70	; 112
    1fce:	19 f0       	breq	.+6      	; 0x1fd6 <vfprintf+0x522>
    1fd0:	88 37       	cpi	r24, 0x78	; 120
    1fd2:	11 f0       	breq	.+4      	; 0x1fd8 <vfprintf+0x524>
    1fd4:	be c0       	rjmp	.+380    	; 0x2152 <vfprintf+0x69e>
    1fd6:	00 61       	ori	r16, 0x10	; 16
    1fd8:	04 ff       	sbrs	r16, 4
    1fda:	09 c0       	rjmp	.+18     	; 0x1fee <vfprintf+0x53a>
    1fdc:	04 60       	ori	r16, 0x04	; 4
    1fde:	07 c0       	rjmp	.+14     	; 0x1fee <vfprintf+0x53a>
    1fe0:	94 fe       	sbrs	r9, 4
    1fe2:	08 c0       	rjmp	.+16     	; 0x1ff4 <vfprintf+0x540>
    1fe4:	06 60       	ori	r16, 0x06	; 6
    1fe6:	06 c0       	rjmp	.+12     	; 0x1ff4 <vfprintf+0x540>
    1fe8:	28 e0       	ldi	r18, 0x08	; 8
    1fea:	30 e0       	ldi	r19, 0x00	; 0
    1fec:	05 c0       	rjmp	.+10     	; 0x1ff8 <vfprintf+0x544>
    1fee:	20 e1       	ldi	r18, 0x10	; 16
    1ff0:	30 e0       	ldi	r19, 0x00	; 0
    1ff2:	02 c0       	rjmp	.+4      	; 0x1ff8 <vfprintf+0x544>
    1ff4:	20 e1       	ldi	r18, 0x10	; 16
    1ff6:	32 e0       	ldi	r19, 0x02	; 2
    1ff8:	56 01       	movw	r10, r12
    1ffa:	07 ff       	sbrs	r16, 7
    1ffc:	09 c0       	rjmp	.+18     	; 0x2010 <vfprintf+0x55c>
    1ffe:	84 e0       	ldi	r24, 0x04	; 4
    2000:	a8 0e       	add	r10, r24
    2002:	b1 1c       	adc	r11, r1
    2004:	f6 01       	movw	r30, r12
    2006:	60 81       	ld	r22, Z
    2008:	71 81       	ldd	r23, Z+1	; 0x01
    200a:	82 81       	ldd	r24, Z+2	; 0x02
    200c:	93 81       	ldd	r25, Z+3	; 0x03
    200e:	08 c0       	rjmp	.+16     	; 0x2020 <vfprintf+0x56c>
    2010:	f2 e0       	ldi	r31, 0x02	; 2
    2012:	af 0e       	add	r10, r31
    2014:	b1 1c       	adc	r11, r1
    2016:	f6 01       	movw	r30, r12
    2018:	60 81       	ld	r22, Z
    201a:	71 81       	ldd	r23, Z+1	; 0x01
    201c:	80 e0       	ldi	r24, 0x00	; 0
    201e:	90 e0       	ldi	r25, 0x00	; 0
    2020:	a3 01       	movw	r20, r6
    2022:	0e 94 5a 13 	call	0x26b4	; 0x26b4 <__ultoa_invert>
    2026:	c8 2e       	mov	r12, r24
    2028:	c6 18       	sub	r12, r6
    202a:	0f 77       	andi	r16, 0x7F	; 127
    202c:	90 2e       	mov	r9, r16
    202e:	96 fe       	sbrs	r9, 6
    2030:	0b c0       	rjmp	.+22     	; 0x2048 <vfprintf+0x594>
    2032:	09 2d       	mov	r16, r9
    2034:	0e 7f       	andi	r16, 0xFE	; 254
    2036:	c1 16       	cp	r12, r17
    2038:	50 f4       	brcc	.+20     	; 0x204e <vfprintf+0x59a>
    203a:	94 fe       	sbrs	r9, 4
    203c:	0a c0       	rjmp	.+20     	; 0x2052 <vfprintf+0x59e>
    203e:	92 fc       	sbrc	r9, 2
    2040:	08 c0       	rjmp	.+16     	; 0x2052 <vfprintf+0x59e>
    2042:	09 2d       	mov	r16, r9
    2044:	0e 7e       	andi	r16, 0xEE	; 238
    2046:	05 c0       	rjmp	.+10     	; 0x2052 <vfprintf+0x59e>
    2048:	dc 2c       	mov	r13, r12
    204a:	09 2d       	mov	r16, r9
    204c:	03 c0       	rjmp	.+6      	; 0x2054 <vfprintf+0x5a0>
    204e:	dc 2c       	mov	r13, r12
    2050:	01 c0       	rjmp	.+2      	; 0x2054 <vfprintf+0x5a0>
    2052:	d1 2e       	mov	r13, r17
    2054:	04 ff       	sbrs	r16, 4
    2056:	0d c0       	rjmp	.+26     	; 0x2072 <vfprintf+0x5be>
    2058:	fe 01       	movw	r30, r28
    205a:	ec 0d       	add	r30, r12
    205c:	f1 1d       	adc	r31, r1
    205e:	80 81       	ld	r24, Z
    2060:	80 33       	cpi	r24, 0x30	; 48
    2062:	11 f4       	brne	.+4      	; 0x2068 <vfprintf+0x5b4>
    2064:	09 7e       	andi	r16, 0xE9	; 233
    2066:	09 c0       	rjmp	.+18     	; 0x207a <vfprintf+0x5c6>
    2068:	02 ff       	sbrs	r16, 2
    206a:	06 c0       	rjmp	.+12     	; 0x2078 <vfprintf+0x5c4>
    206c:	d3 94       	inc	r13
    206e:	d3 94       	inc	r13
    2070:	04 c0       	rjmp	.+8      	; 0x207a <vfprintf+0x5c6>
    2072:	80 2f       	mov	r24, r16
    2074:	86 78       	andi	r24, 0x86	; 134
    2076:	09 f0       	breq	.+2      	; 0x207a <vfprintf+0x5c6>
    2078:	d3 94       	inc	r13
    207a:	03 fd       	sbrc	r16, 3
    207c:	11 c0       	rjmp	.+34     	; 0x20a0 <vfprintf+0x5ec>
    207e:	00 ff       	sbrs	r16, 0
    2080:	06 c0       	rjmp	.+12     	; 0x208e <vfprintf+0x5da>
    2082:	1c 2d       	mov	r17, r12
    2084:	d5 14       	cp	r13, r5
    2086:	80 f4       	brcc	.+32     	; 0x20a8 <vfprintf+0x5f4>
    2088:	15 0d       	add	r17, r5
    208a:	1d 19       	sub	r17, r13
    208c:	0d c0       	rjmp	.+26     	; 0x20a8 <vfprintf+0x5f4>
    208e:	d5 14       	cp	r13, r5
    2090:	58 f4       	brcc	.+22     	; 0x20a8 <vfprintf+0x5f4>
    2092:	b7 01       	movw	r22, r14
    2094:	80 e2       	ldi	r24, 0x20	; 32
    2096:	90 e0       	ldi	r25, 0x00	; 0
    2098:	0e 94 fc 12 	call	0x25f8	; 0x25f8 <fputc>
    209c:	d3 94       	inc	r13
    209e:	f7 cf       	rjmp	.-18     	; 0x208e <vfprintf+0x5da>
    20a0:	d5 14       	cp	r13, r5
    20a2:	10 f4       	brcc	.+4      	; 0x20a8 <vfprintf+0x5f4>
    20a4:	5d 18       	sub	r5, r13
    20a6:	01 c0       	rjmp	.+2      	; 0x20aa <vfprintf+0x5f6>
    20a8:	51 2c       	mov	r5, r1
    20aa:	04 ff       	sbrs	r16, 4
    20ac:	10 c0       	rjmp	.+32     	; 0x20ce <vfprintf+0x61a>
    20ae:	b7 01       	movw	r22, r14
    20b0:	80 e3       	ldi	r24, 0x30	; 48
    20b2:	90 e0       	ldi	r25, 0x00	; 0
    20b4:	0e 94 fc 12 	call	0x25f8	; 0x25f8 <fputc>
    20b8:	02 ff       	sbrs	r16, 2
    20ba:	17 c0       	rjmp	.+46     	; 0x20ea <vfprintf+0x636>
    20bc:	01 fd       	sbrc	r16, 1
    20be:	03 c0       	rjmp	.+6      	; 0x20c6 <vfprintf+0x612>
    20c0:	88 e7       	ldi	r24, 0x78	; 120
    20c2:	90 e0       	ldi	r25, 0x00	; 0
    20c4:	02 c0       	rjmp	.+4      	; 0x20ca <vfprintf+0x616>
    20c6:	88 e5       	ldi	r24, 0x58	; 88
    20c8:	90 e0       	ldi	r25, 0x00	; 0
    20ca:	b7 01       	movw	r22, r14
    20cc:	0c c0       	rjmp	.+24     	; 0x20e6 <vfprintf+0x632>
    20ce:	80 2f       	mov	r24, r16
    20d0:	86 78       	andi	r24, 0x86	; 134
    20d2:	59 f0       	breq	.+22     	; 0x20ea <vfprintf+0x636>
    20d4:	01 ff       	sbrs	r16, 1
    20d6:	02 c0       	rjmp	.+4      	; 0x20dc <vfprintf+0x628>
    20d8:	8b e2       	ldi	r24, 0x2B	; 43
    20da:	01 c0       	rjmp	.+2      	; 0x20de <vfprintf+0x62a>
    20dc:	80 e2       	ldi	r24, 0x20	; 32
    20de:	07 fd       	sbrc	r16, 7
    20e0:	8d e2       	ldi	r24, 0x2D	; 45
    20e2:	b7 01       	movw	r22, r14
    20e4:	90 e0       	ldi	r25, 0x00	; 0
    20e6:	0e 94 fc 12 	call	0x25f8	; 0x25f8 <fputc>
    20ea:	c1 16       	cp	r12, r17
    20ec:	38 f4       	brcc	.+14     	; 0x20fc <vfprintf+0x648>
    20ee:	b7 01       	movw	r22, r14
    20f0:	80 e3       	ldi	r24, 0x30	; 48
    20f2:	90 e0       	ldi	r25, 0x00	; 0
    20f4:	0e 94 fc 12 	call	0x25f8	; 0x25f8 <fputc>
    20f8:	11 50       	subi	r17, 0x01	; 1
    20fa:	f7 cf       	rjmp	.-18     	; 0x20ea <vfprintf+0x636>
    20fc:	ca 94       	dec	r12
    20fe:	f3 01       	movw	r30, r6
    2100:	ec 0d       	add	r30, r12
    2102:	f1 1d       	adc	r31, r1
    2104:	80 81       	ld	r24, Z
    2106:	b7 01       	movw	r22, r14
    2108:	90 e0       	ldi	r25, 0x00	; 0
    210a:	0e 94 fc 12 	call	0x25f8	; 0x25f8 <fputc>
    210e:	c1 10       	cpse	r12, r1
    2110:	f5 cf       	rjmp	.-22     	; 0x20fc <vfprintf+0x648>
    2112:	15 c0       	rjmp	.+42     	; 0x213e <vfprintf+0x68a>
    2114:	f4 e0       	ldi	r31, 0x04	; 4
    2116:	f5 15       	cp	r31, r5
    2118:	60 f5       	brcc	.+88     	; 0x2172 <vfprintf+0x6be>
    211a:	84 e0       	ldi	r24, 0x04	; 4
    211c:	58 1a       	sub	r5, r24
    211e:	93 fe       	sbrs	r9, 3
    2120:	1f c0       	rjmp	.+62     	; 0x2160 <vfprintf+0x6ac>
    2122:	01 11       	cpse	r16, r1
    2124:	27 c0       	rjmp	.+78     	; 0x2174 <vfprintf+0x6c0>
    2126:	2c 85       	ldd	r18, Y+12	; 0x0c
    2128:	23 ff       	sbrs	r18, 3
    212a:	2a c0       	rjmp	.+84     	; 0x2180 <vfprintf+0x6cc>
    212c:	08 e6       	ldi	r16, 0x68	; 104
    212e:	10 e0       	ldi	r17, 0x00	; 0
    2130:	39 2d       	mov	r19, r9
    2132:	30 71       	andi	r19, 0x10	; 16
    2134:	93 2e       	mov	r9, r19
    2136:	f8 01       	movw	r30, r16
    2138:	84 91       	lpm	r24, Z
    213a:	81 11       	cpse	r24, r1
    213c:	24 c0       	rjmp	.+72     	; 0x2186 <vfprintf+0x6d2>
    213e:	55 20       	and	r5, r5
    2140:	09 f4       	brne	.+2      	; 0x2144 <vfprintf+0x690>
    2142:	e4 cc       	rjmp	.-1592   	; 0x1b0c <vfprintf+0x58>
    2144:	b7 01       	movw	r22, r14
    2146:	80 e2       	ldi	r24, 0x20	; 32
    2148:	90 e0       	ldi	r25, 0x00	; 0
    214a:	0e 94 fc 12 	call	0x25f8	; 0x25f8 <fputc>
    214e:	5a 94       	dec	r5
    2150:	f6 cf       	rjmp	.-20     	; 0x213e <vfprintf+0x68a>
    2152:	f7 01       	movw	r30, r14
    2154:	86 81       	ldd	r24, Z+6	; 0x06
    2156:	97 81       	ldd	r25, Z+7	; 0x07
    2158:	26 c0       	rjmp	.+76     	; 0x21a6 <vfprintf+0x6f2>
    215a:	8f ef       	ldi	r24, 0xFF	; 255
    215c:	9f ef       	ldi	r25, 0xFF	; 255
    215e:	23 c0       	rjmp	.+70     	; 0x21a6 <vfprintf+0x6f2>
    2160:	b7 01       	movw	r22, r14
    2162:	80 e2       	ldi	r24, 0x20	; 32
    2164:	90 e0       	ldi	r25, 0x00	; 0
    2166:	0e 94 fc 12 	call	0x25f8	; 0x25f8 <fputc>
    216a:	5a 94       	dec	r5
    216c:	51 10       	cpse	r5, r1
    216e:	f8 cf       	rjmp	.-16     	; 0x2160 <vfprintf+0x6ac>
    2170:	d8 cf       	rjmp	.-80     	; 0x2122 <vfprintf+0x66e>
    2172:	51 2c       	mov	r5, r1
    2174:	b7 01       	movw	r22, r14
    2176:	80 2f       	mov	r24, r16
    2178:	90 e0       	ldi	r25, 0x00	; 0
    217a:	0e 94 fc 12 	call	0x25f8	; 0x25f8 <fputc>
    217e:	d3 cf       	rjmp	.-90     	; 0x2126 <vfprintf+0x672>
    2180:	0c e6       	ldi	r16, 0x6C	; 108
    2182:	10 e0       	ldi	r17, 0x00	; 0
    2184:	d5 cf       	rjmp	.-86     	; 0x2130 <vfprintf+0x67c>
    2186:	91 10       	cpse	r9, r1
    2188:	80 52       	subi	r24, 0x20	; 32
    218a:	b7 01       	movw	r22, r14
    218c:	90 e0       	ldi	r25, 0x00	; 0
    218e:	0e 94 fc 12 	call	0x25f8	; 0x25f8 <fputc>
    2192:	0f 5f       	subi	r16, 0xFF	; 255
    2194:	1f 4f       	sbci	r17, 0xFF	; 255
    2196:	cf cf       	rjmp	.-98     	; 0x2136 <vfprintf+0x682>
    2198:	23 e0       	ldi	r18, 0x03	; 3
    219a:	25 15       	cp	r18, r5
    219c:	10 f4       	brcc	.+4      	; 0x21a2 <vfprintf+0x6ee>
    219e:	83 e0       	ldi	r24, 0x03	; 3
    21a0:	bd cf       	rjmp	.-134    	; 0x211c <vfprintf+0x668>
    21a2:	51 2c       	mov	r5, r1
    21a4:	c0 cf       	rjmp	.-128    	; 0x2126 <vfprintf+0x672>
    21a6:	60 96       	adiw	r28, 0x10	; 16
    21a8:	e2 e1       	ldi	r30, 0x12	; 18
    21aa:	0c 94 83 11 	jmp	0x2306	; 0x2306 <__epilogue_restores__>

000021ae <__udivmodsi4>:
    21ae:	a1 e2       	ldi	r26, 0x21	; 33
    21b0:	1a 2e       	mov	r1, r26
    21b2:	aa 1b       	sub	r26, r26
    21b4:	bb 1b       	sub	r27, r27
    21b6:	fd 01       	movw	r30, r26
    21b8:	0d c0       	rjmp	.+26     	; 0x21d4 <__udivmodsi4_ep>

000021ba <__udivmodsi4_loop>:
    21ba:	aa 1f       	adc	r26, r26
    21bc:	bb 1f       	adc	r27, r27
    21be:	ee 1f       	adc	r30, r30
    21c0:	ff 1f       	adc	r31, r31
    21c2:	a2 17       	cp	r26, r18
    21c4:	b3 07       	cpc	r27, r19
    21c6:	e4 07       	cpc	r30, r20
    21c8:	f5 07       	cpc	r31, r21
    21ca:	20 f0       	brcs	.+8      	; 0x21d4 <__udivmodsi4_ep>
    21cc:	a2 1b       	sub	r26, r18
    21ce:	b3 0b       	sbc	r27, r19
    21d0:	e4 0b       	sbc	r30, r20
    21d2:	f5 0b       	sbc	r31, r21

000021d4 <__udivmodsi4_ep>:
    21d4:	66 1f       	adc	r22, r22
    21d6:	77 1f       	adc	r23, r23
    21d8:	88 1f       	adc	r24, r24
    21da:	99 1f       	adc	r25, r25
    21dc:	1a 94       	dec	r1
    21de:	69 f7       	brne	.-38     	; 0x21ba <__udivmodsi4_loop>
    21e0:	60 95       	com	r22
    21e2:	70 95       	com	r23
    21e4:	80 95       	com	r24
    21e6:	90 95       	com	r25
    21e8:	9b 01       	movw	r18, r22
    21ea:	ac 01       	movw	r20, r24
    21ec:	bd 01       	movw	r22, r26
    21ee:	cf 01       	movw	r24, r30
    21f0:	08 95       	ret

000021f2 <__umulhisi3>:
    21f2:	a2 9f       	mul	r26, r18
    21f4:	b0 01       	movw	r22, r0
    21f6:	b3 9f       	mul	r27, r19
    21f8:	c0 01       	movw	r24, r0
    21fa:	a3 9f       	mul	r26, r19
    21fc:	70 0d       	add	r23, r0
    21fe:	81 1d       	adc	r24, r1
    2200:	11 24       	eor	r1, r1
    2202:	91 1d       	adc	r25, r1
    2204:	b2 9f       	mul	r27, r18
    2206:	70 0d       	add	r23, r0
    2208:	81 1d       	adc	r24, r1
    220a:	11 24       	eor	r1, r1
    220c:	91 1d       	adc	r25, r1
    220e:	08 95       	ret

00002210 <__umoddi3>:
    2210:	68 94       	set
    2212:	01 c0       	rjmp	.+2      	; 0x2216 <__udivdi3_umoddi3>

00002214 <__udivdi3>:
    2214:	e8 94       	clt

00002216 <__udivdi3_umoddi3>:
    2216:	8f 92       	push	r8
    2218:	9f 92       	push	r9
    221a:	cf 93       	push	r28
    221c:	df 93       	push	r29
    221e:	0e 94 16 11 	call	0x222c	; 0x222c <__udivmod64>
    2222:	df 91       	pop	r29
    2224:	cf 91       	pop	r28
    2226:	9f 90       	pop	r9
    2228:	8f 90       	pop	r8
    222a:	08 95       	ret

0000222c <__udivmod64>:
    222c:	88 24       	eor	r8, r8
    222e:	99 24       	eor	r9, r9
    2230:	f4 01       	movw	r30, r8
    2232:	e4 01       	movw	r28, r8
    2234:	b0 e4       	ldi	r27, 0x40	; 64
    2236:	9f 93       	push	r25
    2238:	aa 27       	eor	r26, r26
    223a:	9a 15       	cp	r25, r10
    223c:	8b 04       	cpc	r8, r11
    223e:	9c 04       	cpc	r9, r12
    2240:	ed 05       	cpc	r30, r13
    2242:	fe 05       	cpc	r31, r14
    2244:	cf 05       	cpc	r28, r15
    2246:	d0 07       	cpc	r29, r16
    2248:	a1 07       	cpc	r26, r17
    224a:	98 f4       	brcc	.+38     	; 0x2272 <__udivmod64+0x46>
    224c:	ad 2f       	mov	r26, r29
    224e:	dc 2f       	mov	r29, r28
    2250:	cf 2f       	mov	r28, r31
    2252:	fe 2f       	mov	r31, r30
    2254:	e9 2d       	mov	r30, r9
    2256:	98 2c       	mov	r9, r8
    2258:	89 2e       	mov	r8, r25
    225a:	98 2f       	mov	r25, r24
    225c:	87 2f       	mov	r24, r23
    225e:	76 2f       	mov	r23, r22
    2260:	65 2f       	mov	r22, r21
    2262:	54 2f       	mov	r21, r20
    2264:	43 2f       	mov	r20, r19
    2266:	32 2f       	mov	r19, r18
    2268:	22 27       	eor	r18, r18
    226a:	b8 50       	subi	r27, 0x08	; 8
    226c:	31 f7       	brne	.-52     	; 0x223a <__udivmod64+0xe>
    226e:	bf 91       	pop	r27
    2270:	27 c0       	rjmp	.+78     	; 0x22c0 <__udivmod64+0x94>
    2272:	1b 2e       	mov	r1, r27
    2274:	bf 91       	pop	r27
    2276:	bb 27       	eor	r27, r27
    2278:	22 0f       	add	r18, r18
    227a:	33 1f       	adc	r19, r19
    227c:	44 1f       	adc	r20, r20
    227e:	55 1f       	adc	r21, r21
    2280:	66 1f       	adc	r22, r22
    2282:	77 1f       	adc	r23, r23
    2284:	88 1f       	adc	r24, r24
    2286:	99 1f       	adc	r25, r25
    2288:	88 1c       	adc	r8, r8
    228a:	99 1c       	adc	r9, r9
    228c:	ee 1f       	adc	r30, r30
    228e:	ff 1f       	adc	r31, r31
    2290:	cc 1f       	adc	r28, r28
    2292:	dd 1f       	adc	r29, r29
    2294:	aa 1f       	adc	r26, r26
    2296:	bb 1f       	adc	r27, r27
    2298:	8a 14       	cp	r8, r10
    229a:	9b 04       	cpc	r9, r11
    229c:	ec 05       	cpc	r30, r12
    229e:	fd 05       	cpc	r31, r13
    22a0:	ce 05       	cpc	r28, r14
    22a2:	df 05       	cpc	r29, r15
    22a4:	a0 07       	cpc	r26, r16
    22a6:	b1 07       	cpc	r27, r17
    22a8:	48 f0       	brcs	.+18     	; 0x22bc <__udivmod64+0x90>
    22aa:	8a 18       	sub	r8, r10
    22ac:	9b 08       	sbc	r9, r11
    22ae:	ec 09       	sbc	r30, r12
    22b0:	fd 09       	sbc	r31, r13
    22b2:	ce 09       	sbc	r28, r14
    22b4:	df 09       	sbc	r29, r15
    22b6:	a0 0b       	sbc	r26, r16
    22b8:	b1 0b       	sbc	r27, r17
    22ba:	21 60       	ori	r18, 0x01	; 1
    22bc:	1a 94       	dec	r1
    22be:	e1 f6       	brne	.-72     	; 0x2278 <__udivmod64+0x4c>
    22c0:	2e f4       	brtc	.+10     	; 0x22cc <__udivmod64+0xa0>
    22c2:	94 01       	movw	r18, r8
    22c4:	af 01       	movw	r20, r30
    22c6:	be 01       	movw	r22, r28
    22c8:	cd 01       	movw	r24, r26
    22ca:	00 0c       	add	r0, r0
    22cc:	08 95       	ret

000022ce <__prologue_saves__>:
    22ce:	2f 92       	push	r2
    22d0:	3f 92       	push	r3
    22d2:	4f 92       	push	r4
    22d4:	5f 92       	push	r5
    22d6:	6f 92       	push	r6
    22d8:	7f 92       	push	r7
    22da:	8f 92       	push	r8
    22dc:	9f 92       	push	r9
    22de:	af 92       	push	r10
    22e0:	bf 92       	push	r11
    22e2:	cf 92       	push	r12
    22e4:	df 92       	push	r13
    22e6:	ef 92       	push	r14
    22e8:	ff 92       	push	r15
    22ea:	0f 93       	push	r16
    22ec:	1f 93       	push	r17
    22ee:	cf 93       	push	r28
    22f0:	df 93       	push	r29
    22f2:	cd b7       	in	r28, 0x3d	; 61
    22f4:	de b7       	in	r29, 0x3e	; 62
    22f6:	ca 1b       	sub	r28, r26
    22f8:	db 0b       	sbc	r29, r27
    22fa:	0f b6       	in	r0, 0x3f	; 63
    22fc:	f8 94       	cli
    22fe:	de bf       	out	0x3e, r29	; 62
    2300:	0f be       	out	0x3f, r0	; 63
    2302:	cd bf       	out	0x3d, r28	; 61
    2304:	09 94       	ijmp

00002306 <__epilogue_restores__>:
    2306:	2a 88       	ldd	r2, Y+18	; 0x12
    2308:	39 88       	ldd	r3, Y+17	; 0x11
    230a:	48 88       	ldd	r4, Y+16	; 0x10
    230c:	5f 84       	ldd	r5, Y+15	; 0x0f
    230e:	6e 84       	ldd	r6, Y+14	; 0x0e
    2310:	7d 84       	ldd	r7, Y+13	; 0x0d
    2312:	8c 84       	ldd	r8, Y+12	; 0x0c
    2314:	9b 84       	ldd	r9, Y+11	; 0x0b
    2316:	aa 84       	ldd	r10, Y+10	; 0x0a
    2318:	b9 84       	ldd	r11, Y+9	; 0x09
    231a:	c8 84       	ldd	r12, Y+8	; 0x08
    231c:	df 80       	ldd	r13, Y+7	; 0x07
    231e:	ee 80       	ldd	r14, Y+6	; 0x06
    2320:	fd 80       	ldd	r15, Y+5	; 0x05
    2322:	0c 81       	ldd	r16, Y+4	; 0x04
    2324:	1b 81       	ldd	r17, Y+3	; 0x03
    2326:	aa 81       	ldd	r26, Y+2	; 0x02
    2328:	b9 81       	ldd	r27, Y+1	; 0x01
    232a:	ce 0f       	add	r28, r30
    232c:	d1 1d       	adc	r29, r1
    232e:	0f b6       	in	r0, 0x3f	; 63
    2330:	f8 94       	cli
    2332:	de bf       	out	0x3e, r29	; 62
    2334:	0f be       	out	0x3f, r0	; 63
    2336:	cd bf       	out	0x3d, r28	; 61
    2338:	ed 01       	movw	r28, r26
    233a:	08 95       	ret

0000233c <__ashldi3>:
    233c:	0f 93       	push	r16
    233e:	08 30       	cpi	r16, 0x08	; 8
    2340:	90 f0       	brcs	.+36     	; 0x2366 <__ashldi3+0x2a>
    2342:	98 2f       	mov	r25, r24
    2344:	87 2f       	mov	r24, r23
    2346:	76 2f       	mov	r23, r22
    2348:	65 2f       	mov	r22, r21
    234a:	54 2f       	mov	r21, r20
    234c:	43 2f       	mov	r20, r19
    234e:	32 2f       	mov	r19, r18
    2350:	22 27       	eor	r18, r18
    2352:	08 50       	subi	r16, 0x08	; 8
    2354:	f4 cf       	rjmp	.-24     	; 0x233e <__ashldi3+0x2>
    2356:	22 0f       	add	r18, r18
    2358:	33 1f       	adc	r19, r19
    235a:	44 1f       	adc	r20, r20
    235c:	55 1f       	adc	r21, r21
    235e:	66 1f       	adc	r22, r22
    2360:	77 1f       	adc	r23, r23
    2362:	88 1f       	adc	r24, r24
    2364:	99 1f       	adc	r25, r25
    2366:	0a 95       	dec	r16
    2368:	b2 f7       	brpl	.-20     	; 0x2356 <__ashldi3+0x1a>
    236a:	0f 91       	pop	r16
    236c:	08 95       	ret

0000236e <__ashrdi3>:
    236e:	97 fb       	bst	r25, 7
    2370:	10 f8       	bld	r1, 0

00002372 <__lshrdi3>:
    2372:	16 94       	lsr	r1
    2374:	00 08       	sbc	r0, r0
    2376:	0f 93       	push	r16
    2378:	08 30       	cpi	r16, 0x08	; 8
    237a:	98 f0       	brcs	.+38     	; 0x23a2 <__lshrdi3+0x30>
    237c:	08 50       	subi	r16, 0x08	; 8
    237e:	23 2f       	mov	r18, r19
    2380:	34 2f       	mov	r19, r20
    2382:	45 2f       	mov	r20, r21
    2384:	56 2f       	mov	r21, r22
    2386:	67 2f       	mov	r22, r23
    2388:	78 2f       	mov	r23, r24
    238a:	89 2f       	mov	r24, r25
    238c:	90 2d       	mov	r25, r0
    238e:	f4 cf       	rjmp	.-24     	; 0x2378 <__lshrdi3+0x6>
    2390:	05 94       	asr	r0
    2392:	97 95       	ror	r25
    2394:	87 95       	ror	r24
    2396:	77 95       	ror	r23
    2398:	67 95       	ror	r22
    239a:	57 95       	ror	r21
    239c:	47 95       	ror	r20
    239e:	37 95       	ror	r19
    23a0:	27 95       	ror	r18
    23a2:	0a 95       	dec	r16
    23a4:	aa f7       	brpl	.-22     	; 0x2390 <__lshrdi3+0x1e>
    23a6:	0f 91       	pop	r16
    23a8:	08 95       	ret

000023aa <__rotldi3>:
    23aa:	0f 93       	push	r16
    23ac:	08 30       	cpi	r16, 0x08	; 8
    23ae:	a0 f0       	brcs	.+40     	; 0x23d8 <__rotldi3+0x2e>
    23b0:	08 50       	subi	r16, 0x08	; 8
    23b2:	09 2e       	mov	r0, r25
    23b4:	98 2f       	mov	r25, r24
    23b6:	87 2f       	mov	r24, r23
    23b8:	76 2f       	mov	r23, r22
    23ba:	65 2f       	mov	r22, r21
    23bc:	54 2f       	mov	r21, r20
    23be:	43 2f       	mov	r20, r19
    23c0:	32 2f       	mov	r19, r18
    23c2:	20 2d       	mov	r18, r0
    23c4:	f3 cf       	rjmp	.-26     	; 0x23ac <__rotldi3+0x2>
    23c6:	22 0f       	add	r18, r18
    23c8:	33 1f       	adc	r19, r19
    23ca:	44 1f       	adc	r20, r20
    23cc:	55 1f       	adc	r21, r21
    23ce:	66 1f       	adc	r22, r22
    23d0:	77 1f       	adc	r23, r23
    23d2:	88 1f       	adc	r24, r24
    23d4:	99 1f       	adc	r25, r25
    23d6:	21 1d       	adc	r18, r1
    23d8:	0a 95       	dec	r16
    23da:	aa f7       	brpl	.-22     	; 0x23c6 <__rotldi3+0x1c>
    23dc:	0f 91       	pop	r16
    23de:	08 95       	ret

000023e0 <__adddi3>:
    23e0:	2a 0d       	add	r18, r10
    23e2:	3b 1d       	adc	r19, r11
    23e4:	4c 1d       	adc	r20, r12
    23e6:	5d 1d       	adc	r21, r13
    23e8:	6e 1d       	adc	r22, r14
    23ea:	7f 1d       	adc	r23, r15
    23ec:	80 1f       	adc	r24, r16
    23ee:	91 1f       	adc	r25, r17
    23f0:	08 95       	ret

000023f2 <__cmpdi2_s8>:
    23f2:	00 24       	eor	r0, r0
    23f4:	a7 fd       	sbrc	r26, 7
    23f6:	00 94       	com	r0
    23f8:	2a 17       	cp	r18, r26
    23fa:	30 05       	cpc	r19, r0
    23fc:	40 05       	cpc	r20, r0
    23fe:	50 05       	cpc	r21, r0
    2400:	60 05       	cpc	r22, r0
    2402:	70 05       	cpc	r23, r0
    2404:	80 05       	cpc	r24, r0
    2406:	90 05       	cpc	r25, r0
    2408:	08 95       	ret

0000240a <__ftoa_engine>:
    240a:	28 30       	cpi	r18, 0x08	; 8
    240c:	08 f0       	brcs	.+2      	; 0x2410 <__ftoa_engine+0x6>
    240e:	27 e0       	ldi	r18, 0x07	; 7
    2410:	33 27       	eor	r19, r19
    2412:	da 01       	movw	r26, r20
    2414:	99 0f       	add	r25, r25
    2416:	31 1d       	adc	r19, r1
    2418:	87 fd       	sbrc	r24, 7
    241a:	91 60       	ori	r25, 0x01	; 1
    241c:	00 96       	adiw	r24, 0x00	; 0
    241e:	61 05       	cpc	r22, r1
    2420:	71 05       	cpc	r23, r1
    2422:	39 f4       	brne	.+14     	; 0x2432 <__ftoa_engine+0x28>
    2424:	32 60       	ori	r19, 0x02	; 2
    2426:	2e 5f       	subi	r18, 0xFE	; 254
    2428:	3d 93       	st	X+, r19
    242a:	30 e3       	ldi	r19, 0x30	; 48
    242c:	2a 95       	dec	r18
    242e:	e1 f7       	brne	.-8      	; 0x2428 <__ftoa_engine+0x1e>
    2430:	08 95       	ret
    2432:	9f 3f       	cpi	r25, 0xFF	; 255
    2434:	30 f0       	brcs	.+12     	; 0x2442 <__ftoa_engine+0x38>
    2436:	80 38       	cpi	r24, 0x80	; 128
    2438:	71 05       	cpc	r23, r1
    243a:	61 05       	cpc	r22, r1
    243c:	09 f0       	breq	.+2      	; 0x2440 <__ftoa_engine+0x36>
    243e:	3c 5f       	subi	r19, 0xFC	; 252
    2440:	3c 5f       	subi	r19, 0xFC	; 252
    2442:	3d 93       	st	X+, r19
    2444:	91 30       	cpi	r25, 0x01	; 1
    2446:	08 f0       	brcs	.+2      	; 0x244a <__ftoa_engine+0x40>
    2448:	80 68       	ori	r24, 0x80	; 128
    244a:	91 1d       	adc	r25, r1
    244c:	df 93       	push	r29
    244e:	cf 93       	push	r28
    2450:	1f 93       	push	r17
    2452:	0f 93       	push	r16
    2454:	ff 92       	push	r15
    2456:	ef 92       	push	r14
    2458:	19 2f       	mov	r17, r25
    245a:	98 7f       	andi	r25, 0xF8	; 248
    245c:	96 95       	lsr	r25
    245e:	e9 2f       	mov	r30, r25
    2460:	96 95       	lsr	r25
    2462:	96 95       	lsr	r25
    2464:	e9 0f       	add	r30, r25
    2466:	ff 27       	eor	r31, r31
    2468:	e6 53       	subi	r30, 0x36	; 54
    246a:	ff 4f       	sbci	r31, 0xFF	; 255
    246c:	99 27       	eor	r25, r25
    246e:	33 27       	eor	r19, r19
    2470:	ee 24       	eor	r14, r14
    2472:	ff 24       	eor	r15, r15
    2474:	a7 01       	movw	r20, r14
    2476:	e7 01       	movw	r28, r14
    2478:	05 90       	lpm	r0, Z+
    247a:	08 94       	sec
    247c:	07 94       	ror	r0
    247e:	28 f4       	brcc	.+10     	; 0x248a <__ftoa_engine+0x80>
    2480:	36 0f       	add	r19, r22
    2482:	e7 1e       	adc	r14, r23
    2484:	f8 1e       	adc	r15, r24
    2486:	49 1f       	adc	r20, r25
    2488:	51 1d       	adc	r21, r1
    248a:	66 0f       	add	r22, r22
    248c:	77 1f       	adc	r23, r23
    248e:	88 1f       	adc	r24, r24
    2490:	99 1f       	adc	r25, r25
    2492:	06 94       	lsr	r0
    2494:	a1 f7       	brne	.-24     	; 0x247e <__ftoa_engine+0x74>
    2496:	05 90       	lpm	r0, Z+
    2498:	07 94       	ror	r0
    249a:	28 f4       	brcc	.+10     	; 0x24a6 <__ftoa_engine+0x9c>
    249c:	e7 0e       	add	r14, r23
    249e:	f8 1e       	adc	r15, r24
    24a0:	49 1f       	adc	r20, r25
    24a2:	56 1f       	adc	r21, r22
    24a4:	c1 1d       	adc	r28, r1
    24a6:	77 0f       	add	r23, r23
    24a8:	88 1f       	adc	r24, r24
    24aa:	99 1f       	adc	r25, r25
    24ac:	66 1f       	adc	r22, r22
    24ae:	06 94       	lsr	r0
    24b0:	a1 f7       	brne	.-24     	; 0x249a <__ftoa_engine+0x90>
    24b2:	05 90       	lpm	r0, Z+
    24b4:	07 94       	ror	r0
    24b6:	28 f4       	brcc	.+10     	; 0x24c2 <__ftoa_engine+0xb8>
    24b8:	f8 0e       	add	r15, r24
    24ba:	49 1f       	adc	r20, r25
    24bc:	56 1f       	adc	r21, r22
    24be:	c7 1f       	adc	r28, r23
    24c0:	d1 1d       	adc	r29, r1
    24c2:	88 0f       	add	r24, r24
    24c4:	99 1f       	adc	r25, r25
    24c6:	66 1f       	adc	r22, r22
    24c8:	77 1f       	adc	r23, r23
    24ca:	06 94       	lsr	r0
    24cc:	a1 f7       	brne	.-24     	; 0x24b6 <__ftoa_engine+0xac>
    24ce:	05 90       	lpm	r0, Z+
    24d0:	07 94       	ror	r0
    24d2:	20 f4       	brcc	.+8      	; 0x24dc <__ftoa_engine+0xd2>
    24d4:	49 0f       	add	r20, r25
    24d6:	56 1f       	adc	r21, r22
    24d8:	c7 1f       	adc	r28, r23
    24da:	d8 1f       	adc	r29, r24
    24dc:	99 0f       	add	r25, r25
    24de:	66 1f       	adc	r22, r22
    24e0:	77 1f       	adc	r23, r23
    24e2:	88 1f       	adc	r24, r24
    24e4:	06 94       	lsr	r0
    24e6:	a9 f7       	brne	.-22     	; 0x24d2 <__ftoa_engine+0xc8>
    24e8:	84 91       	lpm	r24, Z
    24ea:	10 95       	com	r17
    24ec:	17 70       	andi	r17, 0x07	; 7
    24ee:	41 f0       	breq	.+16     	; 0x2500 <__ftoa_engine+0xf6>
    24f0:	d6 95       	lsr	r29
    24f2:	c7 95       	ror	r28
    24f4:	57 95       	ror	r21
    24f6:	47 95       	ror	r20
    24f8:	f7 94       	ror	r15
    24fa:	e7 94       	ror	r14
    24fc:	1a 95       	dec	r17
    24fe:	c1 f7       	brne	.-16     	; 0x24f0 <__ftoa_engine+0xe6>
    2500:	e0 e7       	ldi	r30, 0x70	; 112
    2502:	f0 e0       	ldi	r31, 0x00	; 0
    2504:	68 94       	set
    2506:	15 90       	lpm	r1, Z+
    2508:	15 91       	lpm	r17, Z+
    250a:	35 91       	lpm	r19, Z+
    250c:	65 91       	lpm	r22, Z+
    250e:	95 91       	lpm	r25, Z+
    2510:	05 90       	lpm	r0, Z+
    2512:	7f e2       	ldi	r23, 0x2F	; 47
    2514:	73 95       	inc	r23
    2516:	e1 18       	sub	r14, r1
    2518:	f1 0a       	sbc	r15, r17
    251a:	43 0b       	sbc	r20, r19
    251c:	56 0b       	sbc	r21, r22
    251e:	c9 0b       	sbc	r28, r25
    2520:	d0 09       	sbc	r29, r0
    2522:	c0 f7       	brcc	.-16     	; 0x2514 <__ftoa_engine+0x10a>
    2524:	e1 0c       	add	r14, r1
    2526:	f1 1e       	adc	r15, r17
    2528:	43 1f       	adc	r20, r19
    252a:	56 1f       	adc	r21, r22
    252c:	c9 1f       	adc	r28, r25
    252e:	d0 1d       	adc	r29, r0
    2530:	7e f4       	brtc	.+30     	; 0x2550 <__ftoa_engine+0x146>
    2532:	70 33       	cpi	r23, 0x30	; 48
    2534:	11 f4       	brne	.+4      	; 0x253a <__ftoa_engine+0x130>
    2536:	8a 95       	dec	r24
    2538:	e6 cf       	rjmp	.-52     	; 0x2506 <__ftoa_engine+0xfc>
    253a:	e8 94       	clt
    253c:	01 50       	subi	r16, 0x01	; 1
    253e:	30 f0       	brcs	.+12     	; 0x254c <__ftoa_engine+0x142>
    2540:	08 0f       	add	r16, r24
    2542:	0a f4       	brpl	.+2      	; 0x2546 <__ftoa_engine+0x13c>
    2544:	00 27       	eor	r16, r16
    2546:	02 17       	cp	r16, r18
    2548:	08 f4       	brcc	.+2      	; 0x254c <__ftoa_engine+0x142>
    254a:	20 2f       	mov	r18, r16
    254c:	23 95       	inc	r18
    254e:	02 2f       	mov	r16, r18
    2550:	7a 33       	cpi	r23, 0x3A	; 58
    2552:	28 f0       	brcs	.+10     	; 0x255e <__ftoa_engine+0x154>
    2554:	79 e3       	ldi	r23, 0x39	; 57
    2556:	7d 93       	st	X+, r23
    2558:	2a 95       	dec	r18
    255a:	e9 f7       	brne	.-6      	; 0x2556 <__ftoa_engine+0x14c>
    255c:	10 c0       	rjmp	.+32     	; 0x257e <__ftoa_engine+0x174>
    255e:	7d 93       	st	X+, r23
    2560:	2a 95       	dec	r18
    2562:	89 f6       	brne	.-94     	; 0x2506 <__ftoa_engine+0xfc>
    2564:	06 94       	lsr	r0
    2566:	97 95       	ror	r25
    2568:	67 95       	ror	r22
    256a:	37 95       	ror	r19
    256c:	17 95       	ror	r17
    256e:	17 94       	ror	r1
    2570:	e1 18       	sub	r14, r1
    2572:	f1 0a       	sbc	r15, r17
    2574:	43 0b       	sbc	r20, r19
    2576:	56 0b       	sbc	r21, r22
    2578:	c9 0b       	sbc	r28, r25
    257a:	d0 09       	sbc	r29, r0
    257c:	98 f0       	brcs	.+38     	; 0x25a4 <__ftoa_engine+0x19a>
    257e:	23 95       	inc	r18
    2580:	7e 91       	ld	r23, -X
    2582:	73 95       	inc	r23
    2584:	7a 33       	cpi	r23, 0x3A	; 58
    2586:	08 f0       	brcs	.+2      	; 0x258a <__ftoa_engine+0x180>
    2588:	70 e3       	ldi	r23, 0x30	; 48
    258a:	7c 93       	st	X, r23
    258c:	20 13       	cpse	r18, r16
    258e:	b8 f7       	brcc	.-18     	; 0x257e <__ftoa_engine+0x174>
    2590:	7e 91       	ld	r23, -X
    2592:	70 61       	ori	r23, 0x10	; 16
    2594:	7d 93       	st	X+, r23
    2596:	30 f0       	brcs	.+12     	; 0x25a4 <__ftoa_engine+0x19a>
    2598:	83 95       	inc	r24
    259a:	71 e3       	ldi	r23, 0x31	; 49
    259c:	7d 93       	st	X+, r23
    259e:	70 e3       	ldi	r23, 0x30	; 48
    25a0:	2a 95       	dec	r18
    25a2:	e1 f7       	brne	.-8      	; 0x259c <__ftoa_engine+0x192>
    25a4:	11 24       	eor	r1, r1
    25a6:	ef 90       	pop	r14
    25a8:	ff 90       	pop	r15
    25aa:	0f 91       	pop	r16
    25ac:	1f 91       	pop	r17
    25ae:	cf 91       	pop	r28
    25b0:	df 91       	pop	r29
    25b2:	99 27       	eor	r25, r25
    25b4:	87 fd       	sbrc	r24, 7
    25b6:	90 95       	com	r25
    25b8:	08 95       	ret

000025ba <strnlen_P>:
    25ba:	fc 01       	movw	r30, r24
    25bc:	05 90       	lpm	r0, Z+
    25be:	61 50       	subi	r22, 0x01	; 1
    25c0:	70 40       	sbci	r23, 0x00	; 0
    25c2:	01 10       	cpse	r0, r1
    25c4:	d8 f7       	brcc	.-10     	; 0x25bc <strnlen_P+0x2>
    25c6:	80 95       	com	r24
    25c8:	90 95       	com	r25
    25ca:	8e 0f       	add	r24, r30
    25cc:	9f 1f       	adc	r25, r31
    25ce:	08 95       	ret

000025d0 <memcpy>:
    25d0:	fb 01       	movw	r30, r22
    25d2:	dc 01       	movw	r26, r24
    25d4:	02 c0       	rjmp	.+4      	; 0x25da <memcpy+0xa>
    25d6:	01 90       	ld	r0, Z+
    25d8:	0d 92       	st	X+, r0
    25da:	41 50       	subi	r20, 0x01	; 1
    25dc:	50 40       	sbci	r21, 0x00	; 0
    25de:	d8 f7       	brcc	.-10     	; 0x25d6 <memcpy+0x6>
    25e0:	08 95       	ret

000025e2 <strnlen>:
    25e2:	fc 01       	movw	r30, r24
    25e4:	61 50       	subi	r22, 0x01	; 1
    25e6:	70 40       	sbci	r23, 0x00	; 0
    25e8:	01 90       	ld	r0, Z+
    25ea:	01 10       	cpse	r0, r1
    25ec:	d8 f7       	brcc	.-10     	; 0x25e4 <strnlen+0x2>
    25ee:	80 95       	com	r24
    25f0:	90 95       	com	r25
    25f2:	8e 0f       	add	r24, r30
    25f4:	9f 1f       	adc	r25, r31
    25f6:	08 95       	ret

000025f8 <fputc>:
    25f8:	0f 93       	push	r16
    25fa:	1f 93       	push	r17
    25fc:	cf 93       	push	r28
    25fe:	df 93       	push	r29
    2600:	fb 01       	movw	r30, r22
    2602:	23 81       	ldd	r18, Z+3	; 0x03
    2604:	21 fd       	sbrc	r18, 1
    2606:	03 c0       	rjmp	.+6      	; 0x260e <fputc+0x16>
    2608:	8f ef       	ldi	r24, 0xFF	; 255
    260a:	9f ef       	ldi	r25, 0xFF	; 255
    260c:	2c c0       	rjmp	.+88     	; 0x2666 <fputc+0x6e>
    260e:	22 ff       	sbrs	r18, 2
    2610:	16 c0       	rjmp	.+44     	; 0x263e <fputc+0x46>
    2612:	46 81       	ldd	r20, Z+6	; 0x06
    2614:	57 81       	ldd	r21, Z+7	; 0x07
    2616:	24 81       	ldd	r18, Z+4	; 0x04
    2618:	35 81       	ldd	r19, Z+5	; 0x05
    261a:	42 17       	cp	r20, r18
    261c:	53 07       	cpc	r21, r19
    261e:	44 f4       	brge	.+16     	; 0x2630 <fputc+0x38>
    2620:	a0 81       	ld	r26, Z
    2622:	b1 81       	ldd	r27, Z+1	; 0x01
    2624:	9d 01       	movw	r18, r26
    2626:	2f 5f       	subi	r18, 0xFF	; 255
    2628:	3f 4f       	sbci	r19, 0xFF	; 255
    262a:	31 83       	std	Z+1, r19	; 0x01
    262c:	20 83       	st	Z, r18
    262e:	8c 93       	st	X, r24
    2630:	26 81       	ldd	r18, Z+6	; 0x06
    2632:	37 81       	ldd	r19, Z+7	; 0x07
    2634:	2f 5f       	subi	r18, 0xFF	; 255
    2636:	3f 4f       	sbci	r19, 0xFF	; 255
    2638:	37 83       	std	Z+7, r19	; 0x07
    263a:	26 83       	std	Z+6, r18	; 0x06
    263c:	14 c0       	rjmp	.+40     	; 0x2666 <fputc+0x6e>
    263e:	8b 01       	movw	r16, r22
    2640:	ec 01       	movw	r28, r24
    2642:	fb 01       	movw	r30, r22
    2644:	00 84       	ldd	r0, Z+8	; 0x08
    2646:	f1 85       	ldd	r31, Z+9	; 0x09
    2648:	e0 2d       	mov	r30, r0
    264a:	09 95       	icall
    264c:	89 2b       	or	r24, r25
    264e:	e1 f6       	brne	.-72     	; 0x2608 <fputc+0x10>
    2650:	d8 01       	movw	r26, r16
    2652:	16 96       	adiw	r26, 0x06	; 6
    2654:	8d 91       	ld	r24, X+
    2656:	9c 91       	ld	r25, X
    2658:	17 97       	sbiw	r26, 0x07	; 7
    265a:	01 96       	adiw	r24, 0x01	; 1
    265c:	17 96       	adiw	r26, 0x07	; 7
    265e:	9c 93       	st	X, r25
    2660:	8e 93       	st	-X, r24
    2662:	16 97       	sbiw	r26, 0x06	; 6
    2664:	ce 01       	movw	r24, r28
    2666:	df 91       	pop	r29
    2668:	cf 91       	pop	r28
    266a:	1f 91       	pop	r17
    266c:	0f 91       	pop	r16
    266e:	08 95       	ret

00002670 <sprintf>:
    2670:	ae e0       	ldi	r26, 0x0E	; 14
    2672:	b0 e0       	ldi	r27, 0x00	; 0
    2674:	ee e3       	ldi	r30, 0x3E	; 62
    2676:	f3 e1       	ldi	r31, 0x13	; 19
    2678:	0c 94 75 11 	jmp	0x22ea	; 0x22ea <__prologue_saves__+0x1c>
    267c:	0d 89       	ldd	r16, Y+21	; 0x15
    267e:	1e 89       	ldd	r17, Y+22	; 0x16
    2680:	86 e0       	ldi	r24, 0x06	; 6
    2682:	8c 83       	std	Y+4, r24	; 0x04
    2684:	1a 83       	std	Y+2, r17	; 0x02
    2686:	09 83       	std	Y+1, r16	; 0x01
    2688:	8f ef       	ldi	r24, 0xFF	; 255
    268a:	9f e7       	ldi	r25, 0x7F	; 127
    268c:	9e 83       	std	Y+6, r25	; 0x06
    268e:	8d 83       	std	Y+5, r24	; 0x05
    2690:	ae 01       	movw	r20, r28
    2692:	47 5e       	subi	r20, 0xE7	; 231
    2694:	5f 4f       	sbci	r21, 0xFF	; 255
    2696:	6f 89       	ldd	r22, Y+23	; 0x17
    2698:	78 8d       	ldd	r23, Y+24	; 0x18
    269a:	ce 01       	movw	r24, r28
    269c:	01 96       	adiw	r24, 0x01	; 1
    269e:	0e 94 5a 0d 	call	0x1ab4	; 0x1ab4 <vfprintf>
    26a2:	ef 81       	ldd	r30, Y+7	; 0x07
    26a4:	f8 85       	ldd	r31, Y+8	; 0x08
    26a6:	e0 0f       	add	r30, r16
    26a8:	f1 1f       	adc	r31, r17
    26aa:	10 82       	st	Z, r1
    26ac:	2e 96       	adiw	r28, 0x0e	; 14
    26ae:	e4 e0       	ldi	r30, 0x04	; 4
    26b0:	0c 94 91 11 	jmp	0x2322	; 0x2322 <__epilogue_restores__+0x1c>

000026b4 <__ultoa_invert>:
    26b4:	fa 01       	movw	r30, r20
    26b6:	aa 27       	eor	r26, r26
    26b8:	28 30       	cpi	r18, 0x08	; 8
    26ba:	51 f1       	breq	.+84     	; 0x2710 <__ultoa_invert+0x5c>
    26bc:	20 31       	cpi	r18, 0x10	; 16
    26be:	81 f1       	breq	.+96     	; 0x2720 <__ultoa_invert+0x6c>
    26c0:	e8 94       	clt
    26c2:	6f 93       	push	r22
    26c4:	6e 7f       	andi	r22, 0xFE	; 254
    26c6:	6e 5f       	subi	r22, 0xFE	; 254
    26c8:	7f 4f       	sbci	r23, 0xFF	; 255
    26ca:	8f 4f       	sbci	r24, 0xFF	; 255
    26cc:	9f 4f       	sbci	r25, 0xFF	; 255
    26ce:	af 4f       	sbci	r26, 0xFF	; 255
    26d0:	b1 e0       	ldi	r27, 0x01	; 1
    26d2:	3e d0       	rcall	.+124    	; 0x2750 <__ultoa_invert+0x9c>
    26d4:	b4 e0       	ldi	r27, 0x04	; 4
    26d6:	3c d0       	rcall	.+120    	; 0x2750 <__ultoa_invert+0x9c>
    26d8:	67 0f       	add	r22, r23
    26da:	78 1f       	adc	r23, r24
    26dc:	89 1f       	adc	r24, r25
    26de:	9a 1f       	adc	r25, r26
    26e0:	a1 1d       	adc	r26, r1
    26e2:	68 0f       	add	r22, r24
    26e4:	79 1f       	adc	r23, r25
    26e6:	8a 1f       	adc	r24, r26
    26e8:	91 1d       	adc	r25, r1
    26ea:	a1 1d       	adc	r26, r1
    26ec:	6a 0f       	add	r22, r26
    26ee:	71 1d       	adc	r23, r1
    26f0:	81 1d       	adc	r24, r1
    26f2:	91 1d       	adc	r25, r1
    26f4:	a1 1d       	adc	r26, r1
    26f6:	20 d0       	rcall	.+64     	; 0x2738 <__ultoa_invert+0x84>
    26f8:	09 f4       	brne	.+2      	; 0x26fc <__ultoa_invert+0x48>
    26fa:	68 94       	set
    26fc:	3f 91       	pop	r19
    26fe:	2a e0       	ldi	r18, 0x0A	; 10
    2700:	26 9f       	mul	r18, r22
    2702:	11 24       	eor	r1, r1
    2704:	30 19       	sub	r19, r0
    2706:	30 5d       	subi	r19, 0xD0	; 208
    2708:	31 93       	st	Z+, r19
    270a:	de f6       	brtc	.-74     	; 0x26c2 <__ultoa_invert+0xe>
    270c:	cf 01       	movw	r24, r30
    270e:	08 95       	ret
    2710:	46 2f       	mov	r20, r22
    2712:	47 70       	andi	r20, 0x07	; 7
    2714:	40 5d       	subi	r20, 0xD0	; 208
    2716:	41 93       	st	Z+, r20
    2718:	b3 e0       	ldi	r27, 0x03	; 3
    271a:	0f d0       	rcall	.+30     	; 0x273a <__ultoa_invert+0x86>
    271c:	c9 f7       	brne	.-14     	; 0x2710 <__ultoa_invert+0x5c>
    271e:	f6 cf       	rjmp	.-20     	; 0x270c <__ultoa_invert+0x58>
    2720:	46 2f       	mov	r20, r22
    2722:	4f 70       	andi	r20, 0x0F	; 15
    2724:	40 5d       	subi	r20, 0xD0	; 208
    2726:	4a 33       	cpi	r20, 0x3A	; 58
    2728:	18 f0       	brcs	.+6      	; 0x2730 <__ultoa_invert+0x7c>
    272a:	49 5d       	subi	r20, 0xD9	; 217
    272c:	31 fd       	sbrc	r19, 1
    272e:	40 52       	subi	r20, 0x20	; 32
    2730:	41 93       	st	Z+, r20
    2732:	02 d0       	rcall	.+4      	; 0x2738 <__ultoa_invert+0x84>
    2734:	a9 f7       	brne	.-22     	; 0x2720 <__ultoa_invert+0x6c>
    2736:	ea cf       	rjmp	.-44     	; 0x270c <__ultoa_invert+0x58>
    2738:	b4 e0       	ldi	r27, 0x04	; 4
    273a:	a6 95       	lsr	r26
    273c:	97 95       	ror	r25
    273e:	87 95       	ror	r24
    2740:	77 95       	ror	r23
    2742:	67 95       	ror	r22
    2744:	ba 95       	dec	r27
    2746:	c9 f7       	brne	.-14     	; 0x273a <__ultoa_invert+0x86>
    2748:	00 97       	sbiw	r24, 0x00	; 0
    274a:	61 05       	cpc	r22, r1
    274c:	71 05       	cpc	r23, r1
    274e:	08 95       	ret
    2750:	9b 01       	movw	r18, r22
    2752:	ac 01       	movw	r20, r24
    2754:	0a 2e       	mov	r0, r26
    2756:	06 94       	lsr	r0
    2758:	57 95       	ror	r21
    275a:	47 95       	ror	r20
    275c:	37 95       	ror	r19
    275e:	27 95       	ror	r18
    2760:	ba 95       	dec	r27
    2762:	c9 f7       	brne	.-14     	; 0x2756 <__ultoa_invert+0xa2>
    2764:	62 0f       	add	r22, r18
    2766:	73 1f       	adc	r23, r19
    2768:	84 1f       	adc	r24, r20
    276a:	95 1f       	adc	r25, r21
    276c:	a0 1d       	adc	r26, r0
    276e:	08 95       	ret

00002770 <eeprom_read_block>:
    2770:	dc 01       	movw	r26, r24
    2772:	cb 01       	movw	r24, r22

00002774 <eeprom_read_blraw>:
    2774:	fc 01       	movw	r30, r24
    2776:	f9 99       	sbic	0x1f, 1	; 31
    2778:	fe cf       	rjmp	.-4      	; 0x2776 <eeprom_read_blraw+0x2>
    277a:	06 c0       	rjmp	.+12     	; 0x2788 <eeprom_read_blraw+0x14>
    277c:	f2 bd       	out	0x22, r31	; 34
    277e:	e1 bd       	out	0x21, r30	; 33
    2780:	f8 9a       	sbi	0x1f, 0	; 31
    2782:	31 96       	adiw	r30, 0x01	; 1
    2784:	00 b4       	in	r0, 0x20	; 32
    2786:	0d 92       	st	X+, r0
    2788:	41 50       	subi	r20, 0x01	; 1
    278a:	50 40       	sbci	r21, 0x00	; 0
    278c:	b8 f7       	brcc	.-18     	; 0x277c <eeprom_read_blraw+0x8>
    278e:	08 95       	ret

00002790 <eeprom_read_byte>:
    2790:	f9 99       	sbic	0x1f, 1	; 31
    2792:	fe cf       	rjmp	.-4      	; 0x2790 <eeprom_read_byte>
    2794:	92 bd       	out	0x22, r25	; 34
    2796:	81 bd       	out	0x21, r24	; 33
    2798:	f8 9a       	sbi	0x1f, 0	; 31
    279a:	99 27       	eor	r25, r25
    279c:	80 b5       	in	r24, 0x20	; 32
    279e:	08 95       	ret

000027a0 <eeprom_read_word>:
    27a0:	a8 e1       	ldi	r26, 0x18	; 24
    27a2:	b0 e0       	ldi	r27, 0x00	; 0
    27a4:	42 e0       	ldi	r20, 0x02	; 2
    27a6:	50 e0       	ldi	r21, 0x00	; 0
    27a8:	0c 94 ba 13 	jmp	0x2774	; 0x2774 <eeprom_read_blraw>

000027ac <eeprom_update_block>:
    27ac:	dc 01       	movw	r26, r24
    27ae:	a4 0f       	add	r26, r20
    27b0:	b5 1f       	adc	r27, r21
    27b2:	41 50       	subi	r20, 0x01	; 1
    27b4:	50 40       	sbci	r21, 0x00	; 0
    27b6:	48 f0       	brcs	.+18     	; 0x27ca <eeprom_update_block+0x1e>
    27b8:	cb 01       	movw	r24, r22
    27ba:	84 0f       	add	r24, r20
    27bc:	95 1f       	adc	r25, r21
    27be:	2e 91       	ld	r18, -X
    27c0:	0e 94 e7 13 	call	0x27ce	; 0x27ce <eeprom_update_r18>
    27c4:	41 50       	subi	r20, 0x01	; 1
    27c6:	50 40       	sbci	r21, 0x00	; 0
    27c8:	d0 f7       	brcc	.-12     	; 0x27be <eeprom_update_block+0x12>
    27ca:	08 95       	ret

000027cc <eeprom_update_byte>:
    27cc:	26 2f       	mov	r18, r22

000027ce <eeprom_update_r18>:
    27ce:	f9 99       	sbic	0x1f, 1	; 31
    27d0:	fe cf       	rjmp	.-4      	; 0x27ce <eeprom_update_r18>
    27d2:	92 bd       	out	0x22, r25	; 34
    27d4:	81 bd       	out	0x21, r24	; 33
    27d6:	f8 9a       	sbi	0x1f, 0	; 31
    27d8:	01 97       	sbiw	r24, 0x01	; 1
    27da:	00 b4       	in	r0, 0x20	; 32
    27dc:	02 16       	cp	r0, r18
    27de:	39 f0       	breq	.+14     	; 0x27ee <eeprom_update_r18+0x20>
    27e0:	1f ba       	out	0x1f, r1	; 31
    27e2:	20 bd       	out	0x20, r18	; 32
    27e4:	0f b6       	in	r0, 0x3f	; 63
    27e6:	f8 94       	cli
    27e8:	fa 9a       	sbi	0x1f, 2	; 31
    27ea:	f9 9a       	sbi	0x1f, 1	; 31
    27ec:	0f be       	out	0x3f, r0	; 63
    27ee:	08 95       	ret

000027f0 <eeprom_update_word>:
    27f0:	01 96       	adiw	r24, 0x01	; 1
    27f2:	27 2f       	mov	r18, r23
    27f4:	0e 94 e7 13 	call	0x27ce	; 0x27ce <eeprom_update_r18>
    27f8:	0c 94 e6 13 	jmp	0x27cc	; 0x27cc <eeprom_update_byte>

000027fc <_exit>:
    27fc:	f8 94       	cli

000027fe <__stop_program>:
    27fe:	ff cf       	rjmp	.-2      	; 0x27fe <__stop_program>
