Notice 0: Reading LEF file:  Nangate45/Nangate45.lef
Notice 0:     Created 22 technology layers
Notice 0:     Created 27 technology vias
Notice 0:     Created 134 library cells
Notice 0: Finished LEF file:  Nangate45/Nangate45.lef
Notice 0: 
Reading DEF file: check_buffers.def
Notice 0: Design: multi_sink
Notice 0:     Created 1 pins.
Notice 0:     Created 288 components and 1728 component-terminals.
Notice 0:     Created 1 nets and 288 connections.
Notice 0: Finished DEF file: check_buffers.def
 *****************
 * TritonCTS 2.0 *
 *****************
 *****************************
 *  Import characterization  *
 *****************************
 Reading LUT file "lut.txt"
Min. len    Max. len    Min. cap    Max. cap    Min. slew   Max. slew
2           8           1           52          1           24          
[WARNING CTS-0044] 180 wires are pure wire and no slew degration.
TritonCTS forced slew degradation on these wires.
[WARNING CTS-0049]     Num wire segments: 4994
[WARNING CTS-0050]     Num keys in characterization LUT: 1677
[WARNING CTS-0051]     Actual min input cap: 8
 Reading solution list file "sol_list.txt"
 **********************
 *  Find clock roots  *
 **********************
[INFO CTS-0002]  User did not specify clock roots.
 ************************
 *  Populate TritonCTS  *
 ************************
 Initializing clock nets
 Looking for clock nets in the design
[INFO CTS-0007]  Net "clk" found
[INFO CTS-0009]  Initializing clock net for : "clk"
[INFO CTS-0010]  Clock net "clk" has 288 sinks
[INFO CTS-0008]  TritonCTS found 1 clock nets.
 ****************************
 *  Check characterization  *
 ****************************
    The chacterization used 1 buffer(s) types. All of them are in the loaded DB.
 ***********************
 *  Build clock trees  *
 ***********************
[INFO CTS-0027]  Generating H-Tree topology for net clk
[INFO CTS-0028]     Tot. number of sinks: 288
[INFO CTS-0029]     Sinks will be clustered in groups of 10 and a maximum diameter of 60.0 um
[INFO CTS-0030]     Number of static layers: 1
[INFO CTS-0020]  Wire segment unit: 20000  dbu (10 um)
[INFO CTS-0021]  Distance between buffers: 5 units (100.0 um)
[INFO CTS-0019]  Tot. number of sinks after clustering: 29
[INFO CTS-0024]  Normalized sink region: [(0.8873, 0.6385), (9.4145, 8.1849)]
[INFO CTS-0025]     Width:  8.5272
[INFO CTS-0026]     Height: 7.5464
 Level 1
    Direction: Horizontal
    # sinks per sub-region: 15
    Sub-region size: 4.2636 X 7.5464
[INFO CTS-0034]     Segment length (rounded): 2
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 2
    Direction: Vertical
    # sinks per sub-region: 8
    Sub-region size: 4.2636 X 3.7732
[INFO CTS-0034]     Segment length (rounded): 1
    Key: 5001 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is (15)
 Building clock sub nets...
[INFO CTS-0035]  Number of sinks covered: 29
[INFO CTS-0033]  Clock topology of net "clk" done.
 ********************
 * Write data to DB *
 ********************
 Writing clock net "clk" to DB
[INFO CTS-0018]     Created 34 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 3.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 3.
[INFO CTS-0015]     Created 34 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:3, 8:2, 10:28.
[INFO CTS-0017]     Max level of the clock tree: 2.
 ... End of TritonCTS execution.
#unconnected buffers: 0
