# Asynch_FIFO
Dual clock Asynchronous FIFO Implementation in Verilog
