verilog xil_defaultlib --include "../../../../final.srcs/sources_1/bd/FFT_system/ipshared/ec67/hdl" --include "../../../../final.srcs/sources_1/bd/FFT_system/ipshared/5bb9/hdl/verilog" --include "../../../../final.srcs/sources_1/bd/FFT_system/ipshared/70fd/hdl" \
"../../../bd/FFT_system/ip/FFT_system_processing_system7_0_0/sim/FFT_system_processing_system7_0_0.v" \
"../../../bd/FFT_system/ipshared/c4f2/hdl/FFT_v1_0_S00_AXI.v" \
"../../../bd/FFT_system/ipshared/c4f2/hdl/FFT_v1_0.v" \
"../../../bd/FFT_system/ipshared/c4f2/hdl/FFT.v" \
"../../../bd/FFT_system/ipshared/c4f2/hdl/bfiy2_4.v" \
"../../../bd/FFT_system/ipshared/c4f2/hdl/bfiy4_4.v" \
"../../../bd/FFT_system/ip/FFT_system_FFT_0_0/sim/FFT_system_FFT_0_0.v" \
"../../../bd/FFT_system/sim/FFT_system.v" \
"../../../bd/FFT_system/ip/FFT_system_auto_pc_0/sim/FFT_system_auto_pc_0.v" \

verilog xil_defaultlib "glbl.v"

nosort
