v 20081231 1
C 40000 40000 0 0 0 title-B.sym
C 48600 49900 1 180 0 asic-pmos-1.sym
{
T 47200 49100 5 8 0 0 180 0 1
device=PMOS_TRANSISTOR
T 47800 49100 5 10 1 1 180 0 1
refdes=M1
T 47800 49300 5 8 1 1 180 0 1
model-name=pmos4
T 47800 49600 5 8 1 0 180 0 1
w=1u
T 47800 49800 5 8 1 0 180 0 1
l=10u
}
C 45900 48900 1 0 0 asic-pmos-1.sym
{
T 47300 49700 5 8 0 0 0 0 1
device=PMOS_TRANSISTOR
T 46700 49700 5 10 1 1 0 0 1
refdes=M2
T 46700 49500 5 8 1 1 0 0 1
model-name=pmos4
T 46700 49200 5 8 1 0 0 0 1
w=1u
T 46700 49000 5 8 1 0 0 0 1
l=10u
}
C 49400 48900 1 0 0 asic-pmos-1.sym
{
T 50800 49700 5 8 0 0 0 0 1
device=PMOS_TRANSISTOR
T 50200 49700 5 10 1 1 0 0 1
refdes=M3
T 50200 49500 5 8 1 1 0 0 1
model-name=pmos4
T 50200 49200 5 8 1 0 0 0 1
w=1u
T 50200 49000 5 8 1 0 0 0 1
l=10u
}
C 52100 49900 1 180 0 asic-pmos-1.sym
{
T 50700 49100 5 8 0 0 180 0 1
device=PMOS_TRANSISTOR
T 51300 49100 5 10 1 1 180 0 1
refdes=M4
T 51300 49300 5 8 1 1 180 0 1
model-name=pmos4
T 51300 49600 5 8 1 0 180 0 1
w=1u
T 51300 49800 5 8 1 0 180 0 1
l=10u
}
C 45900 45100 1 0 0 asic-nmos-1.sym
{
T 47300 45900 5 8 0 0 0 0 1
device=NMOS_TRANSISTOR
T 46700 45900 5 10 1 1 0 0 1
refdes=M5
T 46700 45700 5 8 1 1 0 0 1
model-name=nmos4
T 46700 45400 5 8 1 0 0 0 1
w=1u
T 46700 45200 5 8 1 0 0 0 1
l=3u
}
C 48600 46100 1 180 0 asic-nmos-1.sym
{
T 47200 45300 5 8 0 0 180 0 1
device=NMOS_TRANSISTOR
T 47800 45300 5 10 1 1 180 0 1
refdes=M6
T 47800 45500 5 8 1 1 180 0 1
model-name=nmos4
T 47800 45800 5 8 1 0 180 0 1
w=1u
T 47800 46000 5 8 1 0 180 0 1
l=3u
}
C 49400 45100 1 0 0 asic-nmos-1.sym
{
T 50800 45900 5 8 0 0 0 0 1
device=NMOS_TRANSISTOR
T 50200 45900 5 10 1 1 0 0 1
refdes=M7
T 50200 45700 5 8 1 1 0 0 1
model-name=nmos4
T 50200 45400 5 8 1 0 0 0 1
w=1u
T 50200 45200 5 8 1 0 0 0 1
l=3u
}
C 52100 46100 1 180 0 asic-nmos-1.sym
{
T 50700 45300 5 8 0 0 180 0 1
device=NMOS_TRANSISTOR
T 51300 45300 5 10 1 1 180 0 1
refdes=M8
T 51300 45500 5 8 1 1 180 0 1
model-name=nmos4
T 51300 45800 5 8 1 0 180 0 1
w=1u
T 51300 46000 5 8 1 0 180 0 1
l=3u
}
C 46700 42500 1 0 0 asic-nmos-1.sym
{
T 48100 43300 5 8 0 0 0 0 1
device=NMOS_TRANSISTOR
T 47500 43300 5 10 1 1 0 0 1
refdes=M9
T 47500 43100 5 8 1 1 0 0 1
model-name=nmos4
T 47500 42800 5 8 1 0 0 0 1
w=1u
T 47500 42600 5 8 1 0 0 0 1
l=3u
}
C 50200 42500 1 0 0 asic-nmos-1.sym
{
T 51600 43300 5 8 0 0 0 0 1
device=NMOS_TRANSISTOR
T 51000 43300 5 10 1 1 0 0 1
refdes=M10
T 51000 43100 5 8 1 1 0 0 1
model-name=nmos4
T 51000 42800 5 8 1 0 0 0 1
w=1u
T 51000 42600 5 8 1 0 0 0 1
l=3u
}
C 47200 41600 1 0 0 gnd-1.sym
C 50700 41500 1 0 0 gnd-1.sym
C 53400 46500 1 0 0 gnd-1.sym
N 44700 43000 46700 43000 4
N 46500 45000 48000 45000 4
N 48000 45000 48000 45100 4
N 46500 45000 46500 45100 4
N 47300 41900 47300 42500 4
N 50000 45100 50000 44900 4
N 50000 44900 51500 44900 4
N 51500 44900 51500 45100 4
N 53500 46800 53500 47100 4
N 50000 49900 51500 49900 4
N 46500 49900 48000 49900 4
N 48000 46700 52200 46700 4
N 46500 46400 49300 46400 4
N 49300 46400 49300 45600 4
N 52200 46700 52200 45600 4
N 52200 45600 52100 45600 4
N 45900 48700 45900 49400 4
N 45900 48700 46500 48700 4
N 48600 49400 48600 48700 4
N 48600 48700 48000 48700 4
N 49400 49400 49400 48700 4
N 50000 48700 52100 48700 4
N 52100 49400 52100 48700 4
N 46600 49400 47100 49400 4
N 47100 49400 47100 49900 4
N 47900 49400 47500 49400 4
N 47500 49400 47500 49900 4
N 50100 49400 50600 49400 4
N 50600 49400 50600 49900 4
N 51400 49400 51000 49400 4
N 51000 49400 51000 49900 4
N 46600 45600 47900 45600 4
N 47400 43000 47800 43000 4
N 47800 42300 47800 45600 4
N 47800 42300 47300 42300 4
N 46600 43000 46600 41500 4
N 46600 41500 50200 41500 4
N 50200 41500 50200 43000 4
N 50800 42500 50800 41800 4
N 50100 45600 51400 45600 4
N 51200 43000 50900 43000 4
N 51200 42300 51200 45600 4
N 50800 42300 51200 42300 4
T 52300 40900 9 10 1 0 0 0 1
Comparador
T 50200 40400 9 10 1 0 0 0 1
i-comparador-01.sch
T 50400 40100 9 10 1 0 0 0 1
1
T 52000 40100 9 10 1 0 0 0 1
1
T 55000 40400 9 10 1 0 0 0 1
1
T 54400 40100 9 10 1 0 0 0 1
Facundo J Ferrer
C 53200 47100 1 0 0 inverter.sym
{
T 92595 115295 5 10 0 1 0 0 1
device=cmos_inverter
T 53795 48095 5 10 1 1 0 0 1
refdes=X1
T 53200 47100 5 10 0 0 0 0 1
model-name=cmos_inverter
}
C 40500 45900 1 0 0 spice-model-1.sym
{
T 40600 46600 5 10 0 1 0 0 1
device=model
T 40600 46500 5 10 1 1 0 0 1
refdes=A2
T 41800 46200 5 10 1 1 0 0 1
model-name=nmos4
T 41000 46000 5 10 1 1 0 0 1
file=model/nmos4.model
}
C 40500 44900 1 0 0 spice-model-1.sym
{
T 40600 45600 5 10 0 1 0 0 1
device=model
T 40600 45500 5 10 1 1 0 0 1
refdes=A3
T 41800 45200 5 10 1 1 0 0 1
model-name=pmos4
T 41000 45000 5 10 1 1 0 0 1
file=model/pmos4.model
}
N 48600 45600 48800 45600 4
N 46500 46100 46500 48900 4
N 48000 46100 48000 48900 4
N 52500 47700 53200 47700 4
N 52500 47700 52500 47100 4
N 52500 47100 51500 47100 4
N 50000 46100 50000 48900 4
N 49400 48700 50000 48700 4
N 44200 45600 45900 45600 4
N 49300 45600 49400 45600 4
N 51500 46100 51500 48900 4
C 40500 47000 1 0 0 spice-subcircuit-LL-1.sym
{
T 40600 47300 5 10 0 1 0 0 1
device=spice-subcircuit-LL
T 40600 47400 5 10 1 1 0 0 1
refdes=A1
T 40600 47100 5 10 1 1 0 0 1
model-name=comp01
}
C 54800 47400 1 0 0 spice-subcircuit-IO-1.sym
{
T 55700 47800 5 10 0 1 0 0 1
device=spice-IO
T 55650 47650 5 10 1 1 0 0 1
refdes=P1
T 54800 47400 5 10 0 0 0 0 1
pintype=out
T 54800 47400 5 10 1 1 0 0 1
pinlabel=out
T 54800 47400 5 10 0 0 0 0 1
pinseq=1
}
C 44400 45900 1 180 0 spice-subcircuit-IO-1.sym
{
T 43500 45500 5 10 0 1 180 0 1
device=spice-IO
T 43550 45650 5 10 1 1 180 0 1
refdes=P3
T 44400 45900 5 10 0 0 0 0 1
pintype=in
T 44400 45900 5 10 1 1 0 0 1
pinlabel=in_p
T 44400 45900 5 10 0 0 0 0 1
pinseq=3
}
C 44400 44600 1 180 0 spice-subcircuit-IO-1.sym
{
T 43500 44200 5 10 0 1 180 0 1
device=spice-IO
T 43550 44350 5 10 1 1 180 0 1
refdes=P4
T 44400 44600 5 10 0 0 0 0 1
pintype=in
T 44400 44600 5 10 1 1 0 0 1
pinlabel=in_n
T 44400 44600 5 10 0 0 0 0 1
pinseq=4
}
C 44900 43300 1 180 0 spice-subcircuit-IO-1.sym
{
T 44000 42900 5 10 0 1 180 0 1
device=spice-IO
T 44050 43050 5 10 1 1 180 0 1
refdes=P5
T 44900 43300 5 10 0 0 0 0 1
pintype=pwr
T 44900 43300 5 10 1 1 0 0 1
pinlabel=bias
T 44900 43300 5 10 0 0 0 0 1
pinseq=5
}
C 53700 50200 1 0 0 spice-subcircuit-IO-1.sym
{
T 54600 50600 5 10 0 1 0 0 1
device=spice-IO
T 54550 50450 5 10 1 1 0 0 1
refdes=P2
T 53700 50200 5 10 0 0 0 0 1
pintype=pwr
T 53700 50200 5 10 1 1 0 0 1
pinlabel=vcc
T 53700 50200 5 10 0 0 0 0 1
pinseq=2
}
N 50800 43500 50800 44900 4
N 47300 43500 47300 45000 4
N 48800 44300 48800 45600 4
N 48800 44300 44200 44300 4
N 53500 48300 53500 50500 4
N 47300 49900 47300 50500 4
N 47300 50500 53900 50500 4
N 50800 49900 50800 50500 4
N 54400 47700 55000 47700 4
C 40600 43800 1 0 0 spice-model-1.sym
{
T 40700 44500 5 10 0 1 0 0 1
device=model
T 40700 44400 5 10 1 1 0 0 1
refdes=A4
T 41900 44100 5 10 1 1 0 0 1
model-name=cmos_inverter
T 41100 43900 5 10 1 1 0 0 1
file=model/inverter.sch.cir
}
