INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Wed Dec 17 01:39:01 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : jacobi_1d_imper
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.084ns  (required time - arrival time)
  Source:                 buffer19/outs_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.640ns period=3.280ns})
  Destination:            buffer29/dataReg_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.640ns period=3.280ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.280ns  (clk rise@3.280ns - clk rise@0.000ns)
  Data Path Delay:        2.967ns  (logic 0.988ns (33.304%)  route 1.979ns (66.696%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT6=6)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 3.763 - 3.280 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=759, unset)          0.508     0.508    buffer19/clk
    SLICE_X5Y135         FDRE                                         r  buffer19/outs_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y135         FDRE (Prop_fdre_C_Q)         0.216     0.724 f  buffer19/outs_reg[3]/Q
                         net (fo=2, routed)           0.300     1.024    buffer19/buffer19_outs[3]
    SLICE_X7Y136         LUT2 (Prop_lut2_I1_O)        0.043     1.067 r  buffer19/result0_carry_i_6/O
                         net (fo=1, routed)           0.000     1.067    cmpi0/S[1]
    SLICE_X7Y136         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     1.324 r  cmpi0/result0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.324    cmpi0/result0_carry_n_0
    SLICE_X7Y137         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.127     1.451 r  cmpi0/result0_carry__0/CO[0]
                         net (fo=39, routed)          0.322     1.773    fork12/control/generateBlocks[1].regblock/CO[0]
    SLICE_X9Y137         LUT6 (Prop_lut6_I5_O)        0.130     1.903 f  fork12/control/generateBlocks[1].regblock/B_loadEn_INST_0_i_4/O
                         net (fo=1, routed)           0.211     2.114    buffer47/fifo/transmitValue_i_2__38
    SLICE_X9Y137         LUT6 (Prop_lut6_I4_O)        0.043     2.157 f  buffer47/fifo/B_loadEn_INST_0_i_3/O
                         net (fo=4, routed)           0.269     2.426    buffer47/fifo/outputValid_reg
    SLICE_X10Y139        LUT6 (Prop_lut6_I4_O)        0.043     2.469 r  buffer47/fifo/transmitValue_i_2__25/O
                         net (fo=2, routed)           0.099     2.568    buffer26/transmitValue_reg_6
    SLICE_X10Y139        LUT6 (Prop_lut6_I5_O)        0.043     2.611 r  buffer26/transmitValue_i_5__3/O
                         net (fo=2, routed)           0.333     2.944    buffer34/control/transmitValue_reg_11
    SLICE_X9Y138         LUT6 (Prop_lut6_I4_O)        0.043     2.987 f  buffer34/control/transmitValue_i_3/O
                         net (fo=18, routed)          0.261     3.248    buffer34/control/outputValid_reg_1
    SLICE_X9Y139         LUT6 (Prop_lut6_I3_O)        0.043     3.291 r  buffer34/control/dataReg[7]_i_1/O
                         net (fo=8, routed)           0.183     3.475    buffer29/E[0]
    SLICE_X10Y139        FDRE                                         r  buffer29/dataReg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.280     3.280 r  
                                                      0.000     3.280 r  clk (IN)
                         net (fo=759, unset)          0.483     3.763    buffer29/clk
    SLICE_X10Y139        FDRE                                         r  buffer29/dataReg_reg[1]/C
                         clock pessimism              0.000     3.763    
                         clock uncertainty           -0.035     3.727    
    SLICE_X10Y139        FDRE (Setup_fdre_C_CE)      -0.169     3.558    buffer29/dataReg_reg[1]
  -------------------------------------------------------------------
                         required time                          3.558    
                         arrival time                          -3.475    
  -------------------------------------------------------------------
                         slack                                  0.084    




