{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1496624127348 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1496624127357 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 04 17:55:27 2017 " "Processing started: Sun Jun 04 17:55:27 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1496624127357 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496624127357 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off super_hash_processor -c super_hash_processor " "Command: quartus_map --read_settings_files=on --write_settings_files=off super_hash_processor -c super_hash_processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496624127357 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "High Performance Effort timing performance increased compilation time " "High Performance Effort optimization mode selected -- timing performance will be prioritized at the potential cost of increased compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1496624127784 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1496624127899 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1496624127900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_final_shp.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_final_shp.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_super_hash_processor " "Found entity 1: tb_super_hash_processor" {  } { { "tb_final_shp.sv" "" { Text "C:/Users/Aadil/Desktop/Project_final_v1-20170605T004039Z-001/Project_final_v1/tb_final_shp.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496624145051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496624145051 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "super_hash_processor.sv(208) " "Verilog HDL information at super_hash_processor.sv(208): always construct contains both blocking and non-blocking assignments" {  } { { "super_hash_processor.sv" "" { Text "C:/Users/Aadil/Desktop/Project_final_v1-20170605T004039Z-001/Project_final_v1/super_hash_processor.sv" 208 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1496624145055 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "done DONE super_hash_processor.sv(4) " "Verilog HDL Declaration information at super_hash_processor.sv(4): object \"done\" differs only in case from object \"DONE\" in the same scope" {  } { { "super_hash_processor.sv" "" { Text "C:/Users/Aadil/Desktop/Project_final_v1-20170605T004039Z-001/Project_final_v1/super_hash_processor.sv" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1496624145056 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "f F super_hash_processor.sv(191) " "Verilog HDL Declaration information at super_hash_processor.sv(191): object \"f\" differs only in case from object \"F\" in the same scope" {  } { { "super_hash_processor.sv" "" { Text "C:/Users/Aadil/Desktop/Project_final_v1-20170605T004039Z-001/Project_final_v1/super_hash_processor.sv" 191 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1496624145056 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "t T super_hash_processor.sv(192) " "Verilog HDL Declaration information at super_hash_processor.sv(192): object \"t\" differs only in case from object \"T\" in the same scope" {  } { { "super_hash_processor.sv" "" { Text "C:/Users/Aadil/Desktop/Project_final_v1-20170605T004039Z-001/Project_final_v1/super_hash_processor.sv" 192 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1496624145056 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "g G super_hash_processor.sv(191) " "Verilog HDL Declaration information at super_hash_processor.sv(191): object \"g\" differs only in case from object \"G\" in the same scope" {  } { { "super_hash_processor.sv" "" { Text "C:/Users/Aadil/Desktop/Project_final_v1-20170605T004039Z-001/Project_final_v1/super_hash_processor.sv" 191 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1496624145056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "super_hash_processor.sv 1 1 " "Found 1 design units, including 1 entities, in source file super_hash_processor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 super_hash_processor " "Found entity 1: super_hash_processor" {  } { { "super_hash_processor.sv" "" { Text "C:/Users/Aadil/Desktop/Project_final_v1-20170605T004039Z-001/Project_final_v1/super_hash_processor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496624145057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496624145057 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "super_hash_processor " "Elaborating entity \"super_hash_processor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1496624145128 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 super_hash_processor.sv(17) " "Verilog HDL assignment warning at super_hash_processor.sv(17): truncated value with size 32 to match size of target (16)" {  } { { "super_hash_processor.sv" "" { Text "C:/Users/Aadil/Desktop/Project_final_v1-20170605T004039Z-001/Project_final_v1/super_hash_processor.sv" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1496624145177 "|super_hash_processor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 super_hash_processor.sv(19) " "Verilog HDL assignment warning at super_hash_processor.sv(19): truncated value with size 32 to match size of target (16)" {  } { { "super_hash_processor.sv" "" { Text "C:/Users/Aadil/Desktop/Project_final_v1-20170605T004039Z-001/Project_final_v1/super_hash_processor.sv" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1496624145177 "|super_hash_processor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 super_hash_processor.sv(205) " "Verilog HDL assignment warning at super_hash_processor.sv(205): truncated value with size 16 to match size of target (8)" {  } { { "super_hash_processor.sv" "" { Text "C:/Users/Aadil/Desktop/Project_final_v1-20170605T004039Z-001/Project_final_v1/super_hash_processor.sv" 205 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1496624145177 "|super_hash_processor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 super_hash_processor.sv(252) " "Verilog HDL assignment warning at super_hash_processor.sv(252): truncated value with size 32 to match size of target (16)" {  } { { "super_hash_processor.sv" "" { Text "C:/Users/Aadil/Desktop/Project_final_v1-20170605T004039Z-001/Project_final_v1/super_hash_processor.sv" 252 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1496624145177 "|super_hash_processor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 super_hash_processor.sv(288) " "Verilog HDL assignment warning at super_hash_processor.sv(288): truncated value with size 32 to match size of target (16)" {  } { { "super_hash_processor.sv" "" { Text "C:/Users/Aadil/Desktop/Project_final_v1-20170605T004039Z-001/Project_final_v1/super_hash_processor.sv" 288 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1496624145177 "|super_hash_processor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 super_hash_processor.sv(295) " "Verilog HDL assignment warning at super_hash_processor.sv(295): truncated value with size 32 to match size of target (8)" {  } { { "super_hash_processor.sv" "" { Text "C:/Users/Aadil/Desktop/Project_final_v1-20170605T004039Z-001/Project_final_v1/super_hash_processor.sv" 295 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1496624145177 "|super_hash_processor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 super_hash_processor.sv(301) " "Verilog HDL assignment warning at super_hash_processor.sv(301): truncated value with size 32 to match size of target (16)" {  } { { "super_hash_processor.sv" "" { Text "C:/Users/Aadil/Desktop/Project_final_v1-20170605T004039Z-001/Project_final_v1/super_hash_processor.sv" 301 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1496624145177 "|super_hash_processor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 super_hash_processor.sv(311) " "Verilog HDL assignment warning at super_hash_processor.sv(311): truncated value with size 32 to match size of target (8)" {  } { { "super_hash_processor.sv" "" { Text "C:/Users/Aadil/Desktop/Project_final_v1-20170605T004039Z-001/Project_final_v1/super_hash_processor.sv" 311 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1496624145177 "|super_hash_processor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 super_hash_processor.sv(313) " "Verilog HDL assignment warning at super_hash_processor.sv(313): truncated value with size 32 to match size of target (16)" {  } { { "super_hash_processor.sv" "" { Text "C:/Users/Aadil/Desktop/Project_final_v1-20170605T004039Z-001/Project_final_v1/super_hash_processor.sv" 313 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1496624145177 "|super_hash_processor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 super_hash_processor.sv(323) " "Verilog HDL assignment warning at super_hash_processor.sv(323): truncated value with size 32 to match size of target (16)" {  } { { "super_hash_processor.sv" "" { Text "C:/Users/Aadil/Desktop/Project_final_v1-20170605T004039Z-001/Project_final_v1/super_hash_processor.sv" 323 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1496624145177 "|super_hash_processor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 super_hash_processor.sv(328) " "Verilog HDL assignment warning at super_hash_processor.sv(328): truncated value with size 32 to match size of target (8)" {  } { { "super_hash_processor.sv" "" { Text "C:/Users/Aadil/Desktop/Project_final_v1-20170605T004039Z-001/Project_final_v1/super_hash_processor.sv" 328 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1496624145177 "|super_hash_processor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 super_hash_processor.sv(330) " "Verilog HDL assignment warning at super_hash_processor.sv(330): truncated value with size 32 to match size of target (16)" {  } { { "super_hash_processor.sv" "" { Text "C:/Users/Aadil/Desktop/Project_final_v1-20170605T004039Z-001/Project_final_v1/super_hash_processor.sv" 330 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1496624145177 "|super_hash_processor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 super_hash_processor.sv(340) " "Verilog HDL assignment warning at super_hash_processor.sv(340): truncated value with size 32 to match size of target (8)" {  } { { "super_hash_processor.sv" "" { Text "C:/Users/Aadil/Desktop/Project_final_v1-20170605T004039Z-001/Project_final_v1/super_hash_processor.sv" 340 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1496624145178 "|super_hash_processor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 super_hash_processor.sv(357) " "Verilog HDL assignment warning at super_hash_processor.sv(357): truncated value with size 32 to match size of target (16)" {  } { { "super_hash_processor.sv" "" { Text "C:/Users/Aadil/Desktop/Project_final_v1-20170605T004039Z-001/Project_final_v1/super_hash_processor.sv" 357 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1496624145178 "|super_hash_processor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 super_hash_processor.sv(362) " "Verilog HDL assignment warning at super_hash_processor.sv(362): truncated value with size 32 to match size of target (8)" {  } { { "super_hash_processor.sv" "" { Text "C:/Users/Aadil/Desktop/Project_final_v1-20170605T004039Z-001/Project_final_v1/super_hash_processor.sv" 362 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1496624145178 "|super_hash_processor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 super_hash_processor.sv(364) " "Verilog HDL assignment warning at super_hash_processor.sv(364): truncated value with size 32 to match size of target (16)" {  } { { "super_hash_processor.sv" "" { Text "C:/Users/Aadil/Desktop/Project_final_v1-20170605T004039Z-001/Project_final_v1/super_hash_processor.sv" 364 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1496624145178 "|super_hash_processor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 super_hash_processor.sv(372) " "Verilog HDL assignment warning at super_hash_processor.sv(372): truncated value with size 32 to match size of target (8)" {  } { { "super_hash_processor.sv" "" { Text "C:/Users/Aadil/Desktop/Project_final_v1-20170605T004039Z-001/Project_final_v1/super_hash_processor.sv" 372 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1496624145178 "|super_hash_processor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 super_hash_processor.sv(398) " "Verilog HDL assignment warning at super_hash_processor.sv(398): truncated value with size 32 to match size of target (8)" {  } { { "super_hash_processor.sv" "" { Text "C:/Users/Aadil/Desktop/Project_final_v1-20170605T004039Z-001/Project_final_v1/super_hash_processor.sv" 398 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1496624145178 "|super_hash_processor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 super_hash_processor.sv(404) " "Verilog HDL assignment warning at super_hash_processor.sv(404): truncated value with size 32 to match size of target (16)" {  } { { "super_hash_processor.sv" "" { Text "C:/Users/Aadil/Desktop/Project_final_v1-20170605T004039Z-001/Project_final_v1/super_hash_processor.sv" 404 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1496624145178 "|super_hash_processor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 super_hash_processor.sv(408) " "Verilog HDL assignment warning at super_hash_processor.sv(408): truncated value with size 32 to match size of target (8)" {  } { { "super_hash_processor.sv" "" { Text "C:/Users/Aadil/Desktop/Project_final_v1-20170605T004039Z-001/Project_final_v1/super_hash_processor.sv" 408 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1496624145178 "|super_hash_processor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 super_hash_processor.sv(410) " "Verilog HDL assignment warning at super_hash_processor.sv(410): truncated value with size 32 to match size of target (16)" {  } { { "super_hash_processor.sv" "" { Text "C:/Users/Aadil/Desktop/Project_final_v1-20170605T004039Z-001/Project_final_v1/super_hash_processor.sv" 410 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1496624145178 "|super_hash_processor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 super_hash_processor.sv(416) " "Verilog HDL assignment warning at super_hash_processor.sv(416): truncated value with size 32 to match size of target (8)" {  } { { "super_hash_processor.sv" "" { Text "C:/Users/Aadil/Desktop/Project_final_v1-20170605T004039Z-001/Project_final_v1/super_hash_processor.sv" 416 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1496624145178 "|super_hash_processor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 super_hash_processor.sv(108) " "Verilog HDL assignment warning at super_hash_processor.sv(108): truncated value with size 8 to match size of target (4)" {  } { { "super_hash_processor.sv" "" { Text "C:/Users/Aadil/Desktop/Project_final_v1-20170605T004039Z-001/Project_final_v1/super_hash_processor.sv" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1496624145178 "|super_hash_processor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 super_hash_processor.sv(110) " "Verilog HDL assignment warning at super_hash_processor.sv(110): truncated value with size 32 to match size of target (4)" {  } { { "super_hash_processor.sv" "" { Text "C:/Users/Aadil/Desktop/Project_final_v1-20170605T004039Z-001/Project_final_v1/super_hash_processor.sv" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1496624145178 "|super_hash_processor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 super_hash_processor.sv(112) " "Verilog HDL assignment warning at super_hash_processor.sv(112): truncated value with size 32 to match size of target (4)" {  } { { "super_hash_processor.sv" "" { Text "C:/Users/Aadil/Desktop/Project_final_v1-20170605T004039Z-001/Project_final_v1/super_hash_processor.sv" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1496624145178 "|super_hash_processor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 super_hash_processor.sv(114) " "Verilog HDL assignment warning at super_hash_processor.sv(114): truncated value with size 32 to match size of target (4)" {  } { { "super_hash_processor.sv" "" { Text "C:/Users/Aadil/Desktop/Project_final_v1-20170605T004039Z-001/Project_final_v1/super_hash_processor.sv" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1496624145178 "|super_hash_processor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 super_hash_processor.sv(438) " "Verilog HDL assignment warning at super_hash_processor.sv(438): truncated value with size 32 to match size of target (8)" {  } { { "super_hash_processor.sv" "" { Text "C:/Users/Aadil/Desktop/Project_final_v1-20170605T004039Z-001/Project_final_v1/super_hash_processor.sv" 438 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1496624145178 "|super_hash_processor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 super_hash_processor.sv(445) " "Verilog HDL assignment warning at super_hash_processor.sv(445): truncated value with size 32 to match size of target (16)" {  } { { "super_hash_processor.sv" "" { Text "C:/Users/Aadil/Desktop/Project_final_v1-20170605T004039Z-001/Project_final_v1/super_hash_processor.sv" 445 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1496624145178 "|super_hash_processor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 super_hash_processor.sv(453) " "Verilog HDL assignment warning at super_hash_processor.sv(453): truncated value with size 32 to match size of target (8)" {  } { { "super_hash_processor.sv" "" { Text "C:/Users/Aadil/Desktop/Project_final_v1-20170605T004039Z-001/Project_final_v1/super_hash_processor.sv" 453 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1496624145178 "|super_hash_processor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 super_hash_processor.sv(455) " "Verilog HDL assignment warning at super_hash_processor.sv(455): truncated value with size 32 to match size of target (16)" {  } { { "super_hash_processor.sv" "" { Text "C:/Users/Aadil/Desktop/Project_final_v1-20170605T004039Z-001/Project_final_v1/super_hash_processor.sv" 455 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1496624145178 "|super_hash_processor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 super_hash_processor.sv(469) " "Verilog HDL assignment warning at super_hash_processor.sv(469): truncated value with size 32 to match size of target (8)" {  } { { "super_hash_processor.sv" "" { Text "C:/Users/Aadil/Desktop/Project_final_v1-20170605T004039Z-001/Project_final_v1/super_hash_processor.sv" 469 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1496624145178 "|super_hash_processor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 super_hash_processor.sv(474) " "Verilog HDL assignment warning at super_hash_processor.sv(474): truncated value with size 32 to match size of target (16)" {  } { { "super_hash_processor.sv" "" { Text "C:/Users/Aadil/Desktop/Project_final_v1-20170605T004039Z-001/Project_final_v1/super_hash_processor.sv" 474 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1496624145178 "|super_hash_processor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 super_hash_processor.sv(482) " "Verilog HDL assignment warning at super_hash_processor.sv(482): truncated value with size 32 to match size of target (8)" {  } { { "super_hash_processor.sv" "" { Text "C:/Users/Aadil/Desktop/Project_final_v1-20170605T004039Z-001/Project_final_v1/super_hash_processor.sv" 482 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1496624145178 "|super_hash_processor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 super_hash_processor.sv(484) " "Verilog HDL assignment warning at super_hash_processor.sv(484): truncated value with size 32 to match size of target (16)" {  } { { "super_hash_processor.sv" "" { Text "C:/Users/Aadil/Desktop/Project_final_v1-20170605T004039Z-001/Project_final_v1/super_hash_processor.sv" 484 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1496624145179 "|super_hash_processor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 super_hash_processor.sv(491) " "Verilog HDL assignment warning at super_hash_processor.sv(491): truncated value with size 32 to match size of target (8)" {  } { { "super_hash_processor.sv" "" { Text "C:/Users/Aadil/Desktop/Project_final_v1-20170605T004039Z-001/Project_final_v1/super_hash_processor.sv" 491 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1496624145179 "|super_hash_processor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 super_hash_processor.sv(548) " "Verilog HDL assignment warning at super_hash_processor.sv(548): truncated value with size 32 to match size of target (16)" {  } { { "super_hash_processor.sv" "" { Text "C:/Users/Aadil/Desktop/Project_final_v1-20170605T004039Z-001/Project_final_v1/super_hash_processor.sv" 548 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1496624145179 "|super_hash_processor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 super_hash_processor.sv(552) " "Verilog HDL assignment warning at super_hash_processor.sv(552): truncated value with size 32 to match size of target (16)" {  } { { "super_hash_processor.sv" "" { Text "C:/Users/Aadil/Desktop/Project_final_v1-20170605T004039Z-001/Project_final_v1/super_hash_processor.sv" 552 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1496624145179 "|super_hash_processor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 super_hash_processor.sv(553) " "Verilog HDL assignment warning at super_hash_processor.sv(553): truncated value with size 32 to match size of target (8)" {  } { { "super_hash_processor.sv" "" { Text "C:/Users/Aadil/Desktop/Project_final_v1-20170605T004039Z-001/Project_final_v1/super_hash_processor.sv" 553 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1496624145179 "|super_hash_processor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 super_hash_processor.sv(573) " "Verilog HDL assignment warning at super_hash_processor.sv(573): truncated value with size 32 to match size of target (16)" {  } { { "super_hash_processor.sv" "" { Text "C:/Users/Aadil/Desktop/Project_final_v1-20170605T004039Z-001/Project_final_v1/super_hash_processor.sv" 573 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1496624145179 "|super_hash_processor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 super_hash_processor.sv(574) " "Verilog HDL assignment warning at super_hash_processor.sv(574): truncated value with size 32 to match size of target (8)" {  } { { "super_hash_processor.sv" "" { Text "C:/Users/Aadil/Desktop/Project_final_v1-20170605T004039Z-001/Project_final_v1/super_hash_processor.sv" 574 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1496624145179 "|super_hash_processor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 super_hash_processor.sv(593) " "Verilog HDL assignment warning at super_hash_processor.sv(593): truncated value with size 32 to match size of target (16)" {  } { { "super_hash_processor.sv" "" { Text "C:/Users/Aadil/Desktop/Project_final_v1-20170605T004039Z-001/Project_final_v1/super_hash_processor.sv" 593 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1496624145179 "|super_hash_processor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 super_hash_processor.sv(594) " "Verilog HDL assignment warning at super_hash_processor.sv(594): truncated value with size 32 to match size of target (8)" {  } { { "super_hash_processor.sv" "" { Text "C:/Users/Aadil/Desktop/Project_final_v1-20170605T004039Z-001/Project_final_v1/super_hash_processor.sv" 594 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1496624145179 "|super_hash_processor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 super_hash_processor.sv(621) " "Verilog HDL assignment warning at super_hash_processor.sv(621): truncated value with size 32 to match size of target (16)" {  } { { "super_hash_processor.sv" "" { Text "C:/Users/Aadil/Desktop/Project_final_v1-20170605T004039Z-001/Project_final_v1/super_hash_processor.sv" 621 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1496624145179 "|super_hash_processor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 super_hash_processor.sv(622) " "Verilog HDL assignment warning at super_hash_processor.sv(622): truncated value with size 32 to match size of target (8)" {  } { { "super_hash_processor.sv" "" { Text "C:/Users/Aadil/Desktop/Project_final_v1-20170605T004039Z-001/Project_final_v1/super_hash_processor.sv" 622 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1496624145179 "|super_hash_processor"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1496624158550 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1496624164176 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496624164731 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "super_hash_processor.sdc " "Synopsys Design Constraints File file not found: 'super_hash_processor.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Analysis & Synthesis" 0 -1 1496624165554 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Analysis & Synthesis" 0 -1 1496624165554 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496624165620 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Analysis & Synthesis" 0 -1 1496624165620 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Design Software" 0 -1 1496624165622 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Analysis & Synthesis" 0 -1 1496624165622 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1496624165622 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1496624165622 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000          clk " "   1.000          clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1496624165622 ""}  } {  } 0 332111 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496624165622 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496624165884 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 0 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Analysis & Synthesis" 0 -1 1496624166476 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496624166481 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 209 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 209 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Analysis & Synthesis" 0 -1 1496624169094 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496624169095 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 0 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Analysis & Synthesis" 0 -1 1496624169577 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496624169581 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 0 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Analysis & Synthesis" 0 -1 1496624171675 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:07 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:07" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496624171683 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Aadil/Desktop/Project_final_v1-20170605T004039Z-001/Project_final_v1/output_files/super_hash_processor.map.smsg " "Generated suppressed messages file C:/Users/Aadil/Desktop/Project_final_v1-20170605T004039Z-001/Project_final_v1/output_files/super_hash_processor.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496624171897 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1496624172312 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1496624172312 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "16 " "Design contains 16 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "message_addr\[16\] " "No output dependent on input pin \"message_addr\[16\]\"" {  } { { "super_hash_processor.sv" "" { Text "C:/Users/Aadil/Desktop/Project_final_v1-20170605T004039Z-001/Project_final_v1/super_hash_processor.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1496624172696 "|super_hash_processor|message_addr[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "message_addr\[17\] " "No output dependent on input pin \"message_addr\[17\]\"" {  } { { "super_hash_processor.sv" "" { Text "C:/Users/Aadil/Desktop/Project_final_v1-20170605T004039Z-001/Project_final_v1/super_hash_processor.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1496624172696 "|super_hash_processor|message_addr[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "message_addr\[18\] " "No output dependent on input pin \"message_addr\[18\]\"" {  } { { "super_hash_processor.sv" "" { Text "C:/Users/Aadil/Desktop/Project_final_v1-20170605T004039Z-001/Project_final_v1/super_hash_processor.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1496624172696 "|super_hash_processor|message_addr[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "message_addr\[19\] " "No output dependent on input pin \"message_addr\[19\]\"" {  } { { "super_hash_processor.sv" "" { Text "C:/Users/Aadil/Desktop/Project_final_v1-20170605T004039Z-001/Project_final_v1/super_hash_processor.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1496624172696 "|super_hash_processor|message_addr[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "message_addr\[20\] " "No output dependent on input pin \"message_addr\[20\]\"" {  } { { "super_hash_processor.sv" "" { Text "C:/Users/Aadil/Desktop/Project_final_v1-20170605T004039Z-001/Project_final_v1/super_hash_processor.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1496624172696 "|super_hash_processor|message_addr[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "message_addr\[21\] " "No output dependent on input pin \"message_addr\[21\]\"" {  } { { "super_hash_processor.sv" "" { Text "C:/Users/Aadil/Desktop/Project_final_v1-20170605T004039Z-001/Project_final_v1/super_hash_processor.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1496624172696 "|super_hash_processor|message_addr[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "message_addr\[22\] " "No output dependent on input pin \"message_addr\[22\]\"" {  } { { "super_hash_processor.sv" "" { Text "C:/Users/Aadil/Desktop/Project_final_v1-20170605T004039Z-001/Project_final_v1/super_hash_processor.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1496624172696 "|super_hash_processor|message_addr[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "message_addr\[23\] " "No output dependent on input pin \"message_addr\[23\]\"" {  } { { "super_hash_processor.sv" "" { Text "C:/Users/Aadil/Desktop/Project_final_v1-20170605T004039Z-001/Project_final_v1/super_hash_processor.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1496624172696 "|super_hash_processor|message_addr[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "message_addr\[24\] " "No output dependent on input pin \"message_addr\[24\]\"" {  } { { "super_hash_processor.sv" "" { Text "C:/Users/Aadil/Desktop/Project_final_v1-20170605T004039Z-001/Project_final_v1/super_hash_processor.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1496624172696 "|super_hash_processor|message_addr[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "message_addr\[25\] " "No output dependent on input pin \"message_addr\[25\]\"" {  } { { "super_hash_processor.sv" "" { Text "C:/Users/Aadil/Desktop/Project_final_v1-20170605T004039Z-001/Project_final_v1/super_hash_processor.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1496624172696 "|super_hash_processor|message_addr[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "message_addr\[26\] " "No output dependent on input pin \"message_addr\[26\]\"" {  } { { "super_hash_processor.sv" "" { Text "C:/Users/Aadil/Desktop/Project_final_v1-20170605T004039Z-001/Project_final_v1/super_hash_processor.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1496624172696 "|super_hash_processor|message_addr[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "message_addr\[27\] " "No output dependent on input pin \"message_addr\[27\]\"" {  } { { "super_hash_processor.sv" "" { Text "C:/Users/Aadil/Desktop/Project_final_v1-20170605T004039Z-001/Project_final_v1/super_hash_processor.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1496624172696 "|super_hash_processor|message_addr[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "message_addr\[28\] " "No output dependent on input pin \"message_addr\[28\]\"" {  } { { "super_hash_processor.sv" "" { Text "C:/Users/Aadil/Desktop/Project_final_v1-20170605T004039Z-001/Project_final_v1/super_hash_processor.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1496624172696 "|super_hash_processor|message_addr[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "message_addr\[29\] " "No output dependent on input pin \"message_addr\[29\]\"" {  } { { "super_hash_processor.sv" "" { Text "C:/Users/Aadil/Desktop/Project_final_v1-20170605T004039Z-001/Project_final_v1/super_hash_processor.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1496624172696 "|super_hash_processor|message_addr[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "message_addr\[30\] " "No output dependent on input pin \"message_addr\[30\]\"" {  } { { "super_hash_processor.sv" "" { Text "C:/Users/Aadil/Desktop/Project_final_v1-20170605T004039Z-001/Project_final_v1/super_hash_processor.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1496624172696 "|super_hash_processor|message_addr[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "message_addr\[31\] " "No output dependent on input pin \"message_addr\[31\]\"" {  } { { "super_hash_processor.sv" "" { Text "C:/Users/Aadil/Desktop/Project_final_v1-20170605T004039Z-001/Project_final_v1/super_hash_processor.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1496624172696 "|super_hash_processor|message_addr[31]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1496624172696 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3335 " "Implemented 3335 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "133 " "Implemented 133 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1496624172730 ""} { "Info" "ICUT_CUT_TM_OPINS" "51 " "Implemented 51 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1496624172730 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3151 " "Implemented 3151 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1496624172730 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1496624172730 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 63 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 63 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "863 " "Peak virtual memory: 863 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1496624172892 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 04 17:56:12 2017 " "Processing ended: Sun Jun 04 17:56:12 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1496624172892 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:45 " "Elapsed time: 00:00:45" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1496624172892 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:01 " "Total CPU time (on all processors): 00:01:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1496624172892 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1496624172892 ""}
