
*** Running vivado
    with args -log DSP_proposed_RFless_freezer.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source DSP_proposed_RFless_freezer.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source DSP_proposed_RFless_freezer.tcl -notrace
Command: synth_design -top DSP_proposed_RFless_freezer -part xcvu440-flga2892-1-i
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcvu440'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcvu440'
INFO: [Common 17-86] Your Synthesis license expires in 12 day(s)
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 25751 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1326.254 ; gain = 87.000 ; free physical = 1456 ; free virtual = 24154
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'DSP_proposed_RFless_freezer' [/home/ramintp/MEGA/USYD/2018_R2/temp/Standard Cell/Verilog model/DSP_proposed_RFless_freezer.v:2]
	Parameter input_freezed bound to: 1'b1 
	Parameter registerfile_size bound to: 2 - type: integer 
	Parameter registerfile_size_log bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'DSP_proposed' [/home/ramintp/MEGA/USYD/2018_R2/temp/Standard Cell/Verilog model/DSP_proposed.v:40]
	Parameter input_freezed bound to: 1'b1 
	Parameter registerfile_size bound to: 2 - type: integer 
	Parameter registerfile_size_log bound to: 1 - type: integer 
	Parameter force_Cin_AB_reg bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'Dual_A_Register_block_proposed' [/home/ramintp/MEGA/USYD/2018_R2/temp/Standard Cell/Verilog model/Dual_A_Register_block_proposed.v:8]
	Parameter registerfile_size bound to: 2 - type: integer 
	Parameter registerfile_size_log bound to: 1 - type: integer 
WARNING: [Synth 8-324] index 2 out of range [/home/ramintp/MEGA/USYD/2018_R2/temp/Standard Cell/Verilog model/Dual_A_Register_block_proposed.v:107]
INFO: [Synth 8-6155] done synthesizing module 'Dual_A_Register_block_proposed' (1#1) [/home/ramintp/MEGA/USYD/2018_R2/temp/Standard Cell/Verilog model/Dual_A_Register_block_proposed.v:8]
INFO: [Synth 8-6157] synthesizing module 'Dual_B_Register_block_proposed' [/home/ramintp/MEGA/USYD/2018_R2/temp/Standard Cell/Verilog model/Dual_B_Register_block_proposed.v:9]
INFO: [Synth 8-6155] done synthesizing module 'Dual_B_Register_block_proposed' (2#1) [/home/ramintp/MEGA/USYD/2018_R2/temp/Standard Cell/Verilog model/Dual_B_Register_block_proposed.v:9]
INFO: [Synth 8-6157] synthesizing module 'C_Register_block' [/home/ramintp/MEGA/USYD/2018_R2/temp/Standard Cell/Verilog model/C_Register_block.v:9]
	Parameter input_freezed bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'C_Register_block' (3#1) [/home/ramintp/MEGA/USYD/2018_R2/temp/Standard Cell/Verilog model/C_Register_block.v:9]
INFO: [Synth 8-6157] synthesizing module 'D_Register_block' [/home/ramintp/MEGA/USYD/2018_R2/temp/Standard Cell/Verilog model/D_Register_block.v:10]
	Parameter input_freezed bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'D_Register_block' (4#1) [/home/ramintp/MEGA/USYD/2018_R2/temp/Standard Cell/Verilog model/D_Register_block.v:10]
INFO: [Synth 8-6157] synthesizing module 'XYZW_manager_proposed' [/home/ramintp/MEGA/USYD/2018_R2/temp/Standard Cell/Verilog model/XYZW_manager_proposed.v:7]
	Parameter precision_loss_width bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'XYZW_manager_proposed' (5#1) [/home/ramintp/MEGA/USYD/2018_R2/temp/Standard Cell/Verilog model/XYZW_manager_proposed.v:7]
INFO: [Synth 8-6157] synthesizing module 'carry_in_manager' [/home/ramintp/MEGA/USYD/2018_R2/temp/Standard Cell/Verilog model/carry_in_manager.v:10]
	Parameter input_freezed bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'carry_in_manager' (6#1) [/home/ramintp/MEGA/USYD/2018_R2/temp/Standard Cell/Verilog model/carry_in_manager.v:10]
INFO: [Synth 8-6157] synthesizing module 'operation_manager' [/home/ramintp/MEGA/USYD/2018_R2/temp/Standard Cell/Verilog model/operation_manager.v:13]
INFO: [Synth 8-6155] done synthesizing module 'operation_manager' (7#1) [/home/ramintp/MEGA/USYD/2018_R2/temp/Standard Cell/Verilog model/operation_manager.v:13]
INFO: [Synth 8-6157] synthesizing module 'inmode_manager' [/home/ramintp/MEGA/USYD/2018_R2/temp/Standard Cell/Verilog model/inmode_manager.v:9]
INFO: [Synth 8-6155] done synthesizing module 'inmode_manager' (8#1) [/home/ramintp/MEGA/USYD/2018_R2/temp/Standard Cell/Verilog model/inmode_manager.v:9]
INFO: [Synth 8-6157] synthesizing module 'mult_chain_stream_mode_manager' [/home/ramintp/MEGA/USYD/2018_R2/temp/Standard Cell/Verilog model/mult_chain_stream_mode_manager.v:24]
INFO: [Synth 8-6155] done synthesizing module 'mult_chain_stream_mode_manager' (9#1) [/home/ramintp/MEGA/USYD/2018_R2/temp/Standard Cell/Verilog model/mult_chain_stream_mode_manager.v:24]
INFO: [Synth 8-6157] synthesizing module 'multiplier_T_C3x2_F2_27bits_18bits_HighLevelDescribed_auto' [/home/ramintp/MEGA/USYD/2018_R2/temp/Standard Cell/Verilog model/multiplier_T_C3x2_F2_27bits_18bits_HighLevelDescribed_auto.v:2]
	Parameter mode_27x18 bound to: 2'b00 
	Parameter mode_sum_9x9 bound to: 2'b01 
	Parameter mode_sum_4x4 bound to: 2'b10 
	Parameter mode_sum_2x2 bound to: 2'b11 
INFO: [Synth 8-6157] synthesizing module 'multiplier_S_C3x2_F2_9bits_9bits_HighLevelDescribed_auto' [/home/ramintp/MEGA/USYD/2018_R2/temp/Standard Cell/Verilog model/multiplier_S_C3x2_F2_9bits_9bits_HighLevelDescribed_auto.v:2]
	Parameter A_chop_size bound to: 9 - type: integer 
	Parameter B_chop_size bound to: 9 - type: integer 
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/ramintp/MEGA/USYD/2018_R2/temp/Standard Cell/Verilog model/multiplier_S_C3x2_F2_9bits_9bits_HighLevelDescribed_auto.v:196]
WARNING: [Synth 8-3936] Found unconnected internal register 'PP_temp_reg[9]' and it is trimmed from '19' to '18' bits. [/home/ramintp/MEGA/USYD/2018_R2/temp/Standard Cell/Verilog model/multiplier_S_C3x2_F2_9bits_9bits_HighLevelDescribed_auto.v:175]
WARNING: [Synth 8-3936] Found unconnected internal register 'PP_temp_reg[8]' and it is trimmed from '19' to '18' bits. [/home/ramintp/MEGA/USYD/2018_R2/temp/Standard Cell/Verilog model/multiplier_S_C3x2_F2_9bits_9bits_HighLevelDescribed_auto.v:175]
WARNING: [Synth 8-3936] Found unconnected internal register 'PP_temp_reg[7]' and it is trimmed from '19' to '18' bits. [/home/ramintp/MEGA/USYD/2018_R2/temp/Standard Cell/Verilog model/multiplier_S_C3x2_F2_9bits_9bits_HighLevelDescribed_auto.v:175]
WARNING: [Synth 8-3936] Found unconnected internal register 'PP_temp_reg[6]' and it is trimmed from '19' to '18' bits. [/home/ramintp/MEGA/USYD/2018_R2/temp/Standard Cell/Verilog model/multiplier_S_C3x2_F2_9bits_9bits_HighLevelDescribed_auto.v:175]
WARNING: [Synth 8-3936] Found unconnected internal register 'PP_temp_reg[5]' and it is trimmed from '19' to '18' bits. [/home/ramintp/MEGA/USYD/2018_R2/temp/Standard Cell/Verilog model/multiplier_S_C3x2_F2_9bits_9bits_HighLevelDescribed_auto.v:175]
WARNING: [Synth 8-3936] Found unconnected internal register 'PP_temp_reg[4]' and it is trimmed from '19' to '18' bits. [/home/ramintp/MEGA/USYD/2018_R2/temp/Standard Cell/Verilog model/multiplier_S_C3x2_F2_9bits_9bits_HighLevelDescribed_auto.v:175]
WARNING: [Synth 8-3936] Found unconnected internal register 'PP_temp_reg[3]' and it is trimmed from '19' to '18' bits. [/home/ramintp/MEGA/USYD/2018_R2/temp/Standard Cell/Verilog model/multiplier_S_C3x2_F2_9bits_9bits_HighLevelDescribed_auto.v:175]
WARNING: [Synth 8-3936] Found unconnected internal register 'PP_temp_reg[2]' and it is trimmed from '19' to '18' bits. [/home/ramintp/MEGA/USYD/2018_R2/temp/Standard Cell/Verilog model/multiplier_S_C3x2_F2_9bits_9bits_HighLevelDescribed_auto.v:175]
WARNING: [Synth 8-3936] Found unconnected internal register 'PP_temp_reg[1]' and it is trimmed from '19' to '18' bits. [/home/ramintp/MEGA/USYD/2018_R2/temp/Standard Cell/Verilog model/multiplier_S_C3x2_F2_9bits_9bits_HighLevelDescribed_auto.v:175]
WARNING: [Synth 8-3936] Found unconnected internal register 'PP_temp_reg[0]' and it is trimmed from '19' to '18' bits. [/home/ramintp/MEGA/USYD/2018_R2/temp/Standard Cell/Verilog model/multiplier_S_C3x2_F2_9bits_9bits_HighLevelDescribed_auto.v:175]
INFO: [Synth 8-6155] done synthesizing module 'multiplier_S_C3x2_F2_9bits_9bits_HighLevelDescribed_auto' (10#1) [/home/ramintp/MEGA/USYD/2018_R2/temp/Standard Cell/Verilog model/multiplier_S_C3x2_F2_9bits_9bits_HighLevelDescribed_auto.v:2]
INFO: [Synth 8-6155] done synthesizing module 'multiplier_T_C3x2_F2_27bits_18bits_HighLevelDescribed_auto' (11#1) [/home/ramintp/MEGA/USYD/2018_R2/temp/Standard Cell/Verilog model/multiplier_T_C3x2_F2_27bits_18bits_HighLevelDescribed_auto.v:2]
INFO: [Synth 8-6157] synthesizing module 'multiplier_output_manager_proposed' [/home/ramintp/MEGA/USYD/2018_R2/temp/Standard Cell/Verilog model/multiplier_output_manager_proposed.v:7]
	Parameter precision_loss_width bound to: 16 - type: integer 
	Parameter input_freezed bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'multiplier_output_manager_proposed' (12#1) [/home/ramintp/MEGA/USYD/2018_R2/temp/Standard Cell/Verilog model/multiplier_output_manager_proposed.v:7]
INFO: [Synth 8-6157] synthesizing module 'ALU_T_C3x2_F2_27bits_18bits_HighLevelDescribed_auto_DSP48E2_new' [/home/ramintp/MEGA/USYD/2018_R2/temp/Standard Cell/Verilog model/ALU_T_C3x2_F2_27bits_18bits_HighLevelDescribed_auto_DSP48E2_new.v:5]
	Parameter mode_27x18 bound to: 2'b00 
	Parameter mode_sum_9x9 bound to: 2'b01 
	Parameter mode_sum_4x4 bound to: 2'b10 
	Parameter mode_sum_2x2 bound to: 2'b11 
	Parameter op_sum bound to: 2'b00 
	Parameter op_xor bound to: 2'b01 
	Parameter op_and bound to: 2'b10 
	Parameter op_or bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [/home/ramintp/MEGA/USYD/2018_R2/temp/Standard Cell/Verilog model/ALU_T_C3x2_F2_27bits_18bits_HighLevelDescribed_auto_DSP48E2_new.v:79]
INFO: [Synth 8-6157] synthesizing module 'ALU_SIMD_Width_parameterized_HighLevelDescribed_auto' [/home/ramintp/MEGA/USYD/2018_R2/temp/Standard Cell/Verilog model/ALU_SIMD_Width_parameterized_HighLevelDescribed_auto.v:2]
	Parameter Width bound to: 13 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ALU_SIMD_Width_parameterized_HighLevelDescribed_auto' (13#1) [/home/ramintp/MEGA/USYD/2018_R2/temp/Standard Cell/Verilog model/ALU_SIMD_Width_parameterized_HighLevelDescribed_auto.v:2]
INFO: [Synth 8-6157] synthesizing module 'ALU_SIMD_Width_parameterized_HighLevelDescribed_auto__parameterized0' [/home/ramintp/MEGA/USYD/2018_R2/temp/Standard Cell/Verilog model/ALU_SIMD_Width_parameterized_HighLevelDescribed_auto.v:2]
	Parameter Width bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ALU_SIMD_Width_parameterized_HighLevelDescribed_auto__parameterized0' (13#1) [/home/ramintp/MEGA/USYD/2018_R2/temp/Standard Cell/Verilog model/ALU_SIMD_Width_parameterized_HighLevelDescribed_auto.v:2]
INFO: [Synth 8-6157] synthesizing module 'ALU_SIMD_Width_parameterized_HighLevelDescribed_auto__parameterized1' [/home/ramintp/MEGA/USYD/2018_R2/temp/Standard Cell/Verilog model/ALU_SIMD_Width_parameterized_HighLevelDescribed_auto.v:2]
	Parameter Width bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ALU_SIMD_Width_parameterized_HighLevelDescribed_auto__parameterized1' (13#1) [/home/ramintp/MEGA/USYD/2018_R2/temp/Standard Cell/Verilog model/ALU_SIMD_Width_parameterized_HighLevelDescribed_auto.v:2]
INFO: [Synth 8-6157] synthesizing module 'ALU_SIMD_Width_parameterized_HighLevelDescribed_auto__parameterized2' [/home/ramintp/MEGA/USYD/2018_R2/temp/Standard Cell/Verilog model/ALU_SIMD_Width_parameterized_HighLevelDescribed_auto.v:2]
	Parameter Width bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ALU_SIMD_Width_parameterized_HighLevelDescribed_auto__parameterized2' (13#1) [/home/ramintp/MEGA/USYD/2018_R2/temp/Standard Cell/Verilog model/ALU_SIMD_Width_parameterized_HighLevelDescribed_auto.v:2]
INFO: [Synth 8-6155] done synthesizing module 'ALU_T_C3x2_F2_27bits_18bits_HighLevelDescribed_auto_DSP48E2_new' (14#1) [/home/ramintp/MEGA/USYD/2018_R2/temp/Standard Cell/Verilog model/ALU_T_C3x2_F2_27bits_18bits_HighLevelDescribed_auto_DSP48E2_new.v:5]
INFO: [Synth 8-6157] synthesizing module 'pattern_detection' [/home/ramintp/MEGA/USYD/2018_R2/temp/Standard Cell/Verilog model/pattern_detection.v:11]
	Parameter input_freezed bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'pattern_detection' (15#1) [/home/ramintp/MEGA/USYD/2018_R2/temp/Standard Cell/Verilog model/pattern_detection.v:11]
INFO: [Synth 8-6157] synthesizing module 'wide_xor_block' [/home/ramintp/MEGA/USYD/2018_R2/temp/Standard Cell/Verilog model/wide_xor_block.v:7]
	Parameter input_freezed bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'wide_xor_block' (16#1) [/home/ramintp/MEGA/USYD/2018_R2/temp/Standard Cell/Verilog model/wide_xor_block.v:7]
INFO: [Synth 8-6157] synthesizing module 'output_manager_proposed' [/home/ramintp/MEGA/USYD/2018_R2/temp/Standard Cell/Verilog model/output_manager_proposed.v:10]
	Parameter input_freezed bound to: 1'b1 
	Parameter precision_loss_width bound to: 16 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/ramintp/MEGA/USYD/2018_R2/temp/Standard Cell/Verilog model/output_manager_proposed.v:107]
INFO: [Synth 8-6155] done synthesizing module 'output_manager_proposed' (17#1) [/home/ramintp/MEGA/USYD/2018_R2/temp/Standard Cell/Verilog model/output_manager_proposed.v:10]
INFO: [Synth 8-6155] done synthesizing module 'DSP_proposed' (18#1) [/home/ramintp/MEGA/USYD/2018_R2/temp/Standard Cell/Verilog model/DSP_proposed.v:40]
INFO: [Synth 8-6155] done synthesizing module 'DSP_proposed_RFless_freezer' (19#1) [/home/ramintp/MEGA/USYD/2018_R2/temp/Standard Cell/Verilog model/DSP_proposed_RFless_freezer.v:2]
WARNING: [Synth 8-3331] design output_manager_proposed has unconnected port PREG
WARNING: [Synth 8-3331] design wide_xor_block has unconnected port S[47]
WARNING: [Synth 8-3331] design wide_xor_block has unconnected port S[46]
WARNING: [Synth 8-3331] design wide_xor_block has unconnected port S[45]
WARNING: [Synth 8-3331] design wide_xor_block has unconnected port S[44]
WARNING: [Synth 8-3331] design wide_xor_block has unconnected port S[43]
WARNING: [Synth 8-3331] design wide_xor_block has unconnected port S[42]
WARNING: [Synth 8-3331] design wide_xor_block has unconnected port S[41]
WARNING: [Synth 8-3331] design wide_xor_block has unconnected port S[40]
WARNING: [Synth 8-3331] design wide_xor_block has unconnected port S[39]
WARNING: [Synth 8-3331] design wide_xor_block has unconnected port S[38]
WARNING: [Synth 8-3331] design wide_xor_block has unconnected port S[37]
WARNING: [Synth 8-3331] design wide_xor_block has unconnected port S[36]
WARNING: [Synth 8-3331] design wide_xor_block has unconnected port S[35]
WARNING: [Synth 8-3331] design wide_xor_block has unconnected port S[34]
WARNING: [Synth 8-3331] design wide_xor_block has unconnected port S[33]
WARNING: [Synth 8-3331] design wide_xor_block has unconnected port S[32]
WARNING: [Synth 8-3331] design wide_xor_block has unconnected port S[31]
WARNING: [Synth 8-3331] design wide_xor_block has unconnected port S[30]
WARNING: [Synth 8-3331] design wide_xor_block has unconnected port S[29]
WARNING: [Synth 8-3331] design wide_xor_block has unconnected port S[28]
WARNING: [Synth 8-3331] design wide_xor_block has unconnected port S[27]
WARNING: [Synth 8-3331] design wide_xor_block has unconnected port S[26]
WARNING: [Synth 8-3331] design wide_xor_block has unconnected port S[25]
WARNING: [Synth 8-3331] design wide_xor_block has unconnected port S[24]
WARNING: [Synth 8-3331] design wide_xor_block has unconnected port S[23]
WARNING: [Synth 8-3331] design wide_xor_block has unconnected port S[22]
WARNING: [Synth 8-3331] design wide_xor_block has unconnected port S[21]
WARNING: [Synth 8-3331] design wide_xor_block has unconnected port S[20]
WARNING: [Synth 8-3331] design wide_xor_block has unconnected port S[19]
WARNING: [Synth 8-3331] design wide_xor_block has unconnected port S[18]
WARNING: [Synth 8-3331] design wide_xor_block has unconnected port S[17]
WARNING: [Synth 8-3331] design wide_xor_block has unconnected port S[16]
WARNING: [Synth 8-3331] design wide_xor_block has unconnected port S[15]
WARNING: [Synth 8-3331] design wide_xor_block has unconnected port S[14]
WARNING: [Synth 8-3331] design wide_xor_block has unconnected port S[13]
WARNING: [Synth 8-3331] design wide_xor_block has unconnected port S[12]
WARNING: [Synth 8-3331] design wide_xor_block has unconnected port S[11]
WARNING: [Synth 8-3331] design wide_xor_block has unconnected port S[10]
WARNING: [Synth 8-3331] design wide_xor_block has unconnected port S[9]
WARNING: [Synth 8-3331] design wide_xor_block has unconnected port S[8]
WARNING: [Synth 8-3331] design wide_xor_block has unconnected port S[7]
WARNING: [Synth 8-3331] design wide_xor_block has unconnected port S[6]
WARNING: [Synth 8-3331] design wide_xor_block has unconnected port S[5]
WARNING: [Synth 8-3331] design wide_xor_block has unconnected port S[4]
WARNING: [Synth 8-3331] design wide_xor_block has unconnected port S[3]
WARNING: [Synth 8-3331] design wide_xor_block has unconnected port S[2]
WARNING: [Synth 8-3331] design wide_xor_block has unconnected port S[1]
WARNING: [Synth 8-3331] design wide_xor_block has unconnected port S[0]
WARNING: [Synth 8-3331] design pattern_detection has unconnected port inter_P[47]
WARNING: [Synth 8-3331] design pattern_detection has unconnected port inter_P[46]
WARNING: [Synth 8-3331] design pattern_detection has unconnected port inter_P[45]
WARNING: [Synth 8-3331] design pattern_detection has unconnected port inter_P[44]
WARNING: [Synth 8-3331] design pattern_detection has unconnected port inter_P[43]
WARNING: [Synth 8-3331] design pattern_detection has unconnected port inter_P[42]
WARNING: [Synth 8-3331] design pattern_detection has unconnected port inter_P[41]
WARNING: [Synth 8-3331] design pattern_detection has unconnected port inter_P[40]
WARNING: [Synth 8-3331] design pattern_detection has unconnected port inter_P[39]
WARNING: [Synth 8-3331] design pattern_detection has unconnected port inter_P[38]
WARNING: [Synth 8-3331] design pattern_detection has unconnected port inter_P[37]
WARNING: [Synth 8-3331] design pattern_detection has unconnected port inter_P[36]
WARNING: [Synth 8-3331] design pattern_detection has unconnected port inter_P[35]
WARNING: [Synth 8-3331] design pattern_detection has unconnected port inter_P[34]
WARNING: [Synth 8-3331] design pattern_detection has unconnected port inter_P[33]
WARNING: [Synth 8-3331] design pattern_detection has unconnected port inter_P[32]
WARNING: [Synth 8-3331] design pattern_detection has unconnected port inter_P[31]
WARNING: [Synth 8-3331] design pattern_detection has unconnected port inter_P[30]
WARNING: [Synth 8-3331] design pattern_detection has unconnected port inter_P[29]
WARNING: [Synth 8-3331] design pattern_detection has unconnected port inter_P[28]
WARNING: [Synth 8-3331] design pattern_detection has unconnected port inter_P[27]
WARNING: [Synth 8-3331] design pattern_detection has unconnected port inter_P[26]
WARNING: [Synth 8-3331] design pattern_detection has unconnected port inter_P[25]
WARNING: [Synth 8-3331] design pattern_detection has unconnected port inter_P[24]
WARNING: [Synth 8-3331] design pattern_detection has unconnected port inter_P[23]
WARNING: [Synth 8-3331] design pattern_detection has unconnected port inter_P[22]
WARNING: [Synth 8-3331] design pattern_detection has unconnected port inter_P[21]
WARNING: [Synth 8-3331] design pattern_detection has unconnected port inter_P[20]
WARNING: [Synth 8-3331] design pattern_detection has unconnected port inter_P[19]
WARNING: [Synth 8-3331] design pattern_detection has unconnected port inter_P[18]
WARNING: [Synth 8-3331] design pattern_detection has unconnected port inter_P[17]
WARNING: [Synth 8-3331] design pattern_detection has unconnected port inter_P[16]
WARNING: [Synth 8-3331] design pattern_detection has unconnected port inter_P[15]
WARNING: [Synth 8-3331] design pattern_detection has unconnected port inter_P[14]
WARNING: [Synth 8-3331] design pattern_detection has unconnected port inter_P[13]
WARNING: [Synth 8-3331] design pattern_detection has unconnected port inter_P[12]
WARNING: [Synth 8-3331] design pattern_detection has unconnected port inter_P[11]
WARNING: [Synth 8-3331] design pattern_detection has unconnected port inter_P[10]
WARNING: [Synth 8-3331] design pattern_detection has unconnected port inter_P[9]
WARNING: [Synth 8-3331] design pattern_detection has unconnected port inter_P[8]
WARNING: [Synth 8-3331] design pattern_detection has unconnected port inter_P[7]
WARNING: [Synth 8-3331] design pattern_detection has unconnected port inter_P[6]
WARNING: [Synth 8-3331] design pattern_detection has unconnected port inter_P[5]
WARNING: [Synth 8-3331] design pattern_detection has unconnected port inter_P[4]
WARNING: [Synth 8-3331] design pattern_detection has unconnected port inter_P[3]
WARNING: [Synth 8-3331] design pattern_detection has unconnected port inter_P[2]
WARNING: [Synth 8-3331] design pattern_detection has unconnected port inter_P[1]
WARNING: [Synth 8-3331] design pattern_detection has unconnected port inter_P[0]
WARNING: [Synth 8-3331] design ALU_T_C3x2_F2_27bits_18bits_HighLevelDescribed_auto_DSP48E2_new has unconnected port OPMODE[8]
WARNING: [Synth 8-3331] design ALU_T_C3x2_F2_27bits_18bits_HighLevelDescribed_auto_DSP48E2_new has unconnected port OPMODE[7]
WARNING: [Synth 8-3331] design ALU_T_C3x2_F2_27bits_18bits_HighLevelDescribed_auto_DSP48E2_new has unconnected port OPMODE[6]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1375.879 ; gain = 136.625 ; free physical = 1427 ; free virtual = 24097
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1375.879 ; gain = 136.625 ; free physical = 1437 ; free virtual = 24109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1375.879 ; gain = 136.625 ; free physical = 1437 ; free virtual = 24109
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xcvu440-flga2892-1-i
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/ramintp/MEGA/USYD/2018_R2/temp/Standard Cell/Verilog model/test/test.srcs/constrs_1/new/Clock_cons.xdc]
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'clk' matched to 'port' objects. [/home/ramintp/MEGA/USYD/2018_R2/temp/Standard Cell/Verilog model/test/test.srcs/constrs_1/new/Clock_cons.xdc:4]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
Finished Parsing XDC File [/home/ramintp/MEGA/USYD/2018_R2/temp/Standard Cell/Verilog model/test/test.srcs/constrs_1/new/Clock_cons.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2316.645 ; gain = 0.000 ; free physical = 365 ; free virtual = 23091
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:22 ; elapsed = 00:00:34 . Memory (MB): peak = 2316.645 ; gain = 1077.391 ; free physical = 550 ; free virtual = 23276
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcvu440-flga2892-1-i
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:22 ; elapsed = 00:00:34 . Memory (MB): peak = 2316.645 ; gain = 1077.391 ; free physical = 550 ; free virtual = 23276
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:34 . Memory (MB): peak = 2316.645 ; gain = 1077.391 ; free physical = 552 ; free virtual = 23278
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "mode_SIMD" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:23 ; elapsed = 00:00:34 . Memory (MB): peak = 2316.645 ; gain = 1077.391 ; free physical = 544 ; free virtual = 23271
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     27 Bit       Adders := 1     
	   6 Input     17 Bit       Adders := 1     
	   4 Input     15 Bit       Adders := 1     
	   3 Input     15 Bit       Adders := 1     
	  11 Input     10 Bit       Adders := 6     
	   6 Input     10 Bit       Adders := 2     
	   6 Input      9 Bit       Adders := 2     
	  11 Input      8 Bit       Adders := 12    
	   6 Input      8 Bit       Adders := 2     
	   4 Input      8 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 2     
	   3 Input      6 Bit       Adders := 11    
	   6 Input      6 Bit       Adders := 1     
	   4 Input      6 Bit       Adders := 5     
	   4 Input      5 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 1     
	  11 Input      4 Bit       Adders := 6     
	   3 Input      4 Bit       Adders := 12    
	   3 Input      2 Bit       Adders := 9     
	   2 Input      1 Bit       Adders := 1     
+---XORs : 
	   2 Input     27 Bit         XORs := 1     
	   2 Input     13 Bit         XORs := 3     
	   3 Input     13 Bit         XORs := 1     
	   2 Input      9 Bit         XORs := 1     
	   2 Input      6 Bit         XORs := 6     
	   3 Input      6 Bit         XORs := 2     
	   2 Input      5 Bit         XORs := 1     
	   2 Input      4 Bit         XORs := 17    
	   3 Input      4 Bit         XORs := 5     
	   2 Input      3 Bit         XORs := 3     
	   3 Input      3 Bit         XORs := 1     
	   2 Input      2 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 186   
+---Registers : 
	               90 Bit    Registers := 1     
	               54 Bit    Registers := 2     
	               48 Bit    Registers := 9     
	               30 Bit    Registers := 5     
	               27 Bit    Registers := 7     
	               18 Bit    Registers := 7     
	               16 Bit    Registers := 3     
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 6     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 7     
	                1 Bit    Registers := 67    
+---Muxes : 
	   4 Input     48 Bit        Muxes := 5     
	   2 Input     48 Bit        Muxes := 3     
	   2 Input     45 Bit        Muxes := 5     
	   2 Input     30 Bit        Muxes := 3     
	   3 Input     30 Bit        Muxes := 2     
	   4 Input     30 Bit        Muxes := 1     
	   3 Input     27 Bit        Muxes := 1     
	   2 Input     27 Bit        Muxes := 13    
	   4 Input     27 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 3     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input     13 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 10    
	   4 Input      8 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 5     
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 12    
	   4 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module DSP_proposed_RFless_freezer 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 4     
	               30 Bit    Registers := 3     
	               27 Bit    Registers := 3     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 17    
Module Dual_A_Register_block_proposed 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               30 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     30 Bit        Muxes := 3     
	   3 Input     30 Bit        Muxes := 2     
	   4 Input     30 Bit        Muxes := 1     
	   3 Input     27 Bit        Muxes := 1     
	   2 Input     27 Bit        Muxes := 4     
Module Dual_B_Register_block_proposed 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               27 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     27 Bit        Muxes := 6     
	   4 Input     27 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 4     
Module C_Register_block 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               48 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module D_Register_block 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     27 Bit       Adders := 1     
+---XORs : 
	   2 Input     27 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               27 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     27 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module XYZW_manager_proposed 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   4 Input     48 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 1     
Module carry_in_manager 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module operation_manager 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      9 Bit         XORs := 1     
	   2 Input      4 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                9 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module inmode_manager 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      5 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module mult_chain_stream_mode_manager 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
	   2 Input      2 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 6     
+---Registers : 
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module multiplier_S_C3x2_F2_9bits_9bits_HighLevelDescribed_auto 
Detailed RTL Component Info : 
+---Adders : 
	  11 Input     10 Bit       Adders := 1     
	  11 Input      8 Bit       Adders := 2     
	   3 Input      6 Bit       Adders := 1     
	  11 Input      4 Bit       Adders := 1     
	   3 Input      4 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 28    
+---Registers : 
	               18 Bit    Registers := 1     
Module multiplier_T_C3x2_F2_27bits_18bits_HighLevelDescribed_auto 
Detailed RTL Component Info : 
+---Adders : 
	   6 Input     17 Bit       Adders := 1     
	   6 Input     10 Bit       Adders := 2     
	   6 Input      9 Bit       Adders := 2     
	   6 Input      8 Bit       Adders := 2     
	   6 Input      6 Bit       Adders := 1     
+---Registers : 
	               54 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     45 Bit        Muxes := 5     
	   2 Input      9 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 3     
Module multiplier_output_manager_proposed 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               90 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ALU_SIMD_Width_parameterized_HighLevelDescribed_auto 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     15 Bit       Adders := 1     
	   3 Input     15 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 3     
	   3 Input     13 Bit         XORs := 1     
+---Muxes : 
	   4 Input     13 Bit        Muxes := 1     
Module ALU_SIMD_Width_parameterized_HighLevelDescribed_auto__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      6 Bit       Adders := 1     
	   3 Input      6 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      4 Bit         XORs := 3     
	   3 Input      4 Bit         XORs := 1     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
Module ALU_SIMD_Width_parameterized_HighLevelDescribed_auto__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      8 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      6 Bit         XORs := 3     
	   3 Input      6 Bit         XORs := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ALU_SIMD_Width_parameterized_HighLevelDescribed_auto__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      5 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      3 Bit         XORs := 3     
	   3 Input      3 Bit         XORs := 1     
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
Module ALU_T_C3x2_F2_27bits_18bits_HighLevelDescribed_auto_DSP48E2_new 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
Module pattern_detection 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   4 Input     48 Bit        Muxes := 1     
Module wide_xor_block 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module output_manager_proposed 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               48 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   4 Input     48 Bit        Muxes := 1     
	   2 Input     48 Bit        Muxes := 2     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2880 (col length:120)
BRAMs: 5040 (col length: RAMB18 360 RAMB36 180)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3886] merging instance 'DSP_proposed_inst/multiplier_output_manager_proposed_inst/M_temp_reg_reg[45]' (FDRE) to 'DSP_proposed_inst/multiplier_output_manager_proposed_inst/M_temp_reg_reg[46]'
INFO: [Synth 8-3886] merging instance 'DSP_proposed_inst/multiplier_output_manager_proposed_inst/M_temp_reg_reg[46]' (FDRE) to 'DSP_proposed_inst/multiplier_output_manager_proposed_inst/M_temp_reg_reg[47]'
INFO: [Synth 8-3886] merging instance 'DSP_proposed_inst/multiplier_output_manager_proposed_inst/M_temp_reg_reg[47]' (FDRE) to 'DSP_proposed_inst/multiplier_output_manager_proposed_inst/M_temp_reg_reg[48]'
INFO: [Synth 8-3886] merging instance 'DSP_proposed_inst/multiplier_output_manager_proposed_inst/M_temp_reg_reg[48]' (FDRE) to 'DSP_proposed_inst/multiplier_output_manager_proposed_inst/M_temp_reg_reg[49]'
INFO: [Synth 8-3886] merging instance 'DSP_proposed_inst/multiplier_output_manager_proposed_inst/M_temp_reg_reg[49]' (FDRE) to 'DSP_proposed_inst/multiplier_output_manager_proposed_inst/M_temp_reg_reg[50]'
INFO: [Synth 8-3886] merging instance 'DSP_proposed_inst/multiplier_output_manager_proposed_inst/M_temp_reg_reg[50]' (FDRE) to 'DSP_proposed_inst/multiplier_output_manager_proposed_inst/M_temp_reg_reg[51]'
INFO: [Synth 8-3886] merging instance 'DSP_proposed_inst/multiplier_output_manager_proposed_inst/M_temp_reg_reg[51]' (FDRE) to 'DSP_proposed_inst/multiplier_output_manager_proposed_inst/M_temp_reg_reg[52]'
INFO: [Synth 8-3886] merging instance 'DSP_proposed_inst/multiplier_output_manager_proposed_inst/M_temp_reg_reg[52]' (FDRE) to 'DSP_proposed_inst/multiplier_output_manager_proposed_inst/M_temp_reg_reg[53]'
INFO: [Synth 8-3886] merging instance 'DSP_proposed_inst/multiplier_output_manager_proposed_inst/M_temp_reg_reg[53]' (FDRE) to 'DSP_proposed_inst/multiplier_output_manager_proposed_inst/M_temp_reg_reg[54]'
INFO: [Synth 8-3886] merging instance 'DSP_proposed_inst/multiplier_output_manager_proposed_inst/M_temp_reg_reg[54]' (FDRE) to 'DSP_proposed_inst/multiplier_output_manager_proposed_inst/M_temp_reg_reg[55]'
INFO: [Synth 8-3886] merging instance 'DSP_proposed_inst/multiplier_output_manager_proposed_inst/M_temp_reg_reg[55]' (FDRE) to 'DSP_proposed_inst/multiplier_output_manager_proposed_inst/M_temp_reg_reg[56]'
INFO: [Synth 8-3886] merging instance 'DSP_proposed_inst/multiplier_output_manager_proposed_inst/M_temp_reg_reg[56]' (FDRE) to 'DSP_proposed_inst/multiplier_output_manager_proposed_inst/M_temp_reg_reg[57]'
INFO: [Synth 8-3886] merging instance 'DSP_proposed_inst/multiplier_output_manager_proposed_inst/M_temp_reg_reg[57]' (FDRE) to 'DSP_proposed_inst/multiplier_output_manager_proposed_inst/M_temp_reg_reg[67]'
INFO: [Synth 8-3886] merging instance 'DSP_proposed_inst/multiplier_output_manager_proposed_inst/M_temp_reg_reg[67]' (FDRE) to 'DSP_proposed_inst/multiplier_output_manager_proposed_inst/M_temp_reg_reg[85]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DSP_proposed_inst/multiplier_output_manager_proposed_inst/M_temp_reg_reg[85] )
INFO: [Synth 8-3886] merging instance 'DSP_proposed_inst/output_manager_proposed_inst/inter_XOROUT_reg_reg[0]' (FDRE) to 'DSP_proposed_inst/output_manager_proposed_inst/inter_XOROUT_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'DSP_proposed_inst/output_manager_proposed_inst/inter_XOROUT_reg_reg[1]' (FDRE) to 'DSP_proposed_inst/output_manager_proposed_inst/inter_XOROUT_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'DSP_proposed_inst/output_manager_proposed_inst/inter_XOROUT_reg_reg[2]' (FDRE) to 'DSP_proposed_inst/output_manager_proposed_inst/inter_XOROUT_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'DSP_proposed_inst/output_manager_proposed_inst/inter_XOROUT_reg_reg[3]' (FDRE) to 'DSP_proposed_inst/output_manager_proposed_inst/inter_XOROUT_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'DSP_proposed_inst/output_manager_proposed_inst/inter_XOROUT_reg_reg[4]' (FDRE) to 'DSP_proposed_inst/output_manager_proposed_inst/inter_XOROUT_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'DSP_proposed_inst/output_manager_proposed_inst/inter_XOROUT_reg_reg[5]' (FDRE) to 'DSP_proposed_inst/output_manager_proposed_inst/inter_XOROUT_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'DSP_proposed_inst/output_manager_proposed_inst/inter_XOROUT_reg_reg[6]' (FDRE) to 'DSP_proposed_inst/output_manager_proposed_inst/inter_XOROUT_reg_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DSP_proposed_inst/output_manager_proposed_inst/inter_XOROUT_reg_reg[7] )
INFO: [Synth 8-3886] merging instance 'DSP_proposed_inst/pattern_detection_inst/PATTERNBDETECTPAST_reg' (FD) to 'PATTERNBDETECT_reg'
INFO: [Synth 8-3886] merging instance 'DSP_proposed_inst/pattern_detection_inst/PATTERNDETECTPAST_reg' (FD) to 'PATTERNDETECT_reg'
INFO: [Synth 8-3886] merging instance 'DSP_proposed_inst/output_manager_proposed_inst/inter_MULTSIGNOUT_reg_reg' (FDRE) to 'DSP_proposed_inst/output_manager_proposed_inst/inter_CARRYCASCOUT_reg_reg'
INFO: [Synth 8-3886] merging instance 'MULTSIGNOUT_reg' (FD) to 'CARRYCASCOUT_reg'
INFO: [Synth 8-3886] merging instance 'P_reg[0]' (FD) to 'PCOUT_reg[0]'
INFO: [Synth 8-3886] merging instance 'P_reg[1]' (FD) to 'PCOUT_reg[1]'
INFO: [Synth 8-3886] merging instance 'P_reg[2]' (FD) to 'PCOUT_reg[2]'
INFO: [Synth 8-3886] merging instance 'P_reg[3]' (FD) to 'PCOUT_reg[3]'
INFO: [Synth 8-3886] merging instance 'P_reg[4]' (FD) to 'PCOUT_reg[4]'
INFO: [Synth 8-3886] merging instance 'P_reg[5]' (FD) to 'PCOUT_reg[5]'
INFO: [Synth 8-3886] merging instance 'P_reg[6]' (FD) to 'PCOUT_reg[6]'
INFO: [Synth 8-3886] merging instance 'P_reg[7]' (FD) to 'PCOUT_reg[7]'
INFO: [Synth 8-3886] merging instance 'P_reg[8]' (FD) to 'PCOUT_reg[8]'
INFO: [Synth 8-3886] merging instance 'P_reg[9]' (FD) to 'PCOUT_reg[9]'
INFO: [Synth 8-3886] merging instance 'P_reg[10]' (FD) to 'PCOUT_reg[10]'
INFO: [Synth 8-3886] merging instance 'P_reg[11]' (FD) to 'PCOUT_reg[11]'
INFO: [Synth 8-3886] merging instance 'P_reg[12]' (FD) to 'PCOUT_reg[12]'
INFO: [Synth 8-3886] merging instance 'P_reg[13]' (FD) to 'PCOUT_reg[13]'
INFO: [Synth 8-3886] merging instance 'P_reg[14]' (FD) to 'PCOUT_reg[14]'
INFO: [Synth 8-3886] merging instance 'P_reg[15]' (FD) to 'PCOUT_reg[15]'
INFO: [Synth 8-3886] merging instance 'P_reg[16]' (FD) to 'PCOUT_reg[16]'
INFO: [Synth 8-3886] merging instance 'P_reg[17]' (FD) to 'PCOUT_reg[17]'
INFO: [Synth 8-3886] merging instance 'P_reg[18]' (FD) to 'PCOUT_reg[18]'
INFO: [Synth 8-3886] merging instance 'P_reg[19]' (FD) to 'PCOUT_reg[19]'
INFO: [Synth 8-3886] merging instance 'P_reg[20]' (FD) to 'PCOUT_reg[20]'
INFO: [Synth 8-3886] merging instance 'P_reg[21]' (FD) to 'PCOUT_reg[21]'
INFO: [Synth 8-3886] merging instance 'P_reg[22]' (FD) to 'PCOUT_reg[22]'
INFO: [Synth 8-3886] merging instance 'P_reg[23]' (FD) to 'PCOUT_reg[23]'
INFO: [Synth 8-3886] merging instance 'P_reg[24]' (FD) to 'PCOUT_reg[24]'
INFO: [Synth 8-3886] merging instance 'P_reg[25]' (FD) to 'PCOUT_reg[25]'
INFO: [Synth 8-3886] merging instance 'P_reg[26]' (FD) to 'PCOUT_reg[26]'
INFO: [Synth 8-3886] merging instance 'P_reg[27]' (FD) to 'PCOUT_reg[27]'
INFO: [Synth 8-3886] merging instance 'P_reg[28]' (FD) to 'PCOUT_reg[28]'
INFO: [Synth 8-3886] merging instance 'P_reg[29]' (FD) to 'PCOUT_reg[29]'
INFO: [Synth 8-3886] merging instance 'P_reg[30]' (FD) to 'PCOUT_reg[30]'
INFO: [Synth 8-3886] merging instance 'P_reg[31]' (FD) to 'PCOUT_reg[31]'
INFO: [Synth 8-3886] merging instance 'P_reg[32]' (FD) to 'PCOUT_reg[32]'
INFO: [Synth 8-3886] merging instance 'P_reg[33]' (FD) to 'PCOUT_reg[33]'
INFO: [Synth 8-3886] merging instance 'P_reg[34]' (FD) to 'PCOUT_reg[34]'
INFO: [Synth 8-3886] merging instance 'P_reg[35]' (FD) to 'PCOUT_reg[35]'
INFO: [Synth 8-3886] merging instance 'P_reg[36]' (FD) to 'PCOUT_reg[36]'
INFO: [Synth 8-3886] merging instance 'P_reg[37]' (FD) to 'PCOUT_reg[37]'
INFO: [Synth 8-3886] merging instance 'P_reg[38]' (FD) to 'PCOUT_reg[38]'
INFO: [Synth 8-3886] merging instance 'P_reg[39]' (FD) to 'PCOUT_reg[39]'
INFO: [Synth 8-3886] merging instance 'P_reg[40]' (FD) to 'PCOUT_reg[40]'
INFO: [Synth 8-3886] merging instance 'P_reg[41]' (FD) to 'PCOUT_reg[41]'
INFO: [Synth 8-3886] merging instance 'P_reg[42]' (FD) to 'PCOUT_reg[42]'
INFO: [Synth 8-3886] merging instance 'P_reg[43]' (FD) to 'PCOUT_reg[43]'
INFO: [Synth 8-3886] merging instance 'P_reg[44]' (FD) to 'PCOUT_reg[44]'
INFO: [Synth 8-3886] merging instance 'P_reg[45]' (FD) to 'PCOUT_reg[45]'
INFO: [Synth 8-3886] merging instance 'P_reg[46]' (FD) to 'PCOUT_reg[46]'
INFO: [Synth 8-3886] merging instance 'P_reg[47]' (FD) to 'PCOUT_reg[47]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\XOROUT_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\XOROUT_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\XOROUT_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\XOROUT_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\XOROUT_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\XOROUT_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\XOROUT_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\XOROUT_reg[7] )
WARNING: [Synth 8-3332] Sequential element (DSP_proposed_inst/output_manager_proposed_inst/inter_XOROUT_reg_reg[7]) is unused and will be removed from module DSP_proposed_RFless_freezer.
WARNING: [Synth 8-3332] Sequential element (DSP_proposed_inst/inmode_manager_inst/INMODE_in_reg_reg[0]) is unused and will be removed from module DSP_proposed_RFless_freezer.
WARNING: [Synth 8-3332] Sequential element (DSP_proposed_inst/multiplier_output_manager_proposed_inst/M_temp_reg_reg[85]) is unused and will be removed from module DSP_proposed_RFless_freezer.
WARNING: [Synth 8-3332] Sequential element (XOROUT_reg[7]) is unused and will be removed from module DSP_proposed_RFless_freezer.
WARNING: [Synth 8-3332] Sequential element (XOROUT_reg[6]) is unused and will be removed from module DSP_proposed_RFless_freezer.
WARNING: [Synth 8-3332] Sequential element (XOROUT_reg[5]) is unused and will be removed from module DSP_proposed_RFless_freezer.
WARNING: [Synth 8-3332] Sequential element (XOROUT_reg[4]) is unused and will be removed from module DSP_proposed_RFless_freezer.
WARNING: [Synth 8-3332] Sequential element (XOROUT_reg[3]) is unused and will be removed from module DSP_proposed_RFless_freezer.
WARNING: [Synth 8-3332] Sequential element (XOROUT_reg[2]) is unused and will be removed from module DSP_proposed_RFless_freezer.
WARNING: [Synth 8-3332] Sequential element (XOROUT_reg[1]) is unused and will be removed from module DSP_proposed_RFless_freezer.
WARNING: [Synth 8-3332] Sequential element (XOROUT_reg[0]) is unused and will be removed from module DSP_proposed_RFless_freezer.
WARNING: [Synth 8-3332] Sequential element (INMODE_in_reg_reg[0]) is unused and will be removed from module DSP_proposed_RFless_freezer.
INFO: [Synth 8-3886] merging instance 'DSP_proposed_inst/multiplier_output_manager_proposed_inst/M_temp_reg_reg[34]' (FDRE) to 'DSP_proposed_inst/multiplier_output_manager_proposed_inst/M_temp_reg_reg[33]'
INFO: [Synth 8-3886] merging instance 'DSP_proposed_inst/multiplier_output_manager_proposed_inst/M_temp_reg_reg[33]' (FDRE) to 'DSP_proposed_inst/multiplier_output_manager_proposed_inst/M_temp_reg_reg[64]'
INFO: [Synth 8-3886] merging instance 'DSP_proposed_inst/multiplier_output_manager_proposed_inst/M_temp_reg_reg[64]' (FDRE) to 'DSP_proposed_inst/multiplier_output_manager_proposed_inst/M_temp_reg_reg[65]'
INFO: [Synth 8-3886] merging instance 'DSP_proposed_inst/multiplier_output_manager_proposed_inst/M_temp_reg_reg[65]' (FDRE) to 'DSP_proposed_inst/multiplier_output_manager_proposed_inst/M_temp_reg_reg[66]'
INFO: [Synth 8-3886] merging instance 'DSP_proposed_inst/multiplier_output_manager_proposed_inst/M_temp_reg_reg[66]' (FDRE) to 'DSP_proposed_inst/multiplier_output_manager_proposed_inst/M_temp_reg_reg[74]'
INFO: [Synth 8-3886] merging instance 'DSP_proposed_inst/multiplier_output_manager_proposed_inst/M_temp_reg_reg[74]' (FDRE) to 'DSP_proposed_inst/multiplier_output_manager_proposed_inst/M_temp_reg_reg[75]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DSP_proposed_inst/multiplier_output_manager_proposed_inst/M_temp_reg_reg[75] )
WARNING: [Synth 8-3332] Sequential element (DSP_proposed_inst/multiplier_output_manager_proposed_inst/M_temp_reg_reg[75]) is unused and will be removed from module DSP_proposed_RFless_freezer.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:01 ; elapsed = 00:01:14 . Memory (MB): peak = 2316.645 ; gain = 1077.391 ; free physical = 478 ; free virtual = 23216
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:13 ; elapsed = 00:01:43 . Memory (MB): peak = 2417.074 ; gain = 1177.820 ; free physical = 167 ; free virtual = 22902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:32 ; elapsed = 00:02:01 . Memory (MB): peak = 2562.426 ; gain = 1323.172 ; free physical = 232 ; free virtual = 22796
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:34 ; elapsed = 00:02:04 . Memory (MB): peak = 2620.426 ; gain = 1381.172 ; free physical = 262 ; free virtual = 22798
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:34 ; elapsed = 00:02:04 . Memory (MB): peak = 2620.426 ; gain = 1381.172 ; free physical = 261 ; free virtual = 22796
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:34 ; elapsed = 00:02:05 . Memory (MB): peak = 2620.426 ; gain = 1381.172 ; free physical = 261 ; free virtual = 22796
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:35 ; elapsed = 00:02:05 . Memory (MB): peak = 2620.426 ; gain = 1381.172 ; free physical = 269 ; free virtual = 22797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:35 ; elapsed = 00:02:05 . Memory (MB): peak = 2620.426 ; gain = 1381.172 ; free physical = 269 ; free virtual = 22797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:35 ; elapsed = 00:02:05 . Memory (MB): peak = 2620.426 ; gain = 1381.172 ; free physical = 270 ; free virtual = 22798
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:35 ; elapsed = 00:02:05 . Memory (MB): peak = 2620.426 ; gain = 1381.172 ; free physical = 270 ; free virtual = 22798
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY8 |    19|
|3     |LUT1   |     1|
|4     |LUT2   |   145|
|5     |LUT3   |   425|
|6     |LUT4   |   305|
|7     |LUT5   |   861|
|8     |LUT6   |  1306|
|9     |FDRE   |  1220|
|10    |IBUF   |   301|
|11    |OBUF   |   183|
+------+-------+------+

Report Instance Areas: 
+------+-------------------------------------------------------------------------+----------------------------------------------------------------+------+
|      |Instance                                                                 |Module                                                          |Cells |
+------+-------------------------------------------------------------------------+----------------------------------------------------------------+------+
|1     |top                                                                      |                                                                |  4767|
|2     |  DSP_proposed_inst                                                      |DSP_proposed                                                    |  3887|
|3     |    ALU_T_C3x2_F2_27bits_18bits_HighLevelDescribed_auto_DSP48E2_new_inst |ALU_T_C3x2_F2_27bits_18bits_HighLevelDescribed_auto_DSP48E2_new |     5|
|4     |      ALU_SIMD_Width_parameterized_HighLevelDescribed_auto_inst0         |ALU_SIMD_Width_parameterized_HighLevelDescribed_auto            |     5|
|5     |    C_Register_block_inst                                                |C_Register_block                                                |   153|
|6     |    D_Register_block_inst                                                |D_Register_block                                                |   110|
|7     |    Dual_A_Register_block_proposed_inst                                  |Dual_A_Register_block_proposed                                  |   180|
|8     |    Dual_B_Register_block_proposed_inst                                  |Dual_B_Register_block_proposed                                  |   165|
|9     |    XYZW_manager_proposed_inst                                           |XYZW_manager_proposed                                           |    48|
|10    |    carry_in_manager_inst                                                |carry_in_manager                                                |    10|
|11    |    inmode_manager_inst                                                  |inmode_manager                                                  |    74|
|12    |    mult_chain_stream_mode_manager_inst                                  |mult_chain_stream_mode_manager                                  |   427|
|13    |    multiplier_T_C3x2_F2_27bits_18bits_HighLevelDescribed_auto_inst      |multiplier_T_C3x2_F2_27bits_18bits_HighLevelDescribed_auto      |  1562|
|14    |      multiplier_S_C3x2_F2_9bits_9bits_HighLevelDescribed_auto_inst0     |multiplier_S_C3x2_F2_9bits_9bits_HighLevelDescribed_auto        |   246|
|15    |      multiplier_S_C3x2_F2_9bits_9bits_HighLevelDescribed_auto_inst1     |multiplier_S_C3x2_F2_9bits_9bits_HighLevelDescribed_auto_0      |   212|
|16    |      multiplier_S_C3x2_F2_9bits_9bits_HighLevelDescribed_auto_inst2     |multiplier_S_C3x2_F2_9bits_9bits_HighLevelDescribed_auto_1      |   218|
|17    |      multiplier_S_C3x2_F2_9bits_9bits_HighLevelDescribed_auto_inst3     |multiplier_S_C3x2_F2_9bits_9bits_HighLevelDescribed_auto_2      |   238|
|18    |      multiplier_S_C3x2_F2_9bits_9bits_HighLevelDescribed_auto_inst4     |multiplier_S_C3x2_F2_9bits_9bits_HighLevelDescribed_auto_3      |   325|
|19    |      multiplier_S_C3x2_F2_9bits_9bits_HighLevelDescribed_auto_inst5     |multiplier_S_C3x2_F2_9bits_9bits_HighLevelDescribed_auto_4      |   196|
|20    |    multiplier_output_manager_proposed_inst                              |multiplier_output_manager_proposed                              |    87|
|21    |    operation_manager_inst                                               |operation_manager                                               |   808|
|22    |    output_manager_proposed_inst                                         |output_manager_proposed                                         |   112|
|23    |    pattern_detection_inst                                               |pattern_detection                                               |   144|
|24    |    wide_xor_block_inst                                                  |wide_xor_block                                                  |     1|
+------+-------------------------------------------------------------------------+----------------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:35 ; elapsed = 00:02:05 . Memory (MB): peak = 2620.426 ; gain = 1381.172 ; free physical = 270 ; free virtual = 22798
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 72 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:18 ; elapsed = 00:01:38 . Memory (MB): peak = 2620.426 ; gain = 440.406 ; free physical = 292 ; free virtual = 22820
Synthesis Optimization Complete : Time (s): cpu = 00:01:35 ; elapsed = 00:02:05 . Memory (MB): peak = 2620.434 ; gain = 1381.172 ; free physical = 292 ; free virtual = 22820
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 321 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 302 instances were transformed.
  BUFG => BUFGCE: 1 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 301 instances

INFO: [Common 17-83] Releasing license: Synthesis
151 Infos, 125 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:40 ; elapsed = 00:02:09 . Memory (MB): peak = 2670.277 ; gain = 1450.480 ; free physical = 286 ; free virtual = 22832
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/ramintp/MEGA/USYD/2018_R2/temp/Standard Cell/Verilog model/test/test.runs/synth_1/DSP_proposed_RFless_freezer.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file DSP_proposed_RFless_freezer_utilization_synth.rpt -pb DSP_proposed_RFless_freezer_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2694.289 ; gain = 0.000 ; free physical = 283 ; free virtual = 22842
INFO: [Common 17-206] Exiting Vivado at Thu Mar 21 00:25:23 2019...
