{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1578112722582 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1578112722584 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan  4 11:38:42 2020 " "Processing started: Sat Jan  4 11:38:42 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1578112722584 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578112722584 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ping -c ping " "Command: quartus_map --read_settings_files=on --write_settings_files=off ping -c ping" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578112722584 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1578112722967 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1578112722968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "countPing.v 1 1 " "Found 1 design units, including 1 entities, in source file countPing.v" { { "Info" "ISGN_ENTITY_NAME" "1 countPing " "Found entity 1: countPing" {  } { { "countPing.v" "" { Text "/home/nursyeha/Documents/urusan_sekolah/sekolah pasca2/sistem rangkaian elektronika/srf04/countPing.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578112735138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578112735138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prescale.v 1 1 " "Found 1 design units, including 1 entities, in source file prescale.v" { { "Info" "ISGN_ENTITY_NAME" "1 prescale " "Found entity 1: prescale" {  } { { "prescale.v" "" { Text "/home/nursyeha/Documents/urusan_sekolah/sekolah pasca2/sistem rangkaian elektronika/srf04/prescale.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578112735139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578112735139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcdto7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file bcdto7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 bcdto7seg " "Found entity 1: bcdto7seg" {  } { { "bcdto7seg.v" "" { Text "/home/nursyeha/Documents/urusan_sekolah/sekolah pasca2/sistem rangkaian elektronika/srf04/bcdto7seg.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578112735140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578112735140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftadd.v 1 1 " "Found 1 design units, including 1 entities, in source file shiftadd.v" { { "Info" "ISGN_ENTITY_NAME" "1 shiftadd " "Found entity 1: shiftadd" {  } { { "shiftadd.v" "" { Text "/home/nursyeha/Documents/urusan_sekolah/sekolah pasca2/sistem rangkaian elektronika/srf04/shiftadd.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578112735142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578112735142 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "dist echoCount.v(12) " "Verilog HDL Declaration warning at echoCount.v(12): \"dist\" is SystemVerilog-2005 keyword" {  } { { "echoCount.v" "" { Text "/home/nursyeha/Documents/urusan_sekolah/sekolah pasca2/sistem rangkaian elektronika/srf04/echoCount.v" 12 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1578112735143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "echoCount.v 1 1 " "Found 1 design units, including 1 entities, in source file echoCount.v" { { "Info" "ISGN_ENTITY_NAME" "1 echoCount " "Found entity 1: echoCount" {  } { { "echoCount.v" "" { Text "/home/nursyeha/Documents/urusan_sekolah/sekolah pasca2/sistem rangkaian elektronika/srf04/echoCount.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578112735143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578112735143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel.v 1 1 " "Found 1 design units, including 1 entities, in source file toplevel.v" { { "Info" "ISGN_ENTITY_NAME" "1 toplevel " "Found entity 1: toplevel" {  } { { "toplevel.v" "" { Text "/home/nursyeha/Documents/urusan_sekolah/sekolah pasca2/sistem rangkaian elektronika/srf04/toplevel.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578112735144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578112735144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add3.v 1 1 " "Found 1 design units, including 1 entities, in source file add3.v" { { "Info" "ISGN_ENTITY_NAME" "1 add3 " "Found entity 1: add3" {  } { { "add3.v" "" { Text "/home/nursyeha/Documents/urusan_sekolah/sekolah pasca2/sistem rangkaian elektronika/srf04/add3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578112735145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578112735145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prescalerEcho.v 1 1 " "Found 1 design units, including 1 entities, in source file prescalerEcho.v" { { "Info" "ISGN_ENTITY_NAME" "1 prescalerEcho " "Found entity 1: prescalerEcho" {  } { { "prescalerEcho.v" "" { Text "/home/nursyeha/Documents/urusan_sekolah/sekolah pasca2/sistem rangkaian elektronika/srf04/prescalerEcho.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578112735146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578112735146 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "low countPing.v 7 buzzer.v(7) " "Verilog HDL macro warning at buzzer.v(7): overriding existing definition for macro \"low\", which was defined in \"countPing.v\", line 7" {  } { { "buzzer.v" "" { Text "/home/nursyeha/Documents/urusan_sekolah/sekolah pasca2/sistem rangkaian elektronika/srf04/buzzer.v" 7 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1578112735147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buzzer.v 1 1 " "Found 1 design units, including 1 entities, in source file buzzer.v" { { "Info" "ISGN_ENTITY_NAME" "1 buzzer " "Found entity 1: buzzer" {  } { { "buzzer.v" "" { Text "/home/nursyeha/Documents/urusan_sekolah/sekolah pasca2/sistem rangkaian elektronika/srf04/buzzer.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578112735147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578112735147 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "toplevel " "Elaborating entity \"toplevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1578112735214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prescale prescale:myScale " "Elaborating entity \"prescale\" for hierarchy \"prescale:myScale\"" {  } { { "toplevel.v" "myScale" { Text "/home/nursyeha/Documents/urusan_sekolah/sekolah pasca2/sistem rangkaian elektronika/srf04/toplevel.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578112735232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prescalerEcho prescalerEcho:mytickEcho " "Elaborating entity \"prescalerEcho\" for hierarchy \"prescalerEcho:mytickEcho\"" {  } { { "toplevel.v" "mytickEcho" { Text "/home/nursyeha/Documents/urusan_sekolah/sekolah pasca2/sistem rangkaian elektronika/srf04/toplevel.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578112735236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "countPing countPing:mtTrig " "Elaborating entity \"countPing\" for hierarchy \"countPing:mtTrig\"" {  } { { "toplevel.v" "mtTrig" { Text "/home/nursyeha/Documents/urusan_sekolah/sekolah pasca2/sistem rangkaian elektronika/srf04/toplevel.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578112735239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "echoCount echoCount:myEcho " "Elaborating entity \"echoCount\" for hierarchy \"echoCount:myEcho\"" {  } { { "toplevel.v" "myEcho" { Text "/home/nursyeha/Documents/urusan_sekolah/sekolah pasca2/sistem rangkaian elektronika/srf04/toplevel.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578112735243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftadd shiftadd:myshift " "Elaborating entity \"shiftadd\" for hierarchy \"shiftadd:myshift\"" {  } { { "toplevel.v" "myshift" { Text "/home/nursyeha/Documents/urusan_sekolah/sekolah pasca2/sistem rangkaian elektronika/srf04/toplevel.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578112735248 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 shiftadd.v(18) " "Verilog HDL assignment warning at shiftadd.v(18): truncated value with size 5 to match size of target (4)" {  } { { "shiftadd.v" "" { Text "/home/nursyeha/Documents/urusan_sekolah/sekolah pasca2/sistem rangkaian elektronika/srf04/shiftadd.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578112735249 "|toplevel|shiftadd:myshift"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 shiftadd.v(19) " "Verilog HDL assignment warning at shiftadd.v(19): truncated value with size 5 to match size of target (4)" {  } { { "shiftadd.v" "" { Text "/home/nursyeha/Documents/urusan_sekolah/sekolah pasca2/sistem rangkaian elektronika/srf04/shiftadd.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578112735249 "|toplevel|shiftadd:myshift"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 shiftadd.v(20) " "Verilog HDL assignment warning at shiftadd.v(20): truncated value with size 5 to match size of target (4)" {  } { { "shiftadd.v" "" { Text "/home/nursyeha/Documents/urusan_sekolah/sekolah pasca2/sistem rangkaian elektronika/srf04/shiftadd.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578112735249 "|toplevel|shiftadd:myshift"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 shiftadd.v(21) " "Verilog HDL assignment warning at shiftadd.v(21): truncated value with size 5 to match size of target (4)" {  } { { "shiftadd.v" "" { Text "/home/nursyeha/Documents/urusan_sekolah/sekolah pasca2/sistem rangkaian elektronika/srf04/shiftadd.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578112735249 "|toplevel|shiftadd:myshift"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 shiftadd.v(22) " "Verilog HDL assignment warning at shiftadd.v(22): truncated value with size 5 to match size of target (4)" {  } { { "shiftadd.v" "" { Text "/home/nursyeha/Documents/urusan_sekolah/sekolah pasca2/sistem rangkaian elektronika/srf04/shiftadd.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578112735249 "|toplevel|shiftadd:myshift"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 shiftadd.v(23) " "Verilog HDL assignment warning at shiftadd.v(23): truncated value with size 5 to match size of target (4)" {  } { { "shiftadd.v" "" { Text "/home/nursyeha/Documents/urusan_sekolah/sekolah pasca2/sistem rangkaian elektronika/srf04/shiftadd.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578112735249 "|toplevel|shiftadd:myshift"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 shiftadd.v(25) " "Verilog HDL assignment warning at shiftadd.v(25): truncated value with size 5 to match size of target (4)" {  } { { "shiftadd.v" "" { Text "/home/nursyeha/Documents/urusan_sekolah/sekolah pasca2/sistem rangkaian elektronika/srf04/shiftadd.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578112735250 "|toplevel|shiftadd:myshift"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 shiftadd.v(26) " "Verilog HDL assignment warning at shiftadd.v(26): truncated value with size 5 to match size of target (4)" {  } { { "shiftadd.v" "" { Text "/home/nursyeha/Documents/urusan_sekolah/sekolah pasca2/sistem rangkaian elektronika/srf04/shiftadd.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578112735250 "|toplevel|shiftadd:myshift"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 shiftadd.v(27) " "Verilog HDL assignment warning at shiftadd.v(27): truncated value with size 5 to match size of target (4)" {  } { { "shiftadd.v" "" { Text "/home/nursyeha/Documents/urusan_sekolah/sekolah pasca2/sistem rangkaian elektronika/srf04/shiftadd.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578112735250 "|toplevel|shiftadd:myshift"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add3 shiftadd:myshift\|add3:m1 " "Elaborating entity \"add3\" for hierarchy \"shiftadd:myshift\|add3:m1\"" {  } { { "shiftadd.v" "m1" { Text "/home/nursyeha/Documents/urusan_sekolah/sekolah pasca2/sistem rangkaian elektronika/srf04/shiftadd.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578112735255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcdto7seg bcdto7seg:mybcdone " "Elaborating entity \"bcdto7seg\" for hierarchy \"bcdto7seg:mybcdone\"" {  } { { "toplevel.v" "mybcdone" { Text "/home/nursyeha/Documents/urusan_sekolah/sekolah pasca2/sistem rangkaian elektronika/srf04/toplevel.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578112735261 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "bcdto7seg.v(14) " "Verilog HDL Case Statement warning at bcdto7seg.v(14): incomplete case statement has no default case item" {  } { { "bcdto7seg.v" "" { Text "/home/nursyeha/Documents/urusan_sekolah/sekolah pasca2/sistem rangkaian elektronika/srf04/bcdto7seg.v" 14 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1578112735262 "|toplevel|bcdto7seg:mybcdone"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out bcdto7seg.v(14) " "Verilog HDL Always Construct warning at bcdto7seg.v(14): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "bcdto7seg.v" "" { Text "/home/nursyeha/Documents/urusan_sekolah/sekolah pasca2/sistem rangkaian elektronika/srf04/bcdto7seg.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1578112735262 "|toplevel|bcdto7seg:mybcdone"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[0\] bcdto7seg.v(14) " "Inferred latch for \"out\[0\]\" at bcdto7seg.v(14)" {  } { { "bcdto7seg.v" "" { Text "/home/nursyeha/Documents/urusan_sekolah/sekolah pasca2/sistem rangkaian elektronika/srf04/bcdto7seg.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578112735263 "|toplevel|bcdto7seg:mybcdone"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[1\] bcdto7seg.v(14) " "Inferred latch for \"out\[1\]\" at bcdto7seg.v(14)" {  } { { "bcdto7seg.v" "" { Text "/home/nursyeha/Documents/urusan_sekolah/sekolah pasca2/sistem rangkaian elektronika/srf04/bcdto7seg.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578112735263 "|toplevel|bcdto7seg:mybcdone"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[2\] bcdto7seg.v(14) " "Inferred latch for \"out\[2\]\" at bcdto7seg.v(14)" {  } { { "bcdto7seg.v" "" { Text "/home/nursyeha/Documents/urusan_sekolah/sekolah pasca2/sistem rangkaian elektronika/srf04/bcdto7seg.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578112735263 "|toplevel|bcdto7seg:mybcdone"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[3\] bcdto7seg.v(14) " "Inferred latch for \"out\[3\]\" at bcdto7seg.v(14)" {  } { { "bcdto7seg.v" "" { Text "/home/nursyeha/Documents/urusan_sekolah/sekolah pasca2/sistem rangkaian elektronika/srf04/bcdto7seg.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578112735263 "|toplevel|bcdto7seg:mybcdone"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[4\] bcdto7seg.v(14) " "Inferred latch for \"out\[4\]\" at bcdto7seg.v(14)" {  } { { "bcdto7seg.v" "" { Text "/home/nursyeha/Documents/urusan_sekolah/sekolah pasca2/sistem rangkaian elektronika/srf04/bcdto7seg.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578112735263 "|toplevel|bcdto7seg:mybcdone"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[5\] bcdto7seg.v(14) " "Inferred latch for \"out\[5\]\" at bcdto7seg.v(14)" {  } { { "bcdto7seg.v" "" { Text "/home/nursyeha/Documents/urusan_sekolah/sekolah pasca2/sistem rangkaian elektronika/srf04/bcdto7seg.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578112735263 "|toplevel|bcdto7seg:mybcdone"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[6\] bcdto7seg.v(14) " "Inferred latch for \"out\[6\]\" at bcdto7seg.v(14)" {  } { { "bcdto7seg.v" "" { Text "/home/nursyeha/Documents/urusan_sekolah/sekolah pasca2/sistem rangkaian elektronika/srf04/bcdto7seg.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578112735263 "|toplevel|bcdto7seg:mybcdone"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buzzer buzzer:mybuzz " "Elaborating entity \"buzzer\" for hierarchy \"buzzer:mybuzz\"" {  } { { "toplevel.v" "mybuzz" { Text "/home/nursyeha/Documents/urusan_sekolah/sekolah pasca2/sistem rangkaian elektronika/srf04/toplevel.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578112735268 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bcdto7seg:mybcdthausand\|out\[0\] " "LATCH primitive \"bcdto7seg:mybcdthausand\|out\[0\]\" is permanently enabled" {  } { { "bcdto7seg.v" "" { Text "/home/nursyeha/Documents/urusan_sekolah/sekolah pasca2/sistem rangkaian elektronika/srf04/bcdto7seg.v" 14 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1578112735635 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bcdto7seg:mybcdthausand\|out\[3\] " "LATCH primitive \"bcdto7seg:mybcdthausand\|out\[3\]\" is permanently enabled" {  } { { "bcdto7seg.v" "" { Text "/home/nursyeha/Documents/urusan_sekolah/sekolah pasca2/sistem rangkaian elektronika/srf04/bcdto7seg.v" 14 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1578112735635 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bcdto7seg:mybcdthausand\|out\[4\] " "LATCH primitive \"bcdto7seg:mybcdthausand\|out\[4\]\" is permanently enabled" {  } { { "bcdto7seg.v" "" { Text "/home/nursyeha/Documents/urusan_sekolah/sekolah pasca2/sistem rangkaian elektronika/srf04/bcdto7seg.v" 14 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1578112735635 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bcdto7seg:mybcdthausand\|out\[5\] " "LATCH primitive \"bcdto7seg:mybcdthausand\|out\[5\]\" is permanently enabled" {  } { { "bcdto7seg.v" "" { Text "/home/nursyeha/Documents/urusan_sekolah/sekolah pasca2/sistem rangkaian elektronika/srf04/bcdto7seg.v" 14 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1578112735635 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bcdto7seg:mybcdone\|out\[0\] " "Latch bcdto7seg:mybcdone\|out\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA echoCount:myEcho\|latch\[0\] " "Ports D and ENA on the latch are fed by the same signal echoCount:myEcho\|latch\[0\]" {  } { { "echoCount.v" "" { Text "/home/nursyeha/Documents/urusan_sekolah/sekolah pasca2/sistem rangkaian elektronika/srf04/echoCount.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1578112735899 ""}  } { { "bcdto7seg.v" "" { Text "/home/nursyeha/Documents/urusan_sekolah/sekolah pasca2/sistem rangkaian elektronika/srf04/bcdto7seg.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1578112735899 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bcdto7seg:mybcdone\|out\[1\] " "Latch bcdto7seg:mybcdone\|out\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA echoCount:myEcho\|latch\[0\] " "Ports D and ENA on the latch are fed by the same signal echoCount:myEcho\|latch\[0\]" {  } { { "echoCount.v" "" { Text "/home/nursyeha/Documents/urusan_sekolah/sekolah pasca2/sistem rangkaian elektronika/srf04/echoCount.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1578112735900 ""}  } { { "bcdto7seg.v" "" { Text "/home/nursyeha/Documents/urusan_sekolah/sekolah pasca2/sistem rangkaian elektronika/srf04/bcdto7seg.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1578112735900 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bcdto7seg:mybcdone\|out\[2\] " "Latch bcdto7seg:mybcdone\|out\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA echoCount:myEcho\|latch\[0\] " "Ports D and ENA on the latch are fed by the same signal echoCount:myEcho\|latch\[0\]" {  } { { "echoCount.v" "" { Text "/home/nursyeha/Documents/urusan_sekolah/sekolah pasca2/sistem rangkaian elektronika/srf04/echoCount.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1578112735900 ""}  } { { "bcdto7seg.v" "" { Text "/home/nursyeha/Documents/urusan_sekolah/sekolah pasca2/sistem rangkaian elektronika/srf04/bcdto7seg.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1578112735900 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bcdto7seg:mybcdone\|out\[3\] " "Latch bcdto7seg:mybcdone\|out\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA echoCount:myEcho\|latch\[0\] " "Ports D and ENA on the latch are fed by the same signal echoCount:myEcho\|latch\[0\]" {  } { { "echoCount.v" "" { Text "/home/nursyeha/Documents/urusan_sekolah/sekolah pasca2/sistem rangkaian elektronika/srf04/echoCount.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1578112735900 ""}  } { { "bcdto7seg.v" "" { Text "/home/nursyeha/Documents/urusan_sekolah/sekolah pasca2/sistem rangkaian elektronika/srf04/bcdto7seg.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1578112735900 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bcdto7seg:mybcdone\|out\[4\] " "Latch bcdto7seg:mybcdone\|out\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA echoCount:myEcho\|latch\[0\] " "Ports D and ENA on the latch are fed by the same signal echoCount:myEcho\|latch\[0\]" {  } { { "echoCount.v" "" { Text "/home/nursyeha/Documents/urusan_sekolah/sekolah pasca2/sistem rangkaian elektronika/srf04/echoCount.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1578112735900 ""}  } { { "bcdto7seg.v" "" { Text "/home/nursyeha/Documents/urusan_sekolah/sekolah pasca2/sistem rangkaian elektronika/srf04/bcdto7seg.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1578112735900 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bcdto7seg:mybcdone\|out\[5\] " "Latch bcdto7seg:mybcdone\|out\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA echoCount:myEcho\|latch\[0\] " "Ports D and ENA on the latch are fed by the same signal echoCount:myEcho\|latch\[0\]" {  } { { "echoCount.v" "" { Text "/home/nursyeha/Documents/urusan_sekolah/sekolah pasca2/sistem rangkaian elektronika/srf04/echoCount.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1578112735900 ""}  } { { "bcdto7seg.v" "" { Text "/home/nursyeha/Documents/urusan_sekolah/sekolah pasca2/sistem rangkaian elektronika/srf04/bcdto7seg.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1578112735900 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bcdto7seg:mybcdone\|out\[6\] " "Latch bcdto7seg:mybcdone\|out\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA echoCount:myEcho\|latch\[0\] " "Ports D and ENA on the latch are fed by the same signal echoCount:myEcho\|latch\[0\]" {  } { { "echoCount.v" "" { Text "/home/nursyeha/Documents/urusan_sekolah/sekolah pasca2/sistem rangkaian elektronika/srf04/echoCount.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1578112735900 ""}  } { { "bcdto7seg.v" "" { Text "/home/nursyeha/Documents/urusan_sekolah/sekolah pasca2/sistem rangkaian elektronika/srf04/bcdto7seg.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1578112735900 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bcdto7seg:mybcdten\|out\[0\] " "Latch bcdto7seg:mybcdten\|out\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA echoCount:myEcho\|latch\[1\] " "Ports D and ENA on the latch are fed by the same signal echoCount:myEcho\|latch\[1\]" {  } { { "echoCount.v" "" { Text "/home/nursyeha/Documents/urusan_sekolah/sekolah pasca2/sistem rangkaian elektronika/srf04/echoCount.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1578112735900 ""}  } { { "bcdto7seg.v" "" { Text "/home/nursyeha/Documents/urusan_sekolah/sekolah pasca2/sistem rangkaian elektronika/srf04/bcdto7seg.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1578112735900 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bcdto7seg:mybcdten\|out\[1\] " "Latch bcdto7seg:mybcdten\|out\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA echoCount:myEcho\|latch\[1\] " "Ports D and ENA on the latch are fed by the same signal echoCount:myEcho\|latch\[1\]" {  } { { "echoCount.v" "" { Text "/home/nursyeha/Documents/urusan_sekolah/sekolah pasca2/sistem rangkaian elektronika/srf04/echoCount.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1578112735900 ""}  } { { "bcdto7seg.v" "" { Text "/home/nursyeha/Documents/urusan_sekolah/sekolah pasca2/sistem rangkaian elektronika/srf04/bcdto7seg.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1578112735900 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bcdto7seg:mybcdten\|out\[2\] " "Latch bcdto7seg:mybcdten\|out\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA echoCount:myEcho\|latch\[1\] " "Ports D and ENA on the latch are fed by the same signal echoCount:myEcho\|latch\[1\]" {  } { { "echoCount.v" "" { Text "/home/nursyeha/Documents/urusan_sekolah/sekolah pasca2/sistem rangkaian elektronika/srf04/echoCount.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1578112735901 ""}  } { { "bcdto7seg.v" "" { Text "/home/nursyeha/Documents/urusan_sekolah/sekolah pasca2/sistem rangkaian elektronika/srf04/bcdto7seg.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1578112735901 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bcdto7seg:mybcdten\|out\[3\] " "Latch bcdto7seg:mybcdten\|out\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA echoCount:myEcho\|latch\[1\] " "Ports D and ENA on the latch are fed by the same signal echoCount:myEcho\|latch\[1\]" {  } { { "echoCount.v" "" { Text "/home/nursyeha/Documents/urusan_sekolah/sekolah pasca2/sistem rangkaian elektronika/srf04/echoCount.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1578112735901 ""}  } { { "bcdto7seg.v" "" { Text "/home/nursyeha/Documents/urusan_sekolah/sekolah pasca2/sistem rangkaian elektronika/srf04/bcdto7seg.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1578112735901 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bcdto7seg:mybcdten\|out\[4\] " "Latch bcdto7seg:mybcdten\|out\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA echoCount:myEcho\|latch\[1\] " "Ports D and ENA on the latch are fed by the same signal echoCount:myEcho\|latch\[1\]" {  } { { "echoCount.v" "" { Text "/home/nursyeha/Documents/urusan_sekolah/sekolah pasca2/sistem rangkaian elektronika/srf04/echoCount.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1578112735901 ""}  } { { "bcdto7seg.v" "" { Text "/home/nursyeha/Documents/urusan_sekolah/sekolah pasca2/sistem rangkaian elektronika/srf04/bcdto7seg.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1578112735901 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bcdto7seg:mybcdten\|out\[5\] " "Latch bcdto7seg:mybcdten\|out\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA echoCount:myEcho\|latch\[1\] " "Ports D and ENA on the latch are fed by the same signal echoCount:myEcho\|latch\[1\]" {  } { { "echoCount.v" "" { Text "/home/nursyeha/Documents/urusan_sekolah/sekolah pasca2/sistem rangkaian elektronika/srf04/echoCount.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1578112735901 ""}  } { { "bcdto7seg.v" "" { Text "/home/nursyeha/Documents/urusan_sekolah/sekolah pasca2/sistem rangkaian elektronika/srf04/bcdto7seg.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1578112735901 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bcdto7seg:mybcdten\|out\[6\] " "Latch bcdto7seg:mybcdten\|out\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA echoCount:myEcho\|latch\[1\] " "Ports D and ENA on the latch are fed by the same signal echoCount:myEcho\|latch\[1\]" {  } { { "echoCount.v" "" { Text "/home/nursyeha/Documents/urusan_sekolah/sekolah pasca2/sistem rangkaian elektronika/srf04/echoCount.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1578112735901 ""}  } { { "bcdto7seg.v" "" { Text "/home/nursyeha/Documents/urusan_sekolah/sekolah pasca2/sistem rangkaian elektronika/srf04/bcdto7seg.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1578112735901 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bcdto7seg:mybcdhundred\|out\[0\] " "Latch bcdto7seg:mybcdhundred\|out\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA shiftadd:myshift\|add3:m9\|WideOr0 " "Ports D and ENA on the latch are fed by the same signal shiftadd:myshift\|add3:m9\|WideOr0" {  } { { "add3.v" "" { Text "/home/nursyeha/Documents/urusan_sekolah/sekolah pasca2/sistem rangkaian elektronika/srf04/add3.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1578112735901 ""}  } { { "bcdto7seg.v" "" { Text "/home/nursyeha/Documents/urusan_sekolah/sekolah pasca2/sistem rangkaian elektronika/srf04/bcdto7seg.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1578112735901 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bcdto7seg:mybcdhundred\|out\[1\] " "Latch bcdto7seg:mybcdhundred\|out\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA shiftadd:myshift\|add3:m9\|WideOr0 " "Ports D and ENA on the latch are fed by the same signal shiftadd:myshift\|add3:m9\|WideOr0" {  } { { "add3.v" "" { Text "/home/nursyeha/Documents/urusan_sekolah/sekolah pasca2/sistem rangkaian elektronika/srf04/add3.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1578112735901 ""}  } { { "bcdto7seg.v" "" { Text "/home/nursyeha/Documents/urusan_sekolah/sekolah pasca2/sistem rangkaian elektronika/srf04/bcdto7seg.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1578112735901 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bcdto7seg:mybcdhundred\|out\[2\] " "Latch bcdto7seg:mybcdhundred\|out\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA shiftadd:myshift\|add3:m9\|WideOr0 " "Ports D and ENA on the latch are fed by the same signal shiftadd:myshift\|add3:m9\|WideOr0" {  } { { "add3.v" "" { Text "/home/nursyeha/Documents/urusan_sekolah/sekolah pasca2/sistem rangkaian elektronika/srf04/add3.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1578112735901 ""}  } { { "bcdto7seg.v" "" { Text "/home/nursyeha/Documents/urusan_sekolah/sekolah pasca2/sistem rangkaian elektronika/srf04/bcdto7seg.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1578112735901 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bcdto7seg:mybcdhundred\|out\[3\] " "Latch bcdto7seg:mybcdhundred\|out\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA shiftadd:myshift\|add3:m9\|WideOr0 " "Ports D and ENA on the latch are fed by the same signal shiftadd:myshift\|add3:m9\|WideOr0" {  } { { "add3.v" "" { Text "/home/nursyeha/Documents/urusan_sekolah/sekolah pasca2/sistem rangkaian elektronika/srf04/add3.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1578112735902 ""}  } { { "bcdto7seg.v" "" { Text "/home/nursyeha/Documents/urusan_sekolah/sekolah pasca2/sistem rangkaian elektronika/srf04/bcdto7seg.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1578112735902 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bcdto7seg:mybcdhundred\|out\[4\] " "Latch bcdto7seg:mybcdhundred\|out\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA shiftadd:myshift\|add3:m9\|WideOr0 " "Ports D and ENA on the latch are fed by the same signal shiftadd:myshift\|add3:m9\|WideOr0" {  } { { "add3.v" "" { Text "/home/nursyeha/Documents/urusan_sekolah/sekolah pasca2/sistem rangkaian elektronika/srf04/add3.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1578112735902 ""}  } { { "bcdto7seg.v" "" { Text "/home/nursyeha/Documents/urusan_sekolah/sekolah pasca2/sistem rangkaian elektronika/srf04/bcdto7seg.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1578112735902 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bcdto7seg:mybcdhundred\|out\[5\] " "Latch bcdto7seg:mybcdhundred\|out\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA shiftadd:myshift\|add3:m9\|WideOr0 " "Ports D and ENA on the latch are fed by the same signal shiftadd:myshift\|add3:m9\|WideOr0" {  } { { "add3.v" "" { Text "/home/nursyeha/Documents/urusan_sekolah/sekolah pasca2/sistem rangkaian elektronika/srf04/add3.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1578112735902 ""}  } { { "bcdto7seg.v" "" { Text "/home/nursyeha/Documents/urusan_sekolah/sekolah pasca2/sistem rangkaian elektronika/srf04/bcdto7seg.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1578112735902 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bcdto7seg:mybcdhundred\|out\[6\] " "Latch bcdto7seg:mybcdhundred\|out\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA shiftadd:myshift\|add3:m9\|WideOr0 " "Ports D and ENA on the latch are fed by the same signal shiftadd:myshift\|add3:m9\|WideOr0" {  } { { "add3.v" "" { Text "/home/nursyeha/Documents/urusan_sekolah/sekolah pasca2/sistem rangkaian elektronika/srf04/add3.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1578112735902 ""}  } { { "bcdto7seg.v" "" { Text "/home/nursyeha/Documents/urusan_sekolah/sekolah pasca2/sistem rangkaian elektronika/srf04/bcdto7seg.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1578112735902 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bcdto7seg:mybcdhundred\|out\[0\] " "LATCH primitive \"bcdto7seg:mybcdhundred\|out\[0\]\" is permanently enabled" {  } { { "bcdto7seg.v" "" { Text "/home/nursyeha/Documents/urusan_sekolah/sekolah pasca2/sistem rangkaian elektronika/srf04/bcdto7seg.v" 14 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1578112735946 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bcdto7seg:mybcdhundred\|out\[1\] " "LATCH primitive \"bcdto7seg:mybcdhundred\|out\[1\]\" is permanently enabled" {  } { { "bcdto7seg.v" "" { Text "/home/nursyeha/Documents/urusan_sekolah/sekolah pasca2/sistem rangkaian elektronika/srf04/bcdto7seg.v" 14 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1578112735946 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bcdto7seg:mybcdhundred\|out\[2\] " "LATCH primitive \"bcdto7seg:mybcdhundred\|out\[2\]\" is permanently enabled" {  } { { "bcdto7seg.v" "" { Text "/home/nursyeha/Documents/urusan_sekolah/sekolah pasca2/sistem rangkaian elektronika/srf04/bcdto7seg.v" 14 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1578112735946 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bcdto7seg:mybcdhundred\|out\[3\] " "LATCH primitive \"bcdto7seg:mybcdhundred\|out\[3\]\" is permanently enabled" {  } { { "bcdto7seg.v" "" { Text "/home/nursyeha/Documents/urusan_sekolah/sekolah pasca2/sistem rangkaian elektronika/srf04/bcdto7seg.v" 14 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1578112735946 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bcdto7seg:mybcdhundred\|out\[4\] " "LATCH primitive \"bcdto7seg:mybcdhundred\|out\[4\]\" is permanently enabled" {  } { { "bcdto7seg.v" "" { Text "/home/nursyeha/Documents/urusan_sekolah/sekolah pasca2/sistem rangkaian elektronika/srf04/bcdto7seg.v" 14 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1578112735946 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bcdto7seg:mybcdhundred\|out\[5\] " "LATCH primitive \"bcdto7seg:mybcdhundred\|out\[5\]\" is permanently enabled" {  } { { "bcdto7seg.v" "" { Text "/home/nursyeha/Documents/urusan_sekolah/sekolah pasca2/sistem rangkaian elektronika/srf04/bcdto7seg.v" 14 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1578112735946 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bcdto7seg:mybcdhundred\|out\[6\] " "LATCH primitive \"bcdto7seg:mybcdhundred\|out\[6\]\" is permanently enabled" {  } { { "bcdto7seg.v" "" { Text "/home/nursyeha/Documents/urusan_sekolah/sekolah pasca2/sistem rangkaian elektronika/srf04/bcdto7seg.v" 14 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1578112735946 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "thausands\[1\] GND " "Pin \"thausands\[1\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "/home/nursyeha/Documents/urusan_sekolah/sekolah pasca2/sistem rangkaian elektronika/srf04/toplevel.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578112735991 "|toplevel|thausands[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "thausands\[2\] GND " "Pin \"thausands\[2\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "/home/nursyeha/Documents/urusan_sekolah/sekolah pasca2/sistem rangkaian elektronika/srf04/toplevel.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578112735991 "|toplevel|thausands[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "thausands\[6\] VCC " "Pin \"thausands\[6\]\" is stuck at VCC" {  } { { "toplevel.v" "" { Text "/home/nursyeha/Documents/urusan_sekolah/sekolah pasca2/sistem rangkaian elektronika/srf04/toplevel.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578112735991 "|toplevel|thausands[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1578112735991 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1578112736103 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1578112736566 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578112736566 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "190 " "Implemented 190 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1578112736695 ""} { "Info" "ICUT_CUT_TM_OPINS" "30 " "Implemented 30 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1578112736695 ""} { "Info" "ICUT_CUT_TM_LCELLS" "157 " "Implemented 157 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1578112736695 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1578112736695 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 71 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 71 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1001 " "Peak virtual memory: 1001 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1578112736711 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan  4 11:38:56 2020 " "Processing ended: Sat Jan  4 11:38:56 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1578112736711 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1578112736711 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1578112736711 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1578112736711 ""}
