// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
/*
 * Device Tree Include file for Freescale S32Gen1 family SoC.
 *
 * Copyright 2019-2020 NXP
 */

/ {
	compatible = "fsl,s32gen1", "arm,vexpress";
	interrupt-parent = <&gic>;
	#address-cells = <2>;
	#size-cells = <2>;

	uart0:serial@401C8000 {
		device_type = "serial";
		compatible = "fsl,s32-linflexuart";
		reg = <0x0 0x401C8000 0x0 0x3000>;
		interrupts = <0 82 1>;
		clock-frequency = <0>;	/* updated dynamically if 0 */
	};

	uart1:serial@401CC000 {
		device_type = "serial";
		compatible = "fsl,s32-linflexuart";
		reg = <0x0 0x401CC000 0x0 0x3000>;
		interrupts = <0 83 1>;
		clock-frequency = <0>;	/* updated dynamically if 0 */
	};

	uart2:serial@402BC000 {
		device_type = "serial";
		compatible = "fsl,s32-linflexuart";
		reg = <0x0 0x402BC000 0x0 0x3000>;
		interrupts = <0 84 1>;
		clock-frequency = <0>;	/* updated dynamically if 0 */
	};

	usdhc0: usdhc@402F0000{
		compatible = "fsl,s32gen1-usdhc";
		reg = <0x0 0x402F0000 0x0 0x1000>;
		interrupts = <0 36 4>;
		clock-frequency = <0>;	/* updated dynamically if 0 */
		bus-width = <8>;
		status = "disabled";
	};

	gic: interrupt-controller@50800000 {
		compatible = "arm,gic-v3";
		#interrupt-cells = <3>;
		#address-cells = <2>;
		#size-cells = <2>;
		interrupt-controller;
		reg = <0 0x50800000 0 0x10000>, /* GIC Dist */
		      <0 0x50880000 0 0x200000>, /* GICR (RD_base + SGI_base) */
		      <0 0x50400000 0 0x2000>, /* GICC */
		      <0 0x50410000 0 0x2000>, /* GICH */
		      <0 0x50420000 0 0x2000>; /* GICV */
		interrupts = <1 9 0xf04>;
	};

	pcie0: pcie@40400000 {
		compatible = "fsl,s32gen1-pcie";
		reg = <0x00 0x40400000 0x0 0x80000   /* dbi registers */
		       0x00 0x40480000 0x0 0x04000   /* ctrl registers */
		       0x58 0x00000000 0x0 0x20000>; /* configuration space */
		reg-names = "dbi", "ctrl", "config";
		#address-cells = <3>;
		#size-cells = <2>;
		device_type = "pci";
		device_id = <0>;
		num-lanes = <1>; /* supports max 2 lanes, use 1 for now */
		bus-range = <0x0 0xff>;
		ranges =
			/* downstream I/O */
			<0x81000000 0x0 0x00000000 0x58 0x00003000 0x0 0x00010000
			/* non-prefetchable memory */
			 0x82000000 0x0 0x00013000 0x58 0x00013000 0x0 0x40000000>;
		status = "disabled";
	};

	pcie1: pcie@44100000 {
		compatible = "fsl,s32gen1-pcie", "snps,dw-pcie";
		reg = <0x00 0x44100000 0x0 0x80000   /* dbi registers */
		       0x00 0x44180000 0x0 0x04000   /* ctrl registers */
		       0x48 0x00000000 0x0 0x20000>; /* configuration space */
		reg-names = "dbi", "ctrl", "config";
		#address-cells = <3>;
		#size-cells = <2>;
		device_type = "pci";
		device_id = <1>;
		num-lanes = <1>;
		bus-range = <0x0 0x4>;
		ranges =
			/* downstream I/O */
			<0x81000000 0x0 0x00000000 0x48 0x00020000 0x0 0x00010000
			/* non-prefetchable memory */
			0x82000000 0x0 0x40000000 0x48 0x40000000 0x0 0x40000000>;
		status = "disabled";
	};

};
