// Seed: 1159994691
module module_0 (
    input id_0,
    output id_1,
    input logic id_2,
    input id_3
);
  logic id_4;
  assign id_4 = id_3;
  logic id_5;
  type_11(
      id_4
  );
  logic id_6, id_7;
  always id_4 = 1;
endmodule
