$date
	Mon Nov 03 00:41:53 2025
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module cpu_neuron_integration_tb $end
$var wire 1 ! nb_read_enable $end
$var wire 32 " nb_write_data [31:0] $end
$var wire 1 # nb_write_enable $end
$var wire 1 $ nb_ready $end
$var wire 32 % nb_read_data [31:0] $end
$var wire 8 & nb_address [7:0] $end
$var wire 32 ' PC [31:0] $end
$var wire 1 ( INSTR_MEM_BUSYWAIT $end
$var wire 32 ) INSTRUCTION [31:0] $end
$var wire 32 * DATA_MEM_WRITE_DATA [31:0] $end
$var wire 1 + DATA_MEM_WRITE $end
$var wire 32 , DATA_MEM_READ_DATA [31:0] $end
$var wire 1 - DATA_MEM_READ $end
$var wire 1 . DATA_MEM_BUSYWAIT $end
$var wire 32 / DATA_MEM_ADDR [31:0] $end
$var reg 1 0 CLK $end
$var reg 1 1 RESET $end
$scope module cpu_inst $end
$var wire 1 0 CLK $end
$var wire 32 2 DATA_MEM_ADDR [31:0] $end
$var wire 1 . DATA_MEM_BUSYWAIT $end
$var wire 4 3 DATA_MEM_READ [3:0] $end
$var wire 32 4 DATA_MEM_READ_DATA [31:0] $end
$var wire 3 5 DATA_MEM_WRITE [2:0] $end
$var wire 1 6 MEM_WRITE_DATA_SEL $end
$var wire 1 1 RESET $end
$var wire 32 7 WB_WRITEBACK_VALUE [31:0] $end
$var wire 2 8 WB_WB_VALUE_SELECT [1:0] $end
$var wire 1 9 WB_REG_WRITE_EN $end
$var wire 5 : WB_REG_WRITE_ADDR [4:0] $end
$var wire 32 ; WB_PC [31:0] $end
$var wire 1 < WB_FREG_WRITE_EN $end
$var wire 32 = WB_FPU_OUT [31:0] $end
$var wire 32 > WB_DATA_MEM_READ_DATA [31:0] $end
$var wire 1 ? WB_DATA_MEM_READ $end
$var wire 32 @ WB_ALU_OUT [31:0] $end
$var wire 32 A PC_SELECT_OUT [31:0] $end
$var wire 32 B PC_PLUS_4 [31:0] $end
$var wire 32 C PC_NEXT [31:0] $end
$var wire 1 D MEM_WRITE_DATA_FWD_SEL $end
$var wire 32 E MEM_WRITE_DATA [31:0] $end
$var wire 2 F MEM_WB_VALUE_SELECT [1:0] $end
$var wire 1 G MEM_REG_WRITE_EN $end
$var wire 5 H MEM_REG_WRITE_ADDR [4:0] $end
$var wire 2 I MEM_REG_TYPE [1:0] $end
$var wire 5 J MEM_REG_READ_ADDR2 [4:0] $end
$var wire 32 K MEM_REG_DATA2 [31:0] $end
$var wire 32 L MEM_PC_PLUS_4 [31:0] $end
$var wire 32 M MEM_PC [31:0] $end
$var wire 1 N MEM_FREG_WRITE_EN $end
$var wire 32 O MEM_FREG_DATA2 [31:0] $end
$var wire 32 P MEM_FPU_OUT [31:0] $end
$var wire 1 Q MEM_DATA_MEM_WRITE_DATA_SELECT $end
$var wire 3 R MEM_DATA_MEM_WRITE [2:0] $end
$var wire 4 S MEM_DATA_MEM_READ [3:0] $end
$var wire 32 T MEM_ALU_OUT [31:0] $end
$var wire 1 ( INSTR_MEM_BUSYWAIT $end
$var wire 32 U INSTRUCTION [31:0] $end
$var wire 2 V ID_WB_VALUE_SELECT [1:0] $end
$var wire 1 W ID_REG_WRITE_EN $end
$var wire 2 X ID_REG_TYPE [1:0] $end
$var wire 32 Y ID_REG_DATA2 [31:0] $end
$var wire 32 Z ID_REG_DATA1 [31:0] $end
$var wire 1 [ ID_PR_IF_ID_RESET $end
$var wire 1 \ ID_PR_IF_ID_HOLD $end
$var wire 1 ] ID_PR_ID_EX_RESET $end
$var wire 32 ^ ID_PC [31:0] $end
$var wire 1 _ ID_OPERAND2_SELECT $end
$var wire 1 ` ID_OPERAND1_SELECT $end
$var wire 1 a ID_LU_HAZ_SIG $end
$var wire 32 b ID_INSTRUCTION [31:0] $end
$var wire 3 c ID_IMMEDIATE_SELECT [2:0] $end
$var wire 32 d ID_IMMEDIATE [31:0] $end
$var wire 1 e ID_FREG_WRITE_EN $end
$var wire 32 f ID_FREG_DATA3 [31:0] $end
$var wire 32 g ID_FREG_DATA2 [31:0] $end
$var wire 32 h ID_FREG_DATA1 [31:0] $end
$var wire 5 i ID_FPU_SELECT [4:0] $end
$var wire 1 j ID_DATA_MEM_WRITE_DATA_SELECT $end
$var wire 3 k ID_DATA_MEM_WRITE [2:0] $end
$var wire 4 l ID_DATA_MEM_READ [3:0] $end
$var wire 4 m ID_BRANCH_CTRL [3:0] $end
$var wire 6 n ID_ALU_SELECT [5:0] $end
$var wire 2 o EX_WB_VALUE_SELECT [1:0] $end
$var wire 1 p EX_REG_WRITE_EN $end
$var wire 5 q EX_REG_WRITE_ADDR [4:0] $end
$var wire 2 r EX_REG_TYPE [1:0] $end
$var wire 5 s EX_REG_READ_ADDR3 [4:0] $end
$var wire 5 t EX_REG_READ_ADDR2 [4:0] $end
$var wire 5 u EX_REG_READ_ADDR1 [4:0] $end
$var wire 32 v EX_REG_DATA2 [31:0] $end
$var wire 32 w EX_REG_DATA1 [31:0] $end
$var wire 32 x EX_PC [31:0] $end
$var wire 1 y EX_OPERAND2_SELECT $end
$var wire 1 z EX_OPERAND1_SELECT $end
$var wire 2 { EX_OP3_FWD_SEL [1:0] $end
$var wire 2 | EX_OP2_FWD_SEL [1:0] $end
$var wire 32 } EX_OP2_FWD_MUX_OUT [31:0] $end
$var wire 2 ~ EX_OP1_FWD_SEL [1:0] $end
$var wire 32 !" EX_OP1_FWD_MUX_OUT [31:0] $end
$var wire 32 "" EX_IMMEDIATE [31:0] $end
$var wire 1 #" EX_FREG_WRITE_EN $end
$var wire 32 $" EX_FREG_DATA3 [31:0] $end
$var wire 32 %" EX_FREG_DATA2 [31:0] $end
$var wire 32 &" EX_FREG_DATA1 [31:0] $end
$var wire 5 '" EX_FPU_SELECT [4:0] $end
$var wire 1 (" EX_FPU_OUT $end
$var wire 1 )" EX_FPU_DATA3 $end
$var wire 1 *" EX_FPU_DATA2 $end
$var wire 1 +" EX_FPU_DATA1 $end
$var wire 1 ," EX_DATA_MEM_WRITE_DATA_SELECT $end
$var wire 3 -" EX_DATA_MEM_WRITE [2:0] $end
$var wire 4 ." EX_DATA_MEM_READ [3:0] $end
$var wire 4 /" EX_BRANCH_CTRL [3:0] $end
$var wire 1 0" EX_BJ_SIG $end
$var wire 6 1" EX_ALU_SELECT [5:0] $end
$var wire 32 2" EX_ALU_OUT [31:0] $end
$var wire 32 3" EX_ALU_DATA2 [31:0] $end
$var wire 32 4" EX_ALU_DATA1 [31:0] $end
$var wire 32 5" DATA_MEM_WRITE_DATA [31:0] $end
$var reg 32 6" PC [31:0] $end
$scope module BRANCH_SELECT_MUX $end
$var wire 1 0" SELECT $end
$var wire 32 7" INPUT2 [31:0] $end
$var wire 32 8" INPUT1 [31:0] $end
$var reg 32 9" RESULT [31:0] $end
$upscope $end
$scope module EX_ALU $end
$var wire 32 :" INTER_AND [31:0] $end
$var wire 32 ;" INTER_FWD [31:0] $end
$var wire 32 <" INTER_OR [31:0] $end
$var wire 32 =" INTER_XOR [31:0] $end
$var wire 6 >" SELECT [5:0] $end
$var wire 32 ?" INTER_SUB [31:0] $end
$var wire 32 @" INTER_SRL [31:0] $end
$var wire 32 A" INTER_SRA [31:0] $end
$var wire 32 B" INTER_SLTU [31:0] $end
$var wire 32 C" INTER_SLT [31:0] $end
$var wire 32 D" INTER_SLL [31:0] $end
$var wire 32 E" INTER_REMU [31:0] $end
$var wire 32 F" INTER_REM [31:0] $end
$var wire 64 G" INTER_MULHU64 [63:0] $end
$var wire 32 H" INTER_MULHU [31:0] $end
$var wire 32 I" INTER_MULHSU [31:0] $end
$var wire 64 J" INTER_MULH64 [63:0] $end
$var wire 32 K" INTER_MULH [31:0] $end
$var wire 32 L" INTER_MUL [31:0] $end
$var wire 32 M" INTER_DIVU [31:0] $end
$var wire 32 N" INTER_DIV [31:0] $end
$var wire 32 O" INTER_ADD [31:0] $end
$var wire 32 P" DATA2 [31:0] $end
$var wire 32 Q" DATA1 [31:0] $end
$var reg 64 R" INTER_MULHSU64 [63:0] $end
$var reg 32 S" RESULT [31:0] $end
$upscope $end
$scope module EX_BRANCH_CTRL_UNIT $end
$var wire 4 T" SELECT [3:0] $end
$var wire 32 U" DATA2 [31:0] $end
$var wire 32 V" DATA1 [31:0] $end
$var wire 1 W" BNE $end
$var wire 1 X" BLTU $end
$var wire 1 Y" BLT $end
$var wire 1 Z" BGEU $end
$var wire 1 [" BGE $end
$var wire 1 \" BEQ $end
$var reg 1 0" BJ_SIG $end
$upscope $end
$scope module EX_FOP1_FWD_MUX $end
$var wire 32 ]" INPUT4 [31:0] $end
$var wire 2 ^" SELECT [1:0] $end
$var wire 32 _" INPUT3 [31:0] $end
$var wire 32 `" INPUT2 [31:0] $end
$var wire 32 a" INPUT1 [31:0] $end
$var reg 32 b" RESULT [31:0] $end
$upscope $end
$scope module EX_FOP2_FWD_MUX $end
$var wire 32 c" INPUT4 [31:0] $end
$var wire 2 d" SELECT [1:0] $end
$var wire 32 e" INPUT3 [31:0] $end
$var wire 32 f" INPUT2 [31:0] $end
$var wire 32 g" INPUT1 [31:0] $end
$var reg 32 h" RESULT [31:0] $end
$upscope $end
$scope module EX_FOP3_FWD_MUX $end
$var wire 32 i" INPUT4 [31:0] $end
$var wire 2 j" SELECT [1:0] $end
$var wire 32 k" INPUT3 [31:0] $end
$var wire 32 l" INPUT2 [31:0] $end
$var wire 32 m" INPUT1 [31:0] $end
$var reg 32 n" RESULT [31:0] $end
$upscope $end
$scope module EX_FPU $end
$var wire 1 o" AddBar_Sub $end
$var wire 1 p" AddSubOp2Select $end
$var wire 32 q" DATA1 [31:0] $end
$var wire 32 r" DATA2 [31:0] $end
$var wire 32 s" DATA3 [31:0] $end
$var wire 32 t" INTER_FCLASS [31:0] $end
$var wire 32 u" INTER_FCVTWUS [31:0] $end
$var wire 32 v" INTER_FFWD [31:0] $end
$var wire 32 w" INTER_FLE [31:0] $end
$var wire 32 x" INTER_FSQRT [31:0] $end
$var wire 5 y" SELECT [4:0] $end
$var wire 1 z" Mul_Underflow $end
$var wire 1 {" Mul_Overflow $end
$var wire 1 |" Mul_Exception $end
$var wire 32 }" INTER_FSGNJX [31:0] $end
$var wire 32 ~" INTER_FSGNJN [31:0] $end
$var wire 32 !# INTER_FSGNJ [31:0] $end
$var wire 32 "# INTER_FMUL [31:0] $end
$var wire 32 ## INTER_FMIN [31:0] $end
$var wire 32 $# INTER_FMAX [31:0] $end
$var wire 32 %# INTER_FLT [31:0] $end
$var wire 32 &# INTER_FEQ [31:0] $end
$var wire 32 '# INTER_FDIV [31:0] $end
$var wire 32 (# INTER_FCVTWS [31:0] $end
$var wire 32 )# INTER_FADDSUB [31:0] $end
$var wire 1 *# Div_Exception $end
$var wire 2 +# COMPARE_RESULT [1:0] $end
$var wire 1 ,# Add_Sub_Exception $end
$var wire 32 -# AddSubOp2 [31:0] $end
$var wire 2 .# AddSubOp1Select [1:0] $end
$var wire 32 /# AddSubOp1 [31:0] $end
$var reg 32 0# RESULT [31:0] $end
$scope module AddSubOp1_Mux $end
$var wire 32 1# INPUT1 [31:0] $end
$var wire 32 2# INPUT2 [31:0] $end
$var wire 32 3# INPUT4 [31:0] $end
$var wire 2 4# SELECT [1:0] $end
$var wire 32 5# INPUT3 [31:0] $end
$var reg 32 6# RESULT [31:0] $end
$upscope $end
$scope module AddSubOp2_Mux $end
$var wire 32 7# INPUT1 [31:0] $end
$var wire 32 8# INPUT2 [31:0] $end
$var wire 1 p" SELECT $end
$var reg 32 9# RESULT [31:0] $end
$upscope $end
$scope module AuI $end
$var wire 1 o" AddBar_Sub $end
$var wire 1 ,# Exception $end
$var wire 32 :# a_operand [31:0] $end
$var wire 32 ;# b_operand [31:0] $end
$var wire 25 <# subtraction_diff [24:0] $end
$var wire 31 =# sub_diff [30:0] $end
$var wire 24 ># significand_sub_complement [23:0] $end
$var wire 25 ?# significand_sub [24:0] $end
$var wire 24 @# significand_b_add_sub [23:0] $end
$var wire 24 A# significand_b [23:0] $end
$var wire 25 B# significand_add [24:0] $end
$var wire 24 C# significand_a [23:0] $end
$var wire 32 D# result [31:0] $end
$var wire 1 E# perform $end
$var wire 1 F# output_sign $end
$var wire 1 G# operation_sub_addBar $end
$var wire 32 H# operand_b [31:0] $end
$var wire 32 I# operand_a [31:0] $end
$var wire 8 J# exponent_sub [7:0] $end
$var wire 8 K# exponent_diff [7:0] $end
$var wire 8 L# exponent_b_add_sub [7:0] $end
$var wire 1 M# exp_b $end
$var wire 1 N# exp_a $end
$var wire 31 O# add_sum [30:0] $end
$var wire 1 P# Comp_enable $end
$scope module pe $end
$var wire 8 Q# Exponent_a [7:0] $end
$var wire 25 R# significand [24:0] $end
$var wire 8 S# Exponent_sub [7:0] $end
$var reg 25 T# Significand [24:0] $end
$var reg 5 U# shift [4:0] $end
$upscope $end
$upscope $end
$scope module CuI $end
$var wire 32 V# a_operand [31:0] $end
$var wire 32 W# b_operand [31:0] $end
$var reg 2 X# result [1:0] $end
$upscope $end
$scope module DuI $end
$var wire 1 *# Exception $end
$var wire 32 Y# a_operand [31:0] $end
$var wire 32 Z# b_operand [31:0] $end
$var wire 32 [# denominator [31:0] $end
$var wire 32 \# operand_a_change [31:0] $end
$var wire 1 ]# sign $end
$var wire 32 ^# solution [31:0] $end
$var wire 8 _# shift [7:0] $end
$var wire 32 `# result [31:0] $end
$var wire 32 a# operand_a [31:0] $end
$var wire 8 b# exponent_a [7:0] $end
$var wire 32 c# divisor [31:0] $end
$var wire 32 d# Iteration_X3 [31:0] $end
$var wire 32 e# Iteration_X2 [31:0] $end
$var wire 32 f# Iteration_X1 [31:0] $end
$var wire 32 g# Iteration_X0 [31:0] $end
$var wire 32 h# Intermediate_X0 [31:0] $end
$scope module END $end
$var wire 1 i# Exception $end
$var wire 1 j# Overflow $end
$var wire 32 k# b_operand [31:0] $end
$var wire 1 l# sign $end
$var wire 1 m# zero $end
$var wire 9 n# sum_exponent [8:0] $end
$var wire 32 o# result [31:0] $end
$var wire 1 p# product_round $end
$var wire 48 q# product_normalised [47:0] $end
$var wire 23 r# product_mantissa [22:0] $end
$var wire 48 s# product [47:0] $end
$var wire 24 t# operand_b [23:0] $end
$var wire 24 u# operand_a [23:0] $end
$var wire 1 v# normalised $end
$var wire 9 w# exponent [8:0] $end
$var wire 32 x# a_operand [31:0] $end
$var wire 1 y# Underflow $end
$upscope $end
$scope module X0 $end
$var wire 1 z# AddBar_Sub $end
$var wire 1 {# Exception $end
$var wire 32 |# b_operand [31:0] $end
$var wire 1 }# operation_sub_addBar $end
$var wire 1 ~# output_sign $end
$var wire 25 !$ subtraction_diff [24:0] $end
$var wire 31 "$ sub_diff [30:0] $end
$var wire 24 #$ significand_sub_complement [23:0] $end
$var wire 25 $$ significand_sub [24:0] $end
$var wire 24 %$ significand_b_add_sub [23:0] $end
$var wire 24 &$ significand_b [23:0] $end
$var wire 25 '$ significand_add [24:0] $end
$var wire 24 ($ significand_a [23:0] $end
$var wire 32 )$ result [31:0] $end
$var wire 1 *$ perform $end
$var wire 32 +$ operand_b [31:0] $end
$var wire 32 ,$ operand_a [31:0] $end
$var wire 8 -$ exponent_sub [7:0] $end
$var wire 8 .$ exponent_diff [7:0] $end
$var wire 8 /$ exponent_b_add_sub [7:0] $end
$var wire 1 0$ exp_b $end
$var wire 1 1$ exp_a $end
$var wire 31 2$ add_sum [30:0] $end
$var wire 32 3$ a_operand [31:0] $end
$var wire 1 4$ Comp_enable $end
$scope module pe $end
$var wire 8 5$ Exponent_a [7:0] $end
$var wire 25 6$ significand [24:0] $end
$var wire 8 7$ Exponent_sub [7:0] $end
$var reg 25 8$ Significand [24:0] $end
$var reg 5 9$ shift [4:0] $end
$upscope $end
$upscope $end
$scope module X1 $end
$var wire 32 :$ operand_1 [31:0] $end
$var wire 32 ;$ operand_2 [31:0] $end
$var wire 32 <$ solution [31:0] $end
$var wire 32 =$ Intermediate_Value2 [31:0] $end
$var wire 32 >$ Intermediate_Value1 [31:0] $end
$scope module A1 $end
$var wire 1 ?$ AddBar_Sub $end
$var wire 1 @$ Exception $end
$var wire 32 A$ a_operand [31:0] $end
$var wire 32 B$ b_operand [31:0] $end
$var wire 1 C$ operation_sub_addBar $end
$var wire 1 D$ output_sign $end
$var wire 25 E$ subtraction_diff [24:0] $end
$var wire 31 F$ sub_diff [30:0] $end
$var wire 24 G$ significand_sub_complement [23:0] $end
$var wire 25 H$ significand_sub [24:0] $end
$var wire 24 I$ significand_b_add_sub [23:0] $end
$var wire 24 J$ significand_b [23:0] $end
$var wire 25 K$ significand_add [24:0] $end
$var wire 24 L$ significand_a [23:0] $end
$var wire 32 M$ result [31:0] $end
$var wire 1 N$ perform $end
$var wire 32 O$ operand_b [31:0] $end
$var wire 32 P$ operand_a [31:0] $end
$var wire 8 Q$ exponent_sub [7:0] $end
$var wire 8 R$ exponent_diff [7:0] $end
$var wire 8 S$ exponent_b_add_sub [7:0] $end
$var wire 1 T$ exp_b $end
$var wire 1 U$ exp_a $end
$var wire 31 V$ add_sum [30:0] $end
$var wire 1 W$ Comp_enable $end
$scope module pe $end
$var wire 8 X$ Exponent_a [7:0] $end
$var wire 25 Y$ significand [24:0] $end
$var wire 8 Z$ Exponent_sub [7:0] $end
$var reg 25 [$ Significand [24:0] $end
$var reg 5 \$ shift [4:0] $end
$upscope $end
$upscope $end
$scope module M1 $end
$var wire 1 ]$ Exception $end
$var wire 1 ^$ Overflow $end
$var wire 32 _$ a_operand [31:0] $end
$var wire 32 `$ b_operand [31:0] $end
$var wire 1 a$ sign $end
$var wire 1 b$ zero $end
$var wire 9 c$ sum_exponent [8:0] $end
$var wire 32 d$ result [31:0] $end
$var wire 1 e$ product_round $end
$var wire 48 f$ product_normalised [47:0] $end
$var wire 23 g$ product_mantissa [22:0] $end
$var wire 48 h$ product [47:0] $end
$var wire 24 i$ operand_b [23:0] $end
$var wire 24 j$ operand_a [23:0] $end
$var wire 1 k$ normalised $end
$var wire 9 l$ exponent [8:0] $end
$var wire 1 m$ Underflow $end
$upscope $end
$scope module M2 $end
$var wire 1 n$ Exception $end
$var wire 1 o$ Overflow $end
$var wire 32 p$ a_operand [31:0] $end
$var wire 32 q$ b_operand [31:0] $end
$var wire 1 r$ sign $end
$var wire 1 s$ zero $end
$var wire 9 t$ sum_exponent [8:0] $end
$var wire 32 u$ result [31:0] $end
$var wire 1 v$ product_round $end
$var wire 48 w$ product_normalised [47:0] $end
$var wire 23 x$ product_mantissa [22:0] $end
$var wire 48 y$ product [47:0] $end
$var wire 24 z$ operand_b [23:0] $end
$var wire 24 {$ operand_a [23:0] $end
$var wire 1 |$ normalised $end
$var wire 9 }$ exponent [8:0] $end
$var wire 1 ~$ Underflow $end
$upscope $end
$upscope $end
$scope module X2 $end
$var wire 32 !% operand_1 [31:0] $end
$var wire 32 "% operand_2 [31:0] $end
$var wire 32 #% solution [31:0] $end
$var wire 32 $% Intermediate_Value2 [31:0] $end
$var wire 32 %% Intermediate_Value1 [31:0] $end
$scope module A1 $end
$var wire 1 &% AddBar_Sub $end
$var wire 1 '% Exception $end
$var wire 32 (% a_operand [31:0] $end
$var wire 32 )% b_operand [31:0] $end
$var wire 1 *% operation_sub_addBar $end
$var wire 1 +% output_sign $end
$var wire 25 ,% subtraction_diff [24:0] $end
$var wire 31 -% sub_diff [30:0] $end
$var wire 24 .% significand_sub_complement [23:0] $end
$var wire 25 /% significand_sub [24:0] $end
$var wire 24 0% significand_b_add_sub [23:0] $end
$var wire 24 1% significand_b [23:0] $end
$var wire 25 2% significand_add [24:0] $end
$var wire 24 3% significand_a [23:0] $end
$var wire 32 4% result [31:0] $end
$var wire 1 5% perform $end
$var wire 32 6% operand_b [31:0] $end
$var wire 32 7% operand_a [31:0] $end
$var wire 8 8% exponent_sub [7:0] $end
$var wire 8 9% exponent_diff [7:0] $end
$var wire 8 :% exponent_b_add_sub [7:0] $end
$var wire 1 ;% exp_b $end
$var wire 1 <% exp_a $end
$var wire 31 =% add_sum [30:0] $end
$var wire 1 >% Comp_enable $end
$scope module pe $end
$var wire 8 ?% Exponent_a [7:0] $end
$var wire 25 @% significand [24:0] $end
$var wire 8 A% Exponent_sub [7:0] $end
$var reg 25 B% Significand [24:0] $end
$var reg 5 C% shift [4:0] $end
$upscope $end
$upscope $end
$scope module M1 $end
$var wire 1 D% Exception $end
$var wire 1 E% Overflow $end
$var wire 32 F% a_operand [31:0] $end
$var wire 32 G% b_operand [31:0] $end
$var wire 1 H% sign $end
$var wire 1 I% zero $end
$var wire 9 J% sum_exponent [8:0] $end
$var wire 32 K% result [31:0] $end
$var wire 1 L% product_round $end
$var wire 48 M% product_normalised [47:0] $end
$var wire 23 N% product_mantissa [22:0] $end
$var wire 48 O% product [47:0] $end
$var wire 24 P% operand_b [23:0] $end
$var wire 24 Q% operand_a [23:0] $end
$var wire 1 R% normalised $end
$var wire 9 S% exponent [8:0] $end
$var wire 1 T% Underflow $end
$upscope $end
$scope module M2 $end
$var wire 1 U% Exception $end
$var wire 1 V% Overflow $end
$var wire 32 W% a_operand [31:0] $end
$var wire 32 X% b_operand [31:0] $end
$var wire 1 Y% sign $end
$var wire 1 Z% zero $end
$var wire 9 [% sum_exponent [8:0] $end
$var wire 32 \% result [31:0] $end
$var wire 1 ]% product_round $end
$var wire 48 ^% product_normalised [47:0] $end
$var wire 23 _% product_mantissa [22:0] $end
$var wire 48 `% product [47:0] $end
$var wire 24 a% operand_b [23:0] $end
$var wire 24 b% operand_a [23:0] $end
$var wire 1 c% normalised $end
$var wire 9 d% exponent [8:0] $end
$var wire 1 e% Underflow $end
$upscope $end
$upscope $end
$scope module X3 $end
$var wire 32 f% operand_1 [31:0] $end
$var wire 32 g% operand_2 [31:0] $end
$var wire 32 h% solution [31:0] $end
$var wire 32 i% Intermediate_Value2 [31:0] $end
$var wire 32 j% Intermediate_Value1 [31:0] $end
$scope module A1 $end
$var wire 1 k% AddBar_Sub $end
$var wire 1 l% Exception $end
$var wire 32 m% a_operand [31:0] $end
$var wire 32 n% b_operand [31:0] $end
$var wire 1 o% operation_sub_addBar $end
$var wire 1 p% output_sign $end
$var wire 25 q% subtraction_diff [24:0] $end
$var wire 31 r% sub_diff [30:0] $end
$var wire 24 s% significand_sub_complement [23:0] $end
$var wire 25 t% significand_sub [24:0] $end
$var wire 24 u% significand_b_add_sub [23:0] $end
$var wire 24 v% significand_b [23:0] $end
$var wire 25 w% significand_add [24:0] $end
$var wire 24 x% significand_a [23:0] $end
$var wire 32 y% result [31:0] $end
$var wire 1 z% perform $end
$var wire 32 {% operand_b [31:0] $end
$var wire 32 |% operand_a [31:0] $end
$var wire 8 }% exponent_sub [7:0] $end
$var wire 8 ~% exponent_diff [7:0] $end
$var wire 8 !& exponent_b_add_sub [7:0] $end
$var wire 1 "& exp_b $end
$var wire 1 #& exp_a $end
$var wire 31 $& add_sum [30:0] $end
$var wire 1 %& Comp_enable $end
$scope module pe $end
$var wire 8 && Exponent_a [7:0] $end
$var wire 25 '& significand [24:0] $end
$var wire 8 (& Exponent_sub [7:0] $end
$var reg 25 )& Significand [24:0] $end
$var reg 5 *& shift [4:0] $end
$upscope $end
$upscope $end
$scope module M1 $end
$var wire 1 +& Exception $end
$var wire 1 ,& Overflow $end
$var wire 32 -& a_operand [31:0] $end
$var wire 32 .& b_operand [31:0] $end
$var wire 1 /& sign $end
$var wire 1 0& zero $end
$var wire 9 1& sum_exponent [8:0] $end
$var wire 32 2& result [31:0] $end
$var wire 1 3& product_round $end
$var wire 48 4& product_normalised [47:0] $end
$var wire 23 5& product_mantissa [22:0] $end
$var wire 48 6& product [47:0] $end
$var wire 24 7& operand_b [23:0] $end
$var wire 24 8& operand_a [23:0] $end
$var wire 1 9& normalised $end
$var wire 9 :& exponent [8:0] $end
$var wire 1 ;& Underflow $end
$upscope $end
$scope module M2 $end
$var wire 1 <& Exception $end
$var wire 1 =& Overflow $end
$var wire 32 >& a_operand [31:0] $end
$var wire 32 ?& b_operand [31:0] $end
$var wire 1 @& sign $end
$var wire 1 A& zero $end
$var wire 9 B& sum_exponent [8:0] $end
$var wire 32 C& result [31:0] $end
$var wire 1 D& product_round $end
$var wire 48 E& product_normalised [47:0] $end
$var wire 23 F& product_mantissa [22:0] $end
$var wire 48 G& product [47:0] $end
$var wire 24 H& operand_b [23:0] $end
$var wire 24 I& operand_a [23:0] $end
$var wire 1 J& normalised $end
$var wire 9 K& exponent [8:0] $end
$var wire 1 L& Underflow $end
$upscope $end
$upscope $end
$scope module x0 $end
$var wire 1 M& Exception $end
$var wire 1 N& Overflow $end
$var wire 32 O& a_operand [31:0] $end
$var wire 32 P& b_operand [31:0] $end
$var wire 1 Q& sign $end
$var wire 1 R& zero $end
$var wire 9 S& sum_exponent [8:0] $end
$var wire 32 T& result [31:0] $end
$var wire 1 U& product_round $end
$var wire 48 V& product_normalised [47:0] $end
$var wire 23 W& product_mantissa [22:0] $end
$var wire 48 X& product [47:0] $end
$var wire 24 Y& operand_b [23:0] $end
$var wire 24 Z& operand_a [23:0] $end
$var wire 1 [& normalised $end
$var wire 9 \& exponent [8:0] $end
$var wire 1 ]& Underflow $end
$upscope $end
$upscope $end
$scope module FuI $end
$var wire 32 ^& a_operand [31:0] $end
$var wire 32 _& Integer [31:0] $end
$var reg 24 `& Integer_Value [23:0] $end
$upscope $end
$scope module MuI $end
$var wire 1 |" Exception $end
$var wire 1 {" Overflow $end
$var wire 32 a& a_operand [31:0] $end
$var wire 32 b& b_operand [31:0] $end
$var wire 1 c& sign $end
$var wire 1 d& zero $end
$var wire 9 e& sum_exponent [8:0] $end
$var wire 32 f& result [31:0] $end
$var wire 1 g& product_round $end
$var wire 48 h& product_normalised [47:0] $end
$var wire 23 i& product_mantissa [22:0] $end
$var wire 48 j& product [47:0] $end
$var wire 24 k& operand_b [23:0] $end
$var wire 24 l& operand_a [23:0] $end
$var wire 1 m& normalised $end
$var wire 9 n& exponent [8:0] $end
$var wire 1 z" Underflow $end
$upscope $end
$upscope $end
$scope module EX_FWD_UNIT $end
$var wire 1 9 WB_WRITE_EN $end
$var wire 1 < WB_F_WRITE_EN $end
$var wire 5 o& WB_ADDR [4:0] $end
$var wire 1 G MEM_WRITE_EN $end
$var wire 1 N MEM_F_WRITE_EN $end
$var wire 5 p& MEM_ADDR [4:0] $end
$var wire 2 q& EX_REG_TYPE [1:0] $end
$var wire 5 r& ADDR3 [4:0] $end
$var wire 5 s& ADDR2 [4:0] $end
$var wire 5 t& ADDR1 [4:0] $end
$var reg 2 u& OP1_FWD_SEL [1:0] $end
$var reg 2 v& OP2_FWD_SEL [1:0] $end
$var reg 2 w& OP3_FWD_SEL [1:0] $end
$upscope $end
$scope module EX_OP1_FWD_MUX $end
$var wire 32 x& INPUT4 [31:0] $end
$var wire 2 y& SELECT [1:0] $end
$var wire 32 z& INPUT3 [31:0] $end
$var wire 32 {& INPUT2 [31:0] $end
$var wire 32 |& INPUT1 [31:0] $end
$var reg 32 }& RESULT [31:0] $end
$upscope $end
$scope module EX_OP1_SELECT_MUX $end
$var wire 32 ~& INPUT1 [31:0] $end
$var wire 1 z SELECT $end
$var wire 32 !' INPUT2 [31:0] $end
$var reg 32 "' RESULT [31:0] $end
$upscope $end
$scope module EX_OP2_FWD_MUX $end
$var wire 32 #' INPUT4 [31:0] $end
$var wire 2 $' SELECT [1:0] $end
$var wire 32 %' INPUT3 [31:0] $end
$var wire 32 &' INPUT2 [31:0] $end
$var wire 32 '' INPUT1 [31:0] $end
$var reg 32 (' RESULT [31:0] $end
$upscope $end
$scope module EX_OP2_SELECT_MUX $end
$var wire 32 )' INPUT1 [31:0] $end
$var wire 1 y SELECT $end
$var wire 32 *' INPUT2 [31:0] $end
$var reg 32 +' RESULT [31:0] $end
$upscope $end
$scope module ID_CONTROL_UNIT $end
$var wire 1 e FREG_WRITE_EN $end
$var wire 1 ` OPERAND1_SELECT $end
$var wire 1 _ OPERAND2_SELECT $end
$var wire 1 W REG_WRITE_EN $end
$var wire 1 ,' funct3_mux_select $end
$var wire 5 -' rs2 [4:0] $end
$var wire 7 .' opcode [6:0] $end
$var wire 7 /' funct7 [6:0] $end
$var wire 3 0' funct3 [2:0] $end
$var wire 2 1' WRITEBACK_VALUE_SELECT [1:0] $end
$var wire 2 2' REG_TYPE [1:0] $end
$var wire 32 3' INSTRUCTION [31:0] $end
$var wire 3 4' IMMEDIATE_SELECT [2:0] $end
$var wire 5 5' FPU_SELECT [4:0] $end
$var wire 1 j DATA_MEM_WRITE_DATA_SELECT $end
$var wire 3 6' DATA_MEM_WRITE [2:0] $end
$var wire 4 7' DATA_MEM_READ [3:0] $end
$var wire 4 8' BRANCH_CTRL [3:0] $end
$var wire 6 9' ALU_SELECT [5:0] $end
$scope module funct3_mux $end
$var wire 3 :' INPUT1 [2:0] $end
$var wire 3 ;' INPUT2 [2:0] $end
$var wire 1 ,' SELECT $end
$var reg 3 <' RESULT [2:0] $end
$upscope $end
$upscope $end
$scope module ID_FREG_FILE $end
$var wire 1 0 CLK $end
$var wire 32 =' DATA_OUT1 [31:0] $end
$var wire 32 >' DATA_OUT2 [31:0] $end
$var wire 32 ?' DATA_OUT3 [31:0] $end
$var wire 5 @' OUT1_ADDRESS [4:0] $end
$var wire 5 A' OUT2_ADDRESS [4:0] $end
$var wire 5 B' OUT3_ADDRESS [4:0] $end
$var wire 1 1 RESET $end
$var wire 1 < WRITE_EN $end
$var wire 5 C' IN_ADDRESS [4:0] $end
$var wire 32 D' DATA_IN [31:0] $end
$var integer 32 E' i [31:0] $end
$upscope $end
$scope module ID_HAZ_DETECT_UNIT $end
$var wire 1 F' EX_DATA_MEM_READ $end
$var wire 5 G' ID_ADDR1 [4:0] $end
$var wire 5 H' ID_ADDR2 [4:0] $end
$var wire 5 I' ID_ADDR3 [4:0] $end
$var wire 1 ` ID_OPERAND1_SELECT $end
$var wire 1 _ ID_OPERAND2_SELECT $end
$var wire 2 J' ID_REG_TYPE [1:0] $end
$var wire 1 p EX_REG_WRITE_EN $end
$var wire 5 K' EX_REG_WRITE_ADDR [4:0] $end
$var wire 1 #" EX_FREG_WRITE_EN $end
$var reg 1 a LU_HAZ_SIG $end
$upscope $end
$scope module ID_IMMEDIATE_GENERATION_UNIT $end
$var wire 3 L' SELECT [2:0] $end
$var wire 32 M' TYPE_U [31:0] $end
$var wire 32 N' TYPE_S [31:0] $end
$var wire 32 O' TYPE_J [31:0] $end
$var wire 32 P' TYPE_I [31:0] $end
$var wire 32 Q' TYPE_B [31:0] $end
$var wire 32 R' INSTRUCTION [31:0] $end
$var reg 32 S' OUTPUT [31:0] $end
$upscope $end
$scope module ID_PR_FLUSH_UNIT $end
$var wire 1 0" BJ_SIG $end
$var wire 1 a LU_HAZ_SIG $end
$var wire 1 ] PR_ID_EX_RESET $end
$var wire 1 \ PR_IF_ID_HOLD $end
$var wire 1 [ PR_IF_ID_RESET $end
$upscope $end
$scope module ID_REG_FILE $end
$var wire 1 0 CLK $end
$var wire 32 T' DATA_OUT1 [31:0] $end
$var wire 32 U' DATA_OUT2 [31:0] $end
$var wire 5 V' OUT1_ADDRESS [4:0] $end
$var wire 5 W' OUT2_ADDRESS [4:0] $end
$var wire 1 1 RESET $end
$var wire 1 9 WRITE_EN $end
$var wire 5 X' IN_ADDRESS [4:0] $end
$var wire 32 Y' DATA_IN [31:0] $end
$var integer 32 Z' i [31:0] $end
$upscope $end
$scope module IF_PC_PLUS_4_ADDER $end
$var wire 32 [' IN [31:0] $end
$var wire 32 \' OUT [31:0] $end
$upscope $end
$scope module MEM_FWD_UNIT $end
$var wire 1 ]' MEM_DATA_MEM_WRITE $end
$var wire 1 9 WB_WRITE_EN $end
$var wire 1 < WB_F_WRITE_EN $end
$var wire 1 ? WB_DATA_MEM_READ $end
$var wire 5 ^' WB_ADDR [4:0] $end
$var wire 2 _' MEM_REG_TYPE [1:0] $end
$var wire 5 `' MEM_ADDR [4:0] $end
$var reg 1 D MEM_FWD_SEL $end
$upscope $end
$scope module MEM_PC_PLUS_4_ADDER $end
$var wire 32 a' OUT [31:0] $end
$var wire 32 b' IN [31:0] $end
$upscope $end
$scope module MEM_WRITE_DATA_FWD_MUX $end
$var wire 1 6 SELECT $end
$var wire 32 c' INPUT2 [31:0] $end
$var wire 32 d' INPUT1 [31:0] $end
$var reg 32 e' RESULT [31:0] $end
$upscope $end
$scope module MEM_WRITE_DATA_SEL_MUX $end
$var wire 1 Q SELECT $end
$var wire 32 f' INPUT2 [31:0] $end
$var wire 32 g' INPUT1 [31:0] $end
$var reg 32 h' RESULT [31:0] $end
$upscope $end
$scope module PC_SELECT_MUX $end
$var wire 32 i' INPUT1 [31:0] $end
$var wire 32 j' INPUT2 [31:0] $end
$var wire 1 a SELECT $end
$var reg 32 k' RESULT [31:0] $end
$upscope $end
$scope module PIPE_REG_EX_MEM $end
$var wire 1 0 CLK $end
$var wire 32 l' EX_ALU_OUT [31:0] $end
$var wire 32 m' EX_FPU_OUT [31:0] $end
$var wire 32 n' EX_FREG_DATA2 [31:0] $end
$var wire 32 o' EX_REG_DATA2 [31:0] $end
$var wire 1 1 RESET $end
$var wire 2 p' EX_WB_VALUE_SELECT [1:0] $end
$var wire 1 p EX_REG_WRITE_EN $end
$var wire 5 q' EX_REG_WRITE_ADDR [4:0] $end
$var wire 2 r' EX_REG_TYPE [1:0] $end
$var wire 5 s' EX_REG_READ_ADDR2 [4:0] $end
$var wire 32 t' EX_PC [31:0] $end
$var wire 1 #" EX_FREG_WRITE_EN $end
$var wire 1 ," EX_DATA_MEM_WRITE_DATA_SELECT $end
$var wire 3 u' EX_DATA_MEM_WRITE [2:0] $end
$var wire 4 v' EX_DATA_MEM_READ [3:0] $end
$var reg 32 w' MEM_ALU_OUT [31:0] $end
$var reg 4 x' MEM_DATA_MEM_READ [3:0] $end
$var reg 3 y' MEM_DATA_MEM_WRITE [2:0] $end
$var reg 1 Q MEM_DATA_MEM_WRITE_DATA_SELECT $end
$var reg 32 z' MEM_FPU_OUT [31:0] $end
$var reg 32 {' MEM_FREG_DATA2 [31:0] $end
$var reg 1 N MEM_FREG_WRITE_EN $end
$var reg 32 |' MEM_PC [31:0] $end
$var reg 32 }' MEM_REG_DATA2 [31:0] $end
$var reg 5 ~' MEM_REG_READ_ADDR2 [4:0] $end
$var reg 2 !( MEM_REG_TYPE [1:0] $end
$var reg 5 "( MEM_REG_WRITE_ADDR [4:0] $end
$var reg 1 G MEM_REG_WRITE_EN $end
$var reg 2 #( MEM_WB_VALUE_SELECT [1:0] $end
$upscope $end
$scope module PIPE_REG_ID_EX $end
$var wire 1 0 CLK $end
$var wire 6 $( ID_ALU_SELECT [5:0] $end
$var wire 4 %( ID_BRANCH_CTRL [3:0] $end
$var wire 4 &( ID_DATA_MEM_READ [3:0] $end
$var wire 3 '( ID_DATA_MEM_WRITE [2:0] $end
$var wire 1 j ID_DATA_MEM_WRITE_DATA_SELECT $end
$var wire 5 (( ID_FPU_SELECT [4:0] $end
$var wire 32 )( ID_FREG_DATA1 [31:0] $end
$var wire 32 *( ID_FREG_DATA2 [31:0] $end
$var wire 32 +( ID_FREG_DATA3 [31:0] $end
$var wire 1 e ID_FREG_WRITE_EN $end
$var wire 32 ,( ID_IMMEDIATE [31:0] $end
$var wire 1 ` ID_OPERAND1_SELECT $end
$var wire 1 _ ID_OPERAND2_SELECT $end
$var wire 32 -( ID_REG_DATA1 [31:0] $end
$var wire 32 .( ID_REG_DATA2 [31:0] $end
$var wire 5 /( ID_REG_READ_ADDR1 [4:0] $end
$var wire 5 0( ID_REG_READ_ADDR2 [4:0] $end
$var wire 5 1( ID_REG_READ_ADDR3 [4:0] $end
$var wire 2 2( ID_REG_TYPE [1:0] $end
$var wire 5 3( ID_REG_WRITE_ADDR [4:0] $end
$var wire 1 W ID_REG_WRITE_EN $end
$var wire 2 4( ID_WB_VALUE_SELECT [1:0] $end
$var wire 1 5( RESET $end
$var wire 32 6( ID_PC [31:0] $end
$var reg 6 7( EX_ALU_SELECT [5:0] $end
$var reg 4 8( EX_BRANCH_CTRL [3:0] $end
$var reg 4 9( EX_DATA_MEM_READ [3:0] $end
$var reg 3 :( EX_DATA_MEM_WRITE [2:0] $end
$var reg 1 ," EX_DATA_MEM_WRITE_DATA_SELECT $end
$var reg 5 ;( EX_FPU_SELECT [4:0] $end
$var reg 32 <( EX_FREG_DATA1 [31:0] $end
$var reg 32 =( EX_FREG_DATA2 [31:0] $end
$var reg 32 >( EX_FREG_DATA3 [31:0] $end
$var reg 1 #" EX_FREG_WRITE_EN $end
$var reg 32 ?( EX_IMMEDIATE [31:0] $end
$var reg 1 z EX_OPERAND1_SELECT $end
$var reg 1 y EX_OPERAND2_SELECT $end
$var reg 32 @( EX_PC [31:0] $end
$var reg 32 A( EX_REG_DATA1 [31:0] $end
$var reg 32 B( EX_REG_DATA2 [31:0] $end
$var reg 5 C( EX_REG_READ_ADDR1 [4:0] $end
$var reg 5 D( EX_REG_READ_ADDR2 [4:0] $end
$var reg 5 E( EX_REG_READ_ADDR3 [4:0] $end
$var reg 2 F( EX_REG_TYPE [1:0] $end
$var reg 5 G( EX_REG_WRITE_ADDR [4:0] $end
$var reg 1 p EX_REG_WRITE_EN $end
$var reg 2 H( EX_WB_VALUE_SELECT [1:0] $end
$upscope $end
$scope module PIPE_REG_IF_ID $end
$var wire 1 0 CLK $end
$var wire 1 \ HOLD $end
$var wire 32 I( IF_PC [31:0] $end
$var wire 1 J( RESET $end
$var wire 32 K( IF_INSTRUCTION [31:0] $end
$var reg 32 L( ID_INSTRUCTION [31:0] $end
$var reg 32 M( ID_PC [31:0] $end
$upscope $end
$scope module PIPE_REG_MEM_WB $end
$var wire 1 0 CLK $end
$var wire 32 N( MEM_ALU_OUT [31:0] $end
$var wire 1 O( MEM_DATA_MEM_READ $end
$var wire 32 P( MEM_DATA_MEM_READ_DATA [31:0] $end
$var wire 32 Q( MEM_FPU_OUT [31:0] $end
$var wire 1 N MEM_FREG_WRITE_EN $end
$var wire 32 R( MEM_PC [31:0] $end
$var wire 5 S( MEM_REG_WRITE_ADDR [4:0] $end
$var wire 1 G MEM_REG_WRITE_EN $end
$var wire 2 T( MEM_WB_VALUE_SELECT [1:0] $end
$var wire 1 1 RESET $end
$var reg 32 U( WB_ALU_OUT [31:0] $end
$var reg 1 ? WB_DATA_MEM_READ $end
$var reg 32 V( WB_DATA_MEM_READ_DATA [31:0] $end
$var reg 32 W( WB_FPU_OUT [31:0] $end
$var reg 1 < WB_FREG_WRITE_EN $end
$var reg 32 X( WB_PC [31:0] $end
$var reg 5 Y( WB_REG_WRITE_ADDR [4:0] $end
$var reg 1 9 WB_REG_WRITE_EN $end
$var reg 2 Z( WB_WB_VALUE_SELECT [1:0] $end
$upscope $end
$scope module WB_WB_VALUE_SELECT_MUX $end
$var wire 32 [( INPUT1 [31:0] $end
$var wire 32 \( INPUT2 [31:0] $end
$var wire 32 ]( INPUT3 [31:0] $end
$var wire 32 ^( INPUT4 [31:0] $end
$var wire 2 _( SELECT [1:0] $end
$var reg 32 `( RESULT [31:0] $end
$upscope $end
$upscope $end
$scope module imem_inst $end
$var wire 1 0 CLK $end
$var wire 32 a( READ_ADDRESS [31:0] $end
$var wire 1 1 RESET $end
$var reg 1 ( BUSYWAIT $end
$var reg 32 b( READ_DATA [31:0] $end
$upscope $end
$scope module nb_inst $end
$var wire 8 c( address [7:0] $end
$var wire 1 0 clk $end
$var wire 1 ! read_enable $end
$var wire 1 d( rng_enable $end
$var wire 32 e( rng_seed [31:0] $end
$var wire 1 f( rng_seed_load $end
$var wire 1 g( rst_n $end
$var wire 32 h( write_data [31:0] $end
$var wire 1 # write_enable $end
$var wire 32 i( rng_output [31:0] $end
$var wire 4 j( neuron_spike_detected [3:0] $end
$var wire 4 k( neuron_busy [3:0] $end
$var parameter 32 l( ADDR_WIDTH $end
$var parameter 8 m( CONFIG_BASE $end
$var parameter 8 n( INPUT_BASE $end
$var parameter 32 o( NUM_NEURONS $end
$var parameter 8 p( RNG_OUT_ADDR $end
$var parameter 8 q( RNG_SEED_ADDR $end
$var parameter 8 r( SPIKE_STATUS_ADDR $end
$var reg 4 s( neuron_config_enable [3:0] $end
$var reg 4 t( neuron_spike_resolved [3:0] $end
$var reg 4 u( neuron_start [3:0] $end
$var reg 4 v( neuron_type_reg [3:0] $end
$var reg 32 w( read_data [31:0] $end
$var reg 1 $ ready $end
$var integer 32 x( j [31:0] $end
$scope begin neuron_cores[0] $end
$var parameter 2 y( i $end
$scope module neuron_inst $end
$var wire 1 0 clk $end
$var wire 3 z( config_addr [2:0] $end
$var wire 32 {( config_data [31:0] $end
$var wire 1 |( config_enable $end
$var wire 32 }( fp_add_result [31:0] $end
$var wire 32 ~( fp_mul_result [31:0] $end
$var wire 32 !) fp_sub_result [31:0] $end
$var wire 32 ") input_current [31:0] $end
$var wire 1 g( rst_n $end
$var wire 1 #) spike_resolved $end
$var wire 1 $) start $end
$var wire 1 %) sub_exception $end
$var wire 1 &) mul_underflow $end
$var wire 1 ') mul_overflow $end
$var wire 1 () mul_exception $end
$var wire 32 )) fpu_sub_out [31:0] $end
$var wire 32 *) fpu_mul_out [31:0] $end
$var wire 32 +) fpu_add_out [31:0] $end
$var wire 32 ,) fp_op2 [31:0] $end
$var wire 32 -) fp_op1 [31:0] $end
$var wire 1 .) add_exception $end
$var parameter 3 /) CHECK_SPIKE $end
$var parameter 3 0) IDLE $end
$var parameter 3 1) RESET $end
$var parameter 3 2) UPDATE_U $end
$var parameter 3 3) UPDATE_V $end
$var parameter 3 4) WAIT_RESOLVE $end
$var reg 32 5) I [31:0] $end
$var reg 32 6) a [31:0] $end
$var reg 32 7) b [31:0] $end
$var reg 1 8) busy $end
$var reg 32 9) c [31:0] $end
$var reg 3 :) cycle_count [2:0] $end
$var reg 32 ;) d [31:0] $end
$var reg 1 <) neuron_type $end
$var reg 1 =) spike_detected $end
$var reg 3 >) state [2:0] $end
$var reg 32 ?) temp1 [31:0] $end
$var reg 32 @) temp2 [31:0] $end
$var reg 32 A) temp3 [31:0] $end
$var reg 32 B) u [31:0] $end
$var reg 32 C) u_out [31:0] $end
$var reg 32 D) v [31:0] $end
$var reg 32 E) v_out [31:0] $end
$var reg 32 F) v_th [31:0] $end
$scope module fp_adder $end
$var wire 1 G) AddBar_Sub $end
$var wire 1 .) Exception $end
$var wire 32 H) a_operand [31:0] $end
$var wire 32 I) b_operand [31:0] $end
$var wire 1 J) operation_sub_addBar $end
$var wire 1 K) output_sign $end
$var wire 25 L) subtraction_diff [24:0] $end
$var wire 31 M) sub_diff [30:0] $end
$var wire 24 N) significand_sub_complement [23:0] $end
$var wire 25 O) significand_sub [24:0] $end
$var wire 24 P) significand_b_add_sub [23:0] $end
$var wire 24 Q) significand_b [23:0] $end
$var wire 25 R) significand_add [24:0] $end
$var wire 24 S) significand_a [23:0] $end
$var wire 32 T) result [31:0] $end
$var wire 1 U) perform $end
$var wire 32 V) operand_b [31:0] $end
$var wire 32 W) operand_a [31:0] $end
$var wire 8 X) exponent_sub [7:0] $end
$var wire 8 Y) exponent_diff [7:0] $end
$var wire 8 Z) exponent_b_add_sub [7:0] $end
$var wire 1 [) exp_b $end
$var wire 1 \) exp_a $end
$var wire 31 ]) add_sum [30:0] $end
$var wire 1 ^) Comp_enable $end
$scope module pe $end
$var wire 8 _) Exponent_a [7:0] $end
$var wire 25 `) significand [24:0] $end
$var wire 8 a) Exponent_sub [7:0] $end
$var reg 25 b) Significand [24:0] $end
$var reg 5 c) shift [4:0] $end
$upscope $end
$upscope $end
$scope module fp_multiplier $end
$var wire 1 () Exception $end
$var wire 1 ') Overflow $end
$var wire 32 d) a_operand [31:0] $end
$var wire 32 e) b_operand [31:0] $end
$var wire 1 f) sign $end
$var wire 1 g) zero $end
$var wire 9 h) sum_exponent [8:0] $end
$var wire 32 i) result [31:0] $end
$var wire 1 j) product_round $end
$var wire 48 k) product_normalised [47:0] $end
$var wire 23 l) product_mantissa [22:0] $end
$var wire 48 m) product [47:0] $end
$var wire 24 n) operand_b [23:0] $end
$var wire 24 o) operand_a [23:0] $end
$var wire 1 p) normalised $end
$var wire 9 q) exponent [8:0] $end
$var wire 1 &) Underflow $end
$upscope $end
$scope module fp_subtractor $end
$var wire 1 r) AddBar_Sub $end
$var wire 1 %) Exception $end
$var wire 32 s) a_operand [31:0] $end
$var wire 32 t) b_operand [31:0] $end
$var wire 1 u) operation_sub_addBar $end
$var wire 1 v) output_sign $end
$var wire 25 w) subtraction_diff [24:0] $end
$var wire 31 x) sub_diff [30:0] $end
$var wire 24 y) significand_sub_complement [23:0] $end
$var wire 25 z) significand_sub [24:0] $end
$var wire 24 {) significand_b_add_sub [23:0] $end
$var wire 24 |) significand_b [23:0] $end
$var wire 25 }) significand_add [24:0] $end
$var wire 24 ~) significand_a [23:0] $end
$var wire 32 !* result [31:0] $end
$var wire 1 "* perform $end
$var wire 32 #* operand_b [31:0] $end
$var wire 32 $* operand_a [31:0] $end
$var wire 8 %* exponent_sub [7:0] $end
$var wire 8 &* exponent_diff [7:0] $end
$var wire 8 '* exponent_b_add_sub [7:0] $end
$var wire 1 (* exp_b $end
$var wire 1 )* exp_a $end
$var wire 31 ** add_sum [30:0] $end
$var wire 1 +* Comp_enable $end
$scope module pe $end
$var wire 8 ,* Exponent_a [7:0] $end
$var wire 25 -* significand [24:0] $end
$var wire 8 .* Exponent_sub [7:0] $end
$var reg 25 /* Significand [24:0] $end
$var reg 5 0* shift [4:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin neuron_cores[1] $end
$var parameter 2 1* i $end
$scope module neuron_inst $end
$var wire 1 0 clk $end
$var wire 3 2* config_addr [2:0] $end
$var wire 32 3* config_data [31:0] $end
$var wire 1 4* config_enable $end
$var wire 32 5* fp_add_result [31:0] $end
$var wire 32 6* fp_mul_result [31:0] $end
$var wire 32 7* fp_sub_result [31:0] $end
$var wire 32 8* input_current [31:0] $end
$var wire 1 g( rst_n $end
$var wire 1 9* spike_resolved $end
$var wire 1 :* start $end
$var wire 1 ;* sub_exception $end
$var wire 1 <* mul_underflow $end
$var wire 1 =* mul_overflow $end
$var wire 1 >* mul_exception $end
$var wire 32 ?* fpu_sub_out [31:0] $end
$var wire 32 @* fpu_mul_out [31:0] $end
$var wire 32 A* fpu_add_out [31:0] $end
$var wire 32 B* fp_op2 [31:0] $end
$var wire 32 C* fp_op1 [31:0] $end
$var wire 1 D* add_exception $end
$var parameter 3 E* CHECK_SPIKE $end
$var parameter 3 F* IDLE $end
$var parameter 3 G* RESET $end
$var parameter 3 H* UPDATE_U $end
$var parameter 3 I* UPDATE_V $end
$var parameter 3 J* WAIT_RESOLVE $end
$var reg 32 K* I [31:0] $end
$var reg 32 L* a [31:0] $end
$var reg 32 M* b [31:0] $end
$var reg 1 N* busy $end
$var reg 32 O* c [31:0] $end
$var reg 3 P* cycle_count [2:0] $end
$var reg 32 Q* d [31:0] $end
$var reg 1 R* neuron_type $end
$var reg 1 S* spike_detected $end
$var reg 3 T* state [2:0] $end
$var reg 32 U* temp1 [31:0] $end
$var reg 32 V* temp2 [31:0] $end
$var reg 32 W* temp3 [31:0] $end
$var reg 32 X* u [31:0] $end
$var reg 32 Y* u_out [31:0] $end
$var reg 32 Z* v [31:0] $end
$var reg 32 [* v_out [31:0] $end
$var reg 32 \* v_th [31:0] $end
$scope module fp_adder $end
$var wire 1 ]* AddBar_Sub $end
$var wire 1 D* Exception $end
$var wire 32 ^* a_operand [31:0] $end
$var wire 32 _* b_operand [31:0] $end
$var wire 1 `* operation_sub_addBar $end
$var wire 1 a* output_sign $end
$var wire 25 b* subtraction_diff [24:0] $end
$var wire 31 c* sub_diff [30:0] $end
$var wire 24 d* significand_sub_complement [23:0] $end
$var wire 25 e* significand_sub [24:0] $end
$var wire 24 f* significand_b_add_sub [23:0] $end
$var wire 24 g* significand_b [23:0] $end
$var wire 25 h* significand_add [24:0] $end
$var wire 24 i* significand_a [23:0] $end
$var wire 32 j* result [31:0] $end
$var wire 1 k* perform $end
$var wire 32 l* operand_b [31:0] $end
$var wire 32 m* operand_a [31:0] $end
$var wire 8 n* exponent_sub [7:0] $end
$var wire 8 o* exponent_diff [7:0] $end
$var wire 8 p* exponent_b_add_sub [7:0] $end
$var wire 1 q* exp_b $end
$var wire 1 r* exp_a $end
$var wire 31 s* add_sum [30:0] $end
$var wire 1 t* Comp_enable $end
$scope module pe $end
$var wire 8 u* Exponent_a [7:0] $end
$var wire 25 v* significand [24:0] $end
$var wire 8 w* Exponent_sub [7:0] $end
$var reg 25 x* Significand [24:0] $end
$var reg 5 y* shift [4:0] $end
$upscope $end
$upscope $end
$scope module fp_multiplier $end
$var wire 1 >* Exception $end
$var wire 1 =* Overflow $end
$var wire 32 z* a_operand [31:0] $end
$var wire 32 {* b_operand [31:0] $end
$var wire 1 |* sign $end
$var wire 1 }* zero $end
$var wire 9 ~* sum_exponent [8:0] $end
$var wire 32 !+ result [31:0] $end
$var wire 1 "+ product_round $end
$var wire 48 #+ product_normalised [47:0] $end
$var wire 23 $+ product_mantissa [22:0] $end
$var wire 48 %+ product [47:0] $end
$var wire 24 &+ operand_b [23:0] $end
$var wire 24 '+ operand_a [23:0] $end
$var wire 1 (+ normalised $end
$var wire 9 )+ exponent [8:0] $end
$var wire 1 <* Underflow $end
$upscope $end
$scope module fp_subtractor $end
$var wire 1 *+ AddBar_Sub $end
$var wire 1 ;* Exception $end
$var wire 32 ++ a_operand [31:0] $end
$var wire 32 ,+ b_operand [31:0] $end
$var wire 1 -+ operation_sub_addBar $end
$var wire 1 .+ output_sign $end
$var wire 25 /+ subtraction_diff [24:0] $end
$var wire 31 0+ sub_diff [30:0] $end
$var wire 24 1+ significand_sub_complement [23:0] $end
$var wire 25 2+ significand_sub [24:0] $end
$var wire 24 3+ significand_b_add_sub [23:0] $end
$var wire 24 4+ significand_b [23:0] $end
$var wire 25 5+ significand_add [24:0] $end
$var wire 24 6+ significand_a [23:0] $end
$var wire 32 7+ result [31:0] $end
$var wire 1 8+ perform $end
$var wire 32 9+ operand_b [31:0] $end
$var wire 32 :+ operand_a [31:0] $end
$var wire 8 ;+ exponent_sub [7:0] $end
$var wire 8 <+ exponent_diff [7:0] $end
$var wire 8 =+ exponent_b_add_sub [7:0] $end
$var wire 1 >+ exp_b $end
$var wire 1 ?+ exp_a $end
$var wire 31 @+ add_sum [30:0] $end
$var wire 1 A+ Comp_enable $end
$scope module pe $end
$var wire 8 B+ Exponent_a [7:0] $end
$var wire 25 C+ significand [24:0] $end
$var wire 8 D+ Exponent_sub [7:0] $end
$var reg 25 E+ Significand [24:0] $end
$var reg 5 F+ shift [4:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin neuron_cores[2] $end
$var parameter 3 G+ i $end
$scope module neuron_inst $end
$var wire 1 0 clk $end
$var wire 3 H+ config_addr [2:0] $end
$var wire 32 I+ config_data [31:0] $end
$var wire 1 J+ config_enable $end
$var wire 32 K+ fp_add_result [31:0] $end
$var wire 32 L+ fp_mul_result [31:0] $end
$var wire 32 M+ fp_sub_result [31:0] $end
$var wire 32 N+ input_current [31:0] $end
$var wire 1 g( rst_n $end
$var wire 1 O+ spike_resolved $end
$var wire 1 P+ start $end
$var wire 1 Q+ sub_exception $end
$var wire 1 R+ mul_underflow $end
$var wire 1 S+ mul_overflow $end
$var wire 1 T+ mul_exception $end
$var wire 32 U+ fpu_sub_out [31:0] $end
$var wire 32 V+ fpu_mul_out [31:0] $end
$var wire 32 W+ fpu_add_out [31:0] $end
$var wire 32 X+ fp_op2 [31:0] $end
$var wire 32 Y+ fp_op1 [31:0] $end
$var wire 1 Z+ add_exception $end
$var parameter 3 [+ CHECK_SPIKE $end
$var parameter 3 \+ IDLE $end
$var parameter 3 ]+ RESET $end
$var parameter 3 ^+ UPDATE_U $end
$var parameter 3 _+ UPDATE_V $end
$var parameter 3 `+ WAIT_RESOLVE $end
$var reg 32 a+ I [31:0] $end
$var reg 32 b+ a [31:0] $end
$var reg 32 c+ b [31:0] $end
$var reg 1 d+ busy $end
$var reg 32 e+ c [31:0] $end
$var reg 3 f+ cycle_count [2:0] $end
$var reg 32 g+ d [31:0] $end
$var reg 1 h+ neuron_type $end
$var reg 1 i+ spike_detected $end
$var reg 3 j+ state [2:0] $end
$var reg 32 k+ temp1 [31:0] $end
$var reg 32 l+ temp2 [31:0] $end
$var reg 32 m+ temp3 [31:0] $end
$var reg 32 n+ u [31:0] $end
$var reg 32 o+ u_out [31:0] $end
$var reg 32 p+ v [31:0] $end
$var reg 32 q+ v_out [31:0] $end
$var reg 32 r+ v_th [31:0] $end
$scope module fp_adder $end
$var wire 1 s+ AddBar_Sub $end
$var wire 1 Z+ Exception $end
$var wire 32 t+ a_operand [31:0] $end
$var wire 32 u+ b_operand [31:0] $end
$var wire 1 v+ operation_sub_addBar $end
$var wire 1 w+ output_sign $end
$var wire 25 x+ subtraction_diff [24:0] $end
$var wire 31 y+ sub_diff [30:0] $end
$var wire 24 z+ significand_sub_complement [23:0] $end
$var wire 25 {+ significand_sub [24:0] $end
$var wire 24 |+ significand_b_add_sub [23:0] $end
$var wire 24 }+ significand_b [23:0] $end
$var wire 25 ~+ significand_add [24:0] $end
$var wire 24 !, significand_a [23:0] $end
$var wire 32 ", result [31:0] $end
$var wire 1 #, perform $end
$var wire 32 $, operand_b [31:0] $end
$var wire 32 %, operand_a [31:0] $end
$var wire 8 &, exponent_sub [7:0] $end
$var wire 8 ', exponent_diff [7:0] $end
$var wire 8 (, exponent_b_add_sub [7:0] $end
$var wire 1 ), exp_b $end
$var wire 1 *, exp_a $end
$var wire 31 +, add_sum [30:0] $end
$var wire 1 ,, Comp_enable $end
$scope module pe $end
$var wire 8 -, Exponent_a [7:0] $end
$var wire 25 ., significand [24:0] $end
$var wire 8 /, Exponent_sub [7:0] $end
$var reg 25 0, Significand [24:0] $end
$var reg 5 1, shift [4:0] $end
$upscope $end
$upscope $end
$scope module fp_multiplier $end
$var wire 1 T+ Exception $end
$var wire 1 S+ Overflow $end
$var wire 32 2, a_operand [31:0] $end
$var wire 32 3, b_operand [31:0] $end
$var wire 1 4, sign $end
$var wire 1 5, zero $end
$var wire 9 6, sum_exponent [8:0] $end
$var wire 32 7, result [31:0] $end
$var wire 1 8, product_round $end
$var wire 48 9, product_normalised [47:0] $end
$var wire 23 :, product_mantissa [22:0] $end
$var wire 48 ;, product [47:0] $end
$var wire 24 <, operand_b [23:0] $end
$var wire 24 =, operand_a [23:0] $end
$var wire 1 >, normalised $end
$var wire 9 ?, exponent [8:0] $end
$var wire 1 R+ Underflow $end
$upscope $end
$scope module fp_subtractor $end
$var wire 1 @, AddBar_Sub $end
$var wire 1 Q+ Exception $end
$var wire 32 A, a_operand [31:0] $end
$var wire 32 B, b_operand [31:0] $end
$var wire 1 C, operation_sub_addBar $end
$var wire 1 D, output_sign $end
$var wire 25 E, subtraction_diff [24:0] $end
$var wire 31 F, sub_diff [30:0] $end
$var wire 24 G, significand_sub_complement [23:0] $end
$var wire 25 H, significand_sub [24:0] $end
$var wire 24 I, significand_b_add_sub [23:0] $end
$var wire 24 J, significand_b [23:0] $end
$var wire 25 K, significand_add [24:0] $end
$var wire 24 L, significand_a [23:0] $end
$var wire 32 M, result [31:0] $end
$var wire 1 N, perform $end
$var wire 32 O, operand_b [31:0] $end
$var wire 32 P, operand_a [31:0] $end
$var wire 8 Q, exponent_sub [7:0] $end
$var wire 8 R, exponent_diff [7:0] $end
$var wire 8 S, exponent_b_add_sub [7:0] $end
$var wire 1 T, exp_b $end
$var wire 1 U, exp_a $end
$var wire 31 V, add_sum [30:0] $end
$var wire 1 W, Comp_enable $end
$scope module pe $end
$var wire 8 X, Exponent_a [7:0] $end
$var wire 25 Y, significand [24:0] $end
$var wire 8 Z, Exponent_sub [7:0] $end
$var reg 25 [, Significand [24:0] $end
$var reg 5 \, shift [4:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin neuron_cores[3] $end
$var parameter 3 ], i $end
$scope module neuron_inst $end
$var wire 1 0 clk $end
$var wire 3 ^, config_addr [2:0] $end
$var wire 32 _, config_data [31:0] $end
$var wire 1 `, config_enable $end
$var wire 32 a, fp_add_result [31:0] $end
$var wire 32 b, fp_mul_result [31:0] $end
$var wire 32 c, fp_sub_result [31:0] $end
$var wire 32 d, input_current [31:0] $end
$var wire 1 g( rst_n $end
$var wire 1 e, spike_resolved $end
$var wire 1 f, start $end
$var wire 1 g, sub_exception $end
$var wire 1 h, mul_underflow $end
$var wire 1 i, mul_overflow $end
$var wire 1 j, mul_exception $end
$var wire 32 k, fpu_sub_out [31:0] $end
$var wire 32 l, fpu_mul_out [31:0] $end
$var wire 32 m, fpu_add_out [31:0] $end
$var wire 32 n, fp_op2 [31:0] $end
$var wire 32 o, fp_op1 [31:0] $end
$var wire 1 p, add_exception $end
$var parameter 3 q, CHECK_SPIKE $end
$var parameter 3 r, IDLE $end
$var parameter 3 s, RESET $end
$var parameter 3 t, UPDATE_U $end
$var parameter 3 u, UPDATE_V $end
$var parameter 3 v, WAIT_RESOLVE $end
$var reg 32 w, I [31:0] $end
$var reg 32 x, a [31:0] $end
$var reg 32 y, b [31:0] $end
$var reg 1 z, busy $end
$var reg 32 {, c [31:0] $end
$var reg 3 |, cycle_count [2:0] $end
$var reg 32 }, d [31:0] $end
$var reg 1 ~, neuron_type $end
$var reg 1 !- spike_detected $end
$var reg 3 "- state [2:0] $end
$var reg 32 #- temp1 [31:0] $end
$var reg 32 $- temp2 [31:0] $end
$var reg 32 %- temp3 [31:0] $end
$var reg 32 &- u [31:0] $end
$var reg 32 '- u_out [31:0] $end
$var reg 32 (- v [31:0] $end
$var reg 32 )- v_out [31:0] $end
$var reg 32 *- v_th [31:0] $end
$scope module fp_adder $end
$var wire 1 +- AddBar_Sub $end
$var wire 1 p, Exception $end
$var wire 32 ,- a_operand [31:0] $end
$var wire 32 -- b_operand [31:0] $end
$var wire 1 .- operation_sub_addBar $end
$var wire 1 /- output_sign $end
$var wire 25 0- subtraction_diff [24:0] $end
$var wire 31 1- sub_diff [30:0] $end
$var wire 24 2- significand_sub_complement [23:0] $end
$var wire 25 3- significand_sub [24:0] $end
$var wire 24 4- significand_b_add_sub [23:0] $end
$var wire 24 5- significand_b [23:0] $end
$var wire 25 6- significand_add [24:0] $end
$var wire 24 7- significand_a [23:0] $end
$var wire 32 8- result [31:0] $end
$var wire 1 9- perform $end
$var wire 32 :- operand_b [31:0] $end
$var wire 32 ;- operand_a [31:0] $end
$var wire 8 <- exponent_sub [7:0] $end
$var wire 8 =- exponent_diff [7:0] $end
$var wire 8 >- exponent_b_add_sub [7:0] $end
$var wire 1 ?- exp_b $end
$var wire 1 @- exp_a $end
$var wire 31 A- add_sum [30:0] $end
$var wire 1 B- Comp_enable $end
$scope module pe $end
$var wire 8 C- Exponent_a [7:0] $end
$var wire 25 D- significand [24:0] $end
$var wire 8 E- Exponent_sub [7:0] $end
$var reg 25 F- Significand [24:0] $end
$var reg 5 G- shift [4:0] $end
$upscope $end
$upscope $end
$scope module fp_multiplier $end
$var wire 1 j, Exception $end
$var wire 1 i, Overflow $end
$var wire 32 H- a_operand [31:0] $end
$var wire 32 I- b_operand [31:0] $end
$var wire 1 J- sign $end
$var wire 1 K- zero $end
$var wire 9 L- sum_exponent [8:0] $end
$var wire 32 M- result [31:0] $end
$var wire 1 N- product_round $end
$var wire 48 O- product_normalised [47:0] $end
$var wire 23 P- product_mantissa [22:0] $end
$var wire 48 Q- product [47:0] $end
$var wire 24 R- operand_b [23:0] $end
$var wire 24 S- operand_a [23:0] $end
$var wire 1 T- normalised $end
$var wire 9 U- exponent [8:0] $end
$var wire 1 h, Underflow $end
$upscope $end
$scope module fp_subtractor $end
$var wire 1 V- AddBar_Sub $end
$var wire 1 g, Exception $end
$var wire 32 W- a_operand [31:0] $end
$var wire 32 X- b_operand [31:0] $end
$var wire 1 Y- operation_sub_addBar $end
$var wire 1 Z- output_sign $end
$var wire 25 [- subtraction_diff [24:0] $end
$var wire 31 \- sub_diff [30:0] $end
$var wire 24 ]- significand_sub_complement [23:0] $end
$var wire 25 ^- significand_sub [24:0] $end
$var wire 24 _- significand_b_add_sub [23:0] $end
$var wire 24 `- significand_b [23:0] $end
$var wire 25 a- significand_add [24:0] $end
$var wire 24 b- significand_a [23:0] $end
$var wire 32 c- result [31:0] $end
$var wire 1 d- perform $end
$var wire 32 e- operand_b [31:0] $end
$var wire 32 f- operand_a [31:0] $end
$var wire 8 g- exponent_sub [7:0] $end
$var wire 8 h- exponent_diff [7:0] $end
$var wire 8 i- exponent_b_add_sub [7:0] $end
$var wire 1 j- exp_b $end
$var wire 1 k- exp_a $end
$var wire 31 l- add_sum [30:0] $end
$var wire 1 m- Comp_enable $end
$scope module pe $end
$var wire 8 n- Exponent_a [7:0] $end
$var wire 25 o- significand [24:0] $end
$var wire 8 p- Exponent_sub [7:0] $end
$var reg 25 q- Significand [24:0] $end
$var reg 5 r- shift [4:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module rng_inst $end
$var wire 1 0 clk $end
$var wire 1 d( enable $end
$var wire 1 s- feedback $end
$var wire 32 t- random_out [31:0] $end
$var wire 1 g( rst_n $end
$var wire 32 u- seed [31:0] $end
$var wire 1 f( seed_load $end
$var reg 32 v- lfsr [31:0] $end
$upscope $end
$scope begin $unm_blk_144 $end
$var integer 32 w- neuron_id [31:0] $end
$var integer 32 x- reg_offset [31:0] $end
$upscope $end
$scope begin $unm_blk_154 $end
$var integer 32 y- inp_neuron_id [31:0] $end
$upscope $end
$scope begin $unm_blk_157 $end
$var integer 32 z- rd_neuron_id [31:0] $end
$var integer 32 {- rd_reg_offset [31:0] $end
$upscope $end
$scope begin $unm_blk_160 $end
$var integer 32 |- rd_inp_id [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b100 v,
b1 u,
b10 t,
b101 s,
b0 r,
b11 q,
b11 ],
b100 `+
b1 _+
b10 ^+
b101 ]+
b0 \+
b11 [+
b10 G+
b100 J*
b1 I*
b10 H*
b101 G*
b0 F*
b11 E*
b1 1*
b100 4)
b1 3)
b10 2)
b101 1)
b0 0)
b11 /)
b0 y(
b11000010 r(
b11000000 q(
b11000001 p(
b100 o(
b10000000 n(
b0 m(
b1000 l(
$end
#0
$dumpvars
bx |-
bx {-
bx z-
bx y-
bx x-
bx w-
b10101100111000011010110011100001 v-
b11011110101011011011111011101111 u-
b10101100111000011010110011100001 t-
1s-
b0 r-
b0 q-
b0 p-
b0 o-
b0 n-
0m-
b0 l-
0k-
0j-
b0 i-
b0 h-
b0 g-
b0 f-
b0 e-
1d-
b0 c-
b0 b-
b0 a-
b0 `-
b0 _-
b0 ^-
b0 ]-
b0 \-
b0 [-
0Z-
0Y-
b0 X-
b0 W-
1V-
b110000001 U-
0T-
b0 S-
b0 R-
b0 Q-
b0 P-
b0 O-
0N-
b0 M-
b0 L-
1K-
0J-
b0 I-
b0 H-
b0 G-
b0 F-
b0 E-
b0 D-
b0 C-
0B-
b0 A-
0@-
0?-
b0 >-
b0 =-
b0 <-
b0 ;-
b0 :-
19-
b0 8-
b0 7-
b0 6-
b0 5-
b0 4-
b0 3-
b0 2-
b0 1-
b0 0-
0/-
1.-
b0 --
b0 ,-
0+-
b1000001001000000000000000000000 *-
b11000010100000100000000000000000 )-
b11000010100000100000000000000000 (-
b0 '-
b0 &-
bx %-
bx $-
bx #-
b0 "-
0!-
0~,
b1000000000000000000000000000000 },
b0 |,
b11000010100000100000000000000000 {,
0z,
b1000000101000000000000000000000 y,
b111101001000111101011100001010 x,
b0 w,
0p,
b0 o,
b0 n,
b0 m,
b0 l,
b0 k,
0j,
0i,
0h,
0g,
0f,
0e,
b0 d,
b0 c,
b0 b,
b0 a,
0`,
b0 _,
b0 ^,
b0 \,
b0 [,
b0 Z,
b0 Y,
b0 X,
0W,
b0 V,
0U,
0T,
b0 S,
b0 R,
b0 Q,
b0 P,
b0 O,
1N,
b0 M,
b0 L,
b0 K,
b0 J,
b0 I,
b0 H,
b0 G,
b0 F,
b0 E,
0D,
0C,
b0 B,
b0 A,
1@,
b110000001 ?,
0>,
b0 =,
b0 <,
b0 ;,
b0 :,
b0 9,
08,
b0 7,
b0 6,
15,
04,
b0 3,
b0 2,
b0 1,
b0 0,
b0 /,
b0 .,
b0 -,
0,,
b0 +,
0*,
0),
b0 (,
b0 ',
b0 &,
b0 %,
b0 $,
1#,
b0 ",
b0 !,
b0 ~+
b0 }+
b0 |+
b0 {+
b0 z+
b0 y+
b0 x+
0w+
1v+
b0 u+
b0 t+
0s+
b1000001001000000000000000000000 r+
b11000010100000100000000000000000 q+
b11000010100000100000000000000000 p+
b0 o+
b0 n+
bx m+
bx l+
bx k+
b0 j+
0i+
0h+
b1000000000000000000000000000000 g+
b0 f+
b11000010100000100000000000000000 e+
0d+
b1000000101000000000000000000000 c+
b111101001000111101011100001010 b+
b0 a+
0Z+
b0 Y+
b0 X+
b0 W+
b0 V+
b0 U+
0T+
0S+
0R+
0Q+
0P+
0O+
b0 N+
b0 M+
b0 L+
b0 K+
0J+
b0 I+
b0 H+
b0 F+
b0 E+
b0 D+
b0 C+
b0 B+
0A+
b0 @+
0?+
0>+
b0 =+
b0 <+
b0 ;+
b0 :+
b0 9+
18+
b0 7+
b0 6+
b0 5+
b0 4+
b0 3+
b0 2+
b0 1+
b0 0+
b0 /+
0.+
0-+
b0 ,+
b0 ++
1*+
b110000001 )+
0(+
b0 '+
b0 &+
b0 %+
b0 $+
b0 #+
0"+
b0 !+
b0 ~*
1}*
0|*
b0 {*
b0 z*
b0 y*
b0 x*
b0 w*
b0 v*
b0 u*
0t*
b0 s*
0r*
0q*
b0 p*
b0 o*
b0 n*
b0 m*
b0 l*
1k*
b0 j*
b0 i*
b0 h*
b0 g*
b0 f*
b0 e*
b0 d*
b0 c*
b0 b*
0a*
1`*
b0 _*
b0 ^*
0]*
b1000001001000000000000000000000 \*
b11000010100000100000000000000000 [*
b11000010100000100000000000000000 Z*
b0 Y*
b0 X*
bx W*
bx V*
bx U*
b0 T*
0S*
0R*
b1000000000000000000000000000000 Q*
b0 P*
b11000010100000100000000000000000 O*
0N*
b1000000101000000000000000000000 M*
b111101001000111101011100001010 L*
b0 K*
0D*
b0 C*
b0 B*
b0 A*
b0 @*
b0 ?*
0>*
0=*
0<*
0;*
0:*
09*
b0 8*
b0 7*
b0 6*
b0 5*
04*
b0 3*
b0 2*
b0 0*
b0 /*
b0 .*
b0 -*
b0 ,*
0+*
b0 **
0)*
0(*
b0 '*
b0 &*
b0 %*
b0 $*
b0 #*
1"*
b0 !*
b0 ~)
b0 })
b0 |)
b0 {)
b0 z)
b0 y)
b0 x)
b0 w)
0v)
0u)
b0 t)
b0 s)
1r)
b110000001 q)
0p)
b0 o)
b0 n)
b0 m)
b0 l)
b0 k)
0j)
b0 i)
b0 h)
1g)
0f)
b0 e)
b0 d)
b0 c)
b0 b)
b0 a)
b0 `)
b0 _)
0^)
b0 ])
0\)
0[)
b0 Z)
b0 Y)
b0 X)
b0 W)
b0 V)
1U)
b0 T)
b0 S)
b0 R)
b0 Q)
b0 P)
b0 O)
b0 N)
b0 M)
b0 L)
0K)
1J)
b0 I)
b0 H)
0G)
b1000001001000000000000000000000 F)
b11000010100000100000000000000000 E)
b11000010100000100000000000000000 D)
b0 C)
b0 B)
bx A)
bx @)
bx ?)
b0 >)
0=)
0<)
b1000000000000000000000000000000 ;)
b0 :)
b11000010100000100000000000000000 9)
08)
b1000000101000000000000000000000 7)
b111101001000111101011100001010 6)
b0 5)
0.)
b0 -)
b0 ,)
b0 +)
b0 *)
b0 ))
0()
0')
0&)
0%)
0$)
0#)
b0 ")
b0 !)
b0 ~(
b0 }(
0|(
b0 {(
b0 z(
b100 x(
b0 w(
b0 v(
b0 u(
b0 t(
b0 s(
b0 k(
b0 j(
b10101100111000011010110011100001 i(
bx h(
0g(
0f(
b11011110101011011011111011101111 e(
1d(
bx c(
bx b(
bx a(
bx `(
bx _(
bx ^(
bx ](
bx \(
bx [(
bx Z(
bx Y(
bx X(
bx W(
bx V(
bx U(
bx T(
bx S(
bx R(
bx Q(
b0 P(
xO(
bx N(
bx M(
bx L(
bx K(
1J(
bx I(
bx H(
bx G(
bx F(
bx E(
bx D(
bx C(
bx B(
bx A(
bx @(
bx ?(
bx >(
bx =(
bx <(
bx ;(
bx :(
bx 9(
bx 8(
bx 7(
bx 6(
15(
bx 4(
bx 3(
bx 2(
bx 1(
bx 0(
bx /(
bx .(
bx -(
b0 ,(
bx +(
bx *(
bx )(
bx ((
bx '(
bx &(
bx %(
bzxx000 $(
bx #(
bx "(
bx !(
bx ~'
bx }'
bx |'
bx {'
bx z'
bx y'
bx x'
bx w'
bx v'
bx u'
bx t'
bx s'
bx r'
bx q'
bx p'
b0 o'
b0 n'
b0 m'
bx l'
bx k'
bx j'
bx i'
bx h'
bx g'
bx f'
bx e'
bx d'
bx c'
bx b'
bx a'
bx `'
bx _'
bx ^'
x]'
bx \'
bx ['
b100000 Z'
bx Y'
bx X'
bx W'
bx V'
bx U'
bx T'
b0 S'
bx R'
bx0 Q'
bx P'
bx0 O'
bx N'
bx000000000000 M'
bx L'
bx K'
bx J'
bx I'
bx H'
bx G'
xF'
b100000 E'
bx D'
bx C'
bx B'
bx A'
bx @'
bx ?'
bx >'
bx ='
b0 <'
b0 ;'
bx :'
bzxx000 9'
bx 8'
bx 7'
bx 6'
bx 5'
bx 4'
bx 3'
bx 2'
bx 1'
bx 0'
bx /'
bx .'
bx -'
x,'
bx +'
bx *'
b0 )'
b0 ('
bx ''
bx &'
bx %'
bx $'
b0 #'
bx "'
bx !'
b0 ~&
b0 }&
bx |&
bx {&
bx z&
bx y&
b0 x&
bx w&
bx v&
bx u&
bx t&
bx s&
bx r&
bx q&
bx p&
bx o&
b110000001 n&
0m&
b0 l&
b0 k&
b0 j&
b0 i&
b0 h&
0g&
b0 f&
b0 e&
1d&
0c&
b0 b&
b0 a&
b0 `&
b0 _&
b0 ^&
0]&
b1111111 \&
0[&
b100010110100101101001011 Z&
b100000000000000000000000 Y&
b10001011010010110100101100000000000000000000000 X&
b10110100101101001011 W&
b100010110100101101001011000000000000000000000000 V&
0U&
b10111111100010110100101101001011 T&
b11111110 S&
0R&
1Q&
b111111000000000000000000000000 P&
b11000000000010110100101101001011 O&
0N&
0M&
0L&
b1111111 K&
0J&
b111111111110101111100101 I&
b100000000000101000001110 H&
b11111111111111111111111101101011101100010000110 G&
b11111111111111111111111 F&
b111111111111111111111111011010111011000100001100 E&
1D&
b111111111111111111111111111111 C&
b11111110 B&
0A&
0@&
b111111100000000000101000001110 ?&
b111111111111111110101111100101 >&
0=&
0<&
0;&
b1111110 :&
09&
b111111111110101111100101 8&
b100000000000000000000000 7&
b11111111111010111110010100000000000000000000000 6&
b11111111110101111100101 5&
b111111111110101111100101000000000000000000000000 4&
03&
b111111011111111110101111100101 2&
b11111101 1&
00&
0/&
b111111000000000000000000000000 .&
b111111111111111110101111100101 -&
0,&
0+&
b1 *&
b100000000000101000001110 )&
b1111111 (&
b1010000000000010100000111 '&
b10000000 &&
0%&
b1000000000000000000000000000000 $&
0#&
0"&
b10000000 !&
b10 ~%
b1111111 }%
b1000000000000000000000000000000 |%
b10111111011111111110101111100101 {%
1z%
b111111100000000000101000001110 y%
b100000000000000000000000 x%
b0 w%
b111111111110101111100101 v%
b1111111111101011111001 u%
b1010000000000010100000111 t%
b110000000000010100000111 s%
b111111100000000000101000001110 r%
b100000000000101000001110 q%
0p%
0o%
b10111111011111111110101111100101 n%
b1000000000000000000000000000000 m%
0l%
0k%
b111111011111111110101111100101 j%
b111111100000000000101000001110 i%
b111111111111111111111111111111 h%
b111111000000000000000000000000 g%
b111111111111111110101111100101 f%
0e%
b1111111 d%
0c%
b111110111000001111111101 b%
b100000100011111000000010 a%
b11111111111010111110010011010000100110111111010 `%
b11111111110101111100101 _%
b111111111110101111100100110100001001101111110100 ^%
1]%
b111111111111111110101111100101 \%
b11111110 [%
0Z%
0Y%
b111111100000100011111000000010 X%
b111111111110111000001111111101 W%
0V%
0U%
0T%
b1111110 S%
0R%
b111110111000001111111101 Q%
b100000000000000000000000 P%
b11111011100000111111110100000000000000000000000 O%
b11110111000001111111101 N%
b111110111000001111111101000000000000000000000000 M%
0L%
b111111011110111000001111111101 K%
b11111101 J%
0I%
0H%
b111111000000000000000000000000 G%
b111111111110111000001111111101 F%
0E%
0D%
b1 C%
b100000100011111000000010 B%
b1111111 A%
b1010000010001111100000001 @%
b10000000 ?%
0>%
b1000000000000000000000000000000 =%
0<%
0;%
b10000000 :%
b10 9%
b1111111 8%
b1000000000000000000000000000000 7%
b10111111011110111000001111111101 6%
15%
b111111100000100011111000000010 4%
b100000000000000000000000 3%
b0 2%
b111110111000001111111101 1%
b1111101110000011111111 0%
b1010000010001111100000001 /%
b110000010001111100000001 .%
b111111100000100011111000000010 -%
b100000100011111000000010 ,%
0+%
0*%
b10111111011110111000001111111101 )%
b1000000000000000000000000000000 (%
0'%
0&%
b111111011110111000001111111101 %%
b111111100000100011111000000010 $%
b111111111111111110101111100101 #%
b111111000000000000000000000000 "%
b111111111110111000001111111101 !%
0~$
b1111111 }$
0|$
b110111100001111000100000 {$
b100100001111000011110000 z$
b11111011100000111111110011110100011111000000000 y$
b11110111000001111111101 x$
b111110111000001111111100111101000111110000000000 w$
1v$
b111111111110111000001111111101 u$
b11111110 t$
0s$
0r$
b111111100100001111000011110000 q$
b111111110111100001111000100000 p$
0o$
0n$
0m$
b1111110 l$
0k$
b110111100001111000100000 j$
b100000000000000000000000 i$
b11011110000111100010000000000000000000000000000 h$
b10111100001111000100000 g$
b110111100001111000100000000000000000000000000000 f$
0e$
b111111010111100001111000100000 d$
b11111101 c$
0b$
0a$
b111111000000000000000000000000 `$
b111111110111100001111000100000 _$
0^$
0]$
b1 \$
b100100001111000011110000 [$
b1111111 Z$
b1010010000111100001111000 Y$
b10000000 X$
0W$
b1000000000000000000000000000000 V$
0U$
0T$
b10000000 S$
b10 R$
b1111111 Q$
b1000000000000000000000000000000 P$
b10111111010111100001111000100000 O$
1N$
b111111100100001111000011110000 M$
b100000000000000000000000 L$
b0 K$
b110111100001111000100000 J$
b1101111000011110001000 I$
b1010010000111100001111000 H$
b110010000111100001111000 G$
b111111100100001111000011110000 F$
b100100001111000011110000 E$
0D$
0C$
b10111111010111100001111000100000 B$
b1000000000000000000000000000000 A$
0@$
0?$
b111111010111100001111000100000 >$
b111111100100001111000011110000 =$
b111111111110111000001111111101 <$
b111111000000000000000000000000 ;$
b111111110111100001111000100000 :$
b1 9$
b110111100001111000100000 8$
b1111111 7$
b1011011110000111100010000 6$
b10000000 5$
14$
b10111111100010110100101101001011 3$
b1000000000000000000000000000000 2$
01$
10$
b10000000 /$
b1 .$
b1111111 -$
b1000000001101001011010010110101 ,$
b10111111100010110100101101001011 +$
1*$
b111111110111100001111000100000 )$
b101101001011010010110101 ($
b0 '$
b100010110100101101001011 &$
b10001011010010110100101 %$
b1011011110000111100010000 $$
b101110100101101001011011 #$
b111111110111100001111000100000 "$
b110111100001111000100000 !$
0~#
0}#
b1000000001101001011010010110101 |#
0{#
0z#
0y#
b111111111111111111111111111111 x#
b1111110 w#
0v#
b111111111111111111111111 u#
b100000000000000000000000 t#
b11111111111111111111111100000000000000000000000 s#
b11111111111111111111111 r#
b111111111111111111111111000000000000000000000000 q#
0p#
b111111011111111111111111111111 o#
b11111101 n#
0m#
0l#
b111111000000000000000000000000 k#
0j#
0i#
b10111111100010110100101101001011 h#
b111111110111100001111000100000 g#
b111111111110111000001111111101 f#
b111111111111111110101111100101 e#
b111111111111111111111111111111 d#
b111111000000000000000000000000 c#
b1111110 b#
b111111000000000000000000000000 a#
b111111011111111111111111111111 `#
b1111110 _#
b111111011111111111111111111111 ^#
0]#
b111111000000000000000000000000 \#
b111111000000000000000000000000 [#
b0 Z#
b0 Y#
b0 X#
b0 W#
b0 V#
b0 U#
b0 T#
b0 S#
b0 R#
b0 Q#
0P#
b0 O#
0N#
0M#
b0 L#
b0 K#
b0 J#
b10000000000000000000000000000000 I#
b0 H#
xG#
1F#
1E#
b10000000000000000000000000000000 D#
b0 C#
b0 B#
b0 A#
b0 @#
b0 ?#
b0 >#
b0 =#
b0 <#
b0 ;#
b10000000000000000000000000000000 :#
b0 9#
b0 8#
b0 7#
b10000000000000000000000000000000 6#
b0 5#
bx 4#
b10000000000000000000000000000000 3#
b0 2#
b0 1#
b0 0#
b10000000000000000000000000000000 /#
bx .#
b0 -#
0,#
b0 +#
0*#
b10000000000000000000000000000000 )#
b0 (#
b111111011111111111111111111111 '#
b1 &#
b0 %#
b0 $#
b0 ##
b0 "#
b0 !#
b10000000000000000000000000000000 ~"
b0 }"
0|"
0{"
0z"
bx y"
bz x"
b1 w"
b0 v"
bz u"
bz t"
b0 s"
b0 r"
b0 q"
xp"
xo"
b0 n"
bx m"
bx l"
bx k"
bx j"
b0 i"
b0 h"
bx g"
bx f"
bx e"
bx d"
b0 c"
b0 b"
bx a"
bx `"
bx _"
bx ^"
b0 ]"
1\"
1["
1Z"
0Y"
0X"
0W"
b0 V"
b0 U"
bx T"
bx S"
bx R"
bx Q"
bx P"
bx O"
bx N"
bx M"
bx L"
bx K"
bx J"
bx I"
bx H"
bx G"
bx F"
bx E"
bx D"
bx C"
bx B"
bx A"
bx @"
bx ?"
bx >"
bx ="
bx <"
bx ;"
bx :"
bx 9"
bx 8"
bx 7"
bx 6"
bx 5"
bx 4"
bx 3"
bx 2"
bx 1"
x0"
bx /"
bx ."
bx -"
x,"
0+"
0*"
0)"
0("
bx '"
bx &"
bx %"
bx $"
x#"
bx ""
b0 !"
bx ~
b0 }
bx |
bx {
xz
xy
bx x
bx w
bx v
bx u
bx t
bx s
bx r
bx q
xp
bx o
bzxx000 n
bx m
bx l
bx k
xj
bx i
bx h
bx g
bx f
xe
b0 d
bx c
bx b
xa
x`
x_
bx ^
x]
x\
x[
bx Z
bx Y
bx X
xW
bx V
bx U
bx T
bx S
bx R
xQ
bx P
bx O
xN
bx M
bx L
bx K
bx J
bx I
bx H
xG
bx F
bx E
xD
bx C
bx B
bx A
bx @
x?
bx >
bx =
x<
bx ;
bx :
x9
bx 8
bx 7
z6
bx 5
b0 4
bx 3
bx 2
11
00
bx /
0.
x-
b0 ,
x+
bx *
bx )
0(
bx '
bx &
b0 %
1$
x#
bx "
x!
$end
#10
b0 C
b0 9"
b0 2"
b0 7"
b0 S"
b0 l'
b0x B"
b0x C"
#20
bx C
bx 9"
0[
00"
#50
b1000000000000011001 )
b1000000000000011001 U
b1000000000000011001 K(
b1000000000000011001 b(
b0 C
b0 9"
b0 A
b0 8"
b0 k'
b0 '
b0 6"
b0 ['
b0 j'
b0 I(
b0 a(
b100 x(
10
#51
b0 )#
b0 D#
0F#
b0 I#
1G#
b0 /#
b0 6#
b0 :#
0#
0!
b0 "
b0 h(
b0 *
b0 5"
b0 e'
b0 O'
b0 M'
b0 Q'
b0 N'
b0 P'
b0 /'
b0 -'
b0 0'
b0 :'
b0 .'
b0 1(
b0 0(
b0 /(
b0 3(
b0 I'
b0 H'
b0 G'
b0 B'
b0 A'
b0 @'
b0 W'
b0 V'
0F'
0o"
0p"
b0 .#
b0 4#
bx 2"
bx 7"
bx S"
bx l'
b0 ;"
b0 3"
b0 P"
b0 +'
b0 4"
b0 Q"
b0 "'
0O(
0-
0]'
0+
b0 E
b0 d'
b0 h'
b0 &
b0 c(
b0 |
b0 d"
b0 v&
b0 $'
b0 ~
b0 ^"
b0 u&
b0 y&
b0 7
b0 _"
b0 e"
b0 k"
b0 z&
b0 %'
b0 D'
b0 Y'
b0 c'
b0 `(
b0 b
b0 3'
b0 R'
b0 L(
b0 ^
b0 6(
b0 M(
b0 o
b0 p'
b0 H(
b0 /"
b0 T"
b0 8(
b0 ."
b0 v'
b0 9(
b0 -"
b0 u'
b0 :(
0,"
0#"
0p
b0 r
b0 q&
b0 r'
b0 F(
b0 '"
b0 y"
b0 ;(
0y
0z
b0 1"
b0 >"
b0 7(
b0 s
b0 r&
b0 E(
b0 t
b0 s&
b0 s'
b0 D(
b0 u
b0 t&
b0 C(
b0 q
b0 K'
b0 q'
b0 G(
b0 ""
b0 *'
b0 ?(
b0 $"
b0 m"
b0 >(
b0 %"
b0 g"
b0 =(
b0 &"
b0 a"
b0 <(
b0 v
b0 ''
b0 B(
b0 w
b0 |&
b0 A(
b0 x
b0 !'
b0 t'
b0 @(
b0 F
b0 #(
b0 T(
b0 3
b0 S
b0 x'
b0 5
b0 R
b0 y'
0Q
0N
0G
b0 I
b0 _'
b0 !(
b0 J
b0 `'
b0 ~'
b0 H
b0 p&
b0 "(
b0 S(
b0 O
b0 f'
b0 {'
b0 P
b0 `"
b0 f"
b0 l"
b0 z'
b0 Q(
b0 K
b0 g'
b0 }'
b0 /
b0 2
b0 T
b0 {&
b0 &'
b0 w'
b0 N(
b0 M
b0 b'
b0 |'
b0 8
b0 Z(
b0 _(
0?
0<
09
b0 :
b0 o&
b0 C'
b0 X'
b0 ^'
b0 Y(
b0 =
b0 W(
b0 ^(
b0 >
b0 V(
b0 \(
b0 @
b0 U(
b0 ](
b0 ;
b0 X(
b0 [(
#60
b100 B
b100 \'
b100 i'
#61
b0 2"
b0 7"
b0 S"
b0 l'
b0 B"
b0 C"
b0 ="
b0 <"
b0 :"
b0 ?"
b0 O"
b100 L
b100 a'
b100 R(
#71
b0 f
b0 ?'
b0 +(
b0 g
b0 >'
b0 *(
b0 h
b0 ='
b0 )(
b0 Y
b0 U'
b0 .(
b0 Z
b0 T'
b0 -(
b0 A"
b0 @"
b0 D"
#81
0_
1W
0,'
0e
b10 V
b10 1'
b10 4(
0`
b0 k
b0 6'
b0 '(
b0 m
b0 8'
b0 %(
bz00000 n
bz00000 9'
bz00000 $(
b0 X
b0 2'
b0 J'
b0 2(
b0 l
b0 7'
b0 &(
0j
#100
b100000 E'
b100000 Z'
00
#101
b0 I"
b0 H"
b0 K"
b0 R"
b0 G"
b0 J"
b0 L"
#150
b100 x(
10
#200
0J(
x5(
1g(
00
01
#250
0s-
b1011001110000110101100111000011 i(
b1011001110000110101100111000011 t-
b1011001110000110101100111000011 v-
10
#251
b10000000000000000000000000000000 )#
b10000000000000000000000000000000 D#
1F#
b10000000000000000000000000000000 I#
xG#
b10000000000000000000000000000000 /#
b10000000000000000000000000000000 6#
b10000000000000000000000000000000 :#
b100 "
b100 h(
b100 *
b100 5"
b100 e'
xo"
xp"
bx .#
bx 4#
b100 7
b100 _"
b100 e"
b100 k"
b100 z&
b100 %'
b100 D'
b100 Y'
b100 c'
b100 `(
b10 o
b10 p'
b10 H(
1p
bx '"
bx y"
bx ;(
bz00000 1"
bz00000 >"
bz00000 7(
b100 ;
b100 X(
b100 [(
#300
00
#350
0s-
b10110011100001101011001110000110 i(
b10110011100001101011001110000110 t-
b10110011100001101011001110000110 v-
10
#351
b0 |
b0 d"
b0 v&
b0 $'
b1 ~
b1 ^"
b1 u&
b1 y&
b10 F
b10 #(
b10 T(
1G
#400
00
#450
0s-
b1100111000011010110011100001100 i(
b1100111000011010110011100001100 t-
b1100111000011010110011100001100 v-
10
#451
b0 "
b0 h(
b0 *
b0 5"
b0 e'
b0 7
b0 _"
b0 e"
b0 k"
b0 z&
b0 %'
b0 D'
b0 Y'
b0 c'
b0 `(
b0 |
b0 d"
b0 v&
b0 $'
b10 8
b10 Z(
b10 _(
19
#500
00
#550
1s-
b11001110000110101100111000011000 i(
b11001110000110101100111000011000 t-
b11001110000110101100111000011000 v-
10
#600
00
#650
1s-
b10011100001101011001110000110001 i(
b10011100001101011001110000110001 t-
b10011100001101011001110000110001 v-
10
#700
00
#750
1s-
b111000011010110011100001100011 i(
b111000011010110011100001100011 t-
b111000011010110011100001100011 v-
10
#800
00
#850
0s-
b1110000110101100111000011000111 i(
b1110000110101100111000011000111 t-
b1110000110101100111000011000111 v-
10
#900
00
#950
1s-
b11100001101011001110000110001110 i(
b11100001101011001110000110001110 t-
b11100001101011001110000110001110 v-
10
#1000
00
#1050
0s-
b11000011010110011100001100011101 i(
b11000011010110011100001100011101 t-
b11000011010110011100001100011101 v-
10
#1100
00
#1150
1s-
b10000110101100111000011000111010 i(
b10000110101100111000011000111010 t-
b10000110101100111000011000111010 v-
10
#1200
00
#1250
0s-
b1101011001110000110001110101 i(
b1101011001110000110001110101 t-
b1101011001110000110001110101 v-
10
#1300
00
#1350
1s-
b11010110011100001100011101010 i(
b11010110011100001100011101010 t-
b11010110011100001100011101010 v-
10
#1400
00
#1450
1s-
b110101100111000011000111010101 i(
b110101100111000011000111010101 t-
b110101100111000011000111010101 v-
10
#1500
00
#1550
1s-
b1101011001110000110001110101011 i(
b1101011001110000110001110101011 t-
b1101011001110000110001110101011 v-
10
#1600
00
#1650
0s-
b11010110011100001100011101010111 i(
b11010110011100001100011101010111 t-
b11010110011100001100011101010111 v-
10
#1700
00
#1750
1s-
b10101100111000011000111010101110 i(
b10101100111000011000111010101110 t-
b10101100111000011000111010101110 v-
10
#1800
00
#1850
1s-
b1011001110000110001110101011101 i(
b1011001110000110001110101011101 t-
b1011001110000110001110101011101 v-
10
#1900
00
#1950
1s-
b10110011100001100011101010111011 i(
b10110011100001100011101010111011 t-
b10110011100001100011101010111011 v-
10
#2000
00
#2050
0s-
b1100111000011000111010101110111 i(
b1100111000011000111010101110111 t-
b1100111000011000111010101110111 v-
10
#2100
00
#2150
0s-
b11001110000110001110101011101110 i(
b11001110000110001110101011101110 t-
b11001110000110001110101011101110 v-
10
#2200
00
#2250
0s-
b10011100001100011101010111011100 i(
b10011100001100011101010111011100 t-
b10011100001100011101010111011100 v-
10
#2300
00
#2350
1s-
b111000011000111010101110111000 i(
b111000011000111010101110111000 t-
b111000011000111010101110111000 v-
10
#2400
00
#2450
1s-
b1110000110001110101011101110001 i(
b1110000110001110101011101110001 t-
b1110000110001110101011101110001 v-
10
#2500
00
#2550
1s-
b11100001100011101010111011100011 i(
b11100001100011101010111011100011 t-
b11100001100011101010111011100011 v-
10
#2600
00
#2650
b11000011000111010101110111000111 i(
b11000011000111010101110111000111 t-
b11000011000111010101110111000111 v-
10
#2700
00
#2750
0s-
b10000110001110101011101110001111 i(
b10000110001110101011101110001111 t-
b10000110001110101011101110001111 v-
10
#2800
00
#2850
0s-
b1100011101010111011100011110 i(
b1100011101010111011100011110 t-
b1100011101010111011100011110 v-
10
#2900
00
#2950
1s-
b11000111010101110111000111100 i(
b11000111010101110111000111100 t-
b11000111010101110111000111100 v-
10
#3000
00
#3050
1s-
b110001110101011101110001111001 i(
b110001110101011101110001111001 t-
b110001110101011101110001111001 v-
10
#3100
00
#3150
1s-
b1100011101010111011100011110011 i(
b1100011101010111011100011110011 t-
b1100011101010111011100011110011 v-
10
#3200
00
#3250
b11000111010101110111000111100111 i(
b11000111010101110111000111100111 t-
b11000111010101110111000111100111 v-
10
#3300
00
#3350
0s-
b10001110101011101110001111001111 i(
b10001110101011101110001111001111 t-
b10001110101011101110001111001111 v-
10
#3400
00
#3450
1s-
b11101010111011100011110011110 i(
b11101010111011100011110011110 t-
b11101010111011100011110011110 v-
10
#3500
00
#3550
0s-
b111010101110111000111100111101 i(
b111010101110111000111100111101 t-
b111010101110111000111100111101 v-
10
#3600
00
#3650
0s-
b1110101011101110001111001111010 i(
b1110101011101110001111001111010 t-
b1110101011101110001111001111010 v-
10
#3700
00
#3750
0s-
b11101010111011100011110011110100 i(
b11101010111011100011110011110100 t-
b11101010111011100011110011110100 v-
10
#3800
00
#3850
1s-
b11010101110111000111100111101000 i(
b11010101110111000111100111101000 t-
b11010101110111000111100111101000 v-
10
#3900
00
#3950
1s-
b10101011101110001111001111010001 i(
b10101011101110001111001111010001 t-
b10101011101110001111001111010001 v-
10
#4000
00
#4050
1s-
b1010111011100011110011110100011 i(
b1010111011100011110011110100011 t-
b1010111011100011110011110100011 v-
10
#4100
00
#4150
0s-
b10101110111000111100111101000111 i(
b10101110111000111100111101000111 t-
b10101110111000111100111101000111 v-
10
#4200
00
#4250
1s-
b1011101110001111001111010001110 i(
b1011101110001111001111010001110 t-
b1011101110001111001111010001110 v-
10
#4300
00
#4350
0s-
b10111011100011110011110100011101 i(
b10111011100011110011110100011101 t-
b10111011100011110011110100011101 v-
10
#4400
00
#4450
1s-
b1110111000111100111101000111010 i(
b1110111000111100111101000111010 t-
b1110111000111100111101000111010 v-
10
#4500
00
#4550
1s-
b11101110001111001111010001110101 i(
b11101110001111001111010001110101 t-
b11101110001111001111010001110101 v-
10
#4600
00
#4650
0s-
b11011100011110011110100011101011 i(
b11011100011110011110100011101011 t-
b11011100011110011110100011101011 v-
10
#4700
00
#4750
1s-
b10111000111100111101000111010110 i(
b10111000111100111101000111010110 t-
b10111000111100111101000111010110 v-
10
#4800
00
#4850
0s-
b1110001111001111010001110101101 i(
b1110001111001111010001110101101 t-
b1110001111001111010001110101101 v-
10
#4900
00
#4950
0s-
b11100011110011110100011101011010 i(
b11100011110011110100011101011010 t-
b11100011110011110100011101011010 v-
10
#5000
00
#5050
1s-
b11000111100111101000111010110100 i(
b11000111100111101000111010110100 t-
b11000111100111101000111010110100 v-
10
#5100
00
#5150
1s-
b10001111001111010001110101101001 i(
b10001111001111010001110101101001 t-
b10001111001111010001110101101001 v-
10
#5200
00
#5250
1s-
b11110011110100011101011010011 i(
b11110011110100011101011010011 t-
b11110011110100011101011010011 v-
10
#5300
00
#5350
b111100111101000111010110100111 i(
b111100111101000111010110100111 t-
b111100111101000111010110100111 v-
10
#5400
00
#5450
b1111001111010001110101101001111 i(
b1111001111010001110101101001111 t-
b1111001111010001110101101001111 v-
10
#5500
00
#5550
b11110011110100011101011010011111 i(
b11110011110100011101011010011111 t-
b11110011110100011101011010011111 v-
10
#5600
00
#5650
0s-
b11100111101000111010110100111111 i(
b11100111101000111010110100111111 t-
b11100111101000111010110100111111 v-
10
#5700
00
#5750
0s-
b11001111010001110101101001111110 i(
b11001111010001110101101001111110 t-
b11001111010001110101101001111110 v-
10
#5800
00
#5850
1s-
b10011110100011101011010011111100 i(
b10011110100011101011010011111100 t-
b10011110100011101011010011111100 v-
10
#5900
00
#5950
1s-
b111101000111010110100111111001 i(
b111101000111010110100111111001 t-
b111101000111010110100111111001 v-
10
#6000
00
#6050
1s-
b1111010001110101101001111110011 i(
b1111010001110101101001111110011 t-
b1111010001110101101001111110011 v-
10
#6100
00
#6150
0s-
b11110100011101011010011111100111 i(
b11110100011101011010011111100111 t-
b11110100011101011010011111100111 v-
10
#6200
00
#6250
1s-
b11101000111010110100111111001110 i(
b11101000111010110100111111001110 t-
b11101000111010110100111111001110 v-
10
#6300
00
#6350
0s-
b11010001110101101001111110011101 i(
b11010001110101101001111110011101 t-
b11010001110101101001111110011101 v-
10
#6400
00
#6450
1s-
b10100011101011010011111100111010 i(
b10100011101011010011111100111010 t-
b10100011101011010011111100111010 v-
10
#6500
00
#6550
1s-
b1000111010110100111111001110101 i(
b1000111010110100111111001110101 t-
b1000111010110100111111001110101 v-
10
#6600
00
#6650
0s-
b10001110101101001111110011101011 i(
b10001110101101001111110011101011 t-
b10001110101101001111110011101011 v-
10
#6700
00
#6750
0s-
b11101011010011111100111010110 i(
b11101011010011111100111010110 t-
b11101011010011111100111010110 v-
10
#6800
00
#6850
0s-
b111010110100111111001110101100 i(
b111010110100111111001110101100 t-
b111010110100111111001110101100 v-
10
#6900
00
#6950
1s-
b1110101101001111110011101011000 i(
b1110101101001111110011101011000 t-
b1110101101001111110011101011000 v-
10
#7000
00
#7050
0s-
b11101011010011111100111010110001 i(
b11101011010011111100111010110001 t-
b11101011010011111100111010110001 v-
10
#7100
00
#7150
0s-
b11010110100111111001110101100010 i(
b11010110100111111001110101100010 t-
b11010110100111111001110101100010 v-
10
#7200
00
#7250
0s-
b10101101001111110011101011000100 i(
b10101101001111110011101011000100 t-
b10101101001111110011101011000100 v-
10
#7300
00
#7350
1s-
b1011010011111100111010110001000 i(
b1011010011111100111010110001000 t-
b1011010011111100111010110001000 v-
10
#7400
00
#7450
1s-
b10110100111111001110101100010001 i(
b10110100111111001110101100010001 t-
b10110100111111001110101100010001 v-
10
#7500
00
#7550
1s-
b1101001111110011101011000100011 i(
b1101001111110011101011000100011 t-
b1101001111110011101011000100011 v-
10
#7600
00
#7650
0s-
b11010011111100111010110001000111 i(
b11010011111100111010110001000111 t-
b11010011111100111010110001000111 v-
10
#7700
00
#7750
1s-
b10100111111001110101100010001110 i(
b10100111111001110101100010001110 t-
b10100111111001110101100010001110 v-
10
#7800
00
#7850
1s-
b1001111110011101011000100011101 i(
b1001111110011101011000100011101 t-
b1001111110011101011000100011101 v-
10
#7900
00
#7950
1s-
b10011111100111010110001000111011 i(
b10011111100111010110001000111011 t-
b10011111100111010110001000111011 v-
10
#8000
00
#8050
b111111001110101100010001110111 i(
b111111001110101100010001110111 t-
b111111001110101100010001110111 v-
10
#8100
00
#8150
b1111110011101011000100011101111 i(
b1111110011101011000100011101111 t-
b1111110011101011000100011101111 v-
10
#8200
00
#8250
0s-
b11111100111010110001000111011111 i(
b11111100111010110001000111011111 t-
b11111100111010110001000111011111 v-
10
#8300
00
#8350
0s-
b11111001110101100010001110111110 i(
b11111001110101100010001110111110 t-
b11111001110101100010001110111110 v-
10
#8400
00
#8450
0s-
b11110011101011000100011101111100 i(
b11110011101011000100011101111100 t-
b11110011101011000100011101111100 v-
10
#8500
00
#8550
1s-
b11100111010110001000111011111000 i(
b11100111010110001000111011111000 t-
b11100111010110001000111011111000 v-
10
#8600
00
#8650
1s-
b11001110101100010001110111110001 i(
b11001110101100010001110111110001 t-
b11001110101100010001110111110001 v-
10
#8700
00
#8750
0s-
b10011101011000100011101111100011 i(
b10011101011000100011101111100011 t-
b10011101011000100011101111100011 v-
10
#8800
00
#8850
1s-
b111010110001000111011111000110 i(
b111010110001000111011111000110 t-
b111010110001000111011111000110 v-
10
#8900
00
#8950
1s-
b1110101100010001110111110001101 i(
b1110101100010001110111110001101 t-
b1110101100010001110111110001101 v-
10
#9000
00
#9050
1s-
b11101011000100011101111100011011 i(
b11101011000100011101111100011011 t-
b11101011000100011101111100011011 v-
10
#9100
00
#9150
0s-
b11010110001000111011111000110111 i(
b11010110001000111011111000110111 t-
b11010110001000111011111000110111 v-
10
#9200
00
#9250
0s-
b10101100010001110111110001101110 i(
b10101100010001110111110001101110 t-
b10101100010001110111110001101110 v-
10
#9300
00
#9350
0s-
b1011000100011101111100011011100 i(
b1011000100011101111100011011100 t-
b1011000100011101111100011011100 v-
10
#9400
00
#9450
1s-
b10110001000111011111000110111000 i(
b10110001000111011111000110111000 t-
b10110001000111011111000110111000 v-
10
#9500
00
#9550
0s-
b1100010001110111110001101110001 i(
b1100010001110111110001101110001 t-
b1100010001110111110001101110001 v-
10
#9600
00
#9650
1s-
b11000100011101111100011011100010 i(
b11000100011101111100011011100010 t-
b11000100011101111100011011100010 v-
10
#9700
00
#9750
1s-
b10001000111011111000110111000101 i(
b10001000111011111000110111000101 t-
b10001000111011111000110111000101 v-
10
#9800
00
#9850
0s-
b10001110111110001101110001011 i(
b10001110111110001101110001011 t-
b10001110111110001101110001011 v-
10
#9900
00
#9950
0s-
b100011101111100011011100010110 i(
b100011101111100011011100010110 t-
b100011101111100011011100010110 v-
10
#10000
00
#10050
1s-
b1000111011111000110111000101100 i(
b1000111011111000110111000101100 t-
b1000111011111000110111000101100 v-
10
#10100
00
#10150
1s-
b10001110111110001101110001011001 i(
b10001110111110001101110001011001 t-
b10001110111110001101110001011001 v-
10
#10200
00
#10250
1s-
b11101111100011011100010110011 i(
b11101111100011011100010110011 t-
b11101111100011011100010110011 v-
10
#10300
00
#10350
b111011111000110111000101100111 i(
b111011111000110111000101100111 t-
b111011111000110111000101100111 v-
10
#10400
00
#10450
0s-
b1110111110001101110001011001111 i(
b1110111110001101110001011001111 t-
b1110111110001101110001011001111 v-
10
#10500
00
#10550
0s-
b11101111100011011100010110011110 i(
b11101111100011011100010110011110 t-
b11101111100011011100010110011110 v-
10
#10600
00
#10650
1s-
b11011111000110111000101100111100 i(
b11011111000110111000101100111100 t-
b11011111000110111000101100111100 v-
10
#10700
00
#10750
1s-
b10111110001101110001011001111001 i(
b10111110001101110001011001111001 t-
b10111110001101110001011001111001 v-
10
#10800
00
#10850
1s-
b1111100011011100010110011110011 i(
b1111100011011100010110011110011 t-
b1111100011011100010110011110011 v-
10
#10900
00
#10950
b11111000110111000101100111100111 i(
b11111000110111000101100111100111 t-
b11111000110111000101100111100111 v-
10
#11000
00
#11050
0s-
b11110001101110001011001111001111 i(
b11110001101110001011001111001111 t-
b11110001101110001011001111001111 v-
10
#11100
00
#11150
1s-
b11100011011100010110011110011110 i(
b11100011011100010110011110011110 t-
b11100011011100010110011110011110 v-
10
#11200
00
#11250
1s-
b11000110111000101100111100111101 i(
b11000110111000101100111100111101 t-
b11000110111000101100111100111101 v-
10
#11300
00
#11350
1s-
b10001101110001011001111001111011 i(
b10001101110001011001111001111011 t-
b10001101110001011001111001111011 v-
10
#11400
00
#11450
0s-
b11011100010110011110011110111 i(
b11011100010110011110011110111 t-
b11011100010110011110011110111 v-
10
#11500
00
#11550
1s-
b110111000101100111100111101110 i(
b110111000101100111100111101110 t-
b110111000101100111100111101110 v-
10
#11600
00
#11650
0s-
b1101110001011001111001111011101 i(
b1101110001011001111001111011101 t-
b1101110001011001111001111011101 v-
10
#11700
00
#11750
0s-
b11011100010110011110011110111010 i(
b11011100010110011110011110111010 t-
b11011100010110011110011110111010 v-
10
#11800
00
#11850
0s-
b10111000101100111100111101110100 i(
b10111000101100111100111101110100 t-
b10111000101100111100111101110100 v-
10
#11900
00
#11950
1s-
b1110001011001111001111011101000 i(
b1110001011001111001111011101000 t-
b1110001011001111001111011101000 v-
10
#12000
00
#12050
0s-
b11100010110011110011110111010001 i(
b11100010110011110011110111010001 t-
b11100010110011110011110111010001 v-
10
#12100
00
#12150
0s-
b11000101100111100111101110100010 i(
b11000101100111100111101110100010 t-
b11000101100111100111101110100010 v-
10
#12200
00
#12250
0s-
b10001011001111001111011101000100 i(
b10001011001111001111011101000100 t-
b10001011001111001111011101000100 v-
10
#12300
00
#12350
1s-
b10110011110011110111010001000 i(
b10110011110011110111010001000 t-
b10110011110011110111010001000 v-
10
#12400
00
#12450
0s-
b101100111100111101110100010001 i(
b101100111100111101110100010001 t-
b101100111100111101110100010001 v-
10
#12500
00
#12550
0s-
b1011001111001111011101000100010 i(
b1011001111001111011101000100010 t-
b1011001111001111011101000100010 v-
10
#12600
00
#12650
1s-
b10110011110011110111010001000100 i(
b10110011110011110111010001000100 t-
b10110011110011110111010001000100 v-
10
#12700
00
#12750
1s-
b1100111100111101110100010001001 i(
b1100111100111101110100010001001 t-
b1100111100111101110100010001001 v-
10
#12800
00
#12850
0s-
b11001111001111011101000100010011 i(
b11001111001111011101000100010011 t-
b11001111001111011101000100010011 v-
10
#12900
00
#12950
1s-
b10011110011110111010001000100110 i(
b10011110011110111010001000100110 t-
b10011110011110111010001000100110 v-
10
#13000
00
#13050
0s-
b111100111101110100010001001101 i(
b111100111101110100010001001101 t-
b111100111101110100010001001101 v-
10
#13100
00
#13150
0s-
b1111001111011101000100010011010 i(
b1111001111011101000100010011010 t-
b1111001111011101000100010011010 v-
10
#13200
00
#13250
1s-
b11110011110111010001000100110100 i(
b11110011110111010001000100110100 t-
b11110011110111010001000100110100 v-
10
#13300
00
#13350
1s-
b11100111101110100010001001101001 i(
b11100111101110100010001001101001 t-
b11100111101110100010001001101001 v-
10
#13400
00
#13450
0s-
b11001111011101000100010011010011 i(
b11001111011101000100010011010011 t-
b11001111011101000100010011010011 v-
10
#13500
00
#13550
1s-
b10011110111010001000100110100110 i(
b10011110111010001000100110100110 t-
b10011110111010001000100110100110 v-
10
#13600
00
#13650
1s-
b111101110100010001001101001101 i(
b111101110100010001001101001101 t-
b111101110100010001001101001101 v-
10
#13700
00
#13750
1s-
b1111011101000100010011010011011 i(
b1111011101000100010011010011011 t-
b1111011101000100010011010011011 v-
10
#13800
00
#13850
b11110111010001000100110100110111 i(
b11110111010001000100110100110111 t-
b11110111010001000100110100110111 v-
10
#13900
00
#13950
b11101110100010001001101001101111 i(
b11101110100010001001101001101111 t-
b11101110100010001001101001101111 v-
10
#14000
00
#14050
b11011101000100010011010011011111 i(
b11011101000100010011010011011111 t-
b11011101000100010011010011011111 v-
10
#14100
00
#14150
0s-
b10111010001000100110100110111111 i(
b10111010001000100110100110111111 t-
b10111010001000100110100110111111 v-
10
#14200
00
#14250
1s-
b1110100010001001101001101111110 i(
b1110100010001001101001101111110 t-
b1110100010001001101001101111110 v-
10
#14300
00
#14350
0s-
b11101000100010011010011011111101 i(
b11101000100010011010011011111101 t-
b11101000100010011010011011111101 v-
10
#14400
00
#14450
0s-
b11010001000100110100110111111010 i(
b11010001000100110100110111111010 t-
b11010001000100110100110111111010 v-
10
#14500
00
#14550
0s-
b10100010001001101001101111110100 i(
b10100010001001101001101111110100 t-
b10100010001001101001101111110100 v-
10
#14600
00
#14650
b1000100010011010011011111101000 i(
b1000100010011010011011111101000 t-
b1000100010011010011011111101000 v-
10
#14700
00
#14750
1s-
b10001000100110100110111111010000 i(
b10001000100110100110111111010000 t-
b10001000100110100110111111010000 v-
10
#14800
00
#14850
0s-
b10001001101001101111110100001 i(
b10001001101001101111110100001 t-
b10001001101001101111110100001 v-
10
#14900
00
#14950
0s-
b100010011010011011111101000010 i(
b100010011010011011111101000010 t-
b100010011010011011111101000010 v-
10
#15000
00
#15050
0s-
b1000100110100110111111010000100 i(
b1000100110100110111111010000100 t-
b1000100110100110111111010000100 v-
10
#15100
00
#15150
b10001001101001101111110100001000 i(
b10001001101001101111110100001000 t-
b10001001101001101111110100001000 v-
10
#15200
00
#15250
b10011010011011111101000010000 i(
b10011010011011111101000010000 t-
b10011010011011111101000010000 v-
10
#15300
00
#15350
b100110100110111111010000100000 i(
b100110100110111111010000100000 t-
b100110100110111111010000100000 v-
10
#15400
00
#15450
1s-
b1001101001101111110100001000000 i(
b1001101001101111110100001000000 t-
b1001101001101111110100001000000 v-
10
#15500
00
#15550
1s-
b10011010011011111101000010000001 i(
b10011010011011111101000010000001 t-
b10011010011011111101000010000001 v-
10
#15600
00
#15650
0s-
b110100110111111010000100000011 i(
b110100110111111010000100000011 t-
b110100110111111010000100000011 v-
10
#15700
00
#15750
0s-
b1101001101111110100001000000110 i(
b1101001101111110100001000000110 t-
b1101001101111110100001000000110 v-
10
#15800
00
#15850
0s-
b11010011011111101000010000001100 i(
b11010011011111101000010000001100 t-
b11010011011111101000010000001100 v-
10
#15900
00
#15950
b10100110111111010000100000011000 i(
b10100110111111010000100000011000 t-
b10100110111111010000100000011000 v-
10
#16000
00
#16050
1s-
b1001101111110100001000000110000 i(
b1001101111110100001000000110000 t-
b1001101111110100001000000110000 v-
10
#16100
00
#16150
1s-
b10011011111101000010000001100001 i(
b10011011111101000010000001100001 t-
b10011011111101000010000001100001 v-
10
#16200
00
#16250
1s-
b110111111010000100000011000011 i(
b110111111010000100000011000011 t-
b110111111010000100000011000011 v-
10
#16300
00
#16350
0s-
b1101111110100001000000110000111 i(
b1101111110100001000000110000111 t-
b1101111110100001000000110000111 v-
10
#16400
00
#16450
1s-
b11011111101000010000001100001110 i(
b11011111101000010000001100001110 t-
b11011111101000010000001100001110 v-
10
#16500
00
#16550
0s-
b10111111010000100000011000011101 i(
b10111111010000100000011000011101 t-
b10111111010000100000011000011101 v-
10
#16600
00
#16650
1s-
b1111110100001000000110000111010 i(
b1111110100001000000110000111010 t-
b1111110100001000000110000111010 v-
10
#16700
00
#16750
0s-
b11111101000010000001100001110101 i(
b11111101000010000001100001110101 t-
b11111101000010000001100001110101 v-
10
#16800
00
#16850
0s-
b11111010000100000011000011101010 i(
b11111010000100000011000011101010 t-
b11111010000100000011000011101010 v-
10
#16900
00
#16950
0s-
b11110100001000000110000111010100 i(
b11110100001000000110000111010100 t-
b11110100001000000110000111010100 v-
10
#17000
00
#17050
1s-
b11101000010000001100001110101000 i(
b11101000010000001100001110101000 t-
b11101000010000001100001110101000 v-
10
#17100
00
#17150
0s-
b11010000100000011000011101010001 i(
b11010000100000011000011101010001 t-
b11010000100000011000011101010001 v-
10
#17200
00
#17250
0s-
b10100001000000110000111010100010 i(
b10100001000000110000111010100010 t-
b10100001000000110000111010100010 v-
10
#17300
00
#17350
0s-
b1000010000001100001110101000100 i(
b1000010000001100001110101000100 t-
b1000010000001100001110101000100 v-
10
#17400
00
#17450
1s-
b10000100000011000011101010001000 i(
b10000100000011000011101010001000 t-
b10000100000011000011101010001000 v-
10
#17500
00
#17550
1s-
b1000000110000111010100010001 i(
b1000000110000111010100010001 t-
b1000000110000111010100010001 v-
10
#17600
00
#17650
1s-
b10000001100001110101000100011 i(
b10000001100001110101000100011 t-
b10000001100001110101000100011 v-
10
#17700
00
#17750
b100000011000011101010001000111 i(
b100000011000011101010001000111 t-
b100000011000011101010001000111 v-
10
#17800
00
#17850
0s-
b1000000110000111010100010001111 i(
b1000000110000111010100010001111 t-
b1000000110000111010100010001111 v-
10
#17900
00
#17950
0s-
b10000001100001110101000100011110 i(
b10000001100001110101000100011110 t-
b10000001100001110101000100011110 v-
10
#18000
00
#18050
0s-
b11000011101010001000111100 i(
b11000011101010001000111100 t-
b11000011101010001000111100 v-
10
#18100
00
#18150
b110000111010100010001111000 i(
b110000111010100010001111000 t-
b110000111010100010001111000 v-
10
#18200
00
#18250
1s-
b1100001110101000100011110000 i(
b1100001110101000100011110000 t-
b1100001110101000100011110000 v-
10
#18300
00
#18350
0s-
b11000011101010001000111100001 i(
b11000011101010001000111100001 t-
b11000011101010001000111100001 v-
10
#18400
00
#18450
0s-
b110000111010100010001111000010 i(
b110000111010100010001111000010 t-
b110000111010100010001111000010 v-
10
#18500
00
#18550
0s-
b1100001110101000100011110000100 i(
b1100001110101000100011110000100 t-
b1100001110101000100011110000100 v-
10
#18600
00
#18650
b11000011101010001000111100001000 i(
b11000011101010001000111100001000 t-
b11000011101010001000111100001000 v-
10
#18700
00
#18750
1s-
b10000111010100010001111000010000 i(
b10000111010100010001111000010000 t-
b10000111010100010001111000010000 v-
10
#18800
00
#18850
0s-
b1110101000100011110000100001 i(
b1110101000100011110000100001 t-
b1110101000100011110000100001 v-
10
#18900
00
#18950
1s-
b11101010001000111100001000010 i(
b11101010001000111100001000010 t-
b11101010001000111100001000010 v-
10
#19000
00
#19050
1s-
b111010100010001111000010000101 i(
b111010100010001111000010000101 t-
b111010100010001111000010000101 v-
10
#19100
00
#19150
0s-
b1110101000100011110000100001011 i(
b1110101000100011110000100001011 t-
b1110101000100011110000100001011 v-
10
#19200
00
#19250
1s-
b11101010001000111100001000010110 i(
b11101010001000111100001000010110 t-
b11101010001000111100001000010110 v-
10
#19300
00
#19350
0s-
b11010100010001111000010000101101 i(
b11010100010001111000010000101101 t-
b11010100010001111000010000101101 v-
10
#19400
00
#19450
0s-
b10101000100011110000100001011010 i(
b10101000100011110000100001011010 t-
b10101000100011110000100001011010 v-
10
#19500
00
#19550
0s-
b1010001000111100001000010110100 i(
b1010001000111100001000010110100 t-
b1010001000111100001000010110100 v-
10
#19600
00
#19650
b10100010001111000010000101101000 i(
b10100010001111000010000101101000 t-
b10100010001111000010000101101000 v-
10
#19700
00
#19750
1s-
b1000100011110000100001011010000 i(
b1000100011110000100001011010000 t-
b1000100011110000100001011010000 v-
10
#19800
00
#19850
1s-
b10001000111100001000010110100001 i(
b10001000111100001000010110100001 t-
b10001000111100001000010110100001 v-
10
#19900
00
#19950
1s-
b10001111000010000101101000011 i(
b10001111000010000101101000011 t-
b10001111000010000101101000011 v-
10
#20000
00
#20050
0s-
b100011110000100001011010000111 i(
b100011110000100001011010000111 t-
b100011110000100001011010000111 v-
10
#20100
00
#20150
1s-
b1000111100001000010110100001110 i(
b1000111100001000010110100001110 t-
b1000111100001000010110100001110 v-
10
#20200
00
#20250
0s-
b10001111000010000101101000011101 i(
b10001111000010000101101000011101 t-
b10001111000010000101101000011101 v-
10
#20300
00
#20350
1s-
b11110000100001011010000111010 i(
b11110000100001011010000111010 t-
b11110000100001011010000111010 v-
10
#20400
00
#20450
0s-
b111100001000010110100001110101 i(
b111100001000010110100001110101 t-
b111100001000010110100001110101 v-
10
#20500
00
#20550
1s-
b1111000010000101101000011101010 i(
b1111000010000101101000011101010 t-
b1111000010000101101000011101010 v-
10
#20600
00
#20650
0s-
b11110000100001011010000111010101 i(
b11110000100001011010000111010101 t-
b11110000100001011010000111010101 v-
10
#20700
00
#20750
0s-
b11100001000010110100001110101010 i(
b11100001000010110100001110101010 t-
b11100001000010110100001110101010 v-
10
#20800
00
#20850
1s-
b11000010000101101000011101010100 i(
b11000010000101101000011101010100 t-
b11000010000101101000011101010100 v-
10
#20900
00
#20950
1s-
b10000100001011010000111010101001 i(
b10000100001011010000111010101001 t-
b10000100001011010000111010101001 v-
10
#21000
00
#21050
0s-
b1000010110100001110101010011 i(
b1000010110100001110101010011 t-
b1000010110100001110101010011 v-
10
#21100
00
#21150
0s-
b10000101101000011101010100110 i(
b10000101101000011101010100110 t-
b10000101101000011101010100110 v-
10
#21200
00
#21250
1s-
b100001011010000111010101001100 i(
b100001011010000111010101001100 t-
b100001011010000111010101001100 v-
10
#21300
00
#21350
1s-
b1000010110100001110101010011001 i(
b1000010110100001110101010011001 t-
b1000010110100001110101010011001 v-
10
#21400
00
#21450
0s-
b10000101101000011101010100110011 i(
b10000101101000011101010100110011 t-
b10000101101000011101010100110011 v-
10
#21500
00
#21550
1s-
b1011010000111010101001100110 i(
b1011010000111010101001100110 t-
b1011010000111010101001100110 v-
10
#21600
00
#21650
1s-
b10110100001110101010011001101 i(
b10110100001110101010011001101 t-
b10110100001110101010011001101 v-
10
#21700
00
#21750
0s-
b101101000011101010100110011011 i(
b101101000011101010100110011011 t-
b101101000011101010100110011011 v-
10
#21800
00
#21850
1s-
b1011010000111010101001100110110 i(
b1011010000111010101001100110110 t-
b1011010000111010101001100110110 v-
10
#21900
00
#21950
1s-
b10110100001110101010011001101101 i(
b10110100001110101010011001101101 t-
b10110100001110101010011001101101 v-
10
#22000
00
#22050
1s-
b1101000011101010100110011011011 i(
b1101000011101010100110011011011 t-
b1101000011101010100110011011011 v-
10
#22100
00
#22150
0s-
b11010000111010101001100110110111 i(
b11010000111010101001100110110111 t-
b11010000111010101001100110110111 v-
10
#22200
00
#22250
0s-
b10100001110101010011001101101110 i(
b10100001110101010011001101101110 t-
b10100001110101010011001101101110 v-
10
#22300
00
#22350
1s-
b1000011101010100110011011011100 i(
b1000011101010100110011011011100 t-
b1000011101010100110011011011100 v-
10
#22400
00
#22450
0s-
b10000111010101001100110110111001 i(
b10000111010101001100110110111001 t-
b10000111010101001100110110111001 v-
10
#22500
00
#22550
0s-
b1110101010011001101101110010 i(
b1110101010011001101101110010 t-
b1110101010011001101101110010 v-
10
#22600
00
#22650
0s-
b11101010100110011011011100100 i(
b11101010100110011011011100100 t-
b11101010100110011011011100100 v-
10
#22700
00
#22750
1s-
b111010101001100110110111001000 i(
b111010101001100110110111001000 t-
b111010101001100110110111001000 v-
10
#22800
00
#22850
1s-
b1110101010011001101101110010001 i(
b1110101010011001101101110010001 t-
b1110101010011001101101110010001 v-
10
#22900
00
#22950
1s-
b11101010100110011011011100100011 i(
b11101010100110011011011100100011 t-
b11101010100110011011011100100011 v-
10
#23000
00
#23050
0s-
b11010101001100110110111001000111 i(
b11010101001100110110111001000111 t-
b11010101001100110110111001000111 v-
10
#23100
00
#23150
1s-
b10101010011001101101110010001110 i(
b10101010011001101101110010001110 t-
b10101010011001101101110010001110 v-
10
#23200
00
#23250
1s-
b1010100110011011011100100011101 i(
b1010100110011011011100100011101 t-
b1010100110011011011100100011101 v-
10
#23300
00
#23350
1s-
b10101001100110110111001000111011 i(
b10101001100110110111001000111011 t-
b10101001100110110111001000111011 v-
10
#23400
00
#23450
b1010011001101101110010001110111 i(
b1010011001101101110010001110111 t-
b1010011001101101110010001110111 v-
10
#23500
00
#23550
0s-
b10100110011011011100100011101111 i(
b10100110011011011100100011101111 t-
b10100110011011011100100011101111 v-
10
#23600
00
#23650
1s-
b1001100110110111001000111011110 i(
b1001100110110111001000111011110 t-
b1001100110110111001000111011110 v-
10
#23700
00
#23750
1s-
b10011001101101110010001110111101 i(
b10011001101101110010001110111101 t-
b10011001101101110010001110111101 v-
10
#23800
00
#23850
1s-
b110011011011100100011101111011 i(
b110011011011100100011101111011 t-
b110011011011100100011101111011 v-
10
#23900
00
#23950
0s-
b1100110110111001000111011110111 i(
b1100110110111001000111011110111 t-
b1100110110111001000111011110111 v-
10
#24000
00
#24050
1s-
b11001101101110010001110111101110 i(
b11001101101110010001110111101110 t-
b11001101101110010001110111101110 v-
10
#24100
00
#24150
1s-
b10011011011100100011101111011101 i(
b10011011011100100011101111011101 t-
b10011011011100100011101111011101 v-
10
#24200
00
#24250
1s-
b110110111001000111011110111011 i(
b110110111001000111011110111011 t-
b110110111001000111011110111011 v-
10
#24300
00
#24350
0s-
b1101101110010001110111101110111 i(
b1101101110010001110111101110111 t-
b1101101110010001110111101110111 v-
10
#24400
00
#24450
0s-
b11011011100100011101111011101110 i(
b11011011100100011101111011101110 t-
b11011011100100011101111011101110 v-
10
#24500
00
#24550
0s-
b10110111001000111011110111011100 i(
b10110111001000111011110111011100 t-
b10110111001000111011110111011100 v-
10
#24600
00
#24650
b1101110010001110111101110111000 i(
b1101110010001110111101110111000 t-
b1101110010001110111101110111000 v-
10
#24700
00
#24750
1s-
b11011100100011101111011101110000 i(
b11011100100011101111011101110000 t-
b11011100100011101111011101110000 v-
10
#24800
00
#24850
0s-
b10111001000111011110111011100001 i(
b10111001000111011110111011100001 t-
b10111001000111011110111011100001 v-
10
#24900
00
#24950
0s-
b1110010001110111101110111000010 i(
b1110010001110111101110111000010 t-
b1110010001110111101110111000010 v-
10
#25000
00
#25050
0s-
b11100100011101111011101110000100 i(
b11100100011101111011101110000100 t-
b11100100011101111011101110000100 v-
10
#25100
00
#25150
b11001000111011110111011100001000 i(
b11001000111011110111011100001000 t-
b11001000111011110111011100001000 v-
10
#25200
00
#25250
1s-
b10010001110111101110111000010000 i(
b10010001110111101110111000010000 t-
b10010001110111101110111000010000 v-
10
#25300
00
#25350
0s-
b100011101111011101110000100001 i(
b100011101111011101110000100001 t-
b100011101111011101110000100001 v-
10
#25400
00
#25450
0s-
b1000111011110111011100001000010 i(
b1000111011110111011100001000010 t-
b1000111011110111011100001000010 v-
10
#25500
00
#25550
0s-
b10001110111101110111000010000100 i(
b10001110111101110111000010000100 t-
b10001110111101110111000010000100 v-
10
#25600
00
#25650
1s-
b11101111011101110000100001000 i(
b11101111011101110000100001000 t-
b11101111011101110000100001000 v-
10
#25700
00
#25750
1s-
b111011110111011100001000010001 i(
b111011110111011100001000010001 t-
b111011110111011100001000010001 v-
10
#25800
00
#25850
1s-
b1110111101110111000010000100011 i(
b1110111101110111000010000100011 t-
b1110111101110111000010000100011 v-
10
#25900
00
#25950
0s-
b11101111011101110000100001000111 i(
b11101111011101110000100001000111 t-
b11101111011101110000100001000111 v-
10
#26000
00
#26050
1s-
b11011110111011100001000010001110 i(
b11011110111011100001000010001110 t-
b11011110111011100001000010001110 v-
10
#26100
00
#26150
0s-
b10111101110111000010000100011101 i(
b10111101110111000010000100011101 t-
b10111101110111000010000100011101 v-
10
#26200
00
#26250
0s-
b1111011101110000100001000111010 i(
b1111011101110000100001000111010 t-
b1111011101110000100001000111010 v-
10
#26300
00
#26350
0s-
b11110111011100001000010001110100 i(
b11110111011100001000010001110100 t-
b11110111011100001000010001110100 v-
10
#26400
00
#26450
b11101110111000010000100011101000 i(
b11101110111000010000100011101000 t-
b11101110111000010000100011101000 v-
10
#26500
00
#26550
1s-
b11011101110000100001000111010000 i(
b11011101110000100001000111010000 t-
b11011101110000100001000111010000 v-
10
#26600
00
#26650
0s-
b10111011100001000010001110100001 i(
b10111011100001000010001110100001 t-
b10111011100001000010001110100001 v-
10
#26700
00
#26750
1s-
b1110111000010000100011101000010 i(
b1110111000010000100011101000010 t-
b1110111000010000100011101000010 v-
10
#26800
00
#26850
0s-
b11101110000100001000111010000101 i(
b11101110000100001000111010000101 t-
b11101110000100001000111010000101 v-
10
#26900
00
#26950
1s-
b11011100001000010001110100001010 i(
b11011100001000010001110100001010 t-
b11011100001000010001110100001010 v-
10
#27000
00
#27050
0s-
b10111000010000100011101000010101 i(
b10111000010000100011101000010101 t-
b10111000010000100011101000010101 v-
10
#27100
00
#27150
1s-
b1110000100001000111010000101010 i(
b1110000100001000111010000101010 t-
b1110000100001000111010000101010 v-
10
#27200
00
#27250
0s-
b11100001000010001110100001010101 i(
b11100001000010001110100001010101 t-
b11100001000010001110100001010101 v-
10
#27300
00
#27350
0s-
b11000010000100011101000010101010 i(
b11000010000100011101000010101010 t-
b11000010000100011101000010101010 v-
10
#27400
00
#27450
0s-
b10000100001000111010000101010100 i(
b10000100001000111010000101010100 t-
b10000100001000111010000101010100 v-
10
#27500
00
#27550
b1000010001110100001010101000 i(
b1000010001110100001010101000 t-
b1000010001110100001010101000 v-
10
#27600
00
#27650
b10000100011101000010101010000 i(
b10000100011101000010101010000 t-
b10000100011101000010101010000 v-
10
#27700
00
#27750
b100001000111010000101010100000 i(
b100001000111010000101010100000 t-
b100001000111010000101010100000 v-
10
#27800
00
#27850
1s-
b1000010001110100001010101000000 i(
b1000010001110100001010101000000 t-
b1000010001110100001010101000000 v-
10
#27900
00
#27950
1s-
b10000100011101000010101010000001 i(
b10000100011101000010101010000001 t-
b10000100011101000010101010000001 v-
10
#28000
00
#28050
1s-
b1000111010000101010100000011 i(
b1000111010000101010100000011 t-
b1000111010000101010100000011 v-
10
#28100
00
#28150
0s-
b10001110100001010101000000111 i(
b10001110100001010101000000111 t-
b10001110100001010101000000111 v-
10
#28200
00
#28250
0s-
b100011101000010101010000001110 i(
b100011101000010101010000001110 t-
b100011101000010101010000001110 v-
10
#28300
00
#28350
0s-
b1000111010000101010100000011100 i(
b1000111010000101010100000011100 t-
b1000111010000101010100000011100 v-
10
#28400
00
#28450
1s-
b10001110100001010101000000111000 i(
b10001110100001010101000000111000 t-
b10001110100001010101000000111000 v-
10
#28500
00
#28550
1s-
b11101000010101010000001110001 i(
b11101000010101010000001110001 t-
b11101000010101010000001110001 v-
10
#28600
00
#28650
0s-
b111010000101010100000011100011 i(
b111010000101010100000011100011 t-
b111010000101010100000011100011 v-
10
#28700
00
#28750
0s-
b1110100001010101000000111000110 i(
b1110100001010101000000111000110 t-
b1110100001010101000000111000110 v-
10
#28800
00
#28850
1s-
b11101000010101010000001110001100 i(
b11101000010101010000001110001100 t-
b11101000010101010000001110001100 v-
10
#28900
00
#28950
1s-
b11010000101010100000011100011001 i(
b11010000101010100000011100011001 t-
b11010000101010100000011100011001 v-
10
#29000
00
#29050
1s-
b10100001010101000000111000110011 i(
b10100001010101000000111000110011 t-
b10100001010101000000111000110011 v-
10
#29100
00
#29150
b1000010101010000001110001100111 i(
b1000010101010000001110001100111 t-
b1000010101010000001110001100111 v-
10
#29200
00
#29250
b10000101010100000011100011001111 i(
b10000101010100000011100011001111 t-
b10000101010100000011100011001111 v-
10
#29300
00
#29350
b1010101000000111000110011111 i(
b1010101000000111000110011111 t-
b1010101000000111000110011111 v-
10
#29400
00
#29450
0s-
b10101010000001110001100111111 i(
b10101010000001110001100111111 t-
b10101010000001110001100111111 v-
10
#29500
00
#29550
1s-
b101010100000011100011001111110 i(
b101010100000011100011001111110 t-
b101010100000011100011001111110 v-
10
#29600
00
#29650
1s-
b1010101000000111000110011111101 i(
b1010101000000111000110011111101 t-
b1010101000000111000110011111101 v-
10
#29700
00
#29750
1s-
b10101010000001110001100111111011 i(
b10101010000001110001100111111011 t-
b10101010000001110001100111111011 v-
10
#29800
00
#29850
0s-
b1010100000011100011001111110111 i(
b1010100000011100011001111110111 t-
b1010100000011100011001111110111 v-
10
#29900
00
#29950
0s-
b10101000000111000110011111101110 i(
b10101000000111000110011111101110 t-
b10101000000111000110011111101110 v-
10
#30000
00
#30050
1s-
b1010000001110001100111111011100 i(
b1010000001110001100111111011100 t-
b1010000001110001100111111011100 v-
10
#30100
00
#30150
1s-
b10100000011100011001111110111001 i(
b10100000011100011001111110111001 t-
b10100000011100011001111110111001 v-
10
#30200
00
#30250
1s-
b1000000111000110011111101110011 i(
b1000000111000110011111101110011 t-
b1000000111000110011111101110011 v-
10
#30300
00
#30350
b10000001110001100111111011100111 i(
b10000001110001100111111011100111 t-
b10000001110001100111111011100111 v-
10
#30400
00
#30450
0s-
b11100011001111110111001111 i(
b11100011001111110111001111 t-
b11100011001111110111001111 v-
10
#30500
00
#30550
1s-
b111000110011111101110011110 i(
b111000110011111101110011110 t-
b111000110011111101110011110 v-
10
#30600
00
#30650
0s-
b1110001100111111011100111101 i(
b1110001100111111011100111101 t-
b1110001100111111011100111101 v-
10
#30700
00
#30750
0s-
b11100011001111110111001111010 i(
b11100011001111110111001111010 t-
b11100011001111110111001111010 v-
10
#30800
00
#30850
0s-
b111000110011111101110011110100 i(
b111000110011111101110011110100 t-
b111000110011111101110011110100 v-
10
#30900
00
#30950
b1110001100111111011100111101000 i(
b1110001100111111011100111101000 t-
b1110001100111111011100111101000 v-
10
#31000
00
#31050
b11100011001111110111001111010000 i(
b11100011001111110111001111010000 t-
b11100011001111110111001111010000 v-
10
#31100
00
#31150
b11000110011111101110011110100000 i(
b11000110011111101110011110100000 t-
b11000110011111101110011110100000 v-
10
#31200
00
