<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4874" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4874{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_4874{left:107px;bottom:68px;letter-spacing:0.09px;}
#t3_4874{left:69px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_4874{left:81px;bottom:979px;letter-spacing:-0.15px;}
#t5_4874{left:138px;bottom:979px;letter-spacing:-0.16px;}
#t6_4874{left:189px;bottom:979px;letter-spacing:-0.13px;}
#t7_4874{left:534px;bottom:979px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t8_4874{left:534px;bottom:962px;letter-spacing:-0.1px;}
#t9_4874{left:534px;bottom:941px;letter-spacing:-0.11px;}
#ta_4874{left:81px;bottom:917px;letter-spacing:-0.15px;}
#tb_4874{left:138px;bottom:917px;letter-spacing:-0.16px;}
#tc_4874{left:189px;bottom:917px;letter-spacing:-0.13px;}
#td_4874{left:534px;bottom:917px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#te_4874{left:534px;bottom:900px;letter-spacing:-0.1px;}
#tf_4874{left:534px;bottom:878px;letter-spacing:-0.11px;}
#tg_4874{left:81px;bottom:854px;letter-spacing:-0.15px;}
#th_4874{left:138px;bottom:854px;letter-spacing:-0.16px;}
#ti_4874{left:189px;bottom:854px;letter-spacing:-0.13px;}
#tj_4874{left:534px;bottom:854px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#tk_4874{left:534px;bottom:837px;letter-spacing:-0.1px;}
#tl_4874{left:534px;bottom:816px;letter-spacing:-0.11px;}
#tm_4874{left:81px;bottom:791px;letter-spacing:-0.15px;}
#tn_4874{left:138px;bottom:791px;letter-spacing:-0.17px;}
#to_4874{left:189px;bottom:791px;letter-spacing:-0.14px;}
#tp_4874{left:534px;bottom:791px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#tq_4874{left:534px;bottom:774px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#tr_4874{left:534px;bottom:758px;letter-spacing:-0.11px;}
#ts_4874{left:534px;bottom:741px;letter-spacing:-0.11px;}
#tt_4874{left:534px;bottom:719px;letter-spacing:-0.11px;}
#tu_4874{left:81px;bottom:695px;letter-spacing:-0.16px;}
#tv_4874{left:138px;bottom:695px;letter-spacing:-0.16px;}
#tw_4874{left:189px;bottom:695px;letter-spacing:-0.14px;}
#tx_4874{left:534px;bottom:695px;letter-spacing:-0.12px;}
#ty_4874{left:534px;bottom:678px;letter-spacing:-0.12px;}
#tz_4874{left:534px;bottom:657px;letter-spacing:-0.11px;}
#t10_4874{left:81px;bottom:632px;letter-spacing:-0.17px;}
#t11_4874{left:138px;bottom:632px;letter-spacing:-0.16px;}
#t12_4874{left:188px;bottom:632px;letter-spacing:-0.15px;}
#t13_4874{left:534px;bottom:632px;letter-spacing:-0.11px;}
#t14_4874{left:81px;bottom:608px;letter-spacing:-0.17px;}
#t15_4874{left:138px;bottom:608px;letter-spacing:-0.16px;}
#t16_4874{left:188px;bottom:608px;letter-spacing:-0.14px;}
#t17_4874{left:534px;bottom:608px;letter-spacing:-0.12px;}
#t18_4874{left:534px;bottom:587px;letter-spacing:-0.11px;}
#t19_4874{left:81px;bottom:562px;letter-spacing:-0.17px;}
#t1a_4874{left:138px;bottom:562px;letter-spacing:-0.17px;}
#t1b_4874{left:188px;bottom:562px;letter-spacing:-0.15px;}
#t1c_4874{left:534px;bottom:562px;letter-spacing:-0.11px;}
#t1d_4874{left:534px;bottom:541px;letter-spacing:-0.11px;}
#t1e_4874{left:81px;bottom:516px;letter-spacing:-0.17px;}
#t1f_4874{left:138px;bottom:516px;letter-spacing:-0.17px;}
#t1g_4874{left:188px;bottom:516px;letter-spacing:-0.14px;}
#t1h_4874{left:534px;bottom:516px;letter-spacing:-0.11px;}
#t1i_4874{left:534px;bottom:495px;letter-spacing:-0.11px;}
#t1j_4874{left:81px;bottom:470px;letter-spacing:-0.17px;}
#t1k_4874{left:138px;bottom:470px;letter-spacing:-0.16px;}
#t1l_4874{left:188px;bottom:470px;letter-spacing:-0.14px;}
#t1m_4874{left:534px;bottom:470px;letter-spacing:-0.11px;}
#t1n_4874{left:534px;bottom:449px;letter-spacing:-0.11px;}
#t1o_4874{left:81px;bottom:425px;letter-spacing:-0.16px;}
#t1p_4874{left:138px;bottom:425px;letter-spacing:-0.16px;}
#t1q_4874{left:189px;bottom:425px;letter-spacing:-0.13px;}
#t1r_4874{left:534px;bottom:425px;letter-spacing:-0.11px;}
#t1s_4874{left:534px;bottom:408px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1t_4874{left:534px;bottom:386px;letter-spacing:-0.11px;}
#t1u_4874{left:81px;bottom:362px;letter-spacing:-0.17px;}
#t1v_4874{left:138px;bottom:362px;letter-spacing:-0.17px;}
#t1w_4874{left:188px;bottom:362px;letter-spacing:-0.13px;}
#t1x_4874{left:534px;bottom:362px;letter-spacing:-0.12px;}
#t1y_4874{left:534px;bottom:341px;letter-spacing:-0.11px;}
#t1z_4874{left:81px;bottom:316px;letter-spacing:-0.17px;}
#t20_4874{left:138px;bottom:316px;letter-spacing:-0.17px;}
#t21_4874{left:188px;bottom:316px;letter-spacing:-0.14px;}
#t22_4874{left:534px;bottom:316px;letter-spacing:-0.11px;}
#t23_4874{left:534px;bottom:295px;letter-spacing:-0.11px;}
#t24_4874{left:81px;bottom:270px;letter-spacing:-0.17px;}
#t25_4874{left:138px;bottom:270px;letter-spacing:-0.17px;}
#t26_4874{left:188px;bottom:270px;letter-spacing:-0.15px;}
#t27_4874{left:447px;bottom:270px;letter-spacing:-0.14px;}
#t28_4874{left:534px;bottom:270px;letter-spacing:-0.12px;}
#t29_4874{left:81px;bottom:224px;letter-spacing:-0.16px;}
#t2a_4874{left:138px;bottom:224px;letter-spacing:-0.16px;}
#t2b_4874{left:189px;bottom:224px;letter-spacing:-0.15px;}
#t2c_4874{left:447px;bottom:224px;letter-spacing:-0.14px;}
#t2d_4874{left:534px;bottom:224px;letter-spacing:-0.12px;}
#t2e_4874{left:81px;bottom:200px;letter-spacing:-0.17px;}
#t2f_4874{left:138px;bottom:200px;letter-spacing:-0.17px;}
#t2g_4874{left:188px;bottom:200px;letter-spacing:-0.15px;}
#t2h_4874{left:447px;bottom:200px;letter-spacing:-0.14px;}
#t2i_4874{left:534px;bottom:200px;letter-spacing:-0.12px;}
#t2j_4874{left:81px;bottom:154px;letter-spacing:-0.16px;}
#t2k_4874{left:138px;bottom:154px;letter-spacing:-0.16px;}
#t2l_4874{left:189px;bottom:154px;letter-spacing:-0.15px;}
#t2m_4874{left:447px;bottom:154px;letter-spacing:-0.14px;}
#t2n_4874{left:534px;bottom:154px;letter-spacing:-0.12px;}
#t2o_4874{left:113px;bottom:1086px;letter-spacing:0.12px;word-spacing:0.02px;}
#t2p_4874{left:199px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.01px;}
#t2q_4874{left:221px;bottom:1068px;letter-spacing:0.13px;word-spacing:0.01px;}
#t2r_4874{left:100px;bottom:1045px;letter-spacing:-0.12px;}
#t2s_4874{left:101px;bottom:1028px;letter-spacing:-0.12px;}
#t2t_4874{left:231px;bottom:1028px;letter-spacing:-0.12px;word-spacing:-0.02px;}
#t2u_4874{left:466px;bottom:1028px;letter-spacing:-0.13px;}
#t2v_4874{left:644px;bottom:1028px;letter-spacing:-0.11px;word-spacing:-0.04px;}
#t2w_4874{left:87px;bottom:1004px;letter-spacing:-0.18px;}
#t2x_4874{left:143px;bottom:1004px;letter-spacing:-0.14px;}

.s1_4874{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4874{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4874{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s4_4874{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_4874{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4874" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4874Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4874" style="-webkit-user-select: none;"><object width="935" height="1210" data="4874/4874.svg" type="image/svg+xml" id="pdf4874" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4874" class="t s1_4874">2-352 </span><span id="t2_4874" class="t s1_4874">Vol. 4 </span>
<span id="t3_4874" class="t s2_4874">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_4874" class="t s3_4874">6A5H </span><span id="t5_4874" class="t s3_4874">1701 </span><span id="t6_4874" class="t s3_4874">IA32_PL1_SSP </span><span id="t7_4874" class="t s3_4874">Linear address to be loaded into SSP on transition to </span>
<span id="t8_4874" class="t s3_4874">privilege level 1. (R/W) </span>
<span id="t9_4874" class="t s3_4874">See Table 2-2. </span>
<span id="ta_4874" class="t s3_4874">6A6H </span><span id="tb_4874" class="t s3_4874">1702 </span><span id="tc_4874" class="t s3_4874">IA32_PL2_SSP </span><span id="td_4874" class="t s3_4874">Linear address to be loaded into SSP on transition to </span>
<span id="te_4874" class="t s3_4874">privilege level 2. (R/W) </span>
<span id="tf_4874" class="t s3_4874">See Table 2-2. </span>
<span id="tg_4874" class="t s3_4874">6A7H </span><span id="th_4874" class="t s3_4874">1703 </span><span id="ti_4874" class="t s3_4874">IA32_PL3_SSP </span><span id="tj_4874" class="t s3_4874">Linear address to be loaded into SSP on transition to </span>
<span id="tk_4874" class="t s3_4874">privilege level 3. (R/W) </span>
<span id="tl_4874" class="t s3_4874">See Table 2-2. </span>
<span id="tm_4874" class="t s3_4874">6A8H </span><span id="tn_4874" class="t s3_4874">1704 </span><span id="to_4874" class="t s3_4874">IA32_INTERRUPT_SSP_TABLE_ADDR </span><span id="tp_4874" class="t s3_4874">Linear address of a table of seven shadow stack </span>
<span id="tq_4874" class="t s3_4874">pointers that are selected in IA-32e mode using the </span>
<span id="tr_4874" class="t s3_4874">IST index (when not 0) from the interrupt gate </span>
<span id="ts_4874" class="t s3_4874">descriptor. (R/W) </span>
<span id="tt_4874" class="t s3_4874">See Table 2-2. </span>
<span id="tu_4874" class="t s3_4874">6E1H </span><span id="tv_4874" class="t s3_4874">1761 </span><span id="tw_4874" class="t s3_4874">IA32_PKRS </span><span id="tx_4874" class="t s3_4874">Specifies the PK permissions associated with each </span>
<span id="ty_4874" class="t s3_4874">protection domain for supervisor pages (R/W) </span>
<span id="tz_4874" class="t s3_4874">See Table 2-2. </span>
<span id="t10_4874" class="t s3_4874">776H </span><span id="t11_4874" class="t s3_4874">1910 </span><span id="t12_4874" class="t s3_4874">IA32_HWP_CTL </span><span id="t13_4874" class="t s3_4874">See Table 2-2. </span>
<span id="t14_4874" class="t s3_4874">981H </span><span id="t15_4874" class="t s3_4874">2433 </span><span id="t16_4874" class="t s3_4874">IA32_TME_CAPABILITY </span><span id="t17_4874" class="t s3_4874">Memory Encryption Capability MSR </span>
<span id="t18_4874" class="t s3_4874">See Table 2-2. </span>
<span id="t19_4874" class="t s3_4874">985H </span><span id="t1a_4874" class="t s3_4874">2437 </span><span id="t1b_4874" class="t s3_4874">IA32_UINTR_RR </span><span id="t1c_4874" class="t s3_4874">User Interrupt Request Register (R/W) </span>
<span id="t1d_4874" class="t s3_4874">See Table 2-2. </span>
<span id="t1e_4874" class="t s3_4874">986H </span><span id="t1f_4874" class="t s3_4874">2438 </span><span id="t1g_4874" class="t s3_4874">IA32_UINTR_HANDLER </span><span id="t1h_4874" class="t s3_4874">User Interrupt Handler Address (R/W) </span>
<span id="t1i_4874" class="t s3_4874">See Table 2-2. </span>
<span id="t1j_4874" class="t s3_4874">987H </span><span id="t1k_4874" class="t s3_4874">2439 </span><span id="t1l_4874" class="t s3_4874">IA32_UINTR_STACKADJUST </span><span id="t1m_4874" class="t s3_4874">User Interrupt Stack Adjustment (R/W) </span>
<span id="t1n_4874" class="t s3_4874">See Table 2-2. </span>
<span id="t1o_4874" class="t s3_4874">988H </span><span id="t1p_4874" class="t s3_4874">2440 </span><span id="t1q_4874" class="t s3_4874">IA32_UINTR_MISC </span><span id="t1r_4874" class="t s3_4874">User-Interrupt Target-Table Size and Notification </span>
<span id="t1s_4874" class="t s3_4874">Vector (R/W) </span>
<span id="t1t_4874" class="t s3_4874">See Table 2-2. </span>
<span id="t1u_4874" class="t s3_4874">989H </span><span id="t1v_4874" class="t s3_4874">2441 </span><span id="t1w_4874" class="t s3_4874">IA32_UINTR_PD </span><span id="t1x_4874" class="t s3_4874">User Interrupt PID Address (R/W) </span>
<span id="t1y_4874" class="t s3_4874">See Table 2-2. </span>
<span id="t1z_4874" class="t s3_4874">98AH </span><span id="t20_4874" class="t s3_4874">2442 </span><span id="t21_4874" class="t s3_4874">IA32_UINTR_TT </span><span id="t22_4874" class="t s3_4874">User-Interrupt Target Table (R/W) </span>
<span id="t23_4874" class="t s3_4874">See Table 2-2. </span>
<span id="t24_4874" class="t s3_4874">C70H </span><span id="t25_4874" class="t s3_4874">3184 </span><span id="t26_4874" class="t s3_4874">MSR_B1_PMON_EVNT_SEL0 </span><span id="t27_4874" class="t s3_4874">Package </span><span id="t28_4874" class="t s3_4874">Uncore B-box 1 perfmon event select MSR. </span>
<span id="t29_4874" class="t s3_4874">C71H </span><span id="t2a_4874" class="t s3_4874">3185 </span><span id="t2b_4874" class="t s3_4874">MSR_B1_PMON_CTR0 </span><span id="t2c_4874" class="t s3_4874">Package </span><span id="t2d_4874" class="t s3_4874">Uncore B-box 1 perfmon counter MSR. </span>
<span id="t2e_4874" class="t s3_4874">C72H </span><span id="t2f_4874" class="t s3_4874">3186 </span><span id="t2g_4874" class="t s3_4874">MSR_B1_PMON_EVNT_SEL1 </span><span id="t2h_4874" class="t s3_4874">Package </span><span id="t2i_4874" class="t s3_4874">Uncore B-box 1 perfmon event select MSR. </span>
<span id="t2j_4874" class="t s3_4874">C73H </span><span id="t2k_4874" class="t s3_4874">3187 </span><span id="t2l_4874" class="t s3_4874">MSR_B1_PMON_CTR1 </span><span id="t2m_4874" class="t s3_4874">Package </span><span id="t2n_4874" class="t s3_4874">Uncore B-box 1 perfmon counter MSR. </span>
<span id="t2o_4874" class="t s4_4874">Table 2-52. </span><span id="t2p_4874" class="t s4_4874">Additional MSRs Supported by the 4th Generation Intel® Xeon® Scalable Processor Family </span>
<span id="t2q_4874" class="t s4_4874">with a CPUID Signature DisplayFamily_DisplayModel Value of 06_8FH </span>
<span id="t2r_4874" class="t s5_4874">Register </span>
<span id="t2s_4874" class="t s5_4874">Address </span><span id="t2t_4874" class="t s5_4874">Register Name / Bit Fields </span><span id="t2u_4874" class="t s5_4874">Scope </span><span id="t2v_4874" class="t s5_4874">Bit Description </span>
<span id="t2w_4874" class="t s5_4874">Hex </span><span id="t2x_4874" class="t s5_4874">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
