* ******************************************************************************

* iCEcube Router

* Version:            2020.12.27943

* Build Date:         Dec 10 2020 17:31:43

* File Generated:     Apr 16 2021 18:07:49

* Purpose:            Detailed routing info for each net

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Net : countZ0Z_0
T_30_12_wire_logic_cluster/lc_0/out
T_30_12_lc_trk_g3_0
T_30_12_wire_logic_cluster/lc_0/in_1

T_30_12_wire_logic_cluster/lc_0/out
T_31_13_lc_trk_g2_0
T_31_13_wire_logic_cluster/lc_5/in_1

End 

Net : count_cry_20
T_30_14_wire_logic_cluster/lc_4/cout
T_30_14_wire_logic_cluster/lc_5/in_3

End 

Net : countZ0Z_1
T_30_12_wire_logic_cluster/lc_1/out
T_30_12_lc_trk_g3_1
T_30_12_wire_logic_cluster/lc_1/in_1

T_30_12_wire_logic_cluster/lc_1/out
T_31_13_lc_trk_g2_1
T_31_13_wire_logic_cluster/lc_5/in_0

End 

Net : count_cry_19
T_30_14_wire_logic_cluster/lc_3/cout
T_30_14_wire_logic_cluster/lc_4/in_3

Net : countZ0Z_2
T_30_12_wire_logic_cluster/lc_2/out
T_30_12_lc_trk_g1_2
T_30_12_wire_logic_cluster/lc_2/in_1

T_30_12_wire_logic_cluster/lc_2/out
T_31_12_lc_trk_g0_2
T_31_12_wire_logic_cluster/lc_3/in_1

End 

Net : count_cry_18
T_30_14_wire_logic_cluster/lc_2/cout
T_30_14_wire_logic_cluster/lc_3/in_3

Net : countZ0Z_3
T_30_12_wire_logic_cluster/lc_3/out
T_30_12_lc_trk_g1_3
T_30_12_wire_logic_cluster/lc_3/in_1

T_30_12_wire_logic_cluster/lc_3/out
T_31_12_lc_trk_g0_3
T_31_12_wire_logic_cluster/lc_3/in_0

End 

Net : count_cry_17
T_30_14_wire_logic_cluster/lc_1/cout
T_30_14_wire_logic_cluster/lc_2/in_3

Net : countZ0Z_4
T_30_12_wire_logic_cluster/lc_4/out
T_30_12_lc_trk_g3_4
T_30_12_wire_logic_cluster/lc_4/in_1

T_30_12_wire_logic_cluster/lc_4/out
T_31_12_lc_trk_g1_4
T_31_12_input_2_3
T_31_12_wire_logic_cluster/lc_3/in_2

End 

Net : count_cry_16
T_30_14_wire_logic_cluster/lc_0/cout
T_30_14_wire_logic_cluster/lc_1/in_3

Net : countZ0Z_5
T_30_12_wire_logic_cluster/lc_5/out
T_30_12_lc_trk_g1_5
T_30_12_wire_logic_cluster/lc_5/in_1

T_30_12_wire_logic_cluster/lc_5/out
T_31_12_lc_trk_g1_5
T_31_12_wire_logic_cluster/lc_3/in_3

End 

Net : bfn_30_14_0_
T_30_14_wire_logic_cluster/carry_in_mux/cout
T_30_14_wire_logic_cluster/lc_0/in_3

Net : countZ0Z_6
T_30_12_wire_logic_cluster/lc_6/out
T_30_12_lc_trk_g1_6
T_30_12_wire_logic_cluster/lc_6/in_1

T_30_12_wire_logic_cluster/lc_6/out
T_31_13_lc_trk_g2_6
T_31_13_wire_logic_cluster/lc_1/in_1

End 

Net : countZ0Z_7
T_30_12_wire_logic_cluster/lc_7/out
T_30_12_lc_trk_g3_7
T_30_12_wire_logic_cluster/lc_7/in_1

T_30_12_wire_logic_cluster/lc_7/out
T_31_11_sp4_v_t_47
T_31_13_lc_trk_g3_2
T_31_13_wire_logic_cluster/lc_1/in_0

End 

Net : count_cry_14
T_30_13_wire_logic_cluster/lc_6/cout
T_30_13_wire_logic_cluster/lc_7/in_3

Net : count_cry_13
T_30_13_wire_logic_cluster/lc_5/cout
T_30_13_wire_logic_cluster/lc_6/in_3

Net : countZ0Z_8
T_30_13_wire_logic_cluster/lc_0/out
T_30_13_lc_trk_g3_0
T_30_13_wire_logic_cluster/lc_0/in_1

T_30_13_wire_logic_cluster/lc_0/out
T_31_13_lc_trk_g1_0
T_31_13_input_2_1
T_31_13_wire_logic_cluster/lc_1/in_2

End 

Net : count_cry_12
T_30_13_wire_logic_cluster/lc_4/cout
T_30_13_wire_logic_cluster/lc_5/in_3

Net : countZ0Z_9
T_30_13_wire_logic_cluster/lc_1/out
T_30_13_lc_trk_g3_1
T_30_13_wire_logic_cluster/lc_1/in_1

T_30_13_wire_logic_cluster/lc_1/out
T_31_13_lc_trk_g1_1
T_31_13_wire_logic_cluster/lc_1/in_3

End 

Net : count_cry_11
T_30_13_wire_logic_cluster/lc_3/cout
T_30_13_wire_logic_cluster/lc_4/in_3

Net : countZ0Z_10
T_30_13_wire_logic_cluster/lc_2/out
T_30_13_lc_trk_g1_2
T_30_13_wire_logic_cluster/lc_2/in_1

T_30_13_wire_logic_cluster/lc_2/out
T_31_13_lc_trk_g1_2
T_31_13_wire_logic_cluster/lc_6/in_1

End 

Net : count_cry_10
T_30_13_wire_logic_cluster/lc_2/cout
T_30_13_wire_logic_cluster/lc_3/in_3

Net : countZ0Z_11
T_30_13_wire_logic_cluster/lc_3/out
T_30_13_lc_trk_g1_3
T_30_13_wire_logic_cluster/lc_3/in_1

T_30_13_wire_logic_cluster/lc_3/out
T_31_12_sp4_v_t_39
T_31_13_lc_trk_g3_7
T_31_13_wire_logic_cluster/lc_6/in_0

End 

Net : count_cry_9
T_30_13_wire_logic_cluster/lc_1/cout
T_30_13_wire_logic_cluster/lc_2/in_3

Net : countZ0Z_19
T_30_14_wire_logic_cluster/lc_3/out
T_31_13_lc_trk_g2_3
T_31_13_input_2_5
T_31_13_wire_logic_cluster/lc_5/in_2

T_30_14_wire_logic_cluster/lc_3/out
T_30_14_lc_trk_g1_3
T_30_14_wire_logic_cluster/lc_3/in_1

End 

Net : countZ0Z_18
T_30_14_wire_logic_cluster/lc_2/out
T_31_13_lc_trk_g2_2
T_31_13_wire_logic_cluster/lc_5/in_3

T_30_14_wire_logic_cluster/lc_2/out
T_30_14_lc_trk_g1_2
T_30_14_wire_logic_cluster/lc_2/in_1

End 

Net : toggle_e_1
T_31_13_wire_logic_cluster/lc_7/out
T_31_13_lc_trk_g1_7
T_31_13_wire_logic_cluster/lc_3/in_3

End 

Net : op_eq_toggle3_14
T_31_13_wire_logic_cluster/lc_5/out
T_31_13_lc_trk_g1_5
T_31_13_wire_logic_cluster/lc_7/in_3

End 

Net : countZ0Z_12
T_30_13_wire_logic_cluster/lc_4/out
T_30_13_lc_trk_g3_4
T_30_13_wire_logic_cluster/lc_4/in_1

T_30_13_wire_logic_cluster/lc_4/out
T_31_13_lc_trk_g0_4
T_31_13_input_2_6
T_31_13_wire_logic_cluster/lc_6/in_2

End 

Net : count_cry_8
T_30_13_wire_logic_cluster/lc_0/cout
T_30_13_wire_logic_cluster/lc_1/in_3

Net : countZ0Z_13
T_30_13_wire_logic_cluster/lc_5/out
T_30_13_lc_trk_g1_5
T_30_13_wire_logic_cluster/lc_5/in_1

T_30_13_wire_logic_cluster/lc_5/out
T_31_13_lc_trk_g0_5
T_31_13_wire_logic_cluster/lc_6/in_3

End 

Net : bfn_30_13_0_
T_30_13_wire_logic_cluster/carry_in_mux/cout
T_30_13_wire_logic_cluster/lc_0/in_3

Net : countZ0Z_14
T_30_13_wire_logic_cluster/lc_6/out
T_30_13_lc_trk_g1_6
T_30_13_wire_logic_cluster/lc_6/in_1

T_30_13_wire_logic_cluster/lc_6/out
T_31_13_lc_trk_g0_6
T_31_13_wire_logic_cluster/lc_7/in_1

End 

Net : op_eq_toggle3_17_cascade_
T_31_13_wire_logic_cluster/lc_2/ltout
T_31_13_wire_logic_cluster/lc_3/in_2

End 

Net : op_eq_toggle3_13
T_31_12_wire_logic_cluster/lc_3/out
T_31_13_lc_trk_g0_3
T_31_13_wire_logic_cluster/lc_2/in_3

End 

Net : countZ0Z_15
T_30_13_wire_logic_cluster/lc_7/out
T_30_13_lc_trk_g3_7
T_30_13_wire_logic_cluster/lc_7/in_1

T_30_13_wire_logic_cluster/lc_7/out
T_31_13_lc_trk_g0_7
T_31_13_wire_logic_cluster/lc_7/in_0

End 

Net : count_cry_6
T_30_12_wire_logic_cluster/lc_6/cout
T_30_12_wire_logic_cluster/lc_7/in_3

Net : op_eq_toggle3_11_cascade_
T_31_13_wire_logic_cluster/lc_6/ltout
T_31_13_wire_logic_cluster/lc_7/in_2

End 

Net : countZ0Z_16
T_30_14_wire_logic_cluster/lc_0/out
T_30_14_lc_trk_g3_0
T_30_14_wire_logic_cluster/lc_7/in_0

T_30_14_wire_logic_cluster/lc_0/out
T_30_14_lc_trk_g3_0
T_30_14_wire_logic_cluster/lc_0/in_1

End 

Net : op_eq_toggle3_15
T_30_14_wire_logic_cluster/lc_7/out
T_31_13_lc_trk_g2_7
T_31_13_wire_logic_cluster/lc_3/in_0

End 

Net : countZ0Z_20
T_30_14_wire_logic_cluster/lc_4/out
T_30_14_lc_trk_g0_4
T_30_14_wire_logic_cluster/lc_7/in_1

T_30_14_wire_logic_cluster/lc_4/out
T_30_14_lc_trk_g0_4
T_30_14_input_2_4
T_30_14_wire_logic_cluster/lc_4/in_2

End 

Net : countZ0Z_21
T_30_14_wire_logic_cluster/lc_5/out
T_30_14_lc_trk_g2_5
T_30_14_input_2_7
T_30_14_wire_logic_cluster/lc_7/in_2

T_30_14_wire_logic_cluster/lc_5/out
T_30_14_lc_trk_g2_5
T_30_14_wire_logic_cluster/lc_5/in_0

End 

Net : count_cry_5
T_30_12_wire_logic_cluster/lc_5/cout
T_30_12_wire_logic_cluster/lc_6/in_3

Net : countZ0Z_17
T_30_14_wire_logic_cluster/lc_1/out
T_30_14_lc_trk_g3_1
T_30_14_wire_logic_cluster/lc_7/in_3

T_30_14_wire_logic_cluster/lc_1/out
T_30_14_lc_trk_g3_1
T_30_14_wire_logic_cluster/lc_1/in_1

End 

Net : count_cry_4
T_30_12_wire_logic_cluster/lc_4/cout
T_30_12_wire_logic_cluster/lc_5/in_3

Net : count_cry_3
T_30_12_wire_logic_cluster/lc_3/cout
T_30_12_wire_logic_cluster/lc_4/in_3

Net : count_cry_2
T_30_12_wire_logic_cluster/lc_2/cout
T_30_12_wire_logic_cluster/lc_3/in_3

Net : toggle_RNOZ0Z_4_cascade_
T_31_13_wire_logic_cluster/lc_1/ltout
T_31_13_wire_logic_cluster/lc_2/in_2

End 

Net : count_cry_1
T_30_12_wire_logic_cluster/lc_1/cout
T_30_12_wire_logic_cluster/lc_2/in_3

Net : count_cry_0
T_30_12_wire_logic_cluster/lc_0/cout
T_30_12_wire_logic_cluster/lc_1/in_3

Net : led0_c
T_31_13_wire_logic_cluster/lc_3/out
T_31_13_lc_trk_g1_3
T_31_13_wire_logic_cluster/lc_3/in_1

T_31_13_wire_logic_cluster/lc_3/out
T_32_13_sp4_h_l_6
T_33_13_span4_vert_t_15
T_33_14_lc_trk_g0_7
T_33_14_wire_io_cluster/io_1/D_OUT_0

T_31_13_wire_logic_cluster/lc_3/out
T_32_13_sp4_h_l_6
T_33_9_span4_vert_t_15
T_33_11_lc_trk_g1_3
T_33_11_wire_io_cluster/io_0/D_OUT_0

T_31_13_wire_logic_cluster/lc_3/out
T_32_13_sp4_h_l_6
T_33_9_span4_vert_t_15
T_33_5_span4_vert_t_15
T_33_6_lc_trk_g1_7
T_33_6_wire_io_cluster/io_0/D_OUT_0

T_31_13_wire_logic_cluster/lc_3/out
T_32_13_sp4_h_l_6
T_33_9_span4_vert_t_15
T_33_5_span4_vert_t_15
T_33_6_lc_trk_g0_7
T_33_6_wire_io_cluster/io_1/D_OUT_0

T_31_13_wire_logic_cluster/lc_3/out
T_32_13_sp4_h_l_6
T_33_9_span4_vert_t_15
T_33_5_span4_vert_t_15
T_32_5_sp4_h_l_6
T_33_5_lc_trk_g1_3
T_33_5_wire_io_cluster/io_0/D_OUT_0

T_31_13_wire_logic_cluster/lc_3/out
T_32_13_sp4_h_l_6
T_33_9_span4_vert_t_15
T_33_5_span4_vert_t_15
T_32_5_sp4_h_l_6
T_33_1_span4_vert_t_15
T_33_4_lc_trk_g1_7
T_33_4_wire_io_cluster/io_0/D_OUT_0

T_31_13_wire_logic_cluster/lc_3/out
T_32_13_sp4_h_l_6
T_33_9_span4_vert_t_15
T_33_5_span4_vert_t_15
T_32_5_sp4_h_l_6
T_33_1_span4_vert_t_15
T_33_4_lc_trk_g0_7
T_33_4_wire_io_cluster/io_1/D_OUT_0

T_31_13_wire_logic_cluster/lc_3/out
T_32_13_sp4_h_l_6
T_33_9_span4_vert_t_15
T_33_5_span4_vert_t_15
T_32_5_sp4_h_l_6
T_33_1_span4_vert_t_15
T_33_3_lc_trk_g0_3
T_33_3_wire_io_cluster/io_1/D_OUT_0

End 

Net : clk_c_g
T_33_16_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_30_14_wire_logic_cluster/lc_3/clk

T_33_16_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_30_14_wire_logic_cluster/lc_3/clk

T_33_16_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_30_14_wire_logic_cluster/lc_3/clk

T_33_16_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_30_14_wire_logic_cluster/lc_3/clk

T_33_16_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_30_14_wire_logic_cluster/lc_3/clk

T_33_16_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_30_14_wire_logic_cluster/lc_3/clk

T_33_16_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_31_13_wire_logic_cluster/lc_3/clk

T_33_16_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_30_13_wire_logic_cluster/lc_3/clk

T_33_16_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_30_13_wire_logic_cluster/lc_3/clk

T_33_16_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_30_13_wire_logic_cluster/lc_3/clk

T_33_16_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_30_13_wire_logic_cluster/lc_3/clk

T_33_16_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_30_13_wire_logic_cluster/lc_3/clk

T_33_16_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_30_13_wire_logic_cluster/lc_3/clk

T_33_16_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_30_13_wire_logic_cluster/lc_3/clk

T_33_16_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_30_13_wire_logic_cluster/lc_3/clk

T_33_16_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_30_12_wire_logic_cluster/lc_3/clk

T_33_16_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_30_12_wire_logic_cluster/lc_3/clk

T_33_16_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_30_12_wire_logic_cluster/lc_3/clk

T_33_16_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_30_12_wire_logic_cluster/lc_3/clk

T_33_16_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_30_12_wire_logic_cluster/lc_3/clk

T_33_16_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_30_12_wire_logic_cluster/lc_3/clk

T_33_16_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_30_12_wire_logic_cluster/lc_3/clk

T_33_16_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_30_12_wire_logic_cluster/lc_3/clk

End 

Net : bfn_30_12_0_
