{
  "module_name": "r600d.h",
  "hash_id": "173816da99f1bb986f68de1de0c11ccbf58c1ef22b95dffe9b898660d51b7409",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/radeon/r600d.h",
  "human_readable_source": " \n#ifndef R600D_H\n#define R600D_H\n\n#define CP_PACKET2\t\t\t0x80000000\n#define\t\tPACKET2_PAD_SHIFT\t\t0\n#define\t\tPACKET2_PAD_MASK\t\t(0x3fffffff << 0)\n\n#define PACKET2(v)\t(CP_PACKET2 | REG_SET(PACKET2_PAD, (v)))\n\n#define R6XX_MAX_SH_GPRS\t\t\t256\n#define R6XX_MAX_TEMP_GPRS\t\t\t16\n#define R6XX_MAX_SH_THREADS\t\t\t256\n#define R6XX_MAX_SH_STACK_ENTRIES\t\t4096\n#define R6XX_MAX_BACKENDS\t\t\t8\n#define R6XX_MAX_BACKENDS_MASK\t\t\t0xff\n#define R6XX_MAX_SIMDS\t\t\t\t8\n#define R6XX_MAX_SIMDS_MASK\t\t\t0xff\n#define R6XX_MAX_PIPES\t\t\t\t8\n#define R6XX_MAX_PIPES_MASK\t\t\t0xff\n\n \n#define     ARRAY_LINEAR_GENERAL              0x00000000\n#define     ARRAY_LINEAR_ALIGNED              0x00000001\n#define     ARRAY_1D_TILED_THIN1              0x00000002\n#define     ARRAY_2D_TILED_THIN1              0x00000004\n\n \n#define\tARB_POP\t\t\t\t\t\t0x2418\n#define \tENABLE_TC128\t\t\t\t\t(1 << 30)\n#define\tARB_GDEC_RD_CNTL\t\t\t\t0x246C\n\n#define\tCC_GC_SHADER_PIPE_CONFIG\t\t\t0x8950\n#define\tCC_RB_BACKEND_DISABLE\t\t\t\t0x98F4\n#define\t\tBACKEND_DISABLE(x)\t\t\t\t((x) << 16)\n\n#define R_028808_CB_COLOR_CONTROL\t\t\t0x28808\n#define   S_028808_SPECIAL_OP(x)                       (((x) & 0x7) << 4)\n#define   G_028808_SPECIAL_OP(x)                       (((x) >> 4) & 0x7)\n#define   C_028808_SPECIAL_OP                          0xFFFFFF8F\n#define     V_028808_SPECIAL_NORMAL                     0x00\n#define     V_028808_SPECIAL_DISABLE                    0x01\n#define     V_028808_SPECIAL_RESOLVE_BOX                0x07\n\n#define\tCB_COLOR0_BASE\t\t\t\t\t0x28040\n#define\tCB_COLOR1_BASE\t\t\t\t\t0x28044\n#define\tCB_COLOR2_BASE\t\t\t\t\t0x28048\n#define\tCB_COLOR3_BASE\t\t\t\t\t0x2804C\n#define\tCB_COLOR4_BASE\t\t\t\t\t0x28050\n#define\tCB_COLOR5_BASE\t\t\t\t\t0x28054\n#define\tCB_COLOR6_BASE\t\t\t\t\t0x28058\n#define\tCB_COLOR7_BASE\t\t\t\t\t0x2805C\n#define\tCB_COLOR7_FRAG\t\t\t\t\t0x280FC\n\n#define CB_COLOR0_SIZE                                  0x28060\n#define CB_COLOR0_VIEW                                  0x28080\n#define R_028080_CB_COLOR0_VIEW                      0x028080\n#define   S_028080_SLICE_START(x)                      (((x) & 0x7FF) << 0)\n#define   G_028080_SLICE_START(x)                      (((x) >> 0) & 0x7FF)\n#define   C_028080_SLICE_START                         0xFFFFF800\n#define   S_028080_SLICE_MAX(x)                        (((x) & 0x7FF) << 13)\n#define   G_028080_SLICE_MAX(x)                        (((x) >> 13) & 0x7FF)\n#define   C_028080_SLICE_MAX                           0xFF001FFF\n#define R_028084_CB_COLOR1_VIEW                      0x028084\n#define R_028088_CB_COLOR2_VIEW                      0x028088\n#define R_02808C_CB_COLOR3_VIEW                      0x02808C\n#define R_028090_CB_COLOR4_VIEW                      0x028090\n#define R_028094_CB_COLOR5_VIEW                      0x028094\n#define R_028098_CB_COLOR6_VIEW                      0x028098\n#define R_02809C_CB_COLOR7_VIEW                      0x02809C\n#define R_028100_CB_COLOR0_MASK                      0x028100\n#define   S_028100_CMASK_BLOCK_MAX(x)                  (((x) & 0xFFF) << 0)\n#define   G_028100_CMASK_BLOCK_MAX(x)                  (((x) >> 0) & 0xFFF)\n#define   C_028100_CMASK_BLOCK_MAX                     0xFFFFF000\n#define   S_028100_FMASK_TILE_MAX(x)                   (((x) & 0xFFFFF) << 12)\n#define   G_028100_FMASK_TILE_MAX(x)                   (((x) >> 12) & 0xFFFFF)\n#define   C_028100_FMASK_TILE_MAX                      0x00000FFF\n#define R_028104_CB_COLOR1_MASK                      0x028104\n#define R_028108_CB_COLOR2_MASK                      0x028108\n#define R_02810C_CB_COLOR3_MASK                      0x02810C\n#define R_028110_CB_COLOR4_MASK                      0x028110\n#define R_028114_CB_COLOR5_MASK                      0x028114\n#define R_028118_CB_COLOR6_MASK                      0x028118\n#define R_02811C_CB_COLOR7_MASK                      0x02811C\n#define CB_COLOR0_INFO                                  0x280a0\n#\tdefine CB_FORMAT(x)\t\t\t\t((x) << 2)\n#       define CB_ARRAY_MODE(x)                         ((x) << 8)\n#\tdefine CB_SOURCE_FORMAT(x)\t\t\t((x) << 27)\n#\tdefine CB_SF_EXPORT_FULL\t\t\t0\n#\tdefine CB_SF_EXPORT_NORM\t\t\t1\n#define CB_COLOR0_TILE                                  0x280c0\n#define CB_COLOR0_FRAG                                  0x280e0\n#define CB_COLOR0_MASK                                  0x28100\n\n#define SQ_ALU_CONST_CACHE_PS_0\t\t\t\t0x28940\n#define SQ_ALU_CONST_CACHE_PS_1\t\t\t\t0x28944\n#define SQ_ALU_CONST_CACHE_PS_2\t\t\t\t0x28948\n#define SQ_ALU_CONST_CACHE_PS_3\t\t\t\t0x2894c\n#define SQ_ALU_CONST_CACHE_PS_4\t\t\t\t0x28950\n#define SQ_ALU_CONST_CACHE_PS_5\t\t\t\t0x28954\n#define SQ_ALU_CONST_CACHE_PS_6\t\t\t\t0x28958\n#define SQ_ALU_CONST_CACHE_PS_7\t\t\t\t0x2895c\n#define SQ_ALU_CONST_CACHE_PS_8\t\t\t\t0x28960\n#define SQ_ALU_CONST_CACHE_PS_9\t\t\t\t0x28964\n#define SQ_ALU_CONST_CACHE_PS_10\t\t\t0x28968\n#define SQ_ALU_CONST_CACHE_PS_11\t\t\t0x2896c\n#define SQ_ALU_CONST_CACHE_PS_12\t\t\t0x28970\n#define SQ_ALU_CONST_CACHE_PS_13\t\t\t0x28974\n#define SQ_ALU_CONST_CACHE_PS_14\t\t\t0x28978\n#define SQ_ALU_CONST_CACHE_PS_15\t\t\t0x2897c\n#define SQ_ALU_CONST_CACHE_VS_0\t\t\t\t0x28980\n#define SQ_ALU_CONST_CACHE_VS_1\t\t\t\t0x28984\n#define SQ_ALU_CONST_CACHE_VS_2\t\t\t\t0x28988\n#define SQ_ALU_CONST_CACHE_VS_3\t\t\t\t0x2898c\n#define SQ_ALU_CONST_CACHE_VS_4\t\t\t\t0x28990\n#define SQ_ALU_CONST_CACHE_VS_5\t\t\t\t0x28994\n#define SQ_ALU_CONST_CACHE_VS_6\t\t\t\t0x28998\n#define SQ_ALU_CONST_CACHE_VS_7\t\t\t\t0x2899c\n#define SQ_ALU_CONST_CACHE_VS_8\t\t\t\t0x289a0\n#define SQ_ALU_CONST_CACHE_VS_9\t\t\t\t0x289a4\n#define SQ_ALU_CONST_CACHE_VS_10\t\t\t0x289a8\n#define SQ_ALU_CONST_CACHE_VS_11\t\t\t0x289ac\n#define SQ_ALU_CONST_CACHE_VS_12\t\t\t0x289b0\n#define SQ_ALU_CONST_CACHE_VS_13\t\t\t0x289b4\n#define SQ_ALU_CONST_CACHE_VS_14\t\t\t0x289b8\n#define SQ_ALU_CONST_CACHE_VS_15\t\t\t0x289bc\n#define SQ_ALU_CONST_CACHE_GS_0\t\t\t\t0x289c0\n#define SQ_ALU_CONST_CACHE_GS_1\t\t\t\t0x289c4\n#define SQ_ALU_CONST_CACHE_GS_2\t\t\t\t0x289c8\n#define SQ_ALU_CONST_CACHE_GS_3\t\t\t\t0x289cc\n#define SQ_ALU_CONST_CACHE_GS_4\t\t\t\t0x289d0\n#define SQ_ALU_CONST_CACHE_GS_5\t\t\t\t0x289d4\n#define SQ_ALU_CONST_CACHE_GS_6\t\t\t\t0x289d8\n#define SQ_ALU_CONST_CACHE_GS_7\t\t\t\t0x289dc\n#define SQ_ALU_CONST_CACHE_GS_8\t\t\t\t0x289e0\n#define SQ_ALU_CONST_CACHE_GS_9\t\t\t\t0x289e4\n#define SQ_ALU_CONST_CACHE_GS_10\t\t\t0x289e8\n#define SQ_ALU_CONST_CACHE_GS_11\t\t\t0x289ec\n#define SQ_ALU_CONST_CACHE_GS_12\t\t\t0x289f0\n#define SQ_ALU_CONST_CACHE_GS_13\t\t\t0x289f4\n#define SQ_ALU_CONST_CACHE_GS_14\t\t\t0x289f8\n#define SQ_ALU_CONST_CACHE_GS_15\t\t\t0x289fc\n\n#define\tCONFIG_MEMSIZE\t\t\t\t\t0x5428\n#define CONFIG_CNTL\t\t\t\t\t0x5424\n#define\tCP_STALLED_STAT1\t\t\t0x8674\n#define\tCP_STALLED_STAT2\t\t\t0x8678\n#define\tCP_BUSY_STAT\t\t\t\t0x867C\n#define\tCP_STAT\t\t\t\t\t\t0x8680\n#define\tCP_COHER_BASE\t\t\t\t\t0x85F8\n#define\tCP_DEBUG\t\t\t\t\t0xC1FC\n#define\tR_0086D8_CP_ME_CNTL\t\t\t0x86D8\n#define\t\tS_0086D8_CP_PFP_HALT(x)\t\t\t(((x) & 1)<<26)\n#define\t\tC_0086D8_CP_PFP_HALT(x)\t\t\t((x) & 0xFBFFFFFF)\n#define\t\tS_0086D8_CP_ME_HALT(x)\t\t\t(((x) & 1)<<28)\n#define\t\tC_0086D8_CP_ME_HALT(x)\t\t\t((x) & 0xEFFFFFFF)\n#define\tCP_ME_RAM_DATA\t\t\t\t\t0xC160\n#define\tCP_ME_RAM_RADDR\t\t\t\t\t0xC158\n#define\tCP_ME_RAM_WADDR\t\t\t\t\t0xC15C\n#define CP_MEQ_THRESHOLDS\t\t\t\t0x8764\n#define\t\tMEQ_END(x)\t\t\t\t\t((x) << 16)\n#define\t\tROQ_END(x)\t\t\t\t\t((x) << 24)\n#define\tCP_PERFMON_CNTL\t\t\t\t\t0x87FC\n#define\tCP_PFP_UCODE_ADDR\t\t\t\t0xC150\n#define\tCP_PFP_UCODE_DATA\t\t\t\t0xC154\n#define\tCP_QUEUE_THRESHOLDS\t\t\t\t0x8760\n#define\t\tROQ_IB1_START(x)\t\t\t\t((x) << 0)\n#define\t\tROQ_IB2_START(x)\t\t\t\t((x) << 8)\n#define\tCP_RB_BASE\t\t\t\t\t0xC100\n#define\tCP_RB_CNTL\t\t\t\t\t0xC104\n#define\t\tRB_BUFSZ(x)\t\t\t\t\t((x) << 0)\n#define\t\tRB_BLKSZ(x)\t\t\t\t\t((x) << 8)\n#define\t\tRB_NO_UPDATE\t\t\t\t\t(1 << 27)\n#define\t\tRB_RPTR_WR_ENA\t\t\t\t\t(1 << 31)\n#define\t\tBUF_SWAP_32BIT\t\t\t\t\t(2 << 16)\n#define\tCP_RB_RPTR\t\t\t\t\t0x8700\n#define\tCP_RB_RPTR_ADDR\t\t\t\t\t0xC10C\n#define\t\tRB_RPTR_SWAP(x)\t\t\t\t\t((x) << 0)\n#define\tCP_RB_RPTR_ADDR_HI\t\t\t\t0xC110\n#define\tCP_RB_RPTR_WR\t\t\t\t\t0xC108\n#define\tCP_RB_WPTR\t\t\t\t\t0xC114\n#define\tCP_RB_WPTR_ADDR\t\t\t\t\t0xC118\n#define\tCP_RB_WPTR_ADDR_HI\t\t\t\t0xC11C\n#define\tCP_RB_WPTR_DELAY\t\t\t\t0x8704\n#define\tCP_ROQ_IB1_STAT\t\t\t\t\t0x8784\n#define\tCP_ROQ_IB2_STAT\t\t\t\t\t0x8788\n#define\tCP_SEM_WAIT_TIMER\t\t\t\t0x85BC\n\n#define\tDB_DEBUG\t\t\t\t\t0x9830\n#define\t\tPREZ_MUST_WAIT_FOR_POSTZ_DONE\t\t\t(1 << 31)\n#define\tDB_DEPTH_BASE\t\t\t\t\t0x2800C\n#define\tDB_HTILE_DATA_BASE\t\t\t\t0x28014\n#define\tDB_HTILE_SURFACE\t\t\t\t0x28D24\n#define   S_028D24_HTILE_WIDTH(x)                      (((x) & 0x1) << 0)\n#define   G_028D24_HTILE_WIDTH(x)                      (((x) >> 0) & 0x1)\n#define   C_028D24_HTILE_WIDTH                         0xFFFFFFFE\n#define   S_028D24_HTILE_HEIGHT(x)                      (((x) & 0x1) << 1)\n#define   G_028D24_HTILE_HEIGHT(x)                      (((x) >> 1) & 0x1)\n#define   C_028D24_HTILE_HEIGHT                         0xFFFFFFFD\n#define   G_028D24_LINEAR(x)                           (((x) >> 2) & 0x1)\n#define\tDB_WATERMARKS\t\t\t\t\t0x9838\n#define\t\tDEPTH_FREE(x)\t\t\t\t\t((x) << 0)\n#define\t\tDEPTH_FLUSH(x)\t\t\t\t\t((x) << 5)\n#define\t\tDEPTH_PENDING_FREE(x)\t\t\t\t((x) << 15)\n#define\t\tDEPTH_CACHELINE_FREE(x)\t\t\t\t((x) << 20)\n\n#define\tDCP_TILING_CONFIG\t\t\t\t0x6CA0\n#define\t\tPIPE_TILING(x)\t\t\t\t\t((x) << 1)\n#define \tBANK_TILING(x)\t\t\t\t\t((x) << 4)\n#define\t\tGROUP_SIZE(x)\t\t\t\t\t((x) << 6)\n#define\t\tROW_TILING(x)\t\t\t\t\t((x) << 8)\n#define\t\tBANK_SWAPS(x)\t\t\t\t\t((x) << 11)\n#define\t\tSAMPLE_SPLIT(x)\t\t\t\t\t((x) << 14)\n#define\t\tBACKEND_MAP(x)\t\t\t\t\t((x) << 16)\n\n#define GB_TILING_CONFIG\t\t\t\t0x98F0\n#define     PIPE_TILING__SHIFT              1\n#define     PIPE_TILING__MASK               0x0000000e\n\n#define\tGC_USER_SHADER_PIPE_CONFIG\t\t\t0x8954\n#define\t\tINACTIVE_QD_PIPES(x)\t\t\t\t((x) << 8)\n#define\t\tINACTIVE_QD_PIPES_MASK\t\t\t\t0x0000FF00\n#define\t\tINACTIVE_SIMDS(x)\t\t\t\t((x) << 16)\n#define\t\tINACTIVE_SIMDS_MASK\t\t\t\t0x00FF0000\n\n#define SQ_CONFIG                                         0x8c00\n#       define VC_ENABLE                                  (1 << 0)\n#       define EXPORT_SRC_C                               (1 << 1)\n#       define DX9_CONSTS                                 (1 << 2)\n#       define ALU_INST_PREFER_VECTOR                     (1 << 3)\n#       define DX10_CLAMP                                 (1 << 4)\n#       define CLAUSE_SEQ_PRIO(x)                         ((x) << 8)\n#       define PS_PRIO(x)                                 ((x) << 24)\n#       define VS_PRIO(x)                                 ((x) << 26)\n#       define GS_PRIO(x)                                 ((x) << 28)\n#       define ES_PRIO(x)                                 ((x) << 30)\n#define SQ_GPR_RESOURCE_MGMT_1                            0x8c04\n#       define NUM_PS_GPRS(x)                             ((x) << 0)\n#       define NUM_VS_GPRS(x)                             ((x) << 16)\n#       define NUM_CLAUSE_TEMP_GPRS(x)                    ((x) << 28)\n#define SQ_GPR_RESOURCE_MGMT_2                            0x8c08\n#       define NUM_GS_GPRS(x)                             ((x) << 0)\n#       define NUM_ES_GPRS(x)                             ((x) << 16)\n#define SQ_THREAD_RESOURCE_MGMT                           0x8c0c\n#       define NUM_PS_THREADS(x)                          ((x) << 0)\n#       define NUM_VS_THREADS(x)                          ((x) << 8)\n#       define NUM_GS_THREADS(x)                          ((x) << 16)\n#       define NUM_ES_THREADS(x)                          ((x) << 24)\n#define SQ_STACK_RESOURCE_MGMT_1                          0x8c10\n#       define NUM_PS_STACK_ENTRIES(x)                    ((x) << 0)\n#       define NUM_VS_STACK_ENTRIES(x)                    ((x) << 16)\n#define SQ_STACK_RESOURCE_MGMT_2                          0x8c14\n#       define NUM_GS_STACK_ENTRIES(x)                    ((x) << 0)\n#       define NUM_ES_STACK_ENTRIES(x)                    ((x) << 16)\n#define SQ_ESGS_RING_BASE                               0x8c40\n#define SQ_GSVS_RING_BASE                               0x8c48\n#define SQ_ESTMP_RING_BASE                              0x8c50\n#define SQ_GSTMP_RING_BASE                              0x8c58\n#define SQ_VSTMP_RING_BASE                              0x8c60\n#define SQ_PSTMP_RING_BASE                              0x8c68\n#define SQ_FBUF_RING_BASE                               0x8c70\n#define SQ_REDUC_RING_BASE                              0x8c78\n\n#define GRBM_CNTL                                       0x8000\n#       define GRBM_READ_TIMEOUT(x)                     ((x) << 0)\n#define\tGRBM_STATUS\t\t\t\t\t0x8010\n#define\t\tCMDFIFO_AVAIL_MASK\t\t\t\t0x0000001F\n#define\t\tGUI_ACTIVE\t\t\t\t\t(1<<31)\n#define\tGRBM_STATUS2\t\t\t\t\t0x8014\n#define\tGRBM_SOFT_RESET\t\t\t\t\t0x8020\n#define\t\tSOFT_RESET_CP\t\t\t\t\t(1<<0)\n\n#define\tCG_THERMAL_CTRL\t\t\t\t\t0x7F0\n#define\t\tDIG_THERM_DPM(x)\t\t\t((x) << 12)\n#define\t\tDIG_THERM_DPM_MASK\t\t\t0x000FF000\n#define\t\tDIG_THERM_DPM_SHIFT\t\t\t12\n#define\tCG_THERMAL_STATUS\t\t\t\t0x7F4\n#define\t\tASIC_T(x)\t\t\t        ((x) << 0)\n#define\t\tASIC_T_MASK\t\t\t        0x1FF\n#define\t\tASIC_T_SHIFT\t\t\t        0\n#define\tCG_THERMAL_INT\t\t\t\t\t0x7F8\n#define\t\tDIG_THERM_INTH(x)\t\t\t((x) << 8)\n#define\t\tDIG_THERM_INTH_MASK\t\t\t0x0000FF00\n#define\t\tDIG_THERM_INTH_SHIFT\t\t\t8\n#define\t\tDIG_THERM_INTL(x)\t\t\t((x) << 16)\n#define\t\tDIG_THERM_INTL_MASK\t\t\t0x00FF0000\n#define\t\tDIG_THERM_INTL_SHIFT\t\t\t16\n#define \tTHERM_INT_MASK_HIGH\t\t\t(1 << 24)\n#define \tTHERM_INT_MASK_LOW\t\t\t(1 << 25)\n\n#define\tRV770_CG_THERMAL_INT\t\t\t\t0x734\n\n#define\tHDP_HOST_PATH_CNTL\t\t\t\t0x2C00\n#define\tHDP_NONSURFACE_BASE\t\t\t\t0x2C04\n#define\tHDP_NONSURFACE_INFO\t\t\t\t0x2C08\n#define\tHDP_NONSURFACE_SIZE\t\t\t\t0x2C0C\n#define HDP_REG_COHERENCY_FLUSH_CNTL\t\t\t0x54A0\n#define\tHDP_TILING_CONFIG\t\t\t\t0x2F3C\n#define HDP_DEBUG1                                      0x2F34\n\n#define MC_CONFIG\t\t\t\t\t0x2000\n#define MC_VM_AGP_TOP\t\t\t\t\t0x2184\n#define MC_VM_AGP_BOT\t\t\t\t\t0x2188\n#define\tMC_VM_AGP_BASE\t\t\t\t\t0x218C\n#define MC_VM_FB_LOCATION\t\t\t\t0x2180\n#define MC_VM_L1_TLB_MCB_RD_UVD_CNTL\t\t\t0x2124\n#define \tENABLE_L1_TLB\t\t\t\t\t(1 << 0)\n#define\t\tENABLE_L1_FRAGMENT_PROCESSING\t\t\t(1 << 1)\n#define\t\tENABLE_L1_STRICT_ORDERING\t\t\t(1 << 2)\n#define\t\tSYSTEM_ACCESS_MODE_MASK\t\t\t\t0x000000C0\n#define\t\tSYSTEM_ACCESS_MODE_SHIFT\t\t\t6\n#define\t\tSYSTEM_ACCESS_MODE_PA_ONLY\t\t\t(0 << 6)\n#define\t\tSYSTEM_ACCESS_MODE_USE_SYS_MAP\t\t\t(1 << 6)\n#define\t\tSYSTEM_ACCESS_MODE_IN_SYS\t\t\t(2 << 6)\n#define\t\tSYSTEM_ACCESS_MODE_NOT_IN_SYS\t\t\t(3 << 6)\n#define\t\tSYSTEM_APERTURE_UNMAPPED_ACCESS_PASS_THRU\t(0 << 8)\n#define\t\tSYSTEM_APERTURE_UNMAPPED_ACCESS_DEFAULT_PAGE\t(1 << 8)\n#define\t\tENABLE_SEMAPHORE_MODE\t\t\t\t(1 << 10)\n#define\t\tENABLE_WAIT_L2_QUERY\t\t\t\t(1 << 11)\n#define\t\tEFFECTIVE_L1_TLB_SIZE(x)\t\t\t(((x) & 7) << 12)\n#define\t\tEFFECTIVE_L1_TLB_SIZE_MASK\t\t\t0x00007000\n#define\t\tEFFECTIVE_L1_TLB_SIZE_SHIFT\t\t\t12\n#define\t\tEFFECTIVE_L1_QUEUE_SIZE(x)\t\t\t(((x) & 7) << 15)\n#define\t\tEFFECTIVE_L1_QUEUE_SIZE_MASK\t\t\t0x00038000\n#define\t\tEFFECTIVE_L1_QUEUE_SIZE_SHIFT\t\t\t15\n#define MC_VM_L1_TLB_MCD_RD_A_CNTL\t\t\t0x219C\n#define MC_VM_L1_TLB_MCD_RD_B_CNTL\t\t\t0x21A0\n#define MC_VM_L1_TLB_MCB_RD_GFX_CNTL\t\t\t0x21FC\n#define MC_VM_L1_TLB_MCB_RD_HDP_CNTL\t\t\t0x2204\n#define MC_VM_L1_TLB_MCB_RD_PDMA_CNTL\t\t\t0x2208\n#define MC_VM_L1_TLB_MCB_RD_SEM_CNTL\t\t\t0x220C\n#define\tMC_VM_L1_TLB_MCB_RD_SYS_CNTL\t\t\t0x2200\n#define MC_VM_L1_TLB_MCB_WR_UVD_CNTL\t\t\t0x212c\n#define MC_VM_L1_TLB_MCD_WR_A_CNTL\t\t\t0x21A4\n#define MC_VM_L1_TLB_MCD_WR_B_CNTL\t\t\t0x21A8\n#define MC_VM_L1_TLB_MCB_WR_GFX_CNTL\t\t\t0x2210\n#define MC_VM_L1_TLB_MCB_WR_HDP_CNTL\t\t\t0x2218\n#define MC_VM_L1_TLB_MCB_WR_PDMA_CNTL\t\t\t0x221C\n#define MC_VM_L1_TLB_MCB_WR_SEM_CNTL\t\t\t0x2220\n#define MC_VM_L1_TLB_MCB_WR_SYS_CNTL\t\t\t0x2214\n#define MC_VM_SYSTEM_APERTURE_LOW_ADDR\t\t\t0x2190\n#define\t\tLOGICAL_PAGE_NUMBER_MASK\t\t\t0x000FFFFF\n#define\t\tLOGICAL_PAGE_NUMBER_SHIFT\t\t\t0\n#define MC_VM_SYSTEM_APERTURE_HIGH_ADDR\t\t\t0x2194\n#define MC_VM_SYSTEM_APERTURE_DEFAULT_ADDR\t\t0x2198\n\n#define RS_DQ_RD_RET_CONF\t\t\t\t0x2348\n\n#define\tPA_CL_ENHANCE\t\t\t\t\t0x8A14\n#define\t\tCLIP_VTX_REORDER_ENA\t\t\t\t(1 << 0)\n#define\t\tNUM_CLIP_SEQ(x)\t\t\t\t\t((x) << 1)\n#define PA_SC_AA_CONFIG\t\t\t\t\t0x28C04\n#define\tPA_SC_AA_SAMPLE_LOCS_2S\t\t\t\t0x8B40\n#define\tPA_SC_AA_SAMPLE_LOCS_4S\t\t\t\t0x8B44\n#define\tPA_SC_AA_SAMPLE_LOCS_8S_WD0\t\t\t0x8B48\n#define\tPA_SC_AA_SAMPLE_LOCS_8S_WD1\t\t\t0x8B4C\n#define\t\tS0_X(x)\t\t\t\t\t\t((x) << 0)\n#define\t\tS0_Y(x)\t\t\t\t\t\t((x) << 4)\n#define\t\tS1_X(x)\t\t\t\t\t\t((x) << 8)\n#define\t\tS1_Y(x)\t\t\t\t\t\t((x) << 12)\n#define\t\tS2_X(x)\t\t\t\t\t\t((x) << 16)\n#define\t\tS2_Y(x)\t\t\t\t\t\t((x) << 20)\n#define\t\tS3_X(x)\t\t\t\t\t\t((x) << 24)\n#define\t\tS3_Y(x)\t\t\t\t\t\t((x) << 28)\n#define\t\tS4_X(x)\t\t\t\t\t\t((x) << 0)\n#define\t\tS4_Y(x)\t\t\t\t\t\t((x) << 4)\n#define\t\tS5_X(x)\t\t\t\t\t\t((x) << 8)\n#define\t\tS5_Y(x)\t\t\t\t\t\t((x) << 12)\n#define\t\tS6_X(x)\t\t\t\t\t\t((x) << 16)\n#define\t\tS6_Y(x)\t\t\t\t\t\t((x) << 20)\n#define\t\tS7_X(x)\t\t\t\t\t\t((x) << 24)\n#define\t\tS7_Y(x)\t\t\t\t\t\t((x) << 28)\n#define PA_SC_CLIPRECT_RULE\t\t\t\t0x2820c\n#define\tPA_SC_ENHANCE\t\t\t\t\t0x8BF0\n#define\t\tFORCE_EOV_MAX_CLK_CNT(x)\t\t\t((x) << 0)\n#define\t\tFORCE_EOV_MAX_TILE_CNT(x)\t\t\t((x) << 12)\n#define PA_SC_LINE_STIPPLE\t\t\t\t0x28A0C\n#define\tPA_SC_LINE_STIPPLE_STATE\t\t\t0x8B10\n#define PA_SC_MODE_CNTL\t\t\t\t\t0x28A4C\n#define\tPA_SC_MULTI_CHIP_CNTL\t\t\t\t0x8B20\n\n#define PA_SC_SCREEN_SCISSOR_TL                         0x28030\n#define PA_SC_GENERIC_SCISSOR_TL                        0x28240\n#define PA_SC_WINDOW_SCISSOR_TL                         0x28204\n\n#define\tPCIE_PORT_INDEX\t\t\t\t\t0x0038\n#define\tPCIE_PORT_DATA\t\t\t\t\t0x003C\n\n#define CHMAP\t\t\t\t\t\t0x2004\n#define\t\tNOOFCHAN_SHIFT\t\t\t\t\t12\n#define\t\tNOOFCHAN_MASK\t\t\t\t\t0x00003000\n\n#define RAMCFG\t\t\t\t\t\t0x2408\n#define\t\tNOOFBANK_SHIFT\t\t\t\t\t0\n#define\t\tNOOFBANK_MASK\t\t\t\t\t0x00000001\n#define\t\tNOOFRANK_SHIFT\t\t\t\t\t1\n#define\t\tNOOFRANK_MASK\t\t\t\t\t0x00000002\n#define\t\tNOOFROWS_SHIFT\t\t\t\t\t2\n#define\t\tNOOFROWS_MASK\t\t\t\t\t0x0000001C\n#define\t\tNOOFCOLS_SHIFT\t\t\t\t\t5\n#define\t\tNOOFCOLS_MASK\t\t\t\t\t0x00000060\n#define\t\tCHANSIZE_SHIFT\t\t\t\t\t7\n#define\t\tCHANSIZE_MASK\t\t\t\t\t0x00000080\n#define\t\tBURSTLENGTH_SHIFT\t\t\t\t8\n#define\t\tBURSTLENGTH_MASK\t\t\t\t0x00000100\n#define\t\tCHANSIZE_OVERRIDE\t\t\t\t(1 << 10)\n\n#define\tSCRATCH_REG0\t\t\t\t\t0x8500\n#define\tSCRATCH_REG1\t\t\t\t\t0x8504\n#define\tSCRATCH_REG2\t\t\t\t\t0x8508\n#define\tSCRATCH_REG3\t\t\t\t\t0x850C\n#define\tSCRATCH_REG4\t\t\t\t\t0x8510\n#define\tSCRATCH_REG5\t\t\t\t\t0x8514\n#define\tSCRATCH_REG6\t\t\t\t\t0x8518\n#define\tSCRATCH_REG7\t\t\t\t\t0x851C\n#define\tSCRATCH_UMSK\t\t\t\t\t0x8540\n#define\tSCRATCH_ADDR\t\t\t\t\t0x8544\n\n#define\tSPI_CONFIG_CNTL\t\t\t\t\t0x9100\n#define\t\tGPR_WRITE_PRIORITY(x)\t\t\t\t((x) << 0)\n#define\t\tDISABLE_INTERP_1\t\t\t\t(1 << 5)\n#define\tSPI_CONFIG_CNTL_1\t\t\t\t0x913C\n#define\t\tVTX_DONE_DELAY(x)\t\t\t\t((x) << 0)\n#define\t\tINTERP_ONE_PRIM_PER_ROW\t\t\t\t(1 << 4)\n#define\tSPI_INPUT_Z\t\t\t\t\t0x286D8\n#define\tSPI_PS_IN_CONTROL_0\t\t\t\t0x286CC\n#define\t\tNUM_INTERP(x)\t\t\t\t\t((x)<<0)\n#define\t\tPOSITION_ENA\t\t\t\t\t(1<<8)\n#define\t\tPOSITION_CENTROID\t\t\t\t(1<<9)\n#define\t\tPOSITION_ADDR(x)\t\t\t\t((x)<<10)\n#define\t\tPARAM_GEN(x)\t\t\t\t\t((x)<<15)\n#define\t\tPARAM_GEN_ADDR(x)\t\t\t\t((x)<<19)\n#define\t\tBARYC_SAMPLE_CNTL(x)\t\t\t\t((x)<<26)\n#define\t\tPERSP_GRADIENT_ENA\t\t\t\t(1<<28)\n#define\t\tLINEAR_GRADIENT_ENA\t\t\t\t(1<<29)\n#define\t\tPOSITION_SAMPLE\t\t\t\t\t(1<<30)\n#define\t\tBARYC_AT_SAMPLE_ENA\t\t\t\t(1<<31)\n#define\tSPI_PS_IN_CONTROL_1\t\t\t\t0x286D0\n#define\t\tGEN_INDEX_PIX\t\t\t\t\t(1<<0)\n#define\t\tGEN_INDEX_PIX_ADDR(x)\t\t\t\t((x)<<1)\n#define\t\tFRONT_FACE_ENA\t\t\t\t\t(1<<8)\n#define\t\tFRONT_FACE_CHAN(x)\t\t\t\t((x)<<9)\n#define\t\tFRONT_FACE_ALL_BITS\t\t\t\t(1<<11)\n#define\t\tFRONT_FACE_ADDR(x)\t\t\t\t((x)<<12)\n#define\t\tFOG_ADDR(x)\t\t\t\t\t((x)<<17)\n#define\t\tFIXED_PT_POSITION_ENA\t\t\t\t(1<<24)\n#define\t\tFIXED_PT_POSITION_ADDR(x)\t\t\t((x)<<25)\n\n#define\tSQ_MS_FIFO_SIZES\t\t\t\t0x8CF0\n#define\t\tCACHE_FIFO_SIZE(x)\t\t\t\t((x) << 0)\n#define\t\tFETCH_FIFO_HIWATER(x)\t\t\t\t((x) << 8)\n#define\t\tDONE_FIFO_HIWATER(x)\t\t\t\t((x) << 16)\n#define\t\tALU_UPDATE_FIFO_HIWATER(x)\t\t\t((x) << 24)\n#define\tSQ_PGM_START_ES\t\t\t\t\t0x28880\n#define\tSQ_PGM_START_FS\t\t\t\t\t0x28894\n#define\tSQ_PGM_START_GS\t\t\t\t\t0x2886C\n#define\tSQ_PGM_START_PS\t\t\t\t\t0x28840\n#define SQ_PGM_RESOURCES_PS                             0x28850\n#define SQ_PGM_EXPORTS_PS                               0x28854\n#define SQ_PGM_CF_OFFSET_PS                             0x288cc\n#define\tSQ_PGM_START_VS\t\t\t\t\t0x28858\n#define SQ_PGM_RESOURCES_VS                             0x28868\n#define SQ_PGM_CF_OFFSET_VS                             0x288d0\n\n#define SQ_VTX_CONSTANT_WORD0_0\t\t\t\t0x30000\n#define SQ_VTX_CONSTANT_WORD1_0\t\t\t\t0x30004\n#define SQ_VTX_CONSTANT_WORD2_0\t\t\t\t0x30008\n#\tdefine SQ_VTXC_BASE_ADDR_HI(x)\t\t\t((x) << 0)\n#\tdefine SQ_VTXC_STRIDE(x)\t\t\t((x) << 8)\n#\tdefine SQ_VTXC_ENDIAN_SWAP(x)\t\t\t((x) << 30)\n#\tdefine SQ_ENDIAN_NONE\t\t\t\t0\n#\tdefine SQ_ENDIAN_8IN16\t\t\t\t1\n#\tdefine SQ_ENDIAN_8IN32\t\t\t\t2\n#define SQ_VTX_CONSTANT_WORD3_0\t\t\t\t0x3000c\n#define\tSQ_VTX_CONSTANT_WORD6_0\t\t\t\t0x38018\n#define\t\tS__SQ_VTX_CONSTANT_TYPE(x)\t\t\t(((x) & 3) << 30)\n#define\t\tG__SQ_VTX_CONSTANT_TYPE(x)\t\t\t(((x) >> 30) & 3)\n#define\t\t\tSQ_TEX_VTX_INVALID_TEXTURE\t\t\t0x0\n#define\t\t\tSQ_TEX_VTX_INVALID_BUFFER\t\t\t0x1\n#define\t\t\tSQ_TEX_VTX_VALID_TEXTURE\t\t\t0x2\n#define\t\t\tSQ_TEX_VTX_VALID_BUFFER\t\t\t\t0x3\n\n\n#define\tSX_MISC\t\t\t\t\t\t0x28350\n#define\tSX_MEMORY_EXPORT_BASE\t\t\t\t0x9010\n#define\tSX_DEBUG_1\t\t\t\t\t0x9054\n#define\t\tSMX_EVENT_RELEASE\t\t\t\t(1 << 0)\n#define\t\tENABLE_NEW_SMX_ADDRESS\t\t\t\t(1 << 16)\n\n#define\tTA_CNTL_AUX\t\t\t\t\t0x9508\n#define\t\tDISABLE_CUBE_WRAP\t\t\t\t(1 << 0)\n#define\t\tDISABLE_CUBE_ANISO\t\t\t\t(1 << 1)\n#define\t\tSYNC_GRADIENT\t\t\t\t\t(1 << 24)\n#define\t\tSYNC_WALKER\t\t\t\t\t(1 << 25)\n#define\t\tSYNC_ALIGNER\t\t\t\t\t(1 << 26)\n#define\t\tBILINEAR_PRECISION_6_BIT\t\t\t(0 << 31)\n#define\t\tBILINEAR_PRECISION_8_BIT\t\t\t(1 << 31)\n\n#define\tTC_CNTL\t\t\t\t\t\t0x9608\n#define\t\tTC_L2_SIZE(x)\t\t\t\t\t((x)<<5)\n#define\t\tL2_DISABLE_LATE_HIT\t\t\t\t(1<<9)\n\n#define\tVC_ENHANCE\t\t\t\t\t0x9714\n\n#define\tVGT_CACHE_INVALIDATION\t\t\t\t0x88C4\n#define\t\tCACHE_INVALIDATION(x)\t\t\t\t((x)<<0)\n#define\t\t\tVC_ONLY\t\t\t\t\t\t0\n#define\t\t\tTC_ONLY\t\t\t\t\t\t1\n#define\t\t\tVC_AND_TC\t\t\t\t\t2\n#define\tVGT_DMA_BASE\t\t\t\t\t0x287E8\n#define\tVGT_DMA_BASE_HI\t\t\t\t\t0x287E4\n#define\tVGT_ES_PER_GS\t\t\t\t\t0x88CC\n#define\tVGT_GS_PER_ES\t\t\t\t\t0x88C8\n#define\tVGT_GS_PER_VS\t\t\t\t\t0x88E8\n#define\tVGT_GS_VERTEX_REUSE\t\t\t\t0x88D4\n#define VGT_PRIMITIVE_TYPE                              0x8958\n#define\tVGT_NUM_INSTANCES\t\t\t\t0x8974\n#define\tVGT_OUT_DEALLOC_CNTL\t\t\t\t0x28C5C\n#define\t\tDEALLOC_DIST_MASK\t\t\t\t0x0000007F\n#define\tVGT_STRMOUT_BASE_OFFSET_0\t\t\t0x28B10\n#define\tVGT_STRMOUT_BASE_OFFSET_1\t\t\t0x28B14\n#define\tVGT_STRMOUT_BASE_OFFSET_2\t\t\t0x28B18\n#define\tVGT_STRMOUT_BASE_OFFSET_3\t\t\t0x28B1c\n#define\tVGT_STRMOUT_BASE_OFFSET_HI_0\t\t\t0x28B44\n#define\tVGT_STRMOUT_BASE_OFFSET_HI_1\t\t\t0x28B48\n#define\tVGT_STRMOUT_BASE_OFFSET_HI_2\t\t\t0x28B4c\n#define\tVGT_STRMOUT_BASE_OFFSET_HI_3\t\t\t0x28B50\n#define\tVGT_STRMOUT_BUFFER_BASE_0\t\t\t0x28AD8\n#define\tVGT_STRMOUT_BUFFER_BASE_1\t\t\t0x28AE8\n#define\tVGT_STRMOUT_BUFFER_BASE_2\t\t\t0x28AF8\n#define\tVGT_STRMOUT_BUFFER_BASE_3\t\t\t0x28B08\n#define\tVGT_STRMOUT_BUFFER_OFFSET_0\t\t\t0x28ADC\n#define\tVGT_STRMOUT_BUFFER_OFFSET_1\t\t\t0x28AEC\n#define\tVGT_STRMOUT_BUFFER_OFFSET_2\t\t\t0x28AFC\n#define\tVGT_STRMOUT_BUFFER_OFFSET_3\t\t\t0x28B0C\n#define VGT_STRMOUT_BUFFER_SIZE_0\t\t\t0x28AD0\n#define VGT_STRMOUT_BUFFER_SIZE_1\t\t\t0x28AE0\n#define VGT_STRMOUT_BUFFER_SIZE_2\t\t\t0x28AF0\n#define VGT_STRMOUT_BUFFER_SIZE_3\t\t\t0x28B00\n\n#define\tVGT_STRMOUT_EN\t\t\t\t\t0x28AB0\n#define\tVGT_VERTEX_REUSE_BLOCK_CNTL\t\t\t0x28C58\n#define\t\tVTX_REUSE_DEPTH_MASK\t\t\t\t0x000000FF\n#define VGT_EVENT_INITIATOR                             0x28a90\n#       define CACHE_FLUSH_AND_INV_EVENT_TS                     (0x14 << 0)\n#       define CACHE_FLUSH_AND_INV_EVENT                        (0x16 << 0)\n\n#define VM_CONTEXT0_CNTL\t\t\t\t0x1410\n#define\t\tENABLE_CONTEXT\t\t\t\t\t(1 << 0)\n#define\t\tPAGE_TABLE_DEPTH(x)\t\t\t\t(((x) & 3) << 1)\n#define\t\tRANGE_PROTECTION_FAULT_ENABLE_DEFAULT\t\t(1 << 4)\n#define VM_CONTEXT0_INVALIDATION_LOW_ADDR\t\t0x1490\n#define VM_CONTEXT0_INVALIDATION_HIGH_ADDR\t\t0x14B0\n#define VM_CONTEXT0_PAGE_TABLE_BASE_ADDR\t\t0x1574\n#define VM_CONTEXT0_PAGE_TABLE_START_ADDR\t\t0x1594\n#define VM_CONTEXT0_PAGE_TABLE_END_ADDR\t\t\t0x15B4\n#define VM_CONTEXT0_PROTECTION_FAULT_DEFAULT_ADDR\t0x1554\n#define VM_CONTEXT0_REQUEST_RESPONSE\t\t\t0x1470\n#define\t\tREQUEST_TYPE(x)\t\t\t\t\t(((x) & 0xf) << 0)\n#define\t\tRESPONSE_TYPE_MASK\t\t\t\t0x000000F0\n#define\t\tRESPONSE_TYPE_SHIFT\t\t\t\t4\n#define VM_L2_CNTL\t\t\t\t\t0x1400\n#define\t\tENABLE_L2_CACHE\t\t\t\t\t(1 << 0)\n#define\t\tENABLE_L2_FRAGMENT_PROCESSING\t\t\t(1 << 1)\n#define\t\tENABLE_L2_PTE_CACHE_LRU_UPDATE_BY_WRITE\t\t(1 << 9)\n#define\t\tEFFECTIVE_L2_QUEUE_SIZE(x)\t\t\t(((x) & 7) << 13)\n#define VM_L2_CNTL2\t\t\t\t\t0x1404\n#define\t\tINVALIDATE_ALL_L1_TLBS\t\t\t\t(1 << 0)\n#define\t\tINVALIDATE_L2_CACHE\t\t\t\t(1 << 1)\n#define VM_L2_CNTL3\t\t\t\t\t0x1408\n#define\t\tBANK_SELECT_0(x)\t\t\t\t(((x) & 0x1f) << 0)\n#define\t\tBANK_SELECT_1(x)\t\t\t\t(((x) & 0x1f) << 5)\n#define\t\tL2_CACHE_UPDATE_MODE(x)\t\t\t\t(((x) & 3) << 10)\n#define\tVM_L2_STATUS\t\t\t\t\t0x140C\n#define\t\tL2_BUSY\t\t\t\t\t\t(1 << 0)\n\n#define\tWAIT_UNTIL\t\t\t\t\t0x8040\n#define         WAIT_CP_DMA_IDLE_bit                            (1 << 8)\n#define         WAIT_2D_IDLE_bit                                (1 << 14)\n#define         WAIT_3D_IDLE_bit                                (1 << 15)\n#define         WAIT_2D_IDLECLEAN_bit                           (1 << 16)\n#define         WAIT_3D_IDLECLEAN_bit                           (1 << 17)\n\n \n#define DMA_TILING_CONFIG                                 0x3ec4\n#define DMA_CONFIG                                        0x3e4c\n\n#define DMA_RB_CNTL                                       0xd000\n#       define DMA_RB_ENABLE                              (1 << 0)\n#       define DMA_RB_SIZE(x)                             ((x) << 1)  \n#       define DMA_RB_SWAP_ENABLE                         (1 << 9)  \n#       define DMA_RPTR_WRITEBACK_ENABLE                  (1 << 12)\n#       define DMA_RPTR_WRITEBACK_SWAP_ENABLE             (1 << 13)   \n#       define DMA_RPTR_WRITEBACK_TIMER(x)                ((x) << 16)  \n#define DMA_RB_BASE                                       0xd004\n#define DMA_RB_RPTR                                       0xd008\n#define DMA_RB_WPTR                                       0xd00c\n\n#define DMA_RB_RPTR_ADDR_HI                               0xd01c\n#define DMA_RB_RPTR_ADDR_LO                               0xd020\n\n#define DMA_IB_CNTL                                       0xd024\n#       define DMA_IB_ENABLE                              (1 << 0)\n#       define DMA_IB_SWAP_ENABLE                         (1 << 4)\n#define DMA_IB_RPTR                                       0xd028\n#define DMA_CNTL                                          0xd02c\n#       define TRAP_ENABLE                                (1 << 0)\n#       define SEM_INCOMPLETE_INT_ENABLE                  (1 << 1)\n#       define SEM_WAIT_INT_ENABLE                        (1 << 2)\n#       define DATA_SWAP_ENABLE                           (1 << 3)\n#       define FENCE_SWAP_ENABLE                          (1 << 4)\n#       define CTXEMPTY_INT_ENABLE                        (1 << 28)\n#define DMA_STATUS_REG                                    0xd034\n#       define DMA_IDLE                                   (1 << 0)\n#define DMA_SEM_INCOMPLETE_TIMER_CNTL                     0xd044\n#define DMA_SEM_WAIT_FAIL_TIMER_CNTL                      0xd048\n#define DMA_MODE                                          0xd0bc\n\n \n#define DMA_PACKET(cmd, t, s, n)\t((((cmd) & 0xF) << 28) |\t\\\n\t\t\t\t\t (((t) & 0x1) << 23) |\t\t\\\n\t\t\t\t\t (((s) & 0x1) << 22) |\t\t\\\n\t\t\t\t\t (((n) & 0xFFFF) << 0))\n \n#define\tDMA_PACKET_WRITE\t\t\t\t  0x2\n#define\tDMA_PACKET_COPY\t\t\t\t\t  0x3\n#define\tDMA_PACKET_INDIRECT_BUFFER\t\t\t  0x4\n#define\tDMA_PACKET_SEMAPHORE\t\t\t\t  0x5\n#define\tDMA_PACKET_FENCE\t\t\t\t  0x6\n#define\tDMA_PACKET_TRAP\t\t\t\t\t  0x7\n#define\tDMA_PACKET_CONSTANT_FILL\t\t\t  0xd  \n#define\tDMA_PACKET_NOP\t\t\t\t\t  0xf\n\n#define IH_RB_CNTL                                        0x3e00\n#       define IH_RB_ENABLE                               (1 << 0)\n#       define IH_RB_SIZE(x)                              ((x) << 1)  \n#       define IH_RB_FULL_DRAIN_ENABLE                    (1 << 6)\n#       define IH_WPTR_WRITEBACK_ENABLE                   (1 << 8)\n#       define IH_WPTR_WRITEBACK_TIMER(x)                 ((x) << 9)  \n#       define IH_WPTR_OVERFLOW_ENABLE                    (1 << 16)\n#       define IH_WPTR_OVERFLOW_CLEAR                     (1 << 31)\n#define IH_RB_BASE                                        0x3e04\n#define IH_RB_RPTR                                        0x3e08\n#define IH_RB_WPTR                                        0x3e0c\n#       define RB_OVERFLOW                                (1 << 0)\n#       define WPTR_OFFSET_MASK                           0x3fffc\n#define IH_RB_WPTR_ADDR_HI                                0x3e10\n#define IH_RB_WPTR_ADDR_LO                                0x3e14\n#define IH_CNTL                                           0x3e18\n#       define ENABLE_INTR                                (1 << 0)\n#       define IH_MC_SWAP(x)                              ((x) << 1)\n#       define IH_MC_SWAP_NONE                            0\n#       define IH_MC_SWAP_16BIT                           1\n#       define IH_MC_SWAP_32BIT                           2\n#       define IH_MC_SWAP_64BIT                           3\n#       define RPTR_REARM                                 (1 << 4)\n#       define MC_WRREQ_CREDIT(x)                         ((x) << 15)\n#       define MC_WR_CLEAN_CNT(x)                         ((x) << 20)\n\n#define RLC_CNTL                                          0x3f00\n#       define RLC_ENABLE                                 (1 << 0)\n#define RLC_HB_BASE                                       0x3f10\n#define RLC_HB_CNTL                                       0x3f0c\n#define RLC_HB_RPTR                                       0x3f20\n#define RLC_HB_WPTR                                       0x3f1c\n#define RLC_HB_WPTR_LSB_ADDR                              0x3f14\n#define RLC_HB_WPTR_MSB_ADDR                              0x3f18\n#define RLC_GPU_CLOCK_COUNT_LSB\t\t\t\t  0x3f38\n#define RLC_GPU_CLOCK_COUNT_MSB\t\t\t\t  0x3f3c\n#define RLC_CAPTURE_GPU_CLOCK_COUNT\t\t\t  0x3f40\n#define RLC_MC_CNTL                                       0x3f44\n#define RLC_UCODE_CNTL                                    0x3f48\n#define RLC_UCODE_ADDR                                    0x3f2c\n#define RLC_UCODE_DATA                                    0x3f30\n\n#define SRBM_SOFT_RESET                                   0xe60\n#       define SOFT_RESET_BIF                             (1 << 1)\n#       define SOFT_RESET_DMA                             (1 << 12)\n#       define SOFT_RESET_RLC                             (1 << 13)\n#       define SOFT_RESET_UVD                             (1 << 18)\n#       define RV770_SOFT_RESET_DMA                       (1 << 20)\n\n#define BIF_SCRATCH0                                      0x5438\n\n#define BUS_CNTL                                          0x5420\n#       define BIOS_ROM_DIS                               (1 << 1)\n#       define VGA_COHE_SPEC_TIMER_DIS                    (1 << 9)\n\n#define CP_INT_CNTL                                       0xc124\n#       define CNTX_BUSY_INT_ENABLE                       (1 << 19)\n#       define CNTX_EMPTY_INT_ENABLE                      (1 << 20)\n#       define SCRATCH_INT_ENABLE                         (1 << 25)\n#       define TIME_STAMP_INT_ENABLE                      (1 << 26)\n#       define IB2_INT_ENABLE                             (1 << 29)\n#       define IB1_INT_ENABLE                             (1 << 30)\n#       define RB_INT_ENABLE                              (1 << 31)\n#define CP_INT_STATUS                                     0xc128\n#       define SCRATCH_INT_STAT                           (1 << 25)\n#       define TIME_STAMP_INT_STAT                        (1 << 26)\n#       define IB2_INT_STAT                               (1 << 29)\n#       define IB1_INT_STAT                               (1 << 30)\n#       define RB_INT_STAT                                (1 << 31)\n\n#define GRBM_INT_CNTL                                     0x8060\n#       define RDERR_INT_ENABLE                           (1 << 0)\n#       define WAIT_COUNT_TIMEOUT_INT_ENABLE              (1 << 1)\n#       define GUI_IDLE_INT_ENABLE                        (1 << 19)\n\n#define INTERRUPT_CNTL                                    0x5468\n#       define IH_DUMMY_RD_OVERRIDE                       (1 << 0)\n#       define IH_DUMMY_RD_EN                             (1 << 1)\n#       define IH_REQ_NONSNOOP_EN                         (1 << 3)\n#       define GEN_IH_INT_EN                              (1 << 8)\n#define INTERRUPT_CNTL2                                   0x546c\n\n#define D1MODE_VBLANK_STATUS                              0x6534\n#define D2MODE_VBLANK_STATUS                              0x6d34\n#       define DxMODE_VBLANK_OCCURRED                     (1 << 0)\n#       define DxMODE_VBLANK_ACK                          (1 << 4)\n#       define DxMODE_VBLANK_STAT                         (1 << 12)\n#       define DxMODE_VBLANK_INTERRUPT                    (1 << 16)\n#       define DxMODE_VBLANK_INTERRUPT_TYPE               (1 << 17)\n#define D1MODE_VLINE_STATUS                               0x653c\n#define D2MODE_VLINE_STATUS                               0x6d3c\n#       define DxMODE_VLINE_OCCURRED                      (1 << 0)\n#       define DxMODE_VLINE_ACK                           (1 << 4)\n#       define DxMODE_VLINE_STAT                          (1 << 12)\n#       define DxMODE_VLINE_INTERRUPT                     (1 << 16)\n#       define DxMODE_VLINE_INTERRUPT_TYPE                (1 << 17)\n#define DxMODE_INT_MASK                                   0x6540\n#       define D1MODE_VBLANK_INT_MASK                     (1 << 0)\n#       define D1MODE_VLINE_INT_MASK                      (1 << 4)\n#       define D2MODE_VBLANK_INT_MASK                     (1 << 8)\n#       define D2MODE_VLINE_INT_MASK                      (1 << 12)\n#define DCE3_DISP_INTERRUPT_STATUS                        0x7ddc\n#       define DC_HPD1_INTERRUPT                          (1 << 18)\n#       define DC_HPD2_INTERRUPT                          (1 << 19)\n#define DISP_INTERRUPT_STATUS                             0x7edc\n#       define LB_D1_VLINE_INTERRUPT                      (1 << 2)\n#       define LB_D2_VLINE_INTERRUPT                      (1 << 3)\n#       define LB_D1_VBLANK_INTERRUPT                     (1 << 4)\n#       define LB_D2_VBLANK_INTERRUPT                     (1 << 5)\n#       define DACA_AUTODETECT_INTERRUPT                  (1 << 16)\n#       define DACB_AUTODETECT_INTERRUPT                  (1 << 17)\n#       define DC_HOT_PLUG_DETECT1_INTERRUPT              (1 << 18)\n#       define DC_HOT_PLUG_DETECT2_INTERRUPT              (1 << 19)\n#       define DC_I2C_SW_DONE_INTERRUPT                   (1 << 20)\n#       define DC_I2C_HW_DONE_INTERRUPT                   (1 << 21)\n#define DISP_INTERRUPT_STATUS_CONTINUE                    0x7ee8\n#define DCE3_DISP_INTERRUPT_STATUS_CONTINUE               0x7de8\n#       define DC_HPD4_INTERRUPT                          (1 << 14)\n#       define DC_HPD4_RX_INTERRUPT                       (1 << 15)\n#       define DC_HPD3_INTERRUPT                          (1 << 28)\n#       define DC_HPD1_RX_INTERRUPT                       (1 << 29)\n#       define DC_HPD2_RX_INTERRUPT                       (1 << 30)\n#define DCE3_DISP_INTERRUPT_STATUS_CONTINUE2              0x7dec\n#       define DC_HPD3_RX_INTERRUPT                       (1 << 0)\n#       define DIGA_DP_VID_STREAM_DISABLE_INTERRUPT       (1 << 1)\n#       define DIGA_DP_STEER_FIFO_OVERFLOW_INTERRUPT      (1 << 2)\n#       define DIGB_DP_VID_STREAM_DISABLE_INTERRUPT       (1 << 3)\n#       define DIGB_DP_STEER_FIFO_OVERFLOW_INTERRUPT      (1 << 4)\n#       define AUX1_SW_DONE_INTERRUPT                     (1 << 5)\n#       define AUX1_LS_DONE_INTERRUPT                     (1 << 6)\n#       define AUX2_SW_DONE_INTERRUPT                     (1 << 7)\n#       define AUX2_LS_DONE_INTERRUPT                     (1 << 8)\n#       define AUX3_SW_DONE_INTERRUPT                     (1 << 9)\n#       define AUX3_LS_DONE_INTERRUPT                     (1 << 10)\n#       define AUX4_SW_DONE_INTERRUPT                     (1 << 11)\n#       define AUX4_LS_DONE_INTERRUPT                     (1 << 12)\n#       define DIGA_DP_FAST_TRAINING_COMPLETE_INTERRUPT   (1 << 13)\n#       define DIGB_DP_FAST_TRAINING_COMPLETE_INTERRUPT   (1 << 14)\n \n#       define AUX5_SW_DONE_INTERRUPT                     (1 << 15)\n#       define AUX5_LS_DONE_INTERRUPT                     (1 << 16)\n#       define AUX6_SW_DONE_INTERRUPT                     (1 << 17)\n#       define AUX6_LS_DONE_INTERRUPT                     (1 << 18)\n#       define DC_HPD5_INTERRUPT                          (1 << 19)\n#       define DC_HPD5_RX_INTERRUPT                       (1 << 20)\n#       define DC_HPD6_INTERRUPT                          (1 << 21)\n#       define DC_HPD6_RX_INTERRUPT                       (1 << 22)\n\n#define DACA_AUTO_DETECT_CONTROL                          0x7828\n#define DACB_AUTO_DETECT_CONTROL                          0x7a28\n#define DCE3_DACA_AUTO_DETECT_CONTROL                     0x7028\n#define DCE3_DACB_AUTO_DETECT_CONTROL                     0x7128\n#       define DACx_AUTODETECT_MODE(x)                    ((x) << 0)\n#       define DACx_AUTODETECT_MODE_NONE                  0\n#       define DACx_AUTODETECT_MODE_CONNECT               1\n#       define DACx_AUTODETECT_MODE_DISCONNECT            2\n#       define DACx_AUTODETECT_FRAME_TIME_COUNTER(x)      ((x) << 8)\n \n#       define DACx_AUTODETECT_CHECK_MASK(x)              ((x) << 16)\n\n#define DCE3_DACA_AUTODETECT_INT_CONTROL                  0x7038\n#define DCE3_DACB_AUTODETECT_INT_CONTROL                  0x7138\n#define DACA_AUTODETECT_INT_CONTROL                       0x7838\n#define DACB_AUTODETECT_INT_CONTROL                       0x7a38\n#       define DACx_AUTODETECT_ACK                        (1 << 0)\n#       define DACx_AUTODETECT_INT_ENABLE                 (1 << 16)\n\n#define DC_HOT_PLUG_DETECT1_CONTROL                       0x7d00\n#define DC_HOT_PLUG_DETECT2_CONTROL                       0x7d10\n#define DC_HOT_PLUG_DETECT3_CONTROL                       0x7d24\n#       define DC_HOT_PLUG_DETECTx_EN                     (1 << 0)\n\n#define DC_HOT_PLUG_DETECT1_INT_STATUS                    0x7d04\n#define DC_HOT_PLUG_DETECT2_INT_STATUS                    0x7d14\n#define DC_HOT_PLUG_DETECT3_INT_STATUS                    0x7d28\n#       define DC_HOT_PLUG_DETECTx_INT_STATUS             (1 << 0)\n#       define DC_HOT_PLUG_DETECTx_SENSE                  (1 << 1)\n\n \n#define DC_HPD1_INT_STATUS                                0x7d00\n#define DC_HPD2_INT_STATUS                                0x7d0c\n#define DC_HPD3_INT_STATUS                                0x7d18\n#define DC_HPD4_INT_STATUS                                0x7d24\n \n#define DC_HPD5_INT_STATUS                                0x7dc0\n#define DC_HPD6_INT_STATUS                                0x7df4\n#       define DC_HPDx_INT_STATUS                         (1 << 0)\n#       define DC_HPDx_SENSE                              (1 << 1)\n#       define DC_HPDx_RX_INT_STATUS                      (1 << 8)\n\n#define DC_HOT_PLUG_DETECT1_INT_CONTROL                   0x7d08\n#define DC_HOT_PLUG_DETECT2_INT_CONTROL                   0x7d18\n#define DC_HOT_PLUG_DETECT3_INT_CONTROL                   0x7d2c\n#       define DC_HOT_PLUG_DETECTx_INT_ACK                (1 << 0)\n#       define DC_HOT_PLUG_DETECTx_INT_POLARITY           (1 << 8)\n#       define DC_HOT_PLUG_DETECTx_INT_EN                 (1 << 16)\n \n#define DC_HPD1_INT_CONTROL                               0x7d04\n#define DC_HPD2_INT_CONTROL                               0x7d10\n#define DC_HPD3_INT_CONTROL                               0x7d1c\n#define DC_HPD4_INT_CONTROL                               0x7d28\n \n#define DC_HPD5_INT_CONTROL                               0x7dc4\n#define DC_HPD6_INT_CONTROL                               0x7df8\n#       define DC_HPDx_INT_ACK                            (1 << 0)\n#       define DC_HPDx_INT_POLARITY                       (1 << 8)\n#       define DC_HPDx_INT_EN                             (1 << 16)\n#       define DC_HPDx_RX_INT_ACK                         (1 << 20)\n#       define DC_HPDx_RX_INT_EN                          (1 << 24)\n\n \n#define DC_HPD1_CONTROL                                   0x7d08\n#define DC_HPD2_CONTROL                                   0x7d14\n#define DC_HPD3_CONTROL                                   0x7d20\n#define DC_HPD4_CONTROL                                   0x7d2c\n \n#define DC_HPD5_CONTROL                                   0x7dc8\n#define DC_HPD6_CONTROL                                   0x7dfc\n#       define DC_HPDx_CONNECTION_TIMER(x)                ((x) << 0)\n#       define DC_HPDx_RX_INT_TIMER(x)                    ((x) << 16)\n \n#       define DC_HPDx_EN                                 (1 << 28)\n\n#define D1GRPH_INTERRUPT_STATUS                           0x6158\n#define D2GRPH_INTERRUPT_STATUS                           0x6958\n#       define DxGRPH_PFLIP_INT_OCCURRED                  (1 << 0)\n#       define DxGRPH_PFLIP_INT_CLEAR                     (1 << 8)\n#define D1GRPH_INTERRUPT_CONTROL                          0x615c\n#define D2GRPH_INTERRUPT_CONTROL                          0x695c\n#       define DxGRPH_PFLIP_INT_MASK                      (1 << 0)\n#       define DxGRPH_PFLIP_INT_TYPE                      (1 << 8)\n\n \n#define PCIE_LC_TRAINING_CNTL                             0xa1  \n#       define LC_POINT_7_PLUS_EN                         (1 << 6)\n#define PCIE_LC_LINK_WIDTH_CNTL                           0xa2  \n#       define LC_LINK_WIDTH_SHIFT                        0\n#       define LC_LINK_WIDTH_MASK                         0x7\n#       define LC_LINK_WIDTH_X0                           0\n#       define LC_LINK_WIDTH_X1                           1\n#       define LC_LINK_WIDTH_X2                           2\n#       define LC_LINK_WIDTH_X4                           3\n#       define LC_LINK_WIDTH_X8                           4\n#       define LC_LINK_WIDTH_X16                          6\n#       define LC_LINK_WIDTH_RD_SHIFT                     4\n#       define LC_LINK_WIDTH_RD_MASK                      0x70\n#       define LC_RECONFIG_ARC_MISSING_ESCAPE             (1 << 7)\n#       define LC_RECONFIG_NOW                            (1 << 8)\n#       define LC_RENEGOTIATION_SUPPORT                   (1 << 9)\n#       define LC_RENEGOTIATE_EN                          (1 << 10)\n#       define LC_SHORT_RECONFIG_EN                       (1 << 11)\n#       define LC_UPCONFIGURE_SUPPORT                     (1 << 12)\n#       define LC_UPCONFIGURE_DIS                         (1 << 13)\n#define PCIE_LC_SPEED_CNTL                                0xa4  \n#       define LC_GEN2_EN_STRAP                           (1 << 0)\n#       define LC_TARGET_LINK_SPEED_OVERRIDE_EN           (1 << 1)\n#       define LC_FORCE_EN_HW_SPEED_CHANGE                (1 << 5)\n#       define LC_FORCE_DIS_HW_SPEED_CHANGE               (1 << 6)\n#       define LC_SPEED_CHANGE_ATTEMPTS_ALLOWED_MASK      (0x3 << 8)\n#       define LC_SPEED_CHANGE_ATTEMPTS_ALLOWED_SHIFT     3\n#       define LC_CURRENT_DATA_RATE                       (1 << 11)\n#       define LC_VOLTAGE_TIMER_SEL_MASK                  (0xf << 14)\n#       define LC_CLR_FAILED_SPD_CHANGE_CNT               (1 << 21)\n#       define LC_OTHER_SIDE_EVER_SENT_GEN2               (1 << 23)\n#       define LC_OTHER_SIDE_SUPPORTS_GEN2                (1 << 24)\n#define MM_CFGREGS_CNTL                                   0x544c\n#       define MM_WR_TO_CFG_EN                            (1 << 3)\n#define LINK_CNTL2                                        0x88  \n#       define TARGET_LINK_SPEED_MASK                     (0xf << 0)\n#       define SELECTABLE_DEEMPHASIS                      (1 << 6)\n\n \n#define AZ_HOT_PLUG_CONTROL               0x7300\n#       define AZ_FORCE_CODEC_WAKE        (1 << 0)\n#       define JACK_DETECTION_ENABLE      (1 << 4)\n#       define UNSOLICITED_RESPONSE_ENABLE (1 << 8)\n#       define CODEC_HOT_PLUG_ENABLE      (1 << 12)\n#       define AUDIO_ENABLED              (1 << 31)\n \n#       define PIN0_JACK_DETECTION_ENABLE (1 << 4)\n#       define PIN1_JACK_DETECTION_ENABLE (1 << 5)\n#       define PIN2_JACK_DETECTION_ENABLE (1 << 6)\n#       define PIN3_JACK_DETECTION_ENABLE (1 << 7)\n#       define PIN0_AUDIO_ENABLED         (1 << 24)\n#       define PIN1_AUDIO_ENABLED         (1 << 25)\n#       define PIN2_AUDIO_ENABLED         (1 << 26)\n#       define PIN3_AUDIO_ENABLED         (1 << 27)\n\n \n#define AUDIO_DTO                         0x7340\n#       define AUDIO_DTO_PHASE(x)         (((x) & 0xffff) << 0)\n#       define AUDIO_DTO_MODULE(x)        (((x) & 0xffff) << 16)\n\n \n#define DCCG_AUDIO_DTO0_PHASE             0x0514\n#define DCCG_AUDIO_DTO0_MODULE            0x0518\n#define DCCG_AUDIO_DTO0_LOAD              0x051c\n#       define DTO_LOAD                   (1 << 31)\n#define DCCG_AUDIO_DTO0_CNTL              0x0520\n#       define DCCG_AUDIO_DTO_WALLCLOCK_RATIO(x) (((x) & 7) << 0)\n#       define DCCG_AUDIO_DTO_WALLCLOCK_RATIO_MASK 7\n#       define DCCG_AUDIO_DTO_WALLCLOCK_RATIO_SHIFT 0\n\n#define DCCG_AUDIO_DTO1_PHASE             0x0524\n#define DCCG_AUDIO_DTO1_MODULE            0x0528\n#define DCCG_AUDIO_DTO1_LOAD              0x052c\n#define DCCG_AUDIO_DTO1_CNTL              0x0530\n\n#define DCCG_AUDIO_DTO_SELECT             0x0534\n\n \n#define TMDSA_CNTL                       0x7880\n#       define TMDSA_HDMI_EN             (1 << 2)\n#define LVTMA_CNTL                       0x7a80\n#       define LVTMA_HDMI_EN             (1 << 2)\n#define DDIA_CNTL                        0x7200\n#       define DDIA_HDMI_EN              (1 << 2)\n#define DIG0_CNTL                        0x75a0\n#       define DIG_MODE(x)               (((x) & 7) << 8)\n#       define DIG_MODE_DP               0\n#       define DIG_MODE_LVDS             1\n#       define DIG_MODE_TMDS_DVI         2\n#       define DIG_MODE_TMDS_HDMI        3\n#       define DIG_MODE_SDVO             4\n#define DIG1_CNTL                        0x79a0\n\n#define AZ_F0_CODEC_PIN0_CONTROL_CHANNEL_SPEAKER          0x71bc\n#define\t\tSPEAKER_ALLOCATION(x)\t\t\t(((x) & 0x7f) << 0)\n#define\t\tSPEAKER_ALLOCATION_MASK\t\t\t(0x7f << 0)\n#define\t\tSPEAKER_ALLOCATION_SHIFT\t\t0\n#define\t\tHDMI_CONNECTION\t\t\t\t(1 << 16)\n#define\t\tDP_CONNECTION\t\t\t\t(1 << 17)\n\n#define AZ_F0_CODEC_PIN0_CONTROL_AUDIO_DESCRIPTOR0        0x71c8  \n#define AZ_F0_CODEC_PIN0_CONTROL_AUDIO_DESCRIPTOR1        0x71cc  \n#define AZ_F0_CODEC_PIN0_CONTROL_AUDIO_DESCRIPTOR2        0x71d0  \n#define AZ_F0_CODEC_PIN0_CONTROL_AUDIO_DESCRIPTOR3        0x71d4  \n#define AZ_F0_CODEC_PIN0_CONTROL_AUDIO_DESCRIPTOR4        0x71d8  \n#define AZ_F0_CODEC_PIN0_CONTROL_AUDIO_DESCRIPTOR5        0x71dc  \n#define AZ_F0_CODEC_PIN0_CONTROL_AUDIO_DESCRIPTOR6        0x71e0  \n#define AZ_F0_CODEC_PIN0_CONTROL_AUDIO_DESCRIPTOR7        0x71e4  \n#define AZ_F0_CODEC_PIN0_CONTROL_AUDIO_DESCRIPTOR8        0x71e8  \n#define AZ_F0_CODEC_PIN0_CONTROL_AUDIO_DESCRIPTOR9        0x71ec  \n#define AZ_F0_CODEC_PIN0_CONTROL_AUDIO_DESCRIPTOR10       0x71f0  \n#define AZ_F0_CODEC_PIN0_CONTROL_AUDIO_DESCRIPTOR11       0x71f4  \n#define AZ_F0_CODEC_PIN0_CONTROL_AUDIO_DESCRIPTOR12       0x71f8  \n#define AZ_F0_CODEC_PIN0_CONTROL_AUDIO_DESCRIPTOR13       0x71fc  \n#       define MAX_CHANNELS(x)                            (((x) & 0x7) << 0)\n \n#       define SUPPORTED_FREQUENCIES(x)                   (((x) & 0xff) << 8)\n#       define DESCRIPTOR_BYTE_2(x)                       (((x) & 0xff) << 16)\n#       define SUPPORTED_FREQUENCIES_STEREO(x)            (((x) & 0xff) << 24)  \n \n\n \n\n \n#define HDMI0_CONTROL                0x7400\n \n#       define HDMI0_ENABLE          (1 << 0)\n#       define HDMI0_STREAM(x)       (((x) & 3) << 2)\n#       define HDMI0_STREAM_TMDSA    0\n#       define HDMI0_STREAM_LVTMA    1\n#       define HDMI0_STREAM_DVOA     2\n#       define HDMI0_STREAM_DDIA     3\n \n#       define HDMI0_ERROR_ACK       (1 << 8)\n#       define HDMI0_ERROR_MASK      (1 << 9)\n#define HDMI0_STATUS                 0x7404\n#       define HDMI0_ACTIVE_AVMUTE   (1 << 0)\n#       define HDMI0_AUDIO_ENABLE    (1 << 4)\n#       define HDMI0_AZ_FORMAT_WTRIG     (1 << 28)\n#       define HDMI0_AZ_FORMAT_WTRIG_INT (1 << 29)\n#define HDMI0_AUDIO_PACKET_CONTROL   0x7408\n#       define HDMI0_AUDIO_SAMPLE_SEND  (1 << 0)\n#       define HDMI0_AUDIO_DELAY_EN(x)  (((x) & 3) << 4)\n#       define HDMI0_AUDIO_DELAY_EN_MASK\t(3 << 4)\n#       define HDMI0_AUDIO_SEND_MAX_PACKETS  (1 << 8)\n#       define HDMI0_AUDIO_TEST_EN         (1 << 12)\n#       define HDMI0_AUDIO_PACKETS_PER_LINE(x)  (((x) & 0x1f) << 16)\n#       define HDMI0_AUDIO_PACKETS_PER_LINE_MASK\t(0x1f << 16)\n#       define HDMI0_AUDIO_CHANNEL_SWAP    (1 << 24)\n#       define HDMI0_60958_CS_UPDATE       (1 << 26)\n#       define HDMI0_AZ_FORMAT_WTRIG_MASK  (1 << 28)\n#       define HDMI0_AZ_FORMAT_WTRIG_ACK   (1 << 29)\n#define HDMI0_AUDIO_CRC_CONTROL      0x740c\n#       define HDMI0_AUDIO_CRC_EN    (1 << 0)\n#define DCE3_HDMI0_ACR_PACKET_CONTROL\t0x740c\n#define HDMI0_VBI_PACKET_CONTROL     0x7410\n#       define HDMI0_NULL_SEND       (1 << 0)\n#       define HDMI0_GC_SEND         (1 << 4)\n#       define HDMI0_GC_CONT         (1 << 5)  \n#define HDMI0_INFOFRAME_CONTROL0     0x7414\n#       define HDMI0_AVI_INFO_SEND   (1 << 0)\n#       define HDMI0_AVI_INFO_CONT   (1 << 1)\n#       define HDMI0_AUDIO_INFO_SEND (1 << 4)\n#       define HDMI0_AUDIO_INFO_CONT (1 << 5)\n#       define HDMI0_AUDIO_INFO_SOURCE (1 << 6)  \n#       define HDMI0_AUDIO_INFO_UPDATE (1 << 7)\n#       define HDMI0_MPEG_INFO_SEND  (1 << 8)\n#       define HDMI0_MPEG_INFO_CONT  (1 << 9)\n#       define HDMI0_MPEG_INFO_UPDATE  (1 << 10)\n#define HDMI0_INFOFRAME_CONTROL1     0x7418\n#       define HDMI0_AVI_INFO_LINE(x)  (((x) & 0x3f) << 0)\n#       define HDMI0_AVI_INFO_LINE_MASK\t\t(0x3f << 0)\n#       define HDMI0_AUDIO_INFO_LINE(x)  (((x) & 0x3f) << 8)\n#       define HDMI0_AUDIO_INFO_LINE_MASK\t(0x3f << 8)\n#       define HDMI0_MPEG_INFO_LINE(x)  (((x) & 0x3f) << 16)\n#define HDMI0_GENERIC_PACKET_CONTROL 0x741c\n#       define HDMI0_GENERIC0_SEND   (1 << 0)\n#       define HDMI0_GENERIC0_CONT   (1 << 1)\n#       define HDMI0_GENERIC0_UPDATE (1 << 2)\n#       define HDMI0_GENERIC1_SEND   (1 << 4)\n#       define HDMI0_GENERIC1_CONT   (1 << 5)\n#       define HDMI0_GENERIC0_LINE(x)  (((x) & 0x3f) << 16)\n#       define HDMI0_GENERIC0_LINE_MASK\t\t(0x3f << 16)\n#       define HDMI0_GENERIC1_LINE(x)  (((x) & 0x3f) << 24)\n#       define HDMI0_GENERIC1_LINE_MASK\t\t(0x3f << 24)\n#define HDMI0_GC                     0x7428\n#       define HDMI0_GC_AVMUTE       (1 << 0)\n#define HDMI0_AVI_INFO0              0x7454\n#       define HDMI0_AVI_INFO_CHECKSUM(x)  (((x) & 0xff) << 0)\n#       define HDMI0_AVI_INFO_S(x)   (((x) & 3) << 8)\n#       define HDMI0_AVI_INFO_B(x)   (((x) & 3) << 10)\n#       define HDMI0_AVI_INFO_A(x)   (((x) & 1) << 12)\n#       define HDMI0_AVI_INFO_Y(x)   (((x) & 3) << 13)\n#       define HDMI0_AVI_INFO_Y_RGB       0\n#       define HDMI0_AVI_INFO_Y_YCBCR422  1\n#       define HDMI0_AVI_INFO_Y_YCBCR444  2\n#       define HDMI0_AVI_INFO_Y_A_B_S(x)   (((x) & 0xff) << 8)\n#       define HDMI0_AVI_INFO_R(x)   (((x) & 0xf) << 16)\n#       define HDMI0_AVI_INFO_M(x)   (((x) & 0x3) << 20)\n#       define HDMI0_AVI_INFO_C(x)   (((x) & 0x3) << 22)\n#       define HDMI0_AVI_INFO_C_M_R(x)   (((x) & 0xff) << 16)\n#       define HDMI0_AVI_INFO_SC(x)  (((x) & 0x3) << 24)\n#       define HDMI0_AVI_INFO_ITC_EC_Q_SC(x)  (((x) & 0xff) << 24)\n#define HDMI0_AVI_INFO1              0x7458\n#       define HDMI0_AVI_INFO_VIC(x) (((x) & 0x7f) << 0)  \n#       define HDMI0_AVI_INFO_PR(x)  (((x) & 0xf) << 8)  \n#       define HDMI0_AVI_INFO_TOP(x) (((x) & 0xffff) << 16)\n#define HDMI0_AVI_INFO2              0x745c\n#       define HDMI0_AVI_INFO_BOTTOM(x)  (((x) & 0xffff) << 0)\n#       define HDMI0_AVI_INFO_LEFT(x)    (((x) & 0xffff) << 16)\n#define HDMI0_AVI_INFO3              0x7460\n#       define HDMI0_AVI_INFO_RIGHT(x)    (((x) & 0xffff) << 0)\n#       define HDMI0_AVI_INFO_VERSION(x)  (((x) & 3) << 24)\n#define HDMI0_MPEG_INFO0             0x7464\n#       define HDMI0_MPEG_INFO_CHECKSUM(x)  (((x) & 0xff) << 0)\n#       define HDMI0_MPEG_INFO_MB0(x)  (((x) & 0xff) << 8)\n#       define HDMI0_MPEG_INFO_MB1(x)  (((x) & 0xff) << 16)\n#       define HDMI0_MPEG_INFO_MB2(x)  (((x) & 0xff) << 24)\n#define HDMI0_MPEG_INFO1             0x7468\n#       define HDMI0_MPEG_INFO_MB3(x)  (((x) & 0xff) << 0)\n#       define HDMI0_MPEG_INFO_MF(x)   (((x) & 3) << 8)\n#       define HDMI0_MPEG_INFO_FR(x)   (((x) & 1) << 12)\n#define HDMI0_GENERIC0_HDR           0x746c\n#define HDMI0_GENERIC0_0             0x7470\n#define HDMI0_GENERIC0_1             0x7474\n#define HDMI0_GENERIC0_2             0x7478\n#define HDMI0_GENERIC0_3             0x747c\n#define HDMI0_GENERIC0_4             0x7480\n#define HDMI0_GENERIC0_5             0x7484\n#define HDMI0_GENERIC0_6             0x7488\n#define HDMI0_GENERIC1_HDR           0x748c\n#define HDMI0_GENERIC1_0             0x7490\n#define HDMI0_GENERIC1_1             0x7494\n#define HDMI0_GENERIC1_2             0x7498\n#define HDMI0_GENERIC1_3             0x749c\n#define HDMI0_GENERIC1_4             0x74a0\n#define HDMI0_GENERIC1_5             0x74a4\n#define HDMI0_GENERIC1_6             0x74a8\n#define HDMI0_ACR_32_0               0x74ac\n#       define HDMI0_ACR_CTS_32(x)   (((x) & 0xfffff) << 12)\n#       define HDMI0_ACR_CTS_32_MASK\t\t(0xfffff << 12)\n#define HDMI0_ACR_32_1               0x74b0\n#       define HDMI0_ACR_N_32(x)   (((x) & 0xfffff) << 0)\n#       define HDMI0_ACR_N_32_MASK\t\t(0xfffff << 0)\n#define HDMI0_ACR_44_0               0x74b4\n#       define HDMI0_ACR_CTS_44(x)   (((x) & 0xfffff) << 12)\n#       define HDMI0_ACR_CTS_44_MASK\t\t(0xfffff << 12)\n#define HDMI0_ACR_44_1               0x74b8\n#       define HDMI0_ACR_N_44(x)   (((x) & 0xfffff) << 0)\n#       define HDMI0_ACR_N_44_MASK\t\t(0xfffff << 0)\n#define HDMI0_ACR_48_0               0x74bc\n#       define HDMI0_ACR_CTS_48(x)   (((x) & 0xfffff) << 12)\n#       define HDMI0_ACR_CTS_48_MASK\t\t(0xfffff << 12)\n#define HDMI0_ACR_48_1               0x74c0\n#       define HDMI0_ACR_N_48(x)   (((x) & 0xfffff) << 0)\n#       define HDMI0_ACR_N_48_MASK\t\t(0xfffff << 0)\n#define HDMI0_ACR_STATUS_0           0x74c4\n#define HDMI0_ACR_STATUS_1           0x74c8\n#define HDMI0_AUDIO_INFO0            0x74cc\n#       define HDMI0_AUDIO_INFO_CHECKSUM(x)  (((x) & 0xff) << 0)\n#       define HDMI0_AUDIO_INFO_CC(x)  (((x) & 7) << 8)\n#define HDMI0_AUDIO_INFO1            0x74d0\n#       define HDMI0_AUDIO_INFO_CA(x)  (((x) & 0xff) << 0)\n#       define HDMI0_AUDIO_INFO_LSV(x)  (((x) & 0xf) << 11)\n#       define HDMI0_AUDIO_INFO_DM_INH(x)  (((x) & 1) << 15)\n#       define HDMI0_AUDIO_INFO_DM_INH_LSV(x)  (((x) & 0xff) << 8)\n#define HDMI0_60958_0                0x74d4\n#       define HDMI0_60958_CS_A(x)   (((x) & 1) << 0)\n#       define HDMI0_60958_CS_B(x)   (((x) & 1) << 1)\n#       define HDMI0_60958_CS_C(x)   (((x) & 1) << 2)\n#       define HDMI0_60958_CS_D(x)   (((x) & 3) << 3)\n#       define HDMI0_60958_CS_MODE(x)   (((x) & 3) << 6)\n#       define HDMI0_60958_CS_CATEGORY_CODE(x)      (((x) & 0xff) << 8)\n#       define HDMI0_60958_CS_SOURCE_NUMBER(x)      (((x) & 0xf) << 16)\n#       define HDMI0_60958_CS_CHANNEL_NUMBER_L(x)   (((x) & 0xf) << 20)\n#       define HDMI0_60958_CS_CHANNEL_NUMBER_L_MASK\t(0xf << 20)\n#       define HDMI0_60958_CS_SAMPLING_FREQUENCY(x) (((x) & 0xf) << 24)\n#       define HDMI0_60958_CS_CLOCK_ACCURACY(x)     (((x) & 3) << 28)\n#       define HDMI0_60958_CS_CLOCK_ACCURACY_MASK\t(3 << 28)\n#define HDMI0_60958_1                0x74d8\n#       define HDMI0_60958_CS_WORD_LENGTH(x)        (((x) & 0xf) << 0)\n#       define HDMI0_60958_CS_ORIGINAL_SAMPLING_FREQUENCY(x)   (((x) & 0xf) << 4)\n#       define HDMI0_60958_CS_VALID_L(x)   (((x) & 1) << 16)\n#       define HDMI0_60958_CS_VALID_R(x)   (((x) & 1) << 18)\n#       define HDMI0_60958_CS_CHANNEL_NUMBER_R(x)   (((x) & 0xf) << 20)\n#       define HDMI0_60958_CS_CHANNEL_NUMBER_R_MASK\t(0xf << 20)\n#define HDMI0_ACR_PACKET_CONTROL     0x74dc\n#       define HDMI0_ACR_SEND        (1 << 0)\n#       define HDMI0_ACR_CONT        (1 << 1)\n#       define HDMI0_ACR_SELECT(x)   (((x) & 3) << 4)\n#       define HDMI0_ACR_HW          0\n#       define HDMI0_ACR_32          1\n#       define HDMI0_ACR_44          2\n#       define HDMI0_ACR_48          3\n#       define HDMI0_ACR_SOURCE      (1 << 8)  \n#       define HDMI0_ACR_AUTO_SEND   (1 << 12)\n#define DCE3_HDMI0_AUDIO_CRC_CONTROL\t0x74dc\n#define HDMI0_RAMP_CONTROL0          0x74e0\n#       define HDMI0_RAMP_MAX_COUNT(x)   (((x) & 0xffffff) << 0)\n#define HDMI0_RAMP_CONTROL1          0x74e4\n#       define HDMI0_RAMP_MIN_COUNT(x)   (((x) & 0xffffff) << 0)\n#define HDMI0_RAMP_CONTROL2          0x74e8\n#       define HDMI0_RAMP_INC_COUNT(x)   (((x) & 0xffffff) << 0)\n#define HDMI0_RAMP_CONTROL3          0x74ec\n#       define HDMI0_RAMP_DEC_COUNT(x)   (((x) & 0xffffff) << 0)\n \n#define HDMI0_60958_2                0x74f0\n#       define HDMI0_60958_CS_CHANNEL_NUMBER_2(x)   (((x) & 0xf) << 0)\n#       define HDMI0_60958_CS_CHANNEL_NUMBER_3(x)   (((x) & 0xf) << 4)\n#       define HDMI0_60958_CS_CHANNEL_NUMBER_4(x)   (((x) & 0xf) << 8)\n#       define HDMI0_60958_CS_CHANNEL_NUMBER_5(x)   (((x) & 0xf) << 12)\n#       define HDMI0_60958_CS_CHANNEL_NUMBER_6(x)   (((x) & 0xf) << 16)\n#       define HDMI0_60958_CS_CHANNEL_NUMBER_7(x)   (((x) & 0xf) << 20)\n \n#define HDMI1_CONTROL                0x7700\n#define HDMI1_STATUS                 0x7704\n#define HDMI1_AUDIO_PACKET_CONTROL   0x7708\n \n#define DCE3_HDMI1_CONTROL                0x7800\n#define DCE3_HDMI1_STATUS                 0x7804\n#define DCE3_HDMI1_AUDIO_PACKET_CONTROL   0x7808\n \n#define AFMT_STATUS                          0x7600\n#       define AFMT_AUDIO_ENABLE             (1 << 4)\n#       define AFMT_AZ_FORMAT_WTRIG          (1 << 28)\n#       define AFMT_AZ_FORMAT_WTRIG_INT      (1 << 29)\n#       define AFMT_AZ_AUDIO_ENABLE_CHG      (1 << 30)\n#define AFMT_AUDIO_PACKET_CONTROL            0x7604\n#       define AFMT_AUDIO_SAMPLE_SEND        (1 << 0)\n#       define AFMT_AUDIO_TEST_EN            (1 << 12)\n#       define AFMT_AUDIO_CHANNEL_SWAP       (1 << 24)\n#       define AFMT_60958_CS_UPDATE          (1 << 26)\n#       define AFMT_AZ_AUDIO_ENABLE_CHG_MASK (1 << 27)\n#       define AFMT_AZ_FORMAT_WTRIG_MASK     (1 << 28)\n#       define AFMT_AZ_FORMAT_WTRIG_ACK      (1 << 29)\n#       define AFMT_AZ_AUDIO_ENABLE_CHG_ACK  (1 << 30)\n\n \n#define FMT_CONTROL                          0x6700\n#       define FMT_PIXEL_ENCODING            (1 << 16)\n         \n#define FMT_BIT_DEPTH_CONTROL                0x6710\n#       define FMT_TRUNCATE_EN               (1 << 0)\n#       define FMT_TRUNCATE_DEPTH            (1 << 4)\n#       define FMT_SPATIAL_DITHER_EN         (1 << 8)\n#       define FMT_SPATIAL_DITHER_MODE(x)    ((x) << 9)\n#       define FMT_SPATIAL_DITHER_DEPTH      (1 << 12)\n#       define FMT_FRAME_RANDOM_ENABLE       (1 << 13)\n#       define FMT_RGB_RANDOM_ENABLE         (1 << 14)\n#       define FMT_HIGHPASS_RANDOM_ENABLE    (1 << 15)\n#       define FMT_TEMPORAL_DITHER_EN        (1 << 16)\n#       define FMT_TEMPORAL_DITHER_DEPTH     (1 << 20)\n#       define FMT_TEMPORAL_DITHER_OFFSET(x) ((x) << 21)\n#       define FMT_TEMPORAL_LEVEL            (1 << 24)\n#       define FMT_TEMPORAL_DITHER_RESET     (1 << 25)\n#       define FMT_25FRC_SEL(x)              ((x) << 26)\n#       define FMT_50FRC_SEL(x)              ((x) << 28)\n#       define FMT_75FRC_SEL(x)              ((x) << 30)\n#define FMT_CLAMP_CONTROL                    0x672c\n#       define FMT_CLAMP_DATA_EN             (1 << 0)\n#       define FMT_CLAMP_COLOR_FORMAT(x)     ((x) << 16)\n#       define FMT_CLAMP_6BPC                0\n#       define FMT_CLAMP_8BPC                1\n#       define FMT_CLAMP_10BPC               2\n\n \n#define CG_SPLL_FUNC_CNTL                                 0x600\n#       define SPLL_RESET                                (1 << 0)\n#       define SPLL_SLEEP                                (1 << 1)\n#       define SPLL_REF_DIV(x)                           ((x) << 2)\n#       define SPLL_REF_DIV_MASK                         (7 << 2)\n#       define SPLL_FB_DIV(x)                            ((x) << 5)\n#       define SPLL_FB_DIV_MASK                          (0xff << 5)\n#       define SPLL_PULSEEN                              (1 << 13)\n#       define SPLL_PULSENUM(x)                          ((x) << 14)\n#       define SPLL_PULSENUM_MASK                        (3 << 14)\n#       define SPLL_SW_HILEN(x)                          ((x) << 16)\n#       define SPLL_SW_HILEN_MASK                        (0xf << 16)\n#       define SPLL_SW_LOLEN(x)                          ((x) << 20)\n#       define SPLL_SW_LOLEN_MASK                        (0xf << 20)\n#       define SPLL_DIVEN                                (1 << 24)\n#       define SPLL_BYPASS_EN                            (1 << 25)\n#       define SPLL_CHG_STATUS                           (1 << 29)\n#       define SPLL_CTLREQ                               (1 << 30)\n#       define SPLL_CTLACK                               (1 << 31)\n\n#define GENERAL_PWRMGT                                    0x618\n#       define GLOBAL_PWRMGT_EN                           (1 << 0)\n#       define STATIC_PM_EN                               (1 << 1)\n#       define MOBILE_SU                                  (1 << 2)\n#       define THERMAL_PROTECTION_DIS                     (1 << 3)\n#       define THERMAL_PROTECTION_TYPE                    (1 << 4)\n#       define ENABLE_GEN2PCIE                            (1 << 5)\n#       define SW_GPIO_INDEX(x)                           ((x) << 6)\n#       define SW_GPIO_INDEX_MASK                         (3 << 6)\n#       define LOW_VOLT_D2_ACPI                           (1 << 8)\n#       define LOW_VOLT_D3_ACPI                           (1 << 9)\n#       define VOLT_PWRMGT_EN                             (1 << 10)\n#define CG_TPC                                            0x61c\n#       define TPCC(x)                                    ((x) << 0)\n#       define TPCC_MASK                                  (0x7fffff << 0)\n#       define TPU(x)                                     ((x) << 23)\n#       define TPU_MASK                                   (0x1f << 23)\n#define SCLK_PWRMGT_CNTL                                  0x620\n#       define SCLK_PWRMGT_OFF                            (1 << 0)\n#       define SCLK_TURNOFF                               (1 << 1)\n#       define SPLL_TURNOFF                               (1 << 2)\n#       define SU_SCLK_USE_BCLK                           (1 << 3)\n#       define DYNAMIC_GFX_ISLAND_PWR_DOWN                (1 << 4)\n#       define DYNAMIC_GFX_ISLAND_PWR_LP                  (1 << 5)\n#       define CLK_TURN_ON_STAGGER                        (1 << 6)\n#       define CLK_TURN_OFF_STAGGER                       (1 << 7)\n#       define FIR_FORCE_TREND_SEL                        (1 << 8)\n#       define FIR_TREND_MODE                             (1 << 9)\n#       define DYN_GFX_CLK_OFF_EN                         (1 << 10)\n#       define VDDC3D_TURNOFF_D1                          (1 << 11)\n#       define VDDC3D_TURNOFF_D2                          (1 << 12)\n#       define VDDC3D_TURNOFF_D3                          (1 << 13)\n#       define SPLL_TURNOFF_D2                            (1 << 14)\n#       define SCLK_LOW_D1                                (1 << 15)\n#       define DYN_GFX_CLK_OFF_MC_EN                      (1 << 16)\n#define MCLK_PWRMGT_CNTL                                  0x624\n#       define MPLL_PWRMGT_OFF                            (1 << 0)\n#       define YCLK_TURNOFF                               (1 << 1)\n#       define MPLL_TURNOFF                               (1 << 2)\n#       define SU_MCLK_USE_BCLK                           (1 << 3)\n#       define DLL_READY                                  (1 << 4)\n#       define MC_BUSY                                    (1 << 5)\n#       define MC_INT_CNTL                                (1 << 7)\n#       define MRDCKA_SLEEP                               (1 << 8)\n#       define MRDCKB_SLEEP                               (1 << 9)\n#       define MRDCKC_SLEEP                               (1 << 10)\n#       define MRDCKD_SLEEP                               (1 << 11)\n#       define MRDCKE_SLEEP                               (1 << 12)\n#       define MRDCKF_SLEEP                               (1 << 13)\n#       define MRDCKG_SLEEP                               (1 << 14)\n#       define MRDCKH_SLEEP                               (1 << 15)\n#       define MRDCKA_RESET                               (1 << 16)\n#       define MRDCKB_RESET                               (1 << 17)\n#       define MRDCKC_RESET                               (1 << 18)\n#       define MRDCKD_RESET                               (1 << 19)\n#       define MRDCKE_RESET                               (1 << 20)\n#       define MRDCKF_RESET                               (1 << 21)\n#       define MRDCKG_RESET                               (1 << 22)\n#       define MRDCKH_RESET                               (1 << 23)\n#       define DLL_READY_READ                             (1 << 24)\n#       define USE_DISPLAY_GAP                            (1 << 25)\n#       define USE_DISPLAY_URGENT_NORMAL                  (1 << 26)\n#       define USE_DISPLAY_GAP_CTXSW                      (1 << 27)\n#       define MPLL_TURNOFF_D2                            (1 << 28)\n#       define USE_DISPLAY_URGENT_CTXSW                   (1 << 29)\n\n#define MPLL_TIME                                         0x634\n#       define MPLL_LOCK_TIME(x)                          ((x) << 0)\n#       define MPLL_LOCK_TIME_MASK                        (0xffff << 0)\n#       define MPLL_RESET_TIME(x)                         ((x) << 16)\n#       define MPLL_RESET_TIME_MASK                       (0xffff << 16)\n\n#define SCLK_FREQ_SETTING_STEP_0_PART1                    0x648\n#       define STEP_0_SPLL_POST_DIV(x)                    ((x) << 0)\n#       define STEP_0_SPLL_POST_DIV_MASK                  (0xff << 0)\n#       define STEP_0_SPLL_FB_DIV(x)                      ((x) << 8)\n#       define STEP_0_SPLL_FB_DIV_MASK                    (0xff << 8)\n#       define STEP_0_SPLL_REF_DIV(x)                     ((x) << 16)\n#       define STEP_0_SPLL_REF_DIV_MASK                   (7 << 16)\n#       define STEP_0_SPLL_STEP_TIME(x)                   ((x) << 19)\n#       define STEP_0_SPLL_STEP_TIME_MASK                 (0x1fff << 19)\n#define SCLK_FREQ_SETTING_STEP_0_PART2                    0x64c\n#       define STEP_0_PULSE_HIGH_CNT(x)                   ((x) << 0)\n#       define STEP_0_PULSE_HIGH_CNT_MASK                 (0x1ff << 0)\n#       define STEP_0_POST_DIV_EN                         (1 << 9)\n#       define STEP_0_SPLL_STEP_ENABLE                    (1 << 30)\n#       define STEP_0_SPLL_ENTRY_VALID                    (1 << 31)\n\n#define VID_RT                                            0x6f8\n#       define VID_CRT(x)                                 ((x) << 0)\n#       define VID_CRT_MASK                               (0x1fff << 0)\n#       define VID_CRTU(x)                                ((x) << 13)\n#       define VID_CRTU_MASK                              (7 << 13)\n#       define SSTU(x)                                    ((x) << 16)\n#       define SSTU_MASK                                  (7 << 16)\n#define CTXSW_PROFILE_INDEX                               0x6fc\n#       define CTXSW_FREQ_VIDS_CFG_INDEX(x)               ((x) << 0)\n#       define CTXSW_FREQ_VIDS_CFG_INDEX_MASK             (3 << 0)\n#       define CTXSW_FREQ_VIDS_CFG_INDEX_SHIFT            0\n#       define CTXSW_FREQ_MCLK_CFG_INDEX(x)               ((x) << 2)\n#       define CTXSW_FREQ_MCLK_CFG_INDEX_MASK             (3 << 2)\n#       define CTXSW_FREQ_MCLK_CFG_INDEX_SHIFT            2\n#       define CTXSW_FREQ_SCLK_CFG_INDEX(x)               ((x) << 4)\n#       define CTXSW_FREQ_SCLK_CFG_INDEX_MASK             (0x1f << 4)\n#       define CTXSW_FREQ_SCLK_CFG_INDEX_SHIFT            4\n#       define CTXSW_FREQ_STATE_SPLL_RESET_EN             (1 << 9)\n#       define CTXSW_FREQ_STATE_ENABLE                    (1 << 10)\n#       define CTXSW_FREQ_DISPLAY_WATERMARK               (1 << 11)\n#       define CTXSW_FREQ_GEN2PCIE_VOLT                   (1 << 12)\n\n#define TARGET_AND_CURRENT_PROFILE_INDEX                  0x70c\n#       define TARGET_PROFILE_INDEX_MASK                  (3 << 0)\n#       define TARGET_PROFILE_INDEX_SHIFT                 0\n#       define CURRENT_PROFILE_INDEX_MASK                 (3 << 2)\n#       define CURRENT_PROFILE_INDEX_SHIFT                2\n#       define DYN_PWR_ENTER_INDEX(x)                     ((x) << 4)\n#       define DYN_PWR_ENTER_INDEX_MASK                   (3 << 4)\n#       define DYN_PWR_ENTER_INDEX_SHIFT                  4\n#       define CURR_MCLK_INDEX_MASK                       (3 << 6)\n#       define CURR_MCLK_INDEX_SHIFT                      6\n#       define CURR_SCLK_INDEX_MASK                       (0x1f << 8)\n#       define CURR_SCLK_INDEX_SHIFT                      8\n#       define CURR_VID_INDEX_MASK                        (3 << 13)\n#       define CURR_VID_INDEX_SHIFT                       13\n\n#define LOWER_GPIO_ENABLE                                 0x710\n#define UPPER_GPIO_ENABLE                                 0x714\n#define CTXSW_VID_LOWER_GPIO_CNTL                         0x718\n\n#define VID_UPPER_GPIO_CNTL                               0x740\n#define CG_CTX_CGTT3D_R                                   0x744\n#       define PHC(x)                                     ((x) << 0)\n#       define PHC_MASK                                   (0x1ff << 0)\n#       define SDC(x)                                     ((x) << 9)\n#       define SDC_MASK                                   (0x3fff << 9)\n#define CG_VDDC3D_OOR                                     0x748\n#       define SU(x)                                      ((x) << 23)\n#       define SU_MASK                                    (0xf << 23)\n#define CG_FTV                                            0x74c\n#define CG_FFCT_0                                         0x750\n#       define UTC_0(x)                                   ((x) << 0)\n#       define UTC_0_MASK                                 (0x3ff << 0)\n#       define DTC_0(x)                                   ((x) << 10)\n#       define DTC_0_MASK                                 (0x3ff << 10)\n\n#define CG_BSP                                            0x78c\n#       define BSP(x)                                     ((x) << 0)\n#       define BSP_MASK                                   (0xffff << 0)\n#       define BSU(x)                                     ((x) << 16)\n#       define BSU_MASK                                   (0xf << 16)\n#define CG_RT                                             0x790\n#       define FLS(x)                                     ((x) << 0)\n#       define FLS_MASK                                   (0xffff << 0)\n#       define FMS(x)                                     ((x) << 16)\n#       define FMS_MASK                                   (0xffff << 16)\n#define CG_LT                                             0x794\n#       define FHS(x)                                     ((x) << 0)\n#       define FHS_MASK                                   (0xffff << 0)\n#define CG_GIT                                            0x798\n#       define CG_GICST(x)                                ((x) << 0)\n#       define CG_GICST_MASK                              (0xffff << 0)\n#       define CG_GIPOT(x)                                ((x) << 16)\n#       define CG_GIPOT_MASK                              (0xffff << 16)\n\n#define CG_SSP                                            0x7a8\n#       define CG_SST(x)                                  ((x) << 0)\n#       define CG_SST_MASK                                (0xffff << 0)\n#       define CG_SSTU(x)                                 ((x) << 16)\n#       define CG_SSTU_MASK                               (0xf << 16)\n\n#define CG_RLC_REQ_AND_RSP                                0x7c4\n#       define RLC_CG_REQ_TYPE_MASK                       0xf\n#       define RLC_CG_REQ_TYPE_SHIFT                      0\n#       define CG_RLC_RSP_TYPE_MASK                       0xf0\n#       define CG_RLC_RSP_TYPE_SHIFT                      4\n\n#define CG_FC_T                                           0x7cc\n#       define FC_T(x)                                    ((x) << 0)\n#       define FC_T_MASK                                  (0xffff << 0)\n#       define FC_TU(x)                                   ((x) << 16)\n#       define FC_TU_MASK                                 (0x1f << 16)\n\n#define GPIOPAD_MASK                                      0x1798\n#define GPIOPAD_A                                         0x179c\n#define GPIOPAD_EN                                        0x17a0\n\n#define GRBM_PWR_CNTL                                     0x800c\n#       define REQ_TYPE_MASK                              0xf\n#       define REQ_TYPE_SHIFT                             0\n#       define RSP_TYPE_MASK                              0xf0\n#       define RSP_TYPE_SHIFT                             4\n\n \n#define UVD_SEMA_ADDR_LOW\t\t\t\t0xef00\n#define UVD_SEMA_ADDR_HIGH\t\t\t\t0xef04\n#define UVD_SEMA_CMD\t\t\t\t\t0xef08\n\n#define UVD_GPCOM_VCPU_CMD\t\t\t\t0xef0c\n#define UVD_GPCOM_VCPU_DATA0\t\t\t\t0xef10\n#define UVD_GPCOM_VCPU_DATA1\t\t\t\t0xef14\n#define UVD_ENGINE_CNTL\t\t\t\t\t0xef18\n#define UVD_NO_OP\t\t\t\t\t0xeffc\n\n#define UVD_SEMA_CNTL\t\t\t\t\t0xf400\n#define UVD_RB_ARB_CTRL\t\t\t\t\t0xf480\n\n#define UVD_LMI_EXT40_ADDR\t\t\t\t0xf498\n#define UVD_CGC_GATE\t\t\t\t\t0xf4a8\n#define UVD_LMI_CTRL2\t\t\t\t\t0xf4f4\n#define UVD_MASTINT_EN\t\t\t\t\t0xf500\n#define UVD_FW_START\t\t\t\t\t0xf51C\n#define UVD_LMI_ADDR_EXT\t\t\t\t0xf594\n#define UVD_LMI_CTRL\t\t\t\t\t0xf598\n#define UVD_LMI_SWAP_CNTL\t\t\t\t0xf5b4\n#define UVD_MP_SWAP_CNTL\t\t\t\t0xf5bC\n#define UVD_MPC_CNTL\t\t\t\t\t0xf5dC\n#define UVD_MPC_SET_MUXA0\t\t\t\t0xf5e4\n#define UVD_MPC_SET_MUXA1\t\t\t\t0xf5e8\n#define UVD_MPC_SET_MUXB0\t\t\t\t0xf5eC\n#define UVD_MPC_SET_MUXB1\t\t\t\t0xf5f0\n#define UVD_MPC_SET_MUX\t\t\t\t\t0xf5f4\n#define UVD_MPC_SET_ALU\t\t\t\t\t0xf5f8\n\n#define UVD_VCPU_CACHE_OFFSET0\t\t\t\t0xf608\n#define UVD_VCPU_CACHE_SIZE0\t\t\t\t0xf60c\n#define UVD_VCPU_CACHE_OFFSET1\t\t\t\t0xf610\n#define UVD_VCPU_CACHE_SIZE1\t\t\t\t0xf614\n#define UVD_VCPU_CACHE_OFFSET2\t\t\t\t0xf618\n#define UVD_VCPU_CACHE_SIZE2\t\t\t\t0xf61c\n\n#define UVD_VCPU_CNTL\t\t\t\t\t0xf660\n#define UVD_SOFT_RESET\t\t\t\t\t0xf680\n#define\t\tRBC_SOFT_RESET\t\t\t\t\t(1<<0)\n#define\t\tLBSI_SOFT_RESET\t\t\t\t\t(1<<1)\n#define\t\tLMI_SOFT_RESET\t\t\t\t\t(1<<2)\n#define\t\tVCPU_SOFT_RESET\t\t\t\t\t(1<<3)\n#define\t\tCSM_SOFT_RESET\t\t\t\t\t(1<<5)\n#define\t\tCXW_SOFT_RESET\t\t\t\t\t(1<<6)\n#define\t\tTAP_SOFT_RESET\t\t\t\t\t(1<<7)\n#define\t\tLMI_UMC_SOFT_RESET\t\t\t\t(1<<13)\n#define UVD_RBC_IB_BASE\t\t\t\t\t0xf684\n#define UVD_RBC_IB_SIZE\t\t\t\t\t0xf688\n#define UVD_RBC_RB_BASE\t\t\t\t\t0xf68c\n#define UVD_RBC_RB_RPTR\t\t\t\t\t0xf690\n#define UVD_RBC_RB_WPTR\t\t\t\t\t0xf694\n#define UVD_RBC_RB_WPTR_CNTL\t\t\t\t0xf698\n\n#define UVD_STATUS\t\t\t\t\t0xf6bc\n\n#define UVD_SEMA_TIMEOUT_STATUS\t\t\t\t0xf6c0\n#define UVD_SEMA_WAIT_INCOMPLETE_TIMEOUT_CNTL\t\t0xf6c4\n#define UVD_SEMA_WAIT_FAULT_TIMEOUT_CNTL\t\t0xf6c8\n#define UVD_SEMA_SIGNAL_INCOMPLETE_TIMEOUT_CNTL\t\t0xf6cc\n\n#define UVD_RBC_RB_CNTL\t\t\t\t\t0xf6a4\n#define UVD_RBC_RB_RPTR_ADDR\t\t\t\t0xf6a8\n\n#define UVD_CONTEXT_ID\t\t\t\t\t0xf6f4\n\n \n#define\tGFX_MACRO_BYPASS_CNTL\t\t\t\t0x30c0\n#define\t\tSPLL_BYPASS_CNTL\t\t\t(1 << 0)\n#define\t\tUPLL_BYPASS_CNTL\t\t\t(1 << 1)\n\n#define CG_UPLL_FUNC_CNTL\t\t\t\t0x7e0\n#\tdefine UPLL_RESET_MASK\t\t\t\t0x00000001\n#\tdefine UPLL_SLEEP_MASK\t\t\t\t0x00000002\n#\tdefine UPLL_BYPASS_EN_MASK\t\t\t0x00000004\n#\tdefine UPLL_CTLREQ_MASK\t\t\t\t0x00000008\n#\tdefine UPLL_FB_DIV(x)\t\t\t\t((x) << 4)\n#\tdefine UPLL_FB_DIV_MASK\t\t\t\t0x0000FFF0\n#\tdefine UPLL_REF_DIV(x)\t\t\t\t((x) << 16)\n#\tdefine UPLL_REF_DIV_MASK\t\t\t0x003F0000\n#\tdefine UPLL_REFCLK_SRC_SEL_MASK\t\t\t0x20000000\n#\tdefine UPLL_CTLACK_MASK\t\t\t\t0x40000000\n#\tdefine UPLL_CTLACK2_MASK\t\t\t0x80000000\n#define CG_UPLL_FUNC_CNTL_2\t\t\t\t0x7e4\n#\tdefine UPLL_SW_HILEN(x)\t\t\t\t((x) << 0)\n#\tdefine UPLL_SW_LOLEN(x)\t\t\t\t((x) << 4)\n#\tdefine UPLL_SW_HILEN2(x)\t\t\t((x) << 8)\n#\tdefine UPLL_SW_LOLEN2(x)\t\t\t((x) << 12)\n#\tdefine UPLL_DIVEN_MASK\t\t\t\t0x00010000\n#\tdefine UPLL_DIVEN2_MASK\t\t\t\t0x00020000\n#\tdefine UPLL_SW_MASK\t\t\t\t0x0003FFFF\n#\tdefine VCLK_SRC_SEL(x)\t\t\t\t((x) << 20)\n#\tdefine VCLK_SRC_SEL_MASK\t\t\t0x01F00000\n#\tdefine DCLK_SRC_SEL(x)\t\t\t\t((x) << 25)\n#\tdefine DCLK_SRC_SEL_MASK\t\t\t0x3E000000\n\n \n#define PACKET0(reg, n)\t((RADEON_PACKET_TYPE0 << 30) |\t\t\t\\\n\t\t\t (((reg) >> 2) & 0xFFFF) |\t\t\t\\\n\t\t\t ((n) & 0x3FFF) << 16)\n#define PACKET3(op, n)\t((RADEON_PACKET_TYPE3 << 30) |\t\t\t\\\n\t\t\t (((op) & 0xFF) << 8) |\t\t\t\t\\\n\t\t\t ((n) & 0x3FFF) << 16)\n\n \n#define\tPACKET3_NOP\t\t\t\t\t0x10\n#define\tPACKET3_INDIRECT_BUFFER_END\t\t\t0x17\n#define\tPACKET3_SET_PREDICATION\t\t\t\t0x20\n#define\tPACKET3_REG_RMW\t\t\t\t\t0x21\n#define\tPACKET3_COND_EXEC\t\t\t\t0x22\n#define\tPACKET3_PRED_EXEC\t\t\t\t0x23\n#define\tPACKET3_START_3D_CMDBUF\t\t\t\t0x24\n#define\tPACKET3_DRAW_INDEX_2\t\t\t\t0x27\n#define\tPACKET3_CONTEXT_CONTROL\t\t\t\t0x28\n#define\tPACKET3_DRAW_INDEX_IMMD_BE\t\t\t0x29\n#define\tPACKET3_INDEX_TYPE\t\t\t\t0x2A\n#define\tPACKET3_DRAW_INDEX\t\t\t\t0x2B\n#define\tPACKET3_DRAW_INDEX_AUTO\t\t\t\t0x2D\n#define\tPACKET3_DRAW_INDEX_IMMD\t\t\t\t0x2E\n#define\tPACKET3_NUM_INSTANCES\t\t\t\t0x2F\n#define\tPACKET3_STRMOUT_BUFFER_UPDATE\t\t\t0x34\n#define\tPACKET3_INDIRECT_BUFFER_MP\t\t\t0x38\n#define\tPACKET3_MEM_SEMAPHORE\t\t\t\t0x39\n#              define PACKET3_SEM_WAIT_ON_SIGNAL    (0x1 << 12)\n#              define PACKET3_SEM_SEL_SIGNAL\t    (0x6 << 29)\n#              define PACKET3_SEM_SEL_WAIT\t    (0x7 << 29)\n#define\tPACKET3_MPEG_INDEX\t\t\t\t0x3A\n#define\tPACKET3_COPY_DW\t\t\t\t\t0x3B\n#define\tPACKET3_WAIT_REG_MEM\t\t\t\t0x3C\n#define\tPACKET3_MEM_WRITE\t\t\t\t0x3D\n#define\tPACKET3_INDIRECT_BUFFER\t\t\t\t0x32\n#define\tPACKET3_CP_DMA\t\t\t\t\t0x41\n \n#              define PACKET3_CP_DMA_CP_SYNC       (1 << 31)\n \n#              define PACKET3_CP_DMA_CMD_SRC_SWAP(x) ((x) << 22)\n                 \n#              define PACKET3_CP_DMA_CMD_DST_SWAP(x) ((x) << 24)\n                 \n#              define PACKET3_CP_DMA_CMD_SAS       (1 << 26)\n                 \n#              define PACKET3_CP_DMA_CMD_DAS       (1 << 27)\n                 \n#              define PACKET3_CP_DMA_CMD_SAIC      (1 << 28)\n#              define PACKET3_CP_DMA_CMD_DAIC      (1 << 29)\n#define\tPACKET3_PFP_SYNC_ME\t\t\t\t0x42  \n#define\tPACKET3_SURFACE_SYNC\t\t\t\t0x43\n#              define PACKET3_CB0_DEST_BASE_ENA    (1 << 6)\n#              define PACKET3_FULL_CACHE_ENA       (1 << 20)  \n#              define PACKET3_TC_ACTION_ENA        (1 << 23)\n#              define PACKET3_VC_ACTION_ENA        (1 << 24)\n#              define PACKET3_CB_ACTION_ENA        (1 << 25)\n#              define PACKET3_DB_ACTION_ENA        (1 << 26)\n#              define PACKET3_SH_ACTION_ENA        (1 << 27)\n#              define PACKET3_SMX_ACTION_ENA       (1 << 28)\n#define\tPACKET3_ME_INITIALIZE\t\t\t\t0x44\n#define\t\tPACKET3_ME_INITIALIZE_DEVICE_ID(x) ((x) << 16)\n#define\tPACKET3_COND_WRITE\t\t\t\t0x45\n#define\tPACKET3_EVENT_WRITE\t\t\t\t0x46\n#define\t\tEVENT_TYPE(x)                           ((x) << 0)\n#define\t\tEVENT_INDEX(x)                          ((x) << 8)\n                 \n#define\tPACKET3_EVENT_WRITE_EOP\t\t\t\t0x47\n#define\t\tDATA_SEL(x)                             ((x) << 29)\n                 \n#define\t\tINT_SEL(x)                              ((x) << 24)\n                 \n#define\tPACKET3_ONE_REG_WRITE\t\t\t\t0x57\n#define\tPACKET3_SET_CONFIG_REG\t\t\t\t0x68\n#define\t\tPACKET3_SET_CONFIG_REG_OFFSET\t\t\t0x00008000\n#define\t\tPACKET3_SET_CONFIG_REG_END\t\t\t0x0000ac00\n#define\tPACKET3_SET_CONTEXT_REG\t\t\t\t0x69\n#define\t\tPACKET3_SET_CONTEXT_REG_OFFSET\t\t\t0x00028000\n#define\t\tPACKET3_SET_CONTEXT_REG_END\t\t\t0x00029000\n#define\tPACKET3_SET_ALU_CONST\t\t\t\t0x6A\n#define\t\tPACKET3_SET_ALU_CONST_OFFSET\t\t\t0x00030000\n#define\t\tPACKET3_SET_ALU_CONST_END\t\t\t0x00032000\n#define\tPACKET3_SET_BOOL_CONST\t\t\t\t0x6B\n#define\t\tPACKET3_SET_BOOL_CONST_OFFSET\t\t\t0x0003e380\n#define\t\tPACKET3_SET_BOOL_CONST_END\t\t\t0x00040000\n#define\tPACKET3_SET_LOOP_CONST\t\t\t\t0x6C\n#define\t\tPACKET3_SET_LOOP_CONST_OFFSET\t\t\t0x0003e200\n#define\t\tPACKET3_SET_LOOP_CONST_END\t\t\t0x0003e380\n#define\tPACKET3_SET_RESOURCE\t\t\t\t0x6D\n#define\t\tPACKET3_SET_RESOURCE_OFFSET\t\t\t0x00038000\n#define\t\tPACKET3_SET_RESOURCE_END\t\t\t0x0003c000\n#define\tPACKET3_SET_SAMPLER\t\t\t\t0x6E\n#define\t\tPACKET3_SET_SAMPLER_OFFSET\t\t\t0x0003c000\n#define\t\tPACKET3_SET_SAMPLER_END\t\t\t\t0x0003cff0\n#define\tPACKET3_SET_CTL_CONST\t\t\t\t0x6F\n#define\t\tPACKET3_SET_CTL_CONST_OFFSET\t\t\t0x0003cff0\n#define\t\tPACKET3_SET_CTL_CONST_END\t\t\t0x0003e200\n#define\tPACKET3_STRMOUT_BASE_UPDATE\t\t\t0x72  \n#define\tPACKET3_SURFACE_BASE_UPDATE\t\t\t0x73\n\n#define R_000011_K8_FB_LOCATION                 0x11\n#define R_000012_MC_MISC_UMA_CNTL               0x12\n#define   G_000012_K8_ADDR_EXT(x)               (((x) >> 0) & 0xFF)\n#define R_0028F8_MC_INDEX\t\t\t0x28F8\n#define   \tS_0028F8_MC_IND_ADDR(x)                 (((x) & 0x1FF) << 0)\n#define   \tC_0028F8_MC_IND_ADDR                    0xFFFFFE00\n#define   \tS_0028F8_MC_IND_WR_EN(x)                (((x) & 0x1) << 9)\n#define R_0028FC_MC_DATA                        0x28FC\n\n#define\tR_008020_GRBM_SOFT_RESET\t\t0x8020\n#define\t\tS_008020_SOFT_RESET_CP(x)\t\t(((x) & 1) << 0)\n#define\t\tS_008020_SOFT_RESET_CB(x)\t\t(((x) & 1) << 1)\n#define\t\tS_008020_SOFT_RESET_CR(x)\t\t(((x) & 1) << 2)\n#define\t\tS_008020_SOFT_RESET_DB(x)\t\t(((x) & 1) << 3)\n#define\t\tS_008020_SOFT_RESET_PA(x)\t\t(((x) & 1) << 5)\n#define\t\tS_008020_SOFT_RESET_SC(x)\t\t(((x) & 1) << 6)\n#define\t\tS_008020_SOFT_RESET_SMX(x)\t\t(((x) & 1) << 7)\n#define\t\tS_008020_SOFT_RESET_SPI(x)\t\t(((x) & 1) << 8)\n#define\t\tS_008020_SOFT_RESET_SH(x)\t\t(((x) & 1) << 9)\n#define\t\tS_008020_SOFT_RESET_SX(x)\t\t(((x) & 1) << 10)\n#define\t\tS_008020_SOFT_RESET_TC(x)\t\t(((x) & 1) << 11)\n#define\t\tS_008020_SOFT_RESET_TA(x)\t\t(((x) & 1) << 12)\n#define\t\tS_008020_SOFT_RESET_VC(x)\t\t(((x) & 1) << 13)\n#define\t\tS_008020_SOFT_RESET_VGT(x)\t\t(((x) & 1) << 14)\n#define\tR_008010_GRBM_STATUS\t\t\t0x8010\n#define\t\tS_008010_CMDFIFO_AVAIL(x)\t\t(((x) & 0x1F) << 0)\n#define\t\tS_008010_CP_RQ_PENDING(x)\t\t(((x) & 1) << 6)\n#define\t\tS_008010_CF_RQ_PENDING(x)\t\t(((x) & 1) << 7)\n#define\t\tS_008010_PF_RQ_PENDING(x)\t\t(((x) & 1) << 8)\n#define\t\tS_008010_GRBM_EE_BUSY(x)\t\t(((x) & 1) << 10)\n#define\t\tS_008010_VC_BUSY(x)\t\t\t(((x) & 1) << 11)\n#define\t\tS_008010_DB03_CLEAN(x)\t\t\t(((x) & 1) << 12)\n#define\t\tS_008010_CB03_CLEAN(x)\t\t\t(((x) & 1) << 13)\n#define\t\tS_008010_VGT_BUSY_NO_DMA(x)\t\t(((x) & 1) << 16)\n#define\t\tS_008010_VGT_BUSY(x)\t\t\t(((x) & 1) << 17)\n#define\t\tS_008010_TA03_BUSY(x)\t\t\t(((x) & 1) << 18)\n#define\t\tS_008010_TC_BUSY(x)\t\t\t(((x) & 1) << 19)\n#define\t\tS_008010_SX_BUSY(x)\t\t\t(((x) & 1) << 20)\n#define\t\tS_008010_SH_BUSY(x)\t\t\t(((x) & 1) << 21)\n#define\t\tS_008010_SPI03_BUSY(x)\t\t\t(((x) & 1) << 22)\n#define\t\tS_008010_SMX_BUSY(x)\t\t\t(((x) & 1) << 23)\n#define\t\tS_008010_SC_BUSY(x)\t\t\t(((x) & 1) << 24)\n#define\t\tS_008010_PA_BUSY(x)\t\t\t(((x) & 1) << 25)\n#define\t\tS_008010_DB03_BUSY(x)\t\t\t(((x) & 1) << 26)\n#define\t\tS_008010_CR_BUSY(x)\t\t\t(((x) & 1) << 27)\n#define\t\tS_008010_CP_COHERENCY_BUSY(x)\t\t(((x) & 1) << 28)\n#define\t\tS_008010_CP_BUSY(x)\t\t\t(((x) & 1) << 29)\n#define\t\tS_008010_CB03_BUSY(x)\t\t\t(((x) & 1) << 30)\n#define\t\tS_008010_GUI_ACTIVE(x)\t\t\t(((x) & 1) << 31)\n#define\t\tG_008010_CMDFIFO_AVAIL(x)\t\t(((x) >> 0) & 0x1F)\n#define\t\tG_008010_CP_RQ_PENDING(x)\t\t(((x) >> 6) & 1)\n#define\t\tG_008010_CF_RQ_PENDING(x)\t\t(((x) >> 7) & 1)\n#define\t\tG_008010_PF_RQ_PENDING(x)\t\t(((x) >> 8) & 1)\n#define\t\tG_008010_GRBM_EE_BUSY(x)\t\t(((x) >> 10) & 1)\n#define\t\tG_008010_VC_BUSY(x)\t\t\t(((x) >> 11) & 1)\n#define\t\tG_008010_DB03_CLEAN(x)\t\t\t(((x) >> 12) & 1)\n#define\t\tG_008010_CB03_CLEAN(x)\t\t\t(((x) >> 13) & 1)\n#define\t\tG_008010_TA_BUSY(x)\t\t\t(((x) >> 14) & 1)\n#define\t\tG_008010_VGT_BUSY_NO_DMA(x)\t\t(((x) >> 16) & 1)\n#define\t\tG_008010_VGT_BUSY(x)\t\t\t(((x) >> 17) & 1)\n#define\t\tG_008010_TA03_BUSY(x)\t\t\t(((x) >> 18) & 1)\n#define\t\tG_008010_TC_BUSY(x)\t\t\t(((x) >> 19) & 1)\n#define\t\tG_008010_SX_BUSY(x)\t\t\t(((x) >> 20) & 1)\n#define\t\tG_008010_SH_BUSY(x)\t\t\t(((x) >> 21) & 1)\n#define\t\tG_008010_SPI03_BUSY(x)\t\t\t(((x) >> 22) & 1)\n#define\t\tG_008010_SMX_BUSY(x)\t\t\t(((x) >> 23) & 1)\n#define\t\tG_008010_SC_BUSY(x)\t\t\t(((x) >> 24) & 1)\n#define\t\tG_008010_PA_BUSY(x)\t\t\t(((x) >> 25) & 1)\n#define\t\tG_008010_DB03_BUSY(x)\t\t\t(((x) >> 26) & 1)\n#define\t\tG_008010_CR_BUSY(x)\t\t\t(((x) >> 27) & 1)\n#define\t\tG_008010_CP_COHERENCY_BUSY(x)\t\t(((x) >> 28) & 1)\n#define\t\tG_008010_CP_BUSY(x)\t\t\t(((x) >> 29) & 1)\n#define\t\tG_008010_CB03_BUSY(x)\t\t\t(((x) >> 30) & 1)\n#define\t\tG_008010_GUI_ACTIVE(x)\t\t\t(((x) >> 31) & 1)\n#define\tR_008014_GRBM_STATUS2\t\t\t0x8014\n#define\t\tS_008014_CR_CLEAN(x)\t\t\t(((x) & 1) << 0)\n#define\t\tS_008014_SMX_CLEAN(x)\t\t\t(((x) & 1) << 1)\n#define\t\tS_008014_SPI0_BUSY(x)\t\t\t(((x) & 1) << 8)\n#define\t\tS_008014_SPI1_BUSY(x)\t\t\t(((x) & 1) << 9)\n#define\t\tS_008014_SPI2_BUSY(x)\t\t\t(((x) & 1) << 10)\n#define\t\tS_008014_SPI3_BUSY(x)\t\t\t(((x) & 1) << 11)\n#define\t\tS_008014_TA0_BUSY(x)\t\t\t(((x) & 1) << 12)\n#define\t\tS_008014_TA1_BUSY(x)\t\t\t(((x) & 1) << 13)\n#define\t\tS_008014_TA2_BUSY(x)\t\t\t(((x) & 1) << 14)\n#define\t\tS_008014_TA3_BUSY(x)\t\t\t(((x) & 1) << 15)\n#define\t\tS_008014_DB0_BUSY(x)\t\t\t(((x) & 1) << 16)\n#define\t\tS_008014_DB1_BUSY(x)\t\t\t(((x) & 1) << 17)\n#define\t\tS_008014_DB2_BUSY(x)\t\t\t(((x) & 1) << 18)\n#define\t\tS_008014_DB3_BUSY(x)\t\t\t(((x) & 1) << 19)\n#define\t\tS_008014_CB0_BUSY(x)\t\t\t(((x) & 1) << 20)\n#define\t\tS_008014_CB1_BUSY(x)\t\t\t(((x) & 1) << 21)\n#define\t\tS_008014_CB2_BUSY(x)\t\t\t(((x) & 1) << 22)\n#define\t\tS_008014_CB3_BUSY(x)\t\t\t(((x) & 1) << 23)\n#define\t\tG_008014_CR_CLEAN(x)\t\t\t(((x) >> 0) & 1)\n#define\t\tG_008014_SMX_CLEAN(x)\t\t\t(((x) >> 1) & 1)\n#define\t\tG_008014_SPI0_BUSY(x)\t\t\t(((x) >> 8) & 1)\n#define\t\tG_008014_SPI1_BUSY(x)\t\t\t(((x) >> 9) & 1)\n#define\t\tG_008014_SPI2_BUSY(x)\t\t\t(((x) >> 10) & 1)\n#define\t\tG_008014_SPI3_BUSY(x)\t\t\t(((x) >> 11) & 1)\n#define\t\tG_008014_TA0_BUSY(x)\t\t\t(((x) >> 12) & 1)\n#define\t\tG_008014_TA1_BUSY(x)\t\t\t(((x) >> 13) & 1)\n#define\t\tG_008014_TA2_BUSY(x)\t\t\t(((x) >> 14) & 1)\n#define\t\tG_008014_TA3_BUSY(x)\t\t\t(((x) >> 15) & 1)\n#define\t\tG_008014_DB0_BUSY(x)\t\t\t(((x) >> 16) & 1)\n#define\t\tG_008014_DB1_BUSY(x)\t\t\t(((x) >> 17) & 1)\n#define\t\tG_008014_DB2_BUSY(x)\t\t\t(((x) >> 18) & 1)\n#define\t\tG_008014_DB3_BUSY(x)\t\t\t(((x) >> 19) & 1)\n#define\t\tG_008014_CB0_BUSY(x)\t\t\t(((x) >> 20) & 1)\n#define\t\tG_008014_CB1_BUSY(x)\t\t\t(((x) >> 21) & 1)\n#define\t\tG_008014_CB2_BUSY(x)\t\t\t(((x) >> 22) & 1)\n#define\t\tG_008014_CB3_BUSY(x)\t\t\t(((x) >> 23) & 1)\n#define\tR_000E50_SRBM_STATUS\t\t\t\t0x0E50\n#define\t\tG_000E50_RLC_RQ_PENDING(x)\t\t(((x) >> 3) & 1)\n#define\t\tG_000E50_RCU_RQ_PENDING(x)\t\t(((x) >> 4) & 1)\n#define\t\tG_000E50_GRBM_RQ_PENDING(x)\t\t(((x) >> 5) & 1)\n#define\t\tG_000E50_HI_RQ_PENDING(x)\t\t(((x) >> 6) & 1)\n#define\t\tG_000E50_IO_EXTERN_SIGNAL(x)\t\t(((x) >> 7) & 1)\n#define\t\tG_000E50_VMC_BUSY(x)\t\t\t(((x) >> 8) & 1)\n#define\t\tG_000E50_MCB_BUSY(x)\t\t\t(((x) >> 9) & 1)\n#define\t\tG_000E50_MCDZ_BUSY(x)\t\t\t(((x) >> 10) & 1)\n#define\t\tG_000E50_MCDY_BUSY(x)\t\t\t(((x) >> 11) & 1)\n#define\t\tG_000E50_MCDX_BUSY(x)\t\t\t(((x) >> 12) & 1)\n#define\t\tG_000E50_MCDW_BUSY(x)\t\t\t(((x) >> 13) & 1)\n#define\t\tG_000E50_SEM_BUSY(x)\t\t\t(((x) >> 14) & 1)\n#define\t\tG_000E50_RLC_BUSY(x)\t\t\t(((x) >> 15) & 1)\n#define\t\tG_000E50_IH_BUSY(x)\t\t\t(((x) >> 17) & 1)\n#define\t\tG_000E50_BIF_BUSY(x)\t\t\t(((x) >> 29) & 1)\n#define\tR_000E60_SRBM_SOFT_RESET\t\t\t0x0E60\n#define\t\tS_000E60_SOFT_RESET_BIF(x)\t\t(((x) & 1) << 1)\n#define\t\tS_000E60_SOFT_RESET_CG(x)\t\t(((x) & 1) << 2)\n#define\t\tS_000E60_SOFT_RESET_CMC(x)\t\t(((x) & 1) << 3)\n#define\t\tS_000E60_SOFT_RESET_CSC(x)\t\t(((x) & 1) << 4)\n#define\t\tS_000E60_SOFT_RESET_DC(x)\t\t(((x) & 1) << 5)\n#define\t\tS_000E60_SOFT_RESET_GRBM(x)\t\t(((x) & 1) << 8)\n#define\t\tS_000E60_SOFT_RESET_HDP(x)\t\t(((x) & 1) << 9)\n#define\t\tS_000E60_SOFT_RESET_IH(x)\t\t(((x) & 1) << 10)\n#define\t\tS_000E60_SOFT_RESET_MC(x)\t\t(((x) & 1) << 11)\n#define\t\tS_000E60_SOFT_RESET_RLC(x)\t\t(((x) & 1) << 13)\n#define\t\tS_000E60_SOFT_RESET_ROM(x)\t\t(((x) & 1) << 14)\n#define\t\tS_000E60_SOFT_RESET_SEM(x)\t\t(((x) & 1) << 15)\n#define\t\tS_000E60_SOFT_RESET_TSC(x)\t\t(((x) & 1) << 16)\n#define\t\tS_000E60_SOFT_RESET_VMC(x)\t\t(((x) & 1) << 17)\n\n#define R_005480_HDP_MEM_COHERENCY_FLUSH_CNTL\t\t0x5480\n\n#define R_028C04_PA_SC_AA_CONFIG                     0x028C04\n#define   S_028C04_MSAA_NUM_SAMPLES(x)                 (((x) & 0x3) << 0)\n#define   G_028C04_MSAA_NUM_SAMPLES(x)                 (((x) >> 0) & 0x3)\n#define   C_028C04_MSAA_NUM_SAMPLES                    0xFFFFFFFC\n#define   S_028C04_AA_MASK_CENTROID_DTMN(x)            (((x) & 0x1) << 4)\n#define   G_028C04_AA_MASK_CENTROID_DTMN(x)            (((x) >> 4) & 0x1)\n#define   C_028C04_AA_MASK_CENTROID_DTMN               0xFFFFFFEF\n#define   S_028C04_MAX_SAMPLE_DIST(x)                  (((x) & 0xF) << 13)\n#define   G_028C04_MAX_SAMPLE_DIST(x)                  (((x) >> 13) & 0xF)\n#define   C_028C04_MAX_SAMPLE_DIST                     0xFFFE1FFF\n#define R_0280E0_CB_COLOR0_FRAG                      0x0280E0\n#define   S_0280E0_BASE_256B(x)                        (((x) & 0xFFFFFFFF) << 0)\n#define   G_0280E0_BASE_256B(x)                        (((x) >> 0) & 0xFFFFFFFF)\n#define   C_0280E0_BASE_256B                           0x00000000\n#define R_0280E4_CB_COLOR1_FRAG                      0x0280E4\n#define R_0280E8_CB_COLOR2_FRAG                      0x0280E8\n#define R_0280EC_CB_COLOR3_FRAG                      0x0280EC\n#define R_0280F0_CB_COLOR4_FRAG                      0x0280F0\n#define R_0280F4_CB_COLOR5_FRAG                      0x0280F4\n#define R_0280F8_CB_COLOR6_FRAG                      0x0280F8\n#define R_0280FC_CB_COLOR7_FRAG                      0x0280FC\n#define R_0280C0_CB_COLOR0_TILE                      0x0280C0\n#define   S_0280C0_BASE_256B(x)                        (((x) & 0xFFFFFFFF) << 0)\n#define   G_0280C0_BASE_256B(x)                        (((x) >> 0) & 0xFFFFFFFF)\n#define   C_0280C0_BASE_256B                           0x00000000\n#define R_0280C4_CB_COLOR1_TILE                      0x0280C4\n#define R_0280C8_CB_COLOR2_TILE                      0x0280C8\n#define R_0280CC_CB_COLOR3_TILE                      0x0280CC\n#define R_0280D0_CB_COLOR4_TILE                      0x0280D0\n#define R_0280D4_CB_COLOR5_TILE                      0x0280D4\n#define R_0280D8_CB_COLOR6_TILE                      0x0280D8\n#define R_0280DC_CB_COLOR7_TILE                      0x0280DC\n#define R_0280A0_CB_COLOR0_INFO                      0x0280A0\n#define   S_0280A0_ENDIAN(x)                           (((x) & 0x3) << 0)\n#define   G_0280A0_ENDIAN(x)                           (((x) >> 0) & 0x3)\n#define   C_0280A0_ENDIAN                              0xFFFFFFFC\n#define   S_0280A0_FORMAT(x)                           (((x) & 0x3F) << 2)\n#define   G_0280A0_FORMAT(x)                           (((x) >> 2) & 0x3F)\n#define   C_0280A0_FORMAT                              0xFFFFFF03\n#define     V_0280A0_COLOR_INVALID                     0x00000000\n#define     V_0280A0_COLOR_8                           0x00000001\n#define     V_0280A0_COLOR_4_4                         0x00000002\n#define     V_0280A0_COLOR_3_3_2                       0x00000003\n#define     V_0280A0_COLOR_16                          0x00000005\n#define     V_0280A0_COLOR_16_FLOAT                    0x00000006\n#define     V_0280A0_COLOR_8_8                         0x00000007\n#define     V_0280A0_COLOR_5_6_5                       0x00000008\n#define     V_0280A0_COLOR_6_5_5                       0x00000009\n#define     V_0280A0_COLOR_1_5_5_5                     0x0000000A\n#define     V_0280A0_COLOR_4_4_4_4                     0x0000000B\n#define     V_0280A0_COLOR_5_5_5_1                     0x0000000C\n#define     V_0280A0_COLOR_32                          0x0000000D\n#define     V_0280A0_COLOR_32_FLOAT                    0x0000000E\n#define     V_0280A0_COLOR_16_16                       0x0000000F\n#define     V_0280A0_COLOR_16_16_FLOAT                 0x00000010\n#define     V_0280A0_COLOR_8_24                        0x00000011\n#define     V_0280A0_COLOR_8_24_FLOAT                  0x00000012\n#define     V_0280A0_COLOR_24_8                        0x00000013\n#define     V_0280A0_COLOR_24_8_FLOAT                  0x00000014\n#define     V_0280A0_COLOR_10_11_11                    0x00000015\n#define     V_0280A0_COLOR_10_11_11_FLOAT              0x00000016\n#define     V_0280A0_COLOR_11_11_10                    0x00000017\n#define     V_0280A0_COLOR_11_11_10_FLOAT              0x00000018\n#define     V_0280A0_COLOR_2_10_10_10                  0x00000019\n#define     V_0280A0_COLOR_8_8_8_8                     0x0000001A\n#define     V_0280A0_COLOR_10_10_10_2                  0x0000001B\n#define     V_0280A0_COLOR_X24_8_32_FLOAT              0x0000001C\n#define     V_0280A0_COLOR_32_32                       0x0000001D\n#define     V_0280A0_COLOR_32_32_FLOAT                 0x0000001E\n#define     V_0280A0_COLOR_16_16_16_16                 0x0000001F\n#define     V_0280A0_COLOR_16_16_16_16_FLOAT           0x00000020\n#define     V_0280A0_COLOR_32_32_32_32                 0x00000022\n#define     V_0280A0_COLOR_32_32_32_32_FLOAT           0x00000023\n#define   S_0280A0_ARRAY_MODE(x)                       (((x) & 0xF) << 8)\n#define   G_0280A0_ARRAY_MODE(x)                       (((x) >> 8) & 0xF)\n#define   C_0280A0_ARRAY_MODE                          0xFFFFF0FF\n#define     V_0280A0_ARRAY_LINEAR_GENERAL              0x00000000\n#define     V_0280A0_ARRAY_LINEAR_ALIGNED              0x00000001\n#define     V_0280A0_ARRAY_1D_TILED_THIN1              0x00000002\n#define     V_0280A0_ARRAY_2D_TILED_THIN1              0x00000004\n#define   S_0280A0_NUMBER_TYPE(x)                      (((x) & 0x7) << 12)\n#define   G_0280A0_NUMBER_TYPE(x)                      (((x) >> 12) & 0x7)\n#define   C_0280A0_NUMBER_TYPE                         0xFFFF8FFF\n#define   S_0280A0_READ_SIZE(x)                        (((x) & 0x1) << 15)\n#define   G_0280A0_READ_SIZE(x)                        (((x) >> 15) & 0x1)\n#define   C_0280A0_READ_SIZE                           0xFFFF7FFF\n#define   S_0280A0_COMP_SWAP(x)                        (((x) & 0x3) << 16)\n#define   G_0280A0_COMP_SWAP(x)                        (((x) >> 16) & 0x3)\n#define   C_0280A0_COMP_SWAP                           0xFFFCFFFF\n#define   S_0280A0_TILE_MODE(x)                        (((x) & 0x3) << 18)\n#define   G_0280A0_TILE_MODE(x)                        (((x) >> 18) & 0x3)\n#define   C_0280A0_TILE_MODE                           0xFFF3FFFF\n#define     V_0280A0_TILE_DISABLE\t\t\t0\n#define     V_0280A0_CLEAR_ENABLE\t\t\t1\n#define     V_0280A0_FRAG_ENABLE\t\t\t2\n#define   S_0280A0_BLEND_CLAMP(x)                      (((x) & 0x1) << 20)\n#define   G_0280A0_BLEND_CLAMP(x)                      (((x) >> 20) & 0x1)\n#define   C_0280A0_BLEND_CLAMP                         0xFFEFFFFF\n#define   S_0280A0_CLEAR_COLOR(x)                      (((x) & 0x1) << 21)\n#define   G_0280A0_CLEAR_COLOR(x)                      (((x) >> 21) & 0x1)\n#define   C_0280A0_CLEAR_COLOR                         0xFFDFFFFF\n#define   S_0280A0_BLEND_BYPASS(x)                     (((x) & 0x1) << 22)\n#define   G_0280A0_BLEND_BYPASS(x)                     (((x) >> 22) & 0x1)\n#define   C_0280A0_BLEND_BYPASS                        0xFFBFFFFF\n#define   S_0280A0_BLEND_FLOAT32(x)                    (((x) & 0x1) << 23)\n#define   G_0280A0_BLEND_FLOAT32(x)                    (((x) >> 23) & 0x1)\n#define   C_0280A0_BLEND_FLOAT32                       0xFF7FFFFF\n#define   S_0280A0_SIMPLE_FLOAT(x)                     (((x) & 0x1) << 24)\n#define   G_0280A0_SIMPLE_FLOAT(x)                     (((x) >> 24) & 0x1)\n#define   C_0280A0_SIMPLE_FLOAT                        0xFEFFFFFF\n#define   S_0280A0_ROUND_MODE(x)                       (((x) & 0x1) << 25)\n#define   G_0280A0_ROUND_MODE(x)                       (((x) >> 25) & 0x1)\n#define   C_0280A0_ROUND_MODE                          0xFDFFFFFF\n#define   S_0280A0_TILE_COMPACT(x)                     (((x) & 0x1) << 26)\n#define   G_0280A0_TILE_COMPACT(x)                     (((x) >> 26) & 0x1)\n#define   C_0280A0_TILE_COMPACT                        0xFBFFFFFF\n#define   S_0280A0_SOURCE_FORMAT(x)                    (((x) & 0x1) << 27)\n#define   G_0280A0_SOURCE_FORMAT(x)                    (((x) >> 27) & 0x1)\n#define   C_0280A0_SOURCE_FORMAT                       0xF7FFFFFF\n#define R_0280A4_CB_COLOR1_INFO                      0x0280A4\n#define R_0280A8_CB_COLOR2_INFO                      0x0280A8\n#define R_0280AC_CB_COLOR3_INFO                      0x0280AC\n#define R_0280B0_CB_COLOR4_INFO                      0x0280B0\n#define R_0280B4_CB_COLOR5_INFO                      0x0280B4\n#define R_0280B8_CB_COLOR6_INFO                      0x0280B8\n#define R_0280BC_CB_COLOR7_INFO                      0x0280BC\n#define R_028060_CB_COLOR0_SIZE                      0x028060\n#define   S_028060_PITCH_TILE_MAX(x)                   (((x) & 0x3FF) << 0)\n#define   G_028060_PITCH_TILE_MAX(x)                   (((x) >> 0) & 0x3FF)\n#define   C_028060_PITCH_TILE_MAX                      0xFFFFFC00\n#define   S_028060_SLICE_TILE_MAX(x)                   (((x) & 0xFFFFF) << 10)\n#define   G_028060_SLICE_TILE_MAX(x)                   (((x) >> 10) & 0xFFFFF)\n#define   C_028060_SLICE_TILE_MAX                      0xC00003FF\n#define R_028064_CB_COLOR1_SIZE                      0x028064\n#define R_028068_CB_COLOR2_SIZE                      0x028068\n#define R_02806C_CB_COLOR3_SIZE                      0x02806C\n#define R_028070_CB_COLOR4_SIZE                      0x028070\n#define R_028074_CB_COLOR5_SIZE                      0x028074\n#define R_028078_CB_COLOR6_SIZE                      0x028078\n#define R_02807C_CB_COLOR7_SIZE                      0x02807C\n#define R_028238_CB_TARGET_MASK                      0x028238\n#define   S_028238_TARGET0_ENABLE(x)                   (((x) & 0xF) << 0)\n#define   G_028238_TARGET0_ENABLE(x)                   (((x) >> 0) & 0xF)\n#define   C_028238_TARGET0_ENABLE                      0xFFFFFFF0\n#define   S_028238_TARGET1_ENABLE(x)                   (((x) & 0xF) << 4)\n#define   G_028238_TARGET1_ENABLE(x)                   (((x) >> 4) & 0xF)\n#define   C_028238_TARGET1_ENABLE                      0xFFFFFF0F\n#define   S_028238_TARGET2_ENABLE(x)                   (((x) & 0xF) << 8)\n#define   G_028238_TARGET2_ENABLE(x)                   (((x) >> 8) & 0xF)\n#define   C_028238_TARGET2_ENABLE                      0xFFFFF0FF\n#define   S_028238_TARGET3_ENABLE(x)                   (((x) & 0xF) << 12)\n#define   G_028238_TARGET3_ENABLE(x)                   (((x) >> 12) & 0xF)\n#define   C_028238_TARGET3_ENABLE                      0xFFFF0FFF\n#define   S_028238_TARGET4_ENABLE(x)                   (((x) & 0xF) << 16)\n#define   G_028238_TARGET4_ENABLE(x)                   (((x) >> 16) & 0xF)\n#define   C_028238_TARGET4_ENABLE                      0xFFF0FFFF\n#define   S_028238_TARGET5_ENABLE(x)                   (((x) & 0xF) << 20)\n#define   G_028238_TARGET5_ENABLE(x)                   (((x) >> 20) & 0xF)\n#define   C_028238_TARGET5_ENABLE                      0xFF0FFFFF\n#define   S_028238_TARGET6_ENABLE(x)                   (((x) & 0xF) << 24)\n#define   G_028238_TARGET6_ENABLE(x)                   (((x) >> 24) & 0xF)\n#define   C_028238_TARGET6_ENABLE                      0xF0FFFFFF\n#define   S_028238_TARGET7_ENABLE(x)                   (((x) & 0xF) << 28)\n#define   G_028238_TARGET7_ENABLE(x)                   (((x) >> 28) & 0xF)\n#define   C_028238_TARGET7_ENABLE                      0x0FFFFFFF\n#define R_02823C_CB_SHADER_MASK                      0x02823C\n#define   S_02823C_OUTPUT0_ENABLE(x)                   (((x) & 0xF) << 0)\n#define   G_02823C_OUTPUT0_ENABLE(x)                   (((x) >> 0) & 0xF)\n#define   C_02823C_OUTPUT0_ENABLE                      0xFFFFFFF0\n#define   S_02823C_OUTPUT1_ENABLE(x)                   (((x) & 0xF) << 4)\n#define   G_02823C_OUTPUT1_ENABLE(x)                   (((x) >> 4) & 0xF)\n#define   C_02823C_OUTPUT1_ENABLE                      0xFFFFFF0F\n#define   S_02823C_OUTPUT2_ENABLE(x)                   (((x) & 0xF) << 8)\n#define   G_02823C_OUTPUT2_ENABLE(x)                   (((x) >> 8) & 0xF)\n#define   C_02823C_OUTPUT2_ENABLE                      0xFFFFF0FF\n#define   S_02823C_OUTPUT3_ENABLE(x)                   (((x) & 0xF) << 12)\n#define   G_02823C_OUTPUT3_ENABLE(x)                   (((x) >> 12) & 0xF)\n#define   C_02823C_OUTPUT3_ENABLE                      0xFFFF0FFF\n#define   S_02823C_OUTPUT4_ENABLE(x)                   (((x) & 0xF) << 16)\n#define   G_02823C_OUTPUT4_ENABLE(x)                   (((x) >> 16) & 0xF)\n#define   C_02823C_OUTPUT4_ENABLE                      0xFFF0FFFF\n#define   S_02823C_OUTPUT5_ENABLE(x)                   (((x) & 0xF) << 20)\n#define   G_02823C_OUTPUT5_ENABLE(x)                   (((x) >> 20) & 0xF)\n#define   C_02823C_OUTPUT5_ENABLE                      0xFF0FFFFF\n#define   S_02823C_OUTPUT6_ENABLE(x)                   (((x) & 0xF) << 24)\n#define   G_02823C_OUTPUT6_ENABLE(x)                   (((x) >> 24) & 0xF)\n#define   C_02823C_OUTPUT6_ENABLE                      0xF0FFFFFF\n#define   S_02823C_OUTPUT7_ENABLE(x)                   (((x) & 0xF) << 28)\n#define   G_02823C_OUTPUT7_ENABLE(x)                   (((x) >> 28) & 0xF)\n#define   C_02823C_OUTPUT7_ENABLE                      0x0FFFFFFF\n#define R_028AB0_VGT_STRMOUT_EN                      0x028AB0\n#define   S_028AB0_STREAMOUT(x)                        (((x) & 0x1) << 0)\n#define   G_028AB0_STREAMOUT(x)                        (((x) >> 0) & 0x1)\n#define   C_028AB0_STREAMOUT                           0xFFFFFFFE\n#define R_028B20_VGT_STRMOUT_BUFFER_EN               0x028B20\n#define   S_028B20_BUFFER_0_EN(x)                      (((x) & 0x1) << 0)\n#define   G_028B20_BUFFER_0_EN(x)                      (((x) >> 0) & 0x1)\n#define   C_028B20_BUFFER_0_EN                         0xFFFFFFFE\n#define   S_028B20_BUFFER_1_EN(x)                      (((x) & 0x1) << 1)\n#define   G_028B20_BUFFER_1_EN(x)                      (((x) >> 1) & 0x1)\n#define   C_028B20_BUFFER_1_EN                         0xFFFFFFFD\n#define   S_028B20_BUFFER_2_EN(x)                      (((x) & 0x1) << 2)\n#define   G_028B20_BUFFER_2_EN(x)                      (((x) >> 2) & 0x1)\n#define   C_028B20_BUFFER_2_EN                         0xFFFFFFFB\n#define   S_028B20_BUFFER_3_EN(x)                      (((x) & 0x1) << 3)\n#define   G_028B20_BUFFER_3_EN(x)                      (((x) >> 3) & 0x1)\n#define   C_028B20_BUFFER_3_EN                         0xFFFFFFF7\n#define   S_028B20_SIZE(x)                             (((x) & 0xFFFFFFFF) << 0)\n#define   G_028B20_SIZE(x)                             (((x) >> 0) & 0xFFFFFFFF)\n#define   C_028B20_SIZE                                0x00000000\n#define R_038000_SQ_TEX_RESOURCE_WORD0_0             0x038000\n#define   S_038000_DIM(x)                              (((x) & 0x7) << 0)\n#define   G_038000_DIM(x)                              (((x) >> 0) & 0x7)\n#define   C_038000_DIM                                 0xFFFFFFF8\n#define     V_038000_SQ_TEX_DIM_1D                     0x00000000\n#define     V_038000_SQ_TEX_DIM_2D                     0x00000001\n#define     V_038000_SQ_TEX_DIM_3D                     0x00000002\n#define     V_038000_SQ_TEX_DIM_CUBEMAP                0x00000003\n#define     V_038000_SQ_TEX_DIM_1D_ARRAY               0x00000004\n#define     V_038000_SQ_TEX_DIM_2D_ARRAY               0x00000005\n#define     V_038000_SQ_TEX_DIM_2D_MSAA                0x00000006\n#define     V_038000_SQ_TEX_DIM_2D_ARRAY_MSAA          0x00000007\n#define   S_038000_TILE_MODE(x)                        (((x) & 0xF) << 3)\n#define   G_038000_TILE_MODE(x)                        (((x) >> 3) & 0xF)\n#define   C_038000_TILE_MODE                           0xFFFFFF87\n#define     V_038000_ARRAY_LINEAR_GENERAL              0x00000000\n#define     V_038000_ARRAY_LINEAR_ALIGNED              0x00000001\n#define     V_038000_ARRAY_1D_TILED_THIN1              0x00000002\n#define     V_038000_ARRAY_2D_TILED_THIN1              0x00000004\n#define   S_038000_TILE_TYPE(x)                        (((x) & 0x1) << 7)\n#define   G_038000_TILE_TYPE(x)                        (((x) >> 7) & 0x1)\n#define   C_038000_TILE_TYPE                           0xFFFFFF7F\n#define   S_038000_PITCH(x)                            (((x) & 0x7FF) << 8)\n#define   G_038000_PITCH(x)                            (((x) >> 8) & 0x7FF)\n#define   C_038000_PITCH                               0xFFF800FF\n#define   S_038000_TEX_WIDTH(x)                        (((x) & 0x1FFF) << 19)\n#define   G_038000_TEX_WIDTH(x)                        (((x) >> 19) & 0x1FFF)\n#define   C_038000_TEX_WIDTH                           0x0007FFFF\n#define R_038004_SQ_TEX_RESOURCE_WORD1_0             0x038004\n#define   S_038004_TEX_HEIGHT(x)                       (((x) & 0x1FFF) << 0)\n#define   G_038004_TEX_HEIGHT(x)                       (((x) >> 0) & 0x1FFF)\n#define   C_038004_TEX_HEIGHT                          0xFFFFE000\n#define   S_038004_TEX_DEPTH(x)                        (((x) & 0x1FFF) << 13)\n#define   G_038004_TEX_DEPTH(x)                        (((x) >> 13) & 0x1FFF)\n#define   C_038004_TEX_DEPTH                           0xFC001FFF\n#define   S_038004_DATA_FORMAT(x)                      (((x) & 0x3F) << 26)\n#define   G_038004_DATA_FORMAT(x)                      (((x) >> 26) & 0x3F)\n#define   C_038004_DATA_FORMAT                         0x03FFFFFF\n#define     V_038004_COLOR_INVALID                     0x00000000\n#define     V_038004_COLOR_8                           0x00000001\n#define     V_038004_COLOR_4_4                         0x00000002\n#define     V_038004_COLOR_3_3_2                       0x00000003\n#define     V_038004_COLOR_16                          0x00000005\n#define     V_038004_COLOR_16_FLOAT                    0x00000006\n#define     V_038004_COLOR_8_8                         0x00000007\n#define     V_038004_COLOR_5_6_5                       0x00000008\n#define     V_038004_COLOR_6_5_5                       0x00000009\n#define     V_038004_COLOR_1_5_5_5                     0x0000000A\n#define     V_038004_COLOR_4_4_4_4                     0x0000000B\n#define     V_038004_COLOR_5_5_5_1                     0x0000000C\n#define     V_038004_COLOR_32                          0x0000000D\n#define     V_038004_COLOR_32_FLOAT                    0x0000000E\n#define     V_038004_COLOR_16_16                       0x0000000F\n#define     V_038004_COLOR_16_16_FLOAT                 0x00000010\n#define     V_038004_COLOR_8_24                        0x00000011\n#define     V_038004_COLOR_8_24_FLOAT                  0x00000012\n#define     V_038004_COLOR_24_8                        0x00000013\n#define     V_038004_COLOR_24_8_FLOAT                  0x00000014\n#define     V_038004_COLOR_10_11_11                    0x00000015\n#define     V_038004_COLOR_10_11_11_FLOAT              0x00000016\n#define     V_038004_COLOR_11_11_10                    0x00000017\n#define     V_038004_COLOR_11_11_10_FLOAT              0x00000018\n#define     V_038004_COLOR_2_10_10_10                  0x00000019\n#define     V_038004_COLOR_8_8_8_8                     0x0000001A\n#define     V_038004_COLOR_10_10_10_2                  0x0000001B\n#define     V_038004_COLOR_X24_8_32_FLOAT              0x0000001C\n#define     V_038004_COLOR_32_32                       0x0000001D\n#define     V_038004_COLOR_32_32_FLOAT                 0x0000001E\n#define     V_038004_COLOR_16_16_16_16                 0x0000001F\n#define     V_038004_COLOR_16_16_16_16_FLOAT           0x00000020\n#define     V_038004_COLOR_32_32_32_32                 0x00000022\n#define     V_038004_COLOR_32_32_32_32_FLOAT           0x00000023\n#define     V_038004_FMT_1                             0x00000025\n#define     V_038004_FMT_GB_GR                         0x00000027\n#define     V_038004_FMT_BG_RG                         0x00000028\n#define     V_038004_FMT_32_AS_8                       0x00000029\n#define     V_038004_FMT_32_AS_8_8                     0x0000002A\n#define     V_038004_FMT_5_9_9_9_SHAREDEXP             0x0000002B\n#define     V_038004_FMT_8_8_8                         0x0000002C\n#define     V_038004_FMT_16_16_16                      0x0000002D\n#define     V_038004_FMT_16_16_16_FLOAT                0x0000002E\n#define     V_038004_FMT_32_32_32                      0x0000002F\n#define     V_038004_FMT_32_32_32_FLOAT                0x00000030\n#define     V_038004_FMT_BC1                           0x00000031\n#define     V_038004_FMT_BC2                           0x00000032\n#define     V_038004_FMT_BC3                           0x00000033\n#define     V_038004_FMT_BC4                           0x00000034\n#define     V_038004_FMT_BC5                           0x00000035\n#define     V_038004_FMT_BC6                           0x00000036\n#define     V_038004_FMT_BC7                           0x00000037\n#define     V_038004_FMT_32_AS_32_32_32_32             0x00000038\n#define R_038010_SQ_TEX_RESOURCE_WORD4_0             0x038010\n#define   S_038010_FORMAT_COMP_X(x)                    (((x) & 0x3) << 0)\n#define   G_038010_FORMAT_COMP_X(x)                    (((x) >> 0) & 0x3)\n#define   C_038010_FORMAT_COMP_X                       0xFFFFFFFC\n#define   S_038010_FORMAT_COMP_Y(x)                    (((x) & 0x3) << 2)\n#define   G_038010_FORMAT_COMP_Y(x)                    (((x) >> 2) & 0x3)\n#define   C_038010_FORMAT_COMP_Y                       0xFFFFFFF3\n#define   S_038010_FORMAT_COMP_Z(x)                    (((x) & 0x3) << 4)\n#define   G_038010_FORMAT_COMP_Z(x)                    (((x) >> 4) & 0x3)\n#define   C_038010_FORMAT_COMP_Z                       0xFFFFFFCF\n#define   S_038010_FORMAT_COMP_W(x)                    (((x) & 0x3) << 6)\n#define   G_038010_FORMAT_COMP_W(x)                    (((x) >> 6) & 0x3)\n#define   C_038010_FORMAT_COMP_W                       0xFFFFFF3F\n#define   S_038010_NUM_FORMAT_ALL(x)                   (((x) & 0x3) << 8)\n#define   G_038010_NUM_FORMAT_ALL(x)                   (((x) >> 8) & 0x3)\n#define   C_038010_NUM_FORMAT_ALL                      0xFFFFFCFF\n#define   S_038010_SRF_MODE_ALL(x)                     (((x) & 0x1) << 10)\n#define   G_038010_SRF_MODE_ALL(x)                     (((x) >> 10) & 0x1)\n#define   C_038010_SRF_MODE_ALL                        0xFFFFFBFF\n#define   S_038010_FORCE_DEGAMMA(x)                    (((x) & 0x1) << 11)\n#define   G_038010_FORCE_DEGAMMA(x)                    (((x) >> 11) & 0x1)\n#define   C_038010_FORCE_DEGAMMA                       0xFFFFF7FF\n#define   S_038010_ENDIAN_SWAP(x)                      (((x) & 0x3) << 12)\n#define   G_038010_ENDIAN_SWAP(x)                      (((x) >> 12) & 0x3)\n#define   C_038010_ENDIAN_SWAP                         0xFFFFCFFF\n#define   S_038010_REQUEST_SIZE(x)                     (((x) & 0x3) << 14)\n#define   G_038010_REQUEST_SIZE(x)                     (((x) >> 14) & 0x3)\n#define   C_038010_REQUEST_SIZE                        0xFFFF3FFF\n#define   S_038010_DST_SEL_X(x)                        (((x) & 0x7) << 16)\n#define   G_038010_DST_SEL_X(x)                        (((x) >> 16) & 0x7)\n#define   C_038010_DST_SEL_X                           0xFFF8FFFF\n#define   S_038010_DST_SEL_Y(x)                        (((x) & 0x7) << 19)\n#define   G_038010_DST_SEL_Y(x)                        (((x) >> 19) & 0x7)\n#define   C_038010_DST_SEL_Y                           0xFFC7FFFF\n#define   S_038010_DST_SEL_Z(x)                        (((x) & 0x7) << 22)\n#define   G_038010_DST_SEL_Z(x)                        (((x) >> 22) & 0x7)\n#define   C_038010_DST_SEL_Z                           0xFE3FFFFF\n#define   S_038010_DST_SEL_W(x)                        (((x) & 0x7) << 25)\n#define   G_038010_DST_SEL_W(x)                        (((x) >> 25) & 0x7)\n#define   C_038010_DST_SEL_W                           0xF1FFFFFF\n#\tdefine SQ_SEL_X\t\t\t\t\t0\n#\tdefine SQ_SEL_Y\t\t\t\t\t1\n#\tdefine SQ_SEL_Z\t\t\t\t\t2\n#\tdefine SQ_SEL_W\t\t\t\t\t3\n#\tdefine SQ_SEL_0\t\t\t\t\t4\n#\tdefine SQ_SEL_1\t\t\t\t\t5\n#define   S_038010_BASE_LEVEL(x)                       (((x) & 0xF) << 28)\n#define   G_038010_BASE_LEVEL(x)                       (((x) >> 28) & 0xF)\n#define   C_038010_BASE_LEVEL                          0x0FFFFFFF\n#define R_038014_SQ_TEX_RESOURCE_WORD5_0             0x038014\n#define   S_038014_LAST_LEVEL(x)                       (((x) & 0xF) << 0)\n#define   G_038014_LAST_LEVEL(x)                       (((x) >> 0) & 0xF)\n#define   C_038014_LAST_LEVEL                          0xFFFFFFF0\n#define   S_038014_BASE_ARRAY(x)                       (((x) & 0x1FFF) << 4)\n#define   G_038014_BASE_ARRAY(x)                       (((x) >> 4) & 0x1FFF)\n#define   C_038014_BASE_ARRAY                          0xFFFE000F\n#define   S_038014_LAST_ARRAY(x)                       (((x) & 0x1FFF) << 17)\n#define   G_038014_LAST_ARRAY(x)                       (((x) >> 17) & 0x1FFF)\n#define   C_038014_LAST_ARRAY                          0xC001FFFF\n#define R_0288A8_SQ_ESGS_RING_ITEMSIZE               0x0288A8\n#define   S_0288A8_ITEMSIZE(x)                         (((x) & 0x7FFF) << 0)\n#define   G_0288A8_ITEMSIZE(x)                         (((x) >> 0) & 0x7FFF)\n#define   C_0288A8_ITEMSIZE                            0xFFFF8000\n#define R_008C44_SQ_ESGS_RING_SIZE                   0x008C44\n#define   S_008C44_MEM_SIZE(x)                         (((x) & 0xFFFFFFFF) << 0)\n#define   G_008C44_MEM_SIZE(x)                         (((x) >> 0) & 0xFFFFFFFF)\n#define   C_008C44_MEM_SIZE                            0x00000000\n#define R_0288B0_SQ_ESTMP_RING_ITEMSIZE              0x0288B0\n#define   S_0288B0_ITEMSIZE(x)                         (((x) & 0x7FFF) << 0)\n#define   G_0288B0_ITEMSIZE(x)                         (((x) >> 0) & 0x7FFF)\n#define   C_0288B0_ITEMSIZE                            0xFFFF8000\n#define R_008C54_SQ_ESTMP_RING_SIZE                  0x008C54\n#define   S_008C54_MEM_SIZE(x)                         (((x) & 0xFFFFFFFF) << 0)\n#define   G_008C54_MEM_SIZE(x)                         (((x) >> 0) & 0xFFFFFFFF)\n#define   C_008C54_MEM_SIZE                            0x00000000\n#define R_0288C0_SQ_FBUF_RING_ITEMSIZE               0x0288C0\n#define   S_0288C0_ITEMSIZE(x)                         (((x) & 0x7FFF) << 0)\n#define   G_0288C0_ITEMSIZE(x)                         (((x) >> 0) & 0x7FFF)\n#define   C_0288C0_ITEMSIZE                            0xFFFF8000\n#define R_008C74_SQ_FBUF_RING_SIZE                   0x008C74\n#define   S_008C74_MEM_SIZE(x)                         (((x) & 0xFFFFFFFF) << 0)\n#define   G_008C74_MEM_SIZE(x)                         (((x) >> 0) & 0xFFFFFFFF)\n#define   C_008C74_MEM_SIZE                            0x00000000\n#define R_0288B4_SQ_GSTMP_RING_ITEMSIZE              0x0288B4\n#define   S_0288B4_ITEMSIZE(x)                         (((x) & 0x7FFF) << 0)\n#define   G_0288B4_ITEMSIZE(x)                         (((x) >> 0) & 0x7FFF)\n#define   C_0288B4_ITEMSIZE                            0xFFFF8000\n#define R_008C5C_SQ_GSTMP_RING_SIZE                  0x008C5C\n#define   S_008C5C_MEM_SIZE(x)                         (((x) & 0xFFFFFFFF) << 0)\n#define   G_008C5C_MEM_SIZE(x)                         (((x) >> 0) & 0xFFFFFFFF)\n#define   C_008C5C_MEM_SIZE                            0x00000000\n#define R_0288AC_SQ_GSVS_RING_ITEMSIZE               0x0288AC\n#define   S_0288AC_ITEMSIZE(x)                         (((x) & 0x7FFF) << 0)\n#define   G_0288AC_ITEMSIZE(x)                         (((x) >> 0) & 0x7FFF)\n#define   C_0288AC_ITEMSIZE                            0xFFFF8000\n#define R_008C4C_SQ_GSVS_RING_SIZE                   0x008C4C\n#define   S_008C4C_MEM_SIZE(x)                         (((x) & 0xFFFFFFFF) << 0)\n#define   G_008C4C_MEM_SIZE(x)                         (((x) >> 0) & 0xFFFFFFFF)\n#define   C_008C4C_MEM_SIZE                            0x00000000\n#define R_0288BC_SQ_PSTMP_RING_ITEMSIZE              0x0288BC\n#define   S_0288BC_ITEMSIZE(x)                         (((x) & 0x7FFF) << 0)\n#define   G_0288BC_ITEMSIZE(x)                         (((x) >> 0) & 0x7FFF)\n#define   C_0288BC_ITEMSIZE                            0xFFFF8000\n#define R_008C6C_SQ_PSTMP_RING_SIZE                  0x008C6C\n#define   S_008C6C_MEM_SIZE(x)                         (((x) & 0xFFFFFFFF) << 0)\n#define   G_008C6C_MEM_SIZE(x)                         (((x) >> 0) & 0xFFFFFFFF)\n#define   C_008C6C_MEM_SIZE                            0x00000000\n#define R_0288C4_SQ_REDUC_RING_ITEMSIZE              0x0288C4\n#define   S_0288C4_ITEMSIZE(x)                         (((x) & 0x7FFF) << 0)\n#define   G_0288C4_ITEMSIZE(x)                         (((x) >> 0) & 0x7FFF)\n#define   C_0288C4_ITEMSIZE                            0xFFFF8000\n#define R_008C7C_SQ_REDUC_RING_SIZE                  0x008C7C\n#define   S_008C7C_MEM_SIZE(x)                         (((x) & 0xFFFFFFFF) << 0)\n#define   G_008C7C_MEM_SIZE(x)                         (((x) >> 0) & 0xFFFFFFFF)\n#define   C_008C7C_MEM_SIZE                            0x00000000\n#define R_0288B8_SQ_VSTMP_RING_ITEMSIZE              0x0288B8\n#define   S_0288B8_ITEMSIZE(x)                         (((x) & 0x7FFF) << 0)\n#define   G_0288B8_ITEMSIZE(x)                         (((x) >> 0) & 0x7FFF)\n#define   C_0288B8_ITEMSIZE                            0xFFFF8000\n#define R_008C64_SQ_VSTMP_RING_SIZE                  0x008C64\n#define   S_008C64_MEM_SIZE(x)                         (((x) & 0xFFFFFFFF) << 0)\n#define   G_008C64_MEM_SIZE(x)                         (((x) >> 0) & 0xFFFFFFFF)\n#define   C_008C64_MEM_SIZE                            0x00000000\n#define R_0288C8_SQ_GS_VERT_ITEMSIZE                 0x0288C8\n#define   S_0288C8_ITEMSIZE(x)                         (((x) & 0x7FFF) << 0)\n#define   G_0288C8_ITEMSIZE(x)                         (((x) >> 0) & 0x7FFF)\n#define   C_0288C8_ITEMSIZE                            0xFFFF8000\n#define R_028010_DB_DEPTH_INFO                       0x028010\n#define   S_028010_FORMAT(x)                           (((x) & 0x7) << 0)\n#define   G_028010_FORMAT(x)                           (((x) >> 0) & 0x7)\n#define   C_028010_FORMAT                              0xFFFFFFF8\n#define     V_028010_DEPTH_INVALID                     0x00000000\n#define     V_028010_DEPTH_16                          0x00000001\n#define     V_028010_DEPTH_X8_24                       0x00000002\n#define     V_028010_DEPTH_8_24                        0x00000003\n#define     V_028010_DEPTH_X8_24_FLOAT                 0x00000004\n#define     V_028010_DEPTH_8_24_FLOAT                  0x00000005\n#define     V_028010_DEPTH_32_FLOAT                    0x00000006\n#define     V_028010_DEPTH_X24_8_32_FLOAT              0x00000007\n#define   S_028010_READ_SIZE(x)                        (((x) & 0x1) << 3)\n#define   G_028010_READ_SIZE(x)                        (((x) >> 3) & 0x1)\n#define   C_028010_READ_SIZE                           0xFFFFFFF7\n#define   S_028010_ARRAY_MODE(x)                       (((x) & 0xF) << 15)\n#define   G_028010_ARRAY_MODE(x)                       (((x) >> 15) & 0xF)\n#define   C_028010_ARRAY_MODE                          0xFFF87FFF\n#define     V_028010_ARRAY_1D_TILED_THIN1              0x00000002\n#define     V_028010_ARRAY_2D_TILED_THIN1              0x00000004\n#define   S_028010_TILE_SURFACE_ENABLE(x)              (((x) & 0x1) << 25)\n#define   G_028010_TILE_SURFACE_ENABLE(x)              (((x) >> 25) & 0x1)\n#define   C_028010_TILE_SURFACE_ENABLE                 0xFDFFFFFF\n#define   S_028010_TILE_COMPACT(x)                     (((x) & 0x1) << 26)\n#define   G_028010_TILE_COMPACT(x)                     (((x) >> 26) & 0x1)\n#define   C_028010_TILE_COMPACT                        0xFBFFFFFF\n#define   S_028010_ZRANGE_PRECISION(x)                 (((x) & 0x1) << 31)\n#define   G_028010_ZRANGE_PRECISION(x)                 (((x) >> 31) & 0x1)\n#define   C_028010_ZRANGE_PRECISION                    0x7FFFFFFF\n#define R_028000_DB_DEPTH_SIZE                       0x028000\n#define   S_028000_PITCH_TILE_MAX(x)                   (((x) & 0x3FF) << 0)\n#define   G_028000_PITCH_TILE_MAX(x)                   (((x) >> 0) & 0x3FF)\n#define   C_028000_PITCH_TILE_MAX                      0xFFFFFC00\n#define   S_028000_SLICE_TILE_MAX(x)                   (((x) & 0xFFFFF) << 10)\n#define   G_028000_SLICE_TILE_MAX(x)                   (((x) >> 10) & 0xFFFFF)\n#define   C_028000_SLICE_TILE_MAX                      0xC00003FF\n#define R_028004_DB_DEPTH_VIEW                       0x028004\n#define   S_028004_SLICE_START(x)                      (((x) & 0x7FF) << 0)\n#define   G_028004_SLICE_START(x)                      (((x) >> 0) & 0x7FF)\n#define   C_028004_SLICE_START                         0xFFFFF800\n#define   S_028004_SLICE_MAX(x)                        (((x) & 0x7FF) << 13)\n#define   G_028004_SLICE_MAX(x)                        (((x) >> 13) & 0x7FF)\n#define   C_028004_SLICE_MAX                           0xFF001FFF\n#define R_028800_DB_DEPTH_CONTROL                    0x028800\n#define   S_028800_STENCIL_ENABLE(x)                   (((x) & 0x1) << 0)\n#define   G_028800_STENCIL_ENABLE(x)                   (((x) >> 0) & 0x1)\n#define   C_028800_STENCIL_ENABLE                      0xFFFFFFFE\n#define   S_028800_Z_ENABLE(x)                         (((x) & 0x1) << 1)\n#define   G_028800_Z_ENABLE(x)                         (((x) >> 1) & 0x1)\n#define   C_028800_Z_ENABLE                            0xFFFFFFFD\n#define   S_028800_Z_WRITE_ENABLE(x)                   (((x) & 0x1) << 2)\n#define   G_028800_Z_WRITE_ENABLE(x)                   (((x) >> 2) & 0x1)\n#define   C_028800_Z_WRITE_ENABLE                      0xFFFFFFFB\n#define   S_028800_ZFUNC(x)                            (((x) & 0x7) << 4)\n#define   G_028800_ZFUNC(x)                            (((x) >> 4) & 0x7)\n#define   C_028800_ZFUNC                               0xFFFFFF8F\n#define   S_028800_BACKFACE_ENABLE(x)                  (((x) & 0x1) << 7)\n#define   G_028800_BACKFACE_ENABLE(x)                  (((x) >> 7) & 0x1)\n#define   C_028800_BACKFACE_ENABLE                     0xFFFFFF7F\n#define   S_028800_STENCILFUNC(x)                      (((x) & 0x7) << 8)\n#define   G_028800_STENCILFUNC(x)                      (((x) >> 8) & 0x7)\n#define   C_028800_STENCILFUNC                         0xFFFFF8FF\n#define   S_028800_STENCILFAIL(x)                      (((x) & 0x7) << 11)\n#define   G_028800_STENCILFAIL(x)                      (((x) >> 11) & 0x7)\n#define   C_028800_STENCILFAIL                         0xFFFFC7FF\n#define   S_028800_STENCILZPASS(x)                     (((x) & 0x7) << 14)\n#define   G_028800_STENCILZPASS(x)                     (((x) >> 14) & 0x7)\n#define   C_028800_STENCILZPASS                        0xFFFE3FFF\n#define   S_028800_STENCILZFAIL(x)                     (((x) & 0x7) << 17)\n#define   G_028800_STENCILZFAIL(x)                     (((x) >> 17) & 0x7)\n#define   C_028800_STENCILZFAIL                        0xFFF1FFFF\n#define   S_028800_STENCILFUNC_BF(x)                   (((x) & 0x7) << 20)\n#define   G_028800_STENCILFUNC_BF(x)                   (((x) >> 20) & 0x7)\n#define   C_028800_STENCILFUNC_BF                      0xFF8FFFFF\n#define   S_028800_STENCILFAIL_BF(x)                   (((x) & 0x7) << 23)\n#define   G_028800_STENCILFAIL_BF(x)                   (((x) >> 23) & 0x7)\n#define   C_028800_STENCILFAIL_BF                      0xFC7FFFFF\n#define   S_028800_STENCILZPASS_BF(x)                  (((x) & 0x7) << 26)\n#define   G_028800_STENCILZPASS_BF(x)                  (((x) >> 26) & 0x7)\n#define   C_028800_STENCILZPASS_BF                     0xE3FFFFFF\n#define   S_028800_STENCILZFAIL_BF(x)                  (((x) & 0x7) << 29)\n#define   G_028800_STENCILZFAIL_BF(x)                  (((x) >> 29) & 0x7)\n#define   C_028800_STENCILZFAIL_BF                     0x1FFFFFFF\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}