<html><head><title></title></head><body><a name=TopSummary>
#### START OF AREA REPORT #####[<pre>
Part:			GW2A_18PBGA484-8 (GoWin)

Click here to go to specific block report:
<a href="rpt_video_top_areasrr.htm#video_top"><h5 align="center">video_top</h5></a><br><a href="rpt_video_top_areasrr.htm#video_top.key_debounceN_50000000_200000000"><h5 align="center">key_debounceN_50000000_200000000</h5></a><br><a href="rpt_video_top_areasrr.htm#video_top.key_debounceN_50000000_100000000"><h5 align="center">key_debounceN_50000000_100000000</h5></a><br><a href="rpt_video_top_areasrr.htm#video_top.gmii_to_rgmii_50s"><h5 align="center">gmii_to_rgmii_50s</h5></a><br><a href="rpt_video_top_areasrr.htm#gmii_to_rgmii_50s.rgmii_rx_50s"><h5 align="center">rgmii_rx_50s</h5></a><br><a href="rpt_video_top_areasrr.htm#gmii_to_rgmii_50s.rgmii_tx"><h5 align="center">rgmii_tx</h5></a><br><a href="rpt_video_top_areasrr.htm#video_top.arp_3232235786_3232235878_Z3"><h5 align="center">arp_3232235786_3232235878_Z3</h5></a><br><a href="rpt_video_top_areasrr.htm#arp_3232235786_3232235878_Z3.arp_rx_3232235786_1_2_4_8_16_2054_Z1"><h5 align="center">arp_rx_3232235786_1_2_4_8_16_2054_Z1</h5></a><br><a href="rpt_video_top_areasrr.htm#arp_3232235786_3232235878_Z3.arp_tx_Z2"><h5 align="center">arp_tx_Z2</h5></a><br><a href="rpt_video_top_areasrr.htm#arp_3232235786_3232235878_Z3.crc32_d8"><h5 align="center">crc32_d8</h5></a><br><a href="rpt_video_top_areasrr.htm#video_top.udp_3232235786_3232235878_Z6"><h5 align="center">udp_3232235786_3232235878_Z6</h5></a><br><a href="rpt_video_top_areasrr.htm#udp_3232235786_3232235878_Z6.udp_tx_Z5"><h5 align="center">udp_tx_Z5</h5></a><br><a href="rpt_video_top_areasrr.htm#udp_3232235786_3232235878_Z6.crc32_d8_1"><h5 align="center">crc32_d8_1</h5></a><br><a href="rpt_video_top_areasrr.htm#video_top.eth_ctrl"><h5 align="center">eth_ctrl</h5></a><br><a href="rpt_video_top_areasrr.htm#video_top.img_data_pkt_640_1440_4032472335_25_1048575_262496240_256_4_2_1_Z7"><h5 align="center">img_data_pkt_640_1440_4032472335_25_1048575_262496240_256_4_2_1_Z7</h5></a><br><a href="rpt_video_top_areasrr.htm#img_data_pkt_640_1440_4032472335_25_1048575_262496240_256_4_2_1_Z7.sync_fifo_2048x32b"><h5 align="center">sync_fifo_2048x32b</h5></a><br><a href="rpt_video_top_areasrr.htm#sync_fifo_2048x32b.Üþfifo_sc®sync_fifo_2048x32b "><h5 align="center">Üþfifo_sc®sync_fifo_2048x32b </h5></a><br><a href="rpt_video_top_areasrr.htm#img_data_pkt_640_1440_4032472335_25_1048575_262496240_256_4_2_1_Z7.async_fifo_512x32b"><h5 align="center">async_fifo_512x32b</h5></a><br><a href="rpt_video_top_areasrr.htm#async_fifo_512x32b.Üþfifo®async_fifo_512x32b "><h5 align="center">Üþfifo®async_fifo_512x32b </h5></a><br><a href="rpt_video_top_areasrr.htm#video_top.Gowin_rPLL"><h5 align="center">Gowin_rPLL</h5></a><br><a href="rpt_video_top_areasrr.htm#video_top.wm8978_ctrl"><h5 align="center">wm8978_ctrl</h5></a><br><a href="rpt_video_top_areasrr.htm#wm8978_ctrl.audio_receive_32"><h5 align="center">audio_receive_32</h5></a><br><a href="rpt_video_top_areasrr.htm#wm8978_ctrl.audio_send_32"><h5 align="center">audio_send_32</h5></a><br><a href="rpt_video_top_areasrr.htm#wm8978_ctrl.wm8978_config_26_32_0_50000000_250000"><h5 align="center">wm8978_config_26_32_0_50000000_250000</h5></a><br><a href="rpt_video_top_areasrr.htm#wm8978_config_26_32_0_50000000_250000.i2c_reg_cfg_32_19_30_45"><h5 align="center">i2c_reg_cfg_32_19_30_45</h5></a><br><a href="rpt_video_top_areasrr.htm#wm8978_config_26_32_0_50000000_250000.i2c_dri_Z8"><h5 align="center">i2c_dri_Z8</h5></a><br><a href="rpt_video_top_areasrr.htm#video_top.OV5647_Controller"><h5 align="center">OV5647_Controller</h5></a><br><a href="rpt_video_top_areasrr.htm#OV5647_Controller.OV5647_Registers"><h5 align="center">OV5647_Registers</h5></a><br><a href="rpt_video_top_areasrr.htm#OV5647_Controller.I2C_Interface_108_108"><h5 align="center">I2C_Interface_108_108</h5></a><br><a href="rpt_video_top_areasrr.htm#video_top.CSI2RAW8"><h5 align="center">CSI2RAW8</h5></a><br><a href="rpt_video_top_areasrr.htm#CSI2RAW8.DPHY_RX_TOP"><h5 align="center">DPHY_RX_TOP</h5></a><br><a href="rpt_video_top_areasrr.htm#DPHY_RX_TOP.ÜþDPHY_RX®DPHY_RX_TOP_ "><h5 align="center">ÜþDPHY_RX®DPHY_RX_TOP_ </h5></a><br><a href="rpt_video_top_areasrr.htm#ÜþDPHY_RX®DPHY_RX_TOP_ .Üþidesx4®DPHY_RX_TOP_ "><h5 align="center">Üþidesx4®DPHY_RX_TOP_ </h5></a><br><a href="rpt_video_top_areasrr.htm#ÜþDPHY_RX®DPHY_RX_TOP_ .ÜþAligner®DPHY_RX_TOP__2s_1s_1s "><h5 align="center">ÜþAligner®DPHY_RX_TOP__2s_1s_1s </h5></a><br><a href="rpt_video_top_areasrr.htm#ÜþAligner®DPHY_RX_TOP__2s_1s_1s .Üþword_aligner®DPHY_RX_TOP_ "><h5 align="center">Üþword_aligner®DPHY_RX_TOP_ </h5></a><br><a href="rpt_video_top_areasrr.htm#ÜþAligner®DPHY_RX_TOP__2s_1s_1s .Üþword_aligner®DPHY_RX_TOP__1 "><h5 align="center">Üþword_aligner®DPHY_RX_TOP__1 </h5></a><br><a href="rpt_video_top_areasrr.htm#ÜþAligner®DPHY_RX_TOP__2s_1s_1s .Üþlane_aligner®DPHY_RX_TOP__2s "><h5 align="center">Üþlane_aligner®DPHY_RX_TOP__2s </h5></a><br><a href="rpt_video_top_areasrr.htm#Üþlane_aligner®DPHY_RX_TOP__2s .Üþlane_align_FIFO®DPHY_RX_TOP_ "><h5 align="center">Üþlane_align_FIFO®DPHY_RX_TOP_ </h5></a><br><a href="rpt_video_top_areasrr.htm#Üþlane_aligner®DPHY_RX_TOP__2s .Üþlane_align_FIFO®DPHY_RX_TOP__1 "><h5 align="center">Üþlane_align_FIFO®DPHY_RX_TOP__1 </h5></a><br><a href="rpt_video_top_areasrr.htm#ÜþDPHY_RX®DPHY_RX_TOP_ .ÜþIO_Ctrl_RX®DPHY_RX_TOP_ "><h5 align="center">ÜþIO_Ctrl_RX®DPHY_RX_TOP_ </h5></a><br><a href="rpt_video_top_areasrr.htm#CSI2RAW8.control_capture_lane2_8s_2s_RAW8"><h5 align="center">control_capture_lane2_8s_2s_RAW8</h5></a><br><a href="rpt_video_top_areasrr.htm#CSI2RAW8.raw8_lane2_8s_2s"><h5 align="center">raw8_lane2_8s_2s</h5></a><br><a href="rpt_video_top_areasrr.htm#raw8_lane2_8s_2s.fifo16b_8b"><h5 align="center">fifo16b_8b</h5></a><br><a href="rpt_video_top_areasrr.htm#fifo16b_8b.Üþfifo®fifo16b_8b_ "><h5 align="center">Üþfifo®fifo16b_8b_ </h5></a><br><a href="rpt_video_top_areasrr.htm#CSI2RAW8.pll_8bit_2lane"><h5 align="center">pll_8bit_2lane</h5></a><br><a href="rpt_video_top_areasrr.htm#video_top.bayer_rgb"><h5 align="center">bayer_rgb</h5></a><br><a href="rpt_video_top_areasrr.htm#bayer_rgb.video_format_detect"><h5 align="center">video_format_detect</h5></a><br><a href="rpt_video_top_areasrr.htm#bayer_rgb.shift_line_11s_8s"><h5 align="center">shift_line_11s_8s</h5></a><br><a href="rpt_video_top_areasrr.htm#shift_line_11s_8s.ram_line_11s_8s"><h5 align="center">ram_line_11s_8s</h5></a><br><a href="rpt_video_top_areasrr.htm#video_top.vfb_top_8388608_1024s_1024s_28s_128s_16s_16s"><h5 align="center">vfb_top_8388608_1024s_1024s_28s_128s_16s_16s</h5></a><br><a href="rpt_video_top_areasrr.htm#vfb_top_8388608_1024s_1024s_28s_128s_16s_16s.vfb_wrapper_8388608_1024s_1024s_28s_128s_16s_16s"><h5 align="center">vfb_wrapper_8388608_1024s_1024s_28s_128s_16s_16s</h5></a><br><a href="rpt_video_top_areasrr.htm#vfb_wrapper_8388608_1024s_1024s_28s_128s_16s_16s.dma_frame_buffer_8388608_1024s_1024s_28s_128s_16s_16s"><h5 align="center">dma_frame_buffer_8388608_1024s_1024s_28s_128s_16s_16s</h5></a><br><a href="rpt_video_top_areasrr.htm#dma_frame_buffer_8388608_1024s_1024s_28s_128s_16s_16s.dma_write_ctrl_1024s_28s_128s_16s_16s_64s_64s_6s_8s"><h5 align="center">dma_write_ctrl_1024s_28s_128s_16s_16s_64s_64s_6s_8s</h5></a><br><a href="rpt_video_top_areasrr.htm#dma_write_ctrl_1024s_28s_128s_16s_16s_64s_64s_6s_8s.fifo_dma_write_16_128"><h5 align="center">fifo_dma_write_16_128</h5></a><br><a href="rpt_video_top_areasrr.htm#fifo_dma_write_16_128.Üþfifo®fifo_dma_write_16_128_ "><h5 align="center">Üþfifo®fifo_dma_write_16_128_ </h5></a><br><a href="rpt_video_top_areasrr.htm#dma_frame_buffer_8388608_1024s_1024s_28s_128s_16s_16s.dma_read_ctrl_1024s_28s_128s_16s_16s_64s_128s_6s_8s"><h5 align="center">dma_read_ctrl_1024s_28s_128s_16s_16s_64s_128s_6s_8s</h5></a><br><a href="rpt_video_top_areasrr.htm#dma_read_ctrl_1024s_28s_128s_16s_16s_64s_128s_6s_8s.fifo_dma_read_128_16"><h5 align="center">fifo_dma_read_128_16</h5></a><br><a href="rpt_video_top_areasrr.htm#fifo_dma_read_128_16.Üþfifo®fifo_dma_read_128_16_ "><h5 align="center">Üþfifo®fifo_dma_read_128_16_ </h5></a><br><a href="rpt_video_top_areasrr.htm#dma_frame_buffer_8388608_1024s_1024s_28s_128s_16s_16s.dma_frame_ctrl_8388608_28s"><h5 align="center">dma_frame_ctrl_8388608_28s</h5></a><br><a href="rpt_video_top_areasrr.htm#vfb_wrapper_8388608_1024s_1024s_28s_128s_16s_16s.dma_bus_arbiter_28s_128s_1_2_4_8"><h5 align="center">dma_bus_arbiter_28s_128s_1_2_4_8</h5></a><br><a href="rpt_video_top_areasrr.htm#video_top.DDR3_Memory_Interface_Top"><h5 align="center">DDR3_Memory_Interface_Top</h5></a><br><a href="rpt_video_top_areasrr.htm#DDR3_Memory_Interface_Top.Üþgw3_phy_mc®DDR3_Memory_Interface_Top "><h5 align="center">Üþgw3_phy_mc®DDR3_Memory_Interface_Top </h5></a><br><a href="rpt_video_top_areasrr.htm#Üþgw3_phy_mc®DDR3_Memory_Interface_Top .Üþddr_phy_top®DDR3_Memory_Interface_Top "><h5 align="center">Üþddr_phy_top®DDR3_Memory_Interface_Top </h5></a><br><a href="rpt_video_top_areasrr.htm#Üþddr_phy_top®DDR3_Memory_Interface_Top .Üþddr_phy_wd®DDR3_Memory_Interface_Top "><h5 align="center">Üþddr_phy_wd®DDR3_Memory_Interface_Top </h5></a><br><a href="rpt_video_top_areasrr.htm#Üþddr_phy_wd®DDR3_Memory_Interface_Top .Üþddr_phy_data_lane®DDR3_Memory_Interface_Top "><h5 align="center">Üþddr_phy_data_lane®DDR3_Memory_Interface_Top </h5></a><br><a href="rpt_video_top_areasrr.htm#Üþddr_phy_data_lane®DDR3_Memory_Interface_Top .Üþddr_phy_data_io®DDR3_Memory_Interface_Top "><h5 align="center">Üþddr_phy_data_io®DDR3_Memory_Interface_Top </h5></a><br><a href="rpt_video_top_areasrr.htm#Üþddr_phy_data_lane®DDR3_Memory_Interface_Top .ÜþOUT_FIFO®DDR3_Memory_Interface_Top "><h5 align="center">ÜþOUT_FIFO®DDR3_Memory_Interface_Top </h5></a><br><a href="rpt_video_top_areasrr.htm#Üþddr_phy_data_lane®DDR3_Memory_Interface_Top .ÜþIN_FIFO®DDR3_Memory_Interface_Top "><h5 align="center">ÜþIN_FIFO®DDR3_Memory_Interface_Top </h5></a><br><a href="rpt_video_top_areasrr.htm#Üþddr_phy_wd®DDR3_Memory_Interface_Top .Üþddr_phy_data_lane®DDR3_Memory_Interface_Top_0 "><h5 align="center">Üþddr_phy_data_lane®DDR3_Memory_Interface_Top_0 </h5></a><br><a href="rpt_video_top_areasrr.htm#Üþddr_phy_data_lane®DDR3_Memory_Interface_Top_0 .Üþddr_phy_data_io®DDR3_Memory_Interface_Top_0 "><h5 align="center">Üþddr_phy_data_io®DDR3_Memory_Interface_Top_0 </h5></a><br><a href="rpt_video_top_areasrr.htm#Üþddr_phy_data_lane®DDR3_Memory_Interface_Top_0 .ÜþOUT_FIFO®DDR3_Memory_Interface_Top_0 "><h5 align="center">ÜþOUT_FIFO®DDR3_Memory_Interface_Top_0 </h5></a><br><a href="rpt_video_top_areasrr.htm#Üþddr_phy_data_lane®DDR3_Memory_Interface_Top_0 .ÜþIN_FIFO®DDR3_Memory_Interface_Top_0 "><h5 align="center">ÜþIN_FIFO®DDR3_Memory_Interface_Top_0 </h5></a><br><a href="rpt_video_top_areasrr.htm#Üþddr_phy_wd®DDR3_Memory_Interface_Top .Üþddr_phy_cmd_lane®DDR3_Memory_Interface_Top "><h5 align="center">Üþddr_phy_cmd_lane®DDR3_Memory_Interface_Top </h5></a><br><a href="rpt_video_top_areasrr.htm#Üþddr_phy_cmd_lane®DDR3_Memory_Interface_Top .Üþddr_phy_cmd_io®DDR3_Memory_Interface_Top "><h5 align="center">Üþddr_phy_cmd_io®DDR3_Memory_Interface_Top </h5></a><br><a href="rpt_video_top_areasrr.htm#Üþddr_phy_cmd_lane®DDR3_Memory_Interface_Top .ÜþCMD_FIFO®DDR3_Memory_Interface_Top "><h5 align="center">ÜþCMD_FIFO®DDR3_Memory_Interface_Top </h5></a><br><a href="rpt_video_top_areasrr.htm#Üþddr_phy_wd®DDR3_Memory_Interface_Top .Üþfifo_ctrl®DDR3_Memory_Interface_Top "><h5 align="center">Üþfifo_ctrl®DDR3_Memory_Interface_Top </h5></a><br><a href="rpt_video_top_areasrr.htm#Üþddr_phy_wd®DDR3_Memory_Interface_Top .Üþddr_memmem_sync®DDR3_Memory_Interface_Top "><h5 align="center">Üþddr_memmem_sync®DDR3_Memory_Interface_Top </h5></a><br><a href="rpt_video_top_areasrr.htm#Üþddr_phy_top®DDR3_Memory_Interface_Top .Üþddr_init®DDR3_Memory_Interface_Top "><h5 align="center">Üþddr_init®DDR3_Memory_Interface_Top </h5></a><br><a href="rpt_video_top_areasrr.htm#Üþgw3_phy_mc®DDR3_Memory_Interface_Top .Üþgwmc_top®DDR3_Memory_Interface_Top "><h5 align="center">Üþgwmc_top®DDR3_Memory_Interface_Top </h5></a><br><a href="rpt_video_top_areasrr.htm#Üþgwmc_top®DDR3_Memory_Interface_Top .Üþgwmc_cmd_buffer®DDR3_Memory_Interface_Top "><h5 align="center">Üþgwmc_cmd_buffer®DDR3_Memory_Interface_Top </h5></a><br><a href="rpt_video_top_areasrr.htm#Üþgwmc_top®DDR3_Memory_Interface_Top .Üþgwmc_bank_ctrl®DDR3_Memory_Interface_Top "><h5 align="center">Üþgwmc_bank_ctrl®DDR3_Memory_Interface_Top </h5></a><br><a href="rpt_video_top_areasrr.htm#Üþgwmc_top®DDR3_Memory_Interface_Top .Üþgwmc_timing_ctrl®DDR3_Memory_Interface_Top "><h5 align="center">Üþgwmc_timing_ctrl®DDR3_Memory_Interface_Top </h5></a><br><a href="rpt_video_top_areasrr.htm#Üþgwmc_top®DDR3_Memory_Interface_Top .Üþgwmc_wr_data®DDR3_Memory_Interface_Top "><h5 align="center">Üþgwmc_wr_data®DDR3_Memory_Interface_Top </h5></a><br><a href="rpt_video_top_areasrr.htm#Üþgwmc_wr_data®DDR3_Memory_Interface_Top .Üþfifo_sc®DDR3_Memory_Interface_Top "><h5 align="center">Üþfifo_sc®DDR3_Memory_Interface_Top </h5></a><br><a href="rpt_video_top_areasrr.htm#Üþgwmc_top®DDR3_Memory_Interface_Top .Üþgwmc_rd_data®DDR3_Memory_Interface_Top "><h5 align="center">Üþgwmc_rd_data®DDR3_Memory_Interface_Top </h5></a><br><a href="rpt_video_top_areasrr.htm#Üþgwmc_top®DDR3_Memory_Interface_Top .Üþgwmc_rank_ctrl®DDR3_Memory_Interface_Top "><h5 align="center">Üþgwmc_rank_ctrl®DDR3_Memory_Interface_Top </h5></a><br><a href="rpt_video_top_areasrr.htm#video_top.syn_gen"><h5 align="center">syn_gen</h5></a><br><a href="rpt_video_top_areasrr.htm#video_top.TMDS_PLL"><h5 align="center">TMDS_PLL</h5></a><br><a href="rpt_video_top_areasrr.htm#video_top.DVI_TX_Top"><h5 align="center">DVI_TX_Top</h5></a><br><a href="rpt_video_top_areasrr.htm#DVI_TX_Top.rgb2dvi"><h5 align="center">rgb2dvi</h5></a><br><a href="rpt_video_top_areasrr.htm#rgb2dvi.TMDS8b10b_1"><h5 align="center">TMDS8b10b_1</h5></a><br><a href="rpt_video_top_areasrr.htm#rgb2dvi.TMDS8b10b_0"><h5 align="center">TMDS8b10b_0</h5></a><br><a name=video_top>
-------------------------------------------------------------------------
########   Utilization report for  Top level view:   video_top   ########
=========================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     4099               100 %                
======================================================
Total SEQUENTIAL ELEMENTS in the block video_top:	4099 (39.25 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
LUTS          4534               100 %                
MUX2_LUT5     188                100 %                
MUX2_LUT6     67                 100 %                
MUX2_LUT7     2                  100 %                
ALU           903                100 %                
======================================================
Total COMBINATIONAL LOGIC in the block video_top:	5694 (54.52 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name                Total elements     Utilization     Notes
------------------------------------------------------------
BLOCK RAMS/ROMS     23                 100 %                
============================================================
Total MEMORY ELEMENTS in the block video_top:	23 (0.22 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=video_top.CSI2RAW8>
--------------------------------------------------------------
########   Utilization report for  cell:   CSI2RAW8   ########
Instance path:   video_top.CSI2RAW8                           
==============================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     455                11.1 %               
======================================================
Total SEQUENTIAL ELEMENTS in the block video_top.CSI2RAW8:	455 (4.36 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
LUTS          394                8.69 %               
MUX2_LUT5     46                 24.5 %               
MUX2_LUT6     21                 31.3 %               
ALU           93                 10.3 %               
======================================================
Total COMBINATIONAL LOGIC in the block video_top.CSI2RAW8:	554 (5.30 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name                Total elements     Utilization     Notes
------------------------------------------------------------
BLOCK RAMS/ROMS     1                  4.35 %               
============================================================
Total MEMORY ELEMENTS in the block video_top.CSI2RAW8:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=CSI2RAW8.DPHY_RX_TOP>
-----------------------------------------------------------------
########   Utilization report for  cell:   DPHY_RX_TOP   ########
Instance path:   CSI2RAW8.DPHY_RX_TOP                            
=================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     267                6.51 %               
======================================================
Total SEQUENTIAL ELEMENTS in the block CSI2RAW8.DPHY_RX_TOP:	267 (2.56 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
LUTS          238                5.25 %               
MUX2_LUT5     38                 20.2 %               
MUX2_LUT6     18                 26.9 %               
======================================================
Total COMBINATIONAL LOGIC in the block CSI2RAW8.DPHY_RX_TOP:	294 (2.82 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=DPHY_RX_TOP.ÜþDPHY_RX®DPHY_RX_TOP_ >
---------------------------------------------------------------------------------
########   Utilization report for  cell:   \\\~DPHY_RX\.DPHY_RX_TOP_\    ########
Instance path:   DPHY_RX_TOP.\\\~DPHY_RX\.DPHY_RX_TOP_\                          
=================================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     267                6.51 %               
======================================================
Total SEQUENTIAL ELEMENTS in the block DPHY_RX_TOP.\\\~DPHY_RX\.DPHY_RX_TOP_\ :	267 (2.56 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
LUTS          238                5.25 %               
MUX2_LUT5     38                 20.2 %               
MUX2_LUT6     18                 26.9 %               
======================================================
Total COMBINATIONAL LOGIC in the block DPHY_RX_TOP.\\\~DPHY_RX\.DPHY_RX_TOP_\ :	294 (2.82 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=ÜþDPHY_RX®DPHY_RX_TOP_ .ÜþAligner®DPHY_RX_TOP__2s_1s_1s >
------------------------------------------------------------------------------------------
########   Utilization report for  cell:   \\\~Aligner\.DPHY_RX_TOP__2s_1s_1s\    ########
Instance path:   \\\~DPHY_RX\.DPHY_RX_TOP_\ .\\\~Aligner\.DPHY_RX_TOP__2s_1s_1s\          
==========================================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     263                6.42 %               
======================================================
Total SEQUENTIAL ELEMENTS in the block \\\~DPHY_RX\.DPHY_RX_TOP_\ .\\\~Aligner\.DPHY_RX_TOP__2s_1s_1s\ :	263 (2.52 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
LUTS          227                5.01 %               
MUX2_LUT5     38                 20.2 %               
MUX2_LUT6     18                 26.9 %               
======================================================
Total COMBINATIONAL LOGIC in the block \\\~DPHY_RX\.DPHY_RX_TOP_\ .\\\~Aligner\.DPHY_RX_TOP__2s_1s_1s\ :	283 (2.71 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=ÜþAligner®DPHY_RX_TOP__2s_1s_1s .Üþlane_aligner®DPHY_RX_TOP__2s >
-----------------------------------------------------------------------------------------
########   Utilization report for  cell:   \\\~lane_aligner\.DPHY_RX_TOP__2s\    ########
Instance path:   \\\~Aligner\.DPHY_RX_TOP__2s_1s_1s\ .\\\~lane_aligner\.DPHY_RX_TOP__2s\ 
=========================================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     121                2.95 %               
======================================================
Total SEQUENTIAL ELEMENTS in the block \\\~Aligner\.DPHY_RX_TOP__2s_1s_1s\ .\\\~lane_aligner\.DPHY_RX_TOP__2s\ :	121 (1.16 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
LUTS     66                 1.46 %               
=================================================
Total COMBINATIONAL LOGIC in the block \\\~Aligner\.DPHY_RX_TOP__2s_1s_1s\ .\\\~lane_aligner\.DPHY_RX_TOP__2s\ :	66 (0.63 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Üþlane_aligner®DPHY_RX_TOP__2s .Üþlane_align_FIFO®DPHY_RX_TOP__1 >
-------------------------------------------------------------------------------------------
########   Utilization report for  cell:   \\\~lane_align_FIFO\.DPHY_RX_TOP__1\    ########
Instance path:   \\\~lane_aligner\.DPHY_RX_TOP__2s\ .\\\~lane_align_FIFO\.DPHY_RX_TOP__1\  
===========================================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     33                 0.8050 %             
======================================================
Total SEQUENTIAL ELEMENTS in the block \\\~lane_aligner\.DPHY_RX_TOP__2s\ .\\\~lane_align_FIFO\.DPHY_RX_TOP__1\ :	33 (0.32 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
LUTS     25                 0.5510 %             
=================================================
Total COMBINATIONAL LOGIC in the block \\\~lane_aligner\.DPHY_RX_TOP__2s\ .\\\~lane_align_FIFO\.DPHY_RX_TOP__1\ :	25 (0.24 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Üþlane_aligner®DPHY_RX_TOP__2s .Üþlane_align_FIFO®DPHY_RX_TOP_ >
-----------------------------------------------------------------------------------------
########   Utilization report for  cell:   \\\~lane_align_FIFO\.DPHY_RX_TOP_\    ########
Instance path:   \\\~lane_aligner\.DPHY_RX_TOP__2s\ .\\\~lane_align_FIFO\.DPHY_RX_TOP_\  
=========================================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     33                 0.8050 %             
======================================================
Total SEQUENTIAL ELEMENTS in the block \\\~lane_aligner\.DPHY_RX_TOP__2s\ .\\\~lane_align_FIFO\.DPHY_RX_TOP_\ :	33 (0.32 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
LUTS     24                 0.5290 %             
=================================================
Total COMBINATIONAL LOGIC in the block \\\~lane_aligner\.DPHY_RX_TOP__2s\ .\\\~lane_align_FIFO\.DPHY_RX_TOP_\ :	24 (0.23 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=ÜþAligner®DPHY_RX_TOP__2s_1s_1s .Üþword_aligner®DPHY_RX_TOP__1 >
----------------------------------------------------------------------------------------
########   Utilization report for  cell:   \\\~word_aligner\.DPHY_RX_TOP__1\    ########
Instance path:   \\\~Aligner\.DPHY_RX_TOP__2s_1s_1s\ .\\\~word_aligner\.DPHY_RX_TOP__1\ 
========================================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     71                 1.73 %               
======================================================
Total SEQUENTIAL ELEMENTS in the block \\\~Aligner\.DPHY_RX_TOP__2s_1s_1s\ .\\\~word_aligner\.DPHY_RX_TOP__1\ :	71 (0.68 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
LUTS          80                 1.76 %               
MUX2_LUT5     19                 10.1 %               
MUX2_LUT6     9                  13.4 %               
======================================================
Total COMBINATIONAL LOGIC in the block \\\~Aligner\.DPHY_RX_TOP__2s_1s_1s\ .\\\~word_aligner\.DPHY_RX_TOP__1\ :	108 (1.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=ÜþAligner®DPHY_RX_TOP__2s_1s_1s .Üþword_aligner®DPHY_RX_TOP_ >
--------------------------------------------------------------------------------------
########   Utilization report for  cell:   \\\~word_aligner\.DPHY_RX_TOP_\    ########
Instance path:   \\\~Aligner\.DPHY_RX_TOP__2s_1s_1s\ .\\\~word_aligner\.DPHY_RX_TOP_\ 
======================================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     71                 1.73 %               
======================================================
Total SEQUENTIAL ELEMENTS in the block \\\~Aligner\.DPHY_RX_TOP__2s_1s_1s\ .\\\~word_aligner\.DPHY_RX_TOP_\ :	71 (0.68 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
LUTS          80                 1.76 %               
MUX2_LUT5     19                 10.1 %               
MUX2_LUT6     9                  13.4 %               
======================================================
Total COMBINATIONAL LOGIC in the block \\\~Aligner\.DPHY_RX_TOP__2s_1s_1s\ .\\\~word_aligner\.DPHY_RX_TOP_\ :	108 (1.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=ÜþDPHY_RX®DPHY_RX_TOP_ .ÜþIO_Ctrl_RX®DPHY_RX_TOP_ >
------------------------------------------------------------------------------------
########   Utilization report for  cell:   \\\~IO_Ctrl_RX\.DPHY_RX_TOP_\    ########
Instance path:   \\\~DPHY_RX\.DPHY_RX_TOP_\ .\\\~IO_Ctrl_RX\.DPHY_RX_TOP_\          
====================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
LUTS     9                  0.1990 %             
=================================================
Total COMBINATIONAL LOGIC in the block \\\~DPHY_RX\.DPHY_RX_TOP_\ .\\\~IO_Ctrl_RX\.DPHY_RX_TOP_\ :	9 (0.09 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=ÜþDPHY_RX®DPHY_RX_TOP_ .Üþidesx4®DPHY_RX_TOP_ >
--------------------------------------------------------------------------------
########   Utilization report for  cell:   \\\~idesx4\.DPHY_RX_TOP_\    ########
Instance path:   \\\~DPHY_RX\.DPHY_RX_TOP_\ .\\\~idesx4\.DPHY_RX_TOP_\          
================================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     4                  0.09760 %            
======================================================
Total SEQUENTIAL ELEMENTS in the block \\\~DPHY_RX\.DPHY_RX_TOP_\ .\\\~idesx4\.DPHY_RX_TOP_\ :	4 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
LUTS     2                  0.04410 %            
=================================================
Total COMBINATIONAL LOGIC in the block \\\~DPHY_RX\.DPHY_RX_TOP_\ .\\\~idesx4\.DPHY_RX_TOP_\ :	2 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=CSI2RAW8.control_capture_lane2_8s_2s_RAW8>
--------------------------------------------------------------------------------------
########   Utilization report for  cell:   control_capture_lane2_8s_2s_RAW8   ########
Instance path:   CSI2RAW8.control_capture_lane2_8s_2s_RAW8                            
======================================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     90                 2.2 %                
======================================================
Total SEQUENTIAL ELEMENTS in the block CSI2RAW8.control_capture_lane2_8s_2s_RAW8:	90 (0.86 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
LUTS          88                 1.94 %               
MUX2_LUT5     2                  1.06 %               
MUX2_LUT6     1                  1.49 %               
ALU           72                 7.97 %               
======================================================
Total COMBINATIONAL LOGIC in the block CSI2RAW8.control_capture_lane2_8s_2s_RAW8:	163 (1.56 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=CSI2RAW8.pll_8bit_2lane>
--------------------------------------------------------------------
########   Utilization report for  cell:   pll_8bit_2lane   ########
Instance path:   CSI2RAW8.pll_8bit_2lane                            
====================================================================
<a name=CSI2RAW8.raw8_lane2_8s_2s>
----------------------------------------------------------------------
########   Utilization report for  cell:   raw8_lane2_8s_2s   ########
Instance path:   CSI2RAW8.raw8_lane2_8s_2s                            
======================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     96                 2.34 %               
======================================================
Total SEQUENTIAL ELEMENTS in the block CSI2RAW8.raw8_lane2_8s_2s:	96 (0.92 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
LUTS          65                 1.43 %               
MUX2_LUT5     6                  3.19 %               
MUX2_LUT6     2                  2.99 %               
ALU           21                 2.33 %               
======================================================
Total COMBINATIONAL LOGIC in the block CSI2RAW8.raw8_lane2_8s_2s:	94 (0.90 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name                Total elements     Utilization     Notes
------------------------------------------------------------
BLOCK RAMS/ROMS     1                  4.35 %               
============================================================
Total MEMORY ELEMENTS in the block CSI2RAW8.raw8_lane2_8s_2s:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=raw8_lane2_8s_2s.fifo16b_8b>
----------------------------------------------------------------
########   Utilization report for  cell:   fifo16b_8b   ########
Instance path:   raw8_lane2_8s_2s.fifo16b_8b                    
================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     95                 2.32 %               
======================================================
Total SEQUENTIAL ELEMENTS in the block raw8_lane2_8s_2s.fifo16b_8b:	95 (0.91 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
LUTS          65                 1.43 %               
MUX2_LUT5     6                  3.19 %               
MUX2_LUT6     2                  2.99 %               
ALU           21                 2.33 %               
======================================================
Total COMBINATIONAL LOGIC in the block raw8_lane2_8s_2s.fifo16b_8b:	94 (0.90 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name                Total elements     Utilization     Notes
------------------------------------------------------------
BLOCK RAMS/ROMS     1                  4.35 %               
============================================================
Total MEMORY ELEMENTS in the block raw8_lane2_8s_2s.fifo16b_8b:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=fifo16b_8b.Üþfifo®fifo16b_8b_ >
-----------------------------------------------------------------------------
########   Utilization report for  cell:   \\\~fifo\.fifo16b_8b_\    ########
Instance path:   fifo16b_8b.\\\~fifo\.fifo16b_8b_\                           
=============================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     95                 2.32 %               
======================================================
Total SEQUENTIAL ELEMENTS in the block fifo16b_8b.\\\~fifo\.fifo16b_8b_\ :	95 (0.91 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
LUTS          65                 1.43 %               
MUX2_LUT5     6                  3.19 %               
MUX2_LUT6     2                  2.99 %               
ALU           21                 2.33 %               
======================================================
Total COMBINATIONAL LOGIC in the block fifo16b_8b.\\\~fifo\.fifo16b_8b_\ :	94 (0.90 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name                Total elements     Utilization     Notes
------------------------------------------------------------
BLOCK RAMS/ROMS     1                  4.35 %               
============================================================
Total MEMORY ELEMENTS in the block fifo16b_8b.\\\~fifo\.fifo16b_8b_\ :	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=video_top.DDR3_Memory_Interface_Top>
-------------------------------------------------------------------------------
########   Utilization report for  cell:   DDR3_Memory_Interface_Top   ########
Instance path:   video_top.DDR3_Memory_Interface_Top                           
===============================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     1714               41.8 %               
======================================================
Total SEQUENTIAL ELEMENTS in the block video_top.DDR3_Memory_Interface_Top:	1714 (16.41 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
LUTS          1378               30.4 %               
MUX2_LUT5     4                  2.13 %               
MUX2_LUT6     1                  1.49 %               
ALU           61                 6.76 %               
======================================================
Total COMBINATIONAL LOGIC in the block video_top.DDR3_Memory_Interface_Top:	1444 (13.83 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name                Total elements     Utilization     Notes
------------------------------------------------------------
BLOCK RAMS/ROMS     8                  34.8 %               
============================================================
Total MEMORY ELEMENTS in the block video_top.DDR3_Memory_Interface_Top:	8 (0.08 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=DDR3_Memory_Interface_Top.Üþgw3_phy_mc®DDR3_Memory_Interface_Top >
-------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   \\\~gw3_phy_mc\.DDR3_Memory_Interface_Top\    ########
Instance path:   DDR3_Memory_Interface_Top.\\\~gw3_phy_mc\.DDR3_Memory_Interface_Top\            
=================================================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     1714               41.8 %               
======================================================
Total SEQUENTIAL ELEMENTS in the block DDR3_Memory_Interface_Top.\\\~gw3_phy_mc\.DDR3_Memory_Interface_Top\ :	1714 (16.41 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
LUTS          1377               30.4 %               
MUX2_LUT5     4                  2.13 %               
MUX2_LUT6     1                  1.49 %               
ALU           61                 6.76 %               
======================================================
Total COMBINATIONAL LOGIC in the block DDR3_Memory_Interface_Top.\\\~gw3_phy_mc\.DDR3_Memory_Interface_Top\ :	1443 (13.82 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name                Total elements     Utilization     Notes
------------------------------------------------------------
BLOCK RAMS/ROMS     8                  34.8 %               
============================================================
Total MEMORY ELEMENTS in the block DDR3_Memory_Interface_Top.\\\~gw3_phy_mc\.DDR3_Memory_Interface_Top\ :	8 (0.08 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Üþgw3_phy_mc®DDR3_Memory_Interface_Top .Üþddr_phy_top®DDR3_Memory_Interface_Top >
---------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   \\\~ddr_phy_top\.DDR3_Memory_Interface_Top\    ########       
Instance path:   \\\~gw3_phy_mc\.DDR3_Memory_Interface_Top\ .\\\~ddr_phy_top\.DDR3_Memory_Interface_Top\ 
=========================================================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     725                17.7 %               
======================================================
Total SEQUENTIAL ELEMENTS in the block \\\~gw3_phy_mc\.DDR3_Memory_Interface_Top\ .\\\~ddr_phy_top\.DDR3_Memory_Interface_Top\ :	725 (6.94 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
LUTS          839                18.5 %               
MUX2_LUT5     2                  1.06 %               
ALU           44                 4.87 %               
======================================================
Total COMBINATIONAL LOGIC in the block \\\~gw3_phy_mc\.DDR3_Memory_Interface_Top\ .\\\~ddr_phy_top\.DDR3_Memory_Interface_Top\ :	885 (8.47 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name                Total elements     Utilization     Notes
------------------------------------------------------------
BLOCK RAMS/ROMS     8                  34.8 %               
============================================================
Total MEMORY ELEMENTS in the block \\\~gw3_phy_mc\.DDR3_Memory_Interface_Top\ .\\\~ddr_phy_top\.DDR3_Memory_Interface_Top\ :	8 (0.08 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Üþddr_phy_top®DDR3_Memory_Interface_Top .Üþddr_init®DDR3_Memory_Interface_Top >
-------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   \\\~ddr_init\.DDR3_Memory_Interface_Top\    ########        
Instance path:   \\\~ddr_phy_top\.DDR3_Memory_Interface_Top\ .\\\~ddr_init\.DDR3_Memory_Interface_Top\ 
=======================================================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     176                4.29 %               
======================================================
Total SEQUENTIAL ELEMENTS in the block \\\~ddr_phy_top\.DDR3_Memory_Interface_Top\ .\\\~ddr_init\.DDR3_Memory_Interface_Top\ :	176 (1.69 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
LUTS          304                6.7 %                
MUX2_LUT5     2                  1.06 %               
ALU           18                 1.99 %               
======================================================
Total COMBINATIONAL LOGIC in the block \\\~ddr_phy_top\.DDR3_Memory_Interface_Top\ .\\\~ddr_init\.DDR3_Memory_Interface_Top\ :	324 (3.10 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Üþddr_phy_top®DDR3_Memory_Interface_Top .Üþddr_phy_wd®DDR3_Memory_Interface_Top >
---------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   \\\~ddr_phy_wd\.DDR3_Memory_Interface_Top\    ########        
Instance path:   \\\~ddr_phy_top\.DDR3_Memory_Interface_Top\ .\\\~ddr_phy_wd\.DDR3_Memory_Interface_Top\ 
=========================================================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     549                13.4 %               
======================================================
Total SEQUENTIAL ELEMENTS in the block \\\~ddr_phy_top\.DDR3_Memory_Interface_Top\ .\\\~ddr_phy_wd\.DDR3_Memory_Interface_Top\ :	549 (5.26 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
LUTS     488                10.8 %               
ALU      26                 2.88 %               
=================================================
Total COMBINATIONAL LOGIC in the block \\\~ddr_phy_top\.DDR3_Memory_Interface_Top\ .\\\~ddr_phy_wd\.DDR3_Memory_Interface_Top\ :	514 (4.92 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name                Total elements     Utilization     Notes
------------------------------------------------------------
BLOCK RAMS/ROMS     8                  34.8 %               
============================================================
Total MEMORY ELEMENTS in the block \\\~ddr_phy_top\.DDR3_Memory_Interface_Top\ .\\\~ddr_phy_wd\.DDR3_Memory_Interface_Top\ :	8 (0.08 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Üþddr_phy_wd®DDR3_Memory_Interface_Top .Üþddr_memmem_sync®DDR3_Memory_Interface_Top >
-------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   \\\~ddr_memmem_sync\.DDR3_Memory_Interface_Top\    ########       
Instance path:   \\\~ddr_phy_wd\.DDR3_Memory_Interface_Top\ .\\\~ddr_memmem_sync\.DDR3_Memory_Interface_Top\ 
=============================================================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     33                 0.8050 %             
======================================================
Total SEQUENTIAL ELEMENTS in the block \\\~ddr_phy_wd\.DDR3_Memory_Interface_Top\ .\\\~ddr_memmem_sync\.DDR3_Memory_Interface_Top\ :	33 (0.32 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
LUTS     67                 1.48 %               
=================================================
Total COMBINATIONAL LOGIC in the block \\\~ddr_phy_wd\.DDR3_Memory_Interface_Top\ .\\\~ddr_memmem_sync\.DDR3_Memory_Interface_Top\ :	67 (0.64 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Üþddr_phy_wd®DDR3_Memory_Interface_Top .Üþddr_phy_cmd_lane®DDR3_Memory_Interface_Top >
--------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   \\\~ddr_phy_cmd_lane\.DDR3_Memory_Interface_Top\    ########       
Instance path:   \\\~ddr_phy_wd\.DDR3_Memory_Interface_Top\ .\\\~ddr_phy_cmd_lane\.DDR3_Memory_Interface_Top\ 
==============================================================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     142                3.46 %               
======================================================
Total SEQUENTIAL ELEMENTS in the block \\\~ddr_phy_wd\.DDR3_Memory_Interface_Top\ .\\\~ddr_phy_cmd_lane\.DDR3_Memory_Interface_Top\ :	142 (1.36 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
LUTS     7                  0.1540 %             
ALU      2                  0.2210 %             
=================================================
Total COMBINATIONAL LOGIC in the block \\\~ddr_phy_wd\.DDR3_Memory_Interface_Top\ .\\\~ddr_phy_cmd_lane\.DDR3_Memory_Interface_Top\ :	9 (0.09 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Üþddr_phy_cmd_lane®DDR3_Memory_Interface_Top .ÜþCMD_FIFO®DDR3_Memory_Interface_Top >
------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   \\\~CMD_FIFO\.DDR3_Memory_Interface_Top\    ########             
Instance path:   \\\~ddr_phy_cmd_lane\.DDR3_Memory_Interface_Top\ .\\\~CMD_FIFO\.DDR3_Memory_Interface_Top\ 
============================================================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     66                 1.61 %               
======================================================
Total SEQUENTIAL ELEMENTS in the block \\\~ddr_phy_cmd_lane\.DDR3_Memory_Interface_Top\ .\\\~CMD_FIFO\.DDR3_Memory_Interface_Top\ :	66 (0.63 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
LUTS     1                  0.02210 %            
ALU      2                  0.2210 %             
=================================================
Total COMBINATIONAL LOGIC in the block \\\~ddr_phy_cmd_lane\.DDR3_Memory_Interface_Top\ .\\\~CMD_FIFO\.DDR3_Memory_Interface_Top\ :	3 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Üþddr_phy_cmd_lane®DDR3_Memory_Interface_Top .Üþddr_phy_cmd_io®DDR3_Memory_Interface_Top >
------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   \\\~ddr_phy_cmd_io\.DDR3_Memory_Interface_Top\    ########             
Instance path:   \\\~ddr_phy_cmd_lane\.DDR3_Memory_Interface_Top\ .\\\~ddr_phy_cmd_io\.DDR3_Memory_Interface_Top\ 
==================================================================================================================
<a name=Üþddr_phy_wd®DDR3_Memory_Interface_Top .Üþddr_phy_data_lane®DDR3_Memory_Interface_Top_0 >
-----------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   \\\~ddr_phy_data_lane\.DDR3_Memory_Interface_Top_0\    ########       
Instance path:   \\\~ddr_phy_wd\.DDR3_Memory_Interface_Top\ .\\\~ddr_phy_data_lane\.DDR3_Memory_Interface_Top_0\ 
=================================================================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     157                3.83 %               
======================================================
Total SEQUENTIAL ELEMENTS in the block \\\~ddr_phy_wd\.DDR3_Memory_Interface_Top\ .\\\~ddr_phy_data_lane\.DDR3_Memory_Interface_Top_0\ :	157 (1.50 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
LUTS     220                4.85 %               
ALU      3                  0.3320 %             
=================================================
Total COMBINATIONAL LOGIC in the block \\\~ddr_phy_wd\.DDR3_Memory_Interface_Top\ .\\\~ddr_phy_data_lane\.DDR3_Memory_Interface_Top_0\ :	223 (2.14 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Üþddr_phy_data_lane®DDR3_Memory_Interface_Top_0 .ÜþIN_FIFO®DDR3_Memory_Interface_Top_0 >
----------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   \\\~IN_FIFO\.DDR3_Memory_Interface_Top_0\    ########                
Instance path:   \\\~ddr_phy_data_lane\.DDR3_Memory_Interface_Top_0\ .\\\~IN_FIFO\.DDR3_Memory_Interface_Top_0\ 
================================================================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     64                 1.56 %               
======================================================
Total SEQUENTIAL ELEMENTS in the block \\\~ddr_phy_data_lane\.DDR3_Memory_Interface_Top_0\ .\\\~IN_FIFO\.DDR3_Memory_Interface_Top_0\ :	64 (0.61 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
LUTS     64                 1.41 %               
=================================================
Total COMBINATIONAL LOGIC in the block \\\~ddr_phy_data_lane\.DDR3_Memory_Interface_Top_0\ .\\\~IN_FIFO\.DDR3_Memory_Interface_Top_0\ :	64 (0.61 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Üþddr_phy_data_lane®DDR3_Memory_Interface_Top_0 .ÜþOUT_FIFO®DDR3_Memory_Interface_Top_0 >
-----------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   \\\~OUT_FIFO\.DDR3_Memory_Interface_Top_0\    ########                
Instance path:   \\\~ddr_phy_data_lane\.DDR3_Memory_Interface_Top_0\ .\\\~OUT_FIFO\.DDR3_Memory_Interface_Top_0\ 
=================================================================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     88                 2.15 %               
======================================================
Total SEQUENTIAL ELEMENTS in the block \\\~ddr_phy_data_lane\.DDR3_Memory_Interface_Top_0\ .\\\~OUT_FIFO\.DDR3_Memory_Interface_Top_0\ :	88 (0.84 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
LUTS     90                 1.99 %               
=================================================
Total COMBINATIONAL LOGIC in the block \\\~ddr_phy_data_lane\.DDR3_Memory_Interface_Top_0\ .\\\~OUT_FIFO\.DDR3_Memory_Interface_Top_0\ :	90 (0.86 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Üþddr_phy_data_lane®DDR3_Memory_Interface_Top_0 .Üþddr_phy_data_io®DDR3_Memory_Interface_Top_0 >
------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   \\\~ddr_phy_data_io\.DDR3_Memory_Interface_Top_0\    ########                
Instance path:   \\\~ddr_phy_data_lane\.DDR3_Memory_Interface_Top_0\ .\\\~ddr_phy_data_io\.DDR3_Memory_Interface_Top_0\ 
========================================================================================================================
<a name=Üþddr_phy_wd®DDR3_Memory_Interface_Top .Üþddr_phy_data_lane®DDR3_Memory_Interface_Top >
---------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   \\\~ddr_phy_data_lane\.DDR3_Memory_Interface_Top\    ########       
Instance path:   \\\~ddr_phy_wd\.DDR3_Memory_Interface_Top\ .\\\~ddr_phy_data_lane\.DDR3_Memory_Interface_Top\ 
===============================================================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     151                3.68 %               
======================================================
Total SEQUENTIAL ELEMENTS in the block \\\~ddr_phy_wd\.DDR3_Memory_Interface_Top\ .\\\~ddr_phy_data_lane\.DDR3_Memory_Interface_Top\ :	151 (1.45 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
LUTS     156                3.44 %               
ALU      3                  0.3320 %             
=================================================
Total COMBINATIONAL LOGIC in the block \\\~ddr_phy_wd\.DDR3_Memory_Interface_Top\ .\\\~ddr_phy_data_lane\.DDR3_Memory_Interface_Top\ :	159 (1.52 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name                Total elements     Utilization     Notes
------------------------------------------------------------
BLOCK RAMS/ROMS     8                  34.8 %               
============================================================
Total MEMORY ELEMENTS in the block \\\~ddr_phy_wd\.DDR3_Memory_Interface_Top\ .\\\~ddr_phy_data_lane\.DDR3_Memory_Interface_Top\ :	8 (0.08 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Üþddr_phy_data_lane®DDR3_Memory_Interface_Top .ÜþIN_FIFO®DDR3_Memory_Interface_Top >
------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   \\\~IN_FIFO\.DDR3_Memory_Interface_Top\    ########              
Instance path:   \\\~ddr_phy_data_lane\.DDR3_Memory_Interface_Top\ .\\\~IN_FIFO\.DDR3_Memory_Interface_Top\ 
============================================================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     69                 1.68 %               
======================================================
Total SEQUENTIAL ELEMENTS in the block \\\~ddr_phy_data_lane\.DDR3_Memory_Interface_Top\ .\\\~IN_FIFO\.DDR3_Memory_Interface_Top\ :	69 (0.66 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
LUTS     69                 1.52 %               
=================================================
Total COMBINATIONAL LOGIC in the block \\\~ddr_phy_data_lane\.DDR3_Memory_Interface_Top\ .\\\~IN_FIFO\.DDR3_Memory_Interface_Top\ :	69 (0.66 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name                Total elements     Utilization     Notes
------------------------------------------------------------
BLOCK RAMS/ROMS     4                  17.4 %               
============================================================
Total MEMORY ELEMENTS in the block \\\~ddr_phy_data_lane\.DDR3_Memory_Interface_Top\ .\\\~IN_FIFO\.DDR3_Memory_Interface_Top\ :	4 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Üþddr_phy_data_lane®DDR3_Memory_Interface_Top .ÜþOUT_FIFO®DDR3_Memory_Interface_Top >
-------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   \\\~OUT_FIFO\.DDR3_Memory_Interface_Top\    ########              
Instance path:   \\\~ddr_phy_data_lane\.DDR3_Memory_Interface_Top\ .\\\~OUT_FIFO\.DDR3_Memory_Interface_Top\ 
=============================================================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     77                 1.88 %               
======================================================
Total SEQUENTIAL ELEMENTS in the block \\\~ddr_phy_data_lane\.DDR3_Memory_Interface_Top\ .\\\~OUT_FIFO\.DDR3_Memory_Interface_Top\ :	77 (0.74 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
LUTS     79                 1.74 %               
=================================================
Total COMBINATIONAL LOGIC in the block \\\~ddr_phy_data_lane\.DDR3_Memory_Interface_Top\ .\\\~OUT_FIFO\.DDR3_Memory_Interface_Top\ :	79 (0.76 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name                Total elements     Utilization     Notes
------------------------------------------------------------
BLOCK RAMS/ROMS     4                  17.4 %               
============================================================
Total MEMORY ELEMENTS in the block \\\~ddr_phy_data_lane\.DDR3_Memory_Interface_Top\ .\\\~OUT_FIFO\.DDR3_Memory_Interface_Top\ :	4 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Üþddr_phy_data_lane®DDR3_Memory_Interface_Top .Üþddr_phy_data_io®DDR3_Memory_Interface_Top >
--------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   \\\~ddr_phy_data_io\.DDR3_Memory_Interface_Top\    ########              
Instance path:   \\\~ddr_phy_data_lane\.DDR3_Memory_Interface_Top\ .\\\~ddr_phy_data_io\.DDR3_Memory_Interface_Top\ 
====================================================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
LUTS     6                  0.1320 %             
=================================================
Total COMBINATIONAL LOGIC in the block \\\~ddr_phy_data_lane\.DDR3_Memory_Interface_Top\ .\\\~ddr_phy_data_io\.DDR3_Memory_Interface_Top\ :	6 (0.06 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Üþddr_phy_wd®DDR3_Memory_Interface_Top .Üþfifo_ctrl®DDR3_Memory_Interface_Top >
-------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   \\\~fifo_ctrl\.DDR3_Memory_Interface_Top\    ########       
Instance path:   \\\~ddr_phy_wd\.DDR3_Memory_Interface_Top\ .\\\~fifo_ctrl\.DDR3_Memory_Interface_Top\ 
=======================================================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     60                 1.46 %               
======================================================
Total SEQUENTIAL ELEMENTS in the block \\\~ddr_phy_wd\.DDR3_Memory_Interface_Top\ .\\\~fifo_ctrl\.DDR3_Memory_Interface_Top\ :	60 (0.57 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
LUTS     30                 0.6620 %             
ALU      18                 1.99 %               
=================================================
Total COMBINATIONAL LOGIC in the block \\\~ddr_phy_wd\.DDR3_Memory_Interface_Top\ .\\\~fifo_ctrl\.DDR3_Memory_Interface_Top\ :	48 (0.46 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Üþgw3_phy_mc®DDR3_Memory_Interface_Top .Üþgwmc_top®DDR3_Memory_Interface_Top >
------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   \\\~gwmc_top\.DDR3_Memory_Interface_Top\    ########       
Instance path:   \\\~gw3_phy_mc\.DDR3_Memory_Interface_Top\ .\\\~gwmc_top\.DDR3_Memory_Interface_Top\ 
======================================================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     989                24.1 %               
======================================================
Total SEQUENTIAL ELEMENTS in the block \\\~gw3_phy_mc\.DDR3_Memory_Interface_Top\ .\\\~gwmc_top\.DDR3_Memory_Interface_Top\ :	989 (9.47 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
LUTS          538                11.9 %               
MUX2_LUT5     2                  1.06 %               
MUX2_LUT6     1                  1.49 %               
ALU           17                 1.88 %               
======================================================
Total COMBINATIONAL LOGIC in the block \\\~gw3_phy_mc\.DDR3_Memory_Interface_Top\ .\\\~gwmc_top\.DDR3_Memory_Interface_Top\ :	558 (5.34 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Üþgwmc_top®DDR3_Memory_Interface_Top .Üþgwmc_bank_ctrl®DDR3_Memory_Interface_Top >
----------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   \\\~gwmc_bank_ctrl\.DDR3_Memory_Interface_Top\    ########     
Instance path:   \\\~gwmc_top\.DDR3_Memory_Interface_Top\ .\\\~gwmc_bank_ctrl\.DDR3_Memory_Interface_Top\ 
==========================================================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     78                 1.9 %                
======================================================
Total SEQUENTIAL ELEMENTS in the block \\\~gwmc_top\.DDR3_Memory_Interface_Top\ .\\\~gwmc_bank_ctrl\.DDR3_Memory_Interface_Top\ :	78 (0.75 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
LUTS          223                4.92 %               
MUX2_LUT5     2                  1.06 %               
MUX2_LUT6     1                  1.49 %               
======================================================
Total COMBINATIONAL LOGIC in the block \\\~gwmc_top\.DDR3_Memory_Interface_Top\ .\\\~gwmc_bank_ctrl\.DDR3_Memory_Interface_Top\ :	226 (2.16 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Üþgwmc_top®DDR3_Memory_Interface_Top .Üþgwmc_cmd_buffer®DDR3_Memory_Interface_Top >
-----------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   \\\~gwmc_cmd_buffer\.DDR3_Memory_Interface_Top\    ########     
Instance path:   \\\~gwmc_top\.DDR3_Memory_Interface_Top\ .\\\~gwmc_cmd_buffer\.DDR3_Memory_Interface_Top\ 
===========================================================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     59                 1.44 %               
======================================================
Total SEQUENTIAL ELEMENTS in the block \\\~gwmc_top\.DDR3_Memory_Interface_Top\ .\\\~gwmc_cmd_buffer\.DDR3_Memory_Interface_Top\ :	59 (0.56 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
LUTS     94                 2.07 %               
ALU      2                  0.2210 %             
=================================================
Total COMBINATIONAL LOGIC in the block \\\~gwmc_top\.DDR3_Memory_Interface_Top\ .\\\~gwmc_cmd_buffer\.DDR3_Memory_Interface_Top\ :	96 (0.92 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Üþgwmc_top®DDR3_Memory_Interface_Top .Üþgwmc_rank_ctrl®DDR3_Memory_Interface_Top >
----------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   \\\~gwmc_rank_ctrl\.DDR3_Memory_Interface_Top\    ########     
Instance path:   \\\~gwmc_top\.DDR3_Memory_Interface_Top\ .\\\~gwmc_rank_ctrl\.DDR3_Memory_Interface_Top\ 
==========================================================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     41                 1 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block \\\~gwmc_top\.DDR3_Memory_Interface_Top\ .\\\~gwmc_rank_ctrl\.DDR3_Memory_Interface_Top\ :	41 (0.39 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
LUTS     59                 1.3 %                
=================================================
Total COMBINATIONAL LOGIC in the block \\\~gwmc_top\.DDR3_Memory_Interface_Top\ .\\\~gwmc_rank_ctrl\.DDR3_Memory_Interface_Top\ :	59 (0.56 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Üþgwmc_top®DDR3_Memory_Interface_Top .Üþgwmc_rd_data®DDR3_Memory_Interface_Top >
--------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   \\\~gwmc_rd_data\.DDR3_Memory_Interface_Top\    ########     
Instance path:   \\\~gwmc_top\.DDR3_Memory_Interface_Top\ .\\\~gwmc_rd_data\.DDR3_Memory_Interface_Top\ 
========================================================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     130                3.17 %               
======================================================
Total SEQUENTIAL ELEMENTS in the block \\\~gwmc_top\.DDR3_Memory_Interface_Top\ .\\\~gwmc_rd_data\.DDR3_Memory_Interface_Top\ :	130 (1.24 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
LUTS     128                2.82 %               
=================================================
Total COMBINATIONAL LOGIC in the block \\\~gwmc_top\.DDR3_Memory_Interface_Top\ .\\\~gwmc_rd_data\.DDR3_Memory_Interface_Top\ :	128 (1.23 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Üþgwmc_top®DDR3_Memory_Interface_Top .Üþgwmc_timing_ctrl®DDR3_Memory_Interface_Top >
------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   \\\~gwmc_timing_ctrl\.DDR3_Memory_Interface_Top\    ########     
Instance path:   \\\~gwmc_top\.DDR3_Memory_Interface_Top\ .\\\~gwmc_timing_ctrl\.DDR3_Memory_Interface_Top\ 
============================================================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     18                 0.4390 %             
======================================================
Total SEQUENTIAL ELEMENTS in the block \\\~gwmc_top\.DDR3_Memory_Interface_Top\ .\\\~gwmc_timing_ctrl\.DDR3_Memory_Interface_Top\ :	18 (0.17 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
LUTS     22                 0.4850 %             
=================================================
Total COMBINATIONAL LOGIC in the block \\\~gwmc_top\.DDR3_Memory_Interface_Top\ .\\\~gwmc_timing_ctrl\.DDR3_Memory_Interface_Top\ :	22 (0.21 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Üþgwmc_top®DDR3_Memory_Interface_Top .Üþgwmc_wr_data®DDR3_Memory_Interface_Top >
--------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   \\\~gwmc_wr_data\.DDR3_Memory_Interface_Top\    ########     
Instance path:   \\\~gwmc_top\.DDR3_Memory_Interface_Top\ .\\\~gwmc_wr_data\.DDR3_Memory_Interface_Top\ 
========================================================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     163                3.98 %               
======================================================
Total SEQUENTIAL ELEMENTS in the block \\\~gwmc_top\.DDR3_Memory_Interface_Top\ .\\\~gwmc_wr_data\.DDR3_Memory_Interface_Top\ :	163 (1.56 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
LUTS     12                 0.2650 %             
ALU      15                 1.66 %               
=================================================
Total COMBINATIONAL LOGIC in the block \\\~gwmc_top\.DDR3_Memory_Interface_Top\ .\\\~gwmc_wr_data\.DDR3_Memory_Interface_Top\ :	27 (0.26 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Üþgwmc_wr_data®DDR3_Memory_Interface_Top .Üþfifo_sc®DDR3_Memory_Interface_Top >
-------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   \\\~fifo_sc\.DDR3_Memory_Interface_Top\    ########         
Instance path:   \\\~gwmc_wr_data\.DDR3_Memory_Interface_Top\ .\\\~fifo_sc\.DDR3_Memory_Interface_Top\ 
=======================================================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     161                3.93 %               
======================================================
Total SEQUENTIAL ELEMENTS in the block \\\~gwmc_wr_data\.DDR3_Memory_Interface_Top\ .\\\~fifo_sc\.DDR3_Memory_Interface_Top\ :	161 (1.54 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
LUTS     12                 0.2650 %             
ALU      15                 1.66 %               
=================================================
Total COMBINATIONAL LOGIC in the block \\\~gwmc_wr_data\.DDR3_Memory_Interface_Top\ .\\\~fifo_sc\.DDR3_Memory_Interface_Top\ :	27 (0.26 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=video_top.DVI_TX_Top>
----------------------------------------------------------------
########   Utilization report for  cell:   DVI_TX_Top   ########
Instance path:   video_top.DVI_TX_Top                           
================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     20                 0.4880 %             
======================================================
Total SEQUENTIAL ELEMENTS in the block video_top.DVI_TX_Top:	20 (0.19 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
LUTS          34                 0.750 %              
MUX2_LUT5     2                  1.06 %               
ALU           10                 1.11 %               
======================================================
Total COMBINATIONAL LOGIC in the block video_top.DVI_TX_Top:	46 (0.44 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=DVI_TX_Top.rgb2dvi>
-------------------------------------------------------------
########   Utilization report for  cell:   rgb2dvi   ########
Instance path:   DVI_TX_Top.rgb2dvi                          
=============================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     20                 0.4880 %             
======================================================
Total SEQUENTIAL ELEMENTS in the block DVI_TX_Top.rgb2dvi:	20 (0.19 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
LUTS          34                 0.750 %              
MUX2_LUT5     2                  1.06 %               
ALU           10                 1.11 %               
======================================================
Total COMBINATIONAL LOGIC in the block DVI_TX_Top.rgb2dvi:	46 (0.44 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=rgb2dvi.TMDS8b10b_0>
-----------------------------------------------------------------
########   Utilization report for  cell:   TMDS8b10b_0   ########
Instance path:   rgb2dvi.TMDS8b10b_0                             
=================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     11                 0.2680 %             
======================================================
Total SEQUENTIAL ELEMENTS in the block rgb2dvi.TMDS8b10b_0:	11 (0.11 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
LUTS     17                 0.3750 %             
ALU      5                  0.5540 %             
=================================================
Total COMBINATIONAL LOGIC in the block rgb2dvi.TMDS8b10b_0:	22 (0.21 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=rgb2dvi.TMDS8b10b_1>
-----------------------------------------------------------------
########   Utilization report for  cell:   TMDS8b10b_1   ########
Instance path:   rgb2dvi.TMDS8b10b_1                             
=================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     9                  0.220 %              
======================================================
Total SEQUENTIAL ELEMENTS in the block rgb2dvi.TMDS8b10b_1:	9 (0.09 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
LUTS          17                 0.3750 %             
MUX2_LUT5     2                  1.06 %               
ALU           5                  0.5540 %             
======================================================
Total COMBINATIONAL LOGIC in the block rgb2dvi.TMDS8b10b_1:	24 (0.23 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=video_top.Gowin_rPLL>
----------------------------------------------------------------
########   Utilization report for  cell:   Gowin_rPLL   ########
Instance path:   video_top.Gowin_rPLL                           
================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
LUTS     1                  0.02210 %            
=================================================
Total COMBINATIONAL LOGIC in the block video_top.Gowin_rPLL:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=video_top.OV5647_Controller>
-----------------------------------------------------------------------
########   Utilization report for  cell:   OV5647_Controller   ########
Instance path:   video_top.OV5647_Controller                           
=======================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     184                4.49 %               
======================================================
Total SEQUENTIAL ELEMENTS in the block video_top.OV5647_Controller:	184 (1.76 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
LUTS     330                7.28 %               
ALU      72                 7.97 %               
=================================================
Total COMBINATIONAL LOGIC in the block video_top.OV5647_Controller:	402 (3.85 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=OV5647_Controller.I2C_Interface_108_108>
---------------------------------------------------------------------------
########   Utilization report for  cell:   I2C_Interface_108_108   ########
Instance path:   OV5647_Controller.I2C_Interface_108_108                   
===========================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     95                 2.32 %               
======================================================
Total SEQUENTIAL ELEMENTS in the block OV5647_Controller.I2C_Interface_108_108:	95 (0.91 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
LUTS     138                3.04 %               
ALU      8                  0.8860 %             
=================================================
Total COMBINATIONAL LOGIC in the block OV5647_Controller.I2C_Interface_108_108:	146 (1.40 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=OV5647_Controller.OV5647_Registers>
----------------------------------------------------------------------
########   Utilization report for  cell:   OV5647_Registers   ########
Instance path:   OV5647_Controller.OV5647_Registers                   
======================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     54                 1.32 %               
======================================================
Total SEQUENTIAL ELEMENTS in the block OV5647_Controller.OV5647_Registers:	54 (0.52 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
LUTS     122                2.69 %               
ALU      32                 3.54 %               
=================================================
Total COMBINATIONAL LOGIC in the block OV5647_Controller.OV5647_Registers:	154 (1.47 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=video_top.TMDS_PLL>
--------------------------------------------------------------
########   Utilization report for  cell:   TMDS_PLL   ########
Instance path:   video_top.TMDS_PLL                           
==============================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
LUTS     1                  0.02210 %            
=================================================
Total COMBINATIONAL LOGIC in the block video_top.TMDS_PLL:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=video_top.arp_3232235786_3232235878_Z3>
----------------------------------------------------------------------------------
########   Utilization report for  cell:   arp_3232235786_3232235878_Z3   ########
Instance path:   video_top.arp_3232235786_3232235878_Z3                           
==================================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     423                10.3 %               
======================================================
Total SEQUENTIAL ELEMENTS in the block video_top.arp_3232235786_3232235878_Z3:	423 (4.05 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
LUTS          558                12.3 %               
MUX2_LUT5     28                 14.9 %               
MUX2_LUT6     4                  5.97 %               
ALU           10                 1.11 %               
======================================================
Total COMBINATIONAL LOGIC in the block video_top.arp_3232235786_3232235878_Z3:	600 (5.74 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=arp_3232235786_3232235878_Z3.arp_rx_3232235786_1_2_4_8_16_2054_Z1>
------------------------------------------------------------------------------------------
########   Utilization report for  cell:   arp_rx_3232235786_1_2_4_8_16_2054_Z1   ########
Instance path:   arp_3232235786_3232235878_Z3.arp_rx_3232235786_1_2_4_8_16_2054_Z1        
==========================================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     278                6.78 %               
======================================================
Total SEQUENTIAL ELEMENTS in the block arp_3232235786_3232235878_Z3.arp_rx_3232235786_1_2_4_8_16_2054_Z1:	278 (2.66 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
LUTS     291                6.42 %               
ALU      5                  0.5540 %             
=================================================
Total COMBINATIONAL LOGIC in the block arp_3232235786_3232235878_Z3.arp_rx_3232235786_1_2_4_8_16_2054_Z1:	296 (2.83 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=arp_3232235786_3232235878_Z3.arp_tx_Z2>
---------------------------------------------------------------
########   Utilization report for  cell:   arp_tx_Z2   ########
Instance path:   arp_3232235786_3232235878_Z3.arp_tx_Z2        
===============================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     113                2.76 %               
======================================================
Total SEQUENTIAL ELEMENTS in the block arp_3232235786_3232235878_Z3.arp_tx_Z2:	113 (1.08 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
LUTS          208                4.59 %               
MUX2_LUT5     28                 14.9 %               
MUX2_LUT6     4                  5.97 %               
ALU           5                  0.5540 %             
======================================================
Total COMBINATIONAL LOGIC in the block arp_3232235786_3232235878_Z3.arp_tx_Z2:	245 (2.35 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=arp_3232235786_3232235878_Z3.crc32_d8>
--------------------------------------------------------------
########   Utilization report for  cell:   crc32_d8   ########
Instance path:   arp_3232235786_3232235878_Z3.crc32_d8        
==============================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     32                 0.7810 %             
======================================================
Total SEQUENTIAL ELEMENTS in the block arp_3232235786_3232235878_Z3.crc32_d8:	32 (0.31 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
LUTS     59                 1.3 %                
=================================================
Total COMBINATIONAL LOGIC in the block arp_3232235786_3232235878_Z3.crc32_d8:	59 (0.56 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=video_top.bayer_rgb>
---------------------------------------------------------------
########   Utilization report for  cell:   bayer_rgb   ########
Instance path:   video_top.bayer_rgb                           
===============================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     151                3.68 %               
======================================================
Total SEQUENTIAL ELEMENTS in the block video_top.bayer_rgb:	151 (1.45 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
LUTS     95                 2.1 %                
ALU      60                 6.64 %               
=================================================
Total COMBINATIONAL LOGIC in the block video_top.bayer_rgb:	155 (1.48 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name                Total elements     Utilization     Notes
------------------------------------------------------------
BLOCK RAMS/ROMS     1                  4.35 %               
============================================================
Total MEMORY ELEMENTS in the block video_top.bayer_rgb:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=bayer_rgb.shift_line_11s_8s>
-----------------------------------------------------------------------
########   Utilization report for  cell:   shift_line_11s_8s   ########
Instance path:   bayer_rgb.shift_line_11s_8s                           
=======================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     22                 0.5370 %             
======================================================
Total SEQUENTIAL ELEMENTS in the block bayer_rgb.shift_line_11s_8s:	22 (0.21 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
LUTS     12                 0.2650 %             
ALU      33                 3.65 %               
=================================================
Total COMBINATIONAL LOGIC in the block bayer_rgb.shift_line_11s_8s:	45 (0.43 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name                Total elements     Utilization     Notes
------------------------------------------------------------
BLOCK RAMS/ROMS     1                  4.35 %               
============================================================
Total MEMORY ELEMENTS in the block bayer_rgb.shift_line_11s_8s:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=shift_line_11s_8s.ram_line_11s_8s>
---------------------------------------------------------------------
########   Utilization report for  cell:   ram_line_11s_8s   ########
Instance path:   shift_line_11s_8s.ram_line_11s_8s                   
=====================================================================

MEMORY ELEMENTS
Name                Total elements     Utilization     Notes
------------------------------------------------------------
BLOCK RAMS/ROMS     1                  4.35 %               
============================================================
Total MEMORY ELEMENTS in the block shift_line_11s_8s.ram_line_11s_8s:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=bayer_rgb.video_format_detect>
-------------------------------------------------------------------------
########   Utilization report for  cell:   video_format_detect   ########
Instance path:   bayer_rgb.video_format_detect                           
=========================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     34                 0.8290 %             
======================================================
Total SEQUENTIAL ELEMENTS in the block bayer_rgb.video_format_detect:	34 (0.33 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
LUTS     13                 0.2870 %             
ALU      11                 1.22 %               
=================================================
Total COMBINATIONAL LOGIC in the block bayer_rgb.video_format_detect:	24 (0.23 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=video_top.eth_ctrl>
--------------------------------------------------------------
########   Utilization report for  cell:   eth_ctrl   ########
Instance path:   video_top.eth_ctrl                           
==============================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     1                  0.02440 %            
======================================================
Total SEQUENTIAL ELEMENTS in the block video_top.eth_ctrl:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
LUTS     12                 0.2650 %             
=================================================
Total COMBINATIONAL LOGIC in the block video_top.eth_ctrl:	12 (0.11 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=video_top.gmii_to_rgmii_50s>
-----------------------------------------------------------------------
########   Utilization report for  cell:   gmii_to_rgmii_50s   ########
Instance path:   video_top.gmii_to_rgmii_50s                           
=======================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
LUTS     1                  0.02210 %            
=================================================
Total COMBINATIONAL LOGIC in the block video_top.gmii_to_rgmii_50s:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=gmii_to_rgmii_50s.rgmii_rx_50s>
------------------------------------------------------------------
########   Utilization report for  cell:   rgmii_rx_50s   ########
Instance path:   gmii_to_rgmii_50s.rgmii_rx_50s                   
==================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
LUTS     1                  0.02210 %            
=================================================
Total COMBINATIONAL LOGIC in the block gmii_to_rgmii_50s.rgmii_rx_50s:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=gmii_to_rgmii_50s.rgmii_tx>
--------------------------------------------------------------
########   Utilization report for  cell:   rgmii_tx   ########
Instance path:   gmii_to_rgmii_50s.rgmii_tx                   
==============================================================
<a name=video_top.img_data_pkt_640_1440_4032472335_25_1048575_262496240_256_4_2_1_Z7>
------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   img_data_pkt_640_1440_4032472335_25_1048575_262496240_256_4_2_1_Z7   ########
Instance path:   video_top.img_data_pkt_640_1440_4032472335_25_1048575_262496240_256_4_2_1_Z7                           
========================================================================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     230                5.61 %               
======================================================
Total SEQUENTIAL ELEMENTS in the block video_top.img_data_pkt_640_1440_4032472335_25_1048575_262496240_256_4_2_1_Z7:	230 (2.20 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
LUTS     237                5.23 %               
ALU      107                11.8 %               
=================================================
Total COMBINATIONAL LOGIC in the block video_top.img_data_pkt_640_1440_4032472335_25_1048575_262496240_256_4_2_1_Z7:	344 (3.29 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name                Total elements     Utilization     Notes
------------------------------------------------------------
BLOCK RAMS/ROMS     5                  21.7 %               
============================================================
Total MEMORY ELEMENTS in the block video_top.img_data_pkt_640_1440_4032472335_25_1048575_262496240_256_4_2_1_Z7:	5 (0.05 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=img_data_pkt_640_1440_4032472335_25_1048575_262496240_256_4_2_1_Z7.async_fifo_512x32b>
------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   async_fifo_512x32b   ########                              
Instance path:   img_data_pkt_640_1440_4032472335_25_1048575_262496240_256_4_2_1_Z7.async_fifo_512x32b
======================================================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     85                 2.07 %               
======================================================
Total SEQUENTIAL ELEMENTS in the block img_data_pkt_640_1440_4032472335_25_1048575_262496240_256_4_2_1_Z7.async_fifo_512x32b:	85 (0.81 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
LUTS     46                 1.01 %               
ALU      29                 3.21 %               
=================================================
Total COMBINATIONAL LOGIC in the block img_data_pkt_640_1440_4032472335_25_1048575_262496240_256_4_2_1_Z7.async_fifo_512x32b:	75 (0.72 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name                Total elements     Utilization     Notes
------------------------------------------------------------
BLOCK RAMS/ROMS     1                  4.35 %               
============================================================
Total MEMORY ELEMENTS in the block img_data_pkt_640_1440_4032472335_25_1048575_262496240_256_4_2_1_Z7.async_fifo_512x32b:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=async_fifo_512x32b.Üþfifo®async_fifo_512x32b >
------------------------------------------------------------------------------------
########   Utilization report for  cell:   \\\~fifo\.async_fifo_512x32b\    ########
Instance path:   async_fifo_512x32b.\\\~fifo\.async_fifo_512x32b\                   
====================================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     85                 2.07 %               
======================================================
Total SEQUENTIAL ELEMENTS in the block async_fifo_512x32b.\\\~fifo\.async_fifo_512x32b\ :	85 (0.81 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
LUTS     46                 1.01 %               
ALU      29                 3.21 %               
=================================================
Total COMBINATIONAL LOGIC in the block async_fifo_512x32b.\\\~fifo\.async_fifo_512x32b\ :	75 (0.72 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name                Total elements     Utilization     Notes
------------------------------------------------------------
BLOCK RAMS/ROMS     1                  4.35 %               
============================================================
Total MEMORY ELEMENTS in the block async_fifo_512x32b.\\\~fifo\.async_fifo_512x32b\ :	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=img_data_pkt_640_1440_4032472335_25_1048575_262496240_256_4_2_1_Z7.sync_fifo_2048x32b>
------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   sync_fifo_2048x32b   ########                              
Instance path:   img_data_pkt_640_1440_4032472335_25_1048575_262496240_256_4_2_1_Z7.sync_fifo_2048x32b
======================================================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     26                 0.6340 %             
======================================================
Total SEQUENTIAL ELEMENTS in the block img_data_pkt_640_1440_4032472335_25_1048575_262496240_256_4_2_1_Z7.sync_fifo_2048x32b:	26 (0.25 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
LUTS     18                 0.3970 %             
ALU      24                 2.66 %               
=================================================
Total COMBINATIONAL LOGIC in the block img_data_pkt_640_1440_4032472335_25_1048575_262496240_256_4_2_1_Z7.sync_fifo_2048x32b:	42 (0.40 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name                Total elements     Utilization     Notes
------------------------------------------------------------
BLOCK RAMS/ROMS     4                  17.4 %               
============================================================
Total MEMORY ELEMENTS in the block img_data_pkt_640_1440_4032472335_25_1048575_262496240_256_4_2_1_Z7.sync_fifo_2048x32b:	4 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=sync_fifo_2048x32b.Üþfifo_sc®sync_fifo_2048x32b >
---------------------------------------------------------------------------------------
########   Utilization report for  cell:   \\\~fifo_sc\.sync_fifo_2048x32b\    ########
Instance path:   sync_fifo_2048x32b.\\\~fifo_sc\.sync_fifo_2048x32b\                   
=======================================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     26                 0.6340 %             
======================================================
Total SEQUENTIAL ELEMENTS in the block sync_fifo_2048x32b.\\\~fifo_sc\.sync_fifo_2048x32b\ :	26 (0.25 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
LUTS     18                 0.3970 %             
ALU      24                 2.66 %               
=================================================
Total COMBINATIONAL LOGIC in the block sync_fifo_2048x32b.\\\~fifo_sc\.sync_fifo_2048x32b\ :	42 (0.40 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name                Total elements     Utilization     Notes
------------------------------------------------------------
BLOCK RAMS/ROMS     4                  17.4 %               
============================================================
Total MEMORY ELEMENTS in the block sync_fifo_2048x32b.\\\~fifo_sc\.sync_fifo_2048x32b\ :	4 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=video_top.key_debounceN_50000000_100000000>
--------------------------------------------------------------------------------------
########   Utilization report for  cell:   key_debounceN_50000000_100000000   ########
Instance path:   video_top.key_debounceN_50000000_100000000                           
======================================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     35                 0.8540 %             
======================================================
Total SEQUENTIAL ELEMENTS in the block video_top.key_debounceN_50000000_100000000:	35 (0.34 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
LUTS     65                 1.43 %               
ALU      32                 3.54 %               
=================================================
Total COMBINATIONAL LOGIC in the block video_top.key_debounceN_50000000_100000000:	97 (0.93 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=video_top.key_debounceN_50000000_200000000>
--------------------------------------------------------------------------------------
########   Utilization report for  cell:   key_debounceN_50000000_200000000   ########
Instance path:   video_top.key_debounceN_50000000_200000000                           
======================================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     36                 0.8780 %             
======================================================
Total SEQUENTIAL ELEMENTS in the block video_top.key_debounceN_50000000_200000000:	36 (0.34 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
LUTS     56                 1.24 %               
ALU      32                 3.54 %               
=================================================
Total COMBINATIONAL LOGIC in the block video_top.key_debounceN_50000000_200000000:	88 (0.84 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=video_top.syn_gen>
-------------------------------------------------------------
########   Utilization report for  cell:   syn_gen   ########
Instance path:   video_top.syn_gen                           
=============================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     38                 0.9270 %             
======================================================
Total SEQUENTIAL ELEMENTS in the block video_top.syn_gen:	38 (0.36 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
LUTS     64                 1.41 %               
ALU      32                 3.54 %               
=================================================
Total COMBINATIONAL LOGIC in the block video_top.syn_gen:	96 (0.92 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=video_top.udp_3232235786_3232235878_Z6>
----------------------------------------------------------------------------------
########   Utilization report for  cell:   udp_3232235786_3232235878_Z6   ########
Instance path:   video_top.udp_3232235786_3232235878_Z6                           
==================================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     240                5.86 %               
======================================================
Total SEQUENTIAL ELEMENTS in the block video_top.udp_3232235786_3232235878_Z6:	240 (2.30 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
LUTS          460                10.1 %               
MUX2_LUT5     54                 28.7 %               
MUX2_LUT6     16                 23.9 %               
ALU           160                17.7 %               
======================================================
Total COMBINATIONAL LOGIC in the block video_top.udp_3232235786_3232235878_Z6:	690 (6.61 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=udp_3232235786_3232235878_Z6.crc32_d8_1>
----------------------------------------------------------------
########   Utilization report for  cell:   crc32_d8_1   ########
Instance path:   udp_3232235786_3232235878_Z6.crc32_d8_1        
================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     32                 0.7810 %             
======================================================
Total SEQUENTIAL ELEMENTS in the block udp_3232235786_3232235878_Z6.crc32_d8_1:	32 (0.31 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
LUTS     57                 1.26 %               
=================================================
Total COMBINATIONAL LOGIC in the block udp_3232235786_3232235878_Z6.crc32_d8_1:	57 (0.55 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=udp_3232235786_3232235878_Z6.udp_tx_Z5>
---------------------------------------------------------------
########   Utilization report for  cell:   udp_tx_Z5   ########
Instance path:   udp_3232235786_3232235878_Z6.udp_tx_Z5        
===============================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     208                5.07 %               
======================================================
Total SEQUENTIAL ELEMENTS in the block udp_3232235786_3232235878_Z6.udp_tx_Z5:	208 (1.99 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
LUTS          403                8.89 %               
MUX2_LUT5     54                 28.7 %               
MUX2_LUT6     16                 23.9 %               
ALU           160                17.7 %               
======================================================
Total COMBINATIONAL LOGIC in the block udp_3232235786_3232235878_Z6.udp_tx_Z5:	633 (6.06 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=video_top.vfb_top_8388608_1024s_1024s_28s_128s_16s_16s>
--------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   vfb_top_8388608_1024s_1024s_28s_128s_16s_16s   ########
Instance path:   video_top.vfb_top_8388608_1024s_1024s_28s_128s_16s_16s                           
==================================================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     350                8.54 %               
======================================================
Total SEQUENTIAL ELEMENTS in the block video_top.vfb_top_8388608_1024s_1024s_28s_128s_16s_16s:	350 (3.35 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
LUTS          627                13.8 %               
MUX2_LUT5     44                 23.4 %               
MUX2_LUT6     20                 29.9 %               
ALU           166                18.4 %               
======================================================
Total COMBINATIONAL LOGIC in the block video_top.vfb_top_8388608_1024s_1024s_28s_128s_16s_16s:	857 (8.21 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name                Total elements     Utilization     Notes
------------------------------------------------------------
BLOCK RAMS/ROMS     8                  34.8 %               
============================================================
Total MEMORY ELEMENTS in the block video_top.vfb_top_8388608_1024s_1024s_28s_128s_16s_16s:	8 (0.08 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=vfb_top_8388608_1024s_1024s_28s_128s_16s_16s.vfb_wrapper_8388608_1024s_1024s_28s_128s_16s_16s>
--------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   vfb_wrapper_8388608_1024s_1024s_28s_128s_16s_16s   ########        
Instance path:   vfb_top_8388608_1024s_1024s_28s_128s_16s_16s.vfb_wrapper_8388608_1024s_1024s_28s_128s_16s_16s
==============================================================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     350                8.54 %               
======================================================
Total SEQUENTIAL ELEMENTS in the block vfb_top_8388608_1024s_1024s_28s_128s_16s_16s.vfb_wrapper_8388608_1024s_1024s_28s_128s_16s_16s:	350 (3.35 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
LUTS          627                13.8 %               
MUX2_LUT5     44                 23.4 %               
MUX2_LUT6     20                 29.9 %               
ALU           166                18.4 %               
======================================================
Total COMBINATIONAL LOGIC in the block vfb_top_8388608_1024s_1024s_28s_128s_16s_16s.vfb_wrapper_8388608_1024s_1024s_28s_128s_16s_16s:	857 (8.21 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name                Total elements     Utilization     Notes
------------------------------------------------------------
BLOCK RAMS/ROMS     8                  34.8 %               
============================================================
Total MEMORY ELEMENTS in the block vfb_top_8388608_1024s_1024s_28s_128s_16s_16s.vfb_wrapper_8388608_1024s_1024s_28s_128s_16s_16s:	8 (0.08 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=vfb_wrapper_8388608_1024s_1024s_28s_128s_16s_16s.dma_bus_arbiter_28s_128s_1_2_4_8>
--------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   dma_bus_arbiter_28s_128s_1_2_4_8   ########            
Instance path:   vfb_wrapper_8388608_1024s_1024s_28s_128s_16s_16s.dma_bus_arbiter_28s_128s_1_2_4_8
==================================================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     5                  0.1220 %             
======================================================
Total SEQUENTIAL ELEMENTS in the block vfb_wrapper_8388608_1024s_1024s_28s_128s_16s_16s.dma_bus_arbiter_28s_128s_1_2_4_8:	5 (0.05 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
LUTS          306                6.75 %               
MUX2_LUT5     1                  0.5320 %             
======================================================
Total COMBINATIONAL LOGIC in the block vfb_wrapper_8388608_1024s_1024s_28s_128s_16s_16s.dma_bus_arbiter_28s_128s_1_2_4_8:	307 (2.94 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=vfb_wrapper_8388608_1024s_1024s_28s_128s_16s_16s.dma_frame_buffer_8388608_1024s_1024s_28s_128s_16s_16s>
-----------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   dma_frame_buffer_8388608_1024s_1024s_28s_128s_16s_16s   ########            
Instance path:   vfb_wrapper_8388608_1024s_1024s_28s_128s_16s_16s.dma_frame_buffer_8388608_1024s_1024s_28s_128s_16s_16s
=======================================================================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     345                8.42 %               
======================================================
Total SEQUENTIAL ELEMENTS in the block vfb_wrapper_8388608_1024s_1024s_28s_128s_16s_16s.dma_frame_buffer_8388608_1024s_1024s_28s_128s_16s_16s:	345 (3.30 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
LUTS          321                7.08 %               
MUX2_LUT5     43                 22.9 %               
MUX2_LUT6     20                 29.9 %               
ALU           166                18.4 %               
======================================================
Total COMBINATIONAL LOGIC in the block vfb_wrapper_8388608_1024s_1024s_28s_128s_16s_16s.dma_frame_buffer_8388608_1024s_1024s_28s_128s_16s_16s:	550 (5.27 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name                Total elements     Utilization     Notes
------------------------------------------------------------
BLOCK RAMS/ROMS     8                  34.8 %               
============================================================
Total MEMORY ELEMENTS in the block vfb_wrapper_8388608_1024s_1024s_28s_128s_16s_16s.dma_frame_buffer_8388608_1024s_1024s_28s_128s_16s_16s:	8 (0.08 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=dma_frame_buffer_8388608_1024s_1024s_28s_128s_16s_16s.dma_frame_ctrl_8388608_28s>
-------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   dma_frame_ctrl_8388608_28s   ########                 
Instance path:   dma_frame_buffer_8388608_1024s_1024s_28s_128s_16s_16s.dma_frame_ctrl_8388608_28s
=================================================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     18                 0.4390 %             
======================================================
Total SEQUENTIAL ELEMENTS in the block dma_frame_buffer_8388608_1024s_1024s_28s_128s_16s_16s.dma_frame_ctrl_8388608_28s:	18 (0.17 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
LUTS     4                  0.08820 %            
=================================================
Total COMBINATIONAL LOGIC in the block dma_frame_buffer_8388608_1024s_1024s_28s_128s_16s_16s.dma_frame_ctrl_8388608_28s:	4 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=dma_frame_buffer_8388608_1024s_1024s_28s_128s_16s_16s.dma_read_ctrl_1024s_28s_128s_16s_16s_64s_128s_6s_8s>
--------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   dma_read_ctrl_1024s_28s_128s_16s_16s_64s_128s_6s_8s   ########                 
Instance path:   dma_frame_buffer_8388608_1024s_1024s_28s_128s_16s_16s.dma_read_ctrl_1024s_28s_128s_16s_16s_64s_128s_6s_8s
==========================================================================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     164                4 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block dma_frame_buffer_8388608_1024s_1024s_28s_128s_16s_16s.dma_read_ctrl_1024s_28s_128s_16s_16s_64s_128s_6s_8s:	164 (1.57 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
LUTS          193                4.26 %               
MUX2_LUT5     38                 20.2 %               
MUX2_LUT6     18                 26.9 %               
ALU           91                 10.1 %               
======================================================
Total COMBINATIONAL LOGIC in the block dma_frame_buffer_8388608_1024s_1024s_28s_128s_16s_16s.dma_read_ctrl_1024s_28s_128s_16s_16s_64s_128s_6s_8s:	340 (3.26 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name                Total elements     Utilization     Notes
------------------------------------------------------------
BLOCK RAMS/ROMS     4                  17.4 %               
============================================================
Total MEMORY ELEMENTS in the block dma_frame_buffer_8388608_1024s_1024s_28s_128s_16s_16s.dma_read_ctrl_1024s_28s_128s_16s_16s_64s_128s_6s_8s:	4 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=dma_read_ctrl_1024s_28s_128s_16s_16s_64s_128s_6s_8s.fifo_dma_read_128_16>
-----------------------------------------------------------------------------------------
########   Utilization report for  cell:   fifo_dma_read_128_16   ########               
Instance path:   dma_read_ctrl_1024s_28s_128s_16s_16s_64s_128s_6s_8s.fifo_dma_read_128_16
=========================================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     102                2.49 %               
======================================================
Total SEQUENTIAL ELEMENTS in the block dma_read_ctrl_1024s_28s_128s_16s_16s_64s_128s_6s_8s.fifo_dma_read_128_16:	102 (0.98 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
LUTS          133                2.93 %               
MUX2_LUT5     38                 20.2 %               
MUX2_LUT6     18                 26.9 %               
ALU           43                 4.76 %               
======================================================
Total COMBINATIONAL LOGIC in the block dma_read_ctrl_1024s_28s_128s_16s_16s_64s_128s_6s_8s.fifo_dma_read_128_16:	232 (2.22 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name                Total elements     Utilization     Notes
------------------------------------------------------------
BLOCK RAMS/ROMS     4                  17.4 %               
============================================================
Total MEMORY ELEMENTS in the block dma_read_ctrl_1024s_28s_128s_16s_16s_64s_128s_6s_8s.fifo_dma_read_128_16:	4 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=fifo_dma_read_128_16.Üþfifo®fifo_dma_read_128_16_ >
---------------------------------------------------------------------------------------
########   Utilization report for  cell:   \\\~fifo\.fifo_dma_read_128_16_\    ########
Instance path:   fifo_dma_read_128_16.\\\~fifo\.fifo_dma_read_128_16_\                 
=======================================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     102                2.49 %               
======================================================
Total SEQUENTIAL ELEMENTS in the block fifo_dma_read_128_16.\\\~fifo\.fifo_dma_read_128_16_\ :	102 (0.98 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
LUTS          133                2.93 %               
MUX2_LUT5     38                 20.2 %               
MUX2_LUT6     18                 26.9 %               
ALU           43                 4.76 %               
======================================================
Total COMBINATIONAL LOGIC in the block fifo_dma_read_128_16.\\\~fifo\.fifo_dma_read_128_16_\ :	232 (2.22 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name                Total elements     Utilization     Notes
------------------------------------------------------------
BLOCK RAMS/ROMS     4                  17.4 %               
============================================================
Total MEMORY ELEMENTS in the block fifo_dma_read_128_16.\\\~fifo\.fifo_dma_read_128_16_\ :	4 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=dma_frame_buffer_8388608_1024s_1024s_28s_128s_16s_16s.dma_write_ctrl_1024s_28s_128s_16s_16s_64s_64s_6s_8s>
--------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   dma_write_ctrl_1024s_28s_128s_16s_16s_64s_64s_6s_8s   ########                 
Instance path:   dma_frame_buffer_8388608_1024s_1024s_28s_128s_16s_16s.dma_write_ctrl_1024s_28s_128s_16s_16s_64s_64s_6s_8s
==========================================================================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     163                3.98 %               
======================================================
Total SEQUENTIAL ELEMENTS in the block dma_frame_buffer_8388608_1024s_1024s_28s_128s_16s_16s.dma_write_ctrl_1024s_28s_128s_16s_16s_64s_64s_6s_8s:	163 (1.56 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
LUTS          124                2.73 %               
MUX2_LUT5     5                  2.66 %               
MUX2_LUT6     2                  2.99 %               
ALU           75                 8.31 %               
======================================================
Total COMBINATIONAL LOGIC in the block dma_frame_buffer_8388608_1024s_1024s_28s_128s_16s_16s.dma_write_ctrl_1024s_28s_128s_16s_16s_64s_64s_6s_8s:	206 (1.97 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name                Total elements     Utilization     Notes
------------------------------------------------------------
BLOCK RAMS/ROMS     4                  17.4 %               
============================================================
Total MEMORY ELEMENTS in the block dma_frame_buffer_8388608_1024s_1024s_28s_128s_16s_16s.dma_write_ctrl_1024s_28s_128s_16s_16s_64s_64s_6s_8s:	4 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=dma_write_ctrl_1024s_28s_128s_16s_16s_64s_64s_6s_8s.fifo_dma_write_16_128>
------------------------------------------------------------------------------------------
########   Utilization report for  cell:   fifo_dma_write_16_128   ########               
Instance path:   dma_write_ctrl_1024s_28s_128s_16s_16s_64s_64s_6s_8s.fifo_dma_write_16_128
==========================================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     106                2.59 %               
======================================================
Total SEQUENTIAL ELEMENTS in the block dma_write_ctrl_1024s_28s_128s_16s_16s_64s_64s_6s_8s.fifo_dma_write_16_128:	106 (1.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
LUTS          83                 1.83 %               
MUX2_LUT5     5                  2.66 %               
MUX2_LUT6     2                  2.99 %               
ALU           43                 4.76 %               
======================================================
Total COMBINATIONAL LOGIC in the block dma_write_ctrl_1024s_28s_128s_16s_16s_64s_64s_6s_8s.fifo_dma_write_16_128:	133 (1.27 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name                Total elements     Utilization     Notes
------------------------------------------------------------
BLOCK RAMS/ROMS     4                  17.4 %               
============================================================
Total MEMORY ELEMENTS in the block dma_write_ctrl_1024s_28s_128s_16s_16s_64s_64s_6s_8s.fifo_dma_write_16_128:	4 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=fifo_dma_write_16_128.Üþfifo®fifo_dma_write_16_128_ >
----------------------------------------------------------------------------------------
########   Utilization report for  cell:   \\\~fifo\.fifo_dma_write_16_128_\    ########
Instance path:   fifo_dma_write_16_128.\\\~fifo\.fifo_dma_write_16_128_\                
========================================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     106                2.59 %               
======================================================
Total SEQUENTIAL ELEMENTS in the block fifo_dma_write_16_128.\\\~fifo\.fifo_dma_write_16_128_\ :	106 (1.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
LUTS          83                 1.83 %               
MUX2_LUT5     5                  2.66 %               
MUX2_LUT6     2                  2.99 %               
ALU           43                 4.76 %               
======================================================
Total COMBINATIONAL LOGIC in the block fifo_dma_write_16_128.\\\~fifo\.fifo_dma_write_16_128_\ :	133 (1.27 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name                Total elements     Utilization     Notes
------------------------------------------------------------
BLOCK RAMS/ROMS     4                  17.4 %               
============================================================
Total MEMORY ELEMENTS in the block fifo_dma_write_16_128.\\\~fifo\.fifo_dma_write_16_128_\ :	4 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=video_top.wm8978_ctrl>
-----------------------------------------------------------------
########   Utilization report for  cell:   wm8978_ctrl   ########
Instance path:   video_top.wm8978_ctrl                           
=================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     184                4.49 %               
======================================================
Total SEQUENTIAL ELEMENTS in the block video_top.wm8978_ctrl:	184 (1.76 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
LUTS          186                4.1 %                
MUX2_LUT5     10                 5.32 %               
MUX2_LUT6     5                  7.46 %               
MUX2_LUT7     2                  100 %                
ALU           42                 4.65 %               
======================================================
Total COMBINATIONAL LOGIC in the block video_top.wm8978_ctrl:	245 (2.35 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=wm8978_ctrl.audio_receive_32>
----------------------------------------------------------------------
########   Utilization report for  cell:   audio_receive_32   ########
Instance path:   wm8978_ctrl.audio_receive_32                         
======================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     71                 1.73 %               
======================================================
Total SEQUENTIAL ELEMENTS in the block wm8978_ctrl.audio_receive_32:	71 (0.68 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
LUTS     50                 1.1 %                
ALU      6                  0.6640 %             
=================================================
Total COMBINATIONAL LOGIC in the block wm8978_ctrl.audio_receive_32:	56 (0.54 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=wm8978_ctrl.audio_send_32>
-------------------------------------------------------------------
########   Utilization report for  cell:   audio_send_32   ########
Instance path:   wm8978_ctrl.audio_send_32                         
===================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     40                 0.9760 %             
======================================================
Total SEQUENTIAL ELEMENTS in the block wm8978_ctrl.audio_send_32:	40 (0.38 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
LUTS          25                 0.5510 %             
MUX2_LUT5     8                  4.26 %               
MUX2_LUT6     4                  5.97 %               
MUX2_LUT7     2                  100 %                
ALU           6                  0.6640 %             
======================================================
Total COMBINATIONAL LOGIC in the block wm8978_ctrl.audio_send_32:	45 (0.43 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=wm8978_ctrl.wm8978_config_26_32_0_50000000_250000>
-------------------------------------------------------------------------------------------
########   Utilization report for  cell:   wm8978_config_26_32_0_50000000_250000   ########
Instance path:   wm8978_ctrl.wm8978_config_26_32_0_50000000_250000                         
===========================================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     73                 1.78 %               
======================================================
Total SEQUENTIAL ELEMENTS in the block wm8978_ctrl.wm8978_config_26_32_0_50000000_250000:	73 (0.70 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
LUTS          110                2.43 %               
MUX2_LUT5     2                  1.06 %               
MUX2_LUT6     1                  1.49 %               
ALU           30                 3.32 %               
======================================================
Total COMBINATIONAL LOGIC in the block wm8978_ctrl.wm8978_config_26_32_0_50000000_250000:	143 (1.37 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=wm8978_config_26_32_0_50000000_250000.i2c_dri_Z8>
-----------------------------------------------------------------
########   Utilization report for  cell:   i2c_dri_Z8   ######## 
Instance path:   wm8978_config_26_32_0_50000000_250000.i2c_dri_Z8
=================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     43                 1.05 %               
======================================================
Total SEQUENTIAL ELEMENTS in the block wm8978_config_26_32_0_50000000_250000.i2c_dri_Z8:	43 (0.41 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
LUTS          69                 1.52 %               
MUX2_LUT5     2                  1.06 %               
MUX2_LUT6     1                  1.49 %               
ALU           17                 1.88 %               
======================================================
Total COMBINATIONAL LOGIC in the block wm8978_config_26_32_0_50000000_250000.i2c_dri_Z8:	89 (0.85 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=wm8978_config_26_32_0_50000000_250000.i2c_reg_cfg_32_19_30_45>
------------------------------------------------------------------------------
########   Utilization report for  cell:   i2c_reg_cfg_32_19_30_45   ######## 
Instance path:   wm8978_config_26_32_0_50000000_250000.i2c_reg_cfg_32_19_30_45
==============================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     30                 0.7320 %             
======================================================
Total SEQUENTIAL ELEMENTS in the block wm8978_config_26_32_0_50000000_250000.i2c_reg_cfg_32_19_30_45:	30 (0.29 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
LUTS     41                 0.9040 %             
ALU      13                 1.44 %               
=================================================
Total COMBINATIONAL LOGIC in the block wm8978_config_26_32_0_50000000_250000.i2c_reg_cfg_32_19_30_45:	54 (0.52 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

##### END OF AREA REPORT #####]
</a></body></html>
