INFO: [VRFC 10-163] Analyzing VHDL file "E:/project_5/project_5/project_5.srcs/sources_1/new/Clock_Divider.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Clock_Divider
INFO: [VRFC 10-163] Analyzing VHDL file "E:/project_3/project_3.srcs/sources_1/new/7dd_d.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity SevenDD_d
INFO: [VRFC 10-163] Analyzing VHDL file "E:/project_5/project_5/project_5.srcs/sources_1/new/Reg_ff.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Reg_ff
INFO: [VRFC 10-163] Analyzing VHDL file "E:/project_3/project_3.srcs/sources_1/new/ALU_d.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU_d
INFO: [VRFC 10-163] Analyzing VHDL file "E:/project_5/project_5/project_5.srcs/sources_1/new/AcuData.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AcuData
INFO: [VRFC 10-163] Analyzing VHDL file "E:/project_5/project_5/project_5.srcs/sim_1/new/AcuTB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AcuTB
