#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sat Dec  2 15:27:06 2023
# Process ID: 10036
# Current directory: D:/PersonalCloud/MSE/PDS/TP_Final/pds-MSE-8Co2023
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14012 D:\PersonalCloud\MSE\PDS\TP_Final\pds-MSE-8Co2023\PDS_Test.xpr
# Log file: D:/PersonalCloud/MSE/PDS/TP_Final/pds-MSE-8Co2023/vivado.log
# Journal file: D:/PersonalCloud/MSE/PDS/TP_Final/pds-MSE-8Co2023\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/PersonalCloud/MSE/PDS/TP_Final/pds-MSE-8Co2023/PDS_Test.xpr
INFO: [Project 1-313] Project file moved from '/home/marcos/Repositorios/pds-MSE-8Co2023' since last save.
WARNING: [filemgmt 56-2] Board Part Repository Path: Could not find the directory 'D:/PersonalCloud/MSE/PDS/.Xilinx/Vivado/2020.2/xhub/board_store/xilinx_board_store', nor could it be found using path 'D:/home/marcos/.Xilinx/Vivado/2020.2/xhub/board_store/xilinx_board_store'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2020.2/data/ip'.
update_compile_order -fileset sources_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7z010clg400-1
Top: filtro_fir_cadena
INFO: [Device 21-403] Loading part xc7z010clg400-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1531.051 ; gain = 255.004
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'filtro_fir_cadena' [D:/PersonalCloud/MSE/PDS/TP_Final/pds-MSE-8Co2023/PDS_Test.srcs/sources_1/new/fir_chain.vhd:31]
	Parameter N bound to: 2 - type: integer 
	Parameter M bound to: 3 - type: integer 
WARNING: [Synth 8-506] null port 'coeficientes[0]' ignored [D:/PersonalCloud/MSE/PDS/TP_Final/pds-MSE-8Co2023/PDS_Test.srcs/sources_1/new/fir_chain.vhd:26]
WARNING: [Synth 8-506] null port 'coeficientes[1]' ignored [D:/PersonalCloud/MSE/PDS/TP_Final/pds-MSE-8Co2023/PDS_Test.srcs/sources_1/new/fir_chain.vhd:26]
WARNING: [Synth 8-506] null port 'coeficientes[2]' ignored [D:/PersonalCloud/MSE/PDS/TP_Final/pds-MSE-8Co2023/PDS_Test.srcs/sources_1/new/fir_chain.vhd:26]
INFO: [Synth 8-3491] module 'fir_core' declared at 'D:/PersonalCloud/MSE/PDS/TP_Final/pds-MSE-8Co2023/PDS_Test.srcs/sources_1/new/fir_filter.vhd:6' bound to instance 'fir_i' of component 'fir_core' [D:/PersonalCloud/MSE/PDS/TP_Final/pds-MSE-8Co2023/PDS_Test.srcs/sources_1/new/fir_chain.vhd:56]
INFO: [Synth 8-638] synthesizing module 'fir_core' [D:/PersonalCloud/MSE/PDS/TP_Final/pds-MSE-8Co2023/PDS_Test.srcs/sources_1/new/fir_filter.vhd:23]
	Parameter N bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fir_core' (1#1) [D:/PersonalCloud/MSE/PDS/TP_Final/pds-MSE-8Co2023/PDS_Test.srcs/sources_1/new/fir_filter.vhd:23]
ERROR: [Synth 8-549] port width mismatch for port 'coeficiente': port width = 2, actual width = 0 [D:/PersonalCloud/MSE/PDS/TP_Final/pds-MSE-8Co2023/PDS_Test.srcs/sources_1/new/fir_chain.vhd:62]
ERROR: [Synth 8-285] failed synthesizing module 'filtro_fir_cadena' [D:/PersonalCloud/MSE/PDS/TP_Final/pds-MSE-8Co2023/PDS_Test.srcs/sources_1/new/fir_chain.vhd:31]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1586.812 ; gain = 310.766
---------------------------------------------------------------------------------
RTL Elaboration failed
5 Infos, 3 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7z010clg400-1
Top: filtro_fir_cadena
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1611.582 ; gain = 10.238
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'filtro_fir_cadena' [D:/PersonalCloud/MSE/PDS/TP_Final/pds-MSE-8Co2023/PDS_Test.srcs/sources_1/new/fir_chain.vhd:31]
	Parameter N bound to: 2 - type: integer 
	Parameter M bound to: 3 - type: integer 
WARNING: [Synth 8-506] null port 'coeficientes[0]' ignored [D:/PersonalCloud/MSE/PDS/TP_Final/pds-MSE-8Co2023/PDS_Test.srcs/sources_1/new/fir_chain.vhd:26]
WARNING: [Synth 8-506] null port 'coeficientes[1]' ignored [D:/PersonalCloud/MSE/PDS/TP_Final/pds-MSE-8Co2023/PDS_Test.srcs/sources_1/new/fir_chain.vhd:26]
WARNING: [Synth 8-506] null port 'coeficientes[2]' ignored [D:/PersonalCloud/MSE/PDS/TP_Final/pds-MSE-8Co2023/PDS_Test.srcs/sources_1/new/fir_chain.vhd:26]
INFO: [Synth 8-3491] module 'fir_core' declared at 'D:/PersonalCloud/MSE/PDS/TP_Final/pds-MSE-8Co2023/PDS_Test.srcs/sources_1/new/fir_filter.vhd:6' bound to instance 'fir_i' of component 'fir_core' [D:/PersonalCloud/MSE/PDS/TP_Final/pds-MSE-8Co2023/PDS_Test.srcs/sources_1/new/fir_chain.vhd:56]
INFO: [Synth 8-638] synthesizing module 'fir_core' [D:/PersonalCloud/MSE/PDS/TP_Final/pds-MSE-8Co2023/PDS_Test.srcs/sources_1/new/fir_filter.vhd:23]
	Parameter N bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fir_core' (1#1) [D:/PersonalCloud/MSE/PDS/TP_Final/pds-MSE-8Co2023/PDS_Test.srcs/sources_1/new/fir_filter.vhd:23]
ERROR: [Synth 8-549] port width mismatch for port 'coeficiente': port width = 2, actual width = 0 [D:/PersonalCloud/MSE/PDS/TP_Final/pds-MSE-8Co2023/PDS_Test.srcs/sources_1/new/fir_chain.vhd:62]
ERROR: [Synth 8-285] failed synthesizing module 'filtro_fir_cadena' [D:/PersonalCloud/MSE/PDS/TP_Final/pds-MSE-8Co2023/PDS_Test.srcs/sources_1/new/fir_chain.vhd:31]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1611.582 ; gain = 10.238
---------------------------------------------------------------------------------
RTL Elaboration failed
4 Infos, 3 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7z010clg400-1
Top: filtro_fir_cadena
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1630.664 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'filtro_fir_cadena' [D:/PersonalCloud/MSE/PDS/TP_Final/pds-MSE-8Co2023/PDS_Test.srcs/sources_1/new/fir_chain.vhd:31]
	Parameter N bound to: 2 - type: integer 
	Parameter M bound to: 3 - type: integer 
WARNING: [Synth 8-506] null port 'coeficientes[0]' ignored [D:/PersonalCloud/MSE/PDS/TP_Final/pds-MSE-8Co2023/PDS_Test.srcs/sources_1/new/fir_chain.vhd:26]
WARNING: [Synth 8-506] null port 'coeficientes[1]' ignored [D:/PersonalCloud/MSE/PDS/TP_Final/pds-MSE-8Co2023/PDS_Test.srcs/sources_1/new/fir_chain.vhd:26]
WARNING: [Synth 8-506] null port 'coeficientes[2]' ignored [D:/PersonalCloud/MSE/PDS/TP_Final/pds-MSE-8Co2023/PDS_Test.srcs/sources_1/new/fir_chain.vhd:26]
INFO: [Synth 8-3491] module 'fir_core' declared at 'D:/PersonalCloud/MSE/PDS/TP_Final/pds-MSE-8Co2023/PDS_Test.srcs/sources_1/new/fir_filter.vhd:6' bound to instance 'fir_i' of component 'fir_core' [D:/PersonalCloud/MSE/PDS/TP_Final/pds-MSE-8Co2023/PDS_Test.srcs/sources_1/new/fir_chain.vhd:56]
INFO: [Synth 8-638] synthesizing module 'fir_core' [D:/PersonalCloud/MSE/PDS/TP_Final/pds-MSE-8Co2023/PDS_Test.srcs/sources_1/new/fir_filter.vhd:23]
	Parameter N bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fir_core' (1#1) [D:/PersonalCloud/MSE/PDS/TP_Final/pds-MSE-8Co2023/PDS_Test.srcs/sources_1/new/fir_filter.vhd:23]
ERROR: [Synth 8-549] port width mismatch for port 'coeficiente': port width = 2, actual width = 0 [D:/PersonalCloud/MSE/PDS/TP_Final/pds-MSE-8Co2023/PDS_Test.srcs/sources_1/new/fir_chain.vhd:62]
ERROR: [Synth 8-285] failed synthesizing module 'filtro_fir_cadena' [D:/PersonalCloud/MSE/PDS/TP_Final/pds-MSE-8Co2023/PDS_Test.srcs/sources_1/new/fir_chain.vhd:31]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1630.664 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
4 Infos, 3 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7z010clg400-1
Top: filtro_fir_cadena
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1656.289 ; gain = 15.875
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'filtro_fir_cadena' [D:/PersonalCloud/MSE/PDS/TP_Final/pds-MSE-8Co2023/PDS_Test.srcs/sources_1/new/fir_chain.vhd:31]
	Parameter N bound to: 2 - type: integer 
	Parameter M bound to: 3 - type: integer 
WARNING: [Synth 8-506] null port 'coeficientes[0]' ignored [D:/PersonalCloud/MSE/PDS/TP_Final/pds-MSE-8Co2023/PDS_Test.srcs/sources_1/new/fir_chain.vhd:26]
WARNING: [Synth 8-506] null port 'coeficientes[1]' ignored [D:/PersonalCloud/MSE/PDS/TP_Final/pds-MSE-8Co2023/PDS_Test.srcs/sources_1/new/fir_chain.vhd:26]
WARNING: [Synth 8-506] null port 'coeficientes[2]' ignored [D:/PersonalCloud/MSE/PDS/TP_Final/pds-MSE-8Co2023/PDS_Test.srcs/sources_1/new/fir_chain.vhd:26]
INFO: [Synth 8-3491] module 'fir_core' declared at 'D:/PersonalCloud/MSE/PDS/TP_Final/pds-MSE-8Co2023/PDS_Test.srcs/sources_1/new/fir_filter.vhd:6' bound to instance 'fir_i' of component 'fir_core' [D:/PersonalCloud/MSE/PDS/TP_Final/pds-MSE-8Co2023/PDS_Test.srcs/sources_1/new/fir_chain.vhd:58]
INFO: [Synth 8-638] synthesizing module 'fir_core' [D:/PersonalCloud/MSE/PDS/TP_Final/pds-MSE-8Co2023/PDS_Test.srcs/sources_1/new/fir_filter.vhd:23]
	Parameter N bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fir_core' (1#1) [D:/PersonalCloud/MSE/PDS/TP_Final/pds-MSE-8Co2023/PDS_Test.srcs/sources_1/new/fir_filter.vhd:23]
ERROR: [Synth 8-549] port width mismatch for port 'coeficiente': port width = 2, actual width = 0 [D:/PersonalCloud/MSE/PDS/TP_Final/pds-MSE-8Co2023/PDS_Test.srcs/sources_1/new/fir_chain.vhd:64]
ERROR: [Synth 8-285] failed synthesizing module 'filtro_fir_cadena' [D:/PersonalCloud/MSE/PDS/TP_Final/pds-MSE-8Co2023/PDS_Test.srcs/sources_1/new/fir_chain.vhd:31]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1656.289 ; gain = 15.875
---------------------------------------------------------------------------------
RTL Elaboration failed
4 Infos, 3 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7z010clg400-1
Top: filtro_fir_cadena
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1656.289 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'filtro_fir_cadena' [D:/PersonalCloud/MSE/PDS/TP_Final/pds-MSE-8Co2023/PDS_Test.srcs/sources_1/new/fir_chain.vhd:31]
	Parameter N bound to: 2 - type: integer 
	Parameter M bound to: 3 - type: integer 
WARNING: [Synth 8-506] null port 'coeficientes[0]' ignored [D:/PersonalCloud/MSE/PDS/TP_Final/pds-MSE-8Co2023/PDS_Test.srcs/sources_1/new/fir_chain.vhd:26]
WARNING: [Synth 8-506] null port 'coeficientes[1]' ignored [D:/PersonalCloud/MSE/PDS/TP_Final/pds-MSE-8Co2023/PDS_Test.srcs/sources_1/new/fir_chain.vhd:26]
WARNING: [Synth 8-506] null port 'coeficientes[2]' ignored [D:/PersonalCloud/MSE/PDS/TP_Final/pds-MSE-8Co2023/PDS_Test.srcs/sources_1/new/fir_chain.vhd:26]
INFO: [Synth 8-3491] module 'fir_core' declared at 'D:/PersonalCloud/MSE/PDS/TP_Final/pds-MSE-8Co2023/PDS_Test.srcs/sources_1/new/fir_filter.vhd:6' bound to instance 'fir_i' of component 'fir_core' [D:/PersonalCloud/MSE/PDS/TP_Final/pds-MSE-8Co2023/PDS_Test.srcs/sources_1/new/fir_chain.vhd:59]
INFO: [Synth 8-638] synthesizing module 'fir_core' [D:/PersonalCloud/MSE/PDS/TP_Final/pds-MSE-8Co2023/PDS_Test.srcs/sources_1/new/fir_filter.vhd:23]
	Parameter N bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fir_core' (1#1) [D:/PersonalCloud/MSE/PDS/TP_Final/pds-MSE-8Co2023/PDS_Test.srcs/sources_1/new/fir_filter.vhd:23]
INFO: [Synth 8-3491] module 'fir_core' declared at 'D:/PersonalCloud/MSE/PDS/TP_Final/pds-MSE-8Co2023/PDS_Test.srcs/sources_1/new/fir_filter.vhd:6' bound to instance 'fir_i' of component 'fir_core' [D:/PersonalCloud/MSE/PDS/TP_Final/pds-MSE-8Co2023/PDS_Test.srcs/sources_1/new/fir_chain.vhd:59]
INFO: [Synth 8-3491] module 'fir_core' declared at 'D:/PersonalCloud/MSE/PDS/TP_Final/pds-MSE-8Co2023/PDS_Test.srcs/sources_1/new/fir_filter.vhd:6' bound to instance 'fir_i' of component 'fir_core' [D:/PersonalCloud/MSE/PDS/TP_Final/pds-MSE-8Co2023/PDS_Test.srcs/sources_1/new/fir_chain.vhd:59]
INFO: [Synth 8-256] done synthesizing module 'filtro_fir_cadena' (2#1) [D:/PersonalCloud/MSE/PDS/TP_Final/pds-MSE-8Co2023/PDS_Test.srcs/sources_1/new/fir_chain.vhd:31]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1656.289 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1656.289 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1656.289 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1656.289 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1770.285 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 1852.672 ; gain = 196.383
9 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 1852.672 ; gain = 196.383
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1877.523 ; gain = 23.578
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'filtro_fir_cadena' [D:/PersonalCloud/MSE/PDS/TP_Final/pds-MSE-8Co2023/PDS_Test.srcs/sources_1/new/fir_chain.vhd:31]
	Parameter N bound to: 2 - type: integer 
	Parameter M bound to: 3 - type: integer 
WARNING: [Synth 8-506] null port 'coeficientes[0]' ignored [D:/PersonalCloud/MSE/PDS/TP_Final/pds-MSE-8Co2023/PDS_Test.srcs/sources_1/new/fir_chain.vhd:26]
WARNING: [Synth 8-506] null port 'coeficientes[1]' ignored [D:/PersonalCloud/MSE/PDS/TP_Final/pds-MSE-8Co2023/PDS_Test.srcs/sources_1/new/fir_chain.vhd:26]
WARNING: [Synth 8-506] null port 'coeficientes[2]' ignored [D:/PersonalCloud/MSE/PDS/TP_Final/pds-MSE-8Co2023/PDS_Test.srcs/sources_1/new/fir_chain.vhd:26]
INFO: [Synth 8-3491] module 'fir_core' declared at 'D:/PersonalCloud/MSE/PDS/TP_Final/pds-MSE-8Co2023/PDS_Test.srcs/sources_1/new/fir_filter.vhd:6' bound to instance 'fir_i' of component 'fir_core' [D:/PersonalCloud/MSE/PDS/TP_Final/pds-MSE-8Co2023/PDS_Test.srcs/sources_1/new/fir_chain.vhd:59]
INFO: [Synth 8-638] synthesizing module 'fir_core' [D:/PersonalCloud/MSE/PDS/TP_Final/pds-MSE-8Co2023/PDS_Test.srcs/sources_1/new/fir_filter.vhd:23]
	Parameter N bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fir_core' (1#1) [D:/PersonalCloud/MSE/PDS/TP_Final/pds-MSE-8Co2023/PDS_Test.srcs/sources_1/new/fir_filter.vhd:23]
INFO: [Synth 8-3491] module 'fir_core' declared at 'D:/PersonalCloud/MSE/PDS/TP_Final/pds-MSE-8Co2023/PDS_Test.srcs/sources_1/new/fir_filter.vhd:6' bound to instance 'fir_i' of component 'fir_core' [D:/PersonalCloud/MSE/PDS/TP_Final/pds-MSE-8Co2023/PDS_Test.srcs/sources_1/new/fir_chain.vhd:59]
INFO: [Synth 8-3491] module 'fir_core' declared at 'D:/PersonalCloud/MSE/PDS/TP_Final/pds-MSE-8Co2023/PDS_Test.srcs/sources_1/new/fir_filter.vhd:6' bound to instance 'fir_i' of component 'fir_core' [D:/PersonalCloud/MSE/PDS/TP_Final/pds-MSE-8Co2023/PDS_Test.srcs/sources_1/new/fir_chain.vhd:59]
INFO: [Synth 8-256] done synthesizing module 'filtro_fir_cadena' (2#1) [D:/PersonalCloud/MSE/PDS/TP_Final/pds-MSE-8Co2023/PDS_Test.srcs/sources_1/new/fir_chain.vhd:31]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1913.090 ; gain = 59.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1936.988 ; gain = 83.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1936.988 ; gain = 83.043
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1954.977 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 1954.977 ; gain = 101.031
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1954.977 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'filtro_fir_cadena' [D:/PersonalCloud/MSE/PDS/TP_Final/pds-MSE-8Co2023/PDS_Test.srcs/sources_1/new/fir_chain.vhd:31]
	Parameter N bound to: 2 - type: integer 
	Parameter M bound to: 3 - type: integer 
WARNING: [Synth 8-506] null port 'coeficientes[0]' ignored [D:/PersonalCloud/MSE/PDS/TP_Final/pds-MSE-8Co2023/PDS_Test.srcs/sources_1/new/fir_chain.vhd:26]
WARNING: [Synth 8-506] null port 'coeficientes[1]' ignored [D:/PersonalCloud/MSE/PDS/TP_Final/pds-MSE-8Co2023/PDS_Test.srcs/sources_1/new/fir_chain.vhd:26]
WARNING: [Synth 8-506] null port 'coeficientes[2]' ignored [D:/PersonalCloud/MSE/PDS/TP_Final/pds-MSE-8Co2023/PDS_Test.srcs/sources_1/new/fir_chain.vhd:26]
INFO: [Synth 8-3491] module 'fir_core' declared at 'D:/PersonalCloud/MSE/PDS/TP_Final/pds-MSE-8Co2023/PDS_Test.srcs/sources_1/new/fir_filter.vhd:6' bound to instance 'fir_i' of component 'fir_core' [D:/PersonalCloud/MSE/PDS/TP_Final/pds-MSE-8Co2023/PDS_Test.srcs/sources_1/new/fir_chain.vhd:59]
INFO: [Synth 8-638] synthesizing module 'fir_core' [D:/PersonalCloud/MSE/PDS/TP_Final/pds-MSE-8Co2023/PDS_Test.srcs/sources_1/new/fir_filter.vhd:23]
	Parameter N bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fir_core' (1#1) [D:/PersonalCloud/MSE/PDS/TP_Final/pds-MSE-8Co2023/PDS_Test.srcs/sources_1/new/fir_filter.vhd:23]
INFO: [Synth 8-3491] module 'fir_core' declared at 'D:/PersonalCloud/MSE/PDS/TP_Final/pds-MSE-8Co2023/PDS_Test.srcs/sources_1/new/fir_filter.vhd:6' bound to instance 'fir_i' of component 'fir_core' [D:/PersonalCloud/MSE/PDS/TP_Final/pds-MSE-8Co2023/PDS_Test.srcs/sources_1/new/fir_chain.vhd:59]
INFO: [Synth 8-3491] module 'fir_core' declared at 'D:/PersonalCloud/MSE/PDS/TP_Final/pds-MSE-8Co2023/PDS_Test.srcs/sources_1/new/fir_filter.vhd:6' bound to instance 'fir_i' of component 'fir_core' [D:/PersonalCloud/MSE/PDS/TP_Final/pds-MSE-8Co2023/PDS_Test.srcs/sources_1/new/fir_chain.vhd:59]
INFO: [Synth 8-256] done synthesizing module 'filtro_fir_cadena' (2#1) [D:/PersonalCloud/MSE/PDS/TP_Final/pds-MSE-8Co2023/PDS_Test.srcs/sources_1/new/fir_chain.vhd:31]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1954.977 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1954.977 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1954.977 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1960.027 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 1960.027 ; gain = 5.051
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1960.027 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'filtro_fir_cadena' [D:/PersonalCloud/MSE/PDS/TP_Final/pds-MSE-8Co2023/PDS_Test.srcs/sources_1/new/fir_chain.vhd:31]
	Parameter N bound to: 2 - type: integer 
	Parameter M bound to: 3 - type: integer 
WARNING: [Synth 8-506] null port 'coeficientes[0]' ignored [D:/PersonalCloud/MSE/PDS/TP_Final/pds-MSE-8Co2023/PDS_Test.srcs/sources_1/new/fir_chain.vhd:26]
WARNING: [Synth 8-506] null port 'coeficientes[1]' ignored [D:/PersonalCloud/MSE/PDS/TP_Final/pds-MSE-8Co2023/PDS_Test.srcs/sources_1/new/fir_chain.vhd:26]
WARNING: [Synth 8-506] null port 'coeficientes[2]' ignored [D:/PersonalCloud/MSE/PDS/TP_Final/pds-MSE-8Co2023/PDS_Test.srcs/sources_1/new/fir_chain.vhd:26]
INFO: [Synth 8-3491] module 'fir_core' declared at 'D:/PersonalCloud/MSE/PDS/TP_Final/pds-MSE-8Co2023/PDS_Test.srcs/sources_1/new/fir_filter.vhd:6' bound to instance 'fir_i' of component 'fir_core' [D:/PersonalCloud/MSE/PDS/TP_Final/pds-MSE-8Co2023/PDS_Test.srcs/sources_1/new/fir_chain.vhd:59]
INFO: [Synth 8-638] synthesizing module 'fir_core' [D:/PersonalCloud/MSE/PDS/TP_Final/pds-MSE-8Co2023/PDS_Test.srcs/sources_1/new/fir_filter.vhd:23]
	Parameter N bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fir_core' (1#1) [D:/PersonalCloud/MSE/PDS/TP_Final/pds-MSE-8Co2023/PDS_Test.srcs/sources_1/new/fir_filter.vhd:23]
INFO: [Synth 8-3491] module 'fir_core' declared at 'D:/PersonalCloud/MSE/PDS/TP_Final/pds-MSE-8Co2023/PDS_Test.srcs/sources_1/new/fir_filter.vhd:6' bound to instance 'fir_i' of component 'fir_core' [D:/PersonalCloud/MSE/PDS/TP_Final/pds-MSE-8Co2023/PDS_Test.srcs/sources_1/new/fir_chain.vhd:59]
INFO: [Synth 8-3491] module 'fir_core' declared at 'D:/PersonalCloud/MSE/PDS/TP_Final/pds-MSE-8Co2023/PDS_Test.srcs/sources_1/new/fir_filter.vhd:6' bound to instance 'fir_i' of component 'fir_core' [D:/PersonalCloud/MSE/PDS/TP_Final/pds-MSE-8Co2023/PDS_Test.srcs/sources_1/new/fir_chain.vhd:59]
INFO: [Synth 8-256] done synthesizing module 'filtro_fir_cadena' (2#1) [D:/PersonalCloud/MSE/PDS/TP_Final/pds-MSE-8Co2023/PDS_Test.srcs/sources_1/new/fir_chain.vhd:31]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1960.027 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1960.027 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1960.027 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1969.945 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 1969.945 ; gain = 9.918
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1969.945 ; gain = 0.000
---------------------------------------------------------------------------------
ERROR: [Synth 8-2236] indexed name prefix type std_ulogic is not an array type [D:/PersonalCloud/MSE/PDS/TP_Final/pds-MSE-8Co2023/PDS_Test.srcs/sources_1/new/fir_chain.vhd:71]
INFO: [Synth 8-2810] unit behavioral ignored due to previous errors [D:/PersonalCloud/MSE/PDS/TP_Final/pds-MSE-8Co2023/PDS_Test.srcs/sources_1/new/fir_chain.vhd:37]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1969.945 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
refresh_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1969.945 ; gain = 0.000
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1969.945 ; gain = 0.000
---------------------------------------------------------------------------------
ERROR: [Synth 8-1031] coef is not declared [D:/PersonalCloud/MSE/PDS/TP_Final/pds-MSE-8Co2023/PDS_Test.srcs/sources_1/new/fir_chain.vhd:55]
INFO: [Synth 8-2810] unit behavioral ignored due to previous errors [D:/PersonalCloud/MSE/PDS/TP_Final/pds-MSE-8Co2023/PDS_Test.srcs/sources_1/new/fir_chain.vhd:31]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1969.945 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
refresh_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1969.945 ; gain = 0.000
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1980.152 ; gain = 10.207
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'filtro_fir_cadena' [D:/PersonalCloud/MSE/PDS/TP_Final/pds-MSE-8Co2023/PDS_Test.srcs/sources_1/new/fir_chain.vhd:31]
	Parameter N bound to: 2 - type: integer 
	Parameter M bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'fir_core' declared at 'D:/PersonalCloud/MSE/PDS/TP_Final/pds-MSE-8Co2023/PDS_Test.srcs/sources_1/new/fir_filter.vhd:6' bound to instance 'fir_i' of component 'fir_core' [D:/PersonalCloud/MSE/PDS/TP_Final/pds-MSE-8Co2023/PDS_Test.srcs/sources_1/new/fir_chain.vhd:57]
INFO: [Synth 8-638] synthesizing module 'fir_core' [D:/PersonalCloud/MSE/PDS/TP_Final/pds-MSE-8Co2023/PDS_Test.srcs/sources_1/new/fir_filter.vhd:23]
	Parameter N bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fir_core' (1#1) [D:/PersonalCloud/MSE/PDS/TP_Final/pds-MSE-8Co2023/PDS_Test.srcs/sources_1/new/fir_filter.vhd:23]
ERROR: [Synth 8-248] direction of slice does not match direction of prefix [D:/PersonalCloud/MSE/PDS/TP_Final/pds-MSE-8Co2023/PDS_Test.srcs/sources_1/new/fir_chain.vhd:63]
ERROR: [Synth 8-285] failed synthesizing module 'filtro_fir_cadena' [D:/PersonalCloud/MSE/PDS/TP_Final/pds-MSE-8Co2023/PDS_Test.srcs/sources_1/new/fir_chain.vhd:31]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1980.152 ; gain = 10.207
---------------------------------------------------------------------------------
RTL Elaboration failed
refresh_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1980.152 ; gain = 10.207
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1980.152 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'filtro_fir_cadena' [D:/PersonalCloud/MSE/PDS/TP_Final/pds-MSE-8Co2023/PDS_Test.srcs/sources_1/new/fir_chain.vhd:31]
	Parameter N bound to: 2 - type: integer 
	Parameter M bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'fir_core' declared at 'D:/PersonalCloud/MSE/PDS/TP_Final/pds-MSE-8Co2023/PDS_Test.srcs/sources_1/new/fir_filter.vhd:6' bound to instance 'fir_i' of component 'fir_core' [D:/PersonalCloud/MSE/PDS/TP_Final/pds-MSE-8Co2023/PDS_Test.srcs/sources_1/new/fir_chain.vhd:57]
INFO: [Synth 8-638] synthesizing module 'fir_core' [D:/PersonalCloud/MSE/PDS/TP_Final/pds-MSE-8Co2023/PDS_Test.srcs/sources_1/new/fir_filter.vhd:23]
	Parameter N bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fir_core' (1#1) [D:/PersonalCloud/MSE/PDS/TP_Final/pds-MSE-8Co2023/PDS_Test.srcs/sources_1/new/fir_filter.vhd:23]
ERROR: [Synth 8-248] direction of slice does not match direction of prefix [D:/PersonalCloud/MSE/PDS/TP_Final/pds-MSE-8Co2023/PDS_Test.srcs/sources_1/new/fir_chain.vhd:62]
ERROR: [Synth 8-248] direction of slice does not match direction of prefix [D:/PersonalCloud/MSE/PDS/TP_Final/pds-MSE-8Co2023/PDS_Test.srcs/sources_1/new/fir_chain.vhd:63]
ERROR: [Synth 8-549] port width mismatch for port 'salida': port width = 2, actual width = 6 [D:/PersonalCloud/MSE/PDS/TP_Final/pds-MSE-8Co2023/PDS_Test.srcs/sources_1/new/fir_chain.vhd:64]
ERROR: [Synth 8-285] failed synthesizing module 'filtro_fir_cadena' [D:/PersonalCloud/MSE/PDS/TP_Final/pds-MSE-8Co2023/PDS_Test.srcs/sources_1/new/fir_chain.vhd:31]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1980.152 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
refresh_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1980.152 ; gain = 0.000
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1980.152 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'filtro_fir_cadena' [D:/PersonalCloud/MSE/PDS/TP_Final/pds-MSE-8Co2023/PDS_Test.srcs/sources_1/new/fir_chain.vhd:31]
	Parameter N bound to: 2 - type: integer 
	Parameter M bound to: 3 - type: integer 
ERROR: [Synth 8-248] direction of slice does not match direction of prefix [D:/PersonalCloud/MSE/PDS/TP_Final/pds-MSE-8Co2023/PDS_Test.srcs/sources_1/new/fir_chain.vhd:56]
ERROR: [Synth 8-285] failed synthesizing module 'filtro_fir_cadena' [D:/PersonalCloud/MSE/PDS/TP_Final/pds-MSE-8Co2023/PDS_Test.srcs/sources_1/new/fir_chain.vhd:31]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1980.152 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
refresh_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1980.152 ; gain = 0.000
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
close_design
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7z010clg400-1
Top: filtro_fir_cadena
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1980.152 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'filtro_fir_cadena' [D:/PersonalCloud/MSE/PDS/TP_Final/pds-MSE-8Co2023/PDS_Test.srcs/sources_1/new/fir_chain.vhd:31]
	Parameter N bound to: 2 - type: integer 
	Parameter M bound to: 3 - type: integer 
ERROR: [Synth 8-248] direction of slice does not match direction of prefix [D:/PersonalCloud/MSE/PDS/TP_Final/pds-MSE-8Co2023/PDS_Test.srcs/sources_1/new/fir_chain.vhd:56]
ERROR: [Synth 8-285] failed synthesizing module 'filtro_fir_cadena' [D:/PersonalCloud/MSE/PDS/TP_Final/pds-MSE-8Co2023/PDS_Test.srcs/sources_1/new/fir_chain.vhd:31]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1980.152 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
1 Infos, 0 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7z010clg400-1
Top: filtro_fir_cadena
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1980.152 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'filtro_fir_cadena' [D:/PersonalCloud/MSE/PDS/TP_Final/pds-MSE-8Co2023/PDS_Test.srcs/sources_1/new/fir_chain.vhd:31]
	Parameter N bound to: 2 - type: integer 
	Parameter M bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'fir_core' declared at 'D:/PersonalCloud/MSE/PDS/TP_Final/pds-MSE-8Co2023/PDS_Test.srcs/sources_1/new/fir_filter.vhd:6' bound to instance 'fir_i' of component 'fir_core' [D:/PersonalCloud/MSE/PDS/TP_Final/pds-MSE-8Co2023/PDS_Test.srcs/sources_1/new/fir_chain.vhd:57]
INFO: [Synth 8-638] synthesizing module 'fir_core' [D:/PersonalCloud/MSE/PDS/TP_Final/pds-MSE-8Co2023/PDS_Test.srcs/sources_1/new/fir_filter.vhd:23]
	Parameter N bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fir_core' (1#1) [D:/PersonalCloud/MSE/PDS/TP_Final/pds-MSE-8Co2023/PDS_Test.srcs/sources_1/new/fir_filter.vhd:23]
ERROR: [Synth 8-248] direction of slice does not match direction of prefix [D:/PersonalCloud/MSE/PDS/TP_Final/pds-MSE-8Co2023/PDS_Test.srcs/sources_1/new/fir_chain.vhd:62]
ERROR: [Synth 8-248] direction of slice does not match direction of prefix [D:/PersonalCloud/MSE/PDS/TP_Final/pds-MSE-8Co2023/PDS_Test.srcs/sources_1/new/fir_chain.vhd:63]
ERROR: [Synth 8-248] direction of slice does not match direction of prefix [D:/PersonalCloud/MSE/PDS/TP_Final/pds-MSE-8Co2023/PDS_Test.srcs/sources_1/new/fir_chain.vhd:64]
ERROR: [Synth 8-285] failed synthesizing module 'filtro_fir_cadena' [D:/PersonalCloud/MSE/PDS/TP_Final/pds-MSE-8Co2023/PDS_Test.srcs/sources_1/new/fir_chain.vhd:31]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1980.152 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
4 Infos, 0 Warnings, 0 Critical Warnings and 5 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7z010clg400-1
Top: filtro_fir_cadena
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1980.152 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'filtro_fir_cadena' [D:/PersonalCloud/MSE/PDS/TP_Final/pds-MSE-8Co2023/PDS_Test.srcs/sources_1/new/fir_chain.vhd:31]
	Parameter N bound to: 2 - type: integer 
	Parameter M bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'fir_core' declared at 'D:/PersonalCloud/MSE/PDS/TP_Final/pds-MSE-8Co2023/PDS_Test.srcs/sources_1/new/fir_filter.vhd:6' bound to instance 'fir_i' of component 'fir_core' [D:/PersonalCloud/MSE/PDS/TP_Final/pds-MSE-8Co2023/PDS_Test.srcs/sources_1/new/fir_chain.vhd:57]
INFO: [Synth 8-638] synthesizing module 'fir_core' [D:/PersonalCloud/MSE/PDS/TP_Final/pds-MSE-8Co2023/PDS_Test.srcs/sources_1/new/fir_filter.vhd:23]
	Parameter N bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fir_core' (1#1) [D:/PersonalCloud/MSE/PDS/TP_Final/pds-MSE-8Co2023/PDS_Test.srcs/sources_1/new/fir_filter.vhd:23]
ERROR: [Synth 8-248] direction of slice does not match direction of prefix [D:/PersonalCloud/MSE/PDS/TP_Final/pds-MSE-8Co2023/PDS_Test.srcs/sources_1/new/fir_chain.vhd:62]
ERROR: [Synth 8-248] direction of slice does not match direction of prefix [D:/PersonalCloud/MSE/PDS/TP_Final/pds-MSE-8Co2023/PDS_Test.srcs/sources_1/new/fir_chain.vhd:63]
ERROR: [Synth 8-248] direction of slice does not match direction of prefix [D:/PersonalCloud/MSE/PDS/TP_Final/pds-MSE-8Co2023/PDS_Test.srcs/sources_1/new/fir_chain.vhd:64]
ERROR: [Synth 8-285] failed synthesizing module 'filtro_fir_cadena' [D:/PersonalCloud/MSE/PDS/TP_Final/pds-MSE-8Co2023/PDS_Test.srcs/sources_1/new/fir_chain.vhd:31]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1980.152 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
4 Infos, 0 Warnings, 0 Critical Warnings and 5 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7z010clg400-1
Top: filtro_fir_cadena
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1980.152 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'filtro_fir_cadena' [D:/PersonalCloud/MSE/PDS/TP_Final/pds-MSE-8Co2023/PDS_Test.srcs/sources_1/new/fir_chain.vhd:31]
	Parameter N bound to: 2 - type: integer 
	Parameter M bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'fir_core' declared at 'D:/PersonalCloud/MSE/PDS/TP_Final/pds-MSE-8Co2023/PDS_Test.srcs/sources_1/new/fir_filter.vhd:6' bound to instance 'fir_i' of component 'fir_core' [D:/PersonalCloud/MSE/PDS/TP_Final/pds-MSE-8Co2023/PDS_Test.srcs/sources_1/new/fir_chain.vhd:57]
INFO: [Synth 8-638] synthesizing module 'fir_core' [D:/PersonalCloud/MSE/PDS/TP_Final/pds-MSE-8Co2023/PDS_Test.srcs/sources_1/new/fir_filter.vhd:23]
	Parameter N bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fir_core' (1#1) [D:/PersonalCloud/MSE/PDS/TP_Final/pds-MSE-8Co2023/PDS_Test.srcs/sources_1/new/fir_filter.vhd:23]
INFO: [Synth 8-3491] module 'fir_core' declared at 'D:/PersonalCloud/MSE/PDS/TP_Final/pds-MSE-8Co2023/PDS_Test.srcs/sources_1/new/fir_filter.vhd:6' bound to instance 'fir_i' of component 'fir_core' [D:/PersonalCloud/MSE/PDS/TP_Final/pds-MSE-8Co2023/PDS_Test.srcs/sources_1/new/fir_chain.vhd:57]
INFO: [Synth 8-3491] module 'fir_core' declared at 'D:/PersonalCloud/MSE/PDS/TP_Final/pds-MSE-8Co2023/PDS_Test.srcs/sources_1/new/fir_filter.vhd:6' bound to instance 'fir_i' of component 'fir_core' [D:/PersonalCloud/MSE/PDS/TP_Final/pds-MSE-8Co2023/PDS_Test.srcs/sources_1/new/fir_chain.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'filtro_fir_cadena' (2#1) [D:/PersonalCloud/MSE/PDS/TP_Final/pds-MSE-8Co2023/PDS_Test.srcs/sources_1/new/fir_chain.vhd:31]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1980.152 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1980.152 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1980.152 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1980.152 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1980.152 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1980.152 ; gain = 0.000
9 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1980.152 ; gain = 0.000
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_design
update_compile_order -fileset sources_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7z010clg400-1
Top: filtro_fir_cadena
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1980.844 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'filtro_fir_cadena' [D:/PersonalCloud/MSE/PDS/TP_Final/pds-MSE-8Co2023/PDS_Test.srcs/sources_1/new/fir_chain.vhd:31]
	Parameter N bound to: 2 - type: integer 
	Parameter M bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'fir_core' declared at 'D:/PersonalCloud/MSE/PDS/TP_Final/pds-MSE-8Co2023/PDS_Test.srcs/sources_1/new/fir_filter.vhd:6' bound to instance 'fir_i' of component 'fir_core' [D:/PersonalCloud/MSE/PDS/TP_Final/pds-MSE-8Co2023/PDS_Test.srcs/sources_1/new/fir_chain.vhd:58]
INFO: [Synth 8-638] synthesizing module 'fir_core' [D:/PersonalCloud/MSE/PDS/TP_Final/pds-MSE-8Co2023/PDS_Test.srcs/sources_1/new/fir_filter.vhd:23]
	Parameter N bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fir_core' (1#1) [D:/PersonalCloud/MSE/PDS/TP_Final/pds-MSE-8Co2023/PDS_Test.srcs/sources_1/new/fir_filter.vhd:23]
INFO: [Synth 8-3491] module 'fir_core' declared at 'D:/PersonalCloud/MSE/PDS/TP_Final/pds-MSE-8Co2023/PDS_Test.srcs/sources_1/new/fir_filter.vhd:6' bound to instance 'fir_i' of component 'fir_core' [D:/PersonalCloud/MSE/PDS/TP_Final/pds-MSE-8Co2023/PDS_Test.srcs/sources_1/new/fir_chain.vhd:58]
INFO: [Synth 8-3491] module 'fir_core' declared at 'D:/PersonalCloud/MSE/PDS/TP_Final/pds-MSE-8Co2023/PDS_Test.srcs/sources_1/new/fir_filter.vhd:6' bound to instance 'fir_i' of component 'fir_core' [D:/PersonalCloud/MSE/PDS/TP_Final/pds-MSE-8Co2023/PDS_Test.srcs/sources_1/new/fir_chain.vhd:58]
INFO: [Synth 8-256] done synthesizing module 'filtro_fir_cadena' (2#1) [D:/PersonalCloud/MSE/PDS/TP_Final/pds-MSE-8Co2023/PDS_Test.srcs/sources_1/new/fir_chain.vhd:31]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1980.844 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1980.844 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1980.844 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1980.844 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1980.844 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1980.844 ; gain = 0.000
9 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1980.844 ; gain = 0.000
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1980.844 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'filtro_fir_cadena' [D:/PersonalCloud/MSE/PDS/TP_Final/pds-MSE-8Co2023/PDS_Test.srcs/sources_1/new/fir_chain.vhd:31]
	Parameter N bound to: 8 - type: integer 
	Parameter M bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'fir_core' declared at 'D:/PersonalCloud/MSE/PDS/TP_Final/pds-MSE-8Co2023/PDS_Test.srcs/sources_1/new/fir_filter.vhd:6' bound to instance 'fir_i' of component 'fir_core' [D:/PersonalCloud/MSE/PDS/TP_Final/pds-MSE-8Co2023/PDS_Test.srcs/sources_1/new/fir_chain.vhd:58]
INFO: [Synth 8-638] synthesizing module 'fir_core' [D:/PersonalCloud/MSE/PDS/TP_Final/pds-MSE-8Co2023/PDS_Test.srcs/sources_1/new/fir_filter.vhd:23]
	Parameter N bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fir_core' (1#1) [D:/PersonalCloud/MSE/PDS/TP_Final/pds-MSE-8Co2023/PDS_Test.srcs/sources_1/new/fir_filter.vhd:23]
ERROR: [Synth 8-549] port width mismatch for port 'entrada': port width = 2, actual width = 8 [D:/PersonalCloud/MSE/PDS/TP_Final/pds-MSE-8Co2023/PDS_Test.srcs/sources_1/new/fir_chain.vhd:58]
ERROR: [Synth 8-549] port width mismatch for port 'sumando': port width = 2, actual width = 8 [D:/PersonalCloud/MSE/PDS/TP_Final/pds-MSE-8Co2023/PDS_Test.srcs/sources_1/new/fir_chain.vhd:58]
ERROR: [Synth 8-549] port width mismatch for port 'coeficiente': port width = 2, actual width = 8 [D:/PersonalCloud/MSE/PDS/TP_Final/pds-MSE-8Co2023/PDS_Test.srcs/sources_1/new/fir_chain.vhd:58]
ERROR: [Synth 8-549] port width mismatch for port 'salida': port width = 2, actual width = 8 [D:/PersonalCloud/MSE/PDS/TP_Final/pds-MSE-8Co2023/PDS_Test.srcs/sources_1/new/fir_chain.vhd:47]
ERROR: [Synth 8-549] port width mismatch for port 'salida_sin_delay': port width = 2, actual width = 8 [D:/PersonalCloud/MSE/PDS/TP_Final/pds-MSE-8Co2023/PDS_Test.srcs/sources_1/new/fir_chain.vhd:48]
ERROR: [Synth 8-285] failed synthesizing module 'filtro_fir_cadena' [D:/PersonalCloud/MSE/PDS/TP_Final/pds-MSE-8Co2023/PDS_Test.srcs/sources_1/new/fir_chain.vhd:31]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1980.844 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
refresh_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1980.844 ; gain = 0.000
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
close_design
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7z010clg400-1
Top: filtro_fir_cadena
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2004.512 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'filtro_fir_cadena' [D:/PersonalCloud/MSE/PDS/TP_Final/pds-MSE-8Co2023/PDS_Test.srcs/sources_1/new/fir_chain.vhd:31]
	Parameter N bound to: 8 - type: integer 
	Parameter M bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'fir_core' declared at 'D:/PersonalCloud/MSE/PDS/TP_Final/pds-MSE-8Co2023/PDS_Test.srcs/sources_1/new/fir_filter.vhd:6' bound to instance 'fir_i' of component 'fir_core' [D:/PersonalCloud/MSE/PDS/TP_Final/pds-MSE-8Co2023/PDS_Test.srcs/sources_1/new/fir_chain.vhd:58]
INFO: [Synth 8-638] synthesizing module 'fir_core' [D:/PersonalCloud/MSE/PDS/TP_Final/pds-MSE-8Co2023/PDS_Test.srcs/sources_1/new/fir_filter.vhd:23]
	Parameter N bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fir_core' (1#1) [D:/PersonalCloud/MSE/PDS/TP_Final/pds-MSE-8Co2023/PDS_Test.srcs/sources_1/new/fir_filter.vhd:23]
ERROR: [Synth 8-549] port width mismatch for port 'entrada': port width = 2, actual width = 8 [D:/PersonalCloud/MSE/PDS/TP_Final/pds-MSE-8Co2023/PDS_Test.srcs/sources_1/new/fir_chain.vhd:58]
ERROR: [Synth 8-549] port width mismatch for port 'sumando': port width = 2, actual width = 8 [D:/PersonalCloud/MSE/PDS/TP_Final/pds-MSE-8Co2023/PDS_Test.srcs/sources_1/new/fir_chain.vhd:58]
ERROR: [Synth 8-549] port width mismatch for port 'coeficiente': port width = 2, actual width = 8 [D:/PersonalCloud/MSE/PDS/TP_Final/pds-MSE-8Co2023/PDS_Test.srcs/sources_1/new/fir_chain.vhd:58]
ERROR: [Synth 8-549] port width mismatch for port 'salida': port width = 2, actual width = 8 [D:/PersonalCloud/MSE/PDS/TP_Final/pds-MSE-8Co2023/PDS_Test.srcs/sources_1/new/fir_chain.vhd:47]
ERROR: [Synth 8-549] port width mismatch for port 'salida_sin_delay': port width = 2, actual width = 8 [D:/PersonalCloud/MSE/PDS/TP_Final/pds-MSE-8Co2023/PDS_Test.srcs/sources_1/new/fir_chain.vhd:48]
ERROR: [Synth 8-285] failed synthesizing module 'filtro_fir_cadena' [D:/PersonalCloud/MSE/PDS/TP_Final/pds-MSE-8Co2023/PDS_Test.srcs/sources_1/new/fir_chain.vhd:31]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2004.512 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
4 Infos, 0 Warnings, 0 Critical Warnings and 7 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7z010clg400-1
Top: filtro_fir_cadena
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2004.512 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'filtro_fir_cadena' [D:/PersonalCloud/MSE/PDS/TP_Final/pds-MSE-8Co2023/PDS_Test.srcs/sources_1/new/fir_chain.vhd:31]
	Parameter N bound to: 8 - type: integer 
	Parameter M bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'fir_core' declared at 'D:/PersonalCloud/MSE/PDS/TP_Final/pds-MSE-8Co2023/PDS_Test.srcs/sources_1/new/fir_filter.vhd:6' bound to instance 'fir_i' of component 'fir_core' [D:/PersonalCloud/MSE/PDS/TP_Final/pds-MSE-8Co2023/PDS_Test.srcs/sources_1/new/fir_chain.vhd:58]
INFO: [Synth 8-638] synthesizing module 'fir_core' [D:/PersonalCloud/MSE/PDS/TP_Final/pds-MSE-8Co2023/PDS_Test.srcs/sources_1/new/fir_filter.vhd:23]
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fir_core' (1#1) [D:/PersonalCloud/MSE/PDS/TP_Final/pds-MSE-8Co2023/PDS_Test.srcs/sources_1/new/fir_filter.vhd:23]
INFO: [Synth 8-3491] module 'fir_core' declared at 'D:/PersonalCloud/MSE/PDS/TP_Final/pds-MSE-8Co2023/PDS_Test.srcs/sources_1/new/fir_filter.vhd:6' bound to instance 'fir_i' of component 'fir_core' [D:/PersonalCloud/MSE/PDS/TP_Final/pds-MSE-8Co2023/PDS_Test.srcs/sources_1/new/fir_chain.vhd:58]
INFO: [Synth 8-3491] module 'fir_core' declared at 'D:/PersonalCloud/MSE/PDS/TP_Final/pds-MSE-8Co2023/PDS_Test.srcs/sources_1/new/fir_filter.vhd:6' bound to instance 'fir_i' of component 'fir_core' [D:/PersonalCloud/MSE/PDS/TP_Final/pds-MSE-8Co2023/PDS_Test.srcs/sources_1/new/fir_chain.vhd:58]
INFO: [Synth 8-3491] module 'fir_core' declared at 'D:/PersonalCloud/MSE/PDS/TP_Final/pds-MSE-8Co2023/PDS_Test.srcs/sources_1/new/fir_filter.vhd:6' bound to instance 'fir_i' of component 'fir_core' [D:/PersonalCloud/MSE/PDS/TP_Final/pds-MSE-8Co2023/PDS_Test.srcs/sources_1/new/fir_chain.vhd:58]
INFO: [Synth 8-256] done synthesizing module 'filtro_fir_cadena' (2#1) [D:/PersonalCloud/MSE/PDS/TP_Final/pds-MSE-8Co2023/PDS_Test.srcs/sources_1/new/fir_chain.vhd:31]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2004.512 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2004.512 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2004.512 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2004.512 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2004.512 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2004.512 ; gain = 0.000
10 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2004.512 ; gain = 0.000
close_design
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7z010clg400-1
Top: filtro_fir_cadena
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2008.457 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'filtro_fir_cadena' [D:/PersonalCloud/MSE/PDS/TP_Final/pds-MSE-8Co2023/PDS_Test.srcs/sources_1/new/fir_chain.vhd:31]
	Parameter N bound to: 8 - type: integer 
	Parameter M bound to: 4 - type: integer 
	Parameter K bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'fir_core' declared at 'D:/PersonalCloud/MSE/PDS/TP_Final/pds-MSE-8Co2023/PDS_Test.srcs/sources_1/new/fir_filter.vhd:6' bound to instance 'fir_i' of component 'fir_core' [D:/PersonalCloud/MSE/PDS/TP_Final/pds-MSE-8Co2023/PDS_Test.srcs/sources_1/new/fir_chain.vhd:62]
INFO: [Synth 8-638] synthesizing module 'fir_core' [D:/PersonalCloud/MSE/PDS/TP_Final/pds-MSE-8Co2023/PDS_Test.srcs/sources_1/new/fir_filter.vhd:23]
	Parameter K bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fir_core' (1#1) [D:/PersonalCloud/MSE/PDS/TP_Final/pds-MSE-8Co2023/PDS_Test.srcs/sources_1/new/fir_filter.vhd:23]
	Parameter K bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'fir_core' declared at 'D:/PersonalCloud/MSE/PDS/TP_Final/pds-MSE-8Co2023/PDS_Test.srcs/sources_1/new/fir_filter.vhd:6' bound to instance 'fir_i' of component 'fir_core' [D:/PersonalCloud/MSE/PDS/TP_Final/pds-MSE-8Co2023/PDS_Test.srcs/sources_1/new/fir_chain.vhd:62]
	Parameter K bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'fir_core' declared at 'D:/PersonalCloud/MSE/PDS/TP_Final/pds-MSE-8Co2023/PDS_Test.srcs/sources_1/new/fir_filter.vhd:6' bound to instance 'fir_i' of component 'fir_core' [D:/PersonalCloud/MSE/PDS/TP_Final/pds-MSE-8Co2023/PDS_Test.srcs/sources_1/new/fir_chain.vhd:62]
	Parameter K bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'fir_core' declared at 'D:/PersonalCloud/MSE/PDS/TP_Final/pds-MSE-8Co2023/PDS_Test.srcs/sources_1/new/fir_filter.vhd:6' bound to instance 'fir_i' of component 'fir_core' [D:/PersonalCloud/MSE/PDS/TP_Final/pds-MSE-8Co2023/PDS_Test.srcs/sources_1/new/fir_chain.vhd:62]
INFO: [Synth 8-256] done synthesizing module 'filtro_fir_cadena' (2#1) [D:/PersonalCloud/MSE/PDS/TP_Final/pds-MSE-8Co2023/PDS_Test.srcs/sources_1/new/fir_chain.vhd:31]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2008.457 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2008.457 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2008.457 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2008.457 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2008.457 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2008.457 ; gain = 0.000
10 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2008.457 ; gain = 0.000
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2008.457 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'filtro_fir_cadena' [D:/PersonalCloud/MSE/PDS/TP_Final/pds-MSE-8Co2023/PDS_Test.srcs/sources_1/new/fir_chain.vhd:31]
	Parameter N bound to: 16 - type: integer 
	Parameter M bound to: 4 - type: integer 
	Parameter K bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'fir_core' declared at 'D:/PersonalCloud/MSE/PDS/TP_Final/pds-MSE-8Co2023/PDS_Test.srcs/sources_1/new/fir_filter.vhd:6' bound to instance 'fir_i' of component 'fir_core' [D:/PersonalCloud/MSE/PDS/TP_Final/pds-MSE-8Co2023/PDS_Test.srcs/sources_1/new/fir_chain.vhd:62]
INFO: [Synth 8-638] synthesizing module 'fir_core' [D:/PersonalCloud/MSE/PDS/TP_Final/pds-MSE-8Co2023/PDS_Test.srcs/sources_1/new/fir_filter.vhd:23]
	Parameter K bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fir_core' (1#1) [D:/PersonalCloud/MSE/PDS/TP_Final/pds-MSE-8Co2023/PDS_Test.srcs/sources_1/new/fir_filter.vhd:23]
	Parameter K bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'fir_core' declared at 'D:/PersonalCloud/MSE/PDS/TP_Final/pds-MSE-8Co2023/PDS_Test.srcs/sources_1/new/fir_filter.vhd:6' bound to instance 'fir_i' of component 'fir_core' [D:/PersonalCloud/MSE/PDS/TP_Final/pds-MSE-8Co2023/PDS_Test.srcs/sources_1/new/fir_chain.vhd:62]
	Parameter K bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'fir_core' declared at 'D:/PersonalCloud/MSE/PDS/TP_Final/pds-MSE-8Co2023/PDS_Test.srcs/sources_1/new/fir_filter.vhd:6' bound to instance 'fir_i' of component 'fir_core' [D:/PersonalCloud/MSE/PDS/TP_Final/pds-MSE-8Co2023/PDS_Test.srcs/sources_1/new/fir_chain.vhd:62]
	Parameter K bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'fir_core' declared at 'D:/PersonalCloud/MSE/PDS/TP_Final/pds-MSE-8Co2023/PDS_Test.srcs/sources_1/new/fir_filter.vhd:6' bound to instance 'fir_i' of component 'fir_core' [D:/PersonalCloud/MSE/PDS/TP_Final/pds-MSE-8Co2023/PDS_Test.srcs/sources_1/new/fir_chain.vhd:62]
INFO: [Synth 8-256] done synthesizing module 'filtro_fir_cadena' (2#1) [D:/PersonalCloud/MSE/PDS/TP_Final/pds-MSE-8Co2023/PDS_Test.srcs/sources_1/new/fir_chain.vhd:31]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2008.457 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2018.191 ; gain = 9.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2018.191 ; gain = 9.734
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2035.746 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 2035.746 ; gain = 27.289
exit
INFO: [Common 17-206] Exiting Vivado at Sat Dec  2 16:48:40 2023...
