Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/huy_k66/apps/tools/Vivado/2024.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L microblaze_v11_0_13 -L lib_cdc_v1_0_3 -L proc_sys_reset_v5_0_15 -L lmb_v10_v3_0_14 -L lmb_bram_if_cntlr_v4_0_24 -L blk_mem_gen_v8_4_8 -L iomodule_v3_1_10 -L smartconnect_v1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_31 -L axi_vip_v1_1_17 -L xlconstant_v1_1_9 -L dist_mem_gen_v8_0_15 -L lib_bmg_v1_0_17 -L axi_traffic_gen_v3_0_17 -L util_vector_logic_v2_0_4 -L lib_pkg_v1_0_4 -L lib_srl_fifo_v1_0_4 -L fifo_generator_v13_2_10 -L lib_fifo_v1_0_19 -L axi_datamover_v5_1_33 -L axi_sg_v4_1_18 -L axi_cdma_v4_1_31 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_top_u250_behav xil_defaultlib.sim_top_u250 xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-8809] cannot index into scalar type parameter/localparam 'DEBUG_MESSAGES' [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.ip_user_files/bd/memory_system/ip/memory_system_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_xsdb_bram.sv:234]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'wea' [/wrk/ci/prod/2024.1/sw/continuous/35389/packages/customer/vivado/data/ip/xilinx/axi_traffic_gen_v3_0/hdl/axi_traffic_gen_v3_0_rfs.v:14018]
WARNING: [VRFC 10-5021] port 'cdma_introut' is not connected on this instance [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.ip_user_files/bd/memory_system/sim/memory_system.v:252]
WARNING: [VRFC 10-3705] select index 2 into 'rank' is out of bounds [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.ip_user_files/bd/memory_system/ip/memory_system_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_mc_odt.sv:148]
WARNING: [VRFC 10-3705] select index 7 into 'dq_temp' is out of bounds [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.srcs/sim_1/imports/imports/ddr4_model.sv:1613]
WARNING: [VRFC 10-3705] select index 7 into 'dq_temp' is out of bounds [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.srcs/sim_1/imports/imports/ddr4_model.sv:1615]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4398] File "/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.ip_user_files/bd/memory_system/ip/memory_system_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_cplx.sv" Line 856 : The System Verilog Assertion  will be ignored as it appears inside another process. This assertion is not yet supported.
WARNING: [XSIM 43-4398] File "/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.ip_user_files/bd/memory_system/ip/memory_system_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_top.sv" Line 1813 : The System Verilog Assertion  will be ignored as it appears inside another process. This assertion is not yet supported.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package lib_pkg_v1_0_4.lib_pkg
Compiling package axi_cdma_v4_1_31.axi_cdma_pkg
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xil_defaultlib.arch_package
Compiling package smartconnect_v1_0.sc_util_v1_0_4_pkg
Compiling package xil_defaultlib.MemArray
Compiling package xil_defaultlib.proj_package
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.MMCME4_ADV(CLKIN1_PERIOD=3.332,C...
Compiling module xil_defaultlib.ddr4_v2_2_23_infrastructure(CLKI...
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.IBUFDS(IBUF_LOW_PWR="FALSE")
Compiling module unisims_ver.PLLE4_ADV(CLKFBOUT_MULT=4,CLKFBO...
Compiling module xil_defaultlib.ddr4_phy_v2_2_4_pll(BACKBONE_ROU...
Compiling module unisims_ver.OBUFDS
Compiling module xil_defaultlib.ddr4_phy_v2_2_4_iob_byte(IOBTYPE...
Compiling module xil_defaultlib.ddr4_phy_v2_2_4_iob_byte(IOBTYPE...
Compiling module xil_defaultlib.ddr4_phy_v2_2_4_iob_byte(IOBTYPE...
Compiling module unisims_ver.HPIO_VREF(VREF_CNTR="FABRIC_RANG...
Compiling module unisims_ver.IOBUFDS
Compiling module unisims_ver.IOBUFE3_default
Compiling module xil_defaultlib.ddr4_phy_v2_2_4_iob_byte(IOBTYPE...
Compiling module xil_defaultlib.ddr4_phy_v2_2_4_iob(BYTES=12,IOB...
Compiling module xil_defaultlib.ddr4_phy_v2_2_4_fifo_sv(DEPTH=16...
Compiling module xil_defaultlib.ddr4_phy_v2_2_4_bitslice_behav(t...
Compiling module xil_defaultlib.ddr4_phy_v2_2_4_xiphy_behav(tCK=...
Compiling module xil_defaultlib.memory_system_ddr4_0_0_phy_ddr4_...
Compiling module xil_defaultlib.memory_system_ddr4_0_0_phy
Compiling module xil_defaultlib.ddr4_v2_2_23_mc_group(ABITS=17,A...
Compiling module xil_defaultlib.ddr4_v2_2_23_mc_act_rank(tFAW=16...
Compiling module xil_defaultlib.ddr4_v2_2_23_mc_act_timer(tFAW=1...
Compiling module xil_defaultlib.ddr4_v2_2_23_mc_arb_a
Compiling module xil_defaultlib.ddr4_v2_2_23_mc_wtr(tWTR_L=10,tW...
Compiling module xil_defaultlib.ddr4_v2_2_23_mc_rd_wr(tWTR_L=10,...
Compiling module xil_defaultlib.ddr4_v2_2_23_mc_arb_c_default
Compiling module xil_defaultlib.ddr4_v2_2_23_mc_arb_p
Compiling module xil_defaultlib.ddr4_v2_2_23_mc_cmd_mux_ap(ABITS...
Compiling module xil_defaultlib.ddr4_v2_2_23_mc_arb_mux_p(ABITS=...
WARNING: [VRFC 10-3705] select index 2 into 'rank' is out of bounds [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.ip_user_files/bd/memory_system/ip/memory_system_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_mc_odt.sv:148]
Compiling module xil_defaultlib.ddr4_v2_2_23_cal_mc_odt(ODTBITS=...
Compiling module xil_defaultlib.ddr4_v2_2_23_mc_ctl(ABITS=17,CKE...
Compiling module xil_defaultlib.ddr4_v2_2_23_mc_cmd_mux_c
Compiling module xil_defaultlib.ddr4_v2_2_23_mc_ref(LR_WIDTH=1,S...
Compiling module xil_defaultlib.ddr4_v2_2_23_mc_periodic
Compiling module xil_defaultlib.ddr4_v2_2_23_mc_ecc_dec_fix(TCQ=...
Compiling module unisims_ver.RAM32M
Compiling module xil_defaultlib.ddr4_v2_2_23_mc_ecc_buf(TCQ=0.1)
Compiling module xil_defaultlib.ddr4_v2_2_23_mc_ecc_merge_enc(TC...
Compiling module xil_defaultlib.ddr4_v2_2_23_mc_ecc_fi_xor(TCQ=0...
Compiling module xil_defaultlib.ddr4_v2_2_23_mc_ecc_gen_default
Compiling module xil_defaultlib.ddr4_v2_2_23_mc_ecc(TCQ=0.1,ADDR...
Compiling module xil_defaultlib.ddr4_v2_2_23_mc(ABITS=17,CKEBITS...
Compiling module xil_defaultlib.ddr4_v2_2_23_ui_cmd(TCQ=100.0,AD...
Compiling module xil_defaultlib.ddr4_v2_2_23_ui_wr_data(TCQ=100....
Compiling module xil_defaultlib.ddr4_v2_2_23_ui_rd_data(TCQ=100....
Compiling module xil_defaultlib.ddr4_v2_2_23_ui(TCQ=100.0,ADDR_W...
Compiling module xil_defaultlib.ddr4_v2_2_23_cal_debug_microblaz...
Compiling module xil_defaultlib.ddr4_v2_2_23_cal_cplx_data(DBYTE...
Compiling module xil_defaultlib.ddr4_v2_2_23_cal_cplx(DBYTES=9,A...
Compiling module xil_defaultlib.ddr4_v2_2_23_cal_addr_decode(MEM...
Compiling module xil_defaultlib.ddr4_v2_2_23_cal_config_rom(MEM0...
Compiling module xil_defaultlib.ddr4_v2_2_23_chipscope_xsdb_slav...
Compiling module xil_defaultlib.ddr4_v2_2_23_cal_sync(WIDTH=1)
Compiling module xil_defaultlib.ddr4_v2_2_23_cal_sync(WIDTH=16)
Compiling module xil_defaultlib.ddr4_v2_2_23_cal_sync(WIDTH=9)
Compiling module xil_defaultlib.ddr4_v2_2_23_cal_xsdb_arbiter
Compiling module xil_defaultlib.ddr4_v2_2_23_bram_tdp(INIT=2304'...
Compiling module xil_defaultlib.ddr4_v2_2_23_cfg_mem_mod(SIZE=36...
Compiling module xil_defaultlib.ddr4_v2_2_23_cal_xsdb_bram(DBYTE...
Compiling module xil_defaultlib.ddr4_v2_2_23_cal(ABITS=17,CKEBIT...
Compiling module xil_defaultlib.ddr4_v2_2_23_cal_rd_en(RL=32'b01...
Compiling module xil_defaultlib.ddr4_v2_2_23_cal_read(DBYTES=9,R...
Compiling module xil_defaultlib.ddr4_v2_2_23_cal_wr_bit
Compiling module xil_defaultlib.ddr4_v2_2_23_cal_wr_byte_default
Compiling module xil_defaultlib.ddr4_v2_2_23_cal_write(DBYTES=9,...
Compiling module xil_defaultlib.ddr4_v2_2_23_cal_pi(DBYTES=9,DM_...
Compiling module xil_defaultlib.ddr4_v2_2_23_cal_top(ABITS=17,CO...
Compiling module unisims_ver.VCC
Compiling module unisims_ver.GND
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.FDR
Compiling module unisims_ver.FDSE_default
Compiling module unisims_ver.FDS
Compiling module unisims_ver.FD
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module unisims_ver.FD(INIT=1'b1)
Compiling module unisims_ver.RAM32X1D
Compiling module unisims_ver.FDE
Compiling module unisims_ver.LUT6_2
Compiling module unisims_ver.MUXCY
Compiling module unisims_ver.MUXCY_L
Compiling module unisims_ver.XORCY
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.MULT_AND
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.MUXF5
Compiling module unisims_ver.SRL16E_default
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.FDSE(INIT=1'b0)
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.INV
Compiling module unisims_ver.RB36_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module unisims_ver.RAMB36E1(READ_WIDTH_A=2,READ_WID...
Compiling module unisims_ver.RAMB36(READ_WIDTH_A=2,READ_WIDTH...
Compiling module xil_defaultlib.microblaze_mcs
Compiling module xil_defaultlib.memory_system_ddr4_0_0_microblaz...
Compiling module xil_defaultlib.memory_system_ddr4_0_0_ddr4_cal_...
Compiling module xil_defaultlib.ddr4_v2_2_23_cal_sync(WIDTH=1,TC...
Compiling module xil_defaultlib.ddr4_v2_2_23_cal_sync(WIDTH=32,T...
Compiling module xil_defaultlib.ddr4_v2_2_23_cal_sync(WIDTH=20,T...
Compiling module xil_defaultlib.memory_system_ddr4_0_0_ddr4_mem_...
Compiling module xil_defaultlib.ddr4_v2_2_23_axic_register_slice...
Compiling module xil_defaultlib.ddr4_v2_2_23_axic_register_slice...
Compiling module xil_defaultlib.ddr4_v2_2_23_axic_register_slice...
Compiling module xil_defaultlib.ddr4_v2_2_23_axic_register_slice...
Compiling module xil_defaultlib.ddr4_v2_2_23_axi_register_slice(...
Compiling module xil_defaultlib.ddr4_v2_2_23_axi_incr_cmd(C_AXI_...
Compiling module xil_defaultlib.ddr4_v2_2_23_axi_wrap_cmd(C_AXI_...
Compiling module xil_defaultlib.ddr4_v2_2_23_axi_cmd_translator(...
Compiling module xil_defaultlib.ddr4_v2_2_23_axi_wr_cmd_fsm
Compiling module xil_defaultlib.ddr4_v2_2_23_axi_aw_channel(C_ID...
Compiling module xil_defaultlib.ddr4_v2_2_23_axi_w_channel(C_DAT...
Compiling module xil_defaultlib.ddr4_v2_2_23_axi_fifo(C_WIDTH=1,...
Compiling module xil_defaultlib.ddr4_v2_2_23_axi_b_channel(C_ID_...
Compiling module xil_defaultlib.ddr4_v2_2_23_axi_incr_cmd(C_AXI_...
Compiling module xil_defaultlib.ddr4_v2_2_23_axi_wrap_cmd(C_AXI_...
Compiling module xil_defaultlib.ddr4_v2_2_23_axi_cmd_translator(...
Compiling module xil_defaultlib.ddr4_v2_2_23_axi_cmd_fsm(C_MC_RD...
Compiling module xil_defaultlib.ddr4_v2_2_23_axi_ar_channel(C_ID...
Compiling module xil_defaultlib.ddr4_v2_2_23_axi_fifo(C_WIDTH=51...
Compiling module xil_defaultlib.ddr4_v2_2_23_axi_fifo(C_WIDTH=4,...
Compiling module xil_defaultlib.ddr4_v2_2_23_axi_r_channel(C_ID_...
Compiling module xil_defaultlib.ddr4_v2_2_23_axi_cmd_arbiter(C_M...
Compiling module xil_defaultlib.ddr4_v2_2_23_axi(C_S_AXI_ID_WIDT...
Compiling module xil_defaultlib.ddr4_v2_2_23_axi_ctrl_addr_decod...
Compiling module xil_defaultlib.ddr4_v2_2_23_axi_ctrl_write(C_NU...
Compiling module xil_defaultlib.ddr4_v2_2_23_axi_ctrl_addr_decod...
Compiling module xil_defaultlib.ddr4_v2_2_23_axi_ctrl_read(C_NUM...
Compiling module xil_defaultlib.ddr4_v2_2_23_axi_ctrl_reg(C_INIT...
Compiling module xil_defaultlib.ddr4_v2_2_23_axi_ctrl_reg(C_REG_...
Compiling module xil_defaultlib.ddr4_v2_2_23_axi_ctrl_reg(C_REG_...
Compiling module xil_defaultlib.ddr4_v2_2_23_axi_ctrl_reg(C_REG_...
Compiling module xil_defaultlib.ddr4_v2_2_23_axi_ctrl_reg(C_MASK...
Compiling module xil_defaultlib.ddr4_v2_2_23_axi_ctrl_reg(C_REG_...
Compiling module xil_defaultlib.ddr4_v2_2_23_axi_ctrl_reg_bank(C...
Compiling module xil_defaultlib.ddr4_v2_2_23_axi_ctrl_top(C_S_AX...
Compiling module xil_defaultlib.memory_system_ddr4_0_0_ddr4_defa...
Compiling module xil_defaultlib.memory_system_ddr4_0_0
Compiling module util_vector_logic_v2_0_4.util_vector_logic_v2_0_4_util_ve...
Compiling module xil_defaultlib.memory_system_util_vector_logic_...
Compiling architecture implementation of entity axi_datamover_v5_1_33.axi_datamover_reset [axi_datamover_reset_default]
Compiling architecture imp of entity axi_datamover_v5_1_33.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=8,c...]
Compiling architecture imp of entity axi_datamover_v5_1_33.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=103...]
Compiling architecture implementation of entity axi_datamover_v5_1_33.axi_datamover_cmd_status [\axi_datamover_cmd_status(c_addr...]
Compiling architecture implementation of entity axi_datamover_v5_1_33.axi_datamover_rd_status_cntl [axi_datamover_rd_status_cntl_def...]
Compiling architecture implementation of entity axi_datamover_v5_1_33.axi_datamover_strb_gen2 [\axi_datamover_strb_gen2(c_strb_...]
Compiling architecture implementation of entity axi_datamover_v5_1_33.axi_datamover_strb_gen2 [\axi_datamover_strb_gen2(c_op_mo...]
Compiling architecture implementation of entity axi_datamover_v5_1_33.axi_datamover_pcc [\axi_datamover_pcc(c_is_mm2s=1,c...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=3,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_4.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=9...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=91,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_f [\srl_fifo_f(c_dwidth=91,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_33.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=91,...]
Compiling architecture implementation of entity axi_datamover_v5_1_33.axi_datamover_addr_cntl [\axi_datamover_addr_cntl(c_addr_...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_4.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=1...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=153,c_d...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_f [\srl_fifo_f(c_dwidth=153,c_depth...]
Compiling architecture imp of entity axi_datamover_v5_1_33.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=153...]
Compiling architecture implementation of entity axi_datamover_v5_1_33.axi_datamover_rdmux [\axi_datamover_rdmux(c_sel_addr_...]
Compiling architecture implementation of entity axi_datamover_v5_1_33.axi_datamover_rddata_cntl [\axi_datamover_rddata_cntl(c_ali...]
Compiling architecture implementation of entity axi_datamover_v5_1_33.axi_datamover_mm2s_full_wrap [\axi_datamover_mm2s_full_wrap(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_33.axi_datamover_pcc [\axi_datamover_pcc(c_dre_align_w...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_4.dynshreg_f [\dynshreg_f(c_depth=6,c_dwidth=7...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=7,c_dep...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_f [\srl_fifo_f(c_dwidth=7,c_depth=6...]
Compiling architecture imp of entity axi_datamover_v5_1_33.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=7,c...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=4,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_4.dynshreg_f [\dynshreg_f(c_depth=6,c_dwidth=2...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=2,c_dep...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_f [\srl_fifo_f(c_dwidth=2,c_depth=6...]
Compiling architecture imp of entity axi_datamover_v5_1_33.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=2,c...]
Compiling architecture implementation of entity axi_datamover_v5_1_33.axi_datamover_wr_status_cntl [\axi_datamover_wr_status_cntl(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_33.axi_datamover_addr_cntl [\axi_datamover_addr_cntl(c_addr_...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_4.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=1...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=151,c_d...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_f [\srl_fifo_f(c_dwidth=151,c_depth...]
Compiling architecture imp of entity axi_datamover_v5_1_33.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=151...]
Compiling architecture implementation of entity axi_datamover_v5_1_33.axi_datamover_wrdata_cntl [\axi_datamover_wrdata_cntl(c_sf_...]
Compiling architecture implementation of entity axi_datamover_v5_1_33.axi_datamover_wr_demux [\axi_datamover_wr_demux(c_sel_ad...]
Compiling architecture implementation of entity axi_datamover_v5_1_33.axi_datamover_skid2mm_buf [\axi_datamover_skid2mm_buf(c_mda...]
Compiling architecture implementation of entity axi_datamover_v5_1_33.axi_datamover_s2mm_full_wrap [\axi_datamover_s2mm_full_wrap(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_33.axi_datamover [\axi_datamover(c_include_mm2s=1,...]
Compiling architecture implementation of entity axi_cdma_v4_1_31.axi_cdma_pulse_gen [\axi_cdma_pulse_gen(c_pulse_widt...]
Compiling architecture implementation of entity axi_cdma_v4_1_31.axi_cdma_pulse_gen [\axi_cdma_pulse_gen(c_pos_edge_t...]
Compiling architecture implementation of entity axi_cdma_v4_1_31.axi_cdma_pulse_gen [\axi_cdma_pulse_gen(c_pulse_widt...]
Compiling architecture implementation of entity axi_cdma_v4_1_31.axi_cdma_reset [axi_cdma_reset_default]
Compiling architecture implementation of entity axi_cdma_v4_1_31.axi_cdma_lite_if [\axi_cdma_lite_if(c_num_ce=16,c_...]
Compiling architecture implementation of entity axi_cdma_v4_1_31.axi_cdma_register [\axi_cdma_register(c_num_registe...]
Compiling architecture implementation of entity axi_cdma_v4_1_31.axi_cdma_reg_module [\axi_cdma_reg_module(c_m_axi_sg_...]
Compiling architecture implementation of entity axi_cdma_v4_1_31.axi_cdma_simple_cntlr [\axi_cdma_simple_cntlr(c_dm_cmd_...]
Compiling architecture implementation of entity axi_cdma_v4_1_31.axi_cdma_simple_wrap [\axi_cdma_simple_wrap(c_m_axi_ad...]
Compiling architecture implementation of entity axi_cdma_v4_1_31.axi_cdma [\axi_cdma(c_m_axi_addr_width=34,...]
Compiling architecture memory_system_axi_cdma_0_0_arch of entity xil_defaultlib.memory_system_axi_cdma_0_0 [memory_system_axi_cdma_0_0_defau...]
Compiling module axi_traffic_gen_v3_0_17.axi_traffic_gen_v3_0_17_asynch_r...
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture implementation of entity lib_cdc_v1_0_3.cdc_sync [\cdc_sync(c_vector_width=1,c_mtb...]
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=0,ME...
Compiling module xpm.xpm_memory_spram(MEMORY_SIZE=512...
Compiling module axi_traffic_gen_v3_0_17.axi_traffic_gen_v3_0_17_systemin...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=0,ME...
Compiling module xpm.xpm_memory_spram(MEMORY_SIZE=512...
Compiling module axi_traffic_gen_v3_0_17.axi_traffic_gen_v3_0_17_systemin...
Compiling module axi_traffic_gen_v3_0_17.axi_traffic_gen_v3_0_17_static_c...
Compiling module axi_traffic_gen_v3_0_17.axi_traffic_gen_v3_0_17_systemin...
Compiling module axi_traffic_gen_v3_0_17.axi_traffic_gen_v3_0_17_systemin...
Compiling module axi_traffic_gen_v3_0_17.axi_traffic_gen_v3_0_17_top(C_FA...
Compiling module xil_defaultlib.memory_system_axi_traffic_gen_0_...
Compiling module xil_defaultlib.clk_map_imp_19XWIMC
Compiling module xpm.xpm_cdc_async_rst(DEST_SYNC_FF=3...
Compiling module xil_defaultlib.bd_ee24_m00e_0
Compiling module xil_defaultlib.m00_exit_pipeline_imp_PVBB8F
Compiling module xil_defaultlib.bd_ee24_m00arn_0
Compiling module xil_defaultlib.bd_ee24_m00awn_0
Compiling module xil_defaultlib.bd_ee24_m00bn_0
Compiling module xil_defaultlib.bd_ee24_m00rn_0
Compiling module xil_defaultlib.bd_ee24_m00wn_0
Compiling module xil_defaultlib.m00_nodes_imp_3M8PMB
Compiling module xil_defaultlib.bd_ee24_m00s2a_0
Compiling module xil_defaultlib.bd_ee24_m01e_0
Compiling module xil_defaultlib.m01_exit_pipeline_imp_KJZDY7
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=32...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=51...
Compiling module xil_defaultlib.bd_ee24_m01arn_0
Compiling module xil_defaultlib.bd_ee24_m01awn_0
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=57...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=19...
Compiling module xil_defaultlib.bd_ee24_m01bn_0
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=56...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=56...
Compiling module xil_defaultlib.bd_ee24_m01rn_0
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=48...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=48...
Compiling module xil_defaultlib.bd_ee24_m01wn_0
Compiling module xil_defaultlib.m01_nodes_imp_13YM2MD
Compiling module xil_defaultlib.bd_ee24_m01s2a_0
Compiling module xil_defaultlib.bd_ee24_s00a2s_0
Compiling module xil_defaultlib.bd_ee24_s00mmu_0
Compiling module xil_defaultlib.bd_ee24_s00sic_0
Compiling module xil_defaultlib.bd_ee24_s00tr_0
Compiling module xil_defaultlib.s00_entry_pipeline_imp_1PMBZ4S
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=60...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=45...
Compiling module xil_defaultlib.bd_ee24_sarn_0
Compiling module xil_defaultlib.bd_ee24_sawn_0
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=76...
Compiling module xil_defaultlib.bd_ee24_sbn_0
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=58...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=58...
Compiling module xil_defaultlib.bd_ee24_srn_0
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=63...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=63...
Compiling module xil_defaultlib.bd_ee24_swn_0
Compiling module xil_defaultlib.s00_nodes_imp_1KIFIIU
Compiling module xil_defaultlib.bd_ee24_arsw_0
Compiling module xil_defaultlib.bd_ee24_awsw_0
Compiling module xil_defaultlib.bd_ee24_bsw_0
Compiling module xil_defaultlib.bd_ee24_rsw_0
Compiling module xil_defaultlib.bd_ee24_wsw_0
Compiling module xil_defaultlib.switchboards_imp_18HRTSI
Compiling module xil_defaultlib.bd_ee24
Compiling module xil_defaultlib.memory_system_smartconnect_0_0
Compiling module xil_defaultlib.memory_system
Compiling module xil_defaultlib.memory_system_wrapper
Compiling module xil_defaultlib.top_u250
Compiling module xil_defaultlib.ddr4_rcd_model(tCK=833)
Compiling module xil_defaultlib.short
Compiling module xil_defaultlib.DDR4_if(CONFIGURED_DQ_BITS=4)
WARNING: [VRFC 10-3705] select index 7 into 'dq_temp' is out of bounds [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.srcs/sim_1/imports/imports/ddr4_model.sv:1613]
WARNING: [VRFC 10-3705] select index 7 into 'dq_temp' is out of bounds [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.srcs/sim_1/imports/imports/ddr4_model.sv:1615]
Compiling module xil_defaultlib.ddr4_rank(MC_DQ_WIDTH=72,MC_DQS_...
Compiling module xil_defaultlib.ddr4_dimm(MC_DQ_WIDTH=72,MC_DQS_...
Compiling module xil_defaultlib.ddr4_rdimm_wrapper(MC_DQ_WIDTH=7...
Compiling module xil_defaultlib.sim_top_u250
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_top_u250_behav
