$date
	Tue Oct 08 11:00:33 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module orN_tb $end
$var wire 8 ! f [7:0] $end
$var reg 8 " a [7:0] $end
$var reg 8 # b [7:0] $end
$scope module or1 $end
$var wire 8 $ a [7:0] $end
$var wire 8 % b [7:0] $end
$var wire 8 & f [7:0] $end
$var parameter 32 ' N $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1000 '
$end
#0
$dumpvars
b0 &
b0 %
b0 $
b0 #
b0 "
b0 !
$end
#5
b1011111 !
b1011111 &
b1011010 #
b1011010 %
b1111 "
b1111 $
#10
b11111111 !
b11111111 &
b0 #
b0 %
b11111111 "
b11111111 $
#15
b1 !
b1 &
b1 #
b1 %
b1 "
b1 $
#25
