//Copyright (C)2014-2024 Gowin Semiconductor Corporation.
//All rights reserved.

INTRODUCTION:
The document contains two main sections: Timing Report Directory and Core Timing Report.

============================================================
Note:Timing Report Directory

1. Timing Message
2. Timing Summaries
	2.1 STA Tool Run Summary
	2.2 Clock Summary
	2.3 Max Frequency Summary
	2.4 Total Negative Slack Summary
3. Timing Details
	3.1 Path Slacks Table
		3.1.1 Setup Paths Table
		3.1.2 Hold Paths Table
		3.1.3 Recovery Paths Table
		3.1.4 Removal Paths Table
	3.2 Minimum Pulse Width Table
	3.3 Timing Report By Analysis Type
		3.3.1 Setup Analysis Report
		3.3.2 Hold Analysis Report
		3.3.3 Recovery Analysis Report
		3.3.4 Removal Analysis Report
	3.4 Minimum Pulse Width Report
	3.5 High Fanout Nets Report
	3.6 Route Congestions Report
	3.7 Timing Exceptions Report
		3.7.1 Setup Analysis Report
		3.7.2 Hold Analysis Report
		3.7.3 Recovery Analysis Report
		3.7.4 Recovery Analysis Report
	3.8 Timing Constraints Report

============================================================

Note:Core Timing Report

1. Timing Messages
<Report Title>: Timing Analysis Report
<Design File>: C:\Users\GuilhermeY\Github\GowinFPGA\GowinProjects\Neo_Data_acquisition_ADC\impl\gwsynthesis\Neo_Acquisition.vg
<Physical Constraints File>: C:\Users\GuilhermeY\Github\GowinFPGA\GowinProjects\Neo_Data_acquisition_ADC\src\PSRAM_UART_pins.cst
<Timing Constraints File>: C:\Users\GuilhermeY\Github\GowinFPGA\GowinProjects\Neo_Data_acquisition_ADC\src\Neo_Acquisition.sdc
<Tool Version>: V1.9.9.01 (64-bit)
<Part Number>: GW1NZ-LV1QN48C6/I5
<Device>: GW1NZ-1
<Created Time>: Mon Mar 31 18:25:27 2025


2. Timing Summaries
2.1 STA Tool Run Summary
<Setup Delay Model>:Slow 1.14V 85C C6/I5
<Hold Delay Model>:Fast 1.26V 0C C6/I5
<Numbers of Paths Analyzed>:2665
<Numbers of Endpoints Analyzed>:1306
<Numbers of Falling Endpoints>:116
<Numbers of Setup Violated Endpoints>:0
<Numbers of Hold Violated Endpoints>:0

2.2 Clock Summary
                Clock Name                    Type      Period    Frequency   Rise     Fall        Source       Master            Objects           
 ========================================= =========== ========= =========== ======= ======== ================ ========= ========================== 
  sys_clk                                   Base        37.037    27.000MHz   0.000   18.519                              sys_clk_ibuf/I            
  clk2/rpll_inst/CLKOUT.default_gen_clk     Generated   16.667    60.000MHz   0.000   8.333    sys_clk_ibuf/I   sys_clk   clk2/rpll_inst/CLKOUT     
  clk2/rpll_inst/CLKOUTP.default_gen_clk    Generated   16.667    60.000MHz   0.000   8.333    sys_clk_ibuf/I   sys_clk   clk2/rpll_inst/CLKOUTP    
  clk2/rpll_inst/CLKOUTD.default_gen_clk    Generated   100.000   10.000MHz   0.000   50.000   sys_clk_ibuf/I   sys_clk   clk2/rpll_inst/CLKOUTD    
  clk2/rpll_inst/CLKOUTD3.default_gen_clk   Generated   50.000    20.000MHz   0.000   25.000   sys_clk_ibuf/I   sys_clk   clk2/rpll_inst/CLKOUTD3   

2.3 Max Frequency Summary
  NO.                 Clock Name                 Constraint    Actual Fmax    Level   Entity  
 ===== ======================================== ============= ============== ======= ======== 
  1     clk2/rpll_inst/CLKOUT.default_gen_clk    60.000(MHz)   60.066(MHz)    6       TOP     
  2     clk2/rpll_inst/CLKOUTD.default_gen_clk   10.000(MHz)   342.907(MHz)   3       TOP     
No timing paths to get frequency of sys_clk!
No timing paths to get frequency of clk2/rpll_inst/CLKOUTP.default_gen_clk!
No timing paths to get frequency of clk2/rpll_inst/CLKOUTD3.default_gen_clk!

2.4 Total Negative Slack Summary
                Clock Name                  Analysis Type   EndPoints TNS   Number of EndPoints  
 ========================================= =============== =============== ===================== 
  sys_clk                                   setup           0.000           0                    
  sys_clk                                   hold            0.000           0                    
  clk2/rpll_inst/CLKOUT.default_gen_clk     setup           0.000           0                    
  clk2/rpll_inst/CLKOUT.default_gen_clk     hold            0.000           0                    
  clk2/rpll_inst/CLKOUTP.default_gen_clk    setup           0.000           0                    
  clk2/rpll_inst/CLKOUTP.default_gen_clk    hold            0.000           0                    
  clk2/rpll_inst/CLKOUTD.default_gen_clk    setup           0.000           0                    
  clk2/rpll_inst/CLKOUTD.default_gen_clk    hold            0.000           0                    
  clk2/rpll_inst/CLKOUTD3.default_gen_clk   setup           0.000           0                    
  clk2/rpll_inst/CLKOUTD3.default_gen_clk   hold            0.000           0                    


3. Timing Details
3.1 Path Slacks Table
3.1.1 Setup Paths Table
<Report Command>:report_timing -setup -max_paths 25 -max_common_paths 1
  Path Number   Path Slack               From Node                                To Node                                    From Clock                                   To Clock                    Relation   Clock Skew   Data Delay  
 ============= ============ =================================== ============================================ =========================================== =========================================== ========== ============ ============ 
  1             0.009        quad_start_mcu_s0/Q                 initialize/PSRAM_com/counter_0_s0/D          clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[F]   8.333      -0.019       7.943       
  2             0.009        quad_start_mcu_s0/Q                 initialize/PSRAM_com/counter_2_s0/D          clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[F]   8.333      -0.019       7.943       
  3             0.249        initialize/PSRAM_com/ended_s2/Q     com_start_s0/D                               clk2/rpll_inst/CLKOUT.default_gen_clk:[F]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   8.333      0.019        7.666       
  4             0.422        quad_start_mcu_s0/Q                 initialize/PSRAM_com/counter_4_s0/D          clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[F]   8.333      -0.019       7.530       
  5             0.703        initialize/PSRAM_com/fifo_rd_s0/Q   fifo_inst/count_7_s1/D                       clk2/rpll_inst/CLKOUT.default_gen_clk:[F]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   8.333      0.019        7.212       
  6             0.903        quad_start_mcu_s0/Q                 initialize/PSRAM_com/ended_s2/CE             clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[F]   8.333      -0.019       7.405       
  7             0.970        quad_start_mcu_s0/Q                 initialize/PSRAM_com/counter_3_s0/D          clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[F]   8.333      -0.019       6.982       
  8             1.091        initialize/PSRAM_com/fifo_rd_s0/Q   fifo_inst/count_6_s1/D                       clk2/rpll_inst/CLKOUT.default_gen_clk:[F]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   8.333      0.019        6.824       
  9             1.120        quad_start_mcu_s0/Q                 initialize/PSRAM_com/mem_sio_reg_0_s0/D      clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[F]   8.333      -0.019       6.832       
  10            1.265        quad_start_mcu_s0/Q                 initialize/PSRAM_com/ended_s2/D              clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[F]   8.333      -0.019       6.687       
  11            1.779        initialize/PSRAM_com/fifo_rd_s0/Q   fifo_inst/count_5_s1/D                       clk2/rpll_inst/CLKOUT.default_gen_clk:[F]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   8.333      0.019        6.136       
  12            1.836        initialize/PSRAM_com/fifo_rd_s0/Q   fifo_inst/count_4_s1/D                       clk2/rpll_inst/CLKOUT.default_gen_clk:[F]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   8.333      0.019        6.079       
  13            1.893        initialize/PSRAM_com/fifo_rd_s0/Q   fifo_inst/count_3_s1/D                       clk2/rpll_inst/CLKOUT.default_gen_clk:[F]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   8.333      0.019        6.022       
  14            1.950        initialize/PSRAM_com/fifo_rd_s0/Q   fifo_inst/count_2_s1/D                       clk2/rpll_inst/CLKOUT.default_gen_clk:[F]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   8.333      0.019        5.965       
  15            1.976        quad_start_mcu_s0/Q                 initialize/PSRAM_com/burst_counter_0_s0/CE   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[F]   8.333      -0.019       6.332       
  16            1.976        quad_start_mcu_s0/Q                 initialize/PSRAM_com/burst_counter_1_s0/CE   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[F]   8.333      -0.019       6.332       
  17            1.976        quad_start_mcu_s0/Q                 initialize/PSRAM_com/burst_counter_2_s0/CE   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[F]   8.333      -0.019       6.332       
  18            2.007        initialize/PSRAM_com/fifo_rd_s0/Q   fifo_inst/count_1_s1/D                       clk2/rpll_inst/CLKOUT.default_gen_clk:[F]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   8.333      0.019        5.908       
  19            2.049        quad_start_mcu_s0/Q                 initialize/PSRAM_com/burst_counter_3_s0/CE   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[F]   8.333      -0.019       6.260       
  20            2.049        quad_start_mcu_s0/Q                 initialize/PSRAM_com/burst_counter_4_s0/CE   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[F]   8.333      -0.019       6.260       
  21            2.049        quad_start_mcu_s0/Q                 initialize/PSRAM_com/burst_counter_5_s0/CE   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[F]   8.333      -0.019       6.260       
  22            2.049        quad_start_mcu_s0/Q                 initialize/PSRAM_com/burst_counter_6_s0/CE   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[F]   8.333      -0.019       6.260       
  23            2.064        initialize/PSRAM_com/fifo_rd_s0/Q   fifo_inst/count_0_s1/D                       clk2/rpll_inst/CLKOUT.default_gen_clk:[F]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   8.333      0.019        5.851       
  24            2.092        quad_start_mcu_s0/Q                 initialize/PSRAM_com/data_write_3_s0/CE      clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[F]   8.333      -0.019       6.216       
  25            2.092        quad_start_mcu_s0/Q                 initialize/PSRAM_com/data_write_5_s0/CE      clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[F]   8.333      -0.019       6.216       

3.1.2 Hold Paths Table
<Report Command>:report_timing -hold -max_paths 25 -max_common_paths 1
  Path Number   Path Slack                     From Node                                        To Node                                      From Clock                                   To Clock                    Relation   Clock Skew   Data Delay  
 ============= ============ =============================================== =============================================== ============================================ =========================================== ========== ============ ============ 
  1             0.390        ADC_submodule/adc_data_9_s0/Q                   fifo_inst/fifo_mem_fifo_mem_0_0_s/DI[9]         clk2/rpll_inst/CLKOUTD.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      -0.058       0.565       
  2             0.570        debuttonA/sync_button_debounced/resync_0_s0/Q   debuttonA/sync_button_debounced/resync_1_s0/D   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]    clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.570       
  3             0.570        debuttonA/sync_button_debounced/resync_1_s0/Q   debuttonA/sync_button_debounced/resync_2_s0/D   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]    clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.570       
  4             0.570        debuttonA/sync_button/sync_buffer_1_s0/Q        debuttonA/sync_button/sync_buffer_2_s0/D        clk2/rpll_inst/CLKOUT.default_gen_clk:[R]    clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.570       
  5             0.570        UART1/buffer[6]_6_s0/Q                          UART1/samples_before_14_s0/D                    clk2/rpll_inst/CLKOUT.default_gen_clk:[R]    clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.570       
  6             0.571        debuttonA/deb_button/shift_5_s0/Q               debuttonA/deb_button/shift_6_s0/D               clk2/rpll_inst/CLKOUT.default_gen_clk:[R]    clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.571       
  7             0.572        initialize/PSRAM_com/data_out_6_s0/Q            initialize/PSRAM_com/data_out_10_s0/D           clk2/rpll_inst/CLKOUT.default_gen_clk:[F]    clk2/rpll_inst/CLKOUT.default_gen_clk:[F]   0.000      0.000        0.572       
  8             0.572        initialize/PSRAM_com/data_out_8_s0/Q            initialize/PSRAM_com/data_out_12_s0/D           clk2/rpll_inst/CLKOUT.default_gen_clk:[F]    clk2/rpll_inst/CLKOUT.default_gen_clk:[F]   0.000      0.000        0.572       
  9             0.573        initialize/PSRAM_com/data_out_4_s0/Q            initialize/PSRAM_com/data_out_8_s0/D            clk2/rpll_inst/CLKOUT.default_gen_clk:[F]    clk2/rpll_inst/CLKOUT.default_gen_clk:[F]   0.000      0.000        0.573       
  10            0.573        initialize/PSRAM_com/data_out_7_s0/Q            initialize/PSRAM_com/data_out_11_s0/D           clk2/rpll_inst/CLKOUT.default_gen_clk:[F]    clk2/rpll_inst/CLKOUT.default_gen_clk:[F]   0.000      0.000        0.573       
  11            0.573        initialize/PSRAM_com/data_out_9_s0/Q            initialize/PSRAM_com/data_out_13_s0/D           clk2/rpll_inst/CLKOUT.default_gen_clk:[F]    clk2/rpll_inst/CLKOUT.default_gen_clk:[F]   0.000      0.000        0.573       
  12            0.577        debuttonA/deb_button/shift_0_s0/Q               debuttonA/deb_button/shift_1_s0/D               clk2/rpll_inst/CLKOUT.default_gen_clk:[R]    clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.577       
  13            0.582        debuttonA/deb_button/shift_1_s0/Q               debuttonA/deb_button/shift_2_s0/D               clk2/rpll_inst/CLKOUT.default_gen_clk:[R]    clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.582       
  14            0.582        debuttonA/deb_button/shift_3_s0/Q               debuttonA/deb_button/shift_4_s0/D               clk2/rpll_inst/CLKOUT.default_gen_clk:[R]    clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.582       
  15            0.582        debuttonA/deb_button/shift_4_s0/Q               debuttonA/deb_button/shift_5_s0/D               clk2/rpll_inst/CLKOUT.default_gen_clk:[R]    clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.582       
  16            0.688        ADC_submodule/adc_data_3_s0/Q                   fifo_inst/fifo_mem_fifo_mem_0_0_s/DI[3]         clk2/rpll_inst/CLKOUTD.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      -0.058       0.862       
  17            0.707        ADC_submodule/adc_data_10_s0/Q                  fifo_inst/fifo_mem_fifo_mem_0_0_s/DI[10]        clk2/rpll_inst/CLKOUTD.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      -0.058       0.881       
  18            0.707        ADC_submodule/adc_data_11_s0/Q                  fifo_inst/fifo_mem_fifo_mem_0_0_s/DI[11]        clk2/rpll_inst/CLKOUTD.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      -0.058       0.881       
  19            0.708        initialize/PSRAM_com/burst_counter_2_s0/Q       initialize/PSRAM_com/burst_counter_2_s0/D       clk2/rpll_inst/CLKOUT.default_gen_clk:[F]    clk2/rpll_inst/CLKOUT.default_gen_clk:[F]   0.000      0.000        0.708       
  20            0.708        initialize/PSRAM_com/burst_counter_6_s0/Q       initialize/PSRAM_com/burst_counter_6_s0/D       clk2/rpll_inst/CLKOUT.default_gen_clk:[F]    clk2/rpll_inst/CLKOUT.default_gen_clk:[F]   0.000      0.000        0.708       
  21            0.708        UART1/txCounter_10_s2/Q                         UART1/txCounter_10_s2/D                         clk2/rpll_inst/CLKOUT.default_gen_clk:[R]    clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.708       
  22            0.708        UART1/rxBitNumber_2_s1/Q                        UART1/rxBitNumber_2_s1/D                        clk2/rpll_inst/CLKOUT.default_gen_clk:[R]    clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.708       
  23            0.708        UART1/rxCounter_11_s1/Q                         UART1/rxCounter_11_s1/D                         clk2/rpll_inst/CLKOUT.default_gen_clk:[R]    clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.708       
  24            0.708        n1616_s1/Q                                      n1616_s1/D                                      clk2/rpll_inst/CLKOUT.default_gen_clk:[R]    clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.708       
  25            0.708        led_rgb_2_s3/Q                                  led_rgb_2_s3/D                                  clk2/rpll_inst/CLKOUT.default_gen_clk:[R]    clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.708       

3.1.3 Recovery Paths Table
<Report Command>:report_timing -recovery -max_paths 25 -max_common_paths 1
  Path Number   Path Slack    From Node                    To Node                                   From Clock                                   To Clock                    Relation   Clock Skew   Data Delay  
 ============= ============ ============= ========================================== =========================================== =========================================== ========== ============ ============ 
  1             14.688       rst_PP_s0/Q   PP_post_process/write_pointer_0_s7/CLEAR   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   16.667     0.000        1.935       
  2             14.688       rst_PP_s0/Q   PP_post_process/write_pointer_1_s1/CLEAR   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   16.667     0.000        1.935       
  3             14.688       rst_PP_s0/Q   PP_post_process/write_pointer_2_s1/CLEAR   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   16.667     0.000        1.935       
  4             14.827       rst_PP_s0/Q   PP_post_process/read_pointer_7_s7/CLEAR    clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   16.667     0.000        1.796       
  5             14.827       rst_PP_s0/Q   PP_post_process/read_pointer_1_s1/CLEAR    clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   16.667     0.000        1.796       
  6             14.827       rst_PP_s0/Q   PP_post_process/read_pointer_2_s1/CLEAR    clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   16.667     0.000        1.796       
  7             14.827       rst_PP_s0/Q   PP_post_process/read_pointer_3_s1/CLEAR    clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   16.667     0.000        1.796       
  8             14.827       rst_PP_s0/Q   PP_post_process/read_pointer_4_s1/CLEAR    clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   16.667     0.000        1.796       
  9             14.827       rst_PP_s0/Q   PP_post_process/stop_PP_s0/CLEAR           clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   16.667     0.000        1.796       
  10            14.827       rst_PP_s0/Q   PP_post_process/d_flag_read_s0/CLEAR       clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   16.667     0.000        1.796       
  11            14.827       rst_PP_s0/Q   PP_post_process/d_flag_write_s0/CLEAR      clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   16.667     0.000        1.796       
  12            14.843       rst_PP_s0/Q   PP_post_process/write_pointer_3_s1/CLEAR   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   16.667     0.000        1.780       
  13            14.843       rst_PP_s0/Q   PP_post_process/write_pointer_4_s1/CLEAR   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   16.667     0.000        1.780       
  14            14.843       rst_PP_s0/Q   PP_post_process/write_pointer_5_s1/CLEAR   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   16.667     0.000        1.780       
  15            14.843       rst_PP_s0/Q   PP_post_process/last_switch_s0/CLEAR       clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   16.667     0.000        1.780       
  16            14.857       rst_PP_s0/Q   PP_post_process/read_pointer_0_s7/CLEAR    clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   16.667     0.000        1.766       
  17            15.167       rst_PP_s0/Q   PP_post_process/write_pointer_7_s1/CLEAR   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   16.667     0.000        1.457       
  18            15.167       rst_PP_s0/Q   PP_post_process/write_pointer_6_s1/CLEAR   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   16.667     0.000        1.457       
  19            15.321       rst_PP_s0/Q   PP_post_process/read_pointer_5_s1/CLEAR    clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   16.667     0.000        1.302       
  20            15.321       rst_PP_s0/Q   PP_post_process/read_pointer_6_s1/CLEAR    clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   16.667     0.000        1.302       
  21            15.337       rst_PP_s0/Q   PP_post_process/buffer_select_s2/CLEAR     clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   16.667     0.000        1.286       
  22            15.337       rst_PP_s0/Q   PP_post_process/read_cmp_s0/CLEAR          clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   16.667     0.000        1.286       

3.1.4 Removal Paths Table
<Report Command>:report_timing -removal -max_paths 25 -max_common_paths 1
  Path Number   Path Slack    From Node                    To Node                                   From Clock                                   To Clock                    Relation   Clock Skew   Data Delay  
 ============= ============ ============= ========================================== =========================================== =========================================== ========== ============ ============ 
  1             0.857        rst_PP_s0/Q   PP_post_process/write_pointer_7_s1/CLEAR   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.872       
  2             0.857        rst_PP_s0/Q   PP_post_process/write_pointer_6_s1/CLEAR   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.872       
  3             0.898        rst_PP_s0/Q   PP_post_process/buffer_select_s2/CLEAR     clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.913       
  4             0.898        rst_PP_s0/Q   PP_post_process/read_cmp_s0/CLEAR          clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.913       
  5             0.904        rst_PP_s0/Q   PP_post_process/read_pointer_5_s1/CLEAR    clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.919       
  6             0.904        rst_PP_s0/Q   PP_post_process/read_pointer_6_s1/CLEAR    clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.919       
  7             1.158        rst_PP_s0/Q   PP_post_process/read_pointer_0_s7/CLEAR    clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        1.173       
  8             1.170        rst_PP_s0/Q   PP_post_process/write_pointer_3_s1/CLEAR   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        1.185       
  9             1.170        rst_PP_s0/Q   PP_post_process/write_pointer_4_s1/CLEAR   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        1.185       
  10            1.170        rst_PP_s0/Q   PP_post_process/write_pointer_5_s1/CLEAR   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        1.185       
  11            1.170        rst_PP_s0/Q   PP_post_process/last_switch_s0/CLEAR       clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        1.185       
  12            1.175        rst_PP_s0/Q   PP_post_process/read_pointer_7_s7/CLEAR    clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        1.190       
  13            1.175        rst_PP_s0/Q   PP_post_process/read_pointer_1_s1/CLEAR    clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        1.190       
  14            1.175        rst_PP_s0/Q   PP_post_process/read_pointer_2_s1/CLEAR    clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        1.190       
  15            1.175        rst_PP_s0/Q   PP_post_process/read_pointer_3_s1/CLEAR    clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        1.190       
  16            1.175        rst_PP_s0/Q   PP_post_process/read_pointer_4_s1/CLEAR    clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        1.190       
  17            1.175        rst_PP_s0/Q   PP_post_process/stop_PP_s0/CLEAR           clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        1.190       
  18            1.175        rst_PP_s0/Q   PP_post_process/d_flag_read_s0/CLEAR       clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        1.190       
  19            1.175        rst_PP_s0/Q   PP_post_process/d_flag_write_s0/CLEAR      clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        1.190       
  20            1.181        rst_PP_s0/Q   PP_post_process/write_pointer_0_s7/CLEAR   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        1.196       
  21            1.181        rst_PP_s0/Q   PP_post_process/write_pointer_1_s1/CLEAR   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        1.196       
  22            1.181        rst_PP_s0/Q   PP_post_process/write_pointer_2_s1/CLEAR   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        1.196       

3.2 Minimum Pulse Width Table
Report Command:report_min_pulse_width -nworst 10 -detail
  Number   Slack   Actual Width   Required Width        Type                         Clock                                Objects               
 ======== ======= ============== ================ ================= ======================================= =================================== 
  1        7.005   8.255          1.250            Low Pulse Width   clk2/rpll_inst/CLKOUT.default_gen_clk   d_com_start_s0                     
  2        7.005   8.255          1.250            Low Pulse Width   clk2/rpll_inst/CLKOUT.default_gen_clk   d_flag_acq_s0                      
  3        7.005   8.255          1.250            Low Pulse Width   clk2/rpll_inst/CLKOUT.default_gen_clk   n1621_s0                           
  4        7.005   8.255          1.250            Low Pulse Width   clk2/rpll_inst/CLKOUT.default_gen_clk   n1629_s0                           
  5        7.005   8.255          1.250            Low Pulse Width   clk2/rpll_inst/CLKOUT.default_gen_clk   read_5_s0                          
  6        7.005   8.255          1.250            Low Pulse Width   clk2/rpll_inst/CLKOUT.default_gen_clk   address_acq_18_s0                  
  7        7.005   8.255          1.250            Low Pulse Width   clk2/rpll_inst/CLKOUT.default_gen_clk   i_minus_i_pivot_reg_1_s0           
  8        7.005   8.255          1.250            Low Pulse Width   clk2/rpll_inst/CLKOUT.default_gen_clk   UART1/buffer[6]_2_s0               
  9        7.005   8.255          1.250            Low Pulse Width   clk2/rpll_inst/CLKOUT.default_gen_clk   initialize/PSRAM_com/counter_5_s0  
  10       7.005   8.255          1.250            Low Pulse Width   clk2/rpll_inst/CLKOUT.default_gen_clk   initialize/PSRAM_com/fifo_rd_s0    

3.3 Timing Report By Analysis Type
3.3.1 Setup Analysis Report
Report Command:report_timing -setup -max_paths 25 -max_common_paths 1
						Path1						
Path Summary:
Slack             : 0.009
Data Arrival Time : 10.570
Data Required Time: 10.579
From              : quad_start_mcu_s0
To                : counter_0_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[F]

Data Arrival Path:
    AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======= ====== ==== ======== ============= ======================================= 
  0.000    0.000                                      active clock edge time                 
  0.000    0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383    2.383   tCL    RR   563      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.627    0.244   tNET   RR   1        R8C14[1][B]   quad_start_mcu_s0/CLK                  
  3.085    0.458   tC2Q   RF   4        R8C14[1][B]   quad_start_mcu_s0/Q                    
  4.541    1.456   tNET   FF   1        R5C18[2][A]   initialize/PSRAM_com/n515_s2/I0        
  5.167    0.626   tINS   FF   8        R5C18[2][A]   initialize/PSRAM_com/n515_s2/F         
  5.993    0.825   tNET   FF   1        R4C16[3][A]   initialize/PSRAM_com/n548_s7/I3        
  6.619    0.626   tINS   FF   2        R4C16[3][A]   initialize/PSRAM_com/n548_s7/F         
  7.445    0.826   tNET   FF   1        R4C18[1][A]   initialize/PSRAM_com/n548_s4/I2        
  8.471    1.026   tINS   FR   4        R4C18[1][A]   initialize/PSRAM_com/n548_s4/F         
  8.894    0.423   tNET   RR   1        R4C19[1][A]   initialize/PSRAM_com/n550_s2/I2        
  9.519    0.625   tINS   RR   3        R4C19[1][A]   initialize/PSRAM_com/n550_s2/F         
  9.944    0.425   tNET   RR   1        R3C19[2][A]   initialize/PSRAM_com/n554_s1/I2        
  10.570   0.626   tINS   RF   1        R3C19[2][A]   initialize/PSRAM_com/n554_s1/F         
  10.570   0.000   tNET   FF   1        R3C19[2][A]   initialize/PSRAM_com/counter_0_s0/D    

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======== ====== ==== ======== ============= ======================================= 
  8.333    8.333                                       active clock edge time                 
  8.333    0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk  
  10.716   2.383    tCL    FF   563      PLL_R         clk2/rpll_inst/CLKOUT                  
  10.979   0.262    tNET   FF   1        R3C19[2][A]   initialize/PSRAM_com/counter_0_s0/CLK  
  10.579   -0.400   tSu         1        R3C19[2][A]   initialize/PSRAM_com/counter_0_s0      

Path Statistics:
Clock Skew: 0.019
Setup Relationship: 8.333
Logic Level: 6
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 3.529 44.430%, 
                    route: 3.955 49.799%, 
                    tC2Q: 0.458 5.770%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.262 100.000%)

						Path2						
Path Summary:
Slack             : 0.009
Data Arrival Time : 10.570
Data Required Time: 10.579
From              : quad_start_mcu_s0
To                : counter_2_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[F]

Data Arrival Path:
    AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======= ====== ==== ======== ============= ======================================= 
  0.000    0.000                                      active clock edge time                 
  0.000    0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383    2.383   tCL    RR   563      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.627    0.244   tNET   RR   1        R8C14[1][B]   quad_start_mcu_s0/CLK                  
  3.085    0.458   tC2Q   RF   4        R8C14[1][B]   quad_start_mcu_s0/Q                    
  4.541    1.456   tNET   FF   1        R5C18[2][A]   initialize/PSRAM_com/n515_s2/I0        
  5.167    0.626   tINS   FF   8        R5C18[2][A]   initialize/PSRAM_com/n515_s2/F         
  5.993    0.825   tNET   FF   1        R4C16[3][A]   initialize/PSRAM_com/n548_s7/I3        
  6.619    0.626   tINS   FF   2        R4C16[3][A]   initialize/PSRAM_com/n548_s7/F         
  7.445    0.826   tNET   FF   1        R4C18[1][A]   initialize/PSRAM_com/n548_s4/I2        
  8.471    1.026   tINS   FR   4        R4C18[1][A]   initialize/PSRAM_com/n548_s4/F         
  8.894    0.423   tNET   RR   1        R4C19[1][A]   initialize/PSRAM_com/n550_s2/I2        
  9.519    0.625   tINS   RR   3        R4C19[1][A]   initialize/PSRAM_com/n550_s2/F         
  9.944    0.425   tNET   RR   1        R3C19[2][B]   initialize/PSRAM_com/n552_s1/I3        
  10.570   0.626   tINS   RF   1        R3C19[2][B]   initialize/PSRAM_com/n552_s1/F         
  10.570   0.000   tNET   FF   1        R3C19[2][B]   initialize/PSRAM_com/counter_2_s0/D    

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======== ====== ==== ======== ============= ======================================= 
  8.333    8.333                                       active clock edge time                 
  8.333    0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk  
  10.716   2.383    tCL    FF   563      PLL_R         clk2/rpll_inst/CLKOUT                  
  10.979   0.262    tNET   FF   1        R3C19[2][B]   initialize/PSRAM_com/counter_2_s0/CLK  
  10.579   -0.400   tSu         1        R3C19[2][B]   initialize/PSRAM_com/counter_2_s0      

Path Statistics:
Clock Skew: 0.019
Setup Relationship: 8.333
Logic Level: 6
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 3.529 44.430%, 
                    route: 3.955 49.799%, 
                    tC2Q: 0.458 5.770%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.262 100.000%)

						Path3						
Path Summary:
Slack             : 0.249
Data Arrival Time : 18.645
Data Required Time: 18.893
From              : ended_s2
To                : com_start_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[F]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
    AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======= ====== ==== ======== ============= ======================================= 
  8.333    8.333                                      active clock edge time                 
  8.333    0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  10.716   2.383   tCL    FF   563      PLL_R         clk2/rpll_inst/CLKOUT                  
  10.979   0.262   tNET   FF   1        R4C19[1][A]   initialize/PSRAM_com/ended_s2/CLK      
  11.437   0.458   tC2Q   FF   7        R4C19[1][A]   initialize/PSRAM_com/ended_s2/Q        
  12.591   1.154   tNET   FF   1        R5C15[3][B]   n1065_s25/I1                           
  13.623   1.032   tINS   FF   1        R5C15[3][B]   n1065_s25/F                            
  14.912   1.289   tNET   FF   1        R8C14[0][A]   n1065_s22/I1                           
  15.714   0.802   tINS   FR   1        R8C14[0][A]   n1065_s22/F                            
  16.133   0.419   tNET   RR   1        R8C13[2][B]   n1065_s20/I0                           
  17.194   1.061   tINS   RR   1        R8C13[2][B]   n1065_s20/F                            
  17.613   0.419   tNET   RR   1        R9C13[0][A]   n1065_s17/I3                           
  18.645   1.032   tINS   RF   1        R9C13[0][A]   n1065_s17/F                            
  18.645   0.000   tNET   FF   1        R9C13[0][A]   com_start_s0/D                         

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======== ====== ==== ======== ============= ======================================= 
  16.667   16.667                                      active clock edge time                 
  16.667   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk  
  19.050   2.383    tCL    RR   563      PLL_R         clk2/rpll_inst/CLKOUT                  
  19.293   0.244    tNET   RR   1        R9C13[0][A]   com_start_s0/CLK                       
  18.893   -0.400   tSu         1        R9C13[0][A]   com_start_s0                           

Path Statistics:
Clock Skew: -0.019
Setup Relationship: 8.333
Logic Level: 5
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.262 100.000%)
Arrival Data Path Delay: (cell: 3.927 51.225%, 
                    route: 3.281 42.796%, 
                    tC2Q: 0.458 5.979%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path4						
Path Summary:
Slack             : 0.422
Data Arrival Time : 10.157
Data Required Time: 10.579
From              : quad_start_mcu_s0
To                : counter_4_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[F]

Data Arrival Path:
    AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======= ====== ==== ======== ============= ======================================= 
  0.000    0.000                                      active clock edge time                 
  0.000    0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383    2.383   tCL    RR   563      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.627    0.244   tNET   RR   1        R8C14[1][B]   quad_start_mcu_s0/CLK                  
  3.085    0.458   tC2Q   RF   4        R8C14[1][B]   quad_start_mcu_s0/Q                    
  4.541    1.456   tNET   FF   1        R5C18[2][A]   initialize/PSRAM_com/n515_s2/I0        
  5.167    0.626   tINS   FF   8        R5C18[2][A]   initialize/PSRAM_com/n515_s2/F         
  5.993    0.825   tNET   FF   1        R4C16[3][A]   initialize/PSRAM_com/n548_s7/I3        
  6.619    0.626   tINS   FF   2        R4C16[3][A]   initialize/PSRAM_com/n548_s7/F         
  7.445    0.826   tNET   FF   1        R4C18[1][A]   initialize/PSRAM_com/n548_s4/I2        
  8.471    1.026   tINS   FR   4        R4C18[1][A]   initialize/PSRAM_com/n548_s4/F         
  8.894    0.423   tNET   RR   1        R4C19[1][A]   initialize/PSRAM_com/n550_s2/I2        
  9.520    0.626   tINS   RF   3        R4C19[1][A]   initialize/PSRAM_com/n550_s2/F         
  9.531    0.011   tNET   FF   1        R4C19[2][A]   initialize/PSRAM_com/n550_s1/I2        
  10.157   0.626   tINS   FF   1        R4C19[2][A]   initialize/PSRAM_com/n550_s1/F         
  10.157   0.000   tNET   FF   1        R4C19[2][A]   initialize/PSRAM_com/counter_4_s0/D    

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======== ====== ==== ======== ============= ======================================= 
  8.333    8.333                                       active clock edge time                 
  8.333    0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk  
  10.716   2.383    tCL    FF   563      PLL_R         clk2/rpll_inst/CLKOUT                  
  10.979   0.262    tNET   FF   1        R4C19[2][A]   initialize/PSRAM_com/counter_4_s0/CLK  
  10.579   -0.400   tSu         1        R4C19[2][A]   initialize/PSRAM_com/counter_4_s0      

Path Statistics:
Clock Skew: 0.019
Setup Relationship: 8.333
Logic Level: 6
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 3.530 46.880%, 
                    route: 3.542 47.034%, 
                    tC2Q: 0.458 6.087%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.262 100.000%)

						Path5						
Path Summary:
Slack             : 0.703
Data Arrival Time : 18.191
Data Required Time: 18.893
From              : fifo_rd_s0
To                : count_7_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[F]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
    AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======= ====== ==== ======== ============= ======================================= 
  8.333    8.333                                      active clock edge time                 
  8.333    0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  10.716   2.383   tCL    FF   563      PLL_R         clk2/rpll_inst/CLKOUT                  
  10.979   0.262   tNET   FF   1        R3C16[1][A]   initialize/PSRAM_com/fifo_rd_s0/CLK    
  11.437   0.458   tC2Q   FF   8        R3C16[1][A]   initialize/PSRAM_com/fifo_rd_s0/Q      
  13.400   1.963   tNET   FF   1        R8C19[3][B]   fifo_inst/n104_1_s1/I1                 
  14.499   1.099   tINS   FF   1        R8C19[3][B]   fifo_inst/n104_1_s1/F                  
  16.266   1.768   tNET   FF   2        R8C18[0][A]   fifo_inst/n160_1_s/CIN                 
  16.323   0.057   tINS   FF   1        R8C18[0][A]   fifo_inst/n160_1_s/COUT                
  16.323   0.000   tNET   FF   2        R8C18[0][B]   fifo_inst/n159_1_s/CIN                 
  16.380   0.057   tINS   FF   1        R8C18[0][B]   fifo_inst/n159_1_s/COUT                
  16.380   0.000   tNET   FF   2        R8C18[1][A]   fifo_inst/n158_1_s/CIN                 
  16.437   0.057   tINS   FF   1        R8C18[1][A]   fifo_inst/n158_1_s/COUT                
  16.437   0.000   tNET   FF   2        R8C18[1][B]   fifo_inst/n157_1_s/CIN                 
  16.494   0.057   tINS   FF   1        R8C18[1][B]   fifo_inst/n157_1_s/COUT                
  16.494   0.000   tNET   FF   2        R8C18[2][A]   fifo_inst/n156_1_s/CIN                 
  16.551   0.057   tINS   FF   1        R8C18[2][A]   fifo_inst/n156_1_s/COUT                
  16.551   0.000   tNET   FF   2        R8C18[2][B]   fifo_inst/n155_1_s/CIN                 
  16.608   0.057   tINS   FF   1        R8C18[2][B]   fifo_inst/n155_1_s/COUT                
  16.608   0.000   tNET   FF   2        R8C19[0][A]   fifo_inst/n154_1_s/CIN                 
  16.665   0.057   tINS   FF   1        R8C19[0][A]   fifo_inst/n154_1_s/COUT                
  16.665   0.000   tNET   FF   2        R8C19[0][B]   fifo_inst/n153_1_s/CIN                 
  17.228   0.563   tINS   FF   1        R8C19[0][B]   fifo_inst/n153_1_s/SUM                 
  18.191   0.962   tNET   FF   1        R8C19[1][B]   fifo_inst/count_7_s1/D                 

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======== ====== ==== ======== ============= ======================================= 
  16.667   16.667                                      active clock edge time                 
  16.667   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk  
  19.050   2.383    tCL    RR   563      PLL_R         clk2/rpll_inst/CLKOUT                  
  19.293   0.244    tNET   RR   1        R8C19[1][B]   fifo_inst/count_7_s1/CLK               
  18.893   -0.400   tSu         1        R8C19[1][B]   fifo_inst/count_7_s1                   

Path Statistics:
Clock Skew: -0.019
Setup Relationship: 8.333
Logic Level: 5
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.262 100.000%)
Arrival Data Path Delay: (cell: 2.061 28.577%, 
                    route: 4.693 65.068%, 
                    tC2Q: 0.458 6.355%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path6						
Path Summary:
Slack             : 0.903
Data Arrival Time : 10.032
Data Required Time: 10.935
From              : quad_start_mcu_s0
To                : ended_s2
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[F]

Data Arrival Path:
    AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======= ====== ==== ======== ============= ======================================= 
  0.000    0.000                                      active clock edge time                 
  0.000    0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383    2.383   tCL    RR   563      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.627    0.244   tNET   RR   1        R8C14[1][B]   quad_start_mcu_s0/CLK                  
  3.085    0.458   tC2Q   RF   4        R8C14[1][B]   quad_start_mcu_s0/Q                    
  4.541    1.456   tNET   FF   1        R5C18[2][A]   initialize/PSRAM_com/n515_s2/I0        
  5.167    0.626   tINS   FF   8        R5C18[2][A]   initialize/PSRAM_com/n515_s2/F         
  5.993    0.825   tNET   FF   1        R4C16[3][A]   initialize/PSRAM_com/n548_s7/I3        
  6.619    0.626   tINS   FF   2        R4C16[3][A]   initialize/PSRAM_com/n548_s7/F         
  7.445    0.826   tNET   FF   1        R4C18[1][A]   initialize/PSRAM_com/n548_s4/I2        
  8.471    1.026   tINS   FR   4        R4C18[1][A]   initialize/PSRAM_com/n548_s4/F         
  8.894    0.423   tNET   RR   1        R4C19[1][B]   initialize/PSRAM_com/n548_s3/I2        
  9.696    0.802   tINS   RR   1        R4C19[1][B]   initialize/PSRAM_com/n548_s3/F         
  10.032   0.336   tNET   RR   1        R4C19[1][A]   initialize/PSRAM_com/ended_s2/CE       

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======== ====== ==== ======== ============= ======================================= 
  8.333    8.333                                       active clock edge time                 
  8.333    0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk  
  10.716   2.383    tCL    FF   563      PLL_R         clk2/rpll_inst/CLKOUT                  
  10.979   0.262    tNET   FF   1        R4C19[1][A]   initialize/PSRAM_com/ended_s2/CLK      
  10.935   -0.043   tSu         1        R4C19[1][A]   initialize/PSRAM_com/ended_s2          

Path Statistics:
Clock Skew: 0.019
Setup Relationship: 8.333
Logic Level: 5
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 3.080 41.592%, 
                    route: 3.867 52.219%, 
                    tC2Q: 0.458 6.189%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.262 100.000%)

						Path7						
Path Summary:
Slack             : 0.970
Data Arrival Time : 9.609
Data Required Time: 10.579
From              : quad_start_mcu_s0
To                : counter_3_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   563      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.627   0.244   tNET   RR   1        R8C14[1][B]   quad_start_mcu_s0/CLK                  
  3.085   0.458   tC2Q   RF   4        R8C14[1][B]   quad_start_mcu_s0/Q                    
  4.541   1.456   tNET   FF   1        R5C18[2][A]   initialize/PSRAM_com/n515_s2/I0        
  5.167   0.626   tINS   FF   8        R5C18[2][A]   initialize/PSRAM_com/n515_s2/F         
  5.993   0.825   tNET   FF   1        R4C16[3][A]   initialize/PSRAM_com/n548_s7/I3        
  6.619   0.626   tINS   FF   2        R4C16[3][A]   initialize/PSRAM_com/n548_s7/F         
  7.445   0.826   tNET   FF   1        R4C18[1][A]   initialize/PSRAM_com/n548_s4/I2        
  8.477   1.032   tINS   FF   4        R4C18[1][A]   initialize/PSRAM_com/n548_s4/F         
  8.983   0.506   tNET   FF   1        R4C19[0][B]   initialize/PSRAM_com/n551_s1/I2        
  9.609   0.626   tINS   FF   1        R4C19[0][B]   initialize/PSRAM_com/n551_s1/F         
  9.609   0.000   tNET   FF   1        R4C19[0][B]   initialize/PSRAM_com/counter_3_s0/D    

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======== ====== ==== ======== ============= ======================================= 
  8.333    8.333                                       active clock edge time                 
  8.333    0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk  
  10.716   2.383    tCL    FF   563      PLL_R         clk2/rpll_inst/CLKOUT                  
  10.979   0.262    tNET   FF   1        R4C19[0][B]   initialize/PSRAM_com/counter_3_s0/CLK  
  10.579   -0.400   tSu         1        R4C19[0][B]   initialize/PSRAM_com/counter_3_s0      

Path Statistics:
Clock Skew: 0.019
Setup Relationship: 8.333
Logic Level: 5
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 2.910 41.680%, 
                    route: 3.613 51.755%, 
                    tC2Q: 0.458 6.565%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.262 100.000%)

						Path8						
Path Summary:
Slack             : 1.091
Data Arrival Time : 17.803
Data Required Time: 18.893
From              : fifo_rd_s0
To                : count_6_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[F]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
    AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======= ====== ==== ======== ============= ======================================= 
  8.333    8.333                                      active clock edge time                 
  8.333    0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  10.716   2.383   tCL    FF   563      PLL_R         clk2/rpll_inst/CLKOUT                  
  10.979   0.262   tNET   FF   1        R3C16[1][A]   initialize/PSRAM_com/fifo_rd_s0/CLK    
  11.437   0.458   tC2Q   FF   8        R3C16[1][A]   initialize/PSRAM_com/fifo_rd_s0/Q      
  13.400   1.963   tNET   FF   1        R8C19[3][B]   fifo_inst/n104_1_s1/I1                 
  14.499   1.099   tINS   FF   1        R8C19[3][B]   fifo_inst/n104_1_s1/F                  
  16.266   1.768   tNET   FF   2        R8C18[0][A]   fifo_inst/n160_1_s/CIN                 
  16.323   0.057   tINS   FF   1        R8C18[0][A]   fifo_inst/n160_1_s/COUT                
  16.323   0.000   tNET   FF   2        R8C18[0][B]   fifo_inst/n159_1_s/CIN                 
  16.380   0.057   tINS   FF   1        R8C18[0][B]   fifo_inst/n159_1_s/COUT                
  16.380   0.000   tNET   FF   2        R8C18[1][A]   fifo_inst/n158_1_s/CIN                 
  16.437   0.057   tINS   FF   1        R8C18[1][A]   fifo_inst/n158_1_s/COUT                
  16.437   0.000   tNET   FF   2        R8C18[1][B]   fifo_inst/n157_1_s/CIN                 
  16.494   0.057   tINS   FF   1        R8C18[1][B]   fifo_inst/n157_1_s/COUT                
  16.494   0.000   tNET   FF   2        R8C18[2][A]   fifo_inst/n156_1_s/CIN                 
  16.551   0.057   tINS   FF   1        R8C18[2][A]   fifo_inst/n156_1_s/COUT                
  16.551   0.000   tNET   FF   2        R8C18[2][B]   fifo_inst/n155_1_s/CIN                 
  16.608   0.057   tINS   FF   1        R8C18[2][B]   fifo_inst/n155_1_s/COUT                
  16.608   0.000   tNET   FF   2        R8C19[0][A]   fifo_inst/n154_1_s/CIN                 
  17.171   0.563   tINS   FF   1        R8C19[0][A]   fifo_inst/n154_1_s/SUM                 
  17.803   0.631   tNET   FF   1        R8C19[1][A]   fifo_inst/count_6_s1/D                 

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======== ====== ==== ======== ============= ======================================= 
  16.667   16.667                                      active clock edge time                 
  16.667   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk  
  19.050   2.383    tCL    RR   563      PLL_R         clk2/rpll_inst/CLKOUT                  
  19.293   0.244    tNET   RR   1        R8C19[1][A]   fifo_inst/count_6_s1/CLK               
  18.893   -0.400   tSu         1        R8C19[1][A]   fifo_inst/count_6_s1                   

Path Statistics:
Clock Skew: -0.019
Setup Relationship: 8.333
Logic Level: 4
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.262 100.000%)
Arrival Data Path Delay: (cell: 2.004 29.366%, 
                    route: 4.362 63.918%, 
                    tC2Q: 0.458 6.716%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path9						
Path Summary:
Slack             : 1.120
Data Arrival Time : 9.459
Data Required Time: 10.579
From              : quad_start_mcu_s0
To                : mem_sio_reg_0_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                    
 ======= ======= ====== ==== ======== ============= ========================================= 
  0.000   0.000                                      active clock edge time                   
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk    
  2.383   2.383   tCL    RR   563      PLL_R         clk2/rpll_inst/CLKOUT                    
  2.627   0.244   tNET   RR   1        R8C14[1][B]   quad_start_mcu_s0/CLK                    
  3.085   0.458   tC2Q   RF   4        R8C14[1][B]   quad_start_mcu_s0/Q                      
  4.721   1.636   tNET   FF   1        R4C19[3][B]   initialize/PSRAM_com/mem_ce_d_s/I0       
  5.543   0.822   tINS   FF   5        R4C19[3][B]   initialize/PSRAM_com/mem_ce_d_s/F        
  7.178   1.635   tNET   FF   1        R3C17[1][A]   initialize/PSRAM_com/n512_s6/I1          
  8.000   0.822   tINS   FF   1        R3C17[1][A]   initialize/PSRAM_com/n512_s6/F           
  8.005   0.005   tNET   FF   1        R3C17[3][A]   initialize/PSRAM_com/n512_s2/I3          
  8.631   0.626   tINS   FF   1        R3C17[3][A]   initialize/PSRAM_com/n512_s2/F           
  8.637   0.005   tNET   FF   1        R3C17[2][A]   initialize/PSRAM_com/n512_s0/I2          
  9.459   0.822   tINS   FF   1        R3C17[2][A]   initialize/PSRAM_com/n512_s0/F           
  9.459   0.000   tNET   FF   1        R3C17[2][A]   initialize/PSRAM_com/mem_sio_reg_0_s0/D  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                         NODE                     
 ======== ======== ====== ==== ======== ============= =========================================== 
  8.333    8.333                                       active clock edge time                     
  8.333    0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk      
  10.716   2.383    tCL    FF   563      PLL_R         clk2/rpll_inst/CLKOUT                      
  10.979   0.262    tNET   FF   1        R3C17[2][A]   initialize/PSRAM_com/mem_sio_reg_0_s0/CLK  
  10.579   -0.400   tSu         1        R3C17[2][A]   initialize/PSRAM_com/mem_sio_reg_0_s0      

Path Statistics:
Clock Skew: 0.019
Setup Relationship: 8.333
Logic Level: 5
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 3.092 45.257%, 
                    route: 3.282 48.035%, 
                    tC2Q: 0.458 6.708%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.262 100.000%)

						Path10						
Path Summary:
Slack             : 1.265
Data Arrival Time : 9.313
Data Required Time: 10.579
From              : quad_start_mcu_s0
To                : ended_s2
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   563      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.627   0.244   tNET   RR   1        R8C14[1][B]   quad_start_mcu_s0/CLK                  
  3.085   0.458   tC2Q   RF   4        R8C14[1][B]   quad_start_mcu_s0/Q                    
  4.541   1.456   tNET   FF   1        R5C18[2][A]   initialize/PSRAM_com/n515_s2/I0        
  5.167   0.626   tINS   FF   8        R5C18[2][A]   initialize/PSRAM_com/n515_s2/F         
  5.993   0.825   tNET   FF   1        R4C16[3][A]   initialize/PSRAM_com/n548_s7/I3        
  6.619   0.626   tINS   FF   2        R4C16[3][A]   initialize/PSRAM_com/n548_s7/F         
  7.445   0.826   tNET   FF   1        R4C18[1][A]   initialize/PSRAM_com/n548_s4/I2        
  8.477   1.032   tINS   FF   4        R4C18[1][A]   initialize/PSRAM_com/n548_s4/F         
  9.313   0.836   tNET   FF   1        R4C19[1][A]   initialize/PSRAM_com/ended_s2/D        

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======== ====== ==== ======== ============= ======================================= 
  8.333    8.333                                       active clock edge time                 
  8.333    0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk  
  10.716   2.383    tCL    FF   563      PLL_R         clk2/rpll_inst/CLKOUT                  
  10.979   0.262    tNET   FF   1        R4C19[1][A]   initialize/PSRAM_com/ended_s2/CLK      
  10.579   -0.400   tSu         1        R4C19[1][A]   initialize/PSRAM_com/ended_s2          

Path Statistics:
Clock Skew: 0.019
Setup Relationship: 8.333
Logic Level: 4
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 2.284 34.158%, 
                    route: 3.944 58.987%, 
                    tC2Q: 0.458 6.855%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.262 100.000%)

						Path11						
Path Summary:
Slack             : 1.779
Data Arrival Time : 17.114
Data Required Time: 18.893
From              : fifo_rd_s0
To                : count_5_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[F]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
    AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======= ====== ==== ======== ============= ======================================= 
  8.333    8.333                                      active clock edge time                 
  8.333    0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  10.716   2.383   tCL    FF   563      PLL_R         clk2/rpll_inst/CLKOUT                  
  10.979   0.262   tNET   FF   1        R3C16[1][A]   initialize/PSRAM_com/fifo_rd_s0/CLK    
  11.437   0.458   tC2Q   FF   8        R3C16[1][A]   initialize/PSRAM_com/fifo_rd_s0/Q      
  13.400   1.963   tNET   FF   1        R8C19[3][B]   fifo_inst/n104_1_s1/I1                 
  14.499   1.099   tINS   FF   1        R8C19[3][B]   fifo_inst/n104_1_s1/F                  
  16.266   1.768   tNET   FF   2        R8C18[0][A]   fifo_inst/n160_1_s/CIN                 
  16.323   0.057   tINS   FF   1        R8C18[0][A]   fifo_inst/n160_1_s/COUT                
  16.323   0.000   tNET   FF   2        R8C18[0][B]   fifo_inst/n159_1_s/CIN                 
  16.380   0.057   tINS   FF   1        R8C18[0][B]   fifo_inst/n159_1_s/COUT                
  16.380   0.000   tNET   FF   2        R8C18[1][A]   fifo_inst/n158_1_s/CIN                 
  16.437   0.057   tINS   FF   1        R8C18[1][A]   fifo_inst/n158_1_s/COUT                
  16.437   0.000   tNET   FF   2        R8C18[1][B]   fifo_inst/n157_1_s/CIN                 
  16.494   0.057   tINS   FF   1        R8C18[1][B]   fifo_inst/n157_1_s/COUT                
  16.494   0.000   tNET   FF   2        R8C18[2][A]   fifo_inst/n156_1_s/CIN                 
  16.551   0.057   tINS   FF   1        R8C18[2][A]   fifo_inst/n156_1_s/COUT                
  16.551   0.000   tNET   FF   2        R8C18[2][B]   fifo_inst/n155_1_s/CIN                 
  17.114   0.563   tINS   FF   1        R8C18[2][B]   fifo_inst/n155_1_s/SUM                 
  17.114   0.000   tNET   FF   1        R8C18[2][B]   fifo_inst/count_5_s1/D                 

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======== ====== ==== ======== ============= ======================================= 
  16.667   16.667                                      active clock edge time                 
  16.667   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk  
  19.050   2.383    tCL    RR   563      PLL_R         clk2/rpll_inst/CLKOUT                  
  19.293   0.244    tNET   RR   1        R8C18[2][B]   fifo_inst/count_5_s1/CLK               
  18.893   -0.400   tSu         1        R8C18[2][B]   fifo_inst/count_5_s1                   

Path Statistics:
Clock Skew: -0.019
Setup Relationship: 8.333
Logic Level: 4
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.262 100.000%)
Arrival Data Path Delay: (cell: 1.947 31.732%, 
                    route: 3.730 60.798%, 
                    tC2Q: 0.458 7.470%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path12						
Path Summary:
Slack             : 1.836
Data Arrival Time : 17.057
Data Required Time: 18.893
From              : fifo_rd_s0
To                : count_4_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[F]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
    AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======= ====== ==== ======== ============= ======================================= 
  8.333    8.333                                      active clock edge time                 
  8.333    0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  10.716   2.383   tCL    FF   563      PLL_R         clk2/rpll_inst/CLKOUT                  
  10.979   0.262   tNET   FF   1        R3C16[1][A]   initialize/PSRAM_com/fifo_rd_s0/CLK    
  11.437   0.458   tC2Q   FF   8        R3C16[1][A]   initialize/PSRAM_com/fifo_rd_s0/Q      
  13.400   1.963   tNET   FF   1        R8C19[3][B]   fifo_inst/n104_1_s1/I1                 
  14.499   1.099   tINS   FF   1        R8C19[3][B]   fifo_inst/n104_1_s1/F                  
  16.266   1.768   tNET   FF   2        R8C18[0][A]   fifo_inst/n160_1_s/CIN                 
  16.323   0.057   tINS   FF   1        R8C18[0][A]   fifo_inst/n160_1_s/COUT                
  16.323   0.000   tNET   FF   2        R8C18[0][B]   fifo_inst/n159_1_s/CIN                 
  16.380   0.057   tINS   FF   1        R8C18[0][B]   fifo_inst/n159_1_s/COUT                
  16.380   0.000   tNET   FF   2        R8C18[1][A]   fifo_inst/n158_1_s/CIN                 
  16.437   0.057   tINS   FF   1        R8C18[1][A]   fifo_inst/n158_1_s/COUT                
  16.437   0.000   tNET   FF   2        R8C18[1][B]   fifo_inst/n157_1_s/CIN                 
  16.494   0.057   tINS   FF   1        R8C18[1][B]   fifo_inst/n157_1_s/COUT                
  16.494   0.000   tNET   FF   2        R8C18[2][A]   fifo_inst/n156_1_s/CIN                 
  17.057   0.563   tINS   FF   1        R8C18[2][A]   fifo_inst/n156_1_s/SUM                 
  17.057   0.000   tNET   FF   1        R8C18[2][A]   fifo_inst/count_4_s1/D                 

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======== ====== ==== ======== ============= ======================================= 
  16.667   16.667                                      active clock edge time                 
  16.667   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk  
  19.050   2.383    tCL    RR   563      PLL_R         clk2/rpll_inst/CLKOUT                  
  19.293   0.244    tNET   RR   1        R8C18[2][A]   fifo_inst/count_4_s1/CLK               
  18.893   -0.400   tSu         1        R8C18[2][A]   fifo_inst/count_4_s1                   

Path Statistics:
Clock Skew: -0.019
Setup Relationship: 8.333
Logic Level: 4
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.262 100.000%)
Arrival Data Path Delay: (cell: 1.890 31.092%, 
                    route: 3.730 61.368%, 
                    tC2Q: 0.458 7.540%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path13						
Path Summary:
Slack             : 1.893
Data Arrival Time : 17.000
Data Required Time: 18.893
From              : fifo_rd_s0
To                : count_3_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[F]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
    AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======= ====== ==== ======== ============= ======================================= 
  8.333    8.333                                      active clock edge time                 
  8.333    0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  10.716   2.383   tCL    FF   563      PLL_R         clk2/rpll_inst/CLKOUT                  
  10.979   0.262   tNET   FF   1        R3C16[1][A]   initialize/PSRAM_com/fifo_rd_s0/CLK    
  11.437   0.458   tC2Q   FF   8        R3C16[1][A]   initialize/PSRAM_com/fifo_rd_s0/Q      
  13.400   1.963   tNET   FF   1        R8C19[3][B]   fifo_inst/n104_1_s1/I1                 
  14.499   1.099   tINS   FF   1        R8C19[3][B]   fifo_inst/n104_1_s1/F                  
  16.266   1.768   tNET   FF   2        R8C18[0][A]   fifo_inst/n160_1_s/CIN                 
  16.323   0.057   tINS   FF   1        R8C18[0][A]   fifo_inst/n160_1_s/COUT                
  16.323   0.000   tNET   FF   2        R8C18[0][B]   fifo_inst/n159_1_s/CIN                 
  16.380   0.057   tINS   FF   1        R8C18[0][B]   fifo_inst/n159_1_s/COUT                
  16.380   0.000   tNET   FF   2        R8C18[1][A]   fifo_inst/n158_1_s/CIN                 
  16.437   0.057   tINS   FF   1        R8C18[1][A]   fifo_inst/n158_1_s/COUT                
  16.437   0.000   tNET   FF   2        R8C18[1][B]   fifo_inst/n157_1_s/CIN                 
  17.000   0.563   tINS   FF   1        R8C18[1][B]   fifo_inst/n157_1_s/SUM                 
  17.000   0.000   tNET   FF   1        R8C18[1][B]   fifo_inst/count_3_s1/D                 

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======== ====== ==== ======== ============= ======================================= 
  16.667   16.667                                      active clock edge time                 
  16.667   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk  
  19.050   2.383    tCL    RR   563      PLL_R         clk2/rpll_inst/CLKOUT                  
  19.293   0.244    tNET   RR   1        R8C18[1][B]   fifo_inst/count_3_s1/CLK               
  18.893   -0.400   tSu         1        R8C18[1][B]   fifo_inst/count_3_s1                   

Path Statistics:
Clock Skew: -0.019
Setup Relationship: 8.333
Logic Level: 4
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.262 100.000%)
Arrival Data Path Delay: (cell: 1.833 30.440%, 
                    route: 3.730 61.949%, 
                    tC2Q: 0.458 7.611%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path14						
Path Summary:
Slack             : 1.950
Data Arrival Time : 16.943
Data Required Time: 18.893
From              : fifo_rd_s0
To                : count_2_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[F]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
    AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======= ====== ==== ======== ============= ======================================= 
  8.333    8.333                                      active clock edge time                 
  8.333    0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  10.716   2.383   tCL    FF   563      PLL_R         clk2/rpll_inst/CLKOUT                  
  10.979   0.262   tNET   FF   1        R3C16[1][A]   initialize/PSRAM_com/fifo_rd_s0/CLK    
  11.437   0.458   tC2Q   FF   8        R3C16[1][A]   initialize/PSRAM_com/fifo_rd_s0/Q      
  13.400   1.963   tNET   FF   1        R8C19[3][B]   fifo_inst/n104_1_s1/I1                 
  14.499   1.099   tINS   FF   1        R8C19[3][B]   fifo_inst/n104_1_s1/F                  
  16.266   1.768   tNET   FF   2        R8C18[0][A]   fifo_inst/n160_1_s/CIN                 
  16.323   0.057   tINS   FF   1        R8C18[0][A]   fifo_inst/n160_1_s/COUT                
  16.323   0.000   tNET   FF   2        R8C18[0][B]   fifo_inst/n159_1_s/CIN                 
  16.380   0.057   tINS   FF   1        R8C18[0][B]   fifo_inst/n159_1_s/COUT                
  16.380   0.000   tNET   FF   2        R8C18[1][A]   fifo_inst/n158_1_s/CIN                 
  16.943   0.563   tINS   FF   1        R8C18[1][A]   fifo_inst/n158_1_s/SUM                 
  16.943   0.000   tNET   FF   1        R8C18[1][A]   fifo_inst/count_2_s1/D                 

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======== ====== ==== ======== ============= ======================================= 
  16.667   16.667                                      active clock edge time                 
  16.667   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk  
  19.050   2.383    tCL    RR   563      PLL_R         clk2/rpll_inst/CLKOUT                  
  19.293   0.244    tNET   RR   1        R8C18[1][A]   fifo_inst/count_2_s1/CLK               
  18.893   -0.400   tSu         1        R8C18[1][A]   fifo_inst/count_2_s1                   

Path Statistics:
Clock Skew: -0.019
Setup Relationship: 8.333
Logic Level: 4
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.262 100.000%)
Arrival Data Path Delay: (cell: 1.776 29.775%, 
                    route: 3.730 62.541%, 
                    tC2Q: 0.458 7.684%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path15						
Path Summary:
Slack             : 1.976
Data Arrival Time : 8.959
Data Required Time: 10.935
From              : quad_start_mcu_s0
To                : burst_counter_0_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                          NODE                     
 ======= ======= ====== ==== ======== ============= ============================================ 
  0.000   0.000                                      active clock edge time                      
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk       
  2.383   2.383   tCL    RR   563      PLL_R         clk2/rpll_inst/CLKOUT                       
  2.627   0.244   tNET   RR   1        R8C14[1][B]   quad_start_mcu_s0/CLK                       
  3.085   0.458   tC2Q   RF   4        R8C14[1][B]   quad_start_mcu_s0/Q                         
  4.541   1.456   tNET   FF   1        R5C18[2][A]   initialize/PSRAM_com/n515_s2/I0             
  5.167   0.626   tINS   FF   8        R5C18[2][A]   initialize/PSRAM_com/n515_s2/F              
  6.504   1.336   tNET   FF   1        R3C16[0][A]   initialize/PSRAM_com/burst_counter_6_s7/I2  
  7.536   1.032   tINS   FF   1        R3C16[0][A]   initialize/PSRAM_com/burst_counter_6_s7/F   
  7.541   0.005   tNET   FF   1        R3C16[3][A]   initialize/PSRAM_com/burst_counter_6_s4/I3  
  8.166   0.625   tINS   FR   7        R3C16[3][A]   initialize/PSRAM_com/burst_counter_6_s4/F   
  8.959   0.793   tNET   RR   1        R2C15[1][B]   initialize/PSRAM_com/burst_counter_0_s0/CE  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                          NODE                      
 ======== ======== ====== ==== ======== ============= ============================================= 
  8.333    8.333                                       active clock edge time                       
  8.333    0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk        
  10.716   2.383    tCL    FF   563      PLL_R         clk2/rpll_inst/CLKOUT                        
  10.979   0.262    tNET   FF   1        R2C15[1][B]   initialize/PSRAM_com/burst_counter_0_s0/CLK  
  10.935   -0.043   tSu         1        R2C15[1][B]   initialize/PSRAM_com/burst_counter_0_s0      

Path Statistics:
Clock Skew: 0.019
Setup Relationship: 8.333
Logic Level: 4
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 2.283 36.054%, 
                    route: 3.591 56.708%, 
                    tC2Q: 0.458 7.238%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.262 100.000%)

						Path16						
Path Summary:
Slack             : 1.976
Data Arrival Time : 8.959
Data Required Time: 10.935
From              : quad_start_mcu_s0
To                : burst_counter_1_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                          NODE                     
 ======= ======= ====== ==== ======== ============= ============================================ 
  0.000   0.000                                      active clock edge time                      
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk       
  2.383   2.383   tCL    RR   563      PLL_R         clk2/rpll_inst/CLKOUT                       
  2.627   0.244   tNET   RR   1        R8C14[1][B]   quad_start_mcu_s0/CLK                       
  3.085   0.458   tC2Q   RF   4        R8C14[1][B]   quad_start_mcu_s0/Q                         
  4.541   1.456   tNET   FF   1        R5C18[2][A]   initialize/PSRAM_com/n515_s2/I0             
  5.167   0.626   tINS   FF   8        R5C18[2][A]   initialize/PSRAM_com/n515_s2/F              
  6.504   1.336   tNET   FF   1        R3C16[0][A]   initialize/PSRAM_com/burst_counter_6_s7/I2  
  7.536   1.032   tINS   FF   1        R3C16[0][A]   initialize/PSRAM_com/burst_counter_6_s7/F   
  7.541   0.005   tNET   FF   1        R3C16[3][A]   initialize/PSRAM_com/burst_counter_6_s4/I3  
  8.166   0.625   tINS   FR   7        R3C16[3][A]   initialize/PSRAM_com/burst_counter_6_s4/F   
  8.959   0.793   tNET   RR   1        R2C15[0][B]   initialize/PSRAM_com/burst_counter_1_s0/CE  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                          NODE                      
 ======== ======== ====== ==== ======== ============= ============================================= 
  8.333    8.333                                       active clock edge time                       
  8.333    0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk        
  10.716   2.383    tCL    FF   563      PLL_R         clk2/rpll_inst/CLKOUT                        
  10.979   0.262    tNET   FF   1        R2C15[0][B]   initialize/PSRAM_com/burst_counter_1_s0/CLK  
  10.935   -0.043   tSu         1        R2C15[0][B]   initialize/PSRAM_com/burst_counter_1_s0      

Path Statistics:
Clock Skew: 0.019
Setup Relationship: 8.333
Logic Level: 4
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 2.283 36.054%, 
                    route: 3.591 56.708%, 
                    tC2Q: 0.458 7.238%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.262 100.000%)

						Path17						
Path Summary:
Slack             : 1.976
Data Arrival Time : 8.959
Data Required Time: 10.935
From              : quad_start_mcu_s0
To                : burst_counter_2_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                          NODE                     
 ======= ======= ====== ==== ======== ============= ============================================ 
  0.000   0.000                                      active clock edge time                      
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk       
  2.383   2.383   tCL    RR   563      PLL_R         clk2/rpll_inst/CLKOUT                       
  2.627   0.244   tNET   RR   1        R8C14[1][B]   quad_start_mcu_s0/CLK                       
  3.085   0.458   tC2Q   RF   4        R8C14[1][B]   quad_start_mcu_s0/Q                         
  4.541   1.456   tNET   FF   1        R5C18[2][A]   initialize/PSRAM_com/n515_s2/I0             
  5.167   0.626   tINS   FF   8        R5C18[2][A]   initialize/PSRAM_com/n515_s2/F              
  6.504   1.336   tNET   FF   1        R3C16[0][A]   initialize/PSRAM_com/burst_counter_6_s7/I2  
  7.536   1.032   tINS   FF   1        R3C16[0][A]   initialize/PSRAM_com/burst_counter_6_s7/F   
  7.541   0.005   tNET   FF   1        R3C16[3][A]   initialize/PSRAM_com/burst_counter_6_s4/I3  
  8.166   0.625   tINS   FR   7        R3C16[3][A]   initialize/PSRAM_com/burst_counter_6_s4/F   
  8.959   0.793   tNET   RR   1        R2C15[0][A]   initialize/PSRAM_com/burst_counter_2_s0/CE  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                          NODE                      
 ======== ======== ====== ==== ======== ============= ============================================= 
  8.333    8.333                                       active clock edge time                       
  8.333    0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk        
  10.716   2.383    tCL    FF   563      PLL_R         clk2/rpll_inst/CLKOUT                        
  10.979   0.262    tNET   FF   1        R2C15[0][A]   initialize/PSRAM_com/burst_counter_2_s0/CLK  
  10.935   -0.043   tSu         1        R2C15[0][A]   initialize/PSRAM_com/burst_counter_2_s0      

Path Statistics:
Clock Skew: 0.019
Setup Relationship: 8.333
Logic Level: 4
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 2.283 36.054%, 
                    route: 3.591 56.708%, 
                    tC2Q: 0.458 7.238%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.262 100.000%)

						Path18						
Path Summary:
Slack             : 2.007
Data Arrival Time : 16.886
Data Required Time: 18.893
From              : fifo_rd_s0
To                : count_1_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[F]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
    AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======= ====== ==== ======== ============= ======================================= 
  8.333    8.333                                      active clock edge time                 
  8.333    0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  10.716   2.383   tCL    FF   563      PLL_R         clk2/rpll_inst/CLKOUT                  
  10.979   0.262   tNET   FF   1        R3C16[1][A]   initialize/PSRAM_com/fifo_rd_s0/CLK    
  11.437   0.458   tC2Q   FF   8        R3C16[1][A]   initialize/PSRAM_com/fifo_rd_s0/Q      
  13.400   1.963   tNET   FF   1        R8C19[3][B]   fifo_inst/n104_1_s1/I1                 
  14.499   1.099   tINS   FF   1        R8C19[3][B]   fifo_inst/n104_1_s1/F                  
  16.266   1.768   tNET   FF   2        R8C18[0][A]   fifo_inst/n160_1_s/CIN                 
  16.323   0.057   tINS   FF   1        R8C18[0][A]   fifo_inst/n160_1_s/COUT                
  16.323   0.000   tNET   FF   2        R8C18[0][B]   fifo_inst/n159_1_s/CIN                 
  16.886   0.563   tINS   FF   1        R8C18[0][B]   fifo_inst/n159_1_s/SUM                 
  16.886   0.000   tNET   FF   1        R8C18[0][B]   fifo_inst/count_1_s1/D                 

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======== ====== ==== ======== ============= ======================================= 
  16.667   16.667                                      active clock edge time                 
  16.667   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk  
  19.050   2.383    tCL    RR   563      PLL_R         clk2/rpll_inst/CLKOUT                  
  19.293   0.244    tNET   RR   1        R8C18[0][B]   fifo_inst/count_1_s1/CLK               
  18.893   -0.400   tSu         1        R8C18[0][B]   fifo_inst/count_1_s1                   

Path Statistics:
Clock Skew: -0.019
Setup Relationship: 8.333
Logic Level: 4
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.262 100.000%)
Arrival Data Path Delay: (cell: 1.719 29.097%, 
                    route: 3.730 63.145%, 
                    tC2Q: 0.458 7.758%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path19						
Path Summary:
Slack             : 2.049
Data Arrival Time : 8.887
Data Required Time: 10.935
From              : quad_start_mcu_s0
To                : burst_counter_3_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                          NODE                     
 ======= ======= ====== ==== ======== ============= ============================================ 
  0.000   0.000                                      active clock edge time                      
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk       
  2.383   2.383   tCL    RR   563      PLL_R         clk2/rpll_inst/CLKOUT                       
  2.627   0.244   tNET   RR   1        R8C14[1][B]   quad_start_mcu_s0/CLK                       
  3.085   0.458   tC2Q   RF   4        R8C14[1][B]   quad_start_mcu_s0/Q                         
  4.541   1.456   tNET   FF   1        R5C18[2][A]   initialize/PSRAM_com/n515_s2/I0             
  5.167   0.626   tINS   FF   8        R5C18[2][A]   initialize/PSRAM_com/n515_s2/F              
  6.504   1.336   tNET   FF   1        R3C16[0][A]   initialize/PSRAM_com/burst_counter_6_s7/I2  
  7.536   1.032   tINS   FF   1        R3C16[0][A]   initialize/PSRAM_com/burst_counter_6_s7/F   
  7.541   0.005   tNET   FF   1        R3C16[3][A]   initialize/PSRAM_com/burst_counter_6_s4/I3  
  8.166   0.625   tINS   FR   7        R3C16[3][A]   initialize/PSRAM_com/burst_counter_6_s4/F   
  8.887   0.720   tNET   RR   1        R2C16[1][B]   initialize/PSRAM_com/burst_counter_3_s0/CE  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                          NODE                      
 ======== ======== ====== ==== ======== ============= ============================================= 
  8.333    8.333                                       active clock edge time                       
  8.333    0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk        
  10.716   2.383    tCL    FF   563      PLL_R         clk2/rpll_inst/CLKOUT                        
  10.979   0.262    tNET   FF   1        R2C16[1][B]   initialize/PSRAM_com/burst_counter_3_s0/CLK  
  10.935   -0.043   tSu         1        R2C16[1][B]   initialize/PSRAM_com/burst_counter_3_s0      

Path Statistics:
Clock Skew: 0.019
Setup Relationship: 8.333
Logic Level: 4
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 2.283 36.471%, 
                    route: 3.518 56.207%, 
                    tC2Q: 0.458 7.322%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.262 100.000%)

						Path20						
Path Summary:
Slack             : 2.049
Data Arrival Time : 8.887
Data Required Time: 10.935
From              : quad_start_mcu_s0
To                : burst_counter_4_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                          NODE                     
 ======= ======= ====== ==== ======== ============= ============================================ 
  0.000   0.000                                      active clock edge time                      
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk       
  2.383   2.383   tCL    RR   563      PLL_R         clk2/rpll_inst/CLKOUT                       
  2.627   0.244   tNET   RR   1        R8C14[1][B]   quad_start_mcu_s0/CLK                       
  3.085   0.458   tC2Q   RF   4        R8C14[1][B]   quad_start_mcu_s0/Q                         
  4.541   1.456   tNET   FF   1        R5C18[2][A]   initialize/PSRAM_com/n515_s2/I0             
  5.167   0.626   tINS   FF   8        R5C18[2][A]   initialize/PSRAM_com/n515_s2/F              
  6.504   1.336   tNET   FF   1        R3C16[0][A]   initialize/PSRAM_com/burst_counter_6_s7/I2  
  7.536   1.032   tINS   FF   1        R3C16[0][A]   initialize/PSRAM_com/burst_counter_6_s7/F   
  7.541   0.005   tNET   FF   1        R3C16[3][A]   initialize/PSRAM_com/burst_counter_6_s4/I3  
  8.166   0.625   tINS   FR   7        R3C16[3][A]   initialize/PSRAM_com/burst_counter_6_s4/F   
  8.887   0.720   tNET   RR   1        R2C16[0][B]   initialize/PSRAM_com/burst_counter_4_s0/CE  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                          NODE                      
 ======== ======== ====== ==== ======== ============= ============================================= 
  8.333    8.333                                       active clock edge time                       
  8.333    0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk        
  10.716   2.383    tCL    FF   563      PLL_R         clk2/rpll_inst/CLKOUT                        
  10.979   0.262    tNET   FF   1        R2C16[0][B]   initialize/PSRAM_com/burst_counter_4_s0/CLK  
  10.935   -0.043   tSu         1        R2C16[0][B]   initialize/PSRAM_com/burst_counter_4_s0      

Path Statistics:
Clock Skew: 0.019
Setup Relationship: 8.333
Logic Level: 4
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 2.283 36.471%, 
                    route: 3.518 56.207%, 
                    tC2Q: 0.458 7.322%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.262 100.000%)

						Path21						
Path Summary:
Slack             : 2.049
Data Arrival Time : 8.887
Data Required Time: 10.935
From              : quad_start_mcu_s0
To                : burst_counter_5_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                          NODE                     
 ======= ======= ====== ==== ======== ============= ============================================ 
  0.000   0.000                                      active clock edge time                      
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk       
  2.383   2.383   tCL    RR   563      PLL_R         clk2/rpll_inst/CLKOUT                       
  2.627   0.244   tNET   RR   1        R8C14[1][B]   quad_start_mcu_s0/CLK                       
  3.085   0.458   tC2Q   RF   4        R8C14[1][B]   quad_start_mcu_s0/Q                         
  4.541   1.456   tNET   FF   1        R5C18[2][A]   initialize/PSRAM_com/n515_s2/I0             
  5.167   0.626   tINS   FF   8        R5C18[2][A]   initialize/PSRAM_com/n515_s2/F              
  6.504   1.336   tNET   FF   1        R3C16[0][A]   initialize/PSRAM_com/burst_counter_6_s7/I2  
  7.536   1.032   tINS   FF   1        R3C16[0][A]   initialize/PSRAM_com/burst_counter_6_s7/F   
  7.541   0.005   tNET   FF   1        R3C16[3][A]   initialize/PSRAM_com/burst_counter_6_s4/I3  
  8.166   0.625   tINS   FR   7        R3C16[3][A]   initialize/PSRAM_com/burst_counter_6_s4/F   
  8.887   0.720   tNET   RR   1        R2C16[2][B]   initialize/PSRAM_com/burst_counter_5_s0/CE  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                          NODE                      
 ======== ======== ====== ==== ======== ============= ============================================= 
  8.333    8.333                                       active clock edge time                       
  8.333    0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk        
  10.716   2.383    tCL    FF   563      PLL_R         clk2/rpll_inst/CLKOUT                        
  10.979   0.262    tNET   FF   1        R2C16[2][B]   initialize/PSRAM_com/burst_counter_5_s0/CLK  
  10.935   -0.043   tSu         1        R2C16[2][B]   initialize/PSRAM_com/burst_counter_5_s0      

Path Statistics:
Clock Skew: 0.019
Setup Relationship: 8.333
Logic Level: 4
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 2.283 36.471%, 
                    route: 3.518 56.207%, 
                    tC2Q: 0.458 7.322%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.262 100.000%)

						Path22						
Path Summary:
Slack             : 2.049
Data Arrival Time : 8.887
Data Required Time: 10.935
From              : quad_start_mcu_s0
To                : burst_counter_6_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                          NODE                     
 ======= ======= ====== ==== ======== ============= ============================================ 
  0.000   0.000                                      active clock edge time                      
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk       
  2.383   2.383   tCL    RR   563      PLL_R         clk2/rpll_inst/CLKOUT                       
  2.627   0.244   tNET   RR   1        R8C14[1][B]   quad_start_mcu_s0/CLK                       
  3.085   0.458   tC2Q   RF   4        R8C14[1][B]   quad_start_mcu_s0/Q                         
  4.541   1.456   tNET   FF   1        R5C18[2][A]   initialize/PSRAM_com/n515_s2/I0             
  5.167   0.626   tINS   FF   8        R5C18[2][A]   initialize/PSRAM_com/n515_s2/F              
  6.504   1.336   tNET   FF   1        R3C16[0][A]   initialize/PSRAM_com/burst_counter_6_s7/I2  
  7.536   1.032   tINS   FF   1        R3C16[0][A]   initialize/PSRAM_com/burst_counter_6_s7/F   
  7.541   0.005   tNET   FF   1        R3C16[3][A]   initialize/PSRAM_com/burst_counter_6_s4/I3  
  8.166   0.625   tINS   FR   7        R3C16[3][A]   initialize/PSRAM_com/burst_counter_6_s4/F   
  8.887   0.720   tNET   RR   1        R2C16[0][A]   initialize/PSRAM_com/burst_counter_6_s0/CE  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                          NODE                      
 ======== ======== ====== ==== ======== ============= ============================================= 
  8.333    8.333                                       active clock edge time                       
  8.333    0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk        
  10.716   2.383    tCL    FF   563      PLL_R         clk2/rpll_inst/CLKOUT                        
  10.979   0.262    tNET   FF   1        R2C16[0][A]   initialize/PSRAM_com/burst_counter_6_s0/CLK  
  10.935   -0.043   tSu         1        R2C16[0][A]   initialize/PSRAM_com/burst_counter_6_s0      

Path Statistics:
Clock Skew: 0.019
Setup Relationship: 8.333
Logic Level: 4
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 2.283 36.471%, 
                    route: 3.518 56.207%, 
                    tC2Q: 0.458 7.322%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.262 100.000%)

						Path23						
Path Summary:
Slack             : 2.064
Data Arrival Time : 16.829
Data Required Time: 18.893
From              : fifo_rd_s0
To                : count_0_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[F]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
    AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======= ====== ==== ======== ============= ======================================= 
  8.333    8.333                                      active clock edge time                 
  8.333    0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  10.716   2.383   tCL    FF   563      PLL_R         clk2/rpll_inst/CLKOUT                  
  10.979   0.262   tNET   FF   1        R3C16[1][A]   initialize/PSRAM_com/fifo_rd_s0/CLK    
  11.437   0.458   tC2Q   FF   8        R3C16[1][A]   initialize/PSRAM_com/fifo_rd_s0/Q      
  13.400   1.963   tNET   FF   1        R8C19[3][B]   fifo_inst/n104_1_s1/I1                 
  14.499   1.099   tINS   FF   1        R8C19[3][B]   fifo_inst/n104_1_s1/F                  
  16.266   1.768   tNET   FF   2        R8C18[0][A]   fifo_inst/n160_1_s/CIN                 
  16.829   0.563   tINS   FF   1        R8C18[0][A]   fifo_inst/n160_1_s/SUM                 
  16.829   0.000   tNET   FF   1        R8C18[0][A]   fifo_inst/count_0_s1/D                 

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======== ====== ==== ======== ============= ======================================= 
  16.667   16.667                                      active clock edge time                 
  16.667   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk  
  19.050   2.383    tCL    RR   563      PLL_R         clk2/rpll_inst/CLKOUT                  
  19.293   0.244    tNET   RR   1        R8C18[0][A]   fifo_inst/count_0_s1/CLK               
  18.893   -0.400   tSu         1        R8C18[0][A]   fifo_inst/count_0_s1                   

Path Statistics:
Clock Skew: -0.019
Setup Relationship: 8.333
Logic Level: 3
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.262 100.000%)
Arrival Data Path Delay: (cell: 1.662 28.407%, 
                    route: 3.730 63.760%, 
                    tC2Q: 0.458 7.834%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path24						
Path Summary:
Slack             : 2.092
Data Arrival Time : 8.843
Data Required Time: 10.935
From              : quad_start_mcu_s0
To                : data_write_3_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                         NODE                    
 ======= ======= ====== ==== ======== ============= ========================================== 
  0.000   0.000                                      active clock edge time                    
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk     
  2.383   2.383   tCL    RR   563      PLL_R         clk2/rpll_inst/CLKOUT                     
  2.627   0.244   tNET   RR   1        R8C14[1][B]   quad_start_mcu_s0/CLK                     
  3.085   0.458   tC2Q   RF   4        R8C14[1][B]   quad_start_mcu_s0/Q                       
  4.541   1.456   tNET   FF   1        R5C18[2][A]   initialize/PSRAM_com/n515_s2/I0           
  5.167   0.626   tINS   FF   8        R5C18[2][A]   initialize/PSRAM_com/n515_s2/F            
  6.484   1.317   tNET   FF   1        R4C15[3][B]   initialize/PSRAM_com/data_write_15_s5/I2  
  7.286   0.802   tINS   FR   14       R4C15[3][B]   initialize/PSRAM_com/data_write_15_s5/F   
  8.843   1.557   tNET   RR   1        R7C18[0][B]   initialize/PSRAM_com/data_write_3_s0/CE   

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                         NODE                    
 ======== ======== ====== ==== ======== ============= ========================================== 
  8.333    8.333                                       active clock edge time                    
  8.333    0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk     
  10.716   2.383    tCL    FF   563      PLL_R         clk2/rpll_inst/CLKOUT                     
  10.979   0.262    tNET   FF   1        R7C18[0][B]   initialize/PSRAM_com/data_write_3_s0/CLK  
  10.935   -0.043   tSu         1        R7C18[0][B]   initialize/PSRAM_com/data_write_3_s0      

Path Statistics:
Clock Skew: 0.019
Setup Relationship: 8.333
Logic Level: 3
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 1.428 22.971%, 
                    route: 4.330 69.656%, 
                    tC2Q: 0.458 7.373%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.262 100.000%)

						Path25						
Path Summary:
Slack             : 2.092
Data Arrival Time : 8.843
Data Required Time: 10.935
From              : quad_start_mcu_s0
To                : data_write_5_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                         NODE                    
 ======= ======= ====== ==== ======== ============= ========================================== 
  0.000   0.000                                      active clock edge time                    
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk     
  2.383   2.383   tCL    RR   563      PLL_R         clk2/rpll_inst/CLKOUT                     
  2.627   0.244   tNET   RR   1        R8C14[1][B]   quad_start_mcu_s0/CLK                     
  3.085   0.458   tC2Q   RF   4        R8C14[1][B]   quad_start_mcu_s0/Q                       
  4.541   1.456   tNET   FF   1        R5C18[2][A]   initialize/PSRAM_com/n515_s2/I0           
  5.167   0.626   tINS   FF   8        R5C18[2][A]   initialize/PSRAM_com/n515_s2/F            
  6.484   1.317   tNET   FF   1        R4C15[3][B]   initialize/PSRAM_com/data_write_15_s5/I2  
  7.286   0.802   tINS   FR   14       R4C15[3][B]   initialize/PSRAM_com/data_write_15_s5/F   
  8.843   1.557   tNET   RR   1        R7C18[2][B]   initialize/PSRAM_com/data_write_5_s0/CE   

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                         NODE                    
 ======== ======== ====== ==== ======== ============= ========================================== 
  8.333    8.333                                       active clock edge time                    
  8.333    0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk     
  10.716   2.383    tCL    FF   563      PLL_R         clk2/rpll_inst/CLKOUT                     
  10.979   0.262    tNET   FF   1        R7C18[2][B]   initialize/PSRAM_com/data_write_5_s0/CLK  
  10.935   -0.043   tSu         1        R7C18[2][B]   initialize/PSRAM_com/data_write_5_s0      

Path Statistics:
Clock Skew: 0.019
Setup Relationship: 8.333
Logic Level: 3
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 1.428 22.971%, 
                    route: 4.330 69.656%, 
                    tC2Q: 0.458 7.373%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.262 100.000%)

3.3.2 Hold Analysis Report
Report Command:report_timing -hold -max_paths 25 -max_common_paths 1
						Path1						
Path Summary:
Slack             : 0.390
Data Arrival Time : 3.074
Data Required Time: 2.683
From              : adc_data_9_s0
To                : fifo_mem_fifo_mem_0_0_s
Launch Clk        : clk2/rpll_inst/CLKOUTD.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                    
 ======= ======= ====== ==== ======== ============= ========================================= 
  0.000   0.000                                      active clock edge time                   
  0.000   0.000                                      clk2/rpll_inst/CLKOUTD.default_gen_clk   
  2.325   2.325   tCL    RR   22       PLL_R         clk2/rpll_inst/CLKOUTD                   
  2.509   0.185   tNET   RR   1        R5C18[2][A]   ADC_submodule/adc_data_9_s0/CLK          
  2.843   0.333   tC2Q   RF   1        R5C18[2][A]   ADC_submodule/adc_data_9_s0/Q            
  3.074   0.231   tNET   FF   1        BSRAM_R6[3]   fifo_inst/fifo_mem_fifo_mem_0_0_s/DI[9]  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============= ======================================== 
  0.000   0.000                                      active clock edge time                  
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk   
  2.383   2.383   tCL    RR   563      PLL_R         clk2/rpll_inst/CLKOUT                   
  2.567   0.185   tNET   RR   1        BSRAM_R6[3]   fifo_inst/fifo_mem_fifo_mem_0_0_s/CLKA  
  2.597   0.030   tUnc                               fifo_inst/fifo_mem_fifo_mem_0_0_s       
  2.683   0.086   tHld        1        BSRAM_R6[3]   fifo_inst/fifo_mem_fifo_mem_0_0_s       

Path Statistics:
Clock Skew: 0.058
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.231 40.960%, 
                    tC2Q: 0.333 59.040%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path2						
Path Summary:
Slack             : 0.570
Data Arrival Time : 3.137
Data Required Time: 2.567
From              : resync_0_s0
To                : resync_1_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                            NODE                        
 ======= ======= ====== ==== ======== ============= ================================================= 
  0.000   0.000                                      active clock edge time                           
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk            
  2.383   2.383   tCL    RR   563      PLL_R         clk2/rpll_inst/CLKOUT                            
  2.567   0.185   tNET   RR   1        R4C10[1][A]   debuttonA/sync_button_debounced/resync_0_s0/CLK  
  2.901   0.333   tC2Q   RR   1        R4C10[1][A]   debuttonA/sync_button_debounced/resync_0_s0/Q    
  3.137   0.236   tNET   RR   1        R4C10[0][B]   debuttonA/sync_button_debounced/resync_1_s0/D    

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                            NODE                        
 ======= ======= ====== ==== ======== ============= ================================================= 
  0.000   0.000                                      active clock edge time                           
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk            
  2.383   2.383   tCL    RR   563      PLL_R         clk2/rpll_inst/CLKOUT                            
  2.567   0.185   tNET   RR   1        R4C10[0][B]   debuttonA/sync_button_debounced/resync_1_s0/CLK  
  2.567   0.000   tHld        1        R4C10[0][B]   debuttonA/sync_button_debounced/resync_1_s0      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.236 41.492%, 
                    tC2Q: 0.333 58.508%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path3						
Path Summary:
Slack             : 0.570
Data Arrival Time : 3.137
Data Required Time: 2.567
From              : resync_1_s0
To                : resync_2_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                            NODE                        
 ======= ======= ====== ==== ======== ============= ================================================= 
  0.000   0.000                                      active clock edge time                           
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk            
  2.383   2.383   tCL    RR   563      PLL_R         clk2/rpll_inst/CLKOUT                            
  2.567   0.185   tNET   RR   1        R4C10[0][B]   debuttonA/sync_button_debounced/resync_1_s0/CLK  
  2.901   0.333   tC2Q   RR   1        R4C10[0][B]   debuttonA/sync_button_debounced/resync_1_s0/Q    
  3.137   0.236   tNET   RR   1        R4C10[0][A]   debuttonA/sync_button_debounced/resync_2_s0/D    

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                            NODE                        
 ======= ======= ====== ==== ======== ============= ================================================= 
  0.000   0.000                                      active clock edge time                           
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk            
  2.383   2.383   tCL    RR   563      PLL_R         clk2/rpll_inst/CLKOUT                            
  2.567   0.185   tNET   RR   1        R4C10[0][A]   debuttonA/sync_button_debounced/resync_2_s0/CLK  
  2.567   0.000   tHld        1        R4C10[0][A]   debuttonA/sync_button_debounced/resync_2_s0      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.236 41.492%, 
                    tC2Q: 0.333 58.508%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path4						
Path Summary:
Slack             : 0.570
Data Arrival Time : 3.137
Data Required Time: 2.567
From              : sync_buffer_1_s0
To                : sync_buffer_2_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                          NODE                     
 ======= ======= ====== ==== ======== ============= ============================================ 
  0.000   0.000                                      active clock edge time                      
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk       
  2.383   2.383   tCL    RR   563      PLL_R         clk2/rpll_inst/CLKOUT                       
  2.567   0.185   tNET   RR   1        R3C11[1][B]   debuttonA/sync_button/sync_buffer_1_s0/CLK  
  2.901   0.333   tC2Q   RR   1        R3C11[1][B]   debuttonA/sync_button/sync_buffer_1_s0/Q    
  3.137   0.236   tNET   RR   1        R3C11[1][A]   debuttonA/sync_button/sync_buffer_2_s0/D    

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                          NODE                     
 ======= ======= ====== ==== ======== ============= ============================================ 
  0.000   0.000                                      active clock edge time                      
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk       
  2.383   2.383   tCL    RR   563      PLL_R         clk2/rpll_inst/CLKOUT                       
  2.567   0.185   tNET   RR   1        R3C11[1][A]   debuttonA/sync_button/sync_buffer_2_s0/CLK  
  2.567   0.000   tHld        1        R3C11[1][A]   debuttonA/sync_button/sync_buffer_2_s0      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.236 41.492%, 
                    tC2Q: 0.333 58.508%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path5						
Path Summary:
Slack             : 0.570
Data Arrival Time : 3.137
Data Required Time: 2.567
From              : buffer[6]_6_s0
To                : samples_before_14_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   563      PLL_R        clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R8C4[1][B]   UART1/buffer[6]_6_s0/CLK               
  2.901   0.333   tC2Q   RR   1        R8C4[1][B]   UART1/buffer[6]_6_s0/Q                 
  3.137   0.236   tNET   RR   1        R8C4[2][A]   UART1/samples_before_14_s0/D           

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   563      PLL_R        clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R8C4[2][A]   UART1/samples_before_14_s0/CLK         
  2.567   0.000   tHld        1        R8C4[2][A]   UART1/samples_before_14_s0             

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.236 41.492%, 
                    tC2Q: 0.333 58.508%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path6						
Path Summary:
Slack             : 0.571
Data Arrival Time : 3.138
Data Required Time: 2.567
From              : shift_5_s0
To                : shift_6_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   563      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R4C11[1][A]   debuttonA/deb_button/shift_5_s0/CLK    
  2.901   0.333   tC2Q   RR   3        R4C11[1][A]   debuttonA/deb_button/shift_5_s0/Q      
  3.138   0.238   tNET   RR   1        R4C11[0][B]   debuttonA/deb_button/shift_6_s0/D      

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   563      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R4C11[0][B]   debuttonA/deb_button/shift_6_s0/CLK    
  2.567   0.000   tHld        1        R4C11[0][B]   debuttonA/deb_button/shift_6_s0        

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.238 41.613%, 
                    tC2Q: 0.333 58.387%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path7						
Path Summary:
Slack             : 0.572
Data Arrival Time : 11.484
Data Required Time: 10.912
From              : data_out_6_s0
To                : data_out_10_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[F]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[F]

Data Arrival Path:
    AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======== ======= ====== ==== ======== ============= ======================================== 
  8.333    8.333                                      active clock edge time                  
  8.333    0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk   
  10.716   2.383   tCL    FF   563      PLL_R         clk2/rpll_inst/CLKOUT                   
  10.912   0.195   tNET   FF   1        R3C15[2][B]   initialize/PSRAM_com/data_out_6_s0/CLK  
  11.245   0.333   tC2Q   FR   4        R3C15[2][B]   initialize/PSRAM_com/data_out_6_s0/Q    
  11.484   0.239   tNET   RR   1        R3C15[0][B]   initialize/PSRAM_com/data_out_10_s0/D   

Data Required Path:
    AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                    
 ======== ======= ====== ==== ======== ============= ========================================= 
  8.333    8.333                                      active clock edge time                   
  8.333    0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk    
  10.716   2.383   tCL    FF   563      PLL_R         clk2/rpll_inst/CLKOUT                    
  10.912   0.195   tNET   FF   1        R3C15[0][B]   initialize/PSRAM_com/data_out_10_s0/CLK  
  10.912   0.000   tHld        1        R3C15[0][B]   initialize/PSRAM_com/data_out_10_s0      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.195 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.239 41.734%, 
                    tC2Q: 0.333 58.266%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.195 100.000%)

						Path8						
Path Summary:
Slack             : 0.572
Data Arrival Time : 11.484
Data Required Time: 10.912
From              : data_out_8_s0
To                : data_out_12_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[F]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[F]

Data Arrival Path:
    AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======== ======= ====== ==== ======== ============= ======================================== 
  8.333    8.333                                      active clock edge time                  
  8.333    0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk   
  10.716   2.383   tCL    FF   563      PLL_R         clk2/rpll_inst/CLKOUT                   
  10.912   0.195   tNET   FF   1        R4C16[2][B]   initialize/PSRAM_com/data_out_8_s0/CLK  
  11.245   0.333   tC2Q   FR   4        R4C16[2][B]   initialize/PSRAM_com/data_out_8_s0/Q    
  11.484   0.239   tNET   RR   1        R4C16[2][A]   initialize/PSRAM_com/data_out_12_s0/D   

Data Required Path:
    AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                    
 ======== ======= ====== ==== ======== ============= ========================================= 
  8.333    8.333                                      active clock edge time                   
  8.333    0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk    
  10.716   2.383   tCL    FF   563      PLL_R         clk2/rpll_inst/CLKOUT                    
  10.912   0.195   tNET   FF   1        R4C16[2][A]   initialize/PSRAM_com/data_out_12_s0/CLK  
  10.912   0.000   tHld        1        R4C16[2][A]   initialize/PSRAM_com/data_out_12_s0      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.195 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.239 41.734%, 
                    tC2Q: 0.333 58.266%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.195 100.000%)

						Path9						
Path Summary:
Slack             : 0.573
Data Arrival Time : 11.485
Data Required Time: 10.912
From              : data_out_4_s0
To                : data_out_8_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[F]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[F]

Data Arrival Path:
    AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======== ======= ====== ==== ======== ============= ======================================== 
  8.333    8.333                                      active clock edge time                  
  8.333    0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk   
  10.716   2.383   tCL    FF   563      PLL_R         clk2/rpll_inst/CLKOUT                   
  10.912   0.195   tNET   FF   1        R4C16[1][B]   initialize/PSRAM_com/data_out_4_s0/CLK  
  11.245   0.333   tC2Q   FR   4        R4C16[1][B]   initialize/PSRAM_com/data_out_4_s0/Q    
  11.485   0.240   tNET   RR   1        R4C16[2][B]   initialize/PSRAM_com/data_out_8_s0/D    

Data Required Path:
    AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======== ======= ====== ==== ======== ============= ======================================== 
  8.333    8.333                                      active clock edge time                  
  8.333    0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk   
  10.716   2.383   tCL    FF   563      PLL_R         clk2/rpll_inst/CLKOUT                   
  10.912   0.195   tNET   FF   1        R4C16[2][B]   initialize/PSRAM_com/data_out_8_s0/CLK  
  10.912   0.000   tHld        1        R4C16[2][B]   initialize/PSRAM_com/data_out_8_s0      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.195 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.240 41.854%, 
                    tC2Q: 0.333 58.146%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.195 100.000%)

						Path10						
Path Summary:
Slack             : 0.573
Data Arrival Time : 11.485
Data Required Time: 10.912
From              : data_out_7_s0
To                : data_out_11_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[F]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[F]

Data Arrival Path:
    AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======== ======= ====== ==== ======== ============= ======================================== 
  8.333    8.333                                      active clock edge time                  
  8.333    0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk   
  10.716   2.383   tCL    FF   563      PLL_R         clk2/rpll_inst/CLKOUT                   
  10.912   0.195   tNET   FF   1        R4C15[1][B]   initialize/PSRAM_com/data_out_7_s0/CLK  
  11.245   0.333   tC2Q   FR   4        R4C15[1][B]   initialize/PSRAM_com/data_out_7_s0/Q    
  11.485   0.240   tNET   RR   1        R4C15[1][A]   initialize/PSRAM_com/data_out_11_s0/D   

Data Required Path:
    AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                    
 ======== ======= ====== ==== ======== ============= ========================================= 
  8.333    8.333                                      active clock edge time                   
  8.333    0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk    
  10.716   2.383   tCL    FF   563      PLL_R         clk2/rpll_inst/CLKOUT                    
  10.912   0.195   tNET   FF   1        R4C15[1][A]   initialize/PSRAM_com/data_out_11_s0/CLK  
  10.912   0.000   tHld        1        R4C15[1][A]   initialize/PSRAM_com/data_out_11_s0      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.195 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.240 41.854%, 
                    tC2Q: 0.333 58.146%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.195 100.000%)

						Path11						
Path Summary:
Slack             : 0.573
Data Arrival Time : 11.485
Data Required Time: 10.912
From              : data_out_9_s0
To                : data_out_13_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[F]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[F]

Data Arrival Path:
    AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======== ======= ====== ==== ======== ============= ======================================== 
  8.333    8.333                                      active clock edge time                  
  8.333    0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk   
  10.716   2.383   tCL    FF   563      PLL_R         clk2/rpll_inst/CLKOUT                   
  10.912   0.195   tNET   FF   1        R4C15[2][B]   initialize/PSRAM_com/data_out_9_s0/CLK  
  11.245   0.333   tC2Q   FR   4        R4C15[2][B]   initialize/PSRAM_com/data_out_9_s0/Q    
  11.485   0.240   tNET   RR   1        R4C15[2][A]   initialize/PSRAM_com/data_out_13_s0/D   

Data Required Path:
    AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                    
 ======== ======= ====== ==== ======== ============= ========================================= 
  8.333    8.333                                      active clock edge time                   
  8.333    0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk    
  10.716   2.383   tCL    FF   563      PLL_R         clk2/rpll_inst/CLKOUT                    
  10.912   0.195   tNET   FF   1        R4C15[2][A]   initialize/PSRAM_com/data_out_13_s0/CLK  
  10.912   0.000   tHld        1        R4C15[2][A]   initialize/PSRAM_com/data_out_13_s0      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.195 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.240 41.854%, 
                    tC2Q: 0.333 58.146%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.195 100.000%)

						Path12						
Path Summary:
Slack             : 0.577
Data Arrival Time : 3.145
Data Required Time: 2.567
From              : shift_0_s0
To                : shift_1_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   563      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R4C10[2][A]   debuttonA/deb_button/shift_0_s0/CLK    
  2.901   0.333   tC2Q   RR   3        R4C10[2][A]   debuttonA/deb_button/shift_0_s0/Q      
  3.145   0.244   tNET   RR   1        R4C10[2][B]   debuttonA/deb_button/shift_1_s0/D      

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   563      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R4C10[2][B]   debuttonA/deb_button/shift_1_s0/CLK    
  2.567   0.000   tHld        1        R4C10[2][B]   debuttonA/deb_button/shift_1_s0        

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.244 42.242%, 
                    tC2Q: 0.333 57.758%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path13						
Path Summary:
Slack             : 0.582
Data Arrival Time : 3.150
Data Required Time: 2.567
From              : shift_1_s0
To                : shift_2_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   563      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R4C10[2][B]   debuttonA/deb_button/shift_1_s0/CLK    
  2.901   0.333   tC2Q   RR   3        R4C10[2][B]   debuttonA/deb_button/shift_1_s0/Q      
  3.150   0.249   tNET   RR   1        R4C10[1][B]   debuttonA/deb_button/shift_2_s0/D      

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   563      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R4C10[1][B]   debuttonA/deb_button/shift_2_s0/CLK    
  2.567   0.000   tHld        1        R4C10[1][B]   debuttonA/deb_button/shift_2_s0        

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.249 42.741%, 
                    tC2Q: 0.333 57.259%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path14						
Path Summary:
Slack             : 0.582
Data Arrival Time : 3.150
Data Required Time: 2.567
From              : shift_3_s0
To                : shift_4_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   563      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R4C11[1][B]   debuttonA/deb_button/shift_3_s0/CLK    
  2.901   0.333   tC2Q   RR   3        R4C11[1][B]   debuttonA/deb_button/shift_3_s0/Q      
  3.150   0.249   tNET   RR   1        R4C11[2][A]   debuttonA/deb_button/shift_4_s0/D      

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   563      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R4C11[2][A]   debuttonA/deb_button/shift_4_s0/CLK    
  2.567   0.000   tHld        1        R4C11[2][A]   debuttonA/deb_button/shift_4_s0        

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.249 42.741%, 
                    tC2Q: 0.333 57.259%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path15						
Path Summary:
Slack             : 0.582
Data Arrival Time : 3.150
Data Required Time: 2.567
From              : shift_4_s0
To                : shift_5_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   563      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R4C11[2][A]   debuttonA/deb_button/shift_4_s0/CLK    
  2.901   0.333   tC2Q   RR   3        R4C11[2][A]   debuttonA/deb_button/shift_4_s0/Q      
  3.150   0.249   tNET   RR   1        R4C11[1][A]   debuttonA/deb_button/shift_5_s0/D      

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   563      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R4C11[1][A]   debuttonA/deb_button/shift_5_s0/CLK    
  2.567   0.000   tHld        1        R4C11[1][A]   debuttonA/deb_button/shift_5_s0        

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.249 42.741%, 
                    tC2Q: 0.333 57.259%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path16						
Path Summary:
Slack             : 0.688
Data Arrival Time : 3.371
Data Required Time: 2.683
From              : adc_data_3_s0
To                : fifo_mem_fifo_mem_0_0_s
Launch Clk        : clk2/rpll_inst/CLKOUTD.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                    
 ======= ======= ====== ==== ======== ============= ========================================= 
  0.000   0.000                                      active clock edge time                   
  0.000   0.000                                      clk2/rpll_inst/CLKOUTD.default_gen_clk   
  2.325   2.325   tCL    RR   22       PLL_R         clk2/rpll_inst/CLKOUTD                   
  2.509   0.185   tNET   RR   1        R5C19[1][A]   ADC_submodule/adc_data_3_s0/CLK          
  2.843   0.333   tC2Q   RR   1        R5C19[1][A]   ADC_submodule/adc_data_3_s0/Q            
  3.371   0.529   tNET   RR   1        BSRAM_R6[3]   fifo_inst/fifo_mem_fifo_mem_0_0_s/DI[3]  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============= ======================================== 
  0.000   0.000                                      active clock edge time                  
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk   
  2.383   2.383   tCL    RR   563      PLL_R         clk2/rpll_inst/CLKOUT                   
  2.567   0.185   tNET   RR   1        BSRAM_R6[3]   fifo_inst/fifo_mem_fifo_mem_0_0_s/CLKA  
  2.597   0.030   tUnc                               fifo_inst/fifo_mem_fifo_mem_0_0_s       
  2.683   0.086   tHld        1        BSRAM_R6[3]   fifo_inst/fifo_mem_fifo_mem_0_0_s       

Path Statistics:
Clock Skew: 0.058
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.529 61.331%, 
                    tC2Q: 0.333 38.669%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path17						
Path Summary:
Slack             : 0.707
Data Arrival Time : 3.390
Data Required Time: 2.683
From              : adc_data_10_s0
To                : fifo_mem_fifo_mem_0_0_s
Launch Clk        : clk2/rpll_inst/CLKOUTD.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                         NODE                    
 ======= ======= ====== ==== ======== ============= ========================================== 
  0.000   0.000                                      active clock edge time                    
  0.000   0.000                                      clk2/rpll_inst/CLKOUTD.default_gen_clk    
  2.325   2.325   tCL    RR   22       PLL_R         clk2/rpll_inst/CLKOUTD                    
  2.509   0.185   tNET   RR   1        IOR3[B]       ADC_submodule/adc_data_10_s0/CLK          
  2.843   0.333   tC2Q   RR   1        IOR3[B]       ADC_submodule/adc_data_10_s0/Q            
  3.390   0.548   tNET   RR   1        BSRAM_R6[3]   fifo_inst/fifo_mem_fifo_mem_0_0_s/DI[10]  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============= ======================================== 
  0.000   0.000                                      active clock edge time                  
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk   
  2.383   2.383   tCL    RR   563      PLL_R         clk2/rpll_inst/CLKOUT                   
  2.567   0.185   tNET   RR   1        BSRAM_R6[3]   fifo_inst/fifo_mem_fifo_mem_0_0_s/CLKA  
  2.597   0.030   tUnc                               fifo_inst/fifo_mem_fifo_mem_0_0_s       
  2.683   0.086   tHld        1        BSRAM_R6[3]   fifo_inst/fifo_mem_fifo_mem_0_0_s       

Path Statistics:
Clock Skew: 0.058
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.548 62.168%, 
                    tC2Q: 0.333 37.832%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path18						
Path Summary:
Slack             : 0.707
Data Arrival Time : 3.391
Data Required Time: 2.683
From              : adc_data_11_s0
To                : fifo_mem_fifo_mem_0_0_s
Launch Clk        : clk2/rpll_inst/CLKOUTD.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                         NODE                    
 ======= ======= ====== ==== ======== ============= ========================================== 
  0.000   0.000                                      active clock edge time                    
  0.000   0.000                                      clk2/rpll_inst/CLKOUTD.default_gen_clk    
  2.325   2.325   tCL    RR   22       PLL_R         clk2/rpll_inst/CLKOUTD                    
  2.509   0.185   tNET   RR   1        IOR9[A]       ADC_submodule/adc_data_11_s0/CLK          
  2.843   0.333   tC2Q   RR   1        IOR9[A]       ADC_submodule/adc_data_11_s0/Q            
  3.391   0.548   tNET   RR   1        BSRAM_R6[3]   fifo_inst/fifo_mem_fifo_mem_0_0_s/DI[11]  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============= ======================================== 
  0.000   0.000                                      active clock edge time                  
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk   
  2.383   2.383   tCL    RR   563      PLL_R         clk2/rpll_inst/CLKOUT                   
  2.567   0.185   tNET   RR   1        BSRAM_R6[3]   fifo_inst/fifo_mem_fifo_mem_0_0_s/CLKA  
  2.597   0.030   tUnc                               fifo_inst/fifo_mem_fifo_mem_0_0_s       
  2.683   0.086   tHld        1        BSRAM_R6[3]   fifo_inst/fifo_mem_fifo_mem_0_0_s       

Path Statistics:
Clock Skew: 0.058
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.548 62.185%, 
                    tC2Q: 0.333 37.815%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path19						
Path Summary:
Slack             : 0.708
Data Arrival Time : 11.619
Data Required Time: 10.912
From              : burst_counter_2_s0
To                : burst_counter_2_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[F]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[F]

Data Arrival Path:
    AT     DELAY   TYPE   RF   FANOUT       LOC                          NODE                      
 ======== ======= ====== ==== ======== ============= ============================================= 
  8.333    8.333                                      active clock edge time                       
  8.333    0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk        
  10.716   2.383   tCL    FF   563      PLL_R         clk2/rpll_inst/CLKOUT                        
  10.912   0.195   tNET   FF   1        R2C15[0][A]   initialize/PSRAM_com/burst_counter_2_s0/CLK  
  11.245   0.333   tC2Q   FR   3        R2C15[0][A]   initialize/PSRAM_com/burst_counter_2_s0/Q    
  11.247   0.002   tNET   RR   1        R2C15[0][A]   initialize/PSRAM_com/n291_s8/I2              
  11.619   0.372   tINS   RF   1        R2C15[0][A]   initialize/PSRAM_com/n291_s8/F               
  11.619   0.000   tNET   FF   1        R2C15[0][A]   initialize/PSRAM_com/burst_counter_2_s0/D    

Data Required Path:
    AT     DELAY   TYPE   RF   FANOUT       LOC                          NODE                      
 ======== ======= ====== ==== ======== ============= ============================================= 
  8.333    8.333                                      active clock edge time                       
  8.333    0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk        
  10.716   2.383   tCL    FF   563      PLL_R         clk2/rpll_inst/CLKOUT                        
  10.912   0.195   tNET   FF   1        R2C15[0][A]   initialize/PSRAM_com/burst_counter_2_s0/CLK  
  10.912   0.000   tHld        1        R2C15[0][A]   initialize/PSRAM_com/burst_counter_2_s0      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.195 100.000%)
Arrival Data Path Delay: (cell: 0.372 52.565%, 
                    route: 0.002 0.334%, 
                    tC2Q: 0.333 47.101%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.195 100.000%)

						Path20						
Path Summary:
Slack             : 0.708
Data Arrival Time : 11.619
Data Required Time: 10.912
From              : burst_counter_6_s0
To                : burst_counter_6_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[F]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[F]

Data Arrival Path:
    AT     DELAY   TYPE   RF   FANOUT       LOC                          NODE                      
 ======== ======= ====== ==== ======== ============= ============================================= 
  8.333    8.333                                      active clock edge time                       
  8.333    0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk        
  10.716   2.383   tCL    FF   563      PLL_R         clk2/rpll_inst/CLKOUT                        
  10.912   0.195   tNET   FF   1        R2C16[0][A]   initialize/PSRAM_com/burst_counter_6_s0/CLK  
  11.245   0.333   tC2Q   FR   2        R2C16[0][A]   initialize/PSRAM_com/burst_counter_6_s0/Q    
  11.247   0.002   tNET   RR   1        R2C16[0][A]   initialize/PSRAM_com/n283_s10/I2             
  11.619   0.372   tINS   RF   1        R2C16[0][A]   initialize/PSRAM_com/n283_s10/F              
  11.619   0.000   tNET   FF   1        R2C16[0][A]   initialize/PSRAM_com/burst_counter_6_s0/D    

Data Required Path:
    AT     DELAY   TYPE   RF   FANOUT       LOC                          NODE                      
 ======== ======= ====== ==== ======== ============= ============================================= 
  8.333    8.333                                      active clock edge time                       
  8.333    0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk        
  10.716   2.383   tCL    FF   563      PLL_R         clk2/rpll_inst/CLKOUT                        
  10.912   0.195   tNET   FF   1        R2C16[0][A]   initialize/PSRAM_com/burst_counter_6_s0/CLK  
  10.912   0.000   tHld        1        R2C16[0][A]   initialize/PSRAM_com/burst_counter_6_s0      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.195 100.000%)
Arrival Data Path Delay: (cell: 0.372 52.565%, 
                    route: 0.002 0.334%, 
                    tC2Q: 0.333 47.101%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.195 100.000%)

						Path21						
Path Summary:
Slack             : 0.708
Data Arrival Time : 3.275
Data Required Time: 2.567
From              : txCounter_10_s2
To                : txCounter_10_s2
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   563      PLL_R        clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R7C5[0][A]   UART1/txCounter_10_s2/CLK              
  2.901   0.333   tC2Q   RR   2        R7C5[0][A]   UART1/txCounter_10_s2/Q                
  2.903   0.002   tNET   RR   1        R7C5[0][A]   UART1/n939_s18/I3                      
  3.275   0.372   tINS   RF   1        R7C5[0][A]   UART1/n939_s18/F                       
  3.275   0.000   tNET   FF   1        R7C5[0][A]   UART1/txCounter_10_s2/D                

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   563      PLL_R        clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R7C5[0][A]   UART1/txCounter_10_s2/CLK              
  2.567   0.000   tHld        1        R7C5[0][A]   UART1/txCounter_10_s2                  

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.372 52.565%, 
                    route: 0.002 0.334%, 
                    tC2Q: 0.333 47.101%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path22						
Path Summary:
Slack             : 0.708
Data Arrival Time : 3.275
Data Required Time: 2.567
From              : rxBitNumber_2_s1
To                : rxBitNumber_2_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   563      PLL_R        clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R9C5[0][A]   UART1/rxBitNumber_2_s1/CLK             
  2.901   0.333   tC2Q   RR   2        R9C5[0][A]   UART1/rxBitNumber_2_s1/Q               
  2.903   0.002   tNET   RR   1        R9C5[0][A]   UART1/n188_s13/I2                      
  3.275   0.372   tINS   RF   1        R9C5[0][A]   UART1/n188_s13/F                       
  3.275   0.000   tNET   FF   1        R9C5[0][A]   UART1/rxBitNumber_2_s1/D               

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   563      PLL_R        clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R9C5[0][A]   UART1/rxBitNumber_2_s1/CLK             
  2.567   0.000   tHld        1        R9C5[0][A]   UART1/rxBitNumber_2_s1                 

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.372 52.565%, 
                    route: 0.002 0.334%, 
                    tC2Q: 0.333 47.101%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path23						
Path Summary:
Slack             : 0.708
Data Arrival Time : 3.275
Data Required Time: 2.567
From              : rxCounter_11_s1
To                : rxCounter_11_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   563      PLL_R        clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R9C2[0][A]   UART1/rxCounter_11_s1/CLK              
  2.901   0.333   tC2Q   RR   3        R9C2[0][A]   UART1/rxCounter_11_s1/Q                
  2.903   0.002   tNET   RR   1        R9C2[0][A]   UART1/n175_s12/I3                      
  3.275   0.372   tINS   RF   1        R9C2[0][A]   UART1/n175_s12/F                       
  3.275   0.000   tNET   FF   1        R9C2[0][A]   UART1/rxCounter_11_s1/D                

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   563      PLL_R        clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R9C2[0][A]   UART1/rxCounter_11_s1/CLK              
  2.567   0.000   tHld        1        R9C2[0][A]   UART1/rxCounter_11_s1                  

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.372 52.565%, 
                    route: 0.002 0.334%, 
                    tC2Q: 0.333 47.101%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path24						
Path Summary:
Slack             : 0.708
Data Arrival Time : 3.275
Data Required Time: 2.567
From              : n1616_s1
To                : n1616_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   563      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R2C13[0][A]   n1616_s1/CLK                           
  2.901   0.333   tC2Q   RR   2        R2C13[0][A]   n1616_s1/Q                             
  2.903   0.002   tNET   RR   1        R2C13[0][A]   n1058_s5/I2                            
  3.275   0.372   tINS   RF   1        R2C13[0][A]   n1058_s5/F                             
  3.275   0.000   tNET   FF   1        R2C13[0][A]   n1616_s1/D                             

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   563      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R2C13[0][A]   n1616_s1/CLK                           
  2.567   0.000   tHld        1        R2C13[0][A]   n1616_s1                               

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.372 52.565%, 
                    route: 0.002 0.334%, 
                    tC2Q: 0.333 47.101%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path25						
Path Summary:
Slack             : 0.708
Data Arrival Time : 3.275
Data Required Time: 2.567
From              : led_rgb_2_s3
To                : led_rgb_2_s3
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   563      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R7C12[1][A]   led_rgb_2_s3/CLK                       
  2.901   0.333   tC2Q   RR   2        R7C12[1][A]   led_rgb_2_s3/Q                         
  2.903   0.002   tNET   RR   1        R7C12[1][A]   n1105_s11/I0                           
  3.275   0.372   tINS   RF   1        R7C12[1][A]   n1105_s11/F                            
  3.275   0.000   tNET   FF   1        R7C12[1][A]   led_rgb_2_s3/D                         

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   563      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R7C12[1][A]   led_rgb_2_s3/CLK                       
  2.567   0.000   tHld        1        R7C12[1][A]   led_rgb_2_s3                           

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.372 52.565%, 
                    route: 0.002 0.334%, 
                    tC2Q: 0.333 47.101%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

3.3.3 Recovery Analysis Report
Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1
						Path1						
Path Summary:
Slack             : 14.688
Data Arrival Time : 4.562
Data Required Time: 19.250
From              : rst_PP_s0
To                : write_pointer_0_s7
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                          NODE                    
 ======= ======= ====== ==== ======== ============== ========================================== 
  0.000   0.000                                       active clock edge time                    
  0.000   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk     
  2.383   2.383   tCL    RR   563      PLL_R          clk2/rpll_inst/CLKOUT                     
  2.627   0.244   tNET   RR   1        R8C13[0][A]    rst_PP_s0/CLK                             
  3.085   0.458   tC2Q   RF   32       R8C13[0][A]    rst_PP_s0/Q                               
  4.562   1.477   tNET   FF   1        R10C17[1][A]   PP_post_process/write_pointer_0_s7/CLEAR  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                         NODE                   
 ======== ======== ====== ==== ======== ============== ======================================== 
  16.667   16.667                                       active clock edge time                  
  16.667   0.000                                        clk2/rpll_inst/CLKOUT.default_gen_clk   
  19.050   2.383    tCL    RR   563      PLL_R          clk2/rpll_inst/CLKOUT                   
  19.293   0.244    tNET   RR   1        R10C17[1][A]   PP_post_process/write_pointer_0_s7/CLK  
  19.250   -0.043   tSu         1        R10C17[1][A]   PP_post_process/write_pointer_0_s7      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 16.667
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 1.477 76.319%, 
                    tC2Q: 0.458 23.681%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path2						
Path Summary:
Slack             : 14.688
Data Arrival Time : 4.562
Data Required Time: 19.250
From              : rst_PP_s0
To                : write_pointer_1_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                          NODE                    
 ======= ======= ====== ==== ======== ============== ========================================== 
  0.000   0.000                                       active clock edge time                    
  0.000   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk     
  2.383   2.383   tCL    RR   563      PLL_R          clk2/rpll_inst/CLKOUT                     
  2.627   0.244   tNET   RR   1        R8C13[0][A]    rst_PP_s0/CLK                             
  3.085   0.458   tC2Q   RF   32       R8C13[0][A]    rst_PP_s0/Q                               
  4.562   1.477   tNET   FF   1        R10C17[0][B]   PP_post_process/write_pointer_1_s1/CLEAR  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                         NODE                   
 ======== ======== ====== ==== ======== ============== ======================================== 
  16.667   16.667                                       active clock edge time                  
  16.667   0.000                                        clk2/rpll_inst/CLKOUT.default_gen_clk   
  19.050   2.383    tCL    RR   563      PLL_R          clk2/rpll_inst/CLKOUT                   
  19.293   0.244    tNET   RR   1        R10C17[0][B]   PP_post_process/write_pointer_1_s1/CLK  
  19.250   -0.043   tSu         1        R10C17[0][B]   PP_post_process/write_pointer_1_s1      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 16.667
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 1.477 76.319%, 
                    tC2Q: 0.458 23.681%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path3						
Path Summary:
Slack             : 14.688
Data Arrival Time : 4.562
Data Required Time: 19.250
From              : rst_PP_s0
To                : write_pointer_2_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                          NODE                    
 ======= ======= ====== ==== ======== ============== ========================================== 
  0.000   0.000                                       active clock edge time                    
  0.000   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk     
  2.383   2.383   tCL    RR   563      PLL_R          clk2/rpll_inst/CLKOUT                     
  2.627   0.244   tNET   RR   1        R8C13[0][A]    rst_PP_s0/CLK                             
  3.085   0.458   tC2Q   RF   32       R8C13[0][A]    rst_PP_s0/Q                               
  4.562   1.477   tNET   FF   1        R10C17[0][A]   PP_post_process/write_pointer_2_s1/CLEAR  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                         NODE                   
 ======== ======== ====== ==== ======== ============== ======================================== 
  16.667   16.667                                       active clock edge time                  
  16.667   0.000                                        clk2/rpll_inst/CLKOUT.default_gen_clk   
  19.050   2.383    tCL    RR   563      PLL_R          clk2/rpll_inst/CLKOUT                   
  19.293   0.244    tNET   RR   1        R10C17[0][A]   PP_post_process/write_pointer_2_s1/CLK  
  19.250   -0.043   tSu         1        R10C17[0][A]   PP_post_process/write_pointer_2_s1      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 16.667
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 1.477 76.319%, 
                    tC2Q: 0.458 23.681%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path4						
Path Summary:
Slack             : 14.827
Data Arrival Time : 4.423
Data Required Time: 19.250
From              : rst_PP_s0
To                : read_pointer_7_s7
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                         NODE                    
 ======= ======= ====== ==== ======== ============== ========================================= 
  0.000   0.000                                       active clock edge time                   
  0.000   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk    
  2.383   2.383   tCL    RR   563      PLL_R          clk2/rpll_inst/CLKOUT                    
  2.627   0.244   tNET   RR   1        R8C13[0][A]    rst_PP_s0/CLK                            
  3.085   0.458   tC2Q   RF   32       R8C13[0][A]    rst_PP_s0/Q                              
  4.423   1.338   tNET   FF   1        R10C16[1][A]   PP_post_process/read_pointer_7_s7/CLEAR  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                        NODE                   
 ======== ======== ====== ==== ======== ============== ======================================= 
  16.667   16.667                                       active clock edge time                 
  16.667   0.000                                        clk2/rpll_inst/CLKOUT.default_gen_clk  
  19.050   2.383    tCL    RR   563      PLL_R          clk2/rpll_inst/CLKOUT                  
  19.293   0.244    tNET   RR   1        R10C16[1][A]   PP_post_process/read_pointer_7_s7/CLK  
  19.250   -0.043   tSu         1        R10C16[1][A]   PP_post_process/read_pointer_7_s7      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 16.667
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 1.338 74.479%, 
                    tC2Q: 0.458 25.521%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path5						
Path Summary:
Slack             : 14.827
Data Arrival Time : 4.423
Data Required Time: 19.250
From              : rst_PP_s0
To                : read_pointer_1_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                         NODE                    
 ======= ======= ====== ==== ======== ============== ========================================= 
  0.000   0.000                                       active clock edge time                   
  0.000   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk    
  2.383   2.383   tCL    RR   563      PLL_R          clk2/rpll_inst/CLKOUT                    
  2.627   0.244   tNET   RR   1        R8C13[0][A]    rst_PP_s0/CLK                            
  3.085   0.458   tC2Q   RF   32       R8C13[0][A]    rst_PP_s0/Q                              
  4.423   1.338   tNET   FF   1        R10C16[0][B]   PP_post_process/read_pointer_1_s1/CLEAR  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                        NODE                   
 ======== ======== ====== ==== ======== ============== ======================================= 
  16.667   16.667                                       active clock edge time                 
  16.667   0.000                                        clk2/rpll_inst/CLKOUT.default_gen_clk  
  19.050   2.383    tCL    RR   563      PLL_R          clk2/rpll_inst/CLKOUT                  
  19.293   0.244    tNET   RR   1        R10C16[0][B]   PP_post_process/read_pointer_1_s1/CLK  
  19.250   -0.043   tSu         1        R10C16[0][B]   PP_post_process/read_pointer_1_s1      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 16.667
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 1.338 74.479%, 
                    tC2Q: 0.458 25.521%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path6						
Path Summary:
Slack             : 14.827
Data Arrival Time : 4.423
Data Required Time: 19.250
From              : rst_PP_s0
To                : read_pointer_2_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                         NODE                    
 ======= ======= ====== ==== ======== ============== ========================================= 
  0.000   0.000                                       active clock edge time                   
  0.000   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk    
  2.383   2.383   tCL    RR   563      PLL_R          clk2/rpll_inst/CLKOUT                    
  2.627   0.244   tNET   RR   1        R8C13[0][A]    rst_PP_s0/CLK                            
  3.085   0.458   tC2Q   RF   32       R8C13[0][A]    rst_PP_s0/Q                              
  4.423   1.338   tNET   FF   1        R10C16[0][A]   PP_post_process/read_pointer_2_s1/CLEAR  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                        NODE                   
 ======== ======== ====== ==== ======== ============== ======================================= 
  16.667   16.667                                       active clock edge time                 
  16.667   0.000                                        clk2/rpll_inst/CLKOUT.default_gen_clk  
  19.050   2.383    tCL    RR   563      PLL_R          clk2/rpll_inst/CLKOUT                  
  19.293   0.244    tNET   RR   1        R10C16[0][A]   PP_post_process/read_pointer_2_s1/CLK  
  19.250   -0.043   tSu         1        R10C16[0][A]   PP_post_process/read_pointer_2_s1      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 16.667
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 1.338 74.479%, 
                    tC2Q: 0.458 25.521%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path7						
Path Summary:
Slack             : 14.827
Data Arrival Time : 4.423
Data Required Time: 19.250
From              : rst_PP_s0
To                : read_pointer_3_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                         NODE                    
 ======= ======= ====== ==== ======== ============== ========================================= 
  0.000   0.000                                       active clock edge time                   
  0.000   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk    
  2.383   2.383   tCL    RR   563      PLL_R          clk2/rpll_inst/CLKOUT                    
  2.627   0.244   tNET   RR   1        R8C13[0][A]    rst_PP_s0/CLK                            
  3.085   0.458   tC2Q   RF   32       R8C13[0][A]    rst_PP_s0/Q                              
  4.423   1.338   tNET   FF   1        R10C16[2][B]   PP_post_process/read_pointer_3_s1/CLEAR  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                        NODE                   
 ======== ======== ====== ==== ======== ============== ======================================= 
  16.667   16.667                                       active clock edge time                 
  16.667   0.000                                        clk2/rpll_inst/CLKOUT.default_gen_clk  
  19.050   2.383    tCL    RR   563      PLL_R          clk2/rpll_inst/CLKOUT                  
  19.293   0.244    tNET   RR   1        R10C16[2][B]   PP_post_process/read_pointer_3_s1/CLK  
  19.250   -0.043   tSu         1        R10C16[2][B]   PP_post_process/read_pointer_3_s1      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 16.667
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 1.338 74.479%, 
                    tC2Q: 0.458 25.521%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path8						
Path Summary:
Slack             : 14.827
Data Arrival Time : 4.423
Data Required Time: 19.250
From              : rst_PP_s0
To                : read_pointer_4_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                         NODE                    
 ======= ======= ====== ==== ======== ============== ========================================= 
  0.000   0.000                                       active clock edge time                   
  0.000   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk    
  2.383   2.383   tCL    RR   563      PLL_R          clk2/rpll_inst/CLKOUT                    
  2.627   0.244   tNET   RR   1        R8C13[0][A]    rst_PP_s0/CLK                            
  3.085   0.458   tC2Q   RF   32       R8C13[0][A]    rst_PP_s0/Q                              
  4.423   1.338   tNET   FF   1        R10C16[2][A]   PP_post_process/read_pointer_4_s1/CLEAR  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                        NODE                   
 ======== ======== ====== ==== ======== ============== ======================================= 
  16.667   16.667                                       active clock edge time                 
  16.667   0.000                                        clk2/rpll_inst/CLKOUT.default_gen_clk  
  19.050   2.383    tCL    RR   563      PLL_R          clk2/rpll_inst/CLKOUT                  
  19.293   0.244    tNET   RR   1        R10C16[2][A]   PP_post_process/read_pointer_4_s1/CLK  
  19.250   -0.043   tSu         1        R10C16[2][A]   PP_post_process/read_pointer_4_s1      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 16.667
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 1.338 74.479%, 
                    tC2Q: 0.458 25.521%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path9						
Path Summary:
Slack             : 14.827
Data Arrival Time : 4.423
Data Required Time: 19.250
From              : rst_PP_s0
To                : stop_PP_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   563      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.627   0.244   tNET   RR   1        R8C13[0][A]   rst_PP_s0/CLK                          
  3.085   0.458   tC2Q   RF   32       R8C13[0][A]   rst_PP_s0/Q                            
  4.423   1.338   tNET   FF   1        R9C16[2][A]   PP_post_process/stop_PP_s0/CLEAR       

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======== ====== ==== ======== ============= ======================================= 
  16.667   16.667                                      active clock edge time                 
  16.667   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk  
  19.050   2.383    tCL    RR   563      PLL_R         clk2/rpll_inst/CLKOUT                  
  19.293   0.244    tNET   RR   1        R9C16[2][A]   PP_post_process/stop_PP_s0/CLK         
  19.250   -0.043   tSu         1        R9C16[2][A]   PP_post_process/stop_PP_s0             

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 16.667
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 1.338 74.479%, 
                    tC2Q: 0.458 25.521%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path10						
Path Summary:
Slack             : 14.827
Data Arrival Time : 4.423
Data Required Time: 19.250
From              : rst_PP_s0
To                : d_flag_read_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   563      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.627   0.244   tNET   RR   1        R8C13[0][A]   rst_PP_s0/CLK                          
  3.085   0.458   tC2Q   RF   32       R8C13[0][A]   rst_PP_s0/Q                            
  4.423   1.338   tNET   FF   1        R9C16[0][B]   PP_post_process/d_flag_read_s0/CLEAR   

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======== ====== ==== ======== ============= ======================================= 
  16.667   16.667                                      active clock edge time                 
  16.667   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk  
  19.050   2.383    tCL    RR   563      PLL_R         clk2/rpll_inst/CLKOUT                  
  19.293   0.244    tNET   RR   1        R9C16[0][B]   PP_post_process/d_flag_read_s0/CLK     
  19.250   -0.043   tSu         1        R9C16[0][B]   PP_post_process/d_flag_read_s0         

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 16.667
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 1.338 74.479%, 
                    tC2Q: 0.458 25.521%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path11						
Path Summary:
Slack             : 14.827
Data Arrival Time : 4.423
Data Required Time: 19.250
From              : rst_PP_s0
To                : d_flag_write_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   563      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.627   0.244   tNET   RR   1        R8C13[0][A]   rst_PP_s0/CLK                          
  3.085   0.458   tC2Q   RF   32       R8C13[0][A]   rst_PP_s0/Q                            
  4.423   1.338   tNET   FF   1        R9C16[0][A]   PP_post_process/d_flag_write_s0/CLEAR  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======== ====== ==== ======== ============= ======================================= 
  16.667   16.667                                      active clock edge time                 
  16.667   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk  
  19.050   2.383    tCL    RR   563      PLL_R         clk2/rpll_inst/CLKOUT                  
  19.293   0.244    tNET   RR   1        R9C16[0][A]   PP_post_process/d_flag_write_s0/CLK    
  19.250   -0.043   tSu         1        R9C16[0][A]   PP_post_process/d_flag_write_s0        

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 16.667
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 1.338 74.479%, 
                    tC2Q: 0.458 25.521%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path12						
Path Summary:
Slack             : 14.843
Data Arrival Time : 4.407
Data Required Time: 19.250
From              : rst_PP_s0
To                : write_pointer_3_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                         NODE                    
 ======= ======= ====== ==== ======== ============= ========================================== 
  0.000   0.000                                      active clock edge time                    
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk     
  2.383   2.383   tCL    RR   563      PLL_R         clk2/rpll_inst/CLKOUT                     
  2.627   0.244   tNET   RR   1        R8C13[0][A]   rst_PP_s0/CLK                             
  3.085   0.458   tC2Q   RF   32       R8C13[0][A]   rst_PP_s0/Q                               
  4.407   1.322   tNET   FF   1        R9C17[1][B]   PP_post_process/write_pointer_3_s1/CLEAR  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                        NODE                   
 ======== ======== ====== ==== ======== ============= ======================================== 
  16.667   16.667                                      active clock edge time                  
  16.667   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk   
  19.050   2.383    tCL    RR   563      PLL_R         clk2/rpll_inst/CLKOUT                   
  19.293   0.244    tNET   RR   1        R9C17[1][B]   PP_post_process/write_pointer_3_s1/CLK  
  19.250   -0.043   tSu         1        R9C17[1][B]   PP_post_process/write_pointer_3_s1      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 16.667
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 1.322 74.251%, 
                    tC2Q: 0.458 25.749%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path13						
Path Summary:
Slack             : 14.843
Data Arrival Time : 4.407
Data Required Time: 19.250
From              : rst_PP_s0
To                : write_pointer_4_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                         NODE                    
 ======= ======= ====== ==== ======== ============= ========================================== 
  0.000   0.000                                      active clock edge time                    
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk     
  2.383   2.383   tCL    RR   563      PLL_R         clk2/rpll_inst/CLKOUT                     
  2.627   0.244   tNET   RR   1        R8C13[0][A]   rst_PP_s0/CLK                             
  3.085   0.458   tC2Q   RF   32       R8C13[0][A]   rst_PP_s0/Q                               
  4.407   1.322   tNET   FF   1        R9C17[1][A]   PP_post_process/write_pointer_4_s1/CLEAR  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                        NODE                   
 ======== ======== ====== ==== ======== ============= ======================================== 
  16.667   16.667                                      active clock edge time                  
  16.667   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk   
  19.050   2.383    tCL    RR   563      PLL_R         clk2/rpll_inst/CLKOUT                   
  19.293   0.244    tNET   RR   1        R9C17[1][A]   PP_post_process/write_pointer_4_s1/CLK  
  19.250   -0.043   tSu         1        R9C17[1][A]   PP_post_process/write_pointer_4_s1      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 16.667
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 1.322 74.251%, 
                    tC2Q: 0.458 25.749%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path14						
Path Summary:
Slack             : 14.843
Data Arrival Time : 4.407
Data Required Time: 19.250
From              : rst_PP_s0
To                : write_pointer_5_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                         NODE                    
 ======= ======= ====== ==== ======== ============= ========================================== 
  0.000   0.000                                      active clock edge time                    
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk     
  2.383   2.383   tCL    RR   563      PLL_R         clk2/rpll_inst/CLKOUT                     
  2.627   0.244   tNET   RR   1        R8C13[0][A]   rst_PP_s0/CLK                             
  3.085   0.458   tC2Q   RF   32       R8C13[0][A]   rst_PP_s0/Q                               
  4.407   1.322   tNET   FF   1        R9C17[2][A]   PP_post_process/write_pointer_5_s1/CLEAR  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                        NODE                   
 ======== ======== ====== ==== ======== ============= ======================================== 
  16.667   16.667                                      active clock edge time                  
  16.667   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk   
  19.050   2.383    tCL    RR   563      PLL_R         clk2/rpll_inst/CLKOUT                   
  19.293   0.244    tNET   RR   1        R9C17[2][A]   PP_post_process/write_pointer_5_s1/CLK  
  19.250   -0.043   tSu         1        R9C17[2][A]   PP_post_process/write_pointer_5_s1      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 16.667
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 1.322 74.251%, 
                    tC2Q: 0.458 25.749%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path15						
Path Summary:
Slack             : 14.843
Data Arrival Time : 4.407
Data Required Time: 19.250
From              : rst_PP_s0
To                : last_switch_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   563      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.627   0.244   tNET   RR   1        R8C13[0][A]   rst_PP_s0/CLK                          
  3.085   0.458   tC2Q   RF   32       R8C13[0][A]   rst_PP_s0/Q                            
  4.407   1.322   tNET   FF   1        R9C17[0][A]   PP_post_process/last_switch_s0/CLEAR   

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======== ====== ==== ======== ============= ======================================= 
  16.667   16.667                                      active clock edge time                 
  16.667   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk  
  19.050   2.383    tCL    RR   563      PLL_R         clk2/rpll_inst/CLKOUT                  
  19.293   0.244    tNET   RR   1        R9C17[0][A]   PP_post_process/last_switch_s0/CLK     
  19.250   -0.043   tSu         1        R9C17[0][A]   PP_post_process/last_switch_s0         

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 16.667
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 1.322 74.251%, 
                    tC2Q: 0.458 25.749%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path16						
Path Summary:
Slack             : 14.857
Data Arrival Time : 4.393
Data Required Time: 19.250
From              : rst_PP_s0
To                : read_pointer_0_s7
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                         NODE                    
 ======= ======= ====== ==== ======== ============== ========================================= 
  0.000   0.000                                       active clock edge time                   
  0.000   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk    
  2.383   2.383   tCL    RR   563      PLL_R          clk2/rpll_inst/CLKOUT                    
  2.627   0.244   tNET   RR   1        R8C13[0][A]    rst_PP_s0/CLK                            
  3.085   0.458   tC2Q   RF   32       R8C13[0][A]    rst_PP_s0/Q                              
  4.393   1.308   tNET   FF   1        R10C15[0][A]   PP_post_process/read_pointer_0_s7/CLEAR  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                        NODE                   
 ======== ======== ====== ==== ======== ============== ======================================= 
  16.667   16.667                                       active clock edge time                 
  16.667   0.000                                        clk2/rpll_inst/CLKOUT.default_gen_clk  
  19.050   2.383    tCL    RR   563      PLL_R          clk2/rpll_inst/CLKOUT                  
  19.293   0.244    tNET   RR   1        R10C15[0][A]   PP_post_process/read_pointer_0_s7/CLK  
  19.250   -0.043   tSu         1        R10C15[0][A]   PP_post_process/read_pointer_0_s7      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 16.667
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 1.308 74.052%, 
                    tC2Q: 0.458 25.948%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path17						
Path Summary:
Slack             : 15.167
Data Arrival Time : 4.083
Data Required Time: 19.250
From              : rst_PP_s0
To                : write_pointer_7_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                         NODE                    
 ======= ======= ====== ==== ======== ============= ========================================== 
  0.000   0.000                                      active clock edge time                    
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk     
  2.383   2.383   tCL    RR   563      PLL_R         clk2/rpll_inst/CLKOUT                     
  2.627   0.244   tNET   RR   1        R8C13[0][A]   rst_PP_s0/CLK                             
  3.085   0.458   tC2Q   RF   32       R8C13[0][A]   rst_PP_s0/Q                               
  4.083   0.998   tNET   FF   1        R8C17[1][A]   PP_post_process/write_pointer_7_s1/CLEAR  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                        NODE                   
 ======== ======== ====== ==== ======== ============= ======================================== 
  16.667   16.667                                      active clock edge time                  
  16.667   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk   
  19.050   2.383    tCL    RR   563      PLL_R         clk2/rpll_inst/CLKOUT                   
  19.293   0.244    tNET   RR   1        R8C17[1][A]   PP_post_process/write_pointer_7_s1/CLK  
  19.250   -0.043   tSu         1        R8C17[1][A]   PP_post_process/write_pointer_7_s1      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 16.667
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.998 68.534%, 
                    tC2Q: 0.458 31.466%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path18						
Path Summary:
Slack             : 15.167
Data Arrival Time : 4.083
Data Required Time: 19.250
From              : rst_PP_s0
To                : write_pointer_6_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                         NODE                    
 ======= ======= ====== ==== ======== ============= ========================================== 
  0.000   0.000                                      active clock edge time                    
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk     
  2.383   2.383   tCL    RR   563      PLL_R         clk2/rpll_inst/CLKOUT                     
  2.627   0.244   tNET   RR   1        R8C13[0][A]   rst_PP_s0/CLK                             
  3.085   0.458   tC2Q   RF   32       R8C13[0][A]   rst_PP_s0/Q                               
  4.083   0.998   tNET   FF   1        R8C17[1][B]   PP_post_process/write_pointer_6_s1/CLEAR  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                        NODE                   
 ======== ======== ====== ==== ======== ============= ======================================== 
  16.667   16.667                                      active clock edge time                  
  16.667   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk   
  19.050   2.383    tCL    RR   563      PLL_R         clk2/rpll_inst/CLKOUT                   
  19.293   0.244    tNET   RR   1        R8C17[1][B]   PP_post_process/write_pointer_6_s1/CLK  
  19.250   -0.043   tSu         1        R8C17[1][B]   PP_post_process/write_pointer_6_s1      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 16.667
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.998 68.534%, 
                    tC2Q: 0.458 31.466%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path19						
Path Summary:
Slack             : 15.321
Data Arrival Time : 3.929
Data Required Time: 19.250
From              : rst_PP_s0
To                : read_pointer_5_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                    
 ======= ======= ====== ==== ======== ============= ========================================= 
  0.000   0.000                                      active clock edge time                   
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk    
  2.383   2.383   tCL    RR   563      PLL_R         clk2/rpll_inst/CLKOUT                    
  2.627   0.244   tNET   RR   1        R8C13[0][A]   rst_PP_s0/CLK                            
  3.085   0.458   tC2Q   RF   32       R8C13[0][A]   rst_PP_s0/Q                              
  3.929   0.844   tNET   FF   1        R8C16[2][B]   PP_post_process/read_pointer_5_s1/CLEAR  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======== ====== ==== ======== ============= ======================================= 
  16.667   16.667                                      active clock edge time                 
  16.667   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk  
  19.050   2.383    tCL    RR   563      PLL_R         clk2/rpll_inst/CLKOUT                  
  19.293   0.244    tNET   RR   1        R8C16[2][B]   PP_post_process/read_pointer_5_s1/CLK  
  19.250   -0.043   tSu         1        R8C16[2][B]   PP_post_process/read_pointer_5_s1      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 16.667
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.844 64.803%, 
                    tC2Q: 0.458 35.197%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path20						
Path Summary:
Slack             : 15.321
Data Arrival Time : 3.929
Data Required Time: 19.250
From              : rst_PP_s0
To                : read_pointer_6_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                    
 ======= ======= ====== ==== ======== ============= ========================================= 
  0.000   0.000                                      active clock edge time                   
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk    
  2.383   2.383   tCL    RR   563      PLL_R         clk2/rpll_inst/CLKOUT                    
  2.627   0.244   tNET   RR   1        R8C13[0][A]   rst_PP_s0/CLK                            
  3.085   0.458   tC2Q   RF   32       R8C13[0][A]   rst_PP_s0/Q                              
  3.929   0.844   tNET   FF   1        R8C16[2][A]   PP_post_process/read_pointer_6_s1/CLEAR  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======== ====== ==== ======== ============= ======================================= 
  16.667   16.667                                      active clock edge time                 
  16.667   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk  
  19.050   2.383    tCL    RR   563      PLL_R         clk2/rpll_inst/CLKOUT                  
  19.293   0.244    tNET   RR   1        R8C16[2][A]   PP_post_process/read_pointer_6_s1/CLK  
  19.250   -0.043   tSu         1        R8C16[2][A]   PP_post_process/read_pointer_6_s1      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 16.667
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.844 64.803%, 
                    tC2Q: 0.458 35.197%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path21						
Path Summary:
Slack             : 15.337
Data Arrival Time : 3.913
Data Required Time: 19.250
From              : rst_PP_s0
To                : buffer_select_s2
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============= ======================================== 
  0.000   0.000                                      active clock edge time                  
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk   
  2.383   2.383   tCL    RR   563      PLL_R         clk2/rpll_inst/CLKOUT                   
  2.627   0.244   tNET   RR   1        R8C13[0][A]   rst_PP_s0/CLK                           
  3.085   0.458   tC2Q   RF   32       R8C13[0][A]   rst_PP_s0/Q                             
  3.913   0.828   tNET   FF   1        R9C15[2][B]   PP_post_process/buffer_select_s2/CLEAR  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======== ====== ==== ======== ============= ======================================= 
  16.667   16.667                                      active clock edge time                 
  16.667   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk  
  19.050   2.383    tCL    RR   563      PLL_R         clk2/rpll_inst/CLKOUT                  
  19.293   0.244    tNET   RR   1        R9C15[2][B]   PP_post_process/buffer_select_s2/CLK   
  19.250   -0.043   tSu         1        R9C15[2][B]   PP_post_process/buffer_select_s2       

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 16.667
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.828 64.369%, 
                    tC2Q: 0.458 35.631%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path22						
Path Summary:
Slack             : 15.337
Data Arrival Time : 3.913
Data Required Time: 19.250
From              : rst_PP_s0
To                : read_cmp_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   563      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.627   0.244   tNET   RR   1        R8C13[0][A]   rst_PP_s0/CLK                          
  3.085   0.458   tC2Q   RF   32       R8C13[0][A]   rst_PP_s0/Q                            
  3.913   0.828   tNET   FF   1        R9C15[2][A]   PP_post_process/read_cmp_s0/CLEAR      

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======== ====== ==== ======== ============= ======================================= 
  16.667   16.667                                      active clock edge time                 
  16.667   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk  
  19.050   2.383    tCL    RR   563      PLL_R         clk2/rpll_inst/CLKOUT                  
  19.293   0.244    tNET   RR   1        R9C15[2][A]   PP_post_process/read_cmp_s0/CLK        
  19.250   -0.043   tSu         1        R9C15[2][A]   PP_post_process/read_cmp_s0            

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 16.667
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.828 64.369%, 
                    tC2Q: 0.458 35.631%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

3.3.4 Removal Analysis Report
Report Command:report_timing -removal -max_paths 25 -max_common_paths 1
						Path1						
Path Summary:
Slack             : 0.857
Data Arrival Time : 3.439
Data Required Time: 2.582
From              : rst_PP_s0
To                : write_pointer_7_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                         NODE                    
 ======= ======= ====== ==== ======== ============= ========================================== 
  0.000   0.000                                      active clock edge time                    
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk     
  2.383   2.383   tCL    RR   563      PLL_R         clk2/rpll_inst/CLKOUT                     
  2.567   0.185   tNET   RR   1        R8C13[0][A]   rst_PP_s0/CLK                             
  2.901   0.333   tC2Q   RR   32       R8C13[0][A]   rst_PP_s0/Q                               
  3.439   0.538   tNET   RR   1        R8C17[1][A]   PP_post_process/write_pointer_7_s1/CLEAR  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============= ======================================== 
  0.000   0.000                                      active clock edge time                  
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk   
  2.383   2.383   tCL    RR   563      PLL_R         clk2/rpll_inst/CLKOUT                   
  2.567   0.185   tNET   RR   1        R8C17[1][A]   PP_post_process/write_pointer_7_s1/CLK  
  2.582   0.015   tHld        1        R8C17[1][A]   PP_post_process/write_pointer_7_s1      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.538 61.759%, 
                    tC2Q: 0.333 38.241%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path2						
Path Summary:
Slack             : 0.857
Data Arrival Time : 3.439
Data Required Time: 2.582
From              : rst_PP_s0
To                : write_pointer_6_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                         NODE                    
 ======= ======= ====== ==== ======== ============= ========================================== 
  0.000   0.000                                      active clock edge time                    
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk     
  2.383   2.383   tCL    RR   563      PLL_R         clk2/rpll_inst/CLKOUT                     
  2.567   0.185   tNET   RR   1        R8C13[0][A]   rst_PP_s0/CLK                             
  2.901   0.333   tC2Q   RR   32       R8C13[0][A]   rst_PP_s0/Q                               
  3.439   0.538   tNET   RR   1        R8C17[1][B]   PP_post_process/write_pointer_6_s1/CLEAR  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============= ======================================== 
  0.000   0.000                                      active clock edge time                  
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk   
  2.383   2.383   tCL    RR   563      PLL_R         clk2/rpll_inst/CLKOUT                   
  2.567   0.185   tNET   RR   1        R8C17[1][B]   PP_post_process/write_pointer_6_s1/CLK  
  2.582   0.015   tHld        1        R8C17[1][B]   PP_post_process/write_pointer_6_s1      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.538 61.759%, 
                    tC2Q: 0.333 38.241%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path3						
Path Summary:
Slack             : 0.898
Data Arrival Time : 3.481
Data Required Time: 2.582
From              : rst_PP_s0
To                : buffer_select_s2
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============= ======================================== 
  0.000   0.000                                      active clock edge time                  
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk   
  2.383   2.383   tCL    RR   563      PLL_R         clk2/rpll_inst/CLKOUT                   
  2.567   0.185   tNET   RR   1        R8C13[0][A]   rst_PP_s0/CLK                           
  2.901   0.333   tC2Q   RR   32       R8C13[0][A]   rst_PP_s0/Q                             
  3.481   0.580   tNET   RR   1        R9C15[2][B]   PP_post_process/buffer_select_s2/CLEAR  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   563      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R9C15[2][B]   PP_post_process/buffer_select_s2/CLK   
  2.582   0.015   tHld        1        R9C15[2][B]   PP_post_process/buffer_select_s2       

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.580 63.505%, 
                    tC2Q: 0.333 36.495%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path4						
Path Summary:
Slack             : 0.898
Data Arrival Time : 3.481
Data Required Time: 2.582
From              : rst_PP_s0
To                : read_cmp_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   563      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R8C13[0][A]   rst_PP_s0/CLK                          
  2.901   0.333   tC2Q   RR   32       R8C13[0][A]   rst_PP_s0/Q                            
  3.481   0.580   tNET   RR   1        R9C15[2][A]   PP_post_process/read_cmp_s0/CLEAR      

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   563      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R9C15[2][A]   PP_post_process/read_cmp_s0/CLK        
  2.582   0.015   tHld        1        R9C15[2][A]   PP_post_process/read_cmp_s0            

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.580 63.505%, 
                    tC2Q: 0.333 36.495%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path5						
Path Summary:
Slack             : 0.904
Data Arrival Time : 3.486
Data Required Time: 2.582
From              : rst_PP_s0
To                : read_pointer_5_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                    
 ======= ======= ====== ==== ======== ============= ========================================= 
  0.000   0.000                                      active clock edge time                   
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk    
  2.383   2.383   tCL    RR   563      PLL_R         clk2/rpll_inst/CLKOUT                    
  2.567   0.185   tNET   RR   1        R8C13[0][A]   rst_PP_s0/CLK                            
  2.901   0.333   tC2Q   RR   32       R8C13[0][A]   rst_PP_s0/Q                              
  3.486   0.585   tNET   RR   1        R8C16[2][B]   PP_post_process/read_pointer_5_s1/CLEAR  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   563      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R8C16[2][B]   PP_post_process/read_pointer_5_s1/CLK  
  2.582   0.015   tHld        1        R8C16[2][B]   PP_post_process/read_pointer_5_s1      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.585 63.712%, 
                    tC2Q: 0.333 36.288%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path6						
Path Summary:
Slack             : 0.904
Data Arrival Time : 3.486
Data Required Time: 2.582
From              : rst_PP_s0
To                : read_pointer_6_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                    
 ======= ======= ====== ==== ======== ============= ========================================= 
  0.000   0.000                                      active clock edge time                   
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk    
  2.383   2.383   tCL    RR   563      PLL_R         clk2/rpll_inst/CLKOUT                    
  2.567   0.185   tNET   RR   1        R8C13[0][A]   rst_PP_s0/CLK                            
  2.901   0.333   tC2Q   RR   32       R8C13[0][A]   rst_PP_s0/Q                              
  3.486   0.585   tNET   RR   1        R8C16[2][A]   PP_post_process/read_pointer_6_s1/CLEAR  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   563      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R8C16[2][A]   PP_post_process/read_pointer_6_s1/CLK  
  2.582   0.015   tHld        1        R8C16[2][A]   PP_post_process/read_pointer_6_s1      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.585 63.712%, 
                    tC2Q: 0.333 36.288%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path7						
Path Summary:
Slack             : 1.158
Data Arrival Time : 3.741
Data Required Time: 2.582
From              : rst_PP_s0
To                : read_pointer_0_s7
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                         NODE                    
 ======= ======= ====== ==== ======== ============== ========================================= 
  0.000   0.000                                       active clock edge time                   
  0.000   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk    
  2.383   2.383   tCL    RR   563      PLL_R          clk2/rpll_inst/CLKOUT                    
  2.567   0.185   tNET   RR   1        R8C13[0][A]    rst_PP_s0/CLK                            
  2.901   0.333   tC2Q   RR   32       R8C13[0][A]    rst_PP_s0/Q                              
  3.741   0.840   tNET   RR   1        R10C15[0][A]   PP_post_process/read_pointer_0_s7/CLEAR  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   563      PLL_R          clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R10C15[0][A]   PP_post_process/read_pointer_0_s7/CLK  
  2.582   0.015   tHld        1        R10C15[0][A]   PP_post_process/read_pointer_0_s7      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.840 71.592%, 
                    tC2Q: 0.333 28.408%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path8						
Path Summary:
Slack             : 1.170
Data Arrival Time : 3.752
Data Required Time: 2.582
From              : rst_PP_s0
To                : write_pointer_3_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                         NODE                    
 ======= ======= ====== ==== ======== ============= ========================================== 
  0.000   0.000                                      active clock edge time                    
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk     
  2.383   2.383   tCL    RR   563      PLL_R         clk2/rpll_inst/CLKOUT                     
  2.567   0.185   tNET   RR   1        R8C13[0][A]   rst_PP_s0/CLK                             
  2.901   0.333   tC2Q   RR   32       R8C13[0][A]   rst_PP_s0/Q                               
  3.752   0.851   tNET   RR   1        R9C17[1][B]   PP_post_process/write_pointer_3_s1/CLEAR  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============= ======================================== 
  0.000   0.000                                      active clock edge time                  
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk   
  2.383   2.383   tCL    RR   563      PLL_R         clk2/rpll_inst/CLKOUT                   
  2.567   0.185   tNET   RR   1        R9C17[1][B]   PP_post_process/write_pointer_3_s1/CLK  
  2.582   0.015   tHld        1        R9C17[1][B]   PP_post_process/write_pointer_3_s1      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.851 71.862%, 
                    tC2Q: 0.333 28.138%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path9						
Path Summary:
Slack             : 1.170
Data Arrival Time : 3.752
Data Required Time: 2.582
From              : rst_PP_s0
To                : write_pointer_4_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                         NODE                    
 ======= ======= ====== ==== ======== ============= ========================================== 
  0.000   0.000                                      active clock edge time                    
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk     
  2.383   2.383   tCL    RR   563      PLL_R         clk2/rpll_inst/CLKOUT                     
  2.567   0.185   tNET   RR   1        R8C13[0][A]   rst_PP_s0/CLK                             
  2.901   0.333   tC2Q   RR   32       R8C13[0][A]   rst_PP_s0/Q                               
  3.752   0.851   tNET   RR   1        R9C17[1][A]   PP_post_process/write_pointer_4_s1/CLEAR  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============= ======================================== 
  0.000   0.000                                      active clock edge time                  
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk   
  2.383   2.383   tCL    RR   563      PLL_R         clk2/rpll_inst/CLKOUT                   
  2.567   0.185   tNET   RR   1        R9C17[1][A]   PP_post_process/write_pointer_4_s1/CLK  
  2.582   0.015   tHld        1        R9C17[1][A]   PP_post_process/write_pointer_4_s1      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.851 71.862%, 
                    tC2Q: 0.333 28.138%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path10						
Path Summary:
Slack             : 1.170
Data Arrival Time : 3.752
Data Required Time: 2.582
From              : rst_PP_s0
To                : write_pointer_5_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                         NODE                    
 ======= ======= ====== ==== ======== ============= ========================================== 
  0.000   0.000                                      active clock edge time                    
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk     
  2.383   2.383   tCL    RR   563      PLL_R         clk2/rpll_inst/CLKOUT                     
  2.567   0.185   tNET   RR   1        R8C13[0][A]   rst_PP_s0/CLK                             
  2.901   0.333   tC2Q   RR   32       R8C13[0][A]   rst_PP_s0/Q                               
  3.752   0.851   tNET   RR   1        R9C17[2][A]   PP_post_process/write_pointer_5_s1/CLEAR  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============= ======================================== 
  0.000   0.000                                      active clock edge time                  
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk   
  2.383   2.383   tCL    RR   563      PLL_R         clk2/rpll_inst/CLKOUT                   
  2.567   0.185   tNET   RR   1        R9C17[2][A]   PP_post_process/write_pointer_5_s1/CLK  
  2.582   0.015   tHld        1        R9C17[2][A]   PP_post_process/write_pointer_5_s1      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.851 71.862%, 
                    tC2Q: 0.333 28.138%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path11						
Path Summary:
Slack             : 1.170
Data Arrival Time : 3.752
Data Required Time: 2.582
From              : rst_PP_s0
To                : last_switch_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   563      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R8C13[0][A]   rst_PP_s0/CLK                          
  2.901   0.333   tC2Q   RR   32       R8C13[0][A]   rst_PP_s0/Q                            
  3.752   0.851   tNET   RR   1        R9C17[0][A]   PP_post_process/last_switch_s0/CLEAR   

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   563      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R9C17[0][A]   PP_post_process/last_switch_s0/CLK     
  2.582   0.015   tHld        1        R9C17[0][A]   PP_post_process/last_switch_s0         

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.851 71.862%, 
                    tC2Q: 0.333 28.138%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path12						
Path Summary:
Slack             : 1.175
Data Arrival Time : 3.757
Data Required Time: 2.582
From              : rst_PP_s0
To                : read_pointer_7_s7
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                         NODE                    
 ======= ======= ====== ==== ======== ============== ========================================= 
  0.000   0.000                                       active clock edge time                   
  0.000   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk    
  2.383   2.383   tCL    RR   563      PLL_R          clk2/rpll_inst/CLKOUT                    
  2.567   0.185   tNET   RR   1        R8C13[0][A]    rst_PP_s0/CLK                            
  2.901   0.333   tC2Q   RR   32       R8C13[0][A]    rst_PP_s0/Q                              
  3.757   0.856   tNET   RR   1        R10C16[1][A]   PP_post_process/read_pointer_7_s7/CLEAR  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   563      PLL_R          clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R10C16[1][A]   PP_post_process/read_pointer_7_s7/CLK  
  2.582   0.015   tHld        1        R10C16[1][A]   PP_post_process/read_pointer_7_s7      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.856 71.985%, 
                    tC2Q: 0.333 28.015%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path13						
Path Summary:
Slack             : 1.175
Data Arrival Time : 3.757
Data Required Time: 2.582
From              : rst_PP_s0
To                : read_pointer_1_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                         NODE                    
 ======= ======= ====== ==== ======== ============== ========================================= 
  0.000   0.000                                       active clock edge time                   
  0.000   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk    
  2.383   2.383   tCL    RR   563      PLL_R          clk2/rpll_inst/CLKOUT                    
  2.567   0.185   tNET   RR   1        R8C13[0][A]    rst_PP_s0/CLK                            
  2.901   0.333   tC2Q   RR   32       R8C13[0][A]    rst_PP_s0/Q                              
  3.757   0.856   tNET   RR   1        R10C16[0][B]   PP_post_process/read_pointer_1_s1/CLEAR  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   563      PLL_R          clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R10C16[0][B]   PP_post_process/read_pointer_1_s1/CLK  
  2.582   0.015   tHld        1        R10C16[0][B]   PP_post_process/read_pointer_1_s1      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.856 71.985%, 
                    tC2Q: 0.333 28.015%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path14						
Path Summary:
Slack             : 1.175
Data Arrival Time : 3.757
Data Required Time: 2.582
From              : rst_PP_s0
To                : read_pointer_2_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                         NODE                    
 ======= ======= ====== ==== ======== ============== ========================================= 
  0.000   0.000                                       active clock edge time                   
  0.000   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk    
  2.383   2.383   tCL    RR   563      PLL_R          clk2/rpll_inst/CLKOUT                    
  2.567   0.185   tNET   RR   1        R8C13[0][A]    rst_PP_s0/CLK                            
  2.901   0.333   tC2Q   RR   32       R8C13[0][A]    rst_PP_s0/Q                              
  3.757   0.856   tNET   RR   1        R10C16[0][A]   PP_post_process/read_pointer_2_s1/CLEAR  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   563      PLL_R          clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R10C16[0][A]   PP_post_process/read_pointer_2_s1/CLK  
  2.582   0.015   tHld        1        R10C16[0][A]   PP_post_process/read_pointer_2_s1      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.856 71.985%, 
                    tC2Q: 0.333 28.015%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path15						
Path Summary:
Slack             : 1.175
Data Arrival Time : 3.757
Data Required Time: 2.582
From              : rst_PP_s0
To                : read_pointer_3_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                         NODE                    
 ======= ======= ====== ==== ======== ============== ========================================= 
  0.000   0.000                                       active clock edge time                   
  0.000   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk    
  2.383   2.383   tCL    RR   563      PLL_R          clk2/rpll_inst/CLKOUT                    
  2.567   0.185   tNET   RR   1        R8C13[0][A]    rst_PP_s0/CLK                            
  2.901   0.333   tC2Q   RR   32       R8C13[0][A]    rst_PP_s0/Q                              
  3.757   0.856   tNET   RR   1        R10C16[2][B]   PP_post_process/read_pointer_3_s1/CLEAR  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   563      PLL_R          clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R10C16[2][B]   PP_post_process/read_pointer_3_s1/CLK  
  2.582   0.015   tHld        1        R10C16[2][B]   PP_post_process/read_pointer_3_s1      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.856 71.985%, 
                    tC2Q: 0.333 28.015%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path16						
Path Summary:
Slack             : 1.175
Data Arrival Time : 3.757
Data Required Time: 2.582
From              : rst_PP_s0
To                : read_pointer_4_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                         NODE                    
 ======= ======= ====== ==== ======== ============== ========================================= 
  0.000   0.000                                       active clock edge time                   
  0.000   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk    
  2.383   2.383   tCL    RR   563      PLL_R          clk2/rpll_inst/CLKOUT                    
  2.567   0.185   tNET   RR   1        R8C13[0][A]    rst_PP_s0/CLK                            
  2.901   0.333   tC2Q   RR   32       R8C13[0][A]    rst_PP_s0/Q                              
  3.757   0.856   tNET   RR   1        R10C16[2][A]   PP_post_process/read_pointer_4_s1/CLEAR  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   563      PLL_R          clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R10C16[2][A]   PP_post_process/read_pointer_4_s1/CLK  
  2.582   0.015   tHld        1        R10C16[2][A]   PP_post_process/read_pointer_4_s1      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.856 71.985%, 
                    tC2Q: 0.333 28.015%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path17						
Path Summary:
Slack             : 1.175
Data Arrival Time : 3.757
Data Required Time: 2.582
From              : rst_PP_s0
To                : stop_PP_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   563      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R8C13[0][A]   rst_PP_s0/CLK                          
  2.901   0.333   tC2Q   RR   32       R8C13[0][A]   rst_PP_s0/Q                            
  3.757   0.856   tNET   RR   1        R9C16[2][A]   PP_post_process/stop_PP_s0/CLEAR       

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   563      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R9C16[2][A]   PP_post_process/stop_PP_s0/CLK         
  2.582   0.015   tHld        1        R9C16[2][A]   PP_post_process/stop_PP_s0             

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.856 71.985%, 
                    tC2Q: 0.333 28.015%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path18						
Path Summary:
Slack             : 1.175
Data Arrival Time : 3.757
Data Required Time: 2.582
From              : rst_PP_s0
To                : d_flag_read_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   563      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R8C13[0][A]   rst_PP_s0/CLK                          
  2.901   0.333   tC2Q   RR   32       R8C13[0][A]   rst_PP_s0/Q                            
  3.757   0.856   tNET   RR   1        R9C16[0][B]   PP_post_process/d_flag_read_s0/CLEAR   

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   563      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R9C16[0][B]   PP_post_process/d_flag_read_s0/CLK     
  2.582   0.015   tHld        1        R9C16[0][B]   PP_post_process/d_flag_read_s0         

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.856 71.985%, 
                    tC2Q: 0.333 28.015%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path19						
Path Summary:
Slack             : 1.175
Data Arrival Time : 3.757
Data Required Time: 2.582
From              : rst_PP_s0
To                : d_flag_write_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   563      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R8C13[0][A]   rst_PP_s0/CLK                          
  2.901   0.333   tC2Q   RR   32       R8C13[0][A]   rst_PP_s0/Q                            
  3.757   0.856   tNET   RR   1        R9C16[0][A]   PP_post_process/d_flag_write_s0/CLEAR  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   563      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R9C16[0][A]   PP_post_process/d_flag_write_s0/CLK    
  2.582   0.015   tHld        1        R9C16[0][A]   PP_post_process/d_flag_write_s0        

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.856 71.985%, 
                    tC2Q: 0.333 28.015%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path20						
Path Summary:
Slack             : 1.181
Data Arrival Time : 3.764
Data Required Time: 2.582
From              : rst_PP_s0
To                : write_pointer_0_s7
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                          NODE                    
 ======= ======= ====== ==== ======== ============== ========================================== 
  0.000   0.000                                       active clock edge time                    
  0.000   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk     
  2.383   2.383   tCL    RR   563      PLL_R          clk2/rpll_inst/CLKOUT                     
  2.567   0.185   tNET   RR   1        R8C13[0][A]    rst_PP_s0/CLK                             
  2.901   0.333   tC2Q   RR   32       R8C13[0][A]    rst_PP_s0/Q                               
  3.764   0.863   tNET   RR   1        R10C17[1][A]   PP_post_process/write_pointer_0_s7/CLEAR  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                         NODE                   
 ======= ======= ====== ==== ======== ============== ======================================== 
  0.000   0.000                                       active clock edge time                  
  0.000   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk   
  2.383   2.383   tCL    RR   563      PLL_R          clk2/rpll_inst/CLKOUT                   
  2.567   0.185   tNET   RR   1        R10C17[1][A]   PP_post_process/write_pointer_0_s7/CLK  
  2.582   0.015   tHld        1        R10C17[1][A]   PP_post_process/write_pointer_0_s7      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.863 72.134%, 
                    tC2Q: 0.333 27.866%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path21						
Path Summary:
Slack             : 1.181
Data Arrival Time : 3.764
Data Required Time: 2.582
From              : rst_PP_s0
To                : write_pointer_1_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                          NODE                    
 ======= ======= ====== ==== ======== ============== ========================================== 
  0.000   0.000                                       active clock edge time                    
  0.000   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk     
  2.383   2.383   tCL    RR   563      PLL_R          clk2/rpll_inst/CLKOUT                     
  2.567   0.185   tNET   RR   1        R8C13[0][A]    rst_PP_s0/CLK                             
  2.901   0.333   tC2Q   RR   32       R8C13[0][A]    rst_PP_s0/Q                               
  3.764   0.863   tNET   RR   1        R10C17[0][B]   PP_post_process/write_pointer_1_s1/CLEAR  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                         NODE                   
 ======= ======= ====== ==== ======== ============== ======================================== 
  0.000   0.000                                       active clock edge time                  
  0.000   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk   
  2.383   2.383   tCL    RR   563      PLL_R          clk2/rpll_inst/CLKOUT                   
  2.567   0.185   tNET   RR   1        R10C17[0][B]   PP_post_process/write_pointer_1_s1/CLK  
  2.582   0.015   tHld        1        R10C17[0][B]   PP_post_process/write_pointer_1_s1      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.863 72.134%, 
                    tC2Q: 0.333 27.866%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path22						
Path Summary:
Slack             : 1.181
Data Arrival Time : 3.764
Data Required Time: 2.582
From              : rst_PP_s0
To                : write_pointer_2_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                          NODE                    
 ======= ======= ====== ==== ======== ============== ========================================== 
  0.000   0.000                                       active clock edge time                    
  0.000   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk     
  2.383   2.383   tCL    RR   563      PLL_R          clk2/rpll_inst/CLKOUT                     
  2.567   0.185   tNET   RR   1        R8C13[0][A]    rst_PP_s0/CLK                             
  2.901   0.333   tC2Q   RR   32       R8C13[0][A]    rst_PP_s0/Q                               
  3.764   0.863   tNET   RR   1        R10C17[0][A]   PP_post_process/write_pointer_2_s1/CLEAR  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                         NODE                   
 ======= ======= ====== ==== ======== ============== ======================================== 
  0.000   0.000                                       active clock edge time                  
  0.000   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk   
  2.383   2.383   tCL    RR   563      PLL_R          clk2/rpll_inst/CLKOUT                   
  2.567   0.185   tNET   RR   1        R10C17[0][A]   PP_post_process/write_pointer_2_s1/CLK  
  2.582   0.015   tHld        1        R10C17[0][A]   PP_post_process/write_pointer_2_s1      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.863 72.134%, 
                    tC2Q: 0.333 27.866%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

3.4 Minimum Pulse Width Report
Report Command:report_min_pulse_width -nworst 10 -detail

								MPW1
MPW Summary:
Slack:          7.005
Actual Width:   8.255
Required Width: 1.250
Type:           Low Pulse Width
Clock:          clk2/rpll_inst/CLKOUT.default_gen_clk
Objects:        d_com_start_s0

Late clock Path:
    AT     DELAY   TYPE   RF                   NODE                   
 ======== ======= ====== ==== ======================================= 
  8.333    0.000               active clock edge time                 
  8.333    0.000               clk2/rpll_inst/CLKOUT.default_gen_clk  
  10.716   2.383   tCL    FF   clk2/rpll_inst/CLKOUT                  
  10.979   0.262   tNET   FF   d_com_start_s0/CLK                     

Early clock Path:
    AT     DELAY   TYPE   RF                   NODE                   
 ======== ======= ====== ==== ======================================= 
  16.667   0.000               active clock edge time                 
  16.667   0.000               clk2/rpll_inst/CLKOUT.default_gen_clk  
  19.050   2.383   tCL    RR   clk2/rpll_inst/CLKOUT                  
  19.234   0.185   tNET   RR   d_com_start_s0/CLK                     

								MPW2
MPW Summary:
Slack:          7.005
Actual Width:   8.255
Required Width: 1.250
Type:           Low Pulse Width
Clock:          clk2/rpll_inst/CLKOUT.default_gen_clk
Objects:        d_flag_acq_s0

Late clock Path:
    AT     DELAY   TYPE   RF                   NODE                   
 ======== ======= ====== ==== ======================================= 
  8.333    0.000               active clock edge time                 
  8.333    0.000               clk2/rpll_inst/CLKOUT.default_gen_clk  
  10.716   2.383   tCL    FF   clk2/rpll_inst/CLKOUT                  
  10.979   0.262   tNET   FF   d_flag_acq_s0/CLK                      

Early clock Path:
    AT     DELAY   TYPE   RF                   NODE                   
 ======== ======= ====== ==== ======================================= 
  16.667   0.000               active clock edge time                 
  16.667   0.000               clk2/rpll_inst/CLKOUT.default_gen_clk  
  19.050   2.383   tCL    RR   clk2/rpll_inst/CLKOUT                  
  19.234   0.185   tNET   RR   d_flag_acq_s0/CLK                      

								MPW3
MPW Summary:
Slack:          7.005
Actual Width:   8.255
Required Width: 1.250
Type:           Low Pulse Width
Clock:          clk2/rpll_inst/CLKOUT.default_gen_clk
Objects:        n1621_s0

Late clock Path:
    AT     DELAY   TYPE   RF                   NODE                   
 ======== ======= ====== ==== ======================================= 
  8.333    0.000               active clock edge time                 
  8.333    0.000               clk2/rpll_inst/CLKOUT.default_gen_clk  
  10.716   2.383   tCL    FF   clk2/rpll_inst/CLKOUT                  
  10.979   0.262   tNET   FF   n1621_s0/CLK                           

Early clock Path:
    AT     DELAY   TYPE   RF                   NODE                   
 ======== ======= ====== ==== ======================================= 
  16.667   0.000               active clock edge time                 
  16.667   0.000               clk2/rpll_inst/CLKOUT.default_gen_clk  
  19.050   2.383   tCL    RR   clk2/rpll_inst/CLKOUT                  
  19.234   0.185   tNET   RR   n1621_s0/CLK                           

								MPW4
MPW Summary:
Slack:          7.005
Actual Width:   8.255
Required Width: 1.250
Type:           Low Pulse Width
Clock:          clk2/rpll_inst/CLKOUT.default_gen_clk
Objects:        n1629_s0

Late clock Path:
    AT     DELAY   TYPE   RF                   NODE                   
 ======== ======= ====== ==== ======================================= 
  8.333    0.000               active clock edge time                 
  8.333    0.000               clk2/rpll_inst/CLKOUT.default_gen_clk  
  10.716   2.383   tCL    FF   clk2/rpll_inst/CLKOUT                  
  10.979   0.262   tNET   FF   n1629_s0/CLK                           

Early clock Path:
    AT     DELAY   TYPE   RF                   NODE                   
 ======== ======= ====== ==== ======================================= 
  16.667   0.000               active clock edge time                 
  16.667   0.000               clk2/rpll_inst/CLKOUT.default_gen_clk  
  19.050   2.383   tCL    RR   clk2/rpll_inst/CLKOUT                  
  19.234   0.185   tNET   RR   n1629_s0/CLK                           

								MPW5
MPW Summary:
Slack:          7.005
Actual Width:   8.255
Required Width: 1.250
Type:           Low Pulse Width
Clock:          clk2/rpll_inst/CLKOUT.default_gen_clk
Objects:        read_5_s0

Late clock Path:
    AT     DELAY   TYPE   RF                   NODE                   
 ======== ======= ====== ==== ======================================= 
  8.333    0.000               active clock edge time                 
  8.333    0.000               clk2/rpll_inst/CLKOUT.default_gen_clk  
  10.716   2.383   tCL    FF   clk2/rpll_inst/CLKOUT                  
  10.979   0.262   tNET   FF   read_5_s0/CLK                          

Early clock Path:
    AT     DELAY   TYPE   RF                   NODE                   
 ======== ======= ====== ==== ======================================= 
  16.667   0.000               active clock edge time                 
  16.667   0.000               clk2/rpll_inst/CLKOUT.default_gen_clk  
  19.050   2.383   tCL    RR   clk2/rpll_inst/CLKOUT                  
  19.234   0.185   tNET   RR   read_5_s0/CLK                          

								MPW6
MPW Summary:
Slack:          7.005
Actual Width:   8.255
Required Width: 1.250
Type:           Low Pulse Width
Clock:          clk2/rpll_inst/CLKOUT.default_gen_clk
Objects:        address_acq_18_s0

Late clock Path:
    AT     DELAY   TYPE   RF                   NODE                   
 ======== ======= ====== ==== ======================================= 
  8.333    0.000               active clock edge time                 
  8.333    0.000               clk2/rpll_inst/CLKOUT.default_gen_clk  
  10.716   2.383   tCL    FF   clk2/rpll_inst/CLKOUT                  
  10.979   0.262   tNET   FF   address_acq_18_s0/CLK                  

Early clock Path:
    AT     DELAY   TYPE   RF                   NODE                   
 ======== ======= ====== ==== ======================================= 
  16.667   0.000               active clock edge time                 
  16.667   0.000               clk2/rpll_inst/CLKOUT.default_gen_clk  
  19.050   2.383   tCL    RR   clk2/rpll_inst/CLKOUT                  
  19.234   0.185   tNET   RR   address_acq_18_s0/CLK                  

								MPW7
MPW Summary:
Slack:          7.005
Actual Width:   8.255
Required Width: 1.250
Type:           Low Pulse Width
Clock:          clk2/rpll_inst/CLKOUT.default_gen_clk
Objects:        i_minus_i_pivot_reg_1_s0

Late clock Path:
    AT     DELAY   TYPE   RF                   NODE                   
 ======== ======= ====== ==== ======================================= 
  8.333    0.000               active clock edge time                 
  8.333    0.000               clk2/rpll_inst/CLKOUT.default_gen_clk  
  10.716   2.383   tCL    FF   clk2/rpll_inst/CLKOUT                  
  10.979   0.262   tNET   FF   i_minus_i_pivot_reg_1_s0/CLK           

Early clock Path:
    AT     DELAY   TYPE   RF                   NODE                   
 ======== ======= ====== ==== ======================================= 
  16.667   0.000               active clock edge time                 
  16.667   0.000               clk2/rpll_inst/CLKOUT.default_gen_clk  
  19.050   2.383   tCL    RR   clk2/rpll_inst/CLKOUT                  
  19.234   0.185   tNET   RR   i_minus_i_pivot_reg_1_s0/CLK           

								MPW8
MPW Summary:
Slack:          7.005
Actual Width:   8.255
Required Width: 1.250
Type:           Low Pulse Width
Clock:          clk2/rpll_inst/CLKOUT.default_gen_clk
Objects:        UART1/buffer[6]_2_s0

Late clock Path:
    AT     DELAY   TYPE   RF                   NODE                   
 ======== ======= ====== ==== ======================================= 
  8.333    0.000               active clock edge time                 
  8.333    0.000               clk2/rpll_inst/CLKOUT.default_gen_clk  
  10.716   2.383   tCL    FF   clk2/rpll_inst/CLKOUT                  
  10.979   0.262   tNET   FF   UART1/buffer[6]_2_s0/CLK               

Early clock Path:
    AT     DELAY   TYPE   RF                   NODE                   
 ======== ======= ====== ==== ======================================= 
  16.667   0.000               active clock edge time                 
  16.667   0.000               clk2/rpll_inst/CLKOUT.default_gen_clk  
  19.050   2.383   tCL    RR   clk2/rpll_inst/CLKOUT                  
  19.234   0.185   tNET   RR   UART1/buffer[6]_2_s0/CLK               

								MPW9
MPW Summary:
Slack:          7.005
Actual Width:   8.255
Required Width: 1.250
Type:           Low Pulse Width
Clock:          clk2/rpll_inst/CLKOUT.default_gen_clk
Objects:        initialize/PSRAM_com/counter_5_s0

Late clock Path:
    AT     DELAY   TYPE   RF                   NODE                   
 ======== ======= ====== ==== ======================================= 
  8.333    0.000               active clock edge time                 
  8.333    0.000               clk2/rpll_inst/CLKOUT.default_gen_clk  
  10.716   2.383   tCL    FF   clk2/rpll_inst/CLKOUT                  
  10.979   0.262   tNET   FF   initialize/PSRAM_com/counter_5_s0/CLK  

Early clock Path:
    AT     DELAY   TYPE   RF                   NODE                   
 ======== ======= ====== ==== ======================================= 
  16.667   0.000               active clock edge time                 
  16.667   0.000               clk2/rpll_inst/CLKOUT.default_gen_clk  
  19.050   2.383   tCL    RR   clk2/rpll_inst/CLKOUT                  
  19.234   0.185   tNET   RR   initialize/PSRAM_com/counter_5_s0/CLK  

								MPW10
MPW Summary:
Slack:          7.005
Actual Width:   8.255
Required Width: 1.250
Type:           Low Pulse Width
Clock:          clk2/rpll_inst/CLKOUT.default_gen_clk
Objects:        initialize/PSRAM_com/fifo_rd_s0

Late clock Path:
    AT     DELAY   TYPE   RF                   NODE                   
 ======== ======= ====== ==== ======================================= 
  8.333    0.000               active clock edge time                 
  8.333    0.000               clk2/rpll_inst/CLKOUT.default_gen_clk  
  10.716   2.383   tCL    FF   clk2/rpll_inst/CLKOUT                  
  10.979   0.262   tNET   FF   initialize/PSRAM_com/fifo_rd_s0/CLK    

Early clock Path:
    AT     DELAY   TYPE   RF                   NODE                   
 ======== ======= ====== ==== ======================================= 
  16.667   0.000               active clock edge time                 
  16.667   0.000               clk2/rpll_inst/CLKOUT.default_gen_clk  
  19.050   2.383   tCL    RR   clk2/rpll_inst/CLKOUT                  
  19.234   0.185   tNET   RR   initialize/PSRAM_com/fifo_rd_s0/CLK    

3.5 High Fanout Nets Report
Report Command:report_high_fanout_nets -max_nets 10
  FANOUT        NET NAME        WORST SLACK   MAX DELAY  
 ======== ==================== ============= =========== 
  563      clk_PSRAM            0.009         0.661      
  125      process[1]           6.580         3.175      
  104      process[0]           7.280         3.473      
  101      process[2]           6.892         3.294      
  55       n1058_13             6.580         2.004      
  48       stop_acquisition_8   7.502         1.816      
  44       n1637_6              7.676         3.752      
  41       i_21_8               4.246         1.656      
  33       counter[0]           7.525         2.001      
  33       counter[1]           7.467         1.832      

3.6 Route Congestions Report
Report Command:report_route_congestion -max_grids 10
  GRID LOC   ROUTE CONGESTIONS  
 ========== =================== 
  R2C6       1.000              
  R7C8       1.000              
  R7C9       1.000              
  R10C18     1.000              
  R2C15      1.000              
  R3C8       1.000              
  R5C9       1.000              
  R10C9      1.000              
  R10C14     1.000              
  R10C15     1.000              

3.7 Timing Exceptions Report
3.7.1 Setup Analysis Report
Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1
No timing exceptions to report!

3.7.2 Hold Analysis Report
Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1
No timing exceptions to report!

3.7.3 Recovery Analysis Report
Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1
No timing exceptions to report!

3.7.4 Removal Analysis Report
Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1
No timing exceptions to report!

3.8 Timing Constraints Report
  SDC Command Type   State   Detail Command  
 ================== ======= ================ 

