

================================================================
== Vitis HLS Report for 'CNN_Pipeline_loop_for_a_Dense_0'
================================================================
* Date:           Sat Jun  1 06:31:18 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        doan
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.016 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      463|      463|  4.630 us|  4.630 us|  463|  463|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                      |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop_for_a_Dense_0  |      461|      461|       139|         17|          1|    20|       yes|
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 17, depth = 139


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 139
* Pipeline : 1
  Pipeline-0 : II = 17, D = 139, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 118 
118 --> 119 
119 --> 120 
120 --> 121 
121 --> 122 
122 --> 123 
123 --> 124 
124 --> 125 
125 --> 126 
126 --> 127 
127 --> 128 
128 --> 129 
129 --> 130 
130 --> 131 
131 --> 132 
132 --> 133 
133 --> 134 
134 --> 135 
135 --> 136 
136 --> 137 
137 --> 138 
138 --> 139 
139 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.49>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [Dense.cpp:3->CNN.cpp:50]   --->   Operation 142 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %Weights, void @empty_5, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 143 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%OutGAP4_load_31_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %OutGAP4_load_31"   --->   Operation 144 'read' 'OutGAP4_load_31_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%OutGAP4_load_30_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %OutGAP4_load_30"   --->   Operation 145 'read' 'OutGAP4_load_30_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%OutGAP4_load_29_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %OutGAP4_load_29"   --->   Operation 146 'read' 'OutGAP4_load_29_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%OutGAP4_load_28_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %OutGAP4_load_28"   --->   Operation 147 'read' 'OutGAP4_load_28_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%OutGAP4_load_27_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %OutGAP4_load_27"   --->   Operation 148 'read' 'OutGAP4_load_27_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "%OutGAP4_load_26_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %OutGAP4_load_26"   --->   Operation 149 'read' 'OutGAP4_load_26_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%OutGAP4_load_25_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %OutGAP4_load_25"   --->   Operation 150 'read' 'OutGAP4_load_25_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%OutGAP4_load_24_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %OutGAP4_load_24"   --->   Operation 151 'read' 'OutGAP4_load_24_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "%OutGAP4_load_23_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %OutGAP4_load_23"   --->   Operation 152 'read' 'OutGAP4_load_23_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "%OutGAP4_load_22_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %OutGAP4_load_22"   --->   Operation 153 'read' 'OutGAP4_load_22_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 154 [1/1] (0.00ns)   --->   "%OutGAP4_load_21_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %OutGAP4_load_21"   --->   Operation 154 'read' 'OutGAP4_load_21_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 155 [1/1] (0.00ns)   --->   "%OutGAP4_load_20_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %OutGAP4_load_20"   --->   Operation 155 'read' 'OutGAP4_load_20_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 156 [1/1] (0.00ns)   --->   "%OutGAP4_load_19_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %OutGAP4_load_19"   --->   Operation 156 'read' 'OutGAP4_load_19_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "%OutGAP4_load_18_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %OutGAP4_load_18"   --->   Operation 157 'read' 'OutGAP4_load_18_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 158 [1/1] (0.00ns)   --->   "%OutGAP4_load_17_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %OutGAP4_load_17"   --->   Operation 158 'read' 'OutGAP4_load_17_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 159 [1/1] (0.00ns)   --->   "%OutGAP4_load_16_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %OutGAP4_load_16"   --->   Operation 159 'read' 'OutGAP4_load_16_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 160 [1/1] (0.00ns)   --->   "%OutGAP4_load_15_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %OutGAP4_load_15"   --->   Operation 160 'read' 'OutGAP4_load_15_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 161 [1/1] (0.00ns)   --->   "%OutGAP4_load_14_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %OutGAP4_load_14"   --->   Operation 161 'read' 'OutGAP4_load_14_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 162 [1/1] (0.00ns)   --->   "%OutGAP4_load_13_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %OutGAP4_load_13"   --->   Operation 162 'read' 'OutGAP4_load_13_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 163 [1/1] (0.00ns)   --->   "%OutGAP4_load_12_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %OutGAP4_load_12"   --->   Operation 163 'read' 'OutGAP4_load_12_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 164 [1/1] (0.00ns)   --->   "%OutGAP4_load_11_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %OutGAP4_load_11"   --->   Operation 164 'read' 'OutGAP4_load_11_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 165 [1/1] (0.00ns)   --->   "%OutGAP4_load_10_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %OutGAP4_load_10"   --->   Operation 165 'read' 'OutGAP4_load_10_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 166 [1/1] (0.00ns)   --->   "%OutGAP4_load_9_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %OutGAP4_load_9"   --->   Operation 166 'read' 'OutGAP4_load_9_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 167 [1/1] (0.00ns)   --->   "%OutGAP4_load_8_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %OutGAP4_load_8"   --->   Operation 167 'read' 'OutGAP4_load_8_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 168 [1/1] (0.00ns)   --->   "%OutGAP4_load_7_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %OutGAP4_load_7"   --->   Operation 168 'read' 'OutGAP4_load_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 169 [1/1] (0.00ns)   --->   "%OutGAP4_load_6_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %OutGAP4_load_6"   --->   Operation 169 'read' 'OutGAP4_load_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 170 [1/1] (0.00ns)   --->   "%OutGAP4_load_5_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %OutGAP4_load_5"   --->   Operation 170 'read' 'OutGAP4_load_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 171 [1/1] (0.00ns)   --->   "%OutGAP4_load_4_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %OutGAP4_load_4"   --->   Operation 171 'read' 'OutGAP4_load_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 172 [1/1] (0.00ns)   --->   "%OutGAP4_load_3_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %OutGAP4_load_3"   --->   Operation 172 'read' 'OutGAP4_load_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 173 [1/1] (0.00ns)   --->   "%OutGAP4_load_2_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %OutGAP4_load_2"   --->   Operation 173 'read' 'OutGAP4_load_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 174 [1/1] (0.00ns)   --->   "%OutGAP4_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %OutGAP4_load_1"   --->   Operation 174 'read' 'OutGAP4_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 175 [1/1] (0.00ns)   --->   "%OutGAP4_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %OutGAP4_load"   --->   Operation 175 'read' 'OutGAP4_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 176 [1/1] (0.42ns)   --->   "%store_ln3 = store i5 0, i5 %i" [Dense.cpp:3->CNN.cpp:50]   --->   Operation 176 'store' 'store_ln3' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 177 [1/1] (0.00ns)   --->   "%br_ln0 = br void %loop_for_b_Dense_0.i"   --->   Operation 177 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 178 [1/1] (0.00ns)   --->   "%i_2 = load i5 %i" [Dense.cpp:3->CNN.cpp:50]   --->   Operation 178 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 179 [1/1] (0.78ns)   --->   "%icmp_ln3 = icmp_eq  i5 %i_2, i5 20" [Dense.cpp:3->CNN.cpp:50]   --->   Operation 179 'icmp' 'icmp_ln3' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 180 [1/1] (0.78ns)   --->   "%add_ln3 = add i5 %i_2, i5 1" [Dense.cpp:3->CNN.cpp:50]   --->   Operation 180 'add' 'add_ln3' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 181 [1/1] (0.00ns)   --->   "%br_ln3 = br i1 %icmp_ln3, void %loop_for_b_Dense_0.i.split, void %_Z7Dense_0PfS_S_S_.exit.exitStub" [Dense.cpp:3->CNN.cpp:50]   --->   Operation 181 'br' 'br_ln3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 182 [1/1] (0.00ns)   --->   "%zext_ln3_1 = zext i5 %i_2" [Dense.cpp:3->CNN.cpp:50]   --->   Operation 182 'zext' 'zext_ln3_1' <Predicate = (!icmp_ln3)> <Delay = 0.00>
ST_1 : Operation 183 [1/1] (0.83ns)   --->   "%add_ln7 = add i14 %zext_ln3_1, i14 10300" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 183 'add' 'add_ln7' <Predicate = (!icmp_ln3)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 184 [1/1] (0.00ns)   --->   "%zext_ln7 = zext i14 %add_ln7" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 184 'zext' 'zext_ln7' <Predicate = (!icmp_ln3)> <Delay = 0.00>
ST_1 : Operation 185 [1/1] (0.00ns)   --->   "%Weights_addr = getelementptr i32 %Weights, i64 0, i64 %zext_ln7" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 185 'getelementptr' 'Weights_addr' <Predicate = (!icmp_ln3)> <Delay = 0.00>
ST_1 : Operation 186 [2/2] (1.23ns)   --->   "%Weights_load = load i14 %Weights_addr" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 186 'load' 'Weights_load' <Predicate = (!icmp_ln3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_1 : Operation 187 [1/1] (0.83ns)   --->   "%add_ln7_1 = add i14 %zext_ln3_1, i14 10320" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 187 'add' 'add_ln7_1' <Predicate = (!icmp_ln3)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 188 [1/1] (0.00ns)   --->   "%zext_ln7_1 = zext i14 %add_ln7_1" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 188 'zext' 'zext_ln7_1' <Predicate = (!icmp_ln3)> <Delay = 0.00>
ST_1 : Operation 189 [1/1] (0.00ns)   --->   "%Weights_addr_21 = getelementptr i32 %Weights, i64 0, i64 %zext_ln7_1" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 189 'getelementptr' 'Weights_addr_21' <Predicate = (!icmp_ln3)> <Delay = 0.00>
ST_1 : Operation 190 [2/2] (1.23ns)   --->   "%Weights_load_21 = load i14 %Weights_addr_21" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 190 'load' 'Weights_load_21' <Predicate = (!icmp_ln3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_1 : Operation 191 [1/1] (0.42ns)   --->   "%store_ln3 = store i5 %add_ln3, i5 %i" [Dense.cpp:3->CNN.cpp:50]   --->   Operation 191 'store' 'store_ln3' <Predicate = (!icmp_ln3)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 2.06>
ST_2 : Operation 192 [1/2] (1.23ns)   --->   "%Weights_load = load i14 %Weights_addr" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 192 'load' 'Weights_load' <Predicate = (!icmp_ln3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_2 : Operation 193 [1/2] (1.23ns)   --->   "%Weights_load_21 = load i14 %Weights_addr_21" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 193 'load' 'Weights_load_21' <Predicate = (!icmp_ln3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_2 : Operation 194 [1/1] (0.83ns)   --->   "%add_ln7_2 = add i14 %zext_ln3_1, i14 10340" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 194 'add' 'add_ln7_2' <Predicate = (!icmp_ln3)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 195 [1/1] (0.00ns)   --->   "%zext_ln7_2 = zext i14 %add_ln7_2" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 195 'zext' 'zext_ln7_2' <Predicate = (!icmp_ln3)> <Delay = 0.00>
ST_2 : Operation 196 [1/1] (0.00ns)   --->   "%Weights_addr_22 = getelementptr i32 %Weights, i64 0, i64 %zext_ln7_2" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 196 'getelementptr' 'Weights_addr_22' <Predicate = (!icmp_ln3)> <Delay = 0.00>
ST_2 : Operation 197 [2/2] (1.23ns)   --->   "%Weights_load_22 = load i14 %Weights_addr_22" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 197 'load' 'Weights_load_22' <Predicate = (!icmp_ln3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_2 : Operation 198 [1/1] (0.83ns)   --->   "%add_ln7_3 = add i14 %zext_ln3_1, i14 10360" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 198 'add' 'add_ln7_3' <Predicate = (!icmp_ln3)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 199 [1/1] (0.00ns)   --->   "%zext_ln7_3 = zext i14 %add_ln7_3" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 199 'zext' 'zext_ln7_3' <Predicate = (!icmp_ln3)> <Delay = 0.00>
ST_2 : Operation 200 [1/1] (0.00ns)   --->   "%Weights_addr_23 = getelementptr i32 %Weights, i64 0, i64 %zext_ln7_3" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 200 'getelementptr' 'Weights_addr_23' <Predicate = (!icmp_ln3)> <Delay = 0.00>
ST_2 : Operation 201 [2/2] (1.23ns)   --->   "%Weights_load_23 = load i14 %Weights_addr_23" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 201 'load' 'Weights_load_23' <Predicate = (!icmp_ln3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>

State 3 <SV = 2> <Delay = 7.01>
ST_3 : Operation 202 [1/1] (0.00ns)   --->   "%bitcast_ln7 = bitcast i32 %Weights_load" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 202 'bitcast' 'bitcast_ln7' <Predicate = (!icmp_ln3)> <Delay = 0.00>
ST_3 : Operation 203 [3/3] (7.01ns)   --->   "%mul7_i = fmul i32 %OutGAP4_load_read, i32 %bitcast_ln7" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 203 'fmul' 'mul7_i' <Predicate = (!icmp_ln3)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 204 [1/1] (0.00ns)   --->   "%bitcast_ln7_1 = bitcast i32 %Weights_load_21" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 204 'bitcast' 'bitcast_ln7_1' <Predicate = (!icmp_ln3)> <Delay = 0.00>
ST_3 : Operation 205 [3/3] (7.01ns)   --->   "%mul7_i_1 = fmul i32 %OutGAP4_load_1_read, i32 %bitcast_ln7_1" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 205 'fmul' 'mul7_i_1' <Predicate = (!icmp_ln3)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 206 [1/2] (1.23ns)   --->   "%Weights_load_22 = load i14 %Weights_addr_22" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 206 'load' 'Weights_load_22' <Predicate = (!icmp_ln3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_3 : Operation 207 [1/2] (1.23ns)   --->   "%Weights_load_23 = load i14 %Weights_addr_23" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 207 'load' 'Weights_load_23' <Predicate = (!icmp_ln3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_3 : Operation 208 [1/1] (0.83ns)   --->   "%add_ln7_4 = add i14 %zext_ln3_1, i14 10380" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 208 'add' 'add_ln7_4' <Predicate = (!icmp_ln3)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 209 [1/1] (0.00ns)   --->   "%zext_ln7_4 = zext i14 %add_ln7_4" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 209 'zext' 'zext_ln7_4' <Predicate = (!icmp_ln3)> <Delay = 0.00>
ST_3 : Operation 210 [1/1] (0.00ns)   --->   "%Weights_addr_24 = getelementptr i32 %Weights, i64 0, i64 %zext_ln7_4" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 210 'getelementptr' 'Weights_addr_24' <Predicate = (!icmp_ln3)> <Delay = 0.00>
ST_3 : Operation 211 [2/2] (1.23ns)   --->   "%Weights_load_24 = load i14 %Weights_addr_24" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 211 'load' 'Weights_load_24' <Predicate = (!icmp_ln3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_3 : Operation 212 [1/1] (0.00ns)   --->   "%zext_ln7_5_cast = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 325, i5 %i_2" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 212 'bitconcatenate' 'zext_ln7_5_cast' <Predicate = (!icmp_ln3)> <Delay = 0.00>
ST_3 : Operation 213 [1/1] (0.00ns)   --->   "%zext_ln7_5 = zext i14 %zext_ln7_5_cast" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 213 'zext' 'zext_ln7_5' <Predicate = (!icmp_ln3)> <Delay = 0.00>
ST_3 : Operation 214 [1/1] (0.00ns)   --->   "%Weights_addr_25 = getelementptr i32 %Weights, i64 0, i64 %zext_ln7_5" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 214 'getelementptr' 'Weights_addr_25' <Predicate = (!icmp_ln3)> <Delay = 0.00>
ST_3 : Operation 215 [2/2] (1.23ns)   --->   "%Weights_load_25 = load i14 %Weights_addr_25" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 215 'load' 'Weights_load_25' <Predicate = (!icmp_ln3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>

State 4 <SV = 3> <Delay = 7.01>
ST_4 : Operation 216 [2/3] (7.01ns)   --->   "%mul7_i = fmul i32 %OutGAP4_load_read, i32 %bitcast_ln7" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 216 'fmul' 'mul7_i' <Predicate = (!icmp_ln3)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 217 [2/3] (7.01ns)   --->   "%mul7_i_1 = fmul i32 %OutGAP4_load_1_read, i32 %bitcast_ln7_1" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 217 'fmul' 'mul7_i_1' <Predicate = (!icmp_ln3)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 218 [1/1] (0.00ns)   --->   "%bitcast_ln7_2 = bitcast i32 %Weights_load_22" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 218 'bitcast' 'bitcast_ln7_2' <Predicate = (!icmp_ln3)> <Delay = 0.00>
ST_4 : Operation 219 [3/3] (7.01ns)   --->   "%mul7_i_2 = fmul i32 %OutGAP4_load_2_read, i32 %bitcast_ln7_2" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 219 'fmul' 'mul7_i_2' <Predicate = (!icmp_ln3)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 220 [1/1] (0.00ns)   --->   "%bitcast_ln7_3 = bitcast i32 %Weights_load_23" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 220 'bitcast' 'bitcast_ln7_3' <Predicate = (!icmp_ln3)> <Delay = 0.00>
ST_4 : Operation 221 [3/3] (7.01ns)   --->   "%mul7_i_3 = fmul i32 %OutGAP4_load_3_read, i32 %bitcast_ln7_3" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 221 'fmul' 'mul7_i_3' <Predicate = (!icmp_ln3)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 222 [1/2] (1.23ns)   --->   "%Weights_load_24 = load i14 %Weights_addr_24" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 222 'load' 'Weights_load_24' <Predicate = (!icmp_ln3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_4 : Operation 223 [1/2] (1.23ns)   --->   "%Weights_load_25 = load i14 %Weights_addr_25" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 223 'load' 'Weights_load_25' <Predicate = (!icmp_ln3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_4 : Operation 224 [1/1] (0.83ns)   --->   "%add_ln7_5 = add i14 %zext_ln3_1, i14 10420" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 224 'add' 'add_ln7_5' <Predicate = (!icmp_ln3)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 225 [1/1] (0.00ns)   --->   "%zext_ln7_6 = zext i14 %add_ln7_5" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 225 'zext' 'zext_ln7_6' <Predicate = (!icmp_ln3)> <Delay = 0.00>
ST_4 : Operation 226 [1/1] (0.00ns)   --->   "%Weights_addr_26 = getelementptr i32 %Weights, i64 0, i64 %zext_ln7_6" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 226 'getelementptr' 'Weights_addr_26' <Predicate = (!icmp_ln3)> <Delay = 0.00>
ST_4 : Operation 227 [2/2] (1.23ns)   --->   "%Weights_load_26 = load i14 %Weights_addr_26" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 227 'load' 'Weights_load_26' <Predicate = (!icmp_ln3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_4 : Operation 228 [1/1] (0.83ns)   --->   "%add_ln7_6 = add i14 %zext_ln3_1, i14 10440" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 228 'add' 'add_ln7_6' <Predicate = (!icmp_ln3)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 229 [1/1] (0.00ns)   --->   "%zext_ln7_7 = zext i14 %add_ln7_6" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 229 'zext' 'zext_ln7_7' <Predicate = (!icmp_ln3)> <Delay = 0.00>
ST_4 : Operation 230 [1/1] (0.00ns)   --->   "%Weights_addr_27 = getelementptr i32 %Weights, i64 0, i64 %zext_ln7_7" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 230 'getelementptr' 'Weights_addr_27' <Predicate = (!icmp_ln3)> <Delay = 0.00>
ST_4 : Operation 231 [2/2] (1.23ns)   --->   "%Weights_load_27 = load i14 %Weights_addr_27" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 231 'load' 'Weights_load_27' <Predicate = (!icmp_ln3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>

State 5 <SV = 4> <Delay = 7.01>
ST_5 : Operation 232 [1/3] (7.01ns)   --->   "%mul7_i = fmul i32 %OutGAP4_load_read, i32 %bitcast_ln7" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 232 'fmul' 'mul7_i' <Predicate = (!icmp_ln3)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 233 [1/3] (7.01ns)   --->   "%mul7_i_1 = fmul i32 %OutGAP4_load_1_read, i32 %bitcast_ln7_1" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 233 'fmul' 'mul7_i_1' <Predicate = (!icmp_ln3)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 234 [2/3] (7.01ns)   --->   "%mul7_i_2 = fmul i32 %OutGAP4_load_2_read, i32 %bitcast_ln7_2" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 234 'fmul' 'mul7_i_2' <Predicate = (!icmp_ln3)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 235 [2/3] (7.01ns)   --->   "%mul7_i_3 = fmul i32 %OutGAP4_load_3_read, i32 %bitcast_ln7_3" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 235 'fmul' 'mul7_i_3' <Predicate = (!icmp_ln3)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 236 [1/1] (0.00ns)   --->   "%bitcast_ln7_4 = bitcast i32 %Weights_load_24" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 236 'bitcast' 'bitcast_ln7_4' <Predicate = (!icmp_ln3)> <Delay = 0.00>
ST_5 : Operation 237 [3/3] (7.01ns)   --->   "%mul7_i_4 = fmul i32 %OutGAP4_load_4_read, i32 %bitcast_ln7_4" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 237 'fmul' 'mul7_i_4' <Predicate = (!icmp_ln3)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 238 [1/1] (0.00ns)   --->   "%bitcast_ln7_5 = bitcast i32 %Weights_load_25" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 238 'bitcast' 'bitcast_ln7_5' <Predicate = (!icmp_ln3)> <Delay = 0.00>
ST_5 : Operation 239 [3/3] (7.01ns)   --->   "%mul7_i_5 = fmul i32 %OutGAP4_load_5_read, i32 %bitcast_ln7_5" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 239 'fmul' 'mul7_i_5' <Predicate = (!icmp_ln3)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 240 [1/2] (1.23ns)   --->   "%Weights_load_26 = load i14 %Weights_addr_26" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 240 'load' 'Weights_load_26' <Predicate = (!icmp_ln3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_5 : Operation 241 [1/2] (1.23ns)   --->   "%Weights_load_27 = load i14 %Weights_addr_27" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 241 'load' 'Weights_load_27' <Predicate = (!icmp_ln3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_5 : Operation 242 [1/1] (0.83ns)   --->   "%add_ln7_7 = add i14 %zext_ln3_1, i14 10460" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 242 'add' 'add_ln7_7' <Predicate = (!icmp_ln3)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 243 [1/1] (0.00ns)   --->   "%zext_ln7_8 = zext i14 %add_ln7_7" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 243 'zext' 'zext_ln7_8' <Predicate = (!icmp_ln3)> <Delay = 0.00>
ST_5 : Operation 244 [1/1] (0.00ns)   --->   "%Weights_addr_28 = getelementptr i32 %Weights, i64 0, i64 %zext_ln7_8" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 244 'getelementptr' 'Weights_addr_28' <Predicate = (!icmp_ln3)> <Delay = 0.00>
ST_5 : Operation 245 [2/2] (1.23ns)   --->   "%Weights_load_28 = load i14 %Weights_addr_28" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 245 'load' 'Weights_load_28' <Predicate = (!icmp_ln3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_5 : Operation 246 [1/1] (0.83ns)   --->   "%add_ln7_8 = add i14 %zext_ln3_1, i14 10480" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 246 'add' 'add_ln7_8' <Predicate = (!icmp_ln3)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 247 [1/1] (0.00ns)   --->   "%zext_ln7_9 = zext i14 %add_ln7_8" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 247 'zext' 'zext_ln7_9' <Predicate = (!icmp_ln3)> <Delay = 0.00>
ST_5 : Operation 248 [1/1] (0.00ns)   --->   "%Weights_addr_29 = getelementptr i32 %Weights, i64 0, i64 %zext_ln7_9" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 248 'getelementptr' 'Weights_addr_29' <Predicate = (!icmp_ln3)> <Delay = 0.00>
ST_5 : Operation 249 [2/2] (1.23ns)   --->   "%Weights_load_29 = load i14 %Weights_addr_29" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 249 'load' 'Weights_load_29' <Predicate = (!icmp_ln3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>

State 6 <SV = 5> <Delay = 7.01>
ST_6 : Operation 250 [4/4] (6.43ns)   --->   "%s = fadd i32 %mul7_i, i32 0" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 250 'fadd' 's' <Predicate = (!icmp_ln3)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 251 [1/3] (7.01ns)   --->   "%mul7_i_2 = fmul i32 %OutGAP4_load_2_read, i32 %bitcast_ln7_2" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 251 'fmul' 'mul7_i_2' <Predicate = (!icmp_ln3)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 252 [1/3] (7.01ns)   --->   "%mul7_i_3 = fmul i32 %OutGAP4_load_3_read, i32 %bitcast_ln7_3" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 252 'fmul' 'mul7_i_3' <Predicate = (!icmp_ln3)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 253 [2/3] (7.01ns)   --->   "%mul7_i_4 = fmul i32 %OutGAP4_load_4_read, i32 %bitcast_ln7_4" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 253 'fmul' 'mul7_i_4' <Predicate = (!icmp_ln3)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 254 [2/3] (7.01ns)   --->   "%mul7_i_5 = fmul i32 %OutGAP4_load_5_read, i32 %bitcast_ln7_5" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 254 'fmul' 'mul7_i_5' <Predicate = (!icmp_ln3)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 255 [1/1] (0.00ns)   --->   "%bitcast_ln7_6 = bitcast i32 %Weights_load_26" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 255 'bitcast' 'bitcast_ln7_6' <Predicate = (!icmp_ln3)> <Delay = 0.00>
ST_6 : Operation 256 [3/3] (7.01ns)   --->   "%mul7_i_6 = fmul i32 %OutGAP4_load_6_read, i32 %bitcast_ln7_6" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 256 'fmul' 'mul7_i_6' <Predicate = (!icmp_ln3)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 257 [1/1] (0.00ns)   --->   "%bitcast_ln7_7 = bitcast i32 %Weights_load_27" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 257 'bitcast' 'bitcast_ln7_7' <Predicate = (!icmp_ln3)> <Delay = 0.00>
ST_6 : Operation 258 [3/3] (7.01ns)   --->   "%mul7_i_7 = fmul i32 %OutGAP4_load_7_read, i32 %bitcast_ln7_7" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 258 'fmul' 'mul7_i_7' <Predicate = (!icmp_ln3)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 259 [1/2] (1.23ns)   --->   "%Weights_load_28 = load i14 %Weights_addr_28" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 259 'load' 'Weights_load_28' <Predicate = (!icmp_ln3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_6 : Operation 260 [1/2] (1.23ns)   --->   "%Weights_load_29 = load i14 %Weights_addr_29" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 260 'load' 'Weights_load_29' <Predicate = (!icmp_ln3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_6 : Operation 261 [1/1] (0.83ns)   --->   "%add_ln7_9 = add i14 %zext_ln3_1, i14 10500" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 261 'add' 'add_ln7_9' <Predicate = (!icmp_ln3)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 262 [1/1] (0.00ns)   --->   "%zext_ln7_10 = zext i14 %add_ln7_9" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 262 'zext' 'zext_ln7_10' <Predicate = (!icmp_ln3)> <Delay = 0.00>
ST_6 : Operation 263 [1/1] (0.00ns)   --->   "%Weights_addr_30 = getelementptr i32 %Weights, i64 0, i64 %zext_ln7_10" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 263 'getelementptr' 'Weights_addr_30' <Predicate = (!icmp_ln3)> <Delay = 0.00>
ST_6 : Operation 264 [2/2] (1.23ns)   --->   "%Weights_load_30 = load i14 %Weights_addr_30" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 264 'load' 'Weights_load_30' <Predicate = (!icmp_ln3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_6 : Operation 265 [1/1] (0.83ns)   --->   "%add_ln7_10 = add i14 %zext_ln3_1, i14 10520" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 265 'add' 'add_ln7_10' <Predicate = (!icmp_ln3)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 266 [1/1] (0.00ns)   --->   "%zext_ln7_11 = zext i14 %add_ln7_10" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 266 'zext' 'zext_ln7_11' <Predicate = (!icmp_ln3)> <Delay = 0.00>
ST_6 : Operation 267 [1/1] (0.00ns)   --->   "%Weights_addr_31 = getelementptr i32 %Weights, i64 0, i64 %zext_ln7_11" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 267 'getelementptr' 'Weights_addr_31' <Predicate = (!icmp_ln3)> <Delay = 0.00>
ST_6 : Operation 268 [2/2] (1.23ns)   --->   "%Weights_load_31 = load i14 %Weights_addr_31" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 268 'load' 'Weights_load_31' <Predicate = (!icmp_ln3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>

State 7 <SV = 6> <Delay = 7.01>
ST_7 : Operation 269 [3/4] (6.43ns)   --->   "%s = fadd i32 %mul7_i, i32 0" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 269 'fadd' 's' <Predicate = (!icmp_ln3)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 270 [1/3] (7.01ns)   --->   "%mul7_i_4 = fmul i32 %OutGAP4_load_4_read, i32 %bitcast_ln7_4" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 270 'fmul' 'mul7_i_4' <Predicate = (!icmp_ln3)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 271 [1/3] (7.01ns)   --->   "%mul7_i_5 = fmul i32 %OutGAP4_load_5_read, i32 %bitcast_ln7_5" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 271 'fmul' 'mul7_i_5' <Predicate = (!icmp_ln3)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 272 [2/3] (7.01ns)   --->   "%mul7_i_6 = fmul i32 %OutGAP4_load_6_read, i32 %bitcast_ln7_6" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 272 'fmul' 'mul7_i_6' <Predicate = (!icmp_ln3)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 273 [2/3] (7.01ns)   --->   "%mul7_i_7 = fmul i32 %OutGAP4_load_7_read, i32 %bitcast_ln7_7" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 273 'fmul' 'mul7_i_7' <Predicate = (!icmp_ln3)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 274 [1/1] (0.00ns)   --->   "%bitcast_ln7_8 = bitcast i32 %Weights_load_28" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 274 'bitcast' 'bitcast_ln7_8' <Predicate = (!icmp_ln3)> <Delay = 0.00>
ST_7 : Operation 275 [3/3] (7.01ns)   --->   "%mul7_i_8 = fmul i32 %OutGAP4_load_8_read, i32 %bitcast_ln7_8" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 275 'fmul' 'mul7_i_8' <Predicate = (!icmp_ln3)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 276 [1/1] (0.00ns)   --->   "%bitcast_ln7_9 = bitcast i32 %Weights_load_29" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 276 'bitcast' 'bitcast_ln7_9' <Predicate = (!icmp_ln3)> <Delay = 0.00>
ST_7 : Operation 277 [3/3] (7.01ns)   --->   "%mul7_i_9 = fmul i32 %OutGAP4_load_9_read, i32 %bitcast_ln7_9" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 277 'fmul' 'mul7_i_9' <Predicate = (!icmp_ln3)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 278 [1/2] (1.23ns)   --->   "%Weights_load_30 = load i14 %Weights_addr_30" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 278 'load' 'Weights_load_30' <Predicate = (!icmp_ln3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_7 : Operation 279 [1/2] (1.23ns)   --->   "%Weights_load_31 = load i14 %Weights_addr_31" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 279 'load' 'Weights_load_31' <Predicate = (!icmp_ln3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_7 : Operation 280 [1/1] (0.83ns)   --->   "%add_ln7_11 = add i14 %zext_ln3_1, i14 10540" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 280 'add' 'add_ln7_11' <Predicate = (!icmp_ln3)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 281 [1/1] (0.00ns)   --->   "%zext_ln7_12 = zext i14 %add_ln7_11" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 281 'zext' 'zext_ln7_12' <Predicate = (!icmp_ln3)> <Delay = 0.00>
ST_7 : Operation 282 [1/1] (0.00ns)   --->   "%Weights_addr_32 = getelementptr i32 %Weights, i64 0, i64 %zext_ln7_12" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 282 'getelementptr' 'Weights_addr_32' <Predicate = (!icmp_ln3)> <Delay = 0.00>
ST_7 : Operation 283 [2/2] (1.23ns)   --->   "%Weights_load_32 = load i14 %Weights_addr_32" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 283 'load' 'Weights_load_32' <Predicate = (!icmp_ln3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_7 : Operation 284 [1/1] (0.00ns)   --->   "%zext_ln7_13_cast = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 330, i5 %i_2" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 284 'bitconcatenate' 'zext_ln7_13_cast' <Predicate = (!icmp_ln3)> <Delay = 0.00>
ST_7 : Operation 285 [1/1] (0.00ns)   --->   "%zext_ln7_13 = zext i14 %zext_ln7_13_cast" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 285 'zext' 'zext_ln7_13' <Predicate = (!icmp_ln3)> <Delay = 0.00>
ST_7 : Operation 286 [1/1] (0.00ns)   --->   "%Weights_addr_33 = getelementptr i32 %Weights, i64 0, i64 %zext_ln7_13" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 286 'getelementptr' 'Weights_addr_33' <Predicate = (!icmp_ln3)> <Delay = 0.00>
ST_7 : Operation 287 [2/2] (1.23ns)   --->   "%Weights_load_33 = load i14 %Weights_addr_33" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 287 'load' 'Weights_load_33' <Predicate = (!icmp_ln3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>

State 8 <SV = 7> <Delay = 7.01>
ST_8 : Operation 288 [2/4] (6.43ns)   --->   "%s = fadd i32 %mul7_i, i32 0" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 288 'fadd' 's' <Predicate = (!icmp_ln3)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 289 [1/3] (7.01ns)   --->   "%mul7_i_6 = fmul i32 %OutGAP4_load_6_read, i32 %bitcast_ln7_6" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 289 'fmul' 'mul7_i_6' <Predicate = (!icmp_ln3)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 290 [1/3] (7.01ns)   --->   "%mul7_i_7 = fmul i32 %OutGAP4_load_7_read, i32 %bitcast_ln7_7" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 290 'fmul' 'mul7_i_7' <Predicate = (!icmp_ln3)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 291 [2/3] (7.01ns)   --->   "%mul7_i_8 = fmul i32 %OutGAP4_load_8_read, i32 %bitcast_ln7_8" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 291 'fmul' 'mul7_i_8' <Predicate = (!icmp_ln3)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 292 [2/3] (7.01ns)   --->   "%mul7_i_9 = fmul i32 %OutGAP4_load_9_read, i32 %bitcast_ln7_9" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 292 'fmul' 'mul7_i_9' <Predicate = (!icmp_ln3)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 293 [1/1] (0.00ns)   --->   "%bitcast_ln7_10 = bitcast i32 %Weights_load_30" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 293 'bitcast' 'bitcast_ln7_10' <Predicate = (!icmp_ln3)> <Delay = 0.00>
ST_8 : Operation 294 [3/3] (7.01ns)   --->   "%mul7_i_s = fmul i32 %OutGAP4_load_10_read, i32 %bitcast_ln7_10" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 294 'fmul' 'mul7_i_s' <Predicate = (!icmp_ln3)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 295 [1/1] (0.00ns)   --->   "%bitcast_ln7_11 = bitcast i32 %Weights_load_31" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 295 'bitcast' 'bitcast_ln7_11' <Predicate = (!icmp_ln3)> <Delay = 0.00>
ST_8 : Operation 296 [3/3] (7.01ns)   --->   "%mul7_i_10 = fmul i32 %OutGAP4_load_11_read, i32 %bitcast_ln7_11" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 296 'fmul' 'mul7_i_10' <Predicate = (!icmp_ln3)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 297 [1/2] (1.23ns)   --->   "%Weights_load_32 = load i14 %Weights_addr_32" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 297 'load' 'Weights_load_32' <Predicate = (!icmp_ln3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_8 : Operation 298 [1/2] (1.23ns)   --->   "%Weights_load_33 = load i14 %Weights_addr_33" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 298 'load' 'Weights_load_33' <Predicate = (!icmp_ln3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_8 : Operation 299 [1/1] (0.83ns)   --->   "%add_ln7_12 = add i14 %zext_ln3_1, i14 10580" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 299 'add' 'add_ln7_12' <Predicate = (!icmp_ln3)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 300 [1/1] (0.00ns)   --->   "%zext_ln7_14 = zext i14 %add_ln7_12" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 300 'zext' 'zext_ln7_14' <Predicate = (!icmp_ln3)> <Delay = 0.00>
ST_8 : Operation 301 [1/1] (0.00ns)   --->   "%Weights_addr_34 = getelementptr i32 %Weights, i64 0, i64 %zext_ln7_14" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 301 'getelementptr' 'Weights_addr_34' <Predicate = (!icmp_ln3)> <Delay = 0.00>
ST_8 : Operation 302 [2/2] (1.23ns)   --->   "%Weights_load_34 = load i14 %Weights_addr_34" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 302 'load' 'Weights_load_34' <Predicate = (!icmp_ln3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_8 : Operation 303 [1/1] (0.83ns)   --->   "%add_ln7_13 = add i14 %zext_ln3_1, i14 10600" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 303 'add' 'add_ln7_13' <Predicate = (!icmp_ln3)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 304 [1/1] (0.00ns)   --->   "%zext_ln7_15 = zext i14 %add_ln7_13" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 304 'zext' 'zext_ln7_15' <Predicate = (!icmp_ln3)> <Delay = 0.00>
ST_8 : Operation 305 [1/1] (0.00ns)   --->   "%Weights_addr_35 = getelementptr i32 %Weights, i64 0, i64 %zext_ln7_15" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 305 'getelementptr' 'Weights_addr_35' <Predicate = (!icmp_ln3)> <Delay = 0.00>
ST_8 : Operation 306 [2/2] (1.23ns)   --->   "%Weights_load_35 = load i14 %Weights_addr_35" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 306 'load' 'Weights_load_35' <Predicate = (!icmp_ln3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>

State 9 <SV = 8> <Delay = 7.01>
ST_9 : Operation 307 [1/4] (6.43ns)   --->   "%s = fadd i32 %mul7_i, i32 0" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 307 'fadd' 's' <Predicate = (!icmp_ln3)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 308 [1/3] (7.01ns)   --->   "%mul7_i_8 = fmul i32 %OutGAP4_load_8_read, i32 %bitcast_ln7_8" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 308 'fmul' 'mul7_i_8' <Predicate = (!icmp_ln3)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 309 [1/3] (7.01ns)   --->   "%mul7_i_9 = fmul i32 %OutGAP4_load_9_read, i32 %bitcast_ln7_9" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 309 'fmul' 'mul7_i_9' <Predicate = (!icmp_ln3)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 310 [2/3] (7.01ns)   --->   "%mul7_i_s = fmul i32 %OutGAP4_load_10_read, i32 %bitcast_ln7_10" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 310 'fmul' 'mul7_i_s' <Predicate = (!icmp_ln3)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 311 [2/3] (7.01ns)   --->   "%mul7_i_10 = fmul i32 %OutGAP4_load_11_read, i32 %bitcast_ln7_11" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 311 'fmul' 'mul7_i_10' <Predicate = (!icmp_ln3)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 312 [1/1] (0.00ns)   --->   "%bitcast_ln7_12 = bitcast i32 %Weights_load_32" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 312 'bitcast' 'bitcast_ln7_12' <Predicate = (!icmp_ln3)> <Delay = 0.00>
ST_9 : Operation 313 [3/3] (7.01ns)   --->   "%mul7_i_11 = fmul i32 %OutGAP4_load_12_read, i32 %bitcast_ln7_12" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 313 'fmul' 'mul7_i_11' <Predicate = (!icmp_ln3)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 314 [1/1] (0.00ns)   --->   "%bitcast_ln7_13 = bitcast i32 %Weights_load_33" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 314 'bitcast' 'bitcast_ln7_13' <Predicate = (!icmp_ln3)> <Delay = 0.00>
ST_9 : Operation 315 [3/3] (7.01ns)   --->   "%mul7_i_12 = fmul i32 %OutGAP4_load_13_read, i32 %bitcast_ln7_13" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 315 'fmul' 'mul7_i_12' <Predicate = (!icmp_ln3)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 316 [1/2] (1.23ns)   --->   "%Weights_load_34 = load i14 %Weights_addr_34" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 316 'load' 'Weights_load_34' <Predicate = (!icmp_ln3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_9 : Operation 317 [1/2] (1.23ns)   --->   "%Weights_load_35 = load i14 %Weights_addr_35" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 317 'load' 'Weights_load_35' <Predicate = (!icmp_ln3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_9 : Operation 318 [1/1] (0.83ns)   --->   "%add_ln7_14 = add i14 %zext_ln3_1, i14 10620" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 318 'add' 'add_ln7_14' <Predicate = (!icmp_ln3)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 319 [1/1] (0.00ns)   --->   "%zext_ln7_16 = zext i14 %add_ln7_14" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 319 'zext' 'zext_ln7_16' <Predicate = (!icmp_ln3)> <Delay = 0.00>
ST_9 : Operation 320 [1/1] (0.00ns)   --->   "%Weights_addr_36 = getelementptr i32 %Weights, i64 0, i64 %zext_ln7_16" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 320 'getelementptr' 'Weights_addr_36' <Predicate = (!icmp_ln3)> <Delay = 0.00>
ST_9 : Operation 321 [2/2] (1.23ns)   --->   "%Weights_load_36 = load i14 %Weights_addr_36" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 321 'load' 'Weights_load_36' <Predicate = (!icmp_ln3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_9 : Operation 322 [1/1] (0.83ns)   --->   "%add_ln7_15 = add i14 %zext_ln3_1, i14 10640" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 322 'add' 'add_ln7_15' <Predicate = (!icmp_ln3)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 323 [1/1] (0.00ns)   --->   "%zext_ln7_17 = zext i14 %add_ln7_15" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 323 'zext' 'zext_ln7_17' <Predicate = (!icmp_ln3)> <Delay = 0.00>
ST_9 : Operation 324 [1/1] (0.00ns)   --->   "%Weights_addr_37 = getelementptr i32 %Weights, i64 0, i64 %zext_ln7_17" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 324 'getelementptr' 'Weights_addr_37' <Predicate = (!icmp_ln3)> <Delay = 0.00>
ST_9 : Operation 325 [2/2] (1.23ns)   --->   "%Weights_load_37 = load i14 %Weights_addr_37" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 325 'load' 'Weights_load_37' <Predicate = (!icmp_ln3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>

State 10 <SV = 9> <Delay = 7.01>
ST_10 : Operation 326 [4/4] (6.43ns)   --->   "%s_20 = fadd i32 %s, i32 %mul7_i_1" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 326 'fadd' 's_20' <Predicate = (!icmp_ln3)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 327 [1/3] (7.01ns)   --->   "%mul7_i_s = fmul i32 %OutGAP4_load_10_read, i32 %bitcast_ln7_10" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 327 'fmul' 'mul7_i_s' <Predicate = (!icmp_ln3)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 328 [1/3] (7.01ns)   --->   "%mul7_i_10 = fmul i32 %OutGAP4_load_11_read, i32 %bitcast_ln7_11" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 328 'fmul' 'mul7_i_10' <Predicate = (!icmp_ln3)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 329 [2/3] (7.01ns)   --->   "%mul7_i_11 = fmul i32 %OutGAP4_load_12_read, i32 %bitcast_ln7_12" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 329 'fmul' 'mul7_i_11' <Predicate = (!icmp_ln3)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 330 [2/3] (7.01ns)   --->   "%mul7_i_12 = fmul i32 %OutGAP4_load_13_read, i32 %bitcast_ln7_13" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 330 'fmul' 'mul7_i_12' <Predicate = (!icmp_ln3)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 331 [1/1] (0.00ns)   --->   "%bitcast_ln7_14 = bitcast i32 %Weights_load_34" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 331 'bitcast' 'bitcast_ln7_14' <Predicate = (!icmp_ln3)> <Delay = 0.00>
ST_10 : Operation 332 [3/3] (7.01ns)   --->   "%mul7_i_13 = fmul i32 %OutGAP4_load_14_read, i32 %bitcast_ln7_14" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 332 'fmul' 'mul7_i_13' <Predicate = (!icmp_ln3)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 333 [1/1] (0.00ns)   --->   "%bitcast_ln7_15 = bitcast i32 %Weights_load_35" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 333 'bitcast' 'bitcast_ln7_15' <Predicate = (!icmp_ln3)> <Delay = 0.00>
ST_10 : Operation 334 [3/3] (7.01ns)   --->   "%mul7_i_14 = fmul i32 %OutGAP4_load_15_read, i32 %bitcast_ln7_15" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 334 'fmul' 'mul7_i_14' <Predicate = (!icmp_ln3)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 335 [1/2] (1.23ns)   --->   "%Weights_load_36 = load i14 %Weights_addr_36" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 335 'load' 'Weights_load_36' <Predicate = (!icmp_ln3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_10 : Operation 336 [1/2] (1.23ns)   --->   "%Weights_load_37 = load i14 %Weights_addr_37" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 336 'load' 'Weights_load_37' <Predicate = (!icmp_ln3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_10 : Operation 337 [1/1] (0.83ns)   --->   "%add_ln7_16 = add i14 %zext_ln3_1, i14 10660" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 337 'add' 'add_ln7_16' <Predicate = (!icmp_ln3)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 338 [1/1] (0.00ns)   --->   "%zext_ln7_18 = zext i14 %add_ln7_16" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 338 'zext' 'zext_ln7_18' <Predicate = (!icmp_ln3)> <Delay = 0.00>
ST_10 : Operation 339 [1/1] (0.00ns)   --->   "%Weights_addr_38 = getelementptr i32 %Weights, i64 0, i64 %zext_ln7_18" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 339 'getelementptr' 'Weights_addr_38' <Predicate = (!icmp_ln3)> <Delay = 0.00>
ST_10 : Operation 340 [2/2] (1.23ns)   --->   "%Weights_load_38 = load i14 %Weights_addr_38" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 340 'load' 'Weights_load_38' <Predicate = (!icmp_ln3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_10 : Operation 341 [1/1] (0.83ns)   --->   "%add_ln7_17 = add i14 %zext_ln3_1, i14 10680" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 341 'add' 'add_ln7_17' <Predicate = (!icmp_ln3)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 342 [1/1] (0.00ns)   --->   "%zext_ln7_19 = zext i14 %add_ln7_17" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 342 'zext' 'zext_ln7_19' <Predicate = (!icmp_ln3)> <Delay = 0.00>
ST_10 : Operation 343 [1/1] (0.00ns)   --->   "%Weights_addr_39 = getelementptr i32 %Weights, i64 0, i64 %zext_ln7_19" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 343 'getelementptr' 'Weights_addr_39' <Predicate = (!icmp_ln3)> <Delay = 0.00>
ST_10 : Operation 344 [2/2] (1.23ns)   --->   "%Weights_load_39 = load i14 %Weights_addr_39" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 344 'load' 'Weights_load_39' <Predicate = (!icmp_ln3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>

State 11 <SV = 10> <Delay = 7.01>
ST_11 : Operation 345 [3/4] (6.43ns)   --->   "%s_20 = fadd i32 %s, i32 %mul7_i_1" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 345 'fadd' 's_20' <Predicate = (!icmp_ln3)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 346 [1/3] (7.01ns)   --->   "%mul7_i_11 = fmul i32 %OutGAP4_load_12_read, i32 %bitcast_ln7_12" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 346 'fmul' 'mul7_i_11' <Predicate = (!icmp_ln3)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 347 [1/3] (7.01ns)   --->   "%mul7_i_12 = fmul i32 %OutGAP4_load_13_read, i32 %bitcast_ln7_13" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 347 'fmul' 'mul7_i_12' <Predicate = (!icmp_ln3)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 348 [2/3] (7.01ns)   --->   "%mul7_i_13 = fmul i32 %OutGAP4_load_14_read, i32 %bitcast_ln7_14" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 348 'fmul' 'mul7_i_13' <Predicate = (!icmp_ln3)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 349 [2/3] (7.01ns)   --->   "%mul7_i_14 = fmul i32 %OutGAP4_load_15_read, i32 %bitcast_ln7_15" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 349 'fmul' 'mul7_i_14' <Predicate = (!icmp_ln3)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 350 [1/1] (0.00ns)   --->   "%bitcast_ln7_16 = bitcast i32 %Weights_load_36" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 350 'bitcast' 'bitcast_ln7_16' <Predicate = (!icmp_ln3)> <Delay = 0.00>
ST_11 : Operation 351 [3/3] (7.01ns)   --->   "%mul7_i_15 = fmul i32 %OutGAP4_load_16_read, i32 %bitcast_ln7_16" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 351 'fmul' 'mul7_i_15' <Predicate = (!icmp_ln3)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 352 [1/1] (0.00ns)   --->   "%bitcast_ln7_17 = bitcast i32 %Weights_load_37" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 352 'bitcast' 'bitcast_ln7_17' <Predicate = (!icmp_ln3)> <Delay = 0.00>
ST_11 : Operation 353 [3/3] (7.01ns)   --->   "%mul7_i_16 = fmul i32 %OutGAP4_load_17_read, i32 %bitcast_ln7_17" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 353 'fmul' 'mul7_i_16' <Predicate = (!icmp_ln3)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 354 [1/2] (1.23ns)   --->   "%Weights_load_38 = load i14 %Weights_addr_38" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 354 'load' 'Weights_load_38' <Predicate = (!icmp_ln3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_11 : Operation 355 [1/2] (1.23ns)   --->   "%Weights_load_39 = load i14 %Weights_addr_39" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 355 'load' 'Weights_load_39' <Predicate = (!icmp_ln3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_11 : Operation 356 [1/1] (0.83ns)   --->   "%add_ln7_18 = add i14 %zext_ln3_1, i14 10700" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 356 'add' 'add_ln7_18' <Predicate = (!icmp_ln3)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 357 [1/1] (0.00ns)   --->   "%zext_ln7_20 = zext i14 %add_ln7_18" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 357 'zext' 'zext_ln7_20' <Predicate = (!icmp_ln3)> <Delay = 0.00>
ST_11 : Operation 358 [1/1] (0.00ns)   --->   "%Weights_addr_40 = getelementptr i32 %Weights, i64 0, i64 %zext_ln7_20" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 358 'getelementptr' 'Weights_addr_40' <Predicate = (!icmp_ln3)> <Delay = 0.00>
ST_11 : Operation 359 [2/2] (1.23ns)   --->   "%Weights_load_40 = load i14 %Weights_addr_40" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 359 'load' 'Weights_load_40' <Predicate = (!icmp_ln3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_11 : Operation 360 [1/1] (0.00ns)   --->   "%zext_ln7_21_cast = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 335, i5 %i_2" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 360 'bitconcatenate' 'zext_ln7_21_cast' <Predicate = (!icmp_ln3)> <Delay = 0.00>
ST_11 : Operation 361 [1/1] (0.00ns)   --->   "%zext_ln7_21 = zext i14 %zext_ln7_21_cast" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 361 'zext' 'zext_ln7_21' <Predicate = (!icmp_ln3)> <Delay = 0.00>
ST_11 : Operation 362 [1/1] (0.00ns)   --->   "%Weights_addr_41 = getelementptr i32 %Weights, i64 0, i64 %zext_ln7_21" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 362 'getelementptr' 'Weights_addr_41' <Predicate = (!icmp_ln3)> <Delay = 0.00>
ST_11 : Operation 363 [2/2] (1.23ns)   --->   "%Weights_load_41 = load i14 %Weights_addr_41" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 363 'load' 'Weights_load_41' <Predicate = (!icmp_ln3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>

State 12 <SV = 11> <Delay = 7.01>
ST_12 : Operation 364 [2/4] (6.43ns)   --->   "%s_20 = fadd i32 %s, i32 %mul7_i_1" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 364 'fadd' 's_20' <Predicate = (!icmp_ln3)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 365 [1/3] (7.01ns)   --->   "%mul7_i_13 = fmul i32 %OutGAP4_load_14_read, i32 %bitcast_ln7_14" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 365 'fmul' 'mul7_i_13' <Predicate = (!icmp_ln3)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 366 [1/3] (7.01ns)   --->   "%mul7_i_14 = fmul i32 %OutGAP4_load_15_read, i32 %bitcast_ln7_15" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 366 'fmul' 'mul7_i_14' <Predicate = (!icmp_ln3)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 367 [2/3] (7.01ns)   --->   "%mul7_i_15 = fmul i32 %OutGAP4_load_16_read, i32 %bitcast_ln7_16" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 367 'fmul' 'mul7_i_15' <Predicate = (!icmp_ln3)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 368 [2/3] (7.01ns)   --->   "%mul7_i_16 = fmul i32 %OutGAP4_load_17_read, i32 %bitcast_ln7_17" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 368 'fmul' 'mul7_i_16' <Predicate = (!icmp_ln3)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 369 [1/1] (0.00ns)   --->   "%bitcast_ln7_18 = bitcast i32 %Weights_load_38" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 369 'bitcast' 'bitcast_ln7_18' <Predicate = (!icmp_ln3)> <Delay = 0.00>
ST_12 : Operation 370 [3/3] (7.01ns)   --->   "%mul7_i_17 = fmul i32 %OutGAP4_load_18_read, i32 %bitcast_ln7_18" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 370 'fmul' 'mul7_i_17' <Predicate = (!icmp_ln3)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 371 [1/1] (0.00ns)   --->   "%bitcast_ln7_19 = bitcast i32 %Weights_load_39" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 371 'bitcast' 'bitcast_ln7_19' <Predicate = (!icmp_ln3)> <Delay = 0.00>
ST_12 : Operation 372 [3/3] (7.01ns)   --->   "%mul7_i_18 = fmul i32 %OutGAP4_load_19_read, i32 %bitcast_ln7_19" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 372 'fmul' 'mul7_i_18' <Predicate = (!icmp_ln3)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 373 [1/2] (1.23ns)   --->   "%Weights_load_40 = load i14 %Weights_addr_40" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 373 'load' 'Weights_load_40' <Predicate = (!icmp_ln3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_12 : Operation 374 [1/2] (1.23ns)   --->   "%Weights_load_41 = load i14 %Weights_addr_41" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 374 'load' 'Weights_load_41' <Predicate = (!icmp_ln3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_12 : Operation 375 [1/1] (0.83ns)   --->   "%add_ln7_19 = add i14 %zext_ln3_1, i14 10740" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 375 'add' 'add_ln7_19' <Predicate = (!icmp_ln3)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 376 [1/1] (0.00ns)   --->   "%zext_ln7_22 = zext i14 %add_ln7_19" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 376 'zext' 'zext_ln7_22' <Predicate = (!icmp_ln3)> <Delay = 0.00>
ST_12 : Operation 377 [1/1] (0.00ns)   --->   "%Weights_addr_42 = getelementptr i32 %Weights, i64 0, i64 %zext_ln7_22" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 377 'getelementptr' 'Weights_addr_42' <Predicate = (!icmp_ln3)> <Delay = 0.00>
ST_12 : Operation 378 [2/2] (1.23ns)   --->   "%Weights_load_42 = load i14 %Weights_addr_42" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 378 'load' 'Weights_load_42' <Predicate = (!icmp_ln3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_12 : Operation 379 [1/1] (0.83ns)   --->   "%add_ln7_20 = add i14 %zext_ln3_1, i14 10760" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 379 'add' 'add_ln7_20' <Predicate = (!icmp_ln3)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 380 [1/1] (0.00ns)   --->   "%zext_ln7_23 = zext i14 %add_ln7_20" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 380 'zext' 'zext_ln7_23' <Predicate = (!icmp_ln3)> <Delay = 0.00>
ST_12 : Operation 381 [1/1] (0.00ns)   --->   "%Weights_addr_43 = getelementptr i32 %Weights, i64 0, i64 %zext_ln7_23" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 381 'getelementptr' 'Weights_addr_43' <Predicate = (!icmp_ln3)> <Delay = 0.00>
ST_12 : Operation 382 [2/2] (1.23ns)   --->   "%Weights_load_43 = load i14 %Weights_addr_43" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 382 'load' 'Weights_load_43' <Predicate = (!icmp_ln3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>

State 13 <SV = 12> <Delay = 7.01>
ST_13 : Operation 383 [1/4] (6.43ns)   --->   "%s_20 = fadd i32 %s, i32 %mul7_i_1" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 383 'fadd' 's_20' <Predicate = (!icmp_ln3)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 384 [1/3] (7.01ns)   --->   "%mul7_i_15 = fmul i32 %OutGAP4_load_16_read, i32 %bitcast_ln7_16" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 384 'fmul' 'mul7_i_15' <Predicate = (!icmp_ln3)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 385 [1/3] (7.01ns)   --->   "%mul7_i_16 = fmul i32 %OutGAP4_load_17_read, i32 %bitcast_ln7_17" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 385 'fmul' 'mul7_i_16' <Predicate = (!icmp_ln3)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 386 [2/3] (7.01ns)   --->   "%mul7_i_17 = fmul i32 %OutGAP4_load_18_read, i32 %bitcast_ln7_18" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 386 'fmul' 'mul7_i_17' <Predicate = (!icmp_ln3)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 387 [2/3] (7.01ns)   --->   "%mul7_i_18 = fmul i32 %OutGAP4_load_19_read, i32 %bitcast_ln7_19" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 387 'fmul' 'mul7_i_18' <Predicate = (!icmp_ln3)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 388 [1/1] (0.00ns)   --->   "%bitcast_ln7_20 = bitcast i32 %Weights_load_40" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 388 'bitcast' 'bitcast_ln7_20' <Predicate = (!icmp_ln3)> <Delay = 0.00>
ST_13 : Operation 389 [3/3] (7.01ns)   --->   "%mul7_i_19 = fmul i32 %OutGAP4_load_20_read, i32 %bitcast_ln7_20" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 389 'fmul' 'mul7_i_19' <Predicate = (!icmp_ln3)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 390 [1/1] (0.00ns)   --->   "%bitcast_ln7_21 = bitcast i32 %Weights_load_41" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 390 'bitcast' 'bitcast_ln7_21' <Predicate = (!icmp_ln3)> <Delay = 0.00>
ST_13 : Operation 391 [3/3] (7.01ns)   --->   "%mul7_i_20 = fmul i32 %OutGAP4_load_21_read, i32 %bitcast_ln7_21" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 391 'fmul' 'mul7_i_20' <Predicate = (!icmp_ln3)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 392 [1/2] (1.23ns)   --->   "%Weights_load_42 = load i14 %Weights_addr_42" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 392 'load' 'Weights_load_42' <Predicate = (!icmp_ln3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_13 : Operation 393 [1/2] (1.23ns)   --->   "%Weights_load_43 = load i14 %Weights_addr_43" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 393 'load' 'Weights_load_43' <Predicate = (!icmp_ln3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_13 : Operation 394 [1/1] (0.83ns)   --->   "%add_ln7_21 = add i14 %zext_ln3_1, i14 10780" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 394 'add' 'add_ln7_21' <Predicate = (!icmp_ln3)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 395 [1/1] (0.00ns)   --->   "%zext_ln7_24 = zext i14 %add_ln7_21" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 395 'zext' 'zext_ln7_24' <Predicate = (!icmp_ln3)> <Delay = 0.00>
ST_13 : Operation 396 [1/1] (0.00ns)   --->   "%Weights_addr_44 = getelementptr i32 %Weights, i64 0, i64 %zext_ln7_24" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 396 'getelementptr' 'Weights_addr_44' <Predicate = (!icmp_ln3)> <Delay = 0.00>
ST_13 : Operation 397 [2/2] (1.23ns)   --->   "%Weights_load_44 = load i14 %Weights_addr_44" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 397 'load' 'Weights_load_44' <Predicate = (!icmp_ln3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_13 : Operation 398 [1/1] (0.83ns)   --->   "%add_ln7_22 = add i14 %zext_ln3_1, i14 10800" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 398 'add' 'add_ln7_22' <Predicate = (!icmp_ln3)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 399 [1/1] (0.00ns)   --->   "%zext_ln7_25 = zext i14 %add_ln7_22" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 399 'zext' 'zext_ln7_25' <Predicate = (!icmp_ln3)> <Delay = 0.00>
ST_13 : Operation 400 [1/1] (0.00ns)   --->   "%Weights_addr_45 = getelementptr i32 %Weights, i64 0, i64 %zext_ln7_25" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 400 'getelementptr' 'Weights_addr_45' <Predicate = (!icmp_ln3)> <Delay = 0.00>
ST_13 : Operation 401 [2/2] (1.23ns)   --->   "%Weights_load_45 = load i14 %Weights_addr_45" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 401 'load' 'Weights_load_45' <Predicate = (!icmp_ln3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>

State 14 <SV = 13> <Delay = 7.01>
ST_14 : Operation 402 [4/4] (6.43ns)   --->   "%s_21 = fadd i32 %s_20, i32 %mul7_i_2" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 402 'fadd' 's_21' <Predicate = (!icmp_ln3)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 403 [1/3] (7.01ns)   --->   "%mul7_i_17 = fmul i32 %OutGAP4_load_18_read, i32 %bitcast_ln7_18" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 403 'fmul' 'mul7_i_17' <Predicate = (!icmp_ln3)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 404 [1/3] (7.01ns)   --->   "%mul7_i_18 = fmul i32 %OutGAP4_load_19_read, i32 %bitcast_ln7_19" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 404 'fmul' 'mul7_i_18' <Predicate = (!icmp_ln3)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 405 [2/3] (7.01ns)   --->   "%mul7_i_19 = fmul i32 %OutGAP4_load_20_read, i32 %bitcast_ln7_20" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 405 'fmul' 'mul7_i_19' <Predicate = (!icmp_ln3)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 406 [2/3] (7.01ns)   --->   "%mul7_i_20 = fmul i32 %OutGAP4_load_21_read, i32 %bitcast_ln7_21" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 406 'fmul' 'mul7_i_20' <Predicate = (!icmp_ln3)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 407 [1/1] (0.00ns)   --->   "%bitcast_ln7_22 = bitcast i32 %Weights_load_42" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 407 'bitcast' 'bitcast_ln7_22' <Predicate = (!icmp_ln3)> <Delay = 0.00>
ST_14 : Operation 408 [3/3] (7.01ns)   --->   "%mul7_i_21 = fmul i32 %OutGAP4_load_22_read, i32 %bitcast_ln7_22" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 408 'fmul' 'mul7_i_21' <Predicate = (!icmp_ln3)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 409 [1/1] (0.00ns)   --->   "%bitcast_ln7_23 = bitcast i32 %Weights_load_43" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 409 'bitcast' 'bitcast_ln7_23' <Predicate = (!icmp_ln3)> <Delay = 0.00>
ST_14 : Operation 410 [3/3] (7.01ns)   --->   "%mul7_i_22 = fmul i32 %OutGAP4_load_23_read, i32 %bitcast_ln7_23" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 410 'fmul' 'mul7_i_22' <Predicate = (!icmp_ln3)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 411 [1/2] (1.23ns)   --->   "%Weights_load_44 = load i14 %Weights_addr_44" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 411 'load' 'Weights_load_44' <Predicate = (!icmp_ln3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_14 : Operation 412 [1/2] (1.23ns)   --->   "%Weights_load_45 = load i14 %Weights_addr_45" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 412 'load' 'Weights_load_45' <Predicate = (!icmp_ln3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_14 : Operation 413 [1/1] (0.83ns)   --->   "%add_ln7_23 = add i14 %zext_ln3_1, i14 10820" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 413 'add' 'add_ln7_23' <Predicate = (!icmp_ln3)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 414 [1/1] (0.00ns)   --->   "%zext_ln7_26 = zext i14 %add_ln7_23" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 414 'zext' 'zext_ln7_26' <Predicate = (!icmp_ln3)> <Delay = 0.00>
ST_14 : Operation 415 [1/1] (0.00ns)   --->   "%Weights_addr_46 = getelementptr i32 %Weights, i64 0, i64 %zext_ln7_26" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 415 'getelementptr' 'Weights_addr_46' <Predicate = (!icmp_ln3)> <Delay = 0.00>
ST_14 : Operation 416 [2/2] (1.23ns)   --->   "%Weights_load_46 = load i14 %Weights_addr_46" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 416 'load' 'Weights_load_46' <Predicate = (!icmp_ln3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_14 : Operation 417 [1/1] (0.83ns)   --->   "%add_ln7_24 = add i14 %zext_ln3_1, i14 10840" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 417 'add' 'add_ln7_24' <Predicate = (!icmp_ln3)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 418 [1/1] (0.00ns)   --->   "%zext_ln7_27 = zext i14 %add_ln7_24" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 418 'zext' 'zext_ln7_27' <Predicate = (!icmp_ln3)> <Delay = 0.00>
ST_14 : Operation 419 [1/1] (0.00ns)   --->   "%Weights_addr_47 = getelementptr i32 %Weights, i64 0, i64 %zext_ln7_27" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 419 'getelementptr' 'Weights_addr_47' <Predicate = (!icmp_ln3)> <Delay = 0.00>
ST_14 : Operation 420 [2/2] (1.23ns)   --->   "%Weights_load_47 = load i14 %Weights_addr_47" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 420 'load' 'Weights_load_47' <Predicate = (!icmp_ln3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>

State 15 <SV = 14> <Delay = 7.01>
ST_15 : Operation 421 [3/4] (6.43ns)   --->   "%s_21 = fadd i32 %s_20, i32 %mul7_i_2" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 421 'fadd' 's_21' <Predicate = (!icmp_ln3)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 422 [1/3] (7.01ns)   --->   "%mul7_i_19 = fmul i32 %OutGAP4_load_20_read, i32 %bitcast_ln7_20" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 422 'fmul' 'mul7_i_19' <Predicate = (!icmp_ln3)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 423 [1/3] (7.01ns)   --->   "%mul7_i_20 = fmul i32 %OutGAP4_load_21_read, i32 %bitcast_ln7_21" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 423 'fmul' 'mul7_i_20' <Predicate = (!icmp_ln3)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 424 [2/3] (7.01ns)   --->   "%mul7_i_21 = fmul i32 %OutGAP4_load_22_read, i32 %bitcast_ln7_22" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 424 'fmul' 'mul7_i_21' <Predicate = (!icmp_ln3)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 425 [2/3] (7.01ns)   --->   "%mul7_i_22 = fmul i32 %OutGAP4_load_23_read, i32 %bitcast_ln7_23" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 425 'fmul' 'mul7_i_22' <Predicate = (!icmp_ln3)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 426 [1/1] (0.00ns)   --->   "%bitcast_ln7_24 = bitcast i32 %Weights_load_44" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 426 'bitcast' 'bitcast_ln7_24' <Predicate = (!icmp_ln3)> <Delay = 0.00>
ST_15 : Operation 427 [3/3] (7.01ns)   --->   "%mul7_i_23 = fmul i32 %OutGAP4_load_24_read, i32 %bitcast_ln7_24" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 427 'fmul' 'mul7_i_23' <Predicate = (!icmp_ln3)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 428 [1/1] (0.00ns)   --->   "%bitcast_ln7_25 = bitcast i32 %Weights_load_45" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 428 'bitcast' 'bitcast_ln7_25' <Predicate = (!icmp_ln3)> <Delay = 0.00>
ST_15 : Operation 429 [3/3] (7.01ns)   --->   "%mul7_i_24 = fmul i32 %OutGAP4_load_25_read, i32 %bitcast_ln7_25" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 429 'fmul' 'mul7_i_24' <Predicate = (!icmp_ln3)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 430 [1/2] (1.23ns)   --->   "%Weights_load_46 = load i14 %Weights_addr_46" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 430 'load' 'Weights_load_46' <Predicate = (!icmp_ln3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_15 : Operation 431 [1/2] (1.23ns)   --->   "%Weights_load_47 = load i14 %Weights_addr_47" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 431 'load' 'Weights_load_47' <Predicate = (!icmp_ln3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_15 : Operation 432 [1/1] (0.83ns)   --->   "%add_ln7_25 = add i14 %zext_ln3_1, i14 10860" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 432 'add' 'add_ln7_25' <Predicate = (!icmp_ln3)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 433 [1/1] (0.00ns)   --->   "%zext_ln7_28 = zext i14 %add_ln7_25" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 433 'zext' 'zext_ln7_28' <Predicate = (!icmp_ln3)> <Delay = 0.00>
ST_15 : Operation 434 [1/1] (0.00ns)   --->   "%Weights_addr_48 = getelementptr i32 %Weights, i64 0, i64 %zext_ln7_28" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 434 'getelementptr' 'Weights_addr_48' <Predicate = (!icmp_ln3)> <Delay = 0.00>
ST_15 : Operation 435 [2/2] (1.23ns)   --->   "%Weights_load_48 = load i14 %Weights_addr_48" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 435 'load' 'Weights_load_48' <Predicate = (!icmp_ln3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_15 : Operation 436 [1/1] (0.00ns)   --->   "%zext_ln7_29_cast = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 340, i5 %i_2" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 436 'bitconcatenate' 'zext_ln7_29_cast' <Predicate = (!icmp_ln3)> <Delay = 0.00>
ST_15 : Operation 437 [1/1] (0.00ns)   --->   "%zext_ln7_29 = zext i14 %zext_ln7_29_cast" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 437 'zext' 'zext_ln7_29' <Predicate = (!icmp_ln3)> <Delay = 0.00>
ST_15 : Operation 438 [1/1] (0.00ns)   --->   "%Weights_addr_49 = getelementptr i32 %Weights, i64 0, i64 %zext_ln7_29" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 438 'getelementptr' 'Weights_addr_49' <Predicate = (!icmp_ln3)> <Delay = 0.00>
ST_15 : Operation 439 [2/2] (1.23ns)   --->   "%Weights_load_49 = load i14 %Weights_addr_49" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 439 'load' 'Weights_load_49' <Predicate = (!icmp_ln3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>

State 16 <SV = 15> <Delay = 7.01>
ST_16 : Operation 440 [2/4] (6.43ns)   --->   "%s_21 = fadd i32 %s_20, i32 %mul7_i_2" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 440 'fadd' 's_21' <Predicate = (!icmp_ln3)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 441 [1/3] (7.01ns)   --->   "%mul7_i_21 = fmul i32 %OutGAP4_load_22_read, i32 %bitcast_ln7_22" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 441 'fmul' 'mul7_i_21' <Predicate = (!icmp_ln3)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 442 [1/3] (7.01ns)   --->   "%mul7_i_22 = fmul i32 %OutGAP4_load_23_read, i32 %bitcast_ln7_23" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 442 'fmul' 'mul7_i_22' <Predicate = (!icmp_ln3)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 443 [2/3] (7.01ns)   --->   "%mul7_i_23 = fmul i32 %OutGAP4_load_24_read, i32 %bitcast_ln7_24" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 443 'fmul' 'mul7_i_23' <Predicate = (!icmp_ln3)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 444 [2/3] (7.01ns)   --->   "%mul7_i_24 = fmul i32 %OutGAP4_load_25_read, i32 %bitcast_ln7_25" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 444 'fmul' 'mul7_i_24' <Predicate = (!icmp_ln3)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 445 [1/1] (0.00ns)   --->   "%bitcast_ln7_26 = bitcast i32 %Weights_load_46" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 445 'bitcast' 'bitcast_ln7_26' <Predicate = (!icmp_ln3)> <Delay = 0.00>
ST_16 : Operation 446 [3/3] (7.01ns)   --->   "%mul7_i_25 = fmul i32 %OutGAP4_load_26_read, i32 %bitcast_ln7_26" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 446 'fmul' 'mul7_i_25' <Predicate = (!icmp_ln3)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 447 [1/1] (0.00ns)   --->   "%bitcast_ln7_27 = bitcast i32 %Weights_load_47" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 447 'bitcast' 'bitcast_ln7_27' <Predicate = (!icmp_ln3)> <Delay = 0.00>
ST_16 : Operation 448 [3/3] (7.01ns)   --->   "%mul7_i_26 = fmul i32 %OutGAP4_load_27_read, i32 %bitcast_ln7_27" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 448 'fmul' 'mul7_i_26' <Predicate = (!icmp_ln3)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 449 [1/2] (1.23ns)   --->   "%Weights_load_48 = load i14 %Weights_addr_48" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 449 'load' 'Weights_load_48' <Predicate = (!icmp_ln3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_16 : Operation 450 [1/2] (1.23ns)   --->   "%Weights_load_49 = load i14 %Weights_addr_49" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 450 'load' 'Weights_load_49' <Predicate = (!icmp_ln3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_16 : Operation 451 [1/1] (0.83ns)   --->   "%add_ln7_26 = add i14 %zext_ln3_1, i14 10900" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 451 'add' 'add_ln7_26' <Predicate = (!icmp_ln3)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 452 [1/1] (0.00ns)   --->   "%zext_ln7_30 = zext i14 %add_ln7_26" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 452 'zext' 'zext_ln7_30' <Predicate = (!icmp_ln3)> <Delay = 0.00>
ST_16 : Operation 453 [1/1] (0.00ns)   --->   "%Weights_addr_50 = getelementptr i32 %Weights, i64 0, i64 %zext_ln7_30" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 453 'getelementptr' 'Weights_addr_50' <Predicate = (!icmp_ln3)> <Delay = 0.00>
ST_16 : Operation 454 [2/2] (1.23ns)   --->   "%Weights_load_50 = load i14 %Weights_addr_50" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 454 'load' 'Weights_load_50' <Predicate = (!icmp_ln3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_16 : Operation 455 [1/1] (0.83ns)   --->   "%add_ln7_27 = add i14 %zext_ln3_1, i14 10920" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 455 'add' 'add_ln7_27' <Predicate = (!icmp_ln3)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 456 [1/1] (0.00ns)   --->   "%zext_ln7_31 = zext i14 %add_ln7_27" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 456 'zext' 'zext_ln7_31' <Predicate = (!icmp_ln3)> <Delay = 0.00>
ST_16 : Operation 457 [1/1] (0.00ns)   --->   "%Weights_addr_51 = getelementptr i32 %Weights, i64 0, i64 %zext_ln7_31" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 457 'getelementptr' 'Weights_addr_51' <Predicate = (!icmp_ln3)> <Delay = 0.00>
ST_16 : Operation 458 [2/2] (1.23ns)   --->   "%Weights_load_51 = load i14 %Weights_addr_51" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 458 'load' 'Weights_load_51' <Predicate = (!icmp_ln3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>

State 17 <SV = 16> <Delay = 7.01>
ST_17 : Operation 459 [1/4] (6.43ns)   --->   "%s_21 = fadd i32 %s_20, i32 %mul7_i_2" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 459 'fadd' 's_21' <Predicate = (!icmp_ln3)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 460 [1/3] (7.01ns)   --->   "%mul7_i_23 = fmul i32 %OutGAP4_load_24_read, i32 %bitcast_ln7_24" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 460 'fmul' 'mul7_i_23' <Predicate = (!icmp_ln3)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 461 [1/3] (7.01ns)   --->   "%mul7_i_24 = fmul i32 %OutGAP4_load_25_read, i32 %bitcast_ln7_25" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 461 'fmul' 'mul7_i_24' <Predicate = (!icmp_ln3)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 462 [2/3] (7.01ns)   --->   "%mul7_i_25 = fmul i32 %OutGAP4_load_26_read, i32 %bitcast_ln7_26" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 462 'fmul' 'mul7_i_25' <Predicate = (!icmp_ln3)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 463 [2/3] (7.01ns)   --->   "%mul7_i_26 = fmul i32 %OutGAP4_load_27_read, i32 %bitcast_ln7_27" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 463 'fmul' 'mul7_i_26' <Predicate = (!icmp_ln3)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 464 [1/1] (0.00ns)   --->   "%bitcast_ln7_28 = bitcast i32 %Weights_load_48" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 464 'bitcast' 'bitcast_ln7_28' <Predicate = (!icmp_ln3)> <Delay = 0.00>
ST_17 : Operation 465 [3/3] (7.01ns)   --->   "%mul7_i_27 = fmul i32 %OutGAP4_load_28_read, i32 %bitcast_ln7_28" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 465 'fmul' 'mul7_i_27' <Predicate = (!icmp_ln3)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 466 [1/1] (0.00ns)   --->   "%bitcast_ln7_29 = bitcast i32 %Weights_load_49" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 466 'bitcast' 'bitcast_ln7_29' <Predicate = (!icmp_ln3)> <Delay = 0.00>
ST_17 : Operation 467 [3/3] (7.01ns)   --->   "%mul7_i_28 = fmul i32 %OutGAP4_load_29_read, i32 %bitcast_ln7_29" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 467 'fmul' 'mul7_i_28' <Predicate = (!icmp_ln3)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 468 [1/2] (1.23ns)   --->   "%Weights_load_50 = load i14 %Weights_addr_50" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 468 'load' 'Weights_load_50' <Predicate = (!icmp_ln3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_17 : Operation 469 [1/2] (1.23ns)   --->   "%Weights_load_51 = load i14 %Weights_addr_51" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 469 'load' 'Weights_load_51' <Predicate = (!icmp_ln3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>

State 18 <SV = 17> <Delay = 7.01>
ST_18 : Operation 470 [4/4] (6.43ns)   --->   "%s_22 = fadd i32 %s_21, i32 %mul7_i_3" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 470 'fadd' 's_22' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 471 [1/3] (7.01ns)   --->   "%mul7_i_25 = fmul i32 %OutGAP4_load_26_read, i32 %bitcast_ln7_26" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 471 'fmul' 'mul7_i_25' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 472 [1/3] (7.01ns)   --->   "%mul7_i_26 = fmul i32 %OutGAP4_load_27_read, i32 %bitcast_ln7_27" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 472 'fmul' 'mul7_i_26' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 473 [2/3] (7.01ns)   --->   "%mul7_i_27 = fmul i32 %OutGAP4_load_28_read, i32 %bitcast_ln7_28" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 473 'fmul' 'mul7_i_27' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 474 [2/3] (7.01ns)   --->   "%mul7_i_28 = fmul i32 %OutGAP4_load_29_read, i32 %bitcast_ln7_29" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 474 'fmul' 'mul7_i_28' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 475 [1/1] (0.00ns)   --->   "%bitcast_ln7_30 = bitcast i32 %Weights_load_50" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 475 'bitcast' 'bitcast_ln7_30' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 476 [3/3] (7.01ns)   --->   "%mul7_i_29 = fmul i32 %OutGAP4_load_30_read, i32 %bitcast_ln7_30" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 476 'fmul' 'mul7_i_29' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 477 [1/1] (0.00ns)   --->   "%bitcast_ln7_31 = bitcast i32 %Weights_load_51" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 477 'bitcast' 'bitcast_ln7_31' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 478 [3/3] (7.01ns)   --->   "%mul7_i_30 = fmul i32 %OutGAP4_load_31_read, i32 %bitcast_ln7_31" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 478 'fmul' 'mul7_i_30' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 7.01>
ST_19 : Operation 479 [3/4] (6.43ns)   --->   "%s_22 = fadd i32 %s_21, i32 %mul7_i_3" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 479 'fadd' 's_22' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 480 [1/3] (7.01ns)   --->   "%mul7_i_27 = fmul i32 %OutGAP4_load_28_read, i32 %bitcast_ln7_28" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 480 'fmul' 'mul7_i_27' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 481 [1/3] (7.01ns)   --->   "%mul7_i_28 = fmul i32 %OutGAP4_load_29_read, i32 %bitcast_ln7_29" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 481 'fmul' 'mul7_i_28' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 482 [2/3] (7.01ns)   --->   "%mul7_i_29 = fmul i32 %OutGAP4_load_30_read, i32 %bitcast_ln7_30" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 482 'fmul' 'mul7_i_29' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 483 [2/3] (7.01ns)   --->   "%mul7_i_30 = fmul i32 %OutGAP4_load_31_read, i32 %bitcast_ln7_31" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 483 'fmul' 'mul7_i_30' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 7.01>
ST_20 : Operation 484 [2/4] (6.43ns)   --->   "%s_22 = fadd i32 %s_21, i32 %mul7_i_3" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 484 'fadd' 's_22' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 485 [1/3] (7.01ns)   --->   "%mul7_i_29 = fmul i32 %OutGAP4_load_30_read, i32 %bitcast_ln7_30" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 485 'fmul' 'mul7_i_29' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 486 [1/3] (7.01ns)   --->   "%mul7_i_30 = fmul i32 %OutGAP4_load_31_read, i32 %bitcast_ln7_31" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 486 'fmul' 'mul7_i_30' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 6.43>
ST_21 : Operation 487 [1/4] (6.43ns)   --->   "%s_22 = fadd i32 %s_21, i32 %mul7_i_3" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 487 'fadd' 's_22' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 6.43>
ST_22 : Operation 488 [4/4] (6.43ns)   --->   "%s_23 = fadd i32 %s_22, i32 %mul7_i_4" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 488 'fadd' 's_23' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 6.43>
ST_23 : Operation 489 [3/4] (6.43ns)   --->   "%s_23 = fadd i32 %s_22, i32 %mul7_i_4" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 489 'fadd' 's_23' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 6.43>
ST_24 : Operation 490 [2/4] (6.43ns)   --->   "%s_23 = fadd i32 %s_22, i32 %mul7_i_4" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 490 'fadd' 's_23' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 6.43>
ST_25 : Operation 491 [1/4] (6.43ns)   --->   "%s_23 = fadd i32 %s_22, i32 %mul7_i_4" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 491 'fadd' 's_23' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 6.43>
ST_26 : Operation 492 [4/4] (6.43ns)   --->   "%s_24 = fadd i32 %s_23, i32 %mul7_i_5" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 492 'fadd' 's_24' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 6.43>
ST_27 : Operation 493 [3/4] (6.43ns)   --->   "%s_24 = fadd i32 %s_23, i32 %mul7_i_5" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 493 'fadd' 's_24' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 6.43>
ST_28 : Operation 494 [2/4] (6.43ns)   --->   "%s_24 = fadd i32 %s_23, i32 %mul7_i_5" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 494 'fadd' 's_24' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 6.43>
ST_29 : Operation 495 [1/4] (6.43ns)   --->   "%s_24 = fadd i32 %s_23, i32 %mul7_i_5" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 495 'fadd' 's_24' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 6.43>
ST_30 : Operation 496 [4/4] (6.43ns)   --->   "%s_25 = fadd i32 %s_24, i32 %mul7_i_6" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 496 'fadd' 's_25' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 6.43>
ST_31 : Operation 497 [3/4] (6.43ns)   --->   "%s_25 = fadd i32 %s_24, i32 %mul7_i_6" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 497 'fadd' 's_25' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 6.43>
ST_32 : Operation 498 [2/4] (6.43ns)   --->   "%s_25 = fadd i32 %s_24, i32 %mul7_i_6" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 498 'fadd' 's_25' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 6.43>
ST_33 : Operation 499 [1/4] (6.43ns)   --->   "%s_25 = fadd i32 %s_24, i32 %mul7_i_6" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 499 'fadd' 's_25' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 6.43>
ST_34 : Operation 500 [4/4] (6.43ns)   --->   "%s_26 = fadd i32 %s_25, i32 %mul7_i_7" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 500 'fadd' 's_26' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 6.43>
ST_35 : Operation 501 [3/4] (6.43ns)   --->   "%s_26 = fadd i32 %s_25, i32 %mul7_i_7" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 501 'fadd' 's_26' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 6.43>
ST_36 : Operation 502 [2/4] (6.43ns)   --->   "%s_26 = fadd i32 %s_25, i32 %mul7_i_7" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 502 'fadd' 's_26' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 6.43>
ST_37 : Operation 503 [1/4] (6.43ns)   --->   "%s_26 = fadd i32 %s_25, i32 %mul7_i_7" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 503 'fadd' 's_26' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 6.43>
ST_38 : Operation 504 [4/4] (6.43ns)   --->   "%s_27 = fadd i32 %s_26, i32 %mul7_i_8" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 504 'fadd' 's_27' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 6.43>
ST_39 : Operation 505 [3/4] (6.43ns)   --->   "%s_27 = fadd i32 %s_26, i32 %mul7_i_8" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 505 'fadd' 's_27' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 6.43>
ST_40 : Operation 506 [2/4] (6.43ns)   --->   "%s_27 = fadd i32 %s_26, i32 %mul7_i_8" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 506 'fadd' 's_27' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 6.43>
ST_41 : Operation 507 [1/4] (6.43ns)   --->   "%s_27 = fadd i32 %s_26, i32 %mul7_i_8" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 507 'fadd' 's_27' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 6.43>
ST_42 : Operation 508 [4/4] (6.43ns)   --->   "%s_28 = fadd i32 %s_27, i32 %mul7_i_9" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 508 'fadd' 's_28' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 6.43>
ST_43 : Operation 509 [3/4] (6.43ns)   --->   "%s_28 = fadd i32 %s_27, i32 %mul7_i_9" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 509 'fadd' 's_28' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 6.43>
ST_44 : Operation 510 [2/4] (6.43ns)   --->   "%s_28 = fadd i32 %s_27, i32 %mul7_i_9" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 510 'fadd' 's_28' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 6.43>
ST_45 : Operation 511 [1/4] (6.43ns)   --->   "%s_28 = fadd i32 %s_27, i32 %mul7_i_9" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 511 'fadd' 's_28' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 6.43>
ST_46 : Operation 512 [4/4] (6.43ns)   --->   "%s_29 = fadd i32 %s_28, i32 %mul7_i_s" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 512 'fadd' 's_29' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 6.43>
ST_47 : Operation 513 [3/4] (6.43ns)   --->   "%s_29 = fadd i32 %s_28, i32 %mul7_i_s" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 513 'fadd' 's_29' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 6.43>
ST_48 : Operation 514 [2/4] (6.43ns)   --->   "%s_29 = fadd i32 %s_28, i32 %mul7_i_s" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 514 'fadd' 's_29' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 6.43>
ST_49 : Operation 515 [1/4] (6.43ns)   --->   "%s_29 = fadd i32 %s_28, i32 %mul7_i_s" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 515 'fadd' 's_29' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 6.43>
ST_50 : Operation 516 [4/4] (6.43ns)   --->   "%s_30 = fadd i32 %s_29, i32 %mul7_i_10" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 516 'fadd' 's_30' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 6.43>
ST_51 : Operation 517 [3/4] (6.43ns)   --->   "%s_30 = fadd i32 %s_29, i32 %mul7_i_10" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 517 'fadd' 's_30' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 6.43>
ST_52 : Operation 518 [2/4] (6.43ns)   --->   "%s_30 = fadd i32 %s_29, i32 %mul7_i_10" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 518 'fadd' 's_30' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 6.43>
ST_53 : Operation 519 [1/4] (6.43ns)   --->   "%s_30 = fadd i32 %s_29, i32 %mul7_i_10" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 519 'fadd' 's_30' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 6.43>
ST_54 : Operation 520 [4/4] (6.43ns)   --->   "%s_31 = fadd i32 %s_30, i32 %mul7_i_11" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 520 'fadd' 's_31' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 6.43>
ST_55 : Operation 521 [3/4] (6.43ns)   --->   "%s_31 = fadd i32 %s_30, i32 %mul7_i_11" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 521 'fadd' 's_31' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 6.43>
ST_56 : Operation 522 [2/4] (6.43ns)   --->   "%s_31 = fadd i32 %s_30, i32 %mul7_i_11" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 522 'fadd' 's_31' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 6.43>
ST_57 : Operation 523 [1/4] (6.43ns)   --->   "%s_31 = fadd i32 %s_30, i32 %mul7_i_11" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 523 'fadd' 's_31' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 6.43>
ST_58 : Operation 524 [4/4] (6.43ns)   --->   "%s_32 = fadd i32 %s_31, i32 %mul7_i_12" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 524 'fadd' 's_32' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 6.43>
ST_59 : Operation 525 [3/4] (6.43ns)   --->   "%s_32 = fadd i32 %s_31, i32 %mul7_i_12" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 525 'fadd' 's_32' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 6.43>
ST_60 : Operation 526 [2/4] (6.43ns)   --->   "%s_32 = fadd i32 %s_31, i32 %mul7_i_12" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 526 'fadd' 's_32' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 6.43>
ST_61 : Operation 527 [1/4] (6.43ns)   --->   "%s_32 = fadd i32 %s_31, i32 %mul7_i_12" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 527 'fadd' 's_32' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 6.43>
ST_62 : Operation 528 [4/4] (6.43ns)   --->   "%s_33 = fadd i32 %s_32, i32 %mul7_i_13" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 528 'fadd' 's_33' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 6.43>
ST_63 : Operation 529 [3/4] (6.43ns)   --->   "%s_33 = fadd i32 %s_32, i32 %mul7_i_13" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 529 'fadd' 's_33' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 6.43>
ST_64 : Operation 530 [2/4] (6.43ns)   --->   "%s_33 = fadd i32 %s_32, i32 %mul7_i_13" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 530 'fadd' 's_33' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 6.43>
ST_65 : Operation 531 [1/4] (6.43ns)   --->   "%s_33 = fadd i32 %s_32, i32 %mul7_i_13" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 531 'fadd' 's_33' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 6.43>
ST_66 : Operation 532 [4/4] (6.43ns)   --->   "%s_34 = fadd i32 %s_33, i32 %mul7_i_14" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 532 'fadd' 's_34' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 66> <Delay = 6.43>
ST_67 : Operation 533 [3/4] (6.43ns)   --->   "%s_34 = fadd i32 %s_33, i32 %mul7_i_14" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 533 'fadd' 's_34' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 67> <Delay = 6.43>
ST_68 : Operation 534 [2/4] (6.43ns)   --->   "%s_34 = fadd i32 %s_33, i32 %mul7_i_14" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 534 'fadd' 's_34' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 68> <Delay = 6.43>
ST_69 : Operation 535 [1/4] (6.43ns)   --->   "%s_34 = fadd i32 %s_33, i32 %mul7_i_14" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 535 'fadd' 's_34' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 69> <Delay = 6.43>
ST_70 : Operation 536 [4/4] (6.43ns)   --->   "%s_35 = fadd i32 %s_34, i32 %mul7_i_15" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 536 'fadd' 's_35' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 70> <Delay = 6.43>
ST_71 : Operation 537 [3/4] (6.43ns)   --->   "%s_35 = fadd i32 %s_34, i32 %mul7_i_15" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 537 'fadd' 's_35' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 71> <Delay = 6.43>
ST_72 : Operation 538 [2/4] (6.43ns)   --->   "%s_35 = fadd i32 %s_34, i32 %mul7_i_15" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 538 'fadd' 's_35' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 72> <Delay = 6.43>
ST_73 : Operation 539 [1/4] (6.43ns)   --->   "%s_35 = fadd i32 %s_34, i32 %mul7_i_15" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 539 'fadd' 's_35' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 73> <Delay = 6.43>
ST_74 : Operation 540 [4/4] (6.43ns)   --->   "%s_36 = fadd i32 %s_35, i32 %mul7_i_16" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 540 'fadd' 's_36' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 74> <Delay = 6.43>
ST_75 : Operation 541 [3/4] (6.43ns)   --->   "%s_36 = fadd i32 %s_35, i32 %mul7_i_16" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 541 'fadd' 's_36' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 75> <Delay = 6.43>
ST_76 : Operation 542 [2/4] (6.43ns)   --->   "%s_36 = fadd i32 %s_35, i32 %mul7_i_16" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 542 'fadd' 's_36' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 76> <Delay = 6.43>
ST_77 : Operation 543 [1/4] (6.43ns)   --->   "%s_36 = fadd i32 %s_35, i32 %mul7_i_16" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 543 'fadd' 's_36' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 77> <Delay = 6.43>
ST_78 : Operation 544 [4/4] (6.43ns)   --->   "%s_37 = fadd i32 %s_36, i32 %mul7_i_17" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 544 'fadd' 's_37' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 78> <Delay = 6.43>
ST_79 : Operation 545 [3/4] (6.43ns)   --->   "%s_37 = fadd i32 %s_36, i32 %mul7_i_17" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 545 'fadd' 's_37' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 79> <Delay = 6.43>
ST_80 : Operation 546 [2/4] (6.43ns)   --->   "%s_37 = fadd i32 %s_36, i32 %mul7_i_17" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 546 'fadd' 's_37' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 80> <Delay = 6.43>
ST_81 : Operation 547 [1/4] (6.43ns)   --->   "%s_37 = fadd i32 %s_36, i32 %mul7_i_17" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 547 'fadd' 's_37' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 81> <Delay = 6.43>
ST_82 : Operation 548 [4/4] (6.43ns)   --->   "%s_38 = fadd i32 %s_37, i32 %mul7_i_18" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 548 'fadd' 's_38' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 82> <Delay = 6.43>
ST_83 : Operation 549 [3/4] (6.43ns)   --->   "%s_38 = fadd i32 %s_37, i32 %mul7_i_18" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 549 'fadd' 's_38' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 83> <Delay = 6.43>
ST_84 : Operation 550 [2/4] (6.43ns)   --->   "%s_38 = fadd i32 %s_37, i32 %mul7_i_18" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 550 'fadd' 's_38' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 84> <Delay = 6.43>
ST_85 : Operation 551 [1/4] (6.43ns)   --->   "%s_38 = fadd i32 %s_37, i32 %mul7_i_18" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 551 'fadd' 's_38' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 85> <Delay = 6.43>
ST_86 : Operation 552 [4/4] (6.43ns)   --->   "%s_39 = fadd i32 %s_38, i32 %mul7_i_19" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 552 'fadd' 's_39' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 86> <Delay = 6.43>
ST_87 : Operation 553 [3/4] (6.43ns)   --->   "%s_39 = fadd i32 %s_38, i32 %mul7_i_19" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 553 'fadd' 's_39' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 87> <Delay = 6.43>
ST_88 : Operation 554 [2/4] (6.43ns)   --->   "%s_39 = fadd i32 %s_38, i32 %mul7_i_19" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 554 'fadd' 's_39' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 88> <Delay = 6.43>
ST_89 : Operation 555 [1/4] (6.43ns)   --->   "%s_39 = fadd i32 %s_38, i32 %mul7_i_19" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 555 'fadd' 's_39' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 89> <Delay = 6.43>
ST_90 : Operation 556 [4/4] (6.43ns)   --->   "%s_40 = fadd i32 %s_39, i32 %mul7_i_20" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 556 'fadd' 's_40' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 90> <Delay = 6.43>
ST_91 : Operation 557 [3/4] (6.43ns)   --->   "%s_40 = fadd i32 %s_39, i32 %mul7_i_20" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 557 'fadd' 's_40' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 91> <Delay = 6.43>
ST_92 : Operation 558 [2/4] (6.43ns)   --->   "%s_40 = fadd i32 %s_39, i32 %mul7_i_20" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 558 'fadd' 's_40' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 92> <Delay = 6.43>
ST_93 : Operation 559 [1/4] (6.43ns)   --->   "%s_40 = fadd i32 %s_39, i32 %mul7_i_20" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 559 'fadd' 's_40' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 94 <SV = 93> <Delay = 6.43>
ST_94 : Operation 560 [4/4] (6.43ns)   --->   "%s_41 = fadd i32 %s_40, i32 %mul7_i_21" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 560 'fadd' 's_41' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 95 <SV = 94> <Delay = 6.43>
ST_95 : Operation 561 [3/4] (6.43ns)   --->   "%s_41 = fadd i32 %s_40, i32 %mul7_i_21" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 561 'fadd' 's_41' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 96 <SV = 95> <Delay = 6.43>
ST_96 : Operation 562 [2/4] (6.43ns)   --->   "%s_41 = fadd i32 %s_40, i32 %mul7_i_21" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 562 'fadd' 's_41' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 97 <SV = 96> <Delay = 6.43>
ST_97 : Operation 563 [1/4] (6.43ns)   --->   "%s_41 = fadd i32 %s_40, i32 %mul7_i_21" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 563 'fadd' 's_41' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 98 <SV = 97> <Delay = 6.43>
ST_98 : Operation 564 [4/4] (6.43ns)   --->   "%s_42 = fadd i32 %s_41, i32 %mul7_i_22" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 564 'fadd' 's_42' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 99 <SV = 98> <Delay = 6.43>
ST_99 : Operation 565 [3/4] (6.43ns)   --->   "%s_42 = fadd i32 %s_41, i32 %mul7_i_22" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 565 'fadd' 's_42' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 100 <SV = 99> <Delay = 6.43>
ST_100 : Operation 566 [2/4] (6.43ns)   --->   "%s_42 = fadd i32 %s_41, i32 %mul7_i_22" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 566 'fadd' 's_42' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 101 <SV = 100> <Delay = 6.43>
ST_101 : Operation 567 [1/4] (6.43ns)   --->   "%s_42 = fadd i32 %s_41, i32 %mul7_i_22" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 567 'fadd' 's_42' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 102 <SV = 101> <Delay = 6.43>
ST_102 : Operation 568 [4/4] (6.43ns)   --->   "%s_43 = fadd i32 %s_42, i32 %mul7_i_23" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 568 'fadd' 's_43' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 103 <SV = 102> <Delay = 6.43>
ST_103 : Operation 569 [3/4] (6.43ns)   --->   "%s_43 = fadd i32 %s_42, i32 %mul7_i_23" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 569 'fadd' 's_43' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 104 <SV = 103> <Delay = 6.43>
ST_104 : Operation 570 [2/4] (6.43ns)   --->   "%s_43 = fadd i32 %s_42, i32 %mul7_i_23" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 570 'fadd' 's_43' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 105 <SV = 104> <Delay = 6.43>
ST_105 : Operation 571 [1/4] (6.43ns)   --->   "%s_43 = fadd i32 %s_42, i32 %mul7_i_23" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 571 'fadd' 's_43' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 106 <SV = 105> <Delay = 6.43>
ST_106 : Operation 572 [4/4] (6.43ns)   --->   "%s_44 = fadd i32 %s_43, i32 %mul7_i_24" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 572 'fadd' 's_44' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 107 <SV = 106> <Delay = 6.43>
ST_107 : Operation 573 [3/4] (6.43ns)   --->   "%s_44 = fadd i32 %s_43, i32 %mul7_i_24" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 573 'fadd' 's_44' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 108 <SV = 107> <Delay = 6.43>
ST_108 : Operation 574 [2/4] (6.43ns)   --->   "%s_44 = fadd i32 %s_43, i32 %mul7_i_24" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 574 'fadd' 's_44' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 109 <SV = 108> <Delay = 6.43>
ST_109 : Operation 575 [1/4] (6.43ns)   --->   "%s_44 = fadd i32 %s_43, i32 %mul7_i_24" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 575 'fadd' 's_44' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 110 <SV = 109> <Delay = 6.43>
ST_110 : Operation 576 [4/4] (6.43ns)   --->   "%s_45 = fadd i32 %s_44, i32 %mul7_i_25" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 576 'fadd' 's_45' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 111 <SV = 110> <Delay = 6.43>
ST_111 : Operation 577 [3/4] (6.43ns)   --->   "%s_45 = fadd i32 %s_44, i32 %mul7_i_25" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 577 'fadd' 's_45' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 112 <SV = 111> <Delay = 6.43>
ST_112 : Operation 578 [2/4] (6.43ns)   --->   "%s_45 = fadd i32 %s_44, i32 %mul7_i_25" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 578 'fadd' 's_45' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 113 <SV = 112> <Delay = 6.43>
ST_113 : Operation 579 [1/4] (6.43ns)   --->   "%s_45 = fadd i32 %s_44, i32 %mul7_i_25" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 579 'fadd' 's_45' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 114 <SV = 113> <Delay = 6.43>
ST_114 : Operation 580 [4/4] (6.43ns)   --->   "%s_46 = fadd i32 %s_45, i32 %mul7_i_26" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 580 'fadd' 's_46' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 115 <SV = 114> <Delay = 6.43>
ST_115 : Operation 581 [3/4] (6.43ns)   --->   "%s_46 = fadd i32 %s_45, i32 %mul7_i_26" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 581 'fadd' 's_46' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 116 <SV = 115> <Delay = 6.43>
ST_116 : Operation 582 [2/4] (6.43ns)   --->   "%s_46 = fadd i32 %s_45, i32 %mul7_i_26" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 582 'fadd' 's_46' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 117 <SV = 116> <Delay = 6.43>
ST_117 : Operation 583 [1/4] (6.43ns)   --->   "%s_46 = fadd i32 %s_45, i32 %mul7_i_26" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 583 'fadd' 's_46' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 118 <SV = 117> <Delay = 6.43>
ST_118 : Operation 584 [4/4] (6.43ns)   --->   "%s_47 = fadd i32 %s_46, i32 %mul7_i_27" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 584 'fadd' 's_47' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 119 <SV = 118> <Delay = 6.43>
ST_119 : Operation 585 [3/4] (6.43ns)   --->   "%s_47 = fadd i32 %s_46, i32 %mul7_i_27" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 585 'fadd' 's_47' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 586 [1/1] (0.83ns)   --->   "%add_ln9 = add i14 %zext_ln3_1, i14 10940" [Dense.cpp:9->CNN.cpp:50]   --->   Operation 586 'add' 'add_ln9' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 587 [1/1] (0.00ns)   --->   "%zext_ln9 = zext i14 %add_ln9" [Dense.cpp:9->CNN.cpp:50]   --->   Operation 587 'zext' 'zext_ln9' <Predicate = true> <Delay = 0.00>
ST_119 : Operation 588 [1/1] (0.00ns)   --->   "%Weights_addr_52 = getelementptr i32 %Weights, i64 0, i64 %zext_ln9" [Dense.cpp:9->CNN.cpp:50]   --->   Operation 588 'getelementptr' 'Weights_addr_52' <Predicate = true> <Delay = 0.00>
ST_119 : Operation 589 [2/2] (1.23ns)   --->   "%Weights_load_52 = load i14 %Weights_addr_52" [Dense.cpp:9->CNN.cpp:50]   --->   Operation 589 'load' 'Weights_load_52' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>

State 120 <SV = 119> <Delay = 6.43>
ST_120 : Operation 590 [2/4] (6.43ns)   --->   "%s_47 = fadd i32 %s_46, i32 %mul7_i_27" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 590 'fadd' 's_47' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 591 [1/2] (1.23ns)   --->   "%Weights_load_52 = load i14 %Weights_addr_52" [Dense.cpp:9->CNN.cpp:50]   --->   Operation 591 'load' 'Weights_load_52' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>

State 121 <SV = 120> <Delay = 6.43>
ST_121 : Operation 592 [1/4] (6.43ns)   --->   "%s_47 = fadd i32 %s_46, i32 %mul7_i_27" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 592 'fadd' 's_47' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 122 <SV = 121> <Delay = 6.43>
ST_122 : Operation 593 [4/4] (6.43ns)   --->   "%s_48 = fadd i32 %s_47, i32 %mul7_i_28" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 593 'fadd' 's_48' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 627 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 627 'ret' 'ret_ln0' <Predicate = (icmp_ln3)> <Delay = 0.00>

State 123 <SV = 122> <Delay = 6.43>
ST_123 : Operation 594 [3/4] (6.43ns)   --->   "%s_48 = fadd i32 %s_47, i32 %mul7_i_28" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 594 'fadd' 's_48' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 124 <SV = 123> <Delay = 6.43>
ST_124 : Operation 595 [2/4] (6.43ns)   --->   "%s_48 = fadd i32 %s_47, i32 %mul7_i_28" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 595 'fadd' 's_48' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 125 <SV = 124> <Delay = 6.43>
ST_125 : Operation 596 [1/4] (6.43ns)   --->   "%s_48 = fadd i32 %s_47, i32 %mul7_i_28" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 596 'fadd' 's_48' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 126 <SV = 125> <Delay = 6.43>
ST_126 : Operation 597 [4/4] (6.43ns)   --->   "%s_49 = fadd i32 %s_48, i32 %mul7_i_29" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 597 'fadd' 's_49' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 127 <SV = 126> <Delay = 6.43>
ST_127 : Operation 598 [3/4] (6.43ns)   --->   "%s_49 = fadd i32 %s_48, i32 %mul7_i_29" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 598 'fadd' 's_49' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 128 <SV = 127> <Delay = 6.43>
ST_128 : Operation 599 [2/4] (6.43ns)   --->   "%s_49 = fadd i32 %s_48, i32 %mul7_i_29" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 599 'fadd' 's_49' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 129 <SV = 128> <Delay = 6.43>
ST_129 : Operation 600 [1/4] (6.43ns)   --->   "%s_49 = fadd i32 %s_48, i32 %mul7_i_29" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 600 'fadd' 's_49' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 130 <SV = 129> <Delay = 6.43>
ST_130 : Operation 601 [4/4] (6.43ns)   --->   "%s_50 = fadd i32 %s_49, i32 %mul7_i_30" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 601 'fadd' 's_50' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 131 <SV = 130> <Delay = 6.43>
ST_131 : Operation 602 [3/4] (6.43ns)   --->   "%s_50 = fadd i32 %s_49, i32 %mul7_i_30" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 602 'fadd' 's_50' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 132 <SV = 131> <Delay = 6.43>
ST_132 : Operation 603 [2/4] (6.43ns)   --->   "%s_50 = fadd i32 %s_49, i32 %mul7_i_30" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 603 'fadd' 's_50' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 133 <SV = 132> <Delay = 6.43>
ST_133 : Operation 604 [1/4] (6.43ns)   --->   "%s_50 = fadd i32 %s_49, i32 %mul7_i_30" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 604 'fadd' 's_50' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 134 <SV = 133> <Delay = 6.43>
ST_134 : Operation 605 [1/1] (0.00ns)   --->   "%bitcast_ln9 = bitcast i32 %Weights_load_52" [Dense.cpp:9->CNN.cpp:50]   --->   Operation 605 'bitcast' 'bitcast_ln9' <Predicate = true> <Delay = 0.00>
ST_134 : Operation 606 [4/4] (6.43ns)   --->   "%add11_i = fadd i32 %s_50, i32 %bitcast_ln9" [Dense.cpp:9->CNN.cpp:50]   --->   Operation 606 'fadd' 'add11_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 135 <SV = 134> <Delay = 6.43>
ST_135 : Operation 607 [3/4] (6.43ns)   --->   "%add11_i = fadd i32 %s_50, i32 %bitcast_ln9" [Dense.cpp:9->CNN.cpp:50]   --->   Operation 607 'fadd' 'add11_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 136 <SV = 135> <Delay = 6.43>
ST_136 : Operation 608 [2/4] (6.43ns)   --->   "%add11_i = fadd i32 %s_50, i32 %bitcast_ln9" [Dense.cpp:9->CNN.cpp:50]   --->   Operation 608 'fadd' 'add11_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 137 <SV = 136> <Delay = 6.43>
ST_137 : Operation 609 [1/4] (6.43ns)   --->   "%add11_i = fadd i32 %s_50, i32 %bitcast_ln9" [Dense.cpp:9->CNN.cpp:50]   --->   Operation 609 'fadd' 'add11_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 138 <SV = 137> <Delay = 2.78>
ST_138 : Operation 610 [2/2] (2.78ns)   --->   "%tmp_17 = fcmp_olt  i32 %add11_i, i32 0" [Dense.cpp:9->CNN.cpp:50]   --->   Operation 610 'fcmp' 'tmp_17' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 139 <SV = 138> <Delay = 3.90>
ST_139 : Operation 611 [1/1] (0.00ns)   --->   "%zext_ln3 = zext i5 %i_2" [Dense.cpp:3->CNN.cpp:50]   --->   Operation 611 'zext' 'zext_ln3' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 612 [1/1] (0.00ns)   --->   "%specpipeline_ln3 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_7" [Dense.cpp:3->CNN.cpp:50]   --->   Operation 612 'specpipeline' 'specpipeline_ln3' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 613 [1/1] (0.00ns)   --->   "%speclooptripcount_ln3 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 20, i64 20, i64 20" [Dense.cpp:3->CNN.cpp:50]   --->   Operation 613 'speclooptripcount' 'speclooptripcount_ln3' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 614 [1/1] (0.00ns)   --->   "%specloopname_ln3 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [Dense.cpp:3->CNN.cpp:50]   --->   Operation 614 'specloopname' 'specloopname_ln3' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 615 [1/1] (0.00ns)   --->   "%bitcast_ln9_1 = bitcast i32 %add11_i" [Dense.cpp:9->CNN.cpp:50]   --->   Operation 615 'bitcast' 'bitcast_ln9_1' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 616 [1/1] (0.00ns)   --->   "%tmp_s = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln9_1, i32 23, i32 30" [Dense.cpp:9->CNN.cpp:50]   --->   Operation 616 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 617 [1/1] (0.00ns)   --->   "%trunc_ln9 = trunc i32 %bitcast_ln9_1" [Dense.cpp:9->CNN.cpp:50]   --->   Operation 617 'trunc' 'trunc_ln9' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 618 [1/1] (0.76ns)   --->   "%icmp_ln9 = icmp_ne  i8 %tmp_s, i8 255" [Dense.cpp:9->CNN.cpp:50]   --->   Operation 618 'icmp' 'icmp_ln9' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 619 [1/1] (0.92ns)   --->   "%icmp_ln9_1 = icmp_eq  i23 %trunc_ln9, i23 0" [Dense.cpp:9->CNN.cpp:50]   --->   Operation 619 'icmp' 'icmp_ln9_1' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 620 [1/1] (0.00ns) (grouped into LUT with out node select_ln9)   --->   "%or_ln9 = or i1 %icmp_ln9_1, i1 %icmp_ln9" [Dense.cpp:9->CNN.cpp:50]   --->   Operation 620 'or' 'or_ln9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 621 [1/2] (2.78ns)   --->   "%tmp_17 = fcmp_olt  i32 %add11_i, i32 0" [Dense.cpp:9->CNN.cpp:50]   --->   Operation 621 'fcmp' 'tmp_17' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 622 [1/1] (0.00ns) (grouped into LUT with out node select_ln9)   --->   "%and_ln9 = and i1 %or_ln9, i1 %tmp_17" [Dense.cpp:9->CNN.cpp:50]   --->   Operation 622 'and' 'and_ln9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 623 [1/1] (0.00ns)   --->   "%OutDense0_addr = getelementptr i32 %OutDense0, i64 0, i64 %zext_ln3" [Dense.cpp:9->CNN.cpp:50]   --->   Operation 623 'getelementptr' 'OutDense0_addr' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 624 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln9 = select i1 %and_ln9, i32 0, i32 %add11_i" [Dense.cpp:9->CNN.cpp:50]   --->   Operation 624 'select' 'select_ln9' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_139 : Operation 625 [1/1] (0.67ns)   --->   "%store_ln9 = store i32 %select_ln9, i5 %OutDense0_addr" [Dense.cpp:9->CNN.cpp:50]   --->   Operation 625 'store' 'store_ln9' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_139 : Operation 626 [1/1] (0.00ns)   --->   "%br_ln3 = br void %loop_for_b_Dense_0.i" [Dense.cpp:3->CNN.cpp:50]   --->   Operation 626 'br' 'br_ln3' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 2.495ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln3', Dense.cpp:3->CNN.cpp:50) of constant 0 on local variable 'i', Dense.cpp:3->CNN.cpp:50 [69]  (0.427 ns)
	'load' operation 5 bit ('i', Dense.cpp:3->CNN.cpp:50) on local variable 'i', Dense.cpp:3->CNN.cpp:50 [72]  (0.000 ns)
	'add' operation 14 bit ('add_ln7', Dense.cpp:7->CNN.cpp:50) [82]  (0.831 ns)
	'getelementptr' operation 14 bit ('Weights_addr', Dense.cpp:7->CNN.cpp:50) [84]  (0.000 ns)
	'load' operation 32 bit ('Weights_load', Dense.cpp:7->CNN.cpp:50) on array 'Weights' [85]  (1.237 ns)

 <State 2>: 2.068ns
The critical path consists of the following:
	'add' operation 14 bit ('add_ln7_2', Dense.cpp:7->CNN.cpp:50) [96]  (0.831 ns)
	'getelementptr' operation 14 bit ('Weights_addr_22', Dense.cpp:7->CNN.cpp:50) [98]  (0.000 ns)
	'load' operation 32 bit ('Weights_load_22', Dense.cpp:7->CNN.cpp:50) on array 'Weights' [99]  (1.237 ns)

 <State 3>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul7_i', Dense.cpp:7->CNN.cpp:50) [87]  (7.016 ns)

 <State 4>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul7_i', Dense.cpp:7->CNN.cpp:50) [87]  (7.016 ns)

 <State 5>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul7_i', Dense.cpp:7->CNN.cpp:50) [87]  (7.016 ns)

 <State 6>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul7_i_2', Dense.cpp:7->CNN.cpp:50) [101]  (7.016 ns)

 <State 7>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul7_i_4', Dense.cpp:7->CNN.cpp:50) [115]  (7.016 ns)

 <State 8>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul7_i_6', Dense.cpp:7->CNN.cpp:50) [129]  (7.016 ns)

 <State 9>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul7_i_8', Dense.cpp:7->CNN.cpp:50) [143]  (7.016 ns)

 <State 10>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul7_i_s', Dense.cpp:7->CNN.cpp:50) [157]  (7.016 ns)

 <State 11>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul7_i_11', Dense.cpp:7->CNN.cpp:50) [171]  (7.016 ns)

 <State 12>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul7_i_13', Dense.cpp:7->CNN.cpp:50) [185]  (7.016 ns)

 <State 13>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul7_i_15', Dense.cpp:7->CNN.cpp:50) [199]  (7.016 ns)

 <State 14>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul7_i_17', Dense.cpp:7->CNN.cpp:50) [213]  (7.016 ns)

 <State 15>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul7_i_19', Dense.cpp:7->CNN.cpp:50) [227]  (7.016 ns)

 <State 16>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul7_i_21', Dense.cpp:7->CNN.cpp:50) [241]  (7.016 ns)

 <State 17>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul7_i_23', Dense.cpp:7->CNN.cpp:50) [255]  (7.016 ns)

 <State 18>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul7_i_25', Dense.cpp:7->CNN.cpp:50) [269]  (7.016 ns)

 <State 19>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul7_i_27', Dense.cpp:7->CNN.cpp:50) [283]  (7.016 ns)

 <State 20>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul7_i_29', Dense.cpp:7->CNN.cpp:50) [297]  (7.016 ns)

 <State 21>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Dense.cpp:7->CNN.cpp:50) [109]  (6.437 ns)

 <State 22>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Dense.cpp:7->CNN.cpp:50) [116]  (6.437 ns)

 <State 23>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Dense.cpp:7->CNN.cpp:50) [116]  (6.437 ns)

 <State 24>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Dense.cpp:7->CNN.cpp:50) [116]  (6.437 ns)

 <State 25>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Dense.cpp:7->CNN.cpp:50) [116]  (6.437 ns)

 <State 26>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Dense.cpp:7->CNN.cpp:50) [123]  (6.437 ns)

 <State 27>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Dense.cpp:7->CNN.cpp:50) [123]  (6.437 ns)

 <State 28>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Dense.cpp:7->CNN.cpp:50) [123]  (6.437 ns)

 <State 29>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Dense.cpp:7->CNN.cpp:50) [123]  (6.437 ns)

 <State 30>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Dense.cpp:7->CNN.cpp:50) [130]  (6.437 ns)

 <State 31>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Dense.cpp:7->CNN.cpp:50) [130]  (6.437 ns)

 <State 32>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Dense.cpp:7->CNN.cpp:50) [130]  (6.437 ns)

 <State 33>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Dense.cpp:7->CNN.cpp:50) [130]  (6.437 ns)

 <State 34>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Dense.cpp:7->CNN.cpp:50) [137]  (6.437 ns)

 <State 35>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Dense.cpp:7->CNN.cpp:50) [137]  (6.437 ns)

 <State 36>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Dense.cpp:7->CNN.cpp:50) [137]  (6.437 ns)

 <State 37>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Dense.cpp:7->CNN.cpp:50) [137]  (6.437 ns)

 <State 38>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Dense.cpp:7->CNN.cpp:50) [144]  (6.437 ns)

 <State 39>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Dense.cpp:7->CNN.cpp:50) [144]  (6.437 ns)

 <State 40>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Dense.cpp:7->CNN.cpp:50) [144]  (6.437 ns)

 <State 41>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Dense.cpp:7->CNN.cpp:50) [144]  (6.437 ns)

 <State 42>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Dense.cpp:7->CNN.cpp:50) [151]  (6.437 ns)

 <State 43>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Dense.cpp:7->CNN.cpp:50) [151]  (6.437 ns)

 <State 44>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Dense.cpp:7->CNN.cpp:50) [151]  (6.437 ns)

 <State 45>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Dense.cpp:7->CNN.cpp:50) [151]  (6.437 ns)

 <State 46>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Dense.cpp:7->CNN.cpp:50) [158]  (6.437 ns)

 <State 47>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Dense.cpp:7->CNN.cpp:50) [158]  (6.437 ns)

 <State 48>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Dense.cpp:7->CNN.cpp:50) [158]  (6.437 ns)

 <State 49>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Dense.cpp:7->CNN.cpp:50) [158]  (6.437 ns)

 <State 50>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Dense.cpp:7->CNN.cpp:50) [165]  (6.437 ns)

 <State 51>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Dense.cpp:7->CNN.cpp:50) [165]  (6.437 ns)

 <State 52>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Dense.cpp:7->CNN.cpp:50) [165]  (6.437 ns)

 <State 53>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Dense.cpp:7->CNN.cpp:50) [165]  (6.437 ns)

 <State 54>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Dense.cpp:7->CNN.cpp:50) [172]  (6.437 ns)

 <State 55>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Dense.cpp:7->CNN.cpp:50) [172]  (6.437 ns)

 <State 56>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Dense.cpp:7->CNN.cpp:50) [172]  (6.437 ns)

 <State 57>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Dense.cpp:7->CNN.cpp:50) [172]  (6.437 ns)

 <State 58>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Dense.cpp:7->CNN.cpp:50) [179]  (6.437 ns)

 <State 59>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Dense.cpp:7->CNN.cpp:50) [179]  (6.437 ns)

 <State 60>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Dense.cpp:7->CNN.cpp:50) [179]  (6.437 ns)

 <State 61>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Dense.cpp:7->CNN.cpp:50) [179]  (6.437 ns)

 <State 62>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Dense.cpp:7->CNN.cpp:50) [186]  (6.437 ns)

 <State 63>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Dense.cpp:7->CNN.cpp:50) [186]  (6.437 ns)

 <State 64>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Dense.cpp:7->CNN.cpp:50) [186]  (6.437 ns)

 <State 65>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Dense.cpp:7->CNN.cpp:50) [186]  (6.437 ns)

 <State 66>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Dense.cpp:7->CNN.cpp:50) [193]  (6.437 ns)

 <State 67>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Dense.cpp:7->CNN.cpp:50) [193]  (6.437 ns)

 <State 68>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Dense.cpp:7->CNN.cpp:50) [193]  (6.437 ns)

 <State 69>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Dense.cpp:7->CNN.cpp:50) [193]  (6.437 ns)

 <State 70>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Dense.cpp:7->CNN.cpp:50) [200]  (6.437 ns)

 <State 71>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Dense.cpp:7->CNN.cpp:50) [200]  (6.437 ns)

 <State 72>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Dense.cpp:7->CNN.cpp:50) [200]  (6.437 ns)

 <State 73>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Dense.cpp:7->CNN.cpp:50) [200]  (6.437 ns)

 <State 74>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Dense.cpp:7->CNN.cpp:50) [207]  (6.437 ns)

 <State 75>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Dense.cpp:7->CNN.cpp:50) [207]  (6.437 ns)

 <State 76>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Dense.cpp:7->CNN.cpp:50) [207]  (6.437 ns)

 <State 77>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Dense.cpp:7->CNN.cpp:50) [207]  (6.437 ns)

 <State 78>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Dense.cpp:7->CNN.cpp:50) [214]  (6.437 ns)

 <State 79>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Dense.cpp:7->CNN.cpp:50) [214]  (6.437 ns)

 <State 80>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Dense.cpp:7->CNN.cpp:50) [214]  (6.437 ns)

 <State 81>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Dense.cpp:7->CNN.cpp:50) [214]  (6.437 ns)

 <State 82>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Dense.cpp:7->CNN.cpp:50) [221]  (6.437 ns)

 <State 83>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Dense.cpp:7->CNN.cpp:50) [221]  (6.437 ns)

 <State 84>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Dense.cpp:7->CNN.cpp:50) [221]  (6.437 ns)

 <State 85>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Dense.cpp:7->CNN.cpp:50) [221]  (6.437 ns)

 <State 86>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Dense.cpp:7->CNN.cpp:50) [228]  (6.437 ns)

 <State 87>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Dense.cpp:7->CNN.cpp:50) [228]  (6.437 ns)

 <State 88>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Dense.cpp:7->CNN.cpp:50) [228]  (6.437 ns)

 <State 89>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Dense.cpp:7->CNN.cpp:50) [228]  (6.437 ns)

 <State 90>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Dense.cpp:7->CNN.cpp:50) [235]  (6.437 ns)

 <State 91>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Dense.cpp:7->CNN.cpp:50) [235]  (6.437 ns)

 <State 92>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Dense.cpp:7->CNN.cpp:50) [235]  (6.437 ns)

 <State 93>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Dense.cpp:7->CNN.cpp:50) [235]  (6.437 ns)

 <State 94>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Dense.cpp:7->CNN.cpp:50) [242]  (6.437 ns)

 <State 95>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Dense.cpp:7->CNN.cpp:50) [242]  (6.437 ns)

 <State 96>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Dense.cpp:7->CNN.cpp:50) [242]  (6.437 ns)

 <State 97>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Dense.cpp:7->CNN.cpp:50) [242]  (6.437 ns)

 <State 98>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Dense.cpp:7->CNN.cpp:50) [249]  (6.437 ns)

 <State 99>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Dense.cpp:7->CNN.cpp:50) [249]  (6.437 ns)

 <State 100>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Dense.cpp:7->CNN.cpp:50) [249]  (6.437 ns)

 <State 101>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Dense.cpp:7->CNN.cpp:50) [249]  (6.437 ns)

 <State 102>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Dense.cpp:7->CNN.cpp:50) [256]  (6.437 ns)

 <State 103>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Dense.cpp:7->CNN.cpp:50) [256]  (6.437 ns)

 <State 104>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Dense.cpp:7->CNN.cpp:50) [256]  (6.437 ns)

 <State 105>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Dense.cpp:7->CNN.cpp:50) [256]  (6.437 ns)

 <State 106>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Dense.cpp:7->CNN.cpp:50) [263]  (6.437 ns)

 <State 107>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Dense.cpp:7->CNN.cpp:50) [263]  (6.437 ns)

 <State 108>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Dense.cpp:7->CNN.cpp:50) [263]  (6.437 ns)

 <State 109>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Dense.cpp:7->CNN.cpp:50) [263]  (6.437 ns)

 <State 110>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Dense.cpp:7->CNN.cpp:50) [270]  (6.437 ns)

 <State 111>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Dense.cpp:7->CNN.cpp:50) [270]  (6.437 ns)

 <State 112>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Dense.cpp:7->CNN.cpp:50) [270]  (6.437 ns)

 <State 113>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Dense.cpp:7->CNN.cpp:50) [270]  (6.437 ns)

 <State 114>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Dense.cpp:7->CNN.cpp:50) [277]  (6.437 ns)

 <State 115>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Dense.cpp:7->CNN.cpp:50) [277]  (6.437 ns)

 <State 116>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Dense.cpp:7->CNN.cpp:50) [277]  (6.437 ns)

 <State 117>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Dense.cpp:7->CNN.cpp:50) [277]  (6.437 ns)

 <State 118>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Dense.cpp:7->CNN.cpp:50) [284]  (6.437 ns)

 <State 119>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Dense.cpp:7->CNN.cpp:50) [284]  (6.437 ns)

 <State 120>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Dense.cpp:7->CNN.cpp:50) [284]  (6.437 ns)

 <State 121>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Dense.cpp:7->CNN.cpp:50) [284]  (6.437 ns)

 <State 122>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Dense.cpp:7->CNN.cpp:50) [291]  (6.437 ns)

 <State 123>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Dense.cpp:7->CNN.cpp:50) [291]  (6.437 ns)

 <State 124>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Dense.cpp:7->CNN.cpp:50) [291]  (6.437 ns)

 <State 125>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Dense.cpp:7->CNN.cpp:50) [291]  (6.437 ns)

 <State 126>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Dense.cpp:7->CNN.cpp:50) [298]  (6.437 ns)

 <State 127>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Dense.cpp:7->CNN.cpp:50) [298]  (6.437 ns)

 <State 128>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Dense.cpp:7->CNN.cpp:50) [298]  (6.437 ns)

 <State 129>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Dense.cpp:7->CNN.cpp:50) [298]  (6.437 ns)

 <State 130>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Dense.cpp:7->CNN.cpp:50) [305]  (6.437 ns)

 <State 131>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Dense.cpp:7->CNN.cpp:50) [305]  (6.437 ns)

 <State 132>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Dense.cpp:7->CNN.cpp:50) [305]  (6.437 ns)

 <State 133>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Dense.cpp:7->CNN.cpp:50) [305]  (6.437 ns)

 <State 134>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add11_i', Dense.cpp:9->CNN.cpp:50) [311]  (6.437 ns)

 <State 135>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add11_i', Dense.cpp:9->CNN.cpp:50) [311]  (6.437 ns)

 <State 136>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add11_i', Dense.cpp:9->CNN.cpp:50) [311]  (6.437 ns)

 <State 137>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add11_i', Dense.cpp:9->CNN.cpp:50) [311]  (6.437 ns)

 <State 138>: 2.782ns
The critical path consists of the following:
	'fcmp' operation 1 bit ('tmp_17', Dense.cpp:9->CNN.cpp:50) [318]  (2.782 ns)

 <State 139>: 3.908ns
The critical path consists of the following:
	'fcmp' operation 1 bit ('tmp_17', Dense.cpp:9->CNN.cpp:50) [318]  (2.782 ns)
	'and' operation 1 bit ('and_ln9', Dense.cpp:9->CNN.cpp:50) [319]  (0.000 ns)
	'select' operation 32 bit ('select_ln9', Dense.cpp:9->CNN.cpp:50) [321]  (0.449 ns)
	'store' operation 0 bit ('store_ln9', Dense.cpp:9->CNN.cpp:50) of variable 'select_ln9', Dense.cpp:9->CNN.cpp:50 on array 'OutDense0' [322]  (0.677 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
