vunit assert1 (ent)
{
  default clock is rising_edge(clk);
  assert always {val; req} |-> eventually! ack;
}
