

================================================================
== Vitis HLS Report for 'estimate_motion_Pipeline_VITIS_LOOP_80_5_VITIS_LOOP_81_6'
================================================================
* Date:           Sun Feb  5 16:51:52 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        hls_EstimateMotion
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  60.00 ns|  43.800 ns|    16.20 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       26|       26|  1.560 us|  1.560 us|   26|   26|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_80_5_VITIS_LOOP_81_6  |       24|       24|        17|          1|          1|     9|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|     215|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|       68|      31|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|      81|    -|
|Register             |        -|     -|      300|      64|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     0|      368|     391|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------------+--------------------+---------+----+----+----+-----+
    |        Instance        |       Module       | BRAM_18K| DSP| FF | LUT| URAM|
    +------------------------+--------------------+---------+----+----+----+-----+
    |urem_4ns_3ns_4_8_1_U27  |urem_4ns_3ns_4_8_1  |        0|   0|  68|  31|    0|
    +------------------------+--------------------+---------+----+----+----+-----+
    |Total                   |                    |        0|   0|  68|  31|    0|
    +------------------------+--------------------+---------+----+----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln80_1_fu_325_p2       |         +|   0|  0|  71|          64|          64|
    |add_ln80_2_fu_158_p2       |         +|   0|  0|  12|           4|           1|
    |add_ln80_fu_229_p2         |         +|   0|  0|   9|           2|           1|
    |add_ln81_fu_382_p2         |         +|   0|  0|   9|           2|           1|
    |add_ln82_2_fu_366_p2       |         +|   0|  0|  14|           7|           7|
    |sub_ln82_1_fu_194_p2       |         -|   0|  0|  12|           5|           5|
    |sub_ln82_2_fu_265_p2       |         -|   0|  0|  12|           5|           5|
    |sub_ln82_3_fu_299_p2       |         -|   0|  0|  14|           7|           7|
    |sub_ln82_fu_220_p2         |         -|   0|  0|  14|           7|           7|
    |ap_block_state9_io         |       and|   0|  0|   2|           1|           1|
    |empty_1361_fu_348_p2       |      icmp|   0|  0|   9|           4|           1|
    |icmp_ln80_fu_152_p2        |      icmp|   0|  0|   9|           4|           4|
    |icmp_ln81_fu_235_p2        |      icmp|   0|  0|   8|           2|           2|
    |ap_block_pp0_stage0_11001  |        or|   0|  0|   2|           1|           1|
    |select_ln80_1_fu_271_p3    |    select|   0|  0|   5|           1|           5|
    |select_ln80_2_fu_305_p3    |    select|   0|  0|   7|           1|           7|
    |select_ln80_3_fu_340_p3    |    select|   0|  0|   2|           1|           2|
    |select_ln80_fu_241_p3      |    select|   0|  0|   2|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 215|         120|         124|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter8                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten24_load  |   9|          2|    4|          8|
    |gmem_blk_n_AR                           |   9|          2|    1|          2|
    |gmem_blk_n_R                            |   9|          2|    1|          2|
    |i_17_fu_96                              |   9|          2|    2|          4|
    |indvar_flatten24_fu_100                 |   9|          2|    4|          8|
    |j_fu_92                                 |   9|          2|    2|          4|
    |k_we0                                   |   9|          2|    8|         16|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |  81|         18|   24|         48|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |empty_1361_reg_452                 |   1|   0|    1|          0|
    |gmem_addr_read_reg_467             |  64|   0|   64|          0|
    |i_17_fu_96                         |   2|   0|    2|          0|
    |icmp_ln80_reg_443                  |   1|   0|    1|          0|
    |indvar_flatten24_fu_100            |   4|   0|    4|          0|
    |j_fu_92                            |   2|   0|    2|          0|
    |lshr_ln_reg_456                    |   4|   0|    4|          0|
    |sext_ln82_2_mid2_v_reg_447         |  61|   0|   61|          0|
    |icmp_ln80_reg_443                  |  64|  32|    1|          0|
    |lshr_ln_reg_456                    |  64|  32|    4|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 300|  64|  177|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+----------------------------------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |                       Source Object                      |    C Type    |
+---------------------+-----+-----+------------+----------------------------------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  estimate_motion_Pipeline_VITIS_LOOP_80_5_VITIS_LOOP_81_6|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  estimate_motion_Pipeline_VITIS_LOOP_80_5_VITIS_LOOP_81_6|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  estimate_motion_Pipeline_VITIS_LOOP_80_5_VITIS_LOOP_81_6|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  estimate_motion_Pipeline_VITIS_LOOP_80_5_VITIS_LOOP_81_6|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  estimate_motion_Pipeline_VITIS_LOOP_80_5_VITIS_LOOP_81_6|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  estimate_motion_Pipeline_VITIS_LOOP_80_5_VITIS_LOOP_81_6|  return value|
|m_axi_gmem_AWVALID   |  out|    1|       m_axi|                                                      gmem|       pointer|
|m_axi_gmem_AWREADY   |   in|    1|       m_axi|                                                      gmem|       pointer|
|m_axi_gmem_AWADDR    |  out|   64|       m_axi|                                                      gmem|       pointer|
|m_axi_gmem_AWID      |  out|    1|       m_axi|                                                      gmem|       pointer|
|m_axi_gmem_AWLEN     |  out|   32|       m_axi|                                                      gmem|       pointer|
|m_axi_gmem_AWSIZE    |  out|    3|       m_axi|                                                      gmem|       pointer|
|m_axi_gmem_AWBURST   |  out|    2|       m_axi|                                                      gmem|       pointer|
|m_axi_gmem_AWLOCK    |  out|    2|       m_axi|                                                      gmem|       pointer|
|m_axi_gmem_AWCACHE   |  out|    4|       m_axi|                                                      gmem|       pointer|
|m_axi_gmem_AWPROT    |  out|    3|       m_axi|                                                      gmem|       pointer|
|m_axi_gmem_AWQOS     |  out|    4|       m_axi|                                                      gmem|       pointer|
|m_axi_gmem_AWREGION  |  out|    4|       m_axi|                                                      gmem|       pointer|
|m_axi_gmem_AWUSER    |  out|    1|       m_axi|                                                      gmem|       pointer|
|m_axi_gmem_WVALID    |  out|    1|       m_axi|                                                      gmem|       pointer|
|m_axi_gmem_WREADY    |   in|    1|       m_axi|                                                      gmem|       pointer|
|m_axi_gmem_WDATA     |  out|   64|       m_axi|                                                      gmem|       pointer|
|m_axi_gmem_WSTRB     |  out|    8|       m_axi|                                                      gmem|       pointer|
|m_axi_gmem_WLAST     |  out|    1|       m_axi|                                                      gmem|       pointer|
|m_axi_gmem_WID       |  out|    1|       m_axi|                                                      gmem|       pointer|
|m_axi_gmem_WUSER     |  out|    1|       m_axi|                                                      gmem|       pointer|
|m_axi_gmem_ARVALID   |  out|    1|       m_axi|                                                      gmem|       pointer|
|m_axi_gmem_ARREADY   |   in|    1|       m_axi|                                                      gmem|       pointer|
|m_axi_gmem_ARADDR    |  out|   64|       m_axi|                                                      gmem|       pointer|
|m_axi_gmem_ARID      |  out|    1|       m_axi|                                                      gmem|       pointer|
|m_axi_gmem_ARLEN     |  out|   32|       m_axi|                                                      gmem|       pointer|
|m_axi_gmem_ARSIZE    |  out|    3|       m_axi|                                                      gmem|       pointer|
|m_axi_gmem_ARBURST   |  out|    2|       m_axi|                                                      gmem|       pointer|
|m_axi_gmem_ARLOCK    |  out|    2|       m_axi|                                                      gmem|       pointer|
|m_axi_gmem_ARCACHE   |  out|    4|       m_axi|                                                      gmem|       pointer|
|m_axi_gmem_ARPROT    |  out|    3|       m_axi|                                                      gmem|       pointer|
|m_axi_gmem_ARQOS     |  out|    4|       m_axi|                                                      gmem|       pointer|
|m_axi_gmem_ARREGION  |  out|    4|       m_axi|                                                      gmem|       pointer|
|m_axi_gmem_ARUSER    |  out|    1|       m_axi|                                                      gmem|       pointer|
|m_axi_gmem_RVALID    |   in|    1|       m_axi|                                                      gmem|       pointer|
|m_axi_gmem_RREADY    |  out|    1|       m_axi|                                                      gmem|       pointer|
|m_axi_gmem_RDATA     |   in|   64|       m_axi|                                                      gmem|       pointer|
|m_axi_gmem_RLAST     |   in|    1|       m_axi|                                                      gmem|       pointer|
|m_axi_gmem_RID       |   in|    1|       m_axi|                                                      gmem|       pointer|
|m_axi_gmem_RFIFONUM  |   in|    9|       m_axi|                                                      gmem|       pointer|
|m_axi_gmem_RUSER     |   in|    1|       m_axi|                                                      gmem|       pointer|
|m_axi_gmem_RRESP     |   in|    2|       m_axi|                                                      gmem|       pointer|
|m_axi_gmem_BVALID    |   in|    1|       m_axi|                                                      gmem|       pointer|
|m_axi_gmem_BREADY    |  out|    1|       m_axi|                                                      gmem|       pointer|
|m_axi_gmem_BRESP     |   in|    2|       m_axi|                                                      gmem|       pointer|
|m_axi_gmem_BID       |   in|    1|       m_axi|                                                      gmem|       pointer|
|m_axi_gmem_BUSER     |   in|    1|       m_axi|                                                      gmem|       pointer|
|k_val                |   in|   64|     ap_none|                                                     k_val|        scalar|
|k_address0           |  out|    4|   ap_memory|                                                         k|         array|
|k_ce0                |  out|    1|   ap_memory|                                                         k|         array|
|k_we0                |  out|    8|   ap_memory|                                                         k|         array|
|k_d0                 |  out|   64|   ap_memory|                                                         k|         array|
+---------------------+-----+-----+------------+----------------------------------------------------------+--------------+

