/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [14:0] _01_;
  reg [6:0] _02_;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [9:0] celloutsig_0_12z;
  wire [5:0] celloutsig_0_13z;
  wire [4:0] celloutsig_0_14z;
  wire [12:0] celloutsig_0_16z;
  wire celloutsig_0_18z;
  wire [8:0] celloutsig_0_19z;
  wire [7:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [5:0] celloutsig_0_21z;
  wire [7:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [7:0] celloutsig_0_24z;
  wire celloutsig_0_26z;
  wire celloutsig_0_28z;
  wire [6:0] celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire [14:0] celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire [10:0] celloutsig_0_36z;
  wire [2:0] celloutsig_0_3z;
  wire [8:0] celloutsig_0_41z;
  wire [13:0] celloutsig_0_42z;
  wire celloutsig_0_43z;
  wire [2:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [31:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [2:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire [8:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [3:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [6:0] celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_6z = celloutsig_1_0z ? celloutsig_1_3z : in_data[113];
  assign celloutsig_1_0z = in_data[98] | ~(in_data[131]);
  assign celloutsig_0_26z = _00_ | ~(celloutsig_0_1z[2]);
  assign celloutsig_0_7z = celloutsig_0_4z[0] | celloutsig_0_4z[2];
  assign celloutsig_0_8z = in_data[75] | celloutsig_0_3z[2];
  assign celloutsig_0_31z = ~(celloutsig_0_22z[6] ^ celloutsig_0_6z[12]);
  assign celloutsig_0_34z = ~(celloutsig_0_31z ^ celloutsig_0_18z);
  assign celloutsig_1_7z = ~(celloutsig_1_2z[3] ^ celloutsig_1_3z);
  assign celloutsig_0_23z = ~(celloutsig_0_19z[8] ^ celloutsig_0_7z);
  reg [14:0] _12_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _12_ <= 15'h0000;
    else _12_ <= { celloutsig_0_14z[4:1], celloutsig_0_5z, celloutsig_0_23z, celloutsig_0_10z, celloutsig_0_24z };
  assign { _01_[14:13], _00_, _01_[11:0] } = _12_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _02_ <= 7'h00;
    else _02_ <= { celloutsig_0_3z[2], celloutsig_0_21z };
  assign celloutsig_1_18z = { celloutsig_1_9z[4:0], celloutsig_1_4z, celloutsig_1_14z, celloutsig_1_15z, celloutsig_1_1z } / { 1'h1, celloutsig_1_15z, celloutsig_1_12z, celloutsig_1_7z, celloutsig_1_13z, celloutsig_1_14z, celloutsig_1_11z, celloutsig_1_1z, celloutsig_1_16z };
  assign celloutsig_1_4z = { celloutsig_1_2z[2:0], celloutsig_1_3z } === { in_data[128], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_0_18z = { celloutsig_0_16z[12:9], celloutsig_0_2z, celloutsig_0_10z, 1'h1, celloutsig_0_4z } === { celloutsig_0_16z[10:0], celloutsig_0_14z };
  assign celloutsig_0_33z = celloutsig_0_19z > { in_data[25:18], celloutsig_0_11z };
  assign celloutsig_1_1z = in_data[122:105] > in_data[181:164];
  assign celloutsig_1_5z = in_data[190:182] <= { celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_2z };
  assign celloutsig_0_5z = in_data[39:31] <= { celloutsig_0_3z[1:0], celloutsig_0_2z };
  assign celloutsig_1_12z = { celloutsig_1_1z, celloutsig_1_7z, celloutsig_1_9z } && { celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_10z, celloutsig_1_11z, celloutsig_1_6z, celloutsig_1_7z, celloutsig_1_11z };
  assign celloutsig_1_15z = { celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_13z, celloutsig_1_12z, celloutsig_1_13z } && { celloutsig_1_7z, celloutsig_1_11z, celloutsig_1_5z, celloutsig_1_12z, celloutsig_1_13z };
  assign celloutsig_1_16z = { in_data[171:163], celloutsig_1_12z, celloutsig_1_7z, celloutsig_1_4z } && { celloutsig_1_10z, celloutsig_1_11z, celloutsig_1_10z, celloutsig_1_14z, celloutsig_1_10z, celloutsig_1_5z };
  assign celloutsig_0_43z = ! celloutsig_0_41z[8:2];
  assign celloutsig_1_13z = { in_data[159:140], celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_6z } || { in_data[169:156], celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_9z };
  assign celloutsig_1_9z = { in_data[147], celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_2z } % { 1'h1, in_data[130:127], celloutsig_1_3z, celloutsig_1_0z };
  assign celloutsig_0_1z = in_data[94:87] % { 1'h1, in_data[54:48] };
  assign celloutsig_0_13z = in_data[70:65] % { 1'h1, celloutsig_0_2z[4:0] };
  assign celloutsig_0_2z = celloutsig_0_1z[7:1] % { 1'h1, celloutsig_0_1z[5:0] };
  assign celloutsig_0_3z = in_data[27:25] % 3'h7;
  assign celloutsig_0_36z = { celloutsig_0_24z[7:1], celloutsig_0_33z, celloutsig_0_11z, celloutsig_0_8z, celloutsig_0_34z } * { celloutsig_0_12z[8:0], celloutsig_0_8z, celloutsig_0_5z };
  assign celloutsig_0_4z = celloutsig_0_2z[4:2] * celloutsig_0_2z[3:1];
  assign celloutsig_0_6z = { in_data[53:31], celloutsig_0_2z, 2'h3 } * { 1'h1, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_5z, 1'h1, celloutsig_0_4z, 1'h1, celloutsig_0_4z };
  assign celloutsig_1_3z = { in_data[181:178], celloutsig_1_1z } != { celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_1_14z = { celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_7z, celloutsig_1_10z, celloutsig_1_8z, celloutsig_1_13z } != { in_data[129:121], celloutsig_1_0z, celloutsig_1_7z };
  assign celloutsig_0_10z = { 1'h1, celloutsig_0_3z } != in_data[89:86];
  assign celloutsig_0_28z = celloutsig_0_19z[7:0] != { celloutsig_0_6z[23:17], celloutsig_0_26z };
  assign celloutsig_0_20z = ~^ { celloutsig_0_1z[3:0], celloutsig_0_11z };
  assign celloutsig_0_22z = { celloutsig_0_3z, celloutsig_0_11z, celloutsig_0_3z, celloutsig_0_20z } >> celloutsig_0_1z;
  assign celloutsig_0_41z = { celloutsig_0_19z[6:0], celloutsig_0_18z, celloutsig_0_20z } - celloutsig_0_36z[10:2];
  assign celloutsig_0_42z = celloutsig_0_32z[13:0] - { celloutsig_0_32z[13:3], celloutsig_0_33z, celloutsig_0_7z, celloutsig_0_34z };
  assign celloutsig_1_2z = { in_data[98:96], celloutsig_1_1z } ~^ in_data[122:119];
  assign celloutsig_1_10z = { celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_4z } ~^ in_data[149:147];
  assign celloutsig_0_12z = { celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_1z } ~^ in_data[55:46];
  assign celloutsig_0_16z = { celloutsig_0_6z[24], celloutsig_0_10z, celloutsig_0_11z, celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_13z, celloutsig_0_9z, celloutsig_0_7z } ~^ celloutsig_0_6z[26:14];
  assign celloutsig_0_21z = celloutsig_0_13z ~^ { celloutsig_0_13z[2:1], celloutsig_0_4z, celloutsig_0_20z };
  assign celloutsig_0_24z = { celloutsig_0_12z[8:3], celloutsig_0_5z, celloutsig_0_7z } ~^ { celloutsig_0_6z[11:8], celloutsig_0_3z, celloutsig_0_20z };
  assign celloutsig_0_32z = { celloutsig_0_19z[6:0], celloutsig_0_28z, _02_ } ^ celloutsig_0_6z[20:6];
  assign celloutsig_0_14z = celloutsig_0_13z[4:0] ^ celloutsig_0_1z[4:0];
  assign celloutsig_0_19z = { celloutsig_0_10z, celloutsig_0_1z } ^ { celloutsig_0_1z[6:1], celloutsig_0_7z, celloutsig_0_10z, celloutsig_0_5z };
  assign celloutsig_1_8z = ~((in_data[117] & celloutsig_1_5z) | in_data[103]);
  assign celloutsig_1_11z = ~((celloutsig_1_1z & celloutsig_1_6z) | (celloutsig_1_6z & celloutsig_1_7z));
  assign celloutsig_1_19z = ~((celloutsig_1_14z & celloutsig_1_4z) | (celloutsig_1_13z & celloutsig_1_8z));
  assign celloutsig_0_9z = ~((celloutsig_0_7z & 1'h1) | (celloutsig_0_5z & celloutsig_0_7z));
  assign celloutsig_0_11z = ~((celloutsig_0_8z & in_data[62]) | (celloutsig_0_4z[0] & celloutsig_0_2z[0]));
  assign _01_[12] = _00_;
  assign { out_data[136:128], out_data[96], out_data[45:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_42z, celloutsig_0_43z };
endmodule
