2009. Barrasim: NVIDIA G80 Functional Simulator. Retrieved from https://code.google.com/p/barra-sim/.
2012a. AMD Graphics Cores Next Architecture. Retrieved from http://www.amd.com/la/Documents/GCN_Architecture_whitepaper.pdf.
2012b. Reference Guide: Southern Islands Series Instruction Set Architecture. http://developer.amd.com/wordpress/media/2012/10/AMD_Southern_Islands_Instruction_Set_Architecture.pdf.
2013. AMD APP 3.0 SDK, Kernels and Documentation. Retrieved from http://developer.amd.com/tools-and-sdks/opencl-zone/amd-accelerated-parallel-processing-app-sdk.
Mohammad Abdel-Majeed , Murali Annavaram, Warped register file: A power efficient register file for GPGPUs, Proceedings of the 2013 IEEE 19th International Symposium on High Performance Computer Architecture (HPCA), p.412-423, February 23-27, 2013[doi>10.1109/HPCA.2013.6522337]
A. Bakhoda, G. L. Yuan, W. W. L. Fung, H. Wong, and T. M. Aamodt. 2009. Analyzing CUDA workloads using a detailed GPU simulator. In ISPASS’09.
Raghuraman Balasubramanian , Karthikeyan Sankaralingam, Virtually-aged sampling DMR: unifying circuit failure prediction and circuit failure detection, Proceedings of the 46th Annual IEEE/ACM International Symposium on Microarchitecture, December 07-11, 2013, Davis, California[doi>10.1145/2540708.2540720]
R. Balasubramanian and K. Sankaralingam. 2014. Understanding the impact of gate-level physical reliability effects on whole program execution. In Proceedings of the 20th International Symposium on High Performance Computer Architecture (HPCA’14).
Paolo Bernardi , Michelangelo Grosso , Matteo Sonza Reorda, Hardware-accelerated path-delay fault grading of functional test programs for processor-based systems, Proceedings of the 17th ACM Great Lakes symposium on VLSI, March 11-13, 2007, Stresa-Lago Maggiore, Italy[doi>10.1145/1228784.1228881]
D. Bouvier and B. Sander. 2014. Applying AMD’s Kaveri APU for heterogeneous computing. In Hotchips 2014.
Shuai Che , Michael Boyer , Jiayuan Meng , David Tarjan , Jeremy W. Sheaffer , Sang-Ha Lee , Kevin Skadron, Rodinia: A benchmark suite for heterogeneous computing, Proceedings of the 2009 IEEE International Symposium on Workload Characterization (IISWC), p.44-54, October 04-06, 2009[doi>10.1109/IISWC.2009.5306797]
J. Y. Chen. 2009. GPU technology trends and future requirements. In IEDM’09.
Niket K. Choudhary , Salil V. Wadhavkar , Tanmay A. Shah , Hiran Mayukh , Jayneel Gandhi , Brandon H. Dwiel , Sandeep Navada , Hashem H. Najaf-abadi , Eric Rotenberg, FabScalar: composing synthesizable RTL designs of arbitrary cores within a canonical superscalar template, ACM SIGARCH Computer Architecture News, v.39 n.3, June 2011[doi>10.1145/2024723.2000067]
V. M. del Barrio, C. Gonzalez, J. Roca, A. Fernandez, and E. Espasa. 2006. ATTILA: A cycle-level execution-driven simulator for modern GPU architectures. In ISPASS’06.
Gregory Frederick Diamos , Andrew Robert Kerr , Sudhakar Yalamanchili , Nathan Clark, Ocelot: a dynamic optimization framework for bulk-synchronous applications in heterogeneous systems, Proceedings of the 19th international conference on Parallel architectures and compilation techniques, September 11-15, 2010, Vienna, Austria[doi>10.1145/1854273.1854318]
Dan Ernst , Nam Sung Kim , Shidhartha Das , Sanjay Pant , Rajeev Rao , Toan Pham , Conrad Ziesler , David Blaauw , Todd Austin , Krisztian Flautner , Trevor Mudge, Razor: A Low-Power Pipeline Based on Circuit-Level Timing Speculation, Proceedings of the 36th annual IEEE/ACM International Symposium on Microarchitecture, p.7, December 03-05, 2003
Michael Fried. 2012. GPGPU Architecture Comparison of ATI and NVIDIA GPUs. http://www.microway.com/pdfs/GPGPU_Architecture_and_Performance_Comparison.pdf.
Wilson W.  L. Fung , Tor M. Aamodt, Thread block compaction for efficient SIMT control flow, Proceedings of the 2011 IEEE 17th International Symposium on High Performance Computer Architecture, p.25-36, February 12-16, 2011
Wilson W.  L. Fung , Tor M. Aamodt, Thread block compaction for efficient SIMT control flow, Proceedings of the 2011 IEEE 17th International Symposium on High Performance Computer Architecture, p.25-36, February 12-16, 2011
J. Gaisler. 2001. LEON Sparc Processor.
B. Greskamp, L. Wan, U. R. Karpuzcu, J. J. Cook, J. Torrellas, D. Chen, and C. Zilles. 2009. Blueshift: Designing processors for timing speculation from the ground up. In HPCA’09.
Blake A. Hechtman , Daniel J. Sorin, Exploring memory consistency for massively-threaded throughput-oriented processors, Proceedings of the 40th Annual International Symposium on Computer Architecture, June 23-27, 2013, Tel-Aviv, Israel[doi>10.1145/2485922.2485940]
Sunpyo Hong , Hyesoon Kim, An analytical model for a GPU architecture with memory-level and thread-level parallelism awareness, Proceedings of the 36th annual international symposium on Computer architecture, June 20-24, 2009, Austin, TX, USA[doi>10.1145/1555754.1555775]
Sunpyo Hong , Hyesoon Kim, An integrated GPU power and performance model, Proceedings of the 37th annual international symposium on Computer architecture, June 19-23, 2010, Saint-Malo, France[doi>10.1145/1815961.1815998]
Hyeran Jeon , Murali Annavaram, Warped-DMR: Light-weight Error Detection for GPGPU, Proceedings of the 2012 45th Annual IEEE/ACM International Symposium on Microarchitecture, p.37-47, December 01-05, 2012, Vancouver, B.C., CANADA[doi>10.1109/MICRO.2012.13]
Adwait Jog , Onur Kayiran , Asit K. Mishra , Mahmut T. Kandemir , Onur Mutlu , Ravishankar Iyer , Chita R. Das, Orchestrated scheduling and prefetching for GPGPUs, Proceedings of the 40th Annual International Symposium on Computer Architecture, June 23-27, 2013, Tel-Aviv, Israel[doi>10.1145/2485922.2485951]
Adwait Jog , Onur Kayiran , Nachiappan Chidambaram Nachiappan , Asit K. Mishra , Mahmut T. Kandemir , Onur Mutlu , Ravishankar Iyer , Chita R. Das, OWL: cooperative thread array aware scheduling techniques for improving GPGPU performance, Proceedings of the eighteenth international conference on Architectural support for programming languages and operating systems, March 16-20, 2013, Houston, Texas, USA[doi>10.1145/2451116.2451158]
Hyesoon Kim , Richard Vuduc , Sara Baghsorkhi , Jee Choi , Wen-mei Hwu, Performance Analysis and Tuning for General Purpose Graphics Processing Units, Morgan & Claypool Publishers, 2012
Yunsup Lee , Rimas Avizienis , Alex Bishara , Richard Xia , Derek Lockhart , Christopher Batten , Krste Asanović, Exploring the tradeoffs between programmability and efficiency in data-parallel accelerators, Proceedings of the 38th annual international symposium on Computer architecture, June 04-08, 2011, San Jose, California, USA[doi>10.1145/2000064.2000080]
Jingwen Leng , Tayler Hetherington , Ahmed ElTantawy , Syed Gilani , Nam Sung Kim , Tor M. Aamodt , Vijay Janapa Reddi, GPUWattch: enabling energy optimizations in GPGPUs, Proceedings of the 40th Annual International Symposium on Computer Architecture, June 23-27, 2013, Tel-Aviv, Israel[doi>10.1145/2485922.2485964]
llvmcuda 2009. User Guide for NVPTX Back-end. http://llvm.org/docs/NVPTXUsage.html.
Albert Meixner , Michael E. Bauer , Daniel Sorin, Argus: Low-Cost, Comprehensive Error Detection in Simple Cores, Proceedings of the 40th Annual IEEE/ACM International Symposium on Microarchitecture, p.210-222, December 01-05, 2007[doi>10.1109/MICRO.2007.8]
Jiayuan Meng , David Tarjan , Kevin Skadron, Dynamic warp subdivision for integrated branch and memory divergence tolerance, Proceedings of the 37th annual international symposium on Computer architecture, June 19-23, 2010, Saint-Malo, France[doi>10.1145/1815961.1815992]
Jaikrishnan Menon , Marc De Kruijf , Karthikeyan Sankaralingam, iGPU: exception support and speculative execution on GPUs, Proceedings of the 39th Annual International Symposium on Computer Architecture, June 09-13, 2012, Portland, Oregon
Steven S. Muchnick, Advanced compiler design and implementation, Morgan Kaufmann Publishers Inc., San Francisco, CA, 1998
J. Nakano, P. Montesinos, K. Gharachorloo, and J. Torrellas. 2006. ReViveI/O: Efficient handling of I/O in highly-available rollback-recovery servers. In HPCA’06.
Veynu Narasiman , Michael Shebanow , Chang Joo Lee , Rustam Miftakhutdinov , Onur Mutlu , Yale N. Patt, Improving GPU performance via large warps and two-level warp scheduling, Proceedings of the 44th Annual IEEE/ACM International Symposium on Microarchitecture, December 03-07, 2011, Porto Alegre, Brazil[doi>10.1145/2155620.2155656]
S. Nomura, K. Sankaralingam, and R. Sankaralingam. 2011. A fast and highly accurate path delay emulation framework for logic-emulation of timing speculation. In ITC’11.
nvprof. 2008. NVIDIA CUDA Profiler User Guide. Retrieved from http://docs.nvidia.com/cuda/profiler-users-guide/index.html.
openrisc. 2010. OpenRISC Project. Retrieved from http://opencores.org/project,or1k.
opensparc. 2006. OpenSPARC T1. Retrieved from http://www.opensparc.net.
A. Pellegrini, K. Constantinides, D. Zhang, S. Sudhakar, V. Bertacco, and T. Austin. 2008. CrashTest: A fast high-fidelity FPGA-based resiliency analysis framework. In CICC’08.
Milos Prvulovic , Zheng Zhang , Josep Torrellas, ReVive: cost-effective architectural support for rollback recovery in shared-memory multiprocessors, Proceedings of the 29th annual international symposium on Computer architecture, May 25-29, 2002, Anchorage, Alaska
P. Rech , C. Aguiar , R. Ferreira , C. Frost , L. Carro, Neutron radiation test of graphic processing units, Proceedings of the 2012 IEEE 18th International On-Line Testing Symposium (IOLTS 2012), p.55-60, June 27-29, 2012[doi>10.1109/IOLTS.2012.6313841]
Minsoo Rhu , Mattan Erez, CAPRI: prediction of compaction-adequacy for handling control-divergence in GPGPU architectures, Proceedings of the 39th Annual International Symposium on Computer Architecture, June 09-13, 2012, Portland, Oregon
Timothy G. Rogers , Mike O'Connor , Tor M. Aamodt, Cache-Conscious Wavefront Scheduling, Proceedings of the 2012 45th Annual IEEE/ACM International Symposium on Microarchitecture, p.72-83, December 01-05, 2012, Vancouver, B.C., CANADA[doi>10.1109/MICRO.2012.16]
Richard M. Russell, The CRAY-1 computer system, Communications of the ACM, v.21 n.1, p.63-72, Jan. 1978[doi>10.1145/359327.359336]
John Sartori , Ben Ahrens , Rakesh Kumar, Power balanced pipelines, Proceedings of the 2012 IEEE 18th International Symposium on High-Performance Computer Architecture, p.1-12, February 25-29, 2012[doi>10.1109/HPCA.2012.6169032]
Jaewoong Sim , Aniruddha Dasgupta , Hyesoon Kim , Richard Vuduc, A performance analysis framework for identifying potential benefits in GPGPU applications, Proceedings of the 17th ACM SIGPLAN symposium on Principles and Practice of Parallel Programming, February 25-29, 2012, New Orleans, Louisiana, USA[doi>10.1145/2145816.2145819]
Inderpreet Singh , Arrvindh Shriraman , Wilson W.  L. Fung , Mike O'Connor , Tor M. Aamodt, Cache coherence for GPU architectures, Proceedings of the 2013 IEEE 19th International Symposium on High Performance Computer Architecture (HPCA), p.578-590, February 23-27, 2013[doi>10.1109/HPCA.2013.6522351]
B. J. Smith. 1981. Architecture and applications of the HEP multiprocessor computer system. In SPIE Real Time Signal Processing IV, 241--248.
Jared C. Smolens , Brian T. Gold , Babak Falsafi , James C. Hoe, Reunion: Complexity-Effective Multicore Redundancy, Proceedings of the 39th Annual IEEE/ACM International Symposium on Microarchitecture, p.223-234, December 09-13, 2006[doi>10.1109/MICRO.2006.42]
Daniel J. Sorin , Milo M. K. Martin , Mark D. Hill , David A. Wood, SafetyNet: improving the availability of shared memory multiprocessors with global checkpoint/recovery, Proceedings of the 29th annual international symposium on Computer architecture, May 25-29, 2002, Anchorage, Alaska
Jingweijia Tan , Nilanjan Goswami , Tao Li , Xin Fu, Analyzing soft-error vulnerability on GPGPU microarchitecture, Proceedings of the 2011 IEEE International Symposium on Workload Characterization, p.226-235, November 06-08, 2011[doi>10.1109/IISWC.2011.6114182]
Rafael Ubal , Byunghyun Jang , Perhaad Mistry , Dana Schaa , David Kaeli, Multi2Sim: a simulation framework for CPU-GPU computing, Proceedings of the 21st international conference on Parallel architectures and compilation techniques, September 19-23, 2012, Minneapolis, Minnesota, USA[doi>10.1145/2370816.2370865]
W. J. van der Laan. 2010. Decuda SM 1.1 (G80) disassembler. https://github.com/laanwj/decuda.
Nicholas J. Wang , Sanjay J. Patel, ReStore: Symptom-Based Soft Error Detection in Microprocessors, IEEE Transactions on Dependable and Secure Computing, v.3 n.3, p.188-201, July 2006[doi>10.1109/TDSC.2006.40]
Nicholas J. Wang , Justin Quek , Todd M. Rafacz , Sanjay J. patel, Characterizing the Effects of Transient Faults on a High-Performance Processor Pipeline, Proceedings of the 2004 International Conference on Dependable Systems and Networks, p.61, June 28-July 01, 2004
Ying Zhang , Lu Peng , Bin Li , Jih-Kwon Peir , Jianmin Chen, Architecture comparisons between Nvidia and ATI GPUs: Computation parallelism and data communications, Proceedings of the 2011 IEEE International Symposium on Workload Characterization, p.205-215, November 06-08, 2011[doi>10.1109/IISWC.2011.6114180]
