`timescale 1ns/1ps

module register_bank #(
    parameter int DATA_WIDTH = 8,
    parameter int BUFFER_WIDTH = 32,
    parameter bit EXPOSE_INTERNAL_WIRES = 0
)(
    input  logic                          clk,
    input  logic                          rst_n,
    input  logic                          en,

    input  logic [$clog2(BUFFER_WIDTH)-1:0] input_reg_select,  
    input  logic [$clog2(BUFFER_WIDTH)-1:0] output_reg_select,
    
    input  logic signed [DATA_WIDTH-1:0]  register_data_in, 
    
    output logic signed [DATA_WIDTH-1:0]  register_data_out, 
    
    output logic signed [DATA_WIDTH-1:0]  connect_wires_out [0:BUFFER_WIDTH-1]
);

    logic signed [DATA_WIDTH-1:0] regs [0:BUFFER_WIDTH-1];
    logic [BUFFER_WIDTH-1:0] reg_write_en;

    always_comb begin
        reg_write_en = '0;
        if (en) begin
            reg_write_en[input_reg_select] = 1'b1;
        end
    end

    generate
        genvar r;
        for (r = 0; r < BUFFER_WIDTH; r = r + 1) begin : reg_array
            always_ff @(posedge clk or negedge rst_n) begin
                if (!rst_n) begin
                    regs[r] <= '0;
                end else if (reg_write_en[r]) begin
                    regs[r] <= register_data_in;
                end
            end
        end
    endgenerate

    // 3. Read Selection Multiplexer (Native 2D Mux style)
    assign register_data_out = regs[output_reg_select];

    // 4. Handle Debug Exposure Hooks cleanly
    generate
        if (EXPOSE_INTERNAL_WIRES) begin : gen_expose
            always_comb begin
                for (int w = 0; w < BUFFER_WIDTH; w = w + 1) begin
                    connect_wires_out[w] = regs[w];
                end
            end
        end else begin : gen_hide
            always_comb begin
                for (int i = 0; i < BUFFER_WIDTH; i = i + 1) begin
                    connect_wires_out[i] = '0;
                end
            end
        end
    endgenerate

endmodule