D:/Development-Works/Project-Developments/VHDL_Clap_Lock/src/CL_TESTBENCH.vhdl {1 {vcom -work work -2008 -explicit -stats=none D:/Development-Works/Project-Developments/VHDL_Clap_Lock/src/CL_TESTBENCH.vhdl
Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity CLAP_LOCK_VHDL_TESTBENCH
-- Compiling architecture CL_TESTBENCH_SIML of CLAP_LOCK_VHDL_TESTBENCH
-- Loading entity CLAP_LOCK_VHDL

} {} {}}
