{"vcs1":{"timestamp_begin":1735216901.500058239, "rt":1.79, "ut":0.84, "st":0.30}}
{"vcselab":{"timestamp_begin":1735216903.366613275, "rt":0.92, "ut":0.27, "st":0.13}}
{"link":{"timestamp_begin":1735216904.352405545, "rt":0.36, "ut":0.13, "st":0.14}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1735216900.800336468}
{"VCS_COMP_START_TIME": 1735216900.800336468}
{"VCS_COMP_END_TIME": 1735216911.925213556}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+PERF +notimingchecks"}
{"vcs1": {"peak_mem": 331892}}
{"stitch_vcselab": {"peak_mem": 223360}}
