vhdl work "C:\Users\Serefcan\Desktop\Seref\FPGA_Codes\SequentialLogicExample\top.vhd"
