<!-- HTML header for doxygen 1.8.11-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<link rel="shortcut icon" href="favicon.png" type="image/png">    
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.20"/>
<title>AM64x MCU+ SDK: tisci_msg_rm_udmap_flow_size_thresh_cfg_req Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<style>
.tinav {
    background: #c00;
    /* height: 41.375px; */
    height: 30px;
    }
</style>    
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
  $(document).ready(function() { init_search(); });
/* @license-end */
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="stylesheet.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 40px;">
  <td id="projectlogo"><a href="https://www.ti.com"><img alt="Logo" src="ti_logo.svg"/></a></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">AM64x MCU+ SDK
   &#160;<span id="projectnumber">08.01.00</span>
   </div>
  </td>
   <td>        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.svg"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.svg" alt=""/></a>
          </span>
        </div>
</td>
 </tr>
 </tbody>
</table>
<div class=tinav></div>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.20 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('structtisci__msg__rm__udmap__flow__size__thresh__cfg__req.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">tisci_msg_rm_udmap_flow_size_thresh_cfg_req Struct Reference<div class="ingroups"><a class="el" href="group__DRV__MODULE.html">APIs for SOC Specific Device Drivers</a> &raquo; <a class="el" href="group__DRV__SCICLIENT__MODULE.html">APIs for SCI Client or SYSFW/DMSC FW</a> &raquo; <a class="el" href="group__TISCI.html">Texas Instruments System Controller Interface</a> &raquo; <a class="el" href="group__tisci__rm__udmap.html">tisci_rm_udmap</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Configures a Navigator Subsystem UDMAP receive flow's size threshold fields. </p>
<p>Configures a Navigator Subsystem UDMAP receive flow's size threshold fields</p>
<p>The flow index must be assigned to the host defined in the TISCI header via the RM board configuration resource assignment range list.</p>
<p>It's the user's responsibility to make sure any receive channels using the flow are disabled when changing the receive flow configuration. Otherwise, unknown operation may occur.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">hdr</td><td>Standard TISCI header</td></tr>
    <tr><td class="paramname">valid_params</td><td>Bitfield defining validity of rx flow configuration parameters. The rx flow configuration fields are not valid, and will not be used for flow configuration, if their corresponding valid bit is zero. Valid bit usage: 0 - Valid bit for <a class="el" href="structtisci__msg__rm__udmap__flow__size__thresh__cfg__req.html#a51002325f0d48c53924dc6f22b1b7502">tisci_msg_rm_udmap_flow_size_thresh_cfg_req::rx_size_thresh0</a> 1 - Valid bit for <a class="el" href="structtisci__msg__rm__udmap__flow__size__thresh__cfg__req.html#abe502f6ae91019b5f18f4e105a91eace">tisci_msg_rm_udmap_flow_size_thresh_cfg_req::rx_size_thresh1</a> 2 - Valid bit for <a class="el" href="structtisci__msg__rm__udmap__flow__size__thresh__cfg__req.html#a272f3412a642ac3e6b23a102a0cffd24">tisci_msg_rm_udmap_flow_size_thresh_cfg_req::rx_size_thresh2</a> 3 - Valid bit for <a class="el" href="structtisci__msg__rm__udmap__flow__size__thresh__cfg__req.html#a614e9c1273352efd5303a41b17624722">tisci_msg_rm_udmap_flow_size_thresh_cfg_req::rx_fdq0_sz1_qnum</a> 4 - Valid bit for <a class="el" href="structtisci__msg__rm__udmap__flow__size__thresh__cfg__req.html#a7ca0a0be87b0a1f2d9d6c2a2836e0f18">tisci_msg_rm_udmap_flow_size_thresh_cfg_req::rx_fdq0_sz2_qnum</a> 5 - Valid bit for <a class="el" href="structtisci__msg__rm__udmap__flow__size__thresh__cfg__req.html#a55d539187bc5e6a79735a57fdaeed671">tisci_msg_rm_udmap_flow_size_thresh_cfg_req::rx_fdq0_sz3_qnum</a> 6 - Valid bit for <a class="el" href="structtisci__msg__rm__udmap__flow__size__thresh__cfg__req.html#a987b3285c9e62ba659e97aa6c420524d">tisci_msg_rm_udmap_flow_size_thresh_cfg_req::rx_size_thresh_en</a></td></tr>
    <tr><td class="paramname">nav_id</td><td>SoC device ID of Navigator Subsystem from which the receive flow is allocated</td></tr>
    <tr><td class="paramname">flow_index</td><td>UDMAP receive flow index for optional configuration.</td></tr>
    <tr><td class="paramname">rx_size_thresh0</td><td>UDMAP receive flow packet size threshold 0 configuration to be programmed into the rx_size_thresh0 field of the flow's RFLOW_RFF register. The value must be provided in 32-byte units due to a 5-bit left shift performed by the hardware prior to comparison to packet size. See the UDMAP section of the TRM for more information on this setting and the shift on comparison.</td></tr>
  </table>
  </dd>
</dl>
<p>This field is only valid if <a class="el" href="group__tisci__rm__udmap.html#gaabd1fda94c81a748bb07154401301f0d">TISCI_MSG_VALUE_RM_UDMAP_FLOW_SIZE_THRESH0_VALID</a> is set in <a class="el" href="structtisci__msg__rm__udmap__flow__size__thresh__cfg__req.html#ac35e1be0aec103002eadb431505b71dd">tisci_msg_rm_udmap_flow_size_thresh_cfg_req::valid_params</a>.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">rx_size_thresh1</td><td>UDMAP receive flow packet size threshold 1 configuration to be programmed into the rx_size_thresh1 field of the flow's RFLOW_RFF register. The value must be provided in 32-byte units due to a 5-bit left shift performed by the hardware prior to comparison to packet size. See the UDMAP section of the TRM for more information on this setting and the shift on comparison.</td></tr>
  </table>
  </dd>
</dl>
<p>This field is only valid if <a class="el" href="group__tisci__rm__udmap.html#ga0c4ee42b295919033cdc21c459832012">TISCI_MSG_VALUE_RM_UDMAP_FLOW_SIZE_THRESH1_VALID</a> is set in <a class="el" href="structtisci__msg__rm__udmap__flow__size__thresh__cfg__req.html#ac35e1be0aec103002eadb431505b71dd">tisci_msg_rm_udmap_flow_size_thresh_cfg_req::valid_params</a>.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">rx_size_thresh2</td><td>UDMAP receive flow packet size threshold 2 configuration to be programmed into the rx_size_thresh2 field of the flow's RFLOW_RFG register. The value must be provided in 32-byte units due to a 5-bit left shift performed by the hardware prior to comparison to packet size. See the UDMAP section of the TRM for more information on this setting and the shift on comparison.</td></tr>
  </table>
  </dd>
</dl>
<p>This field is only valid if <a class="el" href="group__tisci__rm__udmap.html#ga0828e092c96fb66062cc69379a273b64">TISCI_MSG_VALUE_RM_UDMAP_FLOW_SIZE_THRESH2_VALID</a> is set in <a class="el" href="structtisci__msg__rm__udmap__flow__size__thresh__cfg__req.html#ac35e1be0aec103002eadb431505b71dd">tisci_msg_rm_udmap_flow_size_thresh_cfg_req::valid_params</a>.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">rx_fdq0_sz1_qnum</td><td>UDMAP receive flow free descriptor queue for size threshold 1 configuration to be programmed into the rx_fdq0_sz1_qnum field of the flow's RFLOW_RFG register. See the UDMAP section of the TRM for more information on this setting. The specified free queue must be valid within the Navigator Subsystem and must be owned by the host, or a subordinate of the host, who owns the receive flow index and who is making the optional configuration request.</td></tr>
  </table>
  </dd>
</dl>
<p>This field is only valid if <a class="el" href="group__tisci__rm__udmap.html#ga396d044af2ac9bdec95b237f97f52769">TISCI_MSG_VALUE_RM_UDMAP_FLOW_FDQ0_SZ1_QNUM_VALID</a> is set in <a class="el" href="structtisci__msg__rm__udmap__flow__size__thresh__cfg__req.html#ac35e1be0aec103002eadb431505b71dd">tisci_msg_rm_udmap_flow_size_thresh_cfg_req::valid_params</a>.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">rx_fdq0_sz2_qnum</td><td>UDMAP receive flow free descriptor queue for size threshold 2 configuration to be programmed into the rx_fdq0_sz2_qnum field of the flow's RFLOW_RFH register. See the UDMAP section of the TRM for more information on this setting. The specified free queue must be valid within the Navigator Subsystem and must be owned by the host, or a subordinate of the host, who owns the receive flow index and who is making the optional configuration request.</td></tr>
  </table>
  </dd>
</dl>
<p>This field is only valid if <a class="el" href="group__tisci__rm__udmap.html#ga38dd8a611a3c85cde48717f70ff9afe1">TISCI_MSG_VALUE_RM_UDMAP_FLOW_FDQ0_SZ2_QNUM_VALID</a> is set in <a class="el" href="structtisci__msg__rm__udmap__flow__size__thresh__cfg__req.html#ac35e1be0aec103002eadb431505b71dd">tisci_msg_rm_udmap_flow_size_thresh_cfg_req::valid_params</a>.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">rx_fdq0_sz3_qnum</td><td>UDMAP receive flow free descriptor queue for size threshold 3 configuration to be programmed into the rx_fdq0_sz3_qnum field of the flow's RFLOW_RFH register. See the UDMAP section of the TRM for more information on this setting. The specified free queue must be valid within the Navigator Subsystem and must be owned by the host, or a subordinate of the host, who owns the receive flow index and who is making the optional configuration request.</td></tr>
  </table>
  </dd>
</dl>
<p>This field is only valid if <a class="el" href="group__tisci__rm__udmap.html#ga696696e53bf785a71d2424a45d95ad02">TISCI_MSG_VALUE_RM_UDMAP_FLOW_FDQ0_SZ3_QNUM_VALID</a> is set in <a class="el" href="structtisci__msg__rm__udmap__flow__size__thresh__cfg__req.html#ac35e1be0aec103002eadb431505b71dd">tisci_msg_rm_udmap_flow_size_thresh_cfg_req::valid_params</a>.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">rx_size_thresh_en</td><td>UDMAP receive flow packet size based free buffer queue enable configuration to be programmed into the rx_size_thresh_en field of the RFLOW_RFC register. See the UDMAP section of the TRM for more information on this setting. This parameter can be no greater than <a class="el" href="group__tisci__rm__udmap.html#ga0c4cc34ee550f5cf845e806edeb8e9f3">TISCI_MSG_VALUE_RM_UDMAP_RX_FLOW_SIZE_THRESH_MAX</a></td></tr>
  </table>
  </dd>
</dl>
<p>This field is only valid if <a class="el" href="group__tisci__rm__udmap.html#gaf37aebf549f3d71287182870aa15d485">TISCI_MSG_VALUE_RM_UDMAP_FLOW_SIZE_THRESH_EN_VALID</a> is set in <a class="el" href="structtisci__msg__rm__udmap__flow__size__thresh__cfg__req.html#ac35e1be0aec103002eadb431505b71dd">tisci_msg_rm_udmap_flow_size_thresh_cfg_req::valid_params</a>. </p>
</div><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a80245c161489b1d1546a54fe9460f182"><td class="memItemLeft" align="right" valign="top">struct <a class="el" href="structtisci__header.html">tisci_header</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtisci__msg__rm__udmap__flow__size__thresh__cfg__req.html#a80245c161489b1d1546a54fe9460f182">hdr</a></td></tr>
<tr class="separator:a80245c161489b1d1546a54fe9460f182"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac35e1be0aec103002eadb431505b71dd"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtisci__msg__rm__udmap__flow__size__thresh__cfg__req.html#ac35e1be0aec103002eadb431505b71dd">valid_params</a></td></tr>
<tr class="separator:ac35e1be0aec103002eadb431505b71dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af4604b3a981a85ada3312dfbeabaaba3"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtisci__msg__rm__udmap__flow__size__thresh__cfg__req.html#af4604b3a981a85ada3312dfbeabaaba3">nav_id</a></td></tr>
<tr class="separator:af4604b3a981a85ada3312dfbeabaaba3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeeb4f05ea3842e6cc5b5269071605079"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtisci__msg__rm__udmap__flow__size__thresh__cfg__req.html#aeeb4f05ea3842e6cc5b5269071605079">flow_index</a></td></tr>
<tr class="separator:aeeb4f05ea3842e6cc5b5269071605079"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a51002325f0d48c53924dc6f22b1b7502"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtisci__msg__rm__udmap__flow__size__thresh__cfg__req.html#a51002325f0d48c53924dc6f22b1b7502">rx_size_thresh0</a></td></tr>
<tr class="separator:a51002325f0d48c53924dc6f22b1b7502"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe502f6ae91019b5f18f4e105a91eace"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtisci__msg__rm__udmap__flow__size__thresh__cfg__req.html#abe502f6ae91019b5f18f4e105a91eace">rx_size_thresh1</a></td></tr>
<tr class="separator:abe502f6ae91019b5f18f4e105a91eace"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a272f3412a642ac3e6b23a102a0cffd24"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtisci__msg__rm__udmap__flow__size__thresh__cfg__req.html#a272f3412a642ac3e6b23a102a0cffd24">rx_size_thresh2</a></td></tr>
<tr class="separator:a272f3412a642ac3e6b23a102a0cffd24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a614e9c1273352efd5303a41b17624722"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtisci__msg__rm__udmap__flow__size__thresh__cfg__req.html#a614e9c1273352efd5303a41b17624722">rx_fdq0_sz1_qnum</a></td></tr>
<tr class="separator:a614e9c1273352efd5303a41b17624722"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ca0a0be87b0a1f2d9d6c2a2836e0f18"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtisci__msg__rm__udmap__flow__size__thresh__cfg__req.html#a7ca0a0be87b0a1f2d9d6c2a2836e0f18">rx_fdq0_sz2_qnum</a></td></tr>
<tr class="separator:a7ca0a0be87b0a1f2d9d6c2a2836e0f18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a55d539187bc5e6a79735a57fdaeed671"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtisci__msg__rm__udmap__flow__size__thresh__cfg__req.html#a55d539187bc5e6a79735a57fdaeed671">rx_fdq0_sz3_qnum</a></td></tr>
<tr class="separator:a55d539187bc5e6a79735a57fdaeed671"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a987b3285c9e62ba659e97aa6c420524d"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtisci__msg__rm__udmap__flow__size__thresh__cfg__req.html#a987b3285c9e62ba659e97aa6c420524d">rx_size_thresh_en</a></td></tr>
<tr class="separator:a987b3285c9e62ba659e97aa6c420524d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Field Documentation</h2>
<a id="a80245c161489b1d1546a54fe9460f182"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a80245c161489b1d1546a54fe9460f182">&#9670;&nbsp;</a></span>hdr</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct <a class="el" href="structtisci__header.html">tisci_header</a> tisci_msg_rm_udmap_flow_size_thresh_cfg_req::hdr</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac35e1be0aec103002eadb431505b71dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac35e1be0aec103002eadb431505b71dd">&#9670;&nbsp;</a></span>valid_params</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t tisci_msg_rm_udmap_flow_size_thresh_cfg_req::valid_params</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af4604b3a981a85ada3312dfbeabaaba3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af4604b3a981a85ada3312dfbeabaaba3">&#9670;&nbsp;</a></span>nav_id</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t tisci_msg_rm_udmap_flow_size_thresh_cfg_req::nav_id</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aeeb4f05ea3842e6cc5b5269071605079"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeeb4f05ea3842e6cc5b5269071605079">&#9670;&nbsp;</a></span>flow_index</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t tisci_msg_rm_udmap_flow_size_thresh_cfg_req::flow_index</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a51002325f0d48c53924dc6f22b1b7502"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a51002325f0d48c53924dc6f22b1b7502">&#9670;&nbsp;</a></span>rx_size_thresh0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t tisci_msg_rm_udmap_flow_size_thresh_cfg_req::rx_size_thresh0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abe502f6ae91019b5f18f4e105a91eace"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abe502f6ae91019b5f18f4e105a91eace">&#9670;&nbsp;</a></span>rx_size_thresh1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t tisci_msg_rm_udmap_flow_size_thresh_cfg_req::rx_size_thresh1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a272f3412a642ac3e6b23a102a0cffd24"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a272f3412a642ac3e6b23a102a0cffd24">&#9670;&nbsp;</a></span>rx_size_thresh2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t tisci_msg_rm_udmap_flow_size_thresh_cfg_req::rx_size_thresh2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a614e9c1273352efd5303a41b17624722"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a614e9c1273352efd5303a41b17624722">&#9670;&nbsp;</a></span>rx_fdq0_sz1_qnum</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t tisci_msg_rm_udmap_flow_size_thresh_cfg_req::rx_fdq0_sz1_qnum</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7ca0a0be87b0a1f2d9d6c2a2836e0f18"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7ca0a0be87b0a1f2d9d6c2a2836e0f18">&#9670;&nbsp;</a></span>rx_fdq0_sz2_qnum</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t tisci_msg_rm_udmap_flow_size_thresh_cfg_req::rx_fdq0_sz2_qnum</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a55d539187bc5e6a79735a57fdaeed671"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a55d539187bc5e6a79735a57fdaeed671">&#9670;&nbsp;</a></span>rx_fdq0_sz3_qnum</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t tisci_msg_rm_udmap_flow_size_thresh_cfg_req::rx_fdq0_sz3_qnum</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a987b3285c9e62ba659e97aa6c420524d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a987b3285c9e62ba659e97aa6c420524d">&#9670;&nbsp;</a></span>rx_size_thresh_en</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t tisci_msg_rm_udmap_flow_size_thresh_cfg_req::rx_size_thresh_en</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- HTML footer for doxygen 1.8.11-->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="structtisci__msg__rm__udmap__flow__size__thresh__cfg__req.html">tisci_msg_rm_udmap_flow_size_thresh_cfg_req</a></li>
    <li class="footer">generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.20 </li>
  </ul>
</div>
</body>
</html>
