Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Wed Dec 14 19:14:00 2022
| Host         : EECS-DIGITAL-55 running 64-bit Ubuntu 20.04.5 LTS
| Command      : report_timing -file /tmp/tmp.4gATFA/obj/synthrpt_report_timing.rpt
| Design       : top_level
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             4.677ns  (required time - arrival time)
  Source:                 processor/exec/mem_bank/pc_4_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out_100_clk_divider  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/exec/mem_bank/geometry_ram/BRAM_reg_0/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_100_clk_divider_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_100_clk_divider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_100_clk_divider_1 rise@10.000ns - clk_out_100_clk_divider rise@0.000ns)
  Data Path Delay:        4.572ns  (logic 1.145ns (25.045%)  route 3.427ns (74.955%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.238ns = ( 7.762 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.562ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100_clk_divider rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.066    clk_div/inst/clk_in_100_clk_divider
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.111    -3.045 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.803    -2.242    clk_div/inst/clk_out_100_clk_divider
                         BUFG (Prop_bufg_I_O)         0.096    -2.146 r  clk_div/inst/clkout1_buf/O
                         net (fo=47643, unplaced)     0.584    -1.562    processor/exec/mem_bank/clk_out_100
                         FDSE                                         r  processor/exec/mem_bank/pc_4_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDSE (Prop_fdse_C_Q)         0.478    -1.084 r  processor/exec/mem_bank/pc_4_reg[0]/Q
                         net (fo=1, unplaced)         0.965    -0.119    processor/exec/mem_bank/geometry_ram/BRAM_reg_3_i_2_0[0]
                         LUT6 (Prop_lut6_I0_O)        0.295     0.176 f  processor/exec/mem_bank/geometry_ram/BRAM_reg_3_i_3/O
                         net (fo=1, unplaced)         0.732     0.908    processor/exec/mem_bank/geometry_ram/BRAM_reg_3_i_3_n_0
                         LUT3 (Prop_lut3_I0_O)        0.124     1.032 f  processor/exec/mem_bank/geometry_ram/BRAM_reg_3_i_2/O
                         net (fo=3, unplaced)         0.467     1.499    processor/exec/mem_bank/geometry_ram/pc_4_reg[0]
                         LUT5 (Prop_lut5_I0_O)        0.124     1.623 r  processor/exec/mem_bank/geometry_ram/BRAM_reg_0_i_3/O
                         net (fo=2, unplaced)         0.460     2.083    processor/decode/BRAM_reg_5
                         LUT2 (Prop_lut2_I1_O)        0.124     2.207 r  processor/decode/BRAM_reg_0_i_1__0/O
                         net (fo=22, unplaced)        0.803     3.010    processor/exec/mem_bank/geometry_ram/BRAM_reg_5_2[0]
                         RAMB36E1                                     r  processor/exec/mem_bank/geometry_ram/BRAM_reg_0/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_100_clk_divider_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_div/inst/clk_in_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    11.850    clk_div/inst/clk_in_100_clk_divider
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.381     6.470 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.763     7.232    clk_div/inst/clk_out_100_clk_divider
                         BUFG (Prop_bufg_I_O)         0.091     7.323 r  clk_div/inst/clkout1_buf/O
                         net (fo=47643, unplaced)     0.439     7.762    processor/exec/mem_bank/geometry_ram/clk_out_100
                         RAMB36E1                                     r  processor/exec/mem_bank/geometry_ram/BRAM_reg_0/CLKARDCLK
                         clock pessimism              0.531     8.293    
                         clock uncertainty           -0.074     8.219    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532     7.687    processor/exec/mem_bank/geometry_ram/BRAM_reg_0
  -------------------------------------------------------------------
                         required time                          7.687    
                         arrival time                          -3.010    
  -------------------------------------------------------------------
                         slack                                  4.677    




