

================================================================
== Vivado HLS Report for 'dense'
================================================================
* Date:           Thu Jan 25 11:38:16 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        dense
* Solution:       S4
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  40.00|    34.961|        5.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  32118|  32118|  32118|  32118|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------+-------+-------+----------+-----------+-----------+------+----------+
        |                      |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name      |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------+-------+-------+----------+-----------+-----------+------+----------+
        |- memset_dense_array  |      9|      9|         1|          -|          -|    10|    no    |
        |- Dense_Loop          |  32060|  32060|      3206|          -|          -|    10|    no    |
        | + Flat_Loop          |   3201|   3201|         4|          2|          1|  1600|    yes   |
        |- Sum_Loop            |     24|     24|         7|          2|          1|    10|    yes   |
        |- Prediction_Loop     |     19|     19|        11|          1|          1|    10|    yes   |
        +----------------------+-------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    152|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|     12|     717|   2549|    -|
|Memory           |       32|      -|      96|     10|    0|
|Multiplexer      |        -|      -|       -|    260|    -|
|Register         |        0|      -|     380|     96|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |       32|     12|    1193|   3067|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |       11|      5|       1|      5|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |dense_fadd_32ns_3bkb_U1  |dense_fadd_32ns_3bkb  |        0|      2|  177|  385|    0|
    |dense_fdiv_32ns_3dEe_U3  |dense_fdiv_32ns_3dEe  |        0|      0|  268|  978|    0|
    |dense_fexp_32ns_3eOg_U4  |dense_fexp_32ns_3eOg  |        0|      7|  144|  866|    0|
    |dense_fmul_32ns_3cud_U2  |dense_fmul_32ns_3cud  |        0|      3|  128|  320|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                    |                      |        0|     12|  717| 2549|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +-----------------+---------------------+---------+----+----+-----+-------+-----+------+-------------+
    |      Memory     |        Module       | BRAM_18K| FF | LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +-----------------+---------------------+---------+----+----+-----+-------+-----+------+-------------+
    |dense_array_U    |dense_dense_array    |        0|  64|   5|    0|     10|   32|     1|          320|
    |dense_bias_U     |dense_dense_bias     |        0|  32|   5|    0|     10|   32|     1|          320|
    |dense_weights_U  |dense_dense_weights  |       32|   0|   0|    0|  16000|   32|     1|       512000|
    +-----------------+---------------------+---------+----+----+-----+-------+-----+------+-------------+
    |Total            |                     |       32|  96|  10|    0|  16020|   96|     3|       512640|
    +-----------------+---------------------+---------+----+----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |add_ln18_1_fu_369_p2     |     +    |      0|  0|  15|          15|          15|
    |add_ln18_fu_363_p2       |     +    |      0|  0|  15|          15|          15|
    |add_ln8_fu_285_p2        |     +    |      0|  0|  13|           4|           1|
    |d_fu_308_p2              |     +    |      0|  0|  13|           4|           1|
    |f_fu_328_p2              |     +    |      0|  0|  13|          11|           1|
    |i_fu_385_p2              |     +    |      0|  0|  13|           4|           1|
    |j_fu_402_p2              |     +    |      0|  0|  13|           4|           1|
    |icmp_ln11_fu_302_p2      |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln16_fu_322_p2      |   icmp   |      0|  0|  13|          11|          10|
    |icmp_ln27_fu_379_p2      |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln33_fu_396_p2      |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln8_fu_296_p2       |   icmp   |      0|  0|   9|           4|           4|
    |ap_enable_pp0            |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp1            |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp2            |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp2_iter1  |    xor   |      0|  0|   2|           2|           1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 152|          89|          68|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                     |  59|         14|    1|         14|
    |ap_enable_reg_pp0_iter1       |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter3       |   9|          2|    1|          2|
    |ap_enable_reg_pp2_iter1       |   9|          2|    1|          2|
    |ap_enable_reg_pp2_iter10      |   9|          2|    1|          2|
    |ap_phi_mux_f_0_phi_fu_194_p4  |   9|          2|   11|         22|
    |ap_phi_mux_i_0_phi_fu_229_p4  |   9|          2|    4|          8|
    |d_0_reg_179                   |   9|          2|    4|          8|
    |dense_array_address0          |  27|          5|    4|         20|
    |dense_array_d0                |  15|          3|   32|         96|
    |f_0_reg_190                   |   9|          2|   11|         22|
    |grp_fu_247_p0                 |  21|          4|   32|        128|
    |grp_fu_247_p1                 |  21|          4|   32|        128|
    |i_0_reg_225                   |   9|          2|    4|          8|
    |j_0_reg_236                   |   9|          2|    4|          8|
    |phi_ln8_reg_168               |   9|          2|    4|          8|
    |sum_0_reg_213                 |   9|          2|   32|         64|
    |w_sum_0_reg_201               |   9|          2|   32|         64|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 260|         56|  211|        606|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                        |  13|   0|   13|          0|
    |ap_enable_reg_pp0_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter3          |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1          |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter10         |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter2          |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter3          |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter4          |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter5          |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter6          |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter7          |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter8          |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter9          |   1|   0|    1|          0|
    |d_0_reg_179                      |   4|   0|    4|          0|
    |d_reg_425                        |   4|   0|    4|          0|
    |f_0_reg_190                      |  11|   0|   11|          0|
    |f_reg_445                        |  11|   0|   11|          0|
    |i_0_reg_225                      |   4|   0|    4|          0|
    |i_reg_494                        |   4|   0|    4|          0|
    |icmp_ln16_reg_441                |   1|   0|    1|          0|
    |icmp_ln16_reg_441_pp0_iter1_reg  |   1|   0|    1|          0|
    |icmp_ln27_reg_490                |   1|   0|    1|          0|
    |icmp_ln33_reg_509                |   1|   0|    1|          0|
    |j_0_reg_236                      |   4|   0|    4|          0|
    |phi_ln8_reg_168                  |   4|   0|    4|          0|
    |reg_279                          |  32|   0|   32|          0|
    |sum_0_reg_213                    |  32|   0|   32|          0|
    |w_sum_0_reg_201                  |  32|   0|   32|          0|
    |zext_ln16_reg_436                |   4|   0|   15|         11|
    |zext_ln18_reg_430                |   4|   0|   64|         60|
    |zext_ln35_reg_518                |   4|   0|   64|         60|
    |icmp_ln27_reg_490                |  64|  32|    1|          0|
    |icmp_ln33_reg_509                |  64|  32|    1|          0|
    |zext_ln35_reg_518                |  64|  32|   64|         60|
    +---------------------------------+----+----+-----+-----------+
    |Total                            | 380|  96|  385|        191|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs |     dense    | return value |
|ap_rst               |  in |    1| ap_ctrl_hs |     dense    | return value |
|ap_start             |  in |    1| ap_ctrl_hs |     dense    | return value |
|ap_done              | out |    1| ap_ctrl_hs |     dense    | return value |
|ap_idle              | out |    1| ap_ctrl_hs |     dense    | return value |
|ap_ready             | out |    1| ap_ctrl_hs |     dense    | return value |
|flat_array_address0  | out |   11|  ap_memory |  flat_array  |     array    |
|flat_array_ce0       | out |    1|  ap_memory |  flat_array  |     array    |
|flat_array_q0        |  in |   32|  ap_memory |  flat_array  |     array    |
|prediction_address0  | out |    4|  ap_memory |  prediction  |     array    |
|prediction_ce0       | out |    1|  ap_memory |  prediction  |     array    |
|prediction_we0       | out |    1|  ap_memory |  prediction  |     array    |
|prediction_d0        | out |   32|  ap_memory |  prediction  |     array    |
+---------------------+-----+-----+------------+--------------+--------------+

