{"top":"global.multiple_sipo_test",
"namespaces":{
  "global":{
    "modules":{
      "DFF_init0_has_ceTrue_has_resetFalse_has_async_resetFalse":{
        "type":["Record",[
          ["I","BitIn"],
          ["O","Bit"],
          ["CLK",["Named","coreir.clkIn"]],
          ["CE","BitIn"]
        ]],
        "instances":{
          "inst0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",1]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",1],"1'h0"]}
          },
          "inst1$inst0":{
            "modref":"corebit.mux"
          }
        },
        "connections":[
          ["self.CLK","inst0.clk"],
          ["inst1$inst0.out","inst0.in.0"],
          ["inst1$inst0.in0","inst0.out.0"],
          ["self.O","inst0.out.0"],
          ["self.I","inst1$inst0.in1"],
          ["self.CE","inst1$inst0.sel"]
        ]
      },
      "SIPO4CE":{
        "type":["Record",[
          ["I","BitIn"],
          ["O",["Array",4,"Bit"]],
          ["CLK",["Named","coreir.clkIn"]],
          ["CE","BitIn"]
        ]],
        "instances":{
          "inst0$inst0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",1]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",1],"1'h0"]}
          },
          "inst0$inst1$inst0":{
            "modref":"corebit.mux"
          },
          "inst1$inst0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",1]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",1],"1'h0"]}
          },
          "inst1$inst1$inst0":{
            "modref":"corebit.mux"
          },
          "inst2$inst0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",1]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",1],"1'h0"]}
          },
          "inst2$inst1$inst0":{
            "modref":"corebit.mux"
          },
          "inst3$inst0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",1]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",1],"1'h0"]}
          },
          "inst3$inst1$inst0":{
            "modref":"corebit.mux"
          }
        },
        "connections":[
          ["self.CLK","inst0$inst0.clk"],
          ["inst0$inst1$inst0.out","inst0$inst0.in.0"],
          ["inst0$inst1$inst0.in0","inst0$inst0.out.0"],
          ["inst1$inst1$inst0.in1","inst0$inst0.out.0"],
          ["self.O.0","inst0$inst0.out.0"],
          ["self.I","inst0$inst1$inst0.in1"],
          ["self.CE","inst0$inst1$inst0.sel"],
          ["self.CLK","inst1$inst0.clk"],
          ["inst1$inst1$inst0.out","inst1$inst0.in.0"],
          ["inst1$inst1$inst0.in0","inst1$inst0.out.0"],
          ["inst2$inst1$inst0.in1","inst1$inst0.out.0"],
          ["self.O.1","inst1$inst0.out.0"],
          ["self.CE","inst1$inst1$inst0.sel"],
          ["self.CLK","inst2$inst0.clk"],
          ["inst2$inst1$inst0.out","inst2$inst0.in.0"],
          ["inst2$inst1$inst0.in0","inst2$inst0.out.0"],
          ["inst3$inst1$inst0.in1","inst2$inst0.out.0"],
          ["self.O.2","inst2$inst0.out.0"],
          ["self.CE","inst2$inst1$inst0.sel"],
          ["self.CLK","inst3$inst0.clk"],
          ["inst3$inst1$inst0.out","inst3$inst0.in.0"],
          ["inst3$inst1$inst0.in0","inst3$inst0.out.0"],
          ["self.O.3","inst3$inst0.out.0"],
          ["self.CE","inst3$inst1$inst0.sel"]
        ]
      },
      "_Mux2":{
        "type":["Record",[
          ["I",["Array",2,"BitIn"]],
          ["S","BitIn"],
          ["O","Bit"]
        ]],
        "instances":{
          "inst0":{
            "modref":"corebit.mux"
          }
        },
        "connections":[
          ["self.I.0","inst0.in0"],
          ["self.I.1","inst0.in1"],
          ["self.O","inst0.out"],
          ["self.S","inst0.sel"]
        ]
      },
      "multiple_sipo_test":{
        "type":["Record",[
          ["I","BitIn"],
          ["O",["Array",4,"Bit"]],
          ["CLK",["Named","coreir.clkIn"]]
        ]],
        "instances":{
          "const_1_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",1]},
            "modargs":{"value":[["BitVector",1],"1'h1"]}
          },
          "inst0$op_0$inst0$inst0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",1]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",1],"1'h0"]}
          },
          "inst0$op_0$inst0$inst1$inst0":{
            "modref":"corebit.mux"
          },
          "inst0$op_0$inst1$inst0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",1]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",1],"1'h0"]}
          },
          "inst0$op_0$inst1$inst1$inst0":{
            "modref":"corebit.mux"
          },
          "inst0$op_0$inst2$inst0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",1]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",1],"1'h0"]}
          },
          "inst0$op_0$inst2$inst1$inst0":{
            "modref":"corebit.mux"
          },
          "inst0$op_0$inst3$inst0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",1]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",1],"1'h0"]}
          },
          "inst0$op_0$inst3$inst1$inst0":{
            "modref":"corebit.mux"
          }
        },
        "connections":[
          ["inst0$op_0$inst0$inst1$inst0.sel","const_1_1.out.0"],
          ["inst0$op_0$inst1$inst1$inst0.sel","const_1_1.out.0"],
          ["inst0$op_0$inst2$inst1$inst0.sel","const_1_1.out.0"],
          ["inst0$op_0$inst3$inst1$inst0.sel","const_1_1.out.0"],
          ["self.CLK","inst0$op_0$inst0$inst0.clk"],
          ["inst0$op_0$inst0$inst1$inst0.out","inst0$op_0$inst0$inst0.in.0"],
          ["inst0$op_0$inst0$inst1$inst0.in0","inst0$op_0$inst0$inst0.out.0"],
          ["inst0$op_0$inst1$inst1$inst0.in1","inst0$op_0$inst0$inst0.out.0"],
          ["self.O.0","inst0$op_0$inst0$inst0.out.0"],
          ["self.I","inst0$op_0$inst0$inst1$inst0.in1"],
          ["self.CLK","inst0$op_0$inst1$inst0.clk"],
          ["inst0$op_0$inst1$inst1$inst0.out","inst0$op_0$inst1$inst0.in.0"],
          ["inst0$op_0$inst1$inst1$inst0.in0","inst0$op_0$inst1$inst0.out.0"],
          ["inst0$op_0$inst2$inst1$inst0.in1","inst0$op_0$inst1$inst0.out.0"],
          ["self.O.1","inst0$op_0$inst1$inst0.out.0"],
          ["self.CLK","inst0$op_0$inst2$inst0.clk"],
          ["inst0$op_0$inst2$inst1$inst0.out","inst0$op_0$inst2$inst0.in.0"],
          ["inst0$op_0$inst2$inst1$inst0.in0","inst0$op_0$inst2$inst0.out.0"],
          ["inst0$op_0$inst3$inst1$inst0.in1","inst0$op_0$inst2$inst0.out.0"],
          ["self.O.2","inst0$op_0$inst2$inst0.out.0"],
          ["self.CLK","inst0$op_0$inst3$inst0.clk"],
          ["inst0$op_0$inst3$inst1$inst0.out","inst0$op_0$inst3$inst0.in.0"],
          ["inst0$op_0$inst3$inst1$inst0.in0","inst0$op_0$inst3$inst0.out.0"],
          ["self.O.3","inst0$op_0$inst3$inst0.out.0"]
        ]
      }
    }
  }
}
}