// Seed: 3973293330
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_8;
  assign id_7 = 1;
  wire id_9;
endmodule
module module_1 (
    output logic id_0,
    input  logic id_1,
    input  tri0  id_2,
    output logic id_3
);
  localparam id_5 = id_5;
  always begin : LABEL_0
    id_3 <= -1;
    id_0 <= "";
  end
  logic id_6, id_7, id_8 = -1, id_9, id_10, id_11;
  always id_6 <= id_11 | 1 ? id_1 : id_9;
  wire id_12;
  logic id_13, id_14, id_15 = -1;
  wire id_16;
  module_0 modCall_1 (
      id_12,
      id_12,
      id_16,
      id_12,
      id_16,
      id_16,
      id_16
  );
  assign id_0 = 1;
  assign id_7 = 1'b0;
  assign id_0 = id_15;
  wire id_17;
  assign id_6 = 1;
endmodule
