Release 12.4 - xst M.81d (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Reading design: ADR_ctl.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "ADR_ctl.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "ADR_ctl"
Output Format                      : NGC
Target Device                      : xc3s50a-4-tq144

---- Source Options
Top Module Name                    : ADR_ctl
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "//maxwell/zjf10$/353/CPU/ADD_R.vhd" in Library work.
Entity <add_r> compiled.
Entity <add_r> (Architecture <struct>) compiled.
Compiling vhdl file "//maxwell/zjf10$/353/CPU/ADD_ctl.vhd" in Library work.
Architecture behavioral of Entity adr_ctl is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <ADR_ctl> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ADD_R> in library <work> (architecture <struct>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <ADR_ctl> in library <work> (Architecture <behavioral>).
WARNING:Xst:819 - "//maxwell/zjf10$/353/CPU/ADD_ctl.vhd" line 50: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <op>, <ADR_in>, <Curr_adr>
Entity <ADR_ctl> analyzed. Unit <ADR_ctl> generated.

Analyzing Entity <ADD_R> in library <work> (Architecture <struct>).
WARNING:Xst:819 - "//maxwell/zjf10$/353/CPU/ADD_R.vhd" line 42: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <SEL>, <ADD_in>
Entity <ADD_R> analyzed. Unit <ADD_R> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <ADD_R>.
    Related source file is "//maxwell/zjf10$/353/CPU/ADD_R.vhd".
WARNING:Xst:737 - Found 16-bit latch for signal <a0>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <a1>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <a2>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 16-bit 4-to-1 multiplexer for signal <ADD_out>.
    Summary:
	inferred  16 Multiplexer(s).
Unit <ADD_R> synthesized.


Synthesizing Unit <ADR_ctl>.
    Related source file is "//maxwell/zjf10$/353/CPU/ADD_ctl.vhd".
WARNING:Xst:1780 - Signal <ADR_r> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:737 - Found 1-bit latch for signal <ADR_buffer_0>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ADR_buffer_1>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ADR_buffer_2>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ADR_buffer_3>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ADR_buffer_4>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ADR_buffer_5>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ADR_buffer_6>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ADR_buffer_7>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ADR_buffer_8>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ADR_buffer_9>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ADR_buffer_10>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ADR_buffer_11>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ADR_buffer_12>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ADR_buffer_13>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ADR_buffer_14>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ADR_buffer_15>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 16-bit adder for signal <ADR_buffer$add0000> created at line 56.
    Found 16-bit subtractor for signal <ADR_buffer$sub0000> created at line 57.
    Found 1-bit 4-to-1 multiplexer for signal <ADR_buffer_0$mux0001> created at line 53.
    Found 1-bit 4-to-1 multiplexer for signal <ADR_buffer_1$mux0001> created at line 53.
    Found 1-bit 4-to-1 multiplexer for signal <ADR_buffer_10$mux0001> created at line 53.
    Found 1-bit 4-to-1 multiplexer for signal <ADR_buffer_11$mux0001> created at line 53.
    Found 1-bit 4-to-1 multiplexer for signal <ADR_buffer_12$mux0001> created at line 53.
    Found 1-bit 4-to-1 multiplexer for signal <ADR_buffer_13$mux0001> created at line 53.
    Found 1-bit 4-to-1 multiplexer for signal <ADR_buffer_14$mux0001> created at line 53.
    Found 1-bit 4-to-1 multiplexer for signal <ADR_buffer_15$mux0001> created at line 53.
    Found 1-bit 4-to-1 multiplexer for signal <ADR_buffer_2$mux0001> created at line 53.
    Found 1-bit 4-to-1 multiplexer for signal <ADR_buffer_3$mux0001> created at line 53.
    Found 1-bit 4-to-1 multiplexer for signal <ADR_buffer_4$mux0001> created at line 53.
    Found 1-bit 4-to-1 multiplexer for signal <ADR_buffer_5$mux0001> created at line 53.
    Found 1-bit 4-to-1 multiplexer for signal <ADR_buffer_6$mux0001> created at line 53.
    Found 1-bit 4-to-1 multiplexer for signal <ADR_buffer_7$mux0001> created at line 53.
    Found 1-bit 4-to-1 multiplexer for signal <ADR_buffer_8$mux0001> created at line 53.
    Found 1-bit 4-to-1 multiplexer for signal <ADR_buffer_9$mux0001> created at line 53.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  16 Multiplexer(s).
Unit <ADR_ctl> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 16-bit adder                                          : 1
 16-bit subtractor                                     : 1
# Latches                                              : 19
 1-bit latch                                           : 16
 16-bit latch                                          : 3
# Multiplexers                                         : 17
 1-bit 4-to-1 multiplexer                              : 16
 16-bit 4-to-1 multiplexer                             : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 16-bit adder                                          : 1
 16-bit subtractor                                     : 1
# Latches                                              : 19
 1-bit latch                                           : 16
 16-bit latch                                          : 3
# Multiplexers                                         : 17
 1-bit 4-to-1 multiplexer                              : 16
 16-bit 4-to-1 multiplexer                             : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <ADR_ctl> ...

Optimizing unit <ADD_R> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ADR_ctl, actual ratio is 10.

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : ADR_ctl.ngr
Top Level Output File Name         : ADR_ctl
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 37

Cell Usage :
# BELS                             : 179
#      GND                         : 1
#      LUT2                        : 3
#      LUT3                        : 48
#      LUT4                        : 48
#      MUXCY                       : 30
#      MUXF5                       : 16
#      VCC                         : 1
#      XORCY                       : 32
# FlipFlops/Latches                : 64
#      LD                          : 16
#      LDE                         : 48
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 36
#      IBUF                        : 20
#      OBUF                        : 16
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s50atq144-4 

 Number of Slices:                       60  out of    704     8%  
 Number of Slice Flip Flops:             64  out of   1408     4%  
 Number of 4 input LUTs:                 99  out of   1408     7%  
 Number of IOs:                          37
 Number of bonded IOBs:                  37  out of    108    34%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
acti                               | BUFGP                  | 64    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 7.110ns (Maximum Frequency: 140.647MHz)
   Minimum input arrival time before clock: 8.152ns
   Maximum output required time after clock: 8.061ns
   Maximum combinational path delay: 9.035ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'acti'
  Clock period: 7.110ns (frequency: 140.647MHz)
  Total number of paths / destination ports: 880 / 64
-------------------------------------------------------------------------
Delay:               7.110ns (Levels of Logic = 20)
  Source:            AD_REG/a1_0 (LATCH)
  Destination:       ADR_buffer_15 (LATCH)
  Source Clock:      acti falling
  Destination Clock: acti falling

  Data Path: AD_REG/a1_0 to ADR_buffer_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              1   0.728   0.500  AD_REG/a1_0 (AD_REG/a1_0)
     LUT3:I1->O            3   0.643   0.534  AD_REG/Mmux_ADD_out2_SW0 (N34)
     LUT4:I3->O            1   0.648   0.000  AD_REG/Mmux_ADD_out21 (AD_REG/Mmux_ADD_out2)
     MUXCY:S->O            1   0.632   0.000  Msub_ADR_buffer_sub0000_cy<0> (Msub_ADR_buffer_sub0000_cy<0>)
     MUXCY:CI->O           1   0.065   0.000  Msub_ADR_buffer_sub0000_cy<1> (Msub_ADR_buffer_sub0000_cy<1>)
     MUXCY:CI->O           1   0.065   0.000  Msub_ADR_buffer_sub0000_cy<2> (Msub_ADR_buffer_sub0000_cy<2>)
     MUXCY:CI->O           1   0.065   0.000  Msub_ADR_buffer_sub0000_cy<3> (Msub_ADR_buffer_sub0000_cy<3>)
     MUXCY:CI->O           1   0.065   0.000  Msub_ADR_buffer_sub0000_cy<4> (Msub_ADR_buffer_sub0000_cy<4>)
     MUXCY:CI->O           1   0.065   0.000  Msub_ADR_buffer_sub0000_cy<5> (Msub_ADR_buffer_sub0000_cy<5>)
     MUXCY:CI->O           1   0.065   0.000  Msub_ADR_buffer_sub0000_cy<6> (Msub_ADR_buffer_sub0000_cy<6>)
     MUXCY:CI->O           1   0.065   0.000  Msub_ADR_buffer_sub0000_cy<7> (Msub_ADR_buffer_sub0000_cy<7>)
     MUXCY:CI->O           1   0.065   0.000  Msub_ADR_buffer_sub0000_cy<8> (Msub_ADR_buffer_sub0000_cy<8>)
     MUXCY:CI->O           1   0.065   0.000  Msub_ADR_buffer_sub0000_cy<9> (Msub_ADR_buffer_sub0000_cy<9>)
     MUXCY:CI->O           1   0.065   0.000  Msub_ADR_buffer_sub0000_cy<10> (Msub_ADR_buffer_sub0000_cy<10>)
     MUXCY:CI->O           1   0.065   0.000  Msub_ADR_buffer_sub0000_cy<11> (Msub_ADR_buffer_sub0000_cy<11>)
     MUXCY:CI->O           1   0.065   0.000  Msub_ADR_buffer_sub0000_cy<12> (Msub_ADR_buffer_sub0000_cy<12>)
     MUXCY:CI->O           1   0.065   0.000  Msub_ADR_buffer_sub0000_cy<13> (Msub_ADR_buffer_sub0000_cy<13>)
     MUXCY:CI->O           0   0.065   0.000  Msub_ADR_buffer_sub0000_cy<14> (Msub_ADR_buffer_sub0000_cy<14>)
     XORCY:CI->O           1   0.844   0.500  Msub_ADR_buffer_sub0000_xor<15> (ADR_buffer_sub0000<15>)
     LUT3:I1->O            1   0.643   0.000  Mmux_ADR_buffer_15_mux0001_3 (Mmux_ADR_buffer_15_mux0001_3)
     MUXF5:I1->O           1   0.276   0.000  Mmux_ADR_buffer_15_mux0001_2_f5 (ADR_buffer_15_mux0001)
     LD:D                      0.252          ADR_buffer_15
    ----------------------------------------
    Total                      7.110ns (5.576ns logic, 1.534ns route)
                                       (78.4% logic, 21.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'acti'
  Total number of paths / destination ports: 976 / 64
-------------------------------------------------------------------------
Offset:              8.152ns (Levels of Logic = 21)
  Source:            SEL<0> (PAD)
  Destination:       ADR_buffer_15 (LATCH)
  Destination Clock: acti falling

  Data Path: SEL<0> to ADR_buffer_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            67   0.849   1.416  SEL_0_IBUF (SEL_0_IBUF)
     LUT3:I0->O            3   0.648   0.534  AD_REG/Mmux_ADD_out2_SW0 (N34)
     LUT4:I3->O            1   0.648   0.000  AD_REG/Mmux_ADD_out21 (AD_REG/Mmux_ADD_out2)
     MUXCY:S->O            1   0.632   0.000  Msub_ADR_buffer_sub0000_cy<0> (Msub_ADR_buffer_sub0000_cy<0>)
     MUXCY:CI->O           1   0.065   0.000  Msub_ADR_buffer_sub0000_cy<1> (Msub_ADR_buffer_sub0000_cy<1>)
     MUXCY:CI->O           1   0.065   0.000  Msub_ADR_buffer_sub0000_cy<2> (Msub_ADR_buffer_sub0000_cy<2>)
     MUXCY:CI->O           1   0.065   0.000  Msub_ADR_buffer_sub0000_cy<3> (Msub_ADR_buffer_sub0000_cy<3>)
     MUXCY:CI->O           1   0.065   0.000  Msub_ADR_buffer_sub0000_cy<4> (Msub_ADR_buffer_sub0000_cy<4>)
     MUXCY:CI->O           1   0.065   0.000  Msub_ADR_buffer_sub0000_cy<5> (Msub_ADR_buffer_sub0000_cy<5>)
     MUXCY:CI->O           1   0.065   0.000  Msub_ADR_buffer_sub0000_cy<6> (Msub_ADR_buffer_sub0000_cy<6>)
     MUXCY:CI->O           1   0.065   0.000  Msub_ADR_buffer_sub0000_cy<7> (Msub_ADR_buffer_sub0000_cy<7>)
     MUXCY:CI->O           1   0.065   0.000  Msub_ADR_buffer_sub0000_cy<8> (Msub_ADR_buffer_sub0000_cy<8>)
     MUXCY:CI->O           1   0.065   0.000  Msub_ADR_buffer_sub0000_cy<9> (Msub_ADR_buffer_sub0000_cy<9>)
     MUXCY:CI->O           1   0.065   0.000  Msub_ADR_buffer_sub0000_cy<10> (Msub_ADR_buffer_sub0000_cy<10>)
     MUXCY:CI->O           1   0.065   0.000  Msub_ADR_buffer_sub0000_cy<11> (Msub_ADR_buffer_sub0000_cy<11>)
     MUXCY:CI->O           1   0.065   0.000  Msub_ADR_buffer_sub0000_cy<12> (Msub_ADR_buffer_sub0000_cy<12>)
     MUXCY:CI->O           1   0.065   0.000  Msub_ADR_buffer_sub0000_cy<13> (Msub_ADR_buffer_sub0000_cy<13>)
     MUXCY:CI->O           0   0.065   0.000  Msub_ADR_buffer_sub0000_cy<14> (Msub_ADR_buffer_sub0000_cy<14>)
     XORCY:CI->O           1   0.844   0.500  Msub_ADR_buffer_sub0000_xor<15> (ADR_buffer_sub0000<15>)
     LUT3:I1->O            1   0.643   0.000  Mmux_ADR_buffer_15_mux0001_3 (Mmux_ADR_buffer_15_mux0001_3)
     MUXF5:I1->O           1   0.276   0.000  Mmux_ADR_buffer_15_mux0001_2_f5 (ADR_buffer_15_mux0001)
     LD:D                      0.252          ADR_buffer_15
    ----------------------------------------
    Total                      8.152ns (5.702ns logic, 2.450ns route)
                                       (69.9% logic, 30.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'acti'
  Total number of paths / destination ports: 48 / 16
-------------------------------------------------------------------------
Offset:              8.061ns (Levels of Logic = 3)
  Source:            AD_REG/a0_15 (LATCH)
  Destination:       ADR_out<15> (PAD)
  Source Clock:      acti falling

  Data Path: AD_REG/a0_15 to ADR_out<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              1   0.728   0.563  AD_REG/a0_15 (AD_REG/a0_15)
     LUT3:I0->O            3   0.648   0.534  AD_REG/Mmux_ADD_out14_SW0 (N4)
     LUT4:I3->O            1   0.648   0.420  AD_REG/Mmux_ADD_out14 (ADR_out_15_OBUF)
     OBUF:I->O                 4.520          ADR_out_15_OBUF (ADR_out<15>)
    ----------------------------------------
    Total                      8.061ns (6.544ns logic, 1.517ns route)
                                       (81.2% logic, 18.8% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 48 / 16
-------------------------------------------------------------------------
Delay:               9.035ns (Levels of Logic = 4)
  Source:            SEL<0> (PAD)
  Destination:       ADR_out<14> (PAD)

  Data Path: SEL<0> to ADR_out<14>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            67   0.849   1.416  SEL_0_IBUF (SEL_0_IBUF)
     LUT3:I0->O            3   0.648   0.534  AD_REG/Mmux_ADD_out12_SW0 (N6)
     LUT4:I3->O            1   0.648   0.420  AD_REG/Mmux_ADD_out12 (ADR_out_14_OBUF)
     OBUF:I->O                 4.520          ADR_out_14_OBUF (ADR_out<14>)
    ----------------------------------------
    Total                      9.035ns (6.665ns logic, 2.370ns route)
                                       (73.8% logic, 26.2% route)

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 4.99 secs
 
--> 

Total memory usage is 135888 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   22 (   0 filtered)
Number of infos    :    0 (   0 filtered)

