

================================================================
== Vitis HLS Report for 'compute_scores_target'
================================================================
* Date:           Sat Dec 11 19:29:48 2021

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        project_1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.879 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_75_1_VITIS_LOOP_76_2  |        ?|        ?|        10|          1|          1|     ?|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 11


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 1
  Pipeline-0 : II = 1, D = 11, States = { 1 2 3 4 5 6 7 8 9 10 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%n = alloca i32 1"   --->   Operation 13 'alloca' 'n' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%nh = alloca i32 1"   --->   Operation 14 'alloca' 'nh' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 15 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%layer_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %layer"   --->   Operation 16 'read' 'layer_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%num_of_nodes_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %num_of_nodes"   --->   Operation 17 'read' 'num_of_nodes_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i28 %scores_target_V, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 18 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i28 %nodes_features_proj_V_0, i28 %nodes_features_proj_V_1, i28 %nodes_features_proj_V_2, i28 %nodes_features_proj_V_3, i28 %nodes_features_proj_V_4, i28 %nodes_features_proj_V_5, i28 %nodes_features_proj_V_6, i28 %nodes_features_proj_V_7, i28 %nodes_features_proj_V_8, i28 %nodes_features_proj_V_9, i28 %nodes_features_proj_V_10, i28 %nodes_features_proj_V_11, i28 %nodes_features_proj_V_12, i28 %nodes_features_proj_V_13, i28 %nodes_features_proj_V_14, i28 %nodes_features_proj_V_15, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 19 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %layer_read, i2 0"   --->   Operation 20 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %num_of_nodes_read, i2 0"   --->   Operation 21 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.38ns)   --->   "%store_ln75 = store i34 0, i34 %indvar_flatten" [GAT_compute.cpp:75]   --->   Operation 22 'store' 'store_ln75' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 23 [1/1] (0.38ns)   --->   "%store_ln75 = store i3 0, i3 %nh" [GAT_compute.cpp:75]   --->   Operation 23 'store' 'store_ln75' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 24 [1/1] (0.38ns)   --->   "%store_ln75 = store i10 0, i10 %n" [GAT_compute.cpp:75]   --->   Operation 24 'store' 'store_ln75' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln75 = br void" [GAT_compute.cpp:75]   --->   Operation 25 'br' 'br_ln75' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.27>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%n_1 = load i10 %n"   --->   Operation 26 'load' 'n_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i34 %indvar_flatten" [GAT_compute.cpp:75]   --->   Operation 27 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%n_cast = zext i10 %n_1"   --->   Operation 28 'zext' 'n_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 29 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.85ns)   --->   "%icmp_ln76 = icmp_eq  i32 %n_cast, i32 %num_of_nodes_read" [GAT_compute.cpp:76]   --->   Operation 30 'icmp' 'icmp_ln76' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.90ns)   --->   "%icmp_ln75 = icmp_eq  i34 %indvar_flatten_load, i34 %tmp_s" [GAT_compute.cpp:75]   --->   Operation 31 'icmp' 'icmp_ln75' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.90ns)   --->   "%add_ln75_1 = add i34 %indvar_flatten_load, i34 1" [GAT_compute.cpp:75]   --->   Operation 32 'add' 'add_ln75_1' <Predicate = true> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln75 = br i1 %icmp_ln75, void %._crit_edge.loopexit, void" [GAT_compute.cpp:75]   --->   Operation 33 'br' 'br_ln75' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.30ns)   --->   "%select_ln75 = select i1 %icmp_ln76, i10 0, i10 %n_1" [GAT_compute.cpp:75]   --->   Operation 34 'select' 'select_ln75' <Predicate = (!icmp_ln75)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.72ns)   --->   "%add_ln76 = add i10 %select_ln75, i10 1" [GAT_compute.cpp:76]   --->   Operation 35 'add' 'add_ln76' <Predicate = (!icmp_ln75)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.38ns)   --->   "%store_ln75 = store i34 %add_ln75_1, i34 %indvar_flatten" [GAT_compute.cpp:75]   --->   Operation 36 'store' 'store_ln75' <Predicate = (!icmp_ln75)> <Delay = 0.38>
ST_2 : Operation 37 [1/1] (0.38ns)   --->   "%store_ln76 = store i10 %add_ln76, i10 %n" [GAT_compute.cpp:76]   --->   Operation 37 'store' 'store_ln76' <Predicate = (!icmp_ln75)> <Delay = 0.38>

State 3 <SV = 2> <Delay = 2.77>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%nh_load = load i3 %nh" [GAT_compute.cpp:75]   --->   Operation 38 'load' 'nh_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.57ns)   --->   "%add_ln75 = add i3 %nh_load, i3 1" [GAT_compute.cpp:75]   --->   Operation 39 'add' 'add_ln75' <Predicate = (icmp_ln76)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.27ns)   --->   "%select_ln75_1 = select i1 %icmp_ln76, i3 %add_ln75, i3 %nh_load" [GAT_compute.cpp:75]   --->   Operation 40 'select' 'select_ln75_1' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node add_ln1169)   --->   "%zext_ln81 = zext i3 %select_ln75_1" [GAT_compute.cpp:81]   --->   Operation 41 'zext' 'zext_ln81' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln75 = zext i3 %select_ln75_1" [GAT_compute.cpp:75]   --->   Operation 42 'zext' 'zext_ln75' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [3/3] (0.99ns) (grouped into DSP with root node add_ln81)   --->   "%mul_ln75 = mul i10 %zext_ln75, i10 200" [GAT_compute.cpp:75]   --->   Operation 43 'mul' 'mul_ln75' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln75_1 = zext i3 %select_ln75_1" [GAT_compute.cpp:75]   --->   Operation 44 'zext' 'zext_ln75_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.70ns)   --->   "%add_ln75_2 = add i5 %tmp, i5 %zext_ln75_1" [GAT_compute.cpp:75]   --->   Operation 45 'add' 'add_ln75_2' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln1171 = zext i5 %add_ln75_2"   --->   Operation 46 'zext' 'zext_ln1171' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%scoring_fn_target_V_0_addr = getelementptr i28 %scoring_fn_target_V_0, i64 0, i64 %zext_ln1171"   --->   Operation 47 'getelementptr' 'scoring_fn_target_V_0_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [2/2] (0.69ns)   --->   "%scoring_fn_target_V_0_load = load i5 %scoring_fn_target_V_0_addr" [GAT_compute.cpp:75]   --->   Operation 48 'load' 'scoring_fn_target_V_0_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 20> <RAM>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%scoring_fn_target_V_1_addr = getelementptr i28 %scoring_fn_target_V_1, i64 0, i64 %zext_ln1171"   --->   Operation 49 'getelementptr' 'scoring_fn_target_V_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [2/2] (0.69ns)   --->   "%scoring_fn_target_V_1_load = load i5 %scoring_fn_target_V_1_addr" [GAT_compute.cpp:75]   --->   Operation 50 'load' 'scoring_fn_target_V_1_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 20> <RAM>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%scoring_fn_target_V_2_addr = getelementptr i28 %scoring_fn_target_V_2, i64 0, i64 %zext_ln1171"   --->   Operation 51 'getelementptr' 'scoring_fn_target_V_2_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [2/2] (0.69ns)   --->   "%scoring_fn_target_V_2_load = load i5 %scoring_fn_target_V_2_addr" [GAT_compute.cpp:75]   --->   Operation 52 'load' 'scoring_fn_target_V_2_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 20> <RAM>
ST_3 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node add_ln1169)   --->   "%shl_ln1169 = shl i10 %select_ln75, i10 2"   --->   Operation 53 'shl' 'shl_ln1169' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.72ns) (out node of the LUT)   --->   "%add_ln1169 = add i10 %shl_ln1169, i10 %zext_ln81"   --->   Operation 54 'add' 'add_ln1169' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln1169 = zext i10 %add_ln1169"   --->   Operation 55 'zext' 'zext_ln1169' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%nodes_features_proj_V_0_addr = getelementptr i28 %nodes_features_proj_V_0, i64 0, i64 %zext_ln1169"   --->   Operation 56 'getelementptr' 'nodes_features_proj_V_0_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%nodes_features_proj_V_1_addr = getelementptr i28 %nodes_features_proj_V_1, i64 0, i64 %zext_ln1169"   --->   Operation 57 'getelementptr' 'nodes_features_proj_V_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%nodes_features_proj_V_2_addr = getelementptr i28 %nodes_features_proj_V_2, i64 0, i64 %zext_ln1169"   --->   Operation 58 'getelementptr' 'nodes_features_proj_V_2_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [2/2] (1.20ns)   --->   "%nodes_features_proj_V_0_load = load i10 %nodes_features_proj_V_0_addr"   --->   Operation 59 'load' 'nodes_features_proj_V_0_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 800> <RAM>
ST_3 : Operation 60 [2/2] (1.20ns)   --->   "%nodes_features_proj_V_1_load = load i10 %nodes_features_proj_V_1_addr"   --->   Operation 60 'load' 'nodes_features_proj_V_1_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 800> <RAM>
ST_3 : Operation 61 [2/2] (1.20ns)   --->   "%nodes_features_proj_V_2_load = load i10 %nodes_features_proj_V_2_addr"   --->   Operation 61 'load' 'nodes_features_proj_V_2_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 800> <RAM>
ST_3 : Operation 62 [1/1] (0.38ns)   --->   "%store_ln75 = store i3 %select_ln75_1, i3 %nh" [GAT_compute.cpp:75]   --->   Operation 62 'store' 'store_ln75' <Predicate = true> <Delay = 0.38>

State 4 <SV = 3> <Delay = 1.20>
ST_4 : Operation 63 [2/3] (0.99ns) (grouped into DSP with root node add_ln81)   --->   "%mul_ln75 = mul i10 %zext_ln75, i10 200" [GAT_compute.cpp:75]   --->   Operation 63 'mul' 'mul_ln75' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 64 [1/2] (0.69ns)   --->   "%scoring_fn_target_V_0_load = load i5 %scoring_fn_target_V_0_addr" [GAT_compute.cpp:75]   --->   Operation 64 'load' 'scoring_fn_target_V_0_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 20> <RAM>
ST_4 : Operation 65 [1/2] (0.69ns)   --->   "%scoring_fn_target_V_1_load = load i5 %scoring_fn_target_V_1_addr" [GAT_compute.cpp:75]   --->   Operation 65 'load' 'scoring_fn_target_V_1_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 20> <RAM>
ST_4 : Operation 66 [1/2] (0.69ns)   --->   "%scoring_fn_target_V_2_load = load i5 %scoring_fn_target_V_2_addr" [GAT_compute.cpp:75]   --->   Operation 66 'load' 'scoring_fn_target_V_2_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 20> <RAM>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%scoring_fn_target_V_3_addr = getelementptr i28 %scoring_fn_target_V_3, i64 0, i64 %zext_ln1171"   --->   Operation 67 'getelementptr' 'scoring_fn_target_V_3_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 68 [2/2] (0.69ns)   --->   "%scoring_fn_target_V_3_load = load i5 %scoring_fn_target_V_3_addr" [GAT_compute.cpp:75]   --->   Operation 68 'load' 'scoring_fn_target_V_3_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 20> <RAM>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%scoring_fn_target_V_4_addr = getelementptr i28 %scoring_fn_target_V_4, i64 0, i64 %zext_ln1171"   --->   Operation 69 'getelementptr' 'scoring_fn_target_V_4_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 70 [2/2] (0.69ns)   --->   "%scoring_fn_target_V_4_load = load i5 %scoring_fn_target_V_4_addr" [GAT_compute.cpp:75]   --->   Operation 70 'load' 'scoring_fn_target_V_4_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 20> <RAM>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%scoring_fn_target_V_5_addr = getelementptr i28 %scoring_fn_target_V_5, i64 0, i64 %zext_ln1171"   --->   Operation 71 'getelementptr' 'scoring_fn_target_V_5_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 72 [2/2] (0.69ns)   --->   "%scoring_fn_target_V_5_load = load i5 %scoring_fn_target_V_5_addr" [GAT_compute.cpp:75]   --->   Operation 72 'load' 'scoring_fn_target_V_5_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 20> <RAM>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%nodes_features_proj_V_3_addr = getelementptr i28 %nodes_features_proj_V_3, i64 0, i64 %zext_ln1169"   --->   Operation 73 'getelementptr' 'nodes_features_proj_V_3_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%nodes_features_proj_V_4_addr = getelementptr i28 %nodes_features_proj_V_4, i64 0, i64 %zext_ln1169"   --->   Operation 74 'getelementptr' 'nodes_features_proj_V_4_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%nodes_features_proj_V_5_addr = getelementptr i28 %nodes_features_proj_V_5, i64 0, i64 %zext_ln1169"   --->   Operation 75 'getelementptr' 'nodes_features_proj_V_5_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 76 [1/2] (1.20ns)   --->   "%nodes_features_proj_V_0_load = load i10 %nodes_features_proj_V_0_addr"   --->   Operation 76 'load' 'nodes_features_proj_V_0_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 800> <RAM>
ST_4 : Operation 77 [1/2] (1.20ns)   --->   "%nodes_features_proj_V_1_load = load i10 %nodes_features_proj_V_1_addr"   --->   Operation 77 'load' 'nodes_features_proj_V_1_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 800> <RAM>
ST_4 : Operation 78 [1/2] (1.20ns)   --->   "%nodes_features_proj_V_2_load = load i10 %nodes_features_proj_V_2_addr"   --->   Operation 78 'load' 'nodes_features_proj_V_2_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 800> <RAM>
ST_4 : Operation 79 [2/2] (1.20ns)   --->   "%nodes_features_proj_V_3_load = load i10 %nodes_features_proj_V_3_addr"   --->   Operation 79 'load' 'nodes_features_proj_V_3_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 800> <RAM>
ST_4 : Operation 80 [2/2] (1.20ns)   --->   "%nodes_features_proj_V_4_load = load i10 %nodes_features_proj_V_4_addr"   --->   Operation 80 'load' 'nodes_features_proj_V_4_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 800> <RAM>
ST_4 : Operation 81 [2/2] (1.20ns)   --->   "%nodes_features_proj_V_5_load = load i10 %nodes_features_proj_V_5_addr"   --->   Operation 81 'load' 'nodes_features_proj_V_5_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 800> <RAM>

State 5 <SV = 4> <Delay = 2.87>
ST_5 : Operation 82 [1/3] (0.00ns) (grouped into DSP with root node add_ln81)   --->   "%mul_ln75 = mul i10 %zext_ln75, i10 200" [GAT_compute.cpp:75]   --->   Operation 82 'mul' 'mul_ln75' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%sext_ln75 = sext i28 %scoring_fn_target_V_0_load" [GAT_compute.cpp:75]   --->   Operation 83 'sext' 'sext_ln75' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "%sext_ln75_1 = sext i28 %scoring_fn_target_V_1_load" [GAT_compute.cpp:75]   --->   Operation 84 'sext' 'sext_ln75_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%sext_ln75_2 = sext i28 %scoring_fn_target_V_2_load" [GAT_compute.cpp:75]   --->   Operation 85 'sext' 'sext_ln75_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 86 [1/2] (0.69ns)   --->   "%scoring_fn_target_V_3_load = load i5 %scoring_fn_target_V_3_addr" [GAT_compute.cpp:75]   --->   Operation 86 'load' 'scoring_fn_target_V_3_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 20> <RAM>
ST_5 : Operation 87 [1/2] (0.69ns)   --->   "%scoring_fn_target_V_4_load = load i5 %scoring_fn_target_V_4_addr" [GAT_compute.cpp:75]   --->   Operation 87 'load' 'scoring_fn_target_V_4_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 20> <RAM>
ST_5 : Operation 88 [1/2] (0.69ns)   --->   "%scoring_fn_target_V_5_load = load i5 %scoring_fn_target_V_5_addr" [GAT_compute.cpp:75]   --->   Operation 88 'load' 'scoring_fn_target_V_5_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 20> <RAM>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "%scoring_fn_target_V_6_addr = getelementptr i28 %scoring_fn_target_V_6, i64 0, i64 %zext_ln1171"   --->   Operation 89 'getelementptr' 'scoring_fn_target_V_6_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 90 [2/2] (0.69ns)   --->   "%scoring_fn_target_V_6_load = load i5 %scoring_fn_target_V_6_addr" [GAT_compute.cpp:75]   --->   Operation 90 'load' 'scoring_fn_target_V_6_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 20> <RAM>
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "%scoring_fn_target_V_7_addr = getelementptr i28 %scoring_fn_target_V_7, i64 0, i64 %zext_ln1171"   --->   Operation 91 'getelementptr' 'scoring_fn_target_V_7_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 92 [2/2] (0.69ns)   --->   "%scoring_fn_target_V_7_load = load i5 %scoring_fn_target_V_7_addr" [GAT_compute.cpp:75]   --->   Operation 92 'load' 'scoring_fn_target_V_7_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 20> <RAM>
ST_5 : Operation 93 [1/1] (0.00ns)   --->   "%scoring_fn_target_V_8_addr = getelementptr i28 %scoring_fn_target_V_8, i64 0, i64 %zext_ln1171"   --->   Operation 93 'getelementptr' 'scoring_fn_target_V_8_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 94 [2/2] (0.69ns)   --->   "%scoring_fn_target_V_8_load = load i5 %scoring_fn_target_V_8_addr" [GAT_compute.cpp:75]   --->   Operation 94 'load' 'scoring_fn_target_V_8_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 20> <RAM>
ST_5 : Operation 95 [1/1] (0.00ns)   --->   "%nodes_features_proj_V_6_addr = getelementptr i28 %nodes_features_proj_V_6, i64 0, i64 %zext_ln1169"   --->   Operation 95 'getelementptr' 'nodes_features_proj_V_6_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 96 [1/1] (0.00ns)   --->   "%nodes_features_proj_V_7_addr = getelementptr i28 %nodes_features_proj_V_7, i64 0, i64 %zext_ln1169"   --->   Operation 96 'getelementptr' 'nodes_features_proj_V_7_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 97 [1/1] (0.00ns)   --->   "%nodes_features_proj_V_8_addr = getelementptr i28 %nodes_features_proj_V_8, i64 0, i64 %zext_ln1169"   --->   Operation 97 'getelementptr' 'nodes_features_proj_V_8_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 98 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln81 = add i10 %mul_ln75, i10 %select_ln75" [GAT_compute.cpp:81]   --->   Operation 98 'add' 'add_ln81' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 99 [1/1] (0.00ns)   --->   "%sext_ln1171 = sext i28 %nodes_features_proj_V_0_load"   --->   Operation 99 'sext' 'sext_ln1171' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 100 [1/1] (2.87ns)   --->   "%mul_ln1171 = mul i46 %sext_ln75, i46 %sext_ln1171"   --->   Operation 100 'mul' 'mul_ln1171' <Predicate = true> <Delay = 2.87> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 101 [1/1] (0.00ns)   --->   "%sext_ln1171_64 = sext i28 %nodes_features_proj_V_1_load"   --->   Operation 101 'sext' 'sext_ln1171_64' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 102 [1/1] (2.87ns)   --->   "%mul_ln1171_64 = mul i46 %sext_ln75_1, i46 %sext_ln1171_64"   --->   Operation 102 'mul' 'mul_ln1171_64' <Predicate = true> <Delay = 2.87> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 103 [1/1] (0.00ns)   --->   "%tmp_64 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %mul_ln1171, i32 18, i32 45"   --->   Operation 103 'partselect' 'tmp_64' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 104 [1/1] (0.00ns)   --->   "%sext_ln1171_65 = sext i28 %nodes_features_proj_V_2_load"   --->   Operation 104 'sext' 'sext_ln1171_65' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 105 [1/1] (2.87ns)   --->   "%mul_ln1171_65 = mul i46 %sext_ln75_2, i46 %sext_ln1171_65"   --->   Operation 105 'mul' 'mul_ln1171_65' <Predicate = true> <Delay = 2.87> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 106 [1/2] (1.20ns)   --->   "%nodes_features_proj_V_3_load = load i10 %nodes_features_proj_V_3_addr"   --->   Operation 106 'load' 'nodes_features_proj_V_3_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 800> <RAM>
ST_5 : Operation 107 [1/2] (1.20ns)   --->   "%nodes_features_proj_V_4_load = load i10 %nodes_features_proj_V_4_addr"   --->   Operation 107 'load' 'nodes_features_proj_V_4_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 800> <RAM>
ST_5 : Operation 108 [1/2] (1.20ns)   --->   "%nodes_features_proj_V_5_load = load i10 %nodes_features_proj_V_5_addr"   --->   Operation 108 'load' 'nodes_features_proj_V_5_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 800> <RAM>
ST_5 : Operation 109 [2/2] (1.20ns)   --->   "%nodes_features_proj_V_6_load = load i10 %nodes_features_proj_V_6_addr"   --->   Operation 109 'load' 'nodes_features_proj_V_6_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 800> <RAM>
ST_5 : Operation 110 [2/2] (1.20ns)   --->   "%nodes_features_proj_V_7_load = load i10 %nodes_features_proj_V_7_addr"   --->   Operation 110 'load' 'nodes_features_proj_V_7_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 800> <RAM>
ST_5 : Operation 111 [2/2] (1.20ns)   --->   "%nodes_features_proj_V_8_load = load i10 %nodes_features_proj_V_8_addr"   --->   Operation 111 'load' 'nodes_features_proj_V_8_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 800> <RAM>

State 6 <SV = 5> <Delay = 2.87>
ST_6 : Operation 112 [1/1] (0.00ns)   --->   "%sext_ln75_3 = sext i28 %scoring_fn_target_V_3_load" [GAT_compute.cpp:75]   --->   Operation 112 'sext' 'sext_ln75_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 113 [1/1] (0.00ns)   --->   "%sext_ln75_4 = sext i28 %scoring_fn_target_V_4_load" [GAT_compute.cpp:75]   --->   Operation 113 'sext' 'sext_ln75_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 114 [1/1] (0.00ns)   --->   "%sext_ln75_5 = sext i28 %scoring_fn_target_V_5_load" [GAT_compute.cpp:75]   --->   Operation 114 'sext' 'sext_ln75_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 115 [1/2] (0.69ns)   --->   "%scoring_fn_target_V_6_load = load i5 %scoring_fn_target_V_6_addr" [GAT_compute.cpp:75]   --->   Operation 115 'load' 'scoring_fn_target_V_6_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 20> <RAM>
ST_6 : Operation 116 [1/2] (0.69ns)   --->   "%scoring_fn_target_V_7_load = load i5 %scoring_fn_target_V_7_addr" [GAT_compute.cpp:75]   --->   Operation 116 'load' 'scoring_fn_target_V_7_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 20> <RAM>
ST_6 : Operation 117 [1/2] (0.69ns)   --->   "%scoring_fn_target_V_8_load = load i5 %scoring_fn_target_V_8_addr" [GAT_compute.cpp:75]   --->   Operation 117 'load' 'scoring_fn_target_V_8_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 20> <RAM>
ST_6 : Operation 118 [1/1] (0.00ns)   --->   "%scoring_fn_target_V_9_addr = getelementptr i28 %scoring_fn_target_V_9, i64 0, i64 %zext_ln1171"   --->   Operation 118 'getelementptr' 'scoring_fn_target_V_9_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 119 [2/2] (0.69ns)   --->   "%scoring_fn_target_V_9_load = load i5 %scoring_fn_target_V_9_addr" [GAT_compute.cpp:75]   --->   Operation 119 'load' 'scoring_fn_target_V_9_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 20> <RAM>
ST_6 : Operation 120 [1/1] (0.00ns)   --->   "%scoring_fn_target_V_10_addr = getelementptr i28 %scoring_fn_target_V_10, i64 0, i64 %zext_ln1171"   --->   Operation 120 'getelementptr' 'scoring_fn_target_V_10_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 121 [2/2] (0.69ns)   --->   "%scoring_fn_target_V_10_load = load i5 %scoring_fn_target_V_10_addr" [GAT_compute.cpp:75]   --->   Operation 121 'load' 'scoring_fn_target_V_10_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 20> <RAM>
ST_6 : Operation 122 [1/1] (0.00ns)   --->   "%scoring_fn_target_V_11_addr = getelementptr i28 %scoring_fn_target_V_11, i64 0, i64 %zext_ln1171"   --->   Operation 122 'getelementptr' 'scoring_fn_target_V_11_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 123 [2/2] (0.69ns)   --->   "%scoring_fn_target_V_11_load = load i5 %scoring_fn_target_V_11_addr" [GAT_compute.cpp:75]   --->   Operation 123 'load' 'scoring_fn_target_V_11_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 20> <RAM>
ST_6 : Operation 124 [1/1] (0.00ns)   --->   "%nodes_features_proj_V_10_addr = getelementptr i28 %nodes_features_proj_V_10, i64 0, i64 %zext_ln1169"   --->   Operation 124 'getelementptr' 'nodes_features_proj_V_10_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 125 [1/1] (0.00ns)   --->   "%nodes_features_proj_V_11_addr = getelementptr i28 %nodes_features_proj_V_11, i64 0, i64 %zext_ln1169"   --->   Operation 125 'getelementptr' 'nodes_features_proj_V_11_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 126 [1/1] (0.00ns)   --->   "%nodes_features_proj_V_9_addr = getelementptr i28 %nodes_features_proj_V_9, i64 0, i64 %zext_ln1169"   --->   Operation 126 'getelementptr' 'nodes_features_proj_V_9_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 127 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln81 = add i10 %mul_ln75, i10 %select_ln75" [GAT_compute.cpp:81]   --->   Operation 127 'add' 'add_ln81' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 128 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_64, i18 0"   --->   Operation 128 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 129 [1/1] (0.95ns)   --->   "%add_ln1245 = add i46 %shl_ln, i46 %mul_ln1171_64"   --->   Operation 129 'add' 'add_ln1245' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 130 [1/1] (0.00ns)   --->   "%tmp_65 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245, i32 18, i32 45"   --->   Operation 130 'partselect' 'tmp_65' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 131 [1/1] (0.00ns)   --->   "%shl_ln737_s = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_65, i18 0"   --->   Operation 131 'bitconcatenate' 'shl_ln737_s' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 132 [1/1] (0.95ns)   --->   "%add_ln1245_64 = add i46 %shl_ln737_s, i46 %mul_ln1171_65"   --->   Operation 132 'add' 'add_ln1245_64' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 133 [1/1] (0.00ns)   --->   "%sext_ln1171_66 = sext i28 %nodes_features_proj_V_3_load"   --->   Operation 133 'sext' 'sext_ln1171_66' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 134 [1/1] (2.87ns)   --->   "%mul_ln1171_66 = mul i46 %sext_ln75_3, i46 %sext_ln1171_66"   --->   Operation 134 'mul' 'mul_ln1171_66' <Predicate = true> <Delay = 2.87> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 135 [1/1] (0.00ns)   --->   "%tmp_66 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_64, i32 18, i32 45"   --->   Operation 135 'partselect' 'tmp_66' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 136 [1/1] (0.00ns)   --->   "%sext_ln1171_67 = sext i28 %nodes_features_proj_V_4_load"   --->   Operation 136 'sext' 'sext_ln1171_67' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 137 [1/1] (2.87ns)   --->   "%mul_ln1171_67 = mul i46 %sext_ln75_4, i46 %sext_ln1171_67"   --->   Operation 137 'mul' 'mul_ln1171_67' <Predicate = true> <Delay = 2.87> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 138 [1/1] (0.00ns)   --->   "%sext_ln1171_68 = sext i28 %nodes_features_proj_V_5_load"   --->   Operation 138 'sext' 'sext_ln1171_68' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 139 [1/1] (2.87ns)   --->   "%mul_ln1171_68 = mul i46 %sext_ln75_5, i46 %sext_ln1171_68"   --->   Operation 139 'mul' 'mul_ln1171_68' <Predicate = true> <Delay = 2.87> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 140 [1/2] (1.20ns)   --->   "%nodes_features_proj_V_6_load = load i10 %nodes_features_proj_V_6_addr"   --->   Operation 140 'load' 'nodes_features_proj_V_6_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 800> <RAM>
ST_6 : Operation 141 [1/2] (1.20ns)   --->   "%nodes_features_proj_V_7_load = load i10 %nodes_features_proj_V_7_addr"   --->   Operation 141 'load' 'nodes_features_proj_V_7_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 800> <RAM>
ST_6 : Operation 142 [1/2] (1.20ns)   --->   "%nodes_features_proj_V_8_load = load i10 %nodes_features_proj_V_8_addr"   --->   Operation 142 'load' 'nodes_features_proj_V_8_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 800> <RAM>
ST_6 : Operation 143 [2/2] (1.20ns)   --->   "%nodes_features_proj_V_9_load = load i10 %nodes_features_proj_V_9_addr"   --->   Operation 143 'load' 'nodes_features_proj_V_9_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 800> <RAM>
ST_6 : Operation 144 [2/2] (1.20ns)   --->   "%nodes_features_proj_V_10_load = load i10 %nodes_features_proj_V_10_addr"   --->   Operation 144 'load' 'nodes_features_proj_V_10_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 800> <RAM>
ST_6 : Operation 145 [2/2] (1.20ns)   --->   "%nodes_features_proj_V_11_load = load i10 %nodes_features_proj_V_11_addr"   --->   Operation 145 'load' 'nodes_features_proj_V_11_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 800> <RAM>

State 7 <SV = 6> <Delay = 2.87>
ST_7 : Operation 146 [1/1] (0.00ns)   --->   "%sext_ln75_6 = sext i28 %scoring_fn_target_V_6_load" [GAT_compute.cpp:75]   --->   Operation 146 'sext' 'sext_ln75_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 147 [1/1] (0.00ns)   --->   "%sext_ln75_7 = sext i28 %scoring_fn_target_V_7_load" [GAT_compute.cpp:75]   --->   Operation 147 'sext' 'sext_ln75_7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 148 [1/1] (0.00ns)   --->   "%sext_ln75_8 = sext i28 %scoring_fn_target_V_8_load" [GAT_compute.cpp:75]   --->   Operation 148 'sext' 'sext_ln75_8' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 149 [1/2] (0.69ns)   --->   "%scoring_fn_target_V_9_load = load i5 %scoring_fn_target_V_9_addr" [GAT_compute.cpp:75]   --->   Operation 149 'load' 'scoring_fn_target_V_9_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 20> <RAM>
ST_7 : Operation 150 [1/2] (0.69ns)   --->   "%scoring_fn_target_V_10_load = load i5 %scoring_fn_target_V_10_addr" [GAT_compute.cpp:75]   --->   Operation 150 'load' 'scoring_fn_target_V_10_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 20> <RAM>
ST_7 : Operation 151 [1/2] (0.69ns)   --->   "%scoring_fn_target_V_11_load = load i5 %scoring_fn_target_V_11_addr" [GAT_compute.cpp:75]   --->   Operation 151 'load' 'scoring_fn_target_V_11_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 20> <RAM>
ST_7 : Operation 152 [1/1] (0.00ns)   --->   "%scoring_fn_target_V_12_addr = getelementptr i28 %scoring_fn_target_V_12, i64 0, i64 %zext_ln1171"   --->   Operation 152 'getelementptr' 'scoring_fn_target_V_12_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 153 [2/2] (0.69ns)   --->   "%scoring_fn_target_V_12_load = load i5 %scoring_fn_target_V_12_addr" [GAT_compute.cpp:75]   --->   Operation 153 'load' 'scoring_fn_target_V_12_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 20> <RAM>
ST_7 : Operation 154 [1/1] (0.00ns)   --->   "%scoring_fn_target_V_13_addr = getelementptr i28 %scoring_fn_target_V_13, i64 0, i64 %zext_ln1171"   --->   Operation 154 'getelementptr' 'scoring_fn_target_V_13_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 155 [2/2] (0.69ns)   --->   "%scoring_fn_target_V_13_load = load i5 %scoring_fn_target_V_13_addr" [GAT_compute.cpp:75]   --->   Operation 155 'load' 'scoring_fn_target_V_13_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 20> <RAM>
ST_7 : Operation 156 [1/1] (0.00ns)   --->   "%scoring_fn_target_V_14_addr = getelementptr i28 %scoring_fn_target_V_14, i64 0, i64 %zext_ln1171"   --->   Operation 156 'getelementptr' 'scoring_fn_target_V_14_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 157 [2/2] (0.69ns)   --->   "%scoring_fn_target_V_14_load = load i5 %scoring_fn_target_V_14_addr" [GAT_compute.cpp:75]   --->   Operation 157 'load' 'scoring_fn_target_V_14_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 20> <RAM>
ST_7 : Operation 158 [1/1] (0.00ns)   --->   "%nodes_features_proj_V_12_addr = getelementptr i28 %nodes_features_proj_V_12, i64 0, i64 %zext_ln1169"   --->   Operation 158 'getelementptr' 'nodes_features_proj_V_12_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 159 [1/1] (0.00ns)   --->   "%nodes_features_proj_V_13_addr = getelementptr i28 %nodes_features_proj_V_13, i64 0, i64 %zext_ln1169"   --->   Operation 159 'getelementptr' 'nodes_features_proj_V_13_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 160 [1/1] (0.00ns)   --->   "%nodes_features_proj_V_14_addr = getelementptr i28 %nodes_features_proj_V_14, i64 0, i64 %zext_ln1169"   --->   Operation 160 'getelementptr' 'nodes_features_proj_V_14_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 161 [1/1] (0.00ns)   --->   "%shl_ln737_63 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_66, i18 0"   --->   Operation 161 'bitconcatenate' 'shl_ln737_63' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 162 [1/1] (0.95ns)   --->   "%add_ln1245_65 = add i46 %shl_ln737_63, i46 %mul_ln1171_66"   --->   Operation 162 'add' 'add_ln1245_65' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 163 [1/1] (0.00ns)   --->   "%tmp_67 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_65, i32 18, i32 45"   --->   Operation 163 'partselect' 'tmp_67' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 164 [1/1] (0.00ns)   --->   "%shl_ln737_64 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_67, i18 0"   --->   Operation 164 'bitconcatenate' 'shl_ln737_64' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 165 [1/1] (0.95ns)   --->   "%add_ln1245_66 = add i46 %shl_ln737_64, i46 %mul_ln1171_67"   --->   Operation 165 'add' 'add_ln1245_66' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 166 [1/1] (0.00ns)   --->   "%tmp_68 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_66, i32 18, i32 45"   --->   Operation 166 'partselect' 'tmp_68' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 167 [1/1] (0.00ns)   --->   "%shl_ln737_65 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_68, i18 0"   --->   Operation 167 'bitconcatenate' 'shl_ln737_65' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 168 [1/1] (0.95ns)   --->   "%add_ln1245_67 = add i46 %shl_ln737_65, i46 %mul_ln1171_68"   --->   Operation 168 'add' 'add_ln1245_67' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 169 [1/1] (0.00ns)   --->   "%sext_ln1171_69 = sext i28 %nodes_features_proj_V_6_load"   --->   Operation 169 'sext' 'sext_ln1171_69' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 170 [1/1] (2.87ns)   --->   "%mul_ln1171_69 = mul i46 %sext_ln75_6, i46 %sext_ln1171_69"   --->   Operation 170 'mul' 'mul_ln1171_69' <Predicate = true> <Delay = 2.87> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 171 [1/1] (0.00ns)   --->   "%tmp_69 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_67, i32 18, i32 45"   --->   Operation 171 'partselect' 'tmp_69' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 172 [1/1] (0.00ns)   --->   "%sext_ln1171_70 = sext i28 %nodes_features_proj_V_7_load"   --->   Operation 172 'sext' 'sext_ln1171_70' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 173 [1/1] (2.87ns)   --->   "%mul_ln1171_70 = mul i46 %sext_ln75_7, i46 %sext_ln1171_70"   --->   Operation 173 'mul' 'mul_ln1171_70' <Predicate = true> <Delay = 2.87> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 174 [1/1] (0.00ns)   --->   "%sext_ln1171_71 = sext i28 %nodes_features_proj_V_8_load"   --->   Operation 174 'sext' 'sext_ln1171_71' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 175 [1/1] (2.87ns)   --->   "%mul_ln1171_71 = mul i46 %sext_ln75_8, i46 %sext_ln1171_71"   --->   Operation 175 'mul' 'mul_ln1171_71' <Predicate = true> <Delay = 2.87> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 176 [1/2] (1.20ns)   --->   "%nodes_features_proj_V_9_load = load i10 %nodes_features_proj_V_9_addr"   --->   Operation 176 'load' 'nodes_features_proj_V_9_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 800> <RAM>
ST_7 : Operation 177 [1/2] (1.20ns)   --->   "%nodes_features_proj_V_10_load = load i10 %nodes_features_proj_V_10_addr"   --->   Operation 177 'load' 'nodes_features_proj_V_10_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 800> <RAM>
ST_7 : Operation 178 [1/2] (1.20ns)   --->   "%nodes_features_proj_V_11_load = load i10 %nodes_features_proj_V_11_addr"   --->   Operation 178 'load' 'nodes_features_proj_V_11_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 800> <RAM>
ST_7 : Operation 179 [2/2] (1.20ns)   --->   "%nodes_features_proj_V_12_load = load i10 %nodes_features_proj_V_12_addr"   --->   Operation 179 'load' 'nodes_features_proj_V_12_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 800> <RAM>
ST_7 : Operation 180 [2/2] (1.20ns)   --->   "%nodes_features_proj_V_13_load = load i10 %nodes_features_proj_V_13_addr"   --->   Operation 180 'load' 'nodes_features_proj_V_13_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 800> <RAM>
ST_7 : Operation 181 [2/2] (1.20ns)   --->   "%nodes_features_proj_V_14_load = load i10 %nodes_features_proj_V_14_addr"   --->   Operation 181 'load' 'nodes_features_proj_V_14_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 800> <RAM>

State 8 <SV = 7> <Delay = 2.87>
ST_8 : Operation 182 [1/1] (0.00ns)   --->   "%sext_ln75_9 = sext i28 %scoring_fn_target_V_9_load" [GAT_compute.cpp:75]   --->   Operation 182 'sext' 'sext_ln75_9' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 183 [1/1] (0.00ns)   --->   "%sext_ln75_10 = sext i28 %scoring_fn_target_V_10_load" [GAT_compute.cpp:75]   --->   Operation 183 'sext' 'sext_ln75_10' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 184 [1/1] (0.00ns)   --->   "%sext_ln75_11 = sext i28 %scoring_fn_target_V_11_load" [GAT_compute.cpp:75]   --->   Operation 184 'sext' 'sext_ln75_11' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 185 [1/2] (0.69ns)   --->   "%scoring_fn_target_V_12_load = load i5 %scoring_fn_target_V_12_addr" [GAT_compute.cpp:75]   --->   Operation 185 'load' 'scoring_fn_target_V_12_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 20> <RAM>
ST_8 : Operation 186 [1/2] (0.69ns)   --->   "%scoring_fn_target_V_13_load = load i5 %scoring_fn_target_V_13_addr" [GAT_compute.cpp:75]   --->   Operation 186 'load' 'scoring_fn_target_V_13_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 20> <RAM>
ST_8 : Operation 187 [1/2] (0.69ns)   --->   "%scoring_fn_target_V_14_load = load i5 %scoring_fn_target_V_14_addr" [GAT_compute.cpp:75]   --->   Operation 187 'load' 'scoring_fn_target_V_14_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 20> <RAM>
ST_8 : Operation 188 [1/1] (0.00ns)   --->   "%scoring_fn_target_V_15_addr = getelementptr i28 %scoring_fn_target_V_15, i64 0, i64 %zext_ln1171"   --->   Operation 188 'getelementptr' 'scoring_fn_target_V_15_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 189 [2/2] (0.69ns)   --->   "%scoring_fn_target_V_15_load = load i5 %scoring_fn_target_V_15_addr" [GAT_compute.cpp:75]   --->   Operation 189 'load' 'scoring_fn_target_V_15_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 20> <RAM>
ST_8 : Operation 190 [1/1] (0.00ns)   --->   "%nodes_features_proj_V_15_addr = getelementptr i28 %nodes_features_proj_V_15, i64 0, i64 %zext_ln1169"   --->   Operation 190 'getelementptr' 'nodes_features_proj_V_15_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 191 [1/1] (0.00ns)   --->   "%shl_ln737_66 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_69, i18 0"   --->   Operation 191 'bitconcatenate' 'shl_ln737_66' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 192 [1/1] (0.95ns)   --->   "%add_ln1245_68 = add i46 %shl_ln737_66, i46 %mul_ln1171_69"   --->   Operation 192 'add' 'add_ln1245_68' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 193 [1/1] (0.00ns)   --->   "%tmp_70 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_68, i32 18, i32 45"   --->   Operation 193 'partselect' 'tmp_70' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 194 [1/1] (0.00ns)   --->   "%shl_ln737_67 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_70, i18 0"   --->   Operation 194 'bitconcatenate' 'shl_ln737_67' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 195 [1/1] (0.95ns)   --->   "%add_ln1245_69 = add i46 %shl_ln737_67, i46 %mul_ln1171_70"   --->   Operation 195 'add' 'add_ln1245_69' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 196 [1/1] (0.00ns)   --->   "%tmp_71 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_69, i32 18, i32 45"   --->   Operation 196 'partselect' 'tmp_71' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 197 [1/1] (0.00ns)   --->   "%shl_ln737_68 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_71, i18 0"   --->   Operation 197 'bitconcatenate' 'shl_ln737_68' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 198 [1/1] (0.95ns)   --->   "%add_ln1245_70 = add i46 %shl_ln737_68, i46 %mul_ln1171_71"   --->   Operation 198 'add' 'add_ln1245_70' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 199 [1/1] (0.00ns)   --->   "%sext_ln1171_72 = sext i28 %nodes_features_proj_V_9_load"   --->   Operation 199 'sext' 'sext_ln1171_72' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 200 [1/1] (2.87ns)   --->   "%mul_ln1171_72 = mul i46 %sext_ln75_9, i46 %sext_ln1171_72"   --->   Operation 200 'mul' 'mul_ln1171_72' <Predicate = true> <Delay = 2.87> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 201 [1/1] (0.00ns)   --->   "%tmp_72 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_70, i32 18, i32 45"   --->   Operation 201 'partselect' 'tmp_72' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 202 [1/1] (0.00ns)   --->   "%sext_ln1171_73 = sext i28 %nodes_features_proj_V_10_load"   --->   Operation 202 'sext' 'sext_ln1171_73' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 203 [1/1] (2.87ns)   --->   "%mul_ln1171_73 = mul i46 %sext_ln75_10, i46 %sext_ln1171_73"   --->   Operation 203 'mul' 'mul_ln1171_73' <Predicate = true> <Delay = 2.87> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 204 [1/1] (0.00ns)   --->   "%sext_ln1171_74 = sext i28 %nodes_features_proj_V_11_load"   --->   Operation 204 'sext' 'sext_ln1171_74' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 205 [1/1] (2.87ns)   --->   "%mul_ln1171_74 = mul i46 %sext_ln75_11, i46 %sext_ln1171_74"   --->   Operation 205 'mul' 'mul_ln1171_74' <Predicate = true> <Delay = 2.87> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 206 [1/2] (1.20ns)   --->   "%nodes_features_proj_V_12_load = load i10 %nodes_features_proj_V_12_addr"   --->   Operation 206 'load' 'nodes_features_proj_V_12_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 800> <RAM>
ST_8 : Operation 207 [1/2] (1.20ns)   --->   "%nodes_features_proj_V_13_load = load i10 %nodes_features_proj_V_13_addr"   --->   Operation 207 'load' 'nodes_features_proj_V_13_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 800> <RAM>
ST_8 : Operation 208 [1/2] (1.20ns)   --->   "%nodes_features_proj_V_14_load = load i10 %nodes_features_proj_V_14_addr"   --->   Operation 208 'load' 'nodes_features_proj_V_14_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 800> <RAM>
ST_8 : Operation 209 [2/2] (1.20ns)   --->   "%nodes_features_proj_V_15_load = load i10 %nodes_features_proj_V_15_addr"   --->   Operation 209 'load' 'nodes_features_proj_V_15_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 800> <RAM>

State 9 <SV = 8> <Delay = 2.87>
ST_9 : Operation 210 [1/1] (0.00ns)   --->   "%sext_ln75_12 = sext i28 %scoring_fn_target_V_12_load" [GAT_compute.cpp:75]   --->   Operation 210 'sext' 'sext_ln75_12' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 211 [1/1] (0.00ns)   --->   "%sext_ln75_13 = sext i28 %scoring_fn_target_V_13_load" [GAT_compute.cpp:75]   --->   Operation 211 'sext' 'sext_ln75_13' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 212 [1/1] (0.00ns)   --->   "%sext_ln75_14 = sext i28 %scoring_fn_target_V_14_load" [GAT_compute.cpp:75]   --->   Operation 212 'sext' 'sext_ln75_14' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 213 [1/2] (0.69ns)   --->   "%scoring_fn_target_V_15_load = load i5 %scoring_fn_target_V_15_addr" [GAT_compute.cpp:75]   --->   Operation 213 'load' 'scoring_fn_target_V_15_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 20> <RAM>
ST_9 : Operation 214 [1/1] (0.00ns)   --->   "%shl_ln737_69 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_72, i18 0"   --->   Operation 214 'bitconcatenate' 'shl_ln737_69' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 215 [1/1] (0.95ns)   --->   "%add_ln1245_71 = add i46 %shl_ln737_69, i46 %mul_ln1171_72"   --->   Operation 215 'add' 'add_ln1245_71' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 216 [1/1] (0.00ns)   --->   "%tmp_73 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_71, i32 18, i32 45"   --->   Operation 216 'partselect' 'tmp_73' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 217 [1/1] (0.00ns)   --->   "%shl_ln737_70 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_73, i18 0"   --->   Operation 217 'bitconcatenate' 'shl_ln737_70' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 218 [1/1] (0.95ns)   --->   "%add_ln1245_72 = add i46 %shl_ln737_70, i46 %mul_ln1171_73"   --->   Operation 218 'add' 'add_ln1245_72' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 219 [1/1] (0.00ns)   --->   "%tmp_74 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_72, i32 18, i32 45"   --->   Operation 219 'partselect' 'tmp_74' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 220 [1/1] (0.00ns)   --->   "%shl_ln737_71 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_74, i18 0"   --->   Operation 220 'bitconcatenate' 'shl_ln737_71' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 221 [1/1] (0.95ns)   --->   "%add_ln1245_73 = add i46 %shl_ln737_71, i46 %mul_ln1171_74"   --->   Operation 221 'add' 'add_ln1245_73' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 222 [1/1] (0.00ns)   --->   "%sext_ln1171_75 = sext i28 %nodes_features_proj_V_12_load"   --->   Operation 222 'sext' 'sext_ln1171_75' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 223 [1/1] (2.87ns)   --->   "%mul_ln1171_75 = mul i46 %sext_ln75_12, i46 %sext_ln1171_75"   --->   Operation 223 'mul' 'mul_ln1171_75' <Predicate = true> <Delay = 2.87> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 224 [1/1] (0.00ns)   --->   "%tmp_75 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_73, i32 18, i32 45"   --->   Operation 224 'partselect' 'tmp_75' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 225 [1/1] (0.00ns)   --->   "%sext_ln1171_76 = sext i28 %nodes_features_proj_V_13_load"   --->   Operation 225 'sext' 'sext_ln1171_76' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 226 [1/1] (2.87ns)   --->   "%mul_ln1171_76 = mul i46 %sext_ln75_13, i46 %sext_ln1171_76"   --->   Operation 226 'mul' 'mul_ln1171_76' <Predicate = true> <Delay = 2.87> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 227 [1/1] (0.00ns)   --->   "%sext_ln1171_77 = sext i28 %nodes_features_proj_V_14_load"   --->   Operation 227 'sext' 'sext_ln1171_77' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 228 [1/1] (2.87ns)   --->   "%mul_ln1171_77 = mul i46 %sext_ln75_14, i46 %sext_ln1171_77"   --->   Operation 228 'mul' 'mul_ln1171_77' <Predicate = true> <Delay = 2.87> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 229 [1/2] (1.20ns)   --->   "%nodes_features_proj_V_15_load = load i10 %nodes_features_proj_V_15_addr"   --->   Operation 229 'load' 'nodes_features_proj_V_15_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 800> <RAM>

State 10 <SV = 9> <Delay = 2.87>
ST_10 : Operation 230 [1/1] (0.00ns)   --->   "%sext_ln75_15 = sext i28 %scoring_fn_target_V_15_load" [GAT_compute.cpp:75]   --->   Operation 230 'sext' 'sext_ln75_15' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 231 [1/1] (0.00ns)   --->   "%shl_ln737_72 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_75, i18 0"   --->   Operation 231 'bitconcatenate' 'shl_ln737_72' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 232 [1/1] (0.95ns)   --->   "%add_ln1245_74 = add i46 %shl_ln737_72, i46 %mul_ln1171_75"   --->   Operation 232 'add' 'add_ln1245_74' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 233 [1/1] (0.00ns)   --->   "%tmp_76 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_74, i32 18, i32 45"   --->   Operation 233 'partselect' 'tmp_76' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 234 [1/1] (0.00ns)   --->   "%shl_ln737_73 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_76, i18 0"   --->   Operation 234 'bitconcatenate' 'shl_ln737_73' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 235 [1/1] (0.95ns)   --->   "%add_ln1245_75 = add i46 %shl_ln737_73, i46 %mul_ln1171_76"   --->   Operation 235 'add' 'add_ln1245_75' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 236 [1/1] (0.00ns)   --->   "%tmp_77 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_75, i32 18, i32 45"   --->   Operation 236 'partselect' 'tmp_77' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 237 [1/1] (0.00ns)   --->   "%shl_ln737_74 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_77, i18 0"   --->   Operation 237 'bitconcatenate' 'shl_ln737_74' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 238 [1/1] (0.95ns)   --->   "%add_ln1245_76 = add i46 %shl_ln737_74, i46 %mul_ln1171_77"   --->   Operation 238 'add' 'add_ln1245_76' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 239 [1/1] (0.00ns)   --->   "%sext_ln1171_78 = sext i28 %nodes_features_proj_V_15_load"   --->   Operation 239 'sext' 'sext_ln1171_78' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 240 [1/1] (2.87ns)   --->   "%mul_ln1171_78 = mul i46 %sext_ln75_15, i46 %sext_ln1171_78"   --->   Operation 240 'mul' 'mul_ln1171_78' <Predicate = true> <Delay = 2.87> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 241 [1/1] (0.00ns)   --->   "%tmp_78 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_76, i32 18, i32 45"   --->   Operation 241 'partselect' 'tmp_78' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 252 [1/1] (0.00ns)   --->   "%ret_ln84 = ret" [GAT_compute.cpp:84]   --->   Operation 252 'ret' 'ret_ln84' <Predicate = (icmp_ln75)> <Delay = 0.00>

State 11 <SV = 10> <Delay = 2.15>
ST_11 : Operation 242 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_75_1_VITIS_LOOP_76_2_str"   --->   Operation 242 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 243 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 243 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 244 [1/1] (0.00ns)   --->   "%zext_ln81_1 = zext i10 %add_ln81" [GAT_compute.cpp:81]   --->   Operation 244 'zext' 'zext_ln81_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 245 [1/1] (0.00ns)   --->   "%scores_target_V_addr = getelementptr i28 %scores_target_V, i64 0, i64 %zext_ln81_1" [GAT_compute.cpp:81]   --->   Operation 245 'getelementptr' 'scores_target_V_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 246 [1/1] (0.00ns)   --->   "%specloopname_ln76 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17" [GAT_compute.cpp:76]   --->   Operation 246 'specloopname' 'specloopname_ln76' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 247 [1/1] (0.00ns)   --->   "%shl_ln737_75 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_78, i18 0"   --->   Operation 247 'bitconcatenate' 'shl_ln737_75' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 248 [1/1] (0.95ns)   --->   "%add_ln1245_77 = add i46 %shl_ln737_75, i46 %mul_ln1171_78"   --->   Operation 248 'add' 'add_ln1245_77' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 249 [1/1] (0.00ns)   --->   "%trunc_ln717_s = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_77, i32 18, i32 45"   --->   Operation 249 'partselect' 'trunc_ln717_s' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 250 [1/1] (1.20ns)   --->   "%store_ln81 = store i28 %trunc_ln717_s, i10 %scores_target_V_addr" [GAT_compute.cpp:81]   --->   Operation 250 'store' 'store_ln81' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 800> <RAM>
ST_11 : Operation 251 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 251 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4ns, clock uncertainty: 1.08ns.

 <State 1>: 0.387ns
The critical path consists of the following:
	'alloca' operation ('indvar_flatten') [38]  (0 ns)
	'store' operation ('store_ln75', GAT_compute.cpp:75) of constant 0 on local variable 'indvar_flatten' [45]  (0.387 ns)

 <State 2>: 2.27ns
The critical path consists of the following:
	'load' operation ('n') on local variable 'n' [50]  (0 ns)
	'icmp' operation ('icmp_ln76', GAT_compute.cpp:76) [54]  (0.859 ns)
	'select' operation ('select_ln75', GAT_compute.cpp:75) [62]  (0.303 ns)
	'add' operation ('add_ln76', GAT_compute.cpp:76) [237]  (0.725 ns)
	'store' operation ('store_ln76', GAT_compute.cpp:76) of variable 'add_ln76', GAT_compute.cpp:76 on local variable 'n' [240]  (0.387 ns)

 <State 3>: 2.77ns
The critical path consists of the following:
	'load' operation ('nh_load', GAT_compute.cpp:75) on local variable 'nh' [59]  (0 ns)
	'add' operation ('add_ln75', GAT_compute.cpp:75) [60]  (0.572 ns)
	'select' operation ('select_ln75_1', GAT_compute.cpp:75) [63]  (0.278 ns)
	'add' operation ('add_ln1169') [120]  (0.725 ns)
	'getelementptr' operation ('nodes_features_proj_V_0_addr') [122]  (0 ns)
	'load' operation ('nodes_features_proj_V_0_load') on array 'nodes_features_proj_V_0' [142]  (1.2 ns)

 <State 4>: 1.2ns
The critical path consists of the following:
	'load' operation ('nodes_features_proj_V_0_load') on array 'nodes_features_proj_V_0' [142]  (1.2 ns)

 <State 5>: 2.88ns
The critical path consists of the following:
	'mul' operation ('mul_ln1171') [144]  (2.88 ns)

 <State 6>: 2.88ns
The critical path consists of the following:
	'mul' operation ('mul_ln1171_66') [159]  (2.88 ns)

 <State 7>: 2.88ns
The critical path consists of the following:
	'mul' operation ('mul_ln1171_69') [177]  (2.88 ns)

 <State 8>: 2.88ns
The critical path consists of the following:
	'mul' operation ('mul_ln1171_72') [195]  (2.88 ns)

 <State 9>: 2.88ns
The critical path consists of the following:
	'mul' operation ('mul_ln1171_75') [213]  (2.88 ns)

 <State 10>: 2.88ns
The critical path consists of the following:
	'mul' operation ('mul_ln1171_78') [231]  (2.88 ns)

 <State 11>: 2.16ns
The critical path consists of the following:
	'add' operation ('add_ln1245_77') [234]  (0.959 ns)
	'store' operation ('store_ln81', GAT_compute.cpp:81) of variable 'trunc_ln717_s' on array 'scores_target_V' [236]  (1.2 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
