VPWR power 1.8
VGND power 0.0
#define std_input min@VGND max@VPWR
clk input std_input
mem_ready input std_input
pcpi_ready input std_input
pcpi_wait input std_input
pcpi_wr input std_input
resetn input std_input
irq[31:0] input std_input
mem_rdata[31:0] input std_input
pcpi_rd[31:0] input std_input
