<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang="" xml:lang="">
<head>
<title>Page 365</title>

<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
<style type="text/css">
<!--
	p {margin: 0; padding: 0;}	.ft00{font-size:9px;font-family:Times;color:#000000;}
	.ft01{font-size:21px;font-family:Times;color:#0860a8;}
	.ft02{font-size:18px;font-family:Times;color:#0860a8;}
	.ft03{font-size:11px;font-family:Times;color:#000000;}
	.ft04{font-size:18px;font-family:Times;color:#000000;}
	.ft05{font-size:11px;font-family:Times;color:#000000;}
	.ft06{font-size:16px;font-family:Times;color:#000000;}
	.ft07{font-size:16px;font-family:Times;color:#0860a8;}
	.ft08{font-size:11px;line-height:16px;font-family:Times;color:#000000;}
	.ft09{font-size:11px;line-height:16px;font-family:Times;color:#000000;}
-->
</style>
</head>
<body bgcolor="#A0A0A0" vlink="blue" link="blue">
<div id="page365-div" style="position:relative;width:918px;height:1188px;">
<img width="918" height="1188" src="o_7281d5ea06a5b67a365.png" alt="background image"/>
<p style="position:absolute;top:1103px;left:775px;white-space:nowrap" class="ft00">Vol. 1&#160;15-1</p>
<p style="position:absolute;top:96px;left:699px;white-space:nowrap" class="ft01">CHAPTER 15</p>
<p style="position:absolute;top:120px;left:429px;white-space:nowrap" class="ft01">PROGRAMMING WITH INTELÂ® AVX-512</p>
<p style="position:absolute;top:196px;left:68px;white-space:nowrap" class="ft02">15.1 OVERVIEW</p>
<p style="position:absolute;top:228px;left:68px;white-space:nowrap" class="ft08">The&#160;Intel AVX-512 family comprises of&#160;a collection of instruction set extensions, including AVX-512 Foundation,<br/>AVX-512&#160;Exponential and Reciprocal&#160;instructions,&#160;AVX-512 Conflict, AVX-512&#160;Prefetch, and additional&#160;512-bit<br/>SIMD instruction extensions.&#160;Intel AVX-512&#160;instructions are&#160;natural&#160;extensions to&#160;Intel AVX and&#160;Intel AVX2. Intel<br/>AVX-512&#160;introduces&#160;the&#160;following&#160;architectural&#160;enhancements:</p>
<p style="position:absolute;top:299px;left:68px;white-space:nowrap" class="ft04">â€¢</p>
<p style="position:absolute;top:300px;left:93px;white-space:nowrap" class="ft09">Support&#160;for 512-bit&#160;wide vectors and SIMD&#160;register&#160;set.&#160;512-bit register state is&#160;managed&#160;by the&#160;operating&#160;<br/>system&#160;using&#160;XSAVE/XRSTOR instructions introduced in&#160;45&#160;nm&#160;Intel 64 processors (see&#160;<a href="þÿ"><i>IntelÂ® 64&#160;and&#160;IA-32&#160;<br/>Architectures&#160;Software&#160;Developerâ€™s Manual, Volume&#160;2B,&#160;</i></a>and<i>&#160;<a href="þÿ">IntelÂ® 64&#160;and&#160;IA-32&#160;Architectures Software&#160;<br/>Developerâ€™s Manual, Volume&#160;3A</a></i>).&#160;</p>
<p style="position:absolute;top:371px;left:68px;white-space:nowrap" class="ft04">â€¢</p>
<p style="position:absolute;top:372px;left:93px;white-space:nowrap" class="ft08">Support&#160;for&#160;16 new,&#160;512-bit SIMD&#160;registers (for a total of&#160;32&#160;SIMD&#160;registers,&#160;ZMM0&#160;through ZMM31)&#160;in&#160;64-bit&#160;<br/>mode. The extra&#160;16&#160;registers state is&#160;managed&#160;by&#160;the operating&#160;system&#160;using XSAVE/XRSTOR/XSAVEOPT.</p>
<p style="position:absolute;top:410px;left:68px;white-space:nowrap" class="ft04">â€¢</p>
<p style="position:absolute;top:411px;left:93px;white-space:nowrap" class="ft08">Support&#160;for 8&#160;new&#160;opmask registers (k0&#160;through k7) used&#160;for conditional&#160;execution and efficient&#160;merging&#160;of&#160;<br/>destination operands.&#160;The opmask register&#160;state&#160;is managed&#160;by the&#160;operating system&#160;using&#160;the&#160;<br/>XSAVE/XRSTOR/XSAVEOPT instructions.</p>
<p style="position:absolute;top:466px;left:68px;white-space:nowrap" class="ft04">â€¢</p>
<p style="position:absolute;top:466px;left:93px;white-space:nowrap" class="ft08">A new encoding prefix&#160;(referred&#160;to as&#160;EVEX) to&#160;support additional&#160;vector&#160;length encoding up&#160;to 512&#160;bits. The&#160;<br/>EVEX prefix builds upon the&#160;foundations of&#160;the VEX prefix&#160;to&#160;provide compact, efficient encoding&#160;for function-<br/>ality&#160;available to&#160;VEX encoding plus&#160;the following enhanced&#160;vector capabilities:&#160;</p>
<p style="position:absolute;top:525px;left:119px;white-space:nowrap" class="ft06">â€¢</p>
<p style="position:absolute;top:523px;left:144px;white-space:nowrap" class="ft03">Opmasks.</p>
<p style="position:absolute;top:549px;left:119px;white-space:nowrap" class="ft06">â€¢</p>
<p style="position:absolute;top:547px;left:144px;white-space:nowrap" class="ft03">Embedded&#160;broadcast.</p>
<p style="position:absolute;top:573px;left:119px;white-space:nowrap" class="ft06">â€¢</p>
<p style="position:absolute;top:571px;left:144px;white-space:nowrap" class="ft03">Instruction prefix-embedded rounding&#160;control.</p>
<p style="position:absolute;top:597px;left:119px;white-space:nowrap" class="ft06">â€¢</p>
<p style="position:absolute;top:595px;left:144px;white-space:nowrap" class="ft03">Compressed address&#160;displacements.</p>
<p style="position:absolute;top:646px;left:68px;white-space:nowrap" class="ft07">15.1.1&#160;</p>
<p style="position:absolute;top:646px;left:148px;white-space:nowrap" class="ft07">512-Bit Wide SIMD Register Support</p>
<p style="position:absolute;top:675px;left:68px;white-space:nowrap" class="ft08">Intel&#160;AVX-512 instructions support 512-bit&#160;wide&#160;SIMD&#160;registers (ZMM0-ZMM31).&#160;The&#160;lower 256-bits of the&#160;ZMM&#160;<br/>registers are&#160;aliased to&#160;the respective&#160;256-bit YMM registers and&#160;the lower&#160;128-bit are&#160;aliased to&#160;the respective&#160;<br/>128-bit XMM registers.</p>
<p style="position:absolute;top:758px;left:68px;white-space:nowrap" class="ft07">15.1.2&#160;</p>
<p style="position:absolute;top:758px;left:148px;white-space:nowrap" class="ft07">32 SIMD Register Support</p>
<p style="position:absolute;top:787px;left:68px;white-space:nowrap" class="ft08">Intel&#160;AVX-512&#160;instructions&#160;also support 32&#160;SIMD&#160;registers in&#160;64-bit mode&#160;(XMM0-XMM31,&#160;YMM0-YMM31&#160;and&#160;<br/>ZMM0-ZMM31).&#160;The&#160;number of available vector registers&#160;in&#160;32-bit mode&#160;is&#160;still 8.</p>
<p style="position:absolute;top:854px;left:68px;white-space:nowrap" class="ft07">15.1.3&#160;</p>
<p style="position:absolute;top:854px;left:148px;white-space:nowrap" class="ft07">Eight Opmask Register Support</p>
<p style="position:absolute;top:883px;left:68px;white-space:nowrap" class="ft08">Intel&#160;AVX-512 instructions support 8&#160;opmask&#160;registers&#160;(k0-k7).&#160;The&#160;width of each&#160;opmask&#160;register is&#160;architectur-<br/>ally defined as size MAX_KL (64 bits). Seven of&#160;the&#160;eight&#160;opmask&#160;registers (k1-k7) can&#160;be used in conjunction with&#160;<br/>EVEX-encoded AVX-512 Foundation instructions to&#160;provide conditional&#160;execution and&#160;efficient merging of&#160;data&#160;<br/>elements in the destination operand.&#160;The encoding&#160;of&#160;opmask&#160;register&#160;k0&#160;is&#160;typically used&#160;when&#160;all data&#160;elements&#160;<br/>(unconditional processing)&#160;are desired.&#160;Additionally,&#160;the&#160;opmask registers&#160;are also&#160;used&#160;as vector flags/element-<br/>level&#160;vector&#160;sources to&#160;introduce novel SIMD functionality as&#160;seen&#160;in&#160;new instructions such&#160;as&#160;VCOMPRESSPS.</p>
</div>
</body>
</html>
