<HTML>         	<HEAD><TITLE></TITLE>                                   	<STYLE TYPE="text/css">                               	<!--                                                    	body,pre{                                              	font-family:'Courier New', monospace;             	color: #000000;                                     	font-size:88%;                                      	background-color: #ffffff;                          	}                                                       	h1 {                                                    	font-weight: bold;                                  	margin-top: 24px;                                   	margin-bottom: 10px;                                	border-bottom: 3px solid #000;    font-size: 1em;   	}                                                       	h2 {                                                    	font-weight: bold;                                  	margin-top: 18px;                                   	margin-bottom: 5px;                                 	font-size: 0.90em;                                  	}                                                       	h3 {                                                    	font-weight: bold;                                  	margin-top: 12px;                                   	margin-bottom: 5px;                                 	font-size: 0.80em;                                       	}                                                       	p {                                                     	font-size:78%;                                      	}                                                       	P.Table {                                               	margin-top: 4px;                                    	margin-bottom: 4px;                                 	margin-right: 4px;                                  	margin-left: 4px;                                   	}                                                       	table                                                   	{                                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	border-collapse: collapse;                          	}                                                       	th {                                                    	font-weight:bold;                                   	padding: 4px;                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	vertical-align:top;                                 	text-align:left;                                    	font-size:78%;                                           	}                                                       	td {                                                    	padding: 4px;                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	vertical-align:top;                                 	font-size:78%;                                      	}                                                       	a {                                                     	color:#013C9A;                                      	text-decoration:none;                               	}                                                       		a:visited {                                             	color:#013C9A;                                      	}                                                       		a:hover, a:active {                                     	text-decoration:underline;                          	color:#5BAFD4;                                      	}                                                       	.pass                                                   	{                                                       	background-color: #00ff00;                              	}                                                                	.fail                                                   	{                                                       	background-color: #ff0000;                              	}                                                       	.comment                                                	{                                                       	font-size: 90%;                                     	font-style: italic;                                 	}                                                       		-->                                                     	</STYLE>                                                	</HEAD>                                                 	<BODY>                                                  	<PRE>Setting log file to 'C:/Users/Yisong/Documents/new/median/median/hdla_gen_hierarchy.html'.
Starting: parse design source files
INFO - (VHDL-1504) The default vhdl library search path is now "C:/lscc/diamond/3.1_x64/cae_library/vhdl_packages/vdbs"
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.1_x64/cae_library/synthesis/vhdl/machxo2.vhd
(VHDL-1493) Restoring VHDL parse-tree ieee.std_logic_1164 from C:/lscc/diamond/3.1_x64/cae_library/vhdl_packages/vdbs/ieee/std_logic_1164.vdb
(VHDL-1493) Restoring VHDL parse-tree std.standard from C:/lscc/diamond/3.1_x64/cae_library/vhdl_packages/vdbs/std/standard.vdb
(VHDL-1481) Analyzing VHDL file C:/Users/Yisong/Documents/new/median/main.vhd
(VHDL-1493) Restoring VHDL parse-tree ieee.std_logic_unsigned from C:/lscc/diamond/3.1_x64/cae_library/vhdl_packages/vdbs/ieee/std_logic_unsigned.vdb
(VHDL-1493) Restoring VHDL parse-tree ieee.std_logic_arith from C:/lscc/diamond/3.1_x64/cae_library/vhdl_packages/vdbs/ieee/std_logic_arith.vdb
INFO - C:/Users/Yisong/Documents/new/median/main.vhd(7,8-7,12) (VHDL-1012) analyzing entity main
INFO - C:/Users/Yisong/Documents/new/median/main.vhd(24,14-24,17) (VHDL-1010) analyzing architecture rtl
(VHDL-1481) Analyzing VHDL file C:/Users/Yisong/Documents/new/median/reset.vhd
INFO - C:/Users/Yisong/Documents/new/median/reset.vhd(5,8-5,13) (VHDL-1012) analyzing entity reset
INFO - C:/Users/Yisong/Documents/new/median/reset.vhd(13,14-13,17) (VHDL-1010) analyzing architecture rtl
(VHDL-1481) Analyzing VHDL file C:/Users/Yisong/Documents/new/median/efb_spi.vhd
INFO - C:/Users/Yisong/Documents/new/median/efb_spi.vhd(14,8-14,15) (VHDL-1012) analyzing entity efb_spi
INFO - C:/Users/Yisong/Documents/new/median/efb_spi.vhd(31,14-31,23) (VHDL-1010) analyzing architecture structure
(VHDL-1481) Analyzing VHDL file C:/Users/Yisong/Documents/new/median/spi.vhd
INFO - C:/Users/Yisong/Documents/new/median/spi.vhd(5,8-5,12) (VHDL-1012) analyzing entity spi2
INFO - C:/Users/Yisong/Documents/new/median/spi.vhd(22,14-22,17) (VHDL-1010) analyzing architecture rtl
(VHDL-1481) Analyzing VHDL file C:/Users/Yisong/Documents/new/median/rc_counter.vhd
INFO - C:/Users/Yisong/Documents/new/median/rc_counter.vhd(4,8-4,18) (VHDL-1012) analyzing entity rc_counter
INFO - C:/Users/Yisong/Documents/new/median/rc_counter.vhd(21,14-21,17) (VHDL-1010) analyzing architecture rtl
(VHDL-1481) Analyzing VHDL file C:/Users/Yisong/Documents/new/median/sort_3x3.vhd
INFO - C:/Users/Yisong/Documents/new/median/sort_3x3.vhd(5,8-5,16) (VHDL-1012) analyzing entity sort_3x3
INFO - C:/Users/Yisong/Documents/new/median/sort_3x3.vhd(35,14-35,17) (VHDL-1010) analyzing architecture rtl
(VHDL-1481) Analyzing VHDL file C:/Users/Yisong/Documents/new/median/sort_filter.vhd
INFO - C:/Users/Yisong/Documents/new/median/sort_filter.vhd(5,8-5,19) (VHDL-1012) analyzing entity sort_filter
INFO - C:/Users/Yisong/Documents/new/median/sort_filter.vhd(21,14-21,17) (VHDL-1010) analyzing architecture rtl
(VHDL-1481) Analyzing VHDL file C:/Users/Yisong/Documents/new/median/std_fifo.vhd
(VHDL-1493) Restoring VHDL parse-tree ieee.numeric_std from C:/lscc/diamond/3.1_x64/cae_library/vhdl_packages/vdbs/ieee/numeric_std.vdb
INFO - C:/Users/Yisong/Documents/new/median/std_fifo.vhd(5,8-5,16) (VHDL-1012) analyzing entity std_fifo
INFO - C:/Users/Yisong/Documents/new/median/std_fifo.vhd(25,14-25,24) (VHDL-1010) analyzing architecture behavioral
(VHDL-1481) Analyzing VHDL file C:/Users/Yisong/Documents/new/median/window_3x3.vhd
INFO - C:/Users/Yisong/Documents/new/median/window_3x3.vhd(5,8-5,18) (VHDL-1012) analyzing entity window_3x3
INFO - C:/Users/Yisong/Documents/new/median/window_3x3.vhd(29,14-29,17) (VHDL-1010) analyzing architecture rtl
INFO - C:/Users/Yisong/Documents/new/median/main.vhd(7,8-7,12) (VHDL-1067) elaborating main(rtl)
WARNING - C:/Users/Yisong/Documents/new/median/main.vhd(127,5-127,50) (VHDL-1250) ib remains a black-box since it has no binding entity
WARNING - C:/Users/Yisong/Documents/new/median/main.vhd(128,5-128,43) (VHDL-1250) gsr remains a black-box since it has no binding entity
WARNING - C:/Users/Yisong/Documents/new/median/main.vhd(132,5-134,66) (VHDL-1250) osch remains a black-box since it has no binding entity
INFO - C:/Users/Yisong/Documents/new/median/reset.vhd(5,8-5,13) (VHDL-1067) elaborating reset_uniq_0(rtl)
INFO - C:/Users/Yisong/Documents/new/median/spi.vhd(5,8-5,12) (VHDL-1067) elaborating spi2_uniq_0(rtl)
INFO - C:/Users/Yisong/Documents/new/median/efb_spi.vhd(14,8-14,15) (VHDL-1067) elaborating efb_spi_uniq_0(Structure)
WARNING - C:/Users/Yisong/Documents/new/median/efb_spi.vhd(148,5-149,33) (VHDL-1250) vhi remains a black-box since it has no binding entity
WARNING - C:/Users/Yisong/Documents/new/median/efb_spi.vhd(151,5-153,26) (VHDL-1250) bb remains a black-box since it has no binding entity
WARNING - C:/Users/Yisong/Documents/new/median/efb_spi.vhd(155,5-157,26) (VHDL-1250) bb remains a black-box since it has no binding entity
WARNING - C:/Users/Yisong/Documents/new/median/efb_spi.vhd(159,5-160,74) (VHDL-1250) bb remains a black-box since it has no binding entity
WARNING - C:/Users/Yisong/Documents/new/median/efb_spi.vhd(162,5-163,33) (VHDL-1250) vlo remains a black-box since it has no binding entity
WARNING - C:/Users/Yisong/Documents/new/median/efb_spi.vhd(165,5-228,61) (VHDL-1250) efb remains a black-box since it has no binding entity
INFO - C:/Users/Yisong/Documents/new/median/sort_filter.vhd(5,8-5,19) (VHDL-1067) elaborating sort_filter_uniq_0(rtl)
INFO - C:/Users/Yisong/Documents/new/median/sort_3x3.vhd(5,8-5,16) (VHDL-1067) elaborating sort_3x3_uniq_0(rtl)
INFO - C:/Users/Yisong/Documents/new/median/window_3x3.vhd(5,8-5,18) (VHDL-1067) elaborating window_3x3_uniq_0(rtl)
INFO - C:/Users/Yisong/Documents/new/median/std_fifo.vhd(5,8-5,16) (VHDL-1067) elaborating STD_FIFO_uniq_0(Behavioral)
INFO - C:/Users/Yisong/Documents/new/median/std_fifo.vhd(5,8-5,16) (VHDL-1067) elaborating STD_FIFO_uniq_1(Behavioral)
INFO - C:/Users/Yisong/Documents/new/median/rc_counter.vhd(4,8-4,18) (VHDL-1067) elaborating rc_counter_uniq_0(rtl)
Done: design load finished with (0) errors, and (9) warnings

</PRE></BODY></HTML>