##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Clock_1
		4.2::Critical Path Report for CyBUS_CLK
		4.3::Critical Path Report for LCD_CLK
		4.4::Critical Path Report for SW_Quad_Clock
		4.5::Critical Path Report for \Camera:PCLK(0)_PAD\
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. LCD_CLK:R)
		5.2::Critical Path Report for (CyBUS_CLK:R vs. \Camera:PCLK(0)_PAD\:R)
		5.3::Critical Path Report for (LCD_CLK:R vs. LCD_CLK:R)
		5.4::Critical Path Report for (LCD_CLK:R vs. \Camera:PCLK(0)_PAD\:R)
		5.5::Critical Path Report for (SW_Quad_Clock:R vs. SW_Quad_Clock:R)
		5.6::Critical Path Report for (Clock_1:R vs. Clock_1:R)
		5.7::Critical Path Report for (\Camera:PCLK(0)_PAD\:R vs. \Camera:PCLK(0)_PAD\:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 17
Clock: Camera_CLK                         | N/A                   | Target: 12.00 MHz   | 
Clock: Camera_CLK(routed)                 | N/A                   | Target: 12.00 MHz   | 
Clock: Clock_1                            | Frequency: 50.06 MHz  | Target: 0.10 MHz    | 
Clock: CyBUS_CLK                          | Frequency: 84.33 MHz  | Target: 72.00 MHz   | 
Clock: CyBUS_CLK(fixed-function)          | N/A                   | Target: 72.00 MHz   | 
Clock: CyILO                              | N/A                   | Target: 0.00 MHz    | 
Clock: CyIMO                              | N/A                   | Target: 3.00 MHz    | 
Clock: CyMASTER_CLK                       | N/A                   | Target: 72.00 MHz   | 
Clock: CyPLL_OUT                          | N/A                   | Target: 72.00 MHz   | 
Clock: LCD_CLK                            | Frequency: 84.33 MHz  | Target: 9.00 MHz    | 
Clock: SW_Quad_Clock                      | Frequency: 38.90 MHz  | Target: 1.00 MHz    | 
Clock: SW_Quad_Clock(routed)              | N/A                   | Target: 1.00 MHz    | 
Clock: \Camera:PCLK(0)_PAD\               | Frequency: 37.57 MHz  | Target: 100.00 MHz  | 
Clock: timer_clock                        | N/A                   | Target: 10.29 MHz   | 
Clock: timer_clock(fixed-function)        | N/A                   | Target: 10.29 MHz   | 
Clock: timer_clock_sense                  | N/A                   | Target: 36.00 MHz   | 
Clock: timer_clock_sense(fixed-function)  | N/A                   | Target: 36.00 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock          Capture Clock         Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
--------------------  --------------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Clock_1               Clock_1               1e+007           9980023     N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK             LCD_CLK               13888.9          2031        N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK             \Camera:PCLK(0)_PAD\  555.556          -54438      N/A              N/A         N/A              N/A         N/A              N/A         
LCD_CLK               LCD_CLK               111111           101632      N/A              N/A         N/A              N/A         N/A              N/A         
LCD_CLK               \Camera:PCLK(0)_PAD\  1111.11          -48947      N/A              N/A         N/A              N/A         N/A              N/A         
SW_Quad_Clock         SW_Quad_Clock         1e+006           974291      N/A              N/A         N/A              N/A         N/A              N/A         
\Camera:PCLK(0)_PAD\  \Camera:PCLK(0)_PAD\  10000            -16616      N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name       Setup to Clk  Clock Name:Phase        
--------------  ------------  ----------------------  
CS(0)_PAD:in    10848         \Camera:PCLK(0)_PAD\:R  
CS(1)_PAD:in    11434         \Camera:PCLK(0)_PAD\:R  
CS(2)_PAD:in    11123         \Camera:PCLK(0)_PAD\:R  
CS(3)_PAD:in    12940         \Camera:PCLK(0)_PAD\:R  
D(0)_PAD:in     3607          \Camera:PCLK(0)_PAD\:R  
D(1)_PAD:in     3398          \Camera:PCLK(0)_PAD\:R  
D(2)_PAD:in     4418          \Camera:PCLK(0)_PAD\:R  
D(3)_PAD:in     3731          \Camera:PCLK(0)_PAD\:R  
D(4)_PAD:in     3453          \Camera:PCLK(0)_PAD\:R  
D(5)_PAD:in     3703          \Camera:PCLK(0)_PAD\:R  
D(6)_PAD:in     3760          \Camera:PCLK(0)_PAD\:R  
D(7)_PAD:in     20839         \Camera:PCLK(0)_PAD\:R  
HREF(0)_PAD     12360         \Camera:PCLK(0)_PAD\:R  
SE1A(0)_PAD     16666         SW_Quad_Clock:R         
SE1B(0)_PAD     15594         SW_Quad_Clock:R         
SE2A(0)_PAD     16322         SW_Quad_Clock:R         
SE2B(0)_PAD     14460         SW_Quad_Clock:R         
SELiftA(0)_PAD  17454         SW_Quad_Clock:R         
SELiftB(0)_PAD  17029         SW_Quad_Clock:R         


                       3.2::Clock to Out
                       -----------------

Port Name                 Clock to Out  Clock Name:Phase             
------------------------  ------------  ---------------------------  
D(0)_PAD:out              40669         CyBUS_CLK:R                  
D(0)_PAD:out              36591         LCD_CLK:R                    
D(1)_PAD:out              36761         CyBUS_CLK:R                  
D(1)_PAD:out              31537         LCD_CLK:R                    
D(2)_PAD:out              35063         CyBUS_CLK:R                  
D(2)_PAD:out              30147         LCD_CLK:R                    
D(3)_PAD:out              40504         CyBUS_CLK:R                  
D(3)_PAD:out              36360         LCD_CLK:R                    
D(4)_PAD:out              34640         CyBUS_CLK:R                  
D(4)_PAD:out              29710         LCD_CLK:R                    
D(5)_PAD:out              36500         CyBUS_CLK:R                  
D(5)_PAD:out              31281         LCD_CLK:R                    
D(6)_PAD:out              34449         CyBUS_CLK:R                  
D(6)_PAD:out              29516         LCD_CLK:R                    
D(7)_PAD:out              34154         CyBUS_CLK:R                  
D(7)_PAD:out              29219         LCD_CLK:R                    
LCD_RS(0)_PAD             25646         LCD_CLK:R                    
LCD_WR(0)_PAD             24898         LCD_CLK:R                    
Pin_1(0)_PAD              24000         Clock_1:R                    
Pin_2(0)_PAD              24616         Clock_1:R                    
Pin_4(0)_PAD              23956         Clock_1:R                    
\Camera:SIOC(0)_PAD\:out  26258         CyBUS_CLK(fixed-function):R  
\Camera:SIOD(0)_PAD\:out  26241         CyBUS_CLK(fixed-function):R  
\Camera:XCLK(0)_PAD\      20229         Camera_CLK(routed):R         
\Camera:XCLK(0)_PAD\      20229         Camera_CLK(routed):F         


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for Clock_1
*************************************
Clock: Clock_1
Frequency: 50.06 MHz | Target: 0.10 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Pan:PWMUDB:runmode_enable\/q
Path End       : \PWM_Pan:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_Pan:PWMUDB:genblk8:stsreg\/clock
Path slack     : 9980023p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                  9999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19477
-------------------------------------   ----- 
End-of-path arrival time (ps)           19477
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWM_Pan:PWMUDB:runmode_enable\/clock_0                    macrocell72         0      0  RISE       1

Data path
pin name                                  model name    delay     AT    slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -------  ----  ------
\PWM_Pan:PWMUDB:runmode_enable\/q         macrocell72    1250   1250  9980023  RISE       1
\PWM_Pan:PWMUDB:status_2\/main_0          macrocell18   10521  11771  9980023  RISE       1
\PWM_Pan:PWMUDB:status_2\/q               macrocell18    3350  15121  9980023  RISE       1
\PWM_Pan:PWMUDB:genblk8:stsreg\/status_2  statusicell1   4356  19477  9980023  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWM_Pan:PWMUDB:genblk8:stsreg\/clock                      statusicell1        0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 84.33 MHz | Target: 72.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD:dp\/f0_blk_stat_comb
Path End       : Net_303/main_1
Capture Clock  : Net_303/clock_0
Path slack     : 2031p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#8 vs. LCD_CLK:R#2)   13889
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8348
-------------------------------------   ---- 
End-of-path arrival time (ps)           8348
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\LCD:dp\/busclk                                             datapathcell1       0      0  RISE       1

Data path
pin name                   model name     delay     AT  slack  edge  Fanout
-------------------------  -------------  -----  -----  -----  ----  ------
\LCD:dp\/f0_blk_stat_comb  datapathcell1   4020   4020   2031  RISE       1
Net_303/main_1             macrocell61     4328   8348   2031  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_303/clock_0                                            macrocell61         0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for LCD_CLK
*************************************
Clock: LCD_CLK
Frequency: 84.33 MHz | Target: 9.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD:dp\/f0_blk_stat_comb
Path End       : Net_303/main_1
Capture Clock  : Net_303/clock_0
Path slack     : 2031p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#8 vs. LCD_CLK:R#2)   13889
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8348
-------------------------------------   ---- 
End-of-path arrival time (ps)           8348
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\LCD:dp\/busclk                                             datapathcell1       0      0  RISE       1

Data path
pin name                   model name     delay     AT  slack  edge  Fanout
-------------------------  -------------  -----  -----  -----  ----  ------
\LCD:dp\/f0_blk_stat_comb  datapathcell1   4020   4020   2031  RISE       1
Net_303/main_1             macrocell61     4328   8348   2031  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_303/clock_0                                            macrocell61         0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for SW_Quad_Clock
*******************************************
Clock: SW_Quad_Clock
Frequency: 38.90 MHz | Target: 1.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Quad_3:Net_1260\/q
Path End       : \Quad_3:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \Quad_3:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 974291p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SW_Quad_Clock:R#1 vs. SW_Quad_Clock:R#2)   1000000
- Setup time                                                 -4230
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21479
-------------------------------------   ----- 
End-of-path arrival time (ps)           21479
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_3:Net_1260\/clock_0                                  macrocell90         0      0  RISE       1

Data path
pin name                                               model name      delay     AT   slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Quad_3:Net_1260\/q                                    macrocell90      1250   1250  974291  RISE       1
\Quad_3:Cnt16:CounterUDB:reload\/main_0                macrocell20      8083   9333  974291  RISE       1
\Quad_3:Cnt16:CounterUDB:reload\/q                     macrocell20      3350  12683  974291  RISE       1
\Quad_3:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell12   3666  16349  974291  RISE       1
\Quad_3:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell12   5130  21479  974291  RISE       1
\Quad_3:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell13      0  21479  974291  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_3:Cnt16:CounterUDB:sC16:counterdp:u1\/clock          datapathcell13      0      0  RISE       1


===================================================================== 
4.5::Critical Path Report for \Camera:PCLK(0)_PAD\
**************************************************
Clock: \Camera:PCLK(0)_PAD\
Frequency: 37.57 MHz | Target: 100.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Camera:phase_1\/q
Path End       : \Camera:M:dp\/f0_load
Capture Clock  : \Camera:M:dp\/clock
Path slack     : -16616p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                       14496
+ Cycle adjust (\Camera:PCLK(0)_PAD\:R#1 vs. \Camera:PCLK(0)_PAD\:R#2)   10000
- Setup time                                                                 0
----------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                           24496

Launch Clock Arrival Time                       0
+ Clock path delay                      13898
+ Data path delay                       27214
-------------------------------------   ----- 
End-of-path arrival time (ps)           41112
 
Launch Clock Path
pin name                                                  model name   delay     AT  edge  Fanout
--------------------------------------------------------  -----------  -----  -----  ----  ------
\Camera:PCLK(0)_PAD\                                      Display          0      0  RISE       1
\Camera:PCLK(0)\/pad_in                                   iocell18         0      0  RISE       1
\Camera:PCLK(0)\/fb                                       iocell18      7473   7473  RISE       1
\Camera:phase_1\/clock_0                                  macrocell63   6425  13898  RISE       1

Data path
pin name                   model name     delay     AT   slack  edge  Fanout
-------------------------  -------------  -----  -----  ------  ----  ------
\Camera:phase_1\/q         macrocell63     1250  15148  -16616  RISE       1
\Camera:B:f0_load\/main_0  macrocell3      9412  24559  -16616  RISE       1
\Camera:B:f0_load\/q       macrocell3      3350  27909  -16616  RISE       1
\Camera:M:dp\/f0_load      datapathcell6  13203  41112  -16616  RISE       1

Capture Clock Path
pin name                                                  model name     delay     AT  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  ----  ------
\Camera:PCLK(0)_PAD\                                      Display            0      0  RISE       1
\Camera:PCLK(0)\/pad_in                                   iocell18           0      0  RISE       1
\Camera:PCLK(0)\/fb                                       iocell18        7473   7473  RISE       1
\Camera:M:dp\/clock                                       datapathcell6   7023  14496  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. LCD_CLK:R)
*********************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD:dp\/f0_blk_stat_comb
Path End       : Net_303/main_1
Capture Clock  : Net_303/clock_0
Path slack     : 2031p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#8 vs. LCD_CLK:R#2)   13889
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8348
-------------------------------------   ---- 
End-of-path arrival time (ps)           8348
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\LCD:dp\/busclk                                             datapathcell1       0      0  RISE       1

Data path
pin name                   model name     delay     AT  slack  edge  Fanout
-------------------------  -------------  -----  -----  -----  ----  ------
\LCD:dp\/f0_blk_stat_comb  datapathcell1   4020   4020   2031  RISE       1
Net_303/main_1             macrocell61     4328   8348   2031  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_303/clock_0                                            macrocell61         0      0  RISE       1


5.2::Critical Path Report for (CyBUS_CLK:R vs. \Camera:PCLK(0)_PAD\:R)
**********************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OE:Sync:ctrl_reg\/control_1
Path End       : \Camera:FIFO:dp\/p_in_7
Capture Clock  : \Camera:FIFO:dp\/clock
Path slack     : -54438p

Capture Clock Arrival Time                                        0
+ Clock path delay                                            12780
+ Cycle adjust (CyBUS_CLK:R#6 vs. \Camera:PCLK(0)_PAD\:R#8)     556
- Setup time                                                  -2210
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                11126

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       65564
-------------------------------------   ----- 
End-of-path arrival time (ps)           65564
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OE:Sync:ctrl_reg\/busclk                                   controlcell1        0      0  RISE       1

Data path
pin name                      model name     delay     AT   slack  edge  Fanout
----------------------------  -------------  -----  -----  ------  ----  ------
\OE:Sync:ctrl_reg\/control_1  controlcell1    2050   2050  -54438  RISE       1
Net_361_7/main_0              macrocell9      5897   7947  -54438  RISE       1
Net_361_7/q                   macrocell9      3350  11297  -54438  RISE       1
D(7)/pin_input                iocell8         7984  19280  -54438  RISE       1
D(7)/pad_out                  iocell8        14874  34154  -54438  RISE       1
D(7)/pad_in                   iocell8            0  34154  -54438  RISE       1
D(7)/fb                       iocell8        12350  46504  -54438  RISE       1
\Camera:FIFO:p_in_7\/main_0   macrocell1      8151  54655  -54438  RISE       1
\Camera:FIFO:p_in_7\/q        macrocell1      3350  58005  -54438  RISE       1
\Camera:FIFO:dp\/p_in_7       datapathcell2   7559  65564  -54438  RISE       1

Capture Clock Path
pin name                                                  model name     delay     AT  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  ----  ------
\Camera:PCLK(0)_PAD\                                      Display            0      0  RISE       1
\Camera:PCLK(0)\/pad_in                                   iocell18           0      0  RISE       1
\Camera:PCLK(0)\/fb                                       iocell18        7473   7473  RISE       1
\Camera:FIFO:dp\/clock                                    datapathcell2   5307  12780  RISE       1


5.3::Critical Path Report for (LCD_CLK:R vs. LCD_CLK:R)
*******************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_303/q
Path End       : \LCD:dp\/cs_addr_0
Capture Clock  : \LCD:dp\/clock
Path slack     : 101632p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (LCD_CLK:R#1 vs. LCD_CLK:R#2)   111111
- Setup time                                    -4130
--------------------------------------------   ------ 
End-of-path required time (ps)                 106981

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5349
-------------------------------------   ---- 
End-of-path arrival time (ps)           5349
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_303/clock_0                                            macrocell61         0      0  RISE       1

Data path
pin name            model name     delay     AT   slack  edge  Fanout
------------------  -------------  -----  -----  ------  ----  ------
Net_303/q           macrocell61     1250   1250  101632  RISE       1
\LCD:dp\/cs_addr_0  datapathcell1   4099   5349  101632  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD:dp\/clock                                             datapathcell1       0      0  RISE       1


5.4::Critical Path Report for (LCD_CLK:R vs. \Camera:PCLK(0)_PAD\:R)
********************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD:dp\/p_out_7
Path End       : \Camera:FIFO:dp\/p_in_7
Capture Clock  : \Camera:FIFO:dp\/clock
Path slack     : -48947p

Capture Clock Arrival Time                                       0
+ Clock path delay                                           12780
+ Cycle adjust (LCD_CLK:R#9 vs. \Camera:PCLK(0)_PAD\:R#90)    1111
- Setup time                                                 -2210
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               11681

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       60629
-------------------------------------   ----- 
End-of-path arrival time (ps)           60629
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD:dp\/clock                                             datapathcell1       0      0  RISE       1

Data path
pin name                     model name     delay     AT   slack  edge  Fanout
---------------------------  -------------  -----  -----  ------  ----  ------
\LCD:dp\/p_out_7             datapathcell1    710    710  -48947  RISE       1
Net_361_7/main_1             macrocell9      2301   3011  -48947  RISE       1
Net_361_7/q                  macrocell9      3350   6361  -48947  RISE       1
D(7)/pin_input               iocell8         7984  14345  -48947  RISE       1
D(7)/pad_out                 iocell8        14874  29219  -48947  RISE       1
D(7)/pad_in                  iocell8            0  29219  -48947  RISE       1
D(7)/fb                      iocell8        12350  41569  -48947  RISE       1
\Camera:FIFO:p_in_7\/main_0  macrocell1      8151  49719  -48947  RISE       1
\Camera:FIFO:p_in_7\/q       macrocell1      3350  53069  -48947  RISE       1
\Camera:FIFO:dp\/p_in_7      datapathcell2   7559  60629  -48947  RISE       1

Capture Clock Path
pin name                                                  model name     delay     AT  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  ----  ------
\Camera:PCLK(0)_PAD\                                      Display            0      0  RISE       1
\Camera:PCLK(0)\/pad_in                                   iocell18           0      0  RISE       1
\Camera:PCLK(0)\/fb                                       iocell18        7473   7473  RISE       1
\Camera:FIFO:dp\/clock                                    datapathcell2   5307  12780  RISE       1


5.5::Critical Path Report for (SW_Quad_Clock:R vs. SW_Quad_Clock:R)
*******************************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Quad_3:Net_1260\/q
Path End       : \Quad_3:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \Quad_3:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 974291p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SW_Quad_Clock:R#1 vs. SW_Quad_Clock:R#2)   1000000
- Setup time                                                 -4230
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21479
-------------------------------------   ----- 
End-of-path arrival time (ps)           21479
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_3:Net_1260\/clock_0                                  macrocell90         0      0  RISE       1

Data path
pin name                                               model name      delay     AT   slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Quad_3:Net_1260\/q                                    macrocell90      1250   1250  974291  RISE       1
\Quad_3:Cnt16:CounterUDB:reload\/main_0                macrocell20      8083   9333  974291  RISE       1
\Quad_3:Cnt16:CounterUDB:reload\/q                     macrocell20      3350  12683  974291  RISE       1
\Quad_3:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell12   3666  16349  974291  RISE       1
\Quad_3:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell12   5130  21479  974291  RISE       1
\Quad_3:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell13      0  21479  974291  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_3:Cnt16:CounterUDB:sC16:counterdp:u1\/clock          datapathcell13      0      0  RISE       1


5.6::Critical Path Report for (Clock_1:R vs. Clock_1:R)
*******************************************************

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Pan:PWMUDB:runmode_enable\/q
Path End       : \PWM_Pan:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_Pan:PWMUDB:genblk8:stsreg\/clock
Path slack     : 9980023p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                  9999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19477
-------------------------------------   ----- 
End-of-path arrival time (ps)           19477
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWM_Pan:PWMUDB:runmode_enable\/clock_0                    macrocell72         0      0  RISE       1

Data path
pin name                                  model name    delay     AT    slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -------  ----  ------
\PWM_Pan:PWMUDB:runmode_enable\/q         macrocell72    1250   1250  9980023  RISE       1
\PWM_Pan:PWMUDB:status_2\/main_0          macrocell18   10521  11771  9980023  RISE       1
\PWM_Pan:PWMUDB:status_2\/q               macrocell18    3350  15121  9980023  RISE       1
\PWM_Pan:PWMUDB:genblk8:stsreg\/status_2  statusicell1   4356  19477  9980023  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWM_Pan:PWMUDB:genblk8:stsreg\/clock                      statusicell1        0      0  RISE       1


5.7::Critical Path Report for (\Camera:PCLK(0)_PAD\:R vs. \Camera:PCLK(0)_PAD\:R)
*********************************************************************************

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Camera:phase_1\/q
Path End       : \Camera:M:dp\/f0_load
Capture Clock  : \Camera:M:dp\/clock
Path slack     : -16616p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                       14496
+ Cycle adjust (\Camera:PCLK(0)_PAD\:R#1 vs. \Camera:PCLK(0)_PAD\:R#2)   10000
- Setup time                                                                 0
----------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                           24496

Launch Clock Arrival Time                       0
+ Clock path delay                      13898
+ Data path delay                       27214
-------------------------------------   ----- 
End-of-path arrival time (ps)           41112
 
Launch Clock Path
pin name                                                  model name   delay     AT  edge  Fanout
--------------------------------------------------------  -----------  -----  -----  ----  ------
\Camera:PCLK(0)_PAD\                                      Display          0      0  RISE       1
\Camera:PCLK(0)\/pad_in                                   iocell18         0      0  RISE       1
\Camera:PCLK(0)\/fb                                       iocell18      7473   7473  RISE       1
\Camera:phase_1\/clock_0                                  macrocell63   6425  13898  RISE       1

Data path
pin name                   model name     delay     AT   slack  edge  Fanout
-------------------------  -------------  -----  -----  ------  ----  ------
\Camera:phase_1\/q         macrocell63     1250  15148  -16616  RISE       1
\Camera:B:f0_load\/main_0  macrocell3      9412  24559  -16616  RISE       1
\Camera:B:f0_load\/q       macrocell3      3350  27909  -16616  RISE       1
\Camera:M:dp\/f0_load      datapathcell6  13203  41112  -16616  RISE       1

Capture Clock Path
pin name                                                  model name     delay     AT  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  ----  ------
\Camera:PCLK(0)_PAD\                                      Display            0      0  RISE       1
\Camera:PCLK(0)\/pad_in                                   iocell18           0      0  RISE       1
\Camera:PCLK(0)\/fb                                       iocell18        7473   7473  RISE       1
\Camera:M:dp\/clock                                       datapathcell6   7023  14496  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OE:Sync:ctrl_reg\/control_1
Path End       : \Camera:FIFO:dp\/p_in_7
Capture Clock  : \Camera:FIFO:dp\/clock
Path slack     : -54438p

Capture Clock Arrival Time                                        0
+ Clock path delay                                            12780
+ Cycle adjust (CyBUS_CLK:R#6 vs. \Camera:PCLK(0)_PAD\:R#8)     556
- Setup time                                                  -2210
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                11126

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       65564
-------------------------------------   ----- 
End-of-path arrival time (ps)           65564
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OE:Sync:ctrl_reg\/busclk                                   controlcell1        0      0  RISE       1

Data path
pin name                      model name     delay     AT   slack  edge  Fanout
----------------------------  -------------  -----  -----  ------  ----  ------
\OE:Sync:ctrl_reg\/control_1  controlcell1    2050   2050  -54438  RISE       1
Net_361_7/main_0              macrocell9      5897   7947  -54438  RISE       1
Net_361_7/q                   macrocell9      3350  11297  -54438  RISE       1
D(7)/pin_input                iocell8         7984  19280  -54438  RISE       1
D(7)/pad_out                  iocell8        14874  34154  -54438  RISE       1
D(7)/pad_in                   iocell8            0  34154  -54438  RISE       1
D(7)/fb                       iocell8        12350  46504  -54438  RISE       1
\Camera:FIFO:p_in_7\/main_0   macrocell1      8151  54655  -54438  RISE       1
\Camera:FIFO:p_in_7\/q        macrocell1      3350  58005  -54438  RISE       1
\Camera:FIFO:dp\/p_in_7       datapathcell2   7559  65564  -54438  RISE       1

Capture Clock Path
pin name                                                  model name     delay     AT  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  ----  ------
\Camera:PCLK(0)_PAD\                                      Display            0      0  RISE       1
\Camera:PCLK(0)\/pad_in                                   iocell18           0      0  RISE       1
\Camera:PCLK(0)\/fb                                       iocell18        7473   7473  RISE       1
\Camera:FIFO:dp\/clock                                    datapathcell2   5307  12780  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OE:Sync:ctrl_reg\/control_1
Path End       : \Camera:M:dp\/p_in_0
Capture Clock  : \Camera:M:dp\/clock
Path slack     : -43721p

Capture Clock Arrival Time                                        0
+ Clock path delay                                            14496
+ Cycle adjust (CyBUS_CLK:R#6 vs. \Camera:PCLK(0)_PAD\:R#8)     556
- Setup time                                                  -2210
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                12841

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       56562
-------------------------------------   ----- 
End-of-path arrival time (ps)           56562
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OE:Sync:ctrl_reg\/busclk                                   controlcell1        0      0  RISE       1

Data path
pin name                      model name     delay     AT   slack  edge  Fanout
----------------------------  -------------  -----  -----  ------  ----  ------
\OE:Sync:ctrl_reg\/control_1  controlcell1    2050   2050  -54438  RISE       1
Net_361_0/main_0              macrocell16     9370  11420  -43721  RISE       1
Net_361_0/q                   macrocell16     3350  14770  -43721  RISE       1
D(0)/pin_input                iocell1        10232  25002  -43721  RISE       1
D(0)/pad_out                  iocell1        15667  40669  -43721  RISE       1
D(0)/pad_in                   iocell1            0  40669  -43721  RISE       1
D(0)/fb                       iocell1         7776  48445  -43721  RISE       1
\Camera:M:dp\/p_in_0          datapathcell6   8117  56562  -43721  RISE       1

Capture Clock Path
pin name                                                  model name     delay     AT  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  ----  ------
\Camera:PCLK(0)_PAD\                                      Display            0      0  RISE       1
\Camera:PCLK(0)\/pad_in                                   iocell18           0      0  RISE       1
\Camera:PCLK(0)\/fb                                       iocell18        7473   7473  RISE       1
\Camera:M:dp\/clock                                       datapathcell6   7023  14496  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OE:Sync:ctrl_reg\/control_1
Path End       : \Camera:R:dp\/p_in_0
Capture Clock  : \Camera:R:dp\/clock
Path slack     : -43717p

Capture Clock Arrival Time                                        0
+ Clock path delay                                            15648
+ Cycle adjust (CyBUS_CLK:R#6 vs. \Camera:PCLK(0)_PAD\:R#8)     556
- Setup time                                                  -2210
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                13994

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       57711
-------------------------------------   ----- 
End-of-path arrival time (ps)           57711
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OE:Sync:ctrl_reg\/busclk                                   controlcell1        0      0  RISE       1

Data path
pin name                      model name     delay     AT   slack  edge  Fanout
----------------------------  -------------  -----  -----  ------  ----  ------
\OE:Sync:ctrl_reg\/control_1  controlcell1    2050   2050  -54438  RISE       1
Net_361_0/main_0              macrocell16     9370  11420  -43721  RISE       1
Net_361_0/q                   macrocell16     3350  14770  -43721  RISE       1
D(0)/pin_input                iocell1        10232  25002  -43721  RISE       1
D(0)/pad_out                  iocell1        15667  40669  -43721  RISE       1
D(0)/pad_in                   iocell1            0  40669  -43721  RISE       1
D(0)/fb                       iocell1         7776  48445  -43721  RISE       1
\Camera:R:dp\/p_in_0          datapathcell5   9266  57711  -43717  RISE       1

Capture Clock Path
pin name                                                  model name     delay     AT  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  ----  ------
\Camera:PCLK(0)_PAD\                                      Display            0      0  RISE       1
\Camera:PCLK(0)\/pad_in                                   iocell18           0      0  RISE       1
\Camera:PCLK(0)\/fb                                       iocell18        7473   7473  RISE       1
\Camera:R:dp\/clock                                       datapathcell5   8175  15648  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OE:Sync:ctrl_reg\/control_1
Path End       : \Camera:B:dp\/p_in_0
Capture Clock  : \Camera:B:dp\/clock
Path slack     : -43713p

Capture Clock Arrival Time                                        0
+ Clock path delay                                            14498
+ Cycle adjust (CyBUS_CLK:R#6 vs. \Camera:PCLK(0)_PAD\:R#8)     556
- Setup time                                                  -2210
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                12844

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       56557
-------------------------------------   ----- 
End-of-path arrival time (ps)           56557
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OE:Sync:ctrl_reg\/busclk                                   controlcell1        0      0  RISE       1

Data path
pin name                      model name     delay     AT   slack  edge  Fanout
----------------------------  -------------  -----  -----  ------  ----  ------
\OE:Sync:ctrl_reg\/control_1  controlcell1    2050   2050  -54438  RISE       1
Net_361_0/main_0              macrocell16     9370  11420  -43721  RISE       1
Net_361_0/q                   macrocell16     3350  14770  -43721  RISE       1
D(0)/pin_input                iocell1        10232  25002  -43721  RISE       1
D(0)/pad_out                  iocell1        15667  40669  -43721  RISE       1
D(0)/pad_in                   iocell1            0  40669  -43721  RISE       1
D(0)/fb                       iocell1         7776  48445  -43721  RISE       1
\Camera:B:dp\/p_in_0          datapathcell3   8112  56557  -43713  RISE       1

Capture Clock Path
pin name                                                  model name     delay     AT  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  ----  ------
\Camera:PCLK(0)_PAD\                                      Display            0      0  RISE       1
\Camera:PCLK(0)\/pad_in                                   iocell18           0      0  RISE       1
\Camera:PCLK(0)\/fb                                       iocell18        7473   7473  RISE       1
\Camera:B:dp\/clock                                       datapathcell3   7025  14498  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OE:Sync:ctrl_reg\/control_1
Path End       : \Camera:B:dp\/p_in_3
Capture Clock  : \Camera:B:dp\/clock
Path slack     : -43680p

Capture Clock Arrival Time                                        0
+ Clock path delay                                            14498
+ Cycle adjust (CyBUS_CLK:R#6 vs. \Camera:PCLK(0)_PAD\:R#8)     556
- Setup time                                                  -2210
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                12844

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       56524
-------------------------------------   ----- 
End-of-path arrival time (ps)           56524
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OE:Sync:ctrl_reg\/busclk                                   controlcell1        0      0  RISE       1

Data path
pin name                      model name     delay     AT   slack  edge  Fanout
----------------------------  -------------  -----  -----  ------  ----  ------
\OE:Sync:ctrl_reg\/control_1  controlcell1    2050   2050  -54438  RISE       1
Net_361_3/main_0              macrocell13     9412  11462  -43680  RISE       1
Net_361_3/q                   macrocell13     3350  14812  -43680  RISE       1
D(3)/pin_input                iocell4        10255  25067  -43680  RISE       1
D(3)/pad_out                  iocell4        15437  40504  -43680  RISE       1
D(3)/pad_in                   iocell4            0  40504  -43680  RISE       1
D(3)/fb                       iocell4         7659  48163  -43680  RISE       1
\Camera:B:dp\/p_in_3          datapathcell3   8361  56524  -43680  RISE       1

Capture Clock Path
pin name                                                  model name     delay     AT  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  ----  ------
\Camera:PCLK(0)_PAD\                                      Display            0      0  RISE       1
\Camera:PCLK(0)\/pad_in                                   iocell18           0      0  RISE       1
\Camera:PCLK(0)\/fb                                       iocell18        7473   7473  RISE       1
\Camera:B:dp\/clock                                       datapathcell3   7025  14498  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OE:Sync:ctrl_reg\/control_1
Path End       : \Camera:M:dp\/p_in_3
Capture Clock  : \Camera:M:dp\/clock
Path slack     : -43679p

Capture Clock Arrival Time                                        0
+ Clock path delay                                            14496
+ Cycle adjust (CyBUS_CLK:R#6 vs. \Camera:PCLK(0)_PAD\:R#8)     556
- Setup time                                                  -2210
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                12841

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       56520
-------------------------------------   ----- 
End-of-path arrival time (ps)           56520
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OE:Sync:ctrl_reg\/busclk                                   controlcell1        0      0  RISE       1

Data path
pin name                      model name     delay     AT   slack  edge  Fanout
----------------------------  -------------  -----  -----  ------  ----  ------
\OE:Sync:ctrl_reg\/control_1  controlcell1    2050   2050  -54438  RISE       1
Net_361_3/main_0              macrocell13     9412  11462  -43680  RISE       1
Net_361_3/q                   macrocell13     3350  14812  -43680  RISE       1
D(3)/pin_input                iocell4        10255  25067  -43680  RISE       1
D(3)/pad_out                  iocell4        15437  40504  -43680  RISE       1
D(3)/pad_in                   iocell4            0  40504  -43680  RISE       1
D(3)/fb                       iocell4         7659  48163  -43680  RISE       1
\Camera:M:dp\/p_in_3          datapathcell6   8357  56520  -43679  RISE       1

Capture Clock Path
pin name                                                  model name     delay     AT  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  ----  ------
\Camera:PCLK(0)_PAD\                                      Display            0      0  RISE       1
\Camera:PCLK(0)\/pad_in                                   iocell18           0      0  RISE       1
\Camera:PCLK(0)\/fb                                       iocell18        7473   7473  RISE       1
\Camera:M:dp\/clock                                       datapathcell6   7023  14496  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OE:Sync:ctrl_reg\/control_1
Path End       : \Camera:R:dp\/p_in_3
Capture Clock  : \Camera:R:dp\/clock
Path slack     : -43361p

Capture Clock Arrival Time                                        0
+ Clock path delay                                            15648
+ Cycle adjust (CyBUS_CLK:R#6 vs. \Camera:PCLK(0)_PAD\:R#8)     556
- Setup time                                                  -2210
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                13994

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       57355
-------------------------------------   ----- 
End-of-path arrival time (ps)           57355
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OE:Sync:ctrl_reg\/busclk                                   controlcell1        0      0  RISE       1

Data path
pin name                      model name     delay     AT   slack  edge  Fanout
----------------------------  -------------  -----  -----  ------  ----  ------
\OE:Sync:ctrl_reg\/control_1  controlcell1    2050   2050  -54438  RISE       1
Net_361_3/main_0              macrocell13     9412  11462  -43680  RISE       1
Net_361_3/q                   macrocell13     3350  14812  -43680  RISE       1
D(3)/pin_input                iocell4        10255  25067  -43680  RISE       1
D(3)/pad_out                  iocell4        15437  40504  -43680  RISE       1
D(3)/pad_in                   iocell4            0  40504  -43680  RISE       1
D(3)/fb                       iocell4         7659  48163  -43680  RISE       1
\Camera:R:dp\/p_in_3          datapathcell5   9192  57355  -43361  RISE       1

Capture Clock Path
pin name                                                  model name     delay     AT  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  ----  ------
\Camera:PCLK(0)_PAD\                                      Display            0      0  RISE       1
\Camera:PCLK(0)\/pad_in                                   iocell18           0      0  RISE       1
\Camera:PCLK(0)\/fb                                       iocell18        7473   7473  RISE       1
\Camera:R:dp\/clock                                       datapathcell5   8175  15648  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OE:Sync:ctrl_reg\/control_1
Path End       : \Camera:B:dp\/p_in_7
Capture Clock  : \Camera:B:dp\/clock
Path slack     : -43171p

Capture Clock Arrival Time                                        0
+ Clock path delay                                            14498
+ Cycle adjust (CyBUS_CLK:R#6 vs. \Camera:PCLK(0)_PAD\:R#8)     556
- Setup time                                                  -2210
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                12844

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       56014
-------------------------------------   ----- 
End-of-path arrival time (ps)           56014
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OE:Sync:ctrl_reg\/busclk                                   controlcell1        0      0  RISE       1

Data path
pin name                      model name     delay     AT   slack  edge  Fanout
----------------------------  -------------  -----  -----  ------  ----  ------
\OE:Sync:ctrl_reg\/control_1  controlcell1    2050   2050  -54438  RISE       1
Net_361_7/main_0              macrocell9      5897   7947  -54438  RISE       1
Net_361_7/q                   macrocell9      3350  11297  -54438  RISE       1
D(7)/pin_input                iocell8         7984  19280  -54438  RISE       1
D(7)/pad_out                  iocell8        14874  34154  -54438  RISE       1
D(7)/pad_in                   iocell8            0  34154  -54438  RISE       1
D(7)/fb                       iocell8        12350  46504  -54438  RISE       1
\Camera:B:dp\/p_in_7          datapathcell3   9510  56014  -43171  RISE       1

Capture Clock Path
pin name                                                  model name     delay     AT  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  ----  ------
\Camera:PCLK(0)_PAD\                                      Display            0      0  RISE       1
\Camera:PCLK(0)\/pad_in                                   iocell18           0      0  RISE       1
\Camera:PCLK(0)\/fb                                       iocell18        7473   7473  RISE       1
\Camera:B:dp\/clock                                       datapathcell3   7025  14498  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OE:Sync:ctrl_reg\/control_1
Path End       : \Camera:FIFO:dp\/p_in_3
Capture Clock  : \Camera:FIFO:dp\/clock
Path slack     : -42728p

Capture Clock Arrival Time                                        0
+ Clock path delay                                            12780
+ Cycle adjust (CyBUS_CLK:R#6 vs. \Camera:PCLK(0)_PAD\:R#8)     556
- Setup time                                                  -2210
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                11126

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       53854
-------------------------------------   ----- 
End-of-path arrival time (ps)           53854
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OE:Sync:ctrl_reg\/busclk                                   controlcell1        0      0  RISE       1

Data path
pin name                      model name     delay     AT   slack  edge  Fanout
----------------------------  -------------  -----  -----  ------  ----  ------
\OE:Sync:ctrl_reg\/control_1  controlcell1    2050   2050  -54438  RISE       1
Net_361_3/main_0              macrocell13     9412  11462  -43680  RISE       1
Net_361_3/q                   macrocell13     3350  14812  -43680  RISE       1
D(3)/pin_input                iocell4        10255  25067  -43680  RISE       1
D(3)/pad_out                  iocell4        15437  40504  -43680  RISE       1
D(3)/pad_in                   iocell4            0  40504  -43680  RISE       1
D(3)/fb                       iocell4         7659  48163  -43680  RISE       1
\Camera:FIFO:dp\/p_in_3       datapathcell2   5691  53854  -42728  RISE       1

Capture Clock Path
pin name                                                  model name     delay     AT  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  ----  ------
\Camera:PCLK(0)_PAD\                                      Display            0      0  RISE       1
\Camera:PCLK(0)\/pad_in                                   iocell18           0      0  RISE       1
\Camera:PCLK(0)\/fb                                       iocell18        7473   7473  RISE       1
\Camera:FIFO:dp\/clock                                    datapathcell2   5307  12780  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OE:Sync:ctrl_reg\/control_1
Path End       : \Camera:FIFO:dp\/p_in_0
Capture Clock  : \Camera:FIFO:dp\/clock
Path slack     : -42701p

Capture Clock Arrival Time                                        0
+ Clock path delay                                            12780
+ Cycle adjust (CyBUS_CLK:R#6 vs. \Camera:PCLK(0)_PAD\:R#8)     556
- Setup time                                                  -2210
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                11126

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       53827
-------------------------------------   ----- 
End-of-path arrival time (ps)           53827
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OE:Sync:ctrl_reg\/busclk                                   controlcell1        0      0  RISE       1

Data path
pin name                      model name     delay     AT   slack  edge  Fanout
----------------------------  -------------  -----  -----  ------  ----  ------
\OE:Sync:ctrl_reg\/control_1  controlcell1    2050   2050  -54438  RISE       1
Net_361_0/main_0              macrocell16     9370  11420  -43721  RISE       1
Net_361_0/q                   macrocell16     3350  14770  -43721  RISE       1
D(0)/pin_input                iocell1        10232  25002  -43721  RISE       1
D(0)/pad_out                  iocell1        15667  40669  -43721  RISE       1
D(0)/pad_in                   iocell1            0  40669  -43721  RISE       1
D(0)/fb                       iocell1         7776  48445  -43721  RISE       1
\Camera:FIFO:dp\/p_in_0       datapathcell2   5382  53827  -42701  RISE       1

Capture Clock Path
pin name                                                  model name     delay     AT  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  ----  ------
\Camera:PCLK(0)_PAD\                                      Display            0      0  RISE       1
\Camera:PCLK(0)\/pad_in                                   iocell18           0      0  RISE       1
\Camera:PCLK(0)\/fb                                       iocell18        7473   7473  RISE       1
\Camera:FIFO:dp\/clock                                    datapathcell2   5307  12780  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OE:Sync:ctrl_reg\/control_1
Path End       : \Camera:G:dp\/p_in_0
Capture Clock  : \Camera:G:dp\/clock
Path slack     : -42572p

Capture Clock Arrival Time                                        0
+ Clock path delay                                            14825
+ Cycle adjust (CyBUS_CLK:R#6 vs. \Camera:PCLK(0)_PAD\:R#8)     556
- Setup time                                                  -2210
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                13170

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       55743
-------------------------------------   ----- 
End-of-path arrival time (ps)           55743
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OE:Sync:ctrl_reg\/busclk                                   controlcell1        0      0  RISE       1

Data path
pin name                      model name     delay     AT   slack  edge  Fanout
----------------------------  -------------  -----  -----  ------  ----  ------
\OE:Sync:ctrl_reg\/control_1  controlcell1    2050   2050  -54438  RISE       1
Net_361_0/main_0              macrocell16     9370  11420  -43721  RISE       1
Net_361_0/q                   macrocell16     3350  14770  -43721  RISE       1
D(0)/pin_input                iocell1        10232  25002  -43721  RISE       1
D(0)/pad_out                  iocell1        15667  40669  -43721  RISE       1
D(0)/pad_in                   iocell1            0  40669  -43721  RISE       1
D(0)/fb                       iocell1         7776  48445  -43721  RISE       1
\Camera:G:dp\/p_in_0          datapathcell4   7298  55743  -42572  RISE       1

Capture Clock Path
pin name                                                  model name     delay     AT  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  ----  ------
\Camera:PCLK(0)_PAD\                                      Display            0      0  RISE       1
\Camera:PCLK(0)\/pad_in                                   iocell18           0      0  RISE       1
\Camera:PCLK(0)\/fb                                       iocell18        7473   7473  RISE       1
\Camera:G:dp\/clock                                       datapathcell4   7352  14825  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OE:Sync:ctrl_reg\/control_1
Path End       : \Camera:M:dp\/p_in_7
Capture Clock  : \Camera:M:dp\/clock
Path slack     : -42491p

Capture Clock Arrival Time                                        0
+ Clock path delay                                            14496
+ Cycle adjust (CyBUS_CLK:R#6 vs. \Camera:PCLK(0)_PAD\:R#8)     556
- Setup time                                                  -2210
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                12841

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       55332
-------------------------------------   ----- 
End-of-path arrival time (ps)           55332
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OE:Sync:ctrl_reg\/busclk                                   controlcell1        0      0  RISE       1

Data path
pin name                      model name     delay     AT   slack  edge  Fanout
----------------------------  -------------  -----  -----  ------  ----  ------
\OE:Sync:ctrl_reg\/control_1  controlcell1    2050   2050  -54438  RISE       1
Net_361_7/main_0              macrocell9      5897   7947  -54438  RISE       1
Net_361_7/q                   macrocell9      3350  11297  -54438  RISE       1
D(7)/pin_input                iocell8         7984  19280  -54438  RISE       1
D(7)/pad_out                  iocell8        14874  34154  -54438  RISE       1
D(7)/pad_in                   iocell8            0  34154  -54438  RISE       1
D(7)/fb                       iocell8        12350  46504  -54438  RISE       1
\Camera:M:dp\/p_in_7          datapathcell6   8828  55332  -42491  RISE       1

Capture Clock Path
pin name                                                  model name     delay     AT  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  ----  ------
\Camera:PCLK(0)_PAD\                                      Display            0      0  RISE       1
\Camera:PCLK(0)\/pad_in                                   iocell18           0      0  RISE       1
\Camera:PCLK(0)\/fb                                       iocell18        7473   7473  RISE       1
\Camera:M:dp\/clock                                       datapathcell6   7023  14496  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OE:Sync:ctrl_reg\/control_1
Path End       : \Camera:G:dp\/p_in_3
Capture Clock  : \Camera:G:dp\/clock
Path slack     : -42330p

Capture Clock Arrival Time                                        0
+ Clock path delay                                            14825
+ Cycle adjust (CyBUS_CLK:R#6 vs. \Camera:PCLK(0)_PAD\:R#8)     556
- Setup time                                                  -2210
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                13170

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       55500
-------------------------------------   ----- 
End-of-path arrival time (ps)           55500
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OE:Sync:ctrl_reg\/busclk                                   controlcell1        0      0  RISE       1

Data path
pin name                      model name     delay     AT   slack  edge  Fanout
----------------------------  -------------  -----  -----  ------  ----  ------
\OE:Sync:ctrl_reg\/control_1  controlcell1    2050   2050  -54438  RISE       1
Net_361_3/main_0              macrocell13     9412  11462  -43680  RISE       1
Net_361_3/q                   macrocell13     3350  14812  -43680  RISE       1
D(3)/pin_input                iocell4        10255  25067  -43680  RISE       1
D(3)/pad_out                  iocell4        15437  40504  -43680  RISE       1
D(3)/pad_in                   iocell4            0  40504  -43680  RISE       1
D(3)/fb                       iocell4         7659  48163  -43680  RISE       1
\Camera:G:dp\/p_in_3          datapathcell4   7337  55500  -42330  RISE       1

Capture Clock Path
pin name                                                  model name     delay     AT  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  ----  ------
\Camera:PCLK(0)_PAD\                                      Display            0      0  RISE       1
\Camera:PCLK(0)\/pad_in                                   iocell18           0      0  RISE       1
\Camera:PCLK(0)\/fb                                       iocell18        7473   7473  RISE       1
\Camera:G:dp\/clock                                       datapathcell4   7352  14825  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OE:Sync:ctrl_reg\/control_1
Path End       : \Camera:R:dp\/p_in_7
Capture Clock  : \Camera:R:dp\/clock
Path slack     : -41781p

Capture Clock Arrival Time                                        0
+ Clock path delay                                            15648
+ Cycle adjust (CyBUS_CLK:R#6 vs. \Camera:PCLK(0)_PAD\:R#8)     556
- Setup time                                                  -2210
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                13994

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       55775
-------------------------------------   ----- 
End-of-path arrival time (ps)           55775
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OE:Sync:ctrl_reg\/busclk                                   controlcell1        0      0  RISE       1

Data path
pin name                      model name     delay     AT   slack  edge  Fanout
----------------------------  -------------  -----  -----  ------  ----  ------
\OE:Sync:ctrl_reg\/control_1  controlcell1    2050   2050  -54438  RISE       1
Net_361_7/main_0              macrocell9      5897   7947  -54438  RISE       1
Net_361_7/q                   macrocell9      3350  11297  -54438  RISE       1
D(7)/pin_input                iocell8         7984  19280  -54438  RISE       1
D(7)/pad_out                  iocell8        14874  34154  -54438  RISE       1
D(7)/pad_in                   iocell8            0  34154  -54438  RISE       1
D(7)/fb                       iocell8        12350  46504  -54438  RISE       1
\Camera:R:dp\/p_in_7          datapathcell5   9271  55775  -41781  RISE       1

Capture Clock Path
pin name                                                  model name     delay     AT  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  ----  ------
\Camera:PCLK(0)_PAD\                                      Display            0      0  RISE       1
\Camera:PCLK(0)\/pad_in                                   iocell18           0      0  RISE       1
\Camera:PCLK(0)\/fb                                       iocell18        7473   7473  RISE       1
\Camera:R:dp\/clock                                       datapathcell5   8175  15648  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OE:Sync:ctrl_reg\/control_1
Path End       : \Camera:G:dp\/p_in_7
Capture Clock  : \Camera:G:dp\/clock
Path slack     : -40202p

Capture Clock Arrival Time                                        0
+ Clock path delay                                            14825
+ Cycle adjust (CyBUS_CLK:R#6 vs. \Camera:PCLK(0)_PAD\:R#8)     556
- Setup time                                                  -2210
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                13170

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       53372
-------------------------------------   ----- 
End-of-path arrival time (ps)           53372
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OE:Sync:ctrl_reg\/busclk                                   controlcell1        0      0  RISE       1

Data path
pin name                      model name     delay     AT   slack  edge  Fanout
----------------------------  -------------  -----  -----  ------  ----  ------
\OE:Sync:ctrl_reg\/control_1  controlcell1    2050   2050  -54438  RISE       1
Net_361_7/main_0              macrocell9      5897   7947  -54438  RISE       1
Net_361_7/q                   macrocell9      3350  11297  -54438  RISE       1
D(7)/pin_input                iocell8         7984  19280  -54438  RISE       1
D(7)/pad_out                  iocell8        14874  34154  -54438  RISE       1
D(7)/pad_in                   iocell8            0  34154  -54438  RISE       1
D(7)/fb                       iocell8        12350  46504  -54438  RISE       1
\Camera:G:dp\/p_in_7          datapathcell4   6868  53372  -40202  RISE       1

Capture Clock Path
pin name                                                  model name     delay     AT  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  ----  ------
\Camera:PCLK(0)_PAD\                                      Display            0      0  RISE       1
\Camera:PCLK(0)\/pad_in                                   iocell18           0      0  RISE       1
\Camera:PCLK(0)\/fb                                       iocell18        7473   7473  RISE       1
\Camera:G:dp\/clock                                       datapathcell4   7352  14825  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OE:Sync:ctrl_reg\/control_1
Path End       : \Camera:B:dp\/p_in_5
Capture Clock  : \Camera:B:dp\/clock
Path slack     : -39649p

Capture Clock Arrival Time                                        0
+ Clock path delay                                            14498
+ Cycle adjust (CyBUS_CLK:R#6 vs. \Camera:PCLK(0)_PAD\:R#8)     556
- Setup time                                                  -2210
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                12844

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       52492
-------------------------------------   ----- 
End-of-path arrival time (ps)           52492
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OE:Sync:ctrl_reg\/busclk                                   controlcell1        0      0  RISE       1

Data path
pin name                      model name     delay     AT   slack  edge  Fanout
----------------------------  -------------  -----  -----  ------  ----  ------
\OE:Sync:ctrl_reg\/control_1  controlcell1    2050   2050  -54438  RISE       1
Net_361_5/main_0              macrocell11     6793   8843  -39649  RISE       1
Net_361_5/q                   macrocell11     3350  12193  -39649  RISE       1
D(5)/pin_input                iocell6         8654  20847  -39649  RISE       1
D(5)/pad_out                  iocell6        15653  36500  -39649  RISE       1
D(5)/pad_in                   iocell6            0  36500  -39649  RISE       1
D(5)/fb                       iocell6         7735  44235  -39649  RISE       1
\Camera:B:dp\/p_in_5          datapathcell3   8257  52492  -39649  RISE       1

Capture Clock Path
pin name                                                  model name     delay     AT  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  ----  ------
\Camera:PCLK(0)_PAD\                                      Display            0      0  RISE       1
\Camera:PCLK(0)\/pad_in                                   iocell18           0      0  RISE       1
\Camera:PCLK(0)\/fb                                       iocell18        7473   7473  RISE       1
\Camera:B:dp\/clock                                       datapathcell3   7025  14498  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OE:Sync:ctrl_reg\/control_1
Path End       : \Camera:M:dp\/p_in_5
Capture Clock  : \Camera:M:dp\/clock
Path slack     : -39648p

Capture Clock Arrival Time                                        0
+ Clock path delay                                            14496
+ Cycle adjust (CyBUS_CLK:R#6 vs. \Camera:PCLK(0)_PAD\:R#8)     556
- Setup time                                                  -2210
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                12841

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       52489
-------------------------------------   ----- 
End-of-path arrival time (ps)           52489
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OE:Sync:ctrl_reg\/busclk                                   controlcell1        0      0  RISE       1

Data path
pin name                      model name     delay     AT   slack  edge  Fanout
----------------------------  -------------  -----  -----  ------  ----  ------
\OE:Sync:ctrl_reg\/control_1  controlcell1    2050   2050  -54438  RISE       1
Net_361_5/main_0              macrocell11     6793   8843  -39649  RISE       1
Net_361_5/q                   macrocell11     3350  12193  -39649  RISE       1
D(5)/pin_input                iocell6         8654  20847  -39649  RISE       1
D(5)/pad_out                  iocell6        15653  36500  -39649  RISE       1
D(5)/pad_in                   iocell6            0  36500  -39649  RISE       1
D(5)/fb                       iocell6         7735  44235  -39649  RISE       1
\Camera:M:dp\/p_in_5          datapathcell6   8254  52489  -39648  RISE       1

Capture Clock Path
pin name                                                  model name     delay     AT  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  ----  ------
\Camera:PCLK(0)_PAD\                                      Display            0      0  RISE       1
\Camera:PCLK(0)\/pad_in                                   iocell18           0      0  RISE       1
\Camera:PCLK(0)\/fb                                       iocell18        7473   7473  RISE       1
\Camera:M:dp\/clock                                       datapathcell6   7023  14496  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OE:Sync:ctrl_reg\/control_1
Path End       : \Camera:M:dp\/p_in_1
Capture Clock  : \Camera:M:dp\/clock
Path slack     : -39604p

Capture Clock Arrival Time                                        0
+ Clock path delay                                            14496
+ Cycle adjust (CyBUS_CLK:R#6 vs. \Camera:PCLK(0)_PAD\:R#8)     556
- Setup time                                                  -2210
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                12841

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       52445
-------------------------------------   ----- 
End-of-path arrival time (ps)           52445
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OE:Sync:ctrl_reg\/busclk                                   controlcell1        0      0  RISE       1

Data path
pin name                      model name     delay     AT   slack  edge  Fanout
----------------------------  -------------  -----  -----  ------  ----  ------
\OE:Sync:ctrl_reg\/control_1  controlcell1    2050   2050  -54438  RISE       1
Net_361_1/main_0              macrocell15     6793   8843  -39604  RISE       1
Net_361_1/q                   macrocell15     3350  12193  -39604  RISE       1
D(1)/pin_input                iocell2         8677  20870  -39604  RISE       1
D(1)/pad_out                  iocell2        15891  36761  -39604  RISE       1
D(1)/pad_in                   iocell2            0  36761  -39604  RISE       1
D(1)/fb                       iocell2         7219  43980  -39604  RISE       1
\Camera:M:dp\/p_in_1          datapathcell6   8465  52445  -39604  RISE       1

Capture Clock Path
pin name                                                  model name     delay     AT  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  ----  ------
\Camera:PCLK(0)_PAD\                                      Display            0      0  RISE       1
\Camera:PCLK(0)\/pad_in                                   iocell18           0      0  RISE       1
\Camera:PCLK(0)\/fb                                       iocell18        7473   7473  RISE       1
\Camera:M:dp\/clock                                       datapathcell6   7023  14496  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OE:Sync:ctrl_reg\/control_1
Path End       : \Camera:B:dp\/p_in_1
Capture Clock  : \Camera:B:dp\/clock
Path slack     : -39602p

Capture Clock Arrival Time                                        0
+ Clock path delay                                            14498
+ Cycle adjust (CyBUS_CLK:R#6 vs. \Camera:PCLK(0)_PAD\:R#8)     556
- Setup time                                                  -2210
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                12844

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       52446
-------------------------------------   ----- 
End-of-path arrival time (ps)           52446
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OE:Sync:ctrl_reg\/busclk                                   controlcell1        0      0  RISE       1

Data path
pin name                      model name     delay     AT   slack  edge  Fanout
----------------------------  -------------  -----  -----  ------  ----  ------
\OE:Sync:ctrl_reg\/control_1  controlcell1    2050   2050  -54438  RISE       1
Net_361_1/main_0              macrocell15     6793   8843  -39604  RISE       1
Net_361_1/q                   macrocell15     3350  12193  -39604  RISE       1
D(1)/pin_input                iocell2         8677  20870  -39604  RISE       1
D(1)/pad_out                  iocell2        15891  36761  -39604  RISE       1
D(1)/pad_in                   iocell2            0  36761  -39604  RISE       1
D(1)/fb                       iocell2         7219  43980  -39604  RISE       1
\Camera:B:dp\/p_in_1          datapathcell3   8465  52446  -39602  RISE       1

Capture Clock Path
pin name                                                  model name     delay     AT  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  ----  ------
\Camera:PCLK(0)_PAD\                                      Display            0      0  RISE       1
\Camera:PCLK(0)\/pad_in                                   iocell18           0      0  RISE       1
\Camera:PCLK(0)\/fb                                       iocell18        7473   7473  RISE       1
\Camera:B:dp\/clock                                       datapathcell3   7025  14498  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OE:Sync:ctrl_reg\/control_1
Path End       : \Camera:R:dp\/p_in_1
Capture Clock  : \Camera:R:dp\/clock
Path slack     : -39256p

Capture Clock Arrival Time                                        0
+ Clock path delay                                            15648
+ Cycle adjust (CyBUS_CLK:R#6 vs. \Camera:PCLK(0)_PAD\:R#8)     556
- Setup time                                                  -2210
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                13994

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       53250
-------------------------------------   ----- 
End-of-path arrival time (ps)           53250
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OE:Sync:ctrl_reg\/busclk                                   controlcell1        0      0  RISE       1

Data path
pin name                      model name     delay     AT   slack  edge  Fanout
----------------------------  -------------  -----  -----  ------  ----  ------
\OE:Sync:ctrl_reg\/control_1  controlcell1    2050   2050  -54438  RISE       1
Net_361_1/main_0              macrocell15     6793   8843  -39604  RISE       1
Net_361_1/q                   macrocell15     3350  12193  -39604  RISE       1
D(1)/pin_input                iocell2         8677  20870  -39604  RISE       1
D(1)/pad_out                  iocell2        15891  36761  -39604  RISE       1
D(1)/pad_in                   iocell2            0  36761  -39604  RISE       1
D(1)/fb                       iocell2         7219  43980  -39604  RISE       1
\Camera:R:dp\/p_in_1          datapathcell5   9270  53250  -39256  RISE       1

Capture Clock Path
pin name                                                  model name     delay     AT  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  ----  ------
\Camera:PCLK(0)_PAD\                                      Display            0      0  RISE       1
\Camera:PCLK(0)\/pad_in                                   iocell18           0      0  RISE       1
\Camera:PCLK(0)\/fb                                       iocell18        7473   7473  RISE       1
\Camera:R:dp\/clock                                       datapathcell5   8175  15648  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OE:Sync:ctrl_reg\/control_1
Path End       : \Camera:R:dp\/p_in_5
Capture Clock  : \Camera:R:dp\/clock
Path slack     : -38948p

Capture Clock Arrival Time                                        0
+ Clock path delay                                            15648
+ Cycle adjust (CyBUS_CLK:R#6 vs. \Camera:PCLK(0)_PAD\:R#8)     556
- Setup time                                                  -2210
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                13994

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       52942
-------------------------------------   ----- 
End-of-path arrival time (ps)           52942
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OE:Sync:ctrl_reg\/busclk                                   controlcell1        0      0  RISE       1

Data path
pin name                      model name     delay     AT   slack  edge  Fanout
----------------------------  -------------  -----  -----  ------  ----  ------
\OE:Sync:ctrl_reg\/control_1  controlcell1    2050   2050  -54438  RISE       1
Net_361_5/main_0              macrocell11     6793   8843  -39649  RISE       1
Net_361_5/q                   macrocell11     3350  12193  -39649  RISE       1
D(5)/pin_input                iocell6         8654  20847  -39649  RISE       1
D(5)/pad_out                  iocell6        15653  36500  -39649  RISE       1
D(5)/pad_in                   iocell6            0  36500  -39649  RISE       1
D(5)/fb                       iocell6         7735  44235  -39649  RISE       1
\Camera:R:dp\/p_in_5          datapathcell5   8707  52942  -38948  RISE       1

Capture Clock Path
pin name                                                  model name     delay     AT  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  ----  ------
\Camera:PCLK(0)_PAD\                                      Display            0      0  RISE       1
\Camera:PCLK(0)\/pad_in                                   iocell18           0      0  RISE       1
\Camera:PCLK(0)\/fb                                       iocell18        7473   7473  RISE       1
\Camera:R:dp\/clock                                       datapathcell5   8175  15648  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OE:Sync:ctrl_reg\/control_1
Path End       : \Camera:B:dp\/p_in_2
Capture Clock  : \Camera:B:dp\/clock
Path slack     : -38926p

Capture Clock Arrival Time                                        0
+ Clock path delay                                            14498
+ Cycle adjust (CyBUS_CLK:R#6 vs. \Camera:PCLK(0)_PAD\:R#8)     556
- Setup time                                                  -2210
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                12844

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       51769
-------------------------------------   ----- 
End-of-path arrival time (ps)           51769
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OE:Sync:ctrl_reg\/busclk                                   controlcell1        0      0  RISE       1

Data path
pin name                      model name     delay     AT   slack  edge  Fanout
----------------------------  -------------  -----  -----  ------  ----  ------
\OE:Sync:ctrl_reg\/control_1  controlcell1    2050   2050  -54438  RISE       1
Net_361_2/main_0              macrocell14     5897   7947  -38926  RISE       1
Net_361_2/q                   macrocell14     3350  11297  -38926  RISE       1
D(2)/pin_input                iocell3         7979  19276  -38926  RISE       1
D(2)/pad_out                  iocell3        15787  35063  -38926  RISE       1
D(2)/pad_in                   iocell3            0  35063  -38926  RISE       1
D(2)/fb                       iocell3         7523  42586  -38926  RISE       1
\Camera:B:dp\/p_in_2          datapathcell3   9184  51769  -38926  RISE       1

Capture Clock Path
pin name                                                  model name     delay     AT  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  ----  ------
\Camera:PCLK(0)_PAD\                                      Display            0      0  RISE       1
\Camera:PCLK(0)\/pad_in                                   iocell18           0      0  RISE       1
\Camera:PCLK(0)\/fb                                       iocell18        7473   7473  RISE       1
\Camera:B:dp\/clock                                       datapathcell3   7025  14498  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OE:Sync:ctrl_reg\/control_1
Path End       : \Camera:M:dp\/p_in_2
Capture Clock  : \Camera:M:dp\/clock
Path slack     : -38395p

Capture Clock Arrival Time                                        0
+ Clock path delay                                            14496
+ Cycle adjust (CyBUS_CLK:R#6 vs. \Camera:PCLK(0)_PAD\:R#8)     556
- Setup time                                                  -2210
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                12841

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       51237
-------------------------------------   ----- 
End-of-path arrival time (ps)           51237
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OE:Sync:ctrl_reg\/busclk                                   controlcell1        0      0  RISE       1

Data path
pin name                      model name     delay     AT   slack  edge  Fanout
----------------------------  -------------  -----  -----  ------  ----  ------
\OE:Sync:ctrl_reg\/control_1  controlcell1    2050   2050  -54438  RISE       1
Net_361_2/main_0              macrocell14     5897   7947  -38926  RISE       1
Net_361_2/q                   macrocell14     3350  11297  -38926  RISE       1
D(2)/pin_input                iocell3         7979  19276  -38926  RISE       1
D(2)/pad_out                  iocell3        15787  35063  -38926  RISE       1
D(2)/pad_in                   iocell3            0  35063  -38926  RISE       1
D(2)/fb                       iocell3         7523  42586  -38926  RISE       1
\Camera:M:dp\/p_in_2          datapathcell6   8651  51237  -38395  RISE       1

Capture Clock Path
pin name                                                  model name     delay     AT  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  ----  ------
\Camera:PCLK(0)_PAD\                                      Display            0      0  RISE       1
\Camera:PCLK(0)\/pad_in                                   iocell18           0      0  RISE       1
\Camera:PCLK(0)\/fb                                       iocell18        7473   7473  RISE       1
\Camera:M:dp\/clock                                       datapathcell6   7023  14496  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OE:Sync:ctrl_reg\/control_1
Path End       : \Camera:FIFO:dp\/p_in_1
Capture Clock  : \Camera:FIFO:dp\/clock
Path slack     : -38391p

Capture Clock Arrival Time                                        0
+ Clock path delay                                            12780
+ Cycle adjust (CyBUS_CLK:R#6 vs. \Camera:PCLK(0)_PAD\:R#8)     556
- Setup time                                                  -2210
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                11126

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       49517
-------------------------------------   ----- 
End-of-path arrival time (ps)           49517
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OE:Sync:ctrl_reg\/busclk                                   controlcell1        0      0  RISE       1

Data path
pin name                      model name     delay     AT   slack  edge  Fanout
----------------------------  -------------  -----  -----  ------  ----  ------
\OE:Sync:ctrl_reg\/control_1  controlcell1    2050   2050  -54438  RISE       1
Net_361_1/main_0              macrocell15     6793   8843  -39604  RISE       1
Net_361_1/q                   macrocell15     3350  12193  -39604  RISE       1
D(1)/pin_input                iocell2         8677  20870  -39604  RISE       1
D(1)/pad_out                  iocell2        15891  36761  -39604  RISE       1
D(1)/pad_in                   iocell2            0  36761  -39604  RISE       1
D(1)/fb                       iocell2         7219  43980  -39604  RISE       1
\Camera:FIFO:dp\/p_in_1       datapathcell2   5537  49517  -38391  RISE       1

Capture Clock Path
pin name                                                  model name     delay     AT  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  ----  ------
\Camera:PCLK(0)_PAD\                                      Display            0      0  RISE       1
\Camera:PCLK(0)\/pad_in                                   iocell18           0      0  RISE       1
\Camera:PCLK(0)\/fb                                       iocell18        7473   7473  RISE       1
\Camera:FIFO:dp\/clock                                    datapathcell2   5307  12780  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OE:Sync:ctrl_reg\/control_1
Path End       : \Camera:FIFO:dp\/p_in_5
Capture Clock  : \Camera:FIFO:dp\/clock
Path slack     : -38300p

Capture Clock Arrival Time                                        0
+ Clock path delay                                            12780
+ Cycle adjust (CyBUS_CLK:R#6 vs. \Camera:PCLK(0)_PAD\:R#8)     556
- Setup time                                                  -2210
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                11126

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       49426
-------------------------------------   ----- 
End-of-path arrival time (ps)           49426
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OE:Sync:ctrl_reg\/busclk                                   controlcell1        0      0  RISE       1

Data path
pin name                      model name     delay     AT   slack  edge  Fanout
----------------------------  -------------  -----  -----  ------  ----  ------
\OE:Sync:ctrl_reg\/control_1  controlcell1    2050   2050  -54438  RISE       1
Net_361_5/main_0              macrocell11     6793   8843  -39649  RISE       1
Net_361_5/q                   macrocell11     3350  12193  -39649  RISE       1
D(5)/pin_input                iocell6         8654  20847  -39649  RISE       1
D(5)/pad_out                  iocell6        15653  36500  -39649  RISE       1
D(5)/pad_in                   iocell6            0  36500  -39649  RISE       1
D(5)/fb                       iocell6         7735  44235  -39649  RISE       1
\Camera:FIFO:dp\/p_in_5       datapathcell2   5191  49426  -38300  RISE       1

Capture Clock Path
pin name                                                  model name     delay     AT  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  ----  ------
\Camera:PCLK(0)_PAD\                                      Display            0      0  RISE       1
\Camera:PCLK(0)\/pad_in                                   iocell18           0      0  RISE       1
\Camera:PCLK(0)\/fb                                       iocell18        7473   7473  RISE       1
\Camera:FIFO:dp\/clock                                    datapathcell2   5307  12780  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OE:Sync:ctrl_reg\/control_1
Path End       : \Camera:G:dp\/p_in_1
Capture Clock  : \Camera:G:dp\/clock
Path slack     : -37674p

Capture Clock Arrival Time                                        0
+ Clock path delay                                            14825
+ Cycle adjust (CyBUS_CLK:R#6 vs. \Camera:PCLK(0)_PAD\:R#8)     556
- Setup time                                                  -2210
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                13170

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       50844
-------------------------------------   ----- 
End-of-path arrival time (ps)           50844
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OE:Sync:ctrl_reg\/busclk                                   controlcell1        0      0  RISE       1

Data path
pin name                      model name     delay     AT   slack  edge  Fanout
----------------------------  -------------  -----  -----  ------  ----  ------
\OE:Sync:ctrl_reg\/control_1  controlcell1    2050   2050  -54438  RISE       1
Net_361_1/main_0              macrocell15     6793   8843  -39604  RISE       1
Net_361_1/q                   macrocell15     3350  12193  -39604  RISE       1
D(1)/pin_input                iocell2         8677  20870  -39604  RISE       1
D(1)/pad_out                  iocell2        15891  36761  -39604  RISE       1
D(1)/pad_in                   iocell2            0  36761  -39604  RISE       1
D(1)/fb                       iocell2         7219  43980  -39604  RISE       1
\Camera:G:dp\/p_in_1          datapathcell4   6864  50844  -37674  RISE       1

Capture Clock Path
pin name                                                  model name     delay     AT  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  ----  ------
\Camera:PCLK(0)_PAD\                                      Display            0      0  RISE       1
\Camera:PCLK(0)\/pad_in                                   iocell18           0      0  RISE       1
\Camera:PCLK(0)\/fb                                       iocell18        7473   7473  RISE       1
\Camera:G:dp\/clock                                       datapathcell4   7352  14825  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OE:Sync:ctrl_reg\/control_1
Path End       : \Camera:M:dp\/p_in_6
Capture Clock  : \Camera:M:dp\/clock
Path slack     : -37654p

Capture Clock Arrival Time                                        0
+ Clock path delay                                            14496
+ Cycle adjust (CyBUS_CLK:R#6 vs. \Camera:PCLK(0)_PAD\:R#8)     556
- Setup time                                                  -2210
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                12841

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       50495
-------------------------------------   ----- 
End-of-path arrival time (ps)           50495
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OE:Sync:ctrl_reg\/busclk                                   controlcell1        0      0  RISE       1

Data path
pin name                      model name     delay     AT   slack  edge  Fanout
----------------------------  -------------  -----  -----  ------  ----  ------
\OE:Sync:ctrl_reg\/control_1  controlcell1    2050   2050  -54438  RISE       1
Net_361_6/main_0              macrocell10     5897   7947  -37654  RISE       1
Net_361_6/q                   macrocell10     3350  11297  -37654  RISE       1
D(6)/pin_input                iocell7         8028  19325  -37654  RISE       1
D(6)/pad_out                  iocell7        15124  34449  -37654  RISE       1
D(6)/pad_in                   iocell7            0  34449  -37654  RISE       1
D(6)/fb                       iocell7         7338  41787  -37654  RISE       1
\Camera:M:dp\/p_in_6          datapathcell6   8708  50495  -37654  RISE       1

Capture Clock Path
pin name                                                  model name     delay     AT  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  ----  ------
\Camera:PCLK(0)_PAD\                                      Display            0      0  RISE       1
\Camera:PCLK(0)\/pad_in                                   iocell18           0      0  RISE       1
\Camera:PCLK(0)\/fb                                       iocell18        7473   7473  RISE       1
\Camera:M:dp\/clock                                       datapathcell6   7023  14496  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OE:Sync:ctrl_reg\/control_1
Path End       : \Camera:B:dp\/p_in_6
Capture Clock  : \Camera:B:dp\/clock
Path slack     : -37648p

Capture Clock Arrival Time                                        0
+ Clock path delay                                            14498
+ Cycle adjust (CyBUS_CLK:R#6 vs. \Camera:PCLK(0)_PAD\:R#8)     556
- Setup time                                                  -2210
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                12844

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       50492
-------------------------------------   ----- 
End-of-path arrival time (ps)           50492
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OE:Sync:ctrl_reg\/busclk                                   controlcell1        0      0  RISE       1

Data path
pin name                      model name     delay     AT   slack  edge  Fanout
----------------------------  -------------  -----  -----  ------  ----  ------
\OE:Sync:ctrl_reg\/control_1  controlcell1    2050   2050  -54438  RISE       1
Net_361_6/main_0              macrocell10     5897   7947  -37654  RISE       1
Net_361_6/q                   macrocell10     3350  11297  -37654  RISE       1
D(6)/pin_input                iocell7         8028  19325  -37654  RISE       1
D(6)/pad_out                  iocell7        15124  34449  -37654  RISE       1
D(6)/pad_in                   iocell7            0  34449  -37654  RISE       1
D(6)/fb                       iocell7         7338  41787  -37654  RISE       1
\Camera:B:dp\/p_in_6          datapathcell3   8705  50492  -37648  RISE       1

Capture Clock Path
pin name                                                  model name     delay     AT  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  ----  ------
\Camera:PCLK(0)_PAD\                                      Display            0      0  RISE       1
\Camera:PCLK(0)\/pad_in                                   iocell18           0      0  RISE       1
\Camera:PCLK(0)\/fb                                       iocell18        7473   7473  RISE       1
\Camera:B:dp\/clock                                       datapathcell3   7025  14498  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OE:Sync:ctrl_reg\/control_1
Path End       : \Camera:G:dp\/p_in_5
Capture Clock  : \Camera:G:dp\/clock
Path slack     : -37589p

Capture Clock Arrival Time                                        0
+ Clock path delay                                            14825
+ Cycle adjust (CyBUS_CLK:R#6 vs. \Camera:PCLK(0)_PAD\:R#8)     556
- Setup time                                                  -2210
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                13170

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       50759
-------------------------------------   ----- 
End-of-path arrival time (ps)           50759
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OE:Sync:ctrl_reg\/busclk                                   controlcell1        0      0  RISE       1

Data path
pin name                      model name     delay     AT   slack  edge  Fanout
----------------------------  -------------  -----  -----  ------  ----  ------
\OE:Sync:ctrl_reg\/control_1  controlcell1    2050   2050  -54438  RISE       1
Net_361_5/main_0              macrocell11     6793   8843  -39649  RISE       1
Net_361_5/q                   macrocell11     3350  12193  -39649  RISE       1
D(5)/pin_input                iocell6         8654  20847  -39649  RISE       1
D(5)/pad_out                  iocell6        15653  36500  -39649  RISE       1
D(5)/pad_in                   iocell6            0  36500  -39649  RISE       1
D(5)/fb                       iocell6         7735  44235  -39649  RISE       1
\Camera:G:dp\/p_in_5          datapathcell4   6524  50759  -37589  RISE       1

Capture Clock Path
pin name                                                  model name     delay     AT  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  ----  ------
\Camera:PCLK(0)_PAD\                                      Display            0      0  RISE       1
\Camera:PCLK(0)\/pad_in                                   iocell18           0      0  RISE       1
\Camera:PCLK(0)\/fb                                       iocell18        7473   7473  RISE       1
\Camera:G:dp\/clock                                       datapathcell4   7352  14825  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OE:Sync:ctrl_reg\/control_1
Path End       : \Camera:M:dp\/p_in_4
Capture Clock  : \Camera:M:dp\/clock
Path slack     : -37537p

Capture Clock Arrival Time                                        0
+ Clock path delay                                            14496
+ Cycle adjust (CyBUS_CLK:R#6 vs. \Camera:PCLK(0)_PAD\:R#8)     556
- Setup time                                                  -2210
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                12841

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       50378
-------------------------------------   ----- 
End-of-path arrival time (ps)           50378
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OE:Sync:ctrl_reg\/busclk                                   controlcell1        0      0  RISE       1

Data path
pin name                      model name     delay     AT   slack  edge  Fanout
----------------------------  -------------  -----  -----  ------  ----  ------
\OE:Sync:ctrl_reg\/control_1  controlcell1    2050   2050  -54438  RISE       1
Net_361_4/main_0              macrocell12     5897   7947  -37537  RISE       1
Net_361_4/q                   macrocell12     3350  11297  -37537  RISE       1
D(4)/pin_input                iocell5         7994  19291  -37537  RISE       1
D(4)/pad_out                  iocell5        15349  34640  -37537  RISE       1
D(4)/pad_in                   iocell5            0  34640  -37537  RISE       1
D(4)/fb                       iocell5         7454  42094  -37537  RISE       1
\Camera:M:dp\/p_in_4          datapathcell6   8285  50378  -37537  RISE       1

Capture Clock Path
pin name                                                  model name     delay     AT  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  ----  ------
\Camera:PCLK(0)_PAD\                                      Display            0      0  RISE       1
\Camera:PCLK(0)\/pad_in                                   iocell18           0      0  RISE       1
\Camera:PCLK(0)\/fb                                       iocell18        7473   7473  RISE       1
\Camera:M:dp\/clock                                       datapathcell6   7023  14496  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OE:Sync:ctrl_reg\/control_1
Path End       : \Camera:B:dp\/p_in_4
Capture Clock  : \Camera:B:dp\/clock
Path slack     : -37532p

Capture Clock Arrival Time                                        0
+ Clock path delay                                            14498
+ Cycle adjust (CyBUS_CLK:R#6 vs. \Camera:PCLK(0)_PAD\:R#8)     556
- Setup time                                                  -2210
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                12844

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       50376
-------------------------------------   ----- 
End-of-path arrival time (ps)           50376
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OE:Sync:ctrl_reg\/busclk                                   controlcell1        0      0  RISE       1

Data path
pin name                      model name     delay     AT   slack  edge  Fanout
----------------------------  -------------  -----  -----  ------  ----  ------
\OE:Sync:ctrl_reg\/control_1  controlcell1    2050   2050  -54438  RISE       1
Net_361_4/main_0              macrocell12     5897   7947  -37537  RISE       1
Net_361_4/q                   macrocell12     3350  11297  -37537  RISE       1
D(4)/pin_input                iocell5         7994  19291  -37537  RISE       1
D(4)/pad_out                  iocell5        15349  34640  -37537  RISE       1
D(4)/pad_in                   iocell5            0  34640  -37537  RISE       1
D(4)/fb                       iocell5         7454  42094  -37537  RISE       1
\Camera:B:dp\/p_in_4          datapathcell3   8282  50376  -37532  RISE       1

Capture Clock Path
pin name                                                  model name     delay     AT  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  ----  ------
\Camera:PCLK(0)_PAD\                                      Display            0      0  RISE       1
\Camera:PCLK(0)\/pad_in                                   iocell18           0      0  RISE       1
\Camera:PCLK(0)\/fb                                       iocell18        7473   7473  RISE       1
\Camera:B:dp\/clock                                       datapathcell3   7025  14498  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OE:Sync:ctrl_reg\/control_1
Path End       : \Camera:R:dp\/p_in_2
Capture Clock  : \Camera:R:dp\/clock
Path slack     : -37394p

Capture Clock Arrival Time                                        0
+ Clock path delay                                            15648
+ Cycle adjust (CyBUS_CLK:R#6 vs. \Camera:PCLK(0)_PAD\:R#8)     556
- Setup time                                                  -2210
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                13994

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       51388
-------------------------------------   ----- 
End-of-path arrival time (ps)           51388
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OE:Sync:ctrl_reg\/busclk                                   controlcell1        0      0  RISE       1

Data path
pin name                      model name     delay     AT   slack  edge  Fanout
----------------------------  -------------  -----  -----  ------  ----  ------
\OE:Sync:ctrl_reg\/control_1  controlcell1    2050   2050  -54438  RISE       1
Net_361_2/main_0              macrocell14     5897   7947  -38926  RISE       1
Net_361_2/q                   macrocell14     3350  11297  -38926  RISE       1
D(2)/pin_input                iocell3         7979  19276  -38926  RISE       1
D(2)/pad_out                  iocell3        15787  35063  -38926  RISE       1
D(2)/pad_in                   iocell3            0  35063  -38926  RISE       1
D(2)/fb                       iocell3         7523  42586  -38926  RISE       1
\Camera:R:dp\/p_in_2          datapathcell5   8802  51388  -37394  RISE       1

Capture Clock Path
pin name                                                  model name     delay     AT  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  ----  ------
\Camera:PCLK(0)_PAD\                                      Display            0      0  RISE       1
\Camera:PCLK(0)\/pad_in                                   iocell18           0      0  RISE       1
\Camera:PCLK(0)\/fb                                       iocell18        7473   7473  RISE       1
\Camera:R:dp\/clock                                       datapathcell5   8175  15648  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OE:Sync:ctrl_reg\/control_1
Path End       : \Camera:R:dp\/p_in_4
Capture Clock  : \Camera:R:dp\/clock
Path slack     : -36817p

Capture Clock Arrival Time                                        0
+ Clock path delay                                            15648
+ Cycle adjust (CyBUS_CLK:R#6 vs. \Camera:PCLK(0)_PAD\:R#8)     556
- Setup time                                                  -2210
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                13994

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       50811
-------------------------------------   ----- 
End-of-path arrival time (ps)           50811
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OE:Sync:ctrl_reg\/busclk                                   controlcell1        0      0  RISE       1

Data path
pin name                      model name     delay     AT   slack  edge  Fanout
----------------------------  -------------  -----  -----  ------  ----  ------
\OE:Sync:ctrl_reg\/control_1  controlcell1    2050   2050  -54438  RISE       1
Net_361_4/main_0              macrocell12     5897   7947  -37537  RISE       1
Net_361_4/q                   macrocell12     3350  11297  -37537  RISE       1
D(4)/pin_input                iocell5         7994  19291  -37537  RISE       1
D(4)/pad_out                  iocell5        15349  34640  -37537  RISE       1
D(4)/pad_in                   iocell5            0  34640  -37537  RISE       1
D(4)/fb                       iocell5         7454  42094  -37537  RISE       1
\Camera:R:dp\/p_in_4          datapathcell5   8718  50811  -36817  RISE       1

Capture Clock Path
pin name                                                  model name     delay     AT  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  ----  ------
\Camera:PCLK(0)_PAD\                                      Display            0      0  RISE       1
\Camera:PCLK(0)\/pad_in                                   iocell18           0      0  RISE       1
\Camera:PCLK(0)\/fb                                       iocell18        7473   7473  RISE       1
\Camera:R:dp\/clock                                       datapathcell5   8175  15648  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OE:Sync:ctrl_reg\/control_1
Path End       : \Camera:FIFO:dp\/p_in_6
Capture Clock  : \Camera:FIFO:dp\/clock
Path slack     : -36694p

Capture Clock Arrival Time                                        0
+ Clock path delay                                            12780
+ Cycle adjust (CyBUS_CLK:R#6 vs. \Camera:PCLK(0)_PAD\:R#8)     556
- Setup time                                                  -2210
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                11126

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       47820
-------------------------------------   ----- 
End-of-path arrival time (ps)           47820
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OE:Sync:ctrl_reg\/busclk                                   controlcell1        0      0  RISE       1

Data path
pin name                      model name     delay     AT   slack  edge  Fanout
----------------------------  -------------  -----  -----  ------  ----  ------
\OE:Sync:ctrl_reg\/control_1  controlcell1    2050   2050  -54438  RISE       1
Net_361_6/main_0              macrocell10     5897   7947  -37654  RISE       1
Net_361_6/q                   macrocell10     3350  11297  -37654  RISE       1
D(6)/pin_input                iocell7         8028  19325  -37654  RISE       1
D(6)/pad_out                  iocell7        15124  34449  -37654  RISE       1
D(6)/pad_in                   iocell7            0  34449  -37654  RISE       1
D(6)/fb                       iocell7         7338  41787  -37654  RISE       1
\Camera:FIFO:dp\/p_in_6       datapathcell2   6033  47820  -36694  RISE       1

Capture Clock Path
pin name                                                  model name     delay     AT  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  ----  ------
\Camera:PCLK(0)_PAD\                                      Display            0      0  RISE       1
\Camera:PCLK(0)\/pad_in                                   iocell18           0      0  RISE       1
\Camera:PCLK(0)\/fb                                       iocell18        7473   7473  RISE       1
\Camera:FIFO:dp\/clock                                    datapathcell2   5307  12780  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OE:Sync:ctrl_reg\/control_1
Path End       : \Camera:G:dp\/p_in_6
Capture Clock  : \Camera:G:dp\/clock
Path slack     : -36596p

Capture Clock Arrival Time                                        0
+ Clock path delay                                            14825
+ Cycle adjust (CyBUS_CLK:R#6 vs. \Camera:PCLK(0)_PAD\:R#8)     556
- Setup time                                                  -2210
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                13170

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       49767
-------------------------------------   ----- 
End-of-path arrival time (ps)           49767
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OE:Sync:ctrl_reg\/busclk                                   controlcell1        0      0  RISE       1

Data path
pin name                      model name     delay     AT   slack  edge  Fanout
----------------------------  -------------  -----  -----  ------  ----  ------
\OE:Sync:ctrl_reg\/control_1  controlcell1    2050   2050  -54438  RISE       1
Net_361_6/main_0              macrocell10     5897   7947  -37654  RISE       1
Net_361_6/q                   macrocell10     3350  11297  -37654  RISE       1
D(6)/pin_input                iocell7         8028  19325  -37654  RISE       1
D(6)/pad_out                  iocell7        15124  34449  -37654  RISE       1
D(6)/pad_in                   iocell7            0  34449  -37654  RISE       1
D(6)/fb                       iocell7         7338  41787  -37654  RISE       1
\Camera:G:dp\/p_in_6          datapathcell4   7980  49767  -36596  RISE       1

Capture Clock Path
pin name                                                  model name     delay     AT  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  ----  ------
\Camera:PCLK(0)_PAD\                                      Display            0      0  RISE       1
\Camera:PCLK(0)\/pad_in                                   iocell18           0      0  RISE       1
\Camera:PCLK(0)\/fb                                       iocell18        7473   7473  RISE       1
\Camera:G:dp\/clock                                       datapathcell4   7352  14825  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OE:Sync:ctrl_reg\/control_1
Path End       : \Camera:R:dp\/p_in_6
Capture Clock  : \Camera:R:dp\/clock
Path slack     : -36522p

Capture Clock Arrival Time                                        0
+ Clock path delay                                            15648
+ Cycle adjust (CyBUS_CLK:R#6 vs. \Camera:PCLK(0)_PAD\:R#8)     556
- Setup time                                                  -2210
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                13994

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       50516
-------------------------------------   ----- 
End-of-path arrival time (ps)           50516
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OE:Sync:ctrl_reg\/busclk                                   controlcell1        0      0  RISE       1

Data path
pin name                      model name     delay     AT   slack  edge  Fanout
----------------------------  -------------  -----  -----  ------  ----  ------
\OE:Sync:ctrl_reg\/control_1  controlcell1    2050   2050  -54438  RISE       1
Net_361_6/main_0              macrocell10     5897   7947  -37654  RISE       1
Net_361_6/q                   macrocell10     3350  11297  -37654  RISE       1
D(6)/pin_input                iocell7         8028  19325  -37654  RISE       1
D(6)/pad_out                  iocell7        15124  34449  -37654  RISE       1
D(6)/pad_in                   iocell7            0  34449  -37654  RISE       1
D(6)/fb                       iocell7         7338  41787  -37654  RISE       1
\Camera:R:dp\/p_in_6          datapathcell5   8729  50516  -36522  RISE       1

Capture Clock Path
pin name                                                  model name     delay     AT  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  ----  ------
\Camera:PCLK(0)_PAD\                                      Display            0      0  RISE       1
\Camera:PCLK(0)\/pad_in                                   iocell18           0      0  RISE       1
\Camera:PCLK(0)\/fb                                       iocell18        7473   7473  RISE       1
\Camera:R:dp\/clock                                       datapathcell5   8175  15648  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OE:Sync:ctrl_reg\/control_1
Path End       : \Camera:FIFO:dp\/p_in_2
Capture Clock  : \Camera:FIFO:dp\/clock
Path slack     : -36483p

Capture Clock Arrival Time                                        0
+ Clock path delay                                            12780
+ Cycle adjust (CyBUS_CLK:R#6 vs. \Camera:PCLK(0)_PAD\:R#8)     556
- Setup time                                                  -2210
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                11126

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       47609
-------------------------------------   ----- 
End-of-path arrival time (ps)           47609
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OE:Sync:ctrl_reg\/busclk                                   controlcell1        0      0  RISE       1

Data path
pin name                      model name     delay     AT   slack  edge  Fanout
----------------------------  -------------  -----  -----  ------  ----  ------
\OE:Sync:ctrl_reg\/control_1  controlcell1    2050   2050  -54438  RISE       1
Net_361_2/main_0              macrocell14     5897   7947  -38926  RISE       1
Net_361_2/q                   macrocell14     3350  11297  -38926  RISE       1
D(2)/pin_input                iocell3         7979  19276  -38926  RISE       1
D(2)/pad_out                  iocell3        15787  35063  -38926  RISE       1
D(2)/pad_in                   iocell3            0  35063  -38926  RISE       1
D(2)/fb                       iocell3         7523  42586  -38926  RISE       1
\Camera:FIFO:dp\/p_in_2       datapathcell2   5023  47609  -36483  RISE       1

Capture Clock Path
pin name                                                  model name     delay     AT  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  ----  ------
\Camera:PCLK(0)_PAD\                                      Display            0      0  RISE       1
\Camera:PCLK(0)\/pad_in                                   iocell18           0      0  RISE       1
\Camera:PCLK(0)\/fb                                       iocell18        7473   7473  RISE       1
\Camera:FIFO:dp\/clock                                    datapathcell2   5307  12780  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OE:Sync:ctrl_reg\/control_1
Path End       : \Camera:G:dp\/p_in_2
Capture Clock  : \Camera:G:dp\/clock
Path slack     : -36351p

Capture Clock Arrival Time                                        0
+ Clock path delay                                            14825
+ Cycle adjust (CyBUS_CLK:R#6 vs. \Camera:PCLK(0)_PAD\:R#8)     556
- Setup time                                                  -2210
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                13170

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       49521
-------------------------------------   ----- 
End-of-path arrival time (ps)           49521
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OE:Sync:ctrl_reg\/busclk                                   controlcell1        0      0  RISE       1

Data path
pin name                      model name     delay     AT   slack  edge  Fanout
----------------------------  -------------  -----  -----  ------  ----  ------
\OE:Sync:ctrl_reg\/control_1  controlcell1    2050   2050  -54438  RISE       1
Net_361_2/main_0              macrocell14     5897   7947  -38926  RISE       1
Net_361_2/q                   macrocell14     3350  11297  -38926  RISE       1
D(2)/pin_input                iocell3         7979  19276  -38926  RISE       1
D(2)/pad_out                  iocell3        15787  35063  -38926  RISE       1
D(2)/pad_in                   iocell3            0  35063  -38926  RISE       1
D(2)/fb                       iocell3         7523  42586  -38926  RISE       1
\Camera:G:dp\/p_in_2          datapathcell4   6935  49521  -36351  RISE       1

Capture Clock Path
pin name                                                  model name     delay     AT  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  ----  ------
\Camera:PCLK(0)_PAD\                                      Display            0      0  RISE       1
\Camera:PCLK(0)\/pad_in                                   iocell18           0      0  RISE       1
\Camera:PCLK(0)\/fb                                       iocell18        7473   7473  RISE       1
\Camera:G:dp\/clock                                       datapathcell4   7352  14825  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OE:Sync:ctrl_reg\/control_1
Path End       : \Camera:FIFO:dp\/p_in_4
Capture Clock  : \Camera:FIFO:dp\/clock
Path slack     : -36210p

Capture Clock Arrival Time                                        0
+ Clock path delay                                            12780
+ Cycle adjust (CyBUS_CLK:R#6 vs. \Camera:PCLK(0)_PAD\:R#8)     556
- Setup time                                                  -2210
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                11126

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       47336
-------------------------------------   ----- 
End-of-path arrival time (ps)           47336
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OE:Sync:ctrl_reg\/busclk                                   controlcell1        0      0  RISE       1

Data path
pin name                      model name     delay     AT   slack  edge  Fanout
----------------------------  -------------  -----  -----  ------  ----  ------
\OE:Sync:ctrl_reg\/control_1  controlcell1    2050   2050  -54438  RISE       1
Net_361_4/main_0              macrocell12     5897   7947  -37537  RISE       1
Net_361_4/q                   macrocell12     3350  11297  -37537  RISE       1
D(4)/pin_input                iocell5         7994  19291  -37537  RISE       1
D(4)/pad_out                  iocell5        15349  34640  -37537  RISE       1
D(4)/pad_in                   iocell5            0  34640  -37537  RISE       1
D(4)/fb                       iocell5         7454  42094  -37537  RISE       1
\Camera:FIFO:dp\/p_in_4       datapathcell2   5243  47336  -36210  RISE       1

Capture Clock Path
pin name                                                  model name     delay     AT  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  ----  ------
\Camera:PCLK(0)_PAD\                                      Display            0      0  RISE       1
\Camera:PCLK(0)\/pad_in                                   iocell18           0      0  RISE       1
\Camera:PCLK(0)\/fb                                       iocell18        7473   7473  RISE       1
\Camera:FIFO:dp\/clock                                    datapathcell2   5307  12780  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OE:Sync:ctrl_reg\/control_1
Path End       : \Camera:G:dp\/p_in_4
Capture Clock  : \Camera:G:dp\/clock
Path slack     : -35496p

Capture Clock Arrival Time                                        0
+ Clock path delay                                            14825
+ Cycle adjust (CyBUS_CLK:R#6 vs. \Camera:PCLK(0)_PAD\:R#8)     556
- Setup time                                                  -2210
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                13170

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       48666
-------------------------------------   ----- 
End-of-path arrival time (ps)           48666
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OE:Sync:ctrl_reg\/busclk                                   controlcell1        0      0  RISE       1

Data path
pin name                      model name     delay     AT   slack  edge  Fanout
----------------------------  -------------  -----  -----  ------  ----  ------
\OE:Sync:ctrl_reg\/control_1  controlcell1    2050   2050  -54438  RISE       1
Net_361_4/main_0              macrocell12     5897   7947  -37537  RISE       1
Net_361_4/q                   macrocell12     3350  11297  -37537  RISE       1
D(4)/pin_input                iocell5         7994  19291  -37537  RISE       1
D(4)/pad_out                  iocell5        15349  34640  -37537  RISE       1
D(4)/pad_in                   iocell5            0  34640  -37537  RISE       1
D(4)/fb                       iocell5         7454  42094  -37537  RISE       1
\Camera:G:dp\/p_in_4          datapathcell4   6572  48666  -35496  RISE       1

Capture Clock Path
pin name                                                  model name     delay     AT  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  ----  ------
\Camera:PCLK(0)_PAD\                                      Display            0      0  RISE       1
\Camera:PCLK(0)\/pad_in                                   iocell18           0      0  RISE       1
\Camera:PCLK(0)\/fb                                       iocell18        7473   7473  RISE       1
\Camera:G:dp\/clock                                       datapathcell4   7352  14825  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Camera:phase_1\/q
Path End       : \Camera:M:dp\/f0_load
Capture Clock  : \Camera:M:dp\/clock
Path slack     : -16616p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                       14496
+ Cycle adjust (\Camera:PCLK(0)_PAD\:R#1 vs. \Camera:PCLK(0)_PAD\:R#2)   10000
- Setup time                                                                 0
----------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                           24496

Launch Clock Arrival Time                       0
+ Clock path delay                      13898
+ Data path delay                       27214
-------------------------------------   ----- 
End-of-path arrival time (ps)           41112
 
Launch Clock Path
pin name                                                  model name   delay     AT  edge  Fanout
--------------------------------------------------------  -----------  -----  -----  ----  ------
\Camera:PCLK(0)_PAD\                                      Display          0      0  RISE       1
\Camera:PCLK(0)\/pad_in                                   iocell18         0      0  RISE       1
\Camera:PCLK(0)\/fb                                       iocell18      7473   7473  RISE       1
\Camera:phase_1\/clock_0                                  macrocell63   6425  13898  RISE       1

Data path
pin name                   model name     delay     AT   slack  edge  Fanout
-------------------------  -------------  -----  -----  ------  ----  ------
\Camera:phase_1\/q         macrocell63     1250  15148  -16616  RISE       1
\Camera:B:f0_load\/main_0  macrocell3      9412  24559  -16616  RISE       1
\Camera:B:f0_load\/q       macrocell3      3350  27909  -16616  RISE       1
\Camera:M:dp\/f0_load      datapathcell6  13203  41112  -16616  RISE       1

Capture Clock Path
pin name                                                  model name     delay     AT  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  ----  ------
\Camera:PCLK(0)_PAD\                                      Display            0      0  RISE       1
\Camera:PCLK(0)\/pad_in                                   iocell18           0      0  RISE       1
\Camera:PCLK(0)\/fb                                       iocell18        7473   7473  RISE       1
\Camera:M:dp\/clock                                       datapathcell6   7023  14496  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Camera:phase_1\/q
Path End       : \Camera:B:dp\/f0_load
Capture Clock  : \Camera:B:dp\/clock
Path slack     : -16097p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                       14498
+ Cycle adjust (\Camera:PCLK(0)_PAD\:R#1 vs. \Camera:PCLK(0)_PAD\:R#2)   10000
- Setup time                                                                 0
----------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                           24498

Launch Clock Arrival Time                       0
+ Clock path delay                      13898
+ Data path delay                       26698
-------------------------------------   ----- 
End-of-path arrival time (ps)           40596
 
Launch Clock Path
pin name                                                  model name   delay     AT  edge  Fanout
--------------------------------------------------------  -----------  -----  -----  ----  ------
\Camera:PCLK(0)_PAD\                                      Display          0      0  RISE       1
\Camera:PCLK(0)\/pad_in                                   iocell18         0      0  RISE       1
\Camera:PCLK(0)\/fb                                       iocell18      7473   7473  RISE       1
\Camera:phase_1\/clock_0                                  macrocell63   6425  13898  RISE       1

Data path
pin name                   model name     delay     AT   slack  edge  Fanout
-------------------------  -------------  -----  -----  ------  ----  ------
\Camera:phase_1\/q         macrocell63     1250  15148  -16616  RISE       1
\Camera:B:f0_load\/main_0  macrocell3      9412  24559  -16616  RISE       1
\Camera:B:f0_load\/q       macrocell3      3350  27909  -16616  RISE       1
\Camera:B:dp\/f0_load      datapathcell3  12686  40596  -16097  RISE       1

Capture Clock Path
pin name                                                  model name     delay     AT  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  ----  ------
\Camera:PCLK(0)_PAD\                                      Display            0      0  RISE       1
\Camera:PCLK(0)\/pad_in                                   iocell18           0      0  RISE       1
\Camera:PCLK(0)\/fb                                       iocell18        7473   7473  RISE       1
\Camera:B:dp\/clock                                       datapathcell3   7025  14498  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Camera:G:dp\/cl0_comb
Path End       : \Camera:FIFO_Colours:dp\/p_in_1
Capture Clock  : \Camera:FIFO_Colours:dp\/clock
Path slack     : -14890p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                       13462
+ Cycle adjust (\Camera:PCLK(0)_PAD\:R#1 vs. \Camera:PCLK(0)_PAD\:R#2)   10000
- Setup time                                                             -2210
----------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                           21252

Launch Clock Arrival Time                       0
+ Clock path delay                      14825
+ Data path delay                       21317
-------------------------------------   ----- 
End-of-path arrival time (ps)           36142
 
Launch Clock Path
pin name                                                  model name     delay     AT  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  ----  ------
\Camera:PCLK(0)_PAD\                                      Display            0      0  RISE       1
\Camera:PCLK(0)\/pad_in                                   iocell18           0      0  RISE       1
\Camera:PCLK(0)\/fb                                       iocell18        7473   7473  RISE       1
\Camera:G:dp\/clock                                       datapathcell4   7352  14825  RISE       1

Data path
pin name                         model name     delay     AT   slack  edge  Fanout
-------------------------------  -------------  -----  -----  ------  ----  ------
\Camera:G:dp\/cl0_comb           datapathcell4   6510  21335  -14890  RISE       1
\Camera:Net_154_1\/main_0        macrocell4      2302  23636  -14890  RISE       1
\Camera:Net_154_1\/q             macrocell4      3350  26986  -14890  RISE       1
\Camera:FIFO_Colours:dp\/p_in_1  datapathcell7   9156  36142  -14890  RISE       1

Capture Clock Path
pin name                                                  model name     delay     AT  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  ----  ------
\Camera:PCLK(0)_PAD\                                      Display            0      0  RISE       1
\Camera:PCLK(0)\/pad_in                                   iocell18           0      0  RISE       1
\Camera:PCLK(0)\/fb                                       iocell18        7473   7473  RISE       1
\Camera:FIFO_Colours:dp\/clock                            datapathcell7   5989  13462  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Camera:R:dp\/cl0_comb
Path End       : \Camera:FIFO_Colours:dp\/p_in_0
Capture Clock  : \Camera:FIFO_Colours:dp\/clock
Path slack     : -12804p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                       13462
+ Cycle adjust (\Camera:PCLK(0)_PAD\:R#1 vs. \Camera:PCLK(0)_PAD\:R#2)   10000
- Setup time                                                             -2210
----------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                           21252

Launch Clock Arrival Time                       0
+ Clock path delay                      15648
+ Data path delay                       18407
-------------------------------------   ----- 
End-of-path arrival time (ps)           34056
 
Launch Clock Path
pin name                                                  model name     delay     AT  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  ----  ------
\Camera:PCLK(0)_PAD\                                      Display            0      0  RISE       1
\Camera:PCLK(0)\/pad_in                                   iocell18           0      0  RISE       1
\Camera:PCLK(0)\/fb                                       iocell18        7473   7473  RISE       1
\Camera:R:dp\/clock                                       datapathcell5   8175  15648  RISE       1

Data path
pin name                         model name     delay     AT   slack  edge  Fanout
-------------------------------  -------------  -----  -----  ------  ----  ------
\Camera:R:dp\/cl0_comb           datapathcell5   6510  22158  -12804  RISE       1
\Camera:Net_154_0\/main_0        macrocell5      2290  24448  -12804  RISE       1
\Camera:Net_154_0\/q             macrocell5      3350  27798  -12804  RISE       1
\Camera:FIFO_Colours:dp\/p_in_0  datapathcell7   6258  34056  -12804  RISE       1

Capture Clock Path
pin name                                                  model name     delay     AT  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  ----  ------
\Camera:PCLK(0)_PAD\                                      Display            0      0  RISE       1
\Camera:PCLK(0)\/pad_in                                   iocell18           0      0  RISE       1
\Camera:PCLK(0)\/fb                                       iocell18        7473   7473  RISE       1
\Camera:FIFO_Colours:dp\/clock                            datapathcell7   5989  13462  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Camera:phase_1\/q
Path End       : \Camera:R:dp\/f0_load
Capture Clock  : \Camera:R:dp\/clock
Path slack     : -10722p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                       15648
+ Cycle adjust (\Camera:PCLK(0)_PAD\:R#1 vs. \Camera:PCLK(0)_PAD\:R#2)   10000
- Setup time                                                                 0
----------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                           25648

Launch Clock Arrival Time                       0
+ Clock path delay                      13898
+ Data path delay                       22473
-------------------------------------   ----- 
End-of-path arrival time (ps)           36370
 
Launch Clock Path
pin name                                                  model name   delay     AT  edge  Fanout
--------------------------------------------------------  -----------  -----  -----  ----  ------
\Camera:PCLK(0)_PAD\                                      Display          0      0  RISE       1
\Camera:PCLK(0)\/pad_in                                   iocell18         0      0  RISE       1
\Camera:PCLK(0)\/fb                                       iocell18      7473   7473  RISE       1
\Camera:phase_1\/clock_0                                  macrocell63   6425  13898  RISE       1

Data path
pin name                   model name     delay     AT   slack  edge  Fanout
-------------------------  -------------  -----  -----  ------  ----  ------
\Camera:phase_1\/q         macrocell63     1250  15148  -16616  RISE       1
\Camera:B:f0_load\/main_0  macrocell3      9412  24559  -16616  RISE       1
\Camera:B:f0_load\/q       macrocell3      3350  27909  -16616  RISE       1
\Camera:R:dp\/f0_load      datapathcell5   8461  36370  -10722  RISE       1

Capture Clock Path
pin name                                                  model name     delay     AT  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  ----  ------
\Camera:PCLK(0)_PAD\                                      Display            0      0  RISE       1
\Camera:PCLK(0)\/pad_in                                   iocell18           0      0  RISE       1
\Camera:PCLK(0)\/fb                                       iocell18        7473   7473  RISE       1
\Camera:R:dp\/clock                                       datapathcell5   8175  15648  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Camera:phase_1\/q
Path End       : \Camera:G:dp\/f0_load
Capture Clock  : \Camera:G:dp\/clock
Path slack     : -9935p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                       14825
+ Cycle adjust (\Camera:PCLK(0)_PAD\:R#1 vs. \Camera:PCLK(0)_PAD\:R#2)   10000
- Setup time                                                                 0
----------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                           24825

Launch Clock Arrival Time                       0
+ Clock path delay                      13898
+ Data path delay                       20862
-------------------------------------   ----- 
End-of-path arrival time (ps)           34760
 
Launch Clock Path
pin name                                                  model name   delay     AT  edge  Fanout
--------------------------------------------------------  -----------  -----  -----  ----  ------
\Camera:PCLK(0)_PAD\                                      Display          0      0  RISE       1
\Camera:PCLK(0)\/pad_in                                   iocell18         0      0  RISE       1
\Camera:PCLK(0)\/fb                                       iocell18      7473   7473  RISE       1
\Camera:phase_1\/clock_0                                  macrocell63   6425  13898  RISE       1

Data path
pin name                   model name     delay     AT   slack  edge  Fanout
-------------------------  -------------  -----  -----  ------  ----  ------
\Camera:phase_1\/q         macrocell63     1250  15148  -16616  RISE       1
\Camera:B:f0_load\/main_0  macrocell3      9412  24559  -16616  RISE       1
\Camera:B:f0_load\/q       macrocell3      3350  27909  -16616  RISE       1
\Camera:G:dp\/f0_load      datapathcell4   6851  34760   -9935  RISE       1

Capture Clock Path
pin name                                                  model name     delay     AT  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  ----  ------
\Camera:PCLK(0)_PAD\                                      Display            0      0  RISE       1
\Camera:PCLK(0)\/pad_in                                   iocell18           0      0  RISE       1
\Camera:PCLK(0)\/fb                                       iocell18        7473   7473  RISE       1
\Camera:G:dp\/clock                                       datapathcell4   7352  14825  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Camera:phase_1\/q
Path End       : \Camera:FIFO_Colours:dp\/f0_load
Capture Clock  : \Camera:FIFO_Colours:dp\/clock
Path slack     : -9345p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                       13462
+ Cycle adjust (\Camera:PCLK(0)_PAD\:R#1 vs. \Camera:PCLK(0)_PAD\:R#2)   10000
- Setup time                                                                 0
----------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                           23462

Launch Clock Arrival Time                       0
+ Clock path delay                      13898
+ Data path delay                       18910
-------------------------------------   ----- 
End-of-path arrival time (ps)           32807
 
Launch Clock Path
pin name                                                  model name   delay     AT  edge  Fanout
--------------------------------------------------------  -----------  -----  -----  ----  ------
\Camera:PCLK(0)_PAD\                                      Display          0      0  RISE       1
\Camera:PCLK(0)\/pad_in                                   iocell18         0      0  RISE       1
\Camera:PCLK(0)\/fb                                       iocell18      7473   7473  RISE       1
\Camera:phase_1\/clock_0                                  macrocell63   6425  13898  RISE       1

Data path
pin name                          model name     delay     AT   slack  edge  Fanout
--------------------------------  -------------  -----  -----  ------  ----  ------
\Camera:phase_1\/q                macrocell63     1250  15148  -16616  RISE       1
\Camera:sample\/main_4            macrocell8      6860  22008   -9345  RISE       1
\Camera:sample\/q                 macrocell8      3350  25358   -9345  RISE       1
\Camera:FIFO_Colours:dp\/f0_load  datapathcell7   7449  32807   -9345  RISE       1

Capture Clock Path
pin name                                                  model name     delay     AT  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  ----  ------
\Camera:PCLK(0)_PAD\                                      Display            0      0  RISE       1
\Camera:PCLK(0)\/pad_in                                   iocell18           0      0  RISE       1
\Camera:PCLK(0)\/fb                                       iocell18        7473   7473  RISE       1
\Camera:FIFO_Colours:dp\/clock                            datapathcell7   5989  13462  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Camera:B:dp\/cl0_comb
Path End       : \Camera:FIFO_Colours:dp\/p_in_2
Capture Clock  : \Camera:FIFO_Colours:dp\/clock
Path slack     : -8246p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                       13462
+ Cycle adjust (\Camera:PCLK(0)_PAD\:R#1 vs. \Camera:PCLK(0)_PAD\:R#2)   10000
- Setup time                                                             -2210
----------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                           21252

Launch Clock Arrival Time                       0
+ Clock path delay                      14498
+ Data path delay                       15000
-------------------------------------   ----- 
End-of-path arrival time (ps)           29498
 
Launch Clock Path
pin name                                                  model name     delay     AT  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  ----  ------
\Camera:PCLK(0)_PAD\                                      Display            0      0  RISE       1
\Camera:PCLK(0)\/pad_in                                   iocell18           0      0  RISE       1
\Camera:PCLK(0)\/fb                                       iocell18        7473   7473  RISE       1
\Camera:B:dp\/clock                                       datapathcell3   7025  14498  RISE       1

Data path
pin name                         model name     delay     AT  slack  edge  Fanout
-------------------------------  -------------  -----  -----  -----  ----  ------
\Camera:B:dp\/cl0_comb           datapathcell3   6510  21008  -8246  RISE       1
\Camera:Net_154_2\/main_0        macrocell2      2825  23833  -8246  RISE       1
\Camera:Net_154_2\/q             macrocell2      3350  27183  -8246  RISE       1
\Camera:FIFO_Colours:dp\/p_in_2  datapathcell7   2315  29498  -8246  RISE       1

Capture Clock Path
pin name                                                  model name     delay     AT  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  ----  ------
\Camera:PCLK(0)_PAD\                                      Display            0      0  RISE       1
\Camera:PCLK(0)\/pad_in                                   iocell18           0      0  RISE       1
\Camera:PCLK(0)\/fb                                       iocell18        7473   7473  RISE       1
\Camera:FIFO_Colours:dp\/clock                            datapathcell7   5989  13462  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Camera:M:dp\/cl0_comb
Path End       : \Camera:FIFO_Colours:dp\/p_in_3
Capture Clock  : \Camera:FIFO_Colours:dp\/clock
Path slack     : -8221p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                       13462
+ Cycle adjust (\Camera:PCLK(0)_PAD\:R#1 vs. \Camera:PCLK(0)_PAD\:R#2)   10000
- Setup time                                                             -2210
----------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                           21252

Launch Clock Arrival Time                       0
+ Clock path delay                      14496
+ Data path delay                       14977
-------------------------------------   ----- 
End-of-path arrival time (ps)           29473
 
Launch Clock Path
pin name                                                  model name     delay     AT  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  ----  ------
\Camera:PCLK(0)_PAD\                                      Display            0      0  RISE       1
\Camera:PCLK(0)\/pad_in                                   iocell18           0      0  RISE       1
\Camera:PCLK(0)\/fb                                       iocell18        7473   7473  RISE       1
\Camera:M:dp\/clock                                       datapathcell6   7023  14496  RISE       1

Data path
pin name                         model name     delay     AT  slack  edge  Fanout
-------------------------------  -------------  -----  -----  -----  ----  ------
\Camera:M:dp\/cl0_comb           datapathcell6   6510  21006  -8221  RISE       1
\Camera:Net_154_3\/main_0        macrocell6      2244  23250  -8221  RISE       1
\Camera:Net_154_3\/q             macrocell6      3350  26600  -8221  RISE       1
\Camera:FIFO_Colours:dp\/p_in_3  datapathcell7   2873  29473  -8221  RISE       1

Capture Clock Path
pin name                                                  model name     delay     AT  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  ----  ------
\Camera:PCLK(0)_PAD\                                      Display            0      0  RISE       1
\Camera:PCLK(0)\/pad_in                                   iocell18           0      0  RISE       1
\Camera:PCLK(0)\/fb                                       iocell18        7473   7473  RISE       1
\Camera:FIFO_Colours:dp\/clock                            datapathcell7   5989  13462  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Camera:Threshold:Sync:ctrl_reg\/control_0
Path End       : \Camera:FIFO:dp\/f0_load
Capture Clock  : \Camera:FIFO:dp\/clock
Path slack     : -2376p

Capture Clock Arrival Time                                        0
+ Clock path delay                                            12780
+ Cycle adjust (CyBUS_CLK:R#6 vs. \Camera:PCLK(0)_PAD\:R#8)     556
- Setup time                                                      0
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                13336

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15712
-------------------------------------   ----- 
End-of-path arrival time (ps)           15712
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Camera:Threshold:Sync:ctrl_reg\/busclk                     controlcell2        0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\Camera:Threshold:Sync:ctrl_reg\/control_0  controlcell2    2050   2050  -2655  RISE       1
\Camera:Net_37\/main_4                      macrocell7      2907   4957  -2376  RISE       1
\Camera:Net_37\/q                           macrocell7      3350   8307  -2376  RISE       1
\Camera:FIFO:dp\/f0_load                    datapathcell2   7405  15712  -2376  RISE       1

Capture Clock Path
pin name                                                  model name     delay     AT  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  ----  ------
\Camera:PCLK(0)_PAD\                                      Display            0      0  RISE       1
\Camera:PCLK(0)\/pad_in                                   iocell18           0      0  RISE       1
\Camera:PCLK(0)\/fb                                       iocell18        7473   7473  RISE       1
\Camera:FIFO:dp\/clock                                    datapathcell2   5307  12780  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Camera:phase_1\/q
Path End       : \Camera:M:dp\/cs_addr_1
Capture Clock  : \Camera:M:dp\/clock
Path slack     : -1800p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                       14496
+ Cycle adjust (\Camera:PCLK(0)_PAD\:R#1 vs. \Camera:PCLK(0)_PAD\:R#2)   10000
- Setup time                                                              -130
----------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                           24366

Launch Clock Arrival Time                       0
+ Clock path delay                      13898
+ Data path delay                       12268
-------------------------------------   ----- 
End-of-path arrival time (ps)           26165
 
Launch Clock Path
pin name                                                  model name   delay     AT  edge  Fanout
--------------------------------------------------------  -----------  -----  -----  ----  ------
\Camera:PCLK(0)_PAD\                                      Display          0      0  RISE       1
\Camera:PCLK(0)\/pad_in                                   iocell18         0      0  RISE       1
\Camera:PCLK(0)\/fb                                       iocell18      7473   7473  RISE       1
\Camera:phase_1\/clock_0                                  macrocell63   6425  13898  RISE       1

Data path
pin name                 model name     delay     AT   slack  edge  Fanout
-----------------------  -------------  -----  -----  ------  ----  ------
\Camera:phase_1\/q       macrocell63     1250  15148  -16616  RISE       1
\Camera:M:dp\/cs_addr_1  datapathcell6  11018  26165   -1800  RISE       1

Capture Clock Path
pin name                                                  model name     delay     AT  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  ----  ------
\Camera:PCLK(0)_PAD\                                      Display            0      0  RISE       1
\Camera:PCLK(0)\/pad_in                                   iocell18           0      0  RISE       1
\Camera:PCLK(0)\/fb                                       iocell18        7473   7473  RISE       1
\Camera:M:dp\/clock                                       datapathcell6   7023  14496  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Camera:phase_1\/q
Path End       : \Camera:B:dp\/cs_addr_1
Capture Clock  : \Camera:B:dp\/clock
Path slack     : -1796p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                       14498
+ Cycle adjust (\Camera:PCLK(0)_PAD\:R#1 vs. \Camera:PCLK(0)_PAD\:R#2)   10000
- Setup time                                                              -130
----------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                           24368

Launch Clock Arrival Time                       0
+ Clock path delay                      13898
+ Data path delay                       12266
-------------------------------------   ----- 
End-of-path arrival time (ps)           26164
 
Launch Clock Path
pin name                                                  model name   delay     AT  edge  Fanout
--------------------------------------------------------  -----------  -----  -----  ----  ------
\Camera:PCLK(0)_PAD\                                      Display          0      0  RISE       1
\Camera:PCLK(0)\/pad_in                                   iocell18         0      0  RISE       1
\Camera:PCLK(0)\/fb                                       iocell18      7473   7473  RISE       1
\Camera:phase_1\/clock_0                                  macrocell63   6425  13898  RISE       1

Data path
pin name                 model name     delay     AT   slack  edge  Fanout
-----------------------  -------------  -----  -----  ------  ----  ------
\Camera:phase_1\/q       macrocell63     1250  15148  -16616  RISE       1
\Camera:B:dp\/cs_addr_1  datapathcell3  11016  26164   -1796  RISE       1

Capture Clock Path
pin name                                                  model name     delay     AT  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  ----  ------
\Camera:PCLK(0)_PAD\                                      Display            0      0  RISE       1
\Camera:PCLK(0)\/pad_in                                   iocell18           0      0  RISE       1
\Camera:PCLK(0)\/fb                                       iocell18        7473   7473  RISE       1
\Camera:B:dp\/clock                                       datapathcell3   7025  14498  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Camera:FIFO_Colours:parity\/q
Path End       : \Camera:FIFO_Colours:dp\/p_in_7
Capture Clock  : \Camera:FIFO_Colours:dp\/clock
Path slack     : -1663p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                       13462
+ Cycle adjust (\Camera:PCLK(0)_PAD\:R#1 vs. \Camera:PCLK(0)_PAD\:R#2)   10000
- Setup time                                                             -2210
----------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                           21252

Launch Clock Arrival Time                       0
+ Clock path delay                      13898
+ Data path delay                        9017
-------------------------------------   ----- 
End-of-path arrival time (ps)           22915
 
Launch Clock Path
pin name                                                  model name   delay     AT  edge  Fanout
--------------------------------------------------------  -----------  -----  -----  ----  ------
\Camera:PCLK(0)_PAD\                                      Display          0      0  RISE       1
\Camera:PCLK(0)\/pad_in                                   iocell18         0      0  RISE       1
\Camera:PCLK(0)\/fb                                       iocell18      7473   7473  RISE       1
\Camera:FIFO_Colours:parity\/clock_0                      macrocell66   6425  13898  RISE       1

Data path
pin name                         model name     delay     AT  slack  edge  Fanout
-------------------------------  -------------  -----  -----  -----  ----  ------
\Camera:FIFO_Colours:parity\/q   macrocell66     1250  15148  -1663  RISE       1
\Camera:FIFO_Colours:dp\/p_in_7  datapathcell7   7767  22915  -1663  RISE       1

Capture Clock Path
pin name                                                  model name     delay     AT  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  ----  ------
\Camera:PCLK(0)_PAD\                                      Display            0      0  RISE       1
\Camera:PCLK(0)\/pad_in                                   iocell18           0      0  RISE       1
\Camera:PCLK(0)\/fb                                       iocell18        7473   7473  RISE       1
\Camera:FIFO_Colours:dp\/clock                            datapathcell7   5989  13462  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Camera:phase_1\/q
Path End       : \Camera:phase_1\/main_4
Capture Clock  : \Camera:phase_1\/clock_0
Path slack     : -1620p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                       13898
+ Cycle adjust (\Camera:PCLK(0)_PAD\:R#1 vs. \Camera:PCLK(0)_PAD\:R#2)   10000
- Setup time                                                             -3510
----------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                           20388

Launch Clock Arrival Time                       0
+ Clock path delay                      13898
+ Data path delay                        8110
-------------------------------------   ----- 
End-of-path arrival time (ps)           22008
 
Launch Clock Path
pin name                                                  model name   delay     AT  edge  Fanout
--------------------------------------------------------  -----------  -----  -----  ----  ------
\Camera:PCLK(0)_PAD\                                      Display          0      0  RISE       1
\Camera:PCLK(0)\/pad_in                                   iocell18         0      0  RISE       1
\Camera:PCLK(0)\/fb                                       iocell18      7473   7473  RISE       1
\Camera:phase_1\/clock_0                                  macrocell63   6425  13898  RISE       1

Data path
pin name                 model name   delay     AT   slack  edge  Fanout
-----------------------  -----------  -----  -----  ------  ----  ------
\Camera:phase_1\/q       macrocell63   1250  15148  -16616  RISE       1
\Camera:phase_1\/main_4  macrocell63   6860  22008   -1620  RISE       1

Capture Clock Path
pin name                                                  model name   delay     AT  edge  Fanout
--------------------------------------------------------  -----------  -----  -----  ----  ------
\Camera:PCLK(0)_PAD\                                      Display          0      0  RISE       1
\Camera:PCLK(0)\/pad_in                                   iocell18         0      0  RISE       1
\Camera:PCLK(0)\/fb                                       iocell18      7473   7473  RISE       1
\Camera:phase_1\/clock_0                                  macrocell63   6425  13898  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Camera:phase_1\/q
Path End       : \Camera:FIFO_Colours:parity\/main_4
Capture Clock  : \Camera:FIFO_Colours:parity\/clock_0
Path slack     : -1620p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                       13898
+ Cycle adjust (\Camera:PCLK(0)_PAD\:R#1 vs. \Camera:PCLK(0)_PAD\:R#2)   10000
- Setup time                                                             -3510
----------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                           20388

Launch Clock Arrival Time                       0
+ Clock path delay                      13898
+ Data path delay                        8110
-------------------------------------   ----- 
End-of-path arrival time (ps)           22008
 
Launch Clock Path
pin name                                                  model name   delay     AT  edge  Fanout
--------------------------------------------------------  -----------  -----  -----  ----  ------
\Camera:PCLK(0)_PAD\                                      Display          0      0  RISE       1
\Camera:PCLK(0)\/pad_in                                   iocell18         0      0  RISE       1
\Camera:PCLK(0)\/fb                                       iocell18      7473   7473  RISE       1
\Camera:phase_1\/clock_0                                  macrocell63   6425  13898  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\Camera:phase_1\/q                   macrocell63   1250  15148  -16616  RISE       1
\Camera:FIFO_Colours:parity\/main_4  macrocell66   6860  22008   -1620  RISE       1

Capture Clock Path
pin name                                                  model name   delay     AT  edge  Fanout
--------------------------------------------------------  -----------  -----  -----  ----  ------
\Camera:PCLK(0)_PAD\                                      Display          0      0  RISE       1
\Camera:PCLK(0)\/pad_in                                   iocell18         0      0  RISE       1
\Camera:PCLK(0)\/fb                                       iocell18      7473   7473  RISE       1
\Camera:FIFO_Colours:parity\/clock_0                      macrocell66   6425  13898  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Camera:phase_0\/q
Path End       : \Camera:M:dp\/cs_addr_0
Capture Clock  : \Camera:M:dp\/clock
Path slack     : -1148p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                       14496
+ Cycle adjust (\Camera:PCLK(0)_PAD\:R#1 vs. \Camera:PCLK(0)_PAD\:R#2)   10000
- Setup time                                                              -130
----------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                           24366

Launch Clock Arrival Time                       0
+ Clock path delay                      13898
+ Data path delay                       11616
-------------------------------------   ----- 
End-of-path arrival time (ps)           25514
 
Launch Clock Path
pin name                                                  model name   delay     AT  edge  Fanout
--------------------------------------------------------  -----------  -----  -----  ----  ------
\Camera:PCLK(0)_PAD\                                      Display          0      0  RISE       1
\Camera:PCLK(0)\/pad_in                                   iocell18         0      0  RISE       1
\Camera:PCLK(0)\/fb                                       iocell18      7473   7473  RISE       1
\Camera:phase_0\/clock_0                                  macrocell64   6425  13898  RISE       1

Data path
pin name                 model name     delay     AT   slack  edge  Fanout
-----------------------  -------------  -----  -----  ------  ----  ------
\Camera:phase_0\/q       macrocell64     1250  15148  -15169  RISE       1
\Camera:M:dp\/cs_addr_0  datapathcell6  10366  25514   -1148  RISE       1

Capture Clock Path
pin name                                                  model name     delay     AT  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  ----  ------
\Camera:PCLK(0)_PAD\                                      Display            0      0  RISE       1
\Camera:PCLK(0)\/pad_in                                   iocell18           0      0  RISE       1
\Camera:PCLK(0)\/fb                                       iocell18        7473   7473  RISE       1
\Camera:M:dp\/clock                                       datapathcell6   7023  14496  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Camera:phase_0\/q
Path End       : \Camera:B:dp\/cs_addr_0
Capture Clock  : \Camera:B:dp\/clock
Path slack     : -1144p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                       14498
+ Cycle adjust (\Camera:PCLK(0)_PAD\:R#1 vs. \Camera:PCLK(0)_PAD\:R#2)   10000
- Setup time                                                              -130
----------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                           24368

Launch Clock Arrival Time                       0
+ Clock path delay                      13898
+ Data path delay                       11615
-------------------------------------   ----- 
End-of-path arrival time (ps)           25513
 
Launch Clock Path
pin name                                                  model name   delay     AT  edge  Fanout
--------------------------------------------------------  -----------  -----  -----  ----  ------
\Camera:PCLK(0)_PAD\                                      Display          0      0  RISE       1
\Camera:PCLK(0)\/pad_in                                   iocell18         0      0  RISE       1
\Camera:PCLK(0)\/fb                                       iocell18      7473   7473  RISE       1
\Camera:phase_0\/clock_0                                  macrocell64   6425  13898  RISE       1

Data path
pin name                 model name     delay     AT   slack  edge  Fanout
-----------------------  -------------  -----  -----  ------  ----  ------
\Camera:phase_0\/q       macrocell64     1250  15148  -15169  RISE       1
\Camera:B:dp\/cs_addr_0  datapathcell3  10365  25513   -1144  RISE       1

Capture Clock Path
pin name                                                  model name     delay     AT  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  ----  ------
\Camera:PCLK(0)_PAD\                                      Display            0      0  RISE       1
\Camera:PCLK(0)\/pad_in                                   iocell18           0      0  RISE       1
\Camera:PCLK(0)\/fb                                       iocell18        7473   7473  RISE       1
\Camera:B:dp\/clock                                       datapathcell3   7025  14498  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Camera:RowSync_1:href_\/q
Path End       : \Camera:phase_1\/main_6
Capture Clock  : \Camera:phase_1\/clock_0
Path slack     : 1482p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                       13898
+ Cycle adjust (\Camera:PCLK(0)_PAD\:R#1 vs. \Camera:PCLK(0)_PAD\:R#2)   10000
- Setup time                                                             -3510
----------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                           20388

Launch Clock Arrival Time                       0
+ Clock path delay                      14740
+ Data path delay                        4165
-------------------------------------   ----- 
End-of-path arrival time (ps)           18905
 
Launch Clock Path
pin name                                                  model name   delay     AT  edge  Fanout
--------------------------------------------------------  -----------  -----  -----  ----  ------
\Camera:PCLK(0)_PAD\                                      Display          0      0  RISE       1
\Camera:PCLK(0)\/pad_in                                   iocell18         0      0  RISE       1
\Camera:PCLK(0)\/fb                                       iocell18      7473   7473  RISE       1
\Camera:RowSync_1:href_\/clock_0                          macrocell65   7267  14740  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\Camera:RowSync_1:href_\/q  macrocell65   1250  15990   1482  RISE       1
\Camera:phase_1\/main_6     macrocell63   2915  18905   1482  RISE       1

Capture Clock Path
pin name                                                  model name   delay     AT  edge  Fanout
--------------------------------------------------------  -----------  -----  -----  ----  ------
\Camera:PCLK(0)_PAD\                                      Display          0      0  RISE       1
\Camera:PCLK(0)\/pad_in                                   iocell18         0      0  RISE       1
\Camera:PCLK(0)\/fb                                       iocell18      7473   7473  RISE       1
\Camera:phase_1\/clock_0                                  macrocell63   6425  13898  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Camera:RowSync_1:href_\/q
Path End       : \Camera:phase_0\/main_5
Capture Clock  : \Camera:phase_0\/clock_0
Path slack     : 1482p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                       13898
+ Cycle adjust (\Camera:PCLK(0)_PAD\:R#1 vs. \Camera:PCLK(0)_PAD\:R#2)   10000
- Setup time                                                             -3510
----------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                           20388

Launch Clock Arrival Time                       0
+ Clock path delay                      14740
+ Data path delay                        4165
-------------------------------------   ----- 
End-of-path arrival time (ps)           18905
 
Launch Clock Path
pin name                                                  model name   delay     AT  edge  Fanout
--------------------------------------------------------  -----------  -----  -----  ----  ------
\Camera:PCLK(0)_PAD\                                      Display          0      0  RISE       1
\Camera:PCLK(0)\/pad_in                                   iocell18         0      0  RISE       1
\Camera:PCLK(0)\/fb                                       iocell18      7473   7473  RISE       1
\Camera:RowSync_1:href_\/clock_0                          macrocell65   7267  14740  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\Camera:RowSync_1:href_\/q  macrocell65   1250  15990   1482  RISE       1
\Camera:phase_0\/main_5     macrocell64   2915  18905   1482  RISE       1

Capture Clock Path
pin name                                                  model name   delay     AT  edge  Fanout
--------------------------------------------------------  -----------  -----  -----  ----  ------
\Camera:PCLK(0)_PAD\                                      Display          0      0  RISE       1
\Camera:PCLK(0)\/pad_in                                   iocell18         0      0  RISE       1
\Camera:PCLK(0)\/fb                                       iocell18      7473   7473  RISE       1
\Camera:phase_0\/clock_0                                  macrocell64   6425  13898  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Camera:FIFO_Colours:parity\/q
Path End       : \Camera:FIFO_Colours:parity\/main_6
Capture Clock  : \Camera:FIFO_Colours:parity\/clock_0
Path slack     : 1726p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                       13898
+ Cycle adjust (\Camera:PCLK(0)_PAD\:R#1 vs. \Camera:PCLK(0)_PAD\:R#2)   10000
- Setup time                                                             -3510
----------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                           20388

Launch Clock Arrival Time                       0
+ Clock path delay                      13898
+ Data path delay                        4764
-------------------------------------   ----- 
End-of-path arrival time (ps)           18661
 
Launch Clock Path
pin name                                                  model name   delay     AT  edge  Fanout
--------------------------------------------------------  -----------  -----  -----  ----  ------
\Camera:PCLK(0)_PAD\                                      Display          0      0  RISE       1
\Camera:PCLK(0)\/pad_in                                   iocell18         0      0  RISE       1
\Camera:PCLK(0)\/fb                                       iocell18      7473   7473  RISE       1
\Camera:FIFO_Colours:parity\/clock_0                      macrocell66   6425  13898  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\Camera:FIFO_Colours:parity\/q       macrocell66   1250  15148  -1663  RISE       1
\Camera:FIFO_Colours:parity\/main_6  macrocell66   3514  18661   1726  RISE       1

Capture Clock Path
pin name                                                  model name   delay     AT  edge  Fanout
--------------------------------------------------------  -----------  -----  -----  ----  ------
\Camera:PCLK(0)_PAD\                                      Display          0      0  RISE       1
\Camera:PCLK(0)\/pad_in                                   iocell18         0      0  RISE       1
\Camera:PCLK(0)\/fb                                       iocell18      7473   7473  RISE       1
\Camera:FIFO_Colours:parity\/clock_0                      macrocell66   6425  13898  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Camera:phase_0\/q
Path End       : \Camera:phase_1\/main_5
Capture Clock  : \Camera:phase_1\/clock_0
Path slack     : 1749p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                       13898
+ Cycle adjust (\Camera:PCLK(0)_PAD\:R#1 vs. \Camera:PCLK(0)_PAD\:R#2)   10000
- Setup time                                                             -3510
----------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                           20388

Launch Clock Arrival Time                       0
+ Clock path delay                      13898
+ Data path delay                        4741
-------------------------------------   ----- 
End-of-path arrival time (ps)           18639
 
Launch Clock Path
pin name                                                  model name   delay     AT  edge  Fanout
--------------------------------------------------------  -----------  -----  -----  ----  ------
\Camera:PCLK(0)_PAD\                                      Display          0      0  RISE       1
\Camera:PCLK(0)\/pad_in                                   iocell18         0      0  RISE       1
\Camera:PCLK(0)\/fb                                       iocell18      7473   7473  RISE       1
\Camera:phase_0\/clock_0                                  macrocell64   6425  13898  RISE       1

Data path
pin name                 model name   delay     AT   slack  edge  Fanout
-----------------------  -----------  -----  -----  ------  ----  ------
\Camera:phase_0\/q       macrocell64   1250  15148  -15169  RISE       1
\Camera:phase_1\/main_5  macrocell63   3491  18639    1749  RISE       1

Capture Clock Path
pin name                                                  model name   delay     AT  edge  Fanout
--------------------------------------------------------  -----------  -----  -----  ----  ------
\Camera:PCLK(0)_PAD\                                      Display          0      0  RISE       1
\Camera:PCLK(0)\/pad_in                                   iocell18         0      0  RISE       1
\Camera:PCLK(0)\/fb                                       iocell18      7473   7473  RISE       1
\Camera:phase_1\/clock_0                                  macrocell63   6425  13898  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Camera:phase_0\/q
Path End       : \Camera:phase_0\/main_4
Capture Clock  : \Camera:phase_0\/clock_0
Path slack     : 1749p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                       13898
+ Cycle adjust (\Camera:PCLK(0)_PAD\:R#1 vs. \Camera:PCLK(0)_PAD\:R#2)   10000
- Setup time                                                             -3510
----------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                           20388

Launch Clock Arrival Time                       0
+ Clock path delay                      13898
+ Data path delay                        4741
-------------------------------------   ----- 
End-of-path arrival time (ps)           18639
 
Launch Clock Path
pin name                                                  model name   delay     AT  edge  Fanout
--------------------------------------------------------  -----------  -----  -----  ----  ------
\Camera:PCLK(0)_PAD\                                      Display          0      0  RISE       1
\Camera:PCLK(0)\/pad_in                                   iocell18         0      0  RISE       1
\Camera:PCLK(0)\/fb                                       iocell18      7473   7473  RISE       1
\Camera:phase_0\/clock_0                                  macrocell64   6425  13898  RISE       1

Data path
pin name                 model name   delay     AT   slack  edge  Fanout
-----------------------  -----------  -----  -----  ------  ----  ------
\Camera:phase_0\/q       macrocell64   1250  15148  -15169  RISE       1
\Camera:phase_0\/main_4  macrocell64   3491  18639    1749  RISE       1

Capture Clock Path
pin name                                                  model name   delay     AT  edge  Fanout
--------------------------------------------------------  -----------  -----  -----  ----  ------
\Camera:PCLK(0)_PAD\                                      Display          0      0  RISE       1
\Camera:PCLK(0)\/pad_in                                   iocell18         0      0  RISE       1
\Camera:PCLK(0)\/fb                                       iocell18      7473   7473  RISE       1
\Camera:phase_0\/clock_0                                  macrocell64   6425  13898  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Camera:phase_0\/q
Path End       : \Camera:FIFO_Colours:parity\/main_5
Capture Clock  : \Camera:FIFO_Colours:parity\/clock_0
Path slack     : 1749p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                       13898
+ Cycle adjust (\Camera:PCLK(0)_PAD\:R#1 vs. \Camera:PCLK(0)_PAD\:R#2)   10000
- Setup time                                                             -3510
----------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                           20388

Launch Clock Arrival Time                       0
+ Clock path delay                      13898
+ Data path delay                        4741
-------------------------------------   ----- 
End-of-path arrival time (ps)           18639
 
Launch Clock Path
pin name                                                  model name   delay     AT  edge  Fanout
--------------------------------------------------------  -----------  -----  -----  ----  ------
\Camera:PCLK(0)_PAD\                                      Display          0      0  RISE       1
\Camera:PCLK(0)\/pad_in                                   iocell18         0      0  RISE       1
\Camera:PCLK(0)\/fb                                       iocell18      7473   7473  RISE       1
\Camera:phase_0\/clock_0                                  macrocell64   6425  13898  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\Camera:phase_0\/q                   macrocell64   1250  15148  -15169  RISE       1
\Camera:FIFO_Colours:parity\/main_5  macrocell66   3491  18639    1749  RISE       1

Capture Clock Path
pin name                                                  model name   delay     AT  edge  Fanout
--------------------------------------------------------  -----------  -----  -----  ----  ------
\Camera:PCLK(0)_PAD\                                      Display          0      0  RISE       1
\Camera:PCLK(0)\/pad_in                                   iocell18         0      0  RISE       1
\Camera:PCLK(0)\/fb                                       iocell18      7473   7473  RISE       1
\Camera:FIFO_Colours:parity\/clock_0                      macrocell66   6425  13898  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Camera:phase_1\/q
Path End       : \Camera:G:dp\/cs_addr_1
Capture Clock  : \Camera:G:dp\/clock
Path slack     : 1916p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                       14825
+ Cycle adjust (\Camera:PCLK(0)_PAD\:R#1 vs. \Camera:PCLK(0)_PAD\:R#2)   10000
- Setup time                                                              -130
----------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                           24695

Launch Clock Arrival Time                       0
+ Clock path delay                      13898
+ Data path delay                        8881
-------------------------------------   ----- 
End-of-path arrival time (ps)           22778
 
Launch Clock Path
pin name                                                  model name   delay     AT  edge  Fanout
--------------------------------------------------------  -----------  -----  -----  ----  ------
\Camera:PCLK(0)_PAD\                                      Display          0      0  RISE       1
\Camera:PCLK(0)\/pad_in                                   iocell18         0      0  RISE       1
\Camera:PCLK(0)\/fb                                       iocell18      7473   7473  RISE       1
\Camera:phase_1\/clock_0                                  macrocell63   6425  13898  RISE       1

Data path
pin name                 model name     delay     AT   slack  edge  Fanout
-----------------------  -------------  -----  -----  ------  ----  ------
\Camera:phase_1\/q       macrocell63     1250  15148  -16616  RISE       1
\Camera:G:dp\/cs_addr_1  datapathcell4   7631  22778    1916  RISE       1

Capture Clock Path
pin name                                                  model name     delay     AT  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  ----  ------
\Camera:PCLK(0)_PAD\                                      Display            0      0  RISE       1
\Camera:PCLK(0)\/pad_in                                   iocell18           0      0  RISE       1
\Camera:PCLK(0)\/fb                                       iocell18        7473   7473  RISE       1
\Camera:G:dp\/clock                                       datapathcell4   7352  14825  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD:dp\/f0_blk_stat_comb
Path End       : Net_303/main_1
Capture Clock  : Net_303/clock_0
Path slack     : 2031p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#8 vs. LCD_CLK:R#2)   13889
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8348
-------------------------------------   ---- 
End-of-path arrival time (ps)           8348
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\LCD:dp\/busclk                                             datapathcell1       0      0  RISE       1

Data path
pin name                   model name     delay     AT  slack  edge  Fanout
-------------------------  -------------  -----  -----  -----  ----  ------
\LCD:dp\/f0_blk_stat_comb  datapathcell1   4020   4020   2031  RISE       1
Net_303/main_1             macrocell61     4328   8348   2031  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_303/clock_0                                            macrocell61         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD:dp\/f0_blk_stat_comb
Path End       : \LCD:dp\/cs_addr_1
Capture Clock  : \LCD:dp\/clock
Path slack     : 2308p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#8 vs. LCD_CLK:R#2)   13889
- Setup time                                     -4130
----------------------------------------------   ----- 
End-of-path required time (ps)                    9759

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7451
-------------------------------------   ---- 
End-of-path arrival time (ps)           7451
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\LCD:dp\/busclk                                             datapathcell1       0      0  RISE       1

Data path
pin name                   model name     delay     AT  slack  edge  Fanout
-------------------------  -------------  -----  -----  -----  ----  ------
\LCD:dp\/f0_blk_stat_comb  datapathcell1   4020   4020   2031  RISE       1
\LCD:dp\/cs_addr_1         datapathcell1   3431   7451   2308  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD:dp\/clock                                             datapathcell1       0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Camera:FIFO:parity\/q
Path End       : \Camera:FIFO:parity\/main_4
Capture Clock  : \Camera:FIFO:parity\/clock_0
Path slack     : 2929p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                       14740
+ Cycle adjust (\Camera:PCLK(0)_PAD\:R#1 vs. \Camera:PCLK(0)_PAD\:R#2)   10000
- Setup time                                                             -3510
----------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                           21230

Launch Clock Arrival Time                       0
+ Clock path delay                      14740
+ Data path delay                        3561
-------------------------------------   ----- 
End-of-path arrival time (ps)           18301
 
Launch Clock Path
pin name                                                  model name   delay     AT  edge  Fanout
--------------------------------------------------------  -----------  -----  -----  ----  ------
\Camera:PCLK(0)_PAD\                                      Display          0      0  RISE       1
\Camera:PCLK(0)\/pad_in                                   iocell18         0      0  RISE       1
\Camera:PCLK(0)\/fb                                       iocell18      7473   7473  RISE       1
\Camera:FIFO:parity\/clock_0                              macrocell62   7267  14740  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\Camera:FIFO:parity\/q       macrocell62   1250  15990  -8640  RISE       1
\Camera:FIFO:parity\/main_4  macrocell62   2311  18301   2929  RISE       1

Capture Clock Path
pin name                                                  model name   delay     AT  edge  Fanout
--------------------------------------------------------  -----------  -----  -----  ----  ------
\Camera:PCLK(0)_PAD\                                      Display          0      0  RISE       1
\Camera:PCLK(0)\/pad_in                                   iocell18         0      0  RISE       1
\Camera:PCLK(0)\/fb                                       iocell18      7473   7473  RISE       1
\Camera:FIFO:parity\/clock_0                              macrocell62   7267  14740  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD:dp\/f1_blk_stat_comb
Path End       : \LCD:dp\/cs_addr_2
Capture Clock  : \LCD:dp\/clock
Path slack     : 3438p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#8 vs. LCD_CLK:R#2)   13889
- Setup time                                     -4130
----------------------------------------------   ----- 
End-of-path required time (ps)                    9759

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6321
-------------------------------------   ---- 
End-of-path arrival time (ps)           6321
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\LCD:dp\/busclk                                             datapathcell1       0      0  RISE       1

Data path
pin name                   model name     delay     AT  slack  edge  Fanout
-------------------------  -------------  -----  -----  -----  ----  ------
\LCD:dp\/f1_blk_stat_comb  datapathcell1   4020   4020   3438  RISE       1
\LCD:dp\/cs_addr_2         datapathcell1   2301   6321   3438  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD:dp\/clock                                             datapathcell1       0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Camera:phase_1\/q
Path End       : \Camera:R:dp\/cs_addr_1
Capture Clock  : \Camera:R:dp\/clock
Path slack     : 3663p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                       15648
+ Cycle adjust (\Camera:PCLK(0)_PAD\:R#1 vs. \Camera:PCLK(0)_PAD\:R#2)   10000
- Setup time                                                              -130
----------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                           25518

Launch Clock Arrival Time                       0
+ Clock path delay                      13898
+ Data path delay                        7958
-------------------------------------   ----- 
End-of-path arrival time (ps)           21855
 
Launch Clock Path
pin name                                                  model name   delay     AT  edge  Fanout
--------------------------------------------------------  -----------  -----  -----  ----  ------
\Camera:PCLK(0)_PAD\                                      Display          0      0  RISE       1
\Camera:PCLK(0)\/pad_in                                   iocell18         0      0  RISE       1
\Camera:PCLK(0)\/fb                                       iocell18      7473   7473  RISE       1
\Camera:phase_1\/clock_0                                  macrocell63   6425  13898  RISE       1

Data path
pin name                 model name     delay     AT   slack  edge  Fanout
-----------------------  -------------  -----  -----  ------  ----  ------
\Camera:phase_1\/q       macrocell63     1250  15148  -16616  RISE       1
\Camera:R:dp\/cs_addr_1  datapathcell5   6708  21855    3663  RISE       1

Capture Clock Path
pin name                                                  model name     delay     AT  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  ----  ------
\Camera:PCLK(0)_PAD\                                      Display            0      0  RISE       1
\Camera:PCLK(0)\/pad_in                                   iocell18           0      0  RISE       1
\Camera:PCLK(0)\/fb                                       iocell18        7473   7473  RISE       1
\Camera:R:dp\/clock                                       datapathcell5   8175  15648  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Camera:Threshold:Sync:ctrl_reg\/control_0
Path End       : \Camera:FIFO_Colours:parity\/main_7
Capture Clock  : \Camera:FIFO_Colours:parity\/clock_0
Path slack     : 5070p

Capture Clock Arrival Time                                        0
+ Clock path delay                                            13898
+ Cycle adjust (CyBUS_CLK:R#6 vs. \Camera:PCLK(0)_PAD\:R#8)     556
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                10943

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5873
-------------------------------------   ---- 
End-of-path arrival time (ps)           5873
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Camera:Threshold:Sync:ctrl_reg\/busclk                     controlcell2        0      0  RISE       1

Data path
pin name                                    model name    delay     AT  slack  edge  Fanout
------------------------------------------  ------------  -----  -----  -----  ----  ------
\Camera:Threshold:Sync:ctrl_reg\/control_0  controlcell2   2050   2050  -2655  RISE       1
\Camera:FIFO_Colours:parity\/main_7         macrocell66    3823   5873   5070  RISE       1

Capture Clock Path
pin name                                                  model name   delay     AT  edge  Fanout
--------------------------------------------------------  -----------  -----  -----  ----  ------
\Camera:PCLK(0)_PAD\                                      Display          0      0  RISE       1
\Camera:PCLK(0)\/pad_in                                   iocell18         0      0  RISE       1
\Camera:PCLK(0)\/fb                                       iocell18      7473   7473  RISE       1
\Camera:FIFO_Colours:parity\/clock_0                      macrocell66   6425  13898  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Camera:phase_0\/q
Path End       : \Camera:G:dp\/cs_addr_0
Capture Clock  : \Camera:G:dp\/clock
Path slack     : 5084p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                       14825
+ Cycle adjust (\Camera:PCLK(0)_PAD\:R#1 vs. \Camera:PCLK(0)_PAD\:R#2)   10000
- Setup time                                                              -130
----------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                           24695

Launch Clock Arrival Time                       0
+ Clock path delay                      13898
+ Data path delay                        5713
-------------------------------------   ----- 
End-of-path arrival time (ps)           19611
 
Launch Clock Path
pin name                                                  model name   delay     AT  edge  Fanout
--------------------------------------------------------  -----------  -----  -----  ----  ------
\Camera:PCLK(0)_PAD\                                      Display          0      0  RISE       1
\Camera:PCLK(0)\/pad_in                                   iocell18         0      0  RISE       1
\Camera:PCLK(0)\/fb                                       iocell18      7473   7473  RISE       1
\Camera:phase_0\/clock_0                                  macrocell64   6425  13898  RISE       1

Data path
pin name                 model name     delay     AT   slack  edge  Fanout
-----------------------  -------------  -----  -----  ------  ----  ------
\Camera:phase_0\/q       macrocell64     1250  15148  -15169  RISE       1
\Camera:G:dp\/cs_addr_0  datapathcell4   4463  19611    5084  RISE       1

Capture Clock Path
pin name                                                  model name     delay     AT  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  ----  ------
\Camera:PCLK(0)_PAD\                                      Display            0      0  RISE       1
\Camera:PCLK(0)\/pad_in                                   iocell18           0      0  RISE       1
\Camera:PCLK(0)\/fb                                       iocell18        7473   7473  RISE       1
\Camera:G:dp\/clock                                       datapathcell4   7352  14825  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Camera:phase_0\/q
Path End       : \Camera:R:dp\/cs_addr_0
Capture Clock  : \Camera:R:dp\/clock
Path slack     : 5238p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                       15648
+ Cycle adjust (\Camera:PCLK(0)_PAD\:R#1 vs. \Camera:PCLK(0)_PAD\:R#2)   10000
- Setup time                                                              -130
----------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                           25518

Launch Clock Arrival Time                       0
+ Clock path delay                      13898
+ Data path delay                        6383
-------------------------------------   ----- 
End-of-path arrival time (ps)           20281
 
Launch Clock Path
pin name                                                  model name   delay     AT  edge  Fanout
--------------------------------------------------------  -----------  -----  -----  ----  ------
\Camera:PCLK(0)_PAD\                                      Display          0      0  RISE       1
\Camera:PCLK(0)\/pad_in                                   iocell18         0      0  RISE       1
\Camera:PCLK(0)\/fb                                       iocell18      7473   7473  RISE       1
\Camera:phase_0\/clock_0                                  macrocell64   6425  13898  RISE       1

Data path
pin name                 model name     delay     AT   slack  edge  Fanout
-----------------------  -------------  -----  -----  ------  ----  ------
\Camera:phase_0\/q       macrocell64     1250  15148  -15169  RISE       1
\Camera:R:dp\/cs_addr_0  datapathcell5   5133  20281    5238  RISE       1

Capture Clock Path
pin name                                                  model name     delay     AT  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  ----  ------
\Camera:PCLK(0)_PAD\                                      Display            0      0  RISE       1
\Camera:PCLK(0)\/pad_in                                   iocell18           0      0  RISE       1
\Camera:PCLK(0)\/fb                                       iocell18        7473   7473  RISE       1
\Camera:R:dp\/clock                                       datapathcell5   8175  15648  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Camera:Threshold:Sync:ctrl_reg\/control_0
Path End       : \Camera:FIFO:parity\/main_5
Capture Clock  : \Camera:FIFO:parity\/clock_0
Path slack     : 6829p

Capture Clock Arrival Time                                        0
+ Clock path delay                                            14740
+ Cycle adjust (CyBUS_CLK:R#6 vs. \Camera:PCLK(0)_PAD\:R#8)     556
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                11786

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4957
-------------------------------------   ---- 
End-of-path arrival time (ps)           4957
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Camera:Threshold:Sync:ctrl_reg\/busclk                     controlcell2        0      0  RISE       1

Data path
pin name                                    model name    delay     AT  slack  edge  Fanout
------------------------------------------  ------------  -----  -----  -----  ----  ------
\Camera:Threshold:Sync:ctrl_reg\/control_0  controlcell2   2050   2050  -2655  RISE       1
\Camera:FIFO:parity\/main_5                 macrocell62    2907   4957   6829  RISE       1

Capture Clock Path
pin name                                                  model name   delay     AT  edge  Fanout
--------------------------------------------------------  -----------  -----  -----  ----  ------
\Camera:PCLK(0)_PAD\                                      Display          0      0  RISE       1
\Camera:PCLK(0)\/pad_in                                   iocell18         0      0  RISE       1
\Camera:PCLK(0)\/fb                                       iocell18      7473   7473  RISE       1
\Camera:FIFO:parity\/clock_0                              macrocell62   7267  14740  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_303/q
Path End       : \LCD:dp\/cs_addr_0
Capture Clock  : \LCD:dp\/clock
Path slack     : 101632p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (LCD_CLK:R#1 vs. LCD_CLK:R#2)   111111
- Setup time                                    -4130
--------------------------------------------   ------ 
End-of-path required time (ps)                 106981

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5349
-------------------------------------   ---- 
End-of-path arrival time (ps)           5349
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_303/clock_0                                            macrocell61         0      0  RISE       1

Data path
pin name            model name     delay     AT   slack  edge  Fanout
------------------  -------------  -----  -----  ------  ----  ------
Net_303/q           macrocell61     1250   1250  101632  RISE       1
\LCD:dp\/cs_addr_0  datapathcell1   4099   5349  101632  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD:dp\/clock                                             datapathcell1       0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_303/q
Path End       : Net_303/main_0
Capture Clock  : Net_303/clock_0
Path slack     : 102328p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (LCD_CLK:R#1 vs. LCD_CLK:R#2)   111111
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 107601

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5274
-------------------------------------   ---- 
End-of-path arrival time (ps)           5274
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_303/clock_0                                            macrocell61         0      0  RISE       1

Data path
pin name        model name   delay     AT   slack  edge  Fanout
--------------  -----------  -----  -----  ------  ----  ------
Net_303/q       macrocell61   1250   1250  101632  RISE       1
Net_303/main_0  macrocell61   4024   5274  102328  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_303/clock_0                                            macrocell61         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Quad_3:Net_1260\/q
Path End       : \Quad_3:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \Quad_3:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 974291p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SW_Quad_Clock:R#1 vs. SW_Quad_Clock:R#2)   1000000
- Setup time                                                 -4230
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21479
-------------------------------------   ----- 
End-of-path arrival time (ps)           21479
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_3:Net_1260\/clock_0                                  macrocell90         0      0  RISE       1

Data path
pin name                                               model name      delay     AT   slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Quad_3:Net_1260\/q                                    macrocell90      1250   1250  974291  RISE       1
\Quad_3:Cnt16:CounterUDB:reload\/main_0                macrocell20      8083   9333  974291  RISE       1
\Quad_3:Cnt16:CounterUDB:reload\/q                     macrocell20      3350  12683  974291  RISE       1
\Quad_3:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell12   3666  16349  974291  RISE       1
\Quad_3:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell12   5130  21479  974291  RISE       1
\Quad_3:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell13      0  21479  974291  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_3:Cnt16:CounterUDB:sC16:counterdp:u1\/clock          datapathcell13      0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Quad_1:Net_1260\/q
Path End       : \Quad_1:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \Quad_1:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 974875p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SW_Quad_Clock:R#1 vs. SW_Quad_Clock:R#2)   1000000
- Setup time                                                 -4230
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20895
-------------------------------------   ----- 
End-of-path arrival time (ps)           20895
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_1:Net_1260\/clock_0                                  macrocell108        0      0  RISE       1

Data path
pin name                                               model name      delay     AT   slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Quad_1:Net_1260\/q                                    macrocell108     1250   1250  974875  RISE       1
\Quad_1:Cnt16:CounterUDB:reload\/main_0                macrocell28      8379   9629  974875  RISE       1
\Quad_1:Cnt16:CounterUDB:reload\/q                     macrocell28      3350  12979  974875  RISE       1
\Quad_1:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell16   2786  15765  974875  RISE       1
\Quad_1:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell16   5130  20895  974875  RISE       1
\Quad_1:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell17      0  20895  974875  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_1:Cnt16:CounterUDB:sC16:counterdp:u1\/clock          datapathcell17      0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Quad_2:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Quad_2:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \Quad_2:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 976194p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SW_Quad_Clock:R#1 vs. SW_Quad_Clock:R#2)   1000000
- Setup time                                                 -4230
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19576
-------------------------------------   ----- 
End-of-path arrival time (ps)           19576
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_2:Cnt16:CounterUDB:sC16:counterdp:u0\/clock          datapathcell18      0      0  RISE       1

Data path
pin name                                               model name      delay     AT   slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Quad_2:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell18    760    760  976194  RISE       1
\Quad_2:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell19      0    760  976194  RISE       1
\Quad_2:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell19   2740   3500  976194  RISE       1
\Quad_2:Cnt16:CounterUDB:reload\/main_1                macrocell35      4993   8493  976194  RISE       1
\Quad_2:Cnt16:CounterUDB:reload\/q                     macrocell35      3350  11843  976194  RISE       1
\Quad_2:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell18   2603  14446  976194  RISE       1
\Quad_2:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell18   5130  19576  976194  RISE       1
\Quad_2:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell19      0  19576  976194  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_2:Cnt16:CounterUDB:sC16:counterdp:u1\/clock          datapathcell19      0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Quad_3:Net_1260\/q
Path End       : \Quad_3:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0
Capture Clock  : \Quad_3:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 977043p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SW_Quad_Clock:R#1 vs. SW_Quad_Clock:R#2)   1000000
- Setup time                                                 -6060
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16897
-------------------------------------   ----- 
End-of-path arrival time (ps)           16897
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_3:Net_1260\/clock_0                                  macrocell90         0      0  RISE       1

Data path
pin name                                               model name      delay     AT   slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Quad_3:Net_1260\/q                                    macrocell90      1250   1250  974291  RISE       1
\Quad_3:Cnt16:CounterUDB:reload\/main_0                macrocell20      8083   9333  974291  RISE       1
\Quad_3:Cnt16:CounterUDB:reload\/q                     macrocell20      3350  12683  974291  RISE       1
\Quad_3:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0  datapathcell13   4214  16897  977043  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_3:Cnt16:CounterUDB:sC16:counterdp:u1\/clock          datapathcell13      0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Quad_3:Net_1260\/q
Path End       : \Quad_3:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0
Capture Clock  : \Quad_3:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 977591p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SW_Quad_Clock:R#1 vs. SW_Quad_Clock:R#2)   1000000
- Setup time                                                 -6060
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16349
-------------------------------------   ----- 
End-of-path arrival time (ps)           16349
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_3:Net_1260\/clock_0                                  macrocell90         0      0  RISE       1

Data path
pin name                                               model name      delay     AT   slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Quad_3:Net_1260\/q                                    macrocell90      1250   1250  974291  RISE       1
\Quad_3:Cnt16:CounterUDB:reload\/main_0                macrocell20      8083   9333  974291  RISE       1
\Quad_3:Cnt16:CounterUDB:reload\/q                     macrocell20      3350  12683  974291  RISE       1
\Quad_3:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell12   3666  16349  977591  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_3:Cnt16:CounterUDB:sC16:counterdp:u0\/clock          datapathcell12      0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Quad_2:bQuadDec:error\/q
Path End       : \Quad_2:Net_1251\/main_7
Capture Clock  : \Quad_2:Net_1251\/clock_0
Path slack     : 977669p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SW_Quad_Clock:R#1 vs. SW_Quad_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18821
-------------------------------------   ----- 
End-of-path arrival time (ps)           18821
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_2:bQuadDec:error\/clock_0                            macrocell123        0      0  RISE       1

Data path
pin name                        model name    delay     AT   slack  edge  Fanout
------------------------------  ------------  -----  -----  ------  ----  ------
\Quad_2:bQuadDec:error\/q       macrocell123   1250   1250  977669  RISE       1
\Quad_2:Net_1251_split\/main_4  macrocell117  11925  13175  977669  RISE       1
\Quad_2:Net_1251_split\/q       macrocell117   3350  16525  977669  RISE       1
\Quad_2:Net_1251\/main_7        macrocell112   2296  18821  977669  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_2:Net_1251\/clock_0                                  macrocell112        0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Quad_1:Net_1260\/q
Path End       : \Quad_1:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0
Capture Clock  : \Quad_1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 978175p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SW_Quad_Clock:R#1 vs. SW_Quad_Clock:R#2)   1000000
- Setup time                                                 -6060
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15765
-------------------------------------   ----- 
End-of-path arrival time (ps)           15765
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_1:Net_1260\/clock_0                                  macrocell108        0      0  RISE       1

Data path
pin name                                               model name      delay     AT   slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Quad_1:Net_1260\/q                                    macrocell108     1250   1250  974875  RISE       1
\Quad_1:Cnt16:CounterUDB:reload\/main_0                macrocell28      8379   9629  974875  RISE       1
\Quad_1:Cnt16:CounterUDB:reload\/q                     macrocell28      3350  12979  974875  RISE       1
\Quad_1:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell16   2786  15765  978175  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock          datapathcell16      0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Quad_1:Net_1260\/q
Path End       : \Quad_1:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0
Capture Clock  : \Quad_1:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 978188p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SW_Quad_Clock:R#1 vs. SW_Quad_Clock:R#2)   1000000
- Setup time                                                 -6060
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15752
-------------------------------------   ----- 
End-of-path arrival time (ps)           15752
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_1:Net_1260\/clock_0                                  macrocell108        0      0  RISE       1

Data path
pin name                                               model name      delay     AT   slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Quad_1:Net_1260\/q                                    macrocell108     1250   1250  974875  RISE       1
\Quad_1:Cnt16:CounterUDB:reload\/main_0                macrocell28      8379   9629  974875  RISE       1
\Quad_1:Cnt16:CounterUDB:reload\/q                     macrocell28      3350  12979  974875  RISE       1
\Quad_1:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0  datapathcell17   2773  15752  978188  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_1:Cnt16:CounterUDB:sC16:counterdp:u1\/clock          datapathcell17      0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Quad_1:Net_1203\/q
Path End       : \Quad_1:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1
Capture Clock  : \Quad_1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 978446p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SW_Quad_Clock:R#1 vs. SW_Quad_Clock:R#2)   1000000
- Setup time                                                 -6060
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15494
-------------------------------------   ----- 
End-of-path arrival time (ps)           15494
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_1:Net_1203\/clock_0                                  macrocell105        0      0  RISE       1

Data path
pin name                                               model name      delay     AT   slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Quad_1:Net_1203\/q                                    macrocell105     1250   1250  975146  RISE       1
\Quad_1:Cnt16:CounterUDB:count_enable\/main_2          macrocell32      7627   8877  975146  RISE       1
\Quad_1:Cnt16:CounterUDB:count_enable\/q               macrocell32      3350  12227  975146  RISE       1
\Quad_1:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1  datapathcell16   3266  15494  978446  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock          datapathcell16      0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Quad_1:Net_1203\/q
Path End       : \Quad_1:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1
Capture Clock  : \Quad_1:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 978453p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SW_Quad_Clock:R#1 vs. SW_Quad_Clock:R#2)   1000000
- Setup time                                                 -6060
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15487
-------------------------------------   ----- 
End-of-path arrival time (ps)           15487
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_1:Net_1203\/clock_0                                  macrocell105        0      0  RISE       1

Data path
pin name                                               model name      delay     AT   slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Quad_1:Net_1203\/q                                    macrocell105     1250   1250  975146  RISE       1
\Quad_1:Cnt16:CounterUDB:count_enable\/main_2          macrocell32      7627   8877  975146  RISE       1
\Quad_1:Cnt16:CounterUDB:count_enable\/q               macrocell32      3350  12227  975146  RISE       1
\Quad_1:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1  datapathcell17   3259  15487  978453  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_1:Cnt16:CounterUDB:sC16:counterdp:u1\/clock          datapathcell17      0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Quad_3:bQuadDec:quad_A_filt\/q
Path End       : \Quad_3:Net_1251\/main_7
Capture Clock  : \Quad_3:Net_1251\/clock_0
Path slack     : 978500p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SW_Quad_Clock:R#1 vs. SW_Quad_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17990
-------------------------------------   ----- 
End-of-path arrival time (ps)           17990
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_3:bQuadDec:quad_A_filt\/clock_0                      macrocell88         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\Quad_3:bQuadDec:quad_A_filt\/q  macrocell88   1250   1250  978500  RISE       1
\Quad_3:Net_1251_split\/main_2   macrocell85  10484  11734  978500  RISE       1
\Quad_3:Net_1251_split\/q        macrocell85   3350  15084  978500  RISE       1
\Quad_3:Net_1251\/main_7         macrocell80   2906  17990  978500  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_3:Net_1251\/clock_0                                  macrocell80         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Quad_3:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Quad_3:Cnt16:CounterUDB:sSTSReg:stsreg\/status_3
Capture Clock  : \Quad_3:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 978926p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SW_Quad_Clock:R#1 vs. SW_Quad_Clock:R#2)   1000000
- Setup time                                                  -500
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20574
-------------------------------------   ----- 
End-of-path arrival time (ps)           20574
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_3:Cnt16:CounterUDB:sC16:counterdp:u0\/clock          datapathcell12      0      0  RISE       1

Data path
pin name                                             model name      delay     AT   slack  edge  Fanout
---------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Quad_3:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell12    760    760  975020  RISE       1
\Quad_3:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell13      0    760  975020  RISE       1
\Quad_3:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell13   2740   3500  975020  RISE       1
\Quad_3:Cnt16:CounterUDB:status_3\/main_0            macrocell23      7432  10932  978926  RISE       1
\Quad_3:Cnt16:CounterUDB:status_3\/q                 macrocell23      3350  14282  978926  RISE       1
\Quad_3:Cnt16:CounterUDB:sSTSReg:stsreg\/status_3    statusicell3     6291  20574  978926  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_3:Cnt16:CounterUDB:sSTSReg:stsreg\/clock             statusicell3        0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Quad_3:Cnt16:CounterUDB:sCTRLReg:ctrlreg\/control_7
Path End       : \Quad_3:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1
Capture Clock  : \Quad_3:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 979403p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SW_Quad_Clock:R#1 vs. SW_Quad_Clock:R#2)   1000000
- Setup time                                                 -6060
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14537
-------------------------------------   ----- 
End-of-path arrival time (ps)           14537
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_3:Cnt16:CounterUDB:sCTRLReg:ctrlreg\/clock           controlcell6        0      0  RISE       1

Data path
pin name                                               model name      delay     AT   slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Quad_3:Cnt16:CounterUDB:sCTRLReg:ctrlreg\/control_7   controlcell6     1210   1210  976104  RISE       1
\Quad_3:Cnt16:CounterUDB:count_enable\/main_0          macrocell24      6879   8089  976104  RISE       1
\Quad_3:Cnt16:CounterUDB:count_enable\/q               macrocell24      3350  11439  976104  RISE       1
\Quad_3:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1  datapathcell13   3098  14537  979403  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_3:Cnt16:CounterUDB:sC16:counterdp:u1\/clock          datapathcell13      0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Quad_3:Cnt16:CounterUDB:sCTRLReg:ctrlreg\/control_7
Path End       : \Quad_3:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1
Capture Clock  : \Quad_3:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 979404p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SW_Quad_Clock:R#1 vs. SW_Quad_Clock:R#2)   1000000
- Setup time                                                 -6060
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14536
-------------------------------------   ----- 
End-of-path arrival time (ps)           14536
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_3:Cnt16:CounterUDB:sCTRLReg:ctrlreg\/clock           controlcell6        0      0  RISE       1

Data path
pin name                                               model name      delay     AT   slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Quad_3:Cnt16:CounterUDB:sCTRLReg:ctrlreg\/control_7   controlcell6     1210   1210  976104  RISE       1
\Quad_3:Cnt16:CounterUDB:count_enable\/main_0          macrocell24      6879   8089  976104  RISE       1
\Quad_3:Cnt16:CounterUDB:count_enable\/q               macrocell24      3350  11439  976104  RISE       1
\Quad_3:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1  datapathcell12   3097  14536  979404  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_3:Cnt16:CounterUDB:sC16:counterdp:u0\/clock          datapathcell12      0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Quad_2:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Quad_2:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0
Capture Clock  : \Quad_2:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 979494p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SW_Quad_Clock:R#1 vs. SW_Quad_Clock:R#2)   1000000
- Setup time                                                 -6060
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14446
-------------------------------------   ----- 
End-of-path arrival time (ps)           14446
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_2:Cnt16:CounterUDB:sC16:counterdp:u0\/clock          datapathcell18      0      0  RISE       1

Data path
pin name                                               model name      delay     AT   slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Quad_2:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell18    760    760  976194  RISE       1
\Quad_2:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell19      0    760  976194  RISE       1
\Quad_2:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell19   2740   3500  976194  RISE       1
\Quad_2:Cnt16:CounterUDB:reload\/main_1                macrocell35      4993   8493  976194  RISE       1
\Quad_2:Cnt16:CounterUDB:reload\/q                     macrocell35      3350  11843  976194  RISE       1
\Quad_2:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell18   2603  14446  979494  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_2:Cnt16:CounterUDB:sC16:counterdp:u0\/clock          datapathcell18      0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Quad_2:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Quad_2:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0
Capture Clock  : \Quad_2:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 979496p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SW_Quad_Clock:R#1 vs. SW_Quad_Clock:R#2)   1000000
- Setup time                                                 -6060
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14444
-------------------------------------   ----- 
End-of-path arrival time (ps)           14444
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_2:Cnt16:CounterUDB:sC16:counterdp:u0\/clock          datapathcell18      0      0  RISE       1

Data path
pin name                                               model name      delay     AT   slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Quad_2:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell18    760    760  976194  RISE       1
\Quad_2:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell19      0    760  976194  RISE       1
\Quad_2:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell19   2740   3500  976194  RISE       1
\Quad_2:Cnt16:CounterUDB:reload\/main_1                macrocell35      4993   8493  976194  RISE       1
\Quad_2:Cnt16:CounterUDB:reload\/q                     macrocell35      3350  11843  976194  RISE       1
\Quad_2:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0  datapathcell19   2601  14444  979496  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_2:Cnt16:CounterUDB:sC16:counterdp:u1\/clock          datapathcell19      0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Quad_1:Net_1260\/q
Path End       : \Quad_1:Net_1251\/main_7
Capture Clock  : \Quad_1:Net_1251\/clock_0
Path slack     : 980572p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SW_Quad_Clock:R#1 vs. SW_Quad_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15918
-------------------------------------   ----- 
End-of-path arrival time (ps)           15918
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_1:Net_1260\/clock_0                                  macrocell108        0      0  RISE       1

Data path
pin name                        model name    delay     AT   slack  edge  Fanout
------------------------------  ------------  -----  -----  ------  ----  ------
\Quad_1:Net_1260\/q             macrocell108   1250   1250  974875  RISE       1
\Quad_1:Net_1251_split\/main_1  macrocell103   9029  10279  980572  RISE       1
\Quad_1:Net_1251_split\/q       macrocell103   3350  13629  980572  RISE       1
\Quad_1:Net_1251\/main_7        macrocell98    2289  15918  980572  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_1:Net_1251\/clock_0                                  macrocell98         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Quad_2:Net_1203\/q
Path End       : \Quad_2:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1
Capture Clock  : \Quad_2:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 983150p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SW_Quad_Clock:R#1 vs. SW_Quad_Clock:R#2)   1000000
- Setup time                                                 -6060
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10790
-------------------------------------   ----- 
End-of-path arrival time (ps)           10790
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_2:Net_1203\/clock_0                                  macrocell119        0      0  RISE       1

Data path
pin name                                               model name      delay     AT   slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Quad_2:Net_1203\/q                                    macrocell119     1250   1250  979856  RISE       1
\Quad_2:Cnt16:CounterUDB:count_enable\/main_2          macrocell39      3402   4652  979856  RISE       1
\Quad_2:Cnt16:CounterUDB:count_enable\/q               macrocell39      3350   8002  979856  RISE       1
\Quad_2:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1  datapathcell19   2788  10790  983150  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_2:Cnt16:CounterUDB:sC16:counterdp:u1\/clock          datapathcell19      0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Quad_2:Net_1203\/q
Path End       : \Quad_2:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1
Capture Clock  : \Quad_2:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 983156p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SW_Quad_Clock:R#1 vs. SW_Quad_Clock:R#2)   1000000
- Setup time                                                 -6060
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10784
-------------------------------------   ----- 
End-of-path arrival time (ps)           10784
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_2:Net_1203\/clock_0                                  macrocell119        0      0  RISE       1

Data path
pin name                                               model name      delay     AT   slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Quad_2:Net_1203\/q                                    macrocell119     1250   1250  979856  RISE       1
\Quad_2:Cnt16:CounterUDB:count_enable\/main_2          macrocell39      3402   4652  979856  RISE       1
\Quad_2:Cnt16:CounterUDB:count_enable\/q               macrocell39      3350   8002  979856  RISE       1
\Quad_2:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1  datapathcell18   2781  10784  983156  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_2:Cnt16:CounterUDB:sC16:counterdp:u0\/clock          datapathcell18      0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Quad_3:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \Quad_3:Cnt16:CounterUDB:sSTSReg:stsreg\/status_2
Capture Clock  : \Quad_3:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 983235p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SW_Quad_Clock:R#1 vs. SW_Quad_Clock:R#2)   1000000
- Setup time                                                  -500
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16265
-------------------------------------   ----- 
End-of-path arrival time (ps)           16265
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_3:Cnt16:CounterUDB:sC16:counterdp:u0\/clock          datapathcell12      0      0  RISE       1

Data path
pin name                                             model name      delay     AT   slack  edge  Fanout
---------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Quad_3:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell12    670    670  977577  RISE       1
\Quad_3:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell13      0    670  977577  RISE       1
\Quad_3:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell13   2720   3390  977577  RISE       1
\Quad_3:Cnt16:CounterUDB:status_2\/main_0            macrocell22      5101   8491  983235  RISE       1
\Quad_3:Cnt16:CounterUDB:status_2\/q                 macrocell22      3350  11841  983235  RISE       1
\Quad_3:Cnt16:CounterUDB:sSTSReg:stsreg\/status_2    statusicell3     4424  16265  983235  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_3:Cnt16:CounterUDB:sSTSReg:stsreg\/clock             statusicell3        0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Quad_2:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Quad_2:Cnt16:CounterUDB:sSTSReg:stsreg\/status_3
Capture Clock  : \Quad_2:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 983944p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SW_Quad_Clock:R#1 vs. SW_Quad_Clock:R#2)   1000000
- Setup time                                                  -500
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15556
-------------------------------------   ----- 
End-of-path arrival time (ps)           15556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_2:Cnt16:CounterUDB:sC16:counterdp:u0\/clock          datapathcell18      0      0  RISE       1

Data path
pin name                                             model name      delay     AT   slack  edge  Fanout
---------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Quad_2:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell18    760    760  976194  RISE       1
\Quad_2:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell19      0    760  976194  RISE       1
\Quad_2:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell19   2740   3500  976194  RISE       1
\Quad_2:Cnt16:CounterUDB:status_3\/main_0            macrocell38      6388   9888  983944  RISE       1
\Quad_2:Cnt16:CounterUDB:status_3\/q                 macrocell38      3350  13238  983944  RISE       1
\Quad_2:Cnt16:CounterUDB:sSTSReg:stsreg\/status_3    statusicell8     2318  15556  983944  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_2:Cnt16:CounterUDB:sSTSReg:stsreg\/clock             statusicell8        0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Quad_1:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \Quad_1:Cnt16:CounterUDB:sSTSReg:stsreg\/status_0
Capture Clock  : \Quad_1:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 984335p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SW_Quad_Clock:R#1 vs. SW_Quad_Clock:R#2)   1000000
- Setup time                                                  -500
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15165
-------------------------------------   ----- 
End-of-path arrival time (ps)           15165
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock          datapathcell16      0      0  RISE       1

Data path
pin name                                              model name      delay     AT   slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Quad_1:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell16   1370   1370  984335  RISE       1
\Quad_1:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell17      0   1370  984335  RISE       1
\Quad_1:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell17   2260   3630  984335  RISE       1
\Quad_1:Cnt16:CounterUDB:status_0\/main_0             macrocell29      2324   5954  984335  RISE       1
\Quad_1:Cnt16:CounterUDB:status_0\/q                  macrocell29      3350   9304  984335  RISE       1
\Quad_1:Cnt16:CounterUDB:sSTSReg:stsreg\/status_0     statusicell6     5861  15165  984335  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_1:Cnt16:CounterUDB:sSTSReg:stsreg\/clock             statusicell6        0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Quad_2:bQuadDec:quad_B_filt\/q
Path End       : \Quad_2:Net_1203\/main_3
Capture Clock  : \Quad_2:Net_1203\/clock_0
Path slack     : 984625p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SW_Quad_Clock:R#1 vs. SW_Quad_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11865
-------------------------------------   ----- 
End-of-path arrival time (ps)           11865
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_2:bQuadDec:quad_B_filt\/clock_0                      macrocell121        0      0  RISE       1

Data path
pin name                         model name    delay     AT   slack  edge  Fanout
-------------------------------  ------------  -----  -----  ------  ----  ------
\Quad_2:bQuadDec:quad_B_filt\/q  macrocell121   1250   1250  979538  RISE       1
\Quad_2:Net_1203\/main_3         macrocell119  10615  11865  984625  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_2:Net_1203\/clock_0                                  macrocell119        0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Quad_2:bQuadDec:quad_B_filt\/q
Path End       : \Quad_2:bQuadDec:state_1\/main_2
Capture Clock  : \Quad_2:bQuadDec:state_1\/clock_0
Path slack     : 984625p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SW_Quad_Clock:R#1 vs. SW_Quad_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11865
-------------------------------------   ----- 
End-of-path arrival time (ps)           11865
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_2:bQuadDec:quad_B_filt\/clock_0                      macrocell121        0      0  RISE       1

Data path
pin name                          model name    delay     AT   slack  edge  Fanout
--------------------------------  ------------  -----  -----  ------  ----  ------
\Quad_2:bQuadDec:quad_B_filt\/q   macrocell121   1250   1250  979538  RISE       1
\Quad_2:bQuadDec:state_1\/main_2  macrocell124  10615  11865  984625  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_2:bQuadDec:state_1\/clock_0                          macrocell124        0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Quad_2:bQuadDec:quad_B_filt\/q
Path End       : \Quad_2:Net_1251\/main_3
Capture Clock  : \Quad_2:Net_1251\/clock_0
Path slack     : 984637p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SW_Quad_Clock:R#1 vs. SW_Quad_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11853
-------------------------------------   ----- 
End-of-path arrival time (ps)           11853
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_2:bQuadDec:quad_B_filt\/clock_0                      macrocell121        0      0  RISE       1

Data path
pin name                         model name    delay     AT   slack  edge  Fanout
-------------------------------  ------------  -----  -----  ------  ----  ------
\Quad_2:bQuadDec:quad_B_filt\/q  macrocell121   1250   1250  979538  RISE       1
\Quad_2:Net_1251\/main_3         macrocell112  10603  11853  984637  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_2:Net_1251\/clock_0                                  macrocell112        0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Quad_3:bQuadDec:quad_A_filt\/q
Path End       : \Quad_3:Net_1251\/main_2
Capture Clock  : \Quad_3:Net_1251\/clock_0
Path slack     : 984714p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SW_Quad_Clock:R#1 vs. SW_Quad_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11776
-------------------------------------   ----- 
End-of-path arrival time (ps)           11776
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_3:bQuadDec:quad_A_filt\/clock_0                      macrocell88         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\Quad_3:bQuadDec:quad_A_filt\/q  macrocell88   1250   1250  978500  RISE       1
\Quad_3:Net_1251\/main_2         macrocell80  10526  11776  984714  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_3:Net_1251\/clock_0                                  macrocell80         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Quad_2:bQuadDec:error\/q
Path End       : \Quad_2:Net_1251\/main_4
Capture Clock  : \Quad_2:Net_1251\/clock_0
Path slack     : 984720p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SW_Quad_Clock:R#1 vs. SW_Quad_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11770
-------------------------------------   ----- 
End-of-path arrival time (ps)           11770
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_2:bQuadDec:error\/clock_0                            macrocell123        0      0  RISE       1

Data path
pin name                   model name    delay     AT   slack  edge  Fanout
-------------------------  ------------  -----  -----  ------  ----  ------
\Quad_2:bQuadDec:error\/q  macrocell123   1250   1250  977669  RISE       1
\Quad_2:Net_1251\/main_4   macrocell112  10520  11770  984720  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_2:Net_1251\/clock_0                                  macrocell112        0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Quad_1:Net_1260\/q
Path End       : \Quad_1:bQuadDec:error\/main_0
Capture Clock  : \Quad_1:bQuadDec:error\/clock_0
Path slack     : 985285p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SW_Quad_Clock:R#1 vs. SW_Quad_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11205
-------------------------------------   ----- 
End-of-path arrival time (ps)           11205
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_1:Net_1260\/clock_0                                  macrocell108        0      0  RISE       1

Data path
pin name                        model name    delay     AT   slack  edge  Fanout
------------------------------  ------------  -----  -----  ------  ----  ------
\Quad_1:Net_1260\/q             macrocell108   1250   1250  974875  RISE       1
\Quad_1:bQuadDec:error\/main_0  macrocell109   9955  11205  985285  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_1:bQuadDec:error\/clock_0                            macrocell109        0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Quad_1:bQuadDec:quad_B_filt\/q
Path End       : \Quad_1:Net_1203\/main_3
Capture Clock  : \Quad_1:Net_1203\/clock_0
Path slack     : 985518p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SW_Quad_Clock:R#1 vs. SW_Quad_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10972
-------------------------------------   ----- 
End-of-path arrival time (ps)           10972
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_1:bQuadDec:quad_B_filt\/clock_0                      macrocell107        0      0  RISE       1

Data path
pin name                         model name    delay     AT   slack  edge  Fanout
-------------------------------  ------------  -----  -----  ------  ----  ------
\Quad_1:bQuadDec:quad_B_filt\/q  macrocell107   1250   1250  984996  RISE       1
\Quad_1:Net_1203\/main_3         macrocell105   9722  10972  985518  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_1:Net_1203\/clock_0                                  macrocell105        0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Quad_2:bQuadDec:error\/q
Path End       : \Quad_2:Net_1203\/main_4
Capture Clock  : \Quad_2:Net_1203\/clock_0
Path slack     : 985539p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SW_Quad_Clock:R#1 vs. SW_Quad_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10951
-------------------------------------   ----- 
End-of-path arrival time (ps)           10951
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_2:bQuadDec:error\/clock_0                            macrocell123        0      0  RISE       1

Data path
pin name                   model name    delay     AT   slack  edge  Fanout
-------------------------  ------------  -----  -----  ------  ----  ------
\Quad_2:bQuadDec:error\/q  macrocell123   1250   1250  977669  RISE       1
\Quad_2:Net_1203\/main_4   macrocell119   9701  10951  985539  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_2:Net_1203\/clock_0                                  macrocell119        0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Quad_2:bQuadDec:error\/q
Path End       : \Quad_2:bQuadDec:state_1\/main_3
Capture Clock  : \Quad_2:bQuadDec:state_1\/clock_0
Path slack     : 985539p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SW_Quad_Clock:R#1 vs. SW_Quad_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10951
-------------------------------------   ----- 
End-of-path arrival time (ps)           10951
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_2:bQuadDec:error\/clock_0                            macrocell123        0      0  RISE       1

Data path
pin name                          model name    delay     AT   slack  edge  Fanout
--------------------------------  ------------  -----  -----  ------  ----  ------
\Quad_2:bQuadDec:error\/q         macrocell123   1250   1250  977669  RISE       1
\Quad_2:bQuadDec:state_1\/main_3  macrocell124   9701  10951  985539  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_2:bQuadDec:state_1\/clock_0                          macrocell124        0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Quad_3:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Quad_3:Cnt16:CounterUDB:underflow_reg_i\/main_0
Capture Clock  : \Quad_3:Cnt16:CounterUDB:underflow_reg_i\/clock_0
Path slack     : 985558p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SW_Quad_Clock:R#1 vs. SW_Quad_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10932
-------------------------------------   ----- 
End-of-path arrival time (ps)           10932
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_3:Cnt16:CounterUDB:sC16:counterdp:u0\/clock          datapathcell12      0      0  RISE       1

Data path
pin name                                             model name      delay     AT   slack  edge  Fanout
---------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Quad_3:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell12    760    760  975020  RISE       1
\Quad_3:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell13      0    760  975020  RISE       1
\Quad_3:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell13   2740   3500  975020  RISE       1
\Quad_3:Cnt16:CounterUDB:underflow_reg_i\/main_0     macrocell82      7432  10932  985558  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_3:Cnt16:CounterUDB:underflow_reg_i\/clock_0          macrocell82         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Quad_3:Net_1260\/q
Path End       : \Quad_3:bQuadDec:error\/main_0
Capture Clock  : \Quad_3:bQuadDec:error\/clock_0
Path slack     : 985635p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SW_Quad_Clock:R#1 vs. SW_Quad_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10855
-------------------------------------   ----- 
End-of-path arrival time (ps)           10855
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_3:Net_1260\/clock_0                                  macrocell90         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\Quad_3:Net_1260\/q             macrocell90   1250   1250  974291  RISE       1
\Quad_3:bQuadDec:error\/main_0  macrocell91   9605  10855  985635  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_3:bQuadDec:error\/clock_0                            macrocell91         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Quad_3:Net_1260\/q
Path End       : \Quad_3:bQuadDec:state_0\/main_0
Capture Clock  : \Quad_3:bQuadDec:state_0\/clock_0
Path slack     : 985635p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SW_Quad_Clock:R#1 vs. SW_Quad_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10855
-------------------------------------   ----- 
End-of-path arrival time (ps)           10855
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_3:Net_1260\/clock_0                                  macrocell90         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\Quad_3:Net_1260\/q               macrocell90   1250   1250  974291  RISE       1
\Quad_3:bQuadDec:state_0\/main_0  macrocell93   9605  10855  985635  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_3:bQuadDec:state_0\/clock_0                          macrocell93         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Quad_3:Net_1260\/q
Path End       : \Quad_3:Net_1203\/main_0
Capture Clock  : \Quad_3:Net_1203\/clock_0
Path slack     : 985637p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SW_Quad_Clock:R#1 vs. SW_Quad_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10853
-------------------------------------   ----- 
End-of-path arrival time (ps)           10853
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_3:Net_1260\/clock_0                                  macrocell90         0      0  RISE       1

Data path
pin name                  model name   delay     AT   slack  edge  Fanout
------------------------  -----------  -----  -----  ------  ----  ------
\Quad_3:Net_1260\/q       macrocell90   1250   1250  974291  RISE       1
\Quad_3:Net_1203\/main_0  macrocell87   9603  10853  985637  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_3:Net_1203\/clock_0                                  macrocell87         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Quad_3:Net_1260\/q
Path End       : \Quad_3:bQuadDec:state_1\/main_0
Capture Clock  : \Quad_3:bQuadDec:state_1\/clock_0
Path slack     : 985637p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SW_Quad_Clock:R#1 vs. SW_Quad_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10853
-------------------------------------   ----- 
End-of-path arrival time (ps)           10853
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_3:Net_1260\/clock_0                                  macrocell90         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\Quad_3:Net_1260\/q               macrocell90   1250   1250  974291  RISE       1
\Quad_3:bQuadDec:state_1\/main_0  macrocell92   9603  10853  985637  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_3:bQuadDec:state_1\/clock_0                          macrocell92         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Quad_2:bQuadDec:error\/q
Path End       : \Quad_2:bQuadDec:Stsreg\/status_3
Capture Clock  : \Quad_2:bQuadDec:Stsreg\/clock
Path slack     : 985740p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SW_Quad_Clock:R#1 vs. SW_Quad_Clock:R#2)   1000000
- Setup time                                                  -500
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13760
-------------------------------------   ----- 
End-of-path arrival time (ps)           13760
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_2:bQuadDec:error\/clock_0                            macrocell123        0      0  RISE       1

Data path
pin name                           model name    delay     AT   slack  edge  Fanout
---------------------------------  ------------  -----  -----  ------  ----  ------
\Quad_2:bQuadDec:error\/q          macrocell123   1250   1250  977669  RISE       1
\Quad_2:bQuadDec:Stsreg\/status_3  statusicell9  12510  13760  985740  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_2:bQuadDec:Stsreg\/clock                             statusicell9        0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Quad_3:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \Quad_3:Cnt16:CounterUDB:sSTSReg:stsreg\/status_0
Capture Clock  : \Quad_3:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 985803p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SW_Quad_Clock:R#1 vs. SW_Quad_Clock:R#2)   1000000
- Setup time                                                  -500
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13697
-------------------------------------   ----- 
End-of-path arrival time (ps)           13697
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_3:Cnt16:CounterUDB:sC16:counterdp:u0\/clock          datapathcell12      0      0  RISE       1

Data path
pin name                                              model name      delay     AT   slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Quad_3:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell12   1370   1370  985803  RISE       1
\Quad_3:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell13      0   1370  985803  RISE       1
\Quad_3:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell13   2260   3630  985803  RISE       1
\Quad_3:Cnt16:CounterUDB:status_0\/main_0             macrocell21      4393   8023  985803  RISE       1
\Quad_3:Cnt16:CounterUDB:status_0\/q                  macrocell21      3350  11373  985803  RISE       1
\Quad_3:Cnt16:CounterUDB:sSTSReg:stsreg\/status_0     statusicell3     2324  13697  985803  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_3:Cnt16:CounterUDB:sSTSReg:stsreg\/clock             statusicell3        0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Quad_1:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Quad_1:Cnt16:CounterUDB:sSTSReg:stsreg\/status_3
Capture Clock  : \Quad_1:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 985827p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SW_Quad_Clock:R#1 vs. SW_Quad_Clock:R#2)   1000000
- Setup time                                                  -500
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13673
-------------------------------------   ----- 
End-of-path arrival time (ps)           13673
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock          datapathcell16      0      0  RISE       1

Data path
pin name                                             model name      delay     AT   slack  edge  Fanout
---------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Quad_1:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell16    760    760  978709  RISE       1
\Quad_1:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell17      0    760  978709  RISE       1
\Quad_1:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell17   2740   3500  978709  RISE       1
\Quad_1:Cnt16:CounterUDB:status_3\/main_0            macrocell31      4488   7988  985827  RISE       1
\Quad_1:Cnt16:CounterUDB:status_3\/q                 macrocell31      3350  11338  985827  RISE       1
\Quad_1:Cnt16:CounterUDB:sSTSReg:stsreg\/status_3    statusicell6     2335  13673  985827  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_1:Cnt16:CounterUDB:sSTSReg:stsreg\/clock             statusicell6        0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Quad_3:Net_1260\/q
Path End       : \Quad_3:Net_1251\/main_1
Capture Clock  : \Quad_3:Net_1251\/clock_0
Path slack     : 985858p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SW_Quad_Clock:R#1 vs. SW_Quad_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10632
-------------------------------------   ----- 
End-of-path arrival time (ps)           10632
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_3:Net_1260\/clock_0                                  macrocell90         0      0  RISE       1

Data path
pin name                  model name   delay     AT   slack  edge  Fanout
------------------------  -----------  -----  -----  ------  ----  ------
\Quad_3:Net_1260\/q       macrocell90   1250   1250  974291  RISE       1
\Quad_3:Net_1251\/main_1  macrocell80   9382  10632  985858  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_3:Net_1251\/clock_0                                  macrocell80         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Quad_3:bQuadDec:quad_B_filt\/q
Path End       : \Quad_3:Net_1251\/main_3
Capture Clock  : \Quad_3:Net_1251\/clock_0
Path slack     : 985944p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SW_Quad_Clock:R#1 vs. SW_Quad_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10546
-------------------------------------   ----- 
End-of-path arrival time (ps)           10546
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_3:bQuadDec:quad_B_filt\/clock_0                      macrocell89         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\Quad_3:bQuadDec:quad_B_filt\/q  macrocell89   1250   1250  979729  RISE       1
\Quad_3:Net_1251\/main_3         macrocell80   9296  10546  985944  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_3:Net_1251\/clock_0                                  macrocell80         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Quad_2:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Quad_2:Net_1275\/main_0
Capture Clock  : \Quad_2:Net_1275\/clock_0
Path slack     : 986087p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SW_Quad_Clock:R#1 vs. SW_Quad_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10403
-------------------------------------   ----- 
End-of-path arrival time (ps)           10403
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_2:Cnt16:CounterUDB:sC16:counterdp:u0\/clock          datapathcell18      0      0  RISE       1

Data path
pin name                                             model name      delay     AT   slack  edge  Fanout
---------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Quad_2:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell18    760    760  976194  RISE       1
\Quad_2:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell19      0    760  976194  RISE       1
\Quad_2:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell19   2740   3500  976194  RISE       1
\Quad_2:Net_1275\/main_0                             macrocell115     6903  10403  986087  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_2:Net_1275\/clock_0                                  macrocell115        0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Quad_1:Net_1260\/q
Path End       : \Quad_1:Net_1251\/main_1
Capture Clock  : \Quad_1:Net_1251\/clock_0
Path slack     : 986222p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SW_Quad_Clock:R#1 vs. SW_Quad_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10268
-------------------------------------   ----- 
End-of-path arrival time (ps)           10268
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_1:Net_1260\/clock_0                                  macrocell108        0      0  RISE       1

Data path
pin name                  model name    delay     AT   slack  edge  Fanout
------------------------  ------------  -----  -----  ------  ----  ------
\Quad_1:Net_1260\/q       macrocell108   1250   1250  974875  RISE       1
\Quad_1:Net_1251\/main_1  macrocell98    9018  10268  986222  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_1:Net_1251\/clock_0                                  macrocell98         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Quad_3:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \Quad_3:Cnt16:CounterUDB:prevCompare\/main_0
Capture Clock  : \Quad_3:Cnt16:CounterUDB:prevCompare\/clock_0
Path slack     : 986241p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SW_Quad_Clock:R#1 vs. SW_Quad_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10249
-------------------------------------   ----- 
End-of-path arrival time (ps)           10249
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_3:Cnt16:CounterUDB:sC16:counterdp:u0\/clock          datapathcell12      0      0  RISE       1

Data path
pin name                                              model name      delay     AT   slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Quad_3:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell12   1370   1370  985803  RISE       1
\Quad_3:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell13      0   1370  985803  RISE       1
\Quad_3:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell13   2260   3630  985803  RISE       1
\Quad_3:Cnt16:CounterUDB:prevCompare\/main_0          macrocell84      6619  10249  986241  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_3:Cnt16:CounterUDB:prevCompare\/clock_0              macrocell84         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Quad_2:bQuadDec:quad_A_filt\/q
Path End       : \Quad_2:Net_1203\/main_2
Capture Clock  : \Quad_2:Net_1203\/clock_0
Path slack     : 986346p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SW_Quad_Clock:R#1 vs. SW_Quad_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10144
-------------------------------------   ----- 
End-of-path arrival time (ps)           10144
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_2:bQuadDec:quad_A_filt\/clock_0                      macrocell120        0      0  RISE       1

Data path
pin name                         model name    delay     AT   slack  edge  Fanout
-------------------------------  ------------  -----  -----  ------  ----  ------
\Quad_2:bQuadDec:quad_A_filt\/q  macrocell120   1250   1250  980719  RISE       1
\Quad_2:Net_1203\/main_2         macrocell119   8894  10144  986346  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_2:Net_1203\/clock_0                                  macrocell119        0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Quad_2:bQuadDec:quad_A_filt\/q
Path End       : \Quad_2:bQuadDec:state_1\/main_1
Capture Clock  : \Quad_2:bQuadDec:state_1\/clock_0
Path slack     : 986346p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SW_Quad_Clock:R#1 vs. SW_Quad_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10144
-------------------------------------   ----- 
End-of-path arrival time (ps)           10144
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_2:bQuadDec:quad_A_filt\/clock_0                      macrocell120        0      0  RISE       1

Data path
pin name                          model name    delay     AT   slack  edge  Fanout
--------------------------------  ------------  -----  -----  ------  ----  ------
\Quad_2:bQuadDec:quad_A_filt\/q   macrocell120   1250   1250  980719  RISE       1
\Quad_2:bQuadDec:state_1\/main_1  macrocell124   8894  10144  986346  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_2:bQuadDec:state_1\/clock_0                          macrocell124        0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Quad_2:bQuadDec:quad_A_filt\/q
Path End       : \Quad_2:Net_1251\/main_2
Capture Clock  : \Quad_2:Net_1251\/clock_0
Path slack     : 986347p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SW_Quad_Clock:R#1 vs. SW_Quad_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10143
-------------------------------------   ----- 
End-of-path arrival time (ps)           10143
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_2:bQuadDec:quad_A_filt\/clock_0                      macrocell120        0      0  RISE       1

Data path
pin name                         model name    delay     AT   slack  edge  Fanout
-------------------------------  ------------  -----  -----  ------  ----  ------
\Quad_2:bQuadDec:quad_A_filt\/q  macrocell120   1250   1250  980719  RISE       1
\Quad_2:Net_1251\/main_2         macrocell112   8893  10143  986347  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_2:Net_1251\/clock_0                                  macrocell112        0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Quad_2:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \Quad_2:Cnt16:CounterUDB:sSTSReg:stsreg\/status_2
Capture Clock  : \Quad_2:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 986568p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SW_Quad_Clock:R#1 vs. SW_Quad_Clock:R#2)   1000000
- Setup time                                                  -500
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12932
-------------------------------------   ----- 
End-of-path arrival time (ps)           12932
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_2:Cnt16:CounterUDB:sC16:counterdp:u0\/clock          datapathcell18      0      0  RISE       1

Data path
pin name                                             model name      delay     AT   slack  edge  Fanout
---------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Quad_2:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell18    670    670  978972  RISE       1
\Quad_2:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell19      0    670  978972  RISE       1
\Quad_2:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell19   2720   3390  978972  RISE       1
\Quad_2:Cnt16:CounterUDB:status_2\/main_0            macrocell37      3257   6647  986568  RISE       1
\Quad_2:Cnt16:CounterUDB:status_2\/q                 macrocell37      3350   9997  986568  RISE       1
\Quad_2:Cnt16:CounterUDB:sSTSReg:stsreg\/status_2    statusicell8     2934  12932  986568  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_2:Cnt16:CounterUDB:sSTSReg:stsreg\/clock             statusicell8        0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Quad_2:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Quad_2:Cnt16:CounterUDB:underflow_reg_i\/main_0
Capture Clock  : \Quad_2:Cnt16:CounterUDB:underflow_reg_i\/clock_0
Path slack     : 986602p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SW_Quad_Clock:R#1 vs. SW_Quad_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9888
-------------------------------------   ---- 
End-of-path arrival time (ps)           9888
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_2:Cnt16:CounterUDB:sC16:counterdp:u0\/clock          datapathcell18      0      0  RISE       1

Data path
pin name                                             model name      delay     AT   slack  edge  Fanout
---------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Quad_2:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell18    760    760  976194  RISE       1
\Quad_2:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell19      0    760  976194  RISE       1
\Quad_2:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell19   2740   3500  976194  RISE       1
\Quad_2:Cnt16:CounterUDB:underflow_reg_i\/main_0     macrocell114     6388   9888  986602  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_2:Cnt16:CounterUDB:underflow_reg_i\/clock_0          macrocell114        0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Quad_3:Net_1260\/q
Path End       : \Quad_3:bQuadDec:Stsreg\/status_2
Capture Clock  : \Quad_3:bQuadDec:Stsreg\/clock
Path slack     : 986666p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SW_Quad_Clock:R#1 vs. SW_Quad_Clock:R#2)   1000000
- Setup time                                                  -500
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12834
-------------------------------------   ----- 
End-of-path arrival time (ps)           12834
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_3:Net_1260\/clock_0                                  macrocell90         0      0  RISE       1

Data path
pin name                           model name    delay     AT   slack  edge  Fanout
---------------------------------  ------------  -----  -----  ------  ----  ------
\Quad_3:Net_1260\/q                macrocell90    1250   1250  974291  RISE       1
\Quad_3:bQuadDec:Stsreg\/status_2  statusicell4  11584  12834  986666  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_3:bQuadDec:Stsreg\/clock                             statusicell4        0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Quad_2:bQuadDec:state_1\/q
Path End       : \Quad_2:bQuadDec:error\/main_4
Capture Clock  : \Quad_2:bQuadDec:error\/clock_0
Path slack     : 986889p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SW_Quad_Clock:R#1 vs. SW_Quad_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9601
-------------------------------------   ---- 
End-of-path arrival time (ps)           9601
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_2:bQuadDec:state_1\/clock_0                          macrocell124        0      0  RISE       1

Data path
pin name                        model name    delay     AT   slack  edge  Fanout
------------------------------  ------------  -----  -----  ------  ----  ------
\Quad_2:bQuadDec:state_1\/q     macrocell124   1250   1250  984174  RISE       1
\Quad_2:bQuadDec:error\/main_4  macrocell123   8351   9601  986889  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_2:bQuadDec:error\/clock_0                            macrocell123        0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Quad_1:Net_1260\/q
Path End       : \Quad_1:bQuadDec:state_1\/main_0
Capture Clock  : \Quad_1:bQuadDec:state_1\/clock_0
Path slack     : 986902p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SW_Quad_Clock:R#1 vs. SW_Quad_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9588
-------------------------------------   ---- 
End-of-path arrival time (ps)           9588
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_1:Net_1260\/clock_0                                  macrocell108        0      0  RISE       1

Data path
pin name                          model name    delay     AT   slack  edge  Fanout
--------------------------------  ------------  -----  -----  ------  ----  ------
\Quad_1:Net_1260\/q               macrocell108   1250   1250  974875  RISE       1
\Quad_1:bQuadDec:state_1\/main_0  macrocell110   8338   9588  986902  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_1:bQuadDec:state_1\/clock_0                          macrocell110        0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Quad_1:Net_1260\/q
Path End       : \Quad_1:bQuadDec:state_0\/main_0
Capture Clock  : \Quad_1:bQuadDec:state_0\/clock_0
Path slack     : 986902p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SW_Quad_Clock:R#1 vs. SW_Quad_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9588
-------------------------------------   ---- 
End-of-path arrival time (ps)           9588
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_1:Net_1260\/clock_0                                  macrocell108        0      0  RISE       1

Data path
pin name                          model name    delay     AT   slack  edge  Fanout
--------------------------------  ------------  -----  -----  ------  ----  ------
\Quad_1:Net_1260\/q               macrocell108   1250   1250  974875  RISE       1
\Quad_1:bQuadDec:state_0\/main_0  macrocell111   8338   9588  986902  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_1:bQuadDec:state_0\/clock_0                          macrocell111        0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Quad_1:Cnt16:CounterUDB:prevCompare\/q
Path End       : \Quad_1:bQuadDec:Stsreg\/status_0
Capture Clock  : \Quad_1:bQuadDec:Stsreg\/clock
Path slack     : 987088p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SW_Quad_Clock:R#1 vs. SW_Quad_Clock:R#2)   1000000
- Setup time                                                  -500
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12412
-------------------------------------   ----- 
End-of-path arrival time (ps)           12412
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_1:Cnt16:CounterUDB:prevCompare\/clock_0              macrocell102        0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\Quad_1:Cnt16:CounterUDB:prevCompare\/q  macrocell102   1250   1250  986423  RISE       1
\Quad_1:Net_530\/main_2                  macrocell33    4140   5390  987088  RISE       1
\Quad_1:Net_530\/q                       macrocell33    3350   8740  987088  RISE       1
\Quad_1:bQuadDec:Stsreg\/status_0        statusicell7   3672  12412  987088  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_1:bQuadDec:Stsreg\/clock                             statusicell7        0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Quad_1:Cnt16:CounterUDB:prevCompare\/q
Path End       : \Quad_1:bQuadDec:Stsreg\/status_1
Capture Clock  : \Quad_1:bQuadDec:Stsreg\/clock
Path slack     : 987094p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SW_Quad_Clock:R#1 vs. SW_Quad_Clock:R#2)   1000000
- Setup time                                                  -500
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12406
-------------------------------------   ----- 
End-of-path arrival time (ps)           12406
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_1:Cnt16:CounterUDB:prevCompare\/clock_0              macrocell102        0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\Quad_1:Cnt16:CounterUDB:prevCompare\/q  macrocell102   1250   1250  986423  RISE       1
\Quad_1:Net_611\/main_2                  macrocell34    4140   5390  987094  RISE       1
\Quad_1:Net_611\/q                       macrocell34    3350   8740  987094  RISE       1
\Quad_1:bQuadDec:Stsreg\/status_1        statusicell7   3665  12406  987094  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_1:bQuadDec:Stsreg\/clock                             statusicell7        0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Quad_3:bQuadDec:quad_A_filt\/q
Path End       : \Quad_3:bQuadDec:error\/main_1
Capture Clock  : \Quad_3:bQuadDec:error\/clock_0
Path slack     : 987099p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SW_Quad_Clock:R#1 vs. SW_Quad_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9391
-------------------------------------   ---- 
End-of-path arrival time (ps)           9391
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_3:bQuadDec:quad_A_filt\/clock_0                      macrocell88         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\Quad_3:bQuadDec:quad_A_filt\/q  macrocell88   1250   1250  978500  RISE       1
\Quad_3:bQuadDec:error\/main_1   macrocell91   8141   9391  987099  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_3:bQuadDec:error\/clock_0                            macrocell91         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Quad_3:bQuadDec:quad_A_filt\/q
Path End       : \Quad_3:bQuadDec:state_0\/main_1
Capture Clock  : \Quad_3:bQuadDec:state_0\/clock_0
Path slack     : 987099p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SW_Quad_Clock:R#1 vs. SW_Quad_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9391
-------------------------------------   ---- 
End-of-path arrival time (ps)           9391
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_3:bQuadDec:quad_A_filt\/clock_0                      macrocell88         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\Quad_3:bQuadDec:quad_A_filt\/q   macrocell88   1250   1250  978500  RISE       1
\Quad_3:bQuadDec:state_0\/main_1  macrocell93   8141   9391  987099  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_3:bQuadDec:state_0\/clock_0                          macrocell93         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Quad_3:bQuadDec:quad_A_filt\/q
Path End       : \Quad_3:Net_1203\/main_2
Capture Clock  : \Quad_3:Net_1203\/clock_0
Path slack     : 987131p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SW_Quad_Clock:R#1 vs. SW_Quad_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9359
-------------------------------------   ---- 
End-of-path arrival time (ps)           9359
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_3:bQuadDec:quad_A_filt\/clock_0                      macrocell88         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\Quad_3:bQuadDec:quad_A_filt\/q  macrocell88   1250   1250  978500  RISE       1
\Quad_3:Net_1203\/main_2         macrocell87   8109   9359  987131  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_3:Net_1203\/clock_0                                  macrocell87         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Quad_3:bQuadDec:quad_A_filt\/q
Path End       : \Quad_3:bQuadDec:state_1\/main_1
Capture Clock  : \Quad_3:bQuadDec:state_1\/clock_0
Path slack     : 987131p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SW_Quad_Clock:R#1 vs. SW_Quad_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9359
-------------------------------------   ---- 
End-of-path arrival time (ps)           9359
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_3:bQuadDec:quad_A_filt\/clock_0                      macrocell88         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\Quad_3:bQuadDec:quad_A_filt\/q   macrocell88   1250   1250  978500  RISE       1
\Quad_3:bQuadDec:state_1\/main_1  macrocell92   8109   9359  987131  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_3:bQuadDec:state_1\/clock_0                          macrocell92         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Quad_3:Net_1260\/q
Path End       : \Quad_3:Net_1260\/main_0
Capture Clock  : \Quad_3:Net_1260\/clock_0
Path slack     : 987157p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SW_Quad_Clock:R#1 vs. SW_Quad_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9333
-------------------------------------   ---- 
End-of-path arrival time (ps)           9333
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_3:Net_1260\/clock_0                                  macrocell90         0      0  RISE       1

Data path
pin name                  model name   delay     AT   slack  edge  Fanout
------------------------  -----------  -----  -----  ------  ----  ------
\Quad_3:Net_1260\/q       macrocell90   1250   1250  974291  RISE       1
\Quad_3:Net_1260\/main_0  macrocell90   8083   9333  987157  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_3:Net_1260\/clock_0                                  macrocell90         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Quad_1:bQuadDec:quad_A_filt\/q
Path End       : \Quad_1:Net_1203\/main_2
Capture Clock  : \Quad_1:Net_1203\/clock_0
Path slack     : 987292p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SW_Quad_Clock:R#1 vs. SW_Quad_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9198
-------------------------------------   ---- 
End-of-path arrival time (ps)           9198
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_1:bQuadDec:quad_A_filt\/clock_0                      macrocell106        0      0  RISE       1

Data path
pin name                         model name    delay     AT   slack  edge  Fanout
-------------------------------  ------------  -----  -----  ------  ----  ------
\Quad_1:bQuadDec:quad_A_filt\/q  macrocell106   1250   1250  985401  RISE       1
\Quad_1:Net_1203\/main_2         macrocell105   7948   9198  987292  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_1:Net_1203\/clock_0                                  macrocell105        0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SW:mux_1\/q
Path End       : \SW:mux_2\/main_0
Capture Clock  : \SW:mux_2\/clock_0
Path slack     : 987418p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SW_Quad_Clock:R#1 vs. SW_Quad_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9072
-------------------------------------   ---- 
End-of-path arrival time (ps)           9072
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SW:mux_1\/clock_0                                         macrocell67         0      0  RISE       1

Data path
pin name           model name   delay     AT   slack  edge  Fanout
-----------------  -----------  -----  -----  ------  ----  ------
\SW:mux_1\/q       macrocell67   1250   1250  987418  RISE       1
\SW:mux_2\/main_0  macrocell69   7822   9072  987418  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SW:mux_2\/clock_0                                         macrocell69         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Quad_1:bQuadDec:error\/q
Path End       : \Quad_1:Net_1203\/main_4
Capture Clock  : \Quad_1:Net_1203\/clock_0
Path slack     : 987434p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SW_Quad_Clock:R#1 vs. SW_Quad_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9056
-------------------------------------   ---- 
End-of-path arrival time (ps)           9056
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_1:bQuadDec:error\/clock_0                            macrocell109        0      0  RISE       1

Data path
pin name                   model name    delay     AT   slack  edge  Fanout
-------------------------  ------------  -----  -----  ------  ----  ------
\Quad_1:bQuadDec:error\/q  macrocell109   1250   1250  984701  RISE       1
\Quad_1:Net_1203\/main_4   macrocell105   7806   9056  987434  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_1:Net_1203\/clock_0                                  macrocell105        0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Quad_1:bQuadDec:error\/q
Path End       : \Quad_1:Net_1260\/main_1
Capture Clock  : \Quad_1:Net_1260\/clock_0
Path slack     : 987434p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SW_Quad_Clock:R#1 vs. SW_Quad_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9056
-------------------------------------   ---- 
End-of-path arrival time (ps)           9056
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_1:bQuadDec:error\/clock_0                            macrocell109        0      0  RISE       1

Data path
pin name                   model name    delay     AT   slack  edge  Fanout
-------------------------  ------------  -----  -----  ------  ----  ------
\Quad_1:bQuadDec:error\/q  macrocell109   1250   1250  984701  RISE       1
\Quad_1:Net_1260\/main_1   macrocell108   7806   9056  987434  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_1:Net_1260\/clock_0                                  macrocell108        0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Quad_1:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \Quad_1:Cnt16:CounterUDB:sSTSReg:stsreg\/status_2
Capture Clock  : \Quad_1:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 987556p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SW_Quad_Clock:R#1 vs. SW_Quad_Clock:R#2)   1000000
- Setup time                                                  -500
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11944
-------------------------------------   ----- 
End-of-path arrival time (ps)           11944
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock          datapathcell16      0      0  RISE       1

Data path
pin name                                             model name      delay     AT   slack  edge  Fanout
---------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Quad_1:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell16    670    670  978824  RISE       1
\Quad_1:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell17      0    670  978824  RISE       1
\Quad_1:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell17   2720   3390  978824  RISE       1
\Quad_1:Cnt16:CounterUDB:status_2\/main_0            macrocell30      2290   5680  987556  RISE       1
\Quad_1:Cnt16:CounterUDB:status_2\/q                 macrocell30      3350   9030  987556  RISE       1
\Quad_1:Cnt16:CounterUDB:sSTSReg:stsreg\/status_2    statusicell6     2914  11944  987556  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_1:Cnt16:CounterUDB:sSTSReg:stsreg\/clock             statusicell6        0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Quad_2:bQuadDec:quad_A_filt\/q
Path End       : \Quad_2:bQuadDec:state_0\/main_1
Capture Clock  : \Quad_2:bQuadDec:state_0\/clock_0
Path slack     : 987594p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SW_Quad_Clock:R#1 vs. SW_Quad_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8896
-------------------------------------   ---- 
End-of-path arrival time (ps)           8896
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_2:bQuadDec:quad_A_filt\/clock_0                      macrocell120        0      0  RISE       1

Data path
pin name                          model name    delay     AT   slack  edge  Fanout
--------------------------------  ------------  -----  -----  ------  ----  ------
\Quad_2:bQuadDec:quad_A_filt\/q   macrocell120   1250   1250  980719  RISE       1
\Quad_2:bQuadDec:state_0\/main_1  macrocell125   7646   8896  987594  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_2:bQuadDec:state_0\/clock_0                          macrocell125        0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Quad_1:bQuadDec:error\/q
Path End       : \Quad_1:bQuadDec:Stsreg\/status_3
Capture Clock  : \Quad_1:bQuadDec:Stsreg\/clock
Path slack     : 987605p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SW_Quad_Clock:R#1 vs. SW_Quad_Clock:R#2)   1000000
- Setup time                                                  -500
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11895
-------------------------------------   ----- 
End-of-path arrival time (ps)           11895
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_1:bQuadDec:error\/clock_0                            macrocell109        0      0  RISE       1

Data path
pin name                           model name    delay     AT   slack  edge  Fanout
---------------------------------  ------------  -----  -----  ------  ----  ------
\Quad_1:bQuadDec:error\/q          macrocell109   1250   1250  984701  RISE       1
\Quad_1:bQuadDec:Stsreg\/status_3  statusicell7  10645  11895  987605  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_1:bQuadDec:Stsreg\/clock                             statusicell7        0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Quad_1:Net_1203\/q
Path End       : \Quad_1:Cnt16:CounterUDB:count_stored_i\/main_0
Capture Clock  : \Quad_1:Cnt16:CounterUDB:count_stored_i\/clock_0
Path slack     : 987613p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SW_Quad_Clock:R#1 vs. SW_Quad_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8877
-------------------------------------   ---- 
End-of-path arrival time (ps)           8877
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_1:Net_1203\/clock_0                                  macrocell105        0      0  RISE       1

Data path
pin name                                         model name    delay     AT   slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  ------  ----  ------
\Quad_1:Net_1203\/q                              macrocell105   1250   1250  975146  RISE       1
\Quad_1:Cnt16:CounterUDB:count_stored_i\/main_0  macrocell104   7627   8877  987613  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_1:Cnt16:CounterUDB:count_stored_i\/clock_0           macrocell104        0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Quad_2:bQuadDec:error\/q
Path End       : \Quad_2:Net_1260\/main_1
Capture Clock  : \Quad_2:Net_1260\/clock_0
Path slack     : 987622p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SW_Quad_Clock:R#1 vs. SW_Quad_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8868
-------------------------------------   ---- 
End-of-path arrival time (ps)           8868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_2:bQuadDec:error\/clock_0                            macrocell123        0      0  RISE       1

Data path
pin name                   model name    delay     AT   slack  edge  Fanout
-------------------------  ------------  -----  -----  ------  ----  ------
\Quad_2:bQuadDec:error\/q  macrocell123   1250   1250  977669  RISE       1
\Quad_2:Net_1260\/main_1   macrocell122   7618   8868  987622  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_2:Net_1260\/clock_0                                  macrocell122        0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Quad_2:bQuadDec:error\/q
Path End       : \Quad_2:bQuadDec:state_0\/main_3
Capture Clock  : \Quad_2:bQuadDec:state_0\/clock_0
Path slack     : 987622p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SW_Quad_Clock:R#1 vs. SW_Quad_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8868
-------------------------------------   ---- 
End-of-path arrival time (ps)           8868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_2:bQuadDec:error\/clock_0                            macrocell123        0      0  RISE       1

Data path
pin name                          model name    delay     AT   slack  edge  Fanout
--------------------------------  ------------  -----  -----  ------  ----  ------
\Quad_2:bQuadDec:error\/q         macrocell123   1250   1250  977669  RISE       1
\Quad_2:bQuadDec:state_0\/main_3  macrocell125   7618   8868  987622  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_2:bQuadDec:state_0\/clock_0                          macrocell125        0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Quad_2:Net_1251\/q
Path End       : \Quad_2:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2
Capture Clock  : \Quad_2:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 987714p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SW_Quad_Clock:R#1 vs. SW_Quad_Clock:R#2)   1000000
- Setup time                                                 -6060
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6226
-------------------------------------   ---- 
End-of-path arrival time (ps)           6226
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_2:Net_1251\/clock_0                                  macrocell112        0      0  RISE       1

Data path
pin name                                               model name      delay     AT   slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Quad_2:Net_1251\/q                                    macrocell112     1250   1250  984960  RISE       1
\Quad_2:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2  datapathcell19   4976   6226  987714  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_2:Cnt16:CounterUDB:sC16:counterdp:u1\/clock          datapathcell19      0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Quad_3:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Quad_3:Net_1275\/main_0
Capture Clock  : \Quad_3:Net_1275\/clock_0
Path slack     : 987886p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SW_Quad_Clock:R#1 vs. SW_Quad_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8604
-------------------------------------   ---- 
End-of-path arrival time (ps)           8604
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_3:Cnt16:CounterUDB:sC16:counterdp:u0\/clock          datapathcell12      0      0  RISE       1

Data path
pin name                                             model name      delay     AT   slack  edge  Fanout
---------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Quad_3:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell12    760    760  975020  RISE       1
\Quad_3:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell13      0    760  975020  RISE       1
\Quad_3:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell13   2740   3500  975020  RISE       1
\Quad_3:Net_1275\/main_0                             macrocell83      5104   8604  987886  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_3:Net_1275\/clock_0                                  macrocell83         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Quad_2:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \Quad_2:Cnt16:CounterUDB:sSTSReg:stsreg\/status_0
Capture Clock  : \Quad_2:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 987900p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SW_Quad_Clock:R#1 vs. SW_Quad_Clock:R#2)   1000000
- Setup time                                                  -500
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11600
-------------------------------------   ----- 
End-of-path arrival time (ps)           11600
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_2:Cnt16:CounterUDB:sC16:counterdp:u0\/clock          datapathcell18      0      0  RISE       1

Data path
pin name                                              model name      delay     AT   slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Quad_2:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell18   1370   1370  987900  RISE       1
\Quad_2:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell19      0   1370  987900  RISE       1
\Quad_2:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell19   2260   3630  987900  RISE       1
\Quad_2:Cnt16:CounterUDB:status_0\/main_0             macrocell36      2305   5935  987900  RISE       1
\Quad_2:Cnt16:CounterUDB:status_0\/q                  macrocell36      3350   9285  987900  RISE       1
\Quad_2:Cnt16:CounterUDB:sSTSReg:stsreg\/status_0     statusicell8     2314  11600  987900  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_2:Cnt16:CounterUDB:sSTSReg:stsreg\/clock             statusicell8        0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Quad_2:bQuadDec:quad_B_filt\/q
Path End       : \Quad_2:bQuadDec:state_0\/main_2
Capture Clock  : \Quad_2:bQuadDec:state_0\/clock_0
Path slack     : 987903p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SW_Quad_Clock:R#1 vs. SW_Quad_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8587
-------------------------------------   ---- 
End-of-path arrival time (ps)           8587
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_2:bQuadDec:quad_B_filt\/clock_0                      macrocell121        0      0  RISE       1

Data path
pin name                          model name    delay     AT   slack  edge  Fanout
--------------------------------  ------------  -----  -----  ------  ----  ------
\Quad_2:bQuadDec:quad_B_filt\/q   macrocell121   1250   1250  979538  RISE       1
\Quad_2:bQuadDec:state_0\/main_2  macrocell125   7337   8587  987903  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_2:bQuadDec:state_0\/clock_0                          macrocell125        0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Quad_3:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \Quad_3:Cnt16:CounterUDB:overflow_reg_i\/main_0
Capture Clock  : \Quad_3:Cnt16:CounterUDB:overflow_reg_i\/clock_0
Path slack     : 988012p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SW_Quad_Clock:R#1 vs. SW_Quad_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8478
-------------------------------------   ---- 
End-of-path arrival time (ps)           8478
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_3:Cnt16:CounterUDB:sC16:counterdp:u0\/clock          datapathcell12      0      0  RISE       1

Data path
pin name                                             model name      delay     AT   slack  edge  Fanout
---------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Quad_3:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell12    670    670  977577  RISE       1
\Quad_3:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell13      0    670  977577  RISE       1
\Quad_3:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell13   2720   3390  977577  RISE       1
\Quad_3:Cnt16:CounterUDB:overflow_reg_i\/main_0      macrocell81      5088   8478  988012  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_3:Cnt16:CounterUDB:overflow_reg_i\/clock_0           macrocell81         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Quad_2:Net_1260\/q
Path End       : \Quad_2:bQuadDec:error\/main_0
Capture Clock  : \Quad_2:bQuadDec:error\/clock_0
Path slack     : 988050p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SW_Quad_Clock:R#1 vs. SW_Quad_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8440
-------------------------------------   ---- 
End-of-path arrival time (ps)           8440
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_2:Net_1260\/clock_0                                  macrocell122        0      0  RISE       1

Data path
pin name                        model name    delay     AT   slack  edge  Fanout
------------------------------  ------------  -----  -----  ------  ----  ------
\Quad_2:Net_1260\/q             macrocell122   1250   1250  979530  RISE       1
\Quad_2:bQuadDec:error\/main_0  macrocell123   7190   8440  988050  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_2:bQuadDec:error\/clock_0                            macrocell123        0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Quad_3:bQuadDec:quad_B_filt\/q
Path End       : \Quad_3:Net_1203\/main_3
Capture Clock  : \Quad_3:Net_1203\/clock_0
Path slack     : 988069p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SW_Quad_Clock:R#1 vs. SW_Quad_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8421
-------------------------------------   ---- 
End-of-path arrival time (ps)           8421
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_3:bQuadDec:quad_B_filt\/clock_0                      macrocell89         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\Quad_3:bQuadDec:quad_B_filt\/q  macrocell89   1250   1250  979729  RISE       1
\Quad_3:Net_1203\/main_3         macrocell87   7171   8421  988069  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_3:Net_1203\/clock_0                                  macrocell87         0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Quad_3:bQuadDec:quad_B_filt\/q
Path End       : \Quad_3:bQuadDec:state_1\/main_2
Capture Clock  : \Quad_3:bQuadDec:state_1\/clock_0
Path slack     : 988069p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SW_Quad_Clock:R#1 vs. SW_Quad_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8421
-------------------------------------   ---- 
End-of-path arrival time (ps)           8421
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_3:bQuadDec:quad_B_filt\/clock_0                      macrocell89         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\Quad_3:bQuadDec:quad_B_filt\/q   macrocell89   1250   1250  979729  RISE       1
\Quad_3:bQuadDec:state_1\/main_2  macrocell92   7171   8421  988069  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_3:bQuadDec:state_1\/clock_0                          macrocell92         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Quad_3:bQuadDec:quad_B_filt\/q
Path End       : \Quad_3:bQuadDec:error\/main_2
Capture Clock  : \Quad_3:bQuadDec:error\/clock_0
Path slack     : 988070p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SW_Quad_Clock:R#1 vs. SW_Quad_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8420
-------------------------------------   ---- 
End-of-path arrival time (ps)           8420
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_3:bQuadDec:quad_B_filt\/clock_0                      macrocell89         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\Quad_3:bQuadDec:quad_B_filt\/q  macrocell89   1250   1250  979729  RISE       1
\Quad_3:bQuadDec:error\/main_2   macrocell91   7170   8420  988070  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_3:bQuadDec:error\/clock_0                            macrocell91         0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Quad_3:bQuadDec:quad_B_filt\/q
Path End       : \Quad_3:bQuadDec:state_0\/main_2
Capture Clock  : \Quad_3:bQuadDec:state_0\/clock_0
Path slack     : 988070p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SW_Quad_Clock:R#1 vs. SW_Quad_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8420
-------------------------------------   ---- 
End-of-path arrival time (ps)           8420
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_3:bQuadDec:quad_B_filt\/clock_0                      macrocell89         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\Quad_3:bQuadDec:quad_B_filt\/q   macrocell89   1250   1250  979729  RISE       1
\Quad_3:bQuadDec:state_0\/main_2  macrocell93   7170   8420  988070  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_3:bQuadDec:state_0\/clock_0                          macrocell93         0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Quad_1:bQuadDec:state_0\/q
Path End       : \Quad_1:bQuadDec:error\/main_5
Capture Clock  : \Quad_1:bQuadDec:error\/clock_0
Path slack     : 988092p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SW_Quad_Clock:R#1 vs. SW_Quad_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8398
-------------------------------------   ---- 
End-of-path arrival time (ps)           8398
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_1:bQuadDec:state_0\/clock_0                          macrocell111        0      0  RISE       1

Data path
pin name                        model name    delay     AT   slack  edge  Fanout
------------------------------  ------------  -----  -----  ------  ----  ------
\Quad_1:bQuadDec:state_0\/q     macrocell111   1250   1250  983922  RISE       1
\Quad_1:bQuadDec:error\/main_5  macrocell109   7148   8398  988092  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_1:bQuadDec:error\/clock_0                            macrocell109        0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Quad_2:bQuadDec:state_0\/q
Path End       : \Quad_2:bQuadDec:error\/main_5
Capture Clock  : \Quad_2:bQuadDec:error\/clock_0
Path slack     : 988148p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SW_Quad_Clock:R#1 vs. SW_Quad_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8342
-------------------------------------   ---- 
End-of-path arrival time (ps)           8342
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_2:bQuadDec:state_0\/clock_0                          macrocell125        0      0  RISE       1

Data path
pin name                        model name    delay     AT   slack  edge  Fanout
------------------------------  ------------  -----  -----  ------  ----  ------
\Quad_2:bQuadDec:state_0\/q     macrocell125   1250   1250  984394  RISE       1
\Quad_2:bQuadDec:error\/main_5  macrocell123   7092   8342  988148  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_2:bQuadDec:error\/clock_0                            macrocell123        0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Quad_1:bQuadDec:error\/q
Path End       : \Quad_1:bQuadDec:state_1\/main_3
Capture Clock  : \Quad_1:bQuadDec:state_1\/clock_0
Path slack     : 988249p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SW_Quad_Clock:R#1 vs. SW_Quad_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8241
-------------------------------------   ---- 
End-of-path arrival time (ps)           8241
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_1:bQuadDec:error\/clock_0                            macrocell109        0      0  RISE       1

Data path
pin name                          model name    delay     AT   slack  edge  Fanout
--------------------------------  ------------  -----  -----  ------  ----  ------
\Quad_1:bQuadDec:error\/q         macrocell109   1250   1250  984701  RISE       1
\Quad_1:bQuadDec:state_1\/main_3  macrocell110   6991   8241  988249  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_1:bQuadDec:state_1\/clock_0                          macrocell110        0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Quad_1:bQuadDec:error\/q
Path End       : \Quad_1:bQuadDec:state_0\/main_3
Capture Clock  : \Quad_1:bQuadDec:state_0\/clock_0
Path slack     : 988249p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SW_Quad_Clock:R#1 vs. SW_Quad_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8241
-------------------------------------   ---- 
End-of-path arrival time (ps)           8241
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_1:bQuadDec:error\/clock_0                            macrocell109        0      0  RISE       1

Data path
pin name                          model name    delay     AT   slack  edge  Fanout
--------------------------------  ------------  -----  -----  ------  ----  ------
\Quad_1:bQuadDec:error\/q         macrocell109   1250   1250  984701  RISE       1
\Quad_1:bQuadDec:state_0\/main_3  macrocell111   6991   8241  988249  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_1:bQuadDec:state_0\/clock_0                          macrocell111        0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Quad_2:Net_1251\/q
Path End       : \Quad_2:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2
Capture Clock  : \Quad_2:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 988260p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SW_Quad_Clock:R#1 vs. SW_Quad_Clock:R#2)   1000000
- Setup time                                                 -6060
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5680
-------------------------------------   ---- 
End-of-path arrival time (ps)           5680
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_2:Net_1251\/clock_0                                  macrocell112        0      0  RISE       1

Data path
pin name                                               model name      delay     AT   slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Quad_2:Net_1251\/q                                    macrocell112     1250   1250  984960  RISE       1
\Quad_2:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2  datapathcell18   4430   5680  988260  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_2:Cnt16:CounterUDB:sC16:counterdp:u0\/clock          datapathcell18      0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Quad_1:Net_1251\/q
Path End       : \Quad_1:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2
Capture Clock  : \Quad_1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 988263p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SW_Quad_Clock:R#1 vs. SW_Quad_Clock:R#2)   1000000
- Setup time                                                 -6060
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5677
-------------------------------------   ---- 
End-of-path arrival time (ps)           5677
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_1:Net_1251\/clock_0                                  macrocell98         0      0  RISE       1

Data path
pin name                                               model name      delay     AT   slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Quad_1:Net_1251\/q                                    macrocell98      1250   1250  984963  RISE       1
\Quad_1:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2  datapathcell16   4427   5677  988263  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock          datapathcell16      0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Quad_1:Net_1251\/q
Path End       : \Quad_1:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2
Capture Clock  : \Quad_1:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 988265p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SW_Quad_Clock:R#1 vs. SW_Quad_Clock:R#2)   1000000
- Setup time                                                 -6060
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5675
-------------------------------------   ---- 
End-of-path arrival time (ps)           5675
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_1:Net_1251\/clock_0                                  macrocell98         0      0  RISE       1

Data path
pin name                                               model name      delay     AT   slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Quad_1:Net_1251\/q                                    macrocell98      1250   1250  984963  RISE       1
\Quad_1:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2  datapathcell17   4425   5675  988265  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_1:Cnt16:CounterUDB:sC16:counterdp:u1\/clock          datapathcell17      0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Quad_2:bQuadDec:state_1\/q
Path End       : \Quad_2:Net_1260\/main_2
Capture Clock  : \Quad_2:Net_1260\/clock_0
Path slack     : 988357p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SW_Quad_Clock:R#1 vs. SW_Quad_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8133
-------------------------------------   ---- 
End-of-path arrival time (ps)           8133
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_2:bQuadDec:state_1\/clock_0                          macrocell124        0      0  RISE       1

Data path
pin name                     model name    delay     AT   slack  edge  Fanout
---------------------------  ------------  -----  -----  ------  ----  ------
\Quad_2:bQuadDec:state_1\/q  macrocell124   1250   1250  984174  RISE       1
\Quad_2:Net_1260\/main_2     macrocell122   6883   8133  988357  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_2:Net_1260\/clock_0                                  macrocell122        0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Quad_2:bQuadDec:state_1\/q
Path End       : \Quad_2:bQuadDec:state_0\/main_4
Capture Clock  : \Quad_2:bQuadDec:state_0\/clock_0
Path slack     : 988357p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SW_Quad_Clock:R#1 vs. SW_Quad_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8133
-------------------------------------   ---- 
End-of-path arrival time (ps)           8133
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_2:bQuadDec:state_1\/clock_0                          macrocell124        0      0  RISE       1

Data path
pin name                          model name    delay     AT   slack  edge  Fanout
--------------------------------  ------------  -----  -----  ------  ----  ------
\Quad_2:bQuadDec:state_1\/q       macrocell124   1250   1250  984174  RISE       1
\Quad_2:bQuadDec:state_0\/main_4  macrocell125   6883   8133  988357  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_2:bQuadDec:state_0\/clock_0                          macrocell125        0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SW:mux_2\/q
Path End       : \SW:mux_1\/main_0
Capture Clock  : \SW:mux_1\/clock_0
Path slack     : 988408p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SW_Quad_Clock:R#1 vs. SW_Quad_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8082
-------------------------------------   ---- 
End-of-path arrival time (ps)           8082
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SW:mux_2\/clock_0                                         macrocell69         0      0  RISE       1

Data path
pin name           model name   delay     AT   slack  edge  Fanout
-----------------  -----------  -----  -----  ------  ----  ------
\SW:mux_2\/q       macrocell69   1250   1250  988408  RISE       1
\SW:mux_1\/main_0  macrocell67   6832   8082  988408  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SW:mux_1\/clock_0                                         macrocell67         0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Quad_1:bQuadDec:quad_B_filt\/q
Path End       : \Quad_1:bQuadDec:state_1\/main_2
Capture Clock  : \Quad_1:bQuadDec:state_1\/clock_0
Path slack     : 988491p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SW_Quad_Clock:R#1 vs. SW_Quad_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7999
-------------------------------------   ---- 
End-of-path arrival time (ps)           7999
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_1:bQuadDec:quad_B_filt\/clock_0                      macrocell107        0      0  RISE       1

Data path
pin name                          model name    delay     AT   slack  edge  Fanout
--------------------------------  ------------  -----  -----  ------  ----  ------
\Quad_1:bQuadDec:quad_B_filt\/q   macrocell107   1250   1250  984996  RISE       1
\Quad_1:bQuadDec:state_1\/main_2  macrocell110   6749   7999  988491  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_1:bQuadDec:state_1\/clock_0                          macrocell110        0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Quad_1:bQuadDec:quad_B_filt\/q
Path End       : \Quad_1:bQuadDec:state_0\/main_2
Capture Clock  : \Quad_1:bQuadDec:state_0\/clock_0
Path slack     : 988491p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SW_Quad_Clock:R#1 vs. SW_Quad_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7999
-------------------------------------   ---- 
End-of-path arrival time (ps)           7999
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_1:bQuadDec:quad_B_filt\/clock_0                      macrocell107        0      0  RISE       1

Data path
pin name                          model name    delay     AT   slack  edge  Fanout
--------------------------------  ------------  -----  -----  ------  ----  ------
\Quad_1:bQuadDec:quad_B_filt\/q   macrocell107   1250   1250  984996  RISE       1
\Quad_1:bQuadDec:state_0\/main_2  macrocell111   6749   7999  988491  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_1:bQuadDec:state_0\/clock_0                          macrocell111        0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Quad_1:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Quad_1:Cnt16:CounterUDB:underflow_reg_i\/main_0
Capture Clock  : \Quad_1:Cnt16:CounterUDB:underflow_reg_i\/clock_0
Path slack     : 988502p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SW_Quad_Clock:R#1 vs. SW_Quad_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7988
-------------------------------------   ---- 
End-of-path arrival time (ps)           7988
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock          datapathcell16      0      0  RISE       1

Data path
pin name                                             model name      delay     AT   slack  edge  Fanout
---------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Quad_1:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell16    760    760  978709  RISE       1
\Quad_1:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell17      0    760  978709  RISE       1
\Quad_1:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell17   2740   3500  978709  RISE       1
\Quad_1:Cnt16:CounterUDB:underflow_reg_i\/main_0     macrocell100     4488   7988  988502  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_1:Cnt16:CounterUDB:underflow_reg_i\/clock_0          macrocell100        0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Quad_1:bQuadDec:quad_A_filt\/q
Path End       : \Quad_1:bQuadDec:quad_A_filt\/main_3
Capture Clock  : \Quad_1:bQuadDec:quad_A_filt\/clock_0
Path slack     : 988690p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SW_Quad_Clock:R#1 vs. SW_Quad_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7800
-------------------------------------   ---- 
End-of-path arrival time (ps)           7800
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_1:bQuadDec:quad_A_filt\/clock_0                      macrocell106        0      0  RISE       1

Data path
pin name                              model name    delay     AT   slack  edge  Fanout
------------------------------------  ------------  -----  -----  ------  ----  ------
\Quad_1:bQuadDec:quad_A_filt\/q       macrocell106   1250   1250  985401  RISE       1
\Quad_1:bQuadDec:quad_A_filt\/main_3  macrocell106   6550   7800  988690  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_1:bQuadDec:quad_A_filt\/clock_0                      macrocell106        0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Quad_1:bQuadDec:quad_A_filt\/q
Path End       : \Quad_1:bQuadDec:error\/main_1
Capture Clock  : \Quad_1:bQuadDec:error\/clock_0
Path slack     : 988690p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SW_Quad_Clock:R#1 vs. SW_Quad_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7800
-------------------------------------   ---- 
End-of-path arrival time (ps)           7800
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_1:bQuadDec:quad_A_filt\/clock_0                      macrocell106        0      0  RISE       1

Data path
pin name                         model name    delay     AT   slack  edge  Fanout
-------------------------------  ------------  -----  -----  ------  ----  ------
\Quad_1:bQuadDec:quad_A_filt\/q  macrocell106   1250   1250  985401  RISE       1
\Quad_1:bQuadDec:error\/main_1   macrocell109   6550   7800  988690  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_1:bQuadDec:error\/clock_0                            macrocell109        0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Quad_1:bQuadDec:state_0\/q
Path End       : \Quad_1:Net_1203\/main_6
Capture Clock  : \Quad_1:Net_1203\/clock_0
Path slack     : 988698p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SW_Quad_Clock:R#1 vs. SW_Quad_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7792
-------------------------------------   ---- 
End-of-path arrival time (ps)           7792
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_1:bQuadDec:state_0\/clock_0                          macrocell111        0      0  RISE       1

Data path
pin name                     model name    delay     AT   slack  edge  Fanout
---------------------------  ------------  -----  -----  ------  ----  ------
\Quad_1:bQuadDec:state_0\/q  macrocell111   1250   1250  983922  RISE       1
\Quad_1:Net_1203\/main_6     macrocell105   6542   7792  988698  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_1:Net_1203\/clock_0                                  macrocell105        0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Quad_1:bQuadDec:state_0\/q
Path End       : \Quad_1:Net_1260\/main_3
Capture Clock  : \Quad_1:Net_1260\/clock_0
Path slack     : 988698p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SW_Quad_Clock:R#1 vs. SW_Quad_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7792
-------------------------------------   ---- 
End-of-path arrival time (ps)           7792
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_1:bQuadDec:state_0\/clock_0                          macrocell111        0      0  RISE       1

Data path
pin name                     model name    delay     AT   slack  edge  Fanout
---------------------------  ------------  -----  -----  ------  ----  ------
\Quad_1:bQuadDec:state_0\/q  macrocell111   1250   1250  983922  RISE       1
\Quad_1:Net_1260\/main_3     macrocell108   6542   7792  988698  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_1:Net_1260\/clock_0                                  macrocell108        0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Quad_1:bQuadDec:quad_A_filt\/q
Path End       : \Quad_1:bQuadDec:state_1\/main_1
Capture Clock  : \Quad_1:bQuadDec:state_1\/clock_0
Path slack     : 988727p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SW_Quad_Clock:R#1 vs. SW_Quad_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7763
-------------------------------------   ---- 
End-of-path arrival time (ps)           7763
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_1:bQuadDec:quad_A_filt\/clock_0                      macrocell106        0      0  RISE       1

Data path
pin name                          model name    delay     AT   slack  edge  Fanout
--------------------------------  ------------  -----  -----  ------  ----  ------
\Quad_1:bQuadDec:quad_A_filt\/q   macrocell106   1250   1250  985401  RISE       1
\Quad_1:bQuadDec:state_1\/main_1  macrocell110   6513   7763  988727  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_1:bQuadDec:state_1\/clock_0                          macrocell110        0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Quad_1:bQuadDec:quad_A_filt\/q
Path End       : \Quad_1:bQuadDec:state_0\/main_1
Capture Clock  : \Quad_1:bQuadDec:state_0\/clock_0
Path slack     : 988727p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SW_Quad_Clock:R#1 vs. SW_Quad_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7763
-------------------------------------   ---- 
End-of-path arrival time (ps)           7763
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_1:bQuadDec:quad_A_filt\/clock_0                      macrocell106        0      0  RISE       1

Data path
pin name                          model name    delay     AT   slack  edge  Fanout
--------------------------------  ------------  -----  -----  ------  ----  ------
\Quad_1:bQuadDec:quad_A_filt\/q   macrocell106   1250   1250  985401  RISE       1
\Quad_1:bQuadDec:state_0\/main_1  macrocell111   6513   7763  988727  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_1:bQuadDec:state_0\/clock_0                          macrocell111        0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Quad_1:bQuadDec:state_1\/q
Path End       : \Quad_1:Net_1203\/main_5
Capture Clock  : \Quad_1:Net_1203\/clock_0
Path slack     : 988854p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SW_Quad_Clock:R#1 vs. SW_Quad_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7636
-------------------------------------   ---- 
End-of-path arrival time (ps)           7636
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_1:bQuadDec:state_1\/clock_0                          macrocell110        0      0  RISE       1

Data path
pin name                     model name    delay     AT   slack  edge  Fanout
---------------------------  ------------  -----  -----  ------  ----  ------
\Quad_1:bQuadDec:state_1\/q  macrocell110   1250   1250  984201  RISE       1
\Quad_1:Net_1203\/main_5     macrocell105   6386   7636  988854  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_1:Net_1203\/clock_0                                  macrocell105        0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Quad_1:bQuadDec:state_1\/q
Path End       : \Quad_1:Net_1260\/main_2
Capture Clock  : \Quad_1:Net_1260\/clock_0
Path slack     : 988854p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SW_Quad_Clock:R#1 vs. SW_Quad_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7636
-------------------------------------   ---- 
End-of-path arrival time (ps)           7636
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_1:bQuadDec:state_1\/clock_0                          macrocell110        0      0  RISE       1

Data path
pin name                     model name    delay     AT   slack  edge  Fanout
---------------------------  ------------  -----  -----  ------  ----  ------
\Quad_1:bQuadDec:state_1\/q  macrocell110   1250   1250  984201  RISE       1
\Quad_1:Net_1260\/main_2     macrocell108   6386   7636  988854  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_1:Net_1260\/clock_0                                  macrocell108        0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Quad_2:Net_1275\/q
Path End       : \Quad_2:bQuadDec:Stsreg\/status_0
Capture Clock  : \Quad_2:bQuadDec:Stsreg\/clock
Path slack     : 988918p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SW_Quad_Clock:R#1 vs. SW_Quad_Clock:R#2)   1000000
- Setup time                                                  -500
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10582
-------------------------------------   ----- 
End-of-path arrival time (ps)           10582
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_2:Net_1275\/clock_0                                  macrocell115        0      0  RISE       1

Data path
pin name                           model name    delay     AT   slack  edge  Fanout
---------------------------------  ------------  -----  -----  ------  ----  ------
\Quad_2:Net_1275\/q                macrocell115   1250   1250  988918  RISE       1
\Quad_2:Net_530\/main_0            macrocell40    3659   4909  988918  RISE       1
\Quad_2:Net_530\/q                 macrocell40    3350   8259  988918  RISE       1
\Quad_2:bQuadDec:Stsreg\/status_0  statusicell9   2323  10582  988918  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_2:bQuadDec:Stsreg\/clock                             statusicell9        0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Quad_2:Net_1275\/q
Path End       : \Quad_2:bQuadDec:Stsreg\/status_1
Capture Clock  : \Quad_2:bQuadDec:Stsreg\/clock
Path slack     : 988921p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SW_Quad_Clock:R#1 vs. SW_Quad_Clock:R#2)   1000000
- Setup time                                                  -500
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10579
-------------------------------------   ----- 
End-of-path arrival time (ps)           10579
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_2:Net_1275\/clock_0                                  macrocell115        0      0  RISE       1

Data path
pin name                           model name    delay     AT   slack  edge  Fanout
---------------------------------  ------------  -----  -----  ------  ----  ------
\Quad_2:Net_1275\/q                macrocell115   1250   1250  988918  RISE       1
\Quad_2:Net_611\/main_0            macrocell41    3659   4909  988921  RISE       1
\Quad_2:Net_611\/q                 macrocell41    3350   8259  988921  RISE       1
\Quad_2:bQuadDec:Stsreg\/status_1  statusicell9   2321  10579  988921  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_2:bQuadDec:Stsreg\/clock                             statusicell9        0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Quad_3:bQuadDec:quad_A_delayed_0\/q
Path End       : \Quad_3:bQuadDec:quad_A_delayed_1\/main_0
Capture Clock  : \Quad_3:bQuadDec:quad_A_delayed_1\/clock_0
Path slack     : 988996p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SW_Quad_Clock:R#1 vs. SW_Quad_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7494
-------------------------------------   ---- 
End-of-path arrival time (ps)           7494
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_3:bQuadDec:quad_A_delayed_0\/clock_0                 macrocell43         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\Quad_3:bQuadDec:quad_A_delayed_0\/q       macrocell43   1250   1250  988996  RISE       1
\Quad_3:bQuadDec:quad_A_delayed_1\/main_0  macrocell44   6244   7494  988996  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_3:bQuadDec:quad_A_delayed_1\/clock_0                 macrocell44         0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Quad_1:bQuadDec:state_0\/q
Path End       : \Quad_1:Net_1251\/main_6
Capture Clock  : \Quad_1:Net_1251\/clock_0
Path slack     : 989002p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SW_Quad_Clock:R#1 vs. SW_Quad_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7488
-------------------------------------   ---- 
End-of-path arrival time (ps)           7488
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_1:bQuadDec:state_0\/clock_0                          macrocell111        0      0  RISE       1

Data path
pin name                     model name    delay     AT   slack  edge  Fanout
---------------------------  ------------  -----  -----  ------  ----  ------
\Quad_1:bQuadDec:state_0\/q  macrocell111   1250   1250  983922  RISE       1
\Quad_1:Net_1251\/main_6     macrocell98    6238   7488  989002  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_1:Net_1251\/clock_0                                  macrocell98         0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Quad_3:bQuadDec:quad_A_delayed_0\/q
Path End       : \Quad_3:bQuadDec:quad_A_filt\/main_0
Capture Clock  : \Quad_3:bQuadDec:quad_A_filt\/clock_0
Path slack     : 989033p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SW_Quad_Clock:R#1 vs. SW_Quad_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7457
-------------------------------------   ---- 
End-of-path arrival time (ps)           7457
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_3:bQuadDec:quad_A_delayed_0\/clock_0                 macrocell43         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\Quad_3:bQuadDec:quad_A_delayed_0\/q  macrocell43   1250   1250  988996  RISE       1
\Quad_3:bQuadDec:quad_A_filt\/main_0  macrocell88   6207   7457  989033  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_3:bQuadDec:quad_A_filt\/clock_0                      macrocell88         0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Quad_2:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Quad_2:Cnt16:CounterUDB:sSTSReg:stsreg\/status_1
Capture Clock  : \Quad_2:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 989039p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SW_Quad_Clock:R#1 vs. SW_Quad_Clock:R#2)   1000000
- Setup time                                                  -500
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10461
-------------------------------------   ----- 
End-of-path arrival time (ps)           10461
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_2:Cnt16:CounterUDB:sC16:counterdp:u0\/clock          datapathcell18      0      0  RISE       1

Data path
pin name                                             model name      delay     AT   slack  edge  Fanout
---------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Quad_2:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell18    760    760  976194  RISE       1
\Quad_2:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell19      0    760  976194  RISE       1
\Quad_2:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell19   2740   3500  976194  RISE       1
\Quad_2:Cnt16:CounterUDB:sSTSReg:stsreg\/status_1    statusicell8     6961  10461  989039  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_2:Cnt16:CounterUDB:sSTSReg:stsreg\/clock             statusicell8        0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Quad_2:bQuadDec:state_0\/q
Path End       : \Quad_2:Net_1203\/main_6
Capture Clock  : \Quad_2:Net_1203\/clock_0
Path slack     : 989041p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SW_Quad_Clock:R#1 vs. SW_Quad_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7449
-------------------------------------   ---- 
End-of-path arrival time (ps)           7449
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_2:bQuadDec:state_0\/clock_0                          macrocell125        0      0  RISE       1

Data path
pin name                     model name    delay     AT   slack  edge  Fanout
---------------------------  ------------  -----  -----  ------  ----  ------
\Quad_2:bQuadDec:state_0\/q  macrocell125   1250   1250  984394  RISE       1
\Quad_2:Net_1203\/main_6     macrocell119   6199   7449  989041  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_2:Net_1203\/clock_0                                  macrocell119        0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Quad_2:bQuadDec:state_0\/q
Path End       : \Quad_2:bQuadDec:state_1\/main_5
Capture Clock  : \Quad_2:bQuadDec:state_1\/clock_0
Path slack     : 989041p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SW_Quad_Clock:R#1 vs. SW_Quad_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7449
-------------------------------------   ---- 
End-of-path arrival time (ps)           7449
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_2:bQuadDec:state_0\/clock_0                          macrocell125        0      0  RISE       1

Data path
pin name                          model name    delay     AT   slack  edge  Fanout
--------------------------------  ------------  -----  -----  ------  ----  ------
\Quad_2:bQuadDec:state_0\/q       macrocell125   1250   1250  984394  RISE       1
\Quad_2:bQuadDec:state_1\/main_5  macrocell124   6199   7449  989041  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_2:bQuadDec:state_1\/clock_0                          macrocell124        0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Quad_3:Net_1203\/q
Path End       : \Quad_3:Cnt16:CounterUDB:count_stored_i\/main_0
Capture Clock  : \Quad_3:Cnt16:CounterUDB:count_stored_i\/clock_0
Path slack     : 989100p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SW_Quad_Clock:R#1 vs. SW_Quad_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7390
-------------------------------------   ---- 
End-of-path arrival time (ps)           7390
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_3:Net_1203\/clock_0                                  macrocell87         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\Quad_3:Net_1203\/q                              macrocell87   1250   1250  978871  RISE       1
\Quad_3:Cnt16:CounterUDB:count_stored_i\/main_0  macrocell86   6140   7390  989100  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_3:Cnt16:CounterUDB:count_stored_i\/clock_0           macrocell86         0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Quad_3:Net_1251\/q
Path End       : \Quad_3:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2
Capture Clock  : \Quad_3:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 989105p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SW_Quad_Clock:R#1 vs. SW_Quad_Clock:R#2)   1000000
- Setup time                                                 -6060
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4835
-------------------------------------   ---- 
End-of-path arrival time (ps)           4835
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_3:Net_1251\/clock_0                                  macrocell80         0      0  RISE       1

Data path
pin name                                               model name      delay     AT   slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Quad_3:Net_1251\/q                                    macrocell80      1250   1250  985567  RISE       1
\Quad_3:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2  datapathcell13   3585   4835  989105  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_3:Cnt16:CounterUDB:sC16:counterdp:u1\/clock          datapathcell13      0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Quad_3:Net_1251\/q
Path End       : \Quad_3:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2
Capture Clock  : \Quad_3:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 989105p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SW_Quad_Clock:R#1 vs. SW_Quad_Clock:R#2)   1000000
- Setup time                                                 -6060
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4835
-------------------------------------   ---- 
End-of-path arrival time (ps)           4835
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_3:Net_1251\/clock_0                                  macrocell80         0      0  RISE       1

Data path
pin name                                               model name      delay     AT   slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Quad_3:Net_1251\/q                                    macrocell80      1250   1250  985567  RISE       1
\Quad_3:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2  datapathcell12   3585   4835  989105  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_3:Cnt16:CounterUDB:sC16:counterdp:u0\/clock          datapathcell12      0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Quad_3:bQuadDec:quad_A_filt\/q
Path End       : \Quad_3:bQuadDec:quad_A_filt\/main_3
Capture Clock  : \Quad_3:bQuadDec:quad_A_filt\/clock_0
Path slack     : 989170p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SW_Quad_Clock:R#1 vs. SW_Quad_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7320
-------------------------------------   ---- 
End-of-path arrival time (ps)           7320
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_3:bQuadDec:quad_A_filt\/clock_0                      macrocell88         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\Quad_3:bQuadDec:quad_A_filt\/q       macrocell88   1250   1250  978500  RISE       1
\Quad_3:bQuadDec:quad_A_filt\/main_3  macrocell88   6070   7320  989170  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_3:bQuadDec:quad_A_filt\/clock_0                      macrocell88         0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Quad_1:Net_1203\/q
Path End       : \Quad_1:Net_1203\/main_1
Capture Clock  : \Quad_1:Net_1203\/clock_0
Path slack     : 989230p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SW_Quad_Clock:R#1 vs. SW_Quad_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7260
-------------------------------------   ---- 
End-of-path arrival time (ps)           7260
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_1:Net_1203\/clock_0                                  macrocell105        0      0  RISE       1

Data path
pin name                  model name    delay     AT   slack  edge  Fanout
------------------------  ------------  -----  -----  ------  ----  ------
\Quad_1:Net_1203\/q       macrocell105   1250   1250  975146  RISE       1
\Quad_1:Net_1203\/main_1  macrocell105   6010   7260  989230  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_1:Net_1203\/clock_0                                  macrocell105        0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Quad_2:bQuadDec:state_1\/q
Path End       : \Quad_2:Net_1251\/main_5
Capture Clock  : \Quad_2:Net_1251\/clock_0
Path slack     : 989269p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SW_Quad_Clock:R#1 vs. SW_Quad_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7221
-------------------------------------   ---- 
End-of-path arrival time (ps)           7221
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_2:bQuadDec:state_1\/clock_0                          macrocell124        0      0  RISE       1

Data path
pin name                     model name    delay     AT   slack  edge  Fanout
---------------------------  ------------  -----  -----  ------  ----  ------
\Quad_2:bQuadDec:state_1\/q  macrocell124   1250   1250  984174  RISE       1
\Quad_2:Net_1251\/main_5     macrocell112   5971   7221  989269  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_2:Net_1251\/clock_0                                  macrocell112        0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Quad_1:bQuadDec:state_1\/q
Path End       : \Quad_1:Net_1251\/main_5
Capture Clock  : \Quad_1:Net_1251\/clock_0
Path slack     : 989286p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SW_Quad_Clock:R#1 vs. SW_Quad_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7204
-------------------------------------   ---- 
End-of-path arrival time (ps)           7204
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_1:bQuadDec:state_1\/clock_0                          macrocell110        0      0  RISE       1

Data path
pin name                     model name    delay     AT   slack  edge  Fanout
---------------------------  ------------  -----  -----  ------  ----  ------
\Quad_1:bQuadDec:state_1\/q  macrocell110   1250   1250  984201  RISE       1
\Quad_1:Net_1251\/main_5     macrocell98    5954   7204  989286  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_1:Net_1251\/clock_0                                  macrocell98         0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SW:mux_2\/q
Path End       : Net_400/main_2
Capture Clock  : Net_400/clock_0
Path slack     : 989303p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SW_Quad_Clock:R#1 vs. SW_Quad_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7187
-------------------------------------   ---- 
End-of-path arrival time (ps)           7187
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SW:mux_2\/clock_0                                         macrocell69         0      0  RISE       1

Data path
pin name        model name   delay     AT   slack  edge  Fanout
--------------  -----------  -----  -----  ------  ----  ------
\SW:mux_2\/q    macrocell69   1250   1250  988408  RISE       1
Net_400/main_2  macrocell68   5937   7187  989303  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_400/clock_0                                            macrocell68         0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SW:mux_2\/q
Path End       : Net_430/main_2
Capture Clock  : Net_430/clock_0
Path slack     : 989303p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SW_Quad_Clock:R#1 vs. SW_Quad_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7187
-------------------------------------   ---- 
End-of-path arrival time (ps)           7187
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SW:mux_2\/clock_0                                         macrocell69         0      0  RISE       1

Data path
pin name        model name   delay     AT   slack  edge  Fanout
--------------  -----------  -----  -----  ------  ----  ------
\SW:mux_2\/q    macrocell69   1250   1250  988408  RISE       1
Net_430/main_2  macrocell70   5937   7187  989303  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_430/clock_0                                            macrocell70         0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Quad_2:bQuadDec:quad_A_filt\/q
Path End       : \Quad_2:bQuadDec:error\/main_1
Capture Clock  : \Quad_2:bQuadDec:error\/clock_0
Path slack     : 989308p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SW_Quad_Clock:R#1 vs. SW_Quad_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7182
-------------------------------------   ---- 
End-of-path arrival time (ps)           7182
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_2:bQuadDec:quad_A_filt\/clock_0                      macrocell120        0      0  RISE       1

Data path
pin name                         model name    delay     AT   slack  edge  Fanout
-------------------------------  ------------  -----  -----  ------  ----  ------
\Quad_2:bQuadDec:quad_A_filt\/q  macrocell120   1250   1250  980719  RISE       1
\Quad_2:bQuadDec:error\/main_1   macrocell123   5932   7182  989308  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_2:bQuadDec:error\/clock_0                            macrocell123        0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Quad_1:bQuadDec:state_1\/q
Path End       : \Quad_1:bQuadDec:error\/main_4
Capture Clock  : \Quad_1:bQuadDec:error\/clock_0
Path slack     : 989335p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SW_Quad_Clock:R#1 vs. SW_Quad_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7155
-------------------------------------   ---- 
End-of-path arrival time (ps)           7155
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_1:bQuadDec:state_1\/clock_0                          macrocell110        0      0  RISE       1

Data path
pin name                        model name    delay     AT   slack  edge  Fanout
------------------------------  ------------  -----  -----  ------  ----  ------
\Quad_1:bQuadDec:state_1\/q     macrocell110   1250   1250  984201  RISE       1
\Quad_1:bQuadDec:error\/main_4  macrocell109   5905   7155  989335  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_1:bQuadDec:error\/clock_0                            macrocell109        0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Quad_2:bQuadDec:error\/q
Path End       : \Quad_2:bQuadDec:error\/main_3
Capture Clock  : \Quad_2:bQuadDec:error\/clock_0
Path slack     : 989429p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SW_Quad_Clock:R#1 vs. SW_Quad_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7061
-------------------------------------   ---- 
End-of-path arrival time (ps)           7061
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_2:bQuadDec:error\/clock_0                            macrocell123        0      0  RISE       1

Data path
pin name                        model name    delay     AT   slack  edge  Fanout
------------------------------  ------------  -----  -----  ------  ----  ------
\Quad_2:bQuadDec:error\/q       macrocell123   1250   1250  977669  RISE       1
\Quad_2:bQuadDec:error\/main_3  macrocell123   5811   7061  989429  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_2:bQuadDec:error\/clock_0                            macrocell123        0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Quad_2:bQuadDec:state_0\/q
Path End       : \Quad_2:Net_1251\/main_6
Capture Clock  : \Quad_2:Net_1251\/clock_0
Path slack     : 989588p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SW_Quad_Clock:R#1 vs. SW_Quad_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6902
-------------------------------------   ---- 
End-of-path arrival time (ps)           6902
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_2:bQuadDec:state_0\/clock_0                          macrocell125        0      0  RISE       1

Data path
pin name                     model name    delay     AT   slack  edge  Fanout
---------------------------  ------------  -----  -----  ------  ----  ------
\Quad_2:bQuadDec:state_0\/q  macrocell125   1250   1250  984394  RISE       1
\Quad_2:Net_1251\/main_6     macrocell112   5652   6902  989588  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_2:Net_1251\/clock_0                                  macrocell112        0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Quad_3:bQuadDec:state_1\/q
Path End       : \Quad_3:Net_1251\/main_5
Capture Clock  : \Quad_3:Net_1251\/clock_0
Path slack     : 989615p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SW_Quad_Clock:R#1 vs. SW_Quad_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6875
-------------------------------------   ---- 
End-of-path arrival time (ps)           6875
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_3:bQuadDec:state_1\/clock_0                          macrocell92         0      0  RISE       1

Data path
pin name                     model name   delay     AT   slack  edge  Fanout
---------------------------  -----------  -----  -----  ------  ----  ------
\Quad_3:bQuadDec:state_1\/q  macrocell92   1250   1250  983402  RISE       1
\Quad_3:Net_1251\/main_5     macrocell80   5625   6875  989615  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_3:Net_1251\/clock_0                                  macrocell80         0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Quad_3:Net_1275\/q
Path End       : \Quad_3:bQuadDec:Stsreg\/status_1
Capture Clock  : \Quad_3:bQuadDec:Stsreg\/clock
Path slack     : 989676p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SW_Quad_Clock:R#1 vs. SW_Quad_Clock:R#2)   1000000
- Setup time                                                  -500
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9824
-------------------------------------   ---- 
End-of-path arrival time (ps)           9824
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_3:Net_1275\/clock_0                                  macrocell83         0      0  RISE       1

Data path
pin name                           model name    delay     AT   slack  edge  Fanout
---------------------------------  ------------  -----  -----  ------  ----  ------
\Quad_3:Net_1275\/q                macrocell83    1250   1250  989676  RISE       1
\Quad_3:Net_611\/main_0            macrocell26    2921   4171  989676  RISE       1
\Quad_3:Net_611\/q                 macrocell26    3350   7521  989676  RISE       1
\Quad_3:bQuadDec:Stsreg\/status_1  statusicell4   2303   9824  989676  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_3:bQuadDec:Stsreg\/clock                             statusicell4        0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Quad_3:Net_1275\/q
Path End       : \Quad_3:bQuadDec:Stsreg\/status_0
Capture Clock  : \Quad_3:bQuadDec:Stsreg\/clock
Path slack     : 989679p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SW_Quad_Clock:R#1 vs. SW_Quad_Clock:R#2)   1000000
- Setup time                                                  -500
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9821
-------------------------------------   ---- 
End-of-path arrival time (ps)           9821
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_3:Net_1275\/clock_0                                  macrocell83         0      0  RISE       1

Data path
pin name                           model name    delay     AT   slack  edge  Fanout
---------------------------------  ------------  -----  -----  ------  ----  ------
\Quad_3:Net_1275\/q                macrocell83    1250   1250  989676  RISE       1
\Quad_3:Net_530\/main_0            macrocell25    2921   4171  989679  RISE       1
\Quad_3:Net_530\/q                 macrocell25    3350   7521  989679  RISE       1
\Quad_3:bQuadDec:Stsreg\/status_0  statusicell4   2300   9821  989679  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_3:bQuadDec:Stsreg\/clock                             statusicell4        0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Quad_2:Net_1260\/q
Path End       : \Quad_2:Net_1203\/main_0
Capture Clock  : \Quad_2:Net_1203\/clock_0
Path slack     : 989735p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SW_Quad_Clock:R#1 vs. SW_Quad_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6755
-------------------------------------   ---- 
End-of-path arrival time (ps)           6755
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_2:Net_1260\/clock_0                                  macrocell122        0      0  RISE       1

Data path
pin name                  model name    delay     AT   slack  edge  Fanout
------------------------  ------------  -----  -----  ------  ----  ------
\Quad_2:Net_1260\/q       macrocell122   1250   1250  979530  RISE       1
\Quad_2:Net_1203\/main_0  macrocell119   5505   6755  989735  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_2:Net_1203\/clock_0                                  macrocell119        0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Quad_2:Net_1260\/q
Path End       : \Quad_2:bQuadDec:state_1\/main_0
Capture Clock  : \Quad_2:bQuadDec:state_1\/clock_0
Path slack     : 989735p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SW_Quad_Clock:R#1 vs. SW_Quad_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6755
-------------------------------------   ---- 
End-of-path arrival time (ps)           6755
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_2:Net_1260\/clock_0                                  macrocell122        0      0  RISE       1

Data path
pin name                          model name    delay     AT   slack  edge  Fanout
--------------------------------  ------------  -----  -----  ------  ----  ------
\Quad_2:Net_1260\/q               macrocell122   1250   1250  979530  RISE       1
\Quad_2:bQuadDec:state_1\/main_0  macrocell124   5505   6755  989735  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_2:bQuadDec:state_1\/clock_0                          macrocell124        0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Quad_1:bQuadDec:error\/q
Path End       : \Quad_1:Net_1251\/main_4
Capture Clock  : \Quad_1:Net_1251\/clock_0
Path slack     : 989778p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SW_Quad_Clock:R#1 vs. SW_Quad_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6712
-------------------------------------   ---- 
End-of-path arrival time (ps)           6712
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_1:bQuadDec:error\/clock_0                            macrocell109        0      0  RISE       1

Data path
pin name                   model name    delay     AT   slack  edge  Fanout
-------------------------  ------------  -----  -----  ------  ----  ------
\Quad_1:bQuadDec:error\/q  macrocell109   1250   1250  984701  RISE       1
\Quad_1:Net_1251\/main_4   macrocell98    5462   6712  989778  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_1:Net_1251\/clock_0                                  macrocell98         0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Quad_2:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \Quad_2:Cnt16:CounterUDB:overflow_reg_i\/main_0
Capture Clock  : \Quad_2:Cnt16:CounterUDB:overflow_reg_i\/clock_0
Path slack     : 989843p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SW_Quad_Clock:R#1 vs. SW_Quad_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6647
-------------------------------------   ---- 
End-of-path arrival time (ps)           6647
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_2:Cnt16:CounterUDB:sC16:counterdp:u0\/clock          datapathcell18      0      0  RISE       1

Data path
pin name                                             model name      delay     AT   slack  edge  Fanout
---------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Quad_2:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell18    670    670  978972  RISE       1
\Quad_2:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell19      0    670  978972  RISE       1
\Quad_2:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell19   2720   3390  978972  RISE       1
\Quad_2:Cnt16:CounterUDB:overflow_reg_i\/main_0      macrocell113     3257   6647  989843  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_2:Cnt16:CounterUDB:overflow_reg_i\/clock_0           macrocell113        0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Quad_2:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \Quad_2:Net_1275\/main_1
Capture Clock  : \Quad_2:Net_1275\/clock_0
Path slack     : 989843p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SW_Quad_Clock:R#1 vs. SW_Quad_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6647
-------------------------------------   ---- 
End-of-path arrival time (ps)           6647
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_2:Cnt16:CounterUDB:sC16:counterdp:u0\/clock          datapathcell18      0      0  RISE       1

Data path
pin name                                             model name      delay     AT   slack  edge  Fanout
---------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Quad_2:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell18    670    670  978972  RISE       1
\Quad_2:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell19      0    670  978972  RISE       1
\Quad_2:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell19   2720   3390  978972  RISE       1
\Quad_2:Net_1275\/main_1                             macrocell115     3257   6647  989843  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_2:Net_1275\/clock_0                                  macrocell115        0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Quad_1:Net_1260\/q
Path End       : \Quad_1:Cnt16:CounterUDB:sSTSReg:stsreg\/reset
Capture Clock  : \Quad_1:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 989850p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SW_Quad_Clock:R#1 vs. SW_Quad_Clock:R#2)   1000000
- Recovery time                                                  0
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1000000

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10150
-------------------------------------   ----- 
End-of-path arrival time (ps)           10150
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_1:Net_1260\/clock_0                                  macrocell108        0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\Quad_1:Net_1260\/q                             macrocell108   1250   1250  974875  RISE       1
\Quad_1:Cnt16:CounterUDB:sSTSReg:stsreg\/reset  statusicell6   8900  10150  989850  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_1:Cnt16:CounterUDB:sSTSReg:stsreg\/clock             statusicell6        0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Quad_1:Net_1260\/q
Path End       : \Quad_1:bQuadDec:Stsreg\/status_2
Capture Clock  : \Quad_1:bQuadDec:Stsreg\/clock
Path slack     : 989861p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SW_Quad_Clock:R#1 vs. SW_Quad_Clock:R#2)   1000000
- Setup time                                                  -500
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9639
-------------------------------------   ---- 
End-of-path arrival time (ps)           9639
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_1:Net_1260\/clock_0                                  macrocell108        0      0  RISE       1

Data path
pin name                           model name    delay     AT   slack  edge  Fanout
---------------------------------  ------------  -----  -----  ------  ----  ------
\Quad_1:Net_1260\/q                macrocell108   1250   1250  974875  RISE       1
\Quad_1:bQuadDec:Stsreg\/status_2  statusicell7   8389   9639  989861  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_1:bQuadDec:Stsreg\/clock                             statusicell7        0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Quad_3:bQuadDec:state_0\/q
Path End       : \Quad_3:Net_1251\/main_6
Capture Clock  : \Quad_3:Net_1251\/clock_0
Path slack     : 989942p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SW_Quad_Clock:R#1 vs. SW_Quad_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6548
-------------------------------------   ---- 
End-of-path arrival time (ps)           6548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_3:bQuadDec:state_0\/clock_0                          macrocell93         0      0  RISE       1

Data path
pin name                     model name   delay     AT   slack  edge  Fanout
---------------------------  -----------  -----  -----  ------  ----  ------
\Quad_3:bQuadDec:state_0\/q  macrocell93   1250   1250  983728  RISE       1
\Quad_3:Net_1251\/main_6     macrocell80   5298   6548  989942  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_3:Net_1251\/clock_0                                  macrocell80         0      0  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Quad_1:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Quad_1:Cnt16:CounterUDB:sSTSReg:stsreg\/status_1
Capture Clock  : \Quad_1:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 990002p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SW_Quad_Clock:R#1 vs. SW_Quad_Clock:R#2)   1000000
- Setup time                                                  -500
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9498
-------------------------------------   ---- 
End-of-path arrival time (ps)           9498
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock          datapathcell16      0      0  RISE       1

Data path
pin name                                             model name      delay     AT   slack  edge  Fanout
---------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Quad_1:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell16    760    760  978709  RISE       1
\Quad_1:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell17      0    760  978709  RISE       1
\Quad_1:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell17   2740   3500  978709  RISE       1
\Quad_1:Cnt16:CounterUDB:sSTSReg:stsreg\/status_1    statusicell6     5998   9498  990002  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_1:Cnt16:CounterUDB:sSTSReg:stsreg\/clock             statusicell6        0      0  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Quad_1:bQuadDec:quad_B_filt\/q
Path End       : \Quad_1:Net_1251\/main_3
Capture Clock  : \Quad_1:Net_1251\/clock_0
Path slack     : 990074p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SW_Quad_Clock:R#1 vs. SW_Quad_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6416
-------------------------------------   ---- 
End-of-path arrival time (ps)           6416
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_1:bQuadDec:quad_B_filt\/clock_0                      macrocell107        0      0  RISE       1

Data path
pin name                         model name    delay     AT   slack  edge  Fanout
-------------------------------  ------------  -----  -----  ------  ----  ------
\Quad_1:bQuadDec:quad_B_filt\/q  macrocell107   1250   1250  984996  RISE       1
\Quad_1:Net_1251\/main_3         macrocell98    5166   6416  990074  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_1:Net_1251\/clock_0                                  macrocell98         0      0  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Quad_2:Net_1260\/q
Path End       : \Quad_2:Net_1251\/main_1
Capture Clock  : \Quad_2:Net_1251\/clock_0
Path slack     : 990248p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SW_Quad_Clock:R#1 vs. SW_Quad_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6242
-------------------------------------   ---- 
End-of-path arrival time (ps)           6242
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_2:Net_1260\/clock_0                                  macrocell122        0      0  RISE       1

Data path
pin name                  model name    delay     AT   slack  edge  Fanout
------------------------  ------------  -----  -----  ------  ----  ------
\Quad_2:Net_1260\/q       macrocell122   1250   1250  979530  RISE       1
\Quad_2:Net_1251\/main_1  macrocell112   4992   6242  990248  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_2:Net_1251\/clock_0                                  macrocell112        0      0  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Quad_2:bQuadDec:state_1\/q
Path End       : \Quad_2:Net_1203\/main_5
Capture Clock  : \Quad_2:Net_1203\/clock_0
Path slack     : 990249p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SW_Quad_Clock:R#1 vs. SW_Quad_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6241
-------------------------------------   ---- 
End-of-path arrival time (ps)           6241
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_2:bQuadDec:state_1\/clock_0                          macrocell124        0      0  RISE       1

Data path
pin name                     model name    delay     AT   slack  edge  Fanout
---------------------------  ------------  -----  -----  ------  ----  ------
\Quad_2:bQuadDec:state_1\/q  macrocell124   1250   1250  984174  RISE       1
\Quad_2:Net_1203\/main_5     macrocell119   4991   6241  990249  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_2:Net_1203\/clock_0                                  macrocell119        0      0  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Quad_2:bQuadDec:state_1\/q
Path End       : \Quad_2:bQuadDec:state_1\/main_4
Capture Clock  : \Quad_2:bQuadDec:state_1\/clock_0
Path slack     : 990249p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SW_Quad_Clock:R#1 vs. SW_Quad_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6241
-------------------------------------   ---- 
End-of-path arrival time (ps)           6241
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_2:bQuadDec:state_1\/clock_0                          macrocell124        0      0  RISE       1

Data path
pin name                          model name    delay     AT   slack  edge  Fanout
--------------------------------  ------------  -----  -----  ------  ----  ------
\Quad_2:bQuadDec:state_1\/q       macrocell124   1250   1250  984174  RISE       1
\Quad_2:bQuadDec:state_1\/main_4  macrocell124   4991   6241  990249  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_2:bQuadDec:state_1\/clock_0                          macrocell124        0      0  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Quad_3:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Quad_3:Cnt16:CounterUDB:sSTSReg:stsreg\/status_1
Capture Clock  : \Quad_3:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 990314p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SW_Quad_Clock:R#1 vs. SW_Quad_Clock:R#2)   1000000
- Setup time                                                  -500
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9186
-------------------------------------   ---- 
End-of-path arrival time (ps)           9186
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_3:Cnt16:CounterUDB:sC16:counterdp:u0\/clock          datapathcell12      0      0  RISE       1

Data path
pin name                                             model name      delay     AT   slack  edge  Fanout
---------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Quad_3:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell12    760    760  975020  RISE       1
\Quad_3:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell13      0    760  975020  RISE       1
\Quad_3:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell13   2740   3500  975020  RISE       1
\Quad_3:Cnt16:CounterUDB:sSTSReg:stsreg\/status_1    statusicell3     5686   9186  990314  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_3:Cnt16:CounterUDB:sSTSReg:stsreg\/clock             statusicell3        0      0  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Quad_3:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \Quad_3:Net_1275\/main_1
Capture Clock  : \Quad_3:Net_1275\/clock_0
Path slack     : 990442p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SW_Quad_Clock:R#1 vs. SW_Quad_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6048
-------------------------------------   ---- 
End-of-path arrival time (ps)           6048
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_3:Cnt16:CounterUDB:sC16:counterdp:u0\/clock          datapathcell12      0      0  RISE       1

Data path
pin name                                             model name      delay     AT   slack  edge  Fanout
---------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Quad_3:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell12    670    670  977577  RISE       1
\Quad_3:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell13      0    670  977577  RISE       1
\Quad_3:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell13   2720   3390  977577  RISE       1
\Quad_3:Net_1275\/main_1                             macrocell83      2658   6048  990442  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_3:Net_1275\/clock_0                                  macrocell83         0      0  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Quad_1:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \Quad_1:Cnt16:CounterUDB:prevCompare\/main_0
Capture Clock  : \Quad_1:Cnt16:CounterUDB:prevCompare\/clock_0
Path slack     : 990536p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SW_Quad_Clock:R#1 vs. SW_Quad_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5954
-------------------------------------   ---- 
End-of-path arrival time (ps)           5954
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock          datapathcell16      0      0  RISE       1

Data path
pin name                                              model name      delay     AT   slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Quad_1:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell16   1370   1370  984335  RISE       1
\Quad_1:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell17      0   1370  984335  RISE       1
\Quad_1:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell17   2260   3630  984335  RISE       1
\Quad_1:Cnt16:CounterUDB:prevCompare\/main_0          macrocell102     2324   5954  990536  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_1:Cnt16:CounterUDB:prevCompare\/clock_0              macrocell102        0      0  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Quad_2:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \Quad_2:Cnt16:CounterUDB:prevCompare\/main_0
Capture Clock  : \Quad_2:Cnt16:CounterUDB:prevCompare\/clock_0
Path slack     : 990555p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SW_Quad_Clock:R#1 vs. SW_Quad_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5935
-------------------------------------   ---- 
End-of-path arrival time (ps)           5935
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_2:Cnt16:CounterUDB:sC16:counterdp:u0\/clock          datapathcell18      0      0  RISE       1

Data path
pin name                                              model name      delay     AT   slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Quad_2:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell18   1370   1370  987900  RISE       1
\Quad_2:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell19      0   1370  987900  RISE       1
\Quad_2:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell19   2260   3630  987900  RISE       1
\Quad_2:Cnt16:CounterUDB:prevCompare\/main_0          macrocell116     2305   5935  990555  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_2:Cnt16:CounterUDB:prevCompare\/clock_0              macrocell116        0      0  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Quad_1:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Quad_1:Net_1275\/main_0
Capture Clock  : \Quad_1:Net_1275\/clock_0
Path slack     : 990695p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SW_Quad_Clock:R#1 vs. SW_Quad_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5795
-------------------------------------   ---- 
End-of-path arrival time (ps)           5795
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock          datapathcell16      0      0  RISE       1

Data path
pin name                                             model name      delay     AT   slack  edge  Fanout
---------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Quad_1:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell16    760    760  978709  RISE       1
\Quad_1:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell17      0    760  978709  RISE       1
\Quad_1:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell17   2740   3500  978709  RISE       1
\Quad_1:Net_1275\/main_0                             macrocell101     2295   5795  990695  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_1:Net_1275\/clock_0                                  macrocell101        0      0  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Quad_1:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \Quad_1:Cnt16:CounterUDB:overflow_reg_i\/main_0
Capture Clock  : \Quad_1:Cnt16:CounterUDB:overflow_reg_i\/clock_0
Path slack     : 990810p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SW_Quad_Clock:R#1 vs. SW_Quad_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5680
-------------------------------------   ---- 
End-of-path arrival time (ps)           5680
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock          datapathcell16      0      0  RISE       1

Data path
pin name                                             model name      delay     AT   slack  edge  Fanout
---------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Quad_1:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell16    670    670  978824  RISE       1
\Quad_1:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell17      0    670  978824  RISE       1
\Quad_1:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell17   2720   3390  978824  RISE       1
\Quad_1:Cnt16:CounterUDB:overflow_reg_i\/main_0      macrocell99      2290   5680  990810  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_1:Cnt16:CounterUDB:overflow_reg_i\/clock_0           macrocell99         0      0  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Quad_1:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \Quad_1:Net_1275\/main_1
Capture Clock  : \Quad_1:Net_1275\/clock_0
Path slack     : 990810p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SW_Quad_Clock:R#1 vs. SW_Quad_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5680
-------------------------------------   ---- 
End-of-path arrival time (ps)           5680
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock          datapathcell16      0      0  RISE       1

Data path
pin name                                             model name      delay     AT   slack  edge  Fanout
---------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Quad_1:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell16    670    670  978824  RISE       1
\Quad_1:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell17      0    670  978824  RISE       1
\Quad_1:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell17   2720   3390  978824  RISE       1
\Quad_1:Net_1275\/main_1                             macrocell101     2290   5680  990810  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_1:Net_1275\/clock_0                                  macrocell101        0      0  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Quad_1:bQuadDec:quad_A_filt\/q
Path End       : \Quad_1:Net_1251\/main_2
Capture Clock  : \Quad_1:Net_1251\/clock_0
Path slack     : 990976p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SW_Quad_Clock:R#1 vs. SW_Quad_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5514
-------------------------------------   ---- 
End-of-path arrival time (ps)           5514
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_1:bQuadDec:quad_A_filt\/clock_0                      macrocell106        0      0  RISE       1

Data path
pin name                         model name    delay     AT   slack  edge  Fanout
-------------------------------  ------------  -----  -----  ------  ----  ------
\Quad_1:bQuadDec:quad_A_filt\/q  macrocell106   1250   1250  985401  RISE       1
\Quad_1:Net_1251\/main_2         macrocell98    4264   5514  990976  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_1:Net_1251\/clock_0                                  macrocell98         0      0  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Quad_3:bQuadDec:error\/q
Path End       : \Quad_3:Net_1251\/main_4
Capture Clock  : \Quad_3:Net_1251\/clock_0
Path slack     : 991058p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SW_Quad_Clock:R#1 vs. SW_Quad_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5432
-------------------------------------   ---- 
End-of-path arrival time (ps)           5432
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_3:bQuadDec:error\/clock_0                            macrocell91         0      0  RISE       1

Data path
pin name                   model name   delay     AT   slack  edge  Fanout
-------------------------  -----------  -----  -----  ------  ----  ------
\Quad_3:bQuadDec:error\/q  macrocell91   1250   1250  982939  RISE       1
\Quad_3:Net_1251\/main_4   macrocell80   4182   5432  991058  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_3:Net_1251\/clock_0                                  macrocell80         0      0  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Quad_2:bQuadDec:quad_B_filt\/q
Path End       : \Quad_2:bQuadDec:error\/main_2
Capture Clock  : \Quad_2:bQuadDec:error\/clock_0
Path slack     : 991194p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SW_Quad_Clock:R#1 vs. SW_Quad_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5296
-------------------------------------   ---- 
End-of-path arrival time (ps)           5296
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_2:bQuadDec:quad_B_filt\/clock_0                      macrocell121        0      0  RISE       1

Data path
pin name                         model name    delay     AT   slack  edge  Fanout
-------------------------------  ------------  -----  -----  ------  ----  ------
\Quad_2:bQuadDec:quad_B_filt\/q  macrocell121   1250   1250  979538  RISE       1
\Quad_2:bQuadDec:error\/main_2   macrocell123   4046   5296  991194  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_2:bQuadDec:error\/clock_0                            macrocell123        0      0  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Quad_2:Net_1260\/q
Path End       : \Quad_2:Net_1260\/main_0
Capture Clock  : \Quad_2:Net_1260\/clock_0
Path slack     : 991333p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SW_Quad_Clock:R#1 vs. SW_Quad_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5157
-------------------------------------   ---- 
End-of-path arrival time (ps)           5157
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_2:Net_1260\/clock_0                                  macrocell122        0      0  RISE       1

Data path
pin name                  model name    delay     AT   slack  edge  Fanout
------------------------  ------------  -----  -----  ------  ----  ------
\Quad_2:Net_1260\/q       macrocell122   1250   1250  979530  RISE       1
\Quad_2:Net_1260\/main_0  macrocell122   3907   5157  991333  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_2:Net_1260\/clock_0                                  macrocell122        0      0  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Quad_2:Net_1260\/q
Path End       : \Quad_2:bQuadDec:state_0\/main_0
Capture Clock  : \Quad_2:bQuadDec:state_0\/clock_0
Path slack     : 991333p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SW_Quad_Clock:R#1 vs. SW_Quad_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5157
-------------------------------------   ---- 
End-of-path arrival time (ps)           5157
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_2:Net_1260\/clock_0                                  macrocell122        0      0  RISE       1

Data path
pin name                          model name    delay     AT   slack  edge  Fanout
--------------------------------  ------------  -----  -----  ------  ----  ------
\Quad_2:Net_1260\/q               macrocell122   1250   1250  979530  RISE       1
\Quad_2:bQuadDec:state_0\/main_0  macrocell125   3907   5157  991333  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_2:bQuadDec:state_0\/clock_0                          macrocell125        0      0  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Quad_1:Net_1260\/q
Path End       : \Quad_1:Net_1203\/main_0
Capture Clock  : \Quad_1:Net_1203\/clock_0
Path slack     : 991444p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SW_Quad_Clock:R#1 vs. SW_Quad_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5046
-------------------------------------   ---- 
End-of-path arrival time (ps)           5046
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_1:Net_1260\/clock_0                                  macrocell108        0      0  RISE       1

Data path
pin name                  model name    delay     AT   slack  edge  Fanout
------------------------  ------------  -----  -----  ------  ----  ------
\Quad_1:Net_1260\/q       macrocell108   1250   1250  974875  RISE       1
\Quad_1:Net_1203\/main_0  macrocell105   3796   5046  991444  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_1:Net_1203\/clock_0                                  macrocell105        0      0  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Quad_1:Net_1260\/q
Path End       : \Quad_1:Net_1260\/main_0
Capture Clock  : \Quad_1:Net_1260\/clock_0
Path slack     : 991444p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SW_Quad_Clock:R#1 vs. SW_Quad_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5046
-------------------------------------   ---- 
End-of-path arrival time (ps)           5046
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_1:Net_1260\/clock_0                                  macrocell108        0      0  RISE       1

Data path
pin name                  model name    delay     AT   slack  edge  Fanout
------------------------  ------------  -----  -----  ------  ----  ------
\Quad_1:Net_1260\/q       macrocell108   1250   1250  974875  RISE       1
\Quad_1:Net_1260\/main_0  macrocell108   3796   5046  991444  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_1:Net_1260\/clock_0                                  macrocell108        0      0  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Quad_1:bQuadDec:state_0\/q
Path End       : \Quad_1:bQuadDec:state_1\/main_5
Capture Clock  : \Quad_1:bQuadDec:state_1\/clock_0
Path slack     : 991458p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SW_Quad_Clock:R#1 vs. SW_Quad_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5032
-------------------------------------   ---- 
End-of-path arrival time (ps)           5032
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_1:bQuadDec:state_0\/clock_0                          macrocell111        0      0  RISE       1

Data path
pin name                          model name    delay     AT   slack  edge  Fanout
--------------------------------  ------------  -----  -----  ------  ----  ------
\Quad_1:bQuadDec:state_0\/q       macrocell111   1250   1250  983922  RISE       1
\Quad_1:bQuadDec:state_1\/main_5  macrocell110   3782   5032  991458  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_1:bQuadDec:state_1\/clock_0                          macrocell110        0      0  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Quad_1:bQuadDec:state_0\/q
Path End       : \Quad_1:bQuadDec:state_0\/main_5
Capture Clock  : \Quad_1:bQuadDec:state_0\/clock_0
Path slack     : 991458p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SW_Quad_Clock:R#1 vs. SW_Quad_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5032
-------------------------------------   ---- 
End-of-path arrival time (ps)           5032
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_1:bQuadDec:state_0\/clock_0                          macrocell111        0      0  RISE       1

Data path
pin name                          model name    delay     AT   slack  edge  Fanout
--------------------------------  ------------  -----  -----  ------  ----  ------
\Quad_1:bQuadDec:state_0\/q       macrocell111   1250   1250  983922  RISE       1
\Quad_1:bQuadDec:state_0\/main_5  macrocell111   3782   5032  991458  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_1:bQuadDec:state_0\/clock_0                          macrocell111        0      0  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Quad_2:bQuadDec:state_0\/q
Path End       : \Quad_2:Net_1260\/main_3
Capture Clock  : \Quad_2:Net_1260\/clock_0
Path slack     : 991479p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SW_Quad_Clock:R#1 vs. SW_Quad_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5011
-------------------------------------   ---- 
End-of-path arrival time (ps)           5011
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_2:bQuadDec:state_0\/clock_0                          macrocell125        0      0  RISE       1

Data path
pin name                     model name    delay     AT   slack  edge  Fanout
---------------------------  ------------  -----  -----  ------  ----  ------
\Quad_2:bQuadDec:state_0\/q  macrocell125   1250   1250  984394  RISE       1
\Quad_2:Net_1260\/main_3     macrocell122   3761   5011  991479  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_2:Net_1260\/clock_0                                  macrocell122        0      0  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Quad_2:bQuadDec:state_0\/q
Path End       : \Quad_2:bQuadDec:state_0\/main_5
Capture Clock  : \Quad_2:bQuadDec:state_0\/clock_0
Path slack     : 991479p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SW_Quad_Clock:R#1 vs. SW_Quad_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5011
-------------------------------------   ---- 
End-of-path arrival time (ps)           5011
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_2:bQuadDec:state_0\/clock_0                          macrocell125        0      0  RISE       1

Data path
pin name                          model name    delay     AT   slack  edge  Fanout
--------------------------------  ------------  -----  -----  ------  ----  ------
\Quad_2:bQuadDec:state_0\/q       macrocell125   1250   1250  984394  RISE       1
\Quad_2:bQuadDec:state_0\/main_5  macrocell125   3761   5011  991479  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_2:bQuadDec:state_0\/clock_0                          macrocell125        0      0  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SW:mux_1\/q
Path End       : Net_430/main_3
Capture Clock  : Net_430/clock_0
Path slack     : 991490p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SW_Quad_Clock:R#1 vs. SW_Quad_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5000
-------------------------------------   ---- 
End-of-path arrival time (ps)           5000
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SW:mux_1\/clock_0                                         macrocell67         0      0  RISE       1

Data path
pin name        model name   delay     AT   slack  edge  Fanout
--------------  -----------  -----  -----  ------  ----  ------
\SW:mux_1\/q    macrocell67   1250   1250  987418  RISE       1
Net_430/main_3  macrocell70   3750   5000  991490  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_430/clock_0                                            macrocell70         0      0  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SW:mux_1\/q
Path End       : Net_449/main_2
Capture Clock  : Net_449/clock_0
Path slack     : 991490p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SW_Quad_Clock:R#1 vs. SW_Quad_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5000
-------------------------------------   ---- 
End-of-path arrival time (ps)           5000
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SW:mux_1\/clock_0                                         macrocell67         0      0  RISE       1

Data path
pin name        model name   delay     AT   slack  edge  Fanout
--------------  -----------  -----  -----  ------  ----  ------
\SW:mux_1\/q    macrocell67   1250   1250  987418  RISE       1
Net_449/main_2  macrocell71   3750   5000  991490  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_449/clock_0                                            macrocell71         0      0  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Quad_2:bQuadDec:quad_A_delayed_0\/q
Path End       : \Quad_2:bQuadDec:quad_A_delayed_1\/main_0
Capture Clock  : \Quad_2:bQuadDec:quad_A_delayed_1\/clock_0
Path slack     : 991600p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SW_Quad_Clock:R#1 vs. SW_Quad_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4890
-------------------------------------   ---- 
End-of-path arrival time (ps)           4890
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_2:bQuadDec:quad_A_delayed_0\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\Quad_2:bQuadDec:quad_A_delayed_0\/q       macrocell55   1250   1250  991600  RISE       1
\Quad_2:bQuadDec:quad_A_delayed_1\/main_0  macrocell56   3640   4890  991600  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_2:bQuadDec:quad_A_delayed_1\/clock_0                 macrocell56         0      0  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Quad_2:bQuadDec:quad_A_delayed_0\/q
Path End       : \Quad_2:bQuadDec:quad_A_filt\/main_0
Capture Clock  : \Quad_2:bQuadDec:quad_A_filt\/clock_0
Path slack     : 991600p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SW_Quad_Clock:R#1 vs. SW_Quad_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4890
-------------------------------------   ---- 
End-of-path arrival time (ps)           4890
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_2:bQuadDec:quad_A_delayed_0\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                              model name    delay     AT   slack  edge  Fanout
------------------------------------  ------------  -----  -----  ------  ----  ------
\Quad_2:bQuadDec:quad_A_delayed_0\/q  macrocell55    1250   1250  991600  RISE       1
\Quad_2:bQuadDec:quad_A_filt\/main_0  macrocell120   3640   4890  991600  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_2:bQuadDec:quad_A_filt\/clock_0                      macrocell120        0      0  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Quad_1:bQuadDec:state_1\/q
Path End       : \Quad_1:bQuadDec:state_1\/main_4
Capture Clock  : \Quad_1:bQuadDec:state_1\/clock_0
Path slack     : 991749p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SW_Quad_Clock:R#1 vs. SW_Quad_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4741
-------------------------------------   ---- 
End-of-path arrival time (ps)           4741
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_1:bQuadDec:state_1\/clock_0                          macrocell110        0      0  RISE       1

Data path
pin name                          model name    delay     AT   slack  edge  Fanout
--------------------------------  ------------  -----  -----  ------  ----  ------
\Quad_1:bQuadDec:state_1\/q       macrocell110   1250   1250  984201  RISE       1
\Quad_1:bQuadDec:state_1\/main_4  macrocell110   3491   4741  991749  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_1:bQuadDec:state_1\/clock_0                          macrocell110        0      0  RISE       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Quad_1:bQuadDec:state_1\/q
Path End       : \Quad_1:bQuadDec:state_0\/main_4
Capture Clock  : \Quad_1:bQuadDec:state_0\/clock_0
Path slack     : 991749p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SW_Quad_Clock:R#1 vs. SW_Quad_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4741
-------------------------------------   ---- 
End-of-path arrival time (ps)           4741
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_1:bQuadDec:state_1\/clock_0                          macrocell110        0      0  RISE       1

Data path
pin name                          model name    delay     AT   slack  edge  Fanout
--------------------------------  ------------  -----  -----  ------  ----  ------
\Quad_1:bQuadDec:state_1\/q       macrocell110   1250   1250  984201  RISE       1
\Quad_1:bQuadDec:state_0\/main_4  macrocell111   3491   4741  991749  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_1:bQuadDec:state_0\/clock_0                          macrocell111        0      0  RISE       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Quad_3:bQuadDec:quad_B_filt\/q
Path End       : \Quad_3:bQuadDec:quad_B_filt\/main_3
Capture Clock  : \Quad_3:bQuadDec:quad_B_filt\/clock_0
Path slack     : 991751p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SW_Quad_Clock:R#1 vs. SW_Quad_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4739
-------------------------------------   ---- 
End-of-path arrival time (ps)           4739
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_3:bQuadDec:quad_B_filt\/clock_0                      macrocell89         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\Quad_3:bQuadDec:quad_B_filt\/q       macrocell89   1250   1250  979729  RISE       1
\Quad_3:bQuadDec:quad_B_filt\/main_3  macrocell89   3489   4739  991751  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_3:bQuadDec:quad_B_filt\/clock_0                      macrocell89         0      0  RISE       1



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Quad_3:bQuadDec:error\/q
Path End       : \Quad_3:bQuadDec:Stsreg\/status_3
Capture Clock  : \Quad_3:bQuadDec:Stsreg\/clock
Path slack     : 991772p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SW_Quad_Clock:R#1 vs. SW_Quad_Clock:R#2)   1000000
- Setup time                                                  -500
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7728
-------------------------------------   ---- 
End-of-path arrival time (ps)           7728
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_3:bQuadDec:error\/clock_0                            macrocell91         0      0  RISE       1

Data path
pin name                           model name    delay     AT   slack  edge  Fanout
---------------------------------  ------------  -----  -----  ------  ----  ------
\Quad_3:bQuadDec:error\/q          macrocell91    1250   1250  982939  RISE       1
\Quad_3:bQuadDec:Stsreg\/status_3  statusicell4   6478   7728  991772  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_3:bQuadDec:Stsreg\/clock                             statusicell4        0      0  RISE       1



++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Quad_2:Net_1203\/q
Path End       : \Quad_2:Cnt16:CounterUDB:count_stored_i\/main_0
Capture Clock  : \Quad_2:Cnt16:CounterUDB:count_stored_i\/clock_0
Path slack     : 991838p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SW_Quad_Clock:R#1 vs. SW_Quad_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4652
-------------------------------------   ---- 
End-of-path arrival time (ps)           4652
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_2:Net_1203\/clock_0                                  macrocell119        0      0  RISE       1

Data path
pin name                                         model name    delay     AT   slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  ------  ----  ------
\Quad_2:Net_1203\/q                              macrocell119   1250   1250  979856  RISE       1
\Quad_2:Cnt16:CounterUDB:count_stored_i\/main_0  macrocell118   3402   4652  991838  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_2:Cnt16:CounterUDB:count_stored_i\/clock_0           macrocell118        0      0  RISE       1



++++ Path 241 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SW:mux_1\/q
Path End       : \SW:mux_1\/main_1
Capture Clock  : \SW:mux_1\/clock_0
Path slack     : 991856p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SW_Quad_Clock:R#1 vs. SW_Quad_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4634
-------------------------------------   ---- 
End-of-path arrival time (ps)           4634
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SW:mux_1\/clock_0                                         macrocell67         0      0  RISE       1

Data path
pin name           model name   delay     AT   slack  edge  Fanout
-----------------  -----------  -----  -----  ------  ----  ------
\SW:mux_1\/q       macrocell67   1250   1250  987418  RISE       1
\SW:mux_1\/main_1  macrocell67   3384   4634  991856  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SW:mux_1\/clock_0                                         macrocell67         0      0  RISE       1



++++ Path 242 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Quad_3:bQuadDec:state_1\/q
Path End       : \Quad_3:Net_1203\/main_5
Capture Clock  : \Quad_3:Net_1203\/clock_0
Path slack     : 991946p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SW_Quad_Clock:R#1 vs. SW_Quad_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4544
-------------------------------------   ---- 
End-of-path arrival time (ps)           4544
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_3:bQuadDec:state_1\/clock_0                          macrocell92         0      0  RISE       1

Data path
pin name                     model name   delay     AT   slack  edge  Fanout
---------------------------  -----------  -----  -----  ------  ----  ------
\Quad_3:bQuadDec:state_1\/q  macrocell92   1250   1250  983402  RISE       1
\Quad_3:Net_1203\/main_5     macrocell87   3294   4544  991946  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_3:Net_1203\/clock_0                                  macrocell87         0      0  RISE       1



++++ Path 243 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Quad_3:bQuadDec:state_1\/q
Path End       : \Quad_3:bQuadDec:state_1\/main_4
Capture Clock  : \Quad_3:bQuadDec:state_1\/clock_0
Path slack     : 991946p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SW_Quad_Clock:R#1 vs. SW_Quad_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4544
-------------------------------------   ---- 
End-of-path arrival time (ps)           4544
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_3:bQuadDec:state_1\/clock_0                          macrocell92         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\Quad_3:bQuadDec:state_1\/q       macrocell92   1250   1250  983402  RISE       1
\Quad_3:bQuadDec:state_1\/main_4  macrocell92   3294   4544  991946  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_3:bQuadDec:state_1\/clock_0                          macrocell92         0      0  RISE       1



++++ Path 244 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Quad_3:bQuadDec:error\/q
Path End       : \Quad_3:bQuadDec:error\/main_3
Capture Clock  : \Quad_3:bQuadDec:error\/clock_0
Path slack     : 991968p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SW_Quad_Clock:R#1 vs. SW_Quad_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4522
-------------------------------------   ---- 
End-of-path arrival time (ps)           4522
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_3:bQuadDec:error\/clock_0                            macrocell91         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\Quad_3:bQuadDec:error\/q       macrocell91   1250   1250  982939  RISE       1
\Quad_3:bQuadDec:error\/main_3  macrocell91   3272   4522  991968  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_3:bQuadDec:error\/clock_0                            macrocell91         0      0  RISE       1



++++ Path 245 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Quad_3:bQuadDec:error\/q
Path End       : \Quad_3:bQuadDec:state_0\/main_3
Capture Clock  : \Quad_3:bQuadDec:state_0\/clock_0
Path slack     : 991968p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SW_Quad_Clock:R#1 vs. SW_Quad_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4522
-------------------------------------   ---- 
End-of-path arrival time (ps)           4522
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_3:bQuadDec:error\/clock_0                            macrocell91         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\Quad_3:bQuadDec:error\/q         macrocell91   1250   1250  982939  RISE       1
\Quad_3:bQuadDec:state_0\/main_3  macrocell93   3272   4522  991968  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_3:bQuadDec:state_0\/clock_0                          macrocell93         0      0  RISE       1



++++ Path 246 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Quad_3:bQuadDec:state_1\/q
Path End       : \Quad_3:bQuadDec:error\/main_4
Capture Clock  : \Quad_3:bQuadDec:error\/clock_0
Path slack     : 991977p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SW_Quad_Clock:R#1 vs. SW_Quad_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4513
-------------------------------------   ---- 
End-of-path arrival time (ps)           4513
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_3:bQuadDec:state_1\/clock_0                          macrocell92         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\Quad_3:bQuadDec:state_1\/q     macrocell92   1250   1250  983402  RISE       1
\Quad_3:bQuadDec:error\/main_4  macrocell91   3263   4513  991977  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_3:bQuadDec:error\/clock_0                            macrocell91         0      0  RISE       1



++++ Path 247 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Quad_3:bQuadDec:state_1\/q
Path End       : \Quad_3:bQuadDec:state_0\/main_4
Capture Clock  : \Quad_3:bQuadDec:state_0\/clock_0
Path slack     : 991977p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SW_Quad_Clock:R#1 vs. SW_Quad_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4513
-------------------------------------   ---- 
End-of-path arrival time (ps)           4513
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_3:bQuadDec:state_1\/clock_0                          macrocell92         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\Quad_3:bQuadDec:state_1\/q       macrocell92   1250   1250  983402  RISE       1
\Quad_3:bQuadDec:state_0\/main_4  macrocell93   3263   4513  991977  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_3:bQuadDec:state_0\/clock_0                          macrocell93         0      0  RISE       1



++++ Path 248 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Quad_3:bQuadDec:state_1\/q
Path End       : \Quad_3:Net_1260\/main_2
Capture Clock  : \Quad_3:Net_1260\/clock_0
Path slack     : 991977p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SW_Quad_Clock:R#1 vs. SW_Quad_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4513
-------------------------------------   ---- 
End-of-path arrival time (ps)           4513
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_3:bQuadDec:state_1\/clock_0                          macrocell92         0      0  RISE       1

Data path
pin name                     model name   delay     AT   slack  edge  Fanout
---------------------------  -----------  -----  -----  ------  ----  ------
\Quad_3:bQuadDec:state_1\/q  macrocell92   1250   1250  983402  RISE       1
\Quad_3:Net_1260\/main_2     macrocell90   3263   4513  991977  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_3:Net_1260\/clock_0                                  macrocell90         0      0  RISE       1



++++ Path 249 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Quad_3:bQuadDec:error\/q
Path End       : \Quad_3:Net_1260\/main_1
Capture Clock  : \Quad_3:Net_1260\/clock_0
Path slack     : 991978p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SW_Quad_Clock:R#1 vs. SW_Quad_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4512
-------------------------------------   ---- 
End-of-path arrival time (ps)           4512
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_3:bQuadDec:error\/clock_0                            macrocell91         0      0  RISE       1

Data path
pin name                   model name   delay     AT   slack  edge  Fanout
-------------------------  -----------  -----  -----  ------  ----  ------
\Quad_3:bQuadDec:error\/q  macrocell91   1250   1250  982939  RISE       1
\Quad_3:Net_1260\/main_1   macrocell90   3262   4512  991978  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_3:Net_1260\/clock_0                                  macrocell90         0      0  RISE       1



++++ Path 250 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Quad_3:bQuadDec:error\/q
Path End       : \Quad_3:Net_1203\/main_4
Capture Clock  : \Quad_3:Net_1203\/clock_0
Path slack     : 991985p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SW_Quad_Clock:R#1 vs. SW_Quad_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4505
-------------------------------------   ---- 
End-of-path arrival time (ps)           4505
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_3:bQuadDec:error\/clock_0                            macrocell91         0      0  RISE       1

Data path
pin name                   model name   delay     AT   slack  edge  Fanout
-------------------------  -----------  -----  -----  ------  ----  ------
\Quad_3:bQuadDec:error\/q  macrocell91   1250   1250  982939  RISE       1
\Quad_3:Net_1203\/main_4   macrocell87   3255   4505  991985  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_3:Net_1203\/clock_0                                  macrocell87         0      0  RISE       1



++++ Path 251 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Quad_3:bQuadDec:error\/q
Path End       : \Quad_3:bQuadDec:state_1\/main_3
Capture Clock  : \Quad_3:bQuadDec:state_1\/clock_0
Path slack     : 991985p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SW_Quad_Clock:R#1 vs. SW_Quad_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4505
-------------------------------------   ---- 
End-of-path arrival time (ps)           4505
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_3:bQuadDec:error\/clock_0                            macrocell91         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\Quad_3:bQuadDec:error\/q         macrocell91   1250   1250  982939  RISE       1
\Quad_3:bQuadDec:state_1\/main_3  macrocell92   3255   4505  991985  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_3:bQuadDec:state_1\/clock_0                          macrocell92         0      0  RISE       1



++++ Path 252 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Quad_3:bQuadDec:quad_B_delayed_0\/q
Path End       : \Quad_3:bQuadDec:quad_B_delayed_1\/main_0
Capture Clock  : \Quad_3:bQuadDec:quad_B_delayed_1\/clock_0
Path slack     : 992001p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SW_Quad_Clock:R#1 vs. SW_Quad_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4489
-------------------------------------   ---- 
End-of-path arrival time (ps)           4489
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_3:bQuadDec:quad_B_delayed_0\/clock_0                 macrocell46         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\Quad_3:bQuadDec:quad_B_delayed_0\/q       macrocell46   1250   1250  992001  RISE       1
\Quad_3:bQuadDec:quad_B_delayed_1\/main_0  macrocell47   3239   4489  992001  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_3:bQuadDec:quad_B_delayed_1\/clock_0                 macrocell47         0      0  RISE       1



++++ Path 253 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Quad_3:bQuadDec:quad_B_delayed_1\/q
Path End       : \Quad_3:bQuadDec:quad_B_filt\/main_1
Capture Clock  : \Quad_3:bQuadDec:quad_B_filt\/clock_0
Path slack     : 992042p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SW_Quad_Clock:R#1 vs. SW_Quad_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4448
-------------------------------------   ---- 
End-of-path arrival time (ps)           4448
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_3:bQuadDec:quad_B_delayed_1\/clock_0                 macrocell47         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\Quad_3:bQuadDec:quad_B_delayed_1\/q  macrocell47   1250   1250  992042  RISE       1
\Quad_3:bQuadDec:quad_B_filt\/main_1  macrocell89   3198   4448  992042  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_3:bQuadDec:quad_B_filt\/clock_0                      macrocell89         0      0  RISE       1



++++ Path 254 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Quad_3:bQuadDec:state_0\/q
Path End       : \Quad_3:Net_1203\/main_6
Capture Clock  : \Quad_3:Net_1203\/clock_0
Path slack     : 992170p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SW_Quad_Clock:R#1 vs. SW_Quad_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4320
-------------------------------------   ---- 
End-of-path arrival time (ps)           4320
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_3:bQuadDec:state_0\/clock_0                          macrocell93         0      0  RISE       1

Data path
pin name                     model name   delay     AT   slack  edge  Fanout
---------------------------  -----------  -----  -----  ------  ----  ------
\Quad_3:bQuadDec:state_0\/q  macrocell93   1250   1250  983728  RISE       1
\Quad_3:Net_1203\/main_6     macrocell87   3070   4320  992170  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_3:Net_1203\/clock_0                                  macrocell87         0      0  RISE       1



++++ Path 255 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Quad_3:bQuadDec:state_0\/q
Path End       : \Quad_3:bQuadDec:state_1\/main_5
Capture Clock  : \Quad_3:bQuadDec:state_1\/clock_0
Path slack     : 992170p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SW_Quad_Clock:R#1 vs. SW_Quad_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4320
-------------------------------------   ---- 
End-of-path arrival time (ps)           4320
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_3:bQuadDec:state_0\/clock_0                          macrocell93         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\Quad_3:bQuadDec:state_0\/q       macrocell93   1250   1250  983728  RISE       1
\Quad_3:bQuadDec:state_1\/main_5  macrocell92   3070   4320  992170  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_3:bQuadDec:state_1\/clock_0                          macrocell92         0      0  RISE       1



++++ Path 256 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Quad_3:bQuadDec:state_0\/q
Path End       : \Quad_3:bQuadDec:error\/main_5
Capture Clock  : \Quad_3:bQuadDec:error\/clock_0
Path slack     : 992174p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SW_Quad_Clock:R#1 vs. SW_Quad_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4316
-------------------------------------   ---- 
End-of-path arrival time (ps)           4316
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_3:bQuadDec:state_0\/clock_0                          macrocell93         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\Quad_3:bQuadDec:state_0\/q     macrocell93   1250   1250  983728  RISE       1
\Quad_3:bQuadDec:error\/main_5  macrocell91   3066   4316  992174  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_3:bQuadDec:error\/clock_0                            macrocell91         0      0  RISE       1



++++ Path 257 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Quad_3:bQuadDec:state_0\/q
Path End       : \Quad_3:bQuadDec:state_0\/main_5
Capture Clock  : \Quad_3:bQuadDec:state_0\/clock_0
Path slack     : 992174p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SW_Quad_Clock:R#1 vs. SW_Quad_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4316
-------------------------------------   ---- 
End-of-path arrival time (ps)           4316
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_3:bQuadDec:state_0\/clock_0                          macrocell93         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\Quad_3:bQuadDec:state_0\/q       macrocell93   1250   1250  983728  RISE       1
\Quad_3:bQuadDec:state_0\/main_5  macrocell93   3066   4316  992174  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_3:bQuadDec:state_0\/clock_0                          macrocell93         0      0  RISE       1



++++ Path 258 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Quad_3:bQuadDec:state_0\/q
Path End       : \Quad_3:Net_1260\/main_3
Capture Clock  : \Quad_3:Net_1260\/clock_0
Path slack     : 992307p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SW_Quad_Clock:R#1 vs. SW_Quad_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4183
-------------------------------------   ---- 
End-of-path arrival time (ps)           4183
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_3:bQuadDec:state_0\/clock_0                          macrocell93         0      0  RISE       1

Data path
pin name                     model name   delay     AT   slack  edge  Fanout
---------------------------  -----------  -----  -----  ------  ----  ------
\Quad_3:bQuadDec:state_0\/q  macrocell93   1250   1250  983728  RISE       1
\Quad_3:Net_1260\/main_3     macrocell90   2933   4183  992307  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_3:Net_1260\/clock_0                                  macrocell90         0      0  RISE       1



++++ Path 259 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Quad_3:bQuadDec:quad_B_delayed_2\/q
Path End       : \Quad_3:bQuadDec:quad_B_filt\/main_2
Capture Clock  : \Quad_3:bQuadDec:quad_B_filt\/clock_0
Path slack     : 992334p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SW_Quad_Clock:R#1 vs. SW_Quad_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4156
-------------------------------------   ---- 
End-of-path arrival time (ps)           4156
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_3:bQuadDec:quad_B_delayed_2\/clock_0                 macrocell48         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\Quad_3:bQuadDec:quad_B_delayed_2\/q  macrocell48   1250   1250  992334  RISE       1
\Quad_3:bQuadDec:quad_B_filt\/main_2  macrocell89   2906   4156  992334  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_3:bQuadDec:quad_B_filt\/clock_0                      macrocell89         0      0  RISE       1



++++ Path 260 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Quad_1:bQuadDec:quad_B_filt\/q
Path End       : \Quad_1:bQuadDec:error\/main_2
Capture Clock  : \Quad_1:bQuadDec:error\/clock_0
Path slack     : 992428p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SW_Quad_Clock:R#1 vs. SW_Quad_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4062
-------------------------------------   ---- 
End-of-path arrival time (ps)           4062
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_1:bQuadDec:quad_B_filt\/clock_0                      macrocell107        0      0  RISE       1

Data path
pin name                         model name    delay     AT   slack  edge  Fanout
-------------------------------  ------------  -----  -----  ------  ----  ------
\Quad_1:bQuadDec:quad_B_filt\/q  macrocell107   1250   1250  984996  RISE       1
\Quad_1:bQuadDec:error\/main_2   macrocell109   2812   4062  992428  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_1:bQuadDec:error\/clock_0                            macrocell109        0      0  RISE       1



++++ Path 261 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Quad_1:bQuadDec:quad_A_delayed_0\/q
Path End       : \Quad_1:bQuadDec:quad_A_filt\/main_0
Capture Clock  : \Quad_1:bQuadDec:quad_A_filt\/clock_0
Path slack     : 992429p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SW_Quad_Clock:R#1 vs. SW_Quad_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4061
-------------------------------------   ---- 
End-of-path arrival time (ps)           4061
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_1:bQuadDec:quad_A_delayed_0\/clock_0                 macrocell49         0      0  RISE       1

Data path
pin name                              model name    delay     AT   slack  edge  Fanout
------------------------------------  ------------  -----  -----  ------  ----  ------
\Quad_1:bQuadDec:quad_A_delayed_0\/q  macrocell49    1250   1250  992429  RISE       1
\Quad_1:bQuadDec:quad_A_filt\/main_0  macrocell106   2811   4061  992429  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_1:bQuadDec:quad_A_filt\/clock_0                      macrocell106        0      0  RISE       1



++++ Path 262 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Quad_1:bQuadDec:quad_A_delayed_0\/q
Path End       : \Quad_1:bQuadDec:quad_A_delayed_1\/main_0
Capture Clock  : \Quad_1:bQuadDec:quad_A_delayed_1\/clock_0
Path slack     : 992438p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SW_Quad_Clock:R#1 vs. SW_Quad_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4052
-------------------------------------   ---- 
End-of-path arrival time (ps)           4052
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_1:bQuadDec:quad_A_delayed_0\/clock_0                 macrocell49         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\Quad_1:bQuadDec:quad_A_delayed_0\/q       macrocell49   1250   1250  992429  RISE       1
\Quad_1:bQuadDec:quad_A_delayed_1\/main_0  macrocell50   2802   4052  992438  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_1:bQuadDec:quad_A_delayed_1\/clock_0                 macrocell50         0      0  RISE       1



++++ Path 263 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_449/q
Path End       : Net_449/main_0
Capture Clock  : Net_449/clock_0
Path slack     : 992438p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SW_Quad_Clock:R#1 vs. SW_Quad_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4052
-------------------------------------   ---- 
End-of-path arrival time (ps)           4052
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_449/clock_0                                            macrocell71         0      0  RISE       1

Data path
pin name        model name   delay     AT   slack  edge  Fanout
--------------  -----------  -----  -----  ------  ----  ------
Net_449/q       macrocell71   1250   1250  992438  RISE       1
Net_449/main_0  macrocell71   2802   4052  992438  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_449/clock_0                                            macrocell71         0      0  RISE       1



++++ Path 264 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Quad_1:bQuadDec:quad_B_filt\/q
Path End       : \Quad_1:bQuadDec:quad_B_filt\/main_3
Capture Clock  : \Quad_1:bQuadDec:quad_B_filt\/clock_0
Path slack     : 992438p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SW_Quad_Clock:R#1 vs. SW_Quad_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4052
-------------------------------------   ---- 
End-of-path arrival time (ps)           4052
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_1:bQuadDec:quad_B_filt\/clock_0                      macrocell107        0      0  RISE       1

Data path
pin name                              model name    delay     AT   slack  edge  Fanout
------------------------------------  ------------  -----  -----  ------  ----  ------
\Quad_1:bQuadDec:quad_B_filt\/q       macrocell107   1250   1250  984996  RISE       1
\Quad_1:bQuadDec:quad_B_filt\/main_3  macrocell107   2802   4052  992438  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_1:bQuadDec:quad_B_filt\/clock_0                      macrocell107        0      0  RISE       1



++++ Path 265 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_430/q
Path End       : Net_430/main_0
Capture Clock  : Net_430/clock_0
Path slack     : 992450p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SW_Quad_Clock:R#1 vs. SW_Quad_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4040
-------------------------------------   ---- 
End-of-path arrival time (ps)           4040
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_430/clock_0                                            macrocell70         0      0  RISE       1

Data path
pin name        model name   delay     AT   slack  edge  Fanout
--------------  -----------  -----  -----  ------  ----  ------
Net_430/q       macrocell70   1250   1250  992450  RISE       1
Net_430/main_0  macrocell70   2790   4040  992450  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_430/clock_0                                            macrocell70         0      0  RISE       1



++++ Path 266 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_400/q
Path End       : Net_400/main_0
Capture Clock  : Net_400/clock_0
Path slack     : 992462p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SW_Quad_Clock:R#1 vs. SW_Quad_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4028
-------------------------------------   ---- 
End-of-path arrival time (ps)           4028
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_400/clock_0                                            macrocell68         0      0  RISE       1

Data path
pin name        model name   delay     AT   slack  edge  Fanout
--------------  -----------  -----  -----  ------  ----  ------
Net_400/q       macrocell68   1250   1250  992462  RISE       1
Net_400/main_0  macrocell68   2778   4028  992462  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_400/clock_0                                            macrocell68         0      0  RISE       1



++++ Path 267 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Quad_3:Net_1251\/q
Path End       : \Quad_3:Net_1251\/main_0
Capture Clock  : \Quad_3:Net_1251\/clock_0
Path slack     : 992605p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SW_Quad_Clock:R#1 vs. SW_Quad_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3885
-------------------------------------   ---- 
End-of-path arrival time (ps)           3885
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_3:Net_1251\/clock_0                                  macrocell80         0      0  RISE       1

Data path
pin name                  model name   delay     AT   slack  edge  Fanout
------------------------  -----------  -----  -----  ------  ----  ------
\Quad_3:Net_1251\/q       macrocell80   1250   1250  985567  RISE       1
\Quad_3:Net_1251\/main_0  macrocell80   2635   3885  992605  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_3:Net_1251\/clock_0                                  macrocell80         0      0  RISE       1



++++ Path 268 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Quad_2:Net_1203\/q
Path End       : \Quad_2:Net_1203\/main_1
Capture Clock  : \Quad_2:Net_1203\/clock_0
Path slack     : 992608p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SW_Quad_Clock:R#1 vs. SW_Quad_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3882
-------------------------------------   ---- 
End-of-path arrival time (ps)           3882
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_2:Net_1203\/clock_0                                  macrocell119        0      0  RISE       1

Data path
pin name                  model name    delay     AT   slack  edge  Fanout
------------------------  ------------  -----  -----  ------  ----  ------
\Quad_2:Net_1203\/q       macrocell119   1250   1250  979856  RISE       1
\Quad_2:Net_1203\/main_1  macrocell119   2632   3882  992608  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_2:Net_1203\/clock_0                                  macrocell119        0      0  RISE       1



++++ Path 269 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Quad_3:bQuadDec:quad_A_delayed_1\/q
Path End       : \Quad_3:bQuadDec:quad_A_filt\/main_1
Capture Clock  : \Quad_3:bQuadDec:quad_A_filt\/clock_0
Path slack     : 992620p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SW_Quad_Clock:R#1 vs. SW_Quad_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3870
-------------------------------------   ---- 
End-of-path arrival time (ps)           3870
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_3:bQuadDec:quad_A_delayed_1\/clock_0                 macrocell44         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\Quad_3:bQuadDec:quad_A_delayed_1\/q  macrocell44   1250   1250  992620  RISE       1
\Quad_3:bQuadDec:quad_A_filt\/main_1  macrocell88   2620   3870  992620  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_3:bQuadDec:quad_A_filt\/clock_0                      macrocell88         0      0  RISE       1



++++ Path 270 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Quad_3:bQuadDec:quad_A_delayed_1\/q
Path End       : \Quad_3:bQuadDec:quad_A_delayed_2\/main_0
Capture Clock  : \Quad_3:bQuadDec:quad_A_delayed_2\/clock_0
Path slack     : 992621p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SW_Quad_Clock:R#1 vs. SW_Quad_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3869
-------------------------------------   ---- 
End-of-path arrival time (ps)           3869
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_3:bQuadDec:quad_A_delayed_1\/clock_0                 macrocell44         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\Quad_3:bQuadDec:quad_A_delayed_1\/q       macrocell44   1250   1250  992620  RISE       1
\Quad_3:bQuadDec:quad_A_delayed_2\/main_0  macrocell45   2619   3869  992621  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_3:bQuadDec:quad_A_delayed_2\/clock_0                 macrocell45         0      0  RISE       1



++++ Path 271 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Quad_3:Net_1203\/q
Path End       : \Quad_3:Net_1203\/main_1
Capture Clock  : \Quad_3:Net_1203\/clock_0
Path slack     : 992628p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SW_Quad_Clock:R#1 vs. SW_Quad_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3862
-------------------------------------   ---- 
End-of-path arrival time (ps)           3862
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_3:Net_1203\/clock_0                                  macrocell87         0      0  RISE       1

Data path
pin name                  model name   delay     AT   slack  edge  Fanout
------------------------  -----------  -----  -----  ------  ----  ------
\Quad_3:Net_1203\/q       macrocell87   1250   1250  978871  RISE       1
\Quad_3:Net_1203\/main_1  macrocell87   2612   3862  992628  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_3:Net_1203\/clock_0                                  macrocell87         0      0  RISE       1



++++ Path 272 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Quad_2:Net_1251\/q
Path End       : \Quad_2:Net_1251\/main_0
Capture Clock  : \Quad_2:Net_1251\/clock_0
Path slack     : 992640p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SW_Quad_Clock:R#1 vs. SW_Quad_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3850
-------------------------------------   ---- 
End-of-path arrival time (ps)           3850
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_2:Net_1251\/clock_0                                  macrocell112        0      0  RISE       1

Data path
pin name                  model name    delay     AT   slack  edge  Fanout
------------------------  ------------  -----  -----  ------  ----  ------
\Quad_2:Net_1251\/q       macrocell112   1250   1250  984960  RISE       1
\Quad_2:Net_1251\/main_0  macrocell112   2600   3850  992640  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_2:Net_1251\/clock_0                                  macrocell112        0      0  RISE       1



++++ Path 273 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Quad_1:Net_1251\/q
Path End       : \Quad_1:Net_1251\/main_0
Capture Clock  : \Quad_1:Net_1251\/clock_0
Path slack     : 992655p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SW_Quad_Clock:R#1 vs. SW_Quad_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3835
-------------------------------------   ---- 
End-of-path arrival time (ps)           3835
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_1:Net_1251\/clock_0                                  macrocell98         0      0  RISE       1

Data path
pin name                  model name   delay     AT   slack  edge  Fanout
------------------------  -----------  -----  -----  ------  ----  ------
\Quad_1:Net_1251\/q       macrocell98   1250   1250  984963  RISE       1
\Quad_1:Net_1251\/main_0  macrocell98   2585   3835  992655  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_1:Net_1251\/clock_0                                  macrocell98         0      0  RISE       1



++++ Path 274 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Quad_2:bQuadDec:quad_B_delayed_1\/q
Path End       : \Quad_2:bQuadDec:quad_B_delayed_2\/main_0
Capture Clock  : \Quad_2:bQuadDec:quad_B_delayed_2\/clock_0
Path slack     : 992698p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SW_Quad_Clock:R#1 vs. SW_Quad_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3792
-------------------------------------   ---- 
End-of-path arrival time (ps)           3792
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_2:bQuadDec:quad_B_delayed_1\/clock_0                 macrocell59         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\Quad_2:bQuadDec:quad_B_delayed_1\/q       macrocell59   1250   1250  992698  RISE       1
\Quad_2:bQuadDec:quad_B_delayed_2\/main_0  macrocell60   2542   3792  992698  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_2:bQuadDec:quad_B_delayed_2\/clock_0                 macrocell60         0      0  RISE       1



++++ Path 275 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Quad_2:bQuadDec:quad_B_delayed_1\/q
Path End       : \Quad_2:bQuadDec:quad_B_filt\/main_1
Capture Clock  : \Quad_2:bQuadDec:quad_B_filt\/clock_0
Path slack     : 992700p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SW_Quad_Clock:R#1 vs. SW_Quad_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3790
-------------------------------------   ---- 
End-of-path arrival time (ps)           3790
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_2:bQuadDec:quad_B_delayed_1\/clock_0                 macrocell59         0      0  RISE       1

Data path
pin name                              model name    delay     AT   slack  edge  Fanout
------------------------------------  ------------  -----  -----  ------  ----  ------
\Quad_2:bQuadDec:quad_B_delayed_1\/q  macrocell59    1250   1250  992698  RISE       1
\Quad_2:bQuadDec:quad_B_filt\/main_1  macrocell121   2540   3790  992700  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_2:bQuadDec:quad_B_filt\/clock_0                      macrocell121        0      0  RISE       1



++++ Path 276 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Quad_2:bQuadDec:quad_B_filt\/q
Path End       : \Quad_2:bQuadDec:quad_B_filt\/main_3
Capture Clock  : \Quad_2:bQuadDec:quad_B_filt\/clock_0
Path slack     : 992713p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SW_Quad_Clock:R#1 vs. SW_Quad_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3777
-------------------------------------   ---- 
End-of-path arrival time (ps)           3777
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_2:bQuadDec:quad_B_filt\/clock_0                      macrocell121        0      0  RISE       1

Data path
pin name                              model name    delay     AT   slack  edge  Fanout
------------------------------------  ------------  -----  -----  ------  ----  ------
\Quad_2:bQuadDec:quad_B_filt\/q       macrocell121   1250   1250  979538  RISE       1
\Quad_2:bQuadDec:quad_B_filt\/main_3  macrocell121   2527   3777  992713  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_2:bQuadDec:quad_B_filt\/clock_0                      macrocell121        0      0  RISE       1



++++ Path 277 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Quad_1:bQuadDec:quad_B_delayed_2\/q
Path End       : \Quad_1:bQuadDec:quad_B_filt\/main_2
Capture Clock  : \Quad_1:bQuadDec:quad_B_filt\/clock_0
Path slack     : 992927p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SW_Quad_Clock:R#1 vs. SW_Quad_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3563
-------------------------------------   ---- 
End-of-path arrival time (ps)           3563
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_1:bQuadDec:quad_B_delayed_2\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                              model name    delay     AT   slack  edge  Fanout
------------------------------------  ------------  -----  -----  ------  ----  ------
\Quad_1:bQuadDec:quad_B_delayed_2\/q  macrocell54    1250   1250  992927  RISE       1
\Quad_1:bQuadDec:quad_B_filt\/main_2  macrocell107   2313   3563  992927  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_1:bQuadDec:quad_B_filt\/clock_0                      macrocell107        0      0  RISE       1



++++ Path 278 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Quad_3:bQuadDec:quad_B_delayed_0\/q
Path End       : \Quad_3:bQuadDec:quad_B_filt\/main_0
Capture Clock  : \Quad_3:bQuadDec:quad_B_filt\/clock_0
Path slack     : 992928p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SW_Quad_Clock:R#1 vs. SW_Quad_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3562
-------------------------------------   ---- 
End-of-path arrival time (ps)           3562
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_3:bQuadDec:quad_B_delayed_0\/clock_0                 macrocell46         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\Quad_3:bQuadDec:quad_B_delayed_0\/q  macrocell46   1250   1250  992001  RISE       1
\Quad_3:bQuadDec:quad_B_filt\/main_0  macrocell89   2312   3562  992928  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_3:bQuadDec:quad_B_filt\/clock_0                      macrocell89         0      0  RISE       1



++++ Path 279 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Quad_1:bQuadDec:quad_A_delayed_2\/q
Path End       : \Quad_1:bQuadDec:quad_A_filt\/main_2
Capture Clock  : \Quad_1:bQuadDec:quad_A_filt\/clock_0
Path slack     : 992928p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SW_Quad_Clock:R#1 vs. SW_Quad_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3562
-------------------------------------   ---- 
End-of-path arrival time (ps)           3562
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_1:bQuadDec:quad_A_delayed_2\/clock_0                 macrocell51         0      0  RISE       1

Data path
pin name                              model name    delay     AT   slack  edge  Fanout
------------------------------------  ------------  -----  -----  ------  ----  ------
\Quad_1:bQuadDec:quad_A_delayed_2\/q  macrocell51    1250   1250  992928  RISE       1
\Quad_1:bQuadDec:quad_A_filt\/main_2  macrocell106   2312   3562  992928  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_1:bQuadDec:quad_A_filt\/clock_0                      macrocell106        0      0  RISE       1



++++ Path 280 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Quad_3:bQuadDec:quad_A_delayed_2\/q
Path End       : \Quad_3:bQuadDec:quad_A_filt\/main_2
Capture Clock  : \Quad_3:bQuadDec:quad_A_filt\/clock_0
Path slack     : 992930p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SW_Quad_Clock:R#1 vs. SW_Quad_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3560
-------------------------------------   ---- 
End-of-path arrival time (ps)           3560
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_3:bQuadDec:quad_A_delayed_2\/clock_0                 macrocell45         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\Quad_3:bQuadDec:quad_A_delayed_2\/q  macrocell45   1250   1250  992930  RISE       1
\Quad_3:bQuadDec:quad_A_filt\/main_2  macrocell88   2310   3560  992930  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_3:bQuadDec:quad_A_filt\/clock_0                      macrocell88         0      0  RISE       1



++++ Path 281 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Quad_1:bQuadDec:quad_B_delayed_1\/q
Path End       : \Quad_1:bQuadDec:quad_B_delayed_2\/main_0
Capture Clock  : \Quad_1:bQuadDec:quad_B_delayed_2\/clock_0
Path slack     : 992933p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SW_Quad_Clock:R#1 vs. SW_Quad_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3557
-------------------------------------   ---- 
End-of-path arrival time (ps)           3557
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_1:bQuadDec:quad_B_delayed_1\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\Quad_1:bQuadDec:quad_B_delayed_1\/q       macrocell53   1250   1250  992933  RISE       1
\Quad_1:bQuadDec:quad_B_delayed_2\/main_0  macrocell54   2307   3557  992933  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_1:bQuadDec:quad_B_delayed_2\/clock_0                 macrocell54         0      0  RISE       1



++++ Path 282 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Quad_1:bQuadDec:quad_B_delayed_1\/q
Path End       : \Quad_1:bQuadDec:quad_B_filt\/main_1
Capture Clock  : \Quad_1:bQuadDec:quad_B_filt\/clock_0
Path slack     : 992933p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SW_Quad_Clock:R#1 vs. SW_Quad_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3557
-------------------------------------   ---- 
End-of-path arrival time (ps)           3557
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_1:bQuadDec:quad_B_delayed_1\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                              model name    delay     AT   slack  edge  Fanout
------------------------------------  ------------  -----  -----  ------  ----  ------
\Quad_1:bQuadDec:quad_B_delayed_1\/q  macrocell53    1250   1250  992933  RISE       1
\Quad_1:bQuadDec:quad_B_filt\/main_1  macrocell107   2307   3557  992933  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_1:bQuadDec:quad_B_filt\/clock_0                      macrocell107        0      0  RISE       1



++++ Path 283 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Quad_1:bQuadDec:quad_B_delayed_0\/q
Path End       : \Quad_1:bQuadDec:quad_B_delayed_1\/main_0
Capture Clock  : \Quad_1:bQuadDec:quad_B_delayed_1\/clock_0
Path slack     : 992936p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SW_Quad_Clock:R#1 vs. SW_Quad_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3554
-------------------------------------   ---- 
End-of-path arrival time (ps)           3554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_1:bQuadDec:quad_B_delayed_0\/clock_0                 macrocell52         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\Quad_1:bQuadDec:quad_B_delayed_0\/q       macrocell52   1250   1250  992936  RISE       1
\Quad_1:bQuadDec:quad_B_delayed_1\/main_0  macrocell53   2304   3554  992936  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_1:bQuadDec:quad_B_delayed_1\/clock_0                 macrocell53         0      0  RISE       1



++++ Path 284 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Quad_1:bQuadDec:quad_B_delayed_0\/q
Path End       : \Quad_1:bQuadDec:quad_B_filt\/main_0
Capture Clock  : \Quad_1:bQuadDec:quad_B_filt\/clock_0
Path slack     : 992936p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SW_Quad_Clock:R#1 vs. SW_Quad_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3554
-------------------------------------   ---- 
End-of-path arrival time (ps)           3554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_1:bQuadDec:quad_B_delayed_0\/clock_0                 macrocell52         0      0  RISE       1

Data path
pin name                              model name    delay     AT   slack  edge  Fanout
------------------------------------  ------------  -----  -----  ------  ----  ------
\Quad_1:bQuadDec:quad_B_delayed_0\/q  macrocell52    1250   1250  992936  RISE       1
\Quad_1:bQuadDec:quad_B_filt\/main_0  macrocell107   2304   3554  992936  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_1:bQuadDec:quad_B_filt\/clock_0                      macrocell107        0      0  RISE       1



++++ Path 285 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Quad_1:bQuadDec:quad_A_delayed_1\/q
Path End       : \Quad_1:bQuadDec:quad_A_delayed_2\/main_0
Capture Clock  : \Quad_1:bQuadDec:quad_A_delayed_2\/clock_0
Path slack     : 992937p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SW_Quad_Clock:R#1 vs. SW_Quad_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3553
-------------------------------------   ---- 
End-of-path arrival time (ps)           3553
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_1:bQuadDec:quad_A_delayed_1\/clock_0                 macrocell50         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\Quad_1:bQuadDec:quad_A_delayed_1\/q       macrocell50   1250   1250  992937  RISE       1
\Quad_1:bQuadDec:quad_A_delayed_2\/main_0  macrocell51   2303   3553  992937  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_1:bQuadDec:quad_A_delayed_2\/clock_0                 macrocell51         0      0  RISE       1



++++ Path 286 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Quad_1:bQuadDec:quad_A_delayed_1\/q
Path End       : \Quad_1:bQuadDec:quad_A_filt\/main_1
Capture Clock  : \Quad_1:bQuadDec:quad_A_filt\/clock_0
Path slack     : 992937p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SW_Quad_Clock:R#1 vs. SW_Quad_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3553
-------------------------------------   ---- 
End-of-path arrival time (ps)           3553
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_1:bQuadDec:quad_A_delayed_1\/clock_0                 macrocell50         0      0  RISE       1

Data path
pin name                              model name    delay     AT   slack  edge  Fanout
------------------------------------  ------------  -----  -----  ------  ----  ------
\Quad_1:bQuadDec:quad_A_delayed_1\/q  macrocell50    1250   1250  992937  RISE       1
\Quad_1:bQuadDec:quad_A_filt\/main_1  macrocell106   2303   3553  992937  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_1:bQuadDec:quad_A_filt\/clock_0                      macrocell106        0      0  RISE       1



++++ Path 287 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Quad_3:bQuadDec:quad_B_delayed_1\/q
Path End       : \Quad_3:bQuadDec:quad_B_delayed_2\/main_0
Capture Clock  : \Quad_3:bQuadDec:quad_B_delayed_2\/clock_0
Path slack     : 992943p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SW_Quad_Clock:R#1 vs. SW_Quad_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3547
-------------------------------------   ---- 
End-of-path arrival time (ps)           3547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_3:bQuadDec:quad_B_delayed_1\/clock_0                 macrocell47         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\Quad_3:bQuadDec:quad_B_delayed_1\/q       macrocell47   1250   1250  992042  RISE       1
\Quad_3:bQuadDec:quad_B_delayed_2\/main_0  macrocell48   2297   3547  992943  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_3:bQuadDec:quad_B_delayed_2\/clock_0                 macrocell48         0      0  RISE       1



++++ Path 288 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Quad_1:bQuadDec:error\/q
Path End       : \Quad_1:bQuadDec:error\/main_3
Capture Clock  : \Quad_1:bQuadDec:error\/clock_0
Path slack     : 992943p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SW_Quad_Clock:R#1 vs. SW_Quad_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3547
-------------------------------------   ---- 
End-of-path arrival time (ps)           3547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_1:bQuadDec:error\/clock_0                            macrocell109        0      0  RISE       1

Data path
pin name                        model name    delay     AT   slack  edge  Fanout
------------------------------  ------------  -----  -----  ------  ----  ------
\Quad_1:bQuadDec:error\/q       macrocell109   1250   1250  984701  RISE       1
\Quad_1:bQuadDec:error\/main_3  macrocell109   2297   3547  992943  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_1:bQuadDec:error\/clock_0                            macrocell109        0      0  RISE       1



++++ Path 289 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Quad_2:bQuadDec:quad_B_delayed_0\/q
Path End       : \Quad_2:bQuadDec:quad_B_delayed_1\/main_0
Capture Clock  : \Quad_2:bQuadDec:quad_B_delayed_1\/clock_0
Path slack     : 992995p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SW_Quad_Clock:R#1 vs. SW_Quad_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3495
-------------------------------------   ---- 
End-of-path arrival time (ps)           3495
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_2:bQuadDec:quad_B_delayed_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\Quad_2:bQuadDec:quad_B_delayed_0\/q       macrocell58   1250   1250  992995  RISE       1
\Quad_2:bQuadDec:quad_B_delayed_1\/main_0  macrocell59   2245   3495  992995  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_2:bQuadDec:quad_B_delayed_1\/clock_0                 macrocell59         0      0  RISE       1



++++ Path 290 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Quad_2:bQuadDec:quad_B_delayed_0\/q
Path End       : \Quad_2:bQuadDec:quad_B_filt\/main_0
Capture Clock  : \Quad_2:bQuadDec:quad_B_filt\/clock_0
Path slack     : 992995p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SW_Quad_Clock:R#1 vs. SW_Quad_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3495
-------------------------------------   ---- 
End-of-path arrival time (ps)           3495
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_2:bQuadDec:quad_B_delayed_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                              model name    delay     AT   slack  edge  Fanout
------------------------------------  ------------  -----  -----  ------  ----  ------
\Quad_2:bQuadDec:quad_B_delayed_0\/q  macrocell58    1250   1250  992995  RISE       1
\Quad_2:bQuadDec:quad_B_filt\/main_0  macrocell121   2245   3495  992995  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_2:bQuadDec:quad_B_filt\/clock_0                      macrocell121        0      0  RISE       1



++++ Path 291 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Quad_2:bQuadDec:quad_A_delayed_1\/q
Path End       : \Quad_2:bQuadDec:quad_A_delayed_2\/main_0
Capture Clock  : \Quad_2:bQuadDec:quad_A_delayed_2\/clock_0
Path slack     : 992996p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SW_Quad_Clock:R#1 vs. SW_Quad_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3494
-------------------------------------   ---- 
End-of-path arrival time (ps)           3494
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_2:bQuadDec:quad_A_delayed_1\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\Quad_2:bQuadDec:quad_A_delayed_1\/q       macrocell56   1250   1250  992996  RISE       1
\Quad_2:bQuadDec:quad_A_delayed_2\/main_0  macrocell57   2244   3494  992996  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_2:bQuadDec:quad_A_delayed_2\/clock_0                 macrocell57         0      0  RISE       1



++++ Path 292 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Quad_2:bQuadDec:quad_A_delayed_1\/q
Path End       : \Quad_2:bQuadDec:quad_A_filt\/main_1
Capture Clock  : \Quad_2:bQuadDec:quad_A_filt\/clock_0
Path slack     : 992996p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SW_Quad_Clock:R#1 vs. SW_Quad_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3494
-------------------------------------   ---- 
End-of-path arrival time (ps)           3494
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_2:bQuadDec:quad_A_delayed_1\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                              model name    delay     AT   slack  edge  Fanout
------------------------------------  ------------  -----  -----  ------  ----  ------
\Quad_2:bQuadDec:quad_A_delayed_1\/q  macrocell56    1250   1250  992996  RISE       1
\Quad_2:bQuadDec:quad_A_filt\/main_1  macrocell120   2244   3494  992996  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_2:bQuadDec:quad_A_filt\/clock_0                      macrocell120        0      0  RISE       1



++++ Path 293 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Quad_2:bQuadDec:quad_A_filt\/q
Path End       : \Quad_2:bQuadDec:quad_A_filt\/main_3
Capture Clock  : \Quad_2:bQuadDec:quad_A_filt\/clock_0
Path slack     : 992998p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SW_Quad_Clock:R#1 vs. SW_Quad_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3492
-------------------------------------   ---- 
End-of-path arrival time (ps)           3492
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_2:bQuadDec:quad_A_filt\/clock_0                      macrocell120        0      0  RISE       1

Data path
pin name                              model name    delay     AT   slack  edge  Fanout
------------------------------------  ------------  -----  -----  ------  ----  ------
\Quad_2:bQuadDec:quad_A_filt\/q       macrocell120   1250   1250  980719  RISE       1
\Quad_2:bQuadDec:quad_A_filt\/main_3  macrocell120   2242   3492  992998  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_2:bQuadDec:quad_A_filt\/clock_0                      macrocell120        0      0  RISE       1



++++ Path 294 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Quad_2:bQuadDec:quad_A_delayed_2\/q
Path End       : \Quad_2:bQuadDec:quad_A_filt\/main_2
Capture Clock  : \Quad_2:bQuadDec:quad_A_filt\/clock_0
Path slack     : 993003p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SW_Quad_Clock:R#1 vs. SW_Quad_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3487
-------------------------------------   ---- 
End-of-path arrival time (ps)           3487
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_2:bQuadDec:quad_A_delayed_2\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                              model name    delay     AT   slack  edge  Fanout
------------------------------------  ------------  -----  -----  ------  ----  ------
\Quad_2:bQuadDec:quad_A_delayed_2\/q  macrocell57    1250   1250  993003  RISE       1
\Quad_2:bQuadDec:quad_A_filt\/main_2  macrocell120   2237   3487  993003  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_2:bQuadDec:quad_A_filt\/clock_0                      macrocell120        0      0  RISE       1



++++ Path 295 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Quad_2:bQuadDec:quad_B_delayed_2\/q
Path End       : \Quad_2:bQuadDec:quad_B_filt\/main_2
Capture Clock  : \Quad_2:bQuadDec:quad_B_filt\/clock_0
Path slack     : 993017p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SW_Quad_Clock:R#1 vs. SW_Quad_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3473
-------------------------------------   ---- 
End-of-path arrival time (ps)           3473
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_2:bQuadDec:quad_B_delayed_2\/clock_0                 macrocell60         0      0  RISE       1

Data path
pin name                              model name    delay     AT   slack  edge  Fanout
------------------------------------  ------------  -----  -----  ------  ----  ------
\Quad_2:bQuadDec:quad_B_delayed_2\/q  macrocell60    1250   1250  993017  RISE       1
\Quad_2:bQuadDec:quad_B_filt\/main_2  macrocell121   2223   3473  993017  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_2:bQuadDec:quad_B_filt\/clock_0                      macrocell121        0      0  RISE       1



++++ Path 296 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Quad_2:Net_1260\/q
Path End       : \Quad_2:bQuadDec:Stsreg\/status_2
Capture Clock  : \Quad_2:bQuadDec:Stsreg\/clock
Path slack     : 993245p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SW_Quad_Clock:R#1 vs. SW_Quad_Clock:R#2)   1000000
- Setup time                                                  -500
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6255
-------------------------------------   ---- 
End-of-path arrival time (ps)           6255
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_2:Net_1260\/clock_0                                  macrocell122        0      0  RISE       1

Data path
pin name                           model name    delay     AT   slack  edge  Fanout
---------------------------------  ------------  -----  -----  ------  ----  ------
\Quad_2:Net_1260\/q                macrocell122   1250   1250  979530  RISE       1
\Quad_2:bQuadDec:Stsreg\/status_2  statusicell9   5005   6255  993245  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_2:bQuadDec:Stsreg\/clock                             statusicell9        0      0  RISE       1



++++ Path 297 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Quad_3:Net_1260\/q
Path End       : \Quad_3:Cnt16:CounterUDB:sSTSReg:stsreg\/reset
Capture Clock  : \Quad_3:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 994058p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SW_Quad_Clock:R#1 vs. SW_Quad_Clock:R#2)   1000000
- Recovery time                                                  0
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1000000

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5942
-------------------------------------   ---- 
End-of-path arrival time (ps)           5942
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_3:Net_1260\/clock_0                                  macrocell90         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\Quad_3:Net_1260\/q                             macrocell90    1250   1250  974291  RISE       1
\Quad_3:Cnt16:CounterUDB:sSTSReg:stsreg\/reset  statusicell3   4692   5942  994058  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_3:Cnt16:CounterUDB:sSTSReg:stsreg\/clock             statusicell3        0      0  RISE       1



++++ Path 298 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Quad_2:Net_1260\/q
Path End       : \Quad_2:Cnt16:CounterUDB:sSTSReg:stsreg\/reset
Capture Clock  : \Quad_2:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 994831p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SW_Quad_Clock:R#1 vs. SW_Quad_Clock:R#2)   1000000
- Recovery time                                                  0
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1000000

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5169
-------------------------------------   ---- 
End-of-path arrival time (ps)           5169
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_2:Net_1260\/clock_0                                  macrocell122        0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\Quad_2:Net_1260\/q                             macrocell122   1250   1250  979530  RISE       1
\Quad_2:Cnt16:CounterUDB:sSTSReg:stsreg\/reset  statusicell8   3919   5169  994831  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Quad_2:Cnt16:CounterUDB:sSTSReg:stsreg\/clock             statusicell8        0      0  RISE       1



++++ Path 299 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Pan:PWMUDB:runmode_enable\/q
Path End       : \PWM_Pan:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_Pan:PWMUDB:genblk8:stsreg\/clock
Path slack     : 9980023p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                  9999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19477
-------------------------------------   ----- 
End-of-path arrival time (ps)           19477
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWM_Pan:PWMUDB:runmode_enable\/clock_0                    macrocell72         0      0  RISE       1

Data path
pin name                                  model name    delay     AT    slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -------  ----  ------
\PWM_Pan:PWMUDB:runmode_enable\/q         macrocell72    1250   1250  9980023  RISE       1
\PWM_Pan:PWMUDB:status_2\/main_0          macrocell18   10521  11771  9980023  RISE       1
\PWM_Pan:PWMUDB:status_2\/q               macrocell18    3350  15121  9980023  RISE       1
\PWM_Pan:PWMUDB:genblk8:stsreg\/status_2  statusicell1   4356  19477  9980023  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWM_Pan:PWMUDB:genblk8:stsreg\/clock                      statusicell1        0      0  RISE       1



++++ Path 300 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Pan:PWMUDB:runmode_enable\/q
Path End       : \PWM_Pan:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM_Pan:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 9981070p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -4230
--------------------------------------------   -------- 
End-of-path required time (ps)                  9995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14700
-------------------------------------   ----- 
End-of-path arrival time (ps)           14700
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWM_Pan:PWMUDB:runmode_enable\/clock_0                    macrocell72         0      0  RISE       1

Data path
pin name                                  model name     delay     AT    slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_Pan:PWMUDB:runmode_enable\/q         macrocell72     1250   1250  9980023  RISE       1
\PWM_Pan:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell8   8320   9570  9981070  RISE       1
\PWM_Pan:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell8   5130  14700  9981070  RISE       1
\PWM_Pan:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell9      0  14700  9981070  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWM_Pan:PWMUDB:sP16:pwmdp:u1\/clock                       datapathcell9       0      0  RISE       1



++++ Path 301 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Claw:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_Claw:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_Claw:PWMUDB:genblk8:stsreg\/clock
Path slack     : 9983184p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                  9999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16316
-------------------------------------   ----- 
End-of-path arrival time (ps)           16316
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWM_Claw:PWMUDB:sP16:pwmdp:u0\/clock                      datapathcell14      0      0  RISE       1

Data path
pin name                                   model name      delay     AT    slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  -------  ----  ------
\PWM_Claw:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell14    760    760  9983184  RISE       1
\PWM_Claw:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell15      0    760  9983184  RISE       1
\PWM_Claw:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell15   2740   3500  9983184  RISE       1
\PWM_Claw:PWMUDB:status_2\/main_1          macrocell27      5786   9286  9983184  RISE       1
\PWM_Claw:PWMUDB:status_2\/q               macrocell27      3350  12636  9983184  RISE       1
\PWM_Claw:PWMUDB:genblk8:stsreg\/status_2  statusicell5     3680  16316  9983184  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWM_Claw:PWMUDB:genblk8:stsreg\/clock                     statusicell5        0      0  RISE       1



++++ Path 302 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Claw:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_Claw:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM_Claw:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 9983447p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -4230
--------------------------------------------   -------- 
End-of-path required time (ps)                  9995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12323
-------------------------------------   ----- 
End-of-path arrival time (ps)           12323
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWM_Claw:PWMUDB:sP16:pwmdp:u0\/clock                      datapathcell14      0      0  RISE       1

Data path
pin name                                   model name      delay     AT    slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  -------  ----  ------
\PWM_Claw:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell14    760    760  9983184  RISE       1
\PWM_Claw:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell15      0    760  9983184  RISE       1
\PWM_Claw:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell15   2740   3500  9983184  RISE       1
\PWM_Claw:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell14   3693   7193  9983447  RISE       1
\PWM_Claw:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell14   5130  12323  9983447  RISE       1
\PWM_Claw:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell15      0  12323  9983447  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWM_Claw:PWMUDB:sP16:pwmdp:u1\/clock                      datapathcell15      0      0  RISE       1



++++ Path 303 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Pan:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_517/main_1
Capture Clock  : Net_517/clock_0
Path slack     : 9984002p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12488
-------------------------------------   ----- 
End-of-path arrival time (ps)           12488
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWM_Pan:PWMUDB:sP16:pwmdp:u0\/clock                       datapathcell8       0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_Pan:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell8   1520   1520  9984002  RISE       1
\PWM_Pan:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell9      0   1520  9984002  RISE       1
\PWM_Pan:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell9   2230   3750  9984002  RISE       1
Net_517/main_1                           macrocell75     8738  12488  9984002  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_517/clock_0                                            macrocell75         0      0  RISE       1



++++ Path 304 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Tilt:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_Tilt:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM_Tilt:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 9984163p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -4230
--------------------------------------------   -------- 
End-of-path required time (ps)                  9995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11607
-------------------------------------   ----- 
End-of-path arrival time (ps)           11607
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWM_Tilt:PWMUDB:sP16:pwmdp:u0\/clock                      datapathcell10      0      0  RISE       1

Data path
pin name                                   model name      delay     AT    slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  -------  ----  ------
\PWM_Tilt:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell10    760    760  9984163  RISE       1
\PWM_Tilt:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell11      0    760  9984163  RISE       1
\PWM_Tilt:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell11   2740   3500  9984163  RISE       1
\PWM_Tilt:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell10   2977   6477  9984163  RISE       1
\PWM_Tilt:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell10   5130  11607  9984163  RISE       1
\PWM_Tilt:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell11      0  11607  9984163  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWM_Tilt:PWMUDB:sP16:pwmdp:u1\/clock                      datapathcell11      0      0  RISE       1



++++ Path 305 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Pan:PWMUDB:runmode_enable\/q
Path End       : \PWM_Pan:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \PWM_Pan:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 9984349p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                  9993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9591
-------------------------------------   ---- 
End-of-path arrival time (ps)           9591
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWM_Pan:PWMUDB:runmode_enable\/clock_0                    macrocell72         0      0  RISE       1

Data path
pin name                                  model name     delay     AT    slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_Pan:PWMUDB:runmode_enable\/q         macrocell72     1250   1250  9980023  RISE       1
\PWM_Pan:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell9   8341   9591  9984349  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWM_Pan:PWMUDB:sP16:pwmdp:u1\/clock                       datapathcell9       0      0  RISE       1



++++ Path 306 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Pan:PWMUDB:runmode_enable\/q
Path End       : \PWM_Pan:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_Pan:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 9984370p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                  9993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9570
-------------------------------------   ---- 
End-of-path arrival time (ps)           9570
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWM_Pan:PWMUDB:runmode_enable\/clock_0                    macrocell72         0      0  RISE       1

Data path
pin name                                  model name     delay     AT    slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_Pan:PWMUDB:runmode_enable\/q         macrocell72     1250   1250  9980023  RISE       1
\PWM_Pan:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell8   8320   9570  9984370  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWM_Pan:PWMUDB:sP16:pwmdp:u0\/clock                       datapathcell8       0      0  RISE       1



++++ Path 307 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Claw:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_Claw:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_Claw:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 9986747p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                  9993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7193
-------------------------------------   ---- 
End-of-path arrival time (ps)           7193
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWM_Claw:PWMUDB:sP16:pwmdp:u0\/clock                      datapathcell14      0      0  RISE       1

Data path
pin name                                   model name      delay     AT    slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  -------  ----  ------
\PWM_Claw:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell14    760    760  9983184  RISE       1
\PWM_Claw:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell15      0    760  9983184  RISE       1
\PWM_Claw:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell15   2740   3500  9983184  RISE       1
\PWM_Claw:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell14   3693   7193  9986747  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWM_Claw:PWMUDB:sP16:pwmdp:u0\/clock                      datapathcell14      0      0  RISE       1



++++ Path 308 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Claw:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_Claw:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \PWM_Claw:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 9987306p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                  9993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6634
-------------------------------------   ---- 
End-of-path arrival time (ps)           6634
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWM_Claw:PWMUDB:sP16:pwmdp:u0\/clock                      datapathcell14      0      0  RISE       1

Data path
pin name                                   model name      delay     AT    slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  -------  ----  ------
\PWM_Claw:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell14    760    760  9983184  RISE       1
\PWM_Claw:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell15      0    760  9983184  RISE       1
\PWM_Claw:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell15   2740   3500  9983184  RISE       1
\PWM_Claw:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell15   3134   6634  9987306  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWM_Claw:PWMUDB:sP16:pwmdp:u1\/clock                      datapathcell15      0      0  RISE       1



++++ Path 309 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Tilt:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_Tilt:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_Tilt:PWMUDB:genblk8:stsreg\/clock
Path slack     : 9987426p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                  9999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12074
-------------------------------------   ----- 
End-of-path arrival time (ps)           12074
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWM_Tilt:PWMUDB:sP16:pwmdp:u0\/clock                      datapathcell10      0      0  RISE       1

Data path
pin name                                   model name      delay     AT    slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  -------  ----  ------
\PWM_Tilt:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell10    760    760  9984163  RISE       1
\PWM_Tilt:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell11      0    760  9984163  RISE       1
\PWM_Tilt:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell11   2740   3500  9984163  RISE       1
\PWM_Tilt:PWMUDB:status_2\/main_1          macrocell19      2981   6481  9987426  RISE       1
\PWM_Tilt:PWMUDB:status_2\/q               macrocell19      3350   9831  9987426  RISE       1
\PWM_Tilt:PWMUDB:genblk8:stsreg\/status_2  statusicell2     2243  12074  9987426  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWM_Tilt:PWMUDB:genblk8:stsreg\/clock                     statusicell2        0      0  RISE       1



++++ Path 310 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Tilt:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_Tilt:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_Tilt:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 9987463p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                  9993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6477
-------------------------------------   ---- 
End-of-path arrival time (ps)           6477
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWM_Tilt:PWMUDB:sP16:pwmdp:u0\/clock                      datapathcell10      0      0  RISE       1

Data path
pin name                                   model name      delay     AT    slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  -------  ----  ------
\PWM_Tilt:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell10    760    760  9984163  RISE       1
\PWM_Tilt:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell11      0    760  9984163  RISE       1
\PWM_Tilt:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell11   2740   3500  9984163  RISE       1
\PWM_Tilt:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell10   2977   6477  9987463  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWM_Tilt:PWMUDB:sP16:pwmdp:u0\/clock                      datapathcell10      0      0  RISE       1



++++ Path 311 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Tilt:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_Tilt:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \PWM_Tilt:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 9987594p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                  9993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6346
-------------------------------------   ---- 
End-of-path arrival time (ps)           6346
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWM_Tilt:PWMUDB:sP16:pwmdp:u0\/clock                      datapathcell10      0      0  RISE       1

Data path
pin name                                   model name      delay     AT    slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  -------  ----  ------
\PWM_Tilt:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell10    760    760  9984163  RISE       1
\PWM_Tilt:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell11      0    760  9984163  RISE       1
\PWM_Tilt:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell11   2740   3500  9984163  RISE       1
\PWM_Tilt:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell11   2846   6346  9987594  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWM_Tilt:PWMUDB:sP16:pwmdp:u1\/clock                      datapathcell11      0      0  RISE       1



++++ Path 312 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Pan:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_Pan:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \PWM_Pan:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 9987832p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                  9993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6108
-------------------------------------   ---- 
End-of-path arrival time (ps)           6108
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWM_Pan:PWMUDB:sP16:pwmdp:u0\/clock                       datapathcell8       0      0  RISE       1

Data path
pin name                                  model name     delay     AT    slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_Pan:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell8    760    760  9983307  RISE       1
\PWM_Pan:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell9      0    760  9983307  RISE       1
\PWM_Pan:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell9   2740   3500  9983307  RISE       1
\PWM_Pan:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell9   2608   6108  9987832  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWM_Pan:PWMUDB:sP16:pwmdp:u1\/clock                       datapathcell9       0      0  RISE       1



++++ Path 313 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Pan:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_Pan:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_Pan:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 9987833p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                  9993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6107
-------------------------------------   ---- 
End-of-path arrival time (ps)           6107
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWM_Pan:PWMUDB:sP16:pwmdp:u0\/clock                       datapathcell8       0      0  RISE       1

Data path
pin name                                  model name     delay     AT    slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_Pan:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell8    760    760  9983307  RISE       1
\PWM_Pan:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell9      0    760  9983307  RISE       1
\PWM_Pan:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell9   2740   3500  9983307  RISE       1
\PWM_Pan:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell8   2607   6107  9987833  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWM_Pan:PWMUDB:sP16:pwmdp:u0\/clock                       datapathcell8       0      0  RISE       1



++++ Path 314 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Pan:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_Pan:PWMUDB:prevCompare1\/main_0
Capture Clock  : \PWM_Pan:PWMUDB:prevCompare1\/clock_0
Path slack     : 9987917p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8573
-------------------------------------   ---- 
End-of-path arrival time (ps)           8573
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWM_Pan:PWMUDB:sP16:pwmdp:u0\/clock                       datapathcell8       0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_Pan:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell8   1520   1520  9984002  RISE       1
\PWM_Pan:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell9      0   1520  9984002  RISE       1
\PWM_Pan:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell9   2230   3750  9984002  RISE       1
\PWM_Pan:PWMUDB:prevCompare1\/main_0     macrocell73     4823   8573  9987917  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWM_Pan:PWMUDB:prevCompare1\/clock_0                      macrocell73         0      0  RISE       1



++++ Path 315 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Pan:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_Pan:PWMUDB:status_0\/main_1
Capture Clock  : \PWM_Pan:PWMUDB:status_0\/clock_0
Path slack     : 9987917p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8573
-------------------------------------   ---- 
End-of-path arrival time (ps)           8573
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWM_Pan:PWMUDB:sP16:pwmdp:u0\/clock                       datapathcell8       0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_Pan:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell8   1520   1520  9984002  RISE       1
\PWM_Pan:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell9      0   1520  9984002  RISE       1
\PWM_Pan:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell9   2230   3750  9984002  RISE       1
\PWM_Pan:PWMUDB:status_0\/main_1         macrocell74     4823   8573  9987917  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWM_Pan:PWMUDB:status_0\/clock_0                          macrocell74         0      0  RISE       1



++++ Path 316 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Tilt:PWMUDB:runmode_enable\/q
Path End       : \PWM_Tilt:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \PWM_Tilt:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 9987968p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                  9993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5972
-------------------------------------   ---- 
End-of-path arrival time (ps)           5972
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWM_Tilt:PWMUDB:runmode_enable\/clock_0                   macrocell76         0      0  RISE       1

Data path
pin name                                   model name      delay     AT    slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  -------  ----  ------
\PWM_Tilt:PWMUDB:runmode_enable\/q         macrocell76      1250   1250  9985186  RISE       1
\PWM_Tilt:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell11   4722   5972  9987968  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWM_Tilt:PWMUDB:sP16:pwmdp:u1\/clock                      datapathcell11      0      0  RISE       1



++++ Path 317 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Tilt:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_530/main_1
Capture Clock  : Net_530/clock_0
Path slack     : 9988147p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8343
-------------------------------------   ---- 
End-of-path arrival time (ps)           8343
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWM_Tilt:PWMUDB:sP16:pwmdp:u0\/clock                      datapathcell10      0      0  RISE       1

Data path
pin name                                  model name      delay     AT    slack  edge  Fanout
----------------------------------------  --------------  -----  -----  -------  ----  ------
\PWM_Tilt:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell10   1520   1520  9988147  RISE       1
\PWM_Tilt:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell11      0   1520  9988147  RISE       1
\PWM_Tilt:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell11   2230   3750  9988147  RISE       1
Net_530/main_1                            macrocell79      4593   8343  9988147  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_530/clock_0                                            macrocell79         0      0  RISE       1



++++ Path 318 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Tilt:PWMUDB:runmode_enable\/q
Path End       : \PWM_Tilt:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_Tilt:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 9988486p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                  9993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5454
-------------------------------------   ---- 
End-of-path arrival time (ps)           5454
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWM_Tilt:PWMUDB:runmode_enable\/clock_0                   macrocell76         0      0  RISE       1

Data path
pin name                                   model name      delay     AT    slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  -------  ----  ------
\PWM_Tilt:PWMUDB:runmode_enable\/q         macrocell76      1250   1250  9985186  RISE       1
\PWM_Tilt:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell10   4204   5454  9988486  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWM_Tilt:PWMUDB:sP16:pwmdp:u0\/clock                      datapathcell10      0      0  RISE       1



++++ Path 319 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Claw:PWMUDB:runmode_enable\/q
Path End       : \PWM_Claw:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \PWM_Claw:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 9988489p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                  9993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5451
-------------------------------------   ---- 
End-of-path arrival time (ps)           5451
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWM_Claw:PWMUDB:runmode_enable\/clock_0                   macrocell94         0      0  RISE       1

Data path
pin name                                   model name      delay     AT    slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  -------  ----  ------
\PWM_Claw:PWMUDB:runmode_enable\/q         macrocell94      1250   1250  9985177  RISE       1
\PWM_Claw:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell15   4201   5451  9988489  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWM_Claw:PWMUDB:sP16:pwmdp:u1\/clock                      datapathcell15      0      0  RISE       1



++++ Path 320 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Tilt:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_Tilt:PWMUDB:prevCompare1\/main_0
Capture Clock  : \PWM_Tilt:PWMUDB:prevCompare1\/clock_0
Path slack     : 9988695p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7795
-------------------------------------   ---- 
End-of-path arrival time (ps)           7795
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWM_Tilt:PWMUDB:sP16:pwmdp:u0\/clock                      datapathcell10      0      0  RISE       1

Data path
pin name                                  model name      delay     AT    slack  edge  Fanout
----------------------------------------  --------------  -----  -----  -------  ----  ------
\PWM_Tilt:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell10   1520   1520  9988147  RISE       1
\PWM_Tilt:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell11      0   1520  9988147  RISE       1
\PWM_Tilt:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell11   2230   3750  9988147  RISE       1
\PWM_Tilt:PWMUDB:prevCompare1\/main_0     macrocell77      4045   7795  9988695  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWM_Tilt:PWMUDB:prevCompare1\/clock_0                     macrocell77         0      0  RISE       1



++++ Path 321 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Claw:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_Claw:PWMUDB:prevCompare1\/main_0
Capture Clock  : \PWM_Claw:PWMUDB:prevCompare1\/clock_0
Path slack     : 9988879p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7611
-------------------------------------   ---- 
End-of-path arrival time (ps)           7611
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWM_Claw:PWMUDB:sP16:pwmdp:u0\/clock                      datapathcell14      0      0  RISE       1

Data path
pin name                                  model name      delay     AT    slack  edge  Fanout
----------------------------------------  --------------  -----  -----  -------  ----  ------
\PWM_Claw:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell14   1520   1520  9988879  RISE       1
\PWM_Claw:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell15      0   1520  9988879  RISE       1
\PWM_Claw:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell15   2230   3750  9988879  RISE       1
\PWM_Claw:PWMUDB:prevCompare1\/main_0     macrocell95      3861   7611  9988879  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWM_Claw:PWMUDB:prevCompare1\/clock_0                     macrocell95         0      0  RISE       1



++++ Path 322 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Claw:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_556/main_1
Capture Clock  : Net_556/clock_0
Path slack     : 9988879p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7611
-------------------------------------   ---- 
End-of-path arrival time (ps)           7611
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWM_Claw:PWMUDB:sP16:pwmdp:u0\/clock                      datapathcell14      0      0  RISE       1

Data path
pin name                                  model name      delay     AT    slack  edge  Fanout
----------------------------------------  --------------  -----  -----  -------  ----  ------
\PWM_Claw:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell14   1520   1520  9988879  RISE       1
\PWM_Claw:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell15      0   1520  9988879  RISE       1
\PWM_Claw:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell15   2230   3750  9988879  RISE       1
Net_556/main_1                            macrocell97      3861   7611  9988879  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_556/clock_0                                            macrocell97         0      0  RISE       1



++++ Path 323 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Claw:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_Claw:PWMUDB:status_0\/main_1
Capture Clock  : \PWM_Claw:PWMUDB:status_0\/clock_0
Path slack     : 9988888p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7602
-------------------------------------   ---- 
End-of-path arrival time (ps)           7602
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWM_Claw:PWMUDB:sP16:pwmdp:u0\/clock                      datapathcell14      0      0  RISE       1

Data path
pin name                                  model name      delay     AT    slack  edge  Fanout
----------------------------------------  --------------  -----  -----  -------  ----  ------
\PWM_Claw:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell14   1520   1520  9988879  RISE       1
\PWM_Claw:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell15      0   1520  9988879  RISE       1
\PWM_Claw:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell15   2230   3750  9988879  RISE       1
\PWM_Claw:PWMUDB:status_0\/main_1         macrocell96      3852   7602  9988888  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWM_Claw:PWMUDB:status_0\/clock_0                         macrocell96         0      0  RISE       1



++++ Path 324 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Claw:PWMUDB:runmode_enable\/q
Path End       : \PWM_Claw:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_Claw:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 9989036p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                  9993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4904
-------------------------------------   ---- 
End-of-path arrival time (ps)           4904
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWM_Claw:PWMUDB:runmode_enable\/clock_0                   macrocell94         0      0  RISE       1

Data path
pin name                                   model name      delay     AT    slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  -------  ----  ------
\PWM_Claw:PWMUDB:runmode_enable\/q         macrocell94      1250   1250  9985177  RISE       1
\PWM_Claw:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell14   3654   4904  9989036  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWM_Claw:PWMUDB:sP16:pwmdp:u0\/clock                      datapathcell14      0      0  RISE       1



++++ Path 325 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Claw:PWMUDB:runmode_enable\/q
Path End       : Net_556/main_0
Capture Clock  : Net_556/clock_0
Path slack     : 9989188p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7302
-------------------------------------   ---- 
End-of-path arrival time (ps)           7302
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWM_Claw:PWMUDB:runmode_enable\/clock_0                   macrocell94         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\PWM_Claw:PWMUDB:runmode_enable\/q  macrocell94   1250   1250  9985177  RISE       1
Net_556/main_0                      macrocell97   6052   7302  9989188  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_556/clock_0                                            macrocell97         0      0  RISE       1



++++ Path 326 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Tilt:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_Tilt:PWMUDB:status_0\/main_1
Capture Clock  : \PWM_Tilt:PWMUDB:status_0\/clock_0
Path slack     : 9990480p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6010
-------------------------------------   ---- 
End-of-path arrival time (ps)           6010
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWM_Tilt:PWMUDB:sP16:pwmdp:u0\/clock                      datapathcell10      0      0  RISE       1

Data path
pin name                                  model name      delay     AT    slack  edge  Fanout
----------------------------------------  --------------  -----  -----  -------  ----  ------
\PWM_Tilt:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell10   1520   1520  9988147  RISE       1
\PWM_Tilt:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell11      0   1520  9988147  RISE       1
\PWM_Tilt:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell11   2230   3750  9988147  RISE       1
\PWM_Tilt:PWMUDB:status_0\/main_1         macrocell78      2260   6010  9990480  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWM_Tilt:PWMUDB:status_0\/clock_0                         macrocell78         0      0  RISE       1



++++ Path 327 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Claw:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM_Claw:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM_Claw:PWMUDB:runmode_enable\/clock_0
Path slack     : 9990954p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5536
-------------------------------------   ---- 
End-of-path arrival time (ps)           5536
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWM_Claw:PWMUDB:genblk1:ctrlreg\/clock                    controlcell7        0      0  RISE       1

Data path
pin name                                     model name    delay     AT    slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  -------  ----  ------
\PWM_Claw:PWMUDB:genblk1:ctrlreg\/control_7  controlcell7   1210   1210  9990954  RISE       1
\PWM_Claw:PWMUDB:runmode_enable\/main_0      macrocell94    4326   5536  9990954  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWM_Claw:PWMUDB:runmode_enable\/clock_0                   macrocell94         0      0  RISE       1



++++ Path 328 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Pan:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM_Pan:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM_Pan:PWMUDB:runmode_enable\/clock_0
Path slack     : 9991605p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4885
-------------------------------------   ---- 
End-of-path arrival time (ps)           4885
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWM_Pan:PWMUDB:genblk1:ctrlreg\/clock                     controlcell4        0      0  RISE       1

Data path
pin name                                    model name    delay     AT    slack  edge  Fanout
------------------------------------------  ------------  -----  -----  -------  ----  ------
\PWM_Pan:PWMUDB:genblk1:ctrlreg\/control_7  controlcell4   1210   1210  9991605  RISE       1
\PWM_Pan:PWMUDB:runmode_enable\/main_0      macrocell72    3675   4885  9991605  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWM_Pan:PWMUDB:runmode_enable\/clock_0                    macrocell72         0      0  RISE       1



++++ Path 329 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Pan:PWMUDB:runmode_enable\/q
Path End       : Net_517/main_0
Capture Clock  : Net_517/clock_0
Path slack     : 9992024p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4466
-------------------------------------   ---- 
End-of-path arrival time (ps)           4466
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWM_Pan:PWMUDB:runmode_enable\/clock_0                    macrocell72         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\PWM_Pan:PWMUDB:runmode_enable\/q  macrocell72   1250   1250  9980023  RISE       1
Net_517/main_0                     macrocell75   3216   4466  9992024  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_517/clock_0                                            macrocell75         0      0  RISE       1



++++ Path 330 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Tilt:PWMUDB:prevCompare1\/q
Path End       : \PWM_Tilt:PWMUDB:status_0\/main_0
Capture Clock  : \PWM_Tilt:PWMUDB:status_0\/clock_0
Path slack     : 9992336p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4154
-------------------------------------   ---- 
End-of-path arrival time (ps)           4154
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWM_Tilt:PWMUDB:prevCompare1\/clock_0                     macrocell77         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\PWM_Tilt:PWMUDB:prevCompare1\/q   macrocell77   1250   1250  9992336  RISE       1
\PWM_Tilt:PWMUDB:status_0\/main_0  macrocell78   2904   4154  9992336  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWM_Tilt:PWMUDB:status_0\/clock_0                         macrocell78         0      0  RISE       1



++++ Path 331 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Tilt:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM_Tilt:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM_Tilt:PWMUDB:runmode_enable\/clock_0
Path slack     : 9992453p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4037
-------------------------------------   ---- 
End-of-path arrival time (ps)           4037
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWM_Tilt:PWMUDB:genblk1:ctrlreg\/clock                    controlcell5        0      0  RISE       1

Data path
pin name                                     model name    delay     AT    slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  -------  ----  ------
\PWM_Tilt:PWMUDB:genblk1:ctrlreg\/control_7  controlcell5   1210   1210  9992453  RISE       1
\PWM_Tilt:PWMUDB:runmode_enable\/main_0      macrocell76    2827   4037  9992453  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWM_Tilt:PWMUDB:runmode_enable\/clock_0                   macrocell76         0      0  RISE       1



++++ Path 332 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Pan:PWMUDB:prevCompare1\/q
Path End       : \PWM_Pan:PWMUDB:status_0\/main_0
Capture Clock  : \PWM_Pan:PWMUDB:status_0\/clock_0
Path slack     : 9992931p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3559
-------------------------------------   ---- 
End-of-path arrival time (ps)           3559
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWM_Pan:PWMUDB:prevCompare1\/clock_0                      macrocell73         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\PWM_Pan:PWMUDB:prevCompare1\/q   macrocell73   1250   1250  9992931  RISE       1
\PWM_Pan:PWMUDB:status_0\/main_0  macrocell74   2309   3559  9992931  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWM_Pan:PWMUDB:status_0\/clock_0                          macrocell74         0      0  RISE       1



++++ Path 333 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Claw:PWMUDB:prevCompare1\/q
Path End       : \PWM_Claw:PWMUDB:status_0\/main_0
Capture Clock  : \PWM_Claw:PWMUDB:status_0\/clock_0
Path slack     : 9992942p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3548
-------------------------------------   ---- 
End-of-path arrival time (ps)           3548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWM_Claw:PWMUDB:prevCompare1\/clock_0                     macrocell95         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\PWM_Claw:PWMUDB:prevCompare1\/q   macrocell95   1250   1250  9992942  RISE       1
\PWM_Claw:PWMUDB:status_0\/main_0  macrocell96   2298   3548  9992942  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWM_Claw:PWMUDB:status_0\/clock_0                         macrocell96         0      0  RISE       1



++++ Path 334 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Tilt:PWMUDB:runmode_enable\/q
Path End       : Net_530/main_0
Capture Clock  : Net_530/clock_0
Path slack     : 9992943p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3547
-------------------------------------   ---- 
End-of-path arrival time (ps)           3547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWM_Tilt:PWMUDB:runmode_enable\/clock_0                   macrocell76         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\PWM_Tilt:PWMUDB:runmode_enable\/q  macrocell76   1250   1250  9985186  RISE       1
Net_530/main_0                      macrocell79   2297   3547  9992943  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_530/clock_0                                            macrocell79         0      0  RISE       1



++++ Path 335 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Claw:PWMUDB:status_0\/q
Path End       : \PWM_Claw:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \PWM_Claw:PWMUDB:genblk8:stsreg\/clock
Path slack     : 9994567p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                  9999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4933
-------------------------------------   ---- 
End-of-path arrival time (ps)           4933
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWM_Claw:PWMUDB:status_0\/clock_0                         macrocell96         0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\PWM_Claw:PWMUDB:status_0\/q               macrocell96    1250   1250  9994567  RISE       1
\PWM_Claw:PWMUDB:genblk8:stsreg\/status_0  statusicell5   3683   4933  9994567  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWM_Claw:PWMUDB:genblk8:stsreg\/clock                     statusicell5        0      0  RISE       1



++++ Path 336 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Pan:PWMUDB:status_0\/q
Path End       : \PWM_Pan:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \PWM_Pan:PWMUDB:genblk8:stsreg\/clock
Path slack     : 9995950p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                  9999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3550
-------------------------------------   ---- 
End-of-path arrival time (ps)           3550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWM_Pan:PWMUDB:status_0\/clock_0                          macrocell74         0      0  RISE       1

Data path
pin name                                  model name    delay     AT    slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -------  ----  ------
\PWM_Pan:PWMUDB:status_0\/q               macrocell74    1250   1250  9995950  RISE       1
\PWM_Pan:PWMUDB:genblk8:stsreg\/status_0  statusicell1   2300   3550  9995950  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWM_Pan:PWMUDB:genblk8:stsreg\/clock                      statusicell1        0      0  RISE       1



++++ Path 337 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Tilt:PWMUDB:status_0\/q
Path End       : \PWM_Tilt:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \PWM_Tilt:PWMUDB:genblk8:stsreg\/clock
Path slack     : 9995994p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                  9999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3506
-------------------------------------   ---- 
End-of-path arrival time (ps)           3506
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWM_Tilt:PWMUDB:status_0\/clock_0                         macrocell78         0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\PWM_Tilt:PWMUDB:status_0\/q               macrocell78    1250   1250  9995994  RISE       1
\PWM_Tilt:PWMUDB:genblk8:stsreg\/status_0  statusicell2   2256   3506  9995994  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWM_Tilt:PWMUDB:genblk8:stsreg\/clock                     statusicell2        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

