Determining the location of the ModelSim executable...

Using: f:/quartus_18/modelsim_ase/win32aloem/

To specify a ModelSim executable directory, select: Tools -> Options -> EDA Tool Options
Note: if both ModelSim-Altera and ModelSim executables are available, ModelSim-Altera will be used.

**** Generating the ModelSim Testbench ****

quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off Top -c Top --vector_source="M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/BitShifter_TestBench.vwf" --testbench_file="M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/simulation/qsim/BitShifter_TestBench.vwf.vt"

Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition
    Info: Copyright (C) 2018  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details.
    Info: Processing started: Tue Aug 11 19:26:38 2020
Info: Command: quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off Top -c Top --vector_source=M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/BitShifter_TestBench.vwf --testbench_file=M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/simulation/qsim/BitShifter_TestBench.vwf.vt
Warning (20013): Ignored 19 assignments for entity "Nios_Screen_Reader" -- entity does not exist in design
Warning (20013): Ignored 22 assignments for entity "Nios_Screen_Reader_Address" -- entity does not exist in design
Warning (20013): Ignored 23 assignments for entity "Nios_Screen_Reader_DATA" -- entity does not exist in design
Warning (20013): Ignored 23 assignments for entity "Nios_Screen_Reader_Event_Register" -- entity does not exist in design
Warning (20013): Ignored 24 assignments for entity "Nios_Screen_Reader_JTAG" -- entity does not exist in design
Warning (20013): Ignored 22 assignments for entity "Nios_Screen_Reader_Loading_Percentage" -- entity does not exist in design
Warning (20013): Ignored 172 assignments for entity "Nios_Screen_Reader_NiosII" -- entity does not exist in design
Warning (20013): Ignored 179 assignments for entity "Nios_Screen_Reader_NiosII_cpu" -- entity does not exist in design
Warning (20013): Ignored 34 assignments for entity "Nios_Screen_Reader_OnChip_memory" -- entity does not exist in design
Warning (20013): Ignored 74 assignments for entity "Nios_Screen_Reader_PLL" -- entity does not exist in design
Warning (20013): Ignored 22 assignments for entity "Nios_Screen_Reader_Response_Register" -- entity does not exist in design
Warning (20013): Ignored 10 assignments for entity "Nios_Screen_Reader_SystemID" -- entity does not exist in design
Warning (20013): Ignored 14 assignments for entity "Nios_Screen_Reader_irq_mapper" -- entity does not exist in design
Warning (20013): Ignored 12 assignments for entity "Nios_Screen_Reader_mm_interconnect_0" -- entity does not exist in design
Warning (20013): Ignored 32 assignments for entity "Nios_Screen_Reader_mm_interconnect_0_avalon_st_adapter" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "Nios_Screen_Reader_mm_interconnect_0_avalon_st_adapter_error_adapter_0" -- entity does not exist in design
Warning (20013): Ignored 17 assignments for entity "Nios_Screen_Reader_mm_interconnect_0_cmd_demux" -- entity does not exist in design
Warning (20013): Ignored 17 assignments for entity "Nios_Screen_Reader_mm_interconnect_0_cmd_demux_001" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "Nios_Screen_Reader_mm_interconnect_0_cmd_mux" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "Nios_Screen_Reader_mm_interconnect_0_cmd_mux_002" -- entity does not exist in design
Warning (20013): Ignor
ed 36 assignments for entity "Nios_Screen_Reader_mm_interconnect_0_router" -- entity does not exist in design
Warning (20013): Ignored 36 assignments for entity "Nios_Screen_Reader_mm_interconnect_0_router_001" -- entity does not exist in design
Warning (20013): Ignored 36 assignments for entity "Nios_Screen_Reader_mm_interconnect_0_router_002" -- entity does not exist in design
Warning (20013): Ignored 36 assignments for entity "Nios_Screen_Reader_mm_interconnect_0_router_004" -- entity does not exist in design
Warning (20013): Ignored 17 assignments for entity "Nios_Screen_Reader_mm_interconnect_0_rsp_demux" -- entity does not exist in design
Warning (20013): Ignored 17 assignments for entity "Nios_Screen_Reader_mm_interconnect_0_rsp_demux_002" -- entity does not exist in design
Warning (20013): Ignored 17 assignments for entity "Nios_Screen_Reader_mm_interconnect_0_rsp_demux_003" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "Nios_Screen_Reader_mm_interconnect_0_rsp_mux" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "Nios_Screen_Reader_mm_interconnect_0_rsp_mux_001" -- entity does not exist in design
Warning (20013): Ignored 23 assignments for entity "altera_avalon_sc_fifo" -- entity does not exist in design
Warning (20013): Ignored 23 assignments for entity "altera_avalon_st_handshake_clock_crosser" -- entity does not exist in design
Warning (20013): Ignored 64 assignments for entity "altera_merlin_master_agent" -- entity does not exist in design
Warning (20013): Ignored 55 assignments for entity "altera_merlin_master_translator" -- entity does not exist in design
Warning (20013): Ignored 53 assignments for entity "altera_merlin_slave_agent" -- entity does not exist in design
Warning (20013): Ignored 68 assignments for entity "altera_merlin_slave_translator" -- entity does not exist in design
Warning (20013): Ignored 34 assignments for entity "altera_merlin_traffic_limiter" -- entity does not exist in design
Warning (20013): Ignored 35 assignments for entity "altera_reset_controller" -- entity does not exist in design
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.

n't find port "ShiftedNumber[8]" in design

Completed successfully. 

Completed successfully. 

**** Generating the functional simulation netlist ****

quartus_eda --write_settings_files=off --simulation --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory="M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/simulation/qsim/" Top -c Top

Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition
    Info: Copyright (C) 2018  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details.
    Info: Processing started: Tue Aug 11 19:26:39 2020
Info: Command: quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory=M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/simulation/qsim/ Top -c Top
Warning (20013): Ignored 19 assignments for entity "Nios_Screen_Reader" -- entity does not exist in design
Warning (20013): Ignored 22 assignments for entity "Nios_Screen_Reader_Address" -- entity does not exist in design
Warning (20013): Ignored 23 assignments for entity "Nios_Screen_Reader_DATA" -- entity does not exist in design
Warning (20013): Ignored 23 assignments for entity "Nios_Screen_Reader_Event_Register" -- entity does not exist in design
Warning (20013): Ignored 24 assignments for entity "Nios_Screen_Reader_JTAG" -- entity does not exist in design
Warning (20013): Ignored 22 assignments for entity "Nios_Screen_Reader_Loading_Percentage" -- entity does not exist in design
Warning (20013): Ignored 172 assignments for entity "Nios_Screen_Reader_NiosII" -- entity does not exist in design
Warning (20013): Ignored 179 assignments for entity "Nios_Screen_Reader_NiosII_cpu" -- entity does not exist in design
Warning (20013): Ignored 34 assignments for entity "Nios_Screen_Reader_OnChip_memory" -- entity does not exist in design
Warning (20013): Ignored 74 assignments for entity "Nios_Screen_Reader_PLL" -- entity does not exist in design
Warning (20013): Ignored 22 assignments for entity "Nios_Screen_Reader_Response_Register" -- entity does not exist in design
Warning (20013): Ignored 10 assignments for entity "Nios_Screen_Reader_SystemID" -- entity does not exist in design
Warning (20013): Ignored 14 assignments for entity "Nios_Screen_Reader_irq_mapper" -- entity does not exist in design
Warning (20013): Ignored 12 assignments for entity "Nios_Screen_Reader_mm_interconnect_0" -- entity does not exist in design
Warning (20013): Ignored 32 assignments for entity "Nios_Screen_Reader_mm_interconnect_0_avalon_st_adapter" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "Nios_Screen_Reader_mm_interconnect_0_avalon_st_adapter_error_adapter_0" -- entity does not exist in design
Warning (20013): Ignored 17 assignments for entity "Nios_Screen_Reader_mm_interconnect_0_cmd_demux" -- entity does not exist in design
Warning (20013): Ignored 17 assignments for entity "Nios_Screen_Reader_mm_interconnect_0_cmd_demux_001" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "Nios_Screen_Reader_mm_interconnect_0_cmd_mux" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "Nios_Screen_Reader_mm_interconnect_0_cmd_mux_002" -- entity does not exist in design
Warning (20013): Ignored 36 assignments for entity "Nios_Screen_Reader_mm_interconnect_0_router" -- entity does not exist in design
Warning (20013): Ig
nored 36 assignments for entity "Nios_Screen_Reader_mm_interconnect_0_router_001" -- entity does not exist in design
Warning (20013): Ignored 36 assignments for entity "Nios_Screen_Reader_mm_interconnect_0_router_002" -- entity does not exist in design
Warning (20013): Ignored 36 assignments for entity "Nios_Screen_Reader_mm_interconnect_0_router_004" -- entity does not exist in design
Warning (20013): Ignored 17 assignments for entity "Nios_Screen_Reader_mm_interconnect_0_rsp_demux" -- entity does not exist in design
Warning (20013): Ignored 17 assignments for entity "Nios_Screen_Reader_mm_interconnect_0_rsp_demux_002" -- entity does not exist in design
Warning (20013): Ignored 17 assignments for entity "Nios_Screen_Reader_mm_interconnect_0_rsp_demux_003" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "Nios_Screen_Reader_mm_interconnect_0_rsp_mux" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "Nios_Screen_Reader_mm_interconnect_0_rsp_mux_001" -- entity does not exist in design
Warning (20013): Ignored 23 assignments for entity "altera_avalon_sc_fifo" -- entity does not exist in design
Warning (20013): Ignored 23 assignments for entity "altera_avalon_st_handshake_clock_crosser" -- entity does not exist in design
Warning (20013): Ignored 64 assignments for entity "altera_merlin_master_agent" -- entity does not exist in design
Warning (20013): Ignored 55 assignments for entity "altera_merlin_master_translator" -- entity does not exist in design
Warning (20013): Ignored 53 assignments for entity "altera_merlin_slave_agent" -- entity does not exist in design
Warning (20013): Ignored 68 assignments for entity "altera_merlin_slave_translator" -- entity does not exist in design
Warning (20013): Ignored 34 assignments for entity "altera_merlin_traffic_limiter" -- entity does not exist in design
Warning (20013): Ignored 35 assignments for entity "altera_reset_controller" -- entity does not exist in design
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (204019): Generated file Top.vo in folder "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/simulation/qsim//" for EDA simulation tool
Info: Quartus Prime EDA Netlist Writer was successful. 0 errors, 38 warnings
    Info: Peak virtual memory: 4649 megabytes
    Info: Processing ended: Tue Aug 11 19:26:40 2020
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01

Completed successfully. 

**** Generating the ModelSim .do script ****

M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/simulation/qsim/Top.do generated.

Completed successfully. 

**** Running the ModelSim simulation ****

f:/quartus_18/modelsim_ase/win32aloem//vsim -c -do Top.do

Reading F:/Quartus_18/modelsim_ase/tcl/vsim/pref.tcl

# 10.5b


# do Top.do

# ** Warning: (vlib-34) Library already exists at "work".

# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:26:42 on Aug 11,2020
# vlog -work work Top.vo 

# -- Compiling module BitShifter
# -- Compiling module hard_block
# 
# Top level modules:
# 	BitShifter

# End time: 19:26:43 on Aug 11,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:26:43 on Aug 11,2020
# vlog -work work BitShifter_TestBench.vwf.vt 
# -- Compiling module BitShifter_vlg_vec_tst
# 
# Top level modules:
# 	BitShifter_vlg_vec_tst
# End time: 19:26:43 on Aug 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0

# vsim -novopt -c -t 1ps -L cycloneive_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.BitShifter_vlg_vec_tst 
# Start time: 19:26:44 on Aug 11,2020
# Loading work.BitShifter_vlg_vec_tst
# Loading work.BitShifter
# Loading work.hard_block
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading altera_ver.dffeas
# Loading altera_ver.PRIM_GDFF_LOW
# after#26
# ** Note: $finish    : BitShifter_TestBench.vwf.vt(54)
#    Time: 1 us  Iteration: 0  Instance: /BitShifter_vlg_vec_tst
# End time: 19:26:44 on Aug 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0

Completed successfully. 

**** Converting ModelSim VCD to vector waveform ****

Reading M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/BitShifter_TestBench.vwf...

Reading M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/simulation/qsim/Top.msim.vcd...

Processing channel transitions... 

Writing the resulting VWF to M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/simulation/qsim/Top_20200811192645.sim.vwf

Finished VCD to VWF conversion.

Completed successfully. 

All completed.