### DO NOT EDIT THIS FILE
### This file is auto-generated by the Dyad command-line compiler.
### If you edit this code it is likely to get overwritten.
### Instead, update the Dyad source code and regenerate this file


using DyadInterface

@kwdef mutable struct SimpleSineRLCTransientSpec <: AbstractTransientAnalysisSpec
  name::Symbol = :SimpleSineRLCTransient
  var"alg"::String = "auto"
  var"start"::Float64 = 0
  var"stop"::Float64 = 10
  var"abstol"::Float64 = 0.01
  var"reltol"::Float64 = 0.001
  var"saveat"::Float64 = 0
  var"dtmax"::Float64 = 0
  # An RLC circuit with Sine voltage input
  var"model"::Union{Nothing, ODESystem} = SinRLC(; name=:SinRLC)
end

function DyadInterface.run_analysis(spec::SimpleSineRLCTransientSpec)
  spec.model = DyadInterface.update_model(spec.model, (; ))
  base_spec = TransientAnalysisSpec(;
    name=:TransientAnalysis, alg=spec.alg, start=spec.start, stop=spec.stop, abstol=spec.abstol, reltol=spec.reltol, saveat=spec.saveat, dtmax=spec.dtmax, model=spec.model
  )
  run_analysis(base_spec)
end

SimpleSineRLCTransient(;kwargs...) = run_analysis(SimpleSineRLCTransientSpec(;kwargs...))
export SimpleSineRLCTransient, SimpleSineRLCTransientSpec
export SimpleSineRLCTransientSpec, SimpleSineRLCTransient
