Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Sat Jun 12 18:23:52 2021
| Host         : koutarou-ws running 64-bit Ubuntu 16.04.7 LTS
| Command      : report_utilization -file xxv_ethernet_0_exdes_utilization_placed.rpt -pb xxv_ethernet_0_exdes_utilization_placed.pb
| Design       : xxv_ethernet_0_exdes
| Device       : xczu19egffvc1760-2
| Design State : Fully Placed
-------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+-------+-------+-----------+-------+
|          Site Type         |  Used | Fixed | Available | Util% |
+----------------------------+-------+-------+-----------+-------+
| CLB LUTs                   | 18502 |     0 |    522720 |  3.54 |
|   LUT as Logic             | 16963 |     0 |    522720 |  3.25 |
|   LUT as Memory            |  1539 |     0 |    161280 |  0.95 |
|     LUT as Distributed RAM |  1114 |     0 |           |       |
|     LUT as Shift Register  |   425 |     0 |           |       |
| CLB Registers              | 22639 |     0 |   1045440 |  2.17 |
|   Register as Flip Flop    | 21903 |     0 |   1045440 |  2.10 |
|   Register as Latch        |   736 |     0 |   1045440 |  0.07 |
| CARRY8                     |    95 |     0 |     65340 |  0.15 |
| F7 Muxes                   |   534 |     0 |    261360 |  0.20 |
| F8 Muxes                   |    72 |     0 |    130680 |  0.06 |
| F9 Muxes                   |     0 |     0 |     65340 |  0.00 |
+----------------------------+-------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 81    |          Yes |           - |          Set |
| 754   |          Yes |           - |        Reset |
| 627   |          Yes |         Set |            - |
| 21177 |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+-------+-------+-----------+-------+
|                  Site Type                 |  Used | Fixed | Available | Util% |
+--------------------------------------------+-------+-------+-----------+-------+
| CLB                                        |  4145 |     0 |     65340 |  6.34 |
|   CLBL                                     |  2226 |     0 |           |       |
|   CLBM                                     |  1919 |     0 |           |       |
| LUT as Logic                               | 16963 |     0 |    522720 |  3.25 |
|   using O5 output only                     |   299 |       |           |       |
|   using O6 output only                     | 13724 |       |           |       |
|   using O5 and O6                          |  2940 |       |           |       |
| LUT as Memory                              |  1539 |     0 |    161280 |  0.95 |
|   LUT as Distributed RAM                   |  1114 |     0 |           |       |
|     using O5 output only                   |     0 |       |           |       |
|     using O6 output only                   |    16 |       |           |       |
|     using O5 and O6                        |  1098 |       |           |       |
|   LUT as Shift Register                    |   425 |     0 |           |       |
|     using O5 output only                   |     0 |       |           |       |
|     using O6 output only                   |   409 |       |           |       |
|     using O5 and O6                        |    16 |       |           |       |
| CLB Registers                              | 22639 |     0 |   1045440 |  2.17 |
|   Register driven from within the CLB      |  9359 |       |           |       |
|   Register driven from outside the CLB     | 13280 |       |           |       |
|     LUT in front of the register is unused |  9629 |       |           |       |
|     LUT in front of the register is used   |  3651 |       |           |       |
| Unique Control Sets                        |   980 |       |    130680 |  0.75 |
+--------------------------------------------+-------+-------+-----------+-------+
* Note: Available Control Sets calculated as CLB Registers / 8, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+-------+-------+-----------+-------+
|     Site Type     |  Used | Fixed | Available | Util% |
+-------------------+-------+-------+-----------+-------+
| Block RAM Tile    | 132.5 |     0 |       984 | 13.47 |
|   RAMB36/FIFO*    |   130 |     0 |       984 | 13.21 |
|     RAMB36E2 only |   130 |       |           |       |
|   RAMB18          |     5 |     0 |      1968 |  0.25 |
|     RAMB18E2 only |     5 |       |           |       |
| URAM              |    10 |     0 |       128 |  7.81 |
+-------------------+-------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| DSPs      |    0 |     0 |      1968 |  0.00 |
+-----------+------+-------+-----------+-------+


5. I/O
------

+------------------+------+-------+-----------+-------+
|     Site Type    | Used | Fixed | Available | Util% |
+------------------+------+-------+-----------+-------+
| Bonded IOB       |    8 |     8 |       512 |  1.56 |
| HPIOB_M          |    0 |     0 |       192 |  0.00 |
| HPIOB_S          |    0 |     0 |       192 |  0.00 |
| HDIOB_M          |    4 |     4 |        48 |  8.33 |
|   INPUT          |    0 |       |           |       |
|   OUTPUT         |    4 |       |           |       |
|   BIDIR          |    0 |       |           |       |
| HDIOB_S          |    4 |     4 |        48 |  8.33 |
|   INPUT          |    0 |       |           |       |
|   OUTPUT         |    4 |       |           |       |
|   BIDIR          |    0 |       |           |       |
| HPIOB_SNGL       |    0 |     0 |        32 |  0.00 |
| HPIOBDIFFINBUF   |    0 |     0 |       264 |  0.00 |
| HPIOBDIFFOUTBUF  |    0 |     0 |       264 |  0.00 |
| HDIOBDIFFINBUF   |    0 |     0 |        48 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |        88 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |       572 |  0.00 |
| BITSLICE_TX      |    0 |     0 |        88 |  0.00 |
| RIU_OR           |    0 |     0 |        44 |  0.00 |
+------------------+------+-------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |   12 |     0 |       940 |  1.28 |
|   BUFGCE             |    9 |     0 |       280 |  3.21 |
|   BUFGCE_DIV         |    0 |     0 |        44 |  0.00 |
|   BUFG_GT            |    2 |     0 |       456 |  0.44 |
|   BUFG_PS            |    1 |     0 |        72 |  1.39 |
|   BUFGCTRL*          |    0 |     0 |        88 |  0.00 |
| PLL                  |    0 |     0 |        22 |  0.00 |
| MMCM                 |    1 |     0 |        11 |  9.09 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+-----------+--------+
|    Site Type    | Used | Fixed | Available |  Util% |
+-----------------+------+-------+-----------+--------+
| CMACE4          |    0 |     0 |         4 |   0.00 |
| GTHE4_CHANNEL   |    0 |     0 |        32 |   0.00 |
| GTHE4_COMMON    |    0 |     0 |         8 |   0.00 |
| GTYE4_CHANNEL   |    1 |     1 |        16 |   6.25 |
| GTYE4_COMMON    |    1 |     0 |         4 |  25.00 |
| ILKNE4          |    0 |     0 |         4 |   0.00 |
| OBUFDS_GTE4     |    0 |     0 |        24 |   0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |        24 |   0.00 |
| PCIE40E4        |    0 |     0 |         5 |   0.00 |
| PS8             |    1 |     0 |         1 | 100.00 |
| SYSMONE4        |    0 |     0 |         1 |   0.00 |
+-----------------+------+-------+-----------+--------+


8. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


9. Primitives
-------------

+---------------+-------+---------------------+
|    Ref Name   |  Used | Functional Category |
+---------------+-------+---------------------+
| FDRE          | 21177 |            Register |
| LUT6          |  8075 |                 CLB |
| LUT5          |  4329 |                 CLB |
| LUT3          |  3257 |                 CLB |
| LUT4          |  2494 |                 CLB |
| RAMD32        |  1910 |                 CLB |
| LUT2          |  1321 |                 CLB |
| LDCE          |   736 |            Register |
| FDSE          |   627 |            Register |
| MUXF7         |   534 |                 CLB |
| LUT1          |   427 |                 CLB |
| RAMS32        |   286 |                 CLB |
| SRLC32E       |   274 |                 CLB |
| SRL16E        |   167 |                 CLB |
| RAMB36E2      |   130 |           Block Ram |
| CARRY8        |    95 |                 CLB |
| FDPE          |    81 |            Register |
| MUXF8         |    72 |                 CLB |
| FDCE          |    18 |            Register |
| RAMD64E       |    16 |                 CLB |
| URAM288       |    10 |           Block Ram |
| BUFGCE        |     9 |               Clock |
| OBUFT         |     6 |                 I/O |
| RAMB18E2      |     5 |           Block Ram |
| OBUF          |     2 |                 I/O |
| BUFG_GT_SYNC  |     2 |               Clock |
| BUFG_GT       |     2 |               Clock |
| PS8           |     1 |            Advanced |
| MMCME4_ADV    |     1 |               Clock |
| IBUFDS_GTE4   |     1 |                 I/O |
| GTYE4_COMMON  |     1 |            Advanced |
| GTYE4_CHANNEL |     1 |            Advanced |
| BUFG_PS       |     1 |               Clock |
+---------------+-------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+------------------------------+------+
|           Ref Name           | Used |
+------------------------------+------+
| topic_blk_mem_gen_0          |    1 |
| sub_blk_mem_gen_0            |    1 |
| design_1_zynq_ultra_ps_e_0_0 |    1 |
| design_1_smartconnect_0_0    |    1 |
| design_1_proc_sys_reset_0_0  |    1 |
| design_1_clk_wiz_0_0         |    1 |
| design_1_clk_sync_0_0        |    1 |
| design_1_axi32regs_0_0       |    1 |
+------------------------------+------+


