`begin_keywords "1800-2005"
module IXC_OFIFO ( ackClk, ackLen );
input wire logic ackClk ;
input wire logic[17 : 0] ackLen ;
endmodule
`end_keywords
/**portGenericDumpBegin ackClk ackLen portGenericDumpEnd**/
/**ParamPreferVectorBegin ParamPreferVectorEnd**/
