{
  "module_name": "cheatsheet.txt",
  "hash_id": "66d5e2ae6b9a2ddc3befde7d97e7132c1d9c82ff2fd4695fb9163ba6103c5c61",
  "original_prompt": "Ingested from linux-6.6.14/tools/memory-model/Documentation/cheatsheet.txt",
  "human_readable_source": "                                  Prior Operation     Subsequent Operation\n                                  ---------------  ---------------------------\n                               C  Self  R  W  RMW  Self  R  W  DR  DW  RMW  SV\n                              --  ----  -  -  ---  ----  -  -  --  --  ---  --\n\nRelaxed store                        Y                                       Y\nRelaxed load                         Y                          Y   Y        Y\nRelaxed RMW operation                Y                          Y   Y        Y\nrcu_dereference()                    Y                          Y   Y        Y\nSuccessful *_acquire()               R                   Y  Y   Y   Y    Y   Y\nSuccessful *_release()         C        Y  Y    Y     W                      Y\nsmp_rmb()                               Y       R        Y      Y        R\nsmp_wmb()                                  Y    W           Y       Y    W\nsmp_mb() & synchronize_rcu()  CP        Y  Y    Y        Y  Y   Y   Y    Y\nSuccessful full non-void RMW  CP     Y  Y  Y    Y     Y  Y  Y   Y   Y    Y   Y\nsmp_mb__before_atomic()       CP        Y  Y    Y        a  a   a   a    Y\nsmp_mb__after_atomic()        CP        a  a    Y        Y  Y   Y   Y    Y\n\n\nKey:\tRelaxed:  A relaxed operation is either READ_ONCE(), WRITE_ONCE(),\n\t\t  a *_relaxed() RMW operation, an unsuccessful RMW\n\t\t  operation, a non-value-returning RMW operation such\n\t\t  as atomic_inc(), or one of the atomic*_read() and\n\t\t  atomic*_set() family of operations.\n\tC:\t  Ordering is cumulative\n\tP:\t  Ordering propagates\n\tR:\t  Read, for example, READ_ONCE(), or read portion of RMW\n\tW:\t  Write, for example, WRITE_ONCE(), or write portion of RMW\n\tY:\t  Provides ordering\n\ta:\t  Provides ordering given intervening RMW atomic operation\n\tDR:\t  Dependent read (address dependency)\n\tDW:\t  Dependent write (address, data, or control dependency)\n\tRMW:\t  Atomic read-modify-write operation\n\tSELF:\t  Orders self, as opposed to accesses before and/or after\n\tSV:\t  Orders later accesses to the same variable\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}