
---------- Begin Simulation Statistics ----------
final_tick                               246518883600                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 315878                       # Simulator instruction rate (inst/s)
host_mem_usage                               16974220                       # Number of bytes of host memory used
host_op_rate                                   315873                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     3.17                       # Real time elapsed on the host
host_tick_rate                              164172937                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     1000028                       # Number of instructions simulated
sim_ops                                       1000028                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000520                       # Number of seconds simulated
sim_ticks                                   519760400                       # Number of ticks simulated
system.cpu.Branches                                 3                       # Number of branches fetched
system.cpu.committedInsts                          25                       # Number of instructions committed
system.cpu.committedOps                            25                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               25                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         25                       # Number of busy cycles
system.cpu.num_cc_register_reads                    3                       # number of times the CC registers were read
system.cpu.num_cc_register_writes                   3                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           2                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    23                       # Number of integer alu accesses
system.cpu.num_int_insts                           23                       # number of integer instructions
system.cpu.num_int_register_reads                  27                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 19                       # number of times the integer registers were written
system.cpu.num_load_insts                           8                       # Number of load instructions
system.cpu.num_mem_refs                            11                       # number of memory refs
system.cpu.num_store_insts                          3                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                        14     56.00%     56.00% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::MemRead                        8     32.00%     88.00% # Class of executed instruction
system.cpu.op_class::MemWrite                       3     12.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         25                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         7531                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         18559                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.cc_regfile_reads            123933                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes           123942                       # number of cc regfile writes
system.switch_cpus.committedInsts             1000003                       # Number of Instructions Simulated
system.switch_cpus.committedOps               1000003                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.299372                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.299372                       # CPI: Total CPI of All Threads
system.switch_cpus.idleCycles                     210                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts           42                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches           124028                       # Number of branches executed
system.switch_cpus.iew.exec_nop                 20691                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.771683                       # Inst execution rate
system.switch_cpus.iew.exec_refs               476033                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores             154717                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles             745                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts        320520                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts       155072                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts      1023598                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts        321316                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts           91                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts       1002706                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents              0                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents          3938                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles             67                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles          3939                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.memOrderViolationEvents           28                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect           40                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect            2                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers           1011926                       # num instructions consuming a value
system.switch_cpus.iew.wb_count               1001330                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.701395                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers            709760                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.770624                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent                1001381                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads          1115926                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes          764037                       # number of integer regfile writes
system.switch_cpus.ipc                       0.769602                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.769602                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass           12      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu        526678     52.52%     52.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult            0      0.00%     52.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     52.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     52.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     52.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     52.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     52.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     52.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     52.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     52.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     52.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     52.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     52.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     52.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     52.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     52.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     52.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     52.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     52.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     52.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     52.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     52.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     52.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     52.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     52.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     52.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     52.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     52.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     52.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     52.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     52.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     52.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     52.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     52.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     52.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     52.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     52.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     52.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     52.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     52.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     52.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     52.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     52.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     52.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     52.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     52.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead       321363     32.05%     84.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       154744     15.43%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total        1002797                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              294326                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.293505                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           97467     33.12%     33.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     33.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     33.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     33.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     33.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     33.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     33.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     33.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     33.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     33.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     33.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     33.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     33.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     33.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     33.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     33.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     33.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     33.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     33.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     33.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     33.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     33.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     33.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     33.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     33.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     33.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     33.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     33.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     33.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     33.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     33.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     33.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     33.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     33.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     33.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     33.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     33.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     33.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     33.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     33.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     33.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     33.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     33.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     33.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     33.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     33.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         189855     64.51%     97.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite          7004      2.38%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses        1297111                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads      3599163                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses      1001330                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes      1005739                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded            1002907                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued           1002797                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined         2804                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued           77                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined         2144                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples      1299166                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.771877                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.154982                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0       826092     63.59%     63.59% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       139474     10.74%     74.32% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2       163776     12.61%     86.93% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       143532     11.05%     97.98% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4        26285      2.02%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5            7      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total      1299166                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.771753                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.memDep0.conflictingLoads       188992                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        75956                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads       320520                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       155072                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads         2231842                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                  1299376                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.timesIdled                       4                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.vec_regfile_writes              44                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        38900                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        77934                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.dcache.demand_hits::.cpu.data            7                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data       250957                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           250964                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            7                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data       250957                       # number of overall hits
system.cpu.dcache.overall_hits::total          250964                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            4                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data        43981                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          43985                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            4                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data        43981                       # number of overall misses
system.cpu.dcache.overall_misses::total         43985                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data   1296609980                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1296609980                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data   1296609980                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1296609980                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data           11                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data       294938                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       294949                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data           11                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data       294938                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       294949                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.363636                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.149119                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.149127                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.363636                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.149119                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.149127                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 29481.139128                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 29478.458111                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 29481.139128                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 29478.458111                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        14929                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          504                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               973                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              62                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    15.343268                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets     8.129032                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        38900                       # number of writebacks
system.cpu.dcache.writebacks::total             38900                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data         4956                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         4956                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data         4956                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         4956                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data        39025                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        39025                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data        39025                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        39025                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data   1197737583                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1197737583                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data   1197737583                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1197737583                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.132316                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.132311                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.132316                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.132311                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 30691.546009                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 30691.546009                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 30691.546009                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 30691.546009                       # average overall mshr miss latency
system.cpu.dcache.replacements                  38900                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            6                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data       116840                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          116846                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            2                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data        23484                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         23486                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data    484384800                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    484384800                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            8                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data       140324                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       140332                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.250000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.167356                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.167360                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 20626.162494                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 20624.406029                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data         3475                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         3475                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data        20009                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        20009                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data    414597600                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    414597600                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.142591                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.142583                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 20720.555750                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 20720.555750                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data            1                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data       134117                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         134118                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            2                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        20497                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        20499                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    812225180                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    812225180                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            3                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data       154614                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       154617                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.666667                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.132569                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.132579                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 39626.539494                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 39622.673301                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data         1481                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1481                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        19016                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        19016                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    783139983                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    783139983                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.122990                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.122988                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 41183.213241                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 41183.213241                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 246518883600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           126.888132                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              288758                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             38900                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              7.423085                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      245999123600                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.041930                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   126.846202                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000328                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.990986                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.991314                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          128                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            333977                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           333977                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 246518883600                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             2                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 246518883600                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 246518883600                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 246518883600                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 246518883600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           21                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst       145073                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           145094                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           21                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst       145073                       # number of overall hits
system.cpu.icache.overall_hits::total          145094                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            4                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst            4                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total              8                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            4                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst            4                       # number of overall misses
system.cpu.icache.overall_misses::total             8                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst       212000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total       212000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst       212000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total       212000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           25                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst       145077                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       145102                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           25                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst       145077                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       145102                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.160000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000028                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000055                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.160000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000028                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000055                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst        53000                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total        26500                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst        53000                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total        26500                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst            3                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst            3                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst            1                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total            1                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst            1                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total            1                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst        75200                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total        75200                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst        75200                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total        75200                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000007                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000007                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000007                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000007                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst        75200                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total        75200                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst        75200                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total        75200                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           21                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst       145073                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          145094                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            4                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst            4                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total             8                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst       212000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total       212000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           25                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst       145077                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       145102                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.160000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000028                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000055                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst        53000                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total        26500                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst            3                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst            1                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total            1                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst        75200                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total        75200                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst        75200                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total        75200                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 246518883600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             4.999637                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      245999123600                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     3.999955                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.999682                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.015625                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.003905                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.019530                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.019531                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            145107                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           145107                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 246518883600                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             2                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 246518883600                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 246518883600                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 246518883600                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 246518883600                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 245999133200                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF    519750400                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed
system.cpu.thread_0.numOps                          0                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.switch_cpus.data        29065                       # number of demand (read+write) hits
system.l2.demand_hits::total                    29065                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data        29065                       # number of overall hits
system.l2.overall_hits::total                   29065                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  4                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  4                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst            1                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data         9960                       # number of demand (read+write) misses
system.l2.demand_misses::total                   9969                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 4                       # number of overall misses
system.l2.overall_misses::.cpu.data                 4                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst            1                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data         9960                       # number of overall misses
system.l2.overall_misses::total                  9969                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst        74400                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data    983396400                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        983470800                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst        74400                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data    983396400                       # number of overall miss cycles
system.l2.overall_miss_latency::total       983470800                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                4                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                4                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst            1                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data        39025                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                39034                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               4                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               4                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst            1                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data        39025                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               39034                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.255221                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.255393                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.255221                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.255393                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst        74400                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 98734.578313                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 98652.904002                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst        74400                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 98734.578313                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 98652.904002                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                      1059                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks                6774                       # number of writebacks
system.l2.writebacks::total                      6774                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst            1                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data         9960                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              9961                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher         1059                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst            1                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data         9960                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            11020                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst        69400                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data    934582000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    934651400                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher     93203856                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst        69400                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data    934582000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1027855256                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.255221                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.255188                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.255221                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.282318                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst        69400                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 93833.534137                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 93831.081217                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 88011.195467                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst        69400                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 93833.534137                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 93271.801815                       # average overall mshr miss latency
system.l2.replacements                           7531                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        36665                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            36665                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        36665                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        36665                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         2235                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             2235                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         2235                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         2235                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher         1059                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total           1059                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher     93203856                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total     93203856                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 88011.195467                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 88011.195467                       # average HardPFReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus.data        12054                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 12054                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data               2                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus.data         6988                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                6990                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data    692537200                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     692537200                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data             2                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus.data        19042                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             19044                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.366978                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.367045                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 99103.777905                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 99075.422031                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data         6988                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           6988                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data    658289200                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    658289200                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.366978                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.366940                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 94202.804808                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 94202.804808                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.cpu.inst            4                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst            1                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total                5                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst        74400                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total        74400                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            4                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst            1                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total              5                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst        74400                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total        14880                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst            1                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total            1                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst        69400                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total        69400                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.200000                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst        69400                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total        69400                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        17011                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             17011                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            2                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data         2972                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            2974                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data    290859200                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    290859200                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data        19983                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         19985                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.148726                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.148812                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 97866.487214                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 97800.672495                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data         2972                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         2972                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data    276292800                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    276292800                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.148726                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.148712                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 92965.275908                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 92965.275908                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 246518883600                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.pfIssued                    4710                       # number of hwpf issued
system.l2.prefetcher.pfIdentified                4710                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                    0                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                   318                       # number of prefetches that crossed the page
system.l2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 246518883600                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2384.209306                       # Cycle average of tags in use
system.l2.tags.total_refs                       65661                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     36596                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.794212                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              245999663200                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    2381.629821                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher     2.579484                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.581453                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.000630                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.582082                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          3363                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          613                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1536                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1214                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.821045                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    117893                       # Number of tag accesses
system.l2.tags.data_accesses                   117893                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 246518883600                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     13534.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples      2118.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples         2.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples     19591.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000016842                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000041020926                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          790                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          790                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               34290                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              12752                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       11020                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       6774                       # Number of write requests accepted
system.mem_ctrls.readBursts                     22040                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    13548                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    329                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    14                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       4.61                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.56                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 22040                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::7                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                13548                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::7                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    3978                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    4182                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    3841                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    3894                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    2012                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    1862                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     730                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     633                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     191                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     177                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     77                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     71                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     25                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     24                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    206                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    421                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    481                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    670                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    729                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    840                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    872                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    919                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    928                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    920                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    944                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    945                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    914                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    882                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    846                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    825                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    819                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    155                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples          790                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      27.472152                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     23.058793                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     44.900635                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63            768     97.22%     97.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127           19      2.41%     99.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191            2      0.25%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1215            1      0.13%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           790                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          790                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.102532                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.995051                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      2.074865                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              544     68.86%     68.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               23      2.91%     71.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               92     11.65%     83.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               24      3.04%     86.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               54      6.84%     93.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                9      1.14%     94.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               20      2.53%     96.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                8      1.01%     97.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                7      0.89%     98.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.13%     98.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                3      0.38%     99.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                5      0.63%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           790                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                   21056                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 1410560                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               867072                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                   2713.87                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1668.21                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                     519666400                       # Total gap between requests
system.mem_ctrls.avgGap                      29204.59                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.l2.prefetcher       135552                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.inst          128                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.data      1253824                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks       864704                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.l2.prefetcher 260797090.351631253958                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.inst 246267.318556781160                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.data 2412311518.922949790955                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 1663658870.510335206985                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.l2.prefetcher         2118                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.inst            2                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.data        19920                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        13548                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.l2.prefetcher    113795128                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.inst        63616                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.data   1084972048                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks  12751739574                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.l2.prefetcher     53727.63                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.inst     31808.00                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.data     54466.47                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks    941226.72                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst          512                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data          512                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.l2.prefetcher       135552                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.data      1274880                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       1411584                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst          512                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total          640                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks       867072                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total       867072                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst            4                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data            4                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.l2.prefetcher         1059                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.data         9960                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          11028                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks         6774                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total          6774                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       985069                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data       985069                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.l2.prefetcher    260797090                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.inst       246267                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.data   2452822493                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total       2715835989                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       985069                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus.inst       246267                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      1231337                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks   1668214816                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total      1668214816                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks   1668214816                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       985069                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data       985069                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.l2.prefetcher    260797090                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.inst       246267                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.data   2452822493                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      4384050805                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                21711                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               13511                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         1288                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         1542                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         1657                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         1340                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         1420                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         1140                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         1328                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         1352                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         1271                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         1220                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10          990                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         1256                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         1255                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         1690                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         1496                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         1466                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0          786                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         1024                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         1128                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3          838                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4          904                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5          668                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6          859                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7          876                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8          826                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9          754                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10          482                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11          670                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12          664                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         1132                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14          956                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15          944                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               833174130                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat              81459672                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         1198830792                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                38375.67                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3752.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           55217.67                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               12417                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits               8002                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            57.19                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           59.23                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        14790                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   152.280189                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   141.694153                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev    75.754545                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127          495      3.35%      3.35% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        12113     81.90%     85.25% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         1698     11.48%     96.73% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          312      2.11%     98.84% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639           78      0.53%     99.36% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           73      0.49%     99.86% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           15      0.10%     99.96% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023            1      0.01%     99.97% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151            5      0.03%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        14790                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               1389504                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten             864704                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW             2673.354877                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW             1663.658871                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 17057.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                   25.43                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead               15.67                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               9.75                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               57.97                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 246518883600                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    81029422.656000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    39953689.776000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   73247249.376000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy  36036264.096000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 42544168.128000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 272820631.776000                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 1313552.688000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  546944978.496000                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower  1052.302135                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE      1231648                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF     17160000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT    501358752                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy    74929300.992000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy    36958333.104000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy   70447612.032000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy  32703812.736000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 42544168.128000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy 272905321.920000                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy 1253580.720000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  531742129.632000                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower  1023.052410                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE      1102434                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF     17160000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT    501487966                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 246518883600                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               4038                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         6774                       # Transaction distribution
system.membus.trans_dist::CleanEvict              757                       # Transaction distribution
system.membus.trans_dist::ReadExReq              6990                       # Transaction distribution
system.membus.trans_dist::ReadExResp             6990                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           4038                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        29587                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  29587                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      2278656                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 2278656                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             11028                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   11028    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               11028                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 246518883600                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy            79098958                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              15.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy          101914693                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             19.6                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups          124384                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted        41459                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect           37                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups        51809                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits           51794                       # Number of BTB hits
system.switch_cpus.branchPred.BTBHitPct     99.971048                       # BTB Hit Percentage
system.switch_cpus.branchPred.RASUsed           41460                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASIncorrect            2                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.indirectLookups            0                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectHits            0                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectMisses            0                       # Number of indirect misses.
system.switch_cpus.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches.
system.switch_cpus.commit.commitSquashedInsts         2806                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.branchMispredicts           40                       # The number of times a branch was mispredicted
system.switch_cpus.commit.numCommittedDist::samples      1298354                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::mean     0.786077                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::stdev     1.448113                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::0       926710     71.38%     71.38% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::1       131273     10.11%     81.49% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::2        26405      2.03%     83.52% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::3        19341      1.49%     85.01% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::4       194625     14.99%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::max_value            4                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::total      1298354                       # Number of insts commited each cycle
system.switch_cpus.commit.instsCommitted      1020606                       # Number of instructions committed
system.switch_cpus.commit.opsCommitted        1020606                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.memRefs              474239                       # Number of memory references committed
system.switch_cpus.commit.loads                319623                       # Number of loads committed
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.branches             123765                       # Number of branches committed
system.switch_cpus.commit.vector                    0                       # Number of committed Vector instructions.
system.switch_cpus.commit.floating                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.integer              958724                       # Number of committed integer instructions.
system.switch_cpus.commit.functionCalls         41243                       # Number of function calls committed.
system.switch_cpus.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntAlu       546367     53.53%     53.53% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntMult            0      0.00%     53.53% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntDiv            0      0.00%     53.53% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatAdd            0      0.00%     53.53% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCmp            0      0.00%     53.53% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCvt            0      0.00%     53.53% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMult            0      0.00%     53.53% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMultAcc            0      0.00%     53.53% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatDiv            0      0.00%     53.53% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMisc            0      0.00%     53.53% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatSqrt            0      0.00%     53.53% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAdd            0      0.00%     53.53% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAddAcc            0      0.00%     53.53% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAlu            0      0.00%     53.53% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCmp            0      0.00%     53.53% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCvt            0      0.00%     53.53% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMisc            0      0.00%     53.53% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMult            0      0.00%     53.53% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMultAcc            0      0.00%     53.53% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShift            0      0.00%     53.53% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShiftAcc            0      0.00%     53.53% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdDiv            0      0.00%     53.53% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSqrt            0      0.00%     53.53% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAdd            0      0.00%     53.53% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAlu            0      0.00%     53.53% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCmp            0      0.00%     53.53% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCvt            0      0.00%     53.53% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatDiv            0      0.00%     53.53% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMisc            0      0.00%     53.53% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMult            0      0.00%     53.53% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     53.53% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     53.53% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAdd            0      0.00%     53.53% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAlu            0      0.00%     53.53% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceCmp            0      0.00%     53.53% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     53.53% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     53.53% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAes            0      0.00%     53.53% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAesMix            0      0.00%     53.53% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash            0      0.00%     53.53% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     53.53% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash            0      0.00%     53.53% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     53.53% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma2            0      0.00%     53.53% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma3            0      0.00%     53.53% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdPredAlu            0      0.00%     53.53% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemRead       319623     31.32%     84.85% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemWrite       154616     15.15%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::total      1020606                       # Class of committed instruction
system.switch_cpus.commit.commitEligibleSamples       194625                       # number cycles where commit BW limit reached
system.switch_cpus.decode.idleCycles            40661                       # Number of cycles decode is idle
system.switch_cpus.decode.blockedCycles       1125852                       # Number of cycles decode is blocked
system.switch_cpus.decode.runCycles             74849                       # Number of cycles decode is running
system.switch_cpus.decode.unblockCycles         57736                       # Number of cycles decode is unblocking
system.switch_cpus.decode.squashCycles             67                       # Number of cycles decode is squashing
system.switch_cpus.decode.branchResolved        51735                       # Number of times decode resolved a  branch
system.switch_cpus.decode.branchMispred             6                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.decodedInsts        1024199                       # Number of instructions handled by decode
system.switch_cpus.decode.squashedInsts           283                       # Number of squashed instructions handled by decode
system.switch_cpus.dtb.instHits                     0                       # ITB inst hits
system.switch_cpus.dtb.instMisses                   0                       # ITB inst misses
system.switch_cpus.dtb.readHits                     0                       # DTB read hits
system.switch_cpus.dtb.readMisses                   0                       # DTB read misses
system.switch_cpus.dtb.writeHits                    0                       # DTB write hits
system.switch_cpus.dtb.writeMisses                  0                       # DTB write misses
system.switch_cpus.dtb.inserts                      0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.dtb.flushTlb                     0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flushTlbMva                  0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flushTlbMvaAsid              0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.flushTlbAsid                 0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flushedEntries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.alignFaults                  0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.prefetchFaults               0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.domainFaults                 0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.permsFaults                  0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.readAccesses                 0                       # DTB read accesses
system.switch_cpus.dtb.writeAccesses                0                       # DTB write accesses
system.switch_cpus.dtb.instAccesses                 0                       # ITB inst accesses
system.switch_cpus.dtb.hits                         0                       # Total TLB (inst and data) hits
system.switch_cpus.dtb.misses                       0                       # Total TLB (inst and data) misses
system.switch_cpus.dtb.accesses                     0                       # Total TLB (inst and data) accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 246518883600                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 246518883600                       # Cumulative time (in ticks) in various power states
system.switch_cpus.fetch.icacheStallCycles          214                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.insts                1025599                       # Number of instructions fetch has processed
system.switch_cpus.fetch.branches              124384                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches        93254                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.cycles               1298585                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.squashCycles             146                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.miscStallCycles            7                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus.fetch.pendingTrapStallCycles          287                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.cacheLines            145077                       # Number of cache lines fetched
system.switch_cpus.fetch.icacheSquashes             3                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.nisnDist::samples      1299166                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::mean      0.789500                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::stdev     2.034185                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::0          1088917     83.82%     83.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::1            18308      1.41%     85.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::2            18669      1.44%     86.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::3            47445      3.65%     90.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::4             3876      0.30%     90.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::5            34537      2.66%     93.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::6            21266      1.64%     94.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::7            17258      1.33%     96.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::8            48890      3.76%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::total      1299166                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.095726                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                0.789301                       # Number of inst fetches per cycle
system.switch_cpus.itb.instHits                     0                       # ITB inst hits
system.switch_cpus.itb.instMisses                   0                       # ITB inst misses
system.switch_cpus.itb.readHits                     0                       # DTB read hits
system.switch_cpus.itb.readMisses                   0                       # DTB read misses
system.switch_cpus.itb.writeHits                    0                       # DTB write hits
system.switch_cpus.itb.writeMisses                  0                       # DTB write misses
system.switch_cpus.itb.inserts                      0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.itb.flushTlb                     0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flushTlbMva                  0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flushTlbMvaAsid              0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.flushTlbAsid                 0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flushedEntries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.alignFaults                  0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.prefetchFaults               0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.domainFaults                 0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.permsFaults                  0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.readAccesses                 0                       # DTB read accesses
system.switch_cpus.itb.writeAccesses                0                       # DTB write accesses
system.switch_cpus.itb.instAccesses                 0                       # ITB inst accesses
system.switch_cpus.itb.hits                         0                       # Total TLB (inst and data) hits
system.switch_cpus.itb.misses                       0                       # Total TLB (inst and data) misses
system.switch_cpus.itb.accesses                     0                       # Total TLB (inst and data) accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 246518883600                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 246518883600                       # Cumulative time (in ticks) in various power states
system.switch_cpus.lsq0.forwLoads              179697                       # Number of loads that had data forwarded from stores
system.switch_cpus.lsq0.squashedLoads             865                       # Number of loads squashed
system.switch_cpus.lsq0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.lsq0.memOrderViolation           28                       # Number of memory ordering violations
system.switch_cpus.lsq0.squashedStores            441                       # Number of stores squashed
system.switch_cpus.lsq0.rescheduledLoads            6                       # Number of loads that were rescheduled
system.switch_cpus.lsq0.blockedByCache            708                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF    519760400                       # Cumulative time (in ticks) in various power states
system.switch_cpus.rename.squashCycles             67                       # Number of cycles rename is squashing
system.switch_cpus.rename.idleCycles            81188                       # Number of cycles rename is idle
system.switch_cpus.rename.blockCycles          756089                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus.rename.runCycles             91184                       # Number of cycles rename is running
system.switch_cpus.rename.unblockCycles        370637                       # Number of cycles rename is unblocking
system.switch_cpus.rename.renamedInsts        1023689                       # Number of instructions processed by rename
system.switch_cpus.rename.squashedInsts            81                       # Number of squashed instructions processed by rename
system.switch_cpus.rename.ROBFullEvents             2                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents              6                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.SQFullEvents         191803                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.fullRegistersEvents       167961                       # Number of times there has been no free registers
system.switch_cpus.rename.renamedOperands       889322                       # Number of destination operands rename has renamed
system.switch_cpus.rename.lookups             1240820                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.intLookups          1116650                       # Number of integer rename lookups
system.switch_cpus.rename.committedMaps        886698                       # Number of HB maps that are committed
system.switch_cpus.rename.undoneMaps             2525                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializing               0                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts            418890                       # count of insts added to the skid buffer
system.switch_cpus.rob.reads                  2127141                       # The number of ROB reads
system.switch_cpus.rob.writes                 2047742                       # The number of ROB writes
system.switch_cpus.thread_0.numInsts          1000003                       # Number of Instructions committed
system.switch_cpus.thread_0.numOps            1000003                       # Number of Ops committed
system.switch_cpus.thread_0.numMemRefs              0                       # Number of Memory References
system.tol2bus.trans_dist::ReadResp             19989                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        43439                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         2235                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             757                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq             1426                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            19044                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           19044                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq             5                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        19985                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port           10                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       116957                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                116967                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          640                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      9974784                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                9975424                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                            8957                       # Total snoops (count)
system.tol2bus.snoopTraffic                    867072                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            47991                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   0                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  47991    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              47991                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 246518883600                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy           93410400                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             18.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy              2000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          78048000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization            15.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               251206835600                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 275209                       # Simulator instruction rate (inst/s)
host_mem_usage                               16976268                       # Number of bytes of host memory used
host_op_rate                                   294509                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    39.97                       # Real time elapsed on the host
host_tick_rate                              117287534                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    11000026                       # Number of instructions simulated
sim_ops                                      11771459                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.004688                       # Number of seconds simulated
sim_ticks                                  4687952000                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     3                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        43995                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         88741                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.cc_regfile_reads           3506652                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          3493407                       # number of cc regfile writes
system.switch_cpus.committedInsts             9999998                       # Number of Instructions Simulated
system.switch_cpus.committedOps              10771431                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.171988                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.171988                       # CPI: Total CPI of All Threads
system.switch_cpus.idleCycles                   11572                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts       123838                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          2188395                       # Number of branches executed
system.switch_cpus.iew.exec_nop                115679                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.156534                       # Inst execution rate
system.switch_cpus.iew.exec_refs              5284595                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            1891157                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles         1921503                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       4774173                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts          168                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      2817062                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     18849524                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       3393438                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       158649                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      13554445                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents              4                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents         26414                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          97287                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles         26439                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.memOrderViolationEvents          721                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        76805                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        47033                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          15198810                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              13445164                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.580202                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers           8818381                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.147210                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               13505757                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         15027432                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes         9872918                       # number of integer regfile writes
system.switch_cpus.ipc                       0.853251                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.853251                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass          226      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu       8223826     59.97%     59.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult        52119      0.38%     60.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv            37      0.00%     60.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     60.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     60.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     60.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     60.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     60.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     60.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     60.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     60.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     60.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     60.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     60.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     60.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     60.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            9      0.00%     60.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     60.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     60.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     60.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     60.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     60.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     60.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     60.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     60.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     60.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     60.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     60.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     60.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     60.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     60.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     60.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     60.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     60.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     60.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     60.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     60.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     60.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     60.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     60.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     60.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     60.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     60.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     60.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     60.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     60.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      3485318     25.42%     85.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      1951564     14.23%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       13713099                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             5644656                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.411625                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu         2974997     52.70%     52.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult             51      0.00%     52.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     52.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     52.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     52.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     52.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     52.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     52.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     52.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     52.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     52.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     52.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     52.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     52.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     52.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     52.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     52.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     52.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     52.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     52.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     52.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     52.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     52.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     52.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     52.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     52.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     52.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     52.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     52.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     52.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     52.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     52.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     52.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     52.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     52.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     52.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     52.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     52.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     52.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     52.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     52.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     52.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     52.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     52.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     52.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     52.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead        1935659     34.29%     87.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite        733949     13.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       19357520                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     45816393                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     13445156                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     26696778                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           18733670                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          13713099                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded          175                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      7962455                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued      1037254                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved          171                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined      8104006                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     11708308                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.171228                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.403812                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      6225700     53.17%     53.17% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       996348      8.51%     61.68% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      1473399     12.58%     74.27% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      2286150     19.53%     93.79% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       722052      6.17%     99.96% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5         4659      0.04%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     11708308                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.170072                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              9                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads           18                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            8                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes          208                       # Number of vector instruction queue writes
system.switch_cpus.memDep0.conflictingLoads      2649807                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      1678376                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      4774173                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      2817062                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        31541941                       # number of misc regfile reads
system.switch_cpus.numCycles                 11719880                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.timesIdled                      90                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.vec_regfile_writes               8                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       193871                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          456                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       387848                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            456                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.dcache.demand_hits::.switch_cpus.data      3240275                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3240275                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.switch_cpus.data      3240275                       # number of overall hits
system.cpu.dcache.overall_hits::total         3240275                       # number of overall hits
system.cpu.dcache.demand_misses::.switch_cpus.data       242465                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         242465                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.switch_cpus.data       242465                       # number of overall misses
system.cpu.dcache.overall_misses::total        242465                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data   5826359442                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   5826359442                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data   5826359442                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   5826359442                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.switch_cpus.data      3482740                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3482740                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      3482740                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3482740                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.069619                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.069619                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.069619                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.069619                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 24029.692706                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 24029.692706                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 24029.692706                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 24029.692706                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        35044                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets        21095                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              2325                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets            1649                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    15.072688                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    12.792602                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       193051                       # number of writebacks
system.cpu.dcache.writebacks::total            193051                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data        49415                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        49415                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data        49415                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        49415                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       193050                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       193050                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       193050                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       193050                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data   4998357071                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4998357071                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data   4998357071                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4998357071                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.055430                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.055430                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.055430                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.055430                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 25891.515519                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 25891.515519                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 25891.515519                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 25891.515519                       # average overall mshr miss latency
system.cpu.dcache.replacements                 193051                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      1692891                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1692891                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       129862                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        129862                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data   2323401600                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   2323401600                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      1822753                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1822753                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.071245                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.071245                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 17891.312316                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 17891.312316                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data        30368                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        30368                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data        99494                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        99494                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data   1763590800                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1763590800                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.054584                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.054584                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 17725.599534                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 17725.599534                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      1547384                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1547384                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       112603                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       112603                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   3502957842                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3502957842                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      1659987                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1659987                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.067834                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.067834                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 31108.921094                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 31108.921094                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data        19047                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        19047                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        93556                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        93556                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   3234766271                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   3234766271                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.056359                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.056359                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 34575.722252                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 34575.722252                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   4687952000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  128                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3434560                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            193179                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             17.779158                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data          128                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.switch_cpus.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           85                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           37                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3675791                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3675791                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   4687952000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   4687952000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   4687952000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   4687952000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   4687952000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.switch_cpus.inst      3128914                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          3128914                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.switch_cpus.inst      3128914                       # number of overall hits
system.cpu.icache.overall_hits::total         3128914                       # number of overall hits
system.cpu.icache.demand_misses::.switch_cpus.inst          985                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            985                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.switch_cpus.inst          985                       # number of overall misses
system.cpu.icache.overall_misses::total           985                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst     17568396                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     17568396                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst     17568396                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     17568396                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.switch_cpus.inst      3129899                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      3129899                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      3129899                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      3129899                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000315                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000315                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000315                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000315                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 17835.935025                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 17835.935025                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 17835.935025                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 17835.935025                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         5543                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                75                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    73.906667                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          820                       # number of writebacks
system.cpu.icache.writebacks::total               820                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           58                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           58                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           58                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           58                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst          927                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          927                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst          927                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          927                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst     15125196                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     15125196                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst     15125196                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     15125196                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000296                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000296                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000296                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000296                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 16316.284790                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 16316.284790                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 16316.284790                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 16316.284790                       # average overall mshr miss latency
system.cpu.icache.replacements                    820                       # number of replacements
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      3128914                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         3128914                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.switch_cpus.inst          985                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           985                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst     17568396                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     17568396                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      3129899                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      3129899                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000315                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000315                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 17835.935025                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 17835.935025                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           58                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           58                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst          927                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          927                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst     15125196                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     15125196                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000296                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000296                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 16316.284790                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 16316.284790                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   4687952000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            53.773822                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             3274940                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               932                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           3513.884120                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     2.613188                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst    51.160634                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.010208                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.199846                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.210054                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          112                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            8                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           99                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.437500                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3130826                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3130826                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   4687952000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   4687952000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   4687952000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   4687952000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   4687952000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF   4687952000                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed
system.cpu.thread_0.numOps                          0                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.switch_cpus.inst          798                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data       153279                       # number of demand (read+write) hits
system.l2.demand_hits::total                   154077                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst          798                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data       153279                       # number of overall hits
system.l2.overall_hits::total                  154077                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst          129                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data        39771                       # number of demand (read+write) misses
system.l2.demand_misses::total                  39900                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst          129                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data        39771                       # number of overall misses
system.l2.overall_misses::total                 39900                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      9766000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data   3892774000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       3902540000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      9766000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data   3892774000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      3902540000                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst          927                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       193050                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               193977                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst          927                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       193050                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              193977                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.139159                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.206014                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.205694                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.139159                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.206014                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.205694                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 75705.426357                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 97879.711347                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 97808.020050                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 75705.426357                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 97879.711347                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 97808.020050                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                      4833                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks               38094                       # number of writebacks
system.l2.writebacks::total                     38094                       # number of writebacks
system.l2.demand_mshr_hits::.switch_cpus.data            3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   3                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.switch_cpus.data            3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  3                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.switch_cpus.inst          129                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data        39768                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             39897                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher         5305                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst          129                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data        39768                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            45202                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      9133800                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data   3697427200                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   3706561000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher    426972339                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      9133800                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data   3697427200                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   4133533339                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.139159                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.205998                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.205679                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.139159                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.205998                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.233028                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 70804.651163                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 92974.934621                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 92903.250871                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 80484.889538                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 70804.651163                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 92974.934621                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 91445.806358                       # average overall mshr miss latency
system.l2.replacements                          43995                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       182212                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           182212                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       182212                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       182212                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        11659                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            11659                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        11659                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        11659                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher         5305                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total           5305                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher    426972339                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total    426972339                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 80484.889538                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 80484.889538                       # average HardPFReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus.data        66047                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 66047                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data        27666                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               27666                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   2745480800                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2745480800                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        93713                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             93713                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.295221                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.295221                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 99236.637027                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 99236.637027                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        27666                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          27666                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   2609908800                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2609908800                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.295221                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.295221                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 94336.326177                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 94336.326177                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst          798                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                798                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst          129                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              129                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      9766000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      9766000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst          927                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            927                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.139159                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.139159                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 75705.426357                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 75705.426357                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst          129                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          129                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      9133800                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      9133800                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.139159                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.139159                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 70804.651163                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 70804.651163                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        87232                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             87232                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data        12105                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           12105                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data   1147293200                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   1147293200                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data        99337                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         99337                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.121858                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.121858                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 94778.455184                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 94778.455184                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.switch_cpus.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data        12102                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        12102                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data   1087518400                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   1087518400                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.121828                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.121828                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 89862.700380                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 89862.700380                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   4687952000                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.pfIssued                   22336                       # number of hwpf issued
system.l2.prefetcher.pfIdentified               22349                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                    3                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                  1411                       # number of prefetches that crossed the page
system.l2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED   4687952000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  3965.640985                       # Cycle average of tags in use
system.l2.tags.total_refs                      356160                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    202083                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.762444                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    3958.517517                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher     7.123467                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.966435                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.001739                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.968174                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            16                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          3992                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3           11                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          104                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          491                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         3391                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.003906                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.974609                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    586568                       # Number of tag accesses
system.l2.tags.data_accesses                   586568                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   4687952000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     76149.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples      9698.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples       258.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples     78055.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000016842                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000363829932                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         4378                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         4378                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              148783                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              71920                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       44746                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      38094                       # Number of write requests accepted
system.mem_ctrls.readBursts                     89492                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    76188                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   1481                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    39                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       3.18                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.66                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 89492                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::7                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                76188                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::7                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   19491                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   20328                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   15043                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   14905                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    6425                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    5965                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    1946                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    1725                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     695                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     649                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    308                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    295                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     90                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     86                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     28                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     21                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1154                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1372                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2485                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2848                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   3854                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   4195                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   4692                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   4870                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   5085                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   5212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   5250                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   5229                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   5171                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   4978                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   4766                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   4653                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   4599                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   4554                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    932                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     98                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     51                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     42                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     20                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         4378                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      20.097076                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.491032                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      8.021244                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-3               6      0.14%      0.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4-7             107      2.44%      2.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-11            355      8.11%     10.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12-15           711     16.24%     26.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-19           924     21.11%     48.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20-23           862     19.69%     67.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-27           629     14.37%     82.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28-31           407      9.30%     91.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-35           226      5.16%     96.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::36-39            79      1.80%     98.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-43            43      0.98%     99.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::44-47            10      0.23%     99.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-51             7      0.16%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::52-55             6      0.14%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-59             1      0.02%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::60-63             1      0.02%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::76-79             1      0.02%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-83             1      0.02%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-107            1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-123            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          4378                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         4378                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.392188                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.254046                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      2.366741                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             2775     63.39%     63.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              118      2.70%     66.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              596     13.61%     79.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              162      3.70%     83.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              279      6.37%     89.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              101      2.31%     92.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              134      3.06%     95.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               57      1.30%     96.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               67      1.53%     97.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               21      0.48%     98.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               37      0.85%     99.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27               13      0.30%     99.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28               10      0.23%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                2      0.05%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                4      0.09%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::33                1      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34                1      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          4378                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                   94784                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 5727488                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              4876032                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                   1221.75                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1040.12                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                    4687634800                       # Total gap between requests
system.mem_ctrls.avgGap                      56586.61                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.l2.prefetcher       620672                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.inst        16512                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.data      4995520                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      4873152                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.l2.prefetcher 132397260.040205195546                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.inst 3522220.364031031262                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.data 1065608180.288535475731                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 1039505523.947344303131                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.l2.prefetcher         9698                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.inst          258                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.data        79536                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        76188                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.l2.prefetcher    518593876                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.inst      8355972                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.data   4268161496                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 111829704506                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.l2.prefetcher     53474.31                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.inst     32387.49                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.data     53663.27                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   1467812.58                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.l2.prefetcher       620672                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.inst        16512                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.data      5090304                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       5727488                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus.inst        16512                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        16512                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      4876032                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      4876032                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.l2.prefetcher         4849                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.inst          129                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.data        39768                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          44746                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        38094                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         38094                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.l2.prefetcher    132397260                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.inst      3522220                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.data   1085826817                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total       1221746298                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus.inst      3522220                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      3522220                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks   1040119865                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total      1040119865                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks   1040119865                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.l2.prefetcher    132397260                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.inst      3522220                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.data   1085826817                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      2261866162                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                88011                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               76143                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         5902                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         6578                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         6678                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         6090                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         6369                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         5008                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         5583                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         5756                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         5041                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         4746                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         3395                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         4015                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         4813                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         6008                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         6195                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         5834                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         5132                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         5867                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         6026                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         5342                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         5606                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         4260                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         4801                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         5046                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         4320                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         3972                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         2614                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         3284                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         4048                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         5286                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         5433                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         5106                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              3312830082                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             330217272                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         4795111344                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                37641.09                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3752.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           54483.09                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               50913                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              46350                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            57.85                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           60.87                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        66903                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   157.055080                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   144.089458                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev    87.834784                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         2247      3.36%      3.36% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        53828     80.46%     83.82% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         7999     11.96%     95.77% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         1609      2.40%     98.18% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          588      0.88%     99.06% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          417      0.62%     99.68% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          118      0.18%     99.86% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           51      0.08%     99.93% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151           46      0.07%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        66903                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               5632704                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            4873152                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW             1201.527661                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW             1039.505524                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 17057.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                   13.14                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                7.04                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               6.09                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               59.25                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   4687952000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    384855516.863999                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    190002338.064002                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   317451076.991998                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy  214090920.960000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 388054382.015998                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 1742443747.968014                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 616214053.559999                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  3853112036.423985                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   821.917980                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   1373580400                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF    156520000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   3157851600                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy    319882372.991999                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy    157911459.552002                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy   265052190.816000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy  173302733.856000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 388054382.015998                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy 1730774337.600012                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy 626026966.823998                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  3661004443.655989                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   780.938978                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   1395892379                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF    156520000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   3135539621                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   4687952000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              17080                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        38094                       # Transaction distribution
system.membus.trans_dist::CleanEvict             5901                       # Transaction distribution
system.membus.trans_dist::ReadExReq             27666                       # Transaction distribution
system.membus.trans_dist::ReadExResp            27666                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          17080                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       133487                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 133487                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     10603520                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                10603520                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             44746                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   44746    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               44746                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   4687952000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy           422321889                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               9.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy          414644813                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              8.8                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups         3737996                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted      1967202                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect        96611                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups      1471773                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits         1470823                       # Number of BTB hits
system.switch_cpus.branchPred.BTBHitPct     99.935452                       # BTB Hit Percentage
system.switch_cpus.branchPred.RASUsed          633030                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASIncorrect           88                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.indirectLookups       415513                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectHits       407069                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectMisses         8444                       # Number of indirect misses.
system.switch_cpus.branchPred.indirectMispredicted           71                       # Number of mispredicted indirect branches.
system.switch_cpus.commit.commitSquashedInsts      7594868                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls            4                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts        96705                       # The number of times a branch was mispredicted
system.switch_cpus.commit.numCommittedDist::samples      9689522                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::mean     1.122569                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::stdev     1.584357                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::0      5586579     57.66%     57.66% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::1      1464364     15.11%     72.77% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::2       420966      4.34%     77.11% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::3       299595      3.09%     80.21% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::4      1918018     19.79%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::max_value            4                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::total      9689522                       # Number of insts commited each cycle
system.switch_cpus.commit.instsCommitted     10105720                       # Number of instructions committed
system.switch_cpus.commit.opsCommitted       10877153                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.memRefs             4589033                       # Number of memory references committed
system.switch_cpus.commit.loads               2929047                       # Number of loads committed
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.membars                   1                       # Number of memory barriers committed
system.switch_cpus.commit.branches            1593080                       # Number of branches committed
system.switch_cpus.commit.vector                    0                       # Number of committed Vector instructions.
system.switch_cpus.commit.floating                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.integer             9894691                       # Number of committed integer instructions.
system.switch_cpus.commit.functionCalls        319969                       # Number of function calls committed.
system.switch_cpus.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntAlu      6247353     57.44%     57.44% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntMult        40732      0.37%     57.81% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntDiv           35      0.00%     57.81% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatAdd            0      0.00%     57.81% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCmp            0      0.00%     57.81% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCvt            0      0.00%     57.81% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMult            0      0.00%     57.81% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMultAcc            0      0.00%     57.81% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatDiv            0      0.00%     57.81% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMisc            0      0.00%     57.81% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatSqrt            0      0.00%     57.81% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAdd            0      0.00%     57.81% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAddAcc            0      0.00%     57.81% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAlu            0      0.00%     57.81% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCmp            0      0.00%     57.81% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCvt            0      0.00%     57.81% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMisc            0      0.00%     57.81% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMult            0      0.00%     57.81% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMultAcc            0      0.00%     57.81% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShift            0      0.00%     57.81% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShiftAcc            0      0.00%     57.81% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdDiv            0      0.00%     57.81% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSqrt            0      0.00%     57.81% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAdd            0      0.00%     57.81% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAlu            0      0.00%     57.81% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCmp            0      0.00%     57.81% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCvt            0      0.00%     57.81% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatDiv            0      0.00%     57.81% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMisc            0      0.00%     57.81% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMult            0      0.00%     57.81% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     57.81% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     57.81% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAdd            0      0.00%     57.81% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAlu            0      0.00%     57.81% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceCmp            0      0.00%     57.81% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     57.81% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     57.81% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAes            0      0.00%     57.81% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAesMix            0      0.00%     57.81% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash            0      0.00%     57.81% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     57.81% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash            0      0.00%     57.81% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     57.81% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma2            0      0.00%     57.81% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma3            0      0.00%     57.81% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdPredAlu            0      0.00%     57.81% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemRead      2929047     26.93%     84.74% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemWrite      1659986     15.26%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::total     10877153                       # Class of committed instruction
system.switch_cpus.commit.commitEligibleSamples      1918018                       # number cycles where commit BW limit reached
system.switch_cpus.decode.idleCycles           624085                       # Number of cycles decode is idle
system.switch_cpus.decode.blockedCycles       7684289                       # Number of cycles decode is blocked
system.switch_cpus.decode.runCycles           2706380                       # Number of cycles decode is running
system.switch_cpus.decode.unblockCycles        596267                       # Number of cycles decode is unblocking
system.switch_cpus.decode.squashCycles          97287                       # Number of cycles decode is squashing
system.switch_cpus.decode.branchResolved      1317811                       # Number of times decode resolved a  branch
system.switch_cpus.decode.branchMispred            85                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.decodedInsts       20062521                       # Number of instructions handled by decode
system.switch_cpus.decode.squashedInsts        666803                       # Number of squashed instructions handled by decode
system.switch_cpus.dtb.instHits                     0                       # ITB inst hits
system.switch_cpus.dtb.instMisses                   0                       # ITB inst misses
system.switch_cpus.dtb.readHits                     0                       # DTB read hits
system.switch_cpus.dtb.readMisses                   0                       # DTB read misses
system.switch_cpus.dtb.writeHits                    0                       # DTB write hits
system.switch_cpus.dtb.writeMisses                  0                       # DTB write misses
system.switch_cpus.dtb.inserts                      0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.dtb.flushTlb                     0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flushTlbMva                  0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flushTlbMvaAsid              0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.flushTlbAsid                 0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flushedEntries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.alignFaults                  0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.prefetchFaults               0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.domainFaults                 0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.permsFaults                  0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.readAccesses                 0                       # DTB read accesses
system.switch_cpus.dtb.writeAccesses                0                       # DTB write accesses
system.switch_cpus.dtb.instAccesses                 0                       # ITB inst accesses
system.switch_cpus.dtb.hits                         0                       # Total TLB (inst and data) hits
system.switch_cpus.dtb.misses                       0                       # Total TLB (inst and data) misses
system.switch_cpus.dtb.accesses                     0                       # Total TLB (inst and data) accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   4687952000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   4687952000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.fetch.icacheStallCycles        97152                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.insts               20262138                       # Number of instructions fetch has processed
system.switch_cpus.fetch.branches             3737996                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches      2510922                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.cycles              11510545                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.squashCycles          194736                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.tlbCycles                  3                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus.fetch.miscStallCycles          622                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus.fetch.pendingTrapStallCycles         2405                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.icacheWaitRetryStallCycles          213                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.cacheLines           3129903                       # Number of cache lines fetched
system.switch_cpus.fetch.icacheSquashes           472                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.nisnDist::samples     11708308                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::mean      1.895535                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::stdev     2.804470                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::0          7057796     60.28%     60.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::1           318056      2.72%     63.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::2           951153      8.12%     71.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::3           505071      4.31%     75.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::4           452620      3.87%     79.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::5           580109      4.95%     84.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::6           387309      3.31%     87.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::7           226497      1.93%     89.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::8          1229697     10.50%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::total     11708308                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.318945                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                1.728869                       # Number of inst fetches per cycle
system.switch_cpus.itb.instHits                     0                       # ITB inst hits
system.switch_cpus.itb.instMisses                   0                       # ITB inst misses
system.switch_cpus.itb.readHits                     0                       # DTB read hits
system.switch_cpus.itb.readMisses                   0                       # DTB read misses
system.switch_cpus.itb.writeHits                    0                       # DTB write hits
system.switch_cpus.itb.writeMisses                  0                       # DTB write misses
system.switch_cpus.itb.inserts                      0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.itb.flushTlb                     0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flushTlbMva                  0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flushTlbMvaAsid              0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.flushTlbAsid                 0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flushedEntries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.alignFaults                  0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.prefetchFaults               0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.domainFaults                 0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.permsFaults                  0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.readAccesses                 0                       # DTB read accesses
system.switch_cpus.itb.writeAccesses                0                       # DTB write accesses
system.switch_cpus.itb.instAccesses                 0                       # ITB inst accesses
system.switch_cpus.itb.hits                         0                       # Total TLB (inst and data) hits
system.switch_cpus.itb.misses                       0                       # Total TLB (inst and data) misses
system.switch_cpus.itb.accesses                     0                       # Total TLB (inst and data) accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   4687952000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   4687952000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.lsq0.forwLoads             1570627                       # Number of loads that had data forwarded from stores
system.switch_cpus.lsq0.squashedLoads         1845146                       # Number of loads squashed
system.switch_cpus.lsq0.ignoredResponses           15                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.lsq0.memOrderViolation          721                       # Number of memory ordering violations
system.switch_cpus.lsq0.squashedStores        1157081                       # Number of stores squashed
system.switch_cpus.lsq0.rescheduledLoads        10241                       # Number of loads that were rescheduled
system.switch_cpus.lsq0.blockedByCache           3260                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF   4687952000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.rename.squashCycles          97287                       # Number of cycles rename is squashing
system.switch_cpus.rename.idleCycles          1150146                       # Number of cycles rename is idle
system.switch_cpus.rename.blockCycles         5663102                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles         7576                       # count of cycles rename stalledfor serializing inst
system.switch_cpus.rename.runCycles           2759018                       # Number of cycles rename is running
system.switch_cpus.rename.unblockCycles       2031179                       # Number of cycles rename is unblocking
system.switch_cpus.rename.renamedInsts       19220980                       # Number of instructions processed by rename
system.switch_cpus.rename.squashedInsts        364819                       # Number of squashed instructions processed by rename
system.switch_cpus.rename.ROBFullEvents           143                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents          91884                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.SQFullEvents         694093                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.fullRegistersEvents      1144181                       # Number of times there has been no free registers
system.switch_cpus.rename.renamedOperands     19145816                       # Number of destination operands rename has renamed
system.switch_cpus.rename.lookups            27101789                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.intLookups         21511237                       # Number of integer rename lookups
system.switch_cpus.rename.vecLookups              173                       # Number of vector rename lookups
system.switch_cpus.rename.committedMaps      10405871                       # Number of HB maps that are committed
system.switch_cpus.rename.undoneMaps          8739980                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializing             550                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializing           42                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts           3323035                       # count of insts added to the skid buffer
system.switch_cpus.rob.reads                 26243434                       # The number of ROB reads
system.switch_cpus.rob.writes                38975039                       # The number of ROB writes
system.switch_cpus.thread_0.numInsts          9999998                       # Number of Instructions committed
system.switch_cpus.thread_0.numOps           10771431                       # Number of Ops committed
system.switch_cpus.thread_0.numMemRefs              0                       # Number of Memory References
system.tol2bus.trans_dist::ReadResp            100265                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       220306                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        11659                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            5901                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq             7131                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            93713                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           93713                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           927                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        99337                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         2674                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       579152                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                581826                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       223616                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     49421056                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               49644672                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           51126                       # Total snoops (count)
system.tol2bus.snoopTraffic                   4876032                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           245103                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001860                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.043093                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 244647     99.81%     99.81% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    456      0.19%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             245103                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   4687952000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          465332800                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              9.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1856394                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         386102000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             8.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
