<html><body><samp><pre>
<!@TC:0>
# Thu Mar  7 19:20:01 2024


Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify (R) Premier
Build: O-2018.09-SP1
Install: /vol/synopsys/fpga/O-2018.09-SP1
OS: Red Hat Enterprise Linux 8.9 (Ootpa)
Hostname: joker.ece.northwestern.edu
max virtual memory: unlimited (bytes)
max user processes: 126575
max stack size: 8388608 (bytes)


Implementation : rev_1
<a name=mapperReport59></a>Synopsys Intel FPGA Technology Mapper, Version maprc, Build 4745R, Built Nov 27 2018 21:14:52</a>


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 99MB)

@N:<a href="@N:MF284:@XP_HELP">MF284</a> : <!@TM:0> | Setting synthesis effort to medium for the design 
@N:<a href="@N:MF915:@XP_HELP">MF915</a> : <!@TM:0> | Option synthesis_strategy=advanced is enabled.  
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:0> | Running in 64-bit mode. 
@N:<a href="@N:MF666:@XP_HELP">MF666</a> : <!@TM:0> | Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

<font color=#A52A2A>@W:<a href="@W:FA406:@XP_HELP">FA406</a> : <!@TM:0> | Environment variable QUARTUS_ROOTDIR not set. Cannot determine PAR version.</font> 
@N:<a href="@N:MF284:@XP_HELP">MF284</a> : <!@TM:0> | Setting synthesis effort to medium for the design 


Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 121MB peak: 123MB)


Available hyper_sources - for debug and ip models
	None Found


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 138MB)

@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/fir_cmplx.sv:49:0:49:9:@N:MO231:@XP_MSG">fir_cmplx.sv(49)</a><!@TM:0> | Found counter in view:work.fir_cmplx_20s_Z1(verilog) instance taps_counter[4:0] 
Encoding state machine state[2:0] (in view: work.fir_cmplx_20s_Z1(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine state[2:0] (in view: work.qarctan(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/div.sv:104:8:104:12:@N:BN362:@XP_MSG">div.sv(104)</a><!@TM:0> | Removing sequential instance quotient[30] (in view: work.div_32s_32s(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/div.sv:104:8:104:12:@N:BN362:@XP_MSG">div.sv(104)</a><!@TM:0> | Removing sequential instance quotient[31] (in view: work.div_32s_32s(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
Encoding state machine state[5:0] (in view: work.div_32s_32s(verilog))
original code -> new code
   000 -> 000001
   001 -> 000010
   010 -> 000100
   011 -> 001000
   100 -> 010000
   101 -> 100000
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/demod_fir.sv:43:0:43:9:@N:MO231:@XP_MSG">demod_fir.sv(43)</a><!@TM:0> | Found counter in view:work.demod_fir_32s_1s_Z2(verilog) instance taps_counter[4:0] 
Encoding state machine state[2:0] (in view: work.demod_fir_32s_1s_Z2(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/demod_fir.sv:43:0:43:9:@N:MO231:@XP_MSG">demod_fir.sv(43)</a><!@TM:0> | Found counter in view:work.demod_fir_32s_1s_Z3(verilog) instance taps_counter[4:0] 
Encoding state machine state[2:0] (in view: work.demod_fir_32s_1s_Z3(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/fir.sv:39:0:39:9:@N:MO231:@XP_MSG">fir.sv(39)</a><!@TM:0> | Found counter in view:work.fir_32s_1s_Z4(verilog) instance taps_counter[4:0] 
Encoding state machine state[2:0] (in view: work.fir_32s_1s_Z4(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/demod_fir.sv:43:0:43:9:@N:MO231:@XP_MSG">demod_fir.sv(43)</a><!@TM:0> | Found counter in view:work.demod_fir_32s_8s_Z5(verilog) instance taps_counter[4:0] 
Encoding state machine state[2:0] (in view: work.demod_fir_32s_8s_Z5(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/fir.sv:39:0:39:9:@N:MO231:@XP_MSG">fir.sv(39)</a><!@TM:0> | Found counter in view:work.fir_32s_8s_Z6(verilog) instance taps_counter[4:0] 
Encoding state machine state[2:0] (in view: work.fir_32s_8s_Z6(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv:50:4:50:13:@N:BN362:@XP_MSG">fifo.sv(50)</a><!@TM:0> | Removing sequential instance dout[31] (in view: work.fifo_32s_1024s_11s_1(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv:50:4:50:13:@N:BN362:@XP_MSG">fifo.sv(50)</a><!@TM:0> | Removing sequential instance dout[31] (in view: work.fifo_32s_1024s_11s_0(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
Encoding state machine state[3:0] (in view: work.iir_2s_Z7_1(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N:<a href="@N:MO225:@XP_HELP">MO225</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/iir.sv:44:0:44:9:@N:MO225:@XP_MSG">iir.sv(44)</a><!@TM:0> | There are no possible illegal states for state machine state[3:0] (in view: work.iir_2s_Z7_1(verilog)); safe FSM implementation is not required.
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv:42:4:42:13:@N:MO231:@XP_MSG">fifo.sv(42)</a><!@TM:0> | Found counter in view:work.fifo_32s_1024s_11s_3(verilog) instance wr_addr[10:0] 
Encoding state machine state[3:0] (in view: work.iir_2s_Z7_0(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N:<a href="@N:MO225:@XP_HELP">MO225</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/iir.sv:44:0:44:9:@N:MO225:@XP_MSG">iir.sv(44)</a><!@TM:0> | There are no possible illegal states for state machine state[3:0] (in view: work.iir_2s_Z7_0(verilog)); safe FSM implementation is not required.

Starting Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 143MB peak: 143MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 143MB peak: 143MB)

@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv:50:4:50:13:@N:BN362:@XP_MSG">fifo.sv(50)</a><!@TM:0> | Removing sequential instance dout[0] (in view: work.fifo_8s_1024s_11s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv:50:4:50:13:@N:BN362:@XP_MSG">fifo.sv(50)</a><!@TM:0> | Removing sequential instance dout[1] (in view: work.fifo_8s_1024s_11s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv:50:4:50:13:@N:BN362:@XP_MSG">fifo.sv(50)</a><!@TM:0> | Removing sequential instance dout[2] (in view: work.fifo_8s_1024s_11s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv:50:4:50:13:@N:BN362:@XP_MSG">fifo.sv(50)</a><!@TM:0> | Removing sequential instance dout[3] (in view: work.fifo_8s_1024s_11s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv:50:4:50:13:@N:BN362:@XP_MSG">fifo.sv(50)</a><!@TM:0> | Removing sequential instance dout[4] (in view: work.fifo_8s_1024s_11s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv:50:4:50:13:@N:BN362:@XP_MSG">fifo.sv(50)</a><!@TM:0> | Removing sequential instance dout[5] (in view: work.fifo_8s_1024s_11s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv:50:4:50:13:@N:BN362:@XP_MSG">fifo.sv(50)</a><!@TM:0> | Removing sequential instance dout[6] (in view: work.fifo_8s_1024s_11s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv:50:4:50:13:@N:BN362:@XP_MSG">fifo.sv(50)</a><!@TM:0> | Removing sequential instance dout[7] (in view: work.fifo_8s_1024s_11s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv:50:4:50:13:@N:BN362:@XP_MSG">fifo.sv(50)</a><!@TM:0> | Removing sequential instance dout[0] (in view: work.fifo_32s_1024s_11s_5_14(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv:50:4:50:13:@N:BN362:@XP_MSG">fifo.sv(50)</a><!@TM:0> | Removing sequential instance dout[1] (in view: work.fifo_32s_1024s_11s_5_14(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv:50:4:50:13:@N:BN362:@XP_MSG">fifo.sv(50)</a><!@TM:0> | Removing sequential instance dout[2] (in view: work.fifo_32s_1024s_11s_5_14(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv:50:4:50:13:@N:BN362:@XP_MSG">fifo.sv(50)</a><!@TM:0> | Removing sequential instance dout[3] (in view: work.fifo_32s_1024s_11s_5_14(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv:50:4:50:13:@N:BN362:@XP_MSG">fifo.sv(50)</a><!@TM:0> | Removing sequential instance dout[4] (in view: work.fifo_32s_1024s_11s_5_14(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv:50:4:50:13:@N:BN362:@XP_MSG">fifo.sv(50)</a><!@TM:0> | Removing sequential instance dout[5] (in view: work.fifo_32s_1024s_11s_5_14(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv:50:4:50:13:@N:BN362:@XP_MSG">fifo.sv(50)</a><!@TM:0> | Removing sequential instance dout[6] (in view: work.fifo_32s_1024s_11s_5_14(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv:50:4:50:13:@N:BN362:@XP_MSG">fifo.sv(50)</a><!@TM:0> | Removing sequential instance dout[7] (in view: work.fifo_32s_1024s_11s_5_14(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv:50:4:50:13:@N:BN362:@XP_MSG">fifo.sv(50)</a><!@TM:0> | Removing sequential instance dout[8] (in view: work.fifo_32s_1024s_11s_5_14(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv:50:4:50:13:@N:BN362:@XP_MSG">fifo.sv(50)</a><!@TM:0> | Removing sequential instance dout[9] (in view: work.fifo_32s_1024s_11s_5_14(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv:50:4:50:13:@N:BN362:@XP_MSG">fifo.sv(50)</a><!@TM:0> | Removing sequential instance dout[10] (in view: work.fifo_32s_1024s_11s_5_14(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv:50:4:50:13:@N:BN362:@XP_MSG">fifo.sv(50)</a><!@TM:0> | Removing sequential instance dout[11] (in view: work.fifo_32s_1024s_11s_5_14(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv:50:4:50:13:@N:BN362:@XP_MSG">fifo.sv(50)</a><!@TM:0> | Removing sequential instance dout[12] (in view: work.fifo_32s_1024s_11s_5_14(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv:50:4:50:13:@N:BN362:@XP_MSG">fifo.sv(50)</a><!@TM:0> | Removing sequential instance dout[13] (in view: work.fifo_32s_1024s_11s_5_14(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv:50:4:50:13:@N:BN362:@XP_MSG">fifo.sv(50)</a><!@TM:0> | Removing sequential instance dout[14] (in view: work.fifo_32s_1024s_11s_5_14(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv:50:4:50:13:@N:BN362:@XP_MSG">fifo.sv(50)</a><!@TM:0> | Removing sequential instance dout[15] (in view: work.fifo_32s_1024s_11s_5_14(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv:50:4:50:13:@N:BN362:@XP_MSG">fifo.sv(50)</a><!@TM:0> | Removing sequential instance dout[16] (in view: work.fifo_32s_1024s_11s_5_14(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv:50:4:50:13:@N:BN362:@XP_MSG">fifo.sv(50)</a><!@TM:0> | Removing sequential instance dout[17] (in view: work.fifo_32s_1024s_11s_5_14(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv:50:4:50:13:@N:BN362:@XP_MSG">fifo.sv(50)</a><!@TM:0> | Removing sequential instance dout[18] (in view: work.fifo_32s_1024s_11s_5_14(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv:50:4:50:13:@N:BN362:@XP_MSG">fifo.sv(50)</a><!@TM:0> | Removing sequential instance dout[19] (in view: work.fifo_32s_1024s_11s_5_14(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv:50:4:50:13:@N:BN362:@XP_MSG">fifo.sv(50)</a><!@TM:0> | Removing sequential instance dout[20] (in view: work.fifo_32s_1024s_11s_5_14(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv:50:4:50:13:@N:BN362:@XP_MSG">fifo.sv(50)</a><!@TM:0> | Removing sequential instance dout[21] (in view: work.fifo_32s_1024s_11s_5_14(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv:50:4:50:13:@N:BN362:@XP_MSG">fifo.sv(50)</a><!@TM:0> | Removing sequential instance dout[22] (in view: work.fifo_32s_1024s_11s_5_14(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv:50:4:50:13:@N:BN362:@XP_MSG">fifo.sv(50)</a><!@TM:0> | Removing sequential instance dout[23] (in view: work.fifo_32s_1024s_11s_5_14(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv:50:4:50:13:@N:BN362:@XP_MSG">fifo.sv(50)</a><!@TM:0> | Removing sequential instance dout[24] (in view: work.fifo_32s_1024s_11s_5_14(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv:50:4:50:13:@N:BN362:@XP_MSG">fifo.sv(50)</a><!@TM:0> | Removing sequential instance dout[25] (in view: work.fifo_32s_1024s_11s_5_14(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv:50:4:50:13:@N:BN362:@XP_MSG">fifo.sv(50)</a><!@TM:0> | Removing sequential instance dout[26] (in view: work.fifo_32s_1024s_11s_5_14(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv:50:4:50:13:@N:BN362:@XP_MSG">fifo.sv(50)</a><!@TM:0> | Removing sequential instance dout[27] (in view: work.fifo_32s_1024s_11s_5_14(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv:50:4:50:13:@N:BN362:@XP_MSG">fifo.sv(50)</a><!@TM:0> | Removing sequential instance dout[28] (in view: work.fifo_32s_1024s_11s_5_14(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv:50:4:50:13:@N:BN362:@XP_MSG">fifo.sv(50)</a><!@TM:0> | Removing sequential instance dout[29] (in view: work.fifo_32s_1024s_11s_5_14(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv:50:4:50:13:@N:BN362:@XP_MSG">fifo.sv(50)</a><!@TM:0> | Removing sequential instance dout[30] (in view: work.fifo_32s_1024s_11s_5_14(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv:50:4:50:13:@N:BN362:@XP_MSG">fifo.sv(50)</a><!@TM:0> | Removing sequential instance dout[31] (in view: work.fifo_32s_1024s_11s_5_14(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv:50:4:50:13:@N:BN362:@XP_MSG">fifo.sv(50)</a><!@TM:0> | Removing sequential instance dout[0] (in view: work.fifo_32s_1024s_11s_5_13(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv:50:4:50:13:@N:BN362:@XP_MSG">fifo.sv(50)</a><!@TM:0> | Removing sequential instance dout[1] (in view: work.fifo_32s_1024s_11s_5_13(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv:50:4:50:13:@N:BN362:@XP_MSG">fifo.sv(50)</a><!@TM:0> | Removing sequential instance dout[2] (in view: work.fifo_32s_1024s_11s_5_13(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv:50:4:50:13:@N:BN362:@XP_MSG">fifo.sv(50)</a><!@TM:0> | Removing sequential instance dout[3] (in view: work.fifo_32s_1024s_11s_5_13(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv:50:4:50:13:@N:BN362:@XP_MSG">fifo.sv(50)</a><!@TM:0> | Removing sequential instance dout[4] (in view: work.fifo_32s_1024s_11s_5_13(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv:50:4:50:13:@N:BN362:@XP_MSG">fifo.sv(50)</a><!@TM:0> | Removing sequential instance dout[5] (in view: work.fifo_32s_1024s_11s_5_13(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv:50:4:50:13:@N:BN362:@XP_MSG">fifo.sv(50)</a><!@TM:0> | Removing sequential instance dout[6] (in view: work.fifo_32s_1024s_11s_5_13(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv:50:4:50:13:@N:BN362:@XP_MSG">fifo.sv(50)</a><!@TM:0> | Removing sequential instance dout[7] (in view: work.fifo_32s_1024s_11s_5_13(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv:50:4:50:13:@N:BN362:@XP_MSG">fifo.sv(50)</a><!@TM:0> | Removing sequential instance dout[8] (in view: work.fifo_32s_1024s_11s_5_13(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv:50:4:50:13:@N:BN362:@XP_MSG">fifo.sv(50)</a><!@TM:0> | Removing sequential instance dout[9] (in view: work.fifo_32s_1024s_11s_5_13(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv:50:4:50:13:@N:BN362:@XP_MSG">fifo.sv(50)</a><!@TM:0> | Removing sequential instance dout[10] (in view: work.fifo_32s_1024s_11s_5_13(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv:50:4:50:13:@N:BN362:@XP_MSG">fifo.sv(50)</a><!@TM:0> | Removing sequential instance dout[11] (in view: work.fifo_32s_1024s_11s_5_13(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv:50:4:50:13:@N:BN362:@XP_MSG">fifo.sv(50)</a><!@TM:0> | Removing sequential instance dout[12] (in view: work.fifo_32s_1024s_11s_5_13(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv:50:4:50:13:@N:BN362:@XP_MSG">fifo.sv(50)</a><!@TM:0> | Removing sequential instance dout[13] (in view: work.fifo_32s_1024s_11s_5_13(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv:50:4:50:13:@N:BN362:@XP_MSG">fifo.sv(50)</a><!@TM:0> | Removing sequential instance dout[14] (in view: work.fifo_32s_1024s_11s_5_13(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv:50:4:50:13:@N:BN362:@XP_MSG">fifo.sv(50)</a><!@TM:0> | Removing sequential instance dout[15] (in view: work.fifo_32s_1024s_11s_5_13(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv:50:4:50:13:@N:BN362:@XP_MSG">fifo.sv(50)</a><!@TM:0> | Removing sequential instance dout[16] (in view: work.fifo_32s_1024s_11s_5_13(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv:50:4:50:13:@N:BN362:@XP_MSG">fifo.sv(50)</a><!@TM:0> | Removing sequential instance dout[17] (in view: work.fifo_32s_1024s_11s_5_13(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv:50:4:50:13:@N:BN362:@XP_MSG">fifo.sv(50)</a><!@TM:0> | Removing sequential instance dout[18] (in view: work.fifo_32s_1024s_11s_5_13(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv:50:4:50:13:@N:BN362:@XP_MSG">fifo.sv(50)</a><!@TM:0> | Removing sequential instance dout[19] (in view: work.fifo_32s_1024s_11s_5_13(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv:50:4:50:13:@N:BN362:@XP_MSG">fifo.sv(50)</a><!@TM:0> | Removing sequential instance dout[20] (in view: work.fifo_32s_1024s_11s_5_13(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv:50:4:50:13:@N:BN362:@XP_MSG">fifo.sv(50)</a><!@TM:0> | Removing sequential instance dout[21] (in view: work.fifo_32s_1024s_11s_5_13(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv:50:4:50:13:@N:BN362:@XP_MSG">fifo.sv(50)</a><!@TM:0> | Removing sequential instance dout[22] (in view: work.fifo_32s_1024s_11s_5_13(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv:50:4:50:13:@N:BN362:@XP_MSG">fifo.sv(50)</a><!@TM:0> | Removing sequential instance dout[23] (in view: work.fifo_32s_1024s_11s_5_13(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv:50:4:50:13:@N:BN362:@XP_MSG">fifo.sv(50)</a><!@TM:0> | Removing sequential instance dout[24] (in view: work.fifo_32s_1024s_11s_5_13(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv:50:4:50:13:@N:BN362:@XP_MSG">fifo.sv(50)</a><!@TM:0> | Removing sequential instance dout[25] (in view: work.fifo_32s_1024s_11s_5_13(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv:50:4:50:13:@N:BN362:@XP_MSG">fifo.sv(50)</a><!@TM:0> | Removing sequential instance dout[26] (in view: work.fifo_32s_1024s_11s_5_13(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv:50:4:50:13:@N:BN362:@XP_MSG">fifo.sv(50)</a><!@TM:0> | Removing sequential instance dout[27] (in view: work.fifo_32s_1024s_11s_5_13(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv:50:4:50:13:@N:BN362:@XP_MSG">fifo.sv(50)</a><!@TM:0> | Removing sequential instance dout[28] (in view: work.fifo_32s_1024s_11s_5_13(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv:50:4:50:13:@N:BN362:@XP_MSG">fifo.sv(50)</a><!@TM:0> | Removing sequential instance dout[29] (in view: work.fifo_32s_1024s_11s_5_13(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv:50:4:50:13:@N:BN362:@XP_MSG">fifo.sv(50)</a><!@TM:0> | Removing sequential instance dout[30] (in view: work.fifo_32s_1024s_11s_5_13(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv:50:4:50:13:@N:BN362:@XP_MSG">fifo.sv(50)</a><!@TM:0> | Removing sequential instance dout[31] (in view: work.fifo_32s_1024s_11s_5_13(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv:50:4:50:13:@N:BN362:@XP_MSG">fifo.sv(50)</a><!@TM:0> | Removing sequential instance dout[0] (in view: work.fifo_32s_1024s_11s_5_12(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv:50:4:50:13:@N:BN362:@XP_MSG">fifo.sv(50)</a><!@TM:0> | Removing sequential instance dout[1] (in view: work.fifo_32s_1024s_11s_5_12(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv:50:4:50:13:@N:BN362:@XP_MSG">fifo.sv(50)</a><!@TM:0> | Removing sequential instance dout[2] (in view: work.fifo_32s_1024s_11s_5_12(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv:50:4:50:13:@N:BN362:@XP_MSG">fifo.sv(50)</a><!@TM:0> | Removing sequential instance dout[3] (in view: work.fifo_32s_1024s_11s_5_12(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv:50:4:50:13:@N:BN362:@XP_MSG">fifo.sv(50)</a><!@TM:0> | Removing sequential instance dout[4] (in view: work.fifo_32s_1024s_11s_5_12(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv:50:4:50:13:@N:BN362:@XP_MSG">fifo.sv(50)</a><!@TM:0> | Removing sequential instance dout[5] (in view: work.fifo_32s_1024s_11s_5_12(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv:50:4:50:13:@N:BN362:@XP_MSG">fifo.sv(50)</a><!@TM:0> | Removing sequential instance dout[6] (in view: work.fifo_32s_1024s_11s_5_12(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv:50:4:50:13:@N:BN362:@XP_MSG">fifo.sv(50)</a><!@TM:0> | Removing sequential instance dout[7] (in view: work.fifo_32s_1024s_11s_5_12(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv:50:4:50:13:@N:BN362:@XP_MSG">fifo.sv(50)</a><!@TM:0> | Removing sequential instance dout[8] (in view: work.fifo_32s_1024s_11s_5_12(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv:50:4:50:13:@N:BN362:@XP_MSG">fifo.sv(50)</a><!@TM:0> | Removing sequential instance dout[9] (in view: work.fifo_32s_1024s_11s_5_12(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv:50:4:50:13:@N:BN362:@XP_MSG">fifo.sv(50)</a><!@TM:0> | Removing sequential instance dout[10] (in view: work.fifo_32s_1024s_11s_5_12(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv:50:4:50:13:@N:BN362:@XP_MSG">fifo.sv(50)</a><!@TM:0> | Removing sequential instance dout[11] (in view: work.fifo_32s_1024s_11s_5_12(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv:50:4:50:13:@N:BN362:@XP_MSG">fifo.sv(50)</a><!@TM:0> | Removing sequential instance dout[12] (in view: work.fifo_32s_1024s_11s_5_12(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv:50:4:50:13:@N:BN362:@XP_MSG">fifo.sv(50)</a><!@TM:0> | Removing sequential instance dout[13] (in view: work.fifo_32s_1024s_11s_5_12(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv:50:4:50:13:@N:BN362:@XP_MSG">fifo.sv(50)</a><!@TM:0> | Removing sequential instance dout[14] (in view: work.fifo_32s_1024s_11s_5_12(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv:50:4:50:13:@N:BN362:@XP_MSG">fifo.sv(50)</a><!@TM:0> | Removing sequential instance dout[15] (in view: work.fifo_32s_1024s_11s_5_12(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv:50:4:50:13:@N:BN362:@XP_MSG">fifo.sv(50)</a><!@TM:0> | Removing sequential instance dout[16] (in view: work.fifo_32s_1024s_11s_5_12(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv:50:4:50:13:@N:BN362:@XP_MSG">fifo.sv(50)</a><!@TM:0> | Removing sequential instance dout[17] (in view: work.fifo_32s_1024s_11s_5_12(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv:50:4:50:13:@N:BN362:@XP_MSG">fifo.sv(50)</a><!@TM:0> | Removing sequential instance dout[18] (in view: work.fifo_32s_1024s_11s_5_12(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv:50:4:50:13:@N:BN362:@XP_MSG">fifo.sv(50)</a><!@TM:0> | Removing sequential instance dout[19] (in view: work.fifo_32s_1024s_11s_5_12(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv:50:4:50:13:@N:BN362:@XP_MSG">fifo.sv(50)</a><!@TM:0> | Removing sequential instance dout[20] (in view: work.fifo_32s_1024s_11s_5_12(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv:50:4:50:13:@N:BN362:@XP_MSG">fifo.sv(50)</a><!@TM:0> | Removing sequential instance dout[21] (in view: work.fifo_32s_1024s_11s_5_12(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv:50:4:50:13:@N:BN362:@XP_MSG">fifo.sv(50)</a><!@TM:0> | Removing sequential instance dout[22] (in view: work.fifo_32s_1024s_11s_5_12(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv:50:4:50:13:@N:BN362:@XP_MSG">fifo.sv(50)</a><!@TM:0> | Removing sequential instance dout[23] (in view: work.fifo_32s_1024s_11s_5_12(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.

Only the first 100 messages of id 'BN362' are reported. To see all messages use 'report_messages -log /home/mwp8699/CE387-Assignments/final_project/syn/rev_1/synlog/proj_1_fpga_mapper.srr -id BN362' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {BN362} -count unlimited' in the Tcl shell.
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv:50:4:50:13:@A:BN291:@XP_MSG">fifo.sv(50)</a><!@TM:0> | Boundary register dout[0] (in view: work.fifo_32s_1024s_11s_5_1(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv:50:4:50:13:@A:BN291:@XP_MSG">fifo.sv(50)</a><!@TM:0> | Boundary register dout[1] (in view: work.fifo_32s_1024s_11s_5_1(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv:50:4:50:13:@A:BN291:@XP_MSG">fifo.sv(50)</a><!@TM:0> | Boundary register dout[2] (in view: work.fifo_32s_1024s_11s_5_1(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv:50:4:50:13:@A:BN291:@XP_MSG">fifo.sv(50)</a><!@TM:0> | Boundary register dout[3] (in view: work.fifo_32s_1024s_11s_5_1(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv:50:4:50:13:@A:BN291:@XP_MSG">fifo.sv(50)</a><!@TM:0> | Boundary register dout[4] (in view: work.fifo_32s_1024s_11s_5_1(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv:50:4:50:13:@A:BN291:@XP_MSG">fifo.sv(50)</a><!@TM:0> | Boundary register dout[5] (in view: work.fifo_32s_1024s_11s_5_1(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv:50:4:50:13:@A:BN291:@XP_MSG">fifo.sv(50)</a><!@TM:0> | Boundary register dout[6] (in view: work.fifo_32s_1024s_11s_5_1(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv:50:4:50:13:@A:BN291:@XP_MSG">fifo.sv(50)</a><!@TM:0> | Boundary register dout[7] (in view: work.fifo_32s_1024s_11s_5_1(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv:50:4:50:13:@A:BN291:@XP_MSG">fifo.sv(50)</a><!@TM:0> | Boundary register dout[8] (in view: work.fifo_32s_1024s_11s_5_1(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv:50:4:50:13:@A:BN291:@XP_MSG">fifo.sv(50)</a><!@TM:0> | Boundary register dout[9] (in view: work.fifo_32s_1024s_11s_5_1(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv:50:4:50:13:@A:BN291:@XP_MSG">fifo.sv(50)</a><!@TM:0> | Boundary register dout[10] (in view: work.fifo_32s_1024s_11s_5_1(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv:50:4:50:13:@A:BN291:@XP_MSG">fifo.sv(50)</a><!@TM:0> | Boundary register dout[11] (in view: work.fifo_32s_1024s_11s_5_1(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv:50:4:50:13:@A:BN291:@XP_MSG">fifo.sv(50)</a><!@TM:0> | Boundary register dout[12] (in view: work.fifo_32s_1024s_11s_5_1(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv:50:4:50:13:@A:BN291:@XP_MSG">fifo.sv(50)</a><!@TM:0> | Boundary register dout[13] (in view: work.fifo_32s_1024s_11s_5_1(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv:50:4:50:13:@A:BN291:@XP_MSG">fifo.sv(50)</a><!@TM:0> | Boundary register dout[14] (in view: work.fifo_32s_1024s_11s_5_1(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv:50:4:50:13:@A:BN291:@XP_MSG">fifo.sv(50)</a><!@TM:0> | Boundary register dout[15] (in view: work.fifo_32s_1024s_11s_5_1(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv:50:4:50:13:@A:BN291:@XP_MSG">fifo.sv(50)</a><!@TM:0> | Boundary register dout[16] (in view: work.fifo_32s_1024s_11s_5_1(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv:50:4:50:13:@A:BN291:@XP_MSG">fifo.sv(50)</a><!@TM:0> | Boundary register dout[17] (in view: work.fifo_32s_1024s_11s_5_1(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv:50:4:50:13:@A:BN291:@XP_MSG">fifo.sv(50)</a><!@TM:0> | Boundary register dout[18] (in view: work.fifo_32s_1024s_11s_5_1(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv:50:4:50:13:@A:BN291:@XP_MSG">fifo.sv(50)</a><!@TM:0> | Boundary register dout[19] (in view: work.fifo_32s_1024s_11s_5_1(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv:50:4:50:13:@A:BN291:@XP_MSG">fifo.sv(50)</a><!@TM:0> | Boundary register dout[20] (in view: work.fifo_32s_1024s_11s_5_1(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv:50:4:50:13:@A:BN291:@XP_MSG">fifo.sv(50)</a><!@TM:0> | Boundary register dout[21] (in view: work.fifo_32s_1024s_11s_5_1(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv:50:4:50:13:@A:BN291:@XP_MSG">fifo.sv(50)</a><!@TM:0> | Boundary register dout[22] (in view: work.fifo_32s_1024s_11s_5_1(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv:50:4:50:13:@A:BN291:@XP_MSG">fifo.sv(50)</a><!@TM:0> | Boundary register dout[23] (in view: work.fifo_32s_1024s_11s_5_1(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv:50:4:50:13:@A:BN291:@XP_MSG">fifo.sv(50)</a><!@TM:0> | Boundary register dout[24] (in view: work.fifo_32s_1024s_11s_5_1(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv:50:4:50:13:@A:BN291:@XP_MSG">fifo.sv(50)</a><!@TM:0> | Boundary register dout[25] (in view: work.fifo_32s_1024s_11s_5_1(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv:50:4:50:13:@A:BN291:@XP_MSG">fifo.sv(50)</a><!@TM:0> | Boundary register dout[26] (in view: work.fifo_32s_1024s_11s_5_1(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv:50:4:50:13:@A:BN291:@XP_MSG">fifo.sv(50)</a><!@TM:0> | Boundary register dout[27] (in view: work.fifo_32s_1024s_11s_5_1(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv:50:4:50:13:@A:BN291:@XP_MSG">fifo.sv(50)</a><!@TM:0> | Boundary register dout[28] (in view: work.fifo_32s_1024s_11s_5_1(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv:50:4:50:13:@A:BN291:@XP_MSG">fifo.sv(50)</a><!@TM:0> | Boundary register dout[29] (in view: work.fifo_32s_1024s_11s_5_1(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv:50:4:50:13:@A:BN291:@XP_MSG">fifo.sv(50)</a><!@TM:0> | Boundary register dout[30] (in view: work.fifo_32s_1024s_11s_5_1(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv:50:4:50:13:@A:BN291:@XP_MSG">fifo.sv(50)</a><!@TM:0> | Boundary register dout[31] (in view: work.fifo_32s_1024s_11s_5_1(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv:50:4:50:13:@A:BN291:@XP_MSG">fifo.sv(50)</a><!@TM:0> | Boundary register dout[0] (in view: work.fifo_32s_1024s_11s_5_0(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv:50:4:50:13:@A:BN291:@XP_MSG">fifo.sv(50)</a><!@TM:0> | Boundary register dout[1] (in view: work.fifo_32s_1024s_11s_5_0(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv:50:4:50:13:@A:BN291:@XP_MSG">fifo.sv(50)</a><!@TM:0> | Boundary register dout[2] (in view: work.fifo_32s_1024s_11s_5_0(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv:50:4:50:13:@A:BN291:@XP_MSG">fifo.sv(50)</a><!@TM:0> | Boundary register dout[3] (in view: work.fifo_32s_1024s_11s_5_0(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv:50:4:50:13:@A:BN291:@XP_MSG">fifo.sv(50)</a><!@TM:0> | Boundary register dout[4] (in view: work.fifo_32s_1024s_11s_5_0(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv:50:4:50:13:@A:BN291:@XP_MSG">fifo.sv(50)</a><!@TM:0> | Boundary register dout[5] (in view: work.fifo_32s_1024s_11s_5_0(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv:50:4:50:13:@A:BN291:@XP_MSG">fifo.sv(50)</a><!@TM:0> | Boundary register dout[6] (in view: work.fifo_32s_1024s_11s_5_0(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv:50:4:50:13:@A:BN291:@XP_MSG">fifo.sv(50)</a><!@TM:0> | Boundary register dout[7] (in view: work.fifo_32s_1024s_11s_5_0(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv:50:4:50:13:@A:BN291:@XP_MSG">fifo.sv(50)</a><!@TM:0> | Boundary register dout[8] (in view: work.fifo_32s_1024s_11s_5_0(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv:50:4:50:13:@A:BN291:@XP_MSG">fifo.sv(50)</a><!@TM:0> | Boundary register dout[9] (in view: work.fifo_32s_1024s_11s_5_0(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv:50:4:50:13:@A:BN291:@XP_MSG">fifo.sv(50)</a><!@TM:0> | Boundary register dout[10] (in view: work.fifo_32s_1024s_11s_5_0(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv:50:4:50:13:@A:BN291:@XP_MSG">fifo.sv(50)</a><!@TM:0> | Boundary register dout[11] (in view: work.fifo_32s_1024s_11s_5_0(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv:50:4:50:13:@A:BN291:@XP_MSG">fifo.sv(50)</a><!@TM:0> | Boundary register dout[12] (in view: work.fifo_32s_1024s_11s_5_0(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv:50:4:50:13:@A:BN291:@XP_MSG">fifo.sv(50)</a><!@TM:0> | Boundary register dout[13] (in view: work.fifo_32s_1024s_11s_5_0(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv:50:4:50:13:@A:BN291:@XP_MSG">fifo.sv(50)</a><!@TM:0> | Boundary register dout[14] (in view: work.fifo_32s_1024s_11s_5_0(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv:50:4:50:13:@A:BN291:@XP_MSG">fifo.sv(50)</a><!@TM:0> | Boundary register dout[15] (in view: work.fifo_32s_1024s_11s_5_0(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv:50:4:50:13:@A:BN291:@XP_MSG">fifo.sv(50)</a><!@TM:0> | Boundary register dout[16] (in view: work.fifo_32s_1024s_11s_5_0(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv:50:4:50:13:@A:BN291:@XP_MSG">fifo.sv(50)</a><!@TM:0> | Boundary register dout[17] (in view: work.fifo_32s_1024s_11s_5_0(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv:50:4:50:13:@A:BN291:@XP_MSG">fifo.sv(50)</a><!@TM:0> | Boundary register dout[18] (in view: work.fifo_32s_1024s_11s_5_0(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv:50:4:50:13:@A:BN291:@XP_MSG">fifo.sv(50)</a><!@TM:0> | Boundary register dout[19] (in view: work.fifo_32s_1024s_11s_5_0(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv:50:4:50:13:@A:BN291:@XP_MSG">fifo.sv(50)</a><!@TM:0> | Boundary register dout[20] (in view: work.fifo_32s_1024s_11s_5_0(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv:50:4:50:13:@A:BN291:@XP_MSG">fifo.sv(50)</a><!@TM:0> | Boundary register dout[21] (in view: work.fifo_32s_1024s_11s_5_0(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv:50:4:50:13:@A:BN291:@XP_MSG">fifo.sv(50)</a><!@TM:0> | Boundary register dout[22] (in view: work.fifo_32s_1024s_11s_5_0(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv:50:4:50:13:@A:BN291:@XP_MSG">fifo.sv(50)</a><!@TM:0> | Boundary register dout[23] (in view: work.fifo_32s_1024s_11s_5_0(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv:50:4:50:13:@A:BN291:@XP_MSG">fifo.sv(50)</a><!@TM:0> | Boundary register dout[24] (in view: work.fifo_32s_1024s_11s_5_0(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv:50:4:50:13:@A:BN291:@XP_MSG">fifo.sv(50)</a><!@TM:0> | Boundary register dout[25] (in view: work.fifo_32s_1024s_11s_5_0(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv:50:4:50:13:@A:BN291:@XP_MSG">fifo.sv(50)</a><!@TM:0> | Boundary register dout[26] (in view: work.fifo_32s_1024s_11s_5_0(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv:50:4:50:13:@A:BN291:@XP_MSG">fifo.sv(50)</a><!@TM:0> | Boundary register dout[27] (in view: work.fifo_32s_1024s_11s_5_0(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv:50:4:50:13:@A:BN291:@XP_MSG">fifo.sv(50)</a><!@TM:0> | Boundary register dout[28] (in view: work.fifo_32s_1024s_11s_5_0(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv:50:4:50:13:@A:BN291:@XP_MSG">fifo.sv(50)</a><!@TM:0> | Boundary register dout[29] (in view: work.fifo_32s_1024s_11s_5_0(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv:50:4:50:13:@A:BN291:@XP_MSG">fifo.sv(50)</a><!@TM:0> | Boundary register dout[30] (in view: work.fifo_32s_1024s_11s_5_0(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv:50:4:50:13:@A:BN291:@XP_MSG">fifo.sv(50)</a><!@TM:0> | Boundary register dout[31] (in view: work.fifo_32s_1024s_11s_5_0(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv:35:4:35:13:@W:FX107:@XP_MSG">fifo.sv(35)</a><!@TM:0> | RAM fifo_buf[31:0] (in view: work.fifo_32s_1024s_11s_5_0(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv:35:4:35:13:@W:FX107:@XP_MSG">fifo.sv(35)</a><!@TM:0> | RAM fifo_buf[31:0] (in view: work.fifo_32s_1024s_11s_5_1(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv:35:4:35:13:@W:FX107:@XP_MSG">fifo.sv(35)</a><!@TM:0> | RAM fifo_buf[31:0] (in view: work.fifo_32s_1024s_11s_5_2(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv:35:4:35:13:@W:FX107:@XP_MSG">fifo.sv(35)</a><!@TM:0> | RAM fifo_buf[31:0] (in view: work.fifo_32s_1024s_11s_5_4(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv:35:4:35:13:@W:FX107:@XP_MSG">fifo.sv(35)</a><!@TM:0> | RAM fifo_buf[31:0] (in view: work.fifo_32s_1024s_11s_5_5(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv:35:4:35:13:@W:FX107:@XP_MSG">fifo.sv(35)</a><!@TM:0> | RAM fifo_buf[31:0] (in view: work.fifo_32s_1024s_11s_5_3(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv:35:4:35:13:@W:FX107:@XP_MSG">fifo.sv(35)</a><!@TM:0> | RAM fifo_buf[31:0] (in view: work.fifo_32s_1024s_11s_5_8(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv:35:4:35:13:@W:FX107:@XP_MSG">fifo.sv(35)</a><!@TM:0> | RAM fifo_buf[31:0] (in view: work.fifo_32s_1024s_11s_5_10(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv:35:4:35:13:@W:FX107:@XP_MSG">fifo.sv(35)</a><!@TM:0> | RAM fifo_buf[31:0] (in view: work.fifo_32s_1024s_11s_5_13(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv:35:4:35:13:@W:FX107:@XP_MSG">fifo.sv(35)</a><!@TM:0> | RAM fifo_buf[31:0] (in view: work.fifo_32s_1024s_11s_5_14(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv:35:4:35:13:@W:FX107:@XP_MSG">fifo.sv(35)</a><!@TM:0> | RAM fifo_buf[30:0] (in view: work.fifo_32s_1024s_11s_1(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv:35:4:35:13:@W:FX107:@XP_MSG">fifo.sv(35)</a><!@TM:0> | RAM fifo_buf[30:0] (in view: work.fifo_32s_1024s_11s_0(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv:35:4:35:13:@W:FX107:@XP_MSG">fifo.sv(35)</a><!@TM:0> | RAM fifo_buf[7:0] (in view: work.fifo_8s_1024s_11s(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/fir.sv:39:0:39:9:@N:MF135:@XP_MSG">fir.sv(39)</a><!@TM:0> | RAM shift_reg_CR31[31:0] (in view: work.fir_32s_1s_Z4(verilog)) is 32 words by 32 bits.
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/demod_fir.sv:43:0:43:9:@N:MF135:@XP_MSG">demod_fir.sv(43)</a><!@TM:0> | RAM shift_reg_CR31[31:0] (in view: work.demod_fir_32s_8s_Z5(verilog)) is 32 words by 32 bits.
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/fir.sv:39:0:39:9:@N:MF135:@XP_MSG">fir.sv(39)</a><!@TM:0> | RAM shift_reg_CR31[31:0] (in view: work.fir_32s_8s_Z6(verilog)) is 32 words by 32 bits.
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/demod_fir.sv:43:0:43:9:@N:MF135:@XP_MSG">demod_fir.sv(43)</a><!@TM:0> | RAM shift_reg_CR31[31:0] (in view: work.demod_fir_32s_1s_Z2(verilog)) is 32 words by 32 bits.
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/fir_cmplx.sv:49:0:49:9:@N:MF135:@XP_MSG">fir_cmplx.sv(49)</a><!@TM:0> | RAM imagshift_reg_CR31[31:0] (in view: work.fir_cmplx_20s_Z1(verilog)) is 32 words by 32 bits.
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/demod_fir.sv:43:0:43:9:@N:MF135:@XP_MSG">demod_fir.sv(43)</a><!@TM:0> | RAM shift_reg_CR31[31:0] (in view: work.demod_fir_32s_1s_Z3(verilog)) is 32 words by 32 bits.
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/fir_cmplx.sv:49:0:49:9:@N:MF135:@XP_MSG">fir_cmplx.sv(49)</a><!@TM:0> | RAM realshift_reg_CR31[31:0] (in view: work.fir_cmplx_20s_Z1(verilog)) is 32 words by 32 bits.
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv:50:4:50:13:@A:BN291:@XP_MSG">fifo.sv(50)</a><!@TM:0> | Boundary register dout[31:0] (in view: work.fifo_32s_1024s_11s_5_0(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv:50:4:50:13:@A:BN291:@XP_MSG">fifo.sv(50)</a><!@TM:0> | Boundary register dout[31:0] (in view: work.fifo_32s_1024s_11s_5_1(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 

Starting factoring (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 146MB peak: 151MB)

Auto Dissolve of right_gain_inst (inst of view:work.gain_32s_10s_0(verilog))
Auto Dissolve of left_gain_inst (inst of view:work.gain_32s_10s_1(verilog))

Finished factoring (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 149MB peak: 151MB)

<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/gain.sv:40:4:40:8:@W:BN132:@XP_MSG">gain.sv(40)</a><!@TM:0> | Removing sequential instance left_gain_inst.dout[3] because it is equivalent to instance left_gain_inst.dout[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/gain.sv:40:4:40:8:@W:BN132:@XP_MSG">gain.sv(40)</a><!@TM:0> | Removing sequential instance left_gain_inst.dout[2] because it is equivalent to instance left_gain_inst.dout[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/gain.sv:40:4:40:8:@W:BN132:@XP_MSG">gain.sv(40)</a><!@TM:0> | Removing sequential instance right_gain_inst.dout[31] because it is equivalent to instance right_gain_inst.dout[30]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/gain.sv:40:4:40:8:@W:BN132:@XP_MSG">gain.sv(40)</a><!@TM:0> | Removing sequential instance right_gain_inst.dout[30] because it is equivalent to instance right_gain_inst.dout[28]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/gain.sv:40:4:40:8:@W:BN132:@XP_MSG">gain.sv(40)</a><!@TM:0> | Removing sequential instance right_gain_inst.dout[29] because it is equivalent to instance right_gain_inst.dout[27]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/gain.sv:40:4:40:8:@W:BN132:@XP_MSG">gain.sv(40)</a><!@TM:0> | Removing sequential instance right_gain_inst.dout[28] because it is equivalent to instance right_gain_inst.dout[26]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/read_iq.sv:50:4:50:8:@W:BN132:@XP_MSG">read_iq.sv(50)</a><!@TM:0> | Removing sequential instance read_iq_inst.q_out[31] because it is equivalent to instance read_iq_inst.q_out[30]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/read_iq.sv:50:4:50:8:@W:BN132:@XP_MSG">read_iq.sv(50)</a><!@TM:0> | Removing sequential instance read_iq_inst.q_out[30] because it is equivalent to instance read_iq_inst.q_out[28]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/read_iq.sv:50:4:50:8:@W:BN132:@XP_MSG">read_iq.sv(50)</a><!@TM:0> | Removing sequential instance read_iq_inst.q_out[29] because it is equivalent to instance read_iq_inst.q_out[27]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/read_iq.sv:50:4:50:8:@W:BN132:@XP_MSG">read_iq.sv(50)</a><!@TM:0> | Removing sequential instance read_iq_inst.q_out[28] because it is equivalent to instance read_iq_inst.q_out[26]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/read_iq.sv:50:4:50:8:@W:BN132:@XP_MSG">read_iq.sv(50)</a><!@TM:0> | Removing sequential instance read_iq_inst.q_out[27] because it is equivalent to instance read_iq_inst.q_out[25]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/read_iq.sv:50:4:50:8:@W:BN132:@XP_MSG">read_iq.sv(50)</a><!@TM:0> | Removing sequential instance read_iq_inst.i_out[31] because it is equivalent to instance read_iq_inst.i_out[30]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/read_iq.sv:50:4:50:8:@W:BN132:@XP_MSG">read_iq.sv(50)</a><!@TM:0> | Removing sequential instance read_iq_inst.i_out[30] because it is equivalent to instance read_iq_inst.i_out[28]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/read_iq.sv:50:4:50:8:@W:BN132:@XP_MSG">read_iq.sv(50)</a><!@TM:0> | Removing sequential instance read_iq_inst.i_out[29] because it is equivalent to instance read_iq_inst.i_out[27]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/read_iq.sv:50:4:50:8:@W:BN132:@XP_MSG">read_iq.sv(50)</a><!@TM:0> | Removing sequential instance read_iq_inst.i_out[28] because it is equivalent to instance read_iq_inst.i_out[26]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/read_iq.sv:50:4:50:8:@W:BN132:@XP_MSG">read_iq.sv(50)</a><!@TM:0> | Removing sequential instance read_iq_inst.i_out[27] because it is equivalent to instance read_iq_inst.i_out[25]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/gain.sv:40:4:40:8:@W:BN132:@XP_MSG">gain.sv(40)</a><!@TM:0> | Removing sequential instance left_gain_inst.dout[31] because it is equivalent to instance left_gain_inst.dout[30]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/gain.sv:40:4:40:8:@W:BN132:@XP_MSG">gain.sv(40)</a><!@TM:0> | Removing sequential instance left_gain_inst.dout[30] because it is equivalent to instance left_gain_inst.dout[28]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/gain.sv:40:4:40:8:@W:BN132:@XP_MSG">gain.sv(40)</a><!@TM:0> | Removing sequential instance left_gain_inst.dout[29] because it is equivalent to instance left_gain_inst.dout[27]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/gain.sv:40:4:40:8:@W:BN132:@XP_MSG">gain.sv(40)</a><!@TM:0> | Removing sequential instance left_gain_inst.dout[28] because it is equivalent to instance left_gain_inst.dout[26]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/gain.sv:40:4:40:8:@W:BN132:@XP_MSG">gain.sv(40)</a><!@TM:0> | Removing sequential instance right_gain_inst.dout[3] because it is equivalent to instance right_gain_inst.dout[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/gain.sv:40:4:40:8:@W:BN132:@XP_MSG">gain.sv(40)</a><!@TM:0> | Removing sequential instance right_gain_inst.dout[2] because it is equivalent to instance right_gain_inst.dout[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/multiply.sv:38:4:38:8:@W:BN132:@XP_MSG">multiply.sv(38)</a><!@TM:0> | Removing sequential instance mult_demod_lmr_inst.dout[23] because it is equivalent to instance mult_demod_lmr_inst.dout[25]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/multiply.sv:38:4:38:8:@W:BN132:@XP_MSG">multiply.sv(38)</a><!@TM:0> | Removing sequential instance mult_demod_lmr_inst.dout[24] because it is equivalent to instance mult_demod_lmr_inst.dout[26]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/multiply.sv:38:4:38:8:@W:BN132:@XP_MSG">multiply.sv(38)</a><!@TM:0> | Removing sequential instance mult_demod_lmr_inst.dout[25] because it is equivalent to instance mult_demod_lmr_inst.dout[27]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/multiply.sv:38:4:38:8:@W:BN132:@XP_MSG">multiply.sv(38)</a><!@TM:0> | Removing sequential instance mult_demod_lmr_inst.dout[26] because it is equivalent to instance mult_demod_lmr_inst.dout[28]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/multiply.sv:38:4:38:8:@W:BN132:@XP_MSG">multiply.sv(38)</a><!@TM:0> | Removing sequential instance mult_demod_lmr_inst.dout[27] because it is equivalent to instance mult_demod_lmr_inst.dout[29]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/multiply.sv:38:4:38:8:@W:BN132:@XP_MSG">multiply.sv(38)</a><!@TM:0> | Removing sequential instance mult_demod_lmr_inst.dout[28] because it is equivalent to instance mult_demod_lmr_inst.dout[30]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/multiply.sv:38:4:38:8:@W:BN132:@XP_MSG">multiply.sv(38)</a><!@TM:0> | Removing sequential instance square_bp_pilot_inst.dout[31] because it is equivalent to instance square_bp_pilot_inst.dout[30]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/multiply.sv:38:4:38:8:@W:BN132:@XP_MSG">multiply.sv(38)</a><!@TM:0> | Removing sequential instance square_bp_pilot_inst.dout[30] because it is equivalent to instance square_bp_pilot_inst.dout[28]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/multiply.sv:38:4:38:8:@W:BN132:@XP_MSG">multiply.sv(38)</a><!@TM:0> | Removing sequential instance square_bp_pilot_inst.dout[29] because it is equivalent to instance square_bp_pilot_inst.dout[27]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/multiply.sv:38:4:38:8:@W:BN132:@XP_MSG">multiply.sv(38)</a><!@TM:0> | Removing sequential instance square_bp_pilot_inst.dout[28] because it is equivalent to instance square_bp_pilot_inst.dout[26]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/multiply.sv:38:4:38:8:@W:BN132:@XP_MSG">multiply.sv(38)</a><!@TM:0> | Removing sequential instance square_bp_pilot_inst.dout[27] because it is equivalent to instance square_bp_pilot_inst.dout[25]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/multiply.sv:38:4:38:8:@W:BN132:@XP_MSG">multiply.sv(38)</a><!@TM:0> | Removing sequential instance square_bp_pilot_inst.dout[26] because it is equivalent to instance square_bp_pilot_inst.dout[24]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/multiply.sv:38:4:38:8:@W:BN132:@XP_MSG">multiply.sv(38)</a><!@TM:0> | Removing sequential instance square_bp_pilot_inst.dout[25] because it is equivalent to instance square_bp_pilot_inst.dout[23]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/multiply.sv:38:4:38:8:@W:BN132:@XP_MSG">multiply.sv(38)</a><!@TM:0> | Removing sequential instance square_bp_pilot_inst.dout[24] because it is equivalent to instance square_bp_pilot_inst.dout[22]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/multiply.sv:38:4:38:8:@W:BN132:@XP_MSG">multiply.sv(38)</a><!@TM:0> | Removing sequential instance mult_demod_lmr_inst.dout[31] because it is equivalent to instance mult_demod_lmr_inst.dout[30]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/multiply.sv:38:4:38:8:@W:BN132:@XP_MSG">multiply.sv(38)</a><!@TM:0> | Removing sequential instance mult_demod_lmr_inst.dout[30] because it is equivalent to instance mult_demod_lmr_inst.dout[22]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/read_iq.sv:50:4:50:8:@W:BN132:@XP_MSG">read_iq.sv(50)</a><!@TM:0> | Removing sequential instance read_iq_inst.i_out[9] because it is equivalent to instance read_iq_inst.i_out[8]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/read_iq.sv:50:4:50:8:@W:BN132:@XP_MSG">read_iq.sv(50)</a><!@TM:0> | Removing sequential instance read_iq_inst.i_out[8] because it is equivalent to instance read_iq_inst.i_out[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/read_iq.sv:50:4:50:8:@W:BN132:@XP_MSG">read_iq.sv(50)</a><!@TM:0> | Removing sequential instance read_iq_inst.i_out[7] because it is equivalent to instance read_iq_inst.i_out[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/read_iq.sv:50:4:50:8:@W:BN132:@XP_MSG">read_iq.sv(50)</a><!@TM:0> | Removing sequential instance read_iq_inst.i_out[6] because it is equivalent to instance read_iq_inst.i_out[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/read_iq.sv:50:4:50:8:@W:BN132:@XP_MSG">read_iq.sv(50)</a><!@TM:0> | Removing sequential instance read_iq_inst.i_out[5] because it is equivalent to instance read_iq_inst.i_out[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/read_iq.sv:50:4:50:8:@W:BN132:@XP_MSG">read_iq.sv(50)</a><!@TM:0> | Removing sequential instance read_iq_inst.i_out[4] because it is equivalent to instance read_iq_inst.i_out[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/read_iq.sv:50:4:50:8:@W:BN132:@XP_MSG">read_iq.sv(50)</a><!@TM:0> | Removing sequential instance read_iq_inst.i_out[3] because it is equivalent to instance read_iq_inst.i_out[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/read_iq.sv:50:4:50:8:@W:BN132:@XP_MSG">read_iq.sv(50)</a><!@TM:0> | Removing sequential instance read_iq_inst.i_out[2] because it is equivalent to instance read_iq_inst.i_out[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/read_iq.sv:50:4:50:8:@W:BN132:@XP_MSG">read_iq.sv(50)</a><!@TM:0> | Removing sequential instance read_iq_inst.i_out[1] because it is equivalent to instance read_iq_inst.q_out[9]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/read_iq.sv:50:4:50:8:@W:BN132:@XP_MSG">read_iq.sv(50)</a><!@TM:0> | Removing sequential instance read_iq_inst.i_out[0] because it is equivalent to instance read_iq_inst.q_out[8]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/read_iq.sv:50:4:50:8:@W:BN132:@XP_MSG">read_iq.sv(50)</a><!@TM:0> | Removing sequential instance read_iq_inst.q_out[9] because it is equivalent to instance read_iq_inst.q_out[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/read_iq.sv:50:4:50:8:@W:BN132:@XP_MSG">read_iq.sv(50)</a><!@TM:0> | Removing sequential instance read_iq_inst.q_out[8] because it is equivalent to instance read_iq_inst.q_out[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/read_iq.sv:50:4:50:8:@W:BN132:@XP_MSG">read_iq.sv(50)</a><!@TM:0> | Removing sequential instance read_iq_inst.q_out[7] because it is equivalent to instance read_iq_inst.q_out[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/read_iq.sv:50:4:50:8:@W:BN132:@XP_MSG">read_iq.sv(50)</a><!@TM:0> | Removing sequential instance read_iq_inst.q_out[6] because it is equivalent to instance read_iq_inst.q_out[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/read_iq.sv:50:4:50:8:@W:BN132:@XP_MSG">read_iq.sv(50)</a><!@TM:0> | Removing sequential instance read_iq_inst.q_out[5] because it is equivalent to instance read_iq_inst.q_out[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/read_iq.sv:50:4:50:8:@W:BN132:@XP_MSG">read_iq.sv(50)</a><!@TM:0> | Removing sequential instance read_iq_inst.q_out[4] because it is equivalent to instance read_iq_inst.q_out[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/read_iq.sv:50:4:50:8:@W:BN132:@XP_MSG">read_iq.sv(50)</a><!@TM:0> | Removing sequential instance read_iq_inst.q_out[3] because it is equivalent to instance read_iq_inst.q_out[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/read_iq.sv:50:4:50:8:@W:BN132:@XP_MSG">read_iq.sv(50)</a><!@TM:0> | Removing sequential instance read_iq_inst.q_out[2] because it is equivalent to instance read_iq_inst.q_out[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/multiply.sv:38:4:38:8:@W:BN132:@XP_MSG">multiply.sv(38)</a><!@TM:0> | Removing sequential instance mult_demod_lmr_inst.dout[29] because it is equivalent to instance mult_demod_lmr_inst.dout[22]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/read_iq.sv:50:4:50:8:@W:BN132:@XP_MSG">read_iq.sv(50)</a><!@TM:0> | Removing sequential instance read_iq_inst.q_out[1] because it is equivalent to instance read_iq_inst.q_out[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/multiply.sv:38:4:38:8:@W:BN132:@XP_MSG">multiply.sv(38)</a><!@TM:0> | Removing sequential instance square_bp_pilot_inst.dout[23] because it is equivalent to instance square_bp_pilot_inst.dout[22]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/gain.sv:40:4:40:8:@W:BN132:@XP_MSG">gain.sv(40)</a><!@TM:0> | Removing sequential instance right_gain_inst.dout[27] because it is equivalent to instance right_gain_inst.dout[26]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/read_iq.sv:50:4:50:8:@W:BN132:@XP_MSG">read_iq.sv(50)</a><!@TM:0> | Removing sequential instance read_iq_inst.i_out[26] because it is equivalent to instance read_iq_inst.i_out[25]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/read_iq.sv:50:4:50:8:@W:BN132:@XP_MSG">read_iq.sv(50)</a><!@TM:0> | Removing sequential instance read_iq_inst.q_out[26] because it is equivalent to instance read_iq_inst.q_out[25]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/gain.sv:40:4:40:8:@W:BN132:@XP_MSG">gain.sv(40)</a><!@TM:0> | Removing sequential instance left_gain_inst.dout[27] because it is equivalent to instance left_gain_inst.dout[26]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <!@TM:0> | Removing sequential instance fir_cmplx_inst.imagshift_reg_CF4[0] because it is equivalent to instance fir_cmplx_inst.realshift_reg_CF4[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font> 
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <!@TM:0> | Removing sequential instance fir_cmplx_inst.realshift_reg_CF4[1] because it is equivalent to instance fir_cmplx_inst.imagshift_reg_CF4[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font> 
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <!@TM:0> | Removing sequential instance fir_cmplx_inst.imagshift_reg_CF4[4] because it is equivalent to instance fir_cmplx_inst.realshift_reg_CF4[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font> 
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <!@TM:0> | Removing sequential instance fir_cmplx_inst.imagshift_reg_CF4[3] because it is equivalent to instance fir_cmplx_inst.realshift_reg_CF4[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font> 
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <!@TM:0> | Removing sequential instance fir_cmplx_inst.imagshift_reg_CF4[2] because it is equivalent to instance fir_cmplx_inst.realshift_reg_CF4[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font> 
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/gain.sv:40:4:40:8:@W:BN132:@XP_MSG">gain.sv(40)</a><!@TM:0> | Removing sequential instance left_gain_inst.dout[1] because it is equivalent to instance left_gain_inst.dout[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/gain.sv:40:4:40:8:@W:BN132:@XP_MSG">gain.sv(40)</a><!@TM:0> | Removing sequential instance right_gain_inst.dout[1] because it is equivalent to instance right_gain_inst.dout[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv:42:4:42:13:@N:MO231:@XP_MSG">fifo.sv(42)</a><!@TM:0> | Found counter in view:work.fm_radio_test(verilog) instance read_iq_fifo_in_inst.wr_addr[10:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv:42:4:42:13:@N:MO231:@XP_MSG">fifo.sv(42)</a><!@TM:0> | Found counter in view:work.fm_radio_test(verilog) instance i_fifo_inst.wr_addr[10:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv:42:4:42:13:@N:MO231:@XP_MSG">fifo.sv(42)</a><!@TM:0> | Found counter in view:work.fm_radio_test(verilog) instance q_fifo_inst.wr_addr[10:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv:42:4:42:13:@N:MO231:@XP_MSG">fifo.sv(42)</a><!@TM:0> | Found counter in view:work.fm_radio_test(verilog) instance demod_fifo_inst.wr_addr[10:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv:42:4:42:13:@N:MO231:@XP_MSG">fifo.sv(42)</a><!@TM:0> | Found counter in view:work.fm_radio_test(verilog) instance square_bp_pilot_fifo_inst.wr_addr[10:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv:42:4:42:13:@N:MO231:@XP_MSG">fifo.sv(42)</a><!@TM:0> | Found counter in view:work.fm_radio_test(verilog) instance lpr_fifo_inst.wr_addr[10:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv:42:4:42:13:@N:MO231:@XP_MSG">fifo.sv(42)</a><!@TM:0> | Found counter in view:work.fm_radio_test(verilog) instance mult_demod_lmr_fifo_inst.wr_addr[10:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv:42:4:42:13:@N:MO231:@XP_MSG">fifo.sv(42)</a><!@TM:0> | Found counter in view:work.fm_radio_test(verilog) instance lmr_fifo_inst.wr_addr[10:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv:42:4:42:13:@N:MO231:@XP_MSG">fifo.sv(42)</a><!@TM:0> | Found counter in view:work.fm_radio_test(verilog) instance left_fifo_inst.wr_addr[10:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv:42:4:42:13:@N:MO231:@XP_MSG">fifo.sv(42)</a><!@TM:0> | Found counter in view:work.fm_radio_test(verilog) instance right_fifo_inst.wr_addr[10:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv:42:4:42:13:@N:MO231:@XP_MSG">fifo.sv(42)</a><!@TM:0> | Found counter in view:work.fm_radio_test(verilog) instance right_deemph_fifo_inst.wr_addr[10:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv:42:4:42:13:@N:MO231:@XP_MSG">fifo.sv(42)</a><!@TM:0> | Found counter in view:work.fm_radio_test(verilog) instance left_gain_fifo_inst.wr_addr[10:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv:42:4:42:13:@N:MO231:@XP_MSG">fifo.sv(42)</a><!@TM:0> | Found counter in view:work.fm_radio_test(verilog) instance right_gain_fifo_inst.wr_addr[10:0] 
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/iir.sv:44:0:44:9:@W:BN132:@XP_MSG">iir.sv(44)</a><!@TM:0> | Removing sequential instance reg[9] because it is equivalent to instance reg[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/iir.sv:44:0:44:9:@W:BN132:@XP_MSG">iir.sv(44)</a><!@TM:0> | Removing sequential instance reg[7] because it is equivalent to instance reg[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/iir.sv:44:0:44:9:@W:BN132:@XP_MSG">iir.sv(44)</a><!@TM:0> | Removing sequential instance reg[4] because it is equivalent to instance reg[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/iir.sv:44:0:44:9:@W:BN132:@XP_MSG">iir.sv(44)</a><!@TM:0> | Removing sequential instance reg[3] because it is equivalent to instance reg[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/iir.sv:44:0:44:9:@W:BN132:@XP_MSG">iir.sv(44)</a><!@TM:0> | Removing sequential instance reg_0[9] because it is equivalent to instance reg[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/iir.sv:44:0:44:9:@W:BN132:@XP_MSG">iir.sv(44)</a><!@TM:0> | Removing sequential instance reg_0[7] because it is equivalent to instance reg[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/iir.sv:44:0:44:9:@W:BN132:@XP_MSG">iir.sv(44)</a><!@TM:0> | Removing sequential instance reg_0[4] because it is equivalent to instance reg[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/iir.sv:44:0:44:9:@W:BN132:@XP_MSG">iir.sv(44)</a><!@TM:0> | Removing sequential instance reg_0[3] because it is equivalent to instance reg[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/iir.sv:44:0:44:9:@W:BN132:@XP_MSG">iir.sv(44)</a><!@TM:0> | Removing sequential instance reg_0[0] because it is equivalent to instance reg[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/iir.sv:44:0:44:9:@W:BN132:@XP_MSG">iir.sv(44)</a><!@TM:0> | Removing sequential instance reg[8] because it is equivalent to instance reg[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/iir.sv:44:0:44:9:@W:BN132:@XP_MSG">iir.sv(44)</a><!@TM:0> | Removing sequential instance reg[6] because it is equivalent to instance reg[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/iir.sv:44:0:44:9:@W:BN132:@XP_MSG">iir.sv(44)</a><!@TM:0> | Removing sequential instance reg[5] because it is equivalent to instance reg[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/iir.sv:44:0:44:9:@W:BN132:@XP_MSG">iir.sv(44)</a><!@TM:0> | Removing sequential instance reg[2] because it is equivalent to instance reg[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/iir.sv:44:0:44:9:@W:BN132:@XP_MSG">iir.sv(44)</a><!@TM:0> | Removing sequential instance reg[1] because it is equivalent to instance reg[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/iir.sv:44:0:44:9:@W:BN132:@XP_MSG">iir.sv(44)</a><!@TM:0> | Removing sequential instance reg_0[8] because it is equivalent to instance reg_0[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/iir.sv:44:0:44:9:@W:BN132:@XP_MSG">iir.sv(44)</a><!@TM:0> | Removing sequential instance reg_0[6] because it is equivalent to instance reg_0[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/iir.sv:44:0:44:9:@W:BN132:@XP_MSG">iir.sv(44)</a><!@TM:0> | Removing sequential instance reg_0[5] because it is equivalent to instance reg_0[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/iir.sv:44:0:44:9:@W:BN132:@XP_MSG">iir.sv(44)</a><!@TM:0> | Removing sequential instance reg_0[2] because it is equivalent to instance reg_0[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/iir.sv:44:0:44:9:@W:BN132:@XP_MSG">iir.sv(44)</a><!@TM:0> | Removing sequential instance reg_0[1] because it is equivalent to instance reg_0[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <!@TM:0> | Register bit left_deemph_inst.ytap_value_0[18] (in view view:work.fm_radio_test(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font> 
<font color=#A52A2A>@W:<a href="@W:FA140:@XP_HELP">FA140</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv:50:4:50:13:@W:FA140:@XP_MSG">fifo.sv(50)</a><!@TM:0> | Removing register real_fifo_inst.dout_0_0[14] (in view: work.fm_radio_test(verilog)) because it is always . To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:FA140:@XP_HELP">FA140</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv:50:4:50:13:@W:FA140:@XP_MSG">fifo.sv(50)</a><!@TM:0> | Removing register imag_fifo_inst.dout_0_0[14] (in view: work.fm_radio_test(verilog)) because it is always . To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:FA140:@XP_HELP">FA140</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv:50:4:50:13:@W:FA140:@XP_MSG">fifo.sv(50)</a><!@TM:0> | Removing register real_fifo_inst.dout_2[14] (in view: work.fm_radio_test(verilog)) because it is always . To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:FA140:@XP_HELP">FA140</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv:50:4:50:13:@W:FA140:@XP_MSG">fifo.sv(50)</a><!@TM:0> | Removing register imag_fifo_inst.dout_2[14] (in view: work.fm_radio_test(verilog)) because it is always . To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:FA140:@XP_HELP">FA140</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv:50:4:50:13:@W:FA140:@XP_MSG">fifo.sv(50)</a><!@TM:0> | Removing register imag_fifo_inst.dout_1[14] (in view: work.fm_radio_test(verilog)) because it is always . To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:FA140:@XP_HELP">FA140</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv:50:4:50:13:@W:FA140:@XP_MSG">fifo.sv(50)</a><!@TM:0> | Removing register real_fifo_inst.dout_1[14] (in view: work.fm_radio_test(verilog)) because it is always . To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/iir.sv:44:0:44:9:@W:MO129:@XP_MSG">iir.sv(44)</a><!@TM:0> | Sequential instance reg[0] is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <!@TM:0> | Register bit right_gain_inst.vol[9] (in view view:work.fm_radio_test(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font> 
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <!@TM:0> | Register bit right_gain_inst.vol[8] (in view view:work.fm_radio_test(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font> 
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <!@TM:0> | Register bit right_gain_inst.vol[7] (in view view:work.fm_radio_test(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font> 
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <!@TM:0> | Register bit right_gain_inst.vol[6] (in view view:work.fm_radio_test(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font> 
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <!@TM:0> | Register bit right_gain_inst.vol[5] (in view view:work.fm_radio_test(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font> 
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <!@TM:0> | Register bit right_gain_inst.vol[4] (in view view:work.fm_radio_test(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font> 
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <!@TM:0> | Register bit right_gain_inst.vol[3] (in view view:work.fm_radio_test(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font> 
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <!@TM:0> | Register bit right_gain_inst.vol[2] (in view view:work.fm_radio_test(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font> 
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <!@TM:0> | Register bit right_gain_inst.vol[1] (in view view:work.fm_radio_test(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font> 
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <!@TM:0> | Register bit right_gain_inst.vol[0] (in view view:work.fm_radio_test(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font> 
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <!@TM:0> | Register bit right_deemph_inst.ytap_value_0_0[18] (in view view:work.fm_radio_test(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font> 
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <!@TM:0> | Register bit demodulate_inst.qarctan_inst.quad_product[1] (in view view:work.fm_radio_test(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font> 
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <!@TM:0> | Register bit demodulate_inst.qarctan_inst.quad_product[0] (in view view:work.fm_radio_test(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font> 
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <!@TM:0> | Register bit right_deemph_inst.y1_product[0] (in view view:work.fm_radio_test(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font> 
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <!@TM:0> | Register bit left_deemph_inst.y1_product[0] (in view view:work.fm_radio_test(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font> 
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv:35:4:35:13:@W:FX107:@XP_MSG">fifo.sv(35)</a><!@TM:0> | RAM hp_pilot_fifo_inst.fifo_buf[31:0] (in view: work.fm_radio_test(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/fir_cmplx.sv:49:0:49:9:@W:FX107:@XP_MSG">fir_cmplx.sv(49)</a><!@TM:0> | RAM fir_cmplx_inst.imagshift_reg_CR31[31:0] (in view: work.fm_radio_test(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/fir_cmplx.sv:49:0:49:9:@W:FX107:@XP_MSG">fir_cmplx.sv(49)</a><!@TM:0> | RAM fir_cmplx_inst.realshift_reg_CR31[31:0] (in view: work.fm_radio_test(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/demod_fir.sv:43:0:43:9:@W:FX107:@XP_MSG">demod_fir.sv(43)</a><!@TM:0> | RAM bp_pilot_fir_inst.shift_reg_CR31[31:0] (in view: work.fm_radio_test(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/fir.sv:39:0:39:9:@W:FX107:@XP_MSG">fir.sv(39)</a><!@TM:0> | RAM hp_pilot_fir_inst.shift_reg_CR31[31:0] (in view: work.fm_radio_test(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/demod_fir.sv:43:0:43:9:@W:FX107:@XP_MSG">demod_fir.sv(43)</a><!@TM:0> | RAM bp_lmr_fir_inst.shift_reg_CR31[31:0] (in view: work.fm_radio_test(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/demod_fir.sv:43:0:43:9:@W:FX107:@XP_MSG">demod_fir.sv(43)</a><!@TM:0> | RAM lpr_fir_inst.shift_reg_CR31[31:0] (in view: work.fm_radio_test(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv:35:4:35:13:@N:MF135:@XP_MSG">fifo.sv(35)</a><!@TM:0> | RAM bp_pilot_fifo_inst.fifo_buf[30:0] (in view: work.fm_radio_test(verilog)) is 1024 words by 31 bits.
<a name=error60></a><font color=red>@E:<a href="@E:MF277:@XP_HELP">MF277</a> : <!@TM:0> | RAM bp_pilot_fifo_inst.fifo_buf[30:0] too big to decompose into registers</font> 
Process took 0h:00m:07s realtime, 0h:00m:07s cputime
# Thu Mar  7 19:20:08 2024

###########################################################]

</pre></samp></body></html>
