Analysis & Synthesis report for de0n-neorv32-sdram-direct
Sat Apr  2 14:54:54 2022
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |top|wb_sdram:inst_wb_sdram|fsm_state
 12. State Machine - |top|wb_sdram:inst_wb_sdram|sdram:inst_sdram|state
 13. State Machine - |top|neorv32_top:neorv32_top_inst|neorv32_debug_dtm:\neorv32_neorv32_debug_dtm_true:neorv32_debug_dtm_inst|dmi_ctrl.state
 14. State Machine - |top|neorv32_top:neorv32_top_inst|neorv32_debug_dtm:\neorv32_neorv32_debug_dtm_true:neorv32_debug_dtm_inst|tap_ctrl.state_prev
 15. State Machine - |top|neorv32_top:neorv32_top_inst|neorv32_debug_dtm:\neorv32_neorv32_debug_dtm_true:neorv32_debug_dtm_inst|tap_ctrl.state
 16. State Machine - |top|neorv32_top:neorv32_top_inst|neorv32_debug_dm:\neorv32_neorv32_debug_dm_true:neorv32_debug_dm_inst|dm_ctrl.state
 17. State Machine - |top|neorv32_top:neorv32_top_inst|neorv32_uart:\neorv32_uart0_inst_true:neorv32_uart0_inst|tx_engine.state
 18. State Machine - |top|neorv32_top:neorv32_top_inst|neorv32_busswitch:neorv32_busswitch_inst|arbiter.state
 19. State Machine - |top|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|neorv32_cpu_cp_fpu_normalizer:neorv32_cpu_cp_fpu_normalizer_inst|ctrl.state
 20. State Machine - |top|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|neorv32_cpu_cp_fpu_f2i:neorv32_cpu_cp_fpu_f2i_inst|ctrl.state
 21. State Machine - |top|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_bitmanip:\neorv32_cpu_cp_bitmanip_inst_true:neorv32_cpu_cp_bitmanip_inst|ctrl_state
 22. State Machine - |top|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_muldiv:\neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst|state
 23. State Machine - |top|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|debug_ctrl.state
 24. State Machine - |top|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.state_prev
 25. State Machine - |top|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.state
 26. Registers Removed During Synthesis
 27. Removed Registers Triggering Further Register Optimizations
 28. General Register Statistics
 29. Inverted Register Statistics
 30. Registers Packed Into Inferred Megafunctions
 31. Multiplexer Restructuring Statistics (Restructuring Performed)
 32. Source assignments for neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file_rtl_0|altsyncram_icu1:auto_generated
 33. Source assignments for neorv32_top:neorv32_top_inst|neorv32_imem:\neorv32_int_imem_inst_true:neorv32_int_imem_inst|altsyncram:mem_ram_b1_rtl_0|altsyncram_2h41:auto_generated
 34. Source assignments for neorv32_top:neorv32_top_inst|neorv32_dmem:\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b1_rtl_0|altsyncram_0h41:auto_generated
 35. Source assignments for neorv32_top:neorv32_top_inst|neorv32_imem:\neorv32_int_imem_inst_true:neorv32_int_imem_inst|altsyncram:mem_ram_b0_rtl_0|altsyncram_2h41:auto_generated
 36. Source assignments for neorv32_top:neorv32_top_inst|neorv32_dmem:\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b0_rtl_0|altsyncram_0h41:auto_generated
 37. Source assignments for neorv32_top:neorv32_top_inst|neorv32_imem:\neorv32_int_imem_inst_true:neorv32_int_imem_inst|altsyncram:mem_ram_b3_rtl_0|altsyncram_2h41:auto_generated
 38. Source assignments for neorv32_top:neorv32_top_inst|neorv32_dmem:\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b3_rtl_0|altsyncram_0h41:auto_generated
 39. Source assignments for neorv32_top:neorv32_top_inst|neorv32_imem:\neorv32_int_imem_inst_true:neorv32_int_imem_inst|altsyncram:mem_ram_b2_rtl_0|altsyncram_2h41:auto_generated
 40. Source assignments for neorv32_top:neorv32_top_inst|neorv32_dmem:\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b2_rtl_0|altsyncram_0h41:auto_generated
 41. Source assignments for neorv32_top:neorv32_top_inst|neorv32_boot_rom:\neorv32_boot_rom_inst_true:neorv32_boot_rom_inst|altsyncram:Mux26_rtl_0|altsyncram_8l11:auto_generated
 42. Parameter Settings for User Entity Instance: pll_sys:inst_pll_sys|altpll:altpll_component
 43. Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst
 44. Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst
 45. Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst
 46. Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|neorv32_fifo:instr_prefetch_buffer
 47. Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst
 48. Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst
 49. Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst
 50. Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_muldiv:\neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst
 51. Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_bitmanip:\neorv32_cpu_cp_bitmanip_inst_true:neorv32_cpu_cp_bitmanip_inst
 52. Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_bus:neorv32_cpu_bus_inst
 53. Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_busswitch:neorv32_busswitch_inst
 54. Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_bus_keeper:neorv32_bus_keeper_inst
 55. Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_imem:\neorv32_int_imem_inst_true:neorv32_int_imem_inst
 56. Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_dmem:\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst
 57. Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_boot_rom:\neorv32_boot_rom_inst_true:neorv32_boot_rom_inst
 58. Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_wishbone:\neorv32_wishbone_inst_true:neorv32_wishbone_inst
 59. Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_uart:\neorv32_uart0_inst_true:neorv32_uart0_inst
 60. Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_uart:\neorv32_uart0_inst_true:neorv32_uart0_inst|neorv32_fifo:tx_engine_fifo_inst
 61. Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_uart:\neorv32_uart0_inst_true:neorv32_uart0_inst|neorv32_fifo:rx_engine_fifo_inst
 62. Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_sysinfo:neorv32_sysinfo_inst
 63. Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_debug_dtm:\neorv32_neorv32_debug_dtm_true:neorv32_debug_dtm_inst
 64. Parameter Settings for User Entity Instance: wb_sdram:inst_wb_sdram|sdram:inst_sdram
 65. Parameter Settings for Inferred Entity Instance: neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file_rtl_0
 66. Parameter Settings for Inferred Entity Instance: neorv32_top:neorv32_top_inst|neorv32_imem:\neorv32_int_imem_inst_true:neorv32_int_imem_inst|altsyncram:mem_ram_b1_rtl_0
 67. Parameter Settings for Inferred Entity Instance: neorv32_top:neorv32_top_inst|neorv32_dmem:\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b1_rtl_0
 68. Parameter Settings for Inferred Entity Instance: neorv32_top:neorv32_top_inst|neorv32_imem:\neorv32_int_imem_inst_true:neorv32_int_imem_inst|altsyncram:mem_ram_b0_rtl_0
 69. Parameter Settings for Inferred Entity Instance: neorv32_top:neorv32_top_inst|neorv32_dmem:\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b0_rtl_0
 70. Parameter Settings for Inferred Entity Instance: neorv32_top:neorv32_top_inst|neorv32_imem:\neorv32_int_imem_inst_true:neorv32_int_imem_inst|altsyncram:mem_ram_b3_rtl_0
 71. Parameter Settings for Inferred Entity Instance: neorv32_top:neorv32_top_inst|neorv32_dmem:\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b3_rtl_0
 72. Parameter Settings for Inferred Entity Instance: neorv32_top:neorv32_top_inst|neorv32_imem:\neorv32_int_imem_inst_true:neorv32_int_imem_inst|altsyncram:mem_ram_b2_rtl_0
 73. Parameter Settings for Inferred Entity Instance: neorv32_top:neorv32_top_inst|neorv32_dmem:\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b2_rtl_0
 74. Parameter Settings for Inferred Entity Instance: neorv32_top:neorv32_top_inst|neorv32_boot_rom:\neorv32_boot_rom_inst_true:neorv32_boot_rom_inst|altsyncram:Mux26_rtl_0
 75. Parameter Settings for Inferred Entity Instance: neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|lpm_mult:Mult0
 76. altpll Parameter Settings by Entity Instance
 77. altsyncram Parameter Settings by Entity Instance
 78. lpm_mult Parameter Settings by Entity Instance
 79. Port Connectivity Checks: "neorv32_top:neorv32_top_inst|neorv32_uart:\neorv32_uart0_inst_true:neorv32_uart0_inst|neorv32_fifo:rx_engine_fifo_inst"
 80. Port Connectivity Checks: "neorv32_top:neorv32_top_inst|neorv32_uart:\neorv32_uart0_inst_true:neorv32_uart0_inst|neorv32_fifo:tx_engine_fifo_inst"
 81. Port Connectivity Checks: "neorv32_top:neorv32_top_inst|neorv32_busswitch:neorv32_busswitch_inst"
 82. Port Connectivity Checks: "neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|neorv32_cpu_cp_fpu_normalizer:neorv32_cpu_cp_fpu_normalizer_inst"
 83. Port Connectivity Checks: "neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|neorv32_fifo:instr_prefetch_buffer"
 84. Port Connectivity Checks: "neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst"
 85. Port Connectivity Checks: "neorv32_top:neorv32_top_inst"
 86. Port Connectivity Checks: "pll_sys:inst_pll_sys"
 87. Post-Synthesis Netlist Statistics for Top Partition
 88. Elapsed Time Per Partition
 89. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sat Apr  2 14:54:54 2022       ;
; Quartus Prime Version              ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                      ; de0n-neorv32-sdram-direct                   ;
; Top-level Entity Name              ; top                                         ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 6,952                                       ;
;     Total combinational functions  ; 5,859                                       ;
;     Dedicated logic registers      ; 3,288                                       ;
; Total registers                    ; 3288                                        ;
; Total pins                         ; 57                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 427,008                                     ;
; Embedded Multiplier 9-bit elements ; 7                                           ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                     ;
+------------------------------------------------------------------+--------------------+---------------------------+
; Option                                                           ; Setting            ; Default Value             ;
+------------------------------------------------------------------+--------------------+---------------------------+
; Device                                                           ; EP4CE22F17C6       ;                           ;
; Top-level entity name                                            ; top                ; de0n-neorv32-sdram-direct ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V                 ;
; Use smart compilation                                            ; Off                ; Off                       ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                        ;
; Enable compact report table                                      ; Off                ; Off                       ;
; Restructure Multiplexers                                         ; Auto               ; Auto                      ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                       ;
; Preserve fewer node names                                        ; On                 ; On                        ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable                    ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001              ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993                 ;
; State Machine Processing                                         ; Auto               ; Auto                      ;
; Safe State Machine                                               ; Off                ; Off                       ;
; Extract Verilog State Machines                                   ; On                 ; On                        ;
; Extract VHDL State Machines                                      ; On                 ; On                        ;
; Ignore Verilog initial constructs                                ; Off                ; Off                       ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000                      ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                       ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                        ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                        ;
; Parallel Synthesis                                               ; On                 ; On                        ;
; DSP Block Balancing                                              ; Auto               ; Auto                      ;
; NOT Gate Push-Back                                               ; On                 ; On                        ;
; Power-Up Don't Care                                              ; On                 ; On                        ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                       ;
; Remove Duplicate Registers                                       ; On                 ; On                        ;
; Ignore CARRY Buffers                                             ; Off                ; Off                       ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                       ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                       ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                       ;
; Ignore LCELL Buffers                                             ; Off                ; Off                       ;
; Ignore SOFT Buffers                                              ; On                 ; On                        ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                       ;
; Optimization Technique                                           ; Balanced           ; Balanced                  ;
; Carry Chain Length                                               ; 70                 ; 70                        ;
; Auto Carry Chains                                                ; On                 ; On                        ;
; Auto Open-Drain Pins                                             ; On                 ; On                        ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                       ;
; Auto ROM Replacement                                             ; On                 ; On                        ;
; Auto RAM Replacement                                             ; On                 ; On                        ;
; Auto DSP Block Replacement                                       ; On                 ; On                        ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto                      ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto                      ;
; Auto Clock Enable Replacement                                    ; On                 ; On                        ;
; Strict RAM Replacement                                           ; Off                ; Off                       ;
; Allow Synchronous Control Signals                                ; On                 ; On                        ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                       ;
; Auto RAM Block Balancing                                         ; On                 ; On                        ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                       ;
; Auto Resource Sharing                                            ; Off                ; Off                       ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                       ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                       ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                       ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                        ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                       ;
; Timing-Driven Synthesis                                          ; On                 ; On                        ;
; Report Parameter Settings                                        ; On                 ; On                        ;
; Report Source Assignments                                        ; On                 ; On                        ;
; Report Connectivity Checks                                       ; On                 ; On                        ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                       ;
; Synchronization Register Chain Length                            ; 2                  ; 2                         ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation        ;
; HDL message level                                                ; Level2             ; Level2                    ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                       ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000                      ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000                      ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                       ;
; Clock MUX Protection                                             ; On                 ; On                        ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                       ;
; Block Design Naming                                              ; Auto               ; Auto                      ;
; SDC constraint protection                                        ; Off                ; Off                       ;
; Synthesis Effort                                                 ; Auto               ; Auto                      ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                        ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                       ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium                    ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto                      ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                        ;
+------------------------------------------------------------------+--------------------+---------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.1%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                              ;
+---------------------------------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                        ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                                                                                   ; Library ;
+---------------------------------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; src/pll/pll_sys.vhd                                     ; yes             ; User Wizard-Generated File   ; /mnt/5064E3264BEB0448/github/rubikscube/neorv32_sdram/neorv32-examples/de0-nano/test_prav_zvezan/de0n-neorv32-sdram-direct/hw/src/pll/pll_sys.vhd              ;         ;
; ../../../neorv32/rtl/core/neorv32_package.vhd           ; yes             ; User VHDL File               ; /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_package.vhd                                                                                   ; neorv32 ;
; ../../../neorv32/rtl/core/neorv32_application_image.vhd ; yes             ; User VHDL File               ; /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_application_image.vhd                                                                         ; neorv32 ;
; ../../../neorv32/rtl/core/neorv32_bootloader_image.vhd  ; yes             ; User VHDL File               ; /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_bootloader_image.vhd                                                                          ; neorv32 ;
; ../../../neorv32/rtl/core/neorv32_dmem.entity.vhd       ; yes             ; User VHDL File               ; /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_dmem.entity.vhd                                                                               ; neorv32 ;
; ../../../neorv32/rtl/core/neorv32_imem.entity.vhd       ; yes             ; User VHDL File               ; /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_imem.entity.vhd                                                                               ; neorv32 ;
; ../../../neorv32/rtl/core/mem/neorv32_dmem.cyclone2.vhd ; yes             ; User VHDL File               ; /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/mem/neorv32_dmem.cyclone2.vhd                                                                         ; neorv32 ;
; ../../../neorv32/rtl/core/mem/neorv32_imem.cyclone2.vhd ; yes             ; User VHDL File               ; /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/mem/neorv32_imem.cyclone2.vhd                                                                         ; neorv32 ;
; ../../../neorv32/rtl/core/neorv32_top.vhd               ; yes             ; User VHDL File               ; /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_top.vhd                                                                                       ; neorv32 ;
; ../../../neorv32/rtl/core/neorv32_boot_rom.vhd          ; yes             ; User VHDL File               ; /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_boot_rom.vhd                                                                                  ; neorv32 ;
; ../../../neorv32/rtl/core/neorv32_busswitch.vhd         ; yes             ; User VHDL File               ; /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_busswitch.vhd                                                                                 ; neorv32 ;
; ../../../neorv32/rtl/core/neorv32_bus_keeper.vhd        ; yes             ; User VHDL File               ; /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_bus_keeper.vhd                                                                                ; neorv32 ;
; ../../../neorv32/rtl/core/neorv32_cpu.vhd               ; yes             ; User VHDL File               ; /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_cpu.vhd                                                                                       ; neorv32 ;
; ../../../neorv32/rtl/core/neorv32_cpu_alu.vhd           ; yes             ; User VHDL File               ; /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_cpu_alu.vhd                                                                                   ; neorv32 ;
; ../../../neorv32/rtl/core/neorv32_cpu_bus.vhd           ; yes             ; User VHDL File               ; /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_cpu_bus.vhd                                                                                   ; neorv32 ;
; ../../../neorv32/rtl/core/neorv32_cpu_control.vhd       ; yes             ; User VHDL File               ; /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_cpu_control.vhd                                                                               ; neorv32 ;
; ../../../neorv32/rtl/core/neorv32_cpu_cp_bitmanip.vhd   ; yes             ; User VHDL File               ; /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_cpu_cp_bitmanip.vhd                                                                           ; neorv32 ;
; ../../../neorv32/rtl/core/neorv32_cpu_cp_fpu.vhd        ; yes             ; User VHDL File               ; /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_cpu_cp_fpu.vhd                                                                                ; neorv32 ;
; ../../../neorv32/rtl/core/neorv32_cpu_cp_muldiv.vhd     ; yes             ; User VHDL File               ; /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_cpu_cp_muldiv.vhd                                                                             ; neorv32 ;
; ../../../neorv32/rtl/core/neorv32_cpu_cp_shifter.vhd    ; yes             ; User VHDL File               ; /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_cpu_cp_shifter.vhd                                                                            ; neorv32 ;
; ../../../neorv32/rtl/core/neorv32_cpu_decompressor.vhd  ; yes             ; User VHDL File               ; /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_cpu_decompressor.vhd                                                                          ; neorv32 ;
; ../../../neorv32/rtl/core/neorv32_cpu_regfile.vhd       ; yes             ; User VHDL File               ; /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_cpu_regfile.vhd                                                                               ; neorv32 ;
; ../../../neorv32/rtl/core/neorv32_debug_dm.vhd          ; yes             ; User VHDL File               ; /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_debug_dm.vhd                                                                                  ; neorv32 ;
; ../../../neorv32/rtl/core/neorv32_debug_dtm.vhd         ; yes             ; User VHDL File               ; /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_debug_dtm.vhd                                                                                 ; neorv32 ;
; ../../../neorv32/rtl/core/neorv32_fifo.vhd              ; yes             ; User VHDL File               ; /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_fifo.vhd                                                                                      ; neorv32 ;
; ../../../neorv32/rtl/core/neorv32_gpio.vhd              ; yes             ; User VHDL File               ; /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_gpio.vhd                                                                                      ; neorv32 ;
; ../../../neorv32/rtl/core/neorv32_mtime.vhd             ; yes             ; User VHDL File               ; /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_mtime.vhd                                                                                     ; neorv32 ;
; ../../../neorv32/rtl/core/neorv32_sysinfo.vhd           ; yes             ; User VHDL File               ; /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_sysinfo.vhd                                                                                   ; neorv32 ;
; ../../../neorv32/rtl/core/neorv32_uart.vhd              ; yes             ; User VHDL File               ; /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_uart.vhd                                                                                      ; neorv32 ;
; ../../../neorv32/rtl/core/neorv32_wishbone.vhd          ; yes             ; User VHDL File               ; /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_wishbone.vhd                                                                                  ; neorv32 ;
; src/wb_intercon/wb_intercon.vhd                         ; yes             ; User VHDL File               ; /mnt/5064E3264BEB0448/github/rubikscube/neorv32_sdram/neorv32-examples/de0-nano/test_prav_zvezan/de0n-neorv32-sdram-direct/hw/src/wb_intercon/wb_intercon.vhd  ;         ;
; src/wb_sdram_direct/wb_sdram.vhd                        ; yes             ; User VHDL File               ; /mnt/5064E3264BEB0448/github/rubikscube/neorv32_sdram/neorv32-examples/de0-nano/test_prav_zvezan/de0n-neorv32-sdram-direct/hw/src/wb_sdram_direct/wb_sdram.vhd ;         ;
; src/wb_sdram_direct/sdram.vhd                           ; yes             ; User VHDL File               ; /mnt/5064E3264BEB0448/github/rubikscube/neorv32_sdram/neorv32-examples/de0-nano/test_prav_zvezan/de0n-neorv32-sdram-direct/hw/src/wb_sdram_direct/sdram.vhd    ;         ;
; src/top.vhd                                             ; yes             ; User VHDL File               ; /mnt/5064E3264BEB0448/github/rubikscube/neorv32_sdram/neorv32-examples/de0-nano/test_prav_zvezan/de0n-neorv32-sdram-direct/hw/src/top.vhd                      ;         ;
; altpll.tdf                                              ; yes             ; Megafunction                 ; /mnt/a4b5d085-eea2-4a2e-847d-8e6738b9fd2c/fpga/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altpll.tdf                                                  ;         ;
; aglobal201.inc                                          ; yes             ; Megafunction                 ; /mnt/a4b5d085-eea2-4a2e-847d-8e6738b9fd2c/fpga/intelFPGA_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc                                              ;         ;
; stratix_pll.inc                                         ; yes             ; Megafunction                 ; /mnt/a4b5d085-eea2-4a2e-847d-8e6738b9fd2c/fpga/intelFPGA_lite/20.1/quartus/libraries/megafunctions/stratix_pll.inc                                             ;         ;
; stratixii_pll.inc                                       ; yes             ; Megafunction                 ; /mnt/a4b5d085-eea2-4a2e-847d-8e6738b9fd2c/fpga/intelFPGA_lite/20.1/quartus/libraries/megafunctions/stratixii_pll.inc                                           ;         ;
; cycloneii_pll.inc                                       ; yes             ; Megafunction                 ; /mnt/a4b5d085-eea2-4a2e-847d-8e6738b9fd2c/fpga/intelFPGA_lite/20.1/quartus/libraries/megafunctions/cycloneii_pll.inc                                           ;         ;
; db/pll_sys_altpll.v                                     ; yes             ; Auto-Generated Megafunction  ; /mnt/5064E3264BEB0448/github/rubikscube/neorv32_sdram/neorv32-examples/de0-nano/test_prav_zvezan/de0n-neorv32-sdram-direct/hw/db/pll_sys_altpll.v              ;         ;
; altsyncram.tdf                                          ; yes             ; Megafunction                 ; /mnt/a4b5d085-eea2-4a2e-847d-8e6738b9fd2c/fpga/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf                                              ;         ;
; stratix_ram_block.inc                                   ; yes             ; Megafunction                 ; /mnt/a4b5d085-eea2-4a2e-847d-8e6738b9fd2c/fpga/intelFPGA_lite/20.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                       ;         ;
; lpm_mux.inc                                             ; yes             ; Megafunction                 ; /mnt/a4b5d085-eea2-4a2e-847d-8e6738b9fd2c/fpga/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_mux.inc                                                 ;         ;
; lpm_decode.inc                                          ; yes             ; Megafunction                 ; /mnt/a4b5d085-eea2-4a2e-847d-8e6738b9fd2c/fpga/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_decode.inc                                              ;         ;
; a_rdenreg.inc                                           ; yes             ; Megafunction                 ; /mnt/a4b5d085-eea2-4a2e-847d-8e6738b9fd2c/fpga/intelFPGA_lite/20.1/quartus/libraries/megafunctions/a_rdenreg.inc                                               ;         ;
; altrom.inc                                              ; yes             ; Megafunction                 ; /mnt/a4b5d085-eea2-4a2e-847d-8e6738b9fd2c/fpga/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altrom.inc                                                  ;         ;
; altram.inc                                              ; yes             ; Megafunction                 ; /mnt/a4b5d085-eea2-4a2e-847d-8e6738b9fd2c/fpga/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altram.inc                                                  ;         ;
; altdpram.inc                                            ; yes             ; Megafunction                 ; /mnt/a4b5d085-eea2-4a2e-847d-8e6738b9fd2c/fpga/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altdpram.inc                                                ;         ;
; db/altsyncram_icu1.tdf                                  ; yes             ; Auto-Generated Megafunction  ; /mnt/5064E3264BEB0448/github/rubikscube/neorv32_sdram/neorv32-examples/de0-nano/test_prav_zvezan/de0n-neorv32-sdram-direct/hw/db/altsyncram_icu1.tdf           ;         ;
; db/altsyncram_2h41.tdf                                  ; yes             ; Auto-Generated Megafunction  ; /mnt/5064E3264BEB0448/github/rubikscube/neorv32_sdram/neorv32-examples/de0-nano/test_prav_zvezan/de0n-neorv32-sdram-direct/hw/db/altsyncram_2h41.tdf           ;         ;
; db/altsyncram_0h41.tdf                                  ; yes             ; Auto-Generated Megafunction  ; /mnt/5064E3264BEB0448/github/rubikscube/neorv32_sdram/neorv32-examples/de0-nano/test_prav_zvezan/de0n-neorv32-sdram-direct/hw/db/altsyncram_0h41.tdf           ;         ;
; db/altsyncram_8l11.tdf                                  ; yes             ; Auto-Generated Megafunction  ; /mnt/5064E3264BEB0448/github/rubikscube/neorv32_sdram/neorv32-examples/de0-nano/test_prav_zvezan/de0n-neorv32-sdram-direct/hw/db/altsyncram_8l11.tdf           ;         ;
; lpm_mult.tdf                                            ; yes             ; Megafunction                 ; /mnt/a4b5d085-eea2-4a2e-847d-8e6738b9fd2c/fpga/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf                                                ;         ;
; lpm_add_sub.inc                                         ; yes             ; Megafunction                 ; /mnt/a4b5d085-eea2-4a2e-847d-8e6738b9fd2c/fpga/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                             ;         ;
; multcore.inc                                            ; yes             ; Megafunction                 ; /mnt/a4b5d085-eea2-4a2e-847d-8e6738b9fd2c/fpga/intelFPGA_lite/20.1/quartus/libraries/megafunctions/multcore.inc                                                ;         ;
; bypassff.inc                                            ; yes             ; Megafunction                 ; /mnt/a4b5d085-eea2-4a2e-847d-8e6738b9fd2c/fpga/intelFPGA_lite/20.1/quartus/libraries/megafunctions/bypassff.inc                                                ;         ;
; altshift.inc                                            ; yes             ; Megafunction                 ; /mnt/a4b5d085-eea2-4a2e-847d-8e6738b9fd2c/fpga/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altshift.inc                                                ;         ;
; db/mult_bdt.tdf                                         ; yes             ; Auto-Generated Megafunction  ; /mnt/5064E3264BEB0448/github/rubikscube/neorv32_sdram/neorv32-examples/de0-nano/test_prav_zvezan/de0n-neorv32-sdram-direct/hw/db/mult_bdt.tdf                  ;         ;
+---------------------------------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                               ;
+---------------------------------------------+---------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                       ;
+---------------------------------------------+---------------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 6,952                                                                                       ;
;                                             ;                                                                                             ;
; Total combinational functions               ; 5859                                                                                        ;
; Logic element usage by number of LUT inputs ;                                                                                             ;
;     -- 4 input functions                    ; 2989                                                                                        ;
;     -- 3 input functions                    ; 2040                                                                                        ;
;     -- <=2 input functions                  ; 830                                                                                         ;
;                                             ;                                                                                             ;
; Logic elements by mode                      ;                                                                                             ;
;     -- normal mode                          ; 4942                                                                                        ;
;     -- arithmetic mode                      ; 917                                                                                         ;
;                                             ;                                                                                             ;
; Total registers                             ; 3288                                                                                        ;
;     -- Dedicated logic registers            ; 3288                                                                                        ;
;     -- I/O registers                        ; 0                                                                                           ;
;                                             ;                                                                                             ;
; I/O pins                                    ; 57                                                                                          ;
; Total memory bits                           ; 427008                                                                                      ;
;                                             ;                                                                                             ;
; Embedded Multiplier 9-bit elements          ; 7                                                                                           ;
;                                             ;                                                                                             ;
; Total PLLs                                  ; 1                                                                                           ;
;     -- PLLs                                 ; 1                                                                                           ;
;                                             ;                                                                                             ;
; Maximum fan-out node                        ; pll_sys:inst_pll_sys|altpll:altpll_component|pll_sys_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 3419                                                                                        ;
; Total fan-out                               ; 32017                                                                                       ;
; Average fan-out                             ; 3.40                                                                                        ;
+---------------------------------------------+---------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+----------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+--------------+
; Compilation Hierarchy Node                                                                               ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                           ; Entity Name                   ; Library Name ;
+----------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+--------------+
; |top                                                                                                     ; 5859 (2)            ; 3288 (3)                  ; 427008      ; 7            ; 1       ; 3         ; 57   ; 0            ; |top                                                                                                                                                                                                                                          ; top                           ; work         ;
;    |neorv32_top:neorv32_top_inst|                                                                        ; 5712 (161)          ; 3057 (38)                 ; 427008      ; 7            ; 1       ; 3         ; 0    ; 0            ; |top|neorv32_top:neorv32_top_inst                                                                                                                                                                                                             ; neorv32_top                   ; neorv32      ;
;       |neorv32_boot_rom:\neorv32_boot_rom_inst_true:neorv32_boot_rom_inst|                               ; 2 (2)               ; 1 (1)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|neorv32_top:neorv32_top_inst|neorv32_boot_rom:\neorv32_boot_rom_inst_true:neorv32_boot_rom_inst                                                                                                                                          ; neorv32_boot_rom              ; neorv32      ;
;          |altsyncram:Mux26_rtl_0|                                                                        ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|neorv32_top:neorv32_top_inst|neorv32_boot_rom:\neorv32_boot_rom_inst_true:neorv32_boot_rom_inst|altsyncram:Mux26_rtl_0                                                                                                                   ; altsyncram                    ; work         ;
;             |altsyncram_8l11:auto_generated|                                                             ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|neorv32_top:neorv32_top_inst|neorv32_boot_rom:\neorv32_boot_rom_inst_true:neorv32_boot_rom_inst|altsyncram:Mux26_rtl_0|altsyncram_8l11:auto_generated                                                                                    ; altsyncram_8l11               ; work         ;
;       |neorv32_bus_keeper:neorv32_bus_keeper_inst|                                                       ; 21 (21)             ; 14 (14)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|neorv32_top:neorv32_top_inst|neorv32_bus_keeper:neorv32_bus_keeper_inst                                                                                                                                                                  ; neorv32_bus_keeper            ; neorv32      ;
;       |neorv32_busswitch:neorv32_busswitch_inst|                                                         ; 63 (63)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|neorv32_top:neorv32_top_inst|neorv32_busswitch:neorv32_busswitch_inst                                                                                                                                                                    ; neorv32_busswitch             ; neorv32      ;
;       |neorv32_cpu:neorv32_cpu_inst|                                                                     ; 4287 (0)            ; 2014 (0)                  ; 1024        ; 7            ; 1       ; 3         ; 0    ; 0            ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst                                                                                                                                                                                ; neorv32_cpu                   ; neorv32      ;
;          |neorv32_cpu_alu:neorv32_cpu_alu_inst|                                                          ; 2414 (266)          ; 1134 (1)                  ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst                                                                                                                                           ; neorv32_cpu_alu               ; neorv32      ;
;             |neorv32_cpu_cp_bitmanip:\neorv32_cpu_cp_bitmanip_inst_true:neorv32_cpu_cp_bitmanip_inst|    ; 418 (418)           ; 174 (174)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_bitmanip:\neorv32_cpu_cp_bitmanip_inst_true:neorv32_cpu_cp_bitmanip_inst                                                   ; neorv32_cpu_cp_bitmanip       ; neorv32      ;
;             |neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|                   ; 1161 (597)          ; 679 (408)                 ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst                                                                  ; neorv32_cpu_cp_fpu            ; neorv32      ;
;                |lpm_mult:Mult0|                                                                          ; 25 (0)              ; 0 (0)                     ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|lpm_mult:Mult0                                                   ; lpm_mult                      ; work         ;
;                   |mult_bdt:auto_generated|                                                              ; 25 (25)             ; 0 (0)                     ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|lpm_mult:Mult0|mult_bdt:auto_generated                           ; mult_bdt                      ; work         ;
;                |neorv32_cpu_cp_fpu_f2i:neorv32_cpu_cp_fpu_f2i_inst|                                      ; 264 (264)           ; 145 (145)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|neorv32_cpu_cp_fpu_f2i:neorv32_cpu_cp_fpu_f2i_inst               ; neorv32_cpu_cp_fpu_f2i        ; neorv32      ;
;                |neorv32_cpu_cp_fpu_normalizer:neorv32_cpu_cp_fpu_normalizer_inst|                        ; 275 (275)           ; 126 (126)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|neorv32_cpu_cp_fpu_normalizer:neorv32_cpu_cp_fpu_normalizer_inst ; neorv32_cpu_cp_fpu_normalizer ; neorv32      ;
;             |neorv32_cpu_cp_muldiv:\neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst|          ; 526 (526)           ; 241 (241)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_muldiv:\neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst                                                         ; neorv32_cpu_cp_muldiv         ; neorv32      ;
;             |neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst|                                         ; 43 (43)             ; 39 (39)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst                                                                                        ; neorv32_cpu_cp_shifter        ; neorv32      ;
;          |neorv32_cpu_bus:neorv32_cpu_bus_inst|                                                          ; 37 (37)             ; 103 (103)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_bus:neorv32_cpu_bus_inst                                                                                                                                           ; neorv32_cpu_bus               ; neorv32      ;
;          |neorv32_cpu_control:neorv32_cpu_control_inst|                                                  ; 1645 (1478)         ; 777 (707)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst                                                                                                                                   ; neorv32_cpu_control           ; neorv32      ;
;             |neorv32_cpu_decompressor:\neorv32_cpu_decompressor_inst_true:neorv32_cpu_decompressor_inst| ; 127 (127)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|neorv32_cpu_decompressor:\neorv32_cpu_decompressor_inst_true:neorv32_cpu_decompressor_inst                                        ; neorv32_cpu_decompressor      ; neorv32      ;
;             |neorv32_fifo:instr_prefetch_buffer|                                                         ; 40 (40)             ; 70 (70)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|neorv32_fifo:instr_prefetch_buffer                                                                                                ; neorv32_fifo                  ; neorv32      ;
;          |neorv32_cpu_regfile:neorv32_cpu_regfile_inst|                                                  ; 191 (191)           ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst                                                                                                                                   ; neorv32_cpu_regfile           ; neorv32      ;
;             |altsyncram:reg_file_rtl_0|                                                                  ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file_rtl_0                                                                                                         ; altsyncram                    ; work         ;
;                |altsyncram_icu1:auto_generated|                                                          ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file_rtl_0|altsyncram_icu1:auto_generated                                                                          ; altsyncram_icu1               ; work         ;
;       |neorv32_debug_dm:\neorv32_neorv32_debug_dm_true:neorv32_debug_dm_inst|                            ; 441 (441)           ; 240 (240)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|neorv32_top:neorv32_top_inst|neorv32_debug_dm:\neorv32_neorv32_debug_dm_true:neorv32_debug_dm_inst                                                                                                                                       ; neorv32_debug_dm              ; neorv32      ;
;       |neorv32_debug_dtm:\neorv32_neorv32_debug_dtm_true:neorv32_debug_dtm_inst|                         ; 175 (175)           ; 218 (218)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|neorv32_top:neorv32_top_inst|neorv32_debug_dtm:\neorv32_neorv32_debug_dtm_true:neorv32_debug_dtm_inst                                                                                                                                    ; neorv32_debug_dtm             ; neorv32      ;
;       |neorv32_dmem:\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|                                   ; 12 (12)             ; 2 (2)                     ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|neorv32_top:neorv32_top_inst|neorv32_dmem:\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst                                                                                                                                              ; neorv32_dmem                  ; neorv32      ;
;          |altsyncram:mem_ram_b0_rtl_0|                                                                   ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|neorv32_top:neorv32_top_inst|neorv32_dmem:\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b0_rtl_0                                                                                                                  ; altsyncram                    ; work         ;
;             |altsyncram_0h41:auto_generated|                                                             ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|neorv32_top:neorv32_top_inst|neorv32_dmem:\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b0_rtl_0|altsyncram_0h41:auto_generated                                                                                   ; altsyncram_0h41               ; work         ;
;          |altsyncram:mem_ram_b1_rtl_0|                                                                   ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|neorv32_top:neorv32_top_inst|neorv32_dmem:\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b1_rtl_0                                                                                                                  ; altsyncram                    ; work         ;
;             |altsyncram_0h41:auto_generated|                                                             ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|neorv32_top:neorv32_top_inst|neorv32_dmem:\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b1_rtl_0|altsyncram_0h41:auto_generated                                                                                   ; altsyncram_0h41               ; work         ;
;          |altsyncram:mem_ram_b2_rtl_0|                                                                   ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|neorv32_top:neorv32_top_inst|neorv32_dmem:\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b2_rtl_0                                                                                                                  ; altsyncram                    ; work         ;
;             |altsyncram_0h41:auto_generated|                                                             ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|neorv32_top:neorv32_top_inst|neorv32_dmem:\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b2_rtl_0|altsyncram_0h41:auto_generated                                                                                   ; altsyncram_0h41               ; work         ;
;          |altsyncram:mem_ram_b3_rtl_0|                                                                   ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|neorv32_top:neorv32_top_inst|neorv32_dmem:\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b3_rtl_0                                                                                                                  ; altsyncram                    ; work         ;
;             |altsyncram_0h41:auto_generated|                                                             ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|neorv32_top:neorv32_top_inst|neorv32_dmem:\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b3_rtl_0|altsyncram_0h41:auto_generated                                                                                   ; altsyncram_0h41               ; work         ;
;       |neorv32_gpio:\neorv32_gpio_inst_true:neorv32_gpio_inst|                                           ; 40 (40)             ; 97 (97)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|neorv32_top:neorv32_top_inst|neorv32_gpio:\neorv32_gpio_inst_true:neorv32_gpio_inst                                                                                                                                                      ; neorv32_gpio                  ; neorv32      ;
;       |neorv32_imem:\neorv32_int_imem_inst_true:neorv32_int_imem_inst|                                   ; 6 (6)               ; 2 (2)                     ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|neorv32_top:neorv32_top_inst|neorv32_imem:\neorv32_int_imem_inst_true:neorv32_int_imem_inst                                                                                                                                              ; neorv32_imem                  ; neorv32      ;
;          |altsyncram:mem_ram_b0_rtl_0|                                                                   ; 0 (0)               ; 0 (0)                     ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|neorv32_top:neorv32_top_inst|neorv32_imem:\neorv32_int_imem_inst_true:neorv32_int_imem_inst|altsyncram:mem_ram_b0_rtl_0                                                                                                                  ; altsyncram                    ; work         ;
;             |altsyncram_2h41:auto_generated|                                                             ; 0 (0)               ; 0 (0)                     ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|neorv32_top:neorv32_top_inst|neorv32_imem:\neorv32_int_imem_inst_true:neorv32_int_imem_inst|altsyncram:mem_ram_b0_rtl_0|altsyncram_2h41:auto_generated                                                                                   ; altsyncram_2h41               ; work         ;
;          |altsyncram:mem_ram_b1_rtl_0|                                                                   ; 0 (0)               ; 0 (0)                     ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|neorv32_top:neorv32_top_inst|neorv32_imem:\neorv32_int_imem_inst_true:neorv32_int_imem_inst|altsyncram:mem_ram_b1_rtl_0                                                                                                                  ; altsyncram                    ; work         ;
;             |altsyncram_2h41:auto_generated|                                                             ; 0 (0)               ; 0 (0)                     ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|neorv32_top:neorv32_top_inst|neorv32_imem:\neorv32_int_imem_inst_true:neorv32_int_imem_inst|altsyncram:mem_ram_b1_rtl_0|altsyncram_2h41:auto_generated                                                                                   ; altsyncram_2h41               ; work         ;
;          |altsyncram:mem_ram_b2_rtl_0|                                                                   ; 0 (0)               ; 0 (0)                     ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|neorv32_top:neorv32_top_inst|neorv32_imem:\neorv32_int_imem_inst_true:neorv32_int_imem_inst|altsyncram:mem_ram_b2_rtl_0                                                                                                                  ; altsyncram                    ; work         ;
;             |altsyncram_2h41:auto_generated|                                                             ; 0 (0)               ; 0 (0)                     ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|neorv32_top:neorv32_top_inst|neorv32_imem:\neorv32_int_imem_inst_true:neorv32_int_imem_inst|altsyncram:mem_ram_b2_rtl_0|altsyncram_2h41:auto_generated                                                                                   ; altsyncram_2h41               ; work         ;
;          |altsyncram:mem_ram_b3_rtl_0|                                                                   ; 0 (0)               ; 0 (0)                     ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|neorv32_top:neorv32_top_inst|neorv32_imem:\neorv32_int_imem_inst_true:neorv32_int_imem_inst|altsyncram:mem_ram_b3_rtl_0                                                                                                                  ; altsyncram                    ; work         ;
;             |altsyncram_2h41:auto_generated|                                                             ; 0 (0)               ; 0 (0)                     ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|neorv32_top:neorv32_top_inst|neorv32_imem:\neorv32_int_imem_inst_true:neorv32_int_imem_inst|altsyncram:mem_ram_b3_rtl_0|altsyncram_2h41:auto_generated                                                                                   ; altsyncram_2h41               ; work         ;
;       |neorv32_mtime:\neorv32_mtime_inst_true:neorv32_mtime_inst|                                        ; 287 (287)           ; 166 (166)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|neorv32_top:neorv32_top_inst|neorv32_mtime:\neorv32_mtime_inst_true:neorv32_mtime_inst                                                                                                                                                   ; neorv32_mtime                 ; neorv32      ;
;       |neorv32_sysinfo:neorv32_sysinfo_inst|                                                             ; 12 (12)             ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|neorv32_top:neorv32_top_inst|neorv32_sysinfo:neorv32_sysinfo_inst                                                                                                                                                                        ; neorv32_sysinfo               ; neorv32      ;
;       |neorv32_uart:\neorv32_uart0_inst_true:neorv32_uart0_inst|                                         ; 156 (146)           ; 140 (118)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|neorv32_top:neorv32_top_inst|neorv32_uart:\neorv32_uart0_inst_true:neorv32_uart0_inst                                                                                                                                                    ; neorv32_uart                  ; neorv32      ;
;          |neorv32_fifo:rx_engine_fifo_inst|                                                              ; 5 (5)               ; 12 (12)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|neorv32_top:neorv32_top_inst|neorv32_uart:\neorv32_uart0_inst_true:neorv32_uart0_inst|neorv32_fifo:rx_engine_fifo_inst                                                                                                                   ; neorv32_fifo                  ; neorv32      ;
;          |neorv32_fifo:tx_engine_fifo_inst|                                                              ; 5 (5)               ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|neorv32_top:neorv32_top_inst|neorv32_uart:\neorv32_uart0_inst_true:neorv32_uart0_inst|neorv32_fifo:tx_engine_fifo_inst                                                                                                                   ; neorv32_fifo                  ; neorv32      ;
;       |neorv32_wishbone:\neorv32_wishbone_inst_true:neorv32_wishbone_inst|                               ; 49 (49)             ; 107 (107)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|neorv32_top:neorv32_top_inst|neorv32_wishbone:\neorv32_wishbone_inst_true:neorv32_wishbone_inst                                                                                                                                          ; neorv32_wishbone              ; neorv32      ;
;    |pll_sys:inst_pll_sys|                                                                                ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|pll_sys:inst_pll_sys                                                                                                                                                                                                                     ; pll_sys                       ; work         ;
;       |altpll:altpll_component|                                                                          ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|pll_sys:inst_pll_sys|altpll:altpll_component                                                                                                                                                                                             ; altpll                        ; work         ;
;          |pll_sys_altpll:auto_generated|                                                                 ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|pll_sys:inst_pll_sys|altpll:altpll_component|pll_sys_altpll:auto_generated                                                                                                                                                               ; pll_sys_altpll                ; work         ;
;    |wb_intercon:inst_wb_intercon|                                                                        ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|wb_intercon:inst_wb_intercon                                                                                                                                                                                                             ; wb_intercon                   ; work         ;
;    |wb_sdram:inst_wb_sdram|                                                                              ; 143 (17)            ; 228 (100)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|wb_sdram:inst_wb_sdram                                                                                                                                                                                                                   ; wb_sdram                      ; work         ;
;       |sdram:inst_sdram|                                                                                 ; 126 (126)           ; 128 (128)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|wb_sdram:inst_wb_sdram|sdram:inst_sdram                                                                                                                                                                                                  ; sdram                         ; work         ;
+----------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+-------+----------------------------------------+
; Name                                                                                                                                                                       ; Type ; Mode           ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                                    ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+-------+----------------------------------------+
; neorv32_top:neorv32_top_inst|neorv32_boot_rom:\neorv32_boot_rom_inst_true:neorv32_boot_rom_inst|altsyncram:Mux26_rtl_0|altsyncram_8l11:auto_generated|ALTSYNCRAM           ; AUTO ; ROM            ; 1024         ; 32           ; --           ; --           ; 32768 ; de0n-neorv32-sdram-direct.top0.rtl.mif ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file_rtl_0|altsyncram_icu1:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024  ; None                                   ;
; neorv32_top:neorv32_top_inst|neorv32_dmem:\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b0_rtl_0|altsyncram_0h41:auto_generated|ALTSYNCRAM          ; AUTO ; Single Port    ; 4096         ; 8            ; --           ; --           ; 32768 ; None                                   ;
; neorv32_top:neorv32_top_inst|neorv32_dmem:\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b1_rtl_0|altsyncram_0h41:auto_generated|ALTSYNCRAM          ; AUTO ; Single Port    ; 4096         ; 8            ; --           ; --           ; 32768 ; None                                   ;
; neorv32_top:neorv32_top_inst|neorv32_dmem:\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b2_rtl_0|altsyncram_0h41:auto_generated|ALTSYNCRAM          ; AUTO ; Single Port    ; 4096         ; 8            ; --           ; --           ; 32768 ; None                                   ;
; neorv32_top:neorv32_top_inst|neorv32_dmem:\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b3_rtl_0|altsyncram_0h41:auto_generated|ALTSYNCRAM          ; AUTO ; Single Port    ; 4096         ; 8            ; --           ; --           ; 32768 ; None                                   ;
; neorv32_top:neorv32_top_inst|neorv32_imem:\neorv32_int_imem_inst_true:neorv32_int_imem_inst|altsyncram:mem_ram_b0_rtl_0|altsyncram_2h41:auto_generated|ALTSYNCRAM          ; AUTO ; Single Port    ; 8192         ; 8            ; --           ; --           ; 65536 ; None                                   ;
; neorv32_top:neorv32_top_inst|neorv32_imem:\neorv32_int_imem_inst_true:neorv32_int_imem_inst|altsyncram:mem_ram_b1_rtl_0|altsyncram_2h41:auto_generated|ALTSYNCRAM          ; AUTO ; Single Port    ; 8192         ; 8            ; --           ; --           ; 65536 ; None                                   ;
; neorv32_top:neorv32_top_inst|neorv32_imem:\neorv32_int_imem_inst_true:neorv32_int_imem_inst|altsyncram:mem_ram_b2_rtl_0|altsyncram_2h41:auto_generated|ALTSYNCRAM          ; AUTO ; Single Port    ; 8192         ; 8            ; --           ; --           ; 65536 ; None                                   ;
; neorv32_top:neorv32_top_inst|neorv32_imem:\neorv32_int_imem_inst_true:neorv32_int_imem_inst|altsyncram:mem_ram_b3_rtl_0|altsyncram_2h41:auto_generated|ALTSYNCRAM          ; AUTO ; Single Port    ; 8192         ; 8            ; --           ; --           ; 65536 ; None                                   ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+-------+----------------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 1           ;
; Simple Multipliers (18-bit)           ; 3           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 7           ;
; Signed Embedded Multipliers           ; 0           ;
; Unsigned Embedded Multipliers         ; 4           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+-----------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                           ;
+--------+--------------+---------+--------------+--------------+---------------------------+---------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance           ; IP Include File     ;
+--------+--------------+---------+--------------+--------------+---------------------------+---------------------+
; Altera ; ALTPLL       ; 15.0    ; N/A          ; N/A          ; |top|pll_sys:inst_pll_sys ; src/pll/pll_sys.vhd ;
+--------+--------------+---------+--------------+--------------+---------------------------+---------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|wb_sdram:inst_wb_sdram|fsm_state                                                                                                                                                ;
+-------------------------+----------------------+------------------------+------------------------+------------------------+-------------------------+-------------------------+----------------------+
; Name                    ; fsm_state.STATE_DONE ; fsm_state.STATE_READ_3 ; fsm_state.STATE_READ_2 ; fsm_state.STATE_READ_1 ; fsm_state.STATE_WRITE_2 ; fsm_state.STATE_WRITE_1 ; fsm_state.STATE_IDLE ;
+-------------------------+----------------------+------------------------+------------------------+------------------------+-------------------------+-------------------------+----------------------+
; fsm_state.STATE_IDLE    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                       ; 0                       ; 0                    ;
; fsm_state.STATE_WRITE_1 ; 0                    ; 0                      ; 0                      ; 0                      ; 0                       ; 1                       ; 1                    ;
; fsm_state.STATE_WRITE_2 ; 0                    ; 0                      ; 0                      ; 0                      ; 1                       ; 0                       ; 1                    ;
; fsm_state.STATE_READ_1  ; 0                    ; 0                      ; 0                      ; 1                      ; 0                       ; 0                       ; 1                    ;
; fsm_state.STATE_READ_2  ; 0                    ; 0                      ; 1                      ; 0                      ; 0                       ; 0                       ; 1                    ;
; fsm_state.STATE_READ_3  ; 0                    ; 1                      ; 0                      ; 0                      ; 0                       ; 0                       ; 1                    ;
; fsm_state.STATE_DONE    ; 1                    ; 0                      ; 0                      ; 0                      ; 0                       ; 0                       ; 1                    ;
+-------------------------+----------------------+------------------------+------------------------+------------------------+-------------------------+-------------------------+----------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------+
; State Machine - |top|wb_sdram:inst_wb_sdram|sdram:inst_sdram|state                                             ;
+---------------+---------------+-------------+------------+--------------+------------+------------+------------+
; Name          ; state.REFRESH ; state.WRITE ; state.READ ; state.ACTIVE ; state.IDLE ; state.MODE ; state.INIT ;
+---------------+---------------+-------------+------------+--------------+------------+------------+------------+
; state.INIT    ; 0             ; 0           ; 0          ; 0            ; 0          ; 0          ; 0          ;
; state.MODE    ; 0             ; 0           ; 0          ; 0            ; 0          ; 1          ; 1          ;
; state.IDLE    ; 0             ; 0           ; 0          ; 0            ; 1          ; 0          ; 1          ;
; state.ACTIVE  ; 0             ; 0           ; 0          ; 1            ; 0          ; 0          ; 1          ;
; state.READ    ; 0             ; 0           ; 1          ; 0            ; 0          ; 0          ; 1          ;
; state.WRITE   ; 0             ; 1           ; 0          ; 0            ; 0          ; 0          ; 1          ;
; state.REFRESH ; 1             ; 0           ; 0          ; 0            ; 0          ; 0          ; 1          ;
+---------------+---------------+-------------+------------+--------------+------------+------------+------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|neorv32_top:neorv32_top_inst|neorv32_debug_dtm:\neorv32_neorv32_debug_dtm_true:neorv32_debug_dtm_inst|dmi_ctrl.state                                                                                                  ;
+-------------------------------+-------------------------------+--------------------------+-------------------------------+------------------------------+-------------------------+------------------------------+-------------------------+
; Name                          ; dmi_ctrl.state.DMI_WRITE_BUSY ; dmi_ctrl.state.DMI_WRITE ; dmi_ctrl.state.DMI_WRITE_WAIT ; dmi_ctrl.state.DMI_READ_BUSY ; dmi_ctrl.state.DMI_READ ; dmi_ctrl.state.DMI_READ_WAIT ; dmi_ctrl.state.DMI_IDLE ;
+-------------------------------+-------------------------------+--------------------------+-------------------------------+------------------------------+-------------------------+------------------------------+-------------------------+
; dmi_ctrl.state.DMI_IDLE       ; 0                             ; 0                        ; 0                             ; 0                            ; 0                       ; 0                            ; 0                       ;
; dmi_ctrl.state.DMI_READ_WAIT  ; 0                             ; 0                        ; 0                             ; 0                            ; 0                       ; 1                            ; 1                       ;
; dmi_ctrl.state.DMI_READ       ; 0                             ; 0                        ; 0                             ; 0                            ; 1                       ; 0                            ; 1                       ;
; dmi_ctrl.state.DMI_READ_BUSY  ; 0                             ; 0                        ; 0                             ; 1                            ; 0                       ; 0                            ; 1                       ;
; dmi_ctrl.state.DMI_WRITE_WAIT ; 0                             ; 0                        ; 1                             ; 0                            ; 0                       ; 0                            ; 1                       ;
; dmi_ctrl.state.DMI_WRITE      ; 0                             ; 1                        ; 0                             ; 0                            ; 0                       ; 0                            ; 1                       ;
; dmi_ctrl.state.DMI_WRITE_BUSY ; 1                             ; 0                        ; 0                             ; 0                            ; 0                       ; 0                            ; 1                       ;
+-------------------------------+-------------------------------+--------------------------+-------------------------------+------------------------------+-------------------------+------------------------------+-------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|neorv32_top:neorv32_top_inst|neorv32_debug_dtm:\neorv32_neorv32_debug_dtm_true:neorv32_debug_dtm_inst|tap_ctrl.state_prev                                                                                                                                                                                                                                                                                                                                                                                                         ;
+---------------------------------+-------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+--------------------------------+-----------------------------+------------------------------+-------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+--------------------------------+-----------------------------+---------------------------------+
; Name                            ; tap_ctrl.state_prev.IR_UPDATE ; tap_ctrl.state_prev.IR_EXIT2 ; tap_ctrl.state_prev.IR_PAUSE ; tap_ctrl.state_prev.IR_EXIT1 ; tap_ctrl.state_prev.IR_SHIFT ; tap_ctrl.state_prev.IR_CAPTURE ; tap_ctrl.state_prev.IR_SCAN ; tap_ctrl.state_prev.RUN_IDLE ; tap_ctrl.state_prev.DR_UPDATE ; tap_ctrl.state_prev.DR_EXIT2 ; tap_ctrl.state_prev.DR_PAUSE ; tap_ctrl.state_prev.DR_EXIT1 ; tap_ctrl.state_prev.DR_SHIFT ; tap_ctrl.state_prev.DR_CAPTURE ; tap_ctrl.state_prev.DR_SCAN ; tap_ctrl.state_prev.LOGIC_RESET ;
+---------------------------------+-------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+--------------------------------+-----------------------------+------------------------------+-------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+--------------------------------+-----------------------------+---------------------------------+
; tap_ctrl.state_prev.LOGIC_RESET ; 0                             ; 0                            ; 0                            ; 0                            ; 0                            ; 0                              ; 0                           ; 0                            ; 0                             ; 0                            ; 0                            ; 0                            ; 0                            ; 0                              ; 0                           ; 0                               ;
; tap_ctrl.state_prev.DR_SCAN     ; 0                             ; 0                            ; 0                            ; 0                            ; 0                            ; 0                              ; 0                           ; 0                            ; 0                             ; 0                            ; 0                            ; 0                            ; 0                            ; 0                              ; 1                           ; 1                               ;
; tap_ctrl.state_prev.DR_CAPTURE  ; 0                             ; 0                            ; 0                            ; 0                            ; 0                            ; 0                              ; 0                           ; 0                            ; 0                             ; 0                            ; 0                            ; 0                            ; 0                            ; 1                              ; 0                           ; 1                               ;
; tap_ctrl.state_prev.DR_SHIFT    ; 0                             ; 0                            ; 0                            ; 0                            ; 0                            ; 0                              ; 0                           ; 0                            ; 0                             ; 0                            ; 0                            ; 0                            ; 1                            ; 0                              ; 0                           ; 1                               ;
; tap_ctrl.state_prev.DR_EXIT1    ; 0                             ; 0                            ; 0                            ; 0                            ; 0                            ; 0                              ; 0                           ; 0                            ; 0                             ; 0                            ; 0                            ; 1                            ; 0                            ; 0                              ; 0                           ; 1                               ;
; tap_ctrl.state_prev.DR_PAUSE    ; 0                             ; 0                            ; 0                            ; 0                            ; 0                            ; 0                              ; 0                           ; 0                            ; 0                             ; 0                            ; 1                            ; 0                            ; 0                            ; 0                              ; 0                           ; 1                               ;
; tap_ctrl.state_prev.DR_EXIT2    ; 0                             ; 0                            ; 0                            ; 0                            ; 0                            ; 0                              ; 0                           ; 0                            ; 0                             ; 1                            ; 0                            ; 0                            ; 0                            ; 0                              ; 0                           ; 1                               ;
; tap_ctrl.state_prev.DR_UPDATE   ; 0                             ; 0                            ; 0                            ; 0                            ; 0                            ; 0                              ; 0                           ; 0                            ; 1                             ; 0                            ; 0                            ; 0                            ; 0                            ; 0                              ; 0                           ; 1                               ;
; tap_ctrl.state_prev.RUN_IDLE    ; 0                             ; 0                            ; 0                            ; 0                            ; 0                            ; 0                              ; 0                           ; 1                            ; 0                             ; 0                            ; 0                            ; 0                            ; 0                            ; 0                              ; 0                           ; 1                               ;
; tap_ctrl.state_prev.IR_SCAN     ; 0                             ; 0                            ; 0                            ; 0                            ; 0                            ; 0                              ; 1                           ; 0                            ; 0                             ; 0                            ; 0                            ; 0                            ; 0                            ; 0                              ; 0                           ; 1                               ;
; tap_ctrl.state_prev.IR_CAPTURE  ; 0                             ; 0                            ; 0                            ; 0                            ; 0                            ; 1                              ; 0                           ; 0                            ; 0                             ; 0                            ; 0                            ; 0                            ; 0                            ; 0                              ; 0                           ; 1                               ;
; tap_ctrl.state_prev.IR_SHIFT    ; 0                             ; 0                            ; 0                            ; 0                            ; 1                            ; 0                              ; 0                           ; 0                            ; 0                             ; 0                            ; 0                            ; 0                            ; 0                            ; 0                              ; 0                           ; 1                               ;
; tap_ctrl.state_prev.IR_EXIT1    ; 0                             ; 0                            ; 0                            ; 1                            ; 0                            ; 0                              ; 0                           ; 0                            ; 0                             ; 0                            ; 0                            ; 0                            ; 0                            ; 0                              ; 0                           ; 1                               ;
; tap_ctrl.state_prev.IR_PAUSE    ; 0                             ; 0                            ; 1                            ; 0                            ; 0                            ; 0                              ; 0                           ; 0                            ; 0                             ; 0                            ; 0                            ; 0                            ; 0                            ; 0                              ; 0                           ; 1                               ;
; tap_ctrl.state_prev.IR_EXIT2    ; 0                             ; 1                            ; 0                            ; 0                            ; 0                            ; 0                              ; 0                           ; 0                            ; 0                             ; 0                            ; 0                            ; 0                            ; 0                            ; 0                              ; 0                           ; 1                               ;
; tap_ctrl.state_prev.IR_UPDATE   ; 1                             ; 0                            ; 0                            ; 0                            ; 0                            ; 0                              ; 0                           ; 0                            ; 0                             ; 0                            ; 0                            ; 0                            ; 0                            ; 0                              ; 0                           ; 1                               ;
+---------------------------------+-------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+--------------------------------+-----------------------------+------------------------------+-------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+--------------------------------+-----------------------------+---------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|neorv32_top:neorv32_top_inst|neorv32_debug_dtm:\neorv32_neorv32_debug_dtm_true:neorv32_debug_dtm_inst|tap_ctrl.state                                                                                                                                                                                                                                                                                                                         ;
+----------------------------+--------------------------+-------------------------+-------------------------+-------------------------+-------------------------+---------------------------+------------------------+-------------------------+--------------------------+-------------------------+-------------------------+-------------------------+-------------------------+---------------------------+------------------------+----------------------------+
; Name                       ; tap_ctrl.state.IR_UPDATE ; tap_ctrl.state.IR_EXIT2 ; tap_ctrl.state.IR_PAUSE ; tap_ctrl.state.IR_EXIT1 ; tap_ctrl.state.IR_SHIFT ; tap_ctrl.state.IR_CAPTURE ; tap_ctrl.state.IR_SCAN ; tap_ctrl.state.RUN_IDLE ; tap_ctrl.state.DR_UPDATE ; tap_ctrl.state.DR_EXIT2 ; tap_ctrl.state.DR_PAUSE ; tap_ctrl.state.DR_EXIT1 ; tap_ctrl.state.DR_SHIFT ; tap_ctrl.state.DR_CAPTURE ; tap_ctrl.state.DR_SCAN ; tap_ctrl.state.LOGIC_RESET ;
+----------------------------+--------------------------+-------------------------+-------------------------+-------------------------+-------------------------+---------------------------+------------------------+-------------------------+--------------------------+-------------------------+-------------------------+-------------------------+-------------------------+---------------------------+------------------------+----------------------------+
; tap_ctrl.state.LOGIC_RESET ; 0                        ; 0                       ; 0                       ; 0                       ; 0                       ; 0                         ; 0                      ; 0                       ; 0                        ; 0                       ; 0                       ; 0                       ; 0                       ; 0                         ; 0                      ; 0                          ;
; tap_ctrl.state.DR_SCAN     ; 0                        ; 0                       ; 0                       ; 0                       ; 0                       ; 0                         ; 0                      ; 0                       ; 0                        ; 0                       ; 0                       ; 0                       ; 0                       ; 0                         ; 1                      ; 1                          ;
; tap_ctrl.state.DR_CAPTURE  ; 0                        ; 0                       ; 0                       ; 0                       ; 0                       ; 0                         ; 0                      ; 0                       ; 0                        ; 0                       ; 0                       ; 0                       ; 0                       ; 1                         ; 0                      ; 1                          ;
; tap_ctrl.state.DR_SHIFT    ; 0                        ; 0                       ; 0                       ; 0                       ; 0                       ; 0                         ; 0                      ; 0                       ; 0                        ; 0                       ; 0                       ; 0                       ; 1                       ; 0                         ; 0                      ; 1                          ;
; tap_ctrl.state.DR_EXIT1    ; 0                        ; 0                       ; 0                       ; 0                       ; 0                       ; 0                         ; 0                      ; 0                       ; 0                        ; 0                       ; 0                       ; 1                       ; 0                       ; 0                         ; 0                      ; 1                          ;
; tap_ctrl.state.DR_PAUSE    ; 0                        ; 0                       ; 0                       ; 0                       ; 0                       ; 0                         ; 0                      ; 0                       ; 0                        ; 0                       ; 1                       ; 0                       ; 0                       ; 0                         ; 0                      ; 1                          ;
; tap_ctrl.state.DR_EXIT2    ; 0                        ; 0                       ; 0                       ; 0                       ; 0                       ; 0                         ; 0                      ; 0                       ; 0                        ; 1                       ; 0                       ; 0                       ; 0                       ; 0                         ; 0                      ; 1                          ;
; tap_ctrl.state.DR_UPDATE   ; 0                        ; 0                       ; 0                       ; 0                       ; 0                       ; 0                         ; 0                      ; 0                       ; 1                        ; 0                       ; 0                       ; 0                       ; 0                       ; 0                         ; 0                      ; 1                          ;
; tap_ctrl.state.RUN_IDLE    ; 0                        ; 0                       ; 0                       ; 0                       ; 0                       ; 0                         ; 0                      ; 1                       ; 0                        ; 0                       ; 0                       ; 0                       ; 0                       ; 0                         ; 0                      ; 1                          ;
; tap_ctrl.state.IR_SCAN     ; 0                        ; 0                       ; 0                       ; 0                       ; 0                       ; 0                         ; 1                      ; 0                       ; 0                        ; 0                       ; 0                       ; 0                       ; 0                       ; 0                         ; 0                      ; 1                          ;
; tap_ctrl.state.IR_CAPTURE  ; 0                        ; 0                       ; 0                       ; 0                       ; 0                       ; 1                         ; 0                      ; 0                       ; 0                        ; 0                       ; 0                       ; 0                       ; 0                       ; 0                         ; 0                      ; 1                          ;
; tap_ctrl.state.IR_SHIFT    ; 0                        ; 0                       ; 0                       ; 0                       ; 1                       ; 0                         ; 0                      ; 0                       ; 0                        ; 0                       ; 0                       ; 0                       ; 0                       ; 0                         ; 0                      ; 1                          ;
; tap_ctrl.state.IR_EXIT1    ; 0                        ; 0                       ; 0                       ; 1                       ; 0                       ; 0                         ; 0                      ; 0                       ; 0                        ; 0                       ; 0                       ; 0                       ; 0                       ; 0                         ; 0                      ; 1                          ;
; tap_ctrl.state.IR_PAUSE    ; 0                        ; 0                       ; 1                       ; 0                       ; 0                       ; 0                         ; 0                      ; 0                       ; 0                        ; 0                       ; 0                       ; 0                       ; 0                       ; 0                         ; 0                      ; 1                          ;
; tap_ctrl.state.IR_EXIT2    ; 0                        ; 1                       ; 0                       ; 0                       ; 0                       ; 0                         ; 0                      ; 0                       ; 0                        ; 0                       ; 0                       ; 0                       ; 0                       ; 0                         ; 0                      ; 1                          ;
; tap_ctrl.state.IR_UPDATE   ; 1                        ; 0                       ; 0                       ; 0                       ; 0                       ; 0                         ; 0                      ; 0                       ; 0                        ; 0                       ; 0                       ; 0                       ; 0                       ; 0                         ; 0                      ; 1                          ;
+----------------------------+--------------------------+-------------------------+-------------------------+-------------------------+-------------------------+---------------------------+------------------------+-------------------------+--------------------------+-------------------------+-------------------------+-------------------------+-------------------------+---------------------------+------------------------+----------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|neorv32_top:neorv32_top_inst|neorv32_debug_dm:\neorv32_neorv32_debug_dm_true:neorv32_debug_dm_inst|dm_ctrl.state                                                                           ;
+-------------------------------+-----------------------------+----------------------------+-------------------------------+-------------------------------+-----------------------------+------------------------+
; Name                          ; dm_ctrl.state.CMD_EXE_ERROR ; dm_ctrl.state.CMD_EXE_BUSY ; dm_ctrl.state.CMD_EXE_TRIGGER ; dm_ctrl.state.CMD_EXE_PREPARE ; dm_ctrl.state.CMD_EXE_CHECK ; dm_ctrl.state.CMD_IDLE ;
+-------------------------------+-----------------------------+----------------------------+-------------------------------+-------------------------------+-----------------------------+------------------------+
; dm_ctrl.state.CMD_IDLE        ; 0                           ; 0                          ; 0                             ; 0                             ; 0                           ; 0                      ;
; dm_ctrl.state.CMD_EXE_CHECK   ; 0                           ; 0                          ; 0                             ; 0                             ; 1                           ; 1                      ;
; dm_ctrl.state.CMD_EXE_PREPARE ; 0                           ; 0                          ; 0                             ; 1                             ; 0                           ; 1                      ;
; dm_ctrl.state.CMD_EXE_TRIGGER ; 0                           ; 0                          ; 1                             ; 0                             ; 0                           ; 1                      ;
; dm_ctrl.state.CMD_EXE_BUSY    ; 0                           ; 1                          ; 0                             ; 0                             ; 0                           ; 1                      ;
; dm_ctrl.state.CMD_EXE_ERROR   ; 1                           ; 0                          ; 0                             ; 0                             ; 0                           ; 1                      ;
+-------------------------------+-----------------------------+----------------------------+-------------------------------+-------------------------------+-----------------------------+------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|neorv32_top:neorv32_top_inst|neorv32_uart:\neorv32_uart0_inst_true:neorv32_uart0_inst|tx_engine.state                                                   ;
+-------------------------------+--------------------------+-------------------------------+----------------------------+--------------------------+---------------------------+
; Name                          ; tx_engine.state.S_TX_SIM ; tx_engine.state.S_TX_TRANSMIT ; tx_engine.state.S_TX_CHECK ; tx_engine.state.S_TX_GET ; tx_engine.state.S_TX_IDLE ;
+-------------------------------+--------------------------+-------------------------------+----------------------------+--------------------------+---------------------------+
; tx_engine.state.S_TX_IDLE     ; 0                        ; 0                             ; 0                          ; 0                        ; 0                         ;
; tx_engine.state.S_TX_GET      ; 0                        ; 0                             ; 0                          ; 1                        ; 1                         ;
; tx_engine.state.S_TX_CHECK    ; 0                        ; 0                             ; 1                          ; 0                        ; 1                         ;
; tx_engine.state.S_TX_TRANSMIT ; 0                        ; 1                             ; 0                          ; 0                        ; 1                         ;
; tx_engine.state.S_TX_SIM      ; 1                        ; 0                             ; 0                          ; 0                        ; 1                         ;
+-------------------------------+--------------------------+-------------------------------+----------------------------+--------------------------+---------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|neorv32_top:neorv32_top_inst|neorv32_busswitch:neorv32_busswitch_inst|arbiter.state                                                     ;
+-------------------------------+-------------------------------+-----------------------------+----------------------+--------------------+--------------------+
; Name                          ; arbiter.state.RETIRE_SWITCHED ; arbiter.state.BUSY_SWITCHED ; arbiter.state.RETIRE ; arbiter.state.BUSY ; arbiter.state.IDLE ;
+-------------------------------+-------------------------------+-----------------------------+----------------------+--------------------+--------------------+
; arbiter.state.IDLE            ; 0                             ; 0                           ; 0                    ; 0                  ; 0                  ;
; arbiter.state.BUSY            ; 0                             ; 0                           ; 0                    ; 1                  ; 1                  ;
; arbiter.state.RETIRE          ; 0                             ; 0                           ; 1                    ; 0                  ; 1                  ;
; arbiter.state.BUSY_SWITCHED   ; 0                             ; 1                           ; 0                    ; 0                  ; 1                  ;
; arbiter.state.RETIRE_SWITCHED ; 1                             ; 0                           ; 0                    ; 0                  ; 1                  ;
+-------------------------------+-------------------------------+-----------------------------+----------------------+--------------------+--------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|neorv32_cpu_cp_fpu_normalizer:neorv32_cpu_cp_fpu_normalizer_inst|ctrl.state ;
+-----------------------------+-----------------------+--------------------+--------------------+-----------------------------+----------------------------+---------------------------+------------------------+--------------------------+-------------------------------+
; Name                        ; ctrl.state.S_FINALIZE ; ctrl.state.S_CHECK ; ctrl.state.S_ROUND ; ctrl.state.S_NORMALIZE_BUSY ; ctrl.state.S_PREPARE_SHIFT ; ctrl.state.S_PREPARE_NORM ; ctrl.state.S_CHECK_I2F ; ctrl.state.S_PREPARE_I2F ; ctrl.state.S_IDLE             ;
+-----------------------------+-----------------------+--------------------+--------------------+-----------------------------+----------------------------+---------------------------+------------------------+--------------------------+-------------------------------+
; ctrl.state.S_IDLE           ; 0                     ; 0                  ; 0                  ; 0                           ; 0                          ; 0                         ; 0                      ; 0                        ; 0                             ;
; ctrl.state.S_PREPARE_I2F    ; 0                     ; 0                  ; 0                  ; 0                           ; 0                          ; 0                         ; 0                      ; 1                        ; 1                             ;
; ctrl.state.S_CHECK_I2F      ; 0                     ; 0                  ; 0                  ; 0                           ; 0                          ; 0                         ; 1                      ; 0                        ; 1                             ;
; ctrl.state.S_PREPARE_NORM   ; 0                     ; 0                  ; 0                  ; 0                           ; 0                          ; 1                         ; 0                      ; 0                        ; 1                             ;
; ctrl.state.S_PREPARE_SHIFT  ; 0                     ; 0                  ; 0                  ; 0                           ; 1                          ; 0                         ; 0                      ; 0                        ; 1                             ;
; ctrl.state.S_NORMALIZE_BUSY ; 0                     ; 0                  ; 0                  ; 1                           ; 0                          ; 0                         ; 0                      ; 0                        ; 1                             ;
; ctrl.state.S_ROUND          ; 0                     ; 0                  ; 1                  ; 0                           ; 0                          ; 0                         ; 0                      ; 0                        ; 1                             ;
; ctrl.state.S_CHECK          ; 0                     ; 1                  ; 0                  ; 0                           ; 0                          ; 0                         ; 0                      ; 0                        ; 1                             ;
; ctrl.state.S_FINALIZE       ; 1                     ; 0                  ; 0                  ; 0                           ; 0                          ; 0                         ; 0                      ; 0                        ; 1                             ;
+-----------------------------+-----------------------+--------------------+--------------------+-----------------------------+----------------------------+---------------------------+------------------------+--------------------------+-------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|neorv32_cpu_cp_fpu_f2i:neorv32_cpu_cp_fpu_f2i_inst|ctrl.state ;
+-----------------------------+-----------------------+--------------------+-----------------------------+--------------------------+------------------------------------------------------------------------------------------------------------------------+
; Name                        ; ctrl.state.S_FINALIZE ; ctrl.state.S_ROUND ; ctrl.state.S_NORMALIZE_BUSY ; ctrl.state.S_PREPARE_F2I ; ctrl.state.S_IDLE                                                                                                      ;
+-----------------------------+-----------------------+--------------------+-----------------------------+--------------------------+------------------------------------------------------------------------------------------------------------------------+
; ctrl.state.S_IDLE           ; 0                     ; 0                  ; 0                           ; 0                        ; 0                                                                                                                      ;
; ctrl.state.S_PREPARE_F2I    ; 0                     ; 0                  ; 0                           ; 1                        ; 1                                                                                                                      ;
; ctrl.state.S_NORMALIZE_BUSY ; 0                     ; 0                  ; 1                           ; 0                        ; 1                                                                                                                      ;
; ctrl.state.S_ROUND          ; 0                     ; 1                  ; 0                           ; 0                        ; 1                                                                                                                      ;
; ctrl.state.S_FINALIZE       ; 1                     ; 0                  ; 0                           ; 0                        ; 1                                                                                                                      ;
+-----------------------------+-----------------------+--------------------+-----------------------------+--------------------------+------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_bitmanip:\neorv32_cpu_cp_bitmanip_inst_true:neorv32_cpu_cp_bitmanip_inst|ctrl_state ;
+--------------------------+-------------------------+--------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Name                     ; ctrl_state.S_BUSY_SHIFT ; ctrl_state.S_START_SHIFT ; ctrl_state.S_IDLE                                                                                                                      ;
+--------------------------+-------------------------+--------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; ctrl_state.S_IDLE        ; 0                       ; 0                        ; 0                                                                                                                                      ;
; ctrl_state.S_START_SHIFT ; 0                       ; 1                        ; 1                                                                                                                                      ;
; ctrl_state.S_BUSY_SHIFT  ; 1                       ; 0                        ; 1                                                                                                                                      ;
+--------------------------+-------------------------+--------------------------+----------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_muldiv:\neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst|state ;
+----------------------+-----------------+----------------+------------------+----------------------+---------------------------------------------------------------------------------------------------------+
; Name                 ; state.COMPLETED ; state.FINALIZE ; state.PROCESSING ; state.DIV_PREPROCESS ; state.IDLE                                                                                              ;
+----------------------+-----------------+----------------+------------------+----------------------+---------------------------------------------------------------------------------------------------------+
; state.IDLE           ; 0               ; 0              ; 0                ; 0                    ; 0                                                                                                       ;
; state.DIV_PREPROCESS ; 0               ; 0              ; 0                ; 1                    ; 1                                                                                                       ;
; state.PROCESSING     ; 0               ; 0              ; 1                ; 0                    ; 1                                                                                                       ;
; state.FINALIZE       ; 0               ; 1              ; 0                ; 0                    ; 1                                                                                                       ;
; state.COMPLETED      ; 1               ; 0              ; 0                ; 0                    ; 1                                                                                                       ;
+----------------------+-----------------+----------------+------------------+----------------------+---------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|debug_ctrl.state                   ;
+--------------------------------+-----------------------------+-------------------------------+--------------------------------+--------------------------------+
; Name                           ; debug_ctrl.state.DEBUG_EXIT ; debug_ctrl.state.DEBUG_ONLINE ; debug_ctrl.state.DEBUG_PENDING ; debug_ctrl.state.DEBUG_OFFLINE ;
+--------------------------------+-----------------------------+-------------------------------+--------------------------------+--------------------------------+
; debug_ctrl.state.DEBUG_OFFLINE ; 0                           ; 0                             ; 0                              ; 0                              ;
; debug_ctrl.state.DEBUG_PENDING ; 0                           ; 0                             ; 1                              ; 1                              ;
; debug_ctrl.state.DEBUG_ONLINE  ; 0                           ; 1                             ; 0                              ; 1                              ;
; debug_ctrl.state.DEBUG_EXIT    ; 1                           ; 0                             ; 0                              ; 1                              ;
+--------------------------------+-----------------------------+-------------------------------+--------------------------------+--------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.state_prev                                                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------------------------------+--------------------------------------+-----------------------------------+---------------------------------------+---------------------------------------+---------------------------------------+----------------------------------+------------------------------------+-----------------------------------+----------------------------------------+-------------------------------------+--------------------------------------+------------------------------------+------------------------------------+
; Name                                   ; execute_engine.state_prev.CSR_ACCESS ; execute_engine.state_prev.SYS_ENV ; execute_engine.state_prev.LOADSTORE_2 ; execute_engine.state_prev.LOADSTORE_1 ; execute_engine.state_prev.LOADSTORE_0 ; execute_engine.state_prev.BRANCH ; execute_engine.state_prev.ALU_WAIT ; execute_engine.state_prev.EXECUTE ; execute_engine.state_prev.TRAP_EXECUTE ; execute_engine.state_prev.TRAP_EXIT ; execute_engine.state_prev.TRAP_ENTER ; execute_engine.state_prev.DISPATCH ; execute_engine.state_prev.SYS_WAIT ;
+----------------------------------------+--------------------------------------+-----------------------------------+---------------------------------------+---------------------------------------+---------------------------------------+----------------------------------+------------------------------------+-----------------------------------+----------------------------------------+-------------------------------------+--------------------------------------+------------------------------------+------------------------------------+
; execute_engine.state_prev.SYS_WAIT     ; 0                                    ; 0                                 ; 0                                     ; 0                                     ; 0                                     ; 0                                ; 0                                  ; 0                                 ; 0                                      ; 0                                   ; 0                                    ; 0                                  ; 0                                  ;
; execute_engine.state_prev.DISPATCH     ; 0                                    ; 0                                 ; 0                                     ; 0                                     ; 0                                     ; 0                                ; 0                                  ; 0                                 ; 0                                      ; 0                                   ; 0                                    ; 1                                  ; 1                                  ;
; execute_engine.state_prev.TRAP_ENTER   ; 0                                    ; 0                                 ; 0                                     ; 0                                     ; 0                                     ; 0                                ; 0                                  ; 0                                 ; 0                                      ; 0                                   ; 1                                    ; 0                                  ; 1                                  ;
; execute_engine.state_prev.TRAP_EXIT    ; 0                                    ; 0                                 ; 0                                     ; 0                                     ; 0                                     ; 0                                ; 0                                  ; 0                                 ; 0                                      ; 1                                   ; 0                                    ; 0                                  ; 1                                  ;
; execute_engine.state_prev.TRAP_EXECUTE ; 0                                    ; 0                                 ; 0                                     ; 0                                     ; 0                                     ; 0                                ; 0                                  ; 0                                 ; 1                                      ; 0                                   ; 0                                    ; 0                                  ; 1                                  ;
; execute_engine.state_prev.EXECUTE      ; 0                                    ; 0                                 ; 0                                     ; 0                                     ; 0                                     ; 0                                ; 0                                  ; 1                                 ; 0                                      ; 0                                   ; 0                                    ; 0                                  ; 1                                  ;
; execute_engine.state_prev.ALU_WAIT     ; 0                                    ; 0                                 ; 0                                     ; 0                                     ; 0                                     ; 0                                ; 1                                  ; 0                                 ; 0                                      ; 0                                   ; 0                                    ; 0                                  ; 1                                  ;
; execute_engine.state_prev.BRANCH       ; 0                                    ; 0                                 ; 0                                     ; 0                                     ; 0                                     ; 1                                ; 0                                  ; 0                                 ; 0                                      ; 0                                   ; 0                                    ; 0                                  ; 1                                  ;
; execute_engine.state_prev.LOADSTORE_0  ; 0                                    ; 0                                 ; 0                                     ; 0                                     ; 1                                     ; 0                                ; 0                                  ; 0                                 ; 0                                      ; 0                                   ; 0                                    ; 0                                  ; 1                                  ;
; execute_engine.state_prev.LOADSTORE_1  ; 0                                    ; 0                                 ; 0                                     ; 1                                     ; 0                                     ; 0                                ; 0                                  ; 0                                 ; 0                                      ; 0                                   ; 0                                    ; 0                                  ; 1                                  ;
; execute_engine.state_prev.LOADSTORE_2  ; 0                                    ; 0                                 ; 1                                     ; 0                                     ; 0                                     ; 0                                ; 0                                  ; 0                                 ; 0                                      ; 0                                   ; 0                                    ; 0                                  ; 1                                  ;
; execute_engine.state_prev.SYS_ENV      ; 0                                    ; 1                                 ; 0                                     ; 0                                     ; 0                                     ; 0                                ; 0                                  ; 0                                 ; 0                                      ; 0                                   ; 0                                    ; 0                                  ; 1                                  ;
; execute_engine.state_prev.CSR_ACCESS   ; 1                                    ; 0                                 ; 0                                     ; 0                                     ; 0                                     ; 0                                ; 0                                  ; 0                                 ; 0                                      ; 0                                   ; 0                                    ; 0                                  ; 1                                  ;
+----------------------------------------+--------------------------------------+-----------------------------------+---------------------------------------+---------------------------------------+---------------------------------------+----------------------------------+------------------------------------+-----------------------------------+----------------------------------------+-------------------------------------+--------------------------------------+------------------------------------+------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.state                                                                                                                                                                                                                                                                                                                                ;
+-----------------------------------+---------------------------------+------------------------------+----------------------------------+----------------------------------+----------------------------------+-----------------------------+-------------------------------+------------------------------+-----------------------------------+--------------------------------+---------------------------------+-------------------------------+-------------------------------+
; Name                              ; execute_engine.state.CSR_ACCESS ; execute_engine.state.SYS_ENV ; execute_engine.state.LOADSTORE_2 ; execute_engine.state.LOADSTORE_1 ; execute_engine.state.LOADSTORE_0 ; execute_engine.state.BRANCH ; execute_engine.state.ALU_WAIT ; execute_engine.state.EXECUTE ; execute_engine.state.TRAP_EXECUTE ; execute_engine.state.TRAP_EXIT ; execute_engine.state.TRAP_ENTER ; execute_engine.state.DISPATCH ; execute_engine.state.SYS_WAIT ;
+-----------------------------------+---------------------------------+------------------------------+----------------------------------+----------------------------------+----------------------------------+-----------------------------+-------------------------------+------------------------------+-----------------------------------+--------------------------------+---------------------------------+-------------------------------+-------------------------------+
; execute_engine.state.SYS_WAIT     ; 0                               ; 0                            ; 0                                ; 0                                ; 0                                ; 0                           ; 0                             ; 0                            ; 0                                 ; 0                              ; 0                               ; 0                             ; 0                             ;
; execute_engine.state.DISPATCH     ; 0                               ; 0                            ; 0                                ; 0                                ; 0                                ; 0                           ; 0                             ; 0                            ; 0                                 ; 0                              ; 0                               ; 1                             ; 1                             ;
; execute_engine.state.TRAP_ENTER   ; 0                               ; 0                            ; 0                                ; 0                                ; 0                                ; 0                           ; 0                             ; 0                            ; 0                                 ; 0                              ; 1                               ; 0                             ; 1                             ;
; execute_engine.state.TRAP_EXIT    ; 0                               ; 0                            ; 0                                ; 0                                ; 0                                ; 0                           ; 0                             ; 0                            ; 0                                 ; 1                              ; 0                               ; 0                             ; 1                             ;
; execute_engine.state.TRAP_EXECUTE ; 0                               ; 0                            ; 0                                ; 0                                ; 0                                ; 0                           ; 0                             ; 0                            ; 1                                 ; 0                              ; 0                               ; 0                             ; 1                             ;
; execute_engine.state.EXECUTE      ; 0                               ; 0                            ; 0                                ; 0                                ; 0                                ; 0                           ; 0                             ; 1                            ; 0                                 ; 0                              ; 0                               ; 0                             ; 1                             ;
; execute_engine.state.ALU_WAIT     ; 0                               ; 0                            ; 0                                ; 0                                ; 0                                ; 0                           ; 1                             ; 0                            ; 0                                 ; 0                              ; 0                               ; 0                             ; 1                             ;
; execute_engine.state.BRANCH       ; 0                               ; 0                            ; 0                                ; 0                                ; 0                                ; 1                           ; 0                             ; 0                            ; 0                                 ; 0                              ; 0                               ; 0                             ; 1                             ;
; execute_engine.state.LOADSTORE_0  ; 0                               ; 0                            ; 0                                ; 0                                ; 1                                ; 0                           ; 0                             ; 0                            ; 0                                 ; 0                              ; 0                               ; 0                             ; 1                             ;
; execute_engine.state.LOADSTORE_1  ; 0                               ; 0                            ; 0                                ; 1                                ; 0                                ; 0                           ; 0                             ; 0                            ; 0                                 ; 0                              ; 0                               ; 0                             ; 1                             ;
; execute_engine.state.LOADSTORE_2  ; 0                               ; 0                            ; 1                                ; 0                                ; 0                                ; 0                           ; 0                             ; 0                            ; 0                                 ; 0                              ; 0                               ; 0                             ; 1                             ;
; execute_engine.state.SYS_ENV      ; 0                               ; 1                            ; 0                                ; 0                                ; 0                                ; 0                           ; 0                             ; 0                            ; 0                                 ; 0                              ; 0                               ; 0                             ; 1                             ;
; execute_engine.state.CSR_ACCESS   ; 1                               ; 0                            ; 0                                ; 0                                ; 0                                ; 0                           ; 0                             ; 0                            ; 0                                 ; 0                              ; 0                               ; 0                             ; 1                             ;
+-----------------------------------+---------------------------------+------------------------------+----------------------------------+----------------------------------+----------------------------------+-----------------------------+-------------------------------+------------------------------+-----------------------------------+--------------------------------+---------------------------------+-------------------------------+-------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                            ; Reason for Removal                                                                                                                                                                                               ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; wb_sdram:inst_wb_sdram|sdram:inst_sdram|addr_reg[0]                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; neorv32_top:neorv32_top_inst|clk_gen_en[0,2..8]                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; neorv32_top:neorv32_top_inst|neorv32_debug_dm:\neorv32_neorv32_debug_dm_true:neorv32_debug_dm_inst|dm_ctrl.ldsw_progbuf[0,1]                                                                                                                             ; Stuck at VCC due to stuck port data_in                                                                                                                                                                           ;
; neorv32_top:neorv32_top_inst|neorv32_debug_dm:\neorv32_neorv32_debug_dm_true:neorv32_debug_dm_inst|dm_ctrl.ldsw_progbuf[2,3,6,12,14..19,25..27,29,30]                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; neorv32_top:neorv32_top_inst|neorv32_sysinfo:neorv32_sysinfo_inst|data_o[4,6,8,9,11,24,26..30]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; neorv32_top:neorv32_top_inst|neorv32_uart:\neorv32_uart0_inst_true:neorv32_uart0_inst|uart_cts_ff[0]                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; neorv32_top:neorv32_top_inst|neorv32_uart:\neorv32_uart0_inst_true:neorv32_uart0_inst|data_o[19]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; neorv32_top:neorv32_top_inst|neorv32_bus_keeper:neorv32_bus_keeper_inst|data_o[2..30]                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opb[23]                                                               ; Stuck at VCC due to stuck port data_in                                                                                                                                                                           ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opa[23]                                                               ; Stuck at VCC due to stuck port data_in                                                                                                                                                                           ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|fpu_operands.frm[2]                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|trap_ctrl.irq_buf[0,2..4,7..18]                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.pc[0]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; pll_sys:inst_pll_sys|altpll:altpll_component|pll_sys_altpll:auto_generated|pll_lock_sync                                                                                                                                                                 ; Stuck at VCC due to stuck port data_in                                                                                                                                                                           ;
; neorv32_top:neorv32_top_inst|neorv32_uart:\neorv32_uart0_inst_true:neorv32_uart0_inst|uart_cts_ff[1]                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; neorv32_top:neorv32_top_inst|neorv32_uart:\neorv32_uart0_inst_true:neorv32_uart0_inst|data_o[27]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|fpu_operands.rs2_class[2,5]                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|fpu_operands.rs1_class[2,5]                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|neorv32_cpu_cp_fpu_normalizer:neorv32_cpu_cp_fpu_normalizer_inst|ctrl.flags[1]   ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|neorv32_cpu_cp_fpu_normalizer:neorv32_cpu_cp_fpu_normalizer_inst|ctrl.class[2,5] ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr.mtvec[1]                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; neorv32_top:neorv32_top_inst|neorv32_debug_dm:\neorv32_neorv32_debug_dm_true:neorv32_debug_dm_inst|dm_ctrl.ldsw_progbuf[13,28,31]                                                                                                                        ; Merged with neorv32_top:neorv32_top_inst|neorv32_debug_dm:\neorv32_neorv32_debug_dm_true:neorv32_debug_dm_inst|dm_ctrl.ldsw_progbuf[4]                                                                           ;
; neorv32_top:neorv32_top_inst|neorv32_sysinfo:neorv32_sysinfo_inst|data_o[12,13,19..23]                                                                                                                                                                   ; Merged with neorv32_top:neorv32_top_inst|neorv32_sysinfo:neorv32_sysinfo_inst|data_o[25]                                                                                                                         ;
; neorv32_top:neorv32_top_inst|neorv32_sysinfo:neorv32_sysinfo_inst|data_o[2,3,16]                                                                                                                                                                         ; Merged with neorv32_top:neorv32_top_inst|neorv32_sysinfo:neorv32_sysinfo_inst|data_o[18]                                                                                                                         ;
; neorv32_top:neorv32_top_inst|neorv32_sysinfo:neorv32_sysinfo_inst|data_o[5]                                                                                                                                                                              ; Merged with neorv32_top:neorv32_top_inst|neorv32_sysinfo:neorv32_sysinfo_inst|data_o[10]                                                                                                                         ;
; neorv32_top:neorv32_top_inst|neorv32_sysinfo:neorv32_sysinfo_inst|data_o[0]                                                                                                                                                                              ; Merged with neorv32_top:neorv32_top_inst|neorv32_sysinfo:neorv32_sysinfo_inst|data_o[1]                                                                                                                          ;
; neorv32_top:neorv32_top_inst|neorv32_imem:\neorv32_int_imem_inst_true:neorv32_int_imem_inst|addr_ff[1]                                                                                                                                                   ; Merged with neorv32_top:neorv32_top_inst|neorv32_dmem:\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|addr_ff[1]                                                                                               ;
; neorv32_top:neorv32_top_inst|neorv32_imem:\neorv32_int_imem_inst_true:neorv32_int_imem_inst|addr_ff[2]                                                                                                                                                   ; Merged with neorv32_top:neorv32_top_inst|neorv32_dmem:\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|addr_ff[2]                                                                                               ;
; neorv32_top:neorv32_top_inst|neorv32_imem:\neorv32_int_imem_inst_true:neorv32_int_imem_inst|addr_ff[0]                                                                                                                                                   ; Merged with neorv32_top:neorv32_top_inst|neorv32_dmem:\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|addr_ff[0]                                                                                               ;
; neorv32_top:neorv32_top_inst|neorv32_imem:\neorv32_int_imem_inst_true:neorv32_int_imem_inst|addr_ff[3]                                                                                                                                                   ; Merged with neorv32_top:neorv32_top_inst|neorv32_dmem:\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|addr_ff[3]                                                                                               ;
; neorv32_top:neorv32_top_inst|neorv32_imem:\neorv32_int_imem_inst_true:neorv32_int_imem_inst|addr_ff[4]                                                                                                                                                   ; Merged with neorv32_top:neorv32_top_inst|neorv32_dmem:\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|addr_ff[4]                                                                                               ;
; neorv32_top:neorv32_top_inst|neorv32_imem:\neorv32_int_imem_inst_true:neorv32_int_imem_inst|addr_ff[5]                                                                                                                                                   ; Merged with neorv32_top:neorv32_top_inst|neorv32_dmem:\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|addr_ff[5]                                                                                               ;
; neorv32_top:neorv32_top_inst|neorv32_imem:\neorv32_int_imem_inst_true:neorv32_int_imem_inst|addr_ff[6]                                                                                                                                                   ; Merged with neorv32_top:neorv32_top_inst|neorv32_dmem:\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|addr_ff[6]                                                                                               ;
; neorv32_top:neorv32_top_inst|neorv32_imem:\neorv32_int_imem_inst_true:neorv32_int_imem_inst|addr_ff[7]                                                                                                                                                   ; Merged with neorv32_top:neorv32_top_inst|neorv32_dmem:\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|addr_ff[7]                                                                                               ;
; neorv32_top:neorv32_top_inst|neorv32_imem:\neorv32_int_imem_inst_true:neorv32_int_imem_inst|addr_ff[8]                                                                                                                                                   ; Merged with neorv32_top:neorv32_top_inst|neorv32_dmem:\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|addr_ff[8]                                                                                               ;
; neorv32_top:neorv32_top_inst|neorv32_imem:\neorv32_int_imem_inst_true:neorv32_int_imem_inst|addr_ff[9]                                                                                                                                                   ; Merged with neorv32_top:neorv32_top_inst|neorv32_dmem:\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|addr_ff[9]                                                                                               ;
; neorv32_top:neorv32_top_inst|neorv32_imem:\neorv32_int_imem_inst_true:neorv32_int_imem_inst|addr_ff[10]                                                                                                                                                  ; Merged with neorv32_top:neorv32_top_inst|neorv32_dmem:\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|addr_ff[10]                                                                                              ;
; neorv32_top:neorv32_top_inst|neorv32_imem:\neorv32_int_imem_inst_true:neorv32_int_imem_inst|addr_ff[11]                                                                                                                                                  ; Merged with neorv32_top:neorv32_top_inst|neorv32_dmem:\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|addr_ff[11]                                                                                              ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.res_class[8]                                                          ; Merged with neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|addsub.res_class[8]          ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|trap_ctrl.env_start                                                                                                                               ; Merged with neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|trap_ctrl.exc_ack                                                                             ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr.privilege[1]                                                                                                                                  ; Merged with neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr.privilege[0]                                                                              ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr.mstatus_mpp[1]                                                                                                                                ; Merged with neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr.mstatus_mpp[0]                                                                            ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr.dcsr_prv[1]                                                                                                                                   ; Merged with neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr.dcsr_prv[0]                                                                               ;
; neorv32_top:neorv32_top_inst|neorv32_uart:\neorv32_uart0_inst_true:neorv32_uart0_inst|data_o[15]                                                                                                                                                         ; Merged with neorv32_top:neorv32_top_inst|neorv32_uart:\neorv32_uart0_inst_true:neorv32_uart0_inst|data_o[14]                                                                                                     ;
; neorv32_top:neorv32_top_inst|neorv32_uart:\neorv32_uart0_inst_true:neorv32_uart0_inst|data_o[18]                                                                                                                                                         ; Merged with neorv32_top:neorv32_top_inst|neorv32_uart:\neorv32_uart0_inst_true:neorv32_uart0_inst|data_o[17]                                                                                                     ;
; neorv32_top:neorv32_top_inst|neorv32_debug_dtm:\neorv32_neorv32_debug_dtm_true:neorv32_debug_dtm_inst|dmi_ctrl.err                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; neorv32_top:neorv32_top_inst|neorv32_busswitch:neorv32_busswitch_inst|cb_wr_req_buf                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_bus:neorv32_cpu_bus_inst|i_arbiter.err_align                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|neorv32_fifo:instr_prefetch_buffer|fifo.data[1][32]                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|neorv32_fifo:instr_prefetch_buffer|fifo.data[0][32]                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|issue_engine.buf[16]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|trap_ctrl.exc_buf[2]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|fflags_o[1]                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; neorv32_top:neorv32_top_inst|neorv32_gpio:\neorv32_gpio_inst_true:neorv32_gpio_inst|din_lo[0..18]                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; neorv32_top:neorv32_top_inst|neorv32_gpio:\neorv32_gpio_inst_true:neorv32_gpio_inst|din_hi[0..31]                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; neorv32_top:neorv32_top_inst|neorv32_gpio:\neorv32_gpio_inst_true:neorv32_gpio_inst|din_lo[19..31]                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.next_pc[0]                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr.dpc[0]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; neorv32_top:neorv32_top_inst|neorv32_debug_dtm:\neorv32_neorv32_debug_dtm_true:neorv32_debug_dtm_inst|tap_ctrl.state_prev.LOGIC_RESET                                                                                                                    ; Lost fanout                                                                                                                                                                                                      ;
; neorv32_top:neorv32_top_inst|neorv32_debug_dtm:\neorv32_neorv32_debug_dtm_true:neorv32_debug_dtm_inst|tap_ctrl.state_prev.DR_SCAN                                                                                                                        ; Lost fanout                                                                                                                                                                                                      ;
; neorv32_top:neorv32_top_inst|neorv32_debug_dtm:\neorv32_neorv32_debug_dtm_true:neorv32_debug_dtm_inst|tap_ctrl.state_prev.DR_CAPTURE                                                                                                                     ; Lost fanout                                                                                                                                                                                                      ;
; neorv32_top:neorv32_top_inst|neorv32_debug_dtm:\neorv32_neorv32_debug_dtm_true:neorv32_debug_dtm_inst|tap_ctrl.state_prev.DR_SHIFT                                                                                                                       ; Lost fanout                                                                                                                                                                                                      ;
; neorv32_top:neorv32_top_inst|neorv32_debug_dtm:\neorv32_neorv32_debug_dtm_true:neorv32_debug_dtm_inst|tap_ctrl.state_prev.DR_EXIT1                                                                                                                       ; Lost fanout                                                                                                                                                                                                      ;
; neorv32_top:neorv32_top_inst|neorv32_debug_dtm:\neorv32_neorv32_debug_dtm_true:neorv32_debug_dtm_inst|tap_ctrl.state_prev.DR_PAUSE                                                                                                                       ; Lost fanout                                                                                                                                                                                                      ;
; neorv32_top:neorv32_top_inst|neorv32_debug_dtm:\neorv32_neorv32_debug_dtm_true:neorv32_debug_dtm_inst|tap_ctrl.state_prev.DR_EXIT2                                                                                                                       ; Lost fanout                                                                                                                                                                                                      ;
; neorv32_top:neorv32_top_inst|neorv32_debug_dtm:\neorv32_neorv32_debug_dtm_true:neorv32_debug_dtm_inst|tap_ctrl.state_prev.RUN_IDLE                                                                                                                       ; Lost fanout                                                                                                                                                                                                      ;
; neorv32_top:neorv32_top_inst|neorv32_debug_dtm:\neorv32_neorv32_debug_dtm_true:neorv32_debug_dtm_inst|tap_ctrl.state_prev.IR_SCAN                                                                                                                        ; Lost fanout                                                                                                                                                                                                      ;
; neorv32_top:neorv32_top_inst|neorv32_debug_dtm:\neorv32_neorv32_debug_dtm_true:neorv32_debug_dtm_inst|tap_ctrl.state_prev.IR_CAPTURE                                                                                                                     ; Lost fanout                                                                                                                                                                                                      ;
; neorv32_top:neorv32_top_inst|neorv32_debug_dtm:\neorv32_neorv32_debug_dtm_true:neorv32_debug_dtm_inst|tap_ctrl.state_prev.IR_SHIFT                                                                                                                       ; Lost fanout                                                                                                                                                                                                      ;
; neorv32_top:neorv32_top_inst|neorv32_debug_dtm:\neorv32_neorv32_debug_dtm_true:neorv32_debug_dtm_inst|tap_ctrl.state_prev.IR_EXIT1                                                                                                                       ; Lost fanout                                                                                                                                                                                                      ;
; neorv32_top:neorv32_top_inst|neorv32_debug_dtm:\neorv32_neorv32_debug_dtm_true:neorv32_debug_dtm_inst|tap_ctrl.state_prev.IR_PAUSE                                                                                                                       ; Lost fanout                                                                                                                                                                                                      ;
; neorv32_top:neorv32_top_inst|neorv32_debug_dtm:\neorv32_neorv32_debug_dtm_true:neorv32_debug_dtm_inst|tap_ctrl.state_prev.IR_EXIT2                                                                                                                       ; Lost fanout                                                                                                                                                                                                      ;
; neorv32_top:neorv32_top_inst|neorv32_debug_dtm:\neorv32_neorv32_debug_dtm_true:neorv32_debug_dtm_inst|tap_ctrl.state_prev.IR_UPDATE                                                                                                                      ; Lost fanout                                                                                                                                                                                                      ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.state_prev.SYS_WAIT                                                                                                                ; Lost fanout                                                                                                                                                                                                      ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.state_prev.DISPATCH                                                                                                                ; Lost fanout                                                                                                                                                                                                      ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.state_prev.TRAP_ENTER                                                                                                              ; Lost fanout                                                                                                                                                                                                      ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.state_prev.TRAP_EXIT                                                                                                               ; Lost fanout                                                                                                                                                                                                      ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.state_prev.TRAP_EXECUTE                                                                                                            ; Lost fanout                                                                                                                                                                                                      ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.state_prev.EXECUTE                                                                                                                 ; Lost fanout                                                                                                                                                                                                      ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.state_prev.ALU_WAIT                                                                                                                ; Lost fanout                                                                                                                                                                                                      ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.state_prev.BRANCH                                                                                                                  ; Lost fanout                                                                                                                                                                                                      ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.state_prev.LOADSTORE_0                                                                                                             ; Lost fanout                                                                                                                                                                                                      ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.state_prev.LOADSTORE_1                                                                                                             ; Lost fanout                                                                                                                                                                                                      ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.state_prev.LOADSTORE_2                                                                                                             ; Lost fanout                                                                                                                                                                                                      ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.state_prev.SYS_ENV                                                                                                                 ; Lost fanout                                                                                                                                                                                                      ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.state_prev.CSR_ACCESS                                                                                                              ; Lost fanout                                                                                                                                                                                                      ;
; wb_sdram:inst_wb_sdram|fsm_state.STATE_WRITE_2                                                                                                                                                                                                           ; Merged with wb_sdram:inst_wb_sdram|write_ack                                                                                                                                                                     ;
; wb_sdram:inst_wb_sdram|fsm_state.STATE_READ_3                                                                                                                                                                                                            ; Merged with wb_sdram:inst_wb_sdram|read_ack                                                                                                                                                                      ;
; neorv32_top:neorv32_top_inst|neorv32_uart:\neorv32_uart0_inst_true:neorv32_uart0_inst|tx_engine.sreg[10]                                                                                                                                                 ; Stuck at VCC due to stuck port data_in                                                                                                                                                                           ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_bitmanip:\neorv32_cpu_cp_bitmanip_inst_true:neorv32_cpu_cp_bitmanip_inst|ctrl_state.S_START_SHIFT                                          ; Merged with neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_bitmanip:\neorv32_cpu_cp_bitmanip_inst_true:neorv32_cpu_cp_bitmanip_inst|shifter.start ;
; Total Number of Removed Registers = 239                                                                                                                                                                                                                  ;                                                                                                                                                                                                                  ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                          ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                              ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_bus:neorv32_cpu_bus_inst|i_arbiter.err_align                                                                                                                                     ; Stuck at GND              ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|neorv32_fifo:instr_prefetch_buffer|fifo.data[1][32],                         ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|neorv32_fifo:instr_prefetch_buffer|fifo.data[0][32],                         ;
;                                                                                                                                                                                                                                                        ;                           ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|issue_engine.buf[16],                                                        ;
;                                                                                                                                                                                                                                                        ;                           ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|trap_ctrl.exc_buf[2]                                                         ;
; neorv32_top:neorv32_top_inst|neorv32_uart:\neorv32_uart0_inst_true:neorv32_uart0_inst|uart_cts_ff[0]                                                                                                                                                   ; Stuck at GND              ; neorv32_top:neorv32_top_inst|neorv32_uart:\neorv32_uart0_inst_true:neorv32_uart0_inst|uart_cts_ff[1],                                                                               ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ; neorv32_top:neorv32_top_inst|neorv32_uart:\neorv32_uart0_inst_true:neorv32_uart0_inst|data_o[27],                                                                                   ;
;                                                                                                                                                                                                                                                        ;                           ; neorv32_top:neorv32_top_inst|neorv32_uart:\neorv32_uart0_inst_true:neorv32_uart0_inst|tx_engine.sreg[10]                                                                            ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|neorv32_cpu_cp_fpu_normalizer:neorv32_cpu_cp_fpu_normalizer_inst|ctrl.flags[1] ; Stuck at GND              ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|fflags_o[1] ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 3288  ;
; Number of registers using Synchronous Clear  ; 220   ;
; Number of registers using Synchronous Load   ; 437   ;
; Number of registers using Asynchronous Clear ; 401   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 2319  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                              ; Fan out ;
+--------------------------------------------------------------------------------------------------------------------------------+---------+
; wb_sdram:inst_wb_sdram|sdram:inst_sdram|cmd[2]                                                                                 ; 1       ;
; wb_sdram:inst_wb_sdram|sdram:inst_sdram|cmd[1]                                                                                 ; 1       ;
; wb_sdram:inst_wb_sdram|sdram:inst_sdram|cmd[0]                                                                                 ; 1       ;
; reset_s3                                                                                                                       ; 59      ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|fetch_engine.restart    ; 43      ;
; reset_s2                                                                                                                       ; 1       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr.privilege[0]        ; 8       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.pc[16]   ; 6       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.pc[31]   ; 7       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.pc[30]   ; 6       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.pc[29]   ; 6       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.pc[28]   ; 6       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.pc[27]   ; 6       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.pc[26]   ; 6       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.pc[25]   ; 6       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.pc[24]   ; 6       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.pc[23]   ; 6       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.pc[22]   ; 6       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.pc[21]   ; 6       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.pc[20]   ; 6       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.pc[19]   ; 6       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.pc[18]   ; 6       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.pc[17]   ; 6       ;
; reset_s1                                                                                                                       ; 1       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.branched ; 2       ;
; neorv32_top:neorv32_top_inst|neorv32_debug_dtm:\neorv32_neorv32_debug_dtm_true:neorv32_debug_dtm_inst|dmi_ctrl.dmihardreset    ; 17      ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr.mscratch[2]         ; 1       ;
; neorv32_top:neorv32_top_inst|neorv32_debug_dm:\neorv32_neorv32_debug_dm_true:neorv32_debug_dm_inst|dm_reg.progbuf[0][0]        ; 2       ;
; neorv32_top:neorv32_top_inst|neorv32_debug_dm:\neorv32_neorv32_debug_dm_true:neorv32_debug_dm_inst|dm_reg.progbuf[1][0]        ; 2       ;
; neorv32_top:neorv32_top_inst|neorv32_debug_dm:\neorv32_neorv32_debug_dm_true:neorv32_debug_dm_inst|dm_reg.progbuf[0][1]        ; 2       ;
; neorv32_top:neorv32_top_inst|neorv32_debug_dm:\neorv32_neorv32_debug_dm_true:neorv32_debug_dm_inst|dm_reg.progbuf[1][1]        ; 2       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr.mscratch[28]        ; 1       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr.mscratch[27]        ; 1       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr.mscratch[24]        ; 1       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr.mscratch[23]        ; 1       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr.mscratch[19]        ; 1       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr.mscratch[10]        ; 1       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr.mscratch[9]         ; 1       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr.mscratch[8]         ; 1       ;
; neorv32_top:neorv32_top_inst|neorv32_debug_dm:\neorv32_neorv32_debug_dm_true:neorv32_debug_dm_inst|dm_reg.progbuf[0][4]        ; 2       ;
; neorv32_top:neorv32_top_inst|neorv32_debug_dm:\neorv32_neorv32_debug_dm_true:neorv32_debug_dm_inst|dm_reg.progbuf[1][4]        ; 2       ;
; Total number of inverted registers = 41                                                                                        ;         ;
+--------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                                                                                                     ;
+-------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+------+
; Register Name                                                                                                     ; Megafunction                                                                                                          ; Type ;
+-------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+------+
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|rs1[0..31] ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|reg_file_rtl_0 ; RAM  ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|rs2[0..31] ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|reg_file_rtl_0 ; RAM  ;
; neorv32_top:neorv32_top_inst|neorv32_imem:\neorv32_int_imem_inst_true:neorv32_int_imem_inst|addr_ff[12]           ; neorv32_top:neorv32_top_inst|neorv32_imem:\neorv32_int_imem_inst_true:neorv32_int_imem_inst|mem_ram_b2_rtl_0          ; RAM  ;
; neorv32_top:neorv32_top_inst|neorv32_dmem:\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|addr_ff[0..11]        ; neorv32_top:neorv32_top_inst|neorv32_dmem:\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|mem_ram_b2_rtl_0          ; RAM  ;
; neorv32_top:neorv32_top_inst|neorv32_boot_rom:\neorv32_boot_rom_inst_true:neorv32_boot_rom_inst|rdata[0..31]      ; neorv32_top:neorv32_top_inst|neorv32_boot_rom:\neorv32_boot_rom_inst_true:neorv32_boot_rom_inst|Mux26_rtl_0           ; ROM  ;
+-------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_wishbone:\neorv32_wishbone_inst_true:neorv32_wishbone_inst|ctrl.rdat[20]                                                                                                                                            ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_bitmanip:\neorv32_cpu_cp_bitmanip_inst_true:neorv32_cpu_cp_bitmanip_inst|shifter.bcnt[0]                                                   ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr.frm[0]                                                                                                                                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_debug_dm:\neorv32_neorv32_debug_dm_true:neorv32_debug_dm_inst|dm_reg.reset_ack                                                                                                                                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|neorv32_fifo:instr_prefetch_buffer|fifo.w_pnt[1]                                                                                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|neorv32_fifo:instr_prefetch_buffer|fifo.r_pnt[1]                                                                                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_busswitch:neorv32_busswitch_inst|ca_rd_req_buf                                                                                                                                                                      ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr.mcause[4]                                                                                                                                     ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst|shifter.cnt[0]                                                                                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_bus:neorv32_cpu_bus_inst|d_arbiter.rd_req                                                                                                                                          ;
; 3:1                ; 30 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|fetch_engine.pc[31]                                                                                                                               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr.mcycle[17]                                                                                                                                    ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr.mcycleh[26]                                                                                                                                   ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr.minstret[14]                                                                                                                                  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr.minstreth[12]                                                                                                                                 ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr.fflags[0]                                                                                                                                     ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_muldiv:\neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst|quotient[19]                                                            ;
; 3:1                ; 31 bits   ; 62 LEs        ; 31 LEs               ; 31 LEs                 ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_muldiv:\neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst|mul_product[28]                                                         ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_uart:\neorv32_uart0_inst_true:neorv32_uart0_inst|rx_engine.bitcnt[3]                                                                                                                                                ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|ctrl[19]                                                                                                                                          ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_uart:\neorv32_uart0_inst_true:neorv32_uart0_inst|data_o[23]                                                                                                                                                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_uart:\neorv32_uart0_inst_true:neorv32_uart0_inst|data_o[29]                                                                                                                                                         ;
; 3:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_uart:\neorv32_uart0_inst_true:neorv32_uart0_inst|data_o[28]                                                                                                                                                         ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|addsub.exp_cnt[8]                                                                ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_debug_dm:\neorv32_neorv32_debug_dm_true:neorv32_debug_dm_inst|data_buf[26]                                                                                                                                          ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_debug_dm:\neorv32_neorv32_debug_dm_true:neorv32_debug_dm_inst|dm_ctrl.ldsw_progbuf[23]                                                                                                                              ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_debug_dm:\neorv32_neorv32_debug_dm_true:neorv32_debug_dm_inst|dm_ctrl.ldsw_progbuf[7]                                                                                                                               ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top|wb_sdram:inst_wb_sdram|sdram_mask[2]                                                                                                                                                                                                                     ;
; 8:1                ; 4 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|neorv32_cpu_cp_fpu_normalizer:neorv32_cpu_cp_fpu_normalizer_inst|ctrl.class[0]   ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_bitmanip:\neorv32_cpu_cp_bitmanip_inst_true:neorv32_cpu_cp_bitmanip_inst|shifter.sreg[11]                                                  ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr.mstatus_mpie                                                                                                                                  ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.i_reg[1]                                                                                                                           ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_gpio:\neorv32_gpio_inst_true:neorv32_gpio_inst|data_o[0]                                                                                                                                                            ;
; 5:1                ; 32 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_mtime:\neorv32_mtime_inst_true:neorv32_mtime_inst|data_o[13]                                                                                                                                                        ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_muldiv:\neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst|mul_product[59]                                                         ;
; 4:1                ; 31 bits   ; 62 LEs        ; 62 LEs               ; 0 LEs                  ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst|shifter.sreg[22]                                                                                       ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|addsub.exp_cnt[1]                                                                ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_muldiv:\neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst|remainder[29]                                                           ;
; 4:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_uart:\neorv32_uart0_inst_true:neorv32_uart0_inst|rx_engine.baud_cnt[1]                                                                                                                                              ;
; 9:1                ; 4 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|fflags_o[4]                                                                      ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_muldiv:\neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst|cnt[4]                                                                  ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_uart:\neorv32_uart0_inst_true:neorv32_uart0_inst|tx_engine.bitcnt[3]                                                                                                                                                ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_uart:\neorv32_uart0_inst_true:neorv32_uart0_inst|tx_engine.sreg[3]                                                                                                                                                  ;
; 5:1                ; 31 bits   ; 93 LEs        ; 62 LEs               ; 31 LEs                 ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|neorv32_cpu_cp_fpu_normalizer:neorv32_cpu_cp_fpu_normalizer_inst|ctrl.res_man[3] ;
; 5:1                ; 41 bits   ; 123 LEs       ; 41 LEs               ; 82 LEs                 ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_debug_dtm:\neorv32_neorv32_debug_dtm_true:neorv32_debug_dtm_inst|tap_reg.dmi[34]                                                                                                                                    ;
; 5:1                ; 30 bits   ; 90 LEs        ; 30 LEs               ; 60 LEs                 ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_debug_dtm:\neorv32_neorv32_debug_dtm_true:neorv32_debug_dtm_inst|tap_reg.dtmcs[18]                                                                                                                                  ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_debug_dtm:\neorv32_neorv32_debug_dtm_true:neorv32_debug_dtm_inst|tap_reg.dtmcs[11]                                                                                                                                  ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_debug_dtm:\neorv32_neorv32_debug_dtm_true:neorv32_debug_dtm_inst|tap_reg.idcode[3]                                                                                                                                  ;
; 5:1                ; 23 bits   ; 69 LEs        ; 46 LEs               ; 23 LEs                 ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|addsub.man_sreg[22]                                                              ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_debug_dtm:\neorv32_neorv32_debug_dtm_true:neorv32_debug_dtm_inst|tap_reg.ireg[2]                                                                                                                                    ;
; 6:1                ; 11 bits   ; 44 LEs        ; 22 LEs               ; 22 LEs                 ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|imm_o[26]                                                                                                                                         ;
; 5:1                ; 12 bits   ; 36 LEs        ; 12 LEs               ; 24 LEs                 ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_uart:\neorv32_uart0_inst_true:neorv32_uart0_inst|tx_engine.baud_cnt[10]                                                                                                                                             ;
; 10:1               ; 32 bits   ; 192 LEs       ; 160 LEs              ; 32 LEs                 ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_muldiv:\neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst|res_o[13]                                                               ;
; 8:1                ; 32 bits   ; 160 LEs       ; 128 LEs              ; 32 LEs                 ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|neorv32_cpu_cp_fpu_f2i:neorv32_cpu_cp_fpu_f2i_inst|ctrl.result[30]               ;
; 6:1                ; 29 bits   ; 116 LEs       ; 58 LEs               ; 58 LEs                 ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|neorv32_cpu_cp_fpu_normalizer:neorv32_cpu_cp_fpu_normalizer_inst|sreg.upper[8]   ;
; 128:1              ; 20 bits   ; 1700 LEs      ; 160 LEs              ; 1540 LEs               ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_debug_dm:\neorv32_neorv32_debug_dm_true:neorv32_debug_dm_inst|dmi_resp_data_o[5]                                                                                                                                    ;
; 12:1               ; 6 bits    ; 48 LEs        ; 12 LEs               ; 36 LEs                 ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|imm_o[5]                                                                                                                                          ;
; 8:1                ; 3 bits    ; 15 LEs        ; 12 LEs               ; 3 LEs                  ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_debug_dm:\neorv32_neorv32_debug_dm_true:neorv32_debug_dm_inst|dm_ctrl.cmderr[0]                                                                                                                                     ;
; 16:1               ; 23 bits   ; 230 LEs       ; 69 LEs               ; 161 LEs                ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|res_o[16]                                                                        ;
; 16:1               ; 7 bits    ; 70 LEs        ; 28 LEs               ; 42 LEs                 ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|res_o[9]                                                                         ;
; 7:1                ; 21 bits   ; 84 LEs        ; 42 LEs               ; 42 LEs                 ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|neorv32_cpu_cp_fpu_f2i:neorv32_cpu_cp_fpu_f2i_inst|sreg.mant[7]                  ;
; 7:1                ; 30 bits   ; 120 LEs       ; 120 LEs              ; 0 LEs                  ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.next_pc[11]                                                                                                                        ;
; 10:1               ; 14 bits   ; 84 LEs        ; 56 LEs               ; 28 LEs                 ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_debug_dm:\neorv32_neorv32_debug_dm_true:neorv32_debug_dm_inst|cpu_data_o[15]                                                                                                                                        ;
; 10:1               ; 3 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_debug_dm:\neorv32_neorv32_debug_dm_true:neorv32_debug_dm_inst|cpu_data_o[7]                                                                                                                                         ;
; 10:1               ; 12 bits   ; 72 LEs        ; 60 LEs               ; 12 LEs                 ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_debug_dm:\neorv32_neorv32_debug_dm_true:neorv32_debug_dm_inst|cpu_data_o[31]                                                                                                                                        ;
; 12:1               ; 8 bits    ; 64 LEs        ; 24 LEs               ; 40 LEs                 ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|neorv32_cpu_cp_fpu_normalizer:neorv32_cpu_cp_fpu_normalizer_inst|ctrl.cnt[2]     ;
; 13:1               ; 4 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|imm_o[1]                                                                                                                                          ;
; 9:1                ; 8 bits    ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|imm_o[19]                                                                                                                                         ;
; 34:1               ; 31 bits   ; 682 LEs       ; 93 LEs               ; 589 LEs                ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr.mtval[9]                                                                                                                                      ;
; 8:1                ; 8 bits    ; 40 LEs        ; 16 LEs               ; 24 LEs                 ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|neorv32_cpu_cp_fpu_f2i:neorv32_cpu_cp_fpu_f2i_inst|ctrl.cnt[6]                   ;
; 13:1               ; 2 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|neorv32_cpu_cp_fpu_normalizer:neorv32_cpu_cp_fpu_normalizer_inst|sreg.ext_g      ;
; 12:1               ; 2 bits    ; 16 LEs        ; 6 LEs                ; 10 LEs                 ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_debug_dm:\neorv32_neorv32_debug_dm_true:neorv32_debug_dm_inst|dmi_resp_data_o[19]                                                                                                                                   ;
; 15:1               ; 23 bits   ; 230 LEs       ; 92 LEs               ; 138 LEs                ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|neorv32_cpu_cp_fpu_normalizer:neorv32_cpu_cp_fpu_normalizer_inst|sreg.lower[15]  ;
; 13:1               ; 2 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|trap_ctrl.cause[6]                                                                                                                                ;
; 13:1               ; 2 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.i_reg[10]                                                                                                                          ;
; 14:1               ; 2 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|trap_ctrl.cause[0]                                                                                                                                ;
; 14:1               ; 3 bits    ; 27 LEs        ; 27 LEs               ; 0 LEs                  ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr.rdata[14]                                                                                                                                     ;
; 20:1               ; 2 bits    ; 26 LEs        ; 12 LEs               ; 14 LEs                 ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_debug_dm:\neorv32_neorv32_debug_dm_true:neorv32_debug_dm_inst|dmi_resp_data_o[9]                                                                                                                                    ;
; 15:1               ; 2 bits    ; 20 LEs        ; 12 LEs               ; 8 LEs                  ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.i_reg[16]                                                                                                                          ;
; 18:1               ; 2 bits    ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_debug_dm:\neorv32_neorv32_debug_dm_true:neorv32_debug_dm_inst|dmi_resp_data_o[12]                                                                                                                                   ;
; 16:1               ; 8 bits    ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr.rdata[28]                                                                                                                                     ;
; 17:1               ; 3 bits    ; 33 LEs        ; 33 LEs               ; 0 LEs                  ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr.rdata[23]                                                                                                                                     ;
; 17:1               ; 2 bits    ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr.rdata[24]                                                                                                                                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top|wb_sdram:inst_wb_sdram|sdram:inst_sdram|sdram_dqmh                                                                                                                                                                                                       ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |top|neorv32_top:neorv32_top_inst|neorv32_debug_dtm:\neorv32_neorv32_debug_dtm_true:neorv32_debug_dtm_inst|tap_ctrl                                                                                                                                           ;
; 4:1                ; 29 bits   ; 58 LEs        ; 58 LEs               ; 0 LEs                  ; No         ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_bitmanip:\neorv32_cpu_cp_bitmanip_inst_true:neorv32_cpu_cp_bitmanip_inst|Mux16                                                             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_bus:neorv32_cpu_bus_inst|Mux24                                                                                                                                                     ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|Mux78                                                                                                                                             ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_bus:neorv32_cpu_bus_inst|Mux8                                                                                                                                                      ;
; 3:1                ; 31 bits   ; 62 LEs        ; 62 LEs               ; 0 LEs                  ; No         ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr                                                                                                                                               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_bitmanip:\neorv32_cpu_cp_bitmanip_inst_true:neorv32_cpu_cp_bitmanip_inst|res_out[7][27]                                                    ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top|neorv32_top:neorv32_top_inst|neorv32_debug_dtm:\neorv32_neorv32_debug_dtm_true:neorv32_debug_dtm_inst|tap_ctrl                                                                                                                                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top|wb_sdram:inst_wb_sdram|fsm_state                                                                                                                                                                                                                         ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; No         ; |top|neorv32_top:neorv32_top_inst|neorv32_debug_dm:\neorv32_neorv32_debug_dm_true:neorv32_debug_dm_inst|Mux31                                                                                                                                                 ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|Add4                                                                             ;
; 4:1                ; 23 bits   ; 46 LEs        ; 46 LEs               ; 0 LEs                  ; No         ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|Add4                                                                             ;
; 8:1                ; 4 bits    ; 20 LEs        ; 12 LEs               ; 8 LEs                  ; No         ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|Selector91                                                                                                                                        ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |top|neorv32_top:neorv32_top_inst|neorv32_debug_dm:\neorv32_neorv32_debug_dm_true:neorv32_debug_dm_inst|dm_ctrl                                                                                                                                               ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |top|neorv32_top:neorv32_top_inst|neorv32_uart:\neorv32_uart0_inst_true:neorv32_uart0_inst|tx_engine                                                                                                                                                          ;
; 12:1               ; 16 bits   ; 128 LEs       ; 112 LEs              ; 16 LEs                 ; No         ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|rf_wdata[23]                                                                                                                                      ;
; 10:1               ; 2 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |top|neorv32_top:neorv32_top_inst|neorv32_debug_dm:\neorv32_neorv32_debug_dm_true:neorv32_debug_dm_inst|dm_ctrl                                                                                                                                               ;
; 13:1               ; 8 bits    ; 64 LEs        ; 56 LEs               ; 8 LEs                  ; No         ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|rf_wdata[10]                                                                                                                                      ;
; 9:1                ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |top|neorv32_top:neorv32_top_inst|neorv32_busswitch:neorv32_busswitch_inst|Selector1                                                                                                                                                                          ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |top|neorv32_top:neorv32_top_inst|neorv32_busswitch:neorv32_busswitch_inst|Selector0                                                                                                                                                                          ;
; 10:1               ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; No         ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|Selector39                                                                                                                                        ;
; 11:1               ; 5 bits    ; 35 LEs        ; 25 LEs               ; 10 LEs                 ; No         ; |top|neorv32_top:neorv32_top_inst|neorv32_debug_dtm:\neorv32_neorv32_debug_dtm_true:neorv32_debug_dtm_inst|dmi_ctrl                                                                                                                                           ;
; 12:1               ; 2 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |top|neorv32_top:neorv32_top_inst|neorv32_debug_dtm:\neorv32_neorv32_debug_dtm_true:neorv32_debug_dtm_inst|dmi_ctrl                                                                                                                                           ;
; 15:1               ; 6 bits    ; 60 LEs        ; 42 LEs               ; 18 LEs                 ; No         ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|rf_wdata[6]                                                                                                                                       ;
; 12:1               ; 2 bits    ; 16 LEs        ; 6 LEs                ; 10 LEs                 ; No         ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|Selector45                                                                                                                                        ;
; 13:1               ; 2 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; No         ; |top|wb_sdram:inst_wb_sdram|sdram:inst_sdram|Selector4                                                                                                                                                                                                        ;
; 15:1               ; 2 bits    ; 20 LEs        ; 4 LEs                ; 16 LEs                 ; No         ; |top|wb_sdram:inst_wb_sdram|sdram:inst_sdram|Selector7                                                                                                                                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file_rtl_0|altsyncram_icu1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                       ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                        ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for neorv32_top:neorv32_top_inst|neorv32_imem:\neorv32_int_imem_inst_true:neorv32_int_imem_inst|altsyncram:mem_ram_b1_rtl_0|altsyncram_2h41:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for neorv32_top:neorv32_top_inst|neorv32_dmem:\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b1_rtl_0|altsyncram_0h41:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for neorv32_top:neorv32_top_inst|neorv32_imem:\neorv32_int_imem_inst_true:neorv32_int_imem_inst|altsyncram:mem_ram_b0_rtl_0|altsyncram_2h41:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for neorv32_top:neorv32_top_inst|neorv32_dmem:\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b0_rtl_0|altsyncram_0h41:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for neorv32_top:neorv32_top_inst|neorv32_imem:\neorv32_int_imem_inst_true:neorv32_int_imem_inst|altsyncram:mem_ram_b3_rtl_0|altsyncram_2h41:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for neorv32_top:neorv32_top_inst|neorv32_dmem:\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b3_rtl_0|altsyncram_0h41:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for neorv32_top:neorv32_top_inst|neorv32_imem:\neorv32_int_imem_inst_true:neorv32_int_imem_inst|altsyncram:mem_ram_b2_rtl_0|altsyncram_2h41:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for neorv32_top:neorv32_top_inst|neorv32_dmem:\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b2_rtl_0|altsyncram_0h41:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for neorv32_top:neorv32_top_inst|neorv32_boot_rom:\neorv32_boot_rom_inst_true:neorv32_boot_rom_inst|altsyncram:Mux26_rtl_0|altsyncram_8l11:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll_sys:inst_pll_sys|altpll:altpll_component ;
+-------------------------------+---------------------------+-------------------------------+
; Parameter Name                ; Value                     ; Type                          ;
+-------------------------------+---------------------------+-------------------------------+
; OPERATION_MODE                ; NORMAL                    ; Untyped                       ;
; PLL_TYPE                      ; AUTO                      ; Untyped                       ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll_sys ; Untyped                       ;
; QUALIFY_CONF_DONE             ; OFF                       ; Untyped                       ;
; COMPENSATE_CLOCK              ; CLK0                      ; Untyped                       ;
; SCAN_CHAIN                    ; LONG                      ; Untyped                       ;
; PRIMARY_CLOCK                 ; INCLK0                    ; Untyped                       ;
; INCLK0_INPUT_FREQUENCY        ; 20000                     ; Signed Integer                ;
; INCLK1_INPUT_FREQUENCY        ; 0                         ; Untyped                       ;
; GATE_LOCK_SIGNAL              ; NO                        ; Untyped                       ;
; GATE_LOCK_COUNTER             ; 0                         ; Untyped                       ;
; LOCK_HIGH                     ; 1                         ; Untyped                       ;
; LOCK_LOW                      ; 1                         ; Untyped                       ;
; VALID_LOCK_MULTIPLIER         ; 1                         ; Untyped                       ;
; INVALID_LOCK_MULTIPLIER       ; 5                         ; Untyped                       ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                       ; Untyped                       ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                       ; Untyped                       ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                       ; Untyped                       ;
; SKIP_VCO                      ; OFF                       ; Untyped                       ;
; SWITCH_OVER_COUNTER           ; 0                         ; Untyped                       ;
; SWITCH_OVER_TYPE              ; AUTO                      ; Untyped                       ;
; FEEDBACK_SOURCE               ; EXTCLK0                   ; Untyped                       ;
; BANDWIDTH                     ; 0                         ; Untyped                       ;
; BANDWIDTH_TYPE                ; AUTO                      ; Untyped                       ;
; SPREAD_FREQUENCY              ; 0                         ; Untyped                       ;
; DOWN_SPREAD                   ; 0                         ; Untyped                       ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                       ; Untyped                       ;
; SELF_RESET_ON_LOSS_LOCK       ; ON                        ; Untyped                       ;
; CLK9_MULTIPLY_BY              ; 0                         ; Untyped                       ;
; CLK8_MULTIPLY_BY              ; 0                         ; Untyped                       ;
; CLK7_MULTIPLY_BY              ; 0                         ; Untyped                       ;
; CLK6_MULTIPLY_BY              ; 0                         ; Untyped                       ;
; CLK5_MULTIPLY_BY              ; 1                         ; Untyped                       ;
; CLK4_MULTIPLY_BY              ; 1                         ; Untyped                       ;
; CLK3_MULTIPLY_BY              ; 1                         ; Untyped                       ;
; CLK2_MULTIPLY_BY              ; 1                         ; Untyped                       ;
; CLK1_MULTIPLY_BY              ; 2                         ; Signed Integer                ;
; CLK0_MULTIPLY_BY              ; 2                         ; Signed Integer                ;
; CLK9_DIVIDE_BY                ; 0                         ; Untyped                       ;
; CLK8_DIVIDE_BY                ; 0                         ; Untyped                       ;
; CLK7_DIVIDE_BY                ; 0                         ; Untyped                       ;
; CLK6_DIVIDE_BY                ; 0                         ; Untyped                       ;
; CLK5_DIVIDE_BY                ; 1                         ; Untyped                       ;
; CLK4_DIVIDE_BY                ; 1                         ; Untyped                       ;
; CLK3_DIVIDE_BY                ; 1                         ; Untyped                       ;
; CLK2_DIVIDE_BY                ; 1                         ; Untyped                       ;
; CLK1_DIVIDE_BY                ; 1                         ; Signed Integer                ;
; CLK0_DIVIDE_BY                ; 1                         ; Signed Integer                ;
; CLK9_PHASE_SHIFT              ; 0                         ; Untyped                       ;
; CLK8_PHASE_SHIFT              ; 0                         ; Untyped                       ;
; CLK7_PHASE_SHIFT              ; 0                         ; Untyped                       ;
; CLK6_PHASE_SHIFT              ; 0                         ; Untyped                       ;
; CLK5_PHASE_SHIFT              ; 0                         ; Untyped                       ;
; CLK4_PHASE_SHIFT              ; 0                         ; Untyped                       ;
; CLK3_PHASE_SHIFT              ; 0                         ; Untyped                       ;
; CLK2_PHASE_SHIFT              ; 0                         ; Untyped                       ;
; CLK1_PHASE_SHIFT              ; -1500                     ; Untyped                       ;
; CLK0_PHASE_SHIFT              ; 0                         ; Untyped                       ;
; CLK5_TIME_DELAY               ; 0                         ; Untyped                       ;
; CLK4_TIME_DELAY               ; 0                         ; Untyped                       ;
; CLK3_TIME_DELAY               ; 0                         ; Untyped                       ;
; CLK2_TIME_DELAY               ; 0                         ; Untyped                       ;
; CLK1_TIME_DELAY               ; 0                         ; Untyped                       ;
; CLK0_TIME_DELAY               ; 0                         ; Untyped                       ;
; CLK9_DUTY_CYCLE               ; 50                        ; Untyped                       ;
; CLK8_DUTY_CYCLE               ; 50                        ; Untyped                       ;
; CLK7_DUTY_CYCLE               ; 50                        ; Untyped                       ;
; CLK6_DUTY_CYCLE               ; 50                        ; Untyped                       ;
; CLK5_DUTY_CYCLE               ; 50                        ; Untyped                       ;
; CLK4_DUTY_CYCLE               ; 50                        ; Untyped                       ;
; CLK3_DUTY_CYCLE               ; 50                        ; Untyped                       ;
; CLK2_DUTY_CYCLE               ; 50                        ; Untyped                       ;
; CLK1_DUTY_CYCLE               ; 50                        ; Signed Integer                ;
; CLK0_DUTY_CYCLE               ; 50                        ; Signed Integer                ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; LOCK_WINDOW_UI                ;  0.05                     ; Untyped                       ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                    ; Untyped                       ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                    ; Untyped                       ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                    ; Untyped                       ;
; DPA_MULTIPLY_BY               ; 0                         ; Untyped                       ;
; DPA_DIVIDE_BY                 ; 1                         ; Untyped                       ;
; DPA_DIVIDER                   ; 0                         ; Untyped                       ;
; EXTCLK3_MULTIPLY_BY           ; 1                         ; Untyped                       ;
; EXTCLK2_MULTIPLY_BY           ; 1                         ; Untyped                       ;
; EXTCLK1_MULTIPLY_BY           ; 1                         ; Untyped                       ;
; EXTCLK0_MULTIPLY_BY           ; 1                         ; Untyped                       ;
; EXTCLK3_DIVIDE_BY             ; 1                         ; Untyped                       ;
; EXTCLK2_DIVIDE_BY             ; 1                         ; Untyped                       ;
; EXTCLK1_DIVIDE_BY             ; 1                         ; Untyped                       ;
; EXTCLK0_DIVIDE_BY             ; 1                         ; Untyped                       ;
; EXTCLK3_PHASE_SHIFT           ; 0                         ; Untyped                       ;
; EXTCLK2_PHASE_SHIFT           ; 0                         ; Untyped                       ;
; EXTCLK1_PHASE_SHIFT           ; 0                         ; Untyped                       ;
; EXTCLK0_PHASE_SHIFT           ; 0                         ; Untyped                       ;
; EXTCLK3_TIME_DELAY            ; 0                         ; Untyped                       ;
; EXTCLK2_TIME_DELAY            ; 0                         ; Untyped                       ;
; EXTCLK1_TIME_DELAY            ; 0                         ; Untyped                       ;
; EXTCLK0_TIME_DELAY            ; 0                         ; Untyped                       ;
; EXTCLK3_DUTY_CYCLE            ; 50                        ; Untyped                       ;
; EXTCLK2_DUTY_CYCLE            ; 50                        ; Untyped                       ;
; EXTCLK1_DUTY_CYCLE            ; 50                        ; Untyped                       ;
; EXTCLK0_DUTY_CYCLE            ; 50                        ; Untyped                       ;
; VCO_MULTIPLY_BY               ; 0                         ; Untyped                       ;
; VCO_DIVIDE_BY                 ; 0                         ; Untyped                       ;
; SCLKOUT0_PHASE_SHIFT          ; 0                         ; Untyped                       ;
; SCLKOUT1_PHASE_SHIFT          ; 0                         ; Untyped                       ;
; VCO_MIN                       ; 0                         ; Untyped                       ;
; VCO_MAX                       ; 0                         ; Untyped                       ;
; VCO_CENTER                    ; 0                         ; Untyped                       ;
; PFD_MIN                       ; 0                         ; Untyped                       ;
; PFD_MAX                       ; 0                         ; Untyped                       ;
; M_INITIAL                     ; 0                         ; Untyped                       ;
; M                             ; 0                         ; Untyped                       ;
; N                             ; 1                         ; Untyped                       ;
; M2                            ; 1                         ; Untyped                       ;
; N2                            ; 1                         ; Untyped                       ;
; SS                            ; 1                         ; Untyped                       ;
; C0_HIGH                       ; 0                         ; Untyped                       ;
; C1_HIGH                       ; 0                         ; Untyped                       ;
; C2_HIGH                       ; 0                         ; Untyped                       ;
; C3_HIGH                       ; 0                         ; Untyped                       ;
; C4_HIGH                       ; 0                         ; Untyped                       ;
; C5_HIGH                       ; 0                         ; Untyped                       ;
; C6_HIGH                       ; 0                         ; Untyped                       ;
; C7_HIGH                       ; 0                         ; Untyped                       ;
; C8_HIGH                       ; 0                         ; Untyped                       ;
; C9_HIGH                       ; 0                         ; Untyped                       ;
; C0_LOW                        ; 0                         ; Untyped                       ;
; C1_LOW                        ; 0                         ; Untyped                       ;
; C2_LOW                        ; 0                         ; Untyped                       ;
; C3_LOW                        ; 0                         ; Untyped                       ;
; C4_LOW                        ; 0                         ; Untyped                       ;
; C5_LOW                        ; 0                         ; Untyped                       ;
; C6_LOW                        ; 0                         ; Untyped                       ;
; C7_LOW                        ; 0                         ; Untyped                       ;
; C8_LOW                        ; 0                         ; Untyped                       ;
; C9_LOW                        ; 0                         ; Untyped                       ;
; C0_INITIAL                    ; 0                         ; Untyped                       ;
; C1_INITIAL                    ; 0                         ; Untyped                       ;
; C2_INITIAL                    ; 0                         ; Untyped                       ;
; C3_INITIAL                    ; 0                         ; Untyped                       ;
; C4_INITIAL                    ; 0                         ; Untyped                       ;
; C5_INITIAL                    ; 0                         ; Untyped                       ;
; C6_INITIAL                    ; 0                         ; Untyped                       ;
; C7_INITIAL                    ; 0                         ; Untyped                       ;
; C8_INITIAL                    ; 0                         ; Untyped                       ;
; C9_INITIAL                    ; 0                         ; Untyped                       ;
; C0_MODE                       ; BYPASS                    ; Untyped                       ;
; C1_MODE                       ; BYPASS                    ; Untyped                       ;
; C2_MODE                       ; BYPASS                    ; Untyped                       ;
; C3_MODE                       ; BYPASS                    ; Untyped                       ;
; C4_MODE                       ; BYPASS                    ; Untyped                       ;
; C5_MODE                       ; BYPASS                    ; Untyped                       ;
; C6_MODE                       ; BYPASS                    ; Untyped                       ;
; C7_MODE                       ; BYPASS                    ; Untyped                       ;
; C8_MODE                       ; BYPASS                    ; Untyped                       ;
; C9_MODE                       ; BYPASS                    ; Untyped                       ;
; C0_PH                         ; 0                         ; Untyped                       ;
; C1_PH                         ; 0                         ; Untyped                       ;
; C2_PH                         ; 0                         ; Untyped                       ;
; C3_PH                         ; 0                         ; Untyped                       ;
; C4_PH                         ; 0                         ; Untyped                       ;
; C5_PH                         ; 0                         ; Untyped                       ;
; C6_PH                         ; 0                         ; Untyped                       ;
; C7_PH                         ; 0                         ; Untyped                       ;
; C8_PH                         ; 0                         ; Untyped                       ;
; C9_PH                         ; 0                         ; Untyped                       ;
; L0_HIGH                       ; 1                         ; Untyped                       ;
; L1_HIGH                       ; 1                         ; Untyped                       ;
; G0_HIGH                       ; 1                         ; Untyped                       ;
; G1_HIGH                       ; 1                         ; Untyped                       ;
; G2_HIGH                       ; 1                         ; Untyped                       ;
; G3_HIGH                       ; 1                         ; Untyped                       ;
; E0_HIGH                       ; 1                         ; Untyped                       ;
; E1_HIGH                       ; 1                         ; Untyped                       ;
; E2_HIGH                       ; 1                         ; Untyped                       ;
; E3_HIGH                       ; 1                         ; Untyped                       ;
; L0_LOW                        ; 1                         ; Untyped                       ;
; L1_LOW                        ; 1                         ; Untyped                       ;
; G0_LOW                        ; 1                         ; Untyped                       ;
; G1_LOW                        ; 1                         ; Untyped                       ;
; G2_LOW                        ; 1                         ; Untyped                       ;
; G3_LOW                        ; 1                         ; Untyped                       ;
; E0_LOW                        ; 1                         ; Untyped                       ;
; E1_LOW                        ; 1                         ; Untyped                       ;
; E2_LOW                        ; 1                         ; Untyped                       ;
; E3_LOW                        ; 1                         ; Untyped                       ;
; L0_INITIAL                    ; 1                         ; Untyped                       ;
; L1_INITIAL                    ; 1                         ; Untyped                       ;
; G0_INITIAL                    ; 1                         ; Untyped                       ;
; G1_INITIAL                    ; 1                         ; Untyped                       ;
; G2_INITIAL                    ; 1                         ; Untyped                       ;
; G3_INITIAL                    ; 1                         ; Untyped                       ;
; E0_INITIAL                    ; 1                         ; Untyped                       ;
; E1_INITIAL                    ; 1                         ; Untyped                       ;
; E2_INITIAL                    ; 1                         ; Untyped                       ;
; E3_INITIAL                    ; 1                         ; Untyped                       ;
; L0_MODE                       ; BYPASS                    ; Untyped                       ;
; L1_MODE                       ; BYPASS                    ; Untyped                       ;
; G0_MODE                       ; BYPASS                    ; Untyped                       ;
; G1_MODE                       ; BYPASS                    ; Untyped                       ;
; G2_MODE                       ; BYPASS                    ; Untyped                       ;
; G3_MODE                       ; BYPASS                    ; Untyped                       ;
; E0_MODE                       ; BYPASS                    ; Untyped                       ;
; E1_MODE                       ; BYPASS                    ; Untyped                       ;
; E2_MODE                       ; BYPASS                    ; Untyped                       ;
; E3_MODE                       ; BYPASS                    ; Untyped                       ;
; L0_PH                         ; 0                         ; Untyped                       ;
; L1_PH                         ; 0                         ; Untyped                       ;
; G0_PH                         ; 0                         ; Untyped                       ;
; G1_PH                         ; 0                         ; Untyped                       ;
; G2_PH                         ; 0                         ; Untyped                       ;
; G3_PH                         ; 0                         ; Untyped                       ;
; E0_PH                         ; 0                         ; Untyped                       ;
; E1_PH                         ; 0                         ; Untyped                       ;
; E2_PH                         ; 0                         ; Untyped                       ;
; E3_PH                         ; 0                         ; Untyped                       ;
; M_PH                          ; 0                         ; Untyped                       ;
; C1_USE_CASC_IN                ; OFF                       ; Untyped                       ;
; C2_USE_CASC_IN                ; OFF                       ; Untyped                       ;
; C3_USE_CASC_IN                ; OFF                       ; Untyped                       ;
; C4_USE_CASC_IN                ; OFF                       ; Untyped                       ;
; C5_USE_CASC_IN                ; OFF                       ; Untyped                       ;
; C6_USE_CASC_IN                ; OFF                       ; Untyped                       ;
; C7_USE_CASC_IN                ; OFF                       ; Untyped                       ;
; C8_USE_CASC_IN                ; OFF                       ; Untyped                       ;
; C9_USE_CASC_IN                ; OFF                       ; Untyped                       ;
; CLK0_COUNTER                  ; G0                        ; Untyped                       ;
; CLK1_COUNTER                  ; G0                        ; Untyped                       ;
; CLK2_COUNTER                  ; G0                        ; Untyped                       ;
; CLK3_COUNTER                  ; G0                        ; Untyped                       ;
; CLK4_COUNTER                  ; G0                        ; Untyped                       ;
; CLK5_COUNTER                  ; G0                        ; Untyped                       ;
; CLK6_COUNTER                  ; E0                        ; Untyped                       ;
; CLK7_COUNTER                  ; E1                        ; Untyped                       ;
; CLK8_COUNTER                  ; E2                        ; Untyped                       ;
; CLK9_COUNTER                  ; E3                        ; Untyped                       ;
; L0_TIME_DELAY                 ; 0                         ; Untyped                       ;
; L1_TIME_DELAY                 ; 0                         ; Untyped                       ;
; G0_TIME_DELAY                 ; 0                         ; Untyped                       ;
; G1_TIME_DELAY                 ; 0                         ; Untyped                       ;
; G2_TIME_DELAY                 ; 0                         ; Untyped                       ;
; G3_TIME_DELAY                 ; 0                         ; Untyped                       ;
; E0_TIME_DELAY                 ; 0                         ; Untyped                       ;
; E1_TIME_DELAY                 ; 0                         ; Untyped                       ;
; E2_TIME_DELAY                 ; 0                         ; Untyped                       ;
; E3_TIME_DELAY                 ; 0                         ; Untyped                       ;
; M_TIME_DELAY                  ; 0                         ; Untyped                       ;
; N_TIME_DELAY                  ; 0                         ; Untyped                       ;
; EXTCLK3_COUNTER               ; E3                        ; Untyped                       ;
; EXTCLK2_COUNTER               ; E2                        ; Untyped                       ;
; EXTCLK1_COUNTER               ; E1                        ; Untyped                       ;
; EXTCLK0_COUNTER               ; E0                        ; Untyped                       ;
; ENABLE0_COUNTER               ; L0                        ; Untyped                       ;
; ENABLE1_COUNTER               ; L0                        ; Untyped                       ;
; CHARGE_PUMP_CURRENT           ; 2                         ; Untyped                       ;
; LOOP_FILTER_R                 ;  1.000000                 ; Untyped                       ;
; LOOP_FILTER_C                 ; 5                         ; Untyped                       ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                      ; Untyped                       ;
; LOOP_FILTER_R_BITS            ; 9999                      ; Untyped                       ;
; LOOP_FILTER_C_BITS            ; 9999                      ; Untyped                       ;
; VCO_POST_SCALE                ; 0                         ; Untyped                       ;
; CLK2_OUTPUT_FREQUENCY         ; 0                         ; Untyped                       ;
; CLK1_OUTPUT_FREQUENCY         ; 0                         ; Untyped                       ;
; CLK0_OUTPUT_FREQUENCY         ; 0                         ; Untyped                       ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E              ; Untyped                       ;
; PORT_CLKENA0                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLKENA1                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLKENA2                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLKENA3                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLKENA4                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLKENA5                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_EXTCLK0                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_EXTCLK1                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_EXTCLK2                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_EXTCLK3                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLKBAD0                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLKBAD1                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLK0                     ; PORT_USED                 ; Untyped                       ;
; PORT_CLK1                     ; PORT_USED                 ; Untyped                       ;
; PORT_CLK2                     ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLK3                     ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLK4                     ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLK5                     ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLK6                     ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLK7                     ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLK8                     ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLK9                     ; PORT_UNUSED               ; Untyped                       ;
; PORT_SCANDATA                 ; PORT_UNUSED               ; Untyped                       ;
; PORT_SCANDATAOUT              ; PORT_UNUSED               ; Untyped                       ;
; PORT_SCANDONE                 ; PORT_UNUSED               ; Untyped                       ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLKLOSS                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_INCLK1                   ; PORT_UNUSED               ; Untyped                       ;
; PORT_INCLK0                   ; PORT_USED                 ; Untyped                       ;
; PORT_FBIN                     ; PORT_UNUSED               ; Untyped                       ;
; PORT_PLLENA                   ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLKSWITCH                ; PORT_UNUSED               ; Untyped                       ;
; PORT_ARESET                   ; PORT_USED                 ; Untyped                       ;
; PORT_PFDENA                   ; PORT_UNUSED               ; Untyped                       ;
; PORT_SCANCLK                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_SCANACLR                 ; PORT_UNUSED               ; Untyped                       ;
; PORT_SCANREAD                 ; PORT_UNUSED               ; Untyped                       ;
; PORT_SCANWRITE                ; PORT_UNUSED               ; Untyped                       ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_LOCKED                   ; PORT_USED                 ; Untyped                       ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED               ; Untyped                       ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_PHASEDONE                ; PORT_UNUSED               ; Untyped                       ;
; PORT_PHASESTEP                ; PORT_UNUSED               ; Untyped                       ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED               ; Untyped                       ;
; PORT_SCANCLKENA               ; PORT_UNUSED               ; Untyped                       ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED               ; Untyped                       ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY         ; Untyped                       ;
; M_TEST_SOURCE                 ; 5                         ; Untyped                       ;
; C0_TEST_SOURCE                ; 5                         ; Untyped                       ;
; C1_TEST_SOURCE                ; 5                         ; Untyped                       ;
; C2_TEST_SOURCE                ; 5                         ; Untyped                       ;
; C3_TEST_SOURCE                ; 5                         ; Untyped                       ;
; C4_TEST_SOURCE                ; 5                         ; Untyped                       ;
; C5_TEST_SOURCE                ; 5                         ; Untyped                       ;
; C6_TEST_SOURCE                ; 5                         ; Untyped                       ;
; C7_TEST_SOURCE                ; 5                         ; Untyped                       ;
; C8_TEST_SOURCE                ; 5                         ; Untyped                       ;
; C9_TEST_SOURCE                ; 5                         ; Untyped                       ;
; CBXI_PARAMETER                ; pll_sys_altpll            ; Untyped                       ;
; VCO_FREQUENCY_CONTROL         ; AUTO                      ; Untyped                       ;
; VCO_PHASE_SHIFT_STEP          ; 0                         ; Untyped                       ;
; WIDTH_CLOCK                   ; 5                         ; Signed Integer                ;
; WIDTH_PHASECOUNTERSELECT      ; 4                         ; Untyped                       ;
; USING_FBMIMICBIDIR_PORT       ; OFF                       ; Untyped                       ;
; DEVICE_FAMILY                 ; Cyclone IV E              ; Untyped                       ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                    ; Untyped                       ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                       ; Untyped                       ;
; AUTO_CARRY_CHAINS             ; ON                        ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS          ; OFF                       ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS           ; ON                        ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS        ; OFF                       ; IGNORE_CASCADE                ;
+-------------------------------+---------------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst         ;
+------------------------------+----------------------------------+-----------------+
; Parameter Name               ; Value                            ; Type            ;
+------------------------------+----------------------------------+-----------------+
; clock_frequency              ; 50000000                         ; Signed Integer  ;
; hw_thread_id                 ; 0                                ; Signed Integer  ;
; int_bootloader_en            ; true                             ; Enumerated      ;
; on_chip_debugger_en          ; true                             ; Enumerated      ;
; cpu_extension_riscv_a        ; true                             ; Enumerated      ;
; cpu_extension_riscv_b        ; true                             ; Enumerated      ;
; cpu_extension_riscv_c        ; true                             ; Enumerated      ;
; cpu_extension_riscv_e        ; false                            ; Enumerated      ;
; cpu_extension_riscv_m        ; true                             ; Enumerated      ;
; cpu_extension_riscv_u        ; true                             ; Enumerated      ;
; cpu_extension_riscv_zfinx    ; true                             ; Enumerated      ;
; cpu_extension_riscv_zicsr    ; true                             ; Enumerated      ;
; CPU_EXTENSION_RISCV_Zicntr   ; true                             ; Enumerated      ;
; CPU_EXTENSION_RISCV_Zihpm    ; false                            ; Enumerated      ;
; cpu_extension_riscv_zifencei ; true                             ; Enumerated      ;
; cpu_extension_riscv_zmmul    ; false                            ; Enumerated      ;
; fast_mul_en                  ; false                            ; Enumerated      ;
; fast_shift_en                ; false                            ; Enumerated      ;
; cpu_cnt_width                ; 64                               ; Signed Integer  ;
; cpu_ipb_entries              ; 2                                ; Signed Integer  ;
; pmp_num_regions              ; 0                                ; Signed Integer  ;
; pmp_min_granularity          ; 65536                            ; Signed Integer  ;
; hpm_num_cnts                 ; 0                                ; Signed Integer  ;
; hpm_cnt_width                ; 40                               ; Signed Integer  ;
; mem_int_imem_en              ; true                             ; Enumerated      ;
; mem_int_imem_size            ; 32768                            ; Signed Integer  ;
; mem_int_dmem_en              ; true                             ; Enumerated      ;
; mem_int_dmem_size            ; 16384                            ; Signed Integer  ;
; icache_en                    ; false                            ; Enumerated      ;
; icache_num_blocks            ; 4                                ; Signed Integer  ;
; icache_block_size            ; 64                               ; Signed Integer  ;
; icache_associativity         ; 1                                ; Signed Integer  ;
; mem_ext_en                   ; true                             ; Enumerated      ;
; mem_ext_timeout              ; 255                              ; Signed Integer  ;
; mem_ext_pipe_mode            ; false                            ; Enumerated      ;
; mem_ext_big_endian           ; false                            ; Enumerated      ;
; mem_ext_async_rx             ; false                            ; Enumerated      ;
; slink_num_tx                 ; 0                                ; Signed Integer  ;
; slink_num_rx                 ; 0                                ; Signed Integer  ;
; slink_tx_fifo                ; 1                                ; Signed Integer  ;
; slink_rx_fifo                ; 1                                ; Signed Integer  ;
; xirq_num_ch                  ; 0                                ; Signed Integer  ;
; xirq_trigger_type            ; 11111111111111111111111111111111 ; Unsigned Binary ;
; xirq_trigger_polarity        ; 11111111111111111111111111111111 ; Unsigned Binary ;
; io_gpio_en                   ; true                             ; Enumerated      ;
; io_mtime_en                  ; true                             ; Enumerated      ;
; io_uart0_en                  ; true                             ; Enumerated      ;
; io_uart0_rx_fifo             ; 1                                ; Signed Integer  ;
; io_uart0_tx_fifo             ; 1                                ; Signed Integer  ;
; io_uart1_en                  ; false                            ; Enumerated      ;
; io_uart1_rx_fifo             ; 1                                ; Signed Integer  ;
; io_uart1_tx_fifo             ; 1                                ; Signed Integer  ;
; io_spi_en                    ; false                            ; Enumerated      ;
; io_twi_en                    ; false                            ; Enumerated      ;
; io_pwm_num_ch                ; 0                                ; Signed Integer  ;
; io_wdt_en                    ; false                            ; Enumerated      ;
; io_trng_en                   ; false                            ; Enumerated      ;
; io_cfs_en                    ; false                            ; Enumerated      ;
; io_cfs_config                ; 00000000000000000000000000000000 ; Unsigned Binary ;
; io_cfs_in_size               ; 32                               ; Signed Integer  ;
; io_cfs_out_size              ; 32                               ; Signed Integer  ;
; io_neoled_en                 ; false                            ; Enumerated      ;
; io_neoled_tx_fifo            ; 1                                ; Signed Integer  ;
; IO_GPTMR_EN                  ; false                            ; Enumerated      ;
+------------------------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst ;
+------------------------------+----------------------------------+--------------------------------------+
; Parameter Name               ; Value                            ; Type                                 ;
+------------------------------+----------------------------------+--------------------------------------+
; hw_thread_id                 ; 0                                ; Signed Integer                       ;
; cpu_boot_addr                ; 11111111111111110000000000000000 ; Unsigned Binary                      ;
; cpu_debug_addr               ; 11111111111111111111100000000000 ; Unsigned Binary                      ;
; cpu_extension_riscv_a        ; true                             ; Enumerated                           ;
; cpu_extension_riscv_b        ; true                             ; Enumerated                           ;
; cpu_extension_riscv_c        ; true                             ; Enumerated                           ;
; cpu_extension_riscv_e        ; false                            ; Enumerated                           ;
; cpu_extension_riscv_m        ; true                             ; Enumerated                           ;
; cpu_extension_riscv_u        ; true                             ; Enumerated                           ;
; cpu_extension_riscv_zfinx    ; true                             ; Enumerated                           ;
; cpu_extension_riscv_zicsr    ; true                             ; Enumerated                           ;
; cpu_extension_riscv_zicntr   ; true                             ; Enumerated                           ;
; cpu_extension_riscv_zihpm    ; false                            ; Enumerated                           ;
; cpu_extension_riscv_zifencei ; true                             ; Enumerated                           ;
; cpu_extension_riscv_zmmul    ; false                            ; Enumerated                           ;
; cpu_extension_riscv_debug    ; true                             ; Enumerated                           ;
; fast_mul_en                  ; false                            ; Enumerated                           ;
; fast_shift_en                ; false                            ; Enumerated                           ;
; cpu_cnt_width                ; 64                               ; Signed Integer                       ;
; cpu_ipb_entries              ; 2                                ; Signed Integer                       ;
; pmp_num_regions              ; 0                                ; Signed Integer                       ;
; pmp_min_granularity          ; 65536                            ; Signed Integer                       ;
; hpm_num_cnts                 ; 0                                ; Signed Integer                       ;
; hpm_cnt_width                ; 40                               ; Signed Integer                       ;
+------------------------------+----------------------------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst ;
+------------------------------+----------------------------------+-----------------------------------------------------------------------------------+
; Parameter Name               ; Value                            ; Type                                                                              ;
+------------------------------+----------------------------------+-----------------------------------------------------------------------------------+
; hw_thread_id                 ; 0                                ; Signed Integer                                                                    ;
; cpu_boot_addr                ; 11111111111111110000000000000000 ; Unsigned Binary                                                                   ;
; cpu_debug_addr               ; 11111111111111111111100000000000 ; Unsigned Binary                                                                   ;
; cpu_extension_riscv_a        ; true                             ; Enumerated                                                                        ;
; cpu_extension_riscv_b        ; true                             ; Enumerated                                                                        ;
; cpu_extension_riscv_c        ; true                             ; Enumerated                                                                        ;
; cpu_extension_riscv_e        ; false                            ; Enumerated                                                                        ;
; cpu_extension_riscv_m        ; true                             ; Enumerated                                                                        ;
; cpu_extension_riscv_u        ; true                             ; Enumerated                                                                        ;
; cpu_extension_riscv_zfinx    ; true                             ; Enumerated                                                                        ;
; cpu_extension_riscv_zicsr    ; true                             ; Enumerated                                                                        ;
; cpu_extension_riscv_zicntr   ; true                             ; Enumerated                                                                        ;
; cpu_extension_riscv_zihpm    ; false                            ; Enumerated                                                                        ;
; cpu_extension_riscv_zifencei ; true                             ; Enumerated                                                                        ;
; cpu_extension_riscv_zmmul    ; false                            ; Enumerated                                                                        ;
; cpu_extension_riscv_debug    ; true                             ; Enumerated                                                                        ;
; cpu_cnt_width                ; 64                               ; Signed Integer                                                                    ;
; cpu_ipb_entries              ; 2                                ; Signed Integer                                                                    ;
; pmp_num_regions              ; 0                                ; Signed Integer                                                                    ;
; pmp_min_granularity          ; 65536                            ; Signed Integer                                                                    ;
; hpm_num_cnts                 ; 0                                ; Signed Integer                                                                    ;
; hpm_cnt_width                ; 40                               ; Signed Integer                                                                    ;
+------------------------------+----------------------------------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|neorv32_fifo:instr_prefetch_buffer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; fifo_depth     ; 2     ; Signed Integer                                                                                                                                                ;
; fifo_width     ; 34    ; Signed Integer                                                                                                                                                ;
; fifo_rsync     ; false ; Enumerated                                                                                                                                                    ;
; fifo_safe      ; false ; Enumerated                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst ;
+-----------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value ; Type                                                                                                                ;
+-----------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; cpu_extension_riscv_e ; false ; Enumerated                                                                                                          ;
+-----------------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                    ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------+
; cpu_extension_riscv_b     ; true  ; Enumerated                                                                                              ;
; cpu_extension_riscv_m     ; true  ; Enumerated                                                                                              ;
; cpu_extension_riscv_zmmul ; false ; Enumerated                                                                                              ;
; cpu_extension_riscv_zfinx ; true  ; Enumerated                                                                                              ;
; fast_mul_en               ; false ; Enumerated                                                                                              ;
; fast_shift_en             ; false ; Enumerated                                                                                              ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; fast_shift_en  ; false ; Enumerated                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_muldiv:\neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; fast_mul_en    ; false ; Enumerated                                                                                                                                                                                           ;
; division_en    ; true  ; Enumerated                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_bitmanip:\neorv32_cpu_cp_bitmanip_inst_true:neorv32_cpu_cp_bitmanip_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; fast_shift_en  ; false ; Enumerated                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_bus:neorv32_cpu_bus_inst ;
+-----------------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value ; Type                                                                                                        ;
+-----------------------+-------+-------------------------------------------------------------------------------------------------------------+
; cpu_extension_riscv_a ; true  ; Enumerated                                                                                                  ;
; cpu_extension_riscv_c ; true  ; Enumerated                                                                                                  ;
; pmp_num_regions       ; 0     ; Signed Integer                                                                                              ;
; pmp_min_granularity   ; 65536 ; Signed Integer                                                                                              ;
+-----------------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_busswitch:neorv32_busswitch_inst ;
+-------------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                   ;
+-------------------+-------+----------------------------------------------------------------------------------------+
; port_ca_read_only ; false ; Enumerated                                                                             ;
; port_cb_read_only ; true  ; Enumerated                                                                             ;
+-------------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_bus_keeper:neorv32_bus_keeper_inst ;
+-------------------+-------+------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                     ;
+-------------------+-------+------------------------------------------------------------------------------------------+
; mem_ext_en        ; true  ; Enumerated                                                                               ;
; mem_int_imem_en   ; true  ; Enumerated                                                                               ;
; mem_int_imem_size ; 32768 ; Signed Integer                                                                           ;
; mem_int_dmem_en   ; true  ; Enumerated                                                                               ;
; mem_int_dmem_size ; 16384 ; Signed Integer                                                                           ;
+-------------------+-------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_imem:\neorv32_int_imem_inst_true:neorv32_int_imem_inst ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                 ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------+
; imem_base      ; 00000000000000000000000000000000 ; Unsigned Binary                                                                      ;
; imem_size      ; 32768                            ; Signed Integer                                                                       ;
; imem_as_irom   ; false                            ; Enumerated                                                                           ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_dmem:\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                 ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------+
; dmem_base      ; 10000000000000000000000000000000 ; Unsigned Binary                                                                      ;
; dmem_size      ; 16384                            ; Signed Integer                                                                       ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_boot_rom:\neorv32_boot_rom_inst_true:neorv32_boot_rom_inst ;
+----------------+----------------------------------+------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                     ;
+----------------+----------------------------------+------------------------------------------------------------------------------------------+
; bootrom_base   ; 11111111111111110000000000000000 ; Unsigned Binary                                                                          ;
+----------------+----------------------------------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_wishbone:\neorv32_wishbone_inst_true:neorv32_wishbone_inst ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                             ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------+
; mem_int_imem_en   ; true  ; Enumerated                                                                                                       ;
; mem_int_imem_size ; 32768 ; Signed Integer                                                                                                   ;
; mem_int_dmem_en   ; true  ; Enumerated                                                                                                       ;
; mem_int_dmem_size ; 16384 ; Signed Integer                                                                                                   ;
; bus_timeout       ; 255   ; Signed Integer                                                                                                   ;
; pipe_mode         ; false ; Enumerated                                                                                                       ;
; big_endian        ; false ; Enumerated                                                                                                       ;
; async_rx          ; false ; Enumerated                                                                                                       ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_uart:\neorv32_uart0_inst_true:neorv32_uart0_inst ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; uart_primary   ; true  ; Enumerated                                                                                                ;
; uart_rx_fifo   ; 1     ; Signed Integer                                                                                            ;
; uart_tx_fifo   ; 1     ; Signed Integer                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_uart:\neorv32_uart0_inst_true:neorv32_uart0_inst|neorv32_fifo:tx_engine_fifo_inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; fifo_depth     ; 1     ; Signed Integer                                                                                                                             ;
; fifo_width     ; 32    ; Signed Integer                                                                                                                             ;
; fifo_rsync     ; false ; Enumerated                                                                                                                                 ;
; fifo_safe      ; true  ; Enumerated                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_uart:\neorv32_uart0_inst_true:neorv32_uart0_inst|neorv32_fifo:rx_engine_fifo_inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; fifo_depth     ; 1     ; Signed Integer                                                                                                                             ;
; fifo_width     ; 10    ; Signed Integer                                                                                                                             ;
; fifo_rsync     ; false ; Enumerated                                                                                                                                 ;
; fifo_safe      ; true  ; Enumerated                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_sysinfo:neorv32_sysinfo_inst ;
+------------------------------+----------+----------------------------------------------------------------------+
; Parameter Name               ; Value    ; Type                                                                 ;
+------------------------------+----------+----------------------------------------------------------------------+
; clock_frequency              ; 50000000 ; Signed Integer                                                       ;
; int_bootloader_en            ; true     ; Enumerated                                                           ;
; cpu_extension_riscv_zfinx    ; true     ; Enumerated                                                           ;
; cpu_extension_riscv_zicsr    ; true     ; Enumerated                                                           ;
; cpu_extension_riscv_zicntr   ; true     ; Enumerated                                                           ;
; cpu_extension_riscv_zihpm    ; false    ; Enumerated                                                           ;
; cpu_extension_riscv_zifencei ; true     ; Enumerated                                                           ;
; cpu_extension_riscv_zmmul    ; false    ; Enumerated                                                           ;
; cpu_extension_riscv_debug    ; true     ; Enumerated                                                           ;
; fast_mul_en                  ; false    ; Enumerated                                                           ;
; fast_shift_en                ; false    ; Enumerated                                                           ;
; cpu_cnt_width                ; 64       ; Signed Integer                                                       ;
; pmp_num_regions              ; 0        ; Signed Integer                                                       ;
; mem_int_imem_en              ; true     ; Enumerated                                                           ;
; mem_int_imem_size            ; 32768    ; Signed Integer                                                       ;
; mem_int_dmem_en              ; true     ; Enumerated                                                           ;
; mem_int_dmem_size            ; 16384    ; Signed Integer                                                       ;
; icache_en                    ; false    ; Enumerated                                                           ;
; icache_num_blocks            ; 4        ; Signed Integer                                                       ;
; icache_block_size            ; 64       ; Signed Integer                                                       ;
; icache_associativity         ; 1        ; Signed Integer                                                       ;
; mem_ext_en                   ; true     ; Enumerated                                                           ;
; mem_ext_big_endian           ; false    ; Enumerated                                                           ;
; on_chip_debugger_en          ; true     ; Enumerated                                                           ;
; io_gpio_en                   ; true     ; Enumerated                                                           ;
; io_mtime_en                  ; true     ; Enumerated                                                           ;
; io_uart0_en                  ; true     ; Enumerated                                                           ;
; io_uart1_en                  ; false    ; Enumerated                                                           ;
; io_spi_en                    ; false    ; Enumerated                                                           ;
; io_twi_en                    ; false    ; Enumerated                                                           ;
; io_pwm_num_ch                ; 0        ; Signed Integer                                                       ;
; io_wdt_en                    ; false    ; Enumerated                                                           ;
; io_trng_en                   ; false    ; Enumerated                                                           ;
; io_cfs_en                    ; false    ; Enumerated                                                           ;
; io_slink_en                  ; false    ; Enumerated                                                           ;
; io_neoled_en                 ; false    ; Enumerated                                                           ;
; io_xirq_num_ch               ; 0        ; Signed Integer                                                       ;
; io_gptmr_en                  ; false    ; Enumerated                                                           ;
+------------------------------+----------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_debug_dtm:\neorv32_neorv32_debug_dtm_true:neorv32_debug_dtm_inst ;
+----------------+------------------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value            ; Type                                                                                                           ;
+----------------+------------------+----------------------------------------------------------------------------------------------------------------+
; idcode_version ; 0000             ; Unsigned Binary                                                                                                ;
; idcode_partid  ; 1100101011111110 ; Unsigned Binary                                                                                                ;
; idcode_manid   ; 00000000000      ; Unsigned Binary                                                                                                ;
+----------------+------------------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_sdram:inst_wb_sdram|sdram:inst_sdram ;
+------------------+---------+---------------------------------------------------------+
; Parameter Name   ; Value   ; Type                                                    ;
+------------------+---------+---------------------------------------------------------+
; clk_freq         ; 100.0   ; Signed Float                                            ;
; addr_width       ; 23      ; Signed Integer                                          ;
; data_width       ; 32      ; Signed Integer                                          ;
; sdram_addr_width ; 13      ; Signed Integer                                          ;
; sdram_data_width ; 16      ; Signed Integer                                          ;
; sdram_col_width  ; 9       ; Signed Integer                                          ;
; sdram_row_width  ; 13      ; Signed Integer                                          ;
; sdram_bank_width ; 2       ; Signed Integer                                          ;
; cas_latency      ; 2       ; Signed Integer                                          ;
; burst_length     ; 2       ; Signed Integer                                          ;
; t_desl           ; 50000.0 ; Signed Float                                            ;
; t_mrd            ; 12.0    ; Signed Float                                            ;
; t_rc             ; 60.0    ; Signed Float                                            ;
; t_rcd            ; 18.0    ; Signed Float                                            ;
; t_rp             ; 18.0    ; Signed Float                                            ;
; t_wr             ; 12.0    ; Signed Float                                            ;
; t_refi           ; 7800.0  ; Signed Float                                            ;
+------------------+---------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                  ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                               ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                                                                               ;
; WIDTH_A                            ; 32                   ; Untyped                                                                                                               ;
; WIDTHAD_A                          ; 5                    ; Untyped                                                                                                               ;
; NUMWORDS_A                         ; 32                   ; Untyped                                                                                                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                               ;
; WIDTH_B                            ; 32                   ; Untyped                                                                                                               ;
; WIDTHAD_B                          ; 5                    ; Untyped                                                                                                               ;
; NUMWORDS_B                         ; 32                   ; Untyped                                                                                                               ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                                                                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                                                                                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                               ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; OLD_DATA             ; Untyped                                                                                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                               ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                               ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                               ;
; CBXI_PARAMETER                     ; altsyncram_icu1      ; Untyped                                                                                                               ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: neorv32_top:neorv32_top_inst|neorv32_imem:\neorv32_int_imem_inst_true:neorv32_int_imem_inst|altsyncram:mem_ram_b1_rtl_0 ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                         ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                      ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                                      ;
; WIDTH_A                            ; 8                    ; Untyped                                                                                                      ;
; WIDTHAD_A                          ; 13                   ; Untyped                                                                                                      ;
; NUMWORDS_A                         ; 8192                 ; Untyped                                                                                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                      ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                      ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                      ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                      ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                      ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                      ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                      ;
; CBXI_PARAMETER                     ; altsyncram_2h41      ; Untyped                                                                                                      ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: neorv32_top:neorv32_top_inst|neorv32_dmem:\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b1_rtl_0 ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                         ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                      ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                                      ;
; WIDTH_A                            ; 8                    ; Untyped                                                                                                      ;
; WIDTHAD_A                          ; 12                   ; Untyped                                                                                                      ;
; NUMWORDS_A                         ; 4096                 ; Untyped                                                                                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                      ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                      ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                      ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                      ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                      ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                      ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                      ;
; CBXI_PARAMETER                     ; altsyncram_0h41      ; Untyped                                                                                                      ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: neorv32_top:neorv32_top_inst|neorv32_imem:\neorv32_int_imem_inst_true:neorv32_int_imem_inst|altsyncram:mem_ram_b0_rtl_0 ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                         ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                      ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                                      ;
; WIDTH_A                            ; 8                    ; Untyped                                                                                                      ;
; WIDTHAD_A                          ; 13                   ; Untyped                                                                                                      ;
; NUMWORDS_A                         ; 8192                 ; Untyped                                                                                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                      ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                      ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                      ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                      ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                      ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                      ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                      ;
; CBXI_PARAMETER                     ; altsyncram_2h41      ; Untyped                                                                                                      ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: neorv32_top:neorv32_top_inst|neorv32_dmem:\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b0_rtl_0 ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                         ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                      ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                                      ;
; WIDTH_A                            ; 8                    ; Untyped                                                                                                      ;
; WIDTHAD_A                          ; 12                   ; Untyped                                                                                                      ;
; NUMWORDS_A                         ; 4096                 ; Untyped                                                                                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                      ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                      ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                      ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                      ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                      ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                      ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                      ;
; CBXI_PARAMETER                     ; altsyncram_0h41      ; Untyped                                                                                                      ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: neorv32_top:neorv32_top_inst|neorv32_imem:\neorv32_int_imem_inst_true:neorv32_int_imem_inst|altsyncram:mem_ram_b3_rtl_0 ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                         ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                      ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                                      ;
; WIDTH_A                            ; 8                    ; Untyped                                                                                                      ;
; WIDTHAD_A                          ; 13                   ; Untyped                                                                                                      ;
; NUMWORDS_A                         ; 8192                 ; Untyped                                                                                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                      ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                      ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                      ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                      ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                      ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                      ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                      ;
; CBXI_PARAMETER                     ; altsyncram_2h41      ; Untyped                                                                                                      ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: neorv32_top:neorv32_top_inst|neorv32_dmem:\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b3_rtl_0 ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                         ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                      ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                                      ;
; WIDTH_A                            ; 8                    ; Untyped                                                                                                      ;
; WIDTHAD_A                          ; 12                   ; Untyped                                                                                                      ;
; NUMWORDS_A                         ; 4096                 ; Untyped                                                                                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                      ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                      ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                      ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                      ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                      ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                      ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                      ;
; CBXI_PARAMETER                     ; altsyncram_0h41      ; Untyped                                                                                                      ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: neorv32_top:neorv32_top_inst|neorv32_imem:\neorv32_int_imem_inst_true:neorv32_int_imem_inst|altsyncram:mem_ram_b2_rtl_0 ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                         ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                      ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                                      ;
; WIDTH_A                            ; 8                    ; Untyped                                                                                                      ;
; WIDTHAD_A                          ; 13                   ; Untyped                                                                                                      ;
; NUMWORDS_A                         ; 8192                 ; Untyped                                                                                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                      ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                      ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                      ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                      ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                      ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                      ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                      ;
; CBXI_PARAMETER                     ; altsyncram_2h41      ; Untyped                                                                                                      ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: neorv32_top:neorv32_top_inst|neorv32_dmem:\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b2_rtl_0 ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                         ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                      ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                                      ;
; WIDTH_A                            ; 8                    ; Untyped                                                                                                      ;
; WIDTHAD_A                          ; 12                   ; Untyped                                                                                                      ;
; NUMWORDS_A                         ; 4096                 ; Untyped                                                                                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                      ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                      ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                      ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                      ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                      ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                      ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                      ;
; CBXI_PARAMETER                     ; altsyncram_0h41      ; Untyped                                                                                                      ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: neorv32_top:neorv32_top_inst|neorv32_boot_rom:\neorv32_boot_rom_inst_true:neorv32_boot_rom_inst|altsyncram:Mux26_rtl_0 ;
+------------------------------------+----------------------------------------+-------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                  ; Type                                                                                      ;
+------------------------------------+----------------------------------------+-------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                      ; Untyped                                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                                     ; AUTO_CARRY                                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                                    ; IGNORE_CARRY                                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                                     ; AUTO_CASCADE                                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                    ; IGNORE_CASCADE                                                                            ;
; WIDTH_BYTEENA                      ; 1                                      ; Untyped                                                                                   ;
; OPERATION_MODE                     ; ROM                                    ; Untyped                                                                                   ;
; WIDTH_A                            ; 32                                     ; Untyped                                                                                   ;
; WIDTHAD_A                          ; 10                                     ; Untyped                                                                                   ;
; NUMWORDS_A                         ; 1024                                   ; Untyped                                                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED                           ; Untyped                                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                                   ; Untyped                                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                                   ; Untyped                                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                                   ; Untyped                                                                                   ;
; INDATA_ACLR_A                      ; NONE                                   ; Untyped                                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                                   ; Untyped                                                                                   ;
; WIDTH_B                            ; 1                                      ; Untyped                                                                                   ;
; WIDTHAD_B                          ; 1                                      ; Untyped                                                                                   ;
; NUMWORDS_B                         ; 1                                      ; Untyped                                                                                   ;
; INDATA_REG_B                       ; CLOCK1                                 ; Untyped                                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                 ; Untyped                                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1                                 ; Untyped                                                                                   ;
; ADDRESS_REG_B                      ; CLOCK1                                 ; Untyped                                                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED                           ; Untyped                                                                                   ;
; BYTEENA_REG_B                      ; CLOCK1                                 ; Untyped                                                                                   ;
; INDATA_ACLR_B                      ; NONE                                   ; Untyped                                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                                   ; Untyped                                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                                   ; Untyped                                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                                   ; Untyped                                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                                   ; Untyped                                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                                   ; Untyped                                                                                   ;
; WIDTH_BYTEENA_A                    ; 1                                      ; Untyped                                                                                   ;
; WIDTH_BYTEENA_B                    ; 1                                      ; Untyped                                                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                                   ; Untyped                                                                                   ;
; BYTE_SIZE                          ; 8                                      ; Untyped                                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                              ; Untyped                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                   ; Untyped                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                   ; Untyped                                                                                   ;
; INIT_FILE                          ; de0n-neorv32-sdram-direct.top0.rtl.mif ; Untyped                                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A                                 ; Untyped                                                                                   ;
; MAXIMUM_DEPTH                      ; 0                                      ; Untyped                                                                                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                 ; Untyped                                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                 ; Untyped                                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                 ; Untyped                                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                 ; Untyped                                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                        ; Untyped                                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                        ; Untyped                                                                                   ;
; ENABLE_ECC                         ; FALSE                                  ; Untyped                                                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                  ; Untyped                                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                                      ; Untyped                                                                                   ;
; DEVICE_FAMILY                      ; Cyclone IV E                           ; Untyped                                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_8l11                        ; Untyped                                                                                   ;
+------------------------------------+----------------------------------------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                                                                                                    ;
+------------------------------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                                                                                              ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                                                                                            ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                                                                                            ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                                                                                          ;
; LPM_WIDTHA                                     ; 24           ; Untyped                                                                                                                                                                 ;
; LPM_WIDTHB                                     ; 24           ; Untyped                                                                                                                                                                 ;
; LPM_WIDTHP                                     ; 48           ; Untyped                                                                                                                                                                 ;
; LPM_WIDTHR                                     ; 48           ; Untyped                                                                                                                                                                 ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                                                                                                                 ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                                                                                                                                                 ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                                                                                                                                 ;
; LATENCY                                        ; 0            ; Untyped                                                                                                                                                                 ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                                                                                                 ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                                                                                                 ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                                                                                                 ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                                                                                                                 ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                                                                                                 ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                                                                                                 ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                                                                                                     ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                                                                                                                 ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                                                                                                 ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                                                                                                 ;
; CBXI_PARAMETER                                 ; mult_bdt     ; Untyped                                                                                                                                                                 ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                                                                                 ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                                                                                 ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                                                                                                 ;
+------------------------------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                 ;
+-------------------------------+----------------------------------------------+
; Name                          ; Value                                        ;
+-------------------------------+----------------------------------------------+
; Number of entity instances    ; 1                                            ;
; Entity Instance               ; pll_sys:inst_pll_sys|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                       ;
;     -- PLL_TYPE               ; AUTO                                         ;
;     -- PRIMARY_CLOCK          ; INCLK0                                       ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                        ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                            ;
;     -- VCO_MULTIPLY_BY        ; 0                                            ;
;     -- VCO_DIVIDE_BY          ; 0                                            ;
+-------------------------------+----------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                             ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                            ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 10                                                                                                                               ;
; Entity Instance                           ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file_rtl_0 ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                  ;
;     -- WIDTH_A                            ; 32                                                                                                                               ;
;     -- NUMWORDS_A                         ; 32                                                                                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                     ;
;     -- WIDTH_B                            ; 32                                                                                                                               ;
;     -- NUMWORDS_B                         ; 32                                                                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                         ;
; Entity Instance                           ; neorv32_top:neorv32_top_inst|neorv32_imem:\neorv32_int_imem_inst_true:neorv32_int_imem_inst|altsyncram:mem_ram_b1_rtl_0          ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                      ;
;     -- WIDTH_A                            ; 8                                                                                                                                ;
;     -- NUMWORDS_A                         ; 8192                                                                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                     ;
;     -- WIDTH_B                            ; 1                                                                                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                        ;
; Entity Instance                           ; neorv32_top:neorv32_top_inst|neorv32_dmem:\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b1_rtl_0          ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                      ;
;     -- WIDTH_A                            ; 8                                                                                                                                ;
;     -- NUMWORDS_A                         ; 4096                                                                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                     ;
;     -- WIDTH_B                            ; 1                                                                                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                        ;
; Entity Instance                           ; neorv32_top:neorv32_top_inst|neorv32_imem:\neorv32_int_imem_inst_true:neorv32_int_imem_inst|altsyncram:mem_ram_b0_rtl_0          ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                      ;
;     -- WIDTH_A                            ; 8                                                                                                                                ;
;     -- NUMWORDS_A                         ; 8192                                                                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                     ;
;     -- WIDTH_B                            ; 1                                                                                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                        ;
; Entity Instance                           ; neorv32_top:neorv32_top_inst|neorv32_dmem:\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b0_rtl_0          ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                      ;
;     -- WIDTH_A                            ; 8                                                                                                                                ;
;     -- NUMWORDS_A                         ; 4096                                                                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                     ;
;     -- WIDTH_B                            ; 1                                                                                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                        ;
; Entity Instance                           ; neorv32_top:neorv32_top_inst|neorv32_imem:\neorv32_int_imem_inst_true:neorv32_int_imem_inst|altsyncram:mem_ram_b3_rtl_0          ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                      ;
;     -- WIDTH_A                            ; 8                                                                                                                                ;
;     -- NUMWORDS_A                         ; 8192                                                                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                     ;
;     -- WIDTH_B                            ; 1                                                                                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                        ;
; Entity Instance                           ; neorv32_top:neorv32_top_inst|neorv32_dmem:\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b3_rtl_0          ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                      ;
;     -- WIDTH_A                            ; 8                                                                                                                                ;
;     -- NUMWORDS_A                         ; 4096                                                                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                     ;
;     -- WIDTH_B                            ; 1                                                                                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                        ;
; Entity Instance                           ; neorv32_top:neorv32_top_inst|neorv32_imem:\neorv32_int_imem_inst_true:neorv32_int_imem_inst|altsyncram:mem_ram_b2_rtl_0          ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                      ;
;     -- WIDTH_A                            ; 8                                                                                                                                ;
;     -- NUMWORDS_A                         ; 8192                                                                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                     ;
;     -- WIDTH_B                            ; 1                                                                                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                        ;
; Entity Instance                           ; neorv32_top:neorv32_top_inst|neorv32_dmem:\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b2_rtl_0          ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                      ;
;     -- WIDTH_A                            ; 8                                                                                                                                ;
;     -- NUMWORDS_A                         ; 4096                                                                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                     ;
;     -- WIDTH_B                            ; 1                                                                                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                        ;
; Entity Instance                           ; neorv32_top:neorv32_top_inst|neorv32_boot_rom:\neorv32_boot_rom_inst_true:neorv32_boot_rom_inst|altsyncram:Mux26_rtl_0           ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                              ;
;     -- WIDTH_A                            ; 32                                                                                                                               ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                     ;
;     -- WIDTH_B                            ; 1                                                                                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                        ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                                                                                                                                                                 ;
+---------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                  ; Value                                                                                                                                                                                  ;
+---------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances            ; 1                                                                                                                                                                                      ;
; Entity Instance                       ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 24                                                                                                                                                                                     ;
;     -- LPM_WIDTHB                     ; 24                                                                                                                                                                                     ;
;     -- LPM_WIDTHP                     ; 48                                                                                                                                                                                     ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                                                                                               ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                                                     ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                                                     ;
;     -- USE_EAB                        ; OFF                                                                                                                                                                                    ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                                                                                   ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                                                     ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                                                     ;
+---------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neorv32_top:neorv32_top_inst|neorv32_uart:\neorv32_uart0_inst_true:neorv32_uart0_inst|neorv32_fifo:rx_engine_fifo_inst" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                              ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------+
; rstn_i  ; Input  ; Info     ; Stuck at VCC                                                                                                         ;
; level_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                  ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neorv32_top:neorv32_top_inst|neorv32_uart:\neorv32_uart0_inst_true:neorv32_uart0_inst|neorv32_fifo:tx_engine_fifo_inst" ;
+----------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                       ;
+----------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; rstn_i         ; Input  ; Info     ; Stuck at VCC                                                                                                  ;
; level_o        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                           ;
; rdata_o[31..8] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                           ;
+----------------+--------+----------+---------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neorv32_top:neorv32_top_inst|neorv32_busswitch:neorv32_busswitch_inst" ;
+---------------+-------+----------+----------------------------------------------------------------+
; Port          ; Type  ; Severity ; Details                                                        ;
+---------------+-------+----------+----------------------------------------------------------------+
; cb_bus_lock_i ; Input ; Info     ; Stuck at GND                                                   ;
+---------------+-------+----------+----------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|neorv32_cpu_cp_fpu_normalizer:neorv32_cpu_cp_fpu_normalizer_inst" ;
+------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                                                                                                                                                                              ;
+------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; class_i[5] ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                         ;
; class_i[2] ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                         ;
; flags_i[4] ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                         ;
; flags_i[1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                         ;
+------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|neorv32_fifo:instr_prefetch_buffer" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                 ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; rstn_i  ; Input  ; Info     ; Stuck at VCC                                                                                                                            ;
; level_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                     ;
; half_o  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                     ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst"                                   ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; sleep_o       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; i_bus_lock_o  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; d_bus_priv_o  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; firq_i[15..4] ; Input  ; Info     ; Stuck at GND                                                                        ;
; firq_i[1..0]  ; Input  ; Info     ; Stuck at GND                                                                        ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neorv32_top:neorv32_top_inst"                                                                 ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; wb_tag_o       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wb_lock_o      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wb_err_i       ; Input  ; Info     ; Stuck at GND                                                                        ;
; fence_o        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; fencei_o       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; slink_tx_dat_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; slink_tx_val_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; slink_tx_rdy_i ; Input  ; Info     ; Stuck at GND                                                                        ;
; slink_rx_val_i ; Input  ; Info     ; Stuck at GND                                                                        ;
; slink_rx_rdy_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; gpio_o[63..8]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; uart0_rts_o    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; uart0_cts_i    ; Input  ; Info     ; Stuck at GND                                                                        ;
; uart1_txd_o    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; uart1_rts_o    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; uart1_cts_i    ; Input  ; Info     ; Stuck at GND                                                                        ;
; spi_sck_o      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; spi_sdo_o      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; spi_csn_o      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; twi_sda_io     ; Bidir  ; Warning  ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; twi_scl_io     ; Bidir  ; Warning  ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; pwm_o          ; Output ; Info     ; Connecting port with null range to expression with null range                       ;
; cfs_out_o      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; neoled_o       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; mtime_o        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; xirq_i         ; Input  ; Info     ; Connecting port with null range to expression with null range                       ;
; mtime_irq_i    ; Input  ; Info     ; Stuck at GND                                                                        ;
; msw_irq_i      ; Input  ; Info     ; Stuck at GND                                                                        ;
; mext_irq_i     ; Input  ; Info     ; Stuck at GND                                                                        ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pll_sys:inst_pll_sys"                                                                                                                         ;
+--------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                      ;
+--------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; areset ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+--------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 57                          ;
; cycloneiii_ff         ; 3288                        ;
;     CLR               ; 155                         ;
;     CLR SCLR          ; 35                          ;
;     CLR SLD           ; 1                           ;
;     ENA               ; 1713                        ;
;     ENA CLR           ; 210                         ;
;     ENA SCLR          ; 49                          ;
;     ENA SCLR SLD      ; 29                          ;
;     ENA SLD           ; 318                         ;
;     SCLR              ; 87                          ;
;     SCLR SLD          ; 20                          ;
;     SLD               ; 69                          ;
;     plain             ; 602                         ;
; cycloneiii_io_obuf    ; 16                          ;
; cycloneiii_lcell_comb ; 5863                        ;
;     arith             ; 917                         ;
;         2 data inputs ; 421                         ;
;         3 data inputs ; 496                         ;
;     normal            ; 4946                        ;
;         0 data inputs ; 8                           ;
;         1 data inputs ; 81                          ;
;         2 data inputs ; 324                         ;
;         3 data inputs ; 1544                        ;
;         4 data inputs ; 2989                        ;
; cycloneiii_mac_mult   ; 4                           ;
; cycloneiii_mac_out    ; 4                           ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 128                         ;
;                       ;                             ;
; Max LUT depth         ; 13.00                       ;
; Average LUT depth     ; 4.13                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:18     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Sat Apr  2 14:54:22 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off de0n-neorv32-sdram-direct -c de0n-neorv32-sdram-direct
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file src/pll/pll_sys.vhd
    Info (12022): Found design unit 1: pll_sys-SYN File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32_sdram/neorv32-examples/de0-nano/test_prav_zvezan/de0n-neorv32-sdram-direct/hw/src/pll/pll_sys.vhd Line: 55
    Info (12023): Found entity 1: pll_sys File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32_sdram/neorv32-examples/de0-nano/test_prav_zvezan/de0n-neorv32-sdram-direct/hw/src/pll/pll_sys.vhd Line: 43
Info (12021): Found 2 design units, including 0 entities, in source file /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_package.vhd
    Info (12022): Found design unit 1: neorv32_package (neorv32) File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_package.vhd Line: 39
    Info (12022): Found design unit 2: neorv32_package-body File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_package.vhd Line: 2094
Info (12021): Found 1 design units, including 0 entities, in source file /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_application_image.vhd
    Info (12022): Found design unit 1: neorv32_application_image (neorv32) File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_application_image.vhd Line: 11
Info (12021): Found 1 design units, including 0 entities, in source file /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_bootloader_image.vhd
    Info (12022): Found design unit 1: neorv32_bootloader_image (neorv32) File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_bootloader_image.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_dmem.entity.vhd
    Info (12023): Found entity 1: neorv32_dmem File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_dmem.entity.vhd Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_imem.entity.vhd
    Info (12023): Found entity 1: neorv32_imem File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_imem.entity.vhd Line: 42
Info (12021): Found 1 design units, including 0 entities, in source file /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/mem/neorv32_dmem.cyclone2.vhd
    Info (12022): Found design unit 1: neorv32_dmem-neorv32_dmem_rtl File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/mem/neorv32_dmem.cyclone2.vhd Line: 42
Info (12021): Found 1 design units, including 0 entities, in source file /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/mem/neorv32_imem.cyclone2.vhd
    Info (12022): Found design unit 1: neorv32_imem-neorv32_imem_rtl File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/mem/neorv32_imem.cyclone2.vhd Line: 46
Info (12021): Found 2 design units, including 1 entities, in source file /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_top.vhd
    Info (12022): Found design unit 1: neorv32_top-neorv32_top_rtl File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_top.vhd Line: 228
    Info (12023): Found entity 1: neorv32_top File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_top.vhd Line: 47
Info (12021): Found 2 design units, including 1 entities, in source file /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_boot_rom.vhd
    Info (12022): Found design unit 1: neorv32_boot_rom-neorv32_boot_rom_rtl File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_boot_rom.vhd Line: 56
    Info (12023): Found entity 1: neorv32_boot_rom File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_boot_rom.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_busswitch.vhd
    Info (12022): Found design unit 1: neorv32_busswitch-neorv32_busswitch_rtl File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_busswitch.vhd Line: 88
    Info (12023): Found entity 1: neorv32_busswitch File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_busswitch.vhd Line: 45
Info (12021): Found 2 design units, including 1 entities, in source file /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_bus_keeper.vhd
    Info (12022): Found design unit 1: neorv32_bus_keeper-neorv32_bus_keeper_rtl File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_bus_keeper.vhd Line: 82
    Info (12023): Found entity 1: neorv32_bus_keeper File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_bus_keeper.vhd Line: 52
Info (12021): Found 2 design units, including 1 entities, in source file /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_cfs.vhd
    Info (12022): Found design unit 1: neorv32_cfs-neorv32_cfs_rtl File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_cfs.vhd Line: 73
    Info (12023): Found entity 1: neorv32_cfs File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_cfs.vhd Line: 46
Info (12021): Found 2 design units, including 1 entities, in source file /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_cpu.vhd
    Info (12022): Found design unit 1: neorv32_cpu-neorv32_cpu_rtl File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_cpu.vhd Line: 134
    Info (12023): Found entity 1: neorv32_cpu File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_cpu.vhd Line: 60
Info (12021): Found 2 design units, including 1 entities, in source file /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_cpu_alu.vhd
    Info (12022): Found design unit 1: neorv32_cpu_alu-neorv32_cpu_cpu_rtl File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_cpu_alu.vhd Line: 76
    Info (12023): Found entity 1: neorv32_cpu_alu File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_cpu_alu.vhd Line: 44
Info (12021): Found 2 design units, including 1 entities, in source file /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_cpu_bus.vhd
    Info (12022): Found design unit 1: neorv32_cpu_bus-neorv32_cpu_bus_rtl File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_cpu_bus.vhd Line: 104
    Info (12023): Found entity 1: neorv32_cpu_bus File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_cpu_bus.vhd Line: 44
Info (12021): Found 2 design units, including 1 entities, in source file /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_cpu_control.vhd
    Info (12022): Found design unit 1: neorv32_cpu_control-neorv32_cpu_control_rtl File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_cpu_control.vhd Line: 124
    Info (12023): Found entity 1: neorv32_cpu_control File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_cpu_control.vhd Line: 48
Info (12021): Found 2 design units, including 1 entities, in source file /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_cpu_cp_bitmanip.vhd
    Info (12022): Found design unit 1: neorv32_cpu_cp_bitmanip-neorv32_cpu_cp_bitmanip_rtl File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_cpu_cp_bitmanip.vhd Line: 72
    Info (12023): Found entity 1: neorv32_cpu_cp_bitmanip File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_cpu_cp_bitmanip.vhd Line: 51
Info (12021): Found 6 design units, including 3 entities, in source file /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_cpu_cp_fpu.vhd
    Info (12022): Found design unit 1: neorv32_cpu_cp_fpu-neorv32_cpu_cp_fpu_rtl File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_cpu_cp_fpu.vhd Line: 76
    Info (12022): Found design unit 2: neorv32_cpu_cp_fpu_normalizer-neorv32_cpu_cp_fpu_normalizer_rtl File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_cpu_cp_fpu.vhd Line: 1233
    Info (12022): Found design unit 3: neorv32_cpu_cp_fpu_f2i-neorv32_cpu_cp_fpu_f2i_rtl File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_cpu_cp_fpu.vhd Line: 1614
    Info (12023): Found entity 1: neorv32_cpu_cp_fpu File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_cpu_cp_fpu.vhd Line: 58
    Info (12023): Found entity 2: neorv32_cpu_cp_fpu_normalizer File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_cpu_cp_fpu.vhd Line: 1211
    Info (12023): Found entity 3: neorv32_cpu_cp_fpu_f2i File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_cpu_cp_fpu.vhd Line: 1594
Info (12021): Found 2 design units, including 1 entities, in source file /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_cpu_cp_muldiv.vhd
    Info (12022): Found design unit 1: neorv32_cpu_cp_muldiv-neorv32_cpu_cp_muldiv_rtl File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_cpu_cp_muldiv.vhd Line: 69
    Info (12023): Found entity 1: neorv32_cpu_cp_muldiv File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_cpu_cp_muldiv.vhd Line: 49
Info (12021): Found 2 design units, including 1 entities, in source file /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_cpu_cp_shifter.vhd
    Info (12022): Found design unit 1: neorv32_cpu_cp_shifter-neorv32_cpu_cp_shifter_rtl File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_cpu_cp_shifter.vhd Line: 65
    Info (12023): Found entity 1: neorv32_cpu_cp_shifter File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_cpu_cp_shifter.vhd Line: 46
Info (12021): Found 2 design units, including 1 entities, in source file /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_cpu_decompressor.vhd
    Info (12022): Found design unit 1: neorv32_cpu_decompressor-neorv32_cpu_decompressor_rtl File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_cpu_decompressor.vhd Line: 52
    Info (12023): Found entity 1: neorv32_cpu_decompressor File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_cpu_decompressor.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_cpu_regfile.vhd
    Info (12022): Found design unit 1: neorv32_cpu_regfile-neorv32_cpu_regfile_rtl File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_cpu_regfile.vhd Line: 69
    Info (12023): Found entity 1: neorv32_cpu_regfile File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_cpu_regfile.vhd Line: 52
Info (12021): Found 2 design units, including 1 entities, in source file /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_debug_dm.vhd
    Info (12022): Found design unit 1: neorv32_debug_dm-neorv32_debug_dm_rtl File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_debug_dm.vhd Line: 87
    Info (12023): Found entity 1: neorv32_debug_dm File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_debug_dm.vhd Line: 58
Info (12021): Found 2 design units, including 1 entities, in source file /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_debug_dtm.vhd
    Info (12022): Found design unit 1: neorv32_debug_dtm-neorv32_debug_dtm_rtl File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_debug_dtm.vhd Line: 72
    Info (12023): Found entity 1: neorv32_debug_dtm File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_debug_dtm.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_fifo.vhd
    Info (12022): Found design unit 1: neorv32_fifo-neorv32_fifo_rtl File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_fifo.vhd Line: 67
    Info (12023): Found entity 1: neorv32_fifo File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_fifo.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_gpio.vhd
    Info (12022): Found design unit 1: neorv32_gpio-neorv32_gpio_rtl File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_gpio.vhd Line: 60
    Info (12023): Found entity 1: neorv32_gpio File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_gpio.vhd Line: 44
Info (12021): Found 4 design units, including 2 entities, in source file /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_icache.vhd
    Info (12022): Found design unit 1: neorv32_icache-neorv32_icache_rtl File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_icache.vhd Line: 77
    Info (12022): Found design unit 2: neorv32_icache_memory-neorv32_icache_memory_rtl File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_icache.vhd Line: 411
    Info (12023): Found entity 1: neorv32_icache File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_icache.vhd Line: 45
    Info (12023): Found entity 2: neorv32_icache_memory File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_icache.vhd Line: 384
Info (12021): Found 2 design units, including 1 entities, in source file /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_mtime.vhd
    Info (12022): Found design unit 1: neorv32_mtime-neorv32_mtime_rtl File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_mtime.vhd Line: 62
    Info (12023): Found entity 1: neorv32_mtime File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_mtime.vhd Line: 45
Info (12021): Found 2 design units, including 1 entities, in source file /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_neoled.vhd
    Info (12022): Found design unit 1: neorv32_neoled-neorv32_neoled_rtl File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_neoled.vhd Line: 79
    Info (12023): Found entity 1: neorv32_neoled File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_neoled.vhd Line: 56
Info (12021): Found 2 design units, including 1 entities, in source file /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_pwm.vhd
    Info (12022): Found design unit 1: neorv32_pwm-neorv32_pwm_rtl File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_pwm.vhd Line: 66
    Info (12023): Found entity 1: neorv32_pwm File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_pwm.vhd Line: 45
Info (12021): Found 2 design units, including 1 entities, in source file /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_slink.vhd
    Info (12022): Found design unit 1: neorv32_slink-neorv32_slink_rtl File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_slink.vhd Line: 77
    Info (12023): Found entity 1: neorv32_slink File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_slink.vhd Line: 47
Info (12021): Found 2 design units, including 1 entities, in source file /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_spi.vhd
    Info (12022): Found design unit 1: neorv32_spi-neorv32_spi_rtl File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_spi.vhd Line: 69
    Info (12023): Found entity 1: neorv32_spi File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_spi.vhd Line: 46
Info (12021): Found 2 design units, including 1 entities, in source file /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_sysinfo.vhd
    Info (12022): Found design unit 1: neorv32_sysinfo-neorv32_sysinfo_rtl File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_sysinfo.vhd Line: 106
    Info (12023): Found entity 1: neorv32_sysinfo File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_sysinfo.vhd Line: 45
Info (12021): Found 4 design units, including 2 entities, in source file /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_trng.vhd
    Info (12022): Found design unit 1: neorv32_trng-neorv32_trng_rtl File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_trng.vhd Line: 60
    Info (12022): Found design unit 2: neorv32_trng_ring_osc-neorv32_trng_ring_osc_rtl File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_trng.vhd Line: 316
    Info (12023): Found entity 1: neorv32_trng File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_trng.vhd Line: 47
    Info (12023): Found entity 2: neorv32_trng_ring_osc File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_trng.vhd Line: 304
Info (12021): Found 2 design units, including 1 entities, in source file /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_twi.vhd
    Info (12022): Found design unit 1: neorv32_twi-neorv32_twi_rtl File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_twi.vhd Line: 67
    Info (12023): Found entity 1: neorv32_twi File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_twi.vhd Line: 46
Info (12021): Found 2 design units, including 1 entities, in source file /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_uart.vhd
    Info (12022): Found design unit 1: neorv32_uart-neorv32_uart_rtl File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_uart.vhd Line: 98
    Info (12023): Found entity 1: neorv32_uart File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_uart.vhd Line: 68
Info (12021): Found 2 design units, including 1 entities, in source file /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_wdt.vhd
    Info (12022): Found design unit 1: neorv32_wdt-neorv32_wdt_rtl File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_wdt.vhd Line: 70
    Info (12023): Found entity 1: neorv32_wdt File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_wdt.vhd Line: 50
Info (12021): Found 2 design units, including 1 entities, in source file /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_wishbone.vhd
    Info (12022): Found design unit 1: neorv32_wishbone-neorv32_wishbone_rtl File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_wishbone.vhd Line: 95
    Info (12023): Found entity 1: neorv32_wishbone File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_wishbone.vhd Line: 50
Info (12021): Found 2 design units, including 1 entities, in source file /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_xirq.vhd
    Info (12022): Found design unit 1: neorv32_xirq-neorv32_xirq_rtl File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_xirq.vhd Line: 71
    Info (12023): Found entity 1: neorv32_xirq File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_xirq.vhd Line: 49
Info (12021): Found 2 design units, including 1 entities, in source file src/wb_intercon/wb_intercon.vhd
    Info (12022): Found design unit 1: wb_intercon-syn File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32_sdram/neorv32-examples/de0-nano/test_prav_zvezan/de0n-neorv32-sdram-direct/hw/src/wb_intercon/wb_intercon.vhd Line: 79
    Info (12023): Found entity 1: wb_intercon File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32_sdram/neorv32-examples/de0-nano/test_prav_zvezan/de0n-neorv32-sdram-direct/hw/src/wb_intercon/wb_intercon.vhd Line: 45
Info (12021): Found 2 design units, including 1 entities, in source file src/wb_sdram_direct/wb_sdram.vhd
    Info (12022): Found design unit 1: wb_sdram-syn File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32_sdram/neorv32-examples/de0-nano/test_prav_zvezan/de0n-neorv32-sdram-direct/hw/src/wb_sdram_direct/wb_sdram.vhd Line: 78
    Info (12023): Found entity 1: wb_sdram File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32_sdram/neorv32-examples/de0-nano/test_prav_zvezan/de0n-neorv32-sdram-direct/hw/src/wb_sdram_direct/wb_sdram.vhd Line: 45
Info (12021): Found 2 design units, including 1 entities, in source file src/wb_sdram_direct/sdram.vhd
    Info (12022): Found design unit 1: sdram-arch File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32_sdram/neorv32-examples/de0-nano/test_prav_zvezan/de0n-neorv32-sdram-direct/hw/src/wb_sdram_direct/sdram.vhd Line: 129
    Info (12023): Found entity 1: sdram File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32_sdram/neorv32-examples/de0-nano/test_prav_zvezan/de0n-neorv32-sdram-direct/hw/src/wb_sdram_direct/sdram.vhd Line: 44
Info (12021): Found 2 design units, including 1 entities, in source file src/top.vhd
    Info (12022): Found design unit 1: top-syn File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32_sdram/neorv32-examples/de0-nano/test_prav_zvezan/de0n-neorv32-sdram-direct/hw/src/top.vhd Line: 108
    Info (12023): Found entity 1: top File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32_sdram/neorv32-examples/de0-nano/test_prav_zvezan/de0n-neorv32-sdram-direct/hw/src/top.vhd Line: 50
Info (12021): Found 2 design units, including 1 entities, in source file /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_gptmr.vhd
    Info (12022): Found design unit 1: neorv32_gptmr-neorv32_gptmr_rtl File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_gptmr.vhd Line: 65
    Info (12023): Found entity 1: neorv32_gptmr File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_gptmr.vhd Line: 47
Info (12127): Elaborating entity "top" for the top level hierarchy
Warning (10445): VHDL Subtype or Type Declaration warning at top.vhd(360): subtype or type has null range File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32_sdram/neorv32-examples/de0-nano/test_prav_zvezan/de0n-neorv32-sdram-direct/hw/src/top.vhd Line: 360
Warning (10445): VHDL Subtype or Type Declaration warning at top.vhd(374): subtype or type has null range File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32_sdram/neorv32-examples/de0-nano/test_prav_zvezan/de0n-neorv32-sdram-direct/hw/src/top.vhd Line: 374
Info (12128): Elaborating entity "pll_sys" for hierarchy "pll_sys:inst_pll_sys" File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32_sdram/neorv32-examples/de0-nano/test_prav_zvezan/de0n-neorv32-sdram-direct/hw/src/top.vhd Line: 436
Info (12128): Elaborating entity "altpll" for hierarchy "pll_sys:inst_pll_sys|altpll:altpll_component" File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32_sdram/neorv32-examples/de0-nano/test_prav_zvezan/de0n-neorv32-sdram-direct/hw/src/pll/pll_sys.vhd Line: 149
Info (12130): Elaborated megafunction instantiation "pll_sys:inst_pll_sys|altpll:altpll_component" File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32_sdram/neorv32-examples/de0-nano/test_prav_zvezan/de0n-neorv32-sdram-direct/hw/src/pll/pll_sys.vhd Line: 149
Info (12133): Instantiated megafunction "pll_sys:inst_pll_sys|altpll:altpll_component" with the following parameter: File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32_sdram/neorv32-examples/de0-nano/test_prav_zvezan/de0n-neorv32-sdram-direct/hw/src/pll/pll_sys.vhd Line: 149
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "2"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "1"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "2"
    Info (12134): Parameter "clk1_phase_shift" = "-1500"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll_sys"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "ON"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_sys_altpll.v
    Info (12023): Found entity 1: pll_sys_altpll File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32_sdram/neorv32-examples/de0-nano/test_prav_zvezan/de0n-neorv32-sdram-direct/hw/db/pll_sys_altpll.v Line: 31
Info (12128): Elaborating entity "pll_sys_altpll" for hierarchy "pll_sys:inst_pll_sys|altpll:altpll_component|pll_sys_altpll:auto_generated" File: /mnt/a4b5d085-eea2-4a2e-847d-8e6738b9fd2c/fpga/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "neorv32_top" for hierarchy "neorv32_top:neorv32_top_inst" File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32_sdram/neorv32-examples/de0-nano/test_prav_zvezan/de0n-neorv32-sdram-direct/hw/src/top.vhd Line: 478
Warning (10445): VHDL Subtype or Type Declaration warning at neorv32_top.vhd(205): subtype or type has null range File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_top.vhd Line: 205
Warning (10445): VHDL Subtype or Type Declaration warning at neorv32_top.vhd(219): subtype or type has null range File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_top.vhd Line: 219
Info (10544): VHDL Assertion Statement at neorv32_top.vhd(343): assertion is false - report "NEORV32 PROCESSOR IO Configuration: GPIO MTIME UART0 " (NOTE) File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_top.vhd Line: 343
Info (10544): VHDL Assertion Statement at neorv32_top.vhd(366): assertion is false - report "NEORV32 PROCESSOR CONFIG NOTE: Boot configuration: Indirect boot via bootloader (processor-internal BOOTROM)." (NOTE) File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_top.vhd Line: 366
Info (10544): VHDL Assertion Statement at neorv32_top.vhd(391): assertion is false - report "NEORV32 PROCESSOR CONFIG NOTE: Implementing on-chip debugger (OCD)." (NOTE) File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_top.vhd Line: 391
Warning (10296): VHDL warning at neorv32_top.vhd(1211): ignored assignment of value to null range File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_top.vhd Line: 1211
Info (12128): Elaborating entity "neorv32_cpu" for hierarchy "neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst" File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_top.vhd Line: 453
Info (10544): VHDL Assertion Statement at neorv32_cpu.vhd(169): assertion is false - report "NEORV32 CPU ISA Configuration (MARCH): RV32IMACBU_Zicsr_Zicntr_Zifencei_Zfinx_Debug" (NOTE) File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_cpu.vhd Line: 169
Info (10544): VHDL Assertion Statement at neorv32_cpu.vhd(191): assertion is false - report "NEORV32 CPU CONFIG NOTE: Implementing NO dedicated hardware reset for uncritical registers (default, might reduce area). Set package constant <dedicated_reset_c> = TRUE to configure a DEFINED reset value for all CPU registers." (NOTE) File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_cpu.vhd Line: 191
Info (12128): Elaborating entity "neorv32_cpu_control" for hierarchy "neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst" File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_cpu.vhd Line: 239
Warning (10445): VHDL Subtype or Type Declaration warning at neorv32_cpu_control.vhd(263): subtype or type has null range File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_cpu_control.vhd Line: 263
Warning (10445): VHDL Subtype or Type Declaration warning at neorv32_cpu_control.vhd(264): subtype or type has null range File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_cpu_control.vhd Line: 264
Warning (10445): VHDL Subtype or Type Declaration warning at neorv32_cpu_control.vhd(266): subtype or type has null range File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_cpu_control.vhd Line: 266
Warning (10445): VHDL Subtype or Type Declaration warning at neorv32_cpu_control.vhd(267): subtype or type has null range File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_cpu_control.vhd Line: 267
Warning (10445): VHDL Subtype or Type Declaration warning at neorv32_cpu_control.vhd(268): subtype or type has null range File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_cpu_control.vhd Line: 268
Warning (10445): VHDL Subtype or Type Declaration warning at neorv32_cpu_control.vhd(269): subtype or type has null range File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_cpu_control.vhd Line: 269
Warning (10445): VHDL Subtype or Type Declaration warning at neorv32_cpu_control.vhd(293): subtype or type has null range File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_cpu_control.vhd Line: 293
Warning (10445): VHDL Subtype or Type Declaration warning at neorv32_cpu_control.vhd(363): subtype or type has null range File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_cpu_control.vhd Line: 363
Warning (10445): VHDL Subtype or Type Declaration warning at neorv32_cpu_control.vhd(2417): subtype or type has null range File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_cpu_control.vhd Line: 2417
Warning (10445): VHDL Subtype or Type Declaration warning at neorv32_cpu_control.vhd(2379): subtype or type has null range File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_cpu_control.vhd Line: 2379
Warning (10296): VHDL warning at neorv32_cpu_control.vhd(2446): ignored assignment of value to null range File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_cpu_control.vhd Line: 2446
Warning (10296): VHDL warning at neorv32_cpu_control.vhd(2452): ignored assignment of value to null range File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_cpu_control.vhd Line: 2452
Info (12128): Elaborating entity "neorv32_fifo" for hierarchy "neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|neorv32_fifo:instr_prefetch_buffer" File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_cpu_control.vhd Line: 460
Info (12128): Elaborating entity "neorv32_cpu_decompressor" for hierarchy "neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|neorv32_cpu_decompressor:\neorv32_cpu_decompressor_inst_true:neorv32_cpu_decompressor_inst" File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_cpu_control.vhd Line: 597
Info (12128): Elaborating entity "neorv32_cpu_regfile" for hierarchy "neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst" File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_cpu.vhd Line: 320
Info (12128): Elaborating entity "neorv32_cpu_alu" for hierarchy "neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst" File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_cpu.vhd Line: 339
Info (12128): Elaborating entity "neorv32_cpu_cp_shifter" for hierarchy "neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst" File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_cpu_alu.vhd Line: 246
Info (12128): Elaborating entity "neorv32_cpu_cp_muldiv" for hierarchy "neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_muldiv:\neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst" File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_cpu_alu.vhd Line: 269
Info (12128): Elaborating entity "neorv32_cpu_cp_bitmanip" for hierarchy "neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_bitmanip:\neorv32_cpu_cp_bitmanip_inst_true:neorv32_cpu_cp_bitmanip_inst" File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_cpu_alu.vhd Line: 300
Info (10544): VHDL Assertion Statement at neorv32_cpu_cp_bitmanip.vhd(147): assertion is false - report "Implementing bit-manipulation (B) sub-extensions: ZbbZba" (NOTE) File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_cpu_cp_bitmanip.vhd Line: 147
Info (12128): Elaborating entity "neorv32_cpu_cp_fpu" for hierarchy "neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst" File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_cpu_alu.vhd Line: 332
Info (12128): Elaborating entity "neorv32_cpu_cp_fpu_f2i" for hierarchy "neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|neorv32_cpu_cp_fpu_f2i:neorv32_cpu_cp_fpu_f2i_inst" File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_cpu_cp_fpu.vhd Line: 542
Info (12128): Elaborating entity "neorv32_cpu_cp_fpu_normalizer" for hierarchy "neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|neorv32_cpu_cp_fpu_normalizer:neorv32_cpu_cp_fpu_normalizer_inst" File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_cpu_cp_fpu.vhd Line: 1097
Info (12128): Elaborating entity "neorv32_cpu_bus" for hierarchy "neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_bus:neorv32_cpu_bus_inst" File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_cpu.vhd Line: 373
Warning (10445): VHDL Subtype or Type Declaration warning at neorv32_cpu_bus.vhd(150): subtype or type has null range File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_cpu_bus.vhd Line: 150
Warning (10445): VHDL Subtype or Type Declaration warning at neorv32_cpu_bus.vhd(156): subtype or type has null range File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_cpu_bus.vhd Line: 156
Warning (10445): VHDL Subtype or Type Declaration warning at neorv32_cpu_bus.vhd(157): subtype or type has null range File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_cpu_bus.vhd Line: 157
Warning (10445): VHDL Subtype or Type Declaration warning at neorv32_cpu_bus.vhd(158): subtype or type has null range File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_cpu_bus.vhd Line: 158
Warning (10445): VHDL Subtype or Type Declaration warning at neorv32_cpu_bus.vhd(159): subtype or type has null range File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_cpu_bus.vhd Line: 159
Warning (10445): VHDL Subtype or Type Declaration warning at neorv32_cpu_bus.vhd(160): subtype or type has null range File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_cpu_bus.vhd Line: 160
Warning (10445): VHDL Subtype or Type Declaration warning at neorv32_cpu_bus.vhd(474): subtype or type has null range File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_cpu_bus.vhd Line: 474
Warning (10445): VHDL Subtype or Type Declaration warning at neorv32_cpu_bus.vhd(462): subtype or type has null range File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_cpu_bus.vhd Line: 462
Warning (10445): VHDL Subtype or Type Declaration warning at neorv32_cpu_bus.vhd(487): subtype or type has null range File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_cpu_bus.vhd Line: 487
Info (12128): Elaborating entity "neorv32_busswitch" for hierarchy "neorv32_top:neorv32_top_inst|neorv32_busswitch:neorv32_busswitch_inst" File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_top.vhd Line: 608
Info (12128): Elaborating entity "neorv32_bus_keeper" for hierarchy "neorv32_top:neorv32_top_inst|neorv32_bus_keeper:neorv32_bus_keeper_inst" File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_top.vhd Line: 678
Info (12128): Elaborating entity "neorv32_imem" for hierarchy "neorv32_top:neorv32_top_inst|neorv32_imem:\neorv32_int_imem_inst_true:neorv32_int_imem_inst" File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_top.vhd Line: 712
Info (10544): VHDL Assertion Statement at neorv32_imem.cyclone2.vhd(90): assertion is false - report "NEORV32 PROCESSOR CONFIG NOTE: Using CYCLONE-2-optimized HDL style IMEM." (NOTE) File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/mem/neorv32_imem.cyclone2.vhd Line: 90
Info (10544): VHDL Assertion Statement at neorv32_imem.cyclone2.vhd(94): assertion is false - report "NEORV32 PROCESSOR CONFIG NOTE: Implementing processor-internal IMEM as blank RAM (32768 bytes)." (NOTE) File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/mem/neorv32_imem.cyclone2.vhd Line: 94
Info (12128): Elaborating entity "neorv32_dmem" for hierarchy "neorv32_top:neorv32_top_inst|neorv32_dmem:\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst" File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_top.vhd Line: 741
Info (10544): VHDL Assertion Statement at neorv32_dmem.cyclone2.vhd(73): assertion is false - report "NEORV32 PROCESSOR CONFIG NOTE: Using CYCLONE-2-optimized HDL style DMEM." (NOTE) File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/mem/neorv32_dmem.cyclone2.vhd Line: 73
Info (10544): VHDL Assertion Statement at neorv32_dmem.cyclone2.vhd(74): assertion is false - report "NEORV32 PROCESSOR CONFIG NOTE: Implementing processor-internal DMEM (RAM, 16384 bytes)." (NOTE) File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/mem/neorv32_dmem.cyclone2.vhd Line: 74
Info (12128): Elaborating entity "neorv32_boot_rom" for hierarchy "neorv32_top:neorv32_top_inst|neorv32_boot_rom:\neorv32_boot_rom_inst_true:neorv32_boot_rom_inst" File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_top.vhd Line: 769
Info (10544): VHDL Assertion Statement at neorv32_boot_rom.vhd(79): assertion is false - report "NEORV32 PROCESSOR CONFIG NOTE: Implementing internal bootloader ROM (4096 bytes)." (NOTE) File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_boot_rom.vhd Line: 79
Info (12128): Elaborating entity "neorv32_wishbone" for hierarchy "neorv32_top:neorv32_top_inst|neorv32_wishbone:\neorv32_wishbone_inst_true:neorv32_wishbone_inst" File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_top.vhd Line: 793
Info (10544): VHDL Assertion Statement at neorv32_wishbone.vhd(137): assertion is false - report "NEORV32 PROCESSOR CONFIG NOTE: External Bus Interface - Implementing STANDARD Wishbone protocol." (NOTE) File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_wishbone.vhd Line: 137
Info (10544): VHDL Assertion Statement at neorv32_wishbone.vhd(141): assertion is false - report "NEORV32 PROCESSOR CONFIG NOTE: External Bus Interface - Implementing auto-timeout (255 cycles)." (NOTE) File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_wishbone.vhd Line: 141
Info (10544): VHDL Assertion Statement at neorv32_wishbone.vhd(145): assertion is false - report "NEORV32 PROCESSOR CONFIG NOTE: External Bus Interface - Implementing LITTLE-endian byte order." (NOTE) File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_wishbone.vhd Line: 145
Info (10544): VHDL Assertion Statement at neorv32_wishbone.vhd(149): assertion is false - report "NEORV32 PROCESSOR CONFIG NOTE: External Bus Interface - Implementing registered RX path." (NOTE) File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_wishbone.vhd Line: 149
Info (12128): Elaborating entity "neorv32_gpio" for hierarchy "neorv32_top:neorv32_top_inst|neorv32_gpio:\neorv32_gpio_inst_true:neorv32_gpio_inst" File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_top.vhd Line: 906
Info (12128): Elaborating entity "neorv32_mtime" for hierarchy "neorv32_top:neorv32_top_inst|neorv32_mtime:\neorv32_mtime_inst_true:neorv32_mtime_inst" File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_top.vhd Line: 968
Info (12128): Elaborating entity "neorv32_uart" for hierarchy "neorv32_top:neorv32_top_inst|neorv32_uart:\neorv32_uart0_inst_true:neorv32_uart0_inst" File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_top.vhd Line: 1018
Info (12128): Elaborating entity "neorv32_fifo" for hierarchy "neorv32_top:neorv32_top_inst|neorv32_uart:\neorv32_uart0_inst_true:neorv32_uart0_inst|neorv32_fifo:tx_engine_fifo_inst" File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_uart.vhd Line: 321
Warning (10445): VHDL Subtype or Type Declaration warning at neorv32_fifo.vhd(127): subtype or type has null range File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_fifo.vhd Line: 127
Warning (10445): VHDL Subtype or Type Declaration warning at neorv32_fifo.vhd(169): subtype or type has null range File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_fifo.vhd Line: 169
Info (12128): Elaborating entity "neorv32_fifo" for hierarchy "neorv32_top:neorv32_top_inst|neorv32_uart:\neorv32_uart0_inst_true:neorv32_uart0_inst|neorv32_fifo:rx_engine_fifo_inst" File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_uart.vhd Line: 491
Warning (10445): VHDL Subtype or Type Declaration warning at neorv32_fifo.vhd(127): subtype or type has null range File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_fifo.vhd Line: 127
Warning (10445): VHDL Subtype or Type Declaration warning at neorv32_fifo.vhd(169): subtype or type has null range File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_fifo.vhd Line: 169
Info (12128): Elaborating entity "neorv32_sysinfo" for hierarchy "neorv32_top:neorv32_top_inst|neorv32_sysinfo:neorv32_sysinfo_inst" File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_top.vhd Line: 1389
Info (12128): Elaborating entity "neorv32_debug_dm" for hierarchy "neorv32_top:neorv32_top_inst|neorv32_debug_dm:\neorv32_neorv32_debug_dm_true:neorv32_debug_dm_inst" File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_top.vhd Line: 1461
Info (12128): Elaborating entity "neorv32_debug_dtm" for hierarchy "neorv32_top:neorv32_top_inst|neorv32_debug_dtm:\neorv32_neorv32_debug_dtm_true:neorv32_debug_dtm_inst" File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_top.vhd Line: 1508
Info (12128): Elaborating entity "wb_intercon" for hierarchy "wb_intercon:inst_wb_intercon" File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32_sdram/neorv32-examples/de0-nano/test_prav_zvezan/de0n-neorv32-sdram-direct/hw/src/top.vhd Line: 562
Info (12128): Elaborating entity "wb_sdram" for hierarchy "wb_sdram:inst_wb_sdram" File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32_sdram/neorv32-examples/de0-nano/test_prav_zvezan/de0n-neorv32-sdram-direct/hw/src/top.vhd Line: 594
Info (12128): Elaborating entity "sdram" for hierarchy "wb_sdram:inst_wb_sdram|sdram:inst_sdram" File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32_sdram/neorv32-examples/de0-nano/test_prav_zvezan/de0n-neorv32-sdram-direct/hw/src/wb_sdram_direct/wb_sdram.vhd Line: 221
Info (19000): Inferred 10 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|reg_file_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to BIDIR_DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_REG_B set to CLOCK0
        Info (286033): Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "neorv32_top:neorv32_top_inst|neorv32_imem:\neorv32_int_imem_inst_true:neorv32_int_imem_inst|mem_ram_b1_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 13
        Info (286033): Parameter NUMWORDS_A set to 8192
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "neorv32_top:neorv32_top_inst|neorv32_dmem:\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|mem_ram_b1_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 12
        Info (286033): Parameter NUMWORDS_A set to 4096
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "neorv32_top:neorv32_top_inst|neorv32_imem:\neorv32_int_imem_inst_true:neorv32_int_imem_inst|mem_ram_b0_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 13
        Info (286033): Parameter NUMWORDS_A set to 8192
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "neorv32_top:neorv32_top_inst|neorv32_dmem:\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|mem_ram_b0_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 12
        Info (286033): Parameter NUMWORDS_A set to 4096
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "neorv32_top:neorv32_top_inst|neorv32_imem:\neorv32_int_imem_inst_true:neorv32_int_imem_inst|mem_ram_b3_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 13
        Info (286033): Parameter NUMWORDS_A set to 8192
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "neorv32_top:neorv32_top_inst|neorv32_dmem:\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|mem_ram_b3_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 12
        Info (286033): Parameter NUMWORDS_A set to 4096
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "neorv32_top:neorv32_top_inst|neorv32_imem:\neorv32_int_imem_inst_true:neorv32_int_imem_inst|mem_ram_b2_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 13
        Info (286033): Parameter NUMWORDS_A set to 8192
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "neorv32_top:neorv32_top_inst|neorv32_dmem:\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|mem_ram_b2_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 12
        Info (286033): Parameter NUMWORDS_A set to 4096
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276031): Inferred altsyncram megafunction from the following design logic: "neorv32_top:neorv32_top_inst|neorv32_boot_rom:\neorv32_boot_rom_inst_true:neorv32_boot_rom_inst|Mux26_rtl_0"
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter RAM_BLOCK_TYPE set to AUTO
        Info (286033): Parameter INIT_FILE set to de0n-neorv32-sdram-direct.top0.rtl.mif
Info (278001): Inferred 1 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|Mult0" File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_cpu_cp_fpu.vhd Line: 623
Info (12130): Elaborated megafunction instantiation "neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file_rtl_0"
Info (12133): Instantiated megafunction "neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "5"
    Info (12134): Parameter "WIDTHAD_B" = "5"
    Info (12134): Parameter "NUMWORDS_A" = "32"
    Info (12134): Parameter "NUMWORDS_B" = "32"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_REG_B" = "CLOCK0"
    Info (12134): Parameter "WRCONTROL_WRADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_PORT_A" = "OLD_DATA"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_icu1.tdf
    Info (12023): Found entity 1: altsyncram_icu1 File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32_sdram/neorv32-examples/de0-nano/test_prav_zvezan/de0n-neorv32-sdram-direct/hw/db/altsyncram_icu1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "neorv32_top:neorv32_top_inst|neorv32_imem:\neorv32_int_imem_inst_true:neorv32_int_imem_inst|altsyncram:mem_ram_b1_rtl_0"
Info (12133): Instantiated megafunction "neorv32_top:neorv32_top_inst|neorv32_imem:\neorv32_int_imem_inst_true:neorv32_int_imem_inst|altsyncram:mem_ram_b1_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "SINGLE_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "13"
    Info (12134): Parameter "NUMWORDS_A" = "8192"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2h41.tdf
    Info (12023): Found entity 1: altsyncram_2h41 File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32_sdram/neorv32-examples/de0-nano/test_prav_zvezan/de0n-neorv32-sdram-direct/hw/db/altsyncram_2h41.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "neorv32_top:neorv32_top_inst|neorv32_dmem:\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b1_rtl_0"
Info (12133): Instantiated megafunction "neorv32_top:neorv32_top_inst|neorv32_dmem:\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b1_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "SINGLE_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "12"
    Info (12134): Parameter "NUMWORDS_A" = "4096"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0h41.tdf
    Info (12023): Found entity 1: altsyncram_0h41 File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32_sdram/neorv32-examples/de0-nano/test_prav_zvezan/de0n-neorv32-sdram-direct/hw/db/altsyncram_0h41.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "neorv32_top:neorv32_top_inst|neorv32_boot_rom:\neorv32_boot_rom_inst_true:neorv32_boot_rom_inst|altsyncram:Mux26_rtl_0"
Info (12133): Instantiated megafunction "neorv32_top:neorv32_top_inst|neorv32_boot_rom:\neorv32_boot_rom_inst_true:neorv32_boot_rom_inst|altsyncram:Mux26_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "1024"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "RAM_BLOCK_TYPE" = "AUTO"
    Info (12134): Parameter "INIT_FILE" = "de0n-neorv32-sdram-direct.top0.rtl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_8l11.tdf
    Info (12023): Found entity 1: altsyncram_8l11 File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32_sdram/neorv32-examples/de0-nano/test_prav_zvezan/de0n-neorv32-sdram-direct/hw/db/altsyncram_8l11.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|lpm_mult:Mult0" File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_cpu_cp_fpu.vhd Line: 623
Info (12133): Instantiated megafunction "neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|lpm_mult:Mult0" with the following parameter: File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_cpu_cp_fpu.vhd Line: 623
    Info (12134): Parameter "LPM_WIDTHA" = "24"
    Info (12134): Parameter "LPM_WIDTHB" = "24"
    Info (12134): Parameter "LPM_WIDTHP" = "48"
    Info (12134): Parameter "LPM_WIDTHR" = "48"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_bdt.tdf
    Info (12023): Found entity 1: mult_bdt File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32_sdram/neorv32-examples/de0-nano/test_prav_zvezan/de0n-neorv32-sdram-direct/hw/db/mult_bdt.tdf Line: 31
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13014): Ignored 128 buffer(s)
    Info (13019): Ignored 128 SOFT buffer(s)
Info (13000): Registers with preset signals will power-up high File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32_sdram/neorv32-examples/de0-nano/test_prav_zvezan/de0n-neorv32-sdram-direct/hw/src/wb_sdram_direct/sdram.vhd Line: 326
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286030): Timing-Driven Synthesis is running
Info (17049): 28 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 7421 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 8 input pins
    Info (21059): Implemented 33 output pins
    Info (21060): Implemented 16 bidirectional pins
    Info (21061): Implemented 7228 logic cells
    Info (21064): Implemented 128 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 7 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 32 warnings
    Info: Peak virtual memory: 513 megabytes
    Info: Processing ended: Sat Apr  2 14:54:54 2022
    Info: Elapsed time: 00:00:32
    Info: Total CPU time (on all processors): 00:00:39


