*********************************************************************************
Commit: 568ca3ca850ecdcb90903be3fea6486d83ac408d 
*********************************************************************************

[BoardPkg], [PlatformPkg]

  RKL-S: OC RVP Rework SMLink0
  
  HW rework use GPP_D9/10 as SMLink0 to replace GPP_C3/4.
  So GPP_C3/4 should change to HiZ, GPP_D9/10 use default native function 1.
  I2C2 on GPP_C3/4 should be disabled in default.
  
  Hsd-es-id: N/A
  Change-Id: Ib9ff8f2f753d19bc0f9832d7b8c72cb4e45f0c02
  Original commit hash: fff01a1a4ee608b352cb7e1a89b4ef40a1e5e8ef
  
  RocketLakeBoardPkg/RocketLakeSBoards/Include/RocketLakeSBoardConfigPatchTable.h
  RocketLakeBoardPkg/RocketLakeSBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
  RocketLakeBoardPkg/RocketLakeSBoards/Library/BoardInitLib/Pei/GpioTableRklSPostMem.h
  RocketLakePlatSamplePkg/Setup/PchSetup.hfr
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: HW

*********************************************************************************
Commit: b1598db8c162a28ba4ddd1498b9718c1eb454e57 
*********************************************************************************

[BoardPkg]

  RKL-S: OC board use internal clock in DCC mode
  
  The DCC mode is only for BCLK and not SRC Clocks which should still come from PCH.
  
  Hsd-es-id: N/A
  Change-Id: I5bf4a6ebe2a532719315b7a7799ae0f61f46e0f2
  Original commit hash: 4c4ffb18b1aba68500e63d80a56257db154e87b5
  
  RocketLakeBoardPkg/RocketLakeSBoards/Library/BoardInitLib/Pei/BoardPchInitPreMemLib.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: a00fd9c31200f0a165150bfa0aa9ff470e658d24 
*********************************************************************************

[SiliconPkg]

  [RKL][MRC] Enable TAT Gear2
  
  description:
  - TAT fixes for pass with gear 2, move also to step 1 in gea2.
  
  Hsd-es-id: 16012185320
  Change-Id: I51d08518cf7801d3a936248a2729abaf3a577187
  Original commit hash: 794e51a80aa8023ec996f5b88bfa0d84ab6b71fe
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/MiniBios/MEMORY/MrcSetup.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: step

*********************************************************************************
Commit: 238acbe1d3a47759238ffe6bcfffe9dba8dd07ae 
*********************************************************************************

[PlatformPkg]

  [RKLS+CMLH/TGPH][Security] BIOS Guard Module Update 0x133E (2.0.4926)
  
  * Integrate BIOS Guard module 0x133E (2.0.4926) - Production Signed
  * Increased BIOS SVN to 1514
  Hsd-es-id: 22011763656
  
  Change-Id: Ie9df616e1f03b124dbce8fb341f935cb8ebbb69a
  Original commit hash: e2700dace206ddbd2593a66c882f9c0200950b9e
  
  RocketLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: security

*********************************************************************************
Commit: f71a47041a5bcea623864d91882bbe5d6d8fecc0 
*********************************************************************************

[SiliconPkg]

  [RKL][MRC] fix for dimm1 vref is not programmed to CR && MRC frequency not capped by fuses.
  
  [Issue/Feature Description]
  1. dimm1 vref is not programmed to CR
  
  [Resolution]
  1. Correct the ddr4_dimm1_mr6_vref formula
  2. add twodpc_support = 1 id DIMM1 exist.
  
  Hsd-es-id: NA
  Change-Id: I9ba55956843352912fce6a92ac98f81bda6d4f36
  Original commit hash: d34ca00abff7eb624715758730cc72e2c90e3b07
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: fuse

################################################################################

Report Summary: Backstop found 5 suspect commits for review 

Warnings Found:
  Commit: 568ca3c    --Commit Message Contains Key Word: HW
  Commit: b1598db    --Commit Message Contains Key Word: internal
  Commit: a00fd9c    --Commit Message Contains Key Word: step
  Commit: 238acbe    --Commit Message Contains Key Word: security
  Commit: f71a470    --Commit Message Contains Key Word: fuse
