// Seed: 4186749704
module module_0 (
    input tri  id_0,
    input tri1 id_1
);
  wire id_3;
endmodule
module module_1 (
    input tri0 id_0,
    output supply0 id_1,
    output wand id_2,
    input uwire id_3,
    input tri id_4,
    input supply1 id_5,
    input tri0 id_6,
    input tri1 id_7,
    output wire id_8,
    input supply0 id_9,
    output uwire id_10,
    output wire id_11,
    output wor id_12,
    input uwire id_13,
    input supply1 id_14
);
  wire id_16;
  assign id_10 = 1;
  module_0(
      id_6, id_5
  );
  wire id_17;
endmodule
