Project Informatione:\documents\science\computer_circuity\labs\palevo\pustovit\lab2\lab2.rpt

MAX+plus II Compiler Report File
Version 10.1 06/12/2001
Compiled: 10/13/2012 20:08:11

Copyright (C) 1988-2001 Altera Corporation
Any megafunction design, and related net list (encrypted or decrypted),
support information, device programming or simulation file, and any other
associated documentation or information provided by Altera or a partner
under Altera's Megafunction Partnership Program may be used only to
program PLD devices (but not masked PLD devices) from Altera.  Any other
use of such megafunction design, net list, support information, device
programming or simulation file, or any other related documentation or
information is prohibited for any other purpose, including, but not
limited to modification, reverse engineering, de-compiling, or use with
any other silicon devices, unless such use is explicitly licensed under
a separate agreement with Altera or a megafunction partner.  Title to
the intellectual property, including patents, copyrights, trademarks,
trade secrets, or maskworks, embodied in any such megafunction design,
net list, support information, device programming or simulation file, or
any other related documentation or information provided by Altera or a
megafunction partner, remains with Altera, the megafunction partner, or
their respective licensors.  No other licenses, including any licenses
needed under any third party's intellectual property, are provided herein.



***** Project compilation was successful




** DEVICE SUMMARY **

Chip/                     Input   Output   Bidir         Shareable
POF       Device          Pins    Pins     Pins     LCs  Expanders  % Utilized

lab2      EPM9320RC208-15  52       75       0      187     93          58 %

User Pins:                 52       75       0  



Project Informatione:\documents\science\computer_circuity\labs\palevo\pustovit\lab2\lab2.rpt

** FILE HIERARCHY **



|xi:4|
|xi:4|adapter:9|
|xi:4|adapter:13|
|xi:4|adapter:14|
|xi:4|adapter:11|
|xi:4|adapter:12|
|xi:4|adapter:10|
|xi:4|and5:17|
|xi:4|and5:24|
|xi:4|and5:23|
|xi:4|and5:22|
|xi:27|
|xi:27|adapter:9|
|xi:27|adapter:13|
|xi:27|adapter:14|
|xi:27|adapter:11|
|xi:27|adapter:12|
|xi:27|adapter:10|
|xi:27|and5:17|
|xi:27|and5:24|
|xi:27|and5:23|
|xi:27|and5:22|
|xi:26|
|xi:26|adapter:9|
|xi:26|adapter:13|
|xi:26|adapter:14|
|xi:26|adapter:11|
|xi:26|adapter:12|
|xi:26|adapter:10|
|xi:26|and5:17|
|xi:26|and5:24|
|xi:26|and5:23|
|xi:26|and5:22|
|xi:25|
|xi:25|adapter:9|
|xi:25|adapter:13|
|xi:25|adapter:14|
|xi:25|adapter:11|
|xi:25|adapter:12|
|xi:25|adapter:10|
|xi:25|and5:17|
|xi:25|and5:24|
|xi:25|and5:23|
|xi:25|and5:22|
|xi:24|
|xi:24|adapter:9|
|xi:24|adapter:13|
|xi:24|adapter:14|
|xi:24|adapter:11|
|xi:24|adapter:12|
|xi:24|adapter:10|
|xi:24|and5:17|
|xi:24|and5:24|
|xi:24|and5:23|
|xi:24|and5:22|
|xi:23|
|xi:23|adapter:9|
|xi:23|adapter:13|
|xi:23|adapter:14|
|xi:23|adapter:11|
|xi:23|adapter:12|
|xi:23|adapter:10|
|xi:23|and5:17|
|xi:23|and5:24|
|xi:23|and5:23|
|xi:23|and5:22|
|xi:22|
|xi:22|adapter:9|
|xi:22|adapter:13|
|xi:22|adapter:14|
|xi:22|adapter:11|
|xi:22|adapter:12|
|xi:22|adapter:10|
|xi:22|and5:17|
|xi:22|and5:24|
|xi:22|and5:23|
|xi:22|and5:22|
|xi:21|
|xi:21|adapter:9|
|xi:21|adapter:13|
|xi:21|adapter:14|
|xi:21|adapter:11|
|xi:21|adapter:12|
|xi:21|adapter:10|
|xi:21|and5:17|
|xi:21|and5:24|
|xi:21|and5:23|
|xi:21|and5:22|
|xi:20|
|xi:20|adapter:9|
|xi:20|adapter:13|
|xi:20|adapter:14|
|xi:20|adapter:11|
|xi:20|adapter:12|
|xi:20|adapter:10|
|xi:20|and5:17|
|xi:20|and5:24|
|xi:20|and5:23|
|xi:20|and5:22|
|xi:19|
|xi:19|adapter:9|
|xi:19|adapter:13|
|xi:19|adapter:14|
|xi:19|adapter:11|
|xi:19|adapter:12|
|xi:19|adapter:10|
|xi:19|and5:17|
|xi:19|and5:24|
|xi:19|and5:23|
|xi:19|and5:22|
|xi:18|
|xi:18|adapter:9|
|xi:18|adapter:13|
|xi:18|adapter:14|
|xi:18|adapter:11|
|xi:18|adapter:12|
|xi:18|adapter:10|
|xi:18|and5:17|
|xi:18|and5:24|
|xi:18|and5:23|
|xi:18|and5:22|
|xi:17|
|xi:17|adapter:9|
|xi:17|adapter:13|
|xi:17|adapter:14|
|xi:17|adapter:11|
|xi:17|adapter:12|
|xi:17|adapter:10|
|xi:17|and5:17|
|xi:17|and5:24|
|xi:17|and5:23|
|xi:17|and5:22|
|xi:16|
|xi:16|adapter:9|
|xi:16|adapter:13|
|xi:16|adapter:14|
|xi:16|adapter:11|
|xi:16|adapter:12|
|xi:16|adapter:10|
|xi:16|and5:17|
|xi:16|and5:24|
|xi:16|and5:23|
|xi:16|and5:22|
|xi:15|
|xi:15|adapter:9|
|xi:15|adapter:13|
|xi:15|adapter:14|
|xi:15|adapter:11|
|xi:15|adapter:12|
|xi:15|adapter:10|
|xi:15|and5:17|
|xi:15|and5:24|
|xi:15|and5:23|
|xi:15|and5:22|
|xi:14|
|xi:14|adapter:9|
|xi:14|adapter:13|
|xi:14|adapter:14|
|xi:14|adapter:11|
|xi:14|adapter:12|
|xi:14|adapter:10|
|xi:14|and5:17|
|xi:14|and5:24|
|xi:14|and5:23|
|xi:14|and5:22|
|xi:13|
|xi:13|adapter:9|
|xi:13|adapter:13|
|xi:13|adapter:14|
|xi:13|adapter:11|
|xi:13|adapter:12|
|xi:13|adapter:10|
|xi:13|and5:17|
|xi:13|and5:24|
|xi:13|and5:23|
|xi:13|and5:22|
|xi:12|
|xi:12|adapter:9|
|xi:12|adapter:13|
|xi:12|adapter:14|
|xi:12|adapter:11|
|xi:12|adapter:12|
|xi:12|adapter:10|
|xi:12|and5:17|
|xi:12|and5:24|
|xi:12|and5:23|
|xi:12|and5:22|
|xi:11|
|xi:11|adapter:9|
|xi:11|adapter:13|
|xi:11|adapter:14|
|xi:11|adapter:11|
|xi:11|adapter:12|
|xi:11|adapter:10|
|xi:11|and5:17|
|xi:11|and5:24|
|xi:11|and5:23|
|xi:11|and5:22|
|xi:10|
|xi:10|adapter:9|
|xi:10|adapter:13|
|xi:10|adapter:14|
|xi:10|adapter:11|
|xi:10|adapter:12|
|xi:10|adapter:10|
|xi:10|and5:17|
|xi:10|and5:24|
|xi:10|and5:23|
|xi:10|and5:22|
|xi:9|
|xi:9|adapter:9|
|xi:9|adapter:13|
|xi:9|adapter:14|
|xi:9|adapter:11|
|xi:9|adapter:12|
|xi:9|adapter:10|
|xi:9|and5:17|
|xi:9|and5:24|
|xi:9|and5:23|
|xi:9|and5:22|
|xi:8|
|xi:8|adapter:9|
|xi:8|adapter:13|
|xi:8|adapter:14|
|xi:8|adapter:11|
|xi:8|adapter:12|
|xi:8|adapter:10|
|xi:8|and5:17|
|xi:8|and5:24|
|xi:8|and5:23|
|xi:8|and5:22|
|xi:7|
|xi:7|adapter:9|
|xi:7|adapter:13|
|xi:7|adapter:14|
|xi:7|adapter:11|
|xi:7|adapter:12|
|xi:7|adapter:10|
|xi:7|and5:17|
|xi:7|and5:24|
|xi:7|and5:23|
|xi:7|and5:22|
|xi:6|
|xi:6|adapter:9|
|xi:6|adapter:13|
|xi:6|adapter:14|
|xi:6|adapter:11|
|xi:6|adapter:12|
|xi:6|adapter:10|
|xi:6|and5:17|
|xi:6|and5:24|
|xi:6|and5:23|
|xi:6|and5:22|
|xi:5|
|xi:5|adapter:9|
|xi:5|adapter:13|
|xi:5|adapter:14|
|xi:5|adapter:11|
|xi:5|adapter:12|
|xi:5|adapter:10|
|xi:5|and5:17|
|xi:5|and5:24|
|xi:5|and5:23|
|xi:5|and5:22|
|yi:82|
|yi:82|adapter:1|
|yi:82|adapter:2|
|yi:82|adapter:3|
|yi:82|adapter:4|
|yi:82|adapter:5|
|yi:82|adapter:6|
|yi:82|and5:13|
|yi:82|and5:16|
|yi:82|and5:15|
|yi:82|and5:14|
|yi:81|
|yi:81|adapter:1|
|yi:81|adapter:2|
|yi:81|adapter:3|
|yi:81|adapter:4|
|yi:81|adapter:5|
|yi:81|adapter:6|
|yi:81|and5:13|
|yi:81|and5:16|
|yi:81|and5:15|
|yi:81|and5:14|
|yi:80|
|yi:80|adapter:1|
|yi:80|adapter:2|
|yi:80|adapter:3|
|yi:80|adapter:4|
|yi:80|adapter:5|
|yi:80|adapter:6|
|yi:80|and5:13|
|yi:80|and5:16|
|yi:80|and5:15|
|yi:80|and5:14|
|yi:79|
|yi:79|adapter:1|
|yi:79|adapter:2|
|yi:79|adapter:3|
|yi:79|adapter:4|
|yi:79|adapter:5|
|yi:79|adapter:6|
|yi:79|and5:13|
|yi:79|and5:16|
|yi:79|and5:15|
|yi:79|and5:14|
|yi:78|
|yi:78|adapter:1|
|yi:78|adapter:2|
|yi:78|adapter:3|
|yi:78|adapter:4|
|yi:78|adapter:5|
|yi:78|adapter:6|
|yi:78|and5:13|
|yi:78|and5:16|
|yi:78|and5:15|
|yi:78|and5:14|
|yi:77|
|yi:77|adapter:1|
|yi:77|adapter:2|
|yi:77|adapter:3|
|yi:77|adapter:4|
|yi:77|adapter:5|
|yi:77|adapter:6|
|yi:77|and5:13|
|yi:77|and5:16|
|yi:77|and5:15|
|yi:77|and5:14|
|yi:112|
|yi:112|adapter:1|
|yi:112|adapter:2|
|yi:112|adapter:3|
|yi:112|adapter:4|
|yi:112|adapter:5|
|yi:112|adapter:6|
|yi:112|and5:13|
|yi:112|and5:16|
|yi:112|and5:15|
|yi:112|and5:14|
|yi:118|
|yi:118|adapter:1|
|yi:118|adapter:2|
|yi:118|adapter:3|
|yi:118|adapter:4|
|yi:118|adapter:5|
|yi:118|adapter:6|
|yi:118|and5:13|
|yi:118|and5:16|
|yi:118|and5:15|
|yi:118|and5:14|
|yi:117|
|yi:117|adapter:1|
|yi:117|adapter:2|
|yi:117|adapter:3|
|yi:117|adapter:4|
|yi:117|adapter:5|
|yi:117|adapter:6|
|yi:117|and5:13|
|yi:117|and5:16|
|yi:117|and5:15|
|yi:117|and5:14|
|yi:111|
|yi:111|adapter:1|
|yi:111|adapter:2|
|yi:111|adapter:3|
|yi:111|adapter:4|
|yi:111|adapter:5|
|yi:111|adapter:6|
|yi:111|and5:13|
|yi:111|and5:16|
|yi:111|and5:15|
|yi:111|and5:14|
|yi:110|
|yi:110|adapter:1|
|yi:110|adapter:2|
|yi:110|adapter:3|
|yi:110|adapter:4|
|yi:110|adapter:5|
|yi:110|adapter:6|
|yi:110|and5:13|
|yi:110|and5:16|
|yi:110|and5:15|
|yi:110|and5:14|
|yi:116|
|yi:116|adapter:1|
|yi:116|adapter:2|
|yi:116|adapter:3|
|yi:116|adapter:4|
|yi:116|adapter:5|
|yi:116|adapter:6|
|yi:116|and5:13|
|yi:116|and5:16|
|yi:116|and5:15|
|yi:116|and5:14|
|yi:115|
|yi:115|adapter:1|
|yi:115|adapter:2|
|yi:115|adapter:3|
|yi:115|adapter:4|
|yi:115|adapter:5|
|yi:115|adapter:6|
|yi:115|and5:13|
|yi:115|and5:16|
|yi:115|and5:15|
|yi:115|and5:14|
|yi:109|
|yi:109|adapter:1|
|yi:109|adapter:2|
|yi:109|adapter:3|
|yi:109|adapter:4|
|yi:109|adapter:5|
|yi:109|adapter:6|
|yi:109|and5:13|
|yi:109|and5:16|
|yi:109|and5:15|
|yi:109|and5:14|
|yi:108|
|yi:108|adapter:1|
|yi:108|adapter:2|
|yi:108|adapter:3|
|yi:108|adapter:4|
|yi:108|adapter:5|
|yi:108|adapter:6|
|yi:108|and5:13|
|yi:108|and5:16|
|yi:108|and5:15|
|yi:108|and5:14|
|yi:114|
|yi:114|adapter:1|
|yi:114|adapter:2|
|yi:114|adapter:3|
|yi:114|adapter:4|
|yi:114|adapter:5|
|yi:114|adapter:6|
|yi:114|and5:13|
|yi:114|and5:16|
|yi:114|and5:15|
|yi:114|and5:14|
|yi:113|
|yi:113|adapter:1|
|yi:113|adapter:2|
|yi:113|adapter:3|
|yi:113|adapter:4|
|yi:113|adapter:5|
|yi:113|adapter:6|
|yi:113|and5:13|
|yi:113|and5:16|
|yi:113|and5:15|
|yi:113|and5:14|
|yi:107|
|yi:107|adapter:1|
|yi:107|adapter:2|
|yi:107|adapter:3|
|yi:107|adapter:4|
|yi:107|adapter:5|
|yi:107|adapter:6|
|yi:107|and5:13|
|yi:107|and5:16|
|yi:107|and5:15|
|yi:107|and5:14|
|yi:119|
|yi:119|adapter:1|
|yi:119|adapter:2|
|yi:119|adapter:3|
|yi:119|adapter:4|
|yi:119|adapter:5|
|yi:119|adapter:6|
|yi:119|and5:13|
|yi:119|and5:16|
|yi:119|and5:15|
|yi:119|and5:14|
|yi:120|
|yi:120|adapter:1|
|yi:120|adapter:2|
|yi:120|adapter:3|
|yi:120|adapter:4|
|yi:120|adapter:5|
|yi:120|adapter:6|
|yi:120|and5:13|
|yi:120|and5:16|
|yi:120|and5:15|
|yi:120|and5:14|
|yi:121|
|yi:121|adapter:1|
|yi:121|adapter:2|
|yi:121|adapter:3|
|yi:121|adapter:4|
|yi:121|adapter:5|
|yi:121|adapter:6|
|yi:121|and5:13|
|yi:121|and5:16|
|yi:121|and5:15|
|yi:121|and5:14|
|yi:122|
|yi:122|adapter:1|
|yi:122|adapter:2|
|yi:122|adapter:3|
|yi:122|adapter:4|
|yi:122|adapter:5|
|yi:122|adapter:6|
|yi:122|and5:13|
|yi:122|and5:16|
|yi:122|and5:15|
|yi:122|and5:14|
|yi:123|
|yi:123|adapter:1|
|yi:123|adapter:2|
|yi:123|adapter:3|
|yi:123|adapter:4|
|yi:123|adapter:5|
|yi:123|adapter:6|
|yi:123|and5:13|
|yi:123|and5:16|
|yi:123|and5:15|
|yi:123|and5:14|
|yi:124|
|yi:124|adapter:1|
|yi:124|adapter:2|
|yi:124|adapter:3|
|yi:124|adapter:4|
|yi:124|adapter:5|
|yi:124|adapter:6|
|yi:124|and5:13|
|yi:124|and5:16|
|yi:124|and5:15|
|yi:124|and5:14|
|carry_2:125|
|carry_2:137|
|carry_2:136|
|carry_2:135|
|carry_2:134|
|carry_2:129|
|carry_2:131|
|carry_2:133|
|carry_2:128|
|carry_2:130|
|carry_2:132|
|carry_2:127|
|c0:138|
|c0:138|adapter:13|
|c0:138|adapter:16|
|c0:138|adapter:15|
|c0:138|adapter:14|
|carry:139|
|carry:139|t:1|
|carry:149|
|carry:149|t:1|
|carry:150|
|carry:150|t:1|
|carry:147|
|carry:147|t:1|
|carry:148|
|carry:148|t:1|
|carry:145|
|carry:145|t:1|
|carry:146|
|carry:146|t:1|
|carry:143|
|carry:143|t:1|
|carry:144|
|carry:144|t:1|
|carry:142|
|carry:142|t:1|
|carry:141|
|carry:141|t:1|
|carry:140|
|carry:140|t:1|
|sumxor3:151|
|sumxor3:151|adapter:1|
|sumxor3:151|adapter:2|
|sumxor3:151|adapter:3|
|sumxor3:169|
|sumxor3:169|adapter:1|
|sumxor3:169|adapter:2|
|sumxor3:169|adapter:3|
|sumxor3:170|
|sumxor3:170|adapter:1|
|sumxor3:170|adapter:2|
|sumxor3:170|adapter:3|
|sumxor3:171|
|sumxor3:171|adapter:1|
|sumxor3:171|adapter:2|
|sumxor3:171|adapter:3|
|sumxor3:172|
|sumxor3:172|adapter:1|
|sumxor3:172|adapter:2|
|sumxor3:172|adapter:3|
|sumxor3:173|
|sumxor3:173|adapter:1|
|sumxor3:173|adapter:2|
|sumxor3:173|adapter:3|
|sumxor3:174|
|sumxor3:174|adapter:1|
|sumxor3:174|adapter:2|
|sumxor3:174|adapter:3|
|sumxor3:163|
|sumxor3:163|adapter:1|
|sumxor3:163|adapter:2|
|sumxor3:163|adapter:3|
|sumxor3:164|
|sumxor3:164|adapter:1|
|sumxor3:164|adapter:2|
|sumxor3:164|adapter:3|
|sumxor3:165|
|sumxor3:165|adapter:1|
|sumxor3:165|adapter:2|
|sumxor3:165|adapter:3|
|sumxor3:166|
|sumxor3:166|adapter:1|
|sumxor3:166|adapter:2|
|sumxor3:166|adapter:3|
|sumxor3:167|
|sumxor3:167|adapter:1|
|sumxor3:167|adapter:2|
|sumxor3:167|adapter:3|
|sumxor3:168|
|sumxor3:168|adapter:1|
|sumxor3:168|adapter:2|
|sumxor3:168|adapter:3|
|sumxor3:162|
|sumxor3:162|adapter:1|
|sumxor3:162|adapter:2|
|sumxor3:162|adapter:3|
|sumxor3:161|
|sumxor3:161|adapter:1|
|sumxor3:161|adapter:2|
|sumxor3:161|adapter:3|
|sumxor3:160|
|sumxor3:160|adapter:1|
|sumxor3:160|adapter:2|
|sumxor3:160|adapter:3|
|sumxor3:159|
|sumxor3:159|adapter:1|
|sumxor3:159|adapter:2|
|sumxor3:159|adapter:3|
|sumxor3:158|
|sumxor3:158|adapter:1|
|sumxor3:158|adapter:2|
|sumxor3:158|adapter:3|
|sumxor3:157|
|sumxor3:157|adapter:1|
|sumxor3:157|adapter:2|
|sumxor3:157|adapter:3|
|sumxor3:156|
|sumxor3:156|adapter:1|
|sumxor3:156|adapter:2|
|sumxor3:156|adapter:3|
|sumxor3:155|
|sumxor3:155|adapter:1|
|sumxor3:155|adapter:2|
|sumxor3:155|adapter:3|
|sumxor3:154|
|sumxor3:154|adapter:1|
|sumxor3:154|adapter:2|
|sumxor3:154|adapter:3|
|sumxor3:153|
|sumxor3:153|adapter:1|
|sumxor3:153|adapter:2|
|sumxor3:153|adapter:3|
|sumxor3:152|
|sumxor3:152|adapter:1|
|sumxor3:152|adapter:2|
|sumxor3:152|adapter:3|
|si:179|
|rz15:180|
|rz:181|


Device-Specific Information:e:\documents\science\computer_circuity\labs\palevo\pustovit\lab2\lab2.rpt
lab2

***** Logic for device 'lab2' compiled without errors.




Device: EPM9320RC208-15

Device Options:
    Turbo Bit                                    = ON
    Security Bit                                 = OFF
    User Code                                  = ffff
    MultiVolt I/O                              = OFF



Device-Specific Information:e:\documents\science\computer_circuity\labs\palevo\pustovit\lab2\lab2.rpt
lab2

** ERROR SUMMARY **

Info: Chip 'lab2' in device 'EPM9320RC208-15' has less than 20% of pins available for future logic changes -- if your project is likely to change, Altera recommends using a larger device
              R             R                                                                                          
              E             E                                                                                          
              S             S                                                                                          
              E             E           V                                     V                                 V      
              R             R           C                                     C                                 C      
              V X G X X R R V R X X Q R C R R Q R X G R Q Y R X     Y R Q P R C Y X Q Q Y G Q     X R Q Q Y X Y C Y Y  
              E 0 N 1 2 1 0 E 2 0 0 2 1 I 1 1 1 2 1 N 0 1 1 1 2 F F 1 0 1 1 1 I 0 1 0 0 0 N 2 S R 1 0 1 0 1 1 0 I 0 0  
              D 4 D 7 1 5 7 D 0 1 6 0 2 O 0 1 3 1 4 D 4 2 5 8 3 1 0 2 5 0 9 4 O 2 8 1 8 0 D 2 I Z 9 2 9 6 4 0 8 O 4 1  
            ----------------------------------------------------------------------------------------------------------_ 
           / 208 206 204 202 200 198 196 194 192 190 188 186 184 182 180 178 176 174 172 170 168 166 164 162 160 158   |_ 
          /    207 205 203 201 199 197 195 193 191 189 187 185 183 181 179 177 175 173 171 169 167 165 163 161 159 157    | 
     X11 |  1                                                                                                         156 | Y22 
     X12 |  2                                                                                                         155 | X20 
     X15 |  3                                                                                                         154 | Y18 
      F3 |  4                                                                                                         153 | F2 
   VCCIO |  5                                                                                                         152 | GND 
    N.C. |  6                                                                                                         151 | N.C. 
    N.C. |  7                                                                                                         150 | N.C. 
    N.C. |  8                                                                                                         149 | N.C. 
    N.C. |  9                                                                                                         148 | VCCINT 
  VCCINT | 10                                                                                                         147 | N.C. 
    N.C. | 11                                                                                                         146 | N.C. 
    N.C. | 12                                                                                                         145 | N.C. 
    N.C. | 13                                                                                                         144 | N.C. 
     GND | 14                                                                                                         143 | GND 
    N.C. | 15                                                                                                         142 | N.C. 
    N.C. | 16                                                                                                         141 | N.C. 
    N.C. | 17                                                                                                         140 | N.C. 
    N.C. | 18                                                                                                         139 | VCCINT 
  VCCINT | 19                                                                                                         138 | VCCIO 
     GND | 20                                                                                                         137 | P09 
     Q09 | 21                                                                                                         136 | P20 
     P10 | 22                                                                                                         135 | P12 
     P13 | 23                                                                                                         134 | P11 
     GND | 24                                                                                                         133 | GND 
   VCCIO | 25                                                                                                         132 | GND 
     Q17 | 26                                                                                                         131 | Q16 
     Q15 | 27                                             EPM9320RC208-15                                             130 | P21 
     P18 | 28                                                                                                         129 | P17 
     R23 | 29                                                                                                         128 | VCCINT 
  VCCINT | 30                                                                                                         127 | VCCIO 
     GND | 31                                                                                                         126 | P23 
     Q14 | 32                                                                                                         125 | P08 
     P22 | 33                                                                                                         124 | P06 
     P07 | 34                                                                                                         123 | Y06 
     GND | 35                                                                                                         122 | GND 
   VCCIO | 36                                                                                                         121 | GND 
     Q00 | 37                                                                                                         120 | P05 
     P04 | 38                                                                                                         119 | P03 
     P02 | 39                                                                                                         118 | GND 
     P01 | 40                                                                                                         117 | P00 
     GND | 41                                                                                                         116 | GND 
     GND | 42                                                                                                         115 | GND 
     GND | 43                                                                                                         114 | GND 
     GND | 44                                                                                                         113 | GND 
  VCCINT | 45                                                                                                         112 | VCCINT 
     GND | 46                                                                                                         111 | VCCIO 
     GND | 47                                                                                                         110 | GND 
    ^VPP | 48                                                                                                         109 | N.C. 
    #TMS | 49                                                                                                         108 | #TDO 
     R09 | 50                                                                                                         107 | Y03 
     R00 | 51                                                                                                         106 | X09 
     R06 | 52                                                                                                         105 | Y23 
         |      54  56  58  60  62  64  66  68  70  72  74  76  78  80  82  84  86  88  90  92  94  96  98 100 102 104  _| 
          \   53  55  57  59  61  63  65  67  69  71  73  75  77  79  81  83  85  87  89  91  93  95  97  99 101 103   | 
           \----------------------------------------------------------------------------------------------------------- 
              R R V R R R X X Q X P R Y G X Q Q X X V R X X Y Q # # Y Q Y Y Y G X R P Q P V R Y o R Y Q Q Q Y Y G R Y  
              E 0 C 1 E E 0 1 2 0 1 1 2 N 0 1 0 0 0 C 0 2 0 1 1 T T 0 0 1 2 1 N 1 1 1 2 1 C 2 1 v 1 1 0 0 0 0 0 N 0 1  
              S 1 C 7 S S 5 3 1 0 6 9 1 D 2 8 3 7 3 C 3 2 8 0 1 C D 9 2 7 0 3 D 6 6 4 3 5 C 2 9 e 3 1 7 5 4 5 7 D 8 6  
              E   I   E E                           I           K I                       I     r                      
              R   O   R R                           O                                     O     f                      
              V       V V                                                                       l                      
              E       E E                                                                       o                      
              D       D D                                                                       w                      


N.C. = No Connect. This pin has no internal connection to the device.
VCCINT = Dedicated power pin, which MUST be connected to VCC (5.0 volts).
VCCIO = Dedicated power pin, which MUST be connected to VCC (5.0 volts).
GND = Dedicated ground pin or unused dedicated input, which MUST be connected to GND.
RESERVED = Unused I/O pin, which MUST be left unconnected.

# = JTAG Boundary-Scan Testing/In-System Programming or Configuration Pin. The JTAG inputs TMS and TDI should be tied to VCC and TCK should be tied to GND when not in use.
& = JTAG pin used for I/O. When used as user I/O, JTAG pins must be kept stable before and during configuration.  JTAG pin stability prevents accidental loading of JTAG instructions.


Device-Specific Information:e:\documents\science\computer_circuity\labs\palevo\pustovit\lab2\lab2.rpt
lab2

** RESOURCE USAGE **

Logic                Column       Row                                   
Array                Interconnect Interconnect         Clears/     External    Shareable
Block   Logic Cells  Driven       Driven       Clocks  Presets   Interconnect  Expanders
A1       4/16( 25%)   4/16( 25%)   4/16( 25%)    0/2    0/2      12/33( 36%)    0/16(  0%)  
A2       3/16( 18%)   3/16( 18%)   2/16( 12%)    0/2    0/2      10/33( 30%)    0/16(  0%)  
A3      14/16( 87%)   4/16( 25%)   0/16(  0%)    0/2    0/2      10/33( 30%)   10/16( 62%)  
A4      12/16( 75%)   4/16( 25%)   4/16( 25%)    0/2    0/2      13/33( 39%)    4/16( 25%)  
A5      14/16( 87%)   4/16( 25%)   3/16( 18%)    0/2    0/2      13/33( 39%)    5/16( 31%)  
B1       7/16( 43%)   7/16( 43%)   6/16( 37%)    0/2    0/2      18/33( 54%)    0/16(  0%)  
B2       8/16( 50%)   5/16( 31%)   0/16(  0%)    0/2    0/2      30/33( 90%)    3/16( 18%)  
B3       7/16( 43%)   3/16( 18%)   3/16( 18%)    0/2    0/2      11/33( 33%)    5/16( 31%)  
B4       9/16( 56%)   3/16( 18%)   2/16( 12%)    0/2    0/2      11/33( 33%)    3/16( 18%)  
B5      16/16(100%)   4/16( 25%)   4/16( 25%)    0/2    0/2      12/33( 36%)   11/16( 68%)  
C1       3/16( 18%)   2/16( 12%)   3/16( 18%)    0/2    0/2      10/33( 30%)    0/16(  0%)  
C2      12/16( 75%)   3/16( 18%)   3/16( 18%)    0/2    0/2      18/33( 54%)    9/16( 56%)  
C3       4/16( 25%)   4/16( 25%)   2/16( 12%)    0/2    0/2      19/33( 57%)    2/16( 12%)  
C4      16/16(100%)   5/16( 31%)   0/16(  0%)    0/2    0/2      15/33( 45%)   10/16( 62%)  
C5      13/16( 81%)   5/16( 31%)   3/16( 18%)    0/2    0/2      19/33( 57%)   11/16( 68%)  
D1       8/16( 50%)   3/16( 18%)   2/16( 12%)    0/2    0/2      11/33( 33%)    4/16( 25%)  
D2       6/16( 37%)   5/16( 31%)   2/16( 12%)    0/2    0/2      11/33( 33%)    2/16( 12%)  
D3       6/16( 37%)   6/16( 37%)   4/16( 25%)    0/2    0/2      15/33( 45%)    0/16(  0%)  
D4      16/16(100%)   4/16( 25%)   1/16(  6%)    0/2    0/2      12/33( 36%)   11/16( 68%)  
D5       9/16( 56%)   3/16( 18%)   3/16( 18%)    0/2    0/2      11/33( 33%)    3/16( 18%)  


Total dedicated input pins used:                 4/4      (100%)
Total I/O pins used:                           123/128    ( 96%)
Total logic cells used:                        187/320    ( 58%)
Total shareable expanders used:                 10/320    (  3%)
Total Turbo logic cells used:                  187/320    ( 58%)
Total shareable expanders not available (n/a):  83/320    ( 25%)
Average fan-in:                                  6.12
Total fan-in:                                  1146

Total input pins required:                      52
Total input I/O cell registers required:         0
Total output pins required:                     75
Total output I/O cell registers required:        0
Total buried I/O cell registers required:        0
Total bidirectional pins required:               0
Total logic cells required:                    187
Total flipflops required:                        0
Total product terms required:                  677
Total logic cells lending parallel expanders:    0
Total shareable expanders in database:          10
Total packed registers required:                 0

Synthesized logic cells:                       107/ 320   ( 33%)

Logic Cell Counts

Column:  01  02  03  04  05  Total
 A:      4   3  14  12  14     47
 B:      7   8   7   9  16     47
 C:      3  12   4  16  13     48
 D:      8   6   6  16   9     45

Total:  22  29  31  53  52    187



Device-Specific Information:e:\documents\science\computer_circuity\labs\palevo\pustovit\lab2\lab2.rpt
lab2

** INPUTS **

                                               Shareable
                                               Expanders     Fan-In    Fan-Out
 Pin     LC   Row  Col  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK  Name
 182      -    -    --      INPUT               0      0   0    0    0    0   79  F0
 183      -    -    --      INPUT               0      0   0    0    0    0   93  F1
 153      -    -    --      INPUT               0      0   0    0    0    0  117  F2
   4      -    -    --      INPUT               0      0   0    0    0    0   79  F3
 117      -    A    --      INPUT               0      0   0    0    0    0    3  P00
  40      -    A    --      INPUT               0      0   0    0    0    0    3  P01
  39      -    A    --      INPUT               0      0   0    0    0    0    3  P02
 119      -    A    --      INPUT               0      0   0    0    0    0    3  P03
  38      -    A    --      INPUT               0      0   0    0    0    0    3  P04
 120      -    A    --      INPUT               0      0   0    0    0    0    3  P05
 124      -    B    --      INPUT               0      0   0    0    0    0    3  P06
  34      -    B    --      INPUT               0      0   0    0    0    0    3  P07
 125      -    B    --      INPUT               0      0   0    0    0    0    3  P08
 137      -    D    --      INPUT               0      0   0    0    0    0    3  P09
  22      -    D    --      INPUT               0      0   0    0    0    0    3  P10
 134      -    D    --      INPUT               0      0   0    0    0    0    3  P11
 135      -    D    --      INPUT               0      0   0    0    0    0    3  P12
  23      -    D    --      INPUT               0      0   0    0    0    0    3  P13
  88      -    -    02      INPUT               0      0   0    0    0    0    3  P14
  90      -    -    02      INPUT               0      0   0    0    0    0    3  P15
  63      -    -    04      INPUT               0      0   0    0    0    0    3  P16
 129      -    C    --      INPUT               0      0   0    0    0    0    3  P17
  28      -    C    --      INPUT               0      0   0    0    0    0    3  P18
 178      -    -    03      INPUT               0      0   0    0    0    0    3  P19
 136      -    D    --      INPUT               0      0   0    0    0    0    3  P20
 130      -    C    --      INPUT               0      0   0    0    0    0    3  P21
  33      -    B    --      INPUT               0      0   0    0    0    0    3  P22
 126      -    B    --      INPUT               0      0   0    0    0    0    3  P23
  37      -    A    --      INPUT               0      0   0    0    0    0    4  Q00
 173      -    -    02      INPUT               0      0   0    0    0    0    4  Q01
  81      -    -    03      INPUT               0      0   0    0    0    0    4  Q02
  69      -    -    04      INPUT               0      0   0    0    0    0    4  Q03
  99      -    -    01      INPUT               0      0   0    0    0    0    4  Q04
  98      -    -    01      INPUT               0      0   0    0    0    0    4  Q05
 163      -    -    01      INPUT               0      0   0    0    0    0    4  Q06
  97      -    -    01      INPUT               0      0   0    0    0    0    4  Q07
 172      -    -    02      INPUT               0      0   0    0    0    0    4  Q08
  21      -    D    --      INPUT               0      0   0    0    0    0    4  Q09
 179      -    -    03      INPUT               0      0   0    0    0    0    4  Q10
  77      -    -    03      INPUT               0      0   0    0    0    0    4  Q11
 187      -    -    03      INPUT               0      0   0    0    0    0    4  Q12
 192      -    -    04      INPUT               0      0   0    0    0    0    4  Q13
  32      -    B    --      INPUT               0      0   0    0    0    0    4  Q14
  27      -    C    --      INPUT               0      0   0    0    0    0    3  Q15
 131      -    C    --      INPUT               0      0   0    0    0    0    3  Q16
  26      -    C    --      INPUT               0      0   0    0    0    0    3  Q17
  68      -    -    04      INPUT               0      0   0    0    0    0    3  Q18
 164      -    -    01      INPUT               0      0   0    0    0    0    3  Q19
 197      -    -    04      INPUT               0      0   0    0    0    0    3  Q20
  61      -    -    04      INPUT               0      0   0    0    0    0    3  Q21
 169      -    -    02      INPUT               0      0   0    0    0    0    3  Q22
  89      -    -    02      INPUT               0      0   0    0    0    0    3  Q23


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:e:\documents\science\computer_circuity\labs\palevo\pustovit\lab2\lab2.rpt
lab2

** OUTPUTS **

                                               Shareable
                                               Expanders     Fan-In    Fan-Out
 Pin     LC   Row  Col  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK  Name
  94      -    -    02     OUTPUT               0      0   0    0    1    0    0  overflow
 167      -    -    02     OUTPUT               0      0   0    0    1    0    0  RZ
  51      -    -    05     OUTPUT               0      0   0    0    1    0    0  R00
  54      -    -    05     OUTPUT               0      0   0    0    1    0    0  R01
 165      -    -    02     OUTPUT               0      0   0    0    1    0    0  R02
  73      -    -    03     OUTPUT               0      0   0    0    1    0    0  R03
 188      -    -    03     OUTPUT               0      0   0    0    1    0    0  R04
 180      -    -    03     OUTPUT               0      0   0    0    1    0    0  R05
  52      -    -    05     OUTPUT               0      0   0    0    1    0    0  R06
 202      -    -    05     OUTPUT               0      0   0    0    1    0    0  R07
 103      -    -    01     OUTPUT               0      0   0    0    1    0    0  R08
  50      -    -    05     OUTPUT               0      0   0    0    1    0    0  R09
 194      -    -    04     OUTPUT               0      0   0    0    1    0    0  R10
 193      -    -    04     OUTPUT               0      0   0    0    1    0    0  R11
 196      -    -    04     OUTPUT               0      0   0    0    1    0    0  R12
  95      -    -    02     OUTPUT               0      0   0    0    1    0    0  R13
 177      -    -    03     OUTPUT               0      0   0    0    1    0    0  R14
 203      -    -    05     OUTPUT               0      0   0    0    1    0    0  R15
  87      -    -    02     OUTPUT               0      0   0    0    1    0    0  R16
  56      -    -    05     OUTPUT               0      0   0    0    1    0    0  R17
 185      -    -    03     OUTPUT               0      0   0    0    1    0    0  R18
  64      -    -    04     OUTPUT               0      0   0    0    1    0    0  R19
 200      -    -    04     OUTPUT               0      0   0    0    1    0    0  R20
 191      -    -    04     OUTPUT               0      0   0    0    1    0    0  R21
  92      -    -    02     OUTPUT               0      0   0    0    1    0    0  R22
  29      -    C    --     OUTPUT               0      0   0    0    1    0    0  R23
 168      -    -    02     OUTPUT               0      0   0    0    1    0    0  SI
  62      -    -    04     OUTPUT               0      0   0    0    1    0    0  X00
 199      -    -    04     OUTPUT               0      0   0    0    1    0    0  X01
  67      -    -    04     OUTPUT               0      0   0    0    1    0    0  X02
  71      -    -    04     OUTPUT               0      0   0    0    1    0    0  X03
 207      -    -    05     OUTPUT               0      0   0    0    1    0    0  X04
  59      -    -    05     OUTPUT               0      0   0    0    1    0    0  X05
 198      -    -    04     OUTPUT               0      0   0    0    1    0    0  X06
  70      -    -    04     OUTPUT               0      0   0    0    1    0    0  X07
  75      -    -    03     OUTPUT               0      0   0    0    1    0    0  X08
 106      -    -    01     OUTPUT               0      0   0    0    1    0    0  X09
 161      -    -    01     OUTPUT               0      0   0    0    1    0    0  X10
   1      -    -    05     OUTPUT               0      0   0    0    1    0    0  X11
   2      -    -    05     OUTPUT               0      0   0    0    1    0    0  X12
  60      -    -    05     OUTPUT               0      0   0    0    1    0    0  X13
 190      -    -    04     OUTPUT               0      0   0    0    1    0    0  X14
   3      -    -    05     OUTPUT               0      0   0    0    1    0    0  X15
  86      -    -    02     OUTPUT               0      0   0    0    1    0    0  X16
 205      -    -    05     OUTPUT               0      0   0    0    1    0    0  X17
 174      -    -    02     OUTPUT               0      0   0    0    1    0    0  X18
 166      -    -    02     OUTPUT               0      0   0    0    1    0    0  X19
 155      -    -    01     OUTPUT               0      0   0    0    1    0    0  X20
 204      -    -    05     OUTPUT               0      0   0    0    1    0    0  X21
  74      -    -    03     OUTPUT               0      0   0    0    1    0    0  X22
 184      -    -    03     OUTPUT               0      0   0    0    1    0    0  X23
 171      -    -    02     OUTPUT               0      0   0    0    1    0    0  Y00
 157      -    -    01     OUTPUT               0      0   0    0    1    0    0  Y01
 175      -    -    02     OUTPUT               0      0   0    0    1    0    0  Y02
 107      -    -    01     OUTPUT               0      0   0    0    1    0    0  Y03
 158      -    -    01     OUTPUT               0      0   0    0    1    0    0  Y04
 100      -    -    01     OUTPUT               0      0   0    0    1    0    0  Y05
 123      -    B    --     OUTPUT               0      0   0    0    1    0    0  Y06
 101      -    -    01     OUTPUT               0      0   0    0    1    0    0  Y07
 160      -    -    01     OUTPUT               0      0   0    0    1    0    0  Y08
  80      -    -    03     OUTPUT               0      0   0    0    1    0    0  Y09
  76      -    -    03     OUTPUT               0      0   0    0    1    0    0  Y10
  96      -    -    02     OUTPUT               0      0   0    0    1    0    0  Y11
 181      -    -    03     OUTPUT               0      0   0    0    1    0    0  Y12
  84      -    -    03     OUTPUT               0      0   0    0    1    0    0  Y13
 162      -    -    01     OUTPUT               0      0   0    0    1    0    0  Y14
 186      -    -    03     OUTPUT               0      0   0    0    1    0    0  Y15
 104      -    -    01     OUTPUT               0      0   0    0    1    0    0  Y16
  82      -    -    03     OUTPUT               0      0   0    0    1    0    0  Y17
 154      -    -    01     OUTPUT               0      0   0    0    1    0    0  Y18
  93      -    -    02     OUTPUT               0      0   0    0    1    0    0  Y19
  83      -    -    03     OUTPUT               0      0   0    0    1    0    0  Y20
  65      -    -    04     OUTPUT               0      0   0    0    1    0    0  Y21
 156      -    -    01     OUTPUT               0      0   0    0    1    0    0  Y22
 105      -    -    01     OUTPUT               0      0   0    0    1    0    0  Y23


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:e:\documents\science\computer_circuity\labs\palevo\pustovit\lab2\lab2.rpt
lab2

** BURIED LOGIC **

                                               Shareable
                                               Expanders     Fan-In    Fan-Out
 IOC     LC   Row  Col  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK Name
   -     13    A    05        OR2    s t        1      0   1    4    4    0    1  |carry_2:125|C1~1 (|carry_2:125|~17~1)
   -      2    A    05        OR2    s t        1      0   1    4    4    0    1  |carry_2:125|C1~2 (|carry_2:125|~17~2)
   -     14    A    05        OR2      t        0      0   0    4    4    0   11  |carry_2:125|C1 (|carry_2:125|:17)
   -      8    A    03        OR2    s t        1      0   1    1    7    0    1  |carry_2:128|C1~1 (|carry_2:128|~17~1)
   -      7    A    03        OR2    s t        1      0   1    1    7    0    1  |carry_2:128|C1~2 (|carry_2:128|~17~2)
   -      6    A    03        OR2    s t        1      0   1    1    7    0    1  |carry_2:128|C1~3 (|carry_2:128|~17~3)
   -      4    A    03        XOR    s t        1      0   1    1    7    0   12  |carry_2:128|C1~4 (|carry_2:128|~17~4)
   -      3    A    03        OR2    s t        1      0   1    1    6    0    1  |carry_2:128|C1~5 (|carry_2:128|~17~5)
   -      2    A    03        OR2    s t        1      0   1    1    7    0    1  |carry_2:128|C1~6 (|carry_2:128|~17~6)
   -      1    A    03       SOFT    s t        0      0   0    0    3    0    1  |carry_2:128|C1~7 (|carry_2:128|~17~7)
   -     15    B    05       SOFT    s t        0      0   0    0    6    0    1  |carry_2:129|C1~1 (|carry_2:129|~17~1)
   -      5    B    05        XOR      t        1      0   1    1    7    0    1  |carry_2:129|C1 (|carry_2:129|:17)
   -     14    B    05        OR2    s t        1      0   1    1    8    0    1  |carry_2:130|C1~1 (|carry_2:130|~17~1)
   -      6    B    05        OR2    s t        1      0   1    1    8    0    1  |carry_2:130|C1~2 (|carry_2:130|~17~2)
   -      7    B    05        OR2    s t        1      0   1    1    8    0    1  |carry_2:130|C1~3 (|carry_2:130|~17~3)
   -      2    B    05        XOR    s t        1      0   1    1    8    0   12  |carry_2:130|C1~4 (|carry_2:130|~17~4)
   -      8    B    05        OR2    s t        1      0   1    1    7    0    1  |carry_2:130|C1~5 (|carry_2:130|~17~5)
   -      9    B    05        OR2    s t        1      0   1    1    8    0    1  |carry_2:130|C1~6 (|carry_2:130|~17~6)
   -     10    B    05        OR2    s t        1      0   1    1    8    0    1  |carry_2:130|C1~7 (|carry_2:130|~17~7)
   -     11    B    05        XOR    s t        1      0   1    1    8    0    1  |carry_2:130|C1~8 (|carry_2:130|~17~8)
   -     13    B    05       SOFT    s t        0      0   0    0    3    0    1  |carry_2:130|C1~9 (|carry_2:130|~17~9)
   -      4    D    04       SOFT    s t        0      0   0    0    6    0    1  |carry_2:131|C1~1 (|carry_2:131|~17~1)
   -      5    D    04        XOR      t        1      0   1    1    7    0    1  |carry_2:131|C1 (|carry_2:131|:17)
   -      8    D    04        OR2    s t        1      0   1    1    8    0    1  |carry_2:132|C1~1 (|carry_2:132|~17~1)
   -     15    D    04        OR2    s t        1      0   1    1    8    0    1  |carry_2:132|C1~2 (|carry_2:132|~17~2)
   -     14    D    04        OR2    s t        1      0   1    1    8    0    1  |carry_2:132|C1~3 (|carry_2:132|~17~3)
   -      3    D    04        XOR    s t        1      0   1    1    8    0   12  |carry_2:132|C1~4 (|carry_2:132|~17~4)
   -     13    D    04        OR2    s t        1      0   1    1    7    0    1  |carry_2:132|C1~5 (|carry_2:132|~17~5)
   -     12    D    04        OR2    s t        1      0   1    1    8    0    1  |carry_2:132|C1~6 (|carry_2:132|~17~6)
   -     11    D    04        OR2    s t        1      0   1    1    8    0    1  |carry_2:132|C1~7 (|carry_2:132|~17~7)
   -      6    D    04        XOR    s t        1      0   1    1    8    0    1  |carry_2:132|C1~8 (|carry_2:132|~17~8)
   -      9    D    04       SOFT    s t        0      0   0    0    3    0    1  |carry_2:132|C1~9 (|carry_2:132|~17~9)
   -      7    C    02       SOFT    s t        0      0   0    0    6    0    1  |carry_2:133|C1~1 (|carry_2:133|~17~1)
   -      5    C    02        XOR      t        1      0   1    1    7    0    1  |carry_2:133|C1 (|carry_2:133|:17)
   -      5    C    04        OR2    s t        1      0   1    1    8    0    1  |carry_2:134|C1~1 (|carry_2:134|~17~1)
   -      7    C    04        OR2    s t        1      0   1    1    8    0    1  |carry_2:134|C1~2 (|carry_2:134|~17~2)
   -      8    C    04        OR2    s t        1      0   1    1    8    0    1  |carry_2:134|C1~3 (|carry_2:134|~17~3)
   -      9    C    04        XOR    s t        1      0   1    1    8    0    4  |carry_2:134|C1~4 (|carry_2:134|~17~4)
   -     10    C    04        OR2    s t        1      0   1    1    7    0    1  |carry_2:134|C1~5 (|carry_2:134|~17~5)
   -     11    C    04        OR2    s t        1      0   1    1    8    0    1  |carry_2:134|C1~6 (|carry_2:134|~17~6)
   -     12    C    04        OR2    s t        1      0   1    1    8    0    1  |carry_2:134|C1~7 (|carry_2:134|~17~7)
   -     13    C    04        XOR    s t        1      0   1    1    8    0    1  |carry_2:134|C1~8 (|carry_2:134|~17~8)
   -     15    C    04       SOFT    s t        0      0   0    0    3    0    1  |carry_2:134|C1~9 (|carry_2:134|~17~9)
   -      8    C    02        OR2    s t        1      0   1    1    8    0    1  |carry_2:135|C1~1 (|carry_2:135|~17~1)
   -      9    C    02        OR2    s t        1      0   1    1    8    0    1  |carry_2:135|C1~2 (|carry_2:135|~17~2)
   -      3    C    02        OR2    s t        1      0   1    1    8    0    1  |carry_2:135|C1~3 (|carry_2:135|~17~3)
   -     10    C    02        XOR    s t        1      0   1    1    8    0   12  |carry_2:135|C1~4 (|carry_2:135|~17~4)
   -      4    C    05        OR2    s t        1      0   1    1    7    0    1  |carry_2:135|C1~5 (|carry_2:135|~17~5)
   -      8    C    05        OR2    s t        1      0   1    1    8    0    1  |carry_2:135|C1~6 (|carry_2:135|~17~6)
   -      9    C    05        OR2    s t        1      0   1    1    8    0    1  |carry_2:135|C1~7 (|carry_2:135|~17~7)
   -     10    C    05        XOR    s t        1      0   1    1    8    0    1  |carry_2:135|C1~8 (|carry_2:135|~17~8)
   -      4    C    02       SOFT    s t        0      0   0    0    3    0    1  |carry_2:135|C1~9 (|carry_2:135|~17~9)
   -      6    B    02       SOFT    s t        0      0   0    0    6    0    1  |carry_2:136|C1~1 (|carry_2:136|~17~1)
   -      1    B    02        XOR      t        1      0   1    1    7    1    0  |carry_2:136|C1 (|carry_2:136|:17)
   -      4    C    04       SOFT    s t        0      0   0    0    6    0    1  |carry_2:137|C1~1 (|carry_2:137|~17~1)
   -      1    C    04        XOR      t        1      0   1    1    7    0    1  |carry_2:137|C1 (|carry_2:137|:17)
   -      3    B    05       SOFT    s t        0      0   0    0    2    0   12  |carry:142|C~1 (|carry:142|~7~1)
   -      2    D    04       SOFT    s t        0      0   0    0    2    0   12  |carry:144|C~1 (|carry:144|~7~1)
   -      2    D    03       SOFT    s t        0      0   0    0    2    0   12  |carry:146|C~1 (|carry:146|~7~1)
   -      3    C    01       SOFT    s t        0      0   0    0    2    0   12  |carry:148|C~1 (|carry:148|~7~1)
   -      2    B    02       AND2      t        0      0   0    0   24    1    0  |rz:181|RZ (|rz:181|:9)
   -      3    B    02       AND2      t        0      0   0    1    1    1    0  |si:179|SI (|si:179|:3)
   -      8    A    05        OR2    s t        1      0   1    4    1    0    1  |sumxor3:151|Ri~1 (|sumxor3:151|~11~1)
   -     11    A    05        XOR      t        0      0   0    4    3    1    1  |sumxor3:151|Ri (|sumxor3:151|:11)
   -      9    A    05        XOR    s t !      0      0   0    4    4    0    1  |sumxor3:152|Ri~1 (|sumxor3:152|~11~1)
   -     10    A    05       SOFT    s t        0      0   0    0    2    0    1  |sumxor3:152|Ri~2 (|sumxor3:152|~11~2)
   -      1    A    05        XOR      t        0      0   0    0    2    1    1  |sumxor3:152|Ri (|sumxor3:152|:11)
   -      3    A    02        XOR      t        0      0   0    0    3    1    1  |sumxor3:153|Ri (|sumxor3:153|:11)
   -     12    A    03        OR2    s t        1      0   1    1    4    0    1  |sumxor3:154|Ri~1 (|sumxor3:154|~11~1)
   -     15    A    03        XOR      t        0      0   0    1    6    1    1  |sumxor3:154|Ri (|sumxor3:154|:11)
   -     11    A    03        XOR    s t        1      0   1    1    7    0    1  |sumxor3:155|Ri~1 (|sumxor3:155|~11~1)
   -     10    A    03       SOFT    s t        0      0   0    0    2    0    1  |sumxor3:155|Ri~2 (|sumxor3:155|~11~2)
   -     14    A    03        XOR      t        0      0   0    0    2    1    1  |sumxor3:155|Ri (|sumxor3:155|:11)
   -      9    A    03       SOFT    s t        1      0   1    1    6    0    1  |sumxor3:156|Ri~1 (|sumxor3:156|~11~1)
   -      5    A    03        XOR      t        1      0   0    1    5    1    1  |sumxor3:156|Ri (|sumxor3:156|:11)
   -      1    B    05        XOR      t        1      0   1    1    6    1    1  |sumxor3:157|Ri (|sumxor3:157|:11)
   -     16    B    05        XOR    s t        1      0   1    1    5    0    1  |sumxor3:158|Ri~1 (|sumxor3:158|~11~1)
   -      4    B    05        XOR      t        0      0   0    0    2    1    1  |sumxor3:158|Ri (|sumxor3:158|:11)
   -      7    B    01        XOR      t        0      0   0    0    3    1    1  |sumxor3:159|Ri (|sumxor3:159|:11)
   -     12    B    05        XOR      t        0      0   0    1    3    1    1  |sumxor3:160|Ri (|sumxor3:160|:11)
   -      7    D    04        XOR      t        1      0   1    1    6    1    1  |sumxor3:161|Ri (|sumxor3:161|:11)
   -     16    D    04        XOR    s t        1      0   1    1    5    0    1  |sumxor3:162|Ri~1 (|sumxor3:162|~11~1)
   -      1    D    04        XOR      t        0      0   0    0    2    1    1  |sumxor3:162|Ri (|sumxor3:162|:11)
   -     10    D    04        XOR      t        0      0   0    0    3    1    1  |sumxor3:163|Ri (|sumxor3:163|:11)
   -      6    D    02        XOR      t        0      0   0    1    3    1    1  |sumxor3:164|Ri (|sumxor3:164|:11)
   -      2    C    03        XOR      t        1      0   1    1    6    1    1  |sumxor3:165|Ri (|sumxor3:165|:11)
   -     11    C    05        XOR    s t        1      0   1    1    5    0    1  |sumxor3:166|Ri~1 (|sumxor3:166|~11~1)
   -      6    C    05        XOR      t        0      0   0    0    2    1    1  |sumxor3:166|Ri (|sumxor3:166|:11)
   -      2    C    02        XOR      t        0      0   0    0    3    1    1  |sumxor3:167|Ri (|sumxor3:167|:11)
   -      7    C    05        XOR      t        0      0   0    1    3    1    1  |sumxor3:168|Ri (|sumxor3:168|:11)
   -      5    C    03        XOR      t        1      0   1    1    6    1    1  |sumxor3:169|Ri (|sumxor3:169|:11)
   -     16    C    04        XOR    s t        1      0   1    1    5    0    1  |sumxor3:170|Ri~1 (|sumxor3:170|~11~1)
   -      6    C    04        XOR      t        0      0   0    0    2    1    1  |sumxor3:170|Ri (|sumxor3:170|:11)
   -     14    C    04        XOR      t        0      0   0    0    3    1    1  |sumxor3:171|Ri (|sumxor3:171|:11)
   -      3    C    04        XOR      t        0      0   0    1    3    1    1  |sumxor3:172|Ri (|sumxor3:172|:11)
   -      5    B    02        XOR      t        1      0   1    1    6    1    1  |sumxor3:173|Ri (|sumxor3:173|:11)
   -      7    B    02        XOR    s t !      1      0   1    1    5    0    1  |sumxor3:174|Ri~1 (|sumxor3:174|~11~1)
   -      8    B    02       SOFT    s t        0      0   0    0    2    0    4  |sumxor3:174|Ri~2 (|sumxor3:174|~11~2)
   -      4    B    02        XOR      t        0      0   0    0    2    1    2  |sumxor3:174|Ri (|sumxor3:174|:11)
   -      5    D    02       SOFT    s t        0      0   0    2    0    0   24  |xi:4|Xi~1 (|xi:4|~32~1)
   -      2    A    04       SOFT    s t        0      0   0    5    0    0    1  |xi:4|Xi~2 (|xi:4|~32~2)
   -      3    A    04       SOFT    s t        0      0   0    2    0    0    1  |xi:4|Xi~3 (|xi:4|~32~3)
   -      7    A    04        XOR      t        1      0   1    6    3    1    5  |xi:4|Xi (|xi:4|:32)
   -      4    A    04       SOFT    s t        0      0   0    5    0    0    1  |xi:5|Xi~1 (|xi:5|~32~1)
   -      5    A    04       SOFT    s t        0      0   0    2    0    0    1  |xi:5|Xi~2 (|xi:5|~32~2)
   -     10    A    04        XOR      t        1      0   1    6    3    1    4  |xi:5|Xi (|xi:5|:32)
   -      8    A    04       SOFT    s t        0      0   0    5    0    0    1  |xi:6|Xi~1 (|xi:6|~32~1)
   -      9    A    04       SOFT    s t        0      0   0    2    0    0    1  |xi:6|Xi~2 (|xi:6|~32~2)
   -      6    A    04        XOR      t        1      0   1    6    3    1   10  |xi:6|Xi (|xi:6|:32)
   -     11    A    04       SOFT    s t        0      0   0    5    0    0    1  |xi:7|Xi~1 (|xi:7|~32~1)
   -     12    A    04       SOFT    s t        0      0   0    2    0    0    1  |xi:7|Xi~2 (|xi:7|~32~2)
   -      1    A    04        XOR      t        1      0   1    6    3    1    9  |xi:7|Xi (|xi:7|:32)
   -      7    A    05       SOFT    s t        0      0   0    5    0    0    1  |xi:8|Xi~1 (|xi:8|~32~1)
   -      6    A    05       SOFT    s t        0      0   0    2    0    0    1  |xi:8|Xi~2 (|xi:8|~32~2)
   -     12    A    05        XOR      t        1      0   1    6    3    1    7  |xi:8|Xi (|xi:8|:32)
   -      5    A    05       SOFT    s t        0      0   0    5    0    0    1  |xi:9|Xi~1 (|xi:9|~32~1)
   -      4    A    05       SOFT    s t        0      0   0    2    0    0    1  |xi:9|Xi~2 (|xi:9|~32~2)
   -      3    A    05        XOR      t        1      0   1    6    3    1    4  |xi:9|Xi (|xi:9|:32)
   -      1    B    04       SOFT    s t        0      0   0    5    0    0    1  |xi:10|Xi~1 (|xi:10|~32~1)
   -      3    B    04       SOFT    s t        0      0   0    2    0    0    1  |xi:10|Xi~2 (|xi:10|~32~2)
   -     15    B    04        XOR      t        1      0   1    6    3    1   11  |xi:10|Xi (|xi:10|:32)
   -      4    B    04       SOFT    s t        0      0   0    5    0    0    1  |xi:11|Xi~1 (|xi:11|~32~1)
   -      5    B    04       SOFT    s t        0      0   0    2    0    0    1  |xi:11|Xi~2 (|xi:11|~32~2)
   -     16    B    04        XOR      t        1      0   1    6    3    1   10  |xi:11|Xi (|xi:11|:32)
   -      5    B    03       SOFT    s t        0      0   0    5    0    0    1  |xi:12|Xi~1 (|xi:12|~32~1)
   -      7    B    03       SOFT    s t        0      0   0    2    0    0    1  |xi:12|Xi~2 (|xi:12|~32~2)
   -      1    B    03        XOR      t        1      0   1    6    3    1    9  |xi:12|Xi (|xi:12|:32)
   -      5    D    01       SOFT    s t        0      0   0    5    0    0    1  |xi:13|Xi~1 (|xi:13|~32~1)
   -      6    D    01       SOFT    s t        0      0   0    2    0    0    1  |xi:13|Xi~2 (|xi:13|~32~2)
   -      3    D    01        XOR      t        1      0   1    6    3    1    4  |xi:13|Xi (|xi:13|:32)
   -      7    D    01       SOFT    s t        0      0   0    5    0    0    1  |xi:14|Xi~1 (|xi:14|~32~1)
   -      8    D    01       SOFT    s t        0      0   0    2    0    0    1  |xi:14|Xi~2 (|xi:14|~32~2)
   -      2    D    01        XOR      t        1      0   1    6    3    1   11  |xi:14|Xi (|xi:14|:32)
   -      4    D    05       SOFT    s t        0      0   0    5    0    0    1  |xi:15|Xi~1 (|xi:15|~32~1)
   -      5    D    05       SOFT    s t        0      0   0    2    0    0    1  |xi:15|Xi~2 (|xi:15|~32~2)
   -      2    D    05        XOR      t        1      0   1    6    3    1   10  |xi:15|Xi (|xi:15|:32)
   -      6    D    05       SOFT    s t        0      0   0    5    0    0    1  |xi:16|Xi~1 (|xi:16|~32~1)
   -      7    D    05       SOFT    s t        0      0   0    2    0    0    1  |xi:16|Xi~2 (|xi:16|~32~2)
   -      3    D    05        XOR      t        1      0   1    6    3    1    9  |xi:16|Xi (|xi:16|:32)
   -      8    D    05       SOFT    s t        0      0   0    5    0    0    1  |xi:17|Xi~1 (|xi:17|~32~1)
   -      9    D    05       SOFT    s t        0      0   0    2    0    0    1  |xi:17|Xi~2 (|xi:17|~32~2)
   -      1    D    05        XOR      t        1      0   1    6    3    1    4  |xi:17|Xi (|xi:17|:32)
   -      6    B    04       SOFT    s t        0      0   0    5    0    0    1  |xi:18|Xi~1 (|xi:18|~32~1)
   -      7    B    04       SOFT    s t        0      0   0    2    0    0    1  |xi:18|Xi~2 (|xi:18|~32~2)
   -      2    B    04        XOR      t        1      0   1    6    3    1   11  |xi:18|Xi (|xi:18|:32)
   -     12    C    05       SOFT    s t        0      0   0    5    0    0    1  |xi:19|Xi~1 (|xi:19|~32~1)
   -      5    C    05        XOR      t        2      0   1    6    2    1   10  |xi:19|Xi (|xi:19|:32)
   -     11    C    02       SOFT    s t        0      0   0    5    0    0    1  |xi:20|Xi~1 (|xi:20|~32~1)
   -      6    C    02        XOR      t        2      0   1    6    2    1    9  |xi:20|Xi (|xi:20|:32)
   -     13    C    05       SOFT    s t        0      0   0    5    0    0    1  |xi:21|Xi~1 (|xi:21|~32~1)
   -      3    C    05        XOR      t        2      0   1    6    2    1    4  |xi:21|Xi (|xi:21|:32)
   -      1    C    02       SOFT    s t        0      0   0    5    0    0    1  |xi:22|Xi~1 (|xi:22|~32~1)
   -     12    C    02        XOR      t        2      0   1    6    2    1   11  |xi:22|Xi (|xi:22|:32)
   -      2    D    02       SOFT    s t        0      0   0    5    0    0    1  |xi:23|Xi~1 (|xi:23|~32~1)
   -     11    D    02        XOR      t        2      0   1    6    2    1   10  |xi:23|Xi (|xi:23|:32)
   -      4    D    01       SOFT    s t        0      0   0    5    0    0    1  |xi:24|Xi~1 (|xi:24|~32~1)
   -      1    D    01        XOR      t        2      0   1    6    2    1    9  |xi:24|Xi (|xi:24|:32)
   -      1    C    05       SOFT    s t        0      0   0    5    0    0    1  |xi:25|Xi~1 (|xi:25|~32~1)
   -      2    C    05        XOR      t        2      0   1    6    2    1    4  |xi:25|Xi (|xi:25|:32)
   -      2    B    03       SOFT    s t        0      0   0    5    0    0    1  |xi:26|Xi~1 (|xi:26|~32~1)
   -      3    B    03        XOR      t        2      0   1    6    2    1    4  |xi:26|Xi (|xi:26|:32)
   -      4    B    03       SOFT    s t        0      0   0    5    0    0    1  |xi:27|Xi~1 (|xi:27|~32~1)
   -      6    B    03        XOR      t        2      0   1    6    2    1    3  |xi:27|Xi (|xi:27|:32)
   -      1    A    02        OR2      t        0      0   0    6    0    1    7  |yi:77|Yi (|yi:77|:17)
   -      1    A    01        OR2      t        0      0   0    6    0    1    3  |yi:78|Yi (|yi:78|:17)
   -      7    A    02        OR2      t        0      0   0    6    0    1   10  |yi:79|Yi (|yi:79|:17)
   -      4    A    01        OR2      t        0      0   0    6    0    1   11  |yi:80|Yi (|yi:80|:17)
   -      3    A    01        OR2      t        0      0   0    6    0    1    7  |yi:81|Yi (|yi:81|:17)
   -     13    A    01        OR2      t        0      0   0    6    0    1    4  |yi:82|Yi (|yi:82|:17)
   -      4    B    01        OR2      t        0      0   0    6    0    1   10  |yi:107|Yi (|yi:107|:17)
   -      5    B    01        OR2      t        0      0   0    6    0    1   10  |yi:108|Yi (|yi:108|:17)
   -      6    B    01        OR2      t        0      0   0    6    0    1    7  |yi:109|Yi (|yi:109|:17)
   -      9    D    03        OR2      t        0      0   0    6    0    1    4  |yi:110|Yi (|yi:110|:17)
   -      3    D    03        OR2      t        0      0   0    6    0    1   10  |yi:111|Yi (|yi:111|:17)
   -      1    D    02        OR2      t        0      0   0    6    0    1   10  |yi:112|Yi (|yi:112|:17)
   -     10    D    03        OR2      t        0      0   0    6    0    1    7  |yi:113|Yi (|yi:113|:17)
   -      1    D    03        OR2      t        0      0   0    6    0    1    4  |yi:114|Yi (|yi:114|:17)
   -      1    B    01        OR2      t        0      0   0    6    0    1   10  |yi:115|Yi (|yi:115|:17)
   -     12    C    03        OR2      t        0      0   0    6    0    1   10  |yi:116|Yi (|yi:116|:17)
   -      4    C    01        OR2      t        0      0   0    6    0    1    7  |yi:117|Yi (|yi:117|:17)
   -      3    C    03        OR2      t        0      0   0    6    0    1    4  |yi:118|Yi (|yi:118|:17)
   -      2    C    01        OR2      t        0      0   0    6    0    1   10  |yi:119|Yi (|yi:119|:17)
   -      7    D    02        OR2      t        0      0   0    6    0    1   10  |yi:120|Yi (|yi:120|:17)
   -     15    D    03        OR2      t        0      0   0    6    0    1    7  |yi:121|Yi (|yi:121|:17)
   -      2    C    04        OR2      t        0      0   0    6    0    1    4  |yi:122|Yi (|yi:122|:17)
   -      3    B    01        OR2      t        0      0   0    6    0    1    4  |yi:123|Yi (|yi:123|:17)
   -      2    B    01        OR2      t        0      0   0    6    0    1    3  |yi:124|Yi (|yi:124|:17)


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
p = Packed register


Device-Specific Information:e:\documents\science\computer_circuity\labs\palevo\pustovit\lab2\lab2.rpt
lab2

** FASTTRACK INTERCONNECT UTILIZATION **

Row FastTrack Interconnect:

         FastTrack                                 
Row     Interconnect    Input Pins     Output Pins     Bidir Pins
A:      30/ 96( 31%)    7/16( 43%)      0/16(  0%)     0/16(  0%)
B:      59/ 96( 61%)    6/16( 37%)      1/16(  6%)     0/16(  0%)
C:      37/ 96( 38%)    6/16( 37%)      1/16(  6%)     0/16(  0%)
D:      31/ 96( 32%)    7/16( 43%)      0/16(  0%)     0/16(  0%)


Column FastTrack Interconnect:

         FastTrack                                 
Column  Interconnect    Input Pins     Output Pins     Bidir Pins
01:     21/48( 43%)     5/20( 25%)      15/20( 75%)       0/20(  0%)
02:     24/48( 50%)     6/20( 30%)      14/20( 70%)       0/20(  0%)
03:     22/48( 45%)     5/20( 25%)      15/20( 75%)       0/20(  0%)
04:     22/48( 45%)     6/20( 30%)      14/20( 70%)       0/20(  0%)
05:     16/48( 33%)     0/20(  0%)      15/20( 75%)       0/20(  0%)


Device-Specific Information:e:\documents\science\computer_circuity\labs\palevo\pustovit\lab2\lab2.rpt
lab2

** EQUATIONS **

F0       : INPUT;
F1       : INPUT;
F2       : INPUT;
F3       : INPUT;
P00      : INPUT;
P01      : INPUT;
P02      : INPUT;
P03      : INPUT;
P04      : INPUT;
P05      : INPUT;
P06      : INPUT;
P07      : INPUT;
P08      : INPUT;
P09      : INPUT;
P10      : INPUT;
P11      : INPUT;
P12      : INPUT;
P13      : INPUT;
P14      : INPUT;
P15      : INPUT;
P16      : INPUT;
P17      : INPUT;
P18      : INPUT;
P19      : INPUT;
P20      : INPUT;
P21      : INPUT;
P22      : INPUT;
P23      : INPUT;
Q00      : INPUT;
Q01      : INPUT;
Q02      : INPUT;
Q03      : INPUT;
Q04      : INPUT;
Q05      : INPUT;
Q06      : INPUT;
Q07      : INPUT;
Q08      : INPUT;
Q09      : INPUT;
Q10      : INPUT;
Q11      : INPUT;
Q12      : INPUT;
Q13      : INPUT;
Q14      : INPUT;
Q15      : INPUT;
Q16      : INPUT;
Q17      : INPUT;
Q18      : INPUT;
Q19      : INPUT;
Q20      : INPUT;
Q21      : INPUT;
Q22      : INPUT;
Q23      : INPUT;

-- Node name is 'overflow' 
-- Equation name is 'overflow', type is output 
overflow =  _LC1_B2;

-- Node name is 'RZ' 
-- Equation name is 'RZ', type is output 
RZ       =  _LC2_B2;

-- Node name is 'R00' 
-- Equation name is 'R00', type is output 
R00      =  _LC11_A5;

-- Node name is 'R01' 
-- Equation name is 'R01', type is output 
R01      =  _LC1_A5;

-- Node name is 'R02' 
-- Equation name is 'R02', type is output 
R02      =  _LC3_A2;

-- Node name is 'R03' 
-- Equation name is 'R03', type is output 
R03      =  _LC15_A3;

-- Node name is 'R04' 
-- Equation name is 'R04', type is output 
R04      =  _LC14_A3;

-- Node name is 'R05' 
-- Equation name is 'R05', type is output 
R05      =  _LC5_A3;

-- Node name is 'R06' 
-- Equation name is 'R06', type is output 
R06      =  _LC1_B5;

-- Node name is 'R07' 
-- Equation name is 'R07', type is output 
R07      =  _LC4_B5;

-- Node name is 'R08' 
-- Equation name is 'R08', type is output 
R08      =  _LC7_B1;

-- Node name is 'R09' 
-- Equation name is 'R09', type is output 
R09      =  _LC12_B5;

-- Node name is 'R10' 
-- Equation name is 'R10', type is output 
R10      =  _LC7_D4;

-- Node name is 'R11' 
-- Equation name is 'R11', type is output 
R11      =  _LC1_D4;

-- Node name is 'R12' 
-- Equation name is 'R12', type is output 
R12      =  _LC10_D4;

-- Node name is 'R13' 
-- Equation name is 'R13', type is output 
R13      =  _LC6_D2;

-- Node name is 'R14' 
-- Equation name is 'R14', type is output 
R14      =  _LC2_C3;

-- Node name is 'R15' 
-- Equation name is 'R15', type is output 
R15      =  _LC6_C5;

-- Node name is 'R16' 
-- Equation name is 'R16', type is output 
R16      =  _LC2_C2;

-- Node name is 'R17' 
-- Equation name is 'R17', type is output 
R17      =  _LC7_C5;

-- Node name is 'R18' 
-- Equation name is 'R18', type is output 
R18      =  _LC5_C3;

-- Node name is 'R19' 
-- Equation name is 'R19', type is output 
R19      =  _LC6_C4;

-- Node name is 'R20' 
-- Equation name is 'R20', type is output 
R20      =  _LC14_C4;

-- Node name is 'R21' 
-- Equation name is 'R21', type is output 
R21      =  _LC3_C4;

-- Node name is 'R22' 
-- Equation name is 'R22', type is output 
R22      =  _LC5_B2;

-- Node name is 'R23' 
-- Equation name is 'R23', type is output 
R23      =  _LC4_B2;

-- Node name is 'SI' 
-- Equation name is 'SI', type is output 
SI       =  _LC3_B2;

-- Node name is 'X00' 
-- Equation name is 'X00', type is output 
X00      =  _LC7_A4;

-- Node name is 'X01' 
-- Equation name is 'X01', type is output 
X01      =  _LC10_A4;

-- Node name is 'X02' 
-- Equation name is 'X02', type is output 
X02      =  _LC6_A4;

-- Node name is 'X03' 
-- Equation name is 'X03', type is output 
X03      =  _LC1_A4;

-- Node name is 'X04' 
-- Equation name is 'X04', type is output 
X04      =  _LC12_A5;

-- Node name is 'X05' 
-- Equation name is 'X05', type is output 
X05      =  _LC3_A5;

-- Node name is 'X06' 
-- Equation name is 'X06', type is output 
X06      =  _LC15_B4;

-- Node name is 'X07' 
-- Equation name is 'X07', type is output 
X07      =  _LC16_B4;

-- Node name is 'X08' 
-- Equation name is 'X08', type is output 
X08      =  _LC1_B3;

-- Node name is 'X09' 
-- Equation name is 'X09', type is output 
X09      =  _LC3_D1;

-- Node name is 'X10' 
-- Equation name is 'X10', type is output 
X10      =  _LC2_D1;

-- Node name is 'X11' 
-- Equation name is 'X11', type is output 
X11      =  _LC2_D5;

-- Node name is 'X12' 
-- Equation name is 'X12', type is output 
X12      =  _LC3_D5;

-- Node name is 'X13' 
-- Equation name is 'X13', type is output 
X13      =  _LC1_D5;

-- Node name is 'X14' 
-- Equation name is 'X14', type is output 
X14      =  _LC2_B4;

-- Node name is 'X15' 
-- Equation name is 'X15', type is output 
X15      =  _LC5_C5;

-- Node name is 'X16' 
-- Equation name is 'X16', type is output 
X16      =  _LC6_C2;

-- Node name is 'X17' 
-- Equation name is 'X17', type is output 
X17      =  _LC3_C5;

-- Node name is 'X18' 
-- Equation name is 'X18', type is output 
X18      =  _LC12_C2;

-- Node name is 'X19' 
-- Equation name is 'X19', type is output 
X19      =  _LC11_D2;

-- Node name is 'X20' 
-- Equation name is 'X20', type is output 
X20      =  _LC1_D1;

-- Node name is 'X21' 
-- Equation name is 'X21', type is output 
X21      =  _LC2_C5;

-- Node name is 'X22' 
-- Equation name is 'X22', type is output 
X22      =  _LC3_B3;

-- Node name is 'X23' 
-- Equation name is 'X23', type is output 
X23      =  _LC6_B3;

-- Node name is 'Y00' 
-- Equation name is 'Y00', type is output 
Y00      =  _LC1_A2;

-- Node name is 'Y01' 
-- Equation name is 'Y01', type is output 
Y01      =  _LC1_A1;

-- Node name is 'Y02' 
-- Equation name is 'Y02', type is output 
Y02      =  _LC7_A2;

-- Node name is 'Y03' 
-- Equation name is 'Y03', type is output 
Y03      =  _LC4_A1;

-- Node name is 'Y04' 
-- Equation name is 'Y04', type is output 
Y04      =  _LC3_A1;

-- Node name is 'Y05' 
-- Equation name is 'Y05', type is output 
Y05      =  _LC13_A1;

-- Node name is 'Y06' 
-- Equation name is 'Y06', type is output 
Y06      =  _LC4_B1;

-- Node name is 'Y07' 
-- Equation name is 'Y07', type is output 
Y07      =  _LC5_B1;

-- Node name is 'Y08' 
-- Equation name is 'Y08', type is output 
Y08      =  _LC6_B1;

-- Node name is 'Y09' 
-- Equation name is 'Y09', type is output 
Y09      =  _LC9_D3;

-- Node name is 'Y10' 
-- Equation name is 'Y10', type is output 
Y10      =  _LC3_D3;

-- Node name is 'Y11' 
-- Equation name is 'Y11', type is output 
Y11      =  _LC1_D2;

-- Node name is 'Y12' 
-- Equation name is 'Y12', type is output 
Y12      =  _LC10_D3;

-- Node name is 'Y13' 
-- Equation name is 'Y13', type is output 
Y13      =  _LC1_D3;

-- Node name is 'Y14' 
-- Equation name is 'Y14', type is output 
Y14      =  _LC1_B1;

-- Node name is 'Y15' 
-- Equation name is 'Y15', type is output 
Y15      =  _LC12_C3;

-- Node name is 'Y16' 
-- Equation name is 'Y16', type is output 
Y16      =  _LC4_C1;

-- Node name is 'Y17' 
-- Equation name is 'Y17', type is output 
Y17      =  _LC3_C3;

-- Node name is 'Y18' 
-- Equation name is 'Y18', type is output 
Y18      =  _LC2_C1;

-- Node name is 'Y19' 
-- Equation name is 'Y19', type is output 
Y19      =  _LC7_D2;

-- Node name is 'Y20' 
-- Equation name is 'Y20', type is output 
Y20      =  _LC15_D3;

-- Node name is 'Y21' 
-- Equation name is 'Y21', type is output 
Y21      =  _LC2_C4;

-- Node name is 'Y22' 
-- Equation name is 'Y22', type is output 
Y22      =  _LC3_B1;

-- Node name is 'Y23' 
-- Equation name is 'Y23', type is output 
Y23      =  _LC2_B1;

-- Node name is '|carry_2:125|~17~1' = '|carry_2:125|C1~1' 
-- Equation name is '_LC13_A5', type is buried 
-- synthesized logic cell 
_LC13_A5 = LCELL( _EQ001 $  GND);
  _EQ001 =  F0 & !F1 &  F2 & !F3 &  _LC1_A1 &  _LC7_A4
         #  F0 & !F1 &  F2 & !F3 &  _LC7_A4 &  _LC10_A4
         #  F2 &  _LC1_A1 &  _LC1_A2 &  _LC7_A4
         #  F2 &  _LC1_A2 &  _LC7_A4 &  _LC10_A4
         #  F2 &  _LC1_A1 &  _LC10_A4;

-- Node name is '|carry_2:125|~17~2' = '|carry_2:125|C1~2' 
-- Equation name is '_LC2_A5', type is buried 
-- synthesized logic cell 
_LC2_A5  = LCELL( _EQ002 $  GND);
  _EQ002 = !F0 &  F1 &  F2 & !F3 &  _LC1_A1 &  _LC7_A4
         # !F0 &  F1 &  F2 & !F3 &  _LC7_A4 &  _LC10_A4
         #  F0 & !F1 &  F2 & !F3 &  _LC1_A1 &  _LC1_A2
         #  F0 & !F1 &  F2 & !F3 &  _LC1_A2 &  _LC10_A4
         # !F0 &  F1 &  F2 & !F3 &  _LC1_A1 &  _LC1_A2;

-- Node name is '|carry_2:125|:17' = '|carry_2:125|C1' 
-- Equation name is '_LC14_A5', type is buried 
_LC14_A5 = LCELL( _EQ003 $  GND);
  _EQ003 = !F0 &  F1 &  F2 & !F3 &  _LC1_A2 &  _LC10_A4
         #  _LC13_A5
         #  _LC2_A5;

-- Node name is '|carry_2:128|~17~1' = '|carry_2:128|C1~1' 
-- Equation name is '_LC8_A3', type is buried 
-- synthesized logic cell 
_LC8_A3  = LCELL( _EQ004 $  GND);
  _EQ004 = !F2 &  _LC3_A1 &  _LC12_A5 &  _LC13_A1
         # !F2 &  _LC3_A1 &  _LC3_A5 &  _LC12_A5
         #  F2 & !_LC3_A5 & !_LC13_A1
         #  F2 & !_LC3_A1 & !_LC4_A1 & !_LC7_A2 & !_LC14_A5
         #  F2 & !_LC3_A1 & !_LC12_A5;

-- Node name is '|carry_2:128|~17~2' = '|carry_2:128|C1~2' 
-- Equation name is '_LC7_A3', type is buried 
-- synthesized logic cell 
_LC7_A3  = LCELL( _EQ005 $  GND);
  _EQ005 =  F2 & !_LC1_A4 & !_LC3_A1 & !_LC4_A1
         #  F2 & !_LC1_A4 & !_LC3_A1 & !_LC7_A2 & !_LC14_A5
         #  F2 & !_LC3_A1 & !_LC4_A1 & !_LC6_A4 & !_LC14_A5
         #  F2 & !_LC1_A4 & !_LC3_A1 & !_LC6_A4 & !_LC14_A5
         #  F2 & !_LC1_A4 & !_LC4_A1 & !_LC12_A5;

-- Node name is '|carry_2:128|~17~3' = '|carry_2:128|C1~3' 
-- Equation name is '_LC6_A3', type is buried 
-- synthesized logic cell 
_LC6_A3  = LCELL( _EQ006 $  GND);
  _EQ006 =  F2 & !_LC3_A1 & !_LC4_A1 & !_LC6_A4 & !_LC7_A2
         #  F2 & !_LC1_A4 & !_LC3_A1 & !_LC6_A4 & !_LC7_A2
         #  F2 & !_LC4_A1 & !_LC7_A2 & !_LC12_A5 & !_LC14_A5
         #  F2 & !_LC1_A4 & !_LC7_A2 & !_LC12_A5 & !_LC14_A5
         #  F2 & !_LC4_A1 & !_LC6_A4 & !_LC12_A5 & !_LC14_A5;

-- Node name is '|carry_2:128|~17~4' = '|carry_2:128|C1~4' 
-- Equation name is '_LC4_A3', type is buried 
-- synthesized logic cell 
_LC4_A3  = LCELL( _EQ007 $  F2);
  _EQ007 =  F2 & !_LC1_A4 & !_LC6_A4 & !_LC12_A5 & !_LC14_A5
         #  F2 & !_LC4_A1 & !_LC6_A4 & !_LC7_A2 & !_LC12_A5
         #  F2 & !_LC1_A4 & !_LC6_A4 & !_LC7_A2 & !_LC12_A5
         # !_LC1_A3;

-- Node name is '|carry_2:128|~17~5' = '|carry_2:128|C1~5' 
-- Equation name is '_LC3_A3', type is buried 
-- synthesized logic cell 
_LC3_A3  = LCELL( _EQ008 $  GND);
  _EQ008 =  F2 &  _LC1_A4 &  _LC3_A1 &  _LC4_A1
         #  F2 &  _LC4_A1 &  _LC6_A4 &  _LC12_A5 &  _LC14_A5
         #  F2 &  _LC1_A4 &  _LC6_A4 &  _LC12_A5 &  _LC14_A5
         #  F2 &  _LC1_A4 &  _LC4_A1 &  _LC12_A5
         #  _LC3_A1 &  _LC12_A5;

-- Node name is '|carry_2:128|~17~6' = '|carry_2:128|C1~6' 
-- Equation name is '_LC2_A3', type is buried 
-- synthesized logic cell 
_LC2_A3  = LCELL( _EQ009 $  GND);
  _EQ009 =  F2 &  _LC3_A1 &  _LC4_A1 &  _LC6_A4 &  _LC14_A5
         #  F2 &  _LC4_A1 &  _LC6_A4 &  _LC7_A2 &  _LC12_A5
         #  F2 &  _LC1_A4 &  _LC6_A4 &  _LC7_A2 &  _LC12_A5
         #  F2 &  _LC4_A1 &  _LC7_A2 &  _LC12_A5 &  _LC14_A5
         #  F2 &  _LC1_A4 &  _LC7_A2 &  _LC12_A5 &  _LC14_A5;

-- Node name is '|carry_2:128|~17~7' = '|carry_2:128|C1~7' 
-- Equation name is '_LC1_A3', type is buried 
-- synthesized logic cell 
_LC1_A3  = LCELL( _EQ010 $  GND);
  _EQ010 = !_LC6_A3 & !_LC7_A3 & !_LC8_A3;

-- Node name is '|carry_2:129|~17~1' = '|carry_2:129|C1~1' 
-- Equation name is '_LC15_B5', type is buried 
-- synthesized logic cell 
_LC15_B5 = LCELL( _EQ011 $  GND);
  _EQ011 = !_LC3_B5 & !_LC4_A3 & !_LC4_B1 & !_LC16_B4
         # !_LC3_B5 & !_LC4_A3 & !_LC4_B1 & !_LC5_B1
         # !_LC3_B5 & !_LC4_A3 & !_LC15_B4 & !_LC16_B4;

-- Node name is '|carry_2:129|:17' = '|carry_2:129|C1' 
-- Equation name is '_LC5_B5', type is buried 
_LC5_B5  = LCELL( _EQ012 $  _EQ013);
  _EQ012 =  F2 & !_LC3_B5 & !_LC4_A3 & !_LC5_B1 & !_LC15_B4 & !_LC15_B5
         #  F2 & !_LC4_B1 & !_LC15_B4 & !_LC15_B5 & !_LC16_B4
         #  F2 & !_LC4_B1 & !_LC5_B1 & !_LC15_B4 & !_LC15_B5
         #  F2 & !_LC5_B1 & !_LC15_B5 & !_LC16_B4;
  _EQ013 =  F2 & !_LC15_B5;

-- Node name is '|carry_2:130|~17~1' = '|carry_2:130|C1~1' 
-- Equation name is '_LC14_B5', type is buried 
-- synthesized logic cell 
_LC14_B5 = LCELL( _EQ014 $  GND);
  _EQ014 = !F2 &  _LC1_B3 &  _LC6_B1 &  _LC9_D3
         # !F2 &  _LC1_B3 &  _LC3_D1 &  _LC6_B1
         #  F2 & !_LC3_D1 & !_LC9_D3
         #  F2 & !_LC3_B5 & !_LC4_A3 & !_LC5_B1 & !_LC6_B1 & !_LC15_B4
         #  F2 & !_LC1_B3 & !_LC6_B1;

-- Node name is '|carry_2:130|~17~2' = '|carry_2:130|C1~2' 
-- Equation name is '_LC6_B5', type is buried 
-- synthesized logic cell 
_LC6_B5  = LCELL( _EQ015 $  GND);
  _EQ015 =  F2 & !_LC5_B1 & !_LC6_B1 & !_LC16_B4
         #  F2 & !_LC4_B1 & !_LC5_B1 & !_LC6_B1 & !_LC15_B4
         #  F2 & !_LC4_B1 & !_LC6_B1 & !_LC15_B4 & !_LC16_B4
         #  F2 & !_LC3_B5 & !_LC4_A3 & !_LC6_B1 & !_LC15_B4 & !_LC16_B4
         #  F2 & !_LC1_B3 & !_LC5_B1 & !_LC16_B4;

-- Node name is '|carry_2:130|~17~3' = '|carry_2:130|C1~3' 
-- Equation name is '_LC7_B5', type is buried 
-- synthesized logic cell 
_LC7_B5  = LCELL( _EQ016 $  GND);
  _EQ016 =  F2 & !_LC3_B5 & !_LC4_A3 & !_LC4_B1 & !_LC5_B1 & !_LC6_B1
         #  F2 & !_LC3_B5 & !_LC4_A3 & !_LC4_B1 & !_LC6_B1 & !_LC16_B4
         #  F2 & !_LC1_B3 & !_LC4_B1 & !_LC5_B1 & !_LC15_B4
         #  F2 & !_LC1_B3 & !_LC4_B1 & !_LC15_B4 & !_LC16_B4
         #  F2 & !_LC1_B3 & !_LC3_B5 & !_LC4_A3 & !_LC5_B1 & !_LC15_B4;

-- Node name is '|carry_2:130|~17~4' = '|carry_2:130|C1~4' 
-- Equation name is '_LC2_B5', type is buried 
-- synthesized logic cell 
_LC2_B5  = LCELL( _EQ017 $  F2);
  _EQ017 =  F2 & !_LC1_B3 & !_LC3_B5 & !_LC4_A3 & !_LC15_B4 & !_LC16_B4
         #  F2 & !_LC1_B3 & !_LC3_B5 & !_LC4_A3 & !_LC4_B1 & !_LC5_B1
         #  F2 & !_LC1_B3 & !_LC3_B5 & !_LC4_A3 & !_LC4_B1 & !_LC16_B4
         # !_LC13_B5;

-- Node name is '|carry_2:130|~17~5' = '|carry_2:130|C1~5' 
-- Equation name is '_LC8_B5', type is buried 
-- synthesized logic cell 
_LC8_B5  = LCELL( _EQ018 $  GND);
  _EQ018 = !F2 &  _LC1_B3 &  _LC6_B1
         #  F2 & !_LC5_B1 & !_LC6_B1 & !_LC16_B4
         #  F2 & !_LC3_B5 & !_LC4_A3 & !_LC5_B1 & !_LC6_B1 & !_LC15_B4
         #  F2 & !_LC1_B3 & !_LC6_B1
         #  F2 & !_LC1_B3 & !_LC5_B1 & !_LC16_B4;

-- Node name is '|carry_2:130|~17~6' = '|carry_2:130|C1~6' 
-- Equation name is '_LC9_B5', type is buried 
-- synthesized logic cell 
_LC9_B5  = LCELL( _EQ019 $  GND);
  _EQ019 =  F2 & !_LC4_B1 & !_LC5_B1 & !_LC6_B1 & !_LC15_B4
         #  F2 & !_LC4_B1 & !_LC6_B1 & !_LC15_B4 & !_LC16_B4
         #  F2 & !_LC3_B5 & !_LC4_A3 & !_LC6_B1 & !_LC15_B4 & !_LC16_B4
         #  F2 & !_LC1_B3 & !_LC4_B1 & !_LC5_B1 & !_LC15_B4
         #  F2 & !_LC1_B3 & !_LC4_B1 & !_LC15_B4 & !_LC16_B4;

-- Node name is '|carry_2:130|~17~7' = '|carry_2:130|C1~7' 
-- Equation name is '_LC10_B5', type is buried 
-- synthesized logic cell 
_LC10_B5 = LCELL( _EQ020 $  GND);
  _EQ020 =  F2 & !_LC3_B5 & !_LC4_A3 & !_LC4_B1 & !_LC5_B1 & !_LC6_B1
         #  F2 & !_LC3_B5 & !_LC4_A3 & !_LC4_B1 & !_LC6_B1 & !_LC16_B4
         #  F2 & !_LC1_B3 & !_LC3_B5 & !_LC4_A3 & !_LC5_B1 & !_LC15_B4
         #  F2 & !_LC1_B3 & !_LC3_B5 & !_LC4_A3 & !_LC15_B4 & !_LC16_B4
         #  F2 & !_LC1_B3 & !_LC3_B5 & !_LC4_A3 & !_LC4_B1 & !_LC5_B1;

-- Node name is '|carry_2:130|~17~8' = '|carry_2:130|C1~8' 
-- Equation name is '_LC11_B5', type is buried 
-- synthesized logic cell 
_LC11_B5 = LCELL( _EQ021 $  F2);
  _EQ021 =  F2 & !_LC1_B3 & !_LC3_B5 & !_LC4_A3 & !_LC4_B1 & !_LC16_B4
         #  _LC8_B5
         #  _LC9_B5
         #  _LC10_B5;

-- Node name is '|carry_2:130|~17~9' = '|carry_2:130|C1~9' 
-- Equation name is '_LC13_B5', type is buried 
-- synthesized logic cell 
_LC13_B5 = LCELL( _EQ022 $  GND);
  _EQ022 = !_LC6_B5 & !_LC7_B5 & !_LC14_B5;

-- Node name is '|carry_2:131|~17~1' = '|carry_2:131|C1~1' 
-- Equation name is '_LC4_D4', type is buried 
-- synthesized logic cell 
_LC4_D4  = LCELL( _EQ023 $  GND);
  _EQ023 = !_LC2_B5 & !_LC2_D4 & !_LC2_D5 & !_LC3_D3
         # !_LC1_D2 & !_LC2_B5 & !_LC2_D4 & !_LC3_D3
         # !_LC2_B5 & !_LC2_D1 & !_LC2_D4 & !_LC2_D5;

-- Node name is '|carry_2:131|:17' = '|carry_2:131|C1' 
-- Equation name is '_LC5_D4', type is buried 
_LC5_D4  = LCELL( _EQ024 $  _EQ025);
  _EQ024 =  F2 & !_LC1_D2 & !_LC2_B5 & !_LC2_D1 & !_LC2_D4 & !_LC4_D4
         #  F2 & !_LC2_D1 & !_LC2_D5 & !_LC3_D3 & !_LC4_D4
         #  F2 & !_LC1_D2 & !_LC2_D1 & !_LC3_D3 & !_LC4_D4
         #  F2 & !_LC1_D2 & !_LC2_D5 & !_LC4_D4;
  _EQ025 =  F2 & !_LC4_D4;

-- Node name is '|carry_2:132|~17~1' = '|carry_2:132|C1~1' 
-- Equation name is '_LC8_D4', type is buried 
-- synthesized logic cell 
_LC8_D4  = LCELL( _EQ026 $  GND);
  _EQ026 = !F2 &  _LC1_D3 &  _LC3_D5 &  _LC10_D3
         # !F2 &  _LC1_D5 &  _LC3_D5 &  _LC10_D3
         #  F2 & !_LC1_D3 & !_LC1_D5
         #  F2 & !_LC1_D2 & !_LC2_B5 & !_LC2_D1 & !_LC2_D4 & !_LC10_D3
         #  F2 & !_LC3_D5 & !_LC10_D3;

-- Node name is '|carry_2:132|~17~2' = '|carry_2:132|C1~2' 
-- Equation name is '_LC15_D4', type is buried 
-- synthesized logic cell 
_LC15_D4 = LCELL( _EQ027 $  GND);
  _EQ027 =  F2 & !_LC1_D2 & !_LC2_D5 & !_LC10_D3
         #  F2 & !_LC1_D2 & !_LC2_D1 & !_LC3_D3 & !_LC10_D3
         #  F2 & !_LC2_D1 & !_LC2_D5 & !_LC3_D3 & !_LC10_D3
         #  F2 & !_LC2_B5 & !_LC2_D1 & !_LC2_D4 & !_LC2_D5 & !_LC10_D3
         #  F2 & !_LC1_D2 & !_LC2_D5 & !_LC3_D5;

-- Node name is '|carry_2:132|~17~3' = '|carry_2:132|C1~3' 
-- Equation name is '_LC14_D4', type is buried 
-- synthesized logic cell 
_LC14_D4 = LCELL( _EQ028 $  GND);
  _EQ028 =  F2 & !_LC1_D2 & !_LC2_B5 & !_LC2_D4 & !_LC3_D3 & !_LC10_D3
         #  F2 & !_LC2_B5 & !_LC2_D4 & !_LC2_D5 & !_LC3_D3 & !_LC10_D3
         #  F2 & !_LC1_D2 & !_LC2_D1 & !_LC3_D3 & !_LC3_D5
         #  F2 & !_LC2_D1 & !_LC2_D5 & !_LC3_D3 & !_LC3_D5
         #  F2 & !_LC1_D2 & !_LC2_B5 & !_LC2_D1 & !_LC2_D4 & !_LC3_D5;

-- Node name is '|carry_2:132|~17~4' = '|carry_2:132|C1~4' 
-- Equation name is '_LC3_D4', type is buried 
-- synthesized logic cell 
_LC3_D4  = LCELL( _EQ029 $  F2);
  _EQ029 =  F2 & !_LC2_B5 & !_LC2_D1 & !_LC2_D4 & !_LC2_D5 & !_LC3_D5
         #  F2 & !_LC1_D2 & !_LC2_B5 & !_LC2_D4 & !_LC3_D3 & !_LC3_D5
         #  F2 & !_LC2_B5 & !_LC2_D4 & !_LC2_D5 & !_LC3_D3 & !_LC3_D5
         # !_LC9_D4;

-- Node name is '|carry_2:132|~17~5' = '|carry_2:132|C1~5' 
-- Equation name is '_LC13_D4', type is buried 
-- synthesized logic cell 
_LC13_D4 = LCELL( _EQ030 $  GND);
  _EQ030 = !F2 &  _LC3_D5 &  _LC10_D3
         #  F2 & !_LC1_D2 & !_LC2_D5 & !_LC10_D3
         #  F2 & !_LC1_D2 & !_LC2_B5 & !_LC2_D1 & !_LC2_D4 & !_LC10_D3
         #  F2 & !_LC3_D5 & !_LC10_D3
         #  F2 & !_LC1_D2 & !_LC2_D5 & !_LC3_D5;

-- Node name is '|carry_2:132|~17~6' = '|carry_2:132|C1~6' 
-- Equation name is '_LC12_D4', type is buried 
-- synthesized logic cell 
_LC12_D4 = LCELL( _EQ031 $  GND);
  _EQ031 =  F2 & !_LC1_D2 & !_LC2_D1 & !_LC3_D3 & !_LC10_D3
         #  F2 & !_LC2_D1 & !_LC2_D5 & !_LC3_D3 & !_LC10_D3
         #  F2 & !_LC2_B5 & !_LC2_D1 & !_LC2_D4 & !_LC2_D5 & !_LC10_D3
         #  F2 & !_LC1_D2 & !_LC2_D1 & !_LC3_D3 & !_LC3_D5
         #  F2 & !_LC2_D1 & !_LC2_D5 & !_LC3_D3 & !_LC3_D5;

-- Node name is '|carry_2:132|~17~7' = '|carry_2:132|C1~7' 
-- Equation name is '_LC11_D4', type is buried 
-- synthesized logic cell 
_LC11_D4 = LCELL( _EQ032 $  GND);
  _EQ032 =  F2 & !_LC1_D2 & !_LC2_B5 & !_LC2_D4 & !_LC3_D3 & !_LC10_D3
         #  F2 & !_LC2_B5 & !_LC2_D4 & !_LC2_D5 & !_LC3_D3 & !_LC10_D3
         #  F2 & !_LC1_D2 & !_LC2_B5 & !_LC2_D1 & !_LC2_D4 & !_LC3_D5
         #  F2 & !_LC2_B5 & !_LC2_D1 & !_LC2_D4 & !_LC2_D5 & !_LC3_D5
         #  F2 & !_LC1_D2 & !_LC2_B5 & !_LC2_D4 & !_LC3_D3 & !_LC3_D5;

-- Node name is '|carry_2:132|~17~8' = '|carry_2:132|C1~8' 
-- Equation name is '_LC6_D4', type is buried 
-- synthesized logic cell 
_LC6_D4  = LCELL( _EQ033 $  F2);
  _EQ033 =  F2 & !_LC2_B5 & !_LC2_D4 & !_LC2_D5 & !_LC3_D3 & !_LC3_D5
         #  _LC13_D4
         #  _LC12_D4
         #  _LC11_D4;

-- Node name is '|carry_2:132|~17~9' = '|carry_2:132|C1~9' 
-- Equation name is '_LC9_D4', type is buried 
-- synthesized logic cell 
_LC9_D4  = LCELL( _EQ034 $  GND);
  _EQ034 = !_LC8_D4 & !_LC14_D4 & !_LC15_D4;

-- Node name is '|carry_2:133|~17~1' = '|carry_2:133|C1~1' 
-- Equation name is '_LC7_C2', type is buried 
-- synthesized logic cell 
_LC7_C2  = LCELL( _EQ035 $  GND);
  _EQ035 = !_LC1_B1 & !_LC2_D3 & !_LC3_D4 & !_LC5_C5
         # !_LC1_B1 & !_LC2_D3 & !_LC3_D4 & !_LC12_C3
         # !_LC2_B4 & !_LC2_D3 & !_LC3_D4 & !_LC5_C5;

-- Node name is '|carry_2:133|:17' = '|carry_2:133|C1' 
-- Equation name is '_LC5_C2', type is buried 
_LC5_C2  = LCELL( _EQ036 $  _EQ037);
  _EQ036 =  F2 & !_LC2_B4 & !_LC2_D3 & !_LC3_D4 & !_LC7_C2 & !_LC12_C3
         #  F2 & !_LC1_B1 & !_LC2_B4 & !_LC5_C5 & !_LC7_C2
         #  F2 & !_LC1_B1 & !_LC2_B4 & !_LC7_C2 & !_LC12_C3
         #  F2 & !_LC5_C5 & !_LC7_C2 & !_LC12_C3;
  _EQ037 =  F2 & !_LC7_C2;

-- Node name is '|carry_2:134|~17~1' = '|carry_2:134|C1~1' 
-- Equation name is '_LC5_C4', type is buried 
-- synthesized logic cell 
_LC5_C4  = LCELL( _EQ038 $  GND);
  _EQ038 = !F2 &  _LC1_D1 &  _LC2_C4 &  _LC15_D3
         # !F2 &  _LC1_D1 &  _LC2_C5 &  _LC15_D3
         #  F2 & !_LC2_C4 & !_LC2_C5
         #  F2 & !_LC3_C1 & !_LC7_D2 & !_LC10_C2 & !_LC12_C2 & !_LC15_D3
         #  F2 & !_LC1_D1 & !_LC15_D3;

-- Node name is '|carry_2:134|~17~2' = '|carry_2:134|C1~2' 
-- Equation name is '_LC7_C4', type is buried 
-- synthesized logic cell 
_LC7_C4  = LCELL( _EQ039 $  GND);
  _EQ039 =  F2 & !_LC7_D2 & !_LC11_D2 & !_LC15_D3
         #  F2 & !_LC2_C1 & !_LC7_D2 & !_LC12_C2 & !_LC15_D3
         #  F2 & !_LC2_C1 & !_LC11_D2 & !_LC12_C2 & !_LC15_D3
         #  F2 & !_LC3_C1 & !_LC10_C2 & !_LC11_D2 & !_LC12_C2 & !_LC15_D3
         #  F2 & !_LC1_D1 & !_LC7_D2 & !_LC11_D2;

-- Node name is '|carry_2:134|~17~3' = '|carry_2:134|C1~3' 
-- Equation name is '_LC8_C4', type is buried 
-- synthesized logic cell 
_LC8_C4  = LCELL( _EQ040 $  GND);
  _EQ040 =  F2 & !_LC2_C1 & !_LC3_C1 & !_LC7_D2 & !_LC10_C2 & !_LC15_D3
         #  F2 & !_LC2_C1 & !_LC3_C1 & !_LC10_C2 & !_LC11_D2 & !_LC15_D3
         #  F2 & !_LC1_D1 & !_LC2_C1 & !_LC7_D2 & !_LC12_C2
         #  F2 & !_LC1_D1 & !_LC2_C1 & !_LC11_D2 & !_LC12_C2
         #  F2 & !_LC1_D1 & !_LC3_C1 & !_LC7_D2 & !_LC10_C2 & !_LC12_C2;

-- Node name is '|carry_2:134|~17~4' = '|carry_2:134|C1~4' 
-- Equation name is '_LC9_C4', type is buried 
-- synthesized logic cell 
_LC9_C4  = LCELL( _EQ041 $  F2);
  _EQ041 =  F2 & !_LC1_D1 & !_LC3_C1 & !_LC10_C2 & !_LC11_D2 & !_LC12_C2
         #  F2 & !_LC1_D1 & !_LC2_C1 & !_LC3_C1 & !_LC7_D2 & !_LC10_C2
         #  F2 & !_LC1_D1 & !_LC2_C1 & !_LC3_C1 & !_LC10_C2 & !_LC11_D2
         # !_LC15_C4;

-- Node name is '|carry_2:134|~17~5' = '|carry_2:134|C1~5' 
-- Equation name is '_LC10_C4', type is buried 
-- synthesized logic cell 
_LC10_C4 = LCELL( _EQ042 $  GND);
  _EQ042 = !F2 &  _LC1_D1 &  _LC15_D3
         #  F2 & !_LC7_D2 & !_LC11_D2 & !_LC15_D3
         #  F2 & !_LC3_C1 & !_LC7_D2 & !_LC10_C2 & !_LC12_C2 & !_LC15_D3
         #  F2 & !_LC1_D1 & !_LC15_D3
         #  F2 & !_LC1_D1 & !_LC7_D2 & !_LC11_D2;

-- Node name is '|carry_2:134|~17~6' = '|carry_2:134|C1~6' 
-- Equation name is '_LC11_C4', type is buried 
-- synthesized logic cell 
_LC11_C4 = LCELL( _EQ043 $  GND);
  _EQ043 =  F2 & !_LC2_C1 & !_LC7_D2 & !_LC12_C2 & !_LC15_D3
         #  F2 & !_LC2_C1 & !_LC11_D2 & !_LC12_C2 & !_LC15_D3
         #  F2 & !_LC3_C1 & !_LC10_C2 & !_LC11_D2 & !_LC12_C2 & !_LC15_D3
         #  F2 & !_LC1_D1 & !_LC2_C1 & !_LC7_D2 & !_LC12_C2
         #  F2 & !_LC1_D1 & !_LC2_C1 & !_LC11_D2 & !_LC12_C2;

-- Node name is '|carry_2:134|~17~7' = '|carry_2:134|C1~7' 
-- Equation name is '_LC12_C4', type is buried 
-- synthesized logic cell 
_LC12_C4 = LCELL( _EQ044 $  GND);
  _EQ044 =  F2 & !_LC2_C1 & !_LC3_C1 & !_LC7_D2 & !_LC10_C2 & !_LC15_D3
         #  F2 & !_LC2_C1 & !_LC3_C1 & !_LC10_C2 & !_LC11_D2 & !_LC15_D3
         #  F2 & !_LC1_D1 & !_LC3_C1 & !_LC7_D2 & !_LC10_C2 & !_LC12_C2
         #  F2 & !_LC1_D1 & !_LC3_C1 & !_LC10_C2 & !_LC11_D2 & !_LC12_C2
         #  F2 & !_LC1_D1 & !_LC2_C1 & !_LC3_C1 & !_LC7_D2 & !_LC10_C2;

-- Node name is '|carry_2:134|~17~8' = '|carry_2:134|C1~8' 
-- Equation name is '_LC13_C4', type is buried 
-- synthesized logic cell 
_LC13_C4 = LCELL( _EQ045 $  F2);
  _EQ045 =  F2 & !_LC1_D1 & !_LC2_C1 & !_LC3_C1 & !_LC10_C2 & !_LC11_D2
         #  _LC10_C4
         #  _LC11_C4
         #  _LC12_C4;

-- Node name is '|carry_2:134|~17~9' = '|carry_2:134|C1~9' 
-- Equation name is '_LC15_C4', type is buried 
-- synthesized logic cell 
_LC15_C4 = LCELL( _EQ046 $  GND);
  _EQ046 = !_LC5_C4 & !_LC7_C4 & !_LC8_C4;

-- Node name is '|carry_2:135|~17~1' = '|carry_2:135|C1~1' 
-- Equation name is '_LC8_C2', type is buried 
-- synthesized logic cell 
_LC8_C2  = LCELL( _EQ047 $  GND);
  _EQ047 = !F2 &  _LC3_C3 &  _LC4_C1 &  _LC6_C2
         # !F2 &  _LC3_C5 &  _LC4_C1 &  _LC6_C2
         #  F2 & !_LC3_C3 & !_LC3_C5
         #  F2 & !_LC2_B4 & !_LC2_D3 & !_LC3_D4 & !_LC4_C1 & !_LC12_C3
         #  F2 & !_LC4_C1 & !_LC6_C2;

-- Node name is '|carry_2:135|~17~2' = '|carry_2:135|C1~2' 
-- Equation name is '_LC9_C2', type is buried 
-- synthesized logic cell 
_LC9_C2  = LCELL( _EQ048 $  GND);
  _EQ048 =  F2 & !_LC4_C1 & !_LC5_C5 & !_LC12_C3
         #  F2 & !_LC1_B1 & !_LC2_B4 & !_LC4_C1 & !_LC12_C3
         #  F2 & !_LC1_B1 & !_LC2_B4 & !_LC4_C1 & !_LC5_C5
         #  F2 & !_LC2_B4 & !_LC2_D3 & !_LC3_D4 & !_LC4_C1 & !_LC5_C5
         #  F2 & !_LC5_C5 & !_LC6_C2 & !_LC12_C3;

-- Node name is '|carry_2:135|~17~3' = '|carry_2:135|C1~3' 
-- Equation name is '_LC3_C2', type is buried 
-- synthesized logic cell 
_LC3_C2  = LCELL( _EQ049 $  GND);
  _EQ049 =  F2 & !_LC1_B1 & !_LC2_D3 & !_LC3_D4 & !_LC4_C1 & !_LC12_C3
         #  F2 & !_LC1_B1 & !_LC2_D3 & !_LC3_D4 & !_LC4_C1 & !_LC5_C5
         #  F2 & !_LC1_B1 & !_LC2_B4 & !_LC6_C2 & !_LC12_C3
         #  F2 & !_LC1_B1 & !_LC2_B4 & !_LC5_C5 & !_LC6_C2
         #  F2 & !_LC2_B4 & !_LC2_D3 & !_LC3_D4 & !_LC6_C2 & !_LC12_C3;

-- Node name is '|carry_2:135|~17~4' = '|carry_2:135|C1~4' 
-- Equation name is '_LC10_C2', type is buried 
-- synthesized logic cell 
_LC10_C2 = LCELL( _EQ050 $  F2);
  _EQ050 =  F2 & !_LC2_B4 & !_LC2_D3 & !_LC3_D4 & !_LC5_C5 & !_LC6_C2
         #  F2 & !_LC1_B1 & !_LC2_D3 & !_LC3_D4 & !_LC6_C2 & !_LC12_C3
         #  F2 & !_LC1_B1 & !_LC2_D3 & !_LC3_D4 & !_LC5_C5 & !_LC6_C2
         # !_LC4_C2;

-- Node name is '|carry_2:135|~17~5' = '|carry_2:135|C1~5' 
-- Equation name is '_LC4_C5', type is buried 
-- synthesized logic cell 
_LC4_C5  = LCELL( _EQ051 $  GND);
  _EQ051 = !F2 &  _LC4_C1 &  _LC6_C2
         #  F2 & !_LC4_C1 & !_LC5_C5 & !_LC12_C3
         #  F2 & !_LC2_B4 & !_LC2_D3 & !_LC3_D4 & !_LC4_C1 & !_LC12_C3
         #  F2 & !_LC4_C1 & !_LC6_C2
         #  F2 & !_LC5_C5 & !_LC6_C2 & !_LC12_C3;

-- Node name is '|carry_2:135|~17~6' = '|carry_2:135|C1~6' 
-- Equation name is '_LC8_C5', type is buried 
-- synthesized logic cell 
_LC8_C5  = LCELL( _EQ052 $  GND);
  _EQ052 =  F2 & !_LC1_B1 & !_LC2_B4 & !_LC4_C1 & !_LC12_C3
         #  F2 & !_LC1_B1 & !_LC2_B4 & !_LC4_C1 & !_LC5_C5
         #  F2 & !_LC2_B4 & !_LC2_D3 & !_LC3_D4 & !_LC4_C1 & !_LC5_C5
         #  F2 & !_LC1_B1 & !_LC2_B4 & !_LC6_C2 & !_LC12_C3
         #  F2 & !_LC1_B1 & !_LC2_B4 & !_LC5_C5 & !_LC6_C2;

-- Node name is '|carry_2:135|~17~7' = '|carry_2:135|C1~7' 
-- Equation name is '_LC9_C5', type is buried 
-- synthesized logic cell 
_LC9_C5  = LCELL( _EQ053 $  GND);
  _EQ053 =  F2 & !_LC1_B1 & !_LC2_D3 & !_LC3_D4 & !_LC4_C1 & !_LC12_C3
         #  F2 & !_LC1_B1 & !_LC2_D3 & !_LC3_D4 & !_LC4_C1 & !_LC5_C5
         #  F2 & !_LC2_B4 & !_LC2_D3 & !_LC3_D4 & !_LC6_C2 & !_LC12_C3
         #  F2 & !_LC2_B4 & !_LC2_D3 & !_LC3_D4 & !_LC5_C5 & !_LC6_C2
         #  F2 & !_LC1_B1 & !_LC2_D3 & !_LC3_D4 & !_LC6_C2 & !_LC12_C3;

-- Node name is '|carry_2:135|~17~8' = '|carry_2:135|C1~8' 
-- Equation name is '_LC10_C5', type is buried 
-- synthesized logic cell 
_LC10_C5 = LCELL( _EQ054 $  F2);
  _EQ054 =  F2 & !_LC1_B1 & !_LC2_D3 & !_LC3_D4 & !_LC5_C5 & !_LC6_C2
         #  _LC4_C5
         #  _LC8_C5
         #  _LC9_C5;

-- Node name is '|carry_2:135|~17~9' = '|carry_2:135|C1~9' 
-- Equation name is '_LC4_C2', type is buried 
-- synthesized logic cell 
_LC4_C2  = LCELL( _EQ055 $  GND);
  _EQ055 = !_LC3_C2 & !_LC8_C2 & !_LC9_C2;

-- Node name is '|carry_2:136|~17~1' = '|carry_2:136|C1~1' 
-- Equation name is '_LC6_B2', type is buried 
-- synthesized logic cell 
_LC6_B2  = LCELL( _EQ056 $  GND);
  _EQ056 = !_LC3_B1 & !_LC6_B3 & !_LC8_B2 & !_LC9_C4
         # !_LC2_B1 & !_LC3_B1 & !_LC8_B2 & !_LC9_C4
         # !_LC3_B3 & !_LC6_B3 & !_LC8_B2 & !_LC9_C4;

-- Node name is '|carry_2:136|:17' = '|carry_2:136|C1' 
-- Equation name is '_LC1_B2', type is buried 
_LC1_B2  = LCELL( _EQ057 $  _EQ058);
  _EQ057 =  F2 & !_LC2_B1 & !_LC3_B3 & !_LC6_B2 & !_LC8_B2 & !_LC9_C4
         #  F2 & !_LC3_B1 & !_LC3_B3 & !_LC6_B2 & !_LC6_B3
         #  F2 & !_LC2_B1 & !_LC3_B1 & !_LC3_B3 & !_LC6_B2
         #  F2 & !_LC2_B1 & !_LC6_B2 & !_LC6_B3;
  _EQ058 =  F2 & !_LC6_B2;

-- Node name is '|carry_2:137|~17~1' = '|carry_2:137|C1~1' 
-- Equation name is '_LC4_C4', type is buried 
-- synthesized logic cell 
_LC4_C4  = LCELL( _EQ059 $  GND);
  _EQ059 = !_LC2_C1 & !_LC3_C1 & !_LC10_C2 & !_LC11_D2
         # !_LC2_C1 & !_LC3_C1 & !_LC7_D2 & !_LC10_C2
         # !_LC3_C1 & !_LC10_C2 & !_LC11_D2 & !_LC12_C2;

-- Node name is '|carry_2:137|:17' = '|carry_2:137|C1' 
-- Equation name is '_LC1_C4', type is buried 
_LC1_C4  = LCELL( _EQ060 $  _EQ061);
  _EQ060 =  F2 & !_LC3_C1 & !_LC4_C4 & !_LC7_D2 & !_LC10_C2 & !_LC12_C2
         #  F2 & !_LC2_C1 & !_LC4_C4 & !_LC11_D2 & !_LC12_C2
         #  F2 & !_LC2_C1 & !_LC4_C4 & !_LC7_D2 & !_LC12_C2
         #  F2 & !_LC4_C4 & !_LC7_D2 & !_LC11_D2;
  _EQ061 =  F2 & !_LC4_C4;

-- Node name is '|carry:142|~7~1' = '|carry:142|C~1' 
-- Equation name is '_LC3_B5', type is buried 
-- synthesized logic cell 
_LC3_B5  = LCELL( _EQ062 $  GND);
  _EQ062 =  _LC3_A5 &  _LC13_A1;

-- Node name is '|carry:144|~7~1' = '|carry:144|C~1' 
-- Equation name is '_LC2_D4', type is buried 
-- synthesized logic cell 
_LC2_D4  = LCELL( _EQ063 $  GND);
  _EQ063 =  _LC3_D1 &  _LC9_D3;

-- Node name is '|carry:146|~7~1' = '|carry:146|C~1' 
-- Equation name is '_LC2_D3', type is buried 
-- synthesized logic cell 
_LC2_D3  = LCELL( _EQ064 $  GND);
  _EQ064 =  _LC1_D3 &  _LC1_D5;

-- Node name is '|carry:148|~7~1' = '|carry:148|C~1' 
-- Equation name is '_LC3_C1', type is buried 
-- synthesized logic cell 
_LC3_C1  = LCELL( _EQ065 $  GND);
  _EQ065 =  _LC3_C3 &  _LC3_C5;

-- Node name is '|rz:181|:9' = '|rz:181|RZ' 
-- Equation name is '_LC2_B2', type is buried 
_LC2_B2  = LCELL( _EQ066 $  GND);
  _EQ066 = !_LC1_A5 & !_LC1_B5 & !_LC1_D4 & !_LC2_C2 & !_LC2_C3 & !_LC3_A2 & 
             !_LC3_C4 & !_LC4_B2 & !_LC4_B5 & !_LC5_A3 & !_LC5_B2 & !_LC5_C3 & 
             !_LC6_C4 & !_LC6_C5 & !_LC6_D2 & !_LC7_B1 & !_LC7_C5 & !_LC7_D4 & 
             !_LC10_D4 & !_LC11_A5 & !_LC12_B5 & !_LC14_A3 & !_LC14_C4 & 
             !_LC15_A3;

-- Node name is '|si:179|:3' = '|si:179|SI' 
-- Equation name is '_LC3_B2', type is buried 
_LC3_B2  = LCELL( _EQ067 $  GND);
  _EQ067 =  F2 &  _LC4_B2;

-- Node name is '|sumxor3:151|:11' = '|sumxor3:151|Ri' 
-- Equation name is '_LC11_A5', type is buried 
_LC11_A5 = LCELL( _EQ068 $  _LC7_A4);
  _EQ068 = !F0 &  F1 &  F2 & !F3 & !_LC1_A2
         #  _LC8_A5;

-- Node name is '|sumxor3:151|~11~1' = '|sumxor3:151|Ri~1' 
-- Equation name is '_LC8_A5', type is buried 
-- synthesized logic cell 
_LC8_A5  = LCELL( _EQ069 $  GND);
  _EQ069 =  F0 &  F1 &  _LC1_A2
         # !F0 & !F1 &  _LC1_A2
         #  F3 &  _LC1_A2
         # !F2 &  _LC1_A2
         #  F0 & !F1 &  F2 & !F3 & !_LC1_A2;

-- Node name is '|sumxor3:152|:11' = '|sumxor3:152|Ri' 
-- Equation name is '_LC1_A5', type is buried 
_LC1_A5  = LCELL( _LC10_A4 $ !_LC9_A5);

-- Node name is '|sumxor3:152|~11~1' = '|sumxor3:152|Ri~1' 
-- Equation name is '_LC9_A5', type is buried 
-- synthesized logic cell 
!_LC9_A5 = _LC9_A5~NOT;
_LC9_A5~NOT = LCELL( _EQ070 $  _LC1_A1);
  _EQ070 =  F2 &  _LC1_A2 &  _LC7_A4
         # !F0 &  F1 &  F2 & !F3 & !_LC10_A5
         #  F0 & !F1 &  F2 & !F3 & !_LC10_A5;

-- Node name is '|sumxor3:152|~11~2' = '|sumxor3:152|Ri~2' 
-- Equation name is '_LC10_A5', type is buried 
-- synthesized logic cell 
_LC10_A5 = LCELL( _EQ071 $  GND);
  _EQ071 = !_LC1_A2 & !_LC7_A4;

-- Node name is '|sumxor3:153|:11' = '|sumxor3:153|Ri' 
-- Equation name is '_LC3_A2', type is buried 
_LC3_A2  = LCELL( _EQ072 $  _LC6_A4);
  _EQ072 =  _LC7_A2 & !_LC14_A5
         # !_LC7_A2 &  _LC14_A5;

-- Node name is '|sumxor3:154|:11' = '|sumxor3:154|Ri' 
-- Equation name is '_LC15_A3', type is buried 
_LC15_A3 = LCELL( _EQ073 $  _LC1_A4);
  _EQ073 =  F2 & !_LC4_A1 &  _LC6_A4 &  _LC7_A2
         #  F2 & !_LC4_A1 &  _LC7_A2 &  _LC14_A5
         #  _LC12_A3;

-- Node name is '|sumxor3:154|~11~1' = '|sumxor3:154|Ri~1' 
-- Equation name is '_LC12_A3', type is buried 
-- synthesized logic cell 
_LC12_A3 = LCELL( _EQ074 $  GND);
  _EQ074 =  F2 & !_LC4_A1 &  _LC6_A4 &  _LC14_A5
         #  _LC4_A1 & !_LC7_A2 & !_LC14_A5
         #  _LC4_A1 & !_LC6_A4 & !_LC14_A5
         #  _LC4_A1 & !_LC6_A4 & !_LC7_A2
         # !F2 &  _LC4_A1;

-- Node name is '|sumxor3:155|:11' = '|sumxor3:155|Ri' 
-- Equation name is '_LC14_A3', type is buried 
_LC14_A3 = LCELL( _LC12_A5 $ !_LC11_A3);

-- Node name is '|sumxor3:155|~11~1' = '|sumxor3:155|Ri~1' 
-- Equation name is '_LC11_A3', type is buried 
-- synthesized logic cell 
_LC11_A3 = LCELL( _EQ075 $ !_LC3_A1);
  _EQ075 =  F2 &  _LC1_A4 &  _LC4_A1
         #  F2 &  _LC7_A2 & !_LC10_A3 &  _LC14_A5
         #  F2 &  _LC6_A4 &  _LC7_A2 & !_LC10_A3
         #  F2 &  _LC6_A4 & !_LC10_A3 &  _LC14_A5;

-- Node name is '|sumxor3:155|~11~2' = '|sumxor3:155|Ri~2' 
-- Equation name is '_LC10_A3', type is buried 
-- synthesized logic cell 
_LC10_A3 = LCELL( _EQ076 $  GND);
  _EQ076 = !_LC1_A4 & !_LC4_A1;

-- Node name is '|sumxor3:156|:11' = '|sumxor3:156|Ri' 
-- Equation name is '_LC5_A3', type is buried 
_LC5_A3  = LCELL( _EQ077 $  _LC3_A5);
  _EQ077 =  F2 & !_LC13_A1 &  _X001
         # !_LC2_A3 & !_LC3_A3 & !_LC9_A3 &  _LC13_A1
         # !F2 &  _LC13_A1;
  _X001  = EXP(!_LC2_A3 & !_LC3_A3 & !_LC9_A3);

-- Node name is '|sumxor3:156|~11~1' = '|sumxor3:156|Ri~1' 
-- Equation name is '_LC9_A3', type is buried 
-- synthesized logic cell 
_LC9_A3  = LCELL( _EQ078 $  GND);
  _EQ078 =  F2 &  _LC1_A4 &  _LC3_A1 &  _LC6_A4 &  _LC14_A5
         #  F2 &  _LC3_A1 &  _LC4_A1 &  _LC6_A4 &  _LC7_A2
         #  F2 &  _LC1_A4 &  _LC3_A1 &  _LC6_A4 &  _LC7_A2
         #  F2 &  _LC3_A1 &  _LC4_A1 &  _LC7_A2 &  _LC14_A5
         #  F2 &  _LC1_A4 &  _LC3_A1 &  _LC7_A2 &  _LC14_A5;

-- Node name is '|sumxor3:157|:11' = '|sumxor3:157|Ri' 
-- Equation name is '_LC1_B5', type is buried 
_LC1_B5  = LCELL( _EQ079 $  _LC15_B4);
  _EQ079 = !_LC3_B5 & !_LC4_A3 &  _LC4_B1
         # !F2 &  _LC4_B1
         #  F2 &  _LC4_A3 & !_LC4_B1
         #  F2 &  _LC3_A5 & !_LC4_B1 &  _LC13_A1;

-- Node name is '|sumxor3:158|:11' = '|sumxor3:158|Ri' 
-- Equation name is '_LC4_B5', type is buried 
_LC4_B5  = LCELL( _LC16_B4 $ !_LC16_B5);

-- Node name is '|sumxor3:158|~11~1' = '|sumxor3:158|Ri~1' 
-- Equation name is '_LC16_B5', type is buried 
-- synthesized logic cell 
_LC16_B5 = LCELL( _EQ080 $  _LC5_B1);
  _EQ080 = !_LC3_B5 & !_LC4_A3 & !_LC4_B1
         # !_LC3_B5 & !_LC4_A3 & !_LC15_B4
         # !_LC4_B1 & !_LC15_B4
         # !F2;

-- Node name is '|sumxor3:159|:11' = '|sumxor3:159|Ri' 
-- Equation name is '_LC7_B1', type is buried 
_LC7_B1  = LCELL( _EQ081 $  _LC1_B3);
  _EQ081 = !_LC5_B5 &  _LC6_B1
         #  _LC5_B5 & !_LC6_B1;

-- Node name is '|sumxor3:160|:11' = '|sumxor3:160|Ri' 
-- Equation name is '_LC12_B5', type is buried 
_LC12_B5 = LCELL( _EQ082 $  _LC3_D1);
  _EQ082 =  F2 & !_LC9_D3 &  _LC11_B5
         #  _LC9_D3 & !_LC11_B5
         # !F2 &  _LC9_D3;

-- Node name is '|sumxor3:161|:11' = '|sumxor3:161|Ri' 
-- Equation name is '_LC7_D4', type is buried 
_LC7_D4  = LCELL( _EQ083 $  _LC2_D1);
  _EQ083 = !_LC2_B5 & !_LC2_D4 &  _LC3_D3
         # !F2 &  _LC3_D3
         #  F2 &  _LC2_B5 & !_LC3_D3
         #  F2 &  _LC3_D1 & !_LC3_D3 &  _LC9_D3;

-- Node name is '|sumxor3:162|:11' = '|sumxor3:162|Ri' 
-- Equation name is '_LC1_D4', type is buried 
_LC1_D4  = LCELL( _LC2_D5 $ !_LC16_D4);

-- Node name is '|sumxor3:162|~11~1' = '|sumxor3:162|Ri~1' 
-- Equation name is '_LC16_D4', type is buried 
-- synthesized logic cell 
_LC16_D4 = LCELL( _EQ084 $  _LC1_D2);
  _EQ084 = !_LC2_B5 & !_LC2_D4 & !_LC3_D3
         # !_LC2_B5 & !_LC2_D1 & !_LC2_D4
         # !_LC2_D1 & !_LC3_D3
         # !F2;

-- Node name is '|sumxor3:163|:11' = '|sumxor3:163|Ri' 
-- Equation name is '_LC10_D4', type is buried 
_LC10_D4 = LCELL( _EQ085 $  _LC3_D5);
  _EQ085 = !_LC5_D4 &  _LC10_D3
         #  _LC5_D4 & !_LC10_D3;

-- Node name is '|sumxor3:164|:11' = '|sumxor3:164|Ri' 
-- Equation name is '_LC6_D2', type is buried 
_LC6_D2  = LCELL( _EQ086 $  _LC1_D5);
  _EQ086 =  F2 & !_LC1_D3 &  _LC6_D4
         #  _LC1_D3 & !_LC6_D4
         # !F2 &  _LC1_D3;

-- Node name is '|sumxor3:165|:11' = '|sumxor3:165|Ri' 
-- Equation name is '_LC2_C3', type is buried 
_LC2_C3  = LCELL( _EQ087 $  _LC2_B4);
  _EQ087 =  _LC1_B1 & !_LC2_D3 & !_LC3_D4
         # !F2 &  _LC1_B1
         #  F2 & !_LC1_B1 &  _LC3_D4
         #  F2 & !_LC1_B1 &  _LC1_D3 &  _LC1_D5;

-- Node name is '|sumxor3:166|:11' = '|sumxor3:166|Ri' 
-- Equation name is '_LC6_C5', type is buried 
_LC6_C5  = LCELL( _LC5_C5 $ !_LC11_C5);

-- Node name is '|sumxor3:166|~11~1' = '|sumxor3:166|Ri~1' 
-- Equation name is '_LC11_C5', type is buried 
-- synthesized logic cell 
_LC11_C5 = LCELL( _EQ088 $  _LC12_C3);
  _EQ088 = !_LC1_B1 & !_LC2_D3 & !_LC3_D4
         # !_LC2_B4 & !_LC2_D3 & !_LC3_D4
         # !_LC1_B1 & !_LC2_B4
         # !F2;

-- Node name is '|sumxor3:167|:11' = '|sumxor3:167|Ri' 
-- Equation name is '_LC2_C2', type is buried 
_LC2_C2  = LCELL( _EQ089 $  _LC6_C2);
  _EQ089 =  _LC4_C1 & !_LC5_C2
         # !_LC4_C1 &  _LC5_C2;

-- Node name is '|sumxor3:168|:11' = '|sumxor3:168|Ri' 
-- Equation name is '_LC7_C5', type is buried 
_LC7_C5  = LCELL( _EQ090 $  _LC3_C5);
  _EQ090 =  F2 & !_LC3_C3 &  _LC10_C5
         #  _LC3_C3 & !_LC10_C5
         # !F2 &  _LC3_C3;

-- Node name is '|sumxor3:169|:11' = '|sumxor3:169|Ri' 
-- Equation name is '_LC5_C3', type is buried 
_LC5_C3  = LCELL( _EQ091 $  _LC12_C2);
  _EQ091 =  _LC2_C1 & !_LC3_C1 & !_LC10_C2
         # !F2 &  _LC2_C1
         #  F2 & !_LC2_C1 &  _LC10_C2
         #  F2 & !_LC2_C1 &  _LC3_C3 &  _LC3_C5;

-- Node name is '|sumxor3:170|:11' = '|sumxor3:170|Ri' 
-- Equation name is '_LC6_C4', type is buried 
_LC6_C4  = LCELL( _LC11_D2 $ !_LC16_C4);

-- Node name is '|sumxor3:170|~11~1' = '|sumxor3:170|Ri~1' 
-- Equation name is '_LC16_C4', type is buried 
-- synthesized logic cell 
_LC16_C4 = LCELL( _EQ092 $  _LC7_D2);
  _EQ092 = !_LC2_C1 & !_LC3_C1 & !_LC10_C2
         # !_LC3_C1 & !_LC10_C2 & !_LC12_C2
         # !_LC2_C1 & !_LC12_C2
         # !F2;

-- Node name is '|sumxor3:171|:11' = '|sumxor3:171|Ri' 
-- Equation name is '_LC14_C4', type is buried 
_LC14_C4 = LCELL( _EQ093 $  _LC1_D1);
  _EQ093 = !_LC1_C4 &  _LC15_D3
         #  _LC1_C4 & !_LC15_D3;

-- Node name is '|sumxor3:172|:11' = '|sumxor3:172|Ri' 
-- Equation name is '_LC3_C4', type is buried 
_LC3_C4  = LCELL( _EQ094 $  _LC2_C5);
  _EQ094 =  F2 & !_LC2_C4 &  _LC13_C4
         #  _LC2_C4 & !_LC13_C4
         # !F2 &  _LC2_C4;

-- Node name is '|sumxor3:173|:11' = '|sumxor3:173|Ri' 
-- Equation name is '_LC5_B2', type is buried 
_LC5_B2  = LCELL( _EQ095 $  _LC3_B3);
  _EQ095 =  _LC3_B1 & !_LC8_B2 & !_LC9_C4
         # !F2 &  _LC3_B1
         #  F2 & !_LC3_B1 &  _LC9_C4
         #  F2 &  _LC2_C4 &  _LC2_C5 & !_LC3_B1;

-- Node name is '|sumxor3:174|:11' = '|sumxor3:174|Ri' 
-- Equation name is '_LC4_B2', type is buried 
_LC4_B2  = LCELL(!_LC7_B2 $  _LC6_B3);

-- Node name is '|sumxor3:174|~11~1' = '|sumxor3:174|Ri~1' 
-- Equation name is '_LC7_B2', type is buried 
-- synthesized logic cell 
!_LC7_B2 = _LC7_B2~NOT;
_LC7_B2~NOT = LCELL( _EQ096 $ !_LC2_B1);
  _EQ096 = !_LC3_B1 & !_LC3_B3
         # !_LC3_B3 & !_LC8_B2 & !_LC9_C4
         # !_LC3_B1 & !_LC8_B2 & !_LC9_C4
         # !F2;

-- Node name is '|sumxor3:174|~11~2' = '|sumxor3:174|Ri~2' 
-- Equation name is '_LC8_B2', type is buried 
-- synthesized logic cell 
_LC8_B2  = LCELL( _EQ097 $  GND);
  _EQ097 =  _LC2_C4 &  _LC2_C5;

-- Node name is '|xi:4|:32' = '|xi:4|Xi' 
-- Equation name is '_LC7_A4', type is buried 
_LC7_A4  = LCELL( _EQ098 $ !_LC2_A4);
  _EQ098 = !F1 &  F3 & !_LC2_A4 &  P00 &  Q00
         #  F2 &  F3 & !_LC2_A4
         # !_LC2_A4 & !_LC5_D2 & !P00
         # !F0 & !F2 & !F3 & !_LC2_A4 & !_LC3_A4;

-- Node name is '|xi:4|~32~1' = '|xi:4|Xi~1' 
-- Equation name is '_LC5_D2', type is buried 
-- synthesized logic cell 
_LC5_D2  = LCELL( _EQ099 $  GND);
  _EQ099 =  F0 &  F3;

-- Node name is '|xi:4|~32~2' = '|xi:4|Xi~2' 
-- Equation name is '_LC2_A4', type is buried 
-- synthesized logic cell 
_LC2_A4  = LCELL( _EQ100 $  GND);
  _EQ100 =  F1 & !P00 &  Q00
         # !F0 &  F1 &  F3 & !Q00;

-- Node name is '|xi:4|~32~3' = '|xi:4|Xi~3' 
-- Equation name is '_LC3_A4', type is buried 
-- synthesized logic cell 
_LC3_A4  = LCELL( _EQ101 $  GND);
  _EQ101 =  F1 & !Q00;

-- Node name is '|xi:5|:32' = '|xi:5|Xi' 
-- Equation name is '_LC10_A4', type is buried 
_LC10_A4 = LCELL( _EQ102 $ !_LC4_A4);
  _EQ102 = !F1 &  F3 & !_LC4_A4 &  P01 &  Q01
         #  F2 &  F3 & !_LC4_A4
         # !_LC4_A4 & !_LC5_D2 & !P01
         # !F0 & !F2 & !F3 & !_LC4_A4 & !_LC5_A4;

-- Node name is '|xi:5|~32~1' = '|xi:5|Xi~1' 
-- Equation name is '_LC4_A4', type is buried 
-- synthesized logic cell 
_LC4_A4  = LCELL( _EQ103 $  GND);
  _EQ103 =  F1 & !P01 &  Q01
         # !F0 &  F1 &  F3 & !Q01;

-- Node name is '|xi:5|~32~2' = '|xi:5|Xi~2' 
-- Equation name is '_LC5_A4', type is buried 
-- synthesized logic cell 
_LC5_A4  = LCELL( _EQ104 $  GND);
  _EQ104 =  F1 & !Q01;

-- Node name is '|xi:6|:32' = '|xi:6|Xi' 
-- Equation name is '_LC6_A4', type is buried 
_LC6_A4  = LCELL( _EQ105 $ !_LC8_A4);
  _EQ105 = !F1 &  F3 & !_LC8_A4 &  P02 &  Q02
         #  F2 &  F3 & !_LC8_A4
         # !_LC5_D2 & !_LC8_A4 & !P02
         # !F0 & !F2 & !F3 & !_LC8_A4 & !_LC9_A4;

-- Node name is '|xi:6|~32~1' = '|xi:6|Xi~1' 
-- Equation name is '_LC8_A4', type is buried 
-- synthesized logic cell 
_LC8_A4  = LCELL( _EQ106 $  GND);
  _EQ106 =  F1 & !P02 &  Q02
         # !F0 &  F1 &  F3 & !Q02;

-- Node name is '|xi:6|~32~2' = '|xi:6|Xi~2' 
-- Equation name is '_LC9_A4', type is buried 
-- synthesized logic cell 
_LC9_A4  = LCELL( _EQ107 $  GND);
  _EQ107 =  F1 & !Q02;

-- Node name is '|xi:7|:32' = '|xi:7|Xi' 
-- Equation name is '_LC1_A4', type is buried 
_LC1_A4  = LCELL( _EQ108 $ !_LC11_A4);
  _EQ108 = !F1 &  F3 & !_LC11_A4 &  P03 &  Q03
         #  F2 &  F3 & !_LC11_A4
         # !_LC5_D2 & !_LC11_A4 & !P03
         # !F0 & !F2 & !F3 & !_LC11_A4 & !_LC12_A4;

-- Node name is '|xi:7|~32~1' = '|xi:7|Xi~1' 
-- Equation name is '_LC11_A4', type is buried 
-- synthesized logic cell 
_LC11_A4 = LCELL( _EQ109 $  GND);
  _EQ109 =  F1 & !P03 &  Q03
         # !F0 &  F1 &  F3 & !Q03;

-- Node name is '|xi:7|~32~2' = '|xi:7|Xi~2' 
-- Equation name is '_LC12_A4', type is buried 
-- synthesized logic cell 
_LC12_A4 = LCELL( _EQ110 $  GND);
  _EQ110 =  F1 & !Q03;

-- Node name is '|xi:8|:32' = '|xi:8|Xi' 
-- Equation name is '_LC12_A5', type is buried 
_LC12_A5 = LCELL( _EQ111 $ !_LC7_A5);
  _EQ111 = !F1 &  F3 & !_LC7_A5 &  P04 &  Q04
         #  F2 &  F3 & !_LC7_A5
         # !_LC5_D2 & !_LC7_A5 & !P04
         # !F0 & !F2 & !F3 & !_LC6_A5 & !_LC7_A5;

-- Node name is '|xi:8|~32~1' = '|xi:8|Xi~1' 
-- Equation name is '_LC7_A5', type is buried 
-- synthesized logic cell 
_LC7_A5  = LCELL( _EQ112 $  GND);
  _EQ112 =  F1 & !P04 &  Q04
         # !F0 &  F1 &  F3 & !Q04;

-- Node name is '|xi:8|~32~2' = '|xi:8|Xi~2' 
-- Equation name is '_LC6_A5', type is buried 
-- synthesized logic cell 
_LC6_A5  = LCELL( _EQ113 $  GND);
  _EQ113 =  F1 & !Q04;

-- Node name is '|xi:9|:32' = '|xi:9|Xi' 
-- Equation name is '_LC3_A5', type is buried 
_LC3_A5  = LCELL( _EQ114 $ !_LC5_A5);
  _EQ114 = !F1 &  F3 & !_LC5_A5 &  P05 &  Q05
         #  F2 &  F3 & !_LC5_A5
         # !_LC5_A5 & !_LC5_D2 & !P05
         # !F0 & !F2 & !F3 & !_LC4_A5 & !_LC5_A5;

-- Node name is '|xi:9|~32~1' = '|xi:9|Xi~1' 
-- Equation name is '_LC5_A5', type is buried 
-- synthesized logic cell 
_LC5_A5  = LCELL( _EQ115 $  GND);
  _EQ115 =  F1 & !P05 &  Q05
         # !F0 &  F1 &  F3 & !Q05;

-- Node name is '|xi:9|~32~2' = '|xi:9|Xi~2' 
-- Equation name is '_LC4_A5', type is buried 
-- synthesized logic cell 
_LC4_A5  = LCELL( _EQ116 $  GND);
  _EQ116 =  F1 & !Q05;

-- Node name is '|xi:10|:32' = '|xi:10|Xi' 
-- Equation name is '_LC15_B4', type is buried 
_LC15_B4 = LCELL( _EQ117 $ !_LC1_B4);
  _EQ117 = !F1 &  F3 & !_LC1_B4 &  P06 &  Q06
         #  F2 &  F3 & !_LC1_B4
         # !_LC1_B4 & !_LC5_D2 & !P06
         # !F0 & !F2 & !F3 & !_LC1_B4 & !_LC3_B4;

-- Node name is '|xi:10|~32~1' = '|xi:10|Xi~1' 
-- Equation name is '_LC1_B4', type is buried 
-- synthesized logic cell 
_LC1_B4  = LCELL( _EQ118 $  GND);
  _EQ118 =  F1 & !P06 &  Q06
         # !F0 &  F1 &  F3 & !Q06;

-- Node name is '|xi:10|~32~2' = '|xi:10|Xi~2' 
-- Equation name is '_LC3_B4', type is buried 
-- synthesized logic cell 
_LC3_B4  = LCELL( _EQ119 $  GND);
  _EQ119 =  F1 & !Q06;

-- Node name is '|xi:11|:32' = '|xi:11|Xi' 
-- Equation name is '_LC16_B4', type is buried 
_LC16_B4 = LCELL( _EQ120 $ !_LC4_B4);
  _EQ120 = !F1 &  F3 & !_LC4_B4 &  P07 &  Q07
         #  F2 &  F3 & !_LC4_B4
         # !_LC4_B4 & !_LC5_D2 & !P07
         # !F0 & !F2 & !F3 & !_LC4_B4 & !_LC5_B4;

-- Node name is '|xi:11|~32~1' = '|xi:11|Xi~1' 
-- Equation name is '_LC4_B4', type is buried 
-- synthesized logic cell 
_LC4_B4  = LCELL( _EQ121 $  GND);
  _EQ121 =  F1 & !P07 &  Q07
         # !F0 &  F1 &  F3 & !Q07;

-- Node name is '|xi:11|~32~2' = '|xi:11|Xi~2' 
-- Equation name is '_LC5_B4', type is buried 
-- synthesized logic cell 
_LC5_B4  = LCELL( _EQ122 $  GND);
  _EQ122 =  F1 & !Q07;

-- Node name is '|xi:12|:32' = '|xi:12|Xi' 
-- Equation name is '_LC1_B3', type is buried 
_LC1_B3  = LCELL( _EQ123 $ !_LC5_B3);
  _EQ123 = !F1 &  F3 & !_LC5_B3 &  P08 &  Q08
         #  F2 &  F3 & !_LC5_B3
         # !_LC5_B3 & !_LC5_D2 & !P08
         # !F0 & !F2 & !F3 & !_LC5_B3 & !_LC7_B3;

-- Node name is '|xi:12|~32~1' = '|xi:12|Xi~1' 
-- Equation name is '_LC5_B3', type is buried 
-- synthesized logic cell 
_LC5_B3  = LCELL( _EQ124 $  GND);
  _EQ124 =  F1 & !P08 &  Q08
         # !F0 &  F1 &  F3 & !Q08;

-- Node name is '|xi:12|~32~2' = '|xi:12|Xi~2' 
-- Equation name is '_LC7_B3', type is buried 
-- synthesized logic cell 
_LC7_B3  = LCELL( _EQ125 $  GND);
  _EQ125 =  F1 & !Q08;

-- Node name is '|xi:13|:32' = '|xi:13|Xi' 
-- Equation name is '_LC3_D1', type is buried 
_LC3_D1  = LCELL( _EQ126 $ !_LC5_D1);
  _EQ126 = !F1 &  F3 & !_LC5_D1 &  P09 &  Q09
         #  F2 &  F3 & !_LC5_D1
         # !_LC5_D1 & !_LC5_D2 & !P09
         # !F0 & !F2 & !F3 & !_LC5_D1 & !_LC6_D1;

-- Node name is '|xi:13|~32~1' = '|xi:13|Xi~1' 
-- Equation name is '_LC5_D1', type is buried 
-- synthesized logic cell 
_LC5_D1  = LCELL( _EQ127 $  GND);
  _EQ127 =  F1 & !P09 &  Q09
         # !F0 &  F1 &  F3 & !Q09;

-- Node name is '|xi:13|~32~2' = '|xi:13|Xi~2' 
-- Equation name is '_LC6_D1', type is buried 
-- synthesized logic cell 
_LC6_D1  = LCELL( _EQ128 $  GND);
  _EQ128 =  F1 & !Q09;

-- Node name is '|xi:14|:32' = '|xi:14|Xi' 
-- Equation name is '_LC2_D1', type is buried 
_LC2_D1  = LCELL( _EQ129 $ !_LC7_D1);
  _EQ129 = !F1 &  F3 & !_LC7_D1 &  P10 &  Q10
         #  F2 &  F3 & !_LC7_D1
         # !_LC5_D2 & !_LC7_D1 & !P10
         # !F0 & !F2 & !F3 & !_LC7_D1 & !_LC8_D1;

-- Node name is '|xi:14|~32~1' = '|xi:14|Xi~1' 
-- Equation name is '_LC7_D1', type is buried 
-- synthesized logic cell 
_LC7_D1  = LCELL( _EQ130 $  GND);
  _EQ130 =  F1 & !P10 &  Q10
         # !F0 &  F1 &  F3 & !Q10;

-- Node name is '|xi:14|~32~2' = '|xi:14|Xi~2' 
-- Equation name is '_LC8_D1', type is buried 
-- synthesized logic cell 
_LC8_D1  = LCELL( _EQ131 $  GND);
  _EQ131 =  F1 & !Q10;

-- Node name is '|xi:15|:32' = '|xi:15|Xi' 
-- Equation name is '_LC2_D5', type is buried 
_LC2_D5  = LCELL( _EQ132 $ !_LC4_D5);
  _EQ132 = !F1 &  F3 & !_LC4_D5 &  P11 &  Q11
         #  F2 &  F3 & !_LC4_D5
         # !_LC4_D5 & !_LC5_D2 & !P11
         # !F0 & !F2 & !F3 & !_LC4_D5 & !_LC5_D5;

-- Node name is '|xi:15|~32~1' = '|xi:15|Xi~1' 
-- Equation name is '_LC4_D5', type is buried 
-- synthesized logic cell 
_LC4_D5  = LCELL( _EQ133 $  GND);
  _EQ133 =  F1 & !P11 &  Q11
         # !F0 &  F1 &  F3 & !Q11;

-- Node name is '|xi:15|~32~2' = '|xi:15|Xi~2' 
-- Equation name is '_LC5_D5', type is buried 
-- synthesized logic cell 
_LC5_D5  = LCELL( _EQ134 $  GND);
  _EQ134 =  F1 & !Q11;

-- Node name is '|xi:16|:32' = '|xi:16|Xi' 
-- Equation name is '_LC3_D5', type is buried 
_LC3_D5  = LCELL( _EQ135 $ !_LC6_D5);
  _EQ135 = !F1 &  F3 & !_LC6_D5 &  P12 &  Q12
         #  F2 &  F3 & !_LC6_D5
         # !_LC5_D2 & !_LC6_D5 & !P12
         # !F0 & !F2 & !F3 & !_LC6_D5 & !_LC7_D5;

-- Node name is '|xi:16|~32~1' = '|xi:16|Xi~1' 
-- Equation name is '_LC6_D5', type is buried 
-- synthesized logic cell 
_LC6_D5  = LCELL( _EQ136 $  GND);
  _EQ136 =  F1 & !P12 &  Q12
         # !F0 &  F1 &  F3 & !Q12;

-- Node name is '|xi:16|~32~2' = '|xi:16|Xi~2' 
-- Equation name is '_LC7_D5', type is buried 
-- synthesized logic cell 
_LC7_D5  = LCELL( _EQ137 $  GND);
  _EQ137 =  F1 & !Q12;

-- Node name is '|xi:17|:32' = '|xi:17|Xi' 
-- Equation name is '_LC1_D5', type is buried 
_LC1_D5  = LCELL( _EQ138 $ !_LC8_D5);
  _EQ138 = !F1 &  F3 & !_LC8_D5 &  P13 &  Q13
         #  F2 &  F3 & !_LC8_D5
         # !_LC5_D2 & !_LC8_D5 & !P13
         # !F0 & !F2 & !F3 & !_LC8_D5 & !_LC9_D5;

-- Node name is '|xi:17|~32~1' = '|xi:17|Xi~1' 
-- Equation name is '_LC8_D5', type is buried 
-- synthesized logic cell 
_LC8_D5  = LCELL( _EQ139 $  GND);
  _EQ139 =  F1 & !P13 &  Q13
         # !F0 &  F1 &  F3 & !Q13;

-- Node name is '|xi:17|~32~2' = '|xi:17|Xi~2' 
-- Equation name is '_LC9_D5', type is buried 
-- synthesized logic cell 
_LC9_D5  = LCELL( _EQ140 $  GND);
  _EQ140 =  F1 & !Q13;

-- Node name is '|xi:18|:32' = '|xi:18|Xi' 
-- Equation name is '_LC2_B4', type is buried 
_LC2_B4  = LCELL( _EQ141 $ !_LC6_B4);
  _EQ141 = !F1 &  F3 & !_LC6_B4 &  P14 &  Q14
         #  F2 &  F3 & !_LC6_B4
         # !_LC5_D2 & !_LC6_B4 & !P14
         # !F0 & !F2 & !F3 & !_LC6_B4 & !_LC7_B4;

-- Node name is '|xi:18|~32~1' = '|xi:18|Xi~1' 
-- Equation name is '_LC6_B4', type is buried 
-- synthesized logic cell 
_LC6_B4  = LCELL( _EQ142 $  GND);
  _EQ142 =  F1 & !P14 &  Q14
         # !F0 &  F1 &  F3 & !Q14;

-- Node name is '|xi:18|~32~2' = '|xi:18|Xi~2' 
-- Equation name is '_LC7_B4', type is buried 
-- synthesized logic cell 
_LC7_B4  = LCELL( _EQ143 $  GND);
  _EQ143 =  F1 & !Q14;

-- Node name is '|xi:19|:32' = '|xi:19|Xi' 
-- Equation name is '_LC5_C5', type is buried 
_LC5_C5  = LCELL( _EQ144 $ !_LC12_C5);
  _EQ144 = !F1 &  F3 & !_LC12_C5 &  P15 &  Q15
         #  F2 &  F3 & !_LC12_C5
         # !_LC5_D2 & !_LC12_C5 & !P15
         # !F0 & !F2 & !F3 & !_LC12_C5 &  _X002;
  _X002  = EXP( F1 & !Q15);

-- Node name is '|xi:19|~32~1' = '|xi:19|Xi~1' 
-- Equation name is '_LC12_C5', type is buried 
-- synthesized logic cell 
_LC12_C5 = LCELL( _EQ145 $  GND);
  _EQ145 =  F1 & !P15 &  Q15
         # !F0 &  F1 &  F3 & !Q15;

-- Node name is '|xi:20|:32' = '|xi:20|Xi' 
-- Equation name is '_LC6_C2', type is buried 
_LC6_C2  = LCELL( _EQ146 $ !_LC11_C2);
  _EQ146 = !F1 &  F3 & !_LC11_C2 &  P16 &  Q16
         #  F2 &  F3 & !_LC11_C2
         # !_LC5_D2 & !_LC11_C2 & !P16
         # !F0 & !F2 & !F3 & !_LC11_C2 &  _X003;
  _X003  = EXP( F1 & !Q16);

-- Node name is '|xi:20|~32~1' = '|xi:20|Xi~1' 
-- Equation name is '_LC11_C2', type is buried 
-- synthesized logic cell 
_LC11_C2 = LCELL( _EQ147 $  GND);
  _EQ147 =  F1 & !P16 &  Q16
         # !F0 &  F1 &  F3 & !Q16;

-- Node name is '|xi:21|:32' = '|xi:21|Xi' 
-- Equation name is '_LC3_C5', type is buried 
_LC3_C5  = LCELL( _EQ148 $ !_LC13_C5);
  _EQ148 = !F1 &  F3 & !_LC13_C5 &  P17 &  Q17
         #  F2 &  F3 & !_LC13_C5
         # !_LC5_D2 & !_LC13_C5 & !P17
         # !F0 & !F2 & !F3 & !_LC13_C5 &  _X004;
  _X004  = EXP( F1 & !Q17);

-- Node name is '|xi:21|~32~1' = '|xi:21|Xi~1' 
-- Equation name is '_LC13_C5', type is buried 
-- synthesized logic cell 
_LC13_C5 = LCELL( _EQ149 $  GND);
  _EQ149 =  F1 & !P17 &  Q17
         # !F0 &  F1 &  F3 & !Q17;

-- Node name is '|xi:22|:32' = '|xi:22|Xi' 
-- Equation name is '_LC12_C2', type is buried 
_LC12_C2 = LCELL( _EQ150 $ !_LC1_C2);
  _EQ150 = !F1 &  F3 & !_LC1_C2 &  P18 &  Q18
         #  F2 &  F3 & !_LC1_C2
         # !_LC1_C2 & !_LC5_D2 & !P18
         # !F0 & !F2 & !F3 & !_LC1_C2 &  _X005;
  _X005  = EXP( F1 & !Q18);

-- Node name is '|xi:22|~32~1' = '|xi:22|Xi~1' 
-- Equation name is '_LC1_C2', type is buried 
-- synthesized logic cell 
_LC1_C2  = LCELL( _EQ151 $  GND);
  _EQ151 =  F1 & !P18 &  Q18
         # !F0 &  F1 &  F3 & !Q18;

-- Node name is '|xi:23|:32' = '|xi:23|Xi' 
-- Equation name is '_LC11_D2', type is buried 
_LC11_D2 = LCELL( _EQ152 $ !_LC2_D2);
  _EQ152 = !F1 &  F3 & !_LC2_D2 &  P19 &  Q19
         #  F2 &  F3 & !_LC2_D2
         # !_LC2_D2 & !_LC5_D2 & !P19
         # !F0 & !F2 & !F3 & !_LC2_D2 &  _X006;
  _X006  = EXP( F1 & !Q19);

-- Node name is '|xi:23|~32~1' = '|xi:23|Xi~1' 
-- Equation name is '_LC2_D2', type is buried 
-- synthesized logic cell 
_LC2_D2  = LCELL( _EQ153 $  GND);
  _EQ153 =  F1 & !P19 &  Q19
         # !F0 &  F1 &  F3 & !Q19;

-- Node name is '|xi:24|:32' = '|xi:24|Xi' 
-- Equation name is '_LC1_D1', type is buried 
_LC1_D1  = LCELL( _EQ154 $ !_LC4_D1);
  _EQ154 = !F1 &  F3 & !_LC4_D1 &  P20 &  Q20
         #  F2 &  F3 & !_LC4_D1
         # !_LC4_D1 & !_LC5_D2 & !P20
         # !F0 & !F2 & !F3 & !_LC4_D1 &  _X007;
  _X007  = EXP( F1 & !Q20);

-- Node name is '|xi:24|~32~1' = '|xi:24|Xi~1' 
-- Equation name is '_LC4_D1', type is buried 
-- synthesized logic cell 
_LC4_D1  = LCELL( _EQ155 $  GND);
  _EQ155 =  F1 & !P20 &  Q20
         # !F0 &  F1 &  F3 & !Q20;

-- Node name is '|xi:25|:32' = '|xi:25|Xi' 
-- Equation name is '_LC2_C5', type is buried 
_LC2_C5  = LCELL( _EQ156 $ !_LC1_C5);
  _EQ156 = !F1 &  F3 & !_LC1_C5 &  P21 &  Q21
         #  F2 &  F3 & !_LC1_C5
         # !_LC1_C5 & !_LC5_D2 & !P21
         # !F0 & !F2 & !F3 & !_LC1_C5 &  _X008;
  _X008  = EXP( F1 & !Q21);

-- Node name is '|xi:25|~32~1' = '|xi:25|Xi~1' 
-- Equation name is '_LC1_C5', type is buried 
-- synthesized logic cell 
_LC1_C5  = LCELL( _EQ157 $  GND);
  _EQ157 =  F1 & !P21 &  Q21
         # !F0 &  F1 &  F3 & !Q21;

-- Node name is '|xi:26|:32' = '|xi:26|Xi' 
-- Equation name is '_LC3_B3', type is buried 
_LC3_B3  = LCELL( _EQ158 $ !_LC2_B3);
  _EQ158 = !F1 &  F3 & !_LC2_B3 &  P22 &  Q22
         #  F2 &  F3 & !_LC2_B3
         # !_LC2_B3 & !_LC5_D2 & !P22
         # !F0 & !F2 & !F3 & !_LC2_B3 &  _X009;
  _X009  = EXP( F1 & !Q22);

-- Node name is '|xi:26|~32~1' = '|xi:26|Xi~1' 
-- Equation name is '_LC2_B3', type is buried 
-- synthesized logic cell 
_LC2_B3  = LCELL( _EQ159 $  GND);
  _EQ159 =  F1 & !P22 &  Q22
         # !F0 &  F1 &  F3 & !Q22;

-- Node name is '|xi:27|:32' = '|xi:27|Xi' 
-- Equation name is '_LC6_B3', type is buried 
_LC6_B3  = LCELL( _EQ160 $ !_LC4_B3);
  _EQ160 =  F1 & !_LC4_B3 & !P23 &  Q23
         #  F2 &  F3 & !_LC4_B3
         # !F0 & !F2 & !F3 & !_LC4_B3 &  _X010
         # !_LC4_B3 & !_LC5_D2 & !P23;
  _X010  = EXP( F1 & !Q23);

-- Node name is '|xi:27|~32~1' = '|xi:27|Xi~1' 
-- Equation name is '_LC4_B3', type is buried 
-- synthesized logic cell 
_LC4_B3  = LCELL( _EQ161 $  GND);
  _EQ161 = !F0 &  F1 &  F3 & !Q23
         # !F1 &  F3 &  P23 &  Q23;

-- Node name is '|yi:77|:17' = '|yi:77|Yi' 
-- Equation name is '_LC1_A2', type is buried 
_LC1_A2  = LCELL( _EQ162 $  GND);
  _EQ162 =  F0 &  F1 &  F2 & !F3 &  P00
         # !F0 & !F1 &  F2 & !F3 &  Q00
         #  F0 & !F1 & !F2 & !F3 &  Q00
         #  F0 & !F1 &  F2 & !F3 & !Q00;

-- Node name is '|yi:78|:17' = '|yi:78|Yi' 
-- Equation name is '_LC1_A1', type is buried 
_LC1_A1  = LCELL( _EQ163 $  GND);
  _EQ163 =  F0 &  F1 &  F2 & !F3 &  P01
         # !F0 & !F1 &  F2 & !F3 &  Q01
         #  F0 & !F1 & !F2 & !F3 &  Q01
         #  F0 & !F1 &  F2 & !F3 & !Q01;

-- Node name is '|yi:79|:17' = '|yi:79|Yi' 
-- Equation name is '_LC7_A2', type is buried 
_LC7_A2  = LCELL( _EQ164 $  GND);
  _EQ164 =  F0 &  F1 &  F2 & !F3 &  P02
         # !F0 & !F1 &  F2 & !F3 &  Q02
         #  F0 & !F1 & !F2 & !F3 &  Q02
         #  F0 & !F1 &  F2 & !F3 & !Q02;

-- Node name is '|yi:80|:17' = '|yi:80|Yi' 
-- Equation name is '_LC4_A1', type is buried 
_LC4_A1  = LCELL( _EQ165 $  GND);
  _EQ165 =  F0 &  F1 &  F2 & !F3 &  P03
         # !F0 & !F1 &  F2 & !F3 &  Q03
         #  F0 & !F1 & !F2 & !F3 &  Q03
         #  F0 & !F1 &  F2 & !F3 & !Q03;

-- Node name is '|yi:81|:17' = '|yi:81|Yi' 
-- Equation name is '_LC3_A1', type is buried 
_LC3_A1  = LCELL( _EQ166 $  GND);
  _EQ166 =  F0 &  F1 &  F2 & !F3 &  P04
         # !F0 & !F1 &  F2 & !F3 &  Q04
         #  F0 & !F1 & !F2 & !F3 &  Q04
         #  F0 & !F1 &  F2 & !F3 & !Q04;

-- Node name is '|yi:82|:17' = '|yi:82|Yi' 
-- Equation name is '_LC13_A1', type is buried 
_LC13_A1 = LCELL( _EQ167 $  GND);
  _EQ167 =  F0 &  F1 &  F2 & !F3 &  P05
         # !F0 & !F1 &  F2 & !F3 &  Q05
         #  F0 & !F1 & !F2 & !F3 &  Q05
         #  F0 & !F1 &  F2 & !F3 & !Q05;

-- Node name is '|yi:107|:17' = '|yi:107|Yi' 
-- Equation name is '_LC4_B1', type is buried 
_LC4_B1  = LCELL( _EQ168 $  GND);
  _EQ168 =  F0 &  F1 &  F2 & !F3 &  P06
         # !F0 & !F1 &  F2 & !F3 &  Q06
         #  F0 & !F1 & !F2 & !F3 &  Q06
         #  F0 & !F1 &  F2 & !F3 & !Q06;

-- Node name is '|yi:108|:17' = '|yi:108|Yi' 
-- Equation name is '_LC5_B1', type is buried 
_LC5_B1  = LCELL( _EQ169 $  GND);
  _EQ169 =  F0 &  F1 &  F2 & !F3 &  P07
         # !F0 & !F1 &  F2 & !F3 &  Q07
         #  F0 & !F1 & !F2 & !F3 &  Q07
         #  F0 & !F1 &  F2 & !F3 & !Q07;

-- Node name is '|yi:109|:17' = '|yi:109|Yi' 
-- Equation name is '_LC6_B1', type is buried 
_LC6_B1  = LCELL( _EQ170 $  GND);
  _EQ170 =  F0 &  F1 &  F2 & !F3 &  P08
         # !F0 & !F1 &  F2 & !F3 &  Q08
         #  F0 & !F1 & !F2 & !F3 &  Q08
         #  F0 & !F1 &  F2 & !F3 & !Q08;

-- Node name is '|yi:110|:17' = '|yi:110|Yi' 
-- Equation name is '_LC9_D3', type is buried 
_LC9_D3  = LCELL( _EQ171 $  GND);
  _EQ171 =  F0 &  F1 &  F2 & !F3 &  P09
         # !F0 & !F1 &  F2 & !F3 &  Q09
         #  F0 & !F1 & !F2 & !F3 &  Q09
         #  F0 & !F1 &  F2 & !F3 & !Q09;

-- Node name is '|yi:111|:17' = '|yi:111|Yi' 
-- Equation name is '_LC3_D3', type is buried 
_LC3_D3  = LCELL( _EQ172 $  GND);
  _EQ172 =  F0 &  F1 &  F2 & !F3 &  P10
         # !F0 & !F1 &  F2 & !F3 &  Q10
         #  F0 & !F1 & !F2 & !F3 &  Q10
         #  F0 & !F1 &  F2 & !F3 & !Q10;

-- Node name is '|yi:112|:17' = '|yi:112|Yi' 
-- Equation name is '_LC1_D2', type is buried 
_LC1_D2  = LCELL( _EQ173 $  GND);
  _EQ173 =  F0 &  F1 &  F2 & !F3 &  P11
         # !F0 & !F1 &  F2 & !F3 &  Q11
         #  F0 & !F1 & !F2 & !F3 &  Q11
         #  F0 & !F1 &  F2 & !F3 & !Q11;

-- Node name is '|yi:113|:17' = '|yi:113|Yi' 
-- Equation name is '_LC10_D3', type is buried 
_LC10_D3 = LCELL( _EQ174 $  GND);
  _EQ174 =  F0 &  F1 &  F2 & !F3 &  P12
         # !F0 & !F1 &  F2 & !F3 &  Q12
         #  F0 & !F1 & !F2 & !F3 &  Q12
         #  F0 & !F1 &  F2 & !F3 & !Q12;

-- Node name is '|yi:114|:17' = '|yi:114|Yi' 
-- Equation name is '_LC1_D3', type is buried 
_LC1_D3  = LCELL( _EQ175 $  GND);
  _EQ175 =  F0 &  F1 &  F2 & !F3 &  P13
         # !F0 & !F1 &  F2 & !F3 &  Q13
         #  F0 & !F1 & !F2 & !F3 &  Q13
         #  F0 & !F1 &  F2 & !F3 & !Q13;

-- Node name is '|yi:115|:17' = '|yi:115|Yi' 
-- Equation name is '_LC1_B1', type is buried 
_LC1_B1  = LCELL( _EQ176 $  GND);
  _EQ176 =  F0 &  F1 &  F2 & !F3 &  P14
         # !F0 & !F1 &  F2 & !F3 &  Q14
         #  F0 & !F1 & !F2 & !F3 &  Q14
         #  F0 & !F1 &  F2 & !F3 & !Q14;

-- Node name is '|yi:116|:17' = '|yi:116|Yi' 
-- Equation name is '_LC12_C3', type is buried 
_LC12_C3 = LCELL( _EQ177 $  GND);
  _EQ177 =  F0 &  F1 &  F2 & !F3 &  P15
         # !F0 & !F1 &  F2 & !F3 &  Q15
         #  F0 & !F1 & !F2 & !F3 &  Q15
         #  F0 & !F1 &  F2 & !F3 & !Q15;

-- Node name is '|yi:117|:17' = '|yi:117|Yi' 
-- Equation name is '_LC4_C1', type is buried 
_LC4_C1  = LCELL( _EQ178 $  GND);
  _EQ178 =  F0 &  F1 &  F2 & !F3 &  P16
         # !F0 & !F1 &  F2 & !F3 &  Q16
         #  F0 & !F1 & !F2 & !F3 &  Q16
         #  F0 & !F1 &  F2 & !F3 & !Q16;

-- Node name is '|yi:118|:17' = '|yi:118|Yi' 
-- Equation name is '_LC3_C3', type is buried 
_LC3_C3  = LCELL( _EQ179 $  GND);
  _EQ179 =  F0 &  F1 &  F2 & !F3 &  P17
         # !F0 & !F1 &  F2 & !F3 &  Q17
         #  F0 & !F1 & !F2 & !F3 &  Q17
         #  F0 & !F1 &  F2 & !F3 & !Q17;

-- Node name is '|yi:119|:17' = '|yi:119|Yi' 
-- Equation name is '_LC2_C1', type is buried 
_LC2_C1  = LCELL( _EQ180 $  GND);
  _EQ180 =  F0 &  F1 &  F2 & !F3 &  P18
         # !F0 & !F1 &  F2 & !F3 &  Q18
         #  F0 & !F1 & !F2 & !F3 &  Q18
         #  F0 & !F1 &  F2 & !F3 & !Q18;

-- Node name is '|yi:120|:17' = '|yi:120|Yi' 
-- Equation name is '_LC7_D2', type is buried 
_LC7_D2  = LCELL( _EQ181 $  GND);
  _EQ181 =  F0 &  F1 &  F2 & !F3 &  P19
         # !F0 & !F1 &  F2 & !F3 &  Q19
         #  F0 & !F1 & !F2 & !F3 &  Q19
         #  F0 & !F1 &  F2 & !F3 & !Q19;

-- Node name is '|yi:121|:17' = '|yi:121|Yi' 
-- Equation name is '_LC15_D3', type is buried 
_LC15_D3 = LCELL( _EQ182 $  GND);
  _EQ182 =  F0 &  F1 &  F2 & !F3 &  P20
         # !F0 & !F1 &  F2 & !F3 &  Q20
         #  F0 & !F1 & !F2 & !F3 &  Q20
         #  F0 & !F1 &  F2 & !F3 & !Q20;

-- Node name is '|yi:122|:17' = '|yi:122|Yi' 
-- Equation name is '_LC2_C4', type is buried 
_LC2_C4  = LCELL( _EQ183 $  GND);
  _EQ183 =  F0 &  F1 &  F2 & !F3 &  P21
         # !F0 & !F1 &  F2 & !F3 &  Q21
         #  F0 & !F1 & !F2 & !F3 &  Q21
         #  F0 & !F1 &  F2 & !F3 & !Q21;

-- Node name is '|yi:123|:17' = '|yi:123|Yi' 
-- Equation name is '_LC3_B1', type is buried 
_LC3_B1  = LCELL( _EQ184 $  GND);
  _EQ184 =  F0 &  F1 &  F2 & !F3 &  P22
         # !F0 & !F1 &  F2 & !F3 &  Q22
         #  F0 & !F1 & !F2 & !F3 &  Q22
         #  F0 & !F1 &  F2 & !F3 & !Q22;

-- Node name is '|yi:124|:17' = '|yi:124|Yi' 
-- Equation name is '_LC2_B1', type is buried 
_LC2_B1  = LCELL( _EQ185 $  GND);
  _EQ185 =  F0 &  F1 &  F2 & !F3 &  P23
         # !F0 & !F1 &  F2 & !F3 &  Q23
         #  F0 & !F1 & !F2 & !F3 &  Q23
         #  F0 & !F1 &  F2 & !F3 & !Q23;



Project Informatione:\documents\science\computer_circuity\labs\palevo\pustovit\lab2\lab2.rpt

** COMPILATION SETTINGS & TIMES **

Processing Menu Commands
------------------------

Design Doctor                             = off

Logic Synthesis:

   Synthesis Type Used                    = Multi-Level

   Default Synthesis Style                = NORMAL

      Logic option settings in 'NORMAL' style for 'MAX9000' family

      DECOMPOSE_GATES                     = on
      DUPLICATE_LOGIC_EXTRACTION          = on
      MINIMIZATION                        = full
      MULTI_LEVEL_FACTORING               = on
      NOT_GATE_PUSH_BACK                  = on
      PARALLEL_EXPANDERS                  = off
      REDUCE_LOGIC                        = on
      REFACTORIZATION                     = on
      REGISTER_OPTIMIZATION               = on
      RESYNTHESIZE_NETWORK                = on
      SLOW_SLEW_RATE                      = off
      SOFT_BUFFER_INSERTION               = on
      SUBFACTOR_EXTRACTION                = on
      TURBO_BIT                           = on
      XOR_SYNTHESIS                       = on
      IGNORE_SOFT_BUFFERS                 = off
      USE_LPM_FOR_AHDL_OPERATORS          = off

   Other logic synthesis settings:

      Automatic Global Clock              = on
      Automatic Global Clear              = on
      Automatic Global Preset             = on
      Automatic Global Output Enable      = on
      Automatic Fast I/O                  = off
      Automatic Register Packing          = off
      Automatic Open-Drain Pins           = on
      Automatic Implement in EAB          = off
      One-Hot State Machine Encoding      = off
      Optimize                            = 5

Default Timing Specifications: None

Cut All Bidir Feedback Timing Paths       = on
Cut All Clear & Preset Timing Paths       = on

Ignore Timing Assignments                 = off

Functional SNF Extractor                  = off

Linked SNF Extractor                      = off
Timing SNF Extractor                      = on
Optimize Timing SNF                       = off
Generate AHDL TDO File                    = off
Fitter Settings                           = NORMAL
Smart Recompile                           = off
Total Recompile                           = off

Interfaces Menu Commands
------------------------

EDIF Netlist Writer                       = off
Verilog Netlist Writer                    = off
VHDL Netlist Writer                       = off

Compilation Times
-----------------

   Compiler Netlist Extractor             00:00:00
   Database Builder                       00:00:00
   Logic Synthesizer                      00:00:11
   Partitioner                            00:00:01
   Fitter                                 00:00:01
   Timing SNF Extractor                   00:00:00
   Assembler                              00:00:02
   --------------------------             --------
   Total Time                             00:00:15


Memory Allocated
-----------------

Peak memory allocated during compilation  = 9,958K
