Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Wed Dec  2 13:23:52 2020
| Host         : DESKTOP-HSQ0OLI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Basys3CPU_timing_summary_routed.rpt -rpx Basys3CPU_timing_summary_routed.rpx -warn_on_violation
| Design       : Basys3CPU
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
-----------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 19 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: uCPUTOP/uALUControl/ALUControlSingal_reg[0]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: uCPUTOP/uALUControl/ALUControlSingal_reg[1]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: uCPUTOP/uALUControl/ALUControlSingal_reg[2]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: uCPUTOP/uALUControl/ALUControlSingal_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: uCPUTOP/uControlUnit/ALUOp_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: uCPUTOP/uControlUnit/ALUOp_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: uCPUTOP/uControlUnit/ALUOp_reg[2]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: uCPUTOP/uPC/currentPC_reg[0]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: uCPUTOP/uPC/currentPC_reg[1]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: uCPUTOP/uPC/currentPC_reg[2]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: uCPUTOP/uPC/currentPC_reg[3]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: uCPUTOP/uPC/currentPC_reg[4]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: uCPUTOP/uPC/currentPC_reg[5]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: uCPUTOP/uPC/currentPC_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: usmg/uclkDiv/div_clk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 71 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.778        0.000                      0                 1109        0.263        0.000                      0                 1109        3.750        0.000                       0                   540  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.778        0.000                      0                 1109        0.263        0.000                      0                 1109        3.750        0.000                       0                   540  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.778ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.778ns  (required time - arrival time)
  Source:                 uCPUTOP/uPC/currentPC_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uCPUTOP/uDataMemory/memoryRAM_reg[8][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.862ns  (logic 1.362ns (15.369%)  route 7.500ns (84.631%))
  Logic Levels:           6  (LUT3=1 LUT6=4 RAMD32=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys3Clk (IN)
                         net (fo=0)                   0.000     0.000    basys3Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  basys3Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    basys3Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  basys3Clk_IBUF_BUFG_inst/O
                         net (fo=539, routed)         1.548     5.069    uCPUTOP/uPC/basys3Clk_IBUF_BUFG
    SLICE_X36Y27         FDRE                                         r  uCPUTOP/uPC/currentPC_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y27         FDRE (Prop_fdre_C_Q)         0.419     5.488 f  uCPUTOP/uPC/currentPC_reg[5]/Q
                         net (fo=55, routed)          1.359     6.848    uCPUTOP/uPC/currentPC_reg_n_1_[5]
    SLICE_X35Y20         LUT6 (Prop_lut6_I1_O)        0.297     7.145 r  uCPUTOP/uPC/registerFile_reg_r1_0_31_0_5_i_30/O
                         net (fo=3, routed)           0.820     7.964    uCPUTOP/uPC/registerFile_reg_r1_0_31_0_5_i_30_n_1
    SLICE_X35Y19         LUT6 (Prop_lut6_I0_O)        0.124     8.088 r  uCPUTOP/uPC/registerFile_reg_r1_0_31_0_5_i_11/O
                         net (fo=68, routed)          1.634     9.722    uCPUTOP/uRegisters/registerFile_reg_r1_0_31_12_17/ADDRC1
    SLICE_X38Y31         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124     9.846 r  uCPUTOP/uRegisters/registerFile_reg_r1_0_31_12_17/RAMC_D1/O
                         net (fo=11, routed)          1.269    11.115    uCPUTOP/uPC/ReadData20[17]
    SLICE_X42Y22         LUT6 (Prop_lut6_I0_O)        0.124    11.239 r  uCPUTOP/uPC/memoryRAM[3][1]_i_4/O
                         net (fo=6, routed)           0.690    11.929    uCPUTOP/uPC/memoryRAM_reg[24][6][9]
    SLICE_X42Y20         LUT6 (Prop_lut6_I5_O)        0.124    12.053 r  uCPUTOP/uPC/memoryRAM[0][1]_i_2/O
                         net (fo=12, routed)          1.009    13.063    uCPUTOP/uPC/memoryRAM_reg[24][1]
    SLICE_X48Y23         LUT3 (Prop_lut3_I1_O)        0.150    13.213 r  uCPUTOP/uPC/memoryRAM[8][1]_i_1/O
                         net (fo=1, routed)           0.719    13.931    uCPUTOP/uDataMemory/currentPC_reg[0]_29[1]
    SLICE_X45Y23         FDRE                                         r  uCPUTOP/uDataMemory/memoryRAM_reg[8][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  basys3Clk (IN)
                         net (fo=0)                   0.000    10.000    basys3Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  basys3Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    basys3Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  basys3Clk_IBUF_BUFG_inst/O
                         net (fo=539, routed)         1.433    14.774    uCPUTOP/uDataMemory/basys3Clk_IBUF_BUFG
    SLICE_X45Y23         FDRE                                         r  uCPUTOP/uDataMemory/memoryRAM_reg[8][1]/C
                         clock pessimism              0.260    15.034    
                         clock uncertainty           -0.035    14.999    
    SLICE_X45Y23         FDRE (Setup_fdre_C_D)       -0.289    14.710    uCPUTOP/uDataMemory/memoryRAM_reg[8][1]
  -------------------------------------------------------------------
                         required time                         14.710    
                         arrival time                         -13.931    
  -------------------------------------------------------------------
                         slack                                  0.778    

Slack (MET) :             0.882ns  (required time - arrival time)
  Source:                 uCPUTOP/uPC/currentPC_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uCPUTOP/uDataMemory/memoryRAM_reg[27][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.784ns  (logic 1.588ns (18.079%)  route 7.196ns (81.921%))
  Logic Levels:           6  (LUT3=1 LUT6=4 RAMD32=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys3Clk (IN)
                         net (fo=0)                   0.000     0.000    basys3Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  basys3Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    basys3Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  basys3Clk_IBUF_BUFG_inst/O
                         net (fo=539, routed)         1.548     5.069    uCPUTOP/uPC/basys3Clk_IBUF_BUFG
    SLICE_X36Y27         FDRE                                         r  uCPUTOP/uPC/currentPC_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y27         FDRE (Prop_fdre_C_Q)         0.419     5.488 f  uCPUTOP/uPC/currentPC_reg[5]/Q
                         net (fo=55, routed)          1.359     6.848    uCPUTOP/uPC/currentPC_reg_n_1_[5]
    SLICE_X35Y20         LUT6 (Prop_lut6_I1_O)        0.297     7.145 r  uCPUTOP/uPC/registerFile_reg_r1_0_31_0_5_i_30/O
                         net (fo=3, routed)           0.820     7.964    uCPUTOP/uPC/registerFile_reg_r1_0_31_0_5_i_30_n_1
    SLICE_X35Y19         LUT6 (Prop_lut6_I0_O)        0.124     8.088 r  uCPUTOP/uPC/registerFile_reg_r1_0_31_0_5_i_11/O
                         net (fo=68, routed)          1.562     9.651    uCPUTOP/uRegisters/registerFile_reg_r1_0_31_12_17/ADDRA1
    SLICE_X38Y31         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     9.797 r  uCPUTOP/uRegisters/registerFile_reg_r1_0_31_12_17/RAMA/O
                         net (fo=11, routed)          0.956    10.753    uCPUTOP/uPC/ReadData20[12]
    SLICE_X45Y25         LUT6 (Prop_lut6_I0_O)        0.328    11.081 r  uCPUTOP/uPC/memoryRAM[3][4]_i_2/O
                         net (fo=3, routed)           0.870    11.951    uCPUTOP/uPC/ReadData2[12]
    SLICE_X45Y25         LUT6 (Prop_lut6_I0_O)        0.124    12.075 r  uCPUTOP/uPC/memoryRAM[3][4]_i_1/O
                         net (fo=12, routed)          1.013    13.088    uCPUTOP/uPC/memoryRAM_reg[3][6][4]
    SLICE_X49Y23         LUT3 (Prop_lut3_I1_O)        0.150    13.238 r  uCPUTOP/uPC/memoryRAM[27][4]_i_1/O
                         net (fo=1, routed)           0.615    13.853    uCPUTOP/uDataMemory/currentPC_reg[0]_57[4]
    SLICE_X51Y24         FDRE                                         r  uCPUTOP/uDataMemory/memoryRAM_reg[27][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  basys3Clk (IN)
                         net (fo=0)                   0.000    10.000    basys3Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  basys3Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    basys3Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  basys3Clk_IBUF_BUFG_inst/O
                         net (fo=539, routed)         1.435    14.776    uCPUTOP/uDataMemory/basys3Clk_IBUF_BUFG
    SLICE_X51Y24         FDRE                                         r  uCPUTOP/uDataMemory/memoryRAM_reg[27][4]/C
                         clock pessimism              0.260    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X51Y24         FDRE (Setup_fdre_C_D)       -0.266    14.735    uCPUTOP/uDataMemory/memoryRAM_reg[27][4]
  -------------------------------------------------------------------
                         required time                         14.735    
                         arrival time                         -13.853    
  -------------------------------------------------------------------
                         slack                                  0.882    

Slack (MET) :             0.923ns  (required time - arrival time)
  Source:                 uCPUTOP/uPC/currentPC_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uCPUTOP/uDataMemory/memoryRAM_reg[32][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.710ns  (logic 1.362ns (15.638%)  route 7.348ns (84.362%))
  Logic Levels:           6  (LUT5=1 LUT6=4 RAMD32=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys3Clk (IN)
                         net (fo=0)                   0.000     0.000    basys3Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  basys3Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    basys3Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  basys3Clk_IBUF_BUFG_inst/O
                         net (fo=539, routed)         1.548     5.069    uCPUTOP/uPC/basys3Clk_IBUF_BUFG
    SLICE_X36Y27         FDRE                                         r  uCPUTOP/uPC/currentPC_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y27         FDRE (Prop_fdre_C_Q)         0.419     5.488 f  uCPUTOP/uPC/currentPC_reg[5]/Q
                         net (fo=55, routed)          1.359     6.848    uCPUTOP/uPC/currentPC_reg_n_1_[5]
    SLICE_X35Y20         LUT6 (Prop_lut6_I1_O)        0.297     7.145 r  uCPUTOP/uPC/registerFile_reg_r1_0_31_0_5_i_30/O
                         net (fo=3, routed)           0.820     7.964    uCPUTOP/uPC/registerFile_reg_r1_0_31_0_5_i_30_n_1
    SLICE_X35Y19         LUT6 (Prop_lut6_I0_O)        0.124     8.088 r  uCPUTOP/uPC/registerFile_reg_r1_0_31_0_5_i_11/O
                         net (fo=68, routed)          1.634     9.722    uCPUTOP/uRegisters/registerFile_reg_r1_0_31_12_17/ADDRC1
    SLICE_X38Y31         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124     9.846 r  uCPUTOP/uRegisters/registerFile_reg_r1_0_31_12_17/RAMC_D1/O
                         net (fo=11, routed)          1.269    11.115    uCPUTOP/uPC/ReadData20[17]
    SLICE_X42Y22         LUT6 (Prop_lut6_I0_O)        0.124    11.239 r  uCPUTOP/uPC/memoryRAM[3][1]_i_4/O
                         net (fo=6, routed)           0.690    11.929    uCPUTOP/uPC/memoryRAM_reg[24][6][9]
    SLICE_X42Y20         LUT6 (Prop_lut6_I5_O)        0.124    12.053 r  uCPUTOP/uPC/memoryRAM[0][1]_i_2/O
                         net (fo=12, routed)          1.051    13.104    uCPUTOP/uALU/currentPC_reg[0]_15
    SLICE_X52Y22         LUT5 (Prop_lut5_I4_O)        0.150    13.254 r  uCPUTOP/uALU/memoryRAM[32][1]_i_1/O
                         net (fo=1, routed)           0.525    13.779    uCPUTOP/uDataMemory/currentPC_reg[0]_65[1]
    SLICE_X53Y20         FDRE                                         r  uCPUTOP/uDataMemory/memoryRAM_reg[32][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  basys3Clk (IN)
                         net (fo=0)                   0.000    10.000    basys3Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  basys3Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    basys3Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  basys3Clk_IBUF_BUFG_inst/O
                         net (fo=539, routed)         1.441    14.782    uCPUTOP/uDataMemory/basys3Clk_IBUF_BUFG
    SLICE_X53Y20         FDRE                                         r  uCPUTOP/uDataMemory/memoryRAM_reg[32][1]/C
                         clock pessimism              0.260    15.042    
                         clock uncertainty           -0.035    15.007    
    SLICE_X53Y20         FDRE (Setup_fdre_C_D)       -0.305    14.702    uCPUTOP/uDataMemory/memoryRAM_reg[32][1]
  -------------------------------------------------------------------
                         required time                         14.702    
                         arrival time                         -13.779    
  -------------------------------------------------------------------
                         slack                                  0.923    

Slack (MET) :             1.009ns  (required time - arrival time)
  Source:                 uCPUTOP/uPC/currentPC_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uCPUTOP/uDataMemory/memoryRAM_reg[16][7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.623ns  (logic 1.331ns (15.435%)  route 7.292ns (84.565%))
  Logic Levels:           6  (LUT3=1 LUT6=4 RAMD32=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys3Clk (IN)
                         net (fo=0)                   0.000     0.000    basys3Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  basys3Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    basys3Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  basys3Clk_IBUF_BUFG_inst/O
                         net (fo=539, routed)         1.548     5.069    uCPUTOP/uPC/basys3Clk_IBUF_BUFG
    SLICE_X36Y27         FDRE                                         r  uCPUTOP/uPC/currentPC_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y27         FDRE (Prop_fdre_C_Q)         0.419     5.488 f  uCPUTOP/uPC/currentPC_reg[5]/Q
                         net (fo=55, routed)          1.359     6.848    uCPUTOP/uPC/currentPC_reg_n_1_[5]
    SLICE_X35Y20         LUT6 (Prop_lut6_I1_O)        0.297     7.145 r  uCPUTOP/uPC/registerFile_reg_r1_0_31_0_5_i_30/O
                         net (fo=3, routed)           0.820     7.964    uCPUTOP/uPC/registerFile_reg_r1_0_31_0_5_i_30_n_1
    SLICE_X35Y19         LUT6 (Prop_lut6_I0_O)        0.124     8.088 r  uCPUTOP/uPC/registerFile_reg_r1_0_31_0_5_i_11/O
                         net (fo=68, routed)          1.734     9.823    uCPUTOP/uRegisters/registerFile_reg_r1_0_31_18_23/ADDRC1
    SLICE_X38Y33         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124     9.947 r  uCPUTOP/uRegisters/registerFile_reg_r1_0_31_18_23/RAMC_D1/O
                         net (fo=11, routed)          1.180    11.127    uCPUTOP/uPC/ReadData20[23]
    SLICE_X45Y28         LUT6 (Prop_lut6_I0_O)        0.124    11.251 r  uCPUTOP/uPC/memoryRAM[3][7]_i_6/O
                         net (fo=6, routed)           0.776    12.026    uCPUTOP/uRegisters/currentPC_reg[0]_9[1]
    SLICE_X46Y28         LUT6 (Prop_lut6_I5_O)        0.124    12.150 r  uCPUTOP/uRegisters/memoryRAM[0][7]_i_4/O
                         net (fo=12, routed)          0.848    12.998    uCPUTOP/uRegisters/memoryRAM_reg[24][7]_1
    SLICE_X50Y26         LUT3 (Prop_lut3_I1_O)        0.119    13.117 r  uCPUTOP/uRegisters/memoryRAM[16][7]_i_2/O
                         net (fo=1, routed)           0.575    13.692    uCPUTOP/uDataMemory/currentPC_reg[0]_43[7]
    SLICE_X47Y26         FDRE                                         r  uCPUTOP/uDataMemory/memoryRAM_reg[16][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  basys3Clk (IN)
                         net (fo=0)                   0.000    10.000    basys3Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  basys3Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    basys3Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  basys3Clk_IBUF_BUFG_inst/O
                         net (fo=539, routed)         1.433    14.774    uCPUTOP/uDataMemory/basys3Clk_IBUF_BUFG
    SLICE_X47Y26         FDRE                                         r  uCPUTOP/uDataMemory/memoryRAM_reg[16][7]/C
                         clock pessimism              0.260    15.034    
                         clock uncertainty           -0.035    14.999    
    SLICE_X47Y26         FDRE (Setup_fdre_C_D)       -0.298    14.701    uCPUTOP/uDataMemory/memoryRAM_reg[16][7]
  -------------------------------------------------------------------
                         required time                         14.701    
                         arrival time                         -13.692    
  -------------------------------------------------------------------
                         slack                                  1.009    

Slack (MET) :             1.015ns  (required time - arrival time)
  Source:                 uCPUTOP/uPC/currentPC_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uCPUTOP/uDataMemory/memoryRAM_reg[8][6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.652ns  (logic 1.617ns (18.690%)  route 7.035ns (81.310%))
  Logic Levels:           6  (LUT3=1 LUT6=4 RAMD32=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys3Clk (IN)
                         net (fo=0)                   0.000     0.000    basys3Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  basys3Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    basys3Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  basys3Clk_IBUF_BUFG_inst/O
                         net (fo=539, routed)         1.548     5.069    uCPUTOP/uPC/basys3Clk_IBUF_BUFG
    SLICE_X36Y27         FDRE                                         r  uCPUTOP/uPC/currentPC_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y27         FDRE (Prop_fdre_C_Q)         0.419     5.488 f  uCPUTOP/uPC/currentPC_reg[5]/Q
                         net (fo=55, routed)          1.359     6.848    uCPUTOP/uPC/currentPC_reg_n_1_[5]
    SLICE_X35Y20         LUT6 (Prop_lut6_I1_O)        0.297     7.145 r  uCPUTOP/uPC/registerFile_reg_r1_0_31_0_5_i_30/O
                         net (fo=3, routed)           0.820     7.964    uCPUTOP/uPC/registerFile_reg_r1_0_31_0_5_i_30_n_1
    SLICE_X35Y19         LUT6 (Prop_lut6_I0_O)        0.124     8.088 r  uCPUTOP/uPC/registerFile_reg_r1_0_31_0_5_i_11/O
                         net (fo=68, routed)          1.580     9.669    uCPUTOP/uRegisters/registerFile_reg_r1_0_31_12_17/ADDRB1
    SLICE_X38Y31         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.152     9.821 r  uCPUTOP/uRegisters/registerFile_reg_r1_0_31_12_17/RAMB/O
                         net (fo=11, routed)          0.886    10.707    uCPUTOP/uPC/ReadData20[14]
    SLICE_X43Y33         LUT6 (Prop_lut6_I0_O)        0.348    11.055 r  uCPUTOP/uPC/memoryRAM[3][6]_i_2/O
                         net (fo=3, routed)           0.824    11.879    uCPUTOP/uPC/ReadData2[14]
    SLICE_X43Y31         LUT6 (Prop_lut6_I0_O)        0.124    12.003 r  uCPUTOP/uPC/memoryRAM[0][6]_i_2/O
                         net (fo=12, routed)          1.089    13.092    uCPUTOP/uPC/memoryRAM_reg[24][6]_1
    SLICE_X48Y27         LUT3 (Prop_lut3_I1_O)        0.153    13.245 r  uCPUTOP/uPC/memoryRAM[8][6]_i_1/O
                         net (fo=1, routed)           0.476    13.721    uCPUTOP/uDataMemory/currentPC_reg[0]_29[6]
    SLICE_X49Y25         FDRE                                         r  uCPUTOP/uDataMemory/memoryRAM_reg[8][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  basys3Clk (IN)
                         net (fo=0)                   0.000    10.000    basys3Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  basys3Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    basys3Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  basys3Clk_IBUF_BUFG_inst/O
                         net (fo=539, routed)         1.434    14.775    uCPUTOP/uDataMemory/basys3Clk_IBUF_BUFG
    SLICE_X49Y25         FDRE                                         r  uCPUTOP/uDataMemory/memoryRAM_reg[8][6]/C
                         clock pessimism              0.260    15.035    
                         clock uncertainty           -0.035    15.000    
    SLICE_X49Y25         FDRE (Setup_fdre_C_D)       -0.264    14.736    uCPUTOP/uDataMemory/memoryRAM_reg[8][6]
  -------------------------------------------------------------------
                         required time                         14.736    
                         arrival time                         -13.721    
  -------------------------------------------------------------------
                         slack                                  1.015    

Slack (MET) :             1.044ns  (required time - arrival time)
  Source:                 uCPUTOP/uPC/currentPC_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uCPUTOP/uDataMemory/memoryRAM_reg[24][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.609ns  (logic 1.558ns (18.097%)  route 7.051ns (81.903%))
  Logic Levels:           6  (LUT3=1 LUT6=4 RAMD32=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys3Clk (IN)
                         net (fo=0)                   0.000     0.000    basys3Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  basys3Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    basys3Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  basys3Clk_IBUF_BUFG_inst/O
                         net (fo=539, routed)         1.548     5.069    uCPUTOP/uPC/basys3Clk_IBUF_BUFG
    SLICE_X36Y27         FDRE                                         r  uCPUTOP/uPC/currentPC_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y27         FDRE (Prop_fdre_C_Q)         0.419     5.488 f  uCPUTOP/uPC/currentPC_reg[5]/Q
                         net (fo=55, routed)          1.359     6.848    uCPUTOP/uPC/currentPC_reg_n_1_[5]
    SLICE_X35Y20         LUT6 (Prop_lut6_I1_O)        0.297     7.145 r  uCPUTOP/uPC/registerFile_reg_r1_0_31_0_5_i_30/O
                         net (fo=3, routed)           0.820     7.964    uCPUTOP/uPC/registerFile_reg_r1_0_31_0_5_i_30_n_1
    SLICE_X35Y19         LUT6 (Prop_lut6_I0_O)        0.124     8.088 r  uCPUTOP/uPC/registerFile_reg_r1_0_31_0_5_i_11/O
                         net (fo=68, routed)          1.569     9.657    uCPUTOP/uRegisters/registerFile_reg_r1_0_31_24_29/ADDRA1
    SLICE_X38Y30         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     9.803 r  uCPUTOP/uRegisters/registerFile_reg_r1_0_31_24_29/RAMA/O
                         net (fo=11, routed)          1.266    11.069    uCPUTOP/uPC/ReadData20[24]
    SLICE_X39Y24         LUT6 (Prop_lut6_I0_O)        0.328    11.397 r  uCPUTOP/uPC/result1_carry__2_i_23/O
                         net (fo=33, routed)          0.710    12.106    uCPUTOP/uPC/memoryRAM_reg[24][6][16]
    SLICE_X46Y22         LUT6 (Prop_lut6_I2_O)        0.124    12.230 r  uCPUTOP/uPC/memoryRAM[0][0]_i_2/O
                         net (fo=12, routed)          0.842    13.072    uCPUTOP/uPC/memoryRAM_reg[24][0]
    SLICE_X49Y19         LUT3 (Prop_lut3_I1_O)        0.120    13.192 r  uCPUTOP/uPC/memoryRAM[24][0]_i_1/O
                         net (fo=1, routed)           0.486    13.678    uCPUTOP/uDataMemory/currentPC_reg[0]_53[0]
    SLICE_X51Y20         FDRE                                         r  uCPUTOP/uDataMemory/memoryRAM_reg[24][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  basys3Clk (IN)
                         net (fo=0)                   0.000    10.000    basys3Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  basys3Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    basys3Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  basys3Clk_IBUF_BUFG_inst/O
                         net (fo=539, routed)         1.441    14.782    uCPUTOP/uDataMemory/basys3Clk_IBUF_BUFG
    SLICE_X51Y20         FDRE                                         r  uCPUTOP/uDataMemory/memoryRAM_reg[24][0]/C
                         clock pessimism              0.260    15.042    
                         clock uncertainty           -0.035    15.007    
    SLICE_X51Y20         FDRE (Setup_fdre_C_D)       -0.284    14.723    uCPUTOP/uDataMemory/memoryRAM_reg[24][0]
  -------------------------------------------------------------------
                         required time                         14.723    
                         arrival time                         -13.678    
  -------------------------------------------------------------------
                         slack                                  1.044    

Slack (MET) :             1.045ns  (required time - arrival time)
  Source:                 uCPUTOP/uPC/currentPC_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uCPUTOP/uDataMemory/memoryRAM_reg[7][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.584ns  (logic 1.329ns (15.482%)  route 7.255ns (84.518%))
  Logic Levels:           6  (LUT3=1 LUT6=4 RAMD32=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys3Clk (IN)
                         net (fo=0)                   0.000     0.000    basys3Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  basys3Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    basys3Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  basys3Clk_IBUF_BUFG_inst/O
                         net (fo=539, routed)         1.548     5.069    uCPUTOP/uPC/basys3Clk_IBUF_BUFG
    SLICE_X36Y27         FDRE                                         r  uCPUTOP/uPC/currentPC_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y27         FDRE (Prop_fdre_C_Q)         0.419     5.488 f  uCPUTOP/uPC/currentPC_reg[5]/Q
                         net (fo=55, routed)          1.359     6.848    uCPUTOP/uPC/currentPC_reg_n_1_[5]
    SLICE_X35Y20         LUT6 (Prop_lut6_I1_O)        0.297     7.145 r  uCPUTOP/uPC/registerFile_reg_r1_0_31_0_5_i_30/O
                         net (fo=3, routed)           0.820     7.964    uCPUTOP/uPC/registerFile_reg_r1_0_31_0_5_i_30_n_1
    SLICE_X35Y19         LUT6 (Prop_lut6_I0_O)        0.124     8.088 r  uCPUTOP/uPC/registerFile_reg_r1_0_31_0_5_i_11/O
                         net (fo=68, routed)          1.561     9.649    uCPUTOP/uRegisters/registerFile_reg_r1_0_31_24_29/ADDRB1
    SLICE_X38Y30         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124     9.773 r  uCPUTOP/uRegisters/registerFile_reg_r1_0_31_24_29/RAMB_D1/O
                         net (fo=11, routed)          1.002    10.775    uCPUTOP/uPC/ReadData20[27]
    SLICE_X44Y30         LUT6 (Prop_lut6_I0_O)        0.124    10.899 r  uCPUTOP/uPC/result0_carry__5_i_9/O
                         net (fo=32, routed)          0.692    11.591    uCPUTOP/uPC/memoryRAM_reg[24][6][18]
    SLICE_X44Y32         LUT6 (Prop_lut6_I2_O)        0.124    11.715 r  uCPUTOP/uPC/memoryRAM[3][3]_i_1/O
                         net (fo=12, routed)          1.270    12.985    uCPUTOP/uPC/memoryRAM_reg[3][6][3]
    SLICE_X50Y26         LUT3 (Prop_lut3_I1_O)        0.117    13.102 r  uCPUTOP/uPC/memoryRAM[7][3]_i_1/O
                         net (fo=1, routed)           0.552    13.653    uCPUTOP/uDataMemory/currentPC_reg[0]_27[3]
    SLICE_X48Y27         FDRE                                         r  uCPUTOP/uDataMemory/memoryRAM_reg[7][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  basys3Clk (IN)
                         net (fo=0)                   0.000    10.000    basys3Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  basys3Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    basys3Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  basys3Clk_IBUF_BUFG_inst/O
                         net (fo=539, routed)         1.437    14.778    uCPUTOP/uDataMemory/basys3Clk_IBUF_BUFG
    SLICE_X48Y27         FDRE                                         r  uCPUTOP/uDataMemory/memoryRAM_reg[7][3]/C
                         clock pessimism              0.260    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X48Y27         FDRE (Setup_fdre_C_D)       -0.305    14.698    uCPUTOP/uDataMemory/memoryRAM_reg[7][3]
  -------------------------------------------------------------------
                         required time                         14.698    
                         arrival time                         -13.653    
  -------------------------------------------------------------------
                         slack                                  1.045    

Slack (MET) :             1.046ns  (required time - arrival time)
  Source:                 uCPUTOP/uPC/currentPC_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uCPUTOP/uDataMemory/memoryRAM_reg[24][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.593ns  (logic 1.601ns (18.632%)  route 6.992ns (81.368%))
  Logic Levels:           6  (LUT3=1 LUT6=4 RAMD32=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys3Clk (IN)
                         net (fo=0)                   0.000     0.000    basys3Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  basys3Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    basys3Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  basys3Clk_IBUF_BUFG_inst/O
                         net (fo=539, routed)         1.548     5.069    uCPUTOP/uPC/basys3Clk_IBUF_BUFG
    SLICE_X36Y27         FDRE                                         r  uCPUTOP/uPC/currentPC_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y27         FDRE (Prop_fdre_C_Q)         0.419     5.488 f  uCPUTOP/uPC/currentPC_reg[5]/Q
                         net (fo=55, routed)          1.359     6.848    uCPUTOP/uPC/currentPC_reg_n_1_[5]
    SLICE_X35Y20         LUT6 (Prop_lut6_I1_O)        0.297     7.145 r  uCPUTOP/uPC/registerFile_reg_r1_0_31_0_5_i_30/O
                         net (fo=3, routed)           0.820     7.964    uCPUTOP/uPC/registerFile_reg_r1_0_31_0_5_i_30_n_1
    SLICE_X35Y19         LUT6 (Prop_lut6_I0_O)        0.124     8.088 r  uCPUTOP/uPC/registerFile_reg_r1_0_31_0_5_i_11/O
                         net (fo=68, routed)          1.350     9.439    uCPUTOP/uRegisters/registerFile_reg_r1_0_31_6_11/ADDRC1
    SLICE_X38Y28         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     9.592 r  uCPUTOP/uRegisters/registerFile_reg_r1_0_31_6_11/RAMC/O
                         net (fo=15, routed)          1.161    10.753    uCPUTOP/uPC/ReadData20[10]
    SLICE_X38Y23         LUT6 (Prop_lut6_I0_O)        0.331    11.084 r  uCPUTOP/uPC/memoryRAM[3][2]_i_2/O
                         net (fo=3, routed)           0.898    11.982    uCPUTOP/uPC/ReadData2[10]
    SLICE_X44Y22         LUT6 (Prop_lut6_I0_O)        0.124    12.106 r  uCPUTOP/uPC/memoryRAM[0][2]_i_2/O
                         net (fo=12, routed)          0.915    13.021    uCPUTOP/uRegisters/currentPC_reg[0]_1
    SLICE_X50Y20         LUT3 (Prop_lut3_I1_O)        0.153    13.174 r  uCPUTOP/uRegisters/memoryRAM[24][2]_i_1/O
                         net (fo=1, routed)           0.488    13.662    uCPUTOP/uDataMemory/currentPC_reg[0]_53[2]
    SLICE_X51Y20         FDRE                                         r  uCPUTOP/uDataMemory/memoryRAM_reg[24][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  basys3Clk (IN)
                         net (fo=0)                   0.000    10.000    basys3Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  basys3Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    basys3Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  basys3Clk_IBUF_BUFG_inst/O
                         net (fo=539, routed)         1.441    14.782    uCPUTOP/uDataMemory/basys3Clk_IBUF_BUFG
    SLICE_X51Y20         FDRE                                         r  uCPUTOP/uDataMemory/memoryRAM_reg[24][2]/C
                         clock pessimism              0.260    15.042    
                         clock uncertainty           -0.035    15.007    
    SLICE_X51Y20         FDRE (Setup_fdre_C_D)       -0.299    14.708    uCPUTOP/uDataMemory/memoryRAM_reg[24][2]
  -------------------------------------------------------------------
                         required time                         14.708    
                         arrival time                         -13.662    
  -------------------------------------------------------------------
                         slack                                  1.046    

Slack (MET) :             1.051ns  (required time - arrival time)
  Source:                 uCPUTOP/uPC/currentPC_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uCPUTOP/uDataMemory/memoryRAM_reg[16][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.603ns  (logic 1.556ns (18.087%)  route 7.047ns (81.913%))
  Logic Levels:           6  (LUT3=1 LUT6=4 RAMD32=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys3Clk (IN)
                         net (fo=0)                   0.000     0.000    basys3Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  basys3Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    basys3Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  basys3Clk_IBUF_BUFG_inst/O
                         net (fo=539, routed)         1.548     5.069    uCPUTOP/uPC/basys3Clk_IBUF_BUFG
    SLICE_X36Y27         FDRE                                         r  uCPUTOP/uPC/currentPC_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y27         FDRE (Prop_fdre_C_Q)         0.419     5.488 f  uCPUTOP/uPC/currentPC_reg[5]/Q
                         net (fo=55, routed)          1.359     6.848    uCPUTOP/uPC/currentPC_reg_n_1_[5]
    SLICE_X35Y20         LUT6 (Prop_lut6_I1_O)        0.297     7.145 r  uCPUTOP/uPC/registerFile_reg_r1_0_31_0_5_i_30/O
                         net (fo=3, routed)           0.820     7.964    uCPUTOP/uPC/registerFile_reg_r1_0_31_0_5_i_30_n_1
    SLICE_X35Y19         LUT6 (Prop_lut6_I0_O)        0.124     8.088 r  uCPUTOP/uPC/registerFile_reg_r1_0_31_0_5_i_11/O
                         net (fo=68, routed)          1.569     9.657    uCPUTOP/uRegisters/registerFile_reg_r1_0_31_24_29/ADDRA1
    SLICE_X38Y30         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     9.803 r  uCPUTOP/uRegisters/registerFile_reg_r1_0_31_24_29/RAMA/O
                         net (fo=11, routed)          1.266    11.069    uCPUTOP/uPC/ReadData20[24]
    SLICE_X39Y24         LUT6 (Prop_lut6_I0_O)        0.328    11.397 r  uCPUTOP/uPC/result1_carry__2_i_23/O
                         net (fo=33, routed)          0.710    12.106    uCPUTOP/uPC/memoryRAM_reg[24][6][16]
    SLICE_X46Y22         LUT6 (Prop_lut6_I2_O)        0.124    12.230 r  uCPUTOP/uPC/memoryRAM[0][0]_i_2/O
                         net (fo=12, routed)          0.838    13.069    uCPUTOP/uPC/memoryRAM_reg[24][0]
    SLICE_X48Y20         LUT3 (Prop_lut3_I1_O)        0.118    13.187 r  uCPUTOP/uPC/memoryRAM[16][0]_i_1/O
                         net (fo=1, routed)           0.485    13.672    uCPUTOP/uDataMemory/currentPC_reg[0]_43[0]
    SLICE_X48Y19         FDRE                                         r  uCPUTOP/uDataMemory/memoryRAM_reg[16][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  basys3Clk (IN)
                         net (fo=0)                   0.000    10.000    basys3Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  basys3Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    basys3Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  basys3Clk_IBUF_BUFG_inst/O
                         net (fo=539, routed)         1.440    14.781    uCPUTOP/uDataMemory/basys3Clk_IBUF_BUFG
    SLICE_X48Y19         FDRE                                         r  uCPUTOP/uDataMemory/memoryRAM_reg[16][0]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X48Y19         FDRE (Setup_fdre_C_D)       -0.283    14.723    uCPUTOP/uDataMemory/memoryRAM_reg[16][0]
  -------------------------------------------------------------------
                         required time                         14.723    
                         arrival time                         -13.672    
  -------------------------------------------------------------------
                         slack                                  1.051    

Slack (MET) :             1.055ns  (required time - arrival time)
  Source:                 uCPUTOP/uPC/currentPC_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uCPUTOP/uDataMemory/memoryRAM_reg[27][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.598ns  (logic 1.365ns (15.876%)  route 7.233ns (84.124%))
  Logic Levels:           6  (LUT3=1 LUT6=4 RAMD32=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys3Clk (IN)
                         net (fo=0)                   0.000     0.000    basys3Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  basys3Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    basys3Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  basys3Clk_IBUF_BUFG_inst/O
                         net (fo=539, routed)         1.548     5.069    uCPUTOP/uPC/basys3Clk_IBUF_BUFG
    SLICE_X36Y27         FDRE                                         r  uCPUTOP/uPC/currentPC_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y27         FDRE (Prop_fdre_C_Q)         0.419     5.488 f  uCPUTOP/uPC/currentPC_reg[5]/Q
                         net (fo=55, routed)          1.359     6.848    uCPUTOP/uPC/currentPC_reg_n_1_[5]
    SLICE_X35Y20         LUT6 (Prop_lut6_I1_O)        0.297     7.145 r  uCPUTOP/uPC/registerFile_reg_r1_0_31_0_5_i_30/O
                         net (fo=3, routed)           0.820     7.964    uCPUTOP/uPC/registerFile_reg_r1_0_31_0_5_i_30_n_1
    SLICE_X35Y19         LUT6 (Prop_lut6_I0_O)        0.124     8.088 r  uCPUTOP/uPC/registerFile_reg_r1_0_31_0_5_i_11/O
                         net (fo=68, routed)          1.569     9.657    uCPUTOP/uRegisters/registerFile_reg_r1_0_31_24_29/ADDRA1
    SLICE_X38Y30         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124     9.781 r  uCPUTOP/uRegisters/registerFile_reg_r1_0_31_24_29/RAMA_D1/O
                         net (fo=11, routed)          1.065    10.846    uCPUTOP/uPC/ReadData20[25]
    SLICE_X42Y24         LUT6 (Prop_lut6_I0_O)        0.124    10.970 r  uCPUTOP/uPC/result0_carry__5_i_10/O
                         net (fo=32, routed)          1.026    11.996    uCPUTOP/uPC/memoryRAM_reg[24][6][17]
    SLICE_X42Y20         LUT6 (Prop_lut6_I2_O)        0.124    12.120 r  uCPUTOP/uPC/memoryRAM[3][1]_i_1/O
                         net (fo=12, routed)          0.870    12.989    uCPUTOP/uPC/memoryRAM_reg[3][6][1]
    SLICE_X51Y20         LUT3 (Prop_lut3_I1_O)        0.153    13.142 r  uCPUTOP/uPC/memoryRAM[27][1]_i_1/O
                         net (fo=1, routed)           0.525    13.667    uCPUTOP/uDataMemory/currentPC_reg[0]_57[1]
    SLICE_X51Y21         FDRE                                         r  uCPUTOP/uDataMemory/memoryRAM_reg[27][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  basys3Clk (IN)
                         net (fo=0)                   0.000    10.000    basys3Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  basys3Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    basys3Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  basys3Clk_IBUF_BUFG_inst/O
                         net (fo=539, routed)         1.440    14.781    uCPUTOP/uDataMemory/basys3Clk_IBUF_BUFG
    SLICE_X51Y21         FDRE                                         r  uCPUTOP/uDataMemory/memoryRAM_reg[27][1]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X51Y21         FDRE (Setup_fdre_C_D)       -0.284    14.722    uCPUTOP/uDataMemory/memoryRAM_reg[27][1]
  -------------------------------------------------------------------
                         required time                         14.722    
                         arrival time                         -13.667    
  -------------------------------------------------------------------
                         slack                                  1.055    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 usmg/uclkDiv/div_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usmg/uclkDiv/div_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys3Clk (IN)
                         net (fo=0)                   0.000     0.000    basys3Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  basys3Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    basys3Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  basys3Clk_IBUF_BUFG_inst/O
                         net (fo=539, routed)         0.584     1.467    usmg/uclkDiv/basys3Clk
    SLICE_X59Y28         FDRE                                         r  usmg/uclkDiv/div_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y28         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  usmg/uclkDiv/div_clk_reg/Q
                         net (fo=3, routed)           0.168     1.776    usmg/uclkDiv/CLK
    SLICE_X59Y28         LUT2 (Prop_lut2_I1_O)        0.045     1.821 r  usmg/uclkDiv/div_clk_i_1/O
                         net (fo=1, routed)           0.000     1.821    usmg/uclkDiv/div_clk_i_1_n_1
    SLICE_X59Y28         FDRE                                         r  usmg/uclkDiv/div_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys3Clk (IN)
                         net (fo=0)                   0.000     0.000    basys3Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  basys3Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    basys3Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  basys3Clk_IBUF_BUFG_inst/O
                         net (fo=539, routed)         0.852     1.979    usmg/uclkDiv/basys3Clk
    SLICE_X59Y28         FDRE                                         r  usmg/uclkDiv/div_clk_reg/C
                         clock pessimism             -0.512     1.467    
    SLICE_X59Y28         FDRE (Hold_fdre_C_D)         0.091     1.558    usmg/uclkDiv/div_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 usmg/uclkDiv/div_counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usmg/uclkDiv/div_counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.465%)  route 0.133ns (34.535%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys3Clk (IN)
                         net (fo=0)                   0.000     0.000    basys3Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  basys3Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    basys3Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  basys3Clk_IBUF_BUFG_inst/O
                         net (fo=539, routed)         0.584     1.467    usmg/uclkDiv/basys3Clk
    SLICE_X58Y28         FDRE                                         r  usmg/uclkDiv/div_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y28         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  usmg/uclkDiv/div_counter_reg[14]/Q
                         net (fo=2, routed)           0.133     1.741    usmg/uclkDiv/div_counter_reg[14]
    SLICE_X58Y28         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.852 r  usmg/uclkDiv/div_counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.852    usmg/uclkDiv/div_counter_reg[12]_i_1_n_6
    SLICE_X58Y28         FDRE                                         r  usmg/uclkDiv/div_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys3Clk (IN)
                         net (fo=0)                   0.000     0.000    basys3Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  basys3Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    basys3Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  basys3Clk_IBUF_BUFG_inst/O
                         net (fo=539, routed)         0.852     1.979    usmg/uclkDiv/basys3Clk
    SLICE_X58Y28         FDRE                                         r  usmg/uclkDiv/div_counter_reg[14]/C
                         clock pessimism             -0.512     1.467    
    SLICE_X58Y28         FDRE (Hold_fdre_C_D)         0.105     1.572    usmg/uclkDiv/div_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 usmg/uclkDiv/div_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usmg/uclkDiv/div_counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.465%)  route 0.133ns (34.535%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys3Clk (IN)
                         net (fo=0)                   0.000     0.000    basys3Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  basys3Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    basys3Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  basys3Clk_IBUF_BUFG_inst/O
                         net (fo=539, routed)         0.582     1.465    usmg/uclkDiv/basys3Clk
    SLICE_X58Y26         FDRE                                         r  usmg/uclkDiv/div_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y26         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  usmg/uclkDiv/div_counter_reg[6]/Q
                         net (fo=2, routed)           0.133     1.739    usmg/uclkDiv/div_counter_reg[6]
    SLICE_X58Y26         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.850 r  usmg/uclkDiv/div_counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.850    usmg/uclkDiv/div_counter_reg[4]_i_1_n_6
    SLICE_X58Y26         FDRE                                         r  usmg/uclkDiv/div_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys3Clk (IN)
                         net (fo=0)                   0.000     0.000    basys3Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  basys3Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    basys3Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  basys3Clk_IBUF_BUFG_inst/O
                         net (fo=539, routed)         0.849     1.976    usmg/uclkDiv/basys3Clk
    SLICE_X58Y26         FDRE                                         r  usmg/uclkDiv/div_counter_reg[6]/C
                         clock pessimism             -0.511     1.465    
    SLICE_X58Y26         FDRE (Hold_fdre_C_D)         0.105     1.570    usmg/uclkDiv/div_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 usmg/uclkDiv/div_counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usmg/uclkDiv/div_counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys3Clk (IN)
                         net (fo=0)                   0.000     0.000    basys3Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  basys3Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    basys3Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  basys3Clk_IBUF_BUFG_inst/O
                         net (fo=539, routed)         0.584     1.467    usmg/uclkDiv/basys3Clk
    SLICE_X58Y27         FDRE                                         r  usmg/uclkDiv/div_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y27         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  usmg/uclkDiv/div_counter_reg[10]/Q
                         net (fo=2, routed)           0.134     1.742    usmg/uclkDiv/div_counter_reg[10]
    SLICE_X58Y27         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.853 r  usmg/uclkDiv/div_counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.853    usmg/uclkDiv/div_counter_reg[8]_i_1_n_6
    SLICE_X58Y27         FDRE                                         r  usmg/uclkDiv/div_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys3Clk (IN)
                         net (fo=0)                   0.000     0.000    basys3Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  basys3Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    basys3Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  basys3Clk_IBUF_BUFG_inst/O
                         net (fo=539, routed)         0.851     1.978    usmg/uclkDiv/basys3Clk
    SLICE_X58Y27         FDRE                                         r  usmg/uclkDiv/div_counter_reg[10]/C
                         clock pessimism             -0.511     1.467    
    SLICE_X58Y27         FDRE (Hold_fdre_C_D)         0.105     1.572    usmg/uclkDiv/div_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 usmg/uclkDiv/div_counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usmg/uclkDiv/div_counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys3Clk (IN)
                         net (fo=0)                   0.000     0.000    basys3Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  basys3Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    basys3Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  basys3Clk_IBUF_BUFG_inst/O
                         net (fo=539, routed)         0.585     1.468    usmg/uclkDiv/basys3Clk
    SLICE_X58Y29         FDRE                                         r  usmg/uclkDiv/div_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y29         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  usmg/uclkDiv/div_counter_reg[18]/Q
                         net (fo=2, routed)           0.134     1.743    usmg/uclkDiv/div_counter_reg[18]
    SLICE_X58Y29         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.854 r  usmg/uclkDiv/div_counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.854    usmg/uclkDiv/div_counter_reg[16]_i_1_n_6
    SLICE_X58Y29         FDRE                                         r  usmg/uclkDiv/div_counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys3Clk (IN)
                         net (fo=0)                   0.000     0.000    basys3Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  basys3Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    basys3Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  basys3Clk_IBUF_BUFG_inst/O
                         net (fo=539, routed)         0.853     1.980    usmg/uclkDiv/basys3Clk
    SLICE_X58Y29         FDRE                                         r  usmg/uclkDiv/div_counter_reg[18]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X58Y29         FDRE (Hold_fdre_C_D)         0.105     1.573    usmg/uclkDiv/div_counter_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 usmg/uclkDiv/div_counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usmg/uclkDiv/div_counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys3Clk (IN)
                         net (fo=0)                   0.000     0.000    basys3Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  basys3Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    basys3Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  basys3Clk_IBUF_BUFG_inst/O
                         net (fo=539, routed)         0.586     1.469    usmg/uclkDiv/basys3Clk
    SLICE_X58Y30         FDRE                                         r  usmg/uclkDiv/div_counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y30         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  usmg/uclkDiv/div_counter_reg[22]/Q
                         net (fo=2, routed)           0.134     1.744    usmg/uclkDiv/div_counter_reg[22]
    SLICE_X58Y30         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.855 r  usmg/uclkDiv/div_counter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.855    usmg/uclkDiv/div_counter_reg[20]_i_1_n_6
    SLICE_X58Y30         FDRE                                         r  usmg/uclkDiv/div_counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys3Clk (IN)
                         net (fo=0)                   0.000     0.000    basys3Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  basys3Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    basys3Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  basys3Clk_IBUF_BUFG_inst/O
                         net (fo=539, routed)         0.854     1.981    usmg/uclkDiv/basys3Clk
    SLICE_X58Y30         FDRE                                         r  usmg/uclkDiv/div_counter_reg[22]/C
                         clock pessimism             -0.512     1.469    
    SLICE_X58Y30         FDRE (Hold_fdre_C_D)         0.105     1.574    usmg/uclkDiv/div_counter_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 usmg/uclkDiv/div_counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usmg/uclkDiv/div_counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.285ns (68.192%)  route 0.133ns (31.808%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys3Clk (IN)
                         net (fo=0)                   0.000     0.000    basys3Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  basys3Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    basys3Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  basys3Clk_IBUF_BUFG_inst/O
                         net (fo=539, routed)         0.584     1.467    usmg/uclkDiv/basys3Clk
    SLICE_X58Y28         FDRE                                         r  usmg/uclkDiv/div_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y28         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  usmg/uclkDiv/div_counter_reg[14]/Q
                         net (fo=2, routed)           0.133     1.741    usmg/uclkDiv/div_counter_reg[14]
    SLICE_X58Y28         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.885 r  usmg/uclkDiv/div_counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.885    usmg/uclkDiv/div_counter_reg[12]_i_1_n_5
    SLICE_X58Y28         FDRE                                         r  usmg/uclkDiv/div_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys3Clk (IN)
                         net (fo=0)                   0.000     0.000    basys3Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  basys3Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    basys3Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  basys3Clk_IBUF_BUFG_inst/O
                         net (fo=539, routed)         0.852     1.979    usmg/uclkDiv/basys3Clk
    SLICE_X58Y28         FDRE                                         r  usmg/uclkDiv/div_counter_reg[15]/C
                         clock pessimism             -0.512     1.467    
    SLICE_X58Y28         FDRE (Hold_fdre_C_D)         0.105     1.572    usmg/uclkDiv/div_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 usmg/uclkDiv/div_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usmg/uclkDiv/div_counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.285ns (68.192%)  route 0.133ns (31.808%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys3Clk (IN)
                         net (fo=0)                   0.000     0.000    basys3Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  basys3Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    basys3Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  basys3Clk_IBUF_BUFG_inst/O
                         net (fo=539, routed)         0.582     1.465    usmg/uclkDiv/basys3Clk
    SLICE_X58Y26         FDRE                                         r  usmg/uclkDiv/div_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y26         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  usmg/uclkDiv/div_counter_reg[6]/Q
                         net (fo=2, routed)           0.133     1.739    usmg/uclkDiv/div_counter_reg[6]
    SLICE_X58Y26         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.883 r  usmg/uclkDiv/div_counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.883    usmg/uclkDiv/div_counter_reg[4]_i_1_n_5
    SLICE_X58Y26         FDRE                                         r  usmg/uclkDiv/div_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys3Clk (IN)
                         net (fo=0)                   0.000     0.000    basys3Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  basys3Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    basys3Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  basys3Clk_IBUF_BUFG_inst/O
                         net (fo=539, routed)         0.849     1.976    usmg/uclkDiv/basys3Clk
    SLICE_X58Y26         FDRE                                         r  usmg/uclkDiv/div_counter_reg[7]/C
                         clock pessimism             -0.511     1.465    
    SLICE_X58Y26         FDRE (Hold_fdre_C_D)         0.105     1.570    usmg/uclkDiv/div_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 usmg/uclkDiv/div_counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usmg/uclkDiv/div_counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.285ns (68.085%)  route 0.134ns (31.915%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys3Clk (IN)
                         net (fo=0)                   0.000     0.000    basys3Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  basys3Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    basys3Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  basys3Clk_IBUF_BUFG_inst/O
                         net (fo=539, routed)         0.584     1.467    usmg/uclkDiv/basys3Clk
    SLICE_X58Y27         FDRE                                         r  usmg/uclkDiv/div_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y27         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  usmg/uclkDiv/div_counter_reg[10]/Q
                         net (fo=2, routed)           0.134     1.742    usmg/uclkDiv/div_counter_reg[10]
    SLICE_X58Y27         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.886 r  usmg/uclkDiv/div_counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.886    usmg/uclkDiv/div_counter_reg[8]_i_1_n_5
    SLICE_X58Y27         FDRE                                         r  usmg/uclkDiv/div_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys3Clk (IN)
                         net (fo=0)                   0.000     0.000    basys3Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  basys3Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    basys3Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  basys3Clk_IBUF_BUFG_inst/O
                         net (fo=539, routed)         0.851     1.978    usmg/uclkDiv/basys3Clk
    SLICE_X58Y27         FDRE                                         r  usmg/uclkDiv/div_counter_reg[11]/C
                         clock pessimism             -0.511     1.467    
    SLICE_X58Y27         FDRE (Hold_fdre_C_D)         0.105     1.572    usmg/uclkDiv/div_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 usmg/uclkDiv/div_counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usmg/uclkDiv/div_counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.285ns (68.085%)  route 0.134ns (31.915%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys3Clk (IN)
                         net (fo=0)                   0.000     0.000    basys3Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  basys3Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    basys3Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  basys3Clk_IBUF_BUFG_inst/O
                         net (fo=539, routed)         0.585     1.468    usmg/uclkDiv/basys3Clk
    SLICE_X58Y29         FDRE                                         r  usmg/uclkDiv/div_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y29         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  usmg/uclkDiv/div_counter_reg[18]/Q
                         net (fo=2, routed)           0.134     1.743    usmg/uclkDiv/div_counter_reg[18]
    SLICE_X58Y29         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.887 r  usmg/uclkDiv/div_counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.887    usmg/uclkDiv/div_counter_reg[16]_i_1_n_5
    SLICE_X58Y29         FDRE                                         r  usmg/uclkDiv/div_counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys3Clk (IN)
                         net (fo=0)                   0.000     0.000    basys3Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  basys3Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    basys3Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  basys3Clk_IBUF_BUFG_inst/O
                         net (fo=539, routed)         0.853     1.980    usmg/uclkDiv/basys3Clk
    SLICE_X58Y29         FDRE                                         r  usmg/uclkDiv/div_counter_reg[19]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X58Y29         FDRE (Hold_fdre_C_D)         0.105     1.573    usmg/uclkDiv/div_counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.314    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { basys3Clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  basys3Clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X50Y25   uCPUTOP/uDataMemory/memoryRAM_reg[23][4]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X47Y24   uCPUTOP/uDataMemory/memoryRAM_reg[23][5]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X44Y26   uCPUTOP/uDataMemory/memoryRAM_reg[23][6]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X50Y25   uCPUTOP/uDataMemory/memoryRAM_reg[23][7]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X51Y20   uCPUTOP/uDataMemory/memoryRAM_reg[24][0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X51Y20   uCPUTOP/uDataMemory/memoryRAM_reg[24][1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X51Y20   uCPUTOP/uDataMemory/memoryRAM_reg[24][2]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X49Y28   uCPUTOP/uDataMemory/memoryRAM_reg[24][3]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X52Y27   uCPUTOP/uDataMemory/memoryRAM_reg[24][4]/C
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y28   uCPUTOP/uRegisters/registerFile_reg_r1_0_31_6_11/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y28   uCPUTOP/uRegisters/registerFile_reg_r1_0_31_6_11/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y28   uCPUTOP/uRegisters/registerFile_reg_r1_0_31_6_11/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y28   uCPUTOP/uRegisters/registerFile_reg_r1_0_31_6_11/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y28   uCPUTOP/uRegisters/registerFile_reg_r1_0_31_6_11/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y28   uCPUTOP/uRegisters/registerFile_reg_r1_0_31_6_11/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y28   uCPUTOP/uRegisters/registerFile_reg_r1_0_31_6_11/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y28   uCPUTOP/uRegisters/registerFile_reg_r1_0_31_6_11/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y26   uCPUTOP/uRegisters/registerFile_reg_r2_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y26   uCPUTOP/uRegisters/registerFile_reg_r2_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y32   uCPUTOP/uRegisters/registerFile_reg_r1_0_31_30_31/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y32   uCPUTOP/uRegisters/registerFile_reg_r1_0_31_30_31/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y32   uCPUTOP/uRegisters/registerFile_reg_r1_0_31_30_31/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y32   uCPUTOP/uRegisters/registerFile_reg_r1_0_31_30_31/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y32   uCPUTOP/uRegisters/registerFile_reg_r1_0_31_30_31/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y28   uCPUTOP/uRegisters/registerFile_reg_r2_0_31_6_11/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y28   uCPUTOP/uRegisters/registerFile_reg_r2_0_31_6_11/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y28   uCPUTOP/uRegisters/registerFile_reg_r2_0_31_6_11/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y28   uCPUTOP/uRegisters/registerFile_reg_r2_0_31_6_11/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y28   uCPUTOP/uRegisters/registerFile_reg_r2_0_31_6_11/RAMD/CLK



