// Seed: 4253928755
`timescale 1ps / 1ps
module module_0 (
    input id_0,
    input id_1,
    input logic id_2,
    input id_3,
    input id_4,
    input id_5,
    input logic id_6,
    input id_7,
    input id_8,
    output wire id_9
);
  assign id_9[1] = id_2;
  assign id_9 = id_5;
endmodule
