// Seed: 290377269
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input id_8;
  inout id_7;
  inout id_6;
  inout id_5;
  inout id_4;
  output id_3;
  output id_2;
  input id_1;
  always @(posedge id_8#(.id_5(1)
  ) or posedge 1)
  begin
    id_6 <= id_7;
    id_5 = id_7;
  end
  assign id_4[1'b0] = id_6 < "";
  logic id_8;
endmodule
