set tool_name "ModelSim-Altera (Verilog)"
set corner_file_list {
	{{"Slow Model"} {parteIII.vo parteIII_v.sdo}}
	{{"Fast Model"} {parteIII_fast.vo parteIII_v_fast.sdo}}
}
