
ELEC3300_Project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000e5ec  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000358  0800e780  0800e780  0001e780  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800ead8  0800ead8  000200cc  2**0
                  CONTENTS
  4 .ARM          00000008  0800ead8  0800ead8  0001ead8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800eae0  0800eae0  000200cc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800eae0  0800eae0  0001eae0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800eae4  0800eae4  0001eae4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000cc  20000000  0800eae8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000200cc  2**0
                  CONTENTS
 10 .bss          00002f84  200000cc  200000cc  000200cc  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20003050  20003050  000200cc  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000200cc  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001cc94  00000000  00000000  000200fc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00004aa3  00000000  00000000  0003cd90  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000015f0  00000000  00000000  00041838  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00001420  00000000  00000000  00042e28  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00026926  00000000  00000000  00044248  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001df0d  00000000  00000000  0006ab6e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d044f  00000000  00000000  00088a7b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  00158eca  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00006818  00000000  00000000  00158f1c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200000cc 	.word	0x200000cc
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800e764 	.word	0x0800e764

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200000d0 	.word	0x200000d0
 80001cc:	0800e764 	.word	0x0800e764

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_drsub>:
 8000270:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000274:	e002      	b.n	800027c <__adddf3>
 8000276:	bf00      	nop

08000278 <__aeabi_dsub>:
 8000278:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800027c <__adddf3>:
 800027c:	b530      	push	{r4, r5, lr}
 800027e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000282:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000286:	ea94 0f05 	teq	r4, r5
 800028a:	bf08      	it	eq
 800028c:	ea90 0f02 	teqeq	r0, r2
 8000290:	bf1f      	itttt	ne
 8000292:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000296:	ea55 0c02 	orrsne.w	ip, r5, r2
 800029a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800029e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002a2:	f000 80e2 	beq.w	800046a <__adddf3+0x1ee>
 80002a6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002aa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ae:	bfb8      	it	lt
 80002b0:	426d      	neglt	r5, r5
 80002b2:	dd0c      	ble.n	80002ce <__adddf3+0x52>
 80002b4:	442c      	add	r4, r5
 80002b6:	ea80 0202 	eor.w	r2, r0, r2
 80002ba:	ea81 0303 	eor.w	r3, r1, r3
 80002be:	ea82 0000 	eor.w	r0, r2, r0
 80002c2:	ea83 0101 	eor.w	r1, r3, r1
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	2d36      	cmp	r5, #54	; 0x36
 80002d0:	bf88      	it	hi
 80002d2:	bd30      	pophi	{r4, r5, pc}
 80002d4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002d8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002dc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002e0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002e4:	d002      	beq.n	80002ec <__adddf3+0x70>
 80002e6:	4240      	negs	r0, r0
 80002e8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002ec:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80002f0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002f4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002f8:	d002      	beq.n	8000300 <__adddf3+0x84>
 80002fa:	4252      	negs	r2, r2
 80002fc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000300:	ea94 0f05 	teq	r4, r5
 8000304:	f000 80a7 	beq.w	8000456 <__adddf3+0x1da>
 8000308:	f1a4 0401 	sub.w	r4, r4, #1
 800030c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000310:	db0d      	blt.n	800032e <__adddf3+0xb2>
 8000312:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000316:	fa22 f205 	lsr.w	r2, r2, r5
 800031a:	1880      	adds	r0, r0, r2
 800031c:	f141 0100 	adc.w	r1, r1, #0
 8000320:	fa03 f20e 	lsl.w	r2, r3, lr
 8000324:	1880      	adds	r0, r0, r2
 8000326:	fa43 f305 	asr.w	r3, r3, r5
 800032a:	4159      	adcs	r1, r3
 800032c:	e00e      	b.n	800034c <__adddf3+0xd0>
 800032e:	f1a5 0520 	sub.w	r5, r5, #32
 8000332:	f10e 0e20 	add.w	lr, lr, #32
 8000336:	2a01      	cmp	r2, #1
 8000338:	fa03 fc0e 	lsl.w	ip, r3, lr
 800033c:	bf28      	it	cs
 800033e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000342:	fa43 f305 	asr.w	r3, r3, r5
 8000346:	18c0      	adds	r0, r0, r3
 8000348:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800034c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000350:	d507      	bpl.n	8000362 <__adddf3+0xe6>
 8000352:	f04f 0e00 	mov.w	lr, #0
 8000356:	f1dc 0c00 	rsbs	ip, ip, #0
 800035a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800035e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000362:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000366:	d31b      	bcc.n	80003a0 <__adddf3+0x124>
 8000368:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800036c:	d30c      	bcc.n	8000388 <__adddf3+0x10c>
 800036e:	0849      	lsrs	r1, r1, #1
 8000370:	ea5f 0030 	movs.w	r0, r0, rrx
 8000374:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000378:	f104 0401 	add.w	r4, r4, #1
 800037c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000380:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000384:	f080 809a 	bcs.w	80004bc <__adddf3+0x240>
 8000388:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800038c:	bf08      	it	eq
 800038e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000392:	f150 0000 	adcs.w	r0, r0, #0
 8000396:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800039a:	ea41 0105 	orr.w	r1, r1, r5
 800039e:	bd30      	pop	{r4, r5, pc}
 80003a0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003a4:	4140      	adcs	r0, r0
 80003a6:	eb41 0101 	adc.w	r1, r1, r1
 80003aa:	3c01      	subs	r4, #1
 80003ac:	bf28      	it	cs
 80003ae:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003b2:	d2e9      	bcs.n	8000388 <__adddf3+0x10c>
 80003b4:	f091 0f00 	teq	r1, #0
 80003b8:	bf04      	itt	eq
 80003ba:	4601      	moveq	r1, r0
 80003bc:	2000      	moveq	r0, #0
 80003be:	fab1 f381 	clz	r3, r1
 80003c2:	bf08      	it	eq
 80003c4:	3320      	addeq	r3, #32
 80003c6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ca:	f1b3 0220 	subs.w	r2, r3, #32
 80003ce:	da0c      	bge.n	80003ea <__adddf3+0x16e>
 80003d0:	320c      	adds	r2, #12
 80003d2:	dd08      	ble.n	80003e6 <__adddf3+0x16a>
 80003d4:	f102 0c14 	add.w	ip, r2, #20
 80003d8:	f1c2 020c 	rsb	r2, r2, #12
 80003dc:	fa01 f00c 	lsl.w	r0, r1, ip
 80003e0:	fa21 f102 	lsr.w	r1, r1, r2
 80003e4:	e00c      	b.n	8000400 <__adddf3+0x184>
 80003e6:	f102 0214 	add.w	r2, r2, #20
 80003ea:	bfd8      	it	le
 80003ec:	f1c2 0c20 	rsble	ip, r2, #32
 80003f0:	fa01 f102 	lsl.w	r1, r1, r2
 80003f4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003f8:	bfdc      	itt	le
 80003fa:	ea41 010c 	orrle.w	r1, r1, ip
 80003fe:	4090      	lslle	r0, r2
 8000400:	1ae4      	subs	r4, r4, r3
 8000402:	bfa2      	ittt	ge
 8000404:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000408:	4329      	orrge	r1, r5
 800040a:	bd30      	popge	{r4, r5, pc}
 800040c:	ea6f 0404 	mvn.w	r4, r4
 8000410:	3c1f      	subs	r4, #31
 8000412:	da1c      	bge.n	800044e <__adddf3+0x1d2>
 8000414:	340c      	adds	r4, #12
 8000416:	dc0e      	bgt.n	8000436 <__adddf3+0x1ba>
 8000418:	f104 0414 	add.w	r4, r4, #20
 800041c:	f1c4 0220 	rsb	r2, r4, #32
 8000420:	fa20 f004 	lsr.w	r0, r0, r4
 8000424:	fa01 f302 	lsl.w	r3, r1, r2
 8000428:	ea40 0003 	orr.w	r0, r0, r3
 800042c:	fa21 f304 	lsr.w	r3, r1, r4
 8000430:	ea45 0103 	orr.w	r1, r5, r3
 8000434:	bd30      	pop	{r4, r5, pc}
 8000436:	f1c4 040c 	rsb	r4, r4, #12
 800043a:	f1c4 0220 	rsb	r2, r4, #32
 800043e:	fa20 f002 	lsr.w	r0, r0, r2
 8000442:	fa01 f304 	lsl.w	r3, r1, r4
 8000446:	ea40 0003 	orr.w	r0, r0, r3
 800044a:	4629      	mov	r1, r5
 800044c:	bd30      	pop	{r4, r5, pc}
 800044e:	fa21 f004 	lsr.w	r0, r1, r4
 8000452:	4629      	mov	r1, r5
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f094 0f00 	teq	r4, #0
 800045a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800045e:	bf06      	itte	eq
 8000460:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000464:	3401      	addeq	r4, #1
 8000466:	3d01      	subne	r5, #1
 8000468:	e74e      	b.n	8000308 <__adddf3+0x8c>
 800046a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800046e:	bf18      	it	ne
 8000470:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000474:	d029      	beq.n	80004ca <__adddf3+0x24e>
 8000476:	ea94 0f05 	teq	r4, r5
 800047a:	bf08      	it	eq
 800047c:	ea90 0f02 	teqeq	r0, r2
 8000480:	d005      	beq.n	800048e <__adddf3+0x212>
 8000482:	ea54 0c00 	orrs.w	ip, r4, r0
 8000486:	bf04      	itt	eq
 8000488:	4619      	moveq	r1, r3
 800048a:	4610      	moveq	r0, r2
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	ea91 0f03 	teq	r1, r3
 8000492:	bf1e      	ittt	ne
 8000494:	2100      	movne	r1, #0
 8000496:	2000      	movne	r0, #0
 8000498:	bd30      	popne	{r4, r5, pc}
 800049a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800049e:	d105      	bne.n	80004ac <__adddf3+0x230>
 80004a0:	0040      	lsls	r0, r0, #1
 80004a2:	4149      	adcs	r1, r1
 80004a4:	bf28      	it	cs
 80004a6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004aa:	bd30      	pop	{r4, r5, pc}
 80004ac:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004b0:	bf3c      	itt	cc
 80004b2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004b6:	bd30      	popcc	{r4, r5, pc}
 80004b8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004bc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004c0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004c4:	f04f 0000 	mov.w	r0, #0
 80004c8:	bd30      	pop	{r4, r5, pc}
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf1a      	itte	ne
 80004d0:	4619      	movne	r1, r3
 80004d2:	4610      	movne	r0, r2
 80004d4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004d8:	bf1c      	itt	ne
 80004da:	460b      	movne	r3, r1
 80004dc:	4602      	movne	r2, r0
 80004de:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004e2:	bf06      	itte	eq
 80004e4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004e8:	ea91 0f03 	teqeq	r1, r3
 80004ec:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80004f0:	bd30      	pop	{r4, r5, pc}
 80004f2:	bf00      	nop

080004f4 <__aeabi_ui2d>:
 80004f4:	f090 0f00 	teq	r0, #0
 80004f8:	bf04      	itt	eq
 80004fa:	2100      	moveq	r1, #0
 80004fc:	4770      	bxeq	lr
 80004fe:	b530      	push	{r4, r5, lr}
 8000500:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000504:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000508:	f04f 0500 	mov.w	r5, #0
 800050c:	f04f 0100 	mov.w	r1, #0
 8000510:	e750      	b.n	80003b4 <__adddf3+0x138>
 8000512:	bf00      	nop

08000514 <__aeabi_i2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800052c:	bf48      	it	mi
 800052e:	4240      	negmi	r0, r0
 8000530:	f04f 0100 	mov.w	r1, #0
 8000534:	e73e      	b.n	80003b4 <__adddf3+0x138>
 8000536:	bf00      	nop

08000538 <__aeabi_f2d>:
 8000538:	0042      	lsls	r2, r0, #1
 800053a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800053e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000542:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000546:	bf1f      	itttt	ne
 8000548:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800054c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000550:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000554:	4770      	bxne	lr
 8000556:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800055a:	bf08      	it	eq
 800055c:	4770      	bxeq	lr
 800055e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000562:	bf04      	itt	eq
 8000564:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000568:	4770      	bxeq	lr
 800056a:	b530      	push	{r4, r5, lr}
 800056c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000570:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000574:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000578:	e71c      	b.n	80003b4 <__adddf3+0x138>
 800057a:	bf00      	nop

0800057c <__aeabi_ul2d>:
 800057c:	ea50 0201 	orrs.w	r2, r0, r1
 8000580:	bf08      	it	eq
 8000582:	4770      	bxeq	lr
 8000584:	b530      	push	{r4, r5, lr}
 8000586:	f04f 0500 	mov.w	r5, #0
 800058a:	e00a      	b.n	80005a2 <__aeabi_l2d+0x16>

0800058c <__aeabi_l2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800059a:	d502      	bpl.n	80005a2 <__aeabi_l2d+0x16>
 800059c:	4240      	negs	r0, r0
 800059e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005a2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005a6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005aa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ae:	f43f aed8 	beq.w	8000362 <__adddf3+0xe6>
 80005b2:	f04f 0203 	mov.w	r2, #3
 80005b6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ba:	bf18      	it	ne
 80005bc:	3203      	addne	r2, #3
 80005be:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005c2:	bf18      	it	ne
 80005c4:	3203      	addne	r2, #3
 80005c6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ca:	f1c2 0320 	rsb	r3, r2, #32
 80005ce:	fa00 fc03 	lsl.w	ip, r0, r3
 80005d2:	fa20 f002 	lsr.w	r0, r0, r2
 80005d6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005da:	ea40 000e 	orr.w	r0, r0, lr
 80005de:	fa21 f102 	lsr.w	r1, r1, r2
 80005e2:	4414      	add	r4, r2
 80005e4:	e6bd      	b.n	8000362 <__adddf3+0xe6>
 80005e6:	bf00      	nop

080005e8 <__aeabi_dmul>:
 80005e8:	b570      	push	{r4, r5, r6, lr}
 80005ea:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005ee:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80005f2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005f6:	bf1d      	ittte	ne
 80005f8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005fc:	ea94 0f0c 	teqne	r4, ip
 8000600:	ea95 0f0c 	teqne	r5, ip
 8000604:	f000 f8de 	bleq	80007c4 <__aeabi_dmul+0x1dc>
 8000608:	442c      	add	r4, r5
 800060a:	ea81 0603 	eor.w	r6, r1, r3
 800060e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000612:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000616:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800061a:	bf18      	it	ne
 800061c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000620:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000624:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000628:	d038      	beq.n	800069c <__aeabi_dmul+0xb4>
 800062a:	fba0 ce02 	umull	ip, lr, r0, r2
 800062e:	f04f 0500 	mov.w	r5, #0
 8000632:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000636:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800063a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800063e:	f04f 0600 	mov.w	r6, #0
 8000642:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000646:	f09c 0f00 	teq	ip, #0
 800064a:	bf18      	it	ne
 800064c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000650:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000654:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000658:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800065c:	d204      	bcs.n	8000668 <__aeabi_dmul+0x80>
 800065e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000662:	416d      	adcs	r5, r5
 8000664:	eb46 0606 	adc.w	r6, r6, r6
 8000668:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800066c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000670:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000674:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000678:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800067c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000680:	bf88      	it	hi
 8000682:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000686:	d81e      	bhi.n	80006c6 <__aeabi_dmul+0xde>
 8000688:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800068c:	bf08      	it	eq
 800068e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000692:	f150 0000 	adcs.w	r0, r0, #0
 8000696:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800069a:	bd70      	pop	{r4, r5, r6, pc}
 800069c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006a0:	ea46 0101 	orr.w	r1, r6, r1
 80006a4:	ea40 0002 	orr.w	r0, r0, r2
 80006a8:	ea81 0103 	eor.w	r1, r1, r3
 80006ac:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006b0:	bfc2      	ittt	gt
 80006b2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006b6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	popgt	{r4, r5, r6, pc}
 80006bc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006c0:	f04f 0e00 	mov.w	lr, #0
 80006c4:	3c01      	subs	r4, #1
 80006c6:	f300 80ab 	bgt.w	8000820 <__aeabi_dmul+0x238>
 80006ca:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ce:	bfde      	ittt	le
 80006d0:	2000      	movle	r0, #0
 80006d2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006d6:	bd70      	pople	{r4, r5, r6, pc}
 80006d8:	f1c4 0400 	rsb	r4, r4, #0
 80006dc:	3c20      	subs	r4, #32
 80006de:	da35      	bge.n	800074c <__aeabi_dmul+0x164>
 80006e0:	340c      	adds	r4, #12
 80006e2:	dc1b      	bgt.n	800071c <__aeabi_dmul+0x134>
 80006e4:	f104 0414 	add.w	r4, r4, #20
 80006e8:	f1c4 0520 	rsb	r5, r4, #32
 80006ec:	fa00 f305 	lsl.w	r3, r0, r5
 80006f0:	fa20 f004 	lsr.w	r0, r0, r4
 80006f4:	fa01 f205 	lsl.w	r2, r1, r5
 80006f8:	ea40 0002 	orr.w	r0, r0, r2
 80006fc:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000700:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000704:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000708:	fa21 f604 	lsr.w	r6, r1, r4
 800070c:	eb42 0106 	adc.w	r1, r2, r6
 8000710:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000714:	bf08      	it	eq
 8000716:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800071a:	bd70      	pop	{r4, r5, r6, pc}
 800071c:	f1c4 040c 	rsb	r4, r4, #12
 8000720:	f1c4 0520 	rsb	r5, r4, #32
 8000724:	fa00 f304 	lsl.w	r3, r0, r4
 8000728:	fa20 f005 	lsr.w	r0, r0, r5
 800072c:	fa01 f204 	lsl.w	r2, r1, r4
 8000730:	ea40 0002 	orr.w	r0, r0, r2
 8000734:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000738:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800073c:	f141 0100 	adc.w	r1, r1, #0
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 0520 	rsb	r5, r4, #32
 8000750:	fa00 f205 	lsl.w	r2, r0, r5
 8000754:	ea4e 0e02 	orr.w	lr, lr, r2
 8000758:	fa20 f304 	lsr.w	r3, r0, r4
 800075c:	fa01 f205 	lsl.w	r2, r1, r5
 8000760:	ea43 0302 	orr.w	r3, r3, r2
 8000764:	fa21 f004 	lsr.w	r0, r1, r4
 8000768:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800076c:	fa21 f204 	lsr.w	r2, r1, r4
 8000770:	ea20 0002 	bic.w	r0, r0, r2
 8000774:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000778:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800077c:	bf08      	it	eq
 800077e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000782:	bd70      	pop	{r4, r5, r6, pc}
 8000784:	f094 0f00 	teq	r4, #0
 8000788:	d10f      	bne.n	80007aa <__aeabi_dmul+0x1c2>
 800078a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800078e:	0040      	lsls	r0, r0, #1
 8000790:	eb41 0101 	adc.w	r1, r1, r1
 8000794:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000798:	bf08      	it	eq
 800079a:	3c01      	subeq	r4, #1
 800079c:	d0f7      	beq.n	800078e <__aeabi_dmul+0x1a6>
 800079e:	ea41 0106 	orr.w	r1, r1, r6
 80007a2:	f095 0f00 	teq	r5, #0
 80007a6:	bf18      	it	ne
 80007a8:	4770      	bxne	lr
 80007aa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ae:	0052      	lsls	r2, r2, #1
 80007b0:	eb43 0303 	adc.w	r3, r3, r3
 80007b4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3d01      	subeq	r5, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1c6>
 80007be:	ea43 0306 	orr.w	r3, r3, r6
 80007c2:	4770      	bx	lr
 80007c4:	ea94 0f0c 	teq	r4, ip
 80007c8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007cc:	bf18      	it	ne
 80007ce:	ea95 0f0c 	teqne	r5, ip
 80007d2:	d00c      	beq.n	80007ee <__aeabi_dmul+0x206>
 80007d4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007d8:	bf18      	it	ne
 80007da:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007de:	d1d1      	bne.n	8000784 <__aeabi_dmul+0x19c>
 80007e0:	ea81 0103 	eor.w	r1, r1, r3
 80007e4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007e8:	f04f 0000 	mov.w	r0, #0
 80007ec:	bd70      	pop	{r4, r5, r6, pc}
 80007ee:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f2:	bf06      	itte	eq
 80007f4:	4610      	moveq	r0, r2
 80007f6:	4619      	moveq	r1, r3
 80007f8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fc:	d019      	beq.n	8000832 <__aeabi_dmul+0x24a>
 80007fe:	ea94 0f0c 	teq	r4, ip
 8000802:	d102      	bne.n	800080a <__aeabi_dmul+0x222>
 8000804:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000808:	d113      	bne.n	8000832 <__aeabi_dmul+0x24a>
 800080a:	ea95 0f0c 	teq	r5, ip
 800080e:	d105      	bne.n	800081c <__aeabi_dmul+0x234>
 8000810:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000814:	bf1c      	itt	ne
 8000816:	4610      	movne	r0, r2
 8000818:	4619      	movne	r1, r3
 800081a:	d10a      	bne.n	8000832 <__aeabi_dmul+0x24a>
 800081c:	ea81 0103 	eor.w	r1, r1, r3
 8000820:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000824:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000828:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800082c:	f04f 0000 	mov.w	r0, #0
 8000830:	bd70      	pop	{r4, r5, r6, pc}
 8000832:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000836:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800083a:	bd70      	pop	{r4, r5, r6, pc}

0800083c <__aeabi_ddiv>:
 800083c:	b570      	push	{r4, r5, r6, lr}
 800083e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000842:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000846:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800084a:	bf1d      	ittte	ne
 800084c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000850:	ea94 0f0c 	teqne	r4, ip
 8000854:	ea95 0f0c 	teqne	r5, ip
 8000858:	f000 f8a7 	bleq	80009aa <__aeabi_ddiv+0x16e>
 800085c:	eba4 0405 	sub.w	r4, r4, r5
 8000860:	ea81 0e03 	eor.w	lr, r1, r3
 8000864:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000868:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800086c:	f000 8088 	beq.w	8000980 <__aeabi_ddiv+0x144>
 8000870:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000874:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000878:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800087c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000880:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000884:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000888:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800088c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000890:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000894:	429d      	cmp	r5, r3
 8000896:	bf08      	it	eq
 8000898:	4296      	cmpeq	r6, r2
 800089a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800089e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008a2:	d202      	bcs.n	80008aa <__aeabi_ddiv+0x6e>
 80008a4:	085b      	lsrs	r3, r3, #1
 80008a6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008aa:	1ab6      	subs	r6, r6, r2
 80008ac:	eb65 0503 	sbc.w	r5, r5, r3
 80008b0:	085b      	lsrs	r3, r3, #1
 80008b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008b6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ba:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008be:	ebb6 0e02 	subs.w	lr, r6, r2
 80008c2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008c6:	bf22      	ittt	cs
 80008c8:	1ab6      	subcs	r6, r6, r2
 80008ca:	4675      	movcs	r5, lr
 80008cc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008da:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008de:	bf22      	ittt	cs
 80008e0:	1ab6      	subcs	r6, r6, r2
 80008e2:	4675      	movcs	r5, lr
 80008e4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008e8:	085b      	lsrs	r3, r3, #1
 80008ea:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000918:	ea55 0e06 	orrs.w	lr, r5, r6
 800091c:	d018      	beq.n	8000950 <__aeabi_ddiv+0x114>
 800091e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000922:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000926:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800092a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800092e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000932:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000936:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800093a:	d1c0      	bne.n	80008be <__aeabi_ddiv+0x82>
 800093c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000940:	d10b      	bne.n	800095a <__aeabi_ddiv+0x11e>
 8000942:	ea41 0100 	orr.w	r1, r1, r0
 8000946:	f04f 0000 	mov.w	r0, #0
 800094a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800094e:	e7b6      	b.n	80008be <__aeabi_ddiv+0x82>
 8000950:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000954:	bf04      	itt	eq
 8000956:	4301      	orreq	r1, r0
 8000958:	2000      	moveq	r0, #0
 800095a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800095e:	bf88      	it	hi
 8000960:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000964:	f63f aeaf 	bhi.w	80006c6 <__aeabi_dmul+0xde>
 8000968:	ebb5 0c03 	subs.w	ip, r5, r3
 800096c:	bf04      	itt	eq
 800096e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000972:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000976:	f150 0000 	adcs.w	r0, r0, #0
 800097a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800097e:	bd70      	pop	{r4, r5, r6, pc}
 8000980:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000984:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000988:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800098c:	bfc2      	ittt	gt
 800098e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000992:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000996:	bd70      	popgt	{r4, r5, r6, pc}
 8000998:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800099c:	f04f 0e00 	mov.w	lr, #0
 80009a0:	3c01      	subs	r4, #1
 80009a2:	e690      	b.n	80006c6 <__aeabi_dmul+0xde>
 80009a4:	ea45 0e06 	orr.w	lr, r5, r6
 80009a8:	e68d      	b.n	80006c6 <__aeabi_dmul+0xde>
 80009aa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ae:	ea94 0f0c 	teq	r4, ip
 80009b2:	bf08      	it	eq
 80009b4:	ea95 0f0c 	teqeq	r5, ip
 80009b8:	f43f af3b 	beq.w	8000832 <__aeabi_dmul+0x24a>
 80009bc:	ea94 0f0c 	teq	r4, ip
 80009c0:	d10a      	bne.n	80009d8 <__aeabi_ddiv+0x19c>
 80009c2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009c6:	f47f af34 	bne.w	8000832 <__aeabi_dmul+0x24a>
 80009ca:	ea95 0f0c 	teq	r5, ip
 80009ce:	f47f af25 	bne.w	800081c <__aeabi_dmul+0x234>
 80009d2:	4610      	mov	r0, r2
 80009d4:	4619      	mov	r1, r3
 80009d6:	e72c      	b.n	8000832 <__aeabi_dmul+0x24a>
 80009d8:	ea95 0f0c 	teq	r5, ip
 80009dc:	d106      	bne.n	80009ec <__aeabi_ddiv+0x1b0>
 80009de:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009e2:	f43f aefd 	beq.w	80007e0 <__aeabi_dmul+0x1f8>
 80009e6:	4610      	mov	r0, r2
 80009e8:	4619      	mov	r1, r3
 80009ea:	e722      	b.n	8000832 <__aeabi_dmul+0x24a>
 80009ec:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009f0:	bf18      	it	ne
 80009f2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009f6:	f47f aec5 	bne.w	8000784 <__aeabi_dmul+0x19c>
 80009fa:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009fe:	f47f af0d 	bne.w	800081c <__aeabi_dmul+0x234>
 8000a02:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a06:	f47f aeeb 	bne.w	80007e0 <__aeabi_dmul+0x1f8>
 8000a0a:	e712      	b.n	8000832 <__aeabi_dmul+0x24a>

08000a0c <__gedf2>:
 8000a0c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a10:	e006      	b.n	8000a20 <__cmpdf2+0x4>
 8000a12:	bf00      	nop

08000a14 <__ledf2>:
 8000a14:	f04f 0c01 	mov.w	ip, #1
 8000a18:	e002      	b.n	8000a20 <__cmpdf2+0x4>
 8000a1a:	bf00      	nop

08000a1c <__cmpdf2>:
 8000a1c:	f04f 0c01 	mov.w	ip, #1
 8000a20:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a24:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a28:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a2c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a30:	bf18      	it	ne
 8000a32:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a36:	d01b      	beq.n	8000a70 <__cmpdf2+0x54>
 8000a38:	b001      	add	sp, #4
 8000a3a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a3e:	bf0c      	ite	eq
 8000a40:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a44:	ea91 0f03 	teqne	r1, r3
 8000a48:	bf02      	ittt	eq
 8000a4a:	ea90 0f02 	teqeq	r0, r2
 8000a4e:	2000      	moveq	r0, #0
 8000a50:	4770      	bxeq	lr
 8000a52:	f110 0f00 	cmn.w	r0, #0
 8000a56:	ea91 0f03 	teq	r1, r3
 8000a5a:	bf58      	it	pl
 8000a5c:	4299      	cmppl	r1, r3
 8000a5e:	bf08      	it	eq
 8000a60:	4290      	cmpeq	r0, r2
 8000a62:	bf2c      	ite	cs
 8000a64:	17d8      	asrcs	r0, r3, #31
 8000a66:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a6a:	f040 0001 	orr.w	r0, r0, #1
 8000a6e:	4770      	bx	lr
 8000a70:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a74:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a78:	d102      	bne.n	8000a80 <__cmpdf2+0x64>
 8000a7a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a7e:	d107      	bne.n	8000a90 <__cmpdf2+0x74>
 8000a80:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d1d6      	bne.n	8000a38 <__cmpdf2+0x1c>
 8000a8a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a8e:	d0d3      	beq.n	8000a38 <__cmpdf2+0x1c>
 8000a90:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a94:	4770      	bx	lr
 8000a96:	bf00      	nop

08000a98 <__aeabi_cdrcmple>:
 8000a98:	4684      	mov	ip, r0
 8000a9a:	4610      	mov	r0, r2
 8000a9c:	4662      	mov	r2, ip
 8000a9e:	468c      	mov	ip, r1
 8000aa0:	4619      	mov	r1, r3
 8000aa2:	4663      	mov	r3, ip
 8000aa4:	e000      	b.n	8000aa8 <__aeabi_cdcmpeq>
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdcmpeq>:
 8000aa8:	b501      	push	{r0, lr}
 8000aaa:	f7ff ffb7 	bl	8000a1c <__cmpdf2>
 8000aae:	2800      	cmp	r0, #0
 8000ab0:	bf48      	it	mi
 8000ab2:	f110 0f00 	cmnmi.w	r0, #0
 8000ab6:	bd01      	pop	{r0, pc}

08000ab8 <__aeabi_dcmpeq>:
 8000ab8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000abc:	f7ff fff4 	bl	8000aa8 <__aeabi_cdcmpeq>
 8000ac0:	bf0c      	ite	eq
 8000ac2:	2001      	moveq	r0, #1
 8000ac4:	2000      	movne	r0, #0
 8000ac6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aca:	bf00      	nop

08000acc <__aeabi_dcmplt>:
 8000acc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ad0:	f7ff ffea 	bl	8000aa8 <__aeabi_cdcmpeq>
 8000ad4:	bf34      	ite	cc
 8000ad6:	2001      	movcc	r0, #1
 8000ad8:	2000      	movcs	r0, #0
 8000ada:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ade:	bf00      	nop

08000ae0 <__aeabi_dcmple>:
 8000ae0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae4:	f7ff ffe0 	bl	8000aa8 <__aeabi_cdcmpeq>
 8000ae8:	bf94      	ite	ls
 8000aea:	2001      	movls	r0, #1
 8000aec:	2000      	movhi	r0, #0
 8000aee:	f85d fb08 	ldr.w	pc, [sp], #8
 8000af2:	bf00      	nop

08000af4 <__aeabi_dcmpge>:
 8000af4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af8:	f7ff ffce 	bl	8000a98 <__aeabi_cdrcmple>
 8000afc:	bf94      	ite	ls
 8000afe:	2001      	movls	r0, #1
 8000b00:	2000      	movhi	r0, #0
 8000b02:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b06:	bf00      	nop

08000b08 <__aeabi_dcmpgt>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff ffc4 	bl	8000a98 <__aeabi_cdrcmple>
 8000b10:	bf34      	ite	cc
 8000b12:	2001      	movcc	r0, #1
 8000b14:	2000      	movcs	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmpun>:
 8000b1c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b24:	d102      	bne.n	8000b2c <__aeabi_dcmpun+0x10>
 8000b26:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b2a:	d10a      	bne.n	8000b42 <__aeabi_dcmpun+0x26>
 8000b2c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x20>
 8000b36:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b3a:	d102      	bne.n	8000b42 <__aeabi_dcmpun+0x26>
 8000b3c:	f04f 0000 	mov.w	r0, #0
 8000b40:	4770      	bx	lr
 8000b42:	f04f 0001 	mov.w	r0, #1
 8000b46:	4770      	bx	lr

08000b48 <__aeabi_d2iz>:
 8000b48:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b4c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b50:	d215      	bcs.n	8000b7e <__aeabi_d2iz+0x36>
 8000b52:	d511      	bpl.n	8000b78 <__aeabi_d2iz+0x30>
 8000b54:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b58:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b5c:	d912      	bls.n	8000b84 <__aeabi_d2iz+0x3c>
 8000b5e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b62:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b66:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b6a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b6e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b72:	bf18      	it	ne
 8000b74:	4240      	negne	r0, r0
 8000b76:	4770      	bx	lr
 8000b78:	f04f 0000 	mov.w	r0, #0
 8000b7c:	4770      	bx	lr
 8000b7e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b82:	d105      	bne.n	8000b90 <__aeabi_d2iz+0x48>
 8000b84:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b88:	bf08      	it	eq
 8000b8a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b8e:	4770      	bx	lr
 8000b90:	f04f 0000 	mov.w	r0, #0
 8000b94:	4770      	bx	lr
 8000b96:	bf00      	nop

08000b98 <__aeabi_d2f>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000ba0:	bf24      	itt	cs
 8000ba2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000ba6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000baa:	d90d      	bls.n	8000bc8 <__aeabi_d2f+0x30>
 8000bac:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bb0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bb4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bb8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bbc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bc0:	bf08      	it	eq
 8000bc2:	f020 0001 	biceq.w	r0, r0, #1
 8000bc6:	4770      	bx	lr
 8000bc8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bcc:	d121      	bne.n	8000c12 <__aeabi_d2f+0x7a>
 8000bce:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000bd2:	bfbc      	itt	lt
 8000bd4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000bd8:	4770      	bxlt	lr
 8000bda:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000bde:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000be2:	f1c2 0218 	rsb	r2, r2, #24
 8000be6:	f1c2 0c20 	rsb	ip, r2, #32
 8000bea:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bee:	fa20 f002 	lsr.w	r0, r0, r2
 8000bf2:	bf18      	it	ne
 8000bf4:	f040 0001 	orrne.w	r0, r0, #1
 8000bf8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bfc:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c00:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c04:	ea40 000c 	orr.w	r0, r0, ip
 8000c08:	fa23 f302 	lsr.w	r3, r3, r2
 8000c0c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c10:	e7cc      	b.n	8000bac <__aeabi_d2f+0x14>
 8000c12:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c16:	d107      	bne.n	8000c28 <__aeabi_d2f+0x90>
 8000c18:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c1c:	bf1e      	ittt	ne
 8000c1e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c22:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c26:	4770      	bxne	lr
 8000c28:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c2c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c30:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c34:	4770      	bx	lr
 8000c36:	bf00      	nop

08000c38 <__aeabi_uldivmod>:
 8000c38:	b953      	cbnz	r3, 8000c50 <__aeabi_uldivmod+0x18>
 8000c3a:	b94a      	cbnz	r2, 8000c50 <__aeabi_uldivmod+0x18>
 8000c3c:	2900      	cmp	r1, #0
 8000c3e:	bf08      	it	eq
 8000c40:	2800      	cmpeq	r0, #0
 8000c42:	bf1c      	itt	ne
 8000c44:	f04f 31ff 	movne.w	r1, #4294967295
 8000c48:	f04f 30ff 	movne.w	r0, #4294967295
 8000c4c:	f000 b974 	b.w	8000f38 <__aeabi_idiv0>
 8000c50:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c54:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c58:	f000 f806 	bl	8000c68 <__udivmoddi4>
 8000c5c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c60:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c64:	b004      	add	sp, #16
 8000c66:	4770      	bx	lr

08000c68 <__udivmoddi4>:
 8000c68:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c6c:	9d08      	ldr	r5, [sp, #32]
 8000c6e:	4604      	mov	r4, r0
 8000c70:	468e      	mov	lr, r1
 8000c72:	2b00      	cmp	r3, #0
 8000c74:	d14d      	bne.n	8000d12 <__udivmoddi4+0xaa>
 8000c76:	428a      	cmp	r2, r1
 8000c78:	4694      	mov	ip, r2
 8000c7a:	d969      	bls.n	8000d50 <__udivmoddi4+0xe8>
 8000c7c:	fab2 f282 	clz	r2, r2
 8000c80:	b152      	cbz	r2, 8000c98 <__udivmoddi4+0x30>
 8000c82:	fa01 f302 	lsl.w	r3, r1, r2
 8000c86:	f1c2 0120 	rsb	r1, r2, #32
 8000c8a:	fa20 f101 	lsr.w	r1, r0, r1
 8000c8e:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c92:	ea41 0e03 	orr.w	lr, r1, r3
 8000c96:	4094      	lsls	r4, r2
 8000c98:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000c9c:	0c21      	lsrs	r1, r4, #16
 8000c9e:	fbbe f6f8 	udiv	r6, lr, r8
 8000ca2:	fa1f f78c 	uxth.w	r7, ip
 8000ca6:	fb08 e316 	mls	r3, r8, r6, lr
 8000caa:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000cae:	fb06 f107 	mul.w	r1, r6, r7
 8000cb2:	4299      	cmp	r1, r3
 8000cb4:	d90a      	bls.n	8000ccc <__udivmoddi4+0x64>
 8000cb6:	eb1c 0303 	adds.w	r3, ip, r3
 8000cba:	f106 30ff 	add.w	r0, r6, #4294967295
 8000cbe:	f080 811f 	bcs.w	8000f00 <__udivmoddi4+0x298>
 8000cc2:	4299      	cmp	r1, r3
 8000cc4:	f240 811c 	bls.w	8000f00 <__udivmoddi4+0x298>
 8000cc8:	3e02      	subs	r6, #2
 8000cca:	4463      	add	r3, ip
 8000ccc:	1a5b      	subs	r3, r3, r1
 8000cce:	b2a4      	uxth	r4, r4
 8000cd0:	fbb3 f0f8 	udiv	r0, r3, r8
 8000cd4:	fb08 3310 	mls	r3, r8, r0, r3
 8000cd8:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000cdc:	fb00 f707 	mul.w	r7, r0, r7
 8000ce0:	42a7      	cmp	r7, r4
 8000ce2:	d90a      	bls.n	8000cfa <__udivmoddi4+0x92>
 8000ce4:	eb1c 0404 	adds.w	r4, ip, r4
 8000ce8:	f100 33ff 	add.w	r3, r0, #4294967295
 8000cec:	f080 810a 	bcs.w	8000f04 <__udivmoddi4+0x29c>
 8000cf0:	42a7      	cmp	r7, r4
 8000cf2:	f240 8107 	bls.w	8000f04 <__udivmoddi4+0x29c>
 8000cf6:	4464      	add	r4, ip
 8000cf8:	3802      	subs	r0, #2
 8000cfa:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000cfe:	1be4      	subs	r4, r4, r7
 8000d00:	2600      	movs	r6, #0
 8000d02:	b11d      	cbz	r5, 8000d0c <__udivmoddi4+0xa4>
 8000d04:	40d4      	lsrs	r4, r2
 8000d06:	2300      	movs	r3, #0
 8000d08:	e9c5 4300 	strd	r4, r3, [r5]
 8000d0c:	4631      	mov	r1, r6
 8000d0e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d12:	428b      	cmp	r3, r1
 8000d14:	d909      	bls.n	8000d2a <__udivmoddi4+0xc2>
 8000d16:	2d00      	cmp	r5, #0
 8000d18:	f000 80ef 	beq.w	8000efa <__udivmoddi4+0x292>
 8000d1c:	2600      	movs	r6, #0
 8000d1e:	e9c5 0100 	strd	r0, r1, [r5]
 8000d22:	4630      	mov	r0, r6
 8000d24:	4631      	mov	r1, r6
 8000d26:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d2a:	fab3 f683 	clz	r6, r3
 8000d2e:	2e00      	cmp	r6, #0
 8000d30:	d14a      	bne.n	8000dc8 <__udivmoddi4+0x160>
 8000d32:	428b      	cmp	r3, r1
 8000d34:	d302      	bcc.n	8000d3c <__udivmoddi4+0xd4>
 8000d36:	4282      	cmp	r2, r0
 8000d38:	f200 80f9 	bhi.w	8000f2e <__udivmoddi4+0x2c6>
 8000d3c:	1a84      	subs	r4, r0, r2
 8000d3e:	eb61 0303 	sbc.w	r3, r1, r3
 8000d42:	2001      	movs	r0, #1
 8000d44:	469e      	mov	lr, r3
 8000d46:	2d00      	cmp	r5, #0
 8000d48:	d0e0      	beq.n	8000d0c <__udivmoddi4+0xa4>
 8000d4a:	e9c5 4e00 	strd	r4, lr, [r5]
 8000d4e:	e7dd      	b.n	8000d0c <__udivmoddi4+0xa4>
 8000d50:	b902      	cbnz	r2, 8000d54 <__udivmoddi4+0xec>
 8000d52:	deff      	udf	#255	; 0xff
 8000d54:	fab2 f282 	clz	r2, r2
 8000d58:	2a00      	cmp	r2, #0
 8000d5a:	f040 8092 	bne.w	8000e82 <__udivmoddi4+0x21a>
 8000d5e:	eba1 010c 	sub.w	r1, r1, ip
 8000d62:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d66:	fa1f fe8c 	uxth.w	lr, ip
 8000d6a:	2601      	movs	r6, #1
 8000d6c:	0c20      	lsrs	r0, r4, #16
 8000d6e:	fbb1 f3f7 	udiv	r3, r1, r7
 8000d72:	fb07 1113 	mls	r1, r7, r3, r1
 8000d76:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000d7a:	fb0e f003 	mul.w	r0, lr, r3
 8000d7e:	4288      	cmp	r0, r1
 8000d80:	d908      	bls.n	8000d94 <__udivmoddi4+0x12c>
 8000d82:	eb1c 0101 	adds.w	r1, ip, r1
 8000d86:	f103 38ff 	add.w	r8, r3, #4294967295
 8000d8a:	d202      	bcs.n	8000d92 <__udivmoddi4+0x12a>
 8000d8c:	4288      	cmp	r0, r1
 8000d8e:	f200 80cb 	bhi.w	8000f28 <__udivmoddi4+0x2c0>
 8000d92:	4643      	mov	r3, r8
 8000d94:	1a09      	subs	r1, r1, r0
 8000d96:	b2a4      	uxth	r4, r4
 8000d98:	fbb1 f0f7 	udiv	r0, r1, r7
 8000d9c:	fb07 1110 	mls	r1, r7, r0, r1
 8000da0:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000da4:	fb0e fe00 	mul.w	lr, lr, r0
 8000da8:	45a6      	cmp	lr, r4
 8000daa:	d908      	bls.n	8000dbe <__udivmoddi4+0x156>
 8000dac:	eb1c 0404 	adds.w	r4, ip, r4
 8000db0:	f100 31ff 	add.w	r1, r0, #4294967295
 8000db4:	d202      	bcs.n	8000dbc <__udivmoddi4+0x154>
 8000db6:	45a6      	cmp	lr, r4
 8000db8:	f200 80bb 	bhi.w	8000f32 <__udivmoddi4+0x2ca>
 8000dbc:	4608      	mov	r0, r1
 8000dbe:	eba4 040e 	sub.w	r4, r4, lr
 8000dc2:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000dc6:	e79c      	b.n	8000d02 <__udivmoddi4+0x9a>
 8000dc8:	f1c6 0720 	rsb	r7, r6, #32
 8000dcc:	40b3      	lsls	r3, r6
 8000dce:	fa22 fc07 	lsr.w	ip, r2, r7
 8000dd2:	ea4c 0c03 	orr.w	ip, ip, r3
 8000dd6:	fa20 f407 	lsr.w	r4, r0, r7
 8000dda:	fa01 f306 	lsl.w	r3, r1, r6
 8000dde:	431c      	orrs	r4, r3
 8000de0:	40f9      	lsrs	r1, r7
 8000de2:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000de6:	fa00 f306 	lsl.w	r3, r0, r6
 8000dea:	fbb1 f8f9 	udiv	r8, r1, r9
 8000dee:	0c20      	lsrs	r0, r4, #16
 8000df0:	fa1f fe8c 	uxth.w	lr, ip
 8000df4:	fb09 1118 	mls	r1, r9, r8, r1
 8000df8:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000dfc:	fb08 f00e 	mul.w	r0, r8, lr
 8000e00:	4288      	cmp	r0, r1
 8000e02:	fa02 f206 	lsl.w	r2, r2, r6
 8000e06:	d90b      	bls.n	8000e20 <__udivmoddi4+0x1b8>
 8000e08:	eb1c 0101 	adds.w	r1, ip, r1
 8000e0c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000e10:	f080 8088 	bcs.w	8000f24 <__udivmoddi4+0x2bc>
 8000e14:	4288      	cmp	r0, r1
 8000e16:	f240 8085 	bls.w	8000f24 <__udivmoddi4+0x2bc>
 8000e1a:	f1a8 0802 	sub.w	r8, r8, #2
 8000e1e:	4461      	add	r1, ip
 8000e20:	1a09      	subs	r1, r1, r0
 8000e22:	b2a4      	uxth	r4, r4
 8000e24:	fbb1 f0f9 	udiv	r0, r1, r9
 8000e28:	fb09 1110 	mls	r1, r9, r0, r1
 8000e2c:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000e30:	fb00 fe0e 	mul.w	lr, r0, lr
 8000e34:	458e      	cmp	lr, r1
 8000e36:	d908      	bls.n	8000e4a <__udivmoddi4+0x1e2>
 8000e38:	eb1c 0101 	adds.w	r1, ip, r1
 8000e3c:	f100 34ff 	add.w	r4, r0, #4294967295
 8000e40:	d26c      	bcs.n	8000f1c <__udivmoddi4+0x2b4>
 8000e42:	458e      	cmp	lr, r1
 8000e44:	d96a      	bls.n	8000f1c <__udivmoddi4+0x2b4>
 8000e46:	3802      	subs	r0, #2
 8000e48:	4461      	add	r1, ip
 8000e4a:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000e4e:	fba0 9402 	umull	r9, r4, r0, r2
 8000e52:	eba1 010e 	sub.w	r1, r1, lr
 8000e56:	42a1      	cmp	r1, r4
 8000e58:	46c8      	mov	r8, r9
 8000e5a:	46a6      	mov	lr, r4
 8000e5c:	d356      	bcc.n	8000f0c <__udivmoddi4+0x2a4>
 8000e5e:	d053      	beq.n	8000f08 <__udivmoddi4+0x2a0>
 8000e60:	b15d      	cbz	r5, 8000e7a <__udivmoddi4+0x212>
 8000e62:	ebb3 0208 	subs.w	r2, r3, r8
 8000e66:	eb61 010e 	sbc.w	r1, r1, lr
 8000e6a:	fa01 f707 	lsl.w	r7, r1, r7
 8000e6e:	fa22 f306 	lsr.w	r3, r2, r6
 8000e72:	40f1      	lsrs	r1, r6
 8000e74:	431f      	orrs	r7, r3
 8000e76:	e9c5 7100 	strd	r7, r1, [r5]
 8000e7a:	2600      	movs	r6, #0
 8000e7c:	4631      	mov	r1, r6
 8000e7e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e82:	f1c2 0320 	rsb	r3, r2, #32
 8000e86:	40d8      	lsrs	r0, r3
 8000e88:	fa0c fc02 	lsl.w	ip, ip, r2
 8000e8c:	fa21 f303 	lsr.w	r3, r1, r3
 8000e90:	4091      	lsls	r1, r2
 8000e92:	4301      	orrs	r1, r0
 8000e94:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e98:	fa1f fe8c 	uxth.w	lr, ip
 8000e9c:	fbb3 f0f7 	udiv	r0, r3, r7
 8000ea0:	fb07 3610 	mls	r6, r7, r0, r3
 8000ea4:	0c0b      	lsrs	r3, r1, #16
 8000ea6:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000eaa:	fb00 f60e 	mul.w	r6, r0, lr
 8000eae:	429e      	cmp	r6, r3
 8000eb0:	fa04 f402 	lsl.w	r4, r4, r2
 8000eb4:	d908      	bls.n	8000ec8 <__udivmoddi4+0x260>
 8000eb6:	eb1c 0303 	adds.w	r3, ip, r3
 8000eba:	f100 38ff 	add.w	r8, r0, #4294967295
 8000ebe:	d22f      	bcs.n	8000f20 <__udivmoddi4+0x2b8>
 8000ec0:	429e      	cmp	r6, r3
 8000ec2:	d92d      	bls.n	8000f20 <__udivmoddi4+0x2b8>
 8000ec4:	3802      	subs	r0, #2
 8000ec6:	4463      	add	r3, ip
 8000ec8:	1b9b      	subs	r3, r3, r6
 8000eca:	b289      	uxth	r1, r1
 8000ecc:	fbb3 f6f7 	udiv	r6, r3, r7
 8000ed0:	fb07 3316 	mls	r3, r7, r6, r3
 8000ed4:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ed8:	fb06 f30e 	mul.w	r3, r6, lr
 8000edc:	428b      	cmp	r3, r1
 8000ede:	d908      	bls.n	8000ef2 <__udivmoddi4+0x28a>
 8000ee0:	eb1c 0101 	adds.w	r1, ip, r1
 8000ee4:	f106 38ff 	add.w	r8, r6, #4294967295
 8000ee8:	d216      	bcs.n	8000f18 <__udivmoddi4+0x2b0>
 8000eea:	428b      	cmp	r3, r1
 8000eec:	d914      	bls.n	8000f18 <__udivmoddi4+0x2b0>
 8000eee:	3e02      	subs	r6, #2
 8000ef0:	4461      	add	r1, ip
 8000ef2:	1ac9      	subs	r1, r1, r3
 8000ef4:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000ef8:	e738      	b.n	8000d6c <__udivmoddi4+0x104>
 8000efa:	462e      	mov	r6, r5
 8000efc:	4628      	mov	r0, r5
 8000efe:	e705      	b.n	8000d0c <__udivmoddi4+0xa4>
 8000f00:	4606      	mov	r6, r0
 8000f02:	e6e3      	b.n	8000ccc <__udivmoddi4+0x64>
 8000f04:	4618      	mov	r0, r3
 8000f06:	e6f8      	b.n	8000cfa <__udivmoddi4+0x92>
 8000f08:	454b      	cmp	r3, r9
 8000f0a:	d2a9      	bcs.n	8000e60 <__udivmoddi4+0x1f8>
 8000f0c:	ebb9 0802 	subs.w	r8, r9, r2
 8000f10:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000f14:	3801      	subs	r0, #1
 8000f16:	e7a3      	b.n	8000e60 <__udivmoddi4+0x1f8>
 8000f18:	4646      	mov	r6, r8
 8000f1a:	e7ea      	b.n	8000ef2 <__udivmoddi4+0x28a>
 8000f1c:	4620      	mov	r0, r4
 8000f1e:	e794      	b.n	8000e4a <__udivmoddi4+0x1e2>
 8000f20:	4640      	mov	r0, r8
 8000f22:	e7d1      	b.n	8000ec8 <__udivmoddi4+0x260>
 8000f24:	46d0      	mov	r8, sl
 8000f26:	e77b      	b.n	8000e20 <__udivmoddi4+0x1b8>
 8000f28:	3b02      	subs	r3, #2
 8000f2a:	4461      	add	r1, ip
 8000f2c:	e732      	b.n	8000d94 <__udivmoddi4+0x12c>
 8000f2e:	4630      	mov	r0, r6
 8000f30:	e709      	b.n	8000d46 <__udivmoddi4+0xde>
 8000f32:	4464      	add	r4, ip
 8000f34:	3802      	subs	r0, #2
 8000f36:	e742      	b.n	8000dbe <__udivmoddi4+0x156>

08000f38 <__aeabi_idiv0>:
 8000f38:	4770      	bx	lr
 8000f3a:	bf00      	nop

08000f3c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000f3c:	b580      	push	{r7, lr}
 8000f3e:	b082      	sub	sp, #8
 8000f40:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
  ApplicationTypeDef last_Appli_state = Appli_state;
 8000f42:	4b13      	ldr	r3, [pc, #76]	; (8000f90 <main+0x54>)
 8000f44:	781b      	ldrb	r3, [r3, #0]
 8000f46:	71fb      	strb	r3, [r7, #7]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000f48:	f002 f848 	bl	8002fdc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000f4c:	f000 f822 	bl	8000f94 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000f50:	f000 f930 	bl	80011b4 <MX_GPIO_Init>
  MX_DMA_Init();
 8000f54:	f000 f90e 	bl	8001174 <MX_DMA_Init>
  MX_I2C1_Init();
 8000f58:	f000 f886 	bl	8001068 <MX_I2C1_Init>
  MX_I2S3_Init();
 8000f5c:	f000 f8b2 	bl	80010c4 <MX_I2S3_Init>
  MX_USART2_UART_Init();
 8000f60:	f000 f8de 	bl	8001120 <MX_USART2_UART_Init>
  MX_USB_HOST_Init();
 8000f64:	f00a f9c4 	bl	800b2f0 <MX_USB_HOST_Init>

  /* USER CODE BEGIN 2 */
  synth_init();
 8000f68:	f000 fc48 	bl	80017fc <synth_init>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
    MX_USB_HOST_Process();
 8000f6c:	f00a f9e6 	bl	800b33c <MX_USB_HOST_Process>

    /* USER CODE BEGIN 3 */
    if(last_Appli_state != Appli_state) {
 8000f70:	4b07      	ldr	r3, [pc, #28]	; (8000f90 <main+0x54>)
 8000f72:	781b      	ldrb	r3, [r3, #0]
 8000f74:	79fa      	ldrb	r2, [r7, #7]
 8000f76:	429a      	cmp	r2, r3
 8000f78:	d0f8      	beq.n	8000f6c <main+0x30>
      last_Appli_state = Appli_state;
 8000f7a:	4b05      	ldr	r3, [pc, #20]	; (8000f90 <main+0x54>)
 8000f7c:	781b      	ldrb	r3, [r3, #0]
 8000f7e:	71fb      	strb	r3, [r7, #7]

      if(Appli_state == APPLICATION_READY) {
 8000f80:	4b03      	ldr	r3, [pc, #12]	; (8000f90 <main+0x54>)
 8000f82:	781b      	ldrb	r3, [r3, #0]
 8000f84:	2b02      	cmp	r3, #2
 8000f86:	d1f1      	bne.n	8000f6c <main+0x30>
        start_midi(); // Initialize midi controller
 8000f88:	f000 f9e6 	bl	8001358 <start_midi>
    MX_USB_HOST_Process();
 8000f8c:	e7ee      	b.n	8000f6c <main+0x30>
 8000f8e:	bf00      	nop
 8000f90:	200019a8 	.word	0x200019a8

08000f94 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000f94:	b580      	push	{r7, lr}
 8000f96:	b094      	sub	sp, #80	; 0x50
 8000f98:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000f9a:	f107 0320 	add.w	r3, r7, #32
 8000f9e:	2230      	movs	r2, #48	; 0x30
 8000fa0:	2100      	movs	r1, #0
 8000fa2:	4618      	mov	r0, r3
 8000fa4:	f00a fcf6 	bl	800b994 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000fa8:	f107 030c 	add.w	r3, r7, #12
 8000fac:	2200      	movs	r2, #0
 8000fae:	601a      	str	r2, [r3, #0]
 8000fb0:	605a      	str	r2, [r3, #4]
 8000fb2:	609a      	str	r2, [r3, #8]
 8000fb4:	60da      	str	r2, [r3, #12]
 8000fb6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000fb8:	2300      	movs	r3, #0
 8000fba:	60bb      	str	r3, [r7, #8]
 8000fbc:	4b28      	ldr	r3, [pc, #160]	; (8001060 <SystemClock_Config+0xcc>)
 8000fbe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000fc0:	4a27      	ldr	r2, [pc, #156]	; (8001060 <SystemClock_Config+0xcc>)
 8000fc2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000fc6:	6413      	str	r3, [r2, #64]	; 0x40
 8000fc8:	4b25      	ldr	r3, [pc, #148]	; (8001060 <SystemClock_Config+0xcc>)
 8000fca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000fcc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000fd0:	60bb      	str	r3, [r7, #8]
 8000fd2:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000fd4:	2300      	movs	r3, #0
 8000fd6:	607b      	str	r3, [r7, #4]
 8000fd8:	4b22      	ldr	r3, [pc, #136]	; (8001064 <SystemClock_Config+0xd0>)
 8000fda:	681b      	ldr	r3, [r3, #0]
 8000fdc:	4a21      	ldr	r2, [pc, #132]	; (8001064 <SystemClock_Config+0xd0>)
 8000fde:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000fe2:	6013      	str	r3, [r2, #0]
 8000fe4:	4b1f      	ldr	r3, [pc, #124]	; (8001064 <SystemClock_Config+0xd0>)
 8000fe6:	681b      	ldr	r3, [r3, #0]
 8000fe8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000fec:	607b      	str	r3, [r7, #4]
 8000fee:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000ff0:	2301      	movs	r3, #1
 8000ff2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000ff4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000ff8:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000ffa:	2302      	movs	r3, #2
 8000ffc:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000ffe:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001002:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8001004:	2304      	movs	r3, #4
 8001006:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8001008:	23a8      	movs	r3, #168	; 0xa8
 800100a:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800100c:	2302      	movs	r3, #2
 800100e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8001010:	2307      	movs	r3, #7
 8001012:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001014:	f107 0320 	add.w	r3, r7, #32
 8001018:	4618      	mov	r0, r3
 800101a:	f006 fa91 	bl	8007540 <HAL_RCC_OscConfig>
 800101e:	4603      	mov	r3, r0
 8001020:	2b00      	cmp	r3, #0
 8001022:	d001      	beq.n	8001028 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001024:	f000 f994 	bl	8001350 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001028:	230f      	movs	r3, #15
 800102a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800102c:	2302      	movs	r3, #2
 800102e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001030:	2300      	movs	r3, #0
 8001032:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001034:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001038:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800103a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800103e:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001040:	f107 030c 	add.w	r3, r7, #12
 8001044:	2105      	movs	r1, #5
 8001046:	4618      	mov	r0, r3
 8001048:	f006 fcf2 	bl	8007a30 <HAL_RCC_ClockConfig>
 800104c:	4603      	mov	r3, r0
 800104e:	2b00      	cmp	r3, #0
 8001050:	d001      	beq.n	8001056 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8001052:	f000 f97d 	bl	8001350 <Error_Handler>
  }
}
 8001056:	bf00      	nop
 8001058:	3750      	adds	r7, #80	; 0x50
 800105a:	46bd      	mov	sp, r7
 800105c:	bd80      	pop	{r7, pc}
 800105e:	bf00      	nop
 8001060:	40023800 	.word	0x40023800
 8001064:	40007000 	.word	0x40007000

08001068 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001068:	b580      	push	{r7, lr}
 800106a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800106c:	4b12      	ldr	r3, [pc, #72]	; (80010b8 <MX_I2C1_Init+0x50>)
 800106e:	4a13      	ldr	r2, [pc, #76]	; (80010bc <MX_I2C1_Init+0x54>)
 8001070:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001072:	4b11      	ldr	r3, [pc, #68]	; (80010b8 <MX_I2C1_Init+0x50>)
 8001074:	4a12      	ldr	r2, [pc, #72]	; (80010c0 <MX_I2C1_Init+0x58>)
 8001076:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001078:	4b0f      	ldr	r3, [pc, #60]	; (80010b8 <MX_I2C1_Init+0x50>)
 800107a:	2200      	movs	r2, #0
 800107c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800107e:	4b0e      	ldr	r3, [pc, #56]	; (80010b8 <MX_I2C1_Init+0x50>)
 8001080:	2200      	movs	r2, #0
 8001082:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001084:	4b0c      	ldr	r3, [pc, #48]	; (80010b8 <MX_I2C1_Init+0x50>)
 8001086:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800108a:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800108c:	4b0a      	ldr	r3, [pc, #40]	; (80010b8 <MX_I2C1_Init+0x50>)
 800108e:	2200      	movs	r2, #0
 8001090:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001092:	4b09      	ldr	r3, [pc, #36]	; (80010b8 <MX_I2C1_Init+0x50>)
 8001094:	2200      	movs	r2, #0
 8001096:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001098:	4b07      	ldr	r3, [pc, #28]	; (80010b8 <MX_I2C1_Init+0x50>)
 800109a:	2200      	movs	r2, #0
 800109c:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800109e:	4b06      	ldr	r3, [pc, #24]	; (80010b8 <MX_I2C1_Init+0x50>)
 80010a0:	2200      	movs	r2, #0
 80010a2:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80010a4:	4804      	ldr	r0, [pc, #16]	; (80010b8 <MX_I2C1_Init+0x50>)
 80010a6:	f004 fbcb 	bl	8005840 <HAL_I2C_Init>
 80010aa:	4603      	mov	r3, r0
 80010ac:	2b00      	cmp	r3, #0
 80010ae:	d001      	beq.n	80010b4 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80010b0:	f000 f94e 	bl	8001350 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80010b4:	bf00      	nop
 80010b6:	bd80      	pop	{r7, pc}
 80010b8:	20001dbc 	.word	0x20001dbc
 80010bc:	40005400 	.word	0x40005400
 80010c0:	000186a0 	.word	0x000186a0

080010c4 <MX_I2S3_Init>:
  * @brief I2S3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2S3_Init(void)
{
 80010c4:	b580      	push	{r7, lr}
 80010c6:	af00      	add	r7, sp, #0
  /* USER CODE END I2S3_Init 0 */

  /* USER CODE BEGIN I2S3_Init 1 */

  /* USER CODE END I2S3_Init 1 */
  hi2s3.Instance = SPI3;
 80010c8:	4b13      	ldr	r3, [pc, #76]	; (8001118 <MX_I2S3_Init+0x54>)
 80010ca:	4a14      	ldr	r2, [pc, #80]	; (800111c <MX_I2S3_Init+0x58>)
 80010cc:	601a      	str	r2, [r3, #0]
  hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
 80010ce:	4b12      	ldr	r3, [pc, #72]	; (8001118 <MX_I2S3_Init+0x54>)
 80010d0:	f44f 7200 	mov.w	r2, #512	; 0x200
 80010d4:	605a      	str	r2, [r3, #4]
  hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
 80010d6:	4b10      	ldr	r3, [pc, #64]	; (8001118 <MX_I2S3_Init+0x54>)
 80010d8:	2200      	movs	r2, #0
 80010da:	609a      	str	r2, [r3, #8]
  hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B;
 80010dc:	4b0e      	ldr	r3, [pc, #56]	; (8001118 <MX_I2S3_Init+0x54>)
 80010de:	2200      	movs	r2, #0
 80010e0:	60da      	str	r2, [r3, #12]
  hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 80010e2:	4b0d      	ldr	r3, [pc, #52]	; (8001118 <MX_I2S3_Init+0x54>)
 80010e4:	f44f 7200 	mov.w	r2, #512	; 0x200
 80010e8:	611a      	str	r2, [r3, #16]
  hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_8K;
 80010ea:	4b0b      	ldr	r3, [pc, #44]	; (8001118 <MX_I2S3_Init+0x54>)
 80010ec:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 80010f0:	615a      	str	r2, [r3, #20]
  hi2s3.Init.CPOL = I2S_CPOL_LOW;
 80010f2:	4b09      	ldr	r3, [pc, #36]	; (8001118 <MX_I2S3_Init+0x54>)
 80010f4:	2200      	movs	r2, #0
 80010f6:	619a      	str	r2, [r3, #24]
  hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
 80010f8:	4b07      	ldr	r3, [pc, #28]	; (8001118 <MX_I2S3_Init+0x54>)
 80010fa:	2200      	movs	r2, #0
 80010fc:	61da      	str	r2, [r3, #28]
  hi2s3.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 80010fe:	4b06      	ldr	r3, [pc, #24]	; (8001118 <MX_I2S3_Init+0x54>)
 8001100:	2200      	movs	r2, #0
 8001102:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s3) != HAL_OK)
 8001104:	4804      	ldr	r0, [pc, #16]	; (8001118 <MX_I2S3_Init+0x54>)
 8001106:	f005 fb99 	bl	800683c <HAL_I2S_Init>
 800110a:	4603      	mov	r3, r0
 800110c:	2b00      	cmp	r3, #0
 800110e:	d001      	beq.n	8001114 <MX_I2S3_Init+0x50>
  {
    Error_Handler();
 8001110:	f000 f91e 	bl	8001350 <Error_Handler>
  }
  /* USER CODE BEGIN I2S3_Init 2 */

  /* USER CODE END I2S3_Init 2 */

}
 8001114:	bf00      	nop
 8001116:	bd80      	pop	{r7, pc}
 8001118:	200022b4 	.word	0x200022b4
 800111c:	40003c00 	.word	0x40003c00

08001120 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001120:	b580      	push	{r7, lr}
 8001122:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001124:	4b11      	ldr	r3, [pc, #68]	; (800116c <MX_USART2_UART_Init+0x4c>)
 8001126:	4a12      	ldr	r2, [pc, #72]	; (8001170 <MX_USART2_UART_Init+0x50>)
 8001128:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800112a:	4b10      	ldr	r3, [pc, #64]	; (800116c <MX_USART2_UART_Init+0x4c>)
 800112c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001130:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001132:	4b0e      	ldr	r3, [pc, #56]	; (800116c <MX_USART2_UART_Init+0x4c>)
 8001134:	2200      	movs	r2, #0
 8001136:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001138:	4b0c      	ldr	r3, [pc, #48]	; (800116c <MX_USART2_UART_Init+0x4c>)
 800113a:	2200      	movs	r2, #0
 800113c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800113e:	4b0b      	ldr	r3, [pc, #44]	; (800116c <MX_USART2_UART_Init+0x4c>)
 8001140:	2200      	movs	r2, #0
 8001142:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001144:	4b09      	ldr	r3, [pc, #36]	; (800116c <MX_USART2_UART_Init+0x4c>)
 8001146:	220c      	movs	r2, #12
 8001148:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800114a:	4b08      	ldr	r3, [pc, #32]	; (800116c <MX_USART2_UART_Init+0x4c>)
 800114c:	2200      	movs	r2, #0
 800114e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001150:	4b06      	ldr	r3, [pc, #24]	; (800116c <MX_USART2_UART_Init+0x4c>)
 8001152:	2200      	movs	r2, #0
 8001154:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001156:	4805      	ldr	r0, [pc, #20]	; (800116c <MX_USART2_UART_Init+0x4c>)
 8001158:	f006 fff6 	bl	8008148 <HAL_UART_Init>
 800115c:	4603      	mov	r3, r0
 800115e:	2b00      	cmp	r3, #0
 8001160:	d001      	beq.n	8001166 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001162:	f000 f8f5 	bl	8001350 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001166:	bf00      	nop
 8001168:	bd80      	pop	{r7, pc}
 800116a:	bf00      	nop
 800116c:	20002270 	.word	0x20002270
 8001170:	40004400 	.word	0x40004400

08001174 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001174:	b580      	push	{r7, lr}
 8001176:	b082      	sub	sp, #8
 8001178:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800117a:	2300      	movs	r3, #0
 800117c:	607b      	str	r3, [r7, #4]
 800117e:	4b0c      	ldr	r3, [pc, #48]	; (80011b0 <MX_DMA_Init+0x3c>)
 8001180:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001182:	4a0b      	ldr	r2, [pc, #44]	; (80011b0 <MX_DMA_Init+0x3c>)
 8001184:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001188:	6313      	str	r3, [r2, #48]	; 0x30
 800118a:	4b09      	ldr	r3, [pc, #36]	; (80011b0 <MX_DMA_Init+0x3c>)
 800118c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800118e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001192:	607b      	str	r3, [r7, #4]
 8001194:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 8001196:	2200      	movs	r2, #0
 8001198:	2100      	movs	r1, #0
 800119a:	2010      	movs	r0, #16
 800119c:	f002 f88f 	bl	80032be <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 80011a0:	2010      	movs	r0, #16
 80011a2:	f002 f8a8 	bl	80032f6 <HAL_NVIC_EnableIRQ>

}
 80011a6:	bf00      	nop
 80011a8:	3708      	adds	r7, #8
 80011aa:	46bd      	mov	sp, r7
 80011ac:	bd80      	pop	{r7, pc}
 80011ae:	bf00      	nop
 80011b0:	40023800 	.word	0x40023800

080011b4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80011b4:	b580      	push	{r7, lr}
 80011b6:	b08c      	sub	sp, #48	; 0x30
 80011b8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011ba:	f107 031c 	add.w	r3, r7, #28
 80011be:	2200      	movs	r2, #0
 80011c0:	601a      	str	r2, [r3, #0]
 80011c2:	605a      	str	r2, [r3, #4]
 80011c4:	609a      	str	r2, [r3, #8]
 80011c6:	60da      	str	r2, [r3, #12]
 80011c8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80011ca:	2300      	movs	r3, #0
 80011cc:	61bb      	str	r3, [r7, #24]
 80011ce:	4b5b      	ldr	r3, [pc, #364]	; (800133c <MX_GPIO_Init+0x188>)
 80011d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011d2:	4a5a      	ldr	r2, [pc, #360]	; (800133c <MX_GPIO_Init+0x188>)
 80011d4:	f043 0310 	orr.w	r3, r3, #16
 80011d8:	6313      	str	r3, [r2, #48]	; 0x30
 80011da:	4b58      	ldr	r3, [pc, #352]	; (800133c <MX_GPIO_Init+0x188>)
 80011dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011de:	f003 0310 	and.w	r3, r3, #16
 80011e2:	61bb      	str	r3, [r7, #24]
 80011e4:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80011e6:	2300      	movs	r3, #0
 80011e8:	617b      	str	r3, [r7, #20]
 80011ea:	4b54      	ldr	r3, [pc, #336]	; (800133c <MX_GPIO_Init+0x188>)
 80011ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011ee:	4a53      	ldr	r2, [pc, #332]	; (800133c <MX_GPIO_Init+0x188>)
 80011f0:	f043 0304 	orr.w	r3, r3, #4
 80011f4:	6313      	str	r3, [r2, #48]	; 0x30
 80011f6:	4b51      	ldr	r3, [pc, #324]	; (800133c <MX_GPIO_Init+0x188>)
 80011f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011fa:	f003 0304 	and.w	r3, r3, #4
 80011fe:	617b      	str	r3, [r7, #20]
 8001200:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001202:	2300      	movs	r3, #0
 8001204:	613b      	str	r3, [r7, #16]
 8001206:	4b4d      	ldr	r3, [pc, #308]	; (800133c <MX_GPIO_Init+0x188>)
 8001208:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800120a:	4a4c      	ldr	r2, [pc, #304]	; (800133c <MX_GPIO_Init+0x188>)
 800120c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001210:	6313      	str	r3, [r2, #48]	; 0x30
 8001212:	4b4a      	ldr	r3, [pc, #296]	; (800133c <MX_GPIO_Init+0x188>)
 8001214:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001216:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800121a:	613b      	str	r3, [r7, #16]
 800121c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800121e:	2300      	movs	r3, #0
 8001220:	60fb      	str	r3, [r7, #12]
 8001222:	4b46      	ldr	r3, [pc, #280]	; (800133c <MX_GPIO_Init+0x188>)
 8001224:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001226:	4a45      	ldr	r2, [pc, #276]	; (800133c <MX_GPIO_Init+0x188>)
 8001228:	f043 0301 	orr.w	r3, r3, #1
 800122c:	6313      	str	r3, [r2, #48]	; 0x30
 800122e:	4b43      	ldr	r3, [pc, #268]	; (800133c <MX_GPIO_Init+0x188>)
 8001230:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001232:	f003 0301 	and.w	r3, r3, #1
 8001236:	60fb      	str	r3, [r7, #12]
 8001238:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800123a:	2300      	movs	r3, #0
 800123c:	60bb      	str	r3, [r7, #8]
 800123e:	4b3f      	ldr	r3, [pc, #252]	; (800133c <MX_GPIO_Init+0x188>)
 8001240:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001242:	4a3e      	ldr	r2, [pc, #248]	; (800133c <MX_GPIO_Init+0x188>)
 8001244:	f043 0302 	orr.w	r3, r3, #2
 8001248:	6313      	str	r3, [r2, #48]	; 0x30
 800124a:	4b3c      	ldr	r3, [pc, #240]	; (800133c <MX_GPIO_Init+0x188>)
 800124c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800124e:	f003 0302 	and.w	r3, r3, #2
 8001252:	60bb      	str	r3, [r7, #8]
 8001254:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001256:	2300      	movs	r3, #0
 8001258:	607b      	str	r3, [r7, #4]
 800125a:	4b38      	ldr	r3, [pc, #224]	; (800133c <MX_GPIO_Init+0x188>)
 800125c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800125e:	4a37      	ldr	r2, [pc, #220]	; (800133c <MX_GPIO_Init+0x188>)
 8001260:	f043 0308 	orr.w	r3, r3, #8
 8001264:	6313      	str	r3, [r2, #48]	; 0x30
 8001266:	4b35      	ldr	r3, [pc, #212]	; (800133c <MX_GPIO_Init+0x188>)
 8001268:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800126a:	f003 0308 	and.w	r3, r3, #8
 800126e:	607b      	str	r3, [r7, #4]
 8001270:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_RESET);
 8001272:	2200      	movs	r2, #0
 8001274:	2108      	movs	r1, #8
 8001276:	4832      	ldr	r0, [pc, #200]	; (8001340 <MX_GPIO_Init+0x18c>)
 8001278:	f002 febe 	bl	8003ff8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_Power_GPIO_Port, OTG_FS_Power_Pin, GPIO_PIN_SET);
 800127c:	2201      	movs	r2, #1
 800127e:	2101      	movs	r1, #1
 8001280:	4830      	ldr	r0, [pc, #192]	; (8001344 <MX_GPIO_Init+0x190>)
 8001282:	f002 feb9 	bl	8003ff8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15
 8001286:	2200      	movs	r2, #0
 8001288:	f24f 0110 	movw	r1, #61456	; 0xf010
 800128c:	482e      	ldr	r0, [pc, #184]	; (8001348 <MX_GPIO_Init+0x194>)
 800128e:	f002 feb3 	bl	8003ff8 <HAL_GPIO_WritePin>
                          |GPIO_PIN_4, GPIO_PIN_RESET);

  /*Configure GPIO pin : CS_I2C_SPI_Pin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin;
 8001292:	2308      	movs	r3, #8
 8001294:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001296:	2301      	movs	r3, #1
 8001298:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800129a:	2300      	movs	r3, #0
 800129c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800129e:	2300      	movs	r3, #0
 80012a0:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(CS_I2C_SPI_GPIO_Port, &GPIO_InitStruct);
 80012a2:	f107 031c 	add.w	r3, r7, #28
 80012a6:	4619      	mov	r1, r3
 80012a8:	4825      	ldr	r0, [pc, #148]	; (8001340 <MX_GPIO_Init+0x18c>)
 80012aa:	f002 fc0d 	bl	8003ac8 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_Power_Pin */
  GPIO_InitStruct.Pin = OTG_FS_Power_Pin;
 80012ae:	2301      	movs	r3, #1
 80012b0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80012b2:	2301      	movs	r3, #1
 80012b4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012b6:	2300      	movs	r3, #0
 80012b8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012ba:	2300      	movs	r3, #0
 80012bc:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(OTG_FS_Power_GPIO_Port, &GPIO_InitStruct);
 80012be:	f107 031c 	add.w	r3, r7, #28
 80012c2:	4619      	mov	r1, r3
 80012c4:	481f      	ldr	r0, [pc, #124]	; (8001344 <MX_GPIO_Init+0x190>)
 80012c6:	f002 fbff 	bl	8003ac8 <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 80012ca:	2304      	movs	r3, #4
 80012cc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80012ce:	2300      	movs	r3, #0
 80012d0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012d2:	2300      	movs	r3, #0
 80012d4:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 80012d6:	f107 031c 	add.w	r3, r7, #28
 80012da:	4619      	mov	r1, r3
 80012dc:	481b      	ldr	r0, [pc, #108]	; (800134c <MX_GPIO_Init+0x198>)
 80012de:	f002 fbf3 	bl	8003ac8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD12 PD13 PD14 PD15
                           PD4 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15
 80012e2:	f24f 0310 	movw	r3, #61456	; 0xf010
 80012e6:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_4;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80012e8:	2301      	movs	r3, #1
 80012ea:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012ec:	2300      	movs	r3, #0
 80012ee:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012f0:	2300      	movs	r3, #0
 80012f2:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80012f4:	f107 031c 	add.w	r3, r7, #28
 80012f8:	4619      	mov	r1, r3
 80012fa:	4813      	ldr	r0, [pc, #76]	; (8001348 <MX_GPIO_Init+0x194>)
 80012fc:	f002 fbe4 	bl	8003ac8 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OC_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OC_Pin;
 8001300:	2320      	movs	r3, #32
 8001302:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001304:	2300      	movs	r3, #0
 8001306:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001308:	2300      	movs	r3, #0
 800130a:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(OTG_FS_OC_GPIO_Port, &GPIO_InitStruct);
 800130c:	f107 031c 	add.w	r3, r7, #28
 8001310:	4619      	mov	r1, r3
 8001312:	480d      	ldr	r0, [pc, #52]	; (8001348 <MX_GPIO_Init+0x194>)
 8001314:	f002 fbd8 	bl	8003ac8 <HAL_GPIO_Init>

  /*Configure GPIO pin : MEMS_INT2_Pin */
  GPIO_InitStruct.Pin = MEMS_INT2_Pin;
 8001318:	2302      	movs	r3, #2
 800131a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800131c:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8001320:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001322:	2300      	movs	r3, #0
 8001324:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(MEMS_INT2_GPIO_Port, &GPIO_InitStruct);
 8001326:	f107 031c 	add.w	r3, r7, #28
 800132a:	4619      	mov	r1, r3
 800132c:	4804      	ldr	r0, [pc, #16]	; (8001340 <MX_GPIO_Init+0x18c>)
 800132e:	f002 fbcb 	bl	8003ac8 <HAL_GPIO_Init>

}
 8001332:	bf00      	nop
 8001334:	3730      	adds	r7, #48	; 0x30
 8001336:	46bd      	mov	sp, r7
 8001338:	bd80      	pop	{r7, pc}
 800133a:	bf00      	nop
 800133c:	40023800 	.word	0x40023800
 8001340:	40021000 	.word	0x40021000
 8001344:	40020800 	.word	0x40020800
 8001348:	40020c00 	.word	0x40020c00
 800134c:	40020400 	.word	0x40020400

08001350 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001350:	b480      	push	{r7}
 8001352:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  while(1)
 8001354:	e7fe      	b.n	8001354 <Error_Handler+0x4>
	...

08001358 <start_midi>:

extern USBH_HandleTypeDef hUsbHostFS;
uint8_t MIDI_RX_Buffer[RX_BUFF_SIZE]; // MIDI reception buffer

void start_midi(void)
{
 8001358:	b580      	push	{r7, lr}
 800135a:	af00      	add	r7, sp, #0
  USBH_MIDI_Receive(&hUsbHostFS, MIDI_RX_Buffer, RX_BUFF_SIZE);
 800135c:	2240      	movs	r2, #64	; 0x40
 800135e:	4903      	ldr	r1, [pc, #12]	; (800136c <start_midi+0x14>)
 8001360:	4803      	ldr	r0, [pc, #12]	; (8001370 <start_midi+0x18>)
 8001362:	f008 fb64 	bl	8009a2e <USBH_MIDI_Receive>
}
 8001366:	bf00      	nop
 8001368:	bd80      	pop	{r7, pc}
 800136a:	bf00      	nop
 800136c:	200022fc 	.word	0x200022fc
 8001370:	200028a4 	.word	0x200028a4

08001374 <USBH_MIDI_ReceiveCallback>:

void USBH_MIDI_ReceiveCallback(USBH_HandleTypeDef *phost) // from usbh.midi.c
{
 8001374:	b580      	push	{r7, lr}
 8001376:	b084      	sub	sp, #16
 8001378:	af00      	add	r7, sp, #0
 800137a:	6078      	str	r0, [r7, #4]
  // each USB midi package is 4 bytes long
  uint16_t numberOfPackets = USBH_MIDI_GetLastReceivedDataSize(&hUsbHostFS) / 4;
 800137c:	481f      	ldr	r0, [pc, #124]	; (80013fc <USBH_MIDI_ReceiveCallback+0x88>)
 800137e:	f008 fb3a 	bl	80099f6 <USBH_MIDI_GetLastReceivedDataSize>
 8001382:	4603      	mov	r3, r0
 8001384:	089b      	lsrs	r3, r3, #2
 8001386:	81bb      	strh	r3, [r7, #12]
  printf("midi received %d packets.\r\n", numberOfPackets);
 8001388:	89bb      	ldrh	r3, [r7, #12]
 800138a:	4619      	mov	r1, r3
 800138c:	481c      	ldr	r0, [pc, #112]	; (8001400 <USBH_MIDI_ReceiveCallback+0x8c>)
 800138e:	f00a fbe9 	bl	800bb64 <iprintf>
  for(uint16_t i = 0; i < numberOfPackets; ++i) {
 8001392:	2300      	movs	r3, #0
 8001394:	81fb      	strh	r3, [r7, #14]
 8001396:	e024      	b.n	80013e2 <USBH_MIDI_ReceiveCallback+0x6e>
    uint8_t cin_cable   = MIDI_RX_Buffer[4*i+0];
 8001398:	89fb      	ldrh	r3, [r7, #14]
 800139a:	009b      	lsls	r3, r3, #2
 800139c:	4a19      	ldr	r2, [pc, #100]	; (8001404 <USBH_MIDI_ReceiveCallback+0x90>)
 800139e:	5cd3      	ldrb	r3, [r2, r3]
 80013a0:	72fb      	strb	r3, [r7, #11]
    uint8_t midi_cmd    = MIDI_RX_Buffer[4*i+1];
 80013a2:	89fb      	ldrh	r3, [r7, #14]
 80013a4:	009b      	lsls	r3, r3, #2
 80013a6:	3301      	adds	r3, #1
 80013a8:	4a16      	ldr	r2, [pc, #88]	; (8001404 <USBH_MIDI_ReceiveCallback+0x90>)
 80013aa:	5cd3      	ldrb	r3, [r2, r3]
 80013ac:	72bb      	strb	r3, [r7, #10]
    uint8_t midi_param0 = MIDI_RX_Buffer[4*i+2];
 80013ae:	89fb      	ldrh	r3, [r7, #14]
 80013b0:	009b      	lsls	r3, r3, #2
 80013b2:	3302      	adds	r3, #2
 80013b4:	4a13      	ldr	r2, [pc, #76]	; (8001404 <USBH_MIDI_ReceiveCallback+0x90>)
 80013b6:	5cd3      	ldrb	r3, [r2, r3]
 80013b8:	727b      	strb	r3, [r7, #9]
    uint8_t midi_param1 = MIDI_RX_Buffer[4*i+3];
 80013ba:	89fb      	ldrh	r3, [r7, #14]
 80013bc:	009b      	lsls	r3, r3, #2
 80013be:	3303      	adds	r3, #3
 80013c0:	4a10      	ldr	r2, [pc, #64]	; (8001404 <USBH_MIDI_ReceiveCallback+0x90>)
 80013c2:	5cd3      	ldrb	r3, [r2, r3]
 80013c4:	723b      	strb	r3, [r7, #8]
    if(cin_cable == (uint8_t)0) { //?
 80013c6:	7afb      	ldrb	r3, [r7, #11]
 80013c8:	2b00      	cmp	r3, #0
 80013ca:	d006      	beq.n	80013da <USBH_MIDI_ReceiveCallback+0x66>
      continue;
    }
    decode_midi(midi_cmd, midi_param0, midi_param1);
 80013cc:	7abb      	ldrb	r3, [r7, #10]
 80013ce:	7a79      	ldrb	r1, [r7, #9]
 80013d0:	7a3a      	ldrb	r2, [r7, #8]
 80013d2:	4618      	mov	r0, r3
 80013d4:	f000 f818 	bl	8001408 <decode_midi>
 80013d8:	e000      	b.n	80013dc <USBH_MIDI_ReceiveCallback+0x68>
      continue;
 80013da:	bf00      	nop
  for(uint16_t i = 0; i < numberOfPackets; ++i) {
 80013dc:	89fb      	ldrh	r3, [r7, #14]
 80013de:	3301      	adds	r3, #1
 80013e0:	81fb      	strh	r3, [r7, #14]
 80013e2:	89fa      	ldrh	r2, [r7, #14]
 80013e4:	89bb      	ldrh	r3, [r7, #12]
 80013e6:	429a      	cmp	r2, r3
 80013e8:	d3d6      	bcc.n	8001398 <USBH_MIDI_ReceiveCallback+0x24>
  }
  // start a new reception
  USBH_MIDI_Receive(&hUsbHostFS, MIDI_RX_Buffer, RX_BUFF_SIZE);
 80013ea:	2240      	movs	r2, #64	; 0x40
 80013ec:	4905      	ldr	r1, [pc, #20]	; (8001404 <USBH_MIDI_ReceiveCallback+0x90>)
 80013ee:	4803      	ldr	r0, [pc, #12]	; (80013fc <USBH_MIDI_ReceiveCallback+0x88>)
 80013f0:	f008 fb1d 	bl	8009a2e <USBH_MIDI_Receive>
}
 80013f4:	bf00      	nop
 80013f6:	3710      	adds	r7, #16
 80013f8:	46bd      	mov	sp, r7
 80013fa:	bd80      	pop	{r7, pc}
 80013fc:	200028a4 	.word	0x200028a4
 8001400:	0800e780 	.word	0x0800e780
 8001404:	200022fc 	.word	0x200022fc

08001408 <decode_midi>:

// decode midi input, react to note on/off commands
void decode_midi(uint8_t midi_cmd, uint8_t midi_param0, uint8_t midi_param1)
{
 8001408:	b580      	push	{r7, lr}
 800140a:	b082      	sub	sp, #8
 800140c:	af00      	add	r7, sp, #0
 800140e:	4603      	mov	r3, r0
 8001410:	71fb      	strb	r3, [r7, #7]
 8001412:	460b      	mov	r3, r1
 8001414:	71bb      	strb	r3, [r7, #6]
 8001416:	4613      	mov	r3, r2
 8001418:	717b      	strb	r3, [r7, #5]

  switch(midi_cmd & 0xf0) {
 800141a:	79fb      	ldrb	r3, [r7, #7]
 800141c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001420:	2b80      	cmp	r3, #128	; 0x80
 8001422:	d002      	beq.n	800142a <decode_midi+0x22>
 8001424:	2b90      	cmp	r3, #144	; 0x90
 8001426:	d007      	beq.n	8001438 <decode_midi+0x30>
  case 0xF0: // (non-musical commands)
    printf("%d: %02x %02x %02x\r\n", i, midi_cmd, midi_param0, midi_param1);
    printf("command not handled\r\n");
    break;*/
  }
}
 8001428:	e00d      	b.n	8001446 <decode_midi+0x3e>
    note_off(midi_cmd, midi_param0, midi_param1);
 800142a:	79fb      	ldrb	r3, [r7, #7]
 800142c:	79b9      	ldrb	r1, [r7, #6]
 800142e:	797a      	ldrb	r2, [r7, #5]
 8001430:	4618      	mov	r0, r3
 8001432:	f000 fa6f 	bl	8001914 <note_off>
    break;
 8001436:	e006      	b.n	8001446 <decode_midi+0x3e>
    note_on(midi_cmd, midi_param0, midi_param1);
 8001438:	79fb      	ldrb	r3, [r7, #7]
 800143a:	79b9      	ldrb	r1, [r7, #6]
 800143c:	797a      	ldrb	r2, [r7, #5]
 800143e:	4618      	mov	r0, r3
 8001440:	f000 fa24 	bl	800188c <note_on>
    break;
 8001444:	bf00      	nop
}
 8001446:	bf00      	nop
 8001448:	3708      	adds	r7, #8
 800144a:	46bd      	mov	sp, r7
 800144c:	bd80      	pop	{r7, pc}
	...

08001450 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001450:	b580      	push	{r7, lr}
 8001452:	b082      	sub	sp, #8
 8001454:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001456:	2300      	movs	r3, #0
 8001458:	607b      	str	r3, [r7, #4]
 800145a:	4b10      	ldr	r3, [pc, #64]	; (800149c <HAL_MspInit+0x4c>)
 800145c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800145e:	4a0f      	ldr	r2, [pc, #60]	; (800149c <HAL_MspInit+0x4c>)
 8001460:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001464:	6453      	str	r3, [r2, #68]	; 0x44
 8001466:	4b0d      	ldr	r3, [pc, #52]	; (800149c <HAL_MspInit+0x4c>)
 8001468:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800146a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800146e:	607b      	str	r3, [r7, #4]
 8001470:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001472:	2300      	movs	r3, #0
 8001474:	603b      	str	r3, [r7, #0]
 8001476:	4b09      	ldr	r3, [pc, #36]	; (800149c <HAL_MspInit+0x4c>)
 8001478:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800147a:	4a08      	ldr	r2, [pc, #32]	; (800149c <HAL_MspInit+0x4c>)
 800147c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001480:	6413      	str	r3, [r2, #64]	; 0x40
 8001482:	4b06      	ldr	r3, [pc, #24]	; (800149c <HAL_MspInit+0x4c>)
 8001484:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001486:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800148a:	603b      	str	r3, [r7, #0]
 800148c:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 800148e:	2007      	movs	r0, #7
 8001490:	f001 ff0a 	bl	80032a8 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001494:	bf00      	nop
 8001496:	3708      	adds	r7, #8
 8001498:	46bd      	mov	sp, r7
 800149a:	bd80      	pop	{r7, pc}
 800149c:	40023800 	.word	0x40023800

080014a0 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80014a0:	b580      	push	{r7, lr}
 80014a2:	b08a      	sub	sp, #40	; 0x28
 80014a4:	af00      	add	r7, sp, #0
 80014a6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014a8:	f107 0314 	add.w	r3, r7, #20
 80014ac:	2200      	movs	r2, #0
 80014ae:	601a      	str	r2, [r3, #0]
 80014b0:	605a      	str	r2, [r3, #4]
 80014b2:	609a      	str	r2, [r3, #8]
 80014b4:	60da      	str	r2, [r3, #12]
 80014b6:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 80014b8:	687b      	ldr	r3, [r7, #4]
 80014ba:	681b      	ldr	r3, [r3, #0]
 80014bc:	4a19      	ldr	r2, [pc, #100]	; (8001524 <HAL_I2C_MspInit+0x84>)
 80014be:	4293      	cmp	r3, r2
 80014c0:	d12c      	bne.n	800151c <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80014c2:	2300      	movs	r3, #0
 80014c4:	613b      	str	r3, [r7, #16]
 80014c6:	4b18      	ldr	r3, [pc, #96]	; (8001528 <HAL_I2C_MspInit+0x88>)
 80014c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014ca:	4a17      	ldr	r2, [pc, #92]	; (8001528 <HAL_I2C_MspInit+0x88>)
 80014cc:	f043 0302 	orr.w	r3, r3, #2
 80014d0:	6313      	str	r3, [r2, #48]	; 0x30
 80014d2:	4b15      	ldr	r3, [pc, #84]	; (8001528 <HAL_I2C_MspInit+0x88>)
 80014d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014d6:	f003 0302 	and.w	r3, r3, #2
 80014da:	613b      	str	r3, [r7, #16]
 80014dc:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = Audio_SDL_Pin|Audio_SDA_Pin;
 80014de:	f44f 7310 	mov.w	r3, #576	; 0x240
 80014e2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80014e4:	2312      	movs	r3, #18
 80014e6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014e8:	2300      	movs	r3, #0
 80014ea:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80014ec:	2303      	movs	r3, #3
 80014ee:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80014f0:	2304      	movs	r3, #4
 80014f2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80014f4:	f107 0314 	add.w	r3, r7, #20
 80014f8:	4619      	mov	r1, r3
 80014fa:	480c      	ldr	r0, [pc, #48]	; (800152c <HAL_I2C_MspInit+0x8c>)
 80014fc:	f002 fae4 	bl	8003ac8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001500:	2300      	movs	r3, #0
 8001502:	60fb      	str	r3, [r7, #12]
 8001504:	4b08      	ldr	r3, [pc, #32]	; (8001528 <HAL_I2C_MspInit+0x88>)
 8001506:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001508:	4a07      	ldr	r2, [pc, #28]	; (8001528 <HAL_I2C_MspInit+0x88>)
 800150a:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800150e:	6413      	str	r3, [r2, #64]	; 0x40
 8001510:	4b05      	ldr	r3, [pc, #20]	; (8001528 <HAL_I2C_MspInit+0x88>)
 8001512:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001514:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001518:	60fb      	str	r3, [r7, #12]
 800151a:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 800151c:	bf00      	nop
 800151e:	3728      	adds	r7, #40	; 0x28
 8001520:	46bd      	mov	sp, r7
 8001522:	bd80      	pop	{r7, pc}
 8001524:	40005400 	.word	0x40005400
 8001528:	40023800 	.word	0x40023800
 800152c:	40020400 	.word	0x40020400

08001530 <HAL_I2C_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
{
 8001530:	b580      	push	{r7, lr}
 8001532:	b082      	sub	sp, #8
 8001534:	af00      	add	r7, sp, #0
 8001536:	6078      	str	r0, [r7, #4]
  if(hi2c->Instance==I2C1)
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	681b      	ldr	r3, [r3, #0]
 800153c:	4a0a      	ldr	r2, [pc, #40]	; (8001568 <HAL_I2C_MspDeInit+0x38>)
 800153e:	4293      	cmp	r3, r2
 8001540:	d10e      	bne.n	8001560 <HAL_I2C_MspDeInit+0x30>
  {
  /* USER CODE BEGIN I2C1_MspDeInit 0 */

  /* USER CODE END I2C1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C1_CLK_DISABLE();
 8001542:	4b0a      	ldr	r3, [pc, #40]	; (800156c <HAL_I2C_MspDeInit+0x3c>)
 8001544:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001546:	4a09      	ldr	r2, [pc, #36]	; (800156c <HAL_I2C_MspDeInit+0x3c>)
 8001548:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800154c:	6413      	str	r3, [r2, #64]	; 0x40

    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    HAL_GPIO_DeInit(Audio_SDL_GPIO_Port, Audio_SDL_Pin);
 800154e:	2140      	movs	r1, #64	; 0x40
 8001550:	4807      	ldr	r0, [pc, #28]	; (8001570 <HAL_I2C_MspDeInit+0x40>)
 8001552:	f002 fc55 	bl	8003e00 <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(Audio_SDA_GPIO_Port, Audio_SDA_Pin);
 8001556:	f44f 7100 	mov.w	r1, #512	; 0x200
 800155a:	4805      	ldr	r0, [pc, #20]	; (8001570 <HAL_I2C_MspDeInit+0x40>)
 800155c:	f002 fc50 	bl	8003e00 <HAL_GPIO_DeInit>
  /* USER CODE BEGIN I2C1_MspDeInit 1 */

  /* USER CODE END I2C1_MspDeInit 1 */
  }

}
 8001560:	bf00      	nop
 8001562:	3708      	adds	r7, #8
 8001564:	46bd      	mov	sp, r7
 8001566:	bd80      	pop	{r7, pc}
 8001568:	40005400 	.word	0x40005400
 800156c:	40023800 	.word	0x40023800
 8001570:	40020400 	.word	0x40020400

08001574 <HAL_I2S_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2s: I2S handle pointer
* @retval None
*/
void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
{
 8001574:	b580      	push	{r7, lr}
 8001576:	b08e      	sub	sp, #56	; 0x38
 8001578:	af00      	add	r7, sp, #0
 800157a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800157c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001580:	2200      	movs	r2, #0
 8001582:	601a      	str	r2, [r3, #0]
 8001584:	605a      	str	r2, [r3, #4]
 8001586:	609a      	str	r2, [r3, #8]
 8001588:	60da      	str	r2, [r3, #12]
 800158a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800158c:	f107 0314 	add.w	r3, r7, #20
 8001590:	2200      	movs	r2, #0
 8001592:	601a      	str	r2, [r3, #0]
 8001594:	605a      	str	r2, [r3, #4]
 8001596:	609a      	str	r2, [r3, #8]
 8001598:	60da      	str	r2, [r3, #12]
  if(hi2s->Instance==SPI3)
 800159a:	687b      	ldr	r3, [r7, #4]
 800159c:	681b      	ldr	r3, [r3, #0]
 800159e:	4a4e      	ldr	r2, [pc, #312]	; (80016d8 <HAL_I2S_MspInit+0x164>)
 80015a0:	4293      	cmp	r3, r2
 80015a2:	f040 8094 	bne.w	80016ce <HAL_I2S_MspInit+0x15a>

  /* USER CODE END SPI3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 80015a6:	2301      	movs	r3, #1
 80015a8:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.PLLI2S.PLLI2SN = 50;
 80015aa:	2332      	movs	r3, #50	; 0x32
 80015ac:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 80015ae:	2302      	movs	r3, #2
 80015b0:	61fb      	str	r3, [r7, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80015b2:	f107 0314 	add.w	r3, r7, #20
 80015b6:	4618      	mov	r0, r3
 80015b8:	f006 fc5a 	bl	8007e70 <HAL_RCCEx_PeriphCLKConfig>
 80015bc:	4603      	mov	r3, r0
 80015be:	2b00      	cmp	r3, #0
 80015c0:	d001      	beq.n	80015c6 <HAL_I2S_MspInit+0x52>
    {
      Error_Handler();
 80015c2:	f7ff fec5 	bl	8001350 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 80015c6:	2300      	movs	r3, #0
 80015c8:	613b      	str	r3, [r7, #16]
 80015ca:	4b44      	ldr	r3, [pc, #272]	; (80016dc <HAL_I2S_MspInit+0x168>)
 80015cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015ce:	4a43      	ldr	r2, [pc, #268]	; (80016dc <HAL_I2S_MspInit+0x168>)
 80015d0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80015d4:	6413      	str	r3, [r2, #64]	; 0x40
 80015d6:	4b41      	ldr	r3, [pc, #260]	; (80016dc <HAL_I2S_MspInit+0x168>)
 80015d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015da:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80015de:	613b      	str	r3, [r7, #16]
 80015e0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80015e2:	2300      	movs	r3, #0
 80015e4:	60fb      	str	r3, [r7, #12]
 80015e6:	4b3d      	ldr	r3, [pc, #244]	; (80016dc <HAL_I2S_MspInit+0x168>)
 80015e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015ea:	4a3c      	ldr	r2, [pc, #240]	; (80016dc <HAL_I2S_MspInit+0x168>)
 80015ec:	f043 0301 	orr.w	r3, r3, #1
 80015f0:	6313      	str	r3, [r2, #48]	; 0x30
 80015f2:	4b3a      	ldr	r3, [pc, #232]	; (80016dc <HAL_I2S_MspInit+0x168>)
 80015f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015f6:	f003 0301 	and.w	r3, r3, #1
 80015fa:	60fb      	str	r3, [r7, #12]
 80015fc:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80015fe:	2300      	movs	r3, #0
 8001600:	60bb      	str	r3, [r7, #8]
 8001602:	4b36      	ldr	r3, [pc, #216]	; (80016dc <HAL_I2S_MspInit+0x168>)
 8001604:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001606:	4a35      	ldr	r2, [pc, #212]	; (80016dc <HAL_I2S_MspInit+0x168>)
 8001608:	f043 0304 	orr.w	r3, r3, #4
 800160c:	6313      	str	r3, [r2, #48]	; 0x30
 800160e:	4b33      	ldr	r3, [pc, #204]	; (80016dc <HAL_I2S_MspInit+0x168>)
 8001610:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001612:	f003 0304 	and.w	r3, r3, #4
 8001616:	60bb      	str	r3, [r7, #8]
 8001618:	68bb      	ldr	r3, [r7, #8]
    PA4     ------> I2S3_WS
    PC7     ------> I2S3_MCK
    PC10     ------> I2S3_CK
    PC12     ------> I2S3_SD
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 800161a:	2310      	movs	r3, #16
 800161c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800161e:	2302      	movs	r3, #2
 8001620:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001622:	2300      	movs	r3, #0
 8001624:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001626:	2300      	movs	r3, #0
 8001628:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 800162a:	2306      	movs	r3, #6
 800162c:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800162e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001632:	4619      	mov	r1, r3
 8001634:	482a      	ldr	r0, [pc, #168]	; (80016e0 <HAL_I2S_MspInit+0x16c>)
 8001636:	f002 fa47 	bl	8003ac8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_10|GPIO_PIN_12;
 800163a:	f44f 53a4 	mov.w	r3, #5248	; 0x1480
 800163e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001640:	2302      	movs	r3, #2
 8001642:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001644:	2300      	movs	r3, #0
 8001646:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001648:	2300      	movs	r3, #0
 800164a:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 800164c:	2306      	movs	r3, #6
 800164e:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001650:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001654:	4619      	mov	r1, r3
 8001656:	4823      	ldr	r0, [pc, #140]	; (80016e4 <HAL_I2S_MspInit+0x170>)
 8001658:	f002 fa36 	bl	8003ac8 <HAL_GPIO_Init>

    /* I2S3 DMA Init */
    /* SPI3_TX Init */
    hdma_spi3_tx.Instance = DMA1_Stream5;
 800165c:	4b22      	ldr	r3, [pc, #136]	; (80016e8 <HAL_I2S_MspInit+0x174>)
 800165e:	4a23      	ldr	r2, [pc, #140]	; (80016ec <HAL_I2S_MspInit+0x178>)
 8001660:	601a      	str	r2, [r3, #0]
    hdma_spi3_tx.Init.Channel = DMA_CHANNEL_0;
 8001662:	4b21      	ldr	r3, [pc, #132]	; (80016e8 <HAL_I2S_MspInit+0x174>)
 8001664:	2200      	movs	r2, #0
 8001666:	605a      	str	r2, [r3, #4]
    hdma_spi3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001668:	4b1f      	ldr	r3, [pc, #124]	; (80016e8 <HAL_I2S_MspInit+0x174>)
 800166a:	2240      	movs	r2, #64	; 0x40
 800166c:	609a      	str	r2, [r3, #8]
    hdma_spi3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800166e:	4b1e      	ldr	r3, [pc, #120]	; (80016e8 <HAL_I2S_MspInit+0x174>)
 8001670:	2200      	movs	r2, #0
 8001672:	60da      	str	r2, [r3, #12]
    hdma_spi3_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001674:	4b1c      	ldr	r3, [pc, #112]	; (80016e8 <HAL_I2S_MspInit+0x174>)
 8001676:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800167a:	611a      	str	r2, [r3, #16]
    hdma_spi3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800167c:	4b1a      	ldr	r3, [pc, #104]	; (80016e8 <HAL_I2S_MspInit+0x174>)
 800167e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001682:	615a      	str	r2, [r3, #20]
    hdma_spi3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001684:	4b18      	ldr	r3, [pc, #96]	; (80016e8 <HAL_I2S_MspInit+0x174>)
 8001686:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800168a:	619a      	str	r2, [r3, #24]
    hdma_spi3_tx.Init.Mode = DMA_CIRCULAR;
 800168c:	4b16      	ldr	r3, [pc, #88]	; (80016e8 <HAL_I2S_MspInit+0x174>)
 800168e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001692:	61da      	str	r2, [r3, #28]
    hdma_spi3_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001694:	4b14      	ldr	r3, [pc, #80]	; (80016e8 <HAL_I2S_MspInit+0x174>)
 8001696:	2200      	movs	r2, #0
 8001698:	621a      	str	r2, [r3, #32]
    hdma_spi3_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 800169a:	4b13      	ldr	r3, [pc, #76]	; (80016e8 <HAL_I2S_MspInit+0x174>)
 800169c:	2204      	movs	r2, #4
 800169e:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_spi3_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_HALFFULL;
 80016a0:	4b11      	ldr	r3, [pc, #68]	; (80016e8 <HAL_I2S_MspInit+0x174>)
 80016a2:	2201      	movs	r2, #1
 80016a4:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_spi3_tx.Init.MemBurst = DMA_MBURST_SINGLE;
 80016a6:	4b10      	ldr	r3, [pc, #64]	; (80016e8 <HAL_I2S_MspInit+0x174>)
 80016a8:	2200      	movs	r2, #0
 80016aa:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_spi3_tx.Init.PeriphBurst = DMA_PBURST_SINGLE;
 80016ac:	4b0e      	ldr	r3, [pc, #56]	; (80016e8 <HAL_I2S_MspInit+0x174>)
 80016ae:	2200      	movs	r2, #0
 80016b0:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_spi3_tx) != HAL_OK)
 80016b2:	480d      	ldr	r0, [pc, #52]	; (80016e8 <HAL_I2S_MspInit+0x174>)
 80016b4:	f001 fe3a 	bl	800332c <HAL_DMA_Init>
 80016b8:	4603      	mov	r3, r0
 80016ba:	2b00      	cmp	r3, #0
 80016bc:	d001      	beq.n	80016c2 <HAL_I2S_MspInit+0x14e>
    {
      Error_Handler();
 80016be:	f7ff fe47 	bl	8001350 <Error_Handler>
    }

    __HAL_LINKDMA(hi2s,hdmatx,hdma_spi3_tx);
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	4a08      	ldr	r2, [pc, #32]	; (80016e8 <HAL_I2S_MspInit+0x174>)
 80016c6:	639a      	str	r2, [r3, #56]	; 0x38
 80016c8:	4a07      	ldr	r2, [pc, #28]	; (80016e8 <HAL_I2S_MspInit+0x174>)
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 80016ce:	bf00      	nop
 80016d0:	3738      	adds	r7, #56	; 0x38
 80016d2:	46bd      	mov	sp, r7
 80016d4:	bd80      	pop	{r7, pc}
 80016d6:	bf00      	nop
 80016d8:	40003c00 	.word	0x40003c00
 80016dc:	40023800 	.word	0x40023800
 80016e0:	40020000 	.word	0x40020000
 80016e4:	40020800 	.word	0x40020800
 80016e8:	20002210 	.word	0x20002210
 80016ec:	40026088 	.word	0x40026088

080016f0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80016f0:	b580      	push	{r7, lr}
 80016f2:	b08a      	sub	sp, #40	; 0x28
 80016f4:	af00      	add	r7, sp, #0
 80016f6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016f8:	f107 0314 	add.w	r3, r7, #20
 80016fc:	2200      	movs	r2, #0
 80016fe:	601a      	str	r2, [r3, #0]
 8001700:	605a      	str	r2, [r3, #4]
 8001702:	609a      	str	r2, [r3, #8]
 8001704:	60da      	str	r2, [r3, #12]
 8001706:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	681b      	ldr	r3, [r3, #0]
 800170c:	4a19      	ldr	r2, [pc, #100]	; (8001774 <HAL_UART_MspInit+0x84>)
 800170e:	4293      	cmp	r3, r2
 8001710:	d12b      	bne.n	800176a <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001712:	2300      	movs	r3, #0
 8001714:	613b      	str	r3, [r7, #16]
 8001716:	4b18      	ldr	r3, [pc, #96]	; (8001778 <HAL_UART_MspInit+0x88>)
 8001718:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800171a:	4a17      	ldr	r2, [pc, #92]	; (8001778 <HAL_UART_MspInit+0x88>)
 800171c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001720:	6413      	str	r3, [r2, #64]	; 0x40
 8001722:	4b15      	ldr	r3, [pc, #84]	; (8001778 <HAL_UART_MspInit+0x88>)
 8001724:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001726:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800172a:	613b      	str	r3, [r7, #16]
 800172c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800172e:	2300      	movs	r3, #0
 8001730:	60fb      	str	r3, [r7, #12]
 8001732:	4b11      	ldr	r3, [pc, #68]	; (8001778 <HAL_UART_MspInit+0x88>)
 8001734:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001736:	4a10      	ldr	r2, [pc, #64]	; (8001778 <HAL_UART_MspInit+0x88>)
 8001738:	f043 0301 	orr.w	r3, r3, #1
 800173c:	6313      	str	r3, [r2, #48]	; 0x30
 800173e:	4b0e      	ldr	r3, [pc, #56]	; (8001778 <HAL_UART_MspInit+0x88>)
 8001740:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001742:	f003 0301 	and.w	r3, r3, #1
 8001746:	60fb      	str	r3, [r7, #12]
 8001748:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800174a:	230c      	movs	r3, #12
 800174c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800174e:	2302      	movs	r3, #2
 8001750:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001752:	2300      	movs	r3, #0
 8001754:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001756:	2303      	movs	r3, #3
 8001758:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800175a:	2307      	movs	r3, #7
 800175c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800175e:	f107 0314 	add.w	r3, r7, #20
 8001762:	4619      	mov	r1, r3
 8001764:	4805      	ldr	r0, [pc, #20]	; (800177c <HAL_UART_MspInit+0x8c>)
 8001766:	f002 f9af 	bl	8003ac8 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 800176a:	bf00      	nop
 800176c:	3728      	adds	r7, #40	; 0x28
 800176e:	46bd      	mov	sp, r7
 8001770:	bd80      	pop	{r7, pc}
 8001772:	bf00      	nop
 8001774:	40004400 	.word	0x40004400
 8001778:	40023800 	.word	0x40023800
 800177c:	40020000 	.word	0x40020000

08001780 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001780:	b480      	push	{r7}
 8001782:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001784:	e7fe      	b.n	8001784 <NMI_Handler+0x4>

08001786 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001786:	b480      	push	{r7}
 8001788:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800178a:	e7fe      	b.n	800178a <HardFault_Handler+0x4>

0800178c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800178c:	b480      	push	{r7}
 800178e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001790:	e7fe      	b.n	8001790 <MemManage_Handler+0x4>

08001792 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001792:	b480      	push	{r7}
 8001794:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001796:	e7fe      	b.n	8001796 <BusFault_Handler+0x4>

08001798 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001798:	b480      	push	{r7}
 800179a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800179c:	e7fe      	b.n	800179c <UsageFault_Handler+0x4>

0800179e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800179e:	b480      	push	{r7}
 80017a0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80017a2:	bf00      	nop
 80017a4:	46bd      	mov	sp, r7
 80017a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017aa:	4770      	bx	lr

080017ac <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80017ac:	b480      	push	{r7}
 80017ae:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80017b0:	bf00      	nop
 80017b2:	46bd      	mov	sp, r7
 80017b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017b8:	4770      	bx	lr

080017ba <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80017ba:	b480      	push	{r7}
 80017bc:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80017be:	bf00      	nop
 80017c0:	46bd      	mov	sp, r7
 80017c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017c6:	4770      	bx	lr

080017c8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80017c8:	b580      	push	{r7, lr}
 80017ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80017cc:	f001 fc58 	bl	8003080 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80017d0:	bf00      	nop
 80017d2:	bd80      	pop	{r7, pc}

080017d4 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 80017d4:	b580      	push	{r7, lr}
 80017d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi3_tx);
 80017d8:	4802      	ldr	r0, [pc, #8]	; (80017e4 <DMA1_Stream5_IRQHandler+0x10>)
 80017da:	f001 ff0b 	bl	80035f4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 80017de:	bf00      	nop
 80017e0:	bd80      	pop	{r7, pc}
 80017e2:	bf00      	nop
 80017e4:	20002210 	.word	0x20002210

080017e8 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 80017e8:	b580      	push	{r7, lr}
 80017ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_HCD_IRQHandler(&hhcd_USB_OTG_FS);
 80017ec:	4802      	ldr	r0, [pc, #8]	; (80017f8 <OTG_FS_IRQHandler+0x10>)
 80017ee:	f002 fe87 	bl	8004500 <HAL_HCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 80017f2:	bf00      	nop
 80017f4:	bd80      	pop	{r7, pc}
 80017f6:	bf00      	nop
 80017f8:	20002d4c 	.word	0x20002d4c

080017fc <synth_init>:
//void audio_init(void);
//void update_audio_buffer(uint32_t start_frame, uint32_t num_frames);


void synth_init()
{
 80017fc:	b580      	push	{r7, lr}
 80017fe:	b082      	sub	sp, #8
 8001800:	af00      	add	r7, sp, #0

  the_synth.voices = DEFAULT_VOICES;
 8001802:	4b13      	ldr	r3, [pc, #76]	; (8001850 <synth_init+0x54>)
 8001804:	2202      	movs	r2, #2
 8001806:	705a      	strb	r2, [r3, #1]
  the_synth.wave = DEFAULT_WAVE;
 8001808:	4b11      	ldr	r3, [pc, #68]	; (8001850 <synth_init+0x54>)
 800180a:	2201      	movs	r2, #1
 800180c:	701a      	strb	r2, [r3, #0]
/*  the_synth.attack = DEFAULT_ATTACK;
  the_synth.decay = DEFAULT_DECAY;
  the_synth.sustain = DEFAULT_SUSTAIN;
  the_synth.release = DEFAULT_RELEASE;
  the_synth.scale = DEFAULT_SCALE;*/
  for(int i=0; i < MAX_VOICES; i++) {
 800180e:	2300      	movs	r3, #0
 8001810:	607b      	str	r3, [r7, #4]
 8001812:	e010      	b.n	8001836 <synth_init+0x3a>
    wavetable_init( &(the_synth.wavetables[i]), the_synth.wave );
 8001814:	687a      	ldr	r2, [r7, #4]
 8001816:	4613      	mov	r3, r2
 8001818:	009b      	lsls	r3, r3, #2
 800181a:	4413      	add	r3, r2
 800181c:	009b      	lsls	r3, r3, #2
 800181e:	4a0c      	ldr	r2, [pc, #48]	; (8001850 <synth_init+0x54>)
 8001820:	4413      	add	r3, r2
 8001822:	3304      	adds	r3, #4
 8001824:	4a0a      	ldr	r2, [pc, #40]	; (8001850 <synth_init+0x54>)
 8001826:	7812      	ldrb	r2, [r2, #0]
 8001828:	4611      	mov	r1, r2
 800182a:	4618      	mov	r0, r3
 800182c:	f000 fbec 	bl	8002008 <wavetable_init>
  for(int i=0; i < MAX_VOICES; i++) {
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	3301      	adds	r3, #1
 8001834:	607b      	str	r3, [r7, #4]
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	2b01      	cmp	r3, #1
 800183a:	ddeb      	ble.n	8001814 <synth_init+0x18>
    Error_Handler();
  }
  reverb_init(the_synth.reverb, the_synth.wet, the_synth.delay);
*/

  the_synth.synth_time = 0.0;
 800183c:	4b04      	ldr	r3, [pc, #16]	; (8001850 <synth_init+0x54>)
 800183e:	f04f 0200 	mov.w	r2, #0
 8001842:	62da      	str	r2, [r3, #44]	; 0x2c

  audio_init();
 8001844:	f000 f806 	bl	8001854 <audio_init>

}
 8001848:	bf00      	nop
 800184a:	3708      	adds	r7, #8
 800184c:	46bd      	mov	sp, r7
 800184e:	bd80      	pop	{r7, pc}
 8001850:	2000233c 	.word	0x2000233c

08001854 <audio_init>:
}*/

// ======================================================================
// Call this after synthesizer has been initialized
void audio_init(void)
{
 8001854:	b580      	push	{r7, lr}
 8001856:	af00      	add	r7, sp, #0
  update_audio_buffer(0, AUDIO_BUFFER_FRAMES);
 8001858:	f44f 7180 	mov.w	r1, #256	; 0x100
 800185c:	2000      	movs	r0, #0
 800185e:	f000 f89b 	bl	8001998 <update_audio_buffer>

  if(BSP_AUDIO_OUT_Init(OUTPUT_DEVICE_HEADPHONE, HARDWARE_VOLUME, FRAME_RATE) != AUDIO_OK) {
 8001862:	f64b 3280 	movw	r2, #48000	; 0xbb80
 8001866:	2156      	movs	r1, #86	; 0x56
 8001868:	2002      	movs	r0, #2
 800186a:	f001 f96b 	bl	8002b44 <BSP_AUDIO_OUT_Init>
 800186e:	4603      	mov	r3, r0
 8001870:	2b00      	cmp	r3, #0
 8001872:	d001      	beq.n	8001878 <audio_init+0x24>
    Error_Handler();
 8001874:	f7ff fd6c 	bl	8001350 <Error_Handler>
  }

  // tell the chip to start DMA from audio_buffer
  BSP_AUDIO_OUT_Play(&(audio_buffer[0]), AUDIO_BUFFER_BYTES);
 8001878:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800187c:	4802      	ldr	r0, [pc, #8]	; (8001888 <audio_init+0x34>)
 800187e:	f001 f9af 	bl	8002be0 <BSP_AUDIO_OUT_Play>

}
 8001882:	bf00      	nop
 8001884:	bd80      	pop	{r7, pc}
 8001886:	bf00      	nop
 8001888:	2000236c 	.word	0x2000236c

0800188c <note_on>:
    //adsr_reset(&(the_synth.envelopes[i]));
  }
}

void note_on(uint8_t midi_cmd, uint8_t midi_param0, uint8_t midi_param1)
{
 800188c:	b580      	push	{r7, lr}
 800188e:	b084      	sub	sp, #16
 8001890:	af00      	add	r7, sp, #0
 8001892:	4603      	mov	r3, r0
 8001894:	71fb      	strb	r3, [r7, #7]
 8001896:	460b      	mov	r3, r1
 8001898:	71bb      	strb	r3, [r7, #6]
 800189a:	4613      	mov	r3, r2
 800189c:	717b      	strb	r3, [r7, #5]

	BSP_AUDIO_OUT_Resume();
 800189e:	f001 f9df 	bl	8002c60 <BSP_AUDIO_OUT_Resume>
  int8_t cur_idx = MAX_VOICES;
 80018a2:	2302      	movs	r3, #2
 80018a4:	73fb      	strb	r3, [r7, #15]
  for(int8_t j = 0; j < MAX_VOICES; j++) {
 80018a6:	2300      	movs	r3, #0
 80018a8:	73bb      	strb	r3, [r7, #14]
 80018aa:	e015      	b.n	80018d8 <note_on+0x4c>
    //if(adsr_active(&(the_synth.envelopes[j]), the_synth.synth_time) == 0) {
	if(the_synth.wavetables[j].pitch == 0) {
 80018ac:	f997 200e 	ldrsb.w	r2, [r7, #14]
 80018b0:	4917      	ldr	r1, [pc, #92]	; (8001910 <note_on+0x84>)
 80018b2:	4613      	mov	r3, r2
 80018b4:	009b      	lsls	r3, r3, #2
 80018b6:	4413      	add	r3, r2
 80018b8:	009b      	lsls	r3, r3, #2
 80018ba:	440b      	add	r3, r1
 80018bc:	3310      	adds	r3, #16
 80018be:	f993 3000 	ldrsb.w	r3, [r3]
 80018c2:	2b00      	cmp	r3, #0
 80018c4:	d102      	bne.n	80018cc <note_on+0x40>
      // Find a space to store the note
      cur_idx = j;
 80018c6:	7bbb      	ldrb	r3, [r7, #14]
 80018c8:	73fb      	strb	r3, [r7, #15]
      break;
 80018ca:	e009      	b.n	80018e0 <note_on+0x54>
  for(int8_t j = 0; j < MAX_VOICES; j++) {
 80018cc:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80018d0:	b2db      	uxtb	r3, r3
 80018d2:	3301      	adds	r3, #1
 80018d4:	b2db      	uxtb	r3, r3
 80018d6:	73bb      	strb	r3, [r7, #14]
 80018d8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80018dc:	2b01      	cmp	r3, #1
 80018de:	dde5      	ble.n	80018ac <note_on+0x20>
    }
  }
  if(cur_idx < MAX_VOICES) {
 80018e0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80018e4:	2b01      	cmp	r3, #1
 80018e6:	dc0f      	bgt.n	8001908 <note_on+0x7c>
    wavetable_note_on(&(the_synth.wavetables[cur_idx]), midi_param0, midi_param1);
 80018e8:	f997 200f 	ldrsb.w	r2, [r7, #15]
 80018ec:	4613      	mov	r3, r2
 80018ee:	009b      	lsls	r3, r3, #2
 80018f0:	4413      	add	r3, r2
 80018f2:	009b      	lsls	r3, r3, #2
 80018f4:	4a06      	ldr	r2, [pc, #24]	; (8001910 <note_on+0x84>)
 80018f6:	4413      	add	r3, r2
 80018f8:	3304      	adds	r3, #4
 80018fa:	f997 1006 	ldrsb.w	r1, [r7, #6]
 80018fe:	f997 2005 	ldrsb.w	r2, [r7, #5]
 8001902:	4618      	mov	r0, r3
 8001904:	f000 fbbc 	bl	8002080 <wavetable_note_on>
    //adsr_note_on(&(the_synth.envelopes[cur_idx]), midi_param1, the_synth.synth_time);
  }
/*  else {
    printf("Note on:  [NOPE] %d %d\r\n", midi_param0, midi_param1);
  }*/
}
 8001908:	bf00      	nop
 800190a:	3710      	adds	r7, #16
 800190c:	46bd      	mov	sp, r7
 800190e:	bd80      	pop	{r7, pc}
 8001910:	2000233c 	.word	0x2000233c

08001914 <note_off>:

void note_off(uint8_t midi_cmd, uint8_t midi_param0, uint8_t midi_param1)
{
 8001914:	b580      	push	{r7, lr}
 8001916:	b084      	sub	sp, #16
 8001918:	af00      	add	r7, sp, #0
 800191a:	4603      	mov	r3, r0
 800191c:	71fb      	strb	r3, [r7, #7]
 800191e:	460b      	mov	r3, r1
 8001920:	71bb      	strb	r3, [r7, #6]
 8001922:	4613      	mov	r3, r2
 8001924:	717b      	strb	r3, [r7, #5]
	BSP_AUDIO_OUT_Pause();
 8001926:	f001 f985 	bl	8002c34 <BSP_AUDIO_OUT_Pause>
  int8_t cur_idx = MAX_VOICES;
 800192a:	2302      	movs	r3, #2
 800192c:	73fb      	strb	r3, [r7, #15]
  for(int8_t j = 0; j < MAX_VOICES; j++) {
 800192e:	2300      	movs	r3, #0
 8001930:	73bb      	strb	r3, [r7, #14]
 8001932:	e017      	b.n	8001964 <note_off+0x50>
    if(the_synth.wavetables[j].pitch == midi_param0) {
 8001934:	f997 200e 	ldrsb.w	r2, [r7, #14]
 8001938:	4916      	ldr	r1, [pc, #88]	; (8001994 <note_off+0x80>)
 800193a:	4613      	mov	r3, r2
 800193c:	009b      	lsls	r3, r3, #2
 800193e:	4413      	add	r3, r2
 8001940:	009b      	lsls	r3, r3, #2
 8001942:	440b      	add	r3, r1
 8001944:	3310      	adds	r3, #16
 8001946:	f993 3000 	ldrsb.w	r3, [r3]
 800194a:	461a      	mov	r2, r3
 800194c:	79bb      	ldrb	r3, [r7, #6]
 800194e:	429a      	cmp	r2, r3
 8001950:	d102      	bne.n	8001958 <note_off+0x44>
      //if(1 == adsr_releasing(&(the_synth.envelopes[j]), the_synth.synth_time)) {
        // Find which key is being released
      //  continue;
      //}
      cur_idx = j;
 8001952:	7bbb      	ldrb	r3, [r7, #14]
 8001954:	73fb      	strb	r3, [r7, #15]
      break;
 8001956:	e009      	b.n	800196c <note_off+0x58>
  for(int8_t j = 0; j < MAX_VOICES; j++) {
 8001958:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800195c:	b2db      	uxtb	r3, r3
 800195e:	3301      	adds	r3, #1
 8001960:	b2db      	uxtb	r3, r3
 8001962:	73bb      	strb	r3, [r7, #14]
 8001964:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8001968:	2b01      	cmp	r3, #1
 800196a:	dde3      	ble.n	8001934 <note_off+0x20>
    }
  }
  if(cur_idx < MAX_VOICES) {
 800196c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001970:	2b01      	cmp	r3, #1
 8001972:	dc0b      	bgt.n	800198c <note_off+0x78>
    //adsr_note_off(&(the_synth.envelopes[cur_idx]), the_synth.synth_time);
	  wavetable_note_off(&(the_synth.wavetables[cur_idx]));
 8001974:	f997 200f 	ldrsb.w	r2, [r7, #15]
 8001978:	4613      	mov	r3, r2
 800197a:	009b      	lsls	r3, r3, #2
 800197c:	4413      	add	r3, r2
 800197e:	009b      	lsls	r3, r3, #2
 8001980:	4a04      	ldr	r2, [pc, #16]	; (8001994 <note_off+0x80>)
 8001982:	4413      	add	r3, r2
 8001984:	3304      	adds	r3, #4
 8001986:	4618      	mov	r0, r3
 8001988:	f000 fba8 	bl	80020dc <wavetable_note_off>
  }
/*  else {
    printf("Note off: [NOPE] %d %d\r\n", midi_param0, midi_param1);
  }*/
}
 800198c:	bf00      	nop
 800198e:	3710      	adds	r7, #16
 8001990:	46bd      	mov	sp, r7
 8001992:	bd80      	pop	{r7, pc}
 8001994:	2000233c 	.word	0x2000233c

08001998 <update_audio_buffer>:




void update_audio_buffer(uint32_t start_frame, uint32_t num_frames)
{
 8001998:	b590      	push	{r4, r7, lr}
 800199a:	b08b      	sub	sp, #44	; 0x2c
 800199c:	af00      	add	r7, sp, #0
 800199e:	6078      	str	r0, [r7, #4]
 80019a0:	6039      	str	r1, [r7, #0]
  //HAL_GPIO_WritePin(LED_Port, RED_LED, GPIO_PIN_SET);
  static float sample_buffer[3][AUDIO_BUFFER_SAMPLES];

  memset(&(sample_buffer[0][0]), 0, sizeof(float)*AUDIO_BUFFER_SAMPLES);
 80019a2:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80019a6:	2100      	movs	r1, #0
 80019a8:	486e      	ldr	r0, [pc, #440]	; (8001b64 <update_audio_buffer+0x1cc>)
 80019aa:	f009 fff3 	bl	800b994 <memset>
  memset(&(sample_buffer[1][0]), 0, sizeof(float)*AUDIO_BUFFER_SAMPLES);
 80019ae:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80019b2:	2100      	movs	r1, #0
 80019b4:	486c      	ldr	r0, [pc, #432]	; (8001b68 <update_audio_buffer+0x1d0>)
 80019b6:	f009 ffed 	bl	800b994 <memset>
  // Osc + Env -> buf1
  for(int note = 0; note < MAX_VOICES; note++) {
 80019ba:	2300      	movs	r3, #0
 80019bc:	627b      	str	r3, [r7, #36]	; 0x24
 80019be:	e052      	b.n	8001a66 <update_audio_buffer+0xce>
    wavetable_get_samples(&(the_synth.wavetables[note]), &(sample_buffer[0][0]), num_frames);
 80019c0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80019c2:	4613      	mov	r3, r2
 80019c4:	009b      	lsls	r3, r3, #2
 80019c6:	4413      	add	r3, r2
 80019c8:	009b      	lsls	r3, r3, #2
 80019ca:	4a68      	ldr	r2, [pc, #416]	; (8001b6c <update_audio_buffer+0x1d4>)
 80019cc:	4413      	add	r3, r2
 80019ce:	3304      	adds	r3, #4
 80019d0:	683a      	ldr	r2, [r7, #0]
 80019d2:	4964      	ldr	r1, [pc, #400]	; (8001b64 <update_audio_buffer+0x1cc>)
 80019d4:	4618      	mov	r0, r3
 80019d6:	f000 fbab 	bl	8002130 <wavetable_get_samples>
    //adsr_get_samples(&(the_synth.envelopes[note]), &(sample_buffer[0][0]), num_frames, the_synth.synth_time);
    for(int i = 0; i < num_frames; i++) {
 80019da:	2300      	movs	r3, #0
 80019dc:	623b      	str	r3, [r7, #32]
 80019de:	e03b      	b.n	8001a58 <update_audio_buffer+0xc0>
      sample_buffer[1][2*i] += sample_buffer[0][2*i];
 80019e0:	6a3b      	ldr	r3, [r7, #32]
 80019e2:	005b      	lsls	r3, r3, #1
 80019e4:	4a5f      	ldr	r2, [pc, #380]	; (8001b64 <update_audio_buffer+0x1cc>)
 80019e6:	f503 7300 	add.w	r3, r3, #512	; 0x200
 80019ea:	009b      	lsls	r3, r3, #2
 80019ec:	4413      	add	r3, r2
 80019ee:	ed93 7a00 	vldr	s14, [r3]
 80019f2:	6a3b      	ldr	r3, [r7, #32]
 80019f4:	005b      	lsls	r3, r3, #1
 80019f6:	4a5b      	ldr	r2, [pc, #364]	; (8001b64 <update_audio_buffer+0x1cc>)
 80019f8:	009b      	lsls	r3, r3, #2
 80019fa:	4413      	add	r3, r2
 80019fc:	edd3 7a00 	vldr	s15, [r3]
 8001a00:	6a3b      	ldr	r3, [r7, #32]
 8001a02:	005b      	lsls	r3, r3, #1
 8001a04:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001a08:	4a56      	ldr	r2, [pc, #344]	; (8001b64 <update_audio_buffer+0x1cc>)
 8001a0a:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8001a0e:	009b      	lsls	r3, r3, #2
 8001a10:	4413      	add	r3, r2
 8001a12:	edc3 7a00 	vstr	s15, [r3]
      sample_buffer[1][2*i+1] += sample_buffer[0][2*i+1];
 8001a16:	6a3b      	ldr	r3, [r7, #32]
 8001a18:	005b      	lsls	r3, r3, #1
 8001a1a:	3301      	adds	r3, #1
 8001a1c:	4a51      	ldr	r2, [pc, #324]	; (8001b64 <update_audio_buffer+0x1cc>)
 8001a1e:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8001a22:	009b      	lsls	r3, r3, #2
 8001a24:	4413      	add	r3, r2
 8001a26:	ed93 7a00 	vldr	s14, [r3]
 8001a2a:	6a3b      	ldr	r3, [r7, #32]
 8001a2c:	005b      	lsls	r3, r3, #1
 8001a2e:	3301      	adds	r3, #1
 8001a30:	4a4c      	ldr	r2, [pc, #304]	; (8001b64 <update_audio_buffer+0x1cc>)
 8001a32:	009b      	lsls	r3, r3, #2
 8001a34:	4413      	add	r3, r2
 8001a36:	edd3 7a00 	vldr	s15, [r3]
 8001a3a:	6a3b      	ldr	r3, [r7, #32]
 8001a3c:	005b      	lsls	r3, r3, #1
 8001a3e:	3301      	adds	r3, #1
 8001a40:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001a44:	4a47      	ldr	r2, [pc, #284]	; (8001b64 <update_audio_buffer+0x1cc>)
 8001a46:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8001a4a:	009b      	lsls	r3, r3, #2
 8001a4c:	4413      	add	r3, r2
 8001a4e:	edc3 7a00 	vstr	s15, [r3]
    for(int i = 0; i < num_frames; i++) {
 8001a52:	6a3b      	ldr	r3, [r7, #32]
 8001a54:	3301      	adds	r3, #1
 8001a56:	623b      	str	r3, [r7, #32]
 8001a58:	6a3b      	ldr	r3, [r7, #32]
 8001a5a:	683a      	ldr	r2, [r7, #0]
 8001a5c:	429a      	cmp	r2, r3
 8001a5e:	d8bf      	bhi.n	80019e0 <update_audio_buffer+0x48>
  for(int note = 0; note < MAX_VOICES; note++) {
 8001a60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a62:	3301      	adds	r3, #1
 8001a64:	627b      	str	r3, [r7, #36]	; 0x24
 8001a66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a68:	2b01      	cmp	r3, #1
 8001a6a:	dda9      	ble.n	80019c0 <update_audio_buffer+0x28>

  // RLPF buf2 -> buf1
  //sf_biquad_process(&(the_synth.rlpf), num_frames, (sf_sample_st *)&(sample_buffer[2][0]), (sf_sample_st *)&(sample_buffer[1][0]));

  // convert buf1 -> uint16 output buffer
  int i = 0;
 8001a6c:	2300      	movs	r3, #0
 8001a6e:	61fb      	str	r3, [r7, #28]
  int outidx = 1;
 8001a70:	2301      	movs	r3, #1
 8001a72:	617b      	str	r3, [r7, #20]
  for(int frame = start_frame; frame < start_frame+num_frames; frame++) {
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	61bb      	str	r3, [r7, #24]
 8001a78:	e069      	b.n	8001b4e <update_audio_buffer+0x1b6>
    float sample0_f = sample_buffer[outidx][2*i];
 8001a7a:	69fb      	ldr	r3, [r7, #28]
 8001a7c:	005b      	lsls	r3, r3, #1
 8001a7e:	4939      	ldr	r1, [pc, #228]	; (8001b64 <update_audio_buffer+0x1cc>)
 8001a80:	697a      	ldr	r2, [r7, #20]
 8001a82:	0252      	lsls	r2, r2, #9
 8001a84:	4413      	add	r3, r2
 8001a86:	009b      	lsls	r3, r3, #2
 8001a88:	440b      	add	r3, r1
 8001a8a:	681b      	ldr	r3, [r3, #0]
 8001a8c:	613b      	str	r3, [r7, #16]
    float sample1_f = sample_buffer[outidx][2*i+1];
 8001a8e:	69fb      	ldr	r3, [r7, #28]
 8001a90:	005b      	lsls	r3, r3, #1
 8001a92:	3301      	adds	r3, #1
 8001a94:	4933      	ldr	r1, [pc, #204]	; (8001b64 <update_audio_buffer+0x1cc>)
 8001a96:	697a      	ldr	r2, [r7, #20]
 8001a98:	0252      	lsls	r2, r2, #9
 8001a9a:	4413      	add	r3, r2
 8001a9c:	009b      	lsls	r3, r3, #2
 8001a9e:	440b      	add	r3, r1
 8001aa0:	681b      	ldr	r3, [r3, #0]
 8001aa2:	60fb      	str	r3, [r7, #12]
    sample0_f = (sample0_f > 1.0) ? sample0_f = 1.0 : (sample0_f < -1.0) ? -1.0 : sample0_f;
 8001aa4:	edd7 7a04 	vldr	s15, [r7, #16]
 8001aa8:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8001aac:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001ab0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001ab4:	dd05      	ble.n	8001ac2 <update_audio_buffer+0x12a>
 8001ab6:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8001aba:	613b      	str	r3, [r7, #16]
 8001abc:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8001ac0:	e00b      	b.n	8001ada <update_audio_buffer+0x142>
 8001ac2:	edd7 7a04 	vldr	s15, [r7, #16]
 8001ac6:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 8001aca:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001ace:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001ad2:	d501      	bpl.n	8001ad8 <update_audio_buffer+0x140>
 8001ad4:	4b26      	ldr	r3, [pc, #152]	; (8001b70 <update_audio_buffer+0x1d8>)
 8001ad6:	e000      	b.n	8001ada <update_audio_buffer+0x142>
 8001ad8:	693b      	ldr	r3, [r7, #16]
 8001ada:	613b      	str	r3, [r7, #16]
    sample1_f = (sample1_f > 1.0) ? sample1_f = 1.0 : (sample1_f < -1.0) ? -1.0 : sample1_f;
 8001adc:	edd7 7a03 	vldr	s15, [r7, #12]
 8001ae0:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8001ae4:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001ae8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001aec:	dd05      	ble.n	8001afa <update_audio_buffer+0x162>
 8001aee:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8001af2:	60fb      	str	r3, [r7, #12]
 8001af4:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8001af8:	e00b      	b.n	8001b12 <update_audio_buffer+0x17a>
 8001afa:	edd7 7a03 	vldr	s15, [r7, #12]
 8001afe:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 8001b02:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001b06:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001b0a:	d501      	bpl.n	8001b10 <update_audio_buffer+0x178>
 8001b0c:	4b18      	ldr	r3, [pc, #96]	; (8001b70 <update_audio_buffer+0x1d8>)
 8001b0e:	e000      	b.n	8001b12 <update_audio_buffer+0x17a>
 8001b10:	68fb      	ldr	r3, [r7, #12]
 8001b12:	60fb      	str	r3, [r7, #12]
    audio_buffer[2*frame] = float2uint16(sample0_f);
 8001b14:	69bb      	ldr	r3, [r7, #24]
 8001b16:	005c      	lsls	r4, r3, #1
 8001b18:	ed97 0a04 	vldr	s0, [r7, #16]
 8001b1c:	f000 f8a0 	bl	8001c60 <float2uint16>
 8001b20:	4603      	mov	r3, r0
 8001b22:	461a      	mov	r2, r3
 8001b24:	4b13      	ldr	r3, [pc, #76]	; (8001b74 <update_audio_buffer+0x1dc>)
 8001b26:	f823 2014 	strh.w	r2, [r3, r4, lsl #1]
    audio_buffer[2*frame+1] = float2uint16(sample1_f);
 8001b2a:	69bb      	ldr	r3, [r7, #24]
 8001b2c:	005b      	lsls	r3, r3, #1
 8001b2e:	1c5c      	adds	r4, r3, #1
 8001b30:	ed97 0a03 	vldr	s0, [r7, #12]
 8001b34:	f000 f894 	bl	8001c60 <float2uint16>
 8001b38:	4603      	mov	r3, r0
 8001b3a:	461a      	mov	r2, r3
 8001b3c:	4b0d      	ldr	r3, [pc, #52]	; (8001b74 <update_audio_buffer+0x1dc>)
 8001b3e:	f823 2014 	strh.w	r2, [r3, r4, lsl #1]
    i++;
 8001b42:	69fb      	ldr	r3, [r7, #28]
 8001b44:	3301      	adds	r3, #1
 8001b46:	61fb      	str	r3, [r7, #28]
  for(int frame = start_frame; frame < start_frame+num_frames; frame++) {
 8001b48:	69bb      	ldr	r3, [r7, #24]
 8001b4a:	3301      	adds	r3, #1
 8001b4c:	61bb      	str	r3, [r7, #24]
 8001b4e:	687a      	ldr	r2, [r7, #4]
 8001b50:	683b      	ldr	r3, [r7, #0]
 8001b52:	441a      	add	r2, r3
 8001b54:	69bb      	ldr	r3, [r7, #24]
 8001b56:	429a      	cmp	r2, r3
 8001b58:	d88f      	bhi.n	8001a7a <update_audio_buffer+0xe2>
  }
  //HAL_GPIO_WritePin(LED_Port, RED_LED, GPIO_PIN_RESET);
}
 8001b5a:	bf00      	nop
 8001b5c:	bf00      	nop
 8001b5e:	372c      	adds	r7, #44	; 0x2c
 8001b60:	46bd      	mov	sp, r7
 8001b62:	bd90      	pop	{r4, r7, pc}
 8001b64:	200000e8 	.word	0x200000e8
 8001b68:	200008e8 	.word	0x200008e8
 8001b6c:	2000233c 	.word	0x2000233c
 8001b70:	bf800000 	.word	0xbf800000
 8001b74:	2000236c 	.word	0x2000236c

08001b78 <BSP_AUDIO_OUT_HalfTransfer_CallBack>:

// ======================================================================
// after the first half of the audio_buffer has been transferred, fill
// that portion with new samples while the second half is being played.
void BSP_AUDIO_OUT_HalfTransfer_CallBack(void)
{
 8001b78:	b580      	push	{r7, lr}
 8001b7a:	af00      	add	r7, sp, #0
  update_audio_buffer(0, AUDIO_BUFFER_FRAMES/2);
 8001b7c:	2180      	movs	r1, #128	; 0x80
 8001b7e:	2000      	movs	r0, #0
 8001b80:	f7ff ff0a 	bl	8001998 <update_audio_buffer>
  the_synth.synth_time += (float)(AUDIO_BUFFER_FRAMES/2)/FRAME_RATE;
 8001b84:	4b05      	ldr	r3, [pc, #20]	; (8001b9c <BSP_AUDIO_OUT_HalfTransfer_CallBack+0x24>)
 8001b86:	edd3 7a0b 	vldr	s15, [r3, #44]	; 0x2c
 8001b8a:	ed9f 7a05 	vldr	s14, [pc, #20]	; 8001ba0 <BSP_AUDIO_OUT_HalfTransfer_CallBack+0x28>
 8001b8e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001b92:	4b02      	ldr	r3, [pc, #8]	; (8001b9c <BSP_AUDIO_OUT_HalfTransfer_CallBack+0x24>)
 8001b94:	edc3 7a0b 	vstr	s15, [r3, #44]	; 0x2c
}
 8001b98:	bf00      	nop
 8001b9a:	bd80      	pop	{r7, pc}
 8001b9c:	2000233c 	.word	0x2000233c
 8001ba0:	3b2ec33e 	.word	0x3b2ec33e

08001ba4 <BSP_AUDIO_OUT_TransferComplete_CallBack>:

// ======================================================================
// now the second half has been transferred. fill in the second half
// with new samples.
void BSP_AUDIO_OUT_TransferComplete_CallBack(void)
{
 8001ba4:	b580      	push	{r7, lr}
 8001ba6:	af00      	add	r7, sp, #0
  update_audio_buffer(AUDIO_BUFFER_FRAMES/2, AUDIO_BUFFER_FRAMES/2);
 8001ba8:	2180      	movs	r1, #128	; 0x80
 8001baa:	2080      	movs	r0, #128	; 0x80
 8001bac:	f7ff fef4 	bl	8001998 <update_audio_buffer>
  the_synth.synth_time += (float)(AUDIO_BUFFER_FRAMES/2)/FRAME_RATE;
 8001bb0:	4b05      	ldr	r3, [pc, #20]	; (8001bc8 <BSP_AUDIO_OUT_TransferComplete_CallBack+0x24>)
 8001bb2:	edd3 7a0b 	vldr	s15, [r3, #44]	; 0x2c
 8001bb6:	ed9f 7a05 	vldr	s14, [pc, #20]	; 8001bcc <BSP_AUDIO_OUT_TransferComplete_CallBack+0x28>
 8001bba:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001bbe:	4b02      	ldr	r3, [pc, #8]	; (8001bc8 <BSP_AUDIO_OUT_TransferComplete_CallBack+0x24>)
 8001bc0:	edc3 7a0b 	vstr	s15, [r3, #44]	; 0x2c
}
 8001bc4:	bf00      	nop
 8001bc6:	bd80      	pop	{r7, pc}
 8001bc8:	2000233c 	.word	0x2000233c
 8001bcc:	3b2ec33e 	.word	0x3b2ec33e

08001bd0 <BSP_AUDIO_OUT_Error_CallBack>:


void BSP_AUDIO_OUT_Error_CallBack(void)
{
 8001bd0:	b580      	push	{r7, lr}
 8001bd2:	af00      	add	r7, sp, #0
  printf("AUDIO OUT Error\r\n");
 8001bd4:	4802      	ldr	r0, [pc, #8]	; (8001be0 <BSP_AUDIO_OUT_Error_CallBack+0x10>)
 8001bd6:	f00a f84b 	bl	800bc70 <puts>
}
 8001bda:	bf00      	nop
 8001bdc:	bd80      	pop	{r7, pc}
 8001bde:	bf00      	nop
 8001be0:	0800e79c 	.word	0x0800e79c

08001be4 <pitch_to_freq>:
float CHROMATIC_BASE = pow(2.0f, 1.0f / 12.0f);

// ======================================================================
// convert midi pitch index to frequency in Hz.  A4 440Hz = midi note 69
float pitch_to_freq(uint8_t pitch)
{
 8001be4:	b5b0      	push	{r4, r5, r7, lr}
 8001be6:	b082      	sub	sp, #8
 8001be8:	af00      	add	r7, sp, #0
 8001bea:	4603      	mov	r3, r0
 8001bec:	71fb      	strb	r3, [r7, #7]
  return 440*pow(CHROMATIC_BASE, (float)pitch - 69);
 8001bee:	4b18      	ldr	r3, [pc, #96]	; (8001c50 <pitch_to_freq+0x6c>)
 8001bf0:	681b      	ldr	r3, [r3, #0]
 8001bf2:	4618      	mov	r0, r3
 8001bf4:	f7fe fca0 	bl	8000538 <__aeabi_f2d>
 8001bf8:	4604      	mov	r4, r0
 8001bfa:	460d      	mov	r5, r1
 8001bfc:	79fb      	ldrb	r3, [r7, #7]
 8001bfe:	ee07 3a90 	vmov	s15, r3
 8001c02:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001c06:	ed9f 7a13 	vldr	s14, [pc, #76]	; 8001c54 <pitch_to_freq+0x70>
 8001c0a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001c0e:	ee17 0a90 	vmov	r0, s15
 8001c12:	f7fe fc91 	bl	8000538 <__aeabi_f2d>
 8001c16:	4602      	mov	r2, r0
 8001c18:	460b      	mov	r3, r1
 8001c1a:	ec43 2b11 	vmov	d1, r2, r3
 8001c1e:	ec45 4b10 	vmov	d0, r4, r5
 8001c22:	f00a ff1d 	bl	800ca60 <pow>
 8001c26:	ec51 0b10 	vmov	r0, r1, d0
 8001c2a:	f04f 0200 	mov.w	r2, #0
 8001c2e:	4b0a      	ldr	r3, [pc, #40]	; (8001c58 <pitch_to_freq+0x74>)
 8001c30:	f7fe fcda 	bl	80005e8 <__aeabi_dmul>
 8001c34:	4602      	mov	r2, r0
 8001c36:	460b      	mov	r3, r1
 8001c38:	4610      	mov	r0, r2
 8001c3a:	4619      	mov	r1, r3
 8001c3c:	f7fe ffac 	bl	8000b98 <__aeabi_d2f>
 8001c40:	4603      	mov	r3, r0
 8001c42:	ee07 3a90 	vmov	s15, r3
}
 8001c46:	eeb0 0a67 	vmov.f32	s0, s15
 8001c4a:	3708      	adds	r7, #8
 8001c4c:	46bd      	mov	sp, r7
 8001c4e:	bdb0      	pop	{r4, r5, r7, pc}
 8001c50:	20000000 	.word	0x20000000
 8001c54:	428a0000 	.word	0x428a0000
 8001c58:	407b8000 	.word	0x407b8000
 8001c5c:	00000000 	.word	0x00000000

08001c60 <float2uint16>:
// ======================================================================
// float to uint16 produces two's complement values with -1.0 => 0x8001,
// 0.0 => 0x0000 and 1.0 => 0x7fff.  It also has good rounding behavior
// near 0.0 per https://www.cs.cmu.edu/~rbd/papers/cmj-float-to-int.html
inline uint16_t float2uint16(float f)
{
 8001c60:	b580      	push	{r7, lr}
 8001c62:	b082      	sub	sp, #8
 8001c64:	af00      	add	r7, sp, #0
 8001c66:	ed87 0a01 	vstr	s0, [r7, #4]
  return (uint16_t)(((int16_t)(32767*f + 32768.5)) - 32768);
 8001c6a:	edd7 7a01 	vldr	s15, [r7, #4]
 8001c6e:	ed9f 7a10 	vldr	s14, [pc, #64]	; 8001cb0 <float2uint16+0x50>
 8001c72:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001c76:	ee17 0a90 	vmov	r0, s15
 8001c7a:	f7fe fc5d 	bl	8000538 <__aeabi_f2d>
 8001c7e:	a30a      	add	r3, pc, #40	; (adr r3, 8001ca8 <float2uint16+0x48>)
 8001c80:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001c84:	f7fe fafa 	bl	800027c <__adddf3>
 8001c88:	4602      	mov	r2, r0
 8001c8a:	460b      	mov	r3, r1
 8001c8c:	4610      	mov	r0, r2
 8001c8e:	4619      	mov	r1, r3
 8001c90:	f7fe ff5a 	bl	8000b48 <__aeabi_d2iz>
 8001c94:	4603      	mov	r3, r0
 8001c96:	b21b      	sxth	r3, r3
 8001c98:	b29b      	uxth	r3, r3
 8001c9a:	f5a3 4300 	sub.w	r3, r3, #32768	; 0x8000
 8001c9e:	b29b      	uxth	r3, r3
}
 8001ca0:	4618      	mov	r0, r3
 8001ca2:	3708      	adds	r7, #8
 8001ca4:	46bd      	mov	sp, r7
 8001ca6:	bd80      	pop	{r7, pc}
 8001ca8:	00000000 	.word	0x00000000
 8001cac:	40e00010 	.word	0x40e00010
 8001cb0:	46fffe00 	.word	0x46fffe00

08001cb4 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001cb4:	b580      	push	{r7, lr}
 8001cb6:	b086      	sub	sp, #24
 8001cb8:	af00      	add	r7, sp, #0
 8001cba:	60f8      	str	r0, [r7, #12]
 8001cbc:	60b9      	str	r1, [r7, #8]
 8001cbe:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001cc0:	2300      	movs	r3, #0
 8001cc2:	617b      	str	r3, [r7, #20]
 8001cc4:	e00a      	b.n	8001cdc <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001cc6:	f3af 8000 	nop.w
 8001cca:	4601      	mov	r1, r0
 8001ccc:	68bb      	ldr	r3, [r7, #8]
 8001cce:	1c5a      	adds	r2, r3, #1
 8001cd0:	60ba      	str	r2, [r7, #8]
 8001cd2:	b2ca      	uxtb	r2, r1
 8001cd4:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001cd6:	697b      	ldr	r3, [r7, #20]
 8001cd8:	3301      	adds	r3, #1
 8001cda:	617b      	str	r3, [r7, #20]
 8001cdc:	697a      	ldr	r2, [r7, #20]
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	429a      	cmp	r2, r3
 8001ce2:	dbf0      	blt.n	8001cc6 <_read+0x12>
	}

return len;
 8001ce4:	687b      	ldr	r3, [r7, #4]
}
 8001ce6:	4618      	mov	r0, r3
 8001ce8:	3718      	adds	r7, #24
 8001cea:	46bd      	mov	sp, r7
 8001cec:	bd80      	pop	{r7, pc}

08001cee <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001cee:	b580      	push	{r7, lr}
 8001cf0:	b086      	sub	sp, #24
 8001cf2:	af00      	add	r7, sp, #0
 8001cf4:	60f8      	str	r0, [r7, #12]
 8001cf6:	60b9      	str	r1, [r7, #8]
 8001cf8:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001cfa:	2300      	movs	r3, #0
 8001cfc:	617b      	str	r3, [r7, #20]
 8001cfe:	e009      	b.n	8001d14 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8001d00:	68bb      	ldr	r3, [r7, #8]
 8001d02:	1c5a      	adds	r2, r3, #1
 8001d04:	60ba      	str	r2, [r7, #8]
 8001d06:	781b      	ldrb	r3, [r3, #0]
 8001d08:	4618      	mov	r0, r3
 8001d0a:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001d0e:	697b      	ldr	r3, [r7, #20]
 8001d10:	3301      	adds	r3, #1
 8001d12:	617b      	str	r3, [r7, #20]
 8001d14:	697a      	ldr	r2, [r7, #20]
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	429a      	cmp	r2, r3
 8001d1a:	dbf1      	blt.n	8001d00 <_write+0x12>
	}
	return len;
 8001d1c:	687b      	ldr	r3, [r7, #4]
}
 8001d1e:	4618      	mov	r0, r3
 8001d20:	3718      	adds	r7, #24
 8001d22:	46bd      	mov	sp, r7
 8001d24:	bd80      	pop	{r7, pc}

08001d26 <_close>:

int _close(int file)
{
 8001d26:	b480      	push	{r7}
 8001d28:	b083      	sub	sp, #12
 8001d2a:	af00      	add	r7, sp, #0
 8001d2c:	6078      	str	r0, [r7, #4]
	return -1;
 8001d2e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001d32:	4618      	mov	r0, r3
 8001d34:	370c      	adds	r7, #12
 8001d36:	46bd      	mov	sp, r7
 8001d38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d3c:	4770      	bx	lr

08001d3e <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001d3e:	b480      	push	{r7}
 8001d40:	b083      	sub	sp, #12
 8001d42:	af00      	add	r7, sp, #0
 8001d44:	6078      	str	r0, [r7, #4]
 8001d46:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001d48:	683b      	ldr	r3, [r7, #0]
 8001d4a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001d4e:	605a      	str	r2, [r3, #4]
	return 0;
 8001d50:	2300      	movs	r3, #0
}
 8001d52:	4618      	mov	r0, r3
 8001d54:	370c      	adds	r7, #12
 8001d56:	46bd      	mov	sp, r7
 8001d58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d5c:	4770      	bx	lr

08001d5e <_isatty>:

int _isatty(int file)
{
 8001d5e:	b480      	push	{r7}
 8001d60:	b083      	sub	sp, #12
 8001d62:	af00      	add	r7, sp, #0
 8001d64:	6078      	str	r0, [r7, #4]
	return 1;
 8001d66:	2301      	movs	r3, #1
}
 8001d68:	4618      	mov	r0, r3
 8001d6a:	370c      	adds	r7, #12
 8001d6c:	46bd      	mov	sp, r7
 8001d6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d72:	4770      	bx	lr

08001d74 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001d74:	b480      	push	{r7}
 8001d76:	b085      	sub	sp, #20
 8001d78:	af00      	add	r7, sp, #0
 8001d7a:	60f8      	str	r0, [r7, #12]
 8001d7c:	60b9      	str	r1, [r7, #8]
 8001d7e:	607a      	str	r2, [r7, #4]
	return 0;
 8001d80:	2300      	movs	r3, #0
}
 8001d82:	4618      	mov	r0, r3
 8001d84:	3714      	adds	r7, #20
 8001d86:	46bd      	mov	sp, r7
 8001d88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d8c:	4770      	bx	lr
	...

08001d90 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001d90:	b580      	push	{r7, lr}
 8001d92:	b086      	sub	sp, #24
 8001d94:	af00      	add	r7, sp, #0
 8001d96:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001d98:	4a14      	ldr	r2, [pc, #80]	; (8001dec <_sbrk+0x5c>)
 8001d9a:	4b15      	ldr	r3, [pc, #84]	; (8001df0 <_sbrk+0x60>)
 8001d9c:	1ad3      	subs	r3, r2, r3
 8001d9e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001da0:	697b      	ldr	r3, [r7, #20]
 8001da2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001da4:	4b13      	ldr	r3, [pc, #76]	; (8001df4 <_sbrk+0x64>)
 8001da6:	681b      	ldr	r3, [r3, #0]
 8001da8:	2b00      	cmp	r3, #0
 8001daa:	d102      	bne.n	8001db2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001dac:	4b11      	ldr	r3, [pc, #68]	; (8001df4 <_sbrk+0x64>)
 8001dae:	4a12      	ldr	r2, [pc, #72]	; (8001df8 <_sbrk+0x68>)
 8001db0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001db2:	4b10      	ldr	r3, [pc, #64]	; (8001df4 <_sbrk+0x64>)
 8001db4:	681a      	ldr	r2, [r3, #0]
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	4413      	add	r3, r2
 8001dba:	693a      	ldr	r2, [r7, #16]
 8001dbc:	429a      	cmp	r2, r3
 8001dbe:	d207      	bcs.n	8001dd0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001dc0:	f009 fdae 	bl	800b920 <__errno>
 8001dc4:	4603      	mov	r3, r0
 8001dc6:	220c      	movs	r2, #12
 8001dc8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001dca:	f04f 33ff 	mov.w	r3, #4294967295
 8001dce:	e009      	b.n	8001de4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001dd0:	4b08      	ldr	r3, [pc, #32]	; (8001df4 <_sbrk+0x64>)
 8001dd2:	681b      	ldr	r3, [r3, #0]
 8001dd4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001dd6:	4b07      	ldr	r3, [pc, #28]	; (8001df4 <_sbrk+0x64>)
 8001dd8:	681a      	ldr	r2, [r3, #0]
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	4413      	add	r3, r2
 8001dde:	4a05      	ldr	r2, [pc, #20]	; (8001df4 <_sbrk+0x64>)
 8001de0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001de2:	68fb      	ldr	r3, [r7, #12]
}
 8001de4:	4618      	mov	r0, r3
 8001de6:	3718      	adds	r7, #24
 8001de8:	46bd      	mov	sp, r7
 8001dea:	bd80      	pop	{r7, pc}
 8001dec:	20020000 	.word	0x20020000
 8001df0:	00000400 	.word	0x00000400
 8001df4:	200018e8 	.word	0x200018e8
 8001df8:	20003050 	.word	0x20003050

08001dfc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001dfc:	b480      	push	{r7}
 8001dfe:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001e00:	4b06      	ldr	r3, [pc, #24]	; (8001e1c <SystemInit+0x20>)
 8001e02:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001e06:	4a05      	ldr	r2, [pc, #20]	; (8001e1c <SystemInit+0x20>)
 8001e08:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001e0c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001e10:	bf00      	nop
 8001e12:	46bd      	mov	sp, r7
 8001e14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e18:	4770      	bx	lr
 8001e1a:	bf00      	nop
 8001e1c:	e000ed00 	.word	0xe000ed00

08001e20 <wavetable_sine_init>:
void wavetable_sine_init(void);
void wavetable_saw_init(void);


void wavetable_sine_init(void)
{
 8001e20:	b580      	push	{r7, lr}
 8001e22:	b084      	sub	sp, #16
 8001e24:	af00      	add	r7, sp, #0
  float phase_inc = (2.0f * (float)M_PI) / (float)WAVE_LENGTH;
 8001e26:	4b18      	ldr	r3, [pc, #96]	; (8001e88 <wavetable_sine_init+0x68>)
 8001e28:	607b      	str	r3, [r7, #4]
  float phase = 0;
 8001e2a:	f04f 0300 	mov.w	r3, #0
 8001e2e:	60fb      	str	r3, [r7, #12]
  for (int i = 0; i < WAVE_LENGTH; i++) {
 8001e30:	2300      	movs	r3, #0
 8001e32:	60bb      	str	r3, [r7, #8]
 8001e34:	e01f      	b.n	8001e76 <wavetable_sine_init+0x56>
    sine_wave_table[i] = sin(phase);
 8001e36:	68f8      	ldr	r0, [r7, #12]
 8001e38:	f7fe fb7e 	bl	8000538 <__aeabi_f2d>
 8001e3c:	4602      	mov	r2, r0
 8001e3e:	460b      	mov	r3, r1
 8001e40:	ec43 2b10 	vmov	d0, r2, r3
 8001e44:	f00a fdb4 	bl	800c9b0 <sin>
 8001e48:	ec53 2b10 	vmov	r2, r3, d0
 8001e4c:	4610      	mov	r0, r2
 8001e4e:	4619      	mov	r1, r3
 8001e50:	f7fe fea2 	bl	8000b98 <__aeabi_d2f>
 8001e54:	4602      	mov	r2, r0
 8001e56:	490d      	ldr	r1, [pc, #52]	; (8001e8c <wavetable_sine_init+0x6c>)
 8001e58:	68bb      	ldr	r3, [r7, #8]
 8001e5a:	009b      	lsls	r3, r3, #2
 8001e5c:	440b      	add	r3, r1
 8001e5e:	601a      	str	r2, [r3, #0]
    phase += phase_inc;
 8001e60:	ed97 7a03 	vldr	s14, [r7, #12]
 8001e64:	edd7 7a01 	vldr	s15, [r7, #4]
 8001e68:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001e6c:	edc7 7a03 	vstr	s15, [r7, #12]
  for (int i = 0; i < WAVE_LENGTH; i++) {
 8001e70:	68bb      	ldr	r3, [r7, #8]
 8001e72:	3301      	adds	r3, #1
 8001e74:	60bb      	str	r3, [r7, #8]
 8001e76:	68bb      	ldr	r3, [r7, #8]
 8001e78:	2bff      	cmp	r3, #255	; 0xff
 8001e7a:	dddc      	ble.n	8001e36 <wavetable_sine_init+0x16>
  }
}
 8001e7c:	bf00      	nop
 8001e7e:	bf00      	nop
 8001e80:	3710      	adds	r7, #16
 8001e82:	46bd      	mov	sp, r7
 8001e84:	bd80      	pop	{r7, pc}
 8001e86:	bf00      	nop
 8001e88:	3cc90fdb 	.word	0x3cc90fdb
 8001e8c:	20001e10 	.word	0x20001e10

08001e90 <wavetable_saw_init>:

void wavetable_saw_init(void)
{
 8001e90:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001e94:	b086      	sub	sp, #24
 8001e96:	af00      	add	r7, sp, #0
  memset(saw_wave_table, 0, sizeof(float) * WAVE_LENGTH);
 8001e98:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001e9c:	2100      	movs	r1, #0
 8001e9e:	4856      	ldr	r0, [pc, #344]	; (8001ff8 <wavetable_saw_init+0x168>)
 8001ea0:	f009 fd78 	bl	800b994 <memset>
  float num_octaves = (int)(FRAME_RATE / 2.0 / 440.0);
 8001ea4:	4b55      	ldr	r3, [pc, #340]	; (8001ffc <wavetable_saw_init+0x16c>)
 8001ea6:	60bb      	str	r3, [r7, #8]
  for (int octave = 1; octave < num_octaves; octave++) {
 8001ea8:	2301      	movs	r3, #1
 8001eaa:	617b      	str	r3, [r7, #20]
 8001eac:	e087      	b.n	8001fbe <wavetable_saw_init+0x12e>
    float phase_inc = (octave * 2.0 * (float)M_PI) / (float)WAVE_LENGTH;
 8001eae:	6978      	ldr	r0, [r7, #20]
 8001eb0:	f7fe fb30 	bl	8000514 <__aeabi_i2d>
 8001eb4:	4602      	mov	r2, r0
 8001eb6:	460b      	mov	r3, r1
 8001eb8:	f7fe f9e0 	bl	800027c <__adddf3>
 8001ebc:	4602      	mov	r2, r0
 8001ebe:	460b      	mov	r3, r1
 8001ec0:	4610      	mov	r0, r2
 8001ec2:	4619      	mov	r1, r3
 8001ec4:	a348      	add	r3, pc, #288	; (adr r3, 8001fe8 <wavetable_saw_init+0x158>)
 8001ec6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001eca:	f7fe fb8d 	bl	80005e8 <__aeabi_dmul>
 8001ece:	4602      	mov	r2, r0
 8001ed0:	460b      	mov	r3, r1
 8001ed2:	4610      	mov	r0, r2
 8001ed4:	4619      	mov	r1, r3
 8001ed6:	f04f 0200 	mov.w	r2, #0
 8001eda:	4b49      	ldr	r3, [pc, #292]	; (8002000 <wavetable_saw_init+0x170>)
 8001edc:	f7fe fcae 	bl	800083c <__aeabi_ddiv>
 8001ee0:	4602      	mov	r2, r0
 8001ee2:	460b      	mov	r3, r1
 8001ee4:	4610      	mov	r0, r2
 8001ee6:	4619      	mov	r1, r3
 8001ee8:	f7fe fe56 	bl	8000b98 <__aeabi_d2f>
 8001eec:	4603      	mov	r3, r0
 8001eee:	607b      	str	r3, [r7, #4]
    float phase = 0;
 8001ef0:	f04f 0300 	mov.w	r3, #0
 8001ef4:	613b      	str	r3, [r7, #16]
    float sign = (octave & 1) ? -1.0f : 1.0f;
 8001ef6:	697b      	ldr	r3, [r7, #20]
 8001ef8:	f003 0301 	and.w	r3, r3, #1
 8001efc:	2b00      	cmp	r3, #0
 8001efe:	d001      	beq.n	8001f04 <wavetable_saw_init+0x74>
 8001f00:	4b40      	ldr	r3, [pc, #256]	; (8002004 <wavetable_saw_init+0x174>)
 8001f02:	e001      	b.n	8001f08 <wavetable_saw_init+0x78>
 8001f04:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8001f08:	603b      	str	r3, [r7, #0]
    for (int i = 0; i < WAVE_LENGTH; i++) {
 8001f0a:	2300      	movs	r3, #0
 8001f0c:	60fb      	str	r3, [r7, #12]
 8001f0e:	e050      	b.n	8001fb2 <wavetable_saw_init+0x122>
      saw_wave_table[i] += (sign * sin(phase) / octave) * (2.0f / (float)M_PI);
 8001f10:	4a39      	ldr	r2, [pc, #228]	; (8001ff8 <wavetable_saw_init+0x168>)
 8001f12:	68fb      	ldr	r3, [r7, #12]
 8001f14:	009b      	lsls	r3, r3, #2
 8001f16:	4413      	add	r3, r2
 8001f18:	681b      	ldr	r3, [r3, #0]
 8001f1a:	4618      	mov	r0, r3
 8001f1c:	f7fe fb0c 	bl	8000538 <__aeabi_f2d>
 8001f20:	4604      	mov	r4, r0
 8001f22:	460d      	mov	r5, r1
 8001f24:	6838      	ldr	r0, [r7, #0]
 8001f26:	f7fe fb07 	bl	8000538 <__aeabi_f2d>
 8001f2a:	4680      	mov	r8, r0
 8001f2c:	4689      	mov	r9, r1
 8001f2e:	6938      	ldr	r0, [r7, #16]
 8001f30:	f7fe fb02 	bl	8000538 <__aeabi_f2d>
 8001f34:	4602      	mov	r2, r0
 8001f36:	460b      	mov	r3, r1
 8001f38:	ec43 2b10 	vmov	d0, r2, r3
 8001f3c:	f00a fd38 	bl	800c9b0 <sin>
 8001f40:	ec53 2b10 	vmov	r2, r3, d0
 8001f44:	4640      	mov	r0, r8
 8001f46:	4649      	mov	r1, r9
 8001f48:	f7fe fb4e 	bl	80005e8 <__aeabi_dmul>
 8001f4c:	4602      	mov	r2, r0
 8001f4e:	460b      	mov	r3, r1
 8001f50:	4690      	mov	r8, r2
 8001f52:	4699      	mov	r9, r3
 8001f54:	6978      	ldr	r0, [r7, #20]
 8001f56:	f7fe fadd 	bl	8000514 <__aeabi_i2d>
 8001f5a:	4602      	mov	r2, r0
 8001f5c:	460b      	mov	r3, r1
 8001f5e:	4640      	mov	r0, r8
 8001f60:	4649      	mov	r1, r9
 8001f62:	f7fe fc6b 	bl	800083c <__aeabi_ddiv>
 8001f66:	4602      	mov	r2, r0
 8001f68:	460b      	mov	r3, r1
 8001f6a:	4610      	mov	r0, r2
 8001f6c:	4619      	mov	r1, r3
 8001f6e:	a320      	add	r3, pc, #128	; (adr r3, 8001ff0 <wavetable_saw_init+0x160>)
 8001f70:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f74:	f7fe fb38 	bl	80005e8 <__aeabi_dmul>
 8001f78:	4602      	mov	r2, r0
 8001f7a:	460b      	mov	r3, r1
 8001f7c:	4620      	mov	r0, r4
 8001f7e:	4629      	mov	r1, r5
 8001f80:	f7fe f97c 	bl	800027c <__adddf3>
 8001f84:	4602      	mov	r2, r0
 8001f86:	460b      	mov	r3, r1
 8001f88:	4610      	mov	r0, r2
 8001f8a:	4619      	mov	r1, r3
 8001f8c:	f7fe fe04 	bl	8000b98 <__aeabi_d2f>
 8001f90:	4602      	mov	r2, r0
 8001f92:	4919      	ldr	r1, [pc, #100]	; (8001ff8 <wavetable_saw_init+0x168>)
 8001f94:	68fb      	ldr	r3, [r7, #12]
 8001f96:	009b      	lsls	r3, r3, #2
 8001f98:	440b      	add	r3, r1
 8001f9a:	601a      	str	r2, [r3, #0]
      phase += phase_inc;
 8001f9c:	ed97 7a04 	vldr	s14, [r7, #16]
 8001fa0:	edd7 7a01 	vldr	s15, [r7, #4]
 8001fa4:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001fa8:	edc7 7a04 	vstr	s15, [r7, #16]
    for (int i = 0; i < WAVE_LENGTH; i++) {
 8001fac:	68fb      	ldr	r3, [r7, #12]
 8001fae:	3301      	adds	r3, #1
 8001fb0:	60fb      	str	r3, [r7, #12]
 8001fb2:	68fb      	ldr	r3, [r7, #12]
 8001fb4:	2bff      	cmp	r3, #255	; 0xff
 8001fb6:	ddab      	ble.n	8001f10 <wavetable_saw_init+0x80>
  for (int octave = 1; octave < num_octaves; octave++) {
 8001fb8:	697b      	ldr	r3, [r7, #20]
 8001fba:	3301      	adds	r3, #1
 8001fbc:	617b      	str	r3, [r7, #20]
 8001fbe:	697b      	ldr	r3, [r7, #20]
 8001fc0:	ee07 3a90 	vmov	s15, r3
 8001fc4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001fc8:	ed97 7a02 	vldr	s14, [r7, #8]
 8001fcc:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001fd0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001fd4:	f73f af6b 	bgt.w	8001eae <wavetable_saw_init+0x1e>
    }
  }
}
 8001fd8:	bf00      	nop
 8001fda:	bf00      	nop
 8001fdc:	3718      	adds	r7, #24
 8001fde:	46bd      	mov	sp, r7
 8001fe0:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8001fe4:	f3af 8000 	nop.w
 8001fe8:	60000000 	.word	0x60000000
 8001fec:	400921fb 	.word	0x400921fb
 8001ff0:	60000000 	.word	0x60000000
 8001ff4:	3fe45f30 	.word	0x3fe45f30
 8001ff8:	200019bc 	.word	0x200019bc
 8001ffc:	42580000 	.word	0x42580000
 8002000:	40700000 	.word	0x40700000
 8002004:	bf800000 	.word	0xbf800000

08002008 <wavetable_init>:

//Implement Square and trinagle wave here


void wavetable_init(wavetable_state_t *self, uint8_t wave)
{
 8002008:	b580      	push	{r7, lr}
 800200a:	b082      	sub	sp, #8
 800200c:	af00      	add	r7, sp, #0
 800200e:	6078      	str	r0, [r7, #4]
 8002010:	460b      	mov	r3, r1
 8002012:	70fb      	strb	r3, [r7, #3]
  if(!wavetables_initialized) {
 8002014:	4b17      	ldr	r3, [pc, #92]	; (8002074 <wavetable_init+0x6c>)
 8002016:	781b      	ldrb	r3, [r3, #0]
 8002018:	2b00      	cmp	r3, #0
 800201a:	d106      	bne.n	800202a <wavetable_init+0x22>
    wavetable_sine_init();
 800201c:	f7ff ff00 	bl	8001e20 <wavetable_sine_init>
    wavetable_saw_init();
 8002020:	f7ff ff36 	bl	8001e90 <wavetable_saw_init>
    wavetables_initialized = 1;
 8002024:	4b13      	ldr	r3, [pc, #76]	; (8002074 <wavetable_init+0x6c>)
 8002026:	2201      	movs	r2, #1
 8002028:	701a      	strb	r2, [r3, #0]
  }
  self->wave      = wave;
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	78fa      	ldrb	r2, [r7, #3]
 800202e:	701a      	strb	r2, [r3, #0]
  self->phase     = 0;
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	f04f 0200 	mov.w	r2, #0
 8002036:	605a      	str	r2, [r3, #4]
  self->pitch     = 0;
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	2200      	movs	r2, #0
 800203c:	731a      	strb	r2, [r3, #12]
  self->pitch_hz  = pitch_to_freq(32);
 800203e:	2020      	movs	r0, #32
 8002040:	f7ff fdd0 	bl	8001be4 <pitch_to_freq>
 8002044:	eef0 7a40 	vmov.f32	s15, s0
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	edc3 7a04 	vstr	s15, [r3, #16]
  self->phase_inc = (self->pitch_hz / FRAME_RATE) * WAVE_LENGTH;
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	ed93 7a04 	vldr	s14, [r3, #16]
 8002054:	eddf 6a08 	vldr	s13, [pc, #32]	; 8002078 <wavetable_init+0x70>
 8002058:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800205c:	ed9f 7a07 	vldr	s14, [pc, #28]	; 800207c <wavetable_init+0x74>
 8002060:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	edc3 7a02 	vstr	s15, [r3, #8]
}
 800206a:	bf00      	nop
 800206c:	3708      	adds	r7, #8
 800206e:	46bd      	mov	sp, r7
 8002070:	bd80      	pop	{r7, pc}
 8002072:	bf00      	nop
 8002074:	200018ec 	.word	0x200018ec
 8002078:	473b8000 	.word	0x473b8000
 800207c:	43800000 	.word	0x43800000

08002080 <wavetable_note_on>:


void wavetable_note_on(wavetable_state_t *self, int8_t pitch, int8_t velocity)
{
 8002080:	b580      	push	{r7, lr}
 8002082:	b082      	sub	sp, #8
 8002084:	af00      	add	r7, sp, #0
 8002086:	6078      	str	r0, [r7, #4]
 8002088:	460b      	mov	r3, r1
 800208a:	70fb      	strb	r3, [r7, #3]
 800208c:	4613      	mov	r3, r2
 800208e:	70bb      	strb	r3, [r7, #2]
  self->phase     = 0;
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	f04f 0200 	mov.w	r2, #0
 8002096:	605a      	str	r2, [r3, #4]
  self->pitch     = pitch;
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	78fa      	ldrb	r2, [r7, #3]
 800209c:	731a      	strb	r2, [r3, #12]
  self->pitch_hz  = pitch_to_freq(pitch);
 800209e:	78fb      	ldrb	r3, [r7, #3]
 80020a0:	4618      	mov	r0, r3
 80020a2:	f7ff fd9f 	bl	8001be4 <pitch_to_freq>
 80020a6:	eef0 7a40 	vmov.f32	s15, s0
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	edc3 7a04 	vstr	s15, [r3, #16]
  self->phase_inc = (self->pitch_hz / FRAME_RATE) * WAVE_LENGTH;
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	ed93 7a04 	vldr	s14, [r3, #16]
 80020b6:	eddf 6a07 	vldr	s13, [pc, #28]	; 80020d4 <wavetable_note_on+0x54>
 80020ba:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80020be:	ed9f 7a06 	vldr	s14, [pc, #24]	; 80020d8 <wavetable_note_on+0x58>
 80020c2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	edc3 7a02 	vstr	s15, [r3, #8]
}
 80020cc:	bf00      	nop
 80020ce:	3708      	adds	r7, #8
 80020d0:	46bd      	mov	sp, r7
 80020d2:	bd80      	pop	{r7, pc}
 80020d4:	473b8000 	.word	0x473b8000
 80020d8:	43800000 	.word	0x43800000

080020dc <wavetable_note_off>:


void wavetable_note_off(wavetable_state_t *self)
{
 80020dc:	b580      	push	{r7, lr}
 80020de:	b082      	sub	sp, #8
 80020e0:	af00      	add	r7, sp, #0
 80020e2:	6078      	str	r0, [r7, #4]
  self->phase     = 0;
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	f04f 0200 	mov.w	r2, #0
 80020ea:	605a      	str	r2, [r3, #4]
  self->pitch     = 0;
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	2200      	movs	r2, #0
 80020f0:	731a      	strb	r2, [r3, #12]
  self->pitch_hz  = pitch_to_freq(32);
 80020f2:	2020      	movs	r0, #32
 80020f4:	f7ff fd76 	bl	8001be4 <pitch_to_freq>
 80020f8:	eef0 7a40 	vmov.f32	s15, s0
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	edc3 7a04 	vstr	s15, [r3, #16]
  self->phase_inc = (self->pitch_hz / FRAME_RATE) * WAVE_LENGTH;
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	ed93 7a04 	vldr	s14, [r3, #16]
 8002108:	eddf 6a07 	vldr	s13, [pc, #28]	; 8002128 <wavetable_note_off+0x4c>
 800210c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002110:	ed9f 7a06 	vldr	s14, [pc, #24]	; 800212c <wavetable_note_off+0x50>
 8002114:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	edc3 7a02 	vstr	s15, [r3, #8]
}
 800211e:	bf00      	nop
 8002120:	3708      	adds	r7, #8
 8002122:	46bd      	mov	sp, r7
 8002124:	bd80      	pop	{r7, pc}
 8002126:	bf00      	nop
 8002128:	473b8000 	.word	0x473b8000
 800212c:	43800000 	.word	0x43800000

08002130 <wavetable_get_samples>:


void wavetable_get_samples(wavetable_state_t *self, float *out_samples, int frame_count)
{
 8002130:	b480      	push	{r7}
 8002132:	b087      	sub	sp, #28
 8002134:	af00      	add	r7, sp, #0
 8002136:	60f8      	str	r0, [r7, #12]
 8002138:	60b9      	str	r1, [r7, #8]
 800213a:	607a      	str	r2, [r7, #4]
  for(int frame = 0; frame < frame_count; frame++) {
 800213c:	2300      	movs	r3, #0
 800213e:	617b      	str	r3, [r7, #20]
 8002140:	e04c      	b.n	80021dc <wavetable_get_samples+0xac>
    float sample_f;
    switch(self->wave) {
 8002142:	68fb      	ldr	r3, [r7, #12]
 8002144:	781b      	ldrb	r3, [r3, #0]
 8002146:	2b00      	cmp	r3, #0
 8002148:	d10c      	bne.n	8002164 <wavetable_get_samples+0x34>
    case 0:
      sample_f = sine_wave_table[(uint32_t)self->phase];
 800214a:	68fb      	ldr	r3, [r7, #12]
 800214c:	edd3 7a01 	vldr	s15, [r3, #4]
 8002150:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002154:	ee17 3a90 	vmov	r3, s15
 8002158:	4a26      	ldr	r2, [pc, #152]	; (80021f4 <wavetable_get_samples+0xc4>)
 800215a:	009b      	lsls	r3, r3, #2
 800215c:	4413      	add	r3, r2
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	613b      	str	r3, [r7, #16]
      break;
 8002162:	e00c      	b.n	800217e <wavetable_get_samples+0x4e>
    case 1:
    default:
      sample_f = saw_wave_table[(uint32_t)self->phase];
 8002164:	68fb      	ldr	r3, [r7, #12]
 8002166:	edd3 7a01 	vldr	s15, [r3, #4]
 800216a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800216e:	ee17 3a90 	vmov	r3, s15
 8002172:	4a21      	ldr	r2, [pc, #132]	; (80021f8 <wavetable_get_samples+0xc8>)
 8002174:	009b      	lsls	r3, r3, #2
 8002176:	4413      	add	r3, r2
 8002178:	681b      	ldr	r3, [r3, #0]
 800217a:	613b      	str	r3, [r7, #16]
      break;
 800217c:	bf00      	nop
    }
    out_samples[2*frame]   = sample_f;
 800217e:	697b      	ldr	r3, [r7, #20]
 8002180:	00db      	lsls	r3, r3, #3
 8002182:	68ba      	ldr	r2, [r7, #8]
 8002184:	4413      	add	r3, r2
 8002186:	693a      	ldr	r2, [r7, #16]
 8002188:	601a      	str	r2, [r3, #0]
    out_samples[2*frame+1] = sample_f;
 800218a:	697b      	ldr	r3, [r7, #20]
 800218c:	00db      	lsls	r3, r3, #3
 800218e:	3304      	adds	r3, #4
 8002190:	68ba      	ldr	r2, [r7, #8]
 8002192:	4413      	add	r3, r2
 8002194:	693a      	ldr	r2, [r7, #16]
 8002196:	601a      	str	r2, [r3, #0]
    self->phase += self->phase_inc;
 8002198:	68fb      	ldr	r3, [r7, #12]
 800219a:	ed93 7a01 	vldr	s14, [r3, #4]
 800219e:	68fb      	ldr	r3, [r7, #12]
 80021a0:	edd3 7a02 	vldr	s15, [r3, #8]
 80021a4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80021a8:	68fb      	ldr	r3, [r7, #12]
 80021aa:	edc3 7a01 	vstr	s15, [r3, #4]
    if(self->phase > WAVE_LENGTH) {
 80021ae:	68fb      	ldr	r3, [r7, #12]
 80021b0:	edd3 7a01 	vldr	s15, [r3, #4]
 80021b4:	ed9f 7a11 	vldr	s14, [pc, #68]	; 80021fc <wavetable_get_samples+0xcc>
 80021b8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80021bc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80021c0:	dd09      	ble.n	80021d6 <wavetable_get_samples+0xa6>
      self->phase -= WAVE_LENGTH;
 80021c2:	68fb      	ldr	r3, [r7, #12]
 80021c4:	edd3 7a01 	vldr	s15, [r3, #4]
 80021c8:	ed9f 7a0c 	vldr	s14, [pc, #48]	; 80021fc <wavetable_get_samples+0xcc>
 80021cc:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80021d0:	68fb      	ldr	r3, [r7, #12]
 80021d2:	edc3 7a01 	vstr	s15, [r3, #4]
  for(int frame = 0; frame < frame_count; frame++) {
 80021d6:	697b      	ldr	r3, [r7, #20]
 80021d8:	3301      	adds	r3, #1
 80021da:	617b      	str	r3, [r7, #20]
 80021dc:	697a      	ldr	r2, [r7, #20]
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	429a      	cmp	r2, r3
 80021e2:	dbae      	blt.n	8002142 <wavetable_get_samples+0x12>
    }
  }
}
 80021e4:	bf00      	nop
 80021e6:	bf00      	nop
 80021e8:	371c      	adds	r7, #28
 80021ea:	46bd      	mov	sp, r7
 80021ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021f0:	4770      	bx	lr
 80021f2:	bf00      	nop
 80021f4:	20001e10 	.word	0x20001e10
 80021f8:	200019bc 	.word	0x200019bc
 80021fc:	43800000 	.word	0x43800000

08002200 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8002200:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002238 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002204:	480d      	ldr	r0, [pc, #52]	; (800223c <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8002206:	490e      	ldr	r1, [pc, #56]	; (8002240 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8002208:	4a0e      	ldr	r2, [pc, #56]	; (8002244 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800220a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800220c:	e002      	b.n	8002214 <LoopCopyDataInit>

0800220e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800220e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002210:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002212:	3304      	adds	r3, #4

08002214 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002214:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002216:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002218:	d3f9      	bcc.n	800220e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800221a:	4a0b      	ldr	r2, [pc, #44]	; (8002248 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 800221c:	4c0b      	ldr	r4, [pc, #44]	; (800224c <LoopFillZerobss+0x26>)
  movs r3, #0
 800221e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002220:	e001      	b.n	8002226 <LoopFillZerobss>

08002222 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002222:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002224:	3204      	adds	r2, #4

08002226 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002226:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002228:	d3fb      	bcc.n	8002222 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800222a:	f7ff fde7 	bl	8001dfc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800222e:	f009 fb7d 	bl	800b92c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002232:	f7fe fe83 	bl	8000f3c <main>
  bx  lr    
 8002236:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8002238:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800223c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002240:	200000cc 	.word	0x200000cc
  ldr r2, =_sidata
 8002244:	0800eae8 	.word	0x0800eae8
  ldr r2, =_sbss
 8002248:	200000cc 	.word	0x200000cc
  ldr r4, =_ebss
 800224c:	20003050 	.word	0x20003050

08002250 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002250:	e7fe      	b.n	8002250 <ADC_IRQHandler>
	...

08002254 <cs43l22_Init>:
  *                       OUTPUT_DEVICE_BOTH or OUTPUT_DEVICE_AUTO .
  * @param Volume: Initial volume level (from 0 (Mute) to 100 (Max))
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_Init(uint16_t DeviceAddr, uint16_t OutputDevice, uint8_t Volume, uint32_t AudioFreq)
{
 8002254:	b580      	push	{r7, lr}
 8002256:	b086      	sub	sp, #24
 8002258:	af00      	add	r7, sp, #0
 800225a:	607b      	str	r3, [r7, #4]
 800225c:	4603      	mov	r3, r0
 800225e:	81fb      	strh	r3, [r7, #14]
 8002260:	460b      	mov	r3, r1
 8002262:	81bb      	strh	r3, [r7, #12]
 8002264:	4613      	mov	r3, r2
 8002266:	72fb      	strb	r3, [r7, #11]
  uint32_t counter = 0;
 8002268:	2300      	movs	r3, #0
 800226a:	617b      	str	r3, [r7, #20]
  
  /* Initialize the Control interface of the Audio Codec */
  AUDIO_IO_Init();     
 800226c:	f000 fc04 	bl	8002a78 <AUDIO_IO_Init>
    
  /* Keep Codec powered OFF */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL1, 0x01);  
 8002270:	89fb      	ldrh	r3, [r7, #14]
 8002272:	b2db      	uxtb	r3, r3
 8002274:	2201      	movs	r2, #1
 8002276:	2102      	movs	r1, #2
 8002278:	4618      	mov	r0, r3
 800227a:	f000 fb01 	bl	8002880 <CODEC_IO_Write>
 800227e:	4603      	mov	r3, r0
 8002280:	461a      	mov	r2, r3
 8002282:	697b      	ldr	r3, [r7, #20]
 8002284:	4413      	add	r3, r2
 8002286:	617b      	str	r3, [r7, #20]
  
  /*Save Output device for mute ON/OFF procedure*/
  switch (OutputDevice)
 8002288:	89bb      	ldrh	r3, [r7, #12]
 800228a:	3b01      	subs	r3, #1
 800228c:	2b03      	cmp	r3, #3
 800228e:	d81b      	bhi.n	80022c8 <cs43l22_Init+0x74>
 8002290:	a201      	add	r2, pc, #4	; (adr r2, 8002298 <cs43l22_Init+0x44>)
 8002292:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002296:	bf00      	nop
 8002298:	080022a9 	.word	0x080022a9
 800229c:	080022b1 	.word	0x080022b1
 80022a0:	080022b9 	.word	0x080022b9
 80022a4:	080022c1 	.word	0x080022c1
  {
  case OUTPUT_DEVICE_SPEAKER:
    OutputDev = 0xFA;
 80022a8:	4b5b      	ldr	r3, [pc, #364]	; (8002418 <cs43l22_Init+0x1c4>)
 80022aa:	22fa      	movs	r2, #250	; 0xfa
 80022ac:	701a      	strb	r2, [r3, #0]
    break;
 80022ae:	e00f      	b.n	80022d0 <cs43l22_Init+0x7c>
    
  case OUTPUT_DEVICE_HEADPHONE:
    OutputDev = 0xAF;
 80022b0:	4b59      	ldr	r3, [pc, #356]	; (8002418 <cs43l22_Init+0x1c4>)
 80022b2:	22af      	movs	r2, #175	; 0xaf
 80022b4:	701a      	strb	r2, [r3, #0]
    break;
 80022b6:	e00b      	b.n	80022d0 <cs43l22_Init+0x7c>
    
  case OUTPUT_DEVICE_BOTH:
    OutputDev = 0xAA;
 80022b8:	4b57      	ldr	r3, [pc, #348]	; (8002418 <cs43l22_Init+0x1c4>)
 80022ba:	22aa      	movs	r2, #170	; 0xaa
 80022bc:	701a      	strb	r2, [r3, #0]
    break;
 80022be:	e007      	b.n	80022d0 <cs43l22_Init+0x7c>
    
  case OUTPUT_DEVICE_AUTO:
    OutputDev = 0x05;
 80022c0:	4b55      	ldr	r3, [pc, #340]	; (8002418 <cs43l22_Init+0x1c4>)
 80022c2:	2205      	movs	r2, #5
 80022c4:	701a      	strb	r2, [r3, #0]
    break;    
 80022c6:	e003      	b.n	80022d0 <cs43l22_Init+0x7c>
    
  default:
    OutputDev = 0x05;
 80022c8:	4b53      	ldr	r3, [pc, #332]	; (8002418 <cs43l22_Init+0x1c4>)
 80022ca:	2205      	movs	r2, #5
 80022cc:	701a      	strb	r2, [r3, #0]
    break;    
 80022ce:	bf00      	nop
  }
  
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, OutputDev);
 80022d0:	89fb      	ldrh	r3, [r7, #14]
 80022d2:	b2db      	uxtb	r3, r3
 80022d4:	4a50      	ldr	r2, [pc, #320]	; (8002418 <cs43l22_Init+0x1c4>)
 80022d6:	7812      	ldrb	r2, [r2, #0]
 80022d8:	b2d2      	uxtb	r2, r2
 80022da:	2104      	movs	r1, #4
 80022dc:	4618      	mov	r0, r3
 80022de:	f000 facf 	bl	8002880 <CODEC_IO_Write>
 80022e2:	4603      	mov	r3, r0
 80022e4:	461a      	mov	r2, r3
 80022e6:	697b      	ldr	r3, [r7, #20]
 80022e8:	4413      	add	r3, r2
 80022ea:	617b      	str	r3, [r7, #20]
  
  /* Clock configuration: Auto detection */  
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_CLOCKING_CTL, 0x81);
 80022ec:	89fb      	ldrh	r3, [r7, #14]
 80022ee:	b2db      	uxtb	r3, r3
 80022f0:	2281      	movs	r2, #129	; 0x81
 80022f2:	2105      	movs	r1, #5
 80022f4:	4618      	mov	r0, r3
 80022f6:	f000 fac3 	bl	8002880 <CODEC_IO_Write>
 80022fa:	4603      	mov	r3, r0
 80022fc:	461a      	mov	r2, r3
 80022fe:	697b      	ldr	r3, [r7, #20]
 8002300:	4413      	add	r3, r2
 8002302:	617b      	str	r3, [r7, #20]
  
  /* Set the Slave Mode and the audio Standard */  
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_INTERFACE_CTL1, CODEC_STANDARD);
 8002304:	89fb      	ldrh	r3, [r7, #14]
 8002306:	b2db      	uxtb	r3, r3
 8002308:	2204      	movs	r2, #4
 800230a:	2106      	movs	r1, #6
 800230c:	4618      	mov	r0, r3
 800230e:	f000 fab7 	bl	8002880 <CODEC_IO_Write>
 8002312:	4603      	mov	r3, r0
 8002314:	461a      	mov	r2, r3
 8002316:	697b      	ldr	r3, [r7, #20]
 8002318:	4413      	add	r3, r2
 800231a:	617b      	str	r3, [r7, #20]
  
  /* Set the Master volume */
  counter += cs43l22_SetVolume(DeviceAddr, Volume);
 800231c:	7afa      	ldrb	r2, [r7, #11]
 800231e:	89fb      	ldrh	r3, [r7, #14]
 8002320:	4611      	mov	r1, r2
 8002322:	4618      	mov	r0, r3
 8002324:	f000 f964 	bl	80025f0 <cs43l22_SetVolume>
 8002328:	4602      	mov	r2, r0
 800232a:	697b      	ldr	r3, [r7, #20]
 800232c:	4413      	add	r3, r2
 800232e:	617b      	str	r3, [r7, #20]
  
  /* If the Speaker is enabled, set the Mono mode and volume attenuation level */
  if(OutputDevice != OUTPUT_DEVICE_HEADPHONE)
 8002330:	89bb      	ldrh	r3, [r7, #12]
 8002332:	2b02      	cmp	r3, #2
 8002334:	d023      	beq.n	800237e <cs43l22_Init+0x12a>
  {
    /* Set the Speaker Mono mode */  
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_PLAYBACK_CTL2, 0x06);
 8002336:	89fb      	ldrh	r3, [r7, #14]
 8002338:	b2db      	uxtb	r3, r3
 800233a:	2206      	movs	r2, #6
 800233c:	210f      	movs	r1, #15
 800233e:	4618      	mov	r0, r3
 8002340:	f000 fa9e 	bl	8002880 <CODEC_IO_Write>
 8002344:	4603      	mov	r3, r0
 8002346:	461a      	mov	r2, r3
 8002348:	697b      	ldr	r3, [r7, #20]
 800234a:	4413      	add	r3, r2
 800234c:	617b      	str	r3, [r7, #20]
    
    /* Set the Speaker attenuation level */  
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_SPEAKER_A_VOL, 0x00);
 800234e:	89fb      	ldrh	r3, [r7, #14]
 8002350:	b2db      	uxtb	r3, r3
 8002352:	2200      	movs	r2, #0
 8002354:	2124      	movs	r1, #36	; 0x24
 8002356:	4618      	mov	r0, r3
 8002358:	f000 fa92 	bl	8002880 <CODEC_IO_Write>
 800235c:	4603      	mov	r3, r0
 800235e:	461a      	mov	r2, r3
 8002360:	697b      	ldr	r3, [r7, #20]
 8002362:	4413      	add	r3, r2
 8002364:	617b      	str	r3, [r7, #20]
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_SPEAKER_B_VOL, 0x00);
 8002366:	89fb      	ldrh	r3, [r7, #14]
 8002368:	b2db      	uxtb	r3, r3
 800236a:	2200      	movs	r2, #0
 800236c:	2125      	movs	r1, #37	; 0x25
 800236e:	4618      	mov	r0, r3
 8002370:	f000 fa86 	bl	8002880 <CODEC_IO_Write>
 8002374:	4603      	mov	r3, r0
 8002376:	461a      	mov	r2, r3
 8002378:	697b      	ldr	r3, [r7, #20]
 800237a:	4413      	add	r3, r2
 800237c:	617b      	str	r3, [r7, #20]
  off the I2S peripheral MCLK clock (which is the operating clock for Codec).
  If this delay is not inserted, then the codec will not shut down properly and
  it results in high noise after shut down. */
  
  /* Disable the analog soft ramp */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_ANALOG_ZC_SR_SETT, 0x00);
 800237e:	89fb      	ldrh	r3, [r7, #14]
 8002380:	b2db      	uxtb	r3, r3
 8002382:	2200      	movs	r2, #0
 8002384:	210a      	movs	r1, #10
 8002386:	4618      	mov	r0, r3
 8002388:	f000 fa7a 	bl	8002880 <CODEC_IO_Write>
 800238c:	4603      	mov	r3, r0
 800238e:	461a      	mov	r2, r3
 8002390:	697b      	ldr	r3, [r7, #20]
 8002392:	4413      	add	r3, r2
 8002394:	617b      	str	r3, [r7, #20]
  /* Disable the digital soft ramp */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MISC_CTL, 0x04);
 8002396:	89fb      	ldrh	r3, [r7, #14]
 8002398:	b2db      	uxtb	r3, r3
 800239a:	2204      	movs	r2, #4
 800239c:	210e      	movs	r1, #14
 800239e:	4618      	mov	r0, r3
 80023a0:	f000 fa6e 	bl	8002880 <CODEC_IO_Write>
 80023a4:	4603      	mov	r3, r0
 80023a6:	461a      	mov	r2, r3
 80023a8:	697b      	ldr	r3, [r7, #20]
 80023aa:	4413      	add	r3, r2
 80023ac:	617b      	str	r3, [r7, #20]
  /* Disable the limiter attack level */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_LIMIT_CTL1, 0x00);
 80023ae:	89fb      	ldrh	r3, [r7, #14]
 80023b0:	b2db      	uxtb	r3, r3
 80023b2:	2200      	movs	r2, #0
 80023b4:	2127      	movs	r1, #39	; 0x27
 80023b6:	4618      	mov	r0, r3
 80023b8:	f000 fa62 	bl	8002880 <CODEC_IO_Write>
 80023bc:	4603      	mov	r3, r0
 80023be:	461a      	mov	r2, r3
 80023c0:	697b      	ldr	r3, [r7, #20]
 80023c2:	4413      	add	r3, r2
 80023c4:	617b      	str	r3, [r7, #20]
  /* Adjust Bass and Treble levels */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_TONE_CTL, 0x0F);
 80023c6:	89fb      	ldrh	r3, [r7, #14]
 80023c8:	b2db      	uxtb	r3, r3
 80023ca:	220f      	movs	r2, #15
 80023cc:	211f      	movs	r1, #31
 80023ce:	4618      	mov	r0, r3
 80023d0:	f000 fa56 	bl	8002880 <CODEC_IO_Write>
 80023d4:	4603      	mov	r3, r0
 80023d6:	461a      	mov	r2, r3
 80023d8:	697b      	ldr	r3, [r7, #20]
 80023da:	4413      	add	r3, r2
 80023dc:	617b      	str	r3, [r7, #20]
  /* Adjust PCM volume level */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_PCMA_VOL, 0x0A);
 80023de:	89fb      	ldrh	r3, [r7, #14]
 80023e0:	b2db      	uxtb	r3, r3
 80023e2:	220a      	movs	r2, #10
 80023e4:	211a      	movs	r1, #26
 80023e6:	4618      	mov	r0, r3
 80023e8:	f000 fa4a 	bl	8002880 <CODEC_IO_Write>
 80023ec:	4603      	mov	r3, r0
 80023ee:	461a      	mov	r2, r3
 80023f0:	697b      	ldr	r3, [r7, #20]
 80023f2:	4413      	add	r3, r2
 80023f4:	617b      	str	r3, [r7, #20]
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_PCMB_VOL, 0x0A);
 80023f6:	89fb      	ldrh	r3, [r7, #14]
 80023f8:	b2db      	uxtb	r3, r3
 80023fa:	220a      	movs	r2, #10
 80023fc:	211b      	movs	r1, #27
 80023fe:	4618      	mov	r0, r3
 8002400:	f000 fa3e 	bl	8002880 <CODEC_IO_Write>
 8002404:	4603      	mov	r3, r0
 8002406:	461a      	mov	r2, r3
 8002408:	697b      	ldr	r3, [r7, #20]
 800240a:	4413      	add	r3, r2
 800240c:	617b      	str	r3, [r7, #20]
  
  /* Return communication control value */
  return counter;  
 800240e:	697b      	ldr	r3, [r7, #20]
}
 8002410:	4618      	mov	r0, r3
 8002412:	3718      	adds	r7, #24
 8002414:	46bd      	mov	sp, r7
 8002416:	bd80      	pop	{r7, pc}
 8002418:	200018ed 	.word	0x200018ed

0800241c <cs43l22_DeInit>:
  * @brief  Deinitializes the audio codec.
  * @param  None
  * @retval  None
  */
void cs43l22_DeInit(void)
{
 800241c:	b580      	push	{r7, lr}
 800241e:	af00      	add	r7, sp, #0
  /* Deinitialize Audio Codec interface */
  AUDIO_IO_DeInit();
 8002420:	f000 fb62 	bl	8002ae8 <AUDIO_IO_DeInit>
}
 8002424:	bf00      	nop
 8002426:	bd80      	pop	{r7, pc}

08002428 <cs43l22_ReadID>:
  * @brief  Get the CS43L22 ID.
  * @param DeviceAddr: Device address on communication Bus.   
  * @retval The CS43L22 ID 
  */
uint32_t cs43l22_ReadID(uint16_t DeviceAddr)
{
 8002428:	b580      	push	{r7, lr}
 800242a:	b084      	sub	sp, #16
 800242c:	af00      	add	r7, sp, #0
 800242e:	4603      	mov	r3, r0
 8002430:	80fb      	strh	r3, [r7, #6]
  uint8_t Value;
  /* Initialize the Control interface of the Audio Codec */
  AUDIO_IO_Init(); 
 8002432:	f000 fb21 	bl	8002a78 <AUDIO_IO_Init>
  
  Value = AUDIO_IO_Read(DeviceAddr, CS43L22_CHIPID_ADDR);
 8002436:	88fb      	ldrh	r3, [r7, #6]
 8002438:	b2db      	uxtb	r3, r3
 800243a:	2101      	movs	r1, #1
 800243c:	4618      	mov	r0, r3
 800243e:	f000 fb6d 	bl	8002b1c <AUDIO_IO_Read>
 8002442:	4603      	mov	r3, r0
 8002444:	73fb      	strb	r3, [r7, #15]
  Value = (Value & CS43L22_ID_MASK);
 8002446:	7bfb      	ldrb	r3, [r7, #15]
 8002448:	f023 0307 	bic.w	r3, r3, #7
 800244c:	73fb      	strb	r3, [r7, #15]
  
  return((uint32_t) Value);
 800244e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002450:	4618      	mov	r0, r3
 8002452:	3710      	adds	r7, #16
 8002454:	46bd      	mov	sp, r7
 8002456:	bd80      	pop	{r7, pc}

08002458 <cs43l22_Play>:
  * @note For this codec no Play options are required.
  * @param DeviceAddr: Device address on communication Bus.   
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_Play(uint16_t DeviceAddr, uint16_t* pBuffer, uint16_t Size)
{
 8002458:	b580      	push	{r7, lr}
 800245a:	b084      	sub	sp, #16
 800245c:	af00      	add	r7, sp, #0
 800245e:	4603      	mov	r3, r0
 8002460:	6039      	str	r1, [r7, #0]
 8002462:	80fb      	strh	r3, [r7, #6]
 8002464:	4613      	mov	r3, r2
 8002466:	80bb      	strh	r3, [r7, #4]
  uint32_t counter = 0;
 8002468:	2300      	movs	r3, #0
 800246a:	60fb      	str	r3, [r7, #12]
  
  if(Is_cs43l22_Stop == 1)
 800246c:	4b16      	ldr	r3, [pc, #88]	; (80024c8 <cs43l22_Play+0x70>)
 800246e:	781b      	ldrb	r3, [r3, #0]
 8002470:	2b01      	cmp	r3, #1
 8002472:	d123      	bne.n	80024bc <cs43l22_Play+0x64>
  {
    /* Enable the digital soft ramp */
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MISC_CTL, 0x06);
 8002474:	88fb      	ldrh	r3, [r7, #6]
 8002476:	b2db      	uxtb	r3, r3
 8002478:	2206      	movs	r2, #6
 800247a:	210e      	movs	r1, #14
 800247c:	4618      	mov	r0, r3
 800247e:	f000 f9ff 	bl	8002880 <CODEC_IO_Write>
 8002482:	4603      	mov	r3, r0
 8002484:	461a      	mov	r2, r3
 8002486:	68fb      	ldr	r3, [r7, #12]
 8002488:	4413      	add	r3, r2
 800248a:	60fb      	str	r3, [r7, #12]
  
    /* Enable Output device */  
    counter += cs43l22_SetMute(DeviceAddr, AUDIO_MUTE_OFF);
 800248c:	88fb      	ldrh	r3, [r7, #6]
 800248e:	2100      	movs	r1, #0
 8002490:	4618      	mov	r0, r3
 8002492:	f000 f919 	bl	80026c8 <cs43l22_SetMute>
 8002496:	4602      	mov	r2, r0
 8002498:	68fb      	ldr	r3, [r7, #12]
 800249a:	4413      	add	r3, r2
 800249c:	60fb      	str	r3, [r7, #12]
    
    /* Power on the Codec */
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL1, 0x9E);  
 800249e:	88fb      	ldrh	r3, [r7, #6]
 80024a0:	b2db      	uxtb	r3, r3
 80024a2:	229e      	movs	r2, #158	; 0x9e
 80024a4:	2102      	movs	r1, #2
 80024a6:	4618      	mov	r0, r3
 80024a8:	f000 f9ea 	bl	8002880 <CODEC_IO_Write>
 80024ac:	4603      	mov	r3, r0
 80024ae:	461a      	mov	r2, r3
 80024b0:	68fb      	ldr	r3, [r7, #12]
 80024b2:	4413      	add	r3, r2
 80024b4:	60fb      	str	r3, [r7, #12]
    Is_cs43l22_Stop = 0;
 80024b6:	4b04      	ldr	r3, [pc, #16]	; (80024c8 <cs43l22_Play+0x70>)
 80024b8:	2200      	movs	r2, #0
 80024ba:	701a      	strb	r2, [r3, #0]
  }
  
  /* Return communication control value */
  return counter;  
 80024bc:	68fb      	ldr	r3, [r7, #12]
}
 80024be:	4618      	mov	r0, r3
 80024c0:	3710      	adds	r7, #16
 80024c2:	46bd      	mov	sp, r7
 80024c4:	bd80      	pop	{r7, pc}
 80024c6:	bf00      	nop
 80024c8:	20000038 	.word	0x20000038

080024cc <cs43l22_Pause>:
  * @brief Pauses playing on the audio codec.
  * @param DeviceAddr: Device address on communication Bus. 
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_Pause(uint16_t DeviceAddr)
{  
 80024cc:	b580      	push	{r7, lr}
 80024ce:	b084      	sub	sp, #16
 80024d0:	af00      	add	r7, sp, #0
 80024d2:	4603      	mov	r3, r0
 80024d4:	80fb      	strh	r3, [r7, #6]
  uint32_t counter = 0;
 80024d6:	2300      	movs	r3, #0
 80024d8:	60fb      	str	r3, [r7, #12]
 
  /* Pause the audio file playing */
  /* Mute the output first */
  counter += cs43l22_SetMute(DeviceAddr, AUDIO_MUTE_ON);
 80024da:	88fb      	ldrh	r3, [r7, #6]
 80024dc:	2101      	movs	r1, #1
 80024de:	4618      	mov	r0, r3
 80024e0:	f000 f8f2 	bl	80026c8 <cs43l22_SetMute>
 80024e4:	4602      	mov	r2, r0
 80024e6:	68fb      	ldr	r3, [r7, #12]
 80024e8:	4413      	add	r3, r2
 80024ea:	60fb      	str	r3, [r7, #12]
  
  /* Put the Codec in Power save mode */    
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL1, 0x01);
 80024ec:	88fb      	ldrh	r3, [r7, #6]
 80024ee:	b2db      	uxtb	r3, r3
 80024f0:	2201      	movs	r2, #1
 80024f2:	2102      	movs	r1, #2
 80024f4:	4618      	mov	r0, r3
 80024f6:	f000 f9c3 	bl	8002880 <CODEC_IO_Write>
 80024fa:	4603      	mov	r3, r0
 80024fc:	461a      	mov	r2, r3
 80024fe:	68fb      	ldr	r3, [r7, #12]
 8002500:	4413      	add	r3, r2
 8002502:	60fb      	str	r3, [r7, #12]
 
  return counter;
 8002504:	68fb      	ldr	r3, [r7, #12]
}
 8002506:	4618      	mov	r0, r3
 8002508:	3710      	adds	r7, #16
 800250a:	46bd      	mov	sp, r7
 800250c:	bd80      	pop	{r7, pc}
	...

08002510 <cs43l22_Resume>:
  * @brief Resumes playing on the audio codec.
  * @param DeviceAddr: Device address on communication Bus. 
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_Resume(uint16_t DeviceAddr)
{
 8002510:	b580      	push	{r7, lr}
 8002512:	b084      	sub	sp, #16
 8002514:	af00      	add	r7, sp, #0
 8002516:	4603      	mov	r3, r0
 8002518:	80fb      	strh	r3, [r7, #6]
  uint32_t counter = 0;
 800251a:	2300      	movs	r3, #0
 800251c:	60fb      	str	r3, [r7, #12]
  volatile uint32_t index = 0x00;
 800251e:	2300      	movs	r3, #0
 8002520:	60bb      	str	r3, [r7, #8]
  /* Resumes the audio file playing */  
  /* Unmute the output first */
  counter += cs43l22_SetMute(DeviceAddr, AUDIO_MUTE_OFF);
 8002522:	88fb      	ldrh	r3, [r7, #6]
 8002524:	2100      	movs	r1, #0
 8002526:	4618      	mov	r0, r3
 8002528:	f000 f8ce 	bl	80026c8 <cs43l22_SetMute>
 800252c:	4602      	mov	r2, r0
 800252e:	68fb      	ldr	r3, [r7, #12]
 8002530:	4413      	add	r3, r2
 8002532:	60fb      	str	r3, [r7, #12]

  for(index = 0x00; index < 0xFF; index++);
 8002534:	2300      	movs	r3, #0
 8002536:	60bb      	str	r3, [r7, #8]
 8002538:	e002      	b.n	8002540 <cs43l22_Resume+0x30>
 800253a:	68bb      	ldr	r3, [r7, #8]
 800253c:	3301      	adds	r3, #1
 800253e:	60bb      	str	r3, [r7, #8]
 8002540:	68bb      	ldr	r3, [r7, #8]
 8002542:	2bfe      	cmp	r3, #254	; 0xfe
 8002544:	d9f9      	bls.n	800253a <cs43l22_Resume+0x2a>
  
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, OutputDev);
 8002546:	88fb      	ldrh	r3, [r7, #6]
 8002548:	b2db      	uxtb	r3, r3
 800254a:	4a0e      	ldr	r2, [pc, #56]	; (8002584 <cs43l22_Resume+0x74>)
 800254c:	7812      	ldrb	r2, [r2, #0]
 800254e:	b2d2      	uxtb	r2, r2
 8002550:	2104      	movs	r1, #4
 8002552:	4618      	mov	r0, r3
 8002554:	f000 f994 	bl	8002880 <CODEC_IO_Write>
 8002558:	4603      	mov	r3, r0
 800255a:	461a      	mov	r2, r3
 800255c:	68fb      	ldr	r3, [r7, #12]
 800255e:	4413      	add	r3, r2
 8002560:	60fb      	str	r3, [r7, #12]

  /* Exit the Power save mode */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL1, 0x9E); 
 8002562:	88fb      	ldrh	r3, [r7, #6]
 8002564:	b2db      	uxtb	r3, r3
 8002566:	229e      	movs	r2, #158	; 0x9e
 8002568:	2102      	movs	r1, #2
 800256a:	4618      	mov	r0, r3
 800256c:	f000 f988 	bl	8002880 <CODEC_IO_Write>
 8002570:	4603      	mov	r3, r0
 8002572:	461a      	mov	r2, r3
 8002574:	68fb      	ldr	r3, [r7, #12]
 8002576:	4413      	add	r3, r2
 8002578:	60fb      	str	r3, [r7, #12]
  
  return counter;
 800257a:	68fb      	ldr	r3, [r7, #12]
}
 800257c:	4618      	mov	r0, r3
 800257e:	3710      	adds	r7, #16
 8002580:	46bd      	mov	sp, r7
 8002582:	bd80      	pop	{r7, pc}
 8002584:	200018ed 	.word	0x200018ed

08002588 <cs43l22_Stop>:
  *                           (user should re-Initialize the codec in order to 
  *                            play again the audio stream).
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_Stop(uint16_t DeviceAddr, uint32_t CodecPdwnMode)
{
 8002588:	b580      	push	{r7, lr}
 800258a:	b084      	sub	sp, #16
 800258c:	af00      	add	r7, sp, #0
 800258e:	4603      	mov	r3, r0
 8002590:	6039      	str	r1, [r7, #0]
 8002592:	80fb      	strh	r3, [r7, #6]
  uint32_t counter = 0;
 8002594:	2300      	movs	r3, #0
 8002596:	60fb      	str	r3, [r7, #12]
  
  /* Mute the output first */
  counter += cs43l22_SetMute(DeviceAddr, AUDIO_MUTE_ON);
 8002598:	88fb      	ldrh	r3, [r7, #6]
 800259a:	2101      	movs	r1, #1
 800259c:	4618      	mov	r0, r3
 800259e:	f000 f893 	bl	80026c8 <cs43l22_SetMute>
 80025a2:	4602      	mov	r2, r0
 80025a4:	68fb      	ldr	r3, [r7, #12]
 80025a6:	4413      	add	r3, r2
 80025a8:	60fb      	str	r3, [r7, #12]

  /* Disable the digital soft ramp */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MISC_CTL, 0x04);
 80025aa:	88fb      	ldrh	r3, [r7, #6]
 80025ac:	b2db      	uxtb	r3, r3
 80025ae:	2204      	movs	r2, #4
 80025b0:	210e      	movs	r1, #14
 80025b2:	4618      	mov	r0, r3
 80025b4:	f000 f964 	bl	8002880 <CODEC_IO_Write>
 80025b8:	4603      	mov	r3, r0
 80025ba:	461a      	mov	r2, r3
 80025bc:	68fb      	ldr	r3, [r7, #12]
 80025be:	4413      	add	r3, r2
 80025c0:	60fb      	str	r3, [r7, #12]
  
  /* Power down the DAC and the speaker (PMDAC and PMSPK bits)*/
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL1, 0x9F);
 80025c2:	88fb      	ldrh	r3, [r7, #6]
 80025c4:	b2db      	uxtb	r3, r3
 80025c6:	229f      	movs	r2, #159	; 0x9f
 80025c8:	2102      	movs	r1, #2
 80025ca:	4618      	mov	r0, r3
 80025cc:	f000 f958 	bl	8002880 <CODEC_IO_Write>
 80025d0:	4603      	mov	r3, r0
 80025d2:	461a      	mov	r2, r3
 80025d4:	68fb      	ldr	r3, [r7, #12]
 80025d6:	4413      	add	r3, r2
 80025d8:	60fb      	str	r3, [r7, #12]
  
  Is_cs43l22_Stop = 1;
 80025da:	4b04      	ldr	r3, [pc, #16]	; (80025ec <cs43l22_Stop+0x64>)
 80025dc:	2201      	movs	r2, #1
 80025de:	701a      	strb	r2, [r3, #0]
  return counter;    
 80025e0:	68fb      	ldr	r3, [r7, #12]
}
 80025e2:	4618      	mov	r0, r3
 80025e4:	3710      	adds	r7, #16
 80025e6:	46bd      	mov	sp, r7
 80025e8:	bd80      	pop	{r7, pc}
 80025ea:	bf00      	nop
 80025ec:	20000038 	.word	0x20000038

080025f0 <cs43l22_SetVolume>:
  *                description for more details).
  *         
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_SetVolume(uint16_t DeviceAddr, uint8_t Volume)
{
 80025f0:	b580      	push	{r7, lr}
 80025f2:	b084      	sub	sp, #16
 80025f4:	af00      	add	r7, sp, #0
 80025f6:	4603      	mov	r3, r0
 80025f8:	460a      	mov	r2, r1
 80025fa:	80fb      	strh	r3, [r7, #6]
 80025fc:	4613      	mov	r3, r2
 80025fe:	717b      	strb	r3, [r7, #5]
  uint32_t counter = 0;
 8002600:	2300      	movs	r3, #0
 8002602:	60fb      	str	r3, [r7, #12]
  uint8_t convertedvol = VOLUME_CONVERT(Volume);
 8002604:	797b      	ldrb	r3, [r7, #5]
 8002606:	2b64      	cmp	r3, #100	; 0x64
 8002608:	d80b      	bhi.n	8002622 <cs43l22_SetVolume+0x32>
 800260a:	797a      	ldrb	r2, [r7, #5]
 800260c:	4613      	mov	r3, r2
 800260e:	021b      	lsls	r3, r3, #8
 8002610:	1a9b      	subs	r3, r3, r2
 8002612:	4a25      	ldr	r2, [pc, #148]	; (80026a8 <cs43l22_SetVolume+0xb8>)
 8002614:	fb82 1203 	smull	r1, r2, r2, r3
 8002618:	1152      	asrs	r2, r2, #5
 800261a:	17db      	asrs	r3, r3, #31
 800261c:	1ad3      	subs	r3, r2, r3
 800261e:	b2db      	uxtb	r3, r3
 8002620:	e000      	b.n	8002624 <cs43l22_SetVolume+0x34>
 8002622:	23ff      	movs	r3, #255	; 0xff
 8002624:	72fb      	strb	r3, [r7, #11]

  if(convertedvol > 0xE6)
 8002626:	7afb      	ldrb	r3, [r7, #11]
 8002628:	2be6      	cmp	r3, #230	; 0xe6
 800262a:	d91c      	bls.n	8002666 <cs43l22_SetVolume+0x76>
  {
    /* Set the Master volume */
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MASTER_A_VOL, convertedvol - 0xE7); 
 800262c:	88fb      	ldrh	r3, [r7, #6]
 800262e:	b2d8      	uxtb	r0, r3
 8002630:	7afb      	ldrb	r3, [r7, #11]
 8002632:	3319      	adds	r3, #25
 8002634:	b2db      	uxtb	r3, r3
 8002636:	461a      	mov	r2, r3
 8002638:	2120      	movs	r1, #32
 800263a:	f000 f921 	bl	8002880 <CODEC_IO_Write>
 800263e:	4603      	mov	r3, r0
 8002640:	461a      	mov	r2, r3
 8002642:	68fb      	ldr	r3, [r7, #12]
 8002644:	4413      	add	r3, r2
 8002646:	60fb      	str	r3, [r7, #12]
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MASTER_B_VOL, convertedvol - 0xE7);     
 8002648:	88fb      	ldrh	r3, [r7, #6]
 800264a:	b2d8      	uxtb	r0, r3
 800264c:	7afb      	ldrb	r3, [r7, #11]
 800264e:	3319      	adds	r3, #25
 8002650:	b2db      	uxtb	r3, r3
 8002652:	461a      	mov	r2, r3
 8002654:	2121      	movs	r1, #33	; 0x21
 8002656:	f000 f913 	bl	8002880 <CODEC_IO_Write>
 800265a:	4603      	mov	r3, r0
 800265c:	461a      	mov	r2, r3
 800265e:	68fb      	ldr	r3, [r7, #12]
 8002660:	4413      	add	r3, r2
 8002662:	60fb      	str	r3, [r7, #12]
 8002664:	e01b      	b.n	800269e <cs43l22_SetVolume+0xae>
  }
  else
  {
    /* Set the Master volume */
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MASTER_A_VOL, convertedvol + 0x19); 
 8002666:	88fb      	ldrh	r3, [r7, #6]
 8002668:	b2d8      	uxtb	r0, r3
 800266a:	7afb      	ldrb	r3, [r7, #11]
 800266c:	3319      	adds	r3, #25
 800266e:	b2db      	uxtb	r3, r3
 8002670:	461a      	mov	r2, r3
 8002672:	2120      	movs	r1, #32
 8002674:	f000 f904 	bl	8002880 <CODEC_IO_Write>
 8002678:	4603      	mov	r3, r0
 800267a:	461a      	mov	r2, r3
 800267c:	68fb      	ldr	r3, [r7, #12]
 800267e:	4413      	add	r3, r2
 8002680:	60fb      	str	r3, [r7, #12]
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MASTER_B_VOL, convertedvol + 0x19); 
 8002682:	88fb      	ldrh	r3, [r7, #6]
 8002684:	b2d8      	uxtb	r0, r3
 8002686:	7afb      	ldrb	r3, [r7, #11]
 8002688:	3319      	adds	r3, #25
 800268a:	b2db      	uxtb	r3, r3
 800268c:	461a      	mov	r2, r3
 800268e:	2121      	movs	r1, #33	; 0x21
 8002690:	f000 f8f6 	bl	8002880 <CODEC_IO_Write>
 8002694:	4603      	mov	r3, r0
 8002696:	461a      	mov	r2, r3
 8002698:	68fb      	ldr	r3, [r7, #12]
 800269a:	4413      	add	r3, r2
 800269c:	60fb      	str	r3, [r7, #12]
  }

  return counter;
 800269e:	68fb      	ldr	r3, [r7, #12]
}
 80026a0:	4618      	mov	r0, r3
 80026a2:	3710      	adds	r7, #16
 80026a4:	46bd      	mov	sp, r7
 80026a6:	bd80      	pop	{r7, pc}
 80026a8:	51eb851f 	.word	0x51eb851f

080026ac <cs43l22_SetFrequency>:
  * @param DeviceAddr: Device address on communication Bus.   
  * @param AudioFreq: Audio frequency used to play the audio stream.
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_SetFrequency(uint16_t DeviceAddr, uint32_t AudioFreq)
{
 80026ac:	b480      	push	{r7}
 80026ae:	b083      	sub	sp, #12
 80026b0:	af00      	add	r7, sp, #0
 80026b2:	4603      	mov	r3, r0
 80026b4:	6039      	str	r1, [r7, #0]
 80026b6:	80fb      	strh	r3, [r7, #6]
  return 0;
 80026b8:	2300      	movs	r3, #0
}
 80026ba:	4618      	mov	r0, r3
 80026bc:	370c      	adds	r7, #12
 80026be:	46bd      	mov	sp, r7
 80026c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026c4:	4770      	bx	lr
	...

080026c8 <cs43l22_SetMute>:
  * @param Cmd: AUDIO_MUTE_ON to enable the mute or AUDIO_MUTE_OFF to disable the
  *             mute mode.
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_SetMute(uint16_t DeviceAddr, uint32_t Cmd)
{
 80026c8:	b580      	push	{r7, lr}
 80026ca:	b084      	sub	sp, #16
 80026cc:	af00      	add	r7, sp, #0
 80026ce:	4603      	mov	r3, r0
 80026d0:	6039      	str	r1, [r7, #0]
 80026d2:	80fb      	strh	r3, [r7, #6]
  uint32_t counter = 0;
 80026d4:	2300      	movs	r3, #0
 80026d6:	60fb      	str	r3, [r7, #12]
  
  /* Set the Mute mode */
  if(Cmd == AUDIO_MUTE_ON)
 80026d8:	683b      	ldr	r3, [r7, #0]
 80026da:	2b01      	cmp	r3, #1
 80026dc:	d124      	bne.n	8002728 <cs43l22_SetMute+0x60>
  {
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, 0xFF);
 80026de:	88fb      	ldrh	r3, [r7, #6]
 80026e0:	b2db      	uxtb	r3, r3
 80026e2:	22ff      	movs	r2, #255	; 0xff
 80026e4:	2104      	movs	r1, #4
 80026e6:	4618      	mov	r0, r3
 80026e8:	f000 f8ca 	bl	8002880 <CODEC_IO_Write>
 80026ec:	4603      	mov	r3, r0
 80026ee:	461a      	mov	r2, r3
 80026f0:	68fb      	ldr	r3, [r7, #12]
 80026f2:	4413      	add	r3, r2
 80026f4:	60fb      	str	r3, [r7, #12]
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_HEADPHONE_A_VOL, 0x01);
 80026f6:	88fb      	ldrh	r3, [r7, #6]
 80026f8:	b2db      	uxtb	r3, r3
 80026fa:	2201      	movs	r2, #1
 80026fc:	2122      	movs	r1, #34	; 0x22
 80026fe:	4618      	mov	r0, r3
 8002700:	f000 f8be 	bl	8002880 <CODEC_IO_Write>
 8002704:	4603      	mov	r3, r0
 8002706:	461a      	mov	r2, r3
 8002708:	68fb      	ldr	r3, [r7, #12]
 800270a:	4413      	add	r3, r2
 800270c:	60fb      	str	r3, [r7, #12]
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_HEADPHONE_B_VOL, 0x01);
 800270e:	88fb      	ldrh	r3, [r7, #6]
 8002710:	b2db      	uxtb	r3, r3
 8002712:	2201      	movs	r2, #1
 8002714:	2123      	movs	r1, #35	; 0x23
 8002716:	4618      	mov	r0, r3
 8002718:	f000 f8b2 	bl	8002880 <CODEC_IO_Write>
 800271c:	4603      	mov	r3, r0
 800271e:	461a      	mov	r2, r3
 8002720:	68fb      	ldr	r3, [r7, #12]
 8002722:	4413      	add	r3, r2
 8002724:	60fb      	str	r3, [r7, #12]
 8002726:	e025      	b.n	8002774 <cs43l22_SetMute+0xac>
  }
  else /* AUDIO_MUTE_OFF Disable the Mute */
  {
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_HEADPHONE_A_VOL, 0x00);
 8002728:	88fb      	ldrh	r3, [r7, #6]
 800272a:	b2db      	uxtb	r3, r3
 800272c:	2200      	movs	r2, #0
 800272e:	2122      	movs	r1, #34	; 0x22
 8002730:	4618      	mov	r0, r3
 8002732:	f000 f8a5 	bl	8002880 <CODEC_IO_Write>
 8002736:	4603      	mov	r3, r0
 8002738:	461a      	mov	r2, r3
 800273a:	68fb      	ldr	r3, [r7, #12]
 800273c:	4413      	add	r3, r2
 800273e:	60fb      	str	r3, [r7, #12]
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_HEADPHONE_B_VOL, 0x00);
 8002740:	88fb      	ldrh	r3, [r7, #6]
 8002742:	b2db      	uxtb	r3, r3
 8002744:	2200      	movs	r2, #0
 8002746:	2123      	movs	r1, #35	; 0x23
 8002748:	4618      	mov	r0, r3
 800274a:	f000 f899 	bl	8002880 <CODEC_IO_Write>
 800274e:	4603      	mov	r3, r0
 8002750:	461a      	mov	r2, r3
 8002752:	68fb      	ldr	r3, [r7, #12]
 8002754:	4413      	add	r3, r2
 8002756:	60fb      	str	r3, [r7, #12]
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, OutputDev);
 8002758:	88fb      	ldrh	r3, [r7, #6]
 800275a:	b2db      	uxtb	r3, r3
 800275c:	4a08      	ldr	r2, [pc, #32]	; (8002780 <cs43l22_SetMute+0xb8>)
 800275e:	7812      	ldrb	r2, [r2, #0]
 8002760:	b2d2      	uxtb	r2, r2
 8002762:	2104      	movs	r1, #4
 8002764:	4618      	mov	r0, r3
 8002766:	f000 f88b 	bl	8002880 <CODEC_IO_Write>
 800276a:	4603      	mov	r3, r0
 800276c:	461a      	mov	r2, r3
 800276e:	68fb      	ldr	r3, [r7, #12]
 8002770:	4413      	add	r3, r2
 8002772:	60fb      	str	r3, [r7, #12]
  }
  return counter;
 8002774:	68fb      	ldr	r3, [r7, #12]
}
 8002776:	4618      	mov	r0, r3
 8002778:	3710      	adds	r7, #16
 800277a:	46bd      	mov	sp, r7
 800277c:	bd80      	pop	{r7, pc}
 800277e:	bf00      	nop
 8002780:	200018ed 	.word	0x200018ed

08002784 <cs43l22_SetOutputMode>:
  * @param Output: specifies the audio output target: OUTPUT_DEVICE_SPEAKER,
  *         OUTPUT_DEVICE_HEADPHONE, OUTPUT_DEVICE_BOTH or OUTPUT_DEVICE_AUTO 
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_SetOutputMode(uint16_t DeviceAddr, uint8_t Output)
{
 8002784:	b580      	push	{r7, lr}
 8002786:	b084      	sub	sp, #16
 8002788:	af00      	add	r7, sp, #0
 800278a:	4603      	mov	r3, r0
 800278c:	460a      	mov	r2, r1
 800278e:	80fb      	strh	r3, [r7, #6]
 8002790:	4613      	mov	r3, r2
 8002792:	717b      	strb	r3, [r7, #5]
  uint32_t counter = 0; 
 8002794:	2300      	movs	r3, #0
 8002796:	60fb      	str	r3, [r7, #12]
  
  switch (Output) 
 8002798:	797b      	ldrb	r3, [r7, #5]
 800279a:	3b01      	subs	r3, #1
 800279c:	2b03      	cmp	r3, #3
 800279e:	d84b      	bhi.n	8002838 <cs43l22_SetOutputMode+0xb4>
 80027a0:	a201      	add	r2, pc, #4	; (adr r2, 80027a8 <cs43l22_SetOutputMode+0x24>)
 80027a2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80027a6:	bf00      	nop
 80027a8:	080027b9 	.word	0x080027b9
 80027ac:	080027d9 	.word	0x080027d9
 80027b0:	080027f9 	.word	0x080027f9
 80027b4:	08002819 	.word	0x08002819
  {
    case OUTPUT_DEVICE_SPEAKER:
      counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, 0xFA); /* SPK always ON & HP always OFF */
 80027b8:	88fb      	ldrh	r3, [r7, #6]
 80027ba:	b2db      	uxtb	r3, r3
 80027bc:	22fa      	movs	r2, #250	; 0xfa
 80027be:	2104      	movs	r1, #4
 80027c0:	4618      	mov	r0, r3
 80027c2:	f000 f85d 	bl	8002880 <CODEC_IO_Write>
 80027c6:	4603      	mov	r3, r0
 80027c8:	461a      	mov	r2, r3
 80027ca:	68fb      	ldr	r3, [r7, #12]
 80027cc:	4413      	add	r3, r2
 80027ce:	60fb      	str	r3, [r7, #12]
      OutputDev = 0xFA;
 80027d0:	4b24      	ldr	r3, [pc, #144]	; (8002864 <cs43l22_SetOutputMode+0xe0>)
 80027d2:	22fa      	movs	r2, #250	; 0xfa
 80027d4:	701a      	strb	r2, [r3, #0]
      break;
 80027d6:	e03f      	b.n	8002858 <cs43l22_SetOutputMode+0xd4>
      
    case OUTPUT_DEVICE_HEADPHONE:
      counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, 0xAF); /* SPK always OFF & HP always ON */
 80027d8:	88fb      	ldrh	r3, [r7, #6]
 80027da:	b2db      	uxtb	r3, r3
 80027dc:	22af      	movs	r2, #175	; 0xaf
 80027de:	2104      	movs	r1, #4
 80027e0:	4618      	mov	r0, r3
 80027e2:	f000 f84d 	bl	8002880 <CODEC_IO_Write>
 80027e6:	4603      	mov	r3, r0
 80027e8:	461a      	mov	r2, r3
 80027ea:	68fb      	ldr	r3, [r7, #12]
 80027ec:	4413      	add	r3, r2
 80027ee:	60fb      	str	r3, [r7, #12]
      OutputDev = 0xAF;
 80027f0:	4b1c      	ldr	r3, [pc, #112]	; (8002864 <cs43l22_SetOutputMode+0xe0>)
 80027f2:	22af      	movs	r2, #175	; 0xaf
 80027f4:	701a      	strb	r2, [r3, #0]
      break;
 80027f6:	e02f      	b.n	8002858 <cs43l22_SetOutputMode+0xd4>
      
    case OUTPUT_DEVICE_BOTH:
      counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, 0xAA); /* SPK always ON & HP always ON */
 80027f8:	88fb      	ldrh	r3, [r7, #6]
 80027fa:	b2db      	uxtb	r3, r3
 80027fc:	22aa      	movs	r2, #170	; 0xaa
 80027fe:	2104      	movs	r1, #4
 8002800:	4618      	mov	r0, r3
 8002802:	f000 f83d 	bl	8002880 <CODEC_IO_Write>
 8002806:	4603      	mov	r3, r0
 8002808:	461a      	mov	r2, r3
 800280a:	68fb      	ldr	r3, [r7, #12]
 800280c:	4413      	add	r3, r2
 800280e:	60fb      	str	r3, [r7, #12]
      OutputDev = 0xAA;
 8002810:	4b14      	ldr	r3, [pc, #80]	; (8002864 <cs43l22_SetOutputMode+0xe0>)
 8002812:	22aa      	movs	r2, #170	; 0xaa
 8002814:	701a      	strb	r2, [r3, #0]
      break;
 8002816:	e01f      	b.n	8002858 <cs43l22_SetOutputMode+0xd4>
      
    case OUTPUT_DEVICE_AUTO:
      counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, 0x05); /* Detect the HP or the SPK automatically */
 8002818:	88fb      	ldrh	r3, [r7, #6]
 800281a:	b2db      	uxtb	r3, r3
 800281c:	2205      	movs	r2, #5
 800281e:	2104      	movs	r1, #4
 8002820:	4618      	mov	r0, r3
 8002822:	f000 f82d 	bl	8002880 <CODEC_IO_Write>
 8002826:	4603      	mov	r3, r0
 8002828:	461a      	mov	r2, r3
 800282a:	68fb      	ldr	r3, [r7, #12]
 800282c:	4413      	add	r3, r2
 800282e:	60fb      	str	r3, [r7, #12]
      OutputDev = 0x05;
 8002830:	4b0c      	ldr	r3, [pc, #48]	; (8002864 <cs43l22_SetOutputMode+0xe0>)
 8002832:	2205      	movs	r2, #5
 8002834:	701a      	strb	r2, [r3, #0]
      break;    
 8002836:	e00f      	b.n	8002858 <cs43l22_SetOutputMode+0xd4>
      
    default:
      counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, 0x05); /* Detect the HP or the SPK automatically */
 8002838:	88fb      	ldrh	r3, [r7, #6]
 800283a:	b2db      	uxtb	r3, r3
 800283c:	2205      	movs	r2, #5
 800283e:	2104      	movs	r1, #4
 8002840:	4618      	mov	r0, r3
 8002842:	f000 f81d 	bl	8002880 <CODEC_IO_Write>
 8002846:	4603      	mov	r3, r0
 8002848:	461a      	mov	r2, r3
 800284a:	68fb      	ldr	r3, [r7, #12]
 800284c:	4413      	add	r3, r2
 800284e:	60fb      	str	r3, [r7, #12]
      OutputDev = 0x05;
 8002850:	4b04      	ldr	r3, [pc, #16]	; (8002864 <cs43l22_SetOutputMode+0xe0>)
 8002852:	2205      	movs	r2, #5
 8002854:	701a      	strb	r2, [r3, #0]
      break;
 8002856:	bf00      	nop
  }  
  return counter;
 8002858:	68fb      	ldr	r3, [r7, #12]
}
 800285a:	4618      	mov	r0, r3
 800285c:	3710      	adds	r7, #16
 800285e:	46bd      	mov	sp, r7
 8002860:	bd80      	pop	{r7, pc}
 8002862:	bf00      	nop
 8002864:	200018ed 	.word	0x200018ed

08002868 <cs43l22_Reset>:
  * @brief Resets cs43l22 registers.
  * @param DeviceAddr: Device address on communication Bus. 
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_Reset(uint16_t DeviceAddr)
{
 8002868:	b480      	push	{r7}
 800286a:	b083      	sub	sp, #12
 800286c:	af00      	add	r7, sp, #0
 800286e:	4603      	mov	r3, r0
 8002870:	80fb      	strh	r3, [r7, #6]
  return 0;
 8002872:	2300      	movs	r3, #0
}
 8002874:	4618      	mov	r0, r3
 8002876:	370c      	adds	r7, #12
 8002878:	46bd      	mov	sp, r7
 800287a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800287e:	4770      	bx	lr

08002880 <CODEC_IO_Write>:
  * @param  Reg: Reg address 
  * @param  Value: Data to be written
  * @retval None
  */
static uint8_t CODEC_IO_Write(uint8_t Addr, uint8_t Reg, uint8_t Value)
{
 8002880:	b580      	push	{r7, lr}
 8002882:	b084      	sub	sp, #16
 8002884:	af00      	add	r7, sp, #0
 8002886:	4603      	mov	r3, r0
 8002888:	71fb      	strb	r3, [r7, #7]
 800288a:	460b      	mov	r3, r1
 800288c:	71bb      	strb	r3, [r7, #6]
 800288e:	4613      	mov	r3, r2
 8002890:	717b      	strb	r3, [r7, #5]
  uint32_t result = 0;
 8002892:	2300      	movs	r3, #0
 8002894:	60fb      	str	r3, [r7, #12]
  
  AUDIO_IO_Write(Addr, Reg, Value);
 8002896:	797a      	ldrb	r2, [r7, #5]
 8002898:	79b9      	ldrb	r1, [r7, #6]
 800289a:	79fb      	ldrb	r3, [r7, #7]
 800289c:	4618      	mov	r0, r3
 800289e:	f000 f92a 	bl	8002af6 <AUDIO_IO_Write>
#ifdef VERIFY_WRITTENDATA
  /* Verify that the data has been correctly written */  
  result = (AUDIO_IO_Read(Addr, Reg) == Value)? 0:1;
#endif /* VERIFY_WRITTENDATA */
  
  return result;
 80028a2:	68fb      	ldr	r3, [r7, #12]
 80028a4:	b2db      	uxtb	r3, r3
}
 80028a6:	4618      	mov	r0, r3
 80028a8:	3710      	adds	r7, #16
 80028aa:	46bd      	mov	sp, r7
 80028ac:	bd80      	pop	{r7, pc}
	...

080028b0 <I2Cx_Init>:
/******************************* I2C Routines**********************************/
/**
  * @brief  Configures I2C interface.
  */
static void I2Cx_Init(void)
{
 80028b0:	b580      	push	{r7, lr}
 80028b2:	af00      	add	r7, sp, #0
  if(HAL_I2C_GetState(&I2cHandle) == HAL_I2C_STATE_RESET)
 80028b4:	480e      	ldr	r0, [pc, #56]	; (80028f0 <I2Cx_Init+0x40>)
 80028b6:	f003 fc57 	bl	8006168 <HAL_I2C_GetState>
 80028ba:	4603      	mov	r3, r0
 80028bc:	2b00      	cmp	r3, #0
 80028be:	d114      	bne.n	80028ea <I2Cx_Init+0x3a>
  {
    /* DISCOVERY_I2Cx peripheral configuration */
    I2cHandle.Init.ClockSpeed = BSP_I2C_SPEED;
 80028c0:	4b0b      	ldr	r3, [pc, #44]	; (80028f0 <I2Cx_Init+0x40>)
 80028c2:	4a0c      	ldr	r2, [pc, #48]	; (80028f4 <I2Cx_Init+0x44>)
 80028c4:	605a      	str	r2, [r3, #4]
    I2cHandle.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80028c6:	4b0a      	ldr	r3, [pc, #40]	; (80028f0 <I2Cx_Init+0x40>)
 80028c8:	2200      	movs	r2, #0
 80028ca:	609a      	str	r2, [r3, #8]
    I2cHandle.Init.OwnAddress1 = 0x33;
 80028cc:	4b08      	ldr	r3, [pc, #32]	; (80028f0 <I2Cx_Init+0x40>)
 80028ce:	2233      	movs	r2, #51	; 0x33
 80028d0:	60da      	str	r2, [r3, #12]
    I2cHandle.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80028d2:	4b07      	ldr	r3, [pc, #28]	; (80028f0 <I2Cx_Init+0x40>)
 80028d4:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80028d8:	611a      	str	r2, [r3, #16]
    I2cHandle.Instance = DISCOVERY_I2Cx;
 80028da:	4b05      	ldr	r3, [pc, #20]	; (80028f0 <I2Cx_Init+0x40>)
 80028dc:	4a06      	ldr	r2, [pc, #24]	; (80028f8 <I2Cx_Init+0x48>)
 80028de:	601a      	str	r2, [r3, #0]
      
    /* Init the I2C */
    I2Cx_MspInit();
 80028e0:	f000 f876 	bl	80029d0 <I2Cx_MspInit>
    HAL_I2C_Init(&I2cHandle);
 80028e4:	4802      	ldr	r0, [pc, #8]	; (80028f0 <I2Cx_Init+0x40>)
 80028e6:	f002 ffab 	bl	8005840 <HAL_I2C_Init>
  }
}
 80028ea:	bf00      	nop
 80028ec:	bd80      	pop	{r7, pc}
 80028ee:	bf00      	nop
 80028f0:	200018f0 	.word	0x200018f0
 80028f4:	000186a0 	.word	0x000186a0
 80028f8:	40005400 	.word	0x40005400

080028fc <I2Cx_WriteData>:
  * @param  Reg: The target register address to write
  * @param  Value: The target register value to be written 
  * @retval HAL status
  */
static void I2Cx_WriteData(uint8_t Addr, uint8_t Reg, uint8_t Value)
{
 80028fc:	b580      	push	{r7, lr}
 80028fe:	b088      	sub	sp, #32
 8002900:	af04      	add	r7, sp, #16
 8002902:	4603      	mov	r3, r0
 8002904:	71fb      	strb	r3, [r7, #7]
 8002906:	460b      	mov	r3, r1
 8002908:	71bb      	strb	r3, [r7, #6]
 800290a:	4613      	mov	r3, r2
 800290c:	717b      	strb	r3, [r7, #5]
  HAL_StatusTypeDef status = HAL_OK;
 800290e:	2300      	movs	r3, #0
 8002910:	73fb      	strb	r3, [r7, #15]
  
  status = HAL_I2C_Mem_Write(&I2cHandle, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT, &Value, 1, I2cxTimeout); 
 8002912:	79fb      	ldrb	r3, [r7, #7]
 8002914:	b299      	uxth	r1, r3
 8002916:	79bb      	ldrb	r3, [r7, #6]
 8002918:	b29a      	uxth	r2, r3
 800291a:	4b0c      	ldr	r3, [pc, #48]	; (800294c <I2Cx_WriteData+0x50>)
 800291c:	681b      	ldr	r3, [r3, #0]
 800291e:	9302      	str	r3, [sp, #8]
 8002920:	2301      	movs	r3, #1
 8002922:	9301      	str	r3, [sp, #4]
 8002924:	1d7b      	adds	r3, r7, #5
 8002926:	9300      	str	r3, [sp, #0]
 8002928:	2301      	movs	r3, #1
 800292a:	4809      	ldr	r0, [pc, #36]	; (8002950 <I2Cx_WriteData+0x54>)
 800292c:	f003 f8fc 	bl	8005b28 <HAL_I2C_Mem_Write>
 8002930:	4603      	mov	r3, r0
 8002932:	73fb      	strb	r3, [r7, #15]

  /* Check the communication status */
  if(status != HAL_OK)
 8002934:	7bfb      	ldrb	r3, [r7, #15]
 8002936:	2b00      	cmp	r3, #0
 8002938:	d003      	beq.n	8002942 <I2Cx_WriteData+0x46>
  {
    /* Execute user timeout callback */
    I2Cx_Error(Addr);
 800293a:	79fb      	ldrb	r3, [r7, #7]
 800293c:	4618      	mov	r0, r3
 800293e:	f000 f837 	bl	80029b0 <I2Cx_Error>
  }
}
 8002942:	bf00      	nop
 8002944:	3710      	adds	r7, #16
 8002946:	46bd      	mov	sp, r7
 8002948:	bd80      	pop	{r7, pc}
 800294a:	bf00      	nop
 800294c:	2000003c 	.word	0x2000003c
 8002950:	200018f0 	.word	0x200018f0

08002954 <I2Cx_ReadData>:
  * @param  Addr: Device address on BUS  
  * @param  Reg: The target register address to read
  * @retval HAL status
  */
static uint8_t  I2Cx_ReadData(uint8_t Addr, uint8_t Reg)
{
 8002954:	b580      	push	{r7, lr}
 8002956:	b088      	sub	sp, #32
 8002958:	af04      	add	r7, sp, #16
 800295a:	4603      	mov	r3, r0
 800295c:	460a      	mov	r2, r1
 800295e:	71fb      	strb	r3, [r7, #7]
 8002960:	4613      	mov	r3, r2
 8002962:	71bb      	strb	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 8002964:	2300      	movs	r3, #0
 8002966:	73fb      	strb	r3, [r7, #15]
  uint8_t value = 0;
 8002968:	2300      	movs	r3, #0
 800296a:	73bb      	strb	r3, [r7, #14]
  
  status = HAL_I2C_Mem_Read(&I2cHandle, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT, &value, 1,I2cxTimeout);
 800296c:	79fb      	ldrb	r3, [r7, #7]
 800296e:	b299      	uxth	r1, r3
 8002970:	79bb      	ldrb	r3, [r7, #6]
 8002972:	b29a      	uxth	r2, r3
 8002974:	4b0c      	ldr	r3, [pc, #48]	; (80029a8 <I2Cx_ReadData+0x54>)
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	9302      	str	r3, [sp, #8]
 800297a:	2301      	movs	r3, #1
 800297c:	9301      	str	r3, [sp, #4]
 800297e:	f107 030e 	add.w	r3, r7, #14
 8002982:	9300      	str	r3, [sp, #0]
 8002984:	2301      	movs	r3, #1
 8002986:	4809      	ldr	r0, [pc, #36]	; (80029ac <I2Cx_ReadData+0x58>)
 8002988:	f003 f9c8 	bl	8005d1c <HAL_I2C_Mem_Read>
 800298c:	4603      	mov	r3, r0
 800298e:	73fb      	strb	r3, [r7, #15]
  
  /* Check the communication status */
  if(status != HAL_OK)
 8002990:	7bfb      	ldrb	r3, [r7, #15]
 8002992:	2b00      	cmp	r3, #0
 8002994:	d003      	beq.n	800299e <I2Cx_ReadData+0x4a>
  {
    /* Execute user timeout callback */
    I2Cx_Error(Addr);
 8002996:	79fb      	ldrb	r3, [r7, #7]
 8002998:	4618      	mov	r0, r3
 800299a:	f000 f809 	bl	80029b0 <I2Cx_Error>
  }
  return value;
 800299e:	7bbb      	ldrb	r3, [r7, #14]
}
 80029a0:	4618      	mov	r0, r3
 80029a2:	3710      	adds	r7, #16
 80029a4:	46bd      	mov	sp, r7
 80029a6:	bd80      	pop	{r7, pc}
 80029a8:	2000003c 	.word	0x2000003c
 80029ac:	200018f0 	.word	0x200018f0

080029b0 <I2Cx_Error>:
/**
  * @brief  Manages error callback by re-initializing I2C.
  * @param  Addr: I2C Address 
  */
static void I2Cx_Error(uint8_t Addr)
{
 80029b0:	b580      	push	{r7, lr}
 80029b2:	b082      	sub	sp, #8
 80029b4:	af00      	add	r7, sp, #0
 80029b6:	4603      	mov	r3, r0
 80029b8:	71fb      	strb	r3, [r7, #7]
  /* De-initialize the I2C communication bus */
  HAL_I2C_DeInit(&I2cHandle);
 80029ba:	4804      	ldr	r0, [pc, #16]	; (80029cc <I2Cx_Error+0x1c>)
 80029bc:	f003 f884 	bl	8005ac8 <HAL_I2C_DeInit>
  
  /* Re-Initialize the I2C communication bus */
  I2Cx_Init();
 80029c0:	f7ff ff76 	bl	80028b0 <I2Cx_Init>
}
 80029c4:	bf00      	nop
 80029c6:	3708      	adds	r7, #8
 80029c8:	46bd      	mov	sp, r7
 80029ca:	bd80      	pop	{r7, pc}
 80029cc:	200018f0 	.word	0x200018f0

080029d0 <I2Cx_MspInit>:

/**
  * @brief I2C MSP Initialization
  */
static void I2Cx_MspInit(void)
{
 80029d0:	b580      	push	{r7, lr}
 80029d2:	b088      	sub	sp, #32
 80029d4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef  GPIO_InitStruct;

  /* Enable I2C GPIO clocks */
  DISCOVERY_I2Cx_SCL_SDA_GPIO_CLK_ENABLE();
 80029d6:	2300      	movs	r3, #0
 80029d8:	60bb      	str	r3, [r7, #8]
 80029da:	4b25      	ldr	r3, [pc, #148]	; (8002a70 <I2Cx_MspInit+0xa0>)
 80029dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80029de:	4a24      	ldr	r2, [pc, #144]	; (8002a70 <I2Cx_MspInit+0xa0>)
 80029e0:	f043 0302 	orr.w	r3, r3, #2
 80029e4:	6313      	str	r3, [r2, #48]	; 0x30
 80029e6:	4b22      	ldr	r3, [pc, #136]	; (8002a70 <I2Cx_MspInit+0xa0>)
 80029e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80029ea:	f003 0302 	and.w	r3, r3, #2
 80029ee:	60bb      	str	r3, [r7, #8]
 80029f0:	68bb      	ldr	r3, [r7, #8]

  /* DISCOVERY_I2Cx SCL and SDA pins configuration ---------------------------*/
  GPIO_InitStruct.Pin = DISCOVERY_I2Cx_SCL_PIN | DISCOVERY_I2Cx_SDA_PIN; 
 80029f2:	f44f 7310 	mov.w	r3, #576	; 0x240
 80029f6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80029f8:	2312      	movs	r3, #18
 80029fa:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FAST;
 80029fc:	2302      	movs	r3, #2
 80029fe:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull  = GPIO_NOPULL;
 8002a00:	2300      	movs	r3, #0
 8002a02:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate  = DISCOVERY_I2Cx_SCL_SDA_AF;
 8002a04:	2304      	movs	r3, #4
 8002a06:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(DISCOVERY_I2Cx_SCL_SDA_GPIO_PORT, &GPIO_InitStruct);     
 8002a08:	f107 030c 	add.w	r3, r7, #12
 8002a0c:	4619      	mov	r1, r3
 8002a0e:	4819      	ldr	r0, [pc, #100]	; (8002a74 <I2Cx_MspInit+0xa4>)
 8002a10:	f001 f85a 	bl	8003ac8 <HAL_GPIO_Init>

  /* Enable the DISCOVERY_I2Cx peripheral clock */
  DISCOVERY_I2Cx_CLK_ENABLE();
 8002a14:	2300      	movs	r3, #0
 8002a16:	607b      	str	r3, [r7, #4]
 8002a18:	4b15      	ldr	r3, [pc, #84]	; (8002a70 <I2Cx_MspInit+0xa0>)
 8002a1a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a1c:	4a14      	ldr	r2, [pc, #80]	; (8002a70 <I2Cx_MspInit+0xa0>)
 8002a1e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002a22:	6413      	str	r3, [r2, #64]	; 0x40
 8002a24:	4b12      	ldr	r3, [pc, #72]	; (8002a70 <I2Cx_MspInit+0xa0>)
 8002a26:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a28:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002a2c:	607b      	str	r3, [r7, #4]
 8002a2e:	687b      	ldr	r3, [r7, #4]

  /* Force the I2C peripheral clock reset */
  DISCOVERY_I2Cx_FORCE_RESET();
 8002a30:	4b0f      	ldr	r3, [pc, #60]	; (8002a70 <I2Cx_MspInit+0xa0>)
 8002a32:	6a1b      	ldr	r3, [r3, #32]
 8002a34:	4a0e      	ldr	r2, [pc, #56]	; (8002a70 <I2Cx_MspInit+0xa0>)
 8002a36:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002a3a:	6213      	str	r3, [r2, #32]

  /* Release the I2C peripheral clock reset */
  DISCOVERY_I2Cx_RELEASE_RESET();
 8002a3c:	4b0c      	ldr	r3, [pc, #48]	; (8002a70 <I2Cx_MspInit+0xa0>)
 8002a3e:	6a1b      	ldr	r3, [r3, #32]
 8002a40:	4a0b      	ldr	r2, [pc, #44]	; (8002a70 <I2Cx_MspInit+0xa0>)
 8002a42:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8002a46:	6213      	str	r3, [r2, #32]

  /* Enable and set I2Cx Interrupt to the highest priority */
  HAL_NVIC_SetPriority(DISCOVERY_I2Cx_EV_IRQn, 0, 0);
 8002a48:	2200      	movs	r2, #0
 8002a4a:	2100      	movs	r1, #0
 8002a4c:	201f      	movs	r0, #31
 8002a4e:	f000 fc36 	bl	80032be <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DISCOVERY_I2Cx_EV_IRQn);
 8002a52:	201f      	movs	r0, #31
 8002a54:	f000 fc4f 	bl	80032f6 <HAL_NVIC_EnableIRQ>

  /* Enable and set I2Cx Interrupt to the highest priority */
  HAL_NVIC_SetPriority(DISCOVERY_I2Cx_ER_IRQn, 0, 0);
 8002a58:	2200      	movs	r2, #0
 8002a5a:	2100      	movs	r1, #0
 8002a5c:	2020      	movs	r0, #32
 8002a5e:	f000 fc2e 	bl	80032be <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DISCOVERY_I2Cx_ER_IRQn); 
 8002a62:	2020      	movs	r0, #32
 8002a64:	f000 fc47 	bl	80032f6 <HAL_NVIC_EnableIRQ>
}
 8002a68:	bf00      	nop
 8002a6a:	3720      	adds	r7, #32
 8002a6c:	46bd      	mov	sp, r7
 8002a6e:	bd80      	pop	{r7, pc}
 8002a70:	40023800 	.word	0x40023800
 8002a74:	40020400 	.word	0x40020400

08002a78 <AUDIO_IO_Init>:

/**
  * @brief  Initializes Audio low level.
  */
void AUDIO_IO_Init(void) 
{
 8002a78:	b580      	push	{r7, lr}
 8002a7a:	b086      	sub	sp, #24
 8002a7c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef  GPIO_InitStruct;
  
  /* Enable Reset GPIO Clock */
  AUDIO_RESET_GPIO_CLK_ENABLE();
 8002a7e:	2300      	movs	r3, #0
 8002a80:	603b      	str	r3, [r7, #0]
 8002a82:	4b17      	ldr	r3, [pc, #92]	; (8002ae0 <AUDIO_IO_Init+0x68>)
 8002a84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a86:	4a16      	ldr	r2, [pc, #88]	; (8002ae0 <AUDIO_IO_Init+0x68>)
 8002a88:	f043 0308 	orr.w	r3, r3, #8
 8002a8c:	6313      	str	r3, [r2, #48]	; 0x30
 8002a8e:	4b14      	ldr	r3, [pc, #80]	; (8002ae0 <AUDIO_IO_Init+0x68>)
 8002a90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a92:	f003 0308 	and.w	r3, r3, #8
 8002a96:	603b      	str	r3, [r7, #0]
 8002a98:	683b      	ldr	r3, [r7, #0]
  
  /* Audio reset pin configuration */
  GPIO_InitStruct.Pin = AUDIO_RESET_PIN; 
 8002a9a:	2310      	movs	r3, #16
 8002a9c:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002a9e:	2301      	movs	r3, #1
 8002aa0:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FAST;
 8002aa2:	2302      	movs	r3, #2
 8002aa4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull  = GPIO_NOPULL;
 8002aa6:	2300      	movs	r3, #0
 8002aa8:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(AUDIO_RESET_GPIO, &GPIO_InitStruct);    
 8002aaa:	1d3b      	adds	r3, r7, #4
 8002aac:	4619      	mov	r1, r3
 8002aae:	480d      	ldr	r0, [pc, #52]	; (8002ae4 <AUDIO_IO_Init+0x6c>)
 8002ab0:	f001 f80a 	bl	8003ac8 <HAL_GPIO_Init>
  
  I2Cx_Init();
 8002ab4:	f7ff fefc 	bl	80028b0 <I2Cx_Init>
  
  /* Power Down the codec */
  HAL_GPIO_WritePin(AUDIO_RESET_GPIO, AUDIO_RESET_PIN, GPIO_PIN_RESET);
 8002ab8:	2200      	movs	r2, #0
 8002aba:	2110      	movs	r1, #16
 8002abc:	4809      	ldr	r0, [pc, #36]	; (8002ae4 <AUDIO_IO_Init+0x6c>)
 8002abe:	f001 fa9b 	bl	8003ff8 <HAL_GPIO_WritePin>
  
  /* Wait for a delay to insure registers erasing */
  HAL_Delay(5); 
 8002ac2:	2005      	movs	r0, #5
 8002ac4:	f000 fafc 	bl	80030c0 <HAL_Delay>
  
  /* Power on the codec */
  HAL_GPIO_WritePin(AUDIO_RESET_GPIO, AUDIO_RESET_PIN, GPIO_PIN_SET);
 8002ac8:	2201      	movs	r2, #1
 8002aca:	2110      	movs	r1, #16
 8002acc:	4805      	ldr	r0, [pc, #20]	; (8002ae4 <AUDIO_IO_Init+0x6c>)
 8002ace:	f001 fa93 	bl	8003ff8 <HAL_GPIO_WritePin>
  
  /* Wait for a delay to insure registers erasing */
  HAL_Delay(5); 
 8002ad2:	2005      	movs	r0, #5
 8002ad4:	f000 faf4 	bl	80030c0 <HAL_Delay>
}
 8002ad8:	bf00      	nop
 8002ada:	3718      	adds	r7, #24
 8002adc:	46bd      	mov	sp, r7
 8002ade:	bd80      	pop	{r7, pc}
 8002ae0:	40023800 	.word	0x40023800
 8002ae4:	40020c00 	.word	0x40020c00

08002ae8 <AUDIO_IO_DeInit>:

/**
  * @brief  DeInitializes Audio low level.
  */
void AUDIO_IO_DeInit(void)
{
 8002ae8:	b480      	push	{r7}
 8002aea:	af00      	add	r7, sp, #0
  
}
 8002aec:	bf00      	nop
 8002aee:	46bd      	mov	sp, r7
 8002af0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002af4:	4770      	bx	lr

08002af6 <AUDIO_IO_Write>:
  * @param  Addr: I2C address
  * @param  Reg: Reg address 
  * @param  Value: Data to be written
  */
void AUDIO_IO_Write (uint8_t Addr, uint8_t Reg, uint8_t Value)
{
 8002af6:	b580      	push	{r7, lr}
 8002af8:	b082      	sub	sp, #8
 8002afa:	af00      	add	r7, sp, #0
 8002afc:	4603      	mov	r3, r0
 8002afe:	71fb      	strb	r3, [r7, #7]
 8002b00:	460b      	mov	r3, r1
 8002b02:	71bb      	strb	r3, [r7, #6]
 8002b04:	4613      	mov	r3, r2
 8002b06:	717b      	strb	r3, [r7, #5]
  I2Cx_WriteData(Addr, Reg, Value);
 8002b08:	797a      	ldrb	r2, [r7, #5]
 8002b0a:	79b9      	ldrb	r1, [r7, #6]
 8002b0c:	79fb      	ldrb	r3, [r7, #7]
 8002b0e:	4618      	mov	r0, r3
 8002b10:	f7ff fef4 	bl	80028fc <I2Cx_WriteData>
}
 8002b14:	bf00      	nop
 8002b16:	3708      	adds	r7, #8
 8002b18:	46bd      	mov	sp, r7
 8002b1a:	bd80      	pop	{r7, pc}

08002b1c <AUDIO_IO_Read>:
  * @param  Addr: I2C address
  * @param  Reg: Reg address 
  * @retval Data to be read
  */
uint8_t AUDIO_IO_Read(uint8_t Addr, uint8_t Reg)
{
 8002b1c:	b580      	push	{r7, lr}
 8002b1e:	b082      	sub	sp, #8
 8002b20:	af00      	add	r7, sp, #0
 8002b22:	4603      	mov	r3, r0
 8002b24:	460a      	mov	r2, r1
 8002b26:	71fb      	strb	r3, [r7, #7]
 8002b28:	4613      	mov	r3, r2
 8002b2a:	71bb      	strb	r3, [r7, #6]
  return I2Cx_ReadData(Addr, Reg);
 8002b2c:	79ba      	ldrb	r2, [r7, #6]
 8002b2e:	79fb      	ldrb	r3, [r7, #7]
 8002b30:	4611      	mov	r1, r2
 8002b32:	4618      	mov	r0, r3
 8002b34:	f7ff ff0e 	bl	8002954 <I2Cx_ReadData>
 8002b38:	4603      	mov	r3, r0
}
 8002b3a:	4618      	mov	r0, r3
 8002b3c:	3708      	adds	r7, #8
 8002b3e:	46bd      	mov	sp, r7
 8002b40:	bd80      	pop	{r7, pc}
	...

08002b44 <BSP_AUDIO_OUT_Init>:
  * @param  Volume: Initial volume level (from 0 (Mute) to 100 (Max))
  * @param  AudioFreq: Audio frequency used to play the audio stream.
  * @retval AUDIO_OK if correct communication, else wrong communication
  */
uint8_t BSP_AUDIO_OUT_Init(uint16_t OutputDevice, uint8_t Volume, uint32_t AudioFreq)
{    
 8002b44:	b590      	push	{r4, r7, lr}
 8002b46:	b085      	sub	sp, #20
 8002b48:	af00      	add	r7, sp, #0
 8002b4a:	4603      	mov	r3, r0
 8002b4c:	603a      	str	r2, [r7, #0]
 8002b4e:	80fb      	strh	r3, [r7, #6]
 8002b50:	460b      	mov	r3, r1
 8002b52:	717b      	strb	r3, [r7, #5]
  uint8_t ret = AUDIO_OK;
 8002b54:	2300      	movs	r3, #0
 8002b56:	73fb      	strb	r3, [r7, #15]
  
  /* PLL clock is set depending by the AudioFreq (44.1khz vs 48khz groups) */ 
  BSP_AUDIO_OUT_ClockConfig(&hAudioOutI2s, AudioFreq, NULL);
 8002b58:	2200      	movs	r2, #0
 8002b5a:	6839      	ldr	r1, [r7, #0]
 8002b5c:	481c      	ldr	r0, [pc, #112]	; (8002bd0 <BSP_AUDIO_OUT_Init+0x8c>)
 8002b5e:	f000 f8b9 	bl	8002cd4 <BSP_AUDIO_OUT_ClockConfig>
  
  /* I2S data transfer preparation:
  Prepare the Media to be used for the audio transfer from memory to I2S peripheral */
  hAudioOutI2s.Instance = I2S3;
 8002b62:	4b1b      	ldr	r3, [pc, #108]	; (8002bd0 <BSP_AUDIO_OUT_Init+0x8c>)
 8002b64:	4a1b      	ldr	r2, [pc, #108]	; (8002bd4 <BSP_AUDIO_OUT_Init+0x90>)
 8002b66:	601a      	str	r2, [r3, #0]
  if(HAL_I2S_GetState(&hAudioOutI2s) == HAL_I2S_STATE_RESET)
 8002b68:	4819      	ldr	r0, [pc, #100]	; (8002bd0 <BSP_AUDIO_OUT_Init+0x8c>)
 8002b6a:	f004 f945 	bl	8006df8 <HAL_I2S_GetState>
 8002b6e:	4603      	mov	r3, r0
 8002b70:	2b00      	cmp	r3, #0
 8002b72:	d103      	bne.n	8002b7c <BSP_AUDIO_OUT_Init+0x38>
  {
    /* Init the I2S MSP: this __weak function can be redefined by the application*/
    BSP_AUDIO_OUT_MspInit(&hAudioOutI2s, NULL);
 8002b74:	2100      	movs	r1, #0
 8002b76:	4816      	ldr	r0, [pc, #88]	; (8002bd0 <BSP_AUDIO_OUT_Init+0x8c>)
 8002b78:	f000 f906 	bl	8002d88 <BSP_AUDIO_OUT_MspInit>
  }
  
  /* I2S data transfer preparation:
  Prepare the Media to be used for the audio transfer from memory to I2S peripheral */
  /* Configure the I2S peripheral */
  if(I2S3_Init(AudioFreq) != AUDIO_OK)
 8002b7c:	6838      	ldr	r0, [r7, #0]
 8002b7e:	f000 f9c3 	bl	8002f08 <I2S3_Init>
 8002b82:	4603      	mov	r3, r0
 8002b84:	2b00      	cmp	r3, #0
 8002b86:	d001      	beq.n	8002b8c <BSP_AUDIO_OUT_Init+0x48>
  {
    ret = AUDIO_ERROR;
 8002b88:	2301      	movs	r3, #1
 8002b8a:	73fb      	strb	r3, [r7, #15]
  }
  
  if(ret == AUDIO_OK)
 8002b8c:	7bfb      	ldrb	r3, [r7, #15]
 8002b8e:	2b00      	cmp	r3, #0
 8002b90:	d10e      	bne.n	8002bb0 <BSP_AUDIO_OUT_Init+0x6c>
  {
    /* Retieve audio codec identifier */
    if(((cs43l22_drv.ReadID(AUDIO_I2C_ADDRESS)) & CS43L22_ID_MASK) == CS43L22_ID)
 8002b92:	4b11      	ldr	r3, [pc, #68]	; (8002bd8 <BSP_AUDIO_OUT_Init+0x94>)
 8002b94:	689b      	ldr	r3, [r3, #8]
 8002b96:	2094      	movs	r0, #148	; 0x94
 8002b98:	4798      	blx	r3
 8002b9a:	4603      	mov	r3, r0
 8002b9c:	f003 03f8 	and.w	r3, r3, #248	; 0xf8
 8002ba0:	2be0      	cmp	r3, #224	; 0xe0
 8002ba2:	d103      	bne.n	8002bac <BSP_AUDIO_OUT_Init+0x68>
    {  
      /* Initialize the audio driver structure */
      pAudioDrv = &cs43l22_drv; 
 8002ba4:	4b0d      	ldr	r3, [pc, #52]	; (8002bdc <BSP_AUDIO_OUT_Init+0x98>)
 8002ba6:	4a0c      	ldr	r2, [pc, #48]	; (8002bd8 <BSP_AUDIO_OUT_Init+0x94>)
 8002ba8:	601a      	str	r2, [r3, #0]
 8002baa:	e001      	b.n	8002bb0 <BSP_AUDIO_OUT_Init+0x6c>
    }
    else
    {
      ret = AUDIO_ERROR;
 8002bac:	2301      	movs	r3, #1
 8002bae:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  if(ret == AUDIO_OK)
 8002bb0:	7bfb      	ldrb	r3, [r7, #15]
 8002bb2:	2b00      	cmp	r3, #0
 8002bb4:	d107      	bne.n	8002bc6 <BSP_AUDIO_OUT_Init+0x82>
  {
    pAudioDrv->Init(AUDIO_I2C_ADDRESS, OutputDevice, Volume, AudioFreq);
 8002bb6:	4b09      	ldr	r3, [pc, #36]	; (8002bdc <BSP_AUDIO_OUT_Init+0x98>)
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	681c      	ldr	r4, [r3, #0]
 8002bbc:	797a      	ldrb	r2, [r7, #5]
 8002bbe:	88f9      	ldrh	r1, [r7, #6]
 8002bc0:	683b      	ldr	r3, [r7, #0]
 8002bc2:	2094      	movs	r0, #148	; 0x94
 8002bc4:	47a0      	blx	r4
  }
  
  return ret;
 8002bc6:	7bfb      	ldrb	r3, [r7, #15]
}
 8002bc8:	4618      	mov	r0, r3
 8002bca:	3714      	adds	r7, #20
 8002bcc:	46bd      	mov	sp, r7
 8002bce:	bd90      	pop	{r4, r7, pc}
 8002bd0:	20002810 	.word	0x20002810
 8002bd4:	40003c00 	.word	0x40003c00
 8002bd8:	20000008 	.word	0x20000008
 8002bdc:	20001944 	.word	0x20001944

08002be0 <BSP_AUDIO_OUT_Play>:
  * @param  pBuffer: Pointer to the buffer 
  * @param  Size: Number of audio data BYTES.
  * @retval AUDIO_OK if correct communication, else wrong communication
  */
uint8_t BSP_AUDIO_OUT_Play(uint16_t* pBuffer, uint32_t Size)
{
 8002be0:	b580      	push	{r7, lr}
 8002be2:	b082      	sub	sp, #8
 8002be4:	af00      	add	r7, sp, #0
 8002be6:	6078      	str	r0, [r7, #4]
 8002be8:	6039      	str	r1, [r7, #0]
  /* Call the audio Codec Play function */
  if(pAudioDrv->Play(AUDIO_I2C_ADDRESS, pBuffer, Size) != 0)
 8002bea:	4b10      	ldr	r3, [pc, #64]	; (8002c2c <BSP_AUDIO_OUT_Play+0x4c>)
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	68db      	ldr	r3, [r3, #12]
 8002bf0:	683a      	ldr	r2, [r7, #0]
 8002bf2:	b292      	uxth	r2, r2
 8002bf4:	6879      	ldr	r1, [r7, #4]
 8002bf6:	2094      	movs	r0, #148	; 0x94
 8002bf8:	4798      	blx	r3
 8002bfa:	4603      	mov	r3, r0
 8002bfc:	2b00      	cmp	r3, #0
 8002bfe:	d001      	beq.n	8002c04 <BSP_AUDIO_OUT_Play+0x24>
  {
    return AUDIO_ERROR;
 8002c00:	2301      	movs	r3, #1
 8002c02:	e00f      	b.n	8002c24 <BSP_AUDIO_OUT_Play+0x44>
  }
  else 
  {
    /* Update the Media layer and enable it for play */  
    HAL_I2S_Transmit_DMA(&hAudioOutI2s, pBuffer, DMA_MAX(Size/AUDIODATA_SIZE)); 
 8002c04:	683b      	ldr	r3, [r7, #0]
 8002c06:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8002c0a:	d203      	bcs.n	8002c14 <BSP_AUDIO_OUT_Play+0x34>
 8002c0c:	683b      	ldr	r3, [r7, #0]
 8002c0e:	085b      	lsrs	r3, r3, #1
 8002c10:	b29b      	uxth	r3, r3
 8002c12:	e001      	b.n	8002c18 <BSP_AUDIO_OUT_Play+0x38>
 8002c14:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002c18:	461a      	mov	r2, r3
 8002c1a:	6879      	ldr	r1, [r7, #4]
 8002c1c:	4804      	ldr	r0, [pc, #16]	; (8002c30 <BSP_AUDIO_OUT_Play+0x50>)
 8002c1e:	f003 ff4d 	bl	8006abc <HAL_I2S_Transmit_DMA>
    
    /* Return AUDIO_OK when all operations are correctly done */
    return AUDIO_OK;
 8002c22:	2300      	movs	r3, #0
  }
}
 8002c24:	4618      	mov	r0, r3
 8002c26:	3708      	adds	r7, #8
 8002c28:	46bd      	mov	sp, r7
 8002c2a:	bd80      	pop	{r7, pc}
 8002c2c:	20001944 	.word	0x20001944
 8002c30:	20002810 	.word	0x20002810

08002c34 <BSP_AUDIO_OUT_Pause>:
  *          BSP_AUDIO_OUT_Resume() function should be called for resume (use of BSP_AUDIO_OUT_Play() 
  *          function for resume could lead to unexpected behavior).
  * @retval  AUDIO_OK if correct communication, else wrong communication
  */
uint8_t BSP_AUDIO_OUT_Pause(void)
{    
 8002c34:	b580      	push	{r7, lr}
 8002c36:	af00      	add	r7, sp, #0
  /* Call the Audio Codec Pause/Resume function */
  if(pAudioDrv->Pause(AUDIO_I2C_ADDRESS) != 0)
 8002c38:	4b07      	ldr	r3, [pc, #28]	; (8002c58 <BSP_AUDIO_OUT_Pause+0x24>)
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	691b      	ldr	r3, [r3, #16]
 8002c3e:	2094      	movs	r0, #148	; 0x94
 8002c40:	4798      	blx	r3
 8002c42:	4603      	mov	r3, r0
 8002c44:	2b00      	cmp	r3, #0
 8002c46:	d001      	beq.n	8002c4c <BSP_AUDIO_OUT_Pause+0x18>
  {
    return AUDIO_ERROR;
 8002c48:	2301      	movs	r3, #1
 8002c4a:	e003      	b.n	8002c54 <BSP_AUDIO_OUT_Pause+0x20>
  }
  else
  {
    /* Call the Media layer pause function */
    HAL_I2S_DMAPause(&hAudioOutI2s);
 8002c4c:	4803      	ldr	r0, [pc, #12]	; (8002c5c <BSP_AUDIO_OUT_Pause+0x28>)
 8002c4e:	f003 ffdd 	bl	8006c0c <HAL_I2S_DMAPause>
    
    /* Return AUDIO_OK when all operations are correctly done */
    return AUDIO_OK;
 8002c52:	2300      	movs	r3, #0
  }
}
 8002c54:	4618      	mov	r0, r3
 8002c56:	bd80      	pop	{r7, pc}
 8002c58:	20001944 	.word	0x20001944
 8002c5c:	20002810 	.word	0x20002810

08002c60 <BSP_AUDIO_OUT_Resume>:
  *          BSP_AUDIO_OUT_Resume() function should be called for resume (use of BSP_AUDIO_OUT_Play() 
  *          function for resume could lead to unexpected behavior).
  * @retval  AUDIO_OK if correct communication, else wrong communication
  */
uint8_t BSP_AUDIO_OUT_Resume(void)
{    
 8002c60:	b580      	push	{r7, lr}
 8002c62:	af00      	add	r7, sp, #0
  /* Call the Audio Codec Pause/Resume function */
  if(pAudioDrv->Resume(AUDIO_I2C_ADDRESS) != 0)
 8002c64:	4b07      	ldr	r3, [pc, #28]	; (8002c84 <BSP_AUDIO_OUT_Resume+0x24>)
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	695b      	ldr	r3, [r3, #20]
 8002c6a:	2094      	movs	r0, #148	; 0x94
 8002c6c:	4798      	blx	r3
 8002c6e:	4603      	mov	r3, r0
 8002c70:	2b00      	cmp	r3, #0
 8002c72:	d001      	beq.n	8002c78 <BSP_AUDIO_OUT_Resume+0x18>
  {
    return AUDIO_ERROR;
 8002c74:	2301      	movs	r3, #1
 8002c76:	e003      	b.n	8002c80 <BSP_AUDIO_OUT_Resume+0x20>
  }
  else
  {
    /* Call the Media layer resume function */
    HAL_I2S_DMAResume(&hAudioOutI2s);
 8002c78:	4803      	ldr	r0, [pc, #12]	; (8002c88 <BSP_AUDIO_OUT_Resume+0x28>)
 8002c7a:	f004 f829 	bl	8006cd0 <HAL_I2S_DMAResume>
    
    /* Return AUDIO_OK when all operations are correctly done */
    return AUDIO_OK;
 8002c7e:	2300      	movs	r3, #0
  }
}
 8002c80:	4618      	mov	r0, r3
 8002c82:	bd80      	pop	{r7, pc}
 8002c84:	20001944 	.word	0x20001944
 8002c88:	20002810 	.word	0x20002810

08002c8c <HAL_I2S_TxCpltCallback>:
/**
  * @brief  Tx Transfer completed callbacks.
  * @param  hi2s: I2S handle
  */
void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8002c8c:	b580      	push	{r7, lr}
 8002c8e:	b082      	sub	sp, #8
 8002c90:	af00      	add	r7, sp, #0
 8002c92:	6078      	str	r0, [r7, #4]
  if(hi2s->Instance == I2S3)
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	4a04      	ldr	r2, [pc, #16]	; (8002cac <HAL_I2S_TxCpltCallback+0x20>)
 8002c9a:	4293      	cmp	r3, r2
 8002c9c:	d101      	bne.n	8002ca2 <HAL_I2S_TxCpltCallback+0x16>
  {
    /* Call the user function which will manage directly transfer complete */  
    BSP_AUDIO_OUT_TransferComplete_CallBack();       
 8002c9e:	f7fe ff81 	bl	8001ba4 <BSP_AUDIO_OUT_TransferComplete_CallBack>
  }
}
 8002ca2:	bf00      	nop
 8002ca4:	3708      	adds	r7, #8
 8002ca6:	46bd      	mov	sp, r7
 8002ca8:	bd80      	pop	{r7, pc}
 8002caa:	bf00      	nop
 8002cac:	40003c00 	.word	0x40003c00

08002cb0 <HAL_I2S_TxHalfCpltCallback>:
/**
  * @brief  Tx Half Transfer completed callbacks.
  * @param  hi2s: I2S handle
  */
void HAL_I2S_TxHalfCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8002cb0:	b580      	push	{r7, lr}
 8002cb2:	b082      	sub	sp, #8
 8002cb4:	af00      	add	r7, sp, #0
 8002cb6:	6078      	str	r0, [r7, #4]
  if(hi2s->Instance == I2S3)
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	4a04      	ldr	r2, [pc, #16]	; (8002cd0 <HAL_I2S_TxHalfCpltCallback+0x20>)
 8002cbe:	4293      	cmp	r3, r2
 8002cc0:	d101      	bne.n	8002cc6 <HAL_I2S_TxHalfCpltCallback+0x16>
  {
    /* Manage the remaining file size and new address offset: This function should
       be coded by user (its prototype is already declared in stm32f4_discovery_audio.h) */  
    BSP_AUDIO_OUT_HalfTransfer_CallBack();
 8002cc2:	f7fe ff59 	bl	8001b78 <BSP_AUDIO_OUT_HalfTransfer_CallBack>
  }
}
 8002cc6:	bf00      	nop
 8002cc8:	3708      	adds	r7, #8
 8002cca:	46bd      	mov	sp, r7
 8002ccc:	bd80      	pop	{r7, pc}
 8002cce:	bf00      	nop
 8002cd0:	40003c00 	.word	0x40003c00

08002cd4 <BSP_AUDIO_OUT_ClockConfig>:
  * @note   This API is called by BSP_AUDIO_OUT_Init() and BSP_AUDIO_OUT_SetFrequency()
  *         Being __weak it can be overwritten by the application     
  * @param  Params : pointer on additional configuration parameters, can be NULL.
  */
__weak void BSP_AUDIO_OUT_ClockConfig(I2S_HandleTypeDef *hi2s, uint32_t AudioFreq, void *Params)
{ 
 8002cd4:	b580      	push	{r7, lr}
 8002cd6:	b08a      	sub	sp, #40	; 0x28
 8002cd8:	af00      	add	r7, sp, #0
 8002cda:	60f8      	str	r0, [r7, #12]
 8002cdc:	60b9      	str	r1, [r7, #8]
 8002cde:	607a      	str	r2, [r7, #4]
  RCC_PeriphCLKInitTypeDef rccclkinit;
  uint8_t index = 0, freqindex = 0xFF;
 8002ce0:	2300      	movs	r3, #0
 8002ce2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8002ce6:	23ff      	movs	r3, #255	; 0xff
 8002ce8:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  
  for(index = 0; index < 8; index++)
 8002cec:	2300      	movs	r3, #0
 8002cee:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8002cf2:	e010      	b.n	8002d16 <BSP_AUDIO_OUT_ClockConfig+0x42>
  {
    if(I2SFreq[index] == AudioFreq)
 8002cf4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002cf8:	4a20      	ldr	r2, [pc, #128]	; (8002d7c <BSP_AUDIO_OUT_ClockConfig+0xa8>)
 8002cfa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002cfe:	68ba      	ldr	r2, [r7, #8]
 8002d00:	429a      	cmp	r2, r3
 8002d02:	d103      	bne.n	8002d0c <BSP_AUDIO_OUT_ClockConfig+0x38>
    {
      freqindex = index;
 8002d04:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002d08:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  for(index = 0; index < 8; index++)
 8002d0c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002d10:	3301      	adds	r3, #1
 8002d12:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8002d16:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002d1a:	2b07      	cmp	r3, #7
 8002d1c:	d9ea      	bls.n	8002cf4 <BSP_AUDIO_OUT_ClockConfig+0x20>
    }
  }
  /* Enable PLLI2S clock */
  HAL_RCCEx_GetPeriphCLKConfig(&rccclkinit);
 8002d1e:	f107 0314 	add.w	r3, r7, #20
 8002d22:	4618      	mov	r0, r3
 8002d24:	f005 f986 	bl	8008034 <HAL_RCCEx_GetPeriphCLKConfig>
  /* PLLI2S_VCO Input = HSE_VALUE/PLL_M = 1 Mhz */
  if ((freqindex & 0x7) == 0)
 8002d28:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8002d2c:	f003 0307 	and.w	r3, r3, #7
 8002d30:	2b00      	cmp	r3, #0
 8002d32:	d113      	bne.n	8002d5c <BSP_AUDIO_OUT_ClockConfig+0x88>
  {
    /* I2S clock config 
    PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input)  (PLLI2SN/PLLM)
    I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    rccclkinit.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 8002d34:	2301      	movs	r3, #1
 8002d36:	617b      	str	r3, [r7, #20]
    rccclkinit.PLLI2S.PLLI2SN = I2SPLLN[freqindex];
 8002d38:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8002d3c:	4a10      	ldr	r2, [pc, #64]	; (8002d80 <BSP_AUDIO_OUT_ClockConfig+0xac>)
 8002d3e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002d42:	61bb      	str	r3, [r7, #24]
    rccclkinit.PLLI2S.PLLI2SR = I2SPLLR[freqindex];
 8002d44:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8002d48:	4a0e      	ldr	r2, [pc, #56]	; (8002d84 <BSP_AUDIO_OUT_ClockConfig+0xb0>)
 8002d4a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002d4e:	61fb      	str	r3, [r7, #28]
    HAL_RCCEx_PeriphCLKConfig(&rccclkinit);
 8002d50:	f107 0314 	add.w	r3, r7, #20
 8002d54:	4618      	mov	r0, r3
 8002d56:	f005 f88b 	bl	8007e70 <HAL_RCCEx_PeriphCLKConfig>
    rccclkinit.PeriphClockSelection = RCC_PERIPHCLK_I2S;
    rccclkinit.PLLI2S.PLLI2SN = 258;
    rccclkinit.PLLI2S.PLLI2SR = 3;
    HAL_RCCEx_PeriphCLKConfig(&rccclkinit);
  }
}
 8002d5a:	e00b      	b.n	8002d74 <BSP_AUDIO_OUT_ClockConfig+0xa0>
    rccclkinit.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 8002d5c:	2301      	movs	r3, #1
 8002d5e:	617b      	str	r3, [r7, #20]
    rccclkinit.PLLI2S.PLLI2SN = 258;
 8002d60:	f44f 7381 	mov.w	r3, #258	; 0x102
 8002d64:	61bb      	str	r3, [r7, #24]
    rccclkinit.PLLI2S.PLLI2SR = 3;
 8002d66:	2303      	movs	r3, #3
 8002d68:	61fb      	str	r3, [r7, #28]
    HAL_RCCEx_PeriphCLKConfig(&rccclkinit);
 8002d6a:	f107 0314 	add.w	r3, r7, #20
 8002d6e:	4618      	mov	r0, r3
 8002d70:	f005 f87e 	bl	8007e70 <HAL_RCCEx_PeriphCLKConfig>
}
 8002d74:	bf00      	nop
 8002d76:	3728      	adds	r7, #40	; 0x28
 8002d78:	46bd      	mov	sp, r7
 8002d7a:	bd80      	pop	{r7, pc}
 8002d7c:	0800e7d0 	.word	0x0800e7d0
 8002d80:	0800e7f0 	.word	0x0800e7f0
 8002d84:	0800e810 	.word	0x0800e810

08002d88 <BSP_AUDIO_OUT_MspInit>:
  * @brief  AUDIO OUT I2S MSP Init.
  * @param  hi2s: might be required to set audio peripheral predivider if any.
  * @param  Params : pointer on additional configuration parameters, can be NULL.
  */
__weak void BSP_AUDIO_OUT_MspInit(I2S_HandleTypeDef *hi2s, void *Params)
{
 8002d88:	b580      	push	{r7, lr}
 8002d8a:	b08c      	sub	sp, #48	; 0x30
 8002d8c:	af00      	add	r7, sp, #0
 8002d8e:	6078      	str	r0, [r7, #4]
 8002d90:	6039      	str	r1, [r7, #0]
  static DMA_HandleTypeDef hdma_i2sTx;
  GPIO_InitTypeDef  GPIO_InitStruct;
  
  /* Enable I2S3 clock */
  I2S3_CLK_ENABLE();
 8002d92:	2300      	movs	r3, #0
 8002d94:	61bb      	str	r3, [r7, #24]
 8002d96:	4b56      	ldr	r3, [pc, #344]	; (8002ef0 <BSP_AUDIO_OUT_MspInit+0x168>)
 8002d98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d9a:	4a55      	ldr	r2, [pc, #340]	; (8002ef0 <BSP_AUDIO_OUT_MspInit+0x168>)
 8002d9c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002da0:	6413      	str	r3, [r2, #64]	; 0x40
 8002da2:	4b53      	ldr	r3, [pc, #332]	; (8002ef0 <BSP_AUDIO_OUT_MspInit+0x168>)
 8002da4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002da6:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002daa:	61bb      	str	r3, [r7, #24]
 8002dac:	69bb      	ldr	r3, [r7, #24]
  
  /*** Configure the GPIOs ***/  
  /* Enable I2S GPIO clocks */
  I2S3_SCK_SD_CLK_ENABLE();
 8002dae:	2300      	movs	r3, #0
 8002db0:	617b      	str	r3, [r7, #20]
 8002db2:	4b4f      	ldr	r3, [pc, #316]	; (8002ef0 <BSP_AUDIO_OUT_MspInit+0x168>)
 8002db4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002db6:	4a4e      	ldr	r2, [pc, #312]	; (8002ef0 <BSP_AUDIO_OUT_MspInit+0x168>)
 8002db8:	f043 0304 	orr.w	r3, r3, #4
 8002dbc:	6313      	str	r3, [r2, #48]	; 0x30
 8002dbe:	4b4c      	ldr	r3, [pc, #304]	; (8002ef0 <BSP_AUDIO_OUT_MspInit+0x168>)
 8002dc0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002dc2:	f003 0304 	and.w	r3, r3, #4
 8002dc6:	617b      	str	r3, [r7, #20]
 8002dc8:	697b      	ldr	r3, [r7, #20]
  I2S3_WS_CLK_ENABLE();
 8002dca:	2300      	movs	r3, #0
 8002dcc:	613b      	str	r3, [r7, #16]
 8002dce:	4b48      	ldr	r3, [pc, #288]	; (8002ef0 <BSP_AUDIO_OUT_MspInit+0x168>)
 8002dd0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002dd2:	4a47      	ldr	r2, [pc, #284]	; (8002ef0 <BSP_AUDIO_OUT_MspInit+0x168>)
 8002dd4:	f043 0301 	orr.w	r3, r3, #1
 8002dd8:	6313      	str	r3, [r2, #48]	; 0x30
 8002dda:	4b45      	ldr	r3, [pc, #276]	; (8002ef0 <BSP_AUDIO_OUT_MspInit+0x168>)
 8002ddc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002dde:	f003 0301 	and.w	r3, r3, #1
 8002de2:	613b      	str	r3, [r7, #16]
 8002de4:	693b      	ldr	r3, [r7, #16]
  
  /* I2S3 pins configuration: WS, SCK and SD pins ----------------------------*/
  GPIO_InitStruct.Pin         = I2S3_SCK_PIN | I2S3_SD_PIN; 
 8002de6:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8002dea:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode        = GPIO_MODE_AF_PP;
 8002dec:	2302      	movs	r3, #2
 8002dee:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull        = GPIO_NOPULL;
 8002df0:	2300      	movs	r3, #0
 8002df2:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed       = GPIO_SPEED_FAST;
 8002df4:	2302      	movs	r3, #2
 8002df6:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate   = I2S3_SCK_SD_WS_AF;
 8002df8:	2306      	movs	r3, #6
 8002dfa:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(I2S3_SCK_SD_GPIO_PORT, &GPIO_InitStruct);
 8002dfc:	f107 031c 	add.w	r3, r7, #28
 8002e00:	4619      	mov	r1, r3
 8002e02:	483c      	ldr	r0, [pc, #240]	; (8002ef4 <BSP_AUDIO_OUT_MspInit+0x16c>)
 8002e04:	f000 fe60 	bl	8003ac8 <HAL_GPIO_Init>
  
  GPIO_InitStruct.Pin         = I2S3_WS_PIN ;
 8002e08:	2310      	movs	r3, #16
 8002e0a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(I2S3_WS_GPIO_PORT, &GPIO_InitStruct); 
 8002e0c:	f107 031c 	add.w	r3, r7, #28
 8002e10:	4619      	mov	r1, r3
 8002e12:	4839      	ldr	r0, [pc, #228]	; (8002ef8 <BSP_AUDIO_OUT_MspInit+0x170>)
 8002e14:	f000 fe58 	bl	8003ac8 <HAL_GPIO_Init>
  
  /* I2S3 pins configuration: MCK pin */
  I2S3_MCK_CLK_ENABLE();
 8002e18:	2300      	movs	r3, #0
 8002e1a:	60fb      	str	r3, [r7, #12]
 8002e1c:	4b34      	ldr	r3, [pc, #208]	; (8002ef0 <BSP_AUDIO_OUT_MspInit+0x168>)
 8002e1e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e20:	4a33      	ldr	r2, [pc, #204]	; (8002ef0 <BSP_AUDIO_OUT_MspInit+0x168>)
 8002e22:	f043 0304 	orr.w	r3, r3, #4
 8002e26:	6313      	str	r3, [r2, #48]	; 0x30
 8002e28:	4b31      	ldr	r3, [pc, #196]	; (8002ef0 <BSP_AUDIO_OUT_MspInit+0x168>)
 8002e2a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e2c:	f003 0304 	and.w	r3, r3, #4
 8002e30:	60fb      	str	r3, [r7, #12]
 8002e32:	68fb      	ldr	r3, [r7, #12]
  GPIO_InitStruct.Pin         = I2S3_MCK_PIN; 
 8002e34:	2380      	movs	r3, #128	; 0x80
 8002e36:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(I2S3_MCK_GPIO_PORT, &GPIO_InitStruct);   
 8002e38:	f107 031c 	add.w	r3, r7, #28
 8002e3c:	4619      	mov	r1, r3
 8002e3e:	482d      	ldr	r0, [pc, #180]	; (8002ef4 <BSP_AUDIO_OUT_MspInit+0x16c>)
 8002e40:	f000 fe42 	bl	8003ac8 <HAL_GPIO_Init>
  
  /* Enable the I2S DMA clock */
  I2S3_DMAx_CLK_ENABLE(); 
 8002e44:	2300      	movs	r3, #0
 8002e46:	60bb      	str	r3, [r7, #8]
 8002e48:	4b29      	ldr	r3, [pc, #164]	; (8002ef0 <BSP_AUDIO_OUT_MspInit+0x168>)
 8002e4a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e4c:	4a28      	ldr	r2, [pc, #160]	; (8002ef0 <BSP_AUDIO_OUT_MspInit+0x168>)
 8002e4e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002e52:	6313      	str	r3, [r2, #48]	; 0x30
 8002e54:	4b26      	ldr	r3, [pc, #152]	; (8002ef0 <BSP_AUDIO_OUT_MspInit+0x168>)
 8002e56:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e58:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002e5c:	60bb      	str	r3, [r7, #8]
 8002e5e:	68bb      	ldr	r3, [r7, #8]
  
  if(hi2s->Instance == I2S3)
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	4a25      	ldr	r2, [pc, #148]	; (8002efc <BSP_AUDIO_OUT_MspInit+0x174>)
 8002e66:	4293      	cmp	r3, r2
 8002e68:	d136      	bne.n	8002ed8 <BSP_AUDIO_OUT_MspInit+0x150>
  {
    /* Configure the hdma_i2sTx handle parameters */   
    hdma_i2sTx.Init.Channel             = I2S3_DMAx_CHANNEL;  
 8002e6a:	4b25      	ldr	r3, [pc, #148]	; (8002f00 <BSP_AUDIO_OUT_MspInit+0x178>)
 8002e6c:	2200      	movs	r2, #0
 8002e6e:	605a      	str	r2, [r3, #4]
    hdma_i2sTx.Init.Direction           = DMA_MEMORY_TO_PERIPH;
 8002e70:	4b23      	ldr	r3, [pc, #140]	; (8002f00 <BSP_AUDIO_OUT_MspInit+0x178>)
 8002e72:	2240      	movs	r2, #64	; 0x40
 8002e74:	609a      	str	r2, [r3, #8]
    hdma_i2sTx.Init.PeriphInc           = DMA_PINC_DISABLE;
 8002e76:	4b22      	ldr	r3, [pc, #136]	; (8002f00 <BSP_AUDIO_OUT_MspInit+0x178>)
 8002e78:	2200      	movs	r2, #0
 8002e7a:	60da      	str	r2, [r3, #12]
    hdma_i2sTx.Init.MemInc              = DMA_MINC_ENABLE;
 8002e7c:	4b20      	ldr	r3, [pc, #128]	; (8002f00 <BSP_AUDIO_OUT_MspInit+0x178>)
 8002e7e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002e82:	611a      	str	r2, [r3, #16]
    hdma_i2sTx.Init.PeriphDataAlignment = I2S3_DMAx_PERIPH_DATA_SIZE;
 8002e84:	4b1e      	ldr	r3, [pc, #120]	; (8002f00 <BSP_AUDIO_OUT_MspInit+0x178>)
 8002e86:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002e8a:	615a      	str	r2, [r3, #20]
    hdma_i2sTx.Init.MemDataAlignment    = I2S3_DMAx_MEM_DATA_SIZE;
 8002e8c:	4b1c      	ldr	r3, [pc, #112]	; (8002f00 <BSP_AUDIO_OUT_MspInit+0x178>)
 8002e8e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002e92:	619a      	str	r2, [r3, #24]
    hdma_i2sTx.Init.Mode                = DMA_NORMAL;
 8002e94:	4b1a      	ldr	r3, [pc, #104]	; (8002f00 <BSP_AUDIO_OUT_MspInit+0x178>)
 8002e96:	2200      	movs	r2, #0
 8002e98:	61da      	str	r2, [r3, #28]
    hdma_i2sTx.Init.Priority            = DMA_PRIORITY_HIGH;
 8002e9a:	4b19      	ldr	r3, [pc, #100]	; (8002f00 <BSP_AUDIO_OUT_MspInit+0x178>)
 8002e9c:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8002ea0:	621a      	str	r2, [r3, #32]
    hdma_i2sTx.Init.FIFOMode            = DMA_FIFOMODE_ENABLE;         
 8002ea2:	4b17      	ldr	r3, [pc, #92]	; (8002f00 <BSP_AUDIO_OUT_MspInit+0x178>)
 8002ea4:	2204      	movs	r2, #4
 8002ea6:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_i2sTx.Init.FIFOThreshold       = DMA_FIFO_THRESHOLD_FULL;
 8002ea8:	4b15      	ldr	r3, [pc, #84]	; (8002f00 <BSP_AUDIO_OUT_MspInit+0x178>)
 8002eaa:	2203      	movs	r2, #3
 8002eac:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_i2sTx.Init.MemBurst            = DMA_MBURST_SINGLE;
 8002eae:	4b14      	ldr	r3, [pc, #80]	; (8002f00 <BSP_AUDIO_OUT_MspInit+0x178>)
 8002eb0:	2200      	movs	r2, #0
 8002eb2:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_i2sTx.Init.PeriphBurst         = DMA_PBURST_SINGLE; 
 8002eb4:	4b12      	ldr	r3, [pc, #72]	; (8002f00 <BSP_AUDIO_OUT_MspInit+0x178>)
 8002eb6:	2200      	movs	r2, #0
 8002eb8:	631a      	str	r2, [r3, #48]	; 0x30
    
    hdma_i2sTx.Instance                 = I2S3_DMAx_STREAM;
 8002eba:	4b11      	ldr	r3, [pc, #68]	; (8002f00 <BSP_AUDIO_OUT_MspInit+0x178>)
 8002ebc:	4a11      	ldr	r2, [pc, #68]	; (8002f04 <BSP_AUDIO_OUT_MspInit+0x17c>)
 8002ebe:	601a      	str	r2, [r3, #0]
    
    /* Associate the DMA handle */
    __HAL_LINKDMA(hi2s, hdmatx, hdma_i2sTx);
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	4a0f      	ldr	r2, [pc, #60]	; (8002f00 <BSP_AUDIO_OUT_MspInit+0x178>)
 8002ec4:	639a      	str	r2, [r3, #56]	; 0x38
 8002ec6:	4a0e      	ldr	r2, [pc, #56]	; (8002f00 <BSP_AUDIO_OUT_MspInit+0x178>)
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	6393      	str	r3, [r2, #56]	; 0x38
    
    /* Deinitialize the Stream for new transfer */
    HAL_DMA_DeInit(&hdma_i2sTx);
 8002ecc:	480c      	ldr	r0, [pc, #48]	; (8002f00 <BSP_AUDIO_OUT_MspInit+0x178>)
 8002ece:	f000 fadb 	bl	8003488 <HAL_DMA_DeInit>
    
    /* Configure the DMA Stream */
    HAL_DMA_Init(&hdma_i2sTx);
 8002ed2:	480b      	ldr	r0, [pc, #44]	; (8002f00 <BSP_AUDIO_OUT_MspInit+0x178>)
 8002ed4:	f000 fa2a 	bl	800332c <HAL_DMA_Init>
  }
  
  /* I2S DMA IRQ Channel configuration */
  HAL_NVIC_SetPriority(I2S3_DMAx_IRQ, AUDIO_OUT_IRQ_PREPRIO, 0);
 8002ed8:	2200      	movs	r2, #0
 8002eda:	210e      	movs	r1, #14
 8002edc:	202f      	movs	r0, #47	; 0x2f
 8002ede:	f000 f9ee 	bl	80032be <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(I2S3_DMAx_IRQ); 
 8002ee2:	202f      	movs	r0, #47	; 0x2f
 8002ee4:	f000 fa07 	bl	80032f6 <HAL_NVIC_EnableIRQ>
}
 8002ee8:	bf00      	nop
 8002eea:	3730      	adds	r7, #48	; 0x30
 8002eec:	46bd      	mov	sp, r7
 8002eee:	bd80      	pop	{r7, pc}
 8002ef0:	40023800 	.word	0x40023800
 8002ef4:	40020800 	.word	0x40020800
 8002ef8:	40020000 	.word	0x40020000
 8002efc:	40003c00 	.word	0x40003c00
 8002f00:	20001948 	.word	0x20001948
 8002f04:	400260b8 	.word	0x400260b8

08002f08 <I2S3_Init>:
/**
  * @brief  Initializes the Audio Codec audio interface (I2S).
  * @param  AudioFreq: Audio frequency to be configured for the I2S peripheral. 
  */
static uint8_t I2S3_Init(uint32_t AudioFreq)
{
 8002f08:	b580      	push	{r7, lr}
 8002f0a:	b082      	sub	sp, #8
 8002f0c:	af00      	add	r7, sp, #0
 8002f0e:	6078      	str	r0, [r7, #4]
  /* Initialize the hAudioOutI2s Instance parameter */
  hAudioOutI2s.Instance         = I2S3;
 8002f10:	4b17      	ldr	r3, [pc, #92]	; (8002f70 <I2S3_Init+0x68>)
 8002f12:	4a18      	ldr	r2, [pc, #96]	; (8002f74 <I2S3_Init+0x6c>)
 8002f14:	601a      	str	r2, [r3, #0]

 /* Disable I2S block */
  __HAL_I2S_DISABLE(&hAudioOutI2s);
 8002f16:	4b16      	ldr	r3, [pc, #88]	; (8002f70 <I2S3_Init+0x68>)
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	69da      	ldr	r2, [r3, #28]
 8002f1c:	4b14      	ldr	r3, [pc, #80]	; (8002f70 <I2S3_Init+0x68>)
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002f24:	61da      	str	r2, [r3, #28]
  
  /* I2S3 peripheral configuration */
  hAudioOutI2s.Init.AudioFreq   = AudioFreq;
 8002f26:	4a12      	ldr	r2, [pc, #72]	; (8002f70 <I2S3_Init+0x68>)
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	6153      	str	r3, [r2, #20]
  hAudioOutI2s.Init.ClockSource = I2S_CLOCK_PLL;
 8002f2c:	4b10      	ldr	r3, [pc, #64]	; (8002f70 <I2S3_Init+0x68>)
 8002f2e:	2200      	movs	r2, #0
 8002f30:	61da      	str	r2, [r3, #28]
  hAudioOutI2s.Init.CPOL        = I2S_CPOL_LOW;
 8002f32:	4b0f      	ldr	r3, [pc, #60]	; (8002f70 <I2S3_Init+0x68>)
 8002f34:	2200      	movs	r2, #0
 8002f36:	619a      	str	r2, [r3, #24]
  hAudioOutI2s.Init.DataFormat  = I2S_DATAFORMAT_16B;
 8002f38:	4b0d      	ldr	r3, [pc, #52]	; (8002f70 <I2S3_Init+0x68>)
 8002f3a:	2200      	movs	r2, #0
 8002f3c:	60da      	str	r2, [r3, #12]
  hAudioOutI2s.Init.MCLKOutput  = I2S_MCLKOUTPUT_ENABLE;
 8002f3e:	4b0c      	ldr	r3, [pc, #48]	; (8002f70 <I2S3_Init+0x68>)
 8002f40:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002f44:	611a      	str	r2, [r3, #16]
  hAudioOutI2s.Init.Mode        = I2S_MODE_MASTER_TX;
 8002f46:	4b0a      	ldr	r3, [pc, #40]	; (8002f70 <I2S3_Init+0x68>)
 8002f48:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002f4c:	605a      	str	r2, [r3, #4]
  hAudioOutI2s.Init.Standard    = I2S_STANDARD;
 8002f4e:	4b08      	ldr	r3, [pc, #32]	; (8002f70 <I2S3_Init+0x68>)
 8002f50:	2200      	movs	r2, #0
 8002f52:	609a      	str	r2, [r3, #8]
  /* Initialize the I2S peripheral with the structure above */  
  if(HAL_I2S_Init(&hAudioOutI2s) != HAL_OK)
 8002f54:	4806      	ldr	r0, [pc, #24]	; (8002f70 <I2S3_Init+0x68>)
 8002f56:	f003 fc71 	bl	800683c <HAL_I2S_Init>
 8002f5a:	4603      	mov	r3, r0
 8002f5c:	2b00      	cmp	r3, #0
 8002f5e:	d001      	beq.n	8002f64 <I2S3_Init+0x5c>
  {
    return AUDIO_ERROR;
 8002f60:	2301      	movs	r3, #1
 8002f62:	e000      	b.n	8002f66 <I2S3_Init+0x5e>
  }
  else
  {
    return AUDIO_OK;
 8002f64:	2300      	movs	r3, #0
  }
}
 8002f66:	4618      	mov	r0, r3
 8002f68:	3708      	adds	r7, #8
 8002f6a:	46bd      	mov	sp, r7
 8002f6c:	bd80      	pop	{r7, pc}
 8002f6e:	bf00      	nop
 8002f70:	20002810 	.word	0x20002810
 8002f74:	40003c00 	.word	0x40003c00

08002f78 <HAL_I2S_RxCpltCallback>:
/**
  * @brief  Rx Transfer completed callbacks
  * @param  hi2s: I2S handle
  */
void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8002f78:	b580      	push	{r7, lr}
 8002f7a:	b082      	sub	sp, #8
 8002f7c:	af00      	add	r7, sp, #0
 8002f7e:	6078      	str	r0, [r7, #4]
  /* Call the record update function to get the next buffer to fill and its size (size is ignored) */
  BSP_AUDIO_IN_TransferComplete_CallBack();
 8002f80:	f000 f804 	bl	8002f8c <BSP_AUDIO_IN_TransferComplete_CallBack>
}
 8002f84:	bf00      	nop
 8002f86:	3708      	adds	r7, #8
 8002f88:	46bd      	mov	sp, r7
 8002f8a:	bd80      	pop	{r7, pc}

08002f8c <BSP_AUDIO_IN_TransferComplete_CallBack>:

/**
  * @brief  User callback when record buffer is filled.
  */
__weak void BSP_AUDIO_IN_TransferComplete_CallBack(void)
{
 8002f8c:	b480      	push	{r7}
 8002f8e:	af00      	add	r7, sp, #0
  /* This function should be implemented by the user application.
     It is called into this driver when the current buffer is filled
     to prepare the next buffer pointer and its size. */
}
 8002f90:	bf00      	nop
 8002f92:	46bd      	mov	sp, r7
 8002f94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f98:	4770      	bx	lr

08002f9a <BSP_AUDIO_IN_Error_Callback>:

/**
  * @brief  Audio IN Error callback function.
  */
__weak void BSP_AUDIO_IN_Error_Callback(void)
{   
 8002f9a:	b480      	push	{r7}
 8002f9c:	af00      	add	r7, sp, #0
  /* This function is called when an Interrupt due to transfer error on or peripheral
     error occurs. */
}
 8002f9e:	bf00      	nop
 8002fa0:	46bd      	mov	sp, r7
 8002fa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fa6:	4770      	bx	lr

08002fa8 <HAL_I2S_ErrorCallback>:
/**
  * @brief  I2S error callbacks.
  * @param  hi2s: I2S handle
  */
void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 8002fa8:	b580      	push	{r7, lr}
 8002faa:	b082      	sub	sp, #8
 8002fac:	af00      	add	r7, sp, #0
 8002fae:	6078      	str	r0, [r7, #4]
  /* Manage the error generated on DMA FIFO: This function 
     should be coded by user (its prototype is already declared in stm32f4_discovery_audio.h) */  
  if(hi2s->Instance == I2S3)
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	4a07      	ldr	r2, [pc, #28]	; (8002fd4 <HAL_I2S_ErrorCallback+0x2c>)
 8002fb6:	4293      	cmp	r3, r2
 8002fb8:	d101      	bne.n	8002fbe <HAL_I2S_ErrorCallback+0x16>
  {
    BSP_AUDIO_OUT_Error_CallBack();
 8002fba:	f7fe fe09 	bl	8001bd0 <BSP_AUDIO_OUT_Error_CallBack>
  }
  if(hi2s->Instance == I2S2)
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	4a05      	ldr	r2, [pc, #20]	; (8002fd8 <HAL_I2S_ErrorCallback+0x30>)
 8002fc4:	4293      	cmp	r3, r2
 8002fc6:	d101      	bne.n	8002fcc <HAL_I2S_ErrorCallback+0x24>
  {
    BSP_AUDIO_IN_Error_Callback();
 8002fc8:	f7ff ffe7 	bl	8002f9a <BSP_AUDIO_IN_Error_Callback>
  }
}
 8002fcc:	bf00      	nop
 8002fce:	3708      	adds	r7, #8
 8002fd0:	46bd      	mov	sp, r7
 8002fd2:	bd80      	pop	{r7, pc}
 8002fd4:	40003c00 	.word	0x40003c00
 8002fd8:	40003800 	.word	0x40003800

08002fdc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002fdc:	b580      	push	{r7, lr}
 8002fde:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002fe0:	4b0e      	ldr	r3, [pc, #56]	; (800301c <HAL_Init+0x40>)
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	4a0d      	ldr	r2, [pc, #52]	; (800301c <HAL_Init+0x40>)
 8002fe6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002fea:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002fec:	4b0b      	ldr	r3, [pc, #44]	; (800301c <HAL_Init+0x40>)
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	4a0a      	ldr	r2, [pc, #40]	; (800301c <HAL_Init+0x40>)
 8002ff2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002ff6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002ff8:	4b08      	ldr	r3, [pc, #32]	; (800301c <HAL_Init+0x40>)
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	4a07      	ldr	r2, [pc, #28]	; (800301c <HAL_Init+0x40>)
 8002ffe:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003002:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003004:	2003      	movs	r0, #3
 8003006:	f000 f94f 	bl	80032a8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800300a:	2000      	movs	r0, #0
 800300c:	f000 f808 	bl	8003020 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003010:	f7fe fa1e 	bl	8001450 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003014:	2300      	movs	r3, #0
}
 8003016:	4618      	mov	r0, r3
 8003018:	bd80      	pop	{r7, pc}
 800301a:	bf00      	nop
 800301c:	40023c00 	.word	0x40023c00

08003020 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003020:	b580      	push	{r7, lr}
 8003022:	b082      	sub	sp, #8
 8003024:	af00      	add	r7, sp, #0
 8003026:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003028:	4b12      	ldr	r3, [pc, #72]	; (8003074 <HAL_InitTick+0x54>)
 800302a:	681a      	ldr	r2, [r3, #0]
 800302c:	4b12      	ldr	r3, [pc, #72]	; (8003078 <HAL_InitTick+0x58>)
 800302e:	781b      	ldrb	r3, [r3, #0]
 8003030:	4619      	mov	r1, r3
 8003032:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003036:	fbb3 f3f1 	udiv	r3, r3, r1
 800303a:	fbb2 f3f3 	udiv	r3, r2, r3
 800303e:	4618      	mov	r0, r3
 8003040:	f000 f967 	bl	8003312 <HAL_SYSTICK_Config>
 8003044:	4603      	mov	r3, r0
 8003046:	2b00      	cmp	r3, #0
 8003048:	d001      	beq.n	800304e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800304a:	2301      	movs	r3, #1
 800304c:	e00e      	b.n	800306c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	2b0f      	cmp	r3, #15
 8003052:	d80a      	bhi.n	800306a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003054:	2200      	movs	r2, #0
 8003056:	6879      	ldr	r1, [r7, #4]
 8003058:	f04f 30ff 	mov.w	r0, #4294967295
 800305c:	f000 f92f 	bl	80032be <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003060:	4a06      	ldr	r2, [pc, #24]	; (800307c <HAL_InitTick+0x5c>)
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003066:	2300      	movs	r3, #0
 8003068:	e000      	b.n	800306c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800306a:	2301      	movs	r3, #1
}
 800306c:	4618      	mov	r0, r3
 800306e:	3708      	adds	r7, #8
 8003070:	46bd      	mov	sp, r7
 8003072:	bd80      	pop	{r7, pc}
 8003074:	20000004 	.word	0x20000004
 8003078:	20000044 	.word	0x20000044
 800307c:	20000040 	.word	0x20000040

08003080 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003080:	b480      	push	{r7}
 8003082:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003084:	4b06      	ldr	r3, [pc, #24]	; (80030a0 <HAL_IncTick+0x20>)
 8003086:	781b      	ldrb	r3, [r3, #0]
 8003088:	461a      	mov	r2, r3
 800308a:	4b06      	ldr	r3, [pc, #24]	; (80030a4 <HAL_IncTick+0x24>)
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	4413      	add	r3, r2
 8003090:	4a04      	ldr	r2, [pc, #16]	; (80030a4 <HAL_IncTick+0x24>)
 8003092:	6013      	str	r3, [r2, #0]
}
 8003094:	bf00      	nop
 8003096:	46bd      	mov	sp, r7
 8003098:	f85d 7b04 	ldr.w	r7, [sp], #4
 800309c:	4770      	bx	lr
 800309e:	bf00      	nop
 80030a0:	20000044 	.word	0x20000044
 80030a4:	200028a0 	.word	0x200028a0

080030a8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80030a8:	b480      	push	{r7}
 80030aa:	af00      	add	r7, sp, #0
  return uwTick;
 80030ac:	4b03      	ldr	r3, [pc, #12]	; (80030bc <HAL_GetTick+0x14>)
 80030ae:	681b      	ldr	r3, [r3, #0]
}
 80030b0:	4618      	mov	r0, r3
 80030b2:	46bd      	mov	sp, r7
 80030b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030b8:	4770      	bx	lr
 80030ba:	bf00      	nop
 80030bc:	200028a0 	.word	0x200028a0

080030c0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80030c0:	b580      	push	{r7, lr}
 80030c2:	b084      	sub	sp, #16
 80030c4:	af00      	add	r7, sp, #0
 80030c6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80030c8:	f7ff ffee 	bl	80030a8 <HAL_GetTick>
 80030cc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80030d2:	68fb      	ldr	r3, [r7, #12]
 80030d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80030d8:	d005      	beq.n	80030e6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80030da:	4b0a      	ldr	r3, [pc, #40]	; (8003104 <HAL_Delay+0x44>)
 80030dc:	781b      	ldrb	r3, [r3, #0]
 80030de:	461a      	mov	r2, r3
 80030e0:	68fb      	ldr	r3, [r7, #12]
 80030e2:	4413      	add	r3, r2
 80030e4:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80030e6:	bf00      	nop
 80030e8:	f7ff ffde 	bl	80030a8 <HAL_GetTick>
 80030ec:	4602      	mov	r2, r0
 80030ee:	68bb      	ldr	r3, [r7, #8]
 80030f0:	1ad3      	subs	r3, r2, r3
 80030f2:	68fa      	ldr	r2, [r7, #12]
 80030f4:	429a      	cmp	r2, r3
 80030f6:	d8f7      	bhi.n	80030e8 <HAL_Delay+0x28>
  {
  }
}
 80030f8:	bf00      	nop
 80030fa:	bf00      	nop
 80030fc:	3710      	adds	r7, #16
 80030fe:	46bd      	mov	sp, r7
 8003100:	bd80      	pop	{r7, pc}
 8003102:	bf00      	nop
 8003104:	20000044 	.word	0x20000044

08003108 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003108:	b480      	push	{r7}
 800310a:	b085      	sub	sp, #20
 800310c:	af00      	add	r7, sp, #0
 800310e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	f003 0307 	and.w	r3, r3, #7
 8003116:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003118:	4b0c      	ldr	r3, [pc, #48]	; (800314c <__NVIC_SetPriorityGrouping+0x44>)
 800311a:	68db      	ldr	r3, [r3, #12]
 800311c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800311e:	68ba      	ldr	r2, [r7, #8]
 8003120:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003124:	4013      	ands	r3, r2
 8003126:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003128:	68fb      	ldr	r3, [r7, #12]
 800312a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800312c:	68bb      	ldr	r3, [r7, #8]
 800312e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003130:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003134:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003138:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800313a:	4a04      	ldr	r2, [pc, #16]	; (800314c <__NVIC_SetPriorityGrouping+0x44>)
 800313c:	68bb      	ldr	r3, [r7, #8]
 800313e:	60d3      	str	r3, [r2, #12]
}
 8003140:	bf00      	nop
 8003142:	3714      	adds	r7, #20
 8003144:	46bd      	mov	sp, r7
 8003146:	f85d 7b04 	ldr.w	r7, [sp], #4
 800314a:	4770      	bx	lr
 800314c:	e000ed00 	.word	0xe000ed00

08003150 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003150:	b480      	push	{r7}
 8003152:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003154:	4b04      	ldr	r3, [pc, #16]	; (8003168 <__NVIC_GetPriorityGrouping+0x18>)
 8003156:	68db      	ldr	r3, [r3, #12]
 8003158:	0a1b      	lsrs	r3, r3, #8
 800315a:	f003 0307 	and.w	r3, r3, #7
}
 800315e:	4618      	mov	r0, r3
 8003160:	46bd      	mov	sp, r7
 8003162:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003166:	4770      	bx	lr
 8003168:	e000ed00 	.word	0xe000ed00

0800316c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800316c:	b480      	push	{r7}
 800316e:	b083      	sub	sp, #12
 8003170:	af00      	add	r7, sp, #0
 8003172:	4603      	mov	r3, r0
 8003174:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003176:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800317a:	2b00      	cmp	r3, #0
 800317c:	db0b      	blt.n	8003196 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800317e:	79fb      	ldrb	r3, [r7, #7]
 8003180:	f003 021f 	and.w	r2, r3, #31
 8003184:	4907      	ldr	r1, [pc, #28]	; (80031a4 <__NVIC_EnableIRQ+0x38>)
 8003186:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800318a:	095b      	lsrs	r3, r3, #5
 800318c:	2001      	movs	r0, #1
 800318e:	fa00 f202 	lsl.w	r2, r0, r2
 8003192:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003196:	bf00      	nop
 8003198:	370c      	adds	r7, #12
 800319a:	46bd      	mov	sp, r7
 800319c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031a0:	4770      	bx	lr
 80031a2:	bf00      	nop
 80031a4:	e000e100 	.word	0xe000e100

080031a8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80031a8:	b480      	push	{r7}
 80031aa:	b083      	sub	sp, #12
 80031ac:	af00      	add	r7, sp, #0
 80031ae:	4603      	mov	r3, r0
 80031b0:	6039      	str	r1, [r7, #0]
 80031b2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80031b4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80031b8:	2b00      	cmp	r3, #0
 80031ba:	db0a      	blt.n	80031d2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80031bc:	683b      	ldr	r3, [r7, #0]
 80031be:	b2da      	uxtb	r2, r3
 80031c0:	490c      	ldr	r1, [pc, #48]	; (80031f4 <__NVIC_SetPriority+0x4c>)
 80031c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80031c6:	0112      	lsls	r2, r2, #4
 80031c8:	b2d2      	uxtb	r2, r2
 80031ca:	440b      	add	r3, r1
 80031cc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80031d0:	e00a      	b.n	80031e8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80031d2:	683b      	ldr	r3, [r7, #0]
 80031d4:	b2da      	uxtb	r2, r3
 80031d6:	4908      	ldr	r1, [pc, #32]	; (80031f8 <__NVIC_SetPriority+0x50>)
 80031d8:	79fb      	ldrb	r3, [r7, #7]
 80031da:	f003 030f 	and.w	r3, r3, #15
 80031de:	3b04      	subs	r3, #4
 80031e0:	0112      	lsls	r2, r2, #4
 80031e2:	b2d2      	uxtb	r2, r2
 80031e4:	440b      	add	r3, r1
 80031e6:	761a      	strb	r2, [r3, #24]
}
 80031e8:	bf00      	nop
 80031ea:	370c      	adds	r7, #12
 80031ec:	46bd      	mov	sp, r7
 80031ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031f2:	4770      	bx	lr
 80031f4:	e000e100 	.word	0xe000e100
 80031f8:	e000ed00 	.word	0xe000ed00

080031fc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80031fc:	b480      	push	{r7}
 80031fe:	b089      	sub	sp, #36	; 0x24
 8003200:	af00      	add	r7, sp, #0
 8003202:	60f8      	str	r0, [r7, #12]
 8003204:	60b9      	str	r1, [r7, #8]
 8003206:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003208:	68fb      	ldr	r3, [r7, #12]
 800320a:	f003 0307 	and.w	r3, r3, #7
 800320e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003210:	69fb      	ldr	r3, [r7, #28]
 8003212:	f1c3 0307 	rsb	r3, r3, #7
 8003216:	2b04      	cmp	r3, #4
 8003218:	bf28      	it	cs
 800321a:	2304      	movcs	r3, #4
 800321c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800321e:	69fb      	ldr	r3, [r7, #28]
 8003220:	3304      	adds	r3, #4
 8003222:	2b06      	cmp	r3, #6
 8003224:	d902      	bls.n	800322c <NVIC_EncodePriority+0x30>
 8003226:	69fb      	ldr	r3, [r7, #28]
 8003228:	3b03      	subs	r3, #3
 800322a:	e000      	b.n	800322e <NVIC_EncodePriority+0x32>
 800322c:	2300      	movs	r3, #0
 800322e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003230:	f04f 32ff 	mov.w	r2, #4294967295
 8003234:	69bb      	ldr	r3, [r7, #24]
 8003236:	fa02 f303 	lsl.w	r3, r2, r3
 800323a:	43da      	mvns	r2, r3
 800323c:	68bb      	ldr	r3, [r7, #8]
 800323e:	401a      	ands	r2, r3
 8003240:	697b      	ldr	r3, [r7, #20]
 8003242:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003244:	f04f 31ff 	mov.w	r1, #4294967295
 8003248:	697b      	ldr	r3, [r7, #20]
 800324a:	fa01 f303 	lsl.w	r3, r1, r3
 800324e:	43d9      	mvns	r1, r3
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003254:	4313      	orrs	r3, r2
         );
}
 8003256:	4618      	mov	r0, r3
 8003258:	3724      	adds	r7, #36	; 0x24
 800325a:	46bd      	mov	sp, r7
 800325c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003260:	4770      	bx	lr
	...

08003264 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003264:	b580      	push	{r7, lr}
 8003266:	b082      	sub	sp, #8
 8003268:	af00      	add	r7, sp, #0
 800326a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	3b01      	subs	r3, #1
 8003270:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003274:	d301      	bcc.n	800327a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003276:	2301      	movs	r3, #1
 8003278:	e00f      	b.n	800329a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800327a:	4a0a      	ldr	r2, [pc, #40]	; (80032a4 <SysTick_Config+0x40>)
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	3b01      	subs	r3, #1
 8003280:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003282:	210f      	movs	r1, #15
 8003284:	f04f 30ff 	mov.w	r0, #4294967295
 8003288:	f7ff ff8e 	bl	80031a8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800328c:	4b05      	ldr	r3, [pc, #20]	; (80032a4 <SysTick_Config+0x40>)
 800328e:	2200      	movs	r2, #0
 8003290:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003292:	4b04      	ldr	r3, [pc, #16]	; (80032a4 <SysTick_Config+0x40>)
 8003294:	2207      	movs	r2, #7
 8003296:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003298:	2300      	movs	r3, #0
}
 800329a:	4618      	mov	r0, r3
 800329c:	3708      	adds	r7, #8
 800329e:	46bd      	mov	sp, r7
 80032a0:	bd80      	pop	{r7, pc}
 80032a2:	bf00      	nop
 80032a4:	e000e010 	.word	0xe000e010

080032a8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80032a8:	b580      	push	{r7, lr}
 80032aa:	b082      	sub	sp, #8
 80032ac:	af00      	add	r7, sp, #0
 80032ae:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80032b0:	6878      	ldr	r0, [r7, #4]
 80032b2:	f7ff ff29 	bl	8003108 <__NVIC_SetPriorityGrouping>
}
 80032b6:	bf00      	nop
 80032b8:	3708      	adds	r7, #8
 80032ba:	46bd      	mov	sp, r7
 80032bc:	bd80      	pop	{r7, pc}

080032be <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80032be:	b580      	push	{r7, lr}
 80032c0:	b086      	sub	sp, #24
 80032c2:	af00      	add	r7, sp, #0
 80032c4:	4603      	mov	r3, r0
 80032c6:	60b9      	str	r1, [r7, #8]
 80032c8:	607a      	str	r2, [r7, #4]
 80032ca:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80032cc:	2300      	movs	r3, #0
 80032ce:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80032d0:	f7ff ff3e 	bl	8003150 <__NVIC_GetPriorityGrouping>
 80032d4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80032d6:	687a      	ldr	r2, [r7, #4]
 80032d8:	68b9      	ldr	r1, [r7, #8]
 80032da:	6978      	ldr	r0, [r7, #20]
 80032dc:	f7ff ff8e 	bl	80031fc <NVIC_EncodePriority>
 80032e0:	4602      	mov	r2, r0
 80032e2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80032e6:	4611      	mov	r1, r2
 80032e8:	4618      	mov	r0, r3
 80032ea:	f7ff ff5d 	bl	80031a8 <__NVIC_SetPriority>
}
 80032ee:	bf00      	nop
 80032f0:	3718      	adds	r7, #24
 80032f2:	46bd      	mov	sp, r7
 80032f4:	bd80      	pop	{r7, pc}

080032f6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80032f6:	b580      	push	{r7, lr}
 80032f8:	b082      	sub	sp, #8
 80032fa:	af00      	add	r7, sp, #0
 80032fc:	4603      	mov	r3, r0
 80032fe:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003300:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003304:	4618      	mov	r0, r3
 8003306:	f7ff ff31 	bl	800316c <__NVIC_EnableIRQ>
}
 800330a:	bf00      	nop
 800330c:	3708      	adds	r7, #8
 800330e:	46bd      	mov	sp, r7
 8003310:	bd80      	pop	{r7, pc}

08003312 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003312:	b580      	push	{r7, lr}
 8003314:	b082      	sub	sp, #8
 8003316:	af00      	add	r7, sp, #0
 8003318:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800331a:	6878      	ldr	r0, [r7, #4]
 800331c:	f7ff ffa2 	bl	8003264 <SysTick_Config>
 8003320:	4603      	mov	r3, r0
}
 8003322:	4618      	mov	r0, r3
 8003324:	3708      	adds	r7, #8
 8003326:	46bd      	mov	sp, r7
 8003328:	bd80      	pop	{r7, pc}
	...

0800332c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800332c:	b580      	push	{r7, lr}
 800332e:	b086      	sub	sp, #24
 8003330:	af00      	add	r7, sp, #0
 8003332:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003334:	2300      	movs	r3, #0
 8003336:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8003338:	f7ff feb6 	bl	80030a8 <HAL_GetTick>
 800333c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	2b00      	cmp	r3, #0
 8003342:	d101      	bne.n	8003348 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8003344:	2301      	movs	r3, #1
 8003346:	e099      	b.n	800347c <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	2202      	movs	r2, #2
 800334c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	2200      	movs	r2, #0
 8003354:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	681a      	ldr	r2, [r3, #0]
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	f022 0201 	bic.w	r2, r2, #1
 8003366:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003368:	e00f      	b.n	800338a <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800336a:	f7ff fe9d 	bl	80030a8 <HAL_GetTick>
 800336e:	4602      	mov	r2, r0
 8003370:	693b      	ldr	r3, [r7, #16]
 8003372:	1ad3      	subs	r3, r2, r3
 8003374:	2b05      	cmp	r3, #5
 8003376:	d908      	bls.n	800338a <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	2220      	movs	r2, #32
 800337c:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	2203      	movs	r2, #3
 8003382:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8003386:	2303      	movs	r3, #3
 8003388:	e078      	b.n	800347c <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	f003 0301 	and.w	r3, r3, #1
 8003394:	2b00      	cmp	r3, #0
 8003396:	d1e8      	bne.n	800336a <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80033a0:	697a      	ldr	r2, [r7, #20]
 80033a2:	4b38      	ldr	r3, [pc, #224]	; (8003484 <HAL_DMA_Init+0x158>)
 80033a4:	4013      	ands	r3, r2
 80033a6:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	685a      	ldr	r2, [r3, #4]
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	689b      	ldr	r3, [r3, #8]
 80033b0:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80033b6:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	691b      	ldr	r3, [r3, #16]
 80033bc:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80033c2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	699b      	ldr	r3, [r3, #24]
 80033c8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80033ce:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	6a1b      	ldr	r3, [r3, #32]
 80033d4:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80033d6:	697a      	ldr	r2, [r7, #20]
 80033d8:	4313      	orrs	r3, r2
 80033da:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033e0:	2b04      	cmp	r3, #4
 80033e2:	d107      	bne.n	80033f4 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80033ec:	4313      	orrs	r3, r2
 80033ee:	697a      	ldr	r2, [r7, #20]
 80033f0:	4313      	orrs	r3, r2
 80033f2:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	697a      	ldr	r2, [r7, #20]
 80033fa:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	695b      	ldr	r3, [r3, #20]
 8003402:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003404:	697b      	ldr	r3, [r7, #20]
 8003406:	f023 0307 	bic.w	r3, r3, #7
 800340a:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003410:	697a      	ldr	r2, [r7, #20]
 8003412:	4313      	orrs	r3, r2
 8003414:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800341a:	2b04      	cmp	r3, #4
 800341c:	d117      	bne.n	800344e <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003422:	697a      	ldr	r2, [r7, #20]
 8003424:	4313      	orrs	r3, r2
 8003426:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800342c:	2b00      	cmp	r3, #0
 800342e:	d00e      	beq.n	800344e <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003430:	6878      	ldr	r0, [r7, #4]
 8003432:	f000 facd 	bl	80039d0 <DMA_CheckFifoParam>
 8003436:	4603      	mov	r3, r0
 8003438:	2b00      	cmp	r3, #0
 800343a:	d008      	beq.n	800344e <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	2240      	movs	r2, #64	; 0x40
 8003440:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	2201      	movs	r2, #1
 8003446:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 800344a:	2301      	movs	r3, #1
 800344c:	e016      	b.n	800347c <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	697a      	ldr	r2, [r7, #20]
 8003454:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003456:	6878      	ldr	r0, [r7, #4]
 8003458:	f000 fa84 	bl	8003964 <DMA_CalcBaseAndBitshift>
 800345c:	4603      	mov	r3, r0
 800345e:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003464:	223f      	movs	r2, #63	; 0x3f
 8003466:	409a      	lsls	r2, r3
 8003468:	68fb      	ldr	r3, [r7, #12]
 800346a:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	2200      	movs	r2, #0
 8003470:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	2201      	movs	r2, #1
 8003476:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 800347a:	2300      	movs	r3, #0
}
 800347c:	4618      	mov	r0, r3
 800347e:	3718      	adds	r7, #24
 8003480:	46bd      	mov	sp, r7
 8003482:	bd80      	pop	{r7, pc}
 8003484:	f010803f 	.word	0xf010803f

08003488 <HAL_DMA_DeInit>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 8003488:	b580      	push	{r7, lr}
 800348a:	b084      	sub	sp, #16
 800348c:	af00      	add	r7, sp, #0
 800348e:	6078      	str	r0, [r7, #4]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	2b00      	cmp	r3, #0
 8003494:	d101      	bne.n	800349a <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 8003496:	2301      	movs	r3, #1
 8003498:	e050      	b.n	800353c <HAL_DMA_DeInit+0xb4>
  }
  
  /* Check the DMA peripheral state */
  if(hdma->State == HAL_DMA_STATE_BUSY)
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80034a0:	b2db      	uxtb	r3, r3
 80034a2:	2b02      	cmp	r3, #2
 80034a4:	d101      	bne.n	80034aa <HAL_DMA_DeInit+0x22>
  {
    /* Return error status */
    return HAL_BUSY;
 80034a6:	2302      	movs	r3, #2
 80034a8:	e048      	b.n	800353c <HAL_DMA_DeInit+0xb4>

  /* Check the parameters */
  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Streamx */
  __HAL_DMA_DISABLE(hdma);
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	681a      	ldr	r2, [r3, #0]
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	f022 0201 	bic.w	r2, r2, #1
 80034b8:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx control register */
  hdma->Instance->CR   = 0U;
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	2200      	movs	r2, #0
 80034c0:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx number of data to transfer register */
  hdma->Instance->NDTR = 0U;
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	2200      	movs	r2, #0
 80034c8:	605a      	str	r2, [r3, #4]

  /* Reset DMA Streamx peripheral address register */
  hdma->Instance->PAR  = 0U;
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	2200      	movs	r2, #0
 80034d0:	609a      	str	r2, [r3, #8]

  /* Reset DMA Streamx memory 0 address register */
  hdma->Instance->M0AR = 0U;
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	2200      	movs	r2, #0
 80034d8:	60da      	str	r2, [r3, #12]
  
  /* Reset DMA Streamx memory 1 address register */
  hdma->Instance->M1AR = 0U;
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	2200      	movs	r2, #0
 80034e0:	611a      	str	r2, [r3, #16]
  
  /* Reset DMA Streamx FIFO control register */
  hdma->Instance->FCR  = 0x00000021U;
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	2221      	movs	r2, #33	; 0x21
 80034e8:	615a      	str	r2, [r3, #20]
  
  /* Get DMA steam Base Address */  
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80034ea:	6878      	ldr	r0, [r7, #4]
 80034ec:	f000 fa3a 	bl	8003964 <DMA_CalcBaseAndBitshift>
 80034f0:	4603      	mov	r3, r0
 80034f2:	60fb      	str	r3, [r7, #12]
  
  /* Clean all callbacks */
  hdma->XferCpltCallback = NULL;
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	2200      	movs	r2, #0
 80034f8:	63da      	str	r2, [r3, #60]	; 0x3c
  hdma->XferHalfCpltCallback = NULL;
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	2200      	movs	r2, #0
 80034fe:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->XferM1CpltCallback = NULL;
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	2200      	movs	r2, #0
 8003504:	645a      	str	r2, [r3, #68]	; 0x44
  hdma->XferM1HalfCpltCallback = NULL;
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	2200      	movs	r2, #0
 800350a:	649a      	str	r2, [r3, #72]	; 0x48
  hdma->XferErrorCallback = NULL;
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	2200      	movs	r2, #0
 8003510:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma->XferAbortCallback = NULL;
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	2200      	movs	r2, #0
 8003516:	651a      	str	r2, [r3, #80]	; 0x50

  /* Clear all interrupt flags at correct offset within the register */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800351c:	223f      	movs	r2, #63	; 0x3f
 800351e:	409a      	lsls	r2, r3
 8003520:	68fb      	ldr	r3, [r7, #12]
 8003522:	609a      	str	r2, [r3, #8]

  /* Reset the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	2200      	movs	r2, #0
 8003528:	655a      	str	r2, [r3, #84]	; 0x54

  /* Reset the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	2200      	movs	r2, #0
 800352e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	2200      	movs	r2, #0
 8003536:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 800353a:	2300      	movs	r3, #0
}
 800353c:	4618      	mov	r0, r3
 800353e:	3710      	adds	r7, #16
 8003540:	46bd      	mov	sp, r7
 8003542:	bd80      	pop	{r7, pc}

08003544 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003544:	b580      	push	{r7, lr}
 8003546:	b086      	sub	sp, #24
 8003548:	af00      	add	r7, sp, #0
 800354a:	60f8      	str	r0, [r7, #12]
 800354c:	60b9      	str	r1, [r7, #8]
 800354e:	607a      	str	r2, [r7, #4]
 8003550:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003552:	2300      	movs	r3, #0
 8003554:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003556:	68fb      	ldr	r3, [r7, #12]
 8003558:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800355a:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 800355c:	68fb      	ldr	r3, [r7, #12]
 800355e:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8003562:	2b01      	cmp	r3, #1
 8003564:	d101      	bne.n	800356a <HAL_DMA_Start_IT+0x26>
 8003566:	2302      	movs	r3, #2
 8003568:	e040      	b.n	80035ec <HAL_DMA_Start_IT+0xa8>
 800356a:	68fb      	ldr	r3, [r7, #12]
 800356c:	2201      	movs	r2, #1
 800356e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8003572:	68fb      	ldr	r3, [r7, #12]
 8003574:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003578:	b2db      	uxtb	r3, r3
 800357a:	2b01      	cmp	r3, #1
 800357c:	d12f      	bne.n	80035de <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800357e:	68fb      	ldr	r3, [r7, #12]
 8003580:	2202      	movs	r2, #2
 8003582:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003586:	68fb      	ldr	r3, [r7, #12]
 8003588:	2200      	movs	r2, #0
 800358a:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800358c:	683b      	ldr	r3, [r7, #0]
 800358e:	687a      	ldr	r2, [r7, #4]
 8003590:	68b9      	ldr	r1, [r7, #8]
 8003592:	68f8      	ldr	r0, [r7, #12]
 8003594:	f000 f9b8 	bl	8003908 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003598:	68fb      	ldr	r3, [r7, #12]
 800359a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800359c:	223f      	movs	r2, #63	; 0x3f
 800359e:	409a      	lsls	r2, r3
 80035a0:	693b      	ldr	r3, [r7, #16]
 80035a2:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80035a4:	68fb      	ldr	r3, [r7, #12]
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	681a      	ldr	r2, [r3, #0]
 80035aa:	68fb      	ldr	r3, [r7, #12]
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	f042 0216 	orr.w	r2, r2, #22
 80035b2:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80035b4:	68fb      	ldr	r3, [r7, #12]
 80035b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035b8:	2b00      	cmp	r3, #0
 80035ba:	d007      	beq.n	80035cc <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80035bc:	68fb      	ldr	r3, [r7, #12]
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	681a      	ldr	r2, [r3, #0]
 80035c2:	68fb      	ldr	r3, [r7, #12]
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	f042 0208 	orr.w	r2, r2, #8
 80035ca:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80035cc:	68fb      	ldr	r3, [r7, #12]
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	681a      	ldr	r2, [r3, #0]
 80035d2:	68fb      	ldr	r3, [r7, #12]
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	f042 0201 	orr.w	r2, r2, #1
 80035da:	601a      	str	r2, [r3, #0]
 80035dc:	e005      	b.n	80035ea <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80035de:	68fb      	ldr	r3, [r7, #12]
 80035e0:	2200      	movs	r2, #0
 80035e2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80035e6:	2302      	movs	r3, #2
 80035e8:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80035ea:	7dfb      	ldrb	r3, [r7, #23]
}
 80035ec:	4618      	mov	r0, r3
 80035ee:	3718      	adds	r7, #24
 80035f0:	46bd      	mov	sp, r7
 80035f2:	bd80      	pop	{r7, pc}

080035f4 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80035f4:	b580      	push	{r7, lr}
 80035f6:	b086      	sub	sp, #24
 80035f8:	af00      	add	r7, sp, #0
 80035fa:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80035fc:	2300      	movs	r3, #0
 80035fe:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8003600:	4b8e      	ldr	r3, [pc, #568]	; (800383c <HAL_DMA_IRQHandler+0x248>)
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	4a8e      	ldr	r2, [pc, #568]	; (8003840 <HAL_DMA_IRQHandler+0x24c>)
 8003606:	fba2 2303 	umull	r2, r3, r2, r3
 800360a:	0a9b      	lsrs	r3, r3, #10
 800360c:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003612:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8003614:	693b      	ldr	r3, [r7, #16]
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800361e:	2208      	movs	r2, #8
 8003620:	409a      	lsls	r2, r3
 8003622:	68fb      	ldr	r3, [r7, #12]
 8003624:	4013      	ands	r3, r2
 8003626:	2b00      	cmp	r3, #0
 8003628:	d01a      	beq.n	8003660 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	f003 0304 	and.w	r3, r3, #4
 8003634:	2b00      	cmp	r3, #0
 8003636:	d013      	beq.n	8003660 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	681a      	ldr	r2, [r3, #0]
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	f022 0204 	bic.w	r2, r2, #4
 8003646:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800364c:	2208      	movs	r2, #8
 800364e:	409a      	lsls	r2, r3
 8003650:	693b      	ldr	r3, [r7, #16]
 8003652:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003658:	f043 0201 	orr.w	r2, r3, #1
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003664:	2201      	movs	r2, #1
 8003666:	409a      	lsls	r2, r3
 8003668:	68fb      	ldr	r3, [r7, #12]
 800366a:	4013      	ands	r3, r2
 800366c:	2b00      	cmp	r3, #0
 800366e:	d012      	beq.n	8003696 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	695b      	ldr	r3, [r3, #20]
 8003676:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800367a:	2b00      	cmp	r3, #0
 800367c:	d00b      	beq.n	8003696 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003682:	2201      	movs	r2, #1
 8003684:	409a      	lsls	r2, r3
 8003686:	693b      	ldr	r3, [r7, #16]
 8003688:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800368e:	f043 0202 	orr.w	r2, r3, #2
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800369a:	2204      	movs	r2, #4
 800369c:	409a      	lsls	r2, r3
 800369e:	68fb      	ldr	r3, [r7, #12]
 80036a0:	4013      	ands	r3, r2
 80036a2:	2b00      	cmp	r3, #0
 80036a4:	d012      	beq.n	80036cc <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	f003 0302 	and.w	r3, r3, #2
 80036b0:	2b00      	cmp	r3, #0
 80036b2:	d00b      	beq.n	80036cc <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80036b8:	2204      	movs	r2, #4
 80036ba:	409a      	lsls	r2, r3
 80036bc:	693b      	ldr	r3, [r7, #16]
 80036be:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80036c4:	f043 0204 	orr.w	r2, r3, #4
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80036d0:	2210      	movs	r2, #16
 80036d2:	409a      	lsls	r2, r3
 80036d4:	68fb      	ldr	r3, [r7, #12]
 80036d6:	4013      	ands	r3, r2
 80036d8:	2b00      	cmp	r3, #0
 80036da:	d043      	beq.n	8003764 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	f003 0308 	and.w	r3, r3, #8
 80036e6:	2b00      	cmp	r3, #0
 80036e8:	d03c      	beq.n	8003764 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80036ee:	2210      	movs	r2, #16
 80036f0:	409a      	lsls	r2, r3
 80036f2:	693b      	ldr	r3, [r7, #16]
 80036f4:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003700:	2b00      	cmp	r3, #0
 8003702:	d018      	beq.n	8003736 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800370e:	2b00      	cmp	r3, #0
 8003710:	d108      	bne.n	8003724 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003716:	2b00      	cmp	r3, #0
 8003718:	d024      	beq.n	8003764 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800371e:	6878      	ldr	r0, [r7, #4]
 8003720:	4798      	blx	r3
 8003722:	e01f      	b.n	8003764 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003728:	2b00      	cmp	r3, #0
 800372a:	d01b      	beq.n	8003764 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003730:	6878      	ldr	r0, [r7, #4]
 8003732:	4798      	blx	r3
 8003734:	e016      	b.n	8003764 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003740:	2b00      	cmp	r3, #0
 8003742:	d107      	bne.n	8003754 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	681a      	ldr	r2, [r3, #0]
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	f022 0208 	bic.w	r2, r2, #8
 8003752:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003758:	2b00      	cmp	r3, #0
 800375a:	d003      	beq.n	8003764 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003760:	6878      	ldr	r0, [r7, #4]
 8003762:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003768:	2220      	movs	r2, #32
 800376a:	409a      	lsls	r2, r3
 800376c:	68fb      	ldr	r3, [r7, #12]
 800376e:	4013      	ands	r3, r2
 8003770:	2b00      	cmp	r3, #0
 8003772:	f000 808f 	beq.w	8003894 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	f003 0310 	and.w	r3, r3, #16
 8003780:	2b00      	cmp	r3, #0
 8003782:	f000 8087 	beq.w	8003894 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800378a:	2220      	movs	r2, #32
 800378c:	409a      	lsls	r2, r3
 800378e:	693b      	ldr	r3, [r7, #16]
 8003790:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003798:	b2db      	uxtb	r3, r3
 800379a:	2b05      	cmp	r3, #5
 800379c:	d136      	bne.n	800380c <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	681a      	ldr	r2, [r3, #0]
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	f022 0216 	bic.w	r2, r2, #22
 80037ac:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	695a      	ldr	r2, [r3, #20]
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80037bc:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037c2:	2b00      	cmp	r3, #0
 80037c4:	d103      	bne.n	80037ce <HAL_DMA_IRQHandler+0x1da>
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80037ca:	2b00      	cmp	r3, #0
 80037cc:	d007      	beq.n	80037de <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	681a      	ldr	r2, [r3, #0]
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	f022 0208 	bic.w	r2, r2, #8
 80037dc:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80037e2:	223f      	movs	r2, #63	; 0x3f
 80037e4:	409a      	lsls	r2, r3
 80037e6:	693b      	ldr	r3, [r7, #16]
 80037e8:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	2201      	movs	r2, #1
 80037ee:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	2200      	movs	r2, #0
 80037f6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80037fe:	2b00      	cmp	r3, #0
 8003800:	d07e      	beq.n	8003900 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003806:	6878      	ldr	r0, [r7, #4]
 8003808:	4798      	blx	r3
        }
        return;
 800380a:	e079      	b.n	8003900 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003816:	2b00      	cmp	r3, #0
 8003818:	d01d      	beq.n	8003856 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003824:	2b00      	cmp	r3, #0
 8003826:	d10d      	bne.n	8003844 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800382c:	2b00      	cmp	r3, #0
 800382e:	d031      	beq.n	8003894 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003834:	6878      	ldr	r0, [r7, #4]
 8003836:	4798      	blx	r3
 8003838:	e02c      	b.n	8003894 <HAL_DMA_IRQHandler+0x2a0>
 800383a:	bf00      	nop
 800383c:	20000004 	.word	0x20000004
 8003840:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003848:	2b00      	cmp	r3, #0
 800384a:	d023      	beq.n	8003894 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003850:	6878      	ldr	r0, [r7, #4]
 8003852:	4798      	blx	r3
 8003854:	e01e      	b.n	8003894 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003860:	2b00      	cmp	r3, #0
 8003862:	d10f      	bne.n	8003884 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	681a      	ldr	r2, [r3, #0]
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	f022 0210 	bic.w	r2, r2, #16
 8003872:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	2201      	movs	r2, #1
 8003878:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	2200      	movs	r2, #0
 8003880:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003888:	2b00      	cmp	r3, #0
 800388a:	d003      	beq.n	8003894 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003890:	6878      	ldr	r0, [r7, #4]
 8003892:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003898:	2b00      	cmp	r3, #0
 800389a:	d032      	beq.n	8003902 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80038a0:	f003 0301 	and.w	r3, r3, #1
 80038a4:	2b00      	cmp	r3, #0
 80038a6:	d022      	beq.n	80038ee <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	2205      	movs	r2, #5
 80038ac:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	681a      	ldr	r2, [r3, #0]
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	f022 0201 	bic.w	r2, r2, #1
 80038be:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80038c0:	68bb      	ldr	r3, [r7, #8]
 80038c2:	3301      	adds	r3, #1
 80038c4:	60bb      	str	r3, [r7, #8]
 80038c6:	697a      	ldr	r2, [r7, #20]
 80038c8:	429a      	cmp	r2, r3
 80038ca:	d307      	bcc.n	80038dc <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	f003 0301 	and.w	r3, r3, #1
 80038d6:	2b00      	cmp	r3, #0
 80038d8:	d1f2      	bne.n	80038c0 <HAL_DMA_IRQHandler+0x2cc>
 80038da:	e000      	b.n	80038de <HAL_DMA_IRQHandler+0x2ea>
          break;
 80038dc:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	2201      	movs	r2, #1
 80038e2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	2200      	movs	r2, #0
 80038ea:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80038f2:	2b00      	cmp	r3, #0
 80038f4:	d005      	beq.n	8003902 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80038fa:	6878      	ldr	r0, [r7, #4]
 80038fc:	4798      	blx	r3
 80038fe:	e000      	b.n	8003902 <HAL_DMA_IRQHandler+0x30e>
        return;
 8003900:	bf00      	nop
    }
  }
}
 8003902:	3718      	adds	r7, #24
 8003904:	46bd      	mov	sp, r7
 8003906:	bd80      	pop	{r7, pc}

08003908 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003908:	b480      	push	{r7}
 800390a:	b085      	sub	sp, #20
 800390c:	af00      	add	r7, sp, #0
 800390e:	60f8      	str	r0, [r7, #12]
 8003910:	60b9      	str	r1, [r7, #8]
 8003912:	607a      	str	r2, [r7, #4]
 8003914:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8003916:	68fb      	ldr	r3, [r7, #12]
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	681a      	ldr	r2, [r3, #0]
 800391c:	68fb      	ldr	r3, [r7, #12]
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8003924:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8003926:	68fb      	ldr	r3, [r7, #12]
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	683a      	ldr	r2, [r7, #0]
 800392c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800392e:	68fb      	ldr	r3, [r7, #12]
 8003930:	689b      	ldr	r3, [r3, #8]
 8003932:	2b40      	cmp	r3, #64	; 0x40
 8003934:	d108      	bne.n	8003948 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8003936:	68fb      	ldr	r3, [r7, #12]
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	687a      	ldr	r2, [r7, #4]
 800393c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800393e:	68fb      	ldr	r3, [r7, #12]
 8003940:	681b      	ldr	r3, [r3, #0]
 8003942:	68ba      	ldr	r2, [r7, #8]
 8003944:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8003946:	e007      	b.n	8003958 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8003948:	68fb      	ldr	r3, [r7, #12]
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	68ba      	ldr	r2, [r7, #8]
 800394e:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8003950:	68fb      	ldr	r3, [r7, #12]
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	687a      	ldr	r2, [r7, #4]
 8003956:	60da      	str	r2, [r3, #12]
}
 8003958:	bf00      	nop
 800395a:	3714      	adds	r7, #20
 800395c:	46bd      	mov	sp, r7
 800395e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003962:	4770      	bx	lr

08003964 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003964:	b480      	push	{r7}
 8003966:	b085      	sub	sp, #20
 8003968:	af00      	add	r7, sp, #0
 800396a:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	b2db      	uxtb	r3, r3
 8003972:	3b10      	subs	r3, #16
 8003974:	4a14      	ldr	r2, [pc, #80]	; (80039c8 <DMA_CalcBaseAndBitshift+0x64>)
 8003976:	fba2 2303 	umull	r2, r3, r2, r3
 800397a:	091b      	lsrs	r3, r3, #4
 800397c:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800397e:	4a13      	ldr	r2, [pc, #76]	; (80039cc <DMA_CalcBaseAndBitshift+0x68>)
 8003980:	68fb      	ldr	r3, [r7, #12]
 8003982:	4413      	add	r3, r2
 8003984:	781b      	ldrb	r3, [r3, #0]
 8003986:	461a      	mov	r2, r3
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 800398c:	68fb      	ldr	r3, [r7, #12]
 800398e:	2b03      	cmp	r3, #3
 8003990:	d909      	bls.n	80039a6 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	681b      	ldr	r3, [r3, #0]
 8003996:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800399a:	f023 0303 	bic.w	r3, r3, #3
 800399e:	1d1a      	adds	r2, r3, #4
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	659a      	str	r2, [r3, #88]	; 0x58
 80039a4:	e007      	b.n	80039b6 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80039ae:	f023 0303 	bic.w	r3, r3, #3
 80039b2:	687a      	ldr	r2, [r7, #4]
 80039b4:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 80039ba:	4618      	mov	r0, r3
 80039bc:	3714      	adds	r7, #20
 80039be:	46bd      	mov	sp, r7
 80039c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039c4:	4770      	bx	lr
 80039c6:	bf00      	nop
 80039c8:	aaaaaaab 	.word	0xaaaaaaab
 80039cc:	0800e830 	.word	0x0800e830

080039d0 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80039d0:	b480      	push	{r7}
 80039d2:	b085      	sub	sp, #20
 80039d4:	af00      	add	r7, sp, #0
 80039d6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80039d8:	2300      	movs	r3, #0
 80039da:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80039e0:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	699b      	ldr	r3, [r3, #24]
 80039e6:	2b00      	cmp	r3, #0
 80039e8:	d11f      	bne.n	8003a2a <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80039ea:	68bb      	ldr	r3, [r7, #8]
 80039ec:	2b03      	cmp	r3, #3
 80039ee:	d856      	bhi.n	8003a9e <DMA_CheckFifoParam+0xce>
 80039f0:	a201      	add	r2, pc, #4	; (adr r2, 80039f8 <DMA_CheckFifoParam+0x28>)
 80039f2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80039f6:	bf00      	nop
 80039f8:	08003a09 	.word	0x08003a09
 80039fc:	08003a1b 	.word	0x08003a1b
 8003a00:	08003a09 	.word	0x08003a09
 8003a04:	08003a9f 	.word	0x08003a9f
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a0c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003a10:	2b00      	cmp	r3, #0
 8003a12:	d046      	beq.n	8003aa2 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8003a14:	2301      	movs	r3, #1
 8003a16:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003a18:	e043      	b.n	8003aa2 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a1e:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003a22:	d140      	bne.n	8003aa6 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8003a24:	2301      	movs	r3, #1
 8003a26:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003a28:	e03d      	b.n	8003aa6 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	699b      	ldr	r3, [r3, #24]
 8003a2e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003a32:	d121      	bne.n	8003a78 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8003a34:	68bb      	ldr	r3, [r7, #8]
 8003a36:	2b03      	cmp	r3, #3
 8003a38:	d837      	bhi.n	8003aaa <DMA_CheckFifoParam+0xda>
 8003a3a:	a201      	add	r2, pc, #4	; (adr r2, 8003a40 <DMA_CheckFifoParam+0x70>)
 8003a3c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003a40:	08003a51 	.word	0x08003a51
 8003a44:	08003a57 	.word	0x08003a57
 8003a48:	08003a51 	.word	0x08003a51
 8003a4c:	08003a69 	.word	0x08003a69
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8003a50:	2301      	movs	r3, #1
 8003a52:	73fb      	strb	r3, [r7, #15]
      break;
 8003a54:	e030      	b.n	8003ab8 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a5a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003a5e:	2b00      	cmp	r3, #0
 8003a60:	d025      	beq.n	8003aae <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8003a62:	2301      	movs	r3, #1
 8003a64:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003a66:	e022      	b.n	8003aae <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a6c:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003a70:	d11f      	bne.n	8003ab2 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8003a72:	2301      	movs	r3, #1
 8003a74:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8003a76:	e01c      	b.n	8003ab2 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003a78:	68bb      	ldr	r3, [r7, #8]
 8003a7a:	2b02      	cmp	r3, #2
 8003a7c:	d903      	bls.n	8003a86 <DMA_CheckFifoParam+0xb6>
 8003a7e:	68bb      	ldr	r3, [r7, #8]
 8003a80:	2b03      	cmp	r3, #3
 8003a82:	d003      	beq.n	8003a8c <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8003a84:	e018      	b.n	8003ab8 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8003a86:	2301      	movs	r3, #1
 8003a88:	73fb      	strb	r3, [r7, #15]
      break;
 8003a8a:	e015      	b.n	8003ab8 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a90:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003a94:	2b00      	cmp	r3, #0
 8003a96:	d00e      	beq.n	8003ab6 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8003a98:	2301      	movs	r3, #1
 8003a9a:	73fb      	strb	r3, [r7, #15]
      break;
 8003a9c:	e00b      	b.n	8003ab6 <DMA_CheckFifoParam+0xe6>
      break;
 8003a9e:	bf00      	nop
 8003aa0:	e00a      	b.n	8003ab8 <DMA_CheckFifoParam+0xe8>
      break;
 8003aa2:	bf00      	nop
 8003aa4:	e008      	b.n	8003ab8 <DMA_CheckFifoParam+0xe8>
      break;
 8003aa6:	bf00      	nop
 8003aa8:	e006      	b.n	8003ab8 <DMA_CheckFifoParam+0xe8>
      break;
 8003aaa:	bf00      	nop
 8003aac:	e004      	b.n	8003ab8 <DMA_CheckFifoParam+0xe8>
      break;
 8003aae:	bf00      	nop
 8003ab0:	e002      	b.n	8003ab8 <DMA_CheckFifoParam+0xe8>
      break;   
 8003ab2:	bf00      	nop
 8003ab4:	e000      	b.n	8003ab8 <DMA_CheckFifoParam+0xe8>
      break;
 8003ab6:	bf00      	nop
    }
  } 
  
  return status; 
 8003ab8:	7bfb      	ldrb	r3, [r7, #15]
}
 8003aba:	4618      	mov	r0, r3
 8003abc:	3714      	adds	r7, #20
 8003abe:	46bd      	mov	sp, r7
 8003ac0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ac4:	4770      	bx	lr
 8003ac6:	bf00      	nop

08003ac8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003ac8:	b480      	push	{r7}
 8003aca:	b089      	sub	sp, #36	; 0x24
 8003acc:	af00      	add	r7, sp, #0
 8003ace:	6078      	str	r0, [r7, #4]
 8003ad0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003ad2:	2300      	movs	r3, #0
 8003ad4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003ad6:	2300      	movs	r3, #0
 8003ad8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003ada:	2300      	movs	r3, #0
 8003adc:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003ade:	2300      	movs	r3, #0
 8003ae0:	61fb      	str	r3, [r7, #28]
 8003ae2:	e16b      	b.n	8003dbc <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003ae4:	2201      	movs	r2, #1
 8003ae6:	69fb      	ldr	r3, [r7, #28]
 8003ae8:	fa02 f303 	lsl.w	r3, r2, r3
 8003aec:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003aee:	683b      	ldr	r3, [r7, #0]
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	697a      	ldr	r2, [r7, #20]
 8003af4:	4013      	ands	r3, r2
 8003af6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003af8:	693a      	ldr	r2, [r7, #16]
 8003afa:	697b      	ldr	r3, [r7, #20]
 8003afc:	429a      	cmp	r2, r3
 8003afe:	f040 815a 	bne.w	8003db6 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003b02:	683b      	ldr	r3, [r7, #0]
 8003b04:	685b      	ldr	r3, [r3, #4]
 8003b06:	f003 0303 	and.w	r3, r3, #3
 8003b0a:	2b01      	cmp	r3, #1
 8003b0c:	d005      	beq.n	8003b1a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003b0e:	683b      	ldr	r3, [r7, #0]
 8003b10:	685b      	ldr	r3, [r3, #4]
 8003b12:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003b16:	2b02      	cmp	r3, #2
 8003b18:	d130      	bne.n	8003b7c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	689b      	ldr	r3, [r3, #8]
 8003b1e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003b20:	69fb      	ldr	r3, [r7, #28]
 8003b22:	005b      	lsls	r3, r3, #1
 8003b24:	2203      	movs	r2, #3
 8003b26:	fa02 f303 	lsl.w	r3, r2, r3
 8003b2a:	43db      	mvns	r3, r3
 8003b2c:	69ba      	ldr	r2, [r7, #24]
 8003b2e:	4013      	ands	r3, r2
 8003b30:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003b32:	683b      	ldr	r3, [r7, #0]
 8003b34:	68da      	ldr	r2, [r3, #12]
 8003b36:	69fb      	ldr	r3, [r7, #28]
 8003b38:	005b      	lsls	r3, r3, #1
 8003b3a:	fa02 f303 	lsl.w	r3, r2, r3
 8003b3e:	69ba      	ldr	r2, [r7, #24]
 8003b40:	4313      	orrs	r3, r2
 8003b42:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	69ba      	ldr	r2, [r7, #24]
 8003b48:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	685b      	ldr	r3, [r3, #4]
 8003b4e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003b50:	2201      	movs	r2, #1
 8003b52:	69fb      	ldr	r3, [r7, #28]
 8003b54:	fa02 f303 	lsl.w	r3, r2, r3
 8003b58:	43db      	mvns	r3, r3
 8003b5a:	69ba      	ldr	r2, [r7, #24]
 8003b5c:	4013      	ands	r3, r2
 8003b5e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003b60:	683b      	ldr	r3, [r7, #0]
 8003b62:	685b      	ldr	r3, [r3, #4]
 8003b64:	091b      	lsrs	r3, r3, #4
 8003b66:	f003 0201 	and.w	r2, r3, #1
 8003b6a:	69fb      	ldr	r3, [r7, #28]
 8003b6c:	fa02 f303 	lsl.w	r3, r2, r3
 8003b70:	69ba      	ldr	r2, [r7, #24]
 8003b72:	4313      	orrs	r3, r2
 8003b74:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	69ba      	ldr	r2, [r7, #24]
 8003b7a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003b7c:	683b      	ldr	r3, [r7, #0]
 8003b7e:	685b      	ldr	r3, [r3, #4]
 8003b80:	f003 0303 	and.w	r3, r3, #3
 8003b84:	2b03      	cmp	r3, #3
 8003b86:	d017      	beq.n	8003bb8 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	68db      	ldr	r3, [r3, #12]
 8003b8c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003b8e:	69fb      	ldr	r3, [r7, #28]
 8003b90:	005b      	lsls	r3, r3, #1
 8003b92:	2203      	movs	r2, #3
 8003b94:	fa02 f303 	lsl.w	r3, r2, r3
 8003b98:	43db      	mvns	r3, r3
 8003b9a:	69ba      	ldr	r2, [r7, #24]
 8003b9c:	4013      	ands	r3, r2
 8003b9e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003ba0:	683b      	ldr	r3, [r7, #0]
 8003ba2:	689a      	ldr	r2, [r3, #8]
 8003ba4:	69fb      	ldr	r3, [r7, #28]
 8003ba6:	005b      	lsls	r3, r3, #1
 8003ba8:	fa02 f303 	lsl.w	r3, r2, r3
 8003bac:	69ba      	ldr	r2, [r7, #24]
 8003bae:	4313      	orrs	r3, r2
 8003bb0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	69ba      	ldr	r2, [r7, #24]
 8003bb6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003bb8:	683b      	ldr	r3, [r7, #0]
 8003bba:	685b      	ldr	r3, [r3, #4]
 8003bbc:	f003 0303 	and.w	r3, r3, #3
 8003bc0:	2b02      	cmp	r3, #2
 8003bc2:	d123      	bne.n	8003c0c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003bc4:	69fb      	ldr	r3, [r7, #28]
 8003bc6:	08da      	lsrs	r2, r3, #3
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	3208      	adds	r2, #8
 8003bcc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003bd0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003bd2:	69fb      	ldr	r3, [r7, #28]
 8003bd4:	f003 0307 	and.w	r3, r3, #7
 8003bd8:	009b      	lsls	r3, r3, #2
 8003bda:	220f      	movs	r2, #15
 8003bdc:	fa02 f303 	lsl.w	r3, r2, r3
 8003be0:	43db      	mvns	r3, r3
 8003be2:	69ba      	ldr	r2, [r7, #24]
 8003be4:	4013      	ands	r3, r2
 8003be6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003be8:	683b      	ldr	r3, [r7, #0]
 8003bea:	691a      	ldr	r2, [r3, #16]
 8003bec:	69fb      	ldr	r3, [r7, #28]
 8003bee:	f003 0307 	and.w	r3, r3, #7
 8003bf2:	009b      	lsls	r3, r3, #2
 8003bf4:	fa02 f303 	lsl.w	r3, r2, r3
 8003bf8:	69ba      	ldr	r2, [r7, #24]
 8003bfa:	4313      	orrs	r3, r2
 8003bfc:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003bfe:	69fb      	ldr	r3, [r7, #28]
 8003c00:	08da      	lsrs	r2, r3, #3
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	3208      	adds	r2, #8
 8003c06:	69b9      	ldr	r1, [r7, #24]
 8003c08:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003c12:	69fb      	ldr	r3, [r7, #28]
 8003c14:	005b      	lsls	r3, r3, #1
 8003c16:	2203      	movs	r2, #3
 8003c18:	fa02 f303 	lsl.w	r3, r2, r3
 8003c1c:	43db      	mvns	r3, r3
 8003c1e:	69ba      	ldr	r2, [r7, #24]
 8003c20:	4013      	ands	r3, r2
 8003c22:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003c24:	683b      	ldr	r3, [r7, #0]
 8003c26:	685b      	ldr	r3, [r3, #4]
 8003c28:	f003 0203 	and.w	r2, r3, #3
 8003c2c:	69fb      	ldr	r3, [r7, #28]
 8003c2e:	005b      	lsls	r3, r3, #1
 8003c30:	fa02 f303 	lsl.w	r3, r2, r3
 8003c34:	69ba      	ldr	r2, [r7, #24]
 8003c36:	4313      	orrs	r3, r2
 8003c38:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	69ba      	ldr	r2, [r7, #24]
 8003c3e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003c40:	683b      	ldr	r3, [r7, #0]
 8003c42:	685b      	ldr	r3, [r3, #4]
 8003c44:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003c48:	2b00      	cmp	r3, #0
 8003c4a:	f000 80b4 	beq.w	8003db6 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003c4e:	2300      	movs	r3, #0
 8003c50:	60fb      	str	r3, [r7, #12]
 8003c52:	4b60      	ldr	r3, [pc, #384]	; (8003dd4 <HAL_GPIO_Init+0x30c>)
 8003c54:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003c56:	4a5f      	ldr	r2, [pc, #380]	; (8003dd4 <HAL_GPIO_Init+0x30c>)
 8003c58:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003c5c:	6453      	str	r3, [r2, #68]	; 0x44
 8003c5e:	4b5d      	ldr	r3, [pc, #372]	; (8003dd4 <HAL_GPIO_Init+0x30c>)
 8003c60:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003c62:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003c66:	60fb      	str	r3, [r7, #12]
 8003c68:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003c6a:	4a5b      	ldr	r2, [pc, #364]	; (8003dd8 <HAL_GPIO_Init+0x310>)
 8003c6c:	69fb      	ldr	r3, [r7, #28]
 8003c6e:	089b      	lsrs	r3, r3, #2
 8003c70:	3302      	adds	r3, #2
 8003c72:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003c76:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003c78:	69fb      	ldr	r3, [r7, #28]
 8003c7a:	f003 0303 	and.w	r3, r3, #3
 8003c7e:	009b      	lsls	r3, r3, #2
 8003c80:	220f      	movs	r2, #15
 8003c82:	fa02 f303 	lsl.w	r3, r2, r3
 8003c86:	43db      	mvns	r3, r3
 8003c88:	69ba      	ldr	r2, [r7, #24]
 8003c8a:	4013      	ands	r3, r2
 8003c8c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	4a52      	ldr	r2, [pc, #328]	; (8003ddc <HAL_GPIO_Init+0x314>)
 8003c92:	4293      	cmp	r3, r2
 8003c94:	d02b      	beq.n	8003cee <HAL_GPIO_Init+0x226>
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	4a51      	ldr	r2, [pc, #324]	; (8003de0 <HAL_GPIO_Init+0x318>)
 8003c9a:	4293      	cmp	r3, r2
 8003c9c:	d025      	beq.n	8003cea <HAL_GPIO_Init+0x222>
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	4a50      	ldr	r2, [pc, #320]	; (8003de4 <HAL_GPIO_Init+0x31c>)
 8003ca2:	4293      	cmp	r3, r2
 8003ca4:	d01f      	beq.n	8003ce6 <HAL_GPIO_Init+0x21e>
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	4a4f      	ldr	r2, [pc, #316]	; (8003de8 <HAL_GPIO_Init+0x320>)
 8003caa:	4293      	cmp	r3, r2
 8003cac:	d019      	beq.n	8003ce2 <HAL_GPIO_Init+0x21a>
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	4a4e      	ldr	r2, [pc, #312]	; (8003dec <HAL_GPIO_Init+0x324>)
 8003cb2:	4293      	cmp	r3, r2
 8003cb4:	d013      	beq.n	8003cde <HAL_GPIO_Init+0x216>
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	4a4d      	ldr	r2, [pc, #308]	; (8003df0 <HAL_GPIO_Init+0x328>)
 8003cba:	4293      	cmp	r3, r2
 8003cbc:	d00d      	beq.n	8003cda <HAL_GPIO_Init+0x212>
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	4a4c      	ldr	r2, [pc, #304]	; (8003df4 <HAL_GPIO_Init+0x32c>)
 8003cc2:	4293      	cmp	r3, r2
 8003cc4:	d007      	beq.n	8003cd6 <HAL_GPIO_Init+0x20e>
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	4a4b      	ldr	r2, [pc, #300]	; (8003df8 <HAL_GPIO_Init+0x330>)
 8003cca:	4293      	cmp	r3, r2
 8003ccc:	d101      	bne.n	8003cd2 <HAL_GPIO_Init+0x20a>
 8003cce:	2307      	movs	r3, #7
 8003cd0:	e00e      	b.n	8003cf0 <HAL_GPIO_Init+0x228>
 8003cd2:	2308      	movs	r3, #8
 8003cd4:	e00c      	b.n	8003cf0 <HAL_GPIO_Init+0x228>
 8003cd6:	2306      	movs	r3, #6
 8003cd8:	e00a      	b.n	8003cf0 <HAL_GPIO_Init+0x228>
 8003cda:	2305      	movs	r3, #5
 8003cdc:	e008      	b.n	8003cf0 <HAL_GPIO_Init+0x228>
 8003cde:	2304      	movs	r3, #4
 8003ce0:	e006      	b.n	8003cf0 <HAL_GPIO_Init+0x228>
 8003ce2:	2303      	movs	r3, #3
 8003ce4:	e004      	b.n	8003cf0 <HAL_GPIO_Init+0x228>
 8003ce6:	2302      	movs	r3, #2
 8003ce8:	e002      	b.n	8003cf0 <HAL_GPIO_Init+0x228>
 8003cea:	2301      	movs	r3, #1
 8003cec:	e000      	b.n	8003cf0 <HAL_GPIO_Init+0x228>
 8003cee:	2300      	movs	r3, #0
 8003cf0:	69fa      	ldr	r2, [r7, #28]
 8003cf2:	f002 0203 	and.w	r2, r2, #3
 8003cf6:	0092      	lsls	r2, r2, #2
 8003cf8:	4093      	lsls	r3, r2
 8003cfa:	69ba      	ldr	r2, [r7, #24]
 8003cfc:	4313      	orrs	r3, r2
 8003cfe:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003d00:	4935      	ldr	r1, [pc, #212]	; (8003dd8 <HAL_GPIO_Init+0x310>)
 8003d02:	69fb      	ldr	r3, [r7, #28]
 8003d04:	089b      	lsrs	r3, r3, #2
 8003d06:	3302      	adds	r3, #2
 8003d08:	69ba      	ldr	r2, [r7, #24]
 8003d0a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003d0e:	4b3b      	ldr	r3, [pc, #236]	; (8003dfc <HAL_GPIO_Init+0x334>)
 8003d10:	689b      	ldr	r3, [r3, #8]
 8003d12:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003d14:	693b      	ldr	r3, [r7, #16]
 8003d16:	43db      	mvns	r3, r3
 8003d18:	69ba      	ldr	r2, [r7, #24]
 8003d1a:	4013      	ands	r3, r2
 8003d1c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003d1e:	683b      	ldr	r3, [r7, #0]
 8003d20:	685b      	ldr	r3, [r3, #4]
 8003d22:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003d26:	2b00      	cmp	r3, #0
 8003d28:	d003      	beq.n	8003d32 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8003d2a:	69ba      	ldr	r2, [r7, #24]
 8003d2c:	693b      	ldr	r3, [r7, #16]
 8003d2e:	4313      	orrs	r3, r2
 8003d30:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003d32:	4a32      	ldr	r2, [pc, #200]	; (8003dfc <HAL_GPIO_Init+0x334>)
 8003d34:	69bb      	ldr	r3, [r7, #24]
 8003d36:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003d38:	4b30      	ldr	r3, [pc, #192]	; (8003dfc <HAL_GPIO_Init+0x334>)
 8003d3a:	68db      	ldr	r3, [r3, #12]
 8003d3c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003d3e:	693b      	ldr	r3, [r7, #16]
 8003d40:	43db      	mvns	r3, r3
 8003d42:	69ba      	ldr	r2, [r7, #24]
 8003d44:	4013      	ands	r3, r2
 8003d46:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003d48:	683b      	ldr	r3, [r7, #0]
 8003d4a:	685b      	ldr	r3, [r3, #4]
 8003d4c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003d50:	2b00      	cmp	r3, #0
 8003d52:	d003      	beq.n	8003d5c <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8003d54:	69ba      	ldr	r2, [r7, #24]
 8003d56:	693b      	ldr	r3, [r7, #16]
 8003d58:	4313      	orrs	r3, r2
 8003d5a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003d5c:	4a27      	ldr	r2, [pc, #156]	; (8003dfc <HAL_GPIO_Init+0x334>)
 8003d5e:	69bb      	ldr	r3, [r7, #24]
 8003d60:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003d62:	4b26      	ldr	r3, [pc, #152]	; (8003dfc <HAL_GPIO_Init+0x334>)
 8003d64:	685b      	ldr	r3, [r3, #4]
 8003d66:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003d68:	693b      	ldr	r3, [r7, #16]
 8003d6a:	43db      	mvns	r3, r3
 8003d6c:	69ba      	ldr	r2, [r7, #24]
 8003d6e:	4013      	ands	r3, r2
 8003d70:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003d72:	683b      	ldr	r3, [r7, #0]
 8003d74:	685b      	ldr	r3, [r3, #4]
 8003d76:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003d7a:	2b00      	cmp	r3, #0
 8003d7c:	d003      	beq.n	8003d86 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8003d7e:	69ba      	ldr	r2, [r7, #24]
 8003d80:	693b      	ldr	r3, [r7, #16]
 8003d82:	4313      	orrs	r3, r2
 8003d84:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003d86:	4a1d      	ldr	r2, [pc, #116]	; (8003dfc <HAL_GPIO_Init+0x334>)
 8003d88:	69bb      	ldr	r3, [r7, #24]
 8003d8a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003d8c:	4b1b      	ldr	r3, [pc, #108]	; (8003dfc <HAL_GPIO_Init+0x334>)
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003d92:	693b      	ldr	r3, [r7, #16]
 8003d94:	43db      	mvns	r3, r3
 8003d96:	69ba      	ldr	r2, [r7, #24]
 8003d98:	4013      	ands	r3, r2
 8003d9a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003d9c:	683b      	ldr	r3, [r7, #0]
 8003d9e:	685b      	ldr	r3, [r3, #4]
 8003da0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003da4:	2b00      	cmp	r3, #0
 8003da6:	d003      	beq.n	8003db0 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8003da8:	69ba      	ldr	r2, [r7, #24]
 8003daa:	693b      	ldr	r3, [r7, #16]
 8003dac:	4313      	orrs	r3, r2
 8003dae:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003db0:	4a12      	ldr	r2, [pc, #72]	; (8003dfc <HAL_GPIO_Init+0x334>)
 8003db2:	69bb      	ldr	r3, [r7, #24]
 8003db4:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003db6:	69fb      	ldr	r3, [r7, #28]
 8003db8:	3301      	adds	r3, #1
 8003dba:	61fb      	str	r3, [r7, #28]
 8003dbc:	69fb      	ldr	r3, [r7, #28]
 8003dbe:	2b0f      	cmp	r3, #15
 8003dc0:	f67f ae90 	bls.w	8003ae4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003dc4:	bf00      	nop
 8003dc6:	bf00      	nop
 8003dc8:	3724      	adds	r7, #36	; 0x24
 8003dca:	46bd      	mov	sp, r7
 8003dcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dd0:	4770      	bx	lr
 8003dd2:	bf00      	nop
 8003dd4:	40023800 	.word	0x40023800
 8003dd8:	40013800 	.word	0x40013800
 8003ddc:	40020000 	.word	0x40020000
 8003de0:	40020400 	.word	0x40020400
 8003de4:	40020800 	.word	0x40020800
 8003de8:	40020c00 	.word	0x40020c00
 8003dec:	40021000 	.word	0x40021000
 8003df0:	40021400 	.word	0x40021400
 8003df4:	40021800 	.word	0x40021800
 8003df8:	40021c00 	.word	0x40021c00
 8003dfc:	40013c00 	.word	0x40013c00

08003e00 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8003e00:	b480      	push	{r7}
 8003e02:	b087      	sub	sp, #28
 8003e04:	af00      	add	r7, sp, #0
 8003e06:	6078      	str	r0, [r7, #4]
 8003e08:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003e0a:	2300      	movs	r3, #0
 8003e0c:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00U;
 8003e0e:	2300      	movs	r3, #0
 8003e10:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00U;
 8003e12:	2300      	movs	r3, #0
 8003e14:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  
  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003e16:	2300      	movs	r3, #0
 8003e18:	617b      	str	r3, [r7, #20]
 8003e1a:	e0cd      	b.n	8003fb8 <HAL_GPIO_DeInit+0x1b8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003e1c:	2201      	movs	r2, #1
 8003e1e:	697b      	ldr	r3, [r7, #20]
 8003e20:	fa02 f303 	lsl.w	r3, r2, r3
 8003e24:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 8003e26:	683a      	ldr	r2, [r7, #0]
 8003e28:	693b      	ldr	r3, [r7, #16]
 8003e2a:	4013      	ands	r3, r2
 8003e2c:	60fb      	str	r3, [r7, #12]

    if(iocurrent == ioposition)
 8003e2e:	68fa      	ldr	r2, [r7, #12]
 8003e30:	693b      	ldr	r3, [r7, #16]
 8003e32:	429a      	cmp	r2, r3
 8003e34:	f040 80bd 	bne.w	8003fb2 <HAL_GPIO_DeInit+0x1b2>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2U];
 8003e38:	4a65      	ldr	r2, [pc, #404]	; (8003fd0 <HAL_GPIO_DeInit+0x1d0>)
 8003e3a:	697b      	ldr	r3, [r7, #20]
 8003e3c:	089b      	lsrs	r3, r3, #2
 8003e3e:	3302      	adds	r3, #2
 8003e40:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003e44:	60bb      	str	r3, [r7, #8]
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 8003e46:	697b      	ldr	r3, [r7, #20]
 8003e48:	f003 0303 	and.w	r3, r3, #3
 8003e4c:	009b      	lsls	r3, r3, #2
 8003e4e:	220f      	movs	r2, #15
 8003e50:	fa02 f303 	lsl.w	r3, r2, r3
 8003e54:	68ba      	ldr	r2, [r7, #8]
 8003e56:	4013      	ands	r3, r2
 8003e58:	60bb      	str	r3, [r7, #8]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	4a5d      	ldr	r2, [pc, #372]	; (8003fd4 <HAL_GPIO_DeInit+0x1d4>)
 8003e5e:	4293      	cmp	r3, r2
 8003e60:	d02b      	beq.n	8003eba <HAL_GPIO_DeInit+0xba>
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	4a5c      	ldr	r2, [pc, #368]	; (8003fd8 <HAL_GPIO_DeInit+0x1d8>)
 8003e66:	4293      	cmp	r3, r2
 8003e68:	d025      	beq.n	8003eb6 <HAL_GPIO_DeInit+0xb6>
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	4a5b      	ldr	r2, [pc, #364]	; (8003fdc <HAL_GPIO_DeInit+0x1dc>)
 8003e6e:	4293      	cmp	r3, r2
 8003e70:	d01f      	beq.n	8003eb2 <HAL_GPIO_DeInit+0xb2>
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	4a5a      	ldr	r2, [pc, #360]	; (8003fe0 <HAL_GPIO_DeInit+0x1e0>)
 8003e76:	4293      	cmp	r3, r2
 8003e78:	d019      	beq.n	8003eae <HAL_GPIO_DeInit+0xae>
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	4a59      	ldr	r2, [pc, #356]	; (8003fe4 <HAL_GPIO_DeInit+0x1e4>)
 8003e7e:	4293      	cmp	r3, r2
 8003e80:	d013      	beq.n	8003eaa <HAL_GPIO_DeInit+0xaa>
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	4a58      	ldr	r2, [pc, #352]	; (8003fe8 <HAL_GPIO_DeInit+0x1e8>)
 8003e86:	4293      	cmp	r3, r2
 8003e88:	d00d      	beq.n	8003ea6 <HAL_GPIO_DeInit+0xa6>
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	4a57      	ldr	r2, [pc, #348]	; (8003fec <HAL_GPIO_DeInit+0x1ec>)
 8003e8e:	4293      	cmp	r3, r2
 8003e90:	d007      	beq.n	8003ea2 <HAL_GPIO_DeInit+0xa2>
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	4a56      	ldr	r2, [pc, #344]	; (8003ff0 <HAL_GPIO_DeInit+0x1f0>)
 8003e96:	4293      	cmp	r3, r2
 8003e98:	d101      	bne.n	8003e9e <HAL_GPIO_DeInit+0x9e>
 8003e9a:	2307      	movs	r3, #7
 8003e9c:	e00e      	b.n	8003ebc <HAL_GPIO_DeInit+0xbc>
 8003e9e:	2308      	movs	r3, #8
 8003ea0:	e00c      	b.n	8003ebc <HAL_GPIO_DeInit+0xbc>
 8003ea2:	2306      	movs	r3, #6
 8003ea4:	e00a      	b.n	8003ebc <HAL_GPIO_DeInit+0xbc>
 8003ea6:	2305      	movs	r3, #5
 8003ea8:	e008      	b.n	8003ebc <HAL_GPIO_DeInit+0xbc>
 8003eaa:	2304      	movs	r3, #4
 8003eac:	e006      	b.n	8003ebc <HAL_GPIO_DeInit+0xbc>
 8003eae:	2303      	movs	r3, #3
 8003eb0:	e004      	b.n	8003ebc <HAL_GPIO_DeInit+0xbc>
 8003eb2:	2302      	movs	r3, #2
 8003eb4:	e002      	b.n	8003ebc <HAL_GPIO_DeInit+0xbc>
 8003eb6:	2301      	movs	r3, #1
 8003eb8:	e000      	b.n	8003ebc <HAL_GPIO_DeInit+0xbc>
 8003eba:	2300      	movs	r3, #0
 8003ebc:	697a      	ldr	r2, [r7, #20]
 8003ebe:	f002 0203 	and.w	r2, r2, #3
 8003ec2:	0092      	lsls	r2, r2, #2
 8003ec4:	4093      	lsls	r3, r2
 8003ec6:	68ba      	ldr	r2, [r7, #8]
 8003ec8:	429a      	cmp	r2, r3
 8003eca:	d132      	bne.n	8003f32 <HAL_GPIO_DeInit+0x132>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 8003ecc:	4b49      	ldr	r3, [pc, #292]	; (8003ff4 <HAL_GPIO_DeInit+0x1f4>)
 8003ece:	681a      	ldr	r2, [r3, #0]
 8003ed0:	68fb      	ldr	r3, [r7, #12]
 8003ed2:	43db      	mvns	r3, r3
 8003ed4:	4947      	ldr	r1, [pc, #284]	; (8003ff4 <HAL_GPIO_DeInit+0x1f4>)
 8003ed6:	4013      	ands	r3, r2
 8003ed8:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 8003eda:	4b46      	ldr	r3, [pc, #280]	; (8003ff4 <HAL_GPIO_DeInit+0x1f4>)
 8003edc:	685a      	ldr	r2, [r3, #4]
 8003ede:	68fb      	ldr	r3, [r7, #12]
 8003ee0:	43db      	mvns	r3, r3
 8003ee2:	4944      	ldr	r1, [pc, #272]	; (8003ff4 <HAL_GPIO_DeInit+0x1f4>)
 8003ee4:	4013      	ands	r3, r2
 8003ee6:	604b      	str	r3, [r1, #4]
        
        /* Clear Rising Falling edge configuration */
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 8003ee8:	4b42      	ldr	r3, [pc, #264]	; (8003ff4 <HAL_GPIO_DeInit+0x1f4>)
 8003eea:	68da      	ldr	r2, [r3, #12]
 8003eec:	68fb      	ldr	r3, [r7, #12]
 8003eee:	43db      	mvns	r3, r3
 8003ef0:	4940      	ldr	r1, [pc, #256]	; (8003ff4 <HAL_GPIO_DeInit+0x1f4>)
 8003ef2:	4013      	ands	r3, r2
 8003ef4:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 8003ef6:	4b3f      	ldr	r3, [pc, #252]	; (8003ff4 <HAL_GPIO_DeInit+0x1f4>)
 8003ef8:	689a      	ldr	r2, [r3, #8]
 8003efa:	68fb      	ldr	r3, [r7, #12]
 8003efc:	43db      	mvns	r3, r3
 8003efe:	493d      	ldr	r1, [pc, #244]	; (8003ff4 <HAL_GPIO_DeInit+0x1f4>)
 8003f00:	4013      	ands	r3, r2
 8003f02:	608b      	str	r3, [r1, #8]

        /* Configure the External Interrupt or event for the current IO */
        tmp = 0x0FU << (4U * (position & 0x03U));
 8003f04:	697b      	ldr	r3, [r7, #20]
 8003f06:	f003 0303 	and.w	r3, r3, #3
 8003f0a:	009b      	lsls	r3, r3, #2
 8003f0c:	220f      	movs	r2, #15
 8003f0e:	fa02 f303 	lsl.w	r3, r2, r3
 8003f12:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 8003f14:	4a2e      	ldr	r2, [pc, #184]	; (8003fd0 <HAL_GPIO_DeInit+0x1d0>)
 8003f16:	697b      	ldr	r3, [r7, #20]
 8003f18:	089b      	lsrs	r3, r3, #2
 8003f1a:	3302      	adds	r3, #2
 8003f1c:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8003f20:	68bb      	ldr	r3, [r7, #8]
 8003f22:	43da      	mvns	r2, r3
 8003f24:	482a      	ldr	r0, [pc, #168]	; (8003fd0 <HAL_GPIO_DeInit+0x1d0>)
 8003f26:	697b      	ldr	r3, [r7, #20]
 8003f28:	089b      	lsrs	r3, r3, #2
 8003f2a:	400a      	ands	r2, r1
 8003f2c:	3302      	adds	r3, #2
 8003f2e:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	681a      	ldr	r2, [r3, #0]
 8003f36:	697b      	ldr	r3, [r7, #20]
 8003f38:	005b      	lsls	r3, r3, #1
 8003f3a:	2103      	movs	r1, #3
 8003f3c:	fa01 f303 	lsl.w	r3, r1, r3
 8003f40:	43db      	mvns	r3, r3
 8003f42:	401a      	ands	r2, r3
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003f48:	697b      	ldr	r3, [r7, #20]
 8003f4a:	08da      	lsrs	r2, r3, #3
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	3208      	adds	r2, #8
 8003f50:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8003f54:	697b      	ldr	r3, [r7, #20]
 8003f56:	f003 0307 	and.w	r3, r3, #7
 8003f5a:	009b      	lsls	r3, r3, #2
 8003f5c:	220f      	movs	r2, #15
 8003f5e:	fa02 f303 	lsl.w	r3, r2, r3
 8003f62:	43db      	mvns	r3, r3
 8003f64:	697a      	ldr	r2, [r7, #20]
 8003f66:	08d2      	lsrs	r2, r2, #3
 8003f68:	4019      	ands	r1, r3
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	3208      	adds	r2, #8
 8003f6e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	68da      	ldr	r2, [r3, #12]
 8003f76:	697b      	ldr	r3, [r7, #20]
 8003f78:	005b      	lsls	r3, r3, #1
 8003f7a:	2103      	movs	r1, #3
 8003f7c:	fa01 f303 	lsl.w	r3, r1, r3
 8003f80:	43db      	mvns	r3, r3
 8003f82:	401a      	ands	r2, r3
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	685a      	ldr	r2, [r3, #4]
 8003f8c:	2101      	movs	r1, #1
 8003f8e:	697b      	ldr	r3, [r7, #20]
 8003f90:	fa01 f303 	lsl.w	r3, r1, r3
 8003f94:	43db      	mvns	r3, r3
 8003f96:	401a      	ands	r2, r3
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	689a      	ldr	r2, [r3, #8]
 8003fa0:	697b      	ldr	r3, [r7, #20]
 8003fa2:	005b      	lsls	r3, r3, #1
 8003fa4:	2103      	movs	r1, #3
 8003fa6:	fa01 f303 	lsl.w	r3, r1, r3
 8003faa:	43db      	mvns	r3, r3
 8003fac:	401a      	ands	r2, r3
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	609a      	str	r2, [r3, #8]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003fb2:	697b      	ldr	r3, [r7, #20]
 8003fb4:	3301      	adds	r3, #1
 8003fb6:	617b      	str	r3, [r7, #20]
 8003fb8:	697b      	ldr	r3, [r7, #20]
 8003fba:	2b0f      	cmp	r3, #15
 8003fbc:	f67f af2e 	bls.w	8003e1c <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 8003fc0:	bf00      	nop
 8003fc2:	bf00      	nop
 8003fc4:	371c      	adds	r7, #28
 8003fc6:	46bd      	mov	sp, r7
 8003fc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fcc:	4770      	bx	lr
 8003fce:	bf00      	nop
 8003fd0:	40013800 	.word	0x40013800
 8003fd4:	40020000 	.word	0x40020000
 8003fd8:	40020400 	.word	0x40020400
 8003fdc:	40020800 	.word	0x40020800
 8003fe0:	40020c00 	.word	0x40020c00
 8003fe4:	40021000 	.word	0x40021000
 8003fe8:	40021400 	.word	0x40021400
 8003fec:	40021800 	.word	0x40021800
 8003ff0:	40021c00 	.word	0x40021c00
 8003ff4:	40013c00 	.word	0x40013c00

08003ff8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003ff8:	b480      	push	{r7}
 8003ffa:	b083      	sub	sp, #12
 8003ffc:	af00      	add	r7, sp, #0
 8003ffe:	6078      	str	r0, [r7, #4]
 8004000:	460b      	mov	r3, r1
 8004002:	807b      	strh	r3, [r7, #2]
 8004004:	4613      	mov	r3, r2
 8004006:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004008:	787b      	ldrb	r3, [r7, #1]
 800400a:	2b00      	cmp	r3, #0
 800400c:	d003      	beq.n	8004016 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800400e:	887a      	ldrh	r2, [r7, #2]
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8004014:	e003      	b.n	800401e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8004016:	887b      	ldrh	r3, [r7, #2]
 8004018:	041a      	lsls	r2, r3, #16
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	619a      	str	r2, [r3, #24]
}
 800401e:	bf00      	nop
 8004020:	370c      	adds	r7, #12
 8004022:	46bd      	mov	sp, r7
 8004024:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004028:	4770      	bx	lr

0800402a <HAL_HCD_Init>:
  * @brief  Initialize the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Init(HCD_HandleTypeDef *hhcd)
{
 800402a:	b5f0      	push	{r4, r5, r6, r7, lr}
 800402c:	b08f      	sub	sp, #60	; 0x3c
 800402e:	af0a      	add	r7, sp, #40	; 0x28
 8004030:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;

  /* Check the HCD handle allocation */
  if (hhcd == NULL)
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	2b00      	cmp	r3, #0
 8004036:	d101      	bne.n	800403c <HAL_HCD_Init+0x12>
  {
    return HAL_ERROR;
 8004038:	2301      	movs	r3, #1
 800403a:	e054      	b.n	80040e6 <HAL_HCD_Init+0xbc>
  }

  /* Check the parameters */
  assert_param(IS_HCD_ALL_INSTANCE(hhcd->Instance));

  USBx = hhcd->Instance;
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	60fb      	str	r3, [r7, #12]

  if (hhcd->State == HAL_HCD_STATE_RESET)
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	f893 32f9 	ldrb.w	r3, [r3, #761]	; 0x2f9
 8004048:	b2db      	uxtb	r3, r3
 800404a:	2b00      	cmp	r3, #0
 800404c:	d106      	bne.n	800405c <HAL_HCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hhcd->Lock = HAL_UNLOCKED;
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	2200      	movs	r2, #0
 8004052:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

    /* Init the low level hardware */
    hhcd->MspInitCallback(hhcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_HCD_MspInit(hhcd);
 8004056:	6878      	ldr	r0, [r7, #4]
 8004058:	f007 f9a8 	bl	800b3ac <HAL_HCD_MspInit>
#endif /* (USE_HAL_HCD_REGISTER_CALLBACKS) */
  }

  hhcd->State = HAL_HCD_STATE_BUSY;
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	2203      	movs	r2, #3
 8004060:	f883 22f9 	strb.w	r2, [r3, #761]	; 0x2f9

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8004064:	68fb      	ldr	r3, [r7, #12]
 8004066:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004068:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800406c:	2b00      	cmp	r3, #0
 800406e:	d102      	bne.n	8004076 <HAL_HCD_Init+0x4c>
  {
    hhcd->Init.dma_enable = 0U;
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	2200      	movs	r2, #0
 8004074:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_HCD_DISABLE(hhcd);
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	4618      	mov	r0, r3
 800407c:	f004 fb98 	bl	80087b0 <USB_DisableGlobalInt>

  /* Init the Core (common init.) */
  (void)USB_CoreInit(hhcd->Instance, hhcd->Init);
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	603b      	str	r3, [r7, #0]
 8004086:	687e      	ldr	r6, [r7, #4]
 8004088:	466d      	mov	r5, sp
 800408a:	f106 0410 	add.w	r4, r6, #16
 800408e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8004090:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8004092:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8004094:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8004096:	e894 0003 	ldmia.w	r4, {r0, r1}
 800409a:	e885 0003 	stmia.w	r5, {r0, r1}
 800409e:	1d33      	adds	r3, r6, #4
 80040a0:	cb0e      	ldmia	r3, {r1, r2, r3}
 80040a2:	6838      	ldr	r0, [r7, #0]
 80040a4:	f004 fb12 	bl	80086cc <USB_CoreInit>

  /* Force Host Mode*/
  (void)USB_SetCurrentMode(hhcd->Instance, USB_HOST_MODE);
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	2101      	movs	r1, #1
 80040ae:	4618      	mov	r0, r3
 80040b0:	f004 fb8f 	bl	80087d2 <USB_SetCurrentMode>

  /* Init Host */
  (void)USB_HostInit(hhcd->Instance, hhcd->Init);
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	603b      	str	r3, [r7, #0]
 80040ba:	687e      	ldr	r6, [r7, #4]
 80040bc:	466d      	mov	r5, sp
 80040be:	f106 0410 	add.w	r4, r6, #16
 80040c2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80040c4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80040c6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80040c8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80040ca:	e894 0003 	ldmia.w	r4, {r0, r1}
 80040ce:	e885 0003 	stmia.w	r5, {r0, r1}
 80040d2:	1d33      	adds	r3, r6, #4
 80040d4:	cb0e      	ldmia	r3, {r1, r2, r3}
 80040d6:	6838      	ldr	r0, [r7, #0]
 80040d8:	f004 fd18 	bl	8008b0c <USB_HostInit>

  hhcd->State = HAL_HCD_STATE_READY;
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	2201      	movs	r2, #1
 80040e0:	f883 22f9 	strb.w	r2, [r3, #761]	; 0x2f9

  return HAL_OK;
 80040e4:	2300      	movs	r3, #0
}
 80040e6:	4618      	mov	r0, r3
 80040e8:	3714      	adds	r7, #20
 80040ea:	46bd      	mov	sp, r7
 80040ec:	bdf0      	pop	{r4, r5, r6, r7, pc}

080040ee <HAL_HCD_HC_Init>:
                                  uint8_t epnum,
                                  uint8_t dev_address,
                                  uint8_t speed,
                                  uint8_t ep_type,
                                  uint16_t mps)
{
 80040ee:	b590      	push	{r4, r7, lr}
 80040f0:	b089      	sub	sp, #36	; 0x24
 80040f2:	af04      	add	r7, sp, #16
 80040f4:	6078      	str	r0, [r7, #4]
 80040f6:	4608      	mov	r0, r1
 80040f8:	4611      	mov	r1, r2
 80040fa:	461a      	mov	r2, r3
 80040fc:	4603      	mov	r3, r0
 80040fe:	70fb      	strb	r3, [r7, #3]
 8004100:	460b      	mov	r3, r1
 8004102:	70bb      	strb	r3, [r7, #2]
 8004104:	4613      	mov	r3, r2
 8004106:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef status;

  __HAL_LOCK(hhcd);
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 800410e:	2b01      	cmp	r3, #1
 8004110:	d101      	bne.n	8004116 <HAL_HCD_HC_Init+0x28>
 8004112:	2302      	movs	r3, #2
 8004114:	e076      	b.n	8004204 <HAL_HCD_HC_Init+0x116>
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	2201      	movs	r2, #1
 800411a:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  hhcd->hc[ch_num].do_ping = 0U;
 800411e:	78fb      	ldrb	r3, [r7, #3]
 8004120:	687a      	ldr	r2, [r7, #4]
 8004122:	212c      	movs	r1, #44	; 0x2c
 8004124:	fb01 f303 	mul.w	r3, r1, r3
 8004128:	4413      	add	r3, r2
 800412a:	333d      	adds	r3, #61	; 0x3d
 800412c:	2200      	movs	r2, #0
 800412e:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].dev_addr = dev_address;
 8004130:	78fb      	ldrb	r3, [r7, #3]
 8004132:	687a      	ldr	r2, [r7, #4]
 8004134:	212c      	movs	r1, #44	; 0x2c
 8004136:	fb01 f303 	mul.w	r3, r1, r3
 800413a:	4413      	add	r3, r2
 800413c:	3338      	adds	r3, #56	; 0x38
 800413e:	787a      	ldrb	r2, [r7, #1]
 8004140:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].max_packet = mps;
 8004142:	78fb      	ldrb	r3, [r7, #3]
 8004144:	687a      	ldr	r2, [r7, #4]
 8004146:	212c      	movs	r1, #44	; 0x2c
 8004148:	fb01 f303 	mul.w	r3, r1, r3
 800414c:	4413      	add	r3, r2
 800414e:	3340      	adds	r3, #64	; 0x40
 8004150:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 8004152:	801a      	strh	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8004154:	78fb      	ldrb	r3, [r7, #3]
 8004156:	687a      	ldr	r2, [r7, #4]
 8004158:	212c      	movs	r1, #44	; 0x2c
 800415a:	fb01 f303 	mul.w	r3, r1, r3
 800415e:	4413      	add	r3, r2
 8004160:	3339      	adds	r3, #57	; 0x39
 8004162:	78fa      	ldrb	r2, [r7, #3]
 8004164:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type = ep_type;
 8004166:	78fb      	ldrb	r3, [r7, #3]
 8004168:	687a      	ldr	r2, [r7, #4]
 800416a:	212c      	movs	r1, #44	; 0x2c
 800416c:	fb01 f303 	mul.w	r3, r1, r3
 8004170:	4413      	add	r3, r2
 8004172:	333f      	adds	r3, #63	; 0x3f
 8004174:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
 8004178:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_num = epnum & 0x7FU;
 800417a:	78fb      	ldrb	r3, [r7, #3]
 800417c:	78ba      	ldrb	r2, [r7, #2]
 800417e:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8004182:	b2d0      	uxtb	r0, r2
 8004184:	687a      	ldr	r2, [r7, #4]
 8004186:	212c      	movs	r1, #44	; 0x2c
 8004188:	fb01 f303 	mul.w	r3, r1, r3
 800418c:	4413      	add	r3, r2
 800418e:	333a      	adds	r3, #58	; 0x3a
 8004190:	4602      	mov	r2, r0
 8004192:	701a      	strb	r2, [r3, #0]

  if ((epnum & 0x80U) == 0x80U)
 8004194:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8004198:	2b00      	cmp	r3, #0
 800419a:	da09      	bge.n	80041b0 <HAL_HCD_HC_Init+0xc2>
  {
    hhcd->hc[ch_num].ep_is_in = 1U;
 800419c:	78fb      	ldrb	r3, [r7, #3]
 800419e:	687a      	ldr	r2, [r7, #4]
 80041a0:	212c      	movs	r1, #44	; 0x2c
 80041a2:	fb01 f303 	mul.w	r3, r1, r3
 80041a6:	4413      	add	r3, r2
 80041a8:	333b      	adds	r3, #59	; 0x3b
 80041aa:	2201      	movs	r2, #1
 80041ac:	701a      	strb	r2, [r3, #0]
 80041ae:	e008      	b.n	80041c2 <HAL_HCD_HC_Init+0xd4>
  }
  else
  {
    hhcd->hc[ch_num].ep_is_in = 0U;
 80041b0:	78fb      	ldrb	r3, [r7, #3]
 80041b2:	687a      	ldr	r2, [r7, #4]
 80041b4:	212c      	movs	r1, #44	; 0x2c
 80041b6:	fb01 f303 	mul.w	r3, r1, r3
 80041ba:	4413      	add	r3, r2
 80041bc:	333b      	adds	r3, #59	; 0x3b
 80041be:	2200      	movs	r2, #0
 80041c0:	701a      	strb	r2, [r3, #0]
  }

  hhcd->hc[ch_num].speed = speed;
 80041c2:	78fb      	ldrb	r3, [r7, #3]
 80041c4:	687a      	ldr	r2, [r7, #4]
 80041c6:	212c      	movs	r1, #44	; 0x2c
 80041c8:	fb01 f303 	mul.w	r3, r1, r3
 80041cc:	4413      	add	r3, r2
 80041ce:	333c      	adds	r3, #60	; 0x3c
 80041d0:	f897 2020 	ldrb.w	r2, [r7, #32]
 80041d4:	701a      	strb	r2, [r3, #0]

  status =  USB_HC_Init(hhcd->Instance,
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	6818      	ldr	r0, [r3, #0]
 80041da:	787c      	ldrb	r4, [r7, #1]
 80041dc:	78ba      	ldrb	r2, [r7, #2]
 80041de:	78f9      	ldrb	r1, [r7, #3]
 80041e0:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80041e2:	9302      	str	r3, [sp, #8]
 80041e4:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80041e8:	9301      	str	r3, [sp, #4]
 80041ea:	f897 3020 	ldrb.w	r3, [r7, #32]
 80041ee:	9300      	str	r3, [sp, #0]
 80041f0:	4623      	mov	r3, r4
 80041f2:	f004 fe11 	bl	8008e18 <USB_HC_Init>
 80041f6:	4603      	mov	r3, r0
 80041f8:	73fb      	strb	r3, [r7, #15]
                        epnum,
                        dev_address,
                        speed,
                        ep_type,
                        mps);
  __HAL_UNLOCK(hhcd);
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	2200      	movs	r2, #0
 80041fe:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return status;
 8004202:	7bfb      	ldrb	r3, [r7, #15]
}
 8004204:	4618      	mov	r0, r3
 8004206:	3714      	adds	r7, #20
 8004208:	46bd      	mov	sp, r7
 800420a:	bd90      	pop	{r4, r7, pc}

0800420c <HAL_HCD_HC_Halt>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Halt(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 800420c:	b580      	push	{r7, lr}
 800420e:	b084      	sub	sp, #16
 8004210:	af00      	add	r7, sp, #0
 8004212:	6078      	str	r0, [r7, #4]
 8004214:	460b      	mov	r3, r1
 8004216:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_OK;
 8004218:	2300      	movs	r3, #0
 800421a:	73fb      	strb	r3, [r7, #15]

  __HAL_LOCK(hhcd);
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 8004222:	2b01      	cmp	r3, #1
 8004224:	d101      	bne.n	800422a <HAL_HCD_HC_Halt+0x1e>
 8004226:	2302      	movs	r3, #2
 8004228:	e00f      	b.n	800424a <HAL_HCD_HC_Halt+0x3e>
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	2201      	movs	r2, #1
 800422e:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	681b      	ldr	r3, [r3, #0]
 8004236:	78fa      	ldrb	r2, [r7, #3]
 8004238:	4611      	mov	r1, r2
 800423a:	4618      	mov	r0, r3
 800423c:	f005 f861 	bl	8009302 <USB_HC_Halt>
  __HAL_UNLOCK(hhcd);
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	2200      	movs	r2, #0
 8004244:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return status;
 8004248:	7bfb      	ldrb	r3, [r7, #15]
}
 800424a:	4618      	mov	r0, r3
 800424c:	3710      	adds	r7, #16
 800424e:	46bd      	mov	sp, r7
 8004250:	bd80      	pop	{r7, pc}
	...

08004254 <HAL_HCD_HC_SubmitRequest>:
                                           uint8_t ep_type,
                                           uint8_t token,
                                           uint8_t *pbuff,
                                           uint16_t length,
                                           uint8_t do_ping)
{
 8004254:	b580      	push	{r7, lr}
 8004256:	b082      	sub	sp, #8
 8004258:	af00      	add	r7, sp, #0
 800425a:	6078      	str	r0, [r7, #4]
 800425c:	4608      	mov	r0, r1
 800425e:	4611      	mov	r1, r2
 8004260:	461a      	mov	r2, r3
 8004262:	4603      	mov	r3, r0
 8004264:	70fb      	strb	r3, [r7, #3]
 8004266:	460b      	mov	r3, r1
 8004268:	70bb      	strb	r3, [r7, #2]
 800426a:	4613      	mov	r3, r2
 800426c:	707b      	strb	r3, [r7, #1]
  hhcd->hc[ch_num].ep_is_in = direction;
 800426e:	78fb      	ldrb	r3, [r7, #3]
 8004270:	687a      	ldr	r2, [r7, #4]
 8004272:	212c      	movs	r1, #44	; 0x2c
 8004274:	fb01 f303 	mul.w	r3, r1, r3
 8004278:	4413      	add	r3, r2
 800427a:	333b      	adds	r3, #59	; 0x3b
 800427c:	78ba      	ldrb	r2, [r7, #2]
 800427e:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type  = ep_type;
 8004280:	78fb      	ldrb	r3, [r7, #3]
 8004282:	687a      	ldr	r2, [r7, #4]
 8004284:	212c      	movs	r1, #44	; 0x2c
 8004286:	fb01 f303 	mul.w	r3, r1, r3
 800428a:	4413      	add	r3, r2
 800428c:	333f      	adds	r3, #63	; 0x3f
 800428e:	787a      	ldrb	r2, [r7, #1]
 8004290:	701a      	strb	r2, [r3, #0]

  if (token == 0U)
 8004292:	7c3b      	ldrb	r3, [r7, #16]
 8004294:	2b00      	cmp	r3, #0
 8004296:	d112      	bne.n	80042be <HAL_HCD_HC_SubmitRequest+0x6a>
  {
    hhcd->hc[ch_num].data_pid = HC_PID_SETUP;
 8004298:	78fb      	ldrb	r3, [r7, #3]
 800429a:	687a      	ldr	r2, [r7, #4]
 800429c:	212c      	movs	r1, #44	; 0x2c
 800429e:	fb01 f303 	mul.w	r3, r1, r3
 80042a2:	4413      	add	r3, r2
 80042a4:	3342      	adds	r3, #66	; 0x42
 80042a6:	2203      	movs	r2, #3
 80042a8:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = do_ping;
 80042aa:	78fb      	ldrb	r3, [r7, #3]
 80042ac:	687a      	ldr	r2, [r7, #4]
 80042ae:	212c      	movs	r1, #44	; 0x2c
 80042b0:	fb01 f303 	mul.w	r3, r1, r3
 80042b4:	4413      	add	r3, r2
 80042b6:	333d      	adds	r3, #61	; 0x3d
 80042b8:	7f3a      	ldrb	r2, [r7, #28]
 80042ba:	701a      	strb	r2, [r3, #0]
 80042bc:	e008      	b.n	80042d0 <HAL_HCD_HC_SubmitRequest+0x7c>
  }
  else
  {
    hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80042be:	78fb      	ldrb	r3, [r7, #3]
 80042c0:	687a      	ldr	r2, [r7, #4]
 80042c2:	212c      	movs	r1, #44	; 0x2c
 80042c4:	fb01 f303 	mul.w	r3, r1, r3
 80042c8:	4413      	add	r3, r2
 80042ca:	3342      	adds	r3, #66	; 0x42
 80042cc:	2202      	movs	r2, #2
 80042ce:	701a      	strb	r2, [r3, #0]
  }

  /* Manage Data Toggle */
  switch (ep_type)
 80042d0:	787b      	ldrb	r3, [r7, #1]
 80042d2:	2b03      	cmp	r3, #3
 80042d4:	f200 80c6 	bhi.w	8004464 <HAL_HCD_HC_SubmitRequest+0x210>
 80042d8:	a201      	add	r2, pc, #4	; (adr r2, 80042e0 <HAL_HCD_HC_SubmitRequest+0x8c>)
 80042da:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80042de:	bf00      	nop
 80042e0:	080042f1 	.word	0x080042f1
 80042e4:	08004451 	.word	0x08004451
 80042e8:	08004355 	.word	0x08004355
 80042ec:	080043d3 	.word	0x080043d3
  {
    case EP_TYPE_CTRL:
      if ((token == 1U) && (direction == 0U)) /*send data */
 80042f0:	7c3b      	ldrb	r3, [r7, #16]
 80042f2:	2b01      	cmp	r3, #1
 80042f4:	f040 80b8 	bne.w	8004468 <HAL_HCD_HC_SubmitRequest+0x214>
 80042f8:	78bb      	ldrb	r3, [r7, #2]
 80042fa:	2b00      	cmp	r3, #0
 80042fc:	f040 80b4 	bne.w	8004468 <HAL_HCD_HC_SubmitRequest+0x214>
      {
        if (length == 0U)
 8004300:	8b3b      	ldrh	r3, [r7, #24]
 8004302:	2b00      	cmp	r3, #0
 8004304:	d108      	bne.n	8004318 <HAL_HCD_HC_SubmitRequest+0xc4>
        {
          /* For Status OUT stage, Length==0, Status Out PID = 1 */
          hhcd->hc[ch_num].toggle_out = 1U;
 8004306:	78fb      	ldrb	r3, [r7, #3]
 8004308:	687a      	ldr	r2, [r7, #4]
 800430a:	212c      	movs	r1, #44	; 0x2c
 800430c:	fb01 f303 	mul.w	r3, r1, r3
 8004310:	4413      	add	r3, r2
 8004312:	3355      	adds	r3, #85	; 0x55
 8004314:	2201      	movs	r2, #1
 8004316:	701a      	strb	r2, [r3, #0]
        }

        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8004318:	78fb      	ldrb	r3, [r7, #3]
 800431a:	687a      	ldr	r2, [r7, #4]
 800431c:	212c      	movs	r1, #44	; 0x2c
 800431e:	fb01 f303 	mul.w	r3, r1, r3
 8004322:	4413      	add	r3, r2
 8004324:	3355      	adds	r3, #85	; 0x55
 8004326:	781b      	ldrb	r3, [r3, #0]
 8004328:	2b00      	cmp	r3, #0
 800432a:	d109      	bne.n	8004340 <HAL_HCD_HC_SubmitRequest+0xec>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 800432c:	78fb      	ldrb	r3, [r7, #3]
 800432e:	687a      	ldr	r2, [r7, #4]
 8004330:	212c      	movs	r1, #44	; 0x2c
 8004332:	fb01 f303 	mul.w	r3, r1, r3
 8004336:	4413      	add	r3, r2
 8004338:	3342      	adds	r3, #66	; 0x42
 800433a:	2200      	movs	r2, #0
 800433c:	701a      	strb	r2, [r3, #0]
        {
          /* Put the PID 1 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 800433e:	e093      	b.n	8004468 <HAL_HCD_HC_SubmitRequest+0x214>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8004340:	78fb      	ldrb	r3, [r7, #3]
 8004342:	687a      	ldr	r2, [r7, #4]
 8004344:	212c      	movs	r1, #44	; 0x2c
 8004346:	fb01 f303 	mul.w	r3, r1, r3
 800434a:	4413      	add	r3, r2
 800434c:	3342      	adds	r3, #66	; 0x42
 800434e:	2202      	movs	r2, #2
 8004350:	701a      	strb	r2, [r3, #0]
      break;
 8004352:	e089      	b.n	8004468 <HAL_HCD_HC_SubmitRequest+0x214>

    case EP_TYPE_BULK:
      if (direction == 0U)
 8004354:	78bb      	ldrb	r3, [r7, #2]
 8004356:	2b00      	cmp	r3, #0
 8004358:	d11d      	bne.n	8004396 <HAL_HCD_HC_SubmitRequest+0x142>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 800435a:	78fb      	ldrb	r3, [r7, #3]
 800435c:	687a      	ldr	r2, [r7, #4]
 800435e:	212c      	movs	r1, #44	; 0x2c
 8004360:	fb01 f303 	mul.w	r3, r1, r3
 8004364:	4413      	add	r3, r2
 8004366:	3355      	adds	r3, #85	; 0x55
 8004368:	781b      	ldrb	r3, [r3, #0]
 800436a:	2b00      	cmp	r3, #0
 800436c:	d109      	bne.n	8004382 <HAL_HCD_HC_SubmitRequest+0x12e>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 800436e:	78fb      	ldrb	r3, [r7, #3]
 8004370:	687a      	ldr	r2, [r7, #4]
 8004372:	212c      	movs	r1, #44	; 0x2c
 8004374:	fb01 f303 	mul.w	r3, r1, r3
 8004378:	4413      	add	r3, r2
 800437a:	3342      	adds	r3, #66	; 0x42
 800437c:	2200      	movs	r2, #0
 800437e:	701a      	strb	r2, [r3, #0]
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }

      break;
 8004380:	e073      	b.n	800446a <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8004382:	78fb      	ldrb	r3, [r7, #3]
 8004384:	687a      	ldr	r2, [r7, #4]
 8004386:	212c      	movs	r1, #44	; 0x2c
 8004388:	fb01 f303 	mul.w	r3, r1, r3
 800438c:	4413      	add	r3, r2
 800438e:	3342      	adds	r3, #66	; 0x42
 8004390:	2202      	movs	r2, #2
 8004392:	701a      	strb	r2, [r3, #0]
      break;
 8004394:	e069      	b.n	800446a <HAL_HCD_HC_SubmitRequest+0x216>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8004396:	78fb      	ldrb	r3, [r7, #3]
 8004398:	687a      	ldr	r2, [r7, #4]
 800439a:	212c      	movs	r1, #44	; 0x2c
 800439c:	fb01 f303 	mul.w	r3, r1, r3
 80043a0:	4413      	add	r3, r2
 80043a2:	3354      	adds	r3, #84	; 0x54
 80043a4:	781b      	ldrb	r3, [r3, #0]
 80043a6:	2b00      	cmp	r3, #0
 80043a8:	d109      	bne.n	80043be <HAL_HCD_HC_SubmitRequest+0x16a>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80043aa:	78fb      	ldrb	r3, [r7, #3]
 80043ac:	687a      	ldr	r2, [r7, #4]
 80043ae:	212c      	movs	r1, #44	; 0x2c
 80043b0:	fb01 f303 	mul.w	r3, r1, r3
 80043b4:	4413      	add	r3, r2
 80043b6:	3342      	adds	r3, #66	; 0x42
 80043b8:	2200      	movs	r2, #0
 80043ba:	701a      	strb	r2, [r3, #0]
      break;
 80043bc:	e055      	b.n	800446a <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80043be:	78fb      	ldrb	r3, [r7, #3]
 80043c0:	687a      	ldr	r2, [r7, #4]
 80043c2:	212c      	movs	r1, #44	; 0x2c
 80043c4:	fb01 f303 	mul.w	r3, r1, r3
 80043c8:	4413      	add	r3, r2
 80043ca:	3342      	adds	r3, #66	; 0x42
 80043cc:	2202      	movs	r2, #2
 80043ce:	701a      	strb	r2, [r3, #0]
      break;
 80043d0:	e04b      	b.n	800446a <HAL_HCD_HC_SubmitRequest+0x216>
    case EP_TYPE_INTR:
      if (direction == 0U)
 80043d2:	78bb      	ldrb	r3, [r7, #2]
 80043d4:	2b00      	cmp	r3, #0
 80043d6:	d11d      	bne.n	8004414 <HAL_HCD_HC_SubmitRequest+0x1c0>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 80043d8:	78fb      	ldrb	r3, [r7, #3]
 80043da:	687a      	ldr	r2, [r7, #4]
 80043dc:	212c      	movs	r1, #44	; 0x2c
 80043de:	fb01 f303 	mul.w	r3, r1, r3
 80043e2:	4413      	add	r3, r2
 80043e4:	3355      	adds	r3, #85	; 0x55
 80043e6:	781b      	ldrb	r3, [r3, #0]
 80043e8:	2b00      	cmp	r3, #0
 80043ea:	d109      	bne.n	8004400 <HAL_HCD_HC_SubmitRequest+0x1ac>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80043ec:	78fb      	ldrb	r3, [r7, #3]
 80043ee:	687a      	ldr	r2, [r7, #4]
 80043f0:	212c      	movs	r1, #44	; 0x2c
 80043f2:	fb01 f303 	mul.w	r3, r1, r3
 80043f6:	4413      	add	r3, r2
 80043f8:	3342      	adds	r3, #66	; 0x42
 80043fa:	2200      	movs	r2, #0
 80043fc:	701a      	strb	r2, [r3, #0]
        else
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 80043fe:	e034      	b.n	800446a <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8004400:	78fb      	ldrb	r3, [r7, #3]
 8004402:	687a      	ldr	r2, [r7, #4]
 8004404:	212c      	movs	r1, #44	; 0x2c
 8004406:	fb01 f303 	mul.w	r3, r1, r3
 800440a:	4413      	add	r3, r2
 800440c:	3342      	adds	r3, #66	; 0x42
 800440e:	2202      	movs	r2, #2
 8004410:	701a      	strb	r2, [r3, #0]
      break;
 8004412:	e02a      	b.n	800446a <HAL_HCD_HC_SubmitRequest+0x216>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8004414:	78fb      	ldrb	r3, [r7, #3]
 8004416:	687a      	ldr	r2, [r7, #4]
 8004418:	212c      	movs	r1, #44	; 0x2c
 800441a:	fb01 f303 	mul.w	r3, r1, r3
 800441e:	4413      	add	r3, r2
 8004420:	3354      	adds	r3, #84	; 0x54
 8004422:	781b      	ldrb	r3, [r3, #0]
 8004424:	2b00      	cmp	r3, #0
 8004426:	d109      	bne.n	800443c <HAL_HCD_HC_SubmitRequest+0x1e8>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8004428:	78fb      	ldrb	r3, [r7, #3]
 800442a:	687a      	ldr	r2, [r7, #4]
 800442c:	212c      	movs	r1, #44	; 0x2c
 800442e:	fb01 f303 	mul.w	r3, r1, r3
 8004432:	4413      	add	r3, r2
 8004434:	3342      	adds	r3, #66	; 0x42
 8004436:	2200      	movs	r2, #0
 8004438:	701a      	strb	r2, [r3, #0]
      break;
 800443a:	e016      	b.n	800446a <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 800443c:	78fb      	ldrb	r3, [r7, #3]
 800443e:	687a      	ldr	r2, [r7, #4]
 8004440:	212c      	movs	r1, #44	; 0x2c
 8004442:	fb01 f303 	mul.w	r3, r1, r3
 8004446:	4413      	add	r3, r2
 8004448:	3342      	adds	r3, #66	; 0x42
 800444a:	2202      	movs	r2, #2
 800444c:	701a      	strb	r2, [r3, #0]
      break;
 800444e:	e00c      	b.n	800446a <HAL_HCD_HC_SubmitRequest+0x216>

    case EP_TYPE_ISOC:
      hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8004450:	78fb      	ldrb	r3, [r7, #3]
 8004452:	687a      	ldr	r2, [r7, #4]
 8004454:	212c      	movs	r1, #44	; 0x2c
 8004456:	fb01 f303 	mul.w	r3, r1, r3
 800445a:	4413      	add	r3, r2
 800445c:	3342      	adds	r3, #66	; 0x42
 800445e:	2200      	movs	r2, #0
 8004460:	701a      	strb	r2, [r3, #0]
      break;
 8004462:	e002      	b.n	800446a <HAL_HCD_HC_SubmitRequest+0x216>

    default:
      break;
 8004464:	bf00      	nop
 8004466:	e000      	b.n	800446a <HAL_HCD_HC_SubmitRequest+0x216>
      break;
 8004468:	bf00      	nop
  }

  hhcd->hc[ch_num].xfer_buff = pbuff;
 800446a:	78fb      	ldrb	r3, [r7, #3]
 800446c:	687a      	ldr	r2, [r7, #4]
 800446e:	212c      	movs	r1, #44	; 0x2c
 8004470:	fb01 f303 	mul.w	r3, r1, r3
 8004474:	4413      	add	r3, r2
 8004476:	3344      	adds	r3, #68	; 0x44
 8004478:	697a      	ldr	r2, [r7, #20]
 800447a:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_len  = length;
 800447c:	78fb      	ldrb	r3, [r7, #3]
 800447e:	8b3a      	ldrh	r2, [r7, #24]
 8004480:	6879      	ldr	r1, [r7, #4]
 8004482:	202c      	movs	r0, #44	; 0x2c
 8004484:	fb00 f303 	mul.w	r3, r0, r3
 8004488:	440b      	add	r3, r1
 800448a:	334c      	adds	r3, #76	; 0x4c
 800448c:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].urb_state = URB_IDLE;
 800448e:	78fb      	ldrb	r3, [r7, #3]
 8004490:	687a      	ldr	r2, [r7, #4]
 8004492:	212c      	movs	r1, #44	; 0x2c
 8004494:	fb01 f303 	mul.w	r3, r1, r3
 8004498:	4413      	add	r3, r2
 800449a:	3360      	adds	r3, #96	; 0x60
 800449c:	2200      	movs	r2, #0
 800449e:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_count = 0U;
 80044a0:	78fb      	ldrb	r3, [r7, #3]
 80044a2:	687a      	ldr	r2, [r7, #4]
 80044a4:	212c      	movs	r1, #44	; 0x2c
 80044a6:	fb01 f303 	mul.w	r3, r1, r3
 80044aa:	4413      	add	r3, r2
 80044ac:	3350      	adds	r3, #80	; 0x50
 80044ae:	2200      	movs	r2, #0
 80044b0:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 80044b2:	78fb      	ldrb	r3, [r7, #3]
 80044b4:	687a      	ldr	r2, [r7, #4]
 80044b6:	212c      	movs	r1, #44	; 0x2c
 80044b8:	fb01 f303 	mul.w	r3, r1, r3
 80044bc:	4413      	add	r3, r2
 80044be:	3339      	adds	r3, #57	; 0x39
 80044c0:	78fa      	ldrb	r2, [r7, #3]
 80044c2:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].state = HC_IDLE;
 80044c4:	78fb      	ldrb	r3, [r7, #3]
 80044c6:	687a      	ldr	r2, [r7, #4]
 80044c8:	212c      	movs	r1, #44	; 0x2c
 80044ca:	fb01 f303 	mul.w	r3, r1, r3
 80044ce:	4413      	add	r3, r2
 80044d0:	3361      	adds	r3, #97	; 0x61
 80044d2:	2200      	movs	r2, #0
 80044d4:	701a      	strb	r2, [r3, #0]

  return USB_HC_StartXfer(hhcd->Instance, &hhcd->hc[ch_num], (uint8_t)hhcd->Init.dma_enable);
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	6818      	ldr	r0, [r3, #0]
 80044da:	78fb      	ldrb	r3, [r7, #3]
 80044dc:	222c      	movs	r2, #44	; 0x2c
 80044de:	fb02 f303 	mul.w	r3, r2, r3
 80044e2:	3338      	adds	r3, #56	; 0x38
 80044e4:	687a      	ldr	r2, [r7, #4]
 80044e6:	18d1      	adds	r1, r2, r3
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	691b      	ldr	r3, [r3, #16]
 80044ec:	b2db      	uxtb	r3, r3
 80044ee:	461a      	mov	r2, r3
 80044f0:	f004 fdb4 	bl	800905c <USB_HC_StartXfer>
 80044f4:	4603      	mov	r3, r0
}
 80044f6:	4618      	mov	r0, r3
 80044f8:	3708      	adds	r7, #8
 80044fa:	46bd      	mov	sp, r7
 80044fc:	bd80      	pop	{r7, pc}
 80044fe:	bf00      	nop

08004500 <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8004500:	b580      	push	{r7, lr}
 8004502:	b086      	sub	sp, #24
 8004504:	af00      	add	r7, sp, #0
 8004506:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	681b      	ldr	r3, [r3, #0]
 800450c:	613b      	str	r3, [r7, #16]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800450e:	693b      	ldr	r3, [r7, #16]
 8004510:	60fb      	str	r3, [r7, #12]
  uint32_t i;
  uint32_t interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	4618      	mov	r0, r3
 8004518:	f004 fab5 	bl	8008a86 <USB_GetMode>
 800451c:	4603      	mov	r3, r0
 800451e:	2b01      	cmp	r3, #1
 8004520:	f040 80f6 	bne.w	8004710 <HAL_HCD_IRQHandler+0x210>
  {
    /* Avoid spurious interrupt */
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	4618      	mov	r0, r3
 800452a:	f004 fa99 	bl	8008a60 <USB_ReadInterrupts>
 800452e:	4603      	mov	r3, r0
 8004530:	2b00      	cmp	r3, #0
 8004532:	f000 80ec 	beq.w	800470e <HAL_HCD_IRQHandler+0x20e>
    {
      return;
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	681b      	ldr	r3, [r3, #0]
 800453a:	4618      	mov	r0, r3
 800453c:	f004 fa90 	bl	8008a60 <USB_ReadInterrupts>
 8004540:	4603      	mov	r3, r0
 8004542:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004546:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800454a:	d104      	bne.n	8004556 <HAL_HCD_IRQHandler+0x56>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8004554:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	681b      	ldr	r3, [r3, #0]
 800455a:	4618      	mov	r0, r3
 800455c:	f004 fa80 	bl	8008a60 <USB_ReadInterrupts>
 8004560:	4603      	mov	r3, r0
 8004562:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004566:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800456a:	d104      	bne.n	8004576 <HAL_HCD_IRQHandler+0x76>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8004574:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	681b      	ldr	r3, [r3, #0]
 800457a:	4618      	mov	r0, r3
 800457c:	f004 fa70 	bl	8008a60 <USB_ReadInterrupts>
 8004580:	4603      	mov	r3, r0
 8004582:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8004586:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800458a:	d104      	bne.n	8004596 <HAL_HCD_IRQHandler+0x96>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	681b      	ldr	r3, [r3, #0]
 8004590:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8004594:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	681b      	ldr	r3, [r3, #0]
 800459a:	4618      	mov	r0, r3
 800459c:	f004 fa60 	bl	8008a60 <USB_ReadInterrupts>
 80045a0:	4603      	mov	r3, r0
 80045a2:	f003 0302 	and.w	r3, r3, #2
 80045a6:	2b02      	cmp	r3, #2
 80045a8:	d103      	bne.n	80045b2 <HAL_HCD_IRQHandler+0xb2>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	681b      	ldr	r3, [r3, #0]
 80045ae:	2202      	movs	r2, #2
 80045b0:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Disconnect Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	681b      	ldr	r3, [r3, #0]
 80045b6:	4618      	mov	r0, r3
 80045b8:	f004 fa52 	bl	8008a60 <USB_ReadInterrupts>
 80045bc:	4603      	mov	r3, r0
 80045be:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80045c2:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80045c6:	d11c      	bne.n	8004602 <HAL_HCD_IRQHandler+0x102>
    {
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 80045d0:	615a      	str	r2, [r3, #20]

      if ((USBx_HPRT0 & USB_OTG_HPRT_PCSTS) == 0U)
 80045d2:	68fb      	ldr	r3, [r7, #12]
 80045d4:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 80045d8:	681b      	ldr	r3, [r3, #0]
 80045da:	f003 0301 	and.w	r3, r3, #1
 80045de:	2b00      	cmp	r3, #0
 80045e0:	d10f      	bne.n	8004602 <HAL_HCD_IRQHandler+0x102>
      {
        /* Flush USB Fifo */
        (void)USB_FlushTxFifo(USBx, 0x10U);
 80045e2:	2110      	movs	r1, #16
 80045e4:	6938      	ldr	r0, [r7, #16]
 80045e6:	f004 f941 	bl	800886c <USB_FlushTxFifo>
        (void)USB_FlushRxFifo(USBx);
 80045ea:	6938      	ldr	r0, [r7, #16]
 80045ec:	f004 f972 	bl	80088d4 <USB_FlushRxFifo>

        /* Restore FS Clock */
        (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	681b      	ldr	r3, [r3, #0]
 80045f4:	2101      	movs	r1, #1
 80045f6:	4618      	mov	r0, r3
 80045f8:	f004 fb48 	bl	8008c8c <USB_InitFSLSPClkSel>

        /* Handle Host Port Disconnect Interrupt */
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->DisconnectCallback(hhcd);
#else
        HAL_HCD_Disconnect_Callback(hhcd);
 80045fc:	6878      	ldr	r0, [r7, #4]
 80045fe:	f006 ff63 	bl	800b4c8 <HAL_HCD_Disconnect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Host Port Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	681b      	ldr	r3, [r3, #0]
 8004606:	4618      	mov	r0, r3
 8004608:	f004 fa2a 	bl	8008a60 <USB_ReadInterrupts>
 800460c:	4603      	mov	r3, r0
 800460e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004612:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004616:	d102      	bne.n	800461e <HAL_HCD_IRQHandler+0x11e>
    {
      HCD_Port_IRQHandler(hhcd);
 8004618:	6878      	ldr	r0, [r7, #4]
 800461a:	f001 f89e 	bl	800575a <HCD_Port_IRQHandler>
    }

    /* Handle Host SOF Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	4618      	mov	r0, r3
 8004624:	f004 fa1c 	bl	8008a60 <USB_ReadInterrupts>
 8004628:	4603      	mov	r3, r0
 800462a:	f003 0308 	and.w	r3, r3, #8
 800462e:	2b08      	cmp	r3, #8
 8004630:	d106      	bne.n	8004640 <HAL_HCD_IRQHandler+0x140>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->SOFCallback(hhcd);
#else
      HAL_HCD_SOF_Callback(hhcd);
 8004632:	6878      	ldr	r0, [r7, #4]
 8004634:	f006 ff2c 	bl	800b490 <HAL_HCD_SOF_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	681b      	ldr	r3, [r3, #0]
 800463c:	2208      	movs	r2, #8
 800463e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Rx Queue Level Interrupts */
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	4618      	mov	r0, r3
 8004646:	f004 fa0b 	bl	8008a60 <USB_ReadInterrupts>
 800464a:	4603      	mov	r3, r0
 800464c:	f003 0310 	and.w	r3, r3, #16
 8004650:	2b10      	cmp	r3, #16
 8004652:	d101      	bne.n	8004658 <HAL_HCD_IRQHandler+0x158>
 8004654:	2301      	movs	r3, #1
 8004656:	e000      	b.n	800465a <HAL_HCD_IRQHandler+0x15a>
 8004658:	2300      	movs	r3, #0
 800465a:	2b00      	cmp	r3, #0
 800465c:	d012      	beq.n	8004684 <HAL_HCD_IRQHandler+0x184>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	681b      	ldr	r3, [r3, #0]
 8004662:	699a      	ldr	r2, [r3, #24]
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	f022 0210 	bic.w	r2, r2, #16
 800466c:	619a      	str	r2, [r3, #24]

      HCD_RXQLVL_IRQHandler(hhcd);
 800466e:	6878      	ldr	r0, [r7, #4]
 8004670:	f000 ffa1 	bl	80055b6 <HCD_RXQLVL_IRQHandler>

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	681b      	ldr	r3, [r3, #0]
 8004678:	699a      	ldr	r2, [r3, #24]
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	681b      	ldr	r3, [r3, #0]
 800467e:	f042 0210 	orr.w	r2, r2, #16
 8004682:	619a      	str	r2, [r3, #24]
    }

    /* Handle Host channel Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	4618      	mov	r0, r3
 800468a:	f004 f9e9 	bl	8008a60 <USB_ReadInterrupts>
 800468e:	4603      	mov	r3, r0
 8004690:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004694:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8004698:	d13a      	bne.n	8004710 <HAL_HCD_IRQHandler+0x210>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	681b      	ldr	r3, [r3, #0]
 800469e:	4618      	mov	r0, r3
 80046a0:	f004 fe1e 	bl	80092e0 <USB_HC_ReadInterrupt>
 80046a4:	60b8      	str	r0, [r7, #8]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 80046a6:	2300      	movs	r3, #0
 80046a8:	617b      	str	r3, [r7, #20]
 80046aa:	e025      	b.n	80046f8 <HAL_HCD_IRQHandler+0x1f8>
      {
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 80046ac:	697b      	ldr	r3, [r7, #20]
 80046ae:	f003 030f 	and.w	r3, r3, #15
 80046b2:	68ba      	ldr	r2, [r7, #8]
 80046b4:	fa22 f303 	lsr.w	r3, r2, r3
 80046b8:	f003 0301 	and.w	r3, r3, #1
 80046bc:	2b00      	cmp	r3, #0
 80046be:	d018      	beq.n	80046f2 <HAL_HCD_IRQHandler+0x1f2>
        {
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 80046c0:	697b      	ldr	r3, [r7, #20]
 80046c2:	015a      	lsls	r2, r3, #5
 80046c4:	68fb      	ldr	r3, [r7, #12]
 80046c6:	4413      	add	r3, r2
 80046c8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80046cc:	681b      	ldr	r3, [r3, #0]
 80046ce:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80046d2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80046d6:	d106      	bne.n	80046e6 <HAL_HCD_IRQHandler+0x1e6>
          {
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 80046d8:	697b      	ldr	r3, [r7, #20]
 80046da:	b2db      	uxtb	r3, r3
 80046dc:	4619      	mov	r1, r3
 80046de:	6878      	ldr	r0, [r7, #4]
 80046e0:	f000 f8ab 	bl	800483a <HCD_HC_IN_IRQHandler>
 80046e4:	e005      	b.n	80046f2 <HAL_HCD_IRQHandler+0x1f2>
          }
          else
          {
            HCD_HC_OUT_IRQHandler(hhcd, (uint8_t)i);
 80046e6:	697b      	ldr	r3, [r7, #20]
 80046e8:	b2db      	uxtb	r3, r3
 80046ea:	4619      	mov	r1, r3
 80046ec:	6878      	ldr	r0, [r7, #4]
 80046ee:	f000 fbf9 	bl	8004ee4 <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 80046f2:	697b      	ldr	r3, [r7, #20]
 80046f4:	3301      	adds	r3, #1
 80046f6:	617b      	str	r3, [r7, #20]
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	689b      	ldr	r3, [r3, #8]
 80046fc:	697a      	ldr	r2, [r7, #20]
 80046fe:	429a      	cmp	r2, r3
 8004700:	d3d4      	bcc.n	80046ac <HAL_HCD_IRQHandler+0x1ac>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	681b      	ldr	r3, [r3, #0]
 8004706:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800470a:	615a      	str	r2, [r3, #20]
 800470c:	e000      	b.n	8004710 <HAL_HCD_IRQHandler+0x210>
      return;
 800470e:	bf00      	nop
    }
  }
}
 8004710:	3718      	adds	r7, #24
 8004712:	46bd      	mov	sp, r7
 8004714:	bd80      	pop	{r7, pc}

08004716 <HAL_HCD_Start>:
  * @brief  Start the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Start(HCD_HandleTypeDef *hhcd)
{
 8004716:	b580      	push	{r7, lr}
 8004718:	b082      	sub	sp, #8
 800471a:	af00      	add	r7, sp, #0
 800471c:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 8004724:	2b01      	cmp	r3, #1
 8004726:	d101      	bne.n	800472c <HAL_HCD_Start+0x16>
 8004728:	2302      	movs	r3, #2
 800472a:	e013      	b.n	8004754 <HAL_HCD_Start+0x3e>
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	2201      	movs	r2, #1
 8004730:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  /* Enable port power */
  (void)USB_DriveVbus(hhcd->Instance, 1U);
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	2101      	movs	r1, #1
 800473a:	4618      	mov	r0, r3
 800473c:	f004 fb0a 	bl	8008d54 <USB_DriveVbus>

  /* Enable global interrupt */
  __HAL_HCD_ENABLE(hhcd);
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	681b      	ldr	r3, [r3, #0]
 8004744:	4618      	mov	r0, r3
 8004746:	f004 f822 	bl	800878e <USB_EnableGlobalInt>
  __HAL_UNLOCK(hhcd);
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	2200      	movs	r2, #0
 800474e:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return HAL_OK;
 8004752:	2300      	movs	r3, #0
}
 8004754:	4618      	mov	r0, r3
 8004756:	3708      	adds	r7, #8
 8004758:	46bd      	mov	sp, r7
 800475a:	bd80      	pop	{r7, pc}

0800475c <HAL_HCD_Stop>:
  * @param  hhcd HCD handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_HCD_Stop(HCD_HandleTypeDef *hhcd)
{
 800475c:	b580      	push	{r7, lr}
 800475e:	b082      	sub	sp, #8
 8004760:	af00      	add	r7, sp, #0
 8004762:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 800476a:	2b01      	cmp	r3, #1
 800476c:	d101      	bne.n	8004772 <HAL_HCD_Stop+0x16>
 800476e:	2302      	movs	r3, #2
 8004770:	e00d      	b.n	800478e <HAL_HCD_Stop+0x32>
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	2201      	movs	r2, #1
 8004776:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  (void)USB_StopHost(hhcd->Instance);
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	681b      	ldr	r3, [r3, #0]
 800477e:	4618      	mov	r0, r3
 8004780:	f004 fef8 	bl	8009574 <USB_StopHost>
  __HAL_UNLOCK(hhcd);
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	2200      	movs	r2, #0
 8004788:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return HAL_OK;
 800478c:	2300      	movs	r3, #0
}
 800478e:	4618      	mov	r0, r3
 8004790:	3708      	adds	r7, #8
 8004792:	46bd      	mov	sp, r7
 8004794:	bd80      	pop	{r7, pc}

08004796 <HAL_HCD_ResetPort>:
  * @brief  Reset the host port.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_ResetPort(HCD_HandleTypeDef *hhcd)
{
 8004796:	b580      	push	{r7, lr}
 8004798:	b082      	sub	sp, #8
 800479a:	af00      	add	r7, sp, #0
 800479c:	6078      	str	r0, [r7, #4]
  return (USB_ResetPort(hhcd->Instance));
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	681b      	ldr	r3, [r3, #0]
 80047a2:	4618      	mov	r0, r3
 80047a4:	f004 faac 	bl	8008d00 <USB_ResetPort>
 80047a8:	4603      	mov	r3, r0
}
 80047aa:	4618      	mov	r0, r3
 80047ac:	3708      	adds	r7, #8
 80047ae:	46bd      	mov	sp, r7
 80047b0:	bd80      	pop	{r7, pc}

080047b2 <HAL_HCD_HC_GetURBState>:
  *            URB_NYET/
  *            URB_ERROR/
  *            URB_STALL
  */
HCD_URBStateTypeDef HAL_HCD_HC_GetURBState(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 80047b2:	b480      	push	{r7}
 80047b4:	b083      	sub	sp, #12
 80047b6:	af00      	add	r7, sp, #0
 80047b8:	6078      	str	r0, [r7, #4]
 80047ba:	460b      	mov	r3, r1
 80047bc:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].urb_state;
 80047be:	78fb      	ldrb	r3, [r7, #3]
 80047c0:	687a      	ldr	r2, [r7, #4]
 80047c2:	212c      	movs	r1, #44	; 0x2c
 80047c4:	fb01 f303 	mul.w	r3, r1, r3
 80047c8:	4413      	add	r3, r2
 80047ca:	3360      	adds	r3, #96	; 0x60
 80047cc:	781b      	ldrb	r3, [r3, #0]
}
 80047ce:	4618      	mov	r0, r3
 80047d0:	370c      	adds	r7, #12
 80047d2:	46bd      	mov	sp, r7
 80047d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047d8:	4770      	bx	lr

080047da <HAL_HCD_HC_GetXferCount>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval last transfer size in byte
  */
uint32_t HAL_HCD_HC_GetXferCount(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 80047da:	b480      	push	{r7}
 80047dc:	b083      	sub	sp, #12
 80047de:	af00      	add	r7, sp, #0
 80047e0:	6078      	str	r0, [r7, #4]
 80047e2:	460b      	mov	r3, r1
 80047e4:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].xfer_count;
 80047e6:	78fb      	ldrb	r3, [r7, #3]
 80047e8:	687a      	ldr	r2, [r7, #4]
 80047ea:	212c      	movs	r1, #44	; 0x2c
 80047ec:	fb01 f303 	mul.w	r3, r1, r3
 80047f0:	4413      	add	r3, r2
 80047f2:	3350      	adds	r3, #80	; 0x50
 80047f4:	681b      	ldr	r3, [r3, #0]
}
 80047f6:	4618      	mov	r0, r3
 80047f8:	370c      	adds	r7, #12
 80047fa:	46bd      	mov	sp, r7
 80047fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004800:	4770      	bx	lr

08004802 <HAL_HCD_GetCurrentFrame>:
  * @brief  Return the current Host frame number.
  * @param  hhcd HCD handle
  * @retval Current Host frame number
  */
uint32_t HAL_HCD_GetCurrentFrame(HCD_HandleTypeDef *hhcd)
{
 8004802:	b580      	push	{r7, lr}
 8004804:	b082      	sub	sp, #8
 8004806:	af00      	add	r7, sp, #0
 8004808:	6078      	str	r0, [r7, #4]
  return (USB_GetCurrentFrame(hhcd->Instance));
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	681b      	ldr	r3, [r3, #0]
 800480e:	4618      	mov	r0, r3
 8004810:	f004 faf0 	bl	8008df4 <USB_GetCurrentFrame>
 8004814:	4603      	mov	r3, r0
}
 8004816:	4618      	mov	r0, r3
 8004818:	3708      	adds	r7, #8
 800481a:	46bd      	mov	sp, r7
 800481c:	bd80      	pop	{r7, pc}

0800481e <HAL_HCD_GetCurrentSpeed>:
  * @brief  Return the Host enumeration speed.
  * @param  hhcd HCD handle
  * @retval Enumeration speed
  */
uint32_t HAL_HCD_GetCurrentSpeed(HCD_HandleTypeDef *hhcd)
{
 800481e:	b580      	push	{r7, lr}
 8004820:	b082      	sub	sp, #8
 8004822:	af00      	add	r7, sp, #0
 8004824:	6078      	str	r0, [r7, #4]
  return (USB_GetHostSpeed(hhcd->Instance));
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	4618      	mov	r0, r3
 800482c:	f004 facb 	bl	8008dc6 <USB_GetHostSpeed>
 8004830:	4603      	mov	r3, r0
}
 8004832:	4618      	mov	r0, r3
 8004834:	3708      	adds	r7, #8
 8004836:	46bd      	mov	sp, r7
 8004838:	bd80      	pop	{r7, pc}

0800483a <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 800483a:	b580      	push	{r7, lr}
 800483c:	b086      	sub	sp, #24
 800483e:	af00      	add	r7, sp, #0
 8004840:	6078      	str	r0, [r7, #4]
 8004842:	460b      	mov	r3, r1
 8004844:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800484c:	697b      	ldr	r3, [r7, #20]
 800484e:	613b      	str	r3, [r7, #16]
  uint32_t ch_num = (uint32_t)chnum;
 8004850:	78fb      	ldrb	r3, [r7, #3]
 8004852:	60fb      	str	r3, [r7, #12]

  uint32_t tmpreg;

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 8004854:	68fb      	ldr	r3, [r7, #12]
 8004856:	015a      	lsls	r2, r3, #5
 8004858:	693b      	ldr	r3, [r7, #16]
 800485a:	4413      	add	r3, r2
 800485c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004860:	689b      	ldr	r3, [r3, #8]
 8004862:	f003 0304 	and.w	r3, r3, #4
 8004866:	2b04      	cmp	r3, #4
 8004868:	d11a      	bne.n	80048a0 <HCD_HC_IN_IRQHandler+0x66>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 800486a:	68fb      	ldr	r3, [r7, #12]
 800486c:	015a      	lsls	r2, r3, #5
 800486e:	693b      	ldr	r3, [r7, #16]
 8004870:	4413      	add	r3, r2
 8004872:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004876:	461a      	mov	r2, r3
 8004878:	2304      	movs	r3, #4
 800487a:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XACTERR;
 800487c:	687a      	ldr	r2, [r7, #4]
 800487e:	68fb      	ldr	r3, [r7, #12]
 8004880:	212c      	movs	r1, #44	; 0x2c
 8004882:	fb01 f303 	mul.w	r3, r1, r3
 8004886:	4413      	add	r3, r2
 8004888:	3361      	adds	r3, #97	; 0x61
 800488a:	2206      	movs	r2, #6
 800488c:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	68fa      	ldr	r2, [r7, #12]
 8004894:	b2d2      	uxtb	r2, r2
 8004896:	4611      	mov	r1, r2
 8004898:	4618      	mov	r0, r3
 800489a:	f004 fd32 	bl	8009302 <USB_HC_Halt>
 800489e:	e0af      	b.n	8004a00 <HCD_HC_IN_IRQHandler+0x1c6>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_BBERR) == USB_OTG_HCINT_BBERR)
 80048a0:	68fb      	ldr	r3, [r7, #12]
 80048a2:	015a      	lsls	r2, r3, #5
 80048a4:	693b      	ldr	r3, [r7, #16]
 80048a6:	4413      	add	r3, r2
 80048a8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80048ac:	689b      	ldr	r3, [r3, #8]
 80048ae:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80048b2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80048b6:	d11b      	bne.n	80048f0 <HCD_HC_IN_IRQHandler+0xb6>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_BBERR);
 80048b8:	68fb      	ldr	r3, [r7, #12]
 80048ba:	015a      	lsls	r2, r3, #5
 80048bc:	693b      	ldr	r3, [r7, #16]
 80048be:	4413      	add	r3, r2
 80048c0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80048c4:	461a      	mov	r2, r3
 80048c6:	f44f 7380 	mov.w	r3, #256	; 0x100
 80048ca:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_BBLERR;
 80048cc:	687a      	ldr	r2, [r7, #4]
 80048ce:	68fb      	ldr	r3, [r7, #12]
 80048d0:	212c      	movs	r1, #44	; 0x2c
 80048d2:	fb01 f303 	mul.w	r3, r1, r3
 80048d6:	4413      	add	r3, r2
 80048d8:	3361      	adds	r3, #97	; 0x61
 80048da:	2207      	movs	r2, #7
 80048dc:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	681b      	ldr	r3, [r3, #0]
 80048e2:	68fa      	ldr	r2, [r7, #12]
 80048e4:	b2d2      	uxtb	r2, r2
 80048e6:	4611      	mov	r1, r2
 80048e8:	4618      	mov	r0, r3
 80048ea:	f004 fd0a 	bl	8009302 <USB_HC_Halt>
 80048ee:	e087      	b.n	8004a00 <HCD_HC_IN_IRQHandler+0x1c6>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 80048f0:	68fb      	ldr	r3, [r7, #12]
 80048f2:	015a      	lsls	r2, r3, #5
 80048f4:	693b      	ldr	r3, [r7, #16]
 80048f6:	4413      	add	r3, r2
 80048f8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80048fc:	689b      	ldr	r3, [r3, #8]
 80048fe:	f003 0320 	and.w	r3, r3, #32
 8004902:	2b20      	cmp	r3, #32
 8004904:	d109      	bne.n	800491a <HCD_HC_IN_IRQHandler+0xe0>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 8004906:	68fb      	ldr	r3, [r7, #12]
 8004908:	015a      	lsls	r2, r3, #5
 800490a:	693b      	ldr	r3, [r7, #16]
 800490c:	4413      	add	r3, r2
 800490e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004912:	461a      	mov	r2, r3
 8004914:	2320      	movs	r3, #32
 8004916:	6093      	str	r3, [r2, #8]
 8004918:	e072      	b.n	8004a00 <HCD_HC_IN_IRQHandler+0x1c6>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 800491a:	68fb      	ldr	r3, [r7, #12]
 800491c:	015a      	lsls	r2, r3, #5
 800491e:	693b      	ldr	r3, [r7, #16]
 8004920:	4413      	add	r3, r2
 8004922:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004926:	689b      	ldr	r3, [r3, #8]
 8004928:	f003 0308 	and.w	r3, r3, #8
 800492c:	2b08      	cmp	r3, #8
 800492e:	d11a      	bne.n	8004966 <HCD_HC_IN_IRQHandler+0x12c>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 8004930:	68fb      	ldr	r3, [r7, #12]
 8004932:	015a      	lsls	r2, r3, #5
 8004934:	693b      	ldr	r3, [r7, #16]
 8004936:	4413      	add	r3, r2
 8004938:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800493c:	461a      	mov	r2, r3
 800493e:	2308      	movs	r3, #8
 8004940:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_STALL;
 8004942:	687a      	ldr	r2, [r7, #4]
 8004944:	68fb      	ldr	r3, [r7, #12]
 8004946:	212c      	movs	r1, #44	; 0x2c
 8004948:	fb01 f303 	mul.w	r3, r1, r3
 800494c:	4413      	add	r3, r2
 800494e:	3361      	adds	r3, #97	; 0x61
 8004950:	2205      	movs	r2, #5
 8004952:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	681b      	ldr	r3, [r3, #0]
 8004958:	68fa      	ldr	r2, [r7, #12]
 800495a:	b2d2      	uxtb	r2, r2
 800495c:	4611      	mov	r1, r2
 800495e:	4618      	mov	r0, r3
 8004960:	f004 fccf 	bl	8009302 <USB_HC_Halt>
 8004964:	e04c      	b.n	8004a00 <HCD_HC_IN_IRQHandler+0x1c6>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 8004966:	68fb      	ldr	r3, [r7, #12]
 8004968:	015a      	lsls	r2, r3, #5
 800496a:	693b      	ldr	r3, [r7, #16]
 800496c:	4413      	add	r3, r2
 800496e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004972:	689b      	ldr	r3, [r3, #8]
 8004974:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004978:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800497c:	d11b      	bne.n	80049b6 <HCD_HC_IN_IRQHandler+0x17c>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 800497e:	68fb      	ldr	r3, [r7, #12]
 8004980:	015a      	lsls	r2, r3, #5
 8004982:	693b      	ldr	r3, [r7, #16]
 8004984:	4413      	add	r3, r2
 8004986:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800498a:	461a      	mov	r2, r3
 800498c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004990:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 8004992:	687a      	ldr	r2, [r7, #4]
 8004994:	68fb      	ldr	r3, [r7, #12]
 8004996:	212c      	movs	r1, #44	; 0x2c
 8004998:	fb01 f303 	mul.w	r3, r1, r3
 800499c:	4413      	add	r3, r2
 800499e:	3361      	adds	r3, #97	; 0x61
 80049a0:	2208      	movs	r2, #8
 80049a2:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	681b      	ldr	r3, [r3, #0]
 80049a8:	68fa      	ldr	r2, [r7, #12]
 80049aa:	b2d2      	uxtb	r2, r2
 80049ac:	4611      	mov	r1, r2
 80049ae:	4618      	mov	r0, r3
 80049b0:	f004 fca7 	bl	8009302 <USB_HC_Halt>
 80049b4:	e024      	b.n	8004a00 <HCD_HC_IN_IRQHandler+0x1c6>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 80049b6:	68fb      	ldr	r3, [r7, #12]
 80049b8:	015a      	lsls	r2, r3, #5
 80049ba:	693b      	ldr	r3, [r7, #16]
 80049bc:	4413      	add	r3, r2
 80049be:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80049c2:	689b      	ldr	r3, [r3, #8]
 80049c4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80049c8:	2b80      	cmp	r3, #128	; 0x80
 80049ca:	d119      	bne.n	8004a00 <HCD_HC_IN_IRQHandler+0x1c6>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 80049cc:	68fb      	ldr	r3, [r7, #12]
 80049ce:	015a      	lsls	r2, r3, #5
 80049d0:	693b      	ldr	r3, [r7, #16]
 80049d2:	4413      	add	r3, r2
 80049d4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80049d8:	461a      	mov	r2, r3
 80049da:	2380      	movs	r3, #128	; 0x80
 80049dc:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XACTERR;
 80049de:	687a      	ldr	r2, [r7, #4]
 80049e0:	68fb      	ldr	r3, [r7, #12]
 80049e2:	212c      	movs	r1, #44	; 0x2c
 80049e4:	fb01 f303 	mul.w	r3, r1, r3
 80049e8:	4413      	add	r3, r2
 80049ea:	3361      	adds	r3, #97	; 0x61
 80049ec:	2206      	movs	r2, #6
 80049ee:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	68fa      	ldr	r2, [r7, #12]
 80049f6:	b2d2      	uxtb	r2, r2
 80049f8:	4611      	mov	r1, r2
 80049fa:	4618      	mov	r0, r3
 80049fc:	f004 fc81 	bl	8009302 <USB_HC_Halt>
  else
  {
    /* ... */
  }

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 8004a00:	68fb      	ldr	r3, [r7, #12]
 8004a02:	015a      	lsls	r2, r3, #5
 8004a04:	693b      	ldr	r3, [r7, #16]
 8004a06:	4413      	add	r3, r2
 8004a08:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004a0c:	689b      	ldr	r3, [r3, #8]
 8004a0e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004a12:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004a16:	d112      	bne.n	8004a3e <HCD_HC_IN_IRQHandler+0x204>
  {
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	68fa      	ldr	r2, [r7, #12]
 8004a1e:	b2d2      	uxtb	r2, r2
 8004a20:	4611      	mov	r1, r2
 8004a22:	4618      	mov	r0, r3
 8004a24:	f004 fc6d 	bl	8009302 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 8004a28:	68fb      	ldr	r3, [r7, #12]
 8004a2a:	015a      	lsls	r2, r3, #5
 8004a2c:	693b      	ldr	r3, [r7, #16]
 8004a2e:	4413      	add	r3, r2
 8004a30:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004a34:	461a      	mov	r2, r3
 8004a36:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004a3a:	6093      	str	r3, [r2, #8]
  }
  else
  {
    /* ... */
  }
}
 8004a3c:	e24e      	b.n	8004edc <HCD_HC_IN_IRQHandler+0x6a2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 8004a3e:	68fb      	ldr	r3, [r7, #12]
 8004a40:	015a      	lsls	r2, r3, #5
 8004a42:	693b      	ldr	r3, [r7, #16]
 8004a44:	4413      	add	r3, r2
 8004a46:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004a4a:	689b      	ldr	r3, [r3, #8]
 8004a4c:	f003 0301 	and.w	r3, r3, #1
 8004a50:	2b01      	cmp	r3, #1
 8004a52:	f040 80df 	bne.w	8004c14 <HCD_HC_IN_IRQHandler+0x3da>
    if (hhcd->Init.dma_enable != 0U)
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	691b      	ldr	r3, [r3, #16]
 8004a5a:	2b00      	cmp	r3, #0
 8004a5c:	d019      	beq.n	8004a92 <HCD_HC_IN_IRQHandler+0x258>
      hhcd->hc[ch_num].xfer_count = hhcd->hc[ch_num].XferSize - \
 8004a5e:	687a      	ldr	r2, [r7, #4]
 8004a60:	68fb      	ldr	r3, [r7, #12]
 8004a62:	212c      	movs	r1, #44	; 0x2c
 8004a64:	fb01 f303 	mul.w	r3, r1, r3
 8004a68:	4413      	add	r3, r2
 8004a6a:	3348      	adds	r3, #72	; 0x48
 8004a6c:	681a      	ldr	r2, [r3, #0]
                                    (USBx_HC(ch_num)->HCTSIZ & USB_OTG_HCTSIZ_XFRSIZ);
 8004a6e:	68fb      	ldr	r3, [r7, #12]
 8004a70:	0159      	lsls	r1, r3, #5
 8004a72:	693b      	ldr	r3, [r7, #16]
 8004a74:	440b      	add	r3, r1
 8004a76:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004a7a:	691b      	ldr	r3, [r3, #16]
 8004a7c:	f3c3 0312 	ubfx	r3, r3, #0, #19
      hhcd->hc[ch_num].xfer_count = hhcd->hc[ch_num].XferSize - \
 8004a80:	1ad2      	subs	r2, r2, r3
 8004a82:	6879      	ldr	r1, [r7, #4]
 8004a84:	68fb      	ldr	r3, [r7, #12]
 8004a86:	202c      	movs	r0, #44	; 0x2c
 8004a88:	fb00 f303 	mul.w	r3, r0, r3
 8004a8c:	440b      	add	r3, r1
 8004a8e:	3350      	adds	r3, #80	; 0x50
 8004a90:	601a      	str	r2, [r3, #0]
    hhcd->hc[ch_num].state = HC_XFRC;
 8004a92:	687a      	ldr	r2, [r7, #4]
 8004a94:	68fb      	ldr	r3, [r7, #12]
 8004a96:	212c      	movs	r1, #44	; 0x2c
 8004a98:	fb01 f303 	mul.w	r3, r1, r3
 8004a9c:	4413      	add	r3, r2
 8004a9e:	3361      	adds	r3, #97	; 0x61
 8004aa0:	2201      	movs	r2, #1
 8004aa2:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].ErrCnt = 0U;
 8004aa4:	687a      	ldr	r2, [r7, #4]
 8004aa6:	68fb      	ldr	r3, [r7, #12]
 8004aa8:	212c      	movs	r1, #44	; 0x2c
 8004aaa:	fb01 f303 	mul.w	r3, r1, r3
 8004aae:	4413      	add	r3, r2
 8004ab0:	335c      	adds	r3, #92	; 0x5c
 8004ab2:	2200      	movs	r2, #0
 8004ab4:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 8004ab6:	68fb      	ldr	r3, [r7, #12]
 8004ab8:	015a      	lsls	r2, r3, #5
 8004aba:	693b      	ldr	r3, [r7, #16]
 8004abc:	4413      	add	r3, r2
 8004abe:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004ac2:	461a      	mov	r2, r3
 8004ac4:	2301      	movs	r3, #1
 8004ac6:	6093      	str	r3, [r2, #8]
    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8004ac8:	687a      	ldr	r2, [r7, #4]
 8004aca:	68fb      	ldr	r3, [r7, #12]
 8004acc:	212c      	movs	r1, #44	; 0x2c
 8004ace:	fb01 f303 	mul.w	r3, r1, r3
 8004ad2:	4413      	add	r3, r2
 8004ad4:	333f      	adds	r3, #63	; 0x3f
 8004ad6:	781b      	ldrb	r3, [r3, #0]
 8004ad8:	2b00      	cmp	r3, #0
 8004ada:	d009      	beq.n	8004af0 <HCD_HC_IN_IRQHandler+0x2b6>
        (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK))
 8004adc:	687a      	ldr	r2, [r7, #4]
 8004ade:	68fb      	ldr	r3, [r7, #12]
 8004ae0:	212c      	movs	r1, #44	; 0x2c
 8004ae2:	fb01 f303 	mul.w	r3, r1, r3
 8004ae6:	4413      	add	r3, r2
 8004ae8:	333f      	adds	r3, #63	; 0x3f
 8004aea:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8004aec:	2b02      	cmp	r3, #2
 8004aee:	d111      	bne.n	8004b14 <HCD_HC_IN_IRQHandler+0x2da>
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	681b      	ldr	r3, [r3, #0]
 8004af4:	68fa      	ldr	r2, [r7, #12]
 8004af6:	b2d2      	uxtb	r2, r2
 8004af8:	4611      	mov	r1, r2
 8004afa:	4618      	mov	r0, r3
 8004afc:	f004 fc01 	bl	8009302 <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8004b00:	68fb      	ldr	r3, [r7, #12]
 8004b02:	015a      	lsls	r2, r3, #5
 8004b04:	693b      	ldr	r3, [r7, #16]
 8004b06:	4413      	add	r3, r2
 8004b08:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004b0c:	461a      	mov	r2, r3
 8004b0e:	2310      	movs	r3, #16
 8004b10:	6093      	str	r3, [r2, #8]
 8004b12:	e03a      	b.n	8004b8a <HCD_HC_IN_IRQHandler+0x350>
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_INTR) ||
 8004b14:	687a      	ldr	r2, [r7, #4]
 8004b16:	68fb      	ldr	r3, [r7, #12]
 8004b18:	212c      	movs	r1, #44	; 0x2c
 8004b1a:	fb01 f303 	mul.w	r3, r1, r3
 8004b1e:	4413      	add	r3, r2
 8004b20:	333f      	adds	r3, #63	; 0x3f
 8004b22:	781b      	ldrb	r3, [r3, #0]
 8004b24:	2b03      	cmp	r3, #3
 8004b26:	d009      	beq.n	8004b3c <HCD_HC_IN_IRQHandler+0x302>
             (hhcd->hc[ch_num].ep_type == EP_TYPE_ISOC))
 8004b28:	687a      	ldr	r2, [r7, #4]
 8004b2a:	68fb      	ldr	r3, [r7, #12]
 8004b2c:	212c      	movs	r1, #44	; 0x2c
 8004b2e:	fb01 f303 	mul.w	r3, r1, r3
 8004b32:	4413      	add	r3, r2
 8004b34:	333f      	adds	r3, #63	; 0x3f
 8004b36:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_INTR) ||
 8004b38:	2b01      	cmp	r3, #1
 8004b3a:	d126      	bne.n	8004b8a <HCD_HC_IN_IRQHandler+0x350>
      USBx_HC(ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 8004b3c:	68fb      	ldr	r3, [r7, #12]
 8004b3e:	015a      	lsls	r2, r3, #5
 8004b40:	693b      	ldr	r3, [r7, #16]
 8004b42:	4413      	add	r3, r2
 8004b44:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004b48:	681b      	ldr	r3, [r3, #0]
 8004b4a:	68fa      	ldr	r2, [r7, #12]
 8004b4c:	0151      	lsls	r1, r2, #5
 8004b4e:	693a      	ldr	r2, [r7, #16]
 8004b50:	440a      	add	r2, r1
 8004b52:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8004b56:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8004b5a:	6013      	str	r3, [r2, #0]
      hhcd->hc[ch_num].urb_state = URB_DONE;
 8004b5c:	687a      	ldr	r2, [r7, #4]
 8004b5e:	68fb      	ldr	r3, [r7, #12]
 8004b60:	212c      	movs	r1, #44	; 0x2c
 8004b62:	fb01 f303 	mul.w	r3, r1, r3
 8004b66:	4413      	add	r3, r2
 8004b68:	3360      	adds	r3, #96	; 0x60
 8004b6a:	2201      	movs	r2, #1
 8004b6c:	701a      	strb	r2, [r3, #0]
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8004b6e:	68fb      	ldr	r3, [r7, #12]
 8004b70:	b2d9      	uxtb	r1, r3
 8004b72:	687a      	ldr	r2, [r7, #4]
 8004b74:	68fb      	ldr	r3, [r7, #12]
 8004b76:	202c      	movs	r0, #44	; 0x2c
 8004b78:	fb00 f303 	mul.w	r3, r0, r3
 8004b7c:	4413      	add	r3, r2
 8004b7e:	3360      	adds	r3, #96	; 0x60
 8004b80:	781b      	ldrb	r3, [r3, #0]
 8004b82:	461a      	mov	r2, r3
 8004b84:	6878      	ldr	r0, [r7, #4]
 8004b86:	f006 fcad 	bl	800b4e4 <HAL_HCD_HC_NotifyURBChange_Callback>
    if (hhcd->Init.dma_enable == 1U)
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	691b      	ldr	r3, [r3, #16]
 8004b8e:	2b01      	cmp	r3, #1
 8004b90:	d12b      	bne.n	8004bea <HCD_HC_IN_IRQHandler+0x3b0>
      if (((hhcd->hc[ch_num].XferSize / hhcd->hc[ch_num].max_packet) & 1U) != 0U)
 8004b92:	687a      	ldr	r2, [r7, #4]
 8004b94:	68fb      	ldr	r3, [r7, #12]
 8004b96:	212c      	movs	r1, #44	; 0x2c
 8004b98:	fb01 f303 	mul.w	r3, r1, r3
 8004b9c:	4413      	add	r3, r2
 8004b9e:	3348      	adds	r3, #72	; 0x48
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	6879      	ldr	r1, [r7, #4]
 8004ba4:	68fa      	ldr	r2, [r7, #12]
 8004ba6:	202c      	movs	r0, #44	; 0x2c
 8004ba8:	fb00 f202 	mul.w	r2, r0, r2
 8004bac:	440a      	add	r2, r1
 8004bae:	3240      	adds	r2, #64	; 0x40
 8004bb0:	8812      	ldrh	r2, [r2, #0]
 8004bb2:	fbb3 f3f2 	udiv	r3, r3, r2
 8004bb6:	f003 0301 	and.w	r3, r3, #1
 8004bba:	2b00      	cmp	r3, #0
 8004bbc:	f000 818e 	beq.w	8004edc <HCD_HC_IN_IRQHandler+0x6a2>
        hhcd->hc[ch_num].toggle_in ^= 1U;
 8004bc0:	687a      	ldr	r2, [r7, #4]
 8004bc2:	68fb      	ldr	r3, [r7, #12]
 8004bc4:	212c      	movs	r1, #44	; 0x2c
 8004bc6:	fb01 f303 	mul.w	r3, r1, r3
 8004bca:	4413      	add	r3, r2
 8004bcc:	3354      	adds	r3, #84	; 0x54
 8004bce:	781b      	ldrb	r3, [r3, #0]
 8004bd0:	f083 0301 	eor.w	r3, r3, #1
 8004bd4:	b2d8      	uxtb	r0, r3
 8004bd6:	687a      	ldr	r2, [r7, #4]
 8004bd8:	68fb      	ldr	r3, [r7, #12]
 8004bda:	212c      	movs	r1, #44	; 0x2c
 8004bdc:	fb01 f303 	mul.w	r3, r1, r3
 8004be0:	4413      	add	r3, r2
 8004be2:	3354      	adds	r3, #84	; 0x54
 8004be4:	4602      	mov	r2, r0
 8004be6:	701a      	strb	r2, [r3, #0]
}
 8004be8:	e178      	b.n	8004edc <HCD_HC_IN_IRQHandler+0x6a2>
      hhcd->hc[ch_num].toggle_in ^= 1U;
 8004bea:	687a      	ldr	r2, [r7, #4]
 8004bec:	68fb      	ldr	r3, [r7, #12]
 8004bee:	212c      	movs	r1, #44	; 0x2c
 8004bf0:	fb01 f303 	mul.w	r3, r1, r3
 8004bf4:	4413      	add	r3, r2
 8004bf6:	3354      	adds	r3, #84	; 0x54
 8004bf8:	781b      	ldrb	r3, [r3, #0]
 8004bfa:	f083 0301 	eor.w	r3, r3, #1
 8004bfe:	b2d8      	uxtb	r0, r3
 8004c00:	687a      	ldr	r2, [r7, #4]
 8004c02:	68fb      	ldr	r3, [r7, #12]
 8004c04:	212c      	movs	r1, #44	; 0x2c
 8004c06:	fb01 f303 	mul.w	r3, r1, r3
 8004c0a:	4413      	add	r3, r2
 8004c0c:	3354      	adds	r3, #84	; 0x54
 8004c0e:	4602      	mov	r2, r0
 8004c10:	701a      	strb	r2, [r3, #0]
}
 8004c12:	e163      	b.n	8004edc <HCD_HC_IN_IRQHandler+0x6a2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 8004c14:	68fb      	ldr	r3, [r7, #12]
 8004c16:	015a      	lsls	r2, r3, #5
 8004c18:	693b      	ldr	r3, [r7, #16]
 8004c1a:	4413      	add	r3, r2
 8004c1c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004c20:	689b      	ldr	r3, [r3, #8]
 8004c22:	f003 0302 	and.w	r3, r3, #2
 8004c26:	2b02      	cmp	r3, #2
 8004c28:	f040 80f6 	bne.w	8004e18 <HCD_HC_IN_IRQHandler+0x5de>
    if (hhcd->hc[ch_num].state == HC_XFRC)
 8004c2c:	687a      	ldr	r2, [r7, #4]
 8004c2e:	68fb      	ldr	r3, [r7, #12]
 8004c30:	212c      	movs	r1, #44	; 0x2c
 8004c32:	fb01 f303 	mul.w	r3, r1, r3
 8004c36:	4413      	add	r3, r2
 8004c38:	3361      	adds	r3, #97	; 0x61
 8004c3a:	781b      	ldrb	r3, [r3, #0]
 8004c3c:	2b01      	cmp	r3, #1
 8004c3e:	d109      	bne.n	8004c54 <HCD_HC_IN_IRQHandler+0x41a>
      hhcd->hc[ch_num].urb_state = URB_DONE;
 8004c40:	687a      	ldr	r2, [r7, #4]
 8004c42:	68fb      	ldr	r3, [r7, #12]
 8004c44:	212c      	movs	r1, #44	; 0x2c
 8004c46:	fb01 f303 	mul.w	r3, r1, r3
 8004c4a:	4413      	add	r3, r2
 8004c4c:	3360      	adds	r3, #96	; 0x60
 8004c4e:	2201      	movs	r2, #1
 8004c50:	701a      	strb	r2, [r3, #0]
 8004c52:	e0c9      	b.n	8004de8 <HCD_HC_IN_IRQHandler+0x5ae>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 8004c54:	687a      	ldr	r2, [r7, #4]
 8004c56:	68fb      	ldr	r3, [r7, #12]
 8004c58:	212c      	movs	r1, #44	; 0x2c
 8004c5a:	fb01 f303 	mul.w	r3, r1, r3
 8004c5e:	4413      	add	r3, r2
 8004c60:	3361      	adds	r3, #97	; 0x61
 8004c62:	781b      	ldrb	r3, [r3, #0]
 8004c64:	2b05      	cmp	r3, #5
 8004c66:	d109      	bne.n	8004c7c <HCD_HC_IN_IRQHandler+0x442>
      hhcd->hc[ch_num].urb_state = URB_STALL;
 8004c68:	687a      	ldr	r2, [r7, #4]
 8004c6a:	68fb      	ldr	r3, [r7, #12]
 8004c6c:	212c      	movs	r1, #44	; 0x2c
 8004c6e:	fb01 f303 	mul.w	r3, r1, r3
 8004c72:	4413      	add	r3, r2
 8004c74:	3360      	adds	r3, #96	; 0x60
 8004c76:	2205      	movs	r2, #5
 8004c78:	701a      	strb	r2, [r3, #0]
 8004c7a:	e0b5      	b.n	8004de8 <HCD_HC_IN_IRQHandler+0x5ae>
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8004c7c:	687a      	ldr	r2, [r7, #4]
 8004c7e:	68fb      	ldr	r3, [r7, #12]
 8004c80:	212c      	movs	r1, #44	; 0x2c
 8004c82:	fb01 f303 	mul.w	r3, r1, r3
 8004c86:	4413      	add	r3, r2
 8004c88:	3361      	adds	r3, #97	; 0x61
 8004c8a:	781b      	ldrb	r3, [r3, #0]
 8004c8c:	2b06      	cmp	r3, #6
 8004c8e:	d009      	beq.n	8004ca4 <HCD_HC_IN_IRQHandler+0x46a>
             (hhcd->hc[ch_num].state == HC_DATATGLERR))
 8004c90:	687a      	ldr	r2, [r7, #4]
 8004c92:	68fb      	ldr	r3, [r7, #12]
 8004c94:	212c      	movs	r1, #44	; 0x2c
 8004c96:	fb01 f303 	mul.w	r3, r1, r3
 8004c9a:	4413      	add	r3, r2
 8004c9c:	3361      	adds	r3, #97	; 0x61
 8004c9e:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8004ca0:	2b08      	cmp	r3, #8
 8004ca2:	d150      	bne.n	8004d46 <HCD_HC_IN_IRQHandler+0x50c>
      hhcd->hc[ch_num].ErrCnt++;
 8004ca4:	687a      	ldr	r2, [r7, #4]
 8004ca6:	68fb      	ldr	r3, [r7, #12]
 8004ca8:	212c      	movs	r1, #44	; 0x2c
 8004caa:	fb01 f303 	mul.w	r3, r1, r3
 8004cae:	4413      	add	r3, r2
 8004cb0:	335c      	adds	r3, #92	; 0x5c
 8004cb2:	681b      	ldr	r3, [r3, #0]
 8004cb4:	1c5a      	adds	r2, r3, #1
 8004cb6:	6879      	ldr	r1, [r7, #4]
 8004cb8:	68fb      	ldr	r3, [r7, #12]
 8004cba:	202c      	movs	r0, #44	; 0x2c
 8004cbc:	fb00 f303 	mul.w	r3, r0, r3
 8004cc0:	440b      	add	r3, r1
 8004cc2:	335c      	adds	r3, #92	; 0x5c
 8004cc4:	601a      	str	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 8004cc6:	687a      	ldr	r2, [r7, #4]
 8004cc8:	68fb      	ldr	r3, [r7, #12]
 8004cca:	212c      	movs	r1, #44	; 0x2c
 8004ccc:	fb01 f303 	mul.w	r3, r1, r3
 8004cd0:	4413      	add	r3, r2
 8004cd2:	335c      	adds	r3, #92	; 0x5c
 8004cd4:	681b      	ldr	r3, [r3, #0]
 8004cd6:	2b02      	cmp	r3, #2
 8004cd8:	d912      	bls.n	8004d00 <HCD_HC_IN_IRQHandler+0x4c6>
        hhcd->hc[ch_num].ErrCnt = 0U;
 8004cda:	687a      	ldr	r2, [r7, #4]
 8004cdc:	68fb      	ldr	r3, [r7, #12]
 8004cde:	212c      	movs	r1, #44	; 0x2c
 8004ce0:	fb01 f303 	mul.w	r3, r1, r3
 8004ce4:	4413      	add	r3, r2
 8004ce6:	335c      	adds	r3, #92	; 0x5c
 8004ce8:	2200      	movs	r2, #0
 8004cea:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 8004cec:	687a      	ldr	r2, [r7, #4]
 8004cee:	68fb      	ldr	r3, [r7, #12]
 8004cf0:	212c      	movs	r1, #44	; 0x2c
 8004cf2:	fb01 f303 	mul.w	r3, r1, r3
 8004cf6:	4413      	add	r3, r2
 8004cf8:	3360      	adds	r3, #96	; 0x60
 8004cfa:	2204      	movs	r2, #4
 8004cfc:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 8004cfe:	e073      	b.n	8004de8 <HCD_HC_IN_IRQHandler+0x5ae>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8004d00:	687a      	ldr	r2, [r7, #4]
 8004d02:	68fb      	ldr	r3, [r7, #12]
 8004d04:	212c      	movs	r1, #44	; 0x2c
 8004d06:	fb01 f303 	mul.w	r3, r1, r3
 8004d0a:	4413      	add	r3, r2
 8004d0c:	3360      	adds	r3, #96	; 0x60
 8004d0e:	2202      	movs	r2, #2
 8004d10:	701a      	strb	r2, [r3, #0]
        tmpreg = USBx_HC(ch_num)->HCCHAR;
 8004d12:	68fb      	ldr	r3, [r7, #12]
 8004d14:	015a      	lsls	r2, r3, #5
 8004d16:	693b      	ldr	r3, [r7, #16]
 8004d18:	4413      	add	r3, r2
 8004d1a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004d1e:	681b      	ldr	r3, [r3, #0]
 8004d20:	60bb      	str	r3, [r7, #8]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8004d22:	68bb      	ldr	r3, [r7, #8]
 8004d24:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8004d28:	60bb      	str	r3, [r7, #8]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8004d2a:	68bb      	ldr	r3, [r7, #8]
 8004d2c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8004d30:	60bb      	str	r3, [r7, #8]
        USBx_HC(ch_num)->HCCHAR = tmpreg;
 8004d32:	68fb      	ldr	r3, [r7, #12]
 8004d34:	015a      	lsls	r2, r3, #5
 8004d36:	693b      	ldr	r3, [r7, #16]
 8004d38:	4413      	add	r3, r2
 8004d3a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004d3e:	461a      	mov	r2, r3
 8004d40:	68bb      	ldr	r3, [r7, #8]
 8004d42:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 8004d44:	e050      	b.n	8004de8 <HCD_HC_IN_IRQHandler+0x5ae>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 8004d46:	687a      	ldr	r2, [r7, #4]
 8004d48:	68fb      	ldr	r3, [r7, #12]
 8004d4a:	212c      	movs	r1, #44	; 0x2c
 8004d4c:	fb01 f303 	mul.w	r3, r1, r3
 8004d50:	4413      	add	r3, r2
 8004d52:	3361      	adds	r3, #97	; 0x61
 8004d54:	781b      	ldrb	r3, [r3, #0]
 8004d56:	2b03      	cmp	r3, #3
 8004d58:	d122      	bne.n	8004da0 <HCD_HC_IN_IRQHandler+0x566>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 8004d5a:	687a      	ldr	r2, [r7, #4]
 8004d5c:	68fb      	ldr	r3, [r7, #12]
 8004d5e:	212c      	movs	r1, #44	; 0x2c
 8004d60:	fb01 f303 	mul.w	r3, r1, r3
 8004d64:	4413      	add	r3, r2
 8004d66:	3360      	adds	r3, #96	; 0x60
 8004d68:	2202      	movs	r2, #2
 8004d6a:	701a      	strb	r2, [r3, #0]
      tmpreg = USBx_HC(ch_num)->HCCHAR;
 8004d6c:	68fb      	ldr	r3, [r7, #12]
 8004d6e:	015a      	lsls	r2, r3, #5
 8004d70:	693b      	ldr	r3, [r7, #16]
 8004d72:	4413      	add	r3, r2
 8004d74:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	60bb      	str	r3, [r7, #8]
      tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8004d7c:	68bb      	ldr	r3, [r7, #8]
 8004d7e:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8004d82:	60bb      	str	r3, [r7, #8]
      tmpreg |= USB_OTG_HCCHAR_CHENA;
 8004d84:	68bb      	ldr	r3, [r7, #8]
 8004d86:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8004d8a:	60bb      	str	r3, [r7, #8]
      USBx_HC(ch_num)->HCCHAR = tmpreg;
 8004d8c:	68fb      	ldr	r3, [r7, #12]
 8004d8e:	015a      	lsls	r2, r3, #5
 8004d90:	693b      	ldr	r3, [r7, #16]
 8004d92:	4413      	add	r3, r2
 8004d94:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004d98:	461a      	mov	r2, r3
 8004d9a:	68bb      	ldr	r3, [r7, #8]
 8004d9c:	6013      	str	r3, [r2, #0]
 8004d9e:	e023      	b.n	8004de8 <HCD_HC_IN_IRQHandler+0x5ae>
    else if (hhcd->hc[ch_num].state == HC_BBLERR)
 8004da0:	687a      	ldr	r2, [r7, #4]
 8004da2:	68fb      	ldr	r3, [r7, #12]
 8004da4:	212c      	movs	r1, #44	; 0x2c
 8004da6:	fb01 f303 	mul.w	r3, r1, r3
 8004daa:	4413      	add	r3, r2
 8004dac:	3361      	adds	r3, #97	; 0x61
 8004dae:	781b      	ldrb	r3, [r3, #0]
 8004db0:	2b07      	cmp	r3, #7
 8004db2:	d119      	bne.n	8004de8 <HCD_HC_IN_IRQHandler+0x5ae>
      hhcd->hc[ch_num].ErrCnt++;
 8004db4:	687a      	ldr	r2, [r7, #4]
 8004db6:	68fb      	ldr	r3, [r7, #12]
 8004db8:	212c      	movs	r1, #44	; 0x2c
 8004dba:	fb01 f303 	mul.w	r3, r1, r3
 8004dbe:	4413      	add	r3, r2
 8004dc0:	335c      	adds	r3, #92	; 0x5c
 8004dc2:	681b      	ldr	r3, [r3, #0]
 8004dc4:	1c5a      	adds	r2, r3, #1
 8004dc6:	6879      	ldr	r1, [r7, #4]
 8004dc8:	68fb      	ldr	r3, [r7, #12]
 8004dca:	202c      	movs	r0, #44	; 0x2c
 8004dcc:	fb00 f303 	mul.w	r3, r0, r3
 8004dd0:	440b      	add	r3, r1
 8004dd2:	335c      	adds	r3, #92	; 0x5c
 8004dd4:	601a      	str	r2, [r3, #0]
      hhcd->hc[ch_num].urb_state = URB_ERROR;
 8004dd6:	687a      	ldr	r2, [r7, #4]
 8004dd8:	68fb      	ldr	r3, [r7, #12]
 8004dda:	212c      	movs	r1, #44	; 0x2c
 8004ddc:	fb01 f303 	mul.w	r3, r1, r3
 8004de0:	4413      	add	r3, r2
 8004de2:	3360      	adds	r3, #96	; 0x60
 8004de4:	2204      	movs	r2, #4
 8004de6:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 8004de8:	68fb      	ldr	r3, [r7, #12]
 8004dea:	015a      	lsls	r2, r3, #5
 8004dec:	693b      	ldr	r3, [r7, #16]
 8004dee:	4413      	add	r3, r2
 8004df0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004df4:	461a      	mov	r2, r3
 8004df6:	2302      	movs	r3, #2
 8004df8:	6093      	str	r3, [r2, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8004dfa:	68fb      	ldr	r3, [r7, #12]
 8004dfc:	b2d9      	uxtb	r1, r3
 8004dfe:	687a      	ldr	r2, [r7, #4]
 8004e00:	68fb      	ldr	r3, [r7, #12]
 8004e02:	202c      	movs	r0, #44	; 0x2c
 8004e04:	fb00 f303 	mul.w	r3, r0, r3
 8004e08:	4413      	add	r3, r2
 8004e0a:	3360      	adds	r3, #96	; 0x60
 8004e0c:	781b      	ldrb	r3, [r3, #0]
 8004e0e:	461a      	mov	r2, r3
 8004e10:	6878      	ldr	r0, [r7, #4]
 8004e12:	f006 fb67 	bl	800b4e4 <HAL_HCD_HC_NotifyURBChange_Callback>
}
 8004e16:	e061      	b.n	8004edc <HCD_HC_IN_IRQHandler+0x6a2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 8004e18:	68fb      	ldr	r3, [r7, #12]
 8004e1a:	015a      	lsls	r2, r3, #5
 8004e1c:	693b      	ldr	r3, [r7, #16]
 8004e1e:	4413      	add	r3, r2
 8004e20:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004e24:	689b      	ldr	r3, [r3, #8]
 8004e26:	f003 0310 	and.w	r3, r3, #16
 8004e2a:	2b10      	cmp	r3, #16
 8004e2c:	d156      	bne.n	8004edc <HCD_HC_IN_IRQHandler+0x6a2>
    if (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR)
 8004e2e:	687a      	ldr	r2, [r7, #4]
 8004e30:	68fb      	ldr	r3, [r7, #12]
 8004e32:	212c      	movs	r1, #44	; 0x2c
 8004e34:	fb01 f303 	mul.w	r3, r1, r3
 8004e38:	4413      	add	r3, r2
 8004e3a:	333f      	adds	r3, #63	; 0x3f
 8004e3c:	781b      	ldrb	r3, [r3, #0]
 8004e3e:	2b03      	cmp	r3, #3
 8004e40:	d111      	bne.n	8004e66 <HCD_HC_IN_IRQHandler+0x62c>
      hhcd->hc[ch_num].ErrCnt = 0U;
 8004e42:	687a      	ldr	r2, [r7, #4]
 8004e44:	68fb      	ldr	r3, [r7, #12]
 8004e46:	212c      	movs	r1, #44	; 0x2c
 8004e48:	fb01 f303 	mul.w	r3, r1, r3
 8004e4c:	4413      	add	r3, r2
 8004e4e:	335c      	adds	r3, #92	; 0x5c
 8004e50:	2200      	movs	r2, #0
 8004e52:	601a      	str	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	681b      	ldr	r3, [r3, #0]
 8004e58:	68fa      	ldr	r2, [r7, #12]
 8004e5a:	b2d2      	uxtb	r2, r2
 8004e5c:	4611      	mov	r1, r2
 8004e5e:	4618      	mov	r0, r3
 8004e60:	f004 fa4f 	bl	8009302 <USB_HC_Halt>
 8004e64:	e031      	b.n	8004eca <HCD_HC_IN_IRQHandler+0x690>
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8004e66:	687a      	ldr	r2, [r7, #4]
 8004e68:	68fb      	ldr	r3, [r7, #12]
 8004e6a:	212c      	movs	r1, #44	; 0x2c
 8004e6c:	fb01 f303 	mul.w	r3, r1, r3
 8004e70:	4413      	add	r3, r2
 8004e72:	333f      	adds	r3, #63	; 0x3f
 8004e74:	781b      	ldrb	r3, [r3, #0]
 8004e76:	2b00      	cmp	r3, #0
 8004e78:	d009      	beq.n	8004e8e <HCD_HC_IN_IRQHandler+0x654>
             (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK))
 8004e7a:	687a      	ldr	r2, [r7, #4]
 8004e7c:	68fb      	ldr	r3, [r7, #12]
 8004e7e:	212c      	movs	r1, #44	; 0x2c
 8004e80:	fb01 f303 	mul.w	r3, r1, r3
 8004e84:	4413      	add	r3, r2
 8004e86:	333f      	adds	r3, #63	; 0x3f
 8004e88:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8004e8a:	2b02      	cmp	r3, #2
 8004e8c:	d11d      	bne.n	8004eca <HCD_HC_IN_IRQHandler+0x690>
      hhcd->hc[ch_num].ErrCnt = 0U;
 8004e8e:	687a      	ldr	r2, [r7, #4]
 8004e90:	68fb      	ldr	r3, [r7, #12]
 8004e92:	212c      	movs	r1, #44	; 0x2c
 8004e94:	fb01 f303 	mul.w	r3, r1, r3
 8004e98:	4413      	add	r3, r2
 8004e9a:	335c      	adds	r3, #92	; 0x5c
 8004e9c:	2200      	movs	r2, #0
 8004e9e:	601a      	str	r2, [r3, #0]
      if (hhcd->Init.dma_enable == 0U)
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	691b      	ldr	r3, [r3, #16]
 8004ea4:	2b00      	cmp	r3, #0
 8004ea6:	d110      	bne.n	8004eca <HCD_HC_IN_IRQHandler+0x690>
        hhcd->hc[ch_num].state = HC_NAK;
 8004ea8:	687a      	ldr	r2, [r7, #4]
 8004eaa:	68fb      	ldr	r3, [r7, #12]
 8004eac:	212c      	movs	r1, #44	; 0x2c
 8004eae:	fb01 f303 	mul.w	r3, r1, r3
 8004eb2:	4413      	add	r3, r2
 8004eb4:	3361      	adds	r3, #97	; 0x61
 8004eb6:	2203      	movs	r2, #3
 8004eb8:	701a      	strb	r2, [r3, #0]
        (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	681b      	ldr	r3, [r3, #0]
 8004ebe:	68fa      	ldr	r2, [r7, #12]
 8004ec0:	b2d2      	uxtb	r2, r2
 8004ec2:	4611      	mov	r1, r2
 8004ec4:	4618      	mov	r0, r3
 8004ec6:	f004 fa1c 	bl	8009302 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8004eca:	68fb      	ldr	r3, [r7, #12]
 8004ecc:	015a      	lsls	r2, r3, #5
 8004ece:	693b      	ldr	r3, [r7, #16]
 8004ed0:	4413      	add	r3, r2
 8004ed2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004ed6:	461a      	mov	r2, r3
 8004ed8:	2310      	movs	r3, #16
 8004eda:	6093      	str	r3, [r2, #8]
}
 8004edc:	bf00      	nop
 8004ede:	3718      	adds	r7, #24
 8004ee0:	46bd      	mov	sp, r7
 8004ee2:	bd80      	pop	{r7, pc}

08004ee4 <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8004ee4:	b580      	push	{r7, lr}
 8004ee6:	b088      	sub	sp, #32
 8004ee8:	af00      	add	r7, sp, #0
 8004eea:	6078      	str	r0, [r7, #4]
 8004eec:	460b      	mov	r3, r1
 8004eee:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	681b      	ldr	r3, [r3, #0]
 8004ef4:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004ef6:	69fb      	ldr	r3, [r7, #28]
 8004ef8:	61bb      	str	r3, [r7, #24]
  uint32_t ch_num = (uint32_t)chnum;
 8004efa:	78fb      	ldrb	r3, [r7, #3]
 8004efc:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t num_packets;

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 8004efe:	697b      	ldr	r3, [r7, #20]
 8004f00:	015a      	lsls	r2, r3, #5
 8004f02:	69bb      	ldr	r3, [r7, #24]
 8004f04:	4413      	add	r3, r2
 8004f06:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004f0a:	689b      	ldr	r3, [r3, #8]
 8004f0c:	f003 0304 	and.w	r3, r3, #4
 8004f10:	2b04      	cmp	r3, #4
 8004f12:	d11a      	bne.n	8004f4a <HCD_HC_OUT_IRQHandler+0x66>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 8004f14:	697b      	ldr	r3, [r7, #20]
 8004f16:	015a      	lsls	r2, r3, #5
 8004f18:	69bb      	ldr	r3, [r7, #24]
 8004f1a:	4413      	add	r3, r2
 8004f1c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004f20:	461a      	mov	r2, r3
 8004f22:	2304      	movs	r3, #4
 8004f24:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XACTERR;
 8004f26:	687a      	ldr	r2, [r7, #4]
 8004f28:	697b      	ldr	r3, [r7, #20]
 8004f2a:	212c      	movs	r1, #44	; 0x2c
 8004f2c:	fb01 f303 	mul.w	r3, r1, r3
 8004f30:	4413      	add	r3, r2
 8004f32:	3361      	adds	r3, #97	; 0x61
 8004f34:	2206      	movs	r2, #6
 8004f36:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	681b      	ldr	r3, [r3, #0]
 8004f3c:	697a      	ldr	r2, [r7, #20]
 8004f3e:	b2d2      	uxtb	r2, r2
 8004f40:	4611      	mov	r1, r2
 8004f42:	4618      	mov	r0, r3
 8004f44:	f004 f9dd 	bl	8009302 <USB_HC_Halt>
  }
  else
  {
    /* ... */
  }
}
 8004f48:	e331      	b.n	80055ae <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 8004f4a:	697b      	ldr	r3, [r7, #20]
 8004f4c:	015a      	lsls	r2, r3, #5
 8004f4e:	69bb      	ldr	r3, [r7, #24]
 8004f50:	4413      	add	r3, r2
 8004f52:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004f56:	689b      	ldr	r3, [r3, #8]
 8004f58:	f003 0320 	and.w	r3, r3, #32
 8004f5c:	2b20      	cmp	r3, #32
 8004f5e:	d12e      	bne.n	8004fbe <HCD_HC_OUT_IRQHandler+0xda>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 8004f60:	697b      	ldr	r3, [r7, #20]
 8004f62:	015a      	lsls	r2, r3, #5
 8004f64:	69bb      	ldr	r3, [r7, #24]
 8004f66:	4413      	add	r3, r2
 8004f68:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004f6c:	461a      	mov	r2, r3
 8004f6e:	2320      	movs	r3, #32
 8004f70:	6093      	str	r3, [r2, #8]
    if (hhcd->hc[ch_num].do_ping == 1U)
 8004f72:	687a      	ldr	r2, [r7, #4]
 8004f74:	697b      	ldr	r3, [r7, #20]
 8004f76:	212c      	movs	r1, #44	; 0x2c
 8004f78:	fb01 f303 	mul.w	r3, r1, r3
 8004f7c:	4413      	add	r3, r2
 8004f7e:	333d      	adds	r3, #61	; 0x3d
 8004f80:	781b      	ldrb	r3, [r3, #0]
 8004f82:	2b01      	cmp	r3, #1
 8004f84:	f040 8313 	bne.w	80055ae <HCD_HC_OUT_IRQHandler+0x6ca>
      hhcd->hc[ch_num].do_ping = 0U;
 8004f88:	687a      	ldr	r2, [r7, #4]
 8004f8a:	697b      	ldr	r3, [r7, #20]
 8004f8c:	212c      	movs	r1, #44	; 0x2c
 8004f8e:	fb01 f303 	mul.w	r3, r1, r3
 8004f92:	4413      	add	r3, r2
 8004f94:	333d      	adds	r3, #61	; 0x3d
 8004f96:	2200      	movs	r2, #0
 8004f98:	701a      	strb	r2, [r3, #0]
      hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8004f9a:	687a      	ldr	r2, [r7, #4]
 8004f9c:	697b      	ldr	r3, [r7, #20]
 8004f9e:	212c      	movs	r1, #44	; 0x2c
 8004fa0:	fb01 f303 	mul.w	r3, r1, r3
 8004fa4:	4413      	add	r3, r2
 8004fa6:	3360      	adds	r3, #96	; 0x60
 8004fa8:	2202      	movs	r2, #2
 8004faa:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	681b      	ldr	r3, [r3, #0]
 8004fb0:	697a      	ldr	r2, [r7, #20]
 8004fb2:	b2d2      	uxtb	r2, r2
 8004fb4:	4611      	mov	r1, r2
 8004fb6:	4618      	mov	r0, r3
 8004fb8:	f004 f9a3 	bl	8009302 <USB_HC_Halt>
}
 8004fbc:	e2f7      	b.n	80055ae <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 8004fbe:	697b      	ldr	r3, [r7, #20]
 8004fc0:	015a      	lsls	r2, r3, #5
 8004fc2:	69bb      	ldr	r3, [r7, #24]
 8004fc4:	4413      	add	r3, r2
 8004fc6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004fca:	689b      	ldr	r3, [r3, #8]
 8004fcc:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004fd0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004fd4:	d112      	bne.n	8004ffc <HCD_HC_OUT_IRQHandler+0x118>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 8004fd6:	697b      	ldr	r3, [r7, #20]
 8004fd8:	015a      	lsls	r2, r3, #5
 8004fda:	69bb      	ldr	r3, [r7, #24]
 8004fdc:	4413      	add	r3, r2
 8004fde:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004fe2:	461a      	mov	r2, r3
 8004fe4:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004fe8:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	681b      	ldr	r3, [r3, #0]
 8004fee:	697a      	ldr	r2, [r7, #20]
 8004ff0:	b2d2      	uxtb	r2, r2
 8004ff2:	4611      	mov	r1, r2
 8004ff4:	4618      	mov	r0, r3
 8004ff6:	f004 f984 	bl	8009302 <USB_HC_Halt>
}
 8004ffa:	e2d8      	b.n	80055ae <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 8004ffc:	697b      	ldr	r3, [r7, #20]
 8004ffe:	015a      	lsls	r2, r3, #5
 8005000:	69bb      	ldr	r3, [r7, #24]
 8005002:	4413      	add	r3, r2
 8005004:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005008:	689b      	ldr	r3, [r3, #8]
 800500a:	f003 0301 	and.w	r3, r3, #1
 800500e:	2b01      	cmp	r3, #1
 8005010:	d140      	bne.n	8005094 <HCD_HC_OUT_IRQHandler+0x1b0>
    hhcd->hc[ch_num].ErrCnt = 0U;
 8005012:	687a      	ldr	r2, [r7, #4]
 8005014:	697b      	ldr	r3, [r7, #20]
 8005016:	212c      	movs	r1, #44	; 0x2c
 8005018:	fb01 f303 	mul.w	r3, r1, r3
 800501c:	4413      	add	r3, r2
 800501e:	335c      	adds	r3, #92	; 0x5c
 8005020:	2200      	movs	r2, #0
 8005022:	601a      	str	r2, [r3, #0]
    if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NYET) == USB_OTG_HCINT_NYET)
 8005024:	697b      	ldr	r3, [r7, #20]
 8005026:	015a      	lsls	r2, r3, #5
 8005028:	69bb      	ldr	r3, [r7, #24]
 800502a:	4413      	add	r3, r2
 800502c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005030:	689b      	ldr	r3, [r3, #8]
 8005032:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005036:	2b40      	cmp	r3, #64	; 0x40
 8005038:	d111      	bne.n	800505e <HCD_HC_OUT_IRQHandler+0x17a>
      hhcd->hc[ch_num].do_ping = 1U;
 800503a:	687a      	ldr	r2, [r7, #4]
 800503c:	697b      	ldr	r3, [r7, #20]
 800503e:	212c      	movs	r1, #44	; 0x2c
 8005040:	fb01 f303 	mul.w	r3, r1, r3
 8005044:	4413      	add	r3, r2
 8005046:	333d      	adds	r3, #61	; 0x3d
 8005048:	2201      	movs	r2, #1
 800504a:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NYET);
 800504c:	697b      	ldr	r3, [r7, #20]
 800504e:	015a      	lsls	r2, r3, #5
 8005050:	69bb      	ldr	r3, [r7, #24]
 8005052:	4413      	add	r3, r2
 8005054:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005058:	461a      	mov	r2, r3
 800505a:	2340      	movs	r3, #64	; 0x40
 800505c:	6093      	str	r3, [r2, #8]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 800505e:	697b      	ldr	r3, [r7, #20]
 8005060:	015a      	lsls	r2, r3, #5
 8005062:	69bb      	ldr	r3, [r7, #24]
 8005064:	4413      	add	r3, r2
 8005066:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800506a:	461a      	mov	r2, r3
 800506c:	2301      	movs	r3, #1
 800506e:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XFRC;
 8005070:	687a      	ldr	r2, [r7, #4]
 8005072:	697b      	ldr	r3, [r7, #20]
 8005074:	212c      	movs	r1, #44	; 0x2c
 8005076:	fb01 f303 	mul.w	r3, r1, r3
 800507a:	4413      	add	r3, r2
 800507c:	3361      	adds	r3, #97	; 0x61
 800507e:	2201      	movs	r2, #1
 8005080:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	681b      	ldr	r3, [r3, #0]
 8005086:	697a      	ldr	r2, [r7, #20]
 8005088:	b2d2      	uxtb	r2, r2
 800508a:	4611      	mov	r1, r2
 800508c:	4618      	mov	r0, r3
 800508e:	f004 f938 	bl	8009302 <USB_HC_Halt>
}
 8005092:	e28c      	b.n	80055ae <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NYET) == USB_OTG_HCINT_NYET)
 8005094:	697b      	ldr	r3, [r7, #20]
 8005096:	015a      	lsls	r2, r3, #5
 8005098:	69bb      	ldr	r3, [r7, #24]
 800509a:	4413      	add	r3, r2
 800509c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80050a0:	689b      	ldr	r3, [r3, #8]
 80050a2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80050a6:	2b40      	cmp	r3, #64	; 0x40
 80050a8:	d12c      	bne.n	8005104 <HCD_HC_OUT_IRQHandler+0x220>
    hhcd->hc[ch_num].state = HC_NYET;
 80050aa:	687a      	ldr	r2, [r7, #4]
 80050ac:	697b      	ldr	r3, [r7, #20]
 80050ae:	212c      	movs	r1, #44	; 0x2c
 80050b0:	fb01 f303 	mul.w	r3, r1, r3
 80050b4:	4413      	add	r3, r2
 80050b6:	3361      	adds	r3, #97	; 0x61
 80050b8:	2204      	movs	r2, #4
 80050ba:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = 1U;
 80050bc:	687a      	ldr	r2, [r7, #4]
 80050be:	697b      	ldr	r3, [r7, #20]
 80050c0:	212c      	movs	r1, #44	; 0x2c
 80050c2:	fb01 f303 	mul.w	r3, r1, r3
 80050c6:	4413      	add	r3, r2
 80050c8:	333d      	adds	r3, #61	; 0x3d
 80050ca:	2201      	movs	r2, #1
 80050cc:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].ErrCnt = 0U;
 80050ce:	687a      	ldr	r2, [r7, #4]
 80050d0:	697b      	ldr	r3, [r7, #20]
 80050d2:	212c      	movs	r1, #44	; 0x2c
 80050d4:	fb01 f303 	mul.w	r3, r1, r3
 80050d8:	4413      	add	r3, r2
 80050da:	335c      	adds	r3, #92	; 0x5c
 80050dc:	2200      	movs	r2, #0
 80050de:	601a      	str	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	681b      	ldr	r3, [r3, #0]
 80050e4:	697a      	ldr	r2, [r7, #20]
 80050e6:	b2d2      	uxtb	r2, r2
 80050e8:	4611      	mov	r1, r2
 80050ea:	4618      	mov	r0, r3
 80050ec:	f004 f909 	bl	8009302 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NYET);
 80050f0:	697b      	ldr	r3, [r7, #20]
 80050f2:	015a      	lsls	r2, r3, #5
 80050f4:	69bb      	ldr	r3, [r7, #24]
 80050f6:	4413      	add	r3, r2
 80050f8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80050fc:	461a      	mov	r2, r3
 80050fe:	2340      	movs	r3, #64	; 0x40
 8005100:	6093      	str	r3, [r2, #8]
}
 8005102:	e254      	b.n	80055ae <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 8005104:	697b      	ldr	r3, [r7, #20]
 8005106:	015a      	lsls	r2, r3, #5
 8005108:	69bb      	ldr	r3, [r7, #24]
 800510a:	4413      	add	r3, r2
 800510c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005110:	689b      	ldr	r3, [r3, #8]
 8005112:	f003 0308 	and.w	r3, r3, #8
 8005116:	2b08      	cmp	r3, #8
 8005118:	d11a      	bne.n	8005150 <HCD_HC_OUT_IRQHandler+0x26c>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 800511a:	697b      	ldr	r3, [r7, #20]
 800511c:	015a      	lsls	r2, r3, #5
 800511e:	69bb      	ldr	r3, [r7, #24]
 8005120:	4413      	add	r3, r2
 8005122:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005126:	461a      	mov	r2, r3
 8005128:	2308      	movs	r3, #8
 800512a:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_STALL;
 800512c:	687a      	ldr	r2, [r7, #4]
 800512e:	697b      	ldr	r3, [r7, #20]
 8005130:	212c      	movs	r1, #44	; 0x2c
 8005132:	fb01 f303 	mul.w	r3, r1, r3
 8005136:	4413      	add	r3, r2
 8005138:	3361      	adds	r3, #97	; 0x61
 800513a:	2205      	movs	r2, #5
 800513c:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	681b      	ldr	r3, [r3, #0]
 8005142:	697a      	ldr	r2, [r7, #20]
 8005144:	b2d2      	uxtb	r2, r2
 8005146:	4611      	mov	r1, r2
 8005148:	4618      	mov	r0, r3
 800514a:	f004 f8da 	bl	8009302 <USB_HC_Halt>
}
 800514e:	e22e      	b.n	80055ae <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 8005150:	697b      	ldr	r3, [r7, #20]
 8005152:	015a      	lsls	r2, r3, #5
 8005154:	69bb      	ldr	r3, [r7, #24]
 8005156:	4413      	add	r3, r2
 8005158:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800515c:	689b      	ldr	r3, [r3, #8]
 800515e:	f003 0310 	and.w	r3, r3, #16
 8005162:	2b10      	cmp	r3, #16
 8005164:	d140      	bne.n	80051e8 <HCD_HC_OUT_IRQHandler+0x304>
    hhcd->hc[ch_num].ErrCnt = 0U;
 8005166:	687a      	ldr	r2, [r7, #4]
 8005168:	697b      	ldr	r3, [r7, #20]
 800516a:	212c      	movs	r1, #44	; 0x2c
 800516c:	fb01 f303 	mul.w	r3, r1, r3
 8005170:	4413      	add	r3, r2
 8005172:	335c      	adds	r3, #92	; 0x5c
 8005174:	2200      	movs	r2, #0
 8005176:	601a      	str	r2, [r3, #0]
    hhcd->hc[ch_num].state = HC_NAK;
 8005178:	687a      	ldr	r2, [r7, #4]
 800517a:	697b      	ldr	r3, [r7, #20]
 800517c:	212c      	movs	r1, #44	; 0x2c
 800517e:	fb01 f303 	mul.w	r3, r1, r3
 8005182:	4413      	add	r3, r2
 8005184:	3361      	adds	r3, #97	; 0x61
 8005186:	2203      	movs	r2, #3
 8005188:	701a      	strb	r2, [r3, #0]
    if (hhcd->hc[ch_num].do_ping == 0U)
 800518a:	687a      	ldr	r2, [r7, #4]
 800518c:	697b      	ldr	r3, [r7, #20]
 800518e:	212c      	movs	r1, #44	; 0x2c
 8005190:	fb01 f303 	mul.w	r3, r1, r3
 8005194:	4413      	add	r3, r2
 8005196:	333d      	adds	r3, #61	; 0x3d
 8005198:	781b      	ldrb	r3, [r3, #0]
 800519a:	2b00      	cmp	r3, #0
 800519c:	d112      	bne.n	80051c4 <HCD_HC_OUT_IRQHandler+0x2e0>
      if (hhcd->hc[ch_num].speed == HCD_DEVICE_SPEED_HIGH)
 800519e:	687a      	ldr	r2, [r7, #4]
 80051a0:	697b      	ldr	r3, [r7, #20]
 80051a2:	212c      	movs	r1, #44	; 0x2c
 80051a4:	fb01 f303 	mul.w	r3, r1, r3
 80051a8:	4413      	add	r3, r2
 80051aa:	333c      	adds	r3, #60	; 0x3c
 80051ac:	781b      	ldrb	r3, [r3, #0]
 80051ae:	2b00      	cmp	r3, #0
 80051b0:	d108      	bne.n	80051c4 <HCD_HC_OUT_IRQHandler+0x2e0>
        hhcd->hc[ch_num].do_ping = 1U;
 80051b2:	687a      	ldr	r2, [r7, #4]
 80051b4:	697b      	ldr	r3, [r7, #20]
 80051b6:	212c      	movs	r1, #44	; 0x2c
 80051b8:	fb01 f303 	mul.w	r3, r1, r3
 80051bc:	4413      	add	r3, r2
 80051be:	333d      	adds	r3, #61	; 0x3d
 80051c0:	2201      	movs	r2, #1
 80051c2:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	681b      	ldr	r3, [r3, #0]
 80051c8:	697a      	ldr	r2, [r7, #20]
 80051ca:	b2d2      	uxtb	r2, r2
 80051cc:	4611      	mov	r1, r2
 80051ce:	4618      	mov	r0, r3
 80051d0:	f004 f897 	bl	8009302 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 80051d4:	697b      	ldr	r3, [r7, #20]
 80051d6:	015a      	lsls	r2, r3, #5
 80051d8:	69bb      	ldr	r3, [r7, #24]
 80051da:	4413      	add	r3, r2
 80051dc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80051e0:	461a      	mov	r2, r3
 80051e2:	2310      	movs	r3, #16
 80051e4:	6093      	str	r3, [r2, #8]
}
 80051e6:	e1e2      	b.n	80055ae <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 80051e8:	697b      	ldr	r3, [r7, #20]
 80051ea:	015a      	lsls	r2, r3, #5
 80051ec:	69bb      	ldr	r3, [r7, #24]
 80051ee:	4413      	add	r3, r2
 80051f0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80051f4:	689b      	ldr	r3, [r3, #8]
 80051f6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80051fa:	2b80      	cmp	r3, #128	; 0x80
 80051fc:	d164      	bne.n	80052c8 <HCD_HC_OUT_IRQHandler+0x3e4>
    if (hhcd->Init.dma_enable == 0U)
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	691b      	ldr	r3, [r3, #16]
 8005202:	2b00      	cmp	r3, #0
 8005204:	d111      	bne.n	800522a <HCD_HC_OUT_IRQHandler+0x346>
      hhcd->hc[ch_num].state = HC_XACTERR;
 8005206:	687a      	ldr	r2, [r7, #4]
 8005208:	697b      	ldr	r3, [r7, #20]
 800520a:	212c      	movs	r1, #44	; 0x2c
 800520c:	fb01 f303 	mul.w	r3, r1, r3
 8005210:	4413      	add	r3, r2
 8005212:	3361      	adds	r3, #97	; 0x61
 8005214:	2206      	movs	r2, #6
 8005216:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	681b      	ldr	r3, [r3, #0]
 800521c:	697a      	ldr	r2, [r7, #20]
 800521e:	b2d2      	uxtb	r2, r2
 8005220:	4611      	mov	r1, r2
 8005222:	4618      	mov	r0, r3
 8005224:	f004 f86d 	bl	8009302 <USB_HC_Halt>
 8005228:	e044      	b.n	80052b4 <HCD_HC_OUT_IRQHandler+0x3d0>
      hhcd->hc[ch_num].ErrCnt++;
 800522a:	687a      	ldr	r2, [r7, #4]
 800522c:	697b      	ldr	r3, [r7, #20]
 800522e:	212c      	movs	r1, #44	; 0x2c
 8005230:	fb01 f303 	mul.w	r3, r1, r3
 8005234:	4413      	add	r3, r2
 8005236:	335c      	adds	r3, #92	; 0x5c
 8005238:	681b      	ldr	r3, [r3, #0]
 800523a:	1c5a      	adds	r2, r3, #1
 800523c:	6879      	ldr	r1, [r7, #4]
 800523e:	697b      	ldr	r3, [r7, #20]
 8005240:	202c      	movs	r0, #44	; 0x2c
 8005242:	fb00 f303 	mul.w	r3, r0, r3
 8005246:	440b      	add	r3, r1
 8005248:	335c      	adds	r3, #92	; 0x5c
 800524a:	601a      	str	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 800524c:	687a      	ldr	r2, [r7, #4]
 800524e:	697b      	ldr	r3, [r7, #20]
 8005250:	212c      	movs	r1, #44	; 0x2c
 8005252:	fb01 f303 	mul.w	r3, r1, r3
 8005256:	4413      	add	r3, r2
 8005258:	335c      	adds	r3, #92	; 0x5c
 800525a:	681b      	ldr	r3, [r3, #0]
 800525c:	2b02      	cmp	r3, #2
 800525e:	d920      	bls.n	80052a2 <HCD_HC_OUT_IRQHandler+0x3be>
        hhcd->hc[ch_num].ErrCnt = 0U;
 8005260:	687a      	ldr	r2, [r7, #4]
 8005262:	697b      	ldr	r3, [r7, #20]
 8005264:	212c      	movs	r1, #44	; 0x2c
 8005266:	fb01 f303 	mul.w	r3, r1, r3
 800526a:	4413      	add	r3, r2
 800526c:	335c      	adds	r3, #92	; 0x5c
 800526e:	2200      	movs	r2, #0
 8005270:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 8005272:	687a      	ldr	r2, [r7, #4]
 8005274:	697b      	ldr	r3, [r7, #20]
 8005276:	212c      	movs	r1, #44	; 0x2c
 8005278:	fb01 f303 	mul.w	r3, r1, r3
 800527c:	4413      	add	r3, r2
 800527e:	3360      	adds	r3, #96	; 0x60
 8005280:	2204      	movs	r2, #4
 8005282:	701a      	strb	r2, [r3, #0]
        HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8005284:	697b      	ldr	r3, [r7, #20]
 8005286:	b2d9      	uxtb	r1, r3
 8005288:	687a      	ldr	r2, [r7, #4]
 800528a:	697b      	ldr	r3, [r7, #20]
 800528c:	202c      	movs	r0, #44	; 0x2c
 800528e:	fb00 f303 	mul.w	r3, r0, r3
 8005292:	4413      	add	r3, r2
 8005294:	3360      	adds	r3, #96	; 0x60
 8005296:	781b      	ldrb	r3, [r3, #0]
 8005298:	461a      	mov	r2, r3
 800529a:	6878      	ldr	r0, [r7, #4]
 800529c:	f006 f922 	bl	800b4e4 <HAL_HCD_HC_NotifyURBChange_Callback>
 80052a0:	e008      	b.n	80052b4 <HCD_HC_OUT_IRQHandler+0x3d0>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 80052a2:	687a      	ldr	r2, [r7, #4]
 80052a4:	697b      	ldr	r3, [r7, #20]
 80052a6:	212c      	movs	r1, #44	; 0x2c
 80052a8:	fb01 f303 	mul.w	r3, r1, r3
 80052ac:	4413      	add	r3, r2
 80052ae:	3360      	adds	r3, #96	; 0x60
 80052b0:	2202      	movs	r2, #2
 80052b2:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 80052b4:	697b      	ldr	r3, [r7, #20]
 80052b6:	015a      	lsls	r2, r3, #5
 80052b8:	69bb      	ldr	r3, [r7, #24]
 80052ba:	4413      	add	r3, r2
 80052bc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80052c0:	461a      	mov	r2, r3
 80052c2:	2380      	movs	r3, #128	; 0x80
 80052c4:	6093      	str	r3, [r2, #8]
}
 80052c6:	e172      	b.n	80055ae <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 80052c8:	697b      	ldr	r3, [r7, #20]
 80052ca:	015a      	lsls	r2, r3, #5
 80052cc:	69bb      	ldr	r3, [r7, #24]
 80052ce:	4413      	add	r3, r2
 80052d0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80052d4:	689b      	ldr	r3, [r3, #8]
 80052d6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80052da:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80052de:	d11b      	bne.n	8005318 <HCD_HC_OUT_IRQHandler+0x434>
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 80052e0:	687a      	ldr	r2, [r7, #4]
 80052e2:	697b      	ldr	r3, [r7, #20]
 80052e4:	212c      	movs	r1, #44	; 0x2c
 80052e6:	fb01 f303 	mul.w	r3, r1, r3
 80052ea:	4413      	add	r3, r2
 80052ec:	3361      	adds	r3, #97	; 0x61
 80052ee:	2208      	movs	r2, #8
 80052f0:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	681b      	ldr	r3, [r3, #0]
 80052f6:	697a      	ldr	r2, [r7, #20]
 80052f8:	b2d2      	uxtb	r2, r2
 80052fa:	4611      	mov	r1, r2
 80052fc:	4618      	mov	r0, r3
 80052fe:	f004 f800 	bl	8009302 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 8005302:	697b      	ldr	r3, [r7, #20]
 8005304:	015a      	lsls	r2, r3, #5
 8005306:	69bb      	ldr	r3, [r7, #24]
 8005308:	4413      	add	r3, r2
 800530a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800530e:	461a      	mov	r2, r3
 8005310:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005314:	6093      	str	r3, [r2, #8]
}
 8005316:	e14a      	b.n	80055ae <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 8005318:	697b      	ldr	r3, [r7, #20]
 800531a:	015a      	lsls	r2, r3, #5
 800531c:	69bb      	ldr	r3, [r7, #24]
 800531e:	4413      	add	r3, r2
 8005320:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005324:	689b      	ldr	r3, [r3, #8]
 8005326:	f003 0302 	and.w	r3, r3, #2
 800532a:	2b02      	cmp	r3, #2
 800532c:	f040 813f 	bne.w	80055ae <HCD_HC_OUT_IRQHandler+0x6ca>
    if (hhcd->hc[ch_num].state == HC_XFRC)
 8005330:	687a      	ldr	r2, [r7, #4]
 8005332:	697b      	ldr	r3, [r7, #20]
 8005334:	212c      	movs	r1, #44	; 0x2c
 8005336:	fb01 f303 	mul.w	r3, r1, r3
 800533a:	4413      	add	r3, r2
 800533c:	3361      	adds	r3, #97	; 0x61
 800533e:	781b      	ldrb	r3, [r3, #0]
 8005340:	2b01      	cmp	r3, #1
 8005342:	d17d      	bne.n	8005440 <HCD_HC_OUT_IRQHandler+0x55c>
      hhcd->hc[ch_num].urb_state  = URB_DONE;
 8005344:	687a      	ldr	r2, [r7, #4]
 8005346:	697b      	ldr	r3, [r7, #20]
 8005348:	212c      	movs	r1, #44	; 0x2c
 800534a:	fb01 f303 	mul.w	r3, r1, r3
 800534e:	4413      	add	r3, r2
 8005350:	3360      	adds	r3, #96	; 0x60
 8005352:	2201      	movs	r2, #1
 8005354:	701a      	strb	r2, [r3, #0]
      if ((hhcd->hc[ch_num].ep_type == EP_TYPE_BULK) ||
 8005356:	687a      	ldr	r2, [r7, #4]
 8005358:	697b      	ldr	r3, [r7, #20]
 800535a:	212c      	movs	r1, #44	; 0x2c
 800535c:	fb01 f303 	mul.w	r3, r1, r3
 8005360:	4413      	add	r3, r2
 8005362:	333f      	adds	r3, #63	; 0x3f
 8005364:	781b      	ldrb	r3, [r3, #0]
 8005366:	2b02      	cmp	r3, #2
 8005368:	d00a      	beq.n	8005380 <HCD_HC_OUT_IRQHandler+0x49c>
          (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR))
 800536a:	687a      	ldr	r2, [r7, #4]
 800536c:	697b      	ldr	r3, [r7, #20]
 800536e:	212c      	movs	r1, #44	; 0x2c
 8005370:	fb01 f303 	mul.w	r3, r1, r3
 8005374:	4413      	add	r3, r2
 8005376:	333f      	adds	r3, #63	; 0x3f
 8005378:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[ch_num].ep_type == EP_TYPE_BULK) ||
 800537a:	2b03      	cmp	r3, #3
 800537c:	f040 8100 	bne.w	8005580 <HCD_HC_OUT_IRQHandler+0x69c>
        if (hhcd->Init.dma_enable == 0U)
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	691b      	ldr	r3, [r3, #16]
 8005384:	2b00      	cmp	r3, #0
 8005386:	d113      	bne.n	80053b0 <HCD_HC_OUT_IRQHandler+0x4cc>
          hhcd->hc[ch_num].toggle_out ^= 1U;
 8005388:	687a      	ldr	r2, [r7, #4]
 800538a:	697b      	ldr	r3, [r7, #20]
 800538c:	212c      	movs	r1, #44	; 0x2c
 800538e:	fb01 f303 	mul.w	r3, r1, r3
 8005392:	4413      	add	r3, r2
 8005394:	3355      	adds	r3, #85	; 0x55
 8005396:	781b      	ldrb	r3, [r3, #0]
 8005398:	f083 0301 	eor.w	r3, r3, #1
 800539c:	b2d8      	uxtb	r0, r3
 800539e:	687a      	ldr	r2, [r7, #4]
 80053a0:	697b      	ldr	r3, [r7, #20]
 80053a2:	212c      	movs	r1, #44	; 0x2c
 80053a4:	fb01 f303 	mul.w	r3, r1, r3
 80053a8:	4413      	add	r3, r2
 80053aa:	3355      	adds	r3, #85	; 0x55
 80053ac:	4602      	mov	r2, r0
 80053ae:	701a      	strb	r2, [r3, #0]
        if ((hhcd->Init.dma_enable == 1U) && (hhcd->hc[ch_num].xfer_len > 0U))
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	691b      	ldr	r3, [r3, #16]
 80053b4:	2b01      	cmp	r3, #1
 80053b6:	f040 80e3 	bne.w	8005580 <HCD_HC_OUT_IRQHandler+0x69c>
 80053ba:	687a      	ldr	r2, [r7, #4]
 80053bc:	697b      	ldr	r3, [r7, #20]
 80053be:	212c      	movs	r1, #44	; 0x2c
 80053c0:	fb01 f303 	mul.w	r3, r1, r3
 80053c4:	4413      	add	r3, r2
 80053c6:	334c      	adds	r3, #76	; 0x4c
 80053c8:	681b      	ldr	r3, [r3, #0]
 80053ca:	2b00      	cmp	r3, #0
 80053cc:	f000 80d8 	beq.w	8005580 <HCD_HC_OUT_IRQHandler+0x69c>
          num_packets = (hhcd->hc[ch_num].xfer_len + hhcd->hc[ch_num].max_packet - 1U) / hhcd->hc[ch_num].max_packet;
 80053d0:	687a      	ldr	r2, [r7, #4]
 80053d2:	697b      	ldr	r3, [r7, #20]
 80053d4:	212c      	movs	r1, #44	; 0x2c
 80053d6:	fb01 f303 	mul.w	r3, r1, r3
 80053da:	4413      	add	r3, r2
 80053dc:	334c      	adds	r3, #76	; 0x4c
 80053de:	681b      	ldr	r3, [r3, #0]
 80053e0:	6879      	ldr	r1, [r7, #4]
 80053e2:	697a      	ldr	r2, [r7, #20]
 80053e4:	202c      	movs	r0, #44	; 0x2c
 80053e6:	fb00 f202 	mul.w	r2, r0, r2
 80053ea:	440a      	add	r2, r1
 80053ec:	3240      	adds	r2, #64	; 0x40
 80053ee:	8812      	ldrh	r2, [r2, #0]
 80053f0:	4413      	add	r3, r2
 80053f2:	3b01      	subs	r3, #1
 80053f4:	6879      	ldr	r1, [r7, #4]
 80053f6:	697a      	ldr	r2, [r7, #20]
 80053f8:	202c      	movs	r0, #44	; 0x2c
 80053fa:	fb00 f202 	mul.w	r2, r0, r2
 80053fe:	440a      	add	r2, r1
 8005400:	3240      	adds	r2, #64	; 0x40
 8005402:	8812      	ldrh	r2, [r2, #0]
 8005404:	fbb3 f3f2 	udiv	r3, r3, r2
 8005408:	60fb      	str	r3, [r7, #12]
          if ((num_packets & 1U) != 0U)
 800540a:	68fb      	ldr	r3, [r7, #12]
 800540c:	f003 0301 	and.w	r3, r3, #1
 8005410:	2b00      	cmp	r3, #0
 8005412:	f000 80b5 	beq.w	8005580 <HCD_HC_OUT_IRQHandler+0x69c>
            hhcd->hc[ch_num].toggle_out ^= 1U;
 8005416:	687a      	ldr	r2, [r7, #4]
 8005418:	697b      	ldr	r3, [r7, #20]
 800541a:	212c      	movs	r1, #44	; 0x2c
 800541c:	fb01 f303 	mul.w	r3, r1, r3
 8005420:	4413      	add	r3, r2
 8005422:	3355      	adds	r3, #85	; 0x55
 8005424:	781b      	ldrb	r3, [r3, #0]
 8005426:	f083 0301 	eor.w	r3, r3, #1
 800542a:	b2d8      	uxtb	r0, r3
 800542c:	687a      	ldr	r2, [r7, #4]
 800542e:	697b      	ldr	r3, [r7, #20]
 8005430:	212c      	movs	r1, #44	; 0x2c
 8005432:	fb01 f303 	mul.w	r3, r1, r3
 8005436:	4413      	add	r3, r2
 8005438:	3355      	adds	r3, #85	; 0x55
 800543a:	4602      	mov	r2, r0
 800543c:	701a      	strb	r2, [r3, #0]
 800543e:	e09f      	b.n	8005580 <HCD_HC_OUT_IRQHandler+0x69c>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 8005440:	687a      	ldr	r2, [r7, #4]
 8005442:	697b      	ldr	r3, [r7, #20]
 8005444:	212c      	movs	r1, #44	; 0x2c
 8005446:	fb01 f303 	mul.w	r3, r1, r3
 800544a:	4413      	add	r3, r2
 800544c:	3361      	adds	r3, #97	; 0x61
 800544e:	781b      	ldrb	r3, [r3, #0]
 8005450:	2b03      	cmp	r3, #3
 8005452:	d109      	bne.n	8005468 <HCD_HC_OUT_IRQHandler+0x584>
      hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8005454:	687a      	ldr	r2, [r7, #4]
 8005456:	697b      	ldr	r3, [r7, #20]
 8005458:	212c      	movs	r1, #44	; 0x2c
 800545a:	fb01 f303 	mul.w	r3, r1, r3
 800545e:	4413      	add	r3, r2
 8005460:	3360      	adds	r3, #96	; 0x60
 8005462:	2202      	movs	r2, #2
 8005464:	701a      	strb	r2, [r3, #0]
 8005466:	e08b      	b.n	8005580 <HCD_HC_OUT_IRQHandler+0x69c>
    else if (hhcd->hc[ch_num].state == HC_NYET)
 8005468:	687a      	ldr	r2, [r7, #4]
 800546a:	697b      	ldr	r3, [r7, #20]
 800546c:	212c      	movs	r1, #44	; 0x2c
 800546e:	fb01 f303 	mul.w	r3, r1, r3
 8005472:	4413      	add	r3, r2
 8005474:	3361      	adds	r3, #97	; 0x61
 8005476:	781b      	ldrb	r3, [r3, #0]
 8005478:	2b04      	cmp	r3, #4
 800547a:	d109      	bne.n	8005490 <HCD_HC_OUT_IRQHandler+0x5ac>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 800547c:	687a      	ldr	r2, [r7, #4]
 800547e:	697b      	ldr	r3, [r7, #20]
 8005480:	212c      	movs	r1, #44	; 0x2c
 8005482:	fb01 f303 	mul.w	r3, r1, r3
 8005486:	4413      	add	r3, r2
 8005488:	3360      	adds	r3, #96	; 0x60
 800548a:	2202      	movs	r2, #2
 800548c:	701a      	strb	r2, [r3, #0]
 800548e:	e077      	b.n	8005580 <HCD_HC_OUT_IRQHandler+0x69c>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 8005490:	687a      	ldr	r2, [r7, #4]
 8005492:	697b      	ldr	r3, [r7, #20]
 8005494:	212c      	movs	r1, #44	; 0x2c
 8005496:	fb01 f303 	mul.w	r3, r1, r3
 800549a:	4413      	add	r3, r2
 800549c:	3361      	adds	r3, #97	; 0x61
 800549e:	781b      	ldrb	r3, [r3, #0]
 80054a0:	2b05      	cmp	r3, #5
 80054a2:	d109      	bne.n	80054b8 <HCD_HC_OUT_IRQHandler+0x5d4>
      hhcd->hc[ch_num].urb_state  = URB_STALL;
 80054a4:	687a      	ldr	r2, [r7, #4]
 80054a6:	697b      	ldr	r3, [r7, #20]
 80054a8:	212c      	movs	r1, #44	; 0x2c
 80054aa:	fb01 f303 	mul.w	r3, r1, r3
 80054ae:	4413      	add	r3, r2
 80054b0:	3360      	adds	r3, #96	; 0x60
 80054b2:	2205      	movs	r2, #5
 80054b4:	701a      	strb	r2, [r3, #0]
 80054b6:	e063      	b.n	8005580 <HCD_HC_OUT_IRQHandler+0x69c>
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 80054b8:	687a      	ldr	r2, [r7, #4]
 80054ba:	697b      	ldr	r3, [r7, #20]
 80054bc:	212c      	movs	r1, #44	; 0x2c
 80054be:	fb01 f303 	mul.w	r3, r1, r3
 80054c2:	4413      	add	r3, r2
 80054c4:	3361      	adds	r3, #97	; 0x61
 80054c6:	781b      	ldrb	r3, [r3, #0]
 80054c8:	2b06      	cmp	r3, #6
 80054ca:	d009      	beq.n	80054e0 <HCD_HC_OUT_IRQHandler+0x5fc>
             (hhcd->hc[ch_num].state == HC_DATATGLERR))
 80054cc:	687a      	ldr	r2, [r7, #4]
 80054ce:	697b      	ldr	r3, [r7, #20]
 80054d0:	212c      	movs	r1, #44	; 0x2c
 80054d2:	fb01 f303 	mul.w	r3, r1, r3
 80054d6:	4413      	add	r3, r2
 80054d8:	3361      	adds	r3, #97	; 0x61
 80054da:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 80054dc:	2b08      	cmp	r3, #8
 80054de:	d14f      	bne.n	8005580 <HCD_HC_OUT_IRQHandler+0x69c>
      hhcd->hc[ch_num].ErrCnt++;
 80054e0:	687a      	ldr	r2, [r7, #4]
 80054e2:	697b      	ldr	r3, [r7, #20]
 80054e4:	212c      	movs	r1, #44	; 0x2c
 80054e6:	fb01 f303 	mul.w	r3, r1, r3
 80054ea:	4413      	add	r3, r2
 80054ec:	335c      	adds	r3, #92	; 0x5c
 80054ee:	681b      	ldr	r3, [r3, #0]
 80054f0:	1c5a      	adds	r2, r3, #1
 80054f2:	6879      	ldr	r1, [r7, #4]
 80054f4:	697b      	ldr	r3, [r7, #20]
 80054f6:	202c      	movs	r0, #44	; 0x2c
 80054f8:	fb00 f303 	mul.w	r3, r0, r3
 80054fc:	440b      	add	r3, r1
 80054fe:	335c      	adds	r3, #92	; 0x5c
 8005500:	601a      	str	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 8005502:	687a      	ldr	r2, [r7, #4]
 8005504:	697b      	ldr	r3, [r7, #20]
 8005506:	212c      	movs	r1, #44	; 0x2c
 8005508:	fb01 f303 	mul.w	r3, r1, r3
 800550c:	4413      	add	r3, r2
 800550e:	335c      	adds	r3, #92	; 0x5c
 8005510:	681b      	ldr	r3, [r3, #0]
 8005512:	2b02      	cmp	r3, #2
 8005514:	d912      	bls.n	800553c <HCD_HC_OUT_IRQHandler+0x658>
        hhcd->hc[ch_num].ErrCnt = 0U;
 8005516:	687a      	ldr	r2, [r7, #4]
 8005518:	697b      	ldr	r3, [r7, #20]
 800551a:	212c      	movs	r1, #44	; 0x2c
 800551c:	fb01 f303 	mul.w	r3, r1, r3
 8005520:	4413      	add	r3, r2
 8005522:	335c      	adds	r3, #92	; 0x5c
 8005524:	2200      	movs	r2, #0
 8005526:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 8005528:	687a      	ldr	r2, [r7, #4]
 800552a:	697b      	ldr	r3, [r7, #20]
 800552c:	212c      	movs	r1, #44	; 0x2c
 800552e:	fb01 f303 	mul.w	r3, r1, r3
 8005532:	4413      	add	r3, r2
 8005534:	3360      	adds	r3, #96	; 0x60
 8005536:	2204      	movs	r2, #4
 8005538:	701a      	strb	r2, [r3, #0]
 800553a:	e021      	b.n	8005580 <HCD_HC_OUT_IRQHandler+0x69c>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 800553c:	687a      	ldr	r2, [r7, #4]
 800553e:	697b      	ldr	r3, [r7, #20]
 8005540:	212c      	movs	r1, #44	; 0x2c
 8005542:	fb01 f303 	mul.w	r3, r1, r3
 8005546:	4413      	add	r3, r2
 8005548:	3360      	adds	r3, #96	; 0x60
 800554a:	2202      	movs	r2, #2
 800554c:	701a      	strb	r2, [r3, #0]
        tmpreg = USBx_HC(ch_num)->HCCHAR;
 800554e:	697b      	ldr	r3, [r7, #20]
 8005550:	015a      	lsls	r2, r3, #5
 8005552:	69bb      	ldr	r3, [r7, #24]
 8005554:	4413      	add	r3, r2
 8005556:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800555a:	681b      	ldr	r3, [r3, #0]
 800555c:	613b      	str	r3, [r7, #16]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800555e:	693b      	ldr	r3, [r7, #16]
 8005560:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8005564:	613b      	str	r3, [r7, #16]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8005566:	693b      	ldr	r3, [r7, #16]
 8005568:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800556c:	613b      	str	r3, [r7, #16]
        USBx_HC(ch_num)->HCCHAR = tmpreg;
 800556e:	697b      	ldr	r3, [r7, #20]
 8005570:	015a      	lsls	r2, r3, #5
 8005572:	69bb      	ldr	r3, [r7, #24]
 8005574:	4413      	add	r3, r2
 8005576:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800557a:	461a      	mov	r2, r3
 800557c:	693b      	ldr	r3, [r7, #16]
 800557e:	6013      	str	r3, [r2, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 8005580:	697b      	ldr	r3, [r7, #20]
 8005582:	015a      	lsls	r2, r3, #5
 8005584:	69bb      	ldr	r3, [r7, #24]
 8005586:	4413      	add	r3, r2
 8005588:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800558c:	461a      	mov	r2, r3
 800558e:	2302      	movs	r3, #2
 8005590:	6093      	str	r3, [r2, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8005592:	697b      	ldr	r3, [r7, #20]
 8005594:	b2d9      	uxtb	r1, r3
 8005596:	687a      	ldr	r2, [r7, #4]
 8005598:	697b      	ldr	r3, [r7, #20]
 800559a:	202c      	movs	r0, #44	; 0x2c
 800559c:	fb00 f303 	mul.w	r3, r0, r3
 80055a0:	4413      	add	r3, r2
 80055a2:	3360      	adds	r3, #96	; 0x60
 80055a4:	781b      	ldrb	r3, [r3, #0]
 80055a6:	461a      	mov	r2, r3
 80055a8:	6878      	ldr	r0, [r7, #4]
 80055aa:	f005 ff9b 	bl	800b4e4 <HAL_HCD_HC_NotifyURBChange_Callback>
}
 80055ae:	bf00      	nop
 80055b0:	3720      	adds	r7, #32
 80055b2:	46bd      	mov	sp, r7
 80055b4:	bd80      	pop	{r7, pc}

080055b6 <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 80055b6:	b580      	push	{r7, lr}
 80055b8:	b08a      	sub	sp, #40	; 0x28
 80055ba:	af00      	add	r7, sp, #0
 80055bc:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	681b      	ldr	r3, [r3, #0]
 80055c2:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t USBx_BASE = (uint32_t)USBx;
 80055c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80055c6:	623b      	str	r3, [r7, #32]
  uint32_t GrxstspReg;
  uint32_t xferSizePktCnt;
  uint32_t tmpreg;
  uint32_t ch_num;

  GrxstspReg = hhcd->Instance->GRXSTSP;
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	681b      	ldr	r3, [r3, #0]
 80055cc:	6a1b      	ldr	r3, [r3, #32]
 80055ce:	61fb      	str	r3, [r7, #28]
  ch_num = GrxstspReg & USB_OTG_GRXSTSP_EPNUM;
 80055d0:	69fb      	ldr	r3, [r7, #28]
 80055d2:	f003 030f 	and.w	r3, r3, #15
 80055d6:	61bb      	str	r3, [r7, #24]
  pktsts = (GrxstspReg & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 80055d8:	69fb      	ldr	r3, [r7, #28]
 80055da:	0c5b      	lsrs	r3, r3, #17
 80055dc:	f003 030f 	and.w	r3, r3, #15
 80055e0:	617b      	str	r3, [r7, #20]
  pktcnt = (GrxstspReg & USB_OTG_GRXSTSP_BCNT) >> 4;
 80055e2:	69fb      	ldr	r3, [r7, #28]
 80055e4:	091b      	lsrs	r3, r3, #4
 80055e6:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80055ea:	613b      	str	r3, [r7, #16]

  switch (pktsts)
 80055ec:	697b      	ldr	r3, [r7, #20]
 80055ee:	2b02      	cmp	r3, #2
 80055f0:	d004      	beq.n	80055fc <HCD_RXQLVL_IRQHandler+0x46>
 80055f2:	697b      	ldr	r3, [r7, #20]
 80055f4:	2b05      	cmp	r3, #5
 80055f6:	f000 80a9 	beq.w	800574c <HCD_RXQLVL_IRQHandler+0x196>
      break;

    case GRXSTS_PKTSTS_IN_XFER_COMP:
    case GRXSTS_PKTSTS_CH_HALTED:
    default:
      break;
 80055fa:	e0aa      	b.n	8005752 <HCD_RXQLVL_IRQHandler+0x19c>
      if ((pktcnt > 0U) && (hhcd->hc[ch_num].xfer_buff != (void *)0))
 80055fc:	693b      	ldr	r3, [r7, #16]
 80055fe:	2b00      	cmp	r3, #0
 8005600:	f000 80a6 	beq.w	8005750 <HCD_RXQLVL_IRQHandler+0x19a>
 8005604:	687a      	ldr	r2, [r7, #4]
 8005606:	69bb      	ldr	r3, [r7, #24]
 8005608:	212c      	movs	r1, #44	; 0x2c
 800560a:	fb01 f303 	mul.w	r3, r1, r3
 800560e:	4413      	add	r3, r2
 8005610:	3344      	adds	r3, #68	; 0x44
 8005612:	681b      	ldr	r3, [r3, #0]
 8005614:	2b00      	cmp	r3, #0
 8005616:	f000 809b 	beq.w	8005750 <HCD_RXQLVL_IRQHandler+0x19a>
        if ((hhcd->hc[ch_num].xfer_count + pktcnt) <= hhcd->hc[ch_num].xfer_len)
 800561a:	687a      	ldr	r2, [r7, #4]
 800561c:	69bb      	ldr	r3, [r7, #24]
 800561e:	212c      	movs	r1, #44	; 0x2c
 8005620:	fb01 f303 	mul.w	r3, r1, r3
 8005624:	4413      	add	r3, r2
 8005626:	3350      	adds	r3, #80	; 0x50
 8005628:	681a      	ldr	r2, [r3, #0]
 800562a:	693b      	ldr	r3, [r7, #16]
 800562c:	441a      	add	r2, r3
 800562e:	6879      	ldr	r1, [r7, #4]
 8005630:	69bb      	ldr	r3, [r7, #24]
 8005632:	202c      	movs	r0, #44	; 0x2c
 8005634:	fb00 f303 	mul.w	r3, r0, r3
 8005638:	440b      	add	r3, r1
 800563a:	334c      	adds	r3, #76	; 0x4c
 800563c:	681b      	ldr	r3, [r3, #0]
 800563e:	429a      	cmp	r2, r3
 8005640:	d87a      	bhi.n	8005738 <HCD_RXQLVL_IRQHandler+0x182>
          (void)USB_ReadPacket(hhcd->Instance,
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	6818      	ldr	r0, [r3, #0]
 8005646:	687a      	ldr	r2, [r7, #4]
 8005648:	69bb      	ldr	r3, [r7, #24]
 800564a:	212c      	movs	r1, #44	; 0x2c
 800564c:	fb01 f303 	mul.w	r3, r1, r3
 8005650:	4413      	add	r3, r2
 8005652:	3344      	adds	r3, #68	; 0x44
 8005654:	681b      	ldr	r3, [r3, #0]
 8005656:	693a      	ldr	r2, [r7, #16]
 8005658:	b292      	uxth	r2, r2
 800565a:	4619      	mov	r1, r3
 800565c:	f003 f9a8 	bl	80089b0 <USB_ReadPacket>
          hhcd->hc[ch_num].xfer_buff += pktcnt;
 8005660:	687a      	ldr	r2, [r7, #4]
 8005662:	69bb      	ldr	r3, [r7, #24]
 8005664:	212c      	movs	r1, #44	; 0x2c
 8005666:	fb01 f303 	mul.w	r3, r1, r3
 800566a:	4413      	add	r3, r2
 800566c:	3344      	adds	r3, #68	; 0x44
 800566e:	681a      	ldr	r2, [r3, #0]
 8005670:	693b      	ldr	r3, [r7, #16]
 8005672:	441a      	add	r2, r3
 8005674:	6879      	ldr	r1, [r7, #4]
 8005676:	69bb      	ldr	r3, [r7, #24]
 8005678:	202c      	movs	r0, #44	; 0x2c
 800567a:	fb00 f303 	mul.w	r3, r0, r3
 800567e:	440b      	add	r3, r1
 8005680:	3344      	adds	r3, #68	; 0x44
 8005682:	601a      	str	r2, [r3, #0]
          hhcd->hc[ch_num].xfer_count += pktcnt;
 8005684:	687a      	ldr	r2, [r7, #4]
 8005686:	69bb      	ldr	r3, [r7, #24]
 8005688:	212c      	movs	r1, #44	; 0x2c
 800568a:	fb01 f303 	mul.w	r3, r1, r3
 800568e:	4413      	add	r3, r2
 8005690:	3350      	adds	r3, #80	; 0x50
 8005692:	681a      	ldr	r2, [r3, #0]
 8005694:	693b      	ldr	r3, [r7, #16]
 8005696:	441a      	add	r2, r3
 8005698:	6879      	ldr	r1, [r7, #4]
 800569a:	69bb      	ldr	r3, [r7, #24]
 800569c:	202c      	movs	r0, #44	; 0x2c
 800569e:	fb00 f303 	mul.w	r3, r0, r3
 80056a2:	440b      	add	r3, r1
 80056a4:	3350      	adds	r3, #80	; 0x50
 80056a6:	601a      	str	r2, [r3, #0]
          xferSizePktCnt = (USBx_HC(ch_num)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) >> 19;
 80056a8:	69bb      	ldr	r3, [r7, #24]
 80056aa:	015a      	lsls	r2, r3, #5
 80056ac:	6a3b      	ldr	r3, [r7, #32]
 80056ae:	4413      	add	r3, r2
 80056b0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80056b4:	691b      	ldr	r3, [r3, #16]
 80056b6:	0cdb      	lsrs	r3, r3, #19
 80056b8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80056bc:	60fb      	str	r3, [r7, #12]
          if ((hhcd->hc[ch_num].max_packet == pktcnt) && (xferSizePktCnt > 0U))
 80056be:	687a      	ldr	r2, [r7, #4]
 80056c0:	69bb      	ldr	r3, [r7, #24]
 80056c2:	212c      	movs	r1, #44	; 0x2c
 80056c4:	fb01 f303 	mul.w	r3, r1, r3
 80056c8:	4413      	add	r3, r2
 80056ca:	3340      	adds	r3, #64	; 0x40
 80056cc:	881b      	ldrh	r3, [r3, #0]
 80056ce:	461a      	mov	r2, r3
 80056d0:	693b      	ldr	r3, [r7, #16]
 80056d2:	4293      	cmp	r3, r2
 80056d4:	d13c      	bne.n	8005750 <HCD_RXQLVL_IRQHandler+0x19a>
 80056d6:	68fb      	ldr	r3, [r7, #12]
 80056d8:	2b00      	cmp	r3, #0
 80056da:	d039      	beq.n	8005750 <HCD_RXQLVL_IRQHandler+0x19a>
            tmpreg = USBx_HC(ch_num)->HCCHAR;
 80056dc:	69bb      	ldr	r3, [r7, #24]
 80056de:	015a      	lsls	r2, r3, #5
 80056e0:	6a3b      	ldr	r3, [r7, #32]
 80056e2:	4413      	add	r3, r2
 80056e4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80056e8:	681b      	ldr	r3, [r3, #0]
 80056ea:	60bb      	str	r3, [r7, #8]
            tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80056ec:	68bb      	ldr	r3, [r7, #8]
 80056ee:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80056f2:	60bb      	str	r3, [r7, #8]
            tmpreg |= USB_OTG_HCCHAR_CHENA;
 80056f4:	68bb      	ldr	r3, [r7, #8]
 80056f6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80056fa:	60bb      	str	r3, [r7, #8]
            USBx_HC(ch_num)->HCCHAR = tmpreg;
 80056fc:	69bb      	ldr	r3, [r7, #24]
 80056fe:	015a      	lsls	r2, r3, #5
 8005700:	6a3b      	ldr	r3, [r7, #32]
 8005702:	4413      	add	r3, r2
 8005704:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005708:	461a      	mov	r2, r3
 800570a:	68bb      	ldr	r3, [r7, #8]
 800570c:	6013      	str	r3, [r2, #0]
            hhcd->hc[ch_num].toggle_in ^= 1U;
 800570e:	687a      	ldr	r2, [r7, #4]
 8005710:	69bb      	ldr	r3, [r7, #24]
 8005712:	212c      	movs	r1, #44	; 0x2c
 8005714:	fb01 f303 	mul.w	r3, r1, r3
 8005718:	4413      	add	r3, r2
 800571a:	3354      	adds	r3, #84	; 0x54
 800571c:	781b      	ldrb	r3, [r3, #0]
 800571e:	f083 0301 	eor.w	r3, r3, #1
 8005722:	b2d8      	uxtb	r0, r3
 8005724:	687a      	ldr	r2, [r7, #4]
 8005726:	69bb      	ldr	r3, [r7, #24]
 8005728:	212c      	movs	r1, #44	; 0x2c
 800572a:	fb01 f303 	mul.w	r3, r1, r3
 800572e:	4413      	add	r3, r2
 8005730:	3354      	adds	r3, #84	; 0x54
 8005732:	4602      	mov	r2, r0
 8005734:	701a      	strb	r2, [r3, #0]
      break;
 8005736:	e00b      	b.n	8005750 <HCD_RXQLVL_IRQHandler+0x19a>
          hhcd->hc[ch_num].urb_state = URB_ERROR;
 8005738:	687a      	ldr	r2, [r7, #4]
 800573a:	69bb      	ldr	r3, [r7, #24]
 800573c:	212c      	movs	r1, #44	; 0x2c
 800573e:	fb01 f303 	mul.w	r3, r1, r3
 8005742:	4413      	add	r3, r2
 8005744:	3360      	adds	r3, #96	; 0x60
 8005746:	2204      	movs	r2, #4
 8005748:	701a      	strb	r2, [r3, #0]
      break;
 800574a:	e001      	b.n	8005750 <HCD_RXQLVL_IRQHandler+0x19a>
      break;
 800574c:	bf00      	nop
 800574e:	e000      	b.n	8005752 <HCD_RXQLVL_IRQHandler+0x19c>
      break;
 8005750:	bf00      	nop
  }
}
 8005752:	bf00      	nop
 8005754:	3728      	adds	r7, #40	; 0x28
 8005756:	46bd      	mov	sp, r7
 8005758:	bd80      	pop	{r7, pc}

0800575a <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 800575a:	b580      	push	{r7, lr}
 800575c:	b086      	sub	sp, #24
 800575e:	af00      	add	r7, sp, #0
 8005760:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	681b      	ldr	r3, [r3, #0]
 8005766:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005768:	697b      	ldr	r3, [r7, #20]
 800576a:	613b      	str	r3, [r7, #16]
  __IO uint32_t hprt0;
  __IO uint32_t hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 800576c:	693b      	ldr	r3, [r7, #16]
 800576e:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8005772:	681b      	ldr	r3, [r3, #0]
 8005774:	60fb      	str	r3, [r7, #12]
  hprt0_dup = USBx_HPRT0;
 8005776:	693b      	ldr	r3, [r7, #16]
 8005778:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 800577c:	681b      	ldr	r3, [r3, #0]
 800577e:	60bb      	str	r3, [r7, #8]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 8005780:	68bb      	ldr	r3, [r7, #8]
 8005782:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8005786:	60bb      	str	r3, [r7, #8]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 8005788:	68fb      	ldr	r3, [r7, #12]
 800578a:	f003 0302 	and.w	r3, r3, #2
 800578e:	2b02      	cmp	r3, #2
 8005790:	d10b      	bne.n	80057aa <HCD_Port_IRQHandler+0x50>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 8005792:	68fb      	ldr	r3, [r7, #12]
 8005794:	f003 0301 	and.w	r3, r3, #1
 8005798:	2b01      	cmp	r3, #1
 800579a:	d102      	bne.n	80057a2 <HCD_Port_IRQHandler+0x48>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
 800579c:	6878      	ldr	r0, [r7, #4]
 800579e:	f005 fe85 	bl	800b4ac <HAL_HCD_Connect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup |= USB_OTG_HPRT_PCDET;
 80057a2:	68bb      	ldr	r3, [r7, #8]
 80057a4:	f043 0302 	orr.w	r3, r3, #2
 80057a8:	60bb      	str	r3, [r7, #8]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 80057aa:	68fb      	ldr	r3, [r7, #12]
 80057ac:	f003 0308 	and.w	r3, r3, #8
 80057b0:	2b08      	cmp	r3, #8
 80057b2:	d132      	bne.n	800581a <HCD_Port_IRQHandler+0xc0>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 80057b4:	68bb      	ldr	r3, [r7, #8]
 80057b6:	f043 0308 	orr.w	r3, r3, #8
 80057ba:	60bb      	str	r3, [r7, #8]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 80057bc:	68fb      	ldr	r3, [r7, #12]
 80057be:	f003 0304 	and.w	r3, r3, #4
 80057c2:	2b04      	cmp	r3, #4
 80057c4:	d126      	bne.n	8005814 <HCD_Port_IRQHandler+0xba>
    {
      if (hhcd->Init.phy_itface  == USB_OTG_EMBEDDED_PHY)
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	699b      	ldr	r3, [r3, #24]
 80057ca:	2b02      	cmp	r3, #2
 80057cc:	d113      	bne.n	80057f6 <HCD_Port_IRQHandler+0x9c>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 80057ce:	68fb      	ldr	r3, [r7, #12]
 80057d0:	f403 23c0 	and.w	r3, r3, #393216	; 0x60000
 80057d4:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80057d8:	d106      	bne.n	80057e8 <HCD_Port_IRQHandler+0x8e>
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	681b      	ldr	r3, [r3, #0]
 80057de:	2102      	movs	r1, #2
 80057e0:	4618      	mov	r0, r3
 80057e2:	f003 fa53 	bl	8008c8c <USB_InitFSLSPClkSel>
 80057e6:	e011      	b.n	800580c <HCD_Port_IRQHandler+0xb2>
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	681b      	ldr	r3, [r3, #0]
 80057ec:	2101      	movs	r1, #1
 80057ee:	4618      	mov	r0, r3
 80057f0:	f003 fa4c 	bl	8008c8c <USB_InitFSLSPClkSel>
 80057f4:	e00a      	b.n	800580c <HCD_Port_IRQHandler+0xb2>
        }
      }
      else
      {
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	68db      	ldr	r3, [r3, #12]
 80057fa:	2b01      	cmp	r3, #1
 80057fc:	d106      	bne.n	800580c <HCD_Port_IRQHandler+0xb2>
        {
          USBx_HOST->HFIR = 60000U;
 80057fe:	693b      	ldr	r3, [r7, #16]
 8005800:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005804:	461a      	mov	r2, r3
 8005806:	f64e 2360 	movw	r3, #60000	; 0xea60
 800580a:	6053      	str	r3, [r2, #4]
        }
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 800580c:	6878      	ldr	r0, [r7, #4]
 800580e:	f005 fe77 	bl	800b500 <HAL_HCD_PortEnabled_Callback>
 8005812:	e002      	b.n	800581a <HCD_Port_IRQHandler+0xc0>
    else
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortDisabledCallback(hhcd);
#else
      HAL_HCD_PortDisabled_Callback(hhcd);
 8005814:	6878      	ldr	r0, [r7, #4]
 8005816:	f005 fe81 	bl	800b51c <HAL_HCD_PortDisabled_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 800581a:	68fb      	ldr	r3, [r7, #12]
 800581c:	f003 0320 	and.w	r3, r3, #32
 8005820:	2b20      	cmp	r3, #32
 8005822:	d103      	bne.n	800582c <HCD_Port_IRQHandler+0xd2>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 8005824:	68bb      	ldr	r3, [r7, #8]
 8005826:	f043 0320 	orr.w	r3, r3, #32
 800582a:	60bb      	str	r3, [r7, #8]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 800582c:	693b      	ldr	r3, [r7, #16]
 800582e:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8005832:	461a      	mov	r2, r3
 8005834:	68bb      	ldr	r3, [r7, #8]
 8005836:	6013      	str	r3, [r2, #0]
}
 8005838:	bf00      	nop
 800583a:	3718      	adds	r7, #24
 800583c:	46bd      	mov	sp, r7
 800583e:	bd80      	pop	{r7, pc}

08005840 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8005840:	b580      	push	{r7, lr}
 8005842:	b084      	sub	sp, #16
 8005844:	af00      	add	r7, sp, #0
 8005846:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	2b00      	cmp	r3, #0
 800584c:	d101      	bne.n	8005852 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800584e:	2301      	movs	r3, #1
 8005850:	e12b      	b.n	8005aaa <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005858:	b2db      	uxtb	r3, r3
 800585a:	2b00      	cmp	r3, #0
 800585c:	d106      	bne.n	800586c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	2200      	movs	r2, #0
 8005862:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8005866:	6878      	ldr	r0, [r7, #4]
 8005868:	f7fb fe1a 	bl	80014a0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	2224      	movs	r2, #36	; 0x24
 8005870:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	681b      	ldr	r3, [r3, #0]
 8005878:	681a      	ldr	r2, [r3, #0]
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	681b      	ldr	r3, [r3, #0]
 800587e:	f022 0201 	bic.w	r2, r2, #1
 8005882:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	681b      	ldr	r3, [r3, #0]
 8005888:	681a      	ldr	r2, [r3, #0]
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	681b      	ldr	r3, [r3, #0]
 800588e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005892:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	681b      	ldr	r3, [r3, #0]
 8005898:	681a      	ldr	r2, [r3, #0]
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	681b      	ldr	r3, [r3, #0]
 800589e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80058a2:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80058a4:	f002 fabc 	bl	8007e20 <HAL_RCC_GetPCLK1Freq>
 80058a8:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	685b      	ldr	r3, [r3, #4]
 80058ae:	4a81      	ldr	r2, [pc, #516]	; (8005ab4 <HAL_I2C_Init+0x274>)
 80058b0:	4293      	cmp	r3, r2
 80058b2:	d807      	bhi.n	80058c4 <HAL_I2C_Init+0x84>
 80058b4:	68fb      	ldr	r3, [r7, #12]
 80058b6:	4a80      	ldr	r2, [pc, #512]	; (8005ab8 <HAL_I2C_Init+0x278>)
 80058b8:	4293      	cmp	r3, r2
 80058ba:	bf94      	ite	ls
 80058bc:	2301      	movls	r3, #1
 80058be:	2300      	movhi	r3, #0
 80058c0:	b2db      	uxtb	r3, r3
 80058c2:	e006      	b.n	80058d2 <HAL_I2C_Init+0x92>
 80058c4:	68fb      	ldr	r3, [r7, #12]
 80058c6:	4a7d      	ldr	r2, [pc, #500]	; (8005abc <HAL_I2C_Init+0x27c>)
 80058c8:	4293      	cmp	r3, r2
 80058ca:	bf94      	ite	ls
 80058cc:	2301      	movls	r3, #1
 80058ce:	2300      	movhi	r3, #0
 80058d0:	b2db      	uxtb	r3, r3
 80058d2:	2b00      	cmp	r3, #0
 80058d4:	d001      	beq.n	80058da <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80058d6:	2301      	movs	r3, #1
 80058d8:	e0e7      	b.n	8005aaa <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80058da:	68fb      	ldr	r3, [r7, #12]
 80058dc:	4a78      	ldr	r2, [pc, #480]	; (8005ac0 <HAL_I2C_Init+0x280>)
 80058de:	fba2 2303 	umull	r2, r3, r2, r3
 80058e2:	0c9b      	lsrs	r3, r3, #18
 80058e4:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	681b      	ldr	r3, [r3, #0]
 80058ea:	685b      	ldr	r3, [r3, #4]
 80058ec:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	681b      	ldr	r3, [r3, #0]
 80058f4:	68ba      	ldr	r2, [r7, #8]
 80058f6:	430a      	orrs	r2, r1
 80058f8:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	681b      	ldr	r3, [r3, #0]
 80058fe:	6a1b      	ldr	r3, [r3, #32]
 8005900:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	685b      	ldr	r3, [r3, #4]
 8005908:	4a6a      	ldr	r2, [pc, #424]	; (8005ab4 <HAL_I2C_Init+0x274>)
 800590a:	4293      	cmp	r3, r2
 800590c:	d802      	bhi.n	8005914 <HAL_I2C_Init+0xd4>
 800590e:	68bb      	ldr	r3, [r7, #8]
 8005910:	3301      	adds	r3, #1
 8005912:	e009      	b.n	8005928 <HAL_I2C_Init+0xe8>
 8005914:	68bb      	ldr	r3, [r7, #8]
 8005916:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800591a:	fb02 f303 	mul.w	r3, r2, r3
 800591e:	4a69      	ldr	r2, [pc, #420]	; (8005ac4 <HAL_I2C_Init+0x284>)
 8005920:	fba2 2303 	umull	r2, r3, r2, r3
 8005924:	099b      	lsrs	r3, r3, #6
 8005926:	3301      	adds	r3, #1
 8005928:	687a      	ldr	r2, [r7, #4]
 800592a:	6812      	ldr	r2, [r2, #0]
 800592c:	430b      	orrs	r3, r1
 800592e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	681b      	ldr	r3, [r3, #0]
 8005934:	69db      	ldr	r3, [r3, #28]
 8005936:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 800593a:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	685b      	ldr	r3, [r3, #4]
 8005942:	495c      	ldr	r1, [pc, #368]	; (8005ab4 <HAL_I2C_Init+0x274>)
 8005944:	428b      	cmp	r3, r1
 8005946:	d819      	bhi.n	800597c <HAL_I2C_Init+0x13c>
 8005948:	68fb      	ldr	r3, [r7, #12]
 800594a:	1e59      	subs	r1, r3, #1
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	685b      	ldr	r3, [r3, #4]
 8005950:	005b      	lsls	r3, r3, #1
 8005952:	fbb1 f3f3 	udiv	r3, r1, r3
 8005956:	1c59      	adds	r1, r3, #1
 8005958:	f640 73fc 	movw	r3, #4092	; 0xffc
 800595c:	400b      	ands	r3, r1
 800595e:	2b00      	cmp	r3, #0
 8005960:	d00a      	beq.n	8005978 <HAL_I2C_Init+0x138>
 8005962:	68fb      	ldr	r3, [r7, #12]
 8005964:	1e59      	subs	r1, r3, #1
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	685b      	ldr	r3, [r3, #4]
 800596a:	005b      	lsls	r3, r3, #1
 800596c:	fbb1 f3f3 	udiv	r3, r1, r3
 8005970:	3301      	adds	r3, #1
 8005972:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005976:	e051      	b.n	8005a1c <HAL_I2C_Init+0x1dc>
 8005978:	2304      	movs	r3, #4
 800597a:	e04f      	b.n	8005a1c <HAL_I2C_Init+0x1dc>
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	689b      	ldr	r3, [r3, #8]
 8005980:	2b00      	cmp	r3, #0
 8005982:	d111      	bne.n	80059a8 <HAL_I2C_Init+0x168>
 8005984:	68fb      	ldr	r3, [r7, #12]
 8005986:	1e58      	subs	r0, r3, #1
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	6859      	ldr	r1, [r3, #4]
 800598c:	460b      	mov	r3, r1
 800598e:	005b      	lsls	r3, r3, #1
 8005990:	440b      	add	r3, r1
 8005992:	fbb0 f3f3 	udiv	r3, r0, r3
 8005996:	3301      	adds	r3, #1
 8005998:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800599c:	2b00      	cmp	r3, #0
 800599e:	bf0c      	ite	eq
 80059a0:	2301      	moveq	r3, #1
 80059a2:	2300      	movne	r3, #0
 80059a4:	b2db      	uxtb	r3, r3
 80059a6:	e012      	b.n	80059ce <HAL_I2C_Init+0x18e>
 80059a8:	68fb      	ldr	r3, [r7, #12]
 80059aa:	1e58      	subs	r0, r3, #1
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	6859      	ldr	r1, [r3, #4]
 80059b0:	460b      	mov	r3, r1
 80059b2:	009b      	lsls	r3, r3, #2
 80059b4:	440b      	add	r3, r1
 80059b6:	0099      	lsls	r1, r3, #2
 80059b8:	440b      	add	r3, r1
 80059ba:	fbb0 f3f3 	udiv	r3, r0, r3
 80059be:	3301      	adds	r3, #1
 80059c0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80059c4:	2b00      	cmp	r3, #0
 80059c6:	bf0c      	ite	eq
 80059c8:	2301      	moveq	r3, #1
 80059ca:	2300      	movne	r3, #0
 80059cc:	b2db      	uxtb	r3, r3
 80059ce:	2b00      	cmp	r3, #0
 80059d0:	d001      	beq.n	80059d6 <HAL_I2C_Init+0x196>
 80059d2:	2301      	movs	r3, #1
 80059d4:	e022      	b.n	8005a1c <HAL_I2C_Init+0x1dc>
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	689b      	ldr	r3, [r3, #8]
 80059da:	2b00      	cmp	r3, #0
 80059dc:	d10e      	bne.n	80059fc <HAL_I2C_Init+0x1bc>
 80059de:	68fb      	ldr	r3, [r7, #12]
 80059e0:	1e58      	subs	r0, r3, #1
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	6859      	ldr	r1, [r3, #4]
 80059e6:	460b      	mov	r3, r1
 80059e8:	005b      	lsls	r3, r3, #1
 80059ea:	440b      	add	r3, r1
 80059ec:	fbb0 f3f3 	udiv	r3, r0, r3
 80059f0:	3301      	adds	r3, #1
 80059f2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80059f6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80059fa:	e00f      	b.n	8005a1c <HAL_I2C_Init+0x1dc>
 80059fc:	68fb      	ldr	r3, [r7, #12]
 80059fe:	1e58      	subs	r0, r3, #1
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	6859      	ldr	r1, [r3, #4]
 8005a04:	460b      	mov	r3, r1
 8005a06:	009b      	lsls	r3, r3, #2
 8005a08:	440b      	add	r3, r1
 8005a0a:	0099      	lsls	r1, r3, #2
 8005a0c:	440b      	add	r3, r1
 8005a0e:	fbb0 f3f3 	udiv	r3, r0, r3
 8005a12:	3301      	adds	r3, #1
 8005a14:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005a18:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8005a1c:	6879      	ldr	r1, [r7, #4]
 8005a1e:	6809      	ldr	r1, [r1, #0]
 8005a20:	4313      	orrs	r3, r2
 8005a22:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	681b      	ldr	r3, [r3, #0]
 8005a28:	681b      	ldr	r3, [r3, #0]
 8005a2a:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	69da      	ldr	r2, [r3, #28]
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	6a1b      	ldr	r3, [r3, #32]
 8005a36:	431a      	orrs	r2, r3
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	681b      	ldr	r3, [r3, #0]
 8005a3c:	430a      	orrs	r2, r1
 8005a3e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	681b      	ldr	r3, [r3, #0]
 8005a44:	689b      	ldr	r3, [r3, #8]
 8005a46:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8005a4a:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8005a4e:	687a      	ldr	r2, [r7, #4]
 8005a50:	6911      	ldr	r1, [r2, #16]
 8005a52:	687a      	ldr	r2, [r7, #4]
 8005a54:	68d2      	ldr	r2, [r2, #12]
 8005a56:	4311      	orrs	r1, r2
 8005a58:	687a      	ldr	r2, [r7, #4]
 8005a5a:	6812      	ldr	r2, [r2, #0]
 8005a5c:	430b      	orrs	r3, r1
 8005a5e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	681b      	ldr	r3, [r3, #0]
 8005a64:	68db      	ldr	r3, [r3, #12]
 8005a66:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	695a      	ldr	r2, [r3, #20]
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	699b      	ldr	r3, [r3, #24]
 8005a72:	431a      	orrs	r2, r3
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	681b      	ldr	r3, [r3, #0]
 8005a78:	430a      	orrs	r2, r1
 8005a7a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	681b      	ldr	r3, [r3, #0]
 8005a80:	681a      	ldr	r2, [r3, #0]
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	681b      	ldr	r3, [r3, #0]
 8005a86:	f042 0201 	orr.w	r2, r2, #1
 8005a8a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	2200      	movs	r2, #0
 8005a90:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	2220      	movs	r2, #32
 8005a96:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	2200      	movs	r2, #0
 8005a9e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	2200      	movs	r2, #0
 8005aa4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8005aa8:	2300      	movs	r3, #0
}
 8005aaa:	4618      	mov	r0, r3
 8005aac:	3710      	adds	r7, #16
 8005aae:	46bd      	mov	sp, r7
 8005ab0:	bd80      	pop	{r7, pc}
 8005ab2:	bf00      	nop
 8005ab4:	000186a0 	.word	0x000186a0
 8005ab8:	001e847f 	.word	0x001e847f
 8005abc:	003d08ff 	.word	0x003d08ff
 8005ac0:	431bde83 	.word	0x431bde83
 8005ac4:	10624dd3 	.word	0x10624dd3

08005ac8 <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 8005ac8:	b580      	push	{r7, lr}
 8005aca:	b082      	sub	sp, #8
 8005acc:	af00      	add	r7, sp, #0
 8005ace:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	2b00      	cmp	r3, #0
 8005ad4:	d101      	bne.n	8005ada <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 8005ad6:	2301      	movs	r3, #1
 8005ad8:	e021      	b.n	8005b1e <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	2224      	movs	r2, #36	; 0x24
 8005ade:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	681b      	ldr	r3, [r3, #0]
 8005ae6:	681a      	ldr	r2, [r3, #0]
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	681b      	ldr	r3, [r3, #0]
 8005aec:	f022 0201 	bic.w	r2, r2, #1
 8005af0:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 8005af2:	6878      	ldr	r0, [r7, #4]
 8005af4:	f7fb fd1c 	bl	8001530 <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	2200      	movs	r2, #0
 8005afc:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State         = HAL_I2C_STATE_RESET;
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	2200      	movs	r2, #0
 8005b02:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	2200      	movs	r2, #0
 8005b0a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	2200      	movs	r2, #0
 8005b10:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	2200      	movs	r2, #0
 8005b18:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005b1c:	2300      	movs	r3, #0
}
 8005b1e:	4618      	mov	r0, r3
 8005b20:	3708      	adds	r7, #8
 8005b22:	46bd      	mov	sp, r7
 8005b24:	bd80      	pop	{r7, pc}
	...

08005b28 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005b28:	b580      	push	{r7, lr}
 8005b2a:	b088      	sub	sp, #32
 8005b2c:	af02      	add	r7, sp, #8
 8005b2e:	60f8      	str	r0, [r7, #12]
 8005b30:	4608      	mov	r0, r1
 8005b32:	4611      	mov	r1, r2
 8005b34:	461a      	mov	r2, r3
 8005b36:	4603      	mov	r3, r0
 8005b38:	817b      	strh	r3, [r7, #10]
 8005b3a:	460b      	mov	r3, r1
 8005b3c:	813b      	strh	r3, [r7, #8]
 8005b3e:	4613      	mov	r3, r2
 8005b40:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8005b42:	f7fd fab1 	bl	80030a8 <HAL_GetTick>
 8005b46:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005b48:	68fb      	ldr	r3, [r7, #12]
 8005b4a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005b4e:	b2db      	uxtb	r3, r3
 8005b50:	2b20      	cmp	r3, #32
 8005b52:	f040 80d9 	bne.w	8005d08 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005b56:	697b      	ldr	r3, [r7, #20]
 8005b58:	9300      	str	r3, [sp, #0]
 8005b5a:	2319      	movs	r3, #25
 8005b5c:	2201      	movs	r2, #1
 8005b5e:	496d      	ldr	r1, [pc, #436]	; (8005d14 <HAL_I2C_Mem_Write+0x1ec>)
 8005b60:	68f8      	ldr	r0, [r7, #12]
 8005b62:	f000 fc8d 	bl	8006480 <I2C_WaitOnFlagUntilTimeout>
 8005b66:	4603      	mov	r3, r0
 8005b68:	2b00      	cmp	r3, #0
 8005b6a:	d001      	beq.n	8005b70 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8005b6c:	2302      	movs	r3, #2
 8005b6e:	e0cc      	b.n	8005d0a <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005b70:	68fb      	ldr	r3, [r7, #12]
 8005b72:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005b76:	2b01      	cmp	r3, #1
 8005b78:	d101      	bne.n	8005b7e <HAL_I2C_Mem_Write+0x56>
 8005b7a:	2302      	movs	r3, #2
 8005b7c:	e0c5      	b.n	8005d0a <HAL_I2C_Mem_Write+0x1e2>
 8005b7e:	68fb      	ldr	r3, [r7, #12]
 8005b80:	2201      	movs	r2, #1
 8005b82:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8005b86:	68fb      	ldr	r3, [r7, #12]
 8005b88:	681b      	ldr	r3, [r3, #0]
 8005b8a:	681b      	ldr	r3, [r3, #0]
 8005b8c:	f003 0301 	and.w	r3, r3, #1
 8005b90:	2b01      	cmp	r3, #1
 8005b92:	d007      	beq.n	8005ba4 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8005b94:	68fb      	ldr	r3, [r7, #12]
 8005b96:	681b      	ldr	r3, [r3, #0]
 8005b98:	681a      	ldr	r2, [r3, #0]
 8005b9a:	68fb      	ldr	r3, [r7, #12]
 8005b9c:	681b      	ldr	r3, [r3, #0]
 8005b9e:	f042 0201 	orr.w	r2, r2, #1
 8005ba2:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005ba4:	68fb      	ldr	r3, [r7, #12]
 8005ba6:	681b      	ldr	r3, [r3, #0]
 8005ba8:	681a      	ldr	r2, [r3, #0]
 8005baa:	68fb      	ldr	r3, [r7, #12]
 8005bac:	681b      	ldr	r3, [r3, #0]
 8005bae:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005bb2:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8005bb4:	68fb      	ldr	r3, [r7, #12]
 8005bb6:	2221      	movs	r2, #33	; 0x21
 8005bb8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8005bbc:	68fb      	ldr	r3, [r7, #12]
 8005bbe:	2240      	movs	r2, #64	; 0x40
 8005bc0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005bc4:	68fb      	ldr	r3, [r7, #12]
 8005bc6:	2200      	movs	r2, #0
 8005bc8:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8005bca:	68fb      	ldr	r3, [r7, #12]
 8005bcc:	6a3a      	ldr	r2, [r7, #32]
 8005bce:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8005bd0:	68fb      	ldr	r3, [r7, #12]
 8005bd2:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8005bd4:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8005bd6:	68fb      	ldr	r3, [r7, #12]
 8005bd8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005bda:	b29a      	uxth	r2, r3
 8005bdc:	68fb      	ldr	r3, [r7, #12]
 8005bde:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005be0:	68fb      	ldr	r3, [r7, #12]
 8005be2:	4a4d      	ldr	r2, [pc, #308]	; (8005d18 <HAL_I2C_Mem_Write+0x1f0>)
 8005be4:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8005be6:	88f8      	ldrh	r0, [r7, #6]
 8005be8:	893a      	ldrh	r2, [r7, #8]
 8005bea:	8979      	ldrh	r1, [r7, #10]
 8005bec:	697b      	ldr	r3, [r7, #20]
 8005bee:	9301      	str	r3, [sp, #4]
 8005bf0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005bf2:	9300      	str	r3, [sp, #0]
 8005bf4:	4603      	mov	r3, r0
 8005bf6:	68f8      	ldr	r0, [r7, #12]
 8005bf8:	f000 fac4 	bl	8006184 <I2C_RequestMemoryWrite>
 8005bfc:	4603      	mov	r3, r0
 8005bfe:	2b00      	cmp	r3, #0
 8005c00:	d052      	beq.n	8005ca8 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8005c02:	2301      	movs	r3, #1
 8005c04:	e081      	b.n	8005d0a <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005c06:	697a      	ldr	r2, [r7, #20]
 8005c08:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005c0a:	68f8      	ldr	r0, [r7, #12]
 8005c0c:	f000 fd0e 	bl	800662c <I2C_WaitOnTXEFlagUntilTimeout>
 8005c10:	4603      	mov	r3, r0
 8005c12:	2b00      	cmp	r3, #0
 8005c14:	d00d      	beq.n	8005c32 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005c16:	68fb      	ldr	r3, [r7, #12]
 8005c18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c1a:	2b04      	cmp	r3, #4
 8005c1c:	d107      	bne.n	8005c2e <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005c1e:	68fb      	ldr	r3, [r7, #12]
 8005c20:	681b      	ldr	r3, [r3, #0]
 8005c22:	681a      	ldr	r2, [r3, #0]
 8005c24:	68fb      	ldr	r3, [r7, #12]
 8005c26:	681b      	ldr	r3, [r3, #0]
 8005c28:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005c2c:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8005c2e:	2301      	movs	r3, #1
 8005c30:	e06b      	b.n	8005d0a <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005c32:	68fb      	ldr	r3, [r7, #12]
 8005c34:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c36:	781a      	ldrb	r2, [r3, #0]
 8005c38:	68fb      	ldr	r3, [r7, #12]
 8005c3a:	681b      	ldr	r3, [r3, #0]
 8005c3c:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005c3e:	68fb      	ldr	r3, [r7, #12]
 8005c40:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c42:	1c5a      	adds	r2, r3, #1
 8005c44:	68fb      	ldr	r3, [r7, #12]
 8005c46:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8005c48:	68fb      	ldr	r3, [r7, #12]
 8005c4a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005c4c:	3b01      	subs	r3, #1
 8005c4e:	b29a      	uxth	r2, r3
 8005c50:	68fb      	ldr	r3, [r7, #12]
 8005c52:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8005c54:	68fb      	ldr	r3, [r7, #12]
 8005c56:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005c58:	b29b      	uxth	r3, r3
 8005c5a:	3b01      	subs	r3, #1
 8005c5c:	b29a      	uxth	r2, r3
 8005c5e:	68fb      	ldr	r3, [r7, #12]
 8005c60:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8005c62:	68fb      	ldr	r3, [r7, #12]
 8005c64:	681b      	ldr	r3, [r3, #0]
 8005c66:	695b      	ldr	r3, [r3, #20]
 8005c68:	f003 0304 	and.w	r3, r3, #4
 8005c6c:	2b04      	cmp	r3, #4
 8005c6e:	d11b      	bne.n	8005ca8 <HAL_I2C_Mem_Write+0x180>
 8005c70:	68fb      	ldr	r3, [r7, #12]
 8005c72:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005c74:	2b00      	cmp	r3, #0
 8005c76:	d017      	beq.n	8005ca8 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005c78:	68fb      	ldr	r3, [r7, #12]
 8005c7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c7c:	781a      	ldrb	r2, [r3, #0]
 8005c7e:	68fb      	ldr	r3, [r7, #12]
 8005c80:	681b      	ldr	r3, [r3, #0]
 8005c82:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8005c84:	68fb      	ldr	r3, [r7, #12]
 8005c86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c88:	1c5a      	adds	r2, r3, #1
 8005c8a:	68fb      	ldr	r3, [r7, #12]
 8005c8c:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8005c8e:	68fb      	ldr	r3, [r7, #12]
 8005c90:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005c92:	3b01      	subs	r3, #1
 8005c94:	b29a      	uxth	r2, r3
 8005c96:	68fb      	ldr	r3, [r7, #12]
 8005c98:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8005c9a:	68fb      	ldr	r3, [r7, #12]
 8005c9c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005c9e:	b29b      	uxth	r3, r3
 8005ca0:	3b01      	subs	r3, #1
 8005ca2:	b29a      	uxth	r2, r3
 8005ca4:	68fb      	ldr	r3, [r7, #12]
 8005ca6:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8005ca8:	68fb      	ldr	r3, [r7, #12]
 8005caa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005cac:	2b00      	cmp	r3, #0
 8005cae:	d1aa      	bne.n	8005c06 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005cb0:	697a      	ldr	r2, [r7, #20]
 8005cb2:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005cb4:	68f8      	ldr	r0, [r7, #12]
 8005cb6:	f000 fcfa 	bl	80066ae <I2C_WaitOnBTFFlagUntilTimeout>
 8005cba:	4603      	mov	r3, r0
 8005cbc:	2b00      	cmp	r3, #0
 8005cbe:	d00d      	beq.n	8005cdc <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005cc0:	68fb      	ldr	r3, [r7, #12]
 8005cc2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005cc4:	2b04      	cmp	r3, #4
 8005cc6:	d107      	bne.n	8005cd8 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005cc8:	68fb      	ldr	r3, [r7, #12]
 8005cca:	681b      	ldr	r3, [r3, #0]
 8005ccc:	681a      	ldr	r2, [r3, #0]
 8005cce:	68fb      	ldr	r3, [r7, #12]
 8005cd0:	681b      	ldr	r3, [r3, #0]
 8005cd2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005cd6:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8005cd8:	2301      	movs	r3, #1
 8005cda:	e016      	b.n	8005d0a <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005cdc:	68fb      	ldr	r3, [r7, #12]
 8005cde:	681b      	ldr	r3, [r3, #0]
 8005ce0:	681a      	ldr	r2, [r3, #0]
 8005ce2:	68fb      	ldr	r3, [r7, #12]
 8005ce4:	681b      	ldr	r3, [r3, #0]
 8005ce6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005cea:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005cec:	68fb      	ldr	r3, [r7, #12]
 8005cee:	2220      	movs	r2, #32
 8005cf0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005cf4:	68fb      	ldr	r3, [r7, #12]
 8005cf6:	2200      	movs	r2, #0
 8005cf8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005cfc:	68fb      	ldr	r3, [r7, #12]
 8005cfe:	2200      	movs	r2, #0
 8005d00:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8005d04:	2300      	movs	r3, #0
 8005d06:	e000      	b.n	8005d0a <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8005d08:	2302      	movs	r3, #2
  }
}
 8005d0a:	4618      	mov	r0, r3
 8005d0c:	3718      	adds	r7, #24
 8005d0e:	46bd      	mov	sp, r7
 8005d10:	bd80      	pop	{r7, pc}
 8005d12:	bf00      	nop
 8005d14:	00100002 	.word	0x00100002
 8005d18:	ffff0000 	.word	0xffff0000

08005d1c <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005d1c:	b580      	push	{r7, lr}
 8005d1e:	b08c      	sub	sp, #48	; 0x30
 8005d20:	af02      	add	r7, sp, #8
 8005d22:	60f8      	str	r0, [r7, #12]
 8005d24:	4608      	mov	r0, r1
 8005d26:	4611      	mov	r1, r2
 8005d28:	461a      	mov	r2, r3
 8005d2a:	4603      	mov	r3, r0
 8005d2c:	817b      	strh	r3, [r7, #10]
 8005d2e:	460b      	mov	r3, r1
 8005d30:	813b      	strh	r3, [r7, #8]
 8005d32:	4613      	mov	r3, r2
 8005d34:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8005d36:	f7fd f9b7 	bl	80030a8 <HAL_GetTick>
 8005d3a:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005d3c:	68fb      	ldr	r3, [r7, #12]
 8005d3e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005d42:	b2db      	uxtb	r3, r3
 8005d44:	2b20      	cmp	r3, #32
 8005d46:	f040 8208 	bne.w	800615a <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005d4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d4c:	9300      	str	r3, [sp, #0]
 8005d4e:	2319      	movs	r3, #25
 8005d50:	2201      	movs	r2, #1
 8005d52:	497b      	ldr	r1, [pc, #492]	; (8005f40 <HAL_I2C_Mem_Read+0x224>)
 8005d54:	68f8      	ldr	r0, [r7, #12]
 8005d56:	f000 fb93 	bl	8006480 <I2C_WaitOnFlagUntilTimeout>
 8005d5a:	4603      	mov	r3, r0
 8005d5c:	2b00      	cmp	r3, #0
 8005d5e:	d001      	beq.n	8005d64 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8005d60:	2302      	movs	r3, #2
 8005d62:	e1fb      	b.n	800615c <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005d64:	68fb      	ldr	r3, [r7, #12]
 8005d66:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005d6a:	2b01      	cmp	r3, #1
 8005d6c:	d101      	bne.n	8005d72 <HAL_I2C_Mem_Read+0x56>
 8005d6e:	2302      	movs	r3, #2
 8005d70:	e1f4      	b.n	800615c <HAL_I2C_Mem_Read+0x440>
 8005d72:	68fb      	ldr	r3, [r7, #12]
 8005d74:	2201      	movs	r2, #1
 8005d76:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8005d7a:	68fb      	ldr	r3, [r7, #12]
 8005d7c:	681b      	ldr	r3, [r3, #0]
 8005d7e:	681b      	ldr	r3, [r3, #0]
 8005d80:	f003 0301 	and.w	r3, r3, #1
 8005d84:	2b01      	cmp	r3, #1
 8005d86:	d007      	beq.n	8005d98 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8005d88:	68fb      	ldr	r3, [r7, #12]
 8005d8a:	681b      	ldr	r3, [r3, #0]
 8005d8c:	681a      	ldr	r2, [r3, #0]
 8005d8e:	68fb      	ldr	r3, [r7, #12]
 8005d90:	681b      	ldr	r3, [r3, #0]
 8005d92:	f042 0201 	orr.w	r2, r2, #1
 8005d96:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005d98:	68fb      	ldr	r3, [r7, #12]
 8005d9a:	681b      	ldr	r3, [r3, #0]
 8005d9c:	681a      	ldr	r2, [r3, #0]
 8005d9e:	68fb      	ldr	r3, [r7, #12]
 8005da0:	681b      	ldr	r3, [r3, #0]
 8005da2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005da6:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8005da8:	68fb      	ldr	r3, [r7, #12]
 8005daa:	2222      	movs	r2, #34	; 0x22
 8005dac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8005db0:	68fb      	ldr	r3, [r7, #12]
 8005db2:	2240      	movs	r2, #64	; 0x40
 8005db4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005db8:	68fb      	ldr	r3, [r7, #12]
 8005dba:	2200      	movs	r2, #0
 8005dbc:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8005dbe:	68fb      	ldr	r3, [r7, #12]
 8005dc0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005dc2:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8005dc4:	68fb      	ldr	r3, [r7, #12]
 8005dc6:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8005dc8:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8005dca:	68fb      	ldr	r3, [r7, #12]
 8005dcc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005dce:	b29a      	uxth	r2, r3
 8005dd0:	68fb      	ldr	r3, [r7, #12]
 8005dd2:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005dd4:	68fb      	ldr	r3, [r7, #12]
 8005dd6:	4a5b      	ldr	r2, [pc, #364]	; (8005f44 <HAL_I2C_Mem_Read+0x228>)
 8005dd8:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8005dda:	88f8      	ldrh	r0, [r7, #6]
 8005ddc:	893a      	ldrh	r2, [r7, #8]
 8005dde:	8979      	ldrh	r1, [r7, #10]
 8005de0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005de2:	9301      	str	r3, [sp, #4]
 8005de4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005de6:	9300      	str	r3, [sp, #0]
 8005de8:	4603      	mov	r3, r0
 8005dea:	68f8      	ldr	r0, [r7, #12]
 8005dec:	f000 fa60 	bl	80062b0 <I2C_RequestMemoryRead>
 8005df0:	4603      	mov	r3, r0
 8005df2:	2b00      	cmp	r3, #0
 8005df4:	d001      	beq.n	8005dfa <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8005df6:	2301      	movs	r3, #1
 8005df8:	e1b0      	b.n	800615c <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 8005dfa:	68fb      	ldr	r3, [r7, #12]
 8005dfc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005dfe:	2b00      	cmp	r3, #0
 8005e00:	d113      	bne.n	8005e2a <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005e02:	2300      	movs	r3, #0
 8005e04:	623b      	str	r3, [r7, #32]
 8005e06:	68fb      	ldr	r3, [r7, #12]
 8005e08:	681b      	ldr	r3, [r3, #0]
 8005e0a:	695b      	ldr	r3, [r3, #20]
 8005e0c:	623b      	str	r3, [r7, #32]
 8005e0e:	68fb      	ldr	r3, [r7, #12]
 8005e10:	681b      	ldr	r3, [r3, #0]
 8005e12:	699b      	ldr	r3, [r3, #24]
 8005e14:	623b      	str	r3, [r7, #32]
 8005e16:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005e18:	68fb      	ldr	r3, [r7, #12]
 8005e1a:	681b      	ldr	r3, [r3, #0]
 8005e1c:	681a      	ldr	r2, [r3, #0]
 8005e1e:	68fb      	ldr	r3, [r7, #12]
 8005e20:	681b      	ldr	r3, [r3, #0]
 8005e22:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005e26:	601a      	str	r2, [r3, #0]
 8005e28:	e184      	b.n	8006134 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 8005e2a:	68fb      	ldr	r3, [r7, #12]
 8005e2c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005e2e:	2b01      	cmp	r3, #1
 8005e30:	d11b      	bne.n	8005e6a <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005e32:	68fb      	ldr	r3, [r7, #12]
 8005e34:	681b      	ldr	r3, [r3, #0]
 8005e36:	681a      	ldr	r2, [r3, #0]
 8005e38:	68fb      	ldr	r3, [r7, #12]
 8005e3a:	681b      	ldr	r3, [r3, #0]
 8005e3c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005e40:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005e42:	2300      	movs	r3, #0
 8005e44:	61fb      	str	r3, [r7, #28]
 8005e46:	68fb      	ldr	r3, [r7, #12]
 8005e48:	681b      	ldr	r3, [r3, #0]
 8005e4a:	695b      	ldr	r3, [r3, #20]
 8005e4c:	61fb      	str	r3, [r7, #28]
 8005e4e:	68fb      	ldr	r3, [r7, #12]
 8005e50:	681b      	ldr	r3, [r3, #0]
 8005e52:	699b      	ldr	r3, [r3, #24]
 8005e54:	61fb      	str	r3, [r7, #28]
 8005e56:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005e58:	68fb      	ldr	r3, [r7, #12]
 8005e5a:	681b      	ldr	r3, [r3, #0]
 8005e5c:	681a      	ldr	r2, [r3, #0]
 8005e5e:	68fb      	ldr	r3, [r7, #12]
 8005e60:	681b      	ldr	r3, [r3, #0]
 8005e62:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005e66:	601a      	str	r2, [r3, #0]
 8005e68:	e164      	b.n	8006134 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 8005e6a:	68fb      	ldr	r3, [r7, #12]
 8005e6c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005e6e:	2b02      	cmp	r3, #2
 8005e70:	d11b      	bne.n	8005eaa <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005e72:	68fb      	ldr	r3, [r7, #12]
 8005e74:	681b      	ldr	r3, [r3, #0]
 8005e76:	681a      	ldr	r2, [r3, #0]
 8005e78:	68fb      	ldr	r3, [r7, #12]
 8005e7a:	681b      	ldr	r3, [r3, #0]
 8005e7c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005e80:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005e82:	68fb      	ldr	r3, [r7, #12]
 8005e84:	681b      	ldr	r3, [r3, #0]
 8005e86:	681a      	ldr	r2, [r3, #0]
 8005e88:	68fb      	ldr	r3, [r7, #12]
 8005e8a:	681b      	ldr	r3, [r3, #0]
 8005e8c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005e90:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005e92:	2300      	movs	r3, #0
 8005e94:	61bb      	str	r3, [r7, #24]
 8005e96:	68fb      	ldr	r3, [r7, #12]
 8005e98:	681b      	ldr	r3, [r3, #0]
 8005e9a:	695b      	ldr	r3, [r3, #20]
 8005e9c:	61bb      	str	r3, [r7, #24]
 8005e9e:	68fb      	ldr	r3, [r7, #12]
 8005ea0:	681b      	ldr	r3, [r3, #0]
 8005ea2:	699b      	ldr	r3, [r3, #24]
 8005ea4:	61bb      	str	r3, [r7, #24]
 8005ea6:	69bb      	ldr	r3, [r7, #24]
 8005ea8:	e144      	b.n	8006134 <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005eaa:	2300      	movs	r3, #0
 8005eac:	617b      	str	r3, [r7, #20]
 8005eae:	68fb      	ldr	r3, [r7, #12]
 8005eb0:	681b      	ldr	r3, [r3, #0]
 8005eb2:	695b      	ldr	r3, [r3, #20]
 8005eb4:	617b      	str	r3, [r7, #20]
 8005eb6:	68fb      	ldr	r3, [r7, #12]
 8005eb8:	681b      	ldr	r3, [r3, #0]
 8005eba:	699b      	ldr	r3, [r3, #24]
 8005ebc:	617b      	str	r3, [r7, #20]
 8005ebe:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8005ec0:	e138      	b.n	8006134 <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 8005ec2:	68fb      	ldr	r3, [r7, #12]
 8005ec4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005ec6:	2b03      	cmp	r3, #3
 8005ec8:	f200 80f1 	bhi.w	80060ae <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8005ecc:	68fb      	ldr	r3, [r7, #12]
 8005ece:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005ed0:	2b01      	cmp	r3, #1
 8005ed2:	d123      	bne.n	8005f1c <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005ed4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005ed6:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8005ed8:	68f8      	ldr	r0, [r7, #12]
 8005eda:	f000 fc29 	bl	8006730 <I2C_WaitOnRXNEFlagUntilTimeout>
 8005ede:	4603      	mov	r3, r0
 8005ee0:	2b00      	cmp	r3, #0
 8005ee2:	d001      	beq.n	8005ee8 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8005ee4:	2301      	movs	r3, #1
 8005ee6:	e139      	b.n	800615c <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005ee8:	68fb      	ldr	r3, [r7, #12]
 8005eea:	681b      	ldr	r3, [r3, #0]
 8005eec:	691a      	ldr	r2, [r3, #16]
 8005eee:	68fb      	ldr	r3, [r7, #12]
 8005ef0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ef2:	b2d2      	uxtb	r2, r2
 8005ef4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005ef6:	68fb      	ldr	r3, [r7, #12]
 8005ef8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005efa:	1c5a      	adds	r2, r3, #1
 8005efc:	68fb      	ldr	r3, [r7, #12]
 8005efe:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005f00:	68fb      	ldr	r3, [r7, #12]
 8005f02:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005f04:	3b01      	subs	r3, #1
 8005f06:	b29a      	uxth	r2, r3
 8005f08:	68fb      	ldr	r3, [r7, #12]
 8005f0a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005f0c:	68fb      	ldr	r3, [r7, #12]
 8005f0e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005f10:	b29b      	uxth	r3, r3
 8005f12:	3b01      	subs	r3, #1
 8005f14:	b29a      	uxth	r2, r3
 8005f16:	68fb      	ldr	r3, [r7, #12]
 8005f18:	855a      	strh	r2, [r3, #42]	; 0x2a
 8005f1a:	e10b      	b.n	8006134 <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8005f1c:	68fb      	ldr	r3, [r7, #12]
 8005f1e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005f20:	2b02      	cmp	r3, #2
 8005f22:	d14e      	bne.n	8005fc2 <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8005f24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f26:	9300      	str	r3, [sp, #0]
 8005f28:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005f2a:	2200      	movs	r2, #0
 8005f2c:	4906      	ldr	r1, [pc, #24]	; (8005f48 <HAL_I2C_Mem_Read+0x22c>)
 8005f2e:	68f8      	ldr	r0, [r7, #12]
 8005f30:	f000 faa6 	bl	8006480 <I2C_WaitOnFlagUntilTimeout>
 8005f34:	4603      	mov	r3, r0
 8005f36:	2b00      	cmp	r3, #0
 8005f38:	d008      	beq.n	8005f4c <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8005f3a:	2301      	movs	r3, #1
 8005f3c:	e10e      	b.n	800615c <HAL_I2C_Mem_Read+0x440>
 8005f3e:	bf00      	nop
 8005f40:	00100002 	.word	0x00100002
 8005f44:	ffff0000 	.word	0xffff0000
 8005f48:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005f4c:	68fb      	ldr	r3, [r7, #12]
 8005f4e:	681b      	ldr	r3, [r3, #0]
 8005f50:	681a      	ldr	r2, [r3, #0]
 8005f52:	68fb      	ldr	r3, [r7, #12]
 8005f54:	681b      	ldr	r3, [r3, #0]
 8005f56:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005f5a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005f5c:	68fb      	ldr	r3, [r7, #12]
 8005f5e:	681b      	ldr	r3, [r3, #0]
 8005f60:	691a      	ldr	r2, [r3, #16]
 8005f62:	68fb      	ldr	r3, [r7, #12]
 8005f64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f66:	b2d2      	uxtb	r2, r2
 8005f68:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005f6a:	68fb      	ldr	r3, [r7, #12]
 8005f6c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f6e:	1c5a      	adds	r2, r3, #1
 8005f70:	68fb      	ldr	r3, [r7, #12]
 8005f72:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005f74:	68fb      	ldr	r3, [r7, #12]
 8005f76:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005f78:	3b01      	subs	r3, #1
 8005f7a:	b29a      	uxth	r2, r3
 8005f7c:	68fb      	ldr	r3, [r7, #12]
 8005f7e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005f80:	68fb      	ldr	r3, [r7, #12]
 8005f82:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005f84:	b29b      	uxth	r3, r3
 8005f86:	3b01      	subs	r3, #1
 8005f88:	b29a      	uxth	r2, r3
 8005f8a:	68fb      	ldr	r3, [r7, #12]
 8005f8c:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005f8e:	68fb      	ldr	r3, [r7, #12]
 8005f90:	681b      	ldr	r3, [r3, #0]
 8005f92:	691a      	ldr	r2, [r3, #16]
 8005f94:	68fb      	ldr	r3, [r7, #12]
 8005f96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f98:	b2d2      	uxtb	r2, r2
 8005f9a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005f9c:	68fb      	ldr	r3, [r7, #12]
 8005f9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005fa0:	1c5a      	adds	r2, r3, #1
 8005fa2:	68fb      	ldr	r3, [r7, #12]
 8005fa4:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005fa6:	68fb      	ldr	r3, [r7, #12]
 8005fa8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005faa:	3b01      	subs	r3, #1
 8005fac:	b29a      	uxth	r2, r3
 8005fae:	68fb      	ldr	r3, [r7, #12]
 8005fb0:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005fb2:	68fb      	ldr	r3, [r7, #12]
 8005fb4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005fb6:	b29b      	uxth	r3, r3
 8005fb8:	3b01      	subs	r3, #1
 8005fba:	b29a      	uxth	r2, r3
 8005fbc:	68fb      	ldr	r3, [r7, #12]
 8005fbe:	855a      	strh	r2, [r3, #42]	; 0x2a
 8005fc0:	e0b8      	b.n	8006134 <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8005fc2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005fc4:	9300      	str	r3, [sp, #0]
 8005fc6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005fc8:	2200      	movs	r2, #0
 8005fca:	4966      	ldr	r1, [pc, #408]	; (8006164 <HAL_I2C_Mem_Read+0x448>)
 8005fcc:	68f8      	ldr	r0, [r7, #12]
 8005fce:	f000 fa57 	bl	8006480 <I2C_WaitOnFlagUntilTimeout>
 8005fd2:	4603      	mov	r3, r0
 8005fd4:	2b00      	cmp	r3, #0
 8005fd6:	d001      	beq.n	8005fdc <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8005fd8:	2301      	movs	r3, #1
 8005fda:	e0bf      	b.n	800615c <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005fdc:	68fb      	ldr	r3, [r7, #12]
 8005fde:	681b      	ldr	r3, [r3, #0]
 8005fe0:	681a      	ldr	r2, [r3, #0]
 8005fe2:	68fb      	ldr	r3, [r7, #12]
 8005fe4:	681b      	ldr	r3, [r3, #0]
 8005fe6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005fea:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005fec:	68fb      	ldr	r3, [r7, #12]
 8005fee:	681b      	ldr	r3, [r3, #0]
 8005ff0:	691a      	ldr	r2, [r3, #16]
 8005ff2:	68fb      	ldr	r3, [r7, #12]
 8005ff4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ff6:	b2d2      	uxtb	r2, r2
 8005ff8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005ffa:	68fb      	ldr	r3, [r7, #12]
 8005ffc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ffe:	1c5a      	adds	r2, r3, #1
 8006000:	68fb      	ldr	r3, [r7, #12]
 8006002:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006004:	68fb      	ldr	r3, [r7, #12]
 8006006:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006008:	3b01      	subs	r3, #1
 800600a:	b29a      	uxth	r2, r3
 800600c:	68fb      	ldr	r3, [r7, #12]
 800600e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006010:	68fb      	ldr	r3, [r7, #12]
 8006012:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006014:	b29b      	uxth	r3, r3
 8006016:	3b01      	subs	r3, #1
 8006018:	b29a      	uxth	r2, r3
 800601a:	68fb      	ldr	r3, [r7, #12]
 800601c:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800601e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006020:	9300      	str	r3, [sp, #0]
 8006022:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006024:	2200      	movs	r2, #0
 8006026:	494f      	ldr	r1, [pc, #316]	; (8006164 <HAL_I2C_Mem_Read+0x448>)
 8006028:	68f8      	ldr	r0, [r7, #12]
 800602a:	f000 fa29 	bl	8006480 <I2C_WaitOnFlagUntilTimeout>
 800602e:	4603      	mov	r3, r0
 8006030:	2b00      	cmp	r3, #0
 8006032:	d001      	beq.n	8006038 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8006034:	2301      	movs	r3, #1
 8006036:	e091      	b.n	800615c <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006038:	68fb      	ldr	r3, [r7, #12]
 800603a:	681b      	ldr	r3, [r3, #0]
 800603c:	681a      	ldr	r2, [r3, #0]
 800603e:	68fb      	ldr	r3, [r7, #12]
 8006040:	681b      	ldr	r3, [r3, #0]
 8006042:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006046:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006048:	68fb      	ldr	r3, [r7, #12]
 800604a:	681b      	ldr	r3, [r3, #0]
 800604c:	691a      	ldr	r2, [r3, #16]
 800604e:	68fb      	ldr	r3, [r7, #12]
 8006050:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006052:	b2d2      	uxtb	r2, r2
 8006054:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006056:	68fb      	ldr	r3, [r7, #12]
 8006058:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800605a:	1c5a      	adds	r2, r3, #1
 800605c:	68fb      	ldr	r3, [r7, #12]
 800605e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006060:	68fb      	ldr	r3, [r7, #12]
 8006062:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006064:	3b01      	subs	r3, #1
 8006066:	b29a      	uxth	r2, r3
 8006068:	68fb      	ldr	r3, [r7, #12]
 800606a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800606c:	68fb      	ldr	r3, [r7, #12]
 800606e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006070:	b29b      	uxth	r3, r3
 8006072:	3b01      	subs	r3, #1
 8006074:	b29a      	uxth	r2, r3
 8006076:	68fb      	ldr	r3, [r7, #12]
 8006078:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800607a:	68fb      	ldr	r3, [r7, #12]
 800607c:	681b      	ldr	r3, [r3, #0]
 800607e:	691a      	ldr	r2, [r3, #16]
 8006080:	68fb      	ldr	r3, [r7, #12]
 8006082:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006084:	b2d2      	uxtb	r2, r2
 8006086:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006088:	68fb      	ldr	r3, [r7, #12]
 800608a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800608c:	1c5a      	adds	r2, r3, #1
 800608e:	68fb      	ldr	r3, [r7, #12]
 8006090:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006092:	68fb      	ldr	r3, [r7, #12]
 8006094:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006096:	3b01      	subs	r3, #1
 8006098:	b29a      	uxth	r2, r3
 800609a:	68fb      	ldr	r3, [r7, #12]
 800609c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800609e:	68fb      	ldr	r3, [r7, #12]
 80060a0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80060a2:	b29b      	uxth	r3, r3
 80060a4:	3b01      	subs	r3, #1
 80060a6:	b29a      	uxth	r2, r3
 80060a8:	68fb      	ldr	r3, [r7, #12]
 80060aa:	855a      	strh	r2, [r3, #42]	; 0x2a
 80060ac:	e042      	b.n	8006134 <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80060ae:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80060b0:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80060b2:	68f8      	ldr	r0, [r7, #12]
 80060b4:	f000 fb3c 	bl	8006730 <I2C_WaitOnRXNEFlagUntilTimeout>
 80060b8:	4603      	mov	r3, r0
 80060ba:	2b00      	cmp	r3, #0
 80060bc:	d001      	beq.n	80060c2 <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 80060be:	2301      	movs	r3, #1
 80060c0:	e04c      	b.n	800615c <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80060c2:	68fb      	ldr	r3, [r7, #12]
 80060c4:	681b      	ldr	r3, [r3, #0]
 80060c6:	691a      	ldr	r2, [r3, #16]
 80060c8:	68fb      	ldr	r3, [r7, #12]
 80060ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80060cc:	b2d2      	uxtb	r2, r2
 80060ce:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80060d0:	68fb      	ldr	r3, [r7, #12]
 80060d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80060d4:	1c5a      	adds	r2, r3, #1
 80060d6:	68fb      	ldr	r3, [r7, #12]
 80060d8:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 80060da:	68fb      	ldr	r3, [r7, #12]
 80060dc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80060de:	3b01      	subs	r3, #1
 80060e0:	b29a      	uxth	r2, r3
 80060e2:	68fb      	ldr	r3, [r7, #12]
 80060e4:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 80060e6:	68fb      	ldr	r3, [r7, #12]
 80060e8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80060ea:	b29b      	uxth	r3, r3
 80060ec:	3b01      	subs	r3, #1
 80060ee:	b29a      	uxth	r2, r3
 80060f0:	68fb      	ldr	r3, [r7, #12]
 80060f2:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80060f4:	68fb      	ldr	r3, [r7, #12]
 80060f6:	681b      	ldr	r3, [r3, #0]
 80060f8:	695b      	ldr	r3, [r3, #20]
 80060fa:	f003 0304 	and.w	r3, r3, #4
 80060fe:	2b04      	cmp	r3, #4
 8006100:	d118      	bne.n	8006134 <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006102:	68fb      	ldr	r3, [r7, #12]
 8006104:	681b      	ldr	r3, [r3, #0]
 8006106:	691a      	ldr	r2, [r3, #16]
 8006108:	68fb      	ldr	r3, [r7, #12]
 800610a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800610c:	b2d2      	uxtb	r2, r2
 800610e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006110:	68fb      	ldr	r3, [r7, #12]
 8006112:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006114:	1c5a      	adds	r2, r3, #1
 8006116:	68fb      	ldr	r3, [r7, #12]
 8006118:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800611a:	68fb      	ldr	r3, [r7, #12]
 800611c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800611e:	3b01      	subs	r3, #1
 8006120:	b29a      	uxth	r2, r3
 8006122:	68fb      	ldr	r3, [r7, #12]
 8006124:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006126:	68fb      	ldr	r3, [r7, #12]
 8006128:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800612a:	b29b      	uxth	r3, r3
 800612c:	3b01      	subs	r3, #1
 800612e:	b29a      	uxth	r2, r3
 8006130:	68fb      	ldr	r3, [r7, #12]
 8006132:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8006134:	68fb      	ldr	r3, [r7, #12]
 8006136:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006138:	2b00      	cmp	r3, #0
 800613a:	f47f aec2 	bne.w	8005ec2 <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 800613e:	68fb      	ldr	r3, [r7, #12]
 8006140:	2220      	movs	r2, #32
 8006142:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8006146:	68fb      	ldr	r3, [r7, #12]
 8006148:	2200      	movs	r2, #0
 800614a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800614e:	68fb      	ldr	r3, [r7, #12]
 8006150:	2200      	movs	r2, #0
 8006152:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8006156:	2300      	movs	r3, #0
 8006158:	e000      	b.n	800615c <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 800615a:	2302      	movs	r3, #2
  }
}
 800615c:	4618      	mov	r0, r3
 800615e:	3728      	adds	r7, #40	; 0x28
 8006160:	46bd      	mov	sp, r7
 8006162:	bd80      	pop	{r7, pc}
 8006164:	00010004 	.word	0x00010004

08006168 <HAL_I2C_GetState>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL state
  */
HAL_I2C_StateTypeDef HAL_I2C_GetState(I2C_HandleTypeDef *hi2c)
{
 8006168:	b480      	push	{r7}
 800616a:	b083      	sub	sp, #12
 800616c:	af00      	add	r7, sp, #0
 800616e:	6078      	str	r0, [r7, #4]
  /* Return I2C handle state */
  return hi2c->State;
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006176:	b2db      	uxtb	r3, r3
}
 8006178:	4618      	mov	r0, r3
 800617a:	370c      	adds	r7, #12
 800617c:	46bd      	mov	sp, r7
 800617e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006182:	4770      	bx	lr

08006184 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8006184:	b580      	push	{r7, lr}
 8006186:	b088      	sub	sp, #32
 8006188:	af02      	add	r7, sp, #8
 800618a:	60f8      	str	r0, [r7, #12]
 800618c:	4608      	mov	r0, r1
 800618e:	4611      	mov	r1, r2
 8006190:	461a      	mov	r2, r3
 8006192:	4603      	mov	r3, r0
 8006194:	817b      	strh	r3, [r7, #10]
 8006196:	460b      	mov	r3, r1
 8006198:	813b      	strh	r3, [r7, #8]
 800619a:	4613      	mov	r3, r2
 800619c:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800619e:	68fb      	ldr	r3, [r7, #12]
 80061a0:	681b      	ldr	r3, [r3, #0]
 80061a2:	681a      	ldr	r2, [r3, #0]
 80061a4:	68fb      	ldr	r3, [r7, #12]
 80061a6:	681b      	ldr	r3, [r3, #0]
 80061a8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80061ac:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80061ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80061b0:	9300      	str	r3, [sp, #0]
 80061b2:	6a3b      	ldr	r3, [r7, #32]
 80061b4:	2200      	movs	r2, #0
 80061b6:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80061ba:	68f8      	ldr	r0, [r7, #12]
 80061bc:	f000 f960 	bl	8006480 <I2C_WaitOnFlagUntilTimeout>
 80061c0:	4603      	mov	r3, r0
 80061c2:	2b00      	cmp	r3, #0
 80061c4:	d00d      	beq.n	80061e2 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80061c6:	68fb      	ldr	r3, [r7, #12]
 80061c8:	681b      	ldr	r3, [r3, #0]
 80061ca:	681b      	ldr	r3, [r3, #0]
 80061cc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80061d0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80061d4:	d103      	bne.n	80061de <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80061d6:	68fb      	ldr	r3, [r7, #12]
 80061d8:	f44f 7200 	mov.w	r2, #512	; 0x200
 80061dc:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80061de:	2303      	movs	r3, #3
 80061e0:	e05f      	b.n	80062a2 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80061e2:	897b      	ldrh	r3, [r7, #10]
 80061e4:	b2db      	uxtb	r3, r3
 80061e6:	461a      	mov	r2, r3
 80061e8:	68fb      	ldr	r3, [r7, #12]
 80061ea:	681b      	ldr	r3, [r3, #0]
 80061ec:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80061f0:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80061f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80061f4:	6a3a      	ldr	r2, [r7, #32]
 80061f6:	492d      	ldr	r1, [pc, #180]	; (80062ac <I2C_RequestMemoryWrite+0x128>)
 80061f8:	68f8      	ldr	r0, [r7, #12]
 80061fa:	f000 f998 	bl	800652e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80061fe:	4603      	mov	r3, r0
 8006200:	2b00      	cmp	r3, #0
 8006202:	d001      	beq.n	8006208 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8006204:	2301      	movs	r3, #1
 8006206:	e04c      	b.n	80062a2 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006208:	2300      	movs	r3, #0
 800620a:	617b      	str	r3, [r7, #20]
 800620c:	68fb      	ldr	r3, [r7, #12]
 800620e:	681b      	ldr	r3, [r3, #0]
 8006210:	695b      	ldr	r3, [r3, #20]
 8006212:	617b      	str	r3, [r7, #20]
 8006214:	68fb      	ldr	r3, [r7, #12]
 8006216:	681b      	ldr	r3, [r3, #0]
 8006218:	699b      	ldr	r3, [r3, #24]
 800621a:	617b      	str	r3, [r7, #20]
 800621c:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800621e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006220:	6a39      	ldr	r1, [r7, #32]
 8006222:	68f8      	ldr	r0, [r7, #12]
 8006224:	f000 fa02 	bl	800662c <I2C_WaitOnTXEFlagUntilTimeout>
 8006228:	4603      	mov	r3, r0
 800622a:	2b00      	cmp	r3, #0
 800622c:	d00d      	beq.n	800624a <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800622e:	68fb      	ldr	r3, [r7, #12]
 8006230:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006232:	2b04      	cmp	r3, #4
 8006234:	d107      	bne.n	8006246 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006236:	68fb      	ldr	r3, [r7, #12]
 8006238:	681b      	ldr	r3, [r3, #0]
 800623a:	681a      	ldr	r2, [r3, #0]
 800623c:	68fb      	ldr	r3, [r7, #12]
 800623e:	681b      	ldr	r3, [r3, #0]
 8006240:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006244:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8006246:	2301      	movs	r3, #1
 8006248:	e02b      	b.n	80062a2 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800624a:	88fb      	ldrh	r3, [r7, #6]
 800624c:	2b01      	cmp	r3, #1
 800624e:	d105      	bne.n	800625c <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8006250:	893b      	ldrh	r3, [r7, #8]
 8006252:	b2da      	uxtb	r2, r3
 8006254:	68fb      	ldr	r3, [r7, #12]
 8006256:	681b      	ldr	r3, [r3, #0]
 8006258:	611a      	str	r2, [r3, #16]
 800625a:	e021      	b.n	80062a0 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 800625c:	893b      	ldrh	r3, [r7, #8]
 800625e:	0a1b      	lsrs	r3, r3, #8
 8006260:	b29b      	uxth	r3, r3
 8006262:	b2da      	uxtb	r2, r3
 8006264:	68fb      	ldr	r3, [r7, #12]
 8006266:	681b      	ldr	r3, [r3, #0]
 8006268:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800626a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800626c:	6a39      	ldr	r1, [r7, #32]
 800626e:	68f8      	ldr	r0, [r7, #12]
 8006270:	f000 f9dc 	bl	800662c <I2C_WaitOnTXEFlagUntilTimeout>
 8006274:	4603      	mov	r3, r0
 8006276:	2b00      	cmp	r3, #0
 8006278:	d00d      	beq.n	8006296 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800627a:	68fb      	ldr	r3, [r7, #12]
 800627c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800627e:	2b04      	cmp	r3, #4
 8006280:	d107      	bne.n	8006292 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006282:	68fb      	ldr	r3, [r7, #12]
 8006284:	681b      	ldr	r3, [r3, #0]
 8006286:	681a      	ldr	r2, [r3, #0]
 8006288:	68fb      	ldr	r3, [r7, #12]
 800628a:	681b      	ldr	r3, [r3, #0]
 800628c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006290:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8006292:	2301      	movs	r3, #1
 8006294:	e005      	b.n	80062a2 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8006296:	893b      	ldrh	r3, [r7, #8]
 8006298:	b2da      	uxtb	r2, r3
 800629a:	68fb      	ldr	r3, [r7, #12]
 800629c:	681b      	ldr	r3, [r3, #0]
 800629e:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 80062a0:	2300      	movs	r3, #0
}
 80062a2:	4618      	mov	r0, r3
 80062a4:	3718      	adds	r7, #24
 80062a6:	46bd      	mov	sp, r7
 80062a8:	bd80      	pop	{r7, pc}
 80062aa:	bf00      	nop
 80062ac:	00010002 	.word	0x00010002

080062b0 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80062b0:	b580      	push	{r7, lr}
 80062b2:	b088      	sub	sp, #32
 80062b4:	af02      	add	r7, sp, #8
 80062b6:	60f8      	str	r0, [r7, #12]
 80062b8:	4608      	mov	r0, r1
 80062ba:	4611      	mov	r1, r2
 80062bc:	461a      	mov	r2, r3
 80062be:	4603      	mov	r3, r0
 80062c0:	817b      	strh	r3, [r7, #10]
 80062c2:	460b      	mov	r3, r1
 80062c4:	813b      	strh	r3, [r7, #8]
 80062c6:	4613      	mov	r3, r2
 80062c8:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80062ca:	68fb      	ldr	r3, [r7, #12]
 80062cc:	681b      	ldr	r3, [r3, #0]
 80062ce:	681a      	ldr	r2, [r3, #0]
 80062d0:	68fb      	ldr	r3, [r7, #12]
 80062d2:	681b      	ldr	r3, [r3, #0]
 80062d4:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80062d8:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80062da:	68fb      	ldr	r3, [r7, #12]
 80062dc:	681b      	ldr	r3, [r3, #0]
 80062de:	681a      	ldr	r2, [r3, #0]
 80062e0:	68fb      	ldr	r3, [r7, #12]
 80062e2:	681b      	ldr	r3, [r3, #0]
 80062e4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80062e8:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80062ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80062ec:	9300      	str	r3, [sp, #0]
 80062ee:	6a3b      	ldr	r3, [r7, #32]
 80062f0:	2200      	movs	r2, #0
 80062f2:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80062f6:	68f8      	ldr	r0, [r7, #12]
 80062f8:	f000 f8c2 	bl	8006480 <I2C_WaitOnFlagUntilTimeout>
 80062fc:	4603      	mov	r3, r0
 80062fe:	2b00      	cmp	r3, #0
 8006300:	d00d      	beq.n	800631e <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8006302:	68fb      	ldr	r3, [r7, #12]
 8006304:	681b      	ldr	r3, [r3, #0]
 8006306:	681b      	ldr	r3, [r3, #0]
 8006308:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800630c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006310:	d103      	bne.n	800631a <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006312:	68fb      	ldr	r3, [r7, #12]
 8006314:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006318:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800631a:	2303      	movs	r3, #3
 800631c:	e0aa      	b.n	8006474 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800631e:	897b      	ldrh	r3, [r7, #10]
 8006320:	b2db      	uxtb	r3, r3
 8006322:	461a      	mov	r2, r3
 8006324:	68fb      	ldr	r3, [r7, #12]
 8006326:	681b      	ldr	r3, [r3, #0]
 8006328:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 800632c:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800632e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006330:	6a3a      	ldr	r2, [r7, #32]
 8006332:	4952      	ldr	r1, [pc, #328]	; (800647c <I2C_RequestMemoryRead+0x1cc>)
 8006334:	68f8      	ldr	r0, [r7, #12]
 8006336:	f000 f8fa 	bl	800652e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800633a:	4603      	mov	r3, r0
 800633c:	2b00      	cmp	r3, #0
 800633e:	d001      	beq.n	8006344 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8006340:	2301      	movs	r3, #1
 8006342:	e097      	b.n	8006474 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006344:	2300      	movs	r3, #0
 8006346:	617b      	str	r3, [r7, #20]
 8006348:	68fb      	ldr	r3, [r7, #12]
 800634a:	681b      	ldr	r3, [r3, #0]
 800634c:	695b      	ldr	r3, [r3, #20]
 800634e:	617b      	str	r3, [r7, #20]
 8006350:	68fb      	ldr	r3, [r7, #12]
 8006352:	681b      	ldr	r3, [r3, #0]
 8006354:	699b      	ldr	r3, [r3, #24]
 8006356:	617b      	str	r3, [r7, #20]
 8006358:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800635a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800635c:	6a39      	ldr	r1, [r7, #32]
 800635e:	68f8      	ldr	r0, [r7, #12]
 8006360:	f000 f964 	bl	800662c <I2C_WaitOnTXEFlagUntilTimeout>
 8006364:	4603      	mov	r3, r0
 8006366:	2b00      	cmp	r3, #0
 8006368:	d00d      	beq.n	8006386 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800636a:	68fb      	ldr	r3, [r7, #12]
 800636c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800636e:	2b04      	cmp	r3, #4
 8006370:	d107      	bne.n	8006382 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006372:	68fb      	ldr	r3, [r7, #12]
 8006374:	681b      	ldr	r3, [r3, #0]
 8006376:	681a      	ldr	r2, [r3, #0]
 8006378:	68fb      	ldr	r3, [r7, #12]
 800637a:	681b      	ldr	r3, [r3, #0]
 800637c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006380:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8006382:	2301      	movs	r3, #1
 8006384:	e076      	b.n	8006474 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8006386:	88fb      	ldrh	r3, [r7, #6]
 8006388:	2b01      	cmp	r3, #1
 800638a:	d105      	bne.n	8006398 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800638c:	893b      	ldrh	r3, [r7, #8]
 800638e:	b2da      	uxtb	r2, r3
 8006390:	68fb      	ldr	r3, [r7, #12]
 8006392:	681b      	ldr	r3, [r3, #0]
 8006394:	611a      	str	r2, [r3, #16]
 8006396:	e021      	b.n	80063dc <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8006398:	893b      	ldrh	r3, [r7, #8]
 800639a:	0a1b      	lsrs	r3, r3, #8
 800639c:	b29b      	uxth	r3, r3
 800639e:	b2da      	uxtb	r2, r3
 80063a0:	68fb      	ldr	r3, [r7, #12]
 80063a2:	681b      	ldr	r3, [r3, #0]
 80063a4:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80063a6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80063a8:	6a39      	ldr	r1, [r7, #32]
 80063aa:	68f8      	ldr	r0, [r7, #12]
 80063ac:	f000 f93e 	bl	800662c <I2C_WaitOnTXEFlagUntilTimeout>
 80063b0:	4603      	mov	r3, r0
 80063b2:	2b00      	cmp	r3, #0
 80063b4:	d00d      	beq.n	80063d2 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80063b6:	68fb      	ldr	r3, [r7, #12]
 80063b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80063ba:	2b04      	cmp	r3, #4
 80063bc:	d107      	bne.n	80063ce <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80063be:	68fb      	ldr	r3, [r7, #12]
 80063c0:	681b      	ldr	r3, [r3, #0]
 80063c2:	681a      	ldr	r2, [r3, #0]
 80063c4:	68fb      	ldr	r3, [r7, #12]
 80063c6:	681b      	ldr	r3, [r3, #0]
 80063c8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80063cc:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80063ce:	2301      	movs	r3, #1
 80063d0:	e050      	b.n	8006474 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80063d2:	893b      	ldrh	r3, [r7, #8]
 80063d4:	b2da      	uxtb	r2, r3
 80063d6:	68fb      	ldr	r3, [r7, #12]
 80063d8:	681b      	ldr	r3, [r3, #0]
 80063da:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80063dc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80063de:	6a39      	ldr	r1, [r7, #32]
 80063e0:	68f8      	ldr	r0, [r7, #12]
 80063e2:	f000 f923 	bl	800662c <I2C_WaitOnTXEFlagUntilTimeout>
 80063e6:	4603      	mov	r3, r0
 80063e8:	2b00      	cmp	r3, #0
 80063ea:	d00d      	beq.n	8006408 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80063ec:	68fb      	ldr	r3, [r7, #12]
 80063ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80063f0:	2b04      	cmp	r3, #4
 80063f2:	d107      	bne.n	8006404 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80063f4:	68fb      	ldr	r3, [r7, #12]
 80063f6:	681b      	ldr	r3, [r3, #0]
 80063f8:	681a      	ldr	r2, [r3, #0]
 80063fa:	68fb      	ldr	r3, [r7, #12]
 80063fc:	681b      	ldr	r3, [r3, #0]
 80063fe:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006402:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8006404:	2301      	movs	r3, #1
 8006406:	e035      	b.n	8006474 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006408:	68fb      	ldr	r3, [r7, #12]
 800640a:	681b      	ldr	r3, [r3, #0]
 800640c:	681a      	ldr	r2, [r3, #0]
 800640e:	68fb      	ldr	r3, [r7, #12]
 8006410:	681b      	ldr	r3, [r3, #0]
 8006412:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006416:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006418:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800641a:	9300      	str	r3, [sp, #0]
 800641c:	6a3b      	ldr	r3, [r7, #32]
 800641e:	2200      	movs	r2, #0
 8006420:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8006424:	68f8      	ldr	r0, [r7, #12]
 8006426:	f000 f82b 	bl	8006480 <I2C_WaitOnFlagUntilTimeout>
 800642a:	4603      	mov	r3, r0
 800642c:	2b00      	cmp	r3, #0
 800642e:	d00d      	beq.n	800644c <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8006430:	68fb      	ldr	r3, [r7, #12]
 8006432:	681b      	ldr	r3, [r3, #0]
 8006434:	681b      	ldr	r3, [r3, #0]
 8006436:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800643a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800643e:	d103      	bne.n	8006448 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006440:	68fb      	ldr	r3, [r7, #12]
 8006442:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006446:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8006448:	2303      	movs	r3, #3
 800644a:	e013      	b.n	8006474 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 800644c:	897b      	ldrh	r3, [r7, #10]
 800644e:	b2db      	uxtb	r3, r3
 8006450:	f043 0301 	orr.w	r3, r3, #1
 8006454:	b2da      	uxtb	r2, r3
 8006456:	68fb      	ldr	r3, [r7, #12]
 8006458:	681b      	ldr	r3, [r3, #0]
 800645a:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800645c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800645e:	6a3a      	ldr	r2, [r7, #32]
 8006460:	4906      	ldr	r1, [pc, #24]	; (800647c <I2C_RequestMemoryRead+0x1cc>)
 8006462:	68f8      	ldr	r0, [r7, #12]
 8006464:	f000 f863 	bl	800652e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006468:	4603      	mov	r3, r0
 800646a:	2b00      	cmp	r3, #0
 800646c:	d001      	beq.n	8006472 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 800646e:	2301      	movs	r3, #1
 8006470:	e000      	b.n	8006474 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8006472:	2300      	movs	r3, #0
}
 8006474:	4618      	mov	r0, r3
 8006476:	3718      	adds	r7, #24
 8006478:	46bd      	mov	sp, r7
 800647a:	bd80      	pop	{r7, pc}
 800647c:	00010002 	.word	0x00010002

08006480 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8006480:	b580      	push	{r7, lr}
 8006482:	b084      	sub	sp, #16
 8006484:	af00      	add	r7, sp, #0
 8006486:	60f8      	str	r0, [r7, #12]
 8006488:	60b9      	str	r1, [r7, #8]
 800648a:	603b      	str	r3, [r7, #0]
 800648c:	4613      	mov	r3, r2
 800648e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006490:	e025      	b.n	80064de <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006492:	683b      	ldr	r3, [r7, #0]
 8006494:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006498:	d021      	beq.n	80064de <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800649a:	f7fc fe05 	bl	80030a8 <HAL_GetTick>
 800649e:	4602      	mov	r2, r0
 80064a0:	69bb      	ldr	r3, [r7, #24]
 80064a2:	1ad3      	subs	r3, r2, r3
 80064a4:	683a      	ldr	r2, [r7, #0]
 80064a6:	429a      	cmp	r2, r3
 80064a8:	d302      	bcc.n	80064b0 <I2C_WaitOnFlagUntilTimeout+0x30>
 80064aa:	683b      	ldr	r3, [r7, #0]
 80064ac:	2b00      	cmp	r3, #0
 80064ae:	d116      	bne.n	80064de <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 80064b0:	68fb      	ldr	r3, [r7, #12]
 80064b2:	2200      	movs	r2, #0
 80064b4:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 80064b6:	68fb      	ldr	r3, [r7, #12]
 80064b8:	2220      	movs	r2, #32
 80064ba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 80064be:	68fb      	ldr	r3, [r7, #12]
 80064c0:	2200      	movs	r2, #0
 80064c2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80064c6:	68fb      	ldr	r3, [r7, #12]
 80064c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80064ca:	f043 0220 	orr.w	r2, r3, #32
 80064ce:	68fb      	ldr	r3, [r7, #12]
 80064d0:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80064d2:	68fb      	ldr	r3, [r7, #12]
 80064d4:	2200      	movs	r2, #0
 80064d6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80064da:	2301      	movs	r3, #1
 80064dc:	e023      	b.n	8006526 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80064de:	68bb      	ldr	r3, [r7, #8]
 80064e0:	0c1b      	lsrs	r3, r3, #16
 80064e2:	b2db      	uxtb	r3, r3
 80064e4:	2b01      	cmp	r3, #1
 80064e6:	d10d      	bne.n	8006504 <I2C_WaitOnFlagUntilTimeout+0x84>
 80064e8:	68fb      	ldr	r3, [r7, #12]
 80064ea:	681b      	ldr	r3, [r3, #0]
 80064ec:	695b      	ldr	r3, [r3, #20]
 80064ee:	43da      	mvns	r2, r3
 80064f0:	68bb      	ldr	r3, [r7, #8]
 80064f2:	4013      	ands	r3, r2
 80064f4:	b29b      	uxth	r3, r3
 80064f6:	2b00      	cmp	r3, #0
 80064f8:	bf0c      	ite	eq
 80064fa:	2301      	moveq	r3, #1
 80064fc:	2300      	movne	r3, #0
 80064fe:	b2db      	uxtb	r3, r3
 8006500:	461a      	mov	r2, r3
 8006502:	e00c      	b.n	800651e <I2C_WaitOnFlagUntilTimeout+0x9e>
 8006504:	68fb      	ldr	r3, [r7, #12]
 8006506:	681b      	ldr	r3, [r3, #0]
 8006508:	699b      	ldr	r3, [r3, #24]
 800650a:	43da      	mvns	r2, r3
 800650c:	68bb      	ldr	r3, [r7, #8]
 800650e:	4013      	ands	r3, r2
 8006510:	b29b      	uxth	r3, r3
 8006512:	2b00      	cmp	r3, #0
 8006514:	bf0c      	ite	eq
 8006516:	2301      	moveq	r3, #1
 8006518:	2300      	movne	r3, #0
 800651a:	b2db      	uxtb	r3, r3
 800651c:	461a      	mov	r2, r3
 800651e:	79fb      	ldrb	r3, [r7, #7]
 8006520:	429a      	cmp	r2, r3
 8006522:	d0b6      	beq.n	8006492 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8006524:	2300      	movs	r3, #0
}
 8006526:	4618      	mov	r0, r3
 8006528:	3710      	adds	r7, #16
 800652a:	46bd      	mov	sp, r7
 800652c:	bd80      	pop	{r7, pc}

0800652e <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 800652e:	b580      	push	{r7, lr}
 8006530:	b084      	sub	sp, #16
 8006532:	af00      	add	r7, sp, #0
 8006534:	60f8      	str	r0, [r7, #12]
 8006536:	60b9      	str	r1, [r7, #8]
 8006538:	607a      	str	r2, [r7, #4]
 800653a:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800653c:	e051      	b.n	80065e2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800653e:	68fb      	ldr	r3, [r7, #12]
 8006540:	681b      	ldr	r3, [r3, #0]
 8006542:	695b      	ldr	r3, [r3, #20]
 8006544:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006548:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800654c:	d123      	bne.n	8006596 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800654e:	68fb      	ldr	r3, [r7, #12]
 8006550:	681b      	ldr	r3, [r3, #0]
 8006552:	681a      	ldr	r2, [r3, #0]
 8006554:	68fb      	ldr	r3, [r7, #12]
 8006556:	681b      	ldr	r3, [r3, #0]
 8006558:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800655c:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800655e:	68fb      	ldr	r3, [r7, #12]
 8006560:	681b      	ldr	r3, [r3, #0]
 8006562:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8006566:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8006568:	68fb      	ldr	r3, [r7, #12]
 800656a:	2200      	movs	r2, #0
 800656c:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800656e:	68fb      	ldr	r3, [r7, #12]
 8006570:	2220      	movs	r2, #32
 8006572:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006576:	68fb      	ldr	r3, [r7, #12]
 8006578:	2200      	movs	r2, #0
 800657a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800657e:	68fb      	ldr	r3, [r7, #12]
 8006580:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006582:	f043 0204 	orr.w	r2, r3, #4
 8006586:	68fb      	ldr	r3, [r7, #12]
 8006588:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800658a:	68fb      	ldr	r3, [r7, #12]
 800658c:	2200      	movs	r2, #0
 800658e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8006592:	2301      	movs	r3, #1
 8006594:	e046      	b.n	8006624 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	f1b3 3fff 	cmp.w	r3, #4294967295
 800659c:	d021      	beq.n	80065e2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800659e:	f7fc fd83 	bl	80030a8 <HAL_GetTick>
 80065a2:	4602      	mov	r2, r0
 80065a4:	683b      	ldr	r3, [r7, #0]
 80065a6:	1ad3      	subs	r3, r2, r3
 80065a8:	687a      	ldr	r2, [r7, #4]
 80065aa:	429a      	cmp	r2, r3
 80065ac:	d302      	bcc.n	80065b4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	2b00      	cmp	r3, #0
 80065b2:	d116      	bne.n	80065e2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80065b4:	68fb      	ldr	r3, [r7, #12]
 80065b6:	2200      	movs	r2, #0
 80065b8:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80065ba:	68fb      	ldr	r3, [r7, #12]
 80065bc:	2220      	movs	r2, #32
 80065be:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80065c2:	68fb      	ldr	r3, [r7, #12]
 80065c4:	2200      	movs	r2, #0
 80065c6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80065ca:	68fb      	ldr	r3, [r7, #12]
 80065cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80065ce:	f043 0220 	orr.w	r2, r3, #32
 80065d2:	68fb      	ldr	r3, [r7, #12]
 80065d4:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80065d6:	68fb      	ldr	r3, [r7, #12]
 80065d8:	2200      	movs	r2, #0
 80065da:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80065de:	2301      	movs	r3, #1
 80065e0:	e020      	b.n	8006624 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80065e2:	68bb      	ldr	r3, [r7, #8]
 80065e4:	0c1b      	lsrs	r3, r3, #16
 80065e6:	b2db      	uxtb	r3, r3
 80065e8:	2b01      	cmp	r3, #1
 80065ea:	d10c      	bne.n	8006606 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 80065ec:	68fb      	ldr	r3, [r7, #12]
 80065ee:	681b      	ldr	r3, [r3, #0]
 80065f0:	695b      	ldr	r3, [r3, #20]
 80065f2:	43da      	mvns	r2, r3
 80065f4:	68bb      	ldr	r3, [r7, #8]
 80065f6:	4013      	ands	r3, r2
 80065f8:	b29b      	uxth	r3, r3
 80065fa:	2b00      	cmp	r3, #0
 80065fc:	bf14      	ite	ne
 80065fe:	2301      	movne	r3, #1
 8006600:	2300      	moveq	r3, #0
 8006602:	b2db      	uxtb	r3, r3
 8006604:	e00b      	b.n	800661e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8006606:	68fb      	ldr	r3, [r7, #12]
 8006608:	681b      	ldr	r3, [r3, #0]
 800660a:	699b      	ldr	r3, [r3, #24]
 800660c:	43da      	mvns	r2, r3
 800660e:	68bb      	ldr	r3, [r7, #8]
 8006610:	4013      	ands	r3, r2
 8006612:	b29b      	uxth	r3, r3
 8006614:	2b00      	cmp	r3, #0
 8006616:	bf14      	ite	ne
 8006618:	2301      	movne	r3, #1
 800661a:	2300      	moveq	r3, #0
 800661c:	b2db      	uxtb	r3, r3
 800661e:	2b00      	cmp	r3, #0
 8006620:	d18d      	bne.n	800653e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8006622:	2300      	movs	r3, #0
}
 8006624:	4618      	mov	r0, r3
 8006626:	3710      	adds	r7, #16
 8006628:	46bd      	mov	sp, r7
 800662a:	bd80      	pop	{r7, pc}

0800662c <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800662c:	b580      	push	{r7, lr}
 800662e:	b084      	sub	sp, #16
 8006630:	af00      	add	r7, sp, #0
 8006632:	60f8      	str	r0, [r7, #12]
 8006634:	60b9      	str	r1, [r7, #8]
 8006636:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8006638:	e02d      	b.n	8006696 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800663a:	68f8      	ldr	r0, [r7, #12]
 800663c:	f000 f8ce 	bl	80067dc <I2C_IsAcknowledgeFailed>
 8006640:	4603      	mov	r3, r0
 8006642:	2b00      	cmp	r3, #0
 8006644:	d001      	beq.n	800664a <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8006646:	2301      	movs	r3, #1
 8006648:	e02d      	b.n	80066a6 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800664a:	68bb      	ldr	r3, [r7, #8]
 800664c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006650:	d021      	beq.n	8006696 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006652:	f7fc fd29 	bl	80030a8 <HAL_GetTick>
 8006656:	4602      	mov	r2, r0
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	1ad3      	subs	r3, r2, r3
 800665c:	68ba      	ldr	r2, [r7, #8]
 800665e:	429a      	cmp	r2, r3
 8006660:	d302      	bcc.n	8006668 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8006662:	68bb      	ldr	r3, [r7, #8]
 8006664:	2b00      	cmp	r3, #0
 8006666:	d116      	bne.n	8006696 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8006668:	68fb      	ldr	r3, [r7, #12]
 800666a:	2200      	movs	r2, #0
 800666c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800666e:	68fb      	ldr	r3, [r7, #12]
 8006670:	2220      	movs	r2, #32
 8006672:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006676:	68fb      	ldr	r3, [r7, #12]
 8006678:	2200      	movs	r2, #0
 800667a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800667e:	68fb      	ldr	r3, [r7, #12]
 8006680:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006682:	f043 0220 	orr.w	r2, r3, #32
 8006686:	68fb      	ldr	r3, [r7, #12]
 8006688:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800668a:	68fb      	ldr	r3, [r7, #12]
 800668c:	2200      	movs	r2, #0
 800668e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8006692:	2301      	movs	r3, #1
 8006694:	e007      	b.n	80066a6 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8006696:	68fb      	ldr	r3, [r7, #12]
 8006698:	681b      	ldr	r3, [r3, #0]
 800669a:	695b      	ldr	r3, [r3, #20]
 800669c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80066a0:	2b80      	cmp	r3, #128	; 0x80
 80066a2:	d1ca      	bne.n	800663a <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80066a4:	2300      	movs	r3, #0
}
 80066a6:	4618      	mov	r0, r3
 80066a8:	3710      	adds	r7, #16
 80066aa:	46bd      	mov	sp, r7
 80066ac:	bd80      	pop	{r7, pc}

080066ae <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80066ae:	b580      	push	{r7, lr}
 80066b0:	b084      	sub	sp, #16
 80066b2:	af00      	add	r7, sp, #0
 80066b4:	60f8      	str	r0, [r7, #12]
 80066b6:	60b9      	str	r1, [r7, #8]
 80066b8:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80066ba:	e02d      	b.n	8006718 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80066bc:	68f8      	ldr	r0, [r7, #12]
 80066be:	f000 f88d 	bl	80067dc <I2C_IsAcknowledgeFailed>
 80066c2:	4603      	mov	r3, r0
 80066c4:	2b00      	cmp	r3, #0
 80066c6:	d001      	beq.n	80066cc <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80066c8:	2301      	movs	r3, #1
 80066ca:	e02d      	b.n	8006728 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80066cc:	68bb      	ldr	r3, [r7, #8]
 80066ce:	f1b3 3fff 	cmp.w	r3, #4294967295
 80066d2:	d021      	beq.n	8006718 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80066d4:	f7fc fce8 	bl	80030a8 <HAL_GetTick>
 80066d8:	4602      	mov	r2, r0
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	1ad3      	subs	r3, r2, r3
 80066de:	68ba      	ldr	r2, [r7, #8]
 80066e0:	429a      	cmp	r2, r3
 80066e2:	d302      	bcc.n	80066ea <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80066e4:	68bb      	ldr	r3, [r7, #8]
 80066e6:	2b00      	cmp	r3, #0
 80066e8:	d116      	bne.n	8006718 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80066ea:	68fb      	ldr	r3, [r7, #12]
 80066ec:	2200      	movs	r2, #0
 80066ee:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80066f0:	68fb      	ldr	r3, [r7, #12]
 80066f2:	2220      	movs	r2, #32
 80066f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80066f8:	68fb      	ldr	r3, [r7, #12]
 80066fa:	2200      	movs	r2, #0
 80066fc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006700:	68fb      	ldr	r3, [r7, #12]
 8006702:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006704:	f043 0220 	orr.w	r2, r3, #32
 8006708:	68fb      	ldr	r3, [r7, #12]
 800670a:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800670c:	68fb      	ldr	r3, [r7, #12]
 800670e:	2200      	movs	r2, #0
 8006710:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8006714:	2301      	movs	r3, #1
 8006716:	e007      	b.n	8006728 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8006718:	68fb      	ldr	r3, [r7, #12]
 800671a:	681b      	ldr	r3, [r3, #0]
 800671c:	695b      	ldr	r3, [r3, #20]
 800671e:	f003 0304 	and.w	r3, r3, #4
 8006722:	2b04      	cmp	r3, #4
 8006724:	d1ca      	bne.n	80066bc <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8006726:	2300      	movs	r3, #0
}
 8006728:	4618      	mov	r0, r3
 800672a:	3710      	adds	r7, #16
 800672c:	46bd      	mov	sp, r7
 800672e:	bd80      	pop	{r7, pc}

08006730 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006730:	b580      	push	{r7, lr}
 8006732:	b084      	sub	sp, #16
 8006734:	af00      	add	r7, sp, #0
 8006736:	60f8      	str	r0, [r7, #12]
 8006738:	60b9      	str	r1, [r7, #8]
 800673a:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800673c:	e042      	b.n	80067c4 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800673e:	68fb      	ldr	r3, [r7, #12]
 8006740:	681b      	ldr	r3, [r3, #0]
 8006742:	695b      	ldr	r3, [r3, #20]
 8006744:	f003 0310 	and.w	r3, r3, #16
 8006748:	2b10      	cmp	r3, #16
 800674a:	d119      	bne.n	8006780 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800674c:	68fb      	ldr	r3, [r7, #12]
 800674e:	681b      	ldr	r3, [r3, #0]
 8006750:	f06f 0210 	mvn.w	r2, #16
 8006754:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8006756:	68fb      	ldr	r3, [r7, #12]
 8006758:	2200      	movs	r2, #0
 800675a:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800675c:	68fb      	ldr	r3, [r7, #12]
 800675e:	2220      	movs	r2, #32
 8006760:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006764:	68fb      	ldr	r3, [r7, #12]
 8006766:	2200      	movs	r2, #0
 8006768:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 800676c:	68fb      	ldr	r3, [r7, #12]
 800676e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006770:	68fb      	ldr	r3, [r7, #12]
 8006772:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006774:	68fb      	ldr	r3, [r7, #12]
 8006776:	2200      	movs	r2, #0
 8006778:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800677c:	2301      	movs	r3, #1
 800677e:	e029      	b.n	80067d4 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006780:	f7fc fc92 	bl	80030a8 <HAL_GetTick>
 8006784:	4602      	mov	r2, r0
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	1ad3      	subs	r3, r2, r3
 800678a:	68ba      	ldr	r2, [r7, #8]
 800678c:	429a      	cmp	r2, r3
 800678e:	d302      	bcc.n	8006796 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8006790:	68bb      	ldr	r3, [r7, #8]
 8006792:	2b00      	cmp	r3, #0
 8006794:	d116      	bne.n	80067c4 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8006796:	68fb      	ldr	r3, [r7, #12]
 8006798:	2200      	movs	r2, #0
 800679a:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800679c:	68fb      	ldr	r3, [r7, #12]
 800679e:	2220      	movs	r2, #32
 80067a0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80067a4:	68fb      	ldr	r3, [r7, #12]
 80067a6:	2200      	movs	r2, #0
 80067a8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80067ac:	68fb      	ldr	r3, [r7, #12]
 80067ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80067b0:	f043 0220 	orr.w	r2, r3, #32
 80067b4:	68fb      	ldr	r3, [r7, #12]
 80067b6:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80067b8:	68fb      	ldr	r3, [r7, #12]
 80067ba:	2200      	movs	r2, #0
 80067bc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80067c0:	2301      	movs	r3, #1
 80067c2:	e007      	b.n	80067d4 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80067c4:	68fb      	ldr	r3, [r7, #12]
 80067c6:	681b      	ldr	r3, [r3, #0]
 80067c8:	695b      	ldr	r3, [r3, #20]
 80067ca:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80067ce:	2b40      	cmp	r3, #64	; 0x40
 80067d0:	d1b5      	bne.n	800673e <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 80067d2:	2300      	movs	r3, #0
}
 80067d4:	4618      	mov	r0, r3
 80067d6:	3710      	adds	r7, #16
 80067d8:	46bd      	mov	sp, r7
 80067da:	bd80      	pop	{r7, pc}

080067dc <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80067dc:	b480      	push	{r7}
 80067de:	b083      	sub	sp, #12
 80067e0:	af00      	add	r7, sp, #0
 80067e2:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	681b      	ldr	r3, [r3, #0]
 80067e8:	695b      	ldr	r3, [r3, #20]
 80067ea:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80067ee:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80067f2:	d11b      	bne.n	800682c <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	681b      	ldr	r3, [r3, #0]
 80067f8:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80067fc:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	2200      	movs	r2, #0
 8006802:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	2220      	movs	r2, #32
 8006808:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	2200      	movs	r2, #0
 8006810:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006818:	f043 0204 	orr.w	r2, r3, #4
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	2200      	movs	r2, #0
 8006824:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8006828:	2301      	movs	r3, #1
 800682a:	e000      	b.n	800682e <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 800682c:	2300      	movs	r3, #0
}
 800682e:	4618      	mov	r0, r3
 8006830:	370c      	adds	r7, #12
 8006832:	46bd      	mov	sp, r7
 8006834:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006838:	4770      	bx	lr
	...

0800683c <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 800683c:	b580      	push	{r7, lr}
 800683e:	b088      	sub	sp, #32
 8006840:	af00      	add	r7, sp, #0
 8006842:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	2b00      	cmp	r3, #0
 8006848:	d101      	bne.n	800684e <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 800684a:	2301      	movs	r3, #1
 800684c:	e128      	b.n	8006aa0 <HAL_I2S_Init+0x264>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 800684e:	687b      	ldr	r3, [r7, #4]
 8006850:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006854:	b2db      	uxtb	r3, r3
 8006856:	2b00      	cmp	r3, #0
 8006858:	d109      	bne.n	800686e <HAL_I2S_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 800685a:	687b      	ldr	r3, [r7, #4]
 800685c:	2200      	movs	r2, #0
 800685e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 8006862:	687b      	ldr	r3, [r7, #4]
 8006864:	4a90      	ldr	r2, [pc, #576]	; (8006aa8 <HAL_I2S_Init+0x26c>)
 8006866:	635a      	str	r2, [r3, #52]	; 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 8006868:	6878      	ldr	r0, [r7, #4]
 800686a:	f7fa fe83 	bl	8001574 <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 800686e:	687b      	ldr	r3, [r7, #4]
 8006870:	2202      	movs	r2, #2
 8006872:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	681b      	ldr	r3, [r3, #0]
 800687a:	69db      	ldr	r3, [r3, #28]
 800687c:	687a      	ldr	r2, [r7, #4]
 800687e:	6812      	ldr	r2, [r2, #0]
 8006880:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 8006884:	f023 030f 	bic.w	r3, r3, #15
 8006888:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 800688a:	687b      	ldr	r3, [r7, #4]
 800688c:	681b      	ldr	r3, [r3, #0]
 800688e:	2202      	movs	r2, #2
 8006890:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 8006892:	687b      	ldr	r3, [r7, #4]
 8006894:	695b      	ldr	r3, [r3, #20]
 8006896:	2b02      	cmp	r3, #2
 8006898:	d060      	beq.n	800695c <HAL_I2S_Init+0x120>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 800689a:	687b      	ldr	r3, [r7, #4]
 800689c:	68db      	ldr	r3, [r3, #12]
 800689e:	2b00      	cmp	r3, #0
 80068a0:	d102      	bne.n	80068a8 <HAL_I2S_Init+0x6c>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 80068a2:	2310      	movs	r3, #16
 80068a4:	617b      	str	r3, [r7, #20]
 80068a6:	e001      	b.n	80068ac <HAL_I2S_Init+0x70>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 80068a8:	2320      	movs	r3, #32
 80068aa:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	689b      	ldr	r3, [r3, #8]
 80068b0:	2b20      	cmp	r3, #32
 80068b2:	d802      	bhi.n	80068ba <HAL_I2S_Init+0x7e>
    {
      /* In I2S standard packet length is multiplied by 2 */
      packetlength = packetlength * 2U;
 80068b4:	697b      	ldr	r3, [r7, #20]
 80068b6:	005b      	lsls	r3, r3, #1
 80068b8:	617b      	str	r3, [r7, #20]
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
    }
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 80068ba:	2001      	movs	r0, #1
 80068bc:	f001 fbe6 	bl	800808c <HAL_RCCEx_GetPeriphCLKFreq>
 80068c0:	60f8      	str	r0, [r7, #12]
#endif /* I2S_APB1_APB2_FEATURE */

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 80068c2:	687b      	ldr	r3, [r7, #4]
 80068c4:	691b      	ldr	r3, [r3, #16]
 80068c6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80068ca:	d125      	bne.n	8006918 <HAL_I2S_Init+0xdc>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	68db      	ldr	r3, [r3, #12]
 80068d0:	2b00      	cmp	r3, #0
 80068d2:	d010      	beq.n	80068f6 <HAL_I2S_Init+0xba>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 80068d4:	697b      	ldr	r3, [r7, #20]
 80068d6:	009b      	lsls	r3, r3, #2
 80068d8:	68fa      	ldr	r2, [r7, #12]
 80068da:	fbb2 f2f3 	udiv	r2, r2, r3
 80068de:	4613      	mov	r3, r2
 80068e0:	009b      	lsls	r3, r3, #2
 80068e2:	4413      	add	r3, r2
 80068e4:	005b      	lsls	r3, r3, #1
 80068e6:	461a      	mov	r2, r3
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	695b      	ldr	r3, [r3, #20]
 80068ec:	fbb2 f3f3 	udiv	r3, r2, r3
 80068f0:	3305      	adds	r3, #5
 80068f2:	613b      	str	r3, [r7, #16]
 80068f4:	e01f      	b.n	8006936 <HAL_I2S_Init+0xfa>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 80068f6:	697b      	ldr	r3, [r7, #20]
 80068f8:	00db      	lsls	r3, r3, #3
 80068fa:	68fa      	ldr	r2, [r7, #12]
 80068fc:	fbb2 f2f3 	udiv	r2, r2, r3
 8006900:	4613      	mov	r3, r2
 8006902:	009b      	lsls	r3, r3, #2
 8006904:	4413      	add	r3, r2
 8006906:	005b      	lsls	r3, r3, #1
 8006908:	461a      	mov	r2, r3
 800690a:	687b      	ldr	r3, [r7, #4]
 800690c:	695b      	ldr	r3, [r3, #20]
 800690e:	fbb2 f3f3 	udiv	r3, r2, r3
 8006912:	3305      	adds	r3, #5
 8006914:	613b      	str	r3, [r7, #16]
 8006916:	e00e      	b.n	8006936 <HAL_I2S_Init+0xfa>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8006918:	68fa      	ldr	r2, [r7, #12]
 800691a:	697b      	ldr	r3, [r7, #20]
 800691c:	fbb2 f2f3 	udiv	r2, r2, r3
 8006920:	4613      	mov	r3, r2
 8006922:	009b      	lsls	r3, r3, #2
 8006924:	4413      	add	r3, r2
 8006926:	005b      	lsls	r3, r3, #1
 8006928:	461a      	mov	r2, r3
 800692a:	687b      	ldr	r3, [r7, #4]
 800692c:	695b      	ldr	r3, [r3, #20]
 800692e:	fbb2 f3f3 	udiv	r3, r2, r3
 8006932:	3305      	adds	r3, #5
 8006934:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 8006936:	693b      	ldr	r3, [r7, #16]
 8006938:	4a5c      	ldr	r2, [pc, #368]	; (8006aac <HAL_I2S_Init+0x270>)
 800693a:	fba2 2303 	umull	r2, r3, r2, r3
 800693e:	08db      	lsrs	r3, r3, #3
 8006940:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 8006942:	693b      	ldr	r3, [r7, #16]
 8006944:	f003 0301 	and.w	r3, r3, #1
 8006948:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 800694a:	693a      	ldr	r2, [r7, #16]
 800694c:	69bb      	ldr	r3, [r7, #24]
 800694e:	1ad3      	subs	r3, r2, r3
 8006950:	085b      	lsrs	r3, r3, #1
 8006952:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 8006954:	69bb      	ldr	r3, [r7, #24]
 8006956:	021b      	lsls	r3, r3, #8
 8006958:	61bb      	str	r3, [r7, #24]
 800695a:	e003      	b.n	8006964 <HAL_I2S_Init+0x128>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 800695c:	2302      	movs	r3, #2
 800695e:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 8006960:	2300      	movs	r3, #0
 8006962:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 8006964:	69fb      	ldr	r3, [r7, #28]
 8006966:	2b01      	cmp	r3, #1
 8006968:	d902      	bls.n	8006970 <HAL_I2S_Init+0x134>
 800696a:	69fb      	ldr	r3, [r7, #28]
 800696c:	2bff      	cmp	r3, #255	; 0xff
 800696e:	d907      	bls.n	8006980 <HAL_I2S_Init+0x144>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 8006970:	687b      	ldr	r3, [r7, #4]
 8006972:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006974:	f043 0210 	orr.w	r2, r3, #16
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	645a      	str	r2, [r3, #68]	; 0x44
    return  HAL_ERROR;
 800697c:	2301      	movs	r3, #1
 800697e:	e08f      	b.n	8006aa0 <HAL_I2S_Init+0x264>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 8006980:	687b      	ldr	r3, [r7, #4]
 8006982:	691a      	ldr	r2, [r3, #16]
 8006984:	69bb      	ldr	r3, [r7, #24]
 8006986:	ea42 0103 	orr.w	r1, r2, r3
 800698a:	687b      	ldr	r3, [r7, #4]
 800698c:	681b      	ldr	r3, [r3, #0]
 800698e:	69fa      	ldr	r2, [r7, #28]
 8006990:	430a      	orrs	r2, r1
 8006992:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 8006994:	687b      	ldr	r3, [r7, #4]
 8006996:	681b      	ldr	r3, [r3, #0]
 8006998:	69db      	ldr	r3, [r3, #28]
 800699a:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 800699e:	f023 030f 	bic.w	r3, r3, #15
 80069a2:	687a      	ldr	r2, [r7, #4]
 80069a4:	6851      	ldr	r1, [r2, #4]
 80069a6:	687a      	ldr	r2, [r7, #4]
 80069a8:	6892      	ldr	r2, [r2, #8]
 80069aa:	4311      	orrs	r1, r2
 80069ac:	687a      	ldr	r2, [r7, #4]
 80069ae:	68d2      	ldr	r2, [r2, #12]
 80069b0:	4311      	orrs	r1, r2
 80069b2:	687a      	ldr	r2, [r7, #4]
 80069b4:	6992      	ldr	r2, [r2, #24]
 80069b6:	430a      	orrs	r2, r1
 80069b8:	431a      	orrs	r2, r3
 80069ba:	687b      	ldr	r3, [r7, #4]
 80069bc:	681b      	ldr	r3, [r3, #0]
 80069be:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80069c2:	61da      	str	r2, [r3, #28]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

  /* Configure the I2S extended if the full duplex mode is enabled */
  assert_param(IS_I2S_FULLDUPLEX_MODE(hi2s->Init.FullDuplexMode));

  if (hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	6a1b      	ldr	r3, [r3, #32]
 80069c8:	2b01      	cmp	r3, #1
 80069ca:	d161      	bne.n	8006a90 <HAL_I2S_Init+0x254>
  {
    /* Set FullDuplex I2S IrqHandler ISR if FULLDUPLEXMODE is enabled */
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	4a38      	ldr	r2, [pc, #224]	; (8006ab0 <HAL_I2S_Init+0x274>)
 80069d0:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 80069d2:	687b      	ldr	r3, [r7, #4]
 80069d4:	681b      	ldr	r3, [r3, #0]
 80069d6:	4a37      	ldr	r2, [pc, #220]	; (8006ab4 <HAL_I2S_Init+0x278>)
 80069d8:	4293      	cmp	r3, r2
 80069da:	d101      	bne.n	80069e0 <HAL_I2S_Init+0x1a4>
 80069dc:	4b36      	ldr	r3, [pc, #216]	; (8006ab8 <HAL_I2S_Init+0x27c>)
 80069de:	e001      	b.n	80069e4 <HAL_I2S_Init+0x1a8>
 80069e0:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80069e4:	69db      	ldr	r3, [r3, #28]
 80069e6:	687a      	ldr	r2, [r7, #4]
 80069e8:	6812      	ldr	r2, [r2, #0]
 80069ea:	4932      	ldr	r1, [pc, #200]	; (8006ab4 <HAL_I2S_Init+0x278>)
 80069ec:	428a      	cmp	r2, r1
 80069ee:	d101      	bne.n	80069f4 <HAL_I2S_Init+0x1b8>
 80069f0:	4a31      	ldr	r2, [pc, #196]	; (8006ab8 <HAL_I2S_Init+0x27c>)
 80069f2:	e001      	b.n	80069f8 <HAL_I2S_Init+0x1bc>
 80069f4:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 80069f8:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 80069fc:	f023 030f 	bic.w	r3, r3, #15
 8006a00:	61d3      	str	r3, [r2, #28]
                                                 SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                                 SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 8006a02:	687b      	ldr	r3, [r7, #4]
 8006a04:	681b      	ldr	r3, [r3, #0]
 8006a06:	4a2b      	ldr	r2, [pc, #172]	; (8006ab4 <HAL_I2S_Init+0x278>)
 8006a08:	4293      	cmp	r3, r2
 8006a0a:	d101      	bne.n	8006a10 <HAL_I2S_Init+0x1d4>
 8006a0c:	4b2a      	ldr	r3, [pc, #168]	; (8006ab8 <HAL_I2S_Init+0x27c>)
 8006a0e:	e001      	b.n	8006a14 <HAL_I2S_Init+0x1d8>
 8006a10:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8006a14:	2202      	movs	r2, #2
 8006a16:	621a      	str	r2, [r3, #32]

    /* Get the I2SCFGR register value */
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	681b      	ldr	r3, [r3, #0]
 8006a1c:	4a25      	ldr	r2, [pc, #148]	; (8006ab4 <HAL_I2S_Init+0x278>)
 8006a1e:	4293      	cmp	r3, r2
 8006a20:	d101      	bne.n	8006a26 <HAL_I2S_Init+0x1ea>
 8006a22:	4b25      	ldr	r3, [pc, #148]	; (8006ab8 <HAL_I2S_Init+0x27c>)
 8006a24:	e001      	b.n	8006a2a <HAL_I2S_Init+0x1ee>
 8006a26:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8006a2a:	69db      	ldr	r3, [r3, #28]
 8006a2c:	817b      	strh	r3, [r7, #10]

    /* Get the mode to be configured for the extended I2S */
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8006a2e:	687b      	ldr	r3, [r7, #4]
 8006a30:	685b      	ldr	r3, [r3, #4]
 8006a32:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006a36:	d003      	beq.n	8006a40 <HAL_I2S_Init+0x204>
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	685b      	ldr	r3, [r3, #4]
 8006a3c:	2b00      	cmp	r3, #0
 8006a3e:	d103      	bne.n	8006a48 <HAL_I2S_Init+0x20c>
    {
      tmp = I2S_MODE_SLAVE_RX;
 8006a40:	f44f 7380 	mov.w	r3, #256	; 0x100
 8006a44:	613b      	str	r3, [r7, #16]
 8006a46:	e001      	b.n	8006a4c <HAL_I2S_Init+0x210>
    }
    else /* I2S_MODE_MASTER_RX ||  I2S_MODE_SLAVE_RX */
    {
      tmp = I2S_MODE_SLAVE_TX;
 8006a48:	2300      	movs	r3, #0
 8006a4a:	613b      	str	r3, [r7, #16]
    }

    /* Configure the I2S Slave with the I2S Master parameter values */
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
                         (uint16_t)tmp                   | \
 8006a4c:	693b      	ldr	r3, [r7, #16]
 8006a4e:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.Standard   | \
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	689b      	ldr	r3, [r3, #8]
 8006a54:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8006a56:	4313      	orrs	r3, r2
 8006a58:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.DataFormat | \
 8006a5a:	687b      	ldr	r3, [r7, #4]
 8006a5c:	68db      	ldr	r3, [r3, #12]
 8006a5e:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8006a60:	4313      	orrs	r3, r2
 8006a62:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.CPOL);
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	699b      	ldr	r3, [r3, #24]
 8006a68:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8006a6a:	4313      	orrs	r3, r2
 8006a6c:	b29a      	uxth	r2, r3
 8006a6e:	897b      	ldrh	r3, [r7, #10]
 8006a70:	4313      	orrs	r3, r2
 8006a72:	b29b      	uxth	r3, r3
 8006a74:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8006a78:	817b      	strh	r3, [r7, #10]

    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
 8006a7a:	687b      	ldr	r3, [r7, #4]
 8006a7c:	681b      	ldr	r3, [r3, #0]
 8006a7e:	4a0d      	ldr	r2, [pc, #52]	; (8006ab4 <HAL_I2S_Init+0x278>)
 8006a80:	4293      	cmp	r3, r2
 8006a82:	d101      	bne.n	8006a88 <HAL_I2S_Init+0x24c>
 8006a84:	4b0c      	ldr	r3, [pc, #48]	; (8006ab8 <HAL_I2S_Init+0x27c>)
 8006a86:	e001      	b.n	8006a8c <HAL_I2S_Init+0x250>
 8006a88:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8006a8c:	897a      	ldrh	r2, [r7, #10]
 8006a8e:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	2200      	movs	r2, #0
 8006a94:	645a      	str	r2, [r3, #68]	; 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 8006a96:	687b      	ldr	r3, [r7, #4]
 8006a98:	2201      	movs	r2, #1
 8006a9a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  return HAL_OK;
 8006a9e:	2300      	movs	r3, #0
}
 8006aa0:	4618      	mov	r0, r3
 8006aa2:	3720      	adds	r7, #32
 8006aa4:	46bd      	mov	sp, r7
 8006aa6:	bd80      	pop	{r7, pc}
 8006aa8:	08006f79 	.word	0x08006f79
 8006aac:	cccccccd 	.word	0xcccccccd
 8006ab0:	0800708d 	.word	0x0800708d
 8006ab4:	40003800 	.word	0x40003800
 8006ab8:	40003400 	.word	0x40003400

08006abc <HAL_I2S_Transmit_DMA>:
  * @note   The I2S is kept enabled at the end of transaction to avoid the clock de-synchronization
  *         between Master and Slave(example: audio streaming).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Transmit_DMA(I2S_HandleTypeDef *hi2s, uint16_t *pData, uint16_t Size)
{
 8006abc:	b580      	push	{r7, lr}
 8006abe:	b086      	sub	sp, #24
 8006ac0:	af00      	add	r7, sp, #0
 8006ac2:	60f8      	str	r0, [r7, #12]
 8006ac4:	60b9      	str	r1, [r7, #8]
 8006ac6:	4613      	mov	r3, r2
 8006ac8:	80fb      	strh	r3, [r7, #6]
  uint32_t tmpreg_cfgr;

  if ((pData == NULL) || (Size == 0U))
 8006aca:	68bb      	ldr	r3, [r7, #8]
 8006acc:	2b00      	cmp	r3, #0
 8006ace:	d002      	beq.n	8006ad6 <HAL_I2S_Transmit_DMA+0x1a>
 8006ad0:	88fb      	ldrh	r3, [r7, #6]
 8006ad2:	2b00      	cmp	r3, #0
 8006ad4:	d101      	bne.n	8006ada <HAL_I2S_Transmit_DMA+0x1e>
  {
    return  HAL_ERROR;
 8006ad6:	2301      	movs	r3, #1
 8006ad8:	e08e      	b.n	8006bf8 <HAL_I2S_Transmit_DMA+0x13c>
  }

  /* Process Locked */
  __HAL_LOCK(hi2s);
 8006ada:	68fb      	ldr	r3, [r7, #12]
 8006adc:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006ae0:	b2db      	uxtb	r3, r3
 8006ae2:	2b01      	cmp	r3, #1
 8006ae4:	d101      	bne.n	8006aea <HAL_I2S_Transmit_DMA+0x2e>
 8006ae6:	2302      	movs	r3, #2
 8006ae8:	e086      	b.n	8006bf8 <HAL_I2S_Transmit_DMA+0x13c>
 8006aea:	68fb      	ldr	r3, [r7, #12]
 8006aec:	2201      	movs	r2, #1
 8006aee:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  if (hi2s->State != HAL_I2S_STATE_READY)
 8006af2:	68fb      	ldr	r3, [r7, #12]
 8006af4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006af8:	b2db      	uxtb	r3, r3
 8006afa:	2b01      	cmp	r3, #1
 8006afc:	d005      	beq.n	8006b0a <HAL_I2S_Transmit_DMA+0x4e>
  {
    __HAL_UNLOCK(hi2s);
 8006afe:	68fb      	ldr	r3, [r7, #12]
 8006b00:	2200      	movs	r2, #0
 8006b02:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    return HAL_BUSY;
 8006b06:	2302      	movs	r3, #2
 8006b08:	e076      	b.n	8006bf8 <HAL_I2S_Transmit_DMA+0x13c>
  }

  /* Set state and reset error code */
  hi2s->State = HAL_I2S_STATE_BUSY_TX;
 8006b0a:	68fb      	ldr	r3, [r7, #12]
 8006b0c:	2203      	movs	r2, #3
 8006b0e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8006b12:	68fb      	ldr	r3, [r7, #12]
 8006b14:	2200      	movs	r2, #0
 8006b16:	645a      	str	r2, [r3, #68]	; 0x44
  hi2s->pTxBuffPtr = pData;
 8006b18:	68fb      	ldr	r3, [r7, #12]
 8006b1a:	68ba      	ldr	r2, [r7, #8]
 8006b1c:	625a      	str	r2, [r3, #36]	; 0x24

  tmpreg_cfgr = hi2s->Instance->I2SCFGR & (SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CHLEN);
 8006b1e:	68fb      	ldr	r3, [r7, #12]
 8006b20:	681b      	ldr	r3, [r3, #0]
 8006b22:	69db      	ldr	r3, [r3, #28]
 8006b24:	f003 0307 	and.w	r3, r3, #7
 8006b28:	617b      	str	r3, [r7, #20]

  if ((tmpreg_cfgr == I2S_DATAFORMAT_24B) || (tmpreg_cfgr == I2S_DATAFORMAT_32B))
 8006b2a:	697b      	ldr	r3, [r7, #20]
 8006b2c:	2b03      	cmp	r3, #3
 8006b2e:	d002      	beq.n	8006b36 <HAL_I2S_Transmit_DMA+0x7a>
 8006b30:	697b      	ldr	r3, [r7, #20]
 8006b32:	2b05      	cmp	r3, #5
 8006b34:	d10a      	bne.n	8006b4c <HAL_I2S_Transmit_DMA+0x90>
  {
    hi2s->TxXferSize = (Size << 1U);
 8006b36:	88fb      	ldrh	r3, [r7, #6]
 8006b38:	005b      	lsls	r3, r3, #1
 8006b3a:	b29a      	uxth	r2, r3
 8006b3c:	68fb      	ldr	r3, [r7, #12]
 8006b3e:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2s->TxXferCount = (Size << 1U);
 8006b40:	88fb      	ldrh	r3, [r7, #6]
 8006b42:	005b      	lsls	r3, r3, #1
 8006b44:	b29a      	uxth	r2, r3
 8006b46:	68fb      	ldr	r3, [r7, #12]
 8006b48:	855a      	strh	r2, [r3, #42]	; 0x2a
 8006b4a:	e005      	b.n	8006b58 <HAL_I2S_Transmit_DMA+0x9c>
  }
  else
  {
    hi2s->TxXferSize = Size;
 8006b4c:	68fb      	ldr	r3, [r7, #12]
 8006b4e:	88fa      	ldrh	r2, [r7, #6]
 8006b50:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2s->TxXferCount = Size;
 8006b52:	68fb      	ldr	r3, [r7, #12]
 8006b54:	88fa      	ldrh	r2, [r7, #6]
 8006b56:	855a      	strh	r2, [r3, #42]	; 0x2a
  }

  /* Set the I2S Tx DMA Half transfer complete callback */
  hi2s->hdmatx->XferHalfCpltCallback = I2S_DMATxHalfCplt;
 8006b58:	68fb      	ldr	r3, [r7, #12]
 8006b5a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006b5c:	4a28      	ldr	r2, [pc, #160]	; (8006c00 <HAL_I2S_Transmit_DMA+0x144>)
 8006b5e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the I2S Tx DMA transfer complete callback */
  hi2s->hdmatx->XferCpltCallback = I2S_DMATxCplt;
 8006b60:	68fb      	ldr	r3, [r7, #12]
 8006b62:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006b64:	4a27      	ldr	r2, [pc, #156]	; (8006c04 <HAL_I2S_Transmit_DMA+0x148>)
 8006b66:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the DMA error callback */
  hi2s->hdmatx->XferErrorCallback = I2S_DMAError;
 8006b68:	68fb      	ldr	r3, [r7, #12]
 8006b6a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006b6c:	4a26      	ldr	r2, [pc, #152]	; (8006c08 <HAL_I2S_Transmit_DMA+0x14c>)
 8006b6e:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 8006b70:	68fb      	ldr	r3, [r7, #12]
 8006b72:	6b98      	ldr	r0, [r3, #56]	; 0x38
                                 (uint32_t)hi2s->pTxBuffPtr,
 8006b74:	68fb      	ldr	r3, [r7, #12]
 8006b76:	6a5b      	ldr	r3, [r3, #36]	; 0x24
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 8006b78:	4619      	mov	r1, r3
                                 (uint32_t)&hi2s->Instance->DR,
 8006b7a:	68fb      	ldr	r3, [r7, #12]
 8006b7c:	681b      	ldr	r3, [r3, #0]
 8006b7e:	330c      	adds	r3, #12
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 8006b80:	461a      	mov	r2, r3
                                 hi2s->TxXferSize))
 8006b82:	68fb      	ldr	r3, [r7, #12]
 8006b84:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006b86:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 8006b88:	f7fc fcdc 	bl	8003544 <HAL_DMA_Start_IT>
 8006b8c:	4603      	mov	r3, r0
 8006b8e:	2b00      	cmp	r3, #0
 8006b90:	d00f      	beq.n	8006bb2 <HAL_I2S_Transmit_DMA+0xf6>
  {
    /* Update SPI error code */
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8006b92:	68fb      	ldr	r3, [r7, #12]
 8006b94:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006b96:	f043 0208 	orr.w	r2, r3, #8
 8006b9a:	68fb      	ldr	r3, [r7, #12]
 8006b9c:	645a      	str	r2, [r3, #68]	; 0x44
    hi2s->State = HAL_I2S_STATE_READY;
 8006b9e:	68fb      	ldr	r3, [r7, #12]
 8006ba0:	2201      	movs	r2, #1
 8006ba2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    __HAL_UNLOCK(hi2s);
 8006ba6:	68fb      	ldr	r3, [r7, #12]
 8006ba8:	2200      	movs	r2, #0
 8006baa:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    return HAL_ERROR;
 8006bae:	2301      	movs	r3, #1
 8006bb0:	e022      	b.n	8006bf8 <HAL_I2S_Transmit_DMA+0x13c>
  }

  /* Check if the I2S is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->I2SCFGR, SPI_I2SCFGR_I2SE))
 8006bb2:	68fb      	ldr	r3, [r7, #12]
 8006bb4:	681b      	ldr	r3, [r3, #0]
 8006bb6:	69db      	ldr	r3, [r3, #28]
 8006bb8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006bbc:	2b00      	cmp	r3, #0
 8006bbe:	d107      	bne.n	8006bd0 <HAL_I2S_Transmit_DMA+0x114>
  {
    /* Enable I2S peripheral */
    __HAL_I2S_ENABLE(hi2s);
 8006bc0:	68fb      	ldr	r3, [r7, #12]
 8006bc2:	681b      	ldr	r3, [r3, #0]
 8006bc4:	69da      	ldr	r2, [r3, #28]
 8006bc6:	68fb      	ldr	r3, [r7, #12]
 8006bc8:	681b      	ldr	r3, [r3, #0]
 8006bca:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8006bce:	61da      	str	r2, [r3, #28]
  }

  /* Check if the I2S Tx request is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->CR2, SPI_CR2_TXDMAEN))
 8006bd0:	68fb      	ldr	r3, [r7, #12]
 8006bd2:	681b      	ldr	r3, [r3, #0]
 8006bd4:	685b      	ldr	r3, [r3, #4]
 8006bd6:	f003 0302 	and.w	r3, r3, #2
 8006bda:	2b00      	cmp	r3, #0
 8006bdc:	d107      	bne.n	8006bee <HAL_I2S_Transmit_DMA+0x132>
  {
    /* Enable Tx DMA Request */
    SET_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 8006bde:	68fb      	ldr	r3, [r7, #12]
 8006be0:	681b      	ldr	r3, [r3, #0]
 8006be2:	685a      	ldr	r2, [r3, #4]
 8006be4:	68fb      	ldr	r3, [r7, #12]
 8006be6:	681b      	ldr	r3, [r3, #0]
 8006be8:	f042 0202 	orr.w	r2, r2, #2
 8006bec:	605a      	str	r2, [r3, #4]
  }

  __HAL_UNLOCK(hi2s);
 8006bee:	68fb      	ldr	r3, [r7, #12]
 8006bf0:	2200      	movs	r2, #0
 8006bf2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  return HAL_OK;
 8006bf6:	2300      	movs	r3, #0
}
 8006bf8:	4618      	mov	r0, r3
 8006bfa:	3718      	adds	r7, #24
 8006bfc:	46bd      	mov	sp, r7
 8006bfe:	bd80      	pop	{r7, pc}
 8006c00:	08006e57 	.word	0x08006e57
 8006c04:	08006e15 	.word	0x08006e15
 8006c08:	08006e73 	.word	0x08006e73

08006c0c <HAL_I2S_DMAPause>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_DMAPause(I2S_HandleTypeDef *hi2s)
{
 8006c0c:	b480      	push	{r7}
 8006c0e:	b083      	sub	sp, #12
 8006c10:	af00      	add	r7, sp, #0
 8006c12:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(hi2s);
 8006c14:	687b      	ldr	r3, [r7, #4]
 8006c16:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006c1a:	b2db      	uxtb	r3, r3
 8006c1c:	2b01      	cmp	r3, #1
 8006c1e:	d101      	bne.n	8006c24 <HAL_I2S_DMAPause+0x18>
 8006c20:	2302      	movs	r3, #2
 8006c22:	e04a      	b.n	8006cba <HAL_I2S_DMAPause+0xae>
 8006c24:	687b      	ldr	r3, [r7, #4]
 8006c26:	2201      	movs	r2, #1
 8006c28:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 8006c2c:	687b      	ldr	r3, [r7, #4]
 8006c2e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006c32:	b2db      	uxtb	r3, r3
 8006c34:	2b03      	cmp	r3, #3
 8006c36:	d108      	bne.n	8006c4a <HAL_I2S_DMAPause+0x3e>
  {
    /* Disable the I2S DMA Tx request */
    CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 8006c38:	687b      	ldr	r3, [r7, #4]
 8006c3a:	681b      	ldr	r3, [r3, #0]
 8006c3c:	685a      	ldr	r2, [r3, #4]
 8006c3e:	687b      	ldr	r3, [r7, #4]
 8006c40:	681b      	ldr	r3, [r3, #0]
 8006c42:	f022 0202 	bic.w	r2, r2, #2
 8006c46:	605a      	str	r2, [r3, #4]
 8006c48:	e032      	b.n	8006cb0 <HAL_I2S_DMAPause+0xa4>
  }
  else if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 8006c4a:	687b      	ldr	r3, [r7, #4]
 8006c4c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006c50:	b2db      	uxtb	r3, r3
 8006c52:	2b04      	cmp	r3, #4
 8006c54:	d108      	bne.n	8006c68 <HAL_I2S_DMAPause+0x5c>
  {
    /* Disable the I2S DMA Rx request */
    CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_RXDMAEN);
 8006c56:	687b      	ldr	r3, [r7, #4]
 8006c58:	681b      	ldr	r3, [r3, #0]
 8006c5a:	685a      	ldr	r2, [r3, #4]
 8006c5c:	687b      	ldr	r3, [r7, #4]
 8006c5e:	681b      	ldr	r3, [r3, #0]
 8006c60:	f022 0201 	bic.w	r2, r2, #1
 8006c64:	605a      	str	r2, [r3, #4]
 8006c66:	e023      	b.n	8006cb0 <HAL_I2S_DMAPause+0xa4>
  }
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  else if (hi2s->State == HAL_I2S_STATE_BUSY_TX_RX)
 8006c68:	687b      	ldr	r3, [r7, #4]
 8006c6a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006c6e:	b2db      	uxtb	r3, r3
 8006c70:	2b05      	cmp	r3, #5
 8006c72:	d11d      	bne.n	8006cb0 <HAL_I2S_DMAPause+0xa4>
  {
    /* Pause the audio file playing by disabling the I2S DMA request */
    CLEAR_BIT(hi2s->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	681b      	ldr	r3, [r3, #0]
 8006c78:	685a      	ldr	r2, [r3, #4]
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	681b      	ldr	r3, [r3, #0]
 8006c7e:	f022 0203 	bic.w	r2, r2, #3
 8006c82:	605a      	str	r2, [r3, #4]
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	681b      	ldr	r3, [r3, #0]
 8006c88:	4a0f      	ldr	r2, [pc, #60]	; (8006cc8 <HAL_I2S_DMAPause+0xbc>)
 8006c8a:	4293      	cmp	r3, r2
 8006c8c:	d101      	bne.n	8006c92 <HAL_I2S_DMAPause+0x86>
 8006c8e:	4b0f      	ldr	r3, [pc, #60]	; (8006ccc <HAL_I2S_DMAPause+0xc0>)
 8006c90:	e001      	b.n	8006c96 <HAL_I2S_DMAPause+0x8a>
 8006c92:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8006c96:	685a      	ldr	r2, [r3, #4]
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	681b      	ldr	r3, [r3, #0]
 8006c9c:	490a      	ldr	r1, [pc, #40]	; (8006cc8 <HAL_I2S_DMAPause+0xbc>)
 8006c9e:	428b      	cmp	r3, r1
 8006ca0:	d101      	bne.n	8006ca6 <HAL_I2S_DMAPause+0x9a>
 8006ca2:	4b0a      	ldr	r3, [pc, #40]	; (8006ccc <HAL_I2S_DMAPause+0xc0>)
 8006ca4:	e001      	b.n	8006caa <HAL_I2S_DMAPause+0x9e>
 8006ca6:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8006caa:	f022 0203 	bic.w	r2, r2, #3
 8006cae:	605a      	str	r2, [r3, #4]
  {
    /* nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2s);
 8006cb0:	687b      	ldr	r3, [r7, #4]
 8006cb2:	2200      	movs	r2, #0
 8006cb4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8006cb8:	2300      	movs	r3, #0
}
 8006cba:	4618      	mov	r0, r3
 8006cbc:	370c      	adds	r7, #12
 8006cbe:	46bd      	mov	sp, r7
 8006cc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cc4:	4770      	bx	lr
 8006cc6:	bf00      	nop
 8006cc8:	40003800 	.word	0x40003800
 8006ccc:	40003400 	.word	0x40003400

08006cd0 <HAL_I2S_DMAResume>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_DMAResume(I2S_HandleTypeDef *hi2s)
{
 8006cd0:	b480      	push	{r7}
 8006cd2:	b083      	sub	sp, #12
 8006cd4:	af00      	add	r7, sp, #0
 8006cd6:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(hi2s);
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006cde:	b2db      	uxtb	r3, r3
 8006ce0:	2b01      	cmp	r3, #1
 8006ce2:	d101      	bne.n	8006ce8 <HAL_I2S_DMAResume+0x18>
 8006ce4:	2302      	movs	r3, #2
 8006ce6:	e07d      	b.n	8006de4 <HAL_I2S_DMAResume+0x114>
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	2201      	movs	r2, #1
 8006cec:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 8006cf0:	687b      	ldr	r3, [r7, #4]
 8006cf2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006cf6:	b2db      	uxtb	r3, r3
 8006cf8:	2b03      	cmp	r3, #3
 8006cfa:	d108      	bne.n	8006d0e <HAL_I2S_DMAResume+0x3e>
  {
    /* Enable the I2S DMA Tx request */
    SET_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 8006cfc:	687b      	ldr	r3, [r7, #4]
 8006cfe:	681b      	ldr	r3, [r3, #0]
 8006d00:	685a      	ldr	r2, [r3, #4]
 8006d02:	687b      	ldr	r3, [r7, #4]
 8006d04:	681b      	ldr	r3, [r3, #0]
 8006d06:	f042 0202 	orr.w	r2, r2, #2
 8006d0a:	605a      	str	r2, [r3, #4]
 8006d0c:	e056      	b.n	8006dbc <HAL_I2S_DMAResume+0xec>
  }
  else if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 8006d0e:	687b      	ldr	r3, [r7, #4]
 8006d10:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006d14:	b2db      	uxtb	r3, r3
 8006d16:	2b04      	cmp	r3, #4
 8006d18:	d108      	bne.n	8006d2c <HAL_I2S_DMAResume+0x5c>
  {
    /* Enable the I2S DMA Rx request */
    SET_BIT(hi2s->Instance->CR2, SPI_CR2_RXDMAEN);
 8006d1a:	687b      	ldr	r3, [r7, #4]
 8006d1c:	681b      	ldr	r3, [r3, #0]
 8006d1e:	685a      	ldr	r2, [r3, #4]
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	681b      	ldr	r3, [r3, #0]
 8006d24:	f042 0201 	orr.w	r2, r2, #1
 8006d28:	605a      	str	r2, [r3, #4]
 8006d2a:	e047      	b.n	8006dbc <HAL_I2S_DMAResume+0xec>
  }
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  else if (hi2s->State == HAL_I2S_STATE_BUSY_TX_RX)
 8006d2c:	687b      	ldr	r3, [r7, #4]
 8006d2e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006d32:	b2db      	uxtb	r3, r3
 8006d34:	2b05      	cmp	r3, #5
 8006d36:	d141      	bne.n	8006dbc <HAL_I2S_DMAResume+0xec>
  {
    /* Pause the audio file playing by disabling the I2S DMA request */
    SET_BIT(hi2s->Instance->CR2, (SPI_CR2_RXDMAEN | SPI_CR2_TXDMAEN));
 8006d38:	687b      	ldr	r3, [r7, #4]
 8006d3a:	681b      	ldr	r3, [r3, #0]
 8006d3c:	685a      	ldr	r2, [r3, #4]
 8006d3e:	687b      	ldr	r3, [r7, #4]
 8006d40:	681b      	ldr	r3, [r3, #0]
 8006d42:	f042 0203 	orr.w	r2, r2, #3
 8006d46:	605a      	str	r2, [r3, #4]
    SET_BIT(I2SxEXT(hi2s->Instance)->CR2, (SPI_CR2_RXDMAEN | SPI_CR2_TXDMAEN));
 8006d48:	687b      	ldr	r3, [r7, #4]
 8006d4a:	681b      	ldr	r3, [r3, #0]
 8006d4c:	4a28      	ldr	r2, [pc, #160]	; (8006df0 <HAL_I2S_DMAResume+0x120>)
 8006d4e:	4293      	cmp	r3, r2
 8006d50:	d101      	bne.n	8006d56 <HAL_I2S_DMAResume+0x86>
 8006d52:	4b28      	ldr	r3, [pc, #160]	; (8006df4 <HAL_I2S_DMAResume+0x124>)
 8006d54:	e001      	b.n	8006d5a <HAL_I2S_DMAResume+0x8a>
 8006d56:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8006d5a:	685a      	ldr	r2, [r3, #4]
 8006d5c:	687b      	ldr	r3, [r7, #4]
 8006d5e:	681b      	ldr	r3, [r3, #0]
 8006d60:	4923      	ldr	r1, [pc, #140]	; (8006df0 <HAL_I2S_DMAResume+0x120>)
 8006d62:	428b      	cmp	r3, r1
 8006d64:	d101      	bne.n	8006d6a <HAL_I2S_DMAResume+0x9a>
 8006d66:	4b23      	ldr	r3, [pc, #140]	; (8006df4 <HAL_I2S_DMAResume+0x124>)
 8006d68:	e001      	b.n	8006d6e <HAL_I2S_DMAResume+0x9e>
 8006d6a:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8006d6e:	f042 0203 	orr.w	r2, r2, #3
 8006d72:	605a      	str	r2, [r3, #4]

    /* If the I2Sext peripheral is still not enabled, enable it */
    if ((I2SxEXT(hi2s->Instance)->I2SCFGR & SPI_I2SCFGR_I2SE) == 0U)
 8006d74:	687b      	ldr	r3, [r7, #4]
 8006d76:	681b      	ldr	r3, [r3, #0]
 8006d78:	4a1d      	ldr	r2, [pc, #116]	; (8006df0 <HAL_I2S_DMAResume+0x120>)
 8006d7a:	4293      	cmp	r3, r2
 8006d7c:	d101      	bne.n	8006d82 <HAL_I2S_DMAResume+0xb2>
 8006d7e:	4b1d      	ldr	r3, [pc, #116]	; (8006df4 <HAL_I2S_DMAResume+0x124>)
 8006d80:	e001      	b.n	8006d86 <HAL_I2S_DMAResume+0xb6>
 8006d82:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8006d86:	69db      	ldr	r3, [r3, #28]
 8006d88:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006d8c:	2b00      	cmp	r3, #0
 8006d8e:	d115      	bne.n	8006dbc <HAL_I2S_DMAResume+0xec>
    {
      /* Enable I2Sext peripheral */
      __HAL_I2SEXT_ENABLE(hi2s);
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	681b      	ldr	r3, [r3, #0]
 8006d94:	4a16      	ldr	r2, [pc, #88]	; (8006df0 <HAL_I2S_DMAResume+0x120>)
 8006d96:	4293      	cmp	r3, r2
 8006d98:	d101      	bne.n	8006d9e <HAL_I2S_DMAResume+0xce>
 8006d9a:	4b16      	ldr	r3, [pc, #88]	; (8006df4 <HAL_I2S_DMAResume+0x124>)
 8006d9c:	e001      	b.n	8006da2 <HAL_I2S_DMAResume+0xd2>
 8006d9e:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8006da2:	69da      	ldr	r2, [r3, #28]
 8006da4:	687b      	ldr	r3, [r7, #4]
 8006da6:	681b      	ldr	r3, [r3, #0]
 8006da8:	4911      	ldr	r1, [pc, #68]	; (8006df0 <HAL_I2S_DMAResume+0x120>)
 8006daa:	428b      	cmp	r3, r1
 8006dac:	d101      	bne.n	8006db2 <HAL_I2S_DMAResume+0xe2>
 8006dae:	4b11      	ldr	r3, [pc, #68]	; (8006df4 <HAL_I2S_DMAResume+0x124>)
 8006db0:	e001      	b.n	8006db6 <HAL_I2S_DMAResume+0xe6>
 8006db2:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8006db6:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8006dba:	61da      	str	r2, [r3, #28]
  {
    /* nothing to do */
  }

  /* If the I2S peripheral is still not enabled, enable it */
  if (HAL_IS_BIT_CLR(hi2s->Instance->I2SCFGR, SPI_I2SCFGR_I2SE))
 8006dbc:	687b      	ldr	r3, [r7, #4]
 8006dbe:	681b      	ldr	r3, [r3, #0]
 8006dc0:	69db      	ldr	r3, [r3, #28]
 8006dc2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006dc6:	2b00      	cmp	r3, #0
 8006dc8:	d107      	bne.n	8006dda <HAL_I2S_DMAResume+0x10a>
  {
    /* Enable I2S peripheral */
    __HAL_I2S_ENABLE(hi2s);
 8006dca:	687b      	ldr	r3, [r7, #4]
 8006dcc:	681b      	ldr	r3, [r3, #0]
 8006dce:	69da      	ldr	r2, [r3, #28]
 8006dd0:	687b      	ldr	r3, [r7, #4]
 8006dd2:	681b      	ldr	r3, [r3, #0]
 8006dd4:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8006dd8:	61da      	str	r2, [r3, #28]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2s);
 8006dda:	687b      	ldr	r3, [r7, #4]
 8006ddc:	2200      	movs	r2, #0
 8006dde:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8006de2:	2300      	movs	r3, #0
}
 8006de4:	4618      	mov	r0, r3
 8006de6:	370c      	adds	r7, #12
 8006de8:	46bd      	mov	sp, r7
 8006dea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dee:	4770      	bx	lr
 8006df0:	40003800 	.word	0x40003800
 8006df4:	40003400 	.word	0x40003400

08006df8 <HAL_I2S_GetState>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL state
  */
HAL_I2S_StateTypeDef HAL_I2S_GetState(I2S_HandleTypeDef *hi2s)
{
 8006df8:	b480      	push	{r7}
 8006dfa:	b083      	sub	sp, #12
 8006dfc:	af00      	add	r7, sp, #0
 8006dfe:	6078      	str	r0, [r7, #4]
  return hi2s->State;
 8006e00:	687b      	ldr	r3, [r7, #4]
 8006e02:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006e06:	b2db      	uxtb	r3, r3
}
 8006e08:	4618      	mov	r0, r3
 8006e0a:	370c      	adds	r7, #12
 8006e0c:	46bd      	mov	sp, r7
 8006e0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e12:	4770      	bx	lr

08006e14 <I2S_DMATxCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMATxCplt(DMA_HandleTypeDef *hdma)
{
 8006e14:	b580      	push	{r7, lr}
 8006e16:	b084      	sub	sp, #16
 8006e18:	af00      	add	r7, sp, #0
 8006e1a:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006e20:	60fb      	str	r3, [r7, #12]

  /* if DMA is configured in DMA_NORMAL Mode */
  if (hdma->Init.Mode == DMA_NORMAL)
 8006e22:	687b      	ldr	r3, [r7, #4]
 8006e24:	69db      	ldr	r3, [r3, #28]
 8006e26:	2b00      	cmp	r3, #0
 8006e28:	d10e      	bne.n	8006e48 <I2S_DMATxCplt+0x34>
  {
    /* Disable Tx DMA Request */
    CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 8006e2a:	68fb      	ldr	r3, [r7, #12]
 8006e2c:	681b      	ldr	r3, [r3, #0]
 8006e2e:	685a      	ldr	r2, [r3, #4]
 8006e30:	68fb      	ldr	r3, [r7, #12]
 8006e32:	681b      	ldr	r3, [r3, #0]
 8006e34:	f022 0202 	bic.w	r2, r2, #2
 8006e38:	605a      	str	r2, [r3, #4]

    hi2s->TxXferCount = 0U;
 8006e3a:	68fb      	ldr	r3, [r7, #12]
 8006e3c:	2200      	movs	r2, #0
 8006e3e:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2s->State = HAL_I2S_STATE_READY;
 8006e40:	68fb      	ldr	r3, [r7, #12]
 8006e42:	2201      	movs	r2, #1
 8006e44:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  }
  /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->TxCpltCallback(hi2s);
#else
  HAL_I2S_TxCpltCallback(hi2s);
 8006e48:	68f8      	ldr	r0, [r7, #12]
 8006e4a:	f7fb ff1f 	bl	8002c8c <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 8006e4e:	bf00      	nop
 8006e50:	3710      	adds	r7, #16
 8006e52:	46bd      	mov	sp, r7
 8006e54:	bd80      	pop	{r7, pc}

08006e56 <I2S_DMATxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8006e56:	b580      	push	{r7, lr}
 8006e58:	b084      	sub	sp, #16
 8006e5a:	af00      	add	r7, sp, #0
 8006e5c:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8006e5e:	687b      	ldr	r3, [r7, #4]
 8006e60:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006e62:	60fb      	str	r3, [r7, #12]

  /* Call user Tx half complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->TxHalfCpltCallback(hi2s);
#else
  HAL_I2S_TxHalfCpltCallback(hi2s);
 8006e64:	68f8      	ldr	r0, [r7, #12]
 8006e66:	f7fb ff23 	bl	8002cb0 <HAL_I2S_TxHalfCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 8006e6a:	bf00      	nop
 8006e6c:	3710      	adds	r7, #16
 8006e6e:	46bd      	mov	sp, r7
 8006e70:	bd80      	pop	{r7, pc}

08006e72 <I2S_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMAError(DMA_HandleTypeDef *hdma)
{
 8006e72:	b580      	push	{r7, lr}
 8006e74:	b084      	sub	sp, #16
 8006e76:	af00      	add	r7, sp, #0
 8006e78:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8006e7a:	687b      	ldr	r3, [r7, #4]
 8006e7c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006e7e:	60fb      	str	r3, [r7, #12]

  /* Disable Rx and Tx DMA Request */
  CLEAR_BIT(hi2s->Instance->CR2, (SPI_CR2_RXDMAEN | SPI_CR2_TXDMAEN));
 8006e80:	68fb      	ldr	r3, [r7, #12]
 8006e82:	681b      	ldr	r3, [r3, #0]
 8006e84:	685a      	ldr	r2, [r3, #4]
 8006e86:	68fb      	ldr	r3, [r7, #12]
 8006e88:	681b      	ldr	r3, [r3, #0]
 8006e8a:	f022 0203 	bic.w	r2, r2, #3
 8006e8e:	605a      	str	r2, [r3, #4]
  hi2s->TxXferCount = 0U;
 8006e90:	68fb      	ldr	r3, [r7, #12]
 8006e92:	2200      	movs	r2, #0
 8006e94:	855a      	strh	r2, [r3, #42]	; 0x2a
  hi2s->RxXferCount = 0U;
 8006e96:	68fb      	ldr	r3, [r7, #12]
 8006e98:	2200      	movs	r2, #0
 8006e9a:	865a      	strh	r2, [r3, #50]	; 0x32

  hi2s->State = HAL_I2S_STATE_READY;
 8006e9c:	68fb      	ldr	r3, [r7, #12]
 8006e9e:	2201      	movs	r2, #1
 8006ea0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Set the error code and execute error callback*/
  SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8006ea4:	68fb      	ldr	r3, [r7, #12]
 8006ea6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006ea8:	f043 0208 	orr.w	r2, r3, #8
 8006eac:	68fb      	ldr	r3, [r7, #12]
 8006eae:	645a      	str	r2, [r3, #68]	; 0x44
  /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->ErrorCallback(hi2s);
#else
  HAL_I2S_ErrorCallback(hi2s);
 8006eb0:	68f8      	ldr	r0, [r7, #12]
 8006eb2:	f7fc f879 	bl	8002fa8 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 8006eb6:	bf00      	nop
 8006eb8:	3710      	adds	r7, #16
 8006eba:	46bd      	mov	sp, r7
 8006ebc:	bd80      	pop	{r7, pc}

08006ebe <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 8006ebe:	b580      	push	{r7, lr}
 8006ec0:	b082      	sub	sp, #8
 8006ec2:	af00      	add	r7, sp, #0
 8006ec4:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 8006ec6:	687b      	ldr	r3, [r7, #4]
 8006ec8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006eca:	881a      	ldrh	r2, [r3, #0]
 8006ecc:	687b      	ldr	r3, [r7, #4]
 8006ece:	681b      	ldr	r3, [r3, #0]
 8006ed0:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 8006ed2:	687b      	ldr	r3, [r7, #4]
 8006ed4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006ed6:	1c9a      	adds	r2, r3, #2
 8006ed8:	687b      	ldr	r3, [r7, #4]
 8006eda:	625a      	str	r2, [r3, #36]	; 0x24
  hi2s->TxXferCount--;
 8006edc:	687b      	ldr	r3, [r7, #4]
 8006ede:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006ee0:	b29b      	uxth	r3, r3
 8006ee2:	3b01      	subs	r3, #1
 8006ee4:	b29a      	uxth	r2, r3
 8006ee6:	687b      	ldr	r3, [r7, #4]
 8006ee8:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 8006eea:	687b      	ldr	r3, [r7, #4]
 8006eec:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006eee:	b29b      	uxth	r3, r3
 8006ef0:	2b00      	cmp	r3, #0
 8006ef2:	d10e      	bne.n	8006f12 <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8006ef4:	687b      	ldr	r3, [r7, #4]
 8006ef6:	681b      	ldr	r3, [r3, #0]
 8006ef8:	685a      	ldr	r2, [r3, #4]
 8006efa:	687b      	ldr	r3, [r7, #4]
 8006efc:	681b      	ldr	r3, [r3, #0]
 8006efe:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8006f02:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8006f04:	687b      	ldr	r3, [r7, #4]
 8006f06:	2201      	movs	r2, #1
 8006f08:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 8006f0c:	6878      	ldr	r0, [r7, #4]
 8006f0e:	f7fb febd 	bl	8002c8c <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8006f12:	bf00      	nop
 8006f14:	3708      	adds	r7, #8
 8006f16:	46bd      	mov	sp, r7
 8006f18:	bd80      	pop	{r7, pc}

08006f1a <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 8006f1a:	b580      	push	{r7, lr}
 8006f1c:	b082      	sub	sp, #8
 8006f1e:	af00      	add	r7, sp, #0
 8006f20:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 8006f22:	687b      	ldr	r3, [r7, #4]
 8006f24:	681b      	ldr	r3, [r3, #0]
 8006f26:	68da      	ldr	r2, [r3, #12]
 8006f28:	687b      	ldr	r3, [r7, #4]
 8006f2a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006f2c:	b292      	uxth	r2, r2
 8006f2e:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 8006f30:	687b      	ldr	r3, [r7, #4]
 8006f32:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006f34:	1c9a      	adds	r2, r3, #2
 8006f36:	687b      	ldr	r3, [r7, #4]
 8006f38:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2s->RxXferCount--;
 8006f3a:	687b      	ldr	r3, [r7, #4]
 8006f3c:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8006f3e:	b29b      	uxth	r3, r3
 8006f40:	3b01      	subs	r3, #1
 8006f42:	b29a      	uxth	r2, r3
 8006f44:	687b      	ldr	r3, [r7, #4]
 8006f46:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 8006f48:	687b      	ldr	r3, [r7, #4]
 8006f4a:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8006f4c:	b29b      	uxth	r3, r3
 8006f4e:	2b00      	cmp	r3, #0
 8006f50:	d10e      	bne.n	8006f70 <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	681b      	ldr	r3, [r3, #0]
 8006f56:	685a      	ldr	r2, [r3, #4]
 8006f58:	687b      	ldr	r3, [r7, #4]
 8006f5a:	681b      	ldr	r3, [r3, #0]
 8006f5c:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8006f60:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8006f62:	687b      	ldr	r3, [r7, #4]
 8006f64:	2201      	movs	r2, #1
 8006f66:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 8006f6a:	6878      	ldr	r0, [r7, #4]
 8006f6c:	f7fc f804 	bl	8002f78 <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8006f70:	bf00      	nop
 8006f72:	3708      	adds	r7, #8
 8006f74:	46bd      	mov	sp, r7
 8006f76:	bd80      	pop	{r7, pc}

08006f78 <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8006f78:	b580      	push	{r7, lr}
 8006f7a:	b086      	sub	sp, #24
 8006f7c:	af00      	add	r7, sp, #0
 8006f7e:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 8006f80:	687b      	ldr	r3, [r7, #4]
 8006f82:	681b      	ldr	r3, [r3, #0]
 8006f84:	689b      	ldr	r3, [r3, #8]
 8006f86:	617b      	str	r3, [r7, #20]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 8006f88:	687b      	ldr	r3, [r7, #4]
 8006f8a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006f8e:	b2db      	uxtb	r3, r3
 8006f90:	2b04      	cmp	r3, #4
 8006f92:	d13a      	bne.n	800700a <I2S_IRQHandler+0x92>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 8006f94:	697b      	ldr	r3, [r7, #20]
 8006f96:	f003 0301 	and.w	r3, r3, #1
 8006f9a:	2b01      	cmp	r3, #1
 8006f9c:	d109      	bne.n	8006fb2 <I2S_IRQHandler+0x3a>
 8006f9e:	687b      	ldr	r3, [r7, #4]
 8006fa0:	681b      	ldr	r3, [r3, #0]
 8006fa2:	685b      	ldr	r3, [r3, #4]
 8006fa4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006fa8:	2b40      	cmp	r3, #64	; 0x40
 8006faa:	d102      	bne.n	8006fb2 <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 8006fac:	6878      	ldr	r0, [r7, #4]
 8006fae:	f7ff ffb4 	bl	8006f1a <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8006fb2:	697b      	ldr	r3, [r7, #20]
 8006fb4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006fb8:	2b40      	cmp	r3, #64	; 0x40
 8006fba:	d126      	bne.n	800700a <I2S_IRQHandler+0x92>
 8006fbc:	687b      	ldr	r3, [r7, #4]
 8006fbe:	681b      	ldr	r3, [r3, #0]
 8006fc0:	685b      	ldr	r3, [r3, #4]
 8006fc2:	f003 0320 	and.w	r3, r3, #32
 8006fc6:	2b20      	cmp	r3, #32
 8006fc8:	d11f      	bne.n	800700a <I2S_IRQHandler+0x92>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8006fca:	687b      	ldr	r3, [r7, #4]
 8006fcc:	681b      	ldr	r3, [r3, #0]
 8006fce:	685a      	ldr	r2, [r3, #4]
 8006fd0:	687b      	ldr	r3, [r7, #4]
 8006fd2:	681b      	ldr	r3, [r3, #0]
 8006fd4:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8006fd8:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8006fda:	2300      	movs	r3, #0
 8006fdc:	613b      	str	r3, [r7, #16]
 8006fde:	687b      	ldr	r3, [r7, #4]
 8006fe0:	681b      	ldr	r3, [r3, #0]
 8006fe2:	68db      	ldr	r3, [r3, #12]
 8006fe4:	613b      	str	r3, [r7, #16]
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	681b      	ldr	r3, [r3, #0]
 8006fea:	689b      	ldr	r3, [r3, #8]
 8006fec:	613b      	str	r3, [r7, #16]
 8006fee:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8006ff0:	687b      	ldr	r3, [r7, #4]
 8006ff2:	2201      	movs	r2, #1
 8006ff4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8006ff8:	687b      	ldr	r3, [r7, #4]
 8006ffa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006ffc:	f043 0202 	orr.w	r2, r3, #2
 8007000:	687b      	ldr	r3, [r7, #4]
 8007002:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8007004:	6878      	ldr	r0, [r7, #4]
 8007006:	f7fb ffcf 	bl	8002fa8 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 800700a:	687b      	ldr	r3, [r7, #4]
 800700c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007010:	b2db      	uxtb	r3, r3
 8007012:	2b03      	cmp	r3, #3
 8007014:	d136      	bne.n	8007084 <I2S_IRQHandler+0x10c>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 8007016:	697b      	ldr	r3, [r7, #20]
 8007018:	f003 0302 	and.w	r3, r3, #2
 800701c:	2b02      	cmp	r3, #2
 800701e:	d109      	bne.n	8007034 <I2S_IRQHandler+0xbc>
 8007020:	687b      	ldr	r3, [r7, #4]
 8007022:	681b      	ldr	r3, [r3, #0]
 8007024:	685b      	ldr	r3, [r3, #4]
 8007026:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800702a:	2b80      	cmp	r3, #128	; 0x80
 800702c:	d102      	bne.n	8007034 <I2S_IRQHandler+0xbc>
    {
      I2S_Transmit_IT(hi2s);
 800702e:	6878      	ldr	r0, [r7, #4]
 8007030:	f7ff ff45 	bl	8006ebe <I2S_Transmit_IT>
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8007034:	697b      	ldr	r3, [r7, #20]
 8007036:	f003 0308 	and.w	r3, r3, #8
 800703a:	2b08      	cmp	r3, #8
 800703c:	d122      	bne.n	8007084 <I2S_IRQHandler+0x10c>
 800703e:	687b      	ldr	r3, [r7, #4]
 8007040:	681b      	ldr	r3, [r3, #0]
 8007042:	685b      	ldr	r3, [r3, #4]
 8007044:	f003 0320 	and.w	r3, r3, #32
 8007048:	2b20      	cmp	r3, #32
 800704a:	d11b      	bne.n	8007084 <I2S_IRQHandler+0x10c>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800704c:	687b      	ldr	r3, [r7, #4]
 800704e:	681b      	ldr	r3, [r3, #0]
 8007050:	685a      	ldr	r2, [r3, #4]
 8007052:	687b      	ldr	r3, [r7, #4]
 8007054:	681b      	ldr	r3, [r3, #0]
 8007056:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800705a:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 800705c:	2300      	movs	r3, #0
 800705e:	60fb      	str	r3, [r7, #12]
 8007060:	687b      	ldr	r3, [r7, #4]
 8007062:	681b      	ldr	r3, [r3, #0]
 8007064:	689b      	ldr	r3, [r3, #8]
 8007066:	60fb      	str	r3, [r7, #12]
 8007068:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800706a:	687b      	ldr	r3, [r7, #4]
 800706c:	2201      	movs	r2, #1
 800706e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8007072:	687b      	ldr	r3, [r7, #4]
 8007074:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007076:	f043 0204 	orr.w	r2, r3, #4
 800707a:	687b      	ldr	r3, [r7, #4]
 800707c:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800707e:	6878      	ldr	r0, [r7, #4]
 8007080:	f7fb ff92 	bl	8002fa8 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8007084:	bf00      	nop
 8007086:	3718      	adds	r7, #24
 8007088:	46bd      	mov	sp, r7
 800708a:	bd80      	pop	{r7, pc}

0800708c <HAL_I2SEx_FullDuplex_IRQHandler>:
  * @brief  This function handles I2S/I2Sext interrupt requests in full-duplex mode.
  * @param  hi2s I2S handle
  * @retval HAL status
  */
void HAL_I2SEx_FullDuplex_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 800708c:	b580      	push	{r7, lr}
 800708e:	b088      	sub	sp, #32
 8007090:	af00      	add	r7, sp, #0
 8007092:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 8007094:	687b      	ldr	r3, [r7, #4]
 8007096:	681b      	ldr	r3, [r3, #0]
 8007098:	689b      	ldr	r3, [r3, #8]
 800709a:	61fb      	str	r3, [r7, #28]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 800709c:	687b      	ldr	r3, [r7, #4]
 800709e:	681b      	ldr	r3, [r3, #0]
 80070a0:	4a92      	ldr	r2, [pc, #584]	; (80072ec <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80070a2:	4293      	cmp	r3, r2
 80070a4:	d101      	bne.n	80070aa <HAL_I2SEx_FullDuplex_IRQHandler+0x1e>
 80070a6:	4b92      	ldr	r3, [pc, #584]	; (80072f0 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80070a8:	e001      	b.n	80070ae <HAL_I2SEx_FullDuplex_IRQHandler+0x22>
 80070aa:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80070ae:	689b      	ldr	r3, [r3, #8]
 80070b0:	61bb      	str	r3, [r7, #24]
  __IO uint32_t i2scr2    = hi2s->Instance->CR2;
 80070b2:	687b      	ldr	r3, [r7, #4]
 80070b4:	681b      	ldr	r3, [r3, #0]
 80070b6:	685b      	ldr	r3, [r3, #4]
 80070b8:	617b      	str	r3, [r7, #20]
  __IO uint32_t i2sextcr2 = I2SxEXT(hi2s->Instance)->CR2;
 80070ba:	687b      	ldr	r3, [r7, #4]
 80070bc:	681b      	ldr	r3, [r3, #0]
 80070be:	4a8b      	ldr	r2, [pc, #556]	; (80072ec <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80070c0:	4293      	cmp	r3, r2
 80070c2:	d101      	bne.n	80070c8 <HAL_I2SEx_FullDuplex_IRQHandler+0x3c>
 80070c4:	4b8a      	ldr	r3, [pc, #552]	; (80072f0 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80070c6:	e001      	b.n	80070cc <HAL_I2SEx_FullDuplex_IRQHandler+0x40>
 80070c8:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80070cc:	685b      	ldr	r3, [r3, #4]
 80070ce:	613b      	str	r3, [r7, #16]

  /* Check if the I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX Mode is selected */
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 80070d0:	687b      	ldr	r3, [r7, #4]
 80070d2:	685b      	ldr	r3, [r3, #4]
 80070d4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80070d8:	d004      	beq.n	80070e4 <HAL_I2SEx_FullDuplex_IRQHandler+0x58>
 80070da:	687b      	ldr	r3, [r7, #4]
 80070dc:	685b      	ldr	r3, [r3, #4]
 80070de:	2b00      	cmp	r3, #0
 80070e0:	f040 8099 	bne.w	8007216 <HAL_I2SEx_FullDuplex_IRQHandler+0x18a>
  {
    /* I2S in mode Transmitter -------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2scr2 & I2S_IT_TXE) != RESET))
 80070e4:	69fb      	ldr	r3, [r7, #28]
 80070e6:	f003 0302 	and.w	r3, r3, #2
 80070ea:	2b02      	cmp	r3, #2
 80070ec:	d107      	bne.n	80070fe <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
 80070ee:	697b      	ldr	r3, [r7, #20]
 80070f0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80070f4:	2b00      	cmp	r3, #0
 80070f6:	d002      	beq.n	80070fe <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2S TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2S(hi2s);
 80070f8:	6878      	ldr	r0, [r7, #4]
 80070fa:	f000 f925 	bl	8007348 <I2SEx_TxISR_I2S>
    }

    /* I2Sext in mode Receiver -----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2sextcr2 & I2S_IT_RXNE) != RESET))
 80070fe:	69bb      	ldr	r3, [r7, #24]
 8007100:	f003 0301 	and.w	r3, r3, #1
 8007104:	2b01      	cmp	r3, #1
 8007106:	d107      	bne.n	8007118 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
 8007108:	693b      	ldr	r3, [r7, #16]
 800710a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800710e:	2b00      	cmp	r3, #0
 8007110:	d002      	beq.n	8007118 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2Sext RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2SExt(hi2s);
 8007112:	6878      	ldr	r0, [r7, #4]
 8007114:	f000 f9c8 	bl	80074a8 <I2SEx_RxISR_I2SExt>
    }

    /* I2Sext Overrun error interrupt occurred --------------------------------*/
    if (((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8007118:	69bb      	ldr	r3, [r7, #24]
 800711a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800711e:	2b40      	cmp	r3, #64	; 0x40
 8007120:	d13a      	bne.n	8007198 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
 8007122:	693b      	ldr	r3, [r7, #16]
 8007124:	f003 0320 	and.w	r3, r3, #32
 8007128:	2b00      	cmp	r3, #0
 800712a:	d035      	beq.n	8007198 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800712c:	687b      	ldr	r3, [r7, #4]
 800712e:	681b      	ldr	r3, [r3, #0]
 8007130:	4a6e      	ldr	r2, [pc, #440]	; (80072ec <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8007132:	4293      	cmp	r3, r2
 8007134:	d101      	bne.n	800713a <HAL_I2SEx_FullDuplex_IRQHandler+0xae>
 8007136:	4b6e      	ldr	r3, [pc, #440]	; (80072f0 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8007138:	e001      	b.n	800713e <HAL_I2SEx_FullDuplex_IRQHandler+0xb2>
 800713a:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800713e:	685a      	ldr	r2, [r3, #4]
 8007140:	687b      	ldr	r3, [r7, #4]
 8007142:	681b      	ldr	r3, [r3, #0]
 8007144:	4969      	ldr	r1, [pc, #420]	; (80072ec <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8007146:	428b      	cmp	r3, r1
 8007148:	d101      	bne.n	800714e <HAL_I2SEx_FullDuplex_IRQHandler+0xc2>
 800714a:	4b69      	ldr	r3, [pc, #420]	; (80072f0 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 800714c:	e001      	b.n	8007152 <HAL_I2SEx_FullDuplex_IRQHandler+0xc6>
 800714e:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8007152:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8007156:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8007158:	687b      	ldr	r3, [r7, #4]
 800715a:	681b      	ldr	r3, [r3, #0]
 800715c:	685a      	ldr	r2, [r3, #4]
 800715e:	687b      	ldr	r3, [r7, #4]
 8007160:	681b      	ldr	r3, [r3, #0]
 8007162:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8007166:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8007168:	2300      	movs	r3, #0
 800716a:	60fb      	str	r3, [r7, #12]
 800716c:	687b      	ldr	r3, [r7, #4]
 800716e:	681b      	ldr	r3, [r3, #0]
 8007170:	68db      	ldr	r3, [r3, #12]
 8007172:	60fb      	str	r3, [r7, #12]
 8007174:	687b      	ldr	r3, [r7, #4]
 8007176:	681b      	ldr	r3, [r3, #0]
 8007178:	689b      	ldr	r3, [r3, #8]
 800717a:	60fb      	str	r3, [r7, #12]
 800717c:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800717e:	687b      	ldr	r3, [r7, #4]
 8007180:	2201      	movs	r2, #1
 8007182:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8007186:	687b      	ldr	r3, [r7, #4]
 8007188:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800718a:	f043 0202 	orr.w	r2, r3, #2
 800718e:	687b      	ldr	r3, [r7, #4]
 8007190:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8007192:	6878      	ldr	r0, [r7, #4]
 8007194:	f7fb ff08 	bl	8002fa8 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2S Underrun error interrupt occurred ----------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8007198:	69fb      	ldr	r3, [r7, #28]
 800719a:	f003 0308 	and.w	r3, r3, #8
 800719e:	2b08      	cmp	r3, #8
 80071a0:	f040 80c3 	bne.w	800732a <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
 80071a4:	697b      	ldr	r3, [r7, #20]
 80071a6:	f003 0320 	and.w	r3, r3, #32
 80071aa:	2b00      	cmp	r3, #0
 80071ac:	f000 80bd 	beq.w	800732a <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80071b0:	687b      	ldr	r3, [r7, #4]
 80071b2:	681b      	ldr	r3, [r3, #0]
 80071b4:	685a      	ldr	r2, [r3, #4]
 80071b6:	687b      	ldr	r3, [r7, #4]
 80071b8:	681b      	ldr	r3, [r3, #0]
 80071ba:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80071be:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80071c0:	687b      	ldr	r3, [r7, #4]
 80071c2:	681b      	ldr	r3, [r3, #0]
 80071c4:	4a49      	ldr	r2, [pc, #292]	; (80072ec <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80071c6:	4293      	cmp	r3, r2
 80071c8:	d101      	bne.n	80071ce <HAL_I2SEx_FullDuplex_IRQHandler+0x142>
 80071ca:	4b49      	ldr	r3, [pc, #292]	; (80072f0 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80071cc:	e001      	b.n	80071d2 <HAL_I2SEx_FullDuplex_IRQHandler+0x146>
 80071ce:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80071d2:	685a      	ldr	r2, [r3, #4]
 80071d4:	687b      	ldr	r3, [r7, #4]
 80071d6:	681b      	ldr	r3, [r3, #0]
 80071d8:	4944      	ldr	r1, [pc, #272]	; (80072ec <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80071da:	428b      	cmp	r3, r1
 80071dc:	d101      	bne.n	80071e2 <HAL_I2SEx_FullDuplex_IRQHandler+0x156>
 80071de:	4b44      	ldr	r3, [pc, #272]	; (80072f0 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80071e0:	e001      	b.n	80071e6 <HAL_I2SEx_FullDuplex_IRQHandler+0x15a>
 80071e2:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80071e6:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80071ea:	605a      	str	r2, [r3, #4]

      /* Clear underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 80071ec:	2300      	movs	r3, #0
 80071ee:	60bb      	str	r3, [r7, #8]
 80071f0:	687b      	ldr	r3, [r7, #4]
 80071f2:	681b      	ldr	r3, [r3, #0]
 80071f4:	689b      	ldr	r3, [r3, #8]
 80071f6:	60bb      	str	r3, [r7, #8]
 80071f8:	68bb      	ldr	r3, [r7, #8]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80071fa:	687b      	ldr	r3, [r7, #4]
 80071fc:	2201      	movs	r2, #1
 80071fe:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8007202:	687b      	ldr	r3, [r7, #4]
 8007204:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007206:	f043 0204 	orr.w	r2, r3, #4
 800720a:	687b      	ldr	r3, [r7, #4]
 800720c:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800720e:	6878      	ldr	r0, [r7, #4]
 8007210:	f7fb feca 	bl	8002fa8 <HAL_I2S_ErrorCallback>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8007214:	e089      	b.n	800732a <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
  }
  /* The I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX Mode is selected */
  else
  {
    /* I2Sext in mode Transmitter ----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2sextcr2 & I2S_IT_TXE) != RESET))
 8007216:	69bb      	ldr	r3, [r7, #24]
 8007218:	f003 0302 	and.w	r3, r3, #2
 800721c:	2b02      	cmp	r3, #2
 800721e:	d107      	bne.n	8007230 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
 8007220:	693b      	ldr	r3, [r7, #16]
 8007222:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007226:	2b00      	cmp	r3, #0
 8007228:	d002      	beq.n	8007230 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2Sext TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2SExt(hi2s);
 800722a:	6878      	ldr	r0, [r7, #4]
 800722c:	f000 f8be 	bl	80073ac <I2SEx_TxISR_I2SExt>
    }

    /* I2S in mode Receiver --------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2scr2 & I2S_IT_RXNE) != RESET))
 8007230:	69fb      	ldr	r3, [r7, #28]
 8007232:	f003 0301 	and.w	r3, r3, #1
 8007236:	2b01      	cmp	r3, #1
 8007238:	d107      	bne.n	800724a <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
 800723a:	697b      	ldr	r3, [r7, #20]
 800723c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007240:	2b00      	cmp	r3, #0
 8007242:	d002      	beq.n	800724a <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2S RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2S(hi2s);
 8007244:	6878      	ldr	r0, [r7, #4]
 8007246:	f000 f8fd 	bl	8007444 <I2SEx_RxISR_I2S>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 800724a:	69fb      	ldr	r3, [r7, #28]
 800724c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007250:	2b40      	cmp	r3, #64	; 0x40
 8007252:	d12f      	bne.n	80072b4 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
 8007254:	697b      	ldr	r3, [r7, #20]
 8007256:	f003 0320 	and.w	r3, r3, #32
 800725a:	2b00      	cmp	r3, #0
 800725c:	d02a      	beq.n	80072b4 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800725e:	687b      	ldr	r3, [r7, #4]
 8007260:	681b      	ldr	r3, [r3, #0]
 8007262:	685a      	ldr	r2, [r3, #4]
 8007264:	687b      	ldr	r3, [r7, #4]
 8007266:	681b      	ldr	r3, [r3, #0]
 8007268:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800726c:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800726e:	687b      	ldr	r3, [r7, #4]
 8007270:	681b      	ldr	r3, [r3, #0]
 8007272:	4a1e      	ldr	r2, [pc, #120]	; (80072ec <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8007274:	4293      	cmp	r3, r2
 8007276:	d101      	bne.n	800727c <HAL_I2SEx_FullDuplex_IRQHandler+0x1f0>
 8007278:	4b1d      	ldr	r3, [pc, #116]	; (80072f0 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 800727a:	e001      	b.n	8007280 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f4>
 800727c:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8007280:	685a      	ldr	r2, [r3, #4]
 8007282:	687b      	ldr	r3, [r7, #4]
 8007284:	681b      	ldr	r3, [r3, #0]
 8007286:	4919      	ldr	r1, [pc, #100]	; (80072ec <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8007288:	428b      	cmp	r3, r1
 800728a:	d101      	bne.n	8007290 <HAL_I2SEx_FullDuplex_IRQHandler+0x204>
 800728c:	4b18      	ldr	r3, [pc, #96]	; (80072f0 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 800728e:	e001      	b.n	8007294 <HAL_I2SEx_FullDuplex_IRQHandler+0x208>
 8007290:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8007294:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8007298:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800729a:	687b      	ldr	r3, [r7, #4]
 800729c:	2201      	movs	r2, #1
 800729e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 80072a2:	687b      	ldr	r3, [r7, #4]
 80072a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80072a6:	f043 0202 	orr.w	r2, r3, #2
 80072aa:	687b      	ldr	r3, [r7, #4]
 80072ac:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80072ae:	6878      	ldr	r0, [r7, #4]
 80072b0:	f7fb fe7a 	bl	8002fa8 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2Sext Underrun error interrupt occurred -------------------------------*/
    if (((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 80072b4:	69bb      	ldr	r3, [r7, #24]
 80072b6:	f003 0308 	and.w	r3, r3, #8
 80072ba:	2b08      	cmp	r3, #8
 80072bc:	d136      	bne.n	800732c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
 80072be:	693b      	ldr	r3, [r7, #16]
 80072c0:	f003 0320 	and.w	r3, r3, #32
 80072c4:	2b00      	cmp	r3, #0
 80072c6:	d031      	beq.n	800732c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80072c8:	687b      	ldr	r3, [r7, #4]
 80072ca:	681b      	ldr	r3, [r3, #0]
 80072cc:	4a07      	ldr	r2, [pc, #28]	; (80072ec <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80072ce:	4293      	cmp	r3, r2
 80072d0:	d101      	bne.n	80072d6 <HAL_I2SEx_FullDuplex_IRQHandler+0x24a>
 80072d2:	4b07      	ldr	r3, [pc, #28]	; (80072f0 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80072d4:	e001      	b.n	80072da <HAL_I2SEx_FullDuplex_IRQHandler+0x24e>
 80072d6:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80072da:	685a      	ldr	r2, [r3, #4]
 80072dc:	687b      	ldr	r3, [r7, #4]
 80072de:	681b      	ldr	r3, [r3, #0]
 80072e0:	4902      	ldr	r1, [pc, #8]	; (80072ec <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80072e2:	428b      	cmp	r3, r1
 80072e4:	d106      	bne.n	80072f4 <HAL_I2SEx_FullDuplex_IRQHandler+0x268>
 80072e6:	4b02      	ldr	r3, [pc, #8]	; (80072f0 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80072e8:	e006      	b.n	80072f8 <HAL_I2SEx_FullDuplex_IRQHandler+0x26c>
 80072ea:	bf00      	nop
 80072ec:	40003800 	.word	0x40003800
 80072f0:	40003400 	.word	0x40003400
 80072f4:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80072f8:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80072fc:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80072fe:	687b      	ldr	r3, [r7, #4]
 8007300:	681b      	ldr	r3, [r3, #0]
 8007302:	685a      	ldr	r2, [r3, #4]
 8007304:	687b      	ldr	r3, [r7, #4]
 8007306:	681b      	ldr	r3, [r3, #0]
 8007308:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800730c:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800730e:	687b      	ldr	r3, [r7, #4]
 8007310:	2201      	movs	r2, #1
 8007312:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8007316:	687b      	ldr	r3, [r7, #4]
 8007318:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800731a:	f043 0204 	orr.w	r2, r3, #4
 800731e:	687b      	ldr	r3, [r7, #4]
 8007320:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8007322:	6878      	ldr	r0, [r7, #4]
 8007324:	f7fb fe40 	bl	8002fa8 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8007328:	e000      	b.n	800732c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 800732a:	bf00      	nop
}
 800732c:	bf00      	nop
 800732e:	3720      	adds	r7, #32
 8007330:	46bd      	mov	sp, r7
 8007332:	bd80      	pop	{r7, pc}

08007334 <HAL_I2SEx_TxRxCpltCallback>:
  * @brief  Tx and Rx Transfer completed callback
  * @param  hi2s I2S handle
  * @retval None
  */
__weak void HAL_I2SEx_TxRxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8007334:	b480      	push	{r7}
 8007336:	b083      	sub	sp, #12
 8007338:	af00      	add	r7, sp, #0
 800733a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2SEx_TxRxCpltCallback could be implemented in the user file
   */
}
 800733c:	bf00      	nop
 800733e:	370c      	adds	r7, #12
 8007340:	46bd      	mov	sp, r7
 8007342:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007346:	4770      	bx	lr

08007348 <I2SEx_TxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8007348:	b580      	push	{r7, lr}
 800734a:	b082      	sub	sp, #8
 800734c:	af00      	add	r7, sp, #0
 800734e:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 8007350:	687b      	ldr	r3, [r7, #4]
 8007352:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007354:	1c99      	adds	r1, r3, #2
 8007356:	687a      	ldr	r2, [r7, #4]
 8007358:	6251      	str	r1, [r2, #36]	; 0x24
 800735a:	881a      	ldrh	r2, [r3, #0]
 800735c:	687b      	ldr	r3, [r7, #4]
 800735e:	681b      	ldr	r3, [r3, #0]
 8007360:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8007362:	687b      	ldr	r3, [r7, #4]
 8007364:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007366:	b29b      	uxth	r3, r3
 8007368:	3b01      	subs	r3, #1
 800736a:	b29a      	uxth	r2, r3
 800736c:	687b      	ldr	r3, [r7, #4]
 800736e:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 8007370:	687b      	ldr	r3, [r7, #4]
 8007372:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007374:	b29b      	uxth	r3, r3
 8007376:	2b00      	cmp	r3, #0
 8007378:	d113      	bne.n	80073a2 <I2SEx_TxISR_I2S+0x5a>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800737a:	687b      	ldr	r3, [r7, #4]
 800737c:	681b      	ldr	r3, [r3, #0]
 800737e:	685a      	ldr	r2, [r3, #4]
 8007380:	687b      	ldr	r3, [r7, #4]
 8007382:	681b      	ldr	r3, [r3, #0]
 8007384:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8007388:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 800738a:	687b      	ldr	r3, [r7, #4]
 800738c:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800738e:	b29b      	uxth	r3, r3
 8007390:	2b00      	cmp	r3, #0
 8007392:	d106      	bne.n	80073a2 <I2SEx_TxISR_I2S+0x5a>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8007394:	687b      	ldr	r3, [r7, #4]
 8007396:	2201      	movs	r2, #1
 8007398:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 800739c:	6878      	ldr	r0, [r7, #4]
 800739e:	f7ff ffc9 	bl	8007334 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80073a2:	bf00      	nop
 80073a4:	3708      	adds	r7, #8
 80073a6:	46bd      	mov	sp, r7
 80073a8:	bd80      	pop	{r7, pc}
	...

080073ac <I2SEx_TxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 80073ac:	b580      	push	{r7, lr}
 80073ae:	b082      	sub	sp, #8
 80073b0:	af00      	add	r7, sp, #0
 80073b2:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 80073b4:	687b      	ldr	r3, [r7, #4]
 80073b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80073b8:	1c99      	adds	r1, r3, #2
 80073ba:	687a      	ldr	r2, [r7, #4]
 80073bc:	6251      	str	r1, [r2, #36]	; 0x24
 80073be:	8819      	ldrh	r1, [r3, #0]
 80073c0:	687b      	ldr	r3, [r7, #4]
 80073c2:	681b      	ldr	r3, [r3, #0]
 80073c4:	4a1d      	ldr	r2, [pc, #116]	; (800743c <I2SEx_TxISR_I2SExt+0x90>)
 80073c6:	4293      	cmp	r3, r2
 80073c8:	d101      	bne.n	80073ce <I2SEx_TxISR_I2SExt+0x22>
 80073ca:	4b1d      	ldr	r3, [pc, #116]	; (8007440 <I2SEx_TxISR_I2SExt+0x94>)
 80073cc:	e001      	b.n	80073d2 <I2SEx_TxISR_I2SExt+0x26>
 80073ce:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80073d2:	460a      	mov	r2, r1
 80073d4:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 80073d6:	687b      	ldr	r3, [r7, #4]
 80073d8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80073da:	b29b      	uxth	r3, r3
 80073dc:	3b01      	subs	r3, #1
 80073de:	b29a      	uxth	r2, r3
 80073e0:	687b      	ldr	r3, [r7, #4]
 80073e2:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 80073e4:	687b      	ldr	r3, [r7, #4]
 80073e6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80073e8:	b29b      	uxth	r3, r3
 80073ea:	2b00      	cmp	r3, #0
 80073ec:	d121      	bne.n	8007432 <I2SEx_TxISR_I2SExt+0x86>
  {
    /* Disable I2Sext TXE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80073ee:	687b      	ldr	r3, [r7, #4]
 80073f0:	681b      	ldr	r3, [r3, #0]
 80073f2:	4a12      	ldr	r2, [pc, #72]	; (800743c <I2SEx_TxISR_I2SExt+0x90>)
 80073f4:	4293      	cmp	r3, r2
 80073f6:	d101      	bne.n	80073fc <I2SEx_TxISR_I2SExt+0x50>
 80073f8:	4b11      	ldr	r3, [pc, #68]	; (8007440 <I2SEx_TxISR_I2SExt+0x94>)
 80073fa:	e001      	b.n	8007400 <I2SEx_TxISR_I2SExt+0x54>
 80073fc:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8007400:	685a      	ldr	r2, [r3, #4]
 8007402:	687b      	ldr	r3, [r7, #4]
 8007404:	681b      	ldr	r3, [r3, #0]
 8007406:	490d      	ldr	r1, [pc, #52]	; (800743c <I2SEx_TxISR_I2SExt+0x90>)
 8007408:	428b      	cmp	r3, r1
 800740a:	d101      	bne.n	8007410 <I2SEx_TxISR_I2SExt+0x64>
 800740c:	4b0c      	ldr	r3, [pc, #48]	; (8007440 <I2SEx_TxISR_I2SExt+0x94>)
 800740e:	e001      	b.n	8007414 <I2SEx_TxISR_I2SExt+0x68>
 8007410:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8007414:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8007418:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 800741a:	687b      	ldr	r3, [r7, #4]
 800741c:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800741e:	b29b      	uxth	r3, r3
 8007420:	2b00      	cmp	r3, #0
 8007422:	d106      	bne.n	8007432 <I2SEx_TxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8007424:	687b      	ldr	r3, [r7, #4]
 8007426:	2201      	movs	r2, #1
 8007428:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 800742c:	6878      	ldr	r0, [r7, #4]
 800742e:	f7ff ff81 	bl	8007334 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8007432:	bf00      	nop
 8007434:	3708      	adds	r7, #8
 8007436:	46bd      	mov	sp, r7
 8007438:	bd80      	pop	{r7, pc}
 800743a:	bf00      	nop
 800743c:	40003800 	.word	0x40003800
 8007440:	40003400 	.word	0x40003400

08007444 <I2SEx_RxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8007444:	b580      	push	{r7, lr}
 8007446:	b082      	sub	sp, #8
 8007448:	af00      	add	r7, sp, #0
 800744a:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 800744c:	687b      	ldr	r3, [r7, #4]
 800744e:	681b      	ldr	r3, [r3, #0]
 8007450:	68d8      	ldr	r0, [r3, #12]
 8007452:	687b      	ldr	r3, [r7, #4]
 8007454:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007456:	1c99      	adds	r1, r3, #2
 8007458:	687a      	ldr	r2, [r7, #4]
 800745a:	62d1      	str	r1, [r2, #44]	; 0x2c
 800745c:	b282      	uxth	r2, r0
 800745e:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8007460:	687b      	ldr	r3, [r7, #4]
 8007462:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8007464:	b29b      	uxth	r3, r3
 8007466:	3b01      	subs	r3, #1
 8007468:	b29a      	uxth	r2, r3
 800746a:	687b      	ldr	r3, [r7, #4]
 800746c:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 800746e:	687b      	ldr	r3, [r7, #4]
 8007470:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8007472:	b29b      	uxth	r3, r3
 8007474:	2b00      	cmp	r3, #0
 8007476:	d113      	bne.n	80074a0 <I2SEx_RxISR_I2S+0x5c>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8007478:	687b      	ldr	r3, [r7, #4]
 800747a:	681b      	ldr	r3, [r3, #0]
 800747c:	685a      	ldr	r2, [r3, #4]
 800747e:	687b      	ldr	r3, [r7, #4]
 8007480:	681b      	ldr	r3, [r3, #0]
 8007482:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8007486:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8007488:	687b      	ldr	r3, [r7, #4]
 800748a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800748c:	b29b      	uxth	r3, r3
 800748e:	2b00      	cmp	r3, #0
 8007490:	d106      	bne.n	80074a0 <I2SEx_RxISR_I2S+0x5c>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8007492:	687b      	ldr	r3, [r7, #4]
 8007494:	2201      	movs	r2, #1
 8007496:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 800749a:	6878      	ldr	r0, [r7, #4]
 800749c:	f7ff ff4a 	bl	8007334 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80074a0:	bf00      	nop
 80074a2:	3708      	adds	r7, #8
 80074a4:	46bd      	mov	sp, r7
 80074a6:	bd80      	pop	{r7, pc}

080074a8 <I2SEx_RxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 80074a8:	b580      	push	{r7, lr}
 80074aa:	b082      	sub	sp, #8
 80074ac:	af00      	add	r7, sp, #0
 80074ae:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 80074b0:	687b      	ldr	r3, [r7, #4]
 80074b2:	681b      	ldr	r3, [r3, #0]
 80074b4:	4a20      	ldr	r2, [pc, #128]	; (8007538 <I2SEx_RxISR_I2SExt+0x90>)
 80074b6:	4293      	cmp	r3, r2
 80074b8:	d101      	bne.n	80074be <I2SEx_RxISR_I2SExt+0x16>
 80074ba:	4b20      	ldr	r3, [pc, #128]	; (800753c <I2SEx_RxISR_I2SExt+0x94>)
 80074bc:	e001      	b.n	80074c2 <I2SEx_RxISR_I2SExt+0x1a>
 80074be:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80074c2:	68d8      	ldr	r0, [r3, #12]
 80074c4:	687b      	ldr	r3, [r7, #4]
 80074c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80074c8:	1c99      	adds	r1, r3, #2
 80074ca:	687a      	ldr	r2, [r7, #4]
 80074cc:	62d1      	str	r1, [r2, #44]	; 0x2c
 80074ce:	b282      	uxth	r2, r0
 80074d0:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 80074d2:	687b      	ldr	r3, [r7, #4]
 80074d4:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80074d6:	b29b      	uxth	r3, r3
 80074d8:	3b01      	subs	r3, #1
 80074da:	b29a      	uxth	r2, r3
 80074dc:	687b      	ldr	r3, [r7, #4]
 80074de:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 80074e0:	687b      	ldr	r3, [r7, #4]
 80074e2:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80074e4:	b29b      	uxth	r3, r3
 80074e6:	2b00      	cmp	r3, #0
 80074e8:	d121      	bne.n	800752e <I2SEx_RxISR_I2SExt+0x86>
  {
    /* Disable I2Sext RXNE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80074ea:	687b      	ldr	r3, [r7, #4]
 80074ec:	681b      	ldr	r3, [r3, #0]
 80074ee:	4a12      	ldr	r2, [pc, #72]	; (8007538 <I2SEx_RxISR_I2SExt+0x90>)
 80074f0:	4293      	cmp	r3, r2
 80074f2:	d101      	bne.n	80074f8 <I2SEx_RxISR_I2SExt+0x50>
 80074f4:	4b11      	ldr	r3, [pc, #68]	; (800753c <I2SEx_RxISR_I2SExt+0x94>)
 80074f6:	e001      	b.n	80074fc <I2SEx_RxISR_I2SExt+0x54>
 80074f8:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80074fc:	685a      	ldr	r2, [r3, #4]
 80074fe:	687b      	ldr	r3, [r7, #4]
 8007500:	681b      	ldr	r3, [r3, #0]
 8007502:	490d      	ldr	r1, [pc, #52]	; (8007538 <I2SEx_RxISR_I2SExt+0x90>)
 8007504:	428b      	cmp	r3, r1
 8007506:	d101      	bne.n	800750c <I2SEx_RxISR_I2SExt+0x64>
 8007508:	4b0c      	ldr	r3, [pc, #48]	; (800753c <I2SEx_RxISR_I2SExt+0x94>)
 800750a:	e001      	b.n	8007510 <I2SEx_RxISR_I2SExt+0x68>
 800750c:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8007510:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8007514:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8007516:	687b      	ldr	r3, [r7, #4]
 8007518:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800751a:	b29b      	uxth	r3, r3
 800751c:	2b00      	cmp	r3, #0
 800751e:	d106      	bne.n	800752e <I2SEx_RxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8007520:	687b      	ldr	r3, [r7, #4]
 8007522:	2201      	movs	r2, #1
 8007524:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8007528:	6878      	ldr	r0, [r7, #4]
 800752a:	f7ff ff03 	bl	8007334 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800752e:	bf00      	nop
 8007530:	3708      	adds	r7, #8
 8007532:	46bd      	mov	sp, r7
 8007534:	bd80      	pop	{r7, pc}
 8007536:	bf00      	nop
 8007538:	40003800 	.word	0x40003800
 800753c:	40003400 	.word	0x40003400

08007540 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8007540:	b580      	push	{r7, lr}
 8007542:	b086      	sub	sp, #24
 8007544:	af00      	add	r7, sp, #0
 8007546:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8007548:	687b      	ldr	r3, [r7, #4]
 800754a:	2b00      	cmp	r3, #0
 800754c:	d101      	bne.n	8007552 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800754e:	2301      	movs	r3, #1
 8007550:	e267      	b.n	8007a22 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8007552:	687b      	ldr	r3, [r7, #4]
 8007554:	681b      	ldr	r3, [r3, #0]
 8007556:	f003 0301 	and.w	r3, r3, #1
 800755a:	2b00      	cmp	r3, #0
 800755c:	d075      	beq.n	800764a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800755e:	4b88      	ldr	r3, [pc, #544]	; (8007780 <HAL_RCC_OscConfig+0x240>)
 8007560:	689b      	ldr	r3, [r3, #8]
 8007562:	f003 030c 	and.w	r3, r3, #12
 8007566:	2b04      	cmp	r3, #4
 8007568:	d00c      	beq.n	8007584 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800756a:	4b85      	ldr	r3, [pc, #532]	; (8007780 <HAL_RCC_OscConfig+0x240>)
 800756c:	689b      	ldr	r3, [r3, #8]
 800756e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8007572:	2b08      	cmp	r3, #8
 8007574:	d112      	bne.n	800759c <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8007576:	4b82      	ldr	r3, [pc, #520]	; (8007780 <HAL_RCC_OscConfig+0x240>)
 8007578:	685b      	ldr	r3, [r3, #4]
 800757a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800757e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8007582:	d10b      	bne.n	800759c <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007584:	4b7e      	ldr	r3, [pc, #504]	; (8007780 <HAL_RCC_OscConfig+0x240>)
 8007586:	681b      	ldr	r3, [r3, #0]
 8007588:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800758c:	2b00      	cmp	r3, #0
 800758e:	d05b      	beq.n	8007648 <HAL_RCC_OscConfig+0x108>
 8007590:	687b      	ldr	r3, [r7, #4]
 8007592:	685b      	ldr	r3, [r3, #4]
 8007594:	2b00      	cmp	r3, #0
 8007596:	d157      	bne.n	8007648 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8007598:	2301      	movs	r3, #1
 800759a:	e242      	b.n	8007a22 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800759c:	687b      	ldr	r3, [r7, #4]
 800759e:	685b      	ldr	r3, [r3, #4]
 80075a0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80075a4:	d106      	bne.n	80075b4 <HAL_RCC_OscConfig+0x74>
 80075a6:	4b76      	ldr	r3, [pc, #472]	; (8007780 <HAL_RCC_OscConfig+0x240>)
 80075a8:	681b      	ldr	r3, [r3, #0]
 80075aa:	4a75      	ldr	r2, [pc, #468]	; (8007780 <HAL_RCC_OscConfig+0x240>)
 80075ac:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80075b0:	6013      	str	r3, [r2, #0]
 80075b2:	e01d      	b.n	80075f0 <HAL_RCC_OscConfig+0xb0>
 80075b4:	687b      	ldr	r3, [r7, #4]
 80075b6:	685b      	ldr	r3, [r3, #4]
 80075b8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80075bc:	d10c      	bne.n	80075d8 <HAL_RCC_OscConfig+0x98>
 80075be:	4b70      	ldr	r3, [pc, #448]	; (8007780 <HAL_RCC_OscConfig+0x240>)
 80075c0:	681b      	ldr	r3, [r3, #0]
 80075c2:	4a6f      	ldr	r2, [pc, #444]	; (8007780 <HAL_RCC_OscConfig+0x240>)
 80075c4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80075c8:	6013      	str	r3, [r2, #0]
 80075ca:	4b6d      	ldr	r3, [pc, #436]	; (8007780 <HAL_RCC_OscConfig+0x240>)
 80075cc:	681b      	ldr	r3, [r3, #0]
 80075ce:	4a6c      	ldr	r2, [pc, #432]	; (8007780 <HAL_RCC_OscConfig+0x240>)
 80075d0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80075d4:	6013      	str	r3, [r2, #0]
 80075d6:	e00b      	b.n	80075f0 <HAL_RCC_OscConfig+0xb0>
 80075d8:	4b69      	ldr	r3, [pc, #420]	; (8007780 <HAL_RCC_OscConfig+0x240>)
 80075da:	681b      	ldr	r3, [r3, #0]
 80075dc:	4a68      	ldr	r2, [pc, #416]	; (8007780 <HAL_RCC_OscConfig+0x240>)
 80075de:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80075e2:	6013      	str	r3, [r2, #0]
 80075e4:	4b66      	ldr	r3, [pc, #408]	; (8007780 <HAL_RCC_OscConfig+0x240>)
 80075e6:	681b      	ldr	r3, [r3, #0]
 80075e8:	4a65      	ldr	r2, [pc, #404]	; (8007780 <HAL_RCC_OscConfig+0x240>)
 80075ea:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80075ee:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80075f0:	687b      	ldr	r3, [r7, #4]
 80075f2:	685b      	ldr	r3, [r3, #4]
 80075f4:	2b00      	cmp	r3, #0
 80075f6:	d013      	beq.n	8007620 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80075f8:	f7fb fd56 	bl	80030a8 <HAL_GetTick>
 80075fc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80075fe:	e008      	b.n	8007612 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8007600:	f7fb fd52 	bl	80030a8 <HAL_GetTick>
 8007604:	4602      	mov	r2, r0
 8007606:	693b      	ldr	r3, [r7, #16]
 8007608:	1ad3      	subs	r3, r2, r3
 800760a:	2b64      	cmp	r3, #100	; 0x64
 800760c:	d901      	bls.n	8007612 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800760e:	2303      	movs	r3, #3
 8007610:	e207      	b.n	8007a22 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007612:	4b5b      	ldr	r3, [pc, #364]	; (8007780 <HAL_RCC_OscConfig+0x240>)
 8007614:	681b      	ldr	r3, [r3, #0]
 8007616:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800761a:	2b00      	cmp	r3, #0
 800761c:	d0f0      	beq.n	8007600 <HAL_RCC_OscConfig+0xc0>
 800761e:	e014      	b.n	800764a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007620:	f7fb fd42 	bl	80030a8 <HAL_GetTick>
 8007624:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8007626:	e008      	b.n	800763a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8007628:	f7fb fd3e 	bl	80030a8 <HAL_GetTick>
 800762c:	4602      	mov	r2, r0
 800762e:	693b      	ldr	r3, [r7, #16]
 8007630:	1ad3      	subs	r3, r2, r3
 8007632:	2b64      	cmp	r3, #100	; 0x64
 8007634:	d901      	bls.n	800763a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8007636:	2303      	movs	r3, #3
 8007638:	e1f3      	b.n	8007a22 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800763a:	4b51      	ldr	r3, [pc, #324]	; (8007780 <HAL_RCC_OscConfig+0x240>)
 800763c:	681b      	ldr	r3, [r3, #0]
 800763e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007642:	2b00      	cmp	r3, #0
 8007644:	d1f0      	bne.n	8007628 <HAL_RCC_OscConfig+0xe8>
 8007646:	e000      	b.n	800764a <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007648:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800764a:	687b      	ldr	r3, [r7, #4]
 800764c:	681b      	ldr	r3, [r3, #0]
 800764e:	f003 0302 	and.w	r3, r3, #2
 8007652:	2b00      	cmp	r3, #0
 8007654:	d063      	beq.n	800771e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8007656:	4b4a      	ldr	r3, [pc, #296]	; (8007780 <HAL_RCC_OscConfig+0x240>)
 8007658:	689b      	ldr	r3, [r3, #8]
 800765a:	f003 030c 	and.w	r3, r3, #12
 800765e:	2b00      	cmp	r3, #0
 8007660:	d00b      	beq.n	800767a <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8007662:	4b47      	ldr	r3, [pc, #284]	; (8007780 <HAL_RCC_OscConfig+0x240>)
 8007664:	689b      	ldr	r3, [r3, #8]
 8007666:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800766a:	2b08      	cmp	r3, #8
 800766c:	d11c      	bne.n	80076a8 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800766e:	4b44      	ldr	r3, [pc, #272]	; (8007780 <HAL_RCC_OscConfig+0x240>)
 8007670:	685b      	ldr	r3, [r3, #4]
 8007672:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007676:	2b00      	cmp	r3, #0
 8007678:	d116      	bne.n	80076a8 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800767a:	4b41      	ldr	r3, [pc, #260]	; (8007780 <HAL_RCC_OscConfig+0x240>)
 800767c:	681b      	ldr	r3, [r3, #0]
 800767e:	f003 0302 	and.w	r3, r3, #2
 8007682:	2b00      	cmp	r3, #0
 8007684:	d005      	beq.n	8007692 <HAL_RCC_OscConfig+0x152>
 8007686:	687b      	ldr	r3, [r7, #4]
 8007688:	68db      	ldr	r3, [r3, #12]
 800768a:	2b01      	cmp	r3, #1
 800768c:	d001      	beq.n	8007692 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800768e:	2301      	movs	r3, #1
 8007690:	e1c7      	b.n	8007a22 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007692:	4b3b      	ldr	r3, [pc, #236]	; (8007780 <HAL_RCC_OscConfig+0x240>)
 8007694:	681b      	ldr	r3, [r3, #0]
 8007696:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800769a:	687b      	ldr	r3, [r7, #4]
 800769c:	691b      	ldr	r3, [r3, #16]
 800769e:	00db      	lsls	r3, r3, #3
 80076a0:	4937      	ldr	r1, [pc, #220]	; (8007780 <HAL_RCC_OscConfig+0x240>)
 80076a2:	4313      	orrs	r3, r2
 80076a4:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80076a6:	e03a      	b.n	800771e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80076a8:	687b      	ldr	r3, [r7, #4]
 80076aa:	68db      	ldr	r3, [r3, #12]
 80076ac:	2b00      	cmp	r3, #0
 80076ae:	d020      	beq.n	80076f2 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80076b0:	4b34      	ldr	r3, [pc, #208]	; (8007784 <HAL_RCC_OscConfig+0x244>)
 80076b2:	2201      	movs	r2, #1
 80076b4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80076b6:	f7fb fcf7 	bl	80030a8 <HAL_GetTick>
 80076ba:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80076bc:	e008      	b.n	80076d0 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80076be:	f7fb fcf3 	bl	80030a8 <HAL_GetTick>
 80076c2:	4602      	mov	r2, r0
 80076c4:	693b      	ldr	r3, [r7, #16]
 80076c6:	1ad3      	subs	r3, r2, r3
 80076c8:	2b02      	cmp	r3, #2
 80076ca:	d901      	bls.n	80076d0 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80076cc:	2303      	movs	r3, #3
 80076ce:	e1a8      	b.n	8007a22 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80076d0:	4b2b      	ldr	r3, [pc, #172]	; (8007780 <HAL_RCC_OscConfig+0x240>)
 80076d2:	681b      	ldr	r3, [r3, #0]
 80076d4:	f003 0302 	and.w	r3, r3, #2
 80076d8:	2b00      	cmp	r3, #0
 80076da:	d0f0      	beq.n	80076be <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80076dc:	4b28      	ldr	r3, [pc, #160]	; (8007780 <HAL_RCC_OscConfig+0x240>)
 80076de:	681b      	ldr	r3, [r3, #0]
 80076e0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80076e4:	687b      	ldr	r3, [r7, #4]
 80076e6:	691b      	ldr	r3, [r3, #16]
 80076e8:	00db      	lsls	r3, r3, #3
 80076ea:	4925      	ldr	r1, [pc, #148]	; (8007780 <HAL_RCC_OscConfig+0x240>)
 80076ec:	4313      	orrs	r3, r2
 80076ee:	600b      	str	r3, [r1, #0]
 80076f0:	e015      	b.n	800771e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80076f2:	4b24      	ldr	r3, [pc, #144]	; (8007784 <HAL_RCC_OscConfig+0x244>)
 80076f4:	2200      	movs	r2, #0
 80076f6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80076f8:	f7fb fcd6 	bl	80030a8 <HAL_GetTick>
 80076fc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80076fe:	e008      	b.n	8007712 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8007700:	f7fb fcd2 	bl	80030a8 <HAL_GetTick>
 8007704:	4602      	mov	r2, r0
 8007706:	693b      	ldr	r3, [r7, #16]
 8007708:	1ad3      	subs	r3, r2, r3
 800770a:	2b02      	cmp	r3, #2
 800770c:	d901      	bls.n	8007712 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800770e:	2303      	movs	r3, #3
 8007710:	e187      	b.n	8007a22 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007712:	4b1b      	ldr	r3, [pc, #108]	; (8007780 <HAL_RCC_OscConfig+0x240>)
 8007714:	681b      	ldr	r3, [r3, #0]
 8007716:	f003 0302 	and.w	r3, r3, #2
 800771a:	2b00      	cmp	r3, #0
 800771c:	d1f0      	bne.n	8007700 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800771e:	687b      	ldr	r3, [r7, #4]
 8007720:	681b      	ldr	r3, [r3, #0]
 8007722:	f003 0308 	and.w	r3, r3, #8
 8007726:	2b00      	cmp	r3, #0
 8007728:	d036      	beq.n	8007798 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800772a:	687b      	ldr	r3, [r7, #4]
 800772c:	695b      	ldr	r3, [r3, #20]
 800772e:	2b00      	cmp	r3, #0
 8007730:	d016      	beq.n	8007760 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8007732:	4b15      	ldr	r3, [pc, #84]	; (8007788 <HAL_RCC_OscConfig+0x248>)
 8007734:	2201      	movs	r2, #1
 8007736:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007738:	f7fb fcb6 	bl	80030a8 <HAL_GetTick>
 800773c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800773e:	e008      	b.n	8007752 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8007740:	f7fb fcb2 	bl	80030a8 <HAL_GetTick>
 8007744:	4602      	mov	r2, r0
 8007746:	693b      	ldr	r3, [r7, #16]
 8007748:	1ad3      	subs	r3, r2, r3
 800774a:	2b02      	cmp	r3, #2
 800774c:	d901      	bls.n	8007752 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800774e:	2303      	movs	r3, #3
 8007750:	e167      	b.n	8007a22 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007752:	4b0b      	ldr	r3, [pc, #44]	; (8007780 <HAL_RCC_OscConfig+0x240>)
 8007754:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007756:	f003 0302 	and.w	r3, r3, #2
 800775a:	2b00      	cmp	r3, #0
 800775c:	d0f0      	beq.n	8007740 <HAL_RCC_OscConfig+0x200>
 800775e:	e01b      	b.n	8007798 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8007760:	4b09      	ldr	r3, [pc, #36]	; (8007788 <HAL_RCC_OscConfig+0x248>)
 8007762:	2200      	movs	r2, #0
 8007764:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007766:	f7fb fc9f 	bl	80030a8 <HAL_GetTick>
 800776a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800776c:	e00e      	b.n	800778c <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800776e:	f7fb fc9b 	bl	80030a8 <HAL_GetTick>
 8007772:	4602      	mov	r2, r0
 8007774:	693b      	ldr	r3, [r7, #16]
 8007776:	1ad3      	subs	r3, r2, r3
 8007778:	2b02      	cmp	r3, #2
 800777a:	d907      	bls.n	800778c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800777c:	2303      	movs	r3, #3
 800777e:	e150      	b.n	8007a22 <HAL_RCC_OscConfig+0x4e2>
 8007780:	40023800 	.word	0x40023800
 8007784:	42470000 	.word	0x42470000
 8007788:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800778c:	4b88      	ldr	r3, [pc, #544]	; (80079b0 <HAL_RCC_OscConfig+0x470>)
 800778e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007790:	f003 0302 	and.w	r3, r3, #2
 8007794:	2b00      	cmp	r3, #0
 8007796:	d1ea      	bne.n	800776e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8007798:	687b      	ldr	r3, [r7, #4]
 800779a:	681b      	ldr	r3, [r3, #0]
 800779c:	f003 0304 	and.w	r3, r3, #4
 80077a0:	2b00      	cmp	r3, #0
 80077a2:	f000 8097 	beq.w	80078d4 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80077a6:	2300      	movs	r3, #0
 80077a8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80077aa:	4b81      	ldr	r3, [pc, #516]	; (80079b0 <HAL_RCC_OscConfig+0x470>)
 80077ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80077ae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80077b2:	2b00      	cmp	r3, #0
 80077b4:	d10f      	bne.n	80077d6 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80077b6:	2300      	movs	r3, #0
 80077b8:	60bb      	str	r3, [r7, #8]
 80077ba:	4b7d      	ldr	r3, [pc, #500]	; (80079b0 <HAL_RCC_OscConfig+0x470>)
 80077bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80077be:	4a7c      	ldr	r2, [pc, #496]	; (80079b0 <HAL_RCC_OscConfig+0x470>)
 80077c0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80077c4:	6413      	str	r3, [r2, #64]	; 0x40
 80077c6:	4b7a      	ldr	r3, [pc, #488]	; (80079b0 <HAL_RCC_OscConfig+0x470>)
 80077c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80077ca:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80077ce:	60bb      	str	r3, [r7, #8]
 80077d0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80077d2:	2301      	movs	r3, #1
 80077d4:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80077d6:	4b77      	ldr	r3, [pc, #476]	; (80079b4 <HAL_RCC_OscConfig+0x474>)
 80077d8:	681b      	ldr	r3, [r3, #0]
 80077da:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80077de:	2b00      	cmp	r3, #0
 80077e0:	d118      	bne.n	8007814 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80077e2:	4b74      	ldr	r3, [pc, #464]	; (80079b4 <HAL_RCC_OscConfig+0x474>)
 80077e4:	681b      	ldr	r3, [r3, #0]
 80077e6:	4a73      	ldr	r2, [pc, #460]	; (80079b4 <HAL_RCC_OscConfig+0x474>)
 80077e8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80077ec:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80077ee:	f7fb fc5b 	bl	80030a8 <HAL_GetTick>
 80077f2:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80077f4:	e008      	b.n	8007808 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80077f6:	f7fb fc57 	bl	80030a8 <HAL_GetTick>
 80077fa:	4602      	mov	r2, r0
 80077fc:	693b      	ldr	r3, [r7, #16]
 80077fe:	1ad3      	subs	r3, r2, r3
 8007800:	2b02      	cmp	r3, #2
 8007802:	d901      	bls.n	8007808 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8007804:	2303      	movs	r3, #3
 8007806:	e10c      	b.n	8007a22 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007808:	4b6a      	ldr	r3, [pc, #424]	; (80079b4 <HAL_RCC_OscConfig+0x474>)
 800780a:	681b      	ldr	r3, [r3, #0]
 800780c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007810:	2b00      	cmp	r3, #0
 8007812:	d0f0      	beq.n	80077f6 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007814:	687b      	ldr	r3, [r7, #4]
 8007816:	689b      	ldr	r3, [r3, #8]
 8007818:	2b01      	cmp	r3, #1
 800781a:	d106      	bne.n	800782a <HAL_RCC_OscConfig+0x2ea>
 800781c:	4b64      	ldr	r3, [pc, #400]	; (80079b0 <HAL_RCC_OscConfig+0x470>)
 800781e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007820:	4a63      	ldr	r2, [pc, #396]	; (80079b0 <HAL_RCC_OscConfig+0x470>)
 8007822:	f043 0301 	orr.w	r3, r3, #1
 8007826:	6713      	str	r3, [r2, #112]	; 0x70
 8007828:	e01c      	b.n	8007864 <HAL_RCC_OscConfig+0x324>
 800782a:	687b      	ldr	r3, [r7, #4]
 800782c:	689b      	ldr	r3, [r3, #8]
 800782e:	2b05      	cmp	r3, #5
 8007830:	d10c      	bne.n	800784c <HAL_RCC_OscConfig+0x30c>
 8007832:	4b5f      	ldr	r3, [pc, #380]	; (80079b0 <HAL_RCC_OscConfig+0x470>)
 8007834:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007836:	4a5e      	ldr	r2, [pc, #376]	; (80079b0 <HAL_RCC_OscConfig+0x470>)
 8007838:	f043 0304 	orr.w	r3, r3, #4
 800783c:	6713      	str	r3, [r2, #112]	; 0x70
 800783e:	4b5c      	ldr	r3, [pc, #368]	; (80079b0 <HAL_RCC_OscConfig+0x470>)
 8007840:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007842:	4a5b      	ldr	r2, [pc, #364]	; (80079b0 <HAL_RCC_OscConfig+0x470>)
 8007844:	f043 0301 	orr.w	r3, r3, #1
 8007848:	6713      	str	r3, [r2, #112]	; 0x70
 800784a:	e00b      	b.n	8007864 <HAL_RCC_OscConfig+0x324>
 800784c:	4b58      	ldr	r3, [pc, #352]	; (80079b0 <HAL_RCC_OscConfig+0x470>)
 800784e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007850:	4a57      	ldr	r2, [pc, #348]	; (80079b0 <HAL_RCC_OscConfig+0x470>)
 8007852:	f023 0301 	bic.w	r3, r3, #1
 8007856:	6713      	str	r3, [r2, #112]	; 0x70
 8007858:	4b55      	ldr	r3, [pc, #340]	; (80079b0 <HAL_RCC_OscConfig+0x470>)
 800785a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800785c:	4a54      	ldr	r2, [pc, #336]	; (80079b0 <HAL_RCC_OscConfig+0x470>)
 800785e:	f023 0304 	bic.w	r3, r3, #4
 8007862:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8007864:	687b      	ldr	r3, [r7, #4]
 8007866:	689b      	ldr	r3, [r3, #8]
 8007868:	2b00      	cmp	r3, #0
 800786a:	d015      	beq.n	8007898 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800786c:	f7fb fc1c 	bl	80030a8 <HAL_GetTick>
 8007870:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007872:	e00a      	b.n	800788a <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8007874:	f7fb fc18 	bl	80030a8 <HAL_GetTick>
 8007878:	4602      	mov	r2, r0
 800787a:	693b      	ldr	r3, [r7, #16]
 800787c:	1ad3      	subs	r3, r2, r3
 800787e:	f241 3288 	movw	r2, #5000	; 0x1388
 8007882:	4293      	cmp	r3, r2
 8007884:	d901      	bls.n	800788a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8007886:	2303      	movs	r3, #3
 8007888:	e0cb      	b.n	8007a22 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800788a:	4b49      	ldr	r3, [pc, #292]	; (80079b0 <HAL_RCC_OscConfig+0x470>)
 800788c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800788e:	f003 0302 	and.w	r3, r3, #2
 8007892:	2b00      	cmp	r3, #0
 8007894:	d0ee      	beq.n	8007874 <HAL_RCC_OscConfig+0x334>
 8007896:	e014      	b.n	80078c2 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007898:	f7fb fc06 	bl	80030a8 <HAL_GetTick>
 800789c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800789e:	e00a      	b.n	80078b6 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80078a0:	f7fb fc02 	bl	80030a8 <HAL_GetTick>
 80078a4:	4602      	mov	r2, r0
 80078a6:	693b      	ldr	r3, [r7, #16]
 80078a8:	1ad3      	subs	r3, r2, r3
 80078aa:	f241 3288 	movw	r2, #5000	; 0x1388
 80078ae:	4293      	cmp	r3, r2
 80078b0:	d901      	bls.n	80078b6 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80078b2:	2303      	movs	r3, #3
 80078b4:	e0b5      	b.n	8007a22 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80078b6:	4b3e      	ldr	r3, [pc, #248]	; (80079b0 <HAL_RCC_OscConfig+0x470>)
 80078b8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80078ba:	f003 0302 	and.w	r3, r3, #2
 80078be:	2b00      	cmp	r3, #0
 80078c0:	d1ee      	bne.n	80078a0 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80078c2:	7dfb      	ldrb	r3, [r7, #23]
 80078c4:	2b01      	cmp	r3, #1
 80078c6:	d105      	bne.n	80078d4 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80078c8:	4b39      	ldr	r3, [pc, #228]	; (80079b0 <HAL_RCC_OscConfig+0x470>)
 80078ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80078cc:	4a38      	ldr	r2, [pc, #224]	; (80079b0 <HAL_RCC_OscConfig+0x470>)
 80078ce:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80078d2:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80078d4:	687b      	ldr	r3, [r7, #4]
 80078d6:	699b      	ldr	r3, [r3, #24]
 80078d8:	2b00      	cmp	r3, #0
 80078da:	f000 80a1 	beq.w	8007a20 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80078de:	4b34      	ldr	r3, [pc, #208]	; (80079b0 <HAL_RCC_OscConfig+0x470>)
 80078e0:	689b      	ldr	r3, [r3, #8]
 80078e2:	f003 030c 	and.w	r3, r3, #12
 80078e6:	2b08      	cmp	r3, #8
 80078e8:	d05c      	beq.n	80079a4 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80078ea:	687b      	ldr	r3, [r7, #4]
 80078ec:	699b      	ldr	r3, [r3, #24]
 80078ee:	2b02      	cmp	r3, #2
 80078f0:	d141      	bne.n	8007976 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80078f2:	4b31      	ldr	r3, [pc, #196]	; (80079b8 <HAL_RCC_OscConfig+0x478>)
 80078f4:	2200      	movs	r2, #0
 80078f6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80078f8:	f7fb fbd6 	bl	80030a8 <HAL_GetTick>
 80078fc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80078fe:	e008      	b.n	8007912 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007900:	f7fb fbd2 	bl	80030a8 <HAL_GetTick>
 8007904:	4602      	mov	r2, r0
 8007906:	693b      	ldr	r3, [r7, #16]
 8007908:	1ad3      	subs	r3, r2, r3
 800790a:	2b02      	cmp	r3, #2
 800790c:	d901      	bls.n	8007912 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800790e:	2303      	movs	r3, #3
 8007910:	e087      	b.n	8007a22 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007912:	4b27      	ldr	r3, [pc, #156]	; (80079b0 <HAL_RCC_OscConfig+0x470>)
 8007914:	681b      	ldr	r3, [r3, #0]
 8007916:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800791a:	2b00      	cmp	r3, #0
 800791c:	d1f0      	bne.n	8007900 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800791e:	687b      	ldr	r3, [r7, #4]
 8007920:	69da      	ldr	r2, [r3, #28]
 8007922:	687b      	ldr	r3, [r7, #4]
 8007924:	6a1b      	ldr	r3, [r3, #32]
 8007926:	431a      	orrs	r2, r3
 8007928:	687b      	ldr	r3, [r7, #4]
 800792a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800792c:	019b      	lsls	r3, r3, #6
 800792e:	431a      	orrs	r2, r3
 8007930:	687b      	ldr	r3, [r7, #4]
 8007932:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007934:	085b      	lsrs	r3, r3, #1
 8007936:	3b01      	subs	r3, #1
 8007938:	041b      	lsls	r3, r3, #16
 800793a:	431a      	orrs	r2, r3
 800793c:	687b      	ldr	r3, [r7, #4]
 800793e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007940:	061b      	lsls	r3, r3, #24
 8007942:	491b      	ldr	r1, [pc, #108]	; (80079b0 <HAL_RCC_OscConfig+0x470>)
 8007944:	4313      	orrs	r3, r2
 8007946:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8007948:	4b1b      	ldr	r3, [pc, #108]	; (80079b8 <HAL_RCC_OscConfig+0x478>)
 800794a:	2201      	movs	r2, #1
 800794c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800794e:	f7fb fbab 	bl	80030a8 <HAL_GetTick>
 8007952:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007954:	e008      	b.n	8007968 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007956:	f7fb fba7 	bl	80030a8 <HAL_GetTick>
 800795a:	4602      	mov	r2, r0
 800795c:	693b      	ldr	r3, [r7, #16]
 800795e:	1ad3      	subs	r3, r2, r3
 8007960:	2b02      	cmp	r3, #2
 8007962:	d901      	bls.n	8007968 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8007964:	2303      	movs	r3, #3
 8007966:	e05c      	b.n	8007a22 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007968:	4b11      	ldr	r3, [pc, #68]	; (80079b0 <HAL_RCC_OscConfig+0x470>)
 800796a:	681b      	ldr	r3, [r3, #0]
 800796c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007970:	2b00      	cmp	r3, #0
 8007972:	d0f0      	beq.n	8007956 <HAL_RCC_OscConfig+0x416>
 8007974:	e054      	b.n	8007a20 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007976:	4b10      	ldr	r3, [pc, #64]	; (80079b8 <HAL_RCC_OscConfig+0x478>)
 8007978:	2200      	movs	r2, #0
 800797a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800797c:	f7fb fb94 	bl	80030a8 <HAL_GetTick>
 8007980:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007982:	e008      	b.n	8007996 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007984:	f7fb fb90 	bl	80030a8 <HAL_GetTick>
 8007988:	4602      	mov	r2, r0
 800798a:	693b      	ldr	r3, [r7, #16]
 800798c:	1ad3      	subs	r3, r2, r3
 800798e:	2b02      	cmp	r3, #2
 8007990:	d901      	bls.n	8007996 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8007992:	2303      	movs	r3, #3
 8007994:	e045      	b.n	8007a22 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007996:	4b06      	ldr	r3, [pc, #24]	; (80079b0 <HAL_RCC_OscConfig+0x470>)
 8007998:	681b      	ldr	r3, [r3, #0]
 800799a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800799e:	2b00      	cmp	r3, #0
 80079a0:	d1f0      	bne.n	8007984 <HAL_RCC_OscConfig+0x444>
 80079a2:	e03d      	b.n	8007a20 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80079a4:	687b      	ldr	r3, [r7, #4]
 80079a6:	699b      	ldr	r3, [r3, #24]
 80079a8:	2b01      	cmp	r3, #1
 80079aa:	d107      	bne.n	80079bc <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80079ac:	2301      	movs	r3, #1
 80079ae:	e038      	b.n	8007a22 <HAL_RCC_OscConfig+0x4e2>
 80079b0:	40023800 	.word	0x40023800
 80079b4:	40007000 	.word	0x40007000
 80079b8:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80079bc:	4b1b      	ldr	r3, [pc, #108]	; (8007a2c <HAL_RCC_OscConfig+0x4ec>)
 80079be:	685b      	ldr	r3, [r3, #4]
 80079c0:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80079c2:	687b      	ldr	r3, [r7, #4]
 80079c4:	699b      	ldr	r3, [r3, #24]
 80079c6:	2b01      	cmp	r3, #1
 80079c8:	d028      	beq.n	8007a1c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80079ca:	68fb      	ldr	r3, [r7, #12]
 80079cc:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80079d0:	687b      	ldr	r3, [r7, #4]
 80079d2:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80079d4:	429a      	cmp	r2, r3
 80079d6:	d121      	bne.n	8007a1c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80079d8:	68fb      	ldr	r3, [r7, #12]
 80079da:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80079de:	687b      	ldr	r3, [r7, #4]
 80079e0:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80079e2:	429a      	cmp	r2, r3
 80079e4:	d11a      	bne.n	8007a1c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80079e6:	68fa      	ldr	r2, [r7, #12]
 80079e8:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80079ec:	4013      	ands	r3, r2
 80079ee:	687a      	ldr	r2, [r7, #4]
 80079f0:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80079f2:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80079f4:	4293      	cmp	r3, r2
 80079f6:	d111      	bne.n	8007a1c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80079f8:	68fb      	ldr	r3, [r7, #12]
 80079fa:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80079fe:	687b      	ldr	r3, [r7, #4]
 8007a00:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007a02:	085b      	lsrs	r3, r3, #1
 8007a04:	3b01      	subs	r3, #1
 8007a06:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8007a08:	429a      	cmp	r2, r3
 8007a0a:	d107      	bne.n	8007a1c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8007a0c:	68fb      	ldr	r3, [r7, #12]
 8007a0e:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8007a12:	687b      	ldr	r3, [r7, #4]
 8007a14:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007a16:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8007a18:	429a      	cmp	r2, r3
 8007a1a:	d001      	beq.n	8007a20 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8007a1c:	2301      	movs	r3, #1
 8007a1e:	e000      	b.n	8007a22 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8007a20:	2300      	movs	r3, #0
}
 8007a22:	4618      	mov	r0, r3
 8007a24:	3718      	adds	r7, #24
 8007a26:	46bd      	mov	sp, r7
 8007a28:	bd80      	pop	{r7, pc}
 8007a2a:	bf00      	nop
 8007a2c:	40023800 	.word	0x40023800

08007a30 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8007a30:	b580      	push	{r7, lr}
 8007a32:	b084      	sub	sp, #16
 8007a34:	af00      	add	r7, sp, #0
 8007a36:	6078      	str	r0, [r7, #4]
 8007a38:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8007a3a:	687b      	ldr	r3, [r7, #4]
 8007a3c:	2b00      	cmp	r3, #0
 8007a3e:	d101      	bne.n	8007a44 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8007a40:	2301      	movs	r3, #1
 8007a42:	e0cc      	b.n	8007bde <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8007a44:	4b68      	ldr	r3, [pc, #416]	; (8007be8 <HAL_RCC_ClockConfig+0x1b8>)
 8007a46:	681b      	ldr	r3, [r3, #0]
 8007a48:	f003 0307 	and.w	r3, r3, #7
 8007a4c:	683a      	ldr	r2, [r7, #0]
 8007a4e:	429a      	cmp	r2, r3
 8007a50:	d90c      	bls.n	8007a6c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007a52:	4b65      	ldr	r3, [pc, #404]	; (8007be8 <HAL_RCC_ClockConfig+0x1b8>)
 8007a54:	683a      	ldr	r2, [r7, #0]
 8007a56:	b2d2      	uxtb	r2, r2
 8007a58:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8007a5a:	4b63      	ldr	r3, [pc, #396]	; (8007be8 <HAL_RCC_ClockConfig+0x1b8>)
 8007a5c:	681b      	ldr	r3, [r3, #0]
 8007a5e:	f003 0307 	and.w	r3, r3, #7
 8007a62:	683a      	ldr	r2, [r7, #0]
 8007a64:	429a      	cmp	r2, r3
 8007a66:	d001      	beq.n	8007a6c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8007a68:	2301      	movs	r3, #1
 8007a6a:	e0b8      	b.n	8007bde <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007a6c:	687b      	ldr	r3, [r7, #4]
 8007a6e:	681b      	ldr	r3, [r3, #0]
 8007a70:	f003 0302 	and.w	r3, r3, #2
 8007a74:	2b00      	cmp	r3, #0
 8007a76:	d020      	beq.n	8007aba <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007a78:	687b      	ldr	r3, [r7, #4]
 8007a7a:	681b      	ldr	r3, [r3, #0]
 8007a7c:	f003 0304 	and.w	r3, r3, #4
 8007a80:	2b00      	cmp	r3, #0
 8007a82:	d005      	beq.n	8007a90 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8007a84:	4b59      	ldr	r3, [pc, #356]	; (8007bec <HAL_RCC_ClockConfig+0x1bc>)
 8007a86:	689b      	ldr	r3, [r3, #8]
 8007a88:	4a58      	ldr	r2, [pc, #352]	; (8007bec <HAL_RCC_ClockConfig+0x1bc>)
 8007a8a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8007a8e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007a90:	687b      	ldr	r3, [r7, #4]
 8007a92:	681b      	ldr	r3, [r3, #0]
 8007a94:	f003 0308 	and.w	r3, r3, #8
 8007a98:	2b00      	cmp	r3, #0
 8007a9a:	d005      	beq.n	8007aa8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8007a9c:	4b53      	ldr	r3, [pc, #332]	; (8007bec <HAL_RCC_ClockConfig+0x1bc>)
 8007a9e:	689b      	ldr	r3, [r3, #8]
 8007aa0:	4a52      	ldr	r2, [pc, #328]	; (8007bec <HAL_RCC_ClockConfig+0x1bc>)
 8007aa2:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8007aa6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007aa8:	4b50      	ldr	r3, [pc, #320]	; (8007bec <HAL_RCC_ClockConfig+0x1bc>)
 8007aaa:	689b      	ldr	r3, [r3, #8]
 8007aac:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8007ab0:	687b      	ldr	r3, [r7, #4]
 8007ab2:	689b      	ldr	r3, [r3, #8]
 8007ab4:	494d      	ldr	r1, [pc, #308]	; (8007bec <HAL_RCC_ClockConfig+0x1bc>)
 8007ab6:	4313      	orrs	r3, r2
 8007ab8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8007aba:	687b      	ldr	r3, [r7, #4]
 8007abc:	681b      	ldr	r3, [r3, #0]
 8007abe:	f003 0301 	and.w	r3, r3, #1
 8007ac2:	2b00      	cmp	r3, #0
 8007ac4:	d044      	beq.n	8007b50 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007ac6:	687b      	ldr	r3, [r7, #4]
 8007ac8:	685b      	ldr	r3, [r3, #4]
 8007aca:	2b01      	cmp	r3, #1
 8007acc:	d107      	bne.n	8007ade <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007ace:	4b47      	ldr	r3, [pc, #284]	; (8007bec <HAL_RCC_ClockConfig+0x1bc>)
 8007ad0:	681b      	ldr	r3, [r3, #0]
 8007ad2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007ad6:	2b00      	cmp	r3, #0
 8007ad8:	d119      	bne.n	8007b0e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007ada:	2301      	movs	r3, #1
 8007adc:	e07f      	b.n	8007bde <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8007ade:	687b      	ldr	r3, [r7, #4]
 8007ae0:	685b      	ldr	r3, [r3, #4]
 8007ae2:	2b02      	cmp	r3, #2
 8007ae4:	d003      	beq.n	8007aee <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8007ae6:	687b      	ldr	r3, [r7, #4]
 8007ae8:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8007aea:	2b03      	cmp	r3, #3
 8007aec:	d107      	bne.n	8007afe <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007aee:	4b3f      	ldr	r3, [pc, #252]	; (8007bec <HAL_RCC_ClockConfig+0x1bc>)
 8007af0:	681b      	ldr	r3, [r3, #0]
 8007af2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007af6:	2b00      	cmp	r3, #0
 8007af8:	d109      	bne.n	8007b0e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007afa:	2301      	movs	r3, #1
 8007afc:	e06f      	b.n	8007bde <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007afe:	4b3b      	ldr	r3, [pc, #236]	; (8007bec <HAL_RCC_ClockConfig+0x1bc>)
 8007b00:	681b      	ldr	r3, [r3, #0]
 8007b02:	f003 0302 	and.w	r3, r3, #2
 8007b06:	2b00      	cmp	r3, #0
 8007b08:	d101      	bne.n	8007b0e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007b0a:	2301      	movs	r3, #1
 8007b0c:	e067      	b.n	8007bde <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8007b0e:	4b37      	ldr	r3, [pc, #220]	; (8007bec <HAL_RCC_ClockConfig+0x1bc>)
 8007b10:	689b      	ldr	r3, [r3, #8]
 8007b12:	f023 0203 	bic.w	r2, r3, #3
 8007b16:	687b      	ldr	r3, [r7, #4]
 8007b18:	685b      	ldr	r3, [r3, #4]
 8007b1a:	4934      	ldr	r1, [pc, #208]	; (8007bec <HAL_RCC_ClockConfig+0x1bc>)
 8007b1c:	4313      	orrs	r3, r2
 8007b1e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8007b20:	f7fb fac2 	bl	80030a8 <HAL_GetTick>
 8007b24:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007b26:	e00a      	b.n	8007b3e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007b28:	f7fb fabe 	bl	80030a8 <HAL_GetTick>
 8007b2c:	4602      	mov	r2, r0
 8007b2e:	68fb      	ldr	r3, [r7, #12]
 8007b30:	1ad3      	subs	r3, r2, r3
 8007b32:	f241 3288 	movw	r2, #5000	; 0x1388
 8007b36:	4293      	cmp	r3, r2
 8007b38:	d901      	bls.n	8007b3e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8007b3a:	2303      	movs	r3, #3
 8007b3c:	e04f      	b.n	8007bde <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007b3e:	4b2b      	ldr	r3, [pc, #172]	; (8007bec <HAL_RCC_ClockConfig+0x1bc>)
 8007b40:	689b      	ldr	r3, [r3, #8]
 8007b42:	f003 020c 	and.w	r2, r3, #12
 8007b46:	687b      	ldr	r3, [r7, #4]
 8007b48:	685b      	ldr	r3, [r3, #4]
 8007b4a:	009b      	lsls	r3, r3, #2
 8007b4c:	429a      	cmp	r2, r3
 8007b4e:	d1eb      	bne.n	8007b28 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8007b50:	4b25      	ldr	r3, [pc, #148]	; (8007be8 <HAL_RCC_ClockConfig+0x1b8>)
 8007b52:	681b      	ldr	r3, [r3, #0]
 8007b54:	f003 0307 	and.w	r3, r3, #7
 8007b58:	683a      	ldr	r2, [r7, #0]
 8007b5a:	429a      	cmp	r2, r3
 8007b5c:	d20c      	bcs.n	8007b78 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007b5e:	4b22      	ldr	r3, [pc, #136]	; (8007be8 <HAL_RCC_ClockConfig+0x1b8>)
 8007b60:	683a      	ldr	r2, [r7, #0]
 8007b62:	b2d2      	uxtb	r2, r2
 8007b64:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8007b66:	4b20      	ldr	r3, [pc, #128]	; (8007be8 <HAL_RCC_ClockConfig+0x1b8>)
 8007b68:	681b      	ldr	r3, [r3, #0]
 8007b6a:	f003 0307 	and.w	r3, r3, #7
 8007b6e:	683a      	ldr	r2, [r7, #0]
 8007b70:	429a      	cmp	r2, r3
 8007b72:	d001      	beq.n	8007b78 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8007b74:	2301      	movs	r3, #1
 8007b76:	e032      	b.n	8007bde <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007b78:	687b      	ldr	r3, [r7, #4]
 8007b7a:	681b      	ldr	r3, [r3, #0]
 8007b7c:	f003 0304 	and.w	r3, r3, #4
 8007b80:	2b00      	cmp	r3, #0
 8007b82:	d008      	beq.n	8007b96 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8007b84:	4b19      	ldr	r3, [pc, #100]	; (8007bec <HAL_RCC_ClockConfig+0x1bc>)
 8007b86:	689b      	ldr	r3, [r3, #8]
 8007b88:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8007b8c:	687b      	ldr	r3, [r7, #4]
 8007b8e:	68db      	ldr	r3, [r3, #12]
 8007b90:	4916      	ldr	r1, [pc, #88]	; (8007bec <HAL_RCC_ClockConfig+0x1bc>)
 8007b92:	4313      	orrs	r3, r2
 8007b94:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007b96:	687b      	ldr	r3, [r7, #4]
 8007b98:	681b      	ldr	r3, [r3, #0]
 8007b9a:	f003 0308 	and.w	r3, r3, #8
 8007b9e:	2b00      	cmp	r3, #0
 8007ba0:	d009      	beq.n	8007bb6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8007ba2:	4b12      	ldr	r3, [pc, #72]	; (8007bec <HAL_RCC_ClockConfig+0x1bc>)
 8007ba4:	689b      	ldr	r3, [r3, #8]
 8007ba6:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8007baa:	687b      	ldr	r3, [r7, #4]
 8007bac:	691b      	ldr	r3, [r3, #16]
 8007bae:	00db      	lsls	r3, r3, #3
 8007bb0:	490e      	ldr	r1, [pc, #56]	; (8007bec <HAL_RCC_ClockConfig+0x1bc>)
 8007bb2:	4313      	orrs	r3, r2
 8007bb4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8007bb6:	f000 f821 	bl	8007bfc <HAL_RCC_GetSysClockFreq>
 8007bba:	4602      	mov	r2, r0
 8007bbc:	4b0b      	ldr	r3, [pc, #44]	; (8007bec <HAL_RCC_ClockConfig+0x1bc>)
 8007bbe:	689b      	ldr	r3, [r3, #8]
 8007bc0:	091b      	lsrs	r3, r3, #4
 8007bc2:	f003 030f 	and.w	r3, r3, #15
 8007bc6:	490a      	ldr	r1, [pc, #40]	; (8007bf0 <HAL_RCC_ClockConfig+0x1c0>)
 8007bc8:	5ccb      	ldrb	r3, [r1, r3]
 8007bca:	fa22 f303 	lsr.w	r3, r2, r3
 8007bce:	4a09      	ldr	r2, [pc, #36]	; (8007bf4 <HAL_RCC_ClockConfig+0x1c4>)
 8007bd0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8007bd2:	4b09      	ldr	r3, [pc, #36]	; (8007bf8 <HAL_RCC_ClockConfig+0x1c8>)
 8007bd4:	681b      	ldr	r3, [r3, #0]
 8007bd6:	4618      	mov	r0, r3
 8007bd8:	f7fb fa22 	bl	8003020 <HAL_InitTick>

  return HAL_OK;
 8007bdc:	2300      	movs	r3, #0
}
 8007bde:	4618      	mov	r0, r3
 8007be0:	3710      	adds	r7, #16
 8007be2:	46bd      	mov	sp, r7
 8007be4:	bd80      	pop	{r7, pc}
 8007be6:	bf00      	nop
 8007be8:	40023c00 	.word	0x40023c00
 8007bec:	40023800 	.word	0x40023800
 8007bf0:	0800e7b8 	.word	0x0800e7b8
 8007bf4:	20000004 	.word	0x20000004
 8007bf8:	20000040 	.word	0x20000040

08007bfc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007bfc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007c00:	b094      	sub	sp, #80	; 0x50
 8007c02:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8007c04:	2300      	movs	r3, #0
 8007c06:	647b      	str	r3, [r7, #68]	; 0x44
 8007c08:	2300      	movs	r3, #0
 8007c0a:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007c0c:	2300      	movs	r3, #0
 8007c0e:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8007c10:	2300      	movs	r3, #0
 8007c12:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8007c14:	4b79      	ldr	r3, [pc, #484]	; (8007dfc <HAL_RCC_GetSysClockFreq+0x200>)
 8007c16:	689b      	ldr	r3, [r3, #8]
 8007c18:	f003 030c 	and.w	r3, r3, #12
 8007c1c:	2b08      	cmp	r3, #8
 8007c1e:	d00d      	beq.n	8007c3c <HAL_RCC_GetSysClockFreq+0x40>
 8007c20:	2b08      	cmp	r3, #8
 8007c22:	f200 80e1 	bhi.w	8007de8 <HAL_RCC_GetSysClockFreq+0x1ec>
 8007c26:	2b00      	cmp	r3, #0
 8007c28:	d002      	beq.n	8007c30 <HAL_RCC_GetSysClockFreq+0x34>
 8007c2a:	2b04      	cmp	r3, #4
 8007c2c:	d003      	beq.n	8007c36 <HAL_RCC_GetSysClockFreq+0x3a>
 8007c2e:	e0db      	b.n	8007de8 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8007c30:	4b73      	ldr	r3, [pc, #460]	; (8007e00 <HAL_RCC_GetSysClockFreq+0x204>)
 8007c32:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8007c34:	e0db      	b.n	8007dee <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8007c36:	4b73      	ldr	r3, [pc, #460]	; (8007e04 <HAL_RCC_GetSysClockFreq+0x208>)
 8007c38:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8007c3a:	e0d8      	b.n	8007dee <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8007c3c:	4b6f      	ldr	r3, [pc, #444]	; (8007dfc <HAL_RCC_GetSysClockFreq+0x200>)
 8007c3e:	685b      	ldr	r3, [r3, #4]
 8007c40:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8007c44:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8007c46:	4b6d      	ldr	r3, [pc, #436]	; (8007dfc <HAL_RCC_GetSysClockFreq+0x200>)
 8007c48:	685b      	ldr	r3, [r3, #4]
 8007c4a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007c4e:	2b00      	cmp	r3, #0
 8007c50:	d063      	beq.n	8007d1a <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007c52:	4b6a      	ldr	r3, [pc, #424]	; (8007dfc <HAL_RCC_GetSysClockFreq+0x200>)
 8007c54:	685b      	ldr	r3, [r3, #4]
 8007c56:	099b      	lsrs	r3, r3, #6
 8007c58:	2200      	movs	r2, #0
 8007c5a:	63bb      	str	r3, [r7, #56]	; 0x38
 8007c5c:	63fa      	str	r2, [r7, #60]	; 0x3c
 8007c5e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007c60:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007c64:	633b      	str	r3, [r7, #48]	; 0x30
 8007c66:	2300      	movs	r3, #0
 8007c68:	637b      	str	r3, [r7, #52]	; 0x34
 8007c6a:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8007c6e:	4622      	mov	r2, r4
 8007c70:	462b      	mov	r3, r5
 8007c72:	f04f 0000 	mov.w	r0, #0
 8007c76:	f04f 0100 	mov.w	r1, #0
 8007c7a:	0159      	lsls	r1, r3, #5
 8007c7c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8007c80:	0150      	lsls	r0, r2, #5
 8007c82:	4602      	mov	r2, r0
 8007c84:	460b      	mov	r3, r1
 8007c86:	4621      	mov	r1, r4
 8007c88:	1a51      	subs	r1, r2, r1
 8007c8a:	6139      	str	r1, [r7, #16]
 8007c8c:	4629      	mov	r1, r5
 8007c8e:	eb63 0301 	sbc.w	r3, r3, r1
 8007c92:	617b      	str	r3, [r7, #20]
 8007c94:	f04f 0200 	mov.w	r2, #0
 8007c98:	f04f 0300 	mov.w	r3, #0
 8007c9c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8007ca0:	4659      	mov	r1, fp
 8007ca2:	018b      	lsls	r3, r1, #6
 8007ca4:	4651      	mov	r1, sl
 8007ca6:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8007caa:	4651      	mov	r1, sl
 8007cac:	018a      	lsls	r2, r1, #6
 8007cae:	4651      	mov	r1, sl
 8007cb0:	ebb2 0801 	subs.w	r8, r2, r1
 8007cb4:	4659      	mov	r1, fp
 8007cb6:	eb63 0901 	sbc.w	r9, r3, r1
 8007cba:	f04f 0200 	mov.w	r2, #0
 8007cbe:	f04f 0300 	mov.w	r3, #0
 8007cc2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8007cc6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8007cca:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8007cce:	4690      	mov	r8, r2
 8007cd0:	4699      	mov	r9, r3
 8007cd2:	4623      	mov	r3, r4
 8007cd4:	eb18 0303 	adds.w	r3, r8, r3
 8007cd8:	60bb      	str	r3, [r7, #8]
 8007cda:	462b      	mov	r3, r5
 8007cdc:	eb49 0303 	adc.w	r3, r9, r3
 8007ce0:	60fb      	str	r3, [r7, #12]
 8007ce2:	f04f 0200 	mov.w	r2, #0
 8007ce6:	f04f 0300 	mov.w	r3, #0
 8007cea:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8007cee:	4629      	mov	r1, r5
 8007cf0:	024b      	lsls	r3, r1, #9
 8007cf2:	4621      	mov	r1, r4
 8007cf4:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8007cf8:	4621      	mov	r1, r4
 8007cfa:	024a      	lsls	r2, r1, #9
 8007cfc:	4610      	mov	r0, r2
 8007cfe:	4619      	mov	r1, r3
 8007d00:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007d02:	2200      	movs	r2, #0
 8007d04:	62bb      	str	r3, [r7, #40]	; 0x28
 8007d06:	62fa      	str	r2, [r7, #44]	; 0x2c
 8007d08:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8007d0c:	f7f8 ff94 	bl	8000c38 <__aeabi_uldivmod>
 8007d10:	4602      	mov	r2, r0
 8007d12:	460b      	mov	r3, r1
 8007d14:	4613      	mov	r3, r2
 8007d16:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007d18:	e058      	b.n	8007dcc <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007d1a:	4b38      	ldr	r3, [pc, #224]	; (8007dfc <HAL_RCC_GetSysClockFreq+0x200>)
 8007d1c:	685b      	ldr	r3, [r3, #4]
 8007d1e:	099b      	lsrs	r3, r3, #6
 8007d20:	2200      	movs	r2, #0
 8007d22:	4618      	mov	r0, r3
 8007d24:	4611      	mov	r1, r2
 8007d26:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8007d2a:	623b      	str	r3, [r7, #32]
 8007d2c:	2300      	movs	r3, #0
 8007d2e:	627b      	str	r3, [r7, #36]	; 0x24
 8007d30:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8007d34:	4642      	mov	r2, r8
 8007d36:	464b      	mov	r3, r9
 8007d38:	f04f 0000 	mov.w	r0, #0
 8007d3c:	f04f 0100 	mov.w	r1, #0
 8007d40:	0159      	lsls	r1, r3, #5
 8007d42:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8007d46:	0150      	lsls	r0, r2, #5
 8007d48:	4602      	mov	r2, r0
 8007d4a:	460b      	mov	r3, r1
 8007d4c:	4641      	mov	r1, r8
 8007d4e:	ebb2 0a01 	subs.w	sl, r2, r1
 8007d52:	4649      	mov	r1, r9
 8007d54:	eb63 0b01 	sbc.w	fp, r3, r1
 8007d58:	f04f 0200 	mov.w	r2, #0
 8007d5c:	f04f 0300 	mov.w	r3, #0
 8007d60:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8007d64:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8007d68:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8007d6c:	ebb2 040a 	subs.w	r4, r2, sl
 8007d70:	eb63 050b 	sbc.w	r5, r3, fp
 8007d74:	f04f 0200 	mov.w	r2, #0
 8007d78:	f04f 0300 	mov.w	r3, #0
 8007d7c:	00eb      	lsls	r3, r5, #3
 8007d7e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8007d82:	00e2      	lsls	r2, r4, #3
 8007d84:	4614      	mov	r4, r2
 8007d86:	461d      	mov	r5, r3
 8007d88:	4643      	mov	r3, r8
 8007d8a:	18e3      	adds	r3, r4, r3
 8007d8c:	603b      	str	r3, [r7, #0]
 8007d8e:	464b      	mov	r3, r9
 8007d90:	eb45 0303 	adc.w	r3, r5, r3
 8007d94:	607b      	str	r3, [r7, #4]
 8007d96:	f04f 0200 	mov.w	r2, #0
 8007d9a:	f04f 0300 	mov.w	r3, #0
 8007d9e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8007da2:	4629      	mov	r1, r5
 8007da4:	028b      	lsls	r3, r1, #10
 8007da6:	4621      	mov	r1, r4
 8007da8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8007dac:	4621      	mov	r1, r4
 8007dae:	028a      	lsls	r2, r1, #10
 8007db0:	4610      	mov	r0, r2
 8007db2:	4619      	mov	r1, r3
 8007db4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007db6:	2200      	movs	r2, #0
 8007db8:	61bb      	str	r3, [r7, #24]
 8007dba:	61fa      	str	r2, [r7, #28]
 8007dbc:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8007dc0:	f7f8 ff3a 	bl	8000c38 <__aeabi_uldivmod>
 8007dc4:	4602      	mov	r2, r0
 8007dc6:	460b      	mov	r3, r1
 8007dc8:	4613      	mov	r3, r2
 8007dca:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8007dcc:	4b0b      	ldr	r3, [pc, #44]	; (8007dfc <HAL_RCC_GetSysClockFreq+0x200>)
 8007dce:	685b      	ldr	r3, [r3, #4]
 8007dd0:	0c1b      	lsrs	r3, r3, #16
 8007dd2:	f003 0303 	and.w	r3, r3, #3
 8007dd6:	3301      	adds	r3, #1
 8007dd8:	005b      	lsls	r3, r3, #1
 8007dda:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8007ddc:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8007dde:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007de0:	fbb2 f3f3 	udiv	r3, r2, r3
 8007de4:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8007de6:	e002      	b.n	8007dee <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8007de8:	4b05      	ldr	r3, [pc, #20]	; (8007e00 <HAL_RCC_GetSysClockFreq+0x204>)
 8007dea:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8007dec:	bf00      	nop
    }
  }
  return sysclockfreq;
 8007dee:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8007df0:	4618      	mov	r0, r3
 8007df2:	3750      	adds	r7, #80	; 0x50
 8007df4:	46bd      	mov	sp, r7
 8007df6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007dfa:	bf00      	nop
 8007dfc:	40023800 	.word	0x40023800
 8007e00:	00f42400 	.word	0x00f42400
 8007e04:	007a1200 	.word	0x007a1200

08007e08 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007e08:	b480      	push	{r7}
 8007e0a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8007e0c:	4b03      	ldr	r3, [pc, #12]	; (8007e1c <HAL_RCC_GetHCLKFreq+0x14>)
 8007e0e:	681b      	ldr	r3, [r3, #0]
}
 8007e10:	4618      	mov	r0, r3
 8007e12:	46bd      	mov	sp, r7
 8007e14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e18:	4770      	bx	lr
 8007e1a:	bf00      	nop
 8007e1c:	20000004 	.word	0x20000004

08007e20 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007e20:	b580      	push	{r7, lr}
 8007e22:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8007e24:	f7ff fff0 	bl	8007e08 <HAL_RCC_GetHCLKFreq>
 8007e28:	4602      	mov	r2, r0
 8007e2a:	4b05      	ldr	r3, [pc, #20]	; (8007e40 <HAL_RCC_GetPCLK1Freq+0x20>)
 8007e2c:	689b      	ldr	r3, [r3, #8]
 8007e2e:	0a9b      	lsrs	r3, r3, #10
 8007e30:	f003 0307 	and.w	r3, r3, #7
 8007e34:	4903      	ldr	r1, [pc, #12]	; (8007e44 <HAL_RCC_GetPCLK1Freq+0x24>)
 8007e36:	5ccb      	ldrb	r3, [r1, r3]
 8007e38:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007e3c:	4618      	mov	r0, r3
 8007e3e:	bd80      	pop	{r7, pc}
 8007e40:	40023800 	.word	0x40023800
 8007e44:	0800e7c8 	.word	0x0800e7c8

08007e48 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8007e48:	b580      	push	{r7, lr}
 8007e4a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8007e4c:	f7ff ffdc 	bl	8007e08 <HAL_RCC_GetHCLKFreq>
 8007e50:	4602      	mov	r2, r0
 8007e52:	4b05      	ldr	r3, [pc, #20]	; (8007e68 <HAL_RCC_GetPCLK2Freq+0x20>)
 8007e54:	689b      	ldr	r3, [r3, #8]
 8007e56:	0b5b      	lsrs	r3, r3, #13
 8007e58:	f003 0307 	and.w	r3, r3, #7
 8007e5c:	4903      	ldr	r1, [pc, #12]	; (8007e6c <HAL_RCC_GetPCLK2Freq+0x24>)
 8007e5e:	5ccb      	ldrb	r3, [r1, r3]
 8007e60:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007e64:	4618      	mov	r0, r3
 8007e66:	bd80      	pop	{r7, pc}
 8007e68:	40023800 	.word	0x40023800
 8007e6c:	0800e7c8 	.word	0x0800e7c8

08007e70 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8007e70:	b580      	push	{r7, lr}
 8007e72:	b086      	sub	sp, #24
 8007e74:	af00      	add	r7, sp, #0
 8007e76:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8007e78:	2300      	movs	r3, #0
 8007e7a:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8007e7c:	2300      	movs	r3, #0
 8007e7e:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8007e80:	687b      	ldr	r3, [r7, #4]
 8007e82:	681b      	ldr	r3, [r3, #0]
 8007e84:	f003 0301 	and.w	r3, r3, #1
 8007e88:	2b00      	cmp	r3, #0
 8007e8a:	d105      	bne.n	8007e98 <HAL_RCCEx_PeriphCLKConfig+0x28>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8007e8c:	687b      	ldr	r3, [r7, #4]
 8007e8e:	681b      	ldr	r3, [r3, #0]
 8007e90:	f003 0304 	and.w	r3, r3, #4
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8007e94:	2b00      	cmp	r3, #0
 8007e96:	d035      	beq.n	8007f04 <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8007e98:	4b62      	ldr	r3, [pc, #392]	; (8008024 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8007e9a:	2200      	movs	r2, #0
 8007e9c:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8007e9e:	f7fb f903 	bl	80030a8 <HAL_GetTick>
 8007ea2:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8007ea4:	e008      	b.n	8007eb8 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8007ea6:	f7fb f8ff 	bl	80030a8 <HAL_GetTick>
 8007eaa:	4602      	mov	r2, r0
 8007eac:	697b      	ldr	r3, [r7, #20]
 8007eae:	1ad3      	subs	r3, r2, r3
 8007eb0:	2b02      	cmp	r3, #2
 8007eb2:	d901      	bls.n	8007eb8 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8007eb4:	2303      	movs	r3, #3
 8007eb6:	e0b0      	b.n	800801a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8007eb8:	4b5b      	ldr	r3, [pc, #364]	; (8008028 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8007eba:	681b      	ldr	r3, [r3, #0]
 8007ebc:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8007ec0:	2b00      	cmp	r3, #0
 8007ec2:	d1f0      	bne.n	8007ea6 <HAL_RCCEx_PeriphCLKConfig+0x36>
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 8007ec4:	687b      	ldr	r3, [r7, #4]
 8007ec6:	685b      	ldr	r3, [r3, #4]
 8007ec8:	019a      	lsls	r2, r3, #6
 8007eca:	687b      	ldr	r3, [r7, #4]
 8007ecc:	689b      	ldr	r3, [r3, #8]
 8007ece:	071b      	lsls	r3, r3, #28
 8007ed0:	4955      	ldr	r1, [pc, #340]	; (8008028 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8007ed2:	4313      	orrs	r3, r2
 8007ed4:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8007ed8:	4b52      	ldr	r3, [pc, #328]	; (8008024 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8007eda:	2201      	movs	r2, #1
 8007edc:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8007ede:	f7fb f8e3 	bl	80030a8 <HAL_GetTick>
 8007ee2:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8007ee4:	e008      	b.n	8007ef8 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8007ee6:	f7fb f8df 	bl	80030a8 <HAL_GetTick>
 8007eea:	4602      	mov	r2, r0
 8007eec:	697b      	ldr	r3, [r7, #20]
 8007eee:	1ad3      	subs	r3, r2, r3
 8007ef0:	2b02      	cmp	r3, #2
 8007ef2:	d901      	bls.n	8007ef8 <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8007ef4:	2303      	movs	r3, #3
 8007ef6:	e090      	b.n	800801a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8007ef8:	4b4b      	ldr	r3, [pc, #300]	; (8008028 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8007efa:	681b      	ldr	r3, [r3, #0]
 8007efc:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8007f00:	2b00      	cmp	r3, #0
 8007f02:	d0f0      	beq.n	8007ee6 <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8007f04:	687b      	ldr	r3, [r7, #4]
 8007f06:	681b      	ldr	r3, [r3, #0]
 8007f08:	f003 0302 	and.w	r3, r3, #2
 8007f0c:	2b00      	cmp	r3, #0
 8007f0e:	f000 8083 	beq.w	8008018 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8007f12:	2300      	movs	r3, #0
 8007f14:	60fb      	str	r3, [r7, #12]
 8007f16:	4b44      	ldr	r3, [pc, #272]	; (8008028 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8007f18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007f1a:	4a43      	ldr	r2, [pc, #268]	; (8008028 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8007f1c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007f20:	6413      	str	r3, [r2, #64]	; 0x40
 8007f22:	4b41      	ldr	r3, [pc, #260]	; (8008028 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8007f24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007f26:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007f2a:	60fb      	str	r3, [r7, #12]
 8007f2c:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8007f2e:	4b3f      	ldr	r3, [pc, #252]	; (800802c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8007f30:	681b      	ldr	r3, [r3, #0]
 8007f32:	4a3e      	ldr	r2, [pc, #248]	; (800802c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8007f34:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007f38:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8007f3a:	f7fb f8b5 	bl	80030a8 <HAL_GetTick>
 8007f3e:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8007f40:	e008      	b.n	8007f54 <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8007f42:	f7fb f8b1 	bl	80030a8 <HAL_GetTick>
 8007f46:	4602      	mov	r2, r0
 8007f48:	697b      	ldr	r3, [r7, #20]
 8007f4a:	1ad3      	subs	r3, r2, r3
 8007f4c:	2b02      	cmp	r3, #2
 8007f4e:	d901      	bls.n	8007f54 <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 8007f50:	2303      	movs	r3, #3
 8007f52:	e062      	b.n	800801a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8007f54:	4b35      	ldr	r3, [pc, #212]	; (800802c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8007f56:	681b      	ldr	r3, [r3, #0]
 8007f58:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007f5c:	2b00      	cmp	r3, #0
 8007f5e:	d0f0      	beq.n	8007f42 <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8007f60:	4b31      	ldr	r3, [pc, #196]	; (8008028 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8007f62:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007f64:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007f68:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8007f6a:	693b      	ldr	r3, [r7, #16]
 8007f6c:	2b00      	cmp	r3, #0
 8007f6e:	d02f      	beq.n	8007fd0 <HAL_RCCEx_PeriphCLKConfig+0x160>
 8007f70:	687b      	ldr	r3, [r7, #4]
 8007f72:	68db      	ldr	r3, [r3, #12]
 8007f74:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007f78:	693a      	ldr	r2, [r7, #16]
 8007f7a:	429a      	cmp	r2, r3
 8007f7c:	d028      	beq.n	8007fd0 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8007f7e:	4b2a      	ldr	r3, [pc, #168]	; (8008028 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8007f80:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007f82:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007f86:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8007f88:	4b29      	ldr	r3, [pc, #164]	; (8008030 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8007f8a:	2201      	movs	r2, #1
 8007f8c:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8007f8e:	4b28      	ldr	r3, [pc, #160]	; (8008030 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8007f90:	2200      	movs	r2, #0
 8007f92:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8007f94:	4a24      	ldr	r2, [pc, #144]	; (8008028 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8007f96:	693b      	ldr	r3, [r7, #16]
 8007f98:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8007f9a:	4b23      	ldr	r3, [pc, #140]	; (8008028 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8007f9c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007f9e:	f003 0301 	and.w	r3, r3, #1
 8007fa2:	2b01      	cmp	r3, #1
 8007fa4:	d114      	bne.n	8007fd0 <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8007fa6:	f7fb f87f 	bl	80030a8 <HAL_GetTick>
 8007faa:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007fac:	e00a      	b.n	8007fc4 <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8007fae:	f7fb f87b 	bl	80030a8 <HAL_GetTick>
 8007fb2:	4602      	mov	r2, r0
 8007fb4:	697b      	ldr	r3, [r7, #20]
 8007fb6:	1ad3      	subs	r3, r2, r3
 8007fb8:	f241 3288 	movw	r2, #5000	; 0x1388
 8007fbc:	4293      	cmp	r3, r2
 8007fbe:	d901      	bls.n	8007fc4 <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 8007fc0:	2303      	movs	r3, #3
 8007fc2:	e02a      	b.n	800801a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007fc4:	4b18      	ldr	r3, [pc, #96]	; (8008028 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8007fc6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007fc8:	f003 0302 	and.w	r3, r3, #2
 8007fcc:	2b00      	cmp	r3, #0
 8007fce:	d0ee      	beq.n	8007fae <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8007fd0:	687b      	ldr	r3, [r7, #4]
 8007fd2:	68db      	ldr	r3, [r3, #12]
 8007fd4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007fd8:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8007fdc:	d10d      	bne.n	8007ffa <HAL_RCCEx_PeriphCLKConfig+0x18a>
 8007fde:	4b12      	ldr	r3, [pc, #72]	; (8008028 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8007fe0:	689b      	ldr	r3, [r3, #8]
 8007fe2:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8007fe6:	687b      	ldr	r3, [r7, #4]
 8007fe8:	68db      	ldr	r3, [r3, #12]
 8007fea:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8007fee:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007ff2:	490d      	ldr	r1, [pc, #52]	; (8008028 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8007ff4:	4313      	orrs	r3, r2
 8007ff6:	608b      	str	r3, [r1, #8]
 8007ff8:	e005      	b.n	8008006 <HAL_RCCEx_PeriphCLKConfig+0x196>
 8007ffa:	4b0b      	ldr	r3, [pc, #44]	; (8008028 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8007ffc:	689b      	ldr	r3, [r3, #8]
 8007ffe:	4a0a      	ldr	r2, [pc, #40]	; (8008028 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8008000:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8008004:	6093      	str	r3, [r2, #8]
 8008006:	4b08      	ldr	r3, [pc, #32]	; (8008028 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8008008:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800800a:	687b      	ldr	r3, [r7, #4]
 800800c:	68db      	ldr	r3, [r3, #12]
 800800e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8008012:	4905      	ldr	r1, [pc, #20]	; (8008028 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8008014:	4313      	orrs	r3, r2
 8008016:	670b      	str	r3, [r1, #112]	; 0x70
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 8008018:	2300      	movs	r3, #0
}
 800801a:	4618      	mov	r0, r3
 800801c:	3718      	adds	r7, #24
 800801e:	46bd      	mov	sp, r7
 8008020:	bd80      	pop	{r7, pc}
 8008022:	bf00      	nop
 8008024:	42470068 	.word	0x42470068
 8008028:	40023800 	.word	0x40023800
 800802c:	40007000 	.word	0x40007000
 8008030:	42470e40 	.word	0x42470e40

08008034 <HAL_RCCEx_GetPeriphCLKConfig>:
  * @param  PeriphClkInit pointer to an RCC_PeriphCLKInitTypeDef structure that
  * will be configured.
  * @retval None
  */
void HAL_RCCEx_GetPeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8008034:	b480      	push	{r7}
 8008036:	b085      	sub	sp, #20
 8008038:	af00      	add	r7, sp, #0
 800803a:	6078      	str	r0, [r7, #4]
  uint32_t tempreg;

  /* Set all possible values for the extended clock type parameter------------*/
  PeriphClkInit->PeriphClockSelection = RCC_PERIPHCLK_I2S | RCC_PERIPHCLK_RTC;
 800803c:	687b      	ldr	r3, [r7, #4]
 800803e:	2203      	movs	r2, #3
 8008040:	601a      	str	r2, [r3, #0]

  /* Get the PLLI2S Clock configuration --------------------------------------*/
  PeriphClkInit->PLLI2S.PLLI2SN = (uint32_t)((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> RCC_PLLI2SCFGR_PLLI2SN_Pos);
 8008042:	4b11      	ldr	r3, [pc, #68]	; (8008088 <HAL_RCCEx_GetPeriphCLKConfig+0x54>)
 8008044:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8008048:	099b      	lsrs	r3, r3, #6
 800804a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800804e:	687b      	ldr	r3, [r7, #4]
 8008050:	605a      	str	r2, [r3, #4]
  PeriphClkInit->PLLI2S.PLLI2SR = (uint32_t)((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8008052:	4b0d      	ldr	r3, [pc, #52]	; (8008088 <HAL_RCCEx_GetPeriphCLKConfig+0x54>)
 8008054:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8008058:	0f1b      	lsrs	r3, r3, #28
 800805a:	f003 0207 	and.w	r2, r3, #7
 800805e:	687b      	ldr	r3, [r7, #4]
 8008060:	609a      	str	r2, [r3, #8]
#if defined(STM32F411xE)
  PeriphClkInit->PLLI2S.PLLI2SM = (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM);
#endif /* STM32F411xE */
  /* Get the RTC Clock configuration -----------------------------------------*/
  tempreg = (RCC->CFGR & RCC_CFGR_RTCPRE);
 8008062:	4b09      	ldr	r3, [pc, #36]	; (8008088 <HAL_RCCEx_GetPeriphCLKConfig+0x54>)
 8008064:	689b      	ldr	r3, [r3, #8]
 8008066:	f403 13f8 	and.w	r3, r3, #2031616	; 0x1f0000
 800806a:	60fb      	str	r3, [r7, #12]
  PeriphClkInit->RTCClockSelection = (uint32_t)((tempreg) | (RCC->BDCR & RCC_BDCR_RTCSEL));
 800806c:	4b06      	ldr	r3, [pc, #24]	; (8008088 <HAL_RCCEx_GetPeriphCLKConfig+0x54>)
 800806e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008070:	f403 7240 	and.w	r2, r3, #768	; 0x300
 8008074:	68fb      	ldr	r3, [r7, #12]
 8008076:	431a      	orrs	r2, r3
 8008078:	687b      	ldr	r3, [r7, #4]
 800807a:	60da      	str	r2, [r3, #12]
  else
  {
    PeriphClkInit->TIMPresSelection = RCC_TIMPRES_ACTIVATED;
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
}
 800807c:	bf00      	nop
 800807e:	3714      	adds	r7, #20
 8008080:	46bd      	mov	sp, r7
 8008082:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008086:	4770      	bx	lr
 8008088:	40023800 	.word	0x40023800

0800808c <HAL_RCCEx_GetPeriphCLKFreq>:
  *         This parameter can be one of the following values:
  *            @arg RCC_PERIPHCLK_I2S: I2S peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 800808c:	b480      	push	{r7}
 800808e:	b087      	sub	sp, #28
 8008090:	af00      	add	r7, sp, #0
 8008092:	6078      	str	r0, [r7, #4]
  /* This variable used to store the I2S clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 8008094:	2300      	movs	r3, #0
 8008096:	617b      	str	r3, [r7, #20]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 8008098:	2300      	movs	r3, #0
 800809a:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 800809c:	2300      	movs	r3, #0
 800809e:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 80080a0:	2300      	movs	r3, #0
 80080a2:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 80080a4:	687b      	ldr	r3, [r7, #4]
 80080a6:	2b01      	cmp	r3, #1
 80080a8:	d13e      	bne.n	8008128 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
  {
  case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 80080aa:	4b23      	ldr	r3, [pc, #140]	; (8008138 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 80080ac:	689b      	ldr	r3, [r3, #8]
 80080ae:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80080b2:	60fb      	str	r3, [r7, #12]
 80080b4:	68fb      	ldr	r3, [r7, #12]
 80080b6:	2b00      	cmp	r3, #0
 80080b8:	d005      	beq.n	80080c6 <HAL_RCCEx_GetPeriphCLKFreq+0x3a>
 80080ba:	68fb      	ldr	r3, [r7, #12]
 80080bc:	2b01      	cmp	r3, #1
 80080be:	d12f      	bne.n	8008120 <HAL_RCCEx_GetPeriphCLKFreq+0x94>
      {
      /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
      case RCC_I2SCLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 80080c0:	4b1e      	ldr	r3, [pc, #120]	; (800813c <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 80080c2:	617b      	str	r3, [r7, #20]
          break;
 80080c4:	e02f      	b.n	8008126 <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
          }
#else
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 80080c6:	4b1c      	ldr	r3, [pc, #112]	; (8008138 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 80080c8:	685b      	ldr	r3, [r3, #4]
 80080ca:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80080ce:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80080d2:	d108      	bne.n	80080e6 <HAL_RCCEx_GetPeriphCLKFreq+0x5a>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 80080d4:	4b18      	ldr	r3, [pc, #96]	; (8008138 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 80080d6:	685b      	ldr	r3, [r3, #4]
 80080d8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80080dc:	4a18      	ldr	r2, [pc, #96]	; (8008140 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 80080de:	fbb2 f3f3 	udiv	r3, r2, r3
 80080e2:	613b      	str	r3, [r7, #16]
 80080e4:	e007      	b.n	80080f6 <HAL_RCCEx_GetPeriphCLKFreq+0x6a>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 80080e6:	4b14      	ldr	r3, [pc, #80]	; (8008138 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 80080e8:	685b      	ldr	r3, [r3, #4]
 80080ea:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80080ee:	4a15      	ldr	r2, [pc, #84]	; (8008144 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>)
 80080f0:	fbb2 f3f3 	udiv	r3, r2, r3
 80080f4:	613b      	str	r3, [r7, #16]
          }
#endif /* STM32F411xE */
          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 80080f6:	4b10      	ldr	r3, [pc, #64]	; (8008138 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 80080f8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80080fc:	099b      	lsrs	r3, r3, #6
 80080fe:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8008102:	693b      	ldr	r3, [r7, #16]
 8008104:	fb02 f303 	mul.w	r3, r2, r3
 8008108:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput /(((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 800810a:	4b0b      	ldr	r3, [pc, #44]	; (8008138 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 800810c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8008110:	0f1b      	lsrs	r3, r3, #28
 8008112:	f003 0307 	and.w	r3, r3, #7
 8008116:	68ba      	ldr	r2, [r7, #8]
 8008118:	fbb2 f3f3 	udiv	r3, r2, r3
 800811c:	617b      	str	r3, [r7, #20]
          break;
 800811e:	e002      	b.n	8008126 <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
        }
        /* Clock not enabled for I2S*/
      default:
        {
          frequency = 0U;
 8008120:	2300      	movs	r3, #0
 8008122:	617b      	str	r3, [r7, #20]
          break;
 8008124:	bf00      	nop
        }
      }
      break;
 8008126:	bf00      	nop
    }
  }
  return frequency;
 8008128:	697b      	ldr	r3, [r7, #20]
}
 800812a:	4618      	mov	r0, r3
 800812c:	371c      	adds	r7, #28
 800812e:	46bd      	mov	sp, r7
 8008130:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008134:	4770      	bx	lr
 8008136:	bf00      	nop
 8008138:	40023800 	.word	0x40023800
 800813c:	00bb8000 	.word	0x00bb8000
 8008140:	007a1200 	.word	0x007a1200
 8008144:	00f42400 	.word	0x00f42400

08008148 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8008148:	b580      	push	{r7, lr}
 800814a:	b082      	sub	sp, #8
 800814c:	af00      	add	r7, sp, #0
 800814e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008150:	687b      	ldr	r3, [r7, #4]
 8008152:	2b00      	cmp	r3, #0
 8008154:	d101      	bne.n	800815a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8008156:	2301      	movs	r3, #1
 8008158:	e03f      	b.n	80081da <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800815a:	687b      	ldr	r3, [r7, #4]
 800815c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008160:	b2db      	uxtb	r3, r3
 8008162:	2b00      	cmp	r3, #0
 8008164:	d106      	bne.n	8008174 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8008166:	687b      	ldr	r3, [r7, #4]
 8008168:	2200      	movs	r2, #0
 800816a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800816e:	6878      	ldr	r0, [r7, #4]
 8008170:	f7f9 fabe 	bl	80016f0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8008174:	687b      	ldr	r3, [r7, #4]
 8008176:	2224      	movs	r2, #36	; 0x24
 8008178:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800817c:	687b      	ldr	r3, [r7, #4]
 800817e:	681b      	ldr	r3, [r3, #0]
 8008180:	68da      	ldr	r2, [r3, #12]
 8008182:	687b      	ldr	r3, [r7, #4]
 8008184:	681b      	ldr	r3, [r3, #0]
 8008186:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800818a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800818c:	6878      	ldr	r0, [r7, #4]
 800818e:	f000 f829 	bl	80081e4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008192:	687b      	ldr	r3, [r7, #4]
 8008194:	681b      	ldr	r3, [r3, #0]
 8008196:	691a      	ldr	r2, [r3, #16]
 8008198:	687b      	ldr	r3, [r7, #4]
 800819a:	681b      	ldr	r3, [r3, #0]
 800819c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80081a0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80081a2:	687b      	ldr	r3, [r7, #4]
 80081a4:	681b      	ldr	r3, [r3, #0]
 80081a6:	695a      	ldr	r2, [r3, #20]
 80081a8:	687b      	ldr	r3, [r7, #4]
 80081aa:	681b      	ldr	r3, [r3, #0]
 80081ac:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80081b0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80081b2:	687b      	ldr	r3, [r7, #4]
 80081b4:	681b      	ldr	r3, [r3, #0]
 80081b6:	68da      	ldr	r2, [r3, #12]
 80081b8:	687b      	ldr	r3, [r7, #4]
 80081ba:	681b      	ldr	r3, [r3, #0]
 80081bc:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80081c0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80081c2:	687b      	ldr	r3, [r7, #4]
 80081c4:	2200      	movs	r2, #0
 80081c6:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80081c8:	687b      	ldr	r3, [r7, #4]
 80081ca:	2220      	movs	r2, #32
 80081cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80081d0:	687b      	ldr	r3, [r7, #4]
 80081d2:	2220      	movs	r2, #32
 80081d4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80081d8:	2300      	movs	r3, #0
}
 80081da:	4618      	mov	r0, r3
 80081dc:	3708      	adds	r7, #8
 80081de:	46bd      	mov	sp, r7
 80081e0:	bd80      	pop	{r7, pc}
	...

080081e4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80081e4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80081e8:	b0c0      	sub	sp, #256	; 0x100
 80081ea:	af00      	add	r7, sp, #0
 80081ec:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80081f0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80081f4:	681b      	ldr	r3, [r3, #0]
 80081f6:	691b      	ldr	r3, [r3, #16]
 80081f8:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 80081fc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008200:	68d9      	ldr	r1, [r3, #12]
 8008202:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008206:	681a      	ldr	r2, [r3, #0]
 8008208:	ea40 0301 	orr.w	r3, r0, r1
 800820c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800820e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008212:	689a      	ldr	r2, [r3, #8]
 8008214:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008218:	691b      	ldr	r3, [r3, #16]
 800821a:	431a      	orrs	r2, r3
 800821c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008220:	695b      	ldr	r3, [r3, #20]
 8008222:	431a      	orrs	r2, r3
 8008224:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008228:	69db      	ldr	r3, [r3, #28]
 800822a:	4313      	orrs	r3, r2
 800822c:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8008230:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008234:	681b      	ldr	r3, [r3, #0]
 8008236:	68db      	ldr	r3, [r3, #12]
 8008238:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 800823c:	f021 010c 	bic.w	r1, r1, #12
 8008240:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008244:	681a      	ldr	r2, [r3, #0]
 8008246:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800824a:	430b      	orrs	r3, r1
 800824c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800824e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008252:	681b      	ldr	r3, [r3, #0]
 8008254:	695b      	ldr	r3, [r3, #20]
 8008256:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800825a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800825e:	6999      	ldr	r1, [r3, #24]
 8008260:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008264:	681a      	ldr	r2, [r3, #0]
 8008266:	ea40 0301 	orr.w	r3, r0, r1
 800826a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800826c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008270:	681a      	ldr	r2, [r3, #0]
 8008272:	4b8f      	ldr	r3, [pc, #572]	; (80084b0 <UART_SetConfig+0x2cc>)
 8008274:	429a      	cmp	r2, r3
 8008276:	d005      	beq.n	8008284 <UART_SetConfig+0xa0>
 8008278:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800827c:	681a      	ldr	r2, [r3, #0]
 800827e:	4b8d      	ldr	r3, [pc, #564]	; (80084b4 <UART_SetConfig+0x2d0>)
 8008280:	429a      	cmp	r2, r3
 8008282:	d104      	bne.n	800828e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8008284:	f7ff fde0 	bl	8007e48 <HAL_RCC_GetPCLK2Freq>
 8008288:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 800828c:	e003      	b.n	8008296 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800828e:	f7ff fdc7 	bl	8007e20 <HAL_RCC_GetPCLK1Freq>
 8008292:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008296:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800829a:	69db      	ldr	r3, [r3, #28]
 800829c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80082a0:	f040 810c 	bne.w	80084bc <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80082a4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80082a8:	2200      	movs	r2, #0
 80082aa:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 80082ae:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 80082b2:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 80082b6:	4622      	mov	r2, r4
 80082b8:	462b      	mov	r3, r5
 80082ba:	1891      	adds	r1, r2, r2
 80082bc:	65b9      	str	r1, [r7, #88]	; 0x58
 80082be:	415b      	adcs	r3, r3
 80082c0:	65fb      	str	r3, [r7, #92]	; 0x5c
 80082c2:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 80082c6:	4621      	mov	r1, r4
 80082c8:	eb12 0801 	adds.w	r8, r2, r1
 80082cc:	4629      	mov	r1, r5
 80082ce:	eb43 0901 	adc.w	r9, r3, r1
 80082d2:	f04f 0200 	mov.w	r2, #0
 80082d6:	f04f 0300 	mov.w	r3, #0
 80082da:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80082de:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80082e2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80082e6:	4690      	mov	r8, r2
 80082e8:	4699      	mov	r9, r3
 80082ea:	4623      	mov	r3, r4
 80082ec:	eb18 0303 	adds.w	r3, r8, r3
 80082f0:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 80082f4:	462b      	mov	r3, r5
 80082f6:	eb49 0303 	adc.w	r3, r9, r3
 80082fa:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 80082fe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008302:	685b      	ldr	r3, [r3, #4]
 8008304:	2200      	movs	r2, #0
 8008306:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800830a:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 800830e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8008312:	460b      	mov	r3, r1
 8008314:	18db      	adds	r3, r3, r3
 8008316:	653b      	str	r3, [r7, #80]	; 0x50
 8008318:	4613      	mov	r3, r2
 800831a:	eb42 0303 	adc.w	r3, r2, r3
 800831e:	657b      	str	r3, [r7, #84]	; 0x54
 8008320:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8008324:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8008328:	f7f8 fc86 	bl	8000c38 <__aeabi_uldivmod>
 800832c:	4602      	mov	r2, r0
 800832e:	460b      	mov	r3, r1
 8008330:	4b61      	ldr	r3, [pc, #388]	; (80084b8 <UART_SetConfig+0x2d4>)
 8008332:	fba3 2302 	umull	r2, r3, r3, r2
 8008336:	095b      	lsrs	r3, r3, #5
 8008338:	011c      	lsls	r4, r3, #4
 800833a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800833e:	2200      	movs	r2, #0
 8008340:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8008344:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8008348:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 800834c:	4642      	mov	r2, r8
 800834e:	464b      	mov	r3, r9
 8008350:	1891      	adds	r1, r2, r2
 8008352:	64b9      	str	r1, [r7, #72]	; 0x48
 8008354:	415b      	adcs	r3, r3
 8008356:	64fb      	str	r3, [r7, #76]	; 0x4c
 8008358:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 800835c:	4641      	mov	r1, r8
 800835e:	eb12 0a01 	adds.w	sl, r2, r1
 8008362:	4649      	mov	r1, r9
 8008364:	eb43 0b01 	adc.w	fp, r3, r1
 8008368:	f04f 0200 	mov.w	r2, #0
 800836c:	f04f 0300 	mov.w	r3, #0
 8008370:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8008374:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8008378:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800837c:	4692      	mov	sl, r2
 800837e:	469b      	mov	fp, r3
 8008380:	4643      	mov	r3, r8
 8008382:	eb1a 0303 	adds.w	r3, sl, r3
 8008386:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800838a:	464b      	mov	r3, r9
 800838c:	eb4b 0303 	adc.w	r3, fp, r3
 8008390:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8008394:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008398:	685b      	ldr	r3, [r3, #4]
 800839a:	2200      	movs	r2, #0
 800839c:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80083a0:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 80083a4:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 80083a8:	460b      	mov	r3, r1
 80083aa:	18db      	adds	r3, r3, r3
 80083ac:	643b      	str	r3, [r7, #64]	; 0x40
 80083ae:	4613      	mov	r3, r2
 80083b0:	eb42 0303 	adc.w	r3, r2, r3
 80083b4:	647b      	str	r3, [r7, #68]	; 0x44
 80083b6:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80083ba:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 80083be:	f7f8 fc3b 	bl	8000c38 <__aeabi_uldivmod>
 80083c2:	4602      	mov	r2, r0
 80083c4:	460b      	mov	r3, r1
 80083c6:	4611      	mov	r1, r2
 80083c8:	4b3b      	ldr	r3, [pc, #236]	; (80084b8 <UART_SetConfig+0x2d4>)
 80083ca:	fba3 2301 	umull	r2, r3, r3, r1
 80083ce:	095b      	lsrs	r3, r3, #5
 80083d0:	2264      	movs	r2, #100	; 0x64
 80083d2:	fb02 f303 	mul.w	r3, r2, r3
 80083d6:	1acb      	subs	r3, r1, r3
 80083d8:	00db      	lsls	r3, r3, #3
 80083da:	f103 0232 	add.w	r2, r3, #50	; 0x32
 80083de:	4b36      	ldr	r3, [pc, #216]	; (80084b8 <UART_SetConfig+0x2d4>)
 80083e0:	fba3 2302 	umull	r2, r3, r3, r2
 80083e4:	095b      	lsrs	r3, r3, #5
 80083e6:	005b      	lsls	r3, r3, #1
 80083e8:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80083ec:	441c      	add	r4, r3
 80083ee:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80083f2:	2200      	movs	r2, #0
 80083f4:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80083f8:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 80083fc:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8008400:	4642      	mov	r2, r8
 8008402:	464b      	mov	r3, r9
 8008404:	1891      	adds	r1, r2, r2
 8008406:	63b9      	str	r1, [r7, #56]	; 0x38
 8008408:	415b      	adcs	r3, r3
 800840a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800840c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8008410:	4641      	mov	r1, r8
 8008412:	1851      	adds	r1, r2, r1
 8008414:	6339      	str	r1, [r7, #48]	; 0x30
 8008416:	4649      	mov	r1, r9
 8008418:	414b      	adcs	r3, r1
 800841a:	637b      	str	r3, [r7, #52]	; 0x34
 800841c:	f04f 0200 	mov.w	r2, #0
 8008420:	f04f 0300 	mov.w	r3, #0
 8008424:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8008428:	4659      	mov	r1, fp
 800842a:	00cb      	lsls	r3, r1, #3
 800842c:	4651      	mov	r1, sl
 800842e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8008432:	4651      	mov	r1, sl
 8008434:	00ca      	lsls	r2, r1, #3
 8008436:	4610      	mov	r0, r2
 8008438:	4619      	mov	r1, r3
 800843a:	4603      	mov	r3, r0
 800843c:	4642      	mov	r2, r8
 800843e:	189b      	adds	r3, r3, r2
 8008440:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8008444:	464b      	mov	r3, r9
 8008446:	460a      	mov	r2, r1
 8008448:	eb42 0303 	adc.w	r3, r2, r3
 800844c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8008450:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008454:	685b      	ldr	r3, [r3, #4]
 8008456:	2200      	movs	r2, #0
 8008458:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 800845c:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8008460:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8008464:	460b      	mov	r3, r1
 8008466:	18db      	adds	r3, r3, r3
 8008468:	62bb      	str	r3, [r7, #40]	; 0x28
 800846a:	4613      	mov	r3, r2
 800846c:	eb42 0303 	adc.w	r3, r2, r3
 8008470:	62fb      	str	r3, [r7, #44]	; 0x2c
 8008472:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8008476:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 800847a:	f7f8 fbdd 	bl	8000c38 <__aeabi_uldivmod>
 800847e:	4602      	mov	r2, r0
 8008480:	460b      	mov	r3, r1
 8008482:	4b0d      	ldr	r3, [pc, #52]	; (80084b8 <UART_SetConfig+0x2d4>)
 8008484:	fba3 1302 	umull	r1, r3, r3, r2
 8008488:	095b      	lsrs	r3, r3, #5
 800848a:	2164      	movs	r1, #100	; 0x64
 800848c:	fb01 f303 	mul.w	r3, r1, r3
 8008490:	1ad3      	subs	r3, r2, r3
 8008492:	00db      	lsls	r3, r3, #3
 8008494:	3332      	adds	r3, #50	; 0x32
 8008496:	4a08      	ldr	r2, [pc, #32]	; (80084b8 <UART_SetConfig+0x2d4>)
 8008498:	fba2 2303 	umull	r2, r3, r2, r3
 800849c:	095b      	lsrs	r3, r3, #5
 800849e:	f003 0207 	and.w	r2, r3, #7
 80084a2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80084a6:	681b      	ldr	r3, [r3, #0]
 80084a8:	4422      	add	r2, r4
 80084aa:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80084ac:	e105      	b.n	80086ba <UART_SetConfig+0x4d6>
 80084ae:	bf00      	nop
 80084b0:	40011000 	.word	0x40011000
 80084b4:	40011400 	.word	0x40011400
 80084b8:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80084bc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80084c0:	2200      	movs	r2, #0
 80084c2:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 80084c6:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 80084ca:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 80084ce:	4642      	mov	r2, r8
 80084d0:	464b      	mov	r3, r9
 80084d2:	1891      	adds	r1, r2, r2
 80084d4:	6239      	str	r1, [r7, #32]
 80084d6:	415b      	adcs	r3, r3
 80084d8:	627b      	str	r3, [r7, #36]	; 0x24
 80084da:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80084de:	4641      	mov	r1, r8
 80084e0:	1854      	adds	r4, r2, r1
 80084e2:	4649      	mov	r1, r9
 80084e4:	eb43 0501 	adc.w	r5, r3, r1
 80084e8:	f04f 0200 	mov.w	r2, #0
 80084ec:	f04f 0300 	mov.w	r3, #0
 80084f0:	00eb      	lsls	r3, r5, #3
 80084f2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80084f6:	00e2      	lsls	r2, r4, #3
 80084f8:	4614      	mov	r4, r2
 80084fa:	461d      	mov	r5, r3
 80084fc:	4643      	mov	r3, r8
 80084fe:	18e3      	adds	r3, r4, r3
 8008500:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8008504:	464b      	mov	r3, r9
 8008506:	eb45 0303 	adc.w	r3, r5, r3
 800850a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800850e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008512:	685b      	ldr	r3, [r3, #4]
 8008514:	2200      	movs	r2, #0
 8008516:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800851a:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800851e:	f04f 0200 	mov.w	r2, #0
 8008522:	f04f 0300 	mov.w	r3, #0
 8008526:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 800852a:	4629      	mov	r1, r5
 800852c:	008b      	lsls	r3, r1, #2
 800852e:	4621      	mov	r1, r4
 8008530:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8008534:	4621      	mov	r1, r4
 8008536:	008a      	lsls	r2, r1, #2
 8008538:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 800853c:	f7f8 fb7c 	bl	8000c38 <__aeabi_uldivmod>
 8008540:	4602      	mov	r2, r0
 8008542:	460b      	mov	r3, r1
 8008544:	4b60      	ldr	r3, [pc, #384]	; (80086c8 <UART_SetConfig+0x4e4>)
 8008546:	fba3 2302 	umull	r2, r3, r3, r2
 800854a:	095b      	lsrs	r3, r3, #5
 800854c:	011c      	lsls	r4, r3, #4
 800854e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8008552:	2200      	movs	r2, #0
 8008554:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8008558:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 800855c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8008560:	4642      	mov	r2, r8
 8008562:	464b      	mov	r3, r9
 8008564:	1891      	adds	r1, r2, r2
 8008566:	61b9      	str	r1, [r7, #24]
 8008568:	415b      	adcs	r3, r3
 800856a:	61fb      	str	r3, [r7, #28]
 800856c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8008570:	4641      	mov	r1, r8
 8008572:	1851      	adds	r1, r2, r1
 8008574:	6139      	str	r1, [r7, #16]
 8008576:	4649      	mov	r1, r9
 8008578:	414b      	adcs	r3, r1
 800857a:	617b      	str	r3, [r7, #20]
 800857c:	f04f 0200 	mov.w	r2, #0
 8008580:	f04f 0300 	mov.w	r3, #0
 8008584:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8008588:	4659      	mov	r1, fp
 800858a:	00cb      	lsls	r3, r1, #3
 800858c:	4651      	mov	r1, sl
 800858e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8008592:	4651      	mov	r1, sl
 8008594:	00ca      	lsls	r2, r1, #3
 8008596:	4610      	mov	r0, r2
 8008598:	4619      	mov	r1, r3
 800859a:	4603      	mov	r3, r0
 800859c:	4642      	mov	r2, r8
 800859e:	189b      	adds	r3, r3, r2
 80085a0:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80085a4:	464b      	mov	r3, r9
 80085a6:	460a      	mov	r2, r1
 80085a8:	eb42 0303 	adc.w	r3, r2, r3
 80085ac:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80085b0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80085b4:	685b      	ldr	r3, [r3, #4]
 80085b6:	2200      	movs	r2, #0
 80085b8:	67bb      	str	r3, [r7, #120]	; 0x78
 80085ba:	67fa      	str	r2, [r7, #124]	; 0x7c
 80085bc:	f04f 0200 	mov.w	r2, #0
 80085c0:	f04f 0300 	mov.w	r3, #0
 80085c4:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 80085c8:	4649      	mov	r1, r9
 80085ca:	008b      	lsls	r3, r1, #2
 80085cc:	4641      	mov	r1, r8
 80085ce:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80085d2:	4641      	mov	r1, r8
 80085d4:	008a      	lsls	r2, r1, #2
 80085d6:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 80085da:	f7f8 fb2d 	bl	8000c38 <__aeabi_uldivmod>
 80085de:	4602      	mov	r2, r0
 80085e0:	460b      	mov	r3, r1
 80085e2:	4b39      	ldr	r3, [pc, #228]	; (80086c8 <UART_SetConfig+0x4e4>)
 80085e4:	fba3 1302 	umull	r1, r3, r3, r2
 80085e8:	095b      	lsrs	r3, r3, #5
 80085ea:	2164      	movs	r1, #100	; 0x64
 80085ec:	fb01 f303 	mul.w	r3, r1, r3
 80085f0:	1ad3      	subs	r3, r2, r3
 80085f2:	011b      	lsls	r3, r3, #4
 80085f4:	3332      	adds	r3, #50	; 0x32
 80085f6:	4a34      	ldr	r2, [pc, #208]	; (80086c8 <UART_SetConfig+0x4e4>)
 80085f8:	fba2 2303 	umull	r2, r3, r2, r3
 80085fc:	095b      	lsrs	r3, r3, #5
 80085fe:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8008602:	441c      	add	r4, r3
 8008604:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8008608:	2200      	movs	r2, #0
 800860a:	673b      	str	r3, [r7, #112]	; 0x70
 800860c:	677a      	str	r2, [r7, #116]	; 0x74
 800860e:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8008612:	4642      	mov	r2, r8
 8008614:	464b      	mov	r3, r9
 8008616:	1891      	adds	r1, r2, r2
 8008618:	60b9      	str	r1, [r7, #8]
 800861a:	415b      	adcs	r3, r3
 800861c:	60fb      	str	r3, [r7, #12]
 800861e:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8008622:	4641      	mov	r1, r8
 8008624:	1851      	adds	r1, r2, r1
 8008626:	6039      	str	r1, [r7, #0]
 8008628:	4649      	mov	r1, r9
 800862a:	414b      	adcs	r3, r1
 800862c:	607b      	str	r3, [r7, #4]
 800862e:	f04f 0200 	mov.w	r2, #0
 8008632:	f04f 0300 	mov.w	r3, #0
 8008636:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800863a:	4659      	mov	r1, fp
 800863c:	00cb      	lsls	r3, r1, #3
 800863e:	4651      	mov	r1, sl
 8008640:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8008644:	4651      	mov	r1, sl
 8008646:	00ca      	lsls	r2, r1, #3
 8008648:	4610      	mov	r0, r2
 800864a:	4619      	mov	r1, r3
 800864c:	4603      	mov	r3, r0
 800864e:	4642      	mov	r2, r8
 8008650:	189b      	adds	r3, r3, r2
 8008652:	66bb      	str	r3, [r7, #104]	; 0x68
 8008654:	464b      	mov	r3, r9
 8008656:	460a      	mov	r2, r1
 8008658:	eb42 0303 	adc.w	r3, r2, r3
 800865c:	66fb      	str	r3, [r7, #108]	; 0x6c
 800865e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008662:	685b      	ldr	r3, [r3, #4]
 8008664:	2200      	movs	r2, #0
 8008666:	663b      	str	r3, [r7, #96]	; 0x60
 8008668:	667a      	str	r2, [r7, #100]	; 0x64
 800866a:	f04f 0200 	mov.w	r2, #0
 800866e:	f04f 0300 	mov.w	r3, #0
 8008672:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8008676:	4649      	mov	r1, r9
 8008678:	008b      	lsls	r3, r1, #2
 800867a:	4641      	mov	r1, r8
 800867c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8008680:	4641      	mov	r1, r8
 8008682:	008a      	lsls	r2, r1, #2
 8008684:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8008688:	f7f8 fad6 	bl	8000c38 <__aeabi_uldivmod>
 800868c:	4602      	mov	r2, r0
 800868e:	460b      	mov	r3, r1
 8008690:	4b0d      	ldr	r3, [pc, #52]	; (80086c8 <UART_SetConfig+0x4e4>)
 8008692:	fba3 1302 	umull	r1, r3, r3, r2
 8008696:	095b      	lsrs	r3, r3, #5
 8008698:	2164      	movs	r1, #100	; 0x64
 800869a:	fb01 f303 	mul.w	r3, r1, r3
 800869e:	1ad3      	subs	r3, r2, r3
 80086a0:	011b      	lsls	r3, r3, #4
 80086a2:	3332      	adds	r3, #50	; 0x32
 80086a4:	4a08      	ldr	r2, [pc, #32]	; (80086c8 <UART_SetConfig+0x4e4>)
 80086a6:	fba2 2303 	umull	r2, r3, r2, r3
 80086aa:	095b      	lsrs	r3, r3, #5
 80086ac:	f003 020f 	and.w	r2, r3, #15
 80086b0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80086b4:	681b      	ldr	r3, [r3, #0]
 80086b6:	4422      	add	r2, r4
 80086b8:	609a      	str	r2, [r3, #8]
}
 80086ba:	bf00      	nop
 80086bc:	f507 7780 	add.w	r7, r7, #256	; 0x100
 80086c0:	46bd      	mov	sp, r7
 80086c2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80086c6:	bf00      	nop
 80086c8:	51eb851f 	.word	0x51eb851f

080086cc <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80086cc:	b084      	sub	sp, #16
 80086ce:	b580      	push	{r7, lr}
 80086d0:	b084      	sub	sp, #16
 80086d2:	af00      	add	r7, sp, #0
 80086d4:	6078      	str	r0, [r7, #4]
 80086d6:	f107 001c 	add.w	r0, r7, #28
 80086da:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80086de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80086e0:	2b01      	cmp	r3, #1
 80086e2:	d122      	bne.n	800872a <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80086e4:	687b      	ldr	r3, [r7, #4]
 80086e6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80086e8:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80086ec:	687b      	ldr	r3, [r7, #4]
 80086ee:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 80086f0:	687b      	ldr	r3, [r7, #4]
 80086f2:	68db      	ldr	r3, [r3, #12]
 80086f4:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 80086f8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80086fc:	687a      	ldr	r2, [r7, #4]
 80086fe:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8008700:	687b      	ldr	r3, [r7, #4]
 8008702:	68db      	ldr	r3, [r3, #12]
 8008704:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8008708:	687b      	ldr	r3, [r7, #4]
 800870a:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800870c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800870e:	2b01      	cmp	r3, #1
 8008710:	d105      	bne.n	800871e <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8008712:	687b      	ldr	r3, [r7, #4]
 8008714:	68db      	ldr	r3, [r3, #12]
 8008716:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800871a:	687b      	ldr	r3, [r7, #4]
 800871c:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800871e:	6878      	ldr	r0, [r7, #4]
 8008720:	f000 f9c0 	bl	8008aa4 <USB_CoreReset>
 8008724:	4603      	mov	r3, r0
 8008726:	73fb      	strb	r3, [r7, #15]
 8008728:	e01a      	b.n	8008760 <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800872a:	687b      	ldr	r3, [r7, #4]
 800872c:	68db      	ldr	r3, [r3, #12]
 800872e:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8008732:	687b      	ldr	r3, [r7, #4]
 8008734:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8008736:	6878      	ldr	r0, [r7, #4]
 8008738:	f000 f9b4 	bl	8008aa4 <USB_CoreReset>
 800873c:	4603      	mov	r3, r0
 800873e:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8008740:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008742:	2b00      	cmp	r3, #0
 8008744:	d106      	bne.n	8008754 <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8008746:	687b      	ldr	r3, [r7, #4]
 8008748:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800874a:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800874e:	687b      	ldr	r3, [r7, #4]
 8008750:	639a      	str	r2, [r3, #56]	; 0x38
 8008752:	e005      	b.n	8008760 <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8008754:	687b      	ldr	r3, [r7, #4]
 8008756:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008758:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800875c:	687b      	ldr	r3, [r7, #4]
 800875e:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8008760:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008762:	2b01      	cmp	r3, #1
 8008764:	d10b      	bne.n	800877e <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8008766:	687b      	ldr	r3, [r7, #4]
 8008768:	689b      	ldr	r3, [r3, #8]
 800876a:	f043 0206 	orr.w	r2, r3, #6
 800876e:	687b      	ldr	r3, [r7, #4]
 8008770:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8008772:	687b      	ldr	r3, [r7, #4]
 8008774:	689b      	ldr	r3, [r3, #8]
 8008776:	f043 0220 	orr.w	r2, r3, #32
 800877a:	687b      	ldr	r3, [r7, #4]
 800877c:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800877e:	7bfb      	ldrb	r3, [r7, #15]
}
 8008780:	4618      	mov	r0, r3
 8008782:	3710      	adds	r7, #16
 8008784:	46bd      	mov	sp, r7
 8008786:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800878a:	b004      	add	sp, #16
 800878c:	4770      	bx	lr

0800878e <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800878e:	b480      	push	{r7}
 8008790:	b083      	sub	sp, #12
 8008792:	af00      	add	r7, sp, #0
 8008794:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8008796:	687b      	ldr	r3, [r7, #4]
 8008798:	689b      	ldr	r3, [r3, #8]
 800879a:	f043 0201 	orr.w	r2, r3, #1
 800879e:	687b      	ldr	r3, [r7, #4]
 80087a0:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80087a2:	2300      	movs	r3, #0
}
 80087a4:	4618      	mov	r0, r3
 80087a6:	370c      	adds	r7, #12
 80087a8:	46bd      	mov	sp, r7
 80087aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087ae:	4770      	bx	lr

080087b0 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80087b0:	b480      	push	{r7}
 80087b2:	b083      	sub	sp, #12
 80087b4:	af00      	add	r7, sp, #0
 80087b6:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 80087b8:	687b      	ldr	r3, [r7, #4]
 80087ba:	689b      	ldr	r3, [r3, #8]
 80087bc:	f023 0201 	bic.w	r2, r3, #1
 80087c0:	687b      	ldr	r3, [r7, #4]
 80087c2:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80087c4:	2300      	movs	r3, #0
}
 80087c6:	4618      	mov	r0, r3
 80087c8:	370c      	adds	r7, #12
 80087ca:	46bd      	mov	sp, r7
 80087cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087d0:	4770      	bx	lr

080087d2 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 80087d2:	b580      	push	{r7, lr}
 80087d4:	b084      	sub	sp, #16
 80087d6:	af00      	add	r7, sp, #0
 80087d8:	6078      	str	r0, [r7, #4]
 80087da:	460b      	mov	r3, r1
 80087dc:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 80087de:	2300      	movs	r3, #0
 80087e0:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 80087e2:	687b      	ldr	r3, [r7, #4]
 80087e4:	68db      	ldr	r3, [r3, #12]
 80087e6:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 80087ea:	687b      	ldr	r3, [r7, #4]
 80087ec:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 80087ee:	78fb      	ldrb	r3, [r7, #3]
 80087f0:	2b01      	cmp	r3, #1
 80087f2:	d115      	bne.n	8008820 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 80087f4:	687b      	ldr	r3, [r7, #4]
 80087f6:	68db      	ldr	r3, [r3, #12]
 80087f8:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 80087fc:	687b      	ldr	r3, [r7, #4]
 80087fe:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8008800:	2001      	movs	r0, #1
 8008802:	f7fa fc5d 	bl	80030c0 <HAL_Delay>
      ms++;
 8008806:	68fb      	ldr	r3, [r7, #12]
 8008808:	3301      	adds	r3, #1
 800880a:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 800880c:	6878      	ldr	r0, [r7, #4]
 800880e:	f000 f93a 	bl	8008a86 <USB_GetMode>
 8008812:	4603      	mov	r3, r0
 8008814:	2b01      	cmp	r3, #1
 8008816:	d01e      	beq.n	8008856 <USB_SetCurrentMode+0x84>
 8008818:	68fb      	ldr	r3, [r7, #12]
 800881a:	2b31      	cmp	r3, #49	; 0x31
 800881c:	d9f0      	bls.n	8008800 <USB_SetCurrentMode+0x2e>
 800881e:	e01a      	b.n	8008856 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8008820:	78fb      	ldrb	r3, [r7, #3]
 8008822:	2b00      	cmp	r3, #0
 8008824:	d115      	bne.n	8008852 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8008826:	687b      	ldr	r3, [r7, #4]
 8008828:	68db      	ldr	r3, [r3, #12]
 800882a:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800882e:	687b      	ldr	r3, [r7, #4]
 8008830:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8008832:	2001      	movs	r0, #1
 8008834:	f7fa fc44 	bl	80030c0 <HAL_Delay>
      ms++;
 8008838:	68fb      	ldr	r3, [r7, #12]
 800883a:	3301      	adds	r3, #1
 800883c:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 800883e:	6878      	ldr	r0, [r7, #4]
 8008840:	f000 f921 	bl	8008a86 <USB_GetMode>
 8008844:	4603      	mov	r3, r0
 8008846:	2b00      	cmp	r3, #0
 8008848:	d005      	beq.n	8008856 <USB_SetCurrentMode+0x84>
 800884a:	68fb      	ldr	r3, [r7, #12]
 800884c:	2b31      	cmp	r3, #49	; 0x31
 800884e:	d9f0      	bls.n	8008832 <USB_SetCurrentMode+0x60>
 8008850:	e001      	b.n	8008856 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8008852:	2301      	movs	r3, #1
 8008854:	e005      	b.n	8008862 <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 8008856:	68fb      	ldr	r3, [r7, #12]
 8008858:	2b32      	cmp	r3, #50	; 0x32
 800885a:	d101      	bne.n	8008860 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 800885c:	2301      	movs	r3, #1
 800885e:	e000      	b.n	8008862 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8008860:	2300      	movs	r3, #0
}
 8008862:	4618      	mov	r0, r3
 8008864:	3710      	adds	r7, #16
 8008866:	46bd      	mov	sp, r7
 8008868:	bd80      	pop	{r7, pc}
	...

0800886c <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800886c:	b480      	push	{r7}
 800886e:	b085      	sub	sp, #20
 8008870:	af00      	add	r7, sp, #0
 8008872:	6078      	str	r0, [r7, #4]
 8008874:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8008876:	2300      	movs	r3, #0
 8008878:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800887a:	68fb      	ldr	r3, [r7, #12]
 800887c:	3301      	adds	r3, #1
 800887e:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8008880:	68fb      	ldr	r3, [r7, #12]
 8008882:	4a13      	ldr	r2, [pc, #76]	; (80088d0 <USB_FlushTxFifo+0x64>)
 8008884:	4293      	cmp	r3, r2
 8008886:	d901      	bls.n	800888c <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8008888:	2303      	movs	r3, #3
 800888a:	e01b      	b.n	80088c4 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800888c:	687b      	ldr	r3, [r7, #4]
 800888e:	691b      	ldr	r3, [r3, #16]
 8008890:	2b00      	cmp	r3, #0
 8008892:	daf2      	bge.n	800887a <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8008894:	2300      	movs	r3, #0
 8008896:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8008898:	683b      	ldr	r3, [r7, #0]
 800889a:	019b      	lsls	r3, r3, #6
 800889c:	f043 0220 	orr.w	r2, r3, #32
 80088a0:	687b      	ldr	r3, [r7, #4]
 80088a2:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80088a4:	68fb      	ldr	r3, [r7, #12]
 80088a6:	3301      	adds	r3, #1
 80088a8:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80088aa:	68fb      	ldr	r3, [r7, #12]
 80088ac:	4a08      	ldr	r2, [pc, #32]	; (80088d0 <USB_FlushTxFifo+0x64>)
 80088ae:	4293      	cmp	r3, r2
 80088b0:	d901      	bls.n	80088b6 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 80088b2:	2303      	movs	r3, #3
 80088b4:	e006      	b.n	80088c4 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 80088b6:	687b      	ldr	r3, [r7, #4]
 80088b8:	691b      	ldr	r3, [r3, #16]
 80088ba:	f003 0320 	and.w	r3, r3, #32
 80088be:	2b20      	cmp	r3, #32
 80088c0:	d0f0      	beq.n	80088a4 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 80088c2:	2300      	movs	r3, #0
}
 80088c4:	4618      	mov	r0, r3
 80088c6:	3714      	adds	r7, #20
 80088c8:	46bd      	mov	sp, r7
 80088ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088ce:	4770      	bx	lr
 80088d0:	00030d40 	.word	0x00030d40

080088d4 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 80088d4:	b480      	push	{r7}
 80088d6:	b085      	sub	sp, #20
 80088d8:	af00      	add	r7, sp, #0
 80088da:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80088dc:	2300      	movs	r3, #0
 80088de:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80088e0:	68fb      	ldr	r3, [r7, #12]
 80088e2:	3301      	adds	r3, #1
 80088e4:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80088e6:	68fb      	ldr	r3, [r7, #12]
 80088e8:	4a11      	ldr	r2, [pc, #68]	; (8008930 <USB_FlushRxFifo+0x5c>)
 80088ea:	4293      	cmp	r3, r2
 80088ec:	d901      	bls.n	80088f2 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 80088ee:	2303      	movs	r3, #3
 80088f0:	e018      	b.n	8008924 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80088f2:	687b      	ldr	r3, [r7, #4]
 80088f4:	691b      	ldr	r3, [r3, #16]
 80088f6:	2b00      	cmp	r3, #0
 80088f8:	daf2      	bge.n	80088e0 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 80088fa:	2300      	movs	r3, #0
 80088fc:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 80088fe:	687b      	ldr	r3, [r7, #4]
 8008900:	2210      	movs	r2, #16
 8008902:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8008904:	68fb      	ldr	r3, [r7, #12]
 8008906:	3301      	adds	r3, #1
 8008908:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800890a:	68fb      	ldr	r3, [r7, #12]
 800890c:	4a08      	ldr	r2, [pc, #32]	; (8008930 <USB_FlushRxFifo+0x5c>)
 800890e:	4293      	cmp	r3, r2
 8008910:	d901      	bls.n	8008916 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8008912:	2303      	movs	r3, #3
 8008914:	e006      	b.n	8008924 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8008916:	687b      	ldr	r3, [r7, #4]
 8008918:	691b      	ldr	r3, [r3, #16]
 800891a:	f003 0310 	and.w	r3, r3, #16
 800891e:	2b10      	cmp	r3, #16
 8008920:	d0f0      	beq.n	8008904 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8008922:	2300      	movs	r3, #0
}
 8008924:	4618      	mov	r0, r3
 8008926:	3714      	adds	r7, #20
 8008928:	46bd      	mov	sp, r7
 800892a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800892e:	4770      	bx	lr
 8008930:	00030d40 	.word	0x00030d40

08008934 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8008934:	b480      	push	{r7}
 8008936:	b089      	sub	sp, #36	; 0x24
 8008938:	af00      	add	r7, sp, #0
 800893a:	60f8      	str	r0, [r7, #12]
 800893c:	60b9      	str	r1, [r7, #8]
 800893e:	4611      	mov	r1, r2
 8008940:	461a      	mov	r2, r3
 8008942:	460b      	mov	r3, r1
 8008944:	71fb      	strb	r3, [r7, #7]
 8008946:	4613      	mov	r3, r2
 8008948:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800894a:	68fb      	ldr	r3, [r7, #12]
 800894c:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 800894e:	68bb      	ldr	r3, [r7, #8]
 8008950:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8008952:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8008956:	2b00      	cmp	r3, #0
 8008958:	d123      	bne.n	80089a2 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 800895a:	88bb      	ldrh	r3, [r7, #4]
 800895c:	3303      	adds	r3, #3
 800895e:	089b      	lsrs	r3, r3, #2
 8008960:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8008962:	2300      	movs	r3, #0
 8008964:	61bb      	str	r3, [r7, #24]
 8008966:	e018      	b.n	800899a <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8008968:	79fb      	ldrb	r3, [r7, #7]
 800896a:	031a      	lsls	r2, r3, #12
 800896c:	697b      	ldr	r3, [r7, #20]
 800896e:	4413      	add	r3, r2
 8008970:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008974:	461a      	mov	r2, r3
 8008976:	69fb      	ldr	r3, [r7, #28]
 8008978:	681b      	ldr	r3, [r3, #0]
 800897a:	6013      	str	r3, [r2, #0]
      pSrc++;
 800897c:	69fb      	ldr	r3, [r7, #28]
 800897e:	3301      	adds	r3, #1
 8008980:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8008982:	69fb      	ldr	r3, [r7, #28]
 8008984:	3301      	adds	r3, #1
 8008986:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8008988:	69fb      	ldr	r3, [r7, #28]
 800898a:	3301      	adds	r3, #1
 800898c:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800898e:	69fb      	ldr	r3, [r7, #28]
 8008990:	3301      	adds	r3, #1
 8008992:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8008994:	69bb      	ldr	r3, [r7, #24]
 8008996:	3301      	adds	r3, #1
 8008998:	61bb      	str	r3, [r7, #24]
 800899a:	69ba      	ldr	r2, [r7, #24]
 800899c:	693b      	ldr	r3, [r7, #16]
 800899e:	429a      	cmp	r2, r3
 80089a0:	d3e2      	bcc.n	8008968 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 80089a2:	2300      	movs	r3, #0
}
 80089a4:	4618      	mov	r0, r3
 80089a6:	3724      	adds	r7, #36	; 0x24
 80089a8:	46bd      	mov	sp, r7
 80089aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089ae:	4770      	bx	lr

080089b0 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 80089b0:	b480      	push	{r7}
 80089b2:	b08b      	sub	sp, #44	; 0x2c
 80089b4:	af00      	add	r7, sp, #0
 80089b6:	60f8      	str	r0, [r7, #12]
 80089b8:	60b9      	str	r1, [r7, #8]
 80089ba:	4613      	mov	r3, r2
 80089bc:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80089be:	68fb      	ldr	r3, [r7, #12]
 80089c0:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 80089c2:	68bb      	ldr	r3, [r7, #8]
 80089c4:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 80089c6:	88fb      	ldrh	r3, [r7, #6]
 80089c8:	089b      	lsrs	r3, r3, #2
 80089ca:	b29b      	uxth	r3, r3
 80089cc:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 80089ce:	88fb      	ldrh	r3, [r7, #6]
 80089d0:	f003 0303 	and.w	r3, r3, #3
 80089d4:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 80089d6:	2300      	movs	r3, #0
 80089d8:	623b      	str	r3, [r7, #32]
 80089da:	e014      	b.n	8008a06 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 80089dc:	69bb      	ldr	r3, [r7, #24]
 80089de:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80089e2:	681a      	ldr	r2, [r3, #0]
 80089e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80089e6:	601a      	str	r2, [r3, #0]
    pDest++;
 80089e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80089ea:	3301      	adds	r3, #1
 80089ec:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 80089ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80089f0:	3301      	adds	r3, #1
 80089f2:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 80089f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80089f6:	3301      	adds	r3, #1
 80089f8:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 80089fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80089fc:	3301      	adds	r3, #1
 80089fe:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = 0U; i < count32b; i++)
 8008a00:	6a3b      	ldr	r3, [r7, #32]
 8008a02:	3301      	adds	r3, #1
 8008a04:	623b      	str	r3, [r7, #32]
 8008a06:	6a3a      	ldr	r2, [r7, #32]
 8008a08:	697b      	ldr	r3, [r7, #20]
 8008a0a:	429a      	cmp	r2, r3
 8008a0c:	d3e6      	bcc.n	80089dc <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8008a0e:	8bfb      	ldrh	r3, [r7, #30]
 8008a10:	2b00      	cmp	r3, #0
 8008a12:	d01e      	beq.n	8008a52 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8008a14:	2300      	movs	r3, #0
 8008a16:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8008a18:	69bb      	ldr	r3, [r7, #24]
 8008a1a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008a1e:	461a      	mov	r2, r3
 8008a20:	f107 0310 	add.w	r3, r7, #16
 8008a24:	6812      	ldr	r2, [r2, #0]
 8008a26:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8008a28:	693a      	ldr	r2, [r7, #16]
 8008a2a:	6a3b      	ldr	r3, [r7, #32]
 8008a2c:	b2db      	uxtb	r3, r3
 8008a2e:	00db      	lsls	r3, r3, #3
 8008a30:	fa22 f303 	lsr.w	r3, r2, r3
 8008a34:	b2da      	uxtb	r2, r3
 8008a36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008a38:	701a      	strb	r2, [r3, #0]
      i++;
 8008a3a:	6a3b      	ldr	r3, [r7, #32]
 8008a3c:	3301      	adds	r3, #1
 8008a3e:	623b      	str	r3, [r7, #32]
      pDest++;
 8008a40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008a42:	3301      	adds	r3, #1
 8008a44:	627b      	str	r3, [r7, #36]	; 0x24
      remaining_bytes--;
 8008a46:	8bfb      	ldrh	r3, [r7, #30]
 8008a48:	3b01      	subs	r3, #1
 8008a4a:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8008a4c:	8bfb      	ldrh	r3, [r7, #30]
 8008a4e:	2b00      	cmp	r3, #0
 8008a50:	d1ea      	bne.n	8008a28 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8008a52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8008a54:	4618      	mov	r0, r3
 8008a56:	372c      	adds	r7, #44	; 0x2c
 8008a58:	46bd      	mov	sp, r7
 8008a5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a5e:	4770      	bx	lr

08008a60 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 8008a60:	b480      	push	{r7}
 8008a62:	b085      	sub	sp, #20
 8008a64:	af00      	add	r7, sp, #0
 8008a66:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8008a68:	687b      	ldr	r3, [r7, #4]
 8008a6a:	695b      	ldr	r3, [r3, #20]
 8008a6c:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8008a6e:	687b      	ldr	r3, [r7, #4]
 8008a70:	699b      	ldr	r3, [r3, #24]
 8008a72:	68fa      	ldr	r2, [r7, #12]
 8008a74:	4013      	ands	r3, r2
 8008a76:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8008a78:	68fb      	ldr	r3, [r7, #12]
}
 8008a7a:	4618      	mov	r0, r3
 8008a7c:	3714      	adds	r7, #20
 8008a7e:	46bd      	mov	sp, r7
 8008a80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a84:	4770      	bx	lr

08008a86 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 8008a86:	b480      	push	{r7}
 8008a88:	b083      	sub	sp, #12
 8008a8a:	af00      	add	r7, sp, #0
 8008a8c:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8008a8e:	687b      	ldr	r3, [r7, #4]
 8008a90:	695b      	ldr	r3, [r3, #20]
 8008a92:	f003 0301 	and.w	r3, r3, #1
}
 8008a96:	4618      	mov	r0, r3
 8008a98:	370c      	adds	r7, #12
 8008a9a:	46bd      	mov	sp, r7
 8008a9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008aa0:	4770      	bx	lr
	...

08008aa4 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8008aa4:	b480      	push	{r7}
 8008aa6:	b085      	sub	sp, #20
 8008aa8:	af00      	add	r7, sp, #0
 8008aaa:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8008aac:	2300      	movs	r3, #0
 8008aae:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8008ab0:	68fb      	ldr	r3, [r7, #12]
 8008ab2:	3301      	adds	r3, #1
 8008ab4:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8008ab6:	68fb      	ldr	r3, [r7, #12]
 8008ab8:	4a13      	ldr	r2, [pc, #76]	; (8008b08 <USB_CoreReset+0x64>)
 8008aba:	4293      	cmp	r3, r2
 8008abc:	d901      	bls.n	8008ac2 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8008abe:	2303      	movs	r3, #3
 8008ac0:	e01b      	b.n	8008afa <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8008ac2:	687b      	ldr	r3, [r7, #4]
 8008ac4:	691b      	ldr	r3, [r3, #16]
 8008ac6:	2b00      	cmp	r3, #0
 8008ac8:	daf2      	bge.n	8008ab0 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8008aca:	2300      	movs	r3, #0
 8008acc:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8008ace:	687b      	ldr	r3, [r7, #4]
 8008ad0:	691b      	ldr	r3, [r3, #16]
 8008ad2:	f043 0201 	orr.w	r2, r3, #1
 8008ad6:	687b      	ldr	r3, [r7, #4]
 8008ad8:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8008ada:	68fb      	ldr	r3, [r7, #12]
 8008adc:	3301      	adds	r3, #1
 8008ade:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8008ae0:	68fb      	ldr	r3, [r7, #12]
 8008ae2:	4a09      	ldr	r2, [pc, #36]	; (8008b08 <USB_CoreReset+0x64>)
 8008ae4:	4293      	cmp	r3, r2
 8008ae6:	d901      	bls.n	8008aec <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8008ae8:	2303      	movs	r3, #3
 8008aea:	e006      	b.n	8008afa <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8008aec:	687b      	ldr	r3, [r7, #4]
 8008aee:	691b      	ldr	r3, [r3, #16]
 8008af0:	f003 0301 	and.w	r3, r3, #1
 8008af4:	2b01      	cmp	r3, #1
 8008af6:	d0f0      	beq.n	8008ada <USB_CoreReset+0x36>

  return HAL_OK;
 8008af8:	2300      	movs	r3, #0
}
 8008afa:	4618      	mov	r0, r3
 8008afc:	3714      	adds	r7, #20
 8008afe:	46bd      	mov	sp, r7
 8008b00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b04:	4770      	bx	lr
 8008b06:	bf00      	nop
 8008b08:	00030d40 	.word	0x00030d40

08008b0c <USB_HostInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_HostInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8008b0c:	b084      	sub	sp, #16
 8008b0e:	b580      	push	{r7, lr}
 8008b10:	b086      	sub	sp, #24
 8008b12:	af00      	add	r7, sp, #0
 8008b14:	6078      	str	r0, [r7, #4]
 8008b16:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8008b1a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8008b1e:	2300      	movs	r3, #0
 8008b20:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008b22:	687b      	ldr	r3, [r7, #4]
 8008b24:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8008b26:	68fb      	ldr	r3, [r7, #12]
 8008b28:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8008b2c:	461a      	mov	r2, r3
 8008b2e:	2300      	movs	r3, #0
 8008b30:	6013      	str	r3, [r2, #0]
#else
  /*
  * Disable HW VBUS sensing. VBUS is internally considered to be always
  * at VBUS-Valid level (5V).
  */
  USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8008b32:	687b      	ldr	r3, [r7, #4]
 8008b34:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008b36:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8008b3a:	687b      	ldr	r3, [r7, #4]
 8008b3c:	639a      	str	r2, [r3, #56]	; 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8008b3e:	687b      	ldr	r3, [r7, #4]
 8008b40:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008b42:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 8008b46:	687b      	ldr	r3, [r7, #4]
 8008b48:	639a      	str	r2, [r3, #56]	; 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8008b4a:	687b      	ldr	r3, [r7, #4]
 8008b4c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008b4e:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 8008b52:	687b      	ldr	r3, [r7, #4]
 8008b54:	639a      	str	r2, [r3, #56]	; 0x38
#if defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx)
  /* Disable Battery chargin detector */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_BCDEN);
#endif /* defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  if ((USBx->CID & (0x1U << 8)) != 0U)
 8008b56:	687b      	ldr	r3, [r7, #4]
 8008b58:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008b5a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008b5e:	2b00      	cmp	r3, #0
 8008b60:	d018      	beq.n	8008b94 <USB_HostInit+0x88>
  {
    if (cfg.speed == USBH_FSLS_SPEED)
 8008b62:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008b64:	2b01      	cmp	r3, #1
 8008b66:	d10a      	bne.n	8008b7e <USB_HostInit+0x72>
    {
      /* Force Device Enumeration to FS/LS mode only */
      USBx_HOST->HCFG |= USB_OTG_HCFG_FSLSS;
 8008b68:	68fb      	ldr	r3, [r7, #12]
 8008b6a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8008b6e:	681b      	ldr	r3, [r3, #0]
 8008b70:	68fa      	ldr	r2, [r7, #12]
 8008b72:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8008b76:	f043 0304 	orr.w	r3, r3, #4
 8008b7a:	6013      	str	r3, [r2, #0]
 8008b7c:	e014      	b.n	8008ba8 <USB_HostInit+0x9c>
    }
    else
    {
      /* Set default Max speed support */
      USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 8008b7e:	68fb      	ldr	r3, [r7, #12]
 8008b80:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8008b84:	681b      	ldr	r3, [r3, #0]
 8008b86:	68fa      	ldr	r2, [r7, #12]
 8008b88:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8008b8c:	f023 0304 	bic.w	r3, r3, #4
 8008b90:	6013      	str	r3, [r2, #0]
 8008b92:	e009      	b.n	8008ba8 <USB_HostInit+0x9c>
    }
  }
  else
  {
    /* Set default Max speed support */
    USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 8008b94:	68fb      	ldr	r3, [r7, #12]
 8008b96:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8008b9a:	681b      	ldr	r3, [r3, #0]
 8008b9c:	68fa      	ldr	r2, [r7, #12]
 8008b9e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8008ba2:	f023 0304 	bic.w	r3, r3, #4
 8008ba6:	6013      	str	r3, [r2, #0]
  }

  /* Make sure the FIFOs are flushed. */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8008ba8:	2110      	movs	r1, #16
 8008baa:	6878      	ldr	r0, [r7, #4]
 8008bac:	f7ff fe5e 	bl	800886c <USB_FlushTxFifo>
 8008bb0:	4603      	mov	r3, r0
 8008bb2:	2b00      	cmp	r3, #0
 8008bb4:	d001      	beq.n	8008bba <USB_HostInit+0xae>
  {
    ret = HAL_ERROR;
 8008bb6:	2301      	movs	r3, #1
 8008bb8:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8008bba:	6878      	ldr	r0, [r7, #4]
 8008bbc:	f7ff fe8a 	bl	80088d4 <USB_FlushRxFifo>
 8008bc0:	4603      	mov	r3, r0
 8008bc2:	2b00      	cmp	r3, #0
 8008bc4:	d001      	beq.n	8008bca <USB_HostInit+0xbe>
  {
    ret = HAL_ERROR;
 8008bc6:	2301      	movs	r3, #1
 8008bc8:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending HC Interrupts */
  for (i = 0U; i < cfg.Host_channels; i++)
 8008bca:	2300      	movs	r3, #0
 8008bcc:	613b      	str	r3, [r7, #16]
 8008bce:	e015      	b.n	8008bfc <USB_HostInit+0xf0>
  {
    USBx_HC(i)->HCINT = 0xFFFFFFFFU;
 8008bd0:	693b      	ldr	r3, [r7, #16]
 8008bd2:	015a      	lsls	r2, r3, #5
 8008bd4:	68fb      	ldr	r3, [r7, #12]
 8008bd6:	4413      	add	r3, r2
 8008bd8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008bdc:	461a      	mov	r2, r3
 8008bde:	f04f 33ff 	mov.w	r3, #4294967295
 8008be2:	6093      	str	r3, [r2, #8]
    USBx_HC(i)->HCINTMSK = 0U;
 8008be4:	693b      	ldr	r3, [r7, #16]
 8008be6:	015a      	lsls	r2, r3, #5
 8008be8:	68fb      	ldr	r3, [r7, #12]
 8008bea:	4413      	add	r3, r2
 8008bec:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008bf0:	461a      	mov	r2, r3
 8008bf2:	2300      	movs	r3, #0
 8008bf4:	60d3      	str	r3, [r2, #12]
  for (i = 0U; i < cfg.Host_channels; i++)
 8008bf6:	693b      	ldr	r3, [r7, #16]
 8008bf8:	3301      	adds	r3, #1
 8008bfa:	613b      	str	r3, [r7, #16]
 8008bfc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008bfe:	693a      	ldr	r2, [r7, #16]
 8008c00:	429a      	cmp	r2, r3
 8008c02:	d3e5      	bcc.n	8008bd0 <USB_HostInit+0xc4>
  }

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8008c04:	687b      	ldr	r3, [r7, #4]
 8008c06:	2200      	movs	r2, #0
 8008c08:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xFFFFFFFFU;
 8008c0a:	687b      	ldr	r3, [r7, #4]
 8008c0c:	f04f 32ff 	mov.w	r2, #4294967295
 8008c10:	615a      	str	r2, [r3, #20]

  if ((USBx->CID & (0x1U << 8)) != 0U)
 8008c12:	687b      	ldr	r3, [r7, #4]
 8008c14:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008c16:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008c1a:	2b00      	cmp	r3, #0
 8008c1c:	d00b      	beq.n	8008c36 <USB_HostInit+0x12a>
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x200U;
 8008c1e:	687b      	ldr	r3, [r7, #4]
 8008c20:	f44f 7200 	mov.w	r2, #512	; 0x200
 8008c24:	625a      	str	r2, [r3, #36]	; 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x100U << 16) & USB_OTG_NPTXFD) | 0x200U);
 8008c26:	687b      	ldr	r3, [r7, #4]
 8008c28:	4a13      	ldr	r2, [pc, #76]	; (8008c78 <USB_HostInit+0x16c>)
 8008c2a:	629a      	str	r2, [r3, #40]	; 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0xE0U << 16) & USB_OTG_HPTXFSIZ_PTXFD) | 0x300U);
 8008c2c:	687b      	ldr	r3, [r7, #4]
 8008c2e:	4a13      	ldr	r2, [pc, #76]	; (8008c7c <USB_HostInit+0x170>)
 8008c30:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
 8008c34:	e009      	b.n	8008c4a <USB_HostInit+0x13e>
  }
  else
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x80U;
 8008c36:	687b      	ldr	r3, [r7, #4]
 8008c38:	2280      	movs	r2, #128	; 0x80
 8008c3a:	625a      	str	r2, [r3, #36]	; 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x60U << 16) & USB_OTG_NPTXFD) | 0x80U);
 8008c3c:	687b      	ldr	r3, [r7, #4]
 8008c3e:	4a10      	ldr	r2, [pc, #64]	; (8008c80 <USB_HostInit+0x174>)
 8008c40:	629a      	str	r2, [r3, #40]	; 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0x40U << 16)& USB_OTG_HPTXFSIZ_PTXFD) | 0xE0U);
 8008c42:	687b      	ldr	r3, [r7, #4]
 8008c44:	4a0f      	ldr	r2, [pc, #60]	; (8008c84 <USB_HostInit+0x178>)
 8008c46:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
  }

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8008c4a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008c4c:	2b00      	cmp	r3, #0
 8008c4e:	d105      	bne.n	8008c5c <USB_HostInit+0x150>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8008c50:	687b      	ldr	r3, [r7, #4]
 8008c52:	699b      	ldr	r3, [r3, #24]
 8008c54:	f043 0210 	orr.w	r2, r3, #16
 8008c58:	687b      	ldr	r3, [r7, #4]
 8008c5a:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Host mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_PRTIM            | USB_OTG_GINTMSK_HCIM | \
 8008c5c:	687b      	ldr	r3, [r7, #4]
 8008c5e:	699a      	ldr	r2, [r3, #24]
 8008c60:	4b09      	ldr	r3, [pc, #36]	; (8008c88 <USB_HostInit+0x17c>)
 8008c62:	4313      	orrs	r3, r2
 8008c64:	687a      	ldr	r2, [r7, #4]
 8008c66:	6193      	str	r3, [r2, #24]
                    USB_OTG_GINTMSK_SOFM             | USB_OTG_GINTSTS_DISCINT | \
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM  | USB_OTG_GINTMSK_WUIM);

  return ret;
 8008c68:	7dfb      	ldrb	r3, [r7, #23]
}
 8008c6a:	4618      	mov	r0, r3
 8008c6c:	3718      	adds	r7, #24
 8008c6e:	46bd      	mov	sp, r7
 8008c70:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8008c74:	b004      	add	sp, #16
 8008c76:	4770      	bx	lr
 8008c78:	01000200 	.word	0x01000200
 8008c7c:	00e00300 	.word	0x00e00300
 8008c80:	00600080 	.word	0x00600080
 8008c84:	004000e0 	.word	0x004000e0
 8008c88:	a3200008 	.word	0xa3200008

08008c8c <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
 8008c8c:	b480      	push	{r7}
 8008c8e:	b085      	sub	sp, #20
 8008c90:	af00      	add	r7, sp, #0
 8008c92:	6078      	str	r0, [r7, #4]
 8008c94:	460b      	mov	r3, r1
 8008c96:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008c98:	687b      	ldr	r3, [r7, #4]
 8008c9a:	60fb      	str	r3, [r7, #12]

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 8008c9c:	68fb      	ldr	r3, [r7, #12]
 8008c9e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8008ca2:	681b      	ldr	r3, [r3, #0]
 8008ca4:	68fa      	ldr	r2, [r7, #12]
 8008ca6:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8008caa:	f023 0303 	bic.w	r3, r3, #3
 8008cae:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 8008cb0:	68fb      	ldr	r3, [r7, #12]
 8008cb2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8008cb6:	681a      	ldr	r2, [r3, #0]
 8008cb8:	78fb      	ldrb	r3, [r7, #3]
 8008cba:	f003 0303 	and.w	r3, r3, #3
 8008cbe:	68f9      	ldr	r1, [r7, #12]
 8008cc0:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8008cc4:	4313      	orrs	r3, r2
 8008cc6:	600b      	str	r3, [r1, #0]

  if (freq == HCFG_48_MHZ)
 8008cc8:	78fb      	ldrb	r3, [r7, #3]
 8008cca:	2b01      	cmp	r3, #1
 8008ccc:	d107      	bne.n	8008cde <USB_InitFSLSPClkSel+0x52>
  {
    USBx_HOST->HFIR = 48000U;
 8008cce:	68fb      	ldr	r3, [r7, #12]
 8008cd0:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8008cd4:	461a      	mov	r2, r3
 8008cd6:	f64b 3380 	movw	r3, #48000	; 0xbb80
 8008cda:	6053      	str	r3, [r2, #4]
 8008cdc:	e009      	b.n	8008cf2 <USB_InitFSLSPClkSel+0x66>
  }
  else if (freq == HCFG_6_MHZ)
 8008cde:	78fb      	ldrb	r3, [r7, #3]
 8008ce0:	2b02      	cmp	r3, #2
 8008ce2:	d106      	bne.n	8008cf2 <USB_InitFSLSPClkSel+0x66>
  {
    USBx_HOST->HFIR = 6000U;
 8008ce4:	68fb      	ldr	r3, [r7, #12]
 8008ce6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8008cea:	461a      	mov	r2, r3
 8008cec:	f241 7370 	movw	r3, #6000	; 0x1770
 8008cf0:	6053      	str	r3, [r2, #4]
  else
  {
    /* ... */
  }

  return HAL_OK;
 8008cf2:	2300      	movs	r3, #0
}
 8008cf4:	4618      	mov	r0, r3
 8008cf6:	3714      	adds	r7, #20
 8008cf8:	46bd      	mov	sp, r7
 8008cfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cfe:	4770      	bx	lr

08008d00 <USB_ResetPort>:
  * @retval HAL status
  * @note (1)The application must wait at least 10 ms
  *   before clearing the reset bit.
  */
HAL_StatusTypeDef USB_ResetPort(USB_OTG_GlobalTypeDef *USBx)
{
 8008d00:	b580      	push	{r7, lr}
 8008d02:	b084      	sub	sp, #16
 8008d04:	af00      	add	r7, sp, #0
 8008d06:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008d08:	687b      	ldr	r3, [r7, #4]
 8008d0a:	60fb      	str	r3, [r7, #12]

  __IO uint32_t hprt0 = 0U;
 8008d0c:	2300      	movs	r3, #0
 8008d0e:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8008d10:	68fb      	ldr	r3, [r7, #12]
 8008d12:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8008d16:	681b      	ldr	r3, [r3, #0]
 8008d18:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 8008d1a:	68bb      	ldr	r3, [r7, #8]
 8008d1c:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8008d20:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  USBx_HPRT0 = (USB_OTG_HPRT_PRST | hprt0);
 8008d22:	68bb      	ldr	r3, [r7, #8]
 8008d24:	68fa      	ldr	r2, [r7, #12]
 8008d26:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 8008d2a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008d2e:	6013      	str	r3, [r2, #0]
  HAL_Delay(100U);                                 /* See Note #1 */
 8008d30:	2064      	movs	r0, #100	; 0x64
 8008d32:	f7fa f9c5 	bl	80030c0 <HAL_Delay>
  USBx_HPRT0 = ((~USB_OTG_HPRT_PRST) & hprt0);
 8008d36:	68bb      	ldr	r3, [r7, #8]
 8008d38:	68fa      	ldr	r2, [r7, #12]
 8008d3a:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 8008d3e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008d42:	6013      	str	r3, [r2, #0]
  HAL_Delay(10U);
 8008d44:	200a      	movs	r0, #10
 8008d46:	f7fa f9bb 	bl	80030c0 <HAL_Delay>

  return HAL_OK;
 8008d4a:	2300      	movs	r3, #0
}
 8008d4c:	4618      	mov	r0, r3
 8008d4e:	3710      	adds	r7, #16
 8008d50:	46bd      	mov	sp, r7
 8008d52:	bd80      	pop	{r7, pc}

08008d54 <USB_DriveVbus>:
  *           0 : Deactivate VBUS
  *           1 : Activate VBUS
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DriveVbus(USB_OTG_GlobalTypeDef *USBx, uint8_t state)
{
 8008d54:	b480      	push	{r7}
 8008d56:	b085      	sub	sp, #20
 8008d58:	af00      	add	r7, sp, #0
 8008d5a:	6078      	str	r0, [r7, #4]
 8008d5c:	460b      	mov	r3, r1
 8008d5e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008d60:	687b      	ldr	r3, [r7, #4]
 8008d62:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 8008d64:	2300      	movs	r3, #0
 8008d66:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8008d68:	68fb      	ldr	r3, [r7, #12]
 8008d6a:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8008d6e:	681b      	ldr	r3, [r3, #0]
 8008d70:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 8008d72:	68bb      	ldr	r3, [r7, #8]
 8008d74:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8008d78:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  if (((hprt0 & USB_OTG_HPRT_PPWR) == 0U) && (state == 1U))
 8008d7a:	68bb      	ldr	r3, [r7, #8]
 8008d7c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8008d80:	2b00      	cmp	r3, #0
 8008d82:	d109      	bne.n	8008d98 <USB_DriveVbus+0x44>
 8008d84:	78fb      	ldrb	r3, [r7, #3]
 8008d86:	2b01      	cmp	r3, #1
 8008d88:	d106      	bne.n	8008d98 <USB_DriveVbus+0x44>
  {
    USBx_HPRT0 = (USB_OTG_HPRT_PPWR | hprt0);
 8008d8a:	68bb      	ldr	r3, [r7, #8]
 8008d8c:	68fa      	ldr	r2, [r7, #12]
 8008d8e:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 8008d92:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8008d96:	6013      	str	r3, [r2, #0]
  }
  if (((hprt0 & USB_OTG_HPRT_PPWR) == USB_OTG_HPRT_PPWR) && (state == 0U))
 8008d98:	68bb      	ldr	r3, [r7, #8]
 8008d9a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8008d9e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008da2:	d109      	bne.n	8008db8 <USB_DriveVbus+0x64>
 8008da4:	78fb      	ldrb	r3, [r7, #3]
 8008da6:	2b00      	cmp	r3, #0
 8008da8:	d106      	bne.n	8008db8 <USB_DriveVbus+0x64>
  {
    USBx_HPRT0 = ((~USB_OTG_HPRT_PPWR) & hprt0);
 8008daa:	68bb      	ldr	r3, [r7, #8]
 8008dac:	68fa      	ldr	r2, [r7, #12]
 8008dae:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 8008db2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008db6:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 8008db8:	2300      	movs	r3, #0
}
 8008dba:	4618      	mov	r0, r3
 8008dbc:	3714      	adds	r7, #20
 8008dbe:	46bd      	mov	sp, r7
 8008dc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dc4:	4770      	bx	lr

08008dc6 <USB_GetHostSpeed>:
  *            @arg HCD_SPEED_HIGH: High speed mode
  *            @arg HCD_SPEED_FULL: Full speed mode
  *            @arg HCD_SPEED_LOW: Low speed mode
  */
uint32_t USB_GetHostSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 8008dc6:	b480      	push	{r7}
 8008dc8:	b085      	sub	sp, #20
 8008dca:	af00      	add	r7, sp, #0
 8008dcc:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008dce:	687b      	ldr	r3, [r7, #4]
 8008dd0:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 8008dd2:	2300      	movs	r3, #0
 8008dd4:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8008dd6:	68fb      	ldr	r3, [r7, #12]
 8008dd8:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8008ddc:	681b      	ldr	r3, [r3, #0]
 8008dde:	60bb      	str	r3, [r7, #8]
  return ((hprt0 & USB_OTG_HPRT_PSPD) >> 17);
 8008de0:	68bb      	ldr	r3, [r7, #8]
 8008de2:	0c5b      	lsrs	r3, r3, #17
 8008de4:	f003 0303 	and.w	r3, r3, #3
}
 8008de8:	4618      	mov	r0, r3
 8008dea:	3714      	adds	r7, #20
 8008dec:	46bd      	mov	sp, r7
 8008dee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008df2:	4770      	bx	lr

08008df4 <USB_GetCurrentFrame>:
  * @brief  Return Host Current Frame number
  * @param  USBx  Selected device
  * @retval current frame number
  */
uint32_t USB_GetCurrentFrame(USB_OTG_GlobalTypeDef *USBx)
{
 8008df4:	b480      	push	{r7}
 8008df6:	b085      	sub	sp, #20
 8008df8:	af00      	add	r7, sp, #0
 8008dfa:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008dfc:	687b      	ldr	r3, [r7, #4]
 8008dfe:	60fb      	str	r3, [r7, #12]

  return (USBx_HOST->HFNUM & USB_OTG_HFNUM_FRNUM);
 8008e00:	68fb      	ldr	r3, [r7, #12]
 8008e02:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8008e06:	689b      	ldr	r3, [r3, #8]
 8008e08:	b29b      	uxth	r3, r3
}
 8008e0a:	4618      	mov	r0, r3
 8008e0c:	3714      	adds	r7, #20
 8008e0e:	46bd      	mov	sp, r7
 8008e10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e14:	4770      	bx	lr
	...

08008e18 <USB_HC_Init>:
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Init(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num,
                              uint8_t epnum, uint8_t dev_address, uint8_t speed,
                              uint8_t ep_type, uint16_t mps)
{
 8008e18:	b580      	push	{r7, lr}
 8008e1a:	b088      	sub	sp, #32
 8008e1c:	af00      	add	r7, sp, #0
 8008e1e:	6078      	str	r0, [r7, #4]
 8008e20:	4608      	mov	r0, r1
 8008e22:	4611      	mov	r1, r2
 8008e24:	461a      	mov	r2, r3
 8008e26:	4603      	mov	r3, r0
 8008e28:	70fb      	strb	r3, [r7, #3]
 8008e2a:	460b      	mov	r3, r1
 8008e2c:	70bb      	strb	r3, [r7, #2]
 8008e2e:	4613      	mov	r3, r2
 8008e30:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef ret = HAL_OK;
 8008e32:	2300      	movs	r3, #0
 8008e34:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008e36:	687b      	ldr	r3, [r7, #4]
 8008e38:	613b      	str	r3, [r7, #16]
  uint32_t HCcharEpDir;
  uint32_t HCcharLowSpeed;
  uint32_t HostCoreSpeed;

  /* Clear old interrupt conditions for this host channel. */
  USBx_HC((uint32_t)ch_num)->HCINT = 0xFFFFFFFFU;
 8008e3a:	78fb      	ldrb	r3, [r7, #3]
 8008e3c:	015a      	lsls	r2, r3, #5
 8008e3e:	693b      	ldr	r3, [r7, #16]
 8008e40:	4413      	add	r3, r2
 8008e42:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008e46:	461a      	mov	r2, r3
 8008e48:	f04f 33ff 	mov.w	r3, #4294967295
 8008e4c:	6093      	str	r3, [r2, #8]

  /* Enable channel interrupts required for this transfer. */
  switch (ep_type)
 8008e4e:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8008e52:	2b03      	cmp	r3, #3
 8008e54:	d87e      	bhi.n	8008f54 <USB_HC_Init+0x13c>
 8008e56:	a201      	add	r2, pc, #4	; (adr r2, 8008e5c <USB_HC_Init+0x44>)
 8008e58:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008e5c:	08008e6d 	.word	0x08008e6d
 8008e60:	08008f17 	.word	0x08008f17
 8008e64:	08008e6d 	.word	0x08008e6d
 8008e68:	08008ed9 	.word	0x08008ed9
  {
    case EP_TYPE_CTRL:
    case EP_TYPE_BULK:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8008e6c:	78fb      	ldrb	r3, [r7, #3]
 8008e6e:	015a      	lsls	r2, r3, #5
 8008e70:	693b      	ldr	r3, [r7, #16]
 8008e72:	4413      	add	r3, r2
 8008e74:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008e78:	461a      	mov	r2, r3
 8008e7a:	f240 439d 	movw	r3, #1181	; 0x49d
 8008e7e:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_TXERRM |
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_NAKM;

      if ((epnum & 0x80U) == 0x80U)
 8008e80:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8008e84:	2b00      	cmp	r3, #0
 8008e86:	da10      	bge.n	8008eaa <USB_HC_Init+0x92>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 8008e88:	78fb      	ldrb	r3, [r7, #3]
 8008e8a:	015a      	lsls	r2, r3, #5
 8008e8c:	693b      	ldr	r3, [r7, #16]
 8008e8e:	4413      	add	r3, r2
 8008e90:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008e94:	68db      	ldr	r3, [r3, #12]
 8008e96:	78fa      	ldrb	r2, [r7, #3]
 8008e98:	0151      	lsls	r1, r2, #5
 8008e9a:	693a      	ldr	r2, [r7, #16]
 8008e9c:	440a      	add	r2, r1
 8008e9e:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8008ea2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008ea6:	60d3      	str	r3, [r2, #12]
        {
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
                                                 USB_OTG_HCINTMSK_ACKM;
        }
      }
      break;
 8008ea8:	e057      	b.n	8008f5a <USB_HC_Init+0x142>
        if ((USBx->CID & (0x1U << 8)) != 0U)
 8008eaa:	687b      	ldr	r3, [r7, #4]
 8008eac:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008eae:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008eb2:	2b00      	cmp	r3, #0
 8008eb4:	d051      	beq.n	8008f5a <USB_HC_Init+0x142>
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
 8008eb6:	78fb      	ldrb	r3, [r7, #3]
 8008eb8:	015a      	lsls	r2, r3, #5
 8008eba:	693b      	ldr	r3, [r7, #16]
 8008ebc:	4413      	add	r3, r2
 8008ebe:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008ec2:	68db      	ldr	r3, [r3, #12]
 8008ec4:	78fa      	ldrb	r2, [r7, #3]
 8008ec6:	0151      	lsls	r1, r2, #5
 8008ec8:	693a      	ldr	r2, [r7, #16]
 8008eca:	440a      	add	r2, r1
 8008ecc:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8008ed0:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8008ed4:	60d3      	str	r3, [r2, #12]
      break;
 8008ed6:	e040      	b.n	8008f5a <USB_HC_Init+0x142>

    case EP_TYPE_INTR:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8008ed8:	78fb      	ldrb	r3, [r7, #3]
 8008eda:	015a      	lsls	r2, r3, #5
 8008edc:	693b      	ldr	r3, [r7, #16]
 8008ede:	4413      	add	r3, r2
 8008ee0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008ee4:	461a      	mov	r2, r3
 8008ee6:	f240 639d 	movw	r3, #1693	; 0x69d
 8008eea:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_NAKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 8008eec:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8008ef0:	2b00      	cmp	r3, #0
 8008ef2:	da34      	bge.n	8008f5e <USB_HC_Init+0x146>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 8008ef4:	78fb      	ldrb	r3, [r7, #3]
 8008ef6:	015a      	lsls	r2, r3, #5
 8008ef8:	693b      	ldr	r3, [r7, #16]
 8008efa:	4413      	add	r3, r2
 8008efc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008f00:	68db      	ldr	r3, [r3, #12]
 8008f02:	78fa      	ldrb	r2, [r7, #3]
 8008f04:	0151      	lsls	r1, r2, #5
 8008f06:	693a      	ldr	r2, [r7, #16]
 8008f08:	440a      	add	r2, r1
 8008f0a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8008f0e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008f12:	60d3      	str	r3, [r2, #12]
      }

      break;
 8008f14:	e023      	b.n	8008f5e <USB_HC_Init+0x146>

    case EP_TYPE_ISOC:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8008f16:	78fb      	ldrb	r3, [r7, #3]
 8008f18:	015a      	lsls	r2, r3, #5
 8008f1a:	693b      	ldr	r3, [r7, #16]
 8008f1c:	4413      	add	r3, r2
 8008f1e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008f22:	461a      	mov	r2, r3
 8008f24:	f240 2325 	movw	r3, #549	; 0x225
 8008f28:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_ACKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 8008f2a:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8008f2e:	2b00      	cmp	r3, #0
 8008f30:	da17      	bge.n	8008f62 <USB_HC_Init+0x14a>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_TXERRM | USB_OTG_HCINTMSK_BBERRM);
 8008f32:	78fb      	ldrb	r3, [r7, #3]
 8008f34:	015a      	lsls	r2, r3, #5
 8008f36:	693b      	ldr	r3, [r7, #16]
 8008f38:	4413      	add	r3, r2
 8008f3a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008f3e:	68db      	ldr	r3, [r3, #12]
 8008f40:	78fa      	ldrb	r2, [r7, #3]
 8008f42:	0151      	lsls	r1, r2, #5
 8008f44:	693a      	ldr	r2, [r7, #16]
 8008f46:	440a      	add	r2, r1
 8008f48:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8008f4c:	f443 73c0 	orr.w	r3, r3, #384	; 0x180
 8008f50:	60d3      	str	r3, [r2, #12]
      }
      break;
 8008f52:	e006      	b.n	8008f62 <USB_HC_Init+0x14a>

    default:
      ret = HAL_ERROR;
 8008f54:	2301      	movs	r3, #1
 8008f56:	77fb      	strb	r3, [r7, #31]
      break;
 8008f58:	e004      	b.n	8008f64 <USB_HC_Init+0x14c>
      break;
 8008f5a:	bf00      	nop
 8008f5c:	e002      	b.n	8008f64 <USB_HC_Init+0x14c>
      break;
 8008f5e:	bf00      	nop
 8008f60:	e000      	b.n	8008f64 <USB_HC_Init+0x14c>
      break;
 8008f62:	bf00      	nop
  }

  /* Enable host channel Halt interrupt */
  USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_CHHM;
 8008f64:	78fb      	ldrb	r3, [r7, #3]
 8008f66:	015a      	lsls	r2, r3, #5
 8008f68:	693b      	ldr	r3, [r7, #16]
 8008f6a:	4413      	add	r3, r2
 8008f6c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008f70:	68db      	ldr	r3, [r3, #12]
 8008f72:	78fa      	ldrb	r2, [r7, #3]
 8008f74:	0151      	lsls	r1, r2, #5
 8008f76:	693a      	ldr	r2, [r7, #16]
 8008f78:	440a      	add	r2, r1
 8008f7a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8008f7e:	f043 0302 	orr.w	r3, r3, #2
 8008f82:	60d3      	str	r3, [r2, #12]

  /* Enable the top level host channel interrupt. */
  USBx_HOST->HAINTMSK |= 1UL << (ch_num & 0xFU);
 8008f84:	693b      	ldr	r3, [r7, #16]
 8008f86:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8008f8a:	699a      	ldr	r2, [r3, #24]
 8008f8c:	78fb      	ldrb	r3, [r7, #3]
 8008f8e:	f003 030f 	and.w	r3, r3, #15
 8008f92:	2101      	movs	r1, #1
 8008f94:	fa01 f303 	lsl.w	r3, r1, r3
 8008f98:	6939      	ldr	r1, [r7, #16]
 8008f9a:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8008f9e:	4313      	orrs	r3, r2
 8008fa0:	618b      	str	r3, [r1, #24]

  /* Make sure host channel interrupts are enabled. */
  USBx->GINTMSK |= USB_OTG_GINTMSK_HCIM;
 8008fa2:	687b      	ldr	r3, [r7, #4]
 8008fa4:	699b      	ldr	r3, [r3, #24]
 8008fa6:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 8008faa:	687b      	ldr	r3, [r7, #4]
 8008fac:	619a      	str	r2, [r3, #24]

  /* Program the HCCHAR register */
  if ((epnum & 0x80U) == 0x80U)
 8008fae:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8008fb2:	2b00      	cmp	r3, #0
 8008fb4:	da03      	bge.n	8008fbe <USB_HC_Init+0x1a6>
  {
    HCcharEpDir = (0x1U << 15) & USB_OTG_HCCHAR_EPDIR;
 8008fb6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8008fba:	61bb      	str	r3, [r7, #24]
 8008fbc:	e001      	b.n	8008fc2 <USB_HC_Init+0x1aa>
  }
  else
  {
    HCcharEpDir = 0U;
 8008fbe:	2300      	movs	r3, #0
 8008fc0:	61bb      	str	r3, [r7, #24]
  }

  HostCoreSpeed = USB_GetHostSpeed(USBx);
 8008fc2:	6878      	ldr	r0, [r7, #4]
 8008fc4:	f7ff feff 	bl	8008dc6 <USB_GetHostSpeed>
 8008fc8:	60f8      	str	r0, [r7, #12]

  /* LS device plugged to HUB */
  if ((speed == HPRT0_PRTSPD_LOW_SPEED) && (HostCoreSpeed != HPRT0_PRTSPD_LOW_SPEED))
 8008fca:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8008fce:	2b02      	cmp	r3, #2
 8008fd0:	d106      	bne.n	8008fe0 <USB_HC_Init+0x1c8>
 8008fd2:	68fb      	ldr	r3, [r7, #12]
 8008fd4:	2b02      	cmp	r3, #2
 8008fd6:	d003      	beq.n	8008fe0 <USB_HC_Init+0x1c8>
  {
    HCcharLowSpeed = (0x1U << 17) & USB_OTG_HCCHAR_LSDEV;
 8008fd8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8008fdc:	617b      	str	r3, [r7, #20]
 8008fde:	e001      	b.n	8008fe4 <USB_HC_Init+0x1cc>
  }
  else
  {
    HCcharLowSpeed = 0U;
 8008fe0:	2300      	movs	r3, #0
 8008fe2:	617b      	str	r3, [r7, #20]
  }

  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8008fe4:	787b      	ldrb	r3, [r7, #1]
 8008fe6:	059b      	lsls	r3, r3, #22
 8008fe8:	f003 52fe 	and.w	r2, r3, #532676608	; 0x1fc00000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 8008fec:	78bb      	ldrb	r3, [r7, #2]
 8008fee:	02db      	lsls	r3, r3, #11
 8008ff0:	f403 43f0 	and.w	r3, r3, #30720	; 0x7800
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8008ff4:	431a      	orrs	r2, r3
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 8008ff6:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8008ffa:	049b      	lsls	r3, r3, #18
 8008ffc:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 8009000:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 8009002:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 8009004:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 8009008:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 800900a:	69bb      	ldr	r3, [r7, #24]
 800900c:	431a      	orrs	r2, r3
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800900e:	78fb      	ldrb	r3, [r7, #3]
 8009010:	0159      	lsls	r1, r3, #5
 8009012:	693b      	ldr	r3, [r7, #16]
 8009014:	440b      	add	r3, r1
 8009016:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800901a:	4619      	mov	r1, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 800901c:	697b      	ldr	r3, [r7, #20]
 800901e:	4313      	orrs	r3, r2
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8009020:	600b      	str	r3, [r1, #0]

  if ((ep_type == EP_TYPE_INTR) || (ep_type == EP_TYPE_ISOC))
 8009022:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8009026:	2b03      	cmp	r3, #3
 8009028:	d003      	beq.n	8009032 <USB_HC_Init+0x21a>
 800902a:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800902e:	2b01      	cmp	r3, #1
 8009030:	d10f      	bne.n	8009052 <USB_HC_Init+0x23a>
  {
    USBx_HC((uint32_t)ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 8009032:	78fb      	ldrb	r3, [r7, #3]
 8009034:	015a      	lsls	r2, r3, #5
 8009036:	693b      	ldr	r3, [r7, #16]
 8009038:	4413      	add	r3, r2
 800903a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800903e:	681b      	ldr	r3, [r3, #0]
 8009040:	78fa      	ldrb	r2, [r7, #3]
 8009042:	0151      	lsls	r1, r2, #5
 8009044:	693a      	ldr	r2, [r7, #16]
 8009046:	440a      	add	r2, r1
 8009048:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800904c:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8009050:	6013      	str	r3, [r2, #0]
  }

  return ret;
 8009052:	7ffb      	ldrb	r3, [r7, #31]
}
 8009054:	4618      	mov	r0, r3
 8009056:	3720      	adds	r7, #32
 8009058:	46bd      	mov	sp, r7
 800905a:	bd80      	pop	{r7, pc}

0800905c <USB_HC_StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_HCTypeDef *hc, uint8_t dma)
{
 800905c:	b580      	push	{r7, lr}
 800905e:	b08c      	sub	sp, #48	; 0x30
 8009060:	af02      	add	r7, sp, #8
 8009062:	60f8      	str	r0, [r7, #12]
 8009064:	60b9      	str	r1, [r7, #8]
 8009066:	4613      	mov	r3, r2
 8009068:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800906a:	68fb      	ldr	r3, [r7, #12]
 800906c:	623b      	str	r3, [r7, #32]
  uint32_t ch_num = (uint32_t)hc->ch_num;
 800906e:	68bb      	ldr	r3, [r7, #8]
 8009070:	785b      	ldrb	r3, [r3, #1]
 8009072:	61fb      	str	r3, [r7, #28]
  __IO uint32_t tmpreg;
  uint8_t  is_oddframe;
  uint16_t len_words;
  uint16_t num_packets;
  uint16_t max_hc_pkt_count = 256U;
 8009074:	f44f 7380 	mov.w	r3, #256	; 0x100
 8009078:	837b      	strh	r3, [r7, #26]

  if (((USBx->CID & (0x1U << 8)) != 0U) && (hc->speed == USBH_HS_SPEED))
 800907a:	68fb      	ldr	r3, [r7, #12]
 800907c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800907e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009082:	2b00      	cmp	r3, #0
 8009084:	d02d      	beq.n	80090e2 <USB_HC_StartXfer+0x86>
 8009086:	68bb      	ldr	r3, [r7, #8]
 8009088:	791b      	ldrb	r3, [r3, #4]
 800908a:	2b00      	cmp	r3, #0
 800908c:	d129      	bne.n	80090e2 <USB_HC_StartXfer+0x86>
  {
    /* in DMA mode host Core automatically issues ping  in case of NYET/NAK */
    if ((dma == 1U) && ((hc->ep_type == EP_TYPE_CTRL) || (hc->ep_type == EP_TYPE_BULK)))
 800908e:	79fb      	ldrb	r3, [r7, #7]
 8009090:	2b01      	cmp	r3, #1
 8009092:	d117      	bne.n	80090c4 <USB_HC_StartXfer+0x68>
 8009094:	68bb      	ldr	r3, [r7, #8]
 8009096:	79db      	ldrb	r3, [r3, #7]
 8009098:	2b00      	cmp	r3, #0
 800909a:	d003      	beq.n	80090a4 <USB_HC_StartXfer+0x48>
 800909c:	68bb      	ldr	r3, [r7, #8]
 800909e:	79db      	ldrb	r3, [r3, #7]
 80090a0:	2b02      	cmp	r3, #2
 80090a2:	d10f      	bne.n	80090c4 <USB_HC_StartXfer+0x68>
    {
      USBx_HC((uint32_t)ch_num)->HCINTMSK &= ~(USB_OTG_HCINTMSK_NYET |
 80090a4:	69fb      	ldr	r3, [r7, #28]
 80090a6:	015a      	lsls	r2, r3, #5
 80090a8:	6a3b      	ldr	r3, [r7, #32]
 80090aa:	4413      	add	r3, r2
 80090ac:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80090b0:	68db      	ldr	r3, [r3, #12]
 80090b2:	69fa      	ldr	r2, [r7, #28]
 80090b4:	0151      	lsls	r1, r2, #5
 80090b6:	6a3a      	ldr	r2, [r7, #32]
 80090b8:	440a      	add	r2, r1
 80090ba:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80090be:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80090c2:	60d3      	str	r3, [r2, #12]
                                               USB_OTG_HCINTMSK_ACKM |
                                               USB_OTG_HCINTMSK_NAKM);
    }

    if ((dma == 0U) && (hc->do_ping == 1U))
 80090c4:	79fb      	ldrb	r3, [r7, #7]
 80090c6:	2b00      	cmp	r3, #0
 80090c8:	d10b      	bne.n	80090e2 <USB_HC_StartXfer+0x86>
 80090ca:	68bb      	ldr	r3, [r7, #8]
 80090cc:	795b      	ldrb	r3, [r3, #5]
 80090ce:	2b01      	cmp	r3, #1
 80090d0:	d107      	bne.n	80090e2 <USB_HC_StartXfer+0x86>
    {
      (void)USB_DoPing(USBx, hc->ch_num);
 80090d2:	68bb      	ldr	r3, [r7, #8]
 80090d4:	785b      	ldrb	r3, [r3, #1]
 80090d6:	4619      	mov	r1, r3
 80090d8:	68f8      	ldr	r0, [r7, #12]
 80090da:	f000 fa0f 	bl	80094fc <USB_DoPing>
      return HAL_OK;
 80090de:	2300      	movs	r3, #0
 80090e0:	e0f8      	b.n	80092d4 <USB_HC_StartXfer+0x278>
    }

  }

  /* Compute the expected number of packets associated to the transfer */
  if (hc->xfer_len > 0U)
 80090e2:	68bb      	ldr	r3, [r7, #8]
 80090e4:	695b      	ldr	r3, [r3, #20]
 80090e6:	2b00      	cmp	r3, #0
 80090e8:	d018      	beq.n	800911c <USB_HC_StartXfer+0xc0>
  {
    num_packets = (uint16_t)((hc->xfer_len + hc->max_packet - 1U) / hc->max_packet);
 80090ea:	68bb      	ldr	r3, [r7, #8]
 80090ec:	695b      	ldr	r3, [r3, #20]
 80090ee:	68ba      	ldr	r2, [r7, #8]
 80090f0:	8912      	ldrh	r2, [r2, #8]
 80090f2:	4413      	add	r3, r2
 80090f4:	3b01      	subs	r3, #1
 80090f6:	68ba      	ldr	r2, [r7, #8]
 80090f8:	8912      	ldrh	r2, [r2, #8]
 80090fa:	fbb3 f3f2 	udiv	r3, r3, r2
 80090fe:	84fb      	strh	r3, [r7, #38]	; 0x26

    if (num_packets > max_hc_pkt_count)
 8009100:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8009102:	8b7b      	ldrh	r3, [r7, #26]
 8009104:	429a      	cmp	r2, r3
 8009106:	d90b      	bls.n	8009120 <USB_HC_StartXfer+0xc4>
    {
      num_packets = max_hc_pkt_count;
 8009108:	8b7b      	ldrh	r3, [r7, #26]
 800910a:	84fb      	strh	r3, [r7, #38]	; 0x26
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 800910c:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800910e:	68ba      	ldr	r2, [r7, #8]
 8009110:	8912      	ldrh	r2, [r2, #8]
 8009112:	fb03 f202 	mul.w	r2, r3, r2
 8009116:	68bb      	ldr	r3, [r7, #8]
 8009118:	611a      	str	r2, [r3, #16]
 800911a:	e001      	b.n	8009120 <USB_HC_StartXfer+0xc4>
    }
  }
  else
  {
    num_packets = 1U;
 800911c:	2301      	movs	r3, #1
 800911e:	84fb      	strh	r3, [r7, #38]	; 0x26

  /*
   * For IN channel HCTSIZ.XferSize is expected to be an integer multiple of
   * max_packet size.
   */
  if (hc->ep_is_in != 0U)
 8009120:	68bb      	ldr	r3, [r7, #8]
 8009122:	78db      	ldrb	r3, [r3, #3]
 8009124:	2b00      	cmp	r3, #0
 8009126:	d007      	beq.n	8009138 <USB_HC_StartXfer+0xdc>
  {
    hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8009128:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800912a:	68ba      	ldr	r2, [r7, #8]
 800912c:	8912      	ldrh	r2, [r2, #8]
 800912e:	fb03 f202 	mul.w	r2, r3, r2
 8009132:	68bb      	ldr	r3, [r7, #8]
 8009134:	611a      	str	r2, [r3, #16]
 8009136:	e003      	b.n	8009140 <USB_HC_StartXfer+0xe4>
  }
  else
  {
    hc->XferSize = hc->xfer_len;
 8009138:	68bb      	ldr	r3, [r7, #8]
 800913a:	695a      	ldr	r2, [r3, #20]
 800913c:	68bb      	ldr	r3, [r7, #8]
 800913e:	611a      	str	r2, [r3, #16]
  }

  /* Initialize the HCTSIZn register */
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8009140:	68bb      	ldr	r3, [r7, #8]
 8009142:	691b      	ldr	r3, [r3, #16]
 8009144:	f3c3 0212 	ubfx	r2, r3, #0, #19
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8009148:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800914a:	04d9      	lsls	r1, r3, #19
 800914c:	4b63      	ldr	r3, [pc, #396]	; (80092dc <USB_HC_StartXfer+0x280>)
 800914e:	400b      	ands	r3, r1
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8009150:	431a      	orrs	r2, r3
                            (((uint32_t)hc->data_pid << 29) & USB_OTG_HCTSIZ_DPID);
 8009152:	68bb      	ldr	r3, [r7, #8]
 8009154:	7a9b      	ldrb	r3, [r3, #10]
 8009156:	075b      	lsls	r3, r3, #29
 8009158:	f003 43c0 	and.w	r3, r3, #1610612736	; 0x60000000
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 800915c:	69f9      	ldr	r1, [r7, #28]
 800915e:	0148      	lsls	r0, r1, #5
 8009160:	6a39      	ldr	r1, [r7, #32]
 8009162:	4401      	add	r1, r0
 8009164:	f501 61a0 	add.w	r1, r1, #1280	; 0x500
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8009168:	4313      	orrs	r3, r2
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 800916a:	610b      	str	r3, [r1, #16]

  if (dma != 0U)
 800916c:	79fb      	ldrb	r3, [r7, #7]
 800916e:	2b00      	cmp	r3, #0
 8009170:	d009      	beq.n	8009186 <USB_HC_StartXfer+0x12a>
  {
    /* xfer_buff MUST be 32-bits aligned */
    USBx_HC(ch_num)->HCDMA = (uint32_t)hc->xfer_buff;
 8009172:	68bb      	ldr	r3, [r7, #8]
 8009174:	68d9      	ldr	r1, [r3, #12]
 8009176:	69fb      	ldr	r3, [r7, #28]
 8009178:	015a      	lsls	r2, r3, #5
 800917a:	6a3b      	ldr	r3, [r7, #32]
 800917c:	4413      	add	r3, r2
 800917e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8009182:	460a      	mov	r2, r1
 8009184:	615a      	str	r2, [r3, #20]
  }

  is_oddframe = (((uint32_t)USBx_HOST->HFNUM & 0x01U) != 0U) ? 0U : 1U;
 8009186:	6a3b      	ldr	r3, [r7, #32]
 8009188:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800918c:	689b      	ldr	r3, [r3, #8]
 800918e:	f003 0301 	and.w	r3, r3, #1
 8009192:	2b00      	cmp	r3, #0
 8009194:	bf0c      	ite	eq
 8009196:	2301      	moveq	r3, #1
 8009198:	2300      	movne	r3, #0
 800919a:	b2db      	uxtb	r3, r3
 800919c:	767b      	strb	r3, [r7, #25]
  USBx_HC(ch_num)->HCCHAR &= ~USB_OTG_HCCHAR_ODDFRM;
 800919e:	69fb      	ldr	r3, [r7, #28]
 80091a0:	015a      	lsls	r2, r3, #5
 80091a2:	6a3b      	ldr	r3, [r7, #32]
 80091a4:	4413      	add	r3, r2
 80091a6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80091aa:	681b      	ldr	r3, [r3, #0]
 80091ac:	69fa      	ldr	r2, [r7, #28]
 80091ae:	0151      	lsls	r1, r2, #5
 80091b0:	6a3a      	ldr	r2, [r7, #32]
 80091b2:	440a      	add	r2, r1
 80091b4:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80091b8:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 80091bc:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR |= (uint32_t)is_oddframe << 29;
 80091be:	69fb      	ldr	r3, [r7, #28]
 80091c0:	015a      	lsls	r2, r3, #5
 80091c2:	6a3b      	ldr	r3, [r7, #32]
 80091c4:	4413      	add	r3, r2
 80091c6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80091ca:	681a      	ldr	r2, [r3, #0]
 80091cc:	7e7b      	ldrb	r3, [r7, #25]
 80091ce:	075b      	lsls	r3, r3, #29
 80091d0:	69f9      	ldr	r1, [r7, #28]
 80091d2:	0148      	lsls	r0, r1, #5
 80091d4:	6a39      	ldr	r1, [r7, #32]
 80091d6:	4401      	add	r1, r0
 80091d8:	f501 61a0 	add.w	r1, r1, #1280	; 0x500
 80091dc:	4313      	orrs	r3, r2
 80091de:	600b      	str	r3, [r1, #0]

  /* Set host channel enable */
  tmpreg = USBx_HC(ch_num)->HCCHAR;
 80091e0:	69fb      	ldr	r3, [r7, #28]
 80091e2:	015a      	lsls	r2, r3, #5
 80091e4:	6a3b      	ldr	r3, [r7, #32]
 80091e6:	4413      	add	r3, r2
 80091e8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80091ec:	681b      	ldr	r3, [r3, #0]
 80091ee:	613b      	str	r3, [r7, #16]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80091f0:	693b      	ldr	r3, [r7, #16]
 80091f2:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80091f6:	613b      	str	r3, [r7, #16]

  /* make sure to set the correct ep direction */
  if (hc->ep_is_in != 0U)
 80091f8:	68bb      	ldr	r3, [r7, #8]
 80091fa:	78db      	ldrb	r3, [r3, #3]
 80091fc:	2b00      	cmp	r3, #0
 80091fe:	d004      	beq.n	800920a <USB_HC_StartXfer+0x1ae>
  {
    tmpreg |= USB_OTG_HCCHAR_EPDIR;
 8009200:	693b      	ldr	r3, [r7, #16]
 8009202:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8009206:	613b      	str	r3, [r7, #16]
 8009208:	e003      	b.n	8009212 <USB_HC_StartXfer+0x1b6>
  }
  else
  {
    tmpreg &= ~USB_OTG_HCCHAR_EPDIR;
 800920a:	693b      	ldr	r3, [r7, #16]
 800920c:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8009210:	613b      	str	r3, [r7, #16]
  }
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 8009212:	693b      	ldr	r3, [r7, #16]
 8009214:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8009218:	613b      	str	r3, [r7, #16]
  USBx_HC(ch_num)->HCCHAR = tmpreg;
 800921a:	69fb      	ldr	r3, [r7, #28]
 800921c:	015a      	lsls	r2, r3, #5
 800921e:	6a3b      	ldr	r3, [r7, #32]
 8009220:	4413      	add	r3, r2
 8009222:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8009226:	461a      	mov	r2, r3
 8009228:	693b      	ldr	r3, [r7, #16]
 800922a:	6013      	str	r3, [r2, #0]

  if (dma != 0U) /* dma mode */
 800922c:	79fb      	ldrb	r3, [r7, #7]
 800922e:	2b00      	cmp	r3, #0
 8009230:	d001      	beq.n	8009236 <USB_HC_StartXfer+0x1da>
  {
    return HAL_OK;
 8009232:	2300      	movs	r3, #0
 8009234:	e04e      	b.n	80092d4 <USB_HC_StartXfer+0x278>
  }

  if ((hc->ep_is_in == 0U) && (hc->xfer_len > 0U))
 8009236:	68bb      	ldr	r3, [r7, #8]
 8009238:	78db      	ldrb	r3, [r3, #3]
 800923a:	2b00      	cmp	r3, #0
 800923c:	d149      	bne.n	80092d2 <USB_HC_StartXfer+0x276>
 800923e:	68bb      	ldr	r3, [r7, #8]
 8009240:	695b      	ldr	r3, [r3, #20]
 8009242:	2b00      	cmp	r3, #0
 8009244:	d045      	beq.n	80092d2 <USB_HC_StartXfer+0x276>
  {
    switch (hc->ep_type)
 8009246:	68bb      	ldr	r3, [r7, #8]
 8009248:	79db      	ldrb	r3, [r3, #7]
 800924a:	2b03      	cmp	r3, #3
 800924c:	d830      	bhi.n	80092b0 <USB_HC_StartXfer+0x254>
 800924e:	a201      	add	r2, pc, #4	; (adr r2, 8009254 <USB_HC_StartXfer+0x1f8>)
 8009250:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009254:	08009265 	.word	0x08009265
 8009258:	08009289 	.word	0x08009289
 800925c:	08009265 	.word	0x08009265
 8009260:	08009289 	.word	0x08009289
    {
      /* Non periodic transfer */
      case EP_TYPE_CTRL:
      case EP_TYPE_BULK:

        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 8009264:	68bb      	ldr	r3, [r7, #8]
 8009266:	695b      	ldr	r3, [r3, #20]
 8009268:	3303      	adds	r3, #3
 800926a:	089b      	lsrs	r3, r3, #2
 800926c:	82fb      	strh	r3, [r7, #22]

        /* check if there is enough space in FIFO space */
        if (len_words > (USBx->HNPTXSTS & 0xFFFFU))
 800926e:	8afa      	ldrh	r2, [r7, #22]
 8009270:	68fb      	ldr	r3, [r7, #12]
 8009272:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009274:	b29b      	uxth	r3, r3
 8009276:	429a      	cmp	r2, r3
 8009278:	d91c      	bls.n	80092b4 <USB_HC_StartXfer+0x258>
        {
          /* need to process data in nptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_NPTXFEM;
 800927a:	68fb      	ldr	r3, [r7, #12]
 800927c:	699b      	ldr	r3, [r3, #24]
 800927e:	f043 0220 	orr.w	r2, r3, #32
 8009282:	68fb      	ldr	r3, [r7, #12]
 8009284:	619a      	str	r2, [r3, #24]
        }
        break;
 8009286:	e015      	b.n	80092b4 <USB_HC_StartXfer+0x258>

      /* Periodic transfer */
      case EP_TYPE_INTR:
      case EP_TYPE_ISOC:
        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 8009288:	68bb      	ldr	r3, [r7, #8]
 800928a:	695b      	ldr	r3, [r3, #20]
 800928c:	3303      	adds	r3, #3
 800928e:	089b      	lsrs	r3, r3, #2
 8009290:	82fb      	strh	r3, [r7, #22]
        /* check if there is enough space in FIFO space */
        if (len_words > (USBx_HOST->HPTXSTS & 0xFFFFU)) /* split the transfer */
 8009292:	8afa      	ldrh	r2, [r7, #22]
 8009294:	6a3b      	ldr	r3, [r7, #32]
 8009296:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800929a:	691b      	ldr	r3, [r3, #16]
 800929c:	b29b      	uxth	r3, r3
 800929e:	429a      	cmp	r2, r3
 80092a0:	d90a      	bls.n	80092b8 <USB_HC_StartXfer+0x25c>
        {
          /* need to process data in ptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_PTXFEM;
 80092a2:	68fb      	ldr	r3, [r7, #12]
 80092a4:	699b      	ldr	r3, [r3, #24]
 80092a6:	f043 6280 	orr.w	r2, r3, #67108864	; 0x4000000
 80092aa:	68fb      	ldr	r3, [r7, #12]
 80092ac:	619a      	str	r2, [r3, #24]
        }
        break;
 80092ae:	e003      	b.n	80092b8 <USB_HC_StartXfer+0x25c>

      default:
        break;
 80092b0:	bf00      	nop
 80092b2:	e002      	b.n	80092ba <USB_HC_StartXfer+0x25e>
        break;
 80092b4:	bf00      	nop
 80092b6:	e000      	b.n	80092ba <USB_HC_StartXfer+0x25e>
        break;
 80092b8:	bf00      	nop
    }

    /* Write packet into the Tx FIFO. */
    (void)USB_WritePacket(USBx, hc->xfer_buff, hc->ch_num, (uint16_t)hc->xfer_len, 0);
 80092ba:	68bb      	ldr	r3, [r7, #8]
 80092bc:	68d9      	ldr	r1, [r3, #12]
 80092be:	68bb      	ldr	r3, [r7, #8]
 80092c0:	785a      	ldrb	r2, [r3, #1]
 80092c2:	68bb      	ldr	r3, [r7, #8]
 80092c4:	695b      	ldr	r3, [r3, #20]
 80092c6:	b29b      	uxth	r3, r3
 80092c8:	2000      	movs	r0, #0
 80092ca:	9000      	str	r0, [sp, #0]
 80092cc:	68f8      	ldr	r0, [r7, #12]
 80092ce:	f7ff fb31 	bl	8008934 <USB_WritePacket>
  }

  return HAL_OK;
 80092d2:	2300      	movs	r3, #0
}
 80092d4:	4618      	mov	r0, r3
 80092d6:	3728      	adds	r7, #40	; 0x28
 80092d8:	46bd      	mov	sp, r7
 80092da:	bd80      	pop	{r7, pc}
 80092dc:	1ff80000 	.word	0x1ff80000

080092e0 <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 80092e0:	b480      	push	{r7}
 80092e2:	b085      	sub	sp, #20
 80092e4:	af00      	add	r7, sp, #0
 80092e6:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80092e8:	687b      	ldr	r3, [r7, #4]
 80092ea:	60fb      	str	r3, [r7, #12]

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 80092ec:	68fb      	ldr	r3, [r7, #12]
 80092ee:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80092f2:	695b      	ldr	r3, [r3, #20]
 80092f4:	b29b      	uxth	r3, r3
}
 80092f6:	4618      	mov	r0, r3
 80092f8:	3714      	adds	r7, #20
 80092fa:	46bd      	mov	sp, r7
 80092fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009300:	4770      	bx	lr

08009302 <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 8009302:	b480      	push	{r7}
 8009304:	b089      	sub	sp, #36	; 0x24
 8009306:	af00      	add	r7, sp, #0
 8009308:	6078      	str	r0, [r7, #4]
 800930a:	460b      	mov	r3, r1
 800930c:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800930e:	687b      	ldr	r3, [r7, #4]
 8009310:	61fb      	str	r3, [r7, #28]
  uint32_t hcnum = (uint32_t)hc_num;
 8009312:	78fb      	ldrb	r3, [r7, #3]
 8009314:	61bb      	str	r3, [r7, #24]
  __IO uint32_t count = 0U;
 8009316:	2300      	movs	r3, #0
 8009318:	60fb      	str	r3, [r7, #12]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 800931a:	69bb      	ldr	r3, [r7, #24]
 800931c:	015a      	lsls	r2, r3, #5
 800931e:	69fb      	ldr	r3, [r7, #28]
 8009320:	4413      	add	r3, r2
 8009322:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8009326:	681b      	ldr	r3, [r3, #0]
 8009328:	0c9b      	lsrs	r3, r3, #18
 800932a:	f003 0303 	and.w	r3, r3, #3
 800932e:	617b      	str	r3, [r7, #20]
  uint32_t ChannelEna = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) >> 31;
 8009330:	69bb      	ldr	r3, [r7, #24]
 8009332:	015a      	lsls	r2, r3, #5
 8009334:	69fb      	ldr	r3, [r7, #28]
 8009336:	4413      	add	r3, r2
 8009338:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800933c:	681b      	ldr	r3, [r3, #0]
 800933e:	0fdb      	lsrs	r3, r3, #31
 8009340:	f003 0301 	and.w	r3, r3, #1
 8009344:	613b      	str	r3, [r7, #16]

  if (((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == USB_OTG_GAHBCFG_DMAEN) &&
 8009346:	687b      	ldr	r3, [r7, #4]
 8009348:	689b      	ldr	r3, [r3, #8]
 800934a:	f003 0320 	and.w	r3, r3, #32
 800934e:	2b20      	cmp	r3, #32
 8009350:	d104      	bne.n	800935c <USB_HC_Halt+0x5a>
 8009352:	693b      	ldr	r3, [r7, #16]
 8009354:	2b00      	cmp	r3, #0
 8009356:	d101      	bne.n	800935c <USB_HC_Halt+0x5a>
      (ChannelEna == 0U))
  {
    return HAL_OK;
 8009358:	2300      	movs	r3, #0
 800935a:	e0c8      	b.n	80094ee <USB_HC_Halt+0x1ec>
  }

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 800935c:	697b      	ldr	r3, [r7, #20]
 800935e:	2b00      	cmp	r3, #0
 8009360:	d002      	beq.n	8009368 <USB_HC_Halt+0x66>
 8009362:	697b      	ldr	r3, [r7, #20]
 8009364:	2b02      	cmp	r3, #2
 8009366:	d163      	bne.n	8009430 <USB_HC_Halt+0x12e>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 8009368:	69bb      	ldr	r3, [r7, #24]
 800936a:	015a      	lsls	r2, r3, #5
 800936c:	69fb      	ldr	r3, [r7, #28]
 800936e:	4413      	add	r3, r2
 8009370:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8009374:	681b      	ldr	r3, [r3, #0]
 8009376:	69ba      	ldr	r2, [r7, #24]
 8009378:	0151      	lsls	r1, r2, #5
 800937a:	69fa      	ldr	r2, [r7, #28]
 800937c:	440a      	add	r2, r1
 800937e:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8009382:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8009386:	6013      	str	r3, [r2, #0]

    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8009388:	687b      	ldr	r3, [r7, #4]
 800938a:	689b      	ldr	r3, [r3, #8]
 800938c:	f003 0320 	and.w	r3, r3, #32
 8009390:	2b00      	cmp	r3, #0
 8009392:	f040 80ab 	bne.w	80094ec <USB_HC_Halt+0x1ea>
    {
      if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 8009396:	687b      	ldr	r3, [r7, #4]
 8009398:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800939a:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800939e:	2b00      	cmp	r3, #0
 80093a0:	d133      	bne.n	800940a <USB_HC_Halt+0x108>
      {
        USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 80093a2:	69bb      	ldr	r3, [r7, #24]
 80093a4:	015a      	lsls	r2, r3, #5
 80093a6:	69fb      	ldr	r3, [r7, #28]
 80093a8:	4413      	add	r3, r2
 80093aa:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80093ae:	681b      	ldr	r3, [r3, #0]
 80093b0:	69ba      	ldr	r2, [r7, #24]
 80093b2:	0151      	lsls	r1, r2, #5
 80093b4:	69fa      	ldr	r2, [r7, #28]
 80093b6:	440a      	add	r2, r1
 80093b8:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80093bc:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80093c0:	6013      	str	r3, [r2, #0]
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 80093c2:	69bb      	ldr	r3, [r7, #24]
 80093c4:	015a      	lsls	r2, r3, #5
 80093c6:	69fb      	ldr	r3, [r7, #28]
 80093c8:	4413      	add	r3, r2
 80093ca:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80093ce:	681b      	ldr	r3, [r3, #0]
 80093d0:	69ba      	ldr	r2, [r7, #24]
 80093d2:	0151      	lsls	r1, r2, #5
 80093d4:	69fa      	ldr	r2, [r7, #28]
 80093d6:	440a      	add	r2, r1
 80093d8:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80093dc:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80093e0:	6013      	str	r3, [r2, #0]
        do
        {
          count++;
 80093e2:	68fb      	ldr	r3, [r7, #12]
 80093e4:	3301      	adds	r3, #1
 80093e6:	60fb      	str	r3, [r7, #12]

          if (count > 1000U)
 80093e8:	68fb      	ldr	r3, [r7, #12]
 80093ea:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80093ee:	d81d      	bhi.n	800942c <USB_HC_Halt+0x12a>
          {
            break;
          }
        } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 80093f0:	69bb      	ldr	r3, [r7, #24]
 80093f2:	015a      	lsls	r2, r3, #5
 80093f4:	69fb      	ldr	r3, [r7, #28]
 80093f6:	4413      	add	r3, r2
 80093f8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80093fc:	681b      	ldr	r3, [r3, #0]
 80093fe:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8009402:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8009406:	d0ec      	beq.n	80093e2 <USB_HC_Halt+0xe0>
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8009408:	e070      	b.n	80094ec <USB_HC_Halt+0x1ea>
      }
      else
      {
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800940a:	69bb      	ldr	r3, [r7, #24]
 800940c:	015a      	lsls	r2, r3, #5
 800940e:	69fb      	ldr	r3, [r7, #28]
 8009410:	4413      	add	r3, r2
 8009412:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8009416:	681b      	ldr	r3, [r3, #0]
 8009418:	69ba      	ldr	r2, [r7, #24]
 800941a:	0151      	lsls	r1, r2, #5
 800941c:	69fa      	ldr	r2, [r7, #28]
 800941e:	440a      	add	r2, r1
 8009420:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8009424:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8009428:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800942a:	e05f      	b.n	80094ec <USB_HC_Halt+0x1ea>
            break;
 800942c:	bf00      	nop
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800942e:	e05d      	b.n	80094ec <USB_HC_Halt+0x1ea>
      }
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 8009430:	69bb      	ldr	r3, [r7, #24]
 8009432:	015a      	lsls	r2, r3, #5
 8009434:	69fb      	ldr	r3, [r7, #28]
 8009436:	4413      	add	r3, r2
 8009438:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800943c:	681b      	ldr	r3, [r3, #0]
 800943e:	69ba      	ldr	r2, [r7, #24]
 8009440:	0151      	lsls	r1, r2, #5
 8009442:	69fa      	ldr	r2, [r7, #28]
 8009444:	440a      	add	r2, r1
 8009446:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800944a:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800944e:	6013      	str	r3, [r2, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 8009450:	69fb      	ldr	r3, [r7, #28]
 8009452:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8009456:	691b      	ldr	r3, [r3, #16]
 8009458:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800945c:	2b00      	cmp	r3, #0
 800945e:	d133      	bne.n	80094c8 <USB_HC_Halt+0x1c6>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 8009460:	69bb      	ldr	r3, [r7, #24]
 8009462:	015a      	lsls	r2, r3, #5
 8009464:	69fb      	ldr	r3, [r7, #28]
 8009466:	4413      	add	r3, r2
 8009468:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800946c:	681b      	ldr	r3, [r3, #0]
 800946e:	69ba      	ldr	r2, [r7, #24]
 8009470:	0151      	lsls	r1, r2, #5
 8009472:	69fa      	ldr	r2, [r7, #28]
 8009474:	440a      	add	r2, r1
 8009476:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800947a:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800947e:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8009480:	69bb      	ldr	r3, [r7, #24]
 8009482:	015a      	lsls	r2, r3, #5
 8009484:	69fb      	ldr	r3, [r7, #28]
 8009486:	4413      	add	r3, r2
 8009488:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800948c:	681b      	ldr	r3, [r3, #0]
 800948e:	69ba      	ldr	r2, [r7, #24]
 8009490:	0151      	lsls	r1, r2, #5
 8009492:	69fa      	ldr	r2, [r7, #28]
 8009494:	440a      	add	r2, r1
 8009496:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800949a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800949e:	6013      	str	r3, [r2, #0]
      do
      {
        count++;
 80094a0:	68fb      	ldr	r3, [r7, #12]
 80094a2:	3301      	adds	r3, #1
 80094a4:	60fb      	str	r3, [r7, #12]

        if (count > 1000U)
 80094a6:	68fb      	ldr	r3, [r7, #12]
 80094a8:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80094ac:	d81d      	bhi.n	80094ea <USB_HC_Halt+0x1e8>
        {
          break;
        }
      } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 80094ae:	69bb      	ldr	r3, [r7, #24]
 80094b0:	015a      	lsls	r2, r3, #5
 80094b2:	69fb      	ldr	r3, [r7, #28]
 80094b4:	4413      	add	r3, r2
 80094b6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80094ba:	681b      	ldr	r3, [r3, #0]
 80094bc:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80094c0:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80094c4:	d0ec      	beq.n	80094a0 <USB_HC_Halt+0x19e>
 80094c6:	e011      	b.n	80094ec <USB_HC_Halt+0x1ea>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 80094c8:	69bb      	ldr	r3, [r7, #24]
 80094ca:	015a      	lsls	r2, r3, #5
 80094cc:	69fb      	ldr	r3, [r7, #28]
 80094ce:	4413      	add	r3, r2
 80094d0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80094d4:	681b      	ldr	r3, [r3, #0]
 80094d6:	69ba      	ldr	r2, [r7, #24]
 80094d8:	0151      	lsls	r1, r2, #5
 80094da:	69fa      	ldr	r2, [r7, #28]
 80094dc:	440a      	add	r2, r1
 80094de:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80094e2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80094e6:	6013      	str	r3, [r2, #0]
 80094e8:	e000      	b.n	80094ec <USB_HC_Halt+0x1ea>
          break;
 80094ea:	bf00      	nop
    }
  }

  return HAL_OK;
 80094ec:	2300      	movs	r3, #0
}
 80094ee:	4618      	mov	r0, r3
 80094f0:	3724      	adds	r7, #36	; 0x24
 80094f2:	46bd      	mov	sp, r7
 80094f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094f8:	4770      	bx	lr
	...

080094fc <USB_DoPing>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_DoPing(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num)
{
 80094fc:	b480      	push	{r7}
 80094fe:	b087      	sub	sp, #28
 8009500:	af00      	add	r7, sp, #0
 8009502:	6078      	str	r0, [r7, #4]
 8009504:	460b      	mov	r3, r1
 8009506:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009508:	687b      	ldr	r3, [r7, #4]
 800950a:	617b      	str	r3, [r7, #20]
  uint32_t chnum = (uint32_t)ch_num;
 800950c:	78fb      	ldrb	r3, [r7, #3]
 800950e:	613b      	str	r3, [r7, #16]
  uint32_t num_packets = 1U;
 8009510:	2301      	movs	r3, #1
 8009512:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  USBx_HC(chnum)->HCTSIZ = ((num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8009514:	68fb      	ldr	r3, [r7, #12]
 8009516:	04da      	lsls	r2, r3, #19
 8009518:	4b15      	ldr	r3, [pc, #84]	; (8009570 <USB_DoPing+0x74>)
 800951a:	4013      	ands	r3, r2
 800951c:	693a      	ldr	r2, [r7, #16]
 800951e:	0151      	lsls	r1, r2, #5
 8009520:	697a      	ldr	r2, [r7, #20]
 8009522:	440a      	add	r2, r1
 8009524:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8009528:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800952c:	6113      	str	r3, [r2, #16]
                           USB_OTG_HCTSIZ_DOPING;

  /* Set host channel enable */
  tmpreg = USBx_HC(chnum)->HCCHAR;
 800952e:	693b      	ldr	r3, [r7, #16]
 8009530:	015a      	lsls	r2, r3, #5
 8009532:	697b      	ldr	r3, [r7, #20]
 8009534:	4413      	add	r3, r2
 8009536:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800953a:	681b      	ldr	r3, [r3, #0]
 800953c:	60bb      	str	r3, [r7, #8]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800953e:	68bb      	ldr	r3, [r7, #8]
 8009540:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8009544:	60bb      	str	r3, [r7, #8]
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 8009546:	68bb      	ldr	r3, [r7, #8]
 8009548:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800954c:	60bb      	str	r3, [r7, #8]
  USBx_HC(chnum)->HCCHAR = tmpreg;
 800954e:	693b      	ldr	r3, [r7, #16]
 8009550:	015a      	lsls	r2, r3, #5
 8009552:	697b      	ldr	r3, [r7, #20]
 8009554:	4413      	add	r3, r2
 8009556:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800955a:	461a      	mov	r2, r3
 800955c:	68bb      	ldr	r3, [r7, #8]
 800955e:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 8009560:	2300      	movs	r3, #0
}
 8009562:	4618      	mov	r0, r3
 8009564:	371c      	adds	r7, #28
 8009566:	46bd      	mov	sp, r7
 8009568:	f85d 7b04 	ldr.w	r7, [sp], #4
 800956c:	4770      	bx	lr
 800956e:	bf00      	nop
 8009570:	1ff80000 	.word	0x1ff80000

08009574 <USB_StopHost>:
  * @brief  Stop Host Core
  * @param  USBx  Selected device
  * @retval HAL state
  */
HAL_StatusTypeDef USB_StopHost(USB_OTG_GlobalTypeDef *USBx)
{
 8009574:	b580      	push	{r7, lr}
 8009576:	b088      	sub	sp, #32
 8009578:	af00      	add	r7, sp, #0
 800957a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 800957c:	2300      	movs	r3, #0
 800957e:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009580:	687b      	ldr	r3, [r7, #4]
 8009582:	617b      	str	r3, [r7, #20]
  __IO uint32_t count = 0U;
 8009584:	2300      	movs	r3, #0
 8009586:	60fb      	str	r3, [r7, #12]
  uint32_t value;
  uint32_t i;

  (void)USB_DisableGlobalInt(USBx);
 8009588:	6878      	ldr	r0, [r7, #4]
 800958a:	f7ff f911 	bl	80087b0 <USB_DisableGlobalInt>

  /* Flush USB FIFO */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800958e:	2110      	movs	r1, #16
 8009590:	6878      	ldr	r0, [r7, #4]
 8009592:	f7ff f96b 	bl	800886c <USB_FlushTxFifo>
 8009596:	4603      	mov	r3, r0
 8009598:	2b00      	cmp	r3, #0
 800959a:	d001      	beq.n	80095a0 <USB_StopHost+0x2c>
  {
    ret = HAL_ERROR;
 800959c:	2301      	movs	r3, #1
 800959e:	77fb      	strb	r3, [r7, #31]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 80095a0:	6878      	ldr	r0, [r7, #4]
 80095a2:	f7ff f997 	bl	80088d4 <USB_FlushRxFifo>
 80095a6:	4603      	mov	r3, r0
 80095a8:	2b00      	cmp	r3, #0
 80095aa:	d001      	beq.n	80095b0 <USB_StopHost+0x3c>
  {
    ret = HAL_ERROR;
 80095ac:	2301      	movs	r3, #1
 80095ae:	77fb      	strb	r3, [r7, #31]
  }

  /* Flush out any leftover queued requests. */
  for (i = 0U; i <= 15U; i++)
 80095b0:	2300      	movs	r3, #0
 80095b2:	61bb      	str	r3, [r7, #24]
 80095b4:	e01f      	b.n	80095f6 <USB_StopHost+0x82>
  {
    value = USBx_HC(i)->HCCHAR;
 80095b6:	69bb      	ldr	r3, [r7, #24]
 80095b8:	015a      	lsls	r2, r3, #5
 80095ba:	697b      	ldr	r3, [r7, #20]
 80095bc:	4413      	add	r3, r2
 80095be:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80095c2:	681b      	ldr	r3, [r3, #0]
 80095c4:	613b      	str	r3, [r7, #16]
    value |=  USB_OTG_HCCHAR_CHDIS;
 80095c6:	693b      	ldr	r3, [r7, #16]
 80095c8:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80095cc:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_CHENA;
 80095ce:	693b      	ldr	r3, [r7, #16]
 80095d0:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80095d4:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 80095d6:	693b      	ldr	r3, [r7, #16]
 80095d8:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80095dc:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 80095de:	69bb      	ldr	r3, [r7, #24]
 80095e0:	015a      	lsls	r2, r3, #5
 80095e2:	697b      	ldr	r3, [r7, #20]
 80095e4:	4413      	add	r3, r2
 80095e6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80095ea:	461a      	mov	r2, r3
 80095ec:	693b      	ldr	r3, [r7, #16]
 80095ee:	6013      	str	r3, [r2, #0]
  for (i = 0U; i <= 15U; i++)
 80095f0:	69bb      	ldr	r3, [r7, #24]
 80095f2:	3301      	adds	r3, #1
 80095f4:	61bb      	str	r3, [r7, #24]
 80095f6:	69bb      	ldr	r3, [r7, #24]
 80095f8:	2b0f      	cmp	r3, #15
 80095fa:	d9dc      	bls.n	80095b6 <USB_StopHost+0x42>
  }

  /* Halt all channels to put them into a known state. */
  for (i = 0U; i <= 15U; i++)
 80095fc:	2300      	movs	r3, #0
 80095fe:	61bb      	str	r3, [r7, #24]
 8009600:	e034      	b.n	800966c <USB_StopHost+0xf8>
  {
    value = USBx_HC(i)->HCCHAR;
 8009602:	69bb      	ldr	r3, [r7, #24]
 8009604:	015a      	lsls	r2, r3, #5
 8009606:	697b      	ldr	r3, [r7, #20]
 8009608:	4413      	add	r3, r2
 800960a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800960e:	681b      	ldr	r3, [r3, #0]
 8009610:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHDIS;
 8009612:	693b      	ldr	r3, [r7, #16]
 8009614:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8009618:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHENA;
 800961a:	693b      	ldr	r3, [r7, #16]
 800961c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8009620:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 8009622:	693b      	ldr	r3, [r7, #16]
 8009624:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8009628:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 800962a:	69bb      	ldr	r3, [r7, #24]
 800962c:	015a      	lsls	r2, r3, #5
 800962e:	697b      	ldr	r3, [r7, #20]
 8009630:	4413      	add	r3, r2
 8009632:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8009636:	461a      	mov	r2, r3
 8009638:	693b      	ldr	r3, [r7, #16]
 800963a:	6013      	str	r3, [r2, #0]

    do
    {
      count++;
 800963c:	68fb      	ldr	r3, [r7, #12]
 800963e:	3301      	adds	r3, #1
 8009640:	60fb      	str	r3, [r7, #12]

      if (count > 1000U)
 8009642:	68fb      	ldr	r3, [r7, #12]
 8009644:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8009648:	d80c      	bhi.n	8009664 <USB_StopHost+0xf0>
      {
        break;
      }
    } while ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800964a:	69bb      	ldr	r3, [r7, #24]
 800964c:	015a      	lsls	r2, r3, #5
 800964e:	697b      	ldr	r3, [r7, #20]
 8009650:	4413      	add	r3, r2
 8009652:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8009656:	681b      	ldr	r3, [r3, #0]
 8009658:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800965c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8009660:	d0ec      	beq.n	800963c <USB_StopHost+0xc8>
 8009662:	e000      	b.n	8009666 <USB_StopHost+0xf2>
        break;
 8009664:	bf00      	nop
  for (i = 0U; i <= 15U; i++)
 8009666:	69bb      	ldr	r3, [r7, #24]
 8009668:	3301      	adds	r3, #1
 800966a:	61bb      	str	r3, [r7, #24]
 800966c:	69bb      	ldr	r3, [r7, #24]
 800966e:	2b0f      	cmp	r3, #15
 8009670:	d9c7      	bls.n	8009602 <USB_StopHost+0x8e>
  }

  /* Clear any pending Host interrupts */
  USBx_HOST->HAINT = 0xFFFFFFFFU;
 8009672:	697b      	ldr	r3, [r7, #20]
 8009674:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8009678:	461a      	mov	r2, r3
 800967a:	f04f 33ff 	mov.w	r3, #4294967295
 800967e:	6153      	str	r3, [r2, #20]
  USBx->GINTSTS = 0xFFFFFFFFU;
 8009680:	687b      	ldr	r3, [r7, #4]
 8009682:	f04f 32ff 	mov.w	r2, #4294967295
 8009686:	615a      	str	r2, [r3, #20]

  (void)USB_EnableGlobalInt(USBx);
 8009688:	6878      	ldr	r0, [r7, #4]
 800968a:	f7ff f880 	bl	800878e <USB_EnableGlobalInt>

  return ret;
 800968e:	7ffb      	ldrb	r3, [r7, #31]
}
 8009690:	4618      	mov	r0, r3
 8009692:	3720      	adds	r7, #32
 8009694:	46bd      	mov	sp, r7
 8009696:	bd80      	pop	{r7, pc}

08009698 <USBH_MIDI_InterfaceInit>:
 *         The function init the MIDI class.
 * @param  phost: Host handle
 * @retval USBH Status
 */
static USBH_StatusTypeDef USBH_MIDI_InterfaceInit (USBH_HandleTypeDef *phost)
{	
 8009698:	b590      	push	{r4, r7, lr}
 800969a:	b089      	sub	sp, #36	; 0x24
 800969c:	af04      	add	r7, sp, #16
 800969e:	6078      	str	r0, [r7, #4]

	USBH_StatusTypeDef status = USBH_FAIL ;
 80096a0:	2302      	movs	r3, #2
 80096a2:	73fb      	strb	r3, [r7, #15]
	uint8_t interface = 0;
 80096a4:	2300      	movs	r3, #0
 80096a6:	73bb      	strb	r3, [r7, #14]
	MIDI_HandleTypeDef *MIDI_Handle;

	//USB_MIDI_ChangeConnectionState(0);

	interface = USBH_FindInterface(phost, USB_AUDIO_CLASS, USB_MIDISTREAMING_SubCLASS, 0xFF);
 80096a8:	23ff      	movs	r3, #255	; 0xff
 80096aa:	2203      	movs	r2, #3
 80096ac:	2101      	movs	r1, #1
 80096ae:	6878      	ldr	r0, [r7, #4]
 80096b0:	f000 fb93 	bl	8009dda <USBH_FindInterface>
 80096b4:	4603      	mov	r3, r0
 80096b6:	73bb      	strb	r3, [r7, #14]

	if(interface == 0xFF) /* No Valid Interface */
 80096b8:	7bbb      	ldrb	r3, [r7, #14]
 80096ba:	2bff      	cmp	r3, #255	; 0xff
 80096bc:	d102      	bne.n	80096c4 <USBH_MIDI_InterfaceInit+0x2c>
	{
	  USBH_DbgLog ("Cannot Find the interface for MIDI Interface Class.");
	  USBH_DbgLog (phost->pActiveClass->Name);
	  status = USBH_FAIL;
 80096be:	2302      	movs	r3, #2
 80096c0:	73fb      	strb	r3, [r7, #15]
 80096c2:	e0fc      	b.n	80098be <USBH_MIDI_InterfaceInit+0x226>
	}
	else
	{
		USBH_SelectInterface (phost, interface);
 80096c4:	7bbb      	ldrb	r3, [r7, #14]
 80096c6:	4619      	mov	r1, r3
 80096c8:	6878      	ldr	r0, [r7, #4]
 80096ca:	f000 fb6a 	bl	8009da2 <USBH_SelectInterface>

		phost->pActiveClass->pData = (MIDI_HandleTypeDef *)USBH_malloc (sizeof(MIDI_HandleTypeDef));
 80096ce:	687b      	ldr	r3, [r7, #4]
 80096d0:	f8d3 444c 	ldr.w	r4, [r3, #1100]	; 0x44c
 80096d4:	201c      	movs	r0, #28
 80096d6:	f002 f94d 	bl	800b974 <malloc>
 80096da:	4603      	mov	r3, r0
 80096dc:	61e3      	str	r3, [r4, #28]
		MIDI_Handle =  (MIDI_HandleTypeDef *)phost->pActiveClass->pData;
 80096de:	687b      	ldr	r3, [r7, #4]
 80096e0:	f8d3 344c 	ldr.w	r3, [r3, #1100]	; 0x44c
 80096e4:	69db      	ldr	r3, [r3, #28]
 80096e6:	60bb      	str	r3, [r7, #8]
		
		if (MIDI_Handle == NULL)
 80096e8:	68bb      	ldr	r3, [r7, #8]
 80096ea:	2b00      	cmp	r3, #0
 80096ec:	d101      	bne.n	80096f2 <USBH_MIDI_InterfaceInit+0x5a>
		{
			USBH_DbgLog("Cannot allocate memory for MIDI Handle");
			return USBH_FAIL;
 80096ee:	2302      	movs	r3, #2
 80096f0:	e0e6      	b.n	80098c0 <USBH_MIDI_InterfaceInit+0x228>
		}

		USBH_memset(MIDI_Handle, 0, sizeof(MIDI_HandleTypeDef)); // clear memory for MIDI_Handle 		
 80096f2:	221c      	movs	r2, #28
 80096f4:	2100      	movs	r1, #0
 80096f6:	68b8      	ldr	r0, [r7, #8]
 80096f8:	f002 f94c 	bl	800b994 <memset>

		if(phost->device.CfgDesc.Itf_Desc[phost->device.current_interface].Ep_Desc[0].bEndpointAddress & 0x80)
 80096fc:	687b      	ldr	r3, [r7, #4]
 80096fe:	f893 3324 	ldrb.w	r3, [r3, #804]	; 0x324
 8009702:	4619      	mov	r1, r3
 8009704:	687a      	ldr	r2, [r7, #4]
 8009706:	231a      	movs	r3, #26
 8009708:	fb01 f303 	mul.w	r3, r1, r3
 800970c:	4413      	add	r3, r2
 800970e:	f203 334e 	addw	r3, r3, #846	; 0x34e
 8009712:	781b      	ldrb	r3, [r3, #0]
 8009714:	b25b      	sxtb	r3, r3
 8009716:	2b00      	cmp	r3, #0
 8009718:	da1c      	bge.n	8009754 <USBH_MIDI_InterfaceInit+0xbc>
		{
			MIDI_Handle->InEp = (phost->device.CfgDesc.Itf_Desc[phost->device.current_interface].Ep_Desc[0].bEndpointAddress);
 800971a:	687b      	ldr	r3, [r7, #4]
 800971c:	f893 3324 	ldrb.w	r3, [r3, #804]	; 0x324
 8009720:	4619      	mov	r1, r3
 8009722:	687a      	ldr	r2, [r7, #4]
 8009724:	231a      	movs	r3, #26
 8009726:	fb01 f303 	mul.w	r3, r1, r3
 800972a:	4413      	add	r3, r2
 800972c:	f203 334e 	addw	r3, r3, #846	; 0x34e
 8009730:	781a      	ldrb	r2, [r3, #0]
 8009732:	68bb      	ldr	r3, [r7, #8]
 8009734:	711a      	strb	r2, [r3, #4]
			MIDI_Handle->InEpSize  = phost->device.CfgDesc.Itf_Desc[phost->device.current_interface].Ep_Desc[0].wMaxPacketSize;
 8009736:	687b      	ldr	r3, [r7, #4]
 8009738:	f893 3324 	ldrb.w	r3, [r3, #804]	; 0x324
 800973c:	4619      	mov	r1, r3
 800973e:	687a      	ldr	r2, [r7, #4]
 8009740:	231a      	movs	r3, #26
 8009742:	fb01 f303 	mul.w	r3, r1, r3
 8009746:	4413      	add	r3, r2
 8009748:	f503 7354 	add.w	r3, r3, #848	; 0x350
 800974c:	881a      	ldrh	r2, [r3, #0]
 800974e:	68bb      	ldr	r3, [r7, #8]
 8009750:	811a      	strh	r2, [r3, #8]
 8009752:	e01b      	b.n	800978c <USBH_MIDI_InterfaceInit+0xf4>
		}
		else
		{
			MIDI_Handle->OutEp = (phost->device.CfgDesc.Itf_Desc[phost->device.current_interface].Ep_Desc[0].bEndpointAddress);
 8009754:	687b      	ldr	r3, [r7, #4]
 8009756:	f893 3324 	ldrb.w	r3, [r3, #804]	; 0x324
 800975a:	4619      	mov	r1, r3
 800975c:	687a      	ldr	r2, [r7, #4]
 800975e:	231a      	movs	r3, #26
 8009760:	fb01 f303 	mul.w	r3, r1, r3
 8009764:	4413      	add	r3, r2
 8009766:	f203 334e 	addw	r3, r3, #846	; 0x34e
 800976a:	781a      	ldrb	r2, [r3, #0]
 800976c:	68bb      	ldr	r3, [r7, #8]
 800976e:	70da      	strb	r2, [r3, #3]
			MIDI_Handle->OutEpSize  = phost->device.CfgDesc.Itf_Desc[phost->device.current_interface].Ep_Desc[0].wMaxPacketSize;
 8009770:	687b      	ldr	r3, [r7, #4]
 8009772:	f893 3324 	ldrb.w	r3, [r3, #804]	; 0x324
 8009776:	4619      	mov	r1, r3
 8009778:	687a      	ldr	r2, [r7, #4]
 800977a:	231a      	movs	r3, #26
 800977c:	fb01 f303 	mul.w	r3, r1, r3
 8009780:	4413      	add	r3, r2
 8009782:	f503 7354 	add.w	r3, r3, #848	; 0x350
 8009786:	881a      	ldrh	r2, [r3, #0]
 8009788:	68bb      	ldr	r3, [r7, #8]
 800978a:	80da      	strh	r2, [r3, #6]
		}

		if(phost->device.CfgDesc.Itf_Desc[phost->device.current_interface].Ep_Desc[1].bEndpointAddress & 0x80)
 800978c:	687b      	ldr	r3, [r7, #4]
 800978e:	f893 3324 	ldrb.w	r3, [r3, #804]	; 0x324
 8009792:	4619      	mov	r1, r3
 8009794:	687a      	ldr	r2, [r7, #4]
 8009796:	231a      	movs	r3, #26
 8009798:	fb01 f303 	mul.w	r3, r1, r3
 800979c:	4413      	add	r3, r2
 800979e:	f203 3356 	addw	r3, r3, #854	; 0x356
 80097a2:	781b      	ldrb	r3, [r3, #0]
 80097a4:	b25b      	sxtb	r3, r3
 80097a6:	2b00      	cmp	r3, #0
 80097a8:	da1c      	bge.n	80097e4 <USBH_MIDI_InterfaceInit+0x14c>
		{
			MIDI_Handle->InEp = (phost->device.CfgDesc.Itf_Desc[phost->device.current_interface].Ep_Desc[1].bEndpointAddress);
 80097aa:	687b      	ldr	r3, [r7, #4]
 80097ac:	f893 3324 	ldrb.w	r3, [r3, #804]	; 0x324
 80097b0:	4619      	mov	r1, r3
 80097b2:	687a      	ldr	r2, [r7, #4]
 80097b4:	231a      	movs	r3, #26
 80097b6:	fb01 f303 	mul.w	r3, r1, r3
 80097ba:	4413      	add	r3, r2
 80097bc:	f203 3356 	addw	r3, r3, #854	; 0x356
 80097c0:	781a      	ldrb	r2, [r3, #0]
 80097c2:	68bb      	ldr	r3, [r7, #8]
 80097c4:	711a      	strb	r2, [r3, #4]
			MIDI_Handle->InEpSize  = phost->device.CfgDesc.Itf_Desc[phost->device.current_interface].Ep_Desc[1].wMaxPacketSize;
 80097c6:	687b      	ldr	r3, [r7, #4]
 80097c8:	f893 3324 	ldrb.w	r3, [r3, #804]	; 0x324
 80097cc:	4619      	mov	r1, r3
 80097ce:	687a      	ldr	r2, [r7, #4]
 80097d0:	231a      	movs	r3, #26
 80097d2:	fb01 f303 	mul.w	r3, r1, r3
 80097d6:	4413      	add	r3, r2
 80097d8:	f503 7356 	add.w	r3, r3, #856	; 0x358
 80097dc:	881a      	ldrh	r2, [r3, #0]
 80097de:	68bb      	ldr	r3, [r7, #8]
 80097e0:	811a      	strh	r2, [r3, #8]
 80097e2:	e01b      	b.n	800981c <USBH_MIDI_InterfaceInit+0x184>
		}
		else
		{
			MIDI_Handle->OutEp = (phost->device.CfgDesc.Itf_Desc[phost->device.current_interface].Ep_Desc[1].bEndpointAddress);
 80097e4:	687b      	ldr	r3, [r7, #4]
 80097e6:	f893 3324 	ldrb.w	r3, [r3, #804]	; 0x324
 80097ea:	4619      	mov	r1, r3
 80097ec:	687a      	ldr	r2, [r7, #4]
 80097ee:	231a      	movs	r3, #26
 80097f0:	fb01 f303 	mul.w	r3, r1, r3
 80097f4:	4413      	add	r3, r2
 80097f6:	f203 3356 	addw	r3, r3, #854	; 0x356
 80097fa:	781a      	ldrb	r2, [r3, #0]
 80097fc:	68bb      	ldr	r3, [r7, #8]
 80097fe:	70da      	strb	r2, [r3, #3]
			MIDI_Handle->OutEpSize  = phost->device.CfgDesc.Itf_Desc[phost->device.current_interface].Ep_Desc[1].wMaxPacketSize;
 8009800:	687b      	ldr	r3, [r7, #4]
 8009802:	f893 3324 	ldrb.w	r3, [r3, #804]	; 0x324
 8009806:	4619      	mov	r1, r3
 8009808:	687a      	ldr	r2, [r7, #4]
 800980a:	231a      	movs	r3, #26
 800980c:	fb01 f303 	mul.w	r3, r1, r3
 8009810:	4413      	add	r3, r2
 8009812:	f503 7356 	add.w	r3, r3, #856	; 0x358
 8009816:	881a      	ldrh	r2, [r3, #0]
 8009818:	68bb      	ldr	r3, [r7, #8]
 800981a:	80da      	strh	r2, [r3, #6]
		}

		MIDI_Handle->OutPipe = USBH_AllocPipe(phost, MIDI_Handle->OutEp);
 800981c:	68bb      	ldr	r3, [r7, #8]
 800981e:	78db      	ldrb	r3, [r3, #3]
 8009820:	4619      	mov	r1, r3
 8009822:	6878      	ldr	r0, [r7, #4]
 8009824:	f001 fcfd 	bl	800b222 <USBH_AllocPipe>
 8009828:	4603      	mov	r3, r0
 800982a:	461a      	mov	r2, r3
 800982c:	68bb      	ldr	r3, [r7, #8]
 800982e:	709a      	strb	r2, [r3, #2]
		MIDI_Handle->InPipe = USBH_AllocPipe(phost, MIDI_Handle->InEp);
 8009830:	68bb      	ldr	r3, [r7, #8]
 8009832:	791b      	ldrb	r3, [r3, #4]
 8009834:	4619      	mov	r1, r3
 8009836:	6878      	ldr	r0, [r7, #4]
 8009838:	f001 fcf3 	bl	800b222 <USBH_AllocPipe>
 800983c:	4603      	mov	r3, r0
 800983e:	461a      	mov	r2, r3
 8009840:	68bb      	ldr	r3, [r7, #8]
 8009842:	705a      	strb	r2, [r3, #1]


		/* Open the new channels */
		USBH_OpenPipe  (phost,
 8009844:	68bb      	ldr	r3, [r7, #8]
 8009846:	7899      	ldrb	r1, [r3, #2]
 8009848:	68bb      	ldr	r3, [r7, #8]
 800984a:	78d8      	ldrb	r0, [r3, #3]
 800984c:	687b      	ldr	r3, [r7, #4]
 800984e:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 8009852:	687b      	ldr	r3, [r7, #4]
 8009854:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 8009858:	68ba      	ldr	r2, [r7, #8]
 800985a:	88d2      	ldrh	r2, [r2, #6]
 800985c:	9202      	str	r2, [sp, #8]
 800985e:	2202      	movs	r2, #2
 8009860:	9201      	str	r2, [sp, #4]
 8009862:	9300      	str	r3, [sp, #0]
 8009864:	4623      	mov	r3, r4
 8009866:	4602      	mov	r2, r0
 8009868:	6878      	ldr	r0, [r7, #4]
 800986a:	f001 fcab 	bl	800b1c4 <USBH_OpenPipe>
				phost->device.address,
				phost->device.speed,
				USB_EP_TYPE_BULK,
				MIDI_Handle->OutEpSize);

		USBH_OpenPipe  (phost,
 800986e:	68bb      	ldr	r3, [r7, #8]
 8009870:	7859      	ldrb	r1, [r3, #1]
 8009872:	68bb      	ldr	r3, [r7, #8]
 8009874:	7918      	ldrb	r0, [r3, #4]
 8009876:	687b      	ldr	r3, [r7, #4]
 8009878:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 800987c:	687b      	ldr	r3, [r7, #4]
 800987e:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 8009882:	68ba      	ldr	r2, [r7, #8]
 8009884:	8912      	ldrh	r2, [r2, #8]
 8009886:	9202      	str	r2, [sp, #8]
 8009888:	2202      	movs	r2, #2
 800988a:	9201      	str	r2, [sp, #4]
 800988c:	9300      	str	r3, [sp, #0]
 800988e:	4623      	mov	r3, r4
 8009890:	4602      	mov	r2, r0
 8009892:	6878      	ldr	r0, [r7, #4]
 8009894:	f001 fc96 	bl	800b1c4 <USBH_OpenPipe>
				phost->device.speed,
				USB_EP_TYPE_BULK,
				MIDI_Handle->InEpSize);

		//USB_MIDI_ChangeConnectionState(1);
		MIDI_Handle->state = MIDI_IDLE_STATE;
 8009898:	68bb      	ldr	r3, [r7, #8]
 800989a:	2200      	movs	r2, #0
 800989c:	701a      	strb	r2, [r3, #0]


		USBH_LL_SetToggle  (phost, MIDI_Handle->InPipe,0);
 800989e:	68bb      	ldr	r3, [r7, #8]
 80098a0:	785b      	ldrb	r3, [r3, #1]
 80098a2:	2200      	movs	r2, #0
 80098a4:	4619      	mov	r1, r3
 80098a6:	6878      	ldr	r0, [r7, #4]
 80098a8:	f001 ffb6 	bl	800b818 <USBH_LL_SetToggle>
		USBH_LL_SetToggle  (phost, MIDI_Handle->OutPipe,0);
 80098ac:	68bb      	ldr	r3, [r7, #8]
 80098ae:	789b      	ldrb	r3, [r3, #2]
 80098b0:	2200      	movs	r2, #0
 80098b2:	4619      	mov	r1, r3
 80098b4:	6878      	ldr	r0, [r7, #4]
 80098b6:	f001 ffaf 	bl	800b818 <USBH_LL_SetToggle>
		status = USBH_OK;
 80098ba:	2300      	movs	r3, #0
 80098bc:	73fb      	strb	r3, [r7, #15]
	}
	return status;
 80098be:	7bfb      	ldrb	r3, [r7, #15]
}
 80098c0:	4618      	mov	r0, r3
 80098c2:	3714      	adds	r7, #20
 80098c4:	46bd      	mov	sp, r7
 80098c6:	bd90      	pop	{r4, r7, pc}

080098c8 <USBH_MIDI_InterfaceDeInit>:
 *         The function DeInit the Pipes used for the MIDI class.
 * @param  phost: Host handle
 * @retval USBH Status
 */
USBH_StatusTypeDef USBH_MIDI_InterfaceDeInit (USBH_HandleTypeDef *phost)
{
 80098c8:	b580      	push	{r7, lr}
 80098ca:	b084      	sub	sp, #16
 80098cc:	af00      	add	r7, sp, #0
 80098ce:	6078      	str	r0, [r7, #4]
	MIDI_HandleTypeDef *MIDI_Handle =  phost->pActiveClass->pData;
 80098d0:	687b      	ldr	r3, [r7, #4]
 80098d2:	f8d3 344c 	ldr.w	r3, [r3, #1100]	; 0x44c
 80098d6:	69db      	ldr	r3, [r3, #28]
 80098d8:	60fb      	str	r3, [r7, #12]

	if ( MIDI_Handle->OutPipe)
 80098da:	68fb      	ldr	r3, [r7, #12]
 80098dc:	789b      	ldrb	r3, [r3, #2]
 80098de:	2b00      	cmp	r3, #0
 80098e0:	d00e      	beq.n	8009900 <USBH_MIDI_InterfaceDeInit+0x38>
	{
		USBH_ClosePipe(phost, MIDI_Handle->OutPipe);
 80098e2:	68fb      	ldr	r3, [r7, #12]
 80098e4:	789b      	ldrb	r3, [r3, #2]
 80098e6:	4619      	mov	r1, r3
 80098e8:	6878      	ldr	r0, [r7, #4]
 80098ea:	f001 fc8a 	bl	800b202 <USBH_ClosePipe>
		USBH_FreePipe  (phost, MIDI_Handle->OutPipe);
 80098ee:	68fb      	ldr	r3, [r7, #12]
 80098f0:	789b      	ldrb	r3, [r3, #2]
 80098f2:	4619      	mov	r1, r3
 80098f4:	6878      	ldr	r0, [r7, #4]
 80098f6:	f001 fcb6 	bl	800b266 <USBH_FreePipe>
		MIDI_Handle->OutPipe = 0;     /* Reset the Channel as Free */
 80098fa:	68fb      	ldr	r3, [r7, #12]
 80098fc:	2200      	movs	r2, #0
 80098fe:	709a      	strb	r2, [r3, #2]
	}

	if ( MIDI_Handle->InPipe)
 8009900:	68fb      	ldr	r3, [r7, #12]
 8009902:	785b      	ldrb	r3, [r3, #1]
 8009904:	2b00      	cmp	r3, #0
 8009906:	d00e      	beq.n	8009926 <USBH_MIDI_InterfaceDeInit+0x5e>
	{
		USBH_ClosePipe(phost, MIDI_Handle->InPipe);
 8009908:	68fb      	ldr	r3, [r7, #12]
 800990a:	785b      	ldrb	r3, [r3, #1]
 800990c:	4619      	mov	r1, r3
 800990e:	6878      	ldr	r0, [r7, #4]
 8009910:	f001 fc77 	bl	800b202 <USBH_ClosePipe>
		USBH_FreePipe  (phost, MIDI_Handle->InPipe);
 8009914:	68fb      	ldr	r3, [r7, #12]
 8009916:	785b      	ldrb	r3, [r3, #1]
 8009918:	4619      	mov	r1, r3
 800991a:	6878      	ldr	r0, [r7, #4]
 800991c:	f001 fca3 	bl	800b266 <USBH_FreePipe>
		MIDI_Handle->InPipe = 0;     /* Reset the Channel as Free */
 8009920:	68fb      	ldr	r3, [r7, #12]
 8009922:	2200      	movs	r2, #0
 8009924:	705a      	strb	r2, [r3, #1]
	}

	if(phost->pActiveClass->pData)
 8009926:	687b      	ldr	r3, [r7, #4]
 8009928:	f8d3 344c 	ldr.w	r3, [r3, #1100]	; 0x44c
 800992c:	69db      	ldr	r3, [r3, #28]
 800992e:	2b00      	cmp	r3, #0
 8009930:	d00b      	beq.n	800994a <USBH_MIDI_InterfaceDeInit+0x82>
	{
		USBH_free (phost->pActiveClass->pData);
 8009932:	687b      	ldr	r3, [r7, #4]
 8009934:	f8d3 344c 	ldr.w	r3, [r3, #1100]	; 0x44c
 8009938:	69db      	ldr	r3, [r3, #28]
 800993a:	4618      	mov	r0, r3
 800993c:	f002 f822 	bl	800b984 <free>
		phost->pActiveClass->pData = 0;
 8009940:	687b      	ldr	r3, [r7, #4]
 8009942:	f8d3 344c 	ldr.w	r3, [r3, #1100]	; 0x44c
 8009946:	2200      	movs	r2, #0
 8009948:	61da      	str	r2, [r3, #28]
	}

	return USBH_OK;
 800994a:	2300      	movs	r3, #0
}
 800994c:	4618      	mov	r0, r3
 800994e:	3710      	adds	r7, #16
 8009950:	46bd      	mov	sp, r7
 8009952:	bd80      	pop	{r7, pc}

08009954 <USBH_MIDI_ClassRequest>:
 *         for MIDI class.
 * @param  phost: Host handle
 * @retval USBH Status
 */
static USBH_StatusTypeDef USBH_MIDI_ClassRequest (USBH_HandleTypeDef *phost)
{   
 8009954:	b580      	push	{r7, lr}
 8009956:	b082      	sub	sp, #8
 8009958:	af00      	add	r7, sp, #0
 800995a:	6078      	str	r0, [r7, #4]

	phost->pUser(phost, HOST_USER_CLASS_ACTIVE);
 800995c:	687b      	ldr	r3, [r7, #4]
 800995e:	f8d3 34a4 	ldr.w	r3, [r3, #1188]	; 0x4a4
 8009962:	2102      	movs	r1, #2
 8009964:	6878      	ldr	r0, [r7, #4]
 8009966:	4798      	blx	r3

	return USBH_OK;
 8009968:	2300      	movs	r3, #0
}
 800996a:	4618      	mov	r0, r3
 800996c:	3708      	adds	r7, #8
 800996e:	46bd      	mov	sp, r7
 8009970:	bd80      	pop	{r7, pc}

08009972 <USBH_MIDI_Process>:
 *         (background process)
 * @param  phost: Host handle
 * @retval USBH Status
 */
static USBH_StatusTypeDef USBH_MIDI_Process (USBH_HandleTypeDef *phost)
{
 8009972:	b580      	push	{r7, lr}
 8009974:	b084      	sub	sp, #16
 8009976:	af00      	add	r7, sp, #0
 8009978:	6078      	str	r0, [r7, #4]
	USBH_StatusTypeDef status = USBH_BUSY;
 800997a:	2301      	movs	r3, #1
 800997c:	73fb      	strb	r3, [r7, #15]
	USBH_StatusTypeDef req_status = USBH_OK;
 800997e:	2300      	movs	r3, #0
 8009980:	73bb      	strb	r3, [r7, #14]
	MIDI_HandleTypeDef *MIDI_Handle =  phost->pActiveClass->pData;
 8009982:	687b      	ldr	r3, [r7, #4]
 8009984:	f8d3 344c 	ldr.w	r3, [r3, #1100]	; 0x44c
 8009988:	69db      	ldr	r3, [r3, #28]
 800998a:	60bb      	str	r3, [r7, #8]

	switch(MIDI_Handle->state)
 800998c:	68bb      	ldr	r3, [r7, #8]
 800998e:	781b      	ldrb	r3, [r3, #0]
 8009990:	2b02      	cmp	r3, #2
 8009992:	d010      	beq.n	80099b6 <USBH_MIDI_Process+0x44>
 8009994:	2b02      	cmp	r3, #2
 8009996:	dc1b      	bgt.n	80099d0 <USBH_MIDI_Process+0x5e>
 8009998:	2b00      	cmp	r3, #0
 800999a:	d002      	beq.n	80099a2 <USBH_MIDI_Process+0x30>
 800999c:	2b01      	cmp	r3, #1
 800999e:	d003      	beq.n	80099a8 <USBH_MIDI_Process+0x36>
			MIDI_Handle->state = MIDI_IDLE_STATE ;
		}
		break;

	default:
		break;
 80099a0:	e016      	b.n	80099d0 <USBH_MIDI_Process+0x5e>
		status = USBH_OK;
 80099a2:	2300      	movs	r3, #0
 80099a4:	73fb      	strb	r3, [r7, #15]
		break;
 80099a6:	e016      	b.n	80099d6 <USBH_MIDI_Process+0x64>
		MIDI_ProcessTransmission(phost);
 80099a8:	6878      	ldr	r0, [r7, #4]
 80099aa:	f000 f86b 	bl	8009a84 <MIDI_ProcessTransmission>
		MIDI_ProcessReception(phost);
 80099ae:	6878      	ldr	r0, [r7, #4]
 80099b0:	f000 f8d9 	bl	8009b66 <MIDI_ProcessReception>
		break;
 80099b4:	e00f      	b.n	80099d6 <USBH_MIDI_Process+0x64>
		req_status = USBH_ClrFeature(phost, 0x00);
 80099b6:	2100      	movs	r1, #0
 80099b8:	6878      	ldr	r0, [r7, #4]
 80099ba:	f000 ffd2 	bl	800a962 <USBH_ClrFeature>
 80099be:	4603      	mov	r3, r0
 80099c0:	73bb      	strb	r3, [r7, #14]
		if(req_status == USBH_OK )
 80099c2:	7bbb      	ldrb	r3, [r7, #14]
 80099c4:	2b00      	cmp	r3, #0
 80099c6:	d105      	bne.n	80099d4 <USBH_MIDI_Process+0x62>
			MIDI_Handle->state = MIDI_IDLE_STATE ;
 80099c8:	68bb      	ldr	r3, [r7, #8]
 80099ca:	2200      	movs	r2, #0
 80099cc:	701a      	strb	r2, [r3, #0]
		break;
 80099ce:	e001      	b.n	80099d4 <USBH_MIDI_Process+0x62>
		break;
 80099d0:	bf00      	nop
 80099d2:	e000      	b.n	80099d6 <USBH_MIDI_Process+0x64>
		break;
 80099d4:	bf00      	nop

	}

	return status;
 80099d6:	7bfb      	ldrb	r3, [r7, #15]
}
 80099d8:	4618      	mov	r0, r3
 80099da:	3710      	adds	r7, #16
 80099dc:	46bd      	mov	sp, r7
 80099de:	bd80      	pop	{r7, pc}

080099e0 <USBH_MIDI_SOFProcess>:
  *         The function is for managing SOF callback 
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_MIDI_SOFProcess (USBH_HandleTypeDef *phost)
{
 80099e0:	b480      	push	{r7}
 80099e2:	b083      	sub	sp, #12
 80099e4:	af00      	add	r7, sp, #0
 80099e6:	6078      	str	r0, [r7, #4]
  return USBH_OK;  
 80099e8:	2300      	movs	r3, #0
}
 80099ea:	4618      	mov	r0, r3
 80099ec:	370c      	adds	r7, #12
 80099ee:	46bd      	mov	sp, r7
 80099f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099f4:	4770      	bx	lr

080099f6 <USBH_MIDI_GetLastReceivedDataSize>:
 * @brief  This function return last recieved data size
 * @param  None
 * @retval None
 */
uint16_t USBH_MIDI_GetLastReceivedDataSize(USBH_HandleTypeDef *phost)
{
 80099f6:	b580      	push	{r7, lr}
 80099f8:	b084      	sub	sp, #16
 80099fa:	af00      	add	r7, sp, #0
 80099fc:	6078      	str	r0, [r7, #4]
	MIDI_HandleTypeDef *MIDI_Handle =  phost->pActiveClass->pData;
 80099fe:	687b      	ldr	r3, [r7, #4]
 8009a00:	f8d3 344c 	ldr.w	r3, [r3, #1100]	; 0x44c
 8009a04:	69db      	ldr	r3, [r3, #28]
 8009a06:	60fb      	str	r3, [r7, #12]

	if(phost->gState == HOST_CLASS)
 8009a08:	687b      	ldr	r3, [r7, #4]
 8009a0a:	781b      	ldrb	r3, [r3, #0]
 8009a0c:	b2db      	uxtb	r3, r3
 8009a0e:	2b0b      	cmp	r3, #11
 8009a10:	d108      	bne.n	8009a24 <USBH_MIDI_GetLastReceivedDataSize+0x2e>
	{
		return USBH_LL_GetLastXferSize(phost, MIDI_Handle->InPipe);
 8009a12:	68fb      	ldr	r3, [r7, #12]
 8009a14:	785b      	ldrb	r3, [r3, #1]
 8009a16:	4619      	mov	r1, r3
 8009a18:	6878      	ldr	r0, [r7, #4]
 8009a1a:	f001 fe41 	bl	800b6a0 <USBH_LL_GetLastXferSize>
 8009a1e:	4603      	mov	r3, r0
 8009a20:	b29b      	uxth	r3, r3
 8009a22:	e000      	b.n	8009a26 <USBH_MIDI_GetLastReceivedDataSize+0x30>
	}
	else
	{
		return 0;
 8009a24:	2300      	movs	r3, #0
	}
}
 8009a26:	4618      	mov	r0, r3
 8009a28:	3710      	adds	r7, #16
 8009a2a:	46bd      	mov	sp, r7
 8009a2c:	bd80      	pop	{r7, pc}

08009a2e <USBH_MIDI_Receive>:
 * @brief  This function prepares the state before issuing the class specific commands
 * @param  None
 * @retval None
 */
USBH_StatusTypeDef  USBH_MIDI_Receive(USBH_HandleTypeDef *phost, uint8_t *pbuff, uint16_t length)
{
 8009a2e:	b480      	push	{r7}
 8009a30:	b087      	sub	sp, #28
 8009a32:	af00      	add	r7, sp, #0
 8009a34:	60f8      	str	r0, [r7, #12]
 8009a36:	60b9      	str	r1, [r7, #8]
 8009a38:	4613      	mov	r3, r2
 8009a3a:	80fb      	strh	r3, [r7, #6]
	USBH_StatusTypeDef Status = USBH_BUSY;
 8009a3c:	2301      	movs	r3, #1
 8009a3e:	75fb      	strb	r3, [r7, #23]
	MIDI_HandleTypeDef *MIDI_Handle =  phost->pActiveClass->pData;
 8009a40:	68fb      	ldr	r3, [r7, #12]
 8009a42:	f8d3 344c 	ldr.w	r3, [r3, #1100]	; 0x44c
 8009a46:	69db      	ldr	r3, [r3, #28]
 8009a48:	613b      	str	r3, [r7, #16]

	if((MIDI_Handle->state == MIDI_IDLE_STATE) || (MIDI_Handle->state == MIDI_TRANSFER_DATA))
 8009a4a:	693b      	ldr	r3, [r7, #16]
 8009a4c:	781b      	ldrb	r3, [r3, #0]
 8009a4e:	2b00      	cmp	r3, #0
 8009a50:	d003      	beq.n	8009a5a <USBH_MIDI_Receive+0x2c>
 8009a52:	693b      	ldr	r3, [r7, #16]
 8009a54:	781b      	ldrb	r3, [r3, #0]
 8009a56:	2b01      	cmp	r3, #1
 8009a58:	d10d      	bne.n	8009a76 <USBH_MIDI_Receive+0x48>
	{
		MIDI_Handle->pRxData = pbuff;
 8009a5a:	693b      	ldr	r3, [r7, #16]
 8009a5c:	68ba      	ldr	r2, [r7, #8]
 8009a5e:	611a      	str	r2, [r3, #16]
		MIDI_Handle->RxDataLength = length;
 8009a60:	693b      	ldr	r3, [r7, #16]
 8009a62:	88fa      	ldrh	r2, [r7, #6]
 8009a64:	82da      	strh	r2, [r3, #22]
		MIDI_Handle->state = MIDI_TRANSFER_DATA;
 8009a66:	693b      	ldr	r3, [r7, #16]
 8009a68:	2201      	movs	r2, #1
 8009a6a:	701a      	strb	r2, [r3, #0]
		MIDI_Handle->data_rx_state = MIDI_RECEIVE_DATA;
 8009a6c:	693b      	ldr	r3, [r7, #16]
 8009a6e:	2203      	movs	r2, #3
 8009a70:	765a      	strb	r2, [r3, #25]
		Status = USBH_OK;
 8009a72:	2300      	movs	r3, #0
 8009a74:	75fb      	strb	r3, [r7, #23]
#if (USBH_USE_OS == 1)
		osMessagePut ( phost->os_event, USBH_CLASS_EVENT, 0);
#endif
	}
	return Status;
 8009a76:	7dfb      	ldrb	r3, [r7, #23]
}
 8009a78:	4618      	mov	r0, r3
 8009a7a:	371c      	adds	r7, #28
 8009a7c:	46bd      	mov	sp, r7
 8009a7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a82:	4770      	bx	lr

08009a84 <MIDI_ProcessTransmission>:
 * @brief  The function is responsible for sending data to the device
 *  @param  pdev: Selected device
 * @retval None
 */
static void MIDI_ProcessTransmission(USBH_HandleTypeDef *phost)
{
 8009a84:	b580      	push	{r7, lr}
 8009a86:	b086      	sub	sp, #24
 8009a88:	af02      	add	r7, sp, #8
 8009a8a:	6078      	str	r0, [r7, #4]
	MIDI_HandleTypeDef *MIDI_Handle =  phost->pActiveClass->pData;
 8009a8c:	687b      	ldr	r3, [r7, #4]
 8009a8e:	f8d3 344c 	ldr.w	r3, [r3, #1100]	; 0x44c
 8009a92:	69db      	ldr	r3, [r3, #28]
 8009a94:	60fb      	str	r3, [r7, #12]
	USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8009a96:	2300      	movs	r3, #0
 8009a98:	72fb      	strb	r3, [r7, #11]

	switch(MIDI_Handle->data_tx_state)
 8009a9a:	68fb      	ldr	r3, [r7, #12]
 8009a9c:	7e1b      	ldrb	r3, [r3, #24]
 8009a9e:	2b01      	cmp	r3, #1
 8009aa0:	d002      	beq.n	8009aa8 <MIDI_ProcessTransmission+0x24>
 8009aa2:	2b02      	cmp	r3, #2
 8009aa4:	d021      	beq.n	8009aea <MIDI_ProcessTransmission+0x66>
			osMessagePut ( phost->os_event, USBH_CLASS_EVENT, 0);
#endif
		}
		break;
	default:
		break;
 8009aa6:	e05a      	b.n	8009b5e <MIDI_ProcessTransmission+0xda>
		if(MIDI_Handle->TxDataLength > MIDI_Handle->OutEpSize)
 8009aa8:	68fb      	ldr	r3, [r7, #12]
 8009aaa:	8a9a      	ldrh	r2, [r3, #20]
 8009aac:	68fb      	ldr	r3, [r7, #12]
 8009aae:	88db      	ldrh	r3, [r3, #6]
 8009ab0:	429a      	cmp	r2, r3
 8009ab2:	d90b      	bls.n	8009acc <MIDI_ProcessTransmission+0x48>
			USBH_BulkSendData (phost,
 8009ab4:	68fb      	ldr	r3, [r7, #12]
 8009ab6:	68d9      	ldr	r1, [r3, #12]
 8009ab8:	68fb      	ldr	r3, [r7, #12]
 8009aba:	88da      	ldrh	r2, [r3, #6]
 8009abc:	68fb      	ldr	r3, [r7, #12]
 8009abe:	789b      	ldrb	r3, [r3, #2]
 8009ac0:	2001      	movs	r0, #1
 8009ac2:	9000      	str	r0, [sp, #0]
 8009ac4:	6878      	ldr	r0, [r7, #4]
 8009ac6:	f001 fb3a 	bl	800b13e <USBH_BulkSendData>
 8009aca:	e00a      	b.n	8009ae2 <MIDI_ProcessTransmission+0x5e>
			USBH_BulkSendData (phost,
 8009acc:	68fb      	ldr	r3, [r7, #12]
 8009ace:	68d9      	ldr	r1, [r3, #12]
 8009ad0:	68fb      	ldr	r3, [r7, #12]
 8009ad2:	8a9a      	ldrh	r2, [r3, #20]
 8009ad4:	68fb      	ldr	r3, [r7, #12]
 8009ad6:	789b      	ldrb	r3, [r3, #2]
 8009ad8:	2001      	movs	r0, #1
 8009ada:	9000      	str	r0, [sp, #0]
 8009adc:	6878      	ldr	r0, [r7, #4]
 8009ade:	f001 fb2e 	bl	800b13e <USBH_BulkSendData>
		MIDI_Handle->data_tx_state = MIDI_SEND_DATA_WAIT;
 8009ae2:	68fb      	ldr	r3, [r7, #12]
 8009ae4:	2202      	movs	r2, #2
 8009ae6:	761a      	strb	r2, [r3, #24]
		break;
 8009ae8:	e039      	b.n	8009b5e <MIDI_ProcessTransmission+0xda>
		URB_Status = USBH_LL_GetURBState(phost, MIDI_Handle->OutPipe);
 8009aea:	68fb      	ldr	r3, [r7, #12]
 8009aec:	789b      	ldrb	r3, [r3, #2]
 8009aee:	4619      	mov	r1, r3
 8009af0:	6878      	ldr	r0, [r7, #4]
 8009af2:	f001 fe67 	bl	800b7c4 <USBH_LL_GetURBState>
 8009af6:	4603      	mov	r3, r0
 8009af8:	72fb      	strb	r3, [r7, #11]
		if(URB_Status == USBH_URB_DONE )
 8009afa:	7afb      	ldrb	r3, [r7, #11]
 8009afc:	2b01      	cmp	r3, #1
 8009afe:	d127      	bne.n	8009b50 <MIDI_ProcessTransmission+0xcc>
			if(MIDI_Handle->TxDataLength > MIDI_Handle->OutEpSize)
 8009b00:	68fb      	ldr	r3, [r7, #12]
 8009b02:	8a9a      	ldrh	r2, [r3, #20]
 8009b04:	68fb      	ldr	r3, [r7, #12]
 8009b06:	88db      	ldrh	r3, [r3, #6]
 8009b08:	429a      	cmp	r2, r3
 8009b0a:	d90f      	bls.n	8009b2c <MIDI_ProcessTransmission+0xa8>
				MIDI_Handle->TxDataLength -= MIDI_Handle->OutEpSize ;
 8009b0c:	68fb      	ldr	r3, [r7, #12]
 8009b0e:	8a9a      	ldrh	r2, [r3, #20]
 8009b10:	68fb      	ldr	r3, [r7, #12]
 8009b12:	88db      	ldrh	r3, [r3, #6]
 8009b14:	1ad3      	subs	r3, r2, r3
 8009b16:	b29a      	uxth	r2, r3
 8009b18:	68fb      	ldr	r3, [r7, #12]
 8009b1a:	829a      	strh	r2, [r3, #20]
				MIDI_Handle->pTxData += MIDI_Handle->OutEpSize;
 8009b1c:	68fb      	ldr	r3, [r7, #12]
 8009b1e:	68db      	ldr	r3, [r3, #12]
 8009b20:	68fa      	ldr	r2, [r7, #12]
 8009b22:	88d2      	ldrh	r2, [r2, #6]
 8009b24:	441a      	add	r2, r3
 8009b26:	68fb      	ldr	r3, [r7, #12]
 8009b28:	60da      	str	r2, [r3, #12]
 8009b2a:	e002      	b.n	8009b32 <MIDI_ProcessTransmission+0xae>
				MIDI_Handle->TxDataLength = 0;
 8009b2c:	68fb      	ldr	r3, [r7, #12]
 8009b2e:	2200      	movs	r2, #0
 8009b30:	829a      	strh	r2, [r3, #20]
			if( MIDI_Handle->TxDataLength > 0)
 8009b32:	68fb      	ldr	r3, [r7, #12]
 8009b34:	8a9b      	ldrh	r3, [r3, #20]
 8009b36:	2b00      	cmp	r3, #0
 8009b38:	d003      	beq.n	8009b42 <MIDI_ProcessTransmission+0xbe>
				MIDI_Handle->data_tx_state = MIDI_SEND_DATA;
 8009b3a:	68fb      	ldr	r3, [r7, #12]
 8009b3c:	2201      	movs	r2, #1
 8009b3e:	761a      	strb	r2, [r3, #24]
		break;
 8009b40:	e00c      	b.n	8009b5c <MIDI_ProcessTransmission+0xd8>
				MIDI_Handle->data_tx_state = MIDI_IDLE;
 8009b42:	68fb      	ldr	r3, [r7, #12]
 8009b44:	2200      	movs	r2, #0
 8009b46:	761a      	strb	r2, [r3, #24]
				USBH_MIDI_TransmitCallback(phost);
 8009b48:	6878      	ldr	r0, [r7, #4]
 8009b4a:	f000 f866 	bl	8009c1a <USBH_MIDI_TransmitCallback>
		break;
 8009b4e:	e005      	b.n	8009b5c <MIDI_ProcessTransmission+0xd8>
		else if( URB_Status == USBH_URB_NOTREADY )
 8009b50:	7afb      	ldrb	r3, [r7, #11]
 8009b52:	2b02      	cmp	r3, #2
 8009b54:	d102      	bne.n	8009b5c <MIDI_ProcessTransmission+0xd8>
			MIDI_Handle->data_tx_state = MIDI_SEND_DATA;
 8009b56:	68fb      	ldr	r3, [r7, #12]
 8009b58:	2201      	movs	r2, #1
 8009b5a:	761a      	strb	r2, [r3, #24]
		break;
 8009b5c:	bf00      	nop
	}
}
 8009b5e:	bf00      	nop
 8009b60:	3710      	adds	r7, #16
 8009b62:	46bd      	mov	sp, r7
 8009b64:	bd80      	pop	{r7, pc}

08009b66 <MIDI_ProcessReception>:
 *  @param  pdev: Selected device
 * @retval None
 */

static void MIDI_ProcessReception(USBH_HandleTypeDef *phost)
{
 8009b66:	b580      	push	{r7, lr}
 8009b68:	b084      	sub	sp, #16
 8009b6a:	af00      	add	r7, sp, #0
 8009b6c:	6078      	str	r0, [r7, #4]
	MIDI_HandleTypeDef *MIDI_Handle =  phost->pActiveClass->pData;
 8009b6e:	687b      	ldr	r3, [r7, #4]
 8009b70:	f8d3 344c 	ldr.w	r3, [r3, #1100]	; 0x44c
 8009b74:	69db      	ldr	r3, [r3, #28]
 8009b76:	60fb      	str	r3, [r7, #12]
	USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8009b78:	2300      	movs	r3, #0
 8009b7a:	72fb      	strb	r3, [r7, #11]
	uint16_t length;

	switch(MIDI_Handle->data_rx_state)
 8009b7c:	68fb      	ldr	r3, [r7, #12]
 8009b7e:	7e5b      	ldrb	r3, [r3, #25]
 8009b80:	2b03      	cmp	r3, #3
 8009b82:	d002      	beq.n	8009b8a <MIDI_ProcessReception+0x24>
 8009b84:	2b04      	cmp	r3, #4
 8009b86:	d00d      	beq.n	8009ba4 <MIDI_ProcessReception+0x3e>
#endif
		}
		break;

	default:
		break;
 8009b88:	e043      	b.n	8009c12 <MIDI_ProcessReception+0xac>
		USBH_BulkReceiveData (phost,
 8009b8a:	68fb      	ldr	r3, [r7, #12]
 8009b8c:	6919      	ldr	r1, [r3, #16]
 8009b8e:	68fb      	ldr	r3, [r7, #12]
 8009b90:	891a      	ldrh	r2, [r3, #8]
 8009b92:	68fb      	ldr	r3, [r7, #12]
 8009b94:	785b      	ldrb	r3, [r3, #1]
 8009b96:	6878      	ldr	r0, [r7, #4]
 8009b98:	f001 faf6 	bl	800b188 <USBH_BulkReceiveData>
		MIDI_Handle->data_rx_state = MIDI_RECEIVE_DATA_WAIT;
 8009b9c:	68fb      	ldr	r3, [r7, #12]
 8009b9e:	2204      	movs	r2, #4
 8009ba0:	765a      	strb	r2, [r3, #25]
		break;
 8009ba2:	e036      	b.n	8009c12 <MIDI_ProcessReception+0xac>
		URB_Status = USBH_LL_GetURBState(phost, MIDI_Handle->InPipe);
 8009ba4:	68fb      	ldr	r3, [r7, #12]
 8009ba6:	785b      	ldrb	r3, [r3, #1]
 8009ba8:	4619      	mov	r1, r3
 8009baa:	6878      	ldr	r0, [r7, #4]
 8009bac:	f001 fe0a 	bl	800b7c4 <USBH_LL_GetURBState>
 8009bb0:	4603      	mov	r3, r0
 8009bb2:	72fb      	strb	r3, [r7, #11]
		if(URB_Status == USBH_URB_DONE )
 8009bb4:	7afb      	ldrb	r3, [r7, #11]
 8009bb6:	2b01      	cmp	r3, #1
 8009bb8:	d12a      	bne.n	8009c10 <MIDI_ProcessReception+0xaa>
			length = USBH_LL_GetLastXferSize(phost, MIDI_Handle->InPipe);
 8009bba:	68fb      	ldr	r3, [r7, #12]
 8009bbc:	785b      	ldrb	r3, [r3, #1]
 8009bbe:	4619      	mov	r1, r3
 8009bc0:	6878      	ldr	r0, [r7, #4]
 8009bc2:	f001 fd6d 	bl	800b6a0 <USBH_LL_GetLastXferSize>
 8009bc6:	4603      	mov	r3, r0
 8009bc8:	813b      	strh	r3, [r7, #8]
			if(((MIDI_Handle->RxDataLength - length) > 0) && (length > MIDI_Handle->InEpSize))
 8009bca:	68fb      	ldr	r3, [r7, #12]
 8009bcc:	8adb      	ldrh	r3, [r3, #22]
 8009bce:	461a      	mov	r2, r3
 8009bd0:	893b      	ldrh	r3, [r7, #8]
 8009bd2:	1ad3      	subs	r3, r2, r3
 8009bd4:	2b00      	cmp	r3, #0
 8009bd6:	dd15      	ble.n	8009c04 <MIDI_ProcessReception+0x9e>
 8009bd8:	68fb      	ldr	r3, [r7, #12]
 8009bda:	891b      	ldrh	r3, [r3, #8]
 8009bdc:	893a      	ldrh	r2, [r7, #8]
 8009bde:	429a      	cmp	r2, r3
 8009be0:	d910      	bls.n	8009c04 <MIDI_ProcessReception+0x9e>
				MIDI_Handle->RxDataLength -= length ;
 8009be2:	68fb      	ldr	r3, [r7, #12]
 8009be4:	8ada      	ldrh	r2, [r3, #22]
 8009be6:	893b      	ldrh	r3, [r7, #8]
 8009be8:	1ad3      	subs	r3, r2, r3
 8009bea:	b29a      	uxth	r2, r3
 8009bec:	68fb      	ldr	r3, [r7, #12]
 8009bee:	82da      	strh	r2, [r3, #22]
				MIDI_Handle->pRxData += length;
 8009bf0:	68fb      	ldr	r3, [r7, #12]
 8009bf2:	691a      	ldr	r2, [r3, #16]
 8009bf4:	893b      	ldrh	r3, [r7, #8]
 8009bf6:	441a      	add	r2, r3
 8009bf8:	68fb      	ldr	r3, [r7, #12]
 8009bfa:	611a      	str	r2, [r3, #16]
				MIDI_Handle->data_rx_state = MIDI_RECEIVE_DATA;
 8009bfc:	68fb      	ldr	r3, [r7, #12]
 8009bfe:	2203      	movs	r2, #3
 8009c00:	765a      	strb	r2, [r3, #25]
		break;
 8009c02:	e005      	b.n	8009c10 <MIDI_ProcessReception+0xaa>
				MIDI_Handle->data_rx_state = MIDI_IDLE;
 8009c04:	68fb      	ldr	r3, [r7, #12]
 8009c06:	2200      	movs	r2, #0
 8009c08:	765a      	strb	r2, [r3, #25]
				USBH_MIDI_ReceiveCallback(phost);
 8009c0a:	6878      	ldr	r0, [r7, #4]
 8009c0c:	f7f7 fbb2 	bl	8001374 <USBH_MIDI_ReceiveCallback>
		break;
 8009c10:	bf00      	nop
	}
}
 8009c12:	bf00      	nop
 8009c14:	3710      	adds	r7, #16
 8009c16:	46bd      	mov	sp, r7
 8009c18:	bd80      	pop	{r7, pc}

08009c1a <USBH_MIDI_TransmitCallback>:
 * @brief  The function informs user that data have been transmitted.
 *  @param  pdev: Selected device
 * @retval None
 */
__weak void USBH_MIDI_TransmitCallback(USBH_HandleTypeDef *phost)
{
 8009c1a:	b480      	push	{r7}
 8009c1c:	b083      	sub	sp, #12
 8009c1e:	af00      	add	r7, sp, #0
 8009c20:	6078      	str	r0, [r7, #4]

}
 8009c22:	bf00      	nop
 8009c24:	370c      	adds	r7, #12
 8009c26:	46bd      	mov	sp, r7
 8009c28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c2c:	4770      	bx	lr

08009c2e <USBH_Init>:
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Init(USBH_HandleTypeDef *phost,
                              void (*pUsrFunc)(USBH_HandleTypeDef *phost,
                              uint8_t id), uint8_t id)
{
 8009c2e:	b580      	push	{r7, lr}
 8009c30:	b084      	sub	sp, #16
 8009c32:	af00      	add	r7, sp, #0
 8009c34:	60f8      	str	r0, [r7, #12]
 8009c36:	60b9      	str	r1, [r7, #8]
 8009c38:	4613      	mov	r3, r2
 8009c3a:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (phost == NULL)
 8009c3c:	68fb      	ldr	r3, [r7, #12]
 8009c3e:	2b00      	cmp	r3, #0
 8009c40:	d101      	bne.n	8009c46 <USBH_Init+0x18>
  {
    USBH_ErrLog("Invalid Host handle");
    return USBH_FAIL;
 8009c42:	2302      	movs	r3, #2
 8009c44:	e029      	b.n	8009c9a <USBH_Init+0x6c>
  }

  /* Set DRiver ID */
  phost->id = id;
 8009c46:	68fb      	ldr	r3, [r7, #12]
 8009c48:	79fa      	ldrb	r2, [r7, #7]
 8009c4a:	f883 249c 	strb.w	r2, [r3, #1180]	; 0x49c

  /* Unlink class*/
  phost->pActiveClass = NULL;
 8009c4e:	68fb      	ldr	r3, [r7, #12]
 8009c50:	2200      	movs	r2, #0
 8009c52:	f8c3 244c 	str.w	r2, [r3, #1100]	; 0x44c
  phost->ClassNumber = 0U;
 8009c56:	68fb      	ldr	r3, [r7, #12]
 8009c58:	2200      	movs	r2, #0
 8009c5a:	f8c3 2450 	str.w	r2, [r3, #1104]	; 0x450

  /* Restore default states and prepare EP0 */
  DeInitStateMachine(phost);
 8009c5e:	68f8      	ldr	r0, [r7, #12]
 8009c60:	f000 f81f 	bl	8009ca2 <DeInitStateMachine>

  /* Restore default Device connection states */
  phost->device.PortEnabled = 0U;
 8009c64:	68fb      	ldr	r3, [r7, #12]
 8009c66:	2200      	movs	r2, #0
 8009c68:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323
  phost->device.is_connected = 0U;
 8009c6c:	68fb      	ldr	r3, [r7, #12]
 8009c6e:	2200      	movs	r2, #0
 8009c70:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.is_disconnected = 0U;
 8009c74:	68fb      	ldr	r3, [r7, #12]
 8009c76:	2200      	movs	r2, #0
 8009c78:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_ReEnumerated = 0U;
 8009c7c:	68fb      	ldr	r3, [r7, #12]
 8009c7e:	2200      	movs	r2, #0
 8009c80:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322

  /* Assign User process */
  if (pUsrFunc != NULL)
 8009c84:	68bb      	ldr	r3, [r7, #8]
 8009c86:	2b00      	cmp	r3, #0
 8009c88:	d003      	beq.n	8009c92 <USBH_Init+0x64>
  {
    phost->pUser = pUsrFunc;
 8009c8a:	68fb      	ldr	r3, [r7, #12]
 8009c8c:	68ba      	ldr	r2, [r7, #8]
 8009c8e:	f8c3 24a4 	str.w	r2, [r3, #1188]	; 0x4a4

#endif /* (osCMSIS < 0x20000U) */
#endif /* (USBH_USE_OS == 1U) */

  /* Initialize low level driver */
  USBH_LL_Init(phost);
 8009c92:	68f8      	ldr	r0, [r7, #12]
 8009c94:	f001 fc50 	bl	800b538 <USBH_LL_Init>

  return USBH_OK;
 8009c98:	2300      	movs	r3, #0
}
 8009c9a:	4618      	mov	r0, r3
 8009c9c:	3710      	adds	r7, #16
 8009c9e:	46bd      	mov	sp, r7
 8009ca0:	bd80      	pop	{r7, pc}

08009ca2 <DeInitStateMachine>:
  *         De-Initialize the Host state machine.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef DeInitStateMachine(USBH_HandleTypeDef *phost)
{
 8009ca2:	b480      	push	{r7}
 8009ca4:	b085      	sub	sp, #20
 8009ca6:	af00      	add	r7, sp, #0
 8009ca8:	6078      	str	r0, [r7, #4]
  uint32_t i = 0U;
 8009caa:	2300      	movs	r3, #0
 8009cac:	60fb      	str	r3, [r7, #12]

  /* Clear Pipes flags*/
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 8009cae:	2300      	movs	r3, #0
 8009cb0:	60fb      	str	r3, [r7, #12]
 8009cb2:	e00a      	b.n	8009cca <DeInitStateMachine+0x28>
  {
    phost->Pipes[i] = 0U;
 8009cb4:	687a      	ldr	r2, [r7, #4]
 8009cb6:	68fb      	ldr	r3, [r7, #12]
 8009cb8:	f503 738a 	add.w	r3, r3, #276	; 0x114
 8009cbc:	009b      	lsls	r3, r3, #2
 8009cbe:	4413      	add	r3, r2
 8009cc0:	2200      	movs	r2, #0
 8009cc2:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 8009cc4:	68fb      	ldr	r3, [r7, #12]
 8009cc6:	3301      	adds	r3, #1
 8009cc8:	60fb      	str	r3, [r7, #12]
 8009cca:	68fb      	ldr	r3, [r7, #12]
 8009ccc:	2b0e      	cmp	r3, #14
 8009cce:	d9f1      	bls.n	8009cb4 <DeInitStateMachine+0x12>
  }

  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 8009cd0:	2300      	movs	r3, #0
 8009cd2:	60fb      	str	r3, [r7, #12]
 8009cd4:	e009      	b.n	8009cea <DeInitStateMachine+0x48>
  {
    phost->device.Data[i] = 0U;
 8009cd6:	687a      	ldr	r2, [r7, #4]
 8009cd8:	68fb      	ldr	r3, [r7, #12]
 8009cda:	4413      	add	r3, r2
 8009cdc:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 8009ce0:	2200      	movs	r2, #0
 8009ce2:	701a      	strb	r2, [r3, #0]
  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 8009ce4:	68fb      	ldr	r3, [r7, #12]
 8009ce6:	3301      	adds	r3, #1
 8009ce8:	60fb      	str	r3, [r7, #12]
 8009cea:	68fb      	ldr	r3, [r7, #12]
 8009cec:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009cf0:	d3f1      	bcc.n	8009cd6 <DeInitStateMachine+0x34>
  }

  phost->gState = HOST_IDLE;
 8009cf2:	687b      	ldr	r3, [r7, #4]
 8009cf4:	2200      	movs	r2, #0
 8009cf6:	701a      	strb	r2, [r3, #0]
  phost->EnumState = ENUM_IDLE;
 8009cf8:	687b      	ldr	r3, [r7, #4]
 8009cfa:	2200      	movs	r2, #0
 8009cfc:	705a      	strb	r2, [r3, #1]
  phost->RequestState = CMD_SEND;
 8009cfe:	687b      	ldr	r3, [r7, #4]
 8009d00:	2201      	movs	r2, #1
 8009d02:	709a      	strb	r2, [r3, #2]
  phost->Timer = 0U;
 8009d04:	687b      	ldr	r3, [r7, #4]
 8009d06:	2200      	movs	r2, #0
 8009d08:	f8c3 2494 	str.w	r2, [r3, #1172]	; 0x494

  phost->Control.state = CTRL_SETUP;
 8009d0c:	687b      	ldr	r3, [r7, #4]
 8009d0e:	2201      	movs	r2, #1
 8009d10:	761a      	strb	r2, [r3, #24]
  phost->Control.pipe_size = USBH_MPS_DEFAULT;
 8009d12:	687b      	ldr	r3, [r7, #4]
 8009d14:	2240      	movs	r2, #64	; 0x40
 8009d16:	719a      	strb	r2, [r3, #6]
  phost->Control.errorcount = 0U;
 8009d18:	687b      	ldr	r3, [r7, #4]
 8009d1a:	2200      	movs	r2, #0
 8009d1c:	765a      	strb	r2, [r3, #25]

  phost->device.address = USBH_ADDRESS_DEFAULT;
 8009d1e:	687b      	ldr	r3, [r7, #4]
 8009d20:	2200      	movs	r2, #0
 8009d22:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c
  phost->device.speed = USBH_SPEED_FULL;
 8009d26:	687b      	ldr	r3, [r7, #4]
 8009d28:	2201      	movs	r2, #1
 8009d2a:	f883 231d 	strb.w	r2, [r3, #797]	; 0x31d
  phost->device.RstCnt = 0U;
 8009d2e:	687b      	ldr	r3, [r7, #4]
 8009d30:	2200      	movs	r2, #0
 8009d32:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
  phost->device.EnumCnt = 0U;
 8009d36:	687b      	ldr	r3, [r7, #4]
 8009d38:	2200      	movs	r2, #0
 8009d3a:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e

  return USBH_OK;
 8009d3e:	2300      	movs	r3, #0
}
 8009d40:	4618      	mov	r0, r3
 8009d42:	3714      	adds	r7, #20
 8009d44:	46bd      	mov	sp, r7
 8009d46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d4a:	4770      	bx	lr

08009d4c <USBH_RegisterClass>:
  * @param  phost : Host Handle
  * @param  pclass: Class handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_RegisterClass(USBH_HandleTypeDef *phost, USBH_ClassTypeDef *pclass)
{
 8009d4c:	b480      	push	{r7}
 8009d4e:	b085      	sub	sp, #20
 8009d50:	af00      	add	r7, sp, #0
 8009d52:	6078      	str	r0, [r7, #4]
 8009d54:	6039      	str	r1, [r7, #0]
  USBH_StatusTypeDef status = USBH_OK;
 8009d56:	2300      	movs	r3, #0
 8009d58:	73fb      	strb	r3, [r7, #15]

  if (pclass != NULL)
 8009d5a:	683b      	ldr	r3, [r7, #0]
 8009d5c:	2b00      	cmp	r3, #0
 8009d5e:	d017      	beq.n	8009d90 <USBH_RegisterClass+0x44>
  {
    if (phost->ClassNumber < USBH_MAX_NUM_SUPPORTED_CLASS)
 8009d60:	687b      	ldr	r3, [r7, #4]
 8009d62:	f8d3 3450 	ldr.w	r3, [r3, #1104]	; 0x450
 8009d66:	2b00      	cmp	r3, #0
 8009d68:	d10f      	bne.n	8009d8a <USBH_RegisterClass+0x3e>
    {
      /* link the class to the USB Host handle */
      phost->pClass[phost->ClassNumber++] = pclass;
 8009d6a:	687b      	ldr	r3, [r7, #4]
 8009d6c:	f8d3 3450 	ldr.w	r3, [r3, #1104]	; 0x450
 8009d70:	1c59      	adds	r1, r3, #1
 8009d72:	687a      	ldr	r2, [r7, #4]
 8009d74:	f8c2 1450 	str.w	r1, [r2, #1104]	; 0x450
 8009d78:	687a      	ldr	r2, [r7, #4]
 8009d7a:	f503 7389 	add.w	r3, r3, #274	; 0x112
 8009d7e:	6839      	ldr	r1, [r7, #0]
 8009d80:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      status = USBH_OK;
 8009d84:	2300      	movs	r3, #0
 8009d86:	73fb      	strb	r3, [r7, #15]
 8009d88:	e004      	b.n	8009d94 <USBH_RegisterClass+0x48>
    }
    else
    {
      USBH_ErrLog("Max Class Number reached");
      status = USBH_FAIL;
 8009d8a:	2302      	movs	r3, #2
 8009d8c:	73fb      	strb	r3, [r7, #15]
 8009d8e:	e001      	b.n	8009d94 <USBH_RegisterClass+0x48>
    }
  }
  else
  {
    USBH_ErrLog("Invalid Class handle");
    status = USBH_FAIL;
 8009d90:	2302      	movs	r3, #2
 8009d92:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8009d94:	7bfb      	ldrb	r3, [r7, #15]
}
 8009d96:	4618      	mov	r0, r3
 8009d98:	3714      	adds	r7, #20
 8009d9a:	46bd      	mov	sp, r7
 8009d9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009da0:	4770      	bx	lr

08009da2 <USBH_SelectInterface>:
  * @param  phost: Host Handle
  * @param  interface: Interface number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SelectInterface(USBH_HandleTypeDef *phost, uint8_t interface)
{
 8009da2:	b480      	push	{r7}
 8009da4:	b085      	sub	sp, #20
 8009da6:	af00      	add	r7, sp, #0
 8009da8:	6078      	str	r0, [r7, #4]
 8009daa:	460b      	mov	r3, r1
 8009dac:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status = USBH_OK;
 8009dae:	2300      	movs	r3, #0
 8009db0:	73fb      	strb	r3, [r7, #15]

  if (interface < phost->device.CfgDesc.bNumInterfaces)
 8009db2:	687b      	ldr	r3, [r7, #4]
 8009db4:	f893 333c 	ldrb.w	r3, [r3, #828]	; 0x33c
 8009db8:	78fa      	ldrb	r2, [r7, #3]
 8009dba:	429a      	cmp	r2, r3
 8009dbc:	d204      	bcs.n	8009dc8 <USBH_SelectInterface+0x26>
  {
    phost->device.current_interface = interface;
 8009dbe:	687b      	ldr	r3, [r7, #4]
 8009dc0:	78fa      	ldrb	r2, [r7, #3]
 8009dc2:	f883 2324 	strb.w	r2, [r3, #804]	; 0x324
 8009dc6:	e001      	b.n	8009dcc <USBH_SelectInterface+0x2a>
    USBH_UsrLog("Protocol : %xh", phost->device.CfgDesc.Itf_Desc[interface].bInterfaceProtocol);
  }
  else
  {
    USBH_ErrLog("Cannot Select This Interface.");
    status = USBH_FAIL;
 8009dc8:	2302      	movs	r3, #2
 8009dca:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8009dcc:	7bfb      	ldrb	r3, [r7, #15]
}
 8009dce:	4618      	mov	r0, r3
 8009dd0:	3714      	adds	r7, #20
 8009dd2:	46bd      	mov	sp, r7
 8009dd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dd8:	4770      	bx	lr

08009dda <USBH_FindInterface>:
  * @param  Protocol: Protocol code
  * @retval interface index in the configuration structure
  * @note : (1)interface index 0xFF means interface index not found
  */
uint8_t  USBH_FindInterface(USBH_HandleTypeDef *phost, uint8_t Class, uint8_t SubClass, uint8_t Protocol)
{
 8009dda:	b480      	push	{r7}
 8009ddc:	b087      	sub	sp, #28
 8009dde:	af00      	add	r7, sp, #0
 8009de0:	6078      	str	r0, [r7, #4]
 8009de2:	4608      	mov	r0, r1
 8009de4:	4611      	mov	r1, r2
 8009de6:	461a      	mov	r2, r3
 8009de8:	4603      	mov	r3, r0
 8009dea:	70fb      	strb	r3, [r7, #3]
 8009dec:	460b      	mov	r3, r1
 8009dee:	70bb      	strb	r3, [r7, #2]
 8009df0:	4613      	mov	r3, r2
 8009df2:	707b      	strb	r3, [r7, #1]
  USBH_InterfaceDescTypeDef *pif;
  USBH_CfgDescTypeDef *pcfg;
  uint8_t if_ix = 0U;
 8009df4:	2300      	movs	r3, #0
 8009df6:	75fb      	strb	r3, [r7, #23]

  pif = (USBH_InterfaceDescTypeDef *)0;
 8009df8:	2300      	movs	r3, #0
 8009dfa:	613b      	str	r3, [r7, #16]
  pcfg = &phost->device.CfgDesc;
 8009dfc:	687b      	ldr	r3, [r7, #4]
 8009dfe:	f503 734e 	add.w	r3, r3, #824	; 0x338
 8009e02:	60fb      	str	r3, [r7, #12]

  while (if_ix < USBH_MAX_NUM_INTERFACES)
 8009e04:	e025      	b.n	8009e52 <USBH_FindInterface+0x78>
  {
    pif = &pcfg->Itf_Desc[if_ix];
 8009e06:	7dfb      	ldrb	r3, [r7, #23]
 8009e08:	221a      	movs	r2, #26
 8009e0a:	fb02 f303 	mul.w	r3, r2, r3
 8009e0e:	3308      	adds	r3, #8
 8009e10:	68fa      	ldr	r2, [r7, #12]
 8009e12:	4413      	add	r3, r2
 8009e14:	3302      	adds	r3, #2
 8009e16:	613b      	str	r3, [r7, #16]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 8009e18:	693b      	ldr	r3, [r7, #16]
 8009e1a:	795b      	ldrb	r3, [r3, #5]
 8009e1c:	78fa      	ldrb	r2, [r7, #3]
 8009e1e:	429a      	cmp	r2, r3
 8009e20:	d002      	beq.n	8009e28 <USBH_FindInterface+0x4e>
 8009e22:	78fb      	ldrb	r3, [r7, #3]
 8009e24:	2bff      	cmp	r3, #255	; 0xff
 8009e26:	d111      	bne.n	8009e4c <USBH_FindInterface+0x72>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 8009e28:	693b      	ldr	r3, [r7, #16]
 8009e2a:	799b      	ldrb	r3, [r3, #6]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 8009e2c:	78ba      	ldrb	r2, [r7, #2]
 8009e2e:	429a      	cmp	r2, r3
 8009e30:	d002      	beq.n	8009e38 <USBH_FindInterface+0x5e>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 8009e32:	78bb      	ldrb	r3, [r7, #2]
 8009e34:	2bff      	cmp	r3, #255	; 0xff
 8009e36:	d109      	bne.n	8009e4c <USBH_FindInterface+0x72>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 8009e38:	693b      	ldr	r3, [r7, #16]
 8009e3a:	79db      	ldrb	r3, [r3, #7]
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 8009e3c:	787a      	ldrb	r2, [r7, #1]
 8009e3e:	429a      	cmp	r2, r3
 8009e40:	d002      	beq.n	8009e48 <USBH_FindInterface+0x6e>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 8009e42:	787b      	ldrb	r3, [r7, #1]
 8009e44:	2bff      	cmp	r3, #255	; 0xff
 8009e46:	d101      	bne.n	8009e4c <USBH_FindInterface+0x72>
    {
      return  if_ix;
 8009e48:	7dfb      	ldrb	r3, [r7, #23]
 8009e4a:	e006      	b.n	8009e5a <USBH_FindInterface+0x80>
    }
    if_ix++;
 8009e4c:	7dfb      	ldrb	r3, [r7, #23]
 8009e4e:	3301      	adds	r3, #1
 8009e50:	75fb      	strb	r3, [r7, #23]
  while (if_ix < USBH_MAX_NUM_INTERFACES)
 8009e52:	7dfb      	ldrb	r3, [r7, #23]
 8009e54:	2b09      	cmp	r3, #9
 8009e56:	d9d6      	bls.n	8009e06 <USBH_FindInterface+0x2c>
  }
  return 0xFFU;
 8009e58:	23ff      	movs	r3, #255	; 0xff
}
 8009e5a:	4618      	mov	r0, r3
 8009e5c:	371c      	adds	r7, #28
 8009e5e:	46bd      	mov	sp, r7
 8009e60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e64:	4770      	bx	lr

08009e66 <USBH_Start>:
  *         Start the USB Host Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Start(USBH_HandleTypeDef *phost)
{
 8009e66:	b580      	push	{r7, lr}
 8009e68:	b082      	sub	sp, #8
 8009e6a:	af00      	add	r7, sp, #0
 8009e6c:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  USBH_LL_Start(phost);
 8009e6e:	6878      	ldr	r0, [r7, #4]
 8009e70:	f001 fb9e 	bl	800b5b0 <USBH_LL_Start>

  /* Activate VBUS on the port */
  USBH_LL_DriverVBUS(phost, TRUE);
 8009e74:	2101      	movs	r1, #1
 8009e76:	6878      	ldr	r0, [r7, #4]
 8009e78:	f001 fcb7 	bl	800b7ea <USBH_LL_DriverVBUS>

  return USBH_OK;
 8009e7c:	2300      	movs	r3, #0
}
 8009e7e:	4618      	mov	r0, r3
 8009e80:	3708      	adds	r7, #8
 8009e82:	46bd      	mov	sp, r7
 8009e84:	bd80      	pop	{r7, pc}
	...

08009e88 <USBH_Process>:
  *         Background process of the USB Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Process(USBH_HandleTypeDef *phost)
{
 8009e88:	b580      	push	{r7, lr}
 8009e8a:	b088      	sub	sp, #32
 8009e8c:	af04      	add	r7, sp, #16
 8009e8e:	6078      	str	r0, [r7, #4]
  __IO USBH_StatusTypeDef status = USBH_FAIL;
 8009e90:	2302      	movs	r3, #2
 8009e92:	73bb      	strb	r3, [r7, #14]
  uint8_t idx = 0U;
 8009e94:	2300      	movs	r3, #0
 8009e96:	73fb      	strb	r3, [r7, #15]

  /* check for Host pending port disconnect event */
  if (phost->device.is_disconnected == 1U)
 8009e98:	687b      	ldr	r3, [r7, #4]
 8009e9a:	f893 3321 	ldrb.w	r3, [r3, #801]	; 0x321
 8009e9e:	b2db      	uxtb	r3, r3
 8009ea0:	2b01      	cmp	r3, #1
 8009ea2:	d102      	bne.n	8009eaa <USBH_Process+0x22>
  {
    phost->gState = HOST_DEV_DISCONNECTED;
 8009ea4:	687b      	ldr	r3, [r7, #4]
 8009ea6:	2203      	movs	r2, #3
 8009ea8:	701a      	strb	r2, [r3, #0]
  }

  switch (phost->gState)
 8009eaa:	687b      	ldr	r3, [r7, #4]
 8009eac:	781b      	ldrb	r3, [r3, #0]
 8009eae:	b2db      	uxtb	r3, r3
 8009eb0:	2b0b      	cmp	r3, #11
 8009eb2:	f200 81b5 	bhi.w	800a220 <USBH_Process+0x398>
 8009eb6:	a201      	add	r2, pc, #4	; (adr r2, 8009ebc <USBH_Process+0x34>)
 8009eb8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009ebc:	08009eed 	.word	0x08009eed
 8009ec0:	08009f1f 	.word	0x08009f1f
 8009ec4:	08009f87 	.word	0x08009f87
 8009ec8:	0800a1bb 	.word	0x0800a1bb
 8009ecc:	0800a221 	.word	0x0800a221
 8009ed0:	0800a02b 	.word	0x0800a02b
 8009ed4:	0800a161 	.word	0x0800a161
 8009ed8:	0800a061 	.word	0x0800a061
 8009edc:	0800a081 	.word	0x0800a081
 8009ee0:	0800a0a1 	.word	0x0800a0a1
 8009ee4:	0800a0cf 	.word	0x0800a0cf
 8009ee8:	0800a1a3 	.word	0x0800a1a3
  {
    case HOST_IDLE :

      if (phost->device.is_connected)
 8009eec:	687b      	ldr	r3, [r7, #4]
 8009eee:	f893 3320 	ldrb.w	r3, [r3, #800]	; 0x320
 8009ef2:	b2db      	uxtb	r3, r3
 8009ef4:	2b00      	cmp	r3, #0
 8009ef6:	f000 8195 	beq.w	800a224 <USBH_Process+0x39c>
      {
        USBH_UsrLog("USB Device Connected");

        /* Wait for 200 ms after connection */
        phost->gState = HOST_DEV_WAIT_FOR_ATTACHMENT;
 8009efa:	687b      	ldr	r3, [r7, #4]
 8009efc:	2201      	movs	r2, #1
 8009efe:	701a      	strb	r2, [r3, #0]
        USBH_Delay(200U);
 8009f00:	20c8      	movs	r0, #200	; 0xc8
 8009f02:	f001 fcb9 	bl	800b878 <USBH_Delay>
        USBH_LL_ResetPort(phost);
 8009f06:	6878      	ldr	r0, [r7, #4]
 8009f08:	f001 fbaf 	bl	800b66a <USBH_LL_ResetPort>

        /* Make sure to start with Default address */
        phost->device.address = USBH_ADDRESS_DEFAULT;
 8009f0c:	687b      	ldr	r3, [r7, #4]
 8009f0e:	2200      	movs	r2, #0
 8009f10:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c
        phost->Timeout = 0U;
 8009f14:	687b      	ldr	r3, [r7, #4]
 8009f16:	2200      	movs	r2, #0
 8009f18:	f8c3 2498 	str.w	r2, [r3, #1176]	; 0x498
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
      break;
 8009f1c:	e182      	b.n	800a224 <USBH_Process+0x39c>

    case HOST_DEV_WAIT_FOR_ATTACHMENT: /* Wait for Port Enabled */

      if (phost->device.PortEnabled == 1U)
 8009f1e:	687b      	ldr	r3, [r7, #4]
 8009f20:	f893 3323 	ldrb.w	r3, [r3, #803]	; 0x323
 8009f24:	2b01      	cmp	r3, #1
 8009f26:	d107      	bne.n	8009f38 <USBH_Process+0xb0>
      {
        USBH_UsrLog("USB Device Reset Completed");
        phost->device.RstCnt = 0U;
 8009f28:	687b      	ldr	r3, [r7, #4]
 8009f2a:	2200      	movs	r2, #0
 8009f2c:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
        phost->gState = HOST_DEV_ATTACHED;
 8009f30:	687b      	ldr	r3, [r7, #4]
 8009f32:	2202      	movs	r2, #2
 8009f34:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 8009f36:	e184      	b.n	800a242 <USBH_Process+0x3ba>
        if (phost->Timeout > USBH_DEV_RESET_TIMEOUT)
 8009f38:	687b      	ldr	r3, [r7, #4]
 8009f3a:	f8d3 3498 	ldr.w	r3, [r3, #1176]	; 0x498
 8009f3e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8009f42:	d914      	bls.n	8009f6e <USBH_Process+0xe6>
          phost->device.RstCnt++;
 8009f44:	687b      	ldr	r3, [r7, #4]
 8009f46:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
 8009f4a:	3301      	adds	r3, #1
 8009f4c:	b2da      	uxtb	r2, r3
 8009f4e:	687b      	ldr	r3, [r7, #4]
 8009f50:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
          if (phost->device.RstCnt > 3U)
 8009f54:	687b      	ldr	r3, [r7, #4]
 8009f56:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
 8009f5a:	2b03      	cmp	r3, #3
 8009f5c:	d903      	bls.n	8009f66 <USBH_Process+0xde>
            phost->gState = HOST_ABORT_STATE;
 8009f5e:	687b      	ldr	r3, [r7, #4]
 8009f60:	220d      	movs	r2, #13
 8009f62:	701a      	strb	r2, [r3, #0]
      break;
 8009f64:	e16d      	b.n	800a242 <USBH_Process+0x3ba>
            phost->gState = HOST_IDLE;
 8009f66:	687b      	ldr	r3, [r7, #4]
 8009f68:	2200      	movs	r2, #0
 8009f6a:	701a      	strb	r2, [r3, #0]
      break;
 8009f6c:	e169      	b.n	800a242 <USBH_Process+0x3ba>
          phost->Timeout += 10U;
 8009f6e:	687b      	ldr	r3, [r7, #4]
 8009f70:	f8d3 3498 	ldr.w	r3, [r3, #1176]	; 0x498
 8009f74:	f103 020a 	add.w	r2, r3, #10
 8009f78:	687b      	ldr	r3, [r7, #4]
 8009f7a:	f8c3 2498 	str.w	r2, [r3, #1176]	; 0x498
          USBH_Delay(10U);
 8009f7e:	200a      	movs	r0, #10
 8009f80:	f001 fc7a 	bl	800b878 <USBH_Delay>
      break;
 8009f84:	e15d      	b.n	800a242 <USBH_Process+0x3ba>

    case HOST_DEV_ATTACHED :

      if (phost->pUser != NULL)
 8009f86:	687b      	ldr	r3, [r7, #4]
 8009f88:	f8d3 34a4 	ldr.w	r3, [r3, #1188]	; 0x4a4
 8009f8c:	2b00      	cmp	r3, #0
 8009f8e:	d005      	beq.n	8009f9c <USBH_Process+0x114>
      {
        phost->pUser(phost, HOST_USER_CONNECTION);
 8009f90:	687b      	ldr	r3, [r7, #4]
 8009f92:	f8d3 34a4 	ldr.w	r3, [r3, #1188]	; 0x4a4
 8009f96:	2104      	movs	r1, #4
 8009f98:	6878      	ldr	r0, [r7, #4]
 8009f9a:	4798      	blx	r3
      }

      /* Wait for 100 ms after Reset */
      USBH_Delay(100U);
 8009f9c:	2064      	movs	r0, #100	; 0x64
 8009f9e:	f001 fc6b 	bl	800b878 <USBH_Delay>

      phost->device.speed = USBH_LL_GetSpeed(phost);
 8009fa2:	6878      	ldr	r0, [r7, #4]
 8009fa4:	f001 fb3a 	bl	800b61c <USBH_LL_GetSpeed>
 8009fa8:	4603      	mov	r3, r0
 8009faa:	461a      	mov	r2, r3
 8009fac:	687b      	ldr	r3, [r7, #4]
 8009fae:	f883 231d 	strb.w	r2, [r3, #797]	; 0x31d

      phost->gState = HOST_ENUMERATION;
 8009fb2:	687b      	ldr	r3, [r7, #4]
 8009fb4:	2205      	movs	r2, #5
 8009fb6:	701a      	strb	r2, [r3, #0]

      phost->Control.pipe_out = USBH_AllocPipe(phost, 0x00U);
 8009fb8:	2100      	movs	r1, #0
 8009fba:	6878      	ldr	r0, [r7, #4]
 8009fbc:	f001 f931 	bl	800b222 <USBH_AllocPipe>
 8009fc0:	4603      	mov	r3, r0
 8009fc2:	461a      	mov	r2, r3
 8009fc4:	687b      	ldr	r3, [r7, #4]
 8009fc6:	715a      	strb	r2, [r3, #5]
      phost->Control.pipe_in  = USBH_AllocPipe(phost, 0x80U);
 8009fc8:	2180      	movs	r1, #128	; 0x80
 8009fca:	6878      	ldr	r0, [r7, #4]
 8009fcc:	f001 f929 	bl	800b222 <USBH_AllocPipe>
 8009fd0:	4603      	mov	r3, r0
 8009fd2:	461a      	mov	r2, r3
 8009fd4:	687b      	ldr	r3, [r7, #4]
 8009fd6:	711a      	strb	r2, [r3, #4]

      /* Open Control pipes */
      USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 8009fd8:	687b      	ldr	r3, [r7, #4]
 8009fda:	7919      	ldrb	r1, [r3, #4]
 8009fdc:	687b      	ldr	r3, [r7, #4]
 8009fde:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8009fe2:	687b      	ldr	r3, [r7, #4]
 8009fe4:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                    phost->device.address, phost->device.speed,
                    USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 8009fe8:	687a      	ldr	r2, [r7, #4]
 8009fea:	7992      	ldrb	r2, [r2, #6]
      USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 8009fec:	b292      	uxth	r2, r2
 8009fee:	9202      	str	r2, [sp, #8]
 8009ff0:	2200      	movs	r2, #0
 8009ff2:	9201      	str	r2, [sp, #4]
 8009ff4:	9300      	str	r3, [sp, #0]
 8009ff6:	4603      	mov	r3, r0
 8009ff8:	2280      	movs	r2, #128	; 0x80
 8009ffa:	6878      	ldr	r0, [r7, #4]
 8009ffc:	f001 f8e2 	bl	800b1c4 <USBH_OpenPipe>

      /* Open Control pipes */
      USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 800a000:	687b      	ldr	r3, [r7, #4]
 800a002:	7959      	ldrb	r1, [r3, #5]
 800a004:	687b      	ldr	r3, [r7, #4]
 800a006:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800a00a:	687b      	ldr	r3, [r7, #4]
 800a00c:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                    phost->device.address, phost->device.speed,
                    USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 800a010:	687a      	ldr	r2, [r7, #4]
 800a012:	7992      	ldrb	r2, [r2, #6]
      USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 800a014:	b292      	uxth	r2, r2
 800a016:	9202      	str	r2, [sp, #8]
 800a018:	2200      	movs	r2, #0
 800a01a:	9201      	str	r2, [sp, #4]
 800a01c:	9300      	str	r3, [sp, #0]
 800a01e:	4603      	mov	r3, r0
 800a020:	2200      	movs	r2, #0
 800a022:	6878      	ldr	r0, [r7, #4]
 800a024:	f001 f8ce 	bl	800b1c4 <USBH_OpenPipe>
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 800a028:	e10b      	b.n	800a242 <USBH_Process+0x3ba>

    case HOST_ENUMERATION:
      /* Check for enumeration status */
      status = USBH_HandleEnum(phost);
 800a02a:	6878      	ldr	r0, [r7, #4]
 800a02c:	f000 f90e 	bl	800a24c <USBH_HandleEnum>
 800a030:	4603      	mov	r3, r0
 800a032:	73bb      	strb	r3, [r7, #14]
      if (status == USBH_OK)
 800a034:	7bbb      	ldrb	r3, [r7, #14]
 800a036:	b2db      	uxtb	r3, r3
 800a038:	2b00      	cmp	r3, #0
 800a03a:	f040 80f5 	bne.w	800a228 <USBH_Process+0x3a0>
      {
        /* The function shall return USBH_OK when full enumeration is complete */
        USBH_UsrLog("Enumeration done.");

        phost->device.current_interface = 0U;
 800a03e:	687b      	ldr	r3, [r7, #4]
 800a040:	2200      	movs	r2, #0
 800a042:	f883 2324 	strb.w	r2, [r3, #804]	; 0x324

        if (phost->device.DevDesc.bNumConfigurations == 1U)
 800a046:	687b      	ldr	r3, [r7, #4]
 800a048:	f893 3337 	ldrb.w	r3, [r3, #823]	; 0x337
 800a04c:	2b01      	cmp	r3, #1
 800a04e:	d103      	bne.n	800a058 <USBH_Process+0x1d0>
        {
          USBH_UsrLog("This device has only 1 configuration.");
          phost->gState = HOST_SET_CONFIGURATION;
 800a050:	687b      	ldr	r3, [r7, #4]
 800a052:	2208      	movs	r2, #8
 800a054:	701a      	strb	r2, [r3, #0]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
      break;
 800a056:	e0e7      	b.n	800a228 <USBH_Process+0x3a0>
          phost->gState = HOST_INPUT;
 800a058:	687b      	ldr	r3, [r7, #4]
 800a05a:	2207      	movs	r2, #7
 800a05c:	701a      	strb	r2, [r3, #0]
      break;
 800a05e:	e0e3      	b.n	800a228 <USBH_Process+0x3a0>

    case HOST_INPUT:
    {
      /* user callback for end of device basic enumeration */
      if (phost->pUser != NULL)
 800a060:	687b      	ldr	r3, [r7, #4]
 800a062:	f8d3 34a4 	ldr.w	r3, [r3, #1188]	; 0x4a4
 800a066:	2b00      	cmp	r3, #0
 800a068:	f000 80e0 	beq.w	800a22c <USBH_Process+0x3a4>
      {
        phost->pUser(phost, HOST_USER_SELECT_CONFIGURATION);
 800a06c:	687b      	ldr	r3, [r7, #4]
 800a06e:	f8d3 34a4 	ldr.w	r3, [r3, #1188]	; 0x4a4
 800a072:	2101      	movs	r1, #1
 800a074:	6878      	ldr	r0, [r7, #4]
 800a076:	4798      	blx	r3
        phost->gState = HOST_SET_CONFIGURATION;
 800a078:	687b      	ldr	r3, [r7, #4]
 800a07a:	2208      	movs	r2, #8
 800a07c:	701a      	strb	r2, [r3, #0]
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
    }
    break;
 800a07e:	e0d5      	b.n	800a22c <USBH_Process+0x3a4>

    case HOST_SET_CONFIGURATION:
      /* set configuration */
      if (USBH_SetCfg(phost, (uint16_t)phost->device.CfgDesc.bConfigurationValue) == USBH_OK)
 800a080:	687b      	ldr	r3, [r7, #4]
 800a082:	f893 333d 	ldrb.w	r3, [r3, #829]	; 0x33d
 800a086:	b29b      	uxth	r3, r3
 800a088:	4619      	mov	r1, r3
 800a08a:	6878      	ldr	r0, [r7, #4]
 800a08c:	f000 fc22 	bl	800a8d4 <USBH_SetCfg>
 800a090:	4603      	mov	r3, r0
 800a092:	2b00      	cmp	r3, #0
 800a094:	f040 80cc 	bne.w	800a230 <USBH_Process+0x3a8>
      {
        phost->gState = HOST_SET_WAKEUP_FEATURE;
 800a098:	687b      	ldr	r3, [r7, #4]
 800a09a:	2209      	movs	r2, #9
 800a09c:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 800a09e:	e0c7      	b.n	800a230 <USBH_Process+0x3a8>

    case  HOST_SET_WAKEUP_FEATURE:

      if ((phost->device.CfgDesc.bmAttributes) & (1U << 5))
 800a0a0:	687b      	ldr	r3, [r7, #4]
 800a0a2:	f893 333f 	ldrb.w	r3, [r3, #831]	; 0x33f
 800a0a6:	f003 0320 	and.w	r3, r3, #32
 800a0aa:	2b00      	cmp	r3, #0
 800a0ac:	d00b      	beq.n	800a0c6 <USBH_Process+0x23e>
      {
        if (USBH_SetFeature(phost, FEATURE_SELECTOR_REMOTEWAKEUP) == USBH_OK)
 800a0ae:	2101      	movs	r1, #1
 800a0b0:	6878      	ldr	r0, [r7, #4]
 800a0b2:	f000 fc32 	bl	800a91a <USBH_SetFeature>
 800a0b6:	4603      	mov	r3, r0
 800a0b8:	2b00      	cmp	r3, #0
 800a0ba:	f040 80bb 	bne.w	800a234 <USBH_Process+0x3ac>
        {
          USBH_UsrLog("Device remote wakeup enabled");
          phost->gState = HOST_CHECK_CLASS;
 800a0be:	687b      	ldr	r3, [r7, #4]
 800a0c0:	220a      	movs	r2, #10
 800a0c2:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 800a0c4:	e0b6      	b.n	800a234 <USBH_Process+0x3ac>
        phost->gState = HOST_CHECK_CLASS;
 800a0c6:	687b      	ldr	r3, [r7, #4]
 800a0c8:	220a      	movs	r2, #10
 800a0ca:	701a      	strb	r2, [r3, #0]
      break;
 800a0cc:	e0b2      	b.n	800a234 <USBH_Process+0x3ac>

    case HOST_CHECK_CLASS:

      if (phost->ClassNumber == 0U)
 800a0ce:	687b      	ldr	r3, [r7, #4]
 800a0d0:	f8d3 3450 	ldr.w	r3, [r3, #1104]	; 0x450
 800a0d4:	2b00      	cmp	r3, #0
 800a0d6:	f000 80af 	beq.w	800a238 <USBH_Process+0x3b0>
      {
        USBH_UsrLog("No Class has been registered.");
      }
      else
      {
        phost->pActiveClass = NULL;
 800a0da:	687b      	ldr	r3, [r7, #4]
 800a0dc:	2200      	movs	r2, #0
 800a0de:	f8c3 244c 	str.w	r2, [r3, #1100]	; 0x44c

        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 800a0e2:	2300      	movs	r3, #0
 800a0e4:	73fb      	strb	r3, [r7, #15]
 800a0e6:	e018      	b.n	800a11a <USBH_Process+0x292>
        {
          if (phost->pClass[idx]->ClassCode == phost->device.CfgDesc.Itf_Desc[0].bInterfaceClass)
 800a0e8:	7bfa      	ldrb	r2, [r7, #15]
 800a0ea:	687b      	ldr	r3, [r7, #4]
 800a0ec:	f502 7289 	add.w	r2, r2, #274	; 0x112
 800a0f0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a0f4:	791a      	ldrb	r2, [r3, #4]
 800a0f6:	687b      	ldr	r3, [r7, #4]
 800a0f8:	f893 3347 	ldrb.w	r3, [r3, #839]	; 0x347
 800a0fc:	429a      	cmp	r2, r3
 800a0fe:	d109      	bne.n	800a114 <USBH_Process+0x28c>
          {
            phost->pActiveClass = phost->pClass[idx];
 800a100:	7bfa      	ldrb	r2, [r7, #15]
 800a102:	687b      	ldr	r3, [r7, #4]
 800a104:	f502 7289 	add.w	r2, r2, #274	; 0x112
 800a108:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800a10c:	687b      	ldr	r3, [r7, #4]
 800a10e:	f8c3 244c 	str.w	r2, [r3, #1100]	; 0x44c
            break;
 800a112:	e005      	b.n	800a120 <USBH_Process+0x298>
        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 800a114:	7bfb      	ldrb	r3, [r7, #15]
 800a116:	3301      	adds	r3, #1
 800a118:	73fb      	strb	r3, [r7, #15]
 800a11a:	7bfb      	ldrb	r3, [r7, #15]
 800a11c:	2b00      	cmp	r3, #0
 800a11e:	d0e3      	beq.n	800a0e8 <USBH_Process+0x260>
          }
        }

        if (phost->pActiveClass != NULL)
 800a120:	687b      	ldr	r3, [r7, #4]
 800a122:	f8d3 344c 	ldr.w	r3, [r3, #1100]	; 0x44c
 800a126:	2b00      	cmp	r3, #0
 800a128:	d016      	beq.n	800a158 <USBH_Process+0x2d0>
        {
          if (phost->pActiveClass->Init(phost) == USBH_OK)
 800a12a:	687b      	ldr	r3, [r7, #4]
 800a12c:	f8d3 344c 	ldr.w	r3, [r3, #1100]	; 0x44c
 800a130:	689b      	ldr	r3, [r3, #8]
 800a132:	6878      	ldr	r0, [r7, #4]
 800a134:	4798      	blx	r3
 800a136:	4603      	mov	r3, r0
 800a138:	2b00      	cmp	r3, #0
 800a13a:	d109      	bne.n	800a150 <USBH_Process+0x2c8>
          {
            phost->gState = HOST_CLASS_REQUEST;
 800a13c:	687b      	ldr	r3, [r7, #4]
 800a13e:	2206      	movs	r2, #6
 800a140:	701a      	strb	r2, [r3, #0]
            USBH_UsrLog("%s class started.", phost->pActiveClass->Name);

            /* Inform user that a class has been activated */
            phost->pUser(phost, HOST_USER_CLASS_SELECTED);
 800a142:	687b      	ldr	r3, [r7, #4]
 800a144:	f8d3 34a4 	ldr.w	r3, [r3, #1188]	; 0x4a4
 800a148:	2103      	movs	r1, #3
 800a14a:	6878      	ldr	r0, [r7, #4]
 800a14c:	4798      	blx	r3
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 800a14e:	e073      	b.n	800a238 <USBH_Process+0x3b0>
            phost->gState = HOST_ABORT_STATE;
 800a150:	687b      	ldr	r3, [r7, #4]
 800a152:	220d      	movs	r2, #13
 800a154:	701a      	strb	r2, [r3, #0]
      break;
 800a156:	e06f      	b.n	800a238 <USBH_Process+0x3b0>
          phost->gState = HOST_ABORT_STATE;
 800a158:	687b      	ldr	r3, [r7, #4]
 800a15a:	220d      	movs	r2, #13
 800a15c:	701a      	strb	r2, [r3, #0]
      break;
 800a15e:	e06b      	b.n	800a238 <USBH_Process+0x3b0>

    case HOST_CLASS_REQUEST:
      /* process class standard control requests state machine */
      if (phost->pActiveClass != NULL)
 800a160:	687b      	ldr	r3, [r7, #4]
 800a162:	f8d3 344c 	ldr.w	r3, [r3, #1100]	; 0x44c
 800a166:	2b00      	cmp	r3, #0
 800a168:	d017      	beq.n	800a19a <USBH_Process+0x312>
      {
        status = phost->pActiveClass->Requests(phost);
 800a16a:	687b      	ldr	r3, [r7, #4]
 800a16c:	f8d3 344c 	ldr.w	r3, [r3, #1100]	; 0x44c
 800a170:	691b      	ldr	r3, [r3, #16]
 800a172:	6878      	ldr	r0, [r7, #4]
 800a174:	4798      	blx	r3
 800a176:	4603      	mov	r3, r0
 800a178:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 800a17a:	7bbb      	ldrb	r3, [r7, #14]
 800a17c:	b2db      	uxtb	r3, r3
 800a17e:	2b00      	cmp	r3, #0
 800a180:	d103      	bne.n	800a18a <USBH_Process+0x302>
        {
          phost->gState = HOST_CLASS;
 800a182:	687b      	ldr	r3, [r7, #4]
 800a184:	220b      	movs	r2, #11
 800a186:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 800a188:	e058      	b.n	800a23c <USBH_Process+0x3b4>
        else if (status == USBH_FAIL)
 800a18a:	7bbb      	ldrb	r3, [r7, #14]
 800a18c:	b2db      	uxtb	r3, r3
 800a18e:	2b02      	cmp	r3, #2
 800a190:	d154      	bne.n	800a23c <USBH_Process+0x3b4>
          phost->gState = HOST_ABORT_STATE;
 800a192:	687b      	ldr	r3, [r7, #4]
 800a194:	220d      	movs	r2, #13
 800a196:	701a      	strb	r2, [r3, #0]
      break;
 800a198:	e050      	b.n	800a23c <USBH_Process+0x3b4>
        phost->gState = HOST_ABORT_STATE;
 800a19a:	687b      	ldr	r3, [r7, #4]
 800a19c:	220d      	movs	r2, #13
 800a19e:	701a      	strb	r2, [r3, #0]
      break;
 800a1a0:	e04c      	b.n	800a23c <USBH_Process+0x3b4>

    case HOST_CLASS:
      /* process class state machine */
      if (phost->pActiveClass != NULL)
 800a1a2:	687b      	ldr	r3, [r7, #4]
 800a1a4:	f8d3 344c 	ldr.w	r3, [r3, #1100]	; 0x44c
 800a1a8:	2b00      	cmp	r3, #0
 800a1aa:	d049      	beq.n	800a240 <USBH_Process+0x3b8>
      {
        phost->pActiveClass->BgndProcess(phost);
 800a1ac:	687b      	ldr	r3, [r7, #4]
 800a1ae:	f8d3 344c 	ldr.w	r3, [r3, #1100]	; 0x44c
 800a1b2:	695b      	ldr	r3, [r3, #20]
 800a1b4:	6878      	ldr	r0, [r7, #4]
 800a1b6:	4798      	blx	r3
      }
      break;
 800a1b8:	e042      	b.n	800a240 <USBH_Process+0x3b8>

    case HOST_DEV_DISCONNECTED :
      phost->device.is_disconnected = 0U;
 800a1ba:	687b      	ldr	r3, [r7, #4]
 800a1bc:	2200      	movs	r2, #0
 800a1be:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321

      DeInitStateMachine(phost);
 800a1c2:	6878      	ldr	r0, [r7, #4]
 800a1c4:	f7ff fd6d 	bl	8009ca2 <DeInitStateMachine>

      /* Re-Initilaize Host for new Enumeration */
      if (phost->pActiveClass != NULL)
 800a1c8:	687b      	ldr	r3, [r7, #4]
 800a1ca:	f8d3 344c 	ldr.w	r3, [r3, #1100]	; 0x44c
 800a1ce:	2b00      	cmp	r3, #0
 800a1d0:	d009      	beq.n	800a1e6 <USBH_Process+0x35e>
      {
        phost->pActiveClass->DeInit(phost);
 800a1d2:	687b      	ldr	r3, [r7, #4]
 800a1d4:	f8d3 344c 	ldr.w	r3, [r3, #1100]	; 0x44c
 800a1d8:	68db      	ldr	r3, [r3, #12]
 800a1da:	6878      	ldr	r0, [r7, #4]
 800a1dc:	4798      	blx	r3
        phost->pActiveClass = NULL;
 800a1de:	687b      	ldr	r3, [r7, #4]
 800a1e0:	2200      	movs	r2, #0
 800a1e2:	f8c3 244c 	str.w	r2, [r3, #1100]	; 0x44c
      }

      if (phost->pUser != NULL)
 800a1e6:	687b      	ldr	r3, [r7, #4]
 800a1e8:	f8d3 34a4 	ldr.w	r3, [r3, #1188]	; 0x4a4
 800a1ec:	2b00      	cmp	r3, #0
 800a1ee:	d005      	beq.n	800a1fc <USBH_Process+0x374>
      {
        phost->pUser(phost, HOST_USER_DISCONNECTION);
 800a1f0:	687b      	ldr	r3, [r7, #4]
 800a1f2:	f8d3 34a4 	ldr.w	r3, [r3, #1188]	; 0x4a4
 800a1f6:	2105      	movs	r1, #5
 800a1f8:	6878      	ldr	r0, [r7, #4]
 800a1fa:	4798      	blx	r3
      }
      USBH_UsrLog("USB Device disconnected");

      if (phost->device.is_ReEnumerated == 1U)
 800a1fc:	687b      	ldr	r3, [r7, #4]
 800a1fe:	f893 3322 	ldrb.w	r3, [r3, #802]	; 0x322
 800a202:	b2db      	uxtb	r3, r3
 800a204:	2b01      	cmp	r3, #1
 800a206:	d107      	bne.n	800a218 <USBH_Process+0x390>
      {
        phost->device.is_ReEnumerated = 0U;
 800a208:	687b      	ldr	r3, [r7, #4]
 800a20a:	2200      	movs	r2, #0
 800a20c:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322

        /* Start the host and re-enable Vbus */
        USBH_Start(phost);
 800a210:	6878      	ldr	r0, [r7, #4]
 800a212:	f7ff fe28 	bl	8009e66 <USBH_Start>
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 800a216:	e014      	b.n	800a242 <USBH_Process+0x3ba>
        USBH_LL_Start(phost);
 800a218:	6878      	ldr	r0, [r7, #4]
 800a21a:	f001 f9c9 	bl	800b5b0 <USBH_LL_Start>
      break;
 800a21e:	e010      	b.n	800a242 <USBH_Process+0x3ba>

    case HOST_ABORT_STATE:
    default :
      break;
 800a220:	bf00      	nop
 800a222:	e00e      	b.n	800a242 <USBH_Process+0x3ba>
      break;
 800a224:	bf00      	nop
 800a226:	e00c      	b.n	800a242 <USBH_Process+0x3ba>
      break;
 800a228:	bf00      	nop
 800a22a:	e00a      	b.n	800a242 <USBH_Process+0x3ba>
    break;
 800a22c:	bf00      	nop
 800a22e:	e008      	b.n	800a242 <USBH_Process+0x3ba>
      break;
 800a230:	bf00      	nop
 800a232:	e006      	b.n	800a242 <USBH_Process+0x3ba>
      break;
 800a234:	bf00      	nop
 800a236:	e004      	b.n	800a242 <USBH_Process+0x3ba>
      break;
 800a238:	bf00      	nop
 800a23a:	e002      	b.n	800a242 <USBH_Process+0x3ba>
      break;
 800a23c:	bf00      	nop
 800a23e:	e000      	b.n	800a242 <USBH_Process+0x3ba>
      break;
 800a240:	bf00      	nop
  }
  return USBH_OK;
 800a242:	2300      	movs	r3, #0
}
 800a244:	4618      	mov	r0, r3
 800a246:	3710      	adds	r7, #16
 800a248:	46bd      	mov	sp, r7
 800a24a:	bd80      	pop	{r7, pc}

0800a24c <USBH_HandleEnum>:
  *         This function includes the complete enumeration process
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
static USBH_StatusTypeDef USBH_HandleEnum(USBH_HandleTypeDef *phost)
{
 800a24c:	b580      	push	{r7, lr}
 800a24e:	b088      	sub	sp, #32
 800a250:	af04      	add	r7, sp, #16
 800a252:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef Status = USBH_BUSY;
 800a254:	2301      	movs	r3, #1
 800a256:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef ReqStatus = USBH_BUSY;
 800a258:	2301      	movs	r3, #1
 800a25a:	73bb      	strb	r3, [r7, #14]

  switch (phost->EnumState)
 800a25c:	687b      	ldr	r3, [r7, #4]
 800a25e:	785b      	ldrb	r3, [r3, #1]
 800a260:	2b07      	cmp	r3, #7
 800a262:	f200 81c1 	bhi.w	800a5e8 <USBH_HandleEnum+0x39c>
 800a266:	a201      	add	r2, pc, #4	; (adr r2, 800a26c <USBH_HandleEnum+0x20>)
 800a268:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a26c:	0800a28d 	.word	0x0800a28d
 800a270:	0800a34b 	.word	0x0800a34b
 800a274:	0800a3b5 	.word	0x0800a3b5
 800a278:	0800a443 	.word	0x0800a443
 800a27c:	0800a4ad 	.word	0x0800a4ad
 800a280:	0800a51d 	.word	0x0800a51d
 800a284:	0800a563 	.word	0x0800a563
 800a288:	0800a5a9 	.word	0x0800a5a9
  {
    case ENUM_IDLE:
      /* Get Device Desc for only 1st 8 bytes : To get EP0 MaxPacketSize */
      ReqStatus = USBH_Get_DevDesc(phost, 8U);
 800a28c:	2108      	movs	r1, #8
 800a28e:	6878      	ldr	r0, [r7, #4]
 800a290:	f000 fa50 	bl	800a734 <USBH_Get_DevDesc>
 800a294:	4603      	mov	r3, r0
 800a296:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800a298:	7bbb      	ldrb	r3, [r7, #14]
 800a29a:	2b00      	cmp	r3, #0
 800a29c:	d130      	bne.n	800a300 <USBH_HandleEnum+0xb4>
      {
        phost->Control.pipe_size = phost->device.DevDesc.bMaxPacketSize;
 800a29e:	687b      	ldr	r3, [r7, #4]
 800a2a0:	f893 232d 	ldrb.w	r2, [r3, #813]	; 0x32d
 800a2a4:	687b      	ldr	r3, [r7, #4]
 800a2a6:	719a      	strb	r2, [r3, #6]

        phost->EnumState = ENUM_GET_FULL_DEV_DESC;
 800a2a8:	687b      	ldr	r3, [r7, #4]
 800a2aa:	2201      	movs	r2, #1
 800a2ac:	705a      	strb	r2, [r3, #1]

        /* modify control channels configuration for MaxPacket size */
        USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 800a2ae:	687b      	ldr	r3, [r7, #4]
 800a2b0:	7919      	ldrb	r1, [r3, #4]
 800a2b2:	687b      	ldr	r3, [r7, #4]
 800a2b4:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800a2b8:	687b      	ldr	r3, [r7, #4]
 800a2ba:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                      phost->device.speed, USBH_EP_CONTROL,
                      (uint16_t)phost->Control.pipe_size);
 800a2be:	687a      	ldr	r2, [r7, #4]
 800a2c0:	7992      	ldrb	r2, [r2, #6]
        USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 800a2c2:	b292      	uxth	r2, r2
 800a2c4:	9202      	str	r2, [sp, #8]
 800a2c6:	2200      	movs	r2, #0
 800a2c8:	9201      	str	r2, [sp, #4]
 800a2ca:	9300      	str	r3, [sp, #0]
 800a2cc:	4603      	mov	r3, r0
 800a2ce:	2280      	movs	r2, #128	; 0x80
 800a2d0:	6878      	ldr	r0, [r7, #4]
 800a2d2:	f000 ff77 	bl	800b1c4 <USBH_OpenPipe>

        /* Open Control pipes */
        USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800a2d6:	687b      	ldr	r3, [r7, #4]
 800a2d8:	7959      	ldrb	r1, [r3, #5]
 800a2da:	687b      	ldr	r3, [r7, #4]
 800a2dc:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800a2e0:	687b      	ldr	r3, [r7, #4]
 800a2e2:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                      phost->device.speed, USBH_EP_CONTROL,
                      (uint16_t)phost->Control.pipe_size);
 800a2e6:	687a      	ldr	r2, [r7, #4]
 800a2e8:	7992      	ldrb	r2, [r2, #6]
        USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800a2ea:	b292      	uxth	r2, r2
 800a2ec:	9202      	str	r2, [sp, #8]
 800a2ee:	2200      	movs	r2, #0
 800a2f0:	9201      	str	r2, [sp, #4]
 800a2f2:	9300      	str	r3, [sp, #0]
 800a2f4:	4603      	mov	r3, r0
 800a2f6:	2200      	movs	r2, #0
 800a2f8:	6878      	ldr	r0, [r7, #4]
 800a2fa:	f000 ff63 	bl	800b1c4 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 800a2fe:	e175      	b.n	800a5ec <USBH_HandleEnum+0x3a0>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800a300:	7bbb      	ldrb	r3, [r7, #14]
 800a302:	2b03      	cmp	r3, #3
 800a304:	f040 8172 	bne.w	800a5ec <USBH_HandleEnum+0x3a0>
        phost->device.EnumCnt++;
 800a308:	687b      	ldr	r3, [r7, #4]
 800a30a:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800a30e:	3301      	adds	r3, #1
 800a310:	b2da      	uxtb	r2, r3
 800a312:	687b      	ldr	r3, [r7, #4]
 800a314:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 800a318:	687b      	ldr	r3, [r7, #4]
 800a31a:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800a31e:	2b03      	cmp	r3, #3
 800a320:	d903      	bls.n	800a32a <USBH_HandleEnum+0xde>
          phost->gState = HOST_ABORT_STATE;
 800a322:	687b      	ldr	r3, [r7, #4]
 800a324:	220d      	movs	r2, #13
 800a326:	701a      	strb	r2, [r3, #0]
      break;
 800a328:	e160      	b.n	800a5ec <USBH_HandleEnum+0x3a0>
          USBH_FreePipe(phost, phost->Control.pipe_out);
 800a32a:	687b      	ldr	r3, [r7, #4]
 800a32c:	795b      	ldrb	r3, [r3, #5]
 800a32e:	4619      	mov	r1, r3
 800a330:	6878      	ldr	r0, [r7, #4]
 800a332:	f000 ff98 	bl	800b266 <USBH_FreePipe>
          USBH_FreePipe(phost, phost->Control.pipe_in);
 800a336:	687b      	ldr	r3, [r7, #4]
 800a338:	791b      	ldrb	r3, [r3, #4]
 800a33a:	4619      	mov	r1, r3
 800a33c:	6878      	ldr	r0, [r7, #4]
 800a33e:	f000 ff92 	bl	800b266 <USBH_FreePipe>
          phost->gState = HOST_IDLE;
 800a342:	687b      	ldr	r3, [r7, #4]
 800a344:	2200      	movs	r2, #0
 800a346:	701a      	strb	r2, [r3, #0]
      break;
 800a348:	e150      	b.n	800a5ec <USBH_HandleEnum+0x3a0>

    case ENUM_GET_FULL_DEV_DESC:
      /* Get FULL Device Desc  */
      ReqStatus = USBH_Get_DevDesc(phost, USB_DEVICE_DESC_SIZE);
 800a34a:	2112      	movs	r1, #18
 800a34c:	6878      	ldr	r0, [r7, #4]
 800a34e:	f000 f9f1 	bl	800a734 <USBH_Get_DevDesc>
 800a352:	4603      	mov	r3, r0
 800a354:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800a356:	7bbb      	ldrb	r3, [r7, #14]
 800a358:	2b00      	cmp	r3, #0
 800a35a:	d103      	bne.n	800a364 <USBH_HandleEnum+0x118>
      {
        USBH_UsrLog("PID: %xh", phost->device.DevDesc.idProduct);
        USBH_UsrLog("VID: %xh", phost->device.DevDesc.idVendor);

        phost->EnumState = ENUM_SET_ADDR;
 800a35c:	687b      	ldr	r3, [r7, #4]
 800a35e:	2202      	movs	r2, #2
 800a360:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 800a362:	e145      	b.n	800a5f0 <USBH_HandleEnum+0x3a4>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800a364:	7bbb      	ldrb	r3, [r7, #14]
 800a366:	2b03      	cmp	r3, #3
 800a368:	f040 8142 	bne.w	800a5f0 <USBH_HandleEnum+0x3a4>
        phost->device.EnumCnt++;
 800a36c:	687b      	ldr	r3, [r7, #4]
 800a36e:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800a372:	3301      	adds	r3, #1
 800a374:	b2da      	uxtb	r2, r3
 800a376:	687b      	ldr	r3, [r7, #4]
 800a378:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 800a37c:	687b      	ldr	r3, [r7, #4]
 800a37e:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800a382:	2b03      	cmp	r3, #3
 800a384:	d903      	bls.n	800a38e <USBH_HandleEnum+0x142>
          phost->gState = HOST_ABORT_STATE;
 800a386:	687b      	ldr	r3, [r7, #4]
 800a388:	220d      	movs	r2, #13
 800a38a:	701a      	strb	r2, [r3, #0]
      break;
 800a38c:	e130      	b.n	800a5f0 <USBH_HandleEnum+0x3a4>
          USBH_FreePipe(phost, phost->Control.pipe_out);
 800a38e:	687b      	ldr	r3, [r7, #4]
 800a390:	795b      	ldrb	r3, [r3, #5]
 800a392:	4619      	mov	r1, r3
 800a394:	6878      	ldr	r0, [r7, #4]
 800a396:	f000 ff66 	bl	800b266 <USBH_FreePipe>
          USBH_FreePipe(phost, phost->Control.pipe_in);
 800a39a:	687b      	ldr	r3, [r7, #4]
 800a39c:	791b      	ldrb	r3, [r3, #4]
 800a39e:	4619      	mov	r1, r3
 800a3a0:	6878      	ldr	r0, [r7, #4]
 800a3a2:	f000 ff60 	bl	800b266 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 800a3a6:	687b      	ldr	r3, [r7, #4]
 800a3a8:	2200      	movs	r2, #0
 800a3aa:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 800a3ac:	687b      	ldr	r3, [r7, #4]
 800a3ae:	2200      	movs	r2, #0
 800a3b0:	701a      	strb	r2, [r3, #0]
      break;
 800a3b2:	e11d      	b.n	800a5f0 <USBH_HandleEnum+0x3a4>

    case ENUM_SET_ADDR:
      /* set address */
      ReqStatus = USBH_SetAddress(phost, USBH_DEVICE_ADDRESS);
 800a3b4:	2101      	movs	r1, #1
 800a3b6:	6878      	ldr	r0, [r7, #4]
 800a3b8:	f000 fa68 	bl	800a88c <USBH_SetAddress>
 800a3bc:	4603      	mov	r3, r0
 800a3be:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800a3c0:	7bbb      	ldrb	r3, [r7, #14]
 800a3c2:	2b00      	cmp	r3, #0
 800a3c4:	d132      	bne.n	800a42c <USBH_HandleEnum+0x1e0>
      {
        USBH_Delay(2U);
 800a3c6:	2002      	movs	r0, #2
 800a3c8:	f001 fa56 	bl	800b878 <USBH_Delay>
        phost->device.address = USBH_DEVICE_ADDRESS;
 800a3cc:	687b      	ldr	r3, [r7, #4]
 800a3ce:	2201      	movs	r2, #1
 800a3d0:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c

        /* user callback for device address assigned */
        USBH_UsrLog("Address (#%d) assigned.", phost->device.address);
        phost->EnumState = ENUM_GET_CFG_DESC;
 800a3d4:	687b      	ldr	r3, [r7, #4]
 800a3d6:	2203      	movs	r2, #3
 800a3d8:	705a      	strb	r2, [r3, #1]

        /* modify control channels to update device address */
        USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 800a3da:	687b      	ldr	r3, [r7, #4]
 800a3dc:	7919      	ldrb	r1, [r3, #4]
 800a3de:	687b      	ldr	r3, [r7, #4]
 800a3e0:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800a3e4:	687b      	ldr	r3, [r7, #4]
 800a3e6:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                      phost->device.speed, USBH_EP_CONTROL,
                      (uint16_t)phost->Control.pipe_size);
 800a3ea:	687a      	ldr	r2, [r7, #4]
 800a3ec:	7992      	ldrb	r2, [r2, #6]
        USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 800a3ee:	b292      	uxth	r2, r2
 800a3f0:	9202      	str	r2, [sp, #8]
 800a3f2:	2200      	movs	r2, #0
 800a3f4:	9201      	str	r2, [sp, #4]
 800a3f6:	9300      	str	r3, [sp, #0]
 800a3f8:	4603      	mov	r3, r0
 800a3fa:	2280      	movs	r2, #128	; 0x80
 800a3fc:	6878      	ldr	r0, [r7, #4]
 800a3fe:	f000 fee1 	bl	800b1c4 <USBH_OpenPipe>

        /* Open Control pipes */
        USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800a402:	687b      	ldr	r3, [r7, #4]
 800a404:	7959      	ldrb	r1, [r3, #5]
 800a406:	687b      	ldr	r3, [r7, #4]
 800a408:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800a40c:	687b      	ldr	r3, [r7, #4]
 800a40e:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                      phost->device.speed, USBH_EP_CONTROL,
                      (uint16_t)phost->Control.pipe_size);
 800a412:	687a      	ldr	r2, [r7, #4]
 800a414:	7992      	ldrb	r2, [r2, #6]
        USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800a416:	b292      	uxth	r2, r2
 800a418:	9202      	str	r2, [sp, #8]
 800a41a:	2200      	movs	r2, #0
 800a41c:	9201      	str	r2, [sp, #4]
 800a41e:	9300      	str	r3, [sp, #0]
 800a420:	4603      	mov	r3, r0
 800a422:	2200      	movs	r2, #0
 800a424:	6878      	ldr	r0, [r7, #4]
 800a426:	f000 fecd 	bl	800b1c4 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 800a42a:	e0e3      	b.n	800a5f4 <USBH_HandleEnum+0x3a8>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800a42c:	7bbb      	ldrb	r3, [r7, #14]
 800a42e:	2b03      	cmp	r3, #3
 800a430:	f040 80e0 	bne.w	800a5f4 <USBH_HandleEnum+0x3a8>
        phost->gState = HOST_ABORT_STATE;
 800a434:	687b      	ldr	r3, [r7, #4]
 800a436:	220d      	movs	r2, #13
 800a438:	701a      	strb	r2, [r3, #0]
        phost->EnumState = ENUM_IDLE;
 800a43a:	687b      	ldr	r3, [r7, #4]
 800a43c:	2200      	movs	r2, #0
 800a43e:	705a      	strb	r2, [r3, #1]
      break;
 800a440:	e0d8      	b.n	800a5f4 <USBH_HandleEnum+0x3a8>

    case ENUM_GET_CFG_DESC:
      /* get standard configuration descriptor */
      ReqStatus = USBH_Get_CfgDesc(phost, USB_CONFIGURATION_DESC_SIZE);
 800a442:	2109      	movs	r1, #9
 800a444:	6878      	ldr	r0, [r7, #4]
 800a446:	f000 f99d 	bl	800a784 <USBH_Get_CfgDesc>
 800a44a:	4603      	mov	r3, r0
 800a44c:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800a44e:	7bbb      	ldrb	r3, [r7, #14]
 800a450:	2b00      	cmp	r3, #0
 800a452:	d103      	bne.n	800a45c <USBH_HandleEnum+0x210>
      {
        phost->EnumState = ENUM_GET_FULL_CFG_DESC;
 800a454:	687b      	ldr	r3, [r7, #4]
 800a456:	2204      	movs	r2, #4
 800a458:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 800a45a:	e0cd      	b.n	800a5f8 <USBH_HandleEnum+0x3ac>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800a45c:	7bbb      	ldrb	r3, [r7, #14]
 800a45e:	2b03      	cmp	r3, #3
 800a460:	f040 80ca 	bne.w	800a5f8 <USBH_HandleEnum+0x3ac>
        phost->device.EnumCnt++;
 800a464:	687b      	ldr	r3, [r7, #4]
 800a466:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800a46a:	3301      	adds	r3, #1
 800a46c:	b2da      	uxtb	r2, r3
 800a46e:	687b      	ldr	r3, [r7, #4]
 800a470:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 800a474:	687b      	ldr	r3, [r7, #4]
 800a476:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800a47a:	2b03      	cmp	r3, #3
 800a47c:	d903      	bls.n	800a486 <USBH_HandleEnum+0x23a>
          phost->gState = HOST_ABORT_STATE;
 800a47e:	687b      	ldr	r3, [r7, #4]
 800a480:	220d      	movs	r2, #13
 800a482:	701a      	strb	r2, [r3, #0]
      break;
 800a484:	e0b8      	b.n	800a5f8 <USBH_HandleEnum+0x3ac>
          USBH_FreePipe(phost, phost->Control.pipe_out);
 800a486:	687b      	ldr	r3, [r7, #4]
 800a488:	795b      	ldrb	r3, [r3, #5]
 800a48a:	4619      	mov	r1, r3
 800a48c:	6878      	ldr	r0, [r7, #4]
 800a48e:	f000 feea 	bl	800b266 <USBH_FreePipe>
          USBH_FreePipe(phost, phost->Control.pipe_in);
 800a492:	687b      	ldr	r3, [r7, #4]
 800a494:	791b      	ldrb	r3, [r3, #4]
 800a496:	4619      	mov	r1, r3
 800a498:	6878      	ldr	r0, [r7, #4]
 800a49a:	f000 fee4 	bl	800b266 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 800a49e:	687b      	ldr	r3, [r7, #4]
 800a4a0:	2200      	movs	r2, #0
 800a4a2:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 800a4a4:	687b      	ldr	r3, [r7, #4]
 800a4a6:	2200      	movs	r2, #0
 800a4a8:	701a      	strb	r2, [r3, #0]
      break;
 800a4aa:	e0a5      	b.n	800a5f8 <USBH_HandleEnum+0x3ac>

    case ENUM_GET_FULL_CFG_DESC:
      /* get FULL config descriptor (config, interface, endpoints) */
      ReqStatus = USBH_Get_CfgDesc(phost, phost->device.CfgDesc.wTotalLength);
 800a4ac:	687b      	ldr	r3, [r7, #4]
 800a4ae:	f8b3 333a 	ldrh.w	r3, [r3, #826]	; 0x33a
 800a4b2:	4619      	mov	r1, r3
 800a4b4:	6878      	ldr	r0, [r7, #4]
 800a4b6:	f000 f965 	bl	800a784 <USBH_Get_CfgDesc>
 800a4ba:	4603      	mov	r3, r0
 800a4bc:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800a4be:	7bbb      	ldrb	r3, [r7, #14]
 800a4c0:	2b00      	cmp	r3, #0
 800a4c2:	d103      	bne.n	800a4cc <USBH_HandleEnum+0x280>
      {
        phost->EnumState = ENUM_GET_MFC_STRING_DESC;
 800a4c4:	687b      	ldr	r3, [r7, #4]
 800a4c6:	2205      	movs	r2, #5
 800a4c8:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 800a4ca:	e097      	b.n	800a5fc <USBH_HandleEnum+0x3b0>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800a4cc:	7bbb      	ldrb	r3, [r7, #14]
 800a4ce:	2b03      	cmp	r3, #3
 800a4d0:	f040 8094 	bne.w	800a5fc <USBH_HandleEnum+0x3b0>
        phost->device.EnumCnt++;
 800a4d4:	687b      	ldr	r3, [r7, #4]
 800a4d6:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800a4da:	3301      	adds	r3, #1
 800a4dc:	b2da      	uxtb	r2, r3
 800a4de:	687b      	ldr	r3, [r7, #4]
 800a4e0:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 800a4e4:	687b      	ldr	r3, [r7, #4]
 800a4e6:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800a4ea:	2b03      	cmp	r3, #3
 800a4ec:	d903      	bls.n	800a4f6 <USBH_HandleEnum+0x2aa>
          phost->gState = HOST_ABORT_STATE;
 800a4ee:	687b      	ldr	r3, [r7, #4]
 800a4f0:	220d      	movs	r2, #13
 800a4f2:	701a      	strb	r2, [r3, #0]
      break;
 800a4f4:	e082      	b.n	800a5fc <USBH_HandleEnum+0x3b0>
          USBH_FreePipe(phost, phost->Control.pipe_out);
 800a4f6:	687b      	ldr	r3, [r7, #4]
 800a4f8:	795b      	ldrb	r3, [r3, #5]
 800a4fa:	4619      	mov	r1, r3
 800a4fc:	6878      	ldr	r0, [r7, #4]
 800a4fe:	f000 feb2 	bl	800b266 <USBH_FreePipe>
          USBH_FreePipe(phost, phost->Control.pipe_in);
 800a502:	687b      	ldr	r3, [r7, #4]
 800a504:	791b      	ldrb	r3, [r3, #4]
 800a506:	4619      	mov	r1, r3
 800a508:	6878      	ldr	r0, [r7, #4]
 800a50a:	f000 feac 	bl	800b266 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 800a50e:	687b      	ldr	r3, [r7, #4]
 800a510:	2200      	movs	r2, #0
 800a512:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 800a514:	687b      	ldr	r3, [r7, #4]
 800a516:	2200      	movs	r2, #0
 800a518:	701a      	strb	r2, [r3, #0]
      break;
 800a51a:	e06f      	b.n	800a5fc <USBH_HandleEnum+0x3b0>

    case ENUM_GET_MFC_STRING_DESC:
      if (phost->device.DevDesc.iManufacturer != 0U)
 800a51c:	687b      	ldr	r3, [r7, #4]
 800a51e:	f893 3334 	ldrb.w	r3, [r3, #820]	; 0x334
 800a522:	2b00      	cmp	r3, #0
 800a524:	d019      	beq.n	800a55a <USBH_HandleEnum+0x30e>
      {
        /* Check that Manufacturer String is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 800a526:	687b      	ldr	r3, [r7, #4]
 800a528:	f893 1334 	ldrb.w	r1, [r3, #820]	; 0x334
                                        phost->device.Data, 0xFFU);
 800a52c:	687b      	ldr	r3, [r7, #4]
 800a52e:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 800a532:	23ff      	movs	r3, #255	; 0xff
 800a534:	6878      	ldr	r0, [r7, #4]
 800a536:	f000 f949 	bl	800a7cc <USBH_Get_StringDesc>
 800a53a:	4603      	mov	r3, r0
 800a53c:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 800a53e:	7bbb      	ldrb	r3, [r7, #14]
 800a540:	2b00      	cmp	r3, #0
 800a542:	d103      	bne.n	800a54c <USBH_HandleEnum+0x300>
        {
          /* User callback for Manufacturing string */
          USBH_UsrLog("Manufacturer : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 800a544:	687b      	ldr	r3, [r7, #4]
 800a546:	2206      	movs	r2, #6
 800a548:	705a      	strb	r2, [r3, #1]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
      break;
 800a54a:	e059      	b.n	800a600 <USBH_HandleEnum+0x3b4>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 800a54c:	7bbb      	ldrb	r3, [r7, #14]
 800a54e:	2b03      	cmp	r3, #3
 800a550:	d156      	bne.n	800a600 <USBH_HandleEnum+0x3b4>
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 800a552:	687b      	ldr	r3, [r7, #4]
 800a554:	2206      	movs	r2, #6
 800a556:	705a      	strb	r2, [r3, #1]
      break;
 800a558:	e052      	b.n	800a600 <USBH_HandleEnum+0x3b4>
        phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 800a55a:	687b      	ldr	r3, [r7, #4]
 800a55c:	2206      	movs	r2, #6
 800a55e:	705a      	strb	r2, [r3, #1]
      break;
 800a560:	e04e      	b.n	800a600 <USBH_HandleEnum+0x3b4>

    case ENUM_GET_PRODUCT_STRING_DESC:
      if (phost->device.DevDesc.iProduct != 0U)
 800a562:	687b      	ldr	r3, [r7, #4]
 800a564:	f893 3335 	ldrb.w	r3, [r3, #821]	; 0x335
 800a568:	2b00      	cmp	r3, #0
 800a56a:	d019      	beq.n	800a5a0 <USBH_HandleEnum+0x354>
      {
        /* Check that Product string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 800a56c:	687b      	ldr	r3, [r7, #4]
 800a56e:	f893 1335 	ldrb.w	r1, [r3, #821]	; 0x335
                                        phost->device.Data, 0xFFU);
 800a572:	687b      	ldr	r3, [r7, #4]
 800a574:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 800a578:	23ff      	movs	r3, #255	; 0xff
 800a57a:	6878      	ldr	r0, [r7, #4]
 800a57c:	f000 f926 	bl	800a7cc <USBH_Get_StringDesc>
 800a580:	4603      	mov	r3, r0
 800a582:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 800a584:	7bbb      	ldrb	r3, [r7, #14]
 800a586:	2b00      	cmp	r3, #0
 800a588:	d103      	bne.n	800a592 <USBH_HandleEnum+0x346>
        {
          /* User callback for Product string */
          USBH_UsrLog("Product : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 800a58a:	687b      	ldr	r3, [r7, #4]
 800a58c:	2207      	movs	r2, #7
 800a58e:	705a      	strb	r2, [r3, #1]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
      break;
 800a590:	e038      	b.n	800a604 <USBH_HandleEnum+0x3b8>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 800a592:	7bbb      	ldrb	r3, [r7, #14]
 800a594:	2b03      	cmp	r3, #3
 800a596:	d135      	bne.n	800a604 <USBH_HandleEnum+0x3b8>
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 800a598:	687b      	ldr	r3, [r7, #4]
 800a59a:	2207      	movs	r2, #7
 800a59c:	705a      	strb	r2, [r3, #1]
      break;
 800a59e:	e031      	b.n	800a604 <USBH_HandleEnum+0x3b8>
        phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 800a5a0:	687b      	ldr	r3, [r7, #4]
 800a5a2:	2207      	movs	r2, #7
 800a5a4:	705a      	strb	r2, [r3, #1]
      break;
 800a5a6:	e02d      	b.n	800a604 <USBH_HandleEnum+0x3b8>

    case ENUM_GET_SERIALNUM_STRING_DESC:
      if (phost->device.DevDesc.iSerialNumber != 0U)
 800a5a8:	687b      	ldr	r3, [r7, #4]
 800a5aa:	f893 3336 	ldrb.w	r3, [r3, #822]	; 0x336
 800a5ae:	2b00      	cmp	r3, #0
 800a5b0:	d017      	beq.n	800a5e2 <USBH_HandleEnum+0x396>
      {
        /* Check that Serial number string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 800a5b2:	687b      	ldr	r3, [r7, #4]
 800a5b4:	f893 1336 	ldrb.w	r1, [r3, #822]	; 0x336
                                        phost->device.Data, 0xFFU);
 800a5b8:	687b      	ldr	r3, [r7, #4]
 800a5ba:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 800a5be:	23ff      	movs	r3, #255	; 0xff
 800a5c0:	6878      	ldr	r0, [r7, #4]
 800a5c2:	f000 f903 	bl	800a7cc <USBH_Get_StringDesc>
 800a5c6:	4603      	mov	r3, r0
 800a5c8:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 800a5ca:	7bbb      	ldrb	r3, [r7, #14]
 800a5cc:	2b00      	cmp	r3, #0
 800a5ce:	d102      	bne.n	800a5d6 <USBH_HandleEnum+0x38a>
        {
          /* User callback for Serial number string */
          USBH_UsrLog("Serial Number : %s", (char *)(void *)phost->device.Data);
          Status = USBH_OK;
 800a5d0:	2300      	movs	r3, #0
 800a5d2:	73fb      	strb	r3, [r7, #15]
      else
      {
        USBH_UsrLog("Serial Number : N/A");
        Status = USBH_OK;
      }
      break;
 800a5d4:	e018      	b.n	800a608 <USBH_HandleEnum+0x3bc>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 800a5d6:	7bbb      	ldrb	r3, [r7, #14]
 800a5d8:	2b03      	cmp	r3, #3
 800a5da:	d115      	bne.n	800a608 <USBH_HandleEnum+0x3bc>
          Status = USBH_OK;
 800a5dc:	2300      	movs	r3, #0
 800a5de:	73fb      	strb	r3, [r7, #15]
      break;
 800a5e0:	e012      	b.n	800a608 <USBH_HandleEnum+0x3bc>
        Status = USBH_OK;
 800a5e2:	2300      	movs	r3, #0
 800a5e4:	73fb      	strb	r3, [r7, #15]
      break;
 800a5e6:	e00f      	b.n	800a608 <USBH_HandleEnum+0x3bc>

    default:
      break;
 800a5e8:	bf00      	nop
 800a5ea:	e00e      	b.n	800a60a <USBH_HandleEnum+0x3be>
      break;
 800a5ec:	bf00      	nop
 800a5ee:	e00c      	b.n	800a60a <USBH_HandleEnum+0x3be>
      break;
 800a5f0:	bf00      	nop
 800a5f2:	e00a      	b.n	800a60a <USBH_HandleEnum+0x3be>
      break;
 800a5f4:	bf00      	nop
 800a5f6:	e008      	b.n	800a60a <USBH_HandleEnum+0x3be>
      break;
 800a5f8:	bf00      	nop
 800a5fa:	e006      	b.n	800a60a <USBH_HandleEnum+0x3be>
      break;
 800a5fc:	bf00      	nop
 800a5fe:	e004      	b.n	800a60a <USBH_HandleEnum+0x3be>
      break;
 800a600:	bf00      	nop
 800a602:	e002      	b.n	800a60a <USBH_HandleEnum+0x3be>
      break;
 800a604:	bf00      	nop
 800a606:	e000      	b.n	800a60a <USBH_HandleEnum+0x3be>
      break;
 800a608:	bf00      	nop
  }
  return Status;
 800a60a:	7bfb      	ldrb	r3, [r7, #15]
}
 800a60c:	4618      	mov	r0, r3
 800a60e:	3710      	adds	r7, #16
 800a610:	46bd      	mov	sp, r7
 800a612:	bd80      	pop	{r7, pc}

0800a614 <USBH_LL_SetTimer>:
  *         Set the initial Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void  USBH_LL_SetTimer(USBH_HandleTypeDef *phost, uint32_t time)
{
 800a614:	b480      	push	{r7}
 800a616:	b083      	sub	sp, #12
 800a618:	af00      	add	r7, sp, #0
 800a61a:	6078      	str	r0, [r7, #4]
 800a61c:	6039      	str	r1, [r7, #0]
  phost->Timer = time;
 800a61e:	687b      	ldr	r3, [r7, #4]
 800a620:	683a      	ldr	r2, [r7, #0]
 800a622:	f8c3 2494 	str.w	r2, [r3, #1172]	; 0x494
}
 800a626:	bf00      	nop
 800a628:	370c      	adds	r7, #12
 800a62a:	46bd      	mov	sp, r7
 800a62c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a630:	4770      	bx	lr

0800a632 <USBH_LL_IncTimer>:
  *         Increment Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void  USBH_LL_IncTimer(USBH_HandleTypeDef *phost)
{
 800a632:	b580      	push	{r7, lr}
 800a634:	b082      	sub	sp, #8
 800a636:	af00      	add	r7, sp, #0
 800a638:	6078      	str	r0, [r7, #4]
  phost->Timer++;
 800a63a:	687b      	ldr	r3, [r7, #4]
 800a63c:	f8d3 3494 	ldr.w	r3, [r3, #1172]	; 0x494
 800a640:	1c5a      	adds	r2, r3, #1
 800a642:	687b      	ldr	r3, [r7, #4]
 800a644:	f8c3 2494 	str.w	r2, [r3, #1172]	; 0x494
  USBH_HandleSof(phost);
 800a648:	6878      	ldr	r0, [r7, #4]
 800a64a:	f000 f804 	bl	800a656 <USBH_HandleSof>
}
 800a64e:	bf00      	nop
 800a650:	3708      	adds	r7, #8
 800a652:	46bd      	mov	sp, r7
 800a654:	bd80      	pop	{r7, pc}

0800a656 <USBH_HandleSof>:
  *         Call SOF process
  * @param  phost: Host Handle
  * @retval None
  */
static void  USBH_HandleSof(USBH_HandleTypeDef *phost)
{
 800a656:	b580      	push	{r7, lr}
 800a658:	b082      	sub	sp, #8
 800a65a:	af00      	add	r7, sp, #0
 800a65c:	6078      	str	r0, [r7, #4]
  if ((phost->gState == HOST_CLASS) && (phost->pActiveClass != NULL))
 800a65e:	687b      	ldr	r3, [r7, #4]
 800a660:	781b      	ldrb	r3, [r3, #0]
 800a662:	b2db      	uxtb	r3, r3
 800a664:	2b0b      	cmp	r3, #11
 800a666:	d10a      	bne.n	800a67e <USBH_HandleSof+0x28>
 800a668:	687b      	ldr	r3, [r7, #4]
 800a66a:	f8d3 344c 	ldr.w	r3, [r3, #1100]	; 0x44c
 800a66e:	2b00      	cmp	r3, #0
 800a670:	d005      	beq.n	800a67e <USBH_HandleSof+0x28>
  {
    phost->pActiveClass->SOFProcess(phost);
 800a672:	687b      	ldr	r3, [r7, #4]
 800a674:	f8d3 344c 	ldr.w	r3, [r3, #1100]	; 0x44c
 800a678:	699b      	ldr	r3, [r3, #24]
 800a67a:	6878      	ldr	r0, [r7, #4]
 800a67c:	4798      	blx	r3
  }
}
 800a67e:	bf00      	nop
 800a680:	3708      	adds	r7, #8
 800a682:	46bd      	mov	sp, r7
 800a684:	bd80      	pop	{r7, pc}

0800a686 <USBH_LL_PortEnabled>:
  *         Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortEnabled(USBH_HandleTypeDef *phost)
{
 800a686:	b480      	push	{r7}
 800a688:	b083      	sub	sp, #12
 800a68a:	af00      	add	r7, sp, #0
 800a68c:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 1U;
 800a68e:	687b      	ldr	r3, [r7, #4]
 800a690:	2201      	movs	r2, #1
 800a692:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif

  return;
 800a696:	bf00      	nop
}
 800a698:	370c      	adds	r7, #12
 800a69a:	46bd      	mov	sp, r7
 800a69c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6a0:	4770      	bx	lr

0800a6a2 <USBH_LL_PortDisabled>:
  *         Port Disabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortDisabled(USBH_HandleTypeDef *phost)
{
 800a6a2:	b480      	push	{r7}
 800a6a4:	b083      	sub	sp, #12
 800a6a6:	af00      	add	r7, sp, #0
 800a6a8:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 0U;
 800a6aa:	687b      	ldr	r3, [r7, #4]
 800a6ac:	2200      	movs	r2, #0
 800a6ae:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323

  return;
 800a6b2:	bf00      	nop
}
 800a6b4:	370c      	adds	r7, #12
 800a6b6:	46bd      	mov	sp, r7
 800a6b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6bc:	4770      	bx	lr

0800a6be <USBH_LL_Connect>:
  *         Handle USB Host connexion event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef  USBH_LL_Connect(USBH_HandleTypeDef *phost)
{
 800a6be:	b480      	push	{r7}
 800a6c0:	b083      	sub	sp, #12
 800a6c2:	af00      	add	r7, sp, #0
 800a6c4:	6078      	str	r0, [r7, #4]
  phost->device.is_connected = 1U;
 800a6c6:	687b      	ldr	r3, [r7, #4]
 800a6c8:	2201      	movs	r2, #1
 800a6ca:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.is_disconnected = 0U;
 800a6ce:	687b      	ldr	r3, [r7, #4]
 800a6d0:	2200      	movs	r2, #0
 800a6d2:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_ReEnumerated = 0U;
 800a6d6:	687b      	ldr	r3, [r7, #4]
 800a6d8:	2200      	movs	r2, #0
 800a6da:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif

  return USBH_OK;
 800a6de:	2300      	movs	r3, #0
}
 800a6e0:	4618      	mov	r0, r3
 800a6e2:	370c      	adds	r7, #12
 800a6e4:	46bd      	mov	sp, r7
 800a6e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6ea:	4770      	bx	lr

0800a6ec <USBH_LL_Disconnect>:
  *         Handle USB Host disconnection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef  USBH_LL_Disconnect(USBH_HandleTypeDef *phost)
{
 800a6ec:	b580      	push	{r7, lr}
 800a6ee:	b082      	sub	sp, #8
 800a6f0:	af00      	add	r7, sp, #0
 800a6f2:	6078      	str	r0, [r7, #4]
  /* update device connection states */
  phost->device.is_disconnected = 1U;
 800a6f4:	687b      	ldr	r3, [r7, #4]
 800a6f6:	2201      	movs	r2, #1
 800a6f8:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_connected = 0U;
 800a6fc:	687b      	ldr	r3, [r7, #4]
 800a6fe:	2200      	movs	r2, #0
 800a700:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.PortEnabled = 0U;
 800a704:	687b      	ldr	r3, [r7, #4]
 800a706:	2200      	movs	r2, #0
 800a708:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323

  /* Stop Host */
  USBH_LL_Stop(phost);
 800a70c:	6878      	ldr	r0, [r7, #4]
 800a70e:	f000 ff6a 	bl	800b5e6 <USBH_LL_Stop>

  /* FRee Control Pipes */
  USBH_FreePipe(phost, phost->Control.pipe_in);
 800a712:	687b      	ldr	r3, [r7, #4]
 800a714:	791b      	ldrb	r3, [r3, #4]
 800a716:	4619      	mov	r1, r3
 800a718:	6878      	ldr	r0, [r7, #4]
 800a71a:	f000 fda4 	bl	800b266 <USBH_FreePipe>
  USBH_FreePipe(phost, phost->Control.pipe_out);
 800a71e:	687b      	ldr	r3, [r7, #4]
 800a720:	795b      	ldrb	r3, [r3, #5]
 800a722:	4619      	mov	r1, r3
 800a724:	6878      	ldr	r0, [r7, #4]
 800a726:	f000 fd9e 	bl	800b266 <USBH_FreePipe>
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif

  return USBH_OK;
 800a72a:	2300      	movs	r3, #0
}
 800a72c:	4618      	mov	r0, r3
 800a72e:	3708      	adds	r7, #8
 800a730:	46bd      	mov	sp, r7
 800a732:	bd80      	pop	{r7, pc}

0800a734 <USBH_Get_DevDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_DevDesc(USBH_HandleTypeDef *phost, uint8_t length)
{
 800a734:	b580      	push	{r7, lr}
 800a736:	b086      	sub	sp, #24
 800a738:	af02      	add	r7, sp, #8
 800a73a:	6078      	str	r0, [r7, #4]
 800a73c:	460b      	mov	r3, r1
 800a73e:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status;

  if ((status = USBH_GetDescriptor(phost,
                                   USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                                   USB_DESC_DEVICE, phost->device.Data,
 800a740:	687b      	ldr	r3, [r7, #4]
 800a742:	f503 728e 	add.w	r2, r3, #284	; 0x11c
  if ((status = USBH_GetDescriptor(phost,
 800a746:	78fb      	ldrb	r3, [r7, #3]
 800a748:	b29b      	uxth	r3, r3
 800a74a:	9300      	str	r3, [sp, #0]
 800a74c:	4613      	mov	r3, r2
 800a74e:	f44f 7280 	mov.w	r2, #256	; 0x100
 800a752:	2100      	movs	r1, #0
 800a754:	6878      	ldr	r0, [r7, #4]
 800a756:	f000 f864 	bl	800a822 <USBH_GetDescriptor>
 800a75a:	4603      	mov	r3, r0
 800a75c:	73fb      	strb	r3, [r7, #15]
 800a75e:	7bfb      	ldrb	r3, [r7, #15]
 800a760:	2b00      	cmp	r3, #0
 800a762:	d10a      	bne.n	800a77a <USBH_Get_DevDesc+0x46>
                                   (uint16_t)length)) == USBH_OK)
  {
    /* Commands successfully sent and Response Received */
    USBH_ParseDevDesc(&phost->device.DevDesc, phost->device.Data,
 800a764:	687b      	ldr	r3, [r7, #4]
 800a766:	f203 3026 	addw	r0, r3, #806	; 0x326
 800a76a:	687b      	ldr	r3, [r7, #4]
 800a76c:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 800a770:	78fa      	ldrb	r2, [r7, #3]
 800a772:	b292      	uxth	r2, r2
 800a774:	4619      	mov	r1, r3
 800a776:	f000 f918 	bl	800a9aa <USBH_ParseDevDesc>
                      (uint16_t)length);
  }

  return status;
 800a77a:	7bfb      	ldrb	r3, [r7, #15]
}
 800a77c:	4618      	mov	r0, r3
 800a77e:	3710      	adds	r7, #16
 800a780:	46bd      	mov	sp, r7
 800a782:	bd80      	pop	{r7, pc}

0800a784 <USBH_Get_CfgDesc>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_CfgDesc(USBH_HandleTypeDef *phost,
                                    uint16_t length)

{
 800a784:	b580      	push	{r7, lr}
 800a786:	b086      	sub	sp, #24
 800a788:	af02      	add	r7, sp, #8
 800a78a:	6078      	str	r0, [r7, #4]
 800a78c:	460b      	mov	r3, r1
 800a78e:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;
  uint8_t *pData = phost->device.CfgDesc_Raw;;
 800a790:	687b      	ldr	r3, [r7, #4]
 800a792:	331c      	adds	r3, #28
 800a794:	60fb      	str	r3, [r7, #12]

  if ((status = USBH_GetDescriptor(phost, (USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD),
 800a796:	887b      	ldrh	r3, [r7, #2]
 800a798:	9300      	str	r3, [sp, #0]
 800a79a:	68fb      	ldr	r3, [r7, #12]
 800a79c:	f44f 7200 	mov.w	r2, #512	; 0x200
 800a7a0:	2100      	movs	r1, #0
 800a7a2:	6878      	ldr	r0, [r7, #4]
 800a7a4:	f000 f83d 	bl	800a822 <USBH_GetDescriptor>
 800a7a8:	4603      	mov	r3, r0
 800a7aa:	72fb      	strb	r3, [r7, #11]
 800a7ac:	7afb      	ldrb	r3, [r7, #11]
 800a7ae:	2b00      	cmp	r3, #0
 800a7b0:	d107      	bne.n	800a7c2 <USBH_Get_CfgDesc+0x3e>
                                   USB_DESC_CONFIGURATION, pData, length)) == USBH_OK)
  {
    /* Commands successfully sent and Response Received  */
    USBH_ParseCfgDesc(&phost->device.CfgDesc, pData, length);
 800a7b2:	687b      	ldr	r3, [r7, #4]
 800a7b4:	f503 734e 	add.w	r3, r3, #824	; 0x338
 800a7b8:	887a      	ldrh	r2, [r7, #2]
 800a7ba:	68f9      	ldr	r1, [r7, #12]
 800a7bc:	4618      	mov	r0, r3
 800a7be:	f000 f964 	bl	800aa8a <USBH_ParseCfgDesc>
  }

  return status;
 800a7c2:	7afb      	ldrb	r3, [r7, #11]
}
 800a7c4:	4618      	mov	r0, r3
 800a7c6:	3710      	adds	r7, #16
 800a7c8:	46bd      	mov	sp, r7
 800a7ca:	bd80      	pop	{r7, pc}

0800a7cc <USBH_Get_StringDesc>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_StringDesc(USBH_HandleTypeDef *phost,
                                       uint8_t string_index, uint8_t *buff,
                                       uint16_t length)
{
 800a7cc:	b580      	push	{r7, lr}
 800a7ce:	b088      	sub	sp, #32
 800a7d0:	af02      	add	r7, sp, #8
 800a7d2:	60f8      	str	r0, [r7, #12]
 800a7d4:	607a      	str	r2, [r7, #4]
 800a7d6:	461a      	mov	r2, r3
 800a7d8:	460b      	mov	r3, r1
 800a7da:	72fb      	strb	r3, [r7, #11]
 800a7dc:	4613      	mov	r3, r2
 800a7de:	813b      	strh	r3, [r7, #8]
  USBH_StatusTypeDef status;

  if ((status = USBH_GetDescriptor(phost,
 800a7e0:	7afb      	ldrb	r3, [r7, #11]
 800a7e2:	b29b      	uxth	r3, r3
 800a7e4:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 800a7e8:	b29a      	uxth	r2, r3
                                   USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                                   USB_DESC_STRING | string_index,
                                   phost->device.Data, length)) == USBH_OK)
 800a7ea:	68fb      	ldr	r3, [r7, #12]
 800a7ec:	f503 718e 	add.w	r1, r3, #284	; 0x11c
  if ((status = USBH_GetDescriptor(phost,
 800a7f0:	893b      	ldrh	r3, [r7, #8]
 800a7f2:	9300      	str	r3, [sp, #0]
 800a7f4:	460b      	mov	r3, r1
 800a7f6:	2100      	movs	r1, #0
 800a7f8:	68f8      	ldr	r0, [r7, #12]
 800a7fa:	f000 f812 	bl	800a822 <USBH_GetDescriptor>
 800a7fe:	4603      	mov	r3, r0
 800a800:	75fb      	strb	r3, [r7, #23]
 800a802:	7dfb      	ldrb	r3, [r7, #23]
 800a804:	2b00      	cmp	r3, #0
 800a806:	d107      	bne.n	800a818 <USBH_Get_StringDesc+0x4c>
  {
    /* Commands successfully sent and Response Received  */
    USBH_ParseStringDesc(phost->device.Data, buff, length);
 800a808:	68fb      	ldr	r3, [r7, #12]
 800a80a:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 800a80e:	893a      	ldrh	r2, [r7, #8]
 800a810:	6879      	ldr	r1, [r7, #4]
 800a812:	4618      	mov	r0, r3
 800a814:	f000 fa37 	bl	800ac86 <USBH_ParseStringDesc>
  }

  return status;
 800a818:	7dfb      	ldrb	r3, [r7, #23]
}
 800a81a:	4618      	mov	r0, r3
 800a81c:	3718      	adds	r7, #24
 800a81e:	46bd      	mov	sp, r7
 800a820:	bd80      	pop	{r7, pc}

0800a822 <USBH_GetDescriptor>:
USBH_StatusTypeDef USBH_GetDescriptor(USBH_HandleTypeDef *phost,
                                      uint8_t  req_type,
                                      uint16_t value_idx,
                                      uint8_t *buff,
                                      uint16_t length)
{
 800a822:	b580      	push	{r7, lr}
 800a824:	b084      	sub	sp, #16
 800a826:	af00      	add	r7, sp, #0
 800a828:	60f8      	str	r0, [r7, #12]
 800a82a:	607b      	str	r3, [r7, #4]
 800a82c:	460b      	mov	r3, r1
 800a82e:	72fb      	strb	r3, [r7, #11]
 800a830:	4613      	mov	r3, r2
 800a832:	813b      	strh	r3, [r7, #8]
  if (phost->RequestState == CMD_SEND)
 800a834:	68fb      	ldr	r3, [r7, #12]
 800a836:	789b      	ldrb	r3, [r3, #2]
 800a838:	2b01      	cmp	r3, #1
 800a83a:	d11c      	bne.n	800a876 <USBH_GetDescriptor+0x54>
  {
    phost->Control.setup.b.bmRequestType = USB_D2H | req_type;
 800a83c:	7afb      	ldrb	r3, [r7, #11]
 800a83e:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800a842:	b2da      	uxtb	r2, r3
 800a844:	68fb      	ldr	r3, [r7, #12]
 800a846:	741a      	strb	r2, [r3, #16]
    phost->Control.setup.b.bRequest = USB_REQ_GET_DESCRIPTOR;
 800a848:	68fb      	ldr	r3, [r7, #12]
 800a84a:	2206      	movs	r2, #6
 800a84c:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = value_idx;
 800a84e:	68fb      	ldr	r3, [r7, #12]
 800a850:	893a      	ldrh	r2, [r7, #8]
 800a852:	825a      	strh	r2, [r3, #18]

    if ((value_idx & 0xff00U) == USB_DESC_STRING)
 800a854:	893b      	ldrh	r3, [r7, #8]
 800a856:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 800a85a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800a85e:	d104      	bne.n	800a86a <USBH_GetDescriptor+0x48>
    {
      phost->Control.setup.b.wIndex.w = 0x0409U;
 800a860:	68fb      	ldr	r3, [r7, #12]
 800a862:	f240 4209 	movw	r2, #1033	; 0x409
 800a866:	829a      	strh	r2, [r3, #20]
 800a868:	e002      	b.n	800a870 <USBH_GetDescriptor+0x4e>
    }
    else
    {
      phost->Control.setup.b.wIndex.w = 0U;
 800a86a:	68fb      	ldr	r3, [r7, #12]
 800a86c:	2200      	movs	r2, #0
 800a86e:	829a      	strh	r2, [r3, #20]
    }
    phost->Control.setup.b.wLength.w = length;
 800a870:	68fb      	ldr	r3, [r7, #12]
 800a872:	8b3a      	ldrh	r2, [r7, #24]
 800a874:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, buff, length);
 800a876:	8b3b      	ldrh	r3, [r7, #24]
 800a878:	461a      	mov	r2, r3
 800a87a:	6879      	ldr	r1, [r7, #4]
 800a87c:	68f8      	ldr	r0, [r7, #12]
 800a87e:	f000 fa50 	bl	800ad22 <USBH_CtlReq>
 800a882:	4603      	mov	r3, r0
}
 800a884:	4618      	mov	r0, r3
 800a886:	3710      	adds	r7, #16
 800a888:	46bd      	mov	sp, r7
 800a88a:	bd80      	pop	{r7, pc}

0800a88c <USBH_SetAddress>:
  * @param  DeviceAddress: Device address to assign
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetAddress(USBH_HandleTypeDef *phost,
                                   uint8_t DeviceAddress)
{
 800a88c:	b580      	push	{r7, lr}
 800a88e:	b082      	sub	sp, #8
 800a890:	af00      	add	r7, sp, #0
 800a892:	6078      	str	r0, [r7, #4]
 800a894:	460b      	mov	r3, r1
 800a896:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 800a898:	687b      	ldr	r3, [r7, #4]
 800a89a:	789b      	ldrb	r3, [r3, #2]
 800a89c:	2b01      	cmp	r3, #1
 800a89e:	d10f      	bne.n	800a8c0 <USBH_SetAddress+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE | \
 800a8a0:	687b      	ldr	r3, [r7, #4]
 800a8a2:	2200      	movs	r2, #0
 800a8a4:	741a      	strb	r2, [r3, #16]
                                           USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_ADDRESS;
 800a8a6:	687b      	ldr	r3, [r7, #4]
 800a8a8:	2205      	movs	r2, #5
 800a8aa:	745a      	strb	r2, [r3, #17]

    phost->Control.setup.b.wValue.w = (uint16_t)DeviceAddress;
 800a8ac:	78fb      	ldrb	r3, [r7, #3]
 800a8ae:	b29a      	uxth	r2, r3
 800a8b0:	687b      	ldr	r3, [r7, #4]
 800a8b2:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800a8b4:	687b      	ldr	r3, [r7, #4]
 800a8b6:	2200      	movs	r2, #0
 800a8b8:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800a8ba:	687b      	ldr	r3, [r7, #4]
 800a8bc:	2200      	movs	r2, #0
 800a8be:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, 0U, 0U);
 800a8c0:	2200      	movs	r2, #0
 800a8c2:	2100      	movs	r1, #0
 800a8c4:	6878      	ldr	r0, [r7, #4]
 800a8c6:	f000 fa2c 	bl	800ad22 <USBH_CtlReq>
 800a8ca:	4603      	mov	r3, r0
}
 800a8cc:	4618      	mov	r0, r3
 800a8ce:	3708      	adds	r7, #8
 800a8d0:	46bd      	mov	sp, r7
 800a8d2:	bd80      	pop	{r7, pc}

0800a8d4 <USBH_SetCfg>:
  * @param  phost: Host Handle
  * @param  cfg_idx: Configuration value
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetCfg(USBH_HandleTypeDef *phost, uint16_t cfg_idx)
{
 800a8d4:	b580      	push	{r7, lr}
 800a8d6:	b082      	sub	sp, #8
 800a8d8:	af00      	add	r7, sp, #0
 800a8da:	6078      	str	r0, [r7, #4]
 800a8dc:	460b      	mov	r3, r1
 800a8de:	807b      	strh	r3, [r7, #2]
  if (phost->RequestState == CMD_SEND)
 800a8e0:	687b      	ldr	r3, [r7, #4]
 800a8e2:	789b      	ldrb	r3, [r3, #2]
 800a8e4:	2b01      	cmp	r3, #1
 800a8e6:	d10e      	bne.n	800a906 <USBH_SetCfg+0x32>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 800a8e8:	687b      	ldr	r3, [r7, #4]
 800a8ea:	2200      	movs	r2, #0
 800a8ec:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_CONFIGURATION;
 800a8ee:	687b      	ldr	r3, [r7, #4]
 800a8f0:	2209      	movs	r2, #9
 800a8f2:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = cfg_idx;
 800a8f4:	687b      	ldr	r3, [r7, #4]
 800a8f6:	887a      	ldrh	r2, [r7, #2]
 800a8f8:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800a8fa:	687b      	ldr	r3, [r7, #4]
 800a8fc:	2200      	movs	r2, #0
 800a8fe:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800a900:	687b      	ldr	r3, [r7, #4]
 800a902:	2200      	movs	r2, #0
 800a904:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, 0U, 0U);
 800a906:	2200      	movs	r2, #0
 800a908:	2100      	movs	r1, #0
 800a90a:	6878      	ldr	r0, [r7, #4]
 800a90c:	f000 fa09 	bl	800ad22 <USBH_CtlReq>
 800a910:	4603      	mov	r3, r0
}
 800a912:	4618      	mov	r0, r3
 800a914:	3708      	adds	r7, #8
 800a916:	46bd      	mov	sp, r7
 800a918:	bd80      	pop	{r7, pc}

0800a91a <USBH_SetFeature>:
  * @param  pdev: Selected device
  * @param  itf_idx
  * @retval Status
*/
USBH_StatusTypeDef USBH_SetFeature(USBH_HandleTypeDef *phost, uint8_t wValue)
{
 800a91a:	b580      	push	{r7, lr}
 800a91c:	b082      	sub	sp, #8
 800a91e:	af00      	add	r7, sp, #0
 800a920:	6078      	str	r0, [r7, #4]
 800a922:	460b      	mov	r3, r1
 800a924:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 800a926:	687b      	ldr	r3, [r7, #4]
 800a928:	789b      	ldrb	r3, [r3, #2]
 800a92a:	2b01      	cmp	r3, #1
 800a92c:	d10f      	bne.n	800a94e <USBH_SetFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 800a92e:	687b      	ldr	r3, [r7, #4]
 800a930:	2200      	movs	r2, #0
 800a932:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_FEATURE;
 800a934:	687b      	ldr	r3, [r7, #4]
 800a936:	2203      	movs	r2, #3
 800a938:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = wValue;
 800a93a:	78fb      	ldrb	r3, [r7, #3]
 800a93c:	b29a      	uxth	r2, r3
 800a93e:	687b      	ldr	r3, [r7, #4]
 800a940:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800a942:	687b      	ldr	r3, [r7, #4]
 800a944:	2200      	movs	r2, #0
 800a946:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800a948:	687b      	ldr	r3, [r7, #4]
 800a94a:	2200      	movs	r2, #0
 800a94c:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, 0U, 0U);
 800a94e:	2200      	movs	r2, #0
 800a950:	2100      	movs	r1, #0
 800a952:	6878      	ldr	r0, [r7, #4]
 800a954:	f000 f9e5 	bl	800ad22 <USBH_CtlReq>
 800a958:	4603      	mov	r3, r0
}
 800a95a:	4618      	mov	r0, r3
 800a95c:	3708      	adds	r7, #8
 800a95e:	46bd      	mov	sp, r7
 800a960:	bd80      	pop	{r7, pc}

0800a962 <USBH_ClrFeature>:
  * @param  ep_num: endpoint number
  * @param  hc_num: Host channel number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClrFeature(USBH_HandleTypeDef *phost, uint8_t ep_num)
{
 800a962:	b580      	push	{r7, lr}
 800a964:	b082      	sub	sp, #8
 800a966:	af00      	add	r7, sp, #0
 800a968:	6078      	str	r0, [r7, #4]
 800a96a:	460b      	mov	r3, r1
 800a96c:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 800a96e:	687b      	ldr	r3, [r7, #4]
 800a970:	789b      	ldrb	r3, [r3, #2]
 800a972:	2b01      	cmp	r3, #1
 800a974:	d10f      	bne.n	800a996 <USBH_ClrFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_ENDPOINT
 800a976:	687b      	ldr	r3, [r7, #4]
 800a978:	2202      	movs	r2, #2
 800a97a:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_CLEAR_FEATURE;
 800a97c:	687b      	ldr	r3, [r7, #4]
 800a97e:	2201      	movs	r2, #1
 800a980:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = FEATURE_SELECTOR_ENDPOINT;
 800a982:	687b      	ldr	r3, [r7, #4]
 800a984:	2200      	movs	r2, #0
 800a986:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = ep_num;
 800a988:	78fb      	ldrb	r3, [r7, #3]
 800a98a:	b29a      	uxth	r2, r3
 800a98c:	687b      	ldr	r3, [r7, #4]
 800a98e:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800a990:	687b      	ldr	r3, [r7, #4]
 800a992:	2200      	movs	r2, #0
 800a994:	82da      	strh	r2, [r3, #22]
  }
  return USBH_CtlReq(phost, 0U, 0U);
 800a996:	2200      	movs	r2, #0
 800a998:	2100      	movs	r1, #0
 800a99a:	6878      	ldr	r0, [r7, #4]
 800a99c:	f000 f9c1 	bl	800ad22 <USBH_CtlReq>
 800a9a0:	4603      	mov	r3, r0
}
 800a9a2:	4618      	mov	r0, r3
 800a9a4:	3708      	adds	r7, #8
 800a9a6:	46bd      	mov	sp, r7
 800a9a8:	bd80      	pop	{r7, pc}

0800a9aa <USBH_ParseDevDesc>:
  * @param  length: Length of the descriptor
  * @retval None
  */
static void  USBH_ParseDevDesc(USBH_DevDescTypeDef *dev_desc, uint8_t *buf,
                               uint16_t length)
{
 800a9aa:	b480      	push	{r7}
 800a9ac:	b085      	sub	sp, #20
 800a9ae:	af00      	add	r7, sp, #0
 800a9b0:	60f8      	str	r0, [r7, #12]
 800a9b2:	60b9      	str	r1, [r7, #8]
 800a9b4:	4613      	mov	r3, r2
 800a9b6:	80fb      	strh	r3, [r7, #6]
  dev_desc->bLength            = *(uint8_t *)(buf +  0);
 800a9b8:	68bb      	ldr	r3, [r7, #8]
 800a9ba:	781a      	ldrb	r2, [r3, #0]
 800a9bc:	68fb      	ldr	r3, [r7, #12]
 800a9be:	701a      	strb	r2, [r3, #0]
  dev_desc->bDescriptorType    = *(uint8_t *)(buf +  1);
 800a9c0:	68bb      	ldr	r3, [r7, #8]
 800a9c2:	785a      	ldrb	r2, [r3, #1]
 800a9c4:	68fb      	ldr	r3, [r7, #12]
 800a9c6:	705a      	strb	r2, [r3, #1]
  dev_desc->bcdUSB             = LE16(buf +  2);
 800a9c8:	68bb      	ldr	r3, [r7, #8]
 800a9ca:	3302      	adds	r3, #2
 800a9cc:	781b      	ldrb	r3, [r3, #0]
 800a9ce:	b29a      	uxth	r2, r3
 800a9d0:	68bb      	ldr	r3, [r7, #8]
 800a9d2:	3303      	adds	r3, #3
 800a9d4:	781b      	ldrb	r3, [r3, #0]
 800a9d6:	b29b      	uxth	r3, r3
 800a9d8:	021b      	lsls	r3, r3, #8
 800a9da:	b29b      	uxth	r3, r3
 800a9dc:	4313      	orrs	r3, r2
 800a9de:	b29a      	uxth	r2, r3
 800a9e0:	68fb      	ldr	r3, [r7, #12]
 800a9e2:	805a      	strh	r2, [r3, #2]
  dev_desc->bDeviceClass       = *(uint8_t *)(buf +  4);
 800a9e4:	68bb      	ldr	r3, [r7, #8]
 800a9e6:	791a      	ldrb	r2, [r3, #4]
 800a9e8:	68fb      	ldr	r3, [r7, #12]
 800a9ea:	711a      	strb	r2, [r3, #4]
  dev_desc->bDeviceSubClass    = *(uint8_t *)(buf +  5);
 800a9ec:	68bb      	ldr	r3, [r7, #8]
 800a9ee:	795a      	ldrb	r2, [r3, #5]
 800a9f0:	68fb      	ldr	r3, [r7, #12]
 800a9f2:	715a      	strb	r2, [r3, #5]
  dev_desc->bDeviceProtocol    = *(uint8_t *)(buf +  6);
 800a9f4:	68bb      	ldr	r3, [r7, #8]
 800a9f6:	799a      	ldrb	r2, [r3, #6]
 800a9f8:	68fb      	ldr	r3, [r7, #12]
 800a9fa:	719a      	strb	r2, [r3, #6]
  dev_desc->bMaxPacketSize     = *(uint8_t *)(buf +  7);
 800a9fc:	68bb      	ldr	r3, [r7, #8]
 800a9fe:	79da      	ldrb	r2, [r3, #7]
 800aa00:	68fb      	ldr	r3, [r7, #12]
 800aa02:	71da      	strb	r2, [r3, #7]

  if (length > 8U)
 800aa04:	88fb      	ldrh	r3, [r7, #6]
 800aa06:	2b08      	cmp	r3, #8
 800aa08:	d939      	bls.n	800aa7e <USBH_ParseDevDesc+0xd4>
  {
    /* For 1st time after device connection, Host may issue only 8 bytes for
    Device Descriptor Length  */
    dev_desc->idVendor           = LE16(buf +  8);
 800aa0a:	68bb      	ldr	r3, [r7, #8]
 800aa0c:	3308      	adds	r3, #8
 800aa0e:	781b      	ldrb	r3, [r3, #0]
 800aa10:	b29a      	uxth	r2, r3
 800aa12:	68bb      	ldr	r3, [r7, #8]
 800aa14:	3309      	adds	r3, #9
 800aa16:	781b      	ldrb	r3, [r3, #0]
 800aa18:	b29b      	uxth	r3, r3
 800aa1a:	021b      	lsls	r3, r3, #8
 800aa1c:	b29b      	uxth	r3, r3
 800aa1e:	4313      	orrs	r3, r2
 800aa20:	b29a      	uxth	r2, r3
 800aa22:	68fb      	ldr	r3, [r7, #12]
 800aa24:	811a      	strh	r2, [r3, #8]
    dev_desc->idProduct          = LE16(buf + 10);
 800aa26:	68bb      	ldr	r3, [r7, #8]
 800aa28:	330a      	adds	r3, #10
 800aa2a:	781b      	ldrb	r3, [r3, #0]
 800aa2c:	b29a      	uxth	r2, r3
 800aa2e:	68bb      	ldr	r3, [r7, #8]
 800aa30:	330b      	adds	r3, #11
 800aa32:	781b      	ldrb	r3, [r3, #0]
 800aa34:	b29b      	uxth	r3, r3
 800aa36:	021b      	lsls	r3, r3, #8
 800aa38:	b29b      	uxth	r3, r3
 800aa3a:	4313      	orrs	r3, r2
 800aa3c:	b29a      	uxth	r2, r3
 800aa3e:	68fb      	ldr	r3, [r7, #12]
 800aa40:	815a      	strh	r2, [r3, #10]
    dev_desc->bcdDevice          = LE16(buf + 12);
 800aa42:	68bb      	ldr	r3, [r7, #8]
 800aa44:	330c      	adds	r3, #12
 800aa46:	781b      	ldrb	r3, [r3, #0]
 800aa48:	b29a      	uxth	r2, r3
 800aa4a:	68bb      	ldr	r3, [r7, #8]
 800aa4c:	330d      	adds	r3, #13
 800aa4e:	781b      	ldrb	r3, [r3, #0]
 800aa50:	b29b      	uxth	r3, r3
 800aa52:	021b      	lsls	r3, r3, #8
 800aa54:	b29b      	uxth	r3, r3
 800aa56:	4313      	orrs	r3, r2
 800aa58:	b29a      	uxth	r2, r3
 800aa5a:	68fb      	ldr	r3, [r7, #12]
 800aa5c:	819a      	strh	r2, [r3, #12]
    dev_desc->iManufacturer      = *(uint8_t *)(buf + 14);
 800aa5e:	68bb      	ldr	r3, [r7, #8]
 800aa60:	7b9a      	ldrb	r2, [r3, #14]
 800aa62:	68fb      	ldr	r3, [r7, #12]
 800aa64:	739a      	strb	r2, [r3, #14]
    dev_desc->iProduct           = *(uint8_t *)(buf + 15);
 800aa66:	68bb      	ldr	r3, [r7, #8]
 800aa68:	7bda      	ldrb	r2, [r3, #15]
 800aa6a:	68fb      	ldr	r3, [r7, #12]
 800aa6c:	73da      	strb	r2, [r3, #15]
    dev_desc->iSerialNumber      = *(uint8_t *)(buf + 16);
 800aa6e:	68bb      	ldr	r3, [r7, #8]
 800aa70:	7c1a      	ldrb	r2, [r3, #16]
 800aa72:	68fb      	ldr	r3, [r7, #12]
 800aa74:	741a      	strb	r2, [r3, #16]
    dev_desc->bNumConfigurations = *(uint8_t *)(buf + 17);
 800aa76:	68bb      	ldr	r3, [r7, #8]
 800aa78:	7c5a      	ldrb	r2, [r3, #17]
 800aa7a:	68fb      	ldr	r3, [r7, #12]
 800aa7c:	745a      	strb	r2, [r3, #17]
  }
}
 800aa7e:	bf00      	nop
 800aa80:	3714      	adds	r7, #20
 800aa82:	46bd      	mov	sp, r7
 800aa84:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa88:	4770      	bx	lr

0800aa8a <USBH_ParseCfgDesc>:
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseCfgDesc(USBH_CfgDescTypeDef *cfg_desc, uint8_t *buf,
                              uint16_t length)
{
 800aa8a:	b580      	push	{r7, lr}
 800aa8c:	b08a      	sub	sp, #40	; 0x28
 800aa8e:	af00      	add	r7, sp, #0
 800aa90:	60f8      	str	r0, [r7, #12]
 800aa92:	60b9      	str	r1, [r7, #8]
 800aa94:	4613      	mov	r3, r2
 800aa96:	80fb      	strh	r3, [r7, #6]
  USBH_InterfaceDescTypeDef    *pif ;
  USBH_EpDescTypeDef           *pep;
  USBH_DescHeader_t            *pdesc = (USBH_DescHeader_t *)(void *)buf;
 800aa98:	68bb      	ldr	r3, [r7, #8]
 800aa9a:	627b      	str	r3, [r7, #36]	; 0x24
  uint16_t                     ptr;
  uint8_t                      if_ix = 0U;
 800aa9c:	2300      	movs	r3, #0
 800aa9e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  uint8_t                      ep_ix = 0U;
 800aaa2:	2300      	movs	r3, #0
 800aaa4:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22

  pdesc   = (USBH_DescHeader_t *)(void *)buf;
 800aaa8:	68bb      	ldr	r3, [r7, #8]
 800aaaa:	627b      	str	r3, [r7, #36]	; 0x24

  /* Parse configuration descriptor */
  cfg_desc->bLength             = *(uint8_t *)(buf + 0);
 800aaac:	68bb      	ldr	r3, [r7, #8]
 800aaae:	781a      	ldrb	r2, [r3, #0]
 800aab0:	68fb      	ldr	r3, [r7, #12]
 800aab2:	701a      	strb	r2, [r3, #0]
  cfg_desc->bDescriptorType     = *(uint8_t *)(buf + 1);
 800aab4:	68bb      	ldr	r3, [r7, #8]
 800aab6:	785a      	ldrb	r2, [r3, #1]
 800aab8:	68fb      	ldr	r3, [r7, #12]
 800aaba:	705a      	strb	r2, [r3, #1]
  cfg_desc->wTotalLength        = LE16(buf + 2);
 800aabc:	68bb      	ldr	r3, [r7, #8]
 800aabe:	3302      	adds	r3, #2
 800aac0:	781b      	ldrb	r3, [r3, #0]
 800aac2:	b29a      	uxth	r2, r3
 800aac4:	68bb      	ldr	r3, [r7, #8]
 800aac6:	3303      	adds	r3, #3
 800aac8:	781b      	ldrb	r3, [r3, #0]
 800aaca:	b29b      	uxth	r3, r3
 800aacc:	021b      	lsls	r3, r3, #8
 800aace:	b29b      	uxth	r3, r3
 800aad0:	4313      	orrs	r3, r2
 800aad2:	b29a      	uxth	r2, r3
 800aad4:	68fb      	ldr	r3, [r7, #12]
 800aad6:	805a      	strh	r2, [r3, #2]
  cfg_desc->bNumInterfaces      = *(uint8_t *)(buf + 4);
 800aad8:	68bb      	ldr	r3, [r7, #8]
 800aada:	791a      	ldrb	r2, [r3, #4]
 800aadc:	68fb      	ldr	r3, [r7, #12]
 800aade:	711a      	strb	r2, [r3, #4]
  cfg_desc->bConfigurationValue = *(uint8_t *)(buf + 5);
 800aae0:	68bb      	ldr	r3, [r7, #8]
 800aae2:	795a      	ldrb	r2, [r3, #5]
 800aae4:	68fb      	ldr	r3, [r7, #12]
 800aae6:	715a      	strb	r2, [r3, #5]
  cfg_desc->iConfiguration      = *(uint8_t *)(buf + 6);
 800aae8:	68bb      	ldr	r3, [r7, #8]
 800aaea:	799a      	ldrb	r2, [r3, #6]
 800aaec:	68fb      	ldr	r3, [r7, #12]
 800aaee:	719a      	strb	r2, [r3, #6]
  cfg_desc->bmAttributes        = *(uint8_t *)(buf + 7);
 800aaf0:	68bb      	ldr	r3, [r7, #8]
 800aaf2:	79da      	ldrb	r2, [r3, #7]
 800aaf4:	68fb      	ldr	r3, [r7, #12]
 800aaf6:	71da      	strb	r2, [r3, #7]
  cfg_desc->bMaxPower           = *(uint8_t *)(buf + 8);
 800aaf8:	68bb      	ldr	r3, [r7, #8]
 800aafa:	7a1a      	ldrb	r2, [r3, #8]
 800aafc:	68fb      	ldr	r3, [r7, #12]
 800aafe:	721a      	strb	r2, [r3, #8]

  if (length > USB_CONFIGURATION_DESC_SIZE)
 800ab00:	88fb      	ldrh	r3, [r7, #6]
 800ab02:	2b09      	cmp	r3, #9
 800ab04:	d95f      	bls.n	800abc6 <USBH_ParseCfgDesc+0x13c>
  {
    ptr = USB_LEN_CFG_DESC;
 800ab06:	2309      	movs	r3, #9
 800ab08:	82fb      	strh	r3, [r7, #22]
    pif = (USBH_InterfaceDescTypeDef *)0;
 800ab0a:	2300      	movs	r3, #0
 800ab0c:	61fb      	str	r3, [r7, #28]

    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 800ab0e:	e051      	b.n	800abb4 <USBH_ParseCfgDesc+0x12a>
    {
      pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 800ab10:	f107 0316 	add.w	r3, r7, #22
 800ab14:	4619      	mov	r1, r3
 800ab16:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800ab18:	f000 f8e8 	bl	800acec <USBH_GetNextDesc>
 800ab1c:	6278      	str	r0, [r7, #36]	; 0x24
      if (pdesc->bDescriptorType   == USB_DESC_TYPE_INTERFACE)
 800ab1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ab20:	785b      	ldrb	r3, [r3, #1]
 800ab22:	2b04      	cmp	r3, #4
 800ab24:	d146      	bne.n	800abb4 <USBH_ParseCfgDesc+0x12a>
      {
        pif = &cfg_desc->Itf_Desc[if_ix];
 800ab26:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800ab2a:	221a      	movs	r2, #26
 800ab2c:	fb02 f303 	mul.w	r3, r2, r3
 800ab30:	3308      	adds	r3, #8
 800ab32:	68fa      	ldr	r2, [r7, #12]
 800ab34:	4413      	add	r3, r2
 800ab36:	3302      	adds	r3, #2
 800ab38:	61fb      	str	r3, [r7, #28]
        USBH_ParseInterfaceDesc(pif, (uint8_t *)(void *)pdesc);
 800ab3a:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800ab3c:	69f8      	ldr	r0, [r7, #28]
 800ab3e:	f000 f846 	bl	800abce <USBH_ParseInterfaceDesc>

        ep_ix = 0U;
 800ab42:	2300      	movs	r3, #0
 800ab44:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        pep = (USBH_EpDescTypeDef *)0;
 800ab48:	2300      	movs	r3, #0
 800ab4a:	61bb      	str	r3, [r7, #24]
        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 800ab4c:	e022      	b.n	800ab94 <USBH_ParseCfgDesc+0x10a>
        {
          pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 800ab4e:	f107 0316 	add.w	r3, r7, #22
 800ab52:	4619      	mov	r1, r3
 800ab54:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800ab56:	f000 f8c9 	bl	800acec <USBH_GetNextDesc>
 800ab5a:	6278      	str	r0, [r7, #36]	; 0x24
          if (pdesc->bDescriptorType   == USB_DESC_TYPE_ENDPOINT)
 800ab5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ab5e:	785b      	ldrb	r3, [r3, #1]
 800ab60:	2b05      	cmp	r3, #5
 800ab62:	d117      	bne.n	800ab94 <USBH_ParseCfgDesc+0x10a>
          {
            pep = &cfg_desc->Itf_Desc[if_ix].Ep_Desc[ep_ix];
 800ab64:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800ab68:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 800ab6c:	3201      	adds	r2, #1
 800ab6e:	00d2      	lsls	r2, r2, #3
 800ab70:	211a      	movs	r1, #26
 800ab72:	fb01 f303 	mul.w	r3, r1, r3
 800ab76:	4413      	add	r3, r2
 800ab78:	3308      	adds	r3, #8
 800ab7a:	68fa      	ldr	r2, [r7, #12]
 800ab7c:	4413      	add	r3, r2
 800ab7e:	3304      	adds	r3, #4
 800ab80:	61bb      	str	r3, [r7, #24]
            USBH_ParseEPDesc(pep, (uint8_t *)(void *)pdesc);
 800ab82:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800ab84:	69b8      	ldr	r0, [r7, #24]
 800ab86:	f000 f851 	bl	800ac2c <USBH_ParseEPDesc>
            ep_ix++;
 800ab8a:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 800ab8e:	3301      	adds	r3, #1
 800ab90:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 800ab94:	69fb      	ldr	r3, [r7, #28]
 800ab96:	791b      	ldrb	r3, [r3, #4]
 800ab98:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 800ab9c:	429a      	cmp	r2, r3
 800ab9e:	d204      	bcs.n	800abaa <USBH_ParseCfgDesc+0x120>
 800aba0:	68fb      	ldr	r3, [r7, #12]
 800aba2:	885a      	ldrh	r2, [r3, #2]
 800aba4:	8afb      	ldrh	r3, [r7, #22]
 800aba6:	429a      	cmp	r2, r3
 800aba8:	d8d1      	bhi.n	800ab4e <USBH_ParseCfgDesc+0xc4>
          }
        }
        if_ix++;
 800abaa:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800abae:	3301      	adds	r3, #1
 800abb0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 800abb4:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800abb8:	2b09      	cmp	r3, #9
 800abba:	d804      	bhi.n	800abc6 <USBH_ParseCfgDesc+0x13c>
 800abbc:	68fb      	ldr	r3, [r7, #12]
 800abbe:	885a      	ldrh	r2, [r3, #2]
 800abc0:	8afb      	ldrh	r3, [r7, #22]
 800abc2:	429a      	cmp	r2, r3
 800abc4:	d8a4      	bhi.n	800ab10 <USBH_ParseCfgDesc+0x86>
      }
    }
  }
}
 800abc6:	bf00      	nop
 800abc8:	3728      	adds	r7, #40	; 0x28
 800abca:	46bd      	mov	sp, r7
 800abcc:	bd80      	pop	{r7, pc}

0800abce <USBH_ParseInterfaceDesc>:
  * @param  buf: Buffer where the descriptor data is available
  * @retval None
  */
static void  USBH_ParseInterfaceDesc(USBH_InterfaceDescTypeDef *if_descriptor,
                                     uint8_t *buf)
{
 800abce:	b480      	push	{r7}
 800abd0:	b083      	sub	sp, #12
 800abd2:	af00      	add	r7, sp, #0
 800abd4:	6078      	str	r0, [r7, #4]
 800abd6:	6039      	str	r1, [r7, #0]
  if_descriptor->bLength            = *(uint8_t *)(buf + 0);
 800abd8:	683b      	ldr	r3, [r7, #0]
 800abda:	781a      	ldrb	r2, [r3, #0]
 800abdc:	687b      	ldr	r3, [r7, #4]
 800abde:	701a      	strb	r2, [r3, #0]
  if_descriptor->bDescriptorType    = *(uint8_t *)(buf + 1);
 800abe0:	683b      	ldr	r3, [r7, #0]
 800abe2:	785a      	ldrb	r2, [r3, #1]
 800abe4:	687b      	ldr	r3, [r7, #4]
 800abe6:	705a      	strb	r2, [r3, #1]
  if_descriptor->bInterfaceNumber   = *(uint8_t *)(buf + 2);
 800abe8:	683b      	ldr	r3, [r7, #0]
 800abea:	789a      	ldrb	r2, [r3, #2]
 800abec:	687b      	ldr	r3, [r7, #4]
 800abee:	709a      	strb	r2, [r3, #2]
  if_descriptor->bAlternateSetting  = *(uint8_t *)(buf + 3);
 800abf0:	683b      	ldr	r3, [r7, #0]
 800abf2:	78da      	ldrb	r2, [r3, #3]
 800abf4:	687b      	ldr	r3, [r7, #4]
 800abf6:	70da      	strb	r2, [r3, #3]
  if_descriptor->bNumEndpoints      = *(uint8_t *)(buf + 4);
 800abf8:	683b      	ldr	r3, [r7, #0]
 800abfa:	791a      	ldrb	r2, [r3, #4]
 800abfc:	687b      	ldr	r3, [r7, #4]
 800abfe:	711a      	strb	r2, [r3, #4]
  if_descriptor->bInterfaceClass    = *(uint8_t *)(buf + 5);
 800ac00:	683b      	ldr	r3, [r7, #0]
 800ac02:	795a      	ldrb	r2, [r3, #5]
 800ac04:	687b      	ldr	r3, [r7, #4]
 800ac06:	715a      	strb	r2, [r3, #5]
  if_descriptor->bInterfaceSubClass = *(uint8_t *)(buf + 6);
 800ac08:	683b      	ldr	r3, [r7, #0]
 800ac0a:	799a      	ldrb	r2, [r3, #6]
 800ac0c:	687b      	ldr	r3, [r7, #4]
 800ac0e:	719a      	strb	r2, [r3, #6]
  if_descriptor->bInterfaceProtocol = *(uint8_t *)(buf + 7);
 800ac10:	683b      	ldr	r3, [r7, #0]
 800ac12:	79da      	ldrb	r2, [r3, #7]
 800ac14:	687b      	ldr	r3, [r7, #4]
 800ac16:	71da      	strb	r2, [r3, #7]
  if_descriptor->iInterface         = *(uint8_t *)(buf + 8);
 800ac18:	683b      	ldr	r3, [r7, #0]
 800ac1a:	7a1a      	ldrb	r2, [r3, #8]
 800ac1c:	687b      	ldr	r3, [r7, #4]
 800ac1e:	721a      	strb	r2, [r3, #8]
}
 800ac20:	bf00      	nop
 800ac22:	370c      	adds	r7, #12
 800ac24:	46bd      	mov	sp, r7
 800ac26:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac2a:	4770      	bx	lr

0800ac2c <USBH_ParseEPDesc>:
  * @param  buf: Buffer where the parsed descriptor stored
  * @retval None
  */
static void  USBH_ParseEPDesc(USBH_EpDescTypeDef  *ep_descriptor,
                              uint8_t *buf)
{
 800ac2c:	b480      	push	{r7}
 800ac2e:	b083      	sub	sp, #12
 800ac30:	af00      	add	r7, sp, #0
 800ac32:	6078      	str	r0, [r7, #4]
 800ac34:	6039      	str	r1, [r7, #0]
  ep_descriptor->bLength          = *(uint8_t *)(buf + 0);
 800ac36:	683b      	ldr	r3, [r7, #0]
 800ac38:	781a      	ldrb	r2, [r3, #0]
 800ac3a:	687b      	ldr	r3, [r7, #4]
 800ac3c:	701a      	strb	r2, [r3, #0]
  ep_descriptor->bDescriptorType  = *(uint8_t *)(buf + 1);
 800ac3e:	683b      	ldr	r3, [r7, #0]
 800ac40:	785a      	ldrb	r2, [r3, #1]
 800ac42:	687b      	ldr	r3, [r7, #4]
 800ac44:	705a      	strb	r2, [r3, #1]
  ep_descriptor->bEndpointAddress = *(uint8_t *)(buf + 2);
 800ac46:	683b      	ldr	r3, [r7, #0]
 800ac48:	789a      	ldrb	r2, [r3, #2]
 800ac4a:	687b      	ldr	r3, [r7, #4]
 800ac4c:	709a      	strb	r2, [r3, #2]
  ep_descriptor->bmAttributes     = *(uint8_t *)(buf + 3);
 800ac4e:	683b      	ldr	r3, [r7, #0]
 800ac50:	78da      	ldrb	r2, [r3, #3]
 800ac52:	687b      	ldr	r3, [r7, #4]
 800ac54:	70da      	strb	r2, [r3, #3]
  ep_descriptor->wMaxPacketSize   = LE16(buf + 4);
 800ac56:	683b      	ldr	r3, [r7, #0]
 800ac58:	3304      	adds	r3, #4
 800ac5a:	781b      	ldrb	r3, [r3, #0]
 800ac5c:	b29a      	uxth	r2, r3
 800ac5e:	683b      	ldr	r3, [r7, #0]
 800ac60:	3305      	adds	r3, #5
 800ac62:	781b      	ldrb	r3, [r3, #0]
 800ac64:	b29b      	uxth	r3, r3
 800ac66:	021b      	lsls	r3, r3, #8
 800ac68:	b29b      	uxth	r3, r3
 800ac6a:	4313      	orrs	r3, r2
 800ac6c:	b29a      	uxth	r2, r3
 800ac6e:	687b      	ldr	r3, [r7, #4]
 800ac70:	809a      	strh	r2, [r3, #4]
  ep_descriptor->bInterval        = *(uint8_t *)(buf + 6);
 800ac72:	683b      	ldr	r3, [r7, #0]
 800ac74:	799a      	ldrb	r2, [r3, #6]
 800ac76:	687b      	ldr	r3, [r7, #4]
 800ac78:	719a      	strb	r2, [r3, #6]
}
 800ac7a:	bf00      	nop
 800ac7c:	370c      	adds	r7, #12
 800ac7e:	46bd      	mov	sp, r7
 800ac80:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac84:	4770      	bx	lr

0800ac86 <USBH_ParseStringDesc>:
  * @param  pdest: Destination address pointer
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseStringDesc(uint8_t *psrc, uint8_t *pdest, uint16_t length)
{
 800ac86:	b480      	push	{r7}
 800ac88:	b087      	sub	sp, #28
 800ac8a:	af00      	add	r7, sp, #0
 800ac8c:	60f8      	str	r0, [r7, #12]
 800ac8e:	60b9      	str	r1, [r7, #8]
 800ac90:	4613      	mov	r3, r2
 800ac92:	80fb      	strh	r3, [r7, #6]
  */

  /* Check which is lower size, the Size of string or the length of bytes read
  from the device */

  if (psrc[1] == USB_DESC_TYPE_STRING)
 800ac94:	68fb      	ldr	r3, [r7, #12]
 800ac96:	3301      	adds	r3, #1
 800ac98:	781b      	ldrb	r3, [r3, #0]
 800ac9a:	2b03      	cmp	r3, #3
 800ac9c:	d120      	bne.n	800ace0 <USBH_ParseStringDesc+0x5a>
  {
    /* Make sure the Descriptor is String Type */

    /* psrc[0] contains Size of Descriptor, subtract 2 to get the length of string */
    strlength = ((((uint16_t)psrc[0] - 2U) <= length) ? ((uint16_t)psrc[0] - 2U) : length);
 800ac9e:	68fb      	ldr	r3, [r7, #12]
 800aca0:	781b      	ldrb	r3, [r3, #0]
 800aca2:	1e9a      	subs	r2, r3, #2
 800aca4:	88fb      	ldrh	r3, [r7, #6]
 800aca6:	4293      	cmp	r3, r2
 800aca8:	bf28      	it	cs
 800acaa:	4613      	movcs	r3, r2
 800acac:	82bb      	strh	r3, [r7, #20]

    /* Adjust the offset ignoring the String Len and Descriptor type */
    psrc += 2U;
 800acae:	68fb      	ldr	r3, [r7, #12]
 800acb0:	3302      	adds	r3, #2
 800acb2:	60fb      	str	r3, [r7, #12]

    for (idx = 0U; idx < strlength; idx += 2U)
 800acb4:	2300      	movs	r3, #0
 800acb6:	82fb      	strh	r3, [r7, #22]
 800acb8:	e00b      	b.n	800acd2 <USBH_ParseStringDesc+0x4c>
    {
      /* Copy Only the string and ignore the UNICODE ID, hence add the src */
      *pdest =  psrc[idx];
 800acba:	8afb      	ldrh	r3, [r7, #22]
 800acbc:	68fa      	ldr	r2, [r7, #12]
 800acbe:	4413      	add	r3, r2
 800acc0:	781a      	ldrb	r2, [r3, #0]
 800acc2:	68bb      	ldr	r3, [r7, #8]
 800acc4:	701a      	strb	r2, [r3, #0]
      pdest++;
 800acc6:	68bb      	ldr	r3, [r7, #8]
 800acc8:	3301      	adds	r3, #1
 800acca:	60bb      	str	r3, [r7, #8]
    for (idx = 0U; idx < strlength; idx += 2U)
 800accc:	8afb      	ldrh	r3, [r7, #22]
 800acce:	3302      	adds	r3, #2
 800acd0:	82fb      	strh	r3, [r7, #22]
 800acd2:	8afa      	ldrh	r2, [r7, #22]
 800acd4:	8abb      	ldrh	r3, [r7, #20]
 800acd6:	429a      	cmp	r2, r3
 800acd8:	d3ef      	bcc.n	800acba <USBH_ParseStringDesc+0x34>
    }
    *pdest = 0U; /* mark end of string */
 800acda:	68bb      	ldr	r3, [r7, #8]
 800acdc:	2200      	movs	r2, #0
 800acde:	701a      	strb	r2, [r3, #0]
  }
}
 800ace0:	bf00      	nop
 800ace2:	371c      	adds	r7, #28
 800ace4:	46bd      	mov	sp, r7
 800ace6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acea:	4770      	bx	lr

0800acec <USBH_GetNextDesc>:
  * @param  buf: Buffer where the cfg descriptor is available
  * @param  ptr: data pointer inside the cfg descriptor
  * @retval next header
  */
USBH_DescHeader_t  *USBH_GetNextDesc(uint8_t   *pbuf, uint16_t  *ptr)
{
 800acec:	b480      	push	{r7}
 800acee:	b085      	sub	sp, #20
 800acf0:	af00      	add	r7, sp, #0
 800acf2:	6078      	str	r0, [r7, #4]
 800acf4:	6039      	str	r1, [r7, #0]
  USBH_DescHeader_t  *pnext;

  *ptr += ((USBH_DescHeader_t *)(void *)pbuf)->bLength;
 800acf6:	683b      	ldr	r3, [r7, #0]
 800acf8:	881a      	ldrh	r2, [r3, #0]
 800acfa:	687b      	ldr	r3, [r7, #4]
 800acfc:	781b      	ldrb	r3, [r3, #0]
 800acfe:	b29b      	uxth	r3, r3
 800ad00:	4413      	add	r3, r2
 800ad02:	b29a      	uxth	r2, r3
 800ad04:	683b      	ldr	r3, [r7, #0]
 800ad06:	801a      	strh	r2, [r3, #0]
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
                                        ((USBH_DescHeader_t *)(void *)pbuf)->bLength);
 800ad08:	687b      	ldr	r3, [r7, #4]
 800ad0a:	781b      	ldrb	r3, [r3, #0]
 800ad0c:	461a      	mov	r2, r3
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
 800ad0e:	687b      	ldr	r3, [r7, #4]
 800ad10:	4413      	add	r3, r2
 800ad12:	60fb      	str	r3, [r7, #12]

  return (pnext);
 800ad14:	68fb      	ldr	r3, [r7, #12]
}
 800ad16:	4618      	mov	r0, r3
 800ad18:	3714      	adds	r7, #20
 800ad1a:	46bd      	mov	sp, r7
 800ad1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad20:	4770      	bx	lr

0800ad22 <USBH_CtlReq>:
  * @param  length: length of the response
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlReq(USBH_HandleTypeDef *phost, uint8_t *buff,
                               uint16_t length)
{
 800ad22:	b580      	push	{r7, lr}
 800ad24:	b086      	sub	sp, #24
 800ad26:	af00      	add	r7, sp, #0
 800ad28:	60f8      	str	r0, [r7, #12]
 800ad2a:	60b9      	str	r1, [r7, #8]
 800ad2c:	4613      	mov	r3, r2
 800ad2e:	80fb      	strh	r3, [r7, #6]
  USBH_StatusTypeDef status;
  status = USBH_BUSY;
 800ad30:	2301      	movs	r3, #1
 800ad32:	75fb      	strb	r3, [r7, #23]

  switch (phost->RequestState)
 800ad34:	68fb      	ldr	r3, [r7, #12]
 800ad36:	789b      	ldrb	r3, [r3, #2]
 800ad38:	2b01      	cmp	r3, #1
 800ad3a:	d002      	beq.n	800ad42 <USBH_CtlReq+0x20>
 800ad3c:	2b02      	cmp	r3, #2
 800ad3e:	d00f      	beq.n	800ad60 <USBH_CtlReq+0x3e>
#endif
#endif
      break;

    default:
      break;
 800ad40:	e027      	b.n	800ad92 <USBH_CtlReq+0x70>
      phost->Control.buff = buff;
 800ad42:	68fb      	ldr	r3, [r7, #12]
 800ad44:	68ba      	ldr	r2, [r7, #8]
 800ad46:	609a      	str	r2, [r3, #8]
      phost->Control.length = length;
 800ad48:	68fb      	ldr	r3, [r7, #12]
 800ad4a:	88fa      	ldrh	r2, [r7, #6]
 800ad4c:	819a      	strh	r2, [r3, #12]
      phost->Control.state = CTRL_SETUP;
 800ad4e:	68fb      	ldr	r3, [r7, #12]
 800ad50:	2201      	movs	r2, #1
 800ad52:	761a      	strb	r2, [r3, #24]
      phost->RequestState = CMD_WAIT;
 800ad54:	68fb      	ldr	r3, [r7, #12]
 800ad56:	2202      	movs	r2, #2
 800ad58:	709a      	strb	r2, [r3, #2]
      status = USBH_BUSY;
 800ad5a:	2301      	movs	r3, #1
 800ad5c:	75fb      	strb	r3, [r7, #23]
      break;
 800ad5e:	e018      	b.n	800ad92 <USBH_CtlReq+0x70>
      status = USBH_HandleControl(phost);
 800ad60:	68f8      	ldr	r0, [r7, #12]
 800ad62:	f000 f81b 	bl	800ad9c <USBH_HandleControl>
 800ad66:	4603      	mov	r3, r0
 800ad68:	75fb      	strb	r3, [r7, #23]
      if ((status == USBH_OK) || (status == USBH_NOT_SUPPORTED))
 800ad6a:	7dfb      	ldrb	r3, [r7, #23]
 800ad6c:	2b00      	cmp	r3, #0
 800ad6e:	d002      	beq.n	800ad76 <USBH_CtlReq+0x54>
 800ad70:	7dfb      	ldrb	r3, [r7, #23]
 800ad72:	2b03      	cmp	r3, #3
 800ad74:	d106      	bne.n	800ad84 <USBH_CtlReq+0x62>
        phost->RequestState = CMD_SEND;
 800ad76:	68fb      	ldr	r3, [r7, #12]
 800ad78:	2201      	movs	r2, #1
 800ad7a:	709a      	strb	r2, [r3, #2]
        phost->Control.state = CTRL_IDLE;
 800ad7c:	68fb      	ldr	r3, [r7, #12]
 800ad7e:	2200      	movs	r2, #0
 800ad80:	761a      	strb	r2, [r3, #24]
      break;
 800ad82:	e005      	b.n	800ad90 <USBH_CtlReq+0x6e>
      else if (status == USBH_FAIL)
 800ad84:	7dfb      	ldrb	r3, [r7, #23]
 800ad86:	2b02      	cmp	r3, #2
 800ad88:	d102      	bne.n	800ad90 <USBH_CtlReq+0x6e>
        phost->RequestState = CMD_SEND;
 800ad8a:	68fb      	ldr	r3, [r7, #12]
 800ad8c:	2201      	movs	r2, #1
 800ad8e:	709a      	strb	r2, [r3, #2]
      break;
 800ad90:	bf00      	nop
  }
  return status;
 800ad92:	7dfb      	ldrb	r3, [r7, #23]
}
 800ad94:	4618      	mov	r0, r3
 800ad96:	3718      	adds	r7, #24
 800ad98:	46bd      	mov	sp, r7
 800ad9a:	bd80      	pop	{r7, pc}

0800ad9c <USBH_HandleControl>:
  *         Handles the USB control transfer state machine
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_HandleControl(USBH_HandleTypeDef *phost)
{
 800ad9c:	b580      	push	{r7, lr}
 800ad9e:	b086      	sub	sp, #24
 800ada0:	af02      	add	r7, sp, #8
 800ada2:	6078      	str	r0, [r7, #4]
  uint8_t direction;
  USBH_StatusTypeDef status = USBH_BUSY;
 800ada4:	2301      	movs	r3, #1
 800ada6:	73fb      	strb	r3, [r7, #15]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 800ada8:	2300      	movs	r3, #0
 800adaa:	73bb      	strb	r3, [r7, #14]

  switch (phost->Control.state)
 800adac:	687b      	ldr	r3, [r7, #4]
 800adae:	7e1b      	ldrb	r3, [r3, #24]
 800adb0:	3b01      	subs	r3, #1
 800adb2:	2b0a      	cmp	r3, #10
 800adb4:	f200 8156 	bhi.w	800b064 <USBH_HandleControl+0x2c8>
 800adb8:	a201      	add	r2, pc, #4	; (adr r2, 800adc0 <USBH_HandleControl+0x24>)
 800adba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800adbe:	bf00      	nop
 800adc0:	0800aded 	.word	0x0800aded
 800adc4:	0800ae07 	.word	0x0800ae07
 800adc8:	0800ae71 	.word	0x0800ae71
 800adcc:	0800ae97 	.word	0x0800ae97
 800add0:	0800aecf 	.word	0x0800aecf
 800add4:	0800aef9 	.word	0x0800aef9
 800add8:	0800af4b 	.word	0x0800af4b
 800addc:	0800af6d 	.word	0x0800af6d
 800ade0:	0800afa9 	.word	0x0800afa9
 800ade4:	0800afcf 	.word	0x0800afcf
 800ade8:	0800b00d 	.word	0x0800b00d
  {
    case CTRL_SETUP:
      /* send a SETUP packet */
      USBH_CtlSendSetup(phost, (uint8_t *)(void *)phost->Control.setup.d8,
 800adec:	687b      	ldr	r3, [r7, #4]
 800adee:	f103 0110 	add.w	r1, r3, #16
 800adf2:	687b      	ldr	r3, [r7, #4]
 800adf4:	795b      	ldrb	r3, [r3, #5]
 800adf6:	461a      	mov	r2, r3
 800adf8:	6878      	ldr	r0, [r7, #4]
 800adfa:	f000 f943 	bl	800b084 <USBH_CtlSendSetup>
                        phost->Control.pipe_out);

      phost->Control.state = CTRL_SETUP_WAIT;
 800adfe:	687b      	ldr	r3, [r7, #4]
 800ae00:	2202      	movs	r2, #2
 800ae02:	761a      	strb	r2, [r3, #24]
      break;
 800ae04:	e139      	b.n	800b07a <USBH_HandleControl+0x2de>

    case CTRL_SETUP_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800ae06:	687b      	ldr	r3, [r7, #4]
 800ae08:	795b      	ldrb	r3, [r3, #5]
 800ae0a:	4619      	mov	r1, r3
 800ae0c:	6878      	ldr	r0, [r7, #4]
 800ae0e:	f000 fcd9 	bl	800b7c4 <USBH_LL_GetURBState>
 800ae12:	4603      	mov	r3, r0
 800ae14:	73bb      	strb	r3, [r7, #14]
      /* case SETUP packet sent successfully */
      if (URB_Status == USBH_URB_DONE)
 800ae16:	7bbb      	ldrb	r3, [r7, #14]
 800ae18:	2b01      	cmp	r3, #1
 800ae1a:	d11e      	bne.n	800ae5a <USBH_HandleControl+0xbe>
      {
        direction = (phost->Control.setup.b.bmRequestType & USB_REQ_DIR_MASK);
 800ae1c:	687b      	ldr	r3, [r7, #4]
 800ae1e:	7c1b      	ldrb	r3, [r3, #16]
 800ae20:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800ae24:	737b      	strb	r3, [r7, #13]

        /* check if there is a data stage */
        if (phost->Control.setup.b.wLength.w != 0U)
 800ae26:	687b      	ldr	r3, [r7, #4]
 800ae28:	8adb      	ldrh	r3, [r3, #22]
 800ae2a:	2b00      	cmp	r3, #0
 800ae2c:	d00a      	beq.n	800ae44 <USBH_HandleControl+0xa8>
        {
          if (direction == USB_D2H)
 800ae2e:	7b7b      	ldrb	r3, [r7, #13]
 800ae30:	2b80      	cmp	r3, #128	; 0x80
 800ae32:	d103      	bne.n	800ae3c <USBH_HandleControl+0xa0>
          {
            /* Data Direction is IN */
            phost->Control.state = CTRL_DATA_IN;
 800ae34:	687b      	ldr	r3, [r7, #4]
 800ae36:	2203      	movs	r2, #3
 800ae38:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 800ae3a:	e115      	b.n	800b068 <USBH_HandleControl+0x2cc>
            phost->Control.state = CTRL_DATA_OUT;
 800ae3c:	687b      	ldr	r3, [r7, #4]
 800ae3e:	2205      	movs	r2, #5
 800ae40:	761a      	strb	r2, [r3, #24]
      break;
 800ae42:	e111      	b.n	800b068 <USBH_HandleControl+0x2cc>
          if (direction == USB_D2H)
 800ae44:	7b7b      	ldrb	r3, [r7, #13]
 800ae46:	2b80      	cmp	r3, #128	; 0x80
 800ae48:	d103      	bne.n	800ae52 <USBH_HandleControl+0xb6>
            phost->Control.state = CTRL_STATUS_OUT;
 800ae4a:	687b      	ldr	r3, [r7, #4]
 800ae4c:	2209      	movs	r2, #9
 800ae4e:	761a      	strb	r2, [r3, #24]
      break;
 800ae50:	e10a      	b.n	800b068 <USBH_HandleControl+0x2cc>
            phost->Control.state = CTRL_STATUS_IN;
 800ae52:	687b      	ldr	r3, [r7, #4]
 800ae54:	2207      	movs	r2, #7
 800ae56:	761a      	strb	r2, [r3, #24]
      break;
 800ae58:	e106      	b.n	800b068 <USBH_HandleControl+0x2cc>
        if ((URB_Status == USBH_URB_ERROR) || (URB_Status == USBH_URB_NOTREADY))
 800ae5a:	7bbb      	ldrb	r3, [r7, #14]
 800ae5c:	2b04      	cmp	r3, #4
 800ae5e:	d003      	beq.n	800ae68 <USBH_HandleControl+0xcc>
 800ae60:	7bbb      	ldrb	r3, [r7, #14]
 800ae62:	2b02      	cmp	r3, #2
 800ae64:	f040 8100 	bne.w	800b068 <USBH_HandleControl+0x2cc>
          phost->Control.state = CTRL_ERROR;
 800ae68:	687b      	ldr	r3, [r7, #4]
 800ae6a:	220b      	movs	r2, #11
 800ae6c:	761a      	strb	r2, [r3, #24]
      break;
 800ae6e:	e0fb      	b.n	800b068 <USBH_HandleControl+0x2cc>

    case CTRL_DATA_IN:
      /* Issue an IN token */
      phost->Control.timer = (uint16_t)phost->Timer;
 800ae70:	687b      	ldr	r3, [r7, #4]
 800ae72:	f8d3 3494 	ldr.w	r3, [r3, #1172]	; 0x494
 800ae76:	b29a      	uxth	r2, r3
 800ae78:	687b      	ldr	r3, [r7, #4]
 800ae7a:	81da      	strh	r2, [r3, #14]
      USBH_CtlReceiveData(phost, phost->Control.buff, phost->Control.length,
 800ae7c:	687b      	ldr	r3, [r7, #4]
 800ae7e:	6899      	ldr	r1, [r3, #8]
 800ae80:	687b      	ldr	r3, [r7, #4]
 800ae82:	899a      	ldrh	r2, [r3, #12]
 800ae84:	687b      	ldr	r3, [r7, #4]
 800ae86:	791b      	ldrb	r3, [r3, #4]
 800ae88:	6878      	ldr	r0, [r7, #4]
 800ae8a:	f000 f93a 	bl	800b102 <USBH_CtlReceiveData>
                          phost->Control.pipe_in);

      phost->Control.state = CTRL_DATA_IN_WAIT;
 800ae8e:	687b      	ldr	r3, [r7, #4]
 800ae90:	2204      	movs	r2, #4
 800ae92:	761a      	strb	r2, [r3, #24]
      break;
 800ae94:	e0f1      	b.n	800b07a <USBH_HandleControl+0x2de>

    case CTRL_DATA_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 800ae96:	687b      	ldr	r3, [r7, #4]
 800ae98:	791b      	ldrb	r3, [r3, #4]
 800ae9a:	4619      	mov	r1, r3
 800ae9c:	6878      	ldr	r0, [r7, #4]
 800ae9e:	f000 fc91 	bl	800b7c4 <USBH_LL_GetURBState>
 800aea2:	4603      	mov	r3, r0
 800aea4:	73bb      	strb	r3, [r7, #14]

      /* check is DATA packet transferred successfully */
      if (URB_Status == USBH_URB_DONE)
 800aea6:	7bbb      	ldrb	r3, [r7, #14]
 800aea8:	2b01      	cmp	r3, #1
 800aeaa:	d102      	bne.n	800aeb2 <USBH_HandleControl+0x116>
      {
        phost->Control.state = CTRL_STATUS_OUT;
 800aeac:	687b      	ldr	r3, [r7, #4]
 800aeae:	2209      	movs	r2, #9
 800aeb0:	761a      	strb	r2, [r3, #24]
#endif
#endif
      }

      /* manage error cases*/
      if (URB_Status == USBH_URB_STALL)
 800aeb2:	7bbb      	ldrb	r3, [r7, #14]
 800aeb4:	2b05      	cmp	r3, #5
 800aeb6:	d102      	bne.n	800aebe <USBH_HandleControl+0x122>
      {
        /* In stall case, return to previous machine state*/
        status = USBH_NOT_SUPPORTED;
 800aeb8:	2303      	movs	r3, #3
 800aeba:	73fb      	strb	r3, [r7, #15]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 800aebc:	e0d6      	b.n	800b06c <USBH_HandleControl+0x2d0>
        if (URB_Status == USBH_URB_ERROR)
 800aebe:	7bbb      	ldrb	r3, [r7, #14]
 800aec0:	2b04      	cmp	r3, #4
 800aec2:	f040 80d3 	bne.w	800b06c <USBH_HandleControl+0x2d0>
          phost->Control.state = CTRL_ERROR;
 800aec6:	687b      	ldr	r3, [r7, #4]
 800aec8:	220b      	movs	r2, #11
 800aeca:	761a      	strb	r2, [r3, #24]
      break;
 800aecc:	e0ce      	b.n	800b06c <USBH_HandleControl+0x2d0>

    case CTRL_DATA_OUT:

      USBH_CtlSendData(phost, phost->Control.buff, phost->Control.length,
 800aece:	687b      	ldr	r3, [r7, #4]
 800aed0:	6899      	ldr	r1, [r3, #8]
 800aed2:	687b      	ldr	r3, [r7, #4]
 800aed4:	899a      	ldrh	r2, [r3, #12]
 800aed6:	687b      	ldr	r3, [r7, #4]
 800aed8:	795b      	ldrb	r3, [r3, #5]
 800aeda:	2001      	movs	r0, #1
 800aedc:	9000      	str	r0, [sp, #0]
 800aede:	6878      	ldr	r0, [r7, #4]
 800aee0:	f000 f8ea 	bl	800b0b8 <USBH_CtlSendData>
                       phost->Control.pipe_out, 1U);

      phost->Control.timer = (uint16_t)phost->Timer;
 800aee4:	687b      	ldr	r3, [r7, #4]
 800aee6:	f8d3 3494 	ldr.w	r3, [r3, #1172]	; 0x494
 800aeea:	b29a      	uxth	r2, r3
 800aeec:	687b      	ldr	r3, [r7, #4]
 800aeee:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_DATA_OUT_WAIT;
 800aef0:	687b      	ldr	r3, [r7, #4]
 800aef2:	2206      	movs	r2, #6
 800aef4:	761a      	strb	r2, [r3, #24]
      break;
 800aef6:	e0c0      	b.n	800b07a <USBH_HandleControl+0x2de>

    case CTRL_DATA_OUT_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800aef8:	687b      	ldr	r3, [r7, #4]
 800aefa:	795b      	ldrb	r3, [r3, #5]
 800aefc:	4619      	mov	r1, r3
 800aefe:	6878      	ldr	r0, [r7, #4]
 800af00:	f000 fc60 	bl	800b7c4 <USBH_LL_GetURBState>
 800af04:	4603      	mov	r3, r0
 800af06:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 800af08:	7bbb      	ldrb	r3, [r7, #14]
 800af0a:	2b01      	cmp	r3, #1
 800af0c:	d103      	bne.n	800af16 <USBH_HandleControl+0x17a>
      {
        /* If the Setup Pkt is sent successful, then change the state */
        phost->Control.state = CTRL_STATUS_IN;
 800af0e:	687b      	ldr	r3, [r7, #4]
 800af10:	2207      	movs	r2, #7
 800af12:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 800af14:	e0ac      	b.n	800b070 <USBH_HandleControl+0x2d4>
      else if (URB_Status == USBH_URB_STALL)
 800af16:	7bbb      	ldrb	r3, [r7, #14]
 800af18:	2b05      	cmp	r3, #5
 800af1a:	d105      	bne.n	800af28 <USBH_HandleControl+0x18c>
        phost->Control.state = CTRL_STALLED;
 800af1c:	687b      	ldr	r3, [r7, #4]
 800af1e:	220c      	movs	r2, #12
 800af20:	761a      	strb	r2, [r3, #24]
        status = USBH_NOT_SUPPORTED;
 800af22:	2303      	movs	r3, #3
 800af24:	73fb      	strb	r3, [r7, #15]
      break;
 800af26:	e0a3      	b.n	800b070 <USBH_HandleControl+0x2d4>
      else if (URB_Status == USBH_URB_NOTREADY)
 800af28:	7bbb      	ldrb	r3, [r7, #14]
 800af2a:	2b02      	cmp	r3, #2
 800af2c:	d103      	bne.n	800af36 <USBH_HandleControl+0x19a>
        phost->Control.state = CTRL_DATA_OUT;
 800af2e:	687b      	ldr	r3, [r7, #4]
 800af30:	2205      	movs	r2, #5
 800af32:	761a      	strb	r2, [r3, #24]
      break;
 800af34:	e09c      	b.n	800b070 <USBH_HandleControl+0x2d4>
        if (URB_Status == USBH_URB_ERROR)
 800af36:	7bbb      	ldrb	r3, [r7, #14]
 800af38:	2b04      	cmp	r3, #4
 800af3a:	f040 8099 	bne.w	800b070 <USBH_HandleControl+0x2d4>
          phost->Control.state = CTRL_ERROR;
 800af3e:	687b      	ldr	r3, [r7, #4]
 800af40:	220b      	movs	r2, #11
 800af42:	761a      	strb	r2, [r3, #24]
          status = USBH_FAIL;
 800af44:	2302      	movs	r3, #2
 800af46:	73fb      	strb	r3, [r7, #15]
      break;
 800af48:	e092      	b.n	800b070 <USBH_HandleControl+0x2d4>

    case CTRL_STATUS_IN:
      /* Send 0 bytes out packet */
      USBH_CtlReceiveData(phost, 0U, 0U, phost->Control.pipe_in);
 800af4a:	687b      	ldr	r3, [r7, #4]
 800af4c:	791b      	ldrb	r3, [r3, #4]
 800af4e:	2200      	movs	r2, #0
 800af50:	2100      	movs	r1, #0
 800af52:	6878      	ldr	r0, [r7, #4]
 800af54:	f000 f8d5 	bl	800b102 <USBH_CtlReceiveData>

      phost->Control.timer = (uint16_t)phost->Timer;
 800af58:	687b      	ldr	r3, [r7, #4]
 800af5a:	f8d3 3494 	ldr.w	r3, [r3, #1172]	; 0x494
 800af5e:	b29a      	uxth	r2, r3
 800af60:	687b      	ldr	r3, [r7, #4]
 800af62:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_IN_WAIT;
 800af64:	687b      	ldr	r3, [r7, #4]
 800af66:	2208      	movs	r2, #8
 800af68:	761a      	strb	r2, [r3, #24]

      break;
 800af6a:	e086      	b.n	800b07a <USBH_HandleControl+0x2de>

    case CTRL_STATUS_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 800af6c:	687b      	ldr	r3, [r7, #4]
 800af6e:	791b      	ldrb	r3, [r3, #4]
 800af70:	4619      	mov	r1, r3
 800af72:	6878      	ldr	r0, [r7, #4]
 800af74:	f000 fc26 	bl	800b7c4 <USBH_LL_GetURBState>
 800af78:	4603      	mov	r3, r0
 800af7a:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 800af7c:	7bbb      	ldrb	r3, [r7, #14]
 800af7e:	2b01      	cmp	r3, #1
 800af80:	d105      	bne.n	800af8e <USBH_HandleControl+0x1f2>
      {
        /* Control transfers completed, Exit the State Machine */
        phost->Control.state = CTRL_COMPLETE;
 800af82:	687b      	ldr	r3, [r7, #4]
 800af84:	220d      	movs	r2, #13
 800af86:	761a      	strb	r2, [r3, #24]
        status = USBH_OK;
 800af88:	2300      	movs	r3, #0
 800af8a:	73fb      	strb	r3, [r7, #15]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 800af8c:	e072      	b.n	800b074 <USBH_HandleControl+0x2d8>
      else if (URB_Status == USBH_URB_ERROR)
 800af8e:	7bbb      	ldrb	r3, [r7, #14]
 800af90:	2b04      	cmp	r3, #4
 800af92:	d103      	bne.n	800af9c <USBH_HandleControl+0x200>
        phost->Control.state = CTRL_ERROR;
 800af94:	687b      	ldr	r3, [r7, #4]
 800af96:	220b      	movs	r2, #11
 800af98:	761a      	strb	r2, [r3, #24]
      break;
 800af9a:	e06b      	b.n	800b074 <USBH_HandleControl+0x2d8>
        if (URB_Status == USBH_URB_STALL)
 800af9c:	7bbb      	ldrb	r3, [r7, #14]
 800af9e:	2b05      	cmp	r3, #5
 800afa0:	d168      	bne.n	800b074 <USBH_HandleControl+0x2d8>
          status = USBH_NOT_SUPPORTED;
 800afa2:	2303      	movs	r3, #3
 800afa4:	73fb      	strb	r3, [r7, #15]
      break;
 800afa6:	e065      	b.n	800b074 <USBH_HandleControl+0x2d8>

    case CTRL_STATUS_OUT:
      USBH_CtlSendData(phost, 0U, 0U, phost->Control.pipe_out, 1U);
 800afa8:	687b      	ldr	r3, [r7, #4]
 800afaa:	795b      	ldrb	r3, [r3, #5]
 800afac:	2201      	movs	r2, #1
 800afae:	9200      	str	r2, [sp, #0]
 800afb0:	2200      	movs	r2, #0
 800afb2:	2100      	movs	r1, #0
 800afb4:	6878      	ldr	r0, [r7, #4]
 800afb6:	f000 f87f 	bl	800b0b8 <USBH_CtlSendData>

      phost->Control.timer = (uint16_t)phost->Timer;
 800afba:	687b      	ldr	r3, [r7, #4]
 800afbc:	f8d3 3494 	ldr.w	r3, [r3, #1172]	; 0x494
 800afc0:	b29a      	uxth	r2, r3
 800afc2:	687b      	ldr	r3, [r7, #4]
 800afc4:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_OUT_WAIT;
 800afc6:	687b      	ldr	r3, [r7, #4]
 800afc8:	220a      	movs	r2, #10
 800afca:	761a      	strb	r2, [r3, #24]
      break;
 800afcc:	e055      	b.n	800b07a <USBH_HandleControl+0x2de>

    case CTRL_STATUS_OUT_WAIT:
      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800afce:	687b      	ldr	r3, [r7, #4]
 800afd0:	795b      	ldrb	r3, [r3, #5]
 800afd2:	4619      	mov	r1, r3
 800afd4:	6878      	ldr	r0, [r7, #4]
 800afd6:	f000 fbf5 	bl	800b7c4 <USBH_LL_GetURBState>
 800afda:	4603      	mov	r3, r0
 800afdc:	73bb      	strb	r3, [r7, #14]
      if (URB_Status == USBH_URB_DONE)
 800afde:	7bbb      	ldrb	r3, [r7, #14]
 800afe0:	2b01      	cmp	r3, #1
 800afe2:	d105      	bne.n	800aff0 <USBH_HandleControl+0x254>
      {
        status = USBH_OK;
 800afe4:	2300      	movs	r3, #0
 800afe6:	73fb      	strb	r3, [r7, #15]
        phost->Control.state = CTRL_COMPLETE;
 800afe8:	687b      	ldr	r3, [r7, #4]
 800afea:	220d      	movs	r2, #13
 800afec:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 800afee:	e043      	b.n	800b078 <USBH_HandleControl+0x2dc>
      else if (URB_Status == USBH_URB_NOTREADY)
 800aff0:	7bbb      	ldrb	r3, [r7, #14]
 800aff2:	2b02      	cmp	r3, #2
 800aff4:	d103      	bne.n	800affe <USBH_HandleControl+0x262>
        phost->Control.state = CTRL_STATUS_OUT;
 800aff6:	687b      	ldr	r3, [r7, #4]
 800aff8:	2209      	movs	r2, #9
 800affa:	761a      	strb	r2, [r3, #24]
      break;
 800affc:	e03c      	b.n	800b078 <USBH_HandleControl+0x2dc>
        if (URB_Status == USBH_URB_ERROR)
 800affe:	7bbb      	ldrb	r3, [r7, #14]
 800b000:	2b04      	cmp	r3, #4
 800b002:	d139      	bne.n	800b078 <USBH_HandleControl+0x2dc>
          phost->Control.state = CTRL_ERROR;
 800b004:	687b      	ldr	r3, [r7, #4]
 800b006:	220b      	movs	r2, #11
 800b008:	761a      	strb	r2, [r3, #24]
      break;
 800b00a:	e035      	b.n	800b078 <USBH_HandleControl+0x2dc>
      PID; i.e., recovery actions via some other pipe are not required for control
      endpoints. For the Default Control Pipe, a device reset will ultimately be
      required to clear the halt or error condition if the next Setup PID is not
      accepted.
      */
      if (++phost->Control.errorcount <= USBH_MAX_ERROR_COUNT)
 800b00c:	687b      	ldr	r3, [r7, #4]
 800b00e:	7e5b      	ldrb	r3, [r3, #25]
 800b010:	3301      	adds	r3, #1
 800b012:	b2da      	uxtb	r2, r3
 800b014:	687b      	ldr	r3, [r7, #4]
 800b016:	765a      	strb	r2, [r3, #25]
 800b018:	687b      	ldr	r3, [r7, #4]
 800b01a:	7e5b      	ldrb	r3, [r3, #25]
 800b01c:	2b02      	cmp	r3, #2
 800b01e:	d806      	bhi.n	800b02e <USBH_HandleControl+0x292>
      {
        /* Do the transmission again, starting from SETUP Packet */
        phost->Control.state = CTRL_SETUP;
 800b020:	687b      	ldr	r3, [r7, #4]
 800b022:	2201      	movs	r2, #1
 800b024:	761a      	strb	r2, [r3, #24]
        phost->RequestState = CMD_SEND;
 800b026:	687b      	ldr	r3, [r7, #4]
 800b028:	2201      	movs	r2, #1
 800b02a:	709a      	strb	r2, [r3, #2]
        USBH_FreePipe(phost, phost->Control.pipe_in);

        phost->gState = HOST_IDLE;
        status = USBH_FAIL;
      }
      break;
 800b02c:	e025      	b.n	800b07a <USBH_HandleControl+0x2de>
        phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
 800b02e:	687b      	ldr	r3, [r7, #4]
 800b030:	f8d3 34a4 	ldr.w	r3, [r3, #1188]	; 0x4a4
 800b034:	2106      	movs	r1, #6
 800b036:	6878      	ldr	r0, [r7, #4]
 800b038:	4798      	blx	r3
        phost->Control.errorcount = 0U;
 800b03a:	687b      	ldr	r3, [r7, #4]
 800b03c:	2200      	movs	r2, #0
 800b03e:	765a      	strb	r2, [r3, #25]
        USBH_FreePipe(phost, phost->Control.pipe_out);
 800b040:	687b      	ldr	r3, [r7, #4]
 800b042:	795b      	ldrb	r3, [r3, #5]
 800b044:	4619      	mov	r1, r3
 800b046:	6878      	ldr	r0, [r7, #4]
 800b048:	f000 f90d 	bl	800b266 <USBH_FreePipe>
        USBH_FreePipe(phost, phost->Control.pipe_in);
 800b04c:	687b      	ldr	r3, [r7, #4]
 800b04e:	791b      	ldrb	r3, [r3, #4]
 800b050:	4619      	mov	r1, r3
 800b052:	6878      	ldr	r0, [r7, #4]
 800b054:	f000 f907 	bl	800b266 <USBH_FreePipe>
        phost->gState = HOST_IDLE;
 800b058:	687b      	ldr	r3, [r7, #4]
 800b05a:	2200      	movs	r2, #0
 800b05c:	701a      	strb	r2, [r3, #0]
        status = USBH_FAIL;
 800b05e:	2302      	movs	r3, #2
 800b060:	73fb      	strb	r3, [r7, #15]
      break;
 800b062:	e00a      	b.n	800b07a <USBH_HandleControl+0x2de>

    default:
      break;
 800b064:	bf00      	nop
 800b066:	e008      	b.n	800b07a <USBH_HandleControl+0x2de>
      break;
 800b068:	bf00      	nop
 800b06a:	e006      	b.n	800b07a <USBH_HandleControl+0x2de>
      break;
 800b06c:	bf00      	nop
 800b06e:	e004      	b.n	800b07a <USBH_HandleControl+0x2de>
      break;
 800b070:	bf00      	nop
 800b072:	e002      	b.n	800b07a <USBH_HandleControl+0x2de>
      break;
 800b074:	bf00      	nop
 800b076:	e000      	b.n	800b07a <USBH_HandleControl+0x2de>
      break;
 800b078:	bf00      	nop
  }

  return status;
 800b07a:	7bfb      	ldrb	r3, [r7, #15]
}
 800b07c:	4618      	mov	r0, r3
 800b07e:	3710      	adds	r7, #16
 800b080:	46bd      	mov	sp, r7
 800b082:	bd80      	pop	{r7, pc}

0800b084 <USBH_CtlSendSetup>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlSendSetup(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint8_t pipe_num)
{
 800b084:	b580      	push	{r7, lr}
 800b086:	b088      	sub	sp, #32
 800b088:	af04      	add	r7, sp, #16
 800b08a:	60f8      	str	r0, [r7, #12]
 800b08c:	60b9      	str	r1, [r7, #8]
 800b08e:	4613      	mov	r3, r2
 800b090:	71fb      	strb	r3, [r7, #7]

  USBH_LL_SubmitURB(phost,                      /* Driver handle    */
 800b092:	79f9      	ldrb	r1, [r7, #7]
 800b094:	2300      	movs	r3, #0
 800b096:	9303      	str	r3, [sp, #12]
 800b098:	2308      	movs	r3, #8
 800b09a:	9302      	str	r3, [sp, #8]
 800b09c:	68bb      	ldr	r3, [r7, #8]
 800b09e:	9301      	str	r3, [sp, #4]
 800b0a0:	2300      	movs	r3, #0
 800b0a2:	9300      	str	r3, [sp, #0]
 800b0a4:	2300      	movs	r3, #0
 800b0a6:	2200      	movs	r2, #0
 800b0a8:	68f8      	ldr	r0, [r7, #12]
 800b0aa:	f000 fb5a 	bl	800b762 <USBH_LL_SubmitURB>
                    USBH_EP_CONTROL,      /* EP type          */
                    USBH_PID_SETUP,       /* Type setup       */
                    buff,                 /* data buffer      */
                    USBH_SETUP_PKT_SIZE,  /* data length      */
                    0U);
  return USBH_OK;
 800b0ae:	2300      	movs	r3, #0
}
 800b0b0:	4618      	mov	r0, r3
 800b0b2:	3710      	adds	r7, #16
 800b0b4:	46bd      	mov	sp, r7
 800b0b6:	bd80      	pop	{r7, pc}

0800b0b8 <USBH_CtlSendData>:
USBH_StatusTypeDef USBH_CtlSendData(USBH_HandleTypeDef *phost,
                                    uint8_t *buff,
                                    uint16_t length,
                                    uint8_t pipe_num,
                                    uint8_t do_ping)
{
 800b0b8:	b580      	push	{r7, lr}
 800b0ba:	b088      	sub	sp, #32
 800b0bc:	af04      	add	r7, sp, #16
 800b0be:	60f8      	str	r0, [r7, #12]
 800b0c0:	60b9      	str	r1, [r7, #8]
 800b0c2:	4611      	mov	r1, r2
 800b0c4:	461a      	mov	r2, r3
 800b0c6:	460b      	mov	r3, r1
 800b0c8:	80fb      	strh	r3, [r7, #6]
 800b0ca:	4613      	mov	r3, r2
 800b0cc:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 800b0ce:	68fb      	ldr	r3, [r7, #12]
 800b0d0:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800b0d4:	2b00      	cmp	r3, #0
 800b0d6:	d001      	beq.n	800b0dc <USBH_CtlSendData+0x24>
  {
    do_ping = 0U;
 800b0d8:	2300      	movs	r3, #0
 800b0da:	763b      	strb	r3, [r7, #24]
  }

  USBH_LL_SubmitURB(phost,                      /* Driver handle    */
 800b0dc:	7979      	ldrb	r1, [r7, #5]
 800b0de:	7e3b      	ldrb	r3, [r7, #24]
 800b0e0:	9303      	str	r3, [sp, #12]
 800b0e2:	88fb      	ldrh	r3, [r7, #6]
 800b0e4:	9302      	str	r3, [sp, #8]
 800b0e6:	68bb      	ldr	r3, [r7, #8]
 800b0e8:	9301      	str	r3, [sp, #4]
 800b0ea:	2301      	movs	r3, #1
 800b0ec:	9300      	str	r3, [sp, #0]
 800b0ee:	2300      	movs	r3, #0
 800b0f0:	2200      	movs	r2, #0
 800b0f2:	68f8      	ldr	r0, [r7, #12]
 800b0f4:	f000 fb35 	bl	800b762 <USBH_LL_SubmitURB>
                    USBH_PID_DATA,        /* Type Data        */
                    buff,                 /* data buffer      */
                    length,               /* data length      */
                    do_ping);             /* do ping (HS Only)*/

  return USBH_OK;
 800b0f8:	2300      	movs	r3, #0
}
 800b0fa:	4618      	mov	r0, r3
 800b0fc:	3710      	adds	r7, #16
 800b0fe:	46bd      	mov	sp, r7
 800b100:	bd80      	pop	{r7, pc}

0800b102 <USBH_CtlReceiveData>:
  */
USBH_StatusTypeDef USBH_CtlReceiveData(USBH_HandleTypeDef *phost,
                                       uint8_t *buff,
                                       uint16_t length,
                                       uint8_t pipe_num)
{
 800b102:	b580      	push	{r7, lr}
 800b104:	b088      	sub	sp, #32
 800b106:	af04      	add	r7, sp, #16
 800b108:	60f8      	str	r0, [r7, #12]
 800b10a:	60b9      	str	r1, [r7, #8]
 800b10c:	4611      	mov	r1, r2
 800b10e:	461a      	mov	r2, r3
 800b110:	460b      	mov	r3, r1
 800b112:	80fb      	strh	r3, [r7, #6]
 800b114:	4613      	mov	r3, r2
 800b116:	717b      	strb	r3, [r7, #5]
  USBH_LL_SubmitURB(phost,                      /* Driver handle    */
 800b118:	7979      	ldrb	r1, [r7, #5]
 800b11a:	2300      	movs	r3, #0
 800b11c:	9303      	str	r3, [sp, #12]
 800b11e:	88fb      	ldrh	r3, [r7, #6]
 800b120:	9302      	str	r3, [sp, #8]
 800b122:	68bb      	ldr	r3, [r7, #8]
 800b124:	9301      	str	r3, [sp, #4]
 800b126:	2301      	movs	r3, #1
 800b128:	9300      	str	r3, [sp, #0]
 800b12a:	2300      	movs	r3, #0
 800b12c:	2201      	movs	r2, #1
 800b12e:	68f8      	ldr	r0, [r7, #12]
 800b130:	f000 fb17 	bl	800b762 <USBH_LL_SubmitURB>
                    USBH_EP_CONTROL,      /* EP type          */
                    USBH_PID_DATA,        /* Type Data        */
                    buff,                 /* data buffer      */
                    length,               /* data length      */
                    0U);
  return USBH_OK;
 800b134:	2300      	movs	r3, #0

}
 800b136:	4618      	mov	r0, r3
 800b138:	3710      	adds	r7, #16
 800b13a:	46bd      	mov	sp, r7
 800b13c:	bd80      	pop	{r7, pc}

0800b13e <USBH_BulkSendData>:
USBH_StatusTypeDef USBH_BulkSendData(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint16_t length,
                                     uint8_t pipe_num,
                                     uint8_t do_ping)
{
 800b13e:	b580      	push	{r7, lr}
 800b140:	b088      	sub	sp, #32
 800b142:	af04      	add	r7, sp, #16
 800b144:	60f8      	str	r0, [r7, #12]
 800b146:	60b9      	str	r1, [r7, #8]
 800b148:	4611      	mov	r1, r2
 800b14a:	461a      	mov	r2, r3
 800b14c:	460b      	mov	r3, r1
 800b14e:	80fb      	strh	r3, [r7, #6]
 800b150:	4613      	mov	r3, r2
 800b152:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 800b154:	68fb      	ldr	r3, [r7, #12]
 800b156:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800b15a:	2b00      	cmp	r3, #0
 800b15c:	d001      	beq.n	800b162 <USBH_BulkSendData+0x24>
  {
    do_ping = 0U;
 800b15e:	2300      	movs	r3, #0
 800b160:	763b      	strb	r3, [r7, #24]
  }

  USBH_LL_SubmitURB(phost,                      /* Driver handle    */
 800b162:	7979      	ldrb	r1, [r7, #5]
 800b164:	7e3b      	ldrb	r3, [r7, #24]
 800b166:	9303      	str	r3, [sp, #12]
 800b168:	88fb      	ldrh	r3, [r7, #6]
 800b16a:	9302      	str	r3, [sp, #8]
 800b16c:	68bb      	ldr	r3, [r7, #8]
 800b16e:	9301      	str	r3, [sp, #4]
 800b170:	2301      	movs	r3, #1
 800b172:	9300      	str	r3, [sp, #0]
 800b174:	2302      	movs	r3, #2
 800b176:	2200      	movs	r2, #0
 800b178:	68f8      	ldr	r0, [r7, #12]
 800b17a:	f000 faf2 	bl	800b762 <USBH_LL_SubmitURB>
                    USBH_EP_BULK,         /* EP type          */
                    USBH_PID_DATA,        /* Type Data        */
                    buff,                 /* data buffer      */
                    length,               /* data length      */
                    do_ping);             /* do ping (HS Only)*/
  return USBH_OK;
 800b17e:	2300      	movs	r3, #0
}
 800b180:	4618      	mov	r0, r3
 800b182:	3710      	adds	r7, #16
 800b184:	46bd      	mov	sp, r7
 800b186:	bd80      	pop	{r7, pc}

0800b188 <USBH_BulkReceiveData>:
  */
USBH_StatusTypeDef USBH_BulkReceiveData(USBH_HandleTypeDef *phost,
                                        uint8_t *buff,
                                        uint16_t length,
                                        uint8_t pipe_num)
{
 800b188:	b580      	push	{r7, lr}
 800b18a:	b088      	sub	sp, #32
 800b18c:	af04      	add	r7, sp, #16
 800b18e:	60f8      	str	r0, [r7, #12]
 800b190:	60b9      	str	r1, [r7, #8]
 800b192:	4611      	mov	r1, r2
 800b194:	461a      	mov	r2, r3
 800b196:	460b      	mov	r3, r1
 800b198:	80fb      	strh	r3, [r7, #6]
 800b19a:	4613      	mov	r3, r2
 800b19c:	717b      	strb	r3, [r7, #5]
  USBH_LL_SubmitURB(phost,                      /* Driver handle    */
 800b19e:	7979      	ldrb	r1, [r7, #5]
 800b1a0:	2300      	movs	r3, #0
 800b1a2:	9303      	str	r3, [sp, #12]
 800b1a4:	88fb      	ldrh	r3, [r7, #6]
 800b1a6:	9302      	str	r3, [sp, #8]
 800b1a8:	68bb      	ldr	r3, [r7, #8]
 800b1aa:	9301      	str	r3, [sp, #4]
 800b1ac:	2301      	movs	r3, #1
 800b1ae:	9300      	str	r3, [sp, #0]
 800b1b0:	2302      	movs	r3, #2
 800b1b2:	2201      	movs	r2, #1
 800b1b4:	68f8      	ldr	r0, [r7, #12]
 800b1b6:	f000 fad4 	bl	800b762 <USBH_LL_SubmitURB>
                    USBH_EP_BULK,         /* EP type          */
                    USBH_PID_DATA,        /* Type Data        */
                    buff,                 /* data buffer      */
                    length,               /* data length      */
                    0U);
  return USBH_OK;
 800b1ba:	2300      	movs	r3, #0
}
 800b1bc:	4618      	mov	r0, r3
 800b1be:	3710      	adds	r7, #16
 800b1c0:	46bd      	mov	sp, r7
 800b1c2:	bd80      	pop	{r7, pc}

0800b1c4 <USBH_OpenPipe>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num,
                                 uint8_t epnum, uint8_t dev_address,
                                 uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 800b1c4:	b580      	push	{r7, lr}
 800b1c6:	b086      	sub	sp, #24
 800b1c8:	af04      	add	r7, sp, #16
 800b1ca:	6078      	str	r0, [r7, #4]
 800b1cc:	4608      	mov	r0, r1
 800b1ce:	4611      	mov	r1, r2
 800b1d0:	461a      	mov	r2, r3
 800b1d2:	4603      	mov	r3, r0
 800b1d4:	70fb      	strb	r3, [r7, #3]
 800b1d6:	460b      	mov	r3, r1
 800b1d8:	70bb      	strb	r3, [r7, #2]
 800b1da:	4613      	mov	r3, r2
 800b1dc:	707b      	strb	r3, [r7, #1]
  USBH_LL_OpenPipe(phost, pipe_num, epnum, dev_address, speed, ep_type, mps);
 800b1de:	7878      	ldrb	r0, [r7, #1]
 800b1e0:	78ba      	ldrb	r2, [r7, #2]
 800b1e2:	78f9      	ldrb	r1, [r7, #3]
 800b1e4:	8b3b      	ldrh	r3, [r7, #24]
 800b1e6:	9302      	str	r3, [sp, #8]
 800b1e8:	7d3b      	ldrb	r3, [r7, #20]
 800b1ea:	9301      	str	r3, [sp, #4]
 800b1ec:	7c3b      	ldrb	r3, [r7, #16]
 800b1ee:	9300      	str	r3, [sp, #0]
 800b1f0:	4603      	mov	r3, r0
 800b1f2:	6878      	ldr	r0, [r7, #4]
 800b1f4:	f000 fa67 	bl	800b6c6 <USBH_LL_OpenPipe>

  return USBH_OK;
 800b1f8:	2300      	movs	r3, #0
}
 800b1fa:	4618      	mov	r0, r3
 800b1fc:	3708      	adds	r7, #8
 800b1fe:	46bd      	mov	sp, r7
 800b200:	bd80      	pop	{r7, pc}

0800b202 <USBH_ClosePipe>:
  * @param  phost: Host Handle
  * @param  pipe_num: Pipe Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe_num)
{
 800b202:	b580      	push	{r7, lr}
 800b204:	b082      	sub	sp, #8
 800b206:	af00      	add	r7, sp, #0
 800b208:	6078      	str	r0, [r7, #4]
 800b20a:	460b      	mov	r3, r1
 800b20c:	70fb      	strb	r3, [r7, #3]
  USBH_LL_ClosePipe(phost, pipe_num);
 800b20e:	78fb      	ldrb	r3, [r7, #3]
 800b210:	4619      	mov	r1, r3
 800b212:	6878      	ldr	r0, [r7, #4]
 800b214:	f000 fa86 	bl	800b724 <USBH_LL_ClosePipe>

  return USBH_OK;
 800b218:	2300      	movs	r3, #0
}
 800b21a:	4618      	mov	r0, r3
 800b21c:	3708      	adds	r7, #8
 800b21e:	46bd      	mov	sp, r7
 800b220:	bd80      	pop	{r7, pc}

0800b222 <USBH_AllocPipe>:
  * @param  phost: Host Handle
  * @param  ep_addr: End point for which the Pipe to be allocated
  * @retval Pipe number
  */
uint8_t USBH_AllocPipe(USBH_HandleTypeDef *phost, uint8_t ep_addr)
{
 800b222:	b580      	push	{r7, lr}
 800b224:	b084      	sub	sp, #16
 800b226:	af00      	add	r7, sp, #0
 800b228:	6078      	str	r0, [r7, #4]
 800b22a:	460b      	mov	r3, r1
 800b22c:	70fb      	strb	r3, [r7, #3]
  uint16_t pipe;

  pipe =  USBH_GetFreePipe(phost);
 800b22e:	6878      	ldr	r0, [r7, #4]
 800b230:	f000 f839 	bl	800b2a6 <USBH_GetFreePipe>
 800b234:	4603      	mov	r3, r0
 800b236:	81fb      	strh	r3, [r7, #14]

  if (pipe != 0xFFFFU)
 800b238:	89fb      	ldrh	r3, [r7, #14]
 800b23a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800b23e:	4293      	cmp	r3, r2
 800b240:	d00b      	beq.n	800b25a <USBH_AllocPipe+0x38>
  {
    phost->Pipes[pipe & 0xFU] = 0x8000U | ep_addr;
 800b242:	78fa      	ldrb	r2, [r7, #3]
 800b244:	89fb      	ldrh	r3, [r7, #14]
 800b246:	f003 030f 	and.w	r3, r3, #15
 800b24a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800b24e:	6879      	ldr	r1, [r7, #4]
 800b250:	f503 738a 	add.w	r3, r3, #276	; 0x114
 800b254:	009b      	lsls	r3, r3, #2
 800b256:	440b      	add	r3, r1
 800b258:	605a      	str	r2, [r3, #4]
  }

  return (uint8_t)pipe;
 800b25a:	89fb      	ldrh	r3, [r7, #14]
 800b25c:	b2db      	uxtb	r3, r3
}
 800b25e:	4618      	mov	r0, r3
 800b260:	3710      	adds	r7, #16
 800b262:	46bd      	mov	sp, r7
 800b264:	bd80      	pop	{r7, pc}

0800b266 <USBH_FreePipe>:
  * @param  phost: Host Handle
  * @param  idx: Pipe number to be freed
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_FreePipe(USBH_HandleTypeDef *phost, uint8_t idx)
{
 800b266:	b480      	push	{r7}
 800b268:	b083      	sub	sp, #12
 800b26a:	af00      	add	r7, sp, #0
 800b26c:	6078      	str	r0, [r7, #4]
 800b26e:	460b      	mov	r3, r1
 800b270:	70fb      	strb	r3, [r7, #3]
  if (idx < 11U)
 800b272:	78fb      	ldrb	r3, [r7, #3]
 800b274:	2b0a      	cmp	r3, #10
 800b276:	d80f      	bhi.n	800b298 <USBH_FreePipe+0x32>
  {
    phost->Pipes[idx] &= 0x7FFFU;
 800b278:	78fb      	ldrb	r3, [r7, #3]
 800b27a:	687a      	ldr	r2, [r7, #4]
 800b27c:	f503 738a 	add.w	r3, r3, #276	; 0x114
 800b280:	009b      	lsls	r3, r3, #2
 800b282:	4413      	add	r3, r2
 800b284:	685a      	ldr	r2, [r3, #4]
 800b286:	78fb      	ldrb	r3, [r7, #3]
 800b288:	f3c2 020e 	ubfx	r2, r2, #0, #15
 800b28c:	6879      	ldr	r1, [r7, #4]
 800b28e:	f503 738a 	add.w	r3, r3, #276	; 0x114
 800b292:	009b      	lsls	r3, r3, #2
 800b294:	440b      	add	r3, r1
 800b296:	605a      	str	r2, [r3, #4]
  }

  return USBH_OK;
 800b298:	2300      	movs	r3, #0
}
 800b29a:	4618      	mov	r0, r3
 800b29c:	370c      	adds	r7, #12
 800b29e:	46bd      	mov	sp, r7
 800b2a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2a4:	4770      	bx	lr

0800b2a6 <USBH_GetFreePipe>:
  * @param  phost: Host Handle
  *         Get a free Pipe number for allocation to a device endpoint
  * @retval idx: Free Pipe number
  */
static uint16_t USBH_GetFreePipe(USBH_HandleTypeDef *phost)
{
 800b2a6:	b480      	push	{r7}
 800b2a8:	b085      	sub	sp, #20
 800b2aa:	af00      	add	r7, sp, #0
 800b2ac:	6078      	str	r0, [r7, #4]
  uint8_t idx = 0U;
 800b2ae:	2300      	movs	r3, #0
 800b2b0:	73fb      	strb	r3, [r7, #15]

  for (idx = 0U ; idx < 11U ; idx++)
 800b2b2:	2300      	movs	r3, #0
 800b2b4:	73fb      	strb	r3, [r7, #15]
 800b2b6:	e010      	b.n	800b2da <USBH_GetFreePipe+0x34>
  {
    if ((phost->Pipes[idx] & 0x8000U) == 0U)
 800b2b8:	7bfb      	ldrb	r3, [r7, #15]
 800b2ba:	687a      	ldr	r2, [r7, #4]
 800b2bc:	f503 738a 	add.w	r3, r3, #276	; 0x114
 800b2c0:	009b      	lsls	r3, r3, #2
 800b2c2:	4413      	add	r3, r2
 800b2c4:	685b      	ldr	r3, [r3, #4]
 800b2c6:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800b2ca:	2b00      	cmp	r3, #0
 800b2cc:	d102      	bne.n	800b2d4 <USBH_GetFreePipe+0x2e>
    {
      return (uint16_t)idx;
 800b2ce:	7bfb      	ldrb	r3, [r7, #15]
 800b2d0:	b29b      	uxth	r3, r3
 800b2d2:	e007      	b.n	800b2e4 <USBH_GetFreePipe+0x3e>
  for (idx = 0U ; idx < 11U ; idx++)
 800b2d4:	7bfb      	ldrb	r3, [r7, #15]
 800b2d6:	3301      	adds	r3, #1
 800b2d8:	73fb      	strb	r3, [r7, #15]
 800b2da:	7bfb      	ldrb	r3, [r7, #15]
 800b2dc:	2b0a      	cmp	r3, #10
 800b2de:	d9eb      	bls.n	800b2b8 <USBH_GetFreePipe+0x12>
    }
  }

  return 0xFFFFU;
 800b2e0:	f64f 73ff 	movw	r3, #65535	; 0xffff
}
 800b2e4:	4618      	mov	r0, r3
 800b2e6:	3714      	adds	r7, #20
 800b2e8:	46bd      	mov	sp, r7
 800b2ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2ee:	4770      	bx	lr

0800b2f0 <MX_USB_HOST_Init>:
/**
  * Init USB host library, add supported class and start the library
  * @retval None
  */
void MX_USB_HOST_Init(void)
{
 800b2f0:	b580      	push	{r7, lr}
 800b2f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_HOST_Init_PreTreatment */
	  if (USBH_Init(&hUsbHostFS, USBH_UserProcess, HOST_FS) != USBH_OK)
 800b2f4:	2201      	movs	r2, #1
 800b2f6:	490e      	ldr	r1, [pc, #56]	; (800b330 <MX_USB_HOST_Init+0x40>)
 800b2f8:	480e      	ldr	r0, [pc, #56]	; (800b334 <MX_USB_HOST_Init+0x44>)
 800b2fa:	f7fe fc98 	bl	8009c2e <USBH_Init>
 800b2fe:	4603      	mov	r3, r0
 800b300:	2b00      	cmp	r3, #0
 800b302:	d001      	beq.n	800b308 <MX_USB_HOST_Init+0x18>
	  {
	    Error_Handler();
 800b304:	f7f6 f824 	bl	8001350 <Error_Handler>
	  }
	  if (USBH_RegisterClass(&hUsbHostFS, USBH_MIDI_CLASS) != USBH_OK)
 800b308:	490b      	ldr	r1, [pc, #44]	; (800b338 <MX_USB_HOST_Init+0x48>)
 800b30a:	480a      	ldr	r0, [pc, #40]	; (800b334 <MX_USB_HOST_Init+0x44>)
 800b30c:	f7fe fd1e 	bl	8009d4c <USBH_RegisterClass>
 800b310:	4603      	mov	r3, r0
 800b312:	2b00      	cmp	r3, #0
 800b314:	d001      	beq.n	800b31a <MX_USB_HOST_Init+0x2a>
	  {
	    Error_Handler();
 800b316:	f7f6 f81b 	bl	8001350 <Error_Handler>
	  }
	  if (USBH_Start(&hUsbHostFS) != USBH_OK)
 800b31a:	4806      	ldr	r0, [pc, #24]	; (800b334 <MX_USB_HOST_Init+0x44>)
 800b31c:	f7fe fda3 	bl	8009e66 <USBH_Start>
 800b320:	4603      	mov	r3, r0
 800b322:	2b00      	cmp	r3, #0
 800b324:	d001      	beq.n	800b32a <MX_USB_HOST_Init+0x3a>
	  {
	    Error_Handler();
 800b326:	f7f6 f813 	bl	8001350 <Error_Handler>
	  }
	  return;
 800b32a:	bf00      	nop
    Error_Handler();
  }
  /* USER CODE BEGIN USB_HOST_Init_PostTreatment */

  /* USER CODE END USB_HOST_Init_PostTreatment */
}
 800b32c:	bd80      	pop	{r7, pc}
 800b32e:	bf00      	nop
 800b330:	0800b351 	.word	0x0800b351
 800b334:	200028a4 	.word	0x200028a4
 800b338:	20000048 	.word	0x20000048

0800b33c <MX_USB_HOST_Process>:

/*
 * Background task
 */
void MX_USB_HOST_Process(void)
{
 800b33c:	b580      	push	{r7, lr}
 800b33e:	af00      	add	r7, sp, #0
  /* USB Host Background task */
  USBH_Process(&hUsbHostFS);
 800b340:	4802      	ldr	r0, [pc, #8]	; (800b34c <MX_USB_HOST_Process+0x10>)
 800b342:	f7fe fda1 	bl	8009e88 <USBH_Process>
}
 800b346:	bf00      	nop
 800b348:	bd80      	pop	{r7, pc}
 800b34a:	bf00      	nop
 800b34c:	200028a4 	.word	0x200028a4

0800b350 <USBH_UserProcess>:
/*
 * user callback definition
 */
static void USBH_UserProcess  (USBH_HandleTypeDef *phost, uint8_t id)
{
 800b350:	b480      	push	{r7}
 800b352:	b083      	sub	sp, #12
 800b354:	af00      	add	r7, sp, #0
 800b356:	6078      	str	r0, [r7, #4]
 800b358:	460b      	mov	r3, r1
 800b35a:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN CALL_BACK_1 */
  switch(id)
 800b35c:	78fb      	ldrb	r3, [r7, #3]
 800b35e:	3b01      	subs	r3, #1
 800b360:	2b04      	cmp	r3, #4
 800b362:	d819      	bhi.n	800b398 <USBH_UserProcess+0x48>
 800b364:	a201      	add	r2, pc, #4	; (adr r2, 800b36c <USBH_UserProcess+0x1c>)
 800b366:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b36a:	bf00      	nop
 800b36c:	0800b399 	.word	0x0800b399
 800b370:	0800b389 	.word	0x0800b389
 800b374:	0800b399 	.word	0x0800b399
 800b378:	0800b391 	.word	0x0800b391
 800b37c:	0800b381 	.word	0x0800b381
  {
  case HOST_USER_SELECT_CONFIGURATION:
  break;

  case HOST_USER_DISCONNECTION:
  Appli_state = APPLICATION_DISCONNECT;
 800b380:	4b09      	ldr	r3, [pc, #36]	; (800b3a8 <USBH_UserProcess+0x58>)
 800b382:	2203      	movs	r2, #3
 800b384:	701a      	strb	r2, [r3, #0]
  break;
 800b386:	e008      	b.n	800b39a <USBH_UserProcess+0x4a>

  case HOST_USER_CLASS_ACTIVE:
  Appli_state = APPLICATION_READY;
 800b388:	4b07      	ldr	r3, [pc, #28]	; (800b3a8 <USBH_UserProcess+0x58>)
 800b38a:	2202      	movs	r2, #2
 800b38c:	701a      	strb	r2, [r3, #0]
  break;
 800b38e:	e004      	b.n	800b39a <USBH_UserProcess+0x4a>

  case HOST_USER_CONNECTION:
  Appli_state = APPLICATION_START;
 800b390:	4b05      	ldr	r3, [pc, #20]	; (800b3a8 <USBH_UserProcess+0x58>)
 800b392:	2201      	movs	r2, #1
 800b394:	701a      	strb	r2, [r3, #0]
  break;
 800b396:	e000      	b.n	800b39a <USBH_UserProcess+0x4a>

  default:
  break;
 800b398:	bf00      	nop
  }
  /* USER CODE END CALL_BACK_1 */
}
 800b39a:	bf00      	nop
 800b39c:	370c      	adds	r7, #12
 800b39e:	46bd      	mov	sp, r7
 800b3a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3a4:	4770      	bx	lr
 800b3a6:	bf00      	nop
 800b3a8:	200019a8 	.word	0x200019a8

0800b3ac <HAL_HCD_MspInit>:
                       LL Driver Callbacks (HCD -> USB Host Library)
*******************************************************************************/
/* MSP Init */

void HAL_HCD_MspInit(HCD_HandleTypeDef* hcdHandle)
{
 800b3ac:	b580      	push	{r7, lr}
 800b3ae:	b08a      	sub	sp, #40	; 0x28
 800b3b0:	af00      	add	r7, sp, #0
 800b3b2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800b3b4:	f107 0314 	add.w	r3, r7, #20
 800b3b8:	2200      	movs	r2, #0
 800b3ba:	601a      	str	r2, [r3, #0]
 800b3bc:	605a      	str	r2, [r3, #4]
 800b3be:	609a      	str	r2, [r3, #8]
 800b3c0:	60da      	str	r2, [r3, #12]
 800b3c2:	611a      	str	r2, [r3, #16]
  if(hcdHandle->Instance==USB_OTG_FS)
 800b3c4:	687b      	ldr	r3, [r7, #4]
 800b3c6:	681b      	ldr	r3, [r3, #0]
 800b3c8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800b3cc:	d158      	bne.n	800b480 <HAL_HCD_MspInit+0xd4>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800b3ce:	2300      	movs	r3, #0
 800b3d0:	613b      	str	r3, [r7, #16]
 800b3d2:	4b2d      	ldr	r3, [pc, #180]	; (800b488 <HAL_HCD_MspInit+0xdc>)
 800b3d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b3d6:	4a2c      	ldr	r2, [pc, #176]	; (800b488 <HAL_HCD_MspInit+0xdc>)
 800b3d8:	f043 0301 	orr.w	r3, r3, #1
 800b3dc:	6313      	str	r3, [r2, #48]	; 0x30
 800b3de:	4b2a      	ldr	r3, [pc, #168]	; (800b488 <HAL_HCD_MspInit+0xdc>)
 800b3e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b3e2:	f003 0301 	and.w	r3, r3, #1
 800b3e6:	613b      	str	r3, [r7, #16]
 800b3e8:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 800b3ea:	f44f 7300 	mov.w	r3, #512	; 0x200
 800b3ee:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800b3f0:	2300      	movs	r3, #0
 800b3f2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b3f4:	2300      	movs	r3, #0
 800b3f6:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800b3f8:	f107 0314 	add.w	r3, r7, #20
 800b3fc:	4619      	mov	r1, r3
 800b3fe:	4823      	ldr	r0, [pc, #140]	; (800b48c <HAL_HCD_MspInit+0xe0>)
 800b400:	f7f8 fb62 	bl	8003ac8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800b404:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b408:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800b40a:	2302      	movs	r3, #2
 800b40c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b40e:	2300      	movs	r3, #0
 800b410:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800b412:	2303      	movs	r3, #3
 800b414:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800b416:	230a      	movs	r3, #10
 800b418:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800b41a:	f107 0314 	add.w	r3, r7, #20
 800b41e:	4619      	mov	r1, r3
 800b420:	481a      	ldr	r0, [pc, #104]	; (800b48c <HAL_HCD_MspInit+0xe0>)
 800b422:	f7f8 fb51 	bl	8003ac8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800b426:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 800b42a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800b42c:	2302      	movs	r3, #2
 800b42e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b430:	2300      	movs	r3, #0
 800b432:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800b434:	2300      	movs	r3, #0
 800b436:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800b438:	230a      	movs	r3, #10
 800b43a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800b43c:	f107 0314 	add.w	r3, r7, #20
 800b440:	4619      	mov	r1, r3
 800b442:	4812      	ldr	r0, [pc, #72]	; (800b48c <HAL_HCD_MspInit+0xe0>)
 800b444:	f7f8 fb40 	bl	8003ac8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800b448:	4b0f      	ldr	r3, [pc, #60]	; (800b488 <HAL_HCD_MspInit+0xdc>)
 800b44a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b44c:	4a0e      	ldr	r2, [pc, #56]	; (800b488 <HAL_HCD_MspInit+0xdc>)
 800b44e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b452:	6353      	str	r3, [r2, #52]	; 0x34
 800b454:	2300      	movs	r3, #0
 800b456:	60fb      	str	r3, [r7, #12]
 800b458:	4b0b      	ldr	r3, [pc, #44]	; (800b488 <HAL_HCD_MspInit+0xdc>)
 800b45a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b45c:	4a0a      	ldr	r2, [pc, #40]	; (800b488 <HAL_HCD_MspInit+0xdc>)
 800b45e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800b462:	6453      	str	r3, [r2, #68]	; 0x44
 800b464:	4b08      	ldr	r3, [pc, #32]	; (800b488 <HAL_HCD_MspInit+0xdc>)
 800b466:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b468:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800b46c:	60fb      	str	r3, [r7, #12]
 800b46e:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800b470:	2200      	movs	r2, #0
 800b472:	2100      	movs	r1, #0
 800b474:	2043      	movs	r0, #67	; 0x43
 800b476:	f7f7 ff22 	bl	80032be <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800b47a:	2043      	movs	r0, #67	; 0x43
 800b47c:	f7f7 ff3b 	bl	80032f6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800b480:	bf00      	nop
 800b482:	3728      	adds	r7, #40	; 0x28
 800b484:	46bd      	mov	sp, r7
 800b486:	bd80      	pop	{r7, pc}
 800b488:	40023800 	.word	0x40023800
 800b48c:	40020000 	.word	0x40020000

0800b490 <HAL_HCD_SOF_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 800b490:	b580      	push	{r7, lr}
 800b492:	b082      	sub	sp, #8
 800b494:	af00      	add	r7, sp, #0
 800b496:	6078      	str	r0, [r7, #4]
  USBH_LL_IncTimer(hhcd->pData);
 800b498:	687b      	ldr	r3, [r7, #4]
 800b49a:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 800b49e:	4618      	mov	r0, r3
 800b4a0:	f7ff f8c7 	bl	800a632 <USBH_LL_IncTimer>
}
 800b4a4:	bf00      	nop
 800b4a6:	3708      	adds	r7, #8
 800b4a8:	46bd      	mov	sp, r7
 800b4aa:	bd80      	pop	{r7, pc}

0800b4ac <HAL_HCD_Connect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 800b4ac:	b580      	push	{r7, lr}
 800b4ae:	b082      	sub	sp, #8
 800b4b0:	af00      	add	r7, sp, #0
 800b4b2:	6078      	str	r0, [r7, #4]
  USBH_LL_Connect(hhcd->pData);
 800b4b4:	687b      	ldr	r3, [r7, #4]
 800b4b6:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 800b4ba:	4618      	mov	r0, r3
 800b4bc:	f7ff f8ff 	bl	800a6be <USBH_LL_Connect>
}
 800b4c0:	bf00      	nop
 800b4c2:	3708      	adds	r7, #8
 800b4c4:	46bd      	mov	sp, r7
 800b4c6:	bd80      	pop	{r7, pc}

0800b4c8 <HAL_HCD_Disconnect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 800b4c8:	b580      	push	{r7, lr}
 800b4ca:	b082      	sub	sp, #8
 800b4cc:	af00      	add	r7, sp, #0
 800b4ce:	6078      	str	r0, [r7, #4]
  USBH_LL_Disconnect(hhcd->pData);
 800b4d0:	687b      	ldr	r3, [r7, #4]
 800b4d2:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 800b4d6:	4618      	mov	r0, r3
 800b4d8:	f7ff f908 	bl	800a6ec <USBH_LL_Disconnect>
}
 800b4dc:	bf00      	nop
 800b4de:	3708      	adds	r7, #8
 800b4e0:	46bd      	mov	sp, r7
 800b4e2:	bd80      	pop	{r7, pc}

0800b4e4 <HAL_HCD_HC_NotifyURBChange_Callback>:
  * @param  chnum: channel number
  * @param  urb_state: state
  * @retval None
  */
void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 800b4e4:	b480      	push	{r7}
 800b4e6:	b083      	sub	sp, #12
 800b4e8:	af00      	add	r7, sp, #0
 800b4ea:	6078      	str	r0, [r7, #4]
 800b4ec:	460b      	mov	r3, r1
 800b4ee:	70fb      	strb	r3, [r7, #3]
 800b4f0:	4613      	mov	r3, r2
 800b4f2:	70bb      	strb	r3, [r7, #2]
  /* To be used with OS to sync URB state with the global state machine */
#if (USBH_USE_OS == 1)
  USBH_LL_NotifyURBChange(hhcd->pData);
#endif
}
 800b4f4:	bf00      	nop
 800b4f6:	370c      	adds	r7, #12
 800b4f8:	46bd      	mov	sp, r7
 800b4fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4fe:	4770      	bx	lr

0800b500 <HAL_HCD_PortEnabled_Callback>:
* @brief  Port Port Enabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 800b500:	b580      	push	{r7, lr}
 800b502:	b082      	sub	sp, #8
 800b504:	af00      	add	r7, sp, #0
 800b506:	6078      	str	r0, [r7, #4]
  USBH_LL_PortEnabled(hhcd->pData);
 800b508:	687b      	ldr	r3, [r7, #4]
 800b50a:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 800b50e:	4618      	mov	r0, r3
 800b510:	f7ff f8b9 	bl	800a686 <USBH_LL_PortEnabled>
}
 800b514:	bf00      	nop
 800b516:	3708      	adds	r7, #8
 800b518:	46bd      	mov	sp, r7
 800b51a:	bd80      	pop	{r7, pc}

0800b51c <HAL_HCD_PortDisabled_Callback>:
  * @brief  Port Port Disabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 800b51c:	b580      	push	{r7, lr}
 800b51e:	b082      	sub	sp, #8
 800b520:	af00      	add	r7, sp, #0
 800b522:	6078      	str	r0, [r7, #4]
  USBH_LL_PortDisabled(hhcd->pData);
 800b524:	687b      	ldr	r3, [r7, #4]
 800b526:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 800b52a:	4618      	mov	r0, r3
 800b52c:	f7ff f8b9 	bl	800a6a2 <USBH_LL_PortDisabled>
}
 800b530:	bf00      	nop
 800b532:	3708      	adds	r7, #8
 800b534:	46bd      	mov	sp, r7
 800b536:	bd80      	pop	{r7, pc}

0800b538 <USBH_LL_Init>:
  * @brief  Initialize the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Init(USBH_HandleTypeDef *phost)
{
 800b538:	b580      	push	{r7, lr}
 800b53a:	b082      	sub	sp, #8
 800b53c:	af00      	add	r7, sp, #0
 800b53e:	6078      	str	r0, [r7, #4]
  /* Init USB_IP */
  if (phost->id == HOST_FS) {
 800b540:	687b      	ldr	r3, [r7, #4]
 800b542:	f893 349c 	ldrb.w	r3, [r3, #1180]	; 0x49c
 800b546:	2b01      	cmp	r3, #1
 800b548:	d12a      	bne.n	800b5a0 <USBH_LL_Init+0x68>
  /* Link the driver to the stack. */
  hhcd_USB_OTG_FS.pData = phost;
 800b54a:	4a18      	ldr	r2, [pc, #96]	; (800b5ac <USBH_LL_Init+0x74>)
 800b54c:	687b      	ldr	r3, [r7, #4]
 800b54e:	f8c2 3300 	str.w	r3, [r2, #768]	; 0x300
  phost->pData = &hhcd_USB_OTG_FS;
 800b552:	687b      	ldr	r3, [r7, #4]
 800b554:	4a15      	ldr	r2, [pc, #84]	; (800b5ac <USBH_LL_Init+0x74>)
 800b556:	f8c3 24a0 	str.w	r2, [r3, #1184]	; 0x4a0

  hhcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800b55a:	4b14      	ldr	r3, [pc, #80]	; (800b5ac <USBH_LL_Init+0x74>)
 800b55c:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 800b560:	601a      	str	r2, [r3, #0]
  hhcd_USB_OTG_FS.Init.Host_channels = 8;
 800b562:	4b12      	ldr	r3, [pc, #72]	; (800b5ac <USBH_LL_Init+0x74>)
 800b564:	2208      	movs	r2, #8
 800b566:	609a      	str	r2, [r3, #8]
  hhcd_USB_OTG_FS.Init.speed = HCD_SPEED_FULL;
 800b568:	4b10      	ldr	r3, [pc, #64]	; (800b5ac <USBH_LL_Init+0x74>)
 800b56a:	2201      	movs	r2, #1
 800b56c:	60da      	str	r2, [r3, #12]
  hhcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800b56e:	4b0f      	ldr	r3, [pc, #60]	; (800b5ac <USBH_LL_Init+0x74>)
 800b570:	2200      	movs	r2, #0
 800b572:	611a      	str	r2, [r3, #16]
  hhcd_USB_OTG_FS.Init.phy_itface = HCD_PHY_EMBEDDED;
 800b574:	4b0d      	ldr	r3, [pc, #52]	; (800b5ac <USBH_LL_Init+0x74>)
 800b576:	2202      	movs	r2, #2
 800b578:	619a      	str	r2, [r3, #24]
  hhcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800b57a:	4b0c      	ldr	r3, [pc, #48]	; (800b5ac <USBH_LL_Init+0x74>)
 800b57c:	2200      	movs	r2, #0
 800b57e:	61da      	str	r2, [r3, #28]
  if (HAL_HCD_Init(&hhcd_USB_OTG_FS) != HAL_OK)
 800b580:	480a      	ldr	r0, [pc, #40]	; (800b5ac <USBH_LL_Init+0x74>)
 800b582:	f7f8 fd52 	bl	800402a <HAL_HCD_Init>
 800b586:	4603      	mov	r3, r0
 800b588:	2b00      	cmp	r3, #0
 800b58a:	d001      	beq.n	800b590 <USBH_LL_Init+0x58>
  {
    Error_Handler( );
 800b58c:	f7f5 fee0 	bl	8001350 <Error_Handler>
  }

  USBH_LL_SetTimer(phost, HAL_HCD_GetCurrentFrame(&hhcd_USB_OTG_FS));
 800b590:	4806      	ldr	r0, [pc, #24]	; (800b5ac <USBH_LL_Init+0x74>)
 800b592:	f7f9 f936 	bl	8004802 <HAL_HCD_GetCurrentFrame>
 800b596:	4603      	mov	r3, r0
 800b598:	4619      	mov	r1, r3
 800b59a:	6878      	ldr	r0, [r7, #4]
 800b59c:	f7ff f83a 	bl	800a614 <USBH_LL_SetTimer>
  }
  return USBH_OK;
 800b5a0:	2300      	movs	r3, #0
}
 800b5a2:	4618      	mov	r0, r3
 800b5a4:	3708      	adds	r7, #8
 800b5a6:	46bd      	mov	sp, r7
 800b5a8:	bd80      	pop	{r7, pc}
 800b5aa:	bf00      	nop
 800b5ac:	20002d4c 	.word	0x20002d4c

0800b5b0 <USBH_LL_Start>:
  * @brief  Start the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Start(USBH_HandleTypeDef *phost)
{
 800b5b0:	b580      	push	{r7, lr}
 800b5b2:	b084      	sub	sp, #16
 800b5b4:	af00      	add	r7, sp, #0
 800b5b6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b5b8:	2300      	movs	r3, #0
 800b5ba:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800b5bc:	2300      	movs	r3, #0
 800b5be:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Start(phost->pData);
 800b5c0:	687b      	ldr	r3, [r7, #4]
 800b5c2:	f8d3 34a0 	ldr.w	r3, [r3, #1184]	; 0x4a0
 800b5c6:	4618      	mov	r0, r3
 800b5c8:	f7f9 f8a5 	bl	8004716 <HAL_HCD_Start>
 800b5cc:	4603      	mov	r3, r0
 800b5ce:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800b5d0:	7bfb      	ldrb	r3, [r7, #15]
 800b5d2:	4618      	mov	r0, r3
 800b5d4:	f000 f95c 	bl	800b890 <USBH_Get_USB_Status>
 800b5d8:	4603      	mov	r3, r0
 800b5da:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b5dc:	7bbb      	ldrb	r3, [r7, #14]
}
 800b5de:	4618      	mov	r0, r3
 800b5e0:	3710      	adds	r7, #16
 800b5e2:	46bd      	mov	sp, r7
 800b5e4:	bd80      	pop	{r7, pc}

0800b5e6 <USBH_LL_Stop>:
  * @brief  Stop the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Stop(USBH_HandleTypeDef *phost)
{
 800b5e6:	b580      	push	{r7, lr}
 800b5e8:	b084      	sub	sp, #16
 800b5ea:	af00      	add	r7, sp, #0
 800b5ec:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b5ee:	2300      	movs	r3, #0
 800b5f0:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800b5f2:	2300      	movs	r3, #0
 800b5f4:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Stop(phost->pData);
 800b5f6:	687b      	ldr	r3, [r7, #4]
 800b5f8:	f8d3 34a0 	ldr.w	r3, [r3, #1184]	; 0x4a0
 800b5fc:	4618      	mov	r0, r3
 800b5fe:	f7f9 f8ad 	bl	800475c <HAL_HCD_Stop>
 800b602:	4603      	mov	r3, r0
 800b604:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800b606:	7bfb      	ldrb	r3, [r7, #15]
 800b608:	4618      	mov	r0, r3
 800b60a:	f000 f941 	bl	800b890 <USBH_Get_USB_Status>
 800b60e:	4603      	mov	r3, r0
 800b610:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b612:	7bbb      	ldrb	r3, [r7, #14]
}
 800b614:	4618      	mov	r0, r3
 800b616:	3710      	adds	r7, #16
 800b618:	46bd      	mov	sp, r7
 800b61a:	bd80      	pop	{r7, pc}

0800b61c <USBH_LL_GetSpeed>:
  * @brief  Return the USB host speed from the low level driver.
  * @param  phost: Host handle
  * @retval USBH speeds
  */
USBH_SpeedTypeDef USBH_LL_GetSpeed(USBH_HandleTypeDef *phost)
{
 800b61c:	b580      	push	{r7, lr}
 800b61e:	b084      	sub	sp, #16
 800b620:	af00      	add	r7, sp, #0
 800b622:	6078      	str	r0, [r7, #4]
  USBH_SpeedTypeDef speed = USBH_SPEED_FULL;
 800b624:	2301      	movs	r3, #1
 800b626:	73fb      	strb	r3, [r7, #15]

  switch (HAL_HCD_GetCurrentSpeed(phost->pData))
 800b628:	687b      	ldr	r3, [r7, #4]
 800b62a:	f8d3 34a0 	ldr.w	r3, [r3, #1184]	; 0x4a0
 800b62e:	4618      	mov	r0, r3
 800b630:	f7f9 f8f5 	bl	800481e <HAL_HCD_GetCurrentSpeed>
 800b634:	4603      	mov	r3, r0
 800b636:	2b02      	cmp	r3, #2
 800b638:	d00c      	beq.n	800b654 <USBH_LL_GetSpeed+0x38>
 800b63a:	2b02      	cmp	r3, #2
 800b63c:	d80d      	bhi.n	800b65a <USBH_LL_GetSpeed+0x3e>
 800b63e:	2b00      	cmp	r3, #0
 800b640:	d002      	beq.n	800b648 <USBH_LL_GetSpeed+0x2c>
 800b642:	2b01      	cmp	r3, #1
 800b644:	d003      	beq.n	800b64e <USBH_LL_GetSpeed+0x32>
 800b646:	e008      	b.n	800b65a <USBH_LL_GetSpeed+0x3e>
  {
  case 0 :
    speed = USBH_SPEED_HIGH;
 800b648:	2300      	movs	r3, #0
 800b64a:	73fb      	strb	r3, [r7, #15]
    break;
 800b64c:	e008      	b.n	800b660 <USBH_LL_GetSpeed+0x44>

  case 1 :
    speed = USBH_SPEED_FULL;
 800b64e:	2301      	movs	r3, #1
 800b650:	73fb      	strb	r3, [r7, #15]
    break;
 800b652:	e005      	b.n	800b660 <USBH_LL_GetSpeed+0x44>

  case 2 :
    speed = USBH_SPEED_LOW;
 800b654:	2302      	movs	r3, #2
 800b656:	73fb      	strb	r3, [r7, #15]
    break;
 800b658:	e002      	b.n	800b660 <USBH_LL_GetSpeed+0x44>

  default:
   speed = USBH_SPEED_FULL;
 800b65a:	2301      	movs	r3, #1
 800b65c:	73fb      	strb	r3, [r7, #15]
    break;
 800b65e:	bf00      	nop
  }
  return  speed;
 800b660:	7bfb      	ldrb	r3, [r7, #15]
}
 800b662:	4618      	mov	r0, r3
 800b664:	3710      	adds	r7, #16
 800b666:	46bd      	mov	sp, r7
 800b668:	bd80      	pop	{r7, pc}

0800b66a <USBH_LL_ResetPort>:
  * @brief  Reset the Host port of the low level driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ResetPort(USBH_HandleTypeDef *phost)
{
 800b66a:	b580      	push	{r7, lr}
 800b66c:	b084      	sub	sp, #16
 800b66e:	af00      	add	r7, sp, #0
 800b670:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b672:	2300      	movs	r3, #0
 800b674:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800b676:	2300      	movs	r3, #0
 800b678:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_ResetPort(phost->pData);
 800b67a:	687b      	ldr	r3, [r7, #4]
 800b67c:	f8d3 34a0 	ldr.w	r3, [r3, #1184]	; 0x4a0
 800b680:	4618      	mov	r0, r3
 800b682:	f7f9 f888 	bl	8004796 <HAL_HCD_ResetPort>
 800b686:	4603      	mov	r3, r0
 800b688:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800b68a:	7bfb      	ldrb	r3, [r7, #15]
 800b68c:	4618      	mov	r0, r3
 800b68e:	f000 f8ff 	bl	800b890 <USBH_Get_USB_Status>
 800b692:	4603      	mov	r3, r0
 800b694:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b696:	7bbb      	ldrb	r3, [r7, #14]
}
 800b698:	4618      	mov	r0, r3
 800b69a:	3710      	adds	r7, #16
 800b69c:	46bd      	mov	sp, r7
 800b69e:	bd80      	pop	{r7, pc}

0800b6a0 <USBH_LL_GetLastXferSize>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval Packet size
  */
uint32_t USBH_LL_GetLastXferSize(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800b6a0:	b580      	push	{r7, lr}
 800b6a2:	b082      	sub	sp, #8
 800b6a4:	af00      	add	r7, sp, #0
 800b6a6:	6078      	str	r0, [r7, #4]
 800b6a8:	460b      	mov	r3, r1
 800b6aa:	70fb      	strb	r3, [r7, #3]
  return HAL_HCD_HC_GetXferCount(phost->pData, pipe);
 800b6ac:	687b      	ldr	r3, [r7, #4]
 800b6ae:	f8d3 34a0 	ldr.w	r3, [r3, #1184]	; 0x4a0
 800b6b2:	78fa      	ldrb	r2, [r7, #3]
 800b6b4:	4611      	mov	r1, r2
 800b6b6:	4618      	mov	r0, r3
 800b6b8:	f7f9 f88f 	bl	80047da <HAL_HCD_HC_GetXferCount>
 800b6bc:	4603      	mov	r3, r0
}
 800b6be:	4618      	mov	r0, r3
 800b6c0:	3708      	adds	r7, #8
 800b6c2:	46bd      	mov	sp, r7
 800b6c4:	bd80      	pop	{r7, pc}

0800b6c6 <USBH_LL_OpenPipe>:
  * @param  mps: Endpoint max packet size
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num, uint8_t epnum,
                                    uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 800b6c6:	b590      	push	{r4, r7, lr}
 800b6c8:	b089      	sub	sp, #36	; 0x24
 800b6ca:	af04      	add	r7, sp, #16
 800b6cc:	6078      	str	r0, [r7, #4]
 800b6ce:	4608      	mov	r0, r1
 800b6d0:	4611      	mov	r1, r2
 800b6d2:	461a      	mov	r2, r3
 800b6d4:	4603      	mov	r3, r0
 800b6d6:	70fb      	strb	r3, [r7, #3]
 800b6d8:	460b      	mov	r3, r1
 800b6da:	70bb      	strb	r3, [r7, #2]
 800b6dc:	4613      	mov	r3, r2
 800b6de:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b6e0:	2300      	movs	r3, #0
 800b6e2:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800b6e4:	2300      	movs	r3, #0
 800b6e6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Init(phost->pData, pipe_num, epnum,
 800b6e8:	687b      	ldr	r3, [r7, #4]
 800b6ea:	f8d3 04a0 	ldr.w	r0, [r3, #1184]	; 0x4a0
 800b6ee:	787c      	ldrb	r4, [r7, #1]
 800b6f0:	78ba      	ldrb	r2, [r7, #2]
 800b6f2:	78f9      	ldrb	r1, [r7, #3]
 800b6f4:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800b6f6:	9302      	str	r3, [sp, #8]
 800b6f8:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800b6fc:	9301      	str	r3, [sp, #4]
 800b6fe:	f897 3020 	ldrb.w	r3, [r7, #32]
 800b702:	9300      	str	r3, [sp, #0]
 800b704:	4623      	mov	r3, r4
 800b706:	f7f8 fcf2 	bl	80040ee <HAL_HCD_HC_Init>
 800b70a:	4603      	mov	r3, r0
 800b70c:	73fb      	strb	r3, [r7, #15]
                               dev_address, speed, ep_type, mps);

  usb_status = USBH_Get_USB_Status(hal_status);
 800b70e:	7bfb      	ldrb	r3, [r7, #15]
 800b710:	4618      	mov	r0, r3
 800b712:	f000 f8bd 	bl	800b890 <USBH_Get_USB_Status>
 800b716:	4603      	mov	r3, r0
 800b718:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b71a:	7bbb      	ldrb	r3, [r7, #14]
}
 800b71c:	4618      	mov	r0, r3
 800b71e:	3714      	adds	r7, #20
 800b720:	46bd      	mov	sp, r7
 800b722:	bd90      	pop	{r4, r7, pc}

0800b724 <USBH_LL_ClosePipe>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800b724:	b580      	push	{r7, lr}
 800b726:	b084      	sub	sp, #16
 800b728:	af00      	add	r7, sp, #0
 800b72a:	6078      	str	r0, [r7, #4]
 800b72c:	460b      	mov	r3, r1
 800b72e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b730:	2300      	movs	r3, #0
 800b732:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800b734:	2300      	movs	r3, #0
 800b736:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Halt(phost->pData, pipe);
 800b738:	687b      	ldr	r3, [r7, #4]
 800b73a:	f8d3 34a0 	ldr.w	r3, [r3, #1184]	; 0x4a0
 800b73e:	78fa      	ldrb	r2, [r7, #3]
 800b740:	4611      	mov	r1, r2
 800b742:	4618      	mov	r0, r3
 800b744:	f7f8 fd62 	bl	800420c <HAL_HCD_HC_Halt>
 800b748:	4603      	mov	r3, r0
 800b74a:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800b74c:	7bfb      	ldrb	r3, [r7, #15]
 800b74e:	4618      	mov	r0, r3
 800b750:	f000 f89e 	bl	800b890 <USBH_Get_USB_Status>
 800b754:	4603      	mov	r3, r0
 800b756:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b758:	7bbb      	ldrb	r3, [r7, #14]
}
 800b75a:	4618      	mov	r0, r3
 800b75c:	3710      	adds	r7, #16
 800b75e:	46bd      	mov	sp, r7
 800b760:	bd80      	pop	{r7, pc}

0800b762 <USBH_LL_SubmitURB>:
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SubmitURB(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t direction,
                                     uint8_t ep_type, uint8_t token, uint8_t *pbuff, uint16_t length,
                                     uint8_t do_ping)
{
 800b762:	b590      	push	{r4, r7, lr}
 800b764:	b089      	sub	sp, #36	; 0x24
 800b766:	af04      	add	r7, sp, #16
 800b768:	6078      	str	r0, [r7, #4]
 800b76a:	4608      	mov	r0, r1
 800b76c:	4611      	mov	r1, r2
 800b76e:	461a      	mov	r2, r3
 800b770:	4603      	mov	r3, r0
 800b772:	70fb      	strb	r3, [r7, #3]
 800b774:	460b      	mov	r3, r1
 800b776:	70bb      	strb	r3, [r7, #2]
 800b778:	4613      	mov	r3, r2
 800b77a:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b77c:	2300      	movs	r3, #0
 800b77e:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800b780:	2300      	movs	r3, #0
 800b782:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_SubmitRequest(phost->pData, pipe, direction ,
 800b784:	687b      	ldr	r3, [r7, #4]
 800b786:	f8d3 04a0 	ldr.w	r0, [r3, #1184]	; 0x4a0
 800b78a:	787c      	ldrb	r4, [r7, #1]
 800b78c:	78ba      	ldrb	r2, [r7, #2]
 800b78e:	78f9      	ldrb	r1, [r7, #3]
 800b790:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800b794:	9303      	str	r3, [sp, #12]
 800b796:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800b798:	9302      	str	r3, [sp, #8]
 800b79a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b79c:	9301      	str	r3, [sp, #4]
 800b79e:	f897 3020 	ldrb.w	r3, [r7, #32]
 800b7a2:	9300      	str	r3, [sp, #0]
 800b7a4:	4623      	mov	r3, r4
 800b7a6:	f7f8 fd55 	bl	8004254 <HAL_HCD_HC_SubmitRequest>
 800b7aa:	4603      	mov	r3, r0
 800b7ac:	73fb      	strb	r3, [r7, #15]
                                        ep_type, token, pbuff, length,
                                        do_ping);
  usb_status =  USBH_Get_USB_Status(hal_status);
 800b7ae:	7bfb      	ldrb	r3, [r7, #15]
 800b7b0:	4618      	mov	r0, r3
 800b7b2:	f000 f86d 	bl	800b890 <USBH_Get_USB_Status>
 800b7b6:	4603      	mov	r3, r0
 800b7b8:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b7ba:	7bbb      	ldrb	r3, [r7, #14]
}
 800b7bc:	4618      	mov	r0, r3
 800b7be:	3714      	adds	r7, #20
 800b7c0:	46bd      	mov	sp, r7
 800b7c2:	bd90      	pop	{r4, r7, pc}

0800b7c4 <USBH_LL_GetURBState>:
  *            @arg URB_NYET
  *            @arg URB_ERROR
  *            @arg URB_STALL
  */
USBH_URBStateTypeDef USBH_LL_GetURBState(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800b7c4:	b580      	push	{r7, lr}
 800b7c6:	b082      	sub	sp, #8
 800b7c8:	af00      	add	r7, sp, #0
 800b7ca:	6078      	str	r0, [r7, #4]
 800b7cc:	460b      	mov	r3, r1
 800b7ce:	70fb      	strb	r3, [r7, #3]
  return (USBH_URBStateTypeDef)HAL_HCD_HC_GetURBState (phost->pData, pipe);
 800b7d0:	687b      	ldr	r3, [r7, #4]
 800b7d2:	f8d3 34a0 	ldr.w	r3, [r3, #1184]	; 0x4a0
 800b7d6:	78fa      	ldrb	r2, [r7, #3]
 800b7d8:	4611      	mov	r1, r2
 800b7da:	4618      	mov	r0, r3
 800b7dc:	f7f8 ffe9 	bl	80047b2 <HAL_HCD_HC_GetURBState>
 800b7e0:	4603      	mov	r3, r0
}
 800b7e2:	4618      	mov	r0, r3
 800b7e4:	3708      	adds	r7, #8
 800b7e6:	46bd      	mov	sp, r7
 800b7e8:	bd80      	pop	{r7, pc}

0800b7ea <USBH_LL_DriverVBUS>:
  *           0 : VBUS Inactive
  *           1 : VBUS Active
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_DriverVBUS(USBH_HandleTypeDef *phost, uint8_t state)
{
 800b7ea:	b580      	push	{r7, lr}
 800b7ec:	b082      	sub	sp, #8
 800b7ee:	af00      	add	r7, sp, #0
 800b7f0:	6078      	str	r0, [r7, #4]
 800b7f2:	460b      	mov	r3, r1
 800b7f4:	70fb      	strb	r3, [r7, #3]
  if (phost->id == HOST_FS) {
 800b7f6:	687b      	ldr	r3, [r7, #4]
 800b7f8:	f893 349c 	ldrb.w	r3, [r3, #1180]	; 0x49c
 800b7fc:	2b01      	cmp	r3, #1
 800b7fe:	d103      	bne.n	800b808 <USBH_LL_DriverVBUS+0x1e>
    MX_DriverVbusFS(state);
 800b800:	78fb      	ldrb	r3, [r7, #3]
 800b802:	4618      	mov	r0, r3
 800b804:	f000 f870 	bl	800b8e8 <MX_DriverVbusFS>

  /* USER CODE BEGIN 0 */

  /* USER CODE END 0*/

  HAL_Delay(200);
 800b808:	20c8      	movs	r0, #200	; 0xc8
 800b80a:	f7f7 fc59 	bl	80030c0 <HAL_Delay>
  return USBH_OK;
 800b80e:	2300      	movs	r3, #0
}
 800b810:	4618      	mov	r0, r3
 800b812:	3708      	adds	r7, #8
 800b814:	46bd      	mov	sp, r7
 800b816:	bd80      	pop	{r7, pc}

0800b818 <USBH_LL_SetToggle>:
  * @param  pipe: Pipe index
  * @param  toggle: toggle (0/1)
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SetToggle(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t toggle)
{
 800b818:	b480      	push	{r7}
 800b81a:	b085      	sub	sp, #20
 800b81c:	af00      	add	r7, sp, #0
 800b81e:	6078      	str	r0, [r7, #4]
 800b820:	460b      	mov	r3, r1
 800b822:	70fb      	strb	r3, [r7, #3]
 800b824:	4613      	mov	r3, r2
 800b826:	70bb      	strb	r3, [r7, #2]
  HCD_HandleTypeDef *pHandle;
  pHandle = phost->pData;
 800b828:	687b      	ldr	r3, [r7, #4]
 800b82a:	f8d3 34a0 	ldr.w	r3, [r3, #1184]	; 0x4a0
 800b82e:	60fb      	str	r3, [r7, #12]

  if(pHandle->hc[pipe].ep_is_in)
 800b830:	78fb      	ldrb	r3, [r7, #3]
 800b832:	68fa      	ldr	r2, [r7, #12]
 800b834:	212c      	movs	r1, #44	; 0x2c
 800b836:	fb01 f303 	mul.w	r3, r1, r3
 800b83a:	4413      	add	r3, r2
 800b83c:	333b      	adds	r3, #59	; 0x3b
 800b83e:	781b      	ldrb	r3, [r3, #0]
 800b840:	2b00      	cmp	r3, #0
 800b842:	d009      	beq.n	800b858 <USBH_LL_SetToggle+0x40>
  {
    pHandle->hc[pipe].toggle_in = toggle;
 800b844:	78fb      	ldrb	r3, [r7, #3]
 800b846:	68fa      	ldr	r2, [r7, #12]
 800b848:	212c      	movs	r1, #44	; 0x2c
 800b84a:	fb01 f303 	mul.w	r3, r1, r3
 800b84e:	4413      	add	r3, r2
 800b850:	3354      	adds	r3, #84	; 0x54
 800b852:	78ba      	ldrb	r2, [r7, #2]
 800b854:	701a      	strb	r2, [r3, #0]
 800b856:	e008      	b.n	800b86a <USBH_LL_SetToggle+0x52>
  }
  else
  {
    pHandle->hc[pipe].toggle_out = toggle;
 800b858:	78fb      	ldrb	r3, [r7, #3]
 800b85a:	68fa      	ldr	r2, [r7, #12]
 800b85c:	212c      	movs	r1, #44	; 0x2c
 800b85e:	fb01 f303 	mul.w	r3, r1, r3
 800b862:	4413      	add	r3, r2
 800b864:	3355      	adds	r3, #85	; 0x55
 800b866:	78ba      	ldrb	r2, [r7, #2]
 800b868:	701a      	strb	r2, [r3, #0]
  }

  return USBH_OK;
 800b86a:	2300      	movs	r3, #0
}
 800b86c:	4618      	mov	r0, r3
 800b86e:	3714      	adds	r7, #20
 800b870:	46bd      	mov	sp, r7
 800b872:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b876:	4770      	bx	lr

0800b878 <USBH_Delay>:
  * @brief  Delay routine for the USB Host Library
  * @param  Delay: Delay in ms
  * @retval None
  */
void USBH_Delay(uint32_t Delay)
{
 800b878:	b580      	push	{r7, lr}
 800b87a:	b082      	sub	sp, #8
 800b87c:	af00      	add	r7, sp, #0
 800b87e:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 800b880:	6878      	ldr	r0, [r7, #4]
 800b882:	f7f7 fc1d 	bl	80030c0 <HAL_Delay>
}
 800b886:	bf00      	nop
 800b888:	3708      	adds	r7, #8
 800b88a:	46bd      	mov	sp, r7
 800b88c:	bd80      	pop	{r7, pc}
	...

0800b890 <USBH_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBH_StatusTypeDef USBH_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800b890:	b480      	push	{r7}
 800b892:	b085      	sub	sp, #20
 800b894:	af00      	add	r7, sp, #0
 800b896:	4603      	mov	r3, r0
 800b898:	71fb      	strb	r3, [r7, #7]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800b89a:	2300      	movs	r3, #0
 800b89c:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800b89e:	79fb      	ldrb	r3, [r7, #7]
 800b8a0:	2b03      	cmp	r3, #3
 800b8a2:	d817      	bhi.n	800b8d4 <USBH_Get_USB_Status+0x44>
 800b8a4:	a201      	add	r2, pc, #4	; (adr r2, 800b8ac <USBH_Get_USB_Status+0x1c>)
 800b8a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b8aa:	bf00      	nop
 800b8ac:	0800b8bd 	.word	0x0800b8bd
 800b8b0:	0800b8c3 	.word	0x0800b8c3
 800b8b4:	0800b8c9 	.word	0x0800b8c9
 800b8b8:	0800b8cf 	.word	0x0800b8cf
  {
    case HAL_OK :
      usb_status = USBH_OK;
 800b8bc:	2300      	movs	r3, #0
 800b8be:	73fb      	strb	r3, [r7, #15]
    break;
 800b8c0:	e00b      	b.n	800b8da <USBH_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 800b8c2:	2302      	movs	r3, #2
 800b8c4:	73fb      	strb	r3, [r7, #15]
    break;
 800b8c6:	e008      	b.n	800b8da <USBH_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 800b8c8:	2301      	movs	r3, #1
 800b8ca:	73fb      	strb	r3, [r7, #15]
    break;
 800b8cc:	e005      	b.n	800b8da <USBH_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 800b8ce:	2302      	movs	r3, #2
 800b8d0:	73fb      	strb	r3, [r7, #15]
    break;
 800b8d2:	e002      	b.n	800b8da <USBH_Get_USB_Status+0x4a>
    default :
      usb_status = USBH_FAIL;
 800b8d4:	2302      	movs	r3, #2
 800b8d6:	73fb      	strb	r3, [r7, #15]
    break;
 800b8d8:	bf00      	nop
  }
  return usb_status;
 800b8da:	7bfb      	ldrb	r3, [r7, #15]
}
 800b8dc:	4618      	mov	r0, r3
 800b8de:	3714      	adds	r7, #20
 800b8e0:	46bd      	mov	sp, r7
 800b8e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8e6:	4770      	bx	lr

0800b8e8 <MX_DriverVbusFS>:
  *          This parameter can be one of the these values:
  *           - 1 : VBUS Active
  *           - 0 : VBUS Inactive
  */
void MX_DriverVbusFS(uint8_t state)
{
 800b8e8:	b580      	push	{r7, lr}
 800b8ea:	b084      	sub	sp, #16
 800b8ec:	af00      	add	r7, sp, #0
 800b8ee:	4603      	mov	r3, r0
 800b8f0:	71fb      	strb	r3, [r7, #7]
  uint8_t data = state;
 800b8f2:	79fb      	ldrb	r3, [r7, #7]
 800b8f4:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN PREPARE_GPIO_DATA_VBUS_FS */
  if(state == 0)
 800b8f6:	79fb      	ldrb	r3, [r7, #7]
 800b8f8:	2b00      	cmp	r3, #0
 800b8fa:	d102      	bne.n	800b902 <MX_DriverVbusFS+0x1a>
  {
    /* Drive high Charge pump */
    data = GPIO_PIN_SET;
 800b8fc:	2301      	movs	r3, #1
 800b8fe:	73fb      	strb	r3, [r7, #15]
 800b900:	e001      	b.n	800b906 <MX_DriverVbusFS+0x1e>
  }
  else
  {
    /* Drive low Charge pump */
    data = GPIO_PIN_RESET;
 800b902:	2300      	movs	r3, #0
 800b904:	73fb      	strb	r3, [r7, #15]
  }
  /* USER CODE END PREPARE_GPIO_DATA_VBUS_FS */
  HAL_GPIO_WritePin(GPIOC,GPIO_PIN_0,(GPIO_PinState)data);
 800b906:	7bfb      	ldrb	r3, [r7, #15]
 800b908:	461a      	mov	r2, r3
 800b90a:	2101      	movs	r1, #1
 800b90c:	4803      	ldr	r0, [pc, #12]	; (800b91c <MX_DriverVbusFS+0x34>)
 800b90e:	f7f8 fb73 	bl	8003ff8 <HAL_GPIO_WritePin>
}
 800b912:	bf00      	nop
 800b914:	3710      	adds	r7, #16
 800b916:	46bd      	mov	sp, r7
 800b918:	bd80      	pop	{r7, pc}
 800b91a:	bf00      	nop
 800b91c:	40020800 	.word	0x40020800

0800b920 <__errno>:
 800b920:	4b01      	ldr	r3, [pc, #4]	; (800b928 <__errno+0x8>)
 800b922:	6818      	ldr	r0, [r3, #0]
 800b924:	4770      	bx	lr
 800b926:	bf00      	nop
 800b928:	20000068 	.word	0x20000068

0800b92c <__libc_init_array>:
 800b92c:	b570      	push	{r4, r5, r6, lr}
 800b92e:	4d0d      	ldr	r5, [pc, #52]	; (800b964 <__libc_init_array+0x38>)
 800b930:	4c0d      	ldr	r4, [pc, #52]	; (800b968 <__libc_init_array+0x3c>)
 800b932:	1b64      	subs	r4, r4, r5
 800b934:	10a4      	asrs	r4, r4, #2
 800b936:	2600      	movs	r6, #0
 800b938:	42a6      	cmp	r6, r4
 800b93a:	d109      	bne.n	800b950 <__libc_init_array+0x24>
 800b93c:	4d0b      	ldr	r5, [pc, #44]	; (800b96c <__libc_init_array+0x40>)
 800b93e:	4c0c      	ldr	r4, [pc, #48]	; (800b970 <__libc_init_array+0x44>)
 800b940:	f002 ff10 	bl	800e764 <_init>
 800b944:	1b64      	subs	r4, r4, r5
 800b946:	10a4      	asrs	r4, r4, #2
 800b948:	2600      	movs	r6, #0
 800b94a:	42a6      	cmp	r6, r4
 800b94c:	d105      	bne.n	800b95a <__libc_init_array+0x2e>
 800b94e:	bd70      	pop	{r4, r5, r6, pc}
 800b950:	f855 3b04 	ldr.w	r3, [r5], #4
 800b954:	4798      	blx	r3
 800b956:	3601      	adds	r6, #1
 800b958:	e7ee      	b.n	800b938 <__libc_init_array+0xc>
 800b95a:	f855 3b04 	ldr.w	r3, [r5], #4
 800b95e:	4798      	blx	r3
 800b960:	3601      	adds	r6, #1
 800b962:	e7f2      	b.n	800b94a <__libc_init_array+0x1e>
 800b964:	0800eae0 	.word	0x0800eae0
 800b968:	0800eae0 	.word	0x0800eae0
 800b96c:	0800eae0 	.word	0x0800eae0
 800b970:	0800eae4 	.word	0x0800eae4

0800b974 <malloc>:
 800b974:	4b02      	ldr	r3, [pc, #8]	; (800b980 <malloc+0xc>)
 800b976:	4601      	mov	r1, r0
 800b978:	6818      	ldr	r0, [r3, #0]
 800b97a:	f000 b87f 	b.w	800ba7c <_malloc_r>
 800b97e:	bf00      	nop
 800b980:	20000068 	.word	0x20000068

0800b984 <free>:
 800b984:	4b02      	ldr	r3, [pc, #8]	; (800b990 <free+0xc>)
 800b986:	4601      	mov	r1, r0
 800b988:	6818      	ldr	r0, [r3, #0]
 800b98a:	f000 b80b 	b.w	800b9a4 <_free_r>
 800b98e:	bf00      	nop
 800b990:	20000068 	.word	0x20000068

0800b994 <memset>:
 800b994:	4402      	add	r2, r0
 800b996:	4603      	mov	r3, r0
 800b998:	4293      	cmp	r3, r2
 800b99a:	d100      	bne.n	800b99e <memset+0xa>
 800b99c:	4770      	bx	lr
 800b99e:	f803 1b01 	strb.w	r1, [r3], #1
 800b9a2:	e7f9      	b.n	800b998 <memset+0x4>

0800b9a4 <_free_r>:
 800b9a4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800b9a6:	2900      	cmp	r1, #0
 800b9a8:	d044      	beq.n	800ba34 <_free_r+0x90>
 800b9aa:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b9ae:	9001      	str	r0, [sp, #4]
 800b9b0:	2b00      	cmp	r3, #0
 800b9b2:	f1a1 0404 	sub.w	r4, r1, #4
 800b9b6:	bfb8      	it	lt
 800b9b8:	18e4      	addlt	r4, r4, r3
 800b9ba:	f000 fc51 	bl	800c260 <__malloc_lock>
 800b9be:	4a1e      	ldr	r2, [pc, #120]	; (800ba38 <_free_r+0x94>)
 800b9c0:	9801      	ldr	r0, [sp, #4]
 800b9c2:	6813      	ldr	r3, [r2, #0]
 800b9c4:	b933      	cbnz	r3, 800b9d4 <_free_r+0x30>
 800b9c6:	6063      	str	r3, [r4, #4]
 800b9c8:	6014      	str	r4, [r2, #0]
 800b9ca:	b003      	add	sp, #12
 800b9cc:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800b9d0:	f000 bc4c 	b.w	800c26c <__malloc_unlock>
 800b9d4:	42a3      	cmp	r3, r4
 800b9d6:	d908      	bls.n	800b9ea <_free_r+0x46>
 800b9d8:	6825      	ldr	r5, [r4, #0]
 800b9da:	1961      	adds	r1, r4, r5
 800b9dc:	428b      	cmp	r3, r1
 800b9de:	bf01      	itttt	eq
 800b9e0:	6819      	ldreq	r1, [r3, #0]
 800b9e2:	685b      	ldreq	r3, [r3, #4]
 800b9e4:	1949      	addeq	r1, r1, r5
 800b9e6:	6021      	streq	r1, [r4, #0]
 800b9e8:	e7ed      	b.n	800b9c6 <_free_r+0x22>
 800b9ea:	461a      	mov	r2, r3
 800b9ec:	685b      	ldr	r3, [r3, #4]
 800b9ee:	b10b      	cbz	r3, 800b9f4 <_free_r+0x50>
 800b9f0:	42a3      	cmp	r3, r4
 800b9f2:	d9fa      	bls.n	800b9ea <_free_r+0x46>
 800b9f4:	6811      	ldr	r1, [r2, #0]
 800b9f6:	1855      	adds	r5, r2, r1
 800b9f8:	42a5      	cmp	r5, r4
 800b9fa:	d10b      	bne.n	800ba14 <_free_r+0x70>
 800b9fc:	6824      	ldr	r4, [r4, #0]
 800b9fe:	4421      	add	r1, r4
 800ba00:	1854      	adds	r4, r2, r1
 800ba02:	42a3      	cmp	r3, r4
 800ba04:	6011      	str	r1, [r2, #0]
 800ba06:	d1e0      	bne.n	800b9ca <_free_r+0x26>
 800ba08:	681c      	ldr	r4, [r3, #0]
 800ba0a:	685b      	ldr	r3, [r3, #4]
 800ba0c:	6053      	str	r3, [r2, #4]
 800ba0e:	4421      	add	r1, r4
 800ba10:	6011      	str	r1, [r2, #0]
 800ba12:	e7da      	b.n	800b9ca <_free_r+0x26>
 800ba14:	d902      	bls.n	800ba1c <_free_r+0x78>
 800ba16:	230c      	movs	r3, #12
 800ba18:	6003      	str	r3, [r0, #0]
 800ba1a:	e7d6      	b.n	800b9ca <_free_r+0x26>
 800ba1c:	6825      	ldr	r5, [r4, #0]
 800ba1e:	1961      	adds	r1, r4, r5
 800ba20:	428b      	cmp	r3, r1
 800ba22:	bf04      	itt	eq
 800ba24:	6819      	ldreq	r1, [r3, #0]
 800ba26:	685b      	ldreq	r3, [r3, #4]
 800ba28:	6063      	str	r3, [r4, #4]
 800ba2a:	bf04      	itt	eq
 800ba2c:	1949      	addeq	r1, r1, r5
 800ba2e:	6021      	streq	r1, [r4, #0]
 800ba30:	6054      	str	r4, [r2, #4]
 800ba32:	e7ca      	b.n	800b9ca <_free_r+0x26>
 800ba34:	b003      	add	sp, #12
 800ba36:	bd30      	pop	{r4, r5, pc}
 800ba38:	200019ac 	.word	0x200019ac

0800ba3c <sbrk_aligned>:
 800ba3c:	b570      	push	{r4, r5, r6, lr}
 800ba3e:	4e0e      	ldr	r6, [pc, #56]	; (800ba78 <sbrk_aligned+0x3c>)
 800ba40:	460c      	mov	r4, r1
 800ba42:	6831      	ldr	r1, [r6, #0]
 800ba44:	4605      	mov	r5, r0
 800ba46:	b911      	cbnz	r1, 800ba4e <sbrk_aligned+0x12>
 800ba48:	f000 f91a 	bl	800bc80 <_sbrk_r>
 800ba4c:	6030      	str	r0, [r6, #0]
 800ba4e:	4621      	mov	r1, r4
 800ba50:	4628      	mov	r0, r5
 800ba52:	f000 f915 	bl	800bc80 <_sbrk_r>
 800ba56:	1c43      	adds	r3, r0, #1
 800ba58:	d00a      	beq.n	800ba70 <sbrk_aligned+0x34>
 800ba5a:	1cc4      	adds	r4, r0, #3
 800ba5c:	f024 0403 	bic.w	r4, r4, #3
 800ba60:	42a0      	cmp	r0, r4
 800ba62:	d007      	beq.n	800ba74 <sbrk_aligned+0x38>
 800ba64:	1a21      	subs	r1, r4, r0
 800ba66:	4628      	mov	r0, r5
 800ba68:	f000 f90a 	bl	800bc80 <_sbrk_r>
 800ba6c:	3001      	adds	r0, #1
 800ba6e:	d101      	bne.n	800ba74 <sbrk_aligned+0x38>
 800ba70:	f04f 34ff 	mov.w	r4, #4294967295
 800ba74:	4620      	mov	r0, r4
 800ba76:	bd70      	pop	{r4, r5, r6, pc}
 800ba78:	200019b0 	.word	0x200019b0

0800ba7c <_malloc_r>:
 800ba7c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ba80:	1ccd      	adds	r5, r1, #3
 800ba82:	f025 0503 	bic.w	r5, r5, #3
 800ba86:	3508      	adds	r5, #8
 800ba88:	2d0c      	cmp	r5, #12
 800ba8a:	bf38      	it	cc
 800ba8c:	250c      	movcc	r5, #12
 800ba8e:	2d00      	cmp	r5, #0
 800ba90:	4607      	mov	r7, r0
 800ba92:	db01      	blt.n	800ba98 <_malloc_r+0x1c>
 800ba94:	42a9      	cmp	r1, r5
 800ba96:	d905      	bls.n	800baa4 <_malloc_r+0x28>
 800ba98:	230c      	movs	r3, #12
 800ba9a:	603b      	str	r3, [r7, #0]
 800ba9c:	2600      	movs	r6, #0
 800ba9e:	4630      	mov	r0, r6
 800baa0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800baa4:	4e2e      	ldr	r6, [pc, #184]	; (800bb60 <_malloc_r+0xe4>)
 800baa6:	f000 fbdb 	bl	800c260 <__malloc_lock>
 800baaa:	6833      	ldr	r3, [r6, #0]
 800baac:	461c      	mov	r4, r3
 800baae:	bb34      	cbnz	r4, 800bafe <_malloc_r+0x82>
 800bab0:	4629      	mov	r1, r5
 800bab2:	4638      	mov	r0, r7
 800bab4:	f7ff ffc2 	bl	800ba3c <sbrk_aligned>
 800bab8:	1c43      	adds	r3, r0, #1
 800baba:	4604      	mov	r4, r0
 800babc:	d14d      	bne.n	800bb5a <_malloc_r+0xde>
 800babe:	6834      	ldr	r4, [r6, #0]
 800bac0:	4626      	mov	r6, r4
 800bac2:	2e00      	cmp	r6, #0
 800bac4:	d140      	bne.n	800bb48 <_malloc_r+0xcc>
 800bac6:	6823      	ldr	r3, [r4, #0]
 800bac8:	4631      	mov	r1, r6
 800baca:	4638      	mov	r0, r7
 800bacc:	eb04 0803 	add.w	r8, r4, r3
 800bad0:	f000 f8d6 	bl	800bc80 <_sbrk_r>
 800bad4:	4580      	cmp	r8, r0
 800bad6:	d13a      	bne.n	800bb4e <_malloc_r+0xd2>
 800bad8:	6821      	ldr	r1, [r4, #0]
 800bada:	3503      	adds	r5, #3
 800badc:	1a6d      	subs	r5, r5, r1
 800bade:	f025 0503 	bic.w	r5, r5, #3
 800bae2:	3508      	adds	r5, #8
 800bae4:	2d0c      	cmp	r5, #12
 800bae6:	bf38      	it	cc
 800bae8:	250c      	movcc	r5, #12
 800baea:	4629      	mov	r1, r5
 800baec:	4638      	mov	r0, r7
 800baee:	f7ff ffa5 	bl	800ba3c <sbrk_aligned>
 800baf2:	3001      	adds	r0, #1
 800baf4:	d02b      	beq.n	800bb4e <_malloc_r+0xd2>
 800baf6:	6823      	ldr	r3, [r4, #0]
 800baf8:	442b      	add	r3, r5
 800bafa:	6023      	str	r3, [r4, #0]
 800bafc:	e00e      	b.n	800bb1c <_malloc_r+0xa0>
 800bafe:	6822      	ldr	r2, [r4, #0]
 800bb00:	1b52      	subs	r2, r2, r5
 800bb02:	d41e      	bmi.n	800bb42 <_malloc_r+0xc6>
 800bb04:	2a0b      	cmp	r2, #11
 800bb06:	d916      	bls.n	800bb36 <_malloc_r+0xba>
 800bb08:	1961      	adds	r1, r4, r5
 800bb0a:	42a3      	cmp	r3, r4
 800bb0c:	6025      	str	r5, [r4, #0]
 800bb0e:	bf18      	it	ne
 800bb10:	6059      	strne	r1, [r3, #4]
 800bb12:	6863      	ldr	r3, [r4, #4]
 800bb14:	bf08      	it	eq
 800bb16:	6031      	streq	r1, [r6, #0]
 800bb18:	5162      	str	r2, [r4, r5]
 800bb1a:	604b      	str	r3, [r1, #4]
 800bb1c:	4638      	mov	r0, r7
 800bb1e:	f104 060b 	add.w	r6, r4, #11
 800bb22:	f000 fba3 	bl	800c26c <__malloc_unlock>
 800bb26:	f026 0607 	bic.w	r6, r6, #7
 800bb2a:	1d23      	adds	r3, r4, #4
 800bb2c:	1af2      	subs	r2, r6, r3
 800bb2e:	d0b6      	beq.n	800ba9e <_malloc_r+0x22>
 800bb30:	1b9b      	subs	r3, r3, r6
 800bb32:	50a3      	str	r3, [r4, r2]
 800bb34:	e7b3      	b.n	800ba9e <_malloc_r+0x22>
 800bb36:	6862      	ldr	r2, [r4, #4]
 800bb38:	42a3      	cmp	r3, r4
 800bb3a:	bf0c      	ite	eq
 800bb3c:	6032      	streq	r2, [r6, #0]
 800bb3e:	605a      	strne	r2, [r3, #4]
 800bb40:	e7ec      	b.n	800bb1c <_malloc_r+0xa0>
 800bb42:	4623      	mov	r3, r4
 800bb44:	6864      	ldr	r4, [r4, #4]
 800bb46:	e7b2      	b.n	800baae <_malloc_r+0x32>
 800bb48:	4634      	mov	r4, r6
 800bb4a:	6876      	ldr	r6, [r6, #4]
 800bb4c:	e7b9      	b.n	800bac2 <_malloc_r+0x46>
 800bb4e:	230c      	movs	r3, #12
 800bb50:	603b      	str	r3, [r7, #0]
 800bb52:	4638      	mov	r0, r7
 800bb54:	f000 fb8a 	bl	800c26c <__malloc_unlock>
 800bb58:	e7a1      	b.n	800ba9e <_malloc_r+0x22>
 800bb5a:	6025      	str	r5, [r4, #0]
 800bb5c:	e7de      	b.n	800bb1c <_malloc_r+0xa0>
 800bb5e:	bf00      	nop
 800bb60:	200019ac 	.word	0x200019ac

0800bb64 <iprintf>:
 800bb64:	b40f      	push	{r0, r1, r2, r3}
 800bb66:	4b0a      	ldr	r3, [pc, #40]	; (800bb90 <iprintf+0x2c>)
 800bb68:	b513      	push	{r0, r1, r4, lr}
 800bb6a:	681c      	ldr	r4, [r3, #0]
 800bb6c:	b124      	cbz	r4, 800bb78 <iprintf+0x14>
 800bb6e:	69a3      	ldr	r3, [r4, #24]
 800bb70:	b913      	cbnz	r3, 800bb78 <iprintf+0x14>
 800bb72:	4620      	mov	r0, r4
 800bb74:	f000 fa6e 	bl	800c054 <__sinit>
 800bb78:	ab05      	add	r3, sp, #20
 800bb7a:	9a04      	ldr	r2, [sp, #16]
 800bb7c:	68a1      	ldr	r1, [r4, #8]
 800bb7e:	9301      	str	r3, [sp, #4]
 800bb80:	4620      	mov	r0, r4
 800bb82:	f000 fba3 	bl	800c2cc <_vfiprintf_r>
 800bb86:	b002      	add	sp, #8
 800bb88:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800bb8c:	b004      	add	sp, #16
 800bb8e:	4770      	bx	lr
 800bb90:	20000068 	.word	0x20000068

0800bb94 <_puts_r>:
 800bb94:	b570      	push	{r4, r5, r6, lr}
 800bb96:	460e      	mov	r6, r1
 800bb98:	4605      	mov	r5, r0
 800bb9a:	b118      	cbz	r0, 800bba4 <_puts_r+0x10>
 800bb9c:	6983      	ldr	r3, [r0, #24]
 800bb9e:	b90b      	cbnz	r3, 800bba4 <_puts_r+0x10>
 800bba0:	f000 fa58 	bl	800c054 <__sinit>
 800bba4:	69ab      	ldr	r3, [r5, #24]
 800bba6:	68ac      	ldr	r4, [r5, #8]
 800bba8:	b913      	cbnz	r3, 800bbb0 <_puts_r+0x1c>
 800bbaa:	4628      	mov	r0, r5
 800bbac:	f000 fa52 	bl	800c054 <__sinit>
 800bbb0:	4b2c      	ldr	r3, [pc, #176]	; (800bc64 <_puts_r+0xd0>)
 800bbb2:	429c      	cmp	r4, r3
 800bbb4:	d120      	bne.n	800bbf8 <_puts_r+0x64>
 800bbb6:	686c      	ldr	r4, [r5, #4]
 800bbb8:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800bbba:	07db      	lsls	r3, r3, #31
 800bbbc:	d405      	bmi.n	800bbca <_puts_r+0x36>
 800bbbe:	89a3      	ldrh	r3, [r4, #12]
 800bbc0:	0598      	lsls	r0, r3, #22
 800bbc2:	d402      	bmi.n	800bbca <_puts_r+0x36>
 800bbc4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800bbc6:	f000 fae3 	bl	800c190 <__retarget_lock_acquire_recursive>
 800bbca:	89a3      	ldrh	r3, [r4, #12]
 800bbcc:	0719      	lsls	r1, r3, #28
 800bbce:	d51d      	bpl.n	800bc0c <_puts_r+0x78>
 800bbd0:	6923      	ldr	r3, [r4, #16]
 800bbd2:	b1db      	cbz	r3, 800bc0c <_puts_r+0x78>
 800bbd4:	3e01      	subs	r6, #1
 800bbd6:	68a3      	ldr	r3, [r4, #8]
 800bbd8:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800bbdc:	3b01      	subs	r3, #1
 800bbde:	60a3      	str	r3, [r4, #8]
 800bbe0:	bb39      	cbnz	r1, 800bc32 <_puts_r+0x9e>
 800bbe2:	2b00      	cmp	r3, #0
 800bbe4:	da38      	bge.n	800bc58 <_puts_r+0xc4>
 800bbe6:	4622      	mov	r2, r4
 800bbe8:	210a      	movs	r1, #10
 800bbea:	4628      	mov	r0, r5
 800bbec:	f000 f858 	bl	800bca0 <__swbuf_r>
 800bbf0:	3001      	adds	r0, #1
 800bbf2:	d011      	beq.n	800bc18 <_puts_r+0x84>
 800bbf4:	250a      	movs	r5, #10
 800bbf6:	e011      	b.n	800bc1c <_puts_r+0x88>
 800bbf8:	4b1b      	ldr	r3, [pc, #108]	; (800bc68 <_puts_r+0xd4>)
 800bbfa:	429c      	cmp	r4, r3
 800bbfc:	d101      	bne.n	800bc02 <_puts_r+0x6e>
 800bbfe:	68ac      	ldr	r4, [r5, #8]
 800bc00:	e7da      	b.n	800bbb8 <_puts_r+0x24>
 800bc02:	4b1a      	ldr	r3, [pc, #104]	; (800bc6c <_puts_r+0xd8>)
 800bc04:	429c      	cmp	r4, r3
 800bc06:	bf08      	it	eq
 800bc08:	68ec      	ldreq	r4, [r5, #12]
 800bc0a:	e7d5      	b.n	800bbb8 <_puts_r+0x24>
 800bc0c:	4621      	mov	r1, r4
 800bc0e:	4628      	mov	r0, r5
 800bc10:	f000 f898 	bl	800bd44 <__swsetup_r>
 800bc14:	2800      	cmp	r0, #0
 800bc16:	d0dd      	beq.n	800bbd4 <_puts_r+0x40>
 800bc18:	f04f 35ff 	mov.w	r5, #4294967295
 800bc1c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800bc1e:	07da      	lsls	r2, r3, #31
 800bc20:	d405      	bmi.n	800bc2e <_puts_r+0x9a>
 800bc22:	89a3      	ldrh	r3, [r4, #12]
 800bc24:	059b      	lsls	r3, r3, #22
 800bc26:	d402      	bmi.n	800bc2e <_puts_r+0x9a>
 800bc28:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800bc2a:	f000 fab2 	bl	800c192 <__retarget_lock_release_recursive>
 800bc2e:	4628      	mov	r0, r5
 800bc30:	bd70      	pop	{r4, r5, r6, pc}
 800bc32:	2b00      	cmp	r3, #0
 800bc34:	da04      	bge.n	800bc40 <_puts_r+0xac>
 800bc36:	69a2      	ldr	r2, [r4, #24]
 800bc38:	429a      	cmp	r2, r3
 800bc3a:	dc06      	bgt.n	800bc4a <_puts_r+0xb6>
 800bc3c:	290a      	cmp	r1, #10
 800bc3e:	d004      	beq.n	800bc4a <_puts_r+0xb6>
 800bc40:	6823      	ldr	r3, [r4, #0]
 800bc42:	1c5a      	adds	r2, r3, #1
 800bc44:	6022      	str	r2, [r4, #0]
 800bc46:	7019      	strb	r1, [r3, #0]
 800bc48:	e7c5      	b.n	800bbd6 <_puts_r+0x42>
 800bc4a:	4622      	mov	r2, r4
 800bc4c:	4628      	mov	r0, r5
 800bc4e:	f000 f827 	bl	800bca0 <__swbuf_r>
 800bc52:	3001      	adds	r0, #1
 800bc54:	d1bf      	bne.n	800bbd6 <_puts_r+0x42>
 800bc56:	e7df      	b.n	800bc18 <_puts_r+0x84>
 800bc58:	6823      	ldr	r3, [r4, #0]
 800bc5a:	250a      	movs	r5, #10
 800bc5c:	1c5a      	adds	r2, r3, #1
 800bc5e:	6022      	str	r2, [r4, #0]
 800bc60:	701d      	strb	r5, [r3, #0]
 800bc62:	e7db      	b.n	800bc1c <_puts_r+0x88>
 800bc64:	0800e85c 	.word	0x0800e85c
 800bc68:	0800e87c 	.word	0x0800e87c
 800bc6c:	0800e83c 	.word	0x0800e83c

0800bc70 <puts>:
 800bc70:	4b02      	ldr	r3, [pc, #8]	; (800bc7c <puts+0xc>)
 800bc72:	4601      	mov	r1, r0
 800bc74:	6818      	ldr	r0, [r3, #0]
 800bc76:	f7ff bf8d 	b.w	800bb94 <_puts_r>
 800bc7a:	bf00      	nop
 800bc7c:	20000068 	.word	0x20000068

0800bc80 <_sbrk_r>:
 800bc80:	b538      	push	{r3, r4, r5, lr}
 800bc82:	4d06      	ldr	r5, [pc, #24]	; (800bc9c <_sbrk_r+0x1c>)
 800bc84:	2300      	movs	r3, #0
 800bc86:	4604      	mov	r4, r0
 800bc88:	4608      	mov	r0, r1
 800bc8a:	602b      	str	r3, [r5, #0]
 800bc8c:	f7f6 f880 	bl	8001d90 <_sbrk>
 800bc90:	1c43      	adds	r3, r0, #1
 800bc92:	d102      	bne.n	800bc9a <_sbrk_r+0x1a>
 800bc94:	682b      	ldr	r3, [r5, #0]
 800bc96:	b103      	cbz	r3, 800bc9a <_sbrk_r+0x1a>
 800bc98:	6023      	str	r3, [r4, #0]
 800bc9a:	bd38      	pop	{r3, r4, r5, pc}
 800bc9c:	200019b8 	.word	0x200019b8

0800bca0 <__swbuf_r>:
 800bca0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bca2:	460e      	mov	r6, r1
 800bca4:	4614      	mov	r4, r2
 800bca6:	4605      	mov	r5, r0
 800bca8:	b118      	cbz	r0, 800bcb2 <__swbuf_r+0x12>
 800bcaa:	6983      	ldr	r3, [r0, #24]
 800bcac:	b90b      	cbnz	r3, 800bcb2 <__swbuf_r+0x12>
 800bcae:	f000 f9d1 	bl	800c054 <__sinit>
 800bcb2:	4b21      	ldr	r3, [pc, #132]	; (800bd38 <__swbuf_r+0x98>)
 800bcb4:	429c      	cmp	r4, r3
 800bcb6:	d12b      	bne.n	800bd10 <__swbuf_r+0x70>
 800bcb8:	686c      	ldr	r4, [r5, #4]
 800bcba:	69a3      	ldr	r3, [r4, #24]
 800bcbc:	60a3      	str	r3, [r4, #8]
 800bcbe:	89a3      	ldrh	r3, [r4, #12]
 800bcc0:	071a      	lsls	r2, r3, #28
 800bcc2:	d52f      	bpl.n	800bd24 <__swbuf_r+0x84>
 800bcc4:	6923      	ldr	r3, [r4, #16]
 800bcc6:	b36b      	cbz	r3, 800bd24 <__swbuf_r+0x84>
 800bcc8:	6923      	ldr	r3, [r4, #16]
 800bcca:	6820      	ldr	r0, [r4, #0]
 800bccc:	1ac0      	subs	r0, r0, r3
 800bcce:	6963      	ldr	r3, [r4, #20]
 800bcd0:	b2f6      	uxtb	r6, r6
 800bcd2:	4283      	cmp	r3, r0
 800bcd4:	4637      	mov	r7, r6
 800bcd6:	dc04      	bgt.n	800bce2 <__swbuf_r+0x42>
 800bcd8:	4621      	mov	r1, r4
 800bcda:	4628      	mov	r0, r5
 800bcdc:	f000 f926 	bl	800bf2c <_fflush_r>
 800bce0:	bb30      	cbnz	r0, 800bd30 <__swbuf_r+0x90>
 800bce2:	68a3      	ldr	r3, [r4, #8]
 800bce4:	3b01      	subs	r3, #1
 800bce6:	60a3      	str	r3, [r4, #8]
 800bce8:	6823      	ldr	r3, [r4, #0]
 800bcea:	1c5a      	adds	r2, r3, #1
 800bcec:	6022      	str	r2, [r4, #0]
 800bcee:	701e      	strb	r6, [r3, #0]
 800bcf0:	6963      	ldr	r3, [r4, #20]
 800bcf2:	3001      	adds	r0, #1
 800bcf4:	4283      	cmp	r3, r0
 800bcf6:	d004      	beq.n	800bd02 <__swbuf_r+0x62>
 800bcf8:	89a3      	ldrh	r3, [r4, #12]
 800bcfa:	07db      	lsls	r3, r3, #31
 800bcfc:	d506      	bpl.n	800bd0c <__swbuf_r+0x6c>
 800bcfe:	2e0a      	cmp	r6, #10
 800bd00:	d104      	bne.n	800bd0c <__swbuf_r+0x6c>
 800bd02:	4621      	mov	r1, r4
 800bd04:	4628      	mov	r0, r5
 800bd06:	f000 f911 	bl	800bf2c <_fflush_r>
 800bd0a:	b988      	cbnz	r0, 800bd30 <__swbuf_r+0x90>
 800bd0c:	4638      	mov	r0, r7
 800bd0e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800bd10:	4b0a      	ldr	r3, [pc, #40]	; (800bd3c <__swbuf_r+0x9c>)
 800bd12:	429c      	cmp	r4, r3
 800bd14:	d101      	bne.n	800bd1a <__swbuf_r+0x7a>
 800bd16:	68ac      	ldr	r4, [r5, #8]
 800bd18:	e7cf      	b.n	800bcba <__swbuf_r+0x1a>
 800bd1a:	4b09      	ldr	r3, [pc, #36]	; (800bd40 <__swbuf_r+0xa0>)
 800bd1c:	429c      	cmp	r4, r3
 800bd1e:	bf08      	it	eq
 800bd20:	68ec      	ldreq	r4, [r5, #12]
 800bd22:	e7ca      	b.n	800bcba <__swbuf_r+0x1a>
 800bd24:	4621      	mov	r1, r4
 800bd26:	4628      	mov	r0, r5
 800bd28:	f000 f80c 	bl	800bd44 <__swsetup_r>
 800bd2c:	2800      	cmp	r0, #0
 800bd2e:	d0cb      	beq.n	800bcc8 <__swbuf_r+0x28>
 800bd30:	f04f 37ff 	mov.w	r7, #4294967295
 800bd34:	e7ea      	b.n	800bd0c <__swbuf_r+0x6c>
 800bd36:	bf00      	nop
 800bd38:	0800e85c 	.word	0x0800e85c
 800bd3c:	0800e87c 	.word	0x0800e87c
 800bd40:	0800e83c 	.word	0x0800e83c

0800bd44 <__swsetup_r>:
 800bd44:	4b32      	ldr	r3, [pc, #200]	; (800be10 <__swsetup_r+0xcc>)
 800bd46:	b570      	push	{r4, r5, r6, lr}
 800bd48:	681d      	ldr	r5, [r3, #0]
 800bd4a:	4606      	mov	r6, r0
 800bd4c:	460c      	mov	r4, r1
 800bd4e:	b125      	cbz	r5, 800bd5a <__swsetup_r+0x16>
 800bd50:	69ab      	ldr	r3, [r5, #24]
 800bd52:	b913      	cbnz	r3, 800bd5a <__swsetup_r+0x16>
 800bd54:	4628      	mov	r0, r5
 800bd56:	f000 f97d 	bl	800c054 <__sinit>
 800bd5a:	4b2e      	ldr	r3, [pc, #184]	; (800be14 <__swsetup_r+0xd0>)
 800bd5c:	429c      	cmp	r4, r3
 800bd5e:	d10f      	bne.n	800bd80 <__swsetup_r+0x3c>
 800bd60:	686c      	ldr	r4, [r5, #4]
 800bd62:	89a3      	ldrh	r3, [r4, #12]
 800bd64:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800bd68:	0719      	lsls	r1, r3, #28
 800bd6a:	d42c      	bmi.n	800bdc6 <__swsetup_r+0x82>
 800bd6c:	06dd      	lsls	r5, r3, #27
 800bd6e:	d411      	bmi.n	800bd94 <__swsetup_r+0x50>
 800bd70:	2309      	movs	r3, #9
 800bd72:	6033      	str	r3, [r6, #0]
 800bd74:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800bd78:	81a3      	strh	r3, [r4, #12]
 800bd7a:	f04f 30ff 	mov.w	r0, #4294967295
 800bd7e:	e03e      	b.n	800bdfe <__swsetup_r+0xba>
 800bd80:	4b25      	ldr	r3, [pc, #148]	; (800be18 <__swsetup_r+0xd4>)
 800bd82:	429c      	cmp	r4, r3
 800bd84:	d101      	bne.n	800bd8a <__swsetup_r+0x46>
 800bd86:	68ac      	ldr	r4, [r5, #8]
 800bd88:	e7eb      	b.n	800bd62 <__swsetup_r+0x1e>
 800bd8a:	4b24      	ldr	r3, [pc, #144]	; (800be1c <__swsetup_r+0xd8>)
 800bd8c:	429c      	cmp	r4, r3
 800bd8e:	bf08      	it	eq
 800bd90:	68ec      	ldreq	r4, [r5, #12]
 800bd92:	e7e6      	b.n	800bd62 <__swsetup_r+0x1e>
 800bd94:	0758      	lsls	r0, r3, #29
 800bd96:	d512      	bpl.n	800bdbe <__swsetup_r+0x7a>
 800bd98:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800bd9a:	b141      	cbz	r1, 800bdae <__swsetup_r+0x6a>
 800bd9c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800bda0:	4299      	cmp	r1, r3
 800bda2:	d002      	beq.n	800bdaa <__swsetup_r+0x66>
 800bda4:	4630      	mov	r0, r6
 800bda6:	f7ff fdfd 	bl	800b9a4 <_free_r>
 800bdaa:	2300      	movs	r3, #0
 800bdac:	6363      	str	r3, [r4, #52]	; 0x34
 800bdae:	89a3      	ldrh	r3, [r4, #12]
 800bdb0:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800bdb4:	81a3      	strh	r3, [r4, #12]
 800bdb6:	2300      	movs	r3, #0
 800bdb8:	6063      	str	r3, [r4, #4]
 800bdba:	6923      	ldr	r3, [r4, #16]
 800bdbc:	6023      	str	r3, [r4, #0]
 800bdbe:	89a3      	ldrh	r3, [r4, #12]
 800bdc0:	f043 0308 	orr.w	r3, r3, #8
 800bdc4:	81a3      	strh	r3, [r4, #12]
 800bdc6:	6923      	ldr	r3, [r4, #16]
 800bdc8:	b94b      	cbnz	r3, 800bdde <__swsetup_r+0x9a>
 800bdca:	89a3      	ldrh	r3, [r4, #12]
 800bdcc:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800bdd0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800bdd4:	d003      	beq.n	800bdde <__swsetup_r+0x9a>
 800bdd6:	4621      	mov	r1, r4
 800bdd8:	4630      	mov	r0, r6
 800bdda:	f000 fa01 	bl	800c1e0 <__smakebuf_r>
 800bdde:	89a0      	ldrh	r0, [r4, #12]
 800bde0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800bde4:	f010 0301 	ands.w	r3, r0, #1
 800bde8:	d00a      	beq.n	800be00 <__swsetup_r+0xbc>
 800bdea:	2300      	movs	r3, #0
 800bdec:	60a3      	str	r3, [r4, #8]
 800bdee:	6963      	ldr	r3, [r4, #20]
 800bdf0:	425b      	negs	r3, r3
 800bdf2:	61a3      	str	r3, [r4, #24]
 800bdf4:	6923      	ldr	r3, [r4, #16]
 800bdf6:	b943      	cbnz	r3, 800be0a <__swsetup_r+0xc6>
 800bdf8:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800bdfc:	d1ba      	bne.n	800bd74 <__swsetup_r+0x30>
 800bdfe:	bd70      	pop	{r4, r5, r6, pc}
 800be00:	0781      	lsls	r1, r0, #30
 800be02:	bf58      	it	pl
 800be04:	6963      	ldrpl	r3, [r4, #20]
 800be06:	60a3      	str	r3, [r4, #8]
 800be08:	e7f4      	b.n	800bdf4 <__swsetup_r+0xb0>
 800be0a:	2000      	movs	r0, #0
 800be0c:	e7f7      	b.n	800bdfe <__swsetup_r+0xba>
 800be0e:	bf00      	nop
 800be10:	20000068 	.word	0x20000068
 800be14:	0800e85c 	.word	0x0800e85c
 800be18:	0800e87c 	.word	0x0800e87c
 800be1c:	0800e83c 	.word	0x0800e83c

0800be20 <__sflush_r>:
 800be20:	898a      	ldrh	r2, [r1, #12]
 800be22:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800be26:	4605      	mov	r5, r0
 800be28:	0710      	lsls	r0, r2, #28
 800be2a:	460c      	mov	r4, r1
 800be2c:	d458      	bmi.n	800bee0 <__sflush_r+0xc0>
 800be2e:	684b      	ldr	r3, [r1, #4]
 800be30:	2b00      	cmp	r3, #0
 800be32:	dc05      	bgt.n	800be40 <__sflush_r+0x20>
 800be34:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800be36:	2b00      	cmp	r3, #0
 800be38:	dc02      	bgt.n	800be40 <__sflush_r+0x20>
 800be3a:	2000      	movs	r0, #0
 800be3c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800be40:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800be42:	2e00      	cmp	r6, #0
 800be44:	d0f9      	beq.n	800be3a <__sflush_r+0x1a>
 800be46:	2300      	movs	r3, #0
 800be48:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800be4c:	682f      	ldr	r7, [r5, #0]
 800be4e:	602b      	str	r3, [r5, #0]
 800be50:	d032      	beq.n	800beb8 <__sflush_r+0x98>
 800be52:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800be54:	89a3      	ldrh	r3, [r4, #12]
 800be56:	075a      	lsls	r2, r3, #29
 800be58:	d505      	bpl.n	800be66 <__sflush_r+0x46>
 800be5a:	6863      	ldr	r3, [r4, #4]
 800be5c:	1ac0      	subs	r0, r0, r3
 800be5e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800be60:	b10b      	cbz	r3, 800be66 <__sflush_r+0x46>
 800be62:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800be64:	1ac0      	subs	r0, r0, r3
 800be66:	2300      	movs	r3, #0
 800be68:	4602      	mov	r2, r0
 800be6a:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800be6c:	6a21      	ldr	r1, [r4, #32]
 800be6e:	4628      	mov	r0, r5
 800be70:	47b0      	blx	r6
 800be72:	1c43      	adds	r3, r0, #1
 800be74:	89a3      	ldrh	r3, [r4, #12]
 800be76:	d106      	bne.n	800be86 <__sflush_r+0x66>
 800be78:	6829      	ldr	r1, [r5, #0]
 800be7a:	291d      	cmp	r1, #29
 800be7c:	d82c      	bhi.n	800bed8 <__sflush_r+0xb8>
 800be7e:	4a2a      	ldr	r2, [pc, #168]	; (800bf28 <__sflush_r+0x108>)
 800be80:	40ca      	lsrs	r2, r1
 800be82:	07d6      	lsls	r6, r2, #31
 800be84:	d528      	bpl.n	800bed8 <__sflush_r+0xb8>
 800be86:	2200      	movs	r2, #0
 800be88:	6062      	str	r2, [r4, #4]
 800be8a:	04d9      	lsls	r1, r3, #19
 800be8c:	6922      	ldr	r2, [r4, #16]
 800be8e:	6022      	str	r2, [r4, #0]
 800be90:	d504      	bpl.n	800be9c <__sflush_r+0x7c>
 800be92:	1c42      	adds	r2, r0, #1
 800be94:	d101      	bne.n	800be9a <__sflush_r+0x7a>
 800be96:	682b      	ldr	r3, [r5, #0]
 800be98:	b903      	cbnz	r3, 800be9c <__sflush_r+0x7c>
 800be9a:	6560      	str	r0, [r4, #84]	; 0x54
 800be9c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800be9e:	602f      	str	r7, [r5, #0]
 800bea0:	2900      	cmp	r1, #0
 800bea2:	d0ca      	beq.n	800be3a <__sflush_r+0x1a>
 800bea4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800bea8:	4299      	cmp	r1, r3
 800beaa:	d002      	beq.n	800beb2 <__sflush_r+0x92>
 800beac:	4628      	mov	r0, r5
 800beae:	f7ff fd79 	bl	800b9a4 <_free_r>
 800beb2:	2000      	movs	r0, #0
 800beb4:	6360      	str	r0, [r4, #52]	; 0x34
 800beb6:	e7c1      	b.n	800be3c <__sflush_r+0x1c>
 800beb8:	6a21      	ldr	r1, [r4, #32]
 800beba:	2301      	movs	r3, #1
 800bebc:	4628      	mov	r0, r5
 800bebe:	47b0      	blx	r6
 800bec0:	1c41      	adds	r1, r0, #1
 800bec2:	d1c7      	bne.n	800be54 <__sflush_r+0x34>
 800bec4:	682b      	ldr	r3, [r5, #0]
 800bec6:	2b00      	cmp	r3, #0
 800bec8:	d0c4      	beq.n	800be54 <__sflush_r+0x34>
 800beca:	2b1d      	cmp	r3, #29
 800becc:	d001      	beq.n	800bed2 <__sflush_r+0xb2>
 800bece:	2b16      	cmp	r3, #22
 800bed0:	d101      	bne.n	800bed6 <__sflush_r+0xb6>
 800bed2:	602f      	str	r7, [r5, #0]
 800bed4:	e7b1      	b.n	800be3a <__sflush_r+0x1a>
 800bed6:	89a3      	ldrh	r3, [r4, #12]
 800bed8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800bedc:	81a3      	strh	r3, [r4, #12]
 800bede:	e7ad      	b.n	800be3c <__sflush_r+0x1c>
 800bee0:	690f      	ldr	r7, [r1, #16]
 800bee2:	2f00      	cmp	r7, #0
 800bee4:	d0a9      	beq.n	800be3a <__sflush_r+0x1a>
 800bee6:	0793      	lsls	r3, r2, #30
 800bee8:	680e      	ldr	r6, [r1, #0]
 800beea:	bf08      	it	eq
 800beec:	694b      	ldreq	r3, [r1, #20]
 800beee:	600f      	str	r7, [r1, #0]
 800bef0:	bf18      	it	ne
 800bef2:	2300      	movne	r3, #0
 800bef4:	eba6 0807 	sub.w	r8, r6, r7
 800bef8:	608b      	str	r3, [r1, #8]
 800befa:	f1b8 0f00 	cmp.w	r8, #0
 800befe:	dd9c      	ble.n	800be3a <__sflush_r+0x1a>
 800bf00:	6a21      	ldr	r1, [r4, #32]
 800bf02:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800bf04:	4643      	mov	r3, r8
 800bf06:	463a      	mov	r2, r7
 800bf08:	4628      	mov	r0, r5
 800bf0a:	47b0      	blx	r6
 800bf0c:	2800      	cmp	r0, #0
 800bf0e:	dc06      	bgt.n	800bf1e <__sflush_r+0xfe>
 800bf10:	89a3      	ldrh	r3, [r4, #12]
 800bf12:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800bf16:	81a3      	strh	r3, [r4, #12]
 800bf18:	f04f 30ff 	mov.w	r0, #4294967295
 800bf1c:	e78e      	b.n	800be3c <__sflush_r+0x1c>
 800bf1e:	4407      	add	r7, r0
 800bf20:	eba8 0800 	sub.w	r8, r8, r0
 800bf24:	e7e9      	b.n	800befa <__sflush_r+0xda>
 800bf26:	bf00      	nop
 800bf28:	20400001 	.word	0x20400001

0800bf2c <_fflush_r>:
 800bf2c:	b538      	push	{r3, r4, r5, lr}
 800bf2e:	690b      	ldr	r3, [r1, #16]
 800bf30:	4605      	mov	r5, r0
 800bf32:	460c      	mov	r4, r1
 800bf34:	b913      	cbnz	r3, 800bf3c <_fflush_r+0x10>
 800bf36:	2500      	movs	r5, #0
 800bf38:	4628      	mov	r0, r5
 800bf3a:	bd38      	pop	{r3, r4, r5, pc}
 800bf3c:	b118      	cbz	r0, 800bf46 <_fflush_r+0x1a>
 800bf3e:	6983      	ldr	r3, [r0, #24]
 800bf40:	b90b      	cbnz	r3, 800bf46 <_fflush_r+0x1a>
 800bf42:	f000 f887 	bl	800c054 <__sinit>
 800bf46:	4b14      	ldr	r3, [pc, #80]	; (800bf98 <_fflush_r+0x6c>)
 800bf48:	429c      	cmp	r4, r3
 800bf4a:	d11b      	bne.n	800bf84 <_fflush_r+0x58>
 800bf4c:	686c      	ldr	r4, [r5, #4]
 800bf4e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bf52:	2b00      	cmp	r3, #0
 800bf54:	d0ef      	beq.n	800bf36 <_fflush_r+0xa>
 800bf56:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800bf58:	07d0      	lsls	r0, r2, #31
 800bf5a:	d404      	bmi.n	800bf66 <_fflush_r+0x3a>
 800bf5c:	0599      	lsls	r1, r3, #22
 800bf5e:	d402      	bmi.n	800bf66 <_fflush_r+0x3a>
 800bf60:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800bf62:	f000 f915 	bl	800c190 <__retarget_lock_acquire_recursive>
 800bf66:	4628      	mov	r0, r5
 800bf68:	4621      	mov	r1, r4
 800bf6a:	f7ff ff59 	bl	800be20 <__sflush_r>
 800bf6e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800bf70:	07da      	lsls	r2, r3, #31
 800bf72:	4605      	mov	r5, r0
 800bf74:	d4e0      	bmi.n	800bf38 <_fflush_r+0xc>
 800bf76:	89a3      	ldrh	r3, [r4, #12]
 800bf78:	059b      	lsls	r3, r3, #22
 800bf7a:	d4dd      	bmi.n	800bf38 <_fflush_r+0xc>
 800bf7c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800bf7e:	f000 f908 	bl	800c192 <__retarget_lock_release_recursive>
 800bf82:	e7d9      	b.n	800bf38 <_fflush_r+0xc>
 800bf84:	4b05      	ldr	r3, [pc, #20]	; (800bf9c <_fflush_r+0x70>)
 800bf86:	429c      	cmp	r4, r3
 800bf88:	d101      	bne.n	800bf8e <_fflush_r+0x62>
 800bf8a:	68ac      	ldr	r4, [r5, #8]
 800bf8c:	e7df      	b.n	800bf4e <_fflush_r+0x22>
 800bf8e:	4b04      	ldr	r3, [pc, #16]	; (800bfa0 <_fflush_r+0x74>)
 800bf90:	429c      	cmp	r4, r3
 800bf92:	bf08      	it	eq
 800bf94:	68ec      	ldreq	r4, [r5, #12]
 800bf96:	e7da      	b.n	800bf4e <_fflush_r+0x22>
 800bf98:	0800e85c 	.word	0x0800e85c
 800bf9c:	0800e87c 	.word	0x0800e87c
 800bfa0:	0800e83c 	.word	0x0800e83c

0800bfa4 <std>:
 800bfa4:	2300      	movs	r3, #0
 800bfa6:	b510      	push	{r4, lr}
 800bfa8:	4604      	mov	r4, r0
 800bfaa:	e9c0 3300 	strd	r3, r3, [r0]
 800bfae:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800bfb2:	6083      	str	r3, [r0, #8]
 800bfb4:	8181      	strh	r1, [r0, #12]
 800bfb6:	6643      	str	r3, [r0, #100]	; 0x64
 800bfb8:	81c2      	strh	r2, [r0, #14]
 800bfba:	6183      	str	r3, [r0, #24]
 800bfbc:	4619      	mov	r1, r3
 800bfbe:	2208      	movs	r2, #8
 800bfc0:	305c      	adds	r0, #92	; 0x5c
 800bfc2:	f7ff fce7 	bl	800b994 <memset>
 800bfc6:	4b05      	ldr	r3, [pc, #20]	; (800bfdc <std+0x38>)
 800bfc8:	6263      	str	r3, [r4, #36]	; 0x24
 800bfca:	4b05      	ldr	r3, [pc, #20]	; (800bfe0 <std+0x3c>)
 800bfcc:	62a3      	str	r3, [r4, #40]	; 0x28
 800bfce:	4b05      	ldr	r3, [pc, #20]	; (800bfe4 <std+0x40>)
 800bfd0:	62e3      	str	r3, [r4, #44]	; 0x2c
 800bfd2:	4b05      	ldr	r3, [pc, #20]	; (800bfe8 <std+0x44>)
 800bfd4:	6224      	str	r4, [r4, #32]
 800bfd6:	6323      	str	r3, [r4, #48]	; 0x30
 800bfd8:	bd10      	pop	{r4, pc}
 800bfda:	bf00      	nop
 800bfdc:	0800c855 	.word	0x0800c855
 800bfe0:	0800c877 	.word	0x0800c877
 800bfe4:	0800c8af 	.word	0x0800c8af
 800bfe8:	0800c8d3 	.word	0x0800c8d3

0800bfec <_cleanup_r>:
 800bfec:	4901      	ldr	r1, [pc, #4]	; (800bff4 <_cleanup_r+0x8>)
 800bfee:	f000 b8af 	b.w	800c150 <_fwalk_reent>
 800bff2:	bf00      	nop
 800bff4:	0800bf2d 	.word	0x0800bf2d

0800bff8 <__sfmoreglue>:
 800bff8:	b570      	push	{r4, r5, r6, lr}
 800bffa:	2268      	movs	r2, #104	; 0x68
 800bffc:	1e4d      	subs	r5, r1, #1
 800bffe:	4355      	muls	r5, r2
 800c000:	460e      	mov	r6, r1
 800c002:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800c006:	f7ff fd39 	bl	800ba7c <_malloc_r>
 800c00a:	4604      	mov	r4, r0
 800c00c:	b140      	cbz	r0, 800c020 <__sfmoreglue+0x28>
 800c00e:	2100      	movs	r1, #0
 800c010:	e9c0 1600 	strd	r1, r6, [r0]
 800c014:	300c      	adds	r0, #12
 800c016:	60a0      	str	r0, [r4, #8]
 800c018:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800c01c:	f7ff fcba 	bl	800b994 <memset>
 800c020:	4620      	mov	r0, r4
 800c022:	bd70      	pop	{r4, r5, r6, pc}

0800c024 <__sfp_lock_acquire>:
 800c024:	4801      	ldr	r0, [pc, #4]	; (800c02c <__sfp_lock_acquire+0x8>)
 800c026:	f000 b8b3 	b.w	800c190 <__retarget_lock_acquire_recursive>
 800c02a:	bf00      	nop
 800c02c:	200019b5 	.word	0x200019b5

0800c030 <__sfp_lock_release>:
 800c030:	4801      	ldr	r0, [pc, #4]	; (800c038 <__sfp_lock_release+0x8>)
 800c032:	f000 b8ae 	b.w	800c192 <__retarget_lock_release_recursive>
 800c036:	bf00      	nop
 800c038:	200019b5 	.word	0x200019b5

0800c03c <__sinit_lock_acquire>:
 800c03c:	4801      	ldr	r0, [pc, #4]	; (800c044 <__sinit_lock_acquire+0x8>)
 800c03e:	f000 b8a7 	b.w	800c190 <__retarget_lock_acquire_recursive>
 800c042:	bf00      	nop
 800c044:	200019b6 	.word	0x200019b6

0800c048 <__sinit_lock_release>:
 800c048:	4801      	ldr	r0, [pc, #4]	; (800c050 <__sinit_lock_release+0x8>)
 800c04a:	f000 b8a2 	b.w	800c192 <__retarget_lock_release_recursive>
 800c04e:	bf00      	nop
 800c050:	200019b6 	.word	0x200019b6

0800c054 <__sinit>:
 800c054:	b510      	push	{r4, lr}
 800c056:	4604      	mov	r4, r0
 800c058:	f7ff fff0 	bl	800c03c <__sinit_lock_acquire>
 800c05c:	69a3      	ldr	r3, [r4, #24]
 800c05e:	b11b      	cbz	r3, 800c068 <__sinit+0x14>
 800c060:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c064:	f7ff bff0 	b.w	800c048 <__sinit_lock_release>
 800c068:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800c06c:	6523      	str	r3, [r4, #80]	; 0x50
 800c06e:	4b13      	ldr	r3, [pc, #76]	; (800c0bc <__sinit+0x68>)
 800c070:	4a13      	ldr	r2, [pc, #76]	; (800c0c0 <__sinit+0x6c>)
 800c072:	681b      	ldr	r3, [r3, #0]
 800c074:	62a2      	str	r2, [r4, #40]	; 0x28
 800c076:	42a3      	cmp	r3, r4
 800c078:	bf04      	itt	eq
 800c07a:	2301      	moveq	r3, #1
 800c07c:	61a3      	streq	r3, [r4, #24]
 800c07e:	4620      	mov	r0, r4
 800c080:	f000 f820 	bl	800c0c4 <__sfp>
 800c084:	6060      	str	r0, [r4, #4]
 800c086:	4620      	mov	r0, r4
 800c088:	f000 f81c 	bl	800c0c4 <__sfp>
 800c08c:	60a0      	str	r0, [r4, #8]
 800c08e:	4620      	mov	r0, r4
 800c090:	f000 f818 	bl	800c0c4 <__sfp>
 800c094:	2200      	movs	r2, #0
 800c096:	60e0      	str	r0, [r4, #12]
 800c098:	2104      	movs	r1, #4
 800c09a:	6860      	ldr	r0, [r4, #4]
 800c09c:	f7ff ff82 	bl	800bfa4 <std>
 800c0a0:	68a0      	ldr	r0, [r4, #8]
 800c0a2:	2201      	movs	r2, #1
 800c0a4:	2109      	movs	r1, #9
 800c0a6:	f7ff ff7d 	bl	800bfa4 <std>
 800c0aa:	68e0      	ldr	r0, [r4, #12]
 800c0ac:	2202      	movs	r2, #2
 800c0ae:	2112      	movs	r1, #18
 800c0b0:	f7ff ff78 	bl	800bfa4 <std>
 800c0b4:	2301      	movs	r3, #1
 800c0b6:	61a3      	str	r3, [r4, #24]
 800c0b8:	e7d2      	b.n	800c060 <__sinit+0xc>
 800c0ba:	bf00      	nop
 800c0bc:	0800e838 	.word	0x0800e838
 800c0c0:	0800bfed 	.word	0x0800bfed

0800c0c4 <__sfp>:
 800c0c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c0c6:	4607      	mov	r7, r0
 800c0c8:	f7ff ffac 	bl	800c024 <__sfp_lock_acquire>
 800c0cc:	4b1e      	ldr	r3, [pc, #120]	; (800c148 <__sfp+0x84>)
 800c0ce:	681e      	ldr	r6, [r3, #0]
 800c0d0:	69b3      	ldr	r3, [r6, #24]
 800c0d2:	b913      	cbnz	r3, 800c0da <__sfp+0x16>
 800c0d4:	4630      	mov	r0, r6
 800c0d6:	f7ff ffbd 	bl	800c054 <__sinit>
 800c0da:	3648      	adds	r6, #72	; 0x48
 800c0dc:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800c0e0:	3b01      	subs	r3, #1
 800c0e2:	d503      	bpl.n	800c0ec <__sfp+0x28>
 800c0e4:	6833      	ldr	r3, [r6, #0]
 800c0e6:	b30b      	cbz	r3, 800c12c <__sfp+0x68>
 800c0e8:	6836      	ldr	r6, [r6, #0]
 800c0ea:	e7f7      	b.n	800c0dc <__sfp+0x18>
 800c0ec:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800c0f0:	b9d5      	cbnz	r5, 800c128 <__sfp+0x64>
 800c0f2:	4b16      	ldr	r3, [pc, #88]	; (800c14c <__sfp+0x88>)
 800c0f4:	60e3      	str	r3, [r4, #12]
 800c0f6:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800c0fa:	6665      	str	r5, [r4, #100]	; 0x64
 800c0fc:	f000 f847 	bl	800c18e <__retarget_lock_init_recursive>
 800c100:	f7ff ff96 	bl	800c030 <__sfp_lock_release>
 800c104:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800c108:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800c10c:	6025      	str	r5, [r4, #0]
 800c10e:	61a5      	str	r5, [r4, #24]
 800c110:	2208      	movs	r2, #8
 800c112:	4629      	mov	r1, r5
 800c114:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800c118:	f7ff fc3c 	bl	800b994 <memset>
 800c11c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800c120:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800c124:	4620      	mov	r0, r4
 800c126:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c128:	3468      	adds	r4, #104	; 0x68
 800c12a:	e7d9      	b.n	800c0e0 <__sfp+0x1c>
 800c12c:	2104      	movs	r1, #4
 800c12e:	4638      	mov	r0, r7
 800c130:	f7ff ff62 	bl	800bff8 <__sfmoreglue>
 800c134:	4604      	mov	r4, r0
 800c136:	6030      	str	r0, [r6, #0]
 800c138:	2800      	cmp	r0, #0
 800c13a:	d1d5      	bne.n	800c0e8 <__sfp+0x24>
 800c13c:	f7ff ff78 	bl	800c030 <__sfp_lock_release>
 800c140:	230c      	movs	r3, #12
 800c142:	603b      	str	r3, [r7, #0]
 800c144:	e7ee      	b.n	800c124 <__sfp+0x60>
 800c146:	bf00      	nop
 800c148:	0800e838 	.word	0x0800e838
 800c14c:	ffff0001 	.word	0xffff0001

0800c150 <_fwalk_reent>:
 800c150:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c154:	4606      	mov	r6, r0
 800c156:	4688      	mov	r8, r1
 800c158:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800c15c:	2700      	movs	r7, #0
 800c15e:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800c162:	f1b9 0901 	subs.w	r9, r9, #1
 800c166:	d505      	bpl.n	800c174 <_fwalk_reent+0x24>
 800c168:	6824      	ldr	r4, [r4, #0]
 800c16a:	2c00      	cmp	r4, #0
 800c16c:	d1f7      	bne.n	800c15e <_fwalk_reent+0xe>
 800c16e:	4638      	mov	r0, r7
 800c170:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c174:	89ab      	ldrh	r3, [r5, #12]
 800c176:	2b01      	cmp	r3, #1
 800c178:	d907      	bls.n	800c18a <_fwalk_reent+0x3a>
 800c17a:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800c17e:	3301      	adds	r3, #1
 800c180:	d003      	beq.n	800c18a <_fwalk_reent+0x3a>
 800c182:	4629      	mov	r1, r5
 800c184:	4630      	mov	r0, r6
 800c186:	47c0      	blx	r8
 800c188:	4307      	orrs	r7, r0
 800c18a:	3568      	adds	r5, #104	; 0x68
 800c18c:	e7e9      	b.n	800c162 <_fwalk_reent+0x12>

0800c18e <__retarget_lock_init_recursive>:
 800c18e:	4770      	bx	lr

0800c190 <__retarget_lock_acquire_recursive>:
 800c190:	4770      	bx	lr

0800c192 <__retarget_lock_release_recursive>:
 800c192:	4770      	bx	lr

0800c194 <__swhatbuf_r>:
 800c194:	b570      	push	{r4, r5, r6, lr}
 800c196:	460e      	mov	r6, r1
 800c198:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c19c:	2900      	cmp	r1, #0
 800c19e:	b096      	sub	sp, #88	; 0x58
 800c1a0:	4614      	mov	r4, r2
 800c1a2:	461d      	mov	r5, r3
 800c1a4:	da08      	bge.n	800c1b8 <__swhatbuf_r+0x24>
 800c1a6:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800c1aa:	2200      	movs	r2, #0
 800c1ac:	602a      	str	r2, [r5, #0]
 800c1ae:	061a      	lsls	r2, r3, #24
 800c1b0:	d410      	bmi.n	800c1d4 <__swhatbuf_r+0x40>
 800c1b2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800c1b6:	e00e      	b.n	800c1d6 <__swhatbuf_r+0x42>
 800c1b8:	466a      	mov	r2, sp
 800c1ba:	f000 fbb1 	bl	800c920 <_fstat_r>
 800c1be:	2800      	cmp	r0, #0
 800c1c0:	dbf1      	blt.n	800c1a6 <__swhatbuf_r+0x12>
 800c1c2:	9a01      	ldr	r2, [sp, #4]
 800c1c4:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800c1c8:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800c1cc:	425a      	negs	r2, r3
 800c1ce:	415a      	adcs	r2, r3
 800c1d0:	602a      	str	r2, [r5, #0]
 800c1d2:	e7ee      	b.n	800c1b2 <__swhatbuf_r+0x1e>
 800c1d4:	2340      	movs	r3, #64	; 0x40
 800c1d6:	2000      	movs	r0, #0
 800c1d8:	6023      	str	r3, [r4, #0]
 800c1da:	b016      	add	sp, #88	; 0x58
 800c1dc:	bd70      	pop	{r4, r5, r6, pc}
	...

0800c1e0 <__smakebuf_r>:
 800c1e0:	898b      	ldrh	r3, [r1, #12]
 800c1e2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800c1e4:	079d      	lsls	r5, r3, #30
 800c1e6:	4606      	mov	r6, r0
 800c1e8:	460c      	mov	r4, r1
 800c1ea:	d507      	bpl.n	800c1fc <__smakebuf_r+0x1c>
 800c1ec:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800c1f0:	6023      	str	r3, [r4, #0]
 800c1f2:	6123      	str	r3, [r4, #16]
 800c1f4:	2301      	movs	r3, #1
 800c1f6:	6163      	str	r3, [r4, #20]
 800c1f8:	b002      	add	sp, #8
 800c1fa:	bd70      	pop	{r4, r5, r6, pc}
 800c1fc:	ab01      	add	r3, sp, #4
 800c1fe:	466a      	mov	r2, sp
 800c200:	f7ff ffc8 	bl	800c194 <__swhatbuf_r>
 800c204:	9900      	ldr	r1, [sp, #0]
 800c206:	4605      	mov	r5, r0
 800c208:	4630      	mov	r0, r6
 800c20a:	f7ff fc37 	bl	800ba7c <_malloc_r>
 800c20e:	b948      	cbnz	r0, 800c224 <__smakebuf_r+0x44>
 800c210:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c214:	059a      	lsls	r2, r3, #22
 800c216:	d4ef      	bmi.n	800c1f8 <__smakebuf_r+0x18>
 800c218:	f023 0303 	bic.w	r3, r3, #3
 800c21c:	f043 0302 	orr.w	r3, r3, #2
 800c220:	81a3      	strh	r3, [r4, #12]
 800c222:	e7e3      	b.n	800c1ec <__smakebuf_r+0xc>
 800c224:	4b0d      	ldr	r3, [pc, #52]	; (800c25c <__smakebuf_r+0x7c>)
 800c226:	62b3      	str	r3, [r6, #40]	; 0x28
 800c228:	89a3      	ldrh	r3, [r4, #12]
 800c22a:	6020      	str	r0, [r4, #0]
 800c22c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c230:	81a3      	strh	r3, [r4, #12]
 800c232:	9b00      	ldr	r3, [sp, #0]
 800c234:	6163      	str	r3, [r4, #20]
 800c236:	9b01      	ldr	r3, [sp, #4]
 800c238:	6120      	str	r0, [r4, #16]
 800c23a:	b15b      	cbz	r3, 800c254 <__smakebuf_r+0x74>
 800c23c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c240:	4630      	mov	r0, r6
 800c242:	f000 fb7f 	bl	800c944 <_isatty_r>
 800c246:	b128      	cbz	r0, 800c254 <__smakebuf_r+0x74>
 800c248:	89a3      	ldrh	r3, [r4, #12]
 800c24a:	f023 0303 	bic.w	r3, r3, #3
 800c24e:	f043 0301 	orr.w	r3, r3, #1
 800c252:	81a3      	strh	r3, [r4, #12]
 800c254:	89a0      	ldrh	r0, [r4, #12]
 800c256:	4305      	orrs	r5, r0
 800c258:	81a5      	strh	r5, [r4, #12]
 800c25a:	e7cd      	b.n	800c1f8 <__smakebuf_r+0x18>
 800c25c:	0800bfed 	.word	0x0800bfed

0800c260 <__malloc_lock>:
 800c260:	4801      	ldr	r0, [pc, #4]	; (800c268 <__malloc_lock+0x8>)
 800c262:	f7ff bf95 	b.w	800c190 <__retarget_lock_acquire_recursive>
 800c266:	bf00      	nop
 800c268:	200019b4 	.word	0x200019b4

0800c26c <__malloc_unlock>:
 800c26c:	4801      	ldr	r0, [pc, #4]	; (800c274 <__malloc_unlock+0x8>)
 800c26e:	f7ff bf90 	b.w	800c192 <__retarget_lock_release_recursive>
 800c272:	bf00      	nop
 800c274:	200019b4 	.word	0x200019b4

0800c278 <__sfputc_r>:
 800c278:	6893      	ldr	r3, [r2, #8]
 800c27a:	3b01      	subs	r3, #1
 800c27c:	2b00      	cmp	r3, #0
 800c27e:	b410      	push	{r4}
 800c280:	6093      	str	r3, [r2, #8]
 800c282:	da08      	bge.n	800c296 <__sfputc_r+0x1e>
 800c284:	6994      	ldr	r4, [r2, #24]
 800c286:	42a3      	cmp	r3, r4
 800c288:	db01      	blt.n	800c28e <__sfputc_r+0x16>
 800c28a:	290a      	cmp	r1, #10
 800c28c:	d103      	bne.n	800c296 <__sfputc_r+0x1e>
 800c28e:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c292:	f7ff bd05 	b.w	800bca0 <__swbuf_r>
 800c296:	6813      	ldr	r3, [r2, #0]
 800c298:	1c58      	adds	r0, r3, #1
 800c29a:	6010      	str	r0, [r2, #0]
 800c29c:	7019      	strb	r1, [r3, #0]
 800c29e:	4608      	mov	r0, r1
 800c2a0:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c2a4:	4770      	bx	lr

0800c2a6 <__sfputs_r>:
 800c2a6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c2a8:	4606      	mov	r6, r0
 800c2aa:	460f      	mov	r7, r1
 800c2ac:	4614      	mov	r4, r2
 800c2ae:	18d5      	adds	r5, r2, r3
 800c2b0:	42ac      	cmp	r4, r5
 800c2b2:	d101      	bne.n	800c2b8 <__sfputs_r+0x12>
 800c2b4:	2000      	movs	r0, #0
 800c2b6:	e007      	b.n	800c2c8 <__sfputs_r+0x22>
 800c2b8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c2bc:	463a      	mov	r2, r7
 800c2be:	4630      	mov	r0, r6
 800c2c0:	f7ff ffda 	bl	800c278 <__sfputc_r>
 800c2c4:	1c43      	adds	r3, r0, #1
 800c2c6:	d1f3      	bne.n	800c2b0 <__sfputs_r+0xa>
 800c2c8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800c2cc <_vfiprintf_r>:
 800c2cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c2d0:	460d      	mov	r5, r1
 800c2d2:	b09d      	sub	sp, #116	; 0x74
 800c2d4:	4614      	mov	r4, r2
 800c2d6:	4698      	mov	r8, r3
 800c2d8:	4606      	mov	r6, r0
 800c2da:	b118      	cbz	r0, 800c2e4 <_vfiprintf_r+0x18>
 800c2dc:	6983      	ldr	r3, [r0, #24]
 800c2de:	b90b      	cbnz	r3, 800c2e4 <_vfiprintf_r+0x18>
 800c2e0:	f7ff feb8 	bl	800c054 <__sinit>
 800c2e4:	4b89      	ldr	r3, [pc, #548]	; (800c50c <_vfiprintf_r+0x240>)
 800c2e6:	429d      	cmp	r5, r3
 800c2e8:	d11b      	bne.n	800c322 <_vfiprintf_r+0x56>
 800c2ea:	6875      	ldr	r5, [r6, #4]
 800c2ec:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800c2ee:	07d9      	lsls	r1, r3, #31
 800c2f0:	d405      	bmi.n	800c2fe <_vfiprintf_r+0x32>
 800c2f2:	89ab      	ldrh	r3, [r5, #12]
 800c2f4:	059a      	lsls	r2, r3, #22
 800c2f6:	d402      	bmi.n	800c2fe <_vfiprintf_r+0x32>
 800c2f8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800c2fa:	f7ff ff49 	bl	800c190 <__retarget_lock_acquire_recursive>
 800c2fe:	89ab      	ldrh	r3, [r5, #12]
 800c300:	071b      	lsls	r3, r3, #28
 800c302:	d501      	bpl.n	800c308 <_vfiprintf_r+0x3c>
 800c304:	692b      	ldr	r3, [r5, #16]
 800c306:	b9eb      	cbnz	r3, 800c344 <_vfiprintf_r+0x78>
 800c308:	4629      	mov	r1, r5
 800c30a:	4630      	mov	r0, r6
 800c30c:	f7ff fd1a 	bl	800bd44 <__swsetup_r>
 800c310:	b1c0      	cbz	r0, 800c344 <_vfiprintf_r+0x78>
 800c312:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800c314:	07dc      	lsls	r4, r3, #31
 800c316:	d50e      	bpl.n	800c336 <_vfiprintf_r+0x6a>
 800c318:	f04f 30ff 	mov.w	r0, #4294967295
 800c31c:	b01d      	add	sp, #116	; 0x74
 800c31e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c322:	4b7b      	ldr	r3, [pc, #492]	; (800c510 <_vfiprintf_r+0x244>)
 800c324:	429d      	cmp	r5, r3
 800c326:	d101      	bne.n	800c32c <_vfiprintf_r+0x60>
 800c328:	68b5      	ldr	r5, [r6, #8]
 800c32a:	e7df      	b.n	800c2ec <_vfiprintf_r+0x20>
 800c32c:	4b79      	ldr	r3, [pc, #484]	; (800c514 <_vfiprintf_r+0x248>)
 800c32e:	429d      	cmp	r5, r3
 800c330:	bf08      	it	eq
 800c332:	68f5      	ldreq	r5, [r6, #12]
 800c334:	e7da      	b.n	800c2ec <_vfiprintf_r+0x20>
 800c336:	89ab      	ldrh	r3, [r5, #12]
 800c338:	0598      	lsls	r0, r3, #22
 800c33a:	d4ed      	bmi.n	800c318 <_vfiprintf_r+0x4c>
 800c33c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800c33e:	f7ff ff28 	bl	800c192 <__retarget_lock_release_recursive>
 800c342:	e7e9      	b.n	800c318 <_vfiprintf_r+0x4c>
 800c344:	2300      	movs	r3, #0
 800c346:	9309      	str	r3, [sp, #36]	; 0x24
 800c348:	2320      	movs	r3, #32
 800c34a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800c34e:	f8cd 800c 	str.w	r8, [sp, #12]
 800c352:	2330      	movs	r3, #48	; 0x30
 800c354:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800c518 <_vfiprintf_r+0x24c>
 800c358:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800c35c:	f04f 0901 	mov.w	r9, #1
 800c360:	4623      	mov	r3, r4
 800c362:	469a      	mov	sl, r3
 800c364:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c368:	b10a      	cbz	r2, 800c36e <_vfiprintf_r+0xa2>
 800c36a:	2a25      	cmp	r2, #37	; 0x25
 800c36c:	d1f9      	bne.n	800c362 <_vfiprintf_r+0x96>
 800c36e:	ebba 0b04 	subs.w	fp, sl, r4
 800c372:	d00b      	beq.n	800c38c <_vfiprintf_r+0xc0>
 800c374:	465b      	mov	r3, fp
 800c376:	4622      	mov	r2, r4
 800c378:	4629      	mov	r1, r5
 800c37a:	4630      	mov	r0, r6
 800c37c:	f7ff ff93 	bl	800c2a6 <__sfputs_r>
 800c380:	3001      	adds	r0, #1
 800c382:	f000 80aa 	beq.w	800c4da <_vfiprintf_r+0x20e>
 800c386:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c388:	445a      	add	r2, fp
 800c38a:	9209      	str	r2, [sp, #36]	; 0x24
 800c38c:	f89a 3000 	ldrb.w	r3, [sl]
 800c390:	2b00      	cmp	r3, #0
 800c392:	f000 80a2 	beq.w	800c4da <_vfiprintf_r+0x20e>
 800c396:	2300      	movs	r3, #0
 800c398:	f04f 32ff 	mov.w	r2, #4294967295
 800c39c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c3a0:	f10a 0a01 	add.w	sl, sl, #1
 800c3a4:	9304      	str	r3, [sp, #16]
 800c3a6:	9307      	str	r3, [sp, #28]
 800c3a8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800c3ac:	931a      	str	r3, [sp, #104]	; 0x68
 800c3ae:	4654      	mov	r4, sl
 800c3b0:	2205      	movs	r2, #5
 800c3b2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c3b6:	4858      	ldr	r0, [pc, #352]	; (800c518 <_vfiprintf_r+0x24c>)
 800c3b8:	f7f3 ff0a 	bl	80001d0 <memchr>
 800c3bc:	9a04      	ldr	r2, [sp, #16]
 800c3be:	b9d8      	cbnz	r0, 800c3f8 <_vfiprintf_r+0x12c>
 800c3c0:	06d1      	lsls	r1, r2, #27
 800c3c2:	bf44      	itt	mi
 800c3c4:	2320      	movmi	r3, #32
 800c3c6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800c3ca:	0713      	lsls	r3, r2, #28
 800c3cc:	bf44      	itt	mi
 800c3ce:	232b      	movmi	r3, #43	; 0x2b
 800c3d0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800c3d4:	f89a 3000 	ldrb.w	r3, [sl]
 800c3d8:	2b2a      	cmp	r3, #42	; 0x2a
 800c3da:	d015      	beq.n	800c408 <_vfiprintf_r+0x13c>
 800c3dc:	9a07      	ldr	r2, [sp, #28]
 800c3de:	4654      	mov	r4, sl
 800c3e0:	2000      	movs	r0, #0
 800c3e2:	f04f 0c0a 	mov.w	ip, #10
 800c3e6:	4621      	mov	r1, r4
 800c3e8:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c3ec:	3b30      	subs	r3, #48	; 0x30
 800c3ee:	2b09      	cmp	r3, #9
 800c3f0:	d94e      	bls.n	800c490 <_vfiprintf_r+0x1c4>
 800c3f2:	b1b0      	cbz	r0, 800c422 <_vfiprintf_r+0x156>
 800c3f4:	9207      	str	r2, [sp, #28]
 800c3f6:	e014      	b.n	800c422 <_vfiprintf_r+0x156>
 800c3f8:	eba0 0308 	sub.w	r3, r0, r8
 800c3fc:	fa09 f303 	lsl.w	r3, r9, r3
 800c400:	4313      	orrs	r3, r2
 800c402:	9304      	str	r3, [sp, #16]
 800c404:	46a2      	mov	sl, r4
 800c406:	e7d2      	b.n	800c3ae <_vfiprintf_r+0xe2>
 800c408:	9b03      	ldr	r3, [sp, #12]
 800c40a:	1d19      	adds	r1, r3, #4
 800c40c:	681b      	ldr	r3, [r3, #0]
 800c40e:	9103      	str	r1, [sp, #12]
 800c410:	2b00      	cmp	r3, #0
 800c412:	bfbb      	ittet	lt
 800c414:	425b      	neglt	r3, r3
 800c416:	f042 0202 	orrlt.w	r2, r2, #2
 800c41a:	9307      	strge	r3, [sp, #28]
 800c41c:	9307      	strlt	r3, [sp, #28]
 800c41e:	bfb8      	it	lt
 800c420:	9204      	strlt	r2, [sp, #16]
 800c422:	7823      	ldrb	r3, [r4, #0]
 800c424:	2b2e      	cmp	r3, #46	; 0x2e
 800c426:	d10c      	bne.n	800c442 <_vfiprintf_r+0x176>
 800c428:	7863      	ldrb	r3, [r4, #1]
 800c42a:	2b2a      	cmp	r3, #42	; 0x2a
 800c42c:	d135      	bne.n	800c49a <_vfiprintf_r+0x1ce>
 800c42e:	9b03      	ldr	r3, [sp, #12]
 800c430:	1d1a      	adds	r2, r3, #4
 800c432:	681b      	ldr	r3, [r3, #0]
 800c434:	9203      	str	r2, [sp, #12]
 800c436:	2b00      	cmp	r3, #0
 800c438:	bfb8      	it	lt
 800c43a:	f04f 33ff 	movlt.w	r3, #4294967295
 800c43e:	3402      	adds	r4, #2
 800c440:	9305      	str	r3, [sp, #20]
 800c442:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800c528 <_vfiprintf_r+0x25c>
 800c446:	7821      	ldrb	r1, [r4, #0]
 800c448:	2203      	movs	r2, #3
 800c44a:	4650      	mov	r0, sl
 800c44c:	f7f3 fec0 	bl	80001d0 <memchr>
 800c450:	b140      	cbz	r0, 800c464 <_vfiprintf_r+0x198>
 800c452:	2340      	movs	r3, #64	; 0x40
 800c454:	eba0 000a 	sub.w	r0, r0, sl
 800c458:	fa03 f000 	lsl.w	r0, r3, r0
 800c45c:	9b04      	ldr	r3, [sp, #16]
 800c45e:	4303      	orrs	r3, r0
 800c460:	3401      	adds	r4, #1
 800c462:	9304      	str	r3, [sp, #16]
 800c464:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c468:	482c      	ldr	r0, [pc, #176]	; (800c51c <_vfiprintf_r+0x250>)
 800c46a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800c46e:	2206      	movs	r2, #6
 800c470:	f7f3 feae 	bl	80001d0 <memchr>
 800c474:	2800      	cmp	r0, #0
 800c476:	d03f      	beq.n	800c4f8 <_vfiprintf_r+0x22c>
 800c478:	4b29      	ldr	r3, [pc, #164]	; (800c520 <_vfiprintf_r+0x254>)
 800c47a:	bb1b      	cbnz	r3, 800c4c4 <_vfiprintf_r+0x1f8>
 800c47c:	9b03      	ldr	r3, [sp, #12]
 800c47e:	3307      	adds	r3, #7
 800c480:	f023 0307 	bic.w	r3, r3, #7
 800c484:	3308      	adds	r3, #8
 800c486:	9303      	str	r3, [sp, #12]
 800c488:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c48a:	443b      	add	r3, r7
 800c48c:	9309      	str	r3, [sp, #36]	; 0x24
 800c48e:	e767      	b.n	800c360 <_vfiprintf_r+0x94>
 800c490:	fb0c 3202 	mla	r2, ip, r2, r3
 800c494:	460c      	mov	r4, r1
 800c496:	2001      	movs	r0, #1
 800c498:	e7a5      	b.n	800c3e6 <_vfiprintf_r+0x11a>
 800c49a:	2300      	movs	r3, #0
 800c49c:	3401      	adds	r4, #1
 800c49e:	9305      	str	r3, [sp, #20]
 800c4a0:	4619      	mov	r1, r3
 800c4a2:	f04f 0c0a 	mov.w	ip, #10
 800c4a6:	4620      	mov	r0, r4
 800c4a8:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c4ac:	3a30      	subs	r2, #48	; 0x30
 800c4ae:	2a09      	cmp	r2, #9
 800c4b0:	d903      	bls.n	800c4ba <_vfiprintf_r+0x1ee>
 800c4b2:	2b00      	cmp	r3, #0
 800c4b4:	d0c5      	beq.n	800c442 <_vfiprintf_r+0x176>
 800c4b6:	9105      	str	r1, [sp, #20]
 800c4b8:	e7c3      	b.n	800c442 <_vfiprintf_r+0x176>
 800c4ba:	fb0c 2101 	mla	r1, ip, r1, r2
 800c4be:	4604      	mov	r4, r0
 800c4c0:	2301      	movs	r3, #1
 800c4c2:	e7f0      	b.n	800c4a6 <_vfiprintf_r+0x1da>
 800c4c4:	ab03      	add	r3, sp, #12
 800c4c6:	9300      	str	r3, [sp, #0]
 800c4c8:	462a      	mov	r2, r5
 800c4ca:	4b16      	ldr	r3, [pc, #88]	; (800c524 <_vfiprintf_r+0x258>)
 800c4cc:	a904      	add	r1, sp, #16
 800c4ce:	4630      	mov	r0, r6
 800c4d0:	f3af 8000 	nop.w
 800c4d4:	4607      	mov	r7, r0
 800c4d6:	1c78      	adds	r0, r7, #1
 800c4d8:	d1d6      	bne.n	800c488 <_vfiprintf_r+0x1bc>
 800c4da:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800c4dc:	07d9      	lsls	r1, r3, #31
 800c4de:	d405      	bmi.n	800c4ec <_vfiprintf_r+0x220>
 800c4e0:	89ab      	ldrh	r3, [r5, #12]
 800c4e2:	059a      	lsls	r2, r3, #22
 800c4e4:	d402      	bmi.n	800c4ec <_vfiprintf_r+0x220>
 800c4e6:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800c4e8:	f7ff fe53 	bl	800c192 <__retarget_lock_release_recursive>
 800c4ec:	89ab      	ldrh	r3, [r5, #12]
 800c4ee:	065b      	lsls	r3, r3, #25
 800c4f0:	f53f af12 	bmi.w	800c318 <_vfiprintf_r+0x4c>
 800c4f4:	9809      	ldr	r0, [sp, #36]	; 0x24
 800c4f6:	e711      	b.n	800c31c <_vfiprintf_r+0x50>
 800c4f8:	ab03      	add	r3, sp, #12
 800c4fa:	9300      	str	r3, [sp, #0]
 800c4fc:	462a      	mov	r2, r5
 800c4fe:	4b09      	ldr	r3, [pc, #36]	; (800c524 <_vfiprintf_r+0x258>)
 800c500:	a904      	add	r1, sp, #16
 800c502:	4630      	mov	r0, r6
 800c504:	f000 f880 	bl	800c608 <_printf_i>
 800c508:	e7e4      	b.n	800c4d4 <_vfiprintf_r+0x208>
 800c50a:	bf00      	nop
 800c50c:	0800e85c 	.word	0x0800e85c
 800c510:	0800e87c 	.word	0x0800e87c
 800c514:	0800e83c 	.word	0x0800e83c
 800c518:	0800e89c 	.word	0x0800e89c
 800c51c:	0800e8a6 	.word	0x0800e8a6
 800c520:	00000000 	.word	0x00000000
 800c524:	0800c2a7 	.word	0x0800c2a7
 800c528:	0800e8a2 	.word	0x0800e8a2

0800c52c <_printf_common>:
 800c52c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c530:	4616      	mov	r6, r2
 800c532:	4699      	mov	r9, r3
 800c534:	688a      	ldr	r2, [r1, #8]
 800c536:	690b      	ldr	r3, [r1, #16]
 800c538:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800c53c:	4293      	cmp	r3, r2
 800c53e:	bfb8      	it	lt
 800c540:	4613      	movlt	r3, r2
 800c542:	6033      	str	r3, [r6, #0]
 800c544:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800c548:	4607      	mov	r7, r0
 800c54a:	460c      	mov	r4, r1
 800c54c:	b10a      	cbz	r2, 800c552 <_printf_common+0x26>
 800c54e:	3301      	adds	r3, #1
 800c550:	6033      	str	r3, [r6, #0]
 800c552:	6823      	ldr	r3, [r4, #0]
 800c554:	0699      	lsls	r1, r3, #26
 800c556:	bf42      	ittt	mi
 800c558:	6833      	ldrmi	r3, [r6, #0]
 800c55a:	3302      	addmi	r3, #2
 800c55c:	6033      	strmi	r3, [r6, #0]
 800c55e:	6825      	ldr	r5, [r4, #0]
 800c560:	f015 0506 	ands.w	r5, r5, #6
 800c564:	d106      	bne.n	800c574 <_printf_common+0x48>
 800c566:	f104 0a19 	add.w	sl, r4, #25
 800c56a:	68e3      	ldr	r3, [r4, #12]
 800c56c:	6832      	ldr	r2, [r6, #0]
 800c56e:	1a9b      	subs	r3, r3, r2
 800c570:	42ab      	cmp	r3, r5
 800c572:	dc26      	bgt.n	800c5c2 <_printf_common+0x96>
 800c574:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800c578:	1e13      	subs	r3, r2, #0
 800c57a:	6822      	ldr	r2, [r4, #0]
 800c57c:	bf18      	it	ne
 800c57e:	2301      	movne	r3, #1
 800c580:	0692      	lsls	r2, r2, #26
 800c582:	d42b      	bmi.n	800c5dc <_printf_common+0xb0>
 800c584:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800c588:	4649      	mov	r1, r9
 800c58a:	4638      	mov	r0, r7
 800c58c:	47c0      	blx	r8
 800c58e:	3001      	adds	r0, #1
 800c590:	d01e      	beq.n	800c5d0 <_printf_common+0xa4>
 800c592:	6823      	ldr	r3, [r4, #0]
 800c594:	68e5      	ldr	r5, [r4, #12]
 800c596:	6832      	ldr	r2, [r6, #0]
 800c598:	f003 0306 	and.w	r3, r3, #6
 800c59c:	2b04      	cmp	r3, #4
 800c59e:	bf08      	it	eq
 800c5a0:	1aad      	subeq	r5, r5, r2
 800c5a2:	68a3      	ldr	r3, [r4, #8]
 800c5a4:	6922      	ldr	r2, [r4, #16]
 800c5a6:	bf0c      	ite	eq
 800c5a8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800c5ac:	2500      	movne	r5, #0
 800c5ae:	4293      	cmp	r3, r2
 800c5b0:	bfc4      	itt	gt
 800c5b2:	1a9b      	subgt	r3, r3, r2
 800c5b4:	18ed      	addgt	r5, r5, r3
 800c5b6:	2600      	movs	r6, #0
 800c5b8:	341a      	adds	r4, #26
 800c5ba:	42b5      	cmp	r5, r6
 800c5bc:	d11a      	bne.n	800c5f4 <_printf_common+0xc8>
 800c5be:	2000      	movs	r0, #0
 800c5c0:	e008      	b.n	800c5d4 <_printf_common+0xa8>
 800c5c2:	2301      	movs	r3, #1
 800c5c4:	4652      	mov	r2, sl
 800c5c6:	4649      	mov	r1, r9
 800c5c8:	4638      	mov	r0, r7
 800c5ca:	47c0      	blx	r8
 800c5cc:	3001      	adds	r0, #1
 800c5ce:	d103      	bne.n	800c5d8 <_printf_common+0xac>
 800c5d0:	f04f 30ff 	mov.w	r0, #4294967295
 800c5d4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c5d8:	3501      	adds	r5, #1
 800c5da:	e7c6      	b.n	800c56a <_printf_common+0x3e>
 800c5dc:	18e1      	adds	r1, r4, r3
 800c5de:	1c5a      	adds	r2, r3, #1
 800c5e0:	2030      	movs	r0, #48	; 0x30
 800c5e2:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800c5e6:	4422      	add	r2, r4
 800c5e8:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800c5ec:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800c5f0:	3302      	adds	r3, #2
 800c5f2:	e7c7      	b.n	800c584 <_printf_common+0x58>
 800c5f4:	2301      	movs	r3, #1
 800c5f6:	4622      	mov	r2, r4
 800c5f8:	4649      	mov	r1, r9
 800c5fa:	4638      	mov	r0, r7
 800c5fc:	47c0      	blx	r8
 800c5fe:	3001      	adds	r0, #1
 800c600:	d0e6      	beq.n	800c5d0 <_printf_common+0xa4>
 800c602:	3601      	adds	r6, #1
 800c604:	e7d9      	b.n	800c5ba <_printf_common+0x8e>
	...

0800c608 <_printf_i>:
 800c608:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800c60c:	7e0f      	ldrb	r7, [r1, #24]
 800c60e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800c610:	2f78      	cmp	r7, #120	; 0x78
 800c612:	4691      	mov	r9, r2
 800c614:	4680      	mov	r8, r0
 800c616:	460c      	mov	r4, r1
 800c618:	469a      	mov	sl, r3
 800c61a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800c61e:	d807      	bhi.n	800c630 <_printf_i+0x28>
 800c620:	2f62      	cmp	r7, #98	; 0x62
 800c622:	d80a      	bhi.n	800c63a <_printf_i+0x32>
 800c624:	2f00      	cmp	r7, #0
 800c626:	f000 80d8 	beq.w	800c7da <_printf_i+0x1d2>
 800c62a:	2f58      	cmp	r7, #88	; 0x58
 800c62c:	f000 80a3 	beq.w	800c776 <_printf_i+0x16e>
 800c630:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800c634:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800c638:	e03a      	b.n	800c6b0 <_printf_i+0xa8>
 800c63a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800c63e:	2b15      	cmp	r3, #21
 800c640:	d8f6      	bhi.n	800c630 <_printf_i+0x28>
 800c642:	a101      	add	r1, pc, #4	; (adr r1, 800c648 <_printf_i+0x40>)
 800c644:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800c648:	0800c6a1 	.word	0x0800c6a1
 800c64c:	0800c6b5 	.word	0x0800c6b5
 800c650:	0800c631 	.word	0x0800c631
 800c654:	0800c631 	.word	0x0800c631
 800c658:	0800c631 	.word	0x0800c631
 800c65c:	0800c631 	.word	0x0800c631
 800c660:	0800c6b5 	.word	0x0800c6b5
 800c664:	0800c631 	.word	0x0800c631
 800c668:	0800c631 	.word	0x0800c631
 800c66c:	0800c631 	.word	0x0800c631
 800c670:	0800c631 	.word	0x0800c631
 800c674:	0800c7c1 	.word	0x0800c7c1
 800c678:	0800c6e5 	.word	0x0800c6e5
 800c67c:	0800c7a3 	.word	0x0800c7a3
 800c680:	0800c631 	.word	0x0800c631
 800c684:	0800c631 	.word	0x0800c631
 800c688:	0800c7e3 	.word	0x0800c7e3
 800c68c:	0800c631 	.word	0x0800c631
 800c690:	0800c6e5 	.word	0x0800c6e5
 800c694:	0800c631 	.word	0x0800c631
 800c698:	0800c631 	.word	0x0800c631
 800c69c:	0800c7ab 	.word	0x0800c7ab
 800c6a0:	682b      	ldr	r3, [r5, #0]
 800c6a2:	1d1a      	adds	r2, r3, #4
 800c6a4:	681b      	ldr	r3, [r3, #0]
 800c6a6:	602a      	str	r2, [r5, #0]
 800c6a8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800c6ac:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800c6b0:	2301      	movs	r3, #1
 800c6b2:	e0a3      	b.n	800c7fc <_printf_i+0x1f4>
 800c6b4:	6820      	ldr	r0, [r4, #0]
 800c6b6:	6829      	ldr	r1, [r5, #0]
 800c6b8:	0606      	lsls	r6, r0, #24
 800c6ba:	f101 0304 	add.w	r3, r1, #4
 800c6be:	d50a      	bpl.n	800c6d6 <_printf_i+0xce>
 800c6c0:	680e      	ldr	r6, [r1, #0]
 800c6c2:	602b      	str	r3, [r5, #0]
 800c6c4:	2e00      	cmp	r6, #0
 800c6c6:	da03      	bge.n	800c6d0 <_printf_i+0xc8>
 800c6c8:	232d      	movs	r3, #45	; 0x2d
 800c6ca:	4276      	negs	r6, r6
 800c6cc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800c6d0:	485e      	ldr	r0, [pc, #376]	; (800c84c <_printf_i+0x244>)
 800c6d2:	230a      	movs	r3, #10
 800c6d4:	e019      	b.n	800c70a <_printf_i+0x102>
 800c6d6:	680e      	ldr	r6, [r1, #0]
 800c6d8:	602b      	str	r3, [r5, #0]
 800c6da:	f010 0f40 	tst.w	r0, #64	; 0x40
 800c6de:	bf18      	it	ne
 800c6e0:	b236      	sxthne	r6, r6
 800c6e2:	e7ef      	b.n	800c6c4 <_printf_i+0xbc>
 800c6e4:	682b      	ldr	r3, [r5, #0]
 800c6e6:	6820      	ldr	r0, [r4, #0]
 800c6e8:	1d19      	adds	r1, r3, #4
 800c6ea:	6029      	str	r1, [r5, #0]
 800c6ec:	0601      	lsls	r1, r0, #24
 800c6ee:	d501      	bpl.n	800c6f4 <_printf_i+0xec>
 800c6f0:	681e      	ldr	r6, [r3, #0]
 800c6f2:	e002      	b.n	800c6fa <_printf_i+0xf2>
 800c6f4:	0646      	lsls	r6, r0, #25
 800c6f6:	d5fb      	bpl.n	800c6f0 <_printf_i+0xe8>
 800c6f8:	881e      	ldrh	r6, [r3, #0]
 800c6fa:	4854      	ldr	r0, [pc, #336]	; (800c84c <_printf_i+0x244>)
 800c6fc:	2f6f      	cmp	r7, #111	; 0x6f
 800c6fe:	bf0c      	ite	eq
 800c700:	2308      	moveq	r3, #8
 800c702:	230a      	movne	r3, #10
 800c704:	2100      	movs	r1, #0
 800c706:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800c70a:	6865      	ldr	r5, [r4, #4]
 800c70c:	60a5      	str	r5, [r4, #8]
 800c70e:	2d00      	cmp	r5, #0
 800c710:	bfa2      	ittt	ge
 800c712:	6821      	ldrge	r1, [r4, #0]
 800c714:	f021 0104 	bicge.w	r1, r1, #4
 800c718:	6021      	strge	r1, [r4, #0]
 800c71a:	b90e      	cbnz	r6, 800c720 <_printf_i+0x118>
 800c71c:	2d00      	cmp	r5, #0
 800c71e:	d04d      	beq.n	800c7bc <_printf_i+0x1b4>
 800c720:	4615      	mov	r5, r2
 800c722:	fbb6 f1f3 	udiv	r1, r6, r3
 800c726:	fb03 6711 	mls	r7, r3, r1, r6
 800c72a:	5dc7      	ldrb	r7, [r0, r7]
 800c72c:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800c730:	4637      	mov	r7, r6
 800c732:	42bb      	cmp	r3, r7
 800c734:	460e      	mov	r6, r1
 800c736:	d9f4      	bls.n	800c722 <_printf_i+0x11a>
 800c738:	2b08      	cmp	r3, #8
 800c73a:	d10b      	bne.n	800c754 <_printf_i+0x14c>
 800c73c:	6823      	ldr	r3, [r4, #0]
 800c73e:	07de      	lsls	r6, r3, #31
 800c740:	d508      	bpl.n	800c754 <_printf_i+0x14c>
 800c742:	6923      	ldr	r3, [r4, #16]
 800c744:	6861      	ldr	r1, [r4, #4]
 800c746:	4299      	cmp	r1, r3
 800c748:	bfde      	ittt	le
 800c74a:	2330      	movle	r3, #48	; 0x30
 800c74c:	f805 3c01 	strble.w	r3, [r5, #-1]
 800c750:	f105 35ff 	addle.w	r5, r5, #4294967295
 800c754:	1b52      	subs	r2, r2, r5
 800c756:	6122      	str	r2, [r4, #16]
 800c758:	f8cd a000 	str.w	sl, [sp]
 800c75c:	464b      	mov	r3, r9
 800c75e:	aa03      	add	r2, sp, #12
 800c760:	4621      	mov	r1, r4
 800c762:	4640      	mov	r0, r8
 800c764:	f7ff fee2 	bl	800c52c <_printf_common>
 800c768:	3001      	adds	r0, #1
 800c76a:	d14c      	bne.n	800c806 <_printf_i+0x1fe>
 800c76c:	f04f 30ff 	mov.w	r0, #4294967295
 800c770:	b004      	add	sp, #16
 800c772:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c776:	4835      	ldr	r0, [pc, #212]	; (800c84c <_printf_i+0x244>)
 800c778:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800c77c:	6829      	ldr	r1, [r5, #0]
 800c77e:	6823      	ldr	r3, [r4, #0]
 800c780:	f851 6b04 	ldr.w	r6, [r1], #4
 800c784:	6029      	str	r1, [r5, #0]
 800c786:	061d      	lsls	r5, r3, #24
 800c788:	d514      	bpl.n	800c7b4 <_printf_i+0x1ac>
 800c78a:	07df      	lsls	r7, r3, #31
 800c78c:	bf44      	itt	mi
 800c78e:	f043 0320 	orrmi.w	r3, r3, #32
 800c792:	6023      	strmi	r3, [r4, #0]
 800c794:	b91e      	cbnz	r6, 800c79e <_printf_i+0x196>
 800c796:	6823      	ldr	r3, [r4, #0]
 800c798:	f023 0320 	bic.w	r3, r3, #32
 800c79c:	6023      	str	r3, [r4, #0]
 800c79e:	2310      	movs	r3, #16
 800c7a0:	e7b0      	b.n	800c704 <_printf_i+0xfc>
 800c7a2:	6823      	ldr	r3, [r4, #0]
 800c7a4:	f043 0320 	orr.w	r3, r3, #32
 800c7a8:	6023      	str	r3, [r4, #0]
 800c7aa:	2378      	movs	r3, #120	; 0x78
 800c7ac:	4828      	ldr	r0, [pc, #160]	; (800c850 <_printf_i+0x248>)
 800c7ae:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800c7b2:	e7e3      	b.n	800c77c <_printf_i+0x174>
 800c7b4:	0659      	lsls	r1, r3, #25
 800c7b6:	bf48      	it	mi
 800c7b8:	b2b6      	uxthmi	r6, r6
 800c7ba:	e7e6      	b.n	800c78a <_printf_i+0x182>
 800c7bc:	4615      	mov	r5, r2
 800c7be:	e7bb      	b.n	800c738 <_printf_i+0x130>
 800c7c0:	682b      	ldr	r3, [r5, #0]
 800c7c2:	6826      	ldr	r6, [r4, #0]
 800c7c4:	6961      	ldr	r1, [r4, #20]
 800c7c6:	1d18      	adds	r0, r3, #4
 800c7c8:	6028      	str	r0, [r5, #0]
 800c7ca:	0635      	lsls	r5, r6, #24
 800c7cc:	681b      	ldr	r3, [r3, #0]
 800c7ce:	d501      	bpl.n	800c7d4 <_printf_i+0x1cc>
 800c7d0:	6019      	str	r1, [r3, #0]
 800c7d2:	e002      	b.n	800c7da <_printf_i+0x1d2>
 800c7d4:	0670      	lsls	r0, r6, #25
 800c7d6:	d5fb      	bpl.n	800c7d0 <_printf_i+0x1c8>
 800c7d8:	8019      	strh	r1, [r3, #0]
 800c7da:	2300      	movs	r3, #0
 800c7dc:	6123      	str	r3, [r4, #16]
 800c7de:	4615      	mov	r5, r2
 800c7e0:	e7ba      	b.n	800c758 <_printf_i+0x150>
 800c7e2:	682b      	ldr	r3, [r5, #0]
 800c7e4:	1d1a      	adds	r2, r3, #4
 800c7e6:	602a      	str	r2, [r5, #0]
 800c7e8:	681d      	ldr	r5, [r3, #0]
 800c7ea:	6862      	ldr	r2, [r4, #4]
 800c7ec:	2100      	movs	r1, #0
 800c7ee:	4628      	mov	r0, r5
 800c7f0:	f7f3 fcee 	bl	80001d0 <memchr>
 800c7f4:	b108      	cbz	r0, 800c7fa <_printf_i+0x1f2>
 800c7f6:	1b40      	subs	r0, r0, r5
 800c7f8:	6060      	str	r0, [r4, #4]
 800c7fa:	6863      	ldr	r3, [r4, #4]
 800c7fc:	6123      	str	r3, [r4, #16]
 800c7fe:	2300      	movs	r3, #0
 800c800:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800c804:	e7a8      	b.n	800c758 <_printf_i+0x150>
 800c806:	6923      	ldr	r3, [r4, #16]
 800c808:	462a      	mov	r2, r5
 800c80a:	4649      	mov	r1, r9
 800c80c:	4640      	mov	r0, r8
 800c80e:	47d0      	blx	sl
 800c810:	3001      	adds	r0, #1
 800c812:	d0ab      	beq.n	800c76c <_printf_i+0x164>
 800c814:	6823      	ldr	r3, [r4, #0]
 800c816:	079b      	lsls	r3, r3, #30
 800c818:	d413      	bmi.n	800c842 <_printf_i+0x23a>
 800c81a:	68e0      	ldr	r0, [r4, #12]
 800c81c:	9b03      	ldr	r3, [sp, #12]
 800c81e:	4298      	cmp	r0, r3
 800c820:	bfb8      	it	lt
 800c822:	4618      	movlt	r0, r3
 800c824:	e7a4      	b.n	800c770 <_printf_i+0x168>
 800c826:	2301      	movs	r3, #1
 800c828:	4632      	mov	r2, r6
 800c82a:	4649      	mov	r1, r9
 800c82c:	4640      	mov	r0, r8
 800c82e:	47d0      	blx	sl
 800c830:	3001      	adds	r0, #1
 800c832:	d09b      	beq.n	800c76c <_printf_i+0x164>
 800c834:	3501      	adds	r5, #1
 800c836:	68e3      	ldr	r3, [r4, #12]
 800c838:	9903      	ldr	r1, [sp, #12]
 800c83a:	1a5b      	subs	r3, r3, r1
 800c83c:	42ab      	cmp	r3, r5
 800c83e:	dcf2      	bgt.n	800c826 <_printf_i+0x21e>
 800c840:	e7eb      	b.n	800c81a <_printf_i+0x212>
 800c842:	2500      	movs	r5, #0
 800c844:	f104 0619 	add.w	r6, r4, #25
 800c848:	e7f5      	b.n	800c836 <_printf_i+0x22e>
 800c84a:	bf00      	nop
 800c84c:	0800e8ad 	.word	0x0800e8ad
 800c850:	0800e8be 	.word	0x0800e8be

0800c854 <__sread>:
 800c854:	b510      	push	{r4, lr}
 800c856:	460c      	mov	r4, r1
 800c858:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c85c:	f000 f894 	bl	800c988 <_read_r>
 800c860:	2800      	cmp	r0, #0
 800c862:	bfab      	itete	ge
 800c864:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800c866:	89a3      	ldrhlt	r3, [r4, #12]
 800c868:	181b      	addge	r3, r3, r0
 800c86a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800c86e:	bfac      	ite	ge
 800c870:	6563      	strge	r3, [r4, #84]	; 0x54
 800c872:	81a3      	strhlt	r3, [r4, #12]
 800c874:	bd10      	pop	{r4, pc}

0800c876 <__swrite>:
 800c876:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c87a:	461f      	mov	r7, r3
 800c87c:	898b      	ldrh	r3, [r1, #12]
 800c87e:	05db      	lsls	r3, r3, #23
 800c880:	4605      	mov	r5, r0
 800c882:	460c      	mov	r4, r1
 800c884:	4616      	mov	r6, r2
 800c886:	d505      	bpl.n	800c894 <__swrite+0x1e>
 800c888:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c88c:	2302      	movs	r3, #2
 800c88e:	2200      	movs	r2, #0
 800c890:	f000 f868 	bl	800c964 <_lseek_r>
 800c894:	89a3      	ldrh	r3, [r4, #12]
 800c896:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c89a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800c89e:	81a3      	strh	r3, [r4, #12]
 800c8a0:	4632      	mov	r2, r6
 800c8a2:	463b      	mov	r3, r7
 800c8a4:	4628      	mov	r0, r5
 800c8a6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c8aa:	f000 b817 	b.w	800c8dc <_write_r>

0800c8ae <__sseek>:
 800c8ae:	b510      	push	{r4, lr}
 800c8b0:	460c      	mov	r4, r1
 800c8b2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c8b6:	f000 f855 	bl	800c964 <_lseek_r>
 800c8ba:	1c43      	adds	r3, r0, #1
 800c8bc:	89a3      	ldrh	r3, [r4, #12]
 800c8be:	bf15      	itete	ne
 800c8c0:	6560      	strne	r0, [r4, #84]	; 0x54
 800c8c2:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800c8c6:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800c8ca:	81a3      	strheq	r3, [r4, #12]
 800c8cc:	bf18      	it	ne
 800c8ce:	81a3      	strhne	r3, [r4, #12]
 800c8d0:	bd10      	pop	{r4, pc}

0800c8d2 <__sclose>:
 800c8d2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c8d6:	f000 b813 	b.w	800c900 <_close_r>
	...

0800c8dc <_write_r>:
 800c8dc:	b538      	push	{r3, r4, r5, lr}
 800c8de:	4d07      	ldr	r5, [pc, #28]	; (800c8fc <_write_r+0x20>)
 800c8e0:	4604      	mov	r4, r0
 800c8e2:	4608      	mov	r0, r1
 800c8e4:	4611      	mov	r1, r2
 800c8e6:	2200      	movs	r2, #0
 800c8e8:	602a      	str	r2, [r5, #0]
 800c8ea:	461a      	mov	r2, r3
 800c8ec:	f7f5 f9ff 	bl	8001cee <_write>
 800c8f0:	1c43      	adds	r3, r0, #1
 800c8f2:	d102      	bne.n	800c8fa <_write_r+0x1e>
 800c8f4:	682b      	ldr	r3, [r5, #0]
 800c8f6:	b103      	cbz	r3, 800c8fa <_write_r+0x1e>
 800c8f8:	6023      	str	r3, [r4, #0]
 800c8fa:	bd38      	pop	{r3, r4, r5, pc}
 800c8fc:	200019b8 	.word	0x200019b8

0800c900 <_close_r>:
 800c900:	b538      	push	{r3, r4, r5, lr}
 800c902:	4d06      	ldr	r5, [pc, #24]	; (800c91c <_close_r+0x1c>)
 800c904:	2300      	movs	r3, #0
 800c906:	4604      	mov	r4, r0
 800c908:	4608      	mov	r0, r1
 800c90a:	602b      	str	r3, [r5, #0]
 800c90c:	f7f5 fa0b 	bl	8001d26 <_close>
 800c910:	1c43      	adds	r3, r0, #1
 800c912:	d102      	bne.n	800c91a <_close_r+0x1a>
 800c914:	682b      	ldr	r3, [r5, #0]
 800c916:	b103      	cbz	r3, 800c91a <_close_r+0x1a>
 800c918:	6023      	str	r3, [r4, #0]
 800c91a:	bd38      	pop	{r3, r4, r5, pc}
 800c91c:	200019b8 	.word	0x200019b8

0800c920 <_fstat_r>:
 800c920:	b538      	push	{r3, r4, r5, lr}
 800c922:	4d07      	ldr	r5, [pc, #28]	; (800c940 <_fstat_r+0x20>)
 800c924:	2300      	movs	r3, #0
 800c926:	4604      	mov	r4, r0
 800c928:	4608      	mov	r0, r1
 800c92a:	4611      	mov	r1, r2
 800c92c:	602b      	str	r3, [r5, #0]
 800c92e:	f7f5 fa06 	bl	8001d3e <_fstat>
 800c932:	1c43      	adds	r3, r0, #1
 800c934:	d102      	bne.n	800c93c <_fstat_r+0x1c>
 800c936:	682b      	ldr	r3, [r5, #0]
 800c938:	b103      	cbz	r3, 800c93c <_fstat_r+0x1c>
 800c93a:	6023      	str	r3, [r4, #0]
 800c93c:	bd38      	pop	{r3, r4, r5, pc}
 800c93e:	bf00      	nop
 800c940:	200019b8 	.word	0x200019b8

0800c944 <_isatty_r>:
 800c944:	b538      	push	{r3, r4, r5, lr}
 800c946:	4d06      	ldr	r5, [pc, #24]	; (800c960 <_isatty_r+0x1c>)
 800c948:	2300      	movs	r3, #0
 800c94a:	4604      	mov	r4, r0
 800c94c:	4608      	mov	r0, r1
 800c94e:	602b      	str	r3, [r5, #0]
 800c950:	f7f5 fa05 	bl	8001d5e <_isatty>
 800c954:	1c43      	adds	r3, r0, #1
 800c956:	d102      	bne.n	800c95e <_isatty_r+0x1a>
 800c958:	682b      	ldr	r3, [r5, #0]
 800c95a:	b103      	cbz	r3, 800c95e <_isatty_r+0x1a>
 800c95c:	6023      	str	r3, [r4, #0]
 800c95e:	bd38      	pop	{r3, r4, r5, pc}
 800c960:	200019b8 	.word	0x200019b8

0800c964 <_lseek_r>:
 800c964:	b538      	push	{r3, r4, r5, lr}
 800c966:	4d07      	ldr	r5, [pc, #28]	; (800c984 <_lseek_r+0x20>)
 800c968:	4604      	mov	r4, r0
 800c96a:	4608      	mov	r0, r1
 800c96c:	4611      	mov	r1, r2
 800c96e:	2200      	movs	r2, #0
 800c970:	602a      	str	r2, [r5, #0]
 800c972:	461a      	mov	r2, r3
 800c974:	f7f5 f9fe 	bl	8001d74 <_lseek>
 800c978:	1c43      	adds	r3, r0, #1
 800c97a:	d102      	bne.n	800c982 <_lseek_r+0x1e>
 800c97c:	682b      	ldr	r3, [r5, #0]
 800c97e:	b103      	cbz	r3, 800c982 <_lseek_r+0x1e>
 800c980:	6023      	str	r3, [r4, #0]
 800c982:	bd38      	pop	{r3, r4, r5, pc}
 800c984:	200019b8 	.word	0x200019b8

0800c988 <_read_r>:
 800c988:	b538      	push	{r3, r4, r5, lr}
 800c98a:	4d07      	ldr	r5, [pc, #28]	; (800c9a8 <_read_r+0x20>)
 800c98c:	4604      	mov	r4, r0
 800c98e:	4608      	mov	r0, r1
 800c990:	4611      	mov	r1, r2
 800c992:	2200      	movs	r2, #0
 800c994:	602a      	str	r2, [r5, #0]
 800c996:	461a      	mov	r2, r3
 800c998:	f7f5 f98c 	bl	8001cb4 <_read>
 800c99c:	1c43      	adds	r3, r0, #1
 800c99e:	d102      	bne.n	800c9a6 <_read_r+0x1e>
 800c9a0:	682b      	ldr	r3, [r5, #0]
 800c9a2:	b103      	cbz	r3, 800c9a6 <_read_r+0x1e>
 800c9a4:	6023      	str	r3, [r4, #0]
 800c9a6:	bd38      	pop	{r3, r4, r5, pc}
 800c9a8:	200019b8 	.word	0x200019b8
 800c9ac:	00000000 	.word	0x00000000

0800c9b0 <sin>:
 800c9b0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800c9b2:	ec53 2b10 	vmov	r2, r3, d0
 800c9b6:	4828      	ldr	r0, [pc, #160]	; (800ca58 <sin+0xa8>)
 800c9b8:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 800c9bc:	4281      	cmp	r1, r0
 800c9be:	dc07      	bgt.n	800c9d0 <sin+0x20>
 800c9c0:	ed9f 1b23 	vldr	d1, [pc, #140]	; 800ca50 <sin+0xa0>
 800c9c4:	2000      	movs	r0, #0
 800c9c6:	b005      	add	sp, #20
 800c9c8:	f85d eb04 	ldr.w	lr, [sp], #4
 800c9cc:	f001 bcc0 	b.w	800e350 <__kernel_sin>
 800c9d0:	4822      	ldr	r0, [pc, #136]	; (800ca5c <sin+0xac>)
 800c9d2:	4281      	cmp	r1, r0
 800c9d4:	dd09      	ble.n	800c9ea <sin+0x3a>
 800c9d6:	ee10 0a10 	vmov	r0, s0
 800c9da:	4619      	mov	r1, r3
 800c9dc:	f7f3 fc4c 	bl	8000278 <__aeabi_dsub>
 800c9e0:	ec41 0b10 	vmov	d0, r0, r1
 800c9e4:	b005      	add	sp, #20
 800c9e6:	f85d fb04 	ldr.w	pc, [sp], #4
 800c9ea:	4668      	mov	r0, sp
 800c9ec:	f000 fdd8 	bl	800d5a0 <__ieee754_rem_pio2>
 800c9f0:	f000 0003 	and.w	r0, r0, #3
 800c9f4:	2801      	cmp	r0, #1
 800c9f6:	d00c      	beq.n	800ca12 <sin+0x62>
 800c9f8:	2802      	cmp	r0, #2
 800c9fa:	d011      	beq.n	800ca20 <sin+0x70>
 800c9fc:	b9f0      	cbnz	r0, 800ca3c <sin+0x8c>
 800c9fe:	ed9d 1b02 	vldr	d1, [sp, #8]
 800ca02:	ed9d 0b00 	vldr	d0, [sp]
 800ca06:	2001      	movs	r0, #1
 800ca08:	f001 fca2 	bl	800e350 <__kernel_sin>
 800ca0c:	ec51 0b10 	vmov	r0, r1, d0
 800ca10:	e7e6      	b.n	800c9e0 <sin+0x30>
 800ca12:	ed9d 1b02 	vldr	d1, [sp, #8]
 800ca16:	ed9d 0b00 	vldr	d0, [sp]
 800ca1a:	f001 f881 	bl	800db20 <__kernel_cos>
 800ca1e:	e7f5      	b.n	800ca0c <sin+0x5c>
 800ca20:	ed9d 1b02 	vldr	d1, [sp, #8]
 800ca24:	ed9d 0b00 	vldr	d0, [sp]
 800ca28:	2001      	movs	r0, #1
 800ca2a:	f001 fc91 	bl	800e350 <__kernel_sin>
 800ca2e:	ec53 2b10 	vmov	r2, r3, d0
 800ca32:	ee10 0a10 	vmov	r0, s0
 800ca36:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800ca3a:	e7d1      	b.n	800c9e0 <sin+0x30>
 800ca3c:	ed9d 1b02 	vldr	d1, [sp, #8]
 800ca40:	ed9d 0b00 	vldr	d0, [sp]
 800ca44:	f001 f86c 	bl	800db20 <__kernel_cos>
 800ca48:	e7f1      	b.n	800ca2e <sin+0x7e>
 800ca4a:	bf00      	nop
 800ca4c:	f3af 8000 	nop.w
	...
 800ca58:	3fe921fb 	.word	0x3fe921fb
 800ca5c:	7fefffff 	.word	0x7fefffff

0800ca60 <pow>:
 800ca60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ca62:	ed2d 8b02 	vpush	{d8}
 800ca66:	eeb0 8a40 	vmov.f32	s16, s0
 800ca6a:	eef0 8a60 	vmov.f32	s17, s1
 800ca6e:	ec55 4b11 	vmov	r4, r5, d1
 800ca72:	f000 f865 	bl	800cb40 <__ieee754_pow>
 800ca76:	4622      	mov	r2, r4
 800ca78:	462b      	mov	r3, r5
 800ca7a:	4620      	mov	r0, r4
 800ca7c:	4629      	mov	r1, r5
 800ca7e:	ec57 6b10 	vmov	r6, r7, d0
 800ca82:	f7f4 f84b 	bl	8000b1c <__aeabi_dcmpun>
 800ca86:	2800      	cmp	r0, #0
 800ca88:	d13b      	bne.n	800cb02 <pow+0xa2>
 800ca8a:	ec51 0b18 	vmov	r0, r1, d8
 800ca8e:	2200      	movs	r2, #0
 800ca90:	2300      	movs	r3, #0
 800ca92:	f7f4 f811 	bl	8000ab8 <__aeabi_dcmpeq>
 800ca96:	b1b8      	cbz	r0, 800cac8 <pow+0x68>
 800ca98:	2200      	movs	r2, #0
 800ca9a:	2300      	movs	r3, #0
 800ca9c:	4620      	mov	r0, r4
 800ca9e:	4629      	mov	r1, r5
 800caa0:	f7f4 f80a 	bl	8000ab8 <__aeabi_dcmpeq>
 800caa4:	2800      	cmp	r0, #0
 800caa6:	d146      	bne.n	800cb36 <pow+0xd6>
 800caa8:	ec45 4b10 	vmov	d0, r4, r5
 800caac:	f001 fd47 	bl	800e53e <finite>
 800cab0:	b338      	cbz	r0, 800cb02 <pow+0xa2>
 800cab2:	2200      	movs	r2, #0
 800cab4:	2300      	movs	r3, #0
 800cab6:	4620      	mov	r0, r4
 800cab8:	4629      	mov	r1, r5
 800caba:	f7f4 f807 	bl	8000acc <__aeabi_dcmplt>
 800cabe:	b300      	cbz	r0, 800cb02 <pow+0xa2>
 800cac0:	f7fe ff2e 	bl	800b920 <__errno>
 800cac4:	2322      	movs	r3, #34	; 0x22
 800cac6:	e01b      	b.n	800cb00 <pow+0xa0>
 800cac8:	ec47 6b10 	vmov	d0, r6, r7
 800cacc:	f001 fd37 	bl	800e53e <finite>
 800cad0:	b9e0      	cbnz	r0, 800cb0c <pow+0xac>
 800cad2:	eeb0 0a48 	vmov.f32	s0, s16
 800cad6:	eef0 0a68 	vmov.f32	s1, s17
 800cada:	f001 fd30 	bl	800e53e <finite>
 800cade:	b1a8      	cbz	r0, 800cb0c <pow+0xac>
 800cae0:	ec45 4b10 	vmov	d0, r4, r5
 800cae4:	f001 fd2b 	bl	800e53e <finite>
 800cae8:	b180      	cbz	r0, 800cb0c <pow+0xac>
 800caea:	4632      	mov	r2, r6
 800caec:	463b      	mov	r3, r7
 800caee:	4630      	mov	r0, r6
 800caf0:	4639      	mov	r1, r7
 800caf2:	f7f4 f813 	bl	8000b1c <__aeabi_dcmpun>
 800caf6:	2800      	cmp	r0, #0
 800caf8:	d0e2      	beq.n	800cac0 <pow+0x60>
 800cafa:	f7fe ff11 	bl	800b920 <__errno>
 800cafe:	2321      	movs	r3, #33	; 0x21
 800cb00:	6003      	str	r3, [r0, #0]
 800cb02:	ecbd 8b02 	vpop	{d8}
 800cb06:	ec47 6b10 	vmov	d0, r6, r7
 800cb0a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800cb0c:	2200      	movs	r2, #0
 800cb0e:	2300      	movs	r3, #0
 800cb10:	4630      	mov	r0, r6
 800cb12:	4639      	mov	r1, r7
 800cb14:	f7f3 ffd0 	bl	8000ab8 <__aeabi_dcmpeq>
 800cb18:	2800      	cmp	r0, #0
 800cb1a:	d0f2      	beq.n	800cb02 <pow+0xa2>
 800cb1c:	eeb0 0a48 	vmov.f32	s0, s16
 800cb20:	eef0 0a68 	vmov.f32	s1, s17
 800cb24:	f001 fd0b 	bl	800e53e <finite>
 800cb28:	2800      	cmp	r0, #0
 800cb2a:	d0ea      	beq.n	800cb02 <pow+0xa2>
 800cb2c:	ec45 4b10 	vmov	d0, r4, r5
 800cb30:	f001 fd05 	bl	800e53e <finite>
 800cb34:	e7c3      	b.n	800cabe <pow+0x5e>
 800cb36:	4f01      	ldr	r7, [pc, #4]	; (800cb3c <pow+0xdc>)
 800cb38:	2600      	movs	r6, #0
 800cb3a:	e7e2      	b.n	800cb02 <pow+0xa2>
 800cb3c:	3ff00000 	.word	0x3ff00000

0800cb40 <__ieee754_pow>:
 800cb40:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cb44:	ed2d 8b06 	vpush	{d8-d10}
 800cb48:	b089      	sub	sp, #36	; 0x24
 800cb4a:	ed8d 1b00 	vstr	d1, [sp]
 800cb4e:	e9dd 2900 	ldrd	r2, r9, [sp]
 800cb52:	f029 4800 	bic.w	r8, r9, #2147483648	; 0x80000000
 800cb56:	ea58 0102 	orrs.w	r1, r8, r2
 800cb5a:	ec57 6b10 	vmov	r6, r7, d0
 800cb5e:	d115      	bne.n	800cb8c <__ieee754_pow+0x4c>
 800cb60:	19b3      	adds	r3, r6, r6
 800cb62:	f487 2200 	eor.w	r2, r7, #524288	; 0x80000
 800cb66:	4152      	adcs	r2, r2
 800cb68:	4299      	cmp	r1, r3
 800cb6a:	4b89      	ldr	r3, [pc, #548]	; (800cd90 <__ieee754_pow+0x250>)
 800cb6c:	4193      	sbcs	r3, r2
 800cb6e:	f080 84d2 	bcs.w	800d516 <__ieee754_pow+0x9d6>
 800cb72:	e9dd 2300 	ldrd	r2, r3, [sp]
 800cb76:	4630      	mov	r0, r6
 800cb78:	4639      	mov	r1, r7
 800cb7a:	f7f3 fb7f 	bl	800027c <__adddf3>
 800cb7e:	ec41 0b10 	vmov	d0, r0, r1
 800cb82:	b009      	add	sp, #36	; 0x24
 800cb84:	ecbd 8b06 	vpop	{d8-d10}
 800cb88:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cb8c:	4b81      	ldr	r3, [pc, #516]	; (800cd94 <__ieee754_pow+0x254>)
 800cb8e:	f027 4400 	bic.w	r4, r7, #2147483648	; 0x80000000
 800cb92:	429c      	cmp	r4, r3
 800cb94:	ee10 aa10 	vmov	sl, s0
 800cb98:	463d      	mov	r5, r7
 800cb9a:	dc06      	bgt.n	800cbaa <__ieee754_pow+0x6a>
 800cb9c:	d101      	bne.n	800cba2 <__ieee754_pow+0x62>
 800cb9e:	2e00      	cmp	r6, #0
 800cba0:	d1e7      	bne.n	800cb72 <__ieee754_pow+0x32>
 800cba2:	4598      	cmp	r8, r3
 800cba4:	dc01      	bgt.n	800cbaa <__ieee754_pow+0x6a>
 800cba6:	d10f      	bne.n	800cbc8 <__ieee754_pow+0x88>
 800cba8:	b172      	cbz	r2, 800cbc8 <__ieee754_pow+0x88>
 800cbaa:	f105 4540 	add.w	r5, r5, #3221225472	; 0xc0000000
 800cbae:	f505 1580 	add.w	r5, r5, #1048576	; 0x100000
 800cbb2:	ea55 050a 	orrs.w	r5, r5, sl
 800cbb6:	d1dc      	bne.n	800cb72 <__ieee754_pow+0x32>
 800cbb8:	e9dd 3200 	ldrd	r3, r2, [sp]
 800cbbc:	18db      	adds	r3, r3, r3
 800cbbe:	f482 2200 	eor.w	r2, r2, #524288	; 0x80000
 800cbc2:	4152      	adcs	r2, r2
 800cbc4:	429d      	cmp	r5, r3
 800cbc6:	e7d0      	b.n	800cb6a <__ieee754_pow+0x2a>
 800cbc8:	2d00      	cmp	r5, #0
 800cbca:	da3b      	bge.n	800cc44 <__ieee754_pow+0x104>
 800cbcc:	4b72      	ldr	r3, [pc, #456]	; (800cd98 <__ieee754_pow+0x258>)
 800cbce:	4598      	cmp	r8, r3
 800cbd0:	dc51      	bgt.n	800cc76 <__ieee754_pow+0x136>
 800cbd2:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 800cbd6:	4598      	cmp	r8, r3
 800cbd8:	f340 84ac 	ble.w	800d534 <__ieee754_pow+0x9f4>
 800cbdc:	ea4f 5328 	mov.w	r3, r8, asr #20
 800cbe0:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800cbe4:	2b14      	cmp	r3, #20
 800cbe6:	dd0f      	ble.n	800cc08 <__ieee754_pow+0xc8>
 800cbe8:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 800cbec:	fa22 f103 	lsr.w	r1, r2, r3
 800cbf0:	fa01 f303 	lsl.w	r3, r1, r3
 800cbf4:	4293      	cmp	r3, r2
 800cbf6:	f040 849d 	bne.w	800d534 <__ieee754_pow+0x9f4>
 800cbfa:	f001 0101 	and.w	r1, r1, #1
 800cbfe:	f1c1 0302 	rsb	r3, r1, #2
 800cc02:	9304      	str	r3, [sp, #16]
 800cc04:	b182      	cbz	r2, 800cc28 <__ieee754_pow+0xe8>
 800cc06:	e05f      	b.n	800ccc8 <__ieee754_pow+0x188>
 800cc08:	2a00      	cmp	r2, #0
 800cc0a:	d15b      	bne.n	800ccc4 <__ieee754_pow+0x184>
 800cc0c:	f1c3 0314 	rsb	r3, r3, #20
 800cc10:	fa48 f103 	asr.w	r1, r8, r3
 800cc14:	fa01 f303 	lsl.w	r3, r1, r3
 800cc18:	4543      	cmp	r3, r8
 800cc1a:	f040 8488 	bne.w	800d52e <__ieee754_pow+0x9ee>
 800cc1e:	f001 0101 	and.w	r1, r1, #1
 800cc22:	f1c1 0302 	rsb	r3, r1, #2
 800cc26:	9304      	str	r3, [sp, #16]
 800cc28:	4b5c      	ldr	r3, [pc, #368]	; (800cd9c <__ieee754_pow+0x25c>)
 800cc2a:	4598      	cmp	r8, r3
 800cc2c:	d132      	bne.n	800cc94 <__ieee754_pow+0x154>
 800cc2e:	f1b9 0f00 	cmp.w	r9, #0
 800cc32:	f280 8478 	bge.w	800d526 <__ieee754_pow+0x9e6>
 800cc36:	4959      	ldr	r1, [pc, #356]	; (800cd9c <__ieee754_pow+0x25c>)
 800cc38:	4632      	mov	r2, r6
 800cc3a:	463b      	mov	r3, r7
 800cc3c:	2000      	movs	r0, #0
 800cc3e:	f7f3 fdfd 	bl	800083c <__aeabi_ddiv>
 800cc42:	e79c      	b.n	800cb7e <__ieee754_pow+0x3e>
 800cc44:	2300      	movs	r3, #0
 800cc46:	9304      	str	r3, [sp, #16]
 800cc48:	2a00      	cmp	r2, #0
 800cc4a:	d13d      	bne.n	800ccc8 <__ieee754_pow+0x188>
 800cc4c:	4b51      	ldr	r3, [pc, #324]	; (800cd94 <__ieee754_pow+0x254>)
 800cc4e:	4598      	cmp	r8, r3
 800cc50:	d1ea      	bne.n	800cc28 <__ieee754_pow+0xe8>
 800cc52:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 800cc56:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 800cc5a:	ea53 030a 	orrs.w	r3, r3, sl
 800cc5e:	f000 845a 	beq.w	800d516 <__ieee754_pow+0x9d6>
 800cc62:	4b4f      	ldr	r3, [pc, #316]	; (800cda0 <__ieee754_pow+0x260>)
 800cc64:	429c      	cmp	r4, r3
 800cc66:	dd08      	ble.n	800cc7a <__ieee754_pow+0x13a>
 800cc68:	f1b9 0f00 	cmp.w	r9, #0
 800cc6c:	f2c0 8457 	blt.w	800d51e <__ieee754_pow+0x9de>
 800cc70:	e9dd 0100 	ldrd	r0, r1, [sp]
 800cc74:	e783      	b.n	800cb7e <__ieee754_pow+0x3e>
 800cc76:	2302      	movs	r3, #2
 800cc78:	e7e5      	b.n	800cc46 <__ieee754_pow+0x106>
 800cc7a:	f1b9 0f00 	cmp.w	r9, #0
 800cc7e:	f04f 0000 	mov.w	r0, #0
 800cc82:	f04f 0100 	mov.w	r1, #0
 800cc86:	f6bf af7a 	bge.w	800cb7e <__ieee754_pow+0x3e>
 800cc8a:	e9dd 0300 	ldrd	r0, r3, [sp]
 800cc8e:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800cc92:	e774      	b.n	800cb7e <__ieee754_pow+0x3e>
 800cc94:	f1b9 4f80 	cmp.w	r9, #1073741824	; 0x40000000
 800cc98:	d106      	bne.n	800cca8 <__ieee754_pow+0x168>
 800cc9a:	4632      	mov	r2, r6
 800cc9c:	463b      	mov	r3, r7
 800cc9e:	4630      	mov	r0, r6
 800cca0:	4639      	mov	r1, r7
 800cca2:	f7f3 fca1 	bl	80005e8 <__aeabi_dmul>
 800cca6:	e76a      	b.n	800cb7e <__ieee754_pow+0x3e>
 800cca8:	4b3e      	ldr	r3, [pc, #248]	; (800cda4 <__ieee754_pow+0x264>)
 800ccaa:	4599      	cmp	r9, r3
 800ccac:	d10c      	bne.n	800ccc8 <__ieee754_pow+0x188>
 800ccae:	2d00      	cmp	r5, #0
 800ccb0:	db0a      	blt.n	800ccc8 <__ieee754_pow+0x188>
 800ccb2:	ec47 6b10 	vmov	d0, r6, r7
 800ccb6:	b009      	add	sp, #36	; 0x24
 800ccb8:	ecbd 8b06 	vpop	{d8-d10}
 800ccbc:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ccc0:	f000 be7a 	b.w	800d9b8 <__ieee754_sqrt>
 800ccc4:	2300      	movs	r3, #0
 800ccc6:	9304      	str	r3, [sp, #16]
 800ccc8:	ec47 6b10 	vmov	d0, r6, r7
 800cccc:	f001 fc2e 	bl	800e52c <fabs>
 800ccd0:	ec51 0b10 	vmov	r0, r1, d0
 800ccd4:	f1ba 0f00 	cmp.w	sl, #0
 800ccd8:	d129      	bne.n	800cd2e <__ieee754_pow+0x1ee>
 800ccda:	b124      	cbz	r4, 800cce6 <__ieee754_pow+0x1a6>
 800ccdc:	4b2f      	ldr	r3, [pc, #188]	; (800cd9c <__ieee754_pow+0x25c>)
 800ccde:	f025 4240 	bic.w	r2, r5, #3221225472	; 0xc0000000
 800cce2:	429a      	cmp	r2, r3
 800cce4:	d123      	bne.n	800cd2e <__ieee754_pow+0x1ee>
 800cce6:	f1b9 0f00 	cmp.w	r9, #0
 800ccea:	da05      	bge.n	800ccf8 <__ieee754_pow+0x1b8>
 800ccec:	4602      	mov	r2, r0
 800ccee:	460b      	mov	r3, r1
 800ccf0:	2000      	movs	r0, #0
 800ccf2:	492a      	ldr	r1, [pc, #168]	; (800cd9c <__ieee754_pow+0x25c>)
 800ccf4:	f7f3 fda2 	bl	800083c <__aeabi_ddiv>
 800ccf8:	2d00      	cmp	r5, #0
 800ccfa:	f6bf af40 	bge.w	800cb7e <__ieee754_pow+0x3e>
 800ccfe:	9b04      	ldr	r3, [sp, #16]
 800cd00:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 800cd04:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 800cd08:	4323      	orrs	r3, r4
 800cd0a:	d108      	bne.n	800cd1e <__ieee754_pow+0x1de>
 800cd0c:	4602      	mov	r2, r0
 800cd0e:	460b      	mov	r3, r1
 800cd10:	4610      	mov	r0, r2
 800cd12:	4619      	mov	r1, r3
 800cd14:	f7f3 fab0 	bl	8000278 <__aeabi_dsub>
 800cd18:	4602      	mov	r2, r0
 800cd1a:	460b      	mov	r3, r1
 800cd1c:	e78f      	b.n	800cc3e <__ieee754_pow+0xfe>
 800cd1e:	9b04      	ldr	r3, [sp, #16]
 800cd20:	2b01      	cmp	r3, #1
 800cd22:	f47f af2c 	bne.w	800cb7e <__ieee754_pow+0x3e>
 800cd26:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800cd2a:	4619      	mov	r1, r3
 800cd2c:	e727      	b.n	800cb7e <__ieee754_pow+0x3e>
 800cd2e:	0feb      	lsrs	r3, r5, #31
 800cd30:	3b01      	subs	r3, #1
 800cd32:	9306      	str	r3, [sp, #24]
 800cd34:	9a06      	ldr	r2, [sp, #24]
 800cd36:	9b04      	ldr	r3, [sp, #16]
 800cd38:	4313      	orrs	r3, r2
 800cd3a:	d102      	bne.n	800cd42 <__ieee754_pow+0x202>
 800cd3c:	4632      	mov	r2, r6
 800cd3e:	463b      	mov	r3, r7
 800cd40:	e7e6      	b.n	800cd10 <__ieee754_pow+0x1d0>
 800cd42:	4b19      	ldr	r3, [pc, #100]	; (800cda8 <__ieee754_pow+0x268>)
 800cd44:	4598      	cmp	r8, r3
 800cd46:	f340 80fb 	ble.w	800cf40 <__ieee754_pow+0x400>
 800cd4a:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 800cd4e:	4598      	cmp	r8, r3
 800cd50:	4b13      	ldr	r3, [pc, #76]	; (800cda0 <__ieee754_pow+0x260>)
 800cd52:	dd0c      	ble.n	800cd6e <__ieee754_pow+0x22e>
 800cd54:	429c      	cmp	r4, r3
 800cd56:	dc0f      	bgt.n	800cd78 <__ieee754_pow+0x238>
 800cd58:	f1b9 0f00 	cmp.w	r9, #0
 800cd5c:	da0f      	bge.n	800cd7e <__ieee754_pow+0x23e>
 800cd5e:	2000      	movs	r0, #0
 800cd60:	b009      	add	sp, #36	; 0x24
 800cd62:	ecbd 8b06 	vpop	{d8-d10}
 800cd66:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cd6a:	f001 bbd6 	b.w	800e51a <__math_oflow>
 800cd6e:	429c      	cmp	r4, r3
 800cd70:	dbf2      	blt.n	800cd58 <__ieee754_pow+0x218>
 800cd72:	4b0a      	ldr	r3, [pc, #40]	; (800cd9c <__ieee754_pow+0x25c>)
 800cd74:	429c      	cmp	r4, r3
 800cd76:	dd19      	ble.n	800cdac <__ieee754_pow+0x26c>
 800cd78:	f1b9 0f00 	cmp.w	r9, #0
 800cd7c:	dcef      	bgt.n	800cd5e <__ieee754_pow+0x21e>
 800cd7e:	2000      	movs	r0, #0
 800cd80:	b009      	add	sp, #36	; 0x24
 800cd82:	ecbd 8b06 	vpop	{d8-d10}
 800cd86:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cd8a:	f001 bbbd 	b.w	800e508 <__math_uflow>
 800cd8e:	bf00      	nop
 800cd90:	fff00000 	.word	0xfff00000
 800cd94:	7ff00000 	.word	0x7ff00000
 800cd98:	433fffff 	.word	0x433fffff
 800cd9c:	3ff00000 	.word	0x3ff00000
 800cda0:	3fefffff 	.word	0x3fefffff
 800cda4:	3fe00000 	.word	0x3fe00000
 800cda8:	41e00000 	.word	0x41e00000
 800cdac:	4b60      	ldr	r3, [pc, #384]	; (800cf30 <__ieee754_pow+0x3f0>)
 800cdae:	2200      	movs	r2, #0
 800cdb0:	f7f3 fa62 	bl	8000278 <__aeabi_dsub>
 800cdb4:	a354      	add	r3, pc, #336	; (adr r3, 800cf08 <__ieee754_pow+0x3c8>)
 800cdb6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cdba:	4604      	mov	r4, r0
 800cdbc:	460d      	mov	r5, r1
 800cdbe:	f7f3 fc13 	bl	80005e8 <__aeabi_dmul>
 800cdc2:	a353      	add	r3, pc, #332	; (adr r3, 800cf10 <__ieee754_pow+0x3d0>)
 800cdc4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cdc8:	4606      	mov	r6, r0
 800cdca:	460f      	mov	r7, r1
 800cdcc:	4620      	mov	r0, r4
 800cdce:	4629      	mov	r1, r5
 800cdd0:	f7f3 fc0a 	bl	80005e8 <__aeabi_dmul>
 800cdd4:	4b57      	ldr	r3, [pc, #348]	; (800cf34 <__ieee754_pow+0x3f4>)
 800cdd6:	4682      	mov	sl, r0
 800cdd8:	468b      	mov	fp, r1
 800cdda:	2200      	movs	r2, #0
 800cddc:	4620      	mov	r0, r4
 800cdde:	4629      	mov	r1, r5
 800cde0:	f7f3 fc02 	bl	80005e8 <__aeabi_dmul>
 800cde4:	4602      	mov	r2, r0
 800cde6:	460b      	mov	r3, r1
 800cde8:	a14b      	add	r1, pc, #300	; (adr r1, 800cf18 <__ieee754_pow+0x3d8>)
 800cdea:	e9d1 0100 	ldrd	r0, r1, [r1]
 800cdee:	f7f3 fa43 	bl	8000278 <__aeabi_dsub>
 800cdf2:	4622      	mov	r2, r4
 800cdf4:	462b      	mov	r3, r5
 800cdf6:	f7f3 fbf7 	bl	80005e8 <__aeabi_dmul>
 800cdfa:	4602      	mov	r2, r0
 800cdfc:	460b      	mov	r3, r1
 800cdfe:	2000      	movs	r0, #0
 800ce00:	494d      	ldr	r1, [pc, #308]	; (800cf38 <__ieee754_pow+0x3f8>)
 800ce02:	f7f3 fa39 	bl	8000278 <__aeabi_dsub>
 800ce06:	4622      	mov	r2, r4
 800ce08:	4680      	mov	r8, r0
 800ce0a:	4689      	mov	r9, r1
 800ce0c:	462b      	mov	r3, r5
 800ce0e:	4620      	mov	r0, r4
 800ce10:	4629      	mov	r1, r5
 800ce12:	f7f3 fbe9 	bl	80005e8 <__aeabi_dmul>
 800ce16:	4602      	mov	r2, r0
 800ce18:	460b      	mov	r3, r1
 800ce1a:	4640      	mov	r0, r8
 800ce1c:	4649      	mov	r1, r9
 800ce1e:	f7f3 fbe3 	bl	80005e8 <__aeabi_dmul>
 800ce22:	a33f      	add	r3, pc, #252	; (adr r3, 800cf20 <__ieee754_pow+0x3e0>)
 800ce24:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ce28:	f7f3 fbde 	bl	80005e8 <__aeabi_dmul>
 800ce2c:	4602      	mov	r2, r0
 800ce2e:	460b      	mov	r3, r1
 800ce30:	4650      	mov	r0, sl
 800ce32:	4659      	mov	r1, fp
 800ce34:	f7f3 fa20 	bl	8000278 <__aeabi_dsub>
 800ce38:	4602      	mov	r2, r0
 800ce3a:	460b      	mov	r3, r1
 800ce3c:	4680      	mov	r8, r0
 800ce3e:	4689      	mov	r9, r1
 800ce40:	4630      	mov	r0, r6
 800ce42:	4639      	mov	r1, r7
 800ce44:	f7f3 fa1a 	bl	800027c <__adddf3>
 800ce48:	2000      	movs	r0, #0
 800ce4a:	4632      	mov	r2, r6
 800ce4c:	463b      	mov	r3, r7
 800ce4e:	4604      	mov	r4, r0
 800ce50:	460d      	mov	r5, r1
 800ce52:	f7f3 fa11 	bl	8000278 <__aeabi_dsub>
 800ce56:	4602      	mov	r2, r0
 800ce58:	460b      	mov	r3, r1
 800ce5a:	4640      	mov	r0, r8
 800ce5c:	4649      	mov	r1, r9
 800ce5e:	f7f3 fa0b 	bl	8000278 <__aeabi_dsub>
 800ce62:	9b04      	ldr	r3, [sp, #16]
 800ce64:	9a06      	ldr	r2, [sp, #24]
 800ce66:	3b01      	subs	r3, #1
 800ce68:	4313      	orrs	r3, r2
 800ce6a:	4682      	mov	sl, r0
 800ce6c:	468b      	mov	fp, r1
 800ce6e:	f040 81e7 	bne.w	800d240 <__ieee754_pow+0x700>
 800ce72:	ed9f 7b2d 	vldr	d7, [pc, #180]	; 800cf28 <__ieee754_pow+0x3e8>
 800ce76:	eeb0 8a47 	vmov.f32	s16, s14
 800ce7a:	eef0 8a67 	vmov.f32	s17, s15
 800ce7e:	e9dd 6700 	ldrd	r6, r7, [sp]
 800ce82:	2600      	movs	r6, #0
 800ce84:	4632      	mov	r2, r6
 800ce86:	463b      	mov	r3, r7
 800ce88:	e9dd 0100 	ldrd	r0, r1, [sp]
 800ce8c:	f7f3 f9f4 	bl	8000278 <__aeabi_dsub>
 800ce90:	4622      	mov	r2, r4
 800ce92:	462b      	mov	r3, r5
 800ce94:	f7f3 fba8 	bl	80005e8 <__aeabi_dmul>
 800ce98:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ce9c:	4680      	mov	r8, r0
 800ce9e:	4689      	mov	r9, r1
 800cea0:	4650      	mov	r0, sl
 800cea2:	4659      	mov	r1, fp
 800cea4:	f7f3 fba0 	bl	80005e8 <__aeabi_dmul>
 800cea8:	4602      	mov	r2, r0
 800ceaa:	460b      	mov	r3, r1
 800ceac:	4640      	mov	r0, r8
 800ceae:	4649      	mov	r1, r9
 800ceb0:	f7f3 f9e4 	bl	800027c <__adddf3>
 800ceb4:	4632      	mov	r2, r6
 800ceb6:	463b      	mov	r3, r7
 800ceb8:	4680      	mov	r8, r0
 800ceba:	4689      	mov	r9, r1
 800cebc:	4620      	mov	r0, r4
 800cebe:	4629      	mov	r1, r5
 800cec0:	f7f3 fb92 	bl	80005e8 <__aeabi_dmul>
 800cec4:	460b      	mov	r3, r1
 800cec6:	4604      	mov	r4, r0
 800cec8:	460d      	mov	r5, r1
 800ceca:	4602      	mov	r2, r0
 800cecc:	4649      	mov	r1, r9
 800cece:	4640      	mov	r0, r8
 800ced0:	f7f3 f9d4 	bl	800027c <__adddf3>
 800ced4:	4b19      	ldr	r3, [pc, #100]	; (800cf3c <__ieee754_pow+0x3fc>)
 800ced6:	4299      	cmp	r1, r3
 800ced8:	ec45 4b19 	vmov	d9, r4, r5
 800cedc:	4606      	mov	r6, r0
 800cede:	460f      	mov	r7, r1
 800cee0:	468b      	mov	fp, r1
 800cee2:	f340 82f1 	ble.w	800d4c8 <__ieee754_pow+0x988>
 800cee6:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 800ceea:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 800ceee:	4303      	orrs	r3, r0
 800cef0:	f000 81e4 	beq.w	800d2bc <__ieee754_pow+0x77c>
 800cef4:	ec51 0b18 	vmov	r0, r1, d8
 800cef8:	2200      	movs	r2, #0
 800cefa:	2300      	movs	r3, #0
 800cefc:	f7f3 fde6 	bl	8000acc <__aeabi_dcmplt>
 800cf00:	3800      	subs	r0, #0
 800cf02:	bf18      	it	ne
 800cf04:	2001      	movne	r0, #1
 800cf06:	e72b      	b.n	800cd60 <__ieee754_pow+0x220>
 800cf08:	60000000 	.word	0x60000000
 800cf0c:	3ff71547 	.word	0x3ff71547
 800cf10:	f85ddf44 	.word	0xf85ddf44
 800cf14:	3e54ae0b 	.word	0x3e54ae0b
 800cf18:	55555555 	.word	0x55555555
 800cf1c:	3fd55555 	.word	0x3fd55555
 800cf20:	652b82fe 	.word	0x652b82fe
 800cf24:	3ff71547 	.word	0x3ff71547
 800cf28:	00000000 	.word	0x00000000
 800cf2c:	bff00000 	.word	0xbff00000
 800cf30:	3ff00000 	.word	0x3ff00000
 800cf34:	3fd00000 	.word	0x3fd00000
 800cf38:	3fe00000 	.word	0x3fe00000
 800cf3c:	408fffff 	.word	0x408fffff
 800cf40:	4bd5      	ldr	r3, [pc, #852]	; (800d298 <__ieee754_pow+0x758>)
 800cf42:	402b      	ands	r3, r5
 800cf44:	2200      	movs	r2, #0
 800cf46:	b92b      	cbnz	r3, 800cf54 <__ieee754_pow+0x414>
 800cf48:	4bd4      	ldr	r3, [pc, #848]	; (800d29c <__ieee754_pow+0x75c>)
 800cf4a:	f7f3 fb4d 	bl	80005e8 <__aeabi_dmul>
 800cf4e:	f06f 0234 	mvn.w	r2, #52	; 0x34
 800cf52:	460c      	mov	r4, r1
 800cf54:	1523      	asrs	r3, r4, #20
 800cf56:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800cf5a:	4413      	add	r3, r2
 800cf5c:	9305      	str	r3, [sp, #20]
 800cf5e:	4bd0      	ldr	r3, [pc, #832]	; (800d2a0 <__ieee754_pow+0x760>)
 800cf60:	f3c4 0413 	ubfx	r4, r4, #0, #20
 800cf64:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 800cf68:	429c      	cmp	r4, r3
 800cf6a:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 800cf6e:	dd08      	ble.n	800cf82 <__ieee754_pow+0x442>
 800cf70:	4bcc      	ldr	r3, [pc, #816]	; (800d2a4 <__ieee754_pow+0x764>)
 800cf72:	429c      	cmp	r4, r3
 800cf74:	f340 8162 	ble.w	800d23c <__ieee754_pow+0x6fc>
 800cf78:	9b05      	ldr	r3, [sp, #20]
 800cf7a:	3301      	adds	r3, #1
 800cf7c:	9305      	str	r3, [sp, #20]
 800cf7e:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 800cf82:	2400      	movs	r4, #0
 800cf84:	00e3      	lsls	r3, r4, #3
 800cf86:	9307      	str	r3, [sp, #28]
 800cf88:	4bc7      	ldr	r3, [pc, #796]	; (800d2a8 <__ieee754_pow+0x768>)
 800cf8a:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800cf8e:	ed93 7b00 	vldr	d7, [r3]
 800cf92:	4629      	mov	r1, r5
 800cf94:	ec53 2b17 	vmov	r2, r3, d7
 800cf98:	eeb0 9a47 	vmov.f32	s18, s14
 800cf9c:	eef0 9a67 	vmov.f32	s19, s15
 800cfa0:	4682      	mov	sl, r0
 800cfa2:	f7f3 f969 	bl	8000278 <__aeabi_dsub>
 800cfa6:	4652      	mov	r2, sl
 800cfa8:	4606      	mov	r6, r0
 800cfaa:	460f      	mov	r7, r1
 800cfac:	462b      	mov	r3, r5
 800cfae:	ec51 0b19 	vmov	r0, r1, d9
 800cfb2:	f7f3 f963 	bl	800027c <__adddf3>
 800cfb6:	4602      	mov	r2, r0
 800cfb8:	460b      	mov	r3, r1
 800cfba:	2000      	movs	r0, #0
 800cfbc:	49bb      	ldr	r1, [pc, #748]	; (800d2ac <__ieee754_pow+0x76c>)
 800cfbe:	f7f3 fc3d 	bl	800083c <__aeabi_ddiv>
 800cfc2:	ec41 0b1a 	vmov	d10, r0, r1
 800cfc6:	4602      	mov	r2, r0
 800cfc8:	460b      	mov	r3, r1
 800cfca:	4630      	mov	r0, r6
 800cfcc:	4639      	mov	r1, r7
 800cfce:	f7f3 fb0b 	bl	80005e8 <__aeabi_dmul>
 800cfd2:	2300      	movs	r3, #0
 800cfd4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800cfd8:	9302      	str	r3, [sp, #8]
 800cfda:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800cfde:	46ab      	mov	fp, r5
 800cfe0:	106d      	asrs	r5, r5, #1
 800cfe2:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 800cfe6:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 800cfea:	ec41 0b18 	vmov	d8, r0, r1
 800cfee:	eb05 4384 	add.w	r3, r5, r4, lsl #18
 800cff2:	2200      	movs	r2, #0
 800cff4:	4640      	mov	r0, r8
 800cff6:	4649      	mov	r1, r9
 800cff8:	4614      	mov	r4, r2
 800cffa:	461d      	mov	r5, r3
 800cffc:	f7f3 faf4 	bl	80005e8 <__aeabi_dmul>
 800d000:	4602      	mov	r2, r0
 800d002:	460b      	mov	r3, r1
 800d004:	4630      	mov	r0, r6
 800d006:	4639      	mov	r1, r7
 800d008:	f7f3 f936 	bl	8000278 <__aeabi_dsub>
 800d00c:	ec53 2b19 	vmov	r2, r3, d9
 800d010:	4606      	mov	r6, r0
 800d012:	460f      	mov	r7, r1
 800d014:	4620      	mov	r0, r4
 800d016:	4629      	mov	r1, r5
 800d018:	f7f3 f92e 	bl	8000278 <__aeabi_dsub>
 800d01c:	4602      	mov	r2, r0
 800d01e:	460b      	mov	r3, r1
 800d020:	4650      	mov	r0, sl
 800d022:	4659      	mov	r1, fp
 800d024:	f7f3 f928 	bl	8000278 <__aeabi_dsub>
 800d028:	4642      	mov	r2, r8
 800d02a:	464b      	mov	r3, r9
 800d02c:	f7f3 fadc 	bl	80005e8 <__aeabi_dmul>
 800d030:	4602      	mov	r2, r0
 800d032:	460b      	mov	r3, r1
 800d034:	4630      	mov	r0, r6
 800d036:	4639      	mov	r1, r7
 800d038:	f7f3 f91e 	bl	8000278 <__aeabi_dsub>
 800d03c:	ec53 2b1a 	vmov	r2, r3, d10
 800d040:	f7f3 fad2 	bl	80005e8 <__aeabi_dmul>
 800d044:	ec53 2b18 	vmov	r2, r3, d8
 800d048:	ec41 0b19 	vmov	d9, r0, r1
 800d04c:	ec51 0b18 	vmov	r0, r1, d8
 800d050:	f7f3 faca 	bl	80005e8 <__aeabi_dmul>
 800d054:	a37c      	add	r3, pc, #496	; (adr r3, 800d248 <__ieee754_pow+0x708>)
 800d056:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d05a:	4604      	mov	r4, r0
 800d05c:	460d      	mov	r5, r1
 800d05e:	f7f3 fac3 	bl	80005e8 <__aeabi_dmul>
 800d062:	a37b      	add	r3, pc, #492	; (adr r3, 800d250 <__ieee754_pow+0x710>)
 800d064:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d068:	f7f3 f908 	bl	800027c <__adddf3>
 800d06c:	4622      	mov	r2, r4
 800d06e:	462b      	mov	r3, r5
 800d070:	f7f3 faba 	bl	80005e8 <__aeabi_dmul>
 800d074:	a378      	add	r3, pc, #480	; (adr r3, 800d258 <__ieee754_pow+0x718>)
 800d076:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d07a:	f7f3 f8ff 	bl	800027c <__adddf3>
 800d07e:	4622      	mov	r2, r4
 800d080:	462b      	mov	r3, r5
 800d082:	f7f3 fab1 	bl	80005e8 <__aeabi_dmul>
 800d086:	a376      	add	r3, pc, #472	; (adr r3, 800d260 <__ieee754_pow+0x720>)
 800d088:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d08c:	f7f3 f8f6 	bl	800027c <__adddf3>
 800d090:	4622      	mov	r2, r4
 800d092:	462b      	mov	r3, r5
 800d094:	f7f3 faa8 	bl	80005e8 <__aeabi_dmul>
 800d098:	a373      	add	r3, pc, #460	; (adr r3, 800d268 <__ieee754_pow+0x728>)
 800d09a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d09e:	f7f3 f8ed 	bl	800027c <__adddf3>
 800d0a2:	4622      	mov	r2, r4
 800d0a4:	462b      	mov	r3, r5
 800d0a6:	f7f3 fa9f 	bl	80005e8 <__aeabi_dmul>
 800d0aa:	a371      	add	r3, pc, #452	; (adr r3, 800d270 <__ieee754_pow+0x730>)
 800d0ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d0b0:	f7f3 f8e4 	bl	800027c <__adddf3>
 800d0b4:	4622      	mov	r2, r4
 800d0b6:	4606      	mov	r6, r0
 800d0b8:	460f      	mov	r7, r1
 800d0ba:	462b      	mov	r3, r5
 800d0bc:	4620      	mov	r0, r4
 800d0be:	4629      	mov	r1, r5
 800d0c0:	f7f3 fa92 	bl	80005e8 <__aeabi_dmul>
 800d0c4:	4602      	mov	r2, r0
 800d0c6:	460b      	mov	r3, r1
 800d0c8:	4630      	mov	r0, r6
 800d0ca:	4639      	mov	r1, r7
 800d0cc:	f7f3 fa8c 	bl	80005e8 <__aeabi_dmul>
 800d0d0:	4642      	mov	r2, r8
 800d0d2:	4604      	mov	r4, r0
 800d0d4:	460d      	mov	r5, r1
 800d0d6:	464b      	mov	r3, r9
 800d0d8:	ec51 0b18 	vmov	r0, r1, d8
 800d0dc:	f7f3 f8ce 	bl	800027c <__adddf3>
 800d0e0:	ec53 2b19 	vmov	r2, r3, d9
 800d0e4:	f7f3 fa80 	bl	80005e8 <__aeabi_dmul>
 800d0e8:	4622      	mov	r2, r4
 800d0ea:	462b      	mov	r3, r5
 800d0ec:	f7f3 f8c6 	bl	800027c <__adddf3>
 800d0f0:	4642      	mov	r2, r8
 800d0f2:	4682      	mov	sl, r0
 800d0f4:	468b      	mov	fp, r1
 800d0f6:	464b      	mov	r3, r9
 800d0f8:	4640      	mov	r0, r8
 800d0fa:	4649      	mov	r1, r9
 800d0fc:	f7f3 fa74 	bl	80005e8 <__aeabi_dmul>
 800d100:	4b6b      	ldr	r3, [pc, #428]	; (800d2b0 <__ieee754_pow+0x770>)
 800d102:	2200      	movs	r2, #0
 800d104:	4606      	mov	r6, r0
 800d106:	460f      	mov	r7, r1
 800d108:	f7f3 f8b8 	bl	800027c <__adddf3>
 800d10c:	4652      	mov	r2, sl
 800d10e:	465b      	mov	r3, fp
 800d110:	f7f3 f8b4 	bl	800027c <__adddf3>
 800d114:	2000      	movs	r0, #0
 800d116:	4604      	mov	r4, r0
 800d118:	460d      	mov	r5, r1
 800d11a:	4602      	mov	r2, r0
 800d11c:	460b      	mov	r3, r1
 800d11e:	4640      	mov	r0, r8
 800d120:	4649      	mov	r1, r9
 800d122:	f7f3 fa61 	bl	80005e8 <__aeabi_dmul>
 800d126:	4b62      	ldr	r3, [pc, #392]	; (800d2b0 <__ieee754_pow+0x770>)
 800d128:	4680      	mov	r8, r0
 800d12a:	4689      	mov	r9, r1
 800d12c:	2200      	movs	r2, #0
 800d12e:	4620      	mov	r0, r4
 800d130:	4629      	mov	r1, r5
 800d132:	f7f3 f8a1 	bl	8000278 <__aeabi_dsub>
 800d136:	4632      	mov	r2, r6
 800d138:	463b      	mov	r3, r7
 800d13a:	f7f3 f89d 	bl	8000278 <__aeabi_dsub>
 800d13e:	4602      	mov	r2, r0
 800d140:	460b      	mov	r3, r1
 800d142:	4650      	mov	r0, sl
 800d144:	4659      	mov	r1, fp
 800d146:	f7f3 f897 	bl	8000278 <__aeabi_dsub>
 800d14a:	ec53 2b18 	vmov	r2, r3, d8
 800d14e:	f7f3 fa4b 	bl	80005e8 <__aeabi_dmul>
 800d152:	4622      	mov	r2, r4
 800d154:	4606      	mov	r6, r0
 800d156:	460f      	mov	r7, r1
 800d158:	462b      	mov	r3, r5
 800d15a:	ec51 0b19 	vmov	r0, r1, d9
 800d15e:	f7f3 fa43 	bl	80005e8 <__aeabi_dmul>
 800d162:	4602      	mov	r2, r0
 800d164:	460b      	mov	r3, r1
 800d166:	4630      	mov	r0, r6
 800d168:	4639      	mov	r1, r7
 800d16a:	f7f3 f887 	bl	800027c <__adddf3>
 800d16e:	4606      	mov	r6, r0
 800d170:	460f      	mov	r7, r1
 800d172:	4602      	mov	r2, r0
 800d174:	460b      	mov	r3, r1
 800d176:	4640      	mov	r0, r8
 800d178:	4649      	mov	r1, r9
 800d17a:	f7f3 f87f 	bl	800027c <__adddf3>
 800d17e:	a33e      	add	r3, pc, #248	; (adr r3, 800d278 <__ieee754_pow+0x738>)
 800d180:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d184:	2000      	movs	r0, #0
 800d186:	4604      	mov	r4, r0
 800d188:	460d      	mov	r5, r1
 800d18a:	f7f3 fa2d 	bl	80005e8 <__aeabi_dmul>
 800d18e:	4642      	mov	r2, r8
 800d190:	ec41 0b18 	vmov	d8, r0, r1
 800d194:	464b      	mov	r3, r9
 800d196:	4620      	mov	r0, r4
 800d198:	4629      	mov	r1, r5
 800d19a:	f7f3 f86d 	bl	8000278 <__aeabi_dsub>
 800d19e:	4602      	mov	r2, r0
 800d1a0:	460b      	mov	r3, r1
 800d1a2:	4630      	mov	r0, r6
 800d1a4:	4639      	mov	r1, r7
 800d1a6:	f7f3 f867 	bl	8000278 <__aeabi_dsub>
 800d1aa:	a335      	add	r3, pc, #212	; (adr r3, 800d280 <__ieee754_pow+0x740>)
 800d1ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d1b0:	f7f3 fa1a 	bl	80005e8 <__aeabi_dmul>
 800d1b4:	a334      	add	r3, pc, #208	; (adr r3, 800d288 <__ieee754_pow+0x748>)
 800d1b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d1ba:	4606      	mov	r6, r0
 800d1bc:	460f      	mov	r7, r1
 800d1be:	4620      	mov	r0, r4
 800d1c0:	4629      	mov	r1, r5
 800d1c2:	f7f3 fa11 	bl	80005e8 <__aeabi_dmul>
 800d1c6:	4602      	mov	r2, r0
 800d1c8:	460b      	mov	r3, r1
 800d1ca:	4630      	mov	r0, r6
 800d1cc:	4639      	mov	r1, r7
 800d1ce:	f7f3 f855 	bl	800027c <__adddf3>
 800d1d2:	9a07      	ldr	r2, [sp, #28]
 800d1d4:	4b37      	ldr	r3, [pc, #220]	; (800d2b4 <__ieee754_pow+0x774>)
 800d1d6:	4413      	add	r3, r2
 800d1d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d1dc:	f7f3 f84e 	bl	800027c <__adddf3>
 800d1e0:	4682      	mov	sl, r0
 800d1e2:	9805      	ldr	r0, [sp, #20]
 800d1e4:	468b      	mov	fp, r1
 800d1e6:	f7f3 f995 	bl	8000514 <__aeabi_i2d>
 800d1ea:	9a07      	ldr	r2, [sp, #28]
 800d1ec:	4b32      	ldr	r3, [pc, #200]	; (800d2b8 <__ieee754_pow+0x778>)
 800d1ee:	4413      	add	r3, r2
 800d1f0:	e9d3 8900 	ldrd	r8, r9, [r3]
 800d1f4:	4606      	mov	r6, r0
 800d1f6:	460f      	mov	r7, r1
 800d1f8:	4652      	mov	r2, sl
 800d1fa:	465b      	mov	r3, fp
 800d1fc:	ec51 0b18 	vmov	r0, r1, d8
 800d200:	f7f3 f83c 	bl	800027c <__adddf3>
 800d204:	4642      	mov	r2, r8
 800d206:	464b      	mov	r3, r9
 800d208:	f7f3 f838 	bl	800027c <__adddf3>
 800d20c:	4632      	mov	r2, r6
 800d20e:	463b      	mov	r3, r7
 800d210:	f7f3 f834 	bl	800027c <__adddf3>
 800d214:	2000      	movs	r0, #0
 800d216:	4632      	mov	r2, r6
 800d218:	463b      	mov	r3, r7
 800d21a:	4604      	mov	r4, r0
 800d21c:	460d      	mov	r5, r1
 800d21e:	f7f3 f82b 	bl	8000278 <__aeabi_dsub>
 800d222:	4642      	mov	r2, r8
 800d224:	464b      	mov	r3, r9
 800d226:	f7f3 f827 	bl	8000278 <__aeabi_dsub>
 800d22a:	ec53 2b18 	vmov	r2, r3, d8
 800d22e:	f7f3 f823 	bl	8000278 <__aeabi_dsub>
 800d232:	4602      	mov	r2, r0
 800d234:	460b      	mov	r3, r1
 800d236:	4650      	mov	r0, sl
 800d238:	4659      	mov	r1, fp
 800d23a:	e610      	b.n	800ce5e <__ieee754_pow+0x31e>
 800d23c:	2401      	movs	r4, #1
 800d23e:	e6a1      	b.n	800cf84 <__ieee754_pow+0x444>
 800d240:	ed9f 7b13 	vldr	d7, [pc, #76]	; 800d290 <__ieee754_pow+0x750>
 800d244:	e617      	b.n	800ce76 <__ieee754_pow+0x336>
 800d246:	bf00      	nop
 800d248:	4a454eef 	.word	0x4a454eef
 800d24c:	3fca7e28 	.word	0x3fca7e28
 800d250:	93c9db65 	.word	0x93c9db65
 800d254:	3fcd864a 	.word	0x3fcd864a
 800d258:	a91d4101 	.word	0xa91d4101
 800d25c:	3fd17460 	.word	0x3fd17460
 800d260:	518f264d 	.word	0x518f264d
 800d264:	3fd55555 	.word	0x3fd55555
 800d268:	db6fabff 	.word	0xdb6fabff
 800d26c:	3fdb6db6 	.word	0x3fdb6db6
 800d270:	33333303 	.word	0x33333303
 800d274:	3fe33333 	.word	0x3fe33333
 800d278:	e0000000 	.word	0xe0000000
 800d27c:	3feec709 	.word	0x3feec709
 800d280:	dc3a03fd 	.word	0xdc3a03fd
 800d284:	3feec709 	.word	0x3feec709
 800d288:	145b01f5 	.word	0x145b01f5
 800d28c:	be3e2fe0 	.word	0xbe3e2fe0
 800d290:	00000000 	.word	0x00000000
 800d294:	3ff00000 	.word	0x3ff00000
 800d298:	7ff00000 	.word	0x7ff00000
 800d29c:	43400000 	.word	0x43400000
 800d2a0:	0003988e 	.word	0x0003988e
 800d2a4:	000bb679 	.word	0x000bb679
 800d2a8:	0800e8d0 	.word	0x0800e8d0
 800d2ac:	3ff00000 	.word	0x3ff00000
 800d2b0:	40080000 	.word	0x40080000
 800d2b4:	0800e8f0 	.word	0x0800e8f0
 800d2b8:	0800e8e0 	.word	0x0800e8e0
 800d2bc:	a3b5      	add	r3, pc, #724	; (adr r3, 800d594 <__ieee754_pow+0xa54>)
 800d2be:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d2c2:	4640      	mov	r0, r8
 800d2c4:	4649      	mov	r1, r9
 800d2c6:	f7f2 ffd9 	bl	800027c <__adddf3>
 800d2ca:	4622      	mov	r2, r4
 800d2cc:	ec41 0b1a 	vmov	d10, r0, r1
 800d2d0:	462b      	mov	r3, r5
 800d2d2:	4630      	mov	r0, r6
 800d2d4:	4639      	mov	r1, r7
 800d2d6:	f7f2 ffcf 	bl	8000278 <__aeabi_dsub>
 800d2da:	4602      	mov	r2, r0
 800d2dc:	460b      	mov	r3, r1
 800d2de:	ec51 0b1a 	vmov	r0, r1, d10
 800d2e2:	f7f3 fc11 	bl	8000b08 <__aeabi_dcmpgt>
 800d2e6:	2800      	cmp	r0, #0
 800d2e8:	f47f ae04 	bne.w	800cef4 <__ieee754_pow+0x3b4>
 800d2ec:	4aa4      	ldr	r2, [pc, #656]	; (800d580 <__ieee754_pow+0xa40>)
 800d2ee:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800d2f2:	4293      	cmp	r3, r2
 800d2f4:	f340 8108 	ble.w	800d508 <__ieee754_pow+0x9c8>
 800d2f8:	151b      	asrs	r3, r3, #20
 800d2fa:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 800d2fe:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 800d302:	fa4a f303 	asr.w	r3, sl, r3
 800d306:	445b      	add	r3, fp
 800d308:	f3c3 520a 	ubfx	r2, r3, #20, #11
 800d30c:	4e9d      	ldr	r6, [pc, #628]	; (800d584 <__ieee754_pow+0xa44>)
 800d30e:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 800d312:	4116      	asrs	r6, r2
 800d314:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 800d318:	2000      	movs	r0, #0
 800d31a:	ea23 0106 	bic.w	r1, r3, r6
 800d31e:	f1c2 0214 	rsb	r2, r2, #20
 800d322:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 800d326:	fa4a fa02 	asr.w	sl, sl, r2
 800d32a:	f1bb 0f00 	cmp.w	fp, #0
 800d32e:	4602      	mov	r2, r0
 800d330:	460b      	mov	r3, r1
 800d332:	4620      	mov	r0, r4
 800d334:	4629      	mov	r1, r5
 800d336:	bfb8      	it	lt
 800d338:	f1ca 0a00 	rsblt	sl, sl, #0
 800d33c:	f7f2 ff9c 	bl	8000278 <__aeabi_dsub>
 800d340:	ec41 0b19 	vmov	d9, r0, r1
 800d344:	4642      	mov	r2, r8
 800d346:	464b      	mov	r3, r9
 800d348:	ec51 0b19 	vmov	r0, r1, d9
 800d34c:	f7f2 ff96 	bl	800027c <__adddf3>
 800d350:	a37b      	add	r3, pc, #492	; (adr r3, 800d540 <__ieee754_pow+0xa00>)
 800d352:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d356:	2000      	movs	r0, #0
 800d358:	4604      	mov	r4, r0
 800d35a:	460d      	mov	r5, r1
 800d35c:	f7f3 f944 	bl	80005e8 <__aeabi_dmul>
 800d360:	ec53 2b19 	vmov	r2, r3, d9
 800d364:	4606      	mov	r6, r0
 800d366:	460f      	mov	r7, r1
 800d368:	4620      	mov	r0, r4
 800d36a:	4629      	mov	r1, r5
 800d36c:	f7f2 ff84 	bl	8000278 <__aeabi_dsub>
 800d370:	4602      	mov	r2, r0
 800d372:	460b      	mov	r3, r1
 800d374:	4640      	mov	r0, r8
 800d376:	4649      	mov	r1, r9
 800d378:	f7f2 ff7e 	bl	8000278 <__aeabi_dsub>
 800d37c:	a372      	add	r3, pc, #456	; (adr r3, 800d548 <__ieee754_pow+0xa08>)
 800d37e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d382:	f7f3 f931 	bl	80005e8 <__aeabi_dmul>
 800d386:	a372      	add	r3, pc, #456	; (adr r3, 800d550 <__ieee754_pow+0xa10>)
 800d388:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d38c:	4680      	mov	r8, r0
 800d38e:	4689      	mov	r9, r1
 800d390:	4620      	mov	r0, r4
 800d392:	4629      	mov	r1, r5
 800d394:	f7f3 f928 	bl	80005e8 <__aeabi_dmul>
 800d398:	4602      	mov	r2, r0
 800d39a:	460b      	mov	r3, r1
 800d39c:	4640      	mov	r0, r8
 800d39e:	4649      	mov	r1, r9
 800d3a0:	f7f2 ff6c 	bl	800027c <__adddf3>
 800d3a4:	4604      	mov	r4, r0
 800d3a6:	460d      	mov	r5, r1
 800d3a8:	4602      	mov	r2, r0
 800d3aa:	460b      	mov	r3, r1
 800d3ac:	4630      	mov	r0, r6
 800d3ae:	4639      	mov	r1, r7
 800d3b0:	f7f2 ff64 	bl	800027c <__adddf3>
 800d3b4:	4632      	mov	r2, r6
 800d3b6:	463b      	mov	r3, r7
 800d3b8:	4680      	mov	r8, r0
 800d3ba:	4689      	mov	r9, r1
 800d3bc:	f7f2 ff5c 	bl	8000278 <__aeabi_dsub>
 800d3c0:	4602      	mov	r2, r0
 800d3c2:	460b      	mov	r3, r1
 800d3c4:	4620      	mov	r0, r4
 800d3c6:	4629      	mov	r1, r5
 800d3c8:	f7f2 ff56 	bl	8000278 <__aeabi_dsub>
 800d3cc:	4642      	mov	r2, r8
 800d3ce:	4606      	mov	r6, r0
 800d3d0:	460f      	mov	r7, r1
 800d3d2:	464b      	mov	r3, r9
 800d3d4:	4640      	mov	r0, r8
 800d3d6:	4649      	mov	r1, r9
 800d3d8:	f7f3 f906 	bl	80005e8 <__aeabi_dmul>
 800d3dc:	a35e      	add	r3, pc, #376	; (adr r3, 800d558 <__ieee754_pow+0xa18>)
 800d3de:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d3e2:	4604      	mov	r4, r0
 800d3e4:	460d      	mov	r5, r1
 800d3e6:	f7f3 f8ff 	bl	80005e8 <__aeabi_dmul>
 800d3ea:	a35d      	add	r3, pc, #372	; (adr r3, 800d560 <__ieee754_pow+0xa20>)
 800d3ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d3f0:	f7f2 ff42 	bl	8000278 <__aeabi_dsub>
 800d3f4:	4622      	mov	r2, r4
 800d3f6:	462b      	mov	r3, r5
 800d3f8:	f7f3 f8f6 	bl	80005e8 <__aeabi_dmul>
 800d3fc:	a35a      	add	r3, pc, #360	; (adr r3, 800d568 <__ieee754_pow+0xa28>)
 800d3fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d402:	f7f2 ff3b 	bl	800027c <__adddf3>
 800d406:	4622      	mov	r2, r4
 800d408:	462b      	mov	r3, r5
 800d40a:	f7f3 f8ed 	bl	80005e8 <__aeabi_dmul>
 800d40e:	a358      	add	r3, pc, #352	; (adr r3, 800d570 <__ieee754_pow+0xa30>)
 800d410:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d414:	f7f2 ff30 	bl	8000278 <__aeabi_dsub>
 800d418:	4622      	mov	r2, r4
 800d41a:	462b      	mov	r3, r5
 800d41c:	f7f3 f8e4 	bl	80005e8 <__aeabi_dmul>
 800d420:	a355      	add	r3, pc, #340	; (adr r3, 800d578 <__ieee754_pow+0xa38>)
 800d422:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d426:	f7f2 ff29 	bl	800027c <__adddf3>
 800d42a:	4622      	mov	r2, r4
 800d42c:	462b      	mov	r3, r5
 800d42e:	f7f3 f8db 	bl	80005e8 <__aeabi_dmul>
 800d432:	4602      	mov	r2, r0
 800d434:	460b      	mov	r3, r1
 800d436:	4640      	mov	r0, r8
 800d438:	4649      	mov	r1, r9
 800d43a:	f7f2 ff1d 	bl	8000278 <__aeabi_dsub>
 800d43e:	4604      	mov	r4, r0
 800d440:	460d      	mov	r5, r1
 800d442:	4602      	mov	r2, r0
 800d444:	460b      	mov	r3, r1
 800d446:	4640      	mov	r0, r8
 800d448:	4649      	mov	r1, r9
 800d44a:	f7f3 f8cd 	bl	80005e8 <__aeabi_dmul>
 800d44e:	2200      	movs	r2, #0
 800d450:	ec41 0b19 	vmov	d9, r0, r1
 800d454:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800d458:	4620      	mov	r0, r4
 800d45a:	4629      	mov	r1, r5
 800d45c:	f7f2 ff0c 	bl	8000278 <__aeabi_dsub>
 800d460:	4602      	mov	r2, r0
 800d462:	460b      	mov	r3, r1
 800d464:	ec51 0b19 	vmov	r0, r1, d9
 800d468:	f7f3 f9e8 	bl	800083c <__aeabi_ddiv>
 800d46c:	4632      	mov	r2, r6
 800d46e:	4604      	mov	r4, r0
 800d470:	460d      	mov	r5, r1
 800d472:	463b      	mov	r3, r7
 800d474:	4640      	mov	r0, r8
 800d476:	4649      	mov	r1, r9
 800d478:	f7f3 f8b6 	bl	80005e8 <__aeabi_dmul>
 800d47c:	4632      	mov	r2, r6
 800d47e:	463b      	mov	r3, r7
 800d480:	f7f2 fefc 	bl	800027c <__adddf3>
 800d484:	4602      	mov	r2, r0
 800d486:	460b      	mov	r3, r1
 800d488:	4620      	mov	r0, r4
 800d48a:	4629      	mov	r1, r5
 800d48c:	f7f2 fef4 	bl	8000278 <__aeabi_dsub>
 800d490:	4642      	mov	r2, r8
 800d492:	464b      	mov	r3, r9
 800d494:	f7f2 fef0 	bl	8000278 <__aeabi_dsub>
 800d498:	460b      	mov	r3, r1
 800d49a:	4602      	mov	r2, r0
 800d49c:	493a      	ldr	r1, [pc, #232]	; (800d588 <__ieee754_pow+0xa48>)
 800d49e:	2000      	movs	r0, #0
 800d4a0:	f7f2 feea 	bl	8000278 <__aeabi_dsub>
 800d4a4:	ec41 0b10 	vmov	d0, r0, r1
 800d4a8:	ee10 3a90 	vmov	r3, s1
 800d4ac:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 800d4b0:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800d4b4:	da2b      	bge.n	800d50e <__ieee754_pow+0x9ce>
 800d4b6:	4650      	mov	r0, sl
 800d4b8:	f001 f8ce 	bl	800e658 <scalbn>
 800d4bc:	ec51 0b10 	vmov	r0, r1, d0
 800d4c0:	ec53 2b18 	vmov	r2, r3, d8
 800d4c4:	f7ff bbed 	b.w	800cca2 <__ieee754_pow+0x162>
 800d4c8:	4b30      	ldr	r3, [pc, #192]	; (800d58c <__ieee754_pow+0xa4c>)
 800d4ca:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 800d4ce:	429e      	cmp	r6, r3
 800d4d0:	f77f af0c 	ble.w	800d2ec <__ieee754_pow+0x7ac>
 800d4d4:	4b2e      	ldr	r3, [pc, #184]	; (800d590 <__ieee754_pow+0xa50>)
 800d4d6:	440b      	add	r3, r1
 800d4d8:	4303      	orrs	r3, r0
 800d4da:	d009      	beq.n	800d4f0 <__ieee754_pow+0x9b0>
 800d4dc:	ec51 0b18 	vmov	r0, r1, d8
 800d4e0:	2200      	movs	r2, #0
 800d4e2:	2300      	movs	r3, #0
 800d4e4:	f7f3 faf2 	bl	8000acc <__aeabi_dcmplt>
 800d4e8:	3800      	subs	r0, #0
 800d4ea:	bf18      	it	ne
 800d4ec:	2001      	movne	r0, #1
 800d4ee:	e447      	b.n	800cd80 <__ieee754_pow+0x240>
 800d4f0:	4622      	mov	r2, r4
 800d4f2:	462b      	mov	r3, r5
 800d4f4:	f7f2 fec0 	bl	8000278 <__aeabi_dsub>
 800d4f8:	4642      	mov	r2, r8
 800d4fa:	464b      	mov	r3, r9
 800d4fc:	f7f3 fafa 	bl	8000af4 <__aeabi_dcmpge>
 800d500:	2800      	cmp	r0, #0
 800d502:	f43f aef3 	beq.w	800d2ec <__ieee754_pow+0x7ac>
 800d506:	e7e9      	b.n	800d4dc <__ieee754_pow+0x99c>
 800d508:	f04f 0a00 	mov.w	sl, #0
 800d50c:	e71a      	b.n	800d344 <__ieee754_pow+0x804>
 800d50e:	ec51 0b10 	vmov	r0, r1, d0
 800d512:	4619      	mov	r1, r3
 800d514:	e7d4      	b.n	800d4c0 <__ieee754_pow+0x980>
 800d516:	491c      	ldr	r1, [pc, #112]	; (800d588 <__ieee754_pow+0xa48>)
 800d518:	2000      	movs	r0, #0
 800d51a:	f7ff bb30 	b.w	800cb7e <__ieee754_pow+0x3e>
 800d51e:	2000      	movs	r0, #0
 800d520:	2100      	movs	r1, #0
 800d522:	f7ff bb2c 	b.w	800cb7e <__ieee754_pow+0x3e>
 800d526:	4630      	mov	r0, r6
 800d528:	4639      	mov	r1, r7
 800d52a:	f7ff bb28 	b.w	800cb7e <__ieee754_pow+0x3e>
 800d52e:	9204      	str	r2, [sp, #16]
 800d530:	f7ff bb7a 	b.w	800cc28 <__ieee754_pow+0xe8>
 800d534:	2300      	movs	r3, #0
 800d536:	f7ff bb64 	b.w	800cc02 <__ieee754_pow+0xc2>
 800d53a:	bf00      	nop
 800d53c:	f3af 8000 	nop.w
 800d540:	00000000 	.word	0x00000000
 800d544:	3fe62e43 	.word	0x3fe62e43
 800d548:	fefa39ef 	.word	0xfefa39ef
 800d54c:	3fe62e42 	.word	0x3fe62e42
 800d550:	0ca86c39 	.word	0x0ca86c39
 800d554:	be205c61 	.word	0xbe205c61
 800d558:	72bea4d0 	.word	0x72bea4d0
 800d55c:	3e663769 	.word	0x3e663769
 800d560:	c5d26bf1 	.word	0xc5d26bf1
 800d564:	3ebbbd41 	.word	0x3ebbbd41
 800d568:	af25de2c 	.word	0xaf25de2c
 800d56c:	3f11566a 	.word	0x3f11566a
 800d570:	16bebd93 	.word	0x16bebd93
 800d574:	3f66c16c 	.word	0x3f66c16c
 800d578:	5555553e 	.word	0x5555553e
 800d57c:	3fc55555 	.word	0x3fc55555
 800d580:	3fe00000 	.word	0x3fe00000
 800d584:	000fffff 	.word	0x000fffff
 800d588:	3ff00000 	.word	0x3ff00000
 800d58c:	4090cbff 	.word	0x4090cbff
 800d590:	3f6f3400 	.word	0x3f6f3400
 800d594:	652b82fe 	.word	0x652b82fe
 800d598:	3c971547 	.word	0x3c971547
 800d59c:	00000000 	.word	0x00000000

0800d5a0 <__ieee754_rem_pio2>:
 800d5a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d5a4:	ed2d 8b02 	vpush	{d8}
 800d5a8:	ec55 4b10 	vmov	r4, r5, d0
 800d5ac:	4bca      	ldr	r3, [pc, #808]	; (800d8d8 <__ieee754_rem_pio2+0x338>)
 800d5ae:	b08b      	sub	sp, #44	; 0x2c
 800d5b0:	f025 4800 	bic.w	r8, r5, #2147483648	; 0x80000000
 800d5b4:	4598      	cmp	r8, r3
 800d5b6:	4682      	mov	sl, r0
 800d5b8:	9502      	str	r5, [sp, #8]
 800d5ba:	dc08      	bgt.n	800d5ce <__ieee754_rem_pio2+0x2e>
 800d5bc:	2200      	movs	r2, #0
 800d5be:	2300      	movs	r3, #0
 800d5c0:	ed80 0b00 	vstr	d0, [r0]
 800d5c4:	e9c0 2302 	strd	r2, r3, [r0, #8]
 800d5c8:	f04f 0b00 	mov.w	fp, #0
 800d5cc:	e028      	b.n	800d620 <__ieee754_rem_pio2+0x80>
 800d5ce:	4bc3      	ldr	r3, [pc, #780]	; (800d8dc <__ieee754_rem_pio2+0x33c>)
 800d5d0:	4598      	cmp	r8, r3
 800d5d2:	dc78      	bgt.n	800d6c6 <__ieee754_rem_pio2+0x126>
 800d5d4:	9b02      	ldr	r3, [sp, #8]
 800d5d6:	4ec2      	ldr	r6, [pc, #776]	; (800d8e0 <__ieee754_rem_pio2+0x340>)
 800d5d8:	2b00      	cmp	r3, #0
 800d5da:	ee10 0a10 	vmov	r0, s0
 800d5de:	a3b0      	add	r3, pc, #704	; (adr r3, 800d8a0 <__ieee754_rem_pio2+0x300>)
 800d5e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d5e4:	4629      	mov	r1, r5
 800d5e6:	dd39      	ble.n	800d65c <__ieee754_rem_pio2+0xbc>
 800d5e8:	f7f2 fe46 	bl	8000278 <__aeabi_dsub>
 800d5ec:	45b0      	cmp	r8, r6
 800d5ee:	4604      	mov	r4, r0
 800d5f0:	460d      	mov	r5, r1
 800d5f2:	d01b      	beq.n	800d62c <__ieee754_rem_pio2+0x8c>
 800d5f4:	a3ac      	add	r3, pc, #688	; (adr r3, 800d8a8 <__ieee754_rem_pio2+0x308>)
 800d5f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d5fa:	f7f2 fe3d 	bl	8000278 <__aeabi_dsub>
 800d5fe:	4602      	mov	r2, r0
 800d600:	460b      	mov	r3, r1
 800d602:	e9ca 2300 	strd	r2, r3, [sl]
 800d606:	4620      	mov	r0, r4
 800d608:	4629      	mov	r1, r5
 800d60a:	f7f2 fe35 	bl	8000278 <__aeabi_dsub>
 800d60e:	a3a6      	add	r3, pc, #664	; (adr r3, 800d8a8 <__ieee754_rem_pio2+0x308>)
 800d610:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d614:	f7f2 fe30 	bl	8000278 <__aeabi_dsub>
 800d618:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800d61c:	f04f 0b01 	mov.w	fp, #1
 800d620:	4658      	mov	r0, fp
 800d622:	b00b      	add	sp, #44	; 0x2c
 800d624:	ecbd 8b02 	vpop	{d8}
 800d628:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d62c:	a3a0      	add	r3, pc, #640	; (adr r3, 800d8b0 <__ieee754_rem_pio2+0x310>)
 800d62e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d632:	f7f2 fe21 	bl	8000278 <__aeabi_dsub>
 800d636:	a3a0      	add	r3, pc, #640	; (adr r3, 800d8b8 <__ieee754_rem_pio2+0x318>)
 800d638:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d63c:	4604      	mov	r4, r0
 800d63e:	460d      	mov	r5, r1
 800d640:	f7f2 fe1a 	bl	8000278 <__aeabi_dsub>
 800d644:	4602      	mov	r2, r0
 800d646:	460b      	mov	r3, r1
 800d648:	e9ca 2300 	strd	r2, r3, [sl]
 800d64c:	4620      	mov	r0, r4
 800d64e:	4629      	mov	r1, r5
 800d650:	f7f2 fe12 	bl	8000278 <__aeabi_dsub>
 800d654:	a398      	add	r3, pc, #608	; (adr r3, 800d8b8 <__ieee754_rem_pio2+0x318>)
 800d656:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d65a:	e7db      	b.n	800d614 <__ieee754_rem_pio2+0x74>
 800d65c:	f7f2 fe0e 	bl	800027c <__adddf3>
 800d660:	45b0      	cmp	r8, r6
 800d662:	4604      	mov	r4, r0
 800d664:	460d      	mov	r5, r1
 800d666:	d016      	beq.n	800d696 <__ieee754_rem_pio2+0xf6>
 800d668:	a38f      	add	r3, pc, #572	; (adr r3, 800d8a8 <__ieee754_rem_pio2+0x308>)
 800d66a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d66e:	f7f2 fe05 	bl	800027c <__adddf3>
 800d672:	4602      	mov	r2, r0
 800d674:	460b      	mov	r3, r1
 800d676:	e9ca 2300 	strd	r2, r3, [sl]
 800d67a:	4620      	mov	r0, r4
 800d67c:	4629      	mov	r1, r5
 800d67e:	f7f2 fdfb 	bl	8000278 <__aeabi_dsub>
 800d682:	a389      	add	r3, pc, #548	; (adr r3, 800d8a8 <__ieee754_rem_pio2+0x308>)
 800d684:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d688:	f7f2 fdf8 	bl	800027c <__adddf3>
 800d68c:	f04f 3bff 	mov.w	fp, #4294967295
 800d690:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800d694:	e7c4      	b.n	800d620 <__ieee754_rem_pio2+0x80>
 800d696:	a386      	add	r3, pc, #536	; (adr r3, 800d8b0 <__ieee754_rem_pio2+0x310>)
 800d698:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d69c:	f7f2 fdee 	bl	800027c <__adddf3>
 800d6a0:	a385      	add	r3, pc, #532	; (adr r3, 800d8b8 <__ieee754_rem_pio2+0x318>)
 800d6a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d6a6:	4604      	mov	r4, r0
 800d6a8:	460d      	mov	r5, r1
 800d6aa:	f7f2 fde7 	bl	800027c <__adddf3>
 800d6ae:	4602      	mov	r2, r0
 800d6b0:	460b      	mov	r3, r1
 800d6b2:	e9ca 2300 	strd	r2, r3, [sl]
 800d6b6:	4620      	mov	r0, r4
 800d6b8:	4629      	mov	r1, r5
 800d6ba:	f7f2 fddd 	bl	8000278 <__aeabi_dsub>
 800d6be:	a37e      	add	r3, pc, #504	; (adr r3, 800d8b8 <__ieee754_rem_pio2+0x318>)
 800d6c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d6c4:	e7e0      	b.n	800d688 <__ieee754_rem_pio2+0xe8>
 800d6c6:	4b87      	ldr	r3, [pc, #540]	; (800d8e4 <__ieee754_rem_pio2+0x344>)
 800d6c8:	4598      	cmp	r8, r3
 800d6ca:	f300 80d9 	bgt.w	800d880 <__ieee754_rem_pio2+0x2e0>
 800d6ce:	f000 ff2d 	bl	800e52c <fabs>
 800d6d2:	ec55 4b10 	vmov	r4, r5, d0
 800d6d6:	ee10 0a10 	vmov	r0, s0
 800d6da:	a379      	add	r3, pc, #484	; (adr r3, 800d8c0 <__ieee754_rem_pio2+0x320>)
 800d6dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d6e0:	4629      	mov	r1, r5
 800d6e2:	f7f2 ff81 	bl	80005e8 <__aeabi_dmul>
 800d6e6:	4b80      	ldr	r3, [pc, #512]	; (800d8e8 <__ieee754_rem_pio2+0x348>)
 800d6e8:	2200      	movs	r2, #0
 800d6ea:	f7f2 fdc7 	bl	800027c <__adddf3>
 800d6ee:	f7f3 fa2b 	bl	8000b48 <__aeabi_d2iz>
 800d6f2:	4683      	mov	fp, r0
 800d6f4:	f7f2 ff0e 	bl	8000514 <__aeabi_i2d>
 800d6f8:	4602      	mov	r2, r0
 800d6fa:	460b      	mov	r3, r1
 800d6fc:	ec43 2b18 	vmov	d8, r2, r3
 800d700:	a367      	add	r3, pc, #412	; (adr r3, 800d8a0 <__ieee754_rem_pio2+0x300>)
 800d702:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d706:	f7f2 ff6f 	bl	80005e8 <__aeabi_dmul>
 800d70a:	4602      	mov	r2, r0
 800d70c:	460b      	mov	r3, r1
 800d70e:	4620      	mov	r0, r4
 800d710:	4629      	mov	r1, r5
 800d712:	f7f2 fdb1 	bl	8000278 <__aeabi_dsub>
 800d716:	a364      	add	r3, pc, #400	; (adr r3, 800d8a8 <__ieee754_rem_pio2+0x308>)
 800d718:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d71c:	4606      	mov	r6, r0
 800d71e:	460f      	mov	r7, r1
 800d720:	ec51 0b18 	vmov	r0, r1, d8
 800d724:	f7f2 ff60 	bl	80005e8 <__aeabi_dmul>
 800d728:	f1bb 0f1f 	cmp.w	fp, #31
 800d72c:	4604      	mov	r4, r0
 800d72e:	460d      	mov	r5, r1
 800d730:	dc0d      	bgt.n	800d74e <__ieee754_rem_pio2+0x1ae>
 800d732:	4b6e      	ldr	r3, [pc, #440]	; (800d8ec <__ieee754_rem_pio2+0x34c>)
 800d734:	f10b 32ff 	add.w	r2, fp, #4294967295
 800d738:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d73c:	4543      	cmp	r3, r8
 800d73e:	d006      	beq.n	800d74e <__ieee754_rem_pio2+0x1ae>
 800d740:	4622      	mov	r2, r4
 800d742:	462b      	mov	r3, r5
 800d744:	4630      	mov	r0, r6
 800d746:	4639      	mov	r1, r7
 800d748:	f7f2 fd96 	bl	8000278 <__aeabi_dsub>
 800d74c:	e00f      	b.n	800d76e <__ieee754_rem_pio2+0x1ce>
 800d74e:	462b      	mov	r3, r5
 800d750:	4622      	mov	r2, r4
 800d752:	4630      	mov	r0, r6
 800d754:	4639      	mov	r1, r7
 800d756:	f7f2 fd8f 	bl	8000278 <__aeabi_dsub>
 800d75a:	ea4f 5328 	mov.w	r3, r8, asr #20
 800d75e:	9303      	str	r3, [sp, #12]
 800d760:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800d764:	ebc3 5818 	rsb	r8, r3, r8, lsr #20
 800d768:	f1b8 0f10 	cmp.w	r8, #16
 800d76c:	dc02      	bgt.n	800d774 <__ieee754_rem_pio2+0x1d4>
 800d76e:	e9ca 0100 	strd	r0, r1, [sl]
 800d772:	e039      	b.n	800d7e8 <__ieee754_rem_pio2+0x248>
 800d774:	a34e      	add	r3, pc, #312	; (adr r3, 800d8b0 <__ieee754_rem_pio2+0x310>)
 800d776:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d77a:	ec51 0b18 	vmov	r0, r1, d8
 800d77e:	f7f2 ff33 	bl	80005e8 <__aeabi_dmul>
 800d782:	4604      	mov	r4, r0
 800d784:	460d      	mov	r5, r1
 800d786:	4602      	mov	r2, r0
 800d788:	460b      	mov	r3, r1
 800d78a:	4630      	mov	r0, r6
 800d78c:	4639      	mov	r1, r7
 800d78e:	f7f2 fd73 	bl	8000278 <__aeabi_dsub>
 800d792:	4602      	mov	r2, r0
 800d794:	460b      	mov	r3, r1
 800d796:	4680      	mov	r8, r0
 800d798:	4689      	mov	r9, r1
 800d79a:	4630      	mov	r0, r6
 800d79c:	4639      	mov	r1, r7
 800d79e:	f7f2 fd6b 	bl	8000278 <__aeabi_dsub>
 800d7a2:	4622      	mov	r2, r4
 800d7a4:	462b      	mov	r3, r5
 800d7a6:	f7f2 fd67 	bl	8000278 <__aeabi_dsub>
 800d7aa:	a343      	add	r3, pc, #268	; (adr r3, 800d8b8 <__ieee754_rem_pio2+0x318>)
 800d7ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d7b0:	4604      	mov	r4, r0
 800d7b2:	460d      	mov	r5, r1
 800d7b4:	ec51 0b18 	vmov	r0, r1, d8
 800d7b8:	f7f2 ff16 	bl	80005e8 <__aeabi_dmul>
 800d7bc:	4622      	mov	r2, r4
 800d7be:	462b      	mov	r3, r5
 800d7c0:	f7f2 fd5a 	bl	8000278 <__aeabi_dsub>
 800d7c4:	4602      	mov	r2, r0
 800d7c6:	460b      	mov	r3, r1
 800d7c8:	4604      	mov	r4, r0
 800d7ca:	460d      	mov	r5, r1
 800d7cc:	4640      	mov	r0, r8
 800d7ce:	4649      	mov	r1, r9
 800d7d0:	f7f2 fd52 	bl	8000278 <__aeabi_dsub>
 800d7d4:	9a03      	ldr	r2, [sp, #12]
 800d7d6:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800d7da:	1ad3      	subs	r3, r2, r3
 800d7dc:	2b31      	cmp	r3, #49	; 0x31
 800d7de:	dc24      	bgt.n	800d82a <__ieee754_rem_pio2+0x28a>
 800d7e0:	e9ca 0100 	strd	r0, r1, [sl]
 800d7e4:	4646      	mov	r6, r8
 800d7e6:	464f      	mov	r7, r9
 800d7e8:	e9da 8900 	ldrd	r8, r9, [sl]
 800d7ec:	4630      	mov	r0, r6
 800d7ee:	4642      	mov	r2, r8
 800d7f0:	464b      	mov	r3, r9
 800d7f2:	4639      	mov	r1, r7
 800d7f4:	f7f2 fd40 	bl	8000278 <__aeabi_dsub>
 800d7f8:	462b      	mov	r3, r5
 800d7fa:	4622      	mov	r2, r4
 800d7fc:	f7f2 fd3c 	bl	8000278 <__aeabi_dsub>
 800d800:	9b02      	ldr	r3, [sp, #8]
 800d802:	2b00      	cmp	r3, #0
 800d804:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800d808:	f6bf af0a 	bge.w	800d620 <__ieee754_rem_pio2+0x80>
 800d80c:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800d810:	f8ca 3004 	str.w	r3, [sl, #4]
 800d814:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800d818:	f8ca 8000 	str.w	r8, [sl]
 800d81c:	f8ca 0008 	str.w	r0, [sl, #8]
 800d820:	f8ca 300c 	str.w	r3, [sl, #12]
 800d824:	f1cb 0b00 	rsb	fp, fp, #0
 800d828:	e6fa      	b.n	800d620 <__ieee754_rem_pio2+0x80>
 800d82a:	a327      	add	r3, pc, #156	; (adr r3, 800d8c8 <__ieee754_rem_pio2+0x328>)
 800d82c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d830:	ec51 0b18 	vmov	r0, r1, d8
 800d834:	f7f2 fed8 	bl	80005e8 <__aeabi_dmul>
 800d838:	4604      	mov	r4, r0
 800d83a:	460d      	mov	r5, r1
 800d83c:	4602      	mov	r2, r0
 800d83e:	460b      	mov	r3, r1
 800d840:	4640      	mov	r0, r8
 800d842:	4649      	mov	r1, r9
 800d844:	f7f2 fd18 	bl	8000278 <__aeabi_dsub>
 800d848:	4602      	mov	r2, r0
 800d84a:	460b      	mov	r3, r1
 800d84c:	4606      	mov	r6, r0
 800d84e:	460f      	mov	r7, r1
 800d850:	4640      	mov	r0, r8
 800d852:	4649      	mov	r1, r9
 800d854:	f7f2 fd10 	bl	8000278 <__aeabi_dsub>
 800d858:	4622      	mov	r2, r4
 800d85a:	462b      	mov	r3, r5
 800d85c:	f7f2 fd0c 	bl	8000278 <__aeabi_dsub>
 800d860:	a31b      	add	r3, pc, #108	; (adr r3, 800d8d0 <__ieee754_rem_pio2+0x330>)
 800d862:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d866:	4604      	mov	r4, r0
 800d868:	460d      	mov	r5, r1
 800d86a:	ec51 0b18 	vmov	r0, r1, d8
 800d86e:	f7f2 febb 	bl	80005e8 <__aeabi_dmul>
 800d872:	4622      	mov	r2, r4
 800d874:	462b      	mov	r3, r5
 800d876:	f7f2 fcff 	bl	8000278 <__aeabi_dsub>
 800d87a:	4604      	mov	r4, r0
 800d87c:	460d      	mov	r5, r1
 800d87e:	e75f      	b.n	800d740 <__ieee754_rem_pio2+0x1a0>
 800d880:	4b1b      	ldr	r3, [pc, #108]	; (800d8f0 <__ieee754_rem_pio2+0x350>)
 800d882:	4598      	cmp	r8, r3
 800d884:	dd36      	ble.n	800d8f4 <__ieee754_rem_pio2+0x354>
 800d886:	ee10 2a10 	vmov	r2, s0
 800d88a:	462b      	mov	r3, r5
 800d88c:	4620      	mov	r0, r4
 800d88e:	4629      	mov	r1, r5
 800d890:	f7f2 fcf2 	bl	8000278 <__aeabi_dsub>
 800d894:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800d898:	e9ca 0100 	strd	r0, r1, [sl]
 800d89c:	e694      	b.n	800d5c8 <__ieee754_rem_pio2+0x28>
 800d89e:	bf00      	nop
 800d8a0:	54400000 	.word	0x54400000
 800d8a4:	3ff921fb 	.word	0x3ff921fb
 800d8a8:	1a626331 	.word	0x1a626331
 800d8ac:	3dd0b461 	.word	0x3dd0b461
 800d8b0:	1a600000 	.word	0x1a600000
 800d8b4:	3dd0b461 	.word	0x3dd0b461
 800d8b8:	2e037073 	.word	0x2e037073
 800d8bc:	3ba3198a 	.word	0x3ba3198a
 800d8c0:	6dc9c883 	.word	0x6dc9c883
 800d8c4:	3fe45f30 	.word	0x3fe45f30
 800d8c8:	2e000000 	.word	0x2e000000
 800d8cc:	3ba3198a 	.word	0x3ba3198a
 800d8d0:	252049c1 	.word	0x252049c1
 800d8d4:	397b839a 	.word	0x397b839a
 800d8d8:	3fe921fb 	.word	0x3fe921fb
 800d8dc:	4002d97b 	.word	0x4002d97b
 800d8e0:	3ff921fb 	.word	0x3ff921fb
 800d8e4:	413921fb 	.word	0x413921fb
 800d8e8:	3fe00000 	.word	0x3fe00000
 800d8ec:	0800e900 	.word	0x0800e900
 800d8f0:	7fefffff 	.word	0x7fefffff
 800d8f4:	ea4f 5428 	mov.w	r4, r8, asr #20
 800d8f8:	f2a4 4416 	subw	r4, r4, #1046	; 0x416
 800d8fc:	ee10 0a10 	vmov	r0, s0
 800d900:	eba8 5104 	sub.w	r1, r8, r4, lsl #20
 800d904:	ee10 6a10 	vmov	r6, s0
 800d908:	460f      	mov	r7, r1
 800d90a:	f7f3 f91d 	bl	8000b48 <__aeabi_d2iz>
 800d90e:	f7f2 fe01 	bl	8000514 <__aeabi_i2d>
 800d912:	4602      	mov	r2, r0
 800d914:	460b      	mov	r3, r1
 800d916:	4630      	mov	r0, r6
 800d918:	4639      	mov	r1, r7
 800d91a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800d91e:	f7f2 fcab 	bl	8000278 <__aeabi_dsub>
 800d922:	4b23      	ldr	r3, [pc, #140]	; (800d9b0 <__ieee754_rem_pio2+0x410>)
 800d924:	2200      	movs	r2, #0
 800d926:	f7f2 fe5f 	bl	80005e8 <__aeabi_dmul>
 800d92a:	460f      	mov	r7, r1
 800d92c:	4606      	mov	r6, r0
 800d92e:	f7f3 f90b 	bl	8000b48 <__aeabi_d2iz>
 800d932:	f7f2 fdef 	bl	8000514 <__aeabi_i2d>
 800d936:	4602      	mov	r2, r0
 800d938:	460b      	mov	r3, r1
 800d93a:	4630      	mov	r0, r6
 800d93c:	4639      	mov	r1, r7
 800d93e:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800d942:	f7f2 fc99 	bl	8000278 <__aeabi_dsub>
 800d946:	4b1a      	ldr	r3, [pc, #104]	; (800d9b0 <__ieee754_rem_pio2+0x410>)
 800d948:	2200      	movs	r2, #0
 800d94a:	f7f2 fe4d 	bl	80005e8 <__aeabi_dmul>
 800d94e:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800d952:	ad04      	add	r5, sp, #16
 800d954:	f04f 0803 	mov.w	r8, #3
 800d958:	46a9      	mov	r9, r5
 800d95a:	2600      	movs	r6, #0
 800d95c:	2700      	movs	r7, #0
 800d95e:	4632      	mov	r2, r6
 800d960:	463b      	mov	r3, r7
 800d962:	e9d5 0104 	ldrd	r0, r1, [r5, #16]
 800d966:	46c3      	mov	fp, r8
 800d968:	3d08      	subs	r5, #8
 800d96a:	f108 38ff 	add.w	r8, r8, #4294967295
 800d96e:	f7f3 f8a3 	bl	8000ab8 <__aeabi_dcmpeq>
 800d972:	2800      	cmp	r0, #0
 800d974:	d1f3      	bne.n	800d95e <__ieee754_rem_pio2+0x3be>
 800d976:	4b0f      	ldr	r3, [pc, #60]	; (800d9b4 <__ieee754_rem_pio2+0x414>)
 800d978:	9301      	str	r3, [sp, #4]
 800d97a:	2302      	movs	r3, #2
 800d97c:	9300      	str	r3, [sp, #0]
 800d97e:	4622      	mov	r2, r4
 800d980:	465b      	mov	r3, fp
 800d982:	4651      	mov	r1, sl
 800d984:	4648      	mov	r0, r9
 800d986:	f000 f993 	bl	800dcb0 <__kernel_rem_pio2>
 800d98a:	9b02      	ldr	r3, [sp, #8]
 800d98c:	2b00      	cmp	r3, #0
 800d98e:	4683      	mov	fp, r0
 800d990:	f6bf ae46 	bge.w	800d620 <__ieee754_rem_pio2+0x80>
 800d994:	e9da 2100 	ldrd	r2, r1, [sl]
 800d998:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800d99c:	e9ca 2300 	strd	r2, r3, [sl]
 800d9a0:	e9da 2102 	ldrd	r2, r1, [sl, #8]
 800d9a4:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800d9a8:	e9ca 2302 	strd	r2, r3, [sl, #8]
 800d9ac:	e73a      	b.n	800d824 <__ieee754_rem_pio2+0x284>
 800d9ae:	bf00      	nop
 800d9b0:	41700000 	.word	0x41700000
 800d9b4:	0800e980 	.word	0x0800e980

0800d9b8 <__ieee754_sqrt>:
 800d9b8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d9bc:	ec55 4b10 	vmov	r4, r5, d0
 800d9c0:	4e55      	ldr	r6, [pc, #340]	; (800db18 <__ieee754_sqrt+0x160>)
 800d9c2:	43ae      	bics	r6, r5
 800d9c4:	ee10 0a10 	vmov	r0, s0
 800d9c8:	ee10 3a10 	vmov	r3, s0
 800d9cc:	462a      	mov	r2, r5
 800d9ce:	4629      	mov	r1, r5
 800d9d0:	d110      	bne.n	800d9f4 <__ieee754_sqrt+0x3c>
 800d9d2:	ee10 2a10 	vmov	r2, s0
 800d9d6:	462b      	mov	r3, r5
 800d9d8:	f7f2 fe06 	bl	80005e8 <__aeabi_dmul>
 800d9dc:	4602      	mov	r2, r0
 800d9de:	460b      	mov	r3, r1
 800d9e0:	4620      	mov	r0, r4
 800d9e2:	4629      	mov	r1, r5
 800d9e4:	f7f2 fc4a 	bl	800027c <__adddf3>
 800d9e8:	4604      	mov	r4, r0
 800d9ea:	460d      	mov	r5, r1
 800d9ec:	ec45 4b10 	vmov	d0, r4, r5
 800d9f0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d9f4:	2d00      	cmp	r5, #0
 800d9f6:	dc10      	bgt.n	800da1a <__ieee754_sqrt+0x62>
 800d9f8:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800d9fc:	4330      	orrs	r0, r6
 800d9fe:	d0f5      	beq.n	800d9ec <__ieee754_sqrt+0x34>
 800da00:	b15d      	cbz	r5, 800da1a <__ieee754_sqrt+0x62>
 800da02:	ee10 2a10 	vmov	r2, s0
 800da06:	462b      	mov	r3, r5
 800da08:	ee10 0a10 	vmov	r0, s0
 800da0c:	f7f2 fc34 	bl	8000278 <__aeabi_dsub>
 800da10:	4602      	mov	r2, r0
 800da12:	460b      	mov	r3, r1
 800da14:	f7f2 ff12 	bl	800083c <__aeabi_ddiv>
 800da18:	e7e6      	b.n	800d9e8 <__ieee754_sqrt+0x30>
 800da1a:	1512      	asrs	r2, r2, #20
 800da1c:	d074      	beq.n	800db08 <__ieee754_sqrt+0x150>
 800da1e:	07d4      	lsls	r4, r2, #31
 800da20:	f3c1 0113 	ubfx	r1, r1, #0, #20
 800da24:	f2a2 37ff 	subw	r7, r2, #1023	; 0x3ff
 800da28:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800da2c:	bf5e      	ittt	pl
 800da2e:	0fda      	lsrpl	r2, r3, #31
 800da30:	005b      	lslpl	r3, r3, #1
 800da32:	eb02 0141 	addpl.w	r1, r2, r1, lsl #1
 800da36:	2400      	movs	r4, #0
 800da38:	0fda      	lsrs	r2, r3, #31
 800da3a:	eb02 0141 	add.w	r1, r2, r1, lsl #1
 800da3e:	107f      	asrs	r7, r7, #1
 800da40:	005b      	lsls	r3, r3, #1
 800da42:	2516      	movs	r5, #22
 800da44:	4620      	mov	r0, r4
 800da46:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 800da4a:	1886      	adds	r6, r0, r2
 800da4c:	428e      	cmp	r6, r1
 800da4e:	bfde      	ittt	le
 800da50:	1b89      	suble	r1, r1, r6
 800da52:	18b0      	addle	r0, r6, r2
 800da54:	18a4      	addle	r4, r4, r2
 800da56:	0049      	lsls	r1, r1, #1
 800da58:	3d01      	subs	r5, #1
 800da5a:	eb01 71d3 	add.w	r1, r1, r3, lsr #31
 800da5e:	ea4f 0252 	mov.w	r2, r2, lsr #1
 800da62:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800da66:	d1f0      	bne.n	800da4a <__ieee754_sqrt+0x92>
 800da68:	462a      	mov	r2, r5
 800da6a:	f04f 0e20 	mov.w	lr, #32
 800da6e:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 800da72:	4281      	cmp	r1, r0
 800da74:	eb06 0c05 	add.w	ip, r6, r5
 800da78:	dc02      	bgt.n	800da80 <__ieee754_sqrt+0xc8>
 800da7a:	d113      	bne.n	800daa4 <__ieee754_sqrt+0xec>
 800da7c:	459c      	cmp	ip, r3
 800da7e:	d811      	bhi.n	800daa4 <__ieee754_sqrt+0xec>
 800da80:	f1bc 0f00 	cmp.w	ip, #0
 800da84:	eb0c 0506 	add.w	r5, ip, r6
 800da88:	da43      	bge.n	800db12 <__ieee754_sqrt+0x15a>
 800da8a:	2d00      	cmp	r5, #0
 800da8c:	db41      	blt.n	800db12 <__ieee754_sqrt+0x15a>
 800da8e:	f100 0801 	add.w	r8, r0, #1
 800da92:	1a09      	subs	r1, r1, r0
 800da94:	459c      	cmp	ip, r3
 800da96:	bf88      	it	hi
 800da98:	f101 31ff 	addhi.w	r1, r1, #4294967295
 800da9c:	eba3 030c 	sub.w	r3, r3, ip
 800daa0:	4432      	add	r2, r6
 800daa2:	4640      	mov	r0, r8
 800daa4:	ea4f 7cd3 	mov.w	ip, r3, lsr #31
 800daa8:	f1be 0e01 	subs.w	lr, lr, #1
 800daac:	eb0c 0141 	add.w	r1, ip, r1, lsl #1
 800dab0:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800dab4:	ea4f 0656 	mov.w	r6, r6, lsr #1
 800dab8:	d1db      	bne.n	800da72 <__ieee754_sqrt+0xba>
 800daba:	430b      	orrs	r3, r1
 800dabc:	d006      	beq.n	800dacc <__ieee754_sqrt+0x114>
 800dabe:	1c50      	adds	r0, r2, #1
 800dac0:	bf13      	iteet	ne
 800dac2:	3201      	addne	r2, #1
 800dac4:	3401      	addeq	r4, #1
 800dac6:	4672      	moveq	r2, lr
 800dac8:	f022 0201 	bicne.w	r2, r2, #1
 800dacc:	1063      	asrs	r3, r4, #1
 800dace:	0852      	lsrs	r2, r2, #1
 800dad0:	07e1      	lsls	r1, r4, #31
 800dad2:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 800dad6:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 800dada:	bf48      	it	mi
 800dadc:	f042 4200 	orrmi.w	r2, r2, #2147483648	; 0x80000000
 800dae0:	eb03 5507 	add.w	r5, r3, r7, lsl #20
 800dae4:	4614      	mov	r4, r2
 800dae6:	e781      	b.n	800d9ec <__ieee754_sqrt+0x34>
 800dae8:	0ad9      	lsrs	r1, r3, #11
 800daea:	3815      	subs	r0, #21
 800daec:	055b      	lsls	r3, r3, #21
 800daee:	2900      	cmp	r1, #0
 800daf0:	d0fa      	beq.n	800dae8 <__ieee754_sqrt+0x130>
 800daf2:	02cd      	lsls	r5, r1, #11
 800daf4:	d50a      	bpl.n	800db0c <__ieee754_sqrt+0x154>
 800daf6:	f1c2 0420 	rsb	r4, r2, #32
 800dafa:	fa23 f404 	lsr.w	r4, r3, r4
 800dafe:	1e55      	subs	r5, r2, #1
 800db00:	4093      	lsls	r3, r2
 800db02:	4321      	orrs	r1, r4
 800db04:	1b42      	subs	r2, r0, r5
 800db06:	e78a      	b.n	800da1e <__ieee754_sqrt+0x66>
 800db08:	4610      	mov	r0, r2
 800db0a:	e7f0      	b.n	800daee <__ieee754_sqrt+0x136>
 800db0c:	0049      	lsls	r1, r1, #1
 800db0e:	3201      	adds	r2, #1
 800db10:	e7ef      	b.n	800daf2 <__ieee754_sqrt+0x13a>
 800db12:	4680      	mov	r8, r0
 800db14:	e7bd      	b.n	800da92 <__ieee754_sqrt+0xda>
 800db16:	bf00      	nop
 800db18:	7ff00000 	.word	0x7ff00000
 800db1c:	00000000 	.word	0x00000000

0800db20 <__kernel_cos>:
 800db20:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800db24:	ec57 6b10 	vmov	r6, r7, d0
 800db28:	f027 4800 	bic.w	r8, r7, #2147483648	; 0x80000000
 800db2c:	f1b8 5f79 	cmp.w	r8, #1044381696	; 0x3e400000
 800db30:	ed8d 1b00 	vstr	d1, [sp]
 800db34:	da07      	bge.n	800db46 <__kernel_cos+0x26>
 800db36:	ee10 0a10 	vmov	r0, s0
 800db3a:	4639      	mov	r1, r7
 800db3c:	f7f3 f804 	bl	8000b48 <__aeabi_d2iz>
 800db40:	2800      	cmp	r0, #0
 800db42:	f000 8088 	beq.w	800dc56 <__kernel_cos+0x136>
 800db46:	4632      	mov	r2, r6
 800db48:	463b      	mov	r3, r7
 800db4a:	4630      	mov	r0, r6
 800db4c:	4639      	mov	r1, r7
 800db4e:	f7f2 fd4b 	bl	80005e8 <__aeabi_dmul>
 800db52:	4b51      	ldr	r3, [pc, #324]	; (800dc98 <__kernel_cos+0x178>)
 800db54:	2200      	movs	r2, #0
 800db56:	4604      	mov	r4, r0
 800db58:	460d      	mov	r5, r1
 800db5a:	f7f2 fd45 	bl	80005e8 <__aeabi_dmul>
 800db5e:	a340      	add	r3, pc, #256	; (adr r3, 800dc60 <__kernel_cos+0x140>)
 800db60:	e9d3 2300 	ldrd	r2, r3, [r3]
 800db64:	4682      	mov	sl, r0
 800db66:	468b      	mov	fp, r1
 800db68:	4620      	mov	r0, r4
 800db6a:	4629      	mov	r1, r5
 800db6c:	f7f2 fd3c 	bl	80005e8 <__aeabi_dmul>
 800db70:	a33d      	add	r3, pc, #244	; (adr r3, 800dc68 <__kernel_cos+0x148>)
 800db72:	e9d3 2300 	ldrd	r2, r3, [r3]
 800db76:	f7f2 fb81 	bl	800027c <__adddf3>
 800db7a:	4622      	mov	r2, r4
 800db7c:	462b      	mov	r3, r5
 800db7e:	f7f2 fd33 	bl	80005e8 <__aeabi_dmul>
 800db82:	a33b      	add	r3, pc, #236	; (adr r3, 800dc70 <__kernel_cos+0x150>)
 800db84:	e9d3 2300 	ldrd	r2, r3, [r3]
 800db88:	f7f2 fb76 	bl	8000278 <__aeabi_dsub>
 800db8c:	4622      	mov	r2, r4
 800db8e:	462b      	mov	r3, r5
 800db90:	f7f2 fd2a 	bl	80005e8 <__aeabi_dmul>
 800db94:	a338      	add	r3, pc, #224	; (adr r3, 800dc78 <__kernel_cos+0x158>)
 800db96:	e9d3 2300 	ldrd	r2, r3, [r3]
 800db9a:	f7f2 fb6f 	bl	800027c <__adddf3>
 800db9e:	4622      	mov	r2, r4
 800dba0:	462b      	mov	r3, r5
 800dba2:	f7f2 fd21 	bl	80005e8 <__aeabi_dmul>
 800dba6:	a336      	add	r3, pc, #216	; (adr r3, 800dc80 <__kernel_cos+0x160>)
 800dba8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dbac:	f7f2 fb64 	bl	8000278 <__aeabi_dsub>
 800dbb0:	4622      	mov	r2, r4
 800dbb2:	462b      	mov	r3, r5
 800dbb4:	f7f2 fd18 	bl	80005e8 <__aeabi_dmul>
 800dbb8:	a333      	add	r3, pc, #204	; (adr r3, 800dc88 <__kernel_cos+0x168>)
 800dbba:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dbbe:	f7f2 fb5d 	bl	800027c <__adddf3>
 800dbc2:	4622      	mov	r2, r4
 800dbc4:	462b      	mov	r3, r5
 800dbc6:	f7f2 fd0f 	bl	80005e8 <__aeabi_dmul>
 800dbca:	4622      	mov	r2, r4
 800dbcc:	462b      	mov	r3, r5
 800dbce:	f7f2 fd0b 	bl	80005e8 <__aeabi_dmul>
 800dbd2:	e9dd 2300 	ldrd	r2, r3, [sp]
 800dbd6:	4604      	mov	r4, r0
 800dbd8:	460d      	mov	r5, r1
 800dbda:	4630      	mov	r0, r6
 800dbdc:	4639      	mov	r1, r7
 800dbde:	f7f2 fd03 	bl	80005e8 <__aeabi_dmul>
 800dbe2:	460b      	mov	r3, r1
 800dbe4:	4602      	mov	r2, r0
 800dbe6:	4629      	mov	r1, r5
 800dbe8:	4620      	mov	r0, r4
 800dbea:	f7f2 fb45 	bl	8000278 <__aeabi_dsub>
 800dbee:	4b2b      	ldr	r3, [pc, #172]	; (800dc9c <__kernel_cos+0x17c>)
 800dbf0:	4598      	cmp	r8, r3
 800dbf2:	4606      	mov	r6, r0
 800dbf4:	460f      	mov	r7, r1
 800dbf6:	dc10      	bgt.n	800dc1a <__kernel_cos+0xfa>
 800dbf8:	4602      	mov	r2, r0
 800dbfa:	460b      	mov	r3, r1
 800dbfc:	4650      	mov	r0, sl
 800dbfe:	4659      	mov	r1, fp
 800dc00:	f7f2 fb3a 	bl	8000278 <__aeabi_dsub>
 800dc04:	460b      	mov	r3, r1
 800dc06:	4926      	ldr	r1, [pc, #152]	; (800dca0 <__kernel_cos+0x180>)
 800dc08:	4602      	mov	r2, r0
 800dc0a:	2000      	movs	r0, #0
 800dc0c:	f7f2 fb34 	bl	8000278 <__aeabi_dsub>
 800dc10:	ec41 0b10 	vmov	d0, r0, r1
 800dc14:	b003      	add	sp, #12
 800dc16:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dc1a:	4b22      	ldr	r3, [pc, #136]	; (800dca4 <__kernel_cos+0x184>)
 800dc1c:	4920      	ldr	r1, [pc, #128]	; (800dca0 <__kernel_cos+0x180>)
 800dc1e:	4598      	cmp	r8, r3
 800dc20:	bfcc      	ite	gt
 800dc22:	4d21      	ldrgt	r5, [pc, #132]	; (800dca8 <__kernel_cos+0x188>)
 800dc24:	f5a8 1500 	suble.w	r5, r8, #2097152	; 0x200000
 800dc28:	2400      	movs	r4, #0
 800dc2a:	4622      	mov	r2, r4
 800dc2c:	462b      	mov	r3, r5
 800dc2e:	2000      	movs	r0, #0
 800dc30:	f7f2 fb22 	bl	8000278 <__aeabi_dsub>
 800dc34:	4622      	mov	r2, r4
 800dc36:	4680      	mov	r8, r0
 800dc38:	4689      	mov	r9, r1
 800dc3a:	462b      	mov	r3, r5
 800dc3c:	4650      	mov	r0, sl
 800dc3e:	4659      	mov	r1, fp
 800dc40:	f7f2 fb1a 	bl	8000278 <__aeabi_dsub>
 800dc44:	4632      	mov	r2, r6
 800dc46:	463b      	mov	r3, r7
 800dc48:	f7f2 fb16 	bl	8000278 <__aeabi_dsub>
 800dc4c:	4602      	mov	r2, r0
 800dc4e:	460b      	mov	r3, r1
 800dc50:	4640      	mov	r0, r8
 800dc52:	4649      	mov	r1, r9
 800dc54:	e7da      	b.n	800dc0c <__kernel_cos+0xec>
 800dc56:	ed9f 0b0e 	vldr	d0, [pc, #56]	; 800dc90 <__kernel_cos+0x170>
 800dc5a:	e7db      	b.n	800dc14 <__kernel_cos+0xf4>
 800dc5c:	f3af 8000 	nop.w
 800dc60:	be8838d4 	.word	0xbe8838d4
 800dc64:	bda8fae9 	.word	0xbda8fae9
 800dc68:	bdb4b1c4 	.word	0xbdb4b1c4
 800dc6c:	3e21ee9e 	.word	0x3e21ee9e
 800dc70:	809c52ad 	.word	0x809c52ad
 800dc74:	3e927e4f 	.word	0x3e927e4f
 800dc78:	19cb1590 	.word	0x19cb1590
 800dc7c:	3efa01a0 	.word	0x3efa01a0
 800dc80:	16c15177 	.word	0x16c15177
 800dc84:	3f56c16c 	.word	0x3f56c16c
 800dc88:	5555554c 	.word	0x5555554c
 800dc8c:	3fa55555 	.word	0x3fa55555
 800dc90:	00000000 	.word	0x00000000
 800dc94:	3ff00000 	.word	0x3ff00000
 800dc98:	3fe00000 	.word	0x3fe00000
 800dc9c:	3fd33332 	.word	0x3fd33332
 800dca0:	3ff00000 	.word	0x3ff00000
 800dca4:	3fe90000 	.word	0x3fe90000
 800dca8:	3fd20000 	.word	0x3fd20000
 800dcac:	00000000 	.word	0x00000000

0800dcb0 <__kernel_rem_pio2>:
 800dcb0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dcb4:	ed2d 8b02 	vpush	{d8}
 800dcb8:	f5ad 7d1b 	sub.w	sp, sp, #620	; 0x26c
 800dcbc:	f112 0f14 	cmn.w	r2, #20
 800dcc0:	9308      	str	r3, [sp, #32]
 800dcc2:	9101      	str	r1, [sp, #4]
 800dcc4:	4bc4      	ldr	r3, [pc, #784]	; (800dfd8 <__kernel_rem_pio2+0x328>)
 800dcc6:	99a6      	ldr	r1, [sp, #664]	; 0x298
 800dcc8:	900b      	str	r0, [sp, #44]	; 0x2c
 800dcca:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800dcce:	9302      	str	r3, [sp, #8]
 800dcd0:	9b08      	ldr	r3, [sp, #32]
 800dcd2:	f103 33ff 	add.w	r3, r3, #4294967295
 800dcd6:	bfa8      	it	ge
 800dcd8:	1ed4      	subge	r4, r2, #3
 800dcda:	9306      	str	r3, [sp, #24]
 800dcdc:	bfb2      	itee	lt
 800dcde:	2400      	movlt	r4, #0
 800dce0:	2318      	movge	r3, #24
 800dce2:	fb94 f4f3 	sdivge	r4, r4, r3
 800dce6:	f06f 0317 	mvn.w	r3, #23
 800dcea:	fb04 3303 	mla	r3, r4, r3, r3
 800dcee:	eb03 0a02 	add.w	sl, r3, r2
 800dcf2:	9b02      	ldr	r3, [sp, #8]
 800dcf4:	9a06      	ldr	r2, [sp, #24]
 800dcf6:	ed9f 8bb4 	vldr	d8, [pc, #720]	; 800dfc8 <__kernel_rem_pio2+0x318>
 800dcfa:	eb03 0802 	add.w	r8, r3, r2
 800dcfe:	9ba7      	ldr	r3, [sp, #668]	; 0x29c
 800dd00:	1aa7      	subs	r7, r4, r2
 800dd02:	ae22      	add	r6, sp, #136	; 0x88
 800dd04:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 800dd08:	2500      	movs	r5, #0
 800dd0a:	4545      	cmp	r5, r8
 800dd0c:	dd13      	ble.n	800dd36 <__kernel_rem_pio2+0x86>
 800dd0e:	9b08      	ldr	r3, [sp, #32]
 800dd10:	ed9f 8bad 	vldr	d8, [pc, #692]	; 800dfc8 <__kernel_rem_pio2+0x318>
 800dd14:	aa22      	add	r2, sp, #136	; 0x88
 800dd16:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 800dd1a:	f50d 7be4 	add.w	fp, sp, #456	; 0x1c8
 800dd1e:	f04f 0800 	mov.w	r8, #0
 800dd22:	9b02      	ldr	r3, [sp, #8]
 800dd24:	4598      	cmp	r8, r3
 800dd26:	dc2f      	bgt.n	800dd88 <__kernel_rem_pio2+0xd8>
 800dd28:	ed8d 8b04 	vstr	d8, [sp, #16]
 800dd2c:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
 800dd30:	462f      	mov	r7, r5
 800dd32:	2600      	movs	r6, #0
 800dd34:	e01b      	b.n	800dd6e <__kernel_rem_pio2+0xbe>
 800dd36:	42ef      	cmn	r7, r5
 800dd38:	d407      	bmi.n	800dd4a <__kernel_rem_pio2+0x9a>
 800dd3a:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 800dd3e:	f7f2 fbe9 	bl	8000514 <__aeabi_i2d>
 800dd42:	e8e6 0102 	strd	r0, r1, [r6], #8
 800dd46:	3501      	adds	r5, #1
 800dd48:	e7df      	b.n	800dd0a <__kernel_rem_pio2+0x5a>
 800dd4a:	ec51 0b18 	vmov	r0, r1, d8
 800dd4e:	e7f8      	b.n	800dd42 <__kernel_rem_pio2+0x92>
 800dd50:	e9d7 2300 	ldrd	r2, r3, [r7]
 800dd54:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 800dd58:	f7f2 fc46 	bl	80005e8 <__aeabi_dmul>
 800dd5c:	4602      	mov	r2, r0
 800dd5e:	460b      	mov	r3, r1
 800dd60:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800dd64:	f7f2 fa8a 	bl	800027c <__adddf3>
 800dd68:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800dd6c:	3601      	adds	r6, #1
 800dd6e:	9b06      	ldr	r3, [sp, #24]
 800dd70:	429e      	cmp	r6, r3
 800dd72:	f1a7 0708 	sub.w	r7, r7, #8
 800dd76:	ddeb      	ble.n	800dd50 <__kernel_rem_pio2+0xa0>
 800dd78:	ed9d 7b04 	vldr	d7, [sp, #16]
 800dd7c:	f108 0801 	add.w	r8, r8, #1
 800dd80:	ecab 7b02 	vstmia	fp!, {d7}
 800dd84:	3508      	adds	r5, #8
 800dd86:	e7cc      	b.n	800dd22 <__kernel_rem_pio2+0x72>
 800dd88:	9b02      	ldr	r3, [sp, #8]
 800dd8a:	aa0e      	add	r2, sp, #56	; 0x38
 800dd8c:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800dd90:	930d      	str	r3, [sp, #52]	; 0x34
 800dd92:	9ba7      	ldr	r3, [sp, #668]	; 0x29c
 800dd94:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 800dd98:	9c02      	ldr	r4, [sp, #8]
 800dd9a:	930c      	str	r3, [sp, #48]	; 0x30
 800dd9c:	00e3      	lsls	r3, r4, #3
 800dd9e:	930a      	str	r3, [sp, #40]	; 0x28
 800dda0:	ab9a      	add	r3, sp, #616	; 0x268
 800dda2:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800dda6:	e953 6728 	ldrd	r6, r7, [r3, #-160]	; 0xa0
 800ddaa:	f10d 0838 	add.w	r8, sp, #56	; 0x38
 800ddae:	ab72      	add	r3, sp, #456	; 0x1c8
 800ddb0:	eb03 05c4 	add.w	r5, r3, r4, lsl #3
 800ddb4:	46c3      	mov	fp, r8
 800ddb6:	46a1      	mov	r9, r4
 800ddb8:	f1b9 0f00 	cmp.w	r9, #0
 800ddbc:	f1a5 0508 	sub.w	r5, r5, #8
 800ddc0:	dc77      	bgt.n	800deb2 <__kernel_rem_pio2+0x202>
 800ddc2:	ec47 6b10 	vmov	d0, r6, r7
 800ddc6:	4650      	mov	r0, sl
 800ddc8:	f000 fc46 	bl	800e658 <scalbn>
 800ddcc:	ec57 6b10 	vmov	r6, r7, d0
 800ddd0:	2200      	movs	r2, #0
 800ddd2:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 800ddd6:	ee10 0a10 	vmov	r0, s0
 800ddda:	4639      	mov	r1, r7
 800dddc:	f7f2 fc04 	bl	80005e8 <__aeabi_dmul>
 800dde0:	ec41 0b10 	vmov	d0, r0, r1
 800dde4:	f000 fbb8 	bl	800e558 <floor>
 800dde8:	4b7c      	ldr	r3, [pc, #496]	; (800dfdc <__kernel_rem_pio2+0x32c>)
 800ddea:	ec51 0b10 	vmov	r0, r1, d0
 800ddee:	2200      	movs	r2, #0
 800ddf0:	f7f2 fbfa 	bl	80005e8 <__aeabi_dmul>
 800ddf4:	4602      	mov	r2, r0
 800ddf6:	460b      	mov	r3, r1
 800ddf8:	4630      	mov	r0, r6
 800ddfa:	4639      	mov	r1, r7
 800ddfc:	f7f2 fa3c 	bl	8000278 <__aeabi_dsub>
 800de00:	460f      	mov	r7, r1
 800de02:	4606      	mov	r6, r0
 800de04:	f7f2 fea0 	bl	8000b48 <__aeabi_d2iz>
 800de08:	9004      	str	r0, [sp, #16]
 800de0a:	f7f2 fb83 	bl	8000514 <__aeabi_i2d>
 800de0e:	4602      	mov	r2, r0
 800de10:	460b      	mov	r3, r1
 800de12:	4630      	mov	r0, r6
 800de14:	4639      	mov	r1, r7
 800de16:	f7f2 fa2f 	bl	8000278 <__aeabi_dsub>
 800de1a:	f1ba 0f00 	cmp.w	sl, #0
 800de1e:	4606      	mov	r6, r0
 800de20:	460f      	mov	r7, r1
 800de22:	dd6d      	ble.n	800df00 <__kernel_rem_pio2+0x250>
 800de24:	1e62      	subs	r2, r4, #1
 800de26:	ab0e      	add	r3, sp, #56	; 0x38
 800de28:	9d04      	ldr	r5, [sp, #16]
 800de2a:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 800de2e:	f1ca 0118 	rsb	r1, sl, #24
 800de32:	fa40 f301 	asr.w	r3, r0, r1
 800de36:	441d      	add	r5, r3
 800de38:	408b      	lsls	r3, r1
 800de3a:	1ac0      	subs	r0, r0, r3
 800de3c:	ab0e      	add	r3, sp, #56	; 0x38
 800de3e:	9504      	str	r5, [sp, #16]
 800de40:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 800de44:	f1ca 0317 	rsb	r3, sl, #23
 800de48:	fa40 fb03 	asr.w	fp, r0, r3
 800de4c:	f1bb 0f00 	cmp.w	fp, #0
 800de50:	dd65      	ble.n	800df1e <__kernel_rem_pio2+0x26e>
 800de52:	9b04      	ldr	r3, [sp, #16]
 800de54:	2200      	movs	r2, #0
 800de56:	3301      	adds	r3, #1
 800de58:	9304      	str	r3, [sp, #16]
 800de5a:	4615      	mov	r5, r2
 800de5c:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 800de60:	4294      	cmp	r4, r2
 800de62:	f300 809c 	bgt.w	800df9e <__kernel_rem_pio2+0x2ee>
 800de66:	f1ba 0f00 	cmp.w	sl, #0
 800de6a:	dd07      	ble.n	800de7c <__kernel_rem_pio2+0x1cc>
 800de6c:	f1ba 0f01 	cmp.w	sl, #1
 800de70:	f000 80c0 	beq.w	800dff4 <__kernel_rem_pio2+0x344>
 800de74:	f1ba 0f02 	cmp.w	sl, #2
 800de78:	f000 80c6 	beq.w	800e008 <__kernel_rem_pio2+0x358>
 800de7c:	f1bb 0f02 	cmp.w	fp, #2
 800de80:	d14d      	bne.n	800df1e <__kernel_rem_pio2+0x26e>
 800de82:	4632      	mov	r2, r6
 800de84:	463b      	mov	r3, r7
 800de86:	4956      	ldr	r1, [pc, #344]	; (800dfe0 <__kernel_rem_pio2+0x330>)
 800de88:	2000      	movs	r0, #0
 800de8a:	f7f2 f9f5 	bl	8000278 <__aeabi_dsub>
 800de8e:	4606      	mov	r6, r0
 800de90:	460f      	mov	r7, r1
 800de92:	2d00      	cmp	r5, #0
 800de94:	d043      	beq.n	800df1e <__kernel_rem_pio2+0x26e>
 800de96:	4650      	mov	r0, sl
 800de98:	ed9f 0b4d 	vldr	d0, [pc, #308]	; 800dfd0 <__kernel_rem_pio2+0x320>
 800de9c:	f000 fbdc 	bl	800e658 <scalbn>
 800dea0:	4630      	mov	r0, r6
 800dea2:	4639      	mov	r1, r7
 800dea4:	ec53 2b10 	vmov	r2, r3, d0
 800dea8:	f7f2 f9e6 	bl	8000278 <__aeabi_dsub>
 800deac:	4606      	mov	r6, r0
 800deae:	460f      	mov	r7, r1
 800deb0:	e035      	b.n	800df1e <__kernel_rem_pio2+0x26e>
 800deb2:	4b4c      	ldr	r3, [pc, #304]	; (800dfe4 <__kernel_rem_pio2+0x334>)
 800deb4:	2200      	movs	r2, #0
 800deb6:	4630      	mov	r0, r6
 800deb8:	4639      	mov	r1, r7
 800deba:	f7f2 fb95 	bl	80005e8 <__aeabi_dmul>
 800debe:	f7f2 fe43 	bl	8000b48 <__aeabi_d2iz>
 800dec2:	f7f2 fb27 	bl	8000514 <__aeabi_i2d>
 800dec6:	4602      	mov	r2, r0
 800dec8:	460b      	mov	r3, r1
 800deca:	ec43 2b18 	vmov	d8, r2, r3
 800dece:	4b46      	ldr	r3, [pc, #280]	; (800dfe8 <__kernel_rem_pio2+0x338>)
 800ded0:	2200      	movs	r2, #0
 800ded2:	f7f2 fb89 	bl	80005e8 <__aeabi_dmul>
 800ded6:	4602      	mov	r2, r0
 800ded8:	460b      	mov	r3, r1
 800deda:	4630      	mov	r0, r6
 800dedc:	4639      	mov	r1, r7
 800dede:	f7f2 f9cb 	bl	8000278 <__aeabi_dsub>
 800dee2:	f7f2 fe31 	bl	8000b48 <__aeabi_d2iz>
 800dee6:	e9d5 2300 	ldrd	r2, r3, [r5]
 800deea:	f84b 0b04 	str.w	r0, [fp], #4
 800deee:	ec51 0b18 	vmov	r0, r1, d8
 800def2:	f7f2 f9c3 	bl	800027c <__adddf3>
 800def6:	f109 39ff 	add.w	r9, r9, #4294967295
 800defa:	4606      	mov	r6, r0
 800defc:	460f      	mov	r7, r1
 800defe:	e75b      	b.n	800ddb8 <__kernel_rem_pio2+0x108>
 800df00:	d106      	bne.n	800df10 <__kernel_rem_pio2+0x260>
 800df02:	1e63      	subs	r3, r4, #1
 800df04:	aa0e      	add	r2, sp, #56	; 0x38
 800df06:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 800df0a:	ea4f 5be0 	mov.w	fp, r0, asr #23
 800df0e:	e79d      	b.n	800de4c <__kernel_rem_pio2+0x19c>
 800df10:	4b36      	ldr	r3, [pc, #216]	; (800dfec <__kernel_rem_pio2+0x33c>)
 800df12:	2200      	movs	r2, #0
 800df14:	f7f2 fdee 	bl	8000af4 <__aeabi_dcmpge>
 800df18:	2800      	cmp	r0, #0
 800df1a:	d13d      	bne.n	800df98 <__kernel_rem_pio2+0x2e8>
 800df1c:	4683      	mov	fp, r0
 800df1e:	2200      	movs	r2, #0
 800df20:	2300      	movs	r3, #0
 800df22:	4630      	mov	r0, r6
 800df24:	4639      	mov	r1, r7
 800df26:	f7f2 fdc7 	bl	8000ab8 <__aeabi_dcmpeq>
 800df2a:	2800      	cmp	r0, #0
 800df2c:	f000 80c0 	beq.w	800e0b0 <__kernel_rem_pio2+0x400>
 800df30:	1e65      	subs	r5, r4, #1
 800df32:	462b      	mov	r3, r5
 800df34:	2200      	movs	r2, #0
 800df36:	9902      	ldr	r1, [sp, #8]
 800df38:	428b      	cmp	r3, r1
 800df3a:	da6c      	bge.n	800e016 <__kernel_rem_pio2+0x366>
 800df3c:	2a00      	cmp	r2, #0
 800df3e:	f000 8089 	beq.w	800e054 <__kernel_rem_pio2+0x3a4>
 800df42:	ab0e      	add	r3, sp, #56	; 0x38
 800df44:	f1aa 0a18 	sub.w	sl, sl, #24
 800df48:	f853 3025 	ldr.w	r3, [r3, r5, lsl #2]
 800df4c:	2b00      	cmp	r3, #0
 800df4e:	f000 80ad 	beq.w	800e0ac <__kernel_rem_pio2+0x3fc>
 800df52:	4650      	mov	r0, sl
 800df54:	ed9f 0b1e 	vldr	d0, [pc, #120]	; 800dfd0 <__kernel_rem_pio2+0x320>
 800df58:	f000 fb7e 	bl	800e658 <scalbn>
 800df5c:	ab9a      	add	r3, sp, #616	; 0x268
 800df5e:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 800df62:	ec57 6b10 	vmov	r6, r7, d0
 800df66:	00ec      	lsls	r4, r5, #3
 800df68:	f1a3 0898 	sub.w	r8, r3, #152	; 0x98
 800df6c:	46aa      	mov	sl, r5
 800df6e:	f1ba 0f00 	cmp.w	sl, #0
 800df72:	f280 80d6 	bge.w	800e122 <__kernel_rem_pio2+0x472>
 800df76:	ed9f 8b14 	vldr	d8, [pc, #80]	; 800dfc8 <__kernel_rem_pio2+0x318>
 800df7a:	462e      	mov	r6, r5
 800df7c:	2e00      	cmp	r6, #0
 800df7e:	f2c0 8104 	blt.w	800e18a <__kernel_rem_pio2+0x4da>
 800df82:	ab72      	add	r3, sp, #456	; 0x1c8
 800df84:	ed8d 8b06 	vstr	d8, [sp, #24]
 800df88:	f8df a064 	ldr.w	sl, [pc, #100]	; 800dff0 <__kernel_rem_pio2+0x340>
 800df8c:	eb03 09c6 	add.w	r9, r3, r6, lsl #3
 800df90:	f04f 0800 	mov.w	r8, #0
 800df94:	1baf      	subs	r7, r5, r6
 800df96:	e0ea      	b.n	800e16e <__kernel_rem_pio2+0x4be>
 800df98:	f04f 0b02 	mov.w	fp, #2
 800df9c:	e759      	b.n	800de52 <__kernel_rem_pio2+0x1a2>
 800df9e:	f8d8 3000 	ldr.w	r3, [r8]
 800dfa2:	b955      	cbnz	r5, 800dfba <__kernel_rem_pio2+0x30a>
 800dfa4:	b123      	cbz	r3, 800dfb0 <__kernel_rem_pio2+0x300>
 800dfa6:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 800dfaa:	f8c8 3000 	str.w	r3, [r8]
 800dfae:	2301      	movs	r3, #1
 800dfb0:	3201      	adds	r2, #1
 800dfb2:	f108 0804 	add.w	r8, r8, #4
 800dfb6:	461d      	mov	r5, r3
 800dfb8:	e752      	b.n	800de60 <__kernel_rem_pio2+0x1b0>
 800dfba:	1acb      	subs	r3, r1, r3
 800dfbc:	f8c8 3000 	str.w	r3, [r8]
 800dfc0:	462b      	mov	r3, r5
 800dfc2:	e7f5      	b.n	800dfb0 <__kernel_rem_pio2+0x300>
 800dfc4:	f3af 8000 	nop.w
	...
 800dfd4:	3ff00000 	.word	0x3ff00000
 800dfd8:	0800eac8 	.word	0x0800eac8
 800dfdc:	40200000 	.word	0x40200000
 800dfe0:	3ff00000 	.word	0x3ff00000
 800dfe4:	3e700000 	.word	0x3e700000
 800dfe8:	41700000 	.word	0x41700000
 800dfec:	3fe00000 	.word	0x3fe00000
 800dff0:	0800ea88 	.word	0x0800ea88
 800dff4:	1e62      	subs	r2, r4, #1
 800dff6:	ab0e      	add	r3, sp, #56	; 0x38
 800dff8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800dffc:	f3c3 0316 	ubfx	r3, r3, #0, #23
 800e000:	a90e      	add	r1, sp, #56	; 0x38
 800e002:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 800e006:	e739      	b.n	800de7c <__kernel_rem_pio2+0x1cc>
 800e008:	1e62      	subs	r2, r4, #1
 800e00a:	ab0e      	add	r3, sp, #56	; 0x38
 800e00c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e010:	f3c3 0315 	ubfx	r3, r3, #0, #22
 800e014:	e7f4      	b.n	800e000 <__kernel_rem_pio2+0x350>
 800e016:	a90e      	add	r1, sp, #56	; 0x38
 800e018:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 800e01c:	3b01      	subs	r3, #1
 800e01e:	430a      	orrs	r2, r1
 800e020:	e789      	b.n	800df36 <__kernel_rem_pio2+0x286>
 800e022:	3301      	adds	r3, #1
 800e024:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 800e028:	2900      	cmp	r1, #0
 800e02a:	d0fa      	beq.n	800e022 <__kernel_rem_pio2+0x372>
 800e02c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800e02e:	f502 721a 	add.w	r2, r2, #616	; 0x268
 800e032:	446a      	add	r2, sp
 800e034:	3a98      	subs	r2, #152	; 0x98
 800e036:	920a      	str	r2, [sp, #40]	; 0x28
 800e038:	9a08      	ldr	r2, [sp, #32]
 800e03a:	18e3      	adds	r3, r4, r3
 800e03c:	18a5      	adds	r5, r4, r2
 800e03e:	aa22      	add	r2, sp, #136	; 0x88
 800e040:	f104 0801 	add.w	r8, r4, #1
 800e044:	eb02 05c5 	add.w	r5, r2, r5, lsl #3
 800e048:	9304      	str	r3, [sp, #16]
 800e04a:	9b04      	ldr	r3, [sp, #16]
 800e04c:	4543      	cmp	r3, r8
 800e04e:	da04      	bge.n	800e05a <__kernel_rem_pio2+0x3aa>
 800e050:	461c      	mov	r4, r3
 800e052:	e6a3      	b.n	800dd9c <__kernel_rem_pio2+0xec>
 800e054:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800e056:	2301      	movs	r3, #1
 800e058:	e7e4      	b.n	800e024 <__kernel_rem_pio2+0x374>
 800e05a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800e05c:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 800e060:	f7f2 fa58 	bl	8000514 <__aeabi_i2d>
 800e064:	e8e5 0102 	strd	r0, r1, [r5], #8
 800e068:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800e06a:	46ab      	mov	fp, r5
 800e06c:	461c      	mov	r4, r3
 800e06e:	f04f 0900 	mov.w	r9, #0
 800e072:	2600      	movs	r6, #0
 800e074:	2700      	movs	r7, #0
 800e076:	9b06      	ldr	r3, [sp, #24]
 800e078:	4599      	cmp	r9, r3
 800e07a:	dd06      	ble.n	800e08a <__kernel_rem_pio2+0x3da>
 800e07c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e07e:	e8e3 6702 	strd	r6, r7, [r3], #8
 800e082:	f108 0801 	add.w	r8, r8, #1
 800e086:	930a      	str	r3, [sp, #40]	; 0x28
 800e088:	e7df      	b.n	800e04a <__kernel_rem_pio2+0x39a>
 800e08a:	e97b 2302 	ldrd	r2, r3, [fp, #-8]!
 800e08e:	e8f4 0102 	ldrd	r0, r1, [r4], #8
 800e092:	f7f2 faa9 	bl	80005e8 <__aeabi_dmul>
 800e096:	4602      	mov	r2, r0
 800e098:	460b      	mov	r3, r1
 800e09a:	4630      	mov	r0, r6
 800e09c:	4639      	mov	r1, r7
 800e09e:	f7f2 f8ed 	bl	800027c <__adddf3>
 800e0a2:	f109 0901 	add.w	r9, r9, #1
 800e0a6:	4606      	mov	r6, r0
 800e0a8:	460f      	mov	r7, r1
 800e0aa:	e7e4      	b.n	800e076 <__kernel_rem_pio2+0x3c6>
 800e0ac:	3d01      	subs	r5, #1
 800e0ae:	e748      	b.n	800df42 <__kernel_rem_pio2+0x292>
 800e0b0:	ec47 6b10 	vmov	d0, r6, r7
 800e0b4:	f1ca 0000 	rsb	r0, sl, #0
 800e0b8:	f000 face 	bl	800e658 <scalbn>
 800e0bc:	ec57 6b10 	vmov	r6, r7, d0
 800e0c0:	4ba0      	ldr	r3, [pc, #640]	; (800e344 <__kernel_rem_pio2+0x694>)
 800e0c2:	ee10 0a10 	vmov	r0, s0
 800e0c6:	2200      	movs	r2, #0
 800e0c8:	4639      	mov	r1, r7
 800e0ca:	f7f2 fd13 	bl	8000af4 <__aeabi_dcmpge>
 800e0ce:	b1f8      	cbz	r0, 800e110 <__kernel_rem_pio2+0x460>
 800e0d0:	4b9d      	ldr	r3, [pc, #628]	; (800e348 <__kernel_rem_pio2+0x698>)
 800e0d2:	2200      	movs	r2, #0
 800e0d4:	4630      	mov	r0, r6
 800e0d6:	4639      	mov	r1, r7
 800e0d8:	f7f2 fa86 	bl	80005e8 <__aeabi_dmul>
 800e0dc:	f7f2 fd34 	bl	8000b48 <__aeabi_d2iz>
 800e0e0:	4680      	mov	r8, r0
 800e0e2:	f7f2 fa17 	bl	8000514 <__aeabi_i2d>
 800e0e6:	4b97      	ldr	r3, [pc, #604]	; (800e344 <__kernel_rem_pio2+0x694>)
 800e0e8:	2200      	movs	r2, #0
 800e0ea:	f7f2 fa7d 	bl	80005e8 <__aeabi_dmul>
 800e0ee:	460b      	mov	r3, r1
 800e0f0:	4602      	mov	r2, r0
 800e0f2:	4639      	mov	r1, r7
 800e0f4:	4630      	mov	r0, r6
 800e0f6:	f7f2 f8bf 	bl	8000278 <__aeabi_dsub>
 800e0fa:	f7f2 fd25 	bl	8000b48 <__aeabi_d2iz>
 800e0fe:	1c65      	adds	r5, r4, #1
 800e100:	ab0e      	add	r3, sp, #56	; 0x38
 800e102:	f10a 0a18 	add.w	sl, sl, #24
 800e106:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 800e10a:	f843 8025 	str.w	r8, [r3, r5, lsl #2]
 800e10e:	e720      	b.n	800df52 <__kernel_rem_pio2+0x2a2>
 800e110:	4630      	mov	r0, r6
 800e112:	4639      	mov	r1, r7
 800e114:	f7f2 fd18 	bl	8000b48 <__aeabi_d2iz>
 800e118:	ab0e      	add	r3, sp, #56	; 0x38
 800e11a:	4625      	mov	r5, r4
 800e11c:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 800e120:	e717      	b.n	800df52 <__kernel_rem_pio2+0x2a2>
 800e122:	ab0e      	add	r3, sp, #56	; 0x38
 800e124:	f853 002a 	ldr.w	r0, [r3, sl, lsl #2]
 800e128:	f7f2 f9f4 	bl	8000514 <__aeabi_i2d>
 800e12c:	4632      	mov	r2, r6
 800e12e:	463b      	mov	r3, r7
 800e130:	f7f2 fa5a 	bl	80005e8 <__aeabi_dmul>
 800e134:	4b84      	ldr	r3, [pc, #528]	; (800e348 <__kernel_rem_pio2+0x698>)
 800e136:	e968 0102 	strd	r0, r1, [r8, #-8]!
 800e13a:	2200      	movs	r2, #0
 800e13c:	4630      	mov	r0, r6
 800e13e:	4639      	mov	r1, r7
 800e140:	f7f2 fa52 	bl	80005e8 <__aeabi_dmul>
 800e144:	f10a 3aff 	add.w	sl, sl, #4294967295
 800e148:	4606      	mov	r6, r0
 800e14a:	460f      	mov	r7, r1
 800e14c:	e70f      	b.n	800df6e <__kernel_rem_pio2+0x2be>
 800e14e:	e8f9 2302 	ldrd	r2, r3, [r9], #8
 800e152:	e8fa 0102 	ldrd	r0, r1, [sl], #8
 800e156:	f7f2 fa47 	bl	80005e8 <__aeabi_dmul>
 800e15a:	4602      	mov	r2, r0
 800e15c:	460b      	mov	r3, r1
 800e15e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800e162:	f7f2 f88b 	bl	800027c <__adddf3>
 800e166:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800e16a:	f108 0801 	add.w	r8, r8, #1
 800e16e:	9b02      	ldr	r3, [sp, #8]
 800e170:	4598      	cmp	r8, r3
 800e172:	dc01      	bgt.n	800e178 <__kernel_rem_pio2+0x4c8>
 800e174:	45b8      	cmp	r8, r7
 800e176:	ddea      	ble.n	800e14e <__kernel_rem_pio2+0x49e>
 800e178:	ed9d 7b06 	vldr	d7, [sp, #24]
 800e17c:	ab4a      	add	r3, sp, #296	; 0x128
 800e17e:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 800e182:	ed87 7b00 	vstr	d7, [r7]
 800e186:	3e01      	subs	r6, #1
 800e188:	e6f8      	b.n	800df7c <__kernel_rem_pio2+0x2cc>
 800e18a:	9ba6      	ldr	r3, [sp, #664]	; 0x298
 800e18c:	2b02      	cmp	r3, #2
 800e18e:	dc0b      	bgt.n	800e1a8 <__kernel_rem_pio2+0x4f8>
 800e190:	2b00      	cmp	r3, #0
 800e192:	dc35      	bgt.n	800e200 <__kernel_rem_pio2+0x550>
 800e194:	d059      	beq.n	800e24a <__kernel_rem_pio2+0x59a>
 800e196:	9b04      	ldr	r3, [sp, #16]
 800e198:	f003 0007 	and.w	r0, r3, #7
 800e19c:	f50d 7d1b 	add.w	sp, sp, #620	; 0x26c
 800e1a0:	ecbd 8b02 	vpop	{d8}
 800e1a4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e1a8:	9ba6      	ldr	r3, [sp, #664]	; 0x298
 800e1aa:	2b03      	cmp	r3, #3
 800e1ac:	d1f3      	bne.n	800e196 <__kernel_rem_pio2+0x4e6>
 800e1ae:	ab4a      	add	r3, sp, #296	; 0x128
 800e1b0:	4423      	add	r3, r4
 800e1b2:	9306      	str	r3, [sp, #24]
 800e1b4:	461c      	mov	r4, r3
 800e1b6:	469a      	mov	sl, r3
 800e1b8:	9502      	str	r5, [sp, #8]
 800e1ba:	9b02      	ldr	r3, [sp, #8]
 800e1bc:	2b00      	cmp	r3, #0
 800e1be:	f1aa 0a08 	sub.w	sl, sl, #8
 800e1c2:	dc6b      	bgt.n	800e29c <__kernel_rem_pio2+0x5ec>
 800e1c4:	46aa      	mov	sl, r5
 800e1c6:	f1ba 0f01 	cmp.w	sl, #1
 800e1ca:	f1a4 0408 	sub.w	r4, r4, #8
 800e1ce:	f300 8085 	bgt.w	800e2dc <__kernel_rem_pio2+0x62c>
 800e1d2:	9c06      	ldr	r4, [sp, #24]
 800e1d4:	2000      	movs	r0, #0
 800e1d6:	3408      	adds	r4, #8
 800e1d8:	2100      	movs	r1, #0
 800e1da:	2d01      	cmp	r5, #1
 800e1dc:	f300 809d 	bgt.w	800e31a <__kernel_rem_pio2+0x66a>
 800e1e0:	e9dd 564a 	ldrd	r5, r6, [sp, #296]	; 0x128
 800e1e4:	e9dd 784c 	ldrd	r7, r8, [sp, #304]	; 0x130
 800e1e8:	f1bb 0f00 	cmp.w	fp, #0
 800e1ec:	f040 809b 	bne.w	800e326 <__kernel_rem_pio2+0x676>
 800e1f0:	9b01      	ldr	r3, [sp, #4]
 800e1f2:	e9c3 5600 	strd	r5, r6, [r3]
 800e1f6:	e9c3 7802 	strd	r7, r8, [r3, #8]
 800e1fa:	e9c3 0104 	strd	r0, r1, [r3, #16]
 800e1fe:	e7ca      	b.n	800e196 <__kernel_rem_pio2+0x4e6>
 800e200:	3408      	adds	r4, #8
 800e202:	ab4a      	add	r3, sp, #296	; 0x128
 800e204:	441c      	add	r4, r3
 800e206:	462e      	mov	r6, r5
 800e208:	2000      	movs	r0, #0
 800e20a:	2100      	movs	r1, #0
 800e20c:	2e00      	cmp	r6, #0
 800e20e:	da36      	bge.n	800e27e <__kernel_rem_pio2+0x5ce>
 800e210:	f1bb 0f00 	cmp.w	fp, #0
 800e214:	d039      	beq.n	800e28a <__kernel_rem_pio2+0x5da>
 800e216:	4602      	mov	r2, r0
 800e218:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800e21c:	9c01      	ldr	r4, [sp, #4]
 800e21e:	e9c4 2300 	strd	r2, r3, [r4]
 800e222:	4602      	mov	r2, r0
 800e224:	460b      	mov	r3, r1
 800e226:	e9dd 014a 	ldrd	r0, r1, [sp, #296]	; 0x128
 800e22a:	f7f2 f825 	bl	8000278 <__aeabi_dsub>
 800e22e:	ae4c      	add	r6, sp, #304	; 0x130
 800e230:	2401      	movs	r4, #1
 800e232:	42a5      	cmp	r5, r4
 800e234:	da2c      	bge.n	800e290 <__kernel_rem_pio2+0x5e0>
 800e236:	f1bb 0f00 	cmp.w	fp, #0
 800e23a:	d002      	beq.n	800e242 <__kernel_rem_pio2+0x592>
 800e23c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800e240:	4619      	mov	r1, r3
 800e242:	9b01      	ldr	r3, [sp, #4]
 800e244:	e9c3 0102 	strd	r0, r1, [r3, #8]
 800e248:	e7a5      	b.n	800e196 <__kernel_rem_pio2+0x4e6>
 800e24a:	f504 731a 	add.w	r3, r4, #616	; 0x268
 800e24e:	eb0d 0403 	add.w	r4, sp, r3
 800e252:	f5a4 749c 	sub.w	r4, r4, #312	; 0x138
 800e256:	2000      	movs	r0, #0
 800e258:	2100      	movs	r1, #0
 800e25a:	2d00      	cmp	r5, #0
 800e25c:	da09      	bge.n	800e272 <__kernel_rem_pio2+0x5c2>
 800e25e:	f1bb 0f00 	cmp.w	fp, #0
 800e262:	d002      	beq.n	800e26a <__kernel_rem_pio2+0x5ba>
 800e264:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800e268:	4619      	mov	r1, r3
 800e26a:	9b01      	ldr	r3, [sp, #4]
 800e26c:	e9c3 0100 	strd	r0, r1, [r3]
 800e270:	e791      	b.n	800e196 <__kernel_rem_pio2+0x4e6>
 800e272:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800e276:	f7f2 f801 	bl	800027c <__adddf3>
 800e27a:	3d01      	subs	r5, #1
 800e27c:	e7ed      	b.n	800e25a <__kernel_rem_pio2+0x5aa>
 800e27e:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800e282:	f7f1 fffb 	bl	800027c <__adddf3>
 800e286:	3e01      	subs	r6, #1
 800e288:	e7c0      	b.n	800e20c <__kernel_rem_pio2+0x55c>
 800e28a:	4602      	mov	r2, r0
 800e28c:	460b      	mov	r3, r1
 800e28e:	e7c5      	b.n	800e21c <__kernel_rem_pio2+0x56c>
 800e290:	e8f6 2302 	ldrd	r2, r3, [r6], #8
 800e294:	f7f1 fff2 	bl	800027c <__adddf3>
 800e298:	3401      	adds	r4, #1
 800e29a:	e7ca      	b.n	800e232 <__kernel_rem_pio2+0x582>
 800e29c:	e9da 8900 	ldrd	r8, r9, [sl]
 800e2a0:	e9da 6702 	ldrd	r6, r7, [sl, #8]
 800e2a4:	9b02      	ldr	r3, [sp, #8]
 800e2a6:	3b01      	subs	r3, #1
 800e2a8:	9302      	str	r3, [sp, #8]
 800e2aa:	4632      	mov	r2, r6
 800e2ac:	463b      	mov	r3, r7
 800e2ae:	4640      	mov	r0, r8
 800e2b0:	4649      	mov	r1, r9
 800e2b2:	f7f1 ffe3 	bl	800027c <__adddf3>
 800e2b6:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800e2ba:	4602      	mov	r2, r0
 800e2bc:	460b      	mov	r3, r1
 800e2be:	4640      	mov	r0, r8
 800e2c0:	4649      	mov	r1, r9
 800e2c2:	f7f1 ffd9 	bl	8000278 <__aeabi_dsub>
 800e2c6:	4632      	mov	r2, r6
 800e2c8:	463b      	mov	r3, r7
 800e2ca:	f7f1 ffd7 	bl	800027c <__adddf3>
 800e2ce:	ed9d 7b08 	vldr	d7, [sp, #32]
 800e2d2:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800e2d6:	ed8a 7b00 	vstr	d7, [sl]
 800e2da:	e76e      	b.n	800e1ba <__kernel_rem_pio2+0x50a>
 800e2dc:	e9d4 8900 	ldrd	r8, r9, [r4]
 800e2e0:	e9d4 6702 	ldrd	r6, r7, [r4, #8]
 800e2e4:	4640      	mov	r0, r8
 800e2e6:	4632      	mov	r2, r6
 800e2e8:	463b      	mov	r3, r7
 800e2ea:	4649      	mov	r1, r9
 800e2ec:	f7f1 ffc6 	bl	800027c <__adddf3>
 800e2f0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800e2f4:	4602      	mov	r2, r0
 800e2f6:	460b      	mov	r3, r1
 800e2f8:	4640      	mov	r0, r8
 800e2fa:	4649      	mov	r1, r9
 800e2fc:	f7f1 ffbc 	bl	8000278 <__aeabi_dsub>
 800e300:	4632      	mov	r2, r6
 800e302:	463b      	mov	r3, r7
 800e304:	f7f1 ffba 	bl	800027c <__adddf3>
 800e308:	ed9d 7b02 	vldr	d7, [sp, #8]
 800e30c:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800e310:	ed84 7b00 	vstr	d7, [r4]
 800e314:	f10a 3aff 	add.w	sl, sl, #4294967295
 800e318:	e755      	b.n	800e1c6 <__kernel_rem_pio2+0x516>
 800e31a:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800e31e:	f7f1 ffad 	bl	800027c <__adddf3>
 800e322:	3d01      	subs	r5, #1
 800e324:	e759      	b.n	800e1da <__kernel_rem_pio2+0x52a>
 800e326:	9b01      	ldr	r3, [sp, #4]
 800e328:	9a01      	ldr	r2, [sp, #4]
 800e32a:	601d      	str	r5, [r3, #0]
 800e32c:	f106 4400 	add.w	r4, r6, #2147483648	; 0x80000000
 800e330:	605c      	str	r4, [r3, #4]
 800e332:	609f      	str	r7, [r3, #8]
 800e334:	f108 4300 	add.w	r3, r8, #2147483648	; 0x80000000
 800e338:	60d3      	str	r3, [r2, #12]
 800e33a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800e33e:	6110      	str	r0, [r2, #16]
 800e340:	6153      	str	r3, [r2, #20]
 800e342:	e728      	b.n	800e196 <__kernel_rem_pio2+0x4e6>
 800e344:	41700000 	.word	0x41700000
 800e348:	3e700000 	.word	0x3e700000
 800e34c:	00000000 	.word	0x00000000

0800e350 <__kernel_sin>:
 800e350:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e354:	ed2d 8b04 	vpush	{d8-d9}
 800e358:	eeb0 8a41 	vmov.f32	s16, s2
 800e35c:	eef0 8a61 	vmov.f32	s17, s3
 800e360:	ec55 4b10 	vmov	r4, r5, d0
 800e364:	b083      	sub	sp, #12
 800e366:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800e36a:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 800e36e:	9001      	str	r0, [sp, #4]
 800e370:	da06      	bge.n	800e380 <__kernel_sin+0x30>
 800e372:	ee10 0a10 	vmov	r0, s0
 800e376:	4629      	mov	r1, r5
 800e378:	f7f2 fbe6 	bl	8000b48 <__aeabi_d2iz>
 800e37c:	2800      	cmp	r0, #0
 800e37e:	d051      	beq.n	800e424 <__kernel_sin+0xd4>
 800e380:	4622      	mov	r2, r4
 800e382:	462b      	mov	r3, r5
 800e384:	4620      	mov	r0, r4
 800e386:	4629      	mov	r1, r5
 800e388:	f7f2 f92e 	bl	80005e8 <__aeabi_dmul>
 800e38c:	4682      	mov	sl, r0
 800e38e:	468b      	mov	fp, r1
 800e390:	4602      	mov	r2, r0
 800e392:	460b      	mov	r3, r1
 800e394:	4620      	mov	r0, r4
 800e396:	4629      	mov	r1, r5
 800e398:	f7f2 f926 	bl	80005e8 <__aeabi_dmul>
 800e39c:	a341      	add	r3, pc, #260	; (adr r3, 800e4a4 <__kernel_sin+0x154>)
 800e39e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e3a2:	4680      	mov	r8, r0
 800e3a4:	4689      	mov	r9, r1
 800e3a6:	4650      	mov	r0, sl
 800e3a8:	4659      	mov	r1, fp
 800e3aa:	f7f2 f91d 	bl	80005e8 <__aeabi_dmul>
 800e3ae:	a33f      	add	r3, pc, #252	; (adr r3, 800e4ac <__kernel_sin+0x15c>)
 800e3b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e3b4:	f7f1 ff60 	bl	8000278 <__aeabi_dsub>
 800e3b8:	4652      	mov	r2, sl
 800e3ba:	465b      	mov	r3, fp
 800e3bc:	f7f2 f914 	bl	80005e8 <__aeabi_dmul>
 800e3c0:	a33c      	add	r3, pc, #240	; (adr r3, 800e4b4 <__kernel_sin+0x164>)
 800e3c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e3c6:	f7f1 ff59 	bl	800027c <__adddf3>
 800e3ca:	4652      	mov	r2, sl
 800e3cc:	465b      	mov	r3, fp
 800e3ce:	f7f2 f90b 	bl	80005e8 <__aeabi_dmul>
 800e3d2:	a33a      	add	r3, pc, #232	; (adr r3, 800e4bc <__kernel_sin+0x16c>)
 800e3d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e3d8:	f7f1 ff4e 	bl	8000278 <__aeabi_dsub>
 800e3dc:	4652      	mov	r2, sl
 800e3de:	465b      	mov	r3, fp
 800e3e0:	f7f2 f902 	bl	80005e8 <__aeabi_dmul>
 800e3e4:	a337      	add	r3, pc, #220	; (adr r3, 800e4c4 <__kernel_sin+0x174>)
 800e3e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e3ea:	f7f1 ff47 	bl	800027c <__adddf3>
 800e3ee:	9b01      	ldr	r3, [sp, #4]
 800e3f0:	4606      	mov	r6, r0
 800e3f2:	460f      	mov	r7, r1
 800e3f4:	b9eb      	cbnz	r3, 800e432 <__kernel_sin+0xe2>
 800e3f6:	4602      	mov	r2, r0
 800e3f8:	460b      	mov	r3, r1
 800e3fa:	4650      	mov	r0, sl
 800e3fc:	4659      	mov	r1, fp
 800e3fe:	f7f2 f8f3 	bl	80005e8 <__aeabi_dmul>
 800e402:	a325      	add	r3, pc, #148	; (adr r3, 800e498 <__kernel_sin+0x148>)
 800e404:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e408:	f7f1 ff36 	bl	8000278 <__aeabi_dsub>
 800e40c:	4642      	mov	r2, r8
 800e40e:	464b      	mov	r3, r9
 800e410:	f7f2 f8ea 	bl	80005e8 <__aeabi_dmul>
 800e414:	4602      	mov	r2, r0
 800e416:	460b      	mov	r3, r1
 800e418:	4620      	mov	r0, r4
 800e41a:	4629      	mov	r1, r5
 800e41c:	f7f1 ff2e 	bl	800027c <__adddf3>
 800e420:	4604      	mov	r4, r0
 800e422:	460d      	mov	r5, r1
 800e424:	ec45 4b10 	vmov	d0, r4, r5
 800e428:	b003      	add	sp, #12
 800e42a:	ecbd 8b04 	vpop	{d8-d9}
 800e42e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e432:	4b1b      	ldr	r3, [pc, #108]	; (800e4a0 <__kernel_sin+0x150>)
 800e434:	ec51 0b18 	vmov	r0, r1, d8
 800e438:	2200      	movs	r2, #0
 800e43a:	f7f2 f8d5 	bl	80005e8 <__aeabi_dmul>
 800e43e:	4632      	mov	r2, r6
 800e440:	ec41 0b19 	vmov	d9, r0, r1
 800e444:	463b      	mov	r3, r7
 800e446:	4640      	mov	r0, r8
 800e448:	4649      	mov	r1, r9
 800e44a:	f7f2 f8cd 	bl	80005e8 <__aeabi_dmul>
 800e44e:	4602      	mov	r2, r0
 800e450:	460b      	mov	r3, r1
 800e452:	ec51 0b19 	vmov	r0, r1, d9
 800e456:	f7f1 ff0f 	bl	8000278 <__aeabi_dsub>
 800e45a:	4652      	mov	r2, sl
 800e45c:	465b      	mov	r3, fp
 800e45e:	f7f2 f8c3 	bl	80005e8 <__aeabi_dmul>
 800e462:	ec53 2b18 	vmov	r2, r3, d8
 800e466:	f7f1 ff07 	bl	8000278 <__aeabi_dsub>
 800e46a:	a30b      	add	r3, pc, #44	; (adr r3, 800e498 <__kernel_sin+0x148>)
 800e46c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e470:	4606      	mov	r6, r0
 800e472:	460f      	mov	r7, r1
 800e474:	4640      	mov	r0, r8
 800e476:	4649      	mov	r1, r9
 800e478:	f7f2 f8b6 	bl	80005e8 <__aeabi_dmul>
 800e47c:	4602      	mov	r2, r0
 800e47e:	460b      	mov	r3, r1
 800e480:	4630      	mov	r0, r6
 800e482:	4639      	mov	r1, r7
 800e484:	f7f1 fefa 	bl	800027c <__adddf3>
 800e488:	4602      	mov	r2, r0
 800e48a:	460b      	mov	r3, r1
 800e48c:	4620      	mov	r0, r4
 800e48e:	4629      	mov	r1, r5
 800e490:	f7f1 fef2 	bl	8000278 <__aeabi_dsub>
 800e494:	e7c4      	b.n	800e420 <__kernel_sin+0xd0>
 800e496:	bf00      	nop
 800e498:	55555549 	.word	0x55555549
 800e49c:	3fc55555 	.word	0x3fc55555
 800e4a0:	3fe00000 	.word	0x3fe00000
 800e4a4:	5acfd57c 	.word	0x5acfd57c
 800e4a8:	3de5d93a 	.word	0x3de5d93a
 800e4ac:	8a2b9ceb 	.word	0x8a2b9ceb
 800e4b0:	3e5ae5e6 	.word	0x3e5ae5e6
 800e4b4:	57b1fe7d 	.word	0x57b1fe7d
 800e4b8:	3ec71de3 	.word	0x3ec71de3
 800e4bc:	19c161d5 	.word	0x19c161d5
 800e4c0:	3f2a01a0 	.word	0x3f2a01a0
 800e4c4:	1110f8a6 	.word	0x1110f8a6
 800e4c8:	3f811111 	.word	0x3f811111

0800e4cc <with_errno>:
 800e4cc:	b570      	push	{r4, r5, r6, lr}
 800e4ce:	4604      	mov	r4, r0
 800e4d0:	460d      	mov	r5, r1
 800e4d2:	4616      	mov	r6, r2
 800e4d4:	f7fd fa24 	bl	800b920 <__errno>
 800e4d8:	4629      	mov	r1, r5
 800e4da:	6006      	str	r6, [r0, #0]
 800e4dc:	4620      	mov	r0, r4
 800e4de:	bd70      	pop	{r4, r5, r6, pc}

0800e4e0 <xflow>:
 800e4e0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800e4e2:	4614      	mov	r4, r2
 800e4e4:	461d      	mov	r5, r3
 800e4e6:	b108      	cbz	r0, 800e4ec <xflow+0xc>
 800e4e8:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800e4ec:	e9cd 2300 	strd	r2, r3, [sp]
 800e4f0:	e9dd 2300 	ldrd	r2, r3, [sp]
 800e4f4:	4620      	mov	r0, r4
 800e4f6:	4629      	mov	r1, r5
 800e4f8:	f7f2 f876 	bl	80005e8 <__aeabi_dmul>
 800e4fc:	2222      	movs	r2, #34	; 0x22
 800e4fe:	b003      	add	sp, #12
 800e500:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800e504:	f7ff bfe2 	b.w	800e4cc <with_errno>

0800e508 <__math_uflow>:
 800e508:	b508      	push	{r3, lr}
 800e50a:	2200      	movs	r2, #0
 800e50c:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800e510:	f7ff ffe6 	bl	800e4e0 <xflow>
 800e514:	ec41 0b10 	vmov	d0, r0, r1
 800e518:	bd08      	pop	{r3, pc}

0800e51a <__math_oflow>:
 800e51a:	b508      	push	{r3, lr}
 800e51c:	2200      	movs	r2, #0
 800e51e:	f04f 43e0 	mov.w	r3, #1879048192	; 0x70000000
 800e522:	f7ff ffdd 	bl	800e4e0 <xflow>
 800e526:	ec41 0b10 	vmov	d0, r0, r1
 800e52a:	bd08      	pop	{r3, pc}

0800e52c <fabs>:
 800e52c:	ec51 0b10 	vmov	r0, r1, d0
 800e530:	ee10 2a10 	vmov	r2, s0
 800e534:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800e538:	ec43 2b10 	vmov	d0, r2, r3
 800e53c:	4770      	bx	lr

0800e53e <finite>:
 800e53e:	b082      	sub	sp, #8
 800e540:	ed8d 0b00 	vstr	d0, [sp]
 800e544:	9801      	ldr	r0, [sp, #4]
 800e546:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 800e54a:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 800e54e:	0fc0      	lsrs	r0, r0, #31
 800e550:	b002      	add	sp, #8
 800e552:	4770      	bx	lr
 800e554:	0000      	movs	r0, r0
	...

0800e558 <floor>:
 800e558:	ec51 0b10 	vmov	r0, r1, d0
 800e55c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e560:	f3c1 570a 	ubfx	r7, r1, #20, #11
 800e564:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
 800e568:	2e13      	cmp	r6, #19
 800e56a:	ee10 5a10 	vmov	r5, s0
 800e56e:	ee10 8a10 	vmov	r8, s0
 800e572:	460c      	mov	r4, r1
 800e574:	dc32      	bgt.n	800e5dc <floor+0x84>
 800e576:	2e00      	cmp	r6, #0
 800e578:	da14      	bge.n	800e5a4 <floor+0x4c>
 800e57a:	a333      	add	r3, pc, #204	; (adr r3, 800e648 <floor+0xf0>)
 800e57c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e580:	f7f1 fe7c 	bl	800027c <__adddf3>
 800e584:	2200      	movs	r2, #0
 800e586:	2300      	movs	r3, #0
 800e588:	f7f2 fabe 	bl	8000b08 <__aeabi_dcmpgt>
 800e58c:	b138      	cbz	r0, 800e59e <floor+0x46>
 800e58e:	2c00      	cmp	r4, #0
 800e590:	da57      	bge.n	800e642 <floor+0xea>
 800e592:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 800e596:	431d      	orrs	r5, r3
 800e598:	d001      	beq.n	800e59e <floor+0x46>
 800e59a:	4c2d      	ldr	r4, [pc, #180]	; (800e650 <floor+0xf8>)
 800e59c:	2500      	movs	r5, #0
 800e59e:	4621      	mov	r1, r4
 800e5a0:	4628      	mov	r0, r5
 800e5a2:	e025      	b.n	800e5f0 <floor+0x98>
 800e5a4:	4f2b      	ldr	r7, [pc, #172]	; (800e654 <floor+0xfc>)
 800e5a6:	4137      	asrs	r7, r6
 800e5a8:	ea01 0307 	and.w	r3, r1, r7
 800e5ac:	4303      	orrs	r3, r0
 800e5ae:	d01f      	beq.n	800e5f0 <floor+0x98>
 800e5b0:	a325      	add	r3, pc, #148	; (adr r3, 800e648 <floor+0xf0>)
 800e5b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e5b6:	f7f1 fe61 	bl	800027c <__adddf3>
 800e5ba:	2200      	movs	r2, #0
 800e5bc:	2300      	movs	r3, #0
 800e5be:	f7f2 faa3 	bl	8000b08 <__aeabi_dcmpgt>
 800e5c2:	2800      	cmp	r0, #0
 800e5c4:	d0eb      	beq.n	800e59e <floor+0x46>
 800e5c6:	2c00      	cmp	r4, #0
 800e5c8:	bfbe      	ittt	lt
 800e5ca:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 800e5ce:	fa43 f606 	asrlt.w	r6, r3, r6
 800e5d2:	19a4      	addlt	r4, r4, r6
 800e5d4:	ea24 0407 	bic.w	r4, r4, r7
 800e5d8:	2500      	movs	r5, #0
 800e5da:	e7e0      	b.n	800e59e <floor+0x46>
 800e5dc:	2e33      	cmp	r6, #51	; 0x33
 800e5de:	dd0b      	ble.n	800e5f8 <floor+0xa0>
 800e5e0:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 800e5e4:	d104      	bne.n	800e5f0 <floor+0x98>
 800e5e6:	ee10 2a10 	vmov	r2, s0
 800e5ea:	460b      	mov	r3, r1
 800e5ec:	f7f1 fe46 	bl	800027c <__adddf3>
 800e5f0:	ec41 0b10 	vmov	d0, r0, r1
 800e5f4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e5f8:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 800e5fc:	f04f 33ff 	mov.w	r3, #4294967295
 800e600:	fa23 f707 	lsr.w	r7, r3, r7
 800e604:	4207      	tst	r7, r0
 800e606:	d0f3      	beq.n	800e5f0 <floor+0x98>
 800e608:	a30f      	add	r3, pc, #60	; (adr r3, 800e648 <floor+0xf0>)
 800e60a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e60e:	f7f1 fe35 	bl	800027c <__adddf3>
 800e612:	2200      	movs	r2, #0
 800e614:	2300      	movs	r3, #0
 800e616:	f7f2 fa77 	bl	8000b08 <__aeabi_dcmpgt>
 800e61a:	2800      	cmp	r0, #0
 800e61c:	d0bf      	beq.n	800e59e <floor+0x46>
 800e61e:	2c00      	cmp	r4, #0
 800e620:	da02      	bge.n	800e628 <floor+0xd0>
 800e622:	2e14      	cmp	r6, #20
 800e624:	d103      	bne.n	800e62e <floor+0xd6>
 800e626:	3401      	adds	r4, #1
 800e628:	ea25 0507 	bic.w	r5, r5, r7
 800e62c:	e7b7      	b.n	800e59e <floor+0x46>
 800e62e:	2301      	movs	r3, #1
 800e630:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 800e634:	fa03 f606 	lsl.w	r6, r3, r6
 800e638:	4435      	add	r5, r6
 800e63a:	4545      	cmp	r5, r8
 800e63c:	bf38      	it	cc
 800e63e:	18e4      	addcc	r4, r4, r3
 800e640:	e7f2      	b.n	800e628 <floor+0xd0>
 800e642:	2500      	movs	r5, #0
 800e644:	462c      	mov	r4, r5
 800e646:	e7aa      	b.n	800e59e <floor+0x46>
 800e648:	8800759c 	.word	0x8800759c
 800e64c:	7e37e43c 	.word	0x7e37e43c
 800e650:	bff00000 	.word	0xbff00000
 800e654:	000fffff 	.word	0x000fffff

0800e658 <scalbn>:
 800e658:	b570      	push	{r4, r5, r6, lr}
 800e65a:	ec55 4b10 	vmov	r4, r5, d0
 800e65e:	f3c5 520a 	ubfx	r2, r5, #20, #11
 800e662:	4606      	mov	r6, r0
 800e664:	462b      	mov	r3, r5
 800e666:	b99a      	cbnz	r2, 800e690 <scalbn+0x38>
 800e668:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800e66c:	4323      	orrs	r3, r4
 800e66e:	d036      	beq.n	800e6de <scalbn+0x86>
 800e670:	4b39      	ldr	r3, [pc, #228]	; (800e758 <scalbn+0x100>)
 800e672:	4629      	mov	r1, r5
 800e674:	ee10 0a10 	vmov	r0, s0
 800e678:	2200      	movs	r2, #0
 800e67a:	f7f1 ffb5 	bl	80005e8 <__aeabi_dmul>
 800e67e:	4b37      	ldr	r3, [pc, #220]	; (800e75c <scalbn+0x104>)
 800e680:	429e      	cmp	r6, r3
 800e682:	4604      	mov	r4, r0
 800e684:	460d      	mov	r5, r1
 800e686:	da10      	bge.n	800e6aa <scalbn+0x52>
 800e688:	a32b      	add	r3, pc, #172	; (adr r3, 800e738 <scalbn+0xe0>)
 800e68a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e68e:	e03a      	b.n	800e706 <scalbn+0xae>
 800e690:	f240 71ff 	movw	r1, #2047	; 0x7ff
 800e694:	428a      	cmp	r2, r1
 800e696:	d10c      	bne.n	800e6b2 <scalbn+0x5a>
 800e698:	ee10 2a10 	vmov	r2, s0
 800e69c:	4620      	mov	r0, r4
 800e69e:	4629      	mov	r1, r5
 800e6a0:	f7f1 fdec 	bl	800027c <__adddf3>
 800e6a4:	4604      	mov	r4, r0
 800e6a6:	460d      	mov	r5, r1
 800e6a8:	e019      	b.n	800e6de <scalbn+0x86>
 800e6aa:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800e6ae:	460b      	mov	r3, r1
 800e6b0:	3a36      	subs	r2, #54	; 0x36
 800e6b2:	4432      	add	r2, r6
 800e6b4:	f240 71fe 	movw	r1, #2046	; 0x7fe
 800e6b8:	428a      	cmp	r2, r1
 800e6ba:	dd08      	ble.n	800e6ce <scalbn+0x76>
 800e6bc:	2d00      	cmp	r5, #0
 800e6be:	a120      	add	r1, pc, #128	; (adr r1, 800e740 <scalbn+0xe8>)
 800e6c0:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e6c4:	da1c      	bge.n	800e700 <scalbn+0xa8>
 800e6c6:	a120      	add	r1, pc, #128	; (adr r1, 800e748 <scalbn+0xf0>)
 800e6c8:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e6cc:	e018      	b.n	800e700 <scalbn+0xa8>
 800e6ce:	2a00      	cmp	r2, #0
 800e6d0:	dd08      	ble.n	800e6e4 <scalbn+0x8c>
 800e6d2:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800e6d6:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800e6da:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800e6de:	ec45 4b10 	vmov	d0, r4, r5
 800e6e2:	bd70      	pop	{r4, r5, r6, pc}
 800e6e4:	f112 0f35 	cmn.w	r2, #53	; 0x35
 800e6e8:	da19      	bge.n	800e71e <scalbn+0xc6>
 800e6ea:	f24c 3350 	movw	r3, #50000	; 0xc350
 800e6ee:	429e      	cmp	r6, r3
 800e6f0:	f005 4300 	and.w	r3, r5, #2147483648	; 0x80000000
 800e6f4:	dd0a      	ble.n	800e70c <scalbn+0xb4>
 800e6f6:	a112      	add	r1, pc, #72	; (adr r1, 800e740 <scalbn+0xe8>)
 800e6f8:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e6fc:	2b00      	cmp	r3, #0
 800e6fe:	d1e2      	bne.n	800e6c6 <scalbn+0x6e>
 800e700:	a30f      	add	r3, pc, #60	; (adr r3, 800e740 <scalbn+0xe8>)
 800e702:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e706:	f7f1 ff6f 	bl	80005e8 <__aeabi_dmul>
 800e70a:	e7cb      	b.n	800e6a4 <scalbn+0x4c>
 800e70c:	a10a      	add	r1, pc, #40	; (adr r1, 800e738 <scalbn+0xe0>)
 800e70e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e712:	2b00      	cmp	r3, #0
 800e714:	d0b8      	beq.n	800e688 <scalbn+0x30>
 800e716:	a10e      	add	r1, pc, #56	; (adr r1, 800e750 <scalbn+0xf8>)
 800e718:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e71c:	e7b4      	b.n	800e688 <scalbn+0x30>
 800e71e:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800e722:	3236      	adds	r2, #54	; 0x36
 800e724:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800e728:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 800e72c:	4620      	mov	r0, r4
 800e72e:	4b0c      	ldr	r3, [pc, #48]	; (800e760 <scalbn+0x108>)
 800e730:	2200      	movs	r2, #0
 800e732:	e7e8      	b.n	800e706 <scalbn+0xae>
 800e734:	f3af 8000 	nop.w
 800e738:	c2f8f359 	.word	0xc2f8f359
 800e73c:	01a56e1f 	.word	0x01a56e1f
 800e740:	8800759c 	.word	0x8800759c
 800e744:	7e37e43c 	.word	0x7e37e43c
 800e748:	8800759c 	.word	0x8800759c
 800e74c:	fe37e43c 	.word	0xfe37e43c
 800e750:	c2f8f359 	.word	0xc2f8f359
 800e754:	81a56e1f 	.word	0x81a56e1f
 800e758:	43500000 	.word	0x43500000
 800e75c:	ffff3cb0 	.word	0xffff3cb0
 800e760:	3c900000 	.word	0x3c900000

0800e764 <_init>:
 800e764:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e766:	bf00      	nop
 800e768:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e76a:	bc08      	pop	{r3}
 800e76c:	469e      	mov	lr, r3
 800e76e:	4770      	bx	lr

0800e770 <_fini>:
 800e770:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e772:	bf00      	nop
 800e774:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e776:	bc08      	pop	{r3}
 800e778:	469e      	mov	lr, r3
 800e77a:	4770      	bx	lr
