

        *** GPGPU-Sim Simulator Version 4.2.0  [build gpgpu-sim_git-commit-5e9d31b8132651796656877ecb58fde27177ba7a_modified_315.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   75 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int           4,4,4,4,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp           4,4,4,4,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp      64,64,64,64,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                   21 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int            2,2,2,2,2 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp      64,64,64,64,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   75 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1024:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:4:128:64,L:T:m:L:L,A:256:32,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_cache_write_ratio                   25 # L1D write ratio
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      32 # L1 Hit Latency
-gpgpu_smem_latency                    30 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      16 # Maximum number of concurrent CTAs in shader (default 32)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      30 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   65536 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_option                 32,64 # Option list of shared memory sizes
-gpgpu_unified_l1d_size                   96 # Size of unified data cache(L1D + shared memory) in KB
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                65536 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                    8 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   75 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      lrr # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:16,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           12 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    2 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                   16 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=4:RRD=12:RCD=24:RAS=55:RP=24:RC=78:CL=24:WL=8:CDLR=10:WR=24:nbkgrp=4:CCDL=6:RTPL=4 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  194 # ROP queue latency (default 85)
-dram_latency                          96 # DRAM latency (default 30)
-dram_dual_bus_interface                    0 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-icnt_flit_size                        40 # icnt_flit_size
-mem_profiler                           0 # memory access runtime profiling (0 = not enabled)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-accelwattch_xml_file accelwattch_sass_sim.xml # AccelWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    1 # Dump detailed power output each cycle
-hw_perf_file_name            hw_perf.csv # Hardware Performance Statistics file
-hw_perf_bench_name    hw_perf_bench_name # Kernel Name in Hardware Performance Statistics file
-power_simulation_mode                    0 # Switch performance counter input for power simulation (0=Sim, 1=HW, 2=HW-Sim Hybrid)
-dvfs_enabled                           1 # Turn on DVFS for power model
-aggregate_power_stats                    0 # Accumulate power across all kernels
-accelwattch_hybrid_perfsim_L1_RH                    0 # Get L1 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_RM                    0 # Get L1 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WH                    0 # Get L1 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WM                    0 # Get L1 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RH                    0 # Get L2 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RM                    0 # Get L2 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WH                    0 # Get L2 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WM                    0 # Get L2 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CC_ACC                    0 # Get Constant Cache Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_SHARED_ACC                    0 # Get Shared Memory Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_RD                    0 # Get DRAM Reads for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_WR                    0 # Get DRAM Writes for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NOC                    0 # Get Interconnect Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_PIPE_DUTY                    0 # Get Pipeline Duty Cycle Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NUM_SM_IDLE                    0 # Get Number of Idle SMs for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CYCLES                    0 # Get Executed Cycles for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_VOLTAGE                    0 # Get Chip Voltage for Accelwattch-Hybrid from Accel-Sim
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     0 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                  1000 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    5 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1365:1365:1365:3500.5 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                  128 # maximum kernels that can run concurrently on GPU, set this value according to max resident grids for your compute capability
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
-mem_runtime_stat                     100 # memory access runtime profiling sampling0bb218c2bc9eaed2b522a2c4d8ed43c9  /home/pars/Documents/sim_8/spmv_base
Extracting PTX file and ptxas options    1: spmv_base.1.sm_75.ptx -arch=sm_75
 freq
-L1D_metrics                            0 # memory access runtime profiling for L1 data cache
-IPC_per_prof_interval                    0 # IPC per profiling interval
-instruction_monitor                    0 # Instruction monitor
-noncoal_metrics                        0 # memory access runtime profiling for shared memory
-L2_metrics                             0 # memory access runtime profiling for L2 cache
-DRAM_metrics                           0 # memory access runtime profiling for DRAM
-Shmem_metrics                          0 # memory access runtime profiling for noncoalesced accesses
-store_enable                           0 # Enable stores for memory profiling
-accumulate_stats                       0 # Accumulate stats for the memory profiling
-dump_enable                            0 # Process dump enable flag - (def = 0)
-flush_l1d                              0 # Enable flushings for L1D caches - (default = 0)
-flush_l2                               0 # Enable flushings for L2 caches - (default = 0)
-flush_dram                             0 # Enable flushings for DRAM - (default = 0)
-flush_noncoalesceds                    0 # Enable flushings for non coalesced accesses - (default = 0)
-flush_shmems                           0 # Enable flushings for shared memory accesses - (default = 0)
-error_percentage          21474836480001 # Error percentage for the flushes - (default = 1)
-dump_sampling_cycle       21474836485000 # Dump sampling frequency - (default = 5000)
-flush_acc_type                         2 # Flush access types
-monitor_sampling_cycle                 5000 # Monitoring sampling cycle - (default = 5000)
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     4 # column to column delay
RRD                                    12 # minimal delay between activation of rows in different banks
RCD                                    24 # row to column delay
RAS                                    55 # time needed to activate row
RP                                     24 # time needed to precharge (deactivate) row
RC                                     78 # row cycle time
CDLR                                   10 # switching from write to read (changes tWTR)
WR                                     24 # last data-in to row precharge
CL                                     24 # CAS latency
WL                                      8 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    6 # column to column delay between accesses to different bank groups
RTPL                                    4 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 24
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1365000000.000000:1365000000.000000:1365000000.000000:3500500000.000000
GPGPU-Sim uArch: clock periods: 0.00000000073260073260:0.00000000073260073260:0.00000000073260073260:0.00000000028567347522
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/pars/Documents/sim_8/spmv_base
self exe links to: /home/pars/Documents/sim_8/spmv_base
11.0
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/pars/Documents/sim_8/spmv_base
Running md5sum using "md5sum /home/pars/Documents/sim_8/spmv_base "
self exe links to: /home/pars/Documents/sim_8/spmv_base
Extracting specific PTX file named spmv_base.1.sm_75.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _Z15spmv_csr_scalariPKmPKiPKfS4_Pf : hostFun 0x0x5591f66ffdf6, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing spmv_base.1.sm_75.ptx
GPGPU-Sim PTX: Warning -- ignoring pragma 'nounroll'
GPGPU-Sim PTX: instruction assembly for function '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file spmv_base.1.sm_75.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from spmv_base.1.sm_75.ptx
GPGPU-Sim PTX: Kernel '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf' : regs=58, lmem=0, smem=0, cmem=400
Sparse Matrix-Vector Multiplication by Xuhao Chen
Reading (.mtx) input file ../CudaBenchmarks/gardenia/datasets/new/sc-nasasrb.mtx
Removing redundent edges... 0 redundent edges are removed
|V| 54870 |E| 1311227
This graph maintains both incomming and outgoing edge-list
Launching CUDA SpMV solver (215 CTAs, 256 threads/CTA) ...
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc8d245cdc..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc8d245cd0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc8d245cc8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc8d245cc0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc8d245cb8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc8d245cb0..

GPGPU-Sim PTX: cudaLaunch for 0x0x5591f66ffdf6 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'...
GPGPU-Sim PTX: Finding dominators for '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'...
GPGPU-Sim PTX: Finding postdominators for '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'...
GPGPU-Sim PTX: reconvergence points for _Z15spmv_csr_scalariPKmPKiPKfS4_Pf...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x070 (spmv_base.1.sm_75.ptx:44) @%p1 bra $L__BB0_9;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a8 (spmv_base.1.sm_75.ptx:130) ret;

GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x0c8 (spmv_base.1.sm_75.ptx:56) @%p2 bra $L__BB0_8;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a0 (spmv_base.1.sm_75.ptx:127) st.global.f32 [%rd4], %f27;

GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0f0 (spmv_base.1.sm_75.ptx:62) @%p3 bra $L__BB0_5;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x178 (spmv_base.1.sm_75.ptx:85) not.b32 %r18, %r2;

GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x170 (spmv_base.1.sm_75.ptx:82) @%p4 bra $L__BB0_4;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x178 (spmv_base.1.sm_75.ptx:85) not.b32 %r18, %r2;

GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x190 (spmv_base.1.sm_75.ptx:88) @%p5 bra $L__BB0_8;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a0 (spmv_base.1.sm_75.ptx:127) st.global.f32 [%rd4], %f27;

GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x298 (spmv_base.1.sm_75.ptx:124) @%p6 bra $L__BB0_7;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a0 (spmv_base.1.sm_75.ptx:127) st.global.f32 [%rd4], %f27;

GPGPU-Sim PTX: ... end of reconvergence points for _Z15spmv_csr_scalariPKmPKiPKfS4_Pf
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'.
GPGPU-Sim PTX: pushing kernel '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf' to stream 0, gridDim= (215,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads regs
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
Destroy streams for kernel 1: size 0
kernel_name = _Z15spmv_csr_scalariPKmPKiPKfS4_Pf 
kernel_launch_uid = 1 
gpu_sim_cycle = 703268
gpu_sim_insn = 11990230
gpu_ipc =      17.0493
gpu_tot_sim_cycle = 703268
gpu_tot_sim_insn = 11990230
gpu_tot_ipc =      17.0493
gpu_tot_issued_cta = 215
gpu_occupancy = 92.0881% 
gpu_tot_occupancy = 92.0881% 
max_total_param_size = 0
gpu_stall_dramfull = 5924614
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       3.9471
partiton_level_parallism_total  =       3.9471
partiton_level_parallism_util =       4.7329
partiton_level_parallism_util_total  =       4.7329
L2_BW  =     172.4106 GB/Sec
L2_BW_total  =     172.4106 GB/Sec
gpu_total_sim_rate=2794

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 88881, Miss = 80834, Miss_rate = 0.909, Pending_hits = 741, Reservation_fails = 1006276
	L1D_cache_core[1]: Access = 98946, Miss = 92795, Miss_rate = 0.938, Pending_hits = 943, Reservation_fails = 1241499
	L1D_cache_core[2]: Access = 85258, Miss = 73086, Miss_rate = 0.857, Pending_hits = 849, Reservation_fails = 998426
	L1D_cache_core[3]: Access = 99728, Miss = 93879, Miss_rate = 0.941, Pending_hits = 1032, Reservation_fails = 1232935
	L1D_cache_core[4]: Access = 71171, Miss = 55981, Miss_rate = 0.787, Pending_hits = 675, Reservation_fails = 971984
	L1D_cache_core[5]: Access = 84598, Miss = 77432, Miss_rate = 0.915, Pending_hits = 962, Reservation_fails = 1009486
	L1D_cache_core[6]: Access = 75385, Miss = 56158, Miss_rate = 0.745, Pending_hits = 671, Reservation_fails = 979553
	L1D_cache_core[7]: Access = 85056, Miss = 78096, Miss_rate = 0.918, Pending_hits = 827, Reservation_fails = 1004562
	L1D_cache_core[8]: Access = 110831, Miss = 105450, Miss_rate = 0.951, Pending_hits = 1184, Reservation_fails = 1401451
	L1D_cache_core[9]: Access = 84478, Miss = 77662, Miss_rate = 0.919, Pending_hits = 932, Reservation_fails = 1006091
	L1D_cache_core[10]: Access = 112503, Miss = 107369, Miss_rate = 0.954, Pending_hits = 1030, Reservation_fails = 1399279
	L1D_cache_core[11]: Access = 97040, Miss = 90705, Miss_rate = 0.935, Pending_hits = 1006, Reservation_fails = 1211735
	L1D_cache_core[12]: Access = 99432, Miss = 93734, Miss_rate = 0.943, Pending_hits = 957, Reservation_fails = 1249972
	L1D_cache_core[13]: Access = 97817, Miss = 91520, Miss_rate = 0.936, Pending_hits = 859, Reservation_fails = 1213510
	L1D_cache_core[14]: Access = 111729, Miss = 106458, Miss_rate = 0.953, Pending_hits = 1192, Reservation_fails = 1386945
	L1D_cache_core[15]: Access = 98024, Miss = 91447, Miss_rate = 0.933, Pending_hits = 971, Reservation_fails = 1244523
	L1D_cache_core[16]: Access = 110828, Miss = 105010, Miss_rate = 0.948, Pending_hits = 1129, Reservation_fails = 1382949
	L1D_cache_core[17]: Access = 108324, Miss = 102693, Miss_rate = 0.948, Pending_hits = 1247, Reservation_fails = 1361146
	L1D_cache_core[18]: Access = 106777, Miss = 99286, Miss_rate = 0.930, Pending_hits = 1317, Reservation_fails = 1348021
	L1D_cache_core[19]: Access = 99447, Miss = 92082, Miss_rate = 0.926, Pending_hits = 967, Reservation_fails = 1235847
	L1D_cache_core[20]: Access = 85841, Miss = 78982, Miss_rate = 0.920, Pending_hits = 988, Reservation_fails = 1004331
	L1D_cache_core[21]: Access = 111584, Miss = 106176, Miss_rate = 0.952, Pending_hits = 1131, Reservation_fails = 1400973
	L1D_cache_core[22]: Access = 111366, Miss = 105823, Miss_rate = 0.950, Pending_hits = 1224, Reservation_fails = 1398429
	L1D_cache_core[23]: Access = 108445, Miss = 102401, Miss_rate = 0.944, Pending_hits = 1239, Reservation_fails = 1353219
	L1D_cache_core[24]: Access = 97802, Miss = 91549, Miss_rate = 0.936, Pending_hits = 996, Reservation_fails = 1245751
	L1D_cache_core[25]: Access = 111053, Miss = 105541, Miss_rate = 0.950, Pending_hits = 1141, Reservation_fails = 1381941
	L1D_cache_core[26]: Access = 110476, Miss = 105274, Miss_rate = 0.953, Pending_hits = 1169, Reservation_fails = 1365847
	L1D_cache_core[27]: Access = 105326, Miss = 97086, Miss_rate = 0.922, Pending_hits = 1227, Reservation_fails = 1343238
	L1D_cache_core[28]: Access = 111943, Miss = 106681, Miss_rate = 0.953, Pending_hits = 1074, Reservation_fails = 1388849
	L1D_cache_core[29]: Access = 109992, Miss = 104667, Miss_rate = 0.952, Pending_hits = 1201, Reservation_fails = 1375302
	L1D_total_cache_accesses = 2990081
	L1D_total_cache_misses = 2775857
	L1D_total_cache_miss_rate = 0.9284
	L1D_total_cache_pending_hits = 30881
	L1D_total_cache_reservation_fails = 37144070
	L1D_cache_data_port_util = 0.010
	L1D_cache_fill_port_util = 0.148
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 183311
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 30881
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2045382
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 37144052
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 723648
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 30881
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 32
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1707
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 18
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 5120
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2983222
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 6859

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 246326
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 36897726
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 18
ctas_completed 215, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
2053, 284, 284, 284, 284, 284, 284, 284, 284, 284, 284, 284, 284, 313, 284, 284, 568, 568, 568, 568, 568, 568, 568, 568, 568, 568, 568, 568, 568, 568, 568, 568, 
gpgpu_n_tot_thrd_icount = 15829760
gpgpu_n_tot_w_icount = 494680
gpgpu_n_stall_shd_mem = 15240751
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2769030
gpgpu_n_mem_write_global = 6859
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 4098291
gpgpu_n_store_insn = 54870
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 330240
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 15067992
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 172759
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:24776761	W0_Idle:788180	W0_Scoreboard:48587095	W1:406	W2:4321	W3:3134	W4:5993	W5:14662	W6:14933	W7:8055	W8:7806	W9:5990	W10:10084	W11:5364	W12:9447	W13:6087	W14:5518	W15:6077	W16:7215	W17:7193	W18:7716	W19:3441	W20:3719	W21:8583	W22:14563	W23:8273	W24:4974	W25:3826	W26:4961	W27:6921	W28:11993	W29:12283	W30:13282	W31:13588	W32:254272
single_issue_nums: WS0:124085	WS1:122432	WS2:124201	WS3:123962	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 22152240 {8:2769030,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 274360 {40:6859,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 110761200 {40:2769030,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 54872 {8:6859,}
maxmflatency = 8039 
max_icnt2mem_latency = 5609 
maxmrqlatency = 4360 
max_icnt2sh_latency = 519 
averagemflatency = 1821 
avg_icnt2mem_latency = 629 
avg_mrq_latency = 200 
avg_icnt2sh_latency = 4 
mrq_lat_table:162622 	9591 	22352 	43836 	89575 	180275 	362614 	674035 	674803 	73495 	1641 	1095 	19 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	125839 	250558 	423018 	982309 	828756 	165409 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	554979 	355121 	367583 	403353 	497890 	418866 	169048 	9049 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	2568441 	84252 	31227 	26864 	27051 	24434 	9991 	3579 	50 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	91 	39 	183 	385 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        62        62        64        64        61        64        64        64         9        16        44        50        25        30 
dram[1]:        64        64        64        64        49        48        46        40        64        64        11        12        43        49        48        55 
dram[2]:        64        64        54        54        36        32        40        40        64        64        12        19        27        53        38        62 
dram[3]:        64        64        64        59        34        32        40        40        64        64        11        14        48        50        33        44 
dram[4]:        64        64        64        64        48        48        35        58        64        64        12        12        41        49        39        39 
dram[5]:        64        64        58        60        43        54        59        61        64        64        13        14        50        56        25        60 
dram[6]:        64        64        42        40        36        40        62        64        61        64        14        14        47        56        23        36 
dram[7]:        64        64        40        40        34        34        59        63        64        64        17        14        21        56        30        54 
dram[8]:        64        64        64        64        64        62        64        64        64        64        14        15        47        48        22        27 
dram[9]:        64        64        64        64        53        45        57        64        64        64        19        12        30        44        27        48 
dram[10]:        64        64        61        64        36        37        63        64        64        64        14        12        27        44        30        30 
dram[11]:        64        64        62        64        49        37        64        64        64        64        20        13        44        44        25        43 
maximum service time to same row:
dram[0]:      7090      7007     46942     64905      6665      6676     55837      6962      7096      7310      6812      6812      7000      7014      6816      6815 
dram[1]:      6888      9812      6765      6771      6716     18254      6800      6799      6931      7130      6827      6779      6854      6823      6807      6779 
dram[2]:     26457     42257      6780     15200      6674      6658      7759      6846      7066      7225     15997      6803      6920      6957      6817      6807 
dram[3]:     59982      6884     32438     49706      6686      6581     14959     31417      6933      7229      6729      6812      6923      6823      6734      6787 
dram[4]:      6846      6773     64921      6661      6638      6627     46029     67187      7203      7335      6662      6658      6787      6787      6705      6699 
dram[5]:      6958      6995      6772      6909      6640      9050      6851      7990      7129      7149      6799     18851      6919      7033      6877      6925 
dram[6]:     17127     33898      6662      6662     19251      6596      6840     14963      7065      7310      6836      6681      6853      6837      6795      6786 
dram[7]:     52130     67082     22543     38966      6638      6637     33321     50786      7079      7294      6768      6757      6889      6884      6839      6825 
dram[8]:      6894      6894     55467      6807      6775      6666     64499      6866      6992      7223      6830      6871      6939      6877      6895      6855 
dram[9]:      6872      6890      6765      6768      6753      6722      6863      7010      7089      7214      6766      9048      6851      6887      6823      6854 
dram[10]:      7606     24184      6781      6841     16207      6757      7018      7069      7078      7188     19252      6922     22449     38784      6872      6968 
dram[11]:     40529     59578     14174     31447      6768      6710     19836     39718      7193      7281      6857      6835     57133      6896      6821      6841 
average row accesses per activate:
dram[0]:  1.481686  1.462465  1.478060  1.478479  1.465996  1.472584  1.437325  1.441373  1.416411  1.421172  1.408315  1.423574  1.493886  1.493629  1.527991  1.517069 
dram[1]:  1.484265  1.484745  1.473213  1.463397  1.470824  1.468938  1.448457  1.428259  1.427334  1.403672  1.420422  1.428959  1.503442  1.495636  1.515557  1.531364 
dram[2]:  1.491100  1.480804  1.467613  1.482206  1.453777  1.446816  1.447080  1.444878  1.411357  1.413685  1.422255  1.419774  1.496562  1.533021  1.544134  1.531633 
dram[3]:  1.483350  1.488927  1.463897  1.469103  1.464719  1.453356  1.435288  1.436563  1.421726  1.409720  1.418570  1.427302  1.498524  1.509903  1.521926  1.514126 
dram[4]:  1.487730  1.497660  1.460139  1.471005  1.480931  1.460258  1.452634  1.446269  1.413082  1.414453  1.426221  1.420672  1.505822  1.500734  1.527034  1.533154 
dram[5]:  1.493674  1.489277  1.481092  1.484076  1.469185  1.461883  1.443982  1.448009  1.418871  1.420732  1.433564  1.428377  1.503126  1.500676  1.529936  1.523706 
dram[6]:  1.490900  1.481815  1.454457  1.466011  1.467705  1.489387  1.451986  1.433439  1.422656  1.420292  1.431877  1.416157  1.506757  1.532334  1.530344  1.543300 
dram[7]:  1.476155  1.492906  1.457942  1.464125  1.471829  1.462750  1.443334  1.454723  1.435888  1.419466  1.408073  1.422777  1.508531  1.502765  1.521427  1.525590 
dram[8]:  1.484356  1.487823  1.478849  1.473934  1.459028  1.469734  1.458641  1.453591  1.421251  1.414429  1.419299  1.408141  1.517424  1.509196  1.535389  1.540877 
dram[9]:  1.491588  1.484589  1.480948  1.468070  1.473697  1.488457  1.442001  1.446767  1.420939  1.426117  1.417426  1.419616  1.517965  1.495169  1.533252  1.529569 
dram[10]:  1.486161  1.500613  1.485526  1.486680  1.473870  1.477029  1.446544  1.468949  1.418783  1.437935  1.408296  1.428571  1.500427  1.508217  1.529923  1.543757 
dram[11]:  1.482279  1.469420  1.473600  1.460923  1.454136  1.459534  1.446665  1.448665  1.424914  1.438044  1.402102  1.423952  1.505709  1.512931  1.521149  1.526354 
average row locality = 2295953/1563390 = 1.468573
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     12095     11903     12126     12091     12091     12191     11806     11822     11066     11234     11544     11552     12215     12189     12526     12441 
dram[1]:     12027     12117     12017     11934     12122     11985     11815     11720     11190     11146     11496     11579     12227     12165     12469     12547 
dram[2]:     12230     12150     12099     12203     12043     12062     11756     11845     11193     11285     11637     11567     12187     12417     12541     12490 
dram[3]:     12027     12169     11982     11982     12078     11993     11706     11669     11200     11180     11543     11555     12179     12273     12424     12433 
dram[4]:     12125     12158     11960     12049     12151     12104     11730     11787     11153     11219     11611     11580     12285     12266     12425     12507 
dram[5]:     12160     12014     12102     12162     12131     12078     11790     11765     11142     11168     11602     11550     12259     12215     12518     12563 
dram[6]:     12124     12182     11944     12077     12154     12347     11793     11764     11287     11281     11627     11580     12262     12366     12555     12632 
dram[7]:     11948     12100     11942     12019     12066     12072     11828     11872     11227     11141     11502     11499     12198     12225     12495     12607 
dram[8]:     12145     12218     12131     12129     11980     12137     11834     11886     11273     11257     11540     11512     12320     12306     12645     12607 
dram[9]:     12058     12138     12126     12069     12099     12183     11719     11752     11208     11189     11512     11545     12291     12223     12518     12621 
dram[10]:     12081     12245     12162     12277     12097     12247     11850     12000     11269     11348     11505     11633     12308     12295     12500     12647 
dram[11]:     12045     11989     11973     12057     11950     12098     11783     11808     11171     11218     11467     11576     12260     12282     12442     12509 
total dram reads = 2294854
bank skew: 12647/11066 = 1.14
chip skew: 192464/190393 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0         8         8        64        64        64        64        28        24         8         8         8         8 
dram[1]:         0         0         0         0         8        12        64        64        64        64        32        28         8         8         4         4 
dram[2]:         0         0         0         0        12        12        64        64        64        64        28        28         4         8         8         8 
dram[3]:         0         0         0         0        12        12        64        64        64        64        28        36        16         4         4         4 
dram[4]:         0         0         0         0        12        12        64        64        64        64        28        28         4         4         8         8 
dram[5]:         0         0         0         0        12        12        64        64        64        64        28        28         8         8        12        12 
dram[6]:         0         0         0         0        12        12        64        64        64        64        28        28        12        12        11        12 
dram[7]:         0         0         0         0        12        12        64        64        64        64        36        28        12        12         8         8 
dram[8]:         0         0         0         0        12        12        64        64        64        64        24        32        12        12         8         8 
dram[9]:         0         0         0         0        12        12        64        64        64        64        24        20        12        12         4         4 
dram[10]:         0         0         0         0         8         8        64        64        64        64        20        28        12        12         4         4 
dram[11]:         0         0         0         0        12        12        64        64        64        64        20        20        16        12         4         4 
total dram writes = 4395
min_bank_accesses = 0!
chip skew: 384/352 = 1.09
average mf latency per bank:
dram[0]:       2259      2350      2118      2189      2111      2145      2093      2144      2268      2278      2132      2170      2238      2267      2303      2383
dram[1]:       2270      1746      2166      1677      2126      1672      2088      1622      2193      1706      2113      1637      2204      1728      2298      1769
dram[2]:       3902      2667      3525      2579      3479      2563      3487      2501      3756      2629      3561      2532      3822      2637      4024      2708
dram[3]:       1631      1551      1551      1510      1528      1485      1493      1463      1543      1506      1484      1467      1603      1539      1653      1571
dram[4]:       1538      1564      1509      1534      1491      1513      1438      1466      1488      1508      1441      1458      1495      1528      1547      1562
dram[5]:       1813      1654      1758      1684      1737      1643      1715      1569      1776      1623      1712      1578      1774      1619      1838      1648
dram[6]:       2001      2488      2023      2600      1991      2499      1894      2339      1929      2375      1895      2376      1947      2434      1986      2435
dram[7]:       2423      3555      2219      3184      2181      3174      2180      3203      2333      3462      2191      3234      2377      3547      2484      3678
dram[8]:       2326      2158      2490      2170      2424      2115      2253      2043      2267      2118      2223      2040      2258      2102      2295      2182
dram[9]:       2050      1968      1939      1944      1912      1881      1910      1834      2001      1926      1915      1844      2031      1910      2103      1973
dram[10]:       2034      3302      2078      3509      2019      3400      1936      3162      1981      3208      1929      3125      1992      3183      2030      3203
dram[11]:       1941      3302      1810      2919      1793      2934      1765      2983      1861      3194      1794      3017      1910      3242      1985      3408
maximum mf latency per bank:
dram[0]:       5089      4543      4967      4488      5145      4466      5031      4507      5146      4377      4993      4591      5173      4544      5384      4577
dram[1]:       5152      3765      4848      3842      4995      4028      4945      3799      5306      3802      5160      3696      5232      3831      5185      3848
dram[2]:       7142      5582      7006      5658      7006      5549      7219      5547      7341      5783      7036      5690      7047      5711      7302      5617
dram[3]:       3598      3462      3547      3632      3463      3610      3723      3498      3732      3551      3493      3442      4175      4930      3723      3719
dram[4]:       4079      4296      4169      4148      3921      4222      3966      4304      4192      4291      4128      4178      4317      4315      3957      4293
dram[5]:       4004      3645      4063      3477      4044      3730      4581      3379      4114      3312      4074      3727      4282      3636      4244      3353
dram[6]:       4506      4337      4396      4293      4544      4312      4499      4127      4396      4308      4322      4300      5042      6684      5027      5166
dram[7]:       4906      6839      4856      6864      4851      6948      5103      6995      4935      7194      4855      7225      4974      7131      4902      7090
dram[8]:       4606      4951      4549      5022      4842      4710      5396      4960      4445      4901      4657      4808      6311      4893      4497      6823
dram[9]:       4219      3855      4432      4098      4104      3852      4314      4014      4321      3979      4301      4050      4106      4176      4348      4126
dram[10]:       3833      5975      3880      6332      4339      6191      3869      5972      3928      5918      3867      6061      4002      8039      3727      5961
dram[11]:       3930      7219      3866      7359      4004      7263      3937      7343      4050      7440      3936      7385      4171      7469      4142      7201

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1803507 n_nop=1432354 n_act=130464 n_pre=130448 n_ref_event=0 n_req=190981 n_rd=190892 n_rd_L2_A=0 n_write=0 n_wr_bk=356 bw_util=0.4242
n_activity=1610248 dram_eff=0.4751
bk0: 12095a 343056i bk1: 11903a 355491i bk2: 12126a 346954i bk3: 12091a 345379i bk4: 12091a 336528i bk5: 12191a 335415i bk6: 11806a 340862i bk7: 11822a 334580i bk8: 11066a 381096i bk9: 11234a 371743i bk10: 11544a 345737i bk11: 11552a 350218i bk12: 12215a 326609i bk13: 12189a 345233i bk14: 12526a 341463i bk15: 12441a 328757i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.316932
Row_Buffer_Locality_read = 0.316891
Row_Buffer_Locality_write = 0.404494
Bank_Level_Parallism = 14.650290
Bank_Level_Parallism_Col = 2.321938
Bank_Level_Parallism_Ready = 1.099257
write_to_read_ratio_blp_rw_average = 0.008489
GrpLevelPara = 2.044941 

BW Util details:
bwutil = 0.424169 
total_CMD = 1803507 
util_bw = 764992 
Wasted_Col = 834264 
Wasted_Row = 6425 
Idle = 197826 

BW Util Bottlenecks: 
RCDc_limit = 1655957 
RCDWRc_limit = 193 
WTRc_limit = 3181 
RTWc_limit = 22961 
CCDLc_limit = 221301 
rwq = 0 
CCDLc_limit_alone = 218859 
WTRc_limit_alone = 3010 
RTWc_limit_alone = 20690 

Commands details: 
total_CMD = 1803507 
n_nop = 1432354 
Read = 190892 
Write = 0 
L2_Alloc = 0 
L2_WB = 356 
n_act = 130464 
n_pre = 130448 
n_ref = 0 
n_req = 190981 
total_req = 191248 

Dual Bus Interface Util: 
issued_total_row = 260912 
issued_total_col = 191248 
Row_Bus_Util =  0.144669 
CoL_Bus_Util = 0.106042 
Either_Row_CoL_Bus_Util = 0.205795 
Issued_on_Two_Bus_Simul_Util = 0.044916 
issued_two_Eff = 0.218258 
queue_avg = 54.230724 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=54.2307
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1803507 n_nop=1433426 n_act=130076 n_pre=130060 n_ref_event=0 n_req=190646 n_rd=190556 n_rd_L2_A=0 n_write=0 n_wr_bk=360 bw_util=0.4234
n_activity=1610788 dram_eff=0.4741
bk0: 12027a 363834i bk1: 12117a 357546i bk2: 12017a 371604i bk3: 11934a 374303i bk4: 12122a 349818i bk5: 11985a 346240i bk6: 11815a 347762i bk7: 11720a 352986i bk8: 11190a 406586i bk9: 11146a 393286i bk10: 11496a 376910i bk11: 11579a 366047i bk12: 12227a 355362i bk13: 12165a 354422i bk14: 12469a 348001i bk15: 12547a 339783i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.317762
Row_Buffer_Locality_read = 0.317712
Row_Buffer_Locality_write = 0.422222
Bank_Level_Parallism = 14.479073
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.111246
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.423433 
total_CMD = 1803507 
util_bw = 763664 
Wasted_Col = 834030 
Wasted_Row = 8003 
Idle = 197810 

BW Util Bottlenecks: 
RCDc_limit = 1652023 
RCDWRc_limit = 238 
WTRc_limit = 3909 
RTWc_limit = 30042 
CCDLc_limit = 219500 
rwq = 0 
CCDLc_limit_alone = 216752 
WTRc_limit_alone = 3593 
RTWc_limit_alone = 27610 

Commands details: 
total_CMD = 1803507 
n_nop = 1433426 
Read = 190556 
Write = 0 
L2_Alloc = 0 
L2_WB = 360 
n_act = 130076 
n_pre = 130060 
n_ref = 0 
n_req = 190646 
total_req = 190916 

Dual Bus Interface Util: 
issued_total_row = 260136 
issued_total_col = 190916 
Row_Bus_Util =  0.144239 
CoL_Bus_Util = 0.105858 
Either_Row_CoL_Bus_Util = 0.205201 
Issued_on_Two_Bus_Simul_Util = 0.044896 
issued_two_Eff = 0.218793 
queue_avg = 53.658638 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=53.6586
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1803507 n_nop=1430718 n_act=130662 n_pre=130646 n_ref_event=0 n_req=191796 n_rd=191705 n_rd_L2_A=0 n_write=0 n_wr_bk=364 bw_util=0.426
n_activity=1611183 dram_eff=0.4768
bk0: 12230a 329941i bk1: 12150a 338705i bk2: 12099a 336020i bk3: 12203a 334563i bk4: 12043a 326951i bk5: 12062a 322964i bk6: 11756a 351691i bk7: 11845a 341922i bk8: 11193a 388774i bk9: 11285a 362375i bk10: 11637a 357642i bk11: 11567a 345589i bk12: 12187a 330728i bk13: 12417a 330950i bk14: 12541a 333235i bk15: 12490a 334657i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.318797
Row_Buffer_Locality_read = 0.318766
Row_Buffer_Locality_write = 0.384615
Bank_Level_Parallism = 14.682773
Bank_Level_Parallism_Col = 2.350863
Bank_Level_Parallism_Ready = 1.121270
write_to_read_ratio_blp_rw_average = 0.013341
GrpLevelPara = 2.066007 

BW Util details:
bwutil = 0.425990 
total_CMD = 1803507 
util_bw = 768276 
Wasted_Col = 832389 
Wasted_Row = 5779 
Idle = 197063 

BW Util Bottlenecks: 
RCDc_limit = 1653952 
RCDWRc_limit = 250 
WTRc_limit = 4389 
RTWc_limit = 36388 
CCDLc_limit = 216598 
rwq = 0 
CCDLc_limit_alone = 213415 
WTRc_limit_alone = 4129 
RTWc_limit_alone = 33465 

Commands details: 
total_CMD = 1803507 
n_nop = 1430718 
Read = 191705 
Write = 0 
L2_Alloc = 0 
L2_WB = 364 
n_act = 130662 
n_pre = 130646 
n_ref = 0 
n_req = 191796 
total_req = 192069 

Dual Bus Interface Util: 
issued_total_row = 261308 
issued_total_col = 192069 
Row_Bus_Util =  0.144889 
CoL_Bus_Util = 0.106498 
Either_Row_CoL_Bus_Util = 0.206702 
Issued_on_Two_Bus_Simul_Util = 0.044684 
issued_two_Eff = 0.216176 
queue_avg = 55.532795 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=55.5328
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1803507 n_nop=1434043 n_act=130145 n_pre=130129 n_ref_event=0 n_req=190486 n_rd=190393 n_rd_L2_A=0 n_write=0 n_wr_bk=372 bw_util=0.4231
n_activity=1610728 dram_eff=0.4737
bk0: 12027a 361060i bk1: 12169a 355669i bk2: 11982a 353448i bk3: 11982a 359894i bk4: 12078a 352300i bk5: 11993a 353257i bk6: 11706a 352216i bk7: 11669a 358436i bk8: 11200a 406873i bk9: 11180a 398838i bk10: 11543a 376895i bk11: 11555a 365170i bk12: 12179a 342171i bk13: 12273a 344952i bk14: 12424a 356383i bk15: 12433a 346335i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.316826
Row_Buffer_Locality_read = 0.316766
Row_Buffer_Locality_write = 0.440860
Bank_Level_Parallism = 14.493427
Bank_Level_Parallism_Col = 2.334645
Bank_Level_Parallism_Ready = 1.117958
write_to_read_ratio_blp_rw_average = 0.009673
GrpLevelPara = 2.044821 

BW Util details:
bwutil = 0.423098 
total_CMD = 1803507 
util_bw = 763060 
Wasted_Col = 834988 
Wasted_Row = 7507 
Idle = 197952 

BW Util Bottlenecks: 
RCDc_limit = 1653988 
RCDWRc_limit = 226 
WTRc_limit = 3801 
RTWc_limit = 30517 
CCDLc_limit = 221219 
rwq = 0 
CCDLc_limit_alone = 218463 
WTRc_limit_alone = 3513 
RTWc_limit_alone = 28049 

Commands details: 
total_CMD = 1803507 
n_nop = 1434043 
Read = 190393 
Write = 0 
L2_Alloc = 0 
L2_WB = 372 
n_act = 130145 
n_pre = 130129 
n_ref = 0 
n_req = 190486 
total_req = 190765 

Dual Bus Interface Util: 
issued_total_row = 260274 
issued_total_col = 190765 
Row_Bus_Util =  0.144315 
CoL_Bus_Util = 0.105774 
Either_Row_CoL_Bus_Util = 0.204859 
Issued_on_Two_Bus_Simul_Util = 0.045231 
issued_two_Eff = 0.220793 
queue_avg = 53.529785 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=53.5298
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1803507 n_nop=1430898 n_act=130184 n_pre=130168 n_ref_event=0 n_req=191200 n_rd=191110 n_rd_L2_A=0 n_write=0 n_wr_bk=360 bw_util=0.4247
n_activity=1610030 dram_eff=0.4757
bk0: 12125a 351541i bk1: 12158a 362475i bk2: 11960a 354851i bk3: 12049a 353449i bk4: 12151a 342105i bk5: 12104a 335882i bk6: 11730a 353797i bk7: 11787a 360547i bk8: 11153a 401940i bk9: 11219a 395894i bk10: 11611a 356799i bk11: 11580a 361113i bk12: 12285a 352451i bk13: 12266a 344478i bk14: 12425a 345932i bk15: 12507a 349481i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.319174
Row_Buffer_Locality_read = 0.319141
Row_Buffer_Locality_write = 0.388889
Bank_Level_Parallism = 14.529123
Bank_Level_Parallism_Col = 2.326786
Bank_Level_Parallism_Ready = 1.111092
write_to_read_ratio_blp_rw_average = 0.008672
GrpLevelPara = 2.050948 

BW Util details:
bwutil = 0.424662 
total_CMD = 1803507 
util_bw = 765880 
Wasted_Col = 832795 
Wasted_Row = 7117 
Idle = 197715 

BW Util Bottlenecks: 
RCDc_limit = 1650511 
RCDWRc_limit = 222 
WTRc_limit = 4196 
RTWc_limit = 23235 
CCDLc_limit = 217555 
rwq = 0 
CCDLc_limit_alone = 215241 
WTRc_limit_alone = 3838 
RTWc_limit_alone = 21279 

Commands details: 
total_CMD = 1803507 
n_nop = 1430898 
Read = 191110 
Write = 0 
L2_Alloc = 0 
L2_WB = 360 
n_act = 130184 
n_pre = 130168 
n_ref = 0 
n_req = 191200 
total_req = 191470 

Dual Bus Interface Util: 
issued_total_row = 260352 
issued_total_col = 191470 
Row_Bus_Util =  0.144359 
CoL_Bus_Util = 0.106165 
Either_Row_CoL_Bus_Util = 0.206602 
Issued_on_Two_Bus_Simul_Util = 0.043922 
issued_two_Eff = 0.212590 
queue_avg = 53.687187 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=53.6872
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1803507 n_nop=1432205 n_act=130073 n_pre=130057 n_ref_event=0 n_req=191313 n_rd=191219 n_rd_L2_A=0 n_write=0 n_wr_bk=376 bw_util=0.4249
n_activity=1609869 dram_eff=0.4761
bk0: 12160a 351648i bk1: 12014a 368935i bk2: 12102a 358363i bk3: 12162a 353074i bk4: 12131a 340118i bk5: 12078a 337099i bk6: 11790a 342923i bk7: 11765a 349988i bk8: 11142a 398818i bk9: 11168a 401390i bk10: 11602a 364195i bk11: 11550a 355975i bk12: 12259a 355523i bk13: 12215a 351032i bk14: 12518a 342172i bk15: 12563a 339503i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.320156
Row_Buffer_Locality_read = 0.320104
Row_Buffer_Locality_write = 0.425532
Bank_Level_Parallism = 14.542891
Bank_Level_Parallism_Col = 2.343750
Bank_Level_Parallism_Ready = 1.116534
write_to_read_ratio_blp_rw_average = 0.010932
GrpLevelPara = 2.052632 

BW Util details:
bwutil = 0.424939 
total_CMD = 1803507 
util_bw = 766380 
Wasted_Col = 831219 
Wasted_Row = 7573 
Idle = 198335 

BW Util Bottlenecks: 
RCDc_limit = 1646609 
RCDWRc_limit = 220 
WTRc_limit = 3552 
RTWc_limit = 33224 
CCDLc_limit = 220824 
rwq = 0 
CCDLc_limit_alone = 217736 
WTRc_limit_alone = 3291 
RTWc_limit_alone = 30397 

Commands details: 
total_CMD = 1803507 
n_nop = 1432205 
Read = 191219 
Write = 0 
L2_Alloc = 0 
L2_WB = 376 
n_act = 130073 
n_pre = 130057 
n_ref = 0 
n_req = 191313 
total_req = 191595 

Dual Bus Interface Util: 
issued_total_row = 260130 
issued_total_col = 191595 
Row_Bus_Util =  0.144236 
CoL_Bus_Util = 0.106235 
Either_Row_CoL_Bus_Util = 0.205878 
Issued_on_Two_Bus_Simul_Util = 0.044593 
issued_two_Eff = 0.216597 
queue_avg = 54.006809 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=54.0068
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1803507 n_nop=1432754 n_act=130550 n_pre=130534 n_ref_event=0 n_req=192071 n_rd=191975 n_rd_L2_A=0 n_write=0 n_wr_bk=383 bw_util=0.4266
n_activity=1611280 dram_eff=0.4775
bk0: 12124a 356839i bk1: 12182a 339946i bk2: 11944a 360297i bk3: 12077a 343298i bk4: 12154a 335565i bk5: 12347a 323056i bk6: 11793a 343047i bk7: 11764a 351367i bk8: 11287a 392312i bk9: 11281a 388921i bk10: 11627a 362932i bk11: 11580a 340516i bk12: 12262a 339355i bk13: 12366a 332603i bk14: 12555a 338183i bk15: 12632a 335526i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.320356
Row_Buffer_Locality_read = 0.320339
Row_Buffer_Locality_write = 0.354167
Bank_Level_Parallism = 14.610482
Bank_Level_Parallism_Col = 2.359968
Bank_Level_Parallism_Ready = 1.109798
write_to_read_ratio_blp_rw_average = 0.016341
GrpLevelPara = 2.061266 

BW Util details:
bwutil = 0.426631 
total_CMD = 1803507 
util_bw = 769432 
Wasted_Col = 830280 
Wasted_Row = 6734 
Idle = 197061 

BW Util Bottlenecks: 
RCDc_limit = 1647441 
RCDWRc_limit = 214 
WTRc_limit = 3655 
RTWc_limit = 43328 
CCDLc_limit = 223740 
rwq = 0 
CCDLc_limit_alone = 219821 
WTRc_limit_alone = 3474 
RTWc_limit_alone = 39590 

Commands details: 
total_CMD = 1803507 
n_nop = 1432754 
Read = 191975 
Write = 0 
L2_Alloc = 0 
L2_WB = 383 
n_act = 130550 
n_pre = 130534 
n_ref = 0 
n_req = 192071 
total_req = 192358 

Dual Bus Interface Util: 
issued_total_row = 261084 
issued_total_col = 192358 
Row_Bus_Util =  0.144765 
CoL_Bus_Util = 0.106658 
Either_Row_CoL_Bus_Util = 0.205573 
Issued_on_Two_Bus_Simul_Util = 0.045849 
issued_two_Eff = 0.223030 
queue_avg = 55.422508 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=55.4225
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1803507 n_nop=1429153 n_act=130098 n_pre=130082 n_ref_event=0 n_req=190837 n_rd=190741 n_rd_L2_A=0 n_write=0 n_wr_bk=384 bw_util=0.4239
n_activity=1609707 dram_eff=0.4749
bk0: 11948a 371728i bk1: 12100a 364101i bk2: 11942a 355559i bk3: 12019a 351506i bk4: 12066a 345346i bk5: 12072a 340413i bk6: 11828a 342620i bk7: 11872a 346627i bk8: 11227a 403971i bk9: 11141a 395773i bk10: 11502a 354219i bk11: 11499a 359804i bk12: 12198a 359393i bk13: 12225a 354310i bk14: 12495a 342574i bk15: 12607a 343828i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.318329
Row_Buffer_Locality_read = 0.318269
Row_Buffer_Locality_write = 0.437500
Bank_Level_Parallism = 14.526489
Bank_Level_Parallism_Col = 2.322845
Bank_Level_Parallism_Ready = 1.099996
write_to_read_ratio_blp_rw_average = 0.009119
GrpLevelPara = 2.051733 

BW Util details:
bwutil = 0.423896 
total_CMD = 1803507 
util_bw = 764500 
Wasted_Col = 833783 
Wasted_Row = 7125 
Idle = 198099 

BW Util Bottlenecks: 
RCDc_limit = 1653339 
RCDWRc_limit = 246 
WTRc_limit = 3753 
RTWc_limit = 27476 
CCDLc_limit = 215463 
rwq = 0 
CCDLc_limit_alone = 212973 
WTRc_limit_alone = 3466 
RTWc_limit_alone = 25273 

Commands details: 
total_CMD = 1803507 
n_nop = 1429153 
Read = 190741 
Write = 0 
L2_Alloc = 0 
L2_WB = 384 
n_act = 130098 
n_pre = 130082 
n_ref = 0 
n_req = 190837 
total_req = 191125 

Dual Bus Interface Util: 
issued_total_row = 260180 
issued_total_col = 191125 
Row_Bus_Util =  0.144263 
CoL_Bus_Util = 0.105974 
Either_Row_CoL_Bus_Util = 0.207570 
Issued_on_Two_Bus_Simul_Util = 0.042667 
issued_two_Eff = 0.205557 
queue_avg = 54.018799 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=54.0188
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1803507 n_nop=1429022 n_act=130547 n_pre=130531 n_ref_event=0 n_req=192014 n_rd=191920 n_rd_L2_A=0 n_write=0 n_wr_bk=376 bw_util=0.4265
n_activity=1610927 dram_eff=0.4775
bk0: 12145a 347908i bk1: 12218a 344482i bk2: 12131a 349813i bk3: 12129a 345774i bk4: 11980a 333679i bk5: 12137a 336338i bk6: 11834a 343554i bk7: 11886a 347713i bk8: 11273a 389678i bk9: 11257a 375789i bk10: 11540a 357180i bk11: 11512a 344895i bk12: 12320a 340758i bk13: 12306a 334561i bk14: 12645a 329782i bk15: 12607a 334592i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.320169
Row_Buffer_Locality_read = 0.320113
Row_Buffer_Locality_write = 0.436170
Bank_Level_Parallism = 14.621932
Bank_Level_Parallism_Col = 2.347843
Bank_Level_Parallism_Ready = 1.104829
write_to_read_ratio_blp_rw_average = 0.013492
GrpLevelPara = 2.065557 

BW Util details:
bwutil = 0.426493 
total_CMD = 1803507 
util_bw = 769184 
Wasted_Col = 831828 
Wasted_Row = 5956 
Idle = 196539 

BW Util Bottlenecks: 
RCDc_limit = 1652070 
RCDWRc_limit = 219 
WTRc_limit = 3740 
RTWc_limit = 39142 
CCDLc_limit = 217777 
rwq = 0 
CCDLc_limit_alone = 214370 
WTRc_limit_alone = 3488 
RTWc_limit_alone = 35987 

Commands details: 
total_CMD = 1803507 
n_nop = 1429022 
Read = 191920 
Write = 0 
L2_Alloc = 0 
L2_WB = 376 
n_act = 130547 
n_pre = 130531 
n_ref = 0 
n_req = 192014 
total_req = 192296 

Dual Bus Interface Util: 
issued_total_row = 261078 
issued_total_col = 192296 
Row_Bus_Util =  0.144761 
CoL_Bus_Util = 0.106623 
Either_Row_CoL_Bus_Util = 0.207643 
Issued_on_Two_Bus_Simul_Util = 0.043742 
issued_two_Eff = 0.210660 
queue_avg = 54.872299 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=54.8723
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1803507 n_nop=1431265 n_act=130061 n_pre=130045 n_ref_event=0 n_req=191340 n_rd=191251 n_rd_L2_A=0 n_write=0 n_wr_bk=356 bw_util=0.425
n_activity=1610190 dram_eff=0.476
bk0: 12058a 367928i bk1: 12138a 354706i bk2: 12126a 365932i bk3: 12069a 353072i bk4: 12099a 360397i bk5: 12183a 351601i bk6: 11719a 354661i bk7: 11752a 357220i bk8: 11208a 393537i bk9: 11189a 396165i bk10: 11512a 372109i bk11: 11545a 357197i bk12: 12291a 350018i bk13: 12223a 347788i bk14: 12518a 340857i bk15: 12621a 345109i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.320315
Row_Buffer_Locality_read = 0.320260
Row_Buffer_Locality_write = 0.438202
Bank_Level_Parallism = 14.504568
Bank_Level_Parallism_Col = 2.325335
Bank_Level_Parallism_Ready = 1.108731
write_to_read_ratio_blp_rw_average = 0.007320
GrpLevelPara = 2.047539 

BW Util details:
bwutil = 0.424965 
total_CMD = 1803507 
util_bw = 766428 
Wasted_Col = 831565 
Wasted_Row = 7359 
Idle = 198155 

BW Util Bottlenecks: 
RCDc_limit = 1647310 
RCDWRc_limit = 196 
WTRc_limit = 3771 
RTWc_limit = 20550 
CCDLc_limit = 218152 
rwq = 0 
CCDLc_limit_alone = 216253 
WTRc_limit_alone = 3583 
RTWc_limit_alone = 18839 

Commands details: 
total_CMD = 1803507 
n_nop = 1431265 
Read = 191251 
Write = 0 
L2_Alloc = 0 
L2_WB = 356 
n_act = 130061 
n_pre = 130045 
n_ref = 0 
n_req = 191340 
total_req = 191607 

Dual Bus Interface Util: 
issued_total_row = 260106 
issued_total_col = 191607 
Row_Bus_Util =  0.144222 
CoL_Bus_Util = 0.106241 
Either_Row_CoL_Bus_Util = 0.206399 
Issued_on_Two_Bus_Simul_Util = 0.044065 
issued_two_Eff = 0.213493 
queue_avg = 53.999172 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=53.9992
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1803507 n_nop=1430106 n_act=130530 n_pre=130514 n_ref_event=0 n_req=192552 n_rd=192464 n_rd_L2_A=0 n_write=0 n_wr_bk=352 bw_util=0.4276
n_activity=1611297 dram_eff=0.4787
bk0: 12081a 344150i bk1: 12245a 339591i bk2: 12162a 344742i bk3: 12277a 344739i bk4: 12097a 342250i bk5: 12247a 332454i bk6: 11850a 341092i bk7: 12000a 333498i bk8: 11269a 391515i bk9: 11348a 395779i bk10: 11505a 358836i bk11: 11633a 355142i bk12: 12308a 331874i bk13: 12295a 322041i bk14: 12500a 338246i bk15: 12647a 341224i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.322157
Row_Buffer_Locality_read = 0.322086
Row_Buffer_Locality_write = 0.477273
Bank_Level_Parallism = 14.628331
Bank_Level_Parallism_Col = 2.345763
Bank_Level_Parallism_Ready = 1.101578
write_to_read_ratio_blp_rw_average = 0.012500
GrpLevelPara = 2.063831 

BW Util details:
bwutil = 0.427647 
total_CMD = 1803507 
util_bw = 771264 
Wasted_Col = 829206 
Wasted_Row = 5811 
Idle = 197226 

BW Util Bottlenecks: 
RCDc_limit = 1645893 
RCDWRc_limit = 186 
WTRc_limit = 3407 
RTWc_limit = 35749 
CCDLc_limit = 220700 
rwq = 0 
CCDLc_limit_alone = 217359 
WTRc_limit_alone = 3136 
RTWc_limit_alone = 32679 

Commands details: 
total_CMD = 1803507 
n_nop = 1430106 
Read = 192464 
Write = 0 
L2_Alloc = 0 
L2_WB = 352 
n_act = 130530 
n_pre = 130514 
n_ref = 0 
n_req = 192552 
total_req = 192816 

Dual Bus Interface Util: 
issued_total_row = 261044 
issued_total_col = 192816 
Row_Bus_Util =  0.144742 
CoL_Bus_Util = 0.106912 
Either_Row_CoL_Bus_Util = 0.207042 
Issued_on_Two_Bus_Simul_Util = 0.044613 
issued_two_Eff = 0.215476 
queue_avg = 55.476658 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=55.4767
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1803507 n_nop=1431217 n_act=130121 n_pre=130105 n_ref_event=0 n_req=190717 n_rd=190628 n_rd_L2_A=0 n_write=0 n_wr_bk=356 bw_util=0.4236
n_activity=1611015 dram_eff=0.4742
bk0: 12045a 362709i bk1: 11989a 353111i bk2: 11973a 366794i bk3: 12057a 345418i bk4: 11950a 345110i bk5: 12098a 330402i bk6: 11783a 354222i bk7: 11808a 345687i bk8: 11171a 402996i bk9: 11218a 398195i bk10: 11467a 360929i bk11: 11576a 351299i bk12: 12260a 342121i bk13: 12282a 328932i bk14: 12442a 348190i bk15: 12509a 338535i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.317780
Row_Buffer_Locality_read = 0.317739
Row_Buffer_Locality_write = 0.404494
Bank_Level_Parallism = 14.558560
Bank_Level_Parallism_Col = 2.332844
Bank_Level_Parallism_Ready = 1.108327
write_to_read_ratio_blp_rw_average = 0.010212
GrpLevelPara = 2.053510 

BW Util details:
bwutil = 0.423584 
total_CMD = 1803507 
util_bw = 763936 
Wasted_Col = 834294 
Wasted_Row = 7682 
Idle = 197595 

BW Util Bottlenecks: 
RCDc_limit = 1653955 
RCDWRc_limit = 174 
WTRc_limit = 3600 
RTWc_limit = 28412 
CCDLc_limit = 216710 
rwq = 0 
CCDLc_limit_alone = 214010 
WTRc_limit_alone = 3358 
RTWc_limit_alone = 25954 

Commands details: 
total_CMD = 1803507 
n_nop = 1431217 
Read = 190628 
Write = 0 
L2_Alloc = 0 
L2_WB = 356 
n_act = 130121 
n_pre = 130105 
n_ref = 0 
n_req = 190717 
total_req = 190984 

Dual Bus Interface Util: 
issued_total_row = 260226 
issued_total_col = 190984 
Row_Bus_Util =  0.144289 
CoL_Bus_Util = 0.105896 
Either_Row_CoL_Bus_Util = 0.206426 
Issued_on_Two_Bus_Simul_Util = 0.043759 
issued_two_Eff = 0.211985 
queue_avg = 54.160347 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=54.1603

========= L2 cache stats =========
L2_cache_bank[0]: Access = 115181, Miss = 95753, Miss_rate = 0.831, Pending_hits = 185, Reservation_fails = 38192
L2_cache_bank[1]: Access = 115400, Miss = 95707, Miss_rate = 0.829, Pending_hits = 142, Reservation_fails = 44758
L2_cache_bank[2]: Access = 115531, Miss = 95651, Miss_rate = 0.828, Pending_hits = 118, Reservation_fails = 0
L2_cache_bank[3]: Access = 114962, Miss = 95481, Miss_rate = 0.831, Pending_hits = 124, Reservation_fails = 0
L2_cache_bank[4]: Access = 115319, Miss = 95974, Miss_rate = 0.832, Pending_hits = 147, Reservation_fails = 0
L2_cache_bank[5]: Access = 115559, Miss = 96307, Miss_rate = 0.833, Pending_hits = 124, Reservation_fails = 0
L2_cache_bank[6]: Access = 116940, Miss = 95427, Miss_rate = 0.816, Pending_hits = 228, Reservation_fails = 348
L2_cache_bank[7]: Access = 115511, Miss = 95542, Miss_rate = 0.827, Pending_hits = 144, Reservation_fails = 309
L2_cache_bank[8]: Access = 115632, Miss = 95728, Miss_rate = 0.828, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[9]: Access = 115899, Miss = 95958, Miss_rate = 0.828, Pending_hits = 120, Reservation_fails = 0
L2_cache_bank[10]: Access = 115521, Miss = 95992, Miss_rate = 0.831, Pending_hits = 131, Reservation_fails = 0
L2_cache_bank[11]: Access = 115319, Miss = 95803, Miss_rate = 0.831, Pending_hits = 137, Reservation_fails = 0
L2_cache_bank[12]: Access = 115547, Miss = 96033, Miss_rate = 0.831, Pending_hits = 109, Reservation_fails = 0
L2_cache_bank[13]: Access = 115773, Miss = 96513, Miss_rate = 0.834, Pending_hits = 122, Reservation_fails = 0
L2_cache_bank[14]: Access = 117230, Miss = 95490, Miss_rate = 0.815, Pending_hits = 277, Reservation_fails = 0
L2_cache_bank[15]: Access = 115447, Miss = 95819, Miss_rate = 0.830, Pending_hits = 134, Reservation_fails = 944
L2_cache_bank[16]: Access = 115666, Miss = 96152, Miss_rate = 0.831, Pending_hits = 162, Reservation_fails = 0
L2_cache_bank[17]: Access = 115538, Miss = 96336, Miss_rate = 0.834, Pending_hits = 106, Reservation_fails = 0
L2_cache_bank[18]: Access = 115200, Miss = 95815, Miss_rate = 0.832, Pending_hits = 122, Reservation_fails = 0
L2_cache_bank[19]: Access = 115326, Miss = 96004, Miss_rate = 0.832, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[20]: Access = 115473, Miss = 96056, Miss_rate = 0.832, Pending_hits = 116, Reservation_fails = 0
L2_cache_bank[21]: Access = 115582, Miss = 96976, Miss_rate = 0.839, Pending_hits = 123, Reservation_fails = 420
L2_cache_bank[22]: Access = 116958, Miss = 95375, Miss_rate = 0.815, Pending_hits = 314, Reservation_fails = 0
L2_cache_bank[23]: Access = 115375, Miss = 95821, Miss_rate = 0.831, Pending_hits = 136, Reservation_fails = 1096
L2_total_cache_accesses = 2775889
L2_total_cache_misses = 2301713
L2_total_cache_miss_rate = 0.8292
L2_total_cache_pending_hits = 3610
L2_total_cache_reservation_fails = 86067
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 470566
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3610
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1684652
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 86067
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 610202
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 3610
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1715
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 5144
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2769030
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 6859
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 86067
L2_cache_data_port_util = 0.028
L2_cache_fill_port_util = 0.136

icnt_total_pkts_mem_to_simt=2775889
icnt_total_pkts_simt_to_mem=2775889
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 2775889
Req_Network_cycles = 703268
Req_Network_injected_packets_per_cycle =       3.9471 
Req_Network_conflicts_per_cycle =       4.3835
Req_Network_conflicts_per_cycle_util =       4.9207
Req_Bank_Level_Parallism =       4.4309
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       6.9207
Req_Network_out_buffer_full_per_cycle =       0.1729
Req_Network_out_buffer_avg_util =      53.7652

Reply_Network_injected_packets_num = 2775889
Reply_Network_cycles = 703268
Reply_Network_injected_packets_per_cycle =        3.9471
Reply_Network_conflicts_per_cycle =        0.7633
Reply_Network_conflicts_per_cycle_util =       0.8606
Reply_Bank_Level_Parallism =       4.4506
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.4526
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1316
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 11 min, 30 sec (4290 sec)
gpgpu_simulation_rate = 2794 (inst/sec)
gpgpu_simulation_rate = 163 (cycle/sec)
gpgpu_silicon_slowdown = 8374233x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
	runtime [cuda_base] = 4286962.4730 ms (  0.00 GFLOP/s   0.0 GB/s) [L2 error 0.000000]
Verifying...
	runtime [serial] = 24.637000 ms.
	[max error  0.000000]
Correct
GPGPU-Sim: *** exit detected ***
