{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1714703813435 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714703813440 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 02 20:36:52 2024 " "Processing started: Thu May 02 20:36:52 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1714703813440 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1714703813440 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta acelerometer -c acelerometer " "Command: quartus_sta acelerometer -c acelerometer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1714703813440 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1714703813955 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1714703814607 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1714703814607 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714703814651 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714703814655 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "24 " "The Timing Analyzer is analyzing 24 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1714703815046 ""}
{ "Info" "ISTA_SDC_FOUND" "DE10_LITE_GSensor.sdc " "Reading SDC File: 'DE10_LITE_GSensor.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1714703815164 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_LITE_GSensor.sdc 9 ADC_CLK_10 port " "Ignored filter at DE10_LITE_GSensor.sdc(9): ADC_CLK_10 could not be matched with a port" {  } { { "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/DE10_LITE_GSensor.sdc" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/DE10_LITE_GSensor.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1714703815181 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE10_LITE_GSensor.sdc 9 Argument <targets> is an empty collection " "Ignored create_clock at DE10_LITE_GSensor.sdc(9): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"10.0 MHz\" \[get_ports ADC_CLK_10\] " "create_clock -period \"10.0 MHz\" \[get_ports ADC_CLK_10\]" {  } { { "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/DE10_LITE_GSensor.sdc" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/DE10_LITE_GSensor.sdc" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1714703815181 ""}  } { { "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/DE10_LITE_GSensor.sdc" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/DE10_LITE_GSensor.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1714703815181 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_LITE_GSensor.sdc 10 MAX10_CLK1_50 port " "Ignored filter at DE10_LITE_GSensor.sdc(10): MAX10_CLK1_50 could not be matched with a port" {  } { { "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/DE10_LITE_GSensor.sdc" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/DE10_LITE_GSensor.sdc" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1714703815181 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE10_LITE_GSensor.sdc 10 Argument <targets> is an empty collection " "Ignored create_clock at DE10_LITE_GSensor.sdc(10): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"50.0 MHz\" \[get_ports MAX10_CLK1_50\] " "create_clock -period \"50.0 MHz\" \[get_ports MAX10_CLK1_50\]" {  } { { "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/DE10_LITE_GSensor.sdc" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/DE10_LITE_GSensor.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1714703815181 ""}  } { { "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/DE10_LITE_GSensor.sdc" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/DE10_LITE_GSensor.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1714703815181 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_LITE_GSensor.sdc 11 MAX10_CLK2_50 port " "Ignored filter at DE10_LITE_GSensor.sdc(11): MAX10_CLK2_50 could not be matched with a port" {  } { { "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/DE10_LITE_GSensor.sdc" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/DE10_LITE_GSensor.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1714703815181 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE10_LITE_GSensor.sdc 11 Argument <targets> is an empty collection " "Ignored create_clock at DE10_LITE_GSensor.sdc(11): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"50.0 MHz\" \[get_ports MAX10_CLK2_50\] " "create_clock -period \"50.0 MHz\" \[get_ports MAX10_CLK2_50\]" {  } { { "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/DE10_LITE_GSensor.sdc" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/DE10_LITE_GSensor.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1714703815181 ""}  } { { "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/DE10_LITE_GSensor.sdc" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/DE10_LITE_GSensor.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1714703815181 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 25 -phase 200.00 -duty_cycle 50.00 -name \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 25 -phase 200.00 -duty_cycle 50.00 -name \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1714703815185 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 25 -phase 120.00 -duty_cycle 50.00 -name \{pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 25 -phase 120.00 -duty_cycle 50.00 -name \{pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1714703815185 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1714703815185 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1714703815185 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1714703815185 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK_50 CLOCK_50 " "create_clock -period 1.000 -name CLOCK_50 CLOCK_50" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1714703815195 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name gumnut_with_mem:gumnut\|gumnut:core\|GPR_r2\[0\] gumnut_with_mem:gumnut\|gumnut:core\|GPR_r2\[0\] " "create_clock -period 1.000 -name gumnut_with_mem:gumnut\|gumnut:core\|GPR_r2\[0\] gumnut_with_mem:gumnut\|gumnut:core\|GPR_r2\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1714703815195 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1714703815195 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux2~1  from: dataa  to: combout " "Cell: Mux2~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703815213 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux2~1  from: datab  to: combout " "Cell: Mux2~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703815213 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|Add4~0  from: dataa  to: combout " "Cell: gumnut\|core\|Add4~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703815213 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|Add4~10  from: cin  to: combout " "Cell: gumnut\|core\|Add4~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703815213 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|Add4~12  from: cin  to: combout " "Cell: gumnut\|core\|Add4~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703815213 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|Add4~14  from: cin  to: combout " "Cell: gumnut\|core\|Add4~14  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703815213 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|Add4~2  from: cin  to: combout " "Cell: gumnut\|core\|Add4~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703815213 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|Add4~4  from: cin  to: combout " "Cell: gumnut\|core\|Add4~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703815213 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|Add4~6  from: cin  to: combout " "Cell: gumnut\|core\|Add4~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703815213 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|Add4~8  from: cin  to: combout " "Cell: gumnut\|core\|Add4~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703815213 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|Add5~10  from: cin  to: combout " "Cell: gumnut\|core\|Add5~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703815213 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|Add5~10  from: dataa  to: combout " "Cell: gumnut\|core\|Add5~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703815213 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|Add5~10  from: datab  to: combout " "Cell: gumnut\|core\|Add5~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703815213 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|Add5~12  from: cin  to: combout " "Cell: gumnut\|core\|Add5~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703815213 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|Add5~12  from: dataa  to: combout " "Cell: gumnut\|core\|Add5~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703815213 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|Add5~12  from: datab  to: combout " "Cell: gumnut\|core\|Add5~12  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703815213 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|Add5~20  from: cin  to: combout " "Cell: gumnut\|core\|Add5~20  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703815213 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|Add5~20  from: dataa  to: combout " "Cell: gumnut\|core\|Add5~20  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703815213 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|Add5~20  from: datab  to: combout " "Cell: gumnut\|core\|Add5~20  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703815213 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|Add5~22  from: cin  to: combout " "Cell: gumnut\|core\|Add5~22  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703815213 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|Add5~22  from: dataa  to: combout " "Cell: gumnut\|core\|Add5~22  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703815213 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|Add5~22  from: datab  to: combout " "Cell: gumnut\|core\|Add5~22  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703815213 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|Add5~24  from: cin  to: combout " "Cell: gumnut\|core\|Add5~24  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703815213 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|Add5~24  from: dataa  to: combout " "Cell: gumnut\|core\|Add5~24  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703815213 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|Add5~24  from: datab  to: combout " "Cell: gumnut\|core\|Add5~24  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703815213 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|Add5~28  from: cin  to: combout " "Cell: gumnut\|core\|Add5~28  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703815213 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|Add5~28  from: dataa  to: combout " "Cell: gumnut\|core\|Add5~28  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703815213 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|Add5~28  from: datab  to: combout " "Cell: gumnut\|core\|Add5~28  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703815213 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|Add5~32  from: cin  to: combout " "Cell: gumnut\|core\|Add5~32  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703815213 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|Add5~32  from: dataa  to: combout " "Cell: gumnut\|core\|Add5~32  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703815213 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|Add5~32  from: datab  to: combout " "Cell: gumnut\|core\|Add5~32  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703815213 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|Add5~4  from: dataa  to: combout " "Cell: gumnut\|core\|Add5~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703815213 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|Add5~4  from: datab  to: combout " "Cell: gumnut\|core\|Add5~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703815213 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|Add6~0  from: dataa  to: combout " "Cell: gumnut\|core\|Add6~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703815213 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|Add6~10  from: cin  to: combout " "Cell: gumnut\|core\|Add6~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703815213 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|Add6~12  from: cin  to: combout " "Cell: gumnut\|core\|Add6~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703815213 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|Add6~14  from: cin  to: combout " "Cell: gumnut\|core\|Add6~14  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703815213 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|Add6~2  from: cin  to: combout " "Cell: gumnut\|core\|Add6~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703815213 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|Add6~4  from: cin  to: combout " "Cell: gumnut\|core\|Add6~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703815213 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|Add6~6  from: cin  to: combout " "Cell: gumnut\|core\|Add6~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703815213 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|Add6~8  from: cin  to: combout " "Cell: gumnut\|core\|Add6~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703815213 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|data_adr_o\[0\]~7  from: datac  to: combout " "Cell: gumnut\|core\|data_adr_o\[0\]~7  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703815213 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|data_adr_o\[1\]~55  from: dataa  to: combout " "Cell: gumnut\|core\|data_adr_o\[1\]~55  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703815213 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|data_adr_o\[2\]~20  from: datad  to: combout " "Cell: gumnut\|core\|data_adr_o\[2\]~20  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703815213 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|data_adr_o\[2\]~23  from: datad  to: combout " "Cell: gumnut\|core\|data_adr_o\[2\]~23  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703815213 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|data_adr_o\[5\]  from: datad  to: combout " "Cell: gumnut\|core\|data_adr_o\[5\]  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703815213 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|data_adr_o\[5\]~31  from: dataa  to: combout " "Cell: gumnut\|core\|data_adr_o\[5\]~31  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703815213 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|data_adr_o\[6\]  from: datad  to: combout " "Cell: gumnut\|core\|data_adr_o\[6\]  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703815213 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|data_adr_o\[6\]~39  from: dataa  to: combout " "Cell: gumnut\|core\|data_adr_o\[6\]~39  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703815213 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1714703815213 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1714703815227 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] with master clock period: 1.000 found on PLL node: pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] does not match the master clock period requirement: 20.000 " "Clock: pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] with master clock period: 1.000 found on PLL node: pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] does not match the master clock period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1714703815232 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] with master clock period: 1.000 found on PLL node: pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] does not match the master clock period requirement: 20.000 " "Clock: pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] with master clock period: 1.000 found on PLL node: pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] does not match the master clock period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1714703815232 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1714703815232 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1714703815232 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1714703815255 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1714703815334 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1714703815408 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -14.003 " "Worst-case setup slack is -14.003" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714703815413 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714703815413 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -14.003          -22903.450 CLOCK_50  " "  -14.003          -22903.450 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714703815413 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.250            -199.949 gumnut_with_mem:gumnut\|gumnut:core\|GPR_r2\[0\]  " "  -13.250            -199.949 gumnut_with_mem:gumnut\|gumnut:core\|GPR_r2\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714703815413 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.661            -161.840 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -5.661            -161.840 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714703815413 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714703815413 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -6.764 " "Worst-case hold slack is -6.764" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714703815473 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714703815473 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.764              -7.236 gumnut_with_mem:gumnut\|gumnut:core\|GPR_r2\[0\]  " "   -6.764              -7.236 gumnut_with_mem:gumnut\|gumnut:core\|GPR_r2\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714703815473 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.308               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.308               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714703815473 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.309               0.000 CLOCK_50  " "    0.309               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714703815473 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714703815473 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.514 " "Worst-case recovery slack is -4.514" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714703815482 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714703815482 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.514            -146.825 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -4.514            -146.825 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714703815482 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.811             -12.234 CLOCK_50  " "   -0.811             -12.234 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714703815482 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714703815482 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.674 " "Worst-case removal slack is 0.674" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714703815496 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714703815496 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.674               0.000 CLOCK_50  " "    0.674               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714703815496 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.504               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    3.504               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714703815496 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714703815496 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -5.282 " "Worst-case minimum pulse width slack is -5.282" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714703815501 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714703815501 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.282           -1359.549 gumnut_with_mem:gumnut\|gumnut:core\|GPR_r2\[0\]  " "   -5.282           -1359.549 gumnut_with_mem:gumnut\|gumnut:core\|GPR_r2\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714703815501 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -2970.016 CLOCK_50  " "   -3.000           -2970.016 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714703815501 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.228               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   12.228               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714703815501 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714703815501 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 10 synchronizer chains. " "Report Metastability: Found 10 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1714703815594 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1714703815594 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1714703815603 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1714703815645 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "10M50DAF484C6GES " "Timing characteristics of device 10M50DAF484C6GES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Timing Analyzer" 0 -1 1714703815645 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1714703817534 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux2~1  from: dataa  to: combout " "Cell: Mux2~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703817763 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux2~1  from: datab  to: combout " "Cell: Mux2~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703817763 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|Add4~0  from: dataa  to: combout " "Cell: gumnut\|core\|Add4~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703817763 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|Add4~10  from: cin  to: combout " "Cell: gumnut\|core\|Add4~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703817763 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|Add4~12  from: cin  to: combout " "Cell: gumnut\|core\|Add4~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703817763 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|Add4~14  from: cin  to: combout " "Cell: gumnut\|core\|Add4~14  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703817763 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|Add4~2  from: cin  to: combout " "Cell: gumnut\|core\|Add4~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703817763 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|Add4~4  from: cin  to: combout " "Cell: gumnut\|core\|Add4~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703817763 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|Add4~6  from: cin  to: combout " "Cell: gumnut\|core\|Add4~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703817763 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|Add4~8  from: cin  to: combout " "Cell: gumnut\|core\|Add4~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703817763 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|Add5~10  from: cin  to: combout " "Cell: gumnut\|core\|Add5~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703817763 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|Add5~10  from: dataa  to: combout " "Cell: gumnut\|core\|Add5~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703817763 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|Add5~10  from: datab  to: combout " "Cell: gumnut\|core\|Add5~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703817763 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|Add5~12  from: cin  to: combout " "Cell: gumnut\|core\|Add5~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703817763 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|Add5~12  from: dataa  to: combout " "Cell: gumnut\|core\|Add5~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703817763 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|Add5~12  from: datab  to: combout " "Cell: gumnut\|core\|Add5~12  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703817763 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|Add5~20  from: cin  to: combout " "Cell: gumnut\|core\|Add5~20  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703817763 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|Add5~20  from: dataa  to: combout " "Cell: gumnut\|core\|Add5~20  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703817763 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|Add5~20  from: datab  to: combout " "Cell: gumnut\|core\|Add5~20  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703817763 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|Add5~22  from: cin  to: combout " "Cell: gumnut\|core\|Add5~22  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703817763 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|Add5~22  from: dataa  to: combout " "Cell: gumnut\|core\|Add5~22  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703817763 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|Add5~22  from: datab  to: combout " "Cell: gumnut\|core\|Add5~22  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703817763 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|Add5~24  from: cin  to: combout " "Cell: gumnut\|core\|Add5~24  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703817763 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|Add5~24  from: dataa  to: combout " "Cell: gumnut\|core\|Add5~24  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703817763 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|Add5~24  from: datab  to: combout " "Cell: gumnut\|core\|Add5~24  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703817763 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|Add5~28  from: cin  to: combout " "Cell: gumnut\|core\|Add5~28  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703817763 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|Add5~28  from: dataa  to: combout " "Cell: gumnut\|core\|Add5~28  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703817763 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|Add5~28  from: datab  to: combout " "Cell: gumnut\|core\|Add5~28  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703817763 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|Add5~32  from: cin  to: combout " "Cell: gumnut\|core\|Add5~32  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703817763 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|Add5~32  from: dataa  to: combout " "Cell: gumnut\|core\|Add5~32  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703817763 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|Add5~32  from: datab  to: combout " "Cell: gumnut\|core\|Add5~32  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703817763 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|Add5~4  from: dataa  to: combout " "Cell: gumnut\|core\|Add5~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703817763 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|Add5~4  from: datab  to: combout " "Cell: gumnut\|core\|Add5~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703817763 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|Add6~0  from: dataa  to: combout " "Cell: gumnut\|core\|Add6~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703817763 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|Add6~10  from: cin  to: combout " "Cell: gumnut\|core\|Add6~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703817763 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|Add6~12  from: cin  to: combout " "Cell: gumnut\|core\|Add6~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703817763 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|Add6~14  from: cin  to: combout " "Cell: gumnut\|core\|Add6~14  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703817763 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|Add6~2  from: cin  to: combout " "Cell: gumnut\|core\|Add6~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703817763 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|Add6~4  from: cin  to: combout " "Cell: gumnut\|core\|Add6~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703817763 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|Add6~6  from: cin  to: combout " "Cell: gumnut\|core\|Add6~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703817763 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|Add6~8  from: cin  to: combout " "Cell: gumnut\|core\|Add6~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703817763 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|data_adr_o\[0\]~7  from: datac  to: combout " "Cell: gumnut\|core\|data_adr_o\[0\]~7  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703817763 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|data_adr_o\[1\]~55  from: dataa  to: combout " "Cell: gumnut\|core\|data_adr_o\[1\]~55  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703817763 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|data_adr_o\[2\]~20  from: datad  to: combout " "Cell: gumnut\|core\|data_adr_o\[2\]~20  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703817763 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|data_adr_o\[2\]~23  from: datad  to: combout " "Cell: gumnut\|core\|data_adr_o\[2\]~23  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703817763 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|data_adr_o\[5\]  from: datad  to: combout " "Cell: gumnut\|core\|data_adr_o\[5\]  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703817763 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|data_adr_o\[5\]~31  from: dataa  to: combout " "Cell: gumnut\|core\|data_adr_o\[5\]~31  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703817763 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|data_adr_o\[6\]  from: datad  to: combout " "Cell: gumnut\|core\|data_adr_o\[6\]  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703817763 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|data_adr_o\[6\]~39  from: dataa  to: combout " "Cell: gumnut\|core\|data_adr_o\[6\]~39  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703817763 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1714703817763 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1714703817763 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] with master clock period: 1.000 found on PLL node: pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] does not match the master clock period requirement: 20.000 " "Clock: pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] with master clock period: 1.000 found on PLL node: pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] does not match the master clock period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1714703817763 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] with master clock period: 1.000 found on PLL node: pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] does not match the master clock period requirement: 20.000 " "Clock: pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] with master clock period: 1.000 found on PLL node: pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] does not match the master clock period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1714703817763 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1714703817763 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1714703817907 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -12.657 " "Worst-case setup slack is -12.657" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714703817912 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714703817912 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.657          -20727.447 CLOCK_50  " "  -12.657          -20727.447 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714703817912 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.918            -183.774 gumnut_with_mem:gumnut\|gumnut:core\|GPR_r2\[0\]  " "  -11.918            -183.774 gumnut_with_mem:gumnut\|gumnut:core\|GPR_r2\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714703817912 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.617            -130.352 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -4.617            -130.352 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714703817912 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714703817912 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -6.142 " "Worst-case hold slack is -6.142" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714703817995 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714703817995 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.142              -6.681 gumnut_with_mem:gumnut\|gumnut:core\|GPR_r2\[0\]  " "   -6.142              -6.681 gumnut_with_mem:gumnut\|gumnut:core\|GPR_r2\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714703817995 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.280               0.000 CLOCK_50  " "    0.280               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714703817995 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.280               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.280               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714703817995 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714703817995 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.561 " "Worst-case recovery slack is -3.561" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714703818009 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714703818009 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.561            -115.174 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -3.561            -115.174 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714703818009 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.640              -8.892 CLOCK_50  " "   -0.640              -8.892 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714703818009 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714703818009 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.633 " "Worst-case removal slack is 0.633" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714703818023 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714703818023 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.633               0.000 CLOCK_50  " "    0.633               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714703818023 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.771               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    2.771               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714703818023 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714703818023 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -4.667 " "Worst-case minimum pulse width slack is -4.667" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714703818027 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714703818027 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.667           -1211.800 gumnut_with_mem:gumnut\|gumnut:core\|GPR_r2\[0\]  " "   -4.667           -1211.800 gumnut_with_mem:gumnut\|gumnut:core\|GPR_r2\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714703818027 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -2970.016 CLOCK_50  " "   -3.000           -2970.016 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714703818027 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.212               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   12.212               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714703818027 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714703818027 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 10 synchronizer chains. " "Report Metastability: Found 10 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1714703818146 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1714703818146 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1714703818151 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux2~1  from: dataa  to: combout " "Cell: Mux2~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703818418 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux2~1  from: datab  to: combout " "Cell: Mux2~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703818418 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|Add4~0  from: dataa  to: combout " "Cell: gumnut\|core\|Add4~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703818418 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|Add4~10  from: cin  to: combout " "Cell: gumnut\|core\|Add4~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703818418 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|Add4~12  from: cin  to: combout " "Cell: gumnut\|core\|Add4~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703818418 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|Add4~14  from: cin  to: combout " "Cell: gumnut\|core\|Add4~14  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703818418 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|Add4~2  from: cin  to: combout " "Cell: gumnut\|core\|Add4~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703818418 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|Add4~4  from: cin  to: combout " "Cell: gumnut\|core\|Add4~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703818418 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|Add4~6  from: cin  to: combout " "Cell: gumnut\|core\|Add4~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703818418 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|Add4~8  from: cin  to: combout " "Cell: gumnut\|core\|Add4~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703818418 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|Add5~10  from: cin  to: combout " "Cell: gumnut\|core\|Add5~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703818418 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|Add5~10  from: dataa  to: combout " "Cell: gumnut\|core\|Add5~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703818418 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|Add5~10  from: datab  to: combout " "Cell: gumnut\|core\|Add5~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703818418 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|Add5~12  from: cin  to: combout " "Cell: gumnut\|core\|Add5~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703818418 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|Add5~12  from: dataa  to: combout " "Cell: gumnut\|core\|Add5~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703818418 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|Add5~12  from: datab  to: combout " "Cell: gumnut\|core\|Add5~12  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703818418 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|Add5~20  from: cin  to: combout " "Cell: gumnut\|core\|Add5~20  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703818418 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|Add5~20  from: dataa  to: combout " "Cell: gumnut\|core\|Add5~20  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703818418 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|Add5~20  from: datab  to: combout " "Cell: gumnut\|core\|Add5~20  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703818418 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|Add5~22  from: cin  to: combout " "Cell: gumnut\|core\|Add5~22  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703818418 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|Add5~22  from: dataa  to: combout " "Cell: gumnut\|core\|Add5~22  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703818418 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|Add5~22  from: datab  to: combout " "Cell: gumnut\|core\|Add5~22  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703818418 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|Add5~24  from: cin  to: combout " "Cell: gumnut\|core\|Add5~24  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703818418 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|Add5~24  from: dataa  to: combout " "Cell: gumnut\|core\|Add5~24  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703818418 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|Add5~24  from: datab  to: combout " "Cell: gumnut\|core\|Add5~24  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703818418 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|Add5~28  from: cin  to: combout " "Cell: gumnut\|core\|Add5~28  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703818418 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|Add5~28  from: dataa  to: combout " "Cell: gumnut\|core\|Add5~28  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703818418 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|Add5~28  from: datab  to: combout " "Cell: gumnut\|core\|Add5~28  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703818418 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|Add5~32  from: cin  to: combout " "Cell: gumnut\|core\|Add5~32  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703818418 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|Add5~32  from: dataa  to: combout " "Cell: gumnut\|core\|Add5~32  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703818418 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|Add5~32  from: datab  to: combout " "Cell: gumnut\|core\|Add5~32  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703818418 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|Add5~4  from: dataa  to: combout " "Cell: gumnut\|core\|Add5~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703818418 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|Add5~4  from: datab  to: combout " "Cell: gumnut\|core\|Add5~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703818418 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|Add6~0  from: dataa  to: combout " "Cell: gumnut\|core\|Add6~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703818418 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|Add6~10  from: cin  to: combout " "Cell: gumnut\|core\|Add6~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703818418 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|Add6~12  from: cin  to: combout " "Cell: gumnut\|core\|Add6~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703818418 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|Add6~14  from: cin  to: combout " "Cell: gumnut\|core\|Add6~14  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703818418 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|Add6~2  from: cin  to: combout " "Cell: gumnut\|core\|Add6~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703818418 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|Add6~4  from: cin  to: combout " "Cell: gumnut\|core\|Add6~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703818418 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|Add6~6  from: cin  to: combout " "Cell: gumnut\|core\|Add6~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703818418 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|Add6~8  from: cin  to: combout " "Cell: gumnut\|core\|Add6~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703818418 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|data_adr_o\[0\]~7  from: datac  to: combout " "Cell: gumnut\|core\|data_adr_o\[0\]~7  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703818418 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|data_adr_o\[1\]~55  from: dataa  to: combout " "Cell: gumnut\|core\|data_adr_o\[1\]~55  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703818418 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|data_adr_o\[2\]~20  from: datad  to: combout " "Cell: gumnut\|core\|data_adr_o\[2\]~20  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703818418 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|data_adr_o\[2\]~23  from: datad  to: combout " "Cell: gumnut\|core\|data_adr_o\[2\]~23  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703818418 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|data_adr_o\[5\]  from: datad  to: combout " "Cell: gumnut\|core\|data_adr_o\[5\]  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703818418 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|data_adr_o\[5\]~31  from: dataa  to: combout " "Cell: gumnut\|core\|data_adr_o\[5\]~31  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703818418 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|data_adr_o\[6\]  from: datad  to: combout " "Cell: gumnut\|core\|data_adr_o\[6\]  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703818418 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|data_adr_o\[6\]~39  from: dataa  to: combout " "Cell: gumnut\|core\|data_adr_o\[6\]~39  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703818418 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1714703818418 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1714703818418 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] with master clock period: 1.000 found on PLL node: pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] does not match the master clock period requirement: 20.000 " "Clock: pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] with master clock period: 1.000 found on PLL node: pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] does not match the master clock period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1714703818418 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] with master clock period: 1.000 found on PLL node: pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] does not match the master clock period requirement: 20.000 " "Clock: pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] with master clock period: 1.000 found on PLL node: pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] does not match the master clock period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1714703818418 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1714703818418 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1714703818497 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.977 " "Worst-case setup slack is -6.977" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714703818506 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714703818506 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.977            -103.109 gumnut_with_mem:gumnut\|gumnut:core\|GPR_r2\[0\]  " "   -6.977            -103.109 gumnut_with_mem:gumnut\|gumnut:core\|GPR_r2\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714703818506 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.586           -9973.812 CLOCK_50  " "   -6.586           -9973.812 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714703818506 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.315             -65.215 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -2.315             -65.215 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714703818506 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714703818506 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.402 " "Worst-case hold slack is -3.402" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714703818580 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714703818580 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.402              -3.402 gumnut_with_mem:gumnut\|gumnut:core\|GPR_r2\[0\]  " "   -3.402              -3.402 gumnut_with_mem:gumnut\|gumnut:core\|GPR_r2\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714703818580 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.140               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.140               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714703818580 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.141               0.000 CLOCK_50  " "    0.141               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714703818580 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714703818580 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.808 " "Worst-case recovery slack is -1.808" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714703818592 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714703818592 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.808             -57.992 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -1.808             -57.992 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714703818592 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.081               0.000 CLOCK_50  " "    0.081               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714703818592 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714703818592 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.305 " "Worst-case removal slack is 0.305" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714703818598 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714703818598 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.305               0.000 CLOCK_50  " "    0.305               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714703818598 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.634               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.634               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714703818598 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714703818598 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714703818608 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714703818608 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -2839.045 CLOCK_50  " "   -3.000           -2839.045 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714703818608 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.349            -520.995 gumnut_with_mem:gumnut\|gumnut:core\|GPR_r2\[0\]  " "   -2.349            -520.995 gumnut_with_mem:gumnut\|gumnut:core\|GPR_r2\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714703818608 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.248               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   12.248               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714703818608 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714703818608 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 10 synchronizer chains. " "Report Metastability: Found 10 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1714703818719 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1714703818719 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1714703819713 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1714703819715 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 21 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4880 " "Peak virtual memory: 4880 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1714703819812 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 02 20:36:59 2024 " "Processing ended: Thu May 02 20:36:59 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1714703819812 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1714703819812 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1714703819812 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1714703819812 ""}
