ARM GAS  Generated_Source\PSoC4\SW_Tx_UART_AsmGnu.s 			page 1


   1              	/******************************************************************************
   2              	* File Name: SW_Tx_UART_AsmGnu.s
   3              	* Version 1.50
   4              	*
   5              	*  Description:
   6              	*   GNU assembly routines for PSoC 4.
   7              	*
   8              	*******************************************************************************
   9              	* Copyright 2013-2015, Cypress Semiconductor Corporation.  All rights reserved.
  10              	* You may use this file only in accordance with the license, terms, conditions,
  11              	* disclaimers, and limitations in the end user license agreement accompanying
  12              	* the software package with which this file was provided.
  13              	******************************************************************************/
  14              	
  15              	
  16              	.global SW_Tx_UART_pinNumber
  17              	.global SW_Tx_UART_pinPortNumber
  18              	.include "cyfittergnu.inc"
   1              	/*******************************************************************************
   2              	* File Name: cyfittergnu.inc
   3              	* 
   4              	* PSoC Creator  4.1 Update 1
   5              	*
   6              	* Description:
   7              	* 
   8              	* This file is automatically generated by PSoC Creator.
   9              	*
  10              	********************************************************************************
  11              	* Copyright (c) 2007-2017 Cypress Semiconductor.  All rights reserved.
  12              	* You may use this file only in accordance with the license, terms, conditions, 
  13              	* disclaimers, and limitations in the end user license agreement accompanying 
  14              	* the software package with which this file was provided.
  15              	********************************************************************************/
  16              	
  17              	.ifndef INCLUDED_CYFITTERGNU_INC
  18              	.set INCLUDED_CYFITTERGNU_INC, 1
  19              	.include "cydevicegnu_trm.inc"
   1              	/*******************************************************************************
   2              	* File Name: cydevicegnu_trm.inc
   3              	* 
   4              	* PSoC Creator  4.1 Update 1
   5              	*
   6              	* Description:
   7              	* This file provides all of the address values for the entire PSoC device.
   8              	* This file is automatically generated by PSoC Creator.
   9              	*
  10              	********************************************************************************
  11              	* Copyright (c) 2007-2017 Cypress Semiconductor.  All rights reserved.
  12              	* You may use this file only in accordance with the license, terms, conditions, 
  13              	* disclaimers, and limitations in the end user license agreement accompanying 
  14              	* the software package with which this file was provided.
  15              	********************************************************************************/
  16              	
  17              	.set CYDEV_FLASH_BASE, 0x00000000
  18              	.set CYDEV_FLASH_SIZE, 0x00004000
  19              	.set CYREG_FLASH_DATA_MBASE, 0x00000000
  20              	.set CYREG_FLASH_DATA_MSIZE, 0x00004000
ARM GAS  Generated_Source\PSoC4\SW_Tx_UART_AsmGnu.s 			page 2


  21              	.set CYDEV_SFLASH_BASE, 0x0ffff000
  22              	.set CYDEV_SFLASH_SIZE, 0x00000200
  23              	.set CYREG_SFLASH_PROT_ROW0, 0x0ffff000
  24              	.set CYFLD_SFLASH_DATA8__OFFSET, 0x00000000
  25              	.set CYFLD_SFLASH_DATA8__SIZE, 0x00000008
  26              	.set CYREG_SFLASH_PROT_ROW1, 0x0ffff001
  27              	.set CYREG_SFLASH_PROT_ROW2, 0x0ffff002
  28              	.set CYREG_SFLASH_PROT_ROW3, 0x0ffff003
  29              	.set CYREG_SFLASH_PROT_ROW4, 0x0ffff004
  30              	.set CYREG_SFLASH_PROT_ROW5, 0x0ffff005
  31              	.set CYREG_SFLASH_PROT_ROW6, 0x0ffff006
  32              	.set CYREG_SFLASH_PROT_ROW7, 0x0ffff007
  33              	.set CYREG_SFLASH_PROT_ROW8, 0x0ffff008
  34              	.set CYREG_SFLASH_PROT_ROW9, 0x0ffff009
  35              	.set CYREG_SFLASH_PROT_ROW10, 0x0ffff00a
  36              	.set CYREG_SFLASH_PROT_ROW11, 0x0ffff00b
  37              	.set CYREG_SFLASH_PROT_ROW12, 0x0ffff00c
  38              	.set CYREG_SFLASH_PROT_ROW13, 0x0ffff00d
  39              	.set CYREG_SFLASH_PROT_ROW14, 0x0ffff00e
  40              	.set CYREG_SFLASH_PROT_ROW15, 0x0ffff00f
  41              	.set CYREG_SFLASH_PROT_ROW16, 0x0ffff010
  42              	.set CYREG_SFLASH_PROT_ROW17, 0x0ffff011
  43              	.set CYREG_SFLASH_PROT_ROW18, 0x0ffff012
  44              	.set CYREG_SFLASH_PROT_ROW19, 0x0ffff013
  45              	.set CYREG_SFLASH_PROT_ROW20, 0x0ffff014
  46              	.set CYREG_SFLASH_PROT_ROW21, 0x0ffff015
  47              	.set CYREG_SFLASH_PROT_ROW22, 0x0ffff016
  48              	.set CYREG_SFLASH_PROT_ROW23, 0x0ffff017
  49              	.set CYREG_SFLASH_PROT_ROW24, 0x0ffff018
  50              	.set CYREG_SFLASH_PROT_ROW25, 0x0ffff019
  51              	.set CYREG_SFLASH_PROT_ROW26, 0x0ffff01a
  52              	.set CYREG_SFLASH_PROT_ROW27, 0x0ffff01b
  53              	.set CYREG_SFLASH_PROT_ROW28, 0x0ffff01c
  54              	.set CYREG_SFLASH_PROT_ROW29, 0x0ffff01d
  55              	.set CYREG_SFLASH_PROT_ROW30, 0x0ffff01e
  56              	.set CYREG_SFLASH_PROT_ROW31, 0x0ffff01f
  57              	.set CYREG_SFLASH_PROT_ROW32, 0x0ffff020
  58              	.set CYREG_SFLASH_PROT_ROW33, 0x0ffff021
  59              	.set CYREG_SFLASH_PROT_ROW34, 0x0ffff022
  60              	.set CYREG_SFLASH_PROT_ROW35, 0x0ffff023
  61              	.set CYREG_SFLASH_PROT_ROW36, 0x0ffff024
  62              	.set CYREG_SFLASH_PROT_ROW37, 0x0ffff025
  63              	.set CYREG_SFLASH_PROT_ROW38, 0x0ffff026
  64              	.set CYREG_SFLASH_PROT_ROW39, 0x0ffff027
  65              	.set CYREG_SFLASH_PROT_ROW40, 0x0ffff028
  66              	.set CYREG_SFLASH_PROT_ROW41, 0x0ffff029
  67              	.set CYREG_SFLASH_PROT_ROW42, 0x0ffff02a
  68              	.set CYREG_SFLASH_PROT_ROW43, 0x0ffff02b
  69              	.set CYREG_SFLASH_PROT_ROW44, 0x0ffff02c
  70              	.set CYREG_SFLASH_PROT_ROW45, 0x0ffff02d
  71              	.set CYREG_SFLASH_PROT_ROW46, 0x0ffff02e
  72              	.set CYREG_SFLASH_PROT_ROW47, 0x0ffff02f
  73              	.set CYREG_SFLASH_PROT_ROW48, 0x0ffff030
  74              	.set CYREG_SFLASH_PROT_ROW49, 0x0ffff031
  75              	.set CYREG_SFLASH_PROT_ROW50, 0x0ffff032
  76              	.set CYREG_SFLASH_PROT_ROW51, 0x0ffff033
  77              	.set CYREG_SFLASH_PROT_ROW52, 0x0ffff034
ARM GAS  Generated_Source\PSoC4\SW_Tx_UART_AsmGnu.s 			page 3


  78              	.set CYREG_SFLASH_PROT_ROW53, 0x0ffff035
  79              	.set CYREG_SFLASH_PROT_ROW54, 0x0ffff036
  80              	.set CYREG_SFLASH_PROT_ROW55, 0x0ffff037
  81              	.set CYREG_SFLASH_PROT_ROW56, 0x0ffff038
  82              	.set CYREG_SFLASH_PROT_ROW57, 0x0ffff039
  83              	.set CYREG_SFLASH_PROT_ROW58, 0x0ffff03a
  84              	.set CYREG_SFLASH_PROT_ROW59, 0x0ffff03b
  85              	.set CYREG_SFLASH_PROT_ROW60, 0x0ffff03c
  86              	.set CYREG_SFLASH_PROT_ROW61, 0x0ffff03d
  87              	.set CYREG_SFLASH_PROT_ROW62, 0x0ffff03e
  88              	.set CYREG_SFLASH_PROT_ROW63, 0x0ffff03f
  89              	.set CYREG_SFLASH_PROT_PROTECTION, 0x0ffff07f
  90              	.set CYFLD_SFLASH_PROT_LEVEL__OFFSET, 0x00000000
  91              	.set CYFLD_SFLASH_PROT_LEVEL__SIZE, 0x00000002
  92              	.set CYVAL_SFLASH_PROT_LEVEL_VIRGIN, 0x00000001
  93              	.set CYVAL_SFLASH_PROT_LEVEL_OPEN, 0x00000000
  94              	.set CYVAL_SFLASH_PROT_LEVEL_PROTECTED, 0x00000002
  95              	.set CYVAL_SFLASH_PROT_LEVEL_KILL, 0x00000003
  96              	.set CYREG_SFLASH_AV_PAIRS_8B0, 0x0ffff080
  97              	.set CYREG_SFLASH_AV_PAIRS_8B1, 0x0ffff081
  98              	.set CYREG_SFLASH_AV_PAIRS_8B2, 0x0ffff082
  99              	.set CYREG_SFLASH_AV_PAIRS_8B3, 0x0ffff083
 100              	.set CYREG_SFLASH_AV_PAIRS_8B4, 0x0ffff084
 101              	.set CYREG_SFLASH_AV_PAIRS_8B5, 0x0ffff085
 102              	.set CYREG_SFLASH_AV_PAIRS_8B6, 0x0ffff086
 103              	.set CYREG_SFLASH_AV_PAIRS_8B7, 0x0ffff087
 104              	.set CYREG_SFLASH_AV_PAIRS_8B8, 0x0ffff088
 105              	.set CYREG_SFLASH_AV_PAIRS_8B9, 0x0ffff089
 106              	.set CYREG_SFLASH_AV_PAIRS_8B10, 0x0ffff08a
 107              	.set CYREG_SFLASH_AV_PAIRS_8B11, 0x0ffff08b
 108              	.set CYREG_SFLASH_AV_PAIRS_8B12, 0x0ffff08c
 109              	.set CYREG_SFLASH_AV_PAIRS_8B13, 0x0ffff08d
 110              	.set CYREG_SFLASH_AV_PAIRS_8B14, 0x0ffff08e
 111              	.set CYREG_SFLASH_AV_PAIRS_8B15, 0x0ffff08f
 112              	.set CYREG_SFLASH_AV_PAIRS_8B16, 0x0ffff090
 113              	.set CYREG_SFLASH_AV_PAIRS_8B17, 0x0ffff091
 114              	.set CYREG_SFLASH_AV_PAIRS_8B18, 0x0ffff092
 115              	.set CYREG_SFLASH_AV_PAIRS_8B19, 0x0ffff093
 116              	.set CYREG_SFLASH_AV_PAIRS_8B20, 0x0ffff094
 117              	.set CYREG_SFLASH_AV_PAIRS_8B21, 0x0ffff095
 118              	.set CYREG_SFLASH_AV_PAIRS_8B22, 0x0ffff096
 119              	.set CYREG_SFLASH_AV_PAIRS_8B23, 0x0ffff097
 120              	.set CYREG_SFLASH_AV_PAIRS_8B24, 0x0ffff098
 121              	.set CYREG_SFLASH_AV_PAIRS_8B25, 0x0ffff099
 122              	.set CYREG_SFLASH_AV_PAIRS_8B26, 0x0ffff09a
 123              	.set CYREG_SFLASH_AV_PAIRS_8B27, 0x0ffff09b
 124              	.set CYREG_SFLASH_AV_PAIRS_8B28, 0x0ffff09c
 125              	.set CYREG_SFLASH_AV_PAIRS_8B29, 0x0ffff09d
 126              	.set CYREG_SFLASH_AV_PAIRS_8B30, 0x0ffff09e
 127              	.set CYREG_SFLASH_AV_PAIRS_8B31, 0x0ffff09f
 128              	.set CYREG_SFLASH_AV_PAIRS_8B32, 0x0ffff0a0
 129              	.set CYREG_SFLASH_AV_PAIRS_8B33, 0x0ffff0a1
 130              	.set CYREG_SFLASH_AV_PAIRS_8B34, 0x0ffff0a2
 131              	.set CYREG_SFLASH_AV_PAIRS_8B35, 0x0ffff0a3
 132              	.set CYREG_SFLASH_AV_PAIRS_8B36, 0x0ffff0a4
 133              	.set CYREG_SFLASH_AV_PAIRS_8B37, 0x0ffff0a5
 134              	.set CYREG_SFLASH_AV_PAIRS_8B38, 0x0ffff0a6
ARM GAS  Generated_Source\PSoC4\SW_Tx_UART_AsmGnu.s 			page 4


 135              	.set CYREG_SFLASH_AV_PAIRS_8B39, 0x0ffff0a7
 136              	.set CYREG_SFLASH_AV_PAIRS_8B40, 0x0ffff0a8
 137              	.set CYREG_SFLASH_AV_PAIRS_8B41, 0x0ffff0a9
 138              	.set CYREG_SFLASH_AV_PAIRS_8B42, 0x0ffff0aa
 139              	.set CYREG_SFLASH_AV_PAIRS_8B43, 0x0ffff0ab
 140              	.set CYREG_SFLASH_AV_PAIRS_8B44, 0x0ffff0ac
 141              	.set CYREG_SFLASH_AV_PAIRS_8B45, 0x0ffff0ad
 142              	.set CYREG_SFLASH_AV_PAIRS_8B46, 0x0ffff0ae
 143              	.set CYREG_SFLASH_AV_PAIRS_8B47, 0x0ffff0af
 144              	.set CYREG_SFLASH_AV_PAIRS_8B48, 0x0ffff0b0
 145              	.set CYREG_SFLASH_AV_PAIRS_8B49, 0x0ffff0b1
 146              	.set CYREG_SFLASH_AV_PAIRS_8B50, 0x0ffff0b2
 147              	.set CYREG_SFLASH_AV_PAIRS_8B51, 0x0ffff0b3
 148              	.set CYREG_SFLASH_AV_PAIRS_8B52, 0x0ffff0b4
 149              	.set CYREG_SFLASH_AV_PAIRS_8B53, 0x0ffff0b5
 150              	.set CYREG_SFLASH_AV_PAIRS_8B54, 0x0ffff0b6
 151              	.set CYREG_SFLASH_AV_PAIRS_8B55, 0x0ffff0b7
 152              	.set CYREG_SFLASH_AV_PAIRS_8B56, 0x0ffff0b8
 153              	.set CYREG_SFLASH_AV_PAIRS_8B57, 0x0ffff0b9
 154              	.set CYREG_SFLASH_AV_PAIRS_8B58, 0x0ffff0ba
 155              	.set CYREG_SFLASH_AV_PAIRS_8B59, 0x0ffff0bb
 156              	.set CYREG_SFLASH_AV_PAIRS_8B60, 0x0ffff0bc
 157              	.set CYREG_SFLASH_AV_PAIRS_8B61, 0x0ffff0bd
 158              	.set CYREG_SFLASH_AV_PAIRS_8B62, 0x0ffff0be
 159              	.set CYREG_SFLASH_AV_PAIRS_8B63, 0x0ffff0bf
 160              	.set CYREG_SFLASH_AV_PAIRS_8B64, 0x0ffff0c0
 161              	.set CYREG_SFLASH_AV_PAIRS_8B65, 0x0ffff0c1
 162              	.set CYREG_SFLASH_AV_PAIRS_8B66, 0x0ffff0c2
 163              	.set CYREG_SFLASH_AV_PAIRS_8B67, 0x0ffff0c3
 164              	.set CYREG_SFLASH_AV_PAIRS_8B68, 0x0ffff0c4
 165              	.set CYREG_SFLASH_AV_PAIRS_8B69, 0x0ffff0c5
 166              	.set CYREG_SFLASH_AV_PAIRS_8B70, 0x0ffff0c6
 167              	.set CYREG_SFLASH_AV_PAIRS_8B71, 0x0ffff0c7
 168              	.set CYREG_SFLASH_AV_PAIRS_8B72, 0x0ffff0c8
 169              	.set CYREG_SFLASH_AV_PAIRS_8B73, 0x0ffff0c9
 170              	.set CYREG_SFLASH_AV_PAIRS_8B74, 0x0ffff0ca
 171              	.set CYREG_SFLASH_AV_PAIRS_8B75, 0x0ffff0cb
 172              	.set CYREG_SFLASH_AV_PAIRS_8B76, 0x0ffff0cc
 173              	.set CYREG_SFLASH_AV_PAIRS_8B77, 0x0ffff0cd
 174              	.set CYREG_SFLASH_AV_PAIRS_8B78, 0x0ffff0ce
 175              	.set CYREG_SFLASH_AV_PAIRS_8B79, 0x0ffff0cf
 176              	.set CYREG_SFLASH_AV_PAIRS_8B80, 0x0ffff0d0
 177              	.set CYREG_SFLASH_AV_PAIRS_8B81, 0x0ffff0d1
 178              	.set CYREG_SFLASH_AV_PAIRS_8B82, 0x0ffff0d2
 179              	.set CYREG_SFLASH_AV_PAIRS_8B83, 0x0ffff0d3
 180              	.set CYREG_SFLASH_AV_PAIRS_8B84, 0x0ffff0d4
 181              	.set CYREG_SFLASH_AV_PAIRS_8B85, 0x0ffff0d5
 182              	.set CYREG_SFLASH_AV_PAIRS_8B86, 0x0ffff0d6
 183              	.set CYREG_SFLASH_AV_PAIRS_8B87, 0x0ffff0d7
 184              	.set CYREG_SFLASH_AV_PAIRS_8B88, 0x0ffff0d8
 185              	.set CYREG_SFLASH_AV_PAIRS_8B89, 0x0ffff0d9
 186              	.set CYREG_SFLASH_AV_PAIRS_8B90, 0x0ffff0da
 187              	.set CYREG_SFLASH_AV_PAIRS_8B91, 0x0ffff0db
 188              	.set CYREG_SFLASH_AV_PAIRS_8B92, 0x0ffff0dc
 189              	.set CYREG_SFLASH_AV_PAIRS_8B93, 0x0ffff0dd
 190              	.set CYREG_SFLASH_AV_PAIRS_8B94, 0x0ffff0de
 191              	.set CYREG_SFLASH_AV_PAIRS_8B95, 0x0ffff0df
ARM GAS  Generated_Source\PSoC4\SW_Tx_UART_AsmGnu.s 			page 5


 192              	.set CYREG_SFLASH_AV_PAIRS_8B96, 0x0ffff0e0
 193              	.set CYREG_SFLASH_AV_PAIRS_8B97, 0x0ffff0e1
 194              	.set CYREG_SFLASH_AV_PAIRS_8B98, 0x0ffff0e2
 195              	.set CYREG_SFLASH_AV_PAIRS_8B99, 0x0ffff0e3
 196              	.set CYREG_SFLASH_AV_PAIRS_8B100, 0x0ffff0e4
 197              	.set CYREG_SFLASH_AV_PAIRS_8B101, 0x0ffff0e5
 198              	.set CYREG_SFLASH_AV_PAIRS_8B102, 0x0ffff0e6
 199              	.set CYREG_SFLASH_AV_PAIRS_8B103, 0x0ffff0e7
 200              	.set CYREG_SFLASH_AV_PAIRS_8B104, 0x0ffff0e8
 201              	.set CYREG_SFLASH_AV_PAIRS_8B105, 0x0ffff0e9
 202              	.set CYREG_SFLASH_AV_PAIRS_8B106, 0x0ffff0ea
 203              	.set CYREG_SFLASH_AV_PAIRS_8B107, 0x0ffff0eb
 204              	.set CYREG_SFLASH_AV_PAIRS_8B108, 0x0ffff0ec
 205              	.set CYREG_SFLASH_AV_PAIRS_8B109, 0x0ffff0ed
 206              	.set CYREG_SFLASH_AV_PAIRS_8B110, 0x0ffff0ee
 207              	.set CYREG_SFLASH_AV_PAIRS_8B111, 0x0ffff0ef
 208              	.set CYREG_SFLASH_AV_PAIRS_8B112, 0x0ffff0f0
 209              	.set CYREG_SFLASH_AV_PAIRS_8B113, 0x0ffff0f1
 210              	.set CYREG_SFLASH_AV_PAIRS_8B114, 0x0ffff0f2
 211              	.set CYREG_SFLASH_AV_PAIRS_8B115, 0x0ffff0f3
 212              	.set CYREG_SFLASH_AV_PAIRS_8B116, 0x0ffff0f4
 213              	.set CYREG_SFLASH_AV_PAIRS_8B117, 0x0ffff0f5
 214              	.set CYREG_SFLASH_AV_PAIRS_8B118, 0x0ffff0f6
 215              	.set CYREG_SFLASH_AV_PAIRS_8B119, 0x0ffff0f7
 216              	.set CYREG_SFLASH_AV_PAIRS_8B120, 0x0ffff0f8
 217              	.set CYREG_SFLASH_AV_PAIRS_8B121, 0x0ffff0f9
 218              	.set CYREG_SFLASH_AV_PAIRS_8B122, 0x0ffff0fa
 219              	.set CYREG_SFLASH_AV_PAIRS_8B123, 0x0ffff0fb
 220              	.set CYREG_SFLASH_AV_PAIRS_8B124, 0x0ffff0fc
 221              	.set CYREG_SFLASH_AV_PAIRS_8B125, 0x0ffff0fd
 222              	.set CYREG_SFLASH_AV_PAIRS_8B126, 0x0ffff0fe
 223              	.set CYREG_SFLASH_AV_PAIRS_8B127, 0x0ffff0ff
 224              	.set CYREG_SFLASH_AV_PAIRS_32B0, 0x0ffff100
 225              	.set CYFLD_SFLASH_DATA32__OFFSET, 0x00000000
 226              	.set CYFLD_SFLASH_DATA32__SIZE, 0x00000020
 227              	.set CYREG_SFLASH_AV_PAIRS_32B1, 0x0ffff104
 228              	.set CYREG_SFLASH_AV_PAIRS_32B2, 0x0ffff108
 229              	.set CYREG_SFLASH_AV_PAIRS_32B3, 0x0ffff10c
 230              	.set CYREG_SFLASH_AV_PAIRS_32B4, 0x0ffff110
 231              	.set CYREG_SFLASH_AV_PAIRS_32B5, 0x0ffff114
 232              	.set CYREG_SFLASH_AV_PAIRS_32B6, 0x0ffff118
 233              	.set CYREG_SFLASH_AV_PAIRS_32B7, 0x0ffff11c
 234              	.set CYREG_SFLASH_AV_PAIRS_32B8, 0x0ffff120
 235              	.set CYREG_SFLASH_AV_PAIRS_32B9, 0x0ffff124
 236              	.set CYREG_SFLASH_AV_PAIRS_32B10, 0x0ffff128
 237              	.set CYREG_SFLASH_AV_PAIRS_32B11, 0x0ffff12c
 238              	.set CYREG_SFLASH_AV_PAIRS_32B12, 0x0ffff130
 239              	.set CYREG_SFLASH_AV_PAIRS_32B13, 0x0ffff134
 240              	.set CYREG_SFLASH_AV_PAIRS_32B14, 0x0ffff138
 241              	.set CYREG_SFLASH_AV_PAIRS_32B15, 0x0ffff13c
 242              	.set CYREG_SFLASH_SILICON_ID, 0x0ffff144
 243              	.set CYFLD_SFLASH_ID__OFFSET, 0x00000000
 244              	.set CYFLD_SFLASH_ID__SIZE, 0x00000010
 245              	.set CYREG_SFLASH_HIB_KEY_DELAY, 0x0ffff150
 246              	.set CYFLD_SFLASH_WAKEUP_HOLDOFF__OFFSET, 0x00000000
 247              	.set CYFLD_SFLASH_WAKEUP_HOLDOFF__SIZE, 0x0000000a
 248              	.set CYREG_SFLASH_DPSLP_KEY_DELAY, 0x0ffff152
ARM GAS  Generated_Source\PSoC4\SW_Tx_UART_AsmGnu.s 			page 6


 249              	.set CYREG_SFLASH_SWD_CONFIG, 0x0ffff154
 250              	.set CYFLD_SFLASH_SWD_SELECT__OFFSET, 0x00000000
 251              	.set CYFLD_SFLASH_SWD_SELECT__SIZE, 0x00000001
 252              	.set CYREG_SFLASH_SWD_LISTEN, 0x0ffff158
 253              	.set CYFLD_SFLASH_CYCLES__OFFSET, 0x00000000
 254              	.set CYFLD_SFLASH_CYCLES__SIZE, 0x00000020
 255              	.set CYREG_SFLASH_FLASH_START, 0x0ffff15c
 256              	.set CYFLD_SFLASH_ADDRESS__OFFSET, 0x00000000
 257              	.set CYFLD_SFLASH_ADDRESS__SIZE, 0x00000020
 258              	.set CYREG_SFLASH_CSD_TRIM1_HVIDAC, 0x0ffff160
 259              	.set CYFLD_SFLASH_TRIM8__OFFSET, 0x00000000
 260              	.set CYFLD_SFLASH_TRIM8__SIZE, 0x00000008
 261              	.set CYREG_SFLASH_CSD_TRIM2_HVIDAC, 0x0ffff161
 262              	.set CYREG_SFLASH_CSD_TRIM1_CSD, 0x0ffff162
 263              	.set CYREG_SFLASH_CSD_TRIM2_CSD, 0x0ffff163
 264              	.set CYREG_SFLASH_PROT_VIRGINKEY0, 0x0ffff170
 265              	.set CYFLD_SFLASH_KEY8__OFFSET, 0x00000000
 266              	.set CYFLD_SFLASH_KEY8__SIZE, 0x00000008
 267              	.set CYREG_SFLASH_PROT_VIRGINKEY1, 0x0ffff171
 268              	.set CYREG_SFLASH_PROT_VIRGINKEY2, 0x0ffff172
 269              	.set CYREG_SFLASH_PROT_VIRGINKEY3, 0x0ffff173
 270              	.set CYREG_SFLASH_PROT_VIRGINKEY4, 0x0ffff174
 271              	.set CYREG_SFLASH_PROT_VIRGINKEY5, 0x0ffff175
 272              	.set CYREG_SFLASH_PROT_VIRGINKEY6, 0x0ffff176
 273              	.set CYREG_SFLASH_PROT_VIRGINKEY7, 0x0ffff177
 274              	.set CYREG_SFLASH_DIE_LOT0, 0x0ffff178
 275              	.set CYFLD_SFLASH_LOT__OFFSET, 0x00000000
 276              	.set CYFLD_SFLASH_LOT__SIZE, 0x00000008
 277              	.set CYREG_SFLASH_DIE_LOT1, 0x0ffff179
 278              	.set CYREG_SFLASH_DIE_LOT2, 0x0ffff17a
 279              	.set CYREG_SFLASH_DIE_WAFER, 0x0ffff17b
 280              	.set CYFLD_SFLASH_WAFER__OFFSET, 0x00000000
 281              	.set CYFLD_SFLASH_WAFER__SIZE, 0x00000008
 282              	.set CYREG_SFLASH_DIE_X, 0x0ffff17c
 283              	.set CYFLD_SFLASH_X__OFFSET, 0x00000000
 284              	.set CYFLD_SFLASH_X__SIZE, 0x00000008
 285              	.set CYREG_SFLASH_DIE_Y, 0x0ffff17d
 286              	.set CYFLD_SFLASH_Y__OFFSET, 0x00000000
 287              	.set CYFLD_SFLASH_Y__SIZE, 0x00000008
 288              	.set CYREG_SFLASH_DIE_SORT, 0x0ffff17e
 289              	.set CYFLD_SFLASH_S1_PASS__OFFSET, 0x00000000
 290              	.set CYFLD_SFLASH_S1_PASS__SIZE, 0x00000001
 291              	.set CYFLD_SFLASH_S2_PASS__OFFSET, 0x00000001
 292              	.set CYFLD_SFLASH_S2_PASS__SIZE, 0x00000001
 293              	.set CYFLD_SFLASH_S3_PASS__OFFSET, 0x00000002
 294              	.set CYFLD_SFLASH_S3_PASS__SIZE, 0x00000001
 295              	.set CYFLD_SFLASH_CRI_PASS__OFFSET, 0x00000003
 296              	.set CYFLD_SFLASH_CRI_PASS__SIZE, 0x00000001
 297              	.set CYFLD_SFLASH_CHI_PASS__OFFSET, 0x00000004
 298              	.set CYFLD_SFLASH_CHI_PASS__SIZE, 0x00000001
 299              	.set CYFLD_SFLASH_ENG_PASS__OFFSET, 0x00000005
 300              	.set CYFLD_SFLASH_ENG_PASS__SIZE, 0x00000001
 301              	.set CYREG_SFLASH_DIE_MINOR, 0x0ffff17f
 302              	.set CYFLD_SFLASH_MINOR__OFFSET, 0x00000000
 303              	.set CYFLD_SFLASH_MINOR__SIZE, 0x00000008
 304              	.set CYREG_SFLASH_IMO_TRIM_USBMODE_24, 0x0ffff1be
 305              	.set CYFLD_SFLASH_TRIM_24__OFFSET, 0x00000000
ARM GAS  Generated_Source\PSoC4\SW_Tx_UART_AsmGnu.s 			page 7


 306              	.set CYFLD_SFLASH_TRIM_24__SIZE, 0x00000008
 307              	.set CYREG_SFLASH_IMO_TRIM_USBMODE_48, 0x0ffff1bf
 308              	.set CYREG_SFLASH_IMO_TCTRIM_LT0, 0x0ffff1cc
 309              	.set CYFLD_SFLASH_STEPSIZE__OFFSET, 0x00000000
 310              	.set CYFLD_SFLASH_STEPSIZE__SIZE, 0x00000005
 311              	.set CYFLD_SFLASH_TCTRIM__OFFSET, 0x00000005
 312              	.set CYFLD_SFLASH_TCTRIM__SIZE, 0x00000002
 313              	.set CYREG_SFLASH_IMO_TCTRIM_LT1, 0x0ffff1cd
 314              	.set CYREG_SFLASH_IMO_TCTRIM_LT2, 0x0ffff1ce
 315              	.set CYREG_SFLASH_IMO_TCTRIM_LT3, 0x0ffff1cf
 316              	.set CYREG_SFLASH_IMO_TCTRIM_LT4, 0x0ffff1d0
 317              	.set CYREG_SFLASH_IMO_TCTRIM_LT5, 0x0ffff1d1
 318              	.set CYREG_SFLASH_IMO_TCTRIM_LT6, 0x0ffff1d2
 319              	.set CYREG_SFLASH_IMO_TCTRIM_LT7, 0x0ffff1d3
 320              	.set CYREG_SFLASH_IMO_TCTRIM_LT8, 0x0ffff1d4
 321              	.set CYREG_SFLASH_IMO_TCTRIM_LT9, 0x0ffff1d5
 322              	.set CYREG_SFLASH_IMO_TCTRIM_LT10, 0x0ffff1d6
 323              	.set CYREG_SFLASH_IMO_TCTRIM_LT11, 0x0ffff1d7
 324              	.set CYREG_SFLASH_IMO_TCTRIM_LT12, 0x0ffff1d8
 325              	.set CYREG_SFLASH_IMO_TCTRIM_LT13, 0x0ffff1d9
 326              	.set CYREG_SFLASH_IMO_TCTRIM_LT14, 0x0ffff1da
 327              	.set CYREG_SFLASH_IMO_TCTRIM_LT15, 0x0ffff1db
 328              	.set CYREG_SFLASH_IMO_TCTRIM_LT16, 0x0ffff1dc
 329              	.set CYREG_SFLASH_IMO_TCTRIM_LT17, 0x0ffff1dd
 330              	.set CYREG_SFLASH_IMO_TCTRIM_LT18, 0x0ffff1de
 331              	.set CYREG_SFLASH_IMO_TCTRIM_LT19, 0x0ffff1df
 332              	.set CYREG_SFLASH_IMO_TCTRIM_LT20, 0x0ffff1e0
 333              	.set CYREG_SFLASH_IMO_TCTRIM_LT21, 0x0ffff1e1
 334              	.set CYREG_SFLASH_IMO_TCTRIM_LT22, 0x0ffff1e2
 335              	.set CYREG_SFLASH_IMO_TCTRIM_LT23, 0x0ffff1e3
 336              	.set CYREG_SFLASH_IMO_TCTRIM_LT24, 0x0ffff1e4
 337              	.set CYREG_SFLASH_IMO_TRIM_LT0, 0x0ffff1e5
 338              	.set CYFLD_SFLASH_OFFSET__OFFSET, 0x00000000
 339              	.set CYFLD_SFLASH_OFFSET__SIZE, 0x00000008
 340              	.set CYREG_SFLASH_IMO_TRIM_LT1, 0x0ffff1e6
 341              	.set CYREG_SFLASH_IMO_TRIM_LT2, 0x0ffff1e7
 342              	.set CYREG_SFLASH_IMO_TRIM_LT3, 0x0ffff1e8
 343              	.set CYREG_SFLASH_IMO_TRIM_LT4, 0x0ffff1e9
 344              	.set CYREG_SFLASH_IMO_TRIM_LT5, 0x0ffff1ea
 345              	.set CYREG_SFLASH_IMO_TRIM_LT6, 0x0ffff1eb
 346              	.set CYREG_SFLASH_IMO_TRIM_LT7, 0x0ffff1ec
 347              	.set CYREG_SFLASH_IMO_TRIM_LT8, 0x0ffff1ed
 348              	.set CYREG_SFLASH_IMO_TRIM_LT9, 0x0ffff1ee
 349              	.set CYREG_SFLASH_IMO_TRIM_LT10, 0x0ffff1ef
 350              	.set CYREG_SFLASH_IMO_TRIM_LT11, 0x0ffff1f0
 351              	.set CYREG_SFLASH_IMO_TRIM_LT12, 0x0ffff1f1
 352              	.set CYREG_SFLASH_IMO_TRIM_LT13, 0x0ffff1f2
 353              	.set CYREG_SFLASH_IMO_TRIM_LT14, 0x0ffff1f3
 354              	.set CYREG_SFLASH_IMO_TRIM_LT15, 0x0ffff1f4
 355              	.set CYREG_SFLASH_IMO_TRIM_LT16, 0x0ffff1f5
 356              	.set CYREG_SFLASH_IMO_TRIM_LT17, 0x0ffff1f6
 357              	.set CYREG_SFLASH_IMO_TRIM_LT18, 0x0ffff1f7
 358              	.set CYREG_SFLASH_IMO_TRIM_LT19, 0x0ffff1f8
 359              	.set CYREG_SFLASH_IMO_TRIM_LT20, 0x0ffff1f9
 360              	.set CYREG_SFLASH_IMO_TRIM_LT21, 0x0ffff1fa
 361              	.set CYREG_SFLASH_IMO_TRIM_LT22, 0x0ffff1fb
 362              	.set CYREG_SFLASH_IMO_TRIM_LT23, 0x0ffff1fc
ARM GAS  Generated_Source\PSoC4\SW_Tx_UART_AsmGnu.s 			page 8


 363              	.set CYREG_SFLASH_IMO_TRIM_LT24, 0x0ffff1fd
 364              	.set CYDEV_SROM_BASE, 0x10000000
 365              	.set CYDEV_SROM_SIZE, 0x00001000
 366              	.set CYREG_SROM_DATA_MBASE, 0x10000000
 367              	.set CYREG_SROM_DATA_MSIZE, 0x00001000
 368              	.set CYDEV_SRAM_BASE, 0x20000000
 369              	.set CYDEV_SRAM_SIZE, 0x00000800
 370              	.set CYREG_SRAM_DATA_MBASE, 0x20000000
 371              	.set CYREG_SRAM_DATA_MSIZE, 0x00000800
 372              	.set CYDEV_PERI_BASE, 0x40010000
 373              	.set CYDEV_PERI_SIZE, 0x00010000
 374              	.set CYREG_PERI_DIV_CMD, 0x40010000
 375              	.set CYFLD_PERI_SEL_DIV__OFFSET, 0x00000000
 376              	.set CYFLD_PERI_SEL_DIV__SIZE, 0x00000006
 377              	.set CYFLD_PERI_SEL_TYPE__OFFSET, 0x00000006
 378              	.set CYFLD_PERI_SEL_TYPE__SIZE, 0x00000002
 379              	.set CYFLD_PERI_PA_SEL_DIV__OFFSET, 0x00000008
 380              	.set CYFLD_PERI_PA_SEL_DIV__SIZE, 0x00000006
 381              	.set CYFLD_PERI_PA_SEL_TYPE__OFFSET, 0x0000000e
 382              	.set CYFLD_PERI_PA_SEL_TYPE__SIZE, 0x00000002
 383              	.set CYFLD_PERI_DISABLE__OFFSET, 0x0000001e
 384              	.set CYFLD_PERI_DISABLE__SIZE, 0x00000001
 385              	.set CYFLD_PERI_ENABLE__OFFSET, 0x0000001f
 386              	.set CYFLD_PERI_ENABLE__SIZE, 0x00000001
 387              	.set CYREG_PERI_PCLK_CTL0, 0x40010100
 388              	.set CYREG_PERI_PCLK_CTL1, 0x40010104
 389              	.set CYREG_PERI_PCLK_CTL2, 0x40010108
 390              	.set CYREG_PERI_PCLK_CTL3, 0x4001010c
 391              	.set CYREG_PERI_DIV_16_CTL0, 0x40010300
 392              	.set CYFLD_PERI_EN__OFFSET, 0x00000000
 393              	.set CYFLD_PERI_EN__SIZE, 0x00000001
 394              	.set CYFLD_PERI_INT16_DIV__OFFSET, 0x00000008
 395              	.set CYFLD_PERI_INT16_DIV__SIZE, 0x00000010
 396              	.set CYREG_PERI_DIV_16_CTL1, 0x40010304
 397              	.set CYREG_PERI_DIV_16_CTL2, 0x40010308
 398              	.set CYREG_PERI_DIV_16_CTL3, 0x4001030c
 399              	.set CYDEV_HSIOM_BASE, 0x40020000
 400              	.set CYDEV_HSIOM_SIZE, 0x00004000
 401              	.set CYREG_HSIOM_PORT_SEL0, 0x40020000
 402              	.set CYFLD_HSIOM_IO0_SEL__OFFSET, 0x00000000
 403              	.set CYFLD_HSIOM_IO0_SEL__SIZE, 0x00000004
 404              	.set CYVAL_HSIOM_IO0_SEL_GPIO, 0x00000000
 405              	.set CYVAL_HSIOM_IO0_SEL_GPIO_DSI, 0x00000001
 406              	.set CYVAL_HSIOM_IO0_SEL_DSI_DSI, 0x00000002
 407              	.set CYVAL_HSIOM_IO0_SEL_DSI_GPIO, 0x00000003
 408              	.set CYVAL_HSIOM_IO0_SEL_CSD_SENSE, 0x00000004
 409              	.set CYVAL_HSIOM_IO0_SEL_CSD_SHIELD, 0x00000005
 410              	.set CYVAL_HSIOM_IO0_SEL_AMUXA, 0x00000006
 411              	.set CYVAL_HSIOM_IO0_SEL_AMUXB, 0x00000007
 412              	.set CYVAL_HSIOM_IO0_SEL_ACT_0, 0x00000008
 413              	.set CYVAL_HSIOM_IO0_SEL_ACT_1, 0x00000009
 414              	.set CYVAL_HSIOM_IO0_SEL_ACT_2, 0x0000000a
 415              	.set CYVAL_HSIOM_IO0_SEL_ACT_3, 0x0000000b
 416              	.set CYVAL_HSIOM_IO0_SEL_LCD_COM, 0x0000000c
 417              	.set CYVAL_HSIOM_IO0_SEL_LCD_SEG, 0x0000000d
 418              	.set CYVAL_HSIOM_IO0_SEL_DS_0, 0x0000000c
 419              	.set CYVAL_HSIOM_IO0_SEL_DS_1, 0x0000000d
ARM GAS  Generated_Source\PSoC4\SW_Tx_UART_AsmGnu.s 			page 9


 420              	.set CYVAL_HSIOM_IO0_SEL_DS_2, 0x0000000e
 421              	.set CYVAL_HSIOM_IO0_SEL_DS_3, 0x0000000f
 422              	.set CYFLD_HSIOM_IO1_SEL__OFFSET, 0x00000004
 423              	.set CYFLD_HSIOM_IO1_SEL__SIZE, 0x00000004
 424              	.set CYFLD_HSIOM_IO2_SEL__OFFSET, 0x00000008
 425              	.set CYFLD_HSIOM_IO2_SEL__SIZE, 0x00000004
 426              	.set CYFLD_HSIOM_IO3_SEL__OFFSET, 0x0000000c
 427              	.set CYFLD_HSIOM_IO3_SEL__SIZE, 0x00000004
 428              	.set CYFLD_HSIOM_IO4_SEL__OFFSET, 0x00000010
 429              	.set CYFLD_HSIOM_IO4_SEL__SIZE, 0x00000004
 430              	.set CYFLD_HSIOM_IO5_SEL__OFFSET, 0x00000014
 431              	.set CYFLD_HSIOM_IO5_SEL__SIZE, 0x00000004
 432              	.set CYFLD_HSIOM_IO6_SEL__OFFSET, 0x00000018
 433              	.set CYFLD_HSIOM_IO6_SEL__SIZE, 0x00000004
 434              	.set CYFLD_HSIOM_IO7_SEL__OFFSET, 0x0000001c
 435              	.set CYFLD_HSIOM_IO7_SEL__SIZE, 0x00000004
 436              	.set CYREG_HSIOM_PORT_SEL1, 0x40020100
 437              	.set CYREG_HSIOM_PORT_SEL2, 0x40020200
 438              	.set CYREG_HSIOM_PORT_SEL3, 0x40020300
 439              	.set CYREG_HSIOM_PUMP_CTL, 0x40022000
 440              	.set CYFLD_HSIOM_CLOCK_SEL__OFFSET, 0x00000000
 441              	.set CYFLD_HSIOM_CLOCK_SEL__SIZE, 0x00000001
 442              	.set CYFLD_HSIOM_ENABLED__OFFSET, 0x0000001f
 443              	.set CYFLD_HSIOM_ENABLED__SIZE, 0x00000001
 444              	.set CYREG_PWR_CONTROL, 0x40030000
 445              	.set CYFLD__POWER_MODE__OFFSET, 0x00000000
 446              	.set CYFLD__POWER_MODE__SIZE, 0x00000004
 447              	.set CYVAL__POWER_MODE_RESET, 0x00000000
 448              	.set CYVAL__POWER_MODE_ACTIVE, 0x00000001
 449              	.set CYVAL__POWER_MODE_SLEEP, 0x00000002
 450              	.set CYVAL__POWER_MODE_DEEP_SLEEP, 0x00000003
 451              	.set CYFLD__DEBUG_SESSION__OFFSET, 0x00000004
 452              	.set CYFLD__DEBUG_SESSION__SIZE, 0x00000001
 453              	.set CYVAL__DEBUG_SESSION_NO_SESSION, 0x00000000
 454              	.set CYVAL__DEBUG_SESSION_SESSION_ACTIVE, 0x00000001
 455              	.set CYFLD__LPM_READY__OFFSET, 0x00000005
 456              	.set CYFLD__LPM_READY__SIZE, 0x00000001
 457              	.set CYFLD__OVER_TEMP_EN__OFFSET, 0x00000010
 458              	.set CYFLD__OVER_TEMP_EN__SIZE, 0x00000001
 459              	.set CYFLD__OVER_TEMP_THRESH__OFFSET, 0x00000011
 460              	.set CYFLD__OVER_TEMP_THRESH__SIZE, 0x00000001
 461              	.set CYFLD__SPARE__OFFSET, 0x00000012
 462              	.set CYFLD__SPARE__SIZE, 0x00000002
 463              	.set CYFLD__EXT_VCCD__OFFSET, 0x00000017
 464              	.set CYFLD__EXT_VCCD__SIZE, 0x00000001
 465              	.set CYREG_PWR_KEY_DELAY, 0x40030004
 466              	.set CYFLD__WAKEUP_HOLDOFF__OFFSET, 0x00000000
 467              	.set CYFLD__WAKEUP_HOLDOFF__SIZE, 0x0000000a
 468              	.set CYREG_PWR_DDFT_SELECT, 0x4003000c
 469              	.set CYFLD__DDFT0_SEL__OFFSET, 0x00000000
 470              	.set CYFLD__DDFT0_SEL__SIZE, 0x00000004
 471              	.set CYVAL__DDFT0_SEL_WAKEUP, 0x00000000
 472              	.set CYVAL__DDFT0_SEL_AWAKE, 0x00000001
 473              	.set CYVAL__DDFT0_SEL_ACT_POWER_EN, 0x00000002
 474              	.set CYVAL__DDFT0_SEL_ACT_POWER_UP, 0x00000003
 475              	.set CYVAL__DDFT0_SEL_ACT_POWER_GOOD, 0x00000004
 476              	.set CYVAL__DDFT0_SEL_ACT_REF_EN, 0x00000005
ARM GAS  Generated_Source\PSoC4\SW_Tx_UART_AsmGnu.s 			page 10


 477              	.set CYVAL__DDFT0_SEL_ACT_COMP_EN, 0x00000006
 478              	.set CYVAL__DDFT0_SEL_DPSLP_REF_EN, 0x00000007
 479              	.set CYVAL__DDFT0_SEL_DPSLP_REG_EN, 0x00000008
 480              	.set CYVAL__DDFT0_SEL_DPSLP_COMP_EN, 0x00000009
 481              	.set CYVAL__DDFT0_SEL_OVER_TEMP_EN, 0x0000000a
 482              	.set CYVAL__DDFT0_SEL_SLEEPHOLDREQ_N, 0x0000000b
 483              	.set CYVAL__DDFT0_SEL_ADFT_BUF_EN, 0x0000000c
 484              	.set CYVAL__DDFT0_SEL_ATPG_OBSERVE, 0x0000000d
 485              	.set CYVAL__DDFT0_SEL_GND, 0x0000000e
 486              	.set CYVAL__DDFT0_SEL_PWR, 0x0000000f
 487              	.set CYFLD__DDFT1_SEL__OFFSET, 0x00000004
 488              	.set CYFLD__DDFT1_SEL__SIZE, 0x00000004
 489              	.set CYVAL__DDFT1_SEL_WAKEUP, 0x00000000
 490              	.set CYVAL__DDFT1_SEL_AWAKE, 0x00000001
 491              	.set CYVAL__DDFT1_SEL_ACT_POWER_EN, 0x00000002
 492              	.set CYVAL__DDFT1_SEL_ACT_POWER_UP, 0x00000003
 493              	.set CYVAL__DDFT1_SEL_ACT_POWER_GOOD, 0x00000004
 494              	.set CYVAL__DDFT1_SEL_ACT_REF_VALID, 0x00000005
 495              	.set CYVAL__DDFT1_SEL_ACT_REG_VALID, 0x00000006
 496              	.set CYVAL__DDFT1_SEL_ACT_COMP_OUT, 0x00000007
 497              	.set CYVAL__DDFT1_SEL_ACT_TEMP_HIGH, 0x00000008
 498              	.set CYVAL__DDFT1_SEL_DPSLP_COMP_OUT, 0x00000009
 499              	.set CYVAL__DDFT1_SEL_DPSLP_POWER_UP, 0x0000000a
 500              	.set CYVAL__DDFT1_SEL_AWAKE_DELAYED, 0x0000000b
 501              	.set CYVAL__DDFT1_SEL_LPM_READY, 0x0000000c
 502              	.set CYVAL__DDFT1_SEL_SLEEPHOLDACK_N, 0x0000000d
 503              	.set CYVAL__DDFT1_SEL_GND, 0x0000000e
 504              	.set CYVAL__DDFT1_SEL_PWR, 0x0000000f
 505              	.set CYREG_TST_MODE, 0x40030014
 506              	.set CYFLD__SWD_CONNECTED__OFFSET, 0x00000002
 507              	.set CYFLD__SWD_CONNECTED__SIZE, 0x00000001
 508              	.set CYFLD__BLOCK_ALT_XRES__OFFSET, 0x0000001c
 509              	.set CYFLD__BLOCK_ALT_XRES__SIZE, 0x00000001
 510              	.set CYFLD__TEST_KEY_DFT_EN__OFFSET, 0x0000001e
 511              	.set CYFLD__TEST_KEY_DFT_EN__SIZE, 0x00000001
 512              	.set CYFLD__TEST_MODE__OFFSET, 0x0000001f
 513              	.set CYFLD__TEST_MODE__SIZE, 0x00000001
 514              	.set CYREG_TST_DDFT_CTRL, 0x40030018
 515              	.set CYFLD__DFT_SEL0__OFFSET, 0x00000000
 516              	.set CYFLD__DFT_SEL0__SIZE, 0x00000004
 517              	.set CYVAL__DFT_SEL0_SRC0, 0x00000000
 518              	.set CYVAL__DFT_SEL0_SRC1, 0x00000001
 519              	.set CYVAL__DFT_SEL0_SRC2, 0x00000002
 520              	.set CYVAL__DFT_SEL0_SRC3, 0x00000003
 521              	.set CYVAL__DFT_SEL0_SRC4, 0x00000004
 522              	.set CYVAL__DFT_SEL0_SRC5, 0x00000005
 523              	.set CYVAL__DFT_SEL0_SRC6, 0x00000006
 524              	.set CYVAL__DFT_SEL0_SRC7, 0x00000007
 525              	.set CYVAL__DFT_SEL0_CLK0, 0x00000008
 526              	.set CYVAL__DFT_SEL0_CLK1, 0x00000009
 527              	.set CYVAL__DFT_SEL0_PWR0, 0x0000000a
 528              	.set CYVAL__DFT_SEL0_PWR1, 0x0000000b
 529              	.set CYVAL__DFT_SEL0_RES0, 0x0000000c
 530              	.set CYVAL__DFT_SEL0_RES1, 0x0000000d
 531              	.set CYVAL__DFT_SEL0_ADFT_COMP, 0x0000000e
 532              	.set CYVAL__DFT_SEL0_VSS, 0x0000000f
 533              	.set CYFLD__DFT_SEL1__OFFSET, 0x00000008
ARM GAS  Generated_Source\PSoC4\SW_Tx_UART_AsmGnu.s 			page 11


 534              	.set CYFLD__DFT_SEL1__SIZE, 0x00000004
 535              	.set CYVAL__DFT_SEL1_SRC0, 0x00000000
 536              	.set CYVAL__DFT_SEL1_SRC1, 0x00000001
 537              	.set CYVAL__DFT_SEL1_SRC2, 0x00000002
 538              	.set CYVAL__DFT_SEL1_SRC3, 0x00000003
 539              	.set CYVAL__DFT_SEL1_SRC4, 0x00000004
 540              	.set CYVAL__DFT_SEL1_SRC5, 0x00000005
 541              	.set CYVAL__DFT_SEL1_SRC6, 0x00000006
 542              	.set CYVAL__DFT_SEL1_SRC7, 0x00000007
 543              	.set CYVAL__DFT_SEL1_CLK0, 0x00000008
 544              	.set CYVAL__DFT_SEL1_CLK1, 0x00000009
 545              	.set CYVAL__DFT_SEL1_PWR0, 0x0000000a
 546              	.set CYVAL__DFT_SEL1_PWR1, 0x0000000b
 547              	.set CYVAL__DFT_SEL1_RES0, 0x0000000c
 548              	.set CYVAL__DFT_SEL1_RES1, 0x0000000d
 549              	.set CYVAL__DFT_SEL1_ADFT_COMP, 0x0000000e
 550              	.set CYVAL__DFT_SEL1_VSS, 0x0000000f
 551              	.set CYFLD__ENABLE__OFFSET, 0x0000001f
 552              	.set CYFLD__ENABLE__SIZE, 0x00000001
 553              	.set CYREG_TST_TRIM_CNTR1, 0x4003001c
 554              	.set CYFLD__COUNTER__OFFSET, 0x00000000
 555              	.set CYFLD__COUNTER__SIZE, 0x00000010
 556              	.set CYFLD__COUNTER_DONE__OFFSET, 0x0000001f
 557              	.set CYFLD__COUNTER_DONE__SIZE, 0x00000001
 558              	.set CYREG_TST_TRIM_CNTR2, 0x40030020
 559              	.set CYREG_TST_ADFT_CTRL, 0x40030024
 560              	.set CYFLD__BUF_AUTO_ZERO__OFFSET, 0x00000000
 561              	.set CYFLD__BUF_AUTO_ZERO__SIZE, 0x00000001
 562              	.set CYFLD__BUF_MODE__OFFSET, 0x00000008
 563              	.set CYFLD__BUF_MODE__SIZE, 0x00000002
 564              	.set CYFLD__BUF_COMP_OUT__OFFSET, 0x00000010
 565              	.set CYFLD__BUF_COMP_OUT__SIZE, 0x00000001
 566              	.set CYFLD__BUF_EN__OFFSET, 0x0000001f
 567              	.set CYFLD__BUF_EN__SIZE, 0x00000001
 568              	.set CYREG_CLK_SELECT, 0x40030028
 569              	.set CYFLD__HFCLK_SEL__OFFSET, 0x00000000
 570              	.set CYFLD__HFCLK_SEL__SIZE, 0x00000002
 571              	.set CYVAL__HFCLK_SEL_IMO, 0x00000000
 572              	.set CYVAL__HFCLK_SEL_EXTCLK, 0x00000001
 573              	.set CYVAL__HFCLK_SEL_ECO, 0x00000002
 574              	.set CYFLD__HFCLK_DIV__OFFSET, 0x00000002
 575              	.set CYFLD__HFCLK_DIV__SIZE, 0x00000002
 576              	.set CYVAL__HFCLK_DIV_NO_DIV, 0x00000000
 577              	.set CYVAL__HFCLK_DIV_DIV_BY_2, 0x00000001
 578              	.set CYVAL__HFCLK_DIV_DIV_BY_4, 0x00000002
 579              	.set CYVAL__HFCLK_DIV_DIV_BY_8, 0x00000003
 580              	.set CYFLD__PUMP_SEL__OFFSET, 0x00000004
 581              	.set CYFLD__PUMP_SEL__SIZE, 0x00000002
 582              	.set CYVAL__PUMP_SEL_GND, 0x00000000
 583              	.set CYVAL__PUMP_SEL_IMO, 0x00000001
 584              	.set CYVAL__PUMP_SEL_HFCLK, 0x00000002
 585              	.set CYFLD__SYSCLK_DIV__OFFSET, 0x00000006
 586              	.set CYFLD__SYSCLK_DIV__SIZE, 0x00000002
 587              	.set CYVAL__SYSCLK_DIV_NO_DIV, 0x00000000
 588              	.set CYVAL__SYSCLK_DIV_DIV_BY_2, 0x00000001
 589              	.set CYVAL__SYSCLK_DIV_DIV_BY_4, 0x00000002
 590              	.set CYVAL__SYSCLK_DIV_DIV_BY_8, 0x00000003
ARM GAS  Generated_Source\PSoC4\SW_Tx_UART_AsmGnu.s 			page 12


 591              	.set CYREG_CLK_ILO_CONFIG, 0x4003002c
 592              	.set CYREG_CLK_IMO_CONFIG, 0x40030030
 593              	.set CYREG_CLK_DFT_SELECT, 0x40030034
 594              	.set CYFLD__DFT_DIV0__OFFSET, 0x00000004
 595              	.set CYFLD__DFT_DIV0__SIZE, 0x00000002
 596              	.set CYVAL__DFT_DIV0_NO_DIV, 0x00000000
 597              	.set CYVAL__DFT_DIV0_DIV_BY_2, 0x00000001
 598              	.set CYVAL__DFT_DIV0_DIV_BY_4, 0x00000002
 599              	.set CYVAL__DFT_DIV0_DIV_BY_8, 0x00000003
 600              	.set CYFLD__DFT_EDGE0__OFFSET, 0x00000006
 601              	.set CYFLD__DFT_EDGE0__SIZE, 0x00000001
 602              	.set CYVAL__DFT_EDGE0_POSEDGE, 0x00000000
 603              	.set CYVAL__DFT_EDGE0_NEGEDGE, 0x00000001
 604              	.set CYFLD__DFT_DIV1__OFFSET, 0x0000000c
 605              	.set CYFLD__DFT_DIV1__SIZE, 0x00000002
 606              	.set CYVAL__DFT_DIV1_NO_DIV, 0x00000000
 607              	.set CYVAL__DFT_DIV1_DIV_BY_2, 0x00000001
 608              	.set CYVAL__DFT_DIV1_DIV_BY_4, 0x00000002
 609              	.set CYVAL__DFT_DIV1_DIV_BY_8, 0x00000003
 610              	.set CYFLD__DFT_EDGE1__OFFSET, 0x0000000e
 611              	.set CYFLD__DFT_EDGE1__SIZE, 0x00000001
 612              	.set CYVAL__DFT_EDGE1_POSEDGE, 0x00000000
 613              	.set CYVAL__DFT_EDGE1_NEGEDGE, 0x00000001
 614              	.set CYREG_WDT_DISABLE_KEY, 0x40030038
 615              	.set CYFLD__KEY__OFFSET, 0x00000000
 616              	.set CYFLD__KEY__SIZE, 0x00000020
 617              	.set CYREG_WDT_COUNTER, 0x4003003c
 618              	.set CYREG_WDT_MATCH, 0x40030040
 619              	.set CYFLD__MATCH__OFFSET, 0x00000000
 620              	.set CYFLD__MATCH__SIZE, 0x00000010
 621              	.set CYFLD__IGNORE_BITS__OFFSET, 0x00000010
 622              	.set CYFLD__IGNORE_BITS__SIZE, 0x00000004
 623              	.set CYREG_SRSS_INTR, 0x40030044
 624              	.set CYFLD__WDT_MATCH__OFFSET, 0x00000000
 625              	.set CYFLD__WDT_MATCH__SIZE, 0x00000001
 626              	.set CYFLD__TEMP_HIGH__OFFSET, 0x00000001
 627              	.set CYFLD__TEMP_HIGH__SIZE, 0x00000001
 628              	.set CYREG_SRSS_INTR_SET, 0x40030048
 629              	.set CYREG_SRSS_INTR_MASK, 0x4003004c
 630              	.set CYREG_RES_CAUSE, 0x40030054
 631              	.set CYFLD__RESET_WDT__OFFSET, 0x00000000
 632              	.set CYFLD__RESET_WDT__SIZE, 0x00000001
 633              	.set CYFLD__RESET_PROT_FAULT__OFFSET, 0x00000003
 634              	.set CYFLD__RESET_PROT_FAULT__SIZE, 0x00000001
 635              	.set CYFLD__RESET_SOFT__OFFSET, 0x00000004
 636              	.set CYFLD__RESET_SOFT__SIZE, 0x00000001
 637              	.set CYREG_PWR_BG_TRIM1, 0x40030f00
 638              	.set CYFLD__REF_VTRIM__OFFSET, 0x00000000
 639              	.set CYFLD__REF_VTRIM__SIZE, 0x00000006
 640              	.set CYREG_PWR_BG_TRIM2, 0x40030f04
 641              	.set CYFLD__REF_ITRIM__OFFSET, 0x00000000
 642              	.set CYFLD__REF_ITRIM__SIZE, 0x00000006
 643              	.set CYREG_CLK_IMO_SELECT, 0x40030f08
 644              	.set CYFLD__FREQ__OFFSET, 0x00000000
 645              	.set CYFLD__FREQ__SIZE, 0x00000003
 646              	.set CYVAL__FREQ_24_MHZ, 0x00000000
 647              	.set CYVAL__FREQ_28_MHZ, 0x00000001
ARM GAS  Generated_Source\PSoC4\SW_Tx_UART_AsmGnu.s 			page 13


 648              	.set CYVAL__FREQ_32_MHZ, 0x00000002
 649              	.set CYVAL__FREQ_36_MHZ, 0x00000003
 650              	.set CYVAL__FREQ_40_MHZ, 0x00000004
 651              	.set CYVAL__FREQ_44_MHZ, 0x00000005
 652              	.set CYVAL__FREQ_48_MHZ, 0x00000006
 653              	.set CYREG_CLK_IMO_TRIM1, 0x40030f0c
 654              	.set CYFLD__OFFSET__OFFSET, 0x00000000
 655              	.set CYFLD__OFFSET__SIZE, 0x00000008
 656              	.set CYREG_CLK_IMO_TRIM2, 0x40030f10
 657              	.set CYFLD__FSOFFSET__OFFSET, 0x00000000
 658              	.set CYFLD__FSOFFSET__SIZE, 0x00000003
 659              	.set CYREG_PWR_PWRSYS_TRIM1, 0x40030f14
 660              	.set CYFLD__DPSLP_REF_TRIM__OFFSET, 0x00000000
 661              	.set CYFLD__DPSLP_REF_TRIM__SIZE, 0x00000004
 662              	.set CYFLD__SPARE_TRIM__OFFSET, 0x00000004
 663              	.set CYFLD__SPARE_TRIM__SIZE, 0x00000004
 664              	.set CYREG_CLK_IMO_TRIM3, 0x40030f18
 665              	.set CYFLD__STEPSIZE__OFFSET, 0x00000000
 666              	.set CYFLD__STEPSIZE__SIZE, 0x00000005
 667              	.set CYFLD__TCTRIM__OFFSET, 0x00000005
 668              	.set CYFLD__TCTRIM__SIZE, 0x00000002
 669              	.set CYDEV_GPIO_BASE, 0x40040000
 670              	.set CYDEV_GPIO_SIZE, 0x00004000
 671              	.set CYDEV_GPIO_PRT0_BASE, 0x40040000
 672              	.set CYDEV_GPIO_PRT0_SIZE, 0x00000100
 673              	.set CYREG_GPIO_PRT0_DR, 0x40040000
 674              	.set CYFLD_GPIO_PRT_DATA0__OFFSET, 0x00000000
 675              	.set CYFLD_GPIO_PRT_DATA0__SIZE, 0x00000001
 676              	.set CYFLD_GPIO_PRT_DATA1__OFFSET, 0x00000001
 677              	.set CYFLD_GPIO_PRT_DATA1__SIZE, 0x00000001
 678              	.set CYFLD_GPIO_PRT_DATA2__OFFSET, 0x00000002
 679              	.set CYFLD_GPIO_PRT_DATA2__SIZE, 0x00000001
 680              	.set CYFLD_GPIO_PRT_DATA3__OFFSET, 0x00000003
 681              	.set CYFLD_GPIO_PRT_DATA3__SIZE, 0x00000001
 682              	.set CYFLD_GPIO_PRT_DATA4__OFFSET, 0x00000004
 683              	.set CYFLD_GPIO_PRT_DATA4__SIZE, 0x00000001
 684              	.set CYFLD_GPIO_PRT_DATA5__OFFSET, 0x00000005
 685              	.set CYFLD_GPIO_PRT_DATA5__SIZE, 0x00000001
 686              	.set CYFLD_GPIO_PRT_DATA6__OFFSET, 0x00000006
 687              	.set CYFLD_GPIO_PRT_DATA6__SIZE, 0x00000001
 688              	.set CYFLD_GPIO_PRT_DATA7__OFFSET, 0x00000007
 689              	.set CYFLD_GPIO_PRT_DATA7__SIZE, 0x00000001
 690              	.set CYREG_GPIO_PRT0_PS, 0x40040004
 691              	.set CYFLD_GPIO_PRT_FLT_DATA__OFFSET, 0x00000008
 692              	.set CYFLD_GPIO_PRT_FLT_DATA__SIZE, 0x00000001
 693              	.set CYREG_GPIO_PRT0_PC, 0x40040008
 694              	.set CYFLD_GPIO_PRT_DM0__OFFSET, 0x00000000
 695              	.set CYFLD_GPIO_PRT_DM0__SIZE, 0x00000003
 696              	.set CYVAL_GPIO_PRT_DM0_OFF, 0x00000000
 697              	.set CYVAL_GPIO_PRT_DM0_INPUT, 0x00000001
 698              	.set CYVAL_GPIO_PRT_DM0_0_PU, 0x00000002
 699              	.set CYVAL_GPIO_PRT_DM0_PD_1, 0x00000003
 700              	.set CYVAL_GPIO_PRT_DM0_0_Z, 0x00000004
 701              	.set CYVAL_GPIO_PRT_DM0_Z_1, 0x00000005
 702              	.set CYVAL_GPIO_PRT_DM0_0_1, 0x00000006
 703              	.set CYVAL_GPIO_PRT_DM0_PD_PU, 0x00000007
 704              	.set CYFLD_GPIO_PRT_DM1__OFFSET, 0x00000003
ARM GAS  Generated_Source\PSoC4\SW_Tx_UART_AsmGnu.s 			page 14


 705              	.set CYFLD_GPIO_PRT_DM1__SIZE, 0x00000003
 706              	.set CYFLD_GPIO_PRT_DM2__OFFSET, 0x00000006
 707              	.set CYFLD_GPIO_PRT_DM2__SIZE, 0x00000003
 708              	.set CYFLD_GPIO_PRT_DM3__OFFSET, 0x00000009
 709              	.set CYFLD_GPIO_PRT_DM3__SIZE, 0x00000003
 710              	.set CYFLD_GPIO_PRT_DM4__OFFSET, 0x0000000c
 711              	.set CYFLD_GPIO_PRT_DM4__SIZE, 0x00000003
 712              	.set CYFLD_GPIO_PRT_DM5__OFFSET, 0x0000000f
 713              	.set CYFLD_GPIO_PRT_DM5__SIZE, 0x00000003
 714              	.set CYFLD_GPIO_PRT_DM6__OFFSET, 0x00000012
 715              	.set CYFLD_GPIO_PRT_DM6__SIZE, 0x00000003
 716              	.set CYFLD_GPIO_PRT_DM7__OFFSET, 0x00000015
 717              	.set CYFLD_GPIO_PRT_DM7__SIZE, 0x00000003
 718              	.set CYFLD_GPIO_PRT_PORT_VTRIP_SEL__OFFSET, 0x00000018
 719              	.set CYFLD_GPIO_PRT_PORT_VTRIP_SEL__SIZE, 0x00000001
 720              	.set CYFLD_GPIO_PRT_PORT_SLOW__OFFSET, 0x00000019
 721              	.set CYFLD_GPIO_PRT_PORT_SLOW__SIZE, 0x00000001
 722              	.set CYREG_GPIO_PRT0_INTR_CFG, 0x4004000c
 723              	.set CYFLD_GPIO_PRT_EDGE0_SEL__OFFSET, 0x00000000
 724              	.set CYFLD_GPIO_PRT_EDGE0_SEL__SIZE, 0x00000002
 725              	.set CYVAL_GPIO_PRT_EDGE0_SEL_DISABLE, 0x00000000
 726              	.set CYVAL_GPIO_PRT_EDGE0_SEL_RISING, 0x00000001
 727              	.set CYVAL_GPIO_PRT_EDGE0_SEL_FALLING, 0x00000002
 728              	.set CYVAL_GPIO_PRT_EDGE0_SEL_BOTH, 0x00000003
 729              	.set CYFLD_GPIO_PRT_EDGE1_SEL__OFFSET, 0x00000002
 730              	.set CYFLD_GPIO_PRT_EDGE1_SEL__SIZE, 0x00000002
 731              	.set CYFLD_GPIO_PRT_EDGE2_SEL__OFFSET, 0x00000004
 732              	.set CYFLD_GPIO_PRT_EDGE2_SEL__SIZE, 0x00000002
 733              	.set CYFLD_GPIO_PRT_EDGE3_SEL__OFFSET, 0x00000006
 734              	.set CYFLD_GPIO_PRT_EDGE3_SEL__SIZE, 0x00000002
 735              	.set CYFLD_GPIO_PRT_EDGE4_SEL__OFFSET, 0x00000008
 736              	.set CYFLD_GPIO_PRT_EDGE4_SEL__SIZE, 0x00000002
 737              	.set CYFLD_GPIO_PRT_EDGE5_SEL__OFFSET, 0x0000000a
 738              	.set CYFLD_GPIO_PRT_EDGE5_SEL__SIZE, 0x00000002
 739              	.set CYFLD_GPIO_PRT_EDGE6_SEL__OFFSET, 0x0000000c
 740              	.set CYFLD_GPIO_PRT_EDGE6_SEL__SIZE, 0x00000002
 741              	.set CYFLD_GPIO_PRT_EDGE7_SEL__OFFSET, 0x0000000e
 742              	.set CYFLD_GPIO_PRT_EDGE7_SEL__SIZE, 0x00000002
 743              	.set CYFLD_GPIO_PRT_FLT_EDGE_SEL__OFFSET, 0x00000010
 744              	.set CYFLD_GPIO_PRT_FLT_EDGE_SEL__SIZE, 0x00000002
 745              	.set CYVAL_GPIO_PRT_FLT_EDGE_SEL_DISABLE, 0x00000000
 746              	.set CYVAL_GPIO_PRT_FLT_EDGE_SEL_RISING, 0x00000001
 747              	.set CYVAL_GPIO_PRT_FLT_EDGE_SEL_FALLING, 0x00000002
 748              	.set CYVAL_GPIO_PRT_FLT_EDGE_SEL_BOTH, 0x00000003
 749              	.set CYFLD_GPIO_PRT_FLT_SEL__OFFSET, 0x00000012
 750              	.set CYFLD_GPIO_PRT_FLT_SEL__SIZE, 0x00000003
 751              	.set CYREG_GPIO_PRT0_INTR, 0x40040010
 752              	.set CYFLD_GPIO_PRT_PS_DATA0__OFFSET, 0x00000010
 753              	.set CYFLD_GPIO_PRT_PS_DATA0__SIZE, 0x00000001
 754              	.set CYFLD_GPIO_PRT_PS_DATA1__OFFSET, 0x00000011
 755              	.set CYFLD_GPIO_PRT_PS_DATA1__SIZE, 0x00000001
 756              	.set CYFLD_GPIO_PRT_PS_DATA2__OFFSET, 0x00000012
 757              	.set CYFLD_GPIO_PRT_PS_DATA2__SIZE, 0x00000001
 758              	.set CYFLD_GPIO_PRT_PS_DATA3__OFFSET, 0x00000013
 759              	.set CYFLD_GPIO_PRT_PS_DATA3__SIZE, 0x00000001
 760              	.set CYFLD_GPIO_PRT_PS_DATA4__OFFSET, 0x00000014
 761              	.set CYFLD_GPIO_PRT_PS_DATA4__SIZE, 0x00000001
ARM GAS  Generated_Source\PSoC4\SW_Tx_UART_AsmGnu.s 			page 15


 762              	.set CYFLD_GPIO_PRT_PS_DATA5__OFFSET, 0x00000015
 763              	.set CYFLD_GPIO_PRT_PS_DATA5__SIZE, 0x00000001
 764              	.set CYFLD_GPIO_PRT_PS_DATA6__OFFSET, 0x00000016
 765              	.set CYFLD_GPIO_PRT_PS_DATA6__SIZE, 0x00000001
 766              	.set CYFLD_GPIO_PRT_PS_DATA7__OFFSET, 0x00000017
 767              	.set CYFLD_GPIO_PRT_PS_DATA7__SIZE, 0x00000001
 768              	.set CYFLD_GPIO_PRT_PS_FLT_DATA__OFFSET, 0x00000018
 769              	.set CYFLD_GPIO_PRT_PS_FLT_DATA__SIZE, 0x00000001
 770              	.set CYREG_GPIO_PRT0_PC2, 0x40040018
 771              	.set CYFLD_GPIO_PRT_INP_DIS0__OFFSET, 0x00000000
 772              	.set CYFLD_GPIO_PRT_INP_DIS0__SIZE, 0x00000001
 773              	.set CYFLD_GPIO_PRT_INP_DIS1__OFFSET, 0x00000001
 774              	.set CYFLD_GPIO_PRT_INP_DIS1__SIZE, 0x00000001
 775              	.set CYFLD_GPIO_PRT_INP_DIS2__OFFSET, 0x00000002
 776              	.set CYFLD_GPIO_PRT_INP_DIS2__SIZE, 0x00000001
 777              	.set CYFLD_GPIO_PRT_INP_DIS3__OFFSET, 0x00000003
 778              	.set CYFLD_GPIO_PRT_INP_DIS3__SIZE, 0x00000001
 779              	.set CYFLD_GPIO_PRT_INP_DIS4__OFFSET, 0x00000004
 780              	.set CYFLD_GPIO_PRT_INP_DIS4__SIZE, 0x00000001
 781              	.set CYFLD_GPIO_PRT_INP_DIS5__OFFSET, 0x00000005
 782              	.set CYFLD_GPIO_PRT_INP_DIS5__SIZE, 0x00000001
 783              	.set CYFLD_GPIO_PRT_INP_DIS6__OFFSET, 0x00000006
 784              	.set CYFLD_GPIO_PRT_INP_DIS6__SIZE, 0x00000001
 785              	.set CYFLD_GPIO_PRT_INP_DIS7__OFFSET, 0x00000007
 786              	.set CYFLD_GPIO_PRT_INP_DIS7__SIZE, 0x00000001
 787              	.set CYREG_GPIO_PRT0_DR_SET, 0x40040040
 788              	.set CYFLD_GPIO_PRT_DATA__OFFSET, 0x00000000
 789              	.set CYFLD_GPIO_PRT_DATA__SIZE, 0x00000008
 790              	.set CYREG_GPIO_PRT0_DR_CLR, 0x40040044
 791              	.set CYREG_GPIO_PRT0_DR_INV, 0x40040048
 792              	.set CYDEV_GPIO_PRT1_BASE, 0x40040100
 793              	.set CYDEV_GPIO_PRT1_SIZE, 0x00000100
 794              	.set CYREG_GPIO_PRT1_DR, 0x40040100
 795              	.set CYREG_GPIO_PRT1_PS, 0x40040104
 796              	.set CYREG_GPIO_PRT1_PC, 0x40040108
 797              	.set CYREG_GPIO_PRT1_INTR_CFG, 0x4004010c
 798              	.set CYREG_GPIO_PRT1_INTR, 0x40040110
 799              	.set CYREG_GPIO_PRT1_PC2, 0x40040118
 800              	.set CYREG_GPIO_PRT1_DR_SET, 0x40040140
 801              	.set CYREG_GPIO_PRT1_DR_CLR, 0x40040144
 802              	.set CYREG_GPIO_PRT1_DR_INV, 0x40040148
 803              	.set CYDEV_GPIO_PRT2_BASE, 0x40040200
 804              	.set CYDEV_GPIO_PRT2_SIZE, 0x00000100
 805              	.set CYREG_GPIO_PRT2_DR, 0x40040200
 806              	.set CYREG_GPIO_PRT2_PS, 0x40040204
 807              	.set CYREG_GPIO_PRT2_PC, 0x40040208
 808              	.set CYREG_GPIO_PRT2_INTR_CFG, 0x4004020c
 809              	.set CYREG_GPIO_PRT2_INTR, 0x40040210
 810              	.set CYREG_GPIO_PRT2_PC2, 0x40040218
 811              	.set CYREG_GPIO_PRT2_DR_SET, 0x40040240
 812              	.set CYREG_GPIO_PRT2_DR_CLR, 0x40040244
 813              	.set CYREG_GPIO_PRT2_DR_INV, 0x40040248
 814              	.set CYDEV_GPIO_PRT3_BASE, 0x40040300
 815              	.set CYDEV_GPIO_PRT3_SIZE, 0x00000100
 816              	.set CYREG_GPIO_PRT3_DR, 0x40040300
 817              	.set CYREG_GPIO_PRT3_PS, 0x40040304
 818              	.set CYREG_GPIO_PRT3_PC, 0x40040308
ARM GAS  Generated_Source\PSoC4\SW_Tx_UART_AsmGnu.s 			page 16


 819              	.set CYREG_GPIO_PRT3_INTR_CFG, 0x4004030c
 820              	.set CYREG_GPIO_PRT3_INTR, 0x40040310
 821              	.set CYREG_GPIO_PRT3_PC2, 0x40040318
 822              	.set CYREG_GPIO_PRT3_DR_SET, 0x40040340
 823              	.set CYREG_GPIO_PRT3_DR_CLR, 0x40040344
 824              	.set CYREG_GPIO_PRT3_DR_INV, 0x40040348
 825              	.set CYREG_GPIO_INTR_CAUSE, 0x40041000
 826              	.set CYFLD_GPIO_PORT_INT__OFFSET, 0x00000000
 827              	.set CYFLD_GPIO_PORT_INT__SIZE, 0x00000004
 828              	.set CYDEV_TCPWM_BASE, 0x40050000
 829              	.set CYDEV_TCPWM_SIZE, 0x00010000
 830              	.set CYREG_TCPWM_CTRL, 0x40050000
 831              	.set CYFLD_TCPWM_COUNTER_ENABLED__OFFSET, 0x00000000
 832              	.set CYFLD_TCPWM_COUNTER_ENABLED__SIZE, 0x00000001
 833              	.set CYREG_TCPWM_CMD, 0x40050008
 834              	.set CYFLD_TCPWM_COUNTER_CAPTURE__OFFSET, 0x00000000
 835              	.set CYFLD_TCPWM_COUNTER_CAPTURE__SIZE, 0x00000001
 836              	.set CYFLD_TCPWM_COUNTER_RELOAD__OFFSET, 0x00000008
 837              	.set CYFLD_TCPWM_COUNTER_RELOAD__SIZE, 0x00000001
 838              	.set CYFLD_TCPWM_COUNTER_STOP__OFFSET, 0x00000010
 839              	.set CYFLD_TCPWM_COUNTER_STOP__SIZE, 0x00000001
 840              	.set CYFLD_TCPWM_COUNTER_START__OFFSET, 0x00000018
 841              	.set CYFLD_TCPWM_COUNTER_START__SIZE, 0x00000001
 842              	.set CYREG_TCPWM_INTR_CAUSE, 0x4005000c
 843              	.set CYFLD_TCPWM_COUNTER_INT__OFFSET, 0x00000000
 844              	.set CYFLD_TCPWM_COUNTER_INT__SIZE, 0x00000001
 845              	.set CYDEV_TCPWM_CNT_BASE, 0x40050100
 846              	.set CYDEV_TCPWM_CNT_SIZE, 0x00000040
 847              	.set CYREG_TCPWM_CNT_CTRL, 0x40050100
 848              	.set CYFLD_TCPWM_CNT_AUTO_RELOAD_CC__OFFSET, 0x00000000
 849              	.set CYFLD_TCPWM_CNT_AUTO_RELOAD_CC__SIZE, 0x00000001
 850              	.set CYFLD_TCPWM_CNT_AUTO_RELOAD_PERIOD__OFFSET, 0x00000001
 851              	.set CYFLD_TCPWM_CNT_AUTO_RELOAD_PERIOD__SIZE, 0x00000001
 852              	.set CYFLD_TCPWM_CNT_PWM_SYNC_KILL__OFFSET, 0x00000002
 853              	.set CYFLD_TCPWM_CNT_PWM_SYNC_KILL__SIZE, 0x00000001
 854              	.set CYFLD_TCPWM_CNT_PWM_STOP_ON_KILL__OFFSET, 0x00000003
 855              	.set CYFLD_TCPWM_CNT_PWM_STOP_ON_KILL__SIZE, 0x00000001
 856              	.set CYFLD_TCPWM_CNT_GENERIC__OFFSET, 0x00000008
 857              	.set CYFLD_TCPWM_CNT_GENERIC__SIZE, 0x00000008
 858              	.set CYVAL_TCPWM_CNT_GENERIC_DIVBY1, 0x00000000
 859              	.set CYVAL_TCPWM_CNT_GENERIC_DIVBY2, 0x00000001
 860              	.set CYVAL_TCPWM_CNT_GENERIC_DIVBY4, 0x00000002
 861              	.set CYVAL_TCPWM_CNT_GENERIC_DIVBY8, 0x00000003
 862              	.set CYVAL_TCPWM_CNT_GENERIC_DIVBY16, 0x00000004
 863              	.set CYVAL_TCPWM_CNT_GENERIC_DIVBY32, 0x00000005
 864              	.set CYVAL_TCPWM_CNT_GENERIC_DIVBY64, 0x00000006
 865              	.set CYVAL_TCPWM_CNT_GENERIC_DIVBY128, 0x00000007
 866              	.set CYFLD_TCPWM_CNT_UP_DOWN_MODE__OFFSET, 0x00000010
 867              	.set CYFLD_TCPWM_CNT_UP_DOWN_MODE__SIZE, 0x00000002
 868              	.set CYVAL_TCPWM_CNT_UP_DOWN_MODE_COUNT_UP, 0x00000000
 869              	.set CYVAL_TCPWM_CNT_UP_DOWN_MODE_COUNT_DOWN, 0x00000001
 870              	.set CYVAL_TCPWM_CNT_UP_DOWN_MODE_COUNT_UPDN1, 0x00000002
 871              	.set CYVAL_TCPWM_CNT_UP_DOWN_MODE_COUNT_UPDN2, 0x00000003
 872              	.set CYFLD_TCPWM_CNT_ONE_SHOT__OFFSET, 0x00000012
 873              	.set CYFLD_TCPWM_CNT_ONE_SHOT__SIZE, 0x00000001
 874              	.set CYFLD_TCPWM_CNT_QUADRATURE_MODE__OFFSET, 0x00000014
 875              	.set CYFLD_TCPWM_CNT_QUADRATURE_MODE__SIZE, 0x00000002
ARM GAS  Generated_Source\PSoC4\SW_Tx_UART_AsmGnu.s 			page 17


 876              	.set CYVAL_TCPWM_CNT_QUADRATURE_MODE_X1, 0x00000000
 877              	.set CYVAL_TCPWM_CNT_QUADRATURE_MODE_X2, 0x00000001
 878              	.set CYVAL_TCPWM_CNT_QUADRATURE_MODE_X4, 0x00000002
 879              	.set CYVAL_TCPWM_CNT_QUADRATURE_MODE_INV_OUT, 0x00000001
 880              	.set CYVAL_TCPWM_CNT_QUADRATURE_MODE_INV_COMPL_OUT, 0x00000002
 881              	.set CYFLD_TCPWM_CNT_MODE__OFFSET, 0x00000018
 882              	.set CYFLD_TCPWM_CNT_MODE__SIZE, 0x00000003
 883              	.set CYVAL_TCPWM_CNT_MODE_TIMER, 0x00000000
 884              	.set CYVAL_TCPWM_CNT_MODE_CAPTURE, 0x00000002
 885              	.set CYVAL_TCPWM_CNT_MODE_QUAD, 0x00000003
 886              	.set CYVAL_TCPWM_CNT_MODE_PWM, 0x00000004
 887              	.set CYVAL_TCPWM_CNT_MODE_PWM_DT, 0x00000005
 888              	.set CYVAL_TCPWM_CNT_MODE_PWM_PR, 0x00000006
 889              	.set CYREG_TCPWM_CNT_STATUS, 0x40050104
 890              	.set CYFLD_TCPWM_CNT_DOWN__OFFSET, 0x00000000
 891              	.set CYFLD_TCPWM_CNT_DOWN__SIZE, 0x00000001
 892              	.set CYFLD_TCPWM_CNT_RUNNING__OFFSET, 0x0000001f
 893              	.set CYFLD_TCPWM_CNT_RUNNING__SIZE, 0x00000001
 894              	.set CYREG_TCPWM_CNT_COUNTER, 0x40050108
 895              	.set CYFLD_TCPWM_CNT_COUNTER__OFFSET, 0x00000000
 896              	.set CYFLD_TCPWM_CNT_COUNTER__SIZE, 0x00000010
 897              	.set CYREG_TCPWM_CNT_CC, 0x4005010c
 898              	.set CYFLD_TCPWM_CNT_CC__OFFSET, 0x00000000
 899              	.set CYFLD_TCPWM_CNT_CC__SIZE, 0x00000010
 900              	.set CYREG_TCPWM_CNT_CC_BUFF, 0x40050110
 901              	.set CYREG_TCPWM_CNT_PERIOD, 0x40050114
 902              	.set CYFLD_TCPWM_CNT_PERIOD__OFFSET, 0x00000000
 903              	.set CYFLD_TCPWM_CNT_PERIOD__SIZE, 0x00000010
 904              	.set CYREG_TCPWM_CNT_PERIOD_BUFF, 0x40050118
 905              	.set CYREG_TCPWM_CNT_TR_CTRL0, 0x40050120
 906              	.set CYFLD_TCPWM_CNT_CAPTURE_SEL__OFFSET, 0x00000000
 907              	.set CYFLD_TCPWM_CNT_CAPTURE_SEL__SIZE, 0x00000004
 908              	.set CYFLD_TCPWM_CNT_COUNT_SEL__OFFSET, 0x00000004
 909              	.set CYFLD_TCPWM_CNT_COUNT_SEL__SIZE, 0x00000004
 910              	.set CYFLD_TCPWM_CNT_RELOAD_SEL__OFFSET, 0x00000008
 911              	.set CYFLD_TCPWM_CNT_RELOAD_SEL__SIZE, 0x00000004
 912              	.set CYFLD_TCPWM_CNT_STOP_SEL__OFFSET, 0x0000000c
 913              	.set CYFLD_TCPWM_CNT_STOP_SEL__SIZE, 0x00000004
 914              	.set CYFLD_TCPWM_CNT_START_SEL__OFFSET, 0x00000010
 915              	.set CYFLD_TCPWM_CNT_START_SEL__SIZE, 0x00000004
 916              	.set CYREG_TCPWM_CNT_TR_CTRL1, 0x40050124
 917              	.set CYFLD_TCPWM_CNT_CAPTURE_EDGE__OFFSET, 0x00000000
 918              	.set CYFLD_TCPWM_CNT_CAPTURE_EDGE__SIZE, 0x00000002
 919              	.set CYVAL_TCPWM_CNT_CAPTURE_EDGE_RISING_EDGE, 0x00000000
 920              	.set CYVAL_TCPWM_CNT_CAPTURE_EDGE_FALLING_EDGE, 0x00000001
 921              	.set CYVAL_TCPWM_CNT_CAPTURE_EDGE_BOTH_EDGES, 0x00000002
 922              	.set CYVAL_TCPWM_CNT_CAPTURE_EDGE_NO_EDGE_DET, 0x00000003
 923              	.set CYFLD_TCPWM_CNT_COUNT_EDGE__OFFSET, 0x00000002
 924              	.set CYFLD_TCPWM_CNT_COUNT_EDGE__SIZE, 0x00000002
 925              	.set CYVAL_TCPWM_CNT_COUNT_EDGE_RISING_EDGE, 0x00000000
 926              	.set CYVAL_TCPWM_CNT_COUNT_EDGE_FALLING_EDGE, 0x00000001
 927              	.set CYVAL_TCPWM_CNT_COUNT_EDGE_BOTH_EDGES, 0x00000002
 928              	.set CYVAL_TCPWM_CNT_COUNT_EDGE_NO_EDGE_DET, 0x00000003
 929              	.set CYFLD_TCPWM_CNT_RELOAD_EDGE__OFFSET, 0x00000004
 930              	.set CYFLD_TCPWM_CNT_RELOAD_EDGE__SIZE, 0x00000002
 931              	.set CYVAL_TCPWM_CNT_RELOAD_EDGE_RISING_EDGE, 0x00000000
 932              	.set CYVAL_TCPWM_CNT_RELOAD_EDGE_FALLING_EDGE, 0x00000001
ARM GAS  Generated_Source\PSoC4\SW_Tx_UART_AsmGnu.s 			page 18


 933              	.set CYVAL_TCPWM_CNT_RELOAD_EDGE_BOTH_EDGES, 0x00000002
 934              	.set CYVAL_TCPWM_CNT_RELOAD_EDGE_NO_EDGE_DET, 0x00000003
 935              	.set CYFLD_TCPWM_CNT_STOP_EDGE__OFFSET, 0x00000006
 936              	.set CYFLD_TCPWM_CNT_STOP_EDGE__SIZE, 0x00000002
 937              	.set CYVAL_TCPWM_CNT_STOP_EDGE_RISING_EDGE, 0x00000000
 938              	.set CYVAL_TCPWM_CNT_STOP_EDGE_FALLING_EDGE, 0x00000001
 939              	.set CYVAL_TCPWM_CNT_STOP_EDGE_BOTH_EDGES, 0x00000002
 940              	.set CYVAL_TCPWM_CNT_STOP_EDGE_NO_EDGE_DET, 0x00000003
 941              	.set CYFLD_TCPWM_CNT_START_EDGE__OFFSET, 0x00000008
 942              	.set CYFLD_TCPWM_CNT_START_EDGE__SIZE, 0x00000002
 943              	.set CYVAL_TCPWM_CNT_START_EDGE_RISING_EDGE, 0x00000000
 944              	.set CYVAL_TCPWM_CNT_START_EDGE_FALLING_EDGE, 0x00000001
 945              	.set CYVAL_TCPWM_CNT_START_EDGE_BOTH_EDGES, 0x00000002
 946              	.set CYVAL_TCPWM_CNT_START_EDGE_NO_EDGE_DET, 0x00000003
 947              	.set CYREG_TCPWM_CNT_TR_CTRL2, 0x40050128
 948              	.set CYFLD_TCPWM_CNT_CC_MATCH_MODE__OFFSET, 0x00000000
 949              	.set CYFLD_TCPWM_CNT_CC_MATCH_MODE__SIZE, 0x00000002
 950              	.set CYVAL_TCPWM_CNT_CC_MATCH_MODE_SET, 0x00000000
 951              	.set CYVAL_TCPWM_CNT_CC_MATCH_MODE_CLEAR, 0x00000001
 952              	.set CYVAL_TCPWM_CNT_CC_MATCH_MODE_INVERT, 0x00000002
 953              	.set CYVAL_TCPWM_CNT_CC_MATCH_MODE_NO_CHANGE, 0x00000003
 954              	.set CYFLD_TCPWM_CNT_OVERFLOW_MODE__OFFSET, 0x00000002
 955              	.set CYFLD_TCPWM_CNT_OVERFLOW_MODE__SIZE, 0x00000002
 956              	.set CYVAL_TCPWM_CNT_OVERFLOW_MODE_SET, 0x00000000
 957              	.set CYVAL_TCPWM_CNT_OVERFLOW_MODE_CLEAR, 0x00000001
 958              	.set CYVAL_TCPWM_CNT_OVERFLOW_MODE_INVERT, 0x00000002
 959              	.set CYVAL_TCPWM_CNT_OVERFLOW_MODE_NO_CHANGE, 0x00000003
 960              	.set CYFLD_TCPWM_CNT_UNDERFLOW_MODE__OFFSET, 0x00000004
 961              	.set CYFLD_TCPWM_CNT_UNDERFLOW_MODE__SIZE, 0x00000002
 962              	.set CYVAL_TCPWM_CNT_UNDERFLOW_MODE_SET, 0x00000000
 963              	.set CYVAL_TCPWM_CNT_UNDERFLOW_MODE_CLEAR, 0x00000001
 964              	.set CYVAL_TCPWM_CNT_UNDERFLOW_MODE_INVERT, 0x00000002
 965              	.set CYVAL_TCPWM_CNT_UNDERFLOW_MODE_NO_CHANGE, 0x00000003
 966              	.set CYREG_TCPWM_CNT_INTR, 0x40050130
 967              	.set CYFLD_TCPWM_CNT_TC__OFFSET, 0x00000000
 968              	.set CYFLD_TCPWM_CNT_TC__SIZE, 0x00000001
 969              	.set CYFLD_TCPWM_CNT_CC_MATCH__OFFSET, 0x00000001
 970              	.set CYFLD_TCPWM_CNT_CC_MATCH__SIZE, 0x00000001
 971              	.set CYREG_TCPWM_CNT_INTR_SET, 0x40050134
 972              	.set CYREG_TCPWM_CNT_INTR_MASK, 0x40050138
 973              	.set CYREG_TCPWM_CNT_INTR_MASKED, 0x4005013c
 974              	.set CYDEV_SCB_BASE, 0x40060000
 975              	.set CYDEV_SCB_SIZE, 0x00010000
 976              	.set CYREG_SCB_CTRL, 0x40060000
 977              	.set CYFLD_SCB_OVS__OFFSET, 0x00000000
 978              	.set CYFLD_SCB_OVS__SIZE, 0x00000004
 979              	.set CYFLD_SCB_EC_AM_MODE__OFFSET, 0x00000008
 980              	.set CYFLD_SCB_EC_AM_MODE__SIZE, 0x00000001
 981              	.set CYFLD_SCB_EC_OP_MODE__OFFSET, 0x00000009
 982              	.set CYFLD_SCB_EC_OP_MODE__SIZE, 0x00000001
 983              	.set CYFLD_SCB_EZ_MODE__OFFSET, 0x0000000a
 984              	.set CYFLD_SCB_EZ_MODE__SIZE, 0x00000001
 985              	.set CYFLD_SCB_BYTE_MODE__OFFSET, 0x0000000b
 986              	.set CYFLD_SCB_BYTE_MODE__SIZE, 0x00000001
 987              	.set CYFLD_SCB_ADDR_ACCEPT__OFFSET, 0x00000010
 988              	.set CYFLD_SCB_ADDR_ACCEPT__SIZE, 0x00000001
 989              	.set CYFLD_SCB_BLOCK__OFFSET, 0x00000011
ARM GAS  Generated_Source\PSoC4\SW_Tx_UART_AsmGnu.s 			page 19


 990              	.set CYFLD_SCB_BLOCK__SIZE, 0x00000001
 991              	.set CYFLD_SCB_MODE__OFFSET, 0x00000018
 992              	.set CYFLD_SCB_MODE__SIZE, 0x00000002
 993              	.set CYVAL_SCB_MODE_I2C, 0x00000000
 994              	.set CYVAL_SCB_MODE_SPI, 0x00000001
 995              	.set CYVAL_SCB_MODE_UART, 0x00000002
 996              	.set CYFLD_SCB_ENABLED__OFFSET, 0x0000001f
 997              	.set CYFLD_SCB_ENABLED__SIZE, 0x00000001
 998              	.set CYREG_SCB_STATUS, 0x40060004
 999              	.set CYFLD_SCB_EC_BUSY__OFFSET, 0x00000000
 1000              	.set CYFLD_SCB_EC_BUSY__SIZE, 0x00000001
 1001              	.set CYREG_SCB_I2C_CTRL, 0x40060060
 1002              	.set CYFLD_SCB_HIGH_PHASE_OVS__OFFSET, 0x00000000
 1003              	.set CYFLD_SCB_HIGH_PHASE_OVS__SIZE, 0x00000004
 1004              	.set CYFLD_SCB_LOW_PHASE_OVS__OFFSET, 0x00000004
 1005              	.set CYFLD_SCB_LOW_PHASE_OVS__SIZE, 0x00000004
 1006              	.set CYFLD_SCB_M_READY_DATA_ACK__OFFSET, 0x00000008
 1007              	.set CYFLD_SCB_M_READY_DATA_ACK__SIZE, 0x00000001
 1008              	.set CYFLD_SCB_M_NOT_READY_DATA_NACK__OFFSET, 0x00000009
 1009              	.set CYFLD_SCB_M_NOT_READY_DATA_NACK__SIZE, 0x00000001
 1010              	.set CYFLD_SCB_S_GENERAL_IGNORE__OFFSET, 0x0000000b
 1011              	.set CYFLD_SCB_S_GENERAL_IGNORE__SIZE, 0x00000001
 1012              	.set CYFLD_SCB_S_READY_ADDR_ACK__OFFSET, 0x0000000c
 1013              	.set CYFLD_SCB_S_READY_ADDR_ACK__SIZE, 0x00000001
 1014              	.set CYFLD_SCB_S_READY_DATA_ACK__OFFSET, 0x0000000d
 1015              	.set CYFLD_SCB_S_READY_DATA_ACK__SIZE, 0x00000001
 1016              	.set CYFLD_SCB_S_NOT_READY_ADDR_NACK__OFFSET, 0x0000000e
 1017              	.set CYFLD_SCB_S_NOT_READY_ADDR_NACK__SIZE, 0x00000001
 1018              	.set CYFLD_SCB_S_NOT_READY_DATA_NACK__OFFSET, 0x0000000f
 1019              	.set CYFLD_SCB_S_NOT_READY_DATA_NACK__SIZE, 0x00000001
 1020              	.set CYFLD_SCB_LOOPBACK__OFFSET, 0x00000010
 1021              	.set CYFLD_SCB_LOOPBACK__SIZE, 0x00000001
 1022              	.set CYFLD_SCB_SLAVE_MODE__OFFSET, 0x0000001e
 1023              	.set CYFLD_SCB_SLAVE_MODE__SIZE, 0x00000001
 1024              	.set CYFLD_SCB_MASTER_MODE__OFFSET, 0x0000001f
 1025              	.set CYFLD_SCB_MASTER_MODE__SIZE, 0x00000001
 1026              	.set CYREG_SCB_I2C_STATUS, 0x40060064
 1027              	.set CYFLD_SCB_BUS_BUSY__OFFSET, 0x00000000
 1028              	.set CYFLD_SCB_BUS_BUSY__SIZE, 0x00000001
 1029              	.set CYFLD_SCB_I2C_EC_BUSY__OFFSET, 0x00000001
 1030              	.set CYFLD_SCB_I2C_EC_BUSY__SIZE, 0x00000001
 1031              	.set CYFLD_SCB_S_READ__OFFSET, 0x00000004
 1032              	.set CYFLD_SCB_S_READ__SIZE, 0x00000001
 1033              	.set CYFLD_SCB_M_READ__OFFSET, 0x00000005
 1034              	.set CYFLD_SCB_M_READ__SIZE, 0x00000001
 1035              	.set CYFLD_SCB_CURR_EZ_ADDR__OFFSET, 0x00000008
 1036              	.set CYFLD_SCB_CURR_EZ_ADDR__SIZE, 0x00000008
 1037              	.set CYFLD_SCB_BASE_EZ_ADDR__OFFSET, 0x00000010
 1038              	.set CYFLD_SCB_BASE_EZ_ADDR__SIZE, 0x00000008
 1039              	.set CYREG_SCB_I2C_M_CMD, 0x40060068
 1040              	.set CYFLD_SCB_M_START__OFFSET, 0x00000000
 1041              	.set CYFLD_SCB_M_START__SIZE, 0x00000001
 1042              	.set CYFLD_SCB_M_START_ON_IDLE__OFFSET, 0x00000001
 1043              	.set CYFLD_SCB_M_START_ON_IDLE__SIZE, 0x00000001
 1044              	.set CYFLD_SCB_M_ACK__OFFSET, 0x00000002
 1045              	.set CYFLD_SCB_M_ACK__SIZE, 0x00000001
 1046              	.set CYFLD_SCB_M_NACK__OFFSET, 0x00000003
ARM GAS  Generated_Source\PSoC4\SW_Tx_UART_AsmGnu.s 			page 20


 1047              	.set CYFLD_SCB_M_NACK__SIZE, 0x00000001
 1048              	.set CYFLD_SCB_M_STOP__OFFSET, 0x00000004
 1049              	.set CYFLD_SCB_M_STOP__SIZE, 0x00000001
 1050              	.set CYREG_SCB_I2C_S_CMD, 0x4006006c
 1051              	.set CYFLD_SCB_S_ACK__OFFSET, 0x00000000
 1052              	.set CYFLD_SCB_S_ACK__SIZE, 0x00000001
 1053              	.set CYFLD_SCB_S_NACK__OFFSET, 0x00000001
 1054              	.set CYFLD_SCB_S_NACK__SIZE, 0x00000001
 1055              	.set CYREG_SCB_I2C_CFG, 0x40060070
 1056              	.set CYFLD_SCB_SDA_IN_FILT_TRIM__OFFSET, 0x00000000
 1057              	.set CYFLD_SCB_SDA_IN_FILT_TRIM__SIZE, 0x00000002
 1058              	.set CYFLD_SCB_SDA_IN_FILT_SEL__OFFSET, 0x00000004
 1059              	.set CYFLD_SCB_SDA_IN_FILT_SEL__SIZE, 0x00000001
 1060              	.set CYFLD_SCB_SCL_IN_FILT_TRIM__OFFSET, 0x00000008
 1061              	.set CYFLD_SCB_SCL_IN_FILT_TRIM__SIZE, 0x00000002
 1062              	.set CYFLD_SCB_SCL_IN_FILT_SEL__OFFSET, 0x0000000c
 1063              	.set CYFLD_SCB_SCL_IN_FILT_SEL__SIZE, 0x00000001
 1064              	.set CYFLD_SCB_SDA_OUT_FILT0_TRIM__OFFSET, 0x00000010
 1065              	.set CYFLD_SCB_SDA_OUT_FILT0_TRIM__SIZE, 0x00000002
 1066              	.set CYFLD_SCB_SDA_OUT_FILT1_TRIM__OFFSET, 0x00000012
 1067              	.set CYFLD_SCB_SDA_OUT_FILT1_TRIM__SIZE, 0x00000002
 1068              	.set CYFLD_SCB_SDA_OUT_FILT2_TRIM__OFFSET, 0x00000014
 1069              	.set CYFLD_SCB_SDA_OUT_FILT2_TRIM__SIZE, 0x00000002
 1070              	.set CYFLD_SCB_SDA_OUT_FILT_SEL__OFFSET, 0x0000001c
 1071              	.set CYFLD_SCB_SDA_OUT_FILT_SEL__SIZE, 0x00000002
 1072              	.set CYREG_SCB_TX_CTRL, 0x40060200
 1073              	.set CYFLD_SCB_DATA_WIDTH__OFFSET, 0x00000000
 1074              	.set CYFLD_SCB_DATA_WIDTH__SIZE, 0x00000004
 1075              	.set CYFLD_SCB_MSB_FIRST__OFFSET, 0x00000008
 1076              	.set CYFLD_SCB_MSB_FIRST__SIZE, 0x00000001
 1077              	.set CYREG_SCB_TX_FIFO_CTRL, 0x40060204
 1078              	.set CYFLD_SCB_TRIGGER_LEVEL__OFFSET, 0x00000000
 1079              	.set CYFLD_SCB_TRIGGER_LEVEL__SIZE, 0x00000004
 1080              	.set CYFLD_SCB_CLEAR__OFFSET, 0x00000010
 1081              	.set CYFLD_SCB_CLEAR__SIZE, 0x00000001
 1082              	.set CYFLD_SCB_FREEZE__OFFSET, 0x00000011
 1083              	.set CYFLD_SCB_FREEZE__SIZE, 0x00000001
 1084              	.set CYREG_SCB_TX_FIFO_STATUS, 0x40060208
 1085              	.set CYFLD_SCB_USED__OFFSET, 0x00000000
 1086              	.set CYFLD_SCB_USED__SIZE, 0x00000005
 1087              	.set CYFLD_SCB_SR_VALID__OFFSET, 0x0000000f
 1088              	.set CYFLD_SCB_SR_VALID__SIZE, 0x00000001
 1089              	.set CYFLD_SCB_RD_PTR__OFFSET, 0x00000010
 1090              	.set CYFLD_SCB_RD_PTR__SIZE, 0x00000004
 1091              	.set CYFLD_SCB_WR_PTR__OFFSET, 0x00000018
 1092              	.set CYFLD_SCB_WR_PTR__SIZE, 0x00000004
 1093              	.set CYREG_SCB_TX_FIFO_WR, 0x40060240
 1094              	.set CYFLD_SCB_DATA__OFFSET, 0x00000000
 1095              	.set CYFLD_SCB_DATA__SIZE, 0x00000010
 1096              	.set CYREG_SCB_RX_CTRL, 0x40060300
 1097              	.set CYFLD_SCB_MEDIAN__OFFSET, 0x00000009
 1098              	.set CYFLD_SCB_MEDIAN__SIZE, 0x00000001
 1099              	.set CYREG_SCB_RX_FIFO_CTRL, 0x40060304
 1100              	.set CYREG_SCB_RX_FIFO_STATUS, 0x40060308
 1101              	.set CYREG_SCB_RX_MATCH, 0x40060310
 1102              	.set CYFLD_SCB_ADDR__OFFSET, 0x00000000
 1103              	.set CYFLD_SCB_ADDR__SIZE, 0x00000008
ARM GAS  Generated_Source\PSoC4\SW_Tx_UART_AsmGnu.s 			page 21


 1104              	.set CYFLD_SCB_MASK__OFFSET, 0x00000010
 1105              	.set CYFLD_SCB_MASK__SIZE, 0x00000008
 1106              	.set CYREG_SCB_RX_FIFO_RD, 0x40060340
 1107              	.set CYREG_SCB_RX_FIFO_RD_SILENT, 0x40060344
 1108              	.set CYREG_SCB_EZ_DATA0, 0x40060400
 1109              	.set CYFLD_SCB_EZ_DATA__OFFSET, 0x00000000
 1110              	.set CYFLD_SCB_EZ_DATA__SIZE, 0x00000008
 1111              	.set CYREG_SCB_EZ_DATA1, 0x40060404
 1112              	.set CYREG_SCB_EZ_DATA2, 0x40060408
 1113              	.set CYREG_SCB_EZ_DATA3, 0x4006040c
 1114              	.set CYREG_SCB_EZ_DATA4, 0x40060410
 1115              	.set CYREG_SCB_EZ_DATA5, 0x40060414
 1116              	.set CYREG_SCB_EZ_DATA6, 0x40060418
 1117              	.set CYREG_SCB_EZ_DATA7, 0x4006041c
 1118              	.set CYREG_SCB_EZ_DATA8, 0x40060420
 1119              	.set CYREG_SCB_EZ_DATA9, 0x40060424
 1120              	.set CYREG_SCB_EZ_DATA10, 0x40060428
 1121              	.set CYREG_SCB_EZ_DATA11, 0x4006042c
 1122              	.set CYREG_SCB_EZ_DATA12, 0x40060430
 1123              	.set CYREG_SCB_EZ_DATA13, 0x40060434
 1124              	.set CYREG_SCB_EZ_DATA14, 0x40060438
 1125              	.set CYREG_SCB_EZ_DATA15, 0x4006043c
 1126              	.set CYREG_SCB_EZ_DATA16, 0x40060440
 1127              	.set CYREG_SCB_EZ_DATA17, 0x40060444
 1128              	.set CYREG_SCB_EZ_DATA18, 0x40060448
 1129              	.set CYREG_SCB_EZ_DATA19, 0x4006044c
 1130              	.set CYREG_SCB_EZ_DATA20, 0x40060450
 1131              	.set CYREG_SCB_EZ_DATA21, 0x40060454
 1132              	.set CYREG_SCB_EZ_DATA22, 0x40060458
 1133              	.set CYREG_SCB_EZ_DATA23, 0x4006045c
 1134              	.set CYREG_SCB_EZ_DATA24, 0x40060460
 1135              	.set CYREG_SCB_EZ_DATA25, 0x40060464
 1136              	.set CYREG_SCB_EZ_DATA26, 0x40060468
 1137              	.set CYREG_SCB_EZ_DATA27, 0x4006046c
 1138              	.set CYREG_SCB_EZ_DATA28, 0x40060470
 1139              	.set CYREG_SCB_EZ_DATA29, 0x40060474
 1140              	.set CYREG_SCB_EZ_DATA30, 0x40060478
 1141              	.set CYREG_SCB_EZ_DATA31, 0x4006047c
 1142              	.set CYREG_SCB_INTR_CAUSE, 0x40060e00
 1143              	.set CYFLD_SCB_M__OFFSET, 0x00000000
 1144              	.set CYFLD_SCB_M__SIZE, 0x00000001
 1145              	.set CYFLD_SCB_S__OFFSET, 0x00000001
 1146              	.set CYFLD_SCB_S__SIZE, 0x00000001
 1147              	.set CYFLD_SCB_TX__OFFSET, 0x00000002
 1148              	.set CYFLD_SCB_TX__SIZE, 0x00000001
 1149              	.set CYFLD_SCB_RX__OFFSET, 0x00000003
 1150              	.set CYFLD_SCB_RX__SIZE, 0x00000001
 1151              	.set CYFLD_SCB_I2C_EC__OFFSET, 0x00000004
 1152              	.set CYFLD_SCB_I2C_EC__SIZE, 0x00000001
 1153              	.set CYREG_SCB_INTR_I2C_EC, 0x40060e80
 1154              	.set CYFLD_SCB_WAKE_UP__OFFSET, 0x00000000
 1155              	.set CYFLD_SCB_WAKE_UP__SIZE, 0x00000001
 1156              	.set CYFLD_SCB_EZ_STOP__OFFSET, 0x00000001
 1157              	.set CYFLD_SCB_EZ_STOP__SIZE, 0x00000001
 1158              	.set CYFLD_SCB_EZ_WRITE_STOP__OFFSET, 0x00000002
 1159              	.set CYFLD_SCB_EZ_WRITE_STOP__SIZE, 0x00000001
 1160              	.set CYFLD_SCB_EZ_READ_STOP__OFFSET, 0x00000003
ARM GAS  Generated_Source\PSoC4\SW_Tx_UART_AsmGnu.s 			page 22


 1161              	.set CYFLD_SCB_EZ_READ_STOP__SIZE, 0x00000001
 1162              	.set CYREG_SCB_INTR_I2C_EC_MASK, 0x40060e88
 1163              	.set CYREG_SCB_INTR_I2C_EC_MASKED, 0x40060e8c
 1164              	.set CYREG_SCB_INTR_M, 0x40060f00
 1165              	.set CYFLD_SCB_I2C_ARB_LOST__OFFSET, 0x00000000
 1166              	.set CYFLD_SCB_I2C_ARB_LOST__SIZE, 0x00000001
 1167              	.set CYFLD_SCB_I2C_NACK__OFFSET, 0x00000001
 1168              	.set CYFLD_SCB_I2C_NACK__SIZE, 0x00000001
 1169              	.set CYFLD_SCB_I2C_ACK__OFFSET, 0x00000002
 1170              	.set CYFLD_SCB_I2C_ACK__SIZE, 0x00000001
 1171              	.set CYFLD_SCB_I2C_STOP__OFFSET, 0x00000004
 1172              	.set CYFLD_SCB_I2C_STOP__SIZE, 0x00000001
 1173              	.set CYFLD_SCB_I2C_BUS_ERROR__OFFSET, 0x00000008
 1174              	.set CYFLD_SCB_I2C_BUS_ERROR__SIZE, 0x00000001
 1175              	.set CYREG_SCB_INTR_M_SET, 0x40060f04
 1176              	.set CYREG_SCB_INTR_M_MASK, 0x40060f08
 1177              	.set CYREG_SCB_INTR_M_MASKED, 0x40060f0c
 1178              	.set CYREG_SCB_INTR_S, 0x40060f40
 1179              	.set CYFLD_SCB_I2C_WRITE_STOP__OFFSET, 0x00000003
 1180              	.set CYFLD_SCB_I2C_WRITE_STOP__SIZE, 0x00000001
 1181              	.set CYFLD_SCB_I2C_START__OFFSET, 0x00000005
 1182              	.set CYFLD_SCB_I2C_START__SIZE, 0x00000001
 1183              	.set CYFLD_SCB_I2C_ADDR_MATCH__OFFSET, 0x00000006
 1184              	.set CYFLD_SCB_I2C_ADDR_MATCH__SIZE, 0x00000001
 1185              	.set CYFLD_SCB_I2C_GENERAL__OFFSET, 0x00000007
 1186              	.set CYFLD_SCB_I2C_GENERAL__SIZE, 0x00000001
 1187              	.set CYREG_SCB_INTR_S_SET, 0x40060f44
 1188              	.set CYREG_SCB_INTR_S_MASK, 0x40060f48
 1189              	.set CYREG_SCB_INTR_S_MASKED, 0x40060f4c
 1190              	.set CYREG_SCB_INTR_TX, 0x40060f80
 1191              	.set CYFLD_SCB_TRIGGER__OFFSET, 0x00000000
 1192              	.set CYFLD_SCB_TRIGGER__SIZE, 0x00000001
 1193              	.set CYFLD_SCB_NOT_FULL__OFFSET, 0x00000001
 1194              	.set CYFLD_SCB_NOT_FULL__SIZE, 0x00000001
 1195              	.set CYFLD_SCB_EMPTY__OFFSET, 0x00000004
 1196              	.set CYFLD_SCB_EMPTY__SIZE, 0x00000001
 1197              	.set CYFLD_SCB_OVERFLOW__OFFSET, 0x00000005
 1198              	.set CYFLD_SCB_OVERFLOW__SIZE, 0x00000001
 1199              	.set CYFLD_SCB_UNDERFLOW__OFFSET, 0x00000006
 1200              	.set CYFLD_SCB_UNDERFLOW__SIZE, 0x00000001
 1201              	.set CYFLD_SCB_BLOCKED__OFFSET, 0x00000007
 1202              	.set CYFLD_SCB_BLOCKED__SIZE, 0x00000001
 1203              	.set CYREG_SCB_INTR_TX_SET, 0x40060f84
 1204              	.set CYREG_SCB_INTR_TX_MASK, 0x40060f88
 1205              	.set CYREG_SCB_INTR_TX_MASKED, 0x40060f8c
 1206              	.set CYREG_SCB_INTR_RX, 0x40060fc0
 1207              	.set CYFLD_SCB_NOT_EMPTY__OFFSET, 0x00000002
 1208              	.set CYFLD_SCB_NOT_EMPTY__SIZE, 0x00000001
 1209              	.set CYFLD_SCB_FULL__OFFSET, 0x00000003
 1210              	.set CYFLD_SCB_FULL__SIZE, 0x00000001
 1211              	.set CYREG_SCB_INTR_RX_SET, 0x40060fc4
 1212              	.set CYREG_SCB_INTR_RX_MASK, 0x40060fc8
 1213              	.set CYREG_SCB_INTR_RX_MASKED, 0x40060fcc
 1214              	.set CYDEV_CSD_BASE, 0x40080000
 1215              	.set CYDEV_CSD_SIZE, 0x00010000
 1216              	.set CYREG_CSD_ID, 0x40080000
 1217              	.set CYFLD_CSD_ID__OFFSET, 0x00000000
ARM GAS  Generated_Source\PSoC4\SW_Tx_UART_AsmGnu.s 			page 23


 1218              	.set CYFLD_CSD_ID__SIZE, 0x00000010
 1219              	.set CYFLD_CSD_REVISION__OFFSET, 0x00000010
 1220              	.set CYFLD_CSD_REVISION__SIZE, 0x00000010
 1221              	.set CYREG_CSD_CONFIG, 0x40080004
 1222              	.set CYFLD_CSD_DSI_SAMPLE_EN__OFFSET, 0x00000000
 1223              	.set CYFLD_CSD_DSI_SAMPLE_EN__SIZE, 0x00000001
 1224              	.set CYFLD_CSD_SAMPLE_SYNC__OFFSET, 0x00000001
 1225              	.set CYFLD_CSD_SAMPLE_SYNC__SIZE, 0x00000001
 1226              	.set CYFLD_CSD_BYPASS_SEL__OFFSET, 0x00000002
 1227              	.set CYFLD_CSD_BYPASS_SEL__SIZE, 0x00000001
 1228              	.set CYVAL_CSD_BYPASS_SEL_PRS_OR_DIV2, 0x00000000
 1229              	.set CYVAL_CSD_BYPASS_SEL_DIRECT_CLOCK, 0x00000001
 1230              	.set CYFLD_CSD_FILTER_ENABLE__OFFSET, 0x00000003
 1231              	.set CYFLD_CSD_FILTER_ENABLE__SIZE, 0x00000001
 1232              	.set CYVAL_CSD_FILTER_ENABLE_FILTER_OFF, 0x00000000
 1233              	.set CYVAL_CSD_FILTER_ENABLE_FILTER_ON, 0x00000001
 1234              	.set CYFLD_CSD_DUAL_CAP_EN__OFFSET, 0x00000004
 1235              	.set CYFLD_CSD_DUAL_CAP_EN__SIZE, 0x00000001
 1236              	.set CYVAL_CSD_DUAL_CAP_EN_DISABLE, 0x00000000
 1237              	.set CYVAL_CSD_DUAL_CAP_EN_ENABLE, 0x00000001
 1238              	.set CYFLD_CSD_PRS_CLEAR__OFFSET, 0x00000005
 1239              	.set CYFLD_CSD_PRS_CLEAR__SIZE, 0x00000001
 1240              	.set CYFLD_CSD_PRS_SELECT__OFFSET, 0x00000006
 1241              	.set CYFLD_CSD_PRS_SELECT__SIZE, 0x00000001
 1242              	.set CYVAL_CSD_PRS_SELECT_DIV2, 0x00000000
 1243              	.set CYVAL_CSD_PRS_SELECT_PRS, 0x00000001
 1244              	.set CYFLD_CSD_PRS_12_8__OFFSET, 0x00000007
 1245              	.set CYFLD_CSD_PRS_12_8__SIZE, 0x00000001
 1246              	.set CYVAL_CSD_PRS_12_8_8B, 0x00000000
 1247              	.set CYVAL_CSD_PRS_12_8_12B, 0x00000001
 1248              	.set CYFLD_CSD_DSI_SENSE_EN__OFFSET, 0x00000008
 1249              	.set CYFLD_CSD_DSI_SENSE_EN__SIZE, 0x00000001
 1250              	.set CYFLD_CSD_SHIELD_DELAY__OFFSET, 0x00000009
 1251              	.set CYFLD_CSD_SHIELD_DELAY__SIZE, 0x00000002
 1252              	.set CYVAL_CSD_SHIELD_DELAY_OFF, 0x00000000
 1253              	.set CYVAL_CSD_SHIELD_DELAY_50NS, 0x00000002
 1254              	.set CYVAL_CSD_SHIELD_DELAY_10NS, 0x00000003
 1255              	.set CYFLD_CSD_SENSE_COMP_BW__OFFSET, 0x0000000b
 1256              	.set CYFLD_CSD_SENSE_COMP_BW__SIZE, 0x00000001
 1257              	.set CYVAL_CSD_SENSE_COMP_BW_LOW, 0x00000000
 1258              	.set CYVAL_CSD_SENSE_COMP_BW_HIGH, 0x00000001
 1259              	.set CYFLD_CSD_SENSE_EN__OFFSET, 0x0000000c
 1260              	.set CYFLD_CSD_SENSE_EN__SIZE, 0x00000001
 1261              	.set CYFLD_CSD_REFBUF_EN__OFFSET, 0x0000000d
 1262              	.set CYFLD_CSD_REFBUF_EN__SIZE, 0x00000001
 1263              	.set CYFLD_CSD_COMP_MODE__OFFSET, 0x0000000e
 1264              	.set CYFLD_CSD_COMP_MODE__SIZE, 0x00000001
 1265              	.set CYVAL_CSD_COMP_MODE_CHARGE_BUF, 0x00000000
 1266              	.set CYVAL_CSD_COMP_MODE_CHARGE_IO, 0x00000001
 1267              	.set CYFLD_CSD_COMP_PIN__OFFSET, 0x0000000f
 1268              	.set CYFLD_CSD_COMP_PIN__SIZE, 0x00000001
 1269              	.set CYVAL_CSD_COMP_PIN_CHANNEL1, 0x00000000
 1270              	.set CYVAL_CSD_COMP_PIN_CHANNEL2, 0x00000001
 1271              	.set CYFLD_CSD_POLARITY__OFFSET, 0x00000010
 1272              	.set CYFLD_CSD_POLARITY__SIZE, 0x00000001
 1273              	.set CYVAL_CSD_POLARITY_VSSIO, 0x00000000
 1274              	.set CYVAL_CSD_POLARITY_VDDIO, 0x00000001
ARM GAS  Generated_Source\PSoC4\SW_Tx_UART_AsmGnu.s 			page 24


 1275              	.set CYFLD_CSD_POLARITY2__OFFSET, 0x00000011
 1276              	.set CYFLD_CSD_POLARITY2__SIZE, 0x00000001
 1277              	.set CYVAL_CSD_POLARITY2_VSSIO, 0x00000000
 1278              	.set CYVAL_CSD_POLARITY2_VDDIO, 0x00000001
 1279              	.set CYFLD_CSD_MUTUAL_CAP__OFFSET, 0x00000012
 1280              	.set CYFLD_CSD_MUTUAL_CAP__SIZE, 0x00000001
 1281              	.set CYVAL_CSD_MUTUAL_CAP_SELFCAP, 0x00000000
 1282              	.set CYVAL_CSD_MUTUAL_CAP_MUTUALCAP, 0x00000001
 1283              	.set CYFLD_CSD_SENSE_COMP_EN__OFFSET, 0x00000013
 1284              	.set CYFLD_CSD_SENSE_COMP_EN__SIZE, 0x00000001
 1285              	.set CYFLD_CSD_REBUF_OUTSEL__OFFSET, 0x00000015
 1286              	.set CYFLD_CSD_REBUF_OUTSEL__SIZE, 0x00000001
 1287              	.set CYVAL_CSD_REBUF_OUTSEL_AMUXA, 0x00000000
 1288              	.set CYVAL_CSD_REBUF_OUTSEL_AMUXB, 0x00000001
 1289              	.set CYFLD_CSD_SENSE_INSEL__OFFSET, 0x00000016
 1290              	.set CYFLD_CSD_SENSE_INSEL__SIZE, 0x00000001
 1291              	.set CYVAL_CSD_SENSE_INSEL_SENSE_CHANNEL1, 0x00000000
 1292              	.set CYVAL_CSD_SENSE_INSEL_SENSE_AMUXA, 0x00000001
 1293              	.set CYFLD_CSD_REFBUF_DRV__OFFSET, 0x00000017
 1294              	.set CYFLD_CSD_REFBUF_DRV__SIZE, 0x00000002
 1295              	.set CYVAL_CSD_REFBUF_DRV_OFF, 0x00000000
 1296              	.set CYVAL_CSD_REFBUF_DRV_DRV_1, 0x00000001
 1297              	.set CYVAL_CSD_REFBUF_DRV_DRV_2, 0x00000002
 1298              	.set CYVAL_CSD_REFBUF_DRV_DRV_3, 0x00000003
 1299              	.set CYFLD_CSD_DDFTSEL__OFFSET, 0x0000001a
 1300              	.set CYFLD_CSD_DDFTSEL__SIZE, 0x00000003
 1301              	.set CYVAL_CSD_DDFTSEL_NORMAL, 0x00000000
 1302              	.set CYVAL_CSD_DDFTSEL_CSD_SENSE, 0x00000001
 1303              	.set CYVAL_CSD_DDFTSEL_CSD_SHIELD, 0x00000002
 1304              	.set CYVAL_CSD_DDFTSEL_CLK_SAMPLE, 0x00000003
 1305              	.set CYVAL_CSD_DDFTSEL_COMP_OUT, 0x00000004
 1306              	.set CYFLD_CSD_ADFTEN__OFFSET, 0x0000001d
 1307              	.set CYFLD_CSD_ADFTEN__SIZE, 0x00000001
 1308              	.set CYFLD_CSD_DDFTCOMP__OFFSET, 0x0000001e
 1309              	.set CYFLD_CSD_DDFTCOMP__SIZE, 0x00000001
 1310              	.set CYVAL_CSD_DDFTCOMP_REFBUFCOMP, 0x00000000
 1311              	.set CYVAL_CSD_DDFTCOMP_SENSECOMP, 0x00000001
 1312              	.set CYFLD_CSD_ENABLE__OFFSET, 0x0000001f
 1313              	.set CYFLD_CSD_ENABLE__SIZE, 0x00000001
 1314              	.set CYREG_CSD_IDAC, 0x40080008
 1315              	.set CYFLD_CSD_IDAC1__OFFSET, 0x00000000
 1316              	.set CYFLD_CSD_IDAC1__SIZE, 0x00000008
 1317              	.set CYFLD_CSD_IDAC1_MODE__OFFSET, 0x00000008
 1318              	.set CYFLD_CSD_IDAC1_MODE__SIZE, 0x00000002
 1319              	.set CYVAL_CSD_IDAC1_MODE_OFF, 0x00000000
 1320              	.set CYVAL_CSD_IDAC1_MODE_FIXED, 0x00000001
 1321              	.set CYVAL_CSD_IDAC1_MODE_VARIABLE, 0x00000002
 1322              	.set CYVAL_CSD_IDAC1_MODE_DSI, 0x00000003
 1323              	.set CYFLD_CSD_IDAC1_RANGE__OFFSET, 0x0000000a
 1324              	.set CYFLD_CSD_IDAC1_RANGE__SIZE, 0x00000001
 1325              	.set CYVAL_CSD_IDAC1_RANGE_4X, 0x00000000
 1326              	.set CYVAL_CSD_IDAC1_RANGE_8X, 0x00000001
 1327              	.set CYFLD_CSD_POLARITY1_MIR__OFFSET, 0x0000000c
 1328              	.set CYFLD_CSD_POLARITY1_MIR__SIZE, 0x00000001
 1329              	.set CYFLD_CSD_IDAC2__OFFSET, 0x00000010
 1330              	.set CYFLD_CSD_IDAC2__SIZE, 0x00000007
 1331              	.set CYFLD_CSD_IDAC2_MODE__OFFSET, 0x00000018
ARM GAS  Generated_Source\PSoC4\SW_Tx_UART_AsmGnu.s 			page 25


 1332              	.set CYFLD_CSD_IDAC2_MODE__SIZE, 0x00000002
 1333              	.set CYVAL_CSD_IDAC2_MODE_OFF, 0x00000000
 1334              	.set CYVAL_CSD_IDAC2_MODE_FIXED, 0x00000001
 1335              	.set CYVAL_CSD_IDAC2_MODE_VARIABLE, 0x00000002
 1336              	.set CYVAL_CSD_IDAC2_MODE_DSI, 0x00000003
 1337              	.set CYFLD_CSD_IDAC2_RANGE__OFFSET, 0x0000001a
 1338              	.set CYFLD_CSD_IDAC2_RANGE__SIZE, 0x00000001
 1339              	.set CYVAL_CSD_IDAC2_RANGE_4X, 0x00000000
 1340              	.set CYVAL_CSD_IDAC2_RANGE_8X, 0x00000001
 1341              	.set CYFLD_CSD_POLARITY2_MIR__OFFSET, 0x0000001c
 1342              	.set CYFLD_CSD_POLARITY2_MIR__SIZE, 0x00000001
 1343              	.set CYFLD_CSD_FEEDBACK_MODE__OFFSET, 0x0000001e
 1344              	.set CYFLD_CSD_FEEDBACK_MODE__SIZE, 0x00000001
 1345              	.set CYVAL_CSD_FEEDBACK_MODE_FLOP, 0x00000000
 1346              	.set CYVAL_CSD_FEEDBACK_MODE_COMP, 0x00000001
 1347              	.set CYREG_CSD_COUNTER, 0x4008000c
 1348              	.set CYFLD_CSD_COUNTER__OFFSET, 0x00000000
 1349              	.set CYFLD_CSD_COUNTER__SIZE, 0x00000010
 1350              	.set CYFLD_CSD_PERIOD__OFFSET, 0x00000010
 1351              	.set CYFLD_CSD_PERIOD__SIZE, 0x00000010
 1352              	.set CYREG_CSD_STATUS, 0x40080010
 1353              	.set CYFLD_CSD_CSD_CHARGE__OFFSET, 0x00000000
 1354              	.set CYFLD_CSD_CSD_CHARGE__SIZE, 0x00000001
 1355              	.set CYFLD_CSD_CSD_SENSE__OFFSET, 0x00000001
 1356              	.set CYFLD_CSD_CSD_SENSE__SIZE, 0x00000001
 1357              	.set CYFLD_CSD_COMP_OUT__OFFSET, 0x00000002
 1358              	.set CYFLD_CSD_COMP_OUT__SIZE, 0x00000001
 1359              	.set CYVAL_CSD_COMP_OUT_C_LT_VREF, 0x00000000
 1360              	.set CYVAL_CSD_COMP_OUT_C_GT_VREF, 0x00000001
 1361              	.set CYFLD_CSD_SAMPLE__OFFSET, 0x00000003
 1362              	.set CYFLD_CSD_SAMPLE__SIZE, 0x00000001
 1363              	.set CYREG_CSD_INTR, 0x40080014
 1364              	.set CYFLD_CSD_CSD__OFFSET, 0x00000000
 1365              	.set CYFLD_CSD_CSD__SIZE, 0x00000001
 1366              	.set CYREG_CSD_INTR_SET, 0x40080018
 1367              	.set CYREG_CSD_PWM, 0x4008001c
 1368              	.set CYFLD_CSD_PWM_COUNT__OFFSET, 0x00000000
 1369              	.set CYFLD_CSD_PWM_COUNT__SIZE, 0x00000004
 1370              	.set CYFLD_CSD_PWM_SEL__OFFSET, 0x00000004
 1371              	.set CYFLD_CSD_PWM_SEL__SIZE, 0x00000002
 1372              	.set CYVAL_CSD_PWM_SEL_OFF, 0x00000000
 1373              	.set CYVAL_CSD_PWM_SEL_FIXED_HIGH, 0x00000002
 1374              	.set CYVAL_CSD_PWM_SEL_FIXED_LOW, 0x00000003
 1375              	.set CYREG_CSD_TRIM1, 0x4008ff00
 1376              	.set CYFLD_CSD_IDAC1_SRC_TRIM__OFFSET, 0x00000000
 1377              	.set CYFLD_CSD_IDAC1_SRC_TRIM__SIZE, 0x00000004
 1378              	.set CYFLD_CSD_IDAC2_SRC_TRIM__OFFSET, 0x00000004
 1379              	.set CYFLD_CSD_IDAC2_SRC_TRIM__SIZE, 0x00000004
 1380              	.set CYREG_CSD_TRIM2, 0x4008ff04
 1381              	.set CYFLD_CSD_IDAC1_SNK_TRIM__OFFSET, 0x00000000
 1382              	.set CYFLD_CSD_IDAC1_SNK_TRIM__SIZE, 0x00000004
 1383              	.set CYFLD_CSD_IDAC2_SNK_TRIM__OFFSET, 0x00000004
 1384              	.set CYFLD_CSD_IDAC2_SNK_TRIM__SIZE, 0x00000004
 1385              	.set CYDEV_CPUSS_BASE, 0x40100000
 1386              	.set CYDEV_CPUSS_SIZE, 0x00001000
 1387              	.set CYREG_CPUSS_CONFIG, 0x40100000
 1388              	.set CYFLD_CPUSS_VECT_IN_RAM__OFFSET, 0x00000000
ARM GAS  Generated_Source\PSoC4\SW_Tx_UART_AsmGnu.s 			page 26


 1389              	.set CYFLD_CPUSS_VECT_IN_RAM__SIZE, 0x00000001
 1390              	.set CYREG_CPUSS_SYSREQ, 0x40100004
 1391              	.set CYFLD_CPUSS_SYSCALL_COMMAND__OFFSET, 0x00000000
 1392              	.set CYFLD_CPUSS_SYSCALL_COMMAND__SIZE, 0x00000010
 1393              	.set CYFLD_CPUSS_DIS_RESET_VECT_REL__OFFSET, 0x0000001b
 1394              	.set CYFLD_CPUSS_DIS_RESET_VECT_REL__SIZE, 0x00000001
 1395              	.set CYFLD_CPUSS_PRIVILEGED__OFFSET, 0x0000001c
 1396              	.set CYFLD_CPUSS_PRIVILEGED__SIZE, 0x00000001
 1397              	.set CYFLD_CPUSS_ROM_ACCESS_EN__OFFSET, 0x0000001d
 1398              	.set CYFLD_CPUSS_ROM_ACCESS_EN__SIZE, 0x00000001
 1399              	.set CYFLD_CPUSS_HMASTER_0__OFFSET, 0x0000001e
 1400              	.set CYFLD_CPUSS_HMASTER_0__SIZE, 0x00000001
 1401              	.set CYFLD_CPUSS_SYSCALL_REQ__OFFSET, 0x0000001f
 1402              	.set CYFLD_CPUSS_SYSCALL_REQ__SIZE, 0x00000001
 1403              	.set CYREG_CPUSS_SYSARG, 0x40100008
 1404              	.set CYFLD_CPUSS_SYSCALL_ARG__OFFSET, 0x00000000
 1405              	.set CYFLD_CPUSS_SYSCALL_ARG__SIZE, 0x00000020
 1406              	.set CYREG_CPUSS_PROTECTION, 0x4010000c
 1407              	.set CYFLD_CPUSS_PROTECTION_MODE__OFFSET, 0x00000000
 1408              	.set CYFLD_CPUSS_PROTECTION_MODE__SIZE, 0x00000004
 1409              	.set CYFLD_CPUSS_PROTECTION_LOCK__OFFSET, 0x0000001f
 1410              	.set CYFLD_CPUSS_PROTECTION_LOCK__SIZE, 0x00000001
 1411              	.set CYREG_CPUSS_PRIV_ROM, 0x40100010
 1412              	.set CYFLD_CPUSS_BROM_PROT_LIMIT__OFFSET, 0x00000000
 1413              	.set CYFLD_CPUSS_BROM_PROT_LIMIT__SIZE, 0x00000008
 1414              	.set CYREG_CPUSS_PRIV_RAM, 0x40100014
 1415              	.set CYFLD_CPUSS_RAM_PROT_LIMIT__OFFSET, 0x00000000
 1416              	.set CYFLD_CPUSS_RAM_PROT_LIMIT__SIZE, 0x00000009
 1417              	.set CYREG_CPUSS_PRIV_FLASH, 0x40100018
 1418              	.set CYFLD_CPUSS_FLASH_PROT_LIMIT__OFFSET, 0x00000000
 1419              	.set CYFLD_CPUSS_FLASH_PROT_LIMIT__SIZE, 0x0000000b
 1420              	.set CYREG_CPUSS_WOUNDING, 0x4010001c
 1421              	.set CYFLD_CPUSS_RAM_WOUND__OFFSET, 0x00000010
 1422              	.set CYFLD_CPUSS_RAM_WOUND__SIZE, 0x00000003
 1423              	.set CYFLD_CPUSS_FLASH_WOUND__OFFSET, 0x00000014
 1424              	.set CYFLD_CPUSS_FLASH_WOUND__SIZE, 0x00000003
 1425              	.set CYREG_CPUSS_FLASH_CTL, 0x40100030
 1426              	.set CYFLD_CPUSS_FLASH_WS__OFFSET, 0x00000000
 1427              	.set CYFLD_CPUSS_FLASH_WS__SIZE, 0x00000002
 1428              	.set CYFLD_CPUSS_PREF_EN__OFFSET, 0x00000004
 1429              	.set CYFLD_CPUSS_PREF_EN__SIZE, 0x00000001
 1430              	.set CYFLD_CPUSS_FLASH_INVALIDATE__OFFSET, 0x00000008
 1431              	.set CYFLD_CPUSS_FLASH_INVALIDATE__SIZE, 0x00000001
 1432              	.set CYREG_CPUSS_ROM_CTL, 0x40100034
 1433              	.set CYFLD_CPUSS_ROM_WS__OFFSET, 0x00000000
 1434              	.set CYFLD_CPUSS_ROM_WS__SIZE, 0x00000001
 1435              	.set CYDEV_SPCIF_BASE, 0x40110000
 1436              	.set CYDEV_SPCIF_SIZE, 0x00010000
 1437              	.set CYREG_SPCIF_GEOMETRY, 0x40110000
 1438              	.set CYFLD_SPCIF_FLASH__OFFSET, 0x00000000
 1439              	.set CYFLD_SPCIF_FLASH__SIZE, 0x00000010
 1440              	.set CYFLD_SPCIF_SFLASH__OFFSET, 0x00000010
 1441              	.set CYFLD_SPCIF_SFLASH__SIZE, 0x00000004
 1442              	.set CYFLD_SPCIF_NUM_FLASH__OFFSET, 0x00000014
 1443              	.set CYFLD_SPCIF_NUM_FLASH__SIZE, 0x00000002
 1444              	.set CYFLD_SPCIF_FLASH_ROW__OFFSET, 0x00000016
 1445              	.set CYFLD_SPCIF_FLASH_ROW__SIZE, 0x00000002
ARM GAS  Generated_Source\PSoC4\SW_Tx_UART_AsmGnu.s 			page 27


 1446              	.set CYFLD_SPCIF_DE_CPD_LP__OFFSET, 0x0000001f
 1447              	.set CYFLD_SPCIF_DE_CPD_LP__SIZE, 0x00000001
 1448              	.set CYREG_SPCIF_INTR, 0x401107f0
 1449              	.set CYFLD_SPCIF_TIMER__OFFSET, 0x00000000
 1450              	.set CYFLD_SPCIF_TIMER__SIZE, 0x00000001
 1451              	.set CYREG_SPCIF_INTR_SET, 0x401107f4
 1452              	.set CYREG_SPCIF_INTR_MASK, 0x401107f8
 1453              	.set CYREG_SPCIF_INTR_MASKED, 0x401107fc
 1454              	.set CYDEV_CM0_BASE, 0xe0000000
 1455              	.set CYDEV_CM0_SIZE, 0x00100000
 1456              	.set CYREG_CM0_DWT_PID4, 0xe0001fd0
 1457              	.set CYFLD_CM0_VALUE__OFFSET, 0x00000000
 1458              	.set CYFLD_CM0_VALUE__SIZE, 0x00000020
 1459              	.set CYREG_CM0_DWT_PID0, 0xe0001fe0
 1460              	.set CYREG_CM0_DWT_PID1, 0xe0001fe4
 1461              	.set CYREG_CM0_DWT_PID2, 0xe0001fe8
 1462              	.set CYREG_CM0_DWT_PID3, 0xe0001fec
 1463              	.set CYREG_CM0_DWT_CID0, 0xe0001ff0
 1464              	.set CYREG_CM0_DWT_CID1, 0xe0001ff4
 1465              	.set CYREG_CM0_DWT_CID2, 0xe0001ff8
 1466              	.set CYREG_CM0_DWT_CID3, 0xe0001ffc
 1467              	.set CYREG_CM0_BP_PID4, 0xe0002fd0
 1468              	.set CYREG_CM0_BP_PID0, 0xe0002fe0
 1469              	.set CYREG_CM0_BP_PID1, 0xe0002fe4
 1470              	.set CYREG_CM0_BP_PID2, 0xe0002fe8
 1471              	.set CYREG_CM0_BP_PID3, 0xe0002fec
 1472              	.set CYREG_CM0_BP_CID0, 0xe0002ff0
 1473              	.set CYREG_CM0_BP_CID1, 0xe0002ff4
 1474              	.set CYREG_CM0_BP_CID2, 0xe0002ff8
 1475              	.set CYREG_CM0_BP_CID3, 0xe0002ffc
 1476              	.set CYREG_CM0_SYST_CSR, 0xe000e010
 1477              	.set CYFLD_CM0_ENABLE__OFFSET, 0x00000000
 1478              	.set CYFLD_CM0_ENABLE__SIZE, 0x00000001
 1479              	.set CYFLD_CM0_TICKINT__OFFSET, 0x00000001
 1480              	.set CYFLD_CM0_TICKINT__SIZE, 0x00000001
 1481              	.set CYFLD_CM0_CLKSOURCE__OFFSET, 0x00000002
 1482              	.set CYFLD_CM0_CLKSOURCE__SIZE, 0x00000001
 1483              	.set CYFLD_CM0_COUNTFLAG__OFFSET, 0x00000010
 1484              	.set CYFLD_CM0_COUNTFLAG__SIZE, 0x00000001
 1485              	.set CYREG_CM0_SYST_RVR, 0xe000e014
 1486              	.set CYFLD_CM0_RELOAD__OFFSET, 0x00000000
 1487              	.set CYFLD_CM0_RELOAD__SIZE, 0x00000018
 1488              	.set CYREG_CM0_SYST_CVR, 0xe000e018
 1489              	.set CYFLD_CM0_CURRENT__OFFSET, 0x00000000
 1490              	.set CYFLD_CM0_CURRENT__SIZE, 0x00000018
 1491              	.set CYREG_CM0_SYST_CALIB, 0xe000e01c
 1492              	.set CYFLD_CM0_TENMS__OFFSET, 0x00000000
 1493              	.set CYFLD_CM0_TENMS__SIZE, 0x00000018
 1494              	.set CYFLD_CM0_SKEW__OFFSET, 0x0000001e
 1495              	.set CYFLD_CM0_SKEW__SIZE, 0x00000001
 1496              	.set CYFLD_CM0_NOREF__OFFSET, 0x0000001f
 1497              	.set CYFLD_CM0_NOREF__SIZE, 0x00000001
 1498              	.set CYREG_CM0_ISER, 0xe000e100
 1499              	.set CYFLD_CM0_SETENA__OFFSET, 0x00000000
 1500              	.set CYFLD_CM0_SETENA__SIZE, 0x00000020
 1501              	.set CYREG_CM0_ICER, 0xe000e180
 1502              	.set CYFLD_CM0_CLRENA__OFFSET, 0x00000000
ARM GAS  Generated_Source\PSoC4\SW_Tx_UART_AsmGnu.s 			page 28


 1503              	.set CYFLD_CM0_CLRENA__SIZE, 0x00000020
 1504              	.set CYREG_CM0_ISPR, 0xe000e200
 1505              	.set CYFLD_CM0_SETPEND__OFFSET, 0x00000000
 1506              	.set CYFLD_CM0_SETPEND__SIZE, 0x00000020
 1507              	.set CYREG_CM0_ICPR, 0xe000e280
 1508              	.set CYFLD_CM0_CLRPEND__OFFSET, 0x00000000
 1509              	.set CYFLD_CM0_CLRPEND__SIZE, 0x00000020
 1510              	.set CYREG_CM0_IPR0, 0xe000e400
 1511              	.set CYFLD_CM0_PRI_N0__OFFSET, 0x00000006
 1512              	.set CYFLD_CM0_PRI_N0__SIZE, 0x00000002
 1513              	.set CYFLD_CM0_PRI_N1__OFFSET, 0x0000000e
 1514              	.set CYFLD_CM0_PRI_N1__SIZE, 0x00000002
 1515              	.set CYFLD_CM0_PRI_N2__OFFSET, 0x00000016
 1516              	.set CYFLD_CM0_PRI_N2__SIZE, 0x00000002
 1517              	.set CYFLD_CM0_PRI_N3__OFFSET, 0x0000001e
 1518              	.set CYFLD_CM0_PRI_N3__SIZE, 0x00000002
 1519              	.set CYREG_CM0_IPR1, 0xe000e404
 1520              	.set CYREG_CM0_IPR2, 0xe000e408
 1521              	.set CYREG_CM0_IPR3, 0xe000e40c
 1522              	.set CYREG_CM0_IPR4, 0xe000e410
 1523              	.set CYREG_CM0_IPR5, 0xe000e414
 1524              	.set CYREG_CM0_IPR6, 0xe000e418
 1525              	.set CYREG_CM0_IPR7, 0xe000e41c
 1526              	.set CYREG_CM0_CPUID, 0xe000ed00
 1527              	.set CYFLD_CM0_REVISION__OFFSET, 0x00000000
 1528              	.set CYFLD_CM0_REVISION__SIZE, 0x00000004
 1529              	.set CYFLD_CM0_PARTNO__OFFSET, 0x00000004
 1530              	.set CYFLD_CM0_PARTNO__SIZE, 0x0000000c
 1531              	.set CYFLD_CM0_CONSTANT__OFFSET, 0x00000010
 1532              	.set CYFLD_CM0_CONSTANT__SIZE, 0x00000004
 1533              	.set CYFLD_CM0_VARIANT__OFFSET, 0x00000014
 1534              	.set CYFLD_CM0_VARIANT__SIZE, 0x00000004
 1535              	.set CYFLD_CM0_IMPLEMENTER__OFFSET, 0x00000018
 1536              	.set CYFLD_CM0_IMPLEMENTER__SIZE, 0x00000008
 1537              	.set CYREG_CM0_ICSR, 0xe000ed04
 1538              	.set CYFLD_CM0_VECTACTIVE__OFFSET, 0x00000000
 1539              	.set CYFLD_CM0_VECTACTIVE__SIZE, 0x00000009
 1540              	.set CYFLD_CM0_VECTPENDING__OFFSET, 0x0000000c
 1541              	.set CYFLD_CM0_VECTPENDING__SIZE, 0x00000009
 1542              	.set CYFLD_CM0_ISRPENDING__OFFSET, 0x00000016
 1543              	.set CYFLD_CM0_ISRPENDING__SIZE, 0x00000001
 1544              	.set CYFLD_CM0_ISRPREEMPT__OFFSET, 0x00000017
 1545              	.set CYFLD_CM0_ISRPREEMPT__SIZE, 0x00000001
 1546              	.set CYFLD_CM0_PENDSTCLR__OFFSET, 0x00000019
 1547              	.set CYFLD_CM0_PENDSTCLR__SIZE, 0x00000001
 1548              	.set CYFLD_CM0_PENDSTSETb__OFFSET, 0x0000001a
 1549              	.set CYFLD_CM0_PENDSTSETb__SIZE, 0x00000001
 1550              	.set CYFLD_CM0_PENDSVCLR__OFFSET, 0x0000001b
 1551              	.set CYFLD_CM0_PENDSVCLR__SIZE, 0x00000001
 1552              	.set CYFLD_CM0_PENDSVSET__OFFSET, 0x0000001c
 1553              	.set CYFLD_CM0_PENDSVSET__SIZE, 0x00000001
 1554              	.set CYFLD_CM0_NMIPENDSET__OFFSET, 0x0000001f
 1555              	.set CYFLD_CM0_NMIPENDSET__SIZE, 0x00000001
 1556              	.set CYREG_CM0_AIRCR, 0xe000ed0c
 1557              	.set CYFLD_CM0_VECTCLRACTIVE__OFFSET, 0x00000001
 1558              	.set CYFLD_CM0_VECTCLRACTIVE__SIZE, 0x00000001
 1559              	.set CYFLD_CM0_SYSRESETREQ__OFFSET, 0x00000002
ARM GAS  Generated_Source\PSoC4\SW_Tx_UART_AsmGnu.s 			page 29


 1560              	.set CYFLD_CM0_SYSRESETREQ__SIZE, 0x00000001
 1561              	.set CYFLD_CM0_ENDIANNESS__OFFSET, 0x0000000f
 1562              	.set CYFLD_CM0_ENDIANNESS__SIZE, 0x00000001
 1563              	.set CYFLD_CM0_VECTKEY__OFFSET, 0x00000010
 1564              	.set CYFLD_CM0_VECTKEY__SIZE, 0x00000010
 1565              	.set CYREG_CM0_SCR, 0xe000ed10
 1566              	.set CYFLD_CM0_SLEEPONEXIT__OFFSET, 0x00000001
 1567              	.set CYFLD_CM0_SLEEPONEXIT__SIZE, 0x00000001
 1568              	.set CYFLD_CM0_SLEEPDEEP__OFFSET, 0x00000002
 1569              	.set CYFLD_CM0_SLEEPDEEP__SIZE, 0x00000001
 1570              	.set CYFLD_CM0_SEVONPEND__OFFSET, 0x00000004
 1571              	.set CYFLD_CM0_SEVONPEND__SIZE, 0x00000001
 1572              	.set CYREG_CM0_CCR, 0xe000ed14
 1573              	.set CYFLD_CM0_UNALIGN_TRP__OFFSET, 0x00000003
 1574              	.set CYFLD_CM0_UNALIGN_TRP__SIZE, 0x00000001
 1575              	.set CYFLD_CM0_STKALIGN__OFFSET, 0x00000009
 1576              	.set CYFLD_CM0_STKALIGN__SIZE, 0x00000001
 1577              	.set CYREG_CM0_SHPR2, 0xe000ed1c
 1578              	.set CYFLD_CM0_PRI_11__OFFSET, 0x0000001e
 1579              	.set CYFLD_CM0_PRI_11__SIZE, 0x00000002
 1580              	.set CYREG_CM0_SHPR3, 0xe000ed20
 1581              	.set CYFLD_CM0_PRI_14__OFFSET, 0x00000016
 1582              	.set CYFLD_CM0_PRI_14__SIZE, 0x00000002
 1583              	.set CYFLD_CM0_PRI_15__OFFSET, 0x0000001e
 1584              	.set CYFLD_CM0_PRI_15__SIZE, 0x00000002
 1585              	.set CYREG_CM0_SHCSR, 0xe000ed24
 1586              	.set CYFLD_CM0_SVCALLPENDED__OFFSET, 0x0000000f
 1587              	.set CYFLD_CM0_SVCALLPENDED__SIZE, 0x00000001
 1588              	.set CYREG_CM0_SCS_PID4, 0xe000efd0
 1589              	.set CYREG_CM0_SCS_PID0, 0xe000efe0
 1590              	.set CYREG_CM0_SCS_PID1, 0xe000efe4
 1591              	.set CYREG_CM0_SCS_PID2, 0xe000efe8
 1592              	.set CYREG_CM0_SCS_PID3, 0xe000efec
 1593              	.set CYREG_CM0_SCS_CID0, 0xe000eff0
 1594              	.set CYREG_CM0_SCS_CID1, 0xe000eff4
 1595              	.set CYREG_CM0_SCS_CID2, 0xe000eff8
 1596              	.set CYREG_CM0_SCS_CID3, 0xe000effc
 1597              	.set CYREG_CM0_ROM_SCS, 0xe00ff000
 1598              	.set CYREG_CM0_ROM_DWT, 0xe00ff004
 1599              	.set CYREG_CM0_ROM_BPU, 0xe00ff008
 1600              	.set CYREG_CM0_ROM_END, 0xe00ff00c
 1601              	.set CYREG_CM0_ROM_CSMT, 0xe00fffcc
 1602              	.set CYREG_CM0_ROM_PID4, 0xe00fffd0
 1603              	.set CYREG_CM0_ROM_PID0, 0xe00fffe0
 1604              	.set CYREG_CM0_ROM_PID1, 0xe00fffe4
 1605              	.set CYREG_CM0_ROM_PID2, 0xe00fffe8
 1606              	.set CYREG_CM0_ROM_PID3, 0xe00fffec
 1607              	.set CYREG_CM0_ROM_CID0, 0xe00ffff0
 1608              	.set CYREG_CM0_ROM_CID1, 0xe00ffff4
 1609              	.set CYREG_CM0_ROM_CID2, 0xe00ffff8
 1610              	.set CYREG_CM0_ROM_CID3, 0xe00ffffc
 1611              	.set CYDEV_ROMTABLE_BASE, 0xf0000000
 1612              	.set CYDEV_ROMTABLE_SIZE, 0x00001000
 1613              	.set CYREG_ROMTABLE_ADDR, 0xf0000000
 1614              	.set CYFLD_ROMTABLE_PRESENT__OFFSET, 0x00000000
 1615              	.set CYFLD_ROMTABLE_PRESENT__SIZE, 0x00000001
 1616              	.set CYFLD_ROMTABLE_FORMAT_32BIT__OFFSET, 0x00000001
ARM GAS  Generated_Source\PSoC4\SW_Tx_UART_AsmGnu.s 			page 30


 1617              	.set CYFLD_ROMTABLE_FORMAT_32BIT__SIZE, 0x00000001
 1618              	.set CYFLD_ROMTABLE_ADDR_OFFSET__OFFSET, 0x0000000c
 1619              	.set CYFLD_ROMTABLE_ADDR_OFFSET__SIZE, 0x00000014
 1620              	.set CYREG_ROMTABLE_DID, 0xf0000fcc
 1621              	.set CYFLD_ROMTABLE_VALUE__OFFSET, 0x00000000
 1622              	.set CYFLD_ROMTABLE_VALUE__SIZE, 0x00000020
 1623              	.set CYREG_ROMTABLE_PID4, 0xf0000fd0
 1624              	.set CYFLD_ROMTABLE_JEP_CONTINUATION__OFFSET, 0x00000000
 1625              	.set CYFLD_ROMTABLE_JEP_CONTINUATION__SIZE, 0x00000004
 1626              	.set CYFLD_ROMTABLE_COUNT__OFFSET, 0x00000004
 1627              	.set CYFLD_ROMTABLE_COUNT__SIZE, 0x00000004
 1628              	.set CYREG_ROMTABLE_PID5, 0xf0000fd4
 1629              	.set CYREG_ROMTABLE_PID6, 0xf0000fd8
 1630              	.set CYREG_ROMTABLE_PID7, 0xf0000fdc
 1631              	.set CYREG_ROMTABLE_PID0, 0xf0000fe0
 1632              	.set CYFLD_ROMTABLE_PN_MIN__OFFSET, 0x00000000
 1633              	.set CYFLD_ROMTABLE_PN_MIN__SIZE, 0x00000008
 1634              	.set CYREG_ROMTABLE_PID1, 0xf0000fe4
 1635              	.set CYFLD_ROMTABLE_PN_MAJ__OFFSET, 0x00000000
 1636              	.set CYFLD_ROMTABLE_PN_MAJ__SIZE, 0x00000004
 1637              	.set CYFLD_ROMTABLE_JEPID_MIN__OFFSET, 0x00000004
 1638              	.set CYFLD_ROMTABLE_JEPID_MIN__SIZE, 0x00000004
 1639              	.set CYREG_ROMTABLE_PID2, 0xf0000fe8
 1640              	.set CYFLD_ROMTABLE_JEPID_MAJ__OFFSET, 0x00000000
 1641              	.set CYFLD_ROMTABLE_JEPID_MAJ__SIZE, 0x00000003
 1642              	.set CYFLD_ROMTABLE_REV__OFFSET, 0x00000004
 1643              	.set CYFLD_ROMTABLE_REV__SIZE, 0x00000004
 1644              	.set CYREG_ROMTABLE_PID3, 0xf0000fec
 1645              	.set CYFLD_ROMTABLE_CM__OFFSET, 0x00000000
 1646              	.set CYFLD_ROMTABLE_CM__SIZE, 0x00000004
 1647              	.set CYFLD_ROMTABLE_REV_AND__OFFSET, 0x00000004
 1648              	.set CYFLD_ROMTABLE_REV_AND__SIZE, 0x00000004
 1649              	.set CYREG_ROMTABLE_CID0, 0xf0000ff0
 1650              	.set CYREG_ROMTABLE_CID1, 0xf0000ff4
 1651              	.set CYREG_ROMTABLE_CID2, 0xf0000ff8
 1652              	.set CYREG_ROMTABLE_CID3, 0xf0000ffc
 1653              	.set CYDEV_FLS_SECTOR_SIZE, 0x00004000
 1654              	.set CYDEV_FLS_ROW_SIZE, 0x00000040
 1655              	.set CYREG_SFLASH_PROT_ROW00, CYREG_SFLASH_PROT_ROW0
 1656              	.set CYREG_SFLASH_PROT_ROW01, CYREG_SFLASH_PROT_ROW1
 1657              	.set CYREG_SFLASH_PROT_ROW02, CYREG_SFLASH_PROT_ROW2
 1658              	.set CYREG_SFLASH_PROT_ROW03, CYREG_SFLASH_PROT_ROW3
 1659              	.set CYREG_SFLASH_PROT_ROW04, CYREG_SFLASH_PROT_ROW4
 1660              	.set CYREG_SFLASH_PROT_ROW05, CYREG_SFLASH_PROT_ROW5
 1661              	.set CYREG_SFLASH_PROT_ROW06, CYREG_SFLASH_PROT_ROW6
 1662              	.set CYREG_SFLASH_PROT_ROW07, CYREG_SFLASH_PROT_ROW7
 1663              	.set CYREG_SFLASH_PROT_ROW08, CYREG_SFLASH_PROT_ROW8
 1664              	.set CYREG_SFLASH_PROT_ROW09, CYREG_SFLASH_PROT_ROW9
 1665              	.set CYREG_SFLASH_AV_PAIRS_8B000, CYREG_SFLASH_AV_PAIRS_8B0
 1666              	.set CYREG_SFLASH_AV_PAIRS_8B001, CYREG_SFLASH_AV_PAIRS_8B1
 1667              	.set CYREG_SFLASH_AV_PAIRS_8B002, CYREG_SFLASH_AV_PAIRS_8B2
 1668              	.set CYREG_SFLASH_AV_PAIRS_8B003, CYREG_SFLASH_AV_PAIRS_8B3
 1669              	.set CYREG_SFLASH_AV_PAIRS_8B004, CYREG_SFLASH_AV_PAIRS_8B4
 1670              	.set CYREG_SFLASH_AV_PAIRS_8B005, CYREG_SFLASH_AV_PAIRS_8B5
 1671              	.set CYREG_SFLASH_AV_PAIRS_8B006, CYREG_SFLASH_AV_PAIRS_8B6
 1672              	.set CYREG_SFLASH_AV_PAIRS_8B007, CYREG_SFLASH_AV_PAIRS_8B7
 1673              	.set CYREG_SFLASH_AV_PAIRS_8B008, CYREG_SFLASH_AV_PAIRS_8B8
ARM GAS  Generated_Source\PSoC4\SW_Tx_UART_AsmGnu.s 			page 31


 1674              	.set CYREG_SFLASH_AV_PAIRS_8B009, CYREG_SFLASH_AV_PAIRS_8B9
 1675              	.set CYREG_SFLASH_AV_PAIRS_8B010, CYREG_SFLASH_AV_PAIRS_8B10
 1676              	.set CYREG_SFLASH_AV_PAIRS_8B011, CYREG_SFLASH_AV_PAIRS_8B11
 1677              	.set CYREG_SFLASH_AV_PAIRS_8B012, CYREG_SFLASH_AV_PAIRS_8B12
 1678              	.set CYREG_SFLASH_AV_PAIRS_8B013, CYREG_SFLASH_AV_PAIRS_8B13
 1679              	.set CYREG_SFLASH_AV_PAIRS_8B014, CYREG_SFLASH_AV_PAIRS_8B14
 1680              	.set CYREG_SFLASH_AV_PAIRS_8B015, CYREG_SFLASH_AV_PAIRS_8B15
 1681              	.set CYREG_SFLASH_AV_PAIRS_8B016, CYREG_SFLASH_AV_PAIRS_8B16
 1682              	.set CYREG_SFLASH_AV_PAIRS_8B017, CYREG_SFLASH_AV_PAIRS_8B17
 1683              	.set CYREG_SFLASH_AV_PAIRS_8B018, CYREG_SFLASH_AV_PAIRS_8B18
 1684              	.set CYREG_SFLASH_AV_PAIRS_8B019, CYREG_SFLASH_AV_PAIRS_8B19
 1685              	.set CYREG_SFLASH_AV_PAIRS_8B020, CYREG_SFLASH_AV_PAIRS_8B20
 1686              	.set CYREG_SFLASH_AV_PAIRS_8B021, CYREG_SFLASH_AV_PAIRS_8B21
 1687              	.set CYREG_SFLASH_AV_PAIRS_8B022, CYREG_SFLASH_AV_PAIRS_8B22
 1688              	.set CYREG_SFLASH_AV_PAIRS_8B023, CYREG_SFLASH_AV_PAIRS_8B23
 1689              	.set CYREG_SFLASH_AV_PAIRS_8B024, CYREG_SFLASH_AV_PAIRS_8B24
 1690              	.set CYREG_SFLASH_AV_PAIRS_8B025, CYREG_SFLASH_AV_PAIRS_8B25
 1691              	.set CYREG_SFLASH_AV_PAIRS_8B026, CYREG_SFLASH_AV_PAIRS_8B26
 1692              	.set CYREG_SFLASH_AV_PAIRS_8B027, CYREG_SFLASH_AV_PAIRS_8B27
 1693              	.set CYREG_SFLASH_AV_PAIRS_8B028, CYREG_SFLASH_AV_PAIRS_8B28
 1694              	.set CYREG_SFLASH_AV_PAIRS_8B029, CYREG_SFLASH_AV_PAIRS_8B29
 1695              	.set CYREG_SFLASH_AV_PAIRS_8B030, CYREG_SFLASH_AV_PAIRS_8B30
 1696              	.set CYREG_SFLASH_AV_PAIRS_8B031, CYREG_SFLASH_AV_PAIRS_8B31
 1697              	.set CYREG_SFLASH_AV_PAIRS_8B032, CYREG_SFLASH_AV_PAIRS_8B32
 1698              	.set CYREG_SFLASH_AV_PAIRS_8B033, CYREG_SFLASH_AV_PAIRS_8B33
 1699              	.set CYREG_SFLASH_AV_PAIRS_8B034, CYREG_SFLASH_AV_PAIRS_8B34
 1700              	.set CYREG_SFLASH_AV_PAIRS_8B035, CYREG_SFLASH_AV_PAIRS_8B35
 1701              	.set CYREG_SFLASH_AV_PAIRS_8B036, CYREG_SFLASH_AV_PAIRS_8B36
 1702              	.set CYREG_SFLASH_AV_PAIRS_8B037, CYREG_SFLASH_AV_PAIRS_8B37
 1703              	.set CYREG_SFLASH_AV_PAIRS_8B038, CYREG_SFLASH_AV_PAIRS_8B38
 1704              	.set CYREG_SFLASH_AV_PAIRS_8B039, CYREG_SFLASH_AV_PAIRS_8B39
 1705              	.set CYREG_SFLASH_AV_PAIRS_8B040, CYREG_SFLASH_AV_PAIRS_8B40
 1706              	.set CYREG_SFLASH_AV_PAIRS_8B041, CYREG_SFLASH_AV_PAIRS_8B41
 1707              	.set CYREG_SFLASH_AV_PAIRS_8B042, CYREG_SFLASH_AV_PAIRS_8B42
 1708              	.set CYREG_SFLASH_AV_PAIRS_8B043, CYREG_SFLASH_AV_PAIRS_8B43
 1709              	.set CYREG_SFLASH_AV_PAIRS_8B044, CYREG_SFLASH_AV_PAIRS_8B44
 1710              	.set CYREG_SFLASH_AV_PAIRS_8B045, CYREG_SFLASH_AV_PAIRS_8B45
 1711              	.set CYREG_SFLASH_AV_PAIRS_8B046, CYREG_SFLASH_AV_PAIRS_8B46
 1712              	.set CYREG_SFLASH_AV_PAIRS_8B047, CYREG_SFLASH_AV_PAIRS_8B47
 1713              	.set CYREG_SFLASH_AV_PAIRS_8B048, CYREG_SFLASH_AV_PAIRS_8B48
 1714              	.set CYREG_SFLASH_AV_PAIRS_8B049, CYREG_SFLASH_AV_PAIRS_8B49
 1715              	.set CYREG_SFLASH_AV_PAIRS_8B050, CYREG_SFLASH_AV_PAIRS_8B50
 1716              	.set CYREG_SFLASH_AV_PAIRS_8B051, CYREG_SFLASH_AV_PAIRS_8B51
 1717              	.set CYREG_SFLASH_AV_PAIRS_8B052, CYREG_SFLASH_AV_PAIRS_8B52
 1718              	.set CYREG_SFLASH_AV_PAIRS_8B053, CYREG_SFLASH_AV_PAIRS_8B53
 1719              	.set CYREG_SFLASH_AV_PAIRS_8B054, CYREG_SFLASH_AV_PAIRS_8B54
 1720              	.set CYREG_SFLASH_AV_PAIRS_8B055, CYREG_SFLASH_AV_PAIRS_8B55
 1721              	.set CYREG_SFLASH_AV_PAIRS_8B056, CYREG_SFLASH_AV_PAIRS_8B56
 1722              	.set CYREG_SFLASH_AV_PAIRS_8B057, CYREG_SFLASH_AV_PAIRS_8B57
 1723              	.set CYREG_SFLASH_AV_PAIRS_8B058, CYREG_SFLASH_AV_PAIRS_8B58
 1724              	.set CYREG_SFLASH_AV_PAIRS_8B059, CYREG_SFLASH_AV_PAIRS_8B59
 1725              	.set CYREG_SFLASH_AV_PAIRS_8B060, CYREG_SFLASH_AV_PAIRS_8B60
 1726              	.set CYREG_SFLASH_AV_PAIRS_8B061, CYREG_SFLASH_AV_PAIRS_8B61
 1727              	.set CYREG_SFLASH_AV_PAIRS_8B062, CYREG_SFLASH_AV_PAIRS_8B62
 1728              	.set CYREG_SFLASH_AV_PAIRS_8B063, CYREG_SFLASH_AV_PAIRS_8B63
 1729              	.set CYREG_SFLASH_AV_PAIRS_8B064, CYREG_SFLASH_AV_PAIRS_8B64
 1730              	.set CYREG_SFLASH_AV_PAIRS_8B065, CYREG_SFLASH_AV_PAIRS_8B65
ARM GAS  Generated_Source\PSoC4\SW_Tx_UART_AsmGnu.s 			page 32


 1731              	.set CYREG_SFLASH_AV_PAIRS_8B066, CYREG_SFLASH_AV_PAIRS_8B66
 1732              	.set CYREG_SFLASH_AV_PAIRS_8B067, CYREG_SFLASH_AV_PAIRS_8B67
 1733              	.set CYREG_SFLASH_AV_PAIRS_8B068, CYREG_SFLASH_AV_PAIRS_8B68
 1734              	.set CYREG_SFLASH_AV_PAIRS_8B069, CYREG_SFLASH_AV_PAIRS_8B69
 1735              	.set CYREG_SFLASH_AV_PAIRS_8B070, CYREG_SFLASH_AV_PAIRS_8B70
 1736              	.set CYREG_SFLASH_AV_PAIRS_8B071, CYREG_SFLASH_AV_PAIRS_8B71
 1737              	.set CYREG_SFLASH_AV_PAIRS_8B072, CYREG_SFLASH_AV_PAIRS_8B72
 1738              	.set CYREG_SFLASH_AV_PAIRS_8B073, CYREG_SFLASH_AV_PAIRS_8B73
 1739              	.set CYREG_SFLASH_AV_PAIRS_8B074, CYREG_SFLASH_AV_PAIRS_8B74
 1740              	.set CYREG_SFLASH_AV_PAIRS_8B075, CYREG_SFLASH_AV_PAIRS_8B75
 1741              	.set CYREG_SFLASH_AV_PAIRS_8B076, CYREG_SFLASH_AV_PAIRS_8B76
 1742              	.set CYREG_SFLASH_AV_PAIRS_8B077, CYREG_SFLASH_AV_PAIRS_8B77
 1743              	.set CYREG_SFLASH_AV_PAIRS_8B078, CYREG_SFLASH_AV_PAIRS_8B78
 1744              	.set CYREG_SFLASH_AV_PAIRS_8B079, CYREG_SFLASH_AV_PAIRS_8B79
 1745              	.set CYREG_SFLASH_AV_PAIRS_8B080, CYREG_SFLASH_AV_PAIRS_8B80
 1746              	.set CYREG_SFLASH_AV_PAIRS_8B081, CYREG_SFLASH_AV_PAIRS_8B81
 1747              	.set CYREG_SFLASH_AV_PAIRS_8B082, CYREG_SFLASH_AV_PAIRS_8B82
 1748              	.set CYREG_SFLASH_AV_PAIRS_8B083, CYREG_SFLASH_AV_PAIRS_8B83
 1749              	.set CYREG_SFLASH_AV_PAIRS_8B084, CYREG_SFLASH_AV_PAIRS_8B84
 1750              	.set CYREG_SFLASH_AV_PAIRS_8B085, CYREG_SFLASH_AV_PAIRS_8B85
 1751              	.set CYREG_SFLASH_AV_PAIRS_8B086, CYREG_SFLASH_AV_PAIRS_8B86
 1752              	.set CYREG_SFLASH_AV_PAIRS_8B087, CYREG_SFLASH_AV_PAIRS_8B87
 1753              	.set CYREG_SFLASH_AV_PAIRS_8B088, CYREG_SFLASH_AV_PAIRS_8B88
 1754              	.set CYREG_SFLASH_AV_PAIRS_8B089, CYREG_SFLASH_AV_PAIRS_8B89
 1755              	.set CYREG_SFLASH_AV_PAIRS_8B090, CYREG_SFLASH_AV_PAIRS_8B90
 1756              	.set CYREG_SFLASH_AV_PAIRS_8B091, CYREG_SFLASH_AV_PAIRS_8B91
 1757              	.set CYREG_SFLASH_AV_PAIRS_8B092, CYREG_SFLASH_AV_PAIRS_8B92
 1758              	.set CYREG_SFLASH_AV_PAIRS_8B093, CYREG_SFLASH_AV_PAIRS_8B93
 1759              	.set CYREG_SFLASH_AV_PAIRS_8B094, CYREG_SFLASH_AV_PAIRS_8B94
 1760              	.set CYREG_SFLASH_AV_PAIRS_8B095, CYREG_SFLASH_AV_PAIRS_8B95
 1761              	.set CYREG_SFLASH_AV_PAIRS_8B096, CYREG_SFLASH_AV_PAIRS_8B96
 1762              	.set CYREG_SFLASH_AV_PAIRS_8B097, CYREG_SFLASH_AV_PAIRS_8B97
 1763              	.set CYREG_SFLASH_AV_PAIRS_8B098, CYREG_SFLASH_AV_PAIRS_8B98
 1764              	.set CYREG_SFLASH_AV_PAIRS_8B099, CYREG_SFLASH_AV_PAIRS_8B99
 1765              	.set CYREG_SFLASH_AV_PAIRS_32B00, CYREG_SFLASH_AV_PAIRS_32B0
 1766              	.set CYREG_SFLASH_AV_PAIRS_32B01, CYREG_SFLASH_AV_PAIRS_32B1
 1767              	.set CYREG_SFLASH_AV_PAIRS_32B02, CYREG_SFLASH_AV_PAIRS_32B2
 1768              	.set CYREG_SFLASH_AV_PAIRS_32B03, CYREG_SFLASH_AV_PAIRS_32B3
 1769              	.set CYREG_SFLASH_AV_PAIRS_32B04, CYREG_SFLASH_AV_PAIRS_32B4
 1770              	.set CYREG_SFLASH_AV_PAIRS_32B05, CYREG_SFLASH_AV_PAIRS_32B5
 1771              	.set CYREG_SFLASH_AV_PAIRS_32B06, CYREG_SFLASH_AV_PAIRS_32B6
 1772              	.set CYREG_SFLASH_AV_PAIRS_32B07, CYREG_SFLASH_AV_PAIRS_32B7
 1773              	.set CYREG_SFLASH_AV_PAIRS_32B08, CYREG_SFLASH_AV_PAIRS_32B8
 1774              	.set CYREG_SFLASH_AV_PAIRS_32B09, CYREG_SFLASH_AV_PAIRS_32B9
 1775              	.set CYREG_SFLASH_PE_TE_DATA00, CYREG_SFLASH_PE_TE_DATA0
 1776              	.set CYREG_SFLASH_PE_TE_DATA01, CYREG_SFLASH_PE_TE_DATA1
 1777              	.set CYREG_SFLASH_PE_TE_DATA02, CYREG_SFLASH_PE_TE_DATA2
 1778              	.set CYREG_SFLASH_PE_TE_DATA03, CYREG_SFLASH_PE_TE_DATA3
 1779              	.set CYREG_SFLASH_PE_TE_DATA04, CYREG_SFLASH_PE_TE_DATA4
 1780              	.set CYREG_SFLASH_PE_TE_DATA05, CYREG_SFLASH_PE_TE_DATA5
 1781              	.set CYREG_SFLASH_PE_TE_DATA06, CYREG_SFLASH_PE_TE_DATA6
 1782              	.set CYREG_SFLASH_PE_TE_DATA07, CYREG_SFLASH_PE_TE_DATA7
 1783              	.set CYREG_SFLASH_PE_TE_DATA08, CYREG_SFLASH_PE_TE_DATA8
 1784              	.set CYREG_SFLASH_PE_TE_DATA09, CYREG_SFLASH_PE_TE_DATA9
 1785              	.set CYREG_SFLASH_IMO_TCTRIM_LT00, CYREG_SFLASH_IMO_TCTRIM_LT0
 1786              	.set CYREG_SFLASH_IMO_TCTRIM_LT01, CYREG_SFLASH_IMO_TCTRIM_LT1
 1787              	.set CYREG_SFLASH_IMO_TCTRIM_LT02, CYREG_SFLASH_IMO_TCTRIM_LT2
ARM GAS  Generated_Source\PSoC4\SW_Tx_UART_AsmGnu.s 			page 33


 1788              	.set CYREG_SFLASH_IMO_TCTRIM_LT03, CYREG_SFLASH_IMO_TCTRIM_LT3
 1789              	.set CYREG_SFLASH_IMO_TCTRIM_LT04, CYREG_SFLASH_IMO_TCTRIM_LT4
 1790              	.set CYREG_SFLASH_IMO_TCTRIM_LT05, CYREG_SFLASH_IMO_TCTRIM_LT5
 1791              	.set CYREG_SFLASH_IMO_TCTRIM_LT06, CYREG_SFLASH_IMO_TCTRIM_LT6
 1792              	.set CYREG_SFLASH_IMO_TCTRIM_LT07, CYREG_SFLASH_IMO_TCTRIM_LT7
 1793              	.set CYREG_SFLASH_IMO_TCTRIM_LT08, CYREG_SFLASH_IMO_TCTRIM_LT8
 1794              	.set CYREG_SFLASH_IMO_TCTRIM_LT09, CYREG_SFLASH_IMO_TCTRIM_LT9
 1795              	.set CYREG_SFLASH_IMO_TRIM_LT00, CYREG_SFLASH_IMO_TRIM_LT0
 1796              	.set CYREG_SFLASH_IMO_TRIM_LT01, CYREG_SFLASH_IMO_TRIM_LT1
 1797              	.set CYREG_SFLASH_IMO_TRIM_LT02, CYREG_SFLASH_IMO_TRIM_LT2
 1798              	.set CYREG_SFLASH_IMO_TRIM_LT03, CYREG_SFLASH_IMO_TRIM_LT3
 1799              	.set CYREG_SFLASH_IMO_TRIM_LT04, CYREG_SFLASH_IMO_TRIM_LT4
 1800              	.set CYREG_SFLASH_IMO_TRIM_LT05, CYREG_SFLASH_IMO_TRIM_LT5
 1801              	.set CYREG_SFLASH_IMO_TRIM_LT06, CYREG_SFLASH_IMO_TRIM_LT6
 1802              	.set CYREG_SFLASH_IMO_TRIM_LT07, CYREG_SFLASH_IMO_TRIM_LT7
 1803              	.set CYREG_SFLASH_IMO_TRIM_LT08, CYREG_SFLASH_IMO_TRIM_LT8
 1804              	.set CYREG_SFLASH_IMO_TRIM_LT09, CYREG_SFLASH_IMO_TRIM_LT9
 1805              	.set CYREG_PERI_PCLK_CTL00, CYREG_PERI_PCLK_CTL0
 1806              	.set CYREG_PERI_PCLK_CTL01, CYREG_PERI_PCLK_CTL1
 1807              	.set CYREG_PERI_PCLK_CTL02, CYREG_PERI_PCLK_CTL2
 1808              	.set CYREG_PERI_PCLK_CTL03, CYREG_PERI_PCLK_CTL3
 1809              	.set CYREG_PERI_DIV_16_CTL00, CYREG_PERI_DIV_16_CTL0
 1810              	.set CYREG_PERI_DIV_16_CTL01, CYREG_PERI_DIV_16_CTL1
 1811              	.set CYREG_PERI_DIV_16_CTL02, CYREG_PERI_DIV_16_CTL2
 1812              	.set CYREG_PERI_DIV_16_CTL03, CYREG_PERI_DIV_16_CTL3
 1813              	.set CYDEV_TCPWM_CNT0_BASE, CYDEV_TCPWM_CNT_BASE
 1814              	.set CYDEV_TCPWM_CNT0_SIZE, CYDEV_TCPWM_CNT_SIZE
 1815              	.set CYREG_TCPWM_CNT0_CTRL, CYREG_TCPWM_CNT_CTRL
 1816              	.set CYREG_TCPWM_CNT0_STATUS, CYREG_TCPWM_CNT_STATUS
 1817              	.set CYREG_TCPWM_CNT0_COUNTER, CYREG_TCPWM_CNT_COUNTER
 1818              	.set CYREG_TCPWM_CNT0_CC, CYREG_TCPWM_CNT_CC
 1819              	.set CYREG_TCPWM_CNT0_CC_BUFF, CYREG_TCPWM_CNT_CC_BUFF
 1820              	.set CYREG_TCPWM_CNT0_PERIOD, CYREG_TCPWM_CNT_PERIOD
 1821              	.set CYREG_TCPWM_CNT0_PERIOD_BUFF, CYREG_TCPWM_CNT_PERIOD_BUFF
 1822              	.set CYREG_TCPWM_CNT0_TR_CTRL0, CYREG_TCPWM_CNT_TR_CTRL0
 1823              	.set CYREG_TCPWM_CNT0_TR_CTRL1, CYREG_TCPWM_CNT_TR_CTRL1
 1824              	.set CYREG_TCPWM_CNT0_TR_CTRL2, CYREG_TCPWM_CNT_TR_CTRL2
 1825              	.set CYREG_TCPWM_CNT0_INTR, CYREG_TCPWM_CNT_INTR
 1826              	.set CYREG_TCPWM_CNT0_INTR_SET, CYREG_TCPWM_CNT_INTR_SET
 1827              	.set CYREG_TCPWM_CNT0_INTR_MASK, CYREG_TCPWM_CNT_INTR_MASK
 1828              	.set CYREG_TCPWM_CNT0_INTR_MASKED, CYREG_TCPWM_CNT_INTR_MASKED
 1829              	.set CYREG_SCB_EZ_DATA000, CYREG_SCB_EZ_DATA0
 1830              	.set CYREG_SCB_EZ_DATA001, CYREG_SCB_EZ_DATA1
 1831              	.set CYREG_SCB_EZ_DATA002, CYREG_SCB_EZ_DATA2
 1832              	.set CYREG_SCB_EZ_DATA003, CYREG_SCB_EZ_DATA3
 1833              	.set CYREG_SCB_EZ_DATA004, CYREG_SCB_EZ_DATA4
 1834              	.set CYREG_SCB_EZ_DATA005, CYREG_SCB_EZ_DATA5
 1835              	.set CYREG_SCB_EZ_DATA006, CYREG_SCB_EZ_DATA6
 1836              	.set CYREG_SCB_EZ_DATA007, CYREG_SCB_EZ_DATA7
 1837              	.set CYREG_SCB_EZ_DATA008, CYREG_SCB_EZ_DATA8
 1838              	.set CYREG_SCB_EZ_DATA009, CYREG_SCB_EZ_DATA9
 1839              	.set CYREG_SCB_EZ_DATA010, CYREG_SCB_EZ_DATA10
 1840              	.set CYREG_SCB_EZ_DATA011, CYREG_SCB_EZ_DATA11
 1841              	.set CYREG_SCB_EZ_DATA012, CYREG_SCB_EZ_DATA12
 1842              	.set CYREG_SCB_EZ_DATA013, CYREG_SCB_EZ_DATA13
 1843              	.set CYREG_SCB_EZ_DATA014, CYREG_SCB_EZ_DATA14
 1844              	.set CYREG_SCB_EZ_DATA015, CYREG_SCB_EZ_DATA15
ARM GAS  Generated_Source\PSoC4\SW_Tx_UART_AsmGnu.s 			page 34


 1845              	.set CYREG_SCB_EZ_DATA016, CYREG_SCB_EZ_DATA16
 1846              	.set CYREG_SCB_EZ_DATA017, CYREG_SCB_EZ_DATA17
 1847              	.set CYREG_SCB_EZ_DATA018, CYREG_SCB_EZ_DATA18
 1848              	.set CYREG_SCB_EZ_DATA019, CYREG_SCB_EZ_DATA19
 1849              	.set CYREG_SCB_EZ_DATA020, CYREG_SCB_EZ_DATA20
 1850              	.set CYREG_SCB_EZ_DATA021, CYREG_SCB_EZ_DATA21
 1851              	.set CYREG_SCB_EZ_DATA022, CYREG_SCB_EZ_DATA22
 1852              	.set CYREG_SCB_EZ_DATA023, CYREG_SCB_EZ_DATA23
 1853              	.set CYREG_SCB_EZ_DATA024, CYREG_SCB_EZ_DATA24
 1854              	.set CYREG_SCB_EZ_DATA025, CYREG_SCB_EZ_DATA25
 1855              	.set CYREG_SCB_EZ_DATA026, CYREG_SCB_EZ_DATA26
 1856              	.set CYREG_SCB_EZ_DATA027, CYREG_SCB_EZ_DATA27
 1857              	.set CYREG_SCB_EZ_DATA028, CYREG_SCB_EZ_DATA28
 1858              	.set CYREG_SCB_EZ_DATA029, CYREG_SCB_EZ_DATA29
 1859              	.set CYREG_SCB_EZ_DATA030, CYREG_SCB_EZ_DATA30
 1860              	.set CYREG_SCB_EZ_DATA031, CYREG_SCB_EZ_DATA31
  20              	
  21              	/* CapSense */
  22              	.set CapSense_Cmod__0__DR, CYREG_GPIO_PRT0_DR
  23              	.set CapSense_Cmod__0__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
  24              	.set CapSense_Cmod__0__DR_INV, CYREG_GPIO_PRT0_DR_INV
  25              	.set CapSense_Cmod__0__DR_SET, CYREG_GPIO_PRT0_DR_SET
  26              	.set CapSense_Cmod__0__HSIOM, CYREG_HSIOM_PORT_SEL0
  27              	.set CapSense_Cmod__0__HSIOM_MASK, 0x000F0000
  28              	.set CapSense_Cmod__0__HSIOM_SHIFT, 16
  29              	.set CapSense_Cmod__0__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
  30              	.set CapSense_Cmod__0__INTR, CYREG_GPIO_PRT0_INTR
  31              	.set CapSense_Cmod__0__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
  32              	.set CapSense_Cmod__0__INTSTAT, CYREG_GPIO_PRT0_INTR
  33              	.set CapSense_Cmod__0__MASK, 0x10
  34              	.set CapSense_Cmod__0__PC, CYREG_GPIO_PRT0_PC
  35              	.set CapSense_Cmod__0__PC2, CYREG_GPIO_PRT0_PC2
  36              	.set CapSense_Cmod__0__PORT, 0
  37              	.set CapSense_Cmod__0__PS, CYREG_GPIO_PRT0_PS
  38              	.set CapSense_Cmod__0__SHIFT, 4
  39              	.set CapSense_Cmod__Cmod__DR, CYREG_GPIO_PRT0_DR
  40              	.set CapSense_Cmod__Cmod__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
  41              	.set CapSense_Cmod__Cmod__DR_INV, CYREG_GPIO_PRT0_DR_INV
  42              	.set CapSense_Cmod__Cmod__DR_SET, CYREG_GPIO_PRT0_DR_SET
  43              	.set CapSense_Cmod__Cmod__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
  44              	.set CapSense_Cmod__Cmod__INTR, CYREG_GPIO_PRT0_INTR
  45              	.set CapSense_Cmod__Cmod__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
  46              	.set CapSense_Cmod__Cmod__INTSTAT, CYREG_GPIO_PRT0_INTR
  47              	.set CapSense_Cmod__Cmod__MASK, 0x10
  48              	.set CapSense_Cmod__Cmod__PC, CYREG_GPIO_PRT0_PC
  49              	.set CapSense_Cmod__Cmod__PC2, CYREG_GPIO_PRT0_PC2
  50              	.set CapSense_Cmod__Cmod__PORT, 0
  51              	.set CapSense_Cmod__Cmod__PS, CYREG_GPIO_PRT0_PS
  52              	.set CapSense_Cmod__Cmod__SHIFT, 4
  53              	.set CapSense_Cmod__DR, CYREG_GPIO_PRT0_DR
  54              	.set CapSense_Cmod__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
  55              	.set CapSense_Cmod__DR_INV, CYREG_GPIO_PRT0_DR_INV
  56              	.set CapSense_Cmod__DR_SET, CYREG_GPIO_PRT0_DR_SET
  57              	.set CapSense_Cmod__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
  58              	.set CapSense_Cmod__INTR, CYREG_GPIO_PRT0_INTR
  59              	.set CapSense_Cmod__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
  60              	.set CapSense_Cmod__INTSTAT, CYREG_GPIO_PRT0_INTR
ARM GAS  Generated_Source\PSoC4\SW_Tx_UART_AsmGnu.s 			page 35


  61              	.set CapSense_Cmod__MASK, 0x10
  62              	.set CapSense_Cmod__PC, CYREG_GPIO_PRT0_PC
  63              	.set CapSense_Cmod__PC2, CYREG_GPIO_PRT0_PC2
  64              	.set CapSense_Cmod__PORT, 0
  65              	.set CapSense_Cmod__PS, CYREG_GPIO_PRT0_PS
  66              	.set CapSense_Cmod__SHIFT, 4
  67              	.set CapSense_CSD_FFB__CSD_CONFIG, CYREG_CSD_CONFIG
  68              	.set CapSense_CSD_FFB__CSD_COUNTER, CYREG_CSD_COUNTER
  69              	.set CapSense_CSD_FFB__CSD_ID, CYREG_CSD_ID
  70              	.set CapSense_CSD_FFB__CSD_INTR, CYREG_CSD_INTR
  71              	.set CapSense_CSD_FFB__CSD_INTR_SET, CYREG_CSD_INTR_SET
  72              	.set CapSense_CSD_FFB__CSD_NUMBER, 0
  73              	.set CapSense_CSD_FFB__CSD_PWM, CYREG_CSD_PWM
  74              	.set CapSense_CSD_FFB__CSD_STATUS, CYREG_CSD_STATUS
  75              	.set CapSense_IDAC1_cy_psoc4_idac__CONTROL, CYREG_CSD_CONFIG
  76              	.set CapSense_IDAC1_cy_psoc4_idac__CSD_IDAC, CYREG_CSD_IDAC
  77              	.set CapSense_IDAC1_cy_psoc4_idac__CSD_IDAC_SHIFT, 0
  78              	.set CapSense_IDAC1_cy_psoc4_idac__CSD_TRIM1, CYREG_CSD_TRIM1
  79              	.set CapSense_IDAC1_cy_psoc4_idac__CSD_TRIM1_SHIFT, 0
  80              	.set CapSense_IDAC1_cy_psoc4_idac__CSD_TRIM2, CYREG_CSD_TRIM2
  81              	.set CapSense_IDAC1_cy_psoc4_idac__CSD_TRIM2_SHIFT, 0
  82              	.set CapSense_IDAC1_cy_psoc4_idac__IDAC_NUMBER, 1
  83              	.set CapSense_IDAC1_cy_psoc4_idac__POLARITY, CYREG_CSD_CONFIG
  84              	.set CapSense_IDAC1_cy_psoc4_idac__POLARITY_SHIFT, 16
  85              	.set CapSense_IDAC2_cy_psoc4_idac__CONTROL, CYREG_CSD_CONFIG
  86              	.set CapSense_IDAC2_cy_psoc4_idac__CSD_IDAC, CYREG_CSD_IDAC
  87              	.set CapSense_IDAC2_cy_psoc4_idac__CSD_IDAC_SHIFT, 16
  88              	.set CapSense_IDAC2_cy_psoc4_idac__CSD_TRIM1, CYREG_CSD_TRIM1
  89              	.set CapSense_IDAC2_cy_psoc4_idac__CSD_TRIM1_SHIFT, 4
  90              	.set CapSense_IDAC2_cy_psoc4_idac__CSD_TRIM2, CYREG_CSD_TRIM2
  91              	.set CapSense_IDAC2_cy_psoc4_idac__CSD_TRIM2_SHIFT, 4
  92              	.set CapSense_IDAC2_cy_psoc4_idac__IDAC_NUMBER, 2
  93              	.set CapSense_IDAC2_cy_psoc4_idac__POLARITY, CYREG_CSD_CONFIG
  94              	.set CapSense_IDAC2_cy_psoc4_idac__POLARITY_SHIFT, 17
  95              	.set CapSense_ISR__INTC_CLR_EN_REG, CYREG_CM0_ICER
  96              	.set CapSense_ISR__INTC_CLR_PD_REG, CYREG_CM0_ICPR
  97              	.set CapSense_ISR__INTC_MASK, 0x80
  98              	.set CapSense_ISR__INTC_NUMBER, 7
  99              	.set CapSense_ISR__INTC_PRIOR_MASK, 0xC0000000
 100              	.set CapSense_ISR__INTC_PRIOR_NUM, 3
 101              	.set CapSense_ISR__INTC_PRIOR_REG, CYREG_CM0_IPR1
 102              	.set CapSense_ISR__INTC_SET_EN_REG, CYREG_CM0_ISER
 103              	.set CapSense_ISR__INTC_SET_PD_REG, CYREG_CM0_ISPR
 104              	.set CapSense_SampleClk__CTRL_REGISTER, CYREG_PERI_PCLK_CTL2
 105              	.set CapSense_SampleClk__DIV_ID, 0x00000040
 106              	.set CapSense_SampleClk__DIV_REGISTER, CYREG_PERI_DIV_16_CTL0
 107              	.set CapSense_SampleClk__PA_DIV_ID, 0x000000FF
 108              	.set CapSense_SenseClk__CTRL_REGISTER, CYREG_PERI_PCLK_CTL1
 109              	.set CapSense_SenseClk__DIV_ID, 0x00000041
 110              	.set CapSense_SenseClk__DIV_REGISTER, CYREG_PERI_DIV_16_CTL1
 111              	.set CapSense_SenseClk__PA_DIV_ID, 0x000000FF
 112              	.set CapSense_Sns__0__DR, CYREG_GPIO_PRT0_DR
 113              	.set CapSense_Sns__0__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
 114              	.set CapSense_Sns__0__DR_INV, CYREG_GPIO_PRT0_DR_INV
 115              	.set CapSense_Sns__0__DR_SET, CYREG_GPIO_PRT0_DR_SET
 116              	.set CapSense_Sns__0__HSIOM, CYREG_HSIOM_PORT_SEL0
 117              	.set CapSense_Sns__0__HSIOM_MASK, 0x00000F00
ARM GAS  Generated_Source\PSoC4\SW_Tx_UART_AsmGnu.s 			page 36


 118              	.set CapSense_Sns__0__HSIOM_SHIFT, 8
 119              	.set CapSense_Sns__0__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
 120              	.set CapSense_Sns__0__INTR, CYREG_GPIO_PRT0_INTR
 121              	.set CapSense_Sns__0__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
 122              	.set CapSense_Sns__0__INTSTAT, CYREG_GPIO_PRT0_INTR
 123              	.set CapSense_Sns__0__MASK, 0x04
 124              	.set CapSense_Sns__0__PC, CYREG_GPIO_PRT0_PC
 125              	.set CapSense_Sns__0__PC2, CYREG_GPIO_PRT0_PC2
 126              	.set CapSense_Sns__0__PORT, 0
 127              	.set CapSense_Sns__0__PS, CYREG_GPIO_PRT0_PS
 128              	.set CapSense_Sns__0__SHIFT, 2
 129              	.set CapSense_Sns__1__DR, CYREG_GPIO_PRT0_DR
 130              	.set CapSense_Sns__1__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
 131              	.set CapSense_Sns__1__DR_INV, CYREG_GPIO_PRT0_DR_INV
 132              	.set CapSense_Sns__1__DR_SET, CYREG_GPIO_PRT0_DR_SET
 133              	.set CapSense_Sns__1__HSIOM, CYREG_HSIOM_PORT_SEL0
 134              	.set CapSense_Sns__1__HSIOM_MASK, 0x0000000F
 135              	.set CapSense_Sns__1__HSIOM_SHIFT, 0
 136              	.set CapSense_Sns__1__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
 137              	.set CapSense_Sns__1__INTR, CYREG_GPIO_PRT0_INTR
 138              	.set CapSense_Sns__1__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
 139              	.set CapSense_Sns__1__INTSTAT, CYREG_GPIO_PRT0_INTR
 140              	.set CapSense_Sns__1__MASK, 0x01
 141              	.set CapSense_Sns__1__PC, CYREG_GPIO_PRT0_PC
 142              	.set CapSense_Sns__1__PC2, CYREG_GPIO_PRT0_PC2
 143              	.set CapSense_Sns__1__PORT, 0
 144              	.set CapSense_Sns__1__PS, CYREG_GPIO_PRT0_PS
 145              	.set CapSense_Sns__1__SHIFT, 0
 146              	.set CapSense_Sns__10__DR, CYREG_GPIO_PRT0_DR
 147              	.set CapSense_Sns__10__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
 148              	.set CapSense_Sns__10__DR_INV, CYREG_GPIO_PRT0_DR_INV
 149              	.set CapSense_Sns__10__DR_SET, CYREG_GPIO_PRT0_DR_SET
 150              	.set CapSense_Sns__10__HSIOM, CYREG_HSIOM_PORT_SEL0
 151              	.set CapSense_Sns__10__HSIOM_MASK, 0x000000F0
 152              	.set CapSense_Sns__10__HSIOM_SHIFT, 4
 153              	.set CapSense_Sns__10__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
 154              	.set CapSense_Sns__10__INTR, CYREG_GPIO_PRT0_INTR
 155              	.set CapSense_Sns__10__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
 156              	.set CapSense_Sns__10__INTSTAT, CYREG_GPIO_PRT0_INTR
 157              	.set CapSense_Sns__10__MASK, 0x02
 158              	.set CapSense_Sns__10__PC, CYREG_GPIO_PRT0_PC
 159              	.set CapSense_Sns__10__PC2, CYREG_GPIO_PRT0_PC2
 160              	.set CapSense_Sns__10__PORT, 0
 161              	.set CapSense_Sns__10__PS, CYREG_GPIO_PRT0_PS
 162              	.set CapSense_Sns__10__SHIFT, 1
 163              	.set CapSense_Sns__2__DR, CYREG_GPIO_PRT0_DR
 164              	.set CapSense_Sns__2__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
 165              	.set CapSense_Sns__2__DR_INV, CYREG_GPIO_PRT0_DR_INV
 166              	.set CapSense_Sns__2__DR_SET, CYREG_GPIO_PRT0_DR_SET
 167              	.set CapSense_Sns__2__HSIOM, CYREG_HSIOM_PORT_SEL0
 168              	.set CapSense_Sns__2__HSIOM_MASK, 0xF0000000
 169              	.set CapSense_Sns__2__HSIOM_SHIFT, 28
 170              	.set CapSense_Sns__2__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
 171              	.set CapSense_Sns__2__INTR, CYREG_GPIO_PRT0_INTR
 172              	.set CapSense_Sns__2__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
 173              	.set CapSense_Sns__2__INTSTAT, CYREG_GPIO_PRT0_INTR
 174              	.set CapSense_Sns__2__MASK, 0x80
ARM GAS  Generated_Source\PSoC4\SW_Tx_UART_AsmGnu.s 			page 37


 175              	.set CapSense_Sns__2__PC, CYREG_GPIO_PRT0_PC
 176              	.set CapSense_Sns__2__PC2, CYREG_GPIO_PRT0_PC2
 177              	.set CapSense_Sns__2__PORT, 0
 178              	.set CapSense_Sns__2__PS, CYREG_GPIO_PRT0_PS
 179              	.set CapSense_Sns__2__SHIFT, 7
 180              	.set CapSense_Sns__3__DR, CYREG_GPIO_PRT1_DR
 181              	.set CapSense_Sns__3__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
 182              	.set CapSense_Sns__3__DR_INV, CYREG_GPIO_PRT1_DR_INV
 183              	.set CapSense_Sns__3__DR_SET, CYREG_GPIO_PRT1_DR_SET
 184              	.set CapSense_Sns__3__HSIOM, CYREG_HSIOM_PORT_SEL1
 185              	.set CapSense_Sns__3__HSIOM_MASK, 0x0000000F
 186              	.set CapSense_Sns__3__HSIOM_SHIFT, 0
 187              	.set CapSense_Sns__3__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
 188              	.set CapSense_Sns__3__INTR, CYREG_GPIO_PRT1_INTR
 189              	.set CapSense_Sns__3__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
 190              	.set CapSense_Sns__3__INTSTAT, CYREG_GPIO_PRT1_INTR
 191              	.set CapSense_Sns__3__MASK, 0x01
 192              	.set CapSense_Sns__3__PC, CYREG_GPIO_PRT1_PC
 193              	.set CapSense_Sns__3__PC2, CYREG_GPIO_PRT1_PC2
 194              	.set CapSense_Sns__3__PORT, 1
 195              	.set CapSense_Sns__3__PS, CYREG_GPIO_PRT1_PS
 196              	.set CapSense_Sns__3__SHIFT, 0
 197              	.set CapSense_Sns__4__DR, CYREG_GPIO_PRT1_DR
 198              	.set CapSense_Sns__4__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
 199              	.set CapSense_Sns__4__DR_INV, CYREG_GPIO_PRT1_DR_INV
 200              	.set CapSense_Sns__4__DR_SET, CYREG_GPIO_PRT1_DR_SET
 201              	.set CapSense_Sns__4__HSIOM, CYREG_HSIOM_PORT_SEL1
 202              	.set CapSense_Sns__4__HSIOM_MASK, 0x000000F0
 203              	.set CapSense_Sns__4__HSIOM_SHIFT, 4
 204              	.set CapSense_Sns__4__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
 205              	.set CapSense_Sns__4__INTR, CYREG_GPIO_PRT1_INTR
 206              	.set CapSense_Sns__4__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
 207              	.set CapSense_Sns__4__INTSTAT, CYREG_GPIO_PRT1_INTR
 208              	.set CapSense_Sns__4__MASK, 0x02
 209              	.set CapSense_Sns__4__PC, CYREG_GPIO_PRT1_PC
 210              	.set CapSense_Sns__4__PC2, CYREG_GPIO_PRT1_PC2
 211              	.set CapSense_Sns__4__PORT, 1
 212              	.set CapSense_Sns__4__PS, CYREG_GPIO_PRT1_PS
 213              	.set CapSense_Sns__4__SHIFT, 1
 214              	.set CapSense_Sns__5__DR, CYREG_GPIO_PRT1_DR
 215              	.set CapSense_Sns__5__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
 216              	.set CapSense_Sns__5__DR_INV, CYREG_GPIO_PRT1_DR_INV
 217              	.set CapSense_Sns__5__DR_SET, CYREG_GPIO_PRT1_DR_SET
 218              	.set CapSense_Sns__5__HSIOM, CYREG_HSIOM_PORT_SEL1
 219              	.set CapSense_Sns__5__HSIOM_MASK, 0x000F0000
 220              	.set CapSense_Sns__5__HSIOM_SHIFT, 16
 221              	.set CapSense_Sns__5__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
 222              	.set CapSense_Sns__5__INTR, CYREG_GPIO_PRT1_INTR
 223              	.set CapSense_Sns__5__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
 224              	.set CapSense_Sns__5__INTSTAT, CYREG_GPIO_PRT1_INTR
 225              	.set CapSense_Sns__5__MASK, 0x10
 226              	.set CapSense_Sns__5__PC, CYREG_GPIO_PRT1_PC
 227              	.set CapSense_Sns__5__PC2, CYREG_GPIO_PRT1_PC2
 228              	.set CapSense_Sns__5__PORT, 1
 229              	.set CapSense_Sns__5__PS, CYREG_GPIO_PRT1_PS
 230              	.set CapSense_Sns__5__SHIFT, 4
 231              	.set CapSense_Sns__6__DR, CYREG_GPIO_PRT1_DR
ARM GAS  Generated_Source\PSoC4\SW_Tx_UART_AsmGnu.s 			page 38


 232              	.set CapSense_Sns__6__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
 233              	.set CapSense_Sns__6__DR_INV, CYREG_GPIO_PRT1_DR_INV
 234              	.set CapSense_Sns__6__DR_SET, CYREG_GPIO_PRT1_DR_SET
 235              	.set CapSense_Sns__6__HSIOM, CYREG_HSIOM_PORT_SEL1
 236              	.set CapSense_Sns__6__HSIOM_MASK, 0x00F00000
 237              	.set CapSense_Sns__6__HSIOM_SHIFT, 20
 238              	.set CapSense_Sns__6__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
 239              	.set CapSense_Sns__6__INTR, CYREG_GPIO_PRT1_INTR
 240              	.set CapSense_Sns__6__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
 241              	.set CapSense_Sns__6__INTSTAT, CYREG_GPIO_PRT1_INTR
 242              	.set CapSense_Sns__6__MASK, 0x20
 243              	.set CapSense_Sns__6__PC, CYREG_GPIO_PRT1_PC
 244              	.set CapSense_Sns__6__PC2, CYREG_GPIO_PRT1_PC2
 245              	.set CapSense_Sns__6__PORT, 1
 246              	.set CapSense_Sns__6__PS, CYREG_GPIO_PRT1_PS
 247              	.set CapSense_Sns__6__SHIFT, 5
 248              	.set CapSense_Sns__7__DR, CYREG_GPIO_PRT1_DR
 249              	.set CapSense_Sns__7__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
 250              	.set CapSense_Sns__7__DR_INV, CYREG_GPIO_PRT1_DR_INV
 251              	.set CapSense_Sns__7__DR_SET, CYREG_GPIO_PRT1_DR_SET
 252              	.set CapSense_Sns__7__HSIOM, CYREG_HSIOM_PORT_SEL1
 253              	.set CapSense_Sns__7__HSIOM_MASK, 0x0F000000
 254              	.set CapSense_Sns__7__HSIOM_SHIFT, 24
 255              	.set CapSense_Sns__7__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
 256              	.set CapSense_Sns__7__INTR, CYREG_GPIO_PRT1_INTR
 257              	.set CapSense_Sns__7__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
 258              	.set CapSense_Sns__7__INTSTAT, CYREG_GPIO_PRT1_INTR
 259              	.set CapSense_Sns__7__MASK, 0x40
 260              	.set CapSense_Sns__7__PC, CYREG_GPIO_PRT1_PC
 261              	.set CapSense_Sns__7__PC2, CYREG_GPIO_PRT1_PC2
 262              	.set CapSense_Sns__7__PORT, 1
 263              	.set CapSense_Sns__7__PS, CYREG_GPIO_PRT1_PS
 264              	.set CapSense_Sns__7__SHIFT, 6
 265              	.set CapSense_Sns__8__DR, CYREG_GPIO_PRT2_DR
 266              	.set CapSense_Sns__8__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
 267              	.set CapSense_Sns__8__DR_INV, CYREG_GPIO_PRT2_DR_INV
 268              	.set CapSense_Sns__8__DR_SET, CYREG_GPIO_PRT2_DR_SET
 269              	.set CapSense_Sns__8__HSIOM, CYREG_HSIOM_PORT_SEL2
 270              	.set CapSense_Sns__8__HSIOM_MASK, 0x0000000F
 271              	.set CapSense_Sns__8__HSIOM_SHIFT, 0
 272              	.set CapSense_Sns__8__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
 273              	.set CapSense_Sns__8__INTR, CYREG_GPIO_PRT2_INTR
 274              	.set CapSense_Sns__8__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
 275              	.set CapSense_Sns__8__INTSTAT, CYREG_GPIO_PRT2_INTR
 276              	.set CapSense_Sns__8__MASK, 0x01
 277              	.set CapSense_Sns__8__PC, CYREG_GPIO_PRT2_PC
 278              	.set CapSense_Sns__8__PC2, CYREG_GPIO_PRT2_PC2
 279              	.set CapSense_Sns__8__PORT, 2
 280              	.set CapSense_Sns__8__PS, CYREG_GPIO_PRT2_PS
 281              	.set CapSense_Sns__8__SHIFT, 0
 282              	.set CapSense_Sns__9__DR, CYREG_GPIO_PRT1_DR
 283              	.set CapSense_Sns__9__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
 284              	.set CapSense_Sns__9__DR_INV, CYREG_GPIO_PRT1_DR_INV
 285              	.set CapSense_Sns__9__DR_SET, CYREG_GPIO_PRT1_DR_SET
 286              	.set CapSense_Sns__9__HSIOM, CYREG_HSIOM_PORT_SEL1
 287              	.set CapSense_Sns__9__HSIOM_MASK, 0xF0000000
 288              	.set CapSense_Sns__9__HSIOM_SHIFT, 28
ARM GAS  Generated_Source\PSoC4\SW_Tx_UART_AsmGnu.s 			page 39


 289              	.set CapSense_Sns__9__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
 290              	.set CapSense_Sns__9__INTR, CYREG_GPIO_PRT1_INTR
 291              	.set CapSense_Sns__9__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
 292              	.set CapSense_Sns__9__INTSTAT, CYREG_GPIO_PRT1_INTR
 293              	.set CapSense_Sns__9__MASK, 0x80
 294              	.set CapSense_Sns__9__PC, CYREG_GPIO_PRT1_PC
 295              	.set CapSense_Sns__9__PC2, CYREG_GPIO_PRT1_PC2
 296              	.set CapSense_Sns__9__PORT, 1
 297              	.set CapSense_Sns__9__PS, CYREG_GPIO_PRT1_PS
 298              	.set CapSense_Sns__9__SHIFT, 7
 299              	.set CapSense_Sns__Button0__BTN__DR, CYREG_GPIO_PRT0_DR
 300              	.set CapSense_Sns__Button0__BTN__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
 301              	.set CapSense_Sns__Button0__BTN__DR_INV, CYREG_GPIO_PRT0_DR_INV
 302              	.set CapSense_Sns__Button0__BTN__DR_SET, CYREG_GPIO_PRT0_DR_SET
 303              	.set CapSense_Sns__Button0__BTN__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
 304              	.set CapSense_Sns__Button0__BTN__INTR, CYREG_GPIO_PRT0_INTR
 305              	.set CapSense_Sns__Button0__BTN__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
 306              	.set CapSense_Sns__Button0__BTN__INTSTAT, CYREG_GPIO_PRT0_INTR
 307              	.set CapSense_Sns__Button0__BTN__MASK, 0x04
 308              	.set CapSense_Sns__Button0__BTN__PC, CYREG_GPIO_PRT0_PC
 309              	.set CapSense_Sns__Button0__BTN__PC2, CYREG_GPIO_PRT0_PC2
 310              	.set CapSense_Sns__Button0__BTN__PORT, 0
 311              	.set CapSense_Sns__Button0__BTN__PS, CYREG_GPIO_PRT0_PS
 312              	.set CapSense_Sns__Button0__BTN__SHIFT, 2
 313              	.set CapSense_Sns__Button1__BTN__DR, CYREG_GPIO_PRT0_DR
 314              	.set CapSense_Sns__Button1__BTN__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
 315              	.set CapSense_Sns__Button1__BTN__DR_INV, CYREG_GPIO_PRT0_DR_INV
 316              	.set CapSense_Sns__Button1__BTN__DR_SET, CYREG_GPIO_PRT0_DR_SET
 317              	.set CapSense_Sns__Button1__BTN__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
 318              	.set CapSense_Sns__Button1__BTN__INTR, CYREG_GPIO_PRT0_INTR
 319              	.set CapSense_Sns__Button1__BTN__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
 320              	.set CapSense_Sns__Button1__BTN__INTSTAT, CYREG_GPIO_PRT0_INTR
 321              	.set CapSense_Sns__Button1__BTN__MASK, 0x01
 322              	.set CapSense_Sns__Button1__BTN__PC, CYREG_GPIO_PRT0_PC
 323              	.set CapSense_Sns__Button1__BTN__PC2, CYREG_GPIO_PRT0_PC2
 324              	.set CapSense_Sns__Button1__BTN__PORT, 0
 325              	.set CapSense_Sns__Button1__BTN__PS, CYREG_GPIO_PRT0_PS
 326              	.set CapSense_Sns__Button1__BTN__SHIFT, 0
 327              	.set CapSense_Sns__Button10__BTN__DR, CYREG_GPIO_PRT0_DR
 328              	.set CapSense_Sns__Button10__BTN__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
 329              	.set CapSense_Sns__Button10__BTN__DR_INV, CYREG_GPIO_PRT0_DR_INV
 330              	.set CapSense_Sns__Button10__BTN__DR_SET, CYREG_GPIO_PRT0_DR_SET
 331              	.set CapSense_Sns__Button10__BTN__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
 332              	.set CapSense_Sns__Button10__BTN__INTR, CYREG_GPIO_PRT0_INTR
 333              	.set CapSense_Sns__Button10__BTN__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
 334              	.set CapSense_Sns__Button10__BTN__INTSTAT, CYREG_GPIO_PRT0_INTR
 335              	.set CapSense_Sns__Button10__BTN__MASK, 0x02
 336              	.set CapSense_Sns__Button10__BTN__PC, CYREG_GPIO_PRT0_PC
 337              	.set CapSense_Sns__Button10__BTN__PC2, CYREG_GPIO_PRT0_PC2
 338              	.set CapSense_Sns__Button10__BTN__PORT, 0
 339              	.set CapSense_Sns__Button10__BTN__PS, CYREG_GPIO_PRT0_PS
 340              	.set CapSense_Sns__Button10__BTN__SHIFT, 1
 341              	.set CapSense_Sns__Button2__BTN__DR, CYREG_GPIO_PRT0_DR
 342              	.set CapSense_Sns__Button2__BTN__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
 343              	.set CapSense_Sns__Button2__BTN__DR_INV, CYREG_GPIO_PRT0_DR_INV
 344              	.set CapSense_Sns__Button2__BTN__DR_SET, CYREG_GPIO_PRT0_DR_SET
 345              	.set CapSense_Sns__Button2__BTN__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
ARM GAS  Generated_Source\PSoC4\SW_Tx_UART_AsmGnu.s 			page 40


 346              	.set CapSense_Sns__Button2__BTN__INTR, CYREG_GPIO_PRT0_INTR
 347              	.set CapSense_Sns__Button2__BTN__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
 348              	.set CapSense_Sns__Button2__BTN__INTSTAT, CYREG_GPIO_PRT0_INTR
 349              	.set CapSense_Sns__Button2__BTN__MASK, 0x80
 350              	.set CapSense_Sns__Button2__BTN__PC, CYREG_GPIO_PRT0_PC
 351              	.set CapSense_Sns__Button2__BTN__PC2, CYREG_GPIO_PRT0_PC2
 352              	.set CapSense_Sns__Button2__BTN__PORT, 0
 353              	.set CapSense_Sns__Button2__BTN__PS, CYREG_GPIO_PRT0_PS
 354              	.set CapSense_Sns__Button2__BTN__SHIFT, 7
 355              	.set CapSense_Sns__Button3__BTN__DR, CYREG_GPIO_PRT1_DR
 356              	.set CapSense_Sns__Button3__BTN__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
 357              	.set CapSense_Sns__Button3__BTN__DR_INV, CYREG_GPIO_PRT1_DR_INV
 358              	.set CapSense_Sns__Button3__BTN__DR_SET, CYREG_GPIO_PRT1_DR_SET
 359              	.set CapSense_Sns__Button3__BTN__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
 360              	.set CapSense_Sns__Button3__BTN__INTR, CYREG_GPIO_PRT1_INTR
 361              	.set CapSense_Sns__Button3__BTN__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
 362              	.set CapSense_Sns__Button3__BTN__INTSTAT, CYREG_GPIO_PRT1_INTR
 363              	.set CapSense_Sns__Button3__BTN__MASK, 0x01
 364              	.set CapSense_Sns__Button3__BTN__PC, CYREG_GPIO_PRT1_PC
 365              	.set CapSense_Sns__Button3__BTN__PC2, CYREG_GPIO_PRT1_PC2
 366              	.set CapSense_Sns__Button3__BTN__PORT, 1
 367              	.set CapSense_Sns__Button3__BTN__PS, CYREG_GPIO_PRT1_PS
 368              	.set CapSense_Sns__Button3__BTN__SHIFT, 0
 369              	.set CapSense_Sns__Button4__BTN__DR, CYREG_GPIO_PRT1_DR
 370              	.set CapSense_Sns__Button4__BTN__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
 371              	.set CapSense_Sns__Button4__BTN__DR_INV, CYREG_GPIO_PRT1_DR_INV
 372              	.set CapSense_Sns__Button4__BTN__DR_SET, CYREG_GPIO_PRT1_DR_SET
 373              	.set CapSense_Sns__Button4__BTN__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
 374              	.set CapSense_Sns__Button4__BTN__INTR, CYREG_GPIO_PRT1_INTR
 375              	.set CapSense_Sns__Button4__BTN__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
 376              	.set CapSense_Sns__Button4__BTN__INTSTAT, CYREG_GPIO_PRT1_INTR
 377              	.set CapSense_Sns__Button4__BTN__MASK, 0x02
 378              	.set CapSense_Sns__Button4__BTN__PC, CYREG_GPIO_PRT1_PC
 379              	.set CapSense_Sns__Button4__BTN__PC2, CYREG_GPIO_PRT1_PC2
 380              	.set CapSense_Sns__Button4__BTN__PORT, 1
 381              	.set CapSense_Sns__Button4__BTN__PS, CYREG_GPIO_PRT1_PS
 382              	.set CapSense_Sns__Button4__BTN__SHIFT, 1
 383              	.set CapSense_Sns__Button5__BTN__DR, CYREG_GPIO_PRT1_DR
 384              	.set CapSense_Sns__Button5__BTN__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
 385              	.set CapSense_Sns__Button5__BTN__DR_INV, CYREG_GPIO_PRT1_DR_INV
 386              	.set CapSense_Sns__Button5__BTN__DR_SET, CYREG_GPIO_PRT1_DR_SET
 387              	.set CapSense_Sns__Button5__BTN__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
 388              	.set CapSense_Sns__Button5__BTN__INTR, CYREG_GPIO_PRT1_INTR
 389              	.set CapSense_Sns__Button5__BTN__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
 390              	.set CapSense_Sns__Button5__BTN__INTSTAT, CYREG_GPIO_PRT1_INTR
 391              	.set CapSense_Sns__Button5__BTN__MASK, 0x10
 392              	.set CapSense_Sns__Button5__BTN__PC, CYREG_GPIO_PRT1_PC
 393              	.set CapSense_Sns__Button5__BTN__PC2, CYREG_GPIO_PRT1_PC2
 394              	.set CapSense_Sns__Button5__BTN__PORT, 1
 395              	.set CapSense_Sns__Button5__BTN__PS, CYREG_GPIO_PRT1_PS
 396              	.set CapSense_Sns__Button5__BTN__SHIFT, 4
 397              	.set CapSense_Sns__Button6__BTN__DR, CYREG_GPIO_PRT1_DR
 398              	.set CapSense_Sns__Button6__BTN__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
 399              	.set CapSense_Sns__Button6__BTN__DR_INV, CYREG_GPIO_PRT1_DR_INV
 400              	.set CapSense_Sns__Button6__BTN__DR_SET, CYREG_GPIO_PRT1_DR_SET
 401              	.set CapSense_Sns__Button6__BTN__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
 402              	.set CapSense_Sns__Button6__BTN__INTR, CYREG_GPIO_PRT1_INTR
ARM GAS  Generated_Source\PSoC4\SW_Tx_UART_AsmGnu.s 			page 41


 403              	.set CapSense_Sns__Button6__BTN__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
 404              	.set CapSense_Sns__Button6__BTN__INTSTAT, CYREG_GPIO_PRT1_INTR
 405              	.set CapSense_Sns__Button6__BTN__MASK, 0x20
 406              	.set CapSense_Sns__Button6__BTN__PC, CYREG_GPIO_PRT1_PC
 407              	.set CapSense_Sns__Button6__BTN__PC2, CYREG_GPIO_PRT1_PC2
 408              	.set CapSense_Sns__Button6__BTN__PORT, 1
 409              	.set CapSense_Sns__Button6__BTN__PS, CYREG_GPIO_PRT1_PS
 410              	.set CapSense_Sns__Button6__BTN__SHIFT, 5
 411              	.set CapSense_Sns__Button7__BTN__DR, CYREG_GPIO_PRT1_DR
 412              	.set CapSense_Sns__Button7__BTN__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
 413              	.set CapSense_Sns__Button7__BTN__DR_INV, CYREG_GPIO_PRT1_DR_INV
 414              	.set CapSense_Sns__Button7__BTN__DR_SET, CYREG_GPIO_PRT1_DR_SET
 415              	.set CapSense_Sns__Button7__BTN__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
 416              	.set CapSense_Sns__Button7__BTN__INTR, CYREG_GPIO_PRT1_INTR
 417              	.set CapSense_Sns__Button7__BTN__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
 418              	.set CapSense_Sns__Button7__BTN__INTSTAT, CYREG_GPIO_PRT1_INTR
 419              	.set CapSense_Sns__Button7__BTN__MASK, 0x40
 420              	.set CapSense_Sns__Button7__BTN__PC, CYREG_GPIO_PRT1_PC
 421              	.set CapSense_Sns__Button7__BTN__PC2, CYREG_GPIO_PRT1_PC2
 422              	.set CapSense_Sns__Button7__BTN__PORT, 1
 423              	.set CapSense_Sns__Button7__BTN__PS, CYREG_GPIO_PRT1_PS
 424              	.set CapSense_Sns__Button7__BTN__SHIFT, 6
 425              	.set CapSense_Sns__Button8__BTN__DR, CYREG_GPIO_PRT2_DR
 426              	.set CapSense_Sns__Button8__BTN__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
 427              	.set CapSense_Sns__Button8__BTN__DR_INV, CYREG_GPIO_PRT2_DR_INV
 428              	.set CapSense_Sns__Button8__BTN__DR_SET, CYREG_GPIO_PRT2_DR_SET
 429              	.set CapSense_Sns__Button8__BTN__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
 430              	.set CapSense_Sns__Button8__BTN__INTR, CYREG_GPIO_PRT2_INTR
 431              	.set CapSense_Sns__Button8__BTN__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
 432              	.set CapSense_Sns__Button8__BTN__INTSTAT, CYREG_GPIO_PRT2_INTR
 433              	.set CapSense_Sns__Button8__BTN__MASK, 0x01
 434              	.set CapSense_Sns__Button8__BTN__PC, CYREG_GPIO_PRT2_PC
 435              	.set CapSense_Sns__Button8__BTN__PC2, CYREG_GPIO_PRT2_PC2
 436              	.set CapSense_Sns__Button8__BTN__PORT, 2
 437              	.set CapSense_Sns__Button8__BTN__PS, CYREG_GPIO_PRT2_PS
 438              	.set CapSense_Sns__Button8__BTN__SHIFT, 0
 439              	.set CapSense_Sns__Button9__BTN__DR, CYREG_GPIO_PRT1_DR
 440              	.set CapSense_Sns__Button9__BTN__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
 441              	.set CapSense_Sns__Button9__BTN__DR_INV, CYREG_GPIO_PRT1_DR_INV
 442              	.set CapSense_Sns__Button9__BTN__DR_SET, CYREG_GPIO_PRT1_DR_SET
 443              	.set CapSense_Sns__Button9__BTN__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
 444              	.set CapSense_Sns__Button9__BTN__INTR, CYREG_GPIO_PRT1_INTR
 445              	.set CapSense_Sns__Button9__BTN__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
 446              	.set CapSense_Sns__Button9__BTN__INTSTAT, CYREG_GPIO_PRT1_INTR
 447              	.set CapSense_Sns__Button9__BTN__MASK, 0x80
 448              	.set CapSense_Sns__Button9__BTN__PC, CYREG_GPIO_PRT1_PC
 449              	.set CapSense_Sns__Button9__BTN__PC2, CYREG_GPIO_PRT1_PC2
 450              	.set CapSense_Sns__Button9__BTN__PORT, 1
 451              	.set CapSense_Sns__Button9__BTN__PS, CYREG_GPIO_PRT1_PS
 452              	.set CapSense_Sns__Button9__BTN__SHIFT, 7
 453              	
 454              	/* Clock_1 */
 455              	.set Clock_1__CTRL_REGISTER, CYREG_PERI_PCLK_CTL3
 456              	.set Clock_1__DIV_ID, 0x00000042
 457              	.set Clock_1__DIV_REGISTER, CYREG_PERI_DIV_16_CTL2
 458              	.set Clock_1__PA_DIV_ID, 0x000000FF
 459              	
ARM GAS  Generated_Source\PSoC4\SW_Tx_UART_AsmGnu.s 			page 42


 460              	/* I2CS */
 461              	.set I2CS_SCB__CTRL, CYREG_SCB_CTRL
 462              	.set I2CS_SCB__EZ_DATA0, CYREG_SCB_EZ_DATA0
 463              	.set I2CS_SCB__EZ_DATA1, CYREG_SCB_EZ_DATA1
 464              	.set I2CS_SCB__EZ_DATA10, CYREG_SCB_EZ_DATA10
 465              	.set I2CS_SCB__EZ_DATA11, CYREG_SCB_EZ_DATA11
 466              	.set I2CS_SCB__EZ_DATA12, CYREG_SCB_EZ_DATA12
 467              	.set I2CS_SCB__EZ_DATA13, CYREG_SCB_EZ_DATA13
 468              	.set I2CS_SCB__EZ_DATA14, CYREG_SCB_EZ_DATA14
 469              	.set I2CS_SCB__EZ_DATA15, CYREG_SCB_EZ_DATA15
 470              	.set I2CS_SCB__EZ_DATA16, CYREG_SCB_EZ_DATA16
 471              	.set I2CS_SCB__EZ_DATA17, CYREG_SCB_EZ_DATA17
 472              	.set I2CS_SCB__EZ_DATA18, CYREG_SCB_EZ_DATA18
 473              	.set I2CS_SCB__EZ_DATA19, CYREG_SCB_EZ_DATA19
 474              	.set I2CS_SCB__EZ_DATA2, CYREG_SCB_EZ_DATA2
 475              	.set I2CS_SCB__EZ_DATA20, CYREG_SCB_EZ_DATA20
 476              	.set I2CS_SCB__EZ_DATA21, CYREG_SCB_EZ_DATA21
 477              	.set I2CS_SCB__EZ_DATA22, CYREG_SCB_EZ_DATA22
 478              	.set I2CS_SCB__EZ_DATA23, CYREG_SCB_EZ_DATA23
 479              	.set I2CS_SCB__EZ_DATA24, CYREG_SCB_EZ_DATA24
 480              	.set I2CS_SCB__EZ_DATA25, CYREG_SCB_EZ_DATA25
 481              	.set I2CS_SCB__EZ_DATA26, CYREG_SCB_EZ_DATA26
 482              	.set I2CS_SCB__EZ_DATA27, CYREG_SCB_EZ_DATA27
 483              	.set I2CS_SCB__EZ_DATA28, CYREG_SCB_EZ_DATA28
 484              	.set I2CS_SCB__EZ_DATA29, CYREG_SCB_EZ_DATA29
 485              	.set I2CS_SCB__EZ_DATA3, CYREG_SCB_EZ_DATA3
 486              	.set I2CS_SCB__EZ_DATA30, CYREG_SCB_EZ_DATA30
 487              	.set I2CS_SCB__EZ_DATA31, CYREG_SCB_EZ_DATA31
 488              	.set I2CS_SCB__EZ_DATA4, CYREG_SCB_EZ_DATA4
 489              	.set I2CS_SCB__EZ_DATA5, CYREG_SCB_EZ_DATA5
 490              	.set I2CS_SCB__EZ_DATA6, CYREG_SCB_EZ_DATA6
 491              	.set I2CS_SCB__EZ_DATA7, CYREG_SCB_EZ_DATA7
 492              	.set I2CS_SCB__EZ_DATA8, CYREG_SCB_EZ_DATA8
 493              	.set I2CS_SCB__EZ_DATA9, CYREG_SCB_EZ_DATA9
 494              	.set I2CS_SCB__I2C_CFG, CYREG_SCB_I2C_CFG
 495              	.set I2CS_SCB__I2C_CTRL, CYREG_SCB_I2C_CTRL
 496              	.set I2CS_SCB__I2C_M_CMD, CYREG_SCB_I2C_M_CMD
 497              	.set I2CS_SCB__I2C_S_CMD, CYREG_SCB_I2C_S_CMD
 498              	.set I2CS_SCB__I2C_STATUS, CYREG_SCB_I2C_STATUS
 499              	.set I2CS_SCB__INTR_CAUSE, CYREG_SCB_INTR_CAUSE
 500              	.set I2CS_SCB__INTR_I2C_EC, CYREG_SCB_INTR_I2C_EC
 501              	.set I2CS_SCB__INTR_I2C_EC_MASK, CYREG_SCB_INTR_I2C_EC_MASK
 502              	.set I2CS_SCB__INTR_I2C_EC_MASKED, CYREG_SCB_INTR_I2C_EC_MASKED
 503              	.set I2CS_SCB__INTR_M, CYREG_SCB_INTR_M
 504              	.set I2CS_SCB__INTR_M_MASK, CYREG_SCB_INTR_M_MASK
 505              	.set I2CS_SCB__INTR_M_MASKED, CYREG_SCB_INTR_M_MASKED
 506              	.set I2CS_SCB__INTR_M_SET, CYREG_SCB_INTR_M_SET
 507              	.set I2CS_SCB__INTR_RX, CYREG_SCB_INTR_RX
 508              	.set I2CS_SCB__INTR_RX_MASK, CYREG_SCB_INTR_RX_MASK
 509              	.set I2CS_SCB__INTR_RX_MASKED, CYREG_SCB_INTR_RX_MASKED
 510              	.set I2CS_SCB__INTR_RX_SET, CYREG_SCB_INTR_RX_SET
 511              	.set I2CS_SCB__INTR_S, CYREG_SCB_INTR_S
 512              	.set I2CS_SCB__INTR_S_MASK, CYREG_SCB_INTR_S_MASK
 513              	.set I2CS_SCB__INTR_S_MASKED, CYREG_SCB_INTR_S_MASKED
 514              	.set I2CS_SCB__INTR_S_SET, CYREG_SCB_INTR_S_SET
 515              	.set I2CS_SCB__INTR_TX, CYREG_SCB_INTR_TX
 516              	.set I2CS_SCB__INTR_TX_MASK, CYREG_SCB_INTR_TX_MASK
ARM GAS  Generated_Source\PSoC4\SW_Tx_UART_AsmGnu.s 			page 43


 517              	.set I2CS_SCB__INTR_TX_MASKED, CYREG_SCB_INTR_TX_MASKED
 518              	.set I2CS_SCB__INTR_TX_SET, CYREG_SCB_INTR_TX_SET
 519              	.set I2CS_SCB__RX_CTRL, CYREG_SCB_RX_CTRL
 520              	.set I2CS_SCB__RX_FIFO_CTRL, CYREG_SCB_RX_FIFO_CTRL
 521              	.set I2CS_SCB__RX_FIFO_RD, CYREG_SCB_RX_FIFO_RD
 522              	.set I2CS_SCB__RX_FIFO_RD_SILENT, CYREG_SCB_RX_FIFO_RD_SILENT
 523              	.set I2CS_SCB__RX_FIFO_STATUS, CYREG_SCB_RX_FIFO_STATUS
 524              	.set I2CS_SCB__RX_MATCH, CYREG_SCB_RX_MATCH
 525              	.set I2CS_SCB__SS0_POSISTION, 0
 526              	.set I2CS_SCB__SS1_POSISTION, 1
 527              	.set I2CS_SCB__SS2_POSISTION, 2
 528              	.set I2CS_SCB__SS3_POSISTION, 3
 529              	.set I2CS_SCB__STATUS, CYREG_SCB_STATUS
 530              	.set I2CS_SCB__TX_CTRL, CYREG_SCB_TX_CTRL
 531              	.set I2CS_SCB__TX_FIFO_CTRL, CYREG_SCB_TX_FIFO_CTRL
 532              	.set I2CS_SCB__TX_FIFO_STATUS, CYREG_SCB_TX_FIFO_STATUS
 533              	.set I2CS_SCB__TX_FIFO_WR, CYREG_SCB_TX_FIFO_WR
 534              	.set I2CS_SCB_IRQ__INTC_CLR_EN_REG, CYREG_CM0_ICER
 535              	.set I2CS_SCB_IRQ__INTC_CLR_PD_REG, CYREG_CM0_ICPR
 536              	.set I2CS_SCB_IRQ__INTC_MASK, 0x20
 537              	.set I2CS_SCB_IRQ__INTC_NUMBER, 5
 538              	.set I2CS_SCB_IRQ__INTC_PRIOR_MASK, 0xC000
 539              	.set I2CS_SCB_IRQ__INTC_PRIOR_NUM, 3
 540              	.set I2CS_SCB_IRQ__INTC_PRIOR_REG, CYREG_CM0_IPR1
 541              	.set I2CS_SCB_IRQ__INTC_SET_EN_REG, CYREG_CM0_ISER
 542              	.set I2CS_SCB_IRQ__INTC_SET_PD_REG, CYREG_CM0_ISPR
 543              	.set I2CS_SCBCLK__CTRL_REGISTER, CYREG_PERI_PCLK_CTL0
 544              	.set I2CS_SCBCLK__DIV_ID, 0x00000043
 545              	.set I2CS_SCBCLK__DIV_REGISTER, CYREG_PERI_DIV_16_CTL3
 546              	.set I2CS_SCBCLK__PA_DIV_ID, 0x000000FF
 547              	.set I2CS_scl__0__DR, CYREG_GPIO_PRT1_DR
 548              	.set I2CS_scl__0__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
 549              	.set I2CS_scl__0__DR_INV, CYREG_GPIO_PRT1_DR_INV
 550              	.set I2CS_scl__0__DR_SET, CYREG_GPIO_PRT1_DR_SET
 551              	.set I2CS_scl__0__HSIOM, CYREG_HSIOM_PORT_SEL1
 552              	.set I2CS_scl__0__HSIOM_GPIO, 0
 553              	.set I2CS_scl__0__HSIOM_I2C, 14
 554              	.set I2CS_scl__0__HSIOM_I2C_SCL, 14
 555              	.set I2CS_scl__0__HSIOM_MASK, 0x00000F00
 556              	.set I2CS_scl__0__HSIOM_SHIFT, 8
 557              	.set I2CS_scl__0__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
 558              	.set I2CS_scl__0__INTR, CYREG_GPIO_PRT1_INTR
 559              	.set I2CS_scl__0__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
 560              	.set I2CS_scl__0__INTSTAT, CYREG_GPIO_PRT1_INTR
 561              	.set I2CS_scl__0__MASK, 0x04
 562              	.set I2CS_scl__0__PC, CYREG_GPIO_PRT1_PC
 563              	.set I2CS_scl__0__PC2, CYREG_GPIO_PRT1_PC2
 564              	.set I2CS_scl__0__PORT, 1
 565              	.set I2CS_scl__0__PS, CYREG_GPIO_PRT1_PS
 566              	.set I2CS_scl__0__SHIFT, 2
 567              	.set I2CS_scl__DR, CYREG_GPIO_PRT1_DR
 568              	.set I2CS_scl__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
 569              	.set I2CS_scl__DR_INV, CYREG_GPIO_PRT1_DR_INV
 570              	.set I2CS_scl__DR_SET, CYREG_GPIO_PRT1_DR_SET
 571              	.set I2CS_scl__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
 572              	.set I2CS_scl__INTR, CYREG_GPIO_PRT1_INTR
 573              	.set I2CS_scl__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
ARM GAS  Generated_Source\PSoC4\SW_Tx_UART_AsmGnu.s 			page 44


 574              	.set I2CS_scl__INTSTAT, CYREG_GPIO_PRT1_INTR
 575              	.set I2CS_scl__MASK, 0x04
 576              	.set I2CS_scl__PC, CYREG_GPIO_PRT1_PC
 577              	.set I2CS_scl__PC2, CYREG_GPIO_PRT1_PC2
 578              	.set I2CS_scl__PORT, 1
 579              	.set I2CS_scl__PS, CYREG_GPIO_PRT1_PS
 580              	.set I2CS_scl__SHIFT, 2
 581              	.set I2CS_sda__0__DR, CYREG_GPIO_PRT1_DR
 582              	.set I2CS_sda__0__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
 583              	.set I2CS_sda__0__DR_INV, CYREG_GPIO_PRT1_DR_INV
 584              	.set I2CS_sda__0__DR_SET, CYREG_GPIO_PRT1_DR_SET
 585              	.set I2CS_sda__0__HSIOM, CYREG_HSIOM_PORT_SEL1
 586              	.set I2CS_sda__0__HSIOM_GPIO, 0
 587              	.set I2CS_sda__0__HSIOM_I2C, 14
 588              	.set I2CS_sda__0__HSIOM_I2C_SDA, 14
 589              	.set I2CS_sda__0__HSIOM_MASK, 0x0000F000
 590              	.set I2CS_sda__0__HSIOM_SHIFT, 12
 591              	.set I2CS_sda__0__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
 592              	.set I2CS_sda__0__INTR, CYREG_GPIO_PRT1_INTR
 593              	.set I2CS_sda__0__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
 594              	.set I2CS_sda__0__INTSTAT, CYREG_GPIO_PRT1_INTR
 595              	.set I2CS_sda__0__MASK, 0x08
 596              	.set I2CS_sda__0__PC, CYREG_GPIO_PRT1_PC
 597              	.set I2CS_sda__0__PC2, CYREG_GPIO_PRT1_PC2
 598              	.set I2CS_sda__0__PORT, 1
 599              	.set I2CS_sda__0__PS, CYREG_GPIO_PRT1_PS
 600              	.set I2CS_sda__0__SHIFT, 3
 601              	.set I2CS_sda__DR, CYREG_GPIO_PRT1_DR
 602              	.set I2CS_sda__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
 603              	.set I2CS_sda__DR_INV, CYREG_GPIO_PRT1_DR_INV
 604              	.set I2CS_sda__DR_SET, CYREG_GPIO_PRT1_DR_SET
 605              	.set I2CS_sda__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
 606              	.set I2CS_sda__INTR, CYREG_GPIO_PRT1_INTR
 607              	.set I2CS_sda__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
 608              	.set I2CS_sda__INTSTAT, CYREG_GPIO_PRT1_INTR
 609              	.set I2CS_sda__MASK, 0x08
 610              	.set I2CS_sda__PC, CYREG_GPIO_PRT1_PC
 611              	.set I2CS_sda__PC2, CYREG_GPIO_PRT1_PC2
 612              	.set I2CS_sda__PORT, 1
 613              	.set I2CS_sda__PS, CYREG_GPIO_PRT1_PS
 614              	.set I2CS_sda__SHIFT, 3
 615              	
 616              	/* Pin_Power */
 617              	.set Pin_Power__0__DR, CYREG_GPIO_PRT3_DR
 618              	.set Pin_Power__0__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
 619              	.set Pin_Power__0__DR_INV, CYREG_GPIO_PRT3_DR_INV
 620              	.set Pin_Power__0__DR_SET, CYREG_GPIO_PRT3_DR_SET
 621              	.set Pin_Power__0__HSIOM, CYREG_HSIOM_PORT_SEL3
 622              	.set Pin_Power__0__HSIOM_MASK, 0x00000F00
 623              	.set Pin_Power__0__HSIOM_SHIFT, 8
 624              	.set Pin_Power__0__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
 625              	.set Pin_Power__0__INTR, CYREG_GPIO_PRT3_INTR
 626              	.set Pin_Power__0__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
 627              	.set Pin_Power__0__INTSTAT, CYREG_GPIO_PRT3_INTR
 628              	.set Pin_Power__0__MASK, 0x04
 629              	.set Pin_Power__0__PC, CYREG_GPIO_PRT3_PC
 630              	.set Pin_Power__0__PC2, CYREG_GPIO_PRT3_PC2
ARM GAS  Generated_Source\PSoC4\SW_Tx_UART_AsmGnu.s 			page 45


 631              	.set Pin_Power__0__PORT, 3
 632              	.set Pin_Power__0__PS, CYREG_GPIO_PRT3_PS
 633              	.set Pin_Power__0__SHIFT, 2
 634              	.set Pin_Power__DR, CYREG_GPIO_PRT3_DR
 635              	.set Pin_Power__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
 636              	.set Pin_Power__DR_INV, CYREG_GPIO_PRT3_DR_INV
 637              	.set Pin_Power__DR_SET, CYREG_GPIO_PRT3_DR_SET
 638              	.set Pin_Power__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
 639              	.set Pin_Power__INTR, CYREG_GPIO_PRT3_INTR
 640              	.set Pin_Power__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
 641              	.set Pin_Power__INTSTAT, CYREG_GPIO_PRT3_INTR
 642              	.set Pin_Power__MASK, 0x04
 643              	.set Pin_Power__PC, CYREG_GPIO_PRT3_PC
 644              	.set Pin_Power__PC2, CYREG_GPIO_PRT3_PC2
 645              	.set Pin_Power__PORT, 3
 646              	.set Pin_Power__PS, CYREG_GPIO_PRT3_PS
 647              	.set Pin_Power__SHIFT, 2
 648              	
 649              	/* TC_CC_ISR */
 650              	.set TC_CC_ISR__INTC_CLR_EN_REG, CYREG_CM0_ICER
 651              	.set TC_CC_ISR__INTC_CLR_PD_REG, CYREG_CM0_ICPR
 652              	.set TC_CC_ISR__INTC_MASK, 0x100
 653              	.set TC_CC_ISR__INTC_NUMBER, 8
 654              	.set TC_CC_ISR__INTC_PRIOR_MASK, 0xC0
 655              	.set TC_CC_ISR__INTC_PRIOR_NUM, 3
 656              	.set TC_CC_ISR__INTC_PRIOR_REG, CYREG_CM0_IPR2
 657              	.set TC_CC_ISR__INTC_SET_EN_REG, CYREG_CM0_ISER
 658              	.set TC_CC_ISR__INTC_SET_PD_REG, CYREG_CM0_ISPR
 659              	
 660              	/* Timer_1 */
 661              	.set Timer_1_cy_m0s8_tcpwm_1__CC, CYREG_TCPWM_CNT_CC
 662              	.set Timer_1_cy_m0s8_tcpwm_1__CC_BUFF, CYREG_TCPWM_CNT_CC_BUFF
 663              	.set Timer_1_cy_m0s8_tcpwm_1__COUNTER, CYREG_TCPWM_CNT_COUNTER
 664              	.set Timer_1_cy_m0s8_tcpwm_1__CTRL, CYREG_TCPWM_CNT_CTRL
 665              	.set Timer_1_cy_m0s8_tcpwm_1__INTR, CYREG_TCPWM_CNT_INTR
 666              	.set Timer_1_cy_m0s8_tcpwm_1__INTR_MASK, CYREG_TCPWM_CNT_INTR_MASK
 667              	.set Timer_1_cy_m0s8_tcpwm_1__INTR_MASKED, CYREG_TCPWM_CNT_INTR_MASKED
 668              	.set Timer_1_cy_m0s8_tcpwm_1__INTR_SET, CYREG_TCPWM_CNT_INTR_SET
 669              	.set Timer_1_cy_m0s8_tcpwm_1__PERIOD, CYREG_TCPWM_CNT_PERIOD
 670              	.set Timer_1_cy_m0s8_tcpwm_1__PERIOD_BUFF, CYREG_TCPWM_CNT_PERIOD_BUFF
 671              	.set Timer_1_cy_m0s8_tcpwm_1__STATUS, CYREG_TCPWM_CNT_STATUS
 672              	.set Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMD, CYREG_TCPWM_CMD
 673              	.set Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK, 0x01
 674              	.set Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT, 0
 675              	.set Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK, 0x100
 676              	.set Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT, 8
 677              	.set Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK, 0x1000000
 678              	.set Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT, 24
 679              	.set Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK, 0x10000
 680              	.set Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT, 16
 681              	.set Timer_1_cy_m0s8_tcpwm_1__TCPWM_CTRL, CYREG_TCPWM_CTRL
 682              	.set Timer_1_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK, 0x01
 683              	.set Timer_1_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT, 0
 684              	.set Timer_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE, CYREG_TCPWM_INTR_CAUSE
 685              	.set Timer_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK, 0x01
 686              	.set Timer_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT, 0
 687              	.set Timer_1_cy_m0s8_tcpwm_1__TCPWM_NUMBER, 0
ARM GAS  Generated_Source\PSoC4\SW_Tx_UART_AsmGnu.s 			page 46


 688              	.set Timer_1_cy_m0s8_tcpwm_1__TR_CTRL0, CYREG_TCPWM_CNT_TR_CTRL0
 689              	.set Timer_1_cy_m0s8_tcpwm_1__TR_CTRL1, CYREG_TCPWM_CNT_TR_CTRL1
 690              	.set Timer_1_cy_m0s8_tcpwm_1__TR_CTRL2, CYREG_TCPWM_CNT_TR_CTRL2
 691              	
 692              	/* UnUsedPin_10 */
 693              	.set UnUsedPin_10__0__DR, CYREG_GPIO_PRT0_DR
 694              	.set UnUsedPin_10__0__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
 695              	.set UnUsedPin_10__0__DR_INV, CYREG_GPIO_PRT0_DR_INV
 696              	.set UnUsedPin_10__0__DR_SET, CYREG_GPIO_PRT0_DR_SET
 697              	.set UnUsedPin_10__0__HSIOM, CYREG_HSIOM_PORT_SEL0
 698              	.set UnUsedPin_10__0__HSIOM_MASK, 0x0F000000
 699              	.set UnUsedPin_10__0__HSIOM_SHIFT, 24
 700              	.set UnUsedPin_10__0__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
 701              	.set UnUsedPin_10__0__INTR, CYREG_GPIO_PRT0_INTR
 702              	.set UnUsedPin_10__0__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
 703              	.set UnUsedPin_10__0__INTSTAT, CYREG_GPIO_PRT0_INTR
 704              	.set UnUsedPin_10__0__MASK, 0x40
 705              	.set UnUsedPin_10__0__PC, CYREG_GPIO_PRT0_PC
 706              	.set UnUsedPin_10__0__PC2, CYREG_GPIO_PRT0_PC2
 707              	.set UnUsedPin_10__0__PORT, 0
 708              	.set UnUsedPin_10__0__PS, CYREG_GPIO_PRT0_PS
 709              	.set UnUsedPin_10__0__SHIFT, 6
 710              	.set UnUsedPin_10__DR, CYREG_GPIO_PRT0_DR
 711              	.set UnUsedPin_10__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
 712              	.set UnUsedPin_10__DR_INV, CYREG_GPIO_PRT0_DR_INV
 713              	.set UnUsedPin_10__DR_SET, CYREG_GPIO_PRT0_DR_SET
 714              	.set UnUsedPin_10__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
 715              	.set UnUsedPin_10__INTR, CYREG_GPIO_PRT0_INTR
 716              	.set UnUsedPin_10__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
 717              	.set UnUsedPin_10__INTSTAT, CYREG_GPIO_PRT0_INTR
 718              	.set UnUsedPin_10__MASK, 0x40
 719              	.set UnUsedPin_10__PC, CYREG_GPIO_PRT0_PC
 720              	.set UnUsedPin_10__PC2, CYREG_GPIO_PRT0_PC2
 721              	.set UnUsedPin_10__PORT, 0
 722              	.set UnUsedPin_10__PS, CYREG_GPIO_PRT0_PS
 723              	.set UnUsedPin_10__SHIFT, 6
 724              	
 725              	/* UnUsedPin_4 */
 726              	.set UnUsedPin_4__0__DR, CYREG_GPIO_PRT0_DR
 727              	.set UnUsedPin_4__0__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
 728              	.set UnUsedPin_4__0__DR_INV, CYREG_GPIO_PRT0_DR_INV
 729              	.set UnUsedPin_4__0__DR_SET, CYREG_GPIO_PRT0_DR_SET
 730              	.set UnUsedPin_4__0__HSIOM, CYREG_HSIOM_PORT_SEL0
 731              	.set UnUsedPin_4__0__HSIOM_MASK, 0x0000F000
 732              	.set UnUsedPin_4__0__HSIOM_SHIFT, 12
 733              	.set UnUsedPin_4__0__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
 734              	.set UnUsedPin_4__0__INTR, CYREG_GPIO_PRT0_INTR
 735              	.set UnUsedPin_4__0__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
 736              	.set UnUsedPin_4__0__INTSTAT, CYREG_GPIO_PRT0_INTR
 737              	.set UnUsedPin_4__0__MASK, 0x08
 738              	.set UnUsedPin_4__0__PC, CYREG_GPIO_PRT0_PC
 739              	.set UnUsedPin_4__0__PC2, CYREG_GPIO_PRT0_PC2
 740              	.set UnUsedPin_4__0__PORT, 0
 741              	.set UnUsedPin_4__0__PS, CYREG_GPIO_PRT0_PS
 742              	.set UnUsedPin_4__0__SHIFT, 3
 743              	.set UnUsedPin_4__DR, CYREG_GPIO_PRT0_DR
 744              	.set UnUsedPin_4__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
ARM GAS  Generated_Source\PSoC4\SW_Tx_UART_AsmGnu.s 			page 47


 745              	.set UnUsedPin_4__DR_INV, CYREG_GPIO_PRT0_DR_INV
 746              	.set UnUsedPin_4__DR_SET, CYREG_GPIO_PRT0_DR_SET
 747              	.set UnUsedPin_4__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
 748              	.set UnUsedPin_4__INTR, CYREG_GPIO_PRT0_INTR
 749              	.set UnUsedPin_4__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
 750              	.set UnUsedPin_4__INTSTAT, CYREG_GPIO_PRT0_INTR
 751              	.set UnUsedPin_4__MASK, 0x08
 752              	.set UnUsedPin_4__PC, CYREG_GPIO_PRT0_PC
 753              	.set UnUsedPin_4__PC2, CYREG_GPIO_PRT0_PC2
 754              	.set UnUsedPin_4__PORT, 0
 755              	.set UnUsedPin_4__PS, CYREG_GPIO_PRT0_PS
 756              	.set UnUsedPin_4__SHIFT, 3
 757              	
 758              	/* UnUsedPin_9 */
 759              	.set UnUsedPin_9__0__DR, CYREG_GPIO_PRT0_DR
 760              	.set UnUsedPin_9__0__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
 761              	.set UnUsedPin_9__0__DR_INV, CYREG_GPIO_PRT0_DR_INV
 762              	.set UnUsedPin_9__0__DR_SET, CYREG_GPIO_PRT0_DR_SET
 763              	.set UnUsedPin_9__0__HSIOM, CYREG_HSIOM_PORT_SEL0
 764              	.set UnUsedPin_9__0__HSIOM_MASK, 0x00F00000
 765              	.set UnUsedPin_9__0__HSIOM_SHIFT, 20
 766              	.set UnUsedPin_9__0__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
 767              	.set UnUsedPin_9__0__INTR, CYREG_GPIO_PRT0_INTR
 768              	.set UnUsedPin_9__0__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
 769              	.set UnUsedPin_9__0__INTSTAT, CYREG_GPIO_PRT0_INTR
 770              	.set UnUsedPin_9__0__MASK, 0x20
 771              	.set UnUsedPin_9__0__PC, CYREG_GPIO_PRT0_PC
 772              	.set UnUsedPin_9__0__PC2, CYREG_GPIO_PRT0_PC2
 773              	.set UnUsedPin_9__0__PORT, 0
 774              	.set UnUsedPin_9__0__PS, CYREG_GPIO_PRT0_PS
 775              	.set UnUsedPin_9__0__SHIFT, 5
 776              	.set UnUsedPin_9__DR, CYREG_GPIO_PRT0_DR
 777              	.set UnUsedPin_9__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
 778              	.set UnUsedPin_9__DR_INV, CYREG_GPIO_PRT0_DR_INV
 779              	.set UnUsedPin_9__DR_SET, CYREG_GPIO_PRT0_DR_SET
 780              	.set UnUsedPin_9__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
 781              	.set UnUsedPin_9__INTR, CYREG_GPIO_PRT0_INTR
 782              	.set UnUsedPin_9__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
 783              	.set UnUsedPin_9__INTSTAT, CYREG_GPIO_PRT0_INTR
 784              	.set UnUsedPin_9__MASK, 0x20
 785              	.set UnUsedPin_9__PC, CYREG_GPIO_PRT0_PC
 786              	.set UnUsedPin_9__PC2, CYREG_GPIO_PRT0_PC2
 787              	.set UnUsedPin_9__PORT, 0
 788              	.set UnUsedPin_9__PS, CYREG_GPIO_PRT0_PS
 789              	.set UnUsedPin_9__SHIFT, 5
 790              	
 791              	/* hawkeye_clk */
 792              	.set hawkeye_clk__0__DR, CYREG_GPIO_PRT3_DR
 793              	.set hawkeye_clk__0__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
 794              	.set hawkeye_clk__0__DR_INV, CYREG_GPIO_PRT3_DR_INV
 795              	.set hawkeye_clk__0__DR_SET, CYREG_GPIO_PRT3_DR_SET
 796              	.set hawkeye_clk__0__HSIOM, CYREG_HSIOM_PORT_SEL3
 797              	.set hawkeye_clk__0__HSIOM_MASK, 0x000000F0
 798              	.set hawkeye_clk__0__HSIOM_SHIFT, 4
 799              	.set hawkeye_clk__0__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
 800              	.set hawkeye_clk__0__INTR, CYREG_GPIO_PRT3_INTR
 801              	.set hawkeye_clk__0__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
ARM GAS  Generated_Source\PSoC4\SW_Tx_UART_AsmGnu.s 			page 48


 802              	.set hawkeye_clk__0__INTSTAT, CYREG_GPIO_PRT3_INTR
 803              	.set hawkeye_clk__0__MASK, 0x02
 804              	.set hawkeye_clk__0__PC, CYREG_GPIO_PRT3_PC
 805              	.set hawkeye_clk__0__PC2, CYREG_GPIO_PRT3_PC2
 806              	.set hawkeye_clk__0__PORT, 3
 807              	.set hawkeye_clk__0__PS, CYREG_GPIO_PRT3_PS
 808              	.set hawkeye_clk__0__SHIFT, 1
 809              	.set hawkeye_clk__DR, CYREG_GPIO_PRT3_DR
 810              	.set hawkeye_clk__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
 811              	.set hawkeye_clk__DR_INV, CYREG_GPIO_PRT3_DR_INV
 812              	.set hawkeye_clk__DR_SET, CYREG_GPIO_PRT3_DR_SET
 813              	.set hawkeye_clk__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
 814              	.set hawkeye_clk__INTR, CYREG_GPIO_PRT3_INTR
 815              	.set hawkeye_clk__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
 816              	.set hawkeye_clk__INTSTAT, CYREG_GPIO_PRT3_INTR
 817              	.set hawkeye_clk__MASK, 0x02
 818              	.set hawkeye_clk__PC, CYREG_GPIO_PRT3_PC
 819              	.set hawkeye_clk__PC2, CYREG_GPIO_PRT3_PC2
 820              	.set hawkeye_clk__PORT, 3
 821              	.set hawkeye_clk__PS, CYREG_GPIO_PRT3_PS
 822              	.set hawkeye_clk__SHIFT, 1
 823              	
 824              	/* hawkeye_data */
 825              	.set hawkeye_data__0__DR, CYREG_GPIO_PRT3_DR
 826              	.set hawkeye_data__0__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
 827              	.set hawkeye_data__0__DR_INV, CYREG_GPIO_PRT3_DR_INV
 828              	.set hawkeye_data__0__DR_SET, CYREG_GPIO_PRT3_DR_SET
 829              	.set hawkeye_data__0__HSIOM, CYREG_HSIOM_PORT_SEL3
 830              	.set hawkeye_data__0__HSIOM_MASK, 0x0000000F
 831              	.set hawkeye_data__0__HSIOM_SHIFT, 0
 832              	.set hawkeye_data__0__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
 833              	.set hawkeye_data__0__INTR, CYREG_GPIO_PRT3_INTR
 834              	.set hawkeye_data__0__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
 835              	.set hawkeye_data__0__INTSTAT, CYREG_GPIO_PRT3_INTR
 836              	.set hawkeye_data__0__MASK, 0x01
 837              	.set hawkeye_data__0__PC, CYREG_GPIO_PRT3_PC
 838              	.set hawkeye_data__0__PC2, CYREG_GPIO_PRT3_PC2
 839              	.set hawkeye_data__0__PORT, 3
 840              	.set hawkeye_data__0__PS, CYREG_GPIO_PRT3_PS
 841              	.set hawkeye_data__0__SHIFT, 0
 842              	.set hawkeye_data__DR, CYREG_GPIO_PRT3_DR
 843              	.set hawkeye_data__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
 844              	.set hawkeye_data__DR_INV, CYREG_GPIO_PRT3_DR_INV
 845              	.set hawkeye_data__DR_SET, CYREG_GPIO_PRT3_DR_SET
 846              	.set hawkeye_data__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
 847              	.set hawkeye_data__INTR, CYREG_GPIO_PRT3_INTR
 848              	.set hawkeye_data__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
 849              	.set hawkeye_data__INTSTAT, CYREG_GPIO_PRT3_INTR
 850              	.set hawkeye_data__MASK, 0x01
 851              	.set hawkeye_data__PC, CYREG_GPIO_PRT3_PC
 852              	.set hawkeye_data__PC2, CYREG_GPIO_PRT3_PC2
 853              	.set hawkeye_data__PORT, 3
 854              	.set hawkeye_data__PS, CYREG_GPIO_PRT3_PS
 855              	.set hawkeye_data__SHIFT, 0
 856              	
 857              	/* isr_WDT */
 858              	.set isr_WDT__INTC_CLR_EN_REG, CYREG_CM0_ICER
ARM GAS  Generated_Source\PSoC4\SW_Tx_UART_AsmGnu.s 			page 49


 859              	.set isr_WDT__INTC_CLR_PD_REG, CYREG_CM0_ICPR
 860              	.set isr_WDT__INTC_MASK, 0x10
 861              	.set isr_WDT__INTC_NUMBER, 4
 862              	.set isr_WDT__INTC_PRIOR_MASK, 0xC0
 863              	.set isr_WDT__INTC_PRIOR_NUM, 3
 864              	.set isr_WDT__INTC_PRIOR_REG, CYREG_CM0_IPR1
 865              	.set isr_WDT__INTC_SET_EN_REG, CYREG_CM0_ISER
 866              	.set isr_WDT__INTC_SET_PD_REG, CYREG_CM0_ISPR
 867              	
 868              	/* Miscellaneous */
 869              	.set CYDEV_BCLK__HFCLK__HZ, 12000000
 870              	.set CYDEV_BCLK__HFCLK__KHZ, 12000
 871              	.set CYDEV_BCLK__HFCLK__MHZ, 12
 872              	.set CYDEV_BCLK__SYSCLK__HZ, 12000000
 873              	.set CYDEV_BCLK__SYSCLK__KHZ, 12000
 874              	.set CYDEV_BCLK__SYSCLK__MHZ, 12
 875              	.set CYDEV_CHIP_DIE_LEOPARD, 1
 876              	.set CYDEV_CHIP_DIE_PSOC4A, 16
 877              	.set CYDEV_CHIP_DIE_PSOC5LP, 2
 878              	.set CYDEV_CHIP_DIE_PSOC5TM, 3
 879              	.set CYDEV_CHIP_DIE_TMA4, 4
 880              	.set CYDEV_CHIP_DIE_UNKNOWN, 0
 881              	.set CYDEV_CHIP_FAMILY_FM0P, 5
 882              	.set CYDEV_CHIP_FAMILY_FM3, 6
 883              	.set CYDEV_CHIP_FAMILY_FM4, 7
 884              	.set CYDEV_CHIP_FAMILY_PSOC3, 1
 885              	.set CYDEV_CHIP_FAMILY_PSOC4, 2
 886              	.set CYDEV_CHIP_FAMILY_PSOC5, 3
 887              	.set CYDEV_CHIP_FAMILY_PSOC6, 4
 888              	.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
 889              	.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC4
 890              	.set CYDEV_CHIP_JTAG_ID, 0x0A48119A
 891              	.set CYDEV_CHIP_MEMBER_3A, 1
 892              	.set CYDEV_CHIP_MEMBER_4A, 16
 893              	.set CYDEV_CHIP_MEMBER_4D, 12
 894              	.set CYDEV_CHIP_MEMBER_4E, 6
 895              	.set CYDEV_CHIP_MEMBER_4F, 17
 896              	.set CYDEV_CHIP_MEMBER_4G, 4
 897              	.set CYDEV_CHIP_MEMBER_4H, 15
 898              	.set CYDEV_CHIP_MEMBER_4I, 21
 899              	.set CYDEV_CHIP_MEMBER_4J, 13
 900              	.set CYDEV_CHIP_MEMBER_4K, 14
 901              	.set CYDEV_CHIP_MEMBER_4L, 20
 902              	.set CYDEV_CHIP_MEMBER_4M, 19
 903              	.set CYDEV_CHIP_MEMBER_4N, 9
 904              	.set CYDEV_CHIP_MEMBER_4O, 7
 905              	.set CYDEV_CHIP_MEMBER_4P, 18
 906              	.set CYDEV_CHIP_MEMBER_4Q, 11
 907              	.set CYDEV_CHIP_MEMBER_4R, 8
 908              	.set CYDEV_CHIP_MEMBER_4S, 10
 909              	.set CYDEV_CHIP_MEMBER_4U, 5
 910              	.set CYDEV_CHIP_MEMBER_5A, 3
 911              	.set CYDEV_CHIP_MEMBER_5B, 2
 912              	.set CYDEV_CHIP_MEMBER_6A, 22
 913              	.set CYDEV_CHIP_MEMBER_FM3, 26
 914              	.set CYDEV_CHIP_MEMBER_FM4, 27
 915              	.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1, 23
ARM GAS  Generated_Source\PSoC4\SW_Tx_UART_AsmGnu.s 			page 50


 916              	.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2, 24
 917              	.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3, 25
 918              	.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
 919              	.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_4D
 920              	.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
 921              	.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
 922              	.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
 923              	.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
 924              	.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
 925              	.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
 926              	.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
 927              	.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
 928              	.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
 929              	.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
 930              	.set CYDEV_CHIP_REV_PSOC5TM_ES0, 0
 931              	.set CYDEV_CHIP_REV_PSOC5TM_ES1, 1
 932              	.set CYDEV_CHIP_REV_PSOC5TM_PRODUCTION, 1
 933              	.set CYDEV_CHIP_REV_TMA4_ES, 17
 934              	.set CYDEV_CHIP_REV_TMA4_ES2, 33
 935              	.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
 936              	.set CYDEV_CHIP_REVISION_3A_ES1, 0
 937              	.set CYDEV_CHIP_REVISION_3A_ES2, 1
 938              	.set CYDEV_CHIP_REVISION_3A_ES3, 3
 939              	.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
 940              	.set CYDEV_CHIP_REVISION_4A_ES0, 17
 941              	.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
 942              	.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
 943              	.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
 944              	.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
 945              	.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
 946              	.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
 947              	.set CYDEV_CHIP_REVISION_4G_ES, 17
 948              	.set CYDEV_CHIP_REVISION_4G_ES2, 33
 949              	.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
 950              	.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
 951              	.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
 952              	.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
 953              	.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
 954              	.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
 955              	.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
 956              	.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
 957              	.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
 958              	.set CYDEV_CHIP_REVISION_4P_PRODUCTION, 0
 959              	.set CYDEV_CHIP_REVISION_4Q_PRODUCTION, 0
 960              	.set CYDEV_CHIP_REVISION_4R_PRODUCTION, 0
 961              	.set CYDEV_CHIP_REVISION_4S_PRODUCTION, 0
 962              	.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
 963              	.set CYDEV_CHIP_REVISION_5A_ES0, 0
 964              	.set CYDEV_CHIP_REVISION_5A_ES1, 1
 965              	.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
 966              	.set CYDEV_CHIP_REVISION_5B_ES0, 0
 967              	.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
 968              	.set CYDEV_CHIP_REVISION_6A_NO_UDB, 0
 969              	.set CYDEV_CHIP_REVISION_6A_PRODUCTION, 0
 970              	.set CYDEV_CHIP_REVISION_FM3_PRODUCTION, 0
 971              	.set CYDEV_CHIP_REVISION_FM4_PRODUCTION, 0
 972              	.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION, 0
ARM GAS  Generated_Source\PSoC4\SW_Tx_UART_AsmGnu.s 			page 51


 973              	.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION, 0
 974              	.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION, 0
 975              	.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_4D_PRODUCTION
 976              	.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
 977              	.set CYDEV_CONFIG_READ_ACCELERATOR, 1
 978              	.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
 979              	.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
 980              	.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
 981              	.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_Disallowed
 982              	.set CYDEV_CONFIGURATION_COMPRESSED, 1
 983              	.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
 984              	.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
 985              	.set CYDEV_CONFIGURATION_MODE_DMA, 2
 986              	.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
 987              	.set CYDEV_DEBUG_PROTECT_KILL, 4
 988              	.set CYDEV_DEBUG_PROTECT_OPEN, 1
 989              	.set CYDEV_DEBUG_PROTECT, CYDEV_DEBUG_PROTECT_OPEN
 990              	.set CYDEV_DEBUG_PROTECT_PROTECTED, 2
 991              	.set CYDEV_DEBUGGING_DPS_Disable, 3
 992              	.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_Disable
 993              	.set CYDEV_DEBUGGING_DPS_SWD, 2
 994              	.set CYDEV_DEBUGGING_ENABLE, 0
 995              	.set CYDEV_DFT_SELECT_CLK0, 8
 996              	.set CYDEV_DFT_SELECT_CLK1, 9
 997              	.set CYDEV_HEAP_SIZE, 0x80
 998              	.set CYDEV_IMO_TRIMMED_BY_USB, 0
 999              	.set CYDEV_IMO_TRIMMED_BY_WCO, 0
 1000              	.set CYDEV_IS_EXPORTING_CODE, 0
 1001              	.set CYDEV_IS_IMPORTING_CODE, 0
 1002              	.set CYDEV_PROJ_TYPE, 0
 1003              	.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
 1004              	.set CYDEV_PROJ_TYPE_LAUNCHER, 5
 1005              	.set CYDEV_PROJ_TYPE_LOADABLE, 2
 1006              	.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
 1007              	.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
 1008              	.set CYDEV_PROJ_TYPE_STANDARD, 0
 1009              	.set CYDEV_STACK_SIZE, 0x0200
 1010              	.set CYDEV_USE_BUNDLED_CMSIS, 1
 1011              	.set CYDEV_VARIABLE_VDDA, 1
 1012              	.set CYDEV_VDD, 5
 1013              	.set CYDEV_VDD_MV, 5000
 1014              	.set CYDEV_WDT_GENERATE_ISR, 0
 1015              	.set CYIPBLOCK_m0s8cpussv2_VERSION, 1
 1016              	.set CYIPBLOCK_m0s8csd_VERSION, 1
 1017              	.set CYIPBLOCK_m0s8ioss_VERSION, 1
 1018              	.set CYIPBLOCK_m0s8peri_VERSION, 1
 1019              	.set CYIPBLOCK_m0s8scb_VERSION, 1
 1020              	.set CYIPBLOCK_m0s8tcpwm_VERSION, 2
 1021              	.set CYIPBLOCK_s8srsslt_VERSION, 1
 1022              	.set CYDEV_BOOTLOADER_ENABLE, 0
 1023              	.endif
  19              	
  20              	
  21              	.syntax unified
  22              	.text
  23              	.thumb
  24              	
ARM GAS  Generated_Source\PSoC4\SW_Tx_UART_AsmGnu.s 			page 52


  25              	
  26              	/******************************************************************************
  27              	* Function Name: SW_Tx_UART_PutChar
  28              	*******************************************************************************
  29              	*
  30              	* Summary:
  31              	*  Sends one byte via the Tx pin.
  32              	*
  33              	* Parameters:
  34              	*  TxDataByte: Byte to send
  35              	*
  36              	* Return:
  37              	*  None
  38              	*
  39              	******************************************************************************/
  40              	/* void SW_Tx_UART_PutChar(uint8 txDataByte) */
  41              	.align 5                     /* Align to 32 byte boundary (2^n) */
  42              	.global SW_Tx_UART_PutChar
  43              	.func SW_Tx_UART_PutChar, SW_Tx_UART_PutChar
  44              	.type SW_Tx_UART_PutChar, %function
  45              	.thumb_func
  46              	SW_Tx_UART_PutChar:
  47 0000 FEB5     	    PUSH {r1, r2, r3, r4, r5, r6, r7, lr}
  48 0002 4946     	    MOV r1, r9
  49 0004 5246     	    MOV r2, r10
  50 0006 5B46     	    MOV r3, r11
  51 0008 0EB4     	    PUSH {r1, r2, r3}
  52              	                                    /* cycles  bytes  */
  53              	    
  54 000a 0746     	    MOV r7, r0                      /*   1       2  */
  55 000c 2E49     	    LDR r1, PORT_DR_ADDRESS         /*   2       2  */
  56 000e 0968     	    LDR r1, [r1, #0]                /*   2       2  */
  57 0010 8A46     	    MOV r10, r1                     /*   1       2   Save pin DR base address [r10]  */
  58              	
  59 0012 2E4A     	    LDR r2, FREQ                    /*   2       2   Calculate CPU cycles to wait between bits:  */
  60 0014 1268     	    LDR r2, [r2, #0]                /*   2       2   (CPU Frequency + (UARTBaudRate/2)) / UARTBaudR
  61 0016 2E48     	    LDR r0, BAUD_RATE               /*   2       2  */
  62              	
  63 0018 0221     	    MOVS r1, #2                     /*   1       2  */
  64 001a FFF7FEFF 	    BL __aeabi_uidiv                /*   4       2  */
  65 001e 0300     	    MOVS r3, r0                     /*   1       2  */
  66 0020 2A48     	    LDR r0, FREQ                    /*   2       2  */
  67 0022 0068     	    LDR r0, [r0, #0]                /*   2       2  */
  68 0024 C018     	    ADDS r0, r0, r3                 /*   1       2  */
  69 0026 2A49     	    LDR r1, BAUD_RATE               /*   2       2  */
  70 0028 FFF7FEFF 	    BL __aeabi_uidiv                /*   4       2  */
  71 002c 0600     	    MOVS r6, r0                     /*   1       2  */
  72 002e 1F3E     	    SUBS r6, r6, #31                /*   1       2   Save delay to [r6] and remove overhead  */
  73              	    
  74 0030 B346     	    MOV r11, r6                     /*   1       2  */
  75 0032 234A     	    LDR r2, PIN_NUMBER              /*   2       2  */
  76 0034 1268     	    LDR r2, [r2, #0]                /*   2       2  */
  77 0036 0121     	    MOVS r1, #1                     /*   1       2  */
  78 0038 9140     	    LSLS r1, r1, r2                 /*   1       2  */
  79 003a C943     	    MVNS r1, r1                     /*   1       2  */
  80 003c 0C00     	    MOVS r4, r1                     /*   1       2   Save pin state mask to [r4]  */
  81 003e 0125     	    MOVS r5, #1                     /*   1       2   Prepare lower bit mask [r5]  */
ARM GAS  Generated_Source\PSoC4\SW_Tx_UART_AsmGnu.s 			page 53


  82 0040 0026     	    MOVS r6, #0                     /*   1       2   Prepare counter  */
  83              	   
  84 0042 FFF7FEFF 	    BL CyEnterCriticalSection       /*   4       2   Disable interrupts  */
  85 0046 8146     	    MOV r9, r0                      /*   1       2   Save Interrupt state  */
  86              	    
  87              	                                    /*               Transmitting start bit  */
  88 0048 5146     	    MOV r1, r10                     /*   1       2  */
  89 004a 0B68     	    LDR r3, [r1, #0]                /*   2       2  */
  90 004c 2340     	    ANDS r3, r3, r4                 /*   1       2  */
  91 004e 0B60     	    STR r3, [r1, #0]                /*   2       2  */
  92              	    
  93 0050 5846     	    MOV r0, r11                     /*   1       2  */
  94 0052 0430     	    ADDS r0, #4                     /*   1       2   Adjust delay  */
  95 0054 FFF7FEFF 	    BL CyDelayCycles                /*   4+4     2  */
  96              	
  97              	bitTxLoop:
  98              	                                    /*               Transmit bit loop  */
  99 0058 3800     	    MOVS r0, r7                     /*   1       2   Move byte to r0  */
 100 005a F040     	    LSRS r0, r0, r6                 /*   1       2   Shift byte by counter  */
 101 005c 2840     	    ANDS r0, r0, r5                 /*   1       2   Extract lower bit  */
 102 005e 9040     	    LSLS r0, r0, r2                 /*   1       2   Shift bit by pin number  */
 103              	    
 104 0060 0B68     	    LDR r3, [r1, #0]                /*   2       2   Load current pin data reg  */
 105 0062 2340     	    ANDS r3, r3, r4                 /*   1       2   Apply mask to clear pin bit  */
 106 0064 0343     	    ORRS r3, r3, r0                 /*   1       2   OR result with shifted bit value  */
 107 0066 0B60     	    STR r3, [r1, #0]                /*   2       2   Write register value  */
 108              	    
 109 0068 5846     	    MOV r0, r11                     /*   1       2   Move delay time to r0  */
 110 006a FFF7FEFF 	    BL CyDelayCycles                /*   4+4     2   Call delay function  */
 111 006e 0136     	    ADDS r6, r6, #1                 /*   1       2   Increment counter  */
 112 0070 072E     	    CMP r6, #7                      /*   1       2   Compare counter  */
 113              	    
 114 0072 F1D9     	    BLS bitTxLoop                   /*   3(1)    2   Jump to start of the loop  */
 115              	    /*                                  24      26 */
 116              	
 117 0074 0020     	    MOVS r0, #0                     /*   1       2   Wait 2 extra cycles  */
 118 0076 0130     	    ADDS r0, #1                     /*   1       2  */
 119              	
 120              	                                    /*               Transmitting STOP bit  */
 121 0078 0120     	    MOVS r0, #1                     /*   1       2  */
 122 007a 9040     	    LSLS r0, r0, r2                 /*   1       2  */
 123 007c 0B68     	    LDR r3, [r1, #0]                /*   2       2  */
 124 007e 2340     	    ANDS r3, r3, r4                 /*   1       2  */
 125              	    
 126 0080 0343     	    ORRS r3, r3, r0                 /*   1       2  */
 127 0082 0B60     	    STR r3, [r1, #0]                /*   2       2  */
 128 0084 5846     	    MOV r0, r11                     /*   1       2  */
 129 0086 0630     	    ADDS r0, #6                     /*   1       2   Adjust delay  */
 130              	
 131 0088 FFF7FEFF 	    BL CyDelayCycles                /*   4       2  */
 132              	
 133 008c 4846     	    MOV r0, r9                      /*   1       2  */
 134 008e FFF7FEFF 	    BL CyExitCriticalSection        /*   4       2   Restore interrupt state  */
 135 0092 C046     	    NOP                             /*   1       2  */
 136 0094 C046     	    NOP                             /*   1       2  */
 137 0096 C046     	    NOP                             /*   1       2  */
 138 0098 0EBC     	    POP {r1, r2, r3}
ARM GAS  Generated_Source\PSoC4\SW_Tx_UART_AsmGnu.s 			page 54


 139 009a 8946     	    MOV r9, r1
 140 009c 9246     	    MOV r10, r2
 141 009e 9B46     	    MOV r11, r3
 142 00a0 FEBD     	    POP {r1, r2, r3, r4, r5, r6, r7, pc}
 143 00a2 C046C046 	    .align 5
 143      C046C046 
 143      C046C046 
 143      C046C046 
 143      C046C046 
 144              	PIN_NUMBER:
 145 00c0 00000000 	    .word SW_Tx_UART_pinNumber
 146              	PORT_NUMBER:
 147 00c4 00000000 	    .word SW_Tx_UART_pinPortNumber
 148              	PORT_DR_ADDRESS:
 149 00c8 00000000 	    .word SW_Tx_UART_pinDrAdress
 150              	FREQ:
 151 00cc 00000000 	    .word cydelayFreqHz
 152              	BAUD_RATE:
 153 00d0 00C20100 	    .word 115200
 154              	.endfunc
 155              	
 156              	.end
