{
    "full/bm_base_memory/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/bm_base_memory/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_base_memory_generated.blif",
        "max_rss(MiB)": 8.3,
        "exec_time(ms)": 13.9,
        "simulation_time(ms)": 0.5,
        "test_coverage(%)": 100,
        "generic logic size": 4
    },
    "full/bm_base_memory/no_arch": {
        "test_name": "full/bm_base_memory/no_arch",
        "generated_blif": "bm_base_memory_generated.blif",
        "max_rss(MiB)": 7.1,
        "exec_time(ms)": 1.5,
        "simulation_time(ms)": 0.4,
        "test_coverage(%)": 100
    },
    "full/bm_DL_four_bit_adder_continuous_assign_using_vectors/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/bm_DL_four_bit_adder_continuous_assign_using_vectors/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_DL_four_bit_adder_continuous_assign_using_vectors_generated.blif",
        "warnings": [
            "[OUTPUT_BLIF] clock(GLOBAL_SIM_BASE_CLK) is internally driven, verify your circuit"
        ],
        "max_rss(MiB)": 9.2,
        "exec_time(ms)": 25.7,
        "simulation_time(ms)": 12.2,
        "test_coverage(%)": 100,
        "Pi": 9,
        "Po": 5,
        "logic element": 49,
        "generic logic size": 4,
        "Longest Path": 15,
        "Average Path": 7,
        "Estimated LUTs": 49,
        "Total Node": 49
    },
    "full/bm_DL_four_bit_adder_continuous_assign_using_vectors/no_arch": {
        "test_name": "full/bm_DL_four_bit_adder_continuous_assign_using_vectors/no_arch",
        "generated_blif": "bm_DL_four_bit_adder_continuous_assign_using_vectors_generated.blif",
        "warnings": [
            "[OUTPUT_BLIF] clock(GLOBAL_SIM_BASE_CLK) is internally driven, verify your circuit"
        ],
        "max_rss(MiB)": 8.2,
        "exec_time(ms)": 14.5,
        "simulation_time(ms)": 12.5,
        "test_coverage(%)": 100,
        "Pi": 9,
        "Po": 5,
        "logic element": 49,
        "Longest Path": 15,
        "Average Path": 7,
        "Estimated LUTs": 49,
        "Total Node": 49
    },
    "full/bm_sfifo_rtl/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/bm_sfifo_rtl/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_sfifo_rtl_generated.blif",
        "max_rss(MiB)": 8.1,
        "exec_time(ms)": 12.6,
        "simulation_time(ms)": 0.4,
        "test_coverage(%)": 100,
        "generic logic size": 4
    },
    "full/bm_sfifo_rtl/no_arch": {
        "test_name": "full/bm_sfifo_rtl/no_arch",
        "generated_blif": "bm_sfifo_rtl_generated.blif",
        "max_rss(MiB)": 7.1,
        "exec_time(ms)": 1.5,
        "simulation_time(ms)": 0.4,
        "test_coverage(%)": 100
    },
    "full/cf_fir_24_16_16/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/cf_fir_24_16_16/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "cf_fir_24_16_16_generated.blif",
        "warnings": [
            "[OUTPUT_BLIF] clock(GLOBAL_SIM_BASE_CLK) is internally driven, verify your circuit"
        ],
        "max_rss(MiB)": 25.5,
        "exec_time(ms)": 1787.6,
        "simulation_time(ms)": 1657.3,
        "test_coverage(%)": 99.8,
        "Latch Drivers": 1,
        "Pi": 417,
        "Po": 37,
        "logic element": 4731,
        "latch": 2116,
        "Adder": 838,
        "Multiplier": 25,
        "generic logic size": 4,
        "Longest Path": 138,
        "Average Path": 6,
        "Estimated LUTs": 4731,
        "Total Node": 7711
    },
    "full/cf_fir_3_8_8/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/cf_fir_3_8_8/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "cf_fir_3_8_8_generated.blif",
        "warnings": [
            "[OUTPUT_BLIF] clock(GLOBAL_SIM_BASE_CLK) is internally driven, verify your circuit"
        ],
        "max_rss(MiB)": 12.2,
        "exec_time(ms)": 140.6,
        "simulation_time(ms)": 117.9,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 41,
        "Po": 18,
        "logic element": 380,
        "latch": 148,
        "Adder": 55,
        "Multiplier": 4,
        "generic logic size": 4,
        "Longest Path": 47,
        "Average Path": 6,
        "Estimated LUTs": 380,
        "Total Node": 588
    },
    "full/CRC33_D264/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/CRC33_D264/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "CRC33_D264_generated.blif",
        "warnings": [
            "[OUTPUT_BLIF] clock(GLOBAL_SIM_BASE_CLK) is internally driven, verify your circuit"
        ],
        "max_rss(MiB)": 11.8,
        "exec_time(ms)": 398.4,
        "simulation_time(ms)": 373.7,
        "test_coverage(%)": 100,
        "Pi": 297,
        "Po": 33,
        "logic element": 1689,
        "generic logic size": 4,
        "Longest Path": 37,
        "Average Path": 7,
        "Estimated LUTs": 1689,
        "Total Node": 1689
    },
    "full/CRC33_D264/no_arch": {
        "test_name": "full/CRC33_D264/no_arch",
        "generated_blif": "CRC33_D264_generated.blif",
        "warnings": [
            "[OUTPUT_BLIF] clock(GLOBAL_SIM_BASE_CLK) is internally driven, verify your circuit"
        ],
        "max_rss(MiB)": 10.8,
        "exec_time(ms)": 398.9,
        "simulation_time(ms)": 385.6,
        "test_coverage(%)": 100,
        "Pi": 297,
        "Po": 33,
        "logic element": 1689,
        "Longest Path": 37,
        "Average Path": 7,
        "Estimated LUTs": 1689,
        "Total Node": 1689
    },
    "full/diffeq2/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/diffeq2/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "diffeq2_generated.blif",
        "warnings": [
            "[OUTPUT_BLIF] clock(GLOBAL_SIM_BASE_CLK) is internally driven, verify your circuit"
        ],
        "max_rss(MiB)": 12.5,
        "exec_time(ms)": 232.1,
        "simulation_time(ms)": 206.1,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 65,
        "Po": 96,
        "logic element": 465,
        "latch": 96,
        "Adder": 132,
        "Multiplier": 5,
        "generic logic size": 4,
        "Longest Path": 123,
        "Average Path": 5,
        "Estimated LUTs": 475,
        "Total Node": 699
    },
    "full/matmul/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/matmul/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "matmul_generated.blif",
        "max_rss(MiB)": 8.2,
        "exec_time(ms)": 12.7,
        "simulation_time(ms)": 0.4,
        "test_coverage(%)": 100,
        "generic logic size": 4
    },
    "full/matmul/no_arch": {
        "test_name": "full/matmul/no_arch",
        "generated_blif": "matmul_generated.blif",
        "max_rss(MiB)": 7.2,
        "exec_time(ms)": 1.5,
        "simulation_time(ms)": 0.4,
        "test_coverage(%)": 100
    },
    "full/stereovision3/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/stereovision3/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "stereovision3_generated.blif",
        "warnings": [
            "[OUTPUT_BLIF] clock(GLOBAL_SIM_BASE_CLK) is internally driven, verify your circuit"
        ],
        "max_rss(MiB)": 16.1,
        "exec_time(ms)": 740.4,
        "simulation_time(ms)": 700.4,
        "test_coverage(%)": 100,
        "Latch Drivers": 2,
        "Pi": 9,
        "Po": 30,
        "logic element": 3342,
        "latch": 99,
        "Adder": 28,
        "generic logic size": 4,
        "Longest Path": 117,
        "Average Path": 6,
        "Estimated LUTs": 3616,
        "Total Node": 3471
    },
    "full/stereovision3/no_arch": {
        "test_name": "full/stereovision3/no_arch",
        "generated_blif": "stereovision3_generated.blif",
        "warnings": [
            "[OUTPUT_BLIF] clock(GLOBAL_SIM_BASE_CLK) is internally driven, verify your circuit"
        ],
        "max_rss(MiB)": 13.3,
        "exec_time(ms)": 737.7,
        "simulation_time(ms)": 710.5,
        "test_coverage(%)": 100,
        "Latch Drivers": 2,
        "Pi": 9,
        "Po": 30,
        "logic element": 3389,
        "latch": 99,
        "Longest Path": 142,
        "Average Path": 6,
        "Estimated LUTs": 3389,
        "Total Node": 3490
    },
    "DEFAULT": {
        "test_name": "n/a",
        "architecture": "n/a",
        "generated_blif": "n/a",
        "exit": 0,
        "leaks": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "simulation_time(ms)": -1,
        "test_coverage(%)": -1,
        "Latch Drivers": 0,
        "Pi": 0,
        "Po": 0,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 0,
        "Average Path": 0,
        "Estimated LUTs": 0,
        "Total Node": 0
    }
}
