;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SPL 0, <402
	ADD 3, 21
	SLT #72, @200
	SUB 0, 5
	CMP @9, @24
	SUB @-187, 100
	SUB @9, @24
	SUB 100, -100
	CMP 12, @11
	ADD 12, <11
	SUB 100, -100
	SUB @-187, 104
	SUB 100, -100
	SPL 0, <402
	ADD 12, <11
	SUB @127, 110
	SPL 100, -100
	SUB @-187, 100
	SUB 0, 0
	MOV 0, 0
	SPL 12, <11
	SUB <0, @2
	SPL -700, -600
	SUB <0, @2
	ADD 30, 9
	SUB #12, @13
	SUB 100, -100
	ADD 30, 9
	SUB @121, 106
	SUB @-187, 100
	MOV -207, <-120
	SUB @121, 106
	DJN @72, #90
	SUB -700, -600
	SPL -700, -600
	ADD 30, 9
	SPL 0, <402
	SPL 0, <402
	SPL 0, <2
	SUB -207, <-120
	SPL 100, -100
	SUB #12, @13
	SUB -101, <-120
	SUB -207, <-120
	CMP -207, <-120
	MOV -1, <-20
