

================================================================
== Vivado HLS Report for 'fibonacci'
================================================================
* Date:           Thu Nov  9 00:56:50 2017

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        fibonacci
* Solution:       solution1
* Product family: azynq
* Target device:  xa7z010clg400-1q


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      3.10|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   11|   11|   12|   12|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |   10|   10|         1|          -|          -|    10|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      -|      -|      -|
|Expression       |        -|      -|    118|     48|
|FIFO             |        -|      -|      -|      -|
|Instance         |        -|      -|      -|      -|
|Memory           |        -|      -|      -|      -|
|Multiplexer      |        -|      -|      -|     51|
|Register         |        -|      -|    102|      -|
+-----------------+---------+-------+-------+-------+
|Total            |        0|      0|    220|     99|
+-----------------+---------+-------+-------+-------+
|Available        |      120|     80|  35200|  17600|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        0|      0|   ~0  |   ~0  |
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+-------+-----+----+------------+------------+
    |    Variable Name   | Operation| DSP48E|  FF | LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+-------+-----+----+------------+------------+
    |f2_assign_fu_96_p2  |     +    |      0|  101|  37|          32|          32|
    |i_1_fu_90_p2        |     +    |      0|   17|   9|           4|           1|
    |exitcond_fu_84_p2   |   icmp   |      0|    0|   2|           4|           4|
    +--------------------+----------+-------+-----+----+------------+------------+
    |Total               |          |      0|  118|  48|          40|          37|
    +--------------------+----------+-------+-----+----+------------+------------+

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |ap_NS_fsm         |  15|          3|    1|          3|
    |f0_assign_reg_64  |   9|          2|   32|         64|
    |i_reg_44          |   9|          2|    4|          8|
    |p_0_reg_74        |   9|          2|   32|         64|
    |p_s_reg_55        |   9|          2|   32|         64|
    +------------------+----+-----------+-----+-----------+
    |Total             |  51|         11|  101|        203|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------+----+----+-----+-----------+
    |       Name       | FF | LUT| Bits| Const Bits|
    +------------------+----+----+-----+-----------+
    |ap_CS_fsm         |   2|   0|    2|          0|
    |f0_assign_reg_64  |  32|   0|   32|          0|
    |i_reg_44          |   4|   0|    4|          0|
    |p_0_reg_74        |  32|   0|   32|          0|
    |p_s_reg_55        |  32|   0|   32|          0|
    +------------------+----+----+-----+-----------+
    |Total             | 102|   0|  102|          0|
    +------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs |   fibonacci  | return value |
|ap_rst     |  in |    1| ap_ctrl_hs |   fibonacci  | return value |
|ap_start   |  in |    1| ap_ctrl_hs |   fibonacci  | return value |
|ap_done    | out |    1| ap_ctrl_hs |   fibonacci  | return value |
|ap_idle    | out |    1| ap_ctrl_hs |   fibonacci  | return value |
|ap_ready   | out |    1| ap_ctrl_hs |   fibonacci  | return value |
|ap_return  | out |   32| ap_ctrl_hs |   fibonacci  | return value |
|f0         |  in |   32|   ap_none  |      f0      |    scalar    |
|f1         |  in |   32|   ap_none  |      f1      |    scalar    |
|f2         |  in |   32|   ap_none  |      f2      |    scalar    |
+-----------+-----+-----+------------+--------------+--------------+

