INFO: [COSIM-47] Using XSIM for RTL simulation.
INFO: [COSIM-14] Instrumenting C test bench ...
   Build using "/tools/Xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/bin/g++"
   Compiling apatb_top.cpp
   Compiling fiFFNTT.cpp_pre.cpp.tb.cpp
   Compiling fiFFNTT_wrapper.cpp_pre.cpp.tb.cpp
   Compiling tb.cpp_pre.cpp.tb.cpp
   Compiling apatb_top_ir.ll
   Generating cosim.tv.exe
INFO: [COSIM-302] Starting C TB testing ... 
INFO: [COSIM-333] Generating C post check test bench ...
INFO: [COSIM-12] Generating RTL test bench ...
INFO: [COSIM-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM-323] Starting verilog simulation. 
INFO: [COSIM-15] Starting XSIM ...
INFO: [COSIM-316] Starting C post checking ...

=====================================
FFT/iFFT Passed!!!
=====================================

=====================================
NTT/iNTT Passed!!!
=====================================

=====================================
FFT_adj Passed!!!
=====================================

=====================================
FFT_mul Passed!!!
=====================================
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_top_top glbl -Oenable_linking_all_libraries -prj top.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_0_20 -L floating_point_v7_1_14 --lib ieee_proposed=./ieee_proposed -s top 
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/PQC-Falcon/C++/fiFFNTT_wrapper/solution1/sim/verilog/ip/xil_defaultlib/top_dadd_64ns_64ns_64_4_no_dsp_0_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_dadd_64ns_64ns_64_4_no_dsp_0_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/PQC-Falcon/C++/fiFFNTT_wrapper/solution1/sim/verilog/ip/xil_defaultlib/top_uitodp_32ns_64_4_no_dsp_1_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_uitodp_32ns_64_4_no_dsp_1_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/PQC-Falcon/C++/fiFFNTT_wrapper/solution1/sim/verilog/ip/xil_defaultlib/top_dmul_64ns_64ns_64_4_no_dsp_0_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_dmul_64ns_64ns_64_4_no_dsp_0_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/PQC-Falcon/C++/fiFFNTT_wrapper/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/PQC-Falcon/C++/fiFFNTT_wrapper/solution1/sim/verilog/top_PE_GMb_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_PE_GMb_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/PQC-Falcon/C++/fiFFNTT_wrapper/solution1/sim/verilog/top_in_copy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_in_copy
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/PQC-Falcon/C++/fiFFNTT_wrapper/solution1/sim/verilog/top_top_Pipeline_MUL_RE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_top_Pipeline_MUL_RE
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/PQC-Falcon/C++/fiFFNTT_wrapper/solution1/sim/verilog/top_monty_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_monty_mul
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/PQC-Falcon/C++/fiFFNTT_wrapper/solution1/sim/verilog/top_stages.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_stages
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/PQC-Falcon/C++/fiFFNTT_wrapper/solution1/sim/verilog/top_uitodp_32ns_64_4_no_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_uitodp_32ns_64_4_no_dsp_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/PQC-Falcon/C++/fiFFNTT_wrapper/solution1/sim/verilog/top_buf1_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_buf1_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/PQC-Falcon/C++/fiFFNTT_wrapper/solution1/sim/verilog/top_top_Pipeline_MUL_IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_top_Pipeline_MUL_IM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/PQC-Falcon/C++/fiFFNTT_wrapper/solution1/sim/verilog/AESL_axi_slave_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/PQC-Falcon/C++/fiFFNTT_wrapper/solution1/sim/verilog/top_PE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_PE
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/PQC-Falcon/C++/fiFFNTT_wrapper/solution1/sim/verilog/top_dmul_64ns_64ns_64_4_no_dsp_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_dmul_64ns_64ns_64_4_no_dsp_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/PQC-Falcon/C++/fiFFNTT_wrapper/solution1/sim/verilog/top.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_top_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/PQC-Falcon/C++/fiFFNTT_wrapper/solution1/sim/verilog/top_dadd_64ns_64ns_64_4_no_dsp_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_dadd_64ns_64ns_64_4_no_dsp_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/PQC-Falcon/C++/fiFFNTT_wrapper/solution1/sim/verilog/top_stages_stage0_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_stages_stage0_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/PQC-Falcon/C++/fiFFNTT_wrapper/solution1/sim/verilog/top_PE_gm_re_tab_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_PE_gm_re_tab_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/PQC-Falcon/C++/fiFFNTT_wrapper/solution1/sim/verilog/top_fiFFNTT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_fiFFNTT
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/PQC-Falcon/C++/fiFFNTT_wrapper/solution1/sim/verilog/top_flow_control_loop_pipe_sequential_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_flow_control_loop_pipe_sequential_init
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/PQC-Falcon/C++/fiFFNTT_wrapper/solution1/sim/verilog/AESL_axi_master_gmem0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_gmem0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/PQC-Falcon/C++/fiFFNTT_wrapper/solution1/sim/verilog/top_mul_mul_16s_14ns_16_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_mul_mul_16s_14ns_16_4_1_DSP48_1
INFO: [VRFC 10-311] analyzing module top_mul_mul_16s_14ns_16_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/PQC-Falcon/C++/fiFFNTT_wrapper/solution1/sim/verilog/top_d_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_d_add
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/PQC-Falcon/C++/fiFFNTT_wrapper/solution1/sim/verilog/top_control_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_control_s_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/PQC-Falcon/C++/fiFFNTT_wrapper/solution1/sim/verilog/top_d_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_d_mul
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/PQC-Falcon/C++/fiFFNTT_wrapper/solution1/sim/verilog/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/PQC-Falcon/C++/fiFFNTT_wrapper/solution1/sim/verilog/top_u_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_u_add
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/PQC-Falcon/C++/fiFFNTT_wrapper/solution1/sim/verilog/top_PE_gm_im_tab_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_PE_gm_im_tab_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/PQC-Falcon/C++/fiFFNTT_wrapper/solution1/sim/verilog/top_u_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_u_mul
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/PQC-Falcon/C++/fiFFNTT_wrapper/solution1/sim/verilog/top_mul_mul_16ns_14ns_30_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_mul_mul_16ns_14ns_30_4_1_DSP48_2
INFO: [VRFC 10-311] analyzing module top_mul_mul_16ns_14ns_30_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/PQC-Falcon/C++/fiFFNTT_wrapper/solution1/sim/verilog/top_out_copy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_out_copy
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/PQC-Falcon/C++/fiFFNTT_wrapper/solution1/sim/verilog/top_gmem0_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_gmem0_m_axi
INFO: [VRFC 10-311] analyzing module top_gmem0_m_axi_load
INFO: [VRFC 10-311] analyzing module top_gmem0_m_axi_store
INFO: [VRFC 10-311] analyzing module top_gmem0_m_axi_flushManager
INFO: [VRFC 10-311] analyzing module top_gmem0_m_axi_read
INFO: [VRFC 10-311] analyzing module top_gmem0_m_axi_write
INFO: [VRFC 10-311] analyzing module top_gmem0_m_axi_throttle
INFO: [VRFC 10-311] analyzing module top_gmem0_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module top_gmem0_m_axi_fifo
INFO: [VRFC 10-311] analyzing module top_gmem0_m_axi_srl
INFO: [VRFC 10-311] analyzing module top_gmem0_m_axi_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/PQC-Falcon/C++/fiFFNTT_wrapper/solution1/sim/verilog/top_mac_muladd_10s_10s_10ns_10_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_mac_muladd_10s_10s_10ns_10_4_1_DSP48_0
INFO: [VRFC 10-311] analyzing module top_mac_muladd_10s_10s_10ns_10_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/PQC-Falcon/C++/fiFFNTT_wrapper/solution1/sim/verilog/top_udiv_10ns_10s_10_14_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_udiv_10ns_10s_10_14_1_divider
INFO: [VRFC 10-311] analyzing module top_udiv_10ns_10s_10_14_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/PQC-Falcon/C++/fiFFNTT_wrapper/solution1/sim/verilog/top_PE_iGMb_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_PE_iGMb_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/PQC-Falcon/C++/fiFFNTT_wrapper/solution1/sim/verilog/top_top_Pipeline_NEGATE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_top_Pipeline_NEGATE
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/PQC-Falcon/C++/fiFFNTT_wrapper/solution1/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_viv_comp
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_exp_table...
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_pkg
Compiling package floating_point_v7_1_14.flt_utils
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package unisim.vcomponents
Compiling package floating_point_v7_1_14.vt2mutils
Compiling package floating_point_v7_1_14.vt2mcomps
Compiling package floating_point_v7_1_14.vm2utils
Compiling package floating_point_v7_1_14.vm2comps
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.top_buf1_RAM_AUTO_1R1W_default
Compiling module xil_defaultlib.top_stages_stage0_RAM_AUTO_1R1W_...
Compiling module xil_defaultlib.top_PE_gm_im_tab_ROM_AUTO_1R
Compiling module xil_defaultlib.top_PE_iGMb_ROM_AUTO_1R
Compiling module xil_defaultlib.top_PE_GMb_ROM_AUTO_1R
Compiling module xil_defaultlib.top_PE_gm_re_tab_ROM_AUTO_1R
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=52,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=14,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=54,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=11,length=0,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=0,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=16,length=0)\]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture muxf8_v of entity unisim.MUXF8 [muxf8_default]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_14.zero_det_sel [\zero_det_sel(c_xdevicefamily="z...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=55,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_14.shift_msb_first [\shift_msb_first(a_width=54,regi...]
Compiling architecture rtl of entity floating_point_v7_1_14.alignment [\alignment(c_xdevicefamily="zynq...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(fast_input=true)\]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=26,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=27)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=29,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=25,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=28,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=29,fast_input=true)...]
Compiling architecture rtl of entity floating_point_v7_1_14.addsub_logic [\addsub_logic(c_xdevicefamily="z...]
Compiling architecture rtl of entity floating_point_v7_1_14.addsub [\addsub(c_xdevicefamily="zynqupl...]
Compiling architecture rtl of entity floating_point_v7_1_14.align_add [\align_add(c_xdevicefamily="zynq...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=6,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture rtl of entity floating_point_v7_1_14.mux4 [\mux4(c_xdevicefamily="zynquplus...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,length=0,fast_inp...]
Compiling architecture rtl of entity floating_point_v7_1_14.mux4 [\mux4(c_xdevicefamily="zynquplus...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture rtl of entity floating_point_v7_1_14.mux4 [\mux4(c_xdevicefamily="zynquplus...]
Compiling architecture rtl of entity floating_point_v7_1_14.mux4 [\mux4(c_xdevicefamily="zynquplus...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture rtl of entity floating_point_v7_1_14.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=56,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_14.shift_msb_first [\shift_msb_first(a_width=56,resu...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=27,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=11,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=3,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=6,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_14.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_14.norm_and_round_logic [\norm_and_round_logic(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [delay_default]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=12,length=0,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=12)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=9,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_14.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_gt [\compare_gt(c_xdevicefamily="zyn...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq [\compare_eq(c_xdevicefamily="zyn...]
Compiling architecture synth of entity floating_point_v7_1_14.compare [\compare(c_xdevicefamily="zynqup...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=12,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add_exp [\flt_add_exp(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_dec_op [\flt_dec_op(c_xdevicefamily="zyn...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add_logic [\flt_add_logic(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add [\flt_add(c_xdevicefamily="zynqup...]
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=64,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.top_dadd_64ns_64ns_64_4_no_dsp_0...
Compiling module xil_defaultlib.top_dadd_64ns_64ns_64_4_no_dsp_0...
Compiling module xil_defaultlib.top_d_add
Compiling module xil_defaultlib.top_u_add
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000011111100000")(1...]
Compiling architecture virtex of entity floating_point_v7_1_14.fdgS [\fdgS(fdgsrval='0',fdinitval='0'...]
Compiling architecture virtex of entity floating_point_v7_1_14.lutS [\lutS(n=4,lutval="00000111111000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001100110011000")(1...]
Compiling architecture virtex of entity floating_point_v7_1_14.lutS [\lutS(n=4,lutval="00011001100110...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000000000000001")(1...]
Compiling architecture virtex of entity floating_point_v7_1_14.lutS [\lutS(n=4,lutval="10000000000000...]
Compiling architecture virtex of entity floating_point_v7_1_14.cntrlgen [\cntrlgen(needce=true,registered...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0100010001111000")(0...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture mult_and_v of entity unisim.MULT_AND [mult_and_default]
Compiling architecture virtex of entity floating_point_v7_1_14.fdgW [\fdgW(w=55,fdgsrval=(others=>'0'...]
Compiling architecture virtex of entity floating_point_v7_1_14.ppGenR8 [\ppGenR8(w=53,pw=55,twos=false,r...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0110")(3,0)\]
Compiling architecture virtex of entity floating_point_v7_1_14.lutS [\lutS(n=2,lutval="00000000000001...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000001")(7,0)\]
Compiling architecture virtex of entity floating_point_v7_1_14.lutV [\lutV(w=3,lutval="00000000000000...]
Compiling architecture virtex of entity floating_point_v7_1_14.andW [\andW(w=3,mask=(others=>'1'),cir...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10010110")(0,7)\]
Compiling architecture virtex of entity floating_point_v7_1_14.fdgW [\fdgW(w=56,fdgsrval=(others=>'0'...]
Compiling architecture virtex of entity floating_point_v7_1_14.addSubW [\addSubW(w=56,gateoptions=0,roun...]
Compiling architecture virtex of entity floating_point_v7_1_14.addSubShGW [\addSubShGW(aw=56,bw=56,sw=56,re...]
Compiling architecture virtex of entity floating_point_v7_1_14.fdgW [\fdgW(w=3,fdgsrval=(others=>'0')...]
Compiling architecture virtex of entity floating_point_v7_1_14.addSubShGW [\addSubShGW(aw=56,bw=56,sw=59,re...]
Compiling architecture virtex of entity floating_point_v7_1_14.fdgW [\fdgW(w=59,fdgsrval=(others=>'0'...]
Compiling architecture virtex of entity floating_point_v7_1_14.addSubW [\addSubW(w=59,gateoptions=0,roun...]
Compiling architecture virtex of entity floating_point_v7_1_14.addSubShFW [\addSubShFW(aw=56,bw=56,sw=59,ze...]
Compiling architecture virtex of entity floating_point_v7_1_14.addSubShGW [\addSubShGW(aw=56,bw=59,sw=59,re...]
Compiling architecture virtex of entity floating_point_v7_1_14.fdgW [\fdgW(w=6,fdgsrval=(others=>'0')...]
Compiling architecture virtex of entity floating_point_v7_1_14.addSubShGW [\addSubShGW(aw=59,bw=59,sw=65,sh...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000000001")(1...]
Compiling architecture virtex of entity floating_point_v7_1_14.lutV [\lutV(w=4,lutval="00000000000000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0001")(3,0)\]
Compiling architecture virtex of entity floating_point_v7_1_14.lutV [\lutV(w=2,lutval="00000000000000...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture virtex of entity floating_point_v7_1_14.fdgS [\fdgS(fdgsrval='0',fdinitval='0'...]
Compiling architecture virtex of entity floating_point_v7_1_14.andW [\andW(w=6,mask=(others=>'1'),cir...]
Compiling architecture virtex of entity floating_point_v7_1_14.fdgW [\fdgW(w=65,fdgsrval=(others=>'0'...]
Compiling architecture virtex of entity floating_point_v7_1_14.addSubW [\addSubW(w=65,gateoptions=0,roun...]
Compiling architecture virtex of entity floating_point_v7_1_14.addSubShGW [\addSubShGW(aw=59,bw=65,sw=65,sh...]
Compiling architecture virtex of entity floating_point_v7_1_14.fdgW [\fdgW(w=12,fdgsrval=(others=>'0'...]
Compiling architecture virtex of entity floating_point_v7_1_14.addSubShGW [\addSubShGW(aw=65,bw=65,sw=77,sh...]
Compiling architecture virtex of entity floating_point_v7_1_14.fdgW [\fdgW(w=59,fdgsrval=(others=>'0'...]
Compiling architecture virtex of entity floating_point_v7_1_14.delayW [\delayW(w=59,delaylength=1,regis...]
Compiling architecture virtex of entity floating_point_v7_1_14.lutS [\lutS(n=2,lutval="00000000000001...]
Compiling architecture virtex of entity floating_point_v7_1_14.andW [\andW(w=12,mask=(others=>'1'),ci...]
Compiling architecture virtex of entity floating_point_v7_1_14.fdgW [\fdgW(w=77,fdgsrval=(others=>'0'...]
Compiling architecture virtex of entity floating_point_v7_1_14.addSubW [\addSubW(w=77,gateoptions=0,roun...]
Compiling architecture virtex of entity floating_point_v7_1_14.addSubShGW [\addSubShGW(aw=65,bw=77,sw=77,sh...]
Compiling architecture virtex of entity floating_point_v7_1_14.andW [\andW(w=24,mask=(others=>'1'),ci...]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="10")(1,0)\]
Compiling architecture virtex of entity floating_point_v7_1_14.lutN [\lutN(n=1,lutval="00000000000000...]
Compiling architecture virtex of entity floating_point_v7_1_14.lutNMuxS [\lutNMuxS(n=1,lutval="0000000000...]
Compiling architecture virtex of entity floating_point_v7_1_14.addSubW [\addSubW(w=59,gateoptions=0,roun...]
Compiling architecture virtex of entity floating_point_v7_1_14.addSubShFW [\addSubShFW(aw=77,bw=59,sw=56,sh...]
Compiling architecture virtex of entity floating_point_v7_1_14.delayW [\delayW(w=53,delaylength=0,regis...]
Compiling architecture netlist of entity floating_point_v7_1_14.vmsMultCore [\vmsMultCore(aw=53,bw=53,pw=55,r...]
Compiling architecture netlist of entity floating_point_v7_1_14.xMult [\xMult(aw=53,bw=53,pw=55,roundin...]
Compiling architecture rtl of entity floating_point_v7_1_14.fix_mult_qq [\fix_mult_qq(c_xdevicefamily="zy...]
Compiling architecture rtl of entity floating_point_v7_1_14.fix_mult [\fix_mult(c_xdevicefamily="zynqu...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=11)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=3,length=0,fast_inp...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_mult_exp [\flt_mult_exp(c_xdevicefamily="z...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=26,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=27,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=54,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_14.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_mult [\flt_mult(c_xdevicefamily="zynqu...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.top_dmul_64ns_64ns_64_4_no_dsp_0...
Compiling module xil_defaultlib.top_dmul_64ns_64ns_64_4_no_dsp_0...
Compiling module xil_defaultlib.top_d_mul
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=32,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2)\]
Compiling architecture rtl of entity floating_point_v7_1_14.mux4 [\mux4(c_xdevicefamily="zynquplus...]
Compiling architecture rtl of entity floating_point_v7_1_14.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=32)\]
Compiling architecture rtl of entity floating_point_v7_1_14.shift_msb_first [\shift_msb_first(a_width=32,dist...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture rtl of entity floating_point_v7_1_14.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity floating_point_v7_1_14.fix_to_flt_conv_exp [\fix_to_flt_conv_exp(c_xdevicefa...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_dec_op [\flt_dec_op(c_xdevicefamily="zyn...]
Compiling architecture struct of entity floating_point_v7_1_14.fix_to_flt_conv [\fix_to_flt_conv(c_xdevicefamily...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.top_uitodp_32ns_64_4_no_dsp_1_ip
Compiling module xil_defaultlib.top_uitodp_32ns_64_4_no_dsp_1(NU...
Compiling module xil_defaultlib.top_udiv_10ns_10s_10_14_1_divide...
Compiling module xil_defaultlib.top_udiv_10ns_10s_10_14_1(NUM_ST...
Compiling module xil_defaultlib.top_mac_muladd_10s_10s_10ns_10_4...
Compiling module xil_defaultlib.top_mac_muladd_10s_10s_10ns_10_4...
Compiling module xil_defaultlib.top_mul_mul_16s_14ns_16_4_1_DSP4...
Compiling module xil_defaultlib.top_mul_mul_16s_14ns_16_4_1(ID=1...
Compiling module xil_defaultlib.top_mul_mul_16ns_14ns_30_4_1_DSP...
Compiling module xil_defaultlib.top_mul_mul_16ns_14ns_30_4_1(ID=...
Compiling module xil_defaultlib.top_flow_control_loop_pipe_seque...
Compiling module xil_defaultlib.top_PE
Compiling module xil_defaultlib.top_stages
Compiling module xil_defaultlib.top_fiFFNTT
Compiling module xil_defaultlib.top_in_copy
Compiling module xil_defaultlib.top_top_Pipeline_MUL_RE
Compiling module xil_defaultlib.top_top_Pipeline_MUL_IM
Compiling module xil_defaultlib.top_u_mul
Compiling module xil_defaultlib.top_monty_mul
Compiling module xil_defaultlib.top_out_copy
Compiling module xil_defaultlib.top_top_Pipeline_NEGATE
Compiling module xil_defaultlib.top_control_s_axi
Compiling module xil_defaultlib.top_gmem0_m_axi_srl(DATA_WIDTH=9...
Compiling module xil_defaultlib.top_gmem0_m_axi_fifo(DATA_WIDTH=...
Compiling module xil_defaultlib.top_gmem0_m_axi_mem(MEM_STYLE="b...
Compiling module xil_defaultlib.top_gmem0_m_axi_fifo(MEM_STYLE="...
Compiling module xil_defaultlib.top_gmem0_m_axi_srl(DATA_WIDTH=1...
Compiling module xil_defaultlib.top_gmem0_m_axi_fifo(DATA_WIDTH=...
Compiling module xil_defaultlib.top_gmem0_m_axi_srl(DATA_WIDTH=1...
Compiling module xil_defaultlib.top_gmem0_m_axi_fifo(DATA_WIDTH=...
Compiling module xil_defaultlib.top_gmem0_m_axi_store(NUM_WRITE_...
Compiling module xil_defaultlib.top_gmem0_m_axi_mem(MEM_STYLE="b...
Compiling module xil_defaultlib.top_gmem0_m_axi_fifo(MEM_STYLE="...
Compiling module xil_defaultlib.top_gmem0_m_axi_load(NUM_READ_OU...
Compiling module xil_defaultlib.top_gmem0_m_axi_reg_slice(DATA_W...
Compiling module xil_defaultlib.top_gmem0_m_axi_srl(DATA_WIDTH=8...
Compiling module xil_defaultlib.top_gmem0_m_axi_fifo(DATA_WIDTH=...
Compiling module xil_defaultlib.top_gmem0_m_axi_reg_slice(DATA_W...
Compiling module xil_defaultlib.top_gmem0_m_axi_srl(DATA_WIDTH=7...
Compiling module xil_defaultlib.top_gmem0_m_axi_fifo(DATA_WIDTH=...
Compiling module xil_defaultlib.top_gmem0_m_axi_srl(DATA_WIDTH=7...
Compiling module xil_defaultlib.top_gmem0_m_axi_fifo(DATA_WIDTH=...
Compiling module xil_defaultlib.top_gmem0_m_axi_throttle(CONSERV...
Compiling module xil_defaultlib.top_gmem0_m_axi_reg_slice(DATA_W...
Compiling module xil_defaultlib.top_gmem0_m_axi_write(CONSERVATI...
Compiling module xil_defaultlib.top_gmem0_m_axi_reg_slice(DATA_W...
Compiling module xil_defaultlib.top_gmem0_m_axi_read(C_USER_VALU...
Compiling module xil_defaultlib.top_gmem0_m_axi(CONSERVATIVE=1,N...
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.AESL_axi_master_gmem0
Compiling module xil_defaultlib.AESL_axi_slave_control
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.pp_loop_intf(FSM_WIDTH=9)
Compiling module xil_defaultlib.upc_loop_intf
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=1)
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_top_top
Compiling module work.glbl
Built simulation snapshot top

****** xsim v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source xsim.dir/top/xsim_script.tcl
# xsim {top} -autoloadwcfg -tclbatch {top.tcl}
Time resolution is 1 ps
source top.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 6 [0.00%] @ "125000"
// RTL Simulation : 1 / 6 [0.00%] @ "90565000"
// RTL Simulation : 2 / 6 [0.00%] @ "180865000"
// RTL Simulation : 3 / 6 [0.00%] @ "328225000"
// RTL Simulation : 4 / 6 [0.00%] @ "475585000"
// RTL Simulation : 5 / 6 [0.00%] @ "621415000"
// RTL Simulation : 6 / 6 [100.00%] @ "822955000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 823015 ns : File "/home/ubuntu/PQC-Falcon/C++/fiFFNTT_wrapper/solution1/sim/verilog/top.autotb.v" Line 433
run: Time (s): cpu = 00:00:02 ; elapsed = 00:08:54 . Memory (MB): peak = 2707.531 ; gain = 0.000 ; free physical = 1180 ; free virtual = 3478
## quit
INFO: xsimkernel Simulation Memory Usage: 191572 KB (Peak: 239696 KB), Simulation CPU Usage: 530310 ms
INFO: [Common 17-206] Exiting xsim at Tue Apr 23 13:04:11 2024...

=====================================
FFT/iFFT Passed!!!
=====================================

=====================================
NTT/iNTT Passed!!!
=====================================

=====================================
FFT_adj Passed!!!
=====================================

=====================================
FFT_mul Passed!!!
=====================================
INFO: [COSIM-1000] *** C/RTL co-simulation finished: PASS ***
