INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vsoql/OneDrive/Desktop/CECS341/Xilinx stuff/lab1/lab1.ip_user_files/bd/adder_2bit/ip/adder_2bit_FA_0_0/sim/adder_2bit_FA_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_2bit_FA_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vsoql/OneDrive/Desktop/CECS341/Xilinx stuff/lab1/lab1.ip_user_files/bd/adder_2bit/ip/adder_2bit_FA_1_0/sim/adder_2bit_FA_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_2bit_FA_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vsoql/OneDrive/Desktop/CECS341/Xilinx stuff/lab1/lab1.ip_user_files/bd/adder_2bit/ip/adder_2bit_xlslice_0_0/sim/adder_2bit_xlslice_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_2bit_xlslice_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vsoql/OneDrive/Desktop/CECS341/Xilinx stuff/lab1/lab1.ip_user_files/bd/adder_2bit/ip/adder_2bit_xlslice_1_0/sim/adder_2bit_xlslice_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_2bit_xlslice_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vsoql/OneDrive/Desktop/CECS341/Xilinx stuff/lab1/lab1.ip_user_files/bd/adder_2bit/ip/adder_2bit_xlslice_2_0/sim/adder_2bit_xlslice_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_2bit_xlslice_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vsoql/OneDrive/Desktop/CECS341/Xilinx stuff/lab1/lab1.ip_user_files/bd/adder_2bit/ip/adder_2bit_xlslice_3_0/sim/adder_2bit_xlslice_3_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_2bit_xlslice_3_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vsoql/OneDrive/Desktop/CECS341/Xilinx stuff/lab1/lab1.ip_user_files/bd/adder_2bit/ip/adder_2bit_xlconstant_0_0/sim/adder_2bit_xlconstant_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_2bit_xlconstant_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vsoql/OneDrive/Desktop/CECS341/Xilinx stuff/lab1/lab1.ip_user_files/bd/adder_2bit/ip/adder_2bit_xlconcat_0_0/sim/adder_2bit_xlconcat_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_2bit_xlconcat_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vsoql/OneDrive/Desktop/CECS341/Xilinx stuff/lab1/lab1.ip_user_files/bd/adder_2bit/sim/adder_2bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_2bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vsoql/OneDrive/Desktop/CECS341/Xilinx stuff/lab1/lab1.gen/sources_1/bd/adder_2bit/hdl/adder_2bit_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_2bit_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vsoql/OneDrive/Desktop/CECS341/Xilinx stuff/lab1/lab1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
