#! /usr/local/iverilog/bin/vvp
:ivl_version "11.0 (devel)" "(s20150603-642-g3bdb50da)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "vhdl_textio";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_00000000010b5fb0 .scope module, "tb" "tb" 2 128;
 .timescale -3 -9;
v0000000001129ed0_0 .var "clear", 0 0;
v000000000112a470_0 .var "clk1", 0 0;
v000000000112b870_0 .var/i "i", 31 0;
v000000000112b410_0 .net "wave", 0 0, L_000000000112aab0;  1 drivers
S_00000000010b6140 .scope module, "integrate" "intg" 2 134, 2 107 0, S_00000000010b5fb0;
 .timescale -3 -9;
    .port_info 0 /OUTPUT 1 "wave";
    .port_info 1 /INPUT 1 "clk1";
    .port_info 2 /INPUT 1 "clear";
L_00000000010bf530 .functor AND 1, L_000000000112a010, L_000000000112afb0, L_0000000001129c50, C4<1>;
v00000000011279a0_0 .net *"_s2", 0 0, L_000000000112a010;  1 drivers
v0000000001127540_0 .net *"_s4", 0 0, L_000000000112afb0;  1 drivers
v0000000001127a40_0 .net *"_s6", 0 0, L_0000000001129c50;  1 drivers
v0000000001127c20_0 .net "a", 2 0, L_000000000112a790;  1 drivers
v0000000001128080_0 .net "b", 3 0, L_000000000112b730;  1 drivers
v00000000011284e0_0 .net "clear", 0 0, v0000000001129ed0_0;  1 drivers
v0000000001127040_0 .net "clk1", 0 0, v000000000112a470_0;  1 drivers
v0000000001126780_0 .net "clk2", 0 0, L_00000000010bf530;  1 drivers
v0000000001126fa0_0 .net "data", 7 0, v0000000001126960_0;  1 drivers
v000000000112a330_0 .net "wave", 0 0, L_000000000112aab0;  alias, 1 drivers
L_000000000112a010 .part L_000000000112a790, 2, 1;
L_000000000112afb0 .part L_000000000112a790, 1, 1;
L_0000000001129c50 .part L_000000000112a790, 0, 1;
S_00000000010a78b0 .scope module, "count3" "counter3" 2 112, 2 36 0, S_00000000010b6140;
 .timescale -3 -9;
    .port_info 0 /OUTPUT 3 "a";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "clear";
L_00000000010c2640 .functor AND 1, L_000000000112b0f0, L_000000000112a5b0, C4<1>, C4<1>;
v00000000010cad20_0 .net *"_s10", 0 0, L_000000000112b0f0;  1 drivers
v00000000010cc1c0_0 .net *"_s12", 0 0, L_000000000112a5b0;  1 drivers
v00000000010cc580_0 .net "a", 2 0, L_000000000112a790;  alias, 1 drivers
v00000000010cc620_0 .net "clear", 0 0, v0000000001129ed0_0;  alias, 1 drivers
v00000000010cadc0_0 .net "clk", 0 0, v000000000112a470_0;  alias, 1 drivers
v00000000010cae60_0 .net "w1", 0 0, L_00000000010c2640;  1 drivers
L_000000000112aa10 .part L_000000000112a790, 0, 1;
L_000000000112b0f0 .part L_000000000112a790, 0, 1;
L_000000000112a5b0 .part L_000000000112a790, 1, 1;
L_000000000112a790 .concat8 [ 1 1 1 0], v00000000010cb220_0, v00000000010cc120_0, v00000000010cafa0_0;
S_00000000010a7a40 .scope module, "t0" "tff" 2 42, 2 3 0, S_00000000010a78b0;
 .timescale -3 -9;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "t";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "clear";
v00000000010cc940_0 .net "clear", 0 0, v0000000001129ed0_0;  alias, 1 drivers
v00000000010cc300_0 .net "clk", 0 0, v000000000112a470_0;  alias, 1 drivers
v00000000010cb220_0 .var "q", 0 0;
L_0000000001160088 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000000010ccb20_0 .net "t", 0 0, L_0000000001160088;  1 drivers
E_00000000010c95c0 .event posedge, v00000000010cc940_0, v00000000010cc300_0;
S_00000000010adfd0 .scope module, "t1" "tff" 2 43, 2 3 0, S_00000000010a78b0;
 .timescale -3 -9;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "t";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "clear";
v00000000010cc9e0_0 .net "clear", 0 0, v0000000001129ed0_0;  alias, 1 drivers
v00000000010cbf40_0 .net "clk", 0 0, v000000000112a470_0;  alias, 1 drivers
v00000000010cc120_0 .var "q", 0 0;
v00000000010cc440_0 .net "t", 0 0, L_000000000112aa10;  1 drivers
S_00000000010ae160 .scope module, "t2" "tff" 2 46, 2 3 0, S_00000000010a78b0;
 .timescale -3 -9;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "t";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "clear";
v00000000010cbfe0_0 .net "clear", 0 0, v0000000001129ed0_0;  alias, 1 drivers
v00000000010cb7c0_0 .net "clk", 0 0, v000000000112a470_0;  alias, 1 drivers
v00000000010cafa0_0 .var "q", 0 0;
v00000000010cc080_0 .net "t", 0 0, L_00000000010c2640;  alias, 1 drivers
S_00000000010b32b0 .scope module, "count4" "counter4" 2 118, 2 20 0, S_00000000010b6140;
 .timescale -3 -9;
    .port_info 0 /OUTPUT 4 "a";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "clear";
L_00000000010bf450 .functor AND 1, L_000000000112ab50, L_0000000001129cf0, C4<1>, C4<1>;
L_00000000010bb8f0 .functor AND 1, L_00000000010bf450, L_000000000112abf0, C4<1>, C4<1>;
v00000000010be850_0 .net *"_s10", 0 0, L_000000000112ab50;  1 drivers
v00000000010beb70_0 .net *"_s12", 0 0, L_0000000001129cf0;  1 drivers
v00000000010bec10_0 .net *"_s17", 0 0, L_000000000112abf0;  1 drivers
v00000000010be8f0_0 .net "a", 3 0, L_000000000112b730;  alias, 1 drivers
v0000000001127180_0 .net "clear", 0 0, v0000000001129ed0_0;  alias, 1 drivers
v0000000001127220_0 .net "clk", 0 0, L_00000000010bf530;  alias, 1 drivers
v0000000001127ae0_0 .net "w1", 0 0, L_00000000010bf450;  1 drivers
v00000000011270e0_0 .net "w2", 0 0, L_00000000010bb8f0;  1 drivers
L_000000000112b7d0 .part L_000000000112b730, 0, 1;
L_000000000112ab50 .part L_000000000112b730, 0, 1;
L_0000000001129cf0 .part L_000000000112b730, 1, 1;
L_000000000112abf0 .part L_000000000112b730, 2, 1;
L_000000000112b730 .concat8 [ 1 1 1 1], v00000000010caf00_0, v00000000010cb360_0, v00000000010cbae0_0, v00000000010be530_0;
S_00000000010b3440 .scope module, "t0" "tff" 2 26, 2 3 0, S_00000000010b32b0;
 .timescale -3 -9;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "t";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "clear";
v00000000010cc6c0_0 .net "clear", 0 0, v0000000001129ed0_0;  alias, 1 drivers
v00000000010cb2c0_0 .net "clk", 0 0, L_00000000010bf530;  alias, 1 drivers
v00000000010caf00_0 .var "q", 0 0;
L_00000000011600d0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000000010cb0e0_0 .net "t", 0 0, L_00000000011600d0;  1 drivers
E_00000000010c8d80 .event posedge, v00000000010cc940_0, v00000000010cb2c0_0;
S_00000000008fd190 .scope module, "t1" "tff" 2 27, 2 3 0, S_00000000010b32b0;
 .timescale -3 -9;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "t";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "clear";
v00000000010cb900_0 .net "clear", 0 0, v0000000001129ed0_0;  alias, 1 drivers
v00000000010cb180_0 .net "clk", 0 0, L_00000000010bf530;  alias, 1 drivers
v00000000010cb360_0 .var "q", 0 0;
v00000000010cb400_0 .net "t", 0 0, L_000000000112b7d0;  1 drivers
S_00000000008fd320 .scope module, "t2" "tff" 2 30, 2 3 0, S_00000000010b32b0;
 .timescale -3 -9;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "t";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "clear";
v00000000010cb4a0_0 .net "clear", 0 0, v0000000001129ed0_0;  alias, 1 drivers
v00000000010cba40_0 .net "clk", 0 0, L_00000000010bf530;  alias, 1 drivers
v00000000010cbae0_0 .var "q", 0 0;
v00000000010cbb80_0 .net "t", 0 0, L_00000000010bf450;  alias, 1 drivers
S_00000000010a6080 .scope module, "t3" "tff" 2 33, 2 3 0, S_00000000010b32b0;
 .timescale -3 -9;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "t";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "clear";
v00000000010bed50_0 .net "clear", 0 0, v0000000001129ed0_0;  alias, 1 drivers
v00000000010bea30_0 .net "clk", 0 0, L_00000000010bf530;  alias, 1 drivers
v00000000010be530_0 .var "q", 0 0;
v00000000010be670_0 .net "t", 0 0, L_00000000010bb8f0;  alias, 1 drivers
S_00000000010a6210 .scope module, "m" "memory" 2 121, 2 74 0, S_00000000010b6140;
 .timescale -3 -9;
    .port_info 0 /OUTPUT 8 "data";
    .port_info 1 /INPUT 4 "addr";
v0000000001128120_0 .net "addr", 3 0, L_000000000112b730;  alias, 1 drivers
v0000000001126960_0 .var "data", 7 0;
v0000000001127e00_0 .var/i "i", 31 0;
v0000000001126b40 .array "mem", 0 15, 7 0;
E_00000000010c99c0 .event edge, v00000000010be8f0_0;
S_0000000001072510 .scope module, "mb" "mux_big" 2 123, 2 56 0, S_00000000010b6140;
 .timescale -3 -9;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 3 "sel";
    .port_info 2 /INPUT 8 "in";
v0000000001126c80_0 .net "in", 7 0, v0000000001126960_0;  alias, 1 drivers
v0000000001127720_0 .net "out", 0 0, L_000000000112aab0;  alias, 1 drivers
v00000000011277c0_0 .net "sel", 2 0, L_000000000112a790;  alias, 1 drivers
v0000000001127400_0 .net "w1", 3 0, L_000000000112a6f0;  1 drivers
v0000000001126d20_0 .net "w2", 1 0, L_000000000112a150;  1 drivers
L_000000000112a3d0 .part L_000000000112a790, 0, 1;
L_000000000112b910 .part v0000000001126960_0, 0, 1;
L_000000000112b9b0 .part v0000000001126960_0, 1, 1;
L_000000000112a650 .part L_000000000112a790, 0, 1;
L_000000000112b2d0 .part v0000000001126960_0, 2, 1;
L_000000000112a830 .part v0000000001126960_0, 3, 1;
L_000000000112b4b0 .part L_000000000112a790, 0, 1;
L_000000000112ba50 .part v0000000001126960_0, 4, 1;
L_0000000001129bb0 .part v0000000001126960_0, 5, 1;
L_000000000112a6f0 .concat8 [ 1 1 1 1], L_000000000112a0b0, L_000000000112b550, L_000000000112a510, L_0000000001129e30;
L_0000000001129d90 .part L_000000000112a790, 0, 1;
L_0000000001129f70 .part v0000000001126960_0, 6, 1;
L_000000000112b5f0 .part v0000000001126960_0, 7, 1;
L_000000000112af10 .part L_000000000112a790, 1, 1;
L_000000000112b370 .part L_000000000112a6f0, 0, 1;
L_000000000112b050 .part L_000000000112a6f0, 1, 1;
L_000000000112a150 .concat8 [ 1 1 0 0], L_000000000112b190, L_000000000112a8d0;
L_000000000112a1f0 .part L_000000000112a790, 1, 1;
L_000000000112a970 .part L_000000000112a6f0, 2, 1;
L_000000000112a290 .part L_000000000112a6f0, 3, 1;
L_000000000112b230 .part L_000000000112a790, 2, 1;
L_000000000112ac90 .part L_000000000112a150, 0, 1;
L_000000000112ad30 .part L_000000000112a150, 1, 1;
S_00000000010726a0 .scope module, "m10" "mux_small" 2 62, 2 49 0, S_0000000001072510;
 .timescale -3 -9;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "in0";
    .port_info 3 /INPUT 1 "in1";
v0000000001126dc0_0 .net "in0", 0 0, L_000000000112b910;  1 drivers
v0000000001126f00_0 .net "in1", 0 0, L_000000000112b9b0;  1 drivers
v0000000001127680_0 .net "out", 0 0, L_000000000112a0b0;  1 drivers
v0000000001127b80_0 .net "sel", 0 0, L_000000000112a3d0;  1 drivers
L_000000000112a0b0 .functor MUXZ 1, L_000000000112b910, L_000000000112b9b0, L_000000000112a3d0, C4<>;
S_00000000011286a0 .scope module, "m11" "mux_small" 2 63, 2 49 0, S_0000000001072510;
 .timescale -3 -9;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "in0";
    .port_info 3 /INPUT 1 "in1";
v0000000001128260_0 .net "in0", 0 0, L_000000000112b2d0;  1 drivers
v0000000001126a00_0 .net "in1", 0 0, L_000000000112a830;  1 drivers
v00000000011275e0_0 .net "out", 0 0, L_000000000112b550;  1 drivers
v0000000001127ea0_0 .net "sel", 0 0, L_000000000112a650;  1 drivers
L_000000000112b550 .functor MUXZ 1, L_000000000112b2d0, L_000000000112a830, L_000000000112a650, C4<>;
S_0000000001128830 .scope module, "m12" "mux_small" 2 64, 2 49 0, S_0000000001072510;
 .timescale -3 -9;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "in0";
    .port_info 3 /INPUT 1 "in1";
v0000000001128300_0 .net "in0", 0 0, L_000000000112ba50;  1 drivers
v00000000011272c0_0 .net "in1", 0 0, L_0000000001129bb0;  1 drivers
v0000000001127900_0 .net "out", 0 0, L_000000000112a510;  1 drivers
v00000000011268c0_0 .net "sel", 0 0, L_000000000112b4b0;  1 drivers
L_000000000112a510 .functor MUXZ 1, L_000000000112ba50, L_0000000001129bb0, L_000000000112b4b0, C4<>;
S_00000000011289c0 .scope module, "m13" "mux_small" 2 65, 2 49 0, S_0000000001072510;
 .timescale -3 -9;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "in0";
    .port_info 3 /INPUT 1 "in1";
v00000000011274a0_0 .net "in0", 0 0, L_0000000001129f70;  1 drivers
v00000000011283a0_0 .net "in1", 0 0, L_000000000112b5f0;  1 drivers
v0000000001126aa0_0 .net "out", 0 0, L_0000000001129e30;  1 drivers
v0000000001126820_0 .net "sel", 0 0, L_0000000001129d90;  1 drivers
L_0000000001129e30 .functor MUXZ 1, L_0000000001129f70, L_000000000112b5f0, L_0000000001129d90, C4<>;
S_0000000001129050 .scope module, "m20" "mux_small" 2 68, 2 49 0, S_0000000001072510;
 .timescale -3 -9;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "in0";
    .port_info 3 /INPUT 1 "in1";
v00000000011266e0_0 .net "in0", 0 0, L_000000000112b370;  1 drivers
v0000000001127860_0 .net "in1", 0 0, L_000000000112b050;  1 drivers
v0000000001127cc0_0 .net "out", 0 0, L_000000000112b190;  1 drivers
v0000000001127f40_0 .net "sel", 0 0, L_000000000112af10;  1 drivers
L_000000000112b190 .functor MUXZ 1, L_000000000112b370, L_000000000112b050, L_000000000112af10, C4<>;
S_00000000011291e0 .scope module, "m21" "mux_small" 2 69, 2 49 0, S_0000000001072510;
 .timescale -3 -9;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "in0";
    .port_info 3 /INPUT 1 "in1";
v0000000001127360_0 .net "in0", 0 0, L_000000000112a970;  1 drivers
v00000000011281c0_0 .net "in1", 0 0, L_000000000112a290;  1 drivers
v0000000001128580_0 .net "out", 0 0, L_000000000112a8d0;  1 drivers
v0000000001126be0_0 .net "sel", 0 0, L_000000000112a1f0;  1 drivers
L_000000000112a8d0 .functor MUXZ 1, L_000000000112a970, L_000000000112a290, L_000000000112a1f0, C4<>;
S_0000000001128ec0 .scope module, "m3" "mux_small" 2 71, 2 49 0, S_0000000001072510;
 .timescale -3 -9;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "in0";
    .port_info 3 /INPUT 1 "in1";
v0000000001127fe0_0 .net "in0", 0 0, L_000000000112ac90;  1 drivers
v0000000001128440_0 .net "in1", 0 0, L_000000000112ad30;  1 drivers
v0000000001126e60_0 .net "out", 0 0, L_000000000112aab0;  alias, 1 drivers
v0000000001127d60_0 .net "sel", 0 0, L_000000000112b230;  1 drivers
L_000000000112aab0 .functor MUXZ 1, L_000000000112ac90, L_000000000112ad30, L_000000000112b230, C4<>;
    .scope S_00000000010a7a40;
T_0 ;
    %wait E_00000000010c95c0;
    %load/vec4 v00000000010cc940_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000010cb220_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000000010ccb20_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.2, 4;
    %load/vec4 v00000000010cb220_0;
    %assign/vec4 v00000000010cb220_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v00000000010cb220_0;
    %inv;
    %assign/vec4 v00000000010cb220_0, 0;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_00000000010adfd0;
T_1 ;
    %wait E_00000000010c95c0;
    %load/vec4 v00000000010cc9e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000010cc120_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v00000000010cc440_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.2, 4;
    %load/vec4 v00000000010cc120_0;
    %assign/vec4 v00000000010cc120_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v00000000010cc120_0;
    %inv;
    %assign/vec4 v00000000010cc120_0, 0;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_00000000010ae160;
T_2 ;
    %wait E_00000000010c95c0;
    %load/vec4 v00000000010cbfe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000010cafa0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v00000000010cc080_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.2, 4;
    %load/vec4 v00000000010cafa0_0;
    %assign/vec4 v00000000010cafa0_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v00000000010cafa0_0;
    %inv;
    %assign/vec4 v00000000010cafa0_0, 0;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_00000000010b3440;
T_3 ;
    %wait E_00000000010c8d80;
    %load/vec4 v00000000010cc6c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000010caf00_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v00000000010cb0e0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.2, 4;
    %load/vec4 v00000000010caf00_0;
    %assign/vec4 v00000000010caf00_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v00000000010caf00_0;
    %inv;
    %assign/vec4 v00000000010caf00_0, 0;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_00000000008fd190;
T_4 ;
    %wait E_00000000010c8d80;
    %load/vec4 v00000000010cb900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000010cb360_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v00000000010cb400_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.2, 4;
    %load/vec4 v00000000010cb360_0;
    %assign/vec4 v00000000010cb360_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v00000000010cb360_0;
    %inv;
    %assign/vec4 v00000000010cb360_0, 0;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_00000000008fd320;
T_5 ;
    %wait E_00000000010c8d80;
    %load/vec4 v00000000010cb4a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000010cbae0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v00000000010cbb80_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.2, 4;
    %load/vec4 v00000000010cbae0_0;
    %assign/vec4 v00000000010cbae0_0, 0;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v00000000010cbae0_0;
    %inv;
    %assign/vec4 v00000000010cbae0_0, 0;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_00000000010a6080;
T_6 ;
    %wait E_00000000010c8d80;
    %load/vec4 v00000000010bed50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000010be530_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v00000000010be670_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %load/vec4 v00000000010be530_0;
    %assign/vec4 v00000000010be530_0, 0;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v00000000010be530_0;
    %inv;
    %assign/vec4 v00000000010be530_0, 0;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_00000000010a6210;
T_7 ;
    %pushi/vec4 204, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000001126b40, 4, 0;
    %pushi/vec4 170, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000001126b40, 4, 0;
    %pushi/vec4 204, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000001126b40, 4, 0;
    %pushi/vec4 170, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000001126b40, 4, 0;
    %pushi/vec4 204, 0, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000001126b40, 4, 0;
    %pushi/vec4 170, 0, 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000001126b40, 4, 0;
    %pushi/vec4 204, 0, 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000001126b40, 4, 0;
    %pushi/vec4 170, 0, 8;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000001126b40, 4, 0;
    %pushi/vec4 204, 0, 8;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000001126b40, 4, 0;
    %pushi/vec4 170, 0, 8;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000001126b40, 4, 0;
    %pushi/vec4 204, 0, 8;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000001126b40, 4, 0;
    %pushi/vec4 170, 0, 8;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000001126b40, 4, 0;
    %pushi/vec4 204, 0, 8;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000001126b40, 4, 0;
    %pushi/vec4 170, 0, 8;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000001126b40, 4, 0;
    %pushi/vec4 204, 0, 8;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000001126b40, 4, 0;
    %pushi/vec4 170, 0, 8;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000001126b40, 4, 0;
    %end;
    .thread T_7;
    .scope S_00000000010a6210;
T_8 ;
    %wait E_00000000010c99c0;
    %load/vec4 v0000000001128120_0;
    %pad/u 32;
    %store/vec4 v0000000001127e00_0, 0, 32;
    %ix/getv/s 4, v0000000001127e00_0;
    %load/vec4a v0000000001126b40, 4;
    %store/vec4 v0000000001126960_0, 0, 8;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_00000000010b5fb0;
T_9 ;
    %delay 500000, 0;
    %load/vec4 v000000000112a470_0;
    %inv;
    %store/vec4 v000000000112a470_0, 0, 1;
    %jmp T_9;
    .thread T_9;
    .scope S_00000000010b5fb0;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000112a470_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001129ed0_0, 0, 1;
    %vpi_call 2 142 "$dumpfile", "plot.vcd" {0 0 0};
    %vpi_call 2 143 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000000010b5fb0 {0 0 0};
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000001129ed0_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001129ed0_0, 0, 1;
    %delay 300000, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000112b870_0, 0, 32;
T_10.0 ;
    %load/vec4 v000000000112b870_0;
    %cmpi/s 100, 0, 32;
    %jmp/0xz T_10.1, 5;
    %delay 1000000, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000000000112b870_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v000000000112b870_0, 0, 32;
    %jmp T_10.0;
T_10.1 ;
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "intg.v";
