{
	"author": ["Aman Goel", "Karem A. Sakallah"],
	"booktitle": "DATE",
	"crossref": "conf/date/2019",
	"dblpkey": "conf/date/GoelS19",
	"ee": "https://doi.org/10.23919/DATE.2019.8715289",
	"pages": "618-621",
	"title": "Empirical Evaluation of IC3-Based Model Checking Techniques on Verilog RTL Designs",
	"type": "inproceedings",
	"url": "db/conf/date/date2019.html#GoelS19",
	"year": "2019"
}
