<stg><name>dct_1d.1</name>


<trans_list>

<trans id="290" from="1" to="2">
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="307" from="2" to="9">
<condition id="30">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="308" from="2" to="3">
<condition id="37">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="301" from="3" to="4">
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="302" from="4" to="5">
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="303" from="5" to="6">
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="304" from="6" to="7">
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="305" from="7" to="8">
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="306" from="8" to="2">
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:0  %i_2_i1_read = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %i_2_i1)

]]></Node>
<StgValue><ssdm name="i_2_i1_read"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %i_2_i_read = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %i_2_i)

]]></Node>
<StgValue><ssdm name="i_2_i_read"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
:2  %tmp_12 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %i_2_i1_read, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="8" op_0_bw="7">
<![CDATA[
:3  %tmp_14_cast = zext i7 %tmp_12 to i8

]]></Node>
<StgValue><ssdm name="tmp_14_cast"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="3" op_0_bw="4">
<![CDATA[
:4  %tmp_13 = trunc i4 %i_2_i_read to i3

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="3" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:5  %src_0_addr = getelementptr [8 x i16]* %src_0, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="src_0_addr"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="3" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:6  %src_1_addr = getelementptr [8 x i16]* %src_1, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="src_1_addr"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="3" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:7  %src_2_addr = getelementptr [8 x i16]* %src_2, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="src_2_addr"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="3" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:8  %src_3_addr = getelementptr [8 x i16]* %src_3, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="src_3_addr"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="3" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:9  %src_4_addr = getelementptr [8 x i16]* %src_4, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="src_4_addr"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="3" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:10  %src_5_addr = getelementptr [8 x i16]* %src_5, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="src_5_addr"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="3" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:11  %src_6_addr = getelementptr [8 x i16]* %src_6, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="src_6_addr"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="3" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:12  %src_7_addr = getelementptr [8 x i16]* %src_7, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="src_7_addr"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="3" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:13  %src_0_addr_1 = getelementptr [8 x i16]* %src_0, i32 0, i32 1

]]></Node>
<StgValue><ssdm name="src_0_addr_1"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="3" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:14  %src_1_addr_1 = getelementptr [8 x i16]* %src_1, i32 0, i32 1

]]></Node>
<StgValue><ssdm name="src_1_addr_1"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="3" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:15  %src_2_addr_1 = getelementptr [8 x i16]* %src_2, i32 0, i32 1

]]></Node>
<StgValue><ssdm name="src_2_addr_1"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="3" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:16  %src_3_addr_1 = getelementptr [8 x i16]* %src_3, i32 0, i32 1

]]></Node>
<StgValue><ssdm name="src_3_addr_1"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="3" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:17  %src_4_addr_1 = getelementptr [8 x i16]* %src_4, i32 0, i32 1

]]></Node>
<StgValue><ssdm name="src_4_addr_1"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="3" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:18  %src_5_addr_1 = getelementptr [8 x i16]* %src_5, i32 0, i32 1

]]></Node>
<StgValue><ssdm name="src_5_addr_1"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="3" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:19  %src_6_addr_1 = getelementptr [8 x i16]* %src_6, i32 0, i32 1

]]></Node>
<StgValue><ssdm name="src_6_addr_1"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="3" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:20  %src_7_addr_1 = getelementptr [8 x i16]* %src_7, i32 0, i32 1

]]></Node>
<StgValue><ssdm name="src_7_addr_1"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="3" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:21  %src_0_addr_2 = getelementptr [8 x i16]* %src_0, i32 0, i32 2

]]></Node>
<StgValue><ssdm name="src_0_addr_2"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="3" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:22  %src_1_addr_2 = getelementptr [8 x i16]* %src_1, i32 0, i32 2

]]></Node>
<StgValue><ssdm name="src_1_addr_2"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="3" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:23  %src_2_addr_2 = getelementptr [8 x i16]* %src_2, i32 0, i32 2

]]></Node>
<StgValue><ssdm name="src_2_addr_2"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="3" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:24  %src_3_addr_2 = getelementptr [8 x i16]* %src_3, i32 0, i32 2

]]></Node>
<StgValue><ssdm name="src_3_addr_2"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="3" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:25  %src_4_addr_2 = getelementptr [8 x i16]* %src_4, i32 0, i32 2

]]></Node>
<StgValue><ssdm name="src_4_addr_2"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="3" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:26  %src_5_addr_2 = getelementptr [8 x i16]* %src_5, i32 0, i32 2

]]></Node>
<StgValue><ssdm name="src_5_addr_2"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="3" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:27  %src_6_addr_2 = getelementptr [8 x i16]* %src_6, i32 0, i32 2

]]></Node>
<StgValue><ssdm name="src_6_addr_2"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="3" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:28  %src_7_addr_2 = getelementptr [8 x i16]* %src_7, i32 0, i32 2

]]></Node>
<StgValue><ssdm name="src_7_addr_2"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="3" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:29  %src_0_addr_3 = getelementptr [8 x i16]* %src_0, i32 0, i32 3

]]></Node>
<StgValue><ssdm name="src_0_addr_3"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="3" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:30  %src_1_addr_3 = getelementptr [8 x i16]* %src_1, i32 0, i32 3

]]></Node>
<StgValue><ssdm name="src_1_addr_3"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="3" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:31  %src_2_addr_3 = getelementptr [8 x i16]* %src_2, i32 0, i32 3

]]></Node>
<StgValue><ssdm name="src_2_addr_3"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="3" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:32  %src_3_addr_3 = getelementptr [8 x i16]* %src_3, i32 0, i32 3

]]></Node>
<StgValue><ssdm name="src_3_addr_3"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="3" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:33  %src_4_addr_3 = getelementptr [8 x i16]* %src_4, i32 0, i32 3

]]></Node>
<StgValue><ssdm name="src_4_addr_3"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="3" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:34  %src_5_addr_3 = getelementptr [8 x i16]* %src_5, i32 0, i32 3

]]></Node>
<StgValue><ssdm name="src_5_addr_3"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="3" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:35  %src_6_addr_3 = getelementptr [8 x i16]* %src_6, i32 0, i32 3

]]></Node>
<StgValue><ssdm name="src_6_addr_3"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="3" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:36  %src_7_addr_3 = getelementptr [8 x i16]* %src_7, i32 0, i32 3

]]></Node>
<StgValue><ssdm name="src_7_addr_3"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="3" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:37  %src_0_addr_4 = getelementptr [8 x i16]* %src_0, i32 0, i32 4

]]></Node>
<StgValue><ssdm name="src_0_addr_4"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="3" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:38  %src_1_addr_4 = getelementptr [8 x i16]* %src_1, i32 0, i32 4

]]></Node>
<StgValue><ssdm name="src_1_addr_4"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="3" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:39  %src_2_addr_4 = getelementptr [8 x i16]* %src_2, i32 0, i32 4

]]></Node>
<StgValue><ssdm name="src_2_addr_4"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="3" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:40  %src_3_addr_4 = getelementptr [8 x i16]* %src_3, i32 0, i32 4

]]></Node>
<StgValue><ssdm name="src_3_addr_4"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="3" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:41  %src_4_addr_4 = getelementptr [8 x i16]* %src_4, i32 0, i32 4

]]></Node>
<StgValue><ssdm name="src_4_addr_4"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="3" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:42  %src_5_addr_4 = getelementptr [8 x i16]* %src_5, i32 0, i32 4

]]></Node>
<StgValue><ssdm name="src_5_addr_4"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="3" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:43  %src_6_addr_4 = getelementptr [8 x i16]* %src_6, i32 0, i32 4

]]></Node>
<StgValue><ssdm name="src_6_addr_4"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="3" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:44  %src_7_addr_4 = getelementptr [8 x i16]* %src_7, i32 0, i32 4

]]></Node>
<StgValue><ssdm name="src_7_addr_4"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="3" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:45  %src_0_addr_5 = getelementptr [8 x i16]* %src_0, i32 0, i32 5

]]></Node>
<StgValue><ssdm name="src_0_addr_5"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="3" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:46  %src_1_addr_5 = getelementptr [8 x i16]* %src_1, i32 0, i32 5

]]></Node>
<StgValue><ssdm name="src_1_addr_5"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="3" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:47  %src_2_addr_5 = getelementptr [8 x i16]* %src_2, i32 0, i32 5

]]></Node>
<StgValue><ssdm name="src_2_addr_5"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="3" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:48  %src_3_addr_5 = getelementptr [8 x i16]* %src_3, i32 0, i32 5

]]></Node>
<StgValue><ssdm name="src_3_addr_5"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="3" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:49  %src_4_addr_5 = getelementptr [8 x i16]* %src_4, i32 0, i32 5

]]></Node>
<StgValue><ssdm name="src_4_addr_5"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="3" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:50  %src_5_addr_5 = getelementptr [8 x i16]* %src_5, i32 0, i32 5

]]></Node>
<StgValue><ssdm name="src_5_addr_5"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="3" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:51  %src_6_addr_5 = getelementptr [8 x i16]* %src_6, i32 0, i32 5

]]></Node>
<StgValue><ssdm name="src_6_addr_5"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="3" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:52  %src_7_addr_5 = getelementptr [8 x i16]* %src_7, i32 0, i32 5

]]></Node>
<StgValue><ssdm name="src_7_addr_5"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="3" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:53  %src_0_addr_6 = getelementptr [8 x i16]* %src_0, i32 0, i32 6

]]></Node>
<StgValue><ssdm name="src_0_addr_6"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="3" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:54  %src_1_addr_6 = getelementptr [8 x i16]* %src_1, i32 0, i32 6

]]></Node>
<StgValue><ssdm name="src_1_addr_6"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="3" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:55  %src_2_addr_6 = getelementptr [8 x i16]* %src_2, i32 0, i32 6

]]></Node>
<StgValue><ssdm name="src_2_addr_6"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="3" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:56  %src_3_addr_6 = getelementptr [8 x i16]* %src_3, i32 0, i32 6

]]></Node>
<StgValue><ssdm name="src_3_addr_6"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="3" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:57  %src_4_addr_6 = getelementptr [8 x i16]* %src_4, i32 0, i32 6

]]></Node>
<StgValue><ssdm name="src_4_addr_6"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="3" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:58  %src_5_addr_6 = getelementptr [8 x i16]* %src_5, i32 0, i32 6

]]></Node>
<StgValue><ssdm name="src_5_addr_6"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="3" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:59  %src_6_addr_6 = getelementptr [8 x i16]* %src_6, i32 0, i32 6

]]></Node>
<StgValue><ssdm name="src_6_addr_6"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="3" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:60  %src_7_addr_6 = getelementptr [8 x i16]* %src_7, i32 0, i32 6

]]></Node>
<StgValue><ssdm name="src_7_addr_6"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="3" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:61  %src_0_addr_7 = getelementptr [8 x i16]* %src_0, i32 0, i32 7

]]></Node>
<StgValue><ssdm name="src_0_addr_7"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="3" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:62  %src_1_addr_7 = getelementptr [8 x i16]* %src_1, i32 0, i32 7

]]></Node>
<StgValue><ssdm name="src_1_addr_7"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="3" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:63  %src_2_addr_7 = getelementptr [8 x i16]* %src_2, i32 0, i32 7

]]></Node>
<StgValue><ssdm name="src_2_addr_7"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="3" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:64  %src_3_addr_7 = getelementptr [8 x i16]* %src_3, i32 0, i32 7

]]></Node>
<StgValue><ssdm name="src_3_addr_7"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="3" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:65  %src_4_addr_7 = getelementptr [8 x i16]* %src_4, i32 0, i32 7

]]></Node>
<StgValue><ssdm name="src_4_addr_7"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="3" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:66  %src_5_addr_7 = getelementptr [8 x i16]* %src_5, i32 0, i32 7

]]></Node>
<StgValue><ssdm name="src_5_addr_7"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="3" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:67  %src_6_addr_7 = getelementptr [8 x i16]* %src_6, i32 0, i32 7

]]></Node>
<StgValue><ssdm name="src_6_addr_7"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="3" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:68  %src_7_addr_7 = getelementptr [8 x i16]* %src_7, i32 0, i32 7

]]></Node>
<StgValue><ssdm name="src_7_addr_7"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0">
<![CDATA[
:69  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:0  %k = phi i4 [ 0, %0 ], [ %k_1, %2 ]

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %tmp = icmp eq i4 %k, -8

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:2  %k_1 = add i4 %k, 1

]]></Node>
<StgValue><ssdm name="k_1"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %tmp, label %3, label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="4">
<![CDATA[
:0  %k_cast1 = zext i4 %k to i32

]]></Node>
<StgValue><ssdm name="k_cast1"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="8" op_0_bw="4">
<![CDATA[
:1  %k_cast1_cast = zext i4 %k to i8

]]></Node>
<StgValue><ssdm name="k_cast1_cast"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:2  %tmp_14 = add i8 %tmp_14_cast, %k_cast1_cast

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="3" op_0_bw="15" op_1_bw="32" op_2_bw="32">
<![CDATA[
:23  %dct_coeff_table_13_a = getelementptr [8 x i15]* @dct_coeff_table_13, i32 0, i32 %k_cast1

]]></Node>
<StgValue><ssdm name="dct_coeff_table_13_a"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="15" op_0_bw="3">
<![CDATA[
:24  %dct_coeff_table_13_l = load i15* %dct_coeff_table_13_a, align 2

]]></Node>
<StgValue><ssdm name="dct_coeff_table_13_l"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="16" op_0_bw="3">
<![CDATA[
:26  %src_0_load_1 = load i16* %src_0_addr_1, align 2

]]></Node>
<StgValue><ssdm name="src_0_load_1"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="16" op_0_bw="3">
<![CDATA[
:27  %src_1_load_1 = load i16* %src_1_addr_1, align 2

]]></Node>
<StgValue><ssdm name="src_1_load_1"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="16" op_0_bw="3">
<![CDATA[
:28  %src_2_load_1 = load i16* %src_2_addr_1, align 2

]]></Node>
<StgValue><ssdm name="src_2_load_1"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="16" op_0_bw="3">
<![CDATA[
:29  %src_3_load_1 = load i16* %src_3_addr_1, align 2

]]></Node>
<StgValue><ssdm name="src_3_load_1"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="16" op_0_bw="3">
<![CDATA[
:30  %src_4_load_1 = load i16* %src_4_addr_1, align 2

]]></Node>
<StgValue><ssdm name="src_4_load_1"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="16" op_0_bw="3">
<![CDATA[
:31  %src_5_load_1 = load i16* %src_5_addr_1, align 2

]]></Node>
<StgValue><ssdm name="src_5_load_1"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="16" op_0_bw="3">
<![CDATA[
:32  %src_6_load_1 = load i16* %src_6_addr_1, align 2

]]></Node>
<StgValue><ssdm name="src_6_load_1"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="16" op_0_bw="3">
<![CDATA[
:33  %src_7_load_1 = load i16* %src_7_addr_1, align 2

]]></Node>
<StgValue><ssdm name="src_7_load_1"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="3" op_0_bw="15" op_1_bw="32" op_2_bw="32">
<![CDATA[
:51  %dct_coeff_table_11_a = getelementptr [8 x i15]* @dct_coeff_table_11, i32 0, i32 %k_cast1

]]></Node>
<StgValue><ssdm name="dct_coeff_table_11_a"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="15" op_0_bw="3">
<![CDATA[
:52  %dct_coeff_table_11_l = load i15* %dct_coeff_table_11_a, align 2

]]></Node>
<StgValue><ssdm name="dct_coeff_table_11_l"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="16" op_0_bw="3">
<![CDATA[
:54  %src_0_load_3 = load i16* %src_0_addr_3, align 2

]]></Node>
<StgValue><ssdm name="src_0_load_3"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="16" op_0_bw="3">
<![CDATA[
:55  %src_1_load_3 = load i16* %src_1_addr_3, align 2

]]></Node>
<StgValue><ssdm name="src_1_load_3"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="16" op_0_bw="3">
<![CDATA[
:56  %src_2_load_3 = load i16* %src_2_addr_3, align 2

]]></Node>
<StgValue><ssdm name="src_2_load_3"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="16" op_0_bw="3">
<![CDATA[
:57  %src_3_load_3 = load i16* %src_3_addr_3, align 2

]]></Node>
<StgValue><ssdm name="src_3_load_3"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="16" op_0_bw="3">
<![CDATA[
:58  %src_4_load_3 = load i16* %src_4_addr_3, align 2

]]></Node>
<StgValue><ssdm name="src_4_load_3"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="16" op_0_bw="3">
<![CDATA[
:59  %src_5_load_3 = load i16* %src_5_addr_3, align 2

]]></Node>
<StgValue><ssdm name="src_5_load_3"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="16" op_0_bw="3">
<![CDATA[
:60  %src_6_load_3 = load i16* %src_6_addr_3, align 2

]]></Node>
<StgValue><ssdm name="src_6_load_3"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="16" op_0_bw="3">
<![CDATA[
:61  %src_7_load_3 = load i16* %src_7_addr_3, align 2

]]></Node>
<StgValue><ssdm name="src_7_load_3"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="107" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="3" op_0_bw="14" op_1_bw="32" op_2_bw="32">
<![CDATA[
:9  %dct_coeff_table_14_a = getelementptr [8 x i14]* @dct_coeff_table_14, i32 0, i32 %k_cast1

]]></Node>
<StgValue><ssdm name="dct_coeff_table_14_a"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="14" op_0_bw="3">
<![CDATA[
:10  %dct_coeff_table_14_l = load i14* %dct_coeff_table_14_a, align 2

]]></Node>
<StgValue><ssdm name="dct_coeff_table_14_l"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="16" op_0_bw="3">
<![CDATA[
:12  %src_0_load = load i16* %src_0_addr, align 2

]]></Node>
<StgValue><ssdm name="src_0_load"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="16" op_0_bw="3">
<![CDATA[
:13  %src_1_load = load i16* %src_1_addr, align 2

]]></Node>
<StgValue><ssdm name="src_1_load"/></StgValue>
</operation>

<operation id="111" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="16" op_0_bw="3">
<![CDATA[
:14  %src_2_load = load i16* %src_2_addr, align 2

]]></Node>
<StgValue><ssdm name="src_2_load"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="16" op_0_bw="3">
<![CDATA[
:15  %src_3_load = load i16* %src_3_addr, align 2

]]></Node>
<StgValue><ssdm name="src_3_load"/></StgValue>
</operation>

<operation id="113" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="16" op_0_bw="3">
<![CDATA[
:16  %src_4_load = load i16* %src_4_addr, align 2

]]></Node>
<StgValue><ssdm name="src_4_load"/></StgValue>
</operation>

<operation id="114" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="16" op_0_bw="3">
<![CDATA[
:17  %src_5_load = load i16* %src_5_addr, align 2

]]></Node>
<StgValue><ssdm name="src_5_load"/></StgValue>
</operation>

<operation id="115" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="16" op_0_bw="3">
<![CDATA[
:18  %src_6_load = load i16* %src_6_addr, align 2

]]></Node>
<StgValue><ssdm name="src_6_load"/></StgValue>
</operation>

<operation id="116" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="16" op_0_bw="3">
<![CDATA[
:19  %src_7_load = load i16* %src_7_addr, align 2

]]></Node>
<StgValue><ssdm name="src_7_load"/></StgValue>
</operation>

<operation id="117" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="15" op_0_bw="3">
<![CDATA[
:24  %dct_coeff_table_13_l = load i15* %dct_coeff_table_13_a, align 2

]]></Node>
<StgValue><ssdm name="dct_coeff_table_13_l"/></StgValue>
</operation>

<operation id="118" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="16" op_0_bw="3">
<![CDATA[
:26  %src_0_load_1 = load i16* %src_0_addr_1, align 2

]]></Node>
<StgValue><ssdm name="src_0_load_1"/></StgValue>
</operation>

<operation id="119" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="16" op_0_bw="3">
<![CDATA[
:27  %src_1_load_1 = load i16* %src_1_addr_1, align 2

]]></Node>
<StgValue><ssdm name="src_1_load_1"/></StgValue>
</operation>

<operation id="120" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="16" op_0_bw="3">
<![CDATA[
:28  %src_2_load_1 = load i16* %src_2_addr_1, align 2

]]></Node>
<StgValue><ssdm name="src_2_load_1"/></StgValue>
</operation>

<operation id="121" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="16" op_0_bw="3">
<![CDATA[
:29  %src_3_load_1 = load i16* %src_3_addr_1, align 2

]]></Node>
<StgValue><ssdm name="src_3_load_1"/></StgValue>
</operation>

<operation id="122" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="16" op_0_bw="3">
<![CDATA[
:30  %src_4_load_1 = load i16* %src_4_addr_1, align 2

]]></Node>
<StgValue><ssdm name="src_4_load_1"/></StgValue>
</operation>

<operation id="123" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="16" op_0_bw="3">
<![CDATA[
:31  %src_5_load_1 = load i16* %src_5_addr_1, align 2

]]></Node>
<StgValue><ssdm name="src_5_load_1"/></StgValue>
</operation>

<operation id="124" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="16" op_0_bw="3">
<![CDATA[
:32  %src_6_load_1 = load i16* %src_6_addr_1, align 2

]]></Node>
<StgValue><ssdm name="src_6_load_1"/></StgValue>
</operation>

<operation id="125" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="16" op_0_bw="3">
<![CDATA[
:33  %src_7_load_1 = load i16* %src_7_addr_1, align 2

]]></Node>
<StgValue><ssdm name="src_7_load_1"/></StgValue>
</operation>

<operation id="126" st_id="3" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="3">
<![CDATA[
:34  %tmp_4 = call i16 @_ssdm_op_Mux.ap_auto.8i16.i3(i16 %src_0_load_1, i16 %src_1_load_1, i16 %src_2_load_1, i16 %src_3_load_1, i16 %src_4_load_1, i16 %src_5_load_1, i16 %src_6_load_1, i16 %src_7_load_1, i3 %tmp_13)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="127" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="15" op_0_bw="3">
<![CDATA[
:52  %dct_coeff_table_11_l = load i15* %dct_coeff_table_11_a, align 2

]]></Node>
<StgValue><ssdm name="dct_coeff_table_11_l"/></StgValue>
</operation>

<operation id="128" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="16" op_0_bw="3">
<![CDATA[
:54  %src_0_load_3 = load i16* %src_0_addr_3, align 2

]]></Node>
<StgValue><ssdm name="src_0_load_3"/></StgValue>
</operation>

<operation id="129" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="16" op_0_bw="3">
<![CDATA[
:55  %src_1_load_3 = load i16* %src_1_addr_3, align 2

]]></Node>
<StgValue><ssdm name="src_1_load_3"/></StgValue>
</operation>

<operation id="130" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="16" op_0_bw="3">
<![CDATA[
:56  %src_2_load_3 = load i16* %src_2_addr_3, align 2

]]></Node>
<StgValue><ssdm name="src_2_load_3"/></StgValue>
</operation>

<operation id="131" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="16" op_0_bw="3">
<![CDATA[
:57  %src_3_load_3 = load i16* %src_3_addr_3, align 2

]]></Node>
<StgValue><ssdm name="src_3_load_3"/></StgValue>
</operation>

<operation id="132" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="16" op_0_bw="3">
<![CDATA[
:58  %src_4_load_3 = load i16* %src_4_addr_3, align 2

]]></Node>
<StgValue><ssdm name="src_4_load_3"/></StgValue>
</operation>

<operation id="133" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="16" op_0_bw="3">
<![CDATA[
:59  %src_5_load_3 = load i16* %src_5_addr_3, align 2

]]></Node>
<StgValue><ssdm name="src_5_load_3"/></StgValue>
</operation>

<operation id="134" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="16" op_0_bw="3">
<![CDATA[
:60  %src_6_load_3 = load i16* %src_6_addr_3, align 2

]]></Node>
<StgValue><ssdm name="src_6_load_3"/></StgValue>
</operation>

<operation id="135" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="16" op_0_bw="3">
<![CDATA[
:61  %src_7_load_3 = load i16* %src_7_addr_3, align 2

]]></Node>
<StgValue><ssdm name="src_7_load_3"/></StgValue>
</operation>

<operation id="136" st_id="3" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="3">
<![CDATA[
:62  %tmp_7 = call i16 @_ssdm_op_Mux.ap_auto.8i16.i3(i16 %src_0_load_3, i16 %src_1_load_3, i16 %src_2_load_3, i16 %src_3_load_3, i16 %src_4_load_3, i16 %src_5_load_3, i16 %src_6_load_3, i16 %src_7_load_3, i3 %tmp_13)

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="137" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="3" op_0_bw="15" op_1_bw="32" op_2_bw="32">
<![CDATA[
:79  %dct_coeff_table_9_ad = getelementptr [8 x i15]* @dct_coeff_table_9, i32 0, i32 %k_cast1

]]></Node>
<StgValue><ssdm name="dct_coeff_table_9_ad"/></StgValue>
</operation>

<operation id="138" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="15" op_0_bw="3">
<![CDATA[
:80  %dct_coeff_table_9_lo = load i15* %dct_coeff_table_9_ad, align 2

]]></Node>
<StgValue><ssdm name="dct_coeff_table_9_lo"/></StgValue>
</operation>

<operation id="139" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="16" op_0_bw="3">
<![CDATA[
:82  %src_0_load_5 = load i16* %src_0_addr_5, align 2

]]></Node>
<StgValue><ssdm name="src_0_load_5"/></StgValue>
</operation>

<operation id="140" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="16" op_0_bw="3">
<![CDATA[
:83  %src_1_load_5 = load i16* %src_1_addr_5, align 2

]]></Node>
<StgValue><ssdm name="src_1_load_5"/></StgValue>
</operation>

<operation id="141" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="16" op_0_bw="3">
<![CDATA[
:84  %src_2_load_5 = load i16* %src_2_addr_5, align 2

]]></Node>
<StgValue><ssdm name="src_2_load_5"/></StgValue>
</operation>

<operation id="142" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="16" op_0_bw="3">
<![CDATA[
:85  %src_3_load_5 = load i16* %src_3_addr_5, align 2

]]></Node>
<StgValue><ssdm name="src_3_load_5"/></StgValue>
</operation>

<operation id="143" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="16" op_0_bw="3">
<![CDATA[
:86  %src_4_load_5 = load i16* %src_4_addr_5, align 2

]]></Node>
<StgValue><ssdm name="src_4_load_5"/></StgValue>
</operation>

<operation id="144" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="16" op_0_bw="3">
<![CDATA[
:87  %src_5_load_5 = load i16* %src_5_addr_5, align 2

]]></Node>
<StgValue><ssdm name="src_5_load_5"/></StgValue>
</operation>

<operation id="145" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="16" op_0_bw="3">
<![CDATA[
:88  %src_6_load_5 = load i16* %src_6_addr_5, align 2

]]></Node>
<StgValue><ssdm name="src_6_load_5"/></StgValue>
</operation>

<operation id="146" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="16" op_0_bw="3">
<![CDATA[
:89  %src_7_load_5 = load i16* %src_7_addr_5, align 2

]]></Node>
<StgValue><ssdm name="src_7_load_5"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="147" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="14" op_0_bw="3">
<![CDATA[
:10  %dct_coeff_table_14_l = load i14* %dct_coeff_table_14_a, align 2

]]></Node>
<StgValue><ssdm name="dct_coeff_table_14_l"/></StgValue>
</operation>

<operation id="148" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="16" op_0_bw="3">
<![CDATA[
:12  %src_0_load = load i16* %src_0_addr, align 2

]]></Node>
<StgValue><ssdm name="src_0_load"/></StgValue>
</operation>

<operation id="149" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="16" op_0_bw="3">
<![CDATA[
:13  %src_1_load = load i16* %src_1_addr, align 2

]]></Node>
<StgValue><ssdm name="src_1_load"/></StgValue>
</operation>

<operation id="150" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="16" op_0_bw="3">
<![CDATA[
:14  %src_2_load = load i16* %src_2_addr, align 2

]]></Node>
<StgValue><ssdm name="src_2_load"/></StgValue>
</operation>

<operation id="151" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="16" op_0_bw="3">
<![CDATA[
:15  %src_3_load = load i16* %src_3_addr, align 2

]]></Node>
<StgValue><ssdm name="src_3_load"/></StgValue>
</operation>

<operation id="152" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="16" op_0_bw="3">
<![CDATA[
:16  %src_4_load = load i16* %src_4_addr, align 2

]]></Node>
<StgValue><ssdm name="src_4_load"/></StgValue>
</operation>

<operation id="153" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="16" op_0_bw="3">
<![CDATA[
:17  %src_5_load = load i16* %src_5_addr, align 2

]]></Node>
<StgValue><ssdm name="src_5_load"/></StgValue>
</operation>

<operation id="154" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="16" op_0_bw="3">
<![CDATA[
:18  %src_6_load = load i16* %src_6_addr, align 2

]]></Node>
<StgValue><ssdm name="src_6_load"/></StgValue>
</operation>

<operation id="155" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="16" op_0_bw="3">
<![CDATA[
:19  %src_7_load = load i16* %src_7_addr, align 2

]]></Node>
<StgValue><ssdm name="src_7_load"/></StgValue>
</operation>

<operation id="156" st_id="4" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="3">
<![CDATA[
:20  %tmp_2 = call i16 @_ssdm_op_Mux.ap_auto.8i16.i3(i16 %src_0_load, i16 %src_1_load, i16 %src_2_load, i16 %src_3_load, i16 %src_4_load, i16 %src_5_load, i16 %src_6_load, i16 %src_7_load, i3 %tmp_13)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="157" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="29" op_0_bw="15">
<![CDATA[
:25  %coeff_1_cast = sext i15 %dct_coeff_table_13_l to i29

]]></Node>
<StgValue><ssdm name="coeff_1_cast"/></StgValue>
</operation>

<operation id="158" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="29" op_0_bw="16">
<![CDATA[
:35  %tmp_2_1_cast = sext i16 %tmp_4 to i29

]]></Node>
<StgValue><ssdm name="tmp_2_1_cast"/></StgValue>
</operation>

<operation id="159" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:36  %tmp_3_1 = mul i29 %coeff_1_cast, %tmp_2_1_cast

]]></Node>
<StgValue><ssdm name="tmp_3_1"/></StgValue>
</operation>

<operation id="160" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="3" op_0_bw="15" op_1_bw="32" op_2_bw="32">
<![CDATA[
:37  %dct_coeff_table_12_a = getelementptr [8 x i15]* @dct_coeff_table_12, i32 0, i32 %k_cast1

]]></Node>
<StgValue><ssdm name="dct_coeff_table_12_a"/></StgValue>
</operation>

<operation id="161" st_id="4" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="15" op_0_bw="3">
<![CDATA[
:38  %dct_coeff_table_12_l = load i15* %dct_coeff_table_12_a, align 2

]]></Node>
<StgValue><ssdm name="dct_coeff_table_12_l"/></StgValue>
</operation>

<operation id="162" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="16" op_0_bw="3">
<![CDATA[
:40  %src_0_load_2 = load i16* %src_0_addr_2, align 2

]]></Node>
<StgValue><ssdm name="src_0_load_2"/></StgValue>
</operation>

<operation id="163" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="16" op_0_bw="3">
<![CDATA[
:41  %src_1_load_2 = load i16* %src_1_addr_2, align 2

]]></Node>
<StgValue><ssdm name="src_1_load_2"/></StgValue>
</operation>

<operation id="164" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="16" op_0_bw="3">
<![CDATA[
:42  %src_2_load_2 = load i16* %src_2_addr_2, align 2

]]></Node>
<StgValue><ssdm name="src_2_load_2"/></StgValue>
</operation>

<operation id="165" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="16" op_0_bw="3">
<![CDATA[
:43  %src_3_load_2 = load i16* %src_3_addr_2, align 2

]]></Node>
<StgValue><ssdm name="src_3_load_2"/></StgValue>
</operation>

<operation id="166" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="16" op_0_bw="3">
<![CDATA[
:44  %src_4_load_2 = load i16* %src_4_addr_2, align 2

]]></Node>
<StgValue><ssdm name="src_4_load_2"/></StgValue>
</operation>

<operation id="167" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="16" op_0_bw="3">
<![CDATA[
:45  %src_5_load_2 = load i16* %src_5_addr_2, align 2

]]></Node>
<StgValue><ssdm name="src_5_load_2"/></StgValue>
</operation>

<operation id="168" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="16" op_0_bw="3">
<![CDATA[
:46  %src_6_load_2 = load i16* %src_6_addr_2, align 2

]]></Node>
<StgValue><ssdm name="src_6_load_2"/></StgValue>
</operation>

<operation id="169" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="16" op_0_bw="3">
<![CDATA[
:47  %src_7_load_2 = load i16* %src_7_addr_2, align 2

]]></Node>
<StgValue><ssdm name="src_7_load_2"/></StgValue>
</operation>

<operation id="170" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="29" op_0_bw="15">
<![CDATA[
:53  %coeff_3_cast = sext i15 %dct_coeff_table_11_l to i29

]]></Node>
<StgValue><ssdm name="coeff_3_cast"/></StgValue>
</operation>

<operation id="171" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="29" op_0_bw="16">
<![CDATA[
:63  %tmp_2_3_cast = sext i16 %tmp_7 to i29

]]></Node>
<StgValue><ssdm name="tmp_2_3_cast"/></StgValue>
</operation>

<operation id="172" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:64  %tmp_3_3 = mul i29 %coeff_3_cast, %tmp_2_3_cast

]]></Node>
<StgValue><ssdm name="tmp_3_3"/></StgValue>
</operation>

<operation id="173" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="3" op_0_bw="15" op_1_bw="32" op_2_bw="32">
<![CDATA[
:65  %dct_coeff_table_10_a = getelementptr [8 x i15]* @dct_coeff_table_10, i32 0, i32 %k_cast1

]]></Node>
<StgValue><ssdm name="dct_coeff_table_10_a"/></StgValue>
</operation>

<operation id="174" st_id="4" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="15" op_0_bw="3">
<![CDATA[
:66  %dct_coeff_table_10_l = load i15* %dct_coeff_table_10_a, align 2

]]></Node>
<StgValue><ssdm name="dct_coeff_table_10_l"/></StgValue>
</operation>

<operation id="175" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="16" op_0_bw="3">
<![CDATA[
:68  %src_0_load_4 = load i16* %src_0_addr_4, align 2

]]></Node>
<StgValue><ssdm name="src_0_load_4"/></StgValue>
</operation>

<operation id="176" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="16" op_0_bw="3">
<![CDATA[
:69  %src_1_load_4 = load i16* %src_1_addr_4, align 2

]]></Node>
<StgValue><ssdm name="src_1_load_4"/></StgValue>
</operation>

<operation id="177" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="16" op_0_bw="3">
<![CDATA[
:70  %src_2_load_4 = load i16* %src_2_addr_4, align 2

]]></Node>
<StgValue><ssdm name="src_2_load_4"/></StgValue>
</operation>

<operation id="178" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="16" op_0_bw="3">
<![CDATA[
:71  %src_3_load_4 = load i16* %src_3_addr_4, align 2

]]></Node>
<StgValue><ssdm name="src_3_load_4"/></StgValue>
</operation>

<operation id="179" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="16" op_0_bw="3">
<![CDATA[
:72  %src_4_load_4 = load i16* %src_4_addr_4, align 2

]]></Node>
<StgValue><ssdm name="src_4_load_4"/></StgValue>
</operation>

<operation id="180" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="16" op_0_bw="3">
<![CDATA[
:73  %src_5_load_4 = load i16* %src_5_addr_4, align 2

]]></Node>
<StgValue><ssdm name="src_5_load_4"/></StgValue>
</operation>

<operation id="181" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="16" op_0_bw="3">
<![CDATA[
:74  %src_6_load_4 = load i16* %src_6_addr_4, align 2

]]></Node>
<StgValue><ssdm name="src_6_load_4"/></StgValue>
</operation>

<operation id="182" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="16" op_0_bw="3">
<![CDATA[
:75  %src_7_load_4 = load i16* %src_7_addr_4, align 2

]]></Node>
<StgValue><ssdm name="src_7_load_4"/></StgValue>
</operation>

<operation id="183" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="15" op_0_bw="3">
<![CDATA[
:80  %dct_coeff_table_9_lo = load i15* %dct_coeff_table_9_ad, align 2

]]></Node>
<StgValue><ssdm name="dct_coeff_table_9_lo"/></StgValue>
</operation>

<operation id="184" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="16" op_0_bw="3">
<![CDATA[
:82  %src_0_load_5 = load i16* %src_0_addr_5, align 2

]]></Node>
<StgValue><ssdm name="src_0_load_5"/></StgValue>
</operation>

<operation id="185" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="16" op_0_bw="3">
<![CDATA[
:83  %src_1_load_5 = load i16* %src_1_addr_5, align 2

]]></Node>
<StgValue><ssdm name="src_1_load_5"/></StgValue>
</operation>

<operation id="186" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="16" op_0_bw="3">
<![CDATA[
:84  %src_2_load_5 = load i16* %src_2_addr_5, align 2

]]></Node>
<StgValue><ssdm name="src_2_load_5"/></StgValue>
</operation>

<operation id="187" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="16" op_0_bw="3">
<![CDATA[
:85  %src_3_load_5 = load i16* %src_3_addr_5, align 2

]]></Node>
<StgValue><ssdm name="src_3_load_5"/></StgValue>
</operation>

<operation id="188" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="16" op_0_bw="3">
<![CDATA[
:86  %src_4_load_5 = load i16* %src_4_addr_5, align 2

]]></Node>
<StgValue><ssdm name="src_4_load_5"/></StgValue>
</operation>

<operation id="189" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="16" op_0_bw="3">
<![CDATA[
:87  %src_5_load_5 = load i16* %src_5_addr_5, align 2

]]></Node>
<StgValue><ssdm name="src_5_load_5"/></StgValue>
</operation>

<operation id="190" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="16" op_0_bw="3">
<![CDATA[
:88  %src_6_load_5 = load i16* %src_6_addr_5, align 2

]]></Node>
<StgValue><ssdm name="src_6_load_5"/></StgValue>
</operation>

<operation id="191" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="16" op_0_bw="3">
<![CDATA[
:89  %src_7_load_5 = load i16* %src_7_addr_5, align 2

]]></Node>
<StgValue><ssdm name="src_7_load_5"/></StgValue>
</operation>

<operation id="192" st_id="4" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="3">
<![CDATA[
:90  %tmp_s = call i16 @_ssdm_op_Mux.ap_auto.8i16.i3(i16 %src_0_load_5, i16 %src_1_load_5, i16 %src_2_load_5, i16 %src_3_load_5, i16 %src_4_load_5, i16 %src_5_load_5, i16 %src_6_load_5, i16 %src_7_load_5, i3 %tmp_13)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="193" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="3" op_0_bw="15" op_1_bw="32" op_2_bw="32">
<![CDATA[
:93  %dct_coeff_table_8_ad = getelementptr [8 x i15]* @dct_coeff_table_8, i32 0, i32 %k_cast1

]]></Node>
<StgValue><ssdm name="dct_coeff_table_8_ad"/></StgValue>
</operation>

<operation id="194" st_id="4" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="15" op_0_bw="3">
<![CDATA[
:94  %dct_coeff_table_8_lo = load i15* %dct_coeff_table_8_ad, align 2

]]></Node>
<StgValue><ssdm name="dct_coeff_table_8_lo"/></StgValue>
</operation>

<operation id="195" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="3" op_0_bw="15" op_1_bw="32" op_2_bw="32">
<![CDATA[
:107  %dct_coeff_table_addr = getelementptr [8 x i15]* @dct_coeff_table, i32 0, i32 %k_cast1

]]></Node>
<StgValue><ssdm name="dct_coeff_table_addr"/></StgValue>
</operation>

<operation id="196" st_id="4" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="15" op_0_bw="3">
<![CDATA[
:108  %dct_coeff_table_load = load i15* %dct_coeff_table_addr, align 2

]]></Node>
<StgValue><ssdm name="dct_coeff_table_load"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="197" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="29" op_0_bw="14">
<![CDATA[
:11  %coeff_cast = zext i14 %dct_coeff_table_14_l to i29

]]></Node>
<StgValue><ssdm name="coeff_cast"/></StgValue>
</operation>

<operation id="198" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="29" op_0_bw="16">
<![CDATA[
:21  %tmp_2_cast = sext i16 %tmp_2 to i29

]]></Node>
<StgValue><ssdm name="tmp_2_cast"/></StgValue>
</operation>

<operation id="199" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:22  %tmp_3 = mul i29 %coeff_cast, %tmp_2_cast

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="200" st_id="5" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="15" op_0_bw="3">
<![CDATA[
:38  %dct_coeff_table_12_l = load i15* %dct_coeff_table_12_a, align 2

]]></Node>
<StgValue><ssdm name="dct_coeff_table_12_l"/></StgValue>
</operation>

<operation id="201" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="16" op_0_bw="3">
<![CDATA[
:40  %src_0_load_2 = load i16* %src_0_addr_2, align 2

]]></Node>
<StgValue><ssdm name="src_0_load_2"/></StgValue>
</operation>

<operation id="202" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="16" op_0_bw="3">
<![CDATA[
:41  %src_1_load_2 = load i16* %src_1_addr_2, align 2

]]></Node>
<StgValue><ssdm name="src_1_load_2"/></StgValue>
</operation>

<operation id="203" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="16" op_0_bw="3">
<![CDATA[
:42  %src_2_load_2 = load i16* %src_2_addr_2, align 2

]]></Node>
<StgValue><ssdm name="src_2_load_2"/></StgValue>
</operation>

<operation id="204" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="16" op_0_bw="3">
<![CDATA[
:43  %src_3_load_2 = load i16* %src_3_addr_2, align 2

]]></Node>
<StgValue><ssdm name="src_3_load_2"/></StgValue>
</operation>

<operation id="205" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="16" op_0_bw="3">
<![CDATA[
:44  %src_4_load_2 = load i16* %src_4_addr_2, align 2

]]></Node>
<StgValue><ssdm name="src_4_load_2"/></StgValue>
</operation>

<operation id="206" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="16" op_0_bw="3">
<![CDATA[
:45  %src_5_load_2 = load i16* %src_5_addr_2, align 2

]]></Node>
<StgValue><ssdm name="src_5_load_2"/></StgValue>
</operation>

<operation id="207" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="16" op_0_bw="3">
<![CDATA[
:46  %src_6_load_2 = load i16* %src_6_addr_2, align 2

]]></Node>
<StgValue><ssdm name="src_6_load_2"/></StgValue>
</operation>

<operation id="208" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="16" op_0_bw="3">
<![CDATA[
:47  %src_7_load_2 = load i16* %src_7_addr_2, align 2

]]></Node>
<StgValue><ssdm name="src_7_load_2"/></StgValue>
</operation>

<operation id="209" st_id="5" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="3">
<![CDATA[
:48  %tmp_6 = call i16 @_ssdm_op_Mux.ap_auto.8i16.i3(i16 %src_0_load_2, i16 %src_1_load_2, i16 %src_2_load_2, i16 %src_3_load_2, i16 %src_4_load_2, i16 %src_5_load_2, i16 %src_6_load_2, i16 %src_7_load_2, i3 %tmp_13)

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="210" st_id="5" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="15" op_0_bw="3">
<![CDATA[
:66  %dct_coeff_table_10_l = load i15* %dct_coeff_table_10_a, align 2

]]></Node>
<StgValue><ssdm name="dct_coeff_table_10_l"/></StgValue>
</operation>

<operation id="211" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="16" op_0_bw="3">
<![CDATA[
:68  %src_0_load_4 = load i16* %src_0_addr_4, align 2

]]></Node>
<StgValue><ssdm name="src_0_load_4"/></StgValue>
</operation>

<operation id="212" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="16" op_0_bw="3">
<![CDATA[
:69  %src_1_load_4 = load i16* %src_1_addr_4, align 2

]]></Node>
<StgValue><ssdm name="src_1_load_4"/></StgValue>
</operation>

<operation id="213" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="16" op_0_bw="3">
<![CDATA[
:70  %src_2_load_4 = load i16* %src_2_addr_4, align 2

]]></Node>
<StgValue><ssdm name="src_2_load_4"/></StgValue>
</operation>

<operation id="214" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="16" op_0_bw="3">
<![CDATA[
:71  %src_3_load_4 = load i16* %src_3_addr_4, align 2

]]></Node>
<StgValue><ssdm name="src_3_load_4"/></StgValue>
</operation>

<operation id="215" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="16" op_0_bw="3">
<![CDATA[
:72  %src_4_load_4 = load i16* %src_4_addr_4, align 2

]]></Node>
<StgValue><ssdm name="src_4_load_4"/></StgValue>
</operation>

<operation id="216" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="16" op_0_bw="3">
<![CDATA[
:73  %src_5_load_4 = load i16* %src_5_addr_4, align 2

]]></Node>
<StgValue><ssdm name="src_5_load_4"/></StgValue>
</operation>

<operation id="217" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="16" op_0_bw="3">
<![CDATA[
:74  %src_6_load_4 = load i16* %src_6_addr_4, align 2

]]></Node>
<StgValue><ssdm name="src_6_load_4"/></StgValue>
</operation>

<operation id="218" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="16" op_0_bw="3">
<![CDATA[
:75  %src_7_load_4 = load i16* %src_7_addr_4, align 2

]]></Node>
<StgValue><ssdm name="src_7_load_4"/></StgValue>
</operation>

<operation id="219" st_id="5" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="3">
<![CDATA[
:76  %tmp_8 = call i16 @_ssdm_op_Mux.ap_auto.8i16.i3(i16 %src_0_load_4, i16 %src_1_load_4, i16 %src_2_load_4, i16 %src_3_load_4, i16 %src_4_load_4, i16 %src_5_load_4, i16 %src_6_load_4, i16 %src_7_load_4, i3 %tmp_13)

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="220" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="29" op_0_bw="15">
<![CDATA[
:81  %coeff_5_cast = sext i15 %dct_coeff_table_9_lo to i29

]]></Node>
<StgValue><ssdm name="coeff_5_cast"/></StgValue>
</operation>

<operation id="221" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="29" op_0_bw="16">
<![CDATA[
:91  %tmp_2_5_cast = sext i16 %tmp_s to i29

]]></Node>
<StgValue><ssdm name="tmp_2_5_cast"/></StgValue>
</operation>

<operation id="222" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:92  %tmp_3_5 = mul i29 %coeff_5_cast, %tmp_2_5_cast

]]></Node>
<StgValue><ssdm name="tmp_3_5"/></StgValue>
</operation>

<operation id="223" st_id="5" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="15" op_0_bw="3">
<![CDATA[
:94  %dct_coeff_table_8_lo = load i15* %dct_coeff_table_8_ad, align 2

]]></Node>
<StgValue><ssdm name="dct_coeff_table_8_lo"/></StgValue>
</operation>

<operation id="224" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="16" op_0_bw="3">
<![CDATA[
:96  %src_0_load_6 = load i16* %src_0_addr_6, align 2

]]></Node>
<StgValue><ssdm name="src_0_load_6"/></StgValue>
</operation>

<operation id="225" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="16" op_0_bw="3">
<![CDATA[
:97  %src_1_load_6 = load i16* %src_1_addr_6, align 2

]]></Node>
<StgValue><ssdm name="src_1_load_6"/></StgValue>
</operation>

<operation id="226" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="16" op_0_bw="3">
<![CDATA[
:98  %src_2_load_6 = load i16* %src_2_addr_6, align 2

]]></Node>
<StgValue><ssdm name="src_2_load_6"/></StgValue>
</operation>

<operation id="227" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="16" op_0_bw="3">
<![CDATA[
:99  %src_3_load_6 = load i16* %src_3_addr_6, align 2

]]></Node>
<StgValue><ssdm name="src_3_load_6"/></StgValue>
</operation>

<operation id="228" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="16" op_0_bw="3">
<![CDATA[
:100  %src_4_load_6 = load i16* %src_4_addr_6, align 2

]]></Node>
<StgValue><ssdm name="src_4_load_6"/></StgValue>
</operation>

<operation id="229" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="16" op_0_bw="3">
<![CDATA[
:101  %src_5_load_6 = load i16* %src_5_addr_6, align 2

]]></Node>
<StgValue><ssdm name="src_5_load_6"/></StgValue>
</operation>

<operation id="230" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="16" op_0_bw="3">
<![CDATA[
:102  %src_6_load_6 = load i16* %src_6_addr_6, align 2

]]></Node>
<StgValue><ssdm name="src_6_load_6"/></StgValue>
</operation>

<operation id="231" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="16" op_0_bw="3">
<![CDATA[
:103  %src_7_load_6 = load i16* %src_7_addr_6, align 2

]]></Node>
<StgValue><ssdm name="src_7_load_6"/></StgValue>
</operation>

<operation id="232" st_id="5" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="15" op_0_bw="3">
<![CDATA[
:108  %dct_coeff_table_load = load i15* %dct_coeff_table_addr, align 2

]]></Node>
<StgValue><ssdm name="dct_coeff_table_load"/></StgValue>
</operation>

<operation id="233" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="16" op_0_bw="3">
<![CDATA[
:110  %src_0_load_7 = load i16* %src_0_addr_7, align 2

]]></Node>
<StgValue><ssdm name="src_0_load_7"/></StgValue>
</operation>

<operation id="234" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="16" op_0_bw="3">
<![CDATA[
:111  %src_1_load_7 = load i16* %src_1_addr_7, align 2

]]></Node>
<StgValue><ssdm name="src_1_load_7"/></StgValue>
</operation>

<operation id="235" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="16" op_0_bw="3">
<![CDATA[
:112  %src_2_load_7 = load i16* %src_2_addr_7, align 2

]]></Node>
<StgValue><ssdm name="src_2_load_7"/></StgValue>
</operation>

<operation id="236" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="16" op_0_bw="3">
<![CDATA[
:113  %src_3_load_7 = load i16* %src_3_addr_7, align 2

]]></Node>
<StgValue><ssdm name="src_3_load_7"/></StgValue>
</operation>

<operation id="237" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="16" op_0_bw="3">
<![CDATA[
:114  %src_4_load_7 = load i16* %src_4_addr_7, align 2

]]></Node>
<StgValue><ssdm name="src_4_load_7"/></StgValue>
</operation>

<operation id="238" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="16" op_0_bw="3">
<![CDATA[
:115  %src_5_load_7 = load i16* %src_5_addr_7, align 2

]]></Node>
<StgValue><ssdm name="src_5_load_7"/></StgValue>
</operation>

<operation id="239" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="16" op_0_bw="3">
<![CDATA[
:116  %src_6_load_7 = load i16* %src_6_addr_7, align 2

]]></Node>
<StgValue><ssdm name="src_6_load_7"/></StgValue>
</operation>

<operation id="240" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="16" op_0_bw="3">
<![CDATA[
:117  %src_7_load_7 = load i16* %src_7_addr_7, align 2

]]></Node>
<StgValue><ssdm name="src_7_load_7"/></StgValue>
</operation>

<operation id="241" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:121  %tmp2 = add i29 %tmp_3_1, %tmp_3

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="242" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="29" op_0_bw="15">
<![CDATA[
:39  %coeff_2_cast = sext i15 %dct_coeff_table_12_l to i29

]]></Node>
<StgValue><ssdm name="coeff_2_cast"/></StgValue>
</operation>

<operation id="243" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="29" op_0_bw="16">
<![CDATA[
:49  %tmp_2_2_cast = sext i16 %tmp_6 to i29

]]></Node>
<StgValue><ssdm name="tmp_2_2_cast"/></StgValue>
</operation>

<operation id="244" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:50  %tmp_3_2 = mul i29 %coeff_2_cast, %tmp_2_2_cast

]]></Node>
<StgValue><ssdm name="tmp_3_2"/></StgValue>
</operation>

<operation id="245" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="29" op_0_bw="15">
<![CDATA[
:67  %coeff_4_cast = sext i15 %dct_coeff_table_10_l to i29

]]></Node>
<StgValue><ssdm name="coeff_4_cast"/></StgValue>
</operation>

<operation id="246" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="29" op_0_bw="16">
<![CDATA[
:77  %tmp_2_4_cast = sext i16 %tmp_8 to i29

]]></Node>
<StgValue><ssdm name="tmp_2_4_cast"/></StgValue>
</operation>

<operation id="247" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:78  %tmp_3_4 = mul i29 %coeff_4_cast, %tmp_2_4_cast

]]></Node>
<StgValue><ssdm name="tmp_3_4"/></StgValue>
</operation>

<operation id="248" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="16" op_0_bw="3">
<![CDATA[
:96  %src_0_load_6 = load i16* %src_0_addr_6, align 2

]]></Node>
<StgValue><ssdm name="src_0_load_6"/></StgValue>
</operation>

<operation id="249" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="16" op_0_bw="3">
<![CDATA[
:97  %src_1_load_6 = load i16* %src_1_addr_6, align 2

]]></Node>
<StgValue><ssdm name="src_1_load_6"/></StgValue>
</operation>

<operation id="250" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="16" op_0_bw="3">
<![CDATA[
:98  %src_2_load_6 = load i16* %src_2_addr_6, align 2

]]></Node>
<StgValue><ssdm name="src_2_load_6"/></StgValue>
</operation>

<operation id="251" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="16" op_0_bw="3">
<![CDATA[
:99  %src_3_load_6 = load i16* %src_3_addr_6, align 2

]]></Node>
<StgValue><ssdm name="src_3_load_6"/></StgValue>
</operation>

<operation id="252" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="16" op_0_bw="3">
<![CDATA[
:100  %src_4_load_6 = load i16* %src_4_addr_6, align 2

]]></Node>
<StgValue><ssdm name="src_4_load_6"/></StgValue>
</operation>

<operation id="253" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="16" op_0_bw="3">
<![CDATA[
:101  %src_5_load_6 = load i16* %src_5_addr_6, align 2

]]></Node>
<StgValue><ssdm name="src_5_load_6"/></StgValue>
</operation>

<operation id="254" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="16" op_0_bw="3">
<![CDATA[
:102  %src_6_load_6 = load i16* %src_6_addr_6, align 2

]]></Node>
<StgValue><ssdm name="src_6_load_6"/></StgValue>
</operation>

<operation id="255" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="16" op_0_bw="3">
<![CDATA[
:103  %src_7_load_6 = load i16* %src_7_addr_6, align 2

]]></Node>
<StgValue><ssdm name="src_7_load_6"/></StgValue>
</operation>

<operation id="256" st_id="6" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="3">
<![CDATA[
:104  %tmp_10 = call i16 @_ssdm_op_Mux.ap_auto.8i16.i3(i16 %src_0_load_6, i16 %src_1_load_6, i16 %src_2_load_6, i16 %src_3_load_6, i16 %src_4_load_6, i16 %src_5_load_6, i16 %src_6_load_6, i16 %src_7_load_6, i3 %tmp_13)

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="257" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="16" op_0_bw="3">
<![CDATA[
:110  %src_0_load_7 = load i16* %src_0_addr_7, align 2

]]></Node>
<StgValue><ssdm name="src_0_load_7"/></StgValue>
</operation>

<operation id="258" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="16" op_0_bw="3">
<![CDATA[
:111  %src_1_load_7 = load i16* %src_1_addr_7, align 2

]]></Node>
<StgValue><ssdm name="src_1_load_7"/></StgValue>
</operation>

<operation id="259" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="16" op_0_bw="3">
<![CDATA[
:112  %src_2_load_7 = load i16* %src_2_addr_7, align 2

]]></Node>
<StgValue><ssdm name="src_2_load_7"/></StgValue>
</operation>

<operation id="260" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="16" op_0_bw="3">
<![CDATA[
:113  %src_3_load_7 = load i16* %src_3_addr_7, align 2

]]></Node>
<StgValue><ssdm name="src_3_load_7"/></StgValue>
</operation>

<operation id="261" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="16" op_0_bw="3">
<![CDATA[
:114  %src_4_load_7 = load i16* %src_4_addr_7, align 2

]]></Node>
<StgValue><ssdm name="src_4_load_7"/></StgValue>
</operation>

<operation id="262" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="16" op_0_bw="3">
<![CDATA[
:115  %src_5_load_7 = load i16* %src_5_addr_7, align 2

]]></Node>
<StgValue><ssdm name="src_5_load_7"/></StgValue>
</operation>

<operation id="263" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="16" op_0_bw="3">
<![CDATA[
:116  %src_6_load_7 = load i16* %src_6_addr_7, align 2

]]></Node>
<StgValue><ssdm name="src_6_load_7"/></StgValue>
</operation>

<operation id="264" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="16" op_0_bw="3">
<![CDATA[
:117  %src_7_load_7 = load i16* %src_7_addr_7, align 2

]]></Node>
<StgValue><ssdm name="src_7_load_7"/></StgValue>
</operation>

<operation id="265" st_id="6" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="3">
<![CDATA[
:118  %tmp_11 = call i16 @_ssdm_op_Mux.ap_auto.8i16.i3(i16 %src_0_load_7, i16 %src_1_load_7, i16 %src_2_load_7, i16 %src_3_load_7, i16 %src_4_load_7, i16 %src_5_load_7, i16 %src_6_load_7, i16 %src_7_load_7, i3 %tmp_13)

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="266" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:122  %tmp3 = add i29 %tmp_3_3, %tmp_3_2

]]></Node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>

<operation id="267" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:123  %tmp1 = add i29 %tmp2, %tmp3

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="268" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:124  %tmp5 = add i29 %tmp_3_5, %tmp_3_4

]]></Node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="269" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="29" op_0_bw="15">
<![CDATA[
:95  %coeff_6_cast = sext i15 %dct_coeff_table_8_lo to i29

]]></Node>
<StgValue><ssdm name="coeff_6_cast"/></StgValue>
</operation>

<operation id="270" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="29" op_0_bw="16">
<![CDATA[
:105  %tmp_2_6_cast = sext i16 %tmp_10 to i29

]]></Node>
<StgValue><ssdm name="tmp_2_6_cast"/></StgValue>
</operation>

<operation id="271" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:106  %tmp_3_6 = mul i29 %coeff_6_cast, %tmp_2_6_cast

]]></Node>
<StgValue><ssdm name="tmp_3_6"/></StgValue>
</operation>

<operation id="272" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="29" op_0_bw="15">
<![CDATA[
:109  %coeff_7_cast = sext i15 %dct_coeff_table_load to i29

]]></Node>
<StgValue><ssdm name="coeff_7_cast"/></StgValue>
</operation>

<operation id="273" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="29" op_0_bw="16">
<![CDATA[
:119  %tmp_2_7_cast = sext i16 %tmp_11 to i29

]]></Node>
<StgValue><ssdm name="tmp_2_7_cast"/></StgValue>
</operation>

<operation id="274" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:120  %tmp_3_7 = mul i29 %coeff_7_cast, %tmp_2_7_cast

]]></Node>
<StgValue><ssdm name="tmp_3_7"/></StgValue>
</operation>

<operation id="275" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:125  %tmp7 = add i29 %tmp_3_7, 4096

]]></Node>
<StgValue><ssdm name="tmp7"/></StgValue>
</operation>

<operation id="276" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:126  %tmp6 = add i29 %tmp_3_6, %tmp7

]]></Node>
<StgValue><ssdm name="tmp6"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="277" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="8">
<![CDATA[
:3  %tmp_15_cast = zext i8 %tmp_14 to i32

]]></Node>
<StgValue><ssdm name="tmp_15_cast"/></StgValue>
</operation>

<operation id="278" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="6" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:4  %dst_addr = getelementptr [64 x i16]* %dst, i32 0, i32 %tmp_15_cast

]]></Node>
<StgValue><ssdm name="dst_addr"/></StgValue>
</operation>

<operation id="279" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:5  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="280" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:6  call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="281" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:7  %tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="282" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:8  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="283" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:127  %tmp4 = add i29 %tmp5, %tmp6

]]></Node>
<StgValue><ssdm name="tmp4"/></StgValue>
</operation>

<operation id="284" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:128  %tmp_9 = add i29 %tmp1, %tmp4

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="285" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="16" op_0_bw="16" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
:129  %tmp_1 = call i16 @_ssdm_op_PartSelect.i16.i29.i32.i32(i29 %tmp_9, i32 13, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="286" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
:130  store i16 %tmp_1, i16* %dst_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="287" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:131  %empty_7 = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str, i32 %tmp_5) nounwind

]]></Node>
<StgValue><ssdm name="empty_7"/></StgValue>
</operation>

<operation id="288" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="0" op_0_bw="0">
<![CDATA[
:132  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="289" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
