// Seed: 4202651161
module module_0 (
    id_1,
    id_2
);
  input id_2;
  input id_1;
  logic id_2;
  type_7(
      1, 1, 1, id_3, id_4, {1'd0, 1}, 1
  );
  assign id_2 = id_3;
  assign id_2 = 1 - 1;
  logic id_5 = id_3;
endmodule
