// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.


// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

//
// This file contains Slow Corner delays for the design using part EP4CE115F29C7,
// with speed grade 7, core voltage 1.2VmV, and temperature 85 Celsius
//

// 
// This SDF file should be used for ModelSim-Altera (Verilog) only
// 

(DELAYFILE
  (SDFVERSION "2.1")
  (DESIGN "processador")
  (DATE "12/13/2023 18:27:36")
  (VENDOR "Altera")
  (PROGRAM "Quartus Prime")
  (VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition")
  (DIVIDER .)
  (TIMESCALE 1 ps)

  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[1\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2181:2181:2181))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1695:1695:1695) (1702:1702:1702))
        (PORT ena (1393:1393:1393) (1357:1357:1357))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[1\]\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2181:2181:2181))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1695:1695:1695) (1702:1702:1702))
        (PORT ena (1393:1393:1393) (1357:1357:1357))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[2\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2160:2160:2160) (2180:2180:2180))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1356:1356:1356) (1384:1384:1384))
        (PORT ena (1087:1087:1087) (1041:1041:1041))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[2\]\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2160:2160:2160) (2180:2180:2180))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1356:1356:1356) (1384:1384:1384))
        (PORT ena (1087:1087:1087) (1041:1041:1041))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[1\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2181:2181:2181))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1695:1695:1695) (1702:1702:1702))
        (PORT ena (1446:1446:1446) (1425:1425:1425))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (872:872:872) (937:937:937))
        (PORT datac (257:257:257) (338:338:338))
        (PORT datad (793:793:793) (850:850:850))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[1\]\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2181:2181:2181))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1695:1695:1695) (1702:1702:1702))
        (PORT ena (1446:1446:1446) (1425:1425:1425))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\~15)
    (DELAY
      (ABSOLUTE
        (PORT datab (874:874:874) (939:939:939))
        (PORT datac (256:256:256) (336:336:336))
        (PORT datad (985:985:985) (1022:1022:1022))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[2\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2160:2160:2160) (2180:2180:2180))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1356:1356:1356) (1384:1384:1384))
        (PORT ena (1409:1409:1409) (1370:1370:1370))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (291:291:291) (382:382:382))
        (PORT datac (1055:1055:1055) (1094:1094:1094))
        (PORT datad (805:805:805) (856:856:856))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[2\]\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2160:2160:2160) (2180:2180:2180))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1356:1356:1356) (1384:1384:1384))
        (PORT ena (1409:1409:1409) (1370:1370:1370))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (289:289:289) (379:379:379))
        (PORT datac (1055:1055:1055) (1095:1095:1095))
        (PORT datad (776:776:776) (831:831:831))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (290:290:290) (375:375:375))
        (PORT datac (1393:1393:1393) (1437:1437:1437))
        (PORT datad (795:795:795) (851:851:851))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (290:290:290) (380:380:380))
        (PORT datac (1396:1396:1396) (1440:1440:1440))
        (PORT datad (985:985:985) (1023:1023:1023))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\~18)
    (DELAY
      (ABSOLUTE
        (PORT datab (289:289:289) (373:373:373))
        (PORT datac (1041:1041:1041) (1078:1078:1078))
        (PORT datad (808:808:808) (859:859:859))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (290:290:290) (380:380:380))
        (PORT datac (1036:1036:1036) (1072:1072:1072))
        (PORT datad (776:776:776) (831:831:831))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE RFlags\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3250:3250:3250) (3216:3216:3216))
        (IOPATH i o (2868:2868:2868) (2826:2826:2826))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE RFlags\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3465:3465:3465) (3423:3423:3423))
        (IOPATH i o (2878:2878:2878) (2836:2836:2836))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE RFlags\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3108:3108:3108) (3061:3061:3061))
        (IOPATH i o (2848:2848:2848) (2806:2806:2806))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE altera_reserved_tdo\~output)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (3033:3033:3033) (3755:3755:3755))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE clk\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (730:730:730) (836:836:836))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE clk\~inputclkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (187:187:187) (173:173:173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|decode4\|w_anode1669w\[2\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (725:725:725) (754:754:754))
        (PORT datab (371:371:371) (492:492:492))
        (PORT datac (511:511:511) (574:574:574))
        (PORT datad (464:464:464) (513:513:513))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst3\|Equal0\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (314:314:314) (402:402:402))
        (PORT datac (748:748:748) (783:783:783))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE altera_reserved_tms\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (640:640:640) (746:746:746))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE altera_reserved_tck\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (640:640:640) (746:746:746))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE altera_reserved_tdi\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (660:660:660) (766:766:766))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|tms_cnt\~1)
    (DELAY
      (ABSOLUTE
        (PORT datad (2052:2052:2052) (1990:1990:1990))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|tms_cnt\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2175:2175:2175))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|tms_cnt\~2)
    (DELAY
      (ABSOLUTE
        (PORT datad (264:264:264) (339:339:339))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|tms_cnt\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2175:2175:2175))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (2571:2571:2571) (2675:2675:2675))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|tms_cnt\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (290:290:290) (380:380:380))
        (PORT datad (264:264:264) (339:339:339))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|tms_cnt\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2175:2175:2175))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (2571:2571:2571) (2675:2675:2675))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|node_ena_proc\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (2142:2142:2142) (2068:2068:2068))
        (PORT datad (270:270:270) (348:348:348))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2178:2178:2178))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1009:1009:1009) (1049:1049:1049))
        (PORT datab (2145:2145:2145) (2070:2070:2070))
        (PORT datad (265:265:265) (340:340:340))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2178:2178:2178))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~9)
    (DELAY
      (ABSOLUTE
        (PORT datab (2141:2141:2141) (2067:2067:2067))
        (PORT datad (263:263:263) (338:338:338))
        (IOPATH datab combout (389:389:389) (386:386:386))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2178:2178:2178))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (296:296:296) (389:389:389))
        (PORT datad (266:266:266) (344:344:344))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2178:2178:2178))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (2671:2671:2671) (2647:2647:2647))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (316:316:316) (407:407:407))
        (PORT datab (2146:2146:2146) (2071:2071:2071))
        (PORT datac (266:266:266) (353:353:353))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2178:2178:2178))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~12)
    (DELAY
      (ABSOLUTE
        (PORT datad (263:263:263) (338:338:338))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2178:2178:2178))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (2671:2671:2671) (2647:2647:2647))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~13)
    (DELAY
      (ABSOLUTE
        (PORT datab (2145:2145:2145) (2070:2070:2070))
        (PORT datad (256:256:256) (328:328:328))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2178:2178:2178))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|virtual_ir_dr_scan_proc\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (298:298:298) (391:391:391))
        (PORT datab (2141:2141:2141) (2066:2066:2066))
        (PORT datad (266:266:266) (342:342:342))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[15\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (230:230:230) (253:253:253))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2178:2178:2178))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1374:1374:1374) (1424:1424:1424))
        (PORT datad (272:272:272) (353:353:353))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2178:2178:2178))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (2602:2602:2602) (2582:2582:2582))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1371:1371:1371) (1420:1420:1420))
        (PORT datab (2072:2072:2072) (2003:2003:2003))
        (PORT datad (295:295:295) (373:373:373))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2178:2178:2178))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (329:329:329) (421:421:421))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2178:2178:2178))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (2602:2602:2602) (2582:2582:2582))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~7)
    (DELAY
      (ABSOLUTE
        (PORT datab (2072:2072:2072) (2003:2003:2003))
        (PORT datac (256:256:256) (336:336:336))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2178:2178:2178))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (302:302:302) (396:396:396))
        (PORT datab (2073:2073:2073) (2004:2004:2004))
        (PORT datac (290:290:290) (379:379:379))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (226:226:226) (249:249:249))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2178:2178:2178))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (312:312:312) (402:402:402))
        (PORT datab (312:312:312) (407:407:407))
        (PORT datad (517:517:517) (568:568:568))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2178:2178:2178))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (2671:2671:2671) (2647:2647:2647))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (463:463:463) (535:535:535))
        (PORT datab (2143:2143:2143) (2068:2068:2068))
        (PORT datac (279:279:279) (373:373:373))
        (PORT datad (519:519:519) (570:570:570))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2178:2178:2178))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (2143:2143:2143) (2068:2068:2068))
        (PORT datad (271:271:271) (350:350:350))
        (IOPATH datab combout (389:389:389) (386:386:386))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2178:2178:2178))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2175:2175:2175))
        (PORT asdata (5038:5038:5038) (4962:4962:4962))
        (PORT clrn (1444:1444:1444) (1375:1375:1375))
        (PORT ena (1486:1486:1486) (1489:1489:1489))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (256:256:256) (328:328:328))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2175:2175:2175))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1444:1444:1444) (1375:1375:1375))
        (PORT ena (1486:1486:1486) (1489:1489:1489))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2175:2175:2175))
        (PORT asdata (669:669:669) (749:749:749))
        (PORT clrn (1444:1444:1444) (1375:1375:1375))
        (PORT ena (1486:1486:1486) (1489:1489:1489))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (264:264:264) (339:339:339))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2175:2175:2175))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1444:1444:1444) (1375:1375:1375))
        (PORT ena (1486:1486:1486) (1489:1489:1489))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2175:2175:2175))
        (PORT asdata (670:670:670) (751:751:751))
        (PORT clrn (1444:1444:1444) (1375:1375:1375))
        (PORT ena (1486:1486:1486) (1489:1489:1489))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2175:2175:2175))
        (PORT asdata (837:837:837) (882:882:882))
        (PORT clrn (1444:1444:1444) (1375:1375:1375))
        (PORT ena (1486:1486:1486) (1489:1489:1489))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (279:279:279) (351:351:351))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2175:2175:2175))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1444:1444:1444) (1375:1375:1375))
        (PORT ena (1486:1486:1486) (1489:1489:1489))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[2\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (263:263:263) (339:339:339))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2175:2175:2175))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1444:1444:1444) (1375:1375:1375))
        (PORT ena (1486:1486:1486) (1489:1489:1489))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (263:263:263) (340:340:340))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2175:2175:2175))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1444:1444:1444) (1375:1375:1375))
        (PORT ena (1486:1486:1486) (1489:1489:1489))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datad (270:270:270) (351:351:351))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2175:2175:2175))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1444:1444:1444) (1375:1375:1375))
        (PORT ena (1486:1486:1486) (1489:1489:1489))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (297:297:297) (390:390:390))
        (PORT datab (295:295:295) (382:382:382))
        (PORT datad (263:263:263) (338:338:338))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|Equal0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (486:486:486) (545:545:545))
        (PORT datab (296:296:296) (382:382:382))
        (PORT datad (264:264:264) (340:340:340))
        (IOPATH dataa combout (349:349:349) (360:360:360))
        (IOPATH datab combout (350:350:350) (364:364:364))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|Equal1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (299:299:299) (395:395:395))
        (PORT datab (306:306:306) (397:397:397))
        (PORT datac (376:376:376) (389:389:389))
        (PORT datad (213:213:213) (240:240:240))
        (IOPATH dataa combout (350:350:350) (352:352:352))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|virtual_ir_scan_reg)
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2175:2175:2175))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1444:1444:1444) (1375:1375:1375))
        (PORT ena (1369:1369:1369) (1331:1331:1331))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[2\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (790:790:790) (851:851:851))
        (PORT datac (1888:1888:1888) (1885:1885:1885))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg_ena\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1372:1372:1372) (1422:1422:1422))
        (PORT datad (291:291:291) (369:369:369))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[9\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1346:1346:1346) (1316:1316:1316))
        (PORT datab (1929:1929:1929) (1921:1921:1921))
        (PORT datac (747:747:747) (799:799:799))
        (PORT datad (1291:1291:1291) (1262:1262:1262))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[9\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (270:270:270) (314:314:314))
        (PORT datab (410:410:410) (428:428:428))
        (PORT datac (507:507:507) (570:570:570))
        (PORT datad (1341:1341:1341) (1365:1365:1365))
        (IOPATH dataa combout (350:350:350) (352:352:352))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[9\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (445:445:445) (445:445:445))
        (PORT datab (750:750:750) (807:807:807))
        (PORT datac (4416:4416:4416) (4321:4321:4321))
        (PORT datad (220:220:220) (255:255:255))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[0\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT datab (306:306:306) (389:389:389))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[1\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT datab (476:476:476) (536:536:536))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[2\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT datab (316:316:316) (403:403:403))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[3\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT datab (492:492:492) (544:544:544))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[4\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT datab (317:317:317) (404:404:404))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[5\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT datab (482:482:482) (544:544:544))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[6\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT datab (480:480:480) (554:554:554))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[7\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT datab (317:317:317) (404:404:404))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[8\]\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (494:494:494) (555:555:555))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[9\]\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (742:742:742) (800:800:800))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[10\]\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (482:482:482) (552:552:552))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[11\]\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (319:319:319) (413:413:413))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[12\]\~41)
    (DELAY
      (ABSOLUTE
        (PORT dataa (493:493:493) (554:554:554))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[13\]\~43)
    (DELAY
      (ABSOLUTE
        (PORT dataa (318:318:318) (412:412:412))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[14\]\~45)
    (DELAY
      (ABSOLUTE
        (PORT datad (301:301:301) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ir_loaded_address_reg\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1046:1046:1046) (1082:1082:1082))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|process_0\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (1091:1091:1091) (1119:1119:1119))
        (PORT datad (691:691:691) (723:723:723))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1081:1081:1081) (1127:1127:1127))
        (PORT datab (311:311:311) (396:396:396))
        (PORT datac (754:754:754) (805:805:805))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[2\]\[0\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (254:254:254) (304:304:304))
        (PORT datab (1054:1054:1054) (1085:1085:1085))
        (PORT datac (443:443:443) (453:453:453))
        (PORT datad (333:333:333) (428:428:428))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[2\]\[0\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (792:792:792) (853:853:853))
        (PORT datab (1929:1929:1929) (1920:1920:1920))
        (PORT datac (823:823:823) (880:880:880))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[2\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2160:2160:2160) (2180:2180:2180))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1356:1356:1356) (1384:1384:1384))
        (PORT ena (1409:1409:1409) (1370:1370:1370))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1094:1094:1094) (1143:1143:1143))
        (PORT datac (755:755:755) (806:806:806))
        (PORT datad (256:256:256) (328:328:328))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ir_loaded_address_reg\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1034:1034:1034) (1073:1073:1073))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ir_loaded_address_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2178:2178:2178))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (848:848:848) (841:841:841))
        (PORT ena (1681:1681:1681) (1625:1625:1625))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[0\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT datab (306:306:306) (390:390:390))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1056:1056:1056) (1104:1104:1104))
        (PORT datab (311:311:311) (396:396:396))
        (PORT datac (1400:1400:1400) (1445:1445:1445))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[1\]\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (355:355:355) (471:471:471))
        (PORT datac (439:439:439) (448:448:448))
        (PORT datad (330:330:330) (425:425:425))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[1\]\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (788:788:788) (848:848:848))
        (PORT datab (1929:1929:1929) (1921:1921:1921))
        (PORT datac (821:821:821) (877:877:877))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[1\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2181:2181:2181))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1695:1695:1695) (1702:1702:1702))
        (PORT ena (1446:1446:1446) (1425:1425:1425))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (875:875:875) (940:940:940))
        (PORT datac (1021:1021:1021) (1061:1061:1061))
        (PORT datad (256:256:256) (328:328:328))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[1\]\[0\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1103:1103:1103) (1130:1130:1130))
        (PORT datab (684:684:684) (727:727:727))
        (PORT datac (773:773:773) (823:823:823))
        (PORT datad (227:227:227) (250:250:250))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[1\]\[0\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (794:794:794) (855:855:855))
        (PORT datab (1929:1929:1929) (1921:1921:1921))
        (PORT datac (439:439:439) (448:448:448))
        (PORT datad (707:707:707) (706:706:706))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[1\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2181:2181:2181))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1695:1695:1695) (1702:1702:1702))
        (PORT ena (1393:1393:1393) (1357:1357:1357))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|node_ena_proc\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (2069:2069:2069) (2001:2001:2001))
        (PORT datad (292:292:292) (370:370:370))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|node_ena\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (2142:2142:2142) (2067:2067:2067))
        (PORT datac (1031:1031:1031) (1061:1061:1061))
        (PORT datad (270:270:270) (348:348:348))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|node_ena\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (444:444:444) (475:475:475))
        (PORT datab (408:408:408) (426:426:426))
        (PORT datac (508:508:508) (571:571:571))
        (PORT datad (4447:4447:4447) (4349:4349:4349))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|node_ena\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (354:354:354) (469:469:469))
        (PORT datab (440:440:440) (461:461:461))
        (PORT datac (619:619:619) (592:592:592))
        (PORT datad (333:333:333) (429:429:429))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|Equal0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (299:299:299) (395:395:395))
        (PORT datab (306:306:306) (397:397:397))
        (PORT datac (376:376:376) (389:389:389))
        (PORT datad (213:213:213) (240:240:240))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|virtual_dr_scan_reg)
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2175:2175:2175))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1444:1444:1444) (1375:1375:1375))
        (PORT ena (1369:1369:1369) (1331:1331:1331))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|node_ena\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (405:405:405) (418:418:418))
        (PORT datab (313:313:313) (408:408:408))
        (PORT datac (695:695:695) (732:732:732))
        (PORT datad (431:431:431) (438:438:438))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|node_ena\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1862:1862:1862) (1848:1848:1848))
        (PORT datab (237:237:237) (272:272:272))
        (PORT datac (274:274:274) (368:368:368))
        (PORT datad (432:432:432) (439:439:439))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|splitter_nodes_receive_0\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2179:2179:2179))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1111:1111:1111) (1138:1138:1138))
        (PORT ena (1330:1330:1330) (1275:1275:1275))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (315:315:315) (407:407:407))
        (PORT datac (1402:1402:1402) (1447:1447:1447))
        (PORT datad (823:823:823) (880:880:880))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[1\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2181:2181:2181))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1695:1695:1695) (1702:1702:1702))
        (PORT ena (1446:1446:1446) (1425:1425:1425))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\~11)
    (DELAY
      (ABSOLUTE
        (PORT datab (878:878:878) (944:944:944))
        (PORT datac (257:257:257) (337:337:337))
        (PORT datad (819:819:819) (875:875:875))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[1\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2181:2181:2181))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1695:1695:1695) (1702:1702:1702))
        (PORT ena (1393:1393:1393) (1357:1357:1357))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|process_0\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1338:1338:1338) (1341:1341:1341))
        (PORT datab (1335:1335:1335) (1346:1346:1346))
        (PORT datac (1070:1070:1070) (1091:1091:1091))
        (PORT datad (720:720:720) (753:753:753))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (314:314:314) (405:405:405))
        (PORT datab (850:850:850) (908:908:908))
        (PORT datac (1401:1401:1401) (1445:1445:1445))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[1\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2181:2181:2181))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1695:1695:1695) (1702:1702:1702))
        (PORT ena (1446:1446:1446) (1425:1425:1425))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (291:291:291) (381:381:381))
        (PORT datab (877:877:877) (943:943:943))
        (PORT datac (806:806:806) (870:870:870))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[1\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2181:2181:2181))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1695:1695:1695) (1702:1702:1702))
        (PORT ena (1393:1393:1393) (1357:1357:1357))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|process_1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (570:570:570) (635:635:635))
        (PORT datad (681:681:681) (709:709:709))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[5\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (678:678:678) (668:668:668))
        (PORT datab (1313:1313:1313) (1332:1332:1332))
        (PORT datac (1048:1048:1048) (1095:1095:1095))
        (PORT datad (1307:1307:1307) (1320:1320:1320))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[5\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (482:482:482) (563:563:563))
        (PORT datab (315:315:315) (413:413:413))
        (PORT datac (613:613:613) (612:612:612))
        (PORT datad (220:220:220) (250:250:250))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|Add1\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (478:478:478) (557:557:557))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|Add1\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (293:293:293) (381:381:381))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[2\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (274:274:274) (338:338:338))
        (PORT datab (237:237:237) (272:272:272))
        (PORT datad (242:242:242) (285:285:285))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2182:2182:2182))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1388:1388:1388) (1405:1405:1405))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|Add1\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (295:295:295) (389:389:389))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[3\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (267:267:267) (329:329:329))
        (PORT datab (264:264:264) (313:313:313))
        (PORT datad (206:206:206) (229:229:229))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2182:2182:2182))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1388:1388:1388) (1405:1405:1405))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|Add1\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (295:295:295) (382:382:382))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[4\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (273:273:273) (337:337:337))
        (PORT datab (237:237:237) (272:272:272))
        (PORT datad (241:241:241) (283:283:283))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2182:2182:2182))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1388:1388:1388) (1405:1405:1405))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|Add1\~10)
    (DELAY
      (ABSOLUTE
        (PORT datad (264:264:264) (340:340:340))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[5\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (273:273:273) (337:337:337))
        (PORT datab (272:272:272) (323:323:323))
        (PORT datad (206:206:206) (230:230:230))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2182:2182:2182))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1388:1388:1388) (1405:1405:1405))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|Equal1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (292:292:292) (386:386:386))
        (PORT datab (295:295:295) (382:382:382))
        (PORT datac (261:261:261) (345:345:345))
        (PORT datad (263:263:263) (338:338:338))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[5\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (481:481:481) (562:562:562))
        (PORT datab (314:314:314) (411:411:411))
        (PORT datac (613:613:613) (612:612:612))
        (PORT datad (221:221:221) (250:250:250))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|Add1\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (308:308:308) (405:405:405))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[0\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (274:274:274) (338:338:338))
        (PORT datab (273:273:273) (325:325:325))
        (PORT datad (206:206:206) (229:229:229))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2182:2182:2182))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1388:1388:1388) (1405:1405:1405))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|Equal1\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (313:313:313) (410:410:410))
        (PORT datad (219:219:219) (249:249:249))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[1\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (279:279:279))
        (PORT datab (675:675:675) (659:659:659))
        (PORT datad (381:381:381) (389:389:389))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2182:2182:2182))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1388:1388:1388) (1405:1405:1405))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[3\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (465:465:465) (535:535:535))
        (PORT datab (726:726:726) (769:769:769))
        (PORT datac (411:411:411) (422:422:422))
        (PORT datad (231:231:231) (254:254:254))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|sdr\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (1067:1067:1067) (1087:1087:1087))
        (PORT datad (1318:1318:1318) (1336:1336:1336))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[3\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (573:573:573) (638:638:638))
        (PORT datab (1095:1095:1095) (1117:1117:1117))
        (PORT datac (621:621:621) (611:611:611))
        (PORT datad (662:662:662) (647:647:647))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2182:2182:2182))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (690:690:690) (771:771:771))
        (PORT clrn (2059:2059:2059) (2062:2062:2062))
        (PORT sload (1653:1653:1653) (1690:1690:1690))
        (PORT ena (1401:1401:1401) (1363:1363:1363))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[1\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT datab (316:316:316) (403:403:403))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[2\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT datab (500:500:500) (557:557:557))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[3\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT datab (316:316:316) (404:404:404))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[4\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT datab (489:489:489) (554:554:554))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[5\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT datab (479:479:479) (553:553:553))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[6\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT datab (317:317:317) (404:404:404))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[7\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (499:499:499) (564:564:564))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[8\]\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (503:503:503) (580:580:580))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[9\]\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (502:502:502) (567:567:567))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[10\]\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (319:319:319) (412:412:412))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[11\]\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (493:493:493) (553:553:553))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[12\]\~41)
    (DELAY
      (ABSOLUTE
        (PORT dataa (342:342:342) (434:434:434))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[13\]\~43)
    (DELAY
      (ABSOLUTE
        (PORT dataa (694:694:694) (738:738:738))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[14\]\~45)
    (DELAY
      (ABSOLUTE
        (PORT dataa (319:319:319) (413:413:413))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2182:2182:2182))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (4872:4872:4872) (4770:4770:4770))
        (PORT clrn (2059:2059:2059) (2062:2062:2062))
        (PORT sload (1653:1653:1653) (1690:1690:1690))
        (PORT ena (1401:1401:1401) (1363:1363:1363))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2182:2182:2182))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (690:690:690) (771:771:771))
        (PORT clrn (2059:2059:2059) (2062:2062:2062))
        (PORT sload (1653:1653:1653) (1690:1690:1690))
        (PORT ena (1401:1401:1401) (1363:1363:1363))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2182:2182:2182))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1067:1067:1067) (1099:1099:1099))
        (PORT clrn (2059:2059:2059) (2062:2062:2062))
        (PORT sload (1653:1653:1653) (1690:1690:1690))
        (PORT ena (1401:1401:1401) (1363:1363:1363))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2182:2182:2182))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (714:714:714) (794:794:794))
        (PORT clrn (2059:2059:2059) (2062:2062:2062))
        (PORT sload (1653:1653:1653) (1690:1690:1690))
        (PORT ena (1401:1401:1401) (1363:1363:1363))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2182:2182:2182))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (866:866:866) (914:914:914))
        (PORT clrn (2059:2059:2059) (2062:2062:2062))
        (PORT sload (1653:1653:1653) (1690:1690:1690))
        (PORT ena (1401:1401:1401) (1363:1363:1363))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2182:2182:2182))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (691:691:691) (773:773:773))
        (PORT clrn (2059:2059:2059) (2062:2062:2062))
        (PORT sload (1653:1653:1653) (1690:1690:1690))
        (PORT ena (1401:1401:1401) (1363:1363:1363))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2182:2182:2182))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (875:875:875) (928:928:928))
        (PORT clrn (2059:2059:2059) (2062:2062:2062))
        (PORT sload (1653:1653:1653) (1690:1690:1690))
        (PORT ena (1401:1401:1401) (1363:1363:1363))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2182:2182:2182))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (876:876:876) (941:941:941))
        (PORT clrn (2059:2059:2059) (2062:2062:2062))
        (PORT sload (1653:1653:1653) (1690:1690:1690))
        (PORT ena (1401:1401:1401) (1363:1363:1363))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2182:2182:2182))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (872:872:872) (925:925:925))
        (PORT clrn (2059:2059:2059) (2062:2062:2062))
        (PORT sload (1653:1653:1653) (1690:1690:1690))
        (PORT ena (1401:1401:1401) (1363:1363:1363))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2182:2182:2182))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (691:691:691) (772:772:772))
        (PORT clrn (2059:2059:2059) (2062:2062:2062))
        (PORT sload (1653:1653:1653) (1690:1690:1690))
        (PORT ena (1401:1401:1401) (1363:1363:1363))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2182:2182:2182))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (853:853:853) (921:921:921))
        (PORT clrn (2059:2059:2059) (2062:2062:2062))
        (PORT sload (1653:1653:1653) (1690:1690:1690))
        (PORT ena (1401:1401:1401) (1363:1363:1363))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2182:2182:2182))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (864:864:864) (922:922:922))
        (PORT clrn (2059:2059:2059) (2062:2062:2062))
        (PORT sload (1653:1653:1653) (1690:1690:1690))
        (PORT ena (1401:1401:1401) (1363:1363:1363))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2182:2182:2182))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (691:691:691) (771:771:771))
        (PORT clrn (2059:2059:2059) (2062:2062:2062))
        (PORT sload (1653:1653:1653) (1690:1690:1690))
        (PORT ena (1401:1401:1401) (1363:1363:1363))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2182:2182:2182))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (874:874:874) (925:925:925))
        (PORT clrn (2059:2059:2059) (2062:2062:2062))
        (PORT sload (1653:1653:1653) (1690:1690:1690))
        (PORT ena (1401:1401:1401) (1363:1363:1363))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ir_loaded_address_reg\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (3191:3191:3191) (3149:3149:3149))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (310:310:310) (394:394:394))
        (PORT datac (1394:1394:1394) (1438:1438:1438))
        (PORT datad (772:772:772) (827:827:827))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[1\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2181:2181:2181))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1695:1695:1695) (1702:1702:1702))
        (PORT ena (1446:1446:1446) (1425:1425:1425))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (879:879:879) (945:945:945))
        (PORT datac (254:254:254) (334:334:334))
        (PORT datad (771:771:771) (826:826:826))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[1\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2181:2181:2181))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1695:1695:1695) (1702:1702:1702))
        (PORT ena (1393:1393:1393) (1357:1357:1357))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|process_0\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (1132:1132:1132) (1154:1154:1154))
        (PORT datac (1037:1037:1037) (1046:1046:1046))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|process_0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1355:1355:1355) (1392:1392:1392))
        (PORT datab (1366:1366:1366) (1382:1382:1382))
        (PORT datac (1069:1069:1069) (1090:1090:1090))
        (PORT datad (721:721:721) (754:754:754))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ir_loaded_address_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2179:2179:2179))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (853:853:853) (851:851:851))
        (PORT ena (1396:1396:1396) (1362:1362:1362))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_mode_reg\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (710:710:710) (715:715:715))
        (PORT datab (811:811:811) (861:861:861))
        (PORT datac (778:778:778) (839:839:839))
        (PORT datad (777:777:777) (845:845:845))
        (IOPATH dataa combout (350:350:350) (352:352:352))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|reset_ena_reg_proc\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1375:1375:1375) (1412:1412:1412))
        (PORT datab (2071:2071:2071) (2002:2002:2002))
        (PORT datac (291:291:291) (381:381:381))
        (PORT datad (270:270:270) (350:350:350))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_mode_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2177:2177:2177))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1939:1939:1939) (1928:1928:1928))
        (PORT ena (1422:1422:1422) (1373:1373:1373))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[5\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1101:1101:1101) (1128:1128:1128))
        (PORT datab (686:686:686) (729:729:729))
        (PORT datac (291:291:291) (379:379:379))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (503:503:503) (553:553:553))
        (PORT datab (503:503:503) (552:552:552))
        (PORT datad (262:262:262) (314:314:314))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2178:2178:2178))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1149:1149:1149) (1183:1183:1183))
        (PORT clrn (1954:1954:1954) (1936:1936:1936))
        (PORT sload (1805:1805:1805) (1802:1802:1802))
        (PORT ena (931:931:931) (927:927:927))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[1\]\[0\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (482:482:482) (552:552:552))
        (PORT datab (318:318:318) (406:406:406))
        (PORT datac (276:276:276) (356:356:356))
        (PORT datad (653:653:653) (687:687:687))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[2\]\[0\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (355:355:355) (470:470:470))
        (PORT datab (984:984:984) (962:962:962))
        (PORT datac (823:823:823) (880:880:880))
        (PORT datad (330:330:330) (426:426:426))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[2\]\[0\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (791:791:791) (851:851:851))
        (PORT datab (236:236:236) (271:271:271))
        (PORT datac (442:442:442) (451:451:451))
        (PORT datad (1824:1824:1824) (1792:1792:1792))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[2\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2160:2160:2160) (2180:2180:2180))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1356:1356:1356) (1384:1384:1384))
        (PORT ena (1087:1087:1087) (1041:1041:1041))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|node_ena\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (446:446:446) (478:478:478))
        (PORT datab (411:411:411) (429:429:429))
        (PORT datac (506:506:506) (569:569:569))
        (PORT datad (4448:4448:4448) (4350:4350:4350))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|node_ena\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (445:445:445) (445:445:445))
        (PORT datab (439:439:439) (461:461:461))
        (PORT datac (315:315:315) (423:423:423))
        (PORT datad (335:335:335) (430:430:430))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|splitter_nodes_receive_1\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2179:2179:2179))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1111:1111:1111) (1138:1138:1138))
        (PORT ena (1330:1330:1330) (1275:1275:1275))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|process_0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1355:1355:1355) (1392:1392:1392))
        (PORT datab (1460:1460:1460) (1500:1500:1500))
        (PORT datac (1112:1112:1112) (1143:1143:1143))
        (PORT datad (1320:1320:1320) (1338:1338:1338))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ir_loaded_address_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2178:2178:2178))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (848:848:848) (841:841:841))
        (PORT ena (1681:1681:1681) (1625:1625:1625))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ir_loaded_address_reg\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1113:1113:1113) (1146:1146:1146))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ir_loaded_address_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2179:2179:2179))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (853:853:853) (851:851:851))
        (PORT ena (1396:1396:1396) (1362:1362:1362))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (467:467:467) (531:531:531))
        (PORT datab (293:293:293) (356:356:356))
        (PORT datad (433:433:433) (485:485:485))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2178:2178:2178))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (699:699:699) (783:783:783))
        (PORT clrn (1954:1954:1954) (1936:1936:1936))
        (PORT sload (1805:1805:1805) (1802:1802:1802))
        (PORT ena (931:931:931) (927:927:927))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[2\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (776:776:776) (822:822:822))
        (PORT datab (689:689:689) (733:733:733))
        (PORT datac (293:293:293) (382:382:382))
        (PORT datad (228:228:228) (251:251:251))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[2\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1075:1075:1075) (1131:1131:1131))
        (PORT datab (1673:1673:1673) (1664:1664:1664))
        (PORT datac (1073:1073:1073) (1109:1109:1109))
        (PORT datad (207:207:207) (231:231:231))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ir_loaded_address_reg\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1061:1061:1061) (1095:1095:1095))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ir_loaded_address_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2178:2178:2178))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (848:848:848) (841:841:841))
        (PORT ena (1681:1681:1681) (1625:1625:1625))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ir_loaded_address_reg\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (839:839:839) (900:900:900))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ir_loaded_address_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2179:2179:2179))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (853:853:853) (851:851:851))
        (PORT ena (1396:1396:1396) (1362:1362:1362))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[4\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (499:499:499) (547:547:547))
        (PORT datab (293:293:293) (356:356:356))
        (PORT datac (1040:1040:1040) (1090:1090:1090))
        (PORT datad (425:425:425) (478:478:478))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ir_loaded_address_reg\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1014:1014:1014) (1042:1042:1042))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ir_loaded_address_reg\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2178:2178:2178))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (848:848:848) (841:841:841))
        (PORT ena (1681:1681:1681) (1625:1625:1625))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ir_loaded_address_reg\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (1127:1127:1127) (1178:1178:1178))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ir_loaded_address_reg\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2179:2179:2179))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (853:853:853) (851:851:851))
        (PORT ena (1396:1396:1396) (1362:1362:1362))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (505:505:505) (551:551:551))
        (PORT datab (461:461:461) (524:524:524))
        (PORT datad (263:263:263) (316:316:316))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ir_loaded_address_reg\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (794:794:794) (845:845:845))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ir_loaded_address_reg\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2179:2179:2179))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (853:853:853) (851:851:851))
        (PORT ena (1396:1396:1396) (1362:1362:1362))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ir_loaded_address_reg\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (1052:1052:1052) (1098:1098:1098))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ir_loaded_address_reg\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2178:2178:2178))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (848:848:848) (841:841:841))
        (PORT ena (1681:1681:1681) (1625:1625:1625))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (511:511:511) (562:562:562))
        (PORT datab (449:449:449) (509:509:509))
        (PORT datad (263:263:263) (315:315:315))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ir_loaded_address_reg\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (979:979:979) (1020:1020:1020))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ir_loaded_address_reg\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2178:2178:2178))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (848:848:848) (841:841:841))
        (PORT ena (1681:1681:1681) (1625:1625:1625))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ir_loaded_address_reg\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (789:789:789) (834:834:834))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ir_loaded_address_reg\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2179:2179:2179))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (853:853:853) (851:851:851))
        (PORT ena (1396:1396:1396) (1362:1362:1362))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (736:736:736) (771:771:771))
        (PORT datab (295:295:295) (359:359:359))
        (PORT datad (456:456:456) (508:508:508))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2178:2178:2178))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1179:1179:1179) (1224:1224:1224))
        (PORT clrn (1954:1954:1954) (1936:1936:1936))
        (PORT sload (1805:1805:1805) (1802:1802:1802))
        (PORT ena (931:931:931) (927:927:927))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2178:2178:2178))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1088:1088:1088) (1122:1122:1122))
        (PORT clrn (1954:1954:1954) (1936:1936:1936))
        (PORT sload (1805:1805:1805) (1802:1802:1802))
        (PORT ena (931:931:931) (927:927:927))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2178:2178:2178))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (843:843:843) (892:892:892))
        (PORT clrn (1954:1954:1954) (1936:1936:1936))
        (PORT sload (1805:1805:1805) (1802:1802:1802))
        (PORT ena (931:931:931) (927:927:927))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\~12)
    (DELAY
      (ABSOLUTE
        (PORT datac (1042:1042:1042) (1091:1091:1091))
        (PORT datad (277:277:277) (349:349:349))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[4\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (246:246:246) (289:289:289))
        (PORT datab (236:236:236) (271:271:271))
        (PORT datad (373:373:373) (376:376:376))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2178:2178:2178))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1954:1954:1954) (1936:1936:1936))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1080:1080:1080) (1127:1127:1127))
        (PORT datac (771:771:771) (820:820:820))
        (PORT datad (278:278:278) (350:350:350))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[2\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2160:2160:2160) (2180:2180:2180))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1356:1356:1356) (1384:1384:1384))
        (PORT ena (1409:1409:1409) (1370:1370:1370))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1095:1095:1095) (1145:1145:1145))
        (PORT datab (288:288:288) (371:371:371))
        (PORT datac (770:770:770) (819:819:819))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[2\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2160:2160:2160) (2180:2180:2180))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1356:1356:1356) (1384:1384:1384))
        (PORT ena (1087:1087:1087) (1041:1041:1041))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|is_in_use_reg\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (693:693:693) (725:725:725))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|is_in_use_reg)
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2178:2178:2178))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1936:1936:1936) (1925:1925:1925))
        (PORT sload (1756:1756:1756) (1841:1841:1841))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|is_in_use_reg\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (1073:1073:1073) (1085:1085:1085))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (409:409:409) (429:429:429))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|is_in_use_reg)
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2179:2179:2179))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1731:1731:1731) (1730:1730:1730))
        (PORT sload (1797:1797:1797) (1876:1876:1876))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (450:450:450) (516:516:516))
        (PORT datab (294:294:294) (358:358:358))
        (PORT datad (455:455:455) (507:507:507))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2178:2178:2178))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (858:858:858) (916:916:916))
        (PORT clrn (1954:1954:1954) (1936:1936:1936))
        (PORT sload (1805:1805:1805) (1802:1802:1802))
        (PORT ena (931:931:931) (927:927:927))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1077:1077:1077) (1123:1123:1123))
        (PORT datac (770:770:770) (833:833:833))
        (PORT datad (279:279:279) (351:351:351))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[2\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2160:2160:2160) (2180:2180:2180))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1356:1356:1356) (1384:1384:1384))
        (PORT ena (1409:1409:1409) (1370:1370:1370))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1093:1093:1093) (1143:1143:1143))
        (PORT datac (770:770:770) (833:833:833))
        (PORT datad (256:256:256) (328:328:328))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[2\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2160:2160:2160) (2180:2180:2180))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1356:1356:1356) (1384:1384:1384))
        (PORT ena (1087:1087:1087) (1041:1041:1041))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|process_0\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1310:1310:1310) (1331:1331:1331))
        (PORT datab (1461:1461:1461) (1501:1501:1501))
        (PORT datac (1113:1113:1113) (1144:1144:1144))
        (PORT datad (1318:1318:1318) (1337:1337:1337))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|sdr\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (1112:1112:1112) (1143:1143:1143))
        (PORT datad (1317:1317:1317) (1335:1335:1335))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (336:336:336) (419:419:419))
        (PORT datac (1038:1038:1038) (1075:1075:1075))
        (PORT datad (804:804:804) (854:854:854))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[2\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2160:2160:2160) (2180:2180:2180))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1356:1356:1356) (1384:1384:1384))
        (PORT ena (1409:1409:1409) (1370:1370:1370))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\~18)
    (DELAY
      (ABSOLUTE
        (PORT datab (290:290:290) (374:374:374))
        (PORT datac (1057:1057:1057) (1097:1097:1097))
        (PORT datad (805:805:805) (855:855:855))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[2\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2160:2160:2160) (2180:2180:2180))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1356:1356:1356) (1384:1384:1384))
        (PORT ena (1087:1087:1087) (1041:1041:1041))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (312:312:312) (403:403:403))
        (PORT datac (1039:1039:1039) (1075:1075:1075))
        (PORT datad (1067:1067:1067) (1108:1108:1108))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[2\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2160:2160:2160) (2180:2180:2180))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1356:1356:1356) (1384:1384:1384))
        (PORT ena (1409:1409:1409) (1370:1370:1370))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1101:1101:1101) (1157:1157:1157))
        (PORT datab (288:288:288) (372:372:372))
        (PORT datac (1055:1055:1055) (1095:1095:1095))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[2\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2160:2160:2160) (2180:2180:2180))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1356:1356:1356) (1384:1384:1384))
        (PORT ena (1087:1087:1087) (1041:1041:1041))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|process_1\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (492:492:492) (548:548:548))
        (PORT datac (487:487:487) (543:543:543))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[5\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1379:1379:1379) (1400:1400:1400))
        (PORT datab (241:241:241) (279:279:279))
        (PORT datac (747:747:747) (807:807:807))
        (PORT datad (1620:1620:1620) (1624:1624:1624))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[5\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (311:311:311) (413:413:413))
        (PORT datab (251:251:251) (294:294:294))
        (PORT datac (1309:1309:1309) (1278:1278:1278))
        (PORT datad (290:290:290) (370:370:370))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|Add1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (312:312:312) (414:414:414))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[5\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (313:313:313) (416:416:416))
        (PORT datab (254:254:254) (297:297:297))
        (PORT datac (1308:1308:1308) (1277:1277:1277))
        (PORT datad (295:295:295) (376:376:376))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[0\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (484:484:484) (492:492:492))
        (PORT datab (238:238:238) (273:273:273))
        (PORT datad (236:236:236) (273:273:273))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2172:2172:2172))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1782:1782:1782) (1773:1773:1773))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|Add1\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (326:326:326) (415:415:415))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[1\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (240:240:240) (282:282:282))
        (PORT datab (761:761:761) (763:763:763))
        (PORT datad (384:384:384) (385:385:385))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2172:2172:2172))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1782:1782:1782) (1773:1773:1773))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|Add1\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (294:294:294) (380:380:380))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[2\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (409:409:409) (423:423:423))
        (PORT datab (274:274:274) (317:317:317))
        (PORT datad (237:237:237) (273:273:273))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2172:2172:2172))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1782:1782:1782) (1773:1773:1773))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|Add1\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (296:296:296) (390:390:390))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[3\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (240:240:240) (281:281:281))
        (PORT datab (274:274:274) (316:316:316))
        (PORT datad (237:237:237) (273:273:273))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2172:2172:2172))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1782:1782:1782) (1773:1773:1773))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|Add1\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (296:296:296) (387:387:387))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[4\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (484:484:484) (492:492:492))
        (PORT datab (237:237:237) (272:272:272))
        (PORT datad (236:236:236) (273:273:273))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2172:2172:2172))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1782:1782:1782) (1773:1773:1773))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|Add1\~10)
    (DELAY
      (ABSOLUTE
        (PORT datad (262:262:262) (339:339:339))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[5\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (278:278:278))
        (PORT datab (276:276:276) (319:319:319))
        (PORT datad (235:235:235) (272:272:272))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2172:2172:2172))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1782:1782:1782) (1773:1773:1773))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|Equal1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (292:292:292) (385:385:385))
        (PORT datab (293:293:293) (378:378:378))
        (PORT datac (257:257:257) (341:341:341))
        (PORT datad (260:260:260) (337:337:337))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|Equal1\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (217:217:217) (258:258:258))
        (PORT datad (277:277:277) (365:365:365))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[10\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (740:740:740) (757:757:757))
        (PORT datab (259:259:259) (294:294:294))
        (PORT datac (1071:1071:1071) (1101:1101:1101))
        (PORT datad (783:783:783) (831:831:831))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[10\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1394:1394:1394) (1399:1399:1399))
        (PORT datab (267:267:267) (313:313:313))
        (PORT datac (1096:1096:1096) (1136:1136:1136))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2171:2171:2171))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (5021:5021:5021) (4948:4948:4948))
        (PORT clrn (1497:1497:1497) (1536:1536:1536))
        (PORT sload (1446:1446:1446) (1503:1503:1503))
        (PORT ena (1406:1406:1406) (1372:1372:1372))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2171:2171:2171))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (881:881:881) (922:922:922))
        (PORT clrn (1497:1497:1497) (1536:1536:1536))
        (PORT sload (1446:1446:1446) (1503:1503:1503))
        (PORT ena (1406:1406:1406) (1372:1372:1372))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2171:2171:2171))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (691:691:691) (772:772:772))
        (PORT clrn (1497:1497:1497) (1536:1536:1536))
        (PORT sload (1446:1446:1446) (1503:1503:1503))
        (PORT ena (1406:1406:1406) (1372:1372:1372))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2171:2171:2171))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (866:866:866) (914:914:914))
        (PORT clrn (1497:1497:1497) (1536:1536:1536))
        (PORT sload (1446:1446:1446) (1503:1503:1503))
        (PORT ena (1406:1406:1406) (1372:1372:1372))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2171:2171:2171))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (691:691:691) (773:773:773))
        (PORT clrn (1497:1497:1497) (1536:1536:1536))
        (PORT sload (1446:1446:1446) (1503:1503:1503))
        (PORT ena (1406:1406:1406) (1372:1372:1372))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2171:2171:2171))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (855:855:855) (913:913:913))
        (PORT clrn (1497:1497:1497) (1536:1536:1536))
        (PORT sload (1446:1446:1446) (1503:1503:1503))
        (PORT ena (1406:1406:1406) (1372:1372:1372))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2171:2171:2171))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1115:1115:1115) (1161:1161:1161))
        (PORT clrn (1497:1497:1497) (1536:1536:1536))
        (PORT sload (1446:1446:1446) (1503:1503:1503))
        (PORT ena (1406:1406:1406) (1372:1372:1372))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2171:2171:2171))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (867:867:867) (916:916:916))
        (PORT clrn (1497:1497:1497) (1536:1536:1536))
        (PORT sload (1446:1446:1446) (1503:1503:1503))
        (PORT ena (1406:1406:1406) (1372:1372:1372))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2171:2171:2171))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (691:691:691) (772:772:772))
        (PORT clrn (1497:1497:1497) (1536:1536:1536))
        (PORT sload (1446:1446:1446) (1503:1503:1503))
        (PORT ena (1406:1406:1406) (1372:1372:1372))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2171:2171:2171))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (854:854:854) (922:922:922))
        (PORT clrn (1497:1497:1497) (1536:1536:1536))
        (PORT sload (1446:1446:1446) (1503:1503:1503))
        (PORT ena (1406:1406:1406) (1372:1372:1372))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2171:2171:2171))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (857:857:857) (912:912:912))
        (PORT clrn (1497:1497:1497) (1536:1536:1536))
        (PORT sload (1446:1446:1446) (1503:1503:1503))
        (PORT ena (1406:1406:1406) (1372:1372:1372))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2171:2171:2171))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (691:691:691) (771:771:771))
        (PORT clrn (1497:1497:1497) (1536:1536:1536))
        (PORT sload (1446:1446:1446) (1503:1503:1503))
        (PORT ena (1406:1406:1406) (1372:1372:1372))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2171:2171:2171))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (867:867:867) (912:912:912))
        (PORT clrn (1497:1497:1497) (1536:1536:1536))
        (PORT sload (1446:1446:1446) (1503:1503:1503))
        (PORT ena (1406:1406:1406) (1372:1372:1372))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2171:2171:2171))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (690:690:690) (771:771:771))
        (PORT clrn (1497:1497:1497) (1536:1536:1536))
        (PORT sload (1446:1446:1446) (1503:1503:1503))
        (PORT ena (1406:1406:1406) (1372:1372:1372))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2171:2171:2171))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (851:851:851) (904:904:904))
        (PORT clrn (1497:1497:1497) (1536:1536:1536))
        (PORT sload (1446:1446:1446) (1503:1503:1503))
        (PORT ena (1406:1406:1406) (1372:1372:1372))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ir_loaded_address_reg\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1048:1048:1048) (1083:1083:1083))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ir_loaded_address_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2178:2178:2178))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (848:848:848) (841:841:841))
        (PORT ena (1681:1681:1681) (1625:1625:1625))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ir_loaded_address_reg\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (800:800:800) (856:856:856))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ir_loaded_address_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2179:2179:2179))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (853:853:853) (851:851:851))
        (PORT ena (1396:1396:1396) (1362:1362:1362))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (501:501:501) (549:549:549))
        (PORT datab (291:291:291) (354:354:354))
        (PORT datad (455:455:455) (507:507:507))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2178:2178:2178))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (693:693:693) (775:775:775))
        (PORT clrn (1954:1954:1954) (1936:1936:1936))
        (PORT sload (1805:1805:1805) (1802:1802:1802))
        (PORT ena (931:931:931) (927:927:927))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_mode_reg\[2\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (827:827:827) (880:880:880))
        (PORT datac (774:774:774) (824:824:824))
        (PORT datad (777:777:777) (844:844:844))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_mode_reg\[1\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (834:834:834) (889:889:889))
        (PORT datac (766:766:766) (815:815:815))
        (PORT datad (774:774:774) (841:841:841))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|Equal3\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (827:827:827) (881:881:881))
        (PORT datac (772:772:772) (821:821:821))
        (PORT datad (776:776:776) (843:843:843))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|Equal3\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (829:829:829) (883:883:883))
        (PORT datac (771:771:771) (820:820:820))
        (PORT datad (776:776:776) (843:843:843))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_mode_reg\[1\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (741:741:741) (745:745:745))
        (PORT datab (244:244:244) (282:282:282))
        (PORT datac (371:371:371) (383:383:383))
        (PORT datad (676:676:676) (667:667:667))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_mode_reg\[1\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (260:260:260) (301:301:301))
        (PORT datab (240:240:240) (276:276:276))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_mode_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2177:2177:2177))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1939:1939:1939) (1928:1928:1928))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_mode_reg\[2\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (866:866:866) (918:918:918))
        (PORT datac (314:314:314) (420:420:420))
        (PORT datad (334:334:334) (430:430:430))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|reset_ena_reg)
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2178:2178:2178))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_mode_reg\[2\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (457:457:457) (462:462:462))
        (PORT datab (290:290:290) (374:374:374))
        (PORT datad (622:622:622) (608:608:608))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_mode_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2178:2178:2178))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2053:2053:2053) (2001:2001:2001))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|clr_reg_proc\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (457:457:457) (527:527:527))
        (PORT datac (257:257:257) (337:337:337))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|clr_reg)
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2178:2178:2178))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2179:2179:2179))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1111:1111:1111) (1138:1138:1138))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[8\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (255:255:255) (304:304:304))
        (PORT datab (749:749:749) (806:806:806))
        (PORT datad (334:334:334) (430:430:430))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2179:2179:2179))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1111:1111:1111) (1138:1138:1138))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|Equal11\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (771:771:771) (820:820:820))
        (PORT datad (1047:1047:1047) (1074:1074:1074))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo_mux_out\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1383:1383:1383) (1414:1414:1414))
        (PORT datab (806:806:806) (855:855:855))
        (PORT datac (779:779:779) (839:839:839))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo_mux_out\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (710:710:710) (715:715:715))
        (PORT datab (781:781:781) (784:784:784))
        (PORT datac (204:204:204) (236:236:236))
        (PORT datad (212:212:212) (241:241:241))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|bypass_reg_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (4525:4525:4525) (4427:4427:4427))
        (PORT datad (1285:1285:1285) (1296:1296:1296))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|bypass_reg_out)
    (DELAY
      (ABSOLUTE
        (PORT clk (2160:2160:2160) (2180:2180:2180))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1935:1935:1935) (1926:1926:1926))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1077:1077:1077) (1109:1109:1109))
        (PORT datab (312:312:312) (397:397:397))
        (PORT datac (1393:1393:1393) (1436:1436:1436))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[1\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2181:2181:2181))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1695:1695:1695) (1702:1702:1702))
        (PORT ena (1446:1446:1446) (1425:1425:1425))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\~13)
    (DELAY
      (ABSOLUTE
        (PORT datab (289:289:289) (373:373:373))
        (PORT datac (1038:1038:1038) (1062:1062:1062))
        (PORT datad (825:825:825) (895:895:895))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[1\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2181:2181:2181))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1695:1695:1695) (1702:1702:1702))
        (PORT ena (1393:1393:1393) (1357:1357:1357))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|process_0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (772:772:772) (804:804:804))
        (PORT datab (726:726:726) (769:769:769))
        (PORT datac (413:413:413) (424:424:424))
        (PORT datad (429:429:429) (485:485:485))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|decode4\|w_anode1661w\[2\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (725:725:725) (754:754:754))
        (PORT datab (370:370:370) (492:492:492))
        (PORT datac (511:511:511) (574:574:574))
        (PORT datad (463:463:463) (513:513:513))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|decode5\|w_anode1661w\[2\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (784:784:784) (847:847:847))
        (PORT datad (1031:1031:1031) (1061:1061:1061))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|decode5\|w_anode1661w\[2\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (572:572:572) (637:637:637))
        (PORT datab (410:410:410) (429:429:429))
        (PORT datac (1047:1047:1047) (1074:1074:1074))
        (PORT datad (665:665:665) (651:651:651))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|rden_a_store)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2203:2203:2203))
        (PORT asdata (805:805:805) (817:817:817))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst3\|Equal1\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (319:319:319) (407:407:407))
        (PORT datac (749:749:749) (784:784:784))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|wren_a_store)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2203:2203:2203))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|_\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (798:798:798) (827:827:827))
        (PORT datad (253:253:253) (323:323:323))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|rden_decode_a\|w_anode1661w\[2\])
    (DELAY
      (ABSOLUTE
        (PORT datab (372:372:372) (493:493:493))
        (PORT datac (705:705:705) (742:742:742))
        (PORT datad (448:448:448) (463:463:463))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst\|operand_b\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (1624:1624:1624) (1731:1731:1731))
        (PORT datad (1110:1110:1110) (1167:1167:1167))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|decode5\|w_anode1677w\[2\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (782:782:782) (845:845:845))
        (PORT datad (1030:1030:1030) (1060:1060:1060))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|decode5\|w_anode1677w\[2\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (572:572:572) (637:637:637))
        (PORT datab (258:258:258) (292:292:292))
        (PORT datac (1048:1048:1048) (1076:1076:1076))
        (PORT datad (664:664:664) (649:649:649))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|rden_decode_a\|w_anode1677w\[2\])
    (DELAY
      (ABSOLUTE
        (PORT datab (370:370:370) (491:491:491))
        (PORT datac (703:703:703) (740:740:740))
        (PORT datad (446:446:446) (460:460:460))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Mux17\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (1927:1927:1927) (1937:1937:1937))
        (PORT datad (1584:1584:1584) (1696:1696:1696))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst14\|stored_data\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1540:1540:1540) (1573:1573:1573))
        (PORT datab (1628:1628:1628) (1735:1735:1735))
        (PORT datac (723:723:723) (772:772:772))
        (PORT datad (1109:1109:1109) (1166:1166:1166))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|rden_decode_a\|w_anode1669w\[2\])
    (DELAY
      (ABSOLUTE
        (PORT datab (377:377:377) (500:500:500))
        (PORT datac (708:708:708) (745:745:745))
        (PORT datad (450:450:450) (466:466:466))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|decode5\|w_anode1669w\[2\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (784:784:784) (847:847:847))
        (PORT datad (1031:1031:1031) (1062:1062:1062))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_extensor\|WideOr0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (343:343:343) (456:456:456))
        (PORT datab (341:341:341) (441:441:441))
        (PORT datac (307:307:307) (404:404:404))
        (PORT datad (309:309:309) (395:395:395))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|address_reg_b\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2190:2190:2190))
        (PORT asdata (1758:1758:1758) (1757:1757:1757))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a45.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3463:3463:3463) (3582:3582:3582))
        (PORT clk (2544:2544:2544) (2574:2574:2574))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a45.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2923:2923:2923) (2953:2953:2953))
        (PORT d[1] (4806:4806:4806) (4972:4972:4972))
        (PORT d[2] (2844:2844:2844) (2844:2844:2844))
        (PORT d[3] (1823:1823:1823) (1908:1908:1908))
        (PORT d[4] (2933:2933:2933) (2978:2978:2978))
        (PORT d[5] (2081:2081:2081) (2122:2122:2122))
        (PORT d[6] (5526:5526:5526) (5637:5637:5637))
        (PORT d[7] (3385:3385:3385) (3376:3376:3376))
        (PORT d[8] (1900:1900:1900) (1980:1980:1980))
        (PORT d[9] (3411:3411:3411) (3480:3480:3480))
        (PORT d[10] (2557:2557:2557) (2607:2607:2607))
        (PORT d[11] (2835:2835:2835) (2869:2869:2869))
        (PORT d[12] (5052:5052:5052) (5252:5252:5252))
        (PORT clk (2540:2540:2540) (2570:2570:2570))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a45.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2654:2654:2654) (2550:2550:2550))
        (PORT clk (2540:2540:2540) (2570:2570:2570))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a45.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4243:4243:4243) (4139:4139:4139))
        (PORT clk (2540:2540:2540) (2570:2570:2570))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a45.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2574:2574:2574))
        (PORT d[0] (3608:3608:3608) (3512:3512:3512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a45.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2575:2575:2575))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a45.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2575:2575:2575))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a45.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2575:2575:2575))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a45.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2575:2575:2575))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a45.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2527:2527:2527))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a45.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1433:1433:1433) (1431:1431:1431))
        (PORT clk (2493:2493:2493) (2486:2486:2486))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a45.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2891:2891:2891) (2919:2919:2919))
        (PORT d[1] (2889:2889:2889) (2908:2908:2908))
        (PORT d[2] (3560:3560:3560) (3573:3573:3573))
        (PORT d[3] (4198:4198:4198) (4211:4211:4211))
        (PORT d[4] (3350:3350:3350) (3369:3369:3369))
        (PORT d[5] (3106:3106:3106) (3112:3112:3112))
        (PORT d[6] (4516:4516:4516) (4506:4506:4506))
        (PORT d[7] (2274:2274:2274) (2348:2348:2348))
        (PORT d[8] (4452:4452:4452) (4424:4424:4424))
        (PORT d[9] (2517:2517:2517) (2537:2537:2537))
        (PORT d[10] (4906:4906:4906) (4874:4874:4874))
        (PORT d[11] (2840:2840:2840) (2865:2865:2865))
        (PORT d[12] (3925:3925:3925) (3923:3923:3923))
        (PORT clk (2488:2488:2488) (2482:2482:2482))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a45.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4928:4928:4928) (4842:4842:4842))
        (PORT clk (2488:2488:2488) (2482:2482:2482))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a45.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2486:2486:2486))
        (PORT d[0] (3323:3323:3323) (3235:3235:3235))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a45.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2487:2487:2487))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a45.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2487:2487:2487))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a45.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2487:2487:2487))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a45.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2487:2487:2487))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a109.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3445:3445:3445) (3572:3572:3572))
        (PORT clk (2563:2563:2563) (2590:2590:2590))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a109.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2878:2878:2878) (2906:2906:2906))
        (PORT d[1] (5128:5128:5128) (5293:5293:5293))
        (PORT d[2] (1806:1806:1806) (1840:1840:1840))
        (PORT d[3] (1823:1823:1823) (1907:1907:1907))
        (PORT d[4] (1895:1895:1895) (1943:1943:1943))
        (PORT d[5] (1448:1448:1448) (1497:1497:1497))
        (PORT d[6] (5856:5856:5856) (5961:5961:5961))
        (PORT d[7] (3058:3058:3058) (3059:3059:3059))
        (PORT d[8] (2241:2241:2241) (2312:2312:2312))
        (PORT d[9] (1498:1498:1498) (1540:1540:1540))
        (PORT d[10] (3273:3273:3273) (3318:3318:3318))
        (PORT d[11] (2845:2845:2845) (2882:2882:2882))
        (PORT d[12] (5391:5391:5391) (5587:5587:5587))
        (PORT clk (2559:2559:2559) (2586:2586:2586))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a109.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7389:7389:7389) (7385:7385:7385))
        (PORT clk (2559:2559:2559) (2586:2586:2586))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a109.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4638:4638:4638) (4531:4531:4531))
        (PORT clk (2559:2559:2559) (2586:2586:2586))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a109.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2563:2563:2563) (2590:2590:2590))
        (PORT d[0] (4111:4111:4111) (4145:4145:4145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a109.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2564:2564:2564) (2591:2591:2591))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a109.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2564:2564:2564) (2591:2591:2591))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a109.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2564:2564:2564) (2591:2591:2591))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a109.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2564:2564:2564) (2591:2591:2591))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a109.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2543:2543:2543))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a109.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1718:1718:1718) (1688:1688:1688))
        (PORT clk (2512:2512:2512) (2502:2502:2502))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a109.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1905:1905:1905) (1953:1953:1953))
        (PORT d[1] (1902:1902:1902) (1921:1921:1921))
        (PORT d[2] (1843:1843:1843) (1865:1865:1865))
        (PORT d[3] (4548:4548:4548) (4558:4558:4558))
        (PORT d[4] (1963:1963:1963) (2007:2007:2007))
        (PORT d[5] (2410:2410:2410) (2422:2422:2422))
        (PORT d[6] (5214:5214:5214) (5195:5195:5195))
        (PORT d[7] (1946:1946:1946) (1983:1983:1983))
        (PORT d[8] (2515:2515:2515) (2540:2540:2540))
        (PORT d[9] (1838:1838:1838) (1869:1869:1869))
        (PORT d[10] (3179:3179:3179) (3170:3170:3170))
        (PORT d[11] (2802:2802:2802) (2814:2814:2814))
        (PORT d[12] (2632:2632:2632) (2651:2651:2651))
        (PORT clk (2507:2507:2507) (2498:2498:2498))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a109.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5378:5378:5378) (5369:5369:5369))
        (PORT clk (2507:2507:2507) (2498:2498:2498))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a109.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2502:2502:2502))
        (PORT d[0] (6599:6599:6599) (6613:6613:6613))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a109.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2503:2503:2503))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a109.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2503:2503:2503))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a109.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2503:2503:2503))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a109.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2503:2503:2503))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|decode5\|w_anode1648w\[2\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (782:782:782) (845:845:845))
        (PORT datad (1030:1030:1030) (1060:1060:1060))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|decode5\|w_anode1648w\[2\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (571:571:571) (636:636:636))
        (PORT datab (260:260:260) (295:295:295))
        (PORT datac (1049:1049:1049) (1077:1077:1077))
        (PORT datad (662:662:662) (647:647:647))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|rden_decode_a\|w_anode1648w\[2\])
    (DELAY
      (ABSOLUTE
        (PORT datab (379:379:379) (502:502:502))
        (PORT datac (709:709:709) (747:747:747))
        (PORT datad (452:452:452) (468:468:468))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a13.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3103:3103:3103) (3228:3228:3228))
        (PORT clk (2529:2529:2529) (2549:2549:2549))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a13.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2937:2937:2937) (2968:2968:2968))
        (PORT d[1] (4756:4756:4756) (4918:4918:4918))
        (PORT d[2] (2549:2549:2549) (2577:2577:2577))
        (PORT d[3] (1835:1835:1835) (1918:1918:1918))
        (PORT d[4] (2897:2897:2897) (2940:2940:2940))
        (PORT d[5] (4213:4213:4213) (4241:4241:4241))
        (PORT d[6] (5190:5190:5190) (5306:5306:5306))
        (PORT d[7] (3030:3030:3030) (3030:3030:3030))
        (PORT d[8] (1896:1896:1896) (1975:1975:1975))
        (PORT d[9] (3426:3426:3426) (3497:3497:3497))
        (PORT d[10] (2605:2605:2605) (2661:2661:2661))
        (PORT d[11] (2444:2444:2444) (2482:2482:2482))
        (PORT d[12] (5064:5064:5064) (5264:5264:5264))
        (PORT clk (2525:2525:2525) (2545:2545:2545))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a13.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2423:2423:2423) (2345:2345:2345))
        (PORT clk (2525:2525:2525) (2545:2545:2545))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a13.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4188:4188:4188) (4091:4091:4091))
        (PORT clk (2525:2525:2525) (2545:2545:2545))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a13.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2549:2549:2549))
        (PORT d[0] (4906:4906:4906) (4905:4905:4905))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a13.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2550:2550:2550))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a13.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2550:2550:2550))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a13.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2550:2550:2550))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a13.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2550:2550:2550))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a13.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2502:2502:2502))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a13.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1408:1408:1408) (1405:1405:1405))
        (PORT clk (2478:2478:2478) (2461:2461:2461))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a13.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2592:2592:2592) (2626:2626:2626))
        (PORT d[1] (2908:2908:2908) (2929:2929:2929))
        (PORT d[2] (3547:3547:3547) (3559:3559:3559))
        (PORT d[3] (2483:2483:2483) (2504:2504:2504))
        (PORT d[4] (3376:3376:3376) (3396:3396:3396))
        (PORT d[5] (3129:3129:3129) (3133:3133:3133))
        (PORT d[6] (2873:2873:2873) (2905:2905:2905))
        (PORT d[7] (4104:4104:4104) (4202:4202:4202))
        (PORT d[8] (4489:4489:4489) (4461:4461:4461))
        (PORT d[9] (4199:4199:4199) (4199:4199:4199))
        (PORT d[10] (4868:4868:4868) (4831:4831:4831))
        (PORT d[11] (3083:3083:3083) (3102:3102:3102))
        (PORT d[12] (3256:3256:3256) (3262:3262:3262))
        (PORT clk (2473:2473:2473) (2457:2457:2457))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a13.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2708:2708:2708) (2604:2604:2604))
        (PORT clk (2473:2473:2473) (2457:2457:2457))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a13.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2461:2461:2461))
        (PORT d[0] (6404:6404:6404) (6394:6394:6394))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a13.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2462:2462:2462))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a13.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2462:2462:2462))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a13.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2462:2462:2462))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a13.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2462:2462:2462))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a77.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2738:2738:2738) (2872:2872:2872))
        (PORT clk (2557:2557:2557) (2583:2583:2583))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a77.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2858:2858:2858) (2883:2883:2883))
        (PORT d[1] (3138:3138:3138) (3164:3164:3164))
        (PORT d[2] (2208:2208:2208) (2240:2240:2240))
        (PORT d[3] (2110:2110:2110) (2181:2181:2181))
        (PORT d[4] (3308:3308:3308) (3346:3346:3346))
        (PORT d[5] (1807:1807:1807) (1847:1847:1847))
        (PORT d[6] (5548:5548:5548) (5663:5663:5663))
        (PORT d[7] (3373:3373:3373) (3363:3363:3363))
        (PORT d[8] (2266:2266:2266) (2339:2339:2339))
        (PORT d[9] (1869:1869:1869) (1908:1908:1908))
        (PORT d[10] (2973:2973:2973) (3024:3024:3024))
        (PORT d[11] (2895:2895:2895) (2936:2936:2936))
        (PORT d[12] (5371:5371:5371) (5565:5565:5565))
        (PORT clk (2553:2553:2553) (2579:2579:2579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a77.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2143:2143:2143) (2083:2083:2083))
        (PORT clk (2553:2553:2553) (2579:2579:2579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a77.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4267:4267:4267) (4166:4166:4166))
        (PORT clk (2553:2553:2553) (2579:2579:2579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a77.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2583:2583:2583))
        (PORT d[0] (4859:4859:4859) (4794:4794:4794))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a77.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2558:2558:2558) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a77.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2558:2558:2558) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a77.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2558:2558:2558) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a77.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2558:2558:2558) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a77.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2536:2536:2536))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a77.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1144:1144:1144) (1146:1146:1146))
        (PORT clk (2506:2506:2506) (2495:2495:2495))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a77.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2910:2910:2910) (2938:2938:2938))
        (PORT d[1] (3263:3263:3263) (3280:3280:3280))
        (PORT d[2] (4213:4213:4213) (4205:4205:4205))
        (PORT d[3] (2161:2161:2161) (2186:2186:2186))
        (PORT d[4] (2305:2305:2305) (2343:2343:2343))
        (PORT d[5] (3452:3452:3452) (3451:3451:3451))
        (PORT d[6] (4879:4879:4879) (4867:4867:4867))
        (PORT d[7] (2262:2262:2262) (2289:2289:2289))
        (PORT d[8] (2480:2480:2480) (2503:2503:2503))
        (PORT d[9] (2205:2205:2205) (2231:2231:2231))
        (PORT d[10] (3513:3513:3513) (3497:3497:3497))
        (PORT d[11] (3197:3197:3197) (3211:3211:3211))
        (PORT d[12] (2206:2206:2206) (2222:2222:2222))
        (PORT clk (2501:2501:2501) (2491:2491:2491))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a77.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3858:3858:3858) (3816:3816:3816))
        (PORT clk (2501:2501:2501) (2491:2491:2491))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a77.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2495:2495:2495))
        (PORT d[0] (6191:6191:6191) (6284:6284:6284))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a77.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2496:2496:2496))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a77.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2496:2496:2496))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a77.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2496:2496:2496))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a77.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2496:2496:2496))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|address_reg_b\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2190:2190:2190))
        (PORT asdata (1739:1739:1739) (1749:1749:1749))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[13\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1594:1594:1594) (1564:1564:1564))
        (PORT datab (1266:1266:1266) (1232:1232:1232))
        (PORT datac (2539:2539:2539) (2657:2657:2657))
        (PORT datad (2584:2584:2584) (2609:2609:2609))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[13\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2620:2620:2620) (2664:2664:2664))
        (PORT datab (1549:1549:1549) (1511:1511:1511))
        (PORT datac (1434:1434:1434) (1460:1460:1460))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a79.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5030:5030:5030) (5270:5270:5270))
        (PORT clk (2494:2494:2494) (2515:2515:2515))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a79.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4510:4510:4510) (4587:4587:4587))
        (PORT d[1] (3276:3276:3276) (3392:3392:3392))
        (PORT d[2] (5367:5367:5367) (5425:5425:5425))
        (PORT d[3] (3354:3354:3354) (3550:3550:3550))
        (PORT d[4] (4168:4168:4168) (4165:4165:4165))
        (PORT d[5] (4402:4402:4402) (4357:4357:4357))
        (PORT d[6] (3382:3382:3382) (3437:3437:3437))
        (PORT d[7] (5750:5750:5750) (5929:5929:5929))
        (PORT d[8] (3665:3665:3665) (3793:3793:3793))
        (PORT d[9] (5529:5529:5529) (5669:5669:5669))
        (PORT d[10] (3607:3607:3607) (3612:3612:3612))
        (PORT d[11] (5071:5071:5071) (5172:5172:5172))
        (PORT d[12] (5095:5095:5095) (5302:5302:5302))
        (PORT clk (2490:2490:2490) (2511:2511:2511))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a79.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4184:4184:4184) (4053:4053:4053))
        (PORT clk (2490:2490:2490) (2511:2511:2511))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a79.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6237:6237:6237) (6334:6334:6334))
        (PORT clk (2490:2490:2490) (2511:2511:2511))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a79.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2515:2515:2515))
        (PORT d[0] (4561:4561:4561) (4509:4509:4509))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a79.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2516:2516:2516))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a79.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2516:2516:2516))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a79.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2516:2516:2516))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a79.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2516:2516:2516))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a79.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2447:2447:2447) (2468:2468:2468))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a79.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1370:1370:1370) (1392:1392:1392))
        (PORT clk (2443:2443:2443) (2428:2428:2428))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a79.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4019:4019:4019) (4002:4002:4002))
        (PORT d[1] (3629:3629:3629) (3620:3620:3620))
        (PORT d[2] (3429:3429:3429) (3486:3486:3486))
        (PORT d[3] (5365:5365:5365) (5356:5356:5356))
        (PORT d[4] (4654:4654:4654) (4795:4795:4795))
        (PORT d[5] (5223:5223:5223) (5430:5430:5430))
        (PORT d[6] (4971:4971:4971) (4952:4952:4952))
        (PORT d[7] (4204:4204:4204) (4342:4342:4342))
        (PORT d[8] (5023:5023:5023) (5046:5046:5046))
        (PORT d[9] (3969:3969:3969) (4101:4101:4101))
        (PORT d[10] (4545:4545:4545) (4531:4531:4531))
        (PORT d[11] (5894:5894:5894) (6038:6038:6038))
        (PORT d[12] (6997:6997:6997) (7191:7191:7191))
        (PORT clk (2438:2438:2438) (2424:2424:2424))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a79.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3520:3520:3520) (3488:3488:3488))
        (PORT clk (2438:2438:2438) (2424:2424:2424))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a79.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2443:2443:2443) (2428:2428:2428))
        (PORT d[0] (5262:5262:5262) (5296:5296:5296))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a79.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2444:2444:2444) (2429:2429:2429))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a79.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2444:2444:2444) (2429:2429:2429))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a79.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2444:2444:2444) (2429:2429:2429))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a79.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2444:2444:2444) (2429:2429:2429))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a111.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4585:4585:4585) (4785:4785:4785))
        (PORT clk (2547:2547:2547) (2577:2577:2577))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a111.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3869:3869:3869) (3938:3938:3938))
        (PORT d[1] (3911:3911:3911) (4014:4014:4014))
        (PORT d[2] (4588:4588:4588) (4638:4638:4638))
        (PORT d[3] (3335:3335:3335) (3518:3518:3518))
        (PORT d[4] (4553:4553:4553) (4578:4578:4578))
        (PORT d[5] (5396:5396:5396) (5320:5320:5320))
        (PORT d[6] (4160:4160:4160) (4107:4107:4107))
        (PORT d[7] (4236:4236:4236) (4323:4323:4323))
        (PORT d[8] (3014:3014:3014) (3179:3179:3179))
        (PORT d[9] (4918:4918:4918) (5133:5133:5133))
        (PORT d[10] (4698:4698:4698) (4753:4753:4753))
        (PORT d[11] (4250:4250:4250) (4356:4356:4356))
        (PORT d[12] (4687:4687:4687) (4885:4885:4885))
        (PORT clk (2543:2543:2543) (2573:2573:2573))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a111.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5400:5400:5400) (5263:5263:5263))
        (PORT clk (2543:2543:2543) (2573:2573:2573))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a111.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6762:6762:6762) (6785:6785:6785))
        (PORT clk (2543:2543:2543) (2573:2573:2573))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a111.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2577:2577:2577))
        (PORT d[0] (3415:3415:3415) (3445:3445:3445))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a111.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2578:2578:2578))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a111.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2578:2578:2578))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a111.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2578:2578:2578))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a111.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2578:2578:2578))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a111.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2530:2530:2530))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a111.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2679:2679:2679) (2661:2661:2661))
        (PORT clk (2496:2496:2496) (2489:2489:2489))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a111.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5290:5290:5290) (5202:5202:5202))
        (PORT d[1] (4951:4951:4951) (4888:4888:4888))
        (PORT d[2] (4237:4237:4237) (4308:4308:4308))
        (PORT d[3] (6412:6412:6412) (6439:6439:6439))
        (PORT d[4] (4898:4898:4898) (5108:5108:5108))
        (PORT d[5] (5931:5931:5931) (6175:6175:6175))
        (PORT d[6] (7360:7360:7360) (7429:7429:7429))
        (PORT d[7] (4439:4439:4439) (4495:4495:4495))
        (PORT d[8] (5450:5450:5450) (5514:5514:5514))
        (PORT d[9] (4646:4646:4646) (4797:4797:4797))
        (PORT d[10] (4536:4536:4536) (4491:4491:4491))
        (PORT d[11] (4734:4734:4734) (4847:4847:4847))
        (PORT d[12] (4776:4776:4776) (4793:4793:4793))
        (PORT clk (2491:2491:2491) (2485:2485:2485))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a111.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4739:4739:4739) (4755:4755:4755))
        (PORT clk (2491:2491:2491) (2485:2485:2485))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a111.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2489:2489:2489))
        (PORT d[0] (4462:4462:4462) (4455:4455:4455))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a111.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2490:2490:2490))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a111.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2490:2490:2490))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a111.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2490:2490:2490))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a111.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2490:2490:2490))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a47.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4180:4180:4180) (4376:4376:4376))
        (PORT clk (2543:2543:2543) (2573:2573:2573))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a47.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4374:4374:4374) (4390:4390:4390))
        (PORT d[1] (3285:3285:3285) (3404:3404:3404))
        (PORT d[2] (4587:4587:4587) (4637:4637:4637))
        (PORT d[3] (3276:3276:3276) (3445:3445:3445))
        (PORT d[4] (4594:4594:4594) (4636:4636:4636))
        (PORT d[5] (5420:5420:5420) (5346:5346:5346))
        (PORT d[6] (4479:4479:4479) (4411:4411:4411))
        (PORT d[7] (4204:4204:4204) (4286:4286:4286))
        (PORT d[8] (3377:3377:3377) (3529:3529:3529))
        (PORT d[9] (5598:5598:5598) (5794:5794:5794))
        (PORT d[10] (4399:4399:4399) (4461:4461:4461))
        (PORT d[11] (3898:3898:3898) (4005:4005:4005))
        (PORT d[12] (4595:4595:4595) (4788:4788:4788))
        (PORT clk (2539:2539:2539) (2569:2569:2569))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a47.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4790:4790:4790) (4780:4780:4780))
        (PORT clk (2539:2539:2539) (2569:2569:2569))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a47.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6413:6413:6413) (6443:6443:6443))
        (PORT clk (2539:2539:2539) (2569:2569:2569))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a47.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2573:2573:2573))
        (PORT d[0] (5803:5803:5803) (5749:5749:5749))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a47.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2574:2574:2574))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a47.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2574:2574:2574))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a47.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2574:2574:2574))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a47.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2574:2574:2574))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a47.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2526:2526:2526))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a47.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2642:2642:2642) (2626:2626:2626))
        (PORT clk (2492:2492:2492) (2485:2485:2485))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a47.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5289:5289:5289) (5201:5201:5201))
        (PORT d[1] (4949:4949:4949) (4886:4886:4886))
        (PORT d[2] (3578:3578:3578) (3672:3672:3672))
        (PORT d[3] (6403:6403:6403) (6430:6430:6430))
        (PORT d[4] (5555:5555:5555) (5730:5730:5730))
        (PORT d[5] (6341:6341:6341) (6575:6575:6575))
        (PORT d[6] (7342:7342:7342) (7416:7416:7416))
        (PORT d[7] (4382:4382:4382) (4432:4432:4432))
        (PORT d[8] (5480:5480:5480) (5549:5549:5549))
        (PORT d[9] (4659:4659:4659) (4815:4815:4815))
        (PORT d[10] (4503:4503:4503) (4461:4461:4461))
        (PORT d[11] (4734:4734:4734) (4846:4846:4846))
        (PORT d[12] (4769:4769:4769) (4786:4786:4786))
        (PORT clk (2487:2487:2487) (2481:2481:2481))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a47.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5708:5708:5708) (5646:5646:5646))
        (PORT clk (2487:2487:2487) (2481:2481:2481))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a47.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2485:2485:2485))
        (PORT d[0] (4769:4769:4769) (4689:4689:4689))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a47.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2486:2486:2486))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a47.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2486:2486:2486))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a47.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2486:2486:2486))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a47.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2486:2486:2486))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a15.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5380:5380:5380) (5618:5618:5618))
        (PORT clk (2511:2511:2511) (2538:2538:2538))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a15.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4485:4485:4485) (4561:4561:4561))
        (PORT d[1] (2883:2883:2883) (2958:2958:2958))
        (PORT d[2] (5381:5381:5381) (5440:5440:5440))
        (PORT d[3] (3329:3329:3329) (3524:3524:3524))
        (PORT d[4] (3563:3563:3563) (3568:3568:3568))
        (PORT d[5] (5809:5809:5809) (5797:5797:5797))
        (PORT d[6] (3305:3305:3305) (3354:3354:3354))
        (PORT d[7] (3441:3441:3441) (3495:3495:3495))
        (PORT d[8] (3127:3127:3127) (3320:3320:3320))
        (PORT d[9] (5544:5544:5544) (5687:5687:5687))
        (PORT d[10] (3342:3342:3342) (3357:3357:3357))
        (PORT d[11] (5128:5128:5128) (5239:5239:5239))
        (PORT d[12] (5071:5071:5071) (5275:5275:5275))
        (PORT clk (2507:2507:2507) (2534:2534:2534))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a15.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3865:3865:3865) (3761:3761:3761))
        (PORT clk (2507:2507:2507) (2534:2534:2534))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a15.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6259:6259:6259) (6356:6356:6356))
        (PORT clk (2507:2507:2507) (2534:2534:2534))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a15.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2538:2538:2538))
        (PORT d[0] (3462:3462:3462) (3413:3413:3413))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a15.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2539:2539:2539))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a15.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2539:2539:2539))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a15.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2539:2539:2539))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a15.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2539:2539:2539))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a15.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2464:2464:2464) (2491:2491:2491))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a15.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1086:1086:1086) (1122:1122:1122))
        (PORT clk (2460:2460:2460) (2450:2450:2450))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a15.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3356:3356:3356) (3340:3340:3340))
        (PORT d[1] (3283:3283:3283) (3281:3281:3281))
        (PORT d[2] (3181:3181:3181) (3250:3250:3250))
        (PORT d[3] (5382:5382:5382) (5376:5376:5376))
        (PORT d[4] (3531:3531:3531) (3554:3554:3554))
        (PORT d[5] (5237:5237:5237) (5447:5447:5447))
        (PORT d[6] (4953:4953:4953) (4942:4942:4942))
        (PORT d[7] (3034:3034:3034) (3069:3069:3069))
        (PORT d[8] (4982:4982:4982) (5012:5012:5012))
        (PORT d[9] (5700:5700:5700) (5839:5839:5839))
        (PORT d[10] (3697:3697:3697) (3680:3680:3680))
        (PORT d[11] (5876:5876:5876) (6018:6018:6018))
        (PORT d[12] (6978:6978:6978) (7171:7171:7171))
        (PORT clk (2455:2455:2455) (2446:2446:2446))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a15.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3024:3024:3024) (3004:3004:3004))
        (PORT clk (2455:2455:2455) (2446:2446:2446))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a15.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2460:2460:2460) (2450:2450:2450))
        (PORT d[0] (6257:6257:6257) (6240:6240:6240))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a15.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2461:2461:2461) (2451:2451:2451))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a15.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2461:2461:2461) (2451:2451:2451))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a15.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2461:2461:2461) (2451:2451:2451))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a15.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2461:2461:2461) (2451:2451:2451))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[15\]\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2878:2878:2878) (2686:2686:2686))
        (PORT datab (2940:2940:2940) (2969:2969:2969))
        (PORT datac (2333:2333:2333) (2493:2493:2493))
        (PORT datad (906:906:906) (857:857:857))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[15\]\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1289:1289:1289) (1245:1245:1245))
        (PORT datab (2757:2757:2757) (2574:2574:2574))
        (PORT datac (2324:2324:2324) (2481:2481:2481))
        (PORT datad (206:206:206) (230:230:230))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a112.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2350:2350:2350) (2436:2436:2436))
        (PORT clk (2557:2557:2557) (2587:2587:2587))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a112.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3265:3265:3265) (3228:3228:3228))
        (PORT d[1] (4705:4705:4705) (4848:4848:4848))
        (PORT d[2] (6673:6673:6673) (6726:6726:6726))
        (PORT d[3] (4356:4356:4356) (4366:4366:4366))
        (PORT d[4] (4768:4768:4768) (4760:4760:4760))
        (PORT d[5] (4653:4653:4653) (4611:4611:4611))
        (PORT d[6] (5841:5841:5841) (5938:5938:5938))
        (PORT d[7] (6067:6067:6067) (6198:6198:6198))
        (PORT d[8] (3736:3736:3736) (3914:3914:3914))
        (PORT d[9] (4550:4550:4550) (4647:4647:4647))
        (PORT d[10] (4456:4456:4456) (4441:4441:4441))
        (PORT d[11] (6503:6503:6503) (6698:6698:6698))
        (PORT d[12] (5882:5882:5882) (6164:6164:6164))
        (PORT clk (2553:2553:2553) (2583:2583:2583))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a112.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6038:6038:6038) (6037:6037:6037))
        (PORT clk (2553:2553:2553) (2583:2583:2583))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a112.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5244:5244:5244) (5137:5137:5137))
        (PORT clk (2553:2553:2553) (2583:2583:2583))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a112.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2587:2587:2587))
        (PORT d[0] (3849:3849:3849) (3884:3884:3884))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a112.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2558:2558:2558) (2588:2588:2588))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a112.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2558:2558:2558) (2588:2588:2588))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a112.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2558:2558:2558) (2588:2588:2588))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a112.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2558:2558:2558) (2588:2588:2588))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a112.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2540:2540:2540))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a112.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3988:3988:3988) (3879:3879:3879))
        (PORT clk (2506:2506:2506) (2499:2499:2499))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a112.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4772:4772:4772) (4845:4845:4845))
        (PORT d[1] (5703:5703:5703) (5620:5620:5620))
        (PORT d[2] (5318:5318:5318) (5346:5346:5346))
        (PORT d[3] (5892:5892:5892) (5799:5799:5799))
        (PORT d[4] (5175:5175:5175) (5305:5305:5305))
        (PORT d[5] (4677:4677:4677) (4778:4778:4778))
        (PORT d[6] (5715:5715:5715) (5659:5659:5659))
        (PORT d[7] (4853:4853:4853) (4995:4995:4995))
        (PORT d[8] (5546:5546:5546) (5458:5458:5458))
        (PORT d[9] (6321:6321:6321) (6219:6219:6219))
        (PORT d[10] (6038:6038:6038) (6022:6022:6022))
        (PORT d[11] (5549:5549:5549) (5477:5477:5477))
        (PORT d[12] (7273:7273:7273) (7409:7409:7409))
        (PORT clk (2501:2501:2501) (2495:2495:2495))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a112.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5217:5217:5217) (5243:5243:5243))
        (PORT clk (2501:2501:2501) (2495:2495:2495))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a112.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2499:2499:2499))
        (PORT d[0] (5094:5094:5094) (5104:5104:5104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a112.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2500:2500:2500))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a112.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2500:2500:2500))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a112.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2500:2500:2500))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a112.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2500:2500:2500))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a80.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2993:2993:2993) (3069:3069:3069))
        (PORT clk (2568:2568:2568) (2590:2590:2590))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a80.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4684:4684:4684) (4634:4634:4634))
        (PORT d[1] (1351:1351:1351) (1371:1371:1371))
        (PORT d[2] (3275:3275:3275) (3252:3252:3252))
        (PORT d[3] (5051:5051:5051) (5060:5060:5060))
        (PORT d[4] (5852:5852:5852) (5832:5832:5832))
        (PORT d[5] (2343:2343:2343) (2348:2348:2348))
        (PORT d[6] (1736:1736:1736) (1751:1751:1751))
        (PORT d[7] (4470:4470:4470) (4551:4551:4551))
        (PORT d[8] (3824:3824:3824) (4009:4009:4009))
        (PORT d[9] (3850:3850:3850) (3961:3961:3961))
        (PORT d[10] (1751:1751:1751) (1764:1764:1764))
        (PORT d[11] (4866:4866:4866) (5069:5069:5069))
        (PORT d[12] (2289:2289:2289) (2257:2257:2257))
        (PORT clk (2564:2564:2564) (2586:2586:2586))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a80.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3288:3288:3288) (3308:3308:3308))
        (PORT clk (2564:2564:2564) (2586:2586:2586))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a80.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4895:4895:4895) (4826:4826:4826))
        (PORT clk (2564:2564:2564) (2586:2586:2586))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a80.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2568:2568:2568) (2590:2590:2590))
        (PORT d[0] (5278:5278:5278) (5272:5272:5272))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a80.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2569:2569:2569) (2591:2591:2591))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a80.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2569:2569:2569) (2591:2591:2591))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a80.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2569:2569:2569) (2591:2591:2591))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a80.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2569:2569:2569) (2591:2591:2591))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a80.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2543:2543:2543))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a80.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3324:3324:3324) (3226:3226:3226))
        (PORT clk (2517:2517:2517) (2502:2502:2502))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a80.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5493:5493:5493) (5569:5569:5569))
        (PORT d[1] (6410:6410:6410) (6328:6328:6328))
        (PORT d[2] (6034:6034:6034) (6061:6061:6061))
        (PORT d[3] (6593:6593:6593) (6496:6496:6496))
        (PORT d[4] (6165:6165:6165) (6286:6286:6286))
        (PORT d[5] (4277:4277:4277) (4353:4353:4353))
        (PORT d[6] (6440:6440:6440) (6380:6380:6380))
        (PORT d[7] (5573:5573:5573) (5717:5717:5717))
        (PORT d[8] (6386:6386:6386) (6299:6299:6299))
        (PORT d[9] (4286:4286:4286) (4409:4409:4409))
        (PORT d[10] (7096:7096:7096) (7075:7075:7075))
        (PORT d[11] (6238:6238:6238) (6156:6156:6156))
        (PORT d[12] (6260:6260:6260) (6312:6312:6312))
        (PORT clk (2512:2512:2512) (2498:2498:2498))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a80.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4566:4566:4566) (4596:4596:4596))
        (PORT clk (2512:2512:2512) (2498:2498:2498))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a80.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2502:2502:2502))
        (PORT d[0] (6203:6203:6203) (6330:6330:6330))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a80.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2503:2503:2503))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a80.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2503:2503:2503))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a80.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2503:2503:2503))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a80.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2503:2503:2503))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a16.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3319:3319:3319) (3383:3383:3383))
        (PORT clk (2568:2568:2568) (2591:2591:2591))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a16.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4694:4694:4694) (4646:4646:4646))
        (PORT d[1] (2018:2018:2018) (2007:2007:2007))
        (PORT d[2] (3631:3631:3631) (3615:3615:3615))
        (PORT d[3] (5031:5031:5031) (5039:5039:5039))
        (PORT d[4] (5861:5861:5861) (5841:5841:5841))
        (PORT d[5] (2982:2982:2982) (2976:2976:2976))
        (PORT d[6] (1705:1705:1705) (1711:1711:1711))
        (PORT d[7] (4149:4149:4149) (4229:4229:4229))
        (PORT d[8] (3793:3793:3793) (3975:3975:3975))
        (PORT d[9] (4227:4227:4227) (4336:4336:4336))
        (PORT d[10] (1750:1750:1750) (1763:1763:1763))
        (PORT d[11] (5230:5230:5230) (5425:5425:5425))
        (PORT d[12] (2008:2008:2008) (1989:1989:1989))
        (PORT clk (2564:2564:2564) (2587:2587:2587))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a16.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2243:2243:2243) (2109:2109:2109))
        (PORT clk (2564:2564:2564) (2587:2587:2587))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a16.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4575:4575:4575) (4507:4507:4507))
        (PORT clk (2564:2564:2564) (2587:2587:2587))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a16.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2568:2568:2568) (2591:2591:2591))
        (PORT d[0] (4515:4515:4515) (4470:4470:4470))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a16.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2569:2569:2569) (2592:2592:2592))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a16.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2569:2569:2569) (2592:2592:2592))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a16.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2569:2569:2569) (2592:2592:2592))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a16.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2569:2569:2569) (2592:2592:2592))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a16.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2544:2544:2544))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a16.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3028:3028:3028) (2930:2930:2930))
        (PORT clk (2517:2517:2517) (2503:2503:2503))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a16.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5892:5892:5892) (5963:5963:5963))
        (PORT d[1] (6390:6390:6390) (6307:6307:6307))
        (PORT d[2] (6042:6042:6042) (6070:6070:6070))
        (PORT d[3] (6934:6934:6934) (6836:6836:6836))
        (PORT d[4] (6197:6197:6197) (6320:6320:6320))
        (PORT d[5] (4258:4258:4258) (4334:4334:4334))
        (PORT d[6] (6799:6799:6799) (6739:6739:6739))
        (PORT d[7] (5871:5871:5871) (6007:6007:6007))
        (PORT d[8] (6405:6405:6405) (6328:6328:6328))
        (PORT d[9] (4038:4038:4038) (4182:4182:4182))
        (PORT d[10] (6764:6764:6764) (6748:6748:6748))
        (PORT d[11] (6244:6244:6244) (6163:6163:6163))
        (PORT d[12] (6292:6292:6292) (6348:6348:6348))
        (PORT clk (2512:2512:2512) (2499:2499:2499))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a16.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4387:4387:4387) (4492:4492:4492))
        (PORT clk (2512:2512:2512) (2499:2499:2499))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a16.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2503:2503:2503))
        (PORT d[0] (4640:4640:4640) (4616:4616:4616))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a16.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2504:2504:2504))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a16.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2504:2504:2504))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a16.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2504:2504:2504))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a16.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2504:2504:2504))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[16\]\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2176:2176:2176) (2273:2273:2273))
        (PORT datab (1738:1738:1738) (1739:1739:1739))
        (PORT datac (960:960:960) (949:949:949))
        (PORT datad (1307:1307:1307) (1274:1274:1274))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a48.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2617:2617:2617) (2683:2683:2683))
        (PORT clk (2572:2572:2572) (2599:2599:2599))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a48.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3919:3919:3919) (3871:3871:3871))
        (PORT d[1] (5306:5306:5306) (5434:5434:5434))
        (PORT d[2] (3583:3583:3583) (3567:3567:3567))
        (PORT d[3] (4945:4945:4945) (4942:4942:4942))
        (PORT d[4] (5099:5099:5099) (5085:5085:5085))
        (PORT d[5] (2058:2058:2058) (2067:2067:2067))
        (PORT d[6] (2077:2077:2077) (2081:2081:2081))
        (PORT d[7] (6410:6410:6410) (6536:6536:6536))
        (PORT d[8] (4064:4064:4064) (4230:4230:4230))
        (PORT d[9] (3467:3467:3467) (3539:3539:3539))
        (PORT d[10] (2076:2076:2076) (2082:2082:2082))
        (PORT d[11] (4454:4454:4454) (4653:4653:4653))
        (PORT d[12] (2629:2629:2629) (2590:2590:2590))
        (PORT clk (2568:2568:2568) (2595:2595:2595))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a48.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4339:4339:4339) (4298:4298:4298))
        (PORT clk (2568:2568:2568) (2595:2595:2595))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a48.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4545:4545:4545) (4478:4478:4478))
        (PORT clk (2568:2568:2568) (2595:2595:2595))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a48.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2572:2572:2572) (2599:2599:2599))
        (PORT d[0] (5730:5730:5730) (5659:5659:5659))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a48.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2573:2573:2573) (2600:2600:2600))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a48.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2573:2573:2573) (2600:2600:2600))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a48.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2573:2573:2573) (2600:2600:2600))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a48.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2573:2573:2573) (2600:2600:2600))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a48.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2552:2552:2552))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a48.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3659:3659:3659) (3557:3557:3557))
        (PORT clk (2521:2521:2521) (2511:2511:2511))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a48.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5142:5142:5142) (5218:5218:5218))
        (PORT d[1] (5970:5970:5970) (5888:5888:5888))
        (PORT d[2] (5701:5701:5701) (5732:5732:5732))
        (PORT d[3] (6280:6280:6280) (6185:6185:6185))
        (PORT d[4] (5821:5821:5821) (5945:5945:5945))
        (PORT d[5] (3940:3940:3940) (4020:4020:4020))
        (PORT d[6] (6080:6080:6080) (6022:6022:6022))
        (PORT d[7] (5235:5235:5235) (5382:5382:5382))
        (PORT d[8] (6037:6037:6037) (5958:5958:5958))
        (PORT d[9] (4035:4035:4035) (4178:4178:4178))
        (PORT d[10] (6395:6395:6395) (6381:6381:6381))
        (PORT d[11] (5883:5883:5883) (5808:5808:5808))
        (PORT d[12] (5359:5359:5359) (5459:5459:5459))
        (PORT clk (2516:2516:2516) (2507:2507:2507))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a48.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4791:4791:4791) (4643:4643:4643))
        (PORT clk (2516:2516:2516) (2507:2507:2507))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a48.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2511:2511:2511))
        (PORT d[0] (5978:5978:5978) (5897:5897:5897))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a48.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2512:2512:2512))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a48.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2512:2512:2512))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a48.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2512:2512:2512))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a48.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2512:2512:2512))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[16\]\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (998:998:998) (997:997:997))
        (PORT datab (1049:1049:1049) (1052:1052:1052))
        (PORT datac (3155:3155:3155) (3152:3152:3152))
        (PORT datad (1304:1304:1304) (1290:1290:1290))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a18.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4243:4243:4243) (4383:4383:4383))
        (PORT clk (2556:2556:2556) (2587:2587:2587))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a18.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1797:1797:1797) (1821:1821:1821))
        (PORT d[1] (6308:6308:6308) (6572:6572:6572))
        (PORT d[2] (1468:1468:1468) (1510:1510:1510))
        (PORT d[3] (1454:1454:1454) (1485:1485:1485))
        (PORT d[4] (1168:1168:1168) (1222:1222:1222))
        (PORT d[5] (1173:1173:1173) (1213:1213:1213))
        (PORT d[6] (1227:1227:1227) (1290:1290:1290))
        (PORT d[7] (1132:1132:1132) (1167:1167:1167))
        (PORT d[8] (1393:1393:1393) (1424:1424:1424))
        (PORT d[9] (5714:5714:5714) (5933:5933:5933))
        (PORT d[10] (1760:1760:1760) (1770:1770:1770))
        (PORT d[11] (1476:1476:1476) (1521:1521:1521))
        (PORT d[12] (1144:1144:1144) (1184:1184:1184))
        (PORT clk (2552:2552:2552) (2583:2583:2583))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a18.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1425:1425:1425) (1362:1362:1362))
        (PORT clk (2552:2552:2552) (2583:2583:2583))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a18.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3086:3086:3086) (3000:3000:3000))
        (PORT clk (2552:2552:2552) (2583:2583:2583))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a18.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2587:2587:2587))
        (PORT d[0] (2272:2272:2272) (2199:2199:2199))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a18.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2588:2588:2588))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a18.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2588:2588:2588))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a18.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2588:2588:2588))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a18.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2588:2588:2588))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a18.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2540:2540:2540))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a18.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1658:1658:1658) (1635:1635:1635))
        (PORT clk (2505:2505:2505) (2499:2499:2499))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a18.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1525:1525:1525) (1566:1566:1566))
        (PORT d[1] (3024:3024:3024) (2997:2997:2997))
        (PORT d[2] (1526:1526:1526) (1559:1559:1559))
        (PORT d[3] (1209:1209:1209) (1252:1252:1252))
        (PORT d[4] (1174:1174:1174) (1216:1216:1216))
        (PORT d[5] (1229:1229:1229) (1273:1273:1273))
        (PORT d[6] (2360:2360:2360) (2415:2415:2415))
        (PORT d[7] (1206:1206:1206) (1237:1237:1237))
        (PORT d[8] (1541:1541:1541) (1575:1575:1575))
        (PORT d[9] (2109:2109:2109) (2125:2125:2125))
        (PORT d[10] (2287:2287:2287) (2333:2333:2333))
        (PORT d[11] (1190:1190:1190) (1228:1228:1228))
        (PORT d[12] (1266:1266:1266) (1306:1306:1306))
        (PORT clk (2500:2500:2500) (2495:2495:2495))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a18.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1085:1085:1085) (1014:1014:1014))
        (PORT clk (2500:2500:2500) (2495:2495:2495))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a18.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2499:2499:2499))
        (PORT d[0] (3896:3896:3896) (3790:3790:3790))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a18.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2500:2500:2500))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a18.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2500:2500:2500))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a18.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2500:2500:2500))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a18.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2500:2500:2500))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a82.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1819:1819:1819) (1815:1815:1815))
        (PORT clk (2533:2533:2533) (2560:2560:2560))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a82.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5386:5386:5386) (5552:5552:5552))
        (PORT d[1] (4872:4872:4872) (5114:5114:5114))
        (PORT d[2] (4515:4515:4515) (4584:4584:4584))
        (PORT d[3] (2616:2616:2616) (2777:2777:2777))
        (PORT d[4] (6773:6773:6773) (6909:6909:6909))
        (PORT d[5] (2550:2550:2550) (2600:2600:2600))
        (PORT d[6] (4677:4677:4677) (4707:4707:4707))
        (PORT d[7] (2430:2430:2430) (2533:2533:2533))
        (PORT d[8] (4249:4249:4249) (4393:4393:4393))
        (PORT d[9] (5504:5504:5504) (5658:5658:5658))
        (PORT d[10] (5543:5543:5543) (5669:5669:5669))
        (PORT d[11] (4750:4750:4750) (4898:4898:4898))
        (PORT d[12] (2549:2549:2549) (2556:2556:2556))
        (PORT clk (2529:2529:2529) (2556:2556:2556))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a82.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5135:5135:5135) (5050:5050:5050))
        (PORT clk (2529:2529:2529) (2556:2556:2556))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a82.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6236:6236:6236) (6329:6329:6329))
        (PORT clk (2529:2529:2529) (2556:2556:2556))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a82.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2560:2560:2560))
        (PORT d[0] (5903:5903:5903) (5856:5856:5856))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a82.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2561:2561:2561))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a82.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2561:2561:2561))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a82.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2561:2561:2561))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a82.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2561:2561:2561))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a82.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2513:2513:2513))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a82.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2140:2140:2140) (2142:2142:2142))
        (PORT clk (2482:2482:2482) (2472:2472:2472))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a82.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4549:4549:4549) (4496:4496:4496))
        (PORT d[1] (3315:3315:3315) (3306:3306:3306))
        (PORT d[2] (2740:2740:2740) (2748:2748:2748))
        (PORT d[3] (3441:3441:3441) (3457:3457:3457))
        (PORT d[4] (6412:6412:6412) (6702:6702:6702))
        (PORT d[5] (1955:1955:1955) (1972:1972:1972))
        (PORT d[6] (6857:6857:6857) (6870:6870:6870))
        (PORT d[7] (2479:2479:2479) (2550:2550:2550))
        (PORT d[8] (2867:2867:2867) (2861:2861:2861))
        (PORT d[9] (1935:1935:1935) (1950:1950:1950))
        (PORT d[10] (2055:2055:2055) (2077:2077:2077))
        (PORT d[11] (4352:4352:4352) (4383:4383:4383))
        (PORT d[12] (2071:2071:2071) (2103:2103:2103))
        (PORT clk (2477:2477:2477) (2468:2468:2468))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a82.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1912:1912:1912) (1827:1827:1827))
        (PORT clk (2477:2477:2477) (2468:2468:2468))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a82.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2472:2472:2472))
        (PORT d[0] (4172:4172:4172) (4089:4089:4089))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a82.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2473:2473:2473))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a82.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2473:2473:2473))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a82.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2473:2473:2473))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a82.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2473:2473:2473))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[18\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3272:3272:3272) (3280:3280:3280))
        (PORT datab (1716:1716:1716) (1743:1743:1743))
        (PORT datac (3697:3697:3697) (3821:3821:3821))
        (PORT datad (1031:1031:1031) (1021:1021:1021))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a50.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1792:1792:1792) (1787:1787:1787))
        (PORT clk (2530:2530:2530) (2558:2558:2558))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a50.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5061:5061:5061) (5234:5234:5234))
        (PORT d[1] (4858:4858:4858) (5098:5098:5098))
        (PORT d[2] (4176:4176:4176) (4246:4246:4246))
        (PORT d[3] (2630:2630:2630) (2789:2789:2789))
        (PORT d[4] (6818:6818:6818) (6957:6957:6957))
        (PORT d[5] (2589:2589:2589) (2639:2639:2639))
        (PORT d[6] (4700:4700:4700) (4734:4734:4734))
        (PORT d[7] (2443:2443:2443) (2545:2545:2545))
        (PORT d[8] (4216:4216:4216) (4358:4358:4358))
        (PORT d[9] (5163:5163:5163) (5320:5320:5320))
        (PORT d[10] (5476:5476:5476) (5588:5588:5588))
        (PORT d[11] (4773:4773:4773) (4925:4925:4925))
        (PORT d[12] (2563:2563:2563) (2573:2573:2573))
        (PORT clk (2526:2526:2526) (2554:2554:2554))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a50.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4774:4774:4774) (4758:4758:4758))
        (PORT clk (2526:2526:2526) (2554:2554:2554))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a50.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6674:6674:6674) (6814:6814:6814))
        (PORT clk (2526:2526:2526) (2554:2554:2554))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a50.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2558:2558:2558))
        (PORT d[0] (5746:5746:5746) (5636:5636:5636))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a50.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2559:2559:2559))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a50.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2559:2559:2559))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a50.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2559:2559:2559))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a50.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2559:2559:2559))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a50.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2511:2511:2511))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a50.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2150:2150:2150) (2165:2165:2165))
        (PORT clk (2479:2479:2479) (2470:2470:2470))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a50.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4176:4176:4176) (4130:4130:4130))
        (PORT d[1] (3313:3313:3313) (3303:3303:3303))
        (PORT d[2] (2080:2080:2080) (2102:2102:2102))
        (PORT d[3] (3432:3432:3432) (3448:3448:3448))
        (PORT d[4] (6451:6451:6451) (6745:6745:6745))
        (PORT d[5] (1996:1996:1996) (2017:2017:2017))
        (PORT d[6] (6799:6799:6799) (6807:6807:6807))
        (PORT d[7] (2178:2178:2178) (2261:2261:2261))
        (PORT d[8] (2570:2570:2570) (2563:2563:2563))
        (PORT d[9] (3556:3556:3556) (3618:3618:3618))
        (PORT d[10] (2093:2093:2093) (2115:2115:2115))
        (PORT d[11] (4297:4297:4297) (4327:4327:4327))
        (PORT d[12] (2148:2148:2148) (2183:2183:2183))
        (PORT clk (2474:2474:2474) (2466:2466:2466))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a50.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5724:5724:5724) (5682:5682:5682))
        (PORT clk (2474:2474:2474) (2466:2466:2466))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a50.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2470:2470:2470))
        (PORT d[0] (3377:3377:3377) (3334:3334:3334))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a50.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2471:2471:2471))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a50.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2471:2471:2471))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a50.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2471:2471:2471))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a50.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2471:2471:2471))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a114.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1137:1137:1137) (1142:1142:1142))
        (PORT clk (2512:2512:2512) (2533:2533:2533))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a114.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5009:5009:5009) (5170:5170:5170))
        (PORT d[1] (4923:4923:4923) (5167:5167:5167))
        (PORT d[2] (4179:4179:4179) (4235:4235:4235))
        (PORT d[3] (3307:3307:3307) (3459:3459:3459))
        (PORT d[4] (6404:6404:6404) (6538:6538:6538))
        (PORT d[5] (2585:2585:2585) (2634:2634:2634))
        (PORT d[6] (4357:4357:4357) (4393:4393:4393))
        (PORT d[7] (2882:2882:2882) (2983:2983:2983))
        (PORT d[8] (3845:3845:3845) (3992:3992:3992))
        (PORT d[9] (5154:5154:5154) (5310:5310:5310))
        (PORT d[10] (5552:5552:5552) (5674:5674:5674))
        (PORT d[11] (4419:4419:4419) (4569:4569:4569))
        (PORT d[12] (2838:2838:2838) (2831:2831:2831))
        (PORT clk (2508:2508:2508) (2529:2529:2529))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a114.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3067:3067:3067) (2951:2951:2951))
        (PORT clk (2508:2508:2508) (2529:2529:2529))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a114.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6692:6692:6692) (6833:6833:6833))
        (PORT clk (2508:2508:2508) (2529:2529:2529))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a114.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2533:2533:2533))
        (PORT d[0] (3394:3394:3394) (3383:3383:3383))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a114.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2534:2534:2534))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a114.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2534:2534:2534))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a114.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2534:2534:2534))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a114.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2534:2534:2534))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a114.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2486:2486:2486))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a114.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1563:1563:1563) (1588:1588:1588))
        (PORT clk (2462:2462:2462) (2445:2445:2445))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a114.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3898:3898:3898) (3865:3865:3865))
        (PORT d[1] (2959:2959:2959) (2950:2950:2950))
        (PORT d[2] (2397:2397:2397) (2413:2413:2413))
        (PORT d[3] (3097:3097:3097) (3113:3113:3113))
        (PORT d[4] (6440:6440:6440) (6741:6741:6741))
        (PORT d[5] (2354:2354:2354) (2372:2372:2372))
        (PORT d[6] (6778:6778:6778) (6784:6784:6784))
        (PORT d[7] (3195:3195:3195) (3250:3250:3250))
        (PORT d[8] (2323:2323:2323) (2343:2343:2343))
        (PORT d[9] (2269:2269:2269) (2283:2283:2283))
        (PORT d[10] (2442:2442:2442) (2501:2501:2501))
        (PORT d[11] (4722:4722:4722) (4749:4749:4749))
        (PORT d[12] (2462:2462:2462) (2488:2488:2488))
        (PORT clk (2457:2457:2457) (2441:2441:2441))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a114.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2602:2602:2602) (2486:2486:2486))
        (PORT clk (2457:2457:2457) (2441:2441:2441))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a114.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2445:2445:2445))
        (PORT d[0] (2852:2852:2852) (2761:2761:2761))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a114.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2463:2463:2463) (2446:2446:2446))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a114.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2463:2463:2463) (2446:2446:2446))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a114.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2463:2463:2463) (2446:2446:2446))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a114.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2463:2463:2463) (2446:2446:2446))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[18\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (1444:1444:1444) (1429:1429:1429))
        (PORT datac (3220:3220:3220) (3235:3235:3235))
        (PORT datad (1382:1382:1382) (1363:1363:1363))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a83.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6025:6025:6025) (6235:6235:6235))
        (PORT clk (2553:2553:2553) (2584:2584:2584))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a83.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5313:5313:5313) (5415:5415:5415))
        (PORT d[1] (3749:3749:3749) (3913:3913:3913))
        (PORT d[2] (3978:3978:3978) (3925:3925:3925))
        (PORT d[3] (3073:3073:3073) (3282:3282:3282))
        (PORT d[4] (5557:5557:5557) (5652:5652:5652))
        (PORT d[5] (3724:3724:3724) (3688:3688:3688))
        (PORT d[6] (4964:4964:4964) (4947:4947:4947))
        (PORT d[7] (2870:2870:2870) (3008:3008:3008))
        (PORT d[8] (3210:3210:3210) (3415:3415:3415))
        (PORT d[9] (5339:5339:5339) (5561:5561:5561))
        (PORT d[10] (5451:5451:5451) (5514:5514:5514))
        (PORT d[11] (4704:4704:4704) (4874:4874:4874))
        (PORT d[12] (3844:3844:3844) (3932:3932:3932))
        (PORT clk (2549:2549:2549) (2580:2580:2580))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a83.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5132:5132:5132) (5021:5021:5021))
        (PORT clk (2549:2549:2549) (2580:2580:2580))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a83.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6415:6415:6415) (6462:6462:6462))
        (PORT clk (2549:2549:2549) (2580:2580:2580))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a83.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2584:2584:2584))
        (PORT d[0] (5147:5147:5147) (5115:5115:5115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a83.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2585:2585:2585))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a83.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2585:2585:2585))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a83.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2585:2585:2585))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a83.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2585:2585:2585))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a83.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2537:2537:2537))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a83.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1614:1614:1614) (1687:1687:1687))
        (PORT clk (2502:2502:2502) (2496:2496:2496))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a83.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7139:7139:7139) (7045:7045:7045))
        (PORT d[1] (6799:6799:6799) (6728:6728:6728))
        (PORT d[2] (3698:3698:3698) (3715:3715:3715))
        (PORT d[3] (7532:7532:7532) (7603:7603:7603))
        (PORT d[4] (5779:5779:5779) (6070:6070:6070))
        (PORT d[5] (7751:7751:7751) (7989:7989:7989))
        (PORT d[6] (7027:7027:7027) (7102:7102:7102))
        (PORT d[7] (3033:3033:3033) (3138:3138:3138))
        (PORT d[8] (4097:4097:4097) (4037:4037:4037))
        (PORT d[9] (3633:3633:3633) (3619:3619:3619))
        (PORT d[10] (2896:2896:2896) (2871:2871:2871))
        (PORT d[11] (4736:4736:4736) (4841:4841:4841))
        (PORT d[12] (3623:3623:3623) (3597:3597:3597))
        (PORT clk (2497:2497:2497) (2492:2492:2492))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a83.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4547:4547:4547) (4565:4565:4565))
        (PORT clk (2497:2497:2497) (2492:2492:2492))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a83.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2496:2496:2496))
        (PORT d[0] (4867:4867:4867) (4835:4835:4835))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a83.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2497:2497:2497))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a83.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2497:2497:2497))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a83.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2497:2497:2497))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a83.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2497:2497:2497))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a115.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6061:6061:6061) (6274:6274:6274))
        (PORT clk (2549:2549:2549) (2576:2576:2576))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a115.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4979:4979:4979) (5105:5105:5105))
        (PORT d[1] (4106:4106:4106) (4265:4265:4265))
        (PORT d[2] (4075:4075:4075) (4023:4023:4023))
        (PORT d[3] (3024:3024:3024) (3229:3229:3229))
        (PORT d[4] (5641:5641:5641) (5748:5748:5748))
        (PORT d[5] (4029:4029:4029) (3982:3982:3982))
        (PORT d[6] (4621:4621:4621) (4607:4607:4607))
        (PORT d[7] (2849:2849:2849) (2983:2983:2983))
        (PORT d[8] (3496:3496:3496) (3682:3682:3682))
        (PORT d[9] (5559:5559:5559) (5745:5745:5745))
        (PORT d[10] (5724:5724:5724) (5777:5777:5777))
        (PORT d[11] (4713:4713:4713) (4884:4884:4884))
        (PORT d[12] (3809:3809:3809) (3894:3894:3894))
        (PORT clk (2545:2545:2545) (2572:2572:2572))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a115.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5067:5067:5067) (4901:4901:4901))
        (PORT clk (2545:2545:2545) (2572:2572:2572))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a115.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6396:6396:6396) (6444:6444:6444))
        (PORT clk (2545:2545:2545) (2572:2572:2572))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a115.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2576:2576:2576))
        (PORT d[0] (3362:3362:3362) (3349:3349:3349))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a115.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2577:2577:2577))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a115.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2577:2577:2577))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a115.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2577:2577:2577))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a115.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2577:2577:2577))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a115.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2529:2529:2529))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a115.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1930:1930:1930) (2001:2001:2001))
        (PORT clk (2498:2498:2498) (2488:2488:2488))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a115.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7470:7470:7470) (7368:7368:7368))
        (PORT d[1] (7107:7107:7107) (7014:7014:7014))
        (PORT d[2] (3310:3310:3310) (3334:3334:3334))
        (PORT d[3] (7565:7565:7565) (7637:7637:7637))
        (PORT d[4] (6045:6045:6045) (6311:6311:6311))
        (PORT d[5] (7773:7773:7773) (8014:8014:8014))
        (PORT d[6] (7024:7024:7024) (7101:7101:7101))
        (PORT d[7] (3293:3293:3293) (3391:3391:3391))
        (PORT d[8] (3753:3753:3753) (3705:3705:3705))
        (PORT d[9] (3610:3610:3610) (3593:3593:3593))
        (PORT d[10] (3193:3193:3193) (3159:3159:3159))
        (PORT d[11] (5051:5051:5051) (5140:5140:5140))
        (PORT d[12] (3634:3634:3634) (3591:3591:3591))
        (PORT clk (2493:2493:2493) (2484:2484:2484))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a115.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4746:4746:4746) (4759:4759:4759))
        (PORT clk (2493:2493:2493) (2484:2484:2484))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a115.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2488:2488:2488))
        (PORT d[0] (6217:6217:6217) (6197:6197:6197))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a115.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2489:2489:2489))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a115.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2489:2489:2489))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a115.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2489:2489:2489))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a115.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2489:2489:2489))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a51.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6038:6038:6038) (6248:6248:6248))
        (PORT clk (2549:2549:2549) (2580:2580:2580))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a51.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4974:4974:4974) (5102:5102:5102))
        (PORT d[1] (3721:3721:3721) (3883:3883:3883))
        (PORT d[2] (3657:3657:3657) (3596:3596:3596))
        (PORT d[3] (3101:3101:3101) (3313:3313:3313))
        (PORT d[4] (5636:5636:5636) (5745:5745:5745))
        (PORT d[5] (4401:4401:4401) (4344:4344:4344))
        (PORT d[6] (4966:4966:4966) (4947:4947:4947))
        (PORT d[7] (2860:2860:2860) (2999:2999:2999))
        (PORT d[8] (3495:3495:3495) (3690:3690:3690))
        (PORT d[9] (5348:5348:5348) (5571:5571:5571))
        (PORT d[10] (5781:5781:5781) (5839:5839:5839))
        (PORT d[11] (4705:4705:4705) (4875:4875:4875))
        (PORT d[12] (4196:4196:4196) (4280:4280:4280))
        (PORT clk (2545:2545:2545) (2576:2576:2576))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a51.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4822:4822:4822) (4853:4853:4853))
        (PORT clk (2545:2545:2545) (2576:2576:2576))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a51.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6503:6503:6503) (6554:6554:6554))
        (PORT clk (2545:2545:2545) (2576:2576:2576))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a51.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2580:2580:2580))
        (PORT d[0] (5827:5827:5827) (5793:5793:5793))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a51.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2581:2581:2581))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a51.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2581:2581:2581))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a51.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2581:2581:2581))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a51.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2581:2581:2581))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a51.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2533:2533:2533))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a51.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1633:1633:1633) (1710:1710:1710))
        (PORT clk (2498:2498:2498) (2492:2492:2492))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a51.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7070:7070:7070) (6971:6971:6971))
        (PORT d[1] (6793:6793:6793) (6723:6723:6723))
        (PORT d[2] (3685:3685:3685) (3703:3703:3703))
        (PORT d[3] (7527:7527:7527) (7566:7566:7566))
        (PORT d[4] (5753:5753:5753) (6042:6042:6042))
        (PORT d[5] (7472:7472:7472) (7721:7721:7721))
        (PORT d[6] (7317:7317:7317) (7372:7372:7372))
        (PORT d[7] (3033:3033:3033) (3139:3139:3139))
        (PORT d[8] (3797:3797:3797) (3741:3741:3741))
        (PORT d[9] (3608:3608:3608) (3592:3592:3592))
        (PORT d[10] (2888:2888:2888) (2863:2863:2863))
        (PORT d[11] (5021:5021:5021) (5116:5116:5116))
        (PORT d[12] (3624:3624:3624) (3598:3598:3598))
        (PORT clk (2493:2493:2493) (2488:2488:2488))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a51.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5825:5825:5825) (5832:5832:5832))
        (PORT clk (2493:2493:2493) (2488:2488:2488))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a51.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2492:2492:2492))
        (PORT d[0] (5771:5771:5771) (5672:5672:5672))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a51.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a51.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a51.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a51.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a19.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5693:5693:5693) (5904:5904:5904))
        (PORT clk (2550:2550:2550) (2581:2581:2581))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a19.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4660:4660:4660) (4763:4763:4763))
        (PORT d[1] (3739:3739:3739) (3903:3903:3903))
        (PORT d[2] (4025:4025:4025) (3973:3973:3973))
        (PORT d[3] (3382:3382:3382) (3584:3584:3584))
        (PORT d[4] (6009:6009:6009) (6116:6116:6116))
        (PORT d[5] (4435:4435:4435) (4379:4379:4379))
        (PORT d[6] (4967:4967:4967) (4948:4948:4948))
        (PORT d[7] (2898:2898:2898) (3043:3043:3043))
        (PORT d[8] (3134:3134:3134) (3336:3336:3336))
        (PORT d[9] (5349:5349:5349) (5572:5572:5572))
        (PORT d[10] (6089:6089:6089) (6138:6138:6138))
        (PORT d[11] (4280:4280:4280) (4409:4409:4409))
        (PORT d[12] (4261:4261:4261) (4352:4352:4352))
        (PORT clk (2546:2546:2546) (2577:2577:2577))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a19.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5903:5903:5903) (5847:5847:5847))
        (PORT clk (2546:2546:2546) (2577:2577:2577))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a19.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6817:6817:6817) (6868:6868:6868))
        (PORT clk (2546:2546:2546) (2577:2577:2577))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a19.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2581:2581:2581))
        (PORT d[0] (4614:4614:4614) (4626:4626:4626))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a19.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a19.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a19.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a19.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a19.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2534:2534:2534))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a19.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1646:1646:1646) (1725:1725:1725))
        (PORT clk (2499:2499:2499) (2493:2493:2493))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a19.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7132:7132:7132) (7037:7037:7037))
        (PORT d[1] (6762:6762:6762) (6674:6674:6674))
        (PORT d[2] (3705:3705:3705) (3723:3723:3723))
        (PORT d[3] (7526:7526:7526) (7566:7566:7566))
        (PORT d[4] (5356:5356:5356) (5613:5613:5613))
        (PORT d[5] (7415:7415:7415) (7657:7657:7657))
        (PORT d[6] (7690:7690:7690) (7737:7737:7737))
        (PORT d[7] (3339:3339:3339) (3436:3436:3436))
        (PORT d[8] (4104:4104:4104) (4045:4045:4045))
        (PORT d[9] (3974:3974:3974) (3960:3960:3960))
        (PORT d[10] (3480:3480:3480) (3431:3431:3431))
        (PORT d[11] (5083:5083:5083) (5179:5179:5179))
        (PORT d[12] (3980:3980:3980) (3955:3955:3955))
        (PORT clk (2494:2494:2494) (2489:2489:2489))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a19.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4547:4547:4547) (4540:4540:4540))
        (PORT clk (2494:2494:2494) (2489:2489:2489))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a19.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2493:2493:2493))
        (PORT d[0] (3658:3658:3658) (3506:3506:3506))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a19.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2494:2494:2494))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a19.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2494:2494:2494))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a19.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2494:2494:2494))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a19.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2494:2494:2494))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[19\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3275:3275:3275) (3285:3285:3285))
        (PORT datab (3730:3730:3730) (3855:3855:3855))
        (PORT datac (2188:2188:2188) (2055:2055:2055))
        (PORT datad (1901:1901:1901) (1755:1755:1755))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[19\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2055:2055:2055) (1928:1928:1928))
        (PORT datab (3730:3730:3730) (3856:3856:3856))
        (PORT datac (2363:2363:2363) (2286:2286:2286))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a116.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5626:5626:5626) (5825:5825:5825))
        (PORT clk (2552:2552:2552) (2583:2583:2583))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a116.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4626:4626:4626) (4727:4727:4727))
        (PORT d[1] (3699:3699:3699) (3859:3859:3859))
        (PORT d[2] (4336:4336:4336) (4278:4278:4278))
        (PORT d[3] (3427:3427:3427) (3633:3633:3633))
        (PORT d[4] (5989:5989:5989) (6094:6094:6094))
        (PORT d[5] (4791:4791:4791) (4729:4729:4729))
        (PORT d[6] (5321:5321:5321) (5301:5301:5301))
        (PORT d[7] (3262:3262:3262) (3403:3403:3403))
        (PORT d[8] (3488:3488:3488) (3683:3683:3683))
        (PORT d[9] (5689:5689:5689) (5907:5907:5907))
        (PORT d[10] (5856:5856:5856) (5905:5905:5905))
        (PORT d[11] (5031:5031:5031) (5194:5194:5194))
        (PORT d[12] (4577:4577:4577) (4657:4657:4657))
        (PORT clk (2548:2548:2548) (2579:2579:2579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a116.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7031:7031:7031) (6867:6867:6867))
        (PORT clk (2548:2548:2548) (2579:2579:2579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a116.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6840:6840:6840) (6894:6894:6894))
        (PORT clk (2548:2548:2548) (2579:2579:2579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a116.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2583:2583:2583))
        (PORT d[0] (3030:3030:3030) (3022:3022:3022))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a116.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a116.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a116.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a116.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a116.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2536:2536:2536))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a116.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2340:2340:2340) (2323:2323:2323))
        (PORT clk (2501:2501:2501) (2495:2495:2495))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a116.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6767:6767:6767) (6677:6677:6677))
        (PORT d[1] (6435:6435:6435) (6364:6364:6364))
        (PORT d[2] (4056:4056:4056) (4064:4064:4064))
        (PORT d[3] (7185:7185:7185) (7225:7225:7225))
        (PORT d[4] (5375:5375:5375) (5634:5634:5634))
        (PORT d[5] (7087:7087:7087) (7337:7337:7337))
        (PORT d[6] (8802:8802:8802) (8866:8866:8866))
        (PORT d[7] (3393:3393:3393) (3498:3498:3498))
        (PORT d[8] (4471:4471:4471) (4412:4412:4412))
        (PORT d[9] (3991:3991:3991) (3976:3976:3976))
        (PORT d[10] (3119:3119:3119) (3077:3077:3077))
        (PORT d[11] (5750:5750:5750) (5846:5846:5846))
        (PORT d[12] (4010:4010:4010) (3990:3990:3990))
        (PORT clk (2496:2496:2496) (2491:2491:2491))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a116.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5090:5090:5090) (5038:5038:5038))
        (PORT clk (2496:2496:2496) (2491:2491:2491))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a116.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2495:2495:2495))
        (PORT d[0] (5552:5552:5552) (5539:5539:5539))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a116.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2496:2496:2496))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a116.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2496:2496:2496))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a116.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2496:2496:2496))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a116.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2496:2496:2496))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a20.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6477:6477:6477) (6717:6717:6717))
        (PORT clk (2556:2556:2556) (2583:2583:2583))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a20.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6635:6635:6635) (6683:6683:6683))
        (PORT d[1] (5161:5161:5161) (5268:5268:5268))
        (PORT d[2] (5191:5191:5191) (5252:5252:5252))
        (PORT d[3] (2961:2961:2961) (3082:3082:3082))
        (PORT d[4] (6015:6015:6015) (6027:6027:6027))
        (PORT d[5] (2230:2230:2230) (2249:2249:2249))
        (PORT d[6] (2210:2210:2210) (2220:2220:2220))
        (PORT d[7] (3276:3276:3276) (3379:3379:3379))
        (PORT d[8] (3539:3539:3539) (3700:3700:3700))
        (PORT d[9] (4423:4423:4423) (4424:4424:4424))
        (PORT d[10] (4807:4807:4807) (4824:4824:4824))
        (PORT d[11] (3978:3978:3978) (4091:4091:4091))
        (PORT d[12] (1923:1923:1923) (1948:1948:1948))
        (PORT clk (2552:2552:2552) (2579:2579:2579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a20.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5265:5265:5265) (5144:5144:5144))
        (PORT clk (2552:2552:2552) (2579:2579:2579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a20.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5806:5806:5806) (5829:5829:5829))
        (PORT clk (2552:2552:2552) (2579:2579:2579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a20.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2583:2583:2583))
        (PORT d[0] (3354:3354:3354) (3246:3246:3246))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a20.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a20.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a20.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a20.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a20.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2536:2536:2536))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a20.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1232:1232:1232) (1264:1264:1264))
        (PORT clk (2505:2505:2505) (2495:2495:2495))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a20.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4739:4739:4739) (4728:4728:4728))
        (PORT d[1] (4756:4756:4756) (4750:4750:4750))
        (PORT d[2] (3490:3490:3490) (3500:3500:3500))
        (PORT d[3] (4197:4197:4197) (4223:4223:4223))
        (PORT d[4] (5298:5298:5298) (5319:5319:5319))
        (PORT d[5] (6597:6597:6597) (6791:6791:6791))
        (PORT d[6] (6320:6320:6320) (6294:6294:6294))
        (PORT d[7] (6061:6061:6061) (6190:6190:6190))
        (PORT d[8] (3605:3605:3605) (3605:3605:3605))
        (PORT d[9] (1721:1721:1721) (1758:1758:1758))
        (PORT d[10] (3163:3163:3163) (3171:3171:3171))
        (PORT d[11] (3925:3925:3925) (3950:3950:3950))
        (PORT d[12] (1708:1708:1708) (1740:1740:1740))
        (PORT clk (2500:2500:2500) (2491:2491:2491))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a20.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1977:1977:1977) (1906:1906:1906))
        (PORT clk (2500:2500:2500) (2491:2491:2491))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a20.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2495:2495:2495))
        (PORT d[0] (3880:3880:3880) (3781:3781:3781))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a20.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2496:2496:2496))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a20.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2496:2496:2496))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a20.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2496:2496:2496))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a20.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2496:2496:2496))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a84.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5636:5636:5636) (5842:5842:5842))
        (PORT clk (2551:2551:2551) (2582:2582:2582))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a84.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4228:4228:4228) (4323:4323:4323))
        (PORT d[1] (3726:3726:3726) (3887:3887:3887))
        (PORT d[2] (4335:4335:4335) (4277:4277:4277))
        (PORT d[3] (3423:3423:3423) (3628:3628:3628))
        (PORT d[4] (6313:6313:6313) (6411:6411:6411))
        (PORT d[5] (4410:4410:4410) (4353:4353:4353))
        (PORT d[6] (5305:5305:5305) (5282:5282:5282))
        (PORT d[7] (2899:2899:2899) (3044:3044:3044))
        (PORT d[8] (3464:3464:3464) (3659:3659:3659))
        (PORT d[9] (5674:5674:5674) (5891:5891:5891))
        (PORT d[10] (6099:6099:6099) (6143:6143:6143))
        (PORT d[11] (4642:4642:4642) (4766:4766:4766))
        (PORT d[12] (4205:4205:4205) (4290:4290:4290))
        (PORT clk (2547:2547:2547) (2578:2578:2578))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a84.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5470:5470:5470) (5353:5353:5353))
        (PORT clk (2547:2547:2547) (2578:2578:2578))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a84.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6832:6832:6832) (6885:6885:6885))
        (PORT clk (2547:2547:2547) (2578:2578:2578))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a84.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2582:2582:2582))
        (PORT d[0] (5163:5163:5163) (5130:5130:5130))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a84.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2583:2583:2583))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a84.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2583:2583:2583))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a84.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2583:2583:2583))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a84.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2583:2583:2583))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a84.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2535:2535:2535))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a84.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2707:2707:2707) (2668:2668:2668))
        (PORT clk (2500:2500:2500) (2494:2494:2494))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a84.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6768:6768:6768) (6678:6678:6678))
        (PORT d[1] (6436:6436:6436) (6365:6365:6365))
        (PORT d[2] (3731:3731:3731) (3753:3753:3753))
        (PORT d[3] (7848:7848:7848) (7873:7873:7873))
        (PORT d[4] (5408:5408:5408) (5669:5669:5669))
        (PORT d[5] (7432:7432:7432) (7676:7676:7676))
        (PORT d[6] (7669:7669:7669) (7715:7715:7715))
        (PORT d[7] (3380:3380:3380) (3481:3481:3481))
        (PORT d[8] (4510:4510:4510) (4455:4455:4455))
        (PORT d[9] (4295:4295:4295) (4271:4271:4271))
        (PORT d[10] (2501:2501:2501) (2478:2478:2478))
        (PORT d[11] (5084:5084:5084) (5179:5179:5179))
        (PORT d[12] (4232:4232:4232) (4186:4186:4186))
        (PORT clk (2495:2495:2495) (2490:2490:2490))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a84.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4857:4857:4857) (4866:4866:4866))
        (PORT clk (2495:2495:2495) (2490:2490:2490))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a84.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2494:2494:2494))
        (PORT d[0] (5254:5254:5254) (5213:5213:5213))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a84.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2495:2495:2495))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a84.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2495:2495:2495))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a84.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2495:2495:2495))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a84.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2495:2495:2495))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[20\]\~50)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1090:1090:1090) (1088:1088:1088))
        (PORT datab (3731:3731:3731) (3857:3857:3857))
        (PORT datac (3223:3223:3223) (3239:3239:3239))
        (PORT datad (1582:1582:1582) (1573:1573:1573))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a52.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1855:1855:1855) (1842:1842:1842))
        (PORT clk (2535:2535:2535) (2563:2563:2563))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a52.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5121:5121:5121) (5299:5299:5299))
        (PORT d[1] (4878:4878:4878) (5120:5120:5120))
        (PORT d[2] (4530:4530:4530) (4601:4601:4601))
        (PORT d[3] (3632:3632:3632) (3777:3777:3777))
        (PORT d[4] (6774:6774:6774) (6910:6910:6910))
        (PORT d[5] (2895:2895:2895) (2938:2938:2938))
        (PORT d[6] (4709:4709:4709) (4743:4743:4743))
        (PORT d[7] (2459:2459:2459) (2563:2563:2563))
        (PORT d[8] (4281:4281:4281) (4429:4429:4429))
        (PORT d[9] (5519:5519:5519) (5675:5675:5675))
        (PORT d[10] (5527:5527:5527) (5650:5650:5650))
        (PORT d[11] (4782:4782:4782) (4935:4935:4935))
        (PORT d[12] (2217:2217:2217) (2224:2224:2224))
        (PORT clk (2531:2531:2531) (2559:2559:2559))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a52.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4455:4455:4455) (4457:4457:4457))
        (PORT clk (2531:2531:2531) (2559:2559:2559))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a52.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6165:6165:6165) (6256:6256:6256))
        (PORT clk (2531:2531:2531) (2559:2559:2559))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a52.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2563:2563:2563))
        (PORT d[0] (5744:5744:5744) (5638:5638:5638))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a52.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a52.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a52.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a52.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a52.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2516:2516:2516))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a52.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1503:1503:1503) (1528:1528:1528))
        (PORT clk (2484:2484:2484) (2475:2475:2475))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a52.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4237:4237:4237) (4197:4197:4197))
        (PORT d[1] (3655:3655:3655) (3641:3641:3641))
        (PORT d[2] (2729:2729:2729) (2735:2735:2735))
        (PORT d[3] (3469:3469:3469) (3488:3488:3488))
        (PORT d[4] (6784:6784:6784) (7085:7085:7085))
        (PORT d[5] (1653:1653:1653) (1671:1671:1671))
        (PORT d[6] (6994:6994:6994) (7027:7027:7027))
        (PORT d[7] (2849:2849:2849) (2911:2911:2911))
        (PORT d[8] (2881:2881:2881) (2878:2878:2878))
        (PORT d[9] (1955:1955:1955) (1970:1970:1970))
        (PORT d[10] (2075:2075:2075) (2096:2096:2096))
        (PORT d[11] (4314:4314:4314) (4345:4345:4345))
        (PORT d[12] (1727:1727:1727) (1766:1766:1766))
        (PORT clk (2479:2479:2479) (2471:2471:2471))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a52.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5690:5690:5690) (5645:5645:5645))
        (PORT clk (2479:2479:2479) (2471:2471:2471))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a52.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2475:2475:2475))
        (PORT d[0] (3740:3740:3740) (3690:3690:3690))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a52.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2476:2476:2476))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a52.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2476:2476:2476))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a52.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2476:2476:2476))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a52.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2476:2476:2476))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[20\]\~51)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3273:3273:3273) (3282:3282:3282))
        (PORT datab (1984:1984:1984) (1872:1872:1872))
        (PORT datac (203:203:203) (234:234:234))
        (PORT datad (1071:1071:1071) (1063:1063:1063))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a21.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1851:1851:1851) (1843:1843:1843))
        (PORT clk (2540:2540:2540) (2571:2571:2571))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a21.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5452:5452:5452) (5620:5620:5620))
        (PORT d[1] (4123:4123:4123) (4327:4327:4327))
        (PORT d[2] (4870:4870:4870) (4936:4936:4936))
        (PORT d[3] (3324:3324:3324) (3444:3444:3444))
        (PORT d[4] (7131:7131:7131) (7264:7264:7264))
        (PORT d[5] (3256:3256:3256) (3296:3296:3296))
        (PORT d[6] (5025:5025:5025) (5051:5051:5051))
        (PORT d[7] (2890:2890:2890) (2999:2999:2999))
        (PORT d[8] (3770:3770:3770) (3919:3919:3919))
        (PORT d[9] (4774:4774:4774) (4772:4772:4772))
        (PORT d[10] (5885:5885:5885) (6005:6005:6005))
        (PORT d[11] (5115:5115:5115) (5262:5262:5262))
        (PORT d[12] (1956:1956:1956) (1974:1974:1974))
        (PORT clk (2536:2536:2536) (2567:2567:2567))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a21.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2409:2409:2409) (2298:2298:2298))
        (PORT clk (2536:2536:2536) (2567:2567:2567))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a21.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6176:6176:6176) (6199:6199:6199))
        (PORT clk (2536:2536:2536) (2567:2567:2567))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a21.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2571:2571:2571))
        (PORT d[0] (3351:3351:3351) (3231:3231:3231))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a21.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2572:2572:2572))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a21.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2572:2572:2572))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a21.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2572:2572:2572))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a21.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2572:2572:2572))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a21.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2524:2524:2524))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a21.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (885:885:885) (905:905:905))
        (PORT clk (2489:2489:2489) (2483:2483:2483))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a21.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4891:4891:4891) (4835:4835:4835))
        (PORT d[1] (3679:3679:3679) (3670:3670:3670))
        (PORT d[2] (3088:3088:3088) (3084:3084:3084))
        (PORT d[3] (3812:3812:3812) (3832:3832:3832))
        (PORT d[4] (2056:2056:2056) (2083:2083:2083))
        (PORT d[5] (2242:2242:2242) (2255:2255:2255))
        (PORT d[6] (2303:2303:2303) (2390:2390:2390))
        (PORT d[7] (2826:2826:2826) (2893:2893:2893))
        (PORT d[8] (3520:3520:3520) (3517:3517:3517))
        (PORT d[9] (1611:1611:1611) (1632:1632:1632))
        (PORT d[10] (1698:1698:1698) (1728:1728:1728))
        (PORT d[11] (3965:3965:3965) (3997:3997:3997))
        (PORT d[12] (2083:2083:2083) (2122:2122:2122))
        (PORT clk (2484:2484:2484) (2479:2479:2479))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a21.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2358:2358:2358) (2287:2287:2287))
        (PORT clk (2484:2484:2484) (2479:2479:2479))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a21.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2483:2483:2483))
        (PORT d[0] (2140:2140:2140) (2056:2056:2056))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a21.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2484:2484:2484))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a21.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2484:2484:2484))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a21.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2484:2484:2484))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a21.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2484:2484:2484))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a85.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1785:1785:1785) (1759:1759:1759))
        (PORT clk (2497:2497:2497) (2520:2520:2520))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a85.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5367:5367:5367) (5530:5530:5530))
        (PORT d[1] (4875:4875:4875) (5116:5116:5116))
        (PORT d[2] (4121:4121:4121) (4182:4182:4182))
        (PORT d[3] (2956:2956:2956) (3108:3108:3108))
        (PORT d[4] (6408:6408:6408) (6541:6541:6541))
        (PORT d[5] (2581:2581:2581) (2631:2631:2631))
        (PORT d[6] (4302:4302:4302) (4331:4331:4331))
        (PORT d[7] (2802:2802:2802) (2894:2894:2894))
        (PORT d[8] (3459:3459:3459) (3611:3611:3611))
        (PORT d[9] (5195:5195:5195) (5334:5334:5334))
        (PORT d[10] (6407:6407:6407) (6521:6521:6521))
        (PORT d[11] (4069:4069:4069) (4220:4220:4220))
        (PORT d[12] (2928:2928:2928) (2934:2934:2934))
        (PORT clk (2493:2493:2493) (2516:2516:2516))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a85.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5861:5861:5861) (5763:5763:5763))
        (PORT clk (2493:2493:2493) (2516:2516:2516))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a85.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6621:6621:6621) (6754:6754:6754))
        (PORT clk (2493:2493:2493) (2516:2516:2516))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a85.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2520:2520:2520))
        (PORT d[0] (5220:5220:5220) (5186:5186:5186))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a85.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2521:2521:2521))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a85.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2521:2521:2521))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a85.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2521:2521:2521))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a85.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2521:2521:2521))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a85.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2450:2450:2450) (2473:2473:2473))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a85.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1607:1607:1607) (1641:1641:1641))
        (PORT clk (2446:2446:2446) (2432:2432:2432))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a85.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3561:3561:3561) (3524:3524:3524))
        (PORT d[1] (2308:2308:2308) (2317:2317:2317))
        (PORT d[2] (2772:2772:2772) (2780:2780:2780))
        (PORT d[3] (3397:3397:3397) (3396:3396:3396))
        (PORT d[4] (6158:6158:6158) (6467:6467:6467))
        (PORT d[5] (2625:2625:2625) (2632:2632:2632))
        (PORT d[6] (6343:6343:6343) (6386:6386:6386))
        (PORT d[7] (3169:3169:3169) (3220:3220:3220))
        (PORT d[8] (2670:2670:2670) (2682:2682:2682))
        (PORT d[9] (3493:3493:3493) (3541:3541:3541))
        (PORT d[10] (2370:2370:2370) (2425:2425:2425))
        (PORT d[11] (5070:5070:5070) (5092:5092:5092))
        (PORT d[12] (3056:3056:3056) (3073:3073:3073))
        (PORT clk (2441:2441:2441) (2428:2428:2428))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a85.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2575:2575:2575) (2478:2478:2478))
        (PORT clk (2441:2441:2441) (2428:2428:2428))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a85.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2446:2446:2446) (2432:2432:2432))
        (PORT d[0] (4466:4466:4466) (4387:4387:4387))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a85.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2447:2447:2447) (2433:2433:2433))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a85.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2447:2447:2447) (2433:2433:2433))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a85.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2447:2447:2447) (2433:2433:2433))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a85.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2447:2447:2447) (2433:2433:2433))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[21\]\~52)
    (DELAY
      (ABSOLUTE
        (PORT dataa (727:727:727) (746:746:746))
        (PORT datab (3728:3728:3728) (3853:3853:3853))
        (PORT datac (3225:3225:3225) (3241:3241:3241))
        (PORT datad (1757:1757:1757) (1736:1736:1736))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a53.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1854:1854:1854) (1841:1841:1841))
        (PORT clk (2537:2537:2537) (2568:2568:2568))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a53.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5412:5412:5412) (5586:5586:5586))
        (PORT d[1] (4906:4906:4906) (5149:5149:5149))
        (PORT d[2] (4538:4538:4538) (4609:4609:4609))
        (PORT d[3] (2575:2575:2575) (2741:2741:2741))
        (PORT d[4] (7138:7138:7138) (7270:7270:7270))
        (PORT d[5] (3266:3266:3266) (3307:3307:3307))
        (PORT d[6] (5005:5005:5005) (5030:5030:5030))
        (PORT d[7] (2808:2808:2808) (2905:2905:2905))
        (PORT d[8] (2789:2789:2789) (2956:2956:2956))
        (PORT d[9] (5553:5553:5553) (5711:5711:5711))
        (PORT d[10] (5566:5566:5566) (5694:5694:5694))
        (PORT d[11] (4699:4699:4699) (4808:4808:4808))
        (PORT d[12] (2307:2307:2307) (2315:2315:2315))
        (PORT clk (2533:2533:2533) (2564:2564:2564))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a53.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4751:4751:4751) (4747:4747:4747))
        (PORT clk (2533:2533:2533) (2564:2564:2564))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a53.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7021:7021:7021) (7157:7157:7157))
        (PORT clk (2533:2533:2533) (2564:2564:2564))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a53.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2568:2568:2568))
        (PORT d[0] (5394:5394:5394) (5291:5291:5291))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a53.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2569:2569:2569))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a53.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2569:2569:2569))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a53.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2569:2569:2569))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a53.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2569:2569:2569))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a53.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2521:2521:2521))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a53.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (917:917:917) (963:963:963))
        (PORT clk (2486:2486:2486) (2480:2480:2480))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a53.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4268:4268:4268) (4230:4230:4230))
        (PORT d[1] (3644:3644:3644) (3631:3631:3631))
        (PORT d[2] (2470:2470:2470) (2491:2491:2491))
        (PORT d[3] (4145:4145:4145) (4148:4148:4148))
        (PORT d[4] (6795:6795:6795) (7084:7084:7084))
        (PORT d[5] (2200:2200:2200) (2209:2209:2209))
        (PORT d[6] (6995:6995:6995) (7027:7027:7027))
        (PORT d[7] (2499:2499:2499) (2573:2573:2573))
        (PORT d[8] (2889:2889:2889) (2886:2886:2886))
        (PORT d[9] (3875:3875:3875) (3924:3924:3924))
        (PORT d[10] (2820:2820:2820) (2832:2832:2832))
        (PORT d[11] (4312:4312:4312) (4339:4339:4339))
        (PORT d[12] (2406:2406:2406) (2428:2428:2428))
        (PORT clk (2481:2481:2481) (2476:2476:2476))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a53.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5705:5705:5705) (5661:5661:5661))
        (PORT clk (2481:2481:2481) (2476:2476:2476))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a53.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2480:2480:2480))
        (PORT d[0] (3774:3774:3774) (3725:3725:3725))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a53.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2481:2481:2481))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a53.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2481:2481:2481))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a53.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2481:2481:2481))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a53.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2481:2481:2481))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a117.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1429:1429:1429) (1426:1426:1426))
        (PORT clk (2508:2508:2508) (2529:2529:2529))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a117.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5368:5368:5368) (5521:5521:5521))
        (PORT d[1] (4869:4869:4869) (5110:5110:5110))
        (PORT d[2] (4152:4152:4152) (4218:4218:4218))
        (PORT d[3] (3302:3302:3302) (3453:3453:3453))
        (PORT d[4] (6403:6403:6403) (6537:6537:6537))
        (PORT d[5] (2590:2590:2590) (2640:2640:2640))
        (PORT d[6] (4325:4325:4325) (4356:4356:4356))
        (PORT d[7] (2851:2851:2851) (2946:2946:2946))
        (PORT d[8] (3101:3101:3101) (3263:3263:3263))
        (PORT d[9] (5139:5139:5139) (5293:5293:5293))
        (PORT d[10] (5533:5533:5533) (5654:5654:5654))
        (PORT d[11] (4386:4386:4386) (4533:4533:4533))
        (PORT d[12] (2906:2906:2906) (2910:2910:2910))
        (PORT clk (2504:2504:2504) (2525:2525:2525))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a117.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3092:3092:3092) (2977:2977:2977))
        (PORT clk (2504:2504:2504) (2525:2525:2525))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a117.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6649:6649:6649) (6786:6786:6786))
        (PORT clk (2504:2504:2504) (2525:2525:2525))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a117.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2529:2529:2529))
        (PORT d[0] (3361:3361:3361) (3348:3348:3348))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a117.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2530:2530:2530))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a117.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2530:2530:2530))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a117.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2530:2530:2530))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a117.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2530:2530:2530))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a117.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2461:2461:2461) (2482:2482:2482))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a117.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1588:1588:1588) (1621:1621:1621))
        (PORT clk (2457:2457:2457) (2441:2441:2441))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a117.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3617:3617:3617) (3582:3582:3582))
        (PORT d[1] (2956:2956:2956) (2947:2947:2947))
        (PORT d[2] (2619:2619:2619) (2626:2626:2626))
        (PORT d[3] (3069:3069:3069) (3083:3083:3083))
        (PORT d[4] (6098:6098:6098) (6396:6396:6396))
        (PORT d[5] (2303:2303:2303) (2318:2318:2318))
        (PORT d[6] (6448:6448:6448) (6466:6466:6466))
        (PORT d[7] (3163:3163:3163) (3215:3215:3215))
        (PORT d[8] (2869:2869:2869) (2854:2854:2854))
        (PORT d[9] (3530:3530:3530) (3583:3583:3583))
        (PORT d[10] (2442:2442:2442) (2501:2501:2501))
        (PORT d[11] (4699:4699:4699) (4726:4726:4726))
        (PORT d[12] (2470:2470:2470) (2497:2497:2497))
        (PORT clk (2452:2452:2452) (2437:2437:2437))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a117.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2295:2295:2295) (2204:2204:2204))
        (PORT clk (2452:2452:2452) (2437:2437:2437))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a117.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2457:2457:2457) (2441:2441:2441))
        (PORT d[0] (2853:2853:2853) (2762:2762:2762))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a117.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2458:2458:2458) (2442:2442:2442))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a117.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2458:2458:2458) (2442:2442:2442))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a117.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2458:2458:2458) (2442:2442:2442))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a117.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2458:2458:2458) (2442:2442:2442))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[21\]\~53)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3270:3270:3270) (3279:3279:3279))
        (PORT datab (238:238:238) (273:273:273))
        (PORT datac (1009:1009:1009) (996:996:996))
        (PORT datad (1400:1400:1400) (1388:1388:1388))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a57.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3343:3343:3343) (3429:3429:3429))
        (PORT clk (2489:2489:2489) (2509:2509:2509))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a57.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5061:5061:5061) (5051:5051:5051))
        (PORT d[1] (4040:4040:4040) (4221:4221:4221))
        (PORT d[2] (4065:4065:4065) (4119:4119:4119))
        (PORT d[3] (4880:4880:4880) (4918:4918:4918))
        (PORT d[4] (4115:4115:4115) (4160:4160:4160))
        (PORT d[5] (4661:4661:4661) (4653:4653:4653))
        (PORT d[6] (4406:4406:4406) (4412:4412:4412))
        (PORT d[7] (5066:5066:5066) (5109:5109:5109))
        (PORT d[8] (3409:3409:3409) (3548:3548:3548))
        (PORT d[9] (4925:4925:4925) (5059:5059:5059))
        (PORT d[10] (4115:4115:4115) (4137:4137:4137))
        (PORT d[11] (4823:4823:4823) (5051:5051:5051))
        (PORT d[12] (4730:4730:4730) (4790:4790:4790))
        (PORT clk (2485:2485:2485) (2505:2505:2505))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a57.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4842:4842:4842) (4872:4872:4872))
        (PORT clk (2485:2485:2485) (2505:2505:2505))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a57.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6261:6261:6261) (6241:6241:6241))
        (PORT clk (2485:2485:2485) (2505:2505:2505))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a57.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2509:2509:2509))
        (PORT d[0] (6373:6373:6373) (6434:6434:6434))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a57.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2510:2510:2510))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a57.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2510:2510:2510))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a57.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2510:2510:2510))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a57.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2510:2510:2510))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a57.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2442:2442:2442) (2462:2462:2462))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a57.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3862:3862:3862) (3836:3836:3836))
        (PORT clk (2438:2438:2438) (2422:2422:2422))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a57.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4951:4951:4951) (4999:4999:4999))
        (PORT d[1] (5951:5951:5951) (5771:5771:5771))
        (PORT d[2] (4316:4316:4316) (4353:4353:4353))
        (PORT d[3] (5567:5567:5567) (5399:5399:5399))
        (PORT d[4] (4885:4885:4885) (5060:5060:5060))
        (PORT d[5] (5064:5064:5064) (5209:5209:5209))
        (PORT d[6] (5822:5822:5822) (5682:5682:5682))
        (PORT d[7] (4231:4231:4231) (4423:4423:4423))
        (PORT d[8] (5740:5740:5740) (5783:5783:5783))
        (PORT d[9] (5126:5126:5126) (5337:5337:5337))
        (PORT d[10] (5049:5049:5049) (5034:5034:5034))
        (PORT d[11] (5563:5563:5563) (5415:5415:5415))
        (PORT d[12] (6313:6313:6313) (6378:6378:6378))
        (PORT clk (2433:2433:2433) (2418:2418:2418))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a57.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5564:5564:5564) (5502:5502:5502))
        (PORT clk (2433:2433:2433) (2418:2418:2418))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a57.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2438:2438:2438) (2422:2422:2422))
        (PORT d[0] (5014:5014:5014) (4946:4946:4946))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a57.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2439:2439:2439) (2423:2423:2423))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a57.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2439:2439:2439) (2423:2423:2423))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a57.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2439:2439:2439) (2423:2423:2423))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a57.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2439:2439:2439) (2423:2423:2423))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a25.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1865:1865:1865) (1883:1883:1883))
        (PORT clk (2568:2568:2568) (2598:2598:2598))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a25.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5081:5081:5081) (5030:5030:5030))
        (PORT d[1] (2397:2397:2397) (2383:2383:2383))
        (PORT d[2] (1321:1321:1321) (1321:1321:1321))
        (PORT d[3] (5410:5410:5410) (5413:5413:5413))
        (PORT d[4] (2015:2015:2015) (1990:1990:1990))
        (PORT d[5] (2681:2681:2681) (2683:2683:2683))
        (PORT d[6] (1364:1364:1364) (1356:1356:1356))
        (PORT d[7] (4831:4831:4831) (4910:4910:4910))
        (PORT d[8] (3136:3136:3136) (3345:3345:3345))
        (PORT d[9] (3848:3848:3848) (3957:3957:3957))
        (PORT d[10] (1364:1364:1364) (1370:1370:1370))
        (PORT d[11] (5173:5173:5173) (5369:5369:5369))
        (PORT d[12] (1943:1943:1943) (1909:1909:1909))
        (PORT clk (2564:2564:2564) (2594:2594:2594))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a25.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2905:2905:2905) (2779:2779:2779))
        (PORT clk (2564:2564:2564) (2594:2594:2594))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a25.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4932:4932:4932) (4866:4866:4866))
        (PORT clk (2564:2564:2564) (2594:2594:2594))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a25.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2568:2568:2568) (2598:2598:2598))
        (PORT d[0] (4803:4803:4803) (4754:4754:4754))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a25.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2569:2569:2569) (2599:2599:2599))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a25.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2569:2569:2569) (2599:2599:2599))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a25.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2569:2569:2569) (2599:2599:2599))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a25.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2569:2569:2569) (2599:2599:2599))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a25.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2551:2551:2551))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a25.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1281:1281:1281) (1265:1265:1265))
        (PORT clk (2517:2517:2517) (2510:2510:2510))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a25.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5850:5850:5850) (5924:5924:5924))
        (PORT d[1] (6769:6769:6769) (6683:6683:6683))
        (PORT d[2] (6403:6403:6403) (6430:6430:6430))
        (PORT d[3] (7266:7266:7266) (7167:7167:7167))
        (PORT d[4] (6554:6554:6554) (6673:6673:6673))
        (PORT d[5] (4613:4613:4613) (4686:4686:4686))
        (PORT d[6] (6794:6794:6794) (6730:6730:6730))
        (PORT d[7] (5912:5912:5912) (6050:6050:6050))
        (PORT d[8] (6740:6740:6740) (6655:6655:6655))
        (PORT d[9] (4419:4419:4419) (4557:4557:4557))
        (PORT d[10] (7077:7077:7077) (7057:7057:7057))
        (PORT d[11] (6859:6859:6859) (6748:6748:6748))
        (PORT d[12] (6983:6983:6983) (7026:7026:7026))
        (PORT clk (2512:2512:2512) (2506:2506:2506))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a25.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4409:4409:4409) (4532:4532:4532))
        (PORT clk (2512:2512:2512) (2506:2506:2506))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a25.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2510:2510:2510))
        (PORT d[0] (5296:5296:5296) (5262:5262:5262))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a25.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2511:2511:2511))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a25.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2511:2511:2511))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a25.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2511:2511:2511))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a25.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2511:2511:2511))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a89.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4546:4546:4546) (4680:4680:4680))
        (PORT clk (2554:2554:2554) (2584:2584:2584))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a89.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1804:1804:1804) (1826:1826:1826))
        (PORT d[1] (5973:5973:5973) (6244:6244:6244))
        (PORT d[2] (4691:4691:4691) (4703:4703:4703))
        (PORT d[3] (1465:1465:1465) (1512:1512:1512))
        (PORT d[4] (1210:1210:1210) (1264:1264:1264))
        (PORT d[5] (1411:1411:1411) (1450:1450:1450))
        (PORT d[6] (1785:1785:1785) (1809:1809:1809))
        (PORT d[7] (1504:1504:1504) (1540:1540:1540))
        (PORT d[8] (4671:4671:4671) (4880:4880:4880))
        (PORT d[9] (5370:5370:5370) (5594:5594:5594))
        (PORT d[10] (1725:1725:1725) (1732:1732:1732))
        (PORT d[11] (4734:4734:4734) (4921:4921:4921))
        (PORT d[12] (4179:4179:4179) (4208:4208:4208))
        (PORT clk (2550:2550:2550) (2580:2580:2580))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a89.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1442:1442:1442) (1384:1384:1384))
        (PORT clk (2550:2550:2550) (2580:2580:2580))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a89.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3050:3050:3050) (2962:2962:2962))
        (PORT clk (2550:2550:2550) (2580:2580:2580))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a89.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2584:2584:2584))
        (PORT d[0] (2275:2275:2275) (2200:2200:2200))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a89.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2555:2555:2555) (2585:2585:2585))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a89.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2555:2555:2555) (2585:2585:2585))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a89.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2555:2555:2555) (2585:2585:2585))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a89.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2555:2555:2555) (2585:2585:2585))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a89.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2537:2537:2537))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a89.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1825:1825:1825) (1857:1857:1857))
        (PORT clk (2503:2503:2503) (2496:2496:2496))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a89.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1810:1810:1810) (1836:1836:1836))
        (PORT d[1] (3044:3044:3044) (3021:3021:3021))
        (PORT d[2] (1205:1205:1205) (1236:1236:1236))
        (PORT d[3] (1228:1228:1228) (1275:1275:1275))
        (PORT d[4] (1236:1236:1236) (1280:1280:1280))
        (PORT d[5] (2756:2756:2756) (2760:2760:2760))
        (PORT d[6] (1234:1234:1234) (1281:1281:1281))
        (PORT d[7] (1258:1258:1258) (1295:1295:1295))
        (PORT d[8] (1202:1202:1202) (1242:1242:1242))
        (PORT d[9] (1787:1787:1787) (1807:1807:1807))
        (PORT d[10] (1468:1468:1468) (1475:1475:1475))
        (PORT d[11] (2590:2590:2590) (2604:2604:2604))
        (PORT d[12] (1291:1291:1291) (1333:1333:1333))
        (PORT clk (2498:2498:2498) (2492:2492:2492))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a89.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1378:1378:1378) (1298:1298:1298))
        (PORT clk (2498:2498:2498) (2492:2492:2492))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a89.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2496:2496:2496))
        (PORT d[0] (2857:2857:2857) (2726:2726:2726))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a89.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2497:2497:2497))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a89.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2497:2497:2497))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a89.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2497:2497:2497))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a89.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2497:2497:2497))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[25\]\~60)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1562:1562:1562) (1530:1530:1530))
        (PORT datab (1121:1121:1121) (1122:1122:1122))
        (PORT datad (318:318:318) (411:411:411))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a121.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4593:4593:4593) (4731:4731:4731))
        (PORT clk (2549:2549:2549) (2577:2577:2577))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a121.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1695:1695:1695) (1711:1711:1711))
        (PORT d[1] (5560:5560:5560) (5830:5830:5830))
        (PORT d[2] (4356:4356:4356) (4375:4375:4375))
        (PORT d[3] (3111:3111:3111) (3325:3325:3325))
        (PORT d[4] (1532:1532:1532) (1585:1585:1585))
        (PORT d[5] (1436:1436:1436) (1477:1477:1477))
        (PORT d[6] (1797:1797:1797) (1821:1821:1821))
        (PORT d[7] (1496:1496:1496) (1530:1530:1530))
        (PORT d[8] (4624:4624:4624) (4829:4829:4829))
        (PORT d[9] (5419:5419:5419) (5648:5648:5648))
        (PORT d[10] (2122:2122:2122) (2128:2128:2128))
        (PORT d[11] (4713:4713:4713) (4899:4899:4899))
        (PORT d[12] (3787:3787:3787) (3820:3820:3820))
        (PORT clk (2545:2545:2545) (2573:2573:2573))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a121.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1978:1978:1978) (1894:1894:1894))
        (PORT clk (2545:2545:2545) (2573:2573:2573))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a121.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2723:2723:2723) (2638:2638:2638))
        (PORT clk (2545:2545:2545) (2573:2573:2573))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a121.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2577:2577:2577))
        (PORT d[0] (3747:3747:3747) (3794:3794:3794))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a121.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2578:2578:2578))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a121.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2578:2578:2578))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a121.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2578:2578:2578))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a121.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2578:2578:2578))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a121.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2530:2530:2530))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a121.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1483:1483:1483) (1521:1521:1521))
        (PORT clk (2498:2498:2498) (2489:2489:2489))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a121.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1789:1789:1789) (1812:1812:1812))
        (PORT d[1] (2695:2695:2695) (2680:2680:2680))
        (PORT d[2] (1555:1555:1555) (1574:1574:1574))
        (PORT d[3] (1586:1586:1586) (1608:1608:1608))
        (PORT d[4] (1514:1514:1514) (1556:1556:1556))
        (PORT d[5] (1550:1550:1550) (1590:1590:1590))
        (PORT d[6] (1545:1545:1545) (1586:1586:1586))
        (PORT d[7] (1536:1536:1536) (1565:1565:1565))
        (PORT d[8] (1604:1604:1604) (1635:1635:1635))
        (PORT d[9] (4147:4147:4147) (4166:4166:4166))
        (PORT d[10] (1924:1924:1924) (1974:1974:1974))
        (PORT d[11] (2201:2201:2201) (2220:2220:2220))
        (PORT d[12] (1667:1667:1667) (1706:1706:1706))
        (PORT clk (2493:2493:2493) (2485:2485:2485))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a121.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1400:1400:1400) (1329:1329:1329))
        (PORT clk (2493:2493:2493) (2485:2485:2485))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a121.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2489:2489:2489))
        (PORT d[0] (2044:2044:2044) (1976:1976:1976))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a121.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2490:2490:2490))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a121.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2490:2490:2490))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a121.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2490:2490:2490))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a121.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2490:2490:2490))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[25\]\~61)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3359:3359:3359) (3372:3372:3372))
        (PORT datab (351:351:351) (454:454:454))
        (PORT datac (202:202:202) (234:234:234))
        (PORT datad (1337:1337:1337) (1290:1290:1290))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a93.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3032:3032:3032) (3142:3142:3142))
        (PORT clk (2543:2543:2543) (2563:2563:2563))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a93.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3853:3853:3853) (3794:3794:3794))
        (PORT d[1] (4671:4671:4671) (4811:4811:4811))
        (PORT d[2] (6357:6357:6357) (6421:6421:6421))
        (PORT d[3] (4006:4006:4006) (4025:4025:4025))
        (PORT d[4] (4802:4802:4802) (4788:4788:4788))
        (PORT d[5] (4676:4676:4676) (4632:4632:4632))
        (PORT d[6] (5803:5803:5803) (5896:5896:5896))
        (PORT d[7] (6098:6098:6098) (6233:6233:6233))
        (PORT d[8] (3763:3763:3763) (3942:3942:3942))
        (PORT d[9] (4581:4581:4581) (4681:4681:4681))
        (PORT d[10] (4644:4644:4644) (4594:4594:4594))
        (PORT d[11] (4431:4431:4431) (4631:4631:4631))
        (PORT d[12] (5876:5876:5876) (6158:6158:6158))
        (PORT clk (2539:2539:2539) (2559:2559:2559))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a93.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3556:3556:3556) (3556:3556:3556))
        (PORT clk (2539:2539:2539) (2559:2559:2559))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a93.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5270:5270:5270) (5165:5165:5165))
        (PORT clk (2539:2539:2539) (2559:2559:2559))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a93.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2563:2563:2563))
        (PORT d[0] (5356:5356:5356) (5392:5392:5392))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a93.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a93.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a93.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a93.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a93.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2516:2516:2516))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a93.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1114:1114:1114) (1136:1136:1136))
        (PORT clk (2492:2492:2492) (2475:2475:2475))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a93.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4801:4801:4801) (4872:4872:4872))
        (PORT d[1] (5322:5322:5322) (5247:5247:5247))
        (PORT d[2] (4989:4989:4989) (5022:5022:5022))
        (PORT d[3] (5587:5587:5587) (5498:5498:5498))
        (PORT d[4] (5174:5174:5174) (5304:5304:5304))
        (PORT d[5] (4707:4707:4707) (4813:4813:4813))
        (PORT d[6] (5431:5431:5431) (5387:5387:5387))
        (PORT d[7] (4878:4878:4878) (5022:5022:5022))
        (PORT d[8] (2997:2997:2997) (3107:3107:3107))
        (PORT d[9] (6352:6352:6352) (6248:6248:6248))
        (PORT d[10] (5751:5751:5751) (5746:5746:5746))
        (PORT d[11] (5224:5224:5224) (5155:5155:5155))
        (PORT d[12] (7267:7267:7267) (7402:7402:7402))
        (PORT clk (2487:2487:2487) (2471:2471:2471))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a93.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3960:3960:3960) (3971:3971:3971))
        (PORT clk (2487:2487:2487) (2471:2471:2471))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a93.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2475:2475:2475))
        (PORT d[0] (5837:5837:5837) (5932:5932:5932))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a93.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2476:2476:2476))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a93.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2476:2476:2476))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a93.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2476:2476:2476))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a93.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2476:2476:2476))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a29.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3072:3072:3072) (3184:3184:3184))
        (PORT clk (2497:2497:2497) (2517:2517:2517))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a29.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4247:4247:4247) (4195:4195:4195))
        (PORT d[1] (3652:3652:3652) (3814:3814:3814))
        (PORT d[2] (5623:5623:5623) (5690:5690:5690))
        (PORT d[3] (3323:3323:3323) (3349:3349:3349))
        (PORT d[4] (4042:4042:4042) (4025:4025:4025))
        (PORT d[5] (3968:3968:3968) (3929:3929:3929))
        (PORT d[6] (5124:5124:5124) (5223:5223:5223))
        (PORT d[7] (3740:3740:3740) (3793:3793:3793))
        (PORT d[8] (3040:3040:3040) (3186:3186:3186))
        (PORT d[9] (3832:3832:3832) (3938:3938:3938))
        (PORT d[10] (3737:3737:3737) (3724:3724:3724))
        (PORT d[11] (5837:5837:5837) (6034:6034:6034))
        (PORT d[12] (6208:6208:6208) (6446:6446:6446))
        (PORT clk (2493:2493:2493) (2513:2513:2513))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a29.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4211:4211:4211) (4052:4052:4052))
        (PORT clk (2493:2493:2493) (2513:2513:2513))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a29.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4522:4522:4522) (4434:4434:4434))
        (PORT clk (2493:2493:2493) (2513:2513:2513))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a29.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2517:2517:2517))
        (PORT d[0] (4147:4147:4147) (4150:4150:4150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a29.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a29.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a29.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a29.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a29.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2450:2450:2450) (2470:2470:2470))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a29.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1449:1449:1449) (1450:1450:1450))
        (PORT clk (2447:2447:2447) (2429:2429:2429))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a29.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4060:4060:4060) (4132:4132:4132))
        (PORT d[1] (4587:4587:4587) (4509:4509:4509))
        (PORT d[2] (4256:4256:4256) (4301:4301:4301))
        (PORT d[3] (5168:5168:5168) (5069:5069:5069))
        (PORT d[4] (4499:4499:4499) (4635:4635:4635))
        (PORT d[5] (4655:4655:4655) (4753:4753:4753))
        (PORT d[6] (5024:5024:5024) (4969:4969:4969))
        (PORT d[7] (3803:3803:3803) (3952:3952:3952))
        (PORT d[8] (4590:4590:4590) (4516:4516:4516))
        (PORT d[9] (5628:5628:5628) (5529:5529:5529))
        (PORT d[10] (5372:5372:5372) (5363:5363:5363))
        (PORT d[11] (4832:4832:4832) (4756:4756:4756))
        (PORT d[12] (6563:6563:6563) (6706:6706:6706))
        (PORT clk (2442:2442:2442) (2425:2425:2425))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a29.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4846:4846:4846) (4659:4659:4659))
        (PORT clk (2442:2442:2442) (2425:2425:2425))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a29.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2447:2447:2447) (2429:2429:2429))
        (PORT d[0] (5835:5835:5835) (5776:5776:5776))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a29.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2448:2448:2448) (2430:2430:2430))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a29.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2448:2448:2448) (2430:2430:2430))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a29.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2448:2448:2448) (2430:2430:2430))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a29.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2448:2448:2448) (2430:2430:2430))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[29\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1321:1321:1321) (1307:1307:1307))
        (PORT datab (2976:2976:2976) (2966:2966:2966))
        (PORT datac (2271:2271:2271) (2399:2399:2399))
        (PORT datad (1339:1339:1339) (1317:1317:1317))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (402:402:402) (378:378:378))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a125.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2681:2681:2681) (2794:2794:2794))
        (PORT clk (2505:2505:2505) (2526:2526:2526))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a125.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4551:4551:4551) (4493:4493:4493))
        (PORT d[1] (3957:3957:3957) (4101:4101:4101))
        (PORT d[2] (5652:5652:5652) (5718:5718:5718))
        (PORT d[3] (3302:3302:3302) (3330:3330:3330))
        (PORT d[4] (4043:4043:4043) (4027:4027:4027))
        (PORT d[5] (3968:3968:3968) (3928:3928:3928))
        (PORT d[6] (5084:5084:5084) (5179:5179:5179))
        (PORT d[7] (5303:5303:5303) (5440:5440:5440))
        (PORT d[8] (2996:2996:2996) (3135:3135:3135))
        (PORT d[9] (4854:4854:4854) (4939:4939:4939))
        (PORT d[10] (3755:3755:3755) (3744:3744:3744))
        (PORT d[11] (5824:5824:5824) (6019:6019:6019))
        (PORT d[12] (6512:6512:6512) (6746:6746:6746))
        (PORT clk (2501:2501:2501) (2522:2522:2522))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a125.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5366:5366:5366) (5358:5358:5358))
        (PORT clk (2501:2501:2501) (2522:2522:2522))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a125.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4508:4508:4508) (4425:4425:4425))
        (PORT clk (2501:2501:2501) (2522:2522:2522))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a125.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2526:2526:2526))
        (PORT d[0] (3872:3872:3872) (3966:3966:3966))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a125.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2527:2527:2527))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a125.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2527:2527:2527))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a125.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2527:2527:2527))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a125.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2527:2527:2527))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a125.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2458:2458:2458) (2479:2479:2479))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a125.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1484:1484:1484) (1486:1486:1486))
        (PORT clk (2454:2454:2454) (2438:2438:2438))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a125.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4059:4059:4059) (4131:4131:4131))
        (PORT d[1] (4586:4586:4586) (4509:4509:4509))
        (PORT d[2] (3966:3966:3966) (4024:4024:4024))
        (PORT d[3] (4856:4856:4856) (4765:4765:4765))
        (PORT d[4] (4816:4816:4816) (4920:4920:4920))
        (PORT d[5] (4347:4347:4347) (4458:4458:4458))
        (PORT d[6] (4659:4659:4659) (4610:4610:4610))
        (PORT d[7] (3856:3856:3856) (4008:4008:4008))
        (PORT d[8] (4619:4619:4619) (4551:4551:4551))
        (PORT d[9] (5617:5617:5617) (5517:5517:5517))
        (PORT d[10] (5394:5394:5394) (5389:5389:5389))
        (PORT d[11] (4495:4495:4495) (4424:4424:4424))
        (PORT d[12] (6555:6555:6555) (6697:6697:6697))
        (PORT clk (2449:2449:2449) (2434:2434:2434))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a125.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5551:5551:5551) (5608:5608:5608))
        (PORT clk (2449:2449:2449) (2434:2434:2434))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a125.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2454:2454:2454) (2438:2438:2438))
        (PORT d[0] (5123:5123:5123) (5123:5123:5123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a125.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2455:2455:2455) (2439:2439:2439))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a125.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2455:2455:2455) (2439:2439:2439))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a125.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2455:2455:2455) (2439:2439:2439))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a125.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2455:2455:2455) (2439:2439:2439))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a61.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3067:3067:3067) (3180:3180:3180))
        (PORT clk (2513:2513:2513) (2532:2532:2532))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a61.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3902:3902:3902) (3858:3858:3858))
        (PORT d[1] (4299:4299:4299) (4438:4438:4438))
        (PORT d[2] (5949:5949:5949) (6010:6010:6010))
        (PORT d[3] (3630:3630:3630) (3649:3649:3649))
        (PORT d[4] (4382:4382:4382) (4370:4370:4370))
        (PORT d[5] (4330:4330:4330) (4287:4287:4287))
        (PORT d[6] (5138:5138:5138) (5240:5240:5240))
        (PORT d[7] (5326:5326:5326) (5465:5465:5465))
        (PORT d[8] (3023:3023:3023) (3170:3170:3170))
        (PORT d[9] (4170:4170:4170) (4270:4270:4270))
        (PORT d[10] (3776:3776:3776) (3767:3767:3767))
        (PORT d[11] (5810:5810:5810) (6012:6012:6012))
        (PORT d[12] (6230:6230:6230) (6471:6471:6471))
        (PORT clk (2509:2509:2509) (2528:2528:2528))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a61.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5161:5161:5161) (5177:5177:5177))
        (PORT clk (2509:2509:2509) (2528:2528:2528))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a61.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4867:4867:4867) (4771:4771:4771))
        (PORT clk (2509:2509:2509) (2528:2528:2528))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a61.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2532:2532:2532))
        (PORT d[0] (7093:7093:7093) (7154:7154:7154))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a61.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a61.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a61.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a61.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a61.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2466:2466:2466) (2485:2485:2485))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a61.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1403:1403:1403) (1403:1403:1403))
        (PORT clk (2462:2462:2462) (2444:2444:2444))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a61.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4475:4475:4475) (4532:4532:4532))
        (PORT d[1] (4974:4974:4974) (4897:4897:4897))
        (PORT d[2] (4333:4333:4333) (4384:4384:4384))
        (PORT d[3] (5240:5240:5240) (5147:5147:5147))
        (PORT d[4] (4494:4494:4494) (4629:4629:4629))
        (PORT d[5] (4702:4702:4702) (4804:4804:4804))
        (PORT d[6] (5048:5048:5048) (4996:4996:4996))
        (PORT d[7] (4197:4197:4197) (4346:4346:4346))
        (PORT d[8] (4970:4970:4970) (4895:4895:4895))
        (PORT d[9] (6000:6000:6000) (5902:5902:5902))
        (PORT d[10] (5403:5403:5403) (5397:5397:5397))
        (PORT d[11] (4854:4854:4854) (4782:4782:4782))
        (PORT d[12] (6869:6869:6869) (7003:7003:7003))
        (PORT clk (2457:2457:2457) (2440:2440:2440))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a61.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6057:6057:6057) (6053:6053:6053))
        (PORT clk (2457:2457:2457) (2440:2440:2440))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a61.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2444:2444:2444))
        (PORT d[0] (5292:5292:5292) (5217:5217:5217))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a61.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2463:2463:2463) (2445:2445:2445))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a61.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2463:2463:2463) (2445:2445:2445))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a61.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2463:2463:2463) (2445:2445:2445))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a61.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2463:2463:2463) (2445:2445:2445))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[29\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (279:279:279))
        (PORT datab (1430:1430:1430) (1415:1415:1415))
        (PORT datac (2935:2935:2935) (2921:2921:2921))
        (PORT datad (1038:1038:1038) (1031:1031:1031))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a63.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3380:3380:3380) (3482:3482:3482))
        (PORT clk (2509:2509:2509) (2531:2531:2531))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a63.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5394:5394:5394) (5384:5384:5384))
        (PORT d[1] (4039:4039:4039) (4235:4235:4235))
        (PORT d[2] (4358:4358:4358) (4412:4412:4412))
        (PORT d[3] (4600:4600:4600) (4644:4644:4644))
        (PORT d[4] (3989:3989:3989) (4022:4022:4022))
        (PORT d[5] (4281:4281:4281) (4279:4279:4279))
        (PORT d[6] (4076:4076:4076) (4091:4091:4091))
        (PORT d[7] (4138:4138:4138) (4212:4212:4212))
        (PORT d[8] (3071:3071:3071) (3217:3217:3217))
        (PORT d[9] (4566:4566:4566) (4707:4707:4707))
        (PORT d[10] (4135:4135:4135) (4163:4163:4163))
        (PORT d[11] (4904:4904:4904) (5138:5138:5138))
        (PORT d[12] (4142:4142:4142) (4232:4232:4232))
        (PORT clk (2505:2505:2505) (2527:2527:2527))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a63.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5183:5183:5183) (5206:5206:5206))
        (PORT clk (2505:2505:2505) (2527:2527:2527))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a63.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5924:5924:5924) (5906:5906:5906))
        (PORT clk (2505:2505:2505) (2527:2527:2527))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a63.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2531:2531:2531))
        (PORT d[0] (6759:6759:6759) (6807:6807:6807))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a63.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2532:2532:2532))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a63.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2532:2532:2532))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a63.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2532:2532:2532))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a63.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2532:2532:2532))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a63.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2484:2484:2484))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a63.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2241:2241:2241) (2295:2295:2295))
        (PORT clk (2459:2459:2459) (2443:2443:2443))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a63.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4044:4044:4044) (4110:4110:4110))
        (PORT d[1] (4972:4972:4972) (4837:4837:4837))
        (PORT d[2] (3964:3964:3964) (4012:4012:4012))
        (PORT d[3] (4950:4950:4950) (4824:4824:4824))
        (PORT d[4] (4551:4551:4551) (4728:4728:4728))
        (PORT d[5] (4653:4653:4653) (4801:4801:4801))
        (PORT d[6] (5493:5493:5493) (5364:5364:5364))
        (PORT d[7] (3875:3875:3875) (4073:4073:4073))
        (PORT d[8] (5361:5361:5361) (5411:5411:5411))
        (PORT d[9] (5156:5156:5156) (5359:5359:5359))
        (PORT d[10] (4714:4714:4714) (4702:4702:4702))
        (PORT d[11] (4959:4959:4959) (4837:4837:4837))
        (PORT d[12] (5678:5678:5678) (5761:5761:5761))
        (PORT clk (2454:2454:2454) (2439:2439:2439))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a63.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5574:5574:5574) (5511:5511:5511))
        (PORT clk (2454:2454:2454) (2439:2439:2439))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a63.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2459:2459:2459) (2443:2443:2443))
        (PORT d[0] (4928:4928:4928) (4855:4855:4855))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a63.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2460:2460:2460) (2444:2444:2444))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a63.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2460:2460:2460) (2444:2444:2444))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a63.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2460:2460:2460) (2444:2444:2444))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a63.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2460:2460:2460) (2444:2444:2444))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a127.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4678:4678:4678) (4958:4958:4958))
        (PORT clk (2534:2534:2534) (2554:2554:2554))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a127.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3221:3221:3221) (3264:3264:3264))
        (PORT d[1] (4270:4270:4270) (4414:4414:4414))
        (PORT d[2] (4911:4911:4911) (4963:4963:4963))
        (PORT d[3] (2171:2171:2171) (2284:2284:2284))
        (PORT d[4] (3494:3494:3494) (3514:3514:3514))
        (PORT d[5] (3103:3103:3103) (3129:3129:3129))
        (PORT d[6] (4426:4426:4426) (4533:4533:4533))
        (PORT d[7] (4363:4363:4363) (4511:4511:4511))
        (PORT d[8] (2364:2364:2364) (2482:2482:2482))
        (PORT d[9] (4238:4238:4238) (4384:4384:4384))
        (PORT d[10] (3194:3194:3194) (3231:3231:3231))
        (PORT d[11] (4279:4279:4279) (4414:4414:4414))
        (PORT d[12] (5153:5153:5153) (5358:5358:5358))
        (PORT clk (2530:2530:2530) (2550:2550:2550))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a127.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5688:5688:5688) (5709:5709:5709))
        (PORT clk (2530:2530:2530) (2550:2550:2550))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a127.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4839:4839:4839) (4739:4739:4739))
        (PORT clk (2530:2530:2530) (2550:2550:2550))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a127.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2554:2554:2554))
        (PORT d[0] (3893:3893:3893) (3877:3877:3877))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a127.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2555:2555:2555))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a127.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2555:2555:2555))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a127.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2555:2555:2555))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a127.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2555:2555:2555))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a127.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2507:2507:2507))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a127.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2045:2045:2045) (2078:2078:2078))
        (PORT clk (2483:2483:2483) (2466:2466:2466))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a127.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3648:3648:3648) (3667:3667:3667))
        (PORT d[1] (3529:3529:3529) (3527:3527:3527))
        (PORT d[2] (3829:3829:3829) (3821:3821:3821))
        (PORT d[3] (3481:3481:3481) (3490:3490:3490))
        (PORT d[4] (3737:3737:3737) (3797:3797:3797))
        (PORT d[5] (5097:5097:5097) (5250:5250:5250))
        (PORT d[6] (3504:3504:3504) (3520:3520:3520))
        (PORT d[7] (3009:3009:3009) (3166:3166:3166))
        (PORT d[8] (3719:3719:3719) (3701:3701:3701))
        (PORT d[9] (3550:3550:3550) (3563:3563:3563))
        (PORT d[10] (4160:4160:4160) (4139:4139:4139))
        (PORT d[11] (3776:3776:3776) (3765:3765:3765))
        (PORT d[12] (3810:3810:3810) (3779:3779:3779))
        (PORT clk (2478:2478:2478) (2462:2462:2462))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a127.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5431:5431:5431) (5421:5421:5421))
        (PORT clk (2478:2478:2478) (2462:2462:2462))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a127.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2466:2466:2466))
        (PORT d[0] (4842:4842:4842) (4872:4872:4872))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a127.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2467:2467:2467))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a127.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2467:2467:2467))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a127.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2467:2467:2467))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a127.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2467:2467:2467))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a31.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5084:5084:5084) (5361:5361:5361))
        (PORT clk (2522:2522:2522) (2544:2544:2544))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a31.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3310:3310:3310) (3373:3373:3373))
        (PORT d[1] (3966:3966:3966) (4124:4124:4124))
        (PORT d[2] (5278:5278:5278) (5331:5331:5331))
        (PORT d[3] (2171:2171:2171) (2283:2283:2283))
        (PORT d[4] (3155:3155:3155) (3193:3193:3193))
        (PORT d[5] (3466:3466:3466) (3493:3493:3493))
        (PORT d[6] (4069:4069:4069) (4185:4185:4185))
        (PORT d[7] (4343:4343:4343) (4490:4490:4490))
        (PORT d[8] (2338:2338:2338) (2456:2456:2456))
        (PORT d[9] (4623:4623:4623) (4761:4761:4761))
        (PORT d[10] (3519:3519:3519) (3557:3557:3557))
        (PORT d[11] (4235:4235:4235) (4377:4377:4377))
        (PORT d[12] (5114:5114:5114) (5314:5314:5314))
        (PORT clk (2518:2518:2518) (2540:2540:2540))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a31.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3414:3414:3414) (3319:3319:3319))
        (PORT clk (2518:2518:2518) (2540:2540:2540))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a31.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5447:5447:5447) (5336:5336:5336))
        (PORT clk (2518:2518:2518) (2540:2540:2540))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a31.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2544:2544:2544))
        (PORT d[0] (4608:4608:4608) (4626:4626:4626))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a31.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2545:2545:2545))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a31.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2545:2545:2545))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a31.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2545:2545:2545))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a31.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2545:2545:2545))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a31.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2475:2475:2475) (2497:2497:2497))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a31.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2394:2394:2394) (2424:2424:2424))
        (PORT clk (2471:2471:2471) (2456:2456:2456))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a31.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3656:3656:3656) (3674:3674:3674))
        (PORT d[1] (3841:3841:3841) (3833:3833:3833))
        (PORT d[2] (3515:3515:3515) (3507:3507:3507))
        (PORT d[3] (3462:3462:3462) (3471:3471:3471))
        (PORT d[4] (3721:3721:3721) (3810:3810:3810))
        (PORT d[5] (4767:4767:4767) (4930:4930:4930))
        (PORT d[6] (4102:4102:4102) (4095:4095:4095))
        (PORT d[7] (3028:3028:3028) (3132:3132:3132))
        (PORT d[8] (3695:3695:3695) (3674:3674:3674))
        (PORT d[9] (3526:3526:3526) (3537:3537:3537))
        (PORT d[10] (4095:4095:4095) (4068:4068:4068))
        (PORT d[11] (4139:4139:4139) (4125:4125:4125))
        (PORT d[12] (3786:3786:3786) (3752:3752:3752))
        (PORT clk (2466:2466:2466) (2452:2452:2452))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a31.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3639:3639:3639) (3531:3531:3531))
        (PORT clk (2466:2466:2466) (2452:2452:2452))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a31.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2456:2456:2456))
        (PORT d[0] (5333:5333:5333) (5333:5333:5333))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a31.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2457:2457:2457))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a31.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2457:2457:2457))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a31.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2457:2457:2457))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a31.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2457:2457:2457))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a95.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5838:5838:5838) (6114:6114:6114))
        (PORT clk (2528:2528:2528) (2554:2554:2554))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a95.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2945:2945:2945) (2977:2977:2977))
        (PORT d[1] (4407:4407:4407) (4577:4577:4577))
        (PORT d[2] (5973:5973:5973) (6021:6021:6021))
        (PORT d[3] (1845:1845:1845) (1930:1930:1930))
        (PORT d[4] (2569:2569:2569) (2615:2615:2615))
        (PORT d[5] (4174:4174:4174) (4198:4198:4198))
        (PORT d[6] (5150:5150:5150) (5261:5261:5261))
        (PORT d[7] (3429:3429:3429) (3489:3489:3489))
        (PORT d[8] (1907:1907:1907) (1988:1988:1988))
        (PORT d[9] (3461:3461:3461) (3534:3534:3534))
        (PORT d[10] (2245:2245:2245) (2303:2303:2303))
        (PORT d[11] (2475:2475:2475) (2506:2506:2506))
        (PORT d[12] (5489:5489:5489) (5688:5688:5688))
        (PORT clk (2524:2524:2524) (2550:2550:2550))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a95.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3688:3688:3688) (3741:3741:3741))
        (PORT clk (2524:2524:2524) (2550:2550:2550))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a95.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4277:4277:4277) (4174:4174:4174))
        (PORT clk (2524:2524:2524) (2550:2550:2550))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a95.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2554:2554:2554))
        (PORT d[0] (4906:4906:4906) (4838:4838:4838))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a95.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2555:2555:2555))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a95.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2555:2555:2555))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a95.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2555:2555:2555))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a95.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2555:2555:2555))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a95.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2507:2507:2507))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a95.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1387:1387:1387) (1408:1408:1408))
        (PORT clk (2477:2477:2477) (2466:2466:2466))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a95.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3312:3312:3312) (3338:3338:3338))
        (PORT d[1] (2531:2531:2531) (2540:2540:2540))
        (PORT d[2] (3505:3505:3505) (3512:3512:3512))
        (PORT d[3] (3847:3847:3847) (3860:3860:3860))
        (PORT d[4] (2652:2652:2652) (2696:2696:2696))
        (PORT d[5] (4760:4760:4760) (4922:4922:4922))
        (PORT d[6] (2520:2520:2520) (2557:2557:2557))
        (PORT d[7] (3740:3740:3740) (3839:3839:3839))
        (PORT d[8] (2454:2454:2454) (2475:2475:2475))
        (PORT d[9] (2565:2565:2565) (2586:2586:2586))
        (PORT d[10] (4779:4779:4779) (4748:4748:4748))
        (PORT d[11] (2446:2446:2446) (2470:2470:2470))
        (PORT d[12] (3277:3277:3277) (3288:3288:3288))
        (PORT clk (2472:2472:2472) (2462:2462:2462))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a95.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3583:3583:3583) (3541:3541:3541))
        (PORT clk (2472:2472:2472) (2462:2462:2462))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a95.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2466:2466:2466))
        (PORT d[0] (5804:5804:5804) (5901:5901:5901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a95.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2467:2467:2467))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a95.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2467:2467:2467))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a95.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2467:2467:2467))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a95.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2467:2467:2467))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[31\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2310:2310:2310) (2445:2445:2445))
        (PORT datab (2149:2149:2149) (2064:2064:2064))
        (PORT datac (2935:2935:2935) (2922:2922:2922))
        (PORT datad (1241:1241:1241) (1168:1168:1168))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[31\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2493:2493:2493) (2436:2436:2436))
        (PORT datab (2973:2973:2973) (2963:2963:2963))
        (PORT datac (2289:2289:2289) (2292:2292:2292))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4382:4382:4382) (4314:4314:4314))
        (PORT datac (2974:2974:2974) (2929:2929:2929))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (1473:1473:1473) (1448:1448:1448))
        (PORT datad (1149:1149:1149) (1127:1127:1127))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2140:2140:2140) (2151:2151:2151))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (4303:4303:4303) (4140:4140:4140))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a30.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2990:2990:2990) (3100:3100:3100))
        (PORT clk (2532:2532:2532) (2553:2553:2553))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a30.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3607:3607:3607) (3567:3567:3567))
        (PORT d[1] (4006:4006:4006) (4164:4164:4164))
        (PORT d[2] (6363:6363:6363) (6425:6425:6425))
        (PORT d[3] (2923:2923:2923) (2943:2943:2943))
        (PORT d[4] (5111:5111:5111) (5086:5086:5086))
        (PORT d[5] (4701:4701:4701) (4659:4659:4659))
        (PORT d[6] (5497:5497:5497) (5598:5598:5598))
        (PORT d[7] (5687:5687:5687) (5822:5822:5822))
        (PORT d[8] (3370:3370:3370) (3512:3512:3512))
        (PORT d[9] (4503:4503:4503) (4598:4598:4598))
        (PORT d[10] (4342:4342:4342) (4304:4304:4304))
        (PORT d[11] (6175:6175:6175) (6375:6375:6375))
        (PORT d[12] (5558:5558:5558) (5850:5850:5850))
        (PORT clk (2528:2528:2528) (2549:2549:2549))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a30.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3205:3205:3205) (3067:3067:3067))
        (PORT clk (2528:2528:2528) (2549:2549:2549))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a30.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5239:5239:5239) (5144:5144:5144))
        (PORT clk (2528:2528:2528) (2549:2549:2549))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a30.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2553:2553:2553))
        (PORT d[0] (4563:4563:4563) (4553:4553:4553))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a30.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2554:2554:2554))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a30.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2554:2554:2554))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a30.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2554:2554:2554))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a30.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2554:2554:2554))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a30.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2506:2506:2506))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a30.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1066:1066:1066) (1084:1084:1084))
        (PORT clk (2481:2481:2481) (2465:2465:2465))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a30.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4820:4820:4820) (4893:4893:4893))
        (PORT d[1] (5346:5346:5346) (5265:5265:5265))
        (PORT d[2] (5263:5263:5263) (5283:5283:5283))
        (PORT d[3] (5869:5869:5869) (5768:5768:5768))
        (PORT d[4] (4829:4829:4829) (4960:4960:4960))
        (PORT d[5] (4626:4626:4626) (4723:4723:4723))
        (PORT d[6] (5641:5641:5641) (5561:5561:5561))
        (PORT d[7] (4871:4871:4871) (5013:5013:5013))
        (PORT d[8] (5235:5235:5235) (5155:5155:5155))
        (PORT d[9] (6361:6361:6361) (6255:6255:6255))
        (PORT d[10] (5733:5733:5733) (5721:5721:5721))
        (PORT d[11] (5214:5214:5214) (5144:5144:5144))
        (PORT d[12] (6924:6924:6924) (7066:7066:7066))
        (PORT clk (2476:2476:2476) (2461:2461:2461))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a30.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5498:5498:5498) (5295:5295:5295))
        (PORT clk (2476:2476:2476) (2461:2461:2461))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a30.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2465:2465:2465))
        (PORT d[0] (5468:5468:5468) (5521:5521:5521))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a30.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2466:2466:2466))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a30.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2466:2466:2466))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a30.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2466:2466:2466))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a30.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2466:2466:2466))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a62.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2965:2965:2965) (3026:3026:3026))
        (PORT clk (2567:2567:2567) (2589:2589:2589))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a62.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4282:4282:4282) (4233:4233:4233))
        (PORT d[1] (1697:1697:1697) (1708:1708:1708))
        (PORT d[2] (3583:3583:3583) (3562:3562:3562))
        (PORT d[3] (4683:4683:4683) (4695:4695:4695))
        (PORT d[4] (5484:5484:5484) (5470:5470:5470))
        (PORT d[5] (2342:2342:2342) (2347:2347:2347))
        (PORT d[6] (2027:2027:2027) (2028:2028:2028))
        (PORT d[7] (3832:3832:3832) (3933:3933:3933))
        (PORT d[8] (3784:3784:3784) (3964:3964:3964))
        (PORT d[9] (3851:3851:3851) (3961:3961:3961))
        (PORT d[10] (5070:5070:5070) (5043:5043:5043))
        (PORT d[11] (4859:4859:4859) (5061:5061:5061))
        (PORT d[12] (2364:2364:2364) (2337:2337:2337))
        (PORT clk (2563:2563:2563) (2585:2585:2585))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a62.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4037:4037:4037) (3992:3992:3992))
        (PORT clk (2563:2563:2563) (2585:2585:2585))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a62.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4896:4896:4896) (4826:4826:4826))
        (PORT clk (2563:2563:2563) (2585:2585:2585))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a62.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2567:2567:2567) (2589:2589:2589))
        (PORT d[0] (5387:5387:5387) (5329:5329:5329))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a62.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2568:2568:2568) (2590:2590:2590))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a62.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2568:2568:2568) (2590:2590:2590))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a62.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2568:2568:2568) (2590:2590:2590))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a62.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2568:2568:2568) (2590:2590:2590))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a62.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2542:2542:2542))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a62.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2090:2090:2090) (2076:2076:2076))
        (PORT clk (2516:2516:2516) (2501:2501:2501))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a62.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5518:5518:5518) (5592:5592:5592))
        (PORT d[1] (6013:6013:6013) (5931:5931:5931))
        (PORT d[2] (5696:5696:5696) (5729:5729:5729))
        (PORT d[3] (6620:6620:6620) (6524:6524:6524))
        (PORT d[4] (5845:5845:5845) (5970:5970:5970))
        (PORT d[5] (5390:5390:5390) (5487:5487:5487))
        (PORT d[6] (6425:6425:6425) (6363:6363:6363))
        (PORT d[7] (5851:5851:5851) (5983:5983:5983))
        (PORT d[8] (6374:6374:6374) (6285:6285:6285))
        (PORT d[9] (4544:4544:4544) (4665:4665:4665))
        (PORT d[10] (6710:6710:6710) (6697:6697:6697))
        (PORT d[11] (6224:6224:6224) (6141:6141:6141))
        (PORT d[12] (5361:5361:5361) (5460:5460:5460))
        (PORT clk (2511:2511:2511) (2497:2497:2497))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a62.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4838:4838:4838) (4691:4691:4691))
        (PORT clk (2511:2511:2511) (2497:2497:2497))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a62.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2501:2501:2501))
        (PORT d[0] (6629:6629:6629) (6515:6515:6515))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a62.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a62.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a62.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a62.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[30\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1036:1036:1036) (1047:1047:1047))
        (PORT datab (2971:2971:2971) (2960:2960:2960))
        (PORT datac (2273:2273:2273) (2401:2401:2401))
        (PORT datad (2008:2008:2008) (1972:1972:1972))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a94.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3138:3138:3138) (3275:3275:3275))
        (PORT clk (2560:2560:2560) (2587:2587:2587))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a94.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2899:2899:2899) (2928:2928:2928))
        (PORT d[1] (3153:3153:3153) (3182:3182:3182))
        (PORT d[2] (2492:2492:2492) (2509:2509:2509))
        (PORT d[3] (1785:1785:1785) (1863:1863:1863))
        (PORT d[4] (3309:3309:3309) (3347:3347:3347))
        (PORT d[5] (1757:1757:1757) (1805:1805:1805))
        (PORT d[6] (5850:5850:5850) (5954:5954:5954))
        (PORT d[7] (3040:3040:3040) (3041:3041:3041))
        (PORT d[8] (1910:1910:1910) (1991:1991:1991))
        (PORT d[9] (2109:2109:2109) (2143:2143:2143))
        (PORT d[10] (2948:2948:2948) (2998:2998:2998))
        (PORT d[11] (2871:2871:2871) (2908:2908:2908))
        (PORT d[12] (5385:5385:5385) (5580:5580:5580))
        (PORT clk (2556:2556:2556) (2583:2583:2583))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a94.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2120:2120:2120) (2059:2059:2059))
        (PORT clk (2556:2556:2556) (2583:2583:2583))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a94.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4658:4658:4658) (4552:4552:4552))
        (PORT clk (2556:2556:2556) (2583:2583:2583))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a94.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2560:2560:2560) (2587:2587:2587))
        (PORT d[0] (4841:4841:4841) (4765:4765:4765))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a94.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2561:2561:2561) (2588:2588:2588))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a94.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2561:2561:2561) (2588:2588:2588))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a94.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2561:2561:2561) (2588:2588:2588))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a94.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2561:2561:2561) (2588:2588:2588))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a94.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2540:2540:2540))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a94.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1994:1994:1994) (1995:1995:1995))
        (PORT clk (2508:2508:2508) (2499:2499:2499))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a94.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1960:1960:1960) (2006:2006:2006))
        (PORT d[1] (3241:3241:3241) (3257:3257:3257))
        (PORT d[2] (2171:2171:2171) (2192:2192:2192))
        (PORT d[3] (4521:4521:4521) (4530:4530:4530))
        (PORT d[4] (2277:2277:2277) (2320:2320:2320))
        (PORT d[5] (3453:3453:3453) (3452:3452:3452))
        (PORT d[6] (5175:5175:5175) (5154:5154:5154))
        (PORT d[7] (4457:4457:4457) (4549:4549:4549))
        (PORT d[8] (2488:2488:2488) (2512:2512:2512))
        (PORT d[9] (2161:2161:2161) (2185:2185:2185))
        (PORT d[10] (3527:3527:3527) (3511:3511:3511))
        (PORT d[11] (2789:2789:2789) (2798:2798:2798))
        (PORT d[12] (2590:2590:2590) (2606:2606:2606))
        (PORT clk (2503:2503:2503) (2495:2495:2495))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a94.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3536:3536:3536) (3503:3503:3503))
        (PORT clk (2503:2503:2503) (2495:2495:2495))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a94.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2499:2499:2499))
        (PORT d[0] (6157:6157:6157) (6252:6252:6252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a94.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2500:2500:2500))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a94.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2500:2500:2500))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a94.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2500:2500:2500))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a94.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2500:2500:2500))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a126.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2654:2654:2654) (2735:2735:2735))
        (PORT clk (2569:2569:2569) (2596:2596:2596))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a126.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3963:3963:3963) (3918:3918:3918))
        (PORT d[1] (5043:5043:5043) (5182:5182:5182))
        (PORT d[2] (6683:6683:6683) (6739:6739:6739))
        (PORT d[3] (4340:4340:4340) (4357:4357:4357))
        (PORT d[4] (5141:5141:5141) (5130:5130:5130))
        (PORT d[5] (4995:4995:4995) (4948:4948:4948))
        (PORT d[6] (6130:6130:6130) (6215:6215:6215))
        (PORT d[7] (6409:6409:6409) (6535:6535:6535))
        (PORT d[8] (3754:3754:3754) (3930:3930:3930))
        (PORT d[9] (4196:4196:4196) (4305:4305:4305))
        (PORT d[10] (4753:4753:4753) (4732:4732:4732))
        (PORT d[11] (4441:4441:4441) (4639:4639:4639))
        (PORT d[12] (2699:2699:2699) (2663:2663:2663))
        (PORT clk (2565:2565:2565) (2592:2592:2592))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a126.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6338:6338:6338) (6327:6327:6327))
        (PORT clk (2565:2565:2565) (2592:2592:2592))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a126.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5611:5611:5611) (5514:5514:5514))
        (PORT clk (2565:2565:2565) (2592:2592:2592))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a126.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2569:2569:2569) (2596:2596:2596))
        (PORT d[0] (4147:4147:4147) (4185:4185:4185))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a126.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2570:2570:2570) (2597:2597:2597))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a126.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2570:2570:2570) (2597:2597:2597))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a126.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2570:2570:2570) (2597:2597:2597))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a126.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2570:2570:2570) (2597:2597:2597))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a126.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2549:2549:2549))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a126.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2418:2418:2418) (2391:2391:2391))
        (PORT clk (2518:2518:2518) (2508:2508:2508))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a126.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5179:5179:5179) (5243:5243:5243))
        (PORT d[1] (5668:5668:5668) (5591:5591:5591))
        (PORT d[2] (5337:5337:5337) (5368:5368:5368))
        (PORT d[3] (5934:5934:5934) (5841:5841:5841))
        (PORT d[4] (5520:5520:5520) (5650:5650:5650))
        (PORT d[5] (5050:5050:5050) (5149:5149:5149))
        (PORT d[6] (5765:5765:5765) (5712:5712:5712))
        (PORT d[7] (5202:5202:5202) (5345:5345:5345))
        (PORT d[8] (5675:5675:5675) (5597:5597:5597))
        (PORT d[9] (4073:4073:4073) (4216:4216:4216))
        (PORT d[10] (6368:6368:6368) (6358:6358:6358))
        (PORT d[11] (5550:5550:5550) (5476:5476:5476))
        (PORT d[12] (5909:5909:5909) (5965:5965:5965))
        (PORT clk (2513:2513:2513) (2504:2504:2504))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a126.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5184:5184:5184) (5203:5203:5203))
        (PORT clk (2513:2513:2513) (2504:2504:2504))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a126.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2508:2508:2508))
        (PORT d[0] (4837:4837:4837) (4855:4855:4855))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a126.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a126.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a126.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a126.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[30\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2308:2308:2308) (2442:2442:2442))
        (PORT datab (238:238:238) (273:273:273))
        (PORT datac (1854:1854:1854) (1767:1767:1767))
        (PORT datad (1604:1604:1604) (1571:1571:1571))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~9)
    (DELAY
      (ABSOLUTE
        (PORT datab (312:312:312) (397:397:397))
        (PORT datac (2973:2973:2973) (2928:2928:2928))
        (PORT datad (208:208:208) (232:232:232))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2140:2140:2140) (2151:2151:2151))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (4303:4303:4303) (4140:4140:4140))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (3016:3016:3016) (2966:2966:2966))
        (PORT datac (205:205:205) (237:237:237))
        (PORT datad (283:283:283) (356:356:356))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2140:2140:2140) (2151:2151:2151))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (4303:4303:4303) (4140:4140:4140))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a28.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5872:5872:5872) (6145:6145:6145))
        (PORT clk (2510:2510:2510) (2532:2532:2532))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a28.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3252:3252:3252) (3316:3316:3316))
        (PORT d[1] (4432:4432:4432) (4603:4603:4603))
        (PORT d[2] (5970:5970:5970) (6019:6019:6019))
        (PORT d[3] (2538:2538:2538) (2651:2651:2651))
        (PORT d[4] (2919:2919:2919) (2957:2957:2957))
        (PORT d[5] (4160:4160:4160) (4182:4182:4182))
        (PORT d[6] (4841:4841:4841) (4959:4959:4959))
        (PORT d[7] (3763:3763:3763) (3813:3813:3813))
        (PORT d[8] (1919:1919:1919) (2000:2000:2000))
        (PORT d[9] (3829:3829:3829) (3897:3897:3897))
        (PORT d[10] (4296:4296:4296) (4326:4326:4326))
        (PORT d[11] (4997:4997:4997) (5125:5125:5125))
        (PORT d[12] (6050:6050:6050) (6230:6230:6230))
        (PORT clk (2506:2506:2506) (2528:2528:2528))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a28.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3381:3381:3381) (3276:3276:3276))
        (PORT clk (2506:2506:2506) (2528:2528:2528))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a28.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4285:4285:4285) (4182:4182:4182))
        (PORT clk (2506:2506:2506) (2528:2528:2528))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a28.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2532:2532:2532))
        (PORT d[0] (4526:4526:4526) (4536:4536:4536))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a28.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a28.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a28.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a28.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a28.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2463:2463:2463) (2485:2485:2485))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a28.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1720:1720:1720) (1728:1728:1728))
        (PORT clk (2459:2459:2459) (2444:2444:2444))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a28.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3583:3583:3583) (3604:3604:3604))
        (PORT d[1] (2833:2833:2833) (2843:2843:2843))
        (PORT d[2] (3201:3201:3201) (3214:3214:3214))
        (PORT d[3] (3846:3846:3846) (3859:3859:3859))
        (PORT d[4] (2982:2982:2982) (3019:3019:3019))
        (PORT d[5] (4747:4747:4747) (4910:4910:4910))
        (PORT d[6] (4181:4181:4181) (4178:4178:4178))
        (PORT d[7] (3739:3739:3739) (3838:3838:3838))
        (PORT d[8] (4113:4113:4113) (4090:4090:4090))
        (PORT d[9] (3871:3871:3871) (3878:3878:3878))
        (PORT d[10] (4514:4514:4514) (4484:4484:4484))
        (PORT d[11] (3779:3779:3779) (3777:3777:3777))
        (PORT d[12] (2885:2885:2885) (2889:2889:2889))
        (PORT clk (2454:2454:2454) (2440:2440:2440))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a28.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3325:3325:3325) (3225:3225:3225))
        (PORT clk (2454:2454:2454) (2440:2440:2440))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a28.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2459:2459:2459) (2444:2444:2444))
        (PORT d[0] (6418:6418:6418) (6406:6406:6406))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a28.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2460:2460:2460) (2445:2445:2445))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a28.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2460:2460:2460) (2445:2445:2445))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a28.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2460:2460:2460) (2445:2445:2445))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a28.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2460:2460:2460) (2445:2445:2445))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a60.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3055:3055:3055) (3167:3167:3167))
        (PORT clk (2519:2519:2519) (2541:2541:2541))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a60.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4308:4308:4308) (4266:4266:4266))
        (PORT d[1] (3630:3630:3630) (3784:3784:3784))
        (PORT d[2] (5331:5331:5331) (5401:5401:5401))
        (PORT d[3] (3593:3593:3593) (3607:3607:3607))
        (PORT d[4] (4373:4373:4373) (4348:4348:4348))
        (PORT d[5] (3943:3943:3943) (3900:3900:3900))
        (PORT d[6] (4777:4777:4777) (4881:4881:4881))
        (PORT d[7] (4995:4995:4995) (5134:5134:5134))
        (PORT d[8] (2719:2719:2719) (2876:2876:2876))
        (PORT d[9] (3829:3829:3829) (3931:3931:3931))
        (PORT d[10] (3697:3697:3697) (3684:3684:3684))
        (PORT d[11] (5468:5468:5468) (5672:5672:5672))
        (PORT d[12] (5497:5497:5497) (5758:5758:5758))
        (PORT clk (2515:2515:2515) (2537:2537:2537))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a60.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5200:5200:5200) (5230:5230:5230))
        (PORT clk (2515:2515:2515) (2537:2537:2537))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a60.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4538:4538:4538) (4457:4457:4457))
        (PORT clk (2515:2515:2515) (2537:2537:2537))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a60.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2541:2541:2541))
        (PORT d[0] (6748:6748:6748) (6800:6800:6800))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a60.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a60.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a60.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a60.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a60.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2494:2494:2494))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a60.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1412:1412:1412) (1423:1423:1423))
        (PORT clk (2468:2468:2468) (2453:2453:2453))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a60.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4293:4293:4293) (4337:4337:4337))
        (PORT d[1] (4563:4563:4563) (4483:4483:4483))
        (PORT d[2] (3920:3920:3920) (3975:3975:3975))
        (PORT d[3] (5259:5259:5259) (5182:5182:5182))
        (PORT d[4] (4148:4148:4148) (4286:4286:4286))
        (PORT d[5] (4636:4636:4636) (4739:4739:4739))
        (PORT d[6] (4669:4669:4669) (4621:4621:4621))
        (PORT d[7] (3848:3848:3848) (3999:3999:3999))
        (PORT d[8] (4596:4596:4596) (4524:4524:4524))
        (PORT d[9] (5580:5580:5580) (5478:5478:5478))
        (PORT d[10] (5049:5049:5049) (5043:5043:5043))
        (PORT d[11] (4776:4776:4776) (4680:4680:4680))
        (PORT d[12] (6204:6204:6204) (6349:6349:6349))
        (PORT clk (2463:2463:2463) (2449:2449:2449))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a60.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5704:5704:5704) (5688:5688:5688))
        (PORT clk (2463:2463:2463) (2449:2449:2449))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a60.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2468:2468:2468) (2453:2453:2453))
        (PORT d[0] (4943:4943:4943) (4858:4858:4858))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a60.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2469:2469:2469) (2454:2454:2454))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a60.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2469:2469:2469) (2454:2454:2454))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a60.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2469:2469:2469) (2454:2454:2454))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a60.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2469:2469:2469) (2454:2454:2454))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[28\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1558:1558:1558) (1502:1502:1502))
        (PORT datab (2977:2977:2977) (2967:2967:2967))
        (PORT datac (2271:2271:2271) (2398:2398:2398))
        (PORT datad (1340:1340:1340) (1331:1331:1331))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a124.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5366:5366:5366) (5633:5633:5633))
        (PORT clk (2529:2529:2529) (2549:2549:2549))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a124.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2962:2962:2962) (3031:3031:3031))
        (PORT d[1] (3910:3910:3910) (4068:4068:4068))
        (PORT d[2] (4635:4635:4635) (4685:4685:4685))
        (PORT d[3] (2227:2227:2227) (2344:2344:2344))
        (PORT d[4] (3476:3476:3476) (3500:3500:3500))
        (PORT d[5] (3093:3093:3093) (3124:3124:3124))
        (PORT d[6] (4446:4446:4446) (4553:4553:4553))
        (PORT d[7] (4332:4332:4332) (4480:4480:4480))
        (PORT d[8] (2309:2309:2309) (2426:2426:2426))
        (PORT d[9] (4281:4281:4281) (4427:4427:4427))
        (PORT d[10] (3195:3195:3195) (3233:3233:3233))
        (PORT d[11] (4234:4234:4234) (4376:4376:4376))
        (PORT d[12] (5121:5121:5121) (5321:5321:5321))
        (PORT clk (2525:2525:2525) (2545:2545:2545))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a124.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6069:6069:6069) (6080:6080:6080))
        (PORT clk (2525:2525:2525) (2545:2545:2545))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a124.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5466:5466:5466) (5356:5356:5356))
        (PORT clk (2525:2525:2525) (2545:2545:2545))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a124.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2549:2549:2549))
        (PORT d[0] (4198:4198:4198) (4176:4176:4176))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a124.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2550:2550:2550))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a124.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2550:2550:2550))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a124.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2550:2550:2550))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a124.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2550:2550:2550))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a124.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2502:2502:2502))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a124.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2107:2107:2107) (2150:2150:2150))
        (PORT clk (2478:2478:2478) (2461:2461:2461))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a124.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3642:3642:3642) (3660:3660:3660))
        (PORT d[1] (3503:3503:3503) (3498:3498:3498))
        (PORT d[2] (3542:3542:3542) (3549:3549:3549))
        (PORT d[3] (3513:3513:3513) (3509:3509:3509))
        (PORT d[4] (3382:3382:3382) (3461:3461:3461))
        (PORT d[5] (4727:4727:4727) (4884:4884:4884))
        (PORT d[6] (3830:3830:3830) (3823:3823:3823))
        (PORT d[7] (3044:3044:3044) (3150:3150:3150))
        (PORT d[8] (4043:4043:4043) (4016:4016:4016))
        (PORT d[9] (3475:3475:3475) (3479:3479:3479))
        (PORT d[10] (4133:4133:4133) (4111:4111:4111))
        (PORT d[11] (4059:4059:4059) (4044:4044:4044))
        (PORT d[12] (3799:3799:3799) (3765:3765:3765))
        (PORT clk (2473:2473:2473) (2457:2457:2457))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a124.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5726:5726:5726) (5708:5708:5708))
        (PORT clk (2473:2473:2473) (2457:2457:2457))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a124.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2461:2461:2461))
        (PORT d[0] (5197:5197:5197) (5219:5219:5219))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a124.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2462:2462:2462))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a124.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2462:2462:2462))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a124.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2462:2462:2462))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a124.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2462:2462:2462))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a92.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3041:3041:3041) (3151:3151:3151))
        (PORT clk (2519:2519:2519) (2541:2541:2541))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a92.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4203:4203:4203) (4147:4147:4147))
        (PORT d[1] (4313:4313:4313) (4454:4454:4454))
        (PORT d[2] (5979:5979:5979) (6045:6045:6045))
        (PORT d[3] (2956:2956:2956) (2982:2982:2982))
        (PORT d[4] (4419:4419:4419) (4411:4411:4411))
        (PORT d[5] (4331:4331:4331) (4288:4288:4288))
        (PORT d[6] (5444:5444:5444) (5538:5538:5538))
        (PORT d[7] (3748:3748:3748) (3801:3801:3801))
        (PORT d[8] (4062:4062:4062) (4234:4234:4234))
        (PORT d[9] (4209:4209:4209) (4314:4314:4314))
        (PORT d[10] (4304:4304:4304) (4263:4263:4263))
        (PORT d[11] (6099:6099:6099) (6292:6292:6292))
        (PORT d[12] (6225:6225:6225) (6464:6464:6464))
        (PORT clk (2515:2515:2515) (2537:2537:2537))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a92.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3214:3214:3214) (3228:3228:3228))
        (PORT clk (2515:2515:2515) (2537:2537:2537))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a92.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4912:4912:4912) (4805:4805:4805))
        (PORT clk (2515:2515:2515) (2537:2537:2537))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a92.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2541:2541:2541))
        (PORT d[0] (5713:5713:5713) (5739:5739:5739))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a92.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a92.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a92.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a92.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a92.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2494:2494:2494))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a92.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1061:1061:1061) (1082:1082:1082))
        (PORT clk (2468:2468:2468) (2453:2453:2453))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a92.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4438:4438:4438) (4507:4507:4507))
        (PORT d[1] (4975:4975:4975) (4898:4898:4898))
        (PORT d[2] (4632:4632:4632) (4670:4670:4670))
        (PORT d[3] (5213:5213:5213) (5118:5118:5118))
        (PORT d[4] (4829:4829:4829) (4960:4960:4960))
        (PORT d[5] (4703:4703:4703) (4805:4805:4805))
        (PORT d[6] (5080:5080:5080) (5033:5033:5033))
        (PORT d[7] (4128:4128:4128) (4265:4265:4265))
        (PORT d[8] (4970:4970:4970) (4896:4896:4896))
        (PORT d[9] (5961:5961:5961) (5862:5862:5862))
        (PORT d[10] (5424:5424:5424) (5421:5421:5421))
        (PORT d[11] (5159:5159:5159) (5079:5079:5079))
        (PORT d[12] (5215:5215:5215) (5281:5281:5281))
        (PORT clk (2463:2463:2463) (2449:2449:2449))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a92.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4273:4273:4273) (4280:4280:4280))
        (PORT clk (2463:2463:2463) (2449:2449:2449))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a92.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2468:2468:2468) (2453:2453:2453))
        (PORT d[0] (5789:5789:5789) (5880:5880:5880))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a92.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2469:2469:2469) (2454:2454:2454))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a92.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2469:2469:2469) (2454:2454:2454))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a92.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2469:2469:2469) (2454:2454:2454))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a92.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2469:2469:2469) (2454:2454:2454))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[28\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (1931:1931:1931) (1865:1865:1865))
        (PORT datac (2271:2271:2271) (2399:2399:2399))
        (PORT datad (1265:1265:1265) (1245:1245:1245))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (315:315:315) (406:406:406))
        (PORT datab (236:236:236) (272:272:272))
        (PORT datac (2973:2973:2973) (2928:2928:2928))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2140:2140:2140) (2151:2151:2151))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (4303:4303:4303) (4140:4140:4140))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a123.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3037:3037:3037) (3146:3146:3146))
        (PORT clk (2532:2532:2532) (2553:2553:2553))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a123.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4590:4590:4590) (4539:4539:4539))
        (PORT d[1] (3662:3662:3662) (3821:3821:3821))
        (PORT d[2] (5305:5305:5305) (5375:5375:5375))
        (PORT d[3] (3912:3912:3912) (3921:3921:3921))
        (PORT d[4] (3952:3952:3952) (3912:3912:3912))
        (PORT d[5] (3908:3908:3908) (3860:3860:3860))
        (PORT d[6] (4723:4723:4723) (4819:4819:4819))
        (PORT d[7] (5019:5019:5019) (5160:5160:5160))
        (PORT d[8] (2707:2707:2707) (2863:2863:2863))
        (PORT d[9] (4507:4507:4507) (4598:4598:4598))
        (PORT d[10] (3717:3717:3717) (3707:3707:3707))
        (PORT d[11] (5412:5412:5412) (5608:5608:5608))
        (PORT d[12] (5534:5534:5534) (5778:5778:5778))
        (PORT clk (2528:2528:2528) (2549:2549:2549))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a123.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5693:5693:5693) (5677:5677:5677))
        (PORT clk (2528:2528:2528) (2549:2549:2549))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a123.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4586:4586:4586) (4509:4509:4509))
        (PORT clk (2528:2528:2528) (2549:2549:2549))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a123.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2553:2553:2553))
        (PORT d[0] (4233:4233:4233) (4320:4320:4320))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a123.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2554:2554:2554))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a123.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2554:2554:2554))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a123.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2554:2554:2554))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a123.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2554:2554:2554))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a123.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2506:2506:2506))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a123.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1826:1826:1826) (1843:1843:1843))
        (PORT clk (2481:2481:2481) (2465:2465:2465))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a123.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4032:4032:4032) (4091:4091:4091))
        (PORT d[1] (4532:4532:4532) (4445:4445:4445))
        (PORT d[2] (3947:3947:3947) (3986:3986:3986))
        (PORT d[3] (4892:4892:4892) (4824:4824:4824))
        (PORT d[4] (4100:4100:4100) (4233:4233:4233))
        (PORT d[5] (4980:4980:4980) (5075:5075:5075))
        (PORT d[6] (4618:4618:4618) (4558:4558:4558))
        (PORT d[7] (3449:3449:3449) (3600:3600:3600))
        (PORT d[8] (4567:4567:4567) (4485:4485:4485))
        (PORT d[9] (5237:5237:5237) (5141:5141:5141))
        (PORT d[10] (4670:4670:4670) (4595:4595:4595))
        (PORT d[11] (4537:4537:4537) (4459:4459:4459))
        (PORT d[12] (5376:5376:5376) (5442:5442:5442))
        (PORT clk (2476:2476:2476) (2461:2461:2461))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a123.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5604:5604:5604) (5664:5664:5664))
        (PORT clk (2476:2476:2476) (2461:2461:2461))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a123.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2465:2465:2465))
        (PORT d[0] (5445:5445:5445) (5439:5439:5439))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a123.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2466:2466:2466))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a123.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2466:2466:2466))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a123.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2466:2466:2466))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a123.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2466:2466:2466))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a27.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3023:3023:3023) (3132:3132:3132))
        (PORT clk (2526:2526:2526) (2547:2547:2547))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a27.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4604:4604:4604) (4552:4552:4552))
        (PORT d[1] (3673:3673:3673) (3832:3832:3832))
        (PORT d[2] (5310:5310:5310) (5386:5386:5386))
        (PORT d[3] (3621:3621:3621) (3643:3643:3643))
        (PORT d[4] (3708:3708:3708) (3692:3692:3692))
        (PORT d[5] (3326:3326:3326) (3316:3316:3316))
        (PORT d[6] (4738:4738:4738) (4836:4836:4836))
        (PORT d[7] (5026:5026:5026) (5168:5168:5168))
        (PORT d[8] (2732:2732:2732) (2891:2891:2891))
        (PORT d[9] (4488:4488:4488) (4578:4578:4578))
        (PORT d[10] (3711:3711:3711) (3699:3699:3699))
        (PORT d[11] (5459:5459:5459) (5663:5663:5663))
        (PORT d[12] (5503:5503:5503) (5745:5745:5745))
        (PORT clk (2522:2522:2522) (2543:2543:2543))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a27.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3889:3889:3889) (3745:3745:3745))
        (PORT clk (2522:2522:2522) (2543:2543:2543))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a27.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4551:4551:4551) (4473:4473:4473))
        (PORT clk (2522:2522:2522) (2543:2543:2543))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a27.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2547:2547:2547))
        (PORT d[0] (4232:4232:4232) (4223:4223:4223))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a27.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2548:2548:2548))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a27.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2548:2548:2548))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a27.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2548:2548:2548))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a27.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2548:2548:2548))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a27.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2500:2500:2500))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a27.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1789:1789:1789) (1792:1792:1792))
        (PORT clk (2475:2475:2475) (2460:2460:2460))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a27.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4042:4042:4042) (4093:4093:4093))
        (PORT d[1] (4277:4277:4277) (4206:4206:4206))
        (PORT d[2] (3898:3898:3898) (3945:3945:3945))
        (PORT d[3] (4251:4251:4251) (4191:4191:4191))
        (PORT d[4] (4115:4115:4115) (4250:4250:4250))
        (PORT d[5] (4643:4643:4643) (4746:4746:4746))
        (PORT d[6] (4336:4336:4336) (4290:4290:4290))
        (PORT d[7] (3819:3819:3819) (3958:3958:3958))
        (PORT d[8] (4768:4768:4768) (4658:4658:4658))
        (PORT d[9] (5250:5250:5250) (5155:5155:5155))
        (PORT d[10] (4293:4293:4293) (4232:4232:4232))
        (PORT d[11] (4162:4162:4162) (4095:4095:4095))
        (PORT d[12] (6164:6164:6164) (6304:6304:6304))
        (PORT clk (2470:2470:2470) (2456:2456:2456))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a27.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4481:4481:4481) (4300:4300:4300))
        (PORT clk (2470:2470:2470) (2456:2456:2456))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a27.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2475:2475:2475) (2460:2460:2460))
        (PORT d[0] (5285:5285:5285) (5263:5263:5263))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a27.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2461:2461:2461))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a27.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2461:2461:2461))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a27.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2461:2461:2461))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a27.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2461:2461:2461))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a91.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2256:2256:2256) (2340:2340:2340))
        (PORT clk (2570:2570:2570) (2592:2592:2592))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a91.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4668:4668:4668) (4617:4617:4617))
        (PORT d[1] (2062:2062:2062) (2052:2052:2052))
        (PORT d[2] (1658:1658:1658) (1649:1649:1649))
        (PORT d[3] (5057:5057:5057) (5067:5067:5067))
        (PORT d[4] (5860:5860:5860) (5840:5840:5840))
        (PORT d[5] (2704:2704:2704) (2706:2706:2706))
        (PORT d[6] (1697:1697:1697) (1702:1702:1702))
        (PORT d[7] (4789:4789:4789) (4864:4864:4864))
        (PORT d[8] (4098:4098:4098) (4271:4271:4271))
        (PORT d[9] (3853:3853:3853) (3962:3962:3962))
        (PORT d[10] (1711:1711:1711) (1718:1718:1718))
        (PORT d[11] (5247:5247:5247) (5444:5444:5444))
        (PORT d[12] (1977:1977:1977) (1948:1948:1948))
        (PORT clk (2566:2566:2566) (2588:2588:2588))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a91.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3280:3280:3280) (3299:3299:3299))
        (PORT clk (2566:2566:2566) (2588:2588:2588))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a91.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4905:4905:4905) (4835:4835:4835))
        (PORT clk (2566:2566:2566) (2588:2588:2588))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a91.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2570:2570:2570) (2592:2592:2592))
        (PORT d[0] (5347:5347:5347) (5330:5330:5330))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a91.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2571:2571:2571) (2593:2593:2593))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a91.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2571:2571:2571) (2593:2593:2593))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a91.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2571:2571:2571) (2593:2593:2593))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a91.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2571:2571:2571) (2593:2593:2593))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a91.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2545:2545:2545))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a91.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2151:2151:2151) (2150:2150:2150))
        (PORT clk (2519:2519:2519) (2503:2503:2503))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a91.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5872:5872:5872) (5942:5942:5942))
        (PORT d[1] (6391:6391:6391) (6308:6308:6308))
        (PORT d[2] (6041:6041:6041) (6069:6069:6069))
        (PORT d[3] (7276:7276:7276) (7167:7167:7167))
        (PORT d[4] (6530:6530:6530) (6648:6648:6648))
        (PORT d[5] (4259:4259:4259) (4335:4335:4335))
        (PORT d[6] (6480:6480:6480) (6426:6426:6426))
        (PORT d[7] (2384:2384:2384) (2364:2364:2364))
        (PORT d[8] (2837:2837:2837) (2889:2889:2889))
        (PORT d[9] (4394:4394:4394) (4529:4529:4529))
        (PORT d[10] (6745:6745:6745) (6729:6729:6729))
        (PORT d[11] (6245:6245:6245) (6164:6164:6164))
        (PORT d[12] (5391:5391:5391) (5493:5493:5493))
        (PORT clk (2514:2514:2514) (2499:2499:2499))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a91.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4303:4303:4303) (4343:4343:4343))
        (PORT clk (2514:2514:2514) (2499:2499:2499))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a91.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2503:2503:2503))
        (PORT d[0] (6237:6237:6237) (6362:6362:6362))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a91.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2504:2504:2504))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a91.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2504:2504:2504))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a91.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2504:2504:2504))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a91.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2504:2504:2504))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[27\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1640:1640:1640) (1626:1626:1626))
        (PORT datab (2974:2974:2974) (2963:2963:2963))
        (PORT datac (2272:2272:2272) (2400:2400:2400))
        (PORT datad (2044:2044:2044) (2020:2020:2020))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a59.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2999:2999:2999) (3106:3106:3106))
        (PORT clk (2549:2549:2549) (2575:2575:2575))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a59.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3547:3547:3547) (3502:3502:3502))
        (PORT d[1] (4657:4657:4657) (4795:4795:4795))
        (PORT d[2] (6240:6240:6240) (6288:6288:6288))
        (PORT d[3] (2657:2657:2657) (2681:2681:2681))
        (PORT d[4] (4803:4803:4803) (4790:4790:4790))
        (PORT d[5] (4675:4675:4675) (4631:4631:4631))
        (PORT d[6] (5498:5498:5498) (5599:5599:5599))
        (PORT d[7] (6085:6085:6085) (6216:6216:6216))
        (PORT d[8] (3341:3341:3341) (3482:3482:3482))
        (PORT d[9] (4517:4517:4517) (4612:4612:4612))
        (PORT d[10] (4449:4449:4449) (4433:4433:4433))
        (PORT d[11] (6143:6143:6143) (6339:6339:6339))
        (PORT d[12] (6560:6560:6560) (6792:6792:6792))
        (PORT clk (2545:2545:2545) (2571:2571:2571))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a59.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5499:5499:5499) (5510:5510:5510))
        (PORT clk (2545:2545:2545) (2571:2571:2571))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a59.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2644:2644:2644) (2537:2537:2537))
        (PORT clk (2545:2545:2545) (2571:2571:2571))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a59.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2575:2575:2575))
        (PORT d[0] (7420:7420:7420) (7474:7474:7474))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a59.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2576:2576:2576))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a59.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2576:2576:2576))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a59.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2576:2576:2576))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a59.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2576:2576:2576))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a59.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2528:2528:2528))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a59.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1187:1187:1187) (1205:1205:1205))
        (PORT clk (2498:2498:2498) (2487:2487:2487))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a59.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4800:4800:4800) (4871:4871:4871))
        (PORT d[1] (5347:5347:5347) (5265:5265:5265))
        (PORT d[2] (4988:4988:4988) (5021:5021:5021))
        (PORT d[3] (5613:5613:5613) (5526:5526:5526))
        (PORT d[4] (5454:5454:5454) (5568:5568:5568))
        (PORT d[5] (4957:4957:4957) (5054:5054:5054))
        (PORT d[6] (5399:5399:5399) (5351:5351:5351))
        (PORT d[7] (4545:4545:4545) (4694:4694:4694))
        (PORT d[8] (5359:5359:5359) (5287:5287:5287))
        (PORT d[9] (6334:6334:6334) (6228:6228:6228))
        (PORT d[10] (5765:5765:5765) (5756:5756:5756))
        (PORT d[11] (5223:5223:5223) (5154:5154:5154))
        (PORT d[12] (7222:7222:7222) (7352:7352:7352))
        (PORT clk (2493:2493:2493) (2483:2483:2483))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a59.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4514:4514:4514) (4382:4382:4382))
        (PORT clk (2493:2493:2493) (2483:2483:2483))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a59.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2487:2487:2487))
        (PORT d[0] (5629:5629:5629) (5551:5551:5551))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a59.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2488:2488:2488))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a59.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2488:2488:2488))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a59.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2488:2488:2488))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a59.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2488:2488:2488))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[27\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1746:1746:1746) (1746:1746:1746))
        (PORT datab (236:236:236) (271:271:271))
        (PORT datac (2939:2939:2939) (2926:2926:2926))
        (PORT datad (1013:1013:1013) (1008:1008:1008))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (312:312:312) (396:396:396))
        (PORT datac (2974:2974:2974) (2930:2930:2930))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2140:2140:2140) (2151:2151:2151))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (4303:4303:4303) (4140:4140:4140))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a122.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2191:2191:2191) (2224:2224:2224))
        (PORT clk (2552:2552:2552) (2579:2579:2579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a122.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1449:1449:1449) (1476:1476:1476))
        (PORT d[1] (5965:5965:5965) (6235:6235:6235))
        (PORT d[2] (4684:4684:4684) (4696:4696:4696))
        (PORT d[3] (1466:1466:1466) (1513:1513:1513))
        (PORT d[4] (1501:1501:1501) (1556:1556:1556))
        (PORT d[5] (2118:2118:2118) (2138:2138:2138))
        (PORT d[6] (1584:1584:1584) (1637:1637:1637))
        (PORT d[7] (1514:1514:1514) (1549:1549:1549))
        (PORT d[8] (4638:4638:4638) (4845:4845:4845))
        (PORT d[9] (5369:5369:5369) (5593:5593:5593))
        (PORT d[10] (1726:1726:1726) (1733:1733:1733))
        (PORT d[11] (4727:4727:4727) (4914:4914:4914))
        (PORT d[12] (4114:4114:4114) (4141:4141:4141))
        (PORT clk (2548:2548:2548) (2575:2575:2575))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a122.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1965:1965:1965) (1881:1881:1881))
        (PORT clk (2548:2548:2548) (2575:2575:2575))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a122.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3063:3063:3063) (2974:2974:2974))
        (PORT clk (2548:2548:2548) (2575:2575:2575))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a122.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2579:2579:2579))
        (PORT d[0] (3752:3752:3752) (3800:3800:3800))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a122.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2580:2580:2580))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a122.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2580:2580:2580))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a122.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2580:2580:2580))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a122.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2580:2580:2580))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a122.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2532:2532:2532))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a122.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1557:1557:1557) (1588:1588:1588))
        (PORT clk (2501:2501:2501) (2491:2491:2491))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a122.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1856:1856:1856) (1885:1885:1885))
        (PORT d[1] (3036:3036:3036) (3013:3013:3013))
        (PORT d[2] (1200:1200:1200) (1235:1235:1235))
        (PORT d[3] (1237:1237:1237) (1283:1283:1283))
        (PORT d[4] (1176:1176:1176) (1220:1220:1220))
        (PORT d[5] (1250:1250:1250) (1297:1297:1297))
        (PORT d[6] (1532:1532:1532) (1570:1570:1570))
        (PORT d[7] (1258:1258:1258) (1295:1295:1295))
        (PORT d[8] (1531:1531:1531) (1560:1560:1560))
        (PORT d[9] (1542:1542:1542) (1571:1571:1571))
        (PORT d[10] (1904:1904:1904) (1953:1953:1953))
        (PORT d[11] (1188:1188:1188) (1231:1231:1231))
        (PORT d[12] (1536:1536:1536) (1554:1554:1554))
        (PORT clk (2496:2496:2496) (2487:2487:2487))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a122.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1486:1486:1486) (1399:1399:1399))
        (PORT clk (2496:2496:2496) (2487:2487:2487))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a122.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2491:2491:2491))
        (PORT d[0] (2315:2315:2315) (2234:2234:2234))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a122.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2492:2492:2492))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a122.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2492:2492:2492))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a122.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2492:2492:2492))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a122.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2492:2492:2492))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a26.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2588:2588:2588) (2665:2665:2665))
        (PORT clk (2571:2571:2571) (2592:2592:2592))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a26.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5071:5071:5071) (5019:5019:5019))
        (PORT d[1] (2070:2070:2070) (2058:2058:2058))
        (PORT d[2] (1649:1649:1649) (1640:1640:1640))
        (PORT d[3] (5438:5438:5438) (5429:5429:5429))
        (PORT d[4] (1997:1997:1997) (1964:1964:1964))
        (PORT d[5] (2676:2676:2676) (2677:2677:2677))
        (PORT d[6] (1683:1683:1683) (1687:1687:1687))
        (PORT d[7] (4853:4853:4853) (4933:4933:4933))
        (PORT d[8] (4139:4139:4139) (4315:4315:4315))
        (PORT d[9] (3858:3858:3858) (3967:3967:3967))
        (PORT d[10] (2048:2048:2048) (2053:2053:2053))
        (PORT d[11] (5221:5221:5221) (5414:5414:5414))
        (PORT d[12] (2024:2024:2024) (2004:2004:2004))
        (PORT clk (2567:2567:2567) (2588:2588:2588))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a26.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2867:2867:2867) (2739:2739:2739))
        (PORT clk (2567:2567:2567) (2588:2588:2588))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a26.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4950:4950:4950) (4883:4883:4883))
        (PORT clk (2567:2567:2567) (2588:2588:2588))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a26.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2571:2571:2571) (2592:2592:2592))
        (PORT d[0] (4503:4503:4503) (4459:4459:4459))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a26.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2572:2572:2572) (2593:2593:2593))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a26.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2572:2572:2572) (2593:2593:2593))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a26.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2572:2572:2572) (2593:2593:2593))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a26.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2572:2572:2572) (2593:2593:2593))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a26.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2545:2545:2545))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a26.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1592:1592:1592) (1567:1567:1567))
        (PORT clk (2519:2519:2519) (2504:2504:2504))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a26.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5873:5873:5873) (5943:5943:5943))
        (PORT d[1] (6700:6700:6700) (6611:6611:6611))
        (PORT d[2] (6037:6037:6037) (6068:6068:6068))
        (PORT d[3] (7274:7274:7274) (7165:7165:7165))
        (PORT d[4] (6519:6519:6519) (6636:6636:6636))
        (PORT d[5] (5724:5724:5724) (5816:5816:5816))
        (PORT d[6] (6776:6776:6776) (6711:6711:6711))
        (PORT d[7] (6233:6233:6233) (6364:6364:6364))
        (PORT d[8] (6729:6729:6729) (6642:6642:6642))
        (PORT d[9] (4441:4441:4441) (4582:4582:4582))
        (PORT d[10] (6777:6777:6777) (6765:6765:6765))
        (PORT d[11] (6855:6855:6855) (6744:6744:6744))
        (PORT d[12] (6632:6632:6632) (6681:6681:6681))
        (PORT clk (2514:2514:2514) (2500:2500:2500))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a26.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4399:4399:4399) (4522:4522:4522))
        (PORT clk (2514:2514:2514) (2500:2500:2500))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a26.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2504:2504:2504))
        (PORT d[0] (5327:5327:5327) (5292:5292:5292))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a26.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2505:2505:2505))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a26.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2505:2505:2505))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a26.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2505:2505:2505))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a26.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2505:2505:2505))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a58.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4566:4566:4566) (4702:4702:4702))
        (PORT clk (2547:2547:2547) (2575:2575:2575))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a58.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5449:5449:5449) (5655:5655:5655))
        (PORT d[1] (5587:5587:5587) (5859:5859:5859))
        (PORT d[2] (4355:4355:4355) (4374:4374:4374))
        (PORT d[3] (3080:3080:3080) (3292:3292:3292))
        (PORT d[4] (1572:1572:1572) (1628:1628:1628))
        (PORT d[5] (1761:1761:1761) (1796:1796:1796))
        (PORT d[6] (1528:1528:1528) (1578:1578:1578))
        (PORT d[7] (1497:1497:1497) (1531:1531:1531))
        (PORT d[8] (4306:4306:4306) (4524:4524:4524))
        (PORT d[9] (5019:5019:5019) (5245:5245:5245))
        (PORT d[10] (2097:2097:2097) (2100:2100:2100))
        (PORT d[11] (4382:4382:4382) (4580:4580:4580))
        (PORT d[12] (3817:3817:3817) (3855:3855:3855))
        (PORT clk (2543:2543:2543) (2571:2571:2571))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a58.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1964:1964:1964) (1855:1855:1855))
        (PORT clk (2543:2543:2543) (2571:2571:2571))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a58.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2694:2694:2694) (2608:2608:2608))
        (PORT clk (2543:2543:2543) (2571:2571:2571))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a58.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2575:2575:2575))
        (PORT d[0] (2565:2565:2565) (2486:2486:2486))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a58.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2576:2576:2576))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a58.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2576:2576:2576))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a58.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2576:2576:2576))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a58.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2576:2576:2576))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a58.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2528:2528:2528))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a58.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1537:1537:1537) (1567:1567:1567))
        (PORT clk (2496:2496:2496) (2487:2487:2487))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a58.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1536:1536:1536) (1567:1567:1567))
        (PORT d[1] (2667:2667:2667) (2649:2649:2649))
        (PORT d[2] (1585:1585:1585) (1604:1604:1604))
        (PORT d[3] (2305:2305:2305) (2324:2324:2324))
        (PORT d[4] (1526:1526:1526) (1569:1569:1569))
        (PORT d[5] (1846:1846:1846) (1886:1886:1886))
        (PORT d[6] (1552:1552:1552) (1593:1593:1593))
        (PORT d[7] (1550:1550:1550) (1580:1580:1580))
        (PORT d[8] (1535:1535:1535) (1567:1567:1567))
        (PORT d[9] (1813:1813:1813) (1838:1838:1838))
        (PORT d[10] (1858:1858:1858) (1890:1890:1890))
        (PORT d[11] (1469:1469:1469) (1504:1504:1504))
        (PORT d[12] (1903:1903:1903) (1926:1926:1926))
        (PORT clk (2491:2491:2491) (2483:2483:2483))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a58.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1733:1733:1733) (1643:1643:1643))
        (PORT clk (2491:2491:2491) (2483:2483:2483))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a58.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2487:2487:2487))
        (PORT d[0] (2676:2676:2676) (2590:2590:2590))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a58.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2488:2488:2488))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a58.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2488:2488:2488))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a58.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2488:2488:2488))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a58.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2488:2488:2488))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[26\]\~62)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1825:1825:1825) (1802:1802:1802))
        (PORT datab (350:350:350) (453:453:453))
        (PORT datac (1062:1062:1062) (1049:1049:1049))
        (PORT datad (474:474:474) (540:540:540))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a90.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1811:1811:1811) (1850:1850:1850))
        (PORT clk (2555:2555:2555) (2586:2586:2586))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a90.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1790:1790:1790) (1813:1813:1813))
        (PORT d[1] (5946:5946:5946) (6216:6216:6216))
        (PORT d[2] (1467:1467:1467) (1509:1509:1509))
        (PORT d[3] (1459:1459:1459) (1505:1505:1505))
        (PORT d[4] (1167:1167:1167) (1220:1220:1220))
        (PORT d[5] (2124:2124:2124) (2144:2144:2144))
        (PORT d[6] (1197:1197:1197) (1252:1252:1252))
        (PORT d[7] (1132:1132:1132) (1167:1167:1167))
        (PORT d[8] (4646:4646:4646) (4854:4854:4854))
        (PORT d[9] (5708:5708:5708) (5926:5926:5926))
        (PORT d[10] (1378:1378:1378) (1395:1395:1395))
        (PORT d[11] (4734:4734:4734) (4922:4922:4922))
        (PORT d[12] (4148:4148:4148) (4176:4176:4176))
        (PORT clk (2551:2551:2551) (2582:2582:2582))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a90.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1383:1383:1383) (1324:1324:1324))
        (PORT clk (2551:2551:2551) (2582:2582:2582))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a90.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3095:3095:3095) (2996:2996:2996))
        (PORT clk (2551:2551:2551) (2582:2582:2582))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a90.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2555:2555:2555) (2586:2586:2586))
        (PORT d[0] (2302:2302:2302) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a90.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2587:2587:2587))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a90.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2587:2587:2587))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a90.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2587:2587:2587))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a90.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2587:2587:2587))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a90.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2539:2539:2539))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a90.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1198:1198:1198) (1236:1236:1236))
        (PORT clk (2504:2504:2504) (2498:2498:2498))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a90.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1838:1838:1838) (1866:1866:1866))
        (PORT d[1] (3072:3072:3072) (3051:3051:3051))
        (PORT d[2] (1554:1554:1554) (1589:1589:1589))
        (PORT d[3] (1248:1248:1248) (1290:1290:1290))
        (PORT d[4] (1180:1180:1180) (1212:1212:1212))
        (PORT d[5] (1211:1211:1211) (1253:1253:1253))
        (PORT d[6] (2361:2361:2361) (2416:2416:2416))
        (PORT d[7] (1245:1245:1245) (1279:1279:1279))
        (PORT d[8] (1217:1217:1217) (1260:1260:1260))
        (PORT d[9] (1163:1163:1163) (1198:1198:1198))
        (PORT d[10] (1495:1495:1495) (1502:1502:1502))
        (PORT d[11] (2565:2565:2565) (2577:2577:2577))
        (PORT d[12] (1278:1278:1278) (1322:1322:1322))
        (PORT clk (2499:2499:2499) (2494:2494:2494))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a90.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4208:4208:4208) (4166:4166:4166))
        (PORT clk (2499:2499:2499) (2494:2494:2494))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a90.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2498:2498:2498))
        (PORT d[0] (3199:3199:3199) (3054:3054:3054))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a90.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2499:2499:2499))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a90.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2499:2499:2499))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a90.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2499:2499:2499))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a90.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2499:2499:2499))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[26\]\~63)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1363:1363:1363) (1327:1327:1327))
        (PORT datab (236:236:236) (271:271:271))
        (PORT datac (1436:1436:1436) (1412:1412:1412))
        (PORT datad (478:478:478) (545:545:545))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~32)
    (DELAY
      (ABSOLUTE
        (PORT datab (2278:2278:2278) (2313:2313:2313))
        (PORT datac (1059:1059:1059) (1083:1083:1083))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2190:2190:2190))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2811:2811:2811) (2706:2706:2706))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (280:280:280))
        (PORT datab (310:310:310) (394:394:394))
        (PORT datac (1059:1059:1059) (1082:1082:1082))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2190:2190:2190))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2811:2811:2811) (2706:2706:2706))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a88.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3815:3815:3815) (3924:3924:3924))
        (PORT clk (2569:2569:2569) (2598:2598:2598))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a88.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1796:1796:1796) (1823:1823:1823))
        (PORT d[1] (3488:3488:3488) (3502:3502:3502))
        (PORT d[2] (2204:2204:2204) (2230:2230:2230))
        (PORT d[3] (2138:2138:2138) (2213:2213:2213))
        (PORT d[4] (1526:1526:1526) (1564:1564:1564))
        (PORT d[5] (2479:2479:2479) (2519:2519:2519))
        (PORT d[6] (1223:1223:1223) (1279:1279:1279))
        (PORT d[7] (3729:3729:3729) (3725:3725:3725))
        (PORT d[8] (1183:1183:1183) (1228:1228:1228))
        (PORT d[9] (1146:1146:1146) (1189:1189:1189))
        (PORT d[10] (1243:1243:1243) (1301:1301:1301))
        (PORT d[11] (1837:1837:1837) (1887:1887:1887))
        (PORT d[12] (5701:5701:5701) (5889:5889:5889))
        (PORT clk (2565:2565:2565) (2594:2594:2594))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a88.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1733:1733:1733) (1671:1671:1671))
        (PORT clk (2565:2565:2565) (2594:2594:2594))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a88.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2067:2067:2067) (1991:1991:1991))
        (PORT clk (2565:2565:2565) (2594:2594:2594))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a88.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2569:2569:2569) (2598:2598:2598))
        (PORT d[0] (2605:2605:2605) (2526:2526:2526))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a88.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2570:2570:2570) (2599:2599:2599))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a88.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2570:2570:2570) (2599:2599:2599))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a88.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2570:2570:2570) (2599:2599:2599))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a88.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2570:2570:2570) (2599:2599:2599))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a88.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2551:2551:2551))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a88.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1440:1440:1440) (1457:1457:1457))
        (PORT clk (2518:2518:2518) (2510:2510:2510))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a88.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1561:1561:1561) (1611:1611:1611))
        (PORT d[1] (2256:2256:2256) (2281:2281:2281))
        (PORT d[2] (2530:2530:2530) (2550:2550:2550))
        (PORT d[3] (1541:1541:1541) (1583:1583:1583))
        (PORT d[4] (1624:1624:1624) (1669:1669:1669))
        (PORT d[5] (2725:2725:2725) (2727:2727:2727))
        (PORT d[6] (1579:1579:1579) (1635:1635:1635))
        (PORT d[7] (2252:2252:2252) (2282:2282:2282))
        (PORT d[8] (1516:1516:1516) (1555:1555:1555))
        (PORT d[9] (2834:2834:2834) (2851:2851:2851))
        (PORT d[10] (3525:3525:3525) (3510:3510:3510))
        (PORT d[11] (1587:1587:1587) (1633:1633:1633))
        (PORT d[12] (2997:2997:2997) (3010:3010:3010))
        (PORT clk (2513:2513:2513) (2506:2506:2506))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a88.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3522:3522:3522) (3488:3488:3488))
        (PORT clk (2513:2513:2513) (2506:2506:2506))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a88.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2510:2510:2510))
        (PORT d[0] (6112:6112:6112) (6230:6230:6230))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a88.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2511:2511:2511))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a88.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2511:2511:2511))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a88.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2511:2511:2511))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a88.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2511:2511:2511))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a56.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3379:3379:3379) (3481:3481:3481))
        (PORT clk (2503:2503:2503) (2524:2524:2524))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a56.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5370:5370:5370) (5349:5349:5349))
        (PORT d[1] (4027:4027:4027) (4205:4205:4205))
        (PORT d[2] (4057:4057:4057) (4110:4110:4110))
        (PORT d[3] (4554:4554:4554) (4589:4589:4589))
        (PORT d[4] (4124:4124:4124) (4170:4170:4170))
        (PORT d[5] (4616:4616:4616) (4604:4604:4604))
        (PORT d[6] (4420:4420:4420) (4425:4425:4425))
        (PORT d[7] (4780:4780:4780) (4831:4831:4831))
        (PORT d[8] (3360:3360:3360) (3495:3495:3495))
        (PORT d[9] (5196:5196:5196) (5305:5305:5305))
        (PORT d[10] (4129:4129:4129) (4156:4156:4156))
        (PORT d[11] (4888:4888:4888) (5120:5120:5120))
        (PORT d[12] (4405:4405:4405) (4477:4477:4477))
        (PORT clk (2499:2499:2499) (2520:2520:2520))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a56.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5223:5223:5223) (5259:5259:5259))
        (PORT clk (2499:2499:2499) (2520:2520:2520))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a56.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5910:5910:5910) (5890:5890:5890))
        (PORT clk (2499:2499:2499) (2520:2520:2520))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a56.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2524:2524:2524))
        (PORT d[0] (6742:6742:6742) (6789:6789:6789))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a56.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2525:2525:2525))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a56.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2525:2525:2525))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a56.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2525:2525:2525))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a56.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2525:2525:2525))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a56.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2456:2456:2456) (2477:2477:2477))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a56.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4178:4178:4178) (4044:4044:4044))
        (PORT clk (2452:2452:2452) (2436:2436:2436))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a56.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4930:4930:4930) (4975:4975:4975))
        (PORT d[1] (5654:5654:5654) (5488:5488:5488))
        (PORT d[2] (4276:4276:4276) (4311:4311:4311))
        (PORT d[3] (5498:5498:5498) (5335:5335:5335))
        (PORT d[4] (4544:4544:4544) (4725:4725:4725))
        (PORT d[5] (5055:5055:5055) (5192:5192:5192))
        (PORT d[6] (5773:5773:5773) (5630:5630:5630))
        (PORT d[7] (3850:3850:3850) (4047:4047:4047))
        (PORT d[8] (5426:5426:5426) (5482:5482:5482))
        (PORT d[9] (5199:5199:5199) (5404:5404:5404))
        (PORT d[10] (5016:5016:5016) (5004:5004:5004))
        (PORT d[11] (5519:5519:5519) (5371:5371:5371))
        (PORT d[12] (6006:6006:6006) (6078:6078:6078))
        (PORT clk (2447:2447:2447) (2432:2432:2432))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a56.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5575:5575:5575) (5514:5514:5514))
        (PORT clk (2447:2447:2447) (2432:2432:2432))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a56.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2452:2452:2452) (2436:2436:2436))
        (PORT d[0] (4995:4995:4995) (4926:4926:4926))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a56.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2453:2453:2453) (2437:2437:2437))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a56.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2453:2453:2453) (2437:2437:2437))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a56.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2453:2453:2453) (2437:2437:2437))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a56.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2453:2453:2453) (2437:2437:2437))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a24.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4332:4332:4332) (4573:4573:4573))
        (PORT clk (2505:2505:2505) (2527:2527:2527))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a24.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4599:4599:4599) (4675:4675:4675))
        (PORT d[1] (3600:3600:3600) (3690:3690:3690))
        (PORT d[2] (4625:4625:4625) (4679:4679:4679))
        (PORT d[3] (3647:3647:3647) (3838:3838:3838))
        (PORT d[4] (5189:5189:5189) (5179:5179:5179))
        (PORT d[5] (5153:5153:5153) (5145:5145:5145))
        (PORT d[6] (3360:3360:3360) (3413:3413:3413))
        (PORT d[7] (5064:5064:5064) (5245:5245:5245))
        (PORT d[8] (3020:3020:3020) (3182:3182:3182))
        (PORT d[9] (4811:4811:4811) (4951:4951:4951))
        (PORT d[10] (4304:4304:4304) (4301:4301:4301))
        (PORT d[11] (4316:4316:4316) (4417:4417:4417))
        (PORT d[12] (4774:4774:4774) (4982:4982:4982))
        (PORT clk (2501:2501:2501) (2523:2523:2523))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a24.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4918:4918:4918) (4795:4795:4795))
        (PORT clk (2501:2501:2501) (2523:2523:2523))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a24.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6911:6911:6911) (7021:7021:7021))
        (PORT clk (2501:2501:2501) (2523:2523:2523))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a24.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2527:2527:2527))
        (PORT d[0] (3837:3837:3837) (3822:3822:3822))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a24.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2528:2528:2528))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a24.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2528:2528:2528))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a24.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2528:2528:2528))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a24.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2528:2528:2528))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a24.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2458:2458:2458) (2480:2480:2480))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a24.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4055:4055:4055) (4076:4076:4076))
        (PORT clk (2455:2455:2455) (2440:2440:2440))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a24.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4427:4427:4427) (4424:4424:4424))
        (PORT d[1] (4414:4414:4414) (4405:4405:4405))
        (PORT d[2] (4330:4330:4330) (4325:4325:4325))
        (PORT d[3] (4272:4272:4272) (4269:4269:4269))
        (PORT d[4] (3905:3905:3905) (4049:4049:4049))
        (PORT d[5] (5470:5470:5470) (5654:5654:5654))
        (PORT d[6] (4171:4171:4171) (4160:4160:4160))
        (PORT d[7] (3494:3494:3494) (3640:3640:3640))
        (PORT d[8] (5718:5718:5718) (5737:5737:5737))
        (PORT d[9] (5078:5078:5078) (5227:5227:5227))
        (PORT d[10] (4821:4821:4821) (4803:4803:4803))
        (PORT d[11] (5213:5213:5213) (5372:5372:5372))
        (PORT d[12] (6300:6300:6300) (6500:6500:6500))
        (PORT clk (2450:2450:2450) (2436:2436:2436))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a24.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4196:4196:4196) (4259:4259:4259))
        (PORT clk (2450:2450:2450) (2436:2436:2436))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a24.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2455:2455:2455) (2440:2440:2440))
        (PORT d[0] (5305:5305:5305) (5302:5302:5302))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a24.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2456:2456:2456) (2441:2441:2441))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a24.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2456:2456:2456) (2441:2441:2441))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a24.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2456:2456:2456) (2441:2441:2441))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a24.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2456:2456:2456) (2441:2441:2441))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[24\]\~58)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4062:4062:4062) (4191:4191:4191))
        (PORT datab (350:350:350) (453:453:453))
        (PORT datac (2557:2557:2557) (2530:2530:2530))
        (PORT datad (472:472:472) (538:538:538))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a120.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5092:5092:5092) (5369:5369:5369))
        (PORT clk (2516:2516:2516) (2538:2538:2538))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a120.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2931:2931:2931) (2996:2996:2996))
        (PORT d[1] (3933:3933:3933) (4081:4081:4081))
        (PORT d[2] (5287:5287:5287) (5340:5340:5340))
        (PORT d[3] (2206:2206:2206) (2323:2323:2323))
        (PORT d[4] (3212:3212:3212) (3248:3248:3248))
        (PORT d[5] (3476:3476:3476) (3502:3502:3502))
        (PORT d[6] (4487:4487:4487) (4604:4604:4604))
        (PORT d[7] (4306:4306:4306) (4451:4451:4451))
        (PORT d[8] (2303:2303:2303) (2420:2420:2420))
        (PORT d[9] (4695:4695:4695) (4842:4842:4842))
        (PORT d[10] (3496:3496:3496) (3530:3530:3530))
        (PORT d[11] (3998:3998:3998) (4146:4146:4146))
        (PORT d[12] (5099:5099:5099) (5298:5298:5298))
        (PORT clk (2512:2512:2512) (2534:2534:2534))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a120.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6090:6090:6090) (6103:6103:6103))
        (PORT clk (2512:2512:2512) (2534:2534:2534))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a120.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5504:5504:5504) (5393:5393:5393))
        (PORT clk (2512:2512:2512) (2534:2534:2534))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a120.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2538:2538:2538))
        (PORT d[0] (4218:4218:4218) (4199:4199:4199))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a120.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2539:2539:2539))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a120.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2539:2539:2539))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a120.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2539:2539:2539))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a120.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2539:2539:2539))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a120.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2469:2469:2469) (2491:2491:2491))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a120.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3283:3283:3283) (3256:3256:3256))
        (PORT clk (2465:2465:2465) (2451:2451:2451))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a120.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3353:3353:3353) (3386:3386:3386))
        (PORT d[1] (3856:3856:3856) (3851:3851:3851))
        (PORT d[2] (3240:3240:3240) (3249:3249:3249))
        (PORT d[3] (3172:3172:3172) (3192:3192:3192))
        (PORT d[4] (4045:4045:4045) (4113:4113:4113))
        (PORT d[5] (4780:4780:4780) (4942:4942:4942))
        (PORT d[6] (3167:3167:3167) (3196:3196:3196))
        (PORT d[7] (3037:3037:3037) (3141:3141:3141))
        (PORT d[8] (3063:3063:3063) (3066:3066:3066))
        (PORT d[9] (3232:3232:3232) (3251:3251:3251))
        (PORT d[10] (4364:4364:4364) (4335:4335:4335))
        (PORT d[11] (4114:4114:4114) (4098:4098:4098))
        (PORT d[12] (3159:3159:3159) (3160:3160:3160))
        (PORT clk (2460:2460:2460) (2447:2447:2447))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a120.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5713:5713:5713) (5698:5698:5698))
        (PORT clk (2460:2460:2460) (2447:2447:2447))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a120.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2451:2451:2451))
        (PORT d[0] (5124:5124:5124) (5150:5150:5150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a120.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2466:2466:2466) (2452:2452:2452))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a120.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2466:2466:2466) (2452:2452:2452))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a120.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2466:2466:2466) (2452:2452:2452))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a120.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2466:2466:2466) (2452:2452:2452))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[24\]\~59)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1188:1188:1188) (1175:1175:1175))
        (PORT datab (236:236:236) (271:271:271))
        (PORT datac (2375:2375:2375) (2342:2342:2342))
        (PORT datad (479:479:479) (545:545:545))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~30)
    (DELAY
      (ABSOLUTE
        (PORT datab (314:314:314) (399:399:399))
        (PORT datac (1055:1055:1055) (1078:1078:1078))
        (PORT datad (206:206:206) (230:230:230))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2190:2190:2190))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2811:2811:2811) (2706:2706:2706))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a23.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3887:3887:3887) (4026:4026:4026))
        (PORT clk (2572:2572:2572) (2600:2600:2600))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a23.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1458:1458:1458) (1490:1490:1490))
        (PORT d[1] (3822:3822:3822) (3828:3828:3828))
        (PORT d[2] (1748:1748:1748) (1774:1774:1774))
        (PORT d[3] (2220:2220:2220) (2307:2307:2307))
        (PORT d[4] (1223:1223:1223) (1278:1278:1278))
        (PORT d[5] (2456:2456:2456) (2496:2496:2496))
        (PORT d[6] (1204:1204:1204) (1263:1263:1263))
        (PORT d[7] (4093:4093:4093) (4085:4085:4085))
        (PORT d[8] (1156:1156:1156) (1198:1198:1198))
        (PORT d[9] (1414:1414:1414) (1455:1455:1455))
        (PORT d[10] (1535:1535:1535) (1596:1596:1596))
        (PORT d[11] (1541:1541:1541) (1597:1597:1597))
        (PORT d[12] (1201:1201:1201) (1244:1244:1244))
        (PORT clk (2568:2568:2568) (2596:2596:2596))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a23.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1496:1496:1496) (1439:1439:1439))
        (PORT clk (2568:2568:2568) (2596:2596:2596))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a23.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2441:2441:2441) (2370:2370:2370))
        (PORT clk (2568:2568:2568) (2596:2596:2596))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a23.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2572:2572:2572) (2600:2600:2600))
        (PORT d[0] (2252:2252:2252) (2172:2172:2172))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a23.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2573:2573:2573) (2601:2601:2601))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a23.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2573:2573:2573) (2601:2601:2601))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a23.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2573:2573:2573) (2601:2601:2601))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a23.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2573:2573:2573) (2601:2601:2601))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a23.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2553:2553:2553))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a23.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1587:1587:1587) (1623:1623:1623))
        (PORT clk (2521:2521:2521) (2511:2511:2511))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a23.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1213:1213:1213) (1263:1263:1263))
        (PORT d[1] (1279:1279:1279) (1320:1320:1320))
        (PORT d[2] (1201:1201:1201) (1245:1245:1245))
        (PORT d[3] (1214:1214:1214) (1260:1260:1260))
        (PORT d[4] (1262:1262:1262) (1298:1298:1298))
        (PORT d[5] (1472:1472:1472) (1487:1487:1487))
        (PORT d[6] (2008:2008:2008) (2071:2071:2071))
        (PORT d[7] (1903:1903:1903) (1931:1931:1931))
        (PORT d[8] (1896:1896:1896) (1937:1937:1937))
        (PORT d[9] (2479:2479:2479) (2493:2493:2493))
        (PORT d[10] (2497:2497:2497) (2495:2495:2495))
        (PORT d[11] (1281:1281:1281) (1331:1331:1331))
        (PORT d[12] (1269:1269:1269) (1310:1310:1310))
        (PORT clk (2516:2516:2516) (2507:2507:2507))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a23.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1725:1725:1725) (1649:1649:1649))
        (PORT clk (2516:2516:2516) (2507:2507:2507))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a23.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2511:2511:2511))
        (PORT d[0] (4193:4193:4193) (4086:4086:4086))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a23.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2512:2512:2512))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a23.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2512:2512:2512))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a23.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2512:2512:2512))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a23.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2512:2512:2512))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a87.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4197:4197:4197) (4333:4333:4333))
        (PORT clk (2558:2558:2558) (2589:2589:2589))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a87.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1420:1420:1420) (1447:1447:1447))
        (PORT d[1] (1828:1828:1828) (1865:1865:1865))
        (PORT d[2] (1829:1829:1829) (1864:1864:1864))
        (PORT d[3] (2215:2215:2215) (2288:2288:2288))
        (PORT d[4] (862:862:862) (917:917:917))
        (PORT d[5] (1122:1122:1122) (1157:1157:1157))
        (PORT d[6] (1170:1170:1170) (1220:1220:1220))
        (PORT d[7] (1140:1140:1140) (1177:1177:1177))
        (PORT d[8] (1723:1723:1723) (1746:1746:1746))
        (PORT d[9] (2083:2083:2083) (2107:2107:2107))
        (PORT d[10] (1873:1873:1873) (1929:1929:1929))
        (PORT d[11] (1169:1169:1169) (1219:1219:1219))
        (PORT d[12] (876:876:876) (917:917:917))
        (PORT clk (2554:2554:2554) (2585:2585:2585))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a87.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1807:1807:1807) (1745:1745:1745))
        (PORT clk (2554:2554:2554) (2585:2585:2585))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a87.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2764:2764:2764) (2683:2683:2683))
        (PORT clk (2554:2554:2554) (2585:2585:2585))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a87.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2558:2558:2558) (2589:2589:2589))
        (PORT d[0] (1940:1940:1940) (1871:1871:1871))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a87.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2559:2559:2559) (2590:2590:2590))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a87.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2559:2559:2559) (2590:2590:2590))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a87.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2559:2559:2559) (2590:2590:2590))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a87.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2559:2559:2559) (2590:2590:2590))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a87.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2542:2542:2542))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a87.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1559:1559:1559) (1592:1592:1592))
        (PORT clk (2507:2507:2507) (2501:2501:2501))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a87.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1197:1197:1197) (1241:1241:1241))
        (PORT d[1] (1544:1544:1544) (1574:1574:1574))
        (PORT d[2] (1823:1823:1823) (1845:1845:1845))
        (PORT d[3] (1563:1563:1563) (1606:1606:1606))
        (PORT d[4] (1201:1201:1201) (1245:1245:1245))
        (PORT d[5] (1478:1478:1478) (1494:1494:1494))
        (PORT d[6] (2309:2309:2309) (2360:2360:2360))
        (PORT d[7] (1897:1897:1897) (1923:1923:1923))
        (PORT d[8] (1585:1585:1585) (1623:1623:1623))
        (PORT d[9] (2175:2175:2175) (2198:2198:2198))
        (PORT d[10] (2526:2526:2526) (2528:2528:2528))
        (PORT d[11] (1255:1255:1255) (1307:1307:1307))
        (PORT d[12] (1211:1211:1211) (1240:1240:1240))
        (PORT clk (2502:2502:2502) (2497:2497:2497))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a87.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3857:3857:3857) (3822:3822:3822))
        (PORT clk (2502:2502:2502) (2497:2497:2497))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a87.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2501:2501:2501))
        (PORT d[0] (2180:2180:2180) (2081:2081:2081))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a87.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a87.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a87.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a87.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[23\]\~56)
    (DELAY
      (ABSOLUTE
        (PORT dataa (999:999:999) (979:979:979))
        (PORT datab (512:512:512) (588:588:588))
        (PORT datac (731:731:731) (722:722:722))
        (PORT datad (317:317:317) (411:411:411))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a119.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3863:3863:3863) (4001:4001:4001))
        (PORT clk (2558:2558:2558) (2589:2589:2589))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a119.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1443:1443:1443) (1471:1471:1471))
        (PORT d[1] (1823:1823:1823) (1860:1860:1860))
        (PORT d[2] (1060:1060:1060) (1105:1105:1105))
        (PORT d[3] (1432:1432:1432) (1471:1471:1471))
        (PORT d[4] (1204:1204:1204) (1257:1257:1257))
        (PORT d[5] (764:764:764) (816:816:816))
        (PORT d[6] (863:863:863) (919:919:919))
        (PORT d[7] (767:767:767) (809:809:809))
        (PORT d[8] (741:741:741) (784:784:784))
        (PORT d[9] (783:783:783) (816:816:816))
        (PORT d[10] (1550:1550:1550) (1615:1615:1615))
        (PORT d[11] (1499:1499:1499) (1548:1548:1548))
        (PORT d[12] (1182:1182:1182) (1222:1222:1222))
        (PORT clk (2554:2554:2554) (2585:2585:2585))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a119.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1611:1611:1611) (1531:1531:1531))
        (PORT clk (2554:2554:2554) (2585:2585:2585))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a119.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2418:2418:2418) (2346:2346:2346))
        (PORT clk (2554:2554:2554) (2585:2585:2585))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a119.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2558:2558:2558) (2589:2589:2589))
        (PORT d[0] (2280:2280:2280) (2209:2209:2209))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a119.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2559:2559:2559) (2590:2590:2590))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a119.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2559:2559:2559) (2590:2590:2590))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a119.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2559:2559:2559) (2590:2590:2590))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a119.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2559:2559:2559) (2590:2590:2590))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a119.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2542:2542:2542))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a119.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1615:1615:1615) (1638:1638:1638))
        (PORT clk (2507:2507:2507) (2501:2501:2501))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a119.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1217:1217:1217) (1265:1265:1265))
        (PORT d[1] (1284:1284:1284) (1330:1330:1330))
        (PORT d[2] (1193:1193:1193) (1223:1223:1223))
        (PORT d[3] (1549:1549:1549) (1586:1586:1586))
        (PORT d[4] (1215:1215:1215) (1263:1263:1263))
        (PORT d[5] (2446:2446:2446) (2456:2456:2456))
        (PORT d[6] (2012:2012:2012) (2075:2075:2075))
        (PORT d[7] (1891:1891:1891) (1917:1917:1917))
        (PORT d[8] (1926:1926:1926) (1969:1969:1969))
        (PORT d[9] (1234:1234:1234) (1271:1271:1271))
        (PORT d[10] (2488:2488:2488) (2483:2483:2483))
        (PORT d[11] (1243:1243:1243) (1290:1290:1290))
        (PORT d[12] (1260:1260:1260) (1297:1297:1297))
        (PORT clk (2502:2502:2502) (2497:2497:2497))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a119.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2119:2119:2119) (2036:2036:2036))
        (PORT clk (2502:2502:2502) (2497:2497:2497))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a119.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2501:2501:2501))
        (PORT d[0] (2032:2032:2032) (1958:1958:1958))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a119.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a119.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a119.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a119.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a55.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4508:4508:4508) (4630:4630:4630))
        (PORT clk (2557:2557:2557) (2588:2588:2588))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a55.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1798:1798:1798) (1821:1821:1821))
        (PORT d[1] (6321:6321:6321) (6587:6587:6587))
        (PORT d[2] (1460:1460:1460) (1501:1501:1501))
        (PORT d[3] (1068:1068:1068) (1113:1113:1113))
        (PORT d[4] (1141:1141:1141) (1191:1191:1191))
        (PORT d[5] (1135:1135:1135) (1171:1171:1171))
        (PORT d[6] (1217:1217:1217) (1279:1279:1279))
        (PORT d[7] (1150:1150:1150) (1185:1185:1185))
        (PORT d[8] (1449:1449:1449) (1478:1478:1478))
        (PORT d[9] (5715:5715:5715) (5934:5934:5934))
        (PORT d[10] (1341:1341:1341) (1362:1362:1362))
        (PORT d[11] (1196:1196:1196) (1249:1249:1249))
        (PORT d[12] (1135:1135:1135) (1168:1168:1168))
        (PORT clk (2553:2553:2553) (2584:2584:2584))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a55.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1621:1621:1621) (1533:1533:1533))
        (PORT clk (2553:2553:2553) (2584:2584:2584))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a55.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2775:2775:2775) (2696:2696:2696))
        (PORT clk (2553:2553:2553) (2584:2584:2584))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a55.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2588:2588:2588))
        (PORT d[0] (2245:2245:2245) (2170:2170:2170))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a55.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2558:2558:2558) (2589:2589:2589))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a55.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2558:2558:2558) (2589:2589:2589))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a55.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2558:2558:2558) (2589:2589:2589))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a55.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2558:2558:2558) (2589:2589:2589))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a55.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2541:2541:2541))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a55.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1214:1214:1214) (1254:1254:1254))
        (PORT clk (2506:2506:2506) (2500:2500:2500))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a55.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1520:1520:1520) (1560:1560:1560))
        (PORT d[1] (1582:1582:1582) (1613:1613:1613))
        (PORT d[2] (868:868:868) (896:896:896))
        (PORT d[3] (1542:1542:1542) (1584:1584:1584))
        (PORT d[4] (837:837:837) (878:878:878))
        (PORT d[5] (840:840:840) (888:888:888))
        (PORT d[6] (844:844:844) (890:890:890))
        (PORT d[7] (848:848:848) (887:887:887))
        (PORT d[8] (1547:1547:1547) (1584:1584:1584))
        (PORT d[9] (2148:2148:2148) (2170:2170:2170))
        (PORT d[10] (884:884:884) (923:923:923))
        (PORT d[11] (869:869:869) (917:917:917))
        (PORT d[12] (881:881:881) (929:929:929))
        (PORT clk (2501:2501:2501) (2496:2496:2496))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a55.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1404:1404:1404) (1328:1328:1328))
        (PORT clk (2501:2501:2501) (2496:2496:2496))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a55.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2500:2500:2500))
        (PORT d[0] (1995:1995:1995) (1918:1918:1918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a55.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a55.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a55.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a55.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[23\]\~57)
    (DELAY
      (ABSOLUTE
        (PORT dataa (707:707:707) (686:686:686))
        (PORT datab (429:429:429) (440:440:440))
        (PORT datac (772:772:772) (772:772:772))
        (PORT datad (319:319:319) (413:413:413))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (314:314:314) (405:405:405))
        (PORT datac (1058:1058:1058) (1081:1081:1081))
        (PORT datad (206:206:206) (229:229:229))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2190:2190:2190))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2811:2811:2811) (2706:2706:2706))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a118.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4920:4920:4920) (5046:5046:5046))
        (PORT clk (2524:2524:2524) (2545:2545:2545))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a118.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5463:5463:5463) (5656:5656:5656))
        (PORT d[1] (5211:5211:5211) (5486:5486:5486))
        (PORT d[2] (4039:4039:4039) (4059:4059:4059))
        (PORT d[3] (2137:2137:2137) (2172:2172:2172))
        (PORT d[4] (1875:1875:1875) (1922:1922:1922))
        (PORT d[5] (2093:2093:2093) (2118:2118:2118))
        (PORT d[6] (1871:1871:1871) (1918:1918:1918))
        (PORT d[7] (1825:1825:1825) (1852:1852:1852))
        (PORT d[8] (3769:3769:3769) (3992:3992:3992))
        (PORT d[9] (5032:5032:5032) (5259:5259:5259))
        (PORT d[10] (2453:2453:2453) (2450:2450:2450))
        (PORT d[11] (4423:4423:4423) (4614:4614:4614))
        (PORT d[12] (3399:3399:3399) (3443:3443:3443))
        (PORT clk (2520:2520:2520) (2541:2541:2541))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a118.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2307:2307:2307) (2216:2216:2216))
        (PORT clk (2520:2520:2520) (2541:2541:2541))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a118.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2332:2332:2332) (2245:2245:2245))
        (PORT clk (2520:2520:2520) (2541:2541:2541))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a118.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2545:2545:2545))
        (PORT d[0] (3777:3777:3777) (3821:3821:3821))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a118.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2546:2546:2546))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a118.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2546:2546:2546))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a118.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2546:2546:2546))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a118.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2546:2546:2546))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a118.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2498:2498:2498))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a118.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2528:2528:2528) (2546:2546:2546))
        (PORT clk (2473:2473:2473) (2457:2457:2457))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a118.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1863:1863:1863) (1886:1886:1886))
        (PORT d[1] (2321:2321:2321) (2307:2307:2307))
        (PORT d[2] (1836:1836:1836) (1862:1862:1862))
        (PORT d[3] (1978:1978:1978) (2008:2008:2008))
        (PORT d[4] (1849:1849:1849) (1885:1885:1885))
        (PORT d[5] (1875:1875:1875) (1909:1909:1909))
        (PORT d[6] (1867:1867:1867) (1902:1902:1902))
        (PORT d[7] (1855:1855:1855) (1872:1872:1872))
        (PORT d[8] (1918:1918:1918) (1940:1940:1940))
        (PORT d[9] (3813:3813:3813) (3840:3840:3840))
        (PORT d[10] (1884:1884:1884) (1929:1929:1929))
        (PORT d[11] (1855:1855:1855) (1878:1878:1878))
        (PORT d[12] (1988:1988:1988) (2017:2017:2017))
        (PORT clk (2468:2468:2468) (2453:2453:2453))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a118.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1721:1721:1721) (1643:1643:1643))
        (PORT clk (2468:2468:2468) (2453:2453:2453))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a118.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2457:2457:2457))
        (PORT d[0] (2328:2328:2328) (2250:2250:2250))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a118.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2458:2458:2458))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a118.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2458:2458:2458))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a118.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2458:2458:2458))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a118.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2458:2458:2458))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a22.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1499:1499:1499) (1496:1496:1496))
        (PORT clk (2542:2542:2542) (2573:2573:2573))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a22.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6324:6324:6324) (6386:6386:6386))
        (PORT d[1] (5169:5169:5169) (5284:5284:5284))
        (PORT d[2] (1889:1889:1889) (1907:1907:1907))
        (PORT d[3] (3320:3320:3320) (3437:3437:3437))
        (PORT d[4] (6019:6019:6019) (6031:6031:6031))
        (PORT d[5] (1956:1956:1956) (1984:1984:1984))
        (PORT d[6] (2412:2412:2412) (2387:2387:2387))
        (PORT d[7] (3215:3215:3215) (3312:3312:3312))
        (PORT d[8] (3502:3502:3502) (3660:3660:3660))
        (PORT d[9] (4436:4436:4436) (4438:4438:4438))
        (PORT d[10] (5125:5125:5125) (5134:5134:5134))
        (PORT d[11] (4350:4350:4350) (4464:4464:4464))
        (PORT d[12] (1925:1925:1925) (1947:1947:1947))
        (PORT clk (2538:2538:2538) (2569:2569:2569))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a22.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5565:5565:5565) (5434:5434:5434))
        (PORT clk (2538:2538:2538) (2569:2569:2569))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a22.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6156:6156:6156) (6177:6177:6177))
        (PORT clk (2538:2538:2538) (2569:2569:2569))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a22.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2573:2573:2573))
        (PORT d[0] (2713:2713:2713) (2624:2624:2624))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a22.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2574:2574:2574))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a22.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2574:2574:2574))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a22.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2574:2574:2574))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a22.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2574:2574:2574))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a22.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2526:2526:2526))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a22.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3879:3879:3879) (3947:3947:3947))
        (PORT clk (2491:2491:2491) (2485:2485:2485))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a22.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4896:4896:4896) (4826:4826:4826))
        (PORT d[1] (4760:4760:4760) (4754:4754:4754))
        (PORT d[2] (3833:3833:3833) (3829:3829:3829))
        (PORT d[3] (4184:4184:4184) (4208:4208:4208))
        (PORT d[4] (5599:5599:5599) (5599:5599:5599))
        (PORT d[5] (6637:6637:6637) (6836:6836:6836))
        (PORT d[6] (1944:1944:1944) (2035:2035:2035))
        (PORT d[7] (6082:6082:6082) (6213:6213:6213))
        (PORT d[8] (3624:3624:3624) (3628:3628:3628))
        (PORT d[9] (1678:1678:1678) (1705:1705:1705))
        (PORT d[10] (3253:3253:3253) (3270:3270:3270))
        (PORT d[11] (3917:3917:3917) (3943:3943:3943))
        (PORT d[12] (2005:2005:2005) (2034:2034:2034))
        (PORT clk (2486:2486:2486) (2481:2481:2481))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a22.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1900:1900:1900) (1825:1825:1825))
        (PORT clk (2486:2486:2486) (2481:2481:2481))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a22.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2485:2485:2485))
        (PORT d[0] (2482:2482:2482) (2391:2391:2391))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a22.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2486:2486:2486))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a22.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2486:2486:2486))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a22.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2486:2486:2486))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a22.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2486:2486:2486))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a54.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1879:1879:1879) (1873:1873:1873))
        (PORT clk (2539:2539:2539) (2570:2570:2570))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a54.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5413:5413:5413) (5587:5587:5587))
        (PORT d[1] (4129:4129:4129) (4333:4333:4333))
        (PORT d[2] (4539:4539:4539) (4610:4610:4610))
        (PORT d[3] (3358:3358:3358) (3482:3482:3482))
        (PORT d[4] (7177:7177:7177) (7313:7313:7313))
        (PORT d[5] (3280:3280:3280) (3324:3324:3324))
        (PORT d[6] (5050:5050:5050) (5078:5078:5078))
        (PORT d[7] (2851:2851:2851) (2951:2951:2951))
        (PORT d[8] (3132:3132:3132) (3295:3295:3295))
        (PORT d[9] (5554:5554:5554) (5711:5711:5711))
        (PORT d[10] (5535:5535:5535) (5659:5659:5659))
        (PORT d[11] (5083:5083:5083) (5228:5228:5228))
        (PORT d[12] (2296:2296:2296) (2304:2304:2304))
        (PORT clk (2535:2535:2535) (2566:2566:2566))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a54.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4791:4791:4791) (4787:4787:4787))
        (PORT clk (2535:2535:2535) (2566:2566:2566))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a54.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7022:7022:7022) (7158:7158:7158))
        (PORT clk (2535:2535:2535) (2566:2566:2566))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a54.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2570:2570:2570))
        (PORT d[0] (5400:5400:5400) (5297:5297:5297))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a54.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a54.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a54.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a54.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a54.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2523:2523:2523))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a54.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3559:3559:3559) (3626:3626:3626))
        (PORT clk (2488:2488:2488) (2482:2482:2482))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a54.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4569:4569:4569) (4519:4519:4519))
        (PORT d[1] (3677:3677:3677) (3667:3667:3667))
        (PORT d[2] (2443:2443:2443) (2462:2462:2462))
        (PORT d[3] (3803:3803:3803) (3822:3822:3822))
        (PORT d[4] (1654:1654:1654) (1686:1686:1686))
        (PORT d[5] (1879:1879:1879) (1897:1897:1897))
        (PORT d[6] (2282:2282:2282) (2370:2370:2370))
        (PORT d[7] (2531:2531:2531) (2609:2609:2609))
        (PORT d[8] (3174:3174:3174) (3142:3142:3142))
        (PORT d[9] (1623:1623:1623) (1645:1645:1645))
        (PORT d[10] (2845:2845:2845) (2858:2858:2858))
        (PORT d[11] (3971:3971:3971) (4007:4007:4007))
        (PORT d[12] (2379:2379:2379) (2400:2400:2400))
        (PORT clk (2483:2483:2483) (2478:2478:2478))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a54.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5356:5356:5356) (5319:5319:5319))
        (PORT clk (2483:2483:2483) (2478:2478:2478))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a54.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2482:2482:2482))
        (PORT d[0] (3775:3775:3775) (3726:3726:3726))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a54.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2483:2483:2483))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a54.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2483:2483:2483))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a54.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2483:2483:2483))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a54.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2483:2483:2483))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[22\]\~54)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3035:3035:3035) (3149:3149:3149))
        (PORT datab (2319:2319:2319) (2334:2334:2334))
        (PORT datac (1028:1028:1028) (1019:1019:1019))
        (PORT datad (1361:1361:1361) (1336:1336:1336))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a86.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1482:1482:1482) (1485:1485:1485))
        (PORT clk (2491:2491:2491) (2514:2514:2514))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a86.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5374:5374:5374) (5532:5532:5532))
        (PORT d[1] (4510:4510:4510) (4755:4755:4755))
        (PORT d[2] (4132:4132:4132) (4194:4194:4194))
        (PORT d[3] (3139:3139:3139) (3268:3268:3268))
        (PORT d[4] (6051:6051:6051) (6173:6173:6173))
        (PORT d[5] (2577:2577:2577) (2626:2626:2626))
        (PORT d[6] (3960:3960:3960) (3994:3994:3994))
        (PORT d[7] (2468:2468:2468) (2570:2570:2570))
        (PORT d[8] (3429:3429:3429) (3581:3581:3581))
        (PORT d[9] (5142:5142:5142) (5289:5289:5289))
        (PORT d[10] (5849:5849:5849) (5995:5995:5995))
        (PORT d[11] (4039:4039:4039) (4190:4190:4190))
        (PORT d[12] (2897:2897:2897) (2899:2899:2899))
        (PORT clk (2487:2487:2487) (2510:2510:2510))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a86.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5598:5598:5598) (5520:5520:5520))
        (PORT clk (2487:2487:2487) (2510:2510:2510))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a86.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6634:6634:6634) (6767:6767:6767))
        (PORT clk (2487:2487:2487) (2510:2510:2510))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a86.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2514:2514:2514))
        (PORT d[0] (5246:5246:5246) (5211:5211:5211))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a86.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2515:2515:2515))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a86.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2515:2515:2515))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a86.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2515:2515:2515))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a86.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2515:2515:2515))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a86.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2444:2444:2444) (2467:2467:2467))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a86.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2867:2867:2867) (2920:2920:2920))
        (PORT clk (2441:2441:2441) (2426:2426:2426))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a86.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2960:2960:2960) (2940:2940:2940))
        (PORT d[1] (2613:2613:2613) (2607:2607:2607))
        (PORT d[2] (2756:2756:2756) (2767:2767:2767))
        (PORT d[3] (2701:2701:2701) (2715:2715:2715))
        (PORT d[4] (5706:5706:5706) (6011:6011:6011))
        (PORT d[5] (2354:2354:2354) (2372:2372:2372))
        (PORT d[6] (6364:6364:6364) (6408:6408:6408))
        (PORT d[7] (2838:2838:2838) (2902:2902:2902))
        (PORT d[8] (2655:2655:2655) (2666:2666:2666))
        (PORT d[9] (3457:3457:3457) (3504:3504:3504))
        (PORT d[10] (2384:2384:2384) (2437:2437:2437))
        (PORT d[11] (5076:5076:5076) (5101:5101:5101))
        (PORT d[12] (2805:2805:2805) (2827:2827:2827))
        (PORT clk (2436:2436:2436) (2422:2422:2422))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a86.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2604:2604:2604) (2507:2507:2507))
        (PORT clk (2436:2436:2436) (2422:2422:2422))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a86.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2441:2441:2441) (2426:2426:2426))
        (PORT d[0] (4818:4818:4818) (4733:4733:4733))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a86.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2442:2442:2442) (2427:2427:2427))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a86.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2442:2442:2442) (2427:2427:2427))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a86.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2442:2442:2442) (2427:2427:2427))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a86.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2442:2442:2442) (2427:2427:2427))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[22\]\~55)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1380:1380:1380) (1397:1397:1397))
        (PORT datab (1855:1855:1855) (1790:1790:1790))
        (PORT datac (2923:2923:2923) (2920:2920:2920))
        (PORT datad (480:480:480) (546:546:546))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~28)
    (DELAY
      (ABSOLUTE
        (PORT datab (313:313:313) (398:398:398))
        (PORT datac (1055:1055:1055) (1078:1078:1078))
        (PORT datad (206:206:206) (230:230:230))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2190:2190:2190))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2811:2811:2811) (2706:2706:2706))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1508:1508:1508) (1489:1489:1489))
        (PORT datac (202:202:202) (233:233:233))
        (PORT datad (3186:3186:3186) (3282:3282:3282))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2139:2139:2139) (2158:2158:2158))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (946:946:946) (936:936:936))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~26)
    (DELAY
      (ABSOLUTE
        (PORT datab (236:236:236) (271:271:271))
        (PORT datac (1476:1476:1476) (1452:1452:1452))
        (PORT datad (281:281:281) (353:353:353))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2139:2139:2139) (2158:2158:2158))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (946:946:946) (936:936:936))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (278:278:278))
        (PORT datac (1476:1476:1476) (1451:1451:1451))
        (PORT datad (277:277:277) (350:350:350))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2139:2139:2139) (2158:2158:2158))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (946:946:946) (936:936:936))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~15)
    (DELAY
      (ABSOLUTE
        (PORT datab (234:234:234) (269:269:269))
        (PORT datac (1468:1468:1468) (1442:1442:1442))
        (PORT datad (282:282:282) (355:355:355))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2139:2139:2139) (2158:2158:2158))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (946:946:946) (936:936:936))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a17.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5651:5651:5651) (5852:5852:5852))
        (PORT clk (2552:2552:2552) (2583:2583:2583))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a17.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4611:4611:4611) (4709:4709:4709))
        (PORT d[1] (3744:3744:3744) (3908:3908:3908))
        (PORT d[2] (4366:4366:4366) (4312:4312:4312))
        (PORT d[3] (4451:4451:4451) (4622:4622:4622))
        (PORT d[4] (5647:5647:5647) (5673:5673:5673))
        (PORT d[5] (4829:4829:4829) (4773:4773:4773))
        (PORT d[6] (5322:5322:5322) (5300:5300:5300))
        (PORT d[7] (3221:3221:3221) (3357:3357:3357))
        (PORT d[8] (3517:3517:3517) (3718:3718:3718))
        (PORT d[9] (5676:5676:5676) (5892:5892:5892))
        (PORT d[10] (5885:5885:5885) (5935:5935:5935))
        (PORT d[11] (4670:4670:4670) (4799:4799:4799))
        (PORT d[12] (4640:4640:4640) (4726:4726:4726))
        (PORT clk (2548:2548:2548) (2579:2579:2579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a17.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5635:5635:5635) (5574:5574:5574))
        (PORT clk (2548:2548:2548) (2579:2579:2579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a17.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6840:6840:6840) (6895:6895:6895))
        (PORT clk (2548:2548:2548) (2579:2579:2579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a17.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2583:2583:2583))
        (PORT d[0] (4288:4288:4288) (4312:4312:4312))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a17.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a17.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a17.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a17.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a17.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2536:2536:2536))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a17.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2860:2860:2860) (2933:2933:2933))
        (PORT clk (2501:2501:2501) (2495:2495:2495))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a17.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6757:6757:6757) (6663:6663:6663))
        (PORT d[1] (6429:6429:6429) (6358:6358:6358))
        (PORT d[2] (5300:5300:5300) (5361:5361:5361))
        (PORT d[3] (7193:7193:7193) (7237:7237:7237))
        (PORT d[4] (5021:5021:5021) (5261:5261:5261))
        (PORT d[5] (7030:7030:7030) (7273:7273:7273))
        (PORT d[6] (8442:8442:8442) (8511:8511:8511))
        (PORT d[7] (3394:3394:3394) (3499:3499:3499))
        (PORT d[8] (4479:4479:4479) (4421:4421:4421))
        (PORT d[9] (3966:3966:3966) (3950:3950:3950))
        (PORT d[10] (3167:3167:3167) (3131:3131:3131))
        (PORT d[11] (5781:5781:5781) (5880:5880:5880))
        (PORT d[12] (4011:4011:4011) (3991:3991:3991))
        (PORT clk (2496:2496:2496) (2491:2491:2491))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a17.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4216:4216:4216) (4219:4219:4219))
        (PORT clk (2496:2496:2496) (2491:2491:2491))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a17.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2495:2495:2495))
        (PORT d[0] (3996:3996:3996) (3839:3839:3839))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a17.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2496:2496:2496))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a17.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2496:2496:2496))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a17.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2496:2496:2496))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a17.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2496:2496:2496))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a49.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5971:5971:5971) (6171:6171:6171))
        (PORT clk (2551:2551:2551) (2578:2578:2578))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a49.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4967:4967:4967) (5094:5094:5094))
        (PORT d[1] (4099:4099:4099) (4257:4257:4257))
        (PORT d[2] (3993:3993:3993) (3943:3943:3943))
        (PORT d[3] (3067:3067:3067) (3276:3276:3276))
        (PORT d[4] (5682:5682:5682) (5793:5793:5793))
        (PORT d[5] (4027:4027:4027) (3983:3983:3983))
        (PORT d[6] (4944:4944:4944) (4922:4922:4922))
        (PORT d[7] (2839:2839:2839) (2969:2969:2969))
        (PORT d[8] (3477:3477:3477) (3663:3663:3663))
        (PORT d[9] (4996:4996:4996) (5218:5218:5218))
        (PORT d[10] (6039:6039:6039) (6085:6085:6085))
        (PORT d[11] (4697:4697:4697) (4865:4865:4865))
        (PORT d[12] (3874:3874:3874) (3967:3967:3967))
        (PORT clk (2547:2547:2547) (2574:2574:2574))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a49.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4846:4846:4846) (4871:4871:4871))
        (PORT clk (2547:2547:2547) (2574:2574:2574))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a49.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6441:6441:6441) (6489:6489:6489))
        (PORT clk (2547:2547:2547) (2574:2574:2574))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a49.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2578:2578:2578))
        (PORT d[0] (5820:5820:5820) (5798:5798:5798))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a49.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2579:2579:2579))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a49.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2579:2579:2579))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a49.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2579:2579:2579))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a49.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2579:2579:2579))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a49.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2531:2531:2531))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a49.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2593:2593:2593) (2673:2673:2673))
        (PORT clk (2500:2500:2500) (2490:2490:2490))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a49.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7106:7106:7106) (7007:7007:7007))
        (PORT d[1] (6801:6801:6801) (6732:6732:6732))
        (PORT d[2] (3351:3351:3351) (3379:3379:3379))
        (PORT d[3] (7538:7538:7538) (7610:7610:7610))
        (PORT d[4] (5379:5379:5379) (5665:5665:5665))
        (PORT d[5] (8147:8147:8147) (8381:8381:8381))
        (PORT d[6] (7070:7070:7070) (7147:7147:7147))
        (PORT d[7] (3025:3025:3025) (3129:3129:3129))
        (PORT d[8] (4140:4140:4140) (4084:4084:4084))
        (PORT d[9] (3599:3599:3599) (3583:3583:3583))
        (PORT d[10] (2896:2896:2896) (2872:2872:2872))
        (PORT d[11] (4743:4743:4743) (4848:4848:4848))
        (PORT d[12] (3960:3960:3960) (3926:3926:3926))
        (PORT clk (2495:2495:2495) (2486:2486:2486))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a49.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6104:6104:6104) (6097:6097:6097))
        (PORT clk (2495:2495:2495) (2486:2486:2486))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a49.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2490:2490:2490))
        (PORT d[0] (6094:6094:6094) (5988:5988:5988))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a49.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2491:2491:2491))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a49.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2491:2491:2491))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a49.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2491:2491:2491))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a49.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2491:2491:2491))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[17\]\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3271:3271:3271) (3279:3279:3279))
        (PORT datab (3735:3735:3735) (3862:3862:3862))
        (PORT datac (2149:2149:2149) (2090:2090:2090))
        (PORT datad (1728:1728:1728) (1730:1730:1730))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a113.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1812:1812:1812) (1808:1808:1808))
        (PORT clk (2515:2515:2515) (2539:2539:2539))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a113.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5073:5073:5073) (5246:5246:5246))
        (PORT d[1] (4495:4495:4495) (4740:4740:4740))
        (PORT d[2] (4175:4175:4175) (4245:4245:4245))
        (PORT d[3] (3702:3702:3702) (3821:3821:3821))
        (PORT d[4] (6788:6788:6788) (6909:6909:6909))
        (PORT d[5] (2604:2604:2604) (2655:2655:2655))
        (PORT d[6] (4861:4861:4861) (4857:4857:4857))
        (PORT d[7] (2448:2448:2448) (2550:2550:2550))
        (PORT d[8] (3902:3902:3902) (4055:4055:4055))
        (PORT d[9] (5193:5193:5193) (5355:5355:5355))
        (PORT d[10] (5543:5543:5543) (5666:5666:5666))
        (PORT d[11] (4727:4727:4727) (4872:4872:4872))
        (PORT d[12] (2570:2570:2570) (2580:2580:2580))
        (PORT clk (2511:2511:2511) (2535:2535:2535))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a113.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3060:3060:3060) (2930:2930:2930))
        (PORT clk (2511:2511:2511) (2535:2535:2535))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a113.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6673:6673:6673) (6813:6813:6813))
        (PORT clk (2511:2511:2511) (2535:2535:2535))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a113.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2539:2539:2539))
        (PORT d[0] (3079:3079:3079) (3080:3080:3080))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a113.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2540:2540:2540))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a113.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2540:2540:2540))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a113.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2540:2540:2540))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a113.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2540:2540:2540))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a113.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2468:2468:2468) (2492:2492:2492))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a113.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1237:1237:1237) (1273:1273:1273))
        (PORT clk (2464:2464:2464) (2451:2451:2451))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a113.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3931:3931:3931) (3900:3900:3900))
        (PORT d[1] (3279:3279:3279) (3267:3267:3267))
        (PORT d[2] (2437:2437:2437) (2454:2454:2454))
        (PORT d[3] (3774:3774:3774) (3774:3774:3774))
        (PORT d[4] (6439:6439:6439) (6746:6746:6746))
        (PORT d[5] (1977:1977:1977) (1998:1998:1998))
        (PORT d[6] (6679:6679:6679) (6715:6715:6715))
        (PORT d[7] (2518:2518:2518) (2591:2591:2591))
        (PORT d[8] (2336:2336:2336) (2354:2354:2354))
        (PORT d[9] (3544:3544:3544) (3604:3604:3604))
        (PORT d[10] (2401:2401:2401) (2456:2456:2456))
        (PORT d[11] (4661:4661:4661) (4684:4684:4684))
        (PORT d[12] (2091:2091:2091) (2120:2120:2120))
        (PORT clk (2459:2459:2459) (2447:2447:2447))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a113.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2260:2260:2260) (2166:2166:2166))
        (PORT clk (2459:2459:2459) (2447:2447:2447))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a113.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2464:2464:2464) (2451:2451:2451))
        (PORT d[0] (2845:2845:2845) (2754:2754:2754))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a113.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2452:2452:2452))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a113.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2452:2452:2452))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a113.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2452:2452:2452))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a113.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2452:2452:2452))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a81.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6384:6384:6384) (6587:6587:6587))
        (PORT clk (2546:2546:2546) (2574:2574:2574))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a81.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4626:4626:4626) (4746:4746:4746))
        (PORT d[1] (4133:4133:4133) (4293:4293:4293))
        (PORT d[2] (4030:4030:4030) (3977:3977:3977))
        (PORT d[3] (2990:2990:2990) (3197:3197:3197))
        (PORT d[4] (5320:5320:5320) (5417:5417:5417))
        (PORT d[5] (4026:4026:4026) (3979:3979:3979))
        (PORT d[6] (3961:3961:3961) (3973:3973:3973))
        (PORT d[7] (2828:2828:2828) (2962:2962:2962))
        (PORT d[8] (3180:3180:3180) (3382:3382:3382))
        (PORT d[9] (4989:4989:4989) (5210:5210:5210))
        (PORT d[10] (5101:5101:5101) (5175:5175:5175))
        (PORT d[11] (4339:4339:4339) (4511:4511:4511))
        (PORT d[12] (4118:4118:4118) (4201:4201:4201))
        (PORT clk (2542:2542:2542) (2570:2570:2570))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a81.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5112:5112:5112) (4995:4995:4995))
        (PORT clk (2542:2542:2542) (2570:2570:2570))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a81.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6070:6070:6070) (6121:6121:6121))
        (PORT clk (2542:2542:2542) (2570:2570:2570))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a81.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2574:2574:2574))
        (PORT d[0] (5197:5197:5197) (5173:5173:5173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a81.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2575:2575:2575))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a81.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2575:2575:2575))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a81.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2575:2575:2575))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a81.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2575:2575:2575))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a81.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2527:2527:2527))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a81.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2907:2907:2907) (2960:2960:2960))
        (PORT clk (2495:2495:2495) (2486:2486:2486))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a81.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7472:7472:7472) (7375:7375:7375))
        (PORT d[1] (7134:7134:7134) (7057:7057:7057))
        (PORT d[2] (2998:2998:2998) (3031:3031:3031))
        (PORT d[3] (7529:7529:7529) (7589:7589:7589))
        (PORT d[4] (5400:5400:5400) (5689:5689:5689))
        (PORT d[5] (7774:7774:7774) (8015:8015:8015))
        (PORT d[6] (7034:7034:7034) (7117:7117:7117))
        (PORT d[7] (2647:2647:2647) (2753:2753:2753))
        (PORT d[8] (3158:3158:3158) (3125:3125:3125))
        (PORT d[9] (3260:3260:3260) (3249:3249:3249))
        (PORT d[10] (3231:3231:3231) (3197:3197:3197))
        (PORT d[11] (5063:5063:5063) (5156:5156:5156))
        (PORT d[12] (4232:4232:4232) (4186:4186:4186))
        (PORT clk (2490:2490:2490) (2482:2482:2482))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a81.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4488:4488:4488) (4499:4499:4499))
        (PORT clk (2490:2490:2490) (2482:2482:2482))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a81.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2486:2486:2486))
        (PORT d[0] (4878:4878:4878) (4840:4840:4840))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a81.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2487:2487:2487))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a81.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2487:2487:2487))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a81.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2487:2487:2487))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a81.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2487:2487:2487))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[17\]\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (3734:3734:3734) (3860:3860:3860))
        (PORT datac (1405:1405:1405) (1394:1394:1394))
        (PORT datad (2447:2447:2447) (2299:2299:2299))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~17)
    (DELAY
      (ABSOLUTE
        (PORT datab (313:313:313) (398:398:398))
        (PORT datac (1475:1475:1475) (1450:1450:1450))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2139:2139:2139) (2158:2158:2158))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (946:946:946) (936:936:936))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1771:1771:1771) (1722:1722:1722))
        (PORT datac (2611:2611:2611) (2591:2591:2591))
        (PORT datad (3360:3360:3360) (3433:3433:3433))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2128:2128:2128) (2144:2144:2144))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (3266:3266:3266) (3180:3180:3180))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (309:309:309) (393:393:393))
        (PORT datac (2610:2610:2610) (2591:2591:2591))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2128:2128:2128) (2144:2144:2144))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (3266:3266:3266) (3180:3180:3180))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a78.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4936:4936:4936) (5134:5134:5134))
        (PORT clk (2564:2564:2564) (2592:2592:2592))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a78.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4813:4813:4813) (4843:4843:4843))
        (PORT d[1] (3696:3696:3696) (3851:3851:3851))
        (PORT d[2] (5239:5239:5239) (5283:5283:5283))
        (PORT d[3] (3659:3659:3659) (3837:3837:3837))
        (PORT d[4] (5251:5251:5251) (5288:5288:5288))
        (PORT d[5] (6109:6109:6109) (6025:6025:6025))
        (PORT d[6] (3831:3831:3831) (3772:3772:3772))
        (PORT d[7] (4928:4928:4928) (5006:5006:5006))
        (PORT d[8] (4123:4123:4123) (4268:4268:4268))
        (PORT d[9] (5592:5592:5592) (5800:5800:5800))
        (PORT d[10] (5140:5140:5140) (5195:5195:5195))
        (PORT d[11] (4584:4584:4584) (4688:4688:4688))
        (PORT d[12] (5060:5060:5060) (5259:5259:5259))
        (PORT clk (2560:2560:2560) (2588:2588:2588))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a78.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4121:4121:4121) (3983:3983:3983))
        (PORT clk (2560:2560:2560) (2588:2588:2588))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a78.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7132:7132:7132) (7154:7154:7154))
        (PORT clk (2560:2560:2560) (2588:2588:2588))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a78.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2564:2564:2564) (2592:2592:2592))
        (PORT d[0] (4422:4422:4422) (4355:4355:4355))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a78.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2565:2565:2565) (2593:2593:2593))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a78.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2565:2565:2565) (2593:2593:2593))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a78.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2565:2565:2565) (2593:2593:2593))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a78.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2565:2565:2565) (2593:2593:2593))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a78.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2545:2545:2545))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a78.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2930:2930:2930) (2965:2965:2965))
        (PORT clk (2513:2513:2513) (2504:2504:2504))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a78.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5971:5971:5971) (5863:5863:5863))
        (PORT d[1] (5709:5709:5709) (5638:5638:5638))
        (PORT d[2] (4580:4580:4580) (4647:4647:4647))
        (PORT d[3] (6458:6458:6458) (6487:6487:6487))
        (PORT d[4] (5327:5327:5327) (5528:5528:5528))
        (PORT d[5] (6317:6317:6317) (6558:6558:6558))
        (PORT d[6] (8076:8076:8076) (8143:8143:8143))
        (PORT d[7] (5163:5163:5163) (5211:5211:5211))
        (PORT d[8] (6169:6169:6169) (6229:6229:6229))
        (PORT d[9] (5607:5607:5607) (5741:5741:5741))
        (PORT d[10] (3877:3877:3877) (3844:3844:3844))
        (PORT d[11] (4370:4370:4370) (4446:4446:4446))
        (PORT d[12] (4695:4695:4695) (4707:4707:4707))
        (PORT clk (2508:2508:2508) (2500:2500:2500))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a78.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3428:3428:3428) (3371:3371:3371))
        (PORT clk (2508:2508:2508) (2500:2500:2500))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a78.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2504:2504:2504))
        (PORT d[0] (4945:4945:4945) (4942:4942:4942))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a78.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2505:2505:2505))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a78.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2505:2505:2505))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a78.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2505:2505:2505))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a78.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2505:2505:2505))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a110.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4964:4964:4964) (5164:5164:5164))
        (PORT clk (2566:2566:2566) (2595:2595:2595))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a110.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4583:4583:4583) (4651:4651:4651))
        (PORT d[1] (3990:3990:3990) (4118:4118:4118))
        (PORT d[2] (5273:5273:5273) (5319:5319:5319))
        (PORT d[3] (3686:3686:3686) (3865:3865:3865))
        (PORT d[4] (5293:5293:5293) (5335:5335:5335))
        (PORT d[5] (6090:6090:6090) (6005:6005:6005))
        (PORT d[6] (4488:4488:4488) (4424:4424:4424))
        (PORT d[7] (4936:4936:4936) (5014:5014:5014))
        (PORT d[8] (3831:3831:3831) (3987:3987:3987))
        (PORT d[9] (5895:5895:5895) (6094:6094:6094))
        (PORT d[10] (5468:5468:5468) (5516:5516:5516))
        (PORT d[11] (4986:4986:4986) (5082:5082:5082))
        (PORT d[12] (5068:5068:5068) (5268:5268:5268))
        (PORT clk (2562:2562:2562) (2591:2591:2591))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a110.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6347:6347:6347) (6190:6190:6190))
        (PORT clk (2562:2562:2562) (2591:2591:2591))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a110.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7468:7468:7468) (7497:7497:7497))
        (PORT clk (2562:2562:2562) (2591:2591:2591))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a110.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2566:2566:2566) (2595:2595:2595))
        (PORT d[0] (4032:4032:4032) (4052:4052:4052))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a110.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2567:2567:2567) (2596:2596:2596))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a110.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2567:2567:2567) (2596:2596:2596))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a110.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2567:2567:2567) (2596:2596:2596))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a110.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2567:2567:2567) (2596:2596:2596))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a110.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2548:2548:2548))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a110.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2625:2625:2625) (2676:2676:2676))
        (PORT clk (2515:2515:2515) (2507:2507:2507))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a110.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5974:5974:5974) (5882:5882:5882))
        (PORT d[1] (5711:5711:5711) (5641:5641:5641))
        (PORT d[2] (4978:4978:4978) (5037:5037:5037))
        (PORT d[3] (6458:6458:6458) (6490:6490:6490))
        (PORT d[4] (5301:5301:5301) (5500:5500:5500))
        (PORT d[5] (6339:6339:6339) (6587:6587:6587))
        (PORT d[6] (8066:8066:8066) (8134:8134:8134))
        (PORT d[7] (5220:5220:5220) (5275:5275:5275))
        (PORT d[8] (5203:5203:5203) (5140:5140:5140))
        (PORT d[9] (3890:3890:3890) (4016:4016:4016))
        (PORT d[10] (3838:3838:3838) (3798:3798:3798))
        (PORT d[11] (5385:5385:5385) (5485:5485:5485))
        (PORT d[12] (4762:4762:4762) (4778:4778:4778))
        (PORT clk (2510:2510:2510) (2503:2503:2503))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a110.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4388:4388:4388) (4362:4362:4362))
        (PORT clk (2510:2510:2510) (2503:2503:2503))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a110.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2507:2507:2507))
        (PORT d[0] (4825:4825:4825) (4816:4816:4816))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a110.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2508:2508:2508))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a110.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2508:2508:2508))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a110.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2508:2508:2508))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a110.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2508:2508:2508))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a14.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4956:4956:4956) (5156:5156:5156))
        (PORT clk (2562:2562:2562) (2589:2589:2589))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a14.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4238:4238:4238) (4309:4309:4309))
        (PORT d[1] (3628:3628:3628) (3743:3743:3743))
        (PORT d[2] (4919:4919:4919) (4966:4966:4966))
        (PORT d[3] (3705:3705:3705) (3885:3885:3885))
        (PORT d[4] (4920:4920:4920) (4945:4945:4945))
        (PORT d[5] (5752:5752:5752) (5673:5673:5673))
        (PORT d[6] (3828:3828:3828) (3778:3778:3778))
        (PORT d[7] (4590:4590:4590) (4679:4679:4679))
        (PORT d[8] (3809:3809:3809) (3962:3962:3962))
        (PORT d[9] (5535:5535:5535) (5736:5736:5736))
        (PORT d[10] (4770:4770:4770) (4903:4903:4903))
        (PORT d[11] (4623:4623:4623) (4725:4725:4725))
        (PORT d[12] (5045:5045:5045) (5242:5242:5242))
        (PORT clk (2558:2558:2558) (2585:2585:2585))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a14.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5630:5630:5630) (5585:5585:5585))
        (PORT clk (2558:2558:2558) (2585:2585:2585))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a14.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7131:7131:7131) (7153:7153:7153))
        (PORT clk (2558:2558:2558) (2585:2585:2585))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a14.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2562:2562:2562) (2589:2589:2589))
        (PORT d[0] (4244:4244:4244) (4230:4230:4230))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a14.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2563:2563:2563) (2590:2590:2590))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a14.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2563:2563:2563) (2590:2590:2590))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a14.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2563:2563:2563) (2590:2590:2590))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a14.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2563:2563:2563) (2590:2590:2590))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a14.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2542:2542:2542))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a14.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3272:3272:3272) (3295:3295:3295))
        (PORT clk (2511:2511:2511) (2501:2501:2501))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a14.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5651:5651:5651) (5564:5564:5564))
        (PORT d[1] (5701:5701:5701) (5630:5630:5630))
        (PORT d[2] (4616:4616:4616) (4684:4684:4684))
        (PORT d[3] (6432:6432:6432) (6459:6459:6459))
        (PORT d[4] (5309:5309:5309) (5522:5522:5522))
        (PORT d[5] (6316:6316:6316) (6557:6557:6557))
        (PORT d[6] (7759:7759:7759) (7836:7836:7836))
        (PORT d[7] (5180:5180:5180) (5229:5229:5229))
        (PORT d[8] (6132:6132:6132) (6188:6188:6188))
        (PORT d[9] (5331:5331:5331) (5470:5470:5470))
        (PORT d[10] (3878:3878:3878) (3845:3845:3845))
        (PORT d[11] (5100:5100:5100) (5203:5203:5203))
        (PORT d[12] (4774:4774:4774) (4794:4794:4794))
        (PORT clk (2506:2506:2506) (2497:2497:2497))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a14.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3496:3496:3496) (3504:3504:3504))
        (PORT clk (2506:2506:2506) (2497:2497:2497))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a14.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2501:2501:2501))
        (PORT d[0] (5569:5569:5569) (5520:5520:5520))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a14.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a14.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a14.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a14.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a46.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6138:6138:6138) (6381:6381:6381))
        (PORT clk (2550:2550:2550) (2579:2579:2579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a46.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5569:5569:5569) (5634:5634:5634))
        (PORT d[1] (4362:4362:4362) (4473:4473:4473))
        (PORT d[2] (2956:2956:2956) (2957:2957:2957))
        (PORT d[3] (2251:2251:2251) (2371:2371:2371))
        (PORT d[4] (5553:5553:5553) (5547:5547:5547))
        (PORT d[5] (2580:2580:2580) (2598:2598:2598))
        (PORT d[6] (2587:2587:2587) (2602:2602:2602))
        (PORT d[7] (2567:2567:2567) (2570:2570:2570))
        (PORT d[8] (3890:3890:3890) (4076:4076:4076))
        (PORT d[9] (3686:3686:3686) (3694:3694:3694))
        (PORT d[10] (4446:4446:4446) (4460:4460:4460))
        (PORT d[11] (6206:6206:6206) (6299:6299:6299))
        (PORT d[12] (2617:2617:2617) (2634:2634:2634))
        (PORT clk (2546:2546:2546) (2575:2575:2575))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a46.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4415:4415:4415) (4352:4352:4352))
        (PORT clk (2546:2546:2546) (2575:2575:2575))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a46.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5420:5420:5420) (5443:5443:5443))
        (PORT clk (2546:2546:2546) (2575:2575:2575))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a46.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2579:2579:2579))
        (PORT d[0] (5349:5349:5349) (5204:5204:5204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a46.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2580:2580:2580))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a46.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2580:2580:2580))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a46.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2580:2580:2580))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a46.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2580:2580:2580))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a46.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2532:2532:2532))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a46.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1441:1441:1441) (1468:1468:1468))
        (PORT clk (2499:2499:2499) (2491:2491:2491))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a46.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4673:4673:4673) (4651:4651:4651))
        (PORT d[1] (4382:4382:4382) (4378:4378:4378))
        (PORT d[2] (3555:3555:3555) (3569:3569:3569))
        (PORT d[3] (5185:5185:5185) (5184:5184:5184))
        (PORT d[4] (4589:4589:4589) (4611:4611:4611))
        (PORT d[5] (6314:6314:6314) (6514:6514:6514))
        (PORT d[6] (1696:1696:1696) (1802:1802:1802))
        (PORT d[7] (5324:5324:5324) (5453:5453:5453))
        (PORT d[8] (4247:4247:4247) (4239:4239:4239))
        (PORT d[9] (2085:2085:2085) (2119:2119:2119))
        (PORT d[10] (2791:2791:2791) (2803:2803:2803))
        (PORT d[11] (3882:3882:3882) (3904:3904:3904))
        (PORT d[12] (2376:2376:2376) (2403:2403:2403))
        (PORT clk (2494:2494:2494) (2487:2487:2487))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a46.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5323:5323:5323) (5281:5281:5281))
        (PORT clk (2494:2494:2494) (2487:2487:2487))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a46.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2491:2491:2491))
        (PORT d[0] (5056:5056:5056) (4901:4901:4901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a46.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2492:2492:2492))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a46.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2492:2492:2492))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a46.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2492:2492:2492))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a46.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2492:2492:2492))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[14\]\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2618:2618:2618) (2660:2660:2660))
        (PORT datab (2546:2546:2546) (2465:2465:2465))
        (PORT datac (2538:2538:2538) (2656:2656:2656))
        (PORT datad (1194:1194:1194) (1136:1136:1136))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[14\]\~43)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2755:2755:2755) (2598:2598:2598))
        (PORT datab (2766:2766:2766) (2699:2699:2699))
        (PORT datac (2541:2541:2541) (2658:2658:2658))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1160:1160:1160) (1201:1201:1201))
        (PORT datac (2871:2871:2871) (2811:2811:2811))
        (PORT datad (206:206:206) (229:229:229))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2173:2173:2173))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (3009:3009:3009) (2926:2926:2926))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (2870:2870:2870) (2811:2811:2811))
        (PORT datad (279:279:279) (351:351:351))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2173:2173:2173))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (3009:3009:3009) (2926:2926:2926))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a108.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5327:5327:5327) (5536:5536:5536))
        (PORT clk (2572:2572:2572) (2599:2599:2599))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a108.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4232:4232:4232) (4330:4330:4330))
        (PORT d[1] (3669:3669:3669) (3826:3826:3826))
        (PORT d[2] (4375:4375:4375) (4320:4320:4320))
        (PORT d[3] (4421:4421:4421) (4591:4591:4591))
        (PORT d[4] (5632:5632:5632) (5671:5671:5671))
        (PORT d[5] (4802:4802:4802) (4741:4741:4741))
        (PORT d[6] (5300:5300:5300) (5277:5277:5277))
        (PORT d[7] (5250:5250:5250) (5328:5328:5328))
        (PORT d[8] (3520:3520:3520) (3721:3721:3721))
        (PORT d[9] (5698:5698:5698) (5916:5916:5916))
        (PORT d[10] (5881:5881:5881) (5931:5931:5931))
        (PORT d[11] (4642:4642:4642) (4768:4768:4768))
        (PORT d[12] (5432:5432:5432) (5628:5628:5628))
        (PORT clk (2568:2568:2568) (2595:2595:2595))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a108.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6687:6687:6687) (6528:6528:6528))
        (PORT clk (2568:2568:2568) (2595:2595:2595))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a108.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7178:7178:7178) (7228:7228:7228))
        (PORT clk (2568:2568:2568) (2595:2595:2595))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a108.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2572:2572:2572) (2599:2599:2599))
        (PORT d[0] (4367:4367:4367) (4380:4380:4380))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a108.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2573:2573:2573) (2600:2600:2600))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a108.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2573:2573:2573) (2600:2600:2600))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a108.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2573:2573:2573) (2600:2600:2600))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a108.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2573:2573:2573) (2600:2600:2600))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a108.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2552:2552:2552))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a108.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2525:2525:2525) (2622:2622:2622))
        (PORT clk (2520:2520:2520) (2511:2511:2511))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a108.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6371:6371:6371) (6272:6272:6272))
        (PORT d[1] (6390:6390:6390) (6300:6300:6300))
        (PORT d[2] (5317:5317:5317) (5373:5373:5373))
        (PORT d[3] (7188:7188:7188) (7232:7232:7232))
        (PORT d[4] (5016:5016:5016) (5277:5277:5277))
        (PORT d[5] (7017:7017:7017) (7259:7259:7259))
        (PORT d[6] (8438:8438:8438) (8507:8507:8507))
        (PORT d[7] (3686:3686:3686) (3781:3781:3781))
        (PORT d[8] (4483:4483:4483) (4425:4425:4425))
        (PORT d[9] (6008:6008:6008) (6134:6134:6134))
        (PORT d[10] (2881:2881:2881) (2834:2834:2834))
        (PORT d[11] (4682:4682:4682) (4750:4750:4750))
        (PORT d[12] (4404:4404:4404) (4382:4382:4382))
        (PORT clk (2515:2515:2515) (2507:2507:2507))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a108.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5069:5069:5069) (5031:5031:5031))
        (PORT clk (2515:2515:2515) (2507:2507:2507))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a108.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2511:2511:2511))
        (PORT d[0] (5540:5540:5540) (5526:5526:5526))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a108.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2512:2512:2512))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a108.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2512:2512:2512))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a108.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2512:2512:2512))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a108.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2512:2512:2512))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a76.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3513:3513:3513) (3649:3649:3649))
        (PORT clk (2560:2560:2560) (2582:2582:2582))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a76.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1490:1490:1490) (1522:1522:1522))
        (PORT d[1] (1472:1472:1472) (1512:1512:1512))
        (PORT d[2] (1460:1460:1460) (1500:1500:1500))
        (PORT d[3] (1857:1857:1857) (1933:1933:1933))
        (PORT d[4] (1191:1191:1191) (1245:1245:1245))
        (PORT d[5] (2486:2486:2486) (2525:2525:2525))
        (PORT d[6] (1214:1214:1214) (1268:1268:1268))
        (PORT d[7] (3769:3769:3769) (3770:3770:3770))
        (PORT d[8] (1173:1173:1173) (1217:1217:1217))
        (PORT d[9] (1106:1106:1106) (1143:1143:1143))
        (PORT d[10] (1232:1232:1232) (1289:1289:1289))
        (PORT d[11] (1511:1511:1511) (1562:1562:1562))
        (PORT d[12] (1207:1207:1207) (1251:1251:1251))
        (PORT clk (2556:2556:2556) (2578:2578:2578))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a76.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1410:1410:1410) (1354:1354:1354))
        (PORT clk (2556:2556:2556) (2578:2578:2578))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a76.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2405:2405:2405) (2332:2332:2332))
        (PORT clk (2556:2556:2556) (2578:2578:2578))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a76.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2560:2560:2560) (2582:2582:2582))
        (PORT d[0] (2318:2318:2318) (2251:2251:2251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a76.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2561:2561:2561) (2583:2583:2583))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a76.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2561:2561:2561) (2583:2583:2583))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a76.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2561:2561:2561) (2583:2583:2583))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a76.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2561:2561:2561) (2583:2583:2583))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a76.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2535:2535:2535))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a76.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1657:1657:1657) (1648:1648:1648))
        (PORT clk (2509:2509:2509) (2494:2494:2494))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a76.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1253:1253:1253) (1302:1302:1302))
        (PORT d[1] (1544:1544:1544) (1561:1561:1561))
        (PORT d[2] (2562:2562:2562) (2585:2585:2585))
        (PORT d[3] (1235:1235:1235) (1280:1280:1280))
        (PORT d[4] (1193:1193:1193) (1243:1243:1243))
        (PORT d[5] (1472:1472:1472) (1488:1488:1488))
        (PORT d[6] (1970:1970:1970) (2023:2023:2023))
        (PORT d[7] (1572:1572:1572) (1606:1606:1606))
        (PORT d[8] (3201:3201:3201) (3217:3217:3217))
        (PORT d[9] (2517:2517:2517) (2537:2537:2537))
        (PORT d[10] (1511:1511:1511) (1521:1521:1521))
        (PORT d[11] (1602:1602:1602) (1656:1656:1656))
        (PORT d[12] (1557:1557:1557) (1587:1587:1587))
        (PORT clk (2504:2504:2504) (2490:2490:2490))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a76.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3840:3840:3840) (3794:3794:3794))
        (PORT clk (2504:2504:2504) (2490:2490:2490))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a76.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2494:2494:2494))
        (PORT d[0] (6759:6759:6759) (6848:6848:6848))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a76.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2495:2495:2495))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a76.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2495:2495:2495))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a76.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2495:2495:2495))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a76.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2495:2495:2495))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5311:5311:5311) (5514:5514:5514))
        (PORT clk (2569:2569:2569) (2597:2597:2597))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4589:4589:4589) (4657:4657:4657))
        (PORT d[1] (3685:3685:3685) (3825:3825:3825))
        (PORT d[2] (5570:5570:5570) (5609:5609:5609))
        (PORT d[3] (4044:4044:4044) (4219:4219:4219))
        (PORT d[4] (5286:5286:5286) (5313:5313:5313))
        (PORT d[5] (6097:6097:6097) (6013:6013:6013))
        (PORT d[6] (3481:3481:3481) (3430:3430:3430))
        (PORT d[7] (4936:4936:4936) (5021:5021:5021))
        (PORT d[8] (4137:4137:4137) (4282:4282:4282))
        (PORT d[9] (5883:5883:5883) (6080:6080:6080))
        (PORT d[10] (5491:5491:5491) (5542:5542:5542))
        (PORT d[11] (4926:4926:4926) (5024:5024:5024))
        (PORT d[12] (5382:5382:5382) (5575:5575:5575))
        (PORT clk (2565:2565:2565) (2593:2593:2593))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5929:5929:5929) (5879:5879:5879))
        (PORT clk (2565:2565:2565) (2593:2593:2593))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7477:7477:7477) (7506:7506:7506))
        (PORT clk (2565:2565:2565) (2593:2593:2593))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2569:2569:2569) (2597:2597:2597))
        (PORT d[0] (4574:4574:4574) (4552:4552:4552))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2570:2570:2570) (2598:2598:2598))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2570:2570:2570) (2598:2598:2598))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2570:2570:2570) (2598:2598:2598))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2570:2570:2570) (2598:2598:2598))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2550:2550:2550))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2168:2168:2168) (2270:2270:2270))
        (PORT clk (2518:2518:2518) (2509:2509:2509))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6273:6273:6273) (6174:6174:6174))
        (PORT d[1] (6052:6052:6052) (5977:5977:5977))
        (PORT d[2] (4955:4955:4955) (5022:5022:5022))
        (PORT d[3] (6840:6840:6840) (6886:6886:6886))
        (PORT d[4] (5664:5664:5664) (5863:5863:5863))
        (PORT d[5] (6656:6656:6656) (6899:6899:6899))
        (PORT d[6] (8131:8131:8131) (8208:8208:8208))
        (PORT d[7] (5519:5519:5519) (5565:5565:5565))
        (PORT d[8] (4829:4829:4829) (4771:4771:4771))
        (PORT d[9] (5660:5660:5660) (5800:5800:5800))
        (PORT d[10] (3518:3518:3518) (3481:3481:3481))
        (PORT d[11] (5436:5436:5436) (5539:5539:5539))
        (PORT d[12] (4737:4737:4737) (4751:4751:4751))
        (PORT clk (2513:2513:2513) (2505:2505:2505))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3839:3839:3839) (3842:3842:3842))
        (PORT clk (2513:2513:2513) (2505:2505:2505))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2509:2509:2509))
        (PORT d[0] (4634:4634:4634) (4473:4473:4473))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2510:2510:2510))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2510:2510:2510))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2510:2510:2510))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2510:2510:2510))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a44.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3162:3162:3162) (3302:3302:3302))
        (PORT clk (2567:2567:2567) (2595:2595:2595))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a44.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2129:2129:2129) (2151:2151:2151))
        (PORT d[1] (3497:3497:3497) (3521:3521:3521))
        (PORT d[2] (2170:2170:2170) (2194:2194:2194))
        (PORT d[3] (1789:1789:1789) (1866:1866:1866))
        (PORT d[4] (1530:1530:1530) (1582:1582:1582))
        (PORT d[5] (2122:2122:2122) (2166:2166:2166))
        (PORT d[6] (1621:1621:1621) (1674:1674:1674))
        (PORT d[7] (3415:3415:3415) (3417:3417:3417))
        (PORT d[8] (1566:1566:1566) (1613:1613:1613))
        (PORT d[9] (1458:1458:1458) (1496:1496:1496))
        (PORT d[10] (1569:1569:1569) (1626:1626:1626))
        (PORT d[11] (1823:1823:1823) (1873:1873:1873))
        (PORT d[12] (5713:5713:5713) (5902:5902:5902))
        (PORT clk (2563:2563:2563) (2591:2591:2591))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a44.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2008:2008:2008) (1918:1918:1918))
        (PORT clk (2563:2563:2563) (2591:2591:2591))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a44.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2021:2021:2021) (1955:1955:1955))
        (PORT clk (2563:2563:2563) (2591:2591:2591))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a44.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2567:2567:2567) (2595:2595:2595))
        (PORT d[0] (2921:2921:2921) (2842:2842:2842))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a44.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2568:2568:2568) (2596:2596:2596))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a44.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2568:2568:2568) (2596:2596:2596))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a44.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2568:2568:2568) (2596:2596:2596))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a44.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2568:2568:2568) (2596:2596:2596))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a44.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2548:2548:2548))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a44.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1345:1345:1345) (1344:1344:1344))
        (PORT clk (2516:2516:2516) (2507:2507:2507))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a44.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1612:1612:1612) (1663:1663:1663))
        (PORT d[1] (2276:2276:2276) (2302:2302:2302))
        (PORT d[2] (2213:2213:2213) (2237:2237:2237))
        (PORT d[3] (4908:4908:4908) (4910:4910:4910))
        (PORT d[4] (1950:1950:1950) (1992:1992:1992))
        (PORT d[5] (2744:2744:2744) (2746:2746:2746))
        (PORT d[6] (5227:5227:5227) (5210:5210:5210))
        (PORT d[7] (4797:4797:4797) (4885:4885:4885))
        (PORT d[8] (2873:2873:2873) (2896:2896:2896))
        (PORT d[9] (2826:2826:2826) (2842:2842:2842))
        (PORT d[10] (2478:2478:2478) (2474:2474:2474))
        (PORT d[11] (1594:1594:1594) (1638:1638:1638))
        (PORT d[12] (2611:2611:2611) (2626:2626:2626))
        (PORT clk (2511:2511:2511) (2503:2503:2503))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a44.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2043:2043:2043) (1956:1956:1956))
        (PORT clk (2511:2511:2511) (2503:2503:2503))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a44.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2507:2507:2507))
        (PORT d[0] (2689:2689:2689) (2607:2607:2607))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a44.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2508:2508:2508))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a44.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2508:2508:2508))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a44.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2508:2508:2508))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a44.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2508:2508:2508))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[12\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3223:3223:3223) (3239:3239:3239))
        (PORT datab (1604:1604:1604) (1562:1562:1562))
        (PORT datac (2540:2540:2540) (2658:2658:2658))
        (PORT datad (2585:2585:2585) (2610:2610:2610))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[12\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3277:3277:3277) (3278:3278:3278))
        (PORT datab (1667:1667:1667) (1641:1641:1641))
        (PORT datac (2545:2545:2545) (2663:2663:2663))
        (PORT datad (206:206:206) (230:230:230))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (312:312:312) (397:397:397))
        (PORT datac (2868:2868:2868) (2809:2809:2809))
        (PORT datad (207:207:207) (230:230:230))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2173:2173:2173))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (3009:3009:3009) (2926:2926:2926))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a43.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3817:3817:3817) (3928:3928:3928))
        (PORT clk (2496:2496:2496) (2517:2517:2517))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a43.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2869:2869:2869) (2936:2936:2936))
        (PORT d[1] (4016:4016:4016) (4180:4180:4180))
        (PORT d[2] (5625:5625:5625) (5672:5672:5672))
        (PORT d[3] (2214:2214:2214) (2335:2335:2335))
        (PORT d[4] (3563:3563:3563) (3596:3596:3596))
        (PORT d[5] (3835:3835:3835) (3863:3863:3863))
        (PORT d[6] (4796:4796:4796) (4900:4900:4900))
        (PORT d[7] (4607:4607:4607) (4751:4751:4751))
        (PORT d[8] (1943:1943:1943) (2025:2025:2025))
        (PORT d[9] (5039:5039:5039) (5176:5176:5176))
        (PORT d[10] (3919:3919:3919) (3957:3957:3957))
        (PORT d[11] (4642:4642:4642) (4775:4775:4775))
        (PORT d[12] (5113:5113:5113) (5320:5320:5320))
        (PORT clk (2492:2492:2492) (2513:2513:2513))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a43.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4874:4874:4874) (4909:4909:4909))
        (PORT clk (2492:2492:2492) (2513:2513:2513))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a43.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6115:6115:6115) (5997:5997:5997))
        (PORT clk (2492:2492:2492) (2513:2513:2513))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a43.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2517:2517:2517))
        (PORT d[0] (6224:6224:6224) (6232:6232:6232))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a43.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a43.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a43.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a43.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a43.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2449:2449:2449) (2470:2470:2470))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a43.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3183:3183:3183) (3215:3215:3215))
        (PORT clk (2445:2445:2445) (2429:2429:2429))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a43.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3284:3284:3284) (3312:3312:3312))
        (PORT d[1] (4177:4177:4177) (4167:4167:4167))
        (PORT d[2] (2827:2827:2827) (2848:2848:2848))
        (PORT d[3] (3497:3497:3497) (3513:3513:3513))
        (PORT d[4] (4063:4063:4063) (4145:4145:4145))
        (PORT d[5] (5075:5075:5075) (5231:5231:5231))
        (PORT d[6] (4457:4457:4457) (4441:4441:4441))
        (PORT d[7] (2290:2290:2290) (2365:2365:2365))
        (PORT d[8] (4059:4059:4059) (4026:4026:4026))
        (PORT d[9] (3563:3563:3563) (3576:3576:3576))
        (PORT d[10] (4096:4096:4096) (4064:4064:4064))
        (PORT d[11] (4437:4437:4437) (4413:4413:4413))
        (PORT d[12] (3232:3232:3232) (3234:3234:3234))
        (PORT clk (2440:2440:2440) (2425:2425:2425))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a43.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3259:3259:3259) (3139:3139:3139))
        (PORT clk (2440:2440:2440) (2425:2425:2425))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a43.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2445:2445:2445) (2429:2429:2429))
        (PORT d[0] (3988:3988:3988) (3889:3889:3889))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a43.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2446:2446:2446) (2430:2430:2430))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a43.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2446:2446:2446) (2430:2430:2430))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a43.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2446:2446:2446) (2430:2430:2430))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a43.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2446:2446:2446) (2430:2430:2430))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a11.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3189:3189:3189) (3331:3331:3331))
        (PORT clk (2565:2565:2565) (2593:2593:2593))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a11.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2905:2905:2905) (2933:2933:2933))
        (PORT d[1] (3147:3147:3147) (3163:3163:3163))
        (PORT d[2] (2881:2881:2881) (2877:2877:2877))
        (PORT d[3] (2139:2139:2139) (2208:2208:2208))
        (PORT d[4] (1876:1876:1876) (1921:1921:1921))
        (PORT d[5] (2139:2139:2139) (2183:2183:2183))
        (PORT d[6] (5889:5889:5889) (5996:5996:5996))
        (PORT d[7] (2064:2064:2064) (2087:2087:2087))
        (PORT d[8] (1536:1536:1536) (1579:1579:1579))
        (PORT d[9] (1466:1466:1466) (1504:1504:1504))
        (PORT d[10] (1544:1544:1544) (1602:1602:1602))
        (PORT d[11] (1517:1517:1517) (1572:1572:1572))
        (PORT d[12] (5424:5424:5424) (5622:5622:5622))
        (PORT clk (2561:2561:2561) (2589:2589:2589))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a11.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1807:1807:1807) (1744:1744:1744))
        (PORT clk (2561:2561:2561) (2589:2589:2589))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a11.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4639:4639:4639) (4532:4532:4532))
        (PORT clk (2561:2561:2561) (2589:2589:2589))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a11.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2565:2565:2565) (2593:2593:2593))
        (PORT d[0] (2622:2622:2622) (2548:2548:2548))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a11.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2566:2566:2566) (2594:2594:2594))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a11.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2566:2566:2566) (2594:2594:2594))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a11.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2566:2566:2566) (2594:2594:2594))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a11.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2566:2566:2566) (2594:2594:2594))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a11.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2546:2546:2546))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a11.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1334:1334:1334) (1328:1328:1328))
        (PORT clk (2514:2514:2514) (2504:2504:2504))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a11.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1893:1893:1893) (1939:1939:1939))
        (PORT d[1] (2234:2234:2234) (2256:2256:2256))
        (PORT d[2] (1873:1873:1873) (1899:1899:1899))
        (PORT d[3] (4840:4840:4840) (4843:4843:4843))
        (PORT d[4] (1991:1991:1991) (2036:2036:2036))
        (PORT d[5] (2468:2468:2468) (2477:2477:2477))
        (PORT d[6] (5195:5195:5195) (5175:5175:5175))
        (PORT d[7] (1908:1908:1908) (1945:1945:1945))
        (PORT d[8] (2865:2865:2865) (2887:2887:2887))
        (PORT d[9] (2523:2523:2523) (2549:2549:2549))
        (PORT d[10] (3180:3180:3180) (3171:3171:3171))
        (PORT d[11] (2797:2797:2797) (2807:2807:2807))
        (PORT d[12] (2584:2584:2584) (2597:2597:2597))
        (PORT clk (2509:2509:2509) (2500:2500:2500))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a11.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2093:2093:2093) (2013:2013:2013))
        (PORT clk (2509:2509:2509) (2500:2500:2500))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a11.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2504:2504:2504))
        (PORT d[0] (5017:5017:5017) (4997:4997:4997))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a11.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2505:2505:2505))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a11.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2505:2505:2505))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a11.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2505:2505:2505))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a11.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2505:2505:2505))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a75.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5871:5871:5871) (6145:6145:6145))
        (PORT clk (2504:2504:2504) (2522:2522:2522))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a75.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3251:3251:3251) (3315:3315:3315))
        (PORT d[1] (4397:4397:4397) (4566:4566:4566))
        (PORT d[2] (5964:5964:5964) (6012:6012:6012))
        (PORT d[3] (2201:2201:2201) (2317:2317:2317))
        (PORT d[4] (2930:2930:2930) (2968:2968:2968))
        (PORT d[5] (3859:3859:3859) (3890:3890:3890))
        (PORT d[6] (4809:4809:4809) (4922:4922:4922))
        (PORT d[7] (4627:4627:4627) (4769:4769:4769))
        (PORT d[8] (1957:1957:1957) (2041:2041:2041))
        (PORT d[9] (3862:3862:3862) (3931:3931:3931))
        (PORT d[10] (4269:4269:4269) (4298:4298:4298))
        (PORT d[11] (4996:4996:4996) (5125:5125:5125))
        (PORT d[12] (5449:5449:5449) (5646:5646:5646))
        (PORT clk (2500:2500:2500) (2518:2518:2518))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a75.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3667:3667:3667) (3721:3721:3721))
        (PORT clk (2500:2500:2500) (2518:2518:2518))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a75.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4257:4257:4257) (4153:4153:4153))
        (PORT clk (2500:2500:2500) (2518:2518:2518))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a75.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2522:2522:2522))
        (PORT d[0] (5190:5190:5190) (5118:5118:5118))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a75.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2523:2523:2523))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a75.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2523:2523:2523))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a75.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2523:2523:2523))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a75.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2523:2523:2523))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a75.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2457:2457:2457) (2475:2475:2475))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a75.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3482:3482:3482) (3507:3507:3507))
        (PORT clk (2453:2453:2453) (2435:2435:2435))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a75.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3608:3608:3608) (3630:3630:3630))
        (PORT d[1] (4199:4199:4199) (4192:4192:4192))
        (PORT d[2] (3188:3188:3188) (3199:3199:3199))
        (PORT d[3] (2806:2806:2806) (2821:2821:2821))
        (PORT d[4] (3007:3007:3007) (3044:3044:3044))
        (PORT d[5] (4711:4711:4711) (4869:4869:4869))
        (PORT d[6] (3062:3062:3062) (3073:3073:3073))
        (PORT d[7] (2279:2279:2279) (2354:2354:2354))
        (PORT d[8] (4087:4087:4087) (4062:4062:4062))
        (PORT d[9] (3896:3896:3896) (3904:3904:3904))
        (PORT d[10] (4147:4147:4147) (4120:4120:4120))
        (PORT d[11] (3810:3810:3810) (3809:3809:3809))
        (PORT d[12] (2859:2859:2859) (2868:2868:2868))
        (PORT clk (2448:2448:2448) (2431:2431:2431))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a75.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3867:3867:3867) (3831:3831:3831))
        (PORT clk (2448:2448:2448) (2431:2431:2431))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a75.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2453:2453:2453) (2435:2435:2435))
        (PORT d[0] (5785:5785:5785) (5876:5876:5876))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a75.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2454:2454:2454) (2436:2436:2436))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a75.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2454:2454:2454) (2436:2436:2436))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a75.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2454:2454:2454) (2436:2436:2436))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a75.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2454:2454:2454) (2436:2436:2436))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[11\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1512:1512:1512) (1484:1484:1484))
        (PORT datab (1666:1666:1666) (1674:1674:1674))
        (PORT datac (2544:2544:2544) (2662:2662:2662))
        (PORT datad (2588:2588:2588) (2613:2613:2613))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a107.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4269:4269:4269) (4509:4509:4509))
        (PORT clk (2512:2512:2512) (2532:2532:2532))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a107.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4563:4563:4563) (4640:4640:4640))
        (PORT d[1] (3310:3310:3310) (3425:3425:3425))
        (PORT d[2] (4604:4604:4604) (4654:4654:4654))
        (PORT d[3] (3654:3654:3654) (3846:3846:3846))
        (PORT d[4] (4891:4891:4891) (4886:4886:4886))
        (PORT d[5] (5143:5143:5143) (5135:5135:5135))
        (PORT d[6] (3666:3666:3666) (3746:3746:3746))
        (PORT d[7] (4727:4727:4727) (4913:4913:4913))
        (PORT d[8] (3691:3691:3691) (3838:3838:3838))
        (PORT d[9] (4506:4506:4506) (4653:4653:4653))
        (PORT d[10] (4590:4590:4590) (4585:4585:4585))
        (PORT d[11] (4190:4190:4190) (4270:4270:4270))
        (PORT d[12] (4748:4748:4748) (4953:4953:4953))
        (PORT clk (2508:2508:2508) (2528:2528:2528))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a107.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5287:5287:5287) (5250:5250:5250))
        (PORT clk (2508:2508:2508) (2528:2528:2528))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a107.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6925:6925:6925) (7033:7033:7033))
        (PORT clk (2508:2508:2508) (2528:2528:2528))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a107.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2532:2532:2532))
        (PORT d[0] (3465:3465:3465) (3509:3509:3509))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a107.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a107.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a107.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a107.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a107.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2485:2485:2485))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a107.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2459:2459:2459) (2478:2478:2478))
        (PORT clk (2462:2462:2462) (2444:2444:2444))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a107.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4409:4409:4409) (4403:4403:4403))
        (PORT d[1] (4394:4394:4394) (4383:4383:4383))
        (PORT d[2] (3958:3958:3958) (3955:3955:3955))
        (PORT d[3] (4232:4232:4232) (4226:4226:4226))
        (PORT d[4] (3896:3896:3896) (4040:4040:4040))
        (PORT d[5] (5205:5205:5205) (5413:5413:5413))
        (PORT d[6] (4232:4232:4232) (4213:4213:4213))
        (PORT d[7] (3131:3131:3131) (3282:3282:3282))
        (PORT d[8] (5699:5699:5699) (5717:5717:5717))
        (PORT d[9] (4735:4735:4735) (4892:4892:4892))
        (PORT d[10] (4835:4835:4835) (4816:4816:4816))
        (PORT d[11] (5213:5213:5213) (5373:5373:5373))
        (PORT d[12] (6148:6148:6148) (6338:6338:6338))
        (PORT clk (2457:2457:2457) (2440:2440:2440))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a107.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4367:4367:4367) (4259:4259:4259))
        (PORT clk (2457:2457:2457) (2440:2440:2440))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a107.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2444:2444:2444))
        (PORT d[0] (4418:4418:4418) (4406:4406:4406))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a107.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2463:2463:2463) (2445:2445:2445))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a107.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2463:2463:2463) (2445:2445:2445))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a107.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2463:2463:2463) (2445:2445:2445))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a107.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2463:2463:2463) (2445:2445:2445))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[11\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2621:2621:2621) (2665:2665:2665))
        (PORT datab (1975:1975:1975) (1943:1943:1943))
        (PORT datac (202:202:202) (234:234:234))
        (PORT datad (2214:2214:2214) (2143:2143:2143))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~13)
    (DELAY
      (ABSOLUTE
        (PORT datab (2904:2904:2904) (2845:2845:2845))
        (PORT datac (277:277:277) (358:358:358))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2173:2173:2173))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (3009:3009:3009) (2926:2926:2926))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|result_node\[11\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1335:1335:1335) (1316:1316:1316))
        (PORT datab (1800:1800:1800) (1853:1853:1853))
        (PORT datac (2241:2241:2241) (2243:2243:2243))
        (PORT datad (1741:1741:1741) (1779:1779:1779))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|result_node\[11\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2336:2336:2336) (2290:2290:2290))
        (PORT datab (1799:1799:1799) (1851:1851:1851))
        (PORT datac (2594:2594:2594) (2659:2659:2659))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_fetch\|fetched_instr\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2203:2203:2203))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2173:2173:2173) (2142:2142:2142))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_extensor\|Selector19\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (311:311:311) (402:402:402))
        (PORT datac (284:284:284) (369:369:369))
        (PORT datad (1655:1655:1655) (1637:1637:1637))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|result_node\[18\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1087:1087:1087) (1059:1059:1059))
        (PORT datab (1797:1797:1797) (1849:1849:1849))
        (PORT datac (2028:2028:2028) (2024:2024:2024))
        (PORT datad (1742:1742:1742) (1780:1780:1780))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|result_node\[18\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2232:2232:2232) (2172:2172:2172))
        (PORT datab (1786:1786:1786) (1821:1821:1821))
        (PORT datac (1891:1891:1891) (1946:1946:1946))
        (PORT datad (206:206:206) (230:230:230))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_fetch\|fetched_instr\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2203:2203:2203))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2173:2173:2173) (2142:2142:2142))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_extensor\|Selector19\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (278:278:278))
        (PORT datab (312:312:312) (397:397:397))
        (PORT datad (1585:1585:1585) (1569:1569:1569))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_decode\|stored_immed\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2203:2203:2203))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2173:2173:2173) (2142:2142:2142))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a103.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4611:4611:4611) (4816:4816:4816))
        (PORT clk (2559:2559:2559) (2586:2586:2586))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a103.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4211:4211:4211) (4281:4281:4281))
        (PORT d[1] (3915:3915:3915) (4017:4017:4017))
        (PORT d[2] (4934:4934:4934) (4980:4980:4980))
        (PORT d[3] (3636:3636:3636) (3811:3811:3811))
        (PORT d[4] (4961:4961:4961) (5002:5002:5002))
        (PORT d[5] (5751:5751:5751) (5672:5672:5672))
        (PORT d[6] (4182:4182:4182) (4121:4121:4121))
        (PORT d[7] (4614:4614:4614) (4695:4695:4695))
        (PORT d[8] (3441:3441:3441) (3599:3599:3599))
        (PORT d[9] (5526:5526:5526) (5726:5726:5726))
        (PORT d[10] (4770:4770:4770) (4828:4828:4828))
        (PORT d[11] (4628:4628:4628) (4732:4732:4732))
        (PORT d[12] (4741:4741:4741) (4947:4947:4947))
        (PORT clk (2555:2555:2555) (2582:2582:2582))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a103.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6035:6035:6035) (5880:5880:5880))
        (PORT clk (2555:2555:2555) (2582:2582:2582))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a103.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7085:7085:7085) (7118:7118:7118))
        (PORT clk (2555:2555:2555) (2582:2582:2582))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a103.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2559:2559:2559) (2586:2586:2586))
        (PORT d[0] (3662:3662:3662) (3686:3686:3686))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a103.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2560:2560:2560) (2587:2587:2587))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a103.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2560:2560:2560) (2587:2587:2587))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a103.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2560:2560:2560) (2587:2587:2587))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a103.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2560:2560:2560) (2587:2587:2587))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a103.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2539:2539:2539))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a103.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2325:2325:2325) (2294:2294:2294))
        (PORT clk (2508:2508:2508) (2498:2498:2498))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a103.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5651:5651:5651) (5563:5563:5563))
        (PORT d[1] (5332:5332:5332) (5265:5265:5265))
        (PORT d[2] (4614:4614:4614) (4681:4681:4681))
        (PORT d[3] (6452:6452:6452) (6481:6481:6481))
        (PORT d[4] (5292:5292:5292) (5502:5502:5502))
        (PORT d[5] (6309:6309:6309) (6549:6549:6549))
        (PORT d[6] (8028:8028:8028) (8095:8095:8095))
        (PORT d[7] (4772:4772:4772) (4820:4820:4820))
        (PORT d[8] (6151:6151:6151) (6208:6208:6208))
        (PORT d[9] (5263:5263:5263) (5403:5403:5403))
        (PORT d[10] (4179:4179:4179) (4138:4138:4138))
        (PORT d[11] (4331:4331:4331) (4403:4403:4403))
        (PORT d[12] (4972:4972:4972) (4960:4960:4960))
        (PORT clk (2503:2503:2503) (2494:2494:2494))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a103.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5119:5119:5119) (5125:5125:5125))
        (PORT clk (2503:2503:2503) (2494:2494:2494))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a103.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2498:2498:2498))
        (PORT d[0] (4483:4483:4483) (4478:4478:4478))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a103.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2499:2499:2499))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a103.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2499:2499:2499))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a103.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2499:2499:2499))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a103.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2499:2499:2499))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a7.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4548:4548:4548) (4748:4748:4748))
        (PORT clk (2552:2552:2552) (2579:2579:2579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a7.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4214:4214:4214) (4281:4281:4281))
        (PORT d[1] (3293:3293:3293) (3413:3413:3413))
        (PORT d[2] (4901:4901:4901) (4944:4944:4944))
        (PORT d[3] (3365:3365:3365) (3549:3549:3549))
        (PORT d[4] (4885:4885:4885) (4919:4919:4919))
        (PORT d[5] (5761:5761:5761) (5683:5683:5683))
        (PORT d[6] (4166:4166:4166) (4105:4105:4105))
        (PORT d[7] (4574:4574:4574) (4651:4651:4651))
        (PORT d[8] (3421:3421:3421) (3577:3577:3577))
        (PORT d[9] (5183:5183:5183) (5389:5389:5389))
        (PORT d[10] (4756:4756:4756) (4815:4815:4815))
        (PORT d[11] (4251:4251:4251) (4357:4357:4357))
        (PORT d[12] (4702:4702:4702) (4902:4902:4902))
        (PORT clk (2548:2548:2548) (2575:2575:2575))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a7.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5534:5534:5534) (5431:5431:5431))
        (PORT clk (2548:2548:2548) (2575:2575:2575))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a7.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6763:6763:6763) (6786:6786:6786))
        (PORT clk (2548:2548:2548) (2575:2575:2575))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a7.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2579:2579:2579))
        (PORT d[0] (3917:3917:3917) (3908:3908:3908))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a7.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2580:2580:2580))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a7.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2580:2580:2580))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a7.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2580:2580:2580))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a7.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2580:2580:2580))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a7.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2532:2532:2532))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a7.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2696:2696:2696) (2655:2655:2655))
        (PORT clk (2501:2501:2501) (2491:2491:2491))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a7.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5612:5612:5612) (5505:5505:5505))
        (PORT d[1] (5296:5296:5296) (5226:5226:5226))
        (PORT d[2] (4238:4238:4238) (4309:4309:4309))
        (PORT d[3] (6394:6394:6394) (6421:6421:6421))
        (PORT d[4] (5203:5203:5203) (5406:5406:5406))
        (PORT d[5] (5950:5950:5950) (6189:6189:6189))
        (PORT d[6] (7702:7702:7702) (7768:7768:7768))
        (PORT d[7] (4788:4788:4788) (4837:4837:4837))
        (PORT d[8] (5786:5786:5786) (5848:5848:5848))
        (PORT d[9] (5252:5252:5252) (5392:5392:5392))
        (PORT d[10] (4229:4229:4229) (4198:4198:4198))
        (PORT d[11] (4381:4381:4381) (4456:4456:4456))
        (PORT d[12] (4778:4778:4778) (4794:4794:4794))
        (PORT clk (2496:2496:2496) (2487:2487:2487))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a7.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3122:3122:3122) (3131:3131:3131))
        (PORT clk (2496:2496:2496) (2487:2487:2487))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a7.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2491:2491:2491))
        (PORT d[0] (4952:4952:4952) (4923:4923:4923))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a7.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2492:2492:2492))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a7.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2492:2492:2492))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a7.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2492:2492:2492))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a7.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2492:2492:2492))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a39.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5769:5769:5769) (6012:6012:6012))
        (PORT clk (2543:2543:2543) (2571:2571:2571))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a39.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3733:3733:3733) (3743:3743:3743))
        (PORT d[1] (4380:4380:4380) (4491:4491:4491))
        (PORT d[2] (3230:3230:3230) (3219:3219:3219))
        (PORT d[3] (4091:4091:4091) (4281:4281:4281))
        (PORT d[4] (5240:5240:5240) (5250:5250:5250))
        (PORT d[5] (5075:5075:5075) (5003:5003:5003))
        (PORT d[6] (2959:2959:2959) (2976:2976:2976))
        (PORT d[7] (6461:6461:6461) (6637:6637:6637))
        (PORT d[8] (3522:3522:3522) (3715:3715:3715))
        (PORT d[9] (3337:3337:3337) (3345:3345:3345))
        (PORT d[10] (4039:4039:4039) (4051:4051:4051))
        (PORT d[11] (5812:5812:5812) (5910:5910:5910))
        (PORT d[12] (5772:5772:5772) (5967:5967:5967))
        (PORT clk (2539:2539:2539) (2567:2567:2567))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a39.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4099:4099:4099) (4065:4065:4065))
        (PORT clk (2539:2539:2539) (2567:2567:2567))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a39.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5439:5439:5439) (5444:5444:5444))
        (PORT clk (2539:2539:2539) (2567:2567:2567))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a39.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2571:2571:2571))
        (PORT d[0] (4708:4708:4708) (4587:4587:4587))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a39.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2572:2572:2572))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a39.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2572:2572:2572))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a39.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2572:2572:2572))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a39.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2572:2572:2572))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a39.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2524:2524:2524))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a39.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1241:1241:1241) (1268:1268:1268))
        (PORT clk (2492:2492:2492) (2483:2483:2483))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a39.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4074:4074:4074) (4066:4066:4066))
        (PORT d[1] (4003:4003:4003) (3998:3998:3998))
        (PORT d[2] (4509:4509:4509) (4565:4565:4565))
        (PORT d[3] (6449:6449:6449) (6414:6414:6414))
        (PORT d[4] (4563:4563:4563) (4580:4580:4580))
        (PORT d[5] (5986:5986:5986) (6189:6189:6189))
        (PORT d[6] (5587:5587:5587) (5570:5570:5570))
        (PORT d[7] (4280:4280:4280) (4283:4283:4283))
        (PORT d[8] (5349:5349:5349) (5367:5367:5367))
        (PORT d[9] (6422:6422:6422) (6556:6556:6556))
        (PORT d[10] (3876:3876:3876) (3880:3880:3880))
        (PORT d[11] (4222:4222:4222) (4239:4239:4239))
        (PORT d[12] (7686:7686:7686) (7875:7875:7875))
        (PORT clk (2487:2487:2487) (2479:2479:2479))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a39.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5252:5252:5252) (5165:5165:5165))
        (PORT clk (2487:2487:2487) (2479:2479:2479))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a39.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2483:2483:2483))
        (PORT d[0] (4455:4455:4455) (4314:4314:4314))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a39.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2484:2484:2484))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a39.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2484:2484:2484))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a39.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2484:2484:2484))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a39.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2484:2484:2484))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[7\]\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1974:1974:1974) (1839:1839:1839))
        (PORT datab (2582:2582:2582) (2620:2620:2620))
        (PORT datac (2371:2371:2371) (2518:2518:2518))
        (PORT datad (1049:1049:1049) (1044:1044:1044))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a71.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6114:6114:6114) (6354:6354:6354))
        (PORT clk (2546:2546:2546) (2573:2573:2573))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a71.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3762:3762:3762) (3773:3773:3773))
        (PORT d[1] (4415:4415:4415) (4529:4529:4529))
        (PORT d[2] (2641:2641:2641) (2650:2650:2650))
        (PORT d[3] (4032:4032:4032) (4221:4221:4221))
        (PORT d[4] (5275:5275:5275) (5288:5288:5288))
        (PORT d[5] (5077:5077:5077) (5003:5003:5003))
        (PORT d[6] (2920:2920:2920) (2933:2933:2933))
        (PORT d[7] (6468:6468:6468) (6644:6644:6644))
        (PORT d[8] (3503:3503:3503) (3695:3695:3695))
        (PORT d[9] (3677:3677:3677) (3684:3684:3684))
        (PORT d[10] (4044:4044:4044) (4060:4060:4060))
        (PORT d[11] (3624:3624:3624) (3738:3738:3738))
        (PORT d[12] (2625:2625:2625) (2643:2643:2643))
        (PORT clk (2542:2542:2542) (2569:2569:2569))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a71.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3157:3157:3157) (3056:3056:3056))
        (PORT clk (2542:2542:2542) (2569:2569:2569))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a71.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5304:5304:5304) (5311:5311:5311))
        (PORT clk (2542:2542:2542) (2569:2569:2569))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a71.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2573:2573:2573))
        (PORT d[0] (5269:5269:5269) (5254:5254:5254))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a71.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2574:2574:2574))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a71.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2574:2574:2574))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a71.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2574:2574:2574))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a71.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2574:2574:2574))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a71.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2526:2526:2526))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a71.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1209:1209:1209) (1237:1237:1237))
        (PORT clk (2495:2495:2495) (2485:2485:2485))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a71.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4066:4066:4066) (4059:4059:4059))
        (PORT d[1] (4356:4356:4356) (4340:4340:4340))
        (PORT d[2] (4527:4527:4527) (4587:4587:4587))
        (PORT d[3] (6424:6424:6424) (6387:6387:6387))
        (PORT d[4] (4578:4578:4578) (4598:4598:4598))
        (PORT d[5] (5955:5955:5955) (6155:6155:6155))
        (PORT d[6] (5614:5614:5614) (5598:5598:5598))
        (PORT d[7] (5348:5348:5348) (5480:5480:5480))
        (PORT d[8] (5967:5967:5967) (5979:5979:5979))
        (PORT d[9] (2452:2452:2452) (2478:2478:2478))
        (PORT d[10] (3947:3947:3947) (3955:3955:3955))
        (PORT d[11] (4188:4188:4188) (4208:4208:4208))
        (PORT d[12] (2678:2678:2678) (2694:2694:2694))
        (PORT clk (2490:2490:2490) (2481:2481:2481))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a71.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3817:3817:3817) (3778:3778:3778))
        (PORT clk (2490:2490:2490) (2481:2481:2481))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a71.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2485:2485:2485))
        (PORT d[0] (3526:3526:3526) (3431:3431:3431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a71.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2486:2486:2486))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a71.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2486:2486:2486))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a71.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2486:2486:2486))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a71.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2486:2486:2486))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[7\]\~47)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2237:2237:2237) (2096:2096:2096))
        (PORT datab (238:238:238) (273:273:273))
        (PORT datac (2376:2376:2376) (2523:2523:2523))
        (PORT datad (1067:1067:1067) (1057:1057:1057))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a40.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6495:6495:6495) (6735:6735:6735))
        (PORT clk (2542:2542:2542) (2565:2565:2565))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a40.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5937:5937:5937) (5999:5999:5999))
        (PORT d[1] (5169:5169:5169) (5283:5283:5283))
        (PORT d[2] (2246:2246:2246) (2265:2265:2265))
        (PORT d[3] (2584:2584:2584) (2701:2701:2701))
        (PORT d[4] (5638:5638:5638) (5654:5654:5654))
        (PORT d[5] (2277:2277:2277) (2300:2300:2300))
        (PORT d[6] (2200:2200:2200) (2207:2207:2207))
        (PORT d[7] (2911:2911:2911) (2910:2910:2910))
        (PORT d[8] (4253:4253:4253) (4429:4429:4429))
        (PORT d[9] (4016:4016:4016) (4018:4018:4018))
        (PORT d[10] (4767:4767:4767) (4780:4780:4780))
        (PORT d[11] (4001:4001:4001) (4117:4117:4117))
        (PORT d[12] (1933:1933:1933) (1958:1958:1958))
        (PORT clk (2538:2538:2538) (2561:2561:2561))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a40.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4746:4746:4746) (4675:4675:4675))
        (PORT clk (2538:2538:2538) (2561:2561:2561))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a40.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5770:5770:5770) (5791:5791:5791))
        (PORT clk (2538:2538:2538) (2561:2561:2561))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a40.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2565:2565:2565))
        (PORT d[0] (5367:5367:5367) (5256:5256:5256))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a40.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2566:2566:2566))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a40.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2566:2566:2566))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a40.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2566:2566:2566))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a40.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2566:2566:2566))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a40.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2518:2518:2518))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a40.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1222:1222:1222) (1261:1261:1261))
        (PORT clk (2491:2491:2491) (2477:2477:2477))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a40.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5061:5061:5061) (5026:5026:5026))
        (PORT d[1] (4732:4732:4732) (4723:4723:4723))
        (PORT d[2] (3200:3200:3200) (3221:3221:3221))
        (PORT d[3] (4846:4846:4846) (4850:4850:4850))
        (PORT d[4] (5251:5251:5251) (5262:5262:5262))
        (PORT d[5] (6252:6252:6252) (6453:6453:6453))
        (PORT d[6] (6312:6312:6312) (6285:6285:6285))
        (PORT d[7] (5724:5724:5724) (5857:5857:5857))
        (PORT d[8] (3625:3625:3625) (3627:3627:3627))
        (PORT d[9] (2320:2320:2320) (2346:2346:2346))
        (PORT d[10] (2847:2847:2847) (2868:2868:2868))
        (PORT d[11] (3885:3885:3885) (3916:3916:3916))
        (PORT d[12] (2350:2350:2350) (2367:2367:2367))
        (PORT clk (2486:2486:2486) (2473:2473:2473))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a40.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5611:5611:5611) (5564:5564:5564))
        (PORT clk (2486:2486:2486) (2473:2473:2473))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a40.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2477:2477:2477))
        (PORT d[0] (5383:5383:5383) (5225:5225:5225))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a40.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2478:2478:2478))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a40.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2478:2478:2478))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a40.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2478:2478:2478))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a40.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2478:2478:2478))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1463:1463:1463) (1456:1456:1456))
        (PORT clk (2541:2541:2541) (2572:2572:2572))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5776:5776:5776) (5947:5947:5947))
        (PORT d[1] (4137:4137:4137) (4341:4341:4341))
        (PORT d[2] (4883:4883:4883) (4951:4951:4951))
        (PORT d[3] (2968:2968:2968) (3091:3091:3091))
        (PORT d[4] (7132:7132:7132) (7265:7265:7265))
        (PORT d[5] (3288:3288:3288) (3332:3332:3332))
        (PORT d[6] (5057:5057:5057) (5086:5086:5086))
        (PORT d[7] (2891:2891:2891) (3000:3000:3000))
        (PORT d[8] (3410:3410:3410) (3571:3571:3571))
        (PORT d[9] (5852:5852:5852) (6002:6002:6002))
        (PORT d[10] (5170:5170:5170) (5182:5182:5182))
        (PORT d[11] (5105:5105:5105) (5247:5247:5247))
        (PORT d[12] (2275:2275:2275) (2288:2288:2288))
        (PORT clk (2537:2537:2537) (2568:2568:2568))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2401:2401:2401) (2288:2288:2288))
        (PORT clk (2537:2537:2537) (2568:2568:2568))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6148:6148:6148) (6170:6170:6170))
        (PORT clk (2537:2537:2537) (2568:2568:2568))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2572:2572:2572))
        (PORT d[0] (3665:3665:3665) (3549:3549:3549))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2525:2525:2525))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2184:2184:2184) (2198:2198:2198))
        (PORT clk (2490:2490:2490) (2484:2484:2484))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5375:5375:5375) (5349:5349:5349))
        (PORT d[1] (4009:4009:4009) (3991:3991:3991))
        (PORT d[2] (2827:2827:2827) (2846:2846:2846))
        (PORT d[3] (3840:3840:3840) (3863:3863:3863))
        (PORT d[4] (5329:5329:5329) (5354:5354:5354))
        (PORT d[5] (2257:2257:2257) (2272:2272:2272))
        (PORT d[6] (1953:1953:1953) (2045:2045:2045))
        (PORT d[7] (6058:6058:6058) (6185:6185:6185))
        (PORT d[8] (3203:3203:3203) (3195:3195:3195))
        (PORT d[9] (1998:1998:1998) (2019:2019:2019))
        (PORT d[10] (2797:2797:2797) (2807:2807:2807))
        (PORT d[11] (3956:3956:3956) (3986:3986:3986))
        (PORT d[12] (2052:2052:2052) (2085:2085:2085))
        (PORT clk (2485:2485:2485) (2480:2480:2480))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2330:2330:2330) (2258:2258:2258))
        (PORT clk (2485:2485:2485) (2480:2480:2480))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2484:2484:2484))
        (PORT d[0] (3858:3858:3858) (3759:3759:3759))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2485:2485:2485))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2485:2485:2485))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2485:2485:2485))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2485:2485:2485))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a72.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1471:1471:1471) (1466:1466:1466))
        (PORT clk (2502:2502:2502) (2525:2525:2525))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a72.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5114:5114:5114) (5286:5286:5286))
        (PORT d[1] (4862:4862:4862) (5102:5102:5102))
        (PORT d[2] (4094:4094:4094) (4166:4166:4166))
        (PORT d[3] (3315:3315:3315) (3465:3465:3465))
        (PORT d[4] (6395:6395:6395) (6528:6528:6528))
        (PORT d[5] (2570:2570:2570) (2618:2618:2618))
        (PORT d[6] (4348:4348:4348) (4383:4383:4383))
        (PORT d[7] (2843:2843:2843) (2938:2938:2938))
        (PORT d[8] (3847:3847:3847) (3993:3993:3993))
        (PORT d[9] (4828:4828:4828) (4989:4989:4989))
        (PORT d[10] (5534:5534:5534) (5655:5655:5655))
        (PORT d[11] (4411:4411:4411) (4560:4560:4560))
        (PORT d[12] (2921:2921:2921) (2926:2926:2926))
        (PORT clk (2498:2498:2498) (2521:2521:2521))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a72.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5545:5545:5545) (5472:5472:5472))
        (PORT clk (2498:2498:2498) (2521:2521:2521))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a72.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6656:6656:6656) (6783:6783:6783))
        (PORT clk (2498:2498:2498) (2521:2521:2521))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a72.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2525:2525:2525))
        (PORT d[0] (5571:5571:5571) (5533:5533:5533))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a72.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a72.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a72.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a72.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a72.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2455:2455:2455) (2478:2478:2478))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a72.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3208:3208:3208) (3194:3194:3194))
        (PORT clk (2451:2451:2451) (2437:2437:2437))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a72.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3584:3584:3584) (3551:3551:3551))
        (PORT d[1] (2949:2949:2949) (2939:2939:2939))
        (PORT d[2] (2457:2457:2457) (2477:2477:2477))
        (PORT d[3] (3061:3061:3061) (3074:3074:3074))
        (PORT d[4] (6092:6092:6092) (6401:6401:6401))
        (PORT d[5] (2342:2342:2342) (2358:2358:2358))
        (PORT d[6] (6635:6635:6635) (6667:6667:6667))
        (PORT d[7] (3188:3188:3188) (3243:3243:3243))
        (PORT d[8] (2665:2665:2665) (2671:2671:2671))
        (PORT d[9] (3506:3506:3506) (3549:3549:3549))
        (PORT d[10] (2403:2403:2403) (2459:2459:2459))
        (PORT d[11] (5417:5417:5417) (5430:5430:5430))
        (PORT d[12] (2477:2477:2477) (2507:2507:2507))
        (PORT clk (2446:2446:2446) (2433:2433:2433))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a72.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2570:2570:2570) (2471:2471:2471))
        (PORT clk (2446:2446:2446) (2433:2433:2433))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a72.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2451:2451:2451) (2437:2437:2437))
        (PORT d[0] (4465:4465:4465) (4387:4387:4387))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a72.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2452:2452:2452) (2438:2438:2438))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a72.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2452:2452:2452) (2438:2438:2438))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a72.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2452:2452:2452) (2438:2438:2438))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a72.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2452:2452:2452) (2438:2438:2438))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[8\]\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3377:3377:3377) (3492:3492:3492))
        (PORT datab (1044:1044:1044) (1037:1037:1037))
        (PORT datac (2941:2941:2941) (2960:2960:2960))
        (PORT datad (1701:1701:1701) (1685:1685:1685))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a104.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1541:1541:1541) (1533:1533:1533))
        (PORT clk (2541:2541:2541) (2572:2572:2572))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a104.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6299:6299:6299) (6360:6360:6360))
        (PORT d[1] (4098:4098:4098) (4296:4296:4296))
        (PORT d[2] (4890:4890:4890) (4958:4958:4958))
        (PORT d[3] (2968:2968:2968) (3093:3093:3093))
        (PORT d[4] (5998:5998:5998) (6010:6010:6010))
        (PORT d[5] (3612:3612:3612) (3648:3648:3648))
        (PORT d[6] (2169:2169:2169) (2168:2168:2168))
        (PORT d[7] (3160:3160:3160) (3251:3251:3251))
        (PORT d[8] (3150:3150:3150) (3313:3313:3313))
        (PORT d[9] (4442:4442:4442) (4448:4448:4448))
        (PORT d[10] (5137:5137:5137) (5148:5148:5148))
        (PORT d[11] (4361:4361:4361) (4477:4477:4477))
        (PORT d[12] (2290:2290:2290) (2305:2305:2305))
        (PORT clk (2537:2537:2537) (2568:2568:2568))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a104.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2094:2094:2094) (1998:1998:1998))
        (PORT clk (2537:2537:2537) (2568:2568:2568))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a104.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6168:6168:6168) (6191:6191:6191))
        (PORT clk (2537:2537:2537) (2568:2568:2568))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a104.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2572:2572:2572))
        (PORT d[0] (2653:2653:2653) (2636:2636:2636))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a104.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a104.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a104.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a104.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a104.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2525:2525:2525))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a104.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2175:2175:2175) (2188:2188:2188))
        (PORT clk (2490:2490:2490) (2485:2485:2485))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a104.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4910:4910:4910) (4854:4854:4854))
        (PORT d[1] (3998:3998:3998) (3981:3981:3981))
        (PORT d[2] (2826:2826:2826) (2845:2845:2845))
        (PORT d[3] (4538:4538:4538) (4534:4534:4534))
        (PORT d[4] (2049:2049:2049) (2075:2075:2075))
        (PORT d[5] (2259:2259:2259) (2272:2272:2272))
        (PORT d[6] (1952:1952:1952) (2044:2044:2044))
        (PORT d[7] (2864:2864:2864) (2933:2933:2933))
        (PORT d[8] (3273:3273:3273) (3276:3276:3276))
        (PORT d[9] (1985:1985:1985) (2007:2007:2007))
        (PORT d[10] (2436:2436:2436) (2451:2451:2451))
        (PORT d[11] (3924:3924:3924) (3950:3950:3950))
        (PORT d[12] (2044:2044:2044) (2076:2076:2076))
        (PORT clk (2485:2485:2485) (2481:2481:2481))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a104.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1939:1939:1939) (1856:1856:1856))
        (PORT clk (2485:2485:2485) (2481:2481:2481))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a104.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2485:2485:2485))
        (PORT d[0] (2530:2530:2530) (2445:2445:2445))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a104.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2486:2486:2486))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a104.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2486:2486:2486))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a104.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2486:2486:2486))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a104.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2486:2486:2486))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[8\]\~45)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1110:1110:1110) (1105:1105:1105))
        (PORT datab (234:234:234) (269:269:269))
        (PORT datac (2941:2941:2941) (2960:2960:2960))
        (PORT datad (709:709:709) (707:707:707))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a41.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4669:4669:4669) (4900:4900:4900))
        (PORT clk (2494:2494:2494) (2515:2515:2515))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a41.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4175:4175:4175) (4254:4254:4254))
        (PORT d[1] (3227:3227:3227) (3334:3334:3334))
        (PORT d[2] (4647:4647:4647) (4703:4703:4703))
        (PORT d[3] (3346:3346:3346) (3542:3542:3542))
        (PORT d[4] (5222:5222:5222) (5214:5214:5214))
        (PORT d[5] (5441:5441:5441) (5423:5423:5423))
        (PORT d[6] (3332:3332:3332) (3383:3383:3383))
        (PORT d[7] (5071:5071:5071) (5252:5252:5252))
        (PORT d[8] (3693:3693:3693) (3846:3846:3846))
        (PORT d[9] (4864:4864:4864) (5010:5010:5010))
        (PORT d[10] (4013:4013:4013) (4015:4015:4015))
        (PORT d[11] (4356:4356:4356) (4463:4463:4463))
        (PORT d[12] (4721:4721:4721) (4929:4929:4929))
        (PORT clk (2490:2490:2490) (2511:2511:2511))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a41.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4413:4413:4413) (4412:4412:4412))
        (PORT clk (2490:2490:2490) (2511:2511:2511))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a41.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6947:6947:6947) (7059:7059:7059))
        (PORT clk (2490:2490:2490) (2511:2511:2511))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a41.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2515:2515:2515))
        (PORT d[0] (7382:7382:7382) (7467:7467:7467))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a41.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2516:2516:2516))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a41.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2516:2516:2516))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a41.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2516:2516:2516))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a41.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2516:2516:2516))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a41.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2447:2447:2447) (2468:2468:2468))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a41.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1541:1541:1541) (1576:1576:1576))
        (PORT clk (2443:2443:2443) (2428:2428:2428))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a41.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4103:4103:4103) (4105:4105:4105))
        (PORT d[1] (4063:4063:4063) (4058:4058:4058))
        (PORT d[2] (4674:4674:4674) (4661:4661:4661))
        (PORT d[3] (4914:4914:4914) (4888:4888:4888))
        (PORT d[4] (4516:4516:4516) (4639:4639:4639))
        (PORT d[5] (5791:5791:5791) (5975:5975:5975))
        (PORT d[6] (4555:4555:4555) (4536:4536:4536))
        (PORT d[7] (3515:3515:3515) (3665:3665:3665))
        (PORT d[8] (5389:5389:5389) (5416:5416:5416))
        (PORT d[9] (5036:5036:5036) (5183:5183:5183))
        (PORT d[10] (4797:4797:4797) (4777:4777:4777))
        (PORT d[11] (5192:5192:5192) (5348:5348:5348))
        (PORT d[12] (6293:6293:6293) (6492:6492:6492))
        (PORT clk (2438:2438:2438) (2424:2424:2424))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a41.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5355:5355:5355) (5313:5313:5313))
        (PORT clk (2438:2438:2438) (2424:2424:2424))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a41.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2443:2443:2443) (2428:2428:2428))
        (PORT d[0] (5039:5039:5039) (4923:4923:4923))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a41.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2444:2444:2444) (2429:2429:2429))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a41.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2444:2444:2444) (2429:2429:2429))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a41.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2444:2444:2444) (2429:2429:2429))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a41.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2444:2444:2444) (2429:2429:2429))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a9.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5380:5380:5380) (5621:5621:5621))
        (PORT clk (2528:2528:2528) (2557:2557:2557))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a9.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4859:4859:4859) (4930:4930:4930))
        (PORT d[1] (4023:4023:4023) (4137:4137:4137))
        (PORT d[2] (5707:5707:5707) (5761:5761:5761))
        (PORT d[3] (3705:3705:3705) (3896:3896:3896))
        (PORT d[4] (4887:4887:4887) (4894:4894:4894))
        (PORT d[5] (6181:6181:6181) (6164:6164:6164))
        (PORT d[6] (3312:3312:3312) (3361:3361:3361))
        (PORT d[7] (6107:6107:6107) (6286:6286:6286))
        (PORT d[8] (3775:3775:3775) (3937:3937:3937))
        (PORT d[9] (5958:5958:5958) (6101:6101:6101))
        (PORT d[10] (3671:3671:3671) (3683:3683:3683))
        (PORT d[11] (5502:5502:5502) (5606:5606:5606))
        (PORT d[12] (5444:5444:5444) (5649:5649:5649))
        (PORT clk (2524:2524:2524) (2553:2553:2553))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a9.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4445:4445:4445) (4323:4323:4323))
        (PORT clk (2524:2524:2524) (2553:2553:2553))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a9.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6257:6257:6257) (6355:6355:6355))
        (PORT clk (2524:2524:2524) (2553:2553:2553))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a9.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2557:2557:2557))
        (PORT d[0] (3477:3477:3477) (3420:3420:3420))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a9.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2558:2558:2558))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a9.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2558:2558:2558))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a9.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2558:2558:2558))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a9.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2558:2558:2558))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a9.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2510:2510:2510))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a9.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (896:896:896) (943:943:943))
        (PORT clk (2477:2477:2477) (2469:2469:2469))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a9.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4657:4657:4657) (4618:4618:4618))
        (PORT d[1] (3669:3669:3669) (3665:3665:3665))
        (PORT d[2] (3842:3842:3842) (3902:3902:3902))
        (PORT d[3] (5714:5714:5714) (5698:5698:5698))
        (PORT d[4] (3812:3812:3812) (3835:3835:3835))
        (PORT d[5] (5580:5580:5580) (5806:5806:5806))
        (PORT d[6] (5303:5303:5303) (5285:5285:5285))
        (PORT d[7] (4613:4613:4613) (4751:4751:4751))
        (PORT d[8] (5006:5006:5006) (5027:5027:5027))
        (PORT d[9] (6047:6047:6047) (6184:6184:6184))
        (PORT d[10] (3547:3547:3547) (3558:3558:3558))
        (PORT d[11] (3901:3901:3901) (3922:3922:3922))
        (PORT d[12] (7351:7351:7351) (7546:7546:7546))
        (PORT clk (2472:2472:2472) (2465:2465:2465))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a9.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4490:4490:4490) (4549:4549:4549))
        (PORT clk (2472:2472:2472) (2465:2465:2465))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a9.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2469:2469:2469))
        (PORT d[0] (4165:4165:4165) (4091:4091:4091))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a9.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2470:2470:2470))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a9.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2470:2470:2470))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a9.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2470:2470:2470))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a9.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2470:2470:2470))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[9\]\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1684:1684:1684) (1672:1672:1672))
        (PORT datab (2585:2585:2585) (2623:2623:2623))
        (PORT datac (2373:2373:2373) (2520:2520:2520))
        (PORT datad (1402:1402:1402) (1389:1389:1389))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a105.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4663:4663:4663) (4904:4904:4904))
        (PORT clk (2479:2479:2479) (2500:2500:2500))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a105.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4871:4871:4871) (4940:4940:4940))
        (PORT d[1] (3587:3587:3587) (3688:3688:3688))
        (PORT d[2] (4996:4996:4996) (5052:5052:5052))
        (PORT d[3] (3311:3311:3311) (3487:3487:3487))
        (PORT d[4] (4567:4567:4567) (4564:4564:4564))
        (PORT d[5] (5535:5535:5535) (5526:5526:5526))
        (PORT d[6] (3612:3612:3612) (3661:3661:3661))
        (PORT d[7] (5411:5411:5411) (5594:5594:5594))
        (PORT d[8] (3399:3399:3399) (3552:3552:3552))
        (PORT d[9] (5244:5244:5244) (5390:5390:5390))
        (PORT d[10] (4094:4094:4094) (4062:4062:4062))
        (PORT d[11] (4658:4658:4658) (4757:4757:4757))
        (PORT d[12] (5024:5024:5024) (5227:5227:5227))
        (PORT clk (2475:2475:2475) (2496:2496:2496))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a105.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4927:4927:4927) (4876:4876:4876))
        (PORT clk (2475:2475:2475) (2496:2496:2496))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a105.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6924:6924:6924) (7029:7029:7029))
        (PORT clk (2475:2475:2475) (2496:2496:2496))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a105.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2500:2500:2500))
        (PORT d[0] (3477:3477:3477) (3523:3523:3523))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a105.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a105.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a105.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a105.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a105.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2432:2432:2432) (2453:2453:2453))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a105.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1561:1561:1561) (1596:1596:1596))
        (PORT clk (2428:2428:2428) (2413:2413:2413))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a105.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4379:4379:4379) (4366:4366:4366))
        (PORT d[1] (4056:4056:4056) (4050:4050:4050))
        (PORT d[2] (4668:4668:4668) (4662:4662:4662))
        (PORT d[3] (5689:5689:5689) (5663:5663:5663))
        (PORT d[4] (4316:4316:4316) (4464:4464:4464))
        (PORT d[5] (5799:5799:5799) (5983:5983:5983))
        (PORT d[6] (4579:4579:4579) (4563:4563:4563))
        (PORT d[7] (3860:3860:3860) (4003:4003:4003))
        (PORT d[8] (5360:5360:5360) (5376:5376:5376))
        (PORT d[9] (5043:5043:5043) (5192:5192:5192))
        (PORT d[10] (4137:4137:4137) (4127:4127:4127))
        (PORT d[11] (5128:5128:5128) (5277:5277:5277))
        (PORT d[12] (6657:6657:6657) (6851:6851:6851))
        (PORT clk (2423:2423:2423) (2409:2409:2409))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a105.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4053:4053:4053) (3948:3948:3948))
        (PORT clk (2423:2423:2423) (2409:2409:2409))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a105.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2428:2428:2428) (2413:2413:2413))
        (PORT d[0] (4401:4401:4401) (4384:4384:4384))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a105.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2429:2429:2429) (2414:2414:2414))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a105.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2429:2429:2429) (2414:2414:2414))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a105.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2429:2429:2429) (2414:2414:2414))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a105.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2429:2429:2429) (2414:2414:2414))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a73.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5739:5739:5739) (5974:5974:5974))
        (PORT clk (2536:2536:2536) (2563:2563:2563))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a73.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5252:5252:5252) (5322:5322:5322))
        (PORT d[1] (4023:4023:4023) (4138:4138:4138))
        (PORT d[2] (5754:5754:5754) (5812:5812:5812))
        (PORT d[3] (4054:4054:4054) (4241:4241:4241))
        (PORT d[4] (4901:4901:4901) (4911:4911:4911))
        (PORT d[5] (4706:4706:4706) (4639:4639:4639))
        (PORT d[6] (3241:3241:3241) (3249:3249:3249))
        (PORT d[7] (6115:6115:6115) (6296:6296:6296))
        (PORT d[8] (3179:3179:3179) (3378:3378:3378))
        (PORT d[9] (5967:5967:5967) (6111:6111:6111))
        (PORT d[10] (3989:3989:3989) (3997:3997:3997))
        (PORT d[11] (5810:5810:5810) (5903:5903:5903))
        (PORT d[12] (5420:5420:5420) (5622:5622:5622))
        (PORT clk (2532:2532:2532) (2559:2559:2559))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a73.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3208:3208:3208) (3111:3111:3111))
        (PORT clk (2532:2532:2532) (2559:2559:2559))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a73.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6279:6279:6279) (6379:6379:6379))
        (PORT clk (2532:2532:2532) (2559:2559:2559))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a73.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2563:2563:2563))
        (PORT d[0] (4927:4927:4927) (4916:4916:4916))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a73.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a73.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a73.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a73.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a73.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2516:2516:2516))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a73.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (838:838:838) (873:873:873))
        (PORT clk (2486:2486:2486) (2476:2476:2476))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a73.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4041:4041:4041) (4031:4031:4031))
        (PORT d[1] (4008:4008:4008) (4002:4002:4002))
        (PORT d[2] (4209:4209:4209) (4272:4272:4272))
        (PORT d[3] (6107:6107:6107) (6073:6073:6073))
        (PORT d[4] (4184:4184:4184) (4205:4205:4205))
        (PORT d[5] (5841:5841:5841) (6017:6017:6017))
        (PORT d[6] (5640:5640:5640) (5620:5620:5620))
        (PORT d[7] (4297:4297:4297) (4310:4310:4310))
        (PORT d[8] (5354:5354:5354) (5369:5369:5369))
        (PORT d[9] (6414:6414:6414) (6548:6548:6548))
        (PORT d[10] (3587:3587:3587) (3604:3604:3604))
        (PORT d[11] (3881:3881:3881) (3899:3899:3899))
        (PORT d[12] (7353:7353:7353) (7547:7547:7547))
        (PORT clk (2481:2481:2481) (2472:2472:2472))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a73.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3496:3496:3496) (3461:3461:3461))
        (PORT clk (2481:2481:2481) (2472:2472:2472))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a73.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2476:2476:2476))
        (PORT d[0] (3545:3545:3545) (3451:3451:3451))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a73.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2477:2477:2477))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a73.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2477:2477:2477))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a73.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2477:2477:2477))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a73.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2477:2477:2477))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[9\]\~41)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (278:278:278))
        (PORT datab (1691:1691:1691) (1685:1685:1685))
        (PORT datac (2374:2374:2374) (2521:2521:2521))
        (PORT datad (683:683:683) (681:681:681))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a106.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4288:4288:4288) (4528:4528:4528))
        (PORT clk (2517:2517:2517) (2537:2537:2537))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a106.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4565:4565:4565) (4637:4637:4637))
        (PORT d[1] (3273:3273:3273) (3386:3386:3386))
        (PORT d[2] (4586:4586:4586) (4633:4633:4633))
        (PORT d[3] (3655:3655:3655) (3847:3847:3847))
        (PORT d[4] (4853:4853:4853) (4835:4835:4835))
        (PORT d[5] (5107:5107:5107) (5094:5094:5094))
        (PORT d[6] (3728:3728:3728) (3817:3817:3817))
        (PORT d[7] (4726:4726:4726) (4912:4912:4912))
        (PORT d[8] (3070:3070:3070) (3236:3236:3236))
        (PORT d[9] (4539:4539:4539) (4686:4686:4686))
        (PORT d[10] (4342:4342:4342) (4343:4343:4343))
        (PORT d[11] (3939:3939:3939) (4042:4042:4042))
        (PORT d[12] (5047:5047:5047) (5238:5238:5238))
        (PORT clk (2513:2513:2513) (2533:2533:2533))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a106.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5275:5275:5275) (5227:5227:5227))
        (PORT clk (2513:2513:2513) (2533:2533:2533))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a106.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6558:6558:6558) (6676:6676:6676))
        (PORT clk (2513:2513:2513) (2533:2533:2533))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a106.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2537:2537:2537))
        (PORT d[0] (3412:3412:3412) (3455:3455:3455))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a106.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2538:2538:2538))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a106.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2538:2538:2538))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a106.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2538:2538:2538))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a106.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2538:2538:2538))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a106.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2470:2470:2470) (2490:2490:2490))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a106.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2799:2799:2799) (2807:2807:2807))
        (PORT clk (2467:2467:2467) (2450:2450:2450))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a106.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4440:4440:4440) (4436:4436:4436))
        (PORT d[1] (4421:4421:4421) (4411:4411:4411))
        (PORT d[2] (3943:3943:3943) (3927:3927:3927))
        (PORT d[3] (3897:3897:3897) (3900:3900:3900))
        (PORT d[4] (3882:3882:3882) (4025:4025:4025))
        (PORT d[5] (5214:5214:5214) (5411:5411:5411))
        (PORT d[6] (3893:3893:3893) (3883:3883:3883))
        (PORT d[7] (3124:3124:3124) (3274:3274:3274))
        (PORT d[8] (5731:5731:5731) (5752:5752:5752))
        (PORT d[9] (4728:4728:4728) (4883:4883:4883))
        (PORT d[10] (4487:4487:4487) (4477:4477:4477))
        (PORT d[11] (5524:5524:5524) (5669:5669:5669))
        (PORT d[12] (6243:6243:6243) (6432:6432:6432))
        (PORT clk (2462:2462:2462) (2446:2446:2446))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a106.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4368:4368:4368) (4260:4260:4260))
        (PORT clk (2462:2462:2462) (2446:2446:2446))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a106.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2467:2467:2467) (2450:2450:2450))
        (PORT d[0] (4423:4423:4423) (4412:4412:4412))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a106.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2468:2468:2468) (2451:2451:2451))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a106.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2468:2468:2468) (2451:2451:2451))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a106.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2468:2468:2468) (2451:2451:2451))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a106.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2468:2468:2468) (2451:2451:2451))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a10.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4583:4583:4583) (4785:4785:4785))
        (PORT clk (2556:2556:2556) (2583:2583:2583))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a10.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4231:4231:4231) (4302:4302:4302))
        (PORT d[1] (3621:3621:3621) (3736:3736:3736))
        (PORT d[2] (4934:4934:4934) (4979:4979:4979))
        (PORT d[3] (3302:3302:3302) (3489:3489:3489))
        (PORT d[4] (4927:4927:4927) (4967:4967:4967))
        (PORT d[5] (5744:5744:5744) (5664:5664:5664))
        (PORT d[6] (4144:4144:4144) (4086:4086:4086))
        (PORT d[7] (4581:4581:4581) (4659:4659:4659))
        (PORT d[8] (3403:3403:3403) (3557:3557:3557))
        (PORT d[9] (5541:5541:5541) (5744:5744:5744))
        (PORT d[10] (4769:4769:4769) (4827:4827:4827))
        (PORT d[11] (4589:4589:4589) (4689:4689:4689))
        (PORT d[12] (4709:4709:4709) (4910:4910:4910))
        (PORT clk (2552:2552:2552) (2579:2579:2579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a10.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5574:5574:5574) (5473:5473:5473))
        (PORT clk (2552:2552:2552) (2579:2579:2579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a10.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7080:7080:7080) (7097:7097:7097))
        (PORT clk (2552:2552:2552) (2579:2579:2579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a10.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2583:2583:2583))
        (PORT d[0] (3918:3918:3918) (3909:3909:3909))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a10.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a10.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a10.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a10.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a10.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2536:2536:2536))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a10.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2286:2286:2286) (2267:2267:2267))
        (PORT clk (2505:2505:2505) (2495:2495:2495))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a10.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5909:5909:5909) (5811:5811:5811))
        (PORT d[1] (5329:5329:5329) (5262:5262:5262))
        (PORT d[2] (3899:3899:3899) (3985:3985:3985))
        (PORT d[3] (6120:6120:6120) (6155:6155:6155))
        (PORT d[4] (4922:4922:4922) (5135:5135:5135))
        (PORT d[5] (5997:5997:5997) (6249:6249:6249))
        (PORT d[6] (7693:7693:7693) (7759:7759:7759))
        (PORT d[7] (4771:4771:4771) (4819:4819:4819))
        (PORT d[8] (6110:6110:6110) (6169:6169:6169))
        (PORT d[9] (4701:4701:4701) (4857:4857:4857))
        (PORT d[10] (4216:4216:4216) (4181:4181:4181))
        (PORT d[11] (5052:5052:5052) (5158:5158:5158))
        (PORT d[12] (4779:4779:4779) (4795:4795:4795))
        (PORT clk (2500:2500:2500) (2491:2491:2491))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a10.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3478:3478:3478) (3482:3482:3482))
        (PORT clk (2500:2500:2500) (2491:2491:2491))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a10.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2495:2495:2495))
        (PORT d[0] (4926:4926:4926) (4894:4894:4894))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a10.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2496:2496:2496))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a10.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2496:2496:2496))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a10.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2496:2496:2496))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a10.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2496:2496:2496))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a74.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5768:5768:5768) (6011:6011:6011))
        (PORT clk (2540:2540:2540) (2567:2567:2567))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a74.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5227:5227:5227) (5296:5296:5296))
        (PORT d[1] (4022:4022:4022) (4137:4137:4137))
        (PORT d[2] (5729:5729:5729) (5786:5786:5786))
        (PORT d[3] (4090:4090:4090) (4280:4280:4280))
        (PORT d[4] (5220:5220:5220) (5223:5223:5223))
        (PORT d[5] (6586:6586:6586) (6568:6568:6568))
        (PORT d[6] (2940:2940:2940) (2957:2957:2957))
        (PORT d[7] (6448:6448:6448) (6621:6621:6621))
        (PORT d[8] (3482:3482:3482) (3672:3672:3672))
        (PORT d[9] (3358:3358:3358) (3365:3365:3365))
        (PORT d[10] (4030:4030:4030) (4042:4042:4042))
        (PORT d[11] (5868:5868:5868) (5966:5966:5966))
        (PORT d[12] (5799:5799:5799) (5994:5994:5994))
        (PORT clk (2536:2536:2536) (2563:2563:2563))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a74.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3179:3179:3179) (3081:3081:3081))
        (PORT clk (2536:2536:2536) (2563:2563:2563))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a74.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6262:6262:6262) (6347:6347:6347))
        (PORT clk (2536:2536:2536) (2563:2563:2563))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a74.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2567:2567:2567))
        (PORT d[0] (5278:5278:5278) (5263:5263:5263))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a74.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2568:2568:2568))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a74.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2568:2568:2568))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a74.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2568:2568:2568))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a74.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2568:2568:2568))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a74.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2520:2520:2520))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a74.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1061:1061:1061) (1078:1078:1078))
        (PORT clk (2489:2489:2489) (2479:2479:2479))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a74.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4346:4346:4346) (4325:4325:4325))
        (PORT d[1] (4021:4021:4021) (4016:4016:4016))
        (PORT d[2] (4210:4210:4210) (4273:4273:4273))
        (PORT d[3] (6443:6443:6443) (6407:6407:6407))
        (PORT d[4] (4496:4496:4496) (4495:4495:4495))
        (PORT d[5] (5979:5979:5979) (6181:6181:6181))
        (PORT d[6] (5615:5615:5615) (5594:5594:5594))
        (PORT d[7] (4984:4984:4984) (5119:5119:5119))
        (PORT d[8] (5333:5333:5333) (5347:5347:5347))
        (PORT d[9] (6389:6389:6389) (6521:6521:6521))
        (PORT d[10] (2844:2844:2844) (2858:2858:2858))
        (PORT d[11] (4223:4223:4223) (4240:4240:4240))
        (PORT d[12] (7327:7327:7327) (7522:7522:7522))
        (PORT clk (2484:2484:2484) (2475:2475:2475))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a74.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3501:3501:3501) (3468:3468:3468))
        (PORT clk (2484:2484:2484) (2475:2475:2475))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a74.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2479:2479:2479))
        (PORT d[0] (3544:3544:3544) (3450:3450:3450))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a74.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2480:2480:2480))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a74.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2480:2480:2480))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a74.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2480:2480:2480))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a74.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2480:2480:2480))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[10\]\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2621:2621:2621) (2665:2665:2665))
        (PORT datab (2175:2175:2175) (2039:2039:2039))
        (PORT datac (2543:2543:2543) (2661:2661:2661))
        (PORT datad (950:950:950) (894:894:894))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a42.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3952:3952:3952) (4175:4175:4175))
        (PORT clk (2500:2500:2500) (2522:2522:2522))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a42.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4546:4546:4546) (4623:4623:4623))
        (PORT d[1] (3602:3602:3602) (3705:3705:3705))
        (PORT d[2] (4651:4651:4651) (4693:4693:4693))
        (PORT d[3] (3659:3659:3659) (3849:3849:3849))
        (PORT d[4] (5222:5222:5222) (5213:5213:5213))
        (PORT d[5] (5128:5128:5128) (5119:5119:5119))
        (PORT d[6] (3328:3328:3328) (3378:3378:3378))
        (PORT d[7] (5070:5070:5070) (5252:5252:5252))
        (PORT d[8] (2744:2744:2744) (2925:2925:2925))
        (PORT d[9] (5176:5176:5176) (5313:5313:5313))
        (PORT d[10] (4290:4290:4290) (4285:4285:4285))
        (PORT d[11] (4299:4299:4299) (4399:4399:4399))
        (PORT d[12] (4729:4729:4729) (4934:4934:4934))
        (PORT clk (2496:2496:2496) (2518:2518:2518))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a42.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4699:4699:4699) (4693:4693:4693))
        (PORT clk (2496:2496:2496) (2518:2518:2518))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a42.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6946:6946:6946) (7058:7058:7058))
        (PORT clk (2496:2496:2496) (2518:2518:2518))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a42.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2522:2522:2522))
        (PORT d[0] (6768:6768:6768) (6866:6866:6866))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a42.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2523:2523:2523))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a42.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2523:2523:2523))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a42.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2523:2523:2523))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a42.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2523:2523:2523))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a42.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2453:2453:2453) (2475:2475:2475))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a42.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2738:2738:2738) (2728:2728:2728))
        (PORT clk (2449:2449:2449) (2434:2434:2434))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a42.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4106:4106:4106) (4108:4108:4108))
        (PORT d[1] (4401:4401:4401) (4389:4389:4389))
        (PORT d[2] (4346:4346:4346) (4343:4343:4343))
        (PORT d[3] (4605:4605:4605) (4590:4590:4590))
        (PORT d[4] (3933:3933:3933) (4080:4080:4080))
        (PORT d[5] (5833:5833:5833) (6021:6021:6021))
        (PORT d[6] (4193:4193:4193) (4187:4187:4187))
        (PORT d[7] (3508:3508:3508) (3657:3657:3657))
        (PORT d[8] (5706:5706:5706) (5719:5719:5719))
        (PORT d[9] (4990:4990:4990) (5132:5132:5132))
        (PORT d[10] (4796:4796:4796) (4776:4776:4776))
        (PORT d[11] (5467:5467:5467) (5611:5611:5611))
        (PORT d[12] (6476:6476:6476) (6646:6646:6646))
        (PORT clk (2444:2444:2444) (2430:2430:2430))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a42.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5695:5695:5695) (5646:5646:5646))
        (PORT clk (2444:2444:2444) (2430:2430:2430))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a42.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2449:2449:2449) (2434:2434:2434))
        (PORT d[0] (4484:4484:4484) (4373:4373:4373))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a42.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2450:2450:2450) (2435:2435:2435))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a42.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2450:2450:2450) (2435:2435:2435))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a42.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2450:2450:2450) (2435:2435:2435))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a42.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2450:2450:2450) (2435:2435:2435))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[10\]\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2618:2618:2618) (2661:2661:2661))
        (PORT datab (2515:2515:2515) (2432:2432:2432))
        (PORT datac (205:205:205) (237:237:237))
        (PORT datad (2223:2223:2223) (2145:2145:2145))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~19)
    (DELAY
      (ABSOLUTE
        (PORT datab (2904:2904:2904) (2846:2846:2846))
        (PORT datac (278:278:278) (358:358:358))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2173:2173:2173))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (3009:3009:3009) (2926:2926:2926))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~21)
    (DELAY
      (ABSOLUTE
        (PORT datab (2900:2900:2900) (2863:2863:2863))
        (PORT datac (203:203:203) (234:234:234))
        (PORT datad (1343:1343:1343) (1375:1375:1375))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2136:2136:2136) (2151:2151:2151))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2451:2451:2451) (2405:2405:2405))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1414:1414:1414) (1427:1427:1427))
        (PORT datab (2897:2897:2897) (2859:2859:2859))
        (PORT datac (278:278:278) (359:359:359))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2136:2136:2136) (2151:2151:2151))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2451:2451:2451) (2405:2405:2405))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~24)
    (DELAY
      (ABSOLUTE
        (PORT datab (2895:2895:2895) (2856:2856:2856))
        (PORT datac (202:202:202) (233:233:233))
        (PORT datad (279:279:279) (352:352:352))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2136:2136:2136) (2151:2151:2151))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2451:2451:2451) (2405:2405:2405))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|result_node\[7\]\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2345:2345:2345) (2503:2503:2503))
        (PORT datab (1978:1978:1978) (2074:2074:2074))
        (PORT datac (1058:1058:1058) (1035:1035:1035))
        (PORT datad (2015:2015:2015) (2007:2007:2007))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|result_node\[7\]\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2341:2341:2341) (2498:2498:2498))
        (PORT datab (1742:1742:1742) (1754:1754:1754))
        (PORT datac (1055:1055:1055) (1041:1041:1041))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_fetch\|fetched_instr\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2192:2192:2192))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2161:2161:2161) (2130:2130:2130))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a33.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3372:3372:3372) (3474:3474:3474))
        (PORT clk (2496:2496:2496) (2515:2515:2515))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a33.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5030:5030:5030) (5015:5015:5015))
        (PORT d[1] (4047:4047:4047) (4239:4239:4239))
        (PORT d[2] (4050:4050:4050) (4102:4102:4102))
        (PORT d[3] (4539:4539:4539) (4572:4572:4572))
        (PORT d[4] (4411:4411:4411) (4430:4430:4430))
        (PORT d[5] (4660:4660:4660) (4654:4654:4654))
        (PORT d[6] (4400:4400:4400) (4406:4406:4406))
        (PORT d[7] (4771:4771:4771) (4825:4825:4825))
        (PORT d[8] (3372:3372:3372) (3509:3509:3509))
        (PORT d[9] (4920:4920:4920) (5053:5053:5053))
        (PORT d[10] (4076:4076:4076) (4096:4096:4096))
        (PORT d[11] (5481:5481:5481) (5683:5683:5683))
        (PORT d[12] (4750:4750:4750) (4811:4811:4811))
        (PORT clk (2492:2492:2492) (2511:2511:2511))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a33.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5210:5210:5210) (5244:5244:5244))
        (PORT clk (2492:2492:2492) (2511:2511:2511))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a33.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5594:5594:5594) (5580:5580:5580))
        (PORT clk (2492:2492:2492) (2511:2511:2511))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a33.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2515:2515:2515))
        (PORT d[0] (6738:6738:6738) (6786:6786:6786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a33.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2516:2516:2516))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a33.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2516:2516:2516))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a33.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2516:2516:2516))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a33.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2516:2516:2516))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a33.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2449:2449:2449) (2468:2468:2468))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a33.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2681:2681:2681) (2677:2677:2677))
        (PORT clk (2446:2446:2446) (2427:2427:2427))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a33.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4959:4959:4959) (5006:5006:5006))
        (PORT d[1] (5672:5672:5672) (5506:5506:5506))
        (PORT d[2] (4259:4259:4259) (4297:4297:4297))
        (PORT d[3] (5508:5508:5508) (5346:5346:5346))
        (PORT d[4] (4593:4593:4593) (4773:4773:4773))
        (PORT d[5] (5359:5359:5359) (5484:5484:5484))
        (PORT d[6] (6057:6057:6057) (5916:5916:5916))
        (PORT d[7] (4281:4281:4281) (4477:4477:4477))
        (PORT d[8] (5396:5396:5396) (5448:5448:5448))
        (PORT d[9] (4868:4868:4868) (5088:5088:5088))
        (PORT d[10] (5043:5043:5043) (5029:5029:5029))
        (PORT d[11] (5651:5651:5651) (5504:5504:5504))
        (PORT d[12] (6301:6301:6301) (6364:6364:6364))
        (PORT clk (2441:2441:2441) (2423:2423:2423))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a33.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5597:5597:5597) (5536:5536:5536))
        (PORT clk (2441:2441:2441) (2423:2423:2423))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a33.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2446:2446:2446) (2427:2427:2427))
        (PORT d[0] (5035:5035:5035) (4968:4968:4968))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a33.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2447:2447:2447) (2428:2428:2428))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a33.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2447:2447:2447) (2428:2428:2428))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a33.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2447:2447:2447) (2428:2428:2428))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a33.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2447:2447:2447) (2428:2428:2428))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a97.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2701:2701:2701) (2817:2817:2817))
        (PORT clk (2538:2538:2538) (2558:2558:2558))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a97.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4649:4649:4649) (4600:4600:4600))
        (PORT d[1] (3669:3669:3669) (3829:3829:3829))
        (PORT d[2] (5019:5019:5019) (5099:5099:5099))
        (PORT d[3] (3959:3959:3959) (3960:3960:3960))
        (PORT d[4] (3935:3935:3935) (3898:3898:3898))
        (PORT d[5] (3946:3946:3946) (3900:3900:3900))
        (PORT d[6] (4358:4358:4358) (4460:4460:4460))
        (PORT d[7] (4628:4628:4628) (4774:4774:4774))
        (PORT d[8] (3037:3037:3037) (3184:3184:3184))
        (PORT d[9] (4152:4152:4152) (4248:4248:4248))
        (PORT d[10] (4058:4058:4058) (4035:4035:4035))
        (PORT d[11] (5121:5121:5121) (5323:5323:5323))
        (PORT d[12] (5514:5514:5514) (5754:5754:5754))
        (PORT clk (2534:2534:2534) (2554:2554:2554))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a97.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6015:6015:6015) (5974:5974:5974))
        (PORT clk (2534:2534:2534) (2554:2554:2554))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a97.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4586:4586:4586) (4509:4509:4509))
        (PORT clk (2534:2534:2534) (2554:2554:2554))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a97.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2558:2558:2558))
        (PORT d[0] (3894:3894:3894) (3992:3992:3992))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a97.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2559:2559:2559))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a97.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2559:2559:2559))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a97.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2559:2559:2559))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a97.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2559:2559:2559))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a97.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2511:2511:2511))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a97.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2743:2743:2743) (2767:2767:2767))
        (PORT clk (2487:2487:2487) (2470:2470:2470))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a97.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4367:4367:4367) (4402:4402:4402))
        (PORT d[1] (4569:4569:4569) (4484:4484:4484))
        (PORT d[2] (3976:3976:3976) (4030:4030:4030))
        (PORT d[3] (4924:4924:4924) (4849:4849:4849))
        (PORT d[4] (3787:3787:3787) (3922:3922:3922))
        (PORT d[5] (4321:4321:4321) (4424:4424:4424))
        (PORT d[6] (4594:4594:4594) (4540:4540:4540))
        (PORT d[7] (3498:3498:3498) (3650:3650:3650))
        (PORT d[8] (4546:4546:4546) (4465:4465:4465))
        (PORT d[9] (4572:4572:4572) (4502:4502:4502))
        (PORT d[10] (5034:5034:5034) (5020:5020:5020))
        (PORT d[11] (4523:4523:4523) (4446:4446:4446))
        (PORT d[12] (5759:5759:5759) (5902:5902:5902))
        (PORT clk (2482:2482:2482) (2466:2466:2466))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a97.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5577:5577:5577) (5636:5636:5636))
        (PORT clk (2482:2482:2482) (2466:2466:2466))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a97.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2470:2470:2470))
        (PORT d[0] (5485:5485:5485) (5488:5488:5488))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a97.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2471:2471:2471))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a97.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2471:2471:2471))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a97.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2471:2471:2471))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a97.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2471:2471:2471))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a1.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5093:5093:5093) (5370:5370:5370))
        (PORT clk (2510:2510:2510) (2532:2532:2532))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a1.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2929:2929:2929) (2997:2997:2997))
        (PORT d[1] (3636:3636:3636) (3802:3802:3802))
        (PORT d[2] (5315:5315:5315) (5370:5370:5370))
        (PORT d[3] (2522:2522:2522) (2623:2623:2623))
        (PORT d[4] (3178:3178:3178) (3207:3207:3207))
        (PORT d[5] (3489:3489:3489) (3519:3519:3519))
        (PORT d[6] (4475:4475:4475) (4593:4593:4593))
        (PORT d[7] (4619:4619:4619) (4762:4762:4762))
        (PORT d[8] (2290:2290:2290) (2407:2407:2407))
        (PORT d[9] (4678:4678:4678) (4825:4825:4825))
        (PORT d[10] (3522:3522:3522) (3558:3558:3558))
        (PORT d[11] (4639:4639:4639) (4773:4773:4773))
        (PORT d[12] (4734:4734:4734) (4942:4942:4942))
        (PORT clk (2506:2506:2506) (2528:2528:2528))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a1.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3395:3395:3395) (3300:3300:3300))
        (PORT clk (2506:2506:2506) (2528:2528:2528))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a1.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5475:5475:5475) (5367:5367:5367))
        (PORT clk (2506:2506:2506) (2528:2528:2528))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a1.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2532:2532:2532))
        (PORT d[0] (4526:4526:4526) (4537:4537:4537))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a1.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a1.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a1.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a1.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a1.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2463:2463:2463) (2485:2485:2485))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a1.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1773:1773:1773) (1757:1757:1757))
        (PORT clk (2459:2459:2459) (2444:2444:2444))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a1.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3311:3311:3311) (3340:3340:3340))
        (PORT d[1] (4205:4205:4205) (4188:4188:4188))
        (PORT d[2] (3197:3197:3197) (3210:3210:3210))
        (PORT d[3] (3450:3450:3450) (3461:3461:3461))
        (PORT d[4] (3770:3770:3770) (3864:3864:3864))
        (PORT d[5] (4817:4817:4817) (4983:4983:4983))
        (PORT d[6] (4423:4423:4423) (4406:4406:4406))
        (PORT d[7] (3038:3038:3038) (3142:3142:3142))
        (PORT d[8] (4062:4062:4062) (4035:4035:4035))
        (PORT d[9] (3248:3248:3248) (3264:3264:3264))
        (PORT d[10] (3828:3828:3828) (3813:3813:3813))
        (PORT d[11] (4115:4115:4115) (4099:4099:4099))
        (PORT d[12] (3142:3142:3142) (3143:3143:3143))
        (PORT clk (2454:2454:2454) (2440:2440:2440))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a1.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3353:3353:3353) (3252:3252:3252))
        (PORT clk (2454:2454:2454) (2440:2440:2440))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a1.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2459:2459:2459) (2444:2444:2444))
        (PORT d[0] (5679:5679:5679) (5676:5676:5676))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a1.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2460:2460:2460) (2445:2445:2445))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a1.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2460:2460:2460) (2445:2445:2445))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a1.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2460:2460:2460) (2445:2445:2445))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a1.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2460:2460:2460) (2445:2445:2445))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a65.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5029:5029:5029) (5269:5269:5269))
        (PORT clk (2487:2487:2487) (2506:2506:2506))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a65.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4502:4502:4502) (4579:4579:4579))
        (PORT d[1] (3277:3277:3277) (3393:3393:3393))
        (PORT d[2] (5019:5019:5019) (5077:5077:5077))
        (PORT d[3] (3319:3319:3319) (3512:3512:3512))
        (PORT d[4] (4216:4216:4216) (4221:4221:4221))
        (PORT d[5] (4383:4383:4383) (4337:4337:4337))
        (PORT d[6] (3350:3350:3350) (3401:3401:3401))
        (PORT d[7] (5745:5745:5745) (5923:5923:5923))
        (PORT d[8] (3354:3354:3354) (3503:3503:3503))
        (PORT d[9] (5183:5183:5183) (5328:5328:5328))
        (PORT d[10] (3619:3619:3619) (3624:3624:3624))
        (PORT d[11] (5061:5061:5061) (5162:5162:5162))
        (PORT d[12] (5389:5389:5389) (5594:5594:5594))
        (PORT clk (2483:2483:2483) (2502:2502:2502))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a65.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3861:3861:3861) (3755:3755:3755))
        (PORT clk (2483:2483:2483) (2502:2502:2502))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a65.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6946:6946:6946) (7054:7054:7054))
        (PORT clk (2483:2483:2483) (2502:2502:2502))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a65.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2506:2506:2506))
        (PORT d[0] (4960:4960:4960) (4947:4947:4947))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a65.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2507:2507:2507))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a65.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2507:2507:2507))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a65.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2507:2507:2507))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a65.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2507:2507:2507))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a65.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2440:2440:2440) (2459:2459:2459))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a65.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1427:1427:1427) (1446:1446:1446))
        (PORT clk (2437:2437:2437) (2418:2418:2418))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a65.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3701:3701:3701) (3697:3697:3697))
        (PORT d[1] (3671:3671:3671) (3667:3667:3667))
        (PORT d[2] (4718:4718:4718) (4716:4716:4716))
        (PORT d[3] (5358:5358:5358) (5349:5349:5349))
        (PORT d[4] (4681:4681:4681) (4822:4822:4822))
        (PORT d[5] (5188:5188:5188) (5395:5395:5395))
        (PORT d[6] (4938:4938:4938) (4918:4918:4918))
        (PORT d[7] (4223:4223:4223) (4363:4363:4363))
        (PORT d[8] (5316:5316:5316) (5327:5327:5327))
        (PORT d[9] (5710:5710:5710) (5850:5850:5850))
        (PORT d[10] (4513:4513:4513) (4496:4496:4496))
        (PORT d[11] (5561:5561:5561) (5715:5715:5715))
        (PORT d[12] (6638:6638:6638) (6838:6838:6838))
        (PORT clk (2432:2432:2432) (2414:2414:2414))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a65.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3872:3872:3872) (3832:3832:3832))
        (PORT clk (2432:2432:2432) (2414:2414:2414))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a65.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2437:2437:2437) (2418:2418:2418))
        (PORT d[0] (5365:5365:5365) (5408:5408:5408))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a65.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2438:2438:2438) (2419:2419:2419))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a65.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2438:2438:2438) (2419:2419:2419))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a65.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2438:2438:2438) (2419:2419:2419))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a65.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2438:2438:2438) (2419:2419:2419))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|result_node\[1\]\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2000:2000:2000) (1972:1972:1972))
        (PORT datab (2057:2057:2057) (2120:2120:2120))
        (PORT datac (1838:1838:1838) (1874:1874:1874))
        (PORT datad (1905:1905:1905) (1953:1953:1953))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|result_node\[1\]\~47)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3095:3095:3095) (3039:3039:3039))
        (PORT datab (1941:1941:1941) (2000:2000:2000))
        (PORT datac (2286:2286:2286) (2249:2249:2249))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_fetch\|fetched_instr\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2191:2191:2191))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2157:2157:2157) (2129:2129:2129))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_extensor\|Selector30\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1871:1871:1871) (1835:1835:1835))
        (PORT datab (2054:2054:2054) (2067:2067:2067))
        (PORT datac (1407:1407:1407) (1438:1438:1438))
        (PORT datad (1684:1684:1684) (1673:1673:1673))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_decode\|stored_immed\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2213:2213:2213))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2182:2182:2182) (2151:2151:2151))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Add1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1046:1046:1046) (1082:1082:1082))
        (PORT datab (1166:1166:1166) (1202:1202:1202))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Add1\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1858:1858:1858) (1846:1846:1846))
        (PORT datab (1167:1167:1167) (1203:1203:1203))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (389:389:389) (393:393:393))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Add1\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1202:1202:1202) (1266:1266:1266))
        (PORT datab (2105:2105:2105) (2039:2039:2039))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Add1\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1112:1112:1112) (1155:1155:1155))
        (PORT datab (1168:1168:1168) (1204:1204:1204))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (389:389:389) (393:393:393))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Add1\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1586:1586:1586) (1590:1590:1590))
        (PORT datab (1169:1169:1169) (1205:1205:1205))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Add1\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1204:1204:1204) (1269:1269:1269))
        (PORT datab (1410:1410:1410) (1450:1450:1450))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (389:389:389) (393:393:393))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Add1\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1206:1206:1206) (1271:1271:1271))
        (PORT datab (1051:1051:1051) (1070:1070:1070))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Add1\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1207:1207:1207) (1272:1272:1272))
        (PORT datab (1052:1052:1052) (1094:1094:1094))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (389:389:389) (393:393:393))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Add1\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2475:2475:2475) (2431:2431:2431))
        (PORT datab (1172:1172:1172) (1209:1209:1209))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Add1\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1240:1240:1240) (1257:1257:1257))
        (PORT datab (1172:1172:1172) (1209:1209:1209))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (389:389:389) (393:393:393))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Add1\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1209:1209:1209) (1274:1274:1274))
        (PORT datab (1630:1630:1630) (1640:1640:1640))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Add1\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1209:1209:1209) (1275:1275:1275))
        (PORT datab (1278:1278:1278) (1280:1280:1280))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (389:389:389) (393:393:393))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Add1\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1653:1653:1653) (1667:1667:1667))
        (PORT datab (1174:1174:1174) (1211:1211:1211))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Mux19\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1156:1156:1156) (1158:1158:1158))
        (PORT datab (237:237:237) (273:273:273))
        (PORT datac (1106:1106:1106) (1119:1119:1119))
        (PORT datad (1691:1691:1691) (1724:1724:1724))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Mux19\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (710:710:710) (717:717:717))
        (PORT datab (1325:1325:1325) (1350:1350:1350))
        (PORT datac (933:933:933) (930:930:930))
        (PORT datad (772:772:772) (804:804:804))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst14\|stored_data\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2201:2201:2201))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2167:2167:2167) (2140:2140:2140))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|result_node\[17\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2299:2299:2299) (2195:2195:2195))
        (PORT datab (2191:2191:2191) (2273:2273:2273))
        (PORT datac (2837:2837:2837) (2943:2943:2943))
        (PORT datad (2079:2079:2079) (2077:2077:2077))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|result_node\[17\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2938:2938:2938) (2905:2905:2905))
        (PORT datab (1791:1791:1791) (1761:1761:1761))
        (PORT datac (2840:2840:2840) (2946:2946:2946))
        (PORT datad (206:206:206) (229:229:229))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_fetch\|fetched_instr\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2195:2195:2195))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2164:2164:2164) (2133:2133:2133))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_extensor\|Selector20\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2000:2000:2000) (1960:1960:1960))
        (PORT datab (1534:1534:1534) (1503:1503:1503))
        (PORT datac (1651:1651:1651) (1665:1665:1665))
        (PORT datad (791:791:791) (833:833:833))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_decode\|stored_immed\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2211:2211:2211))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2181:2181:2181) (2150:2150:2150))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Mux20\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (449:449:449) (452:452:452))
        (PORT datab (1111:1111:1111) (1145:1145:1145))
        (PORT datac (1718:1718:1718) (1768:1768:1768))
        (PORT datad (1137:1137:1137) (1151:1151:1151))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Mux20\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1339:1339:1339) (1335:1335:1335))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (1639:1639:1639) (1639:1639:1639))
        (PORT datad (1014:1014:1014) (1032:1032:1032))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst14\|stored_data\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2202:2202:2202))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2168:2168:2168) (2141:2141:2141))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|result_node\[16\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1871:1871:1871) (1810:1810:1810))
        (PORT datab (2057:2057:2057) (2119:2119:2119))
        (PORT datac (1912:1912:1912) (1869:1869:1869))
        (PORT datad (1905:1905:1905) (1952:1952:1952))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|result_node\[16\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (280:280:280))
        (PORT datab (1938:1938:1938) (1996:1996:1996))
        (PORT datac (1166:1166:1166) (1128:1128:1128))
        (PORT datad (1476:1476:1476) (1419:1419:1419))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_fetch\|fetched_instr\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2191:2191:2191))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2157:2157:2157) (2129:2129:2129))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_extensor\|Selector21\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2076:2076:2076) (2027:2027:2027))
        (PORT datab (2054:2054:2054) (2067:2067:2067))
        (PORT datac (2276:2276:2276) (2264:2264:2264))
        (PORT datad (1685:1685:1685) (1673:1673:1673))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_decode\|stored_immed\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2213:2213:2213))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2182:2182:2182) (2151:2151:2151))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Mux21\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1759:1759:1759) (1820:1820:1820))
        (PORT datab (441:441:441) (442:442:442))
        (PORT datac (1017:1017:1017) (1027:1027:1027))
        (PORT datad (1144:1144:1144) (1158:1158:1158))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Mux21\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1647:1647:1647) (1643:1643:1643))
        (PORT datab (1684:1684:1684) (1675:1675:1675))
        (PORT datac (1174:1174:1174) (1209:1209:1209))
        (PORT datad (207:207:207) (231:231:231))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst14\|stored_data\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2202:2202:2202))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2168:2168:2168) (2141:2141:2141))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|result_node\[9\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2337:2337:2337) (2494:2494:2494))
        (PORT datab (1981:1981:1981) (2078:2078:2078))
        (PORT datac (1737:1737:1737) (1761:1761:1761))
        (PORT datad (1389:1389:1389) (1366:1366:1366))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|result_node\[9\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2340:2340:2340) (2497:2497:2497))
        (PORT datab (1457:1457:1457) (1432:1432:1432))
        (PORT datac (1454:1454:1454) (1464:1464:1464))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_fetch\|fetched_instr\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2192:2192:2192))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2161:2161:2161) (2130:2130:2130))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|result_node\[15\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2344:2344:2344) (2501:2501:2501))
        (PORT datab (1979:1979:1979) (2075:2075:2075))
        (PORT datac (1663:1663:1663) (1641:1641:1641))
        (PORT datad (2789:2789:2789) (2730:2730:2730))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|result_node\[15\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2346:2346:2346) (2504:2504:2504))
        (PORT datab (1502:1502:1502) (1516:1516:1516))
        (PORT datac (2582:2582:2582) (2476:2476:2476))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_fetch\|fetched_instr\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2192:2192:2192))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2161:2161:2161) (2130:2130:2130))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_extensor\|Selector22\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1866:1866:1866) (1834:1834:1834))
        (PORT datab (2055:2055:2055) (2068:2068:2068))
        (PORT datac (2013:2013:2013) (1967:1967:1967))
        (PORT datad (1686:1686:1686) (1675:1675:1675))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_decode\|stored_immed\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2213:2213:2213))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2182:2182:2182) (2151:2151:2151))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Mux22\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1758:1758:1758) (1819:1819:1819))
        (PORT datab (397:397:397) (411:411:411))
        (PORT datac (1018:1018:1018) (1027:1027:1027))
        (PORT datad (1142:1142:1142) (1156:1156:1156))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Mux22\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1055:1055:1055) (1086:1086:1086))
        (PORT datab (1209:1209:1209) (1243:1243:1243))
        (PORT datac (1639:1639:1639) (1639:1639:1639))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst14\|stored_data\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2202:2202:2202))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2168:2168:2168) (2141:2141:2141))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|result_node\[14\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2671:2671:2671) (2552:2552:2552))
        (PORT datab (1984:1984:1984) (2083:2083:2083))
        (PORT datac (3046:3046:3046) (3141:3141:3141))
        (PORT datad (1983:1983:1983) (1979:1979:1979))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|result_node\[14\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1568:1568:1568) (1594:1594:1594))
        (PORT datab (1980:1980:1980) (2078:2078:2078))
        (PORT datac (1399:1399:1399) (1378:1378:1378))
        (PORT datad (206:206:206) (230:230:230))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_fetch\|fetched_instr\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2177:2177:2177))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2162:2162:2162) (2133:2133:2133))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_extensor\|Selector23\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (301:301:301) (397:397:397))
        (PORT datab (2189:2189:2189) (2248:2248:2248))
        (PORT datac (2305:2305:2305) (2320:2320:2320))
        (PORT datad (282:282:282) (355:355:355))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_decode\|stored_immed\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2177:2177:2177))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2162:2162:2162) (2133:2133:2133))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Mux23\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1757:1757:1757) (1817:1817:1817))
        (PORT datab (439:439:439) (439:439:439))
        (PORT datac (1019:1019:1019) (1028:1028:1028))
        (PORT datad (1140:1140:1140) (1154:1154:1154))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Mux23\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (1683:1683:1683) (1675:1675:1675))
        (PORT datac (1170:1170:1170) (1204:1204:1204))
        (PORT datad (2580:2580:2580) (2487:2487:2487))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst14\|stored_data\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2202:2202:2202))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2168:2168:2168) (2141:2141:2141))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|result_node\[13\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1062:1062:1062) (1064:1064:1064))
        (PORT datab (2058:2058:2058) (2121:2121:2121))
        (PORT datac (1309:1309:1309) (1272:1272:1272))
        (PORT datad (1906:1906:1906) (1954:1954:1954))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|result_node\[13\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1165:1165:1165) (1143:1143:1143))
        (PORT datab (1403:1403:1403) (1376:1376:1376))
        (PORT datac (405:405:405) (414:414:414))
        (PORT datad (1903:1903:1903) (1950:1950:1950))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_fetch\|fetched_instr\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2191:2191:2191))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2157:2157:2157) (2129:2129:2129))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_extensor\|Selector24\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1737:1737:1737) (1723:1723:1723))
        (PORT datab (1480:1480:1480) (1516:1516:1516))
        (PORT datac (2007:2007:2007) (2028:2028:2028))
        (PORT datad (1817:1817:1817) (1781:1781:1781))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_decode\|stored_immed\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2213:2213:2213))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2182:2182:2182) (2151:2151:2151))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Mux24\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1758:1758:1758) (1818:1818:1818))
        (PORT datab (396:396:396) (410:410:410))
        (PORT datac (1018:1018:1018) (1028:1028:1028))
        (PORT datad (1141:1141:1141) (1155:1155:1155))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Mux24\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (278:278:278))
        (PORT datab (1211:1211:1211) (1244:1244:1244))
        (PORT datac (1639:1639:1639) (1639:1639:1639))
        (PORT datad (786:786:786) (839:839:839))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst14\|stored_data\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2202:2202:2202))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2168:2168:2168) (2141:2141:2141))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|result_node\[12\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1382:1382:1382) (1354:1354:1354))
        (PORT datab (2230:2230:2230) (2207:2207:2207))
        (PORT datac (1758:1758:1758) (1819:1819:1819))
        (PORT datad (1740:1740:1740) (1779:1779:1779))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|result_node\[12\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (998:998:998) (997:997:997))
        (PORT datab (1804:1804:1804) (1858:1858:1858))
        (PORT datac (2172:2172:2172) (2113:2113:2113))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_fetch\|fetched_instr\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2203:2203:2203))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2173:2173:2173) (2142:2142:2142))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a102.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6130:6130:6130) (6372:6372:6372))
        (PORT clk (2548:2548:2548) (2576:2576:2576))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a102.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5594:5594:5594) (5661:5661:5661))
        (PORT d[1] (4414:4414:4414) (4527:4527:4527))
        (PORT d[2] (2943:2943:2943) (2942:2942:2942))
        (PORT d[3] (4378:4378:4378) (4558:4558:4558))
        (PORT d[4] (5278:5278:5278) (5291:5291:5291))
        (PORT d[5] (5084:5084:5084) (5012:5012:5012))
        (PORT d[6] (2618:2618:2618) (2642:2642:2642))
        (PORT d[7] (6469:6469:6469) (6645:6645:6645))
        (PORT d[8] (3901:3901:3901) (4087:4087:4087))
        (PORT d[9] (3654:3654:3654) (3657:3657:3657))
        (PORT d[10] (4410:4410:4410) (4422:4422:4422))
        (PORT d[11] (6173:6173:6173) (6264:6264:6264))
        (PORT d[12] (3912:3912:3912) (4033:4033:4033))
        (PORT clk (2544:2544:2544) (2572:2572:2572))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a102.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3114:3114:3114) (2996:2996:2996))
        (PORT clk (2544:2544:2544) (2572:2572:2572))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a102.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5406:5406:5406) (5426:5426:5426))
        (PORT clk (2544:2544:2544) (2572:2572:2572))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a102.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2576:2576:2576))
        (PORT d[0] (3082:3082:3082) (3096:3096:3096))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a102.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2577:2577:2577))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a102.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2577:2577:2577))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a102.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2577:2577:2577))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a102.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2577:2577:2577))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a102.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2529:2529:2529))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a102.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2920:2920:2920) (3046:3046:3046))
        (PORT clk (2498:2498:2498) (2488:2488:2488))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a102.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4698:4698:4698) (4673:4673:4673))
        (PORT d[1] (4367:4367:4367) (4360:4360:4360))
        (PORT d[2] (4527:4527:4527) (4584:4584:4584))
        (PORT d[3] (5186:5186:5186) (5184:5184:5184))
        (PORT d[4] (4884:4884:4884) (4892:4892:4892))
        (PORT d[5] (5922:5922:5922) (6126:6126:6126))
        (PORT d[6] (2264:2264:2264) (2357:2357:2357))
        (PORT d[7] (5540:5540:5540) (5635:5635:5635))
        (PORT d[8] (3953:3953:3953) (3946:3946:3946))
        (PORT d[9] (2414:2414:2414) (2437:2437:2437))
        (PORT d[10] (2439:2439:2439) (2460:2460:2460))
        (PORT d[11] (3881:3881:3881) (3904:3904:3904))
        (PORT d[12] (7687:7687:7687) (7877:7877:7877))
        (PORT clk (2493:2493:2493) (2484:2484:2484))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a102.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2612:2612:2612) (2524:2524:2524))
        (PORT clk (2493:2493:2493) (2484:2484:2484))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a102.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2488:2488:2488))
        (PORT d[0] (4063:4063:4063) (4014:4014:4014))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a102.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2489:2489:2489))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a102.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2489:2489:2489))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a102.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2489:2489:2489))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a102.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2489:2489:2489))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a38.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4971:4971:4971) (5179:5179:5179))
        (PORT clk (2568:2568:2568) (2596:2596:2596))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a38.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4562:4562:4562) (4629:4629:4629))
        (PORT d[1] (3676:3676:3676) (3830:3830:3830))
        (PORT d[2] (5274:5274:5274) (5320:5320:5320))
        (PORT d[3] (4037:4037:4037) (4212:4212:4212))
        (PORT d[4] (5274:5274:5274) (5314:5314:5314))
        (PORT d[5] (6097:6097:6097) (6012:6012:6012))
        (PORT d[6] (4489:4489:4489) (4425:4425:4425))
        (PORT d[7] (4968:4968:4968) (5049:5049:5049))
        (PORT d[8] (3801:3801:3801) (3952:3952:3952))
        (PORT d[9] (5876:5876:5876) (6074:6074:6074))
        (PORT d[10] (5818:5818:5818) (5870:5870:5870))
        (PORT d[11] (4986:4986:4986) (5083:5083:5083))
        (PORT d[12] (5100:5100:5100) (5304:5304:5304))
        (PORT clk (2564:2564:2564) (2592:2592:2592))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a38.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4746:4746:4746) (4725:4725:4725))
        (PORT clk (2564:2564:2564) (2592:2592:2592))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a38.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7504:7504:7504) (7534:7534:7534))
        (PORT clk (2564:2564:2564) (2592:2592:2592))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a38.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2568:2568:2568) (2596:2596:2596))
        (PORT d[0] (5464:5464:5464) (5417:5417:5417))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a38.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2569:2569:2569) (2597:2597:2597))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a38.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2569:2569:2569) (2597:2597:2597))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a38.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2569:2569:2569) (2597:2597:2597))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a38.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2569:2569:2569) (2597:2597:2597))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a38.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2549:2549:2549))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a38.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2140:2140:2140) (2221:2221:2221))
        (PORT clk (2517:2517:2517) (2508:2508:2508))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a38.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6009:6009:6009) (5920:5920:5920))
        (PORT d[1] (6023:6023:6023) (5933:5933:5933))
        (PORT d[2] (4978:4978:4978) (5037:5037:5037))
        (PORT d[3] (6830:6830:6830) (6873:6873:6873))
        (PORT d[4] (5351:5351:5351) (5604:5604:5604))
        (PORT d[5] (6995:6995:6995) (7228:7228:7228))
        (PORT d[6] (8074:8074:8074) (8144:8144:8144))
        (PORT d[7] (2974:2974:2974) (3112:3112:3112))
        (PORT d[8] (4830:4830:4830) (4772:4772:4772))
        (PORT d[9] (5628:5628:5628) (5765:5765:5765))
        (PORT d[10] (3519:3519:3519) (3481:3481:3481))
        (PORT d[11] (4389:4389:4389) (4469:4469:4469))
        (PORT d[12] (4736:4736:4736) (4750:4750:4750))
        (PORT clk (2512:2512:2512) (2504:2504:2504))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a38.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6401:6401:6401) (6337:6337:6337))
        (PORT clk (2512:2512:2512) (2504:2504:2504))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a38.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2508:2508:2508))
        (PORT d[0] (5086:5086:5086) (5015:5015:5015))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a38.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a38.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a38.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a38.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a6.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6139:6139:6139) (6381:6381:6381))
        (PORT clk (2552:2552:2552) (2580:2580:2580))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a6.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4133:4133:4133) (4126:4126:4126))
        (PORT d[1] (4802:4802:4802) (4917:4917:4917))
        (PORT d[2] (2988:2988:2988) (2991:2991:2991))
        (PORT d[3] (2587:2587:2587) (2702:2702:2702))
        (PORT d[4] (5618:5618:5618) (5623:5623:5623))
        (PORT d[5] (2580:2580:2580) (2597:2597:2597))
        (PORT d[6] (2604:2604:2604) (2620:2620:2620))
        (PORT d[7] (3268:3268:3268) (3262:3262:3262))
        (PORT d[8] (3897:3897:3897) (4084:4084:4084))
        (PORT d[9] (4051:4051:4051) (4056:4056:4056))
        (PORT d[10] (4421:4421:4421) (4434:4434:4434))
        (PORT d[11] (3623:3623:3623) (3740:3740:3740))
        (PORT d[12] (2280:2280:2280) (2306:2306:2306))
        (PORT clk (2548:2548:2548) (2576:2576:2576))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a6.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4929:4929:4929) (4811:4811:4811))
        (PORT clk (2548:2548:2548) (2576:2576:2576))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a6.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5427:5427:5427) (5450:5450:5450))
        (PORT clk (2548:2548:2548) (2576:2576:2576))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a6.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2580:2580:2580))
        (PORT d[0] (3728:3728:3728) (3657:3657:3657))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a6.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2581:2581:2581))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a6.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2581:2581:2581))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a6.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2581:2581:2581))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a6.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2581:2581:2581))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a6.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2533:2533:2533))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a6.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2866:2866:2866) (2990:2990:2990))
        (PORT clk (2501:2501:2501) (2492:2492:2492))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a6.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5026:5026:5026) (4989:4989:4989))
        (PORT d[1] (4365:4365:4365) (4360:4360:4360))
        (PORT d[2] (4869:4869:4869) (4925:4925:4925))
        (PORT d[3] (4544:4544:4544) (4566:4566:4566))
        (PORT d[4] (4933:4933:4933) (4953:4953:4953))
        (PORT d[5] (2959:2959:2959) (2963:2963:2963))
        (PORT d[6] (5921:5921:5921) (5900:5900:5900))
        (PORT d[7] (5700:5700:5700) (5830:5830:5830))
        (PORT d[8] (6003:6003:6003) (6008:6008:6008))
        (PORT d[9] (2085:2085:2085) (2118:2118:2118))
        (PORT d[10] (2833:2833:2833) (2849:2849:2849))
        (PORT d[11] (3888:3888:3888) (3910:3910:3910))
        (PORT d[12] (2437:2437:2437) (2463:2463:2463))
        (PORT clk (2496:2496:2496) (2488:2488:2488))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a6.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2353:2353:2353) (2281:2281:2281))
        (PORT clk (2496:2496:2496) (2488:2488:2488))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a6.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2492:2492:2492))
        (PORT d[0] (4193:4193:4193) (4114:4114:4114))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a6.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a6.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a6.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a6.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[6\]\~48)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2655:2655:2655) (2519:2519:2519))
        (PORT datab (2413:2413:2413) (2563:2563:2563))
        (PORT datac (2551:2551:2551) (2589:2589:2589))
        (PORT datad (1376:1376:1376) (1365:1365:1365))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (402:402:402) (378:378:378))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a70.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6476:6476:6476) (6716:6716:6716))
        (PORT clk (2544:2544:2544) (2566:2566:2566))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a70.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6299:6299:6299) (6358:6358:6358))
        (PORT d[1] (5133:5133:5133) (5245:5245:5245))
        (PORT d[2] (2265:2265:2265) (2285:2285:2285))
        (PORT d[3] (2583:2583:2583) (2700:2700:2700))
        (PORT d[4] (5973:5973:5973) (5983:5983:5983))
        (PORT d[5] (2244:2244:2244) (2265:2265:2265))
        (PORT d[6] (2192:2192:2192) (2199:2199:2199))
        (PORT d[7] (2886:2886:2886) (2884:2884:2884))
        (PORT d[8] (3540:3540:3540) (3701:3701:3701))
        (PORT d[9] (4043:4043:4043) (4046:4046:4046))
        (PORT d[10] (6215:6215:6215) (6330:6330:6330))
        (PORT d[11] (4008:4008:4008) (4125:4125:4125))
        (PORT d[12] (1962:1962:1962) (1996:1996:1996))
        (PORT clk (2540:2540:2540) (2562:2562:2562))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a70.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3531:3531:3531) (3424:3424:3424))
        (PORT clk (2540:2540:2540) (2562:2562:2562))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a70.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5778:5778:5778) (5800:5800:5800))
        (PORT clk (2540:2540:2540) (2562:2562:2562))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a70.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2566:2566:2566))
        (PORT d[0] (4523:4523:4523) (4477:4477:4477))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a70.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2567:2567:2567))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a70.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2567:2567:2567))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a70.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2567:2567:2567))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a70.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2567:2567:2567))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a70.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2519:2519:2519))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a70.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2885:2885:2885) (2998:2998:2998))
        (PORT clk (2493:2493:2493) (2478:2478:2478))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a70.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5010:5010:5010) (4986:4986:4986))
        (PORT d[1] (4749:4749:4749) (4742:4742:4742))
        (PORT d[2] (3201:3201:3201) (3223:3223:3223))
        (PORT d[3] (4225:4225:4225) (4253:4253:4253))
        (PORT d[4] (4959:4959:4959) (4984:4984:4984))
        (PORT d[5] (6613:6613:6613) (6809:6809:6809))
        (PORT d[6] (6287:6287:6287) (6258:6258:6258))
        (PORT d[7] (5694:5694:5694) (5822:5822:5822))
        (PORT d[8] (3636:3636:3636) (3642:3642:3642))
        (PORT d[9] (2029:2029:2029) (2049:2049:2049))
        (PORT d[10] (2138:2138:2138) (2159:2159:2159))
        (PORT d[11] (3937:3937:3937) (3966:3966:3966))
        (PORT d[12] (1734:1734:1734) (1774:1774:1774))
        (PORT clk (2488:2488:2488) (2474:2474:2474))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a70.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4164:4164:4164) (4120:4120:4120))
        (PORT clk (2488:2488:2488) (2474:2474:2474))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a70.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2478:2478:2478))
        (PORT d[0] (2804:2804:2804) (2714:2714:2714))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a70.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2479:2479:2479))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a70.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2479:2479:2479))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a70.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2479:2479:2479))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a70.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2479:2479:2479))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[6\]\~49)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1046:1046:1046) (1044:1044:1044))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (2376:2376:2376) (2524:2524:2524))
        (PORT datad (1726:1726:1726) (1704:1704:1704))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~25)
    (DELAY
      (ABSOLUTE
        (PORT datab (2901:2901:2901) (2864:2864:2864))
        (PORT datac (205:205:205) (236:236:236))
        (PORT datad (281:281:281) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2136:2136:2136) (2151:2151:2151))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2451:2451:2451) (2405:2405:2405))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|result_node\[6\]\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2339:2339:2339) (2495:2495:2495))
        (PORT datab (1981:1981:1981) (2077:2077:2077))
        (PORT datac (2056:2056:2056) (1942:1942:1942))
        (PORT datad (694:694:694) (684:684:684))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|result_node\[6\]\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2343:2343:2343) (2500:2500:2500))
        (PORT datab (1124:1124:1124) (1101:1101:1101))
        (PORT datac (1032:1032:1032) (1011:1011:1011))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_fetch\|fetched_instr\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2192:2192:2192))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2161:2161:2161) (2130:2130:2130))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_extensor\|Selector25\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1934:1934:1934) (1945:1945:1945))
        (PORT datab (1029:1029:1029) (1053:1053:1053))
        (PORT datac (1626:1626:1626) (1677:1677:1677))
        (PORT datad (1682:1682:1682) (1670:1670:1670))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_decode\|stored_immed\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2213:2213:2213))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2182:2182:2182) (2151:2151:2151))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Mux25\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (407:407:407) (420:420:420))
        (PORT datab (1110:1110:1110) (1144:1144:1144))
        (PORT datac (1717:1717:1717) (1767:1767:1767))
        (PORT datad (1136:1136:1136) (1149:1149:1149))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Mux25\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1267:1267:1267) (1292:1292:1292))
        (PORT datab (1204:1204:1204) (1237:1237:1237))
        (PORT datac (1638:1638:1638) (1638:1638:1638))
        (PORT datad (206:206:206) (230:230:230))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst14\|stored_data\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2202:2202:2202))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2168:2168:2168) (2141:2141:2141))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a101.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3483:3483:3483) (3605:3605:3605))
        (PORT clk (2553:2553:2553) (2580:2580:2580))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a101.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2531:2531:2531) (2565:2565:2565))
        (PORT d[1] (2776:2776:2776) (2788:2788:2788))
        (PORT d[2] (2530:2530:2530) (2538:2538:2538))
        (PORT d[3] (1821:1821:1821) (1905:1905:1905))
        (PORT d[4] (2189:2189:2189) (2229:2229:2229))
        (PORT d[5] (1772:1772:1772) (1819:1819:1819))
        (PORT d[6] (5516:5516:5516) (5626:5626:5626))
        (PORT d[7] (2408:2408:2408) (2429:2429:2429))
        (PORT d[8] (1864:1864:1864) (1900:1900:1900))
        (PORT d[9] (1819:1819:1819) (1854:1854:1854))
        (PORT d[10] (2965:2965:2965) (3015:3015:3015))
        (PORT d[11] (2470:2470:2470) (2511:2511:2511))
        (PORT d[12] (5083:5083:5083) (5287:5287:5287))
        (PORT clk (2549:2549:2549) (2576:2576:2576))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a101.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7399:7399:7399) (7392:7392:7392))
        (PORT clk (2549:2549:2549) (2576:2576:2576))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a101.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4266:4266:4266) (4165:4165:4165))
        (PORT clk (2549:2549:2549) (2576:2576:2576))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a101.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2580:2580:2580))
        (PORT d[0] (3763:3763:3763) (3810:3810:3810))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a101.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2581:2581:2581))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a101.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2581:2581:2581))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a101.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2581:2581:2581))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a101.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2581:2581:2581))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a101.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2533:2533:2533))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a101.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1649:1649:1649) (1624:1624:1624))
        (PORT clk (2502:2502:2502) (2492:2492:2492))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a101.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2937:2937:2937) (2966:2966:2966))
        (PORT d[1] (3223:3223:3223) (3236:3236:3236))
        (PORT d[2] (3917:3917:3917) (3922:3922:3922))
        (PORT d[3] (4500:4500:4500) (4506:4506:4506))
        (PORT d[4] (2340:2340:2340) (2388:2388:2388))
        (PORT d[5] (2747:2747:2747) (2749:2749:2749))
        (PORT d[6] (3185:3185:3185) (3210:3210:3210))
        (PORT d[7] (4481:4481:4481) (4576:4576:4576))
        (PORT d[8] (2490:2490:2490) (2512:2512:2512))
        (PORT d[9] (2224:2224:2224) (2251:2251:2251))
        (PORT d[10] (2831:2831:2831) (2824:2824:2824))
        (PORT d[11] (3191:3191:3191) (3205:3205:3205))
        (PORT d[12] (3640:3640:3640) (3644:3644:3644))
        (PORT clk (2497:2497:2497) (2488:2488:2488))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a101.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5117:5117:5117) (5095:5095:5095))
        (PORT clk (2497:2497:2497) (2488:2488:2488))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a101.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2492:2492:2492))
        (PORT d[0] (6549:6549:6549) (6560:6560:6560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a101.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a101.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a101.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a101.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a37.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3056:3056:3056) (3167:3167:3167))
        (PORT clk (2513:2513:2513) (2532:2532:2532))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a37.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4248:4248:4248) (4203:4203:4203))
        (PORT d[1] (3944:3944:3944) (4086:4086:4086))
        (PORT d[2] (5312:5312:5312) (5376:5376:5376))
        (PORT d[3] (3550:3550:3550) (3567:3567:3567))
        (PORT d[4] (4006:4006:4006) (3987:3987:3987))
        (PORT d[5] (3959:3959:3959) (3918:3918:3918))
        (PORT d[6] (4778:4778:4778) (4881:4881:4881))
        (PORT d[7] (4970:4970:4970) (5112:5112:5112))
        (PORT d[8] (2932:2932:2932) (3068:3068:3068))
        (PORT d[9] (4527:4527:4527) (4621:4621:4621))
        (PORT d[10] (3376:3376:3376) (3366:3366:3366))
        (PORT d[11] (5468:5468:5468) (5673:5673:5673))
        (PORT d[12] (5901:5901:5901) (6143:6143:6143))
        (PORT clk (2509:2509:2509) (2528:2528:2528))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a37.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5171:5171:5171) (5201:5201:5201))
        (PORT clk (2509:2509:2509) (2528:2528:2528))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a37.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4485:4485:4485) (4398:4398:4398))
        (PORT clk (2509:2509:2509) (2528:2528:2528))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a37.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2532:2532:2532))
        (PORT d[0] (6754:6754:6754) (6815:6815:6815))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a37.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a37.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a37.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a37.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a37.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2466:2466:2466) (2485:2485:2485))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a37.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3360:3360:3360) (3253:3253:3253))
        (PORT clk (2462:2462:2462) (2444:2444:2444))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a37.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4077:4077:4077) (4150:4150:4150))
        (PORT d[1] (4606:4606:4606) (4530:4530:4530))
        (PORT d[2] (3931:3931:3931) (3986:3986:3986))
        (PORT d[3] (5290:5290:5290) (5215:5215:5215))
        (PORT d[4] (4480:4480:4480) (4613:4613:4613))
        (PORT d[5] (4623:4623:4623) (4723:4723:4723))
        (PORT d[6] (4963:4963:4963) (4884:4884:4884))
        (PORT d[7] (3824:3824:3824) (3972:3972:3972))
        (PORT d[8] (4606:4606:4606) (4533:4533:4533))
        (PORT d[9] (5136:5136:5136) (5032:5032:5032))
        (PORT d[10] (5412:5412:5412) (5407:5407:5407))
        (PORT d[11] (4521:4521:4521) (4449:4449:4449))
        (PORT d[12] (6179:6179:6179) (6323:6323:6323))
        (PORT clk (2457:2457:2457) (2440:2440:2440))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a37.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5708:5708:5708) (5708:5708:5708))
        (PORT clk (2457:2457:2457) (2440:2440:2440))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a37.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2444:2444:2444))
        (PORT d[0] (4946:4946:4946) (4875:4875:4875))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a37.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2463:2463:2463) (2445:2445:2445))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a37.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2463:2463:2463) (2445:2445:2445))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a37.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2463:2463:2463) (2445:2445:2445))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a37.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2463:2463:2463) (2445:2445:2445))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a69.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6170:6170:6170) (6440:6440:6440))
        (PORT clk (2534:2534:2534) (2561:2561:2561))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a69.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2970:2970:2970) (3004:3004:3004))
        (PORT d[1] (2424:2424:2424) (2451:2451:2451))
        (PORT d[2] (5979:5979:5979) (6024:6024:6024))
        (PORT d[3] (1807:1807:1807) (1889:1889:1889))
        (PORT d[4] (2514:2514:2514) (2549:2549:2549))
        (PORT d[5] (4212:4212:4212) (4240:4240:4240))
        (PORT d[6] (5158:5158:5158) (5270:5270:5270))
        (PORT d[7] (4969:4969:4969) (5105:5105:5105))
        (PORT d[8] (1907:1907:1907) (1987:1987:1987))
        (PORT d[9] (3491:3491:3491) (3569:3569:3569))
        (PORT d[10] (2564:2564:2564) (2616:2616:2616))
        (PORT d[11] (2157:2157:2157) (2199:2199:2199))
        (PORT d[12] (4719:4719:4719) (4931:4931:4931))
        (PORT clk (2530:2530:2530) (2557:2557:2557))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a69.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3660:3660:3660) (3714:3714:3714))
        (PORT clk (2530:2530:2530) (2557:2557:2557))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a69.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4264:4264:4264) (4159:4159:4159))
        (PORT clk (2530:2530:2530) (2557:2557:2557))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a69.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2561:2561:2561))
        (PORT d[0] (5204:5204:5204) (5124:5124:5124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a69.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a69.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a69.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a69.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a69.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2514:2514:2514))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a69.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2014:2014:2014) (1981:1981:1981))
        (PORT clk (2483:2483:2483) (2473:2473:2473))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a69.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3259:3259:3259) (3283:3283:3283))
        (PORT d[1] (2865:2865:2865) (2882:2882:2882))
        (PORT d[2] (3184:3184:3184) (3197:3197:3197))
        (PORT d[3] (4151:4151:4151) (4159:4159:4159))
        (PORT d[4] (3342:3342:3342) (3360:3360:3360))
        (PORT d[5] (4798:4798:4798) (4963:4963:4963))
        (PORT d[6] (4498:4498:4498) (4484:4484:4484))
        (PORT d[7] (2565:2565:2565) (2627:2627:2627))
        (PORT d[8] (4462:4462:4462) (4433:4433:4433))
        (PORT d[9] (2555:2555:2555) (2572:2572:2572))
        (PORT d[10] (3171:3171:3171) (3160:3160:3160))
        (PORT d[11] (2787:2787:2787) (2805:2805:2805))
        (PORT d[12] (3260:3260:3260) (3270:3270:3270))
        (PORT clk (2478:2478:2478) (2469:2469:2469))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a69.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3539:3539:3539) (3509:3509:3509))
        (PORT clk (2478:2478:2478) (2469:2469:2469))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a69.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2473:2473:2473))
        (PORT d[0] (5846:5846:5846) (5947:5947:5947))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a69.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2474:2474:2474))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a69.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2474:2474:2474))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a69.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2474:2474:2474))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a69.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2474:2474:2474))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a5.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5510:5510:5510) (5790:5790:5790))
        (PORT clk (2504:2504:2504) (2522:2522:2522))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a5.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3313:3313:3313) (3364:3364:3364))
        (PORT d[1] (4287:4287:4287) (4436:4436:4436))
        (PORT d[2] (5619:5619:5619) (5666:5666:5666))
        (PORT d[3] (2176:2176:2176) (2288:2288:2288))
        (PORT d[4] (3566:3566:3566) (3586:3586:3586))
        (PORT d[5] (3490:3490:3490) (3520:3520:3520))
        (PORT d[6] (4451:4451:4451) (4566:4566:4566))
        (PORT d[7] (4268:4268:4268) (4409:4409:4409))
        (PORT d[8] (1944:1944:1944) (2026:2026:2026))
        (PORT d[9] (4674:4674:4674) (4816:4816:4816))
        (PORT d[10] (2840:2840:2840) (2883:2883:2883))
        (PORT d[11] (4615:4615:4615) (4747:4747:4747))
        (PORT d[12] (5125:5125:5125) (5331:5331:5331))
        (PORT clk (2500:2500:2500) (2518:2518:2518))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a5.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3086:3086:3086) (2999:2999:2999))
        (PORT clk (2500:2500:2500) (2518:2518:2518))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a5.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5805:5805:5805) (5694:5694:5694))
        (PORT clk (2500:2500:2500) (2518:2518:2518))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a5.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2522:2522:2522))
        (PORT d[0] (4552:4552:4552) (4562:4562:4562))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a5.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2523:2523:2523))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a5.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2523:2523:2523))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a5.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2523:2523:2523))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a5.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2523:2523:2523))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a5.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2457:2457:2457) (2475:2475:2475))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a5.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2690:2690:2690) (2629:2629:2629))
        (PORT clk (2453:2453:2453) (2435:2435:2435))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a5.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3252:3252:3252) (3269:3269:3269))
        (PORT d[1] (3839:3839:3839) (3834:3834:3834))
        (PORT d[2] (3165:3165:3165) (3178:3178:3178))
        (PORT d[3] (3517:3517:3517) (3534:3534:3534))
        (PORT d[4] (3744:3744:3744) (3835:3835:3835))
        (PORT d[5] (4802:4802:4802) (4971:4971:4971))
        (PORT d[6] (4456:4456:4456) (4441:4441:4441))
        (PORT d[7] (3420:3420:3420) (3520:3520:3520))
        (PORT d[8] (3738:3738:3738) (3717:3717:3717))
        (PORT d[9] (3808:3808:3808) (3815:3815:3815))
        (PORT d[10] (3783:3783:3783) (3758:3758:3758))
        (PORT d[11] (4463:4463:4463) (4443:4443:4443))
        (PORT d[12] (3167:3167:3167) (3166:3166:3166))
        (PORT clk (2448:2448:2448) (2431:2431:2431))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a5.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3358:3358:3358) (3255:3255:3255))
        (PORT clk (2448:2448:2448) (2431:2431:2431))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a5.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2453:2453:2453) (2435:2435:2435))
        (PORT d[0] (5713:5713:5713) (5712:5712:5712))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a5.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2454:2454:2454) (2436:2436:2436))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a5.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2454:2454:2454) (2436:2436:2436))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a5.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2454:2454:2454) (2436:2436:2436))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a5.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2454:2454:2454) (2436:2436:2436))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[5\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1895:1895:1895) (1865:1865:1865))
        (PORT datab (2414:2414:2414) (2564:2564:2564))
        (PORT datac (2552:2552:2552) (2590:2590:2590))
        (PORT datad (2699:2699:2699) (2705:2705:2705))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[5\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1527:1527:1527) (1517:1517:1517))
        (PORT datab (3188:3188:3188) (3181:3181:3181))
        (PORT datac (2548:2548:2548) (2586:2586:2586))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (279:279:279))
        (PORT datab (2896:2896:2896) (2858:2858:2858))
        (PORT datad (280:280:280) (353:353:353))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2136:2136:2136) (2151:2151:2151))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2451:2451:2451) (2405:2405:2405))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|result_node\[5\]\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1343:1343:1343) (1307:1307:1307))
        (PORT datab (2058:2058:2058) (2121:2121:2121))
        (PORT datac (1968:1968:1968) (1913:1913:1913))
        (PORT datad (1906:1906:1906) (1954:1954:1954))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|result_node\[5\]\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1288:1288:1288) (1244:1244:1244))
        (PORT datab (1942:1942:1942) (2001:2001:2001))
        (PORT datac (1794:1794:1794) (1840:1840:1840))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_fetch\|fetched_instr\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2191:2191:2191))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2157:2157:2157) (2129:2129:2129))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_extensor\|Selector26\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1741:1741:1741) (1727:1727:1727))
        (PORT datab (1433:1433:1433) (1468:1468:1468))
        (PORT datac (1013:1013:1013) (1035:1035:1035))
        (PORT datad (1904:1904:1904) (1901:1901:1901))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_decode\|stored_immed\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2213:2213:2213))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2182:2182:2182) (2151:2151:2151))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Mux26\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (407:407:407) (417:417:417))
        (PORT datab (1109:1109:1109) (1143:1143:1143))
        (PORT datac (1716:1716:1716) (1766:1766:1766))
        (PORT datad (1134:1134:1134) (1147:1147:1147))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Mux26\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (279:279:279))
        (PORT datab (1683:1683:1683) (1675:1675:1675))
        (PORT datac (1169:1169:1169) (1202:1202:1202))
        (PORT datad (847:847:847) (902:902:902))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst14\|stored_data\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2202:2202:2202))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2168:2168:2168) (2141:2141:2141))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|result_node\[10\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2336:2336:2336) (2492:2492:2492))
        (PORT datab (1982:1982:1982) (2079:2079:2079))
        (PORT datac (2755:2755:2755) (2620:2620:2620))
        (PORT datad (1791:1791:1791) (1811:1811:1811))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|result_node\[10\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2338:2338:2338) (2495:2495:2495))
        (PORT datab (1430:1430:1430) (1400:1400:1400))
        (PORT datac (2683:2683:2683) (2630:2630:2630))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_fetch\|fetched_instr\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2192:2192:2192))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2161:2161:2161) (2130:2130:2130))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a100.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3830:3830:3830) (3938:3938:3938))
        (PORT clk (2547:2547:2547) (2578:2578:2578))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a100.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2597:2597:2597) (2636:2636:2636))
        (PORT d[1] (4784:4784:4784) (4955:4955:4955))
        (PORT d[2] (2564:2564:2564) (2589:2589:2589))
        (PORT d[3] (1804:1804:1804) (1886:1886:1886))
        (PORT d[4] (2932:2932:2932) (2976:2976:2976))
        (PORT d[5] (1805:1805:1805) (1852:1852:1852))
        (PORT d[6] (5509:5509:5509) (5618:5618:5618))
        (PORT d[7] (2748:2748:2748) (2755:2755:2755))
        (PORT d[8] (1894:1894:1894) (1974:1974:1974))
        (PORT d[9] (1851:1851:1851) (1890:1890:1890))
        (PORT d[10] (2558:2558:2558) (2608:2608:2608))
        (PORT d[11] (2469:2469:2469) (2510:2510:2510))
        (PORT d[12] (5026:5026:5026) (5224:5224:5224))
        (PORT clk (2543:2543:2543) (2574:2574:2574))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a100.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7060:7060:7060) (7062:7062:7062))
        (PORT clk (2543:2543:2543) (2574:2574:2574))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a100.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4286:4286:4286) (4186:4186:4186))
        (PORT clk (2543:2543:2543) (2574:2574:2574))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a100.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2578:2578:2578))
        (PORT d[0] (3781:3781:3781) (3825:3825:3825))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a100.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2579:2579:2579))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a100.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2579:2579:2579))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a100.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2579:2579:2579))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a100.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2579:2579:2579))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a100.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2531:2531:2531))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a100.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1886:1886:1886) (1842:1842:1842))
        (PORT clk (2496:2496:2496) (2490:2490:2490))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a100.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2258:2258:2258) (2299:2299:2299))
        (PORT d[1] (2889:2889:2889) (2909:2909:2909))
        (PORT d[2] (3865:3865:3865) (3871:3871:3871))
        (PORT d[3] (4199:4199:4199) (4212:4212:4212))
        (PORT d[4] (2296:2296:2296) (2329:2329:2329))
        (PORT d[5] (3438:3438:3438) (3436:3436:3436))
        (PORT d[6] (4866:4866:4866) (4851:4851:4851))
        (PORT d[7] (4436:4436:4436) (4526:4526:4526))
        (PORT d[8] (2112:2112:2112) (2138:2138:2138))
        (PORT d[9] (2234:2234:2234) (2265:2265:2265))
        (PORT d[10] (4902:4902:4902) (4867:4867:4867))
        (PORT d[11] (2810:2810:2810) (2831:2831:2831))
        (PORT d[12] (3613:3613:3613) (3616:3616:3616))
        (PORT clk (2491:2491:2491) (2486:2486:2486))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a100.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5063:5063:5063) (5060:5060:5060))
        (PORT clk (2491:2491:2491) (2486:2486:2486))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a100.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2490:2490:2490))
        (PORT d[0] (6258:6258:6258) (6262:6262:6262))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a100.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2491:2491:2491))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a100.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2491:2491:2491))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a100.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2491:2491:2491))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a100.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2491:2491:2491))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5396:5396:5396) (5637:5637:5637))
        (PORT clk (2517:2517:2517) (2544:2544:2544))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4876:4876:4876) (4948:4948:4948))
        (PORT d[1] (2804:2804:2804) (2872:2872:2872))
        (PORT d[2] (5389:5389:5389) (5449:5449:5449))
        (PORT d[3] (3685:3685:3685) (3873:3873:3873))
        (PORT d[4] (4550:4550:4550) (4558:4558:4558))
        (PORT d[5] (4013:4013:4013) (3965:3965:3965))
        (PORT d[6] (3331:3331:3331) (3382:3382:3382))
        (PORT d[7] (5753:5753:5753) (5936:5936:5936))
        (PORT d[8] (3495:3495:3495) (3685:3685:3685))
        (PORT d[9] (5579:5579:5579) (5723:5723:5723))
        (PORT d[10] (3622:3622:3622) (3629:3629:3629))
        (PORT d[11] (5420:5420:5420) (5510:5510:5510))
        (PORT d[12] (5071:5071:5071) (5276:5276:5276))
        (PORT clk (2513:2513:2513) (2540:2540:2540))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4235:4235:4235) (4122:4122:4122))
        (PORT clk (2513:2513:2513) (2540:2540:2540))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6245:6245:6245) (6341:6341:6341))
        (PORT clk (2513:2513:2513) (2540:2540:2540))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2544:2544:2544))
        (PORT d[0] (3779:3779:3779) (3722:3722:3722))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2545:2545:2545))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2545:2545:2545))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2545:2545:2545))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2545:2545:2545))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2470:2470:2470) (2497:2497:2497))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (915:915:915) (958:958:958))
        (PORT clk (2466:2466:2466) (2457:2457:2457))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4353:4353:4353) (4326:4326:4326))
        (PORT d[1] (3647:3647:3647) (3640:3640:3640))
        (PORT d[2] (3806:3806:3806) (3863:3863:3863))
        (PORT d[3] (5421:5421:5421) (5418:5418:5418))
        (PORT d[4] (4217:4217:4217) (4233:4233:4233))
        (PORT d[5] (5376:5376:5376) (5566:5566:5566))
        (PORT d[6] (5502:5502:5502) (5459:5459:5459))
        (PORT d[7] (4593:4593:4593) (4728:4728:4728))
        (PORT d[8] (5017:5017:5017) (5039:5039:5039))
        (PORT d[9] (5732:5732:5732) (5875:5875:5875))
        (PORT d[10] (3163:3163:3163) (3180:3180:3180))
        (PORT d[11] (5934:5934:5934) (6081:6081:6081))
        (PORT d[12] (7004:7004:7004) (7199:7199:7199))
        (PORT clk (2461:2461:2461) (2453:2453:2453))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4153:4153:4153) (4211:4211:4211))
        (PORT clk (2461:2461:2461) (2453:2453:2453))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2466:2466:2466) (2457:2457:2457))
        (PORT d[0] (6269:6269:6269) (6252:6252:6252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2467:2467:2467) (2458:2458:2458))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2467:2467:2467) (2458:2458:2458))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2467:2467:2467) (2458:2458:2458))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2467:2467:2467) (2458:2458:2458))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a36.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5745:5745:5745) (5985:5985:5985))
        (PORT clk (2531:2531:2531) (2561:2561:2561))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a36.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3382:3382:3382) (3399:3399:3399))
        (PORT d[1] (4327:4327:4327) (4430:4430:4430))
        (PORT d[2] (5747:5747:5747) (5805:5805:5805))
        (PORT d[3] (3713:3713:3713) (3909:3909:3909))
        (PORT d[4] (4914:4914:4914) (4914:4914:4914))
        (PORT d[5] (6902:6902:6902) (6874:6874:6874))
        (PORT d[6] (3274:3274:3274) (3321:3321:3321))
        (PORT d[7] (6115:6115:6115) (6295:6295:6295))
        (PORT d[8] (3474:3474:3474) (3664:3664:3664))
        (PORT d[9] (5961:5961:5961) (6102:6102:6102))
        (PORT d[10] (3677:3677:3677) (3692:3692:3692))
        (PORT d[11] (5447:5447:5447) (5550:5550:5550))
        (PORT d[12] (5420:5420:5420) (5621:5621:5621))
        (PORT clk (2527:2527:2527) (2557:2557:2557))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a36.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4430:4430:4430) (4382:4382:4382))
        (PORT clk (2527:2527:2527) (2557:2557:2557))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a36.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6244:6244:6244) (6342:6342:6342))
        (PORT clk (2527:2527:2527) (2557:2557:2557))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a36.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2561:2561:2561))
        (PORT d[0] (4689:4689:4689) (4561:4561:4561))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a36.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a36.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a36.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a36.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a36.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2514:2514:2514))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a36.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (894:894:894) (935:935:935))
        (PORT clk (2480:2480:2480) (2474:2474:2474))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a36.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3736:3736:3736) (3733:3733:3733))
        (PORT d[1] (3670:3670:3670) (3666:3666:3666))
        (PORT d[2] (4173:4173:4173) (4233:4233:4233))
        (PORT d[3] (6127:6127:6127) (6101:6101:6101))
        (PORT d[4] (3855:3855:3855) (3882:3882:3882))
        (PORT d[5] (5870:5870:5870) (6074:6074:6074))
        (PORT d[6] (5281:5281:5281) (5267:5267:5267))
        (PORT d[7] (3969:3969:3969) (3980:3980:3980))
        (PORT d[8] (5361:5361:5361) (5379:5379:5379))
        (PORT d[9] (6079:6079:6079) (6219:6219:6219))
        (PORT d[10] (3555:3555:3555) (3567:3567:3567))
        (PORT d[11] (3926:3926:3926) (3950:3950:3950))
        (PORT d[12] (7326:7326:7326) (7519:7519:7519))
        (PORT clk (2475:2475:2475) (2470:2470:2470))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a36.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4975:4975:4975) (4887:4887:4887))
        (PORT clk (2475:2475:2475) (2470:2470:2470))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a36.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2474:2474:2474))
        (PORT d[0] (4354:4354:4354) (4212:4212:4212))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a36.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2475:2475:2475))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a36.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2475:2475:2475))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a36.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2475:2475:2475))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a36.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2475:2475:2475))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[4\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1139:1139:1139) (1127:1127:1127))
        (PORT datab (2583:2583:2583) (2620:2620:2620))
        (PORT datac (2371:2371:2371) (2518:2518:2518))
        (PORT datad (1353:1353:1353) (1304:1304:1304))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a68.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5405:5405:5405) (5647:5647:5647))
        (PORT clk (2512:2512:2512) (2532:2532:2532))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a68.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4884:4884:4884) (4956:4956:4956))
        (PORT d[1] (3647:3647:3647) (3759:3759:3759))
        (PORT d[2] (5390:5390:5390) (5450:5450:5450))
        (PORT d[3] (3685:3685:3685) (3874:3874:3874))
        (PORT d[4] (4859:4859:4859) (4864:4864:4864))
        (PORT d[5] (4638:4638:4638) (4568:4568:4568))
        (PORT d[6] (3286:3286:3286) (3335:3335:3335))
        (PORT d[7] (6371:6371:6371) (6547:6547:6547))
        (PORT d[8] (3784:3784:3784) (3975:3975:3975))
        (PORT d[9] (5585:5585:5585) (5733:5733:5733))
        (PORT d[10] (3663:3663:3663) (3674:3674:3674))
        (PORT d[11] (5470:5470:5470) (5571:5571:5571))
        (PORT d[12] (5456:5456:5456) (5660:5660:5660))
        (PORT clk (2508:2508:2508) (2528:2528:2528))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a68.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3813:3813:3813) (3700:3700:3700))
        (PORT clk (2508:2508:2508) (2528:2528:2528))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a68.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6137:6137:6137) (6226:6226:6226))
        (PORT clk (2508:2508:2508) (2528:2528:2528))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a68.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2532:2532:2532))
        (PORT d[0] (4524:4524:4524) (4457:4457:4457))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a68.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a68.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a68.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a68.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a68.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2485:2485:2485))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a68.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (914:914:914) (957:957:957))
        (PORT clk (2462:2462:2462) (2444:2444:2444))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a68.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4333:4333:4333) (4304:4304:4304))
        (PORT d[1] (3661:3661:3661) (3657:3657:3657))
        (PORT d[2] (3841:3841:3841) (3901:3901:3901))
        (PORT d[3] (5701:5701:5701) (5684:5684:5684))
        (PORT d[4] (4186:4186:4186) (4200:4200:4200))
        (PORT d[5] (5215:5215:5215) (5420:5420:5420))
        (PORT d[6] (5584:5584:5584) (5564:5564:5564))
        (PORT d[7] (3663:3663:3663) (3683:3683:3683))
        (PORT d[8] (5622:5622:5622) (5627:5627:5627))
        (PORT d[9] (4009:4009:4009) (4140:4140:4140))
        (PORT d[10] (3204:3204:3204) (3215:3215:3215))
        (PORT d[11] (3902:3902:3902) (3922:3922:3922))
        (PORT d[12] (6991:6991:6991) (7193:7193:7193))
        (PORT clk (2457:2457:2457) (2440:2440:2440))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a68.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3527:3527:3527) (3492:3492:3492))
        (PORT clk (2457:2457:2457) (2440:2440:2440))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a68.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2444:2444:2444))
        (PORT d[0] (5681:5681:5681) (5713:5713:5713))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a68.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2463:2463:2463) (2445:2445:2445))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a68.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2463:2463:2463) (2445:2445:2445))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a68.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2463:2463:2463) (2445:2445:2445))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a68.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2463:2463:2463) (2445:2445:2445))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[4\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1497:1497:1497) (1550:1550:1550))
        (PORT datab (234:234:234) (268:268:268))
        (PORT datac (2372:2372:2372) (2519:2519:2519))
        (PORT datad (1053:1053:1053) (1042:1042:1042))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (236:236:236) (271:271:271))
        (PORT datac (278:278:278) (359:359:359))
        (PORT datad (2849:2849:2849) (2817:2817:2817))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2136:2136:2136) (2151:2151:2151))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2451:2451:2451) (2405:2405:2405))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|result_node\[4\]\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2455:2455:2455) (2548:2548:2548))
        (PORT datab (1574:1574:1574) (1512:1512:1512))
        (PORT datac (2560:2560:2560) (2581:2581:2581))
        (PORT datad (1302:1302:1302) (1265:1265:1265))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|result_node\[4\]\~41)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1010:1010:1010) (991:991:991))
        (PORT datab (2594:2594:2594) (2616:2616:2616))
        (PORT datac (921:921:921) (888:888:888))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_fetch\|fetched_instr\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2160:2160:2160) (2180:2180:2180))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2146:2146:2146) (2118:2118:2118))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_extensor\|Selector27\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2076:2076:2076) (2027:2027:2027))
        (PORT datab (2054:2054:2054) (2067:2067:2067))
        (PORT datac (2152:2152:2152) (2124:2124:2124))
        (PORT datad (1685:1685:1685) (1673:1673:1673))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_decode\|stored_immed\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2213:2213:2213))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2182:2182:2182) (2151:2151:2151))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Mux27\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (278:278:278))
        (PORT datab (1738:1738:1738) (1768:1768:1768))
        (PORT datac (1110:1110:1110) (1116:1116:1116))
        (PORT datad (1026:1026:1026) (1023:1023:1023))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Mux27\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (971:971:971) (974:974:974))
        (PORT datab (401:401:401) (418:418:418))
        (PORT datac (1049:1049:1049) (1089:1089:1089))
        (PORT datad (774:774:774) (806:806:806))
        (IOPATH dataa combout (350:350:350) (352:352:352))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst14\|stored_data\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2201:2201:2201))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2167:2167:2167) (2140:2140:2140))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a67.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2661:2661:2661) (2776:2776:2776))
        (PORT clk (2526:2526:2526) (2547:2547:2547))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a67.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3893:3893:3893) (3839:3839:3839))
        (PORT d[1] (4347:4347:4347) (4491:4491:4491))
        (PORT d[2] (5986:5986:5986) (6051:6051:6051))
        (PORT d[3] (3637:3637:3637) (3658:3658:3658))
        (PORT d[4] (4419:4419:4419) (4409:4409:4409))
        (PORT d[5] (4313:4313:4313) (4275:4275:4275))
        (PORT d[6] (5484:5484:5484) (5581:5581:5581))
        (PORT d[7] (3439:3439:3439) (3497:3497:3497))
        (PORT d[8] (3369:3369:3369) (3511:3511:3511))
        (PORT d[9] (4210:4210:4210) (4314:4314:4314))
        (PORT d[10] (4085:4085:4085) (4070:4070:4070))
        (PORT d[11] (6206:6206:6206) (6409:6409:6409))
        (PORT d[12] (6765:6765:6765) (6977:6977:6977))
        (PORT clk (2522:2522:2522) (2543:2543:2543))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a67.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3538:3538:3538) (3535:3535:3535))
        (PORT clk (2522:2522:2522) (2543:2543:2543))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a67.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4902:4902:4902) (4810:4810:4810))
        (PORT clk (2522:2522:2522) (2543:2543:2543))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a67.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2547:2547:2547))
        (PORT d[0] (5659:5659:5659) (5688:5688:5688))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a67.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2548:2548:2548))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a67.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2548:2548:2548))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a67.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2548:2548:2548))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a67.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2548:2548:2548))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a67.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2500:2500:2500))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a67.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3087:3087:3087) (2999:2999:2999))
        (PORT clk (2475:2475:2475) (2460:2460:2460))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a67.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4421:4421:4421) (4496:4496:4496))
        (PORT d[1] (5367:5367:5367) (5287:5287:5287))
        (PORT d[2] (4991:4991:4991) (5022:5022:5022))
        (PORT d[3] (5540:5540:5540) (5446:5446:5446))
        (PORT d[4] (4830:4830:4830) (4961:4961:4961))
        (PORT d[5] (4284:4284:4284) (4389:4389:4389))
        (PORT d[6] (5024:5024:5024) (4970:4970:4970))
        (PORT d[7] (4129:4129:4129) (4266:4266:4266))
        (PORT d[8] (5338:5338:5338) (5263:5263:5263))
        (PORT d[9] (5988:5988:5988) (5890:5890:5890))
        (PORT d[10] (5726:5726:5726) (5714:5714:5714))
        (PORT d[11] (5199:5199:5199) (5125:5125:5125))
        (PORT d[12] (6923:6923:6923) (7065:7065:7065))
        (PORT clk (2470:2470:2470) (2456:2456:2456))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a67.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4272:4272:4272) (4279:4279:4279))
        (PORT clk (2470:2470:2470) (2456:2456:2456))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a67.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2475:2475:2475) (2460:2460:2460))
        (PORT d[0] (5849:5849:5849) (5941:5941:5941))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a67.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2461:2461:2461))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a67.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2461:2461:2461))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a67.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2461:2461:2461))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a67.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2461:2461:2461))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a3.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5492:5492:5492) (5771:5771:5771))
        (PORT clk (2488:2488:2488) (2508:2508:2508))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a3.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3204:3204:3204) (3264:3264:3264))
        (PORT d[1] (4024:4024:4024) (4189:4189:4189))
        (PORT d[2] (5653:5653:5653) (5702:5702:5702))
        (PORT d[3] (2181:2181:2181) (2291:2291:2291))
        (PORT d[4] (3562:3562:3562) (3595:3595:3595))
        (PORT d[5] (3845:3845:3845) (3872:3872:3872))
        (PORT d[6] (4844:4844:4844) (4960:4960:4960))
        (PORT d[7] (4592:4592:4592) (4733:4733:4733))
        (PORT d[8] (1937:1937:1937) (2019:2019:2019))
        (PORT d[9] (5020:5020:5020) (5157:5157:5157))
        (PORT d[10] (3920:3920:3920) (3958:3958:3958))
        (PORT d[11] (4981:4981:4981) (5109:5109:5109))
        (PORT d[12] (5090:5090:5090) (5293:5293:5293))
        (PORT clk (2484:2484:2484) (2504:2504:2504))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a3.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3388:3388:3388) (3297:3297:3297))
        (PORT clk (2484:2484:2484) (2504:2504:2504))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a3.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6121:6121:6121) (6003:6003:6003))
        (PORT clk (2484:2484:2484) (2504:2504:2504))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a3.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2508:2508:2508))
        (PORT d[0] (4178:4178:4178) (4182:4182:4182))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a3.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a3.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a3.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a3.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a3.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2441:2441:2441) (2461:2461:2461))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a3.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2040:2040:2040) (2004:2004:2004))
        (PORT clk (2437:2437:2437) (2420:2420:2420))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a3.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3590:3590:3590) (3610:3610:3610))
        (PORT d[1] (4217:4217:4217) (4211:4211:4211))
        (PORT d[2] (2813:2813:2813) (2820:2820:2820))
        (PORT d[3] (3498:3498:3498) (3514:3514:3514))
        (PORT d[4] (3015:3015:3015) (3066:3066:3066))
        (PORT d[5] (4764:4764:4764) (4929:4929:4929))
        (PORT d[6] (3551:3551:3551) (3572:3572:3572))
        (PORT d[7] (3400:3400:3400) (3501:3501:3501))
        (PORT d[8] (3717:3717:3717) (3692:3692:3692))
        (PORT d[9] (3539:3539:3539) (3549:3549:3549))
        (PORT d[10] (4168:4168:4168) (4145:4145:4145))
        (PORT d[11] (3421:3421:3421) (3426:3426:3426))
        (PORT d[12] (3200:3200:3200) (3200:3200:3200))
        (PORT clk (2432:2432:2432) (2416:2416:2416))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a3.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3017:3017:3017) (2924:2924:2924))
        (PORT clk (2432:2432:2432) (2416:2416:2416))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a3.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2437:2437:2437) (2420:2420:2420))
        (PORT d[0] (6055:6055:6055) (6050:6050:6050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a3.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2438:2438:2438) (2421:2421:2421))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a3.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2438:2438:2438) (2421:2421:2421))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a3.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2438:2438:2438) (2421:2421:2421))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a3.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2438:2438:2438) (2421:2421:2421))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a35.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3033:3033:3033) (3143:3143:3143))
        (PORT clk (2505:2505:2505) (2526:2526:2526))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a35.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3962:3962:3962) (3923:3923:3923))
        (PORT d[1] (3679:3679:3679) (3843:3843:3843))
        (PORT d[2] (5621:5621:5621) (5692:5692:5692))
        (PORT d[3] (3266:3266:3266) (3289:3289:3289))
        (PORT d[4] (4753:4753:4753) (4735:4735:4735))
        (PORT d[5] (4356:4356:4356) (4313:4313:4313))
        (PORT d[6] (5137:5137:5137) (5239:5239:5239))
        (PORT d[7] (5356:5356:5356) (5500:5500:5500))
        (PORT d[8] (3022:3022:3022) (3169:3169:3169))
        (PORT d[9] (4860:4860:4860) (4945:4945:4945))
        (PORT d[10] (3970:3970:3970) (3938:3938:3938))
        (PORT d[11] (5837:5837:5837) (6035:6035:6035))
        (PORT d[12] (6162:6162:6162) (6403:6403:6403))
        (PORT clk (2501:2501:2501) (2522:2522:2522))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a35.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4872:4872:4872) (4896:4896:4896))
        (PORT clk (2501:2501:2501) (2522:2522:2522))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a35.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4880:4880:4880) (4784:4784:4784))
        (PORT clk (2501:2501:2501) (2522:2522:2522))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a35.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2526:2526:2526))
        (PORT d[0] (7097:7097:7097) (7154:7154:7154))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a35.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2527:2527:2527))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a35.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2527:2527:2527))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a35.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2527:2527:2527))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a35.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2527:2527:2527))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a35.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2458:2458:2458) (2479:2479:2479))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a35.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2468:2468:2468) (2392:2392:2392))
        (PORT clk (2454:2454:2454) (2438:2438:2438))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a35.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4623:4623:4623) (4658:4658:4658))
        (PORT d[1] (4940:4940:4940) (4861:4861:4861))
        (PORT d[2] (4325:4325:4325) (4375:4375:4375))
        (PORT d[3] (5497:5497:5497) (5390:5390:5390))
        (PORT d[4] (4500:4500:4500) (4636:4636:4636))
        (PORT d[5] (4726:4726:4726) (4832:4832:4832))
        (PORT d[6] (5593:5593:5593) (5518:5518:5518))
        (PORT d[7] (4165:4165:4165) (4310:4310:4310))
        (PORT d[8] (4912:4912:4912) (4837:4837:4837))
        (PORT d[9] (5968:5968:5968) (5866:5866:5866))
        (PORT d[10] (5411:5411:5411) (5405:5405:5405))
        (PORT d[11] (4847:4847:4847) (4773:4773:4773))
        (PORT d[12] (6559:6559:6559) (6699:6699:6699))
        (PORT clk (2449:2449:2449) (2434:2434:2434))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a35.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6057:6057:6057) (6052:6052:6052))
        (PORT clk (2449:2449:2449) (2434:2434:2434))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a35.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2454:2454:2454) (2438:2438:2438))
        (PORT d[0] (5282:5282:5282) (5209:5209:5209))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a35.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2455:2455:2455) (2439:2439:2439))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a35.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2455:2455:2455) (2439:2439:2439))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a35.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2455:2455:2455) (2439:2439:2439))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a35.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2455:2455:2455) (2439:2439:2439))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[3\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1448:1448:1448) (1488:1488:1488))
        (PORT datab (2942:2942:2942) (2972:2972:2972))
        (PORT datac (2323:2323:2323) (2480:2480:2480))
        (PORT datad (2234:2234:2234) (2248:2248:2248))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a99.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5841:5841:5841) (6115:6115:6115))
        (PORT clk (2496:2496:2496) (2517:2517:2517))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a99.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3245:3245:3245) (3310:3310:3310))
        (PORT d[1] (4025:4025:4025) (4190:4190:4190))
        (PORT d[2] (5655:5655:5655) (5711:5711:5711))
        (PORT d[3] (2163:2163:2163) (2279:2279:2279))
        (PORT d[4] (2832:2832:2832) (2861:2861:2861))
        (PORT d[5] (3858:3858:3858) (3890:3890:3890))
        (PORT d[6] (4827:4827:4827) (4941:4941:4941))
        (PORT d[7] (4626:4626:4626) (4768:4768:4768))
        (PORT d[8] (1923:1923:1923) (2004:2004:2004))
        (PORT d[9] (5047:5047:5047) (5185:5185:5185))
        (PORT d[10] (4318:4318:4318) (4352:4352:4352))
        (PORT d[11] (4995:4995:4995) (5125:5125:5125))
        (PORT d[12] (5122:5122:5122) (5329:5329:5329))
        (PORT clk (2492:2492:2492) (2513:2513:2513))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a99.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6400:6400:6400) (6410:6410:6410))
        (PORT clk (2492:2492:2492) (2513:2513:2513))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a99.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6149:6149:6149) (6033:6033:6033))
        (PORT clk (2492:2492:2492) (2513:2513:2513))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a99.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2517:2517:2517))
        (PORT d[0] (4552:4552:4552) (4527:4527:4527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a99.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a99.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a99.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a99.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a99.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2449:2449:2449) (2470:2470:2470))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a99.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1425:1425:1425) (1426:1426:1426))
        (PORT clk (2445:2445:2445) (2429:2429:2429))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a99.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2978:2978:2978) (3014:3014:3014))
        (PORT d[1] (4565:4565:4565) (4546:4546:4546))
        (PORT d[2] (2851:2851:2851) (2864:2864:2864))
        (PORT d[3] (3799:3799:3799) (3808:3808:3808))
        (PORT d[4] (3020:3020:3020) (3074:3074:3074))
        (PORT d[5] (5073:5073:5073) (5238:5238:5238))
        (PORT d[6] (4141:4141:4141) (4134:4134:4134))
        (PORT d[7] (3370:3370:3370) (3473:3473:3473))
        (PORT d[8] (4077:4077:4077) (4052:4052:4052))
        (PORT d[9] (3539:3539:3539) (3549:3549:3549))
        (PORT d[10] (4151:4151:4151) (4128:4128:4128))
        (PORT d[11] (2836:2836:2836) (2845:2845:2845))
        (PORT d[12] (3219:3219:3219) (3221:3221:3221))
        (PORT clk (2440:2440:2440) (2425:2425:2425))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a99.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5086:5086:5086) (5069:5069:5069))
        (PORT clk (2440:2440:2440) (2425:2425:2425))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a99.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2445:2445:2445) (2429:2429:2429))
        (PORT d[0] (5575:5575:5575) (5584:5584:5584))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a99.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2446:2446:2446) (2430:2430:2430))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a99.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2446:2446:2446) (2430:2430:2430))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a99.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2446:2446:2446) (2430:2430:2430))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a99.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2446:2446:2446) (2430:2430:2430))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[3\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2071:2071:2071) (2010:2010:2010))
        (PORT datab (236:236:236) (272:272:272))
        (PORT datac (2331:2331:2331) (2490:2490:2490))
        (PORT datad (1260:1260:1260) (1247:1247:1247))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (1685:1685:1685) (1685:1685:1685))
        (PORT datac (2609:2609:2609) (2589:2589:2589))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2128:2128:2128) (2144:2144:2144))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (3266:3266:3266) (3180:3180:3180))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|result_node\[3\]\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1712:1712:1712) (1701:1701:1701))
        (PORT datab (1939:1939:1939) (1998:1998:1998))
        (PORT datac (1590:1590:1590) (1547:1547:1547))
        (PORT datad (2007:2007:2007) (2075:2075:2075))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|result_node\[3\]\~43)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1673:1673:1673) (1623:1623:1623))
        (PORT datab (1938:1938:1938) (1997:1997:1997))
        (PORT datac (1571:1571:1571) (1534:1534:1534))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_fetch\|fetched_instr\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2191:2191:2191))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2157:2157:2157) (2129:2129:2129))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_extensor\|Selector28\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1936:1936:1936) (1947:1947:1947))
        (PORT datab (1481:1481:1481) (1513:1513:1513))
        (PORT datac (1818:1818:1818) (1790:1790:1790))
        (PORT datad (1684:1684:1684) (1673:1673:1673))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_decode\|stored_immed\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2213:2213:2213))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2182:2182:2182) (2151:2151:2151))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Mux28\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1376:1376:1376) (1436:1436:1436))
        (PORT datab (770:770:770) (778:778:778))
        (PORT datac (1090:1090:1090) (1110:1110:1110))
        (PORT datad (725:725:725) (718:718:718))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Mux28\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1349:1349:1349) (1367:1367:1367))
        (PORT datab (236:236:236) (271:271:271))
        (PORT datac (842:842:842) (896:896:896))
        (PORT datad (1248:1248:1248) (1227:1227:1227))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst14\|stored_data\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2202:2202:2202))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2168:2168:2168) (2140:2140:2140))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|result_node\[8\]\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (818:818:818) (802:802:802))
        (PORT datab (1983:1983:1983) (2083:2083:2083))
        (PORT datac (3046:3046:3046) (3140:3140:3140))
        (PORT datad (1450:1450:1450) (1431:1431:1431))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|result_node\[8\]\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1064:1064:1064) (1065:1065:1065))
        (PORT datab (2404:2404:2404) (2361:2361:2361))
        (PORT datac (3042:3042:3042) (3137:3137:3137))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_fetch\|fetched_instr\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2177:2177:2177))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2162:2162:2162) (2133:2133:2133))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a2.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3561:3561:3561) (3765:3765:3765))
        (PORT clk (2527:2527:2527) (2553:2553:2553))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a2.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4474:4474:4474) (4507:4507:4507))
        (PORT d[1] (3252:3252:3252) (3365:3365:3365))
        (PORT d[2] (4466:4466:4466) (4498:4498:4498))
        (PORT d[3] (3277:3277:3277) (3454:3454:3454))
        (PORT d[4] (4494:4494:4494) (4535:4535:4535))
        (PORT d[5] (4457:4457:4457) (4397:4397:4397))
        (PORT d[6] (4495:4495:4495) (4435:4435:4435))
        (PORT d[7] (3832:3832:3832) (3914:3914:3914))
        (PORT d[8] (3145:3145:3145) (3343:3343:3343))
        (PORT d[9] (5317:5317:5317) (5523:5523:5523))
        (PORT d[10] (3961:3961:3961) (4005:4005:4005))
        (PORT d[11] (3891:3891:3891) (3979:3979:3979))
        (PORT d[12] (4983:4983:4983) (5155:5155:5155))
        (PORT clk (2523:2523:2523) (2549:2549:2549))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a2.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4882:4882:4882) (4801:4801:4801))
        (PORT clk (2523:2523:2523) (2549:2549:2549))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a2.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6072:6072:6072) (6112:6112:6112))
        (PORT clk (2523:2523:2523) (2549:2549:2549))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a2.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2553:2553:2553))
        (PORT d[0] (3905:3905:3905) (3891:3891:3891))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a2.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2554:2554:2554))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a2.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2554:2554:2554))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a2.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2554:2554:2554))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a2.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2554:2554:2554))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a2.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2506:2506:2506))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a2.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2068:2068:2068) (2105:2105:2105))
        (PORT clk (2476:2476:2476) (2466:2466:2466))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a2.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4920:4920:4920) (4820:4820:4820))
        (PORT d[1] (4567:4567:4567) (4505:4505:4505))
        (PORT d[2] (3481:3481:3481) (3560:3560:3560))
        (PORT d[3] (6062:6062:6062) (6093:6093:6093))
        (PORT d[4] (4870:4870:4870) (5078:5078:5078))
        (PORT d[5] (5566:5566:5566) (5807:5807:5807))
        (PORT d[6] (6697:6697:6697) (6784:6784:6784))
        (PORT d[7] (4054:4054:4054) (4109:4109:4109))
        (PORT d[8] (5431:5431:5431) (5491:5491:5491))
        (PORT d[9] (4389:4389:4389) (4559:4559:4559))
        (PORT d[10] (4890:4890:4890) (4844:4844:4844))
        (PORT d[11] (4715:4715:4715) (4822:4822:4822))
        (PORT d[12] (4735:4735:4735) (4748:4748:4748))
        (PORT clk (2471:2471:2471) (2462:2462:2462))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a2.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3136:3136:3136) (3142:3142:3142))
        (PORT clk (2471:2471:2471) (2462:2462:2462))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a2.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2466:2466:2466))
        (PORT d[0] (4905:4905:4905) (4873:4873:4873))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a2.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2467:2467:2467))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a2.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2467:2467:2467))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a2.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2467:2467:2467))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a2.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2467:2467:2467))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a66.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3836:3836:3836) (3971:3971:3971))
        (PORT clk (2559:2559:2559) (2582:2582:2582))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a66.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1806:1806:1806) (1831:1831:1831))
        (PORT d[1] (3501:3501:3501) (3513:3513:3513))
        (PORT d[2] (1417:1417:1417) (1448:1448:1448))
        (PORT d[3] (2427:2427:2427) (2490:2490:2490))
        (PORT d[4] (1204:1204:1204) (1258:1258:1258))
        (PORT d[5] (2486:2486:2486) (2526:2526:2526))
        (PORT d[6] (1253:1253:1253) (1317:1317:1317))
        (PORT d[7] (3768:3768:3768) (3769:3769:3769))
        (PORT d[8] (1212:1212:1212) (1265:1265:1265))
        (PORT d[9] (1114:1114:1114) (1151:1151:1151))
        (PORT d[10] (1212:1212:1212) (1273:1273:1273))
        (PORT d[11] (1185:1185:1185) (1241:1241:1241))
        (PORT d[12] (5733:5733:5733) (5925:5925:5925))
        (PORT clk (2555:2555:2555) (2578:2578:2578))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a66.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1475:1475:1475) (1407:1407:1407))
        (PORT clk (2555:2555:2555) (2578:2578:2578))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a66.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2413:2413:2413) (2339:2339:2339))
        (PORT clk (2555:2555:2555) (2578:2578:2578))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a66.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2559:2559:2559) (2582:2582:2582))
        (PORT d[0] (2291:2291:2291) (2222:2222:2222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a66.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2560:2560:2560) (2583:2583:2583))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a66.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2560:2560:2560) (2583:2583:2583))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a66.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2560:2560:2560) (2583:2583:2583))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a66.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2560:2560:2560) (2583:2583:2583))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a66.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2535:2535:2535))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a66.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2320:2320:2320) (2301:2301:2301))
        (PORT clk (2508:2508:2508) (2494:2494:2494))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a66.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1549:1549:1549) (1596:1596:1596))
        (PORT d[1] (1582:1582:1582) (1600:1600:1600))
        (PORT d[2] (2209:2209:2209) (2235:2235:2235))
        (PORT d[3] (1862:1862:1862) (1894:1894:1894))
        (PORT d[4] (1588:1588:1588) (1631:1631:1631))
        (PORT d[5] (2147:2147:2147) (2161:2161:2161))
        (PORT d[6] (1951:1951:1951) (2003:2003:2003))
        (PORT d[7] (2253:2253:2253) (2283:2283:2283))
        (PORT d[8] (1892:1892:1892) (1931:1931:1931))
        (PORT d[9] (2487:2487:2487) (2502:2502:2502))
        (PORT d[10] (2138:2138:2138) (2144:2144:2144))
        (PORT d[11] (3415:3415:3415) (3410:3410:3410))
        (PORT d[12] (2992:2992:2992) (3003:3003:3003))
        (PORT clk (2503:2503:2503) (2490:2490:2490))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a66.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3509:3509:3509) (3476:3476:3476))
        (PORT clk (2503:2503:2503) (2490:2490:2490))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a66.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2494:2494:2494))
        (PORT d[0] (6134:6134:6134) (6246:6246:6246))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a66.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2495:2495:2495))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a66.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2495:2495:2495))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a66.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2495:2495:2495))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a66.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2495:2495:2495))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|result_node\[2\]\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3336:3336:3336) (3204:3204:3204))
        (PORT datab (3076:3076:3076) (3159:3159:3159))
        (PORT datac (1421:1421:1421) (1361:1361:1361))
        (PORT datad (1935:1935:1935) (2039:2039:2039))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a98.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4525:4525:4525) (4713:4713:4713))
        (PORT clk (2533:2533:2533) (2560:2560:2560))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a98.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4393:4393:4393) (4429:4429:4429))
        (PORT d[1] (3262:3262:3262) (3378:3378:3378))
        (PORT d[2] (4814:4814:4814) (4835:4835:4835))
        (PORT d[3] (3296:3296:3296) (3483:3483:3483))
        (PORT d[4] (4519:4519:4519) (4554:4554:4554))
        (PORT d[5] (5433:5433:5433) (5353:5353:5353))
        (PORT d[6] (4504:4504:4504) (4437:4437:4437))
        (PORT d[7] (4204:4204:4204) (4284:4284:4284))
        (PORT d[8] (3427:3427:3427) (3582:3582:3582))
        (PORT d[9] (5313:5313:5313) (5517:5517:5517))
        (PORT d[10] (4365:4365:4365) (4429:4429:4429))
        (PORT d[11] (3890:3890:3890) (3999:3999:3999))
        (PORT d[12] (4919:4919:4919) (5087:5087:5087))
        (PORT clk (2529:2529:2529) (2556:2556:2556))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a98.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4751:4751:4751) (4629:4629:4629))
        (PORT clk (2529:2529:2529) (2556:2556:2556))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a98.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6371:6371:6371) (6406:6406:6406))
        (PORT clk (2529:2529:2529) (2556:2556:2556))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a98.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2560:2560:2560))
        (PORT d[0] (3415:3415:3415) (3446:3446:3446))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a98.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2561:2561:2561))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a98.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2561:2561:2561))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a98.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2561:2561:2561))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a98.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2561:2561:2561))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a98.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2513:2513:2513))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a98.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2075:2075:2075) (2118:2118:2118))
        (PORT clk (2482:2482:2482) (2472:2472:2472))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a98.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5251:5251:5251) (5145:5145:5145))
        (PORT d[1] (4955:4955:4955) (4891:4891:4891))
        (PORT d[2] (3911:3911:3911) (3973:3973:3973))
        (PORT d[3] (6045:6045:6045) (6077:6077:6077))
        (PORT d[4] (4860:4860:4860) (5068:5068:5068))
        (PORT d[5] (5575:5575:5575) (5817:5817:5817))
        (PORT d[6] (7289:7289:7289) (7361:7361:7361))
        (PORT d[7] (4384:4384:4384) (4433:4433:4433))
        (PORT d[8] (5460:5460:5460) (5525:5525:5525))
        (PORT d[9] (4384:4384:4384) (4553:4553:4553))
        (PORT d[10] (4846:4846:4846) (4798:4798:4798))
        (PORT d[11] (4704:4704:4704) (4810:4810:4810))
        (PORT d[12] (4724:4724:4724) (4736:4736:4736))
        (PORT clk (2477:2477:2477) (2468:2468:2468))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a98.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5031:5031:5031) (5032:5032:5032))
        (PORT clk (2477:2477:2477) (2468:2468:2468))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a98.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2472:2472:2472))
        (PORT d[0] (4747:4747:4747) (4722:4722:4722))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a98.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2473:2473:2473))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a98.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2473:2473:2473))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a98.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2473:2473:2473))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a98.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2473:2473:2473))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a34.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5021:5021:5021) (5260:5260:5260))
        (PORT clk (2479:2479:2479) (2500:2500:2500))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a34.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4462:4462:4462) (4535:4535:4535))
        (PORT d[1] (3249:3249:3249) (3362:3362:3362))
        (PORT d[2] (5018:5018:5018) (5076:5076:5076))
        (PORT d[3] (3326:3326:3326) (3518:3518:3518))
        (PORT d[4] (4170:4170:4170) (4161:4161:4161))
        (PORT d[5] (4414:4414:4414) (4377:4377:4377))
        (PORT d[6] (3343:3343:3343) (3394:3394:3394))
        (PORT d[7] (5420:5420:5420) (5605:5605:5605))
        (PORT d[8] (3354:3354:3354) (3502:3502:3502))
        (PORT d[9] (5253:5253:5253) (5400:5400:5400))
        (PORT d[10] (3657:3657:3657) (3664:3664:3664))
        (PORT d[11] (4724:4724:4724) (4830:4830:4830))
        (PORT d[12] (4720:4720:4720) (4931:4931:4931))
        (PORT clk (2475:2475:2475) (2496:2496:2496))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a34.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5397:5397:5397) (5380:5380:5380))
        (PORT clk (2475:2475:2475) (2496:2496:2496))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a34.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6945:6945:6945) (7053:7053:7053))
        (PORT clk (2475:2475:2475) (2496:2496:2496))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a34.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2500:2500:2500))
        (PORT d[0] (7749:7749:7749) (7830:7830:7830))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a34.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a34.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a34.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a34.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a34.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2432:2432:2432) (2453:2453:2453))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a34.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1467:1467:1467) (1483:1483:1483))
        (PORT clk (2428:2428:2428) (2413:2413:2413))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a34.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3735:3735:3735) (3732:3732:3732))
        (PORT d[1] (3678:3678:3678) (3673:3673:3673))
        (PORT d[2] (5009:5009:5009) (4994:4994:4994))
        (PORT d[3] (5049:5049:5049) (5052:5052:5052))
        (PORT d[4] (4653:4653:4653) (4792:4792:4792))
        (PORT d[5] (6146:6146:6146) (6326:6326:6326))
        (PORT d[6] (5580:5580:5580) (5540:5540:5540))
        (PORT d[7] (3868:3868:3868) (4012:4012:4012))
        (PORT d[8] (5673:5673:5673) (5679:5679:5679))
        (PORT d[9] (5349:5349:5349) (5490:5490:5490))
        (PORT d[10] (4538:4538:4538) (4523:4523:4523))
        (PORT d[11] (5503:5503:5503) (5651:5651:5651))
        (PORT d[12] (6665:6665:6665) (6859:6859:6859))
        (PORT clk (2423:2423:2423) (2409:2409:2409))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a34.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5697:5697:5697) (5649:5649:5649))
        (PORT clk (2423:2423:2423) (2409:2409:2409))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a34.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2428:2428:2428) (2413:2413:2413))
        (PORT d[0] (5367:5367:5367) (5243:5243:5243))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a34.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2429:2429:2429) (2414:2414:2414))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a34.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2429:2429:2429) (2414:2414:2414))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a34.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2429:2429:2429) (2414:2414:2414))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a34.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2429:2429:2429) (2414:2414:2414))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|result_node\[2\]\~45)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (280:280:280))
        (PORT datab (1980:1980:1980) (2079:2079:2079))
        (PORT datac (2517:2517:2517) (2472:2472:2472))
        (PORT datad (1798:1798:1798) (1819:1819:1819))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_fetch\|fetched_instr\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2177:2177:2177))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2162:2162:2162) (2133:2133:2133))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_extensor\|Selector29\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (301:301:301) (397:397:397))
        (PORT datab (2189:2189:2189) (2248:2248:2248))
        (PORT datac (2305:2305:2305) (2320:2320:2320))
        (PORT datad (258:258:258) (330:330:330))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_decode\|stored_immed\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2177:2177:2177))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2162:2162:2162) (2133:2133:2133))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Mux29\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1132:1132:1132) (1145:1145:1145))
        (PORT datab (1403:1403:1403) (1433:1433:1433))
        (PORT datac (1064:1064:1064) (1065:1065:1065))
        (PORT datad (657:657:657) (635:635:635))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Mux29\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1205:1205:1205) (1262:1262:1262))
        (PORT datab (234:234:234) (269:269:269))
        (PORT datac (2032:2032:2032) (1976:1976:1976))
        (PORT datad (1564:1564:1564) (1521:1521:1521))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst14\|stored_data\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2203:2203:2203))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2169:2169:2169) (2142:2142:2142))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|result_node\[29\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1798:1798:1798) (1883:1883:1883))
        (PORT datab (1920:1920:1920) (1880:1880:1880))
        (PORT datac (1832:1832:1832) (1875:1875:1875))
        (PORT datad (1215:1215:1215) (1185:1185:1185))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|result_node\[29\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1860:1860:1860) (1911:1911:1911))
        (PORT datab (2042:2042:2042) (2065:2065:2065))
        (PORT datac (1869:1869:1869) (1821:1821:1821))
        (PORT datad (207:207:207) (230:230:230))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_fetch\|fetched_instr\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2201:2201:2201))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2171:2171:2171) (2141:2141:2141))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_decode\|stored_inst\[29\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (752:752:752) (794:794:794))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_decode\|stored_inst\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2207:2207:2207))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2177:2177:2177) (2146:2146:2146))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst\|operand_b\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1184:1184:1184) (1236:1236:1236))
        (PORT datab (1921:1921:1921) (1930:1930:1930))
        (PORT datac (1356:1356:1356) (1398:1398:1398))
        (PORT datad (1579:1579:1579) (1689:1689:1689))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Mux30\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1133:1133:1133) (1146:1146:1146))
        (PORT datab (1403:1403:1403) (1433:1433:1433))
        (PORT datac (1065:1065:1065) (1066:1066:1066))
        (PORT datad (616:616:616) (600:600:600))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Mux30\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1194:1194:1194) (1248:1248:1248))
        (PORT datab (237:237:237) (272:272:272))
        (PORT datac (1618:1618:1618) (1619:1619:1619))
        (PORT datad (1564:1564:1564) (1521:1521:1521))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst14\|stored_data\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2203:2203:2203))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2169:2169:2169) (2142:2142:2142))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a96.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3495:3495:3495) (3629:3629:3629))
        (PORT clk (2568:2568:2568) (2597:2597:2597))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a96.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2120:2120:2120) (2142:2142:2142))
        (PORT d[1] (3510:3510:3510) (3536:3536:3536))
        (PORT d[2] (2204:2204:2204) (2231:2231:2231))
        (PORT d[3] (1851:1851:1851) (1938:1938:1938))
        (PORT d[4] (1489:1489:1489) (1540:1540:1540))
        (PORT d[5] (2123:2123:2123) (2167:2167:2167))
        (PORT d[6] (1884:1884:1884) (1921:1921:1921))
        (PORT d[7] (3416:3416:3416) (3418:3418:3418))
        (PORT d[8] (1527:1527:1527) (1570:1570:1570))
        (PORT d[9] (1759:1759:1759) (1796:1796:1796))
        (PORT d[10] (3292:3292:3292) (3338:3338:3338))
        (PORT d[11] (1805:1805:1805) (1853:1853:1853))
        (PORT d[12] (5726:5726:5726) (5917:5917:5917))
        (PORT clk (2564:2564:2564) (2593:2593:2593))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a96.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1985:1985:1985) (1897:1897:1897))
        (PORT clk (2564:2564:2564) (2593:2593:2593))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a96.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1992:1992:1992) (1923:1923:1923))
        (PORT clk (2564:2564:2564) (2593:2593:2593))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a96.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2568:2568:2568) (2597:2597:2597))
        (PORT d[0] (2664:2664:2664) (2588:2588:2588))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a96.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2569:2569:2569) (2598:2598:2598))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a96.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2569:2569:2569) (2598:2598:2598))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a96.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2569:2569:2569) (2598:2598:2598))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a96.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2569:2569:2569) (2598:2598:2598))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a96.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2550:2550:2550))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a96.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1986:1986:1986) (1972:1972:1972))
        (PORT clk (2517:2517:2517) (2509:2509:2509))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a96.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1614:1614:1614) (1662:1662:1662))
        (PORT d[1] (2255:2255:2255) (2280:2280:2280))
        (PORT d[2] (2226:2226:2226) (2252:2252:2252))
        (PORT d[3] (1568:1568:1568) (1611:1611:1611))
        (PORT d[4] (1604:1604:1604) (1638:1638:1638))
        (PORT d[5] (2413:2413:2413) (2420:2420:2420))
        (PORT d[6] (1851:1851:1851) (1896:1896:1896))
        (PORT d[7] (2245:2245:2245) (2275:2275:2275))
        (PORT d[8] (2900:2900:2900) (2924:2924:2924))
        (PORT d[9] (2875:2875:2875) (2888:2888:2888))
        (PORT d[10] (3550:3550:3550) (3537:3537:3537))
        (PORT d[11] (3093:3093:3093) (3097:3097:3097))
        (PORT d[12] (2983:2983:2983) (2994:2994:2994))
        (PORT clk (2512:2512:2512) (2505:2505:2505))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a96.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5739:5739:5739) (5723:5723:5723))
        (PORT clk (2512:2512:2512) (2505:2505:2505))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a96.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2509:2509:2509))
        (PORT d[0] (6945:6945:6945) (6939:6939:6939))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a96.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2510:2510:2510))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a96.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2510:2510:2510))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a96.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2510:2510:2510))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a96.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2510:2510:2510))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4663:4663:4663) (4903:4903:4903))
        (PORT clk (2487:2487:2487) (2506:2506:2506))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4895:4895:4895) (4960:4960:4960))
        (PORT d[1] (3256:3256:3256) (3368:3368:3368))
        (PORT d[2] (4647:4647:4647) (4704:4704:4704))
        (PORT d[3] (3297:3297:3297) (3488:3488:3488))
        (PORT d[4] (4522:4522:4522) (4525:4525:4525))
        (PORT d[5] (5529:5529:5529) (5518:5518:5518))
        (PORT d[6] (3309:3309:3309) (3359:3359:3359))
        (PORT d[7] (5061:5061:5061) (5246:5246:5246))
        (PORT d[8] (3056:3056:3056) (3209:3209:3209))
        (PORT d[9] (4869:4869:4869) (5023:5023:5023))
        (PORT d[10] (3989:3989:3989) (3989:3989:3989))
        (PORT d[11] (4643:4643:4643) (4739:4739:4739))
        (PORT d[12] (5043:5043:5043) (5247:5247:5247))
        (PORT clk (2483:2483:2483) (2502:2502:2502))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4562:4562:4562) (4449:4449:4449))
        (PORT clk (2483:2483:2483) (2502:2502:2502))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6605:6605:6605) (6710:6710:6710))
        (PORT clk (2483:2483:2483) (2502:2502:2502))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2506:2506:2506))
        (PORT d[0] (4174:4174:4174) (4148:4148:4148))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2507:2507:2507))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2507:2507:2507))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2507:2507:2507))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2507:2507:2507))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2440:2440:2440) (2459:2459:2459))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1706:1706:1706) (1729:1729:1729))
        (PORT clk (2437:2437:2437) (2418:2418:2418))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4069:4069:4069) (4068:4068:4068))
        (PORT d[1] (4036:4036:4036) (4030:4030:4030))
        (PORT d[2] (4356:4356:4356) (4356:4356:4356))
        (PORT d[3] (4575:4575:4575) (4567:4567:4567))
        (PORT d[4] (4288:4288:4288) (4433:4433:4433))
        (PORT d[5] (5799:5799:5799) (5982:5982:5982))
        (PORT d[6] (4570:4570:4570) (4554:4554:4554))
        (PORT d[7] (3877:3877:3877) (4022:4022:4022))
        (PORT d[8] (5339:5339:5339) (5353:5353:5353))
        (PORT d[9] (4018:4018:4018) (4147:4147:4147))
        (PORT d[10] (4355:4355:4355) (4322:4322:4322))
        (PORT d[11] (5200:5200:5200) (5356:5356:5356))
        (PORT d[12] (6294:6294:6294) (6493:6493:6493))
        (PORT clk (2432:2432:2432) (2414:2414:2414))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4523:4523:4523) (4581:4581:4581))
        (PORT clk (2432:2432:2432) (2414:2414:2414))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2437:2437:2437) (2418:2418:2418))
        (PORT d[0] (5611:5611:5611) (5607:5607:5607))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2438:2438:2438) (2419:2419:2419))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2438:2438:2438) (2419:2419:2419))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2438:2438:2438) (2419:2419:2419))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2438:2438:2438) (2419:2419:2419))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a64.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6480:6480:6480) (6719:6719:6719))
        (PORT clk (2553:2553:2553) (2581:2581:2581))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a64.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5962:5962:5962) (6026:6026:6026))
        (PORT d[1] (4801:4801:4801) (4916:4916:4916))
        (PORT d[2] (2963:2963:2963) (2965:2965:2965))
        (PORT d[3] (2889:2889:2889) (2994:2994:2994))
        (PORT d[4] (5646:5646:5646) (5653:5653:5653))
        (PORT d[5] (2252:2252:2252) (2274:2274:2274))
        (PORT d[6] (2231:2231:2231) (2245:2245:2245))
        (PORT d[7] (2876:2876:2876) (2873:2873:2873))
        (PORT d[8] (3929:3929:3929) (4121:4121:4121))
        (PORT d[9] (4040:4040:4040) (4045:4045:4045))
        (PORT d[10] (6221:6221:6221) (6337:6337:6337))
        (PORT d[11] (3952:3952:3952) (4056:4056:4056))
        (PORT d[12] (2293:2293:2293) (2318:2318:2318))
        (PORT clk (2549:2549:2549) (2577:2577:2577))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a64.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3199:3199:3199) (3099:3099:3099))
        (PORT clk (2549:2549:2549) (2577:2577:2577))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a64.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5455:5455:5455) (5480:5480:5480))
        (PORT clk (2549:2549:2549) (2577:2577:2577))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a64.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2581:2581:2581))
        (PORT d[0] (4506:4506:4506) (4459:4459:4459))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a64.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a64.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a64.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a64.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a64.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2534:2534:2534))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a64.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2838:2838:2838) (2800:2800:2800))
        (PORT clk (2502:2502:2502) (2493:2493:2493))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a64.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5059:5059:5059) (5023:5023:5023))
        (PORT d[1] (4366:4366:4366) (4361:4361:4361))
        (PORT d[2] (5181:5181:5181) (5209:5209:5209))
        (PORT d[3] (4538:4538:4538) (4559:4559:4559))
        (PORT d[4] (4949:4949:4949) (4971:4971:4971))
        (PORT d[5] (6289:6289:6289) (6487:6487:6487))
        (PORT d[6] (5948:5948:5948) (5928:5928:5928))
        (PORT d[7] (5715:5715:5715) (5848:5848:5848))
        (PORT d[8] (3933:3933:3933) (3933:3933:3933))
        (PORT d[9] (2046:2046:2046) (2074:2074:2074))
        (PORT d[10] (2841:2841:2841) (2858:2858:2858))
        (PORT d[11] (3889:3889:3889) (3911:3911:3911))
        (PORT d[12] (2394:2394:2394) (2423:2423:2423))
        (PORT clk (2497:2497:2497) (2489:2489:2489))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a64.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4148:4148:4148) (4102:4102:4102))
        (PORT clk (2497:2497:2497) (2489:2489:2489))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a64.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2493:2493:2493))
        (PORT d[0] (2858:2858:2858) (2769:2769:2769))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a64.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2494:2494:2494))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a64.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2494:2494:2494))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a64.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2494:2494:2494))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a64.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2494:2494:2494))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|result_node\[0\]\~48)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1856:1856:1856) (1867:1867:1867))
        (PORT datab (1983:1983:1983) (2083:2083:2083))
        (PORT datac (3046:3046:3046) (3141:3141:3141))
        (PORT datad (1036:1036:1036) (1021:1021:1021))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a32.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5006:5006:5006) (5242:5242:5242))
        (PORT clk (2471:2471:2471) (2491:2491:2491))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a32.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4155:4155:4155) (4234:4234:4234))
        (PORT d[1] (3585:3585:3585) (3674:3674:3674))
        (PORT d[2] (5010:5010:5010) (5067:5067:5067))
        (PORT d[3] (2991:2991:2991) (3181:3181:3181))
        (PORT d[4] (4155:4155:4155) (4155:4155:4155))
        (PORT d[5] (5501:5501:5501) (5495:5495:5495))
        (PORT d[6] (3343:3343:3343) (3395:3395:3395))
        (PORT d[7] (5419:5419:5419) (5604:5604:5604))
        (PORT d[8] (3062:3062:3062) (3216:3216:3216))
        (PORT d[9] (5247:5247:5247) (5390:5390:5390))
        (PORT d[10] (3973:3973:3973) (3972:3972:3972))
        (PORT d[11] (4693:4693:4693) (4793:4793:4793))
        (PORT d[12] (5030:5030:5030) (5233:5233:5233))
        (PORT clk (2467:2467:2467) (2487:2487:2487))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a32.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5071:5071:5071) (5062:5062:5062))
        (PORT clk (2467:2467:2467) (2487:2487:2487))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a32.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6939:6939:6939) (7046:7046:7046))
        (PORT clk (2467:2467:2467) (2487:2487:2487))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a32.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2491:2491:2491))
        (PORT d[0] (7758:7758:7758) (7826:7826:7826))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a32.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2492:2492:2492))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a32.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2492:2492:2492))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a32.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2492:2492:2492))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a32.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2492:2492:2492))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a32.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2424:2424:2424) (2444:2444:2444))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a32.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1402:1402:1402) (1431:1431:1431))
        (PORT clk (2421:2421:2421) (2404:2404:2404))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a32.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3737:3737:3737) (3736:3736:3736))
        (PORT d[1] (3679:3679:3679) (3674:3674:3674))
        (PORT d[2] (4709:4709:4709) (4705:4705:4705))
        (PORT d[3] (4933:4933:4933) (4908:4908:4908))
        (PORT d[4] (4851:4851:4851) (4964:4964:4964))
        (PORT d[5] (6114:6114:6114) (6291:6291:6291))
        (PORT d[6] (4605:4605:4605) (4591:4591:4591))
        (PORT d[7] (3899:3899:3899) (4047:4047:4047))
        (PORT d[8] (5045:5045:5045) (5073:5073:5073))
        (PORT d[9] (3960:3960:3960) (4090:4090:4090))
        (PORT d[10] (4492:4492:4492) (4473:4473:4473))
        (PORT d[11] (5520:5520:5520) (5670:5670:5670))
        (PORT d[12] (6638:6638:6638) (6831:6831:6831))
        (PORT clk (2416:2416:2416) (2400:2400:2400))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a32.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5359:5359:5359) (5320:5320:5320))
        (PORT clk (2416:2416:2416) (2400:2400:2400))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a32.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2421:2421:2421) (2404:2404:2404))
        (PORT d[0] (5115:5115:5115) (4998:4998:4998))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a32.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2422:2422:2422) (2405:2405:2405))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a32.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2422:2422:2422) (2405:2405:2405))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a32.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2422:2422:2422) (2405:2405:2405))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a32.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2422:2422:2422) (2405:2405:2405))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|result_node\[0\]\~49)
    (DELAY
      (ABSOLUTE
        (PORT dataa (441:441:441) (461:461:461))
        (PORT datab (1480:1480:1480) (1406:1406:1406))
        (PORT datac (2719:2719:2719) (2720:2720:2720))
        (PORT datad (1678:1678:1678) (1713:1713:1713))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_fetch\|fetched_instr\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2202:2202:2202))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2172:2172:2172) (2141:2141:2141))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_extensor\|Selector31\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1129:1129:1129) (1184:1184:1184))
        (PORT datab (2052:2052:2052) (2065:2065:2065))
        (PORT datac (1625:1625:1625) (1677:1677:1677))
        (PORT datad (1682:1682:1682) (1670:1670:1670))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_decode\|stored_immed\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2213:2213:2213))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2182:2182:2182) (2151:2151:2151))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Mux31\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1375:1375:1375) (1436:1436:1436))
        (PORT datab (1125:1125:1125) (1146:1146:1146))
        (PORT datac (708:708:708) (699:699:699))
        (PORT datad (724:724:724) (736:736:736))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Mux31\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (1142:1142:1142) (1171:1171:1171))
        (PORT datac (1317:1317:1317) (1329:1329:1329))
        (PORT datad (1245:1245:1245) (1224:1224:1224))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst14\|stored_data\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2202:2202:2202))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2168:2168:2168) (2140:2140:2140))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[2\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2043:2043:2043) (2004:2004:2004))
        (PORT datab (2486:2486:2486) (2528:2528:2528))
        (PORT datac (2334:2334:2334) (2494:2494:2494))
        (PORT datad (2906:2906:2906) (2928:2928:2928))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[2\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1278:1278:1278) (1241:1241:1241))
        (PORT datab (2942:2942:2942) (2972:2972:2972))
        (PORT datac (204:204:204) (236:236:236))
        (PORT datad (2152:2152:2152) (2105:2105:2105))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2660:2660:2660) (2634:2634:2634))
        (PORT datab (236:236:236) (271:271:271))
        (PORT datac (277:277:277) (358:358:358))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2128:2128:2128) (2144:2144:2144))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (3266:3266:3266) (3180:3180:3180))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[1\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1811:1811:1811) (1827:1827:1827))
        (PORT datab (2940:2940:2940) (2970:2970:2970))
        (PORT datac (2332:2332:2332) (2491:2491:2491))
        (PORT datad (2577:2577:2577) (2570:2570:2570))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[1\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1231:1231:1231) (1181:1181:1181))
        (PORT datab (2374:2374:2374) (2524:2524:2524))
        (PORT datac (3029:3029:3029) (2953:2953:2953))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2660:2660:2660) (2635:2635:2635))
        (PORT datab (311:311:311) (396:396:396))
        (PORT datac (667:667:667) (647:647:647))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2128:2128:2128) (2144:2144:2144))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (3266:3266:3266) (3180:3180:3180))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2084:2084:2084) (2057:2057:2057))
        (PORT datab (2370:2370:2370) (2519:2519:2519))
        (PORT datac (1606:1606:1606) (1540:1540:1540))
        (PORT datad (2908:2908:2908) (2930:2930:2930))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1273:1273:1273) (1228:1228:1228))
        (PORT datab (2942:2942:2942) (2972:2972:2972))
        (PORT datac (2020:2020:2020) (1996:1996:1996))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2660:2660:2660) (2634:2634:2634))
        (PORT datac (278:278:278) (359:359:359))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2128:2128:2128) (2144:2144:2144))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (3266:3266:3266) (3180:3180:3180))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|adapted_tdo\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (286:286:286) (375:375:375))
        (PORT datab (521:521:521) (570:570:570))
        (PORT datac (2320:2320:2320) (2318:2318:2318))
        (PORT datad (624:624:624) (614:614:614))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (389:389:389) (386:386:386))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:no_name_gen\:info_rom_sr\|word_counter\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (328:328:328) (435:435:435))
        (PORT datad (287:287:287) (379:379:379))
        (IOPATH datab combout (389:389:389) (386:386:386))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:no_name_gen\:info_rom_sr\|clear_signal)
    (DELAY
      (ABSOLUTE
        (PORT datac (1344:1344:1344) (1340:1340:1340))
        (PORT datad (1308:1308:1308) (1322:1322:1322))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:no_name_gen\:info_rom_sr\|word_counter\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (655:655:655) (637:637:637))
        (PORT datab (351:351:351) (450:450:450))
        (PORT datad (441:441:441) (452:452:452))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|no_name_gen\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1363:1363:1363) (1406:1406:1406))
        (PORT datab (1317:1317:1317) (1336:1336:1336))
        (PORT datac (1045:1045:1045) (1091:1091:1091))
        (PORT datad (1310:1310:1310) (1324:1324:1324))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:no_name_gen\:info_rom_sr\|word_counter\[0\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (483:483:483) (491:491:491))
        (PORT datab (1044:1044:1044) (1080:1080:1080))
        (PORT datac (1068:1068:1068) (1093:1093:1093))
        (PORT datad (849:849:849) (912:912:912))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:no_name_gen\:info_rom_sr\|word_counter\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2179:2179:2179))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (918:918:918) (903:903:903))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:no_name_gen\:info_rom_sr\|word_counter\~5)
    (DELAY
      (ABSOLUTE
        (PORT datab (328:328:328) (435:435:435))
        (PORT datac (285:285:285) (380:380:380))
        (PORT datad (315:315:315) (405:405:405))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:no_name_gen\:info_rom_sr\|word_counter\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (280:280:280))
        (PORT datab (487:487:487) (496:496:496))
        (PORT datad (288:288:288) (381:381:381))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:no_name_gen\:info_rom_sr\|word_counter\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2179:2179:2179))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (918:918:918) (903:903:903))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:no_name_gen\:info_rom_sr\|word_counter\[0\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (321:321:321) (428:428:428))
        (PORT datab (328:328:328) (435:435:435))
        (PORT datac (286:286:286) (381:381:381))
        (PORT datad (317:317:317) (407:407:407))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:no_name_gen\:info_rom_sr\|word_counter\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1105:1105:1105) (1136:1136:1136))
        (PORT datab (1044:1044:1044) (1080:1080:1080))
        (PORT datad (213:213:213) (242:242:242))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:no_name_gen\:info_rom_sr\|word_counter\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2179:2179:2179))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (918:918:918) (903:903:903))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:no_name_gen\:info_rom_sr\|word_counter\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (487:487:487) (546:546:546))
        (PORT datab (245:245:245) (283:283:283))
        (PORT datad (442:442:442) (453:453:453))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:no_name_gen\:info_rom_sr\|word_counter\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2179:2179:2179))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (918:918:918) (903:903:903))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:no_name_gen\:info_rom_sr\|WORD_SR\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (320:320:320) (425:425:425))
        (PORT datab (329:329:329) (437:437:437))
        (PORT datac (287:287:287) (383:383:383))
        (PORT datad (319:319:319) (409:409:409))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:no_name_gen\:info_rom_sr\|WORD_SR\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (878:878:878) (955:955:955))
        (PORT datab (329:329:329) (436:436:436))
        (PORT datac (288:288:288) (384:384:384))
        (PORT datad (320:320:320) (410:410:410))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:no_name_gen\:info_rom_sr\|WORD_SR\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (322:322:322) (429:429:429))
        (PORT datab (328:328:328) (435:435:435))
        (PORT datac (285:285:285) (380:380:380))
        (PORT datad (316:316:316) (405:405:405))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:no_name_gen\:info_rom_sr\|WORD_SR\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (448:448:448) (450:450:450))
        (PORT datab (4526:4526:4526) (4428:4428:4428))
        (PORT datac (1051:1051:1051) (1098:1098:1098))
        (PORT datad (244:244:244) (273:273:273))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:no_name_gen\:info_rom_sr\|WORD_SR\[3\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1380:1380:1380) (1383:1383:1383))
        (PORT datac (243:243:243) (284:284:284))
        (PORT datad (1308:1308:1308) (1322:1322:1322))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:no_name_gen\:info_rom_sr\|WORD_SR\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2160:2160:2160) (2180:2180:2180))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (919:919:919) (903:903:903))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:no_name_gen\:info_rom_sr\|WORD_SR\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1383:1383:1383) (1386:1386:1386))
        (PORT datab (274:274:274) (316:316:316))
        (PORT datac (1046:1046:1046) (1093:1093:1093))
        (PORT datad (1310:1310:1310) (1324:1324:1324))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:no_name_gen\:info_rom_sr\|WORD_SR\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (291:291:291) (382:382:382))
        (PORT datab (275:275:275) (317:317:317))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:no_name_gen\:info_rom_sr\|WORD_SR\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2160:2160:2160) (2180:2180:2180))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:no_name_gen\:info_rom_sr\|WORD_SR\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (447:447:447) (447:447:447))
        (PORT datab (290:290:290) (374:374:374))
        (PORT datac (1051:1051:1051) (1098:1098:1098))
        (PORT datad (244:244:244) (273:273:273))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:no_name_gen\:info_rom_sr\|WORD_SR\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2160:2160:2160) (2180:2180:2180))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (919:919:919) (903:903:903))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:no_name_gen\:info_rom_sr\|WORD_SR\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (397:397:397) (416:416:416))
        (PORT datab (291:291:291) (375:375:375))
        (PORT datac (1046:1046:1046) (1092:1092:1092))
        (PORT datad (245:245:245) (274:274:274))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:no_name_gen\:info_rom_sr\|WORD_SR\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2160:2160:2160) (2180:2180:2180))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (919:919:919) (903:903:903))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|adapted_tdo\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (279:279:279))
        (PORT datab (288:288:288) (372:372:372))
        (PORT datad (454:454:454) (510:510:510))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|virtual_ir_tdo_sel_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2177:2177:2177))
        (PORT asdata (1239:1239:1239) (1286:1286:1286))
        (PORT clrn (1939:1939:1939) (1928:1928:1928))
        (PORT ena (1422:1422:1422) (1373:1373:1373))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|virtual_ir_tdo_sel_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2177:2177:2177))
        (PORT asdata (1486:1486:1486) (1508:1508:1508))
        (PORT clrn (1939:1939:1939) (1928:1928:1928))
        (PORT ena (1422:1422:1422) (1373:1373:1373))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo_mux_out\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (808:808:808) (813:813:813))
        (PORT datab (284:284:284) (366:366:366))
        (PORT datad (773:773:773) (840:840:840))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\~17)
    (DELAY
      (ABSOLUTE
        (PORT datab (310:310:310) (395:395:395))
        (PORT datac (1042:1042:1042) (1079:1079:1079))
        (PORT datad (796:796:796) (841:841:841))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[2\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2160:2160:2160) (2180:2180:2180))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1356:1356:1356) (1384:1384:1384))
        (PORT ena (1409:1409:1409) (1370:1370:1370))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (290:290:290) (380:380:380))
        (PORT datac (1057:1057:1057) (1097:1097:1097))
        (PORT datad (798:798:798) (843:843:843))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[2\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2160:2160:2160) (2180:2180:2180))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1356:1356:1356) (1384:1384:1384))
        (PORT ena (1087:1087:1087) (1041:1041:1041))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|process_0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (739:739:739) (756:756:756))
        (PORT datab (1460:1460:1460) (1500:1500:1500))
        (PORT datac (1070:1070:1070) (1098:1098:1098))
        (PORT datad (782:782:782) (829:829:829))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst7\|out\[0\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT datab (306:306:306) (390:390:390))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst14\|r_abs\[0\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1119:1119:1119) (1169:1169:1169))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst15\|stack\|full\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1179:1179:1179) (1215:1215:1215))
        (PORT datab (1979:1979:1979) (1949:1949:1949))
        (PORT datac (1038:1038:1038) (1030:1030:1030))
        (PORT datad (1087:1087:1087) (1124:1124:1124))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst15\|stack\|empty\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (278:278:278) (346:346:346))
        (PORT datab (251:251:251) (293:293:293))
        (PORT datac (853:853:853) (919:919:919))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst15\|stack\|pointer\[0\]\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (756:756:756) (764:764:764))
        (PORT datab (306:306:306) (388:388:388))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst15\|stack\|Add1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (822:822:822) (858:858:858))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst15\|stack\|always0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1178:1178:1178) (1214:1214:1214))
        (PORT datab (1983:1983:1983) (1954:1954:1954))
        (PORT datac (1035:1035:1035) (1026:1026:1026))
        (PORT datad (1084:1084:1084) (1120:1120:1120))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst15\|stack\|always0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (281:281:281) (350:350:350))
        (PORT datab (901:901:901) (959:959:959))
        (PORT datac (426:426:426) (442:442:442))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst15\|stack\|pointer\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2211:2211:2211))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (824:824:824) (830:830:830))
        (PORT clrn (2177:2177:2177) (2149:2149:2149))
        (PORT sload (1454:1454:1454) (1510:1510:1510))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst15\|stack\|pointer\[1\]\~34)
    (DELAY
      (ABSOLUTE
        (PORT datab (306:306:306) (389:389:389))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst15\|stack\|Add1\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (806:806:806) (841:841:841))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst15\|stack\|pointer\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2211:2211:2211))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1058:1058:1058) (1036:1036:1036))
        (PORT clrn (2177:2177:2177) (2149:2149:2149))
        (PORT sload (1454:1454:1454) (1510:1510:1510))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst15\|stack\|pointer\[2\]\~36)
    (DELAY
      (ABSOLUTE
        (PORT datab (329:329:329) (411:411:411))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst15\|stack\|Add1\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (489:489:489) (544:544:544))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst15\|stack\|pointer\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2211:2211:2211))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (995:995:995) (989:989:989))
        (PORT clrn (2177:2177:2177) (2149:2149:2149))
        (PORT sload (1454:1454:1454) (1510:1510:1510))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst15\|stack\|pointer\[3\]\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (308:308:308) (398:398:398))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst15\|stack\|Add1\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (481:481:481) (535:535:535))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst15\|stack\|pointer\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2211:2211:2211))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1036:1036:1036) (1012:1012:1012))
        (PORT clrn (2177:2177:2177) (2149:2149:2149))
        (PORT sload (1454:1454:1454) (1510:1510:1510))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst15\|stack\|pointer\[4\]\~40)
    (DELAY
      (ABSOLUTE
        (PORT datab (330:330:330) (412:412:412))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst15\|stack\|Add1\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (491:491:491) (551:551:551))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst15\|stack\|pointer\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2211:2211:2211))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (823:823:823) (831:831:831))
        (PORT clrn (2177:2177:2177) (2149:2149:2149))
        (PORT sload (1454:1454:1454) (1510:1510:1510))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst15\|stack\|pointer\[5\]\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (332:332:332) (420:420:420))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst15\|stack\|Add1\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (540:540:540) (583:583:583))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst15\|stack\|pointer\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2211:2211:2211))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (781:781:781) (792:792:792))
        (PORT clrn (2177:2177:2177) (2149:2149:2149))
        (PORT sload (1454:1454:1454) (1510:1510:1510))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst15\|stack\|pointer\[6\]\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (309:309:309) (398:398:398))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst15\|stack\|Add1\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (525:525:525) (575:575:575))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst15\|stack\|pointer\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2211:2211:2211))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (816:816:816) (821:821:821))
        (PORT clrn (2177:2177:2177) (2149:2149:2149))
        (PORT sload (1454:1454:1454) (1510:1510:1510))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst15\|stack\|pointer\[7\]\~46)
    (DELAY
      (ABSOLUTE
        (PORT datab (331:331:331) (413:413:413))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst15\|stack\|Add1\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (505:505:505) (561:561:561))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst15\|stack\|pointer\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2211:2211:2211))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (815:815:815) (819:819:819))
        (PORT clrn (2177:2177:2177) (2149:2149:2149))
        (PORT sload (1454:1454:1454) (1510:1510:1510))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst15\|stack\|pointer\[8\]\~48)
    (DELAY
      (ABSOLUTE
        (PORT datab (331:331:331) (413:413:413))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst15\|stack\|Add1\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (504:504:504) (556:556:556))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst15\|stack\|pointer\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2211:2211:2211))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (999:999:999) (978:978:978))
        (PORT clrn (2177:2177:2177) (2149:2149:2149))
        (PORT sload (1454:1454:1454) (1510:1510:1510))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst15\|stack\|pointer\[9\]\~50)
    (DELAY
      (ABSOLUTE
        (PORT datab (331:331:331) (413:413:413))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst15\|stack\|Add1\~18)
    (DELAY
      (ABSOLUTE
        (PORT datab (492:492:492) (545:545:545))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst15\|stack\|pointer\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2211:2211:2211))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1541:1541:1541) (1478:1478:1478))
        (PORT clrn (2177:2177:2177) (2149:2149:2149))
        (PORT sload (1454:1454:1454) (1510:1510:1510))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst15\|stack\|pointer\[10\]\~52)
    (DELAY
      (ABSOLUTE
        (PORT datab (331:331:331) (413:413:413))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst15\|stack\|Add1\~20)
    (DELAY
      (ABSOLUTE
        (PORT datab (535:535:535) (574:574:574))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst15\|stack\|pointer\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2211:2211:2211))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (779:779:779) (787:787:787))
        (PORT clrn (2177:2177:2177) (2149:2149:2149))
        (PORT sload (1454:1454:1454) (1510:1510:1510))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst15\|stack\|pointer\[11\]\~54)
    (DELAY
      (ABSOLUTE
        (PORT dataa (332:332:332) (421:421:421))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst15\|stack\|Add1\~22)
    (DELAY
      (ABSOLUTE
        (PORT datab (492:492:492) (545:545:545))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst15\|stack\|pointer\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2211:2211:2211))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1618:1618:1618) (1570:1570:1570))
        (PORT clrn (2177:2177:2177) (2149:2149:2149))
        (PORT sload (1454:1454:1454) (1510:1510:1510))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst15\|stack\|pointer\[12\]\~56)
    (DELAY
      (ABSOLUTE
        (PORT datab (330:330:330) (413:413:413))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst15\|stack\|Add1\~24)
    (DELAY
      (ABSOLUTE
        (PORT datab (534:534:534) (574:574:574))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst15\|stack\|pointer\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2211:2211:2211))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1062:1062:1062) (1040:1040:1040))
        (PORT clrn (2177:2177:2177) (2149:2149:2149))
        (PORT sload (1454:1454:1454) (1510:1510:1510))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst15\|stack\|pointer\[13\]\~58)
    (DELAY
      (ABSOLUTE
        (PORT dataa (308:308:308) (398:398:398))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst15\|stack\|Add1\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (527:527:527) (574:574:574))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst15\|stack\|pointer\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2211:2211:2211))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1019:1019:1019) (1000:1000:1000))
        (PORT clrn (2177:2177:2177) (2149:2149:2149))
        (PORT sload (1454:1454:1454) (1510:1510:1510))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst15\|stack\|pointer\[14\]\~60)
    (DELAY
      (ABSOLUTE
        (PORT datab (330:330:330) (412:412:412))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst15\|stack\|Add1\~28)
    (DELAY
      (ABSOLUTE
        (PORT datab (535:535:535) (575:575:575))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst15\|stack\|pointer\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2211:2211:2211))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (999:999:999) (981:981:981))
        (PORT clrn (2177:2177:2177) (2149:2149:2149))
        (PORT sload (1454:1454:1454) (1510:1510:1510))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst15\|stack\|pointer\[15\]\~62)
    (DELAY
      (ABSOLUTE
        (PORT dataa (331:331:331) (420:420:420))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst15\|stack\|Add1\~30)
    (DELAY
      (ABSOLUTE
        (PORT datab (486:486:486) (537:537:537))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst15\|stack\|pointer\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2211:2211:2211))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1029:1029:1029) (998:998:998))
        (PORT clrn (2177:2177:2177) (2149:2149:2149))
        (PORT sload (1454:1454:1454) (1510:1510:1510))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst15\|stack\|pointer\[16\]\~64)
    (DELAY
      (ABSOLUTE
        (PORT datab (330:330:330) (412:412:412))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst15\|stack\|Add1\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (534:534:534) (575:575:575))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst15\|stack\|pointer\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2204:2204:2204))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (814:814:814) (818:818:818))
        (PORT clrn (2191:2191:2191) (2160:2160:2160))
        (PORT sload (1459:1459:1459) (1513:1513:1513))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst15\|stack\|pointer\[17\]\~66)
    (DELAY
      (ABSOLUTE
        (PORT datab (306:306:306) (390:390:390))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst15\|stack\|Add1\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (523:523:523) (574:574:574))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst15\|stack\|pointer\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2204:2204:2204))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1019:1019:1019) (999:999:999))
        (PORT clrn (2191:2191:2191) (2160:2160:2160))
        (PORT sload (1459:1459:1459) (1513:1513:1513))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst15\|stack\|pointer\[18\]\~68)
    (DELAY
      (ABSOLUTE
        (PORT datab (330:330:330) (412:412:412))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst15\|stack\|Add1\~36)
    (DELAY
      (ABSOLUTE
        (PORT datab (490:490:490) (545:545:545))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst15\|stack\|pointer\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2204:2204:2204))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (999:999:999) (978:978:978))
        (PORT clrn (2191:2191:2191) (2160:2160:2160))
        (PORT sload (1459:1459:1459) (1513:1513:1513))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst15\|stack\|pointer\[19\]\~70)
    (DELAY
      (ABSOLUTE
        (PORT dataa (309:309:309) (399:399:399))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst15\|stack\|Add1\~38)
    (DELAY
      (ABSOLUTE
        (PORT datab (483:483:483) (539:539:539))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst15\|stack\|pointer\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2204:2204:2204))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1252:1252:1252) (1217:1217:1217))
        (PORT clrn (2191:2191:2191) (2160:2160:2160))
        (PORT sload (1459:1459:1459) (1513:1513:1513))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst15\|stack\|pointer\[20\]\~72)
    (DELAY
      (ABSOLUTE
        (PORT datab (308:308:308) (391:391:391))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst15\|stack\|Add1\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (476:476:476) (546:546:546))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst15\|stack\|pointer\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2204:2204:2204))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (815:815:815) (820:820:820))
        (PORT clrn (2191:2191:2191) (2160:2160:2160))
        (PORT sload (1459:1459:1459) (1513:1513:1513))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst15\|stack\|pointer\[21\]\~74)
    (DELAY
      (ABSOLUTE
        (PORT dataa (333:333:333) (421:421:421))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst15\|stack\|Add1\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (541:541:541) (584:584:584))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst15\|stack\|pointer\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2204:2204:2204))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (780:780:780) (791:791:791))
        (PORT clrn (2191:2191:2191) (2160:2160:2160))
        (PORT sload (1459:1459:1459) (1513:1513:1513))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst15\|stack\|pointer\[22\]\~76)
    (DELAY
      (ABSOLUTE
        (PORT dataa (333:333:333) (422:422:422))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst15\|stack\|Add1\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (541:541:541) (584:584:584))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst15\|stack\|pointer\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2204:2204:2204))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (816:816:816) (821:821:821))
        (PORT clrn (2191:2191:2191) (2160:2160:2160))
        (PORT sload (1459:1459:1459) (1513:1513:1513))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst15\|stack\|pointer\[23\]\~78)
    (DELAY
      (ABSOLUTE
        (PORT datab (309:309:309) (392:392:392))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst15\|stack\|Add1\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (487:487:487) (551:551:551))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst15\|stack\|pointer\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2204:2204:2204))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (815:815:815) (819:819:819))
        (PORT clrn (2191:2191:2191) (2160:2160:2160))
        (PORT sload (1459:1459:1459) (1513:1513:1513))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst15\|stack\|pointer\[24\]\~80)
    (DELAY
      (ABSOLUTE
        (PORT datab (309:309:309) (392:392:392))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst15\|stack\|Add1\~48)
    (DELAY
      (ABSOLUTE
        (PORT dataa (489:489:489) (550:550:550))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst15\|stack\|pointer\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2204:2204:2204))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1005:1005:1005) (985:985:985))
        (PORT clrn (2191:2191:2191) (2160:2160:2160))
        (PORT sload (1459:1459:1459) (1513:1513:1513))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst15\|stack\|pointer\[25\]\~82)
    (DELAY
      (ABSOLUTE
        (PORT datab (332:332:332) (414:414:414))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst15\|stack\|Add1\~50)
    (DELAY
      (ABSOLUTE
        (PORT datab (493:493:493) (546:546:546))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst15\|stack\|pointer\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2204:2204:2204))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1262:1262:1262) (1230:1230:1230))
        (PORT clrn (2191:2191:2191) (2160:2160:2160))
        (PORT sload (1459:1459:1459) (1513:1513:1513))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst15\|stack\|pointer\[26\]\~84)
    (DELAY
      (ABSOLUTE
        (PORT datab (332:332:332) (414:414:414))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst15\|stack\|Add1\~52)
    (DELAY
      (ABSOLUTE
        (PORT datab (536:536:536) (575:575:575))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst15\|stack\|pointer\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2204:2204:2204))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (778:778:778) (787:787:787))
        (PORT clrn (2191:2191:2191) (2160:2160:2160))
        (PORT sload (1459:1459:1459) (1513:1513:1513))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst15\|stack\|pointer\[27\]\~86)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (400:400:400))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst15\|stack\|Add1\~54)
    (DELAY
      (ABSOLUTE
        (PORT datab (478:478:478) (538:538:538))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst15\|stack\|pointer\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2204:2204:2204))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1337:1337:1337) (1288:1288:1288))
        (PORT clrn (2191:2191:2191) (2160:2160:2160))
        (PORT sload (1459:1459:1459) (1513:1513:1513))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst15\|stack\|pointer\[28\]\~88)
    (DELAY
      (ABSOLUTE
        (PORT datab (332:332:332) (414:414:414))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst15\|stack\|Add1\~56)
    (DELAY
      (ABSOLUTE
        (PORT datab (538:538:538) (579:579:579))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst15\|stack\|pointer\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2204:2204:2204))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1031:1031:1031) (1005:1005:1005))
        (PORT clrn (2191:2191:2191) (2160:2160:2160))
        (PORT sload (1459:1459:1459) (1513:1513:1513))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst15\|stack\|pointer\[29\]\~90)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (400:400:400))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst15\|stack\|Add1\~58)
    (DELAY
      (ABSOLUTE
        (PORT dataa (528:528:528) (575:575:575))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst15\|stack\|pointer\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2204:2204:2204))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1013:1013:1013) (996:996:996))
        (PORT clrn (2191:2191:2191) (2160:2160:2160))
        (PORT sload (1459:1459:1459) (1513:1513:1513))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst15\|stack\|Equal0\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (705:705:705) (746:746:746))
        (PORT datab (542:542:542) (587:587:587))
        (PORT datac (467:467:467) (523:523:523))
        (PORT datad (497:497:497) (544:544:544))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst15\|stack\|pointer\[30\]\~92)
    (DELAY
      (ABSOLUTE
        (PORT datab (331:331:331) (413:413:413))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst15\|stack\|Add1\~60)
    (DELAY
      (ABSOLUTE
        (PORT datab (537:537:537) (577:577:577))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst15\|stack\|pointer\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2204:2204:2204))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (998:998:998) (979:979:979))
        (PORT clrn (2191:2191:2191) (2160:2160:2160))
        (PORT sload (1459:1459:1459) (1513:1513:1513))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst15\|stack\|pointer\[31\]\~94)
    (DELAY
      (ABSOLUTE
        (PORT dataa (334:334:334) (423:423:423))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst15\|stack\|Add1\~62)
    (DELAY
      (ABSOLUTE
        (PORT datad (459:459:459) (500:500:500))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst15\|stack\|pointer\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2204:2204:2204))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (815:815:815) (817:817:817))
        (PORT clrn (2191:2191:2191) (2160:2160:2160))
        (PORT sload (1459:1459:1459) (1513:1513:1513))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst15\|stack\|Equal0\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (699:699:699) (743:743:743))
        (PORT datab (237:237:237) (272:272:272))
        (PORT datac (509:509:509) (559:559:559))
        (PORT datad (474:474:474) (523:523:523))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst15\|stack\|Equal0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (779:779:779) (811:811:811))
        (PORT datab (548:548:548) (594:594:594))
        (PORT datac (468:468:468) (524:524:524))
        (PORT datad (498:498:498) (545:545:545))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst15\|stack\|Equal0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (693:693:693) (747:747:747))
        (PORT datab (544:544:544) (587:587:587))
        (PORT datac (514:514:514) (567:567:567))
        (PORT datad (469:469:469) (516:516:516))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst15\|stack\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (785:785:785) (842:842:842))
        (PORT datab (813:813:813) (850:850:850))
        (PORT datac (752:752:752) (784:784:784))
        (PORT datad (750:750:750) (784:784:784))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst15\|stack\|Equal0\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (702:702:702) (745:745:745))
        (PORT datab (854:854:854) (895:895:895))
        (PORT datac (504:504:504) (553:553:553))
        (PORT datad (472:472:472) (520:520:520))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst15\|stack\|Equal0\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (236:236:236) (272:272:272))
        (PORT datac (580:580:580) (577:577:577))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst15\|stack\|Equal0\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (872:872:872) (916:916:916))
        (PORT datab (847:847:847) (911:911:911))
        (PORT datac (811:811:811) (869:869:869))
        (PORT datad (841:841:841) (882:882:882))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst15\|stack\|Equal0\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (893:893:893) (947:947:947))
        (PORT datab (823:823:823) (879:879:879))
        (PORT datac (817:817:817) (873:873:873))
        (PORT datad (809:809:809) (862:862:862))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst15\|stack\|Equal0\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (758:758:758) (778:778:778))
        (PORT datab (753:753:753) (754:754:754))
        (PORT datac (372:372:372) (388:388:388))
        (PORT datad (403:403:403) (408:408:408))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst15\|stack\|comb\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (277:277:277) (345:345:345))
        (PORT datab (253:253:253) (295:295:295))
        (PORT datac (854:854:854) (920:920:920))
        (PORT datad (235:235:235) (260:260:260))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst15\|stack\|data_out\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (280:280:280) (349:349:349))
        (PORT datab (900:900:900) (958:958:958))
        (PORT datac (425:425:425) (441:441:441))
        (PORT datad (237:237:237) (263:263:263))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_fetch\|fetched_addr\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2209:2209:2209))
        (PORT asdata (1092:1092:1092) (1127:1127:1127))
        (PORT clrn (2175:2175:2175) (2148:2148:2148))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_decode\|stored_addr\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (256:256:256) (328:328:328))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_decode\|stored_addr\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2209:2209:2209))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2175:2175:2175) (2148:2148:2148))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_fetch\|fetched_addr\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (683:683:683) (718:718:718))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_fetch\|fetched_addr\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2209:2209:2209))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2175:2175:2175) (2148:2148:2148))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_decode\|stored_addr\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (256:256:256) (328:328:328))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_decode\|stored_addr\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2209:2209:2209))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2175:2175:2175) (2148:2148:2148))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_fetch\|fetched_addr\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (677:677:677) (718:718:718))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_fetch\|fetched_addr\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2209:2209:2209))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2175:2175:2175) (2148:2148:2148))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_decode\|stored_addr\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (255:255:255) (327:327:327))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_decode\|stored_addr\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2209:2209:2209))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2175:2175:2175) (2148:2148:2148))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_fetch\|fetched_addr\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2209:2209:2209))
        (PORT asdata (2415:2415:2415) (2413:2413:2413))
        (PORT clrn (2175:2175:2175) (2148:2148:2148))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_decode\|stored_addr\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (257:257:257) (329:329:329))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_decode\|stored_addr\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2209:2209:2209))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2175:2175:2175) (2148:2148:2148))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_fetch\|fetched_addr\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2209:2209:2209))
        (PORT asdata (1126:1126:1126) (1156:1156:1156))
        (PORT clrn (2175:2175:2175) (2148:2148:2148))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_decode\|stored_addr\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (256:256:256) (328:328:328))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_decode\|stored_addr\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2209:2209:2209))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2175:2175:2175) (2148:2148:2148))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_fetch\|fetched_addr\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1047:1047:1047) (1062:1062:1062))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_fetch\|fetched_addr\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2203:2203:2203))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2169:2169:2169) (2142:2142:2142))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_decode\|stored_addr\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2203:2203:2203))
        (PORT asdata (663:663:663) (739:739:739))
        (PORT clrn (2169:2169:2169) (2142:2142:2142))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_fetch\|fetched_addr\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2203:2203:2203))
        (PORT asdata (2163:2163:2163) (2157:2157:2157))
        (PORT clrn (2169:2169:2169) (2142:2142:2142))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_decode\|stored_addr\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (258:258:258) (330:330:330))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_decode\|stored_addr\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2203:2203:2203))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2169:2169:2169) (2142:2142:2142))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_fetch\|fetched_addr\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1694:1694:1694) (1697:1697:1697))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_fetch\|fetched_addr\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2203:2203:2203))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2169:2169:2169) (2142:2142:2142))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_decode\|stored_addr\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (257:257:257) (329:329:329))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_decode\|stored_addr\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2203:2203:2203))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2169:2169:2169) (2142:2142:2142))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_fetch\|fetched_addr\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2203:2203:2203))
        (PORT asdata (3484:3484:3484) (3474:3474:3474))
        (PORT clrn (2169:2169:2169) (2142:2142:2142))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_decode\|stored_addr\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (258:258:258) (330:330:330))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_decode\|stored_addr\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2203:2203:2203))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2169:2169:2169) (2142:2142:2142))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_fetch\|fetched_addr\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1081:1081:1081) (1101:1101:1101))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_fetch\|fetched_addr\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2203:2203:2203))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2169:2169:2169) (2142:2142:2142))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_decode\|stored_addr\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2203:2203:2203))
        (PORT asdata (661:661:661) (736:736:736))
        (PORT clrn (2169:2169:2169) (2142:2142:2142))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_fetch\|fetched_addr\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2203:2203:2203))
        (PORT asdata (2160:2160:2160) (2159:2159:2159))
        (PORT clrn (2169:2169:2169) (2142:2142:2142))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_decode\|stored_addr\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2203:2203:2203))
        (PORT asdata (663:663:663) (738:738:738))
        (PORT clrn (2169:2169:2169) (2142:2142:2142))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_fetch\|fetched_addr\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (3043:3043:3043) (3043:3043:3043))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_fetch\|fetched_addr\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2203:2203:2203))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2169:2169:2169) (2142:2142:2142))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_decode\|stored_addr\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (257:257:257) (329:329:329))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_decode\|stored_addr\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2203:2203:2203))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2169:2169:2169) (2142:2142:2142))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_fetch\|fetched_addr\[12\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (685:685:685) (721:721:721))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_fetch\|fetched_addr\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2209:2209:2209))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2175:2175:2175) (2148:2148:2148))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_decode\|stored_addr\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2209:2209:2209))
        (PORT asdata (664:664:664) (739:739:739))
        (PORT clrn (2175:2175:2175) (2148:2148:2148))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_fetch\|fetched_addr\[13\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (673:673:673) (701:701:701))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_fetch\|fetched_addr\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2209:2209:2209))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2175:2175:2175) (2148:2148:2148))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_decode\|stored_addr\[13\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (259:259:259) (331:331:331))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_decode\|stored_addr\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2209:2209:2209))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2175:2175:2175) (2148:2148:2148))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_fetch\|fetched_addr\[14\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (289:289:289) (376:376:376))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_fetch\|fetched_addr\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2212:2212:2212))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2178:2178:2178) (2151:2151:2151))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_decode\|stored_addr\[14\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (711:711:711) (732:732:732))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_decode\|stored_addr\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2209:2209:2209))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2175:2175:2175) (2148:2148:2148))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|b2v_inst15\|stack\|lifo_rtl_0\|auto_generated\|ram_block1a0.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (825:825:825) (858:858:858))
        (PORT d[1] (841:841:841) (861:861:861))
        (PORT d[2] (798:798:798) (828:828:828))
        (PORT d[3] (817:817:817) (849:849:849))
        (PORT d[4] (838:838:838) (856:856:856))
        (PORT d[5] (844:844:844) (881:881:881))
        (PORT d[6] (823:823:823) (860:860:860))
        (PORT d[7] (823:823:823) (863:863:863))
        (PORT d[8] (814:814:814) (854:854:854))
        (PORT d[9] (828:828:828) (864:864:864))
        (PORT d[10] (795:795:795) (836:836:836))
        (PORT d[11] (821:821:821) (857:857:857))
        (PORT d[12] (854:854:854) (882:882:882))
        (PORT d[13] (825:825:825) (854:854:854))
        (PORT d[14] (832:832:832) (863:863:863))
        (PORT clk (2567:2567:2567) (2598:2598:2598))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|b2v_inst15\|stack\|lifo_rtl_0\|auto_generated\|ram_block1a0.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1126:1126:1126) (1146:1146:1146))
        (PORT d[1] (1148:1148:1148) (1178:1178:1178))
        (PORT d[2] (1188:1188:1188) (1219:1219:1219))
        (PORT d[3] (1206:1206:1206) (1237:1237:1237))
        (PORT d[4] (1176:1176:1176) (1207:1207:1207))
        (PORT clk (2563:2563:2563) (2594:2594:2594))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|b2v_inst15\|stack\|lifo_rtl_0\|auto_generated\|ram_block1a0.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1440:1440:1440) (1345:1345:1345))
        (PORT clk (2563:2563:2563) (2594:2594:2594))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|b2v_inst15\|stack\|lifo_rtl_0\|auto_generated\|ram_block1a0.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2567:2567:2567) (2598:2598:2598))
        (PORT d[0] (2062:2062:2062) (1976:1976:1976))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|b2v_inst15\|stack\|lifo_rtl_0\|auto_generated\|ram_block1a0.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2568:2568:2568) (2599:2599:2599))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|b2v_inst15\|stack\|lifo_rtl_0\|auto_generated\|ram_block1a0.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2568:2568:2568) (2599:2599:2599))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|b2v_inst15\|stack\|lifo_rtl_0\|auto_generated\|ram_block1a0.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2568:2568:2568) (2599:2599:2599))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|b2v_inst15\|stack\|lifo_rtl_0\|auto_generated\|ram_block1a0.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2568:2568:2568) (2599:2599:2599))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|b2v_inst15\|stack\|lifo_rtl_0\|auto_generated\|ram_block1a0.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (798:798:798) (790:790:790))
        (PORT d[1] (1068:1068:1068) (1057:1057:1057))
        (PORT d[2] (1067:1067:1067) (1057:1057:1057))
        (PORT d[3] (1048:1048:1048) (1034:1034:1034))
        (PORT d[4] (1054:1054:1054) (1043:1043:1043))
        (PORT clk (2521:2521:2521) (2516:2516:2516))
        (PORT ena (1949:1949:1949) (1867:1867:1867))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|b2v_inst15\|stack\|lifo_rtl_0\|auto_generated\|ram_block1a0.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2516:2516:2516))
        (PORT d[0] (1949:1949:1949) (1867:1867:1867))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|b2v_inst15\|stack\|lifo_rtl_0\|auto_generated\|ram_block1a0.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2517:2517:2517))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|b2v_inst15\|stack\|lifo_rtl_0\|auto_generated\|ram_block1a0.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2517:2517:2517))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|b2v_inst15\|stack\|lifo_rtl_0\|auto_generated\|ram_block1a0.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2517:2517:2517))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst14\|r_abs\[3\]\~43)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1185:1185:1185) (1237:1237:1237))
        (PORT datab (1926:1926:1926) (1936:1936:1936))
        (PORT datac (719:719:719) (767:767:767))
        (PORT datad (1583:1583:1583) (1695:1695:1695))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (389:389:389) (386:386:386))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst14\|r_abs\[3\]\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1188:1188:1188) (1240:1240:1240))
        (PORT datab (1922:1922:1922) (1931:1931:1931))
        (PORT datac (1357:1357:1357) (1400:1400:1400))
        (PORT datad (206:206:206) (230:230:230))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst14\|r_abs\[0\]\~reg0)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2212:2212:2212))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1352:1352:1352) (1327:1327:1327))
        (PORT clrn (2177:2177:2177) (2150:2150:2150))
        (PORT sclr (1198:1198:1198) (1221:1221:1221))
        (PORT sload (1795:1795:1795) (1885:1885:1885))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE rst\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (689:689:689) (795:795:795))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst7\|out\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2212:2212:2212))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (870:870:870) (919:919:919))
        (PORT sclr (4822:4822:4822) (5246:5246:5246))
        (PORT sload (1166:1166:1166) (1276:1276:1276))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst7\|out\[1\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT datab (307:307:307) (390:390:390))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst14\|r_abs\[1\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1620:1620:1620) (1609:1609:1609))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst14\|r_abs\[1\]\~reg0)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2212:2212:2212))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1338:1338:1338) (1329:1329:1329))
        (PORT clrn (2177:2177:2177) (2150:2150:2150))
        (PORT sclr (1198:1198:1198) (1221:1221:1221))
        (PORT sload (1795:1795:1795) (1885:1885:1885))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst7\|out\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2212:2212:2212))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1114:1114:1114) (1148:1148:1148))
        (PORT sclr (4822:4822:4822) (5246:5246:5246))
        (PORT sload (1166:1166:1166) (1276:1276:1276))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst7\|out\[2\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (309:309:309) (399:399:399))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst14\|r_abs\[2\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT datab (2354:2354:2354) (2285:2285:2285))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst14\|r_abs\[2\]\~reg0)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2212:2212:2212))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1358:1358:1358) (1339:1339:1339))
        (PORT clrn (2177:2177:2177) (2150:2150:2150))
        (PORT sclr (1198:1198:1198) (1221:1221:1221))
        (PORT sload (1795:1795:1795) (1885:1885:1885))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst7\|out\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2212:2212:2212))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1075:1075:1075) (1104:1104:1104))
        (PORT sclr (4822:4822:4822) (5246:5246:5246))
        (PORT sload (1166:1166:1166) (1276:1276:1276))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst7\|out\[3\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT datab (331:331:331) (413:413:413))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst14\|r_abs\[3\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT datab (1371:1371:1371) (1389:1389:1389))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst14\|r_abs\[3\]\~reg0)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2212:2212:2212))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1432:1432:1432) (1404:1404:1404))
        (PORT clrn (2177:2177:2177) (2150:2150:2150))
        (PORT sclr (1198:1198:1198) (1221:1221:1221))
        (PORT sload (1795:1795:1795) (1885:1885:1885))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst7\|out\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2212:2212:2212))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1311:1311:1311) (1314:1314:1314))
        (PORT sclr (4822:4822:4822) (5246:5246:5246))
        (PORT sload (1166:1166:1166) (1276:1276:1276))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst7\|out\[4\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (399:399:399))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst14\|r_abs\[4\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1103:1103:1103) (1158:1158:1158))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst14\|r_abs\[4\]\~reg0)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2212:2212:2212))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1395:1395:1395) (1362:1362:1362))
        (PORT clrn (2177:2177:2177) (2150:2150:2150))
        (PORT sclr (1198:1198:1198) (1221:1221:1221))
        (PORT sload (1795:1795:1795) (1885:1885:1885))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst7\|out\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2212:2212:2212))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (869:869:869) (917:917:917))
        (PORT sclr (4822:4822:4822) (5246:5246:5246))
        (PORT sload (1166:1166:1166) (1276:1276:1276))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst7\|out\[5\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (400:400:400))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst14\|r_abs\[5\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1381:1381:1381) (1381:1381:1381))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst14\|r_abs\[5\]\~reg0)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2212:2212:2212))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1429:1429:1429) (1401:1401:1401))
        (PORT clrn (2177:2177:2177) (2150:2150:2150))
        (PORT sclr (1198:1198:1198) (1221:1221:1221))
        (PORT sload (1795:1795:1795) (1885:1885:1885))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst7\|out\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2212:2212:2212))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (834:834:834) (889:889:889))
        (PORT sclr (4822:4822:4822) (5246:5246:5246))
        (PORT sload (1166:1166:1166) (1276:1276:1276))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst7\|out\[6\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT datab (309:309:309) (392:392:392))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst14\|r_abs\[6\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT datab (1402:1402:1402) (1405:1405:1405))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst14\|r_abs\[6\]\~reg0)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2212:2212:2212))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1360:1360:1360) (1347:1347:1347))
        (PORT clrn (2177:2177:2177) (2150:2150:2150))
        (PORT sclr (1198:1198:1198) (1221:1221:1221))
        (PORT sload (1795:1795:1795) (1885:1885:1885))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst7\|out\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2212:2212:2212))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (869:869:869) (918:918:918))
        (PORT sclr (4822:4822:4822) (5246:5246:5246))
        (PORT sload (1166:1166:1166) (1276:1276:1276))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst7\|out\[7\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT datab (309:309:309) (392:392:392))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst14\|r_abs\[7\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT datab (1339:1339:1339) (1335:1335:1335))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst14\|r_abs\[7\]\~reg0)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2212:2212:2212))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1397:1397:1397) (1366:1366:1366))
        (PORT clrn (2177:2177:2177) (2150:2150:2150))
        (PORT sclr (1198:1198:1198) (1221:1221:1221))
        (PORT sload (1795:1795:1795) (1885:1885:1885))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst7\|out\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2212:2212:2212))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (872:872:872) (921:921:921))
        (PORT sclr (4822:4822:4822) (5246:5246:5246))
        (PORT sload (1166:1166:1166) (1276:1276:1276))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst7\|out\[8\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT datab (309:309:309) (392:392:392))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst14\|r_abs\[8\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT datab (2383:2383:2383) (2300:2300:2300))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst14\|r_abs\[8\]\~reg0)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2212:2212:2212))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1819:1819:1819) (1740:1740:1740))
        (PORT clrn (2177:2177:2177) (2150:2150:2150))
        (PORT sclr (1198:1198:1198) (1221:1221:1221))
        (PORT sload (1795:1795:1795) (1885:1885:1885))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst7\|out\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2212:2212:2212))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1086:1086:1086) (1114:1114:1114))
        (PORT sclr (4822:4822:4822) (5246:5246:5246))
        (PORT sload (1166:1166:1166) (1276:1276:1276))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst7\|out\[9\]\~33)
    (DELAY
      (ABSOLUTE
        (PORT datab (309:309:309) (392:392:392))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst14\|r_abs\[9\]\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1345:1345:1345) (1348:1348:1348))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst14\|r_abs\[9\]\~reg0)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2212:2212:2212))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1309:1309:1309) (1266:1266:1266))
        (PORT clrn (2177:2177:2177) (2150:2150:2150))
        (PORT sclr (1198:1198:1198) (1221:1221:1221))
        (PORT sload (1795:1795:1795) (1885:1885:1885))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst7\|out\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2212:2212:2212))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1642:1642:1642) (1648:1648:1648))
        (PORT sclr (4822:4822:4822) (5246:5246:5246))
        (PORT sload (1166:1166:1166) (1276:1276:1276))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst7\|out\[10\]\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (400:400:400))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst14\|r_abs\[10\]\~35)
    (DELAY
      (ABSOLUTE
        (PORT datab (1295:1295:1295) (1316:1316:1316))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst14\|r_abs\[10\]\~reg0)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2212:2212:2212))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1101:1101:1101) (1077:1077:1077))
        (PORT clrn (2177:2177:2177) (2150:2150:2150))
        (PORT sclr (1198:1198:1198) (1221:1221:1221))
        (PORT sload (1795:1795:1795) (1885:1885:1885))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst7\|out\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2212:2212:2212))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (832:832:832) (888:888:888))
        (PORT sclr (4822:4822:4822) (5246:5246:5246))
        (PORT sload (1166:1166:1166) (1276:1276:1276))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst7\|out\[11\]\~37)
    (DELAY
      (ABSOLUTE
        (PORT datab (308:308:308) (392:392:392))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst14\|r_abs\[11\]\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1387:1387:1387) (1389:1389:1389))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst14\|r_abs\[11\]\~reg0)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2212:2212:2212))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1659:1659:1659) (1626:1626:1626))
        (PORT clrn (2177:2177:2177) (2150:2150:2150))
        (PORT sclr (1198:1198:1198) (1221:1221:1221))
        (PORT sload (1795:1795:1795) (1885:1885:1885))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst7\|out\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2212:2212:2212))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1116:1116:1116) (1134:1134:1134))
        (PORT sclr (4822:4822:4822) (5246:5246:5246))
        (PORT sload (1166:1166:1166) (1276:1276:1276))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst7\|out\[12\]\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (400:400:400))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst14\|r_abs\[12\]\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1581:1581:1581) (1604:1604:1604))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst14\|r_abs\[12\]\~reg0)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2212:2212:2212))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (2053:2053:2053) (2020:2020:2020))
        (PORT clrn (2177:2177:2177) (2150:2150:2150))
        (PORT sclr (1198:1198:1198) (1221:1221:1221))
        (PORT sload (1795:1795:1795) (1885:1885:1885))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst7\|out\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2212:2212:2212))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1137:1137:1137) (1164:1164:1164))
        (PORT sclr (4822:4822:4822) (5246:5246:5246))
        (PORT sload (1166:1166:1166) (1276:1276:1276))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst7\|out\[13\]\~41)
    (DELAY
      (ABSOLUTE
        (PORT datab (308:308:308) (391:391:391))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst14\|r_abs\[13\]\~41)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1348:1348:1348) (1352:1352:1352))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst14\|r_abs\[13\]\~reg0)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2212:2212:2212))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1786:1786:1786) (1766:1766:1766))
        (PORT clrn (2177:2177:2177) (2150:2150:2150))
        (PORT sclr (1198:1198:1198) (1221:1221:1221))
        (PORT sload (1795:1795:1795) (1885:1885:1885))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst7\|out\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2212:2212:2212))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1115:1115:1115) (1149:1149:1149))
        (PORT sclr (4822:4822:4822) (5246:5246:5246))
        (PORT sload (1166:1166:1166) (1276:1276:1276))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst7\|out\[14\]\~43)
    (DELAY
      (ABSOLUTE
        (PORT dataa (318:318:318) (412:412:412))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst14\|r_abs\[14\]\~45)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1721:1721:1721) (1708:1708:1708))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst14\|r_abs\[14\]\~reg0)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2212:2212:2212))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1074:1074:1074) (1060:1060:1060))
        (PORT clrn (2177:2177:2177) (2150:2150:2150))
        (PORT sclr (1198:1198:1198) (1221:1221:1221))
        (PORT sload (1795:1795:1795) (1885:1885:1885))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst7\|out\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2212:2212:2212))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1075:1075:1075) (1106:1106:1106))
        (PORT sclr (4822:4822:4822) (5246:5246:5246))
        (PORT sload (1166:1166:1166) (1276:1276:1276))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|decode4\|w_anode1677w\[2\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (797:797:797) (826:826:826))
        (PORT datab (809:809:809) (881:881:881))
        (PORT datad (796:796:796) (854:854:854))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|decode5\|w_anode1677w\[2\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (1663:1663:1663) (1672:1672:1672))
        (PORT datad (1406:1406:1406) (1416:1416:1416))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|decode5\|w_anode1677w\[2\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1946:1946:1946) (1916:1916:1916))
        (PORT datab (1059:1059:1059) (1095:1095:1095))
        (PORT datac (1097:1097:1097) (1137:1137:1137))
        (PORT datad (235:235:235) (273:273:273))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|rden_decode_a\|w_anode1677w\[2\])
    (DELAY
      (ABSOLUTE
        (PORT datab (807:807:807) (879:879:879))
        (PORT datac (251:251:251) (295:295:295))
        (PORT datad (792:792:792) (850:850:850))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst3\|Selector4\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1515:1515:1515) (1520:1520:1520))
        (PORT datad (958:958:958) (945:945:945))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a96.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1156:1156:1156) (1134:1134:1134))
        (PORT clk (2567:2567:2567) (2598:2598:2598))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a96.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1128:1128:1128) (1160:1160:1160))
        (PORT d[1] (1445:1445:1445) (1454:1454:1454))
        (PORT d[2] (1459:1459:1459) (1476:1476:1476))
        (PORT d[3] (2054:2054:2054) (2050:2050:2050))
        (PORT d[4] (2808:2808:2808) (2787:2787:2787))
        (PORT d[5] (1403:1403:1403) (1413:1413:1413))
        (PORT d[6] (1831:1831:1831) (1835:1835:1835))
        (PORT d[7] (1735:1735:1735) (1752:1752:1752))
        (PORT d[8] (3143:3143:3143) (3144:3144:3144))
        (PORT d[9] (3683:3683:3683) (3837:3837:3837))
        (PORT d[10] (1785:1785:1785) (1788:1788:1788))
        (PORT d[11] (3440:3440:3440) (3432:3432:3432))
        (PORT d[12] (1437:1437:1437) (1450:1450:1450))
        (PORT clk (2563:2563:2563) (2594:2594:2594))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a96.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4091:4091:4091) (3945:3945:3945))
        (PORT clk (2563:2563:2563) (2594:2594:2594))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a96.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5251:5251:5251) (5180:5180:5180))
        (PORT clk (2563:2563:2563) (2594:2594:2594))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a96.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2567:2567:2567) (2598:2598:2598))
        (PORT d[0] (4266:4266:4266) (4121:4121:4121))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a96.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2568:2568:2568) (2599:2599:2599))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a96.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2568:2568:2568) (2599:2599:2599))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a96.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2568:2568:2568) (2599:2599:2599))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a96.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2568:2568:2568) (2599:2599:2599))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a96.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2258:2258:2258) (2328:2328:2328))
        (PORT clk (2516:2516:2516) (2509:2509:2509))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a96.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4015:4015:4015) (4088:4088:4088))
        (PORT d[1] (3797:3797:3797) (3874:3874:3874))
        (PORT d[2] (4450:4450:4450) (4513:4513:4513))
        (PORT d[3] (4174:4174:4174) (4249:4249:4249))
        (PORT d[4] (4641:4641:4641) (4724:4724:4724))
        (PORT d[5] (3126:3126:3126) (3259:3259:3259))
        (PORT d[6] (2907:2907:2907) (2858:2858:2858))
        (PORT d[7] (3332:3332:3332) (3435:3435:3435))
        (PORT d[8] (5252:5252:5252) (5245:5245:5245))
        (PORT d[9] (5949:5949:5949) (5883:5883:5883))
        (PORT d[10] (2601:2601:2601) (2559:2559:2559))
        (PORT d[11] (2712:2712:2712) (2832:2832:2832))
        (PORT d[12] (5399:5399:5399) (5399:5399:5399))
        (PORT clk (2511:2511:2511) (2505:2505:2505))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a96.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6907:6907:6907) (6878:6878:6878))
        (PORT clk (2511:2511:2511) (2505:2505:2505))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a96.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2509:2509:2509))
        (PORT d[0] (2835:2835:2835) (2726:2726:2726))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a96.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2510:2510:2510))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a96.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2510:2510:2510))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a96.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2510:2510:2510))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a96.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2510:2510:2510))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|address_reg_b\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1638:1638:1638) (1640:1640:1640))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|address_reg_b\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2145:2145:2145) (2154:2154:2154))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|decode4\|w_anode1661w\[2\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (502:502:502) (575:575:575))
        (PORT datab (810:810:810) (883:883:883))
        (PORT datac (749:749:749) (784:784:784))
        (PORT datad (799:799:799) (857:857:857))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|decode5\|w_anode1661w\[2\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (1668:1668:1668) (1677:1677:1677))
        (PORT datad (1408:1408:1408) (1419:1419:1419))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|decode5\|w_anode1661w\[2\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1354:1354:1354) (1390:1390:1390))
        (PORT datab (1707:1707:1707) (1689:1689:1689))
        (PORT datac (1102:1102:1102) (1142:1142:1142))
        (PORT datad (237:237:237) (274:274:274))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|rden_decode_a\|w_anode1661w\[2\])
    (DELAY
      (ABSOLUTE
        (PORT datab (807:807:807) (879:879:879))
        (PORT datac (251:251:251) (294:294:294))
        (PORT datad (793:793:793) (850:850:850))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a32.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1426:1426:1426) (1393:1393:1393))
        (PORT clk (2566:2566:2566) (2597:2597:2597))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a32.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1090:1090:1090) (1130:1130:1130))
        (PORT d[1] (1442:1442:1442) (1458:1458:1458))
        (PORT d[2] (1110:1110:1110) (1150:1150:1150))
        (PORT d[3] (2103:2103:2103) (2101:2101:2101))
        (PORT d[4] (1386:1386:1386) (1395:1395:1395))
        (PORT d[5] (1443:1443:1443) (1455:1455:1455))
        (PORT d[6] (1787:1787:1787) (1789:1789:1789))
        (PORT d[7] (2110:2110:2110) (2115:2115:2115))
        (PORT d[8] (2793:2793:2793) (2798:2798:2798))
        (PORT d[9] (4007:4007:4007) (4149:4149:4149))
        (PORT d[10] (1453:1453:1453) (1467:1467:1467))
        (PORT d[11] (3177:3177:3177) (3181:3181:3181))
        (PORT d[12] (2451:2451:2451) (2454:2454:2454))
        (PORT clk (2562:2562:2562) (2593:2593:2593))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a32.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3122:3122:3122) (3130:3130:3130))
        (PORT clk (2562:2562:2562) (2593:2593:2593))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a32.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5294:5294:5294) (5221:5221:5221))
        (PORT clk (2562:2562:2562) (2593:2593:2593))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a32.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2566:2566:2566) (2597:2597:2597))
        (PORT d[0] (2850:2850:2850) (2727:2727:2727))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a32.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2567:2567:2567) (2598:2598:2598))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a32.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2567:2567:2567) (2598:2598:2598))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a32.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2567:2567:2567) (2598:2598:2598))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a32.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2567:2567:2567) (2598:2598:2598))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a32.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2231:2231:2231) (2286:2286:2286))
        (PORT clk (2515:2515:2515) (2509:2509:2509))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a32.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4360:4360:4360) (4423:4423:4423))
        (PORT d[1] (3798:3798:3798) (3874:3874:3874))
        (PORT d[2] (4818:4818:4818) (4879:4879:4879))
        (PORT d[3] (4782:4782:4782) (4842:4842:4842))
        (PORT d[4] (4928:4928:4928) (5000:5000:5000))
        (PORT d[5] (3736:3736:3736) (3840:3840:3840))
        (PORT d[6] (2648:2648:2648) (2594:2594:2594))
        (PORT d[7] (3278:3278:3278) (3382:3382:3382))
        (PORT d[8] (5251:5251:5251) (5244:5244:5244))
        (PORT d[9] (6273:6273:6273) (6202:6202:6202))
        (PORT d[10] (2281:2281:2281) (2248:2248:2248))
        (PORT d[11] (3096:3096:3096) (3202:3202:3202))
        (PORT d[12] (5999:5999:5999) (5966:5966:5966))
        (PORT clk (2510:2510:2510) (2505:2505:2505))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a32.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2220:2220:2220) (2190:2190:2190))
        (PORT clk (2510:2510:2510) (2505:2505:2505))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a32.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2509:2509:2509))
        (PORT d[0] (2814:2814:2814) (2702:2702:2702))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a32.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2510:2510:2510))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a32.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2510:2510:2510))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a32.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2510:2510:2510))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a32.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2510:2510:2510))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|decode4\|w_anode1669w\[2\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (505:505:505) (579:579:579))
        (PORT datab (805:805:805) (877:877:877))
        (PORT datac (738:738:738) (772:772:772))
        (PORT datad (790:790:790) (847:847:847))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|decode5\|w_anode1669w\[2\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (1669:1669:1669) (1678:1678:1678))
        (PORT datad (1409:1409:1409) (1420:1420:1420))
        (IOPATH datab combout (389:389:389) (386:386:386))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|decode5\|w_anode1669w\[2\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1352:1352:1352) (1387:1387:1387))
        (PORT datab (1606:1606:1606) (1601:1601:1601))
        (PORT datac (1098:1098:1098) (1138:1138:1138))
        (PORT datad (236:236:236) (273:273:273))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|rden_decode_a\|w_anode1669w\[2\])
    (DELAY
      (ABSOLUTE
        (PORT datab (808:808:808) (880:880:880))
        (PORT datac (249:249:249) (292:292:292))
        (PORT datad (795:795:795) (853:853:853))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a64.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1473:1473:1473) (1443:1443:1443))
        (PORT clk (2561:2561:2561) (2588:2588:2588))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a64.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1443:1443:1443) (1468:1468:1468))
        (PORT d[1] (2788:2788:2788) (2790:2790:2790))
        (PORT d[2] (1492:1492:1492) (1525:1525:1525))
        (PORT d[3] (2054:2054:2054) (2048:2048:2048))
        (PORT d[4] (2463:2463:2463) (2448:2448:2448))
        (PORT d[5] (1746:1746:1746) (1743:1743:1743))
        (PORT d[6] (4858:4858:4858) (4824:4824:4824))
        (PORT d[7] (1777:1777:1777) (1793:1793:1793))
        (PORT d[8] (2742:2742:2742) (2743:2743:2743))
        (PORT d[9] (4189:4189:4189) (4262:4262:4262))
        (PORT d[10] (3772:3772:3772) (3753:3753:3753))
        (PORT d[11] (1714:1714:1714) (1718:1718:1718))
        (PORT d[12] (2128:2128:2128) (2139:2139:2139))
        (PORT clk (2557:2557:2557) (2584:2584:2584))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a64.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4348:4348:4348) (4222:4222:4222))
        (PORT clk (2557:2557:2557) (2584:2584:2584))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a64.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5357:5357:5357) (5198:5198:5198))
        (PORT clk (2557:2557:2557) (2584:2584:2584))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a64.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2561:2561:2561) (2588:2588:2588))
        (PORT d[0] (2636:2636:2636) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a64.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2562:2562:2562) (2589:2589:2589))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a64.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2562:2562:2562) (2589:2589:2589))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a64.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2562:2562:2562) (2589:2589:2589))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a64.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2562:2562:2562) (2589:2589:2589))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a64.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2194:2194:2194) (2261:2261:2261))
        (PORT clk (2510:2510:2510) (2500:2500:2500))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a64.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4355:4355:4355) (4419:4419:4419))
        (PORT d[1] (4102:4102:4102) (4173:4173:4173))
        (PORT d[2] (4817:4817:4817) (4881:4881:4881))
        (PORT d[3] (4809:4809:4809) (4880:4880:4880))
        (PORT d[4] (5382:5382:5382) (5453:5453:5453))
        (PORT d[5] (3790:3790:3790) (3901:3901:3901))
        (PORT d[6] (3257:3257:3257) (3199:3199:3199))
        (PORT d[7] (3657:3657:3657) (3761:3761:3761))
        (PORT d[8] (4917:4917:4917) (4912:4912:4912))
        (PORT d[9] (6300:6300:6300) (6232:6232:6232))
        (PORT d[10] (2228:2228:2228) (2188:2188:2188))
        (PORT d[11] (2673:2673:2673) (2788:2788:2788))
        (PORT d[12] (6072:6072:6072) (6202:6202:6202))
        (PORT clk (2505:2505:2505) (2496:2496:2496))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a64.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5342:5342:5342) (5187:5187:5187))
        (PORT clk (2505:2505:2505) (2496:2496:2496))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a64.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2500:2500:2500))
        (PORT d[0] (2276:2276:2276) (2180:2180:2180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a64.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a64.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a64.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a64.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|address_reg_b\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1409:1409:1409) (1420:1420:1420))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|address_reg_b\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2145:2145:2145) (2154:2154:2154))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|decode4\|w_anode1648w\[2\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (504:504:504) (578:578:578))
        (PORT datab (807:807:807) (879:879:879))
        (PORT datac (742:742:742) (777:777:777))
        (PORT datad (793:793:793) (851:851:851))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|decode5\|w_anode1648w\[2\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (1663:1663:1663) (1672:1672:1672))
        (PORT datad (1406:1406:1406) (1417:1417:1417))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|decode5\|w_anode1648w\[2\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1581:1581:1581) (1571:1571:1571))
        (PORT datab (1061:1061:1061) (1097:1097:1097))
        (PORT datac (1103:1103:1103) (1143:1143:1143))
        (PORT datad (237:237:237) (275:275:275))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|rden_decode_a\|w_anode1648w\[2\])
    (DELAY
      (ABSOLUTE
        (PORT datab (805:805:805) (877:877:877))
        (PORT datac (252:252:252) (296:296:296))
        (PORT datad (790:790:790) (848:848:848))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1465:1465:1465) (1434:1434:1434))
        (PORT clk (2565:2565:2565) (2595:2595:2595))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1113:1113:1113) (1146:1146:1146))
        (PORT d[1] (1481:1481:1481) (1496:1496:1496))
        (PORT d[2] (1112:1112:1112) (1151:1151:1151))
        (PORT d[3] (2074:2074:2074) (2071:2071:2071))
        (PORT d[4] (2777:2777:2777) (2766:2766:2766))
        (PORT d[5] (1481:1481:1481) (1497:1497:1497))
        (PORT d[6] (1470:1470:1470) (1483:1483:1483))
        (PORT d[7] (1408:1408:1408) (1432:1432:1432))
        (PORT d[8] (2766:2766:2766) (2770:2770:2770))
        (PORT d[9] (4020:4020:4020) (4162:4162:4162))
        (PORT d[10] (3806:3806:3806) (3787:3787:3787))
        (PORT d[11] (2808:2808:2808) (2813:2813:2813))
        (PORT d[12] (2137:2137:2137) (2148:2148:2148))
        (PORT clk (2561:2561:2561) (2591:2591:2591))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1629:1629:1629) (1525:1525:1525))
        (PORT clk (2561:2561:2561) (2591:2591:2591))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5299:5299:5299) (5228:5228:5228))
        (PORT clk (2561:2561:2561) (2591:2591:2591))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2565:2565:2565) (2595:2595:2595))
        (PORT d[0] (2325:2325:2325) (2235:2235:2235))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2566:2566:2566) (2596:2596:2596))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2566:2566:2566) (2596:2596:2596))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2566:2566:2566) (2596:2596:2596))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2566:2566:2566) (2596:2596:2596))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1879:1879:1879) (1956:1956:1956))
        (PORT clk (2514:2514:2514) (2507:2507:2507))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4372:4372:4372) (4438:4438:4438))
        (PORT d[1] (3764:3764:3764) (3842:3842:3842))
        (PORT d[2] (5174:5174:5174) (5230:5230:5230))
        (PORT d[3] (4793:4793:4793) (4855:4855:4855))
        (PORT d[4] (4984:4984:4984) (5064:5064:5064))
        (PORT d[5] (3460:3460:3460) (3579:3579:3579))
        (PORT d[6] (2668:2668:2668) (2613:2613:2613))
        (PORT d[7] (3002:3002:3002) (3113:3113:3113))
        (PORT d[8] (5228:5228:5228) (5217:5217:5217))
        (PORT d[9] (6321:6321:6321) (6262:6262:6262))
        (PORT d[10] (2249:2249:2249) (2212:2212:2212))
        (PORT d[11] (3085:3085:3085) (3189:3189:3189))
        (PORT d[12] (5727:5727:5727) (5731:5731:5731))
        (PORT clk (2509:2509:2509) (2503:2503:2503))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2437:2437:2437) (2372:2372:2372))
        (PORT clk (2509:2509:2509) (2503:2503:2503))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2507:2507:2507))
        (PORT d[0] (3092:3092:3092) (2959:2959:2959))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2508:2508:2508))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2508:2508:2508))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2508:2508:2508))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2508:2508:2508))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1260:1260:1260) (1204:1204:1204))
        (PORT datab (2955:2955:2955) (3073:3073:3073))
        (PORT datac (3252:3252:3252) (3267:3267:3267))
        (PORT datad (945:945:945) (919:919:919))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (402:402:402) (378:378:378))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (703:703:703) (679:679:679))
        (PORT datab (2959:2959:2959) (3078:3078:3078))
        (PORT datac (937:937:937) (905:905:905))
        (PORT datad (206:206:206) (230:230:230))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst3\|Selector3\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (4721:4721:4721) (4948:4948:4948))
        (PORT datad (3429:3429:3429) (3430:3430:3430))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a97.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1545:1545:1545) (1539:1539:1539))
        (PORT clk (2558:2558:2558) (2585:2585:2585))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a97.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (9634:9634:9634) (9596:9596:9596))
        (PORT d[1] (4813:4813:4813) (4721:4721:4721))
        (PORT d[2] (4534:4534:4534) (4445:4445:4445))
        (PORT d[3] (3772:3772:3772) (3782:3782:3782))
        (PORT d[4] (4243:4243:4243) (4165:4165:4165))
        (PORT d[5] (6499:6499:6499) (6582:6582:6582))
        (PORT d[6] (7704:7704:7704) (7699:7699:7699))
        (PORT d[7] (3873:3873:3873) (3784:3784:3784))
        (PORT d[8] (5549:5549:5549) (5452:5452:5452))
        (PORT d[9] (3623:3623:3623) (3732:3732:3732))
        (PORT d[10] (4545:4545:4545) (4477:4477:4477))
        (PORT d[11] (7108:7108:7108) (7251:7251:7251))
        (PORT d[12] (2315:2315:2315) (2409:2409:2409))
        (PORT clk (2554:2554:2554) (2581:2581:2581))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a97.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5987:5987:5987) (6026:6026:6026))
        (PORT clk (2554:2554:2554) (2581:2581:2581))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a97.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4464:4464:4464) (4286:4286:4286))
        (PORT clk (2554:2554:2554) (2581:2581:2581))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a97.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2558:2558:2558) (2585:2585:2585))
        (PORT d[0] (5537:5537:5537) (5489:5489:5489))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a97.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2559:2559:2559) (2586:2586:2586))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a97.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2559:2559:2559) (2586:2586:2586))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a97.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2559:2559:2559) (2586:2586:2586))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a97.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2559:2559:2559) (2586:2586:2586))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a97.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1851:1851:1851) (1890:1890:1890))
        (PORT clk (2507:2507:2507) (2497:2497:2497))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a97.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5772:5772:5772) (5836:5836:5836))
        (PORT d[1] (4559:4559:4559) (4718:4718:4718))
        (PORT d[2] (5861:5861:5861) (5902:5902:5902))
        (PORT d[3] (4551:4551:4551) (4595:4595:4595))
        (PORT d[4] (6198:6198:6198) (6305:6305:6305))
        (PORT d[5] (3408:3408:3408) (3525:3525:3525))
        (PORT d[6] (8152:8152:8152) (7927:7927:7927))
        (PORT d[7] (5634:5634:5634) (5863:5863:5863))
        (PORT d[8] (5245:5245:5245) (5192:5192:5192))
        (PORT d[9] (5371:5371:5371) (5245:5245:5245))
        (PORT d[10] (5405:5405:5405) (5402:5402:5402))
        (PORT d[11] (3579:3579:3579) (3788:3788:3788))
        (PORT d[12] (5578:5578:5578) (5671:5671:5671))
        (PORT clk (2502:2502:2502) (2493:2493:2493))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a97.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4816:4816:4816) (4795:4795:4795))
        (PORT clk (2502:2502:2502) (2493:2493:2493))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a97.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2497:2497:2497))
        (PORT d[0] (5382:5382:5382) (5373:5373:5373))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a97.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2498:2498:2498))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a97.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2498:2498:2498))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a97.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2498:2498:2498))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a97.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2498:2498:2498))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a65.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2187:2187:2187) (2176:2176:2176))
        (PORT clk (2540:2540:2540) (2570:2570:2570))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a65.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (9262:9262:9262) (9211:9211:9211))
        (PORT d[1] (4046:4046:4046) (3964:3964:3964))
        (PORT d[2] (4225:4225:4225) (4142:4142:4142))
        (PORT d[3] (3832:3832:3832) (3840:3840:3840))
        (PORT d[4] (4757:4757:4757) (4652:4652:4652))
        (PORT d[5] (6202:6202:6202) (6303:6303:6303))
        (PORT d[6] (6905:6905:6905) (6908:6908:6908))
        (PORT d[7] (3572:3572:3572) (3485:3485:3485))
        (PORT d[8] (4044:4044:4044) (3947:3947:3947))
        (PORT d[9] (3357:3357:3357) (3477:3477:3477))
        (PORT d[10] (4163:4163:4163) (4098:4098:4098))
        (PORT d[11] (6353:6353:6353) (6503:6503:6503))
        (PORT d[12] (2693:2693:2693) (2783:2783:2783))
        (PORT clk (2536:2536:2536) (2566:2566:2566))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a65.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3434:3434:3434) (3376:3376:3376))
        (PORT clk (2536:2536:2536) (2566:2566:2566))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a65.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4090:4090:4090) (3915:3915:3915))
        (PORT clk (2536:2536:2536) (2566:2566:2566))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a65.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2570:2570:2570))
        (PORT d[0] (5972:5972:5972) (5820:5820:5820))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a65.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a65.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2571:2571:2571))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a65.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a65.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a65.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3007:3007:3007) (3028:3028:3028))
        (PORT clk (2489:2489:2489) (2482:2482:2482))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a65.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5042:5042:5042) (5107:5107:5107))
        (PORT d[1] (4490:4490:4490) (4630:4630:4630))
        (PORT d[2] (5150:5150:5150) (5194:5194:5194))
        (PORT d[3] (3849:3849:3849) (3901:3901:3901))
        (PORT d[4] (5424:5424:5424) (5533:5533:5533))
        (PORT d[5] (4397:4397:4397) (4609:4609:4609))
        (PORT d[6] (7807:7807:7807) (7581:7581:7581))
        (PORT d[7] (3755:3755:3755) (3945:3945:3945))
        (PORT d[8] (4913:4913:4913) (4867:4867:4867))
        (PORT d[9] (4995:4995:4995) (4869:4869:4869))
        (PORT d[10] (4745:4745:4745) (4753:4753:4753))
        (PORT d[11] (4305:4305:4305) (4533:4533:4533))
        (PORT d[12] (6720:6720:6720) (6842:6842:6842))
        (PORT clk (2484:2484:2484) (2478:2478:2478))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a65.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5023:5023:5023) (4781:4781:4781))
        (PORT clk (2484:2484:2484) (2478:2478:2478))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a65.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2482:2482:2482))
        (PORT d[0] (4786:4786:4786) (4857:4857:4857))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a65.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2483:2483:2483))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a65.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2483:2483:2483))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a65.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2483:2483:2483))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a65.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2483:2483:2483))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a33.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2575:2575:2575) (2556:2556:2556))
        (PORT clk (2489:2489:2489) (2509:2509:2509))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a33.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8302:8302:8302) (8270:8270:8270))
        (PORT d[1] (4079:4079:4079) (3986:3986:3986))
        (PORT d[2] (4282:4282:4282) (4214:4214:4214))
        (PORT d[3] (4143:4143:4143) (4186:4186:4186))
        (PORT d[4] (4126:4126:4126) (4035:4035:4035))
        (PORT d[5] (6873:6873:6873) (7003:7003:7003))
        (PORT d[6] (6594:6594:6594) (6600:6600:6600))
        (PORT d[7] (4265:4265:4265) (4262:4262:4262))
        (PORT d[8] (4491:4491:4491) (4396:4396:4396))
        (PORT d[9] (4392:4392:4392) (4534:4534:4534))
        (PORT d[10] (4460:4460:4460) (4389:4389:4389))
        (PORT d[11] (6355:6355:6355) (6504:6504:6504))
        (PORT d[12] (2673:2673:2673) (2801:2801:2801))
        (PORT clk (2485:2485:2485) (2505:2505:2505))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a33.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4034:4034:4034) (4155:4155:4155))
        (PORT clk (2485:2485:2485) (2505:2505:2505))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a33.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6246:6246:6246) (6222:6222:6222))
        (PORT clk (2485:2485:2485) (2505:2505:2505))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a33.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2509:2509:2509))
        (PORT d[0] (5615:5615:5615) (5600:5600:5600))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a33.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2510:2510:2510))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a33.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2510:2510:2510))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a33.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2510:2510:2510))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a33.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2510:2510:2510))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a33.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2984:2984:2984) (3005:3005:3005))
        (PORT clk (2438:2438:2438) (2422:2422:2422))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a33.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4400:4400:4400) (4470:4470:4470))
        (PORT d[1] (3841:3841:3841) (3998:3998:3998))
        (PORT d[2] (5023:5023:5023) (5030:5030:5030))
        (PORT d[3] (4211:4211:4211) (4253:4253:4253))
        (PORT d[4] (4688:4688:4688) (4803:4803:4803))
        (PORT d[5] (3983:3983:3983) (4189:4189:4189))
        (PORT d[6] (7187:7187:7187) (6976:6976:6976))
        (PORT d[7] (4496:4496:4496) (4720:4720:4720))
        (PORT d[8] (5263:5263:5263) (5206:5206:5206))
        (PORT d[9] (5621:5621:5621) (5484:5484:5484))
        (PORT d[10] (4707:4707:4707) (4702:4702:4702))
        (PORT d[11] (3922:3922:3922) (4155:4155:4155))
        (PORT d[12] (6010:6010:6010) (6144:6144:6144))
        (PORT clk (2433:2433:2433) (2418:2418:2418))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a33.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3348:3348:3348) (3407:3407:3407))
        (PORT clk (2433:2433:2433) (2418:2418:2418))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a33.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2438:2438:2438) (2422:2422:2422))
        (PORT d[0] (6189:6189:6189) (6118:6118:6118))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a33.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2439:2439:2439) (2423:2423:2423))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a33.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2439:2439:2439) (2423:2423:2423))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a33.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2439:2439:2439) (2423:2423:2423))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a33.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2439:2439:2439) (2423:2423:2423))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a1.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1547:1547:1547) (1538:1538:1538))
        (PORT clk (2551:2551:2551) (2573:2573:2573))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a1.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (9991:9991:9991) (9945:9945:9945))
        (PORT d[1] (4785:4785:4785) (4694:4694:4694))
        (PORT d[2] (5255:5255:5255) (5147:5147:5147))
        (PORT d[3] (4141:4141:4141) (4145:4145:4145))
        (PORT d[4] (4589:4589:4589) (4509:4509:4509))
        (PORT d[5] (6880:6880:6880) (6968:6968:6968))
        (PORT d[6] (6553:6553:6553) (6532:6532:6532))
        (PORT d[7] (4529:4529:4529) (4424:4424:4424))
        (PORT d[8] (5949:5949:5949) (5854:5854:5854))
        (PORT d[9] (3709:3709:3709) (3833:3833:3833))
        (PORT d[10] (4873:4873:4873) (4798:4798:4798))
        (PORT d[11] (7477:7477:7477) (7617:7617:7617))
        (PORT d[12] (2256:2256:2256) (2341:2341:2341))
        (PORT clk (2547:2547:2547) (2569:2569:2569))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a1.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4104:4104:4104) (3970:3970:3970))
        (PORT clk (2547:2547:2547) (2569:2569:2569))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a1.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4784:4784:4784) (4606:4606:4606))
        (PORT clk (2547:2547:2547) (2569:2569:2569))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a1.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2573:2573:2573))
        (PORT d[0] (6081:6081:6081) (6186:6186:6186))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a1.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2574:2574:2574))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a1.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2574:2574:2574))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a1.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2574:2574:2574))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a1.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2574:2574:2574))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a1.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1547:1547:1547) (1589:1589:1589))
        (PORT clk (2500:2500:2500) (2485:2485:2485))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a1.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6123:6123:6123) (6184:6184:6184))
        (PORT d[1] (4892:4892:4892) (5041:5041:5041))
        (PORT d[2] (5855:5855:5855) (5898:5898:5898))
        (PORT d[3] (4272:4272:4272) (4333:4333:4333))
        (PORT d[4] (6569:6569:6569) (6670:6670:6670))
        (PORT d[5] (3078:3078:3078) (3204:3204:3204))
        (PORT d[6] (8174:8174:8174) (7952:7952:7952))
        (PORT d[7] (5592:5592:5592) (5822:5822:5822))
        (PORT d[8] (5639:5639:5639) (5591:5591:5591))
        (PORT d[9] (5731:5731:5731) (5599:5599:5599))
        (PORT d[10] (5409:5409:5409) (5404:5404:5404))
        (PORT d[11] (3955:3955:3955) (4159:4159:4159))
        (PORT d[12] (7819:7819:7819) (7938:7938:7938))
        (PORT clk (2495:2495:2495) (2481:2481:2481))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a1.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3243:3243:3243) (3275:3275:3275))
        (PORT clk (2495:2495:2495) (2481:2481:2481))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a1.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2485:2485:2485))
        (PORT d[0] (3988:3988:3988) (3980:3980:3980))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a1.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2486:2486:2486))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a1.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2486:2486:2486))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a1.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2486:2486:2486))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a1.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2486:2486:2486))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[1\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3229:3229:3229) (3366:3366:3366))
        (PORT datab (2628:2628:2628) (2584:2584:2584))
        (PORT datac (2772:2772:2772) (2724:2724:2724))
        (PORT datad (1261:1261:1261) (1229:1229:1229))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[1\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1450:1450:1450) (1434:1434:1434))
        (PORT datab (1982:1982:1982) (1938:1938:1938))
        (PORT datac (2773:2773:2773) (2725:2725:2725))
        (PORT datad (203:203:203) (226:226:226))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst3\|Selector2\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (2387:2387:2387) (2322:2322:2322))
        (PORT datad (3429:3429:3429) (3431:3431:3431))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a98.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1418:1418:1418) (1395:1395:1395))
        (PORT clk (2551:2551:2551) (2582:2582:2582))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a98.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6728:6728:6728) (6632:6632:6632))
        (PORT d[1] (5486:5486:5486) (5388:5388:5388))
        (PORT d[2] (5644:5644:5644) (5544:5544:5544))
        (PORT d[3] (4814:4814:4814) (4786:4786:4786))
        (PORT d[4] (5256:5256:5256) (5160:5160:5160))
        (PORT d[5] (7243:7243:7243) (7329:7329:7329))
        (PORT d[6] (6935:6935:6935) (6910:6910:6910))
        (PORT d[7] (4601:4601:4601) (4505:4505:4505))
        (PORT d[8] (6353:6353:6353) (6260:6260:6260))
        (PORT d[9] (4062:4062:4062) (4187:4187:4187))
        (PORT d[10] (5288:5288:5288) (5213:5213:5213))
        (PORT d[11] (7837:7837:7837) (7975:7975:7975))
        (PORT d[12] (2878:2878:2878) (2937:2937:2937))
        (PORT clk (2547:2547:2547) (2578:2578:2578))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a98.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3826:3826:3826) (3788:3788:3788))
        (PORT clk (2547:2547:2547) (2578:2578:2578))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a98.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5142:5142:5142) (4964:4964:4964))
        (PORT clk (2547:2547:2547) (2578:2578:2578))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a98.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2582:2582:2582))
        (PORT d[0] (4708:4708:4708) (4575:4575:4575))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a98.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2583:2583:2583))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a98.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2583:2583:2583))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a98.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2583:2583:2583))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a98.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2583:2583:2583))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a98.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1221:1221:1221) (1268:1268:1268))
        (PORT clk (2500:2500:2500) (2494:2494:2494))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a98.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6501:6501:6501) (6563:6563:6563))
        (PORT d[1] (5260:5260:5260) (5422:5422:5422))
        (PORT d[2] (6221:6221:6221) (6262:6262:6262))
        (PORT d[3] (5039:5039:5039) (5087:5087:5087))
        (PORT d[4] (6928:6928:6928) (7035:7035:7035))
        (PORT d[5] (4229:4229:4229) (4345:4345:4345))
        (PORT d[6] (8512:8512:8512) (8286:8286:8286))
        (PORT d[7] (5946:5946:5946) (6173:6173:6173))
        (PORT d[8] (5969:5969:5969) (5912:5912:5912))
        (PORT d[9] (6085:6085:6085) (5950:5950:5950))
        (PORT d[10] (3369:3369:3369) (3281:3281:3281))
        (PORT d[11] (4350:4350:4350) (4558:4558:4558))
        (PORT d[12] (6045:6045:6045) (6183:6183:6183))
        (PORT clk (2495:2495:2495) (2490:2490:2490))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a98.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5064:5064:5064) (5031:5031:5031))
        (PORT clk (2495:2495:2495) (2490:2490:2490))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a98.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2494:2494:2494))
        (PORT d[0] (5025:5025:5025) (4984:4984:4984))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a98.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2495:2495:2495))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a98.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2495:2495:2495))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a98.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2495:2495:2495))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a98.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2495:2495:2495))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a66.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1115:1115:1115) (1100:1100:1100))
        (PORT clk (2553:2553:2553) (2575:2575:2575))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a66.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6740:6740:6740) (6644:6644:6644))
        (PORT d[1] (5167:5167:5167) (5075:5075:5075))
        (PORT d[2] (5596:5596:5596) (5491:5491:5491))
        (PORT d[3] (4749:4749:4749) (4730:4730:4730))
        (PORT d[4] (4892:4892:4892) (4807:4807:4807))
        (PORT d[5] (7220:7220:7220) (7296:7296:7296))
        (PORT d[6] (6562:6562:6562) (6541:6541:6541))
        (PORT d[7] (4222:4222:4222) (4124:4124:4124))
        (PORT d[8] (6368:6368:6368) (6275:6275:6275))
        (PORT d[9] (3748:3748:3748) (3876:3876:3876))
        (PORT d[10] (5278:5278:5278) (5202:5202:5202))
        (PORT d[11] (7472:7472:7472) (7613:7613:7613))
        (PORT d[12] (2311:2311:2311) (2403:2403:2403))
        (PORT clk (2549:2549:2549) (2571:2571:2571))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a66.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4514:4514:4514) (4438:4438:4438))
        (PORT clk (2549:2549:2549) (2571:2571:2571))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a66.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4818:4818:4818) (4645:4645:4645))
        (PORT clk (2549:2549:2549) (2571:2571:2571))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a66.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2575:2575:2575))
        (PORT d[0] (4314:4314:4314) (4116:4116:4116))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a66.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2576:2576:2576))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a66.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2576:2576:2576))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a66.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2576:2576:2576))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a66.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2576:2576:2576))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a66.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1256:1256:1256) (1303:1303:1303))
        (PORT clk (2502:2502:2502) (2487:2487:2487))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a66.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6120:6120:6120) (6183:6183:6183))
        (PORT d[1] (5254:5254:5254) (5412:5412:5412))
        (PORT d[2] (6183:6183:6183) (6221:6221:6221))
        (PORT d[3] (4307:4307:4307) (4370:4370:4370))
        (PORT d[4] (6550:6550:6550) (6650:6650:6650))
        (PORT d[5] (3814:3814:3814) (3931:3931:3931))
        (PORT d[6] (8550:8550:8550) (8328:8328:8328))
        (PORT d[7] (5985:5985:5985) (6210:6210:6210))
        (PORT d[8] (5914:5914:5914) (5860:5860:5860))
        (PORT d[9] (6023:6023:6023) (5889:5889:5889))
        (PORT d[10] (5744:5744:5744) (5737:5737:5737))
        (PORT d[11] (3992:3992:3992) (4208:4208:4208))
        (PORT d[12] (7868:7868:7868) (7991:7991:7991))
        (PORT clk (2497:2497:2497) (2483:2483:2483))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a66.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6108:6108:6108) (5849:5849:5849))
        (PORT clk (2497:2497:2497) (2483:2483:2483))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a66.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2487:2487:2487))
        (PORT d[0] (4098:4098:4098) (4097:4097:4097))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a66.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2488:2488:2488))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a66.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2488:2488:2488))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a66.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2488:2488:2488))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a66.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2488:2488:2488))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a2.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (786:786:786) (773:773:773))
        (PORT clk (2550:2550:2550) (2581:2581:2581))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a2.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6740:6740:6740) (6642:6642:6642))
        (PORT d[1] (5524:5524:5524) (5428:5428:5428))
        (PORT d[2] (5667:5667:5667) (5584:5584:5584))
        (PORT d[3] (3502:3502:3502) (3417:3417:3417))
        (PORT d[4] (5532:5532:5532) (5423:5423:5423))
        (PORT d[5] (7529:7529:7529) (7603:7603:7603))
        (PORT d[6] (6936:6936:6936) (6911:6911:6911))
        (PORT d[7] (4971:4971:4971) (4871:4871:4871))
        (PORT d[8] (6274:6274:6274) (6175:6175:6175))
        (PORT d[9] (4106:4106:4106) (4242:4242:4242))
        (PORT d[10] (5301:5301:5301) (5358:5358:5358))
        (PORT d[11] (6757:6757:6757) (6748:6748:6748))
        (PORT d[12] (2624:2624:2624) (2708:2708:2708))
        (PORT clk (2546:2546:2546) (2577:2577:2577))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a2.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4042:4042:4042) (4008:4008:4008))
        (PORT clk (2546:2546:2546) (2577:2577:2577))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a2.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5142:5142:5142) (4965:4965:4965))
        (PORT clk (2546:2546:2546) (2577:2577:2577))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a2.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2581:2581:2581))
        (PORT d[0] (5208:5208:5208) (5174:5174:5174))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a2.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a2.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2582:2582:2582))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a2.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a2.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a2.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1534:1534:1534) (1569:1569:1569))
        (PORT clk (2499:2499:2499) (2493:2493:2493))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a2.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6483:6483:6483) (6544:6544:6544))
        (PORT d[1] (5288:5288:5288) (5451:5451:5451))
        (PORT d[2] (6554:6554:6554) (6589:6589:6589))
        (PORT d[3] (4691:4691:4691) (4752:4752:4752))
        (PORT d[4] (6896:6896:6896) (7001:7001:7001))
        (PORT d[5] (4198:4198:4198) (4310:4310:4310))
        (PORT d[6] (3529:3529:3529) (3422:3422:3422))
        (PORT d[7] (6325:6325:6325) (6554:6554:6554))
        (PORT d[8] (5941:5941:5941) (5888:5888:5888))
        (PORT d[9] (6051:6051:6051) (5921:5921:5921))
        (PORT d[10] (3705:3705:3705) (3615:3615:3615))
        (PORT d[11] (4382:4382:4382) (4595:4595:4595))
        (PORT d[12] (8255:8255:8255) (8376:8376:8376))
        (PORT clk (2494:2494:2494) (2489:2489:2489))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a2.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3610:3610:3610) (3645:3645:3645))
        (PORT clk (2494:2494:2494) (2489:2489:2489))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a2.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2493:2493:2493))
        (PORT d[0] (4345:4345:4345) (4337:4337:4337))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a2.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2494:2494:2494))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a2.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2494:2494:2494))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a2.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2494:2494:2494))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a2.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2494:2494:2494))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[2\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3230:3230:3230) (3367:3367:3367))
        (PORT datab (802:802:802) (796:796:796))
        (PORT datac (2771:2771:2771) (2724:2724:2724))
        (PORT datad (730:730:730) (719:719:719))
        (IOPATH dataa combout (400:400:400) (371:371:371))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a34.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1171:1171:1171) (1153:1153:1153))
        (PORT clk (2554:2554:2554) (2575:2575:2575))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a34.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6739:6739:6739) (6643:6643:6643))
        (PORT d[1] (5166:5166:5166) (5074:5074:5074))
        (PORT d[2] (5634:5634:5634) (5546:5546:5546))
        (PORT d[3] (4766:4766:4766) (4749:4749:4749))
        (PORT d[4] (4898:4898:4898) (4814:4814:4814))
        (PORT d[5] (7252:7252:7252) (7331:7331:7331))
        (PORT d[6] (6508:6508:6508) (6486:6486:6486))
        (PORT d[7] (4644:4644:4644) (4549:4549:4549))
        (PORT d[8] (6344:6344:6344) (6246:6246:6246))
        (PORT d[9] (3738:3738:3738) (3867:3867:3867))
        (PORT d[10] (5253:5253:5253) (5174:5174:5174))
        (PORT d[11] (6766:6766:6766) (6758:6758:6758))
        (PORT d[12] (2281:2281:2281) (2368:2368:2368))
        (PORT clk (2550:2550:2550) (2571:2571:2571))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a34.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4432:4432:4432) (4592:4592:4592))
        (PORT clk (2550:2550:2550) (2571:2571:2571))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a34.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5159:5159:5159) (4982:4982:4982))
        (PORT clk (2550:2550:2550) (2571:2571:2571))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a34.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2575:2575:2575))
        (PORT d[0] (3329:3329:3329) (3169:3169:3169))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a34.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2555:2555:2555) (2576:2576:2576))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a34.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2555:2555:2555) (2576:2576:2576))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a34.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2555:2555:2555) (2576:2576:2576))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a34.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2555:2555:2555) (2576:2576:2576))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a34.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1188:1188:1188) (1237:1237:1237))
        (PORT clk (2503:2503:2503) (2487:2487:2487))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a34.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6146:6146:6146) (6211:6211:6211))
        (PORT d[1] (5221:5221:5221) (5378:5378:5378))
        (PORT d[2] (6228:6228:6228) (6254:6254:6254))
        (PORT d[3] (4665:4665:4665) (4711:4711:4711))
        (PORT d[4] (6527:6527:6527) (6635:6635:6635))
        (PORT d[5] (4187:4187:4187) (4298:4298:4298))
        (PORT d[6] (8519:8519:8519) (8294:8294:8294))
        (PORT d[7] (5986:5986:5986) (6210:6210:6210))
        (PORT d[8] (5887:5887:5887) (5832:5832:5832))
        (PORT d[9] (6081:6081:6081) (5946:5946:5946))
        (PORT d[10] (3373:3373:3373) (3285:3285:3285))
        (PORT d[11] (4313:4313:4313) (4519:4519:4519))
        (PORT d[12] (7843:7843:7843) (7965:7965:7965))
        (PORT clk (2498:2498:2498) (2483:2483:2483))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a34.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2256:2256:2256) (2216:2216:2216))
        (PORT clk (2498:2498:2498) (2483:2483:2483))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a34.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2487:2487:2487))
        (PORT d[0] (5781:5781:5781) (5691:5691:5691))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a34.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2488:2488:2488))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a34.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2488:2488:2488))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a34.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2488:2488:2488))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a34.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2488:2488:2488))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[2\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3231:3231:3231) (3368:3368:3368))
        (PORT datab (1039:1039:1039) (1006:1006:1006))
        (PORT datac (202:202:202) (233:233:233))
        (PORT datad (1270:1270:1270) (1235:1235:1235))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst3\|Selector0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2089:2089:2089) (2012:2012:2012))
        (PORT datad (3430:3430:3430) (3432:3432:3432))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1081:1081:1081) (1050:1050:1050))
        (PORT clk (2549:2549:2549) (2580:2580:2580))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6373:6373:6373) (6282:6282:6282))
        (PORT d[1] (6305:6305:6305) (6206:6206:6206))
        (PORT d[2] (5989:5989:5989) (5897:5897:5897))
        (PORT d[3] (3127:3127:3127) (3047:3047:3047))
        (PORT d[4] (6569:6569:6569) (6589:6589:6589))
        (PORT d[5] (6555:6555:6555) (6448:6448:6448))
        (PORT d[6] (7074:7074:7074) (6905:6905:6905))
        (PORT d[7] (5626:5626:5626) (5650:5650:5650))
        (PORT d[8] (6529:6529:6529) (6567:6567:6567))
        (PORT d[9] (4115:4115:4115) (4252:4252:4252))
        (PORT d[10] (4974:4974:4974) (5040:5040:5040))
        (PORT d[11] (6412:6412:6412) (6407:6407:6407))
        (PORT d[12] (3016:3016:3016) (3112:3112:3112))
        (PORT clk (2545:2545:2545) (2576:2576:2576))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3718:3718:3718) (3676:3676:3676))
        (PORT clk (2545:2545:2545) (2576:2576:2576))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6994:6994:6994) (6842:6842:6842))
        (PORT clk (2545:2545:2545) (2576:2576:2576))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2580:2580:2580))
        (PORT d[0] (4882:4882:4882) (4856:4856:4856))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2581:2581:2581))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2581:2581:2581))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2581:2581:2581))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2581:2581:2581))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1225:1225:1225) (1265:1265:1265))
        (PORT clk (2498:2498:2498) (2492:2492:2492))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5035:5035:5035) (5106:5106:5106))
        (PORT d[1] (5599:5599:5599) (5754:5754:5754))
        (PORT d[2] (3706:3706:3706) (3813:3813:3813))
        (PORT d[3] (5312:5312:5312) (5349:5349:5349))
        (PORT d[4] (6877:6877:6877) (6982:6982:6982))
        (PORT d[5] (3839:3839:3839) (3995:3995:3995))
        (PORT d[6] (3794:3794:3794) (3669:3669:3669))
        (PORT d[7] (6335:6335:6335) (6564:6564:6564))
        (PORT d[8] (6323:6323:6323) (6266:6266:6266))
        (PORT d[9] (6415:6415:6415) (6283:6283:6283))
        (PORT d[10] (3314:3314:3314) (3229:3229:3229))
        (PORT d[11] (4700:4700:4700) (4908:4908:4908))
        (PORT d[12] (6376:6376:6376) (6511:6511:6511))
        (PORT clk (2493:2493:2493) (2488:2488:2488))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3969:3969:3969) (3996:3996:3996))
        (PORT clk (2493:2493:2493) (2488:2488:2488))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2492:2492:2492))
        (PORT d[0] (4656:4656:4656) (4637:4637:4637))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a68.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1461:1461:1461) (1416:1416:1416))
        (PORT clk (2544:2544:2544) (2571:2571:2571))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a68.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5993:5993:5993) (5904:5904:5904))
        (PORT d[1] (5911:5911:5911) (5816:5816:5816))
        (PORT d[2] (6061:6061:6061) (6011:6011:6011))
        (PORT d[3] (4559:4559:4559) (4472:4472:4472))
        (PORT d[4] (6494:6494:6494) (6504:6504:6504))
        (PORT d[5] (6209:6209:6209) (6107:6107:6107))
        (PORT d[6] (6725:6725:6725) (6563:6563:6563))
        (PORT d[7] (5631:5631:5631) (5656:5656:5656))
        (PORT d[8] (6208:6208:6208) (6250:6250:6250))
        (PORT d[9] (4472:4472:4472) (4602:4602:4602))
        (PORT d[10] (4270:4270:4270) (4338:4338:4338))
        (PORT d[11] (6040:6040:6040) (6042:6042:6042))
        (PORT d[12] (2330:2330:2330) (2450:2450:2450))
        (PORT clk (2540:2540:2540) (2567:2567:2567))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a68.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4273:4273:4273) (4329:4329:4329))
        (PORT clk (2540:2540:2540) (2567:2567:2567))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a68.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6655:6655:6655) (6508:6508:6508))
        (PORT clk (2540:2540:2540) (2567:2567:2567))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a68.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2571:2571:2571))
        (PORT d[0] (3635:3635:3635) (3456:3456:3456))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a68.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2572:2572:2572))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a68.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2572:2572:2572))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a68.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2572:2572:2572))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a68.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2572:2572:2572))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a68.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1500:1500:1500) (1535:1535:1535))
        (PORT clk (2493:2493:2493) (2484:2484:2484))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a68.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4699:4699:4699) (4775:4775:4775))
        (PORT d[1] (5767:5767:5767) (6007:6007:6007))
        (PORT d[2] (3372:3372:3372) (3484:3484:3484))
        (PORT d[3] (5349:5349:5349) (5403:5403:5403))
        (PORT d[4] (7008:7008:7008) (7261:7261:7261))
        (PORT d[5] (3863:3863:3863) (4024:4024:4024))
        (PORT d[6] (4101:4101:4101) (3969:3969:3969))
        (PORT d[7] (3612:3612:3612) (3695:3695:3695))
        (PORT d[8] (6495:6495:6495) (6348:6348:6348))
        (PORT d[9] (6993:6993:6993) (6852:6852:6852))
        (PORT d[10] (3059:3059:3059) (2965:2965:2965))
        (PORT d[11] (5087:5087:5087) (5292:5292:5292))
        (PORT d[12] (6395:6395:6395) (6533:6533:6533))
        (PORT clk (2488:2488:2488) (2480:2480:2480))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a68.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6887:6887:6887) (6624:6624:6624))
        (PORT clk (2488:2488:2488) (2480:2480:2480))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a68.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2484:2484:2484))
        (PORT d[0] (4070:4070:4070) (4082:4082:4082))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a68.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2485:2485:2485))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a68.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2485:2485:2485))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a68.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2485:2485:2485))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a68.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2485:2485:2485))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[4\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3230:3230:3230) (3367:3367:3367))
        (PORT datab (788:788:788) (779:779:779))
        (PORT datac (2771:2771:2771) (2723:2723:2723))
        (PORT datad (753:753:753) (746:746:746))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a36.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1066:1066:1066) (1031:1031:1031))
        (PORT clk (2550:2550:2550) (2581:2581:2581))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a36.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6353:6353:6353) (6261:6261:6261))
        (PORT d[1] (5532:5532:5532) (5438:5438:5438))
        (PORT d[2] (5988:5988:5988) (5891:5891:5891))
        (PORT d[3] (3470:3470:3470) (3383:3383:3383))
        (PORT d[4] (6817:6817:6817) (6817:6817:6817))
        (PORT d[5] (6556:6556:6556) (6449:6449:6449))
        (PORT d[6] (7075:7075:7075) (6906:6906:6906))
        (PORT d[7] (4978:4978:4978) (4878:4878:4878))
        (PORT d[8] (6556:6556:6556) (6595:6595:6595))
        (PORT d[9] (4114:4114:4114) (4251:4251:4251))
        (PORT d[10] (4981:4981:4981) (5048:5048:5048))
        (PORT d[11] (6773:6773:6773) (6765:6765:6765))
        (PORT d[12] (2661:2661:2661) (2749:2749:2749))
        (PORT clk (2546:2546:2546) (2577:2577:2577))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a36.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4766:4766:4766) (4920:4920:4920))
        (PORT clk (2546:2546:2546) (2577:2577:2577))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a36.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6999:6999:6999) (6848:6848:6848))
        (PORT clk (2546:2546:2546) (2577:2577:2577))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a36.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2581:2581:2581))
        (PORT d[0] (3674:3674:3674) (3505:3505:3505))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a36.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a36.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2582:2582:2582))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a36.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a36.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a36.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (882:882:882) (925:925:925))
        (PORT clk (2499:2499:2499) (2493:2493:2493))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a36.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6509:6509:6509) (6572:6572:6572))
        (PORT d[1] (5567:5567:5567) (5720:5720:5720))
        (PORT d[2] (3746:3746:3746) (3851:3851:3851))
        (PORT d[3] (4658:4658:4658) (4722:4722:4722))
        (PORT d[4] (6910:6910:6910) (7017:7017:7017))
        (PORT d[5] (3548:3548:3548) (3714:3714:3714))
        (PORT d[6] (3846:3846:3846) (3740:3740:3740))
        (PORT d[7] (6359:6359:6359) (6590:6590:6590))
        (PORT d[8] (6241:6241:6241) (6183:6183:6183))
        (PORT d[9] (6019:6019:6019) (5886:5886:5886))
        (PORT d[10] (3377:3377:3377) (3291:3291:3291))
        (PORT d[11] (4356:4356:4356) (4572:4572:4572))
        (PORT d[12] (8230:8230:8230) (8350:8350:8350))
        (PORT clk (2494:2494:2494) (2489:2489:2489))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a36.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2578:2578:2578) (2547:2547:2547))
        (PORT clk (2494:2494:2494) (2489:2489:2489))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a36.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2493:2493:2493))
        (PORT d[0] (6367:6367:6367) (6270:6270:6270))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a36.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2494:2494:2494))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a36.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2494:2494:2494))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a36.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2494:2494:2494))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a36.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2494:2494:2494))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a100.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1712:1712:1712) (1707:1707:1707))
        (PORT clk (2549:2549:2549) (2580:2580:2580))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a100.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7404:7404:7404) (7261:7261:7261))
        (PORT d[1] (7779:7779:7779) (7532:7532:7532))
        (PORT d[2] (6989:6989:6989) (6947:6947:6947))
        (PORT d[3] (4281:4281:4281) (4364:4364:4364))
        (PORT d[4] (6178:6178:6178) (6211:6211:6211))
        (PORT d[5] (6399:6399:6399) (6439:6439:6439))
        (PORT d[6] (6209:6209:6209) (6210:6210:6210))
        (PORT d[7] (6065:6065:6065) (6123:6123:6123))
        (PORT d[8] (5576:5576:5576) (5491:5491:5491))
        (PORT d[9] (6179:6179:6179) (6367:6367:6367))
        (PORT d[10] (6096:6096:6096) (6104:6104:6104))
        (PORT d[11] (5227:5227:5227) (5346:5346:5346))
        (PORT d[12] (3474:3474:3474) (3665:3665:3665))
        (PORT clk (2545:2545:2545) (2576:2576:2576))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a100.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4245:4245:4245) (4237:4237:4237))
        (PORT clk (2545:2545:2545) (2576:2576:2576))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a100.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6473:6473:6473) (6543:6543:6543))
        (PORT clk (2545:2545:2545) (2576:2576:2576))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a100.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2580:2580:2580))
        (PORT d[0] (5906:5906:5906) (5853:5853:5853))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a100.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2581:2581:2581))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a100.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2581:2581:2581))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a100.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2581:2581:2581))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a100.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2581:2581:2581))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a100.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1818:1818:1818) (1853:1853:1853))
        (PORT clk (2498:2498:2498) (2492:2492:2492))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a100.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4679:4679:4679) (4819:4819:4819))
        (PORT d[1] (4892:4892:4892) (5023:5023:5023))
        (PORT d[2] (5476:5476:5476) (5541:5541:5541))
        (PORT d[3] (5660:5660:5660) (5866:5866:5866))
        (PORT d[4] (5011:5011:5011) (5163:5163:5163))
        (PORT d[5] (4303:4303:4303) (4543:4543:4543))
        (PORT d[6] (6040:6040:6040) (5745:5745:5745))
        (PORT d[7] (4556:4556:4556) (4807:4807:4807))
        (PORT d[8] (8380:8380:8380) (8275:8275:8275))
        (PORT d[9] (8301:8301:8301) (8346:8346:8346))
        (PORT d[10] (6350:6350:6350) (6325:6325:6325))
        (PORT d[11] (4984:4984:4984) (5246:5246:5246))
        (PORT d[12] (6734:6734:6734) (6896:6896:6896))
        (PORT clk (2493:2493:2493) (2488:2488:2488))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a100.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5977:5977:5977) (6094:6094:6094))
        (PORT clk (2493:2493:2493) (2488:2488:2488))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a100.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2492:2492:2492))
        (PORT d[0] (5778:5778:5778) (5776:5776:5776))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a100.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a100.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a100.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a100.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[4\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (239:239:239) (280:280:280))
        (PORT datab (1056:1056:1056) (1054:1054:1054))
        (PORT datac (3196:3196:3196) (3324:3324:3324))
        (PORT datad (2522:2522:2522) (2431:2431:2431))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst3\|Selector6\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (2005:2005:2005) (2051:2051:2051))
        (PORT datad (3431:3431:3431) (3432:3432:3432))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a102.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2064:2064:2064) (2027:2027:2027))
        (PORT clk (2526:2526:2526) (2546:2546:2546))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a102.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (9262:9262:9262) (9224:9224:9224))
        (PORT d[1] (4056:4056:4056) (3966:3966:3966))
        (PORT d[2] (4252:4252:4252) (4166:4166:4166))
        (PORT d[3] (3797:3797:3797) (3802:3802:3802))
        (PORT d[4] (4445:4445:4445) (4352:4352:4352))
        (PORT d[5] (6184:6184:6184) (6283:6283:6283))
        (PORT d[6] (6977:6977:6977) (6982:6982:6982))
        (PORT d[7] (4893:4893:4893) (4876:4876:4876))
        (PORT d[8] (4032:4032:4032) (3933:3933:3933))
        (PORT d[9] (3358:3358:3358) (3478:3478:3478))
        (PORT d[10] (4118:4118:4118) (4046:4046:4046))
        (PORT d[11] (5646:5646:5646) (5815:5815:5815))
        (PORT d[12] (2407:2407:2407) (2547:2547:2547))
        (PORT clk (2522:2522:2522) (2542:2542:2542))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a102.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5297:5297:5297) (5356:5356:5356))
        (PORT clk (2522:2522:2522) (2542:2542:2542))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a102.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4074:4074:4074) (3896:3896:3896))
        (PORT clk (2522:2522:2522) (2542:2542:2542))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a102.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2546:2546:2546))
        (PORT d[0] (5967:5967:5967) (5969:5969:5969))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a102.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2547:2547:2547))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a102.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2547:2547:2547))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a102.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2547:2547:2547))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a102.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2547:2547:2547))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a102.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1132:1132:1132) (1179:1179:1179))
        (PORT clk (2476:2476:2476) (2458:2458:2458))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a102.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5061:5061:5061) (5128:5128:5128))
        (PORT d[1] (4130:4130:4130) (4279:4279:4279))
        (PORT d[2] (5170:5170:5170) (5217:5217:5217))
        (PORT d[3] (3838:3838:3838) (3887:3887:3887))
        (PORT d[4] (5416:5416:5416) (5525:5525:5525))
        (PORT d[5] (4366:4366:4366) (4573:4573:4573))
        (PORT d[6] (7107:7107:7107) (6893:6893:6893))
        (PORT d[7] (4925:4925:4925) (5156:5156:5156))
        (PORT d[8] (4873:4873:4873) (4823:4823:4823))
        (PORT d[9] (4980:4980:4980) (4851:4851:4851))
        (PORT d[10] (4713:4713:4713) (4716:4716:4716))
        (PORT d[11] (3813:3813:3813) (4011:4011:4011))
        (PORT d[12] (6745:6745:6745) (6869:6869:6869))
        (PORT clk (2471:2471:2471) (2454:2454:2454))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a102.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5665:5665:5665) (5650:5650:5650))
        (PORT clk (2471:2471:2471) (2454:2454:2454))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a102.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2458:2458:2458))
        (PORT d[0] (5420:5420:5420) (5409:5409:5409))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a102.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2459:2459:2459))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a102.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2459:2459:2459))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a102.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2459:2459:2459))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a102.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2459:2459:2459))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a38.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2752:2752:2752) (2704:2704:2704))
        (PORT clk (2480:2480:2480) (2500:2500:2500))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a38.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8535:8535:8535) (8493:8493:8493))
        (PORT d[1] (4117:4117:4117) (4026:4026:4026))
        (PORT d[2] (4289:4289:4289) (4222:4222:4222))
        (PORT d[3] (3784:3784:3784) (3832:3832:3832))
        (PORT d[4] (4152:4152:4152) (4064:4064:4064))
        (PORT d[5] (6866:6866:6866) (7000:7000:7000))
        (PORT d[6] (6304:6304:6304) (6331:6331:6331))
        (PORT d[7] (4234:4234:4234) (4228:4228:4228))
        (PORT d[8] (4530:4530:4530) (4435:4435:4435))
        (PORT d[9] (3801:3801:3801) (3965:3965:3965))
        (PORT d[10] (4460:4460:4460) (4387:4387:4387))
        (PORT d[11] (6331:6331:6331) (6481:6481:6481))
        (PORT d[12] (2698:2698:2698) (2823:2823:2823))
        (PORT clk (2476:2476:2476) (2496:2496:2496))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a38.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4360:4360:4360) (4478:4478:4478))
        (PORT clk (2476:2476:2476) (2496:2496:2496))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a38.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6263:6263:6263) (6243:6243:6243))
        (PORT clk (2476:2476:2476) (2496:2496:2496))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a38.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2500:2500:2500))
        (PORT d[0] (5613:5613:5613) (5599:5599:5599))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a38.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a38.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2501:2501:2501))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a38.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a38.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a38.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1831:1831:1831) (1865:1865:1865))
        (PORT clk (2430:2430:2430) (2413:2413:2413))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a38.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4334:4334:4334) (4403:4403:4403))
        (PORT d[1] (4099:4099:4099) (4243:4243:4243))
        (PORT d[2] (4412:4412:4412) (4456:4456:4456))
        (PORT d[3] (3906:3906:3906) (3960:3960:3960))
        (PORT d[4] (4673:4673:4673) (4786:4786:4786))
        (PORT d[5] (3971:3971:3971) (4174:4174:4174))
        (PORT d[6] (7188:7188:7188) (6977:6977:6977))
        (PORT d[7] (4216:4216:4216) (4453:4453:4453))
        (PORT d[8] (5270:5270:5270) (5213:5213:5213))
        (PORT d[9] (5314:5314:5314) (5178:5178:5178))
        (PORT d[10] (4685:4685:4685) (4680:4680:4680))
        (PORT d[11] (3923:3923:3923) (4156:4156:4156))
        (PORT d[12] (6035:6035:6035) (6168:6168:6168))
        (PORT clk (2425:2425:2425) (2409:2409:2409))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a38.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3608:3608:3608) (3659:3659:3659))
        (PORT clk (2425:2425:2425) (2409:2409:2409))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a38.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2430:2430:2430) (2413:2413:2413))
        (PORT d[0] (5883:5883:5883) (5821:5821:5821))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a38.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2431:2431:2431) (2414:2414:2414))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a38.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2431:2431:2431) (2414:2414:2414))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a38.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2431:2431:2431) (2414:2414:2414))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a38.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2431:2431:2431) (2414:2414:2414))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a70.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2987:2987:2987) (2952:2952:2952))
        (PORT clk (2533:2533:2533) (2559:2559:2559))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a70.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7788:7788:7788) (7663:7663:7663))
        (PORT d[1] (4769:4769:4769) (4566:4566:4566))
        (PORT d[2] (4179:4179:4179) (4139:4139:4139))
        (PORT d[3] (3588:3588:3588) (3642:3642:3642))
        (PORT d[4] (4913:4913:4913) (4809:4809:4809))
        (PORT d[5] (6136:6136:6136) (6227:6227:6227))
        (PORT d[6] (6617:6617:6617) (6661:6661:6661))
        (PORT d[7] (3985:3985:3985) (3976:3976:3976))
        (PORT d[8] (5106:5106:5106) (4970:4970:4970))
        (PORT d[9] (4118:4118:4118) (4264:4264:4264))
        (PORT d[10] (5395:5395:5395) (5551:5551:5551))
        (PORT d[11] (5893:5893:5893) (6037:6037:6037))
        (PORT d[12] (3097:3097:3097) (3250:3250:3250))
        (PORT clk (2529:2529:2529) (2555:2555:2555))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a70.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3842:3842:3842) (3812:3812:3812))
        (PORT clk (2529:2529:2529) (2555:2555:2555))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a70.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5742:5742:5742) (5776:5776:5776))
        (PORT clk (2529:2529:2529) (2555:2555:2555))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a70.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2559:2559:2559))
        (PORT d[0] (6421:6421:6421) (6351:6351:6351))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a70.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2560:2560:2560))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a70.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a70.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2560:2560:2560))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a70.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2560:2560:2560))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a70.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1804:1804:1804) (1875:1875:1875))
        (PORT clk (2482:2482:2482) (2472:2472:2472))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a70.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4271:4271:4271) (4336:4336:4336))
        (PORT d[1] (4191:4191:4191) (4337:4337:4337))
        (PORT d[2] (4443:4443:4443) (4499:4499:4499))
        (PORT d[3] (4085:4085:4085) (4144:4144:4144))
        (PORT d[4] (4933:4933:4933) (5038:5038:5038))
        (PORT d[5] (3981:3981:3981) (4188:4188:4188))
        (PORT d[6] (6836:6836:6836) (6596:6596:6596))
        (PORT d[7] (4493:4493:4493) (4697:4697:4697))
        (PORT d[8] (5176:5176:5176) (5149:5149:5149))
        (PORT d[9] (6848:6848:6848) (6888:6888:6888))
        (PORT d[10] (4676:4676:4676) (4697:4697:4697))
        (PORT d[11] (3924:3924:3924) (4155:4155:4155))
        (PORT d[12] (6696:6696:6696) (6824:6824:6824))
        (PORT clk (2477:2477:2477) (2468:2468:2468))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a70.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6058:6058:6058) (5695:5695:5695))
        (PORT clk (2477:2477:2477) (2468:2468:2468))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a70.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2472:2472:2472))
        (PORT d[0] (4120:4120:4120) (4160:4160:4160))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a70.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2473:2473:2473))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a70.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2473:2473:2473))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a70.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2473:2473:2473))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a70.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2473:2473:2473))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a6.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2973:2973:2973) (2942:2942:2942))
        (PORT clk (2553:2553:2553) (2581:2581:2581))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a6.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8081:8081:8081) (7963:7963:7963))
        (PORT d[1] (5749:5749:5749) (5522:5522:5522))
        (PORT d[2] (4957:4957:4957) (4904:4904:4904))
        (PORT d[3] (4199:4199:4199) (4246:4246:4246))
        (PORT d[4] (5571:5571:5571) (5442:5442:5442))
        (PORT d[5] (6188:6188:6188) (6285:6285:6285))
        (PORT d[6] (6922:6922:6922) (6951:6951:6951))
        (PORT d[7] (4184:4184:4184) (4163:4163:4163))
        (PORT d[8] (5843:5843:5843) (5703:5703:5703))
        (PORT d[9] (3698:3698:3698) (3848:3848:3848))
        (PORT d[10] (5643:5643:5643) (5747:5747:5747))
        (PORT d[11] (6538:6538:6538) (6653:6653:6653))
        (PORT d[12] (3833:3833:3833) (3978:3978:3978))
        (PORT clk (2549:2549:2549) (2577:2577:2577))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a6.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4187:4187:4187) (4109:4109:4109))
        (PORT clk (2549:2549:2549) (2577:2577:2577))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a6.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5779:5779:5779) (5823:5823:5823))
        (PORT clk (2549:2549:2549) (2577:2577:2577))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a6.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2581:2581:2581))
        (PORT d[0] (5977:5977:5977) (6082:6082:6082))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a6.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a6.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2582:2582:2582))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a6.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a6.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a6.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2527:2527:2527) (2586:2586:2586))
        (PORT clk (2502:2502:2502) (2493:2493:2493))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a6.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5235:5235:5235) (5292:5292:5292))
        (PORT d[1] (4379:4379:4379) (4513:4513:4513))
        (PORT d[2] (4901:4901:4901) (4959:4959:4959))
        (PORT d[3] (5168:5168:5168) (5219:5219:5219))
        (PORT d[4] (5202:5202:5202) (5285:5285:5285))
        (PORT d[5] (4315:4315:4315) (4513:4513:4513))
        (PORT d[6] (7186:7186:7186) (6942:6942:6942))
        (PORT d[7] (5199:5199:5199) (5394:5394:5394))
        (PORT d[8] (6169:6169:6169) (6098:6098:6098))
        (PORT d[9] (7251:7251:7251) (7298:7298:7298))
        (PORT d[10] (5062:5062:5062) (5083:5083:5083))
        (PORT d[11] (3934:3934:3934) (4169:4169:4169))
        (PORT d[12] (6683:6683:6683) (6804:6804:6804))
        (PORT clk (2497:2497:2497) (2489:2489:2489))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a6.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3315:3315:3315) (3377:3377:3377))
        (PORT clk (2497:2497:2497) (2489:2489:2489))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a6.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2493:2493:2493))
        (PORT d[0] (4316:4316:4316) (4322:4322:4322))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a6.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2494:2494:2494))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a6.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2494:2494:2494))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a6.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2494:2494:2494))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a6.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2494:2494:2494))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[6\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2606:2606:2606) (2587:2587:2587))
        (PORT datab (3367:3367:3367) (3534:3534:3534))
        (PORT datac (3682:3682:3682) (3748:3748:3748))
        (PORT datad (2015:2015:2015) (2029:2029:2029))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (402:402:402) (378:378:378))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[6\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3346:3346:3346) (3518:3518:3518))
        (PORT datab (794:794:794) (786:786:786))
        (PORT datac (1633:1633:1633) (1597:1597:1597))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst3\|Selector11\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (4667:4667:4667) (4885:4885:4885))
        (PORT datad (3439:3439:3439) (3441:3441:3441))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a107.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2960:2960:2960) (2909:2909:2909))
        (PORT clk (2530:2530:2530) (2553:2553:2553))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a107.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4550:4550:4550) (4484:4484:4484))
        (PORT d[1] (4836:4836:4836) (4742:4742:4742))
        (PORT d[2] (4697:4697:4697) (4662:4662:4662))
        (PORT d[3] (5524:5524:5524) (5406:5406:5406))
        (PORT d[4] (4717:4717:4717) (4732:4732:4732))
        (PORT d[5] (6375:6375:6375) (6448:6448:6448))
        (PORT d[6] (4544:4544:4544) (4472:4472:4472))
        (PORT d[7] (4231:4231:4231) (4274:4274:4274))
        (PORT d[8] (4348:4348:4348) (4382:4382:4382))
        (PORT d[9] (4173:4173:4173) (4365:4365:4365))
        (PORT d[10] (4181:4181:4181) (4197:4197:4197))
        (PORT d[11] (5721:5721:5721) (5764:5764:5764))
        (PORT d[12] (4896:4896:4896) (4830:4830:4830))
        (PORT clk (2526:2526:2526) (2549:2549:2549))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a107.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3741:3741:3741) (3686:3686:3686))
        (PORT clk (2526:2526:2526) (2549:2549:2549))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a107.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5489:5489:5489) (5350:5350:5350))
        (PORT clk (2526:2526:2526) (2549:2549:2549))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a107.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2553:2553:2553))
        (PORT d[0] (6531:6531:6531) (6454:6454:6454))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a107.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2554:2554:2554))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a107.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2554:2554:2554))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a107.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2554:2554:2554))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a107.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2554:2554:2554))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a107.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1815:1815:1815) (1849:1849:1849))
        (PORT clk (2479:2479:2479) (2465:2465:2465))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a107.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4664:4664:4664) (4744:4744:4744))
        (PORT d[1] (5062:5062:5062) (5297:5297:5297))
        (PORT d[2] (3630:3630:3630) (3691:3691:3691))
        (PORT d[3] (5109:5109:5109) (5008:5008:5008))
        (PORT d[4] (6188:6188:6188) (6436:6436:6436))
        (PORT d[5] (4265:4265:4265) (4462:4462:4462))
        (PORT d[6] (5757:5757:5757) (5649:5649:5649))
        (PORT d[7] (4719:4719:4719) (4864:4864:4864))
        (PORT d[8] (4832:4832:4832) (4724:4724:4724))
        (PORT d[9] (7235:7235:7235) (7278:7278:7278))
        (PORT d[10] (6042:6042:6042) (6117:6117:6117))
        (PORT d[11] (4459:4459:4459) (4661:4661:4661))
        (PORT d[12] (7072:7072:7072) (7243:7243:7243))
        (PORT clk (2474:2474:2474) (2461:2461:2461))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a107.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5256:5256:5256) (5296:5296:5296))
        (PORT clk (2474:2474:2474) (2461:2461:2461))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a107.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2465:2465:2465))
        (PORT d[0] (6113:6113:6113) (6146:6146:6146))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a107.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2466:2466:2466))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a107.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2466:2466:2466))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a107.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2466:2466:2466))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a107.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2466:2466:2466))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a75.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2012:2012:2012) (1959:1959:1959))
        (PORT clk (2548:2548:2548) (2578:2578:2578))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a75.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6331:6331:6331) (6237:6237:6237))
        (PORT d[1] (6271:6271:6271) (6170:6170:6170))
        (PORT d[2] (6414:6414:6414) (6370:6370:6370))
        (PORT d[3] (3138:3138:3138) (3046:3046:3046))
        (PORT d[4] (6542:6542:6542) (6561:6561:6561))
        (PORT d[5] (6549:6549:6549) (6442:6442:6442))
        (PORT d[6] (7346:7346:7346) (7175:7175:7175))
        (PORT d[7] (5626:5626:5626) (5649:5649:5649))
        (PORT d[8] (6497:6497:6497) (6532:6532:6532))
        (PORT d[9] (4433:4433:4433) (4558:4558:4558))
        (PORT d[10] (4602:4602:4602) (4668:4668:4668))
        (PORT d[11] (6411:6411:6411) (6407:6407:6407))
        (PORT d[12] (3038:3038:3038) (3130:3130:3130))
        (PORT clk (2544:2544:2544) (2574:2574:2574))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a75.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4571:4571:4571) (4617:4617:4617))
        (PORT clk (2544:2544:2544) (2574:2574:2574))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a75.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7009:7009:7009) (6858:6858:6858))
        (PORT clk (2544:2544:2544) (2574:2574:2574))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a75.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2578:2578:2578))
        (PORT d[0] (3959:3959:3959) (3765:3765:3765))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a75.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2579:2579:2579))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a75.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2579:2579:2579))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a75.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2579:2579:2579))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a75.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2579:2579:2579))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a75.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2112:2112:2112) (2141:2141:2141))
        (PORT clk (2497:2497:2497) (2490:2490:2490))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a75.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5031:5031:5031) (5103:5103:5103))
        (PORT d[1] (5627:5627:5627) (5784:5784:5784))
        (PORT d[2] (3694:3694:3694) (3783:3783:3783))
        (PORT d[3] (5366:5366:5366) (5407:5407:5407))
        (PORT d[4] (7269:7269:7269) (7369:7369:7369))
        (PORT d[5] (3851:3851:3851) (4007:4007:4007))
        (PORT d[6] (3540:3540:3540) (3434:3434:3434))
        (PORT d[7] (3237:3237:3237) (3328:3328:3328))
        (PORT d[8] (6292:6292:6292) (6233:6233:6233))
        (PORT d[9] (6389:6389:6389) (6256:6256:6256))
        (PORT d[10] (3004:3004:3004) (2919:2919:2919))
        (PORT d[11] (4708:4708:4708) (4917:4917:4917))
        (PORT d[12] (6345:6345:6345) (6478:6478:6478))
        (PORT clk (2492:2492:2492) (2486:2486:2486))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a75.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7174:7174:7174) (6906:6906:6906))
        (PORT clk (2492:2492:2492) (2486:2486:2486))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a75.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2490:2490:2490))
        (PORT d[0] (3711:3711:3711) (3732:3732:3732))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a75.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2491:2491:2491))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a75.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2491:2491:2491))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a75.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2491:2491:2491))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a75.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2491:2491:2491))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a43.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3328:3328:3328) (3259:3259:3259))
        (PORT clk (2528:2528:2528) (2551:2551:2551))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a43.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4536:4536:4536) (4469:4469:4469))
        (PORT d[1] (4801:4801:4801) (4705:4705:4705))
        (PORT d[2] (4702:4702:4702) (4653:4653:4653))
        (PORT d[3] (5186:5186:5186) (5091:5091:5091))
        (PORT d[4] (4733:4733:4733) (4748:4748:4748))
        (PORT d[5] (6718:6718:6718) (6786:6786:6786))
        (PORT d[6] (4537:4537:4537) (4465:4465:4465))
        (PORT d[7] (4245:4245:4245) (4287:4287:4287))
        (PORT d[8] (4691:4691:4691) (4721:4721:4721))
        (PORT d[9] (4473:4473:4473) (4657:4657:4657))
        (PORT d[10] (4143:4143:4143) (4155:4155:4155))
        (PORT d[11] (5716:5716:5716) (5771:5771:5771))
        (PORT d[12] (5225:5225:5225) (5151:5151:5151))
        (PORT clk (2524:2524:2524) (2547:2547:2547))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a43.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4419:4419:4419) (4534:4534:4534))
        (PORT clk (2524:2524:2524) (2547:2547:2547))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a43.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5513:5513:5513) (5360:5360:5360))
        (PORT clk (2524:2524:2524) (2547:2547:2547))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a43.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2551:2551:2551))
        (PORT d[0] (4941:4941:4941) (4976:4976:4976))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a43.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2552:2552:2552))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a43.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2552:2552:2552))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a43.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2552:2552:2552))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a43.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2552:2552:2552))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a43.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1751:1751:1751) (1782:1782:1782))
        (PORT clk (2477:2477:2477) (2463:2463:2463))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a43.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4958:4958:4958) (5026:5026:5026))
        (PORT d[1] (5081:5081:5081) (5317:5317:5317))
        (PORT d[2] (3627:3627:3627) (3673:3673:3673))
        (PORT d[3] (5057:5057:5057) (4947:4947:4947))
        (PORT d[4] (6230:6230:6230) (6482:6482:6482))
        (PORT d[5] (4299:4299:4299) (4501:4501:4501))
        (PORT d[6] (5454:5454:5454) (5357:5357:5357))
        (PORT d[7] (4728:4728:4728) (4872:4872:4872))
        (PORT d[8] (4820:4820:4820) (4710:4710:4710))
        (PORT d[9] (6871:6871:6871) (6917:6917:6917))
        (PORT d[10] (6088:6088:6088) (6169:6169:6169))
        (PORT d[11] (4045:4045:4045) (4247:4247:4247))
        (PORT d[12] (6773:6773:6773) (6952:6952:6952))
        (PORT clk (2472:2472:2472) (2459:2459:2459))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a43.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4964:4964:4964) (4843:4843:4843))
        (PORT clk (2472:2472:2472) (2459:2459:2459))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a43.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2463:2463:2463))
        (PORT d[0] (7397:7397:7397) (7460:7460:7460))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a43.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2464:2464:2464))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a43.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2464:2464:2464))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a43.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2464:2464:2464))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a43.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2464:2464:2464))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a11.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1679:1679:1679) (1637:1637:1637))
        (PORT clk (2530:2530:2530) (2553:2553:2553))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a11.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6013:6013:6013) (5924:5924:5924))
        (PORT d[1] (5902:5902:5902) (5807:5807:5807))
        (PORT d[2] (6050:6050:6050) (6011:6011:6011))
        (PORT d[3] (2797:2797:2797) (2724:2724:2724))
        (PORT d[4] (6229:6229:6229) (6254:6254:6254))
        (PORT d[5] (6208:6208:6208) (6106:6106:6106))
        (PORT d[6] (6054:6054:6054) (5915:5915:5915))
        (PORT d[7] (5311:5311:5311) (5344:5344:5344))
        (PORT d[8] (6182:6182:6182) (6222:6222:6222))
        (PORT d[9] (3736:3736:3736) (3881:3881:3881))
        (PORT d[10] (4269:4269:4269) (4337:4337:4337))
        (PORT d[11] (6377:6377:6377) (6377:6377:6377))
        (PORT d[12] (2658:2658:2658) (2769:2769:2769))
        (PORT clk (2526:2526:2526) (2549:2549:2549))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a11.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3370:3370:3370) (3348:3348:3348))
        (PORT clk (2526:2526:2526) (2549:2549:2549))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a11.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6647:6647:6647) (6499:6499:6499))
        (PORT clk (2526:2526:2526) (2549:2549:2549))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a11.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2553:2553:2553))
        (PORT d[0] (4541:4541:4541) (4523:4523:4523))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a11.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2554:2554:2554))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a11.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2554:2554:2554))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a11.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2554:2554:2554))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a11.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2554:2554:2554))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a11.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1827:1827:1827) (1863:1863:1863))
        (PORT clk (2479:2479:2479) (2465:2465:2465))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a11.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4698:4698:4698) (4774:4774:4774))
        (PORT d[1] (5780:5780:5780) (6026:6026:6026))
        (PORT d[2] (3360:3360:3360) (3451:3451:3451))
        (PORT d[3] (5345:5345:5345) (5387:5387:5387))
        (PORT d[4] (7040:7040:7040) (7292:7292:7292))
        (PORT d[5] (3844:3844:3844) (4004:4004:4004))
        (PORT d[6] (3551:3551:3551) (3443:3443:3443))
        (PORT d[7] (5177:5177:5177) (5359:5359:5359))
        (PORT d[8] (6489:6489:6489) (6342:6342:6342))
        (PORT d[9] (6947:6947:6947) (6780:6780:6780))
        (PORT d[10] (2746:2746:2746) (2662:2662:2662))
        (PORT d[11] (5089:5089:5089) (5292:5292:5292))
        (PORT d[12] (6395:6395:6395) (6532:6532:6532))
        (PORT clk (2474:2474:2474) (2461:2461:2461))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a11.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2098:2098:2098) (2050:2050:2050))
        (PORT clk (2474:2474:2474) (2461:2461:2461))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a11.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2465:2465:2465))
        (PORT d[0] (3441:3441:3441) (3343:3343:3343))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a11.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2466:2466:2466))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a11.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2466:2466:2466))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a11.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2466:2466:2466))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a11.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2466:2466:2466))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[11\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1453:1453:1453) (1441:1441:1441))
        (PORT datab (2850:2850:2850) (2804:2804:2804))
        (PORT datac (3338:3338:3338) (3471:3471:3471))
        (PORT datad (1423:1423:1423) (1404:1404:1404))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (402:402:402) (378:378:378))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[11\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1856:1856:1856) (1815:1815:1815))
        (PORT datab (1796:1796:1796) (1766:1766:1766))
        (PORT datac (2811:2811:2811) (2765:2765:2765))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst3\|Selector12\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (2956:2956:2956) (2992:2992:2992))
        (PORT datad (2694:2694:2694) (2697:2697:2697))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a76.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3152:3152:3152) (2992:2992:2992))
        (PORT clk (2501:2501:2501) (2527:2527:2527))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a76.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6114:6114:6114) (5957:5957:5957))
        (PORT d[1] (6095:6095:6095) (5861:5861:5861))
        (PORT d[2] (5551:5551:5551) (5510:5510:5510))
        (PORT d[3] (5948:5948:5948) (5837:5837:5837))
        (PORT d[4] (4828:4828:4828) (4871:4871:4871))
        (PORT d[5] (5941:5941:5941) (5933:5933:5933))
        (PORT d[6] (5856:5856:5856) (5838:5838:5838))
        (PORT d[7] (4832:4832:4832) (4871:4871:4871))
        (PORT d[8] (5503:5503:5503) (5438:5438:5438))
        (PORT d[9] (4500:4500:4500) (4724:4724:4724))
        (PORT d[10] (4799:4799:4799) (4828:4828:4828))
        (PORT d[11] (5888:5888:5888) (5958:5958:5958))
        (PORT d[12] (5955:5955:5955) (5765:5765:5765))
        (PORT clk (2497:2497:2497) (2523:2523:2523))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a76.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3876:3876:3876) (3861:3861:3861))
        (PORT clk (2497:2497:2497) (2523:2523:2523))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a76.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5877:5877:5877) (5671:5671:5671))
        (PORT clk (2497:2497:2497) (2523:2523:2523))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a76.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2527:2527:2527))
        (PORT d[0] (6264:6264:6264) (6115:6115:6115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a76.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2528:2528:2528))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a76.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2528:2528:2528))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a76.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2528:2528:2528))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a76.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2528:2528:2528))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a76.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3242:3242:3242) (3111:3111:3111))
        (PORT clk (2450:2450:2450) (2440:2440:2440))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a76.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4318:4318:4318) (4427:4427:4427))
        (PORT d[1] (4567:4567:4567) (4772:4772:4772))
        (PORT d[2] (4019:4019:4019) (4115:4115:4115))
        (PORT d[3] (5151:5151:5151) (5353:5353:5353))
        (PORT d[4] (5113:5113:5113) (5292:5292:5292))
        (PORT d[5] (5044:5044:5044) (5314:5314:5314))
        (PORT d[6] (6853:6853:6853) (6619:6619:6619))
        (PORT d[7] (4128:4128:4128) (4343:4343:4343))
        (PORT d[8] (6997:6997:6997) (7053:7053:7053))
        (PORT d[9] (7908:7908:7908) (7958:7958:7958))
        (PORT d[10] (6473:6473:6473) (6584:6584:6584))
        (PORT d[11] (3871:3871:3871) (4102:4102:4102))
        (PORT d[12] (7481:7481:7481) (7671:7671:7671))
        (PORT clk (2445:2445:2445) (2436:2436:2436))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a76.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5964:5964:5964) (5762:5762:5762))
        (PORT clk (2445:2445:2445) (2436:2436:2436))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a76.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2450:2450:2450) (2440:2440:2440))
        (PORT d[0] (4454:4454:4454) (4499:4499:4499))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a76.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2451:2451:2451) (2441:2441:2441))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a76.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2451:2451:2451) (2441:2441:2441))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a76.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2451:2451:2451) (2441:2441:2441))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a76.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2451:2451:2451) (2441:2441:2441))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1711:1711:1711) (1679:1679:1679))
        (PORT clk (2492:2492:2492) (2520:2520:2520))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4839:4839:4839) (4748:4748:4748))
        (PORT d[1] (4416:4416:4416) (4324:4324:4324))
        (PORT d[2] (4971:4971:4971) (4937:4937:4937))
        (PORT d[3] (4183:4183:4183) (4096:4096:4096))
        (PORT d[4] (5157:5157:5157) (5181:5181:5181))
        (PORT d[5] (5265:5265:5265) (5251:5251:5251))
        (PORT d[6] (4245:4245:4245) (4180:4180:4180))
        (PORT d[7] (4217:4217:4217) (4249:4249:4249))
        (PORT d[8] (5124:5124:5124) (5163:5163:5163))
        (PORT d[9] (4478:4478:4478) (4667:4667:4667))
        (PORT d[10] (4484:4484:4484) (4504:4504:4504))
        (PORT d[11] (6446:6446:6446) (6497:6497:6497))
        (PORT d[12] (5958:5958:5958) (5878:5878:5878))
        (PORT clk (2488:2488:2488) (2516:2516:2516))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4333:4333:4333) (4256:4256:4256))
        (PORT clk (2488:2488:2488) (2516:2516:2516))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5191:5191:5191) (5053:5053:5053))
        (PORT clk (2488:2488:2488) (2516:2516:2516))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2520:2520:2520))
        (PORT d[0] (4157:4157:4157) (4128:4128:4128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2521:2521:2521))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2521:2521:2521))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2521:2521:2521))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2521:2521:2521))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1167:1167:1167) (1203:1203:1203))
        (PORT clk (2441:2441:2441) (2432:2432:2432))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4687:4687:4687) (4789:4789:4789))
        (PORT d[1] (5048:5048:5048) (5268:5268:5268))
        (PORT d[2] (3328:3328:3328) (3398:3398:3398))
        (PORT d[3] (4670:4670:4670) (4575:4575:4575))
        (PORT d[4] (5935:5935:5935) (6192:6192:6192))
        (PORT d[5] (4621:4621:4621) (4817:4817:4817))
        (PORT d[6] (4704:4704:4704) (4599:4599:4599))
        (PORT d[7] (4131:4131:4131) (4328:4328:4328))
        (PORT d[8] (4482:4482:4482) (4377:4377:4377))
        (PORT d[9] (7637:7637:7637) (7685:7685:7685))
        (PORT d[10] (7140:7140:7140) (7218:7218:7218))
        (PORT d[11] (5145:5145:5145) (5338:5338:5338))
        (PORT d[12] (6759:6759:6759) (6928:6928:6928))
        (PORT clk (2436:2436:2436) (2428:2428:2428))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2921:2921:2921) (2965:2965:2965))
        (PORT clk (2436:2436:2436) (2428:2428:2428))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2441:2441:2441) (2432:2432:2432))
        (PORT d[0] (5008:5008:5008) (5013:5013:5013))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2442:2442:2442) (2433:2433:2433))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2442:2442:2442) (2433:2433:2433))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2442:2442:2442) (2433:2433:2433))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2442:2442:2442) (2433:2433:2433))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[12\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2573:2573:2573) (2483:2483:2483))
        (PORT datab (3377:3377:3377) (3513:3513:3513))
        (PORT datac (2813:2813:2813) (2767:2767:2767))
        (PORT datad (928:928:928) (899:899:899))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (402:402:402) (378:378:378))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a108.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1787:1787:1787) (1742:1742:1742))
        (PORT clk (2500:2500:2500) (2526:2526:2526))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a108.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4509:4509:4509) (4421:4421:4421))
        (PORT d[1] (4443:4443:4443) (4353:4353:4353))
        (PORT d[2] (4630:4630:4630) (4592:4592:4592))
        (PORT d[3] (5447:5447:5447) (5336:5336:5336))
        (PORT d[4] (5161:5161:5161) (5186:5186:5186))
        (PORT d[5] (7431:7431:7431) (7494:7494:7494))
        (PORT d[6] (4182:4182:4182) (4114:4114:4114))
        (PORT d[7] (4216:4216:4216) (4248:4248:4248))
        (PORT d[8] (5142:5142:5142) (5182:5182:5182))
        (PORT d[9] (4499:4499:4499) (4687:4687:4687))
        (PORT d[10] (4476:4476:4476) (4495:4495:4495))
        (PORT d[11] (6123:6123:6123) (6181:6181:6181))
        (PORT d[12] (5952:5952:5952) (5871:5871:5871))
        (PORT clk (2496:2496:2496) (2522:2522:2522))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a108.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3461:3461:3461) (3380:3380:3380))
        (PORT clk (2496:2496:2496) (2522:2522:2522))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a108.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5163:5163:5163) (5024:5024:5024))
        (PORT clk (2496:2496:2496) (2522:2522:2522))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a108.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2526:2526:2526))
        (PORT d[0] (5843:5843:5843) (5768:5768:5768))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a108.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2527:2527:2527))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a108.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a108.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2527:2527:2527))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a108.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2527:2527:2527))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a108.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1195:1195:1195) (1233:1233:1233))
        (PORT clk (2449:2449:2449) (2438:2438:2438))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a108.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4654:4654:4654) (4752:4752:4752))
        (PORT d[1] (4730:4730:4730) (4975:4975:4975))
        (PORT d[2] (3327:3327:3327) (3397:3397:3397))
        (PORT d[3] (4413:4413:4413) (4327:4327:4327))
        (PORT d[4] (5901:5901:5901) (6155:6155:6155))
        (PORT d[5] (4940:4940:4940) (5137:5137:5137))
        (PORT d[6] (4709:4709:4709) (4609:4609:4609))
        (PORT d[7] (3822:3822:3822) (4026:4026:4026))
        (PORT d[8] (4481:4481:4481) (4376:4376:4376))
        (PORT d[9] (7663:7663:7663) (7708:7708:7708))
        (PORT d[10] (7093:7093:7093) (7164:7164:7164))
        (PORT d[11] (4749:4749:4749) (4952:4952:4952))
        (PORT d[12] (6750:6750:6750) (6926:6926:6926))
        (PORT clk (2444:2444:2444) (2434:2434:2434))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a108.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6266:6266:6266) (6300:6300:6300))
        (PORT clk (2444:2444:2444) (2434:2434:2434))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a108.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2449:2449:2449) (2438:2438:2438))
        (PORT d[0] (6812:6812:6812) (6817:6817:6817))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a108.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2450:2450:2450) (2439:2439:2439))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a108.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2450:2450:2450) (2439:2439:2439))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a108.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2450:2450:2450) (2439:2439:2439))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a108.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2450:2450:2450) (2439:2439:2439))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a44.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4012:4012:4012) (3809:3809:3809))
        (PORT clk (2507:2507:2507) (2535:2535:2535))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a44.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6695:6695:6695) (6505:6505:6505))
        (PORT d[1] (6735:6735:6735) (6497:6497:6497))
        (PORT d[2] (5924:5924:5924) (5886:5886:5886))
        (PORT d[3] (6247:6247:6247) (6126:6126:6126))
        (PORT d[4] (5172:5172:5172) (5215:5215:5215))
        (PORT d[5] (5946:5946:5946) (5936:5936:5936))
        (PORT d[6] (6217:6217:6217) (6191:6191:6191))
        (PORT d[7] (4652:4652:4652) (4727:4727:4727))
        (PORT d[8] (5727:5727:5727) (5646:5646:5646))
        (PORT d[9] (4538:4538:4538) (4762:4762:4762))
        (PORT d[10] (4492:4492:4492) (4537:4537:4537))
        (PORT d[11] (6520:6520:6520) (6575:6575:6575))
        (PORT d[12] (6672:6672:6672) (6473:6473:6473))
        (PORT clk (2503:2503:2503) (2531:2531:2531))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a44.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4284:4284:4284) (4336:4336:4336))
        (PORT clk (2503:2503:2503) (2531:2531:2531))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a44.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6274:6274:6274) (6066:6066:6066))
        (PORT clk (2503:2503:2503) (2531:2531:2531))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a44.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2535:2535:2535))
        (PORT d[0] (5101:5101:5101) (5078:5078:5078))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a44.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2536:2536:2536))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a44.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2536:2536:2536))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a44.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2536:2536:2536))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a44.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2536:2536:2536))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a44.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2618:2618:2618) (2511:2511:2511))
        (PORT clk (2456:2456:2456) (2447:2447:2447))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a44.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5054:5054:5054) (5141:5141:5141))
        (PORT d[1] (5272:5272:5272) (5467:5467:5467))
        (PORT d[2] (4373:4373:4373) (4449:4449:4449))
        (PORT d[3] (5327:5327:5327) (5500:5500:5500))
        (PORT d[4] (5682:5682:5682) (5842:5842:5842))
        (PORT d[5] (4718:4718:4718) (4994:4994:4994))
        (PORT d[6] (7245:7245:7245) (7009:7009:7009))
        (PORT d[7] (4884:4884:4884) (5092:5092:5092))
        (PORT d[8] (7294:7294:7294) (7348:7348:7348))
        (PORT d[9] (8296:8296:8296) (8352:8352:8352))
        (PORT d[10] (6807:6807:6807) (6915:6915:6915))
        (PORT d[11] (4268:4268:4268) (4501:4501:4501))
        (PORT d[12] (8164:8164:8164) (8342:8342:8342))
        (PORT clk (2451:2451:2451) (2443:2443:2443))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a44.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3812:3812:3812) (3969:3969:3969))
        (PORT clk (2451:2451:2451) (2443:2443:2443))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a44.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2456:2456:2456) (2447:2447:2447))
        (PORT d[0] (6908:6908:6908) (6912:6912:6912))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a44.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2457:2457:2457) (2448:2448:2448))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a44.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2457:2457:2457) (2448:2448:2448))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a44.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2457:2457:2457) (2448:2448:2448))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a44.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2457:2457:2457) (2448:2448:2448))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[12\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (278:278:278))
        (PORT datab (3373:3373:3373) (3508:3508:3508))
        (PORT datac (723:723:723) (713:713:713))
        (PORT datad (2468:2468:2468) (2366:2366:2366))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst3\|Selector13\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (2021:2021:2021) (1943:1943:1943))
        (PORT datad (3432:3432:3432) (3434:3434:3434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a109.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3074:3074:3074) (3019:3019:3019))
        (PORT clk (2517:2517:2517) (2537:2537:2537))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a109.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4195:4195:4195) (4132:4132:4132))
        (PORT d[1] (4430:4430:4430) (4324:4324:4324))
        (PORT d[2] (4279:4279:4279) (4246:4246:4246))
        (PORT d[3] (5152:5152:5152) (5050:5050:5050))
        (PORT d[4] (4343:4343:4343) (4370:4370:4370))
        (PORT d[5] (6724:6724:6724) (6793:6793:6793))
        (PORT d[6] (4191:4191:4191) (4124:4124:4124))
        (PORT d[7] (3897:3897:3897) (3943:3943:3943))
        (PORT d[8] (4413:4413:4413) (4457:4457:4457))
        (PORT d[9] (4496:4496:4496) (4682:4682:4682))
        (PORT d[10] (3520:3520:3520) (3564:3564:3564))
        (PORT d[11] (5742:5742:5742) (5802:5802:5802))
        (PORT d[12] (4578:4578:4578) (4502:4502:4502))
        (PORT clk (2513:2513:2513) (2533:2533:2533))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a109.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4013:4013:4013) (3949:3949:3949))
        (PORT clk (2513:2513:2513) (2533:2533:2533))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a109.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5136:5136:5136) (4999:4999:4999))
        (PORT clk (2513:2513:2513) (2533:2533:2533))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a109.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2537:2537:2537))
        (PORT d[0] (6180:6180:6180) (6107:6107:6107))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a109.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2538:2538:2538))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a109.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2538:2538:2538))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a109.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2538:2538:2538))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a109.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2538:2538:2538))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a109.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1481:1481:1481) (1506:1506:1506))
        (PORT clk (2466:2466:2466) (2450:2450:2450))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a109.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3995:3995:3995) (4089:4089:4089))
        (PORT d[1] (4710:4710:4710) (4950:4950:4950))
        (PORT d[2] (3259:3259:3259) (3324:3324:3324))
        (PORT d[3] (4776:4776:4776) (4679:4679:4679))
        (PORT d[4] (6552:6552:6552) (6799:6799:6799))
        (PORT d[5] (3942:3942:3942) (4152:4152:4152))
        (PORT d[6] (5721:5721:5721) (5615:5615:5615))
        (PORT d[7] (5078:5078:5078) (5222:5222:5222))
        (PORT d[8] (4493:4493:4493) (4389:4389:4389))
        (PORT d[9] (7190:7190:7190) (7230:7230:7230))
        (PORT d[10] (6427:6427:6427) (6504:6504:6504))
        (PORT d[11] (4397:4397:4397) (4598:4598:4598))
        (PORT d[12] (6750:6750:6750) (6925:6925:6925))
        (PORT clk (2461:2461:2461) (2446:2446:2446))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a109.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5605:5605:5605) (5660:5660:5660))
        (PORT clk (2461:2461:2461) (2446:2446:2446))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a109.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2466:2466:2466) (2450:2450:2450))
        (PORT d[0] (5823:5823:5823) (5868:5868:5868))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a109.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2467:2467:2467) (2451:2451:2451))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a109.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2467:2467:2467) (2451:2451:2451))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a109.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2467:2467:2467) (2451:2451:2451))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a109.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2467:2467:2467) (2451:2451:2451))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a45.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3859:3859:3859) (3694:3694:3694))
        (PORT clk (2486:2486:2486) (2513:2513:2513))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a45.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6397:6397:6397) (6234:6234:6234))
        (PORT d[1] (6415:6415:6415) (6181:6181:6181))
        (PORT d[2] (5887:5887:5887) (5858:5858:5858))
        (PORT d[3] (6243:6243:6243) (6117:6117:6117))
        (PORT d[4] (5150:5150:5150) (5190:5190:5190))
        (PORT d[5] (5960:5960:5960) (5954:5954:5954))
        (PORT d[6] (6193:6193:6193) (6166:6166:6166))
        (PORT d[7] (4659:4659:4659) (4736:4736:4736))
        (PORT d[8] (5555:5555:5555) (5497:5497:5497))
        (PORT d[9] (4842:4842:4842) (5044:5044:5044))
        (PORT d[10] (4466:4466:4466) (4517:4517:4517))
        (PORT d[11] (6227:6227:6227) (6290:6290:6290))
        (PORT d[12] (6343:6343:6343) (6154:6154:6154))
        (PORT clk (2482:2482:2482) (2509:2509:2509))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a45.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3990:3990:3990) (4054:4054:4054))
        (PORT clk (2482:2482:2482) (2509:2509:2509))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a45.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5927:5927:5927) (5724:5724:5724))
        (PORT clk (2482:2482:2482) (2509:2509:2509))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a45.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2513:2513:2513))
        (PORT d[0] (4489:4489:4489) (4476:4476:4476))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a45.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2514:2514:2514))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a45.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2514:2514:2514))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a45.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2514:2514:2514))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a45.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2514:2514:2514))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a45.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2493:2493:2493) (2511:2511:2511))
        (PORT clk (2436:2436:2436) (2426:2426:2426))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a45.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4726:4726:4726) (4834:4834:4834))
        (PORT d[1] (4891:4891:4891) (5086:5086:5086))
        (PORT d[2] (4298:4298:4298) (4368:4368:4368))
        (PORT d[3] (5142:5142:5142) (5343:5343:5343))
        (PORT d[4] (5720:5720:5720) (5883:5883:5883))
        (PORT d[5] (4713:4713:4713) (4987:4987:4987))
        (PORT d[6] (6878:6878:6878) (6648:6648:6648))
        (PORT d[7] (4499:4499:4499) (4708:4708:4708))
        (PORT d[8] (7355:7355:7355) (7404:7404:7404))
        (PORT d[9] (7591:7591:7591) (7659:7659:7659))
        (PORT d[10] (6191:6191:6191) (6318:6318:6318))
        (PORT d[11] (3966:3966:3966) (4208:4208:4208))
        (PORT d[12] (8145:8145:8145) (8323:8323:8323))
        (PORT clk (2431:2431:2431) (2422:2422:2422))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a45.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3844:3844:3844) (4005:4005:4005))
        (PORT clk (2431:2431:2431) (2422:2422:2422))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a45.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2436:2436:2436) (2426:2426:2426))
        (PORT d[0] (6592:6592:6592) (6604:6604:6604))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a45.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2437:2437:2437) (2427:2427:2427))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a45.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2437:2437:2437) (2427:2427:2427))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a45.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2437:2437:2437) (2427:2427:2427))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a45.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2437:2437:2437) (2427:2427:2427))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a13.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4188:4188:4188) (4019:4019:4019))
        (PORT clk (2519:2519:2519) (2550:2550:2550))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a13.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5740:5740:5740) (5592:5592:5592))
        (PORT d[1] (5475:5475:5475) (5262:5262:5262))
        (PORT d[2] (5137:5137:5137) (5096:5096:5096))
        (PORT d[3] (5605:5605:5605) (5492:5492:5492))
        (PORT d[4] (4465:4465:4465) (4506:4506:4506))
        (PORT d[5] (5639:5639:5639) (5681:5681:5681))
        (PORT d[6] (5888:5888:5888) (5915:5915:5915))
        (PORT d[7] (4469:4469:4469) (4515:4515:4515))
        (PORT d[8] (4522:4522:4522) (4493:4493:4493))
        (PORT d[9] (4551:4551:4551) (4777:4777:4777))
        (PORT d[10] (3860:3860:3860) (3932:3932:3932))
        (PORT d[11] (5504:5504:5504) (5573:5573:5573))
        (PORT d[12] (5588:5588:5588) (5402:5402:5402))
        (PORT clk (2515:2515:2515) (2546:2546:2546))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a13.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4068:4068:4068) (4107:4107:4107))
        (PORT clk (2515:2515:2515) (2546:2546:2546))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a13.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4951:4951:4951) (4771:4771:4771))
        (PORT clk (2515:2515:2515) (2546:2546:2546))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a13.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2550:2550:2550))
        (PORT d[0] (4597:4597:4597) (4633:4633:4633))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a13.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2551:2551:2551))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a13.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2551:2551:2551))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a13.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2551:2551:2551))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a13.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2551:2551:2551))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a13.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2113:2113:2113) (2133:2133:2133))
        (PORT clk (2468:2468:2468) (2462:2462:2462))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a13.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4605:4605:4605) (4702:4702:4702))
        (PORT d[1] (4610:4610:4610) (4821:4821:4821))
        (PORT d[2] (3399:3399:3399) (3508:3508:3508))
        (PORT d[3] (5507:5507:5507) (5705:5705:5705))
        (PORT d[4] (5461:5461:5461) (5643:5643:5643))
        (PORT d[5] (4777:4777:4777) (5059:5059:5059))
        (PORT d[6] (6491:6491:6491) (6259:6259:6259))
        (PORT d[7] (4537:4537:4537) (4745:4745:4745))
        (PORT d[8] (6402:6402:6402) (6490:6490:6490))
        (PORT d[9] (7913:7913:7913) (7975:7975:7975))
        (PORT d[10] (6524:6524:6524) (6637:6637:6637))
        (PORT d[11] (3946:3946:3946) (4180:4180:4180))
        (PORT d[12] (7101:7101:7101) (7296:7296:7296))
        (PORT clk (2463:2463:2463) (2458:2458:2458))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a13.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3340:3340:3340) (3418:3418:3418))
        (PORT clk (2463:2463:2463) (2458:2458:2458))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a13.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2468:2468:2468) (2462:2462:2462))
        (PORT d[0] (3937:3937:3937) (3897:3897:3897))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a13.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2469:2469:2469) (2463:2463:2463))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a13.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2469:2469:2469) (2463:2463:2463))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a13.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2469:2469:2469) (2463:2463:2463))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a13.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2469:2469:2469) (2463:2463:2463))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[13\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2269:2269:2269) (2257:2257:2257))
        (PORT datab (3370:3370:3370) (3504:3504:3504))
        (PORT datac (2809:2809:2809) (2763:2763:2763))
        (PORT datad (2262:2262:2262) (2251:2251:2251))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a77.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3859:3859:3859) (3695:3695:3695))
        (PORT clk (2493:2493:2493) (2521:2521:2521))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a77.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6381:6381:6381) (6209:6209:6209))
        (PORT d[1] (6401:6401:6401) (6165:6165:6165))
        (PORT d[2] (5540:5540:5540) (5511:5511:5511))
        (PORT d[3] (5923:5923:5923) (5811:5811:5811))
        (PORT d[4] (4801:4801:4801) (4842:4842:4842))
        (PORT d[5] (5954:5954:5954) (5948:5948:5948))
        (PORT d[6] (5852:5852:5852) (5833:5833:5833))
        (PORT d[7] (4324:4324:4324) (4408:4408:4408))
        (PORT d[8] (5120:5120:5120) (5064:5064:5064))
        (PORT d[9] (4468:4468:4468) (4687:4687:4687))
        (PORT d[10] (3936:3936:3936) (4015:4015:4015))
        (PORT d[11] (5857:5857:5857) (5923:5923:5923))
        (PORT d[12] (6328:6328:6328) (6137:6137:6137))
        (PORT clk (2489:2489:2489) (2517:2517:2517))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a77.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3889:3889:3889) (3876:3876:3876))
        (PORT clk (2489:2489:2489) (2517:2517:2517))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a77.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5891:5891:5891) (5687:5687:5687))
        (PORT clk (2489:2489:2489) (2517:2517:2517))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a77.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2521:2521:2521))
        (PORT d[0] (6257:6257:6257) (6107:6107:6107))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a77.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2522:2522:2522))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a77.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2522:2522:2522))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a77.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2522:2522:2522))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a77.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2522:2522:2522))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a77.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2175:2175:2175) (2218:2218:2218))
        (PORT clk (2442:2442:2442) (2434:2434:2434))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a77.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4291:4291:4291) (4399:4399:4399))
        (PORT d[1] (4904:4904:4904) (5099:5099:5099))
        (PORT d[2] (3997:3997:3997) (4079:4079:4079))
        (PORT d[3] (5124:5124:5124) (5325:5325:5325))
        (PORT d[4] (5385:5385:5385) (5573:5573:5573))
        (PORT d[5] (4697:4697:4697) (4972:4972:4972))
        (PORT d[6] (6895:6895:6895) (6665:6665:6665))
        (PORT d[7] (4848:4848:4848) (5050:5050:5050))
        (PORT d[8] (7045:7045:7045) (7114:7114:7114))
        (PORT d[9] (7906:7906:7906) (7966:7966:7966))
        (PORT d[10] (6182:6182:6182) (6307:6307:6307))
        (PORT d[11] (3920:3920:3920) (4157:4157:4157))
        (PORT d[12] (7513:7513:7513) (7707:7707:7707))
        (PORT clk (2437:2437:2437) (2430:2430:2430))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a77.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6248:6248:6248) (6029:6029:6029))
        (PORT clk (2437:2437:2437) (2430:2430:2430))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a77.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2442:2442:2442) (2434:2434:2434))
        (PORT d[0] (4464:4464:4464) (4504:4504:4504))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a77.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2443:2443:2443) (2435:2435:2435))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a77.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2443:2443:2443) (2435:2435:2435))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a77.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2443:2443:2443) (2435:2435:2435))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a77.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2443:2443:2443) (2435:2435:2435))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[13\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1670:1670:1670) (1629:1629:1629))
        (PORT datab (234:234:234) (269:269:269))
        (PORT datac (2811:2811:2811) (2765:2765:2765))
        (PORT datad (2025:2025:2025) (2039:2039:2039))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|result_node\[23\]\~56)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1339:1339:1339) (1317:1317:1317))
        (PORT datab (782:782:782) (770:770:770))
        (PORT datac (1514:1514:1514) (1560:1560:1560))
        (PORT datad (1051:1051:1051) (1095:1095:1095))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|result_node\[23\]\~57)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1077:1077:1077) (1086:1086:1086))
        (PORT datab (236:236:236) (271:271:271))
        (PORT datac (1514:1514:1514) (1560:1560:1560))
        (PORT datad (1056:1056:1056) (1041:1041:1041))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_fetch\|fetched_instr\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2211:2211:2211))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2181:2181:2181) (2150:2150:2150))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|result_node\[21\]\~52)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1422:1422:1422) (1413:1413:1413))
        (PORT datab (1981:1981:1981) (2080:2080:2080))
        (PORT datac (3043:3043:3043) (3137:3137:3137))
        (PORT datad (2061:2061:2061) (2029:2029:2029))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|result_node\[21\]\~53)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1445:1445:1445) (1440:1440:1440))
        (PORT datab (1980:1980:1980) (2079:2079:2079))
        (PORT datac (2027:2027:2027) (1993:1993:1993))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_fetch\|fetched_instr\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2177:2177:2177))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2162:2162:2162) (2133:2133:2133))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_extensor\|Selector5\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (2010:2010:2010) (2081:2081:2081))
        (PORT datac (1651:1651:1651) (1664:1664:1664))
        (PORT datad (790:790:790) (832:832:832))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_decode\|stored_immed\[20\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (345:345:345) (457:457:457))
        (PORT datab (340:340:340) (440:440:440))
        (PORT datac (306:306:306) (402:402:402))
        (PORT datad (308:308:308) (394:394:394))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_decode\|stored_immed\[23\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (291:291:291) (381:381:381))
        (PORT datab (321:321:321) (404:404:404))
        (PORT datad (1356:1356:1356) (1365:1365:1365))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_decode\|stored_immed\[20\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (341:341:341) (453:453:453))
        (PORT datab (342:342:342) (437:437:437))
        (PORT datac (310:310:310) (406:406:406))
        (PORT datad (450:450:450) (502:502:502))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_decode\|stored_immed\[20\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1299:1299:1299) (1278:1278:1278))
        (PORT datad (1354:1354:1354) (1363:1363:1363))
        (IOPATH dataa combout (377:377:377) (382:382:382))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_decode\|stored_immed\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2211:2211:2211))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (2380:2380:2380) (2444:2444:2444))
        (PORT clrn (2181:2181:2181) (2150:2150:2150))
        (PORT sload (916:916:916) (998:998:998))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|result_node\[22\]\~54)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2336:2336:2336) (2492:2492:2492))
        (PORT datab (1981:1981:1981) (2077:2077:2077))
        (PORT datac (1380:1380:1380) (1352:1352:1352))
        (PORT datad (1677:1677:1677) (1639:1639:1639))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|result_node\[22\]\~55)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1900:1900:1900) (1855:1855:1855))
        (PORT datab (2307:2307:2307) (2287:2287:2287))
        (PORT datac (1515:1515:1515) (1451:1451:1451))
        (PORT datad (1528:1528:1528) (1560:1560:1560))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_fetch\|fetched_instr\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2191:2191:2191))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2157:2157:2157) (2129:2129:2129))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_decode\|stored_immed\[22\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1292:1292:1292) (1309:1309:1309))
        (PORT datab (323:323:323) (406:406:406))
        (PORT datad (1354:1354:1354) (1362:1362:1362))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_decode\|stored_immed\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2211:2211:2211))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (2381:2381:2381) (2445:2445:2445))
        (PORT clrn (2181:2181:2181) (2150:2150:2150))
        (PORT sload (916:916:916) (998:998:998))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_extensor\|WideOr1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (342:342:342) (454:454:454))
        (PORT datab (343:343:343) (444:444:444))
        (PORT datac (310:310:310) (406:406:406))
        (PORT datad (310:310:310) (397:397:397))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_extensor\|Selector10\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1049:1049:1049) (1078:1078:1078))
        (PORT datab (2053:2053:2053) (2065:2065:2065))
        (PORT datac (1912:1912:1912) (1954:1954:1954))
        (PORT datad (1029:1029:1029) (1027:1027:1027))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_decode\|stored_immed\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2213:2213:2213))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2182:2182:2182) (2151:2151:2151))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|result_node\[20\]\~50)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1510:1510:1510) (1486:1486:1486))
        (PORT datab (2191:2191:2191) (2273:2273:2273))
        (PORT datac (2835:2835:2835) (2941:2941:2941))
        (PORT datad (700:700:700) (690:690:690))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|result_node\[20\]\~51)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2037:2037:2037) (2038:2038:2038))
        (PORT datab (2507:2507:2507) (2378:2378:2378))
        (PORT datac (2834:2834:2834) (2940:2940:2940))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_fetch\|fetched_instr\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2195:2195:2195))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2164:2164:2164) (2133:2133:2133))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_decode\|stored_immed\[20\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1541:1541:1541) (1512:1512:1512))
        (PORT datab (320:320:320) (403:403:403))
        (PORT datad (1357:1357:1357) (1367:1367:1367))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_decode\|stored_immed\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2211:2211:2211))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (2379:2379:2379) (2443:2443:2443))
        (PORT clrn (2181:2181:2181) (2150:2150:2150))
        (PORT sload (916:916:916) (998:998:998))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_decode\|stored_immed\[19\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (985:985:985) (1012:1012:1012))
        (PORT datab (319:319:319) (402:402:402))
        (PORT datad (1358:1358:1358) (1367:1367:1367))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_decode\|stored_immed\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2211:2211:2211))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (2379:2379:2379) (2442:2442:2442))
        (PORT clrn (2181:2181:2181) (2150:2150:2150))
        (PORT sload (916:916:916) (998:998:998))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_decode\|stored_immed\[18\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1342:1342:1342) (1332:1332:1332))
        (PORT datab (323:323:323) (406:406:406))
        (PORT datad (1353:1353:1353) (1362:1362:1362))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_decode\|stored_immed\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2211:2211:2211))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (2382:2382:2382) (2446:2446:2446))
        (PORT clrn (2181:2181:2181) (2150:2150:2150))
        (PORT sload (916:916:916) (998:998:998))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_decode\|stored_immed\[17\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1534:1534:1534) (1502:1502:1502))
        (PORT datab (315:315:315) (397:397:397))
        (PORT datad (1363:1363:1363) (1374:1374:1374))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_decode\|stored_immed\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2211:2211:2211))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (2376:2376:2376) (2439:2439:2439))
        (PORT clrn (2181:2181:2181) (2150:2150:2150))
        (PORT sload (916:916:916) (998:998:998))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_decode\|stored_immed\[16\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1734:1734:1734) (1753:1753:1753))
        (PORT datab (317:317:317) (399:399:399))
        (PORT datad (1361:1361:1361) (1371:1371:1371))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_decode\|stored_immed\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2211:2211:2211))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (2377:2377:2377) (2440:2440:2440))
        (PORT clrn (2181:2181:2181) (2150:2150:2150))
        (PORT sload (916:916:916) (998:998:998))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_decode\|stored_immed\[15\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1793:1793:1793) (1769:1769:1769))
        (PORT datab (321:321:321) (405:405:405))
        (PORT datad (1355:1355:1355) (1364:1364:1364))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_decode\|stored_immed\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2211:2211:2211))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (2381:2381:2381) (2444:2444:2444))
        (PORT clrn (2181:2181:2181) (2150:2150:2150))
        (PORT sload (916:916:916) (998:998:998))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Add1\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1211:1211:1211) (1277:1277:1277))
        (PORT datab (1664:1664:1664) (1653:1653:1653))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (389:389:389) (393:393:393))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Add1\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1280:1280:1280) (1330:1330:1330))
        (PORT datab (1692:1692:1692) (1708:1708:1708))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Add1\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1279:1279:1279) (1329:1329:1329))
        (PORT datab (497:497:497) (544:544:544))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (389:389:389) (393:393:393))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Add1\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (523:523:523) (572:572:572))
        (PORT datab (1194:1194:1194) (1228:1228:1228))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Add1\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1278:1278:1278) (1327:1327:1327))
        (PORT datab (732:732:732) (764:764:764))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (389:389:389) (393:393:393))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Add1\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1277:1277:1277) (1326:1326:1326))
        (PORT datab (463:463:463) (527:527:527))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Add1\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (493:493:493) (554:554:554))
        (PORT datab (1193:1193:1193) (1226:1226:1226))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (389:389:389) (393:393:393))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Add1\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1275:1275:1275) (1324:1324:1324))
        (PORT datab (466:466:466) (532:532:532))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Add1\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1274:1274:1274) (1323:1323:1323))
        (PORT datab (730:730:730) (771:771:771))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (389:389:389) (393:393:393))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Add1\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (689:689:689) (730:730:730))
        (PORT datab (1191:1191:1191) (1223:1223:1223))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Add1\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (693:693:693) (734:734:734))
        (PORT datab (1190:1190:1190) (1223:1223:1223))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (389:389:389) (393:393:393))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Mux8\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1239:1239:1239) (1217:1217:1217))
        (PORT datab (1388:1388:1388) (1435:1435:1435))
        (PORT datac (1088:1088:1088) (1125:1125:1125))
        (PORT datad (953:953:953) (943:943:943))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Mux8\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1046:1046:1046) (1074:1074:1074))
        (PORT datab (235:235:235) (269:269:269))
        (PORT datac (1292:1292:1292) (1290:1290:1290))
        (PORT datad (785:785:785) (839:839:839))
        (IOPATH dataa combout (350:350:350) (352:352:352))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst14\|stored_data\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2201:2201:2201))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2167:2167:2167) (2139:2139:2139))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst3\|Selector23\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (286:286:286) (375:375:375))
        (PORT datac (1060:1060:1060) (1070:1070:1070))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a87.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2686:2686:2686) (2646:2646:2646))
        (PORT clk (2508:2508:2508) (2531:2531:2531))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a87.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3642:3642:3642) (3653:3653:3653))
        (PORT d[1] (4602:4602:4602) (4581:4581:4581))
        (PORT d[2] (4546:4546:4546) (4580:4580:4580))
        (PORT d[3] (3639:3639:3639) (3631:3631:3631))
        (PORT d[4] (4249:4249:4249) (4230:4230:4230))
        (PORT d[5] (6070:6070:6070) (6094:6094:6094))
        (PORT d[6] (4810:4810:4810) (4764:4764:4764))
        (PORT d[7] (3825:3825:3825) (3820:3820:3820))
        (PORT d[8] (3969:3969:3969) (3964:3964:3964))
        (PORT d[9] (4541:4541:4541) (4734:4734:4734))
        (PORT d[10] (4058:4058:4058) (4038:4038:4038))
        (PORT d[11] (4267:4267:4267) (4251:4251:4251))
        (PORT d[12] (4026:4026:4026) (4028:4028:4028))
        (PORT clk (2504:2504:2504) (2527:2527:2527))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a87.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3248:3248:3248) (3151:3151:3151))
        (PORT clk (2504:2504:2504) (2527:2527:2527))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a87.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4336:4336:4336) (4229:4229:4229))
        (PORT clk (2504:2504:2504) (2527:2527:2527))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a87.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2531:2531:2531))
        (PORT d[0] (6264:6264:6264) (6132:6132:6132))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a87.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2532:2532:2532))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a87.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2532:2532:2532))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a87.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2532:2532:2532))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a87.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2532:2532:2532))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a87.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2312:2312:2312) (2285:2285:2285))
        (PORT clk (2457:2457:2457) (2443:2443:2443))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a87.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2242:2242:2242) (2270:2270:2270))
        (PORT d[1] (5155:5155:5155) (5451:5451:5451))
        (PORT d[2] (2559:2559:2559) (2581:2581:2581))
        (PORT d[3] (2243:2243:2243) (2285:2285:2285))
        (PORT d[4] (5954:5954:5954) (6251:6251:6251))
        (PORT d[5] (4666:4666:4666) (4915:4915:4915))
        (PORT d[6] (3435:3435:3435) (3564:3564:3564))
        (PORT d[7] (4613:4613:4613) (4850:4850:4850))
        (PORT d[8] (2483:2483:2483) (2505:2505:2505))
        (PORT d[9] (7595:7595:7595) (7640:7640:7640))
        (PORT d[10] (5876:5876:5876) (6030:6030:6030))
        (PORT d[11] (3777:3777:3777) (3860:3860:3860))
        (PORT d[12] (8383:8383:8383) (8637:8637:8637))
        (PORT clk (2452:2452:2452) (2439:2439:2439))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a87.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2511:2511:2511) (2448:2448:2448))
        (PORT clk (2452:2452:2452) (2439:2439:2439))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a87.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2457:2457:2457) (2443:2443:2443))
        (PORT d[0] (4329:4329:4329) (4318:4318:4318))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a87.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2458:2458:2458) (2444:2444:2444))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a87.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2458:2458:2458) (2444:2444:2444))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a87.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2458:2458:2458) (2444:2444:2444))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a87.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2458:2458:2458) (2444:2444:2444))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a119.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2701:2701:2701) (2664:2664:2664))
        (PORT clk (2514:2514:2514) (2536:2536:2536))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a119.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3628:3628:3628) (3637:3637:3637))
        (PORT d[1] (4313:4313:4313) (4304:4304:4304))
        (PORT d[2] (4127:4127:4127) (4158:4158:4158))
        (PORT d[3] (3893:3893:3893) (3876:3876:3876))
        (PORT d[4] (4880:4880:4880) (4851:4851:4851))
        (PORT d[5] (5324:5324:5324) (5351:5351:5351))
        (PORT d[6] (4778:4778:4778) (4727:4727:4727))
        (PORT d[7] (3855:3855:3855) (3855:3855:3855))
        (PORT d[8] (3998:3998:3998) (4002:4002:4002))
        (PORT d[9] (4508:4508:4508) (4699:4699:4699))
        (PORT d[10] (4088:4088:4088) (4073:4073:4073))
        (PORT d[11] (4260:4260:4260) (4243:4243:4243))
        (PORT d[12] (4025:4025:4025) (4027:4027:4027))
        (PORT clk (2510:2510:2510) (2532:2532:2532))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a119.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4717:4717:4717) (4703:4703:4703))
        (PORT clk (2510:2510:2510) (2532:2532:2532))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a119.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3986:3986:3986) (3879:3879:3879))
        (PORT clk (2510:2510:2510) (2532:2532:2532))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a119.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2536:2536:2536))
        (PORT d[0] (5566:5566:5566) (5519:5519:5519))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a119.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2537:2537:2537))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a119.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2537:2537:2537))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a119.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2537:2537:2537))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a119.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2537:2537:2537))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a119.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2290:2290:2290) (2275:2275:2275))
        (PORT clk (2463:2463:2463) (2448:2448:2448))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a119.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2220:2220:2220) (2253:2253:2253))
        (PORT d[1] (5174:5174:5174) (5466:5466:5466))
        (PORT d[2] (2218:2218:2218) (2256:2256:2256))
        (PORT d[3] (2232:2232:2232) (2276:2276:2276))
        (PORT d[4] (6714:6714:6714) (7013:7013:7013))
        (PORT d[5] (4641:4641:4641) (4886:4886:4886))
        (PORT d[6] (2719:2719:2719) (2849:2849:2849))
        (PORT d[7] (4643:4643:4643) (4886:4886:4886))
        (PORT d[8] (2480:2480:2480) (2495:2495:2495))
        (PORT d[9] (7562:7562:7562) (7605:7605:7605))
        (PORT d[10] (6611:6611:6611) (6749:6749:6749))
        (PORT d[11] (3764:3764:3764) (3845:3845:3845))
        (PORT d[12] (8018:8018:8018) (8275:8275:8275))
        (PORT clk (2458:2458:2458) (2444:2444:2444))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a119.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4448:4448:4448) (4432:4432:4432))
        (PORT clk (2458:2458:2458) (2444:2444:2444))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a119.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2463:2463:2463) (2448:2448:2448))
        (PORT d[0] (7001:7001:7001) (7101:7101:7101))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a119.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2464:2464:2464) (2449:2449:2449))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a119.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2464:2464:2464) (2449:2449:2449))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a119.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2464:2464:2464) (2449:2449:2449))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a119.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2464:2464:2464) (2449:2449:2449))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a55.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2682:2682:2682) (2645:2645:2645))
        (PORT clk (2518:2518:2518) (2541:2541:2541))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a55.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3242:3242:3242) (3256:3256:3256))
        (PORT d[1] (4306:4306:4306) (4296:4296:4296))
        (PORT d[2] (4153:4153:4153) (4187:4187:4187))
        (PORT d[3] (3936:3936:3936) (3924:3924:3924))
        (PORT d[4] (4905:4905:4905) (4878:4878:4878))
        (PORT d[5] (5726:5726:5726) (5757:5757:5757))
        (PORT d[6] (4771:4771:4771) (4719:4719:4719))
        (PORT d[7] (3816:3816:3816) (3810:3810:3810))
        (PORT d[8] (3610:3610:3610) (3599:3599:3599))
        (PORT d[9] (4462:4462:4462) (4646:4646:4646))
        (PORT d[10] (4050:4050:4050) (4029:4029:4029))
        (PORT d[11] (3961:3961:3961) (3954:3954:3954))
        (PORT d[12] (4018:4018:4018) (4019:4019:4019))
        (PORT clk (2514:2514:2514) (2537:2537:2537))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a55.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4682:4682:4682) (4802:4802:4802))
        (PORT clk (2514:2514:2514) (2537:2537:2537))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a55.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3958:3958:3958) (3849:3849:3849))
        (PORT clk (2514:2514:2514) (2537:2537:2537))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a55.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2541:2541:2541))
        (PORT d[0] (5646:5646:5646) (5680:5680:5680))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a55.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a55.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2542:2542:2542))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a55.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a55.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a55.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1945:1945:1945) (1942:1942:1942))
        (PORT clk (2468:2468:2468) (2454:2454:2454))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a55.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2525:2525:2525) (2548:2548:2548))
        (PORT d[1] (5520:5520:5520) (5803:5803:5803))
        (PORT d[2] (2481:2481:2481) (2507:2507:2507))
        (PORT d[3] (2821:2821:2821) (2838:2838:2838))
        (PORT d[4] (6715:6715:6715) (7019:7019:7019))
        (PORT d[5] (5034:5034:5034) (5287:5287:5287))
        (PORT d[6] (3093:3093:3093) (3221:3221:3221))
        (PORT d[7] (4635:4635:4635) (4876:4876:4876))
        (PORT d[8] (2512:2512:2512) (2536:2536:2536))
        (PORT d[9] (6915:6915:6915) (6973:6973:6973))
        (PORT d[10] (6324:6324:6324) (6473:6473:6473))
        (PORT d[11] (3406:3406:3406) (3495:3495:3495))
        (PORT d[12] (8048:8048:8048) (8310:8310:8310))
        (PORT clk (2463:2463:2463) (2450:2450:2450))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a55.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4340:4340:4340) (4201:4201:4201))
        (PORT clk (2463:2463:2463) (2450:2450:2450))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a55.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2468:2468:2468) (2454:2454:2454))
        (PORT d[0] (7472:7472:7472) (7579:7579:7579))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a55.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2469:2469:2469) (2455:2455:2455))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a55.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2469:2469:2469) (2455:2455:2455))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a55.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2469:2469:2469) (2455:2455:2455))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a55.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2469:2469:2469) (2455:2455:2455))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a23.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4165:4165:4165) (4181:4181:4181))
        (PORT clk (2511:2511:2511) (2534:2534:2534))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a23.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4207:4207:4207) (4144:4144:4144))
        (PORT d[1] (4760:4760:4760) (4654:4654:4654))
        (PORT d[2] (4263:4263:4263) (4227:4227:4227))
        (PORT d[3] (5112:5112:5112) (4996:4996:4996))
        (PORT d[4] (4791:4791:4791) (4816:4816:4816))
        (PORT d[5] (7057:7057:7057) (7121:7121:7121))
        (PORT d[6] (4208:4208:4208) (4143:4143:4143))
        (PORT d[7] (3913:3913:3913) (3961:3961:3961))
        (PORT d[8] (4781:4781:4781) (4820:4820:4820))
        (PORT d[9] (4824:4824:4824) (5004:5004:5004))
        (PORT d[10] (3506:3506:3506) (3551:3551:3551))
        (PORT d[11] (5944:5944:5944) (5977:5977:5977))
        (PORT d[12] (5604:5604:5604) (5529:5529:5529))
        (PORT clk (2507:2507:2507) (2530:2530:2530))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a23.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4633:4633:4633) (4550:4550:4550))
        (PORT clk (2507:2507:2507) (2530:2530:2530))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a23.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5158:5158:5158) (5007:5007:5007))
        (PORT clk (2507:2507:2507) (2530:2530:2530))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a23.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2534:2534:2534))
        (PORT d[0] (4212:4212:4212) (4192:4192:4192))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a23.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2535:2535:2535))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a23.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2535:2535:2535))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a23.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2535:2535:2535))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a23.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2535:2535:2535))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a23.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2022:2022:2022) (1992:1992:1992))
        (PORT clk (2460:2460:2460) (2446:2446:2446))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a23.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5321:5321:5321) (5380:5380:5380))
        (PORT d[1] (4728:4728:4728) (4968:4968:4968))
        (PORT d[2] (3260:3260:3260) (3309:3309:3309))
        (PORT d[3] (4432:4432:4432) (4346:4346:4346))
        (PORT d[4] (6586:6586:6586) (6836:6836:6836))
        (PORT d[5] (4982:4982:4982) (5171:5171:5171))
        (PORT d[6] (5107:5107:5107) (5010:5010:5010))
        (PORT d[7] (5098:5098:5098) (5247:5247:5247))
        (PORT d[8] (4480:4480:4480) (4375:4375:4375))
        (PORT d[9] (7294:7294:7294) (7348:7348:7348))
        (PORT d[10] (6423:6423:6423) (6496:6496:6496))
        (PORT d[11] (4398:4398:4398) (4599:4599:4599))
        (PORT d[12] (6731:6731:6731) (6901:6901:6901))
        (PORT clk (2455:2455:2455) (2442:2442:2442))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a23.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2965:2965:2965) (2997:2997:2997))
        (PORT clk (2455:2455:2455) (2442:2442:2442))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a23.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2460:2460:2460) (2446:2446:2446))
        (PORT d[0] (4634:4634:4634) (4638:4638:4638))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a23.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2461:2461:2461) (2447:2447:2447))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a23.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2461:2461:2461) (2447:2447:2447))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a23.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2461:2461:2461) (2447:2447:2447))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a23.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2461:2461:2461) (2447:2447:2447))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[23\]\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3758:3758:3758) (3894:3894:3894))
        (PORT datab (1469:1469:1469) (1408:1408:1408))
        (PORT datac (1771:1771:1771) (1787:1787:1787))
        (PORT datad (2056:2056:2056) (2070:2070:2070))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[23\]\~47)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1249:1249:1249) (1176:1176:1176))
        (PORT datab (1518:1518:1518) (1438:1438:1438))
        (PORT datac (201:201:201) (233:233:233))
        (PORT datad (2056:2056:2056) (2071:2071:2071))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|result_node\[25\]\~60)
    (DELAY
      (ABSOLUTE
        (PORT dataa (761:761:761) (786:786:786))
        (PORT datab (1329:1329:1329) (1284:1284:1284))
        (PORT datac (1267:1267:1267) (1237:1237:1237))
        (PORT datad (279:279:279) (351:351:351))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|result_node\[25\]\~61)
    (DELAY
      (ABSOLUTE
        (PORT dataa (503:503:503) (571:571:571))
        (PORT datab (1753:1753:1753) (1694:1694:1694))
        (PORT datac (2516:2516:2516) (2580:2580:2580))
        (PORT datad (207:207:207) (230:230:230))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_fetch\|fetched_instr\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2202:2202:2202))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2168:2168:2168) (2141:2141:2141))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_decode\|stored_immed\[25\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1031:1031:1031) (1074:1074:1074))
        (PORT datab (315:315:315) (396:396:396))
        (PORT datad (1364:1364:1364) (1375:1375:1375))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_decode\|stored_immed\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2211:2211:2211))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (2375:2375:2375) (2438:2438:2438))
        (PORT clrn (2181:2181:2181) (2150:2150:2150))
        (PORT sload (916:916:916) (998:998:998))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|result_node\[24\]\~58)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1794:1794:1794) (1841:1841:1841))
        (PORT datab (3900:3900:3900) (3793:3793:3793))
        (PORT datac (3127:3127:3127) (3015:3015:3015))
        (PORT datad (1677:1677:1677) (1712:1712:1712))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|result_node\[24\]\~59)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2343:2343:2343) (2290:2290:2290))
        (PORT datab (742:742:742) (749:749:749))
        (PORT datac (1749:1749:1749) (1801:1801:1801))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_fetch\|fetched_instr\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2202:2202:2202))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2172:2172:2172) (2141:2141:2141))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_decode\|stored_immed\[24\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1153:1153:1153) (1183:1183:1183))
        (PORT datab (314:314:314) (396:396:396))
        (PORT datad (1365:1365:1365) (1375:1375:1375))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_decode\|stored_immed\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2211:2211:2211))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (2375:2375:2375) (2438:2438:2438))
        (PORT clrn (2181:2181:2181) (2150:2150:2150))
        (PORT sload (916:916:916) (998:998:998))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Add1\~48)
    (DELAY
      (ABSOLUTE
        (PORT dataa (701:701:701) (759:759:759))
        (PORT datab (1190:1190:1190) (1222:1222:1222))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Add1\~50)
    (DELAY
      (ABSOLUTE
        (PORT dataa (505:505:505) (560:560:560))
        (PORT datab (1189:1189:1189) (1221:1221:1221))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (389:389:389) (393:393:393))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Mux6\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1377:1377:1377) (1439:1439:1439))
        (PORT datab (799:799:799) (799:799:799))
        (PORT datac (1091:1091:1091) (1111:1111:1111))
        (PORT datad (719:719:719) (731:731:731))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Mux6\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (846:846:846) (904:904:904))
        (PORT datab (403:403:403) (420:420:420))
        (PORT datac (1292:1292:1292) (1290:1290:1290))
        (PORT datad (1012:1012:1012) (1024:1024:1024))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst14\|stored_data\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2201:2201:2201))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2167:2167:2167) (2139:2139:2139))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst3\|Selector25\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (1998:1998:1998) (1964:1964:1964))
        (PORT datad (2290:2290:2290) (2260:2260:2260))
        (IOPATH datab combout (389:389:389) (386:386:386))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a57.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2163:2163:2163) (2195:2195:2195))
        (PORT clk (2525:2525:2525) (2548:2548:2548))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a57.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4897:4897:4897) (4814:4814:4814))
        (PORT d[1] (4428:4428:4428) (4336:4336:4336))
        (PORT d[2] (4315:4315:4315) (4285:4285:4285))
        (PORT d[3] (4843:4843:4843) (4756:4756:4756))
        (PORT d[4] (4385:4385:4385) (4409:4409:4409))
        (PORT d[5] (6716:6716:6716) (6784:6784:6784))
        (PORT d[6] (4231:4231:4231) (4169:4169:4169))
        (PORT d[7] (3906:3906:3906) (3953:3953:3953))
        (PORT d[8] (4377:4377:4377) (4418:4418:4418))
        (PORT d[9] (4131:4131:4131) (4308:4308:4308))
        (PORT d[10] (4130:4130:4130) (4142:4142:4142))
        (PORT d[11] (5376:5376:5376) (5440:5440:5440))
        (PORT d[12] (4531:4531:4531) (4467:4467:4467))
        (PORT clk (2521:2521:2521) (2544:2544:2544))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a57.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4388:4388:4388) (4505:4505:4505))
        (PORT clk (2521:2521:2521) (2544:2544:2544))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a57.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5172:5172:5172) (5038:5038:5038))
        (PORT clk (2521:2521:2521) (2544:2544:2544))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a57.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2548:2548:2548))
        (PORT d[0] (5204:5204:5204) (5224:5224:5224))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a57.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2549:2549:2549))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a57.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2549:2549:2549))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a57.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2549:2549:2549))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a57.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2549:2549:2549))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a57.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1896:1896:1896) (1859:1859:1859))
        (PORT clk (2474:2474:2474) (2460:2460:2460))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a57.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4944:4944:4944) (5013:5013:5013))
        (PORT d[1] (5095:5095:5095) (5331:5331:5331))
        (PORT d[2] (3334:3334:3334) (3400:3400:3400))
        (PORT d[3] (4481:4481:4481) (4400:4400:4400))
        (PORT d[4] (6236:6236:6236) (6488:6488:6488))
        (PORT d[5] (4631:4631:4631) (4825:4825:4825))
        (PORT d[6] (5422:5422:5422) (5320:5320:5320))
        (PORT d[7] (4713:4713:4713) (4860:4860:4860))
        (PORT d[8] (4725:4725:4725) (4598:4598:4598))
        (PORT d[9] (6939:6939:6939) (6994:6994:6994))
        (PORT d[10] (6064:6064:6064) (6142:6142:6142))
        (PORT d[11] (4478:4478:4478) (4680:4680:4680))
        (PORT d[12] (6804:6804:6804) (6986:6986:6986))
        (PORT clk (2469:2469:2469) (2456:2456:2456))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a57.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5252:5252:5252) (5121:5121:5121))
        (PORT clk (2469:2469:2469) (2456:2456:2456))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a57.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2460:2460:2460))
        (PORT d[0] (7433:7433:7433) (7484:7484:7484))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a57.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2475:2475:2475) (2461:2461:2461))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a57.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2475:2475:2475) (2461:2461:2461))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a57.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2475:2475:2475) (2461:2461:2461))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a57.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2475:2475:2475) (2461:2461:2461))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a25.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2692:2692:2692) (2801:2801:2801))
        (PORT clk (2538:2538:2538) (2559:2559:2559))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a25.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3338:3338:3338) (3328:3328:3328))
        (PORT d[1] (3482:3482:3482) (3464:3464:3464))
        (PORT d[2] (4162:4162:4162) (4170:4170:4170))
        (PORT d[3] (4382:4382:4382) (4338:4338:4338))
        (PORT d[4] (3448:3448:3448) (3447:3447:3447))
        (PORT d[5] (4095:4095:4095) (4083:4083:4083))
        (PORT d[6] (3377:3377:3377) (3363:3363:3363))
        (PORT d[7] (3563:3563:3563) (3578:3578:3578))
        (PORT d[8] (3393:3393:3393) (3385:3385:3385))
        (PORT d[9] (4633:4633:4633) (4730:4730:4730))
        (PORT d[10] (4070:4070:4070) (4043:4043:4043))
        (PORT d[11] (4028:4028:4028) (3993:3993:3993))
        (PORT d[12] (3538:3538:3538) (3543:3543:3543))
        (PORT clk (2534:2534:2534) (2555:2555:2555))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a25.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3940:3940:3940) (3785:3785:3785))
        (PORT clk (2534:2534:2534) (2555:2555:2555))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a25.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3916:3916:3916) (3771:3771:3771))
        (PORT clk (2534:2534:2534) (2555:2555:2555))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a25.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2559:2559:2559))
        (PORT d[0] (4491:4491:4491) (4458:4458:4458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a25.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2560:2560:2560))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a25.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a25.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2560:2560:2560))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a25.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2560:2560:2560))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a25.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1183:1183:1183) (1206:1206:1206))
        (PORT clk (2487:2487:2487) (2471:2471:2471))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a25.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5132:5132:5132) (5213:5213:5213))
        (PORT d[1] (5148:5148:5148) (5443:5443:5443))
        (PORT d[2] (3276:3276:3276) (3350:3350:3350))
        (PORT d[3] (3671:3671:3671) (3639:3639:3639))
        (PORT d[4] (6339:6339:6339) (6652:6652:6652))
        (PORT d[5] (4341:4341:4341) (4592:4592:4592))
        (PORT d[6] (7227:7227:7227) (7071:7071:7071))
        (PORT d[7] (4674:4674:4674) (4836:4836:4836))
        (PORT d[8] (3623:3623:3623) (3570:3570:3570))
        (PORT d[9] (7066:7066:7066) (7066:7066:7066))
        (PORT d[10] (6594:6594:6594) (6737:6737:6737))
        (PORT d[11] (3393:3393:3393) (3522:3522:3522))
        (PORT d[12] (6942:6942:6942) (7172:7172:7172))
        (PORT clk (2482:2482:2482) (2467:2467:2467))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a25.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2841:2841:2841) (2844:2844:2844))
        (PORT clk (2482:2482:2482) (2467:2467:2467))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a25.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2471:2471:2471))
        (PORT d[0] (4667:4667:4667) (4699:4699:4699))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a25.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2472:2472:2472))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a25.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2472:2472:2472))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a25.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2472:2472:2472))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a25.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2472:2472:2472))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[25\]\~50)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3756:3756:3756) (3892:3892:3892))
        (PORT datab (2105:2105:2105) (2115:2115:2115))
        (PORT datac (2144:2144:2144) (2099:2099:2099))
        (PORT datad (1063:1063:1063) (1053:1053:1053))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a89.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1935:1935:1935) (2012:2012:2012))
        (PORT clk (2500:2500:2500) (2523:2523:2523))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a89.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4467:4467:4467) (4379:4379:4379))
        (PORT d[1] (4710:4710:4710) (4601:4601:4601))
        (PORT d[2] (4612:4612:4612) (4574:4574:4574))
        (PORT d[3] (5413:5413:5413) (5300:5300:5300))
        (PORT d[4] (4737:4737:4737) (4757:4757:4757))
        (PORT d[5] (7422:7422:7422) (7484:7484:7484))
        (PORT d[6] (4138:4138:4138) (4067:4067:4067))
        (PORT d[7] (4194:4194:4194) (4223:4223:4223))
        (PORT d[8] (4789:4789:4789) (4829:4829:4829))
        (PORT d[9] (4875:4875:4875) (5059:5059:5059))
        (PORT d[10] (4116:4116:4116) (4139:4139:4139))
        (PORT d[11] (6115:6115:6115) (6172:6172:6172))
        (PORT d[12] (5611:5611:5611) (5537:5537:5537))
        (PORT clk (2496:2496:2496) (2519:2519:2519))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a89.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3439:3439:3439) (3391:3391:3391))
        (PORT clk (2496:2496:2496) (2519:2519:2519))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a89.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5141:5141:5141) (4999:4999:4999))
        (PORT clk (2496:2496:2496) (2519:2519:2519))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a89.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2523:2523:2523))
        (PORT d[0] (4881:4881:4881) (4672:4672:4672))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a89.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2524:2524:2524))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a89.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2524:2524:2524))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a89.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2524:2524:2524))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a89.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2524:2524:2524))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a89.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1940:1940:1940) (1893:1893:1893))
        (PORT clk (2450:2450:2450) (2435:2435:2435))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a89.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4353:4353:4353) (4458:4458:4458))
        (PORT d[1] (4684:4684:4684) (4914:4914:4914))
        (PORT d[2] (3669:3669:3669) (3728:3728:3728))
        (PORT d[3] (4421:4421:4421) (4334:4334:4334))
        (PORT d[4] (5524:5524:5524) (5779:5779:5779))
        (PORT d[5] (4658:4658:4658) (4856:4856:4856))
        (PORT d[6] (5072:5072:5072) (4972:4972:4972))
        (PORT d[7] (5074:5074:5074) (5220:5220:5220))
        (PORT d[8] (4680:4680:4680) (4545:4545:4545))
        (PORT d[9] (7629:7629:7629) (7673:7673:7673))
        (PORT d[10] (6429:6429:6429) (6503:6503:6503))
        (PORT d[11] (4778:4778:4778) (4977:4977:4977))
        (PORT d[12] (6759:6759:6759) (6925:6925:6925))
        (PORT clk (2445:2445:2445) (2431:2431:2431))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a89.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5021:5021:5021) (4804:4804:4804))
        (PORT clk (2445:2445:2445) (2431:2431:2431))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a89.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2450:2450:2450) (2435:2435:2435))
        (PORT d[0] (3604:3604:3604) (3561:3561:3561))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a89.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2451:2451:2451) (2436:2436:2436))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a89.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2451:2451:2451) (2436:2436:2436))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a89.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2451:2451:2451) (2436:2436:2436))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a89.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2451:2451:2451) (2436:2436:2436))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a121.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2312:2312:2312) (2417:2417:2417))
        (PORT clk (2549:2549:2549) (2572:2572:2572))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a121.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3737:3737:3737) (3724:3724:3724))
        (PORT d[1] (3784:3784:3784) (3763:3763:3763))
        (PORT d[2] (3518:3518:3518) (3547:3547:3547))
        (PORT d[3] (3650:3650:3650) (3632:3632:3632))
        (PORT d[4] (3762:3762:3762) (3750:3750:3750))
        (PORT d[5] (4012:4012:4012) (3998:3998:3998))
        (PORT d[6] (3704:3704:3704) (3684:3684:3684))
        (PORT d[7] (3906:3906:3906) (3913:3913:3913))
        (PORT d[8] (3758:3758:3758) (3745:3745:3745))
        (PORT d[9] (4338:4338:4338) (4445:4445:4445))
        (PORT d[10] (3694:3694:3694) (3668:3668:3668))
        (PORT d[11] (4025:4025:4025) (3997:3997:3997))
        (PORT d[12] (3895:3895:3895) (3900:3900:3900))
        (PORT clk (2545:2545:2545) (2568:2568:2568))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a121.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4354:4354:4354) (4337:4337:4337))
        (PORT clk (2545:2545:2545) (2568:2568:2568))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a121.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4234:4234:4234) (4085:4085:4085))
        (PORT clk (2545:2545:2545) (2568:2568:2568))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a121.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2572:2572:2572))
        (PORT d[0] (6042:6042:6042) (6085:6085:6085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a121.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a121.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2573:2573:2573))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a121.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a121.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a121.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1504:1504:1504) (1517:1517:1517))
        (PORT clk (2498:2498:2498) (2484:2484:2484))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a121.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4808:4808:4808) (4886:4886:4886))
        (PORT d[1] (5506:5506:5506) (5800:5800:5800))
        (PORT d[2] (3602:3602:3602) (3671:3671:3671))
        (PORT d[3] (4015:4015:4015) (3979:3979:3979))
        (PORT d[4] (6252:6252:6252) (6562:6562:6562))
        (PORT d[5] (4366:4366:4366) (4614:4614:4614))
        (PORT d[6] (6865:6865:6865) (6712:6712:6712))
        (PORT d[7] (4336:4336:4336) (4495:4495:4495))
        (PORT d[8] (4005:4005:4005) (3950:3950:3950))
        (PORT d[9] (6726:6726:6726) (6729:6729:6729))
        (PORT d[10] (6270:6270:6270) (6419:6419:6419))
        (PORT d[11] (3132:3132:3132) (3285:3285:3285))
        (PORT d[12] (7277:7277:7277) (7499:7499:7499))
        (PORT clk (2493:2493:2493) (2480:2480:2480))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a121.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5523:5523:5523) (5552:5552:5552))
        (PORT clk (2493:2493:2493) (2480:2480:2480))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a121.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2484:2484:2484))
        (PORT d[0] (5366:5366:5366) (5327:5327:5327))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a121.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2485:2485:2485))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a121.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2485:2485:2485))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a121.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2485:2485:2485))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a121.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2485:2485:2485))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[25\]\~51)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (280:280:280))
        (PORT datab (2107:2107:2107) (2117:2117:2117))
        (PORT datac (1460:1460:1460) (1429:1429:1429))
        (PORT datad (1392:1392:1392) (1384:1384:1384))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst\|Decoder0\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (1493:1493:1493) (1530:1530:1530))
        (PORT datad (1580:1580:1580) (1691:1691:1691))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Div0\|auto_generated\|divider\|divider\|sel\[165\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (703:703:703) (760:760:760))
        (PORT datab (458:458:458) (524:524:524))
        (PORT datac (651:651:651) (685:685:685))
        (PORT datad (434:434:434) (491:491:491))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|result_node\[26\]\~62)
    (DELAY
      (ABSOLUTE
        (PORT dataa (500:500:500) (567:567:567))
        (PORT datab (1632:1632:1632) (1584:1584:1584))
        (PORT datad (1541:1541:1541) (1491:1491:1491))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|result_node\[26\]\~63)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1416:1416:1416) (1411:1411:1411))
        (PORT datab (1331:1331:1331) (1291:1291:1291))
        (PORT datac (714:714:714) (743:743:743))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_fetch\|fetched_instr\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2202:2202:2202))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2168:2168:2168) (2141:2141:2141))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_decode\|stored_immed\[26\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1355:1355:1355) (1402:1402:1402))
        (PORT datab (320:320:320) (403:403:403))
        (PORT datad (1356:1356:1356) (1366:1366:1366))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_decode\|stored_immed\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2211:2211:2211))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (2380:2380:2380) (2443:2443:2443))
        (PORT clrn (2181:2181:2181) (2150:2150:2150))
        (PORT sload (916:916:916) (998:998:998))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Div0\|auto_generated\|divider\|divider\|sel\[165\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1100:1100:1100) (1131:1131:1131))
        (PORT datab (1045:1045:1045) (1079:1079:1079))
        (PORT datac (1274:1274:1274) (1285:1285:1285))
        (PORT datad (778:778:778) (833:833:833))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Div0\|auto_generated\|divider\|divider\|sel\[165\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1386:1386:1386) (1387:1387:1387))
        (PORT datab (2381:2381:2381) (2298:2298:2298))
        (PORT datac (1294:1294:1294) (1301:1301:1301))
        (PORT datad (1262:1262:1262) (1274:1274:1274))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Div0\|auto_generated\|divider\|divider\|sel\[165\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1659:1659:1659) (1653:1653:1653))
        (PORT datab (1319:1319:1319) (1343:1343:1343))
        (PORT datac (1379:1379:1379) (1380:1380:1380))
        (PORT datad (1077:1077:1077) (1111:1111:1111))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Div0\|auto_generated\|divider\|divider\|sel\[165\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (812:812:812) (817:817:817))
        (PORT datab (237:237:237) (272:272:272))
        (PORT datac (1136:1136:1136) (1105:1105:1105))
        (PORT datad (206:206:206) (229:229:229))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Div0\|auto_generated\|divider\|divider\|sel\[165\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (492:492:492) (553:553:553))
        (PORT datab (458:458:458) (522:522:522))
        (PORT datac (697:697:697) (736:736:736))
        (PORT datad (473:473:473) (523:523:523))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Mux5\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (997:997:997) (985:985:985))
        (PORT datab (416:416:416) (435:435:435))
        (PORT datac (721:721:721) (753:753:753))
        (PORT datad (1156:1156:1156) (1172:1172:1172))
        (IOPATH dataa combout (349:349:349) (360:360:360))
        (IOPATH datab combout (350:350:350) (364:364:364))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst14\|stored_data\[26\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (1631:1631:1631) (1740:1740:1740))
        (PORT datac (1497:1497:1497) (1535:1535:1535))
        (PORT datad (1105:1105:1105) (1162:1162:1162))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Add1\~52)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1269:1269:1269) (1316:1316:1316))
        (PORT datab (523:523:523) (570:570:570))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst\|Selector32\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1104:1104:1104) (1136:1136:1136))
        (PORT datad (774:774:774) (805:805:805))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Mux5\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (693:693:693) (669:669:669))
        (PORT datab (759:759:759) (808:808:808))
        (PORT datac (1489:1489:1489) (1526:1526:1526))
        (PORT datad (230:230:230) (254:254:254))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Mux5\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (510:510:510) (558:558:558))
        (PORT datab (1029:1029:1029) (1003:1003:1003))
        (PORT datad (473:473:473) (505:505:505))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Mux5\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (967:967:967) (962:962:962))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datad (469:469:469) (500:500:500))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst\|Selector58\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (791:791:791) (838:838:838))
        (PORT datad (1160:1160:1160) (1196:1196:1196))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Div0\|auto_generated\|divider\|divider\|selnose\[132\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (992:992:992) (979:979:979))
        (PORT datab (411:411:411) (429:429:429))
        (PORT datac (717:717:717) (749:749:749))
        (PORT datad (282:282:282) (358:358:358))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Div0\|auto_generated\|divider\|divider\|selnose\[132\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT datac (1669:1669:1669) (1656:1656:1656))
        (PORT datad (1101:1101:1101) (1103:1103:1103))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst\|Selector61\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (2032:2032:2032) (1976:1976:1976))
        (PORT datad (1158:1158:1158) (1194:1194:1194))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst\|Selector62\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (1621:1621:1621) (1623:1623:1623))
        (PORT datad (1168:1168:1168) (1204:1204:1204))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Div0\|auto_generated\|divider\|divider\|op_11\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1194:1194:1194) (1248:1248:1248))
        (PORT datab (795:795:795) (851:851:851))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Div0\|auto_generated\|divider\|divider\|op_11\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (259:259:259) (300:300:300))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Div0\|auto_generated\|divider\|divider\|op_11\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (256:256:256) (290:290:290))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Div0\|auto_generated\|divider\|divider\|sel\[1\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1445:1445:1445) (1486:1486:1486))
        (PORT datac (818:818:818) (875:875:875))
        (PORT datad (1102:1102:1102) (1104:1104:1104))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Div0\|auto_generated\|divider\|divider\|op_11\~6)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Div0\|auto_generated\|divider\|divider\|StageOut\[66\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (787:787:787) (809:809:809))
        (PORT datac (399:399:399) (413:413:413))
        (PORT datad (1164:1164:1164) (1200:1200:1200))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst\|Selector60\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1349:1349:1349) (1367:1367:1367))
        (PORT datac (839:839:839) (892:892:892))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Div0\|auto_generated\|divider\|divider\|StageOut\[65\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (268:268:268) (313:313:313))
        (PORT datab (787:787:787) (809:809:809))
        (PORT datac (202:202:202) (234:234:234))
        (PORT datad (1166:1166:1166) (1202:1202:1202))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Div0\|auto_generated\|divider\|divider\|StageOut\[64\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (787:787:787) (809:809:809))
        (PORT datac (399:399:399) (414:414:414))
        (PORT datad (1166:1166:1166) (1203:1203:1203))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Div0\|auto_generated\|divider\|divider\|op_22\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1718:1718:1718) (1699:1699:1699))
        (PORT datab (1069:1069:1069) (1097:1097:1097))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Div0\|auto_generated\|divider\|divider\|op_22\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (974:974:974) (967:967:967))
        (PORT datab (737:737:737) (742:742:742))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Div0\|auto_generated\|divider\|divider\|op_22\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (759:759:759) (782:782:782))
        (PORT datab (771:771:771) (772:772:772))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Div0\|auto_generated\|divider\|divider\|op_22\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (722:722:722) (735:735:735))
        (PORT datab (449:449:449) (454:454:454))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Div0\|auto_generated\|divider\|divider\|op_22\~8)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Div0\|auto_generated\|divider\|divider\|selnose\[99\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1720:1720:1720) (1701:1701:1701))
        (PORT datac (818:818:818) (875:875:875))
        (PORT datad (1102:1102:1102) (1103:1103:1103))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Div0\|auto_generated\|divider\|divider\|StageOut\[99\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (723:723:723) (736:736:736))
        (PORT datab (234:234:234) (268:268:268))
        (PORT datac (247:247:247) (291:291:291))
        (PORT datad (229:229:229) (263:263:263))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst\|Selector59\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (1044:1044:1044) (1083:1083:1083))
        (PORT datad (776:776:776) (807:807:807))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Div0\|auto_generated\|divider\|divider\|StageOut\[98\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (758:758:758) (780:780:780))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (251:251:251) (296:296:296))
        (PORT datad (227:227:227) (262:262:262))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Div0\|auto_generated\|divider\|divider\|StageOut\[97\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (260:260:260) (308:308:308))
        (PORT datab (736:736:736) (741:741:741))
        (PORT datac (251:251:251) (295:295:295))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Div0\|auto_generated\|divider\|divider\|StageOut\[96\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (287:287:287) (338:338:338))
        (PORT datac (202:202:202) (234:234:234))
        (PORT datad (227:227:227) (261:261:261))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Div0\|auto_generated\|divider\|divider\|op_25\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1615:1615:1615) (1600:1600:1600))
        (PORT datab (1297:1297:1297) (1362:1362:1362))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Div0\|auto_generated\|divider\|divider\|op_25\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (464:464:464) (465:465:465))
        (PORT datab (736:736:736) (750:750:750))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Div0\|auto_generated\|divider\|divider\|op_25\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (408:408:408) (431:431:431))
        (PORT datab (1060:1060:1060) (1035:1035:1035))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Div0\|auto_generated\|divider\|divider\|op_25\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (654:654:654) (661:661:661))
        (PORT datab (730:730:730) (717:717:717))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Div0\|auto_generated\|divider\|divider\|op_25\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1001:1001:1001) (986:986:986))
        (PORT datab (443:443:443) (446:446:446))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Div0\|auto_generated\|divider\|divider\|op_25\~10)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Div0\|auto_generated\|divider\|divider\|StageOut\[132\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (484:484:484) (491:491:491))
        (PORT datab (446:446:446) (449:449:449))
        (PORT datac (202:202:202) (234:234:234))
        (PORT datad (244:244:244) (274:274:274))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Div0\|auto_generated\|divider\|divider\|StageOut\[131\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (485:485:485) (492:492:492))
        (PORT datab (234:234:234) (268:268:268))
        (PORT datac (381:381:381) (387:387:387))
        (PORT datad (243:243:243) (273:273:273))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Div0\|auto_generated\|divider\|divider\|StageOut\[130\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (410:410:410) (433:433:433))
        (PORT datab (271:271:271) (310:310:310))
        (PORT datac (201:201:201) (233:233:233))
        (PORT datad (434:434:434) (442:442:442))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Div0\|auto_generated\|divider\|divider\|StageOut\[129\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (260:260:260) (301:301:301))
        (PORT datab (259:259:259) (294:294:294))
        (PORT datac (369:369:369) (383:383:383))
        (PORT datad (417:417:417) (427:427:427))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Div0\|auto_generated\|divider\|divider\|StageOut\[128\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1716:1716:1716) (1696:1696:1696))
        (PORT datab (447:447:447) (466:466:466))
        (PORT datac (590:590:590) (574:574:574))
        (PORT datad (1100:1100:1100) (1100:1100:1100))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Div0\|auto_generated\|divider\|divider\|op_26\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1620:1620:1620) (1605:1605:1605))
        (PORT datab (1297:1297:1297) (1362:1362:1362))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Div0\|auto_generated\|divider\|divider\|op_26\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (450:450:450) (454:454:454))
        (PORT datab (740:740:740) (755:755:755))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Div0\|auto_generated\|divider\|divider\|op_26\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (777:777:777) (777:777:777))
        (PORT datab (438:438:438) (439:439:439))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Div0\|auto_generated\|divider\|divider\|op_26\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (279:279:279))
        (PORT datab (734:734:734) (720:720:720))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Div0\|auto_generated\|divider\|divider\|op_26\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1002:1002:1002) (987:987:987))
        (PORT datab (234:234:234) (268:268:268))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Div0\|auto_generated\|divider\|divider\|op_26\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1186:1186:1186) (1161:1161:1161))
        (PORT datab (233:233:233) (268:268:268))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Div0\|auto_generated\|divider\|divider\|op_26\~12)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Mux5\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (744:744:744) (774:774:774))
        (PORT datab (235:235:235) (269:269:269))
        (PORT datac (719:719:719) (717:717:717))
        (PORT datad (471:471:471) (503:503:503))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst14\|stored_data\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2204:2204:2204))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2170:2170:2170) (2142:2142:2142))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst3\|Selector26\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (683:683:683) (697:697:697))
        (PORT datad (254:254:254) (325:325:325))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a58.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2214:2214:2214) (2314:2314:2314))
        (PORT clk (2492:2492:2492) (2520:2520:2520))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a58.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4872:4872:4872) (4781:4781:4781))
        (PORT d[1] (4809:4809:4809) (4718:4718:4718))
        (PORT d[2] (5018:5018:5018) (4980:4980:4980))
        (PORT d[3] (4120:4120:4120) (4033:4033:4033))
        (PORT d[4] (5507:5507:5507) (5531:5531:5531))
        (PORT d[5] (7778:7778:7778) (7839:7839:7839))
        (PORT d[6] (4827:4827:4827) (4730:4730:4730))
        (PORT d[7] (4562:4562:4562) (4592:4592:4592))
        (PORT d[8] (5120:5120:5120) (5166:5166:5166))
        (PORT d[9] (4810:4810:4810) (4991:4991:4991))
        (PORT d[10] (4915:4915:4915) (4937:4937:4937))
        (PORT d[11] (4433:4433:4433) (4483:4483:4483))
        (PORT d[12] (5913:5913:5913) (5834:5834:5834))
        (PORT clk (2488:2488:2488) (2516:2516:2516))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a58.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4103:4103:4103) (4231:4231:4231))
        (PORT clk (2488:2488:2488) (2516:2516:2516))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a58.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5571:5571:5571) (5432:5432:5432))
        (PORT clk (2488:2488:2488) (2516:2516:2516))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a58.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2520:2520:2520))
        (PORT d[0] (4450:4450:4450) (4399:4399:4399))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a58.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2521:2521:2521))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a58.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2521:2521:2521))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a58.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2521:2521:2521))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a58.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2521:2521:2521))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a58.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1865:1865:1865) (1905:1905:1905))
        (PORT clk (2441:2441:2441) (2432:2432:2432))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a58.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3559:3559:3559) (3637:3637:3637))
        (PORT d[1] (5402:5402:5402) (5639:5639:5639))
        (PORT d[2] (3647:3647:3647) (3713:3713:3713))
        (PORT d[3] (5280:5280:5280) (5151:5151:5151))
        (PORT d[4] (6273:6273:6273) (6522:6522:6522))
        (PORT d[5] (4258:4258:4258) (4459:4459:4459))
        (PORT d[6] (4653:4653:4653) (4543:4543:4543))
        (PORT d[7] (4148:4148:4148) (4345:4345:4345))
        (PORT d[8] (5096:5096:5096) (4963:4963:4963))
        (PORT d[9] (6528:6528:6528) (6548:6548:6548))
        (PORT d[10] (7149:7149:7149) (7229:7229:7229))
        (PORT d[11] (5120:5120:5120) (5319:5319:5319))
        (PORT d[12] (7131:7131:7131) (7308:7308:7308))
        (PORT clk (2436:2436:2436) (2428:2428:2428))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a58.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5404:5404:5404) (5324:5324:5324))
        (PORT clk (2436:2436:2436) (2428:2428:2428))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a58.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2441:2441:2441) (2432:2432:2432))
        (PORT d[0] (7000:7000:7000) (7052:7052:7052))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a58.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2442:2442:2442) (2433:2433:2433))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a58.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2442:2442:2442) (2433:2433:2433))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a58.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2442:2442:2442) (2433:2433:2433))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a58.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2442:2442:2442) (2433:2433:2433))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a26.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2506:2506:2506) (2575:2575:2575))
        (PORT clk (2525:2525:2525) (2548:2548:2548))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a26.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5608:5608:5608) (5518:5518:5518))
        (PORT d[1] (5521:5521:5521) (5428:5428:5428))
        (PORT d[2] (5700:5700:5700) (5655:5655:5655))
        (PORT d[3] (4199:4199:4199) (4117:4117:4117))
        (PORT d[4] (6191:6191:6191) (6213:6213:6213))
        (PORT d[5] (5838:5838:5838) (5739:5739:5739))
        (PORT d[6] (6093:6093:6093) (5951:5951:5951))
        (PORT d[7] (5271:5271:5271) (5299:5299:5299))
        (PORT d[8] (5826:5826:5826) (5874:5874:5874))
        (PORT d[9] (3728:3728:3728) (3873:3873:3873))
        (PORT d[10] (4249:4249:4249) (4315:4315:4315))
        (PORT d[11] (5700:5700:5700) (5705:5705:5705))
        (PORT d[12] (6947:6947:6947) (6849:6849:6849))
        (PORT clk (2521:2521:2521) (2544:2544:2544))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a26.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3391:3391:3391) (3374:3374:3374))
        (PORT clk (2521:2521:2521) (2544:2544:2544))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a26.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6292:6292:6292) (6148:6148:6148))
        (PORT clk (2521:2521:2521) (2544:2544:2544))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a26.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2548:2548:2548))
        (PORT d[0] (4175:4175:4175) (4155:4155:4155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a26.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2549:2549:2549))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a26.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2549:2549:2549))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a26.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2549:2549:2549))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a26.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2549:2549:2549))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a26.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1205:1205:1205) (1246:1246:1246))
        (PORT clk (2474:2474:2474) (2460:2460:2460))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a26.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4326:4326:4326) (4404:4404:4404))
        (PORT d[1] (5771:5771:5771) (6016:6016:6016))
        (PORT d[2] (3450:3450:3450) (3563:3563:3563))
        (PORT d[3] (5368:5368:5368) (5424:5424:5424))
        (PORT d[4] (6936:6936:6936) (7176:7176:7176))
        (PORT d[5] (3507:3507:3507) (3675:3675:3675))
        (PORT d[6] (3592:3592:3592) (3488:3488:3488))
        (PORT d[7] (5170:5170:5170) (5351:5351:5351))
        (PORT d[8] (6150:6150:6150) (6010:6010:6010))
        (PORT d[9] (6985:6985:6985) (6819:6819:6819))
        (PORT d[10] (3084:3084:3084) (3003:3003:3003))
        (PORT d[11] (5830:5830:5830) (6023:6023:6023))
        (PORT d[12] (6313:6313:6313) (6438:6438:6438))
        (PORT clk (2469:2469:2469) (2456:2456:2456))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a26.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2908:2908:2908) (2935:2935:2935))
        (PORT clk (2469:2469:2469) (2456:2456:2456))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a26.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2460:2460:2460))
        (PORT d[0] (3429:3429:3429) (3330:3330:3330))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a26.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2475:2475:2475) (2461:2461:2461))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a26.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2475:2475:2475) (2461:2461:2461))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a26.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2475:2475:2475) (2461:2461:2461))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a26.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2475:2475:2475) (2461:2461:2461))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a90.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2583:2583:2583) (2676:2676:2676))
        (PORT clk (2506:2506:2506) (2534:2534:2534))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a90.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4441:4441:4441) (4353:4353:4353))
        (PORT d[1] (5084:5084:5084) (4970:4970:4970))
        (PORT d[2] (4598:4598:4598) (4561:4561:4561))
        (PORT d[3] (5447:5447:5447) (5335:5335:5335))
        (PORT d[4] (4711:4711:4711) (4729:4729:4729))
        (PORT d[5] (7430:7430:7430) (7493:7493:7493))
        (PORT d[6] (4182:4182:4182) (4113:4113:4113))
        (PORT d[7] (4208:4208:4208) (4240:4240:4240))
        (PORT d[8] (4765:4765:4765) (4811:4811:4811))
        (PORT d[9] (4844:4844:4844) (5025:5025:5025))
        (PORT d[10] (4460:4460:4460) (4478:4478:4478))
        (PORT d[11] (6122:6122:6122) (6180:6180:6180))
        (PORT d[12] (5970:5970:5970) (5891:5891:5891))
        (PORT clk (2502:2502:2502) (2530:2530:2530))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a90.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3462:3462:3462) (3412:3412:3412))
        (PORT clk (2502:2502:2502) (2530:2530:2530))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a90.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5482:5482:5482) (5329:5329:5329))
        (PORT clk (2502:2502:2502) (2530:2530:2530))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a90.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2534:2534:2534))
        (PORT d[0] (4561:4561:4561) (4366:4366:4366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a90.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2535:2535:2535))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a90.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2535:2535:2535))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a90.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2535:2535:2535))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a90.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2535:2535:2535))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a90.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2184:2184:2184) (2214:2214:2214))
        (PORT clk (2455:2455:2455) (2446:2446:2446))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a90.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4326:4326:4326) (4430:4430:4430))
        (PORT d[1] (5057:5057:5057) (5274:5274:5274))
        (PORT d[2] (3318:3318:3318) (3386:3386:3386))
        (PORT d[3] (4928:4928:4928) (4801:4801:4801))
        (PORT d[4] (5911:5911:5911) (6165:6165:6165))
        (PORT d[5] (4614:4614:4614) (4809:4809:4809))
        (PORT d[6] (5026:5026:5026) (4918:4918:4918))
        (PORT d[7] (5388:5388:5388) (5525:5525:5525))
        (PORT d[8] (4473:4473:4473) (4367:4367:4367))
        (PORT d[9] (7662:7662:7662) (7707:7707:7707))
        (PORT d[10] (7104:7104:7104) (7174:7174:7174))
        (PORT d[11] (4779:4779:4779) (4978:4978:4978))
        (PORT d[12] (6742:6742:6742) (6910:6910:6910))
        (PORT clk (2450:2450:2450) (2442:2442:2442))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a90.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4738:4738:4738) (4533:4533:4533))
        (PORT clk (2450:2450:2450) (2442:2442:2442))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a90.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2455:2455:2455) (2446:2446:2446))
        (PORT d[0] (3307:3307:3307) (3277:3277:3277))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a90.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2456:2456:2456) (2447:2447:2447))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a90.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2456:2456:2456) (2447:2447:2447))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a90.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2456:2456:2456) (2447:2447:2447))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a90.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2456:2456:2456) (2447:2447:2447))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[26\]\~52)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1090:1090:1090) (1091:1091:1091))
        (PORT datab (3016:3016:3016) (2963:2963:2963))
        (PORT datac (1363:1363:1363) (1382:1382:1382))
        (PORT datad (3265:3265:3265) (3391:3391:3391))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a122.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2564:2564:2564) (2657:2657:2657))
        (PORT clk (2518:2518:2518) (2548:2548:2548))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a122.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3857:3857:3857) (3797:3797:3797))
        (PORT d[1] (4102:4102:4102) (4004:4004:4004))
        (PORT d[2] (3943:3943:3943) (3916:3916:3916))
        (PORT d[3] (4513:4513:4513) (4425:4425:4425))
        (PORT d[4] (4817:4817:4817) (4845:4845:4845))
        (PORT d[5] (7406:7406:7406) (7467:7467:7467))
        (PORT d[6] (3864:3864:3864) (3802:3802:3802))
        (PORT d[7] (3871:3871:3871) (3908:3908:3908))
        (PORT d[8] (4788:4788:4788) (4828:4828:4828))
        (PORT d[9] (4145:4145:4145) (4336:4336:4336))
        (PORT d[10] (3473:3473:3473) (3510:3510:3510))
        (PORT d[11] (5749:5749:5749) (5809:5809:5809))
        (PORT d[12] (3906:3906:3906) (3861:3861:3861))
        (PORT clk (2514:2514:2514) (2544:2544:2544))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a122.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3994:3994:3994) (3925:3925:3925))
        (PORT clk (2514:2514:2514) (2544:2544:2544))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a122.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4776:4776:4776) (4641:4641:4641))
        (PORT clk (2514:2514:2514) (2544:2544:2544))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a122.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2548:2548:2548))
        (PORT d[0] (6188:6188:6188) (6112:6112:6112))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a122.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2549:2549:2549))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a122.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2549:2549:2549))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a122.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2549:2549:2549))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a122.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2549:2549:2549))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a122.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2190:2190:2190) (2221:2221:2221))
        (PORT clk (2467:2467:2467) (2461:2461:2461))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a122.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3949:3949:3949) (4049:4049:4049))
        (PORT d[1] (4741:4741:4741) (4981:4981:4981))
        (PORT d[2] (2948:2948:2948) (3021:3021:3021))
        (PORT d[3] (4091:4091:4091) (4013:4013:4013))
        (PORT d[4] (6585:6585:6585) (6835:6835:6835))
        (PORT d[5] (5015:5015:5015) (5205:5205:5205))
        (PORT d[6] (5076:5076:5076) (4973:4973:4973))
        (PORT d[7] (5074:5074:5074) (5219:5219:5219))
        (PORT d[8] (4090:4090:4090) (3987:3987:3987))
        (PORT d[9] (7295:7295:7295) (7349:7349:7349))
        (PORT d[10] (6728:6728:6728) (6799:6799:6799))
        (PORT d[11] (4742:4742:4742) (4941:4941:4941))
        (PORT d[12] (6739:6739:6739) (6903:6903:6903))
        (PORT clk (2462:2462:2462) (2457:2457:2457))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a122.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5968:5968:5968) (6010:6010:6010))
        (PORT clk (2462:2462:2462) (2457:2457:2457))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a122.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2467:2467:2467) (2461:2461:2461))
        (PORT d[0] (6162:6162:6162) (6198:6198:6198))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a122.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2468:2468:2468) (2462:2462:2462))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a122.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2468:2468:2468) (2462:2462:2462))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a122.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2468:2468:2468) (2462:2462:2462))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a122.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2468:2468:2468) (2462:2462:2462))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[26\]\~53)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1777:1777:1777) (1759:1759:1759))
        (PORT datab (3297:3297:3297) (3431:3431:3431))
        (PORT datac (203:203:203) (235:235:235))
        (PORT datad (2372:2372:2372) (2348:2348:2348))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Div0\|auto_generated\|divider\|divider\|sel\[1\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (767:767:767) (795:795:795))
        (PORT datab (316:316:316) (402:402:402))
        (PORT datac (2042:2042:2042) (1990:1990:1990))
        (PORT datad (277:277:277) (348:348:348))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Div0\|auto_generated\|divider\|divider\|sel\[1\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (309:309:309) (398:398:398))
        (PORT datab (415:415:415) (433:433:433))
        (PORT datac (961:961:961) (941:941:941))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Div0\|auto_generated\|divider\|divider\|selnose\[0\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (742:742:742) (758:758:758))
        (PORT datab (800:800:800) (856:856:856))
        (PORT datac (1624:1624:1624) (1625:1625:1625))
        (PORT datad (1172:1172:1172) (1209:1209:1209))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Add1\~54)
    (DELAY
      (ABSOLUTE
        (PORT datab (524:524:524) (571:571:571))
        (PORT datad (1140:1140:1140) (1178:1178:1178))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Mux0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (745:745:745) (776:776:776))
        (PORT datab (734:734:734) (729:729:729))
        (PORT datac (1003:1003:1003) (987:987:987))
        (PORT datad (465:465:465) (496:496:496))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (389:389:389) (386:386:386))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Mux0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (510:510:510) (559:559:559))
        (PORT datab (2089:2089:2089) (2099:2099:2099))
        (PORT datac (204:204:204) (236:236:236))
        (PORT datad (709:709:709) (720:720:720))
        (IOPATH dataa combout (350:350:350) (352:352:352))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst14\|stored_data\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2204:2204:2204))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2170:2170:2170) (2142:2142:2142))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst3\|Selector31\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1711:1711:1711) (1736:1736:1736))
        (PORT datac (2749:2749:2749) (2695:2695:2695))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a127.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2628:2628:2628) (2727:2727:2727))
        (PORT clk (2485:2485:2485) (2508:2508:2508))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a127.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5099:5099:5099) (5118:5118:5118))
        (PORT d[1] (5734:5734:5734) (5690:5690:5690))
        (PORT d[2] (4424:4424:4424) (4548:4548:4548))
        (PORT d[3] (4758:4758:4758) (4812:4812:4812))
        (PORT d[4] (6019:6019:6019) (5958:5958:5958))
        (PORT d[5] (5341:5341:5341) (5375:5375:5375))
        (PORT d[6] (5388:5388:5388) (5335:5335:5335))
        (PORT d[7] (5520:5520:5520) (5463:5463:5463))
        (PORT d[8] (5973:5973:5973) (5904:5904:5904))
        (PORT d[9] (4881:4881:4881) (5070:5070:5070))
        (PORT d[10] (6086:6086:6086) (5994:5994:5994))
        (PORT d[11] (5585:5585:5585) (5706:5706:5706))
        (PORT d[12] (5905:5905:5905) (5853:5853:5853))
        (PORT clk (2481:2481:2481) (2504:2504:2504))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a127.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3881:3881:3881) (3793:3793:3793))
        (PORT clk (2481:2481:2481) (2504:2504:2504))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a127.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6640:6640:6640) (6773:6773:6773))
        (PORT clk (2481:2481:2481) (2504:2504:2504))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a127.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2508:2508:2508))
        (PORT d[0] (5928:5928:5928) (5937:5937:5937))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a127.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a127.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2509:2509:2509))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a127.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a127.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a127.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2715:2715:2715) (2762:2762:2762))
        (PORT clk (2435:2435:2435) (2421:2421:2421))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a127.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3933:3933:3933) (3906:3906:3906))
        (PORT d[1] (6566:6566:6566) (6855:6855:6855))
        (PORT d[2] (4541:4541:4541) (4524:4524:4524))
        (PORT d[3] (3903:3903:3903) (3975:3975:3975))
        (PORT d[4] (5070:5070:5070) (5189:5189:5189))
        (PORT d[5] (5768:5768:5768) (6037:6037:6037))
        (PORT d[6] (4813:4813:4813) (4806:4806:4806))
        (PORT d[7] (3584:3584:3584) (3710:3710:3710))
        (PORT d[8] (6464:6464:6464) (6566:6566:6566))
        (PORT d[9] (8698:8698:8698) (8768:8768:8768))
        (PORT d[10] (6739:6739:6739) (6924:6924:6924))
        (PORT d[11] (4349:4349:4349) (4465:4465:4465))
        (PORT d[12] (8013:8013:8013) (8275:8275:8275))
        (PORT clk (2430:2430:2430) (2417:2417:2417))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a127.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5415:5415:5415) (5427:5427:5427))
        (PORT clk (2430:2430:2430) (2417:2417:2417))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a127.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2435:2435:2435) (2421:2421:2421))
        (PORT d[0] (7342:7342:7342) (7453:7453:7453))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a127.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2436:2436:2436) (2422:2422:2422))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a127.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2436:2436:2436) (2422:2422:2422))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a127.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2436:2436:2436) (2422:2422:2422))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a127.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2436:2436:2436) (2422:2422:2422))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a95.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1062:1062:1062) (1054:1054:1054))
        (PORT clk (2518:2518:2518) (2541:2541:2541))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a95.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2994:2994:2994) (3015:3015:3015))
        (PORT d[1] (5706:5706:5706) (5692:5692:5692))
        (PORT d[2] (5552:5552:5552) (5580:5580:5580))
        (PORT d[3] (4988:4988:4988) (4972:4972:4972))
        (PORT d[4] (5982:5982:5982) (5956:5956:5956))
        (PORT d[5] (5305:5305:5305) (5301:5301:5301))
        (PORT d[6] (5833:5833:5833) (5776:5776:5776))
        (PORT d[7] (2784:2784:2784) (2793:2793:2793))
        (PORT d[8] (4697:4697:4697) (4723:4723:4723))
        (PORT d[9] (5660:5660:5660) (5839:5839:5839))
        (PORT d[10] (4174:4174:4174) (4156:4156:4156))
        (PORT d[11] (4518:4518:4518) (4581:4581:4581))
        (PORT d[12] (5365:5365:5365) (5355:5355:5355))
        (PORT clk (2514:2514:2514) (2537:2537:2537))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a95.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4292:4292:4292) (4183:4183:4183))
        (PORT clk (2514:2514:2514) (2537:2537:2537))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a95.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5111:5111:5111) (5006:5006:5006))
        (PORT clk (2514:2514:2514) (2537:2537:2537))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a95.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2541:2541:2541))
        (PORT d[0] (6251:6251:6251) (6121:6121:6121))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a95.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a95.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2542:2542:2542))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a95.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a95.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a95.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1850:1850:1850) (1886:1886:1886))
        (PORT clk (2468:2468:2468) (2454:2454:2454))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a95.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1561:1561:1561) (1592:1592:1592))
        (PORT d[1] (5870:5870:5870) (6160:6160:6160))
        (PORT d[2] (1476:1476:1476) (1510:1510:1510))
        (PORT d[3] (1501:1501:1501) (1541:1541:1541))
        (PORT d[4] (7423:7423:7423) (7703:7703:7703))
        (PORT d[5] (5718:5718:5718) (5958:5958:5958))
        (PORT d[6] (4426:4426:4426) (4548:4548:4548))
        (PORT d[7] (4387:4387:4387) (4558:4558:4558))
        (PORT d[8] (2589:2589:2589) (2612:2612:2612))
        (PORT d[9] (1545:1545:1545) (1577:1577:1577))
        (PORT d[10] (6658:6658:6658) (6807:6807:6807))
        (PORT d[11] (2687:2687:2687) (2752:2752:2752))
        (PORT d[12] (1577:1577:1577) (1612:1612:1612))
        (PORT clk (2463:2463:2463) (2450:2450:2450))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a95.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2076:2076:2076) (2002:2002:2002))
        (PORT clk (2463:2463:2463) (2450:2450:2450))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a95.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2468:2468:2468) (2454:2454:2454))
        (PORT d[0] (2214:2214:2214) (2134:2134:2134))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a95.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2469:2469:2469) (2455:2455:2455))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a95.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2469:2469:2469) (2455:2455:2455))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a95.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2469:2469:2469) (2455:2455:2455))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a95.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2469:2469:2469) (2455:2455:2455))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a63.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1142:1142:1142) (1124:1124:1124))
        (PORT clk (2508:2508:2508) (2531:2531:2531))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a63.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2984:2984:2984) (3004:3004:3004))
        (PORT d[1] (5367:5367:5367) (5355:5355:5355))
        (PORT d[2] (5264:5264:5264) (5286:5286:5286))
        (PORT d[3] (5006:5006:5006) (4992:4992:4992))
        (PORT d[4] (6249:6249:6249) (6194:6194:6194))
        (PORT d[5] (5316:5316:5316) (5314:5314:5314))
        (PORT d[6] (5525:5525:5525) (5476:5476:5476))
        (PORT d[7] (2426:2426:2426) (2440:2440:2440))
        (PORT d[8] (5044:5044:5044) (5061:5061:5061))
        (PORT d[9] (5625:5625:5625) (5802:5802:5802))
        (PORT d[10] (3764:3764:3764) (3746:3746:3746))
        (PORT d[11] (4492:4492:4492) (4550:4550:4550))
        (PORT d[12] (5040:5040:5040) (5034:5034:5034))
        (PORT clk (2504:2504:2504) (2527:2527:2527))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a63.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6053:6053:6053) (6147:6147:6147))
        (PORT clk (2504:2504:2504) (2527:2527:2527))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a63.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5103:5103:5103) (4998:4998:4998))
        (PORT clk (2504:2504:2504) (2527:2527:2527))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a63.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2531:2531:2531))
        (PORT d[0] (3335:3335:3335) (3234:3234:3234))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a63.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2532:2532:2532))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a63.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2532:2532:2532))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a63.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2532:2532:2532))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a63.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2532:2532:2532))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a63.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1785:1785:1785) (1820:1820:1820))
        (PORT clk (2457:2457:2457) (2443:2443:2443))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a63.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1577:1577:1577) (1613:1613:1613))
        (PORT d[1] (5560:5560:5560) (5861:5861:5861))
        (PORT d[2] (2227:2227:2227) (2255:2255:2255))
        (PORT d[3] (1554:1554:1554) (1597:1597:1597))
        (PORT d[4] (6770:6770:6770) (7066:7066:7066))
        (PORT d[5] (5324:5324:5324) (5566:5566:5566))
        (PORT d[6] (4433:4433:4433) (4554:4554:4554))
        (PORT d[7] (4040:4040:4040) (4217:4217:4217))
        (PORT d[8] (2256:2256:2256) (2286:2286:2286))
        (PORT d[9] (1833:1833:1833) (1862:1862:1862))
        (PORT d[10] (6302:6302:6302) (6459:6459:6459))
        (PORT d[11] (2648:2648:2648) (2710:2710:2710))
        (PORT d[12] (1596:1596:1596) (1633:1633:1633))
        (PORT clk (2452:2452:2452) (2439:2439:2439))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a63.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2205:2205:2205) (2131:2131:2131))
        (PORT clk (2452:2452:2452) (2439:2439:2439))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a63.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2457:2457:2457) (2443:2443:2443))
        (PORT d[0] (2273:2273:2273) (2188:2188:2188))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a63.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2458:2458:2458) (2444:2444:2444))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a63.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2458:2458:2458) (2444:2444:2444))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a63.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2458:2458:2458) (2444:2444:2444))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a63.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2458:2458:2458) (2444:2444:2444))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a31.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1095:1095:1095) (1092:1092:1092))
        (PORT clk (2514:2514:2514) (2536:2536:2536))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a31.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3019:3019:3019) (3042:3042:3042))
        (PORT d[1] (5652:5652:5652) (5627:5627:5627))
        (PORT d[2] (5551:5551:5551) (5579:5579:5579))
        (PORT d[3] (5014:5014:5014) (5001:5001:5001))
        (PORT d[4] (5949:5949:5949) (5921:5921:5921))
        (PORT d[5] (5298:5298:5298) (5294:5294:5294))
        (PORT d[6] (5820:5820:5820) (5763:5763:5763))
        (PORT d[7] (2368:2368:2368) (2385:2385:2385))
        (PORT d[8] (4683:4683:4683) (4707:4707:4707))
        (PORT d[9] (5690:5690:5690) (5873:5873:5873))
        (PORT d[10] (4193:4193:4193) (4176:4176:4176))
        (PORT d[11] (4479:4479:4479) (4538:4538:4538))
        (PORT d[12] (5072:5072:5072) (5071:5071:5071))
        (PORT clk (2510:2510:2510) (2532:2532:2532))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a31.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2608:2608:2608) (2521:2521:2521))
        (PORT clk (2510:2510:2510) (2532:2532:2532))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a31.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5082:5082:5082) (4977:4977:4977))
        (PORT clk (2510:2510:2510) (2532:2532:2532))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a31.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2536:2536:2536))
        (PORT d[0] (3191:3191:3191) (3102:3102:3102))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a31.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2537:2537:2537))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a31.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2537:2537:2537))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a31.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2537:2537:2537))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a31.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2537:2537:2537))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a31.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1523:1523:1523) (1568:1568:1568))
        (PORT clk (2463:2463:2463) (2448:2448:2448))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a31.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1562:1562:1562) (1585:1585:1585))
        (PORT d[1] (5839:5839:5839) (6127:6127:6127))
        (PORT d[2] (2198:2198:2198) (2227:2227:2227))
        (PORT d[3] (1528:1528:1528) (1572:1572:1572))
        (PORT d[4] (7092:7092:7092) (7379:7379:7379))
        (PORT d[5] (5625:5625:5625) (5855:5855:5855))
        (PORT d[6] (4457:4457:4457) (4582:4582:4582))
        (PORT d[7] (4359:4359:4359) (4531:4531:4531))
        (PORT d[8] (2225:2225:2225) (2251:2251:2251))
        (PORT d[9] (1522:1522:1522) (1558:1558:1558))
        (PORT d[10] (1575:1575:1575) (1621:1621:1621))
        (PORT d[11] (4459:4459:4459) (4533:4533:4533))
        (PORT d[12] (1589:1589:1589) (1625:1625:1625))
        (PORT clk (2458:2458:2458) (2444:2444:2444))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a31.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4280:4280:4280) (4319:4319:4319))
        (PORT clk (2458:2458:2458) (2444:2444:2444))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a31.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2463:2463:2463) (2448:2448:2448))
        (PORT d[0] (2230:2230:2230) (2154:2154:2154))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a31.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2464:2464:2464) (2449:2449:2449))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a31.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2464:2464:2464) (2449:2449:2449))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a31.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2464:2464:2464) (2449:2449:2449))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a31.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2464:2464:2464) (2449:2449:2449))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[31\]\~62)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1228:1228:1228) (1185:1185:1185))
        (PORT datab (1291:1291:1291) (1228:1228:1228))
        (PORT datac (276:276:276) (356:356:356))
        (PORT datad (280:280:280) (352:352:352))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[31\]\~63)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2374:2374:2374) (2251:2251:2251))
        (PORT datab (1231:1231:1231) (1181:1181:1181))
        (PORT datac (708:708:708) (736:736:736))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4691:4691:4691) (4629:4629:4629))
        (PORT datac (2017:2017:2017) (2078:2078:2078))
        (PORT datad (206:206:206) (229:229:229))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[12\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (1560:1560:1560) (1504:1504:1504))
        (PORT datad (1873:1873:1873) (1915:1915:1915))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2145:2145:2145) (2154:2154:2154))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (4555:4555:4555) (4576:4576:4576))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst14\|stored_data\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2173:2173:2173))
        (PORT asdata (2115:2115:2115) (2076:2076:2076))
        (PORT clrn (2158:2158:2158) (2129:2129:2129))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst3\|Selector30\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (1610:1610:1610) (1582:1582:1582))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a126.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1102:1102:1102) (1092:1092:1092))
        (PORT clk (2541:2541:2541) (2565:2565:2565))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a126.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4841:4841:4841) (4815:4815:4815))
        (PORT d[1] (2451:2451:2451) (2460:2460:2460))
        (PORT d[2] (1839:1839:1839) (1877:1877:1877))
        (PORT d[3] (2384:2384:2384) (2375:2375:2375))
        (PORT d[4] (2102:2102:2102) (2087:2087:2087))
        (PORT d[5] (2080:2080:2080) (2075:2075:2075))
        (PORT d[6] (4550:4550:4550) (4525:4525:4525))
        (PORT d[7] (3853:3853:3853) (3837:3837:3837))
        (PORT d[8] (2417:2417:2417) (2426:2426:2426))
        (PORT d[9] (3859:3859:3859) (3931:3931:3931))
        (PORT d[10] (3498:3498:3498) (3488:3488:3488))
        (PORT d[11] (2431:2431:2431) (2433:2433:2433))
        (PORT d[12] (4432:4432:4432) (4416:4416:4416))
        (PORT clk (2537:2537:2537) (2561:2561:2561))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a126.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3396:3396:3396) (3257:3257:3257))
        (PORT clk (2537:2537:2537) (2561:2561:2561))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a126.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4998:4998:4998) (4846:4846:4846))
        (PORT clk (2537:2537:2537) (2561:2561:2561))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a126.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2565:2565:2565))
        (PORT d[0] (3616:3616:3616) (3482:3482:3482))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a126.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2566:2566:2566))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a126.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2566:2566:2566))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a126.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2566:2566:2566))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a126.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2566:2566:2566))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a126.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1581:1581:1581) (1651:1651:1651))
        (PORT clk (2490:2490:2490) (2477:2477:2477))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a126.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3956:3956:3956) (4043:4043:4043))
        (PORT d[1] (6228:6228:6228) (6519:6519:6519))
        (PORT d[2] (5192:5192:5192) (5250:5250:5250))
        (PORT d[3] (4724:4724:4724) (4689:4689:4689))
        (PORT d[4] (5371:5371:5371) (5455:5455:5455))
        (PORT d[5] (3812:3812:3812) (3925:3925:3925))
        (PORT d[6] (2690:2690:2690) (2642:2642:2642))
        (PORT d[7] (4758:4758:4758) (4921:4921:4921))
        (PORT d[8] (5023:5023:5023) (4953:4953:4953))
        (PORT d[9] (6985:6985:6985) (6941:6941:6941))
        (PORT d[10] (2247:2247:2247) (2218:2218:2218))
        (PORT d[11] (3053:3053:3053) (3158:3158:3158))
        (PORT d[12] (6382:6382:6382) (6377:6377:6377))
        (PORT clk (2485:2485:2485) (2473:2473:2473))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a126.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6183:6183:6183) (6172:6172:6172))
        (PORT clk (2485:2485:2485) (2473:2473:2473))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a126.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2477:2477:2477))
        (PORT d[0] (2246:2246:2246) (2150:2150:2150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a126.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2478:2478:2478))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a126.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2478:2478:2478))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a126.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2478:2478:2478))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a126.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2478:2478:2478))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a62.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1490:1490:1490) (1423:1423:1423))
        (PORT clk (2511:2511:2511) (2534:2534:2534))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a62.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5242:5242:5242) (5152:5152:5152))
        (PORT d[1] (5155:5155:5155) (5063:5063:5063))
        (PORT d[2] (5693:5693:5693) (5652:5652:5652))
        (PORT d[3] (4146:4146:4146) (4059:4059:4059))
        (PORT d[4] (5837:5837:5837) (5858:5858:5858))
        (PORT d[5] (5496:5496:5496) (5401:5401:5401))
        (PORT d[6] (5451:5451:5451) (5335:5335:5335))
        (PORT d[7] (4922:4922:4922) (4952:4952:4952))
        (PORT d[8] (5843:5843:5843) (5883:5883:5883))
        (PORT d[9] (5755:5755:5755) (5899:5899:5899))
        (PORT d[10] (5453:5453:5453) (5437:5437:5437))
        (PORT d[11] (5706:5706:5706) (5714:5714:5714))
        (PORT d[12] (6645:6645:6645) (6558:6558:6558))
        (PORT clk (2507:2507:2507) (2530:2530:2530))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a62.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3260:3260:3260) (3265:3265:3265))
        (PORT clk (2507:2507:2507) (2530:2530:2530))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a62.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5934:5934:5934) (5795:5795:5795))
        (PORT clk (2507:2507:2507) (2530:2530:2530))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a62.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2534:2534:2534))
        (PORT d[0] (5146:5146:5146) (5098:5098:5098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a62.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2535:2535:2535))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a62.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2535:2535:2535))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a62.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2535:2535:2535))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a62.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2535:2535:2535))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a62.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1693:1693:1693) (1783:1783:1783))
        (PORT clk (2460:2460:2460) (2446:2446:2446))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a62.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4578:4578:4578) (4628:4628:4628))
        (PORT d[1] (5741:5741:5741) (5959:5959:5959))
        (PORT d[2] (4032:4032:4032) (4097:4097:4097))
        (PORT d[3] (5992:5992:5992) (5858:5858:5858))
        (PORT d[4] (6656:6656:6656) (6907:6907:6907))
        (PORT d[5] (4655:4655:4655) (4853:4853:4853))
        (PORT d[6] (4246:4246:4246) (4128:4128:4128))
        (PORT d[7] (4501:4501:4501) (4695:4695:4695))
        (PORT d[8] (5809:5809:5809) (5671:5671:5671))
        (PORT d[9] (6516:6516:6516) (6535:6535:6535))
        (PORT d[10] (7804:7804:7804) (7870:7870:7870))
        (PORT d[11] (5811:5811:5811) (6002:6002:6002))
        (PORT d[12] (6397:6397:6397) (6535:6535:6535))
        (PORT clk (2455:2455:2455) (2442:2442:2442))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a62.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5398:5398:5398) (5326:5326:5326))
        (PORT clk (2455:2455:2455) (2442:2442:2442))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a62.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2460:2460:2460) (2446:2446:2446))
        (PORT d[0] (7034:7034:7034) (7094:7094:7094))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a62.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2461:2461:2461) (2447:2447:2447))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a62.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2461:2461:2461) (2447:2447:2447))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a62.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2461:2461:2461) (2447:2447:2447))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a62.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2461:2461:2461) (2447:2447:2447))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a30.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2075:2075:2075) (1970:1970:1970))
        (PORT clk (2521:2521:2521) (2542:2542:2542))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a30.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5574:5574:5574) (5482:5482:5482))
        (PORT d[1] (5538:5538:5538) (5446:5446:5446))
        (PORT d[2] (5686:5686:5686) (5636:5636:5636))
        (PORT d[3] (4198:4198:4198) (4116:4116:4116))
        (PORT d[4] (6166:6166:6166) (6179:6179:6179))
        (PORT d[5] (5837:5837:5837) (5738:5738:5738))
        (PORT d[6] (6102:6102:6102) (5953:5953:5953))
        (PORT d[7] (5282:5282:5282) (5309:5309:5309))
        (PORT d[8] (5851:5851:5851) (5892:5892:5892))
        (PORT d[9] (5806:5806:5806) (5952:5952:5952))
        (PORT d[10] (3920:3920:3920) (3995:3995:3995))
        (PORT d[11] (5699:5699:5699) (5704:5704:5704))
        (PORT d[12] (2964:2964:2964) (3053:3053:3053))
        (PORT clk (2517:2517:2517) (2538:2538:2538))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a30.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3396:3396:3396) (3380:3380:3380))
        (PORT clk (2517:2517:2517) (2538:2538:2538))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a30.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6258:6258:6258) (6113:6113:6113))
        (PORT clk (2517:2517:2517) (2538:2538:2538))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a30.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2542:2542:2542))
        (PORT d[0] (4181:4181:4181) (4163:4163:4163))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a30.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2543:2543:2543))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a30.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2543:2543:2543))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a30.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2543:2543:2543))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a30.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2543:2543:2543))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a30.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1686:1686:1686) (1775:1775:1775))
        (PORT clk (2471:2471:2471) (2454:2454:2454))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a30.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4325:4325:4325) (4403:4403:4403))
        (PORT d[1] (5441:5441:5441) (5692:5692:5692))
        (PORT d[2] (3428:3428:3428) (3540:3540:3540))
        (PORT d[3] (5973:5973:5973) (5838:5838:5838))
        (PORT d[4] (6644:6644:6644) (6903:6903:6903))
        (PORT d[5] (3524:3524:3524) (3691:3691:3691))
        (PORT d[6] (3948:3948:3948) (3841:3841:3841))
        (PORT d[7] (5213:5213:5213) (5397:5397:5397))
        (PORT d[8] (6112:6112:6112) (5968:5968:5968))
        (PORT d[9] (6524:6524:6524) (6544:6544:6544))
        (PORT d[10] (3035:3035:3035) (2948:2948:2948))
        (PORT d[11] (5871:5871:5871) (6065:6065:6065))
        (PORT d[12] (6099:6099:6099) (6245:6245:6245))
        (PORT clk (2466:2466:2466) (2450:2450:2450))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a30.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2898:2898:2898) (2938:2938:2938))
        (PORT clk (2466:2466:2466) (2450:2450:2450))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a30.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2454:2454:2454))
        (PORT d[0] (3126:3126:3126) (3034:3034:3034))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a30.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2455:2455:2455))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a30.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2455:2455:2455))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a30.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2455:2455:2455))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a30.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2455:2455:2455))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a94.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2068:2068:2068) (1961:1961:1961))
        (PORT clk (2517:2517:2517) (2537:2537:2537))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a94.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5482:5482:5482) (5380:5380:5380))
        (PORT d[1] (5497:5497:5497) (5401:5401:5401))
        (PORT d[2] (5693:5693:5693) (5653:5653:5653))
        (PORT d[3] (4162:4162:4162) (4077:4077:4077))
        (PORT d[4] (5864:5864:5864) (5886:5886:5886))
        (PORT d[5] (5507:5507:5507) (5409:5409:5409))
        (PORT d[6] (5477:5477:5477) (5361:5361:5361))
        (PORT d[7] (4923:4923:4923) (4953:4953:4953))
        (PORT d[8] (5824:5824:5824) (5864:5864:5864))
        (PORT d[9] (5800:5800:5800) (5946:5946:5946))
        (PORT d[10] (5454:5454:5454) (5438:5438:5438))
        (PORT d[11] (5691:5691:5691) (5695:5695:5695))
        (PORT d[12] (6646:6646:6646) (6559:6559:6559))
        (PORT clk (2513:2513:2513) (2533:2533:2533))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a94.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4409:4409:4409) (4327:4327:4327))
        (PORT clk (2513:2513:2513) (2533:2533:2533))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a94.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6272:6272:6272) (6126:6126:6126))
        (PORT clk (2513:2513:2513) (2533:2533:2533))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a94.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2537:2537:2537))
        (PORT d[0] (4562:4562:4562) (4366:4366:4366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a94.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2538:2538:2538))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a94.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2538:2538:2538))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a94.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2538:2538:2538))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a94.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2538:2538:2538))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a94.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1691:1691:1691) (1780:1780:1780))
        (PORT clk (2466:2466:2466) (2450:2450:2450))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a94.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4302:4302:4302) (4364:4364:4364))
        (PORT d[1] (5438:5438:5438) (5684:5684:5684))
        (PORT d[2] (4033:4033:4033) (4097:4097:4097))
        (PORT d[3] (5972:5972:5972) (5837:5837:5837))
        (PORT d[4] (6685:6685:6685) (6937:6937:6937))
        (PORT d[5] (4656:4656:4656) (4854:4854:4854))
        (PORT d[6] (3924:3924:3924) (3813:3813:3813))
        (PORT d[7] (4818:4818:4818) (5005:5005:5005))
        (PORT d[8] (5783:5783:5783) (5642:5642:5642))
        (PORT d[9] (6523:6523:6523) (6543:6543:6543))
        (PORT d[10] (7777:7777:7777) (7843:7843:7843))
        (PORT d[11] (5839:5839:5839) (6030:6030:6030))
        (PORT d[12] (6352:6352:6352) (6485:6485:6485))
        (PORT clk (2461:2461:2461) (2446:2446:2446))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a94.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6518:6518:6518) (6256:6256:6256))
        (PORT clk (2461:2461:2461) (2446:2446:2446))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a94.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2466:2466:2466) (2450:2450:2450))
        (PORT d[0] (3191:3191:3191) (3117:3117:3117))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a94.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2467:2467:2467) (2451:2451:2451))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a94.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2467:2467:2467) (2451:2451:2451))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a94.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2467:2467:2467) (2451:2451:2451))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a94.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2467:2467:2467) (2451:2451:2451))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[30\]\~60)
    (DELAY
      (ABSOLUTE
        (PORT dataa (738:738:738) (736:736:736))
        (PORT datab (2988:2988:2988) (3104:3104:3104))
        (PORT datac (2388:2388:2388) (2328:2328:2328))
        (PORT datad (395:395:395) (395:395:395))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[30\]\~61)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1807:1807:1807) (1730:1730:1730))
        (PORT datab (2992:2992:2992) (3109:3109:3109))
        (PORT datac (744:744:744) (731:731:731))
        (PORT datad (206:206:206) (230:230:230))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (314:314:314) (405:405:405))
        (PORT datac (2014:2014:2014) (2074:2074:2074))
        (PORT datad (2236:2236:2236) (2173:2173:2173))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2145:2145:2145) (2154:2154:2154))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (4555:4555:4555) (4576:4576:4576))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Div0\|auto_generated\|divider\|divider\|selnose\[66\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (269:269:269) (315:315:315))
        (PORT datab (787:787:787) (809:809:809))
        (PORT datad (1171:1171:1171) (1208:1208:1208))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (350:350:350) (364:364:364))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Mux2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (982:982:982) (954:954:954))
        (PORT datab (501:501:501) (541:541:541))
        (PORT datac (999:999:999) (984:984:984))
        (PORT datad (711:711:711) (723:723:723))
        (IOPATH dataa combout (377:377:377) (382:382:382))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Mux2\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (513:513:513) (562:562:562))
        (PORT datab (234:234:234) (269:269:269))
        (PORT datac (498:498:498) (565:565:565))
        (PORT datad (711:711:711) (722:722:722))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst14\|stored_data\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2204:2204:2204))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2170:2170:2170) (2142:2142:2142))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst3\|Selector29\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (285:285:285) (368:368:368))
        (PORT datac (684:684:684) (699:699:699))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a125.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2939:2939:2939) (2834:2834:2834))
        (PORT clk (2551:2551:2551) (2574:2574:2574))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a125.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1085:1085:1085) (1122:1122:1122))
        (PORT d[1] (2763:2763:2763) (2764:2764:2764))
        (PORT d[2] (1466:1466:1466) (1501:1501:1501))
        (PORT d[3] (1727:1727:1727) (1720:1720:1720))
        (PORT d[4] (2452:2452:2452) (2450:2450:2450))
        (PORT d[5] (1450:1450:1450) (1463:1463:1463))
        (PORT d[6] (4891:4891:4891) (4859:4859:4859))
        (PORT d[7] (1369:1369:1369) (1390:1390:1390))
        (PORT d[8] (2788:2788:2788) (2797:2797:2797))
        (PORT d[9] (4025:4025:4025) (4167:4167:4167))
        (PORT d[10] (3779:3779:3779) (3759:3759:3759))
        (PORT d[11] (2776:2776:2776) (2777:2777:2777))
        (PORT d[12] (2136:2136:2136) (2147:2147:2147))
        (PORT clk (2547:2547:2547) (2570:2570:2570))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a125.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3720:3720:3720) (3579:3579:3579))
        (PORT clk (2547:2547:2547) (2570:2570:2570))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a125.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1606:1606:1606) (1511:1511:1511))
        (PORT clk (2547:2547:2547) (2570:2570:2570))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a125.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2574:2574:2574))
        (PORT d[0] (4251:4251:4251) (4104:4104:4104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a125.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2575:2575:2575))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a125.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2575:2575:2575))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a125.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2575:2575:2575))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a125.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2575:2575:2575))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a125.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1768:1768:1768) (1827:1827:1827))
        (PORT clk (2500:2500:2500) (2486:2486:2486))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a125.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4392:4392:4392) (4445:4445:4445))
        (PORT d[1] (4074:4074:4074) (4131:4131:4131))
        (PORT d[2] (4844:4844:4844) (4909:4909:4909))
        (PORT d[3] (4799:4799:4799) (4863:4863:4863))
        (PORT d[4] (5019:5019:5019) (5102:5102:5102))
        (PORT d[5] (3434:3434:3434) (3552:3552:3552))
        (PORT d[6] (3288:3288:3288) (3233:3233:3233))
        (PORT d[7] (3675:3675:3675) (3780:3780:3780))
        (PORT d[8] (5272:5272:5272) (5263:5263:5263))
        (PORT d[9] (6299:6299:6299) (6231:6231:6231))
        (PORT d[10] (2242:2242:2242) (2204:2204:2204))
        (PORT d[11] (2695:2695:2695) (2813:2813:2813))
        (PORT d[12] (5990:5990:5990) (5990:5990:5990))
        (PORT clk (2495:2495:2495) (2482:2482:2482))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a125.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6546:6546:6546) (6525:6525:6525))
        (PORT clk (2495:2495:2495) (2482:2482:2482))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a125.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2486:2486:2486))
        (PORT d[0] (3378:3378:3378) (3238:3238:3238))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a125.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2487:2487:2487))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a125.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2487:2487:2487))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a125.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2487:2487:2487))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a125.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2487:2487:2487))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a93.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2328:2328:2328) (2253:2253:2253))
        (PORT clk (2545:2545:2545) (2568:2568:2568))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a93.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4849:4849:4849) (4824:4824:4824))
        (PORT d[1] (1805:1805:1805) (1817:1817:1817))
        (PORT d[2] (1479:1479:1479) (1516:1516:1516))
        (PORT d[3] (2397:2397:2397) (2388:2388:2388))
        (PORT d[4] (2428:2428:2428) (2423:2423:2423))
        (PORT d[5] (5028:5028:5028) (4976:4976:4976))
        (PORT d[6] (4840:4840:4840) (4805:4805:4805))
        (PORT d[7] (3858:3858:3858) (3843:3843:3843))
        (PORT d[8] (2451:2451:2451) (2461:2461:2461))
        (PORT d[9] (4005:4005:4005) (4137:4137:4137))
        (PORT d[10] (3468:3468:3468) (3454:3454:3454))
        (PORT d[11] (2462:2462:2462) (2470:2470:2470))
        (PORT d[12] (1813:1813:1813) (1828:1828:1828))
        (PORT clk (2541:2541:2541) (2564:2564:2564))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a93.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4021:4021:4021) (3899:3899:3899))
        (PORT clk (2541:2541:2541) (2564:2564:2564))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a93.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5303:5303:5303) (5149:5149:5149))
        (PORT clk (2541:2541:2541) (2564:2564:2564))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a93.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2568:2568:2568))
        (PORT d[0] (2672:2672:2672) (2576:2576:2576))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a93.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2569:2569:2569))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a93.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2569:2569:2569))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a93.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2569:2569:2569))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a93.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2569:2569:2569))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a93.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2071:2071:2071) (2117:2117:2117))
        (PORT clk (2494:2494:2494) (2480:2480:2480))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a93.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4311:4311:4311) (4393:4393:4393))
        (PORT d[1] (6229:6229:6229) (6520:6520:6520))
        (PORT d[2] (5219:5219:5219) (5279:5279:5279))
        (PORT d[3] (5036:5036:5036) (4986:4986:4986))
        (PORT d[4] (5362:5362:5362) (5444:5444:5444))
        (PORT d[5] (4129:4129:4129) (4243:4243:4243))
        (PORT d[6] (2695:2695:2695) (2649:2649:2649))
        (PORT d[7] (4758:4758:4758) (4922:4922:4922))
        (PORT d[8] (4895:4895:4895) (4886:4886:4886))
        (PORT d[9] (6643:6643:6643) (6577:6577:6577))
        (PORT d[10] (2201:2201:2201) (2166:2166:2166))
        (PORT d[11] (4195:4195:4195) (4344:4344:4344))
        (PORT d[12] (6065:6065:6065) (6195:6195:6195))
        (PORT clk (2489:2489:2489) (2476:2476:2476))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a93.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5031:5031:5031) (4885:4885:4885))
        (PORT clk (2489:2489:2489) (2476:2476:2476))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a93.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2480:2480:2480))
        (PORT d[0] (2269:2269:2269) (2172:2172:2172))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a93.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2481:2481:2481))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a93.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2481:2481:2481))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a93.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2481:2481:2481))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a93.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2481:2481:2481))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a29.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1731:1731:1731) (1711:1711:1711))
        (PORT clk (2532:2532:2532) (2555:2555:2555))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a29.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3355:3355:3355) (3368:3368:3368))
        (PORT d[1] (6032:6032:6032) (6011:6011:6011))
        (PORT d[2] (5895:5895:5895) (5917:5917:5917))
        (PORT d[3] (5357:5357:5357) (5336:5336:5336))
        (PORT d[4] (6287:6287:6287) (6251:6251:6251))
        (PORT d[5] (5664:5664:5664) (5653:5653:5653))
        (PORT d[6] (6145:6145:6145) (6082:6082:6082))
        (PORT d[7] (3111:3111:3111) (3112:3112:3112))
        (PORT d[8] (4672:4672:4672) (4695:4695:4695))
        (PORT d[9] (6032:6032:6032) (6205:6205:6205))
        (PORT d[10] (4543:4543:4543) (4516:4516:4516))
        (PORT d[11] (4813:4813:4813) (4866:4866:4866))
        (PORT d[12] (2403:2403:2403) (2416:2416:2416))
        (PORT clk (2528:2528:2528) (2551:2551:2551))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a29.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2963:2963:2963) (2867:2867:2867))
        (PORT clk (2528:2528:2528) (2551:2551:2551))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a29.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2686:2686:2686) (2599:2599:2599))
        (PORT clk (2528:2528:2528) (2551:2551:2551))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a29.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2555:2555:2555))
        (PORT d[0] (2861:2861:2861) (2777:2777:2777))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a29.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2556:2556:2556))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a29.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2556:2556:2556))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a29.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2556:2556:2556))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a29.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2556:2556:2556))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a29.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1833:1833:1833) (1889:1889:1889))
        (PORT clk (2481:2481:2481) (2467:2467:2467))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a29.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1220:1220:1220) (1241:1241:1241))
        (PORT d[1] (1505:1505:1505) (1523:1523:1523))
        (PORT d[2] (1223:1223:1223) (1247:1247:1247))
        (PORT d[3] (1185:1185:1185) (1228:1228:1228))
        (PORT d[4] (1560:1560:1560) (1580:1580:1580))
        (PORT d[5] (1153:1153:1153) (1192:1192:1192))
        (PORT d[6] (1548:1548:1548) (1581:1581:1581))
        (PORT d[7] (2520:2520:2520) (2581:2581:2581))
        (PORT d[8] (2579:2579:2579) (2601:2601:2601))
        (PORT d[9] (1222:1222:1222) (1261:1261:1261))
        (PORT d[10] (1178:1178:1178) (1223:1223:1223))
        (PORT d[11] (3019:3019:3019) (3077:3077:3077))
        (PORT d[12] (1234:1234:1234) (1272:1272:1272))
        (PORT clk (2476:2476:2476) (2463:2463:2463))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a29.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4607:4607:4607) (4640:4640:4640))
        (PORT clk (2476:2476:2476) (2463:2463:2463))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a29.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2467:2467:2467))
        (PORT d[0] (2218:2218:2218) (2127:2127:2127))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a29.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2468:2468:2468))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a29.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2468:2468:2468))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a29.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2468:2468:2468))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a29.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2468:2468:2468))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a61.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1798:1798:1798) (1781:1781:1781))
        (PORT clk (2529:2529:2529) (2550:2550:2550))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a61.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3320:3320:3320) (3335:3335:3335))
        (PORT d[1] (5994:5994:5994) (5967:5967:5967))
        (PORT d[2] (5894:5894:5894) (5916:5916:5916))
        (PORT d[3] (5311:5311:5311) (5289:5289:5289))
        (PORT d[4] (6588:6588:6588) (6537:6537:6537))
        (PORT d[5] (5659:5659:5659) (5647:5647:5647))
        (PORT d[6] (2000:2000:2000) (2022:2022:2022))
        (PORT d[7] (2766:2766:2766) (2775:2775:2775))
        (PORT d[8] (4683:4683:4683) (4707:4707:4707))
        (PORT d[9] (6063:6063:6063) (6239:6239:6239))
        (PORT d[10] (4531:4531:4531) (4503:4503:4503))
        (PORT d[11] (4828:4828:4828) (4881:4881:4881))
        (PORT d[12] (5403:5403:5403) (5395:5395:5395))
        (PORT clk (2525:2525:2525) (2546:2546:2546))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a61.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6381:6381:6381) (6476:6476:6476))
        (PORT clk (2525:2525:2525) (2546:2546:2546))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a61.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2699:2699:2699) (2611:2611:2611))
        (PORT clk (2525:2525:2525) (2546:2546:2546))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a61.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2550:2550:2550))
        (PORT d[0] (3633:3633:3633) (3540:3540:3540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a61.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2551:2551:2551))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a61.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2551:2551:2551))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a61.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2551:2551:2551))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a61.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2551:2551:2551))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a61.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2183:2183:2183) (2234:2234:2234))
        (PORT clk (2478:2478:2478) (2462:2462:2462))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a61.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1894:1894:1894) (1924:1924:1924))
        (PORT d[1] (1498:1498:1498) (1525:1525:1525))
        (PORT d[2] (1207:1207:1207) (1245:1245:1245))
        (PORT d[3] (1210:1210:1210) (1252:1252:1252))
        (PORT d[4] (7430:7430:7430) (7710:7710:7710))
        (PORT d[5] (5663:5663:5663) (5900:5900:5900))
        (PORT d[6] (4449:4449:4449) (4569:4569:4569))
        (PORT d[7] (4377:4377:4377) (4550:4550:4550))
        (PORT d[8] (2610:2610:2610) (2635:2635:2635))
        (PORT d[9] (1203:1203:1203) (1242:1242:1242))
        (PORT d[10] (1185:1185:1185) (1231:1231:1231))
        (PORT d[11] (3019:3019:3019) (3076:3076:3076))
        (PORT d[12] (1501:1501:1501) (1540:1540:1540))
        (PORT clk (2473:2473:2473) (2458:2458:2458))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a61.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1814:1814:1814) (1741:1741:1741))
        (PORT clk (2473:2473:2473) (2458:2458:2458))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a61.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2462:2462:2462))
        (PORT d[0] (1883:1883:1883) (1811:1811:1811))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a61.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2463:2463:2463))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a61.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2463:2463:2463))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a61.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2463:2463:2463))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a61.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2463:2463:2463))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[29\]\~58)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2503:2503:2503) (2352:2352:2352))
        (PORT datab (2834:2834:2834) (2678:2678:2678))
        (PORT datac (3041:3041:3041) (2978:2978:2978))
        (PORT datad (3265:3265:3265) (3392:3392:3392))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[29\]\~59)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1127:1127:1127) (1079:1079:1079))
        (PORT datab (1740:1740:1740) (1640:1640:1640))
        (PORT datac (3040:3040:3040) (2978:2978:2978))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1554:1554:1554) (1668:1668:1668))
        (PORT datab (3479:3479:3479) (3666:3666:3666))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2146:2146:2146) (2158:2158:2158))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (4769:4769:4769) (4741:4741:4741))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Div0\|auto_generated\|divider\|divider\|selnose\[99\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (852:852:852) (916:916:916))
        (PORT datab (421:421:421) (435:435:435))
        (PORT datac (1665:1665:1665) (1651:1651:1651))
        (PORT datad (1099:1099:1099) (1100:1100:1100))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Mux3\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (752:752:752) (751:751:751))
        (PORT datab (501:501:501) (540:540:540))
        (PORT datac (1000:1000:1000) (984:984:984))
        (PORT datad (712:712:712) (723:723:723))
        (IOPATH dataa combout (377:377:377) (382:382:382))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Mux3\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (516:516:516) (565:565:565))
        (PORT datab (234:234:234) (269:269:269))
        (PORT datac (500:500:500) (568:568:568))
        (PORT datad (712:712:712) (724:724:724))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst14\|stored_data\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2204:2204:2204))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2170:2170:2170) (2142:2142:2142))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst3\|Selector28\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (677:677:677) (691:691:691))
        (PORT datad (253:253:253) (324:324:324))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a92.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3346:3346:3346) (3291:3291:3291))
        (PORT clk (2552:2552:2552) (2579:2579:2579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a92.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8239:8239:8239) (8170:8170:8170))
        (PORT d[1] (4424:4424:4424) (4330:4330:4330))
        (PORT d[2] (4856:4856:4856) (4753:4753:4753))
        (PORT d[3] (3751:3751:3751) (3759:3759:3759))
        (PORT d[4] (4181:4181:4181) (4100:4100:4100))
        (PORT d[5] (6459:6459:6459) (6536:6536:6536))
        (PORT d[6] (5883:5883:5883) (5870:5870:5870))
        (PORT d[7] (3835:3835:3835) (3734:3734:3734))
        (PORT d[8] (5599:5599:5599) (5499:5499:5499))
        (PORT d[9] (3341:3341:3341) (3459:3459:3459))
        (PORT d[10] (4505:4505:4505) (4433:4433:4433))
        (PORT d[11] (6737:6737:6737) (6883:6883:6883))
        (PORT d[12] (2730:2730:2730) (2862:2862:2862))
        (PORT clk (2548:2548:2548) (2575:2575:2575))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a92.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3753:3753:3753) (3686:3686:3686))
        (PORT clk (2548:2548:2548) (2575:2575:2575))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a92.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4457:4457:4457) (4279:4279:4279))
        (PORT clk (2548:2548:2548) (2575:2575:2575))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a92.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2579:2579:2579))
        (PORT d[0] (6276:6276:6276) (6121:6121:6121))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a92.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2580:2580:2580))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a92.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2580:2580:2580))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a92.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2580:2580:2580))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a92.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2580:2580:2580))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a92.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1917:1917:1917) (1955:1955:1955))
        (PORT clk (2501:2501:2501) (2491:2491:2491))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a92.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5394:5394:5394) (5458:5458:5458))
        (PORT d[1] (4863:4863:4863) (4992:4992:4992))
        (PORT d[2] (5508:5508:5508) (5538:5538:5538))
        (PORT d[3] (4215:4215:4215) (4248:4248:4248))
        (PORT d[4] (5796:5796:5796) (5900:5900:5900))
        (PORT d[5] (3802:3802:3802) (3906:3906:3906))
        (PORT d[6] (7825:7825:7825) (7601:7601:7601))
        (PORT d[7] (5290:5290:5290) (5523:5523:5523))
        (PORT d[8] (5214:5214:5214) (5164:5164:5164))
        (PORT d[9] (6091:6091:6091) (6072:6072:6072))
        (PORT d[10] (5096:5096:5096) (5102:5102:5102))
        (PORT d[11] (4217:4217:4217) (4409:4409:4409))
        (PORT d[12] (7110:7110:7110) (7232:7232:7232))
        (PORT clk (2496:2496:2496) (2487:2487:2487))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a92.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5372:5372:5372) (5125:5125:5125))
        (PORT clk (2496:2496:2496) (2487:2487:2487))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a92.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2491:2491:2491))
        (PORT d[0] (5176:5176:5176) (5243:5243:5243))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a92.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2492:2492:2492))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a92.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2492:2492:2492))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a92.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2492:2492:2492))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a92.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2492:2492:2492))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a28.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3982:3982:3982) (3898:3898:3898))
        (PORT clk (2555:2555:2555) (2582:2582:2582))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a28.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8209:8209:8209) (8127:8127:8127))
        (PORT d[1] (4445:4445:4445) (4358:4358:4358))
        (PORT d[2] (4532:4532:4532) (4442:4442:4442))
        (PORT d[3] (4083:4083:4083) (4079:4079:4079))
        (PORT d[4] (4189:4189:4189) (4108:4108:4108))
        (PORT d[5] (6468:6468:6468) (6545:6545:6545))
        (PORT d[6] (7710:7710:7710) (7704:7704:7704))
        (PORT d[7] (4191:4191:4191) (4084:4084:4084))
        (PORT d[8] (5574:5574:5574) (5473:5473:5473))
        (PORT d[9] (3346:3346:3346) (3470:3470:3470))
        (PORT d[10] (4513:4513:4513) (4441:4441:4441))
        (PORT d[11] (6737:6737:6737) (6884:6884:6884))
        (PORT d[12] (2353:2353:2353) (2452:2452:2452))
        (PORT clk (2551:2551:2551) (2578:2578:2578))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a28.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3793:3793:3793) (3668:3668:3668))
        (PORT clk (2551:2551:2551) (2578:2578:2578))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a28.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4436:4436:4436) (4258:4258:4258))
        (PORT clk (2551:2551:2551) (2578:2578:2578))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a28.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2555:2555:2555) (2582:2582:2582))
        (PORT d[0] (5694:5694:5694) (5816:5816:5816))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a28.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2583:2583:2583))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a28.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2583:2583:2583))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a28.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2583:2583:2583))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a28.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2583:2583:2583))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a28.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2206:2206:2206) (2215:2215:2215))
        (PORT clk (2504:2504:2504) (2494:2494:2494))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a28.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5421:5421:5421) (5486:5486:5486))
        (PORT d[1] (3473:3473:3473) (3602:3602:3602))
        (PORT d[2] (5499:5499:5499) (5542:5542:5542))
        (PORT d[3] (3907:3907:3907) (3966:3966:3966))
        (PORT d[4] (5798:5798:5798) (5903:5903:5903))
        (PORT d[5] (4731:4731:4731) (4934:4934:4934))
        (PORT d[6] (7825:7825:7825) (7604:7604:7604))
        (PORT d[7] (5260:5260:5260) (5489:5489:5489))
        (PORT d[8] (5276:5276:5276) (5225:5225:5225))
        (PORT d[9] (5983:5983:5983) (5836:5836:5836))
        (PORT d[10] (5086:5086:5086) (5093:5093:5093))
        (PORT d[11] (3626:3626:3626) (3843:3843:3843))
        (PORT d[12] (7727:7727:7727) (7846:7846:7846))
        (PORT clk (2499:2499:2499) (2490:2490:2490))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a28.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2913:2913:2913) (2955:2955:2955))
        (PORT clk (2499:2499:2499) (2490:2490:2490))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a28.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2494:2494:2494))
        (PORT d[0] (3996:3996:3996) (3985:3985:3985))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a28.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2495:2495:2495))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a28.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2495:2495:2495))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a28.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2495:2495:2495))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a28.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2495:2495:2495))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[28\]\~56)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3400:3400:3400) (3563:3563:3563))
        (PORT datab (3652:3652:3652) (3705:3705:3705))
        (PORT datac (1062:1062:1062) (1044:1044:1044))
        (PORT datad (1046:1046:1046) (1039:1039:1039))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a124.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4860:4860:4860) (4786:4786:4786))
        (PORT clk (2534:2534:2534) (2557:2557:2557))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a124.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5994:5994:5994) (5905:5905:5905))
        (PORT d[1] (5939:5939:5939) (5847:5847:5847))
        (PORT d[2] (6396:6396:6396) (6335:6335:6335))
        (PORT d[3] (3118:3118:3118) (3037:3037:3037))
        (PORT d[4] (6533:6533:6533) (6548:6548:6548))
        (PORT d[5] (6567:6567:6567) (6461:6461:6461))
        (PORT d[6] (7054:7054:7054) (6883:6883:6883))
        (PORT d[7] (5619:5619:5619) (5642:5642:5642))
        (PORT d[8] (6181:6181:6181) (6226:6226:6226))
        (PORT d[9] (4471:4471:4471) (4601:4601:4601))
        (PORT d[10] (4633:4633:4633) (4702:4702:4702))
        (PORT d[11] (6040:6040:6040) (6043:6043:6043))
        (PORT d[12] (2997:2997:2997) (3086:3086:3086))
        (PORT clk (2530:2530:2530) (2553:2553:2553))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a124.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3811:3811:3811) (3769:3769:3769))
        (PORT clk (2530:2530:2530) (2553:2553:2553))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a124.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6683:6683:6683) (6538:6538:6538))
        (PORT clk (2530:2530:2530) (2553:2553:2553))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a124.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2557:2557:2557))
        (PORT d[0] (4701:4701:4701) (4565:4565:4565))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a124.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2558:2558:2558))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a124.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2558:2558:2558))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a124.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2558:2558:2558))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a124.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2558:2558:2558))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a124.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (852:852:852) (878:878:878))
        (PORT clk (2483:2483:2483) (2469:2469:2469))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a124.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5332:5332:5332) (5386:5386:5386))
        (PORT d[1] (5618:5618:5618) (5770:5770:5770))
        (PORT d[2] (3413:3413:3413) (3530:3530:3530))
        (PORT d[3] (5017:5017:5017) (5078:5078:5078))
        (PORT d[4] (7269:7269:7269) (7372:7372:7372))
        (PORT d[5] (4216:4216:4216) (4371:4371:4371))
        (PORT d[6] (3176:3176:3176) (3073:3073:3073))
        (PORT d[7] (6698:6698:6698) (6919:6919:6919))
        (PORT d[8] (6262:6262:6262) (6202:6202:6202))
        (PORT d[9] (6930:6930:6930) (6759:6759:6759))
        (PORT d[10] (3339:3339:3339) (3251:3251:3251))
        (PORT d[11] (4714:4714:4714) (4927:4927:4927))
        (PORT d[12] (6000:6000:6000) (6139:6139:6139))
        (PORT clk (2478:2478:2478) (2465:2465:2465))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a124.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4867:4867:4867) (4869:4869:4869))
        (PORT clk (2478:2478:2478) (2465:2465:2465))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a124.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2469:2469:2469))
        (PORT d[0] (5399:5399:5399) (5399:5399:5399))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a124.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2470:2470:2470))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a124.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2470:2470:2470))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a124.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2470:2470:2470))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a124.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2470:2470:2470))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a60.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4741:4741:4741) (4702:4702:4702))
        (PORT clk (2528:2528:2528) (2551:2551:2551))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a60.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5609:5609:5609) (5519:5519:5519))
        (PORT d[1] (5521:5521:5521) (5429:5429:5429))
        (PORT d[2] (6049:6049:6049) (6010:6010:6010))
        (PORT d[3] (3078:3078:3078) (2989:2989:2989))
        (PORT d[4] (6202:6202:6202) (6226:6226:6226))
        (PORT d[5] (6201:6201:6201) (6098:6098:6098))
        (PORT d[6] (6051:6051:6051) (5910:5910:5910))
        (PORT d[7] (5279:5279:5279) (5307:5307:5307))
        (PORT d[8] (6200:6200:6200) (6241:6241:6241))
        (PORT d[9] (3735:3735:3735) (3880:3880:3880))
        (PORT d[10] (4294:4294:4294) (4366:4366:4366))
        (PORT d[11] (6274:6274:6274) (6255:6255:6255))
        (PORT d[12] (6952:6952:6952) (6854:6854:6854))
        (PORT clk (2524:2524:2524) (2547:2547:2547))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a60.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2875:2875:2875) (2890:2890:2890))
        (PORT clk (2524:2524:2524) (2547:2547:2547))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a60.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6660:6660:6660) (6512:6512:6512))
        (PORT clk (2524:2524:2524) (2547:2547:2547))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a60.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2551:2551:2551))
        (PORT d[0] (5512:5512:5512) (5458:5458:5458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a60.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2552:2552:2552))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a60.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2552:2552:2552))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a60.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2552:2552:2552))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a60.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2552:2552:2552))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a60.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (932:932:932) (979:979:979))
        (PORT clk (2477:2477:2477) (2463:2463:2463))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a60.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4692:4692:4692) (4768:4768:4768))
        (PORT d[1] (6069:6069:6069) (6299:6299:6299))
        (PORT d[2] (3438:3438:3438) (3550:3550:3550))
        (PORT d[3] (5706:5706:5706) (5747:5747:5747))
        (PORT d[4] (7012:7012:7012) (7263:7263:7263))
        (PORT d[5] (4221:4221:4221) (4376:4376:4376))
        (PORT d[6] (3534:3534:3534) (3424:3424:3424))
        (PORT d[7] (5176:5176:5176) (5358:5358:5358))
        (PORT d[8] (6445:6445:6445) (6295:6295:6295))
        (PORT d[9] (6718:6718:6718) (6578:6578:6578))
        (PORT d[10] (3324:3324:3324) (3235:3235:3235))
        (PORT d[11] (5121:5121:5121) (5328:5328:5328))
        (PORT d[12] (6382:6382:6382) (6517:6517:6517))
        (PORT clk (2472:2472:2472) (2459:2459:2459))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a60.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5764:5764:5764) (5681:5681:5681))
        (PORT clk (2472:2472:2472) (2459:2459:2459))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a60.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2463:2463:2463))
        (PORT d[0] (7359:7359:7359) (7412:7412:7412))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a60.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2464:2464:2464))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a60.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2464:2464:2464))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a60.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2464:2464:2464))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a60.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2464:2464:2464))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[28\]\~57)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1719:1719:1719) (1707:1707:1707))
        (PORT datab (3297:3297:3297) (3431:3431:3431))
        (PORT datac (718:718:718) (719:719:719))
        (PORT datad (1073:1073:1073) (1065:1065:1065))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~29)
    (DELAY
      (ABSOLUTE
        (PORT datab (3481:3481:3481) (3669:3669:3669))
        (PORT datac (278:278:278) (359:359:359))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2146:2146:2146) (2158:2158:2158))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (4769:4769:4769) (4741:4741:4741))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Div0\|auto_generated\|divider\|divider\|selnose\[132\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT datab (1135:1135:1135) (1144:1144:1144))
        (PORT datac (1671:1671:1671) (1659:1659:1659))
        (PORT datad (421:421:421) (431:431:431))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Mux4\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (745:745:745) (775:775:775))
        (PORT datab (731:731:731) (738:738:738))
        (PORT datac (1000:1000:1000) (985:985:985))
        (PORT datad (467:467:467) (499:499:499))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (389:389:389) (386:386:386))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Mux4\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (544:544:544) (607:607:607))
        (PORT datab (719:719:719) (720:720:720))
        (PORT datac (202:202:202) (234:234:234))
        (PORT datad (478:478:478) (513:513:513))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst14\|stored_data\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2204:2204:2204))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2170:2170:2170) (2142:2142:2142))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst3\|Selector27\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (677:677:677) (690:690:690))
        (PORT datad (255:255:255) (327:327:327))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a91.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3671:3671:3671) (3544:3544:3544))
        (PORT clk (2551:2551:2551) (2572:2572:2572))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a91.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8822:8822:8822) (8750:8750:8750))
        (PORT d[1] (4821:4821:4821) (4729:4729:4729))
        (PORT d[2] (5254:5254:5254) (5158:5158:5158))
        (PORT d[3] (4161:4161:4161) (4165:4165:4165))
        (PORT d[4] (4535:4535:4535) (4452:4452:4452))
        (PORT d[5] (6875:6875:6875) (6956:6956:6956))
        (PORT d[6] (6189:6189:6189) (6172:6172:6172))
        (PORT d[7] (4866:4866:4866) (4734:4734:4734))
        (PORT d[8] (5945:5945:5945) (5853:5853:5853))
        (PORT d[9] (3402:3402:3402) (3534:3534:3534))
        (PORT d[10] (4865:4865:4865) (4790:4790:4790))
        (PORT d[11] (7117:7117:7117) (7260:7260:7260))
        (PORT d[12] (1929:1929:1929) (2014:2014:2014))
        (PORT clk (2547:2547:2547) (2568:2568:2568))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a91.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4153:4153:4153) (4082:4082:4082))
        (PORT clk (2547:2547:2547) (2568:2568:2568))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a91.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4804:4804:4804) (4629:4629:4629))
        (PORT clk (2547:2547:2547) (2568:2568:2568))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a91.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2572:2572:2572))
        (PORT d[0] (6600:6600:6600) (6433:6433:6433))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a91.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a91.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2573:2573:2573))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a91.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a91.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a91.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1900:1900:1900) (1920:1920:1920))
        (PORT clk (2500:2500:2500) (2484:2484:2484))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a91.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5781:5781:5781) (5845:5845:5845))
        (PORT d[1] (4862:4862:4862) (5014:5014:5014))
        (PORT d[2] (5865:5865:5865) (5894:5894:5894))
        (PORT d[3] (4592:4592:4592) (4639:4639:4639))
        (PORT d[4] (6182:6182:6182) (6288:6288:6288))
        (PORT d[5] (3791:3791:3791) (3905:3905:3905))
        (PORT d[6] (4201:4201:4201) (4087:4087:4087))
        (PORT d[7] (5643:5643:5643) (5873:5873:5873))
        (PORT d[8] (5632:5632:5632) (5583:5583:5583))
        (PORT d[9] (5735:5735:5735) (5607:5607:5607))
        (PORT d[10] (5416:5416:5416) (5418:5418:5418))
        (PORT d[11] (3973:3973:3973) (4178:4178:4178))
        (PORT d[12] (7472:7472:7472) (7596:7596:7596))
        (PORT clk (2495:2495:2495) (2480:2480:2480))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a91.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5741:5741:5741) (5488:5488:5488))
        (PORT clk (2495:2495:2495) (2480:2480:2480))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a91.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2484:2484:2484))
        (PORT d[0] (5508:5508:5508) (5567:5567:5567))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a91.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2485:2485:2485))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a91.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2485:2485:2485))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a91.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2485:2485:2485))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a91.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2485:2485:2485))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a123.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3716:3716:3716) (3593:3593:3593))
        (PORT clk (2551:2551:2551) (2574:2574:2574))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a123.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7868:7868:7868) (7799:7799:7799))
        (PORT d[1] (5158:5158:5158) (5064:5064:5064))
        (PORT d[2] (5278:5278:5278) (5185:5185:5185))
        (PORT d[3] (4504:4504:4504) (4494:4494:4494))
        (PORT d[4] (4903:4903:4903) (4817:4817:4817))
        (PORT d[5] (7205:7205:7205) (7274:7274:7274))
        (PORT d[6] (6561:6561:6561) (6540:6540:6540))
        (PORT d[7] (4195:4195:4195) (4096:4096:4096))
        (PORT d[8] (5924:5924:5924) (5828:5828:5828))
        (PORT d[9] (3748:3748:3748) (3875:3875:3875))
        (PORT d[10] (4905:4905:4905) (4834:4834:4834))
        (PORT d[11] (7491:7491:7491) (7633:7633:7633))
        (PORT d[12] (2271:2271:2271) (2358:2358:2358))
        (PORT clk (2547:2547:2547) (2570:2570:2570))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a123.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6355:6355:6355) (6388:6388:6388))
        (PORT clk (2547:2547:2547) (2570:2570:2570))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a123.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4784:4784:4784) (4607:4607:4607))
        (PORT clk (2547:2547:2547) (2570:2570:2570))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a123.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2574:2574:2574))
        (PORT d[0] (5217:5217:5217) (5193:5193:5193))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a123.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2575:2575:2575))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a123.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2575:2575:2575))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a123.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2575:2575:2575))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a123.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2575:2575:2575))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a123.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1959:1959:1959) (1975:1975:1975))
        (PORT clk (2500:2500:2500) (2486:2486:2486))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a123.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6138:6138:6138) (6201:6201:6201))
        (PORT d[1] (4903:4903:4903) (5058:5058:5058))
        (PORT d[2] (6208:6208:6208) (6247:6247:6247))
        (PORT d[3] (4611:4611:4611) (4652:4652:4652))
        (PORT d[4] (6548:6548:6548) (6648:6648:6648))
        (PORT d[5] (3819:3819:3819) (3938:3938:3938))
        (PORT d[6] (8537:8537:8537) (8312:8312:8312))
        (PORT d[7] (5978:5978:5978) (6202:6202:6202))
        (PORT d[8] (5609:5609:5609) (5557:5557:5557))
        (PORT d[9] (5711:5711:5711) (5580:5580:5580))
        (PORT d[10] (4926:4926:4926) (4929:4929:4929))
        (PORT d[11] (4013:4013:4013) (4222:4222:4222))
        (PORT d[12] (7860:7860:7860) (7982:7982:7982))
        (PORT clk (2495:2495:2495) (2482:2482:2482))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a123.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4480:4480:4480) (4453:4453:4453))
        (PORT clk (2495:2495:2495) (2482:2482:2482))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a123.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2486:2486:2486))
        (PORT d[0] (4929:4929:4929) (4872:4872:4872))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a123.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2487:2487:2487))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a123.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2487:2487:2487))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a123.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2487:2487:2487))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a123.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2487:2487:2487))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a27.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3346:3346:3346) (3227:3227:3227))
        (PORT clk (2549:2549:2549) (2570:2570:2570))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a27.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8845:8845:8845) (8767:8767:8767))
        (PORT d[1] (4822:4822:4822) (4730:4730:4730))
        (PORT d[2] (4882:4882:4882) (4789:4789:4789))
        (PORT d[3] (4085:4085:4085) (4084:4084:4084))
        (PORT d[4] (4220:4220:4220) (4133:4133:4133))
        (PORT d[5] (6870:6870:6870) (6957:6957:6957))
        (PORT d[6] (6188:6188:6188) (6171:6171:6171))
        (PORT d[7] (3851:3851:3851) (3758:3758:3758))
        (PORT d[8] (5898:5898:5898) (5798:5798:5798))
        (PORT d[9] (3401:3401:3401) (3533:3533:3533))
        (PORT d[10] (4850:4850:4850) (4773:4773:4773))
        (PORT d[11] (7116:7116:7116) (7259:7259:7259))
        (PORT d[12] (2332:2332:2332) (2428:2428:2428))
        (PORT clk (2545:2545:2545) (2566:2566:2566))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a27.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3814:3814:3814) (3693:3693:3693))
        (PORT clk (2545:2545:2545) (2566:2566:2566))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a27.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4449:4449:4449) (4277:4277:4277))
        (PORT clk (2545:2545:2545) (2566:2566:2566))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a27.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2570:2570:2570))
        (PORT d[0] (6036:6036:6036) (6153:6153:6153))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a27.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a27.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2571:2571:2571))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a27.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a27.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a27.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1932:1932:1932) (1954:1954:1954))
        (PORT clk (2498:2498:2498) (2482:2482:2482))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a27.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5754:5754:5754) (5818:5818:5818))
        (PORT d[1] (4883:4883:4883) (5036:5036:5036))
        (PORT d[2] (5819:5819:5819) (5859:5859:5859))
        (PORT d[3] (3941:3941:3941) (4002:4002:4002))
        (PORT d[4] (6180:6180:6180) (6285:6285:6285))
        (PORT d[5] (3458:3458:3458) (3578:3578:3578))
        (PORT d[6] (4525:4525:4525) (4403:4403:4403))
        (PORT d[7] (5642:5642:5642) (5872:5872:5872))
        (PORT d[8] (5612:5612:5612) (5559:5559:5559))
        (PORT d[9] (5750:5750:5750) (5619:5619:5619))
        (PORT d[10] (5437:5437:5437) (5437:5437:5437))
        (PORT d[11] (3611:3611:3611) (3828:3828:3828))
        (PORT d[12] (5569:5569:5569) (5661:5661:5661))
        (PORT clk (2493:2493:2493) (2478:2478:2478))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a27.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2899:2899:2899) (2941:2941:2941))
        (PORT clk (2493:2493:2493) (2478:2478:2478))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a27.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2482:2482:2482))
        (PORT d[0] (3974:3974:3974) (3968:3968:3968))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a27.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2483:2483:2483))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a27.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2483:2483:2483))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a27.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2483:2483:2483))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a27.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2483:2483:2483))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a59.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3763:3763:3763) (3526:3526:3526))
        (PORT clk (2552:2552:2552) (2583:2583:2583))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a59.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7834:7834:7834) (7675:7675:7675))
        (PORT d[1] (8117:8117:8117) (7864:7864:7864))
        (PORT d[2] (7928:7928:7928) (7870:7870:7870))
        (PORT d[3] (4631:4631:4631) (4706:4706:4706))
        (PORT d[4] (6519:6519:6519) (6547:6547:6547))
        (PORT d[5] (5765:5765:5765) (5825:5825:5825))
        (PORT d[6] (6627:6627:6627) (6648:6648:6648))
        (PORT d[7] (6411:6411:6411) (6465:6465:6465))
        (PORT d[8] (6318:6318:6318) (6222:6222:6222))
        (PORT d[9] (6671:6671:6671) (6868:6868:6868))
        (PORT d[10] (6421:6421:6421) (6417:6417:6417))
        (PORT d[11] (5519:5519:5519) (5627:5627:5627))
        (PORT d[12] (3100:3100:3100) (3298:3298:3298))
        (PORT clk (2548:2548:2548) (2579:2579:2579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a59.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3643:3643:3643) (3688:3688:3688))
        (PORT clk (2548:2548:2548) (2579:2579:2579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a59.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6482:6482:6482) (6554:6554:6554))
        (PORT clk (2548:2548:2548) (2579:2579:2579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a59.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2583:2583:2583))
        (PORT d[0] (6177:6177:6177) (6176:6176:6176))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a59.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a59.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2584:2584:2584))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a59.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a59.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a59.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2925:2925:2925) (2801:2801:2801))
        (PORT clk (2501:2501:2501) (2495:2495:2495))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a59.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4676:4676:4676) (4804:4804:4804))
        (PORT d[1] (4175:4175:4175) (4316:4316:4316))
        (PORT d[2] (5137:5137:5137) (5206:5206:5206))
        (PORT d[3] (5411:5411:5411) (5635:5635:5635))
        (PORT d[4] (4740:4740:4740) (4894:4894:4894))
        (PORT d[5] (4349:4349:4349) (4590:4590:4590))
        (PORT d[6] (6090:6090:6090) (5817:5817:5817))
        (PORT d[7] (4957:4957:4957) (5203:5203:5203))
        (PORT d[8] (7105:7105:7105) (7025:7025:7025))
        (PORT d[9] (7939:7939:7939) (7982:7982:7982))
        (PORT d[10] (5753:5753:5753) (5763:5763:5763))
        (PORT d[11] (4689:4689:4689) (4960:4960:4960))
        (PORT d[12] (6390:6390:6390) (6564:6564:6564))
        (PORT clk (2496:2496:2496) (2491:2491:2491))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a59.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3459:3459:3459) (3584:3584:3584))
        (PORT clk (2496:2496:2496) (2491:2491:2491))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a59.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2495:2495:2495))
        (PORT d[0] (5854:5854:5854) (5802:5802:5802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a59.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2496:2496:2496))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a59.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2496:2496:2496))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a59.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2496:2496:2496))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a59.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2496:2496:2496))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[27\]\~54)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3232:3232:3232) (3369:3369:3369))
        (PORT datab (1159:1159:1159) (1147:1147:1147))
        (PORT datac (2768:2768:2768) (2720:2720:2720))
        (PORT datad (2333:2333:2333) (2323:2323:2323))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[27\]\~55)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3075:3075:3075) (3019:3019:3019))
        (PORT datab (1743:1743:1743) (1724:1724:1724))
        (PORT datac (1434:1434:1434) (1416:1416:1416))
        (PORT datad (996:996:996) (999:999:999))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (315:315:315) (406:406:406))
        (PORT datab (3477:3477:3477) (3665:3665:3665))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2146:2146:2146) (2158:2158:2158))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (4769:4769:4769) (4741:4741:4741))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (278:278:278))
        (PORT datab (3483:3483:3483) (3671:3671:3671))
        (PORT datac (281:281:281) (363:363:363))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2146:2146:2146) (2158:2158:2158))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (4769:4769:4769) (4741:4741:4741))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2613:2613:2613) (2717:2717:2717))
        (PORT datab (234:234:234) (268:268:268))
        (PORT datac (2836:2836:2836) (2828:2828:2828))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2129:2129:2129) (2141:2141:2141))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (4949:4949:4949) (5014:5014:5014))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Mux7\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1373:1373:1373) (1434:1434:1434))
        (PORT datab (774:774:774) (777:777:777))
        (PORT datac (1088:1088:1088) (1108:1108:1108))
        (PORT datad (726:726:726) (739:739:739))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Mux7\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1354:1354:1354) (1373:1373:1373))
        (PORT datab (233:233:233) (268:268:268))
        (PORT datac (1009:1009:1009) (1044:1044:1044))
        (PORT datad (1245:1245:1245) (1224:1224:1224))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst14\|stored_data\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2202:2202:2202))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2168:2168:2168) (2140:2140:2140))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst3\|Selector24\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1028:1028:1028) (1040:1040:1040))
        (PORT datad (253:253:253) (324:324:324))
        (IOPATH dataa combout (377:377:377) (382:382:382))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a88.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1935:1935:1935) (1861:1861:1861))
        (PORT clk (2538:2538:2538) (2559:2559:2559))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a88.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4456:4456:4456) (4436:4436:4436))
        (PORT d[1] (2120:2120:2120) (2124:2124:2124))
        (PORT d[2] (1839:1839:1839) (1875:1875:1875))
        (PORT d[3] (2037:2037:2037) (2042:2042:2042))
        (PORT d[4] (2110:2110:2110) (2113:2113:2113))
        (PORT d[5] (5055:5055:5055) (5003:5003:5003))
        (PORT d[6] (4518:4518:4518) (4489:4489:4489))
        (PORT d[7] (3840:3840:3840) (3824:3824:3824))
        (PORT d[8] (4769:4769:4769) (4729:4729:4729))
        (PORT d[9] (3573:3573:3573) (3654:3654:3654))
        (PORT d[10] (3458:3458:3458) (3444:3444:3444))
        (PORT d[11] (2423:2423:2423) (2425:2425:2425))
        (PORT d[12] (4086:4086:4086) (4082:4082:4082))
        (PORT clk (2534:2534:2534) (2555:2555:2555))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a88.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4027:4027:4027) (3909:3909:3909))
        (PORT clk (2534:2534:2534) (2555:2555:2555))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a88.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4996:4996:4996) (4844:4844:4844))
        (PORT clk (2534:2534:2534) (2555:2555:2555))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a88.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2559:2559:2559))
        (PORT d[0] (6296:6296:6296) (6140:6140:6140))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a88.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2560:2560:2560))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a88.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a88.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2560:2560:2560))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a88.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2560:2560:2560))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a88.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1589:1589:1589) (1629:1629:1629))
        (PORT clk (2487:2487:2487) (2471:2471:2471))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a88.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3969:3969:3969) (4058:4058:4058))
        (PORT d[1] (6196:6196:6196) (6485:6485:6485))
        (PORT d[2] (5008:5008:5008) (5068:5068:5068))
        (PORT d[3] (4689:4689:4689) (4652:4652:4652))
        (PORT d[4] (5734:5734:5734) (5806:5806:5806))
        (PORT d[5] (4158:4158:4158) (4262:4262:4262))
        (PORT d[6] (3013:3013:3013) (2960:2960:2960))
        (PORT d[7] (5066:5066:5066) (5224:5224:5224))
        (PORT d[8] (4880:4880:4880) (4866:4866:4866))
        (PORT d[9] (8541:8541:8541) (8549:8549:8549))
        (PORT d[10] (2223:2223:2223) (2191:2191:2191))
        (PORT d[11] (3057:3057:3057) (3166:3166:3166))
        (PORT d[12] (5956:5956:5956) (6088:6088:6088))
        (PORT clk (2482:2482:2482) (2467:2467:2467))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a88.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5274:5274:5274) (5113:5113:5113))
        (PORT clk (2482:2482:2482) (2467:2467:2467))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a88.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2471:2471:2471))
        (PORT d[0] (1966:1966:1966) (1880:1880:1880))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a88.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2472:2472:2472))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a88.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2472:2472:2472))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a88.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2472:2472:2472))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a88.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2472:2472:2472))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a24.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3323:3323:3323) (3248:3248:3248))
        (PORT clk (2528:2528:2528) (2550:2550:2550))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a24.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3038:3038:3038) (3034:3034:3034))
        (PORT d[1] (3792:3792:3792) (3782:3782:3782))
        (PORT d[2] (4170:4170:4170) (4179:4179:4179))
        (PORT d[3] (4381:4381:4381) (4351:4351:4351))
        (PORT d[4] (3111:3111:3111) (3108:3108:3108))
        (PORT d[5] (3702:3702:3702) (3666:3666:3666))
        (PORT d[6] (3355:3355:3355) (3338:3338:3338))
        (PORT d[7] (3797:3797:3797) (3802:3802:3802))
        (PORT d[8] (3371:3371:3371) (3361:3361:3361))
        (PORT d[9] (5068:5068:5068) (5233:5233:5233))
        (PORT d[10] (4368:4368:4368) (4331:4331:4331))
        (PORT d[11] (3721:3721:3721) (3698:3698:3698))
        (PORT d[12] (3488:3488:3488) (3490:3490:3490))
        (PORT clk (2524:2524:2524) (2546:2546:2546))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a24.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3864:3864:3864) (3718:3718:3718))
        (PORT clk (2524:2524:2524) (2546:2546:2546))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a24.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3875:3875:3875) (3713:3713:3713))
        (PORT clk (2524:2524:2524) (2546:2546:2546))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a24.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2550:2550:2550))
        (PORT d[0] (4141:4141:4141) (4117:4117:4117))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a24.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2551:2551:2551))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a24.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2551:2551:2551))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a24.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2551:2551:2551))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a24.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2551:2551:2551))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a24.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (902:902:902) (951:951:951))
        (PORT clk (2477:2477:2477) (2463:2463:2463))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a24.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5505:5505:5505) (5584:5584:5584))
        (PORT d[1] (5529:5529:5529) (5818:5818:5818))
        (PORT d[2] (3666:3666:3666) (3742:3742:3742))
        (PORT d[3] (3906:3906:3906) (3867:3867:3867))
        (PORT d[4] (6690:6690:6690) (6998:6998:6998))
        (PORT d[5] (4962:4962:4962) (5193:5193:5193))
        (PORT d[6] (7629:7629:7629) (7472:7472:7472))
        (PORT d[7] (5688:5688:5688) (5838:5838:5838))
        (PORT d[8] (3603:3603:3603) (3548:3548:3548))
        (PORT d[9] (7435:7435:7435) (7437:7437:7437))
        (PORT d[10] (6634:6634:6634) (6778:6778:6778))
        (PORT d[11] (3111:3111:3111) (3264:3264:3264))
        (PORT d[12] (6818:6818:6818) (7034:7034:7034))
        (PORT clk (2472:2472:2472) (2459:2459:2459))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a24.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2815:2815:2815) (2815:2815:2815))
        (PORT clk (2472:2472:2472) (2459:2459:2459))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a24.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2463:2463:2463))
        (PORT d[0] (4763:4763:4763) (4814:4814:4814))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a24.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2464:2464:2464))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a24.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2464:2464:2464))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a24.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2464:2464:2464))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a24.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2464:2464:2464))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[24\]\~48)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3757:3757:3757) (3893:3893:3893))
        (PORT datab (2105:2105:2105) (2114:2114:2114))
        (PORT datac (2119:2119:2119) (2090:2090:2090))
        (PORT datad (1013:1013:1013) (1007:1007:1007))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a120.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1898:1898:1898) (1836:1836:1836))
        (PORT clk (2533:2533:2533) (2554:2554:2554))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a120.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4482:4482:4482) (4465:4465:4465))
        (PORT d[1] (2432:2432:2432) (2439:2439:2439))
        (PORT d[2] (2181:2181:2181) (2211:2211:2211))
        (PORT d[3] (2762:2762:2762) (2752:2752:2752))
        (PORT d[4] (2085:2085:2085) (2078:2078:2078))
        (PORT d[5] (2061:2061:2061) (2058:2058:2058))
        (PORT d[6] (4542:4542:4542) (4516:4516:4516))
        (PORT d[7] (3576:3576:3576) (3571:3571:3571))
        (PORT d[8] (2064:2064:2064) (2072:2072:2072))
        (PORT d[9] (3685:3685:3685) (3824:3824:3824))
        (PORT d[10] (3418:3418:3418) (3400:3400:3400))
        (PORT d[11] (2408:2408:2408) (2408:2408:2408))
        (PORT d[12] (2173:2173:2173) (2181:2181:2181))
        (PORT clk (2529:2529:2529) (2550:2550:2550))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a120.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3339:3339:3339) (3209:3209:3209))
        (PORT clk (2529:2529:2529) (2550:2550:2550))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a120.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4998:4998:4998) (4851:4851:4851))
        (PORT clk (2529:2529:2529) (2550:2550:2550))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a120.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2554:2554:2554))
        (PORT d[0] (2952:2952:2952) (2848:2848:2848))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a120.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2555:2555:2555))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a120.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2555:2555:2555))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a120.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2555:2555:2555))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a120.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2555:2555:2555))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a120.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1562:1562:1562) (1602:1602:1602))
        (PORT clk (2482:2482:2482) (2466:2466:2466))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a120.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3994:3994:3994) (4085:4085:4085))
        (PORT d[1] (5883:5883:5883) (6180:6180:6180))
        (PORT d[2] (4925:4925:4925) (4971:4971:4971))
        (PORT d[3] (4320:4320:4320) (4286:4286:4286))
        (PORT d[4] (5695:5695:5695) (5772:5772:5772))
        (PORT d[5] (5024:5024:5024) (5270:5270:5270))
        (PORT d[6] (3060:3060:3060) (3015:3015:3015))
        (PORT d[7] (3990:3990:3990) (4087:4087:4087))
        (PORT d[8] (5232:5232:5232) (5210:5210:5210))
        (PORT d[9] (8559:8559:8559) (8565:8565:8565))
        (PORT d[10] (2255:2255:2255) (2227:2227:2227))
        (PORT d[11] (3868:3868:3868) (4024:4024:4024))
        (PORT d[12] (6214:6214:6214) (6260:6260:6260))
        (PORT clk (2477:2477:2477) (2462:2462:2462))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a120.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5544:5544:5544) (5558:5558:5558))
        (PORT clk (2477:2477:2477) (2462:2462:2462))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a120.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2466:2466:2466))
        (PORT d[0] (2523:2523:2523) (2422:2422:2422))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a120.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2467:2467:2467))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a120.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2467:2467:2467))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a120.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2467:2467:2467))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a120.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2467:2467:2467))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a56.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3277:3277:3277) (3203:3203:3203))
        (PORT clk (2541:2541:2541) (2565:2565:2565))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a56.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3392:3392:3392) (3385:3385:3385))
        (PORT d[1] (3454:3454:3454) (3451:3451:3451))
        (PORT d[2] (4148:4148:4148) (4153:4153:4153))
        (PORT d[3] (4329:4329:4329) (4295:4295:4295))
        (PORT d[4] (3423:3423:3423) (3413:3413:3413))
        (PORT d[5] (4088:4088:4088) (4075:4075:4075))
        (PORT d[6] (3436:3436:3436) (3414:3414:3414))
        (PORT d[7] (3534:3534:3534) (3541:3541:3541))
        (PORT d[8] (3394:3394:3394) (3386:3386:3386))
        (PORT d[9] (4731:4731:4731) (4901:4901:4901))
        (PORT d[10] (4037:4037:4037) (4007:4007:4007))
        (PORT d[11] (3747:3747:3747) (3724:3724:3724))
        (PORT d[12] (3538:3538:3538) (3544:3544:3544))
        (PORT clk (2537:2537:2537) (2561:2561:2561))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a56.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4240:4240:4240) (4291:4291:4291))
        (PORT clk (2537:2537:2537) (2561:2561:2561))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a56.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3889:3889:3889) (3743:3743:3743))
        (PORT clk (2537:2537:2537) (2561:2561:2561))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a56.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2565:2565:2565))
        (PORT d[0] (4848:4848:4848) (4843:4843:4843))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a56.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2566:2566:2566))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a56.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2566:2566:2566))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a56.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2566:2566:2566))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a56.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2566:2566:2566))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a56.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1202:1202:1202) (1244:1244:1244))
        (PORT clk (2490:2490:2490) (2477:2477:2477))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a56.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5158:5158:5158) (5242:5242:5242))
        (PORT d[1] (5510:5510:5510) (5802:5802:5802))
        (PORT d[2] (3954:3954:3954) (4015:4015:4015))
        (PORT d[3] (3644:3644:3644) (3611:3611:3611))
        (PORT d[4] (6312:6312:6312) (6624:6624:6624))
        (PORT d[5] (4632:4632:4632) (4864:4864:4864))
        (PORT d[6] (7257:7257:7257) (7106:7106:7106))
        (PORT d[7] (4673:4673:4673) (4835:4835:4835))
        (PORT d[8] (3952:3952:3952) (3892:3892:3892))
        (PORT d[9] (7095:7095:7095) (7102:7102:7102))
        (PORT d[10] (6272:6272:6272) (6418:6418:6418))
        (PORT d[11] (3404:3404:3404) (3534:3534:3534))
        (PORT d[12] (6892:6892:6892) (7117:7117:7117))
        (PORT clk (2485:2485:2485) (2473:2473:2473))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a56.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4855:4855:4855) (4689:4689:4689))
        (PORT clk (2485:2485:2485) (2473:2473:2473))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a56.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2477:2477:2477))
        (PORT d[0] (7722:7722:7722) (7814:7814:7814))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a56.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2478:2478:2478))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a56.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2478:2478:2478))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a56.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2478:2478:2478))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a56.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2478:2478:2478))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[24\]\~49)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3752:3752:3752) (3886:3886:3886))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (1772:1772:1772) (1744:1744:1744))
        (PORT datad (1406:1406:1406) (1389:1389:1389))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2613:2613:2613) (2716:2716:2716))
        (PORT datab (309:309:309) (393:393:393))
        (PORT datac (203:203:203) (234:234:234))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2129:2129:2129) (2141:2141:2141))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (4949:4949:4949) (5014:5014:5014))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2616:2616:2616) (2720:2720:2720))
        (PORT datab (234:234:234) (269:269:269))
        (PORT datad (280:280:280) (353:353:353))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2129:2129:2129) (2141:2141:2141))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (4949:4949:4949) (5014:5014:5014))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Mux9\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1377:1377:1377) (1438:1438:1438))
        (PORT datab (1126:1126:1126) (1147:1147:1147))
        (PORT datac (742:742:742) (742:742:742))
        (PORT datad (722:722:722) (733:733:733))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Mux9\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1353:1353:1353) (1372:1372:1372))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (1045:1045:1045) (1063:1063:1063))
        (PORT datad (1246:1246:1246) (1224:1224:1224))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst14\|stored_data\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2202:2202:2202))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2168:2168:2168) (2140:2140:2140))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst3\|Selector22\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (1952:1952:1952) (1912:1912:1912))
        (PORT datad (1904:1904:1904) (1890:1890:1890))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a22.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1515:1515:1515) (1510:1510:1510))
        (PORT clk (2534:2534:2534) (2565:2565:2565))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a22.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2693:2693:2693) (2709:2709:2709))
        (PORT d[1] (3838:3838:3838) (3817:3817:3817))
        (PORT d[2] (3198:3198:3198) (3220:3220:3220))
        (PORT d[3] (4703:4703:4703) (4667:4667:4667))
        (PORT d[4] (3062:3062:3062) (3062:3062:3062))
        (PORT d[5] (3091:3091:3091) (3078:3078:3078))
        (PORT d[6] (3088:3088:3088) (3075:3075:3075))
        (PORT d[7] (3154:3154:3154) (3156:3156:3156))
        (PORT d[8] (4024:4024:4024) (3995:3995:3995))
        (PORT d[9] (5081:5081:5081) (5248:5248:5248))
        (PORT d[10] (3053:3053:3053) (3041:3041:3041))
        (PORT d[11] (3031:3031:3031) (3025:3025:3025))
        (PORT d[12] (3142:3142:3142) (3150:3150:3150))
        (PORT clk (2530:2530:2530) (2561:2561:2561))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a22.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3286:3286:3286) (3165:3165:3165))
        (PORT clk (2530:2530:2530) (2561:2561:2561))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a22.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3220:3220:3220) (3097:3097:3097))
        (PORT clk (2530:2530:2530) (2561:2561:2561))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a22.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2565:2565:2565))
        (PORT d[0] (4133:4133:4133) (4109:4109:4109))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a22.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2566:2566:2566))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a22.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2566:2566:2566))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a22.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2566:2566:2566))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a22.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2566:2566:2566))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a22.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (912:912:912) (954:954:954))
        (PORT clk (2483:2483:2483) (2477:2477:2477))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a22.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5506:5506:5506) (5585:5585:5585))
        (PORT d[1] (5149:5149:5149) (5441:5441:5441))
        (PORT d[2] (3648:3648:3648) (3723:3723:3723))
        (PORT d[3] (3299:3299:3299) (3258:3258:3258))
        (PORT d[4] (6716:6716:6716) (7026:7026:7026))
        (PORT d[5] (4661:4661:4661) (4904:4904:4904))
        (PORT d[6] (7599:7599:7599) (7438:7438:7438))
        (PORT d[7] (5346:5346:5346) (5498:5498:5498))
        (PORT d[8] (3246:3246:3246) (3198:3198:3198))
        (PORT d[9] (7418:7418:7418) (7419:7419:7419))
        (PORT d[10] (6531:6531:6531) (6671:6671:6671))
        (PORT d[11] (3073:3073:3073) (3223:3223:3223))
        (PORT d[12] (6910:6910:6910) (7135:7135:7135))
        (PORT clk (2478:2478:2478) (2473:2473:2473))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a22.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2555:2555:2555) (2554:2554:2554))
        (PORT clk (2478:2478:2478) (2473:2473:2473))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a22.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2477:2477:2477))
        (PORT d[0] (4742:4742:4742) (4792:4792:4792))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a22.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2478:2478:2478))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a22.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2478:2478:2478))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a22.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2478:2478:2478))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a22.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2478:2478:2478))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a86.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1541:1541:1541) (1538:1538:1538))
        (PORT clk (2517:2517:2517) (2540:2540:2540))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a86.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2727:2727:2727) (2733:2733:2733))
        (PORT d[1] (3827:3827:3827) (3819:3819:3819))
        (PORT d[2] (4521:4521:4521) (4520:4520:4520))
        (PORT d[3] (4711:4711:4711) (4675:4675:4675))
        (PORT d[4] (3796:3796:3796) (3777:3777:3777))
        (PORT d[5] (4037:4037:4037) (4001:4001:4001))
        (PORT d[6] (3393:3393:3393) (3371:3371:3371))
        (PORT d[7] (3466:3466:3466) (3463:3463:3463))
        (PORT d[8] (3638:3638:3638) (3626:3626:3626))
        (PORT d[9] (5087:5087:5087) (5255:5255:5255))
        (PORT d[10] (3398:3398:3398) (3378:3378:3378))
        (PORT d[11] (3012:3012:3012) (2997:2997:2997))
        (PORT d[12] (3100:3100:3100) (3104:3104:3104))
        (PORT clk (2513:2513:2513) (2536:2536:2536))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a86.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3596:3596:3596) (3463:3463:3463))
        (PORT clk (2513:2513:2513) (2536:2536:2536))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a86.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3870:3870:3870) (3720:3720:3720))
        (PORT clk (2513:2513:2513) (2536:2536:2536))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a86.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2540:2540:2540))
        (PORT d[0] (6002:6002:6002) (5875:5875:5875))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a86.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2541:2541:2541))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a86.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2541:2541:2541))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a86.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2541:2541:2541))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a86.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2541:2541:2541))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a86.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (878:878:878) (897:897:897))
        (PORT clk (2467:2467:2467) (2452:2452:2452))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a86.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5480:5480:5480) (5561:5561:5561))
        (PORT d[1] (5521:5521:5521) (5810:5810:5810))
        (PORT d[2] (3948:3948:3948) (4012:4012:4012))
        (PORT d[3] (3286:3286:3286) (3260:3260:3260))
        (PORT d[4] (5915:5915:5915) (6200:6200:6200))
        (PORT d[5] (4347:4347:4347) (4592:4592:4592))
        (PORT d[6] (7891:7891:7891) (7731:7731:7731))
        (PORT d[7] (5682:5682:5682) (5826:5826:5826))
        (PORT d[8] (3607:3607:3607) (3551:3551:3551))
        (PORT d[9] (7444:7444:7444) (7447:7447:7447))
        (PORT d[10] (6929:6929:6929) (7069:7069:7069))
        (PORT d[11] (3091:3091:3091) (3240:3240:3240))
        (PORT d[12] (6956:6956:6956) (7188:7188:7188))
        (PORT clk (2462:2462:2462) (2448:2448:2448))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a86.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3940:3940:3940) (3800:3800:3800))
        (PORT clk (2462:2462:2462) (2448:2448:2448))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a86.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2467:2467:2467) (2452:2452:2452))
        (PORT d[0] (4067:4067:4067) (4072:4072:4072))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a86.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2468:2468:2468) (2453:2453:2453))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a86.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2468:2468:2468) (2453:2453:2453))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a86.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2468:2468:2468) (2453:2453:2453))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a86.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2468:2468:2468) (2453:2453:2453))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[22\]\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3753:3753:3753) (3888:3888:3888))
        (PORT datab (2106:2106:2106) (2116:2116:2116))
        (PORT datac (990:990:990) (989:989:989))
        (PORT datad (748:748:748) (744:744:744))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a118.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1899:1899:1899) (1925:1925:1925))
        (PORT clk (2547:2547:2547) (2570:2570:2570))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a118.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3683:3683:3683) (3668:3668:3668))
        (PORT d[1] (3634:3634:3634) (3608:3608:3608))
        (PORT d[2] (3524:3524:3524) (3554:3554:3554))
        (PORT d[3] (4006:4006:4006) (3974:3974:3974))
        (PORT d[4] (3765:3765:3765) (3757:3757:3757))
        (PORT d[5] (4061:4061:4061) (4020:4020:4020))
        (PORT d[6] (3742:3742:3742) (3721:3721:3721))
        (PORT d[7] (3900:3900:3900) (3906:3906:3906))
        (PORT d[8] (3757:3757:3757) (3744:3744:3744))
        (PORT d[9] (4385:4385:4385) (4566:4566:4566))
        (PORT d[10] (4336:4336:4336) (4294:4294:4294))
        (PORT d[11] (4046:4046:4046) (4018:4018:4018))
        (PORT d[12] (3861:3861:3861) (3865:3865:3865))
        (PORT clk (2543:2543:2543) (2566:2566:2566))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a118.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4695:4695:4695) (4651:4651:4651))
        (PORT clk (2543:2543:2543) (2566:2566:2566))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a118.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4261:4261:4261) (4113:4113:4113))
        (PORT clk (2543:2543:2543) (2566:2566:2566))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a118.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2570:2570:2570))
        (PORT d[0] (6360:6360:6360) (6377:6377:6377))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a118.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a118.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2571:2571:2571))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a118.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a118.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a118.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1233:1233:1233) (1267:1267:1267))
        (PORT clk (2496:2496:2496) (2482:2482:2482))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a118.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5159:5159:5159) (5240:5240:5240))
        (PORT d[1] (5533:5533:5533) (5829:5829:5829))
        (PORT d[2] (3569:3569:3569) (3638:3638:3638))
        (PORT d[3] (4019:4019:4019) (3969:3969:3969))
        (PORT d[4] (6525:6525:6525) (6823:6823:6823))
        (PORT d[5] (4322:4322:4322) (4568:4568:4568))
        (PORT d[6] (7202:7202:7202) (7043:7043:7043))
        (PORT d[7] (4649:4649:4649) (4808:4808:4808))
        (PORT d[8] (3973:3973:3973) (3915:3915:3915))
        (PORT d[9] (7014:7014:7014) (7010:7010:7010))
        (PORT d[10] (6279:6279:6279) (6424:6424:6424))
        (PORT d[11] (3090:3090:3090) (3239:3239:3239))
        (PORT d[12] (7186:7186:7186) (7423:7423:7423))
        (PORT clk (2491:2491:2491) (2478:2478:2478))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a118.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5211:5211:5211) (5267:5267:5267))
        (PORT clk (2491:2491:2491) (2478:2478:2478))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a118.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2482:2482:2482))
        (PORT d[0] (5618:5618:5618) (5570:5570:5570))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a118.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2483:2483:2483))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a118.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2483:2483:2483))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a118.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2483:2483:2483))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a118.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2483:2483:2483))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a54.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1899:1899:1899) (1924:1924:1924))
        (PORT clk (2545:2545:2545) (2568:2568:2568))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a54.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3985:3985:3985) (3957:3957:3957))
        (PORT d[1] (3489:3489:3489) (3489:3489:3489))
        (PORT d[2] (3824:3824:3824) (3836:3836:3836))
        (PORT d[3] (3991:3991:3991) (3959:3959:3959))
        (PORT d[4] (3459:3459:3459) (3459:3459:3459))
        (PORT d[5] (4043:4043:4043) (4025:4025:4025))
        (PORT d[6] (3736:3736:3736) (3717:3717:3717))
        (PORT d[7] (3920:3920:3920) (3923:3923:3923))
        (PORT d[8] (3783:3783:3783) (3770:3770:3770))
        (PORT d[9] (4718:4718:4718) (4886:4886:4886))
        (PORT d[10] (4030:4030:4030) (4000:4000:4000))
        (PORT d[11] (4034:4034:4034) (4004:4004:4004))
        (PORT d[12] (4252:4252:4252) (4250:4250:4250))
        (PORT clk (2541:2541:2541) (2564:2564:2564))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a54.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3615:3615:3615) (3690:3690:3690))
        (PORT clk (2541:2541:2541) (2564:2564:2564))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a54.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4227:4227:4227) (4077:4077:4077))
        (PORT clk (2541:2541:2541) (2564:2564:2564))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a54.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2568:2568:2568))
        (PORT d[0] (4839:4839:4839) (4833:4833:4833))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a54.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2569:2569:2569))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a54.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2569:2569:2569))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a54.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2569:2569:2569))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a54.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2569:2569:2569))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a54.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1262:1262:1262) (1296:1296:1296))
        (PORT clk (2494:2494:2494) (2480:2480:2480))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a54.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5175:5175:5175) (5259:5259:5259))
        (PORT d[1] (5874:5874:5874) (6155:6155:6155))
        (PORT d[2] (3589:3589:3589) (3659:3659:3659))
        (PORT d[3] (4024:4024:4024) (3984:3984:3984))
        (PORT d[4] (6304:6304:6304) (6615:6615:6615))
        (PORT d[5] (4590:4590:4590) (4828:4828:4828))
        (PORT d[6] (7275:7275:7275) (7124:7124:7124))
        (PORT d[7] (4665:4665:4665) (4826:4826:4826))
        (PORT d[8] (3997:3997:3997) (3942:3942:3942))
        (PORT d[9] (7061:7061:7061) (7065:7065:7065))
        (PORT d[10] (6267:6267:6267) (6412:6412:6412))
        (PORT d[11] (3684:3684:3684) (3818:3818:3818))
        (PORT d[12] (7522:7522:7522) (7748:7748:7748))
        (PORT clk (2489:2489:2489) (2476:2476:2476))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a54.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4271:4271:4271) (4118:4118:4118))
        (PORT clk (2489:2489:2489) (2476:2476:2476))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a54.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2480:2480:2480))
        (PORT d[0] (7773:7773:7773) (7863:7863:7863))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a54.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2481:2481:2481))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a54.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2481:2481:2481))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a54.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2481:2481:2481))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a54.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2481:2481:2481))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[22\]\~45)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3750:3750:3750) (3884:3884:3884))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (1436:1436:1436) (1430:1430:1430))
        (PORT datad (1386:1386:1386) (1367:1367:1367))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2616:2616:2616) (2720:2720:2720))
        (PORT datab (311:311:311) (395:395:395))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2129:2129:2129) (2141:2141:2141))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (4949:4949:4949) (5014:5014:5014))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Mux10\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (974:974:974) (954:954:954))
        (PORT datab (1761:1761:1761) (1796:1796:1796))
        (PORT datac (1098:1098:1098) (1102:1102:1102))
        (PORT datad (750:750:750) (776:776:776))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Mux10\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (971:971:971) (974:974:974))
        (PORT datab (807:807:807) (847:847:847))
        (PORT datac (203:203:203) (234:234:234))
        (PORT datad (1081:1081:1081) (1117:1117:1117))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst14\|stored_data\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2201:2201:2201))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2167:2167:2167) (2140:2140:2140))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst3\|Selector21\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2492:2492:2492) (2437:2437:2437))
        (PORT datac (1361:1361:1361) (1409:1409:1409))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a117.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2579:2579:2579) (2624:2624:2624))
        (PORT clk (2512:2512:2512) (2533:2533:2533))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a117.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4091:4091:4091) (4141:4141:4141))
        (PORT d[1] (4708:4708:4708) (4673:4673:4673))
        (PORT d[2] (4794:4794:4794) (4949:4949:4949))
        (PORT d[3] (5064:5064:5064) (5158:5158:5158))
        (PORT d[4] (4682:4682:4682) (4636:4636:4636))
        (PORT d[5] (6027:6027:6027) (6086:6086:6086))
        (PORT d[6] (4424:4424:4424) (4387:4387:4387))
        (PORT d[7] (4491:4491:4491) (4455:4455:4455))
        (PORT d[8] (4316:4316:4316) (4275:4275:4275))
        (PORT d[9] (4171:4171:4171) (4356:4356:4356))
        (PORT d[10] (4468:4468:4468) (4412:4412:4412))
        (PORT d[11] (5574:5574:5574) (5695:5695:5695))
        (PORT d[12] (4455:4455:4455) (4419:4419:4419))
        (PORT clk (2508:2508:2508) (2529:2529:2529))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a117.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4292:4292:4292) (4239:4239:4239))
        (PORT clk (2508:2508:2508) (2529:2529:2529))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a117.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6650:6650:6650) (6785:6785:6785))
        (PORT clk (2508:2508:2508) (2529:2529:2529))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a117.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2533:2533:2533))
        (PORT d[0] (6055:6055:6055) (6098:6098:6098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a117.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2534:2534:2534))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a117.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2534:2534:2534))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a117.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2534:2534:2534))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a117.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2534:2534:2534))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a117.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2623:2623:2623) (2667:2667:2667))
        (PORT clk (2462:2462:2462) (2445:2445:2445))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a117.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3017:3017:3017) (3016:3016:3016))
        (PORT d[1] (5879:5879:5879) (6200:6200:6200))
        (PORT d[2] (3236:3236:3236) (3239:3239:3239))
        (PORT d[3] (3226:3226:3226) (3303:3303:3303))
        (PORT d[4] (6688:6688:6688) (7011:7011:7011))
        (PORT d[5] (5112:5112:5112) (5429:5429:5429))
        (PORT d[6] (2947:2947:2947) (3005:3005:3005))
        (PORT d[7] (3286:3286:3286) (3423:3423:3423))
        (PORT d[8] (6114:6114:6114) (6220:6220:6220))
        (PORT d[9] (7673:7673:7673) (7757:7757:7757))
        (PORT d[10] (6368:6368:6368) (6555:6555:6555))
        (PORT d[11] (3791:3791:3791) (3911:3911:3911))
        (PORT d[12] (7291:7291:7291) (7558:7558:7558))
        (PORT clk (2457:2457:2457) (2441:2441:2441))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a117.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5501:5501:5501) (5497:5497:5497))
        (PORT clk (2457:2457:2457) (2441:2441:2441))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a117.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2445:2445:2445))
        (PORT d[0] (6668:6668:6668) (6785:6785:6785))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a117.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2463:2463:2463) (2446:2446:2446))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a117.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2463:2463:2463) (2446:2446:2446))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a117.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2463:2463:2463) (2446:2446:2446))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a117.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2463:2463:2463) (2446:2446:2446))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a85.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2434:2434:2434) (2361:2361:2361))
        (PORT clk (2522:2522:2522) (2551:2551:2551))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a85.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3383:3383:3383) (3374:3374:3374))
        (PORT d[1] (4206:4206:4206) (4196:4196:4196))
        (PORT d[2] (2851:2851:2851) (2887:2887:2887))
        (PORT d[3] (4739:4739:4739) (4705:4705:4705))
        (PORT d[4] (3785:3785:3785) (3779:3779:3779))
        (PORT d[5] (3050:3050:3050) (3039:3039:3039))
        (PORT d[6] (3408:3408:3408) (3388:3388:3388))
        (PORT d[7] (3480:3480:3480) (3479:3479:3479))
        (PORT d[8] (3776:3776:3776) (3755:3755:3755))
        (PORT d[9] (5422:5422:5422) (5587:5587:5587))
        (PORT d[10] (3444:3444:3444) (3430:3430:3430))
        (PORT d[11] (3740:3740:3740) (3721:3721:3721))
        (PORT d[12] (3084:3084:3084) (3085:3085:3085))
        (PORT clk (2518:2518:2518) (2547:2547:2547))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a85.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3044:3044:3044) (2939:2939:2939))
        (PORT clk (2518:2518:2518) (2547:2547:2547))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a85.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3884:3884:3884) (3737:3737:3737))
        (PORT clk (2518:2518:2518) (2547:2547:2547))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a85.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2551:2551:2551))
        (PORT d[0] (6324:6324:6324) (6182:6182:6182))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a85.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2552:2552:2552))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a85.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2552:2552:2552))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a85.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2552:2552:2552))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a85.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2552:2552:2552))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a85.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (869:869:869) (915:915:915))
        (PORT clk (2472:2472:2472) (2463:2463:2463))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a85.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5849:5849:5849) (5926:5926:5926))
        (PORT d[1] (5549:5549:5549) (5840:5840:5840))
        (PORT d[2] (4015:4015:4015) (4091:4091:4091))
        (PORT d[3] (3315:3315:3315) (3289:3289:3289))
        (PORT d[4] (7027:7027:7027) (7331:7331:7331))
        (PORT d[5] (4598:4598:4598) (4844:4844:4844))
        (PORT d[6] (3785:3785:3785) (3734:3734:3734))
        (PORT d[7] (5727:5727:5727) (5877:5877:5877))
        (PORT d[8] (3956:3956:3956) (3894:3894:3894))
        (PORT d[9] (7778:7778:7778) (7781:7781:7781))
        (PORT d[10] (6968:6968:6968) (7109:7109:7109))
        (PORT d[11] (3079:3079:3079) (3228:3228:3228))
        (PORT d[12] (6938:6938:6938) (7170:7170:7170))
        (PORT clk (2467:2467:2467) (2459:2459:2459))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a85.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3686:3686:3686) (3561:3561:3561))
        (PORT clk (2467:2467:2467) (2459:2459:2459))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a85.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2463:2463:2463))
        (PORT d[0] (4387:4387:4387) (4388:4388:4388))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a85.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2464:2464:2464))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a85.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2464:2464:2464))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a85.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2464:2464:2464))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a85.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2464:2464:2464))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a53.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2527:2527:2527) (2525:2525:2525))
        (PORT clk (2529:2529:2529) (2550:2550:2550))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a53.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3682:3682:3682) (3691:3691:3691))
        (PORT d[1] (3958:3958:3958) (3947:3947:3947))
        (PORT d[2] (3845:3845:3845) (3882:3882:3882))
        (PORT d[3] (3975:3975:3975) (3962:3962:3962))
        (PORT d[4] (3913:3913:3913) (3900:3900:3900))
        (PORT d[5] (5687:5687:5687) (5712:5712:5712))
        (PORT d[6] (4425:4425:4425) (4383:4383:4383))
        (PORT d[7] (3469:3469:3469) (3468:3468:3468))
        (PORT d[8] (3277:3277:3277) (3281:3281:3281))
        (PORT d[9] (4403:4403:4403) (4588:4588:4588))
        (PORT d[10] (3702:3702:3702) (3691:3691:3691))
        (PORT d[11] (3277:3277:3277) (3275:3275:3275))
        (PORT d[12] (3359:3359:3359) (3371:3371:3371))
        (PORT clk (2525:2525:2525) (2546:2546:2546))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a53.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4348:4348:4348) (4471:4471:4471))
        (PORT clk (2525:2525:2525) (2546:2546:2546))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a53.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3945:3945:3945) (3819:3819:3819))
        (PORT clk (2525:2525:2525) (2546:2546:2546))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a53.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2550:2550:2550))
        (PORT d[0] (4961:4961:4961) (4999:4999:4999))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a53.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2551:2551:2551))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a53.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2551:2551:2551))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a53.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2551:2551:2551))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a53.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2551:2551:2551))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a53.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2249:2249:2249) (2253:2253:2253))
        (PORT clk (2478:2478:2478) (2462:2462:2462))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a53.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2861:2861:2861) (2873:2873:2873))
        (PORT d[1] (5548:5548:5548) (5831:5831:5831))
        (PORT d[2] (2552:2552:2552) (2583:2583:2583))
        (PORT d[3] (2872:2872:2872) (2891:2891:2891))
        (PORT d[4] (7018:7018:7018) (7327:7327:7327))
        (PORT d[5] (4711:4711:4711) (4962:4962:4962))
        (PORT d[6] (3432:3432:3432) (3557:3557:3557))
        (PORT d[7] (4244:4244:4244) (4488:4488:4488))
        (PORT d[8] (2856:2856:2856) (2867:2867:2867))
        (PORT d[9] (7253:7253:7253) (7301:7301:7301))
        (PORT d[10] (6305:6305:6305) (6452:6452:6452))
        (PORT d[11] (3358:3358:3358) (3442:3442:3442))
        (PORT d[12] (7604:7604:7604) (7855:7855:7855))
        (PORT clk (2473:2473:2473) (2458:2458:2458))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a53.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3961:3961:3961) (3840:3840:3840))
        (PORT clk (2473:2473:2473) (2458:2458:2458))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a53.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2462:2462:2462))
        (PORT d[0] (7750:7750:7750) (7830:7830:7830))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a53.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2463:2463:2463))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a53.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2463:2463:2463))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a53.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2463:2463:2463))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a53.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2463:2463:2463))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a21.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2745:2745:2745) (2664:2664:2664))
        (PORT clk (2533:2533:2533) (2554:2554:2554))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a21.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3358:3358:3358) (3348:3348:3348))
        (PORT d[1] (3777:3777:3777) (3765:3765:3765))
        (PORT d[2] (3191:3191:3191) (3226:3226:3226))
        (PORT d[3] (4353:4353:4353) (4321:4321:4321))
        (PORT d[4] (3432:3432:3432) (3426:3426:3426))
        (PORT d[5] (4095:4095:4095) (4083:4083:4083))
        (PORT d[6] (3401:3401:3401) (3390:3390:3390))
        (PORT d[7] (3553:3553:3553) (3568:3568:3568))
        (PORT d[8] (3417:3417:3417) (3413:3413:3413))
        (PORT d[9] (4738:4738:4738) (4909:4909:4909))
        (PORT d[10] (4363:4363:4363) (4325:4325:4325))
        (PORT d[11] (3394:3394:3394) (3379:3379:3379))
        (PORT d[12] (3560:3560:3560) (3571:3571:3571))
        (PORT clk (2529:2529:2529) (2550:2550:2550))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a21.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3899:3899:3899) (3754:3754:3754))
        (PORT clk (2529:2529:2529) (2550:2550:2550))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a21.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3880:3880:3880) (3733:3733:3733))
        (PORT clk (2529:2529:2529) (2550:2550:2550))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a21.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2554:2554:2554))
        (PORT d[0] (4142:4142:4142) (4118:4118:4118))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a21.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2555:2555:2555))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a21.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2555:2555:2555))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a21.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2555:2555:2555))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a21.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2555:2555:2555))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a21.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (887:887:887) (937:937:937))
        (PORT clk (2482:2482:2482) (2466:2466:2466))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a21.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5499:5499:5499) (5577:5577:5577))
        (PORT d[1] (5174:5174:5174) (5471:5471:5471))
        (PORT d[2] (3253:3253:3253) (3330:3330:3330))
        (PORT d[3] (3672:3672:3672) (3626:3626:3626))
        (PORT d[4] (6661:6661:6661) (6967:6967:6967))
        (PORT d[5] (4930:4930:4930) (5158:5158:5158))
        (PORT d[6] (7591:7591:7591) (7430:7430:7430))
        (PORT d[7] (4995:4995:4995) (5151:5151:5151))
        (PORT d[8] (3648:3648:3648) (3598:3598:3598))
        (PORT d[9] (7392:7392:7392) (7391:7391:7391))
        (PORT d[10] (6235:6235:6235) (6381:6381:6381))
        (PORT d[11] (3111:3111:3111) (3263:3263:3263))
        (PORT d[12] (7571:7571:7571) (7800:7800:7800))
        (PORT clk (2477:2477:2477) (2462:2462:2462))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a21.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2840:2840:2840) (2843:2843:2843))
        (PORT clk (2477:2477:2477) (2462:2462:2462))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a21.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2466:2466:2466))
        (PORT d[0] (4749:4749:4749) (4798:4798:4798))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a21.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2467:2467:2467))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a21.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2467:2467:2467))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a21.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2467:2467:2467))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a21.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2467:2467:2467))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[21\]\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3754:3754:3754) (3889:3889:3889))
        (PORT datab (2106:2106:2106) (2116:2116:2116))
        (PORT datac (1495:1495:1495) (1414:1414:1414))
        (PORT datad (1039:1039:1039) (1029:1029:1029))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[21\]\~43)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2207:2207:2207) (2172:2172:2172))
        (PORT datab (2107:2107:2107) (2117:2117:2117))
        (PORT datac (1042:1042:1042) (1030:1030:1030))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2614:2614:2614) (2718:2718:2718))
        (PORT datac (279:279:279) (360:360:360))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2129:2129:2129) (2141:2141:2141))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (4949:4949:4949) (5014:5014:5014))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Mux11\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (797:797:797) (800:800:800))
        (PORT datab (1125:1125:1125) (1162:1162:1162))
        (PORT datac (1347:1347:1347) (1400:1400:1400))
        (PORT datad (953:953:953) (942:942:942))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Mux11\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1039:1039:1039) (1066:1066:1066))
        (PORT datab (236:236:236) (271:271:271))
        (PORT datac (805:805:805) (855:855:855))
        (PORT datad (1311:1311:1311) (1316:1316:1316))
        (IOPATH dataa combout (350:350:350) (352:352:352))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst14\|stored_data\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2201:2201:2201))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2167:2167:2167) (2139:2139:2139))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst3\|Selector20\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (1060:1060:1060) (1070:1070:1070))
        (PORT datad (252:252:252) (323:323:323))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a52.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2279:2279:2279) (2198:2198:2198))
        (PORT clk (2528:2528:2528) (2550:2550:2550))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a52.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4447:4447:4447) (4426:4426:4426))
        (PORT d[1] (2157:2157:2157) (2169:2169:2169))
        (PORT d[2] (2215:2215:2215) (2241:2241:2241))
        (PORT d[3] (2731:2731:2731) (2719:2719:2719))
        (PORT d[4] (2122:2122:2122) (2124:2124:2124))
        (PORT d[5] (4696:4696:4696) (4653:4653:4653))
        (PORT d[6] (4496:4496:4496) (4465:4465:4465))
        (PORT d[7] (3543:3543:3543) (3536:3536:3536))
        (PORT d[8] (4795:4795:4795) (4755:4755:4755))
        (PORT d[9] (6148:6148:6148) (6308:6308:6308))
        (PORT d[10] (3112:3112:3112) (3096:3096:3096))
        (PORT d[11] (2044:2044:2044) (2050:2050:2050))
        (PORT d[12] (2174:2174:2174) (2182:2182:2182))
        (PORT clk (2524:2524:2524) (2546:2546:2546))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a52.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3244:3244:3244) (3294:3294:3294))
        (PORT clk (2524:2524:2524) (2546:2546:2546))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a52.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4969:4969:4969) (4822:4822:4822))
        (PORT clk (2524:2524:2524) (2546:2546:2546))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a52.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2550:2550:2550))
        (PORT d[0] (3635:3635:3635) (3523:3523:3523))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a52.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2551:2551:2551))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a52.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2551:2551:2551))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a52.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2551:2551:2551))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a52.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2551:2551:2551))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a52.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1679:1679:1679) (1768:1768:1768))
        (PORT clk (2477:2477:2477) (2463:2463:2463))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a52.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3986:3986:3986) (4076:4076:4076))
        (PORT d[1] (5884:5884:5884) (6178:6178:6178))
        (PORT d[2] (4924:4924:4924) (4970:4970:4970))
        (PORT d[3] (4346:4346:4346) (4315:4315:4315))
        (PORT d[4] (5680:5680:5680) (5755:5755:5755))
        (PORT d[5] (5027:5027:5027) (5273:5273:5273))
        (PORT d[6] (3069:3069:3069) (3025:3025:3025))
        (PORT d[7] (4419:4419:4419) (4588:4588:4588))
        (PORT d[8] (4692:4692:4692) (4627:4627:4627))
        (PORT d[9] (6965:6965:6965) (6891:6891:6891))
        (PORT d[10] (2560:2560:2560) (2524:2524:2524))
        (PORT d[11] (3854:3854:3854) (4008:4008:4008))
        (PORT d[12] (6182:6182:6182) (6225:6225:6225))
        (PORT clk (2472:2472:2472) (2459:2459:2459))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a52.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4274:4274:4274) (4115:4115:4115))
        (PORT clk (2472:2472:2472) (2459:2459:2459))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a52.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2463:2463:2463))
        (PORT d[0] (2183:2183:2183) (2085:2085:2085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a52.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2464:2464:2464))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a52.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2464:2464:2464))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a52.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2464:2464:2464))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a52.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2464:2464:2464))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a116.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3442:3442:3442) (3440:3440:3440))
        (PORT clk (2501:2501:2501) (2527:2527:2527))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a116.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6716:6716:6716) (6543:6543:6543))
        (PORT d[1] (6775:6775:6775) (6538:6538:6538))
        (PORT d[2] (5923:5923:5923) (5885:5885:5885))
        (PORT d[3] (6250:6250:6250) (6132:6132:6132))
        (PORT d[4] (5198:5198:5198) (5243:5243:5243))
        (PORT d[5] (5593:5593:5593) (5593:5593:5593))
        (PORT d[6] (6188:6188:6188) (6166:6166:6166))
        (PORT d[7] (5049:5049:5049) (5122:5122:5122))
        (PORT d[8] (5865:5865:5865) (5797:5797:5797))
        (PORT d[9] (4864:4864:4864) (5068:5068:5068))
        (PORT d[10] (4284:4284:4284) (4352:4352:4352))
        (PORT d[11] (6236:6236:6236) (6299:6299:6299))
        (PORT d[12] (6351:6351:6351) (6163:6163:6163))
        (PORT clk (2497:2497:2497) (2523:2523:2523))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a116.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3722:3722:3722) (3668:3668:3668))
        (PORT clk (2497:2497:2497) (2523:2523:2523))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a116.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6239:6239:6239) (6030:6030:6030))
        (PORT clk (2497:2497:2497) (2523:2523:2523))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a116.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2527:2527:2527))
        (PORT d[0] (5586:5586:5586) (5580:5580:5580))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a116.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2528:2528:2528))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a116.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2528:2528:2528))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a116.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2528:2528:2528))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a116.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2528:2528:2528))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a116.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2065:2065:2065) (2182:2182:2182))
        (PORT clk (2450:2450:2450) (2440:2440:2440))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a116.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4708:4708:4708) (4814:4814:4814))
        (PORT d[1] (4924:4924:4924) (5121:5121:5121))
        (PORT d[2] (4633:4633:4633) (4699:4699:4699))
        (PORT d[3] (5136:5136:5136) (5338:5338:5338))
        (PORT d[4] (5704:5704:5704) (5866:5866:5866))
        (PORT d[5] (4718:4718:4718) (4995:4995:4995))
        (PORT d[6] (7470:7470:7470) (7232:7232:7232))
        (PORT d[7] (5187:5187:5187) (5383:5383:5383))
        (PORT d[8] (7288:7288:7288) (7342:7342:7342))
        (PORT d[9] (7191:7191:7191) (7273:7273:7273))
        (PORT d[10] (6527:6527:6527) (6648:6648:6648))
        (PORT d[11] (3942:3942:3942) (4181:4181:4181))
        (PORT d[12] (7177:7177:7177) (7416:7416:7416))
        (PORT clk (2445:2445:2445) (2436:2436:2436))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a116.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6330:6330:6330) (6474:6474:6474))
        (PORT clk (2445:2445:2445) (2436:2436:2436))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a116.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2450:2450:2450) (2440:2440:2440))
        (PORT d[0] (5878:5878:5878) (5914:5914:5914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a116.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2451:2451:2451) (2441:2441:2441))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a116.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2451:2451:2451) (2441:2441:2441))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a116.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2451:2451:2451) (2441:2441:2441))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a116.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2451:2451:2451) (2441:2441:2441))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a84.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3492:3492:3492) (3508:3508:3508))
        (PORT clk (2512:2512:2512) (2541:2541:2541))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a84.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6723:6723:6723) (6551:6551:6551))
        (PORT d[1] (6794:6794:6794) (6560:6560:6560))
        (PORT d[2] (6539:6539:6539) (6498:6498:6498))
        (PORT d[3] (6577:6577:6577) (6443:6443:6443))
        (PORT d[4] (5501:5501:5501) (5541:5541:5541))
        (PORT d[5] (5926:5926:5926) (5916:5916:5916))
        (PORT d[6] (6536:6536:6536) (6504:6504:6504))
        (PORT d[7] (5068:5068:5068) (5143:5143:5143))
        (PORT d[8] (5883:5883:5883) (5816:5816:5816))
        (PORT d[9] (5223:5223:5223) (5432:5432:5432))
        (PORT d[10] (4840:4840:4840) (4889:4889:4889))
        (PORT d[11] (6532:6532:6532) (6587:6587:6587))
        (PORT d[12] (6651:6651:6651) (6453:6453:6453))
        (PORT clk (2508:2508:2508) (2537:2537:2537))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a84.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4216:4216:4216) (4195:4195:4195))
        (PORT clk (2508:2508:2508) (2537:2537:2537))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a84.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6274:6274:6274) (6066:6066:6066))
        (PORT clk (2508:2508:2508) (2537:2537:2537))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a84.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2541:2541:2541))
        (PORT d[0] (6274:6274:6274) (6121:6121:6121))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a84.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a84.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2542:2542:2542))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a84.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a84.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a84.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2360:2360:2360) (2478:2478:2478))
        (PORT clk (2462:2462:2462) (2454:2454:2454))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a84.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5076:5076:5076) (5177:5177:5177))
        (PORT d[1] (5245:5245:5245) (5438:5438:5438))
        (PORT d[2] (4691:4691:4691) (4756:4756:4756))
        (PORT d[3] (5626:5626:5626) (5787:5787:5787))
        (PORT d[4] (5127:5127:5127) (5315:5315:5315))
        (PORT d[5] (5007:5007:5007) (5272:5272:5272))
        (PORT d[6] (7271:7271:7271) (7037:7037:7037))
        (PORT d[7] (4854:4854:4854) (5058:5058:5058))
        (PORT d[8] (7599:7599:7599) (7646:7646:7646))
        (PORT d[9] (7180:7180:7180) (7261:7261:7261))
        (PORT d[10] (6476:6476:6476) (6593:6593:6593))
        (PORT d[11] (4273:4273:4273) (4507:4507:4507))
        (PORT d[12] (8146:8146:8146) (8324:8324:8324))
        (PORT clk (2457:2457:2457) (2450:2450:2450))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a84.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6369:6369:6369) (6152:6152:6152))
        (PORT clk (2457:2457:2457) (2450:2450:2450))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a84.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2454:2454:2454))
        (PORT d[0] (4397:4397:4397) (4433:4433:4433))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a84.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2463:2463:2463) (2455:2455:2455))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a84.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2463:2463:2463) (2455:2455:2455))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a84.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2463:2463:2463) (2455:2455:2455))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a84.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2463:2463:2463) (2455:2455:2455))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a20.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2623:2623:2623) (2551:2551:2551))
        (PORT clk (2522:2522:2522) (2551:2551:2551))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a20.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2044:2044:2044) (2068:2068:2068))
        (PORT d[1] (4581:4581:4581) (4570:4570:4570))
        (PORT d[2] (2517:2517:2517) (2538:2538:2538))
        (PORT d[3] (2723:2723:2723) (2700:2700:2700))
        (PORT d[4] (2399:2399:2399) (2401:2401:2401))
        (PORT d[5] (2400:2400:2400) (2396:2396:2396))
        (PORT d[6] (4186:4186:4186) (4162:4162:4162))
        (PORT d[7] (3169:3169:3169) (3165:3165:3165))
        (PORT d[8] (4401:4401:4401) (4365:4365:4365))
        (PORT d[9] (5775:5775:5775) (5937:5937:5937))
        (PORT d[10] (3061:3061:3061) (3041:3041:3041))
        (PORT d[11] (4446:4446:4446) (4416:4416:4416))
        (PORT d[12] (3744:3744:3744) (3742:3742:3742))
        (PORT clk (2518:2518:2518) (2547:2547:2547))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a20.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2591:2591:2591) (2473:2473:2473))
        (PORT clk (2518:2518:2518) (2547:2547:2547))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a20.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4621:4621:4621) (4475:4475:4475))
        (PORT clk (2518:2518:2518) (2547:2547:2547))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a20.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2551:2551:2551))
        (PORT d[0] (3796:3796:3796) (3773:3773:3773))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a20.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2552:2552:2552))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a20.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2552:2552:2552))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a20.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2552:2552:2552))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a20.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2552:2552:2552))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a20.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2179:2179:2179) (2249:2249:2249))
        (PORT clk (2472:2472:2472) (2463:2463:2463))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a20.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3598:3598:3598) (3674:3674:3674))
        (PORT d[1] (5538:5538:5538) (5836:5836:5836))
        (PORT d[2] (4579:4579:4579) (4631:4631:4631))
        (PORT d[3] (3957:3957:3957) (3925:3925:3925))
        (PORT d[4] (7720:7720:7720) (8017:8017:8017))
        (PORT d[5] (4743:4743:4743) (5000:5000:5000))
        (PORT d[6] (3421:3421:3421) (3377:3377:3377))
        (PORT d[7] (4070:4070:4070) (4232:4232:4232))
        (PORT d[8] (4335:4335:4335) (4271:4271:4271))
        (PORT d[9] (8201:8201:8201) (8206:8206:8206))
        (PORT d[10] (2614:2614:2614) (2585:2585:2585))
        (PORT d[11] (3511:3511:3511) (3666:3666:3666))
        (PORT d[12] (5815:5815:5815) (5863:5863:5863))
        (PORT clk (2467:2467:2467) (2459:2459:2459))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a20.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2545:2545:2545) (2554:2554:2554))
        (PORT clk (2467:2467:2467) (2459:2459:2459))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a20.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2463:2463:2463))
        (PORT d[0] (2616:2616:2616) (2512:2512:2512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a20.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2464:2464:2464))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a20.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2464:2464:2464))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a20.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2464:2464:2464))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a20.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2464:2464:2464))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[20\]\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2974:2974:2974) (3003:3003:3003))
        (PORT datab (1478:1478:1478) (1506:1506:1506))
        (PORT datac (1154:1154:1154) (1217:1217:1217))
        (PORT datad (1296:1296:1296) (1268:1268:1268))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[20\]\~41)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1677:1677:1677) (1667:1667:1667))
        (PORT datab (4108:4108:4108) (3979:3979:3979))
        (PORT datac (1151:1151:1151) (1213:1213:1213))
        (PORT datad (206:206:206) (229:229:229))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~21)
    (DELAY
      (ABSOLUTE
        (PORT datab (1516:1516:1516) (1571:1571:1571))
        (PORT datac (2467:2467:2467) (2591:2591:2591))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2097:2097:2097) (2108:2108:2108))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (4882:4882:4882) (4941:4941:4941))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Mux12\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (757:757:757) (756:756:756))
        (PORT datab (1110:1110:1110) (1145:1145:1145))
        (PORT datac (1717:1717:1717) (1767:1767:1767))
        (PORT datad (1136:1136:1136) (1150:1150:1150))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Mux12\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (279:279:279))
        (PORT datab (1683:1683:1683) (1674:1674:1674))
        (PORT datac (1168:1168:1168) (1201:1201:1201))
        (PORT datad (1034:1034:1034) (1055:1055:1055))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst14\|stored_data\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2202:2202:2202))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2168:2168:2168) (2141:2141:2141))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst3\|Selector19\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1841:1841:1841) (1792:1792:1792))
        (PORT datad (1036:1036:1036) (1078:1078:1078))
        (IOPATH dataa combout (377:377:377) (382:382:382))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a115.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1538:1538:1538) (1576:1576:1576))
        (PORT clk (2524:2524:2524) (2545:2545:2545))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a115.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3641:3641:3641) (3645:3645:3645))
        (PORT d[1] (4618:4618:4618) (4592:4592:4592))
        (PORT d[2] (4178:4178:4178) (4205:4205:4205))
        (PORT d[3] (3911:3911:3911) (3901:3901:3901))
        (PORT d[4] (4870:4870:4870) (4840:4840:4840))
        (PORT d[5] (5725:5725:5725) (5756:5756:5756))
        (PORT d[6] (4757:4757:4757) (4703:4703:4703))
        (PORT d[7] (3833:3833:3833) (3829:3829:3829))
        (PORT d[8] (2992:2992:2992) (3002:3002:3002))
        (PORT d[9] (4143:4143:4143) (4335:4335:4335))
        (PORT d[10] (4035:4035:4035) (4012:4012:4012))
        (PORT d[11] (3954:3954:3954) (3947:3947:3947))
        (PORT d[12] (4002:4002:4002) (4001:4001:4001))
        (PORT clk (2520:2520:2520) (2541:2541:2541))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a115.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4668:4668:4668) (4653:4653:4653))
        (PORT clk (2520:2520:2520) (2541:2541:2541))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a115.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3950:3950:3950) (3840:3840:3840))
        (PORT clk (2520:2520:2520) (2541:2541:2541))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a115.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2545:2545:2545))
        (PORT d[0] (5594:5594:5594) (5557:5557:5557))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a115.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2546:2546:2546))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a115.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2546:2546:2546))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a115.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2546:2546:2546))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a115.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2546:2546:2546))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a115.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2688:2688:2688) (2707:2707:2707))
        (PORT clk (2473:2473:2473) (2457:2457:2457))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a115.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2564:2564:2564) (2591:2591:2591))
        (PORT d[1] (5195:5195:5195) (5490:5490:5490))
        (PORT d[2] (2573:2573:2573) (2592:2592:2592))
        (PORT d[3] (2850:2850:2850) (2870:2870:2870))
        (PORT d[4] (6678:6678:6678) (6983:6983:6983))
        (PORT d[5] (4718:4718:4718) (4969:4969:4969))
        (PORT d[6] (3450:3450:3450) (3575:3575:3575))
        (PORT d[7] (4619:4619:4619) (4858:4858:4858))
        (PORT d[8] (2816:2816:2816) (2841:2841:2841))
        (PORT d[9] (7214:7214:7214) (7265:7265:7265))
        (PORT d[10] (5944:5944:5944) (6096:6096:6096))
        (PORT d[11] (2974:2974:2974) (3062:3062:3062))
        (PORT d[12] (8301:8301:8301) (8559:8559:8559))
        (PORT clk (2468:2468:2468) (2453:2453:2453))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a115.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4454:4454:4454) (4439:4439:4439))
        (PORT clk (2468:2468:2468) (2453:2453:2453))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a115.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2457:2457:2457))
        (PORT d[0] (6579:6579:6579) (6684:6684:6684))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a115.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2458:2458:2458))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a115.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2458:2458:2458))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a115.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2458:2458:2458))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a115.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2458:2458:2458))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a19.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1893:1893:1893) (1928:1928:1928))
        (PORT clk (2502:2502:2502) (2525:2525:2525))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a19.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3677:3677:3677) (3691:3691:3691))
        (PORT d[1] (4654:4654:4654) (4643:4643:4643))
        (PORT d[2] (4555:4555:4555) (4590:4590:4590))
        (PORT d[3] (4192:4192:4192) (4175:4175:4175))
        (PORT d[4] (5239:5239:5239) (5213:5213:5213))
        (PORT d[5] (6355:6355:6355) (6377:6377:6377))
        (PORT d[6] (5114:5114:5114) (5059:5059:5059))
        (PORT d[7] (4197:4197:4197) (4194:4194:4194))
        (PORT d[8] (4312:4312:4312) (4306:4306:4306))
        (PORT d[9] (4858:4858:4858) (5039:5039:5039))
        (PORT d[10] (3030:3030:3030) (3023:3023:3023))
        (PORT d[11] (4267:4267:4267) (4251:4251:4251))
        (PORT d[12] (4352:4352:4352) (4351:4351:4351))
        (PORT clk (2498:2498:2498) (2521:2521:2521))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a19.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3227:3227:3227) (3122:3122:3122))
        (PORT clk (2498:2498:2498) (2521:2521:2521))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a19.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4325:4325:4325) (4219:4219:4219))
        (PORT clk (2498:2498:2498) (2521:2521:2521))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a19.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2525:2525:2525))
        (PORT d[0] (3956:3956:3956) (3863:3863:3863))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a19.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a19.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2526:2526:2526))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a19.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a19.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a19.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3048:3048:3048) (3063:3063:3063))
        (PORT clk (2451:2451:2451) (2437:2437:2437))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a19.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2526:2526:2526) (2546:2546:2546))
        (PORT d[1] (5174:5174:5174) (5469:5469:5469))
        (PORT d[2] (2571:2571:2571) (2595:2595:2595))
        (PORT d[3] (2217:2217:2217) (2260:2260:2260))
        (PORT d[4] (6360:6360:6360) (6652:6652:6652))
        (PORT d[5] (4648:4648:4648) (4895:4895:4895))
        (PORT d[6] (3117:3117:3117) (3254:3254:3254))
        (PORT d[7] (4979:4979:4979) (5214:5214:5214))
        (PORT d[8] (2495:2495:2495) (2519:2519:2519))
        (PORT d[9] (2171:2171:2171) (2196:2196:2196))
        (PORT d[10] (6660:6660:6660) (6802:6802:6802))
        (PORT d[11] (3789:3789:3789) (3874:3874:3874))
        (PORT d[12] (8423:8423:8423) (8681:8681:8681))
        (PORT clk (2446:2446:2446) (2433:2433:2433))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a19.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3634:3634:3634) (3678:3678:3678))
        (PORT clk (2446:2446:2446) (2433:2433:2433))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a19.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2451:2451:2451) (2437:2437:2437))
        (PORT d[0] (3232:3232:3232) (3134:3134:3134))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a19.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2452:2452:2452) (2438:2438:2438))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a19.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2452:2452:2452) (2438:2438:2438))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a19.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2452:2452:2452) (2438:2438:2438))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a19.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2452:2452:2452) (2438:2438:2438))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a51.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1528:1528:1528) (1565:1565:1565))
        (PORT clk (2532:2532:2532) (2555:2555:2555))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a51.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3670:3670:3670) (3675:3675:3675))
        (PORT d[1] (4299:4299:4299) (4281:4281:4281))
        (PORT d[2] (3803:3803:3803) (3836:3836:3836))
        (PORT d[3] (4767:4767:4767) (4840:4840:4840))
        (PORT d[4] (4525:4525:4525) (4497:4497:4497))
        (PORT d[5] (5703:5703:5703) (5731:5731:5731))
        (PORT d[6] (3873:3873:3873) (3839:3839:3839))
        (PORT d[7] (3997:3997:3997) (3969:3969:3969))
        (PORT d[8] (3580:3580:3580) (3575:3575:3575))
        (PORT d[9] (4462:4462:4462) (4640:4640:4640))
        (PORT d[10] (4344:4344:4344) (4308:4308:4308))
        (PORT d[11] (3311:3311:3311) (3313:3313:3313))
        (PORT d[12] (3982:3982:3982) (3961:3961:3961))
        (PORT clk (2528:2528:2528) (2551:2551:2551))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a51.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4374:4374:4374) (4499:4499:4499))
        (PORT clk (2528:2528:2528) (2551:2551:2551))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a51.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3593:3593:3593) (3482:3482:3482))
        (PORT clk (2528:2528:2528) (2551:2551:2551))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a51.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2555:2555:2555))
        (PORT d[0] (5286:5286:5286) (5324:5324:5324))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a51.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2556:2556:2556))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a51.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2556:2556:2556))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a51.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2556:2556:2556))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a51.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2556:2556:2556))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a51.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2018:2018:2018) (2050:2050:2050))
        (PORT clk (2481:2481:2481) (2467:2467:2467))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a51.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2856:2856:2856) (2867:2867:2867))
        (PORT d[1] (5545:5545:5545) (5816:5816:5816))
        (PORT d[2] (2549:2549:2549) (2579:2579:2579))
        (PORT d[3] (2847:2847:2847) (2867:2867:2867))
        (PORT d[4] (7031:7031:7031) (7337:7337:7337))
        (PORT d[5] (4613:4613:4613) (4859:4859:4859))
        (PORT d[6] (3087:3087:3087) (3219:3219:3219))
        (PORT d[7] (4232:4232:4232) (4460:4460:4460))
        (PORT d[8] (2505:2505:2505) (2530:2530:2530))
        (PORT d[9] (7195:7195:7195) (7252:7252:7252))
        (PORT d[10] (6326:6326:6326) (6474:6474:6474))
        (PORT d[11] (3055:3055:3055) (3148:3148:3148))
        (PORT d[12] (7642:7642:7642) (7897:7897:7897))
        (PORT clk (2476:2476:2476) (2463:2463:2463))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a51.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3738:3738:3738) (3637:3637:3637))
        (PORT clk (2476:2476:2476) (2463:2463:2463))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a51.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2467:2467:2467))
        (PORT d[0] (7749:7749:7749) (7843:7843:7843))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a51.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2468:2468:2468))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a51.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2468:2468:2468))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a51.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2468:2468:2468))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a51.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2468:2468:2468))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[19\]\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1292:1292:1292) (1231:1231:1231))
        (PORT datab (1194:1194:1194) (1260:1260:1260))
        (PORT datac (1567:1567:1567) (1549:1549:1549))
        (PORT datad (1428:1428:1428) (1460:1460:1460))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a83.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2380:2380:2380) (2311:2311:2311))
        (PORT clk (2509:2509:2509) (2537:2537:2537))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a83.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3728:3728:3728) (3713:3713:3713))
        (PORT d[1] (4572:4572:4572) (4561:4561:4561))
        (PORT d[2] (2518:2518:2518) (2556:2556:2556))
        (PORT d[3] (3391:3391:3391) (3364:3364:3364))
        (PORT d[4] (4134:4134:4134) (4125:4125:4125))
        (PORT d[5] (2745:2745:2745) (2735:2735:2735))
        (PORT d[6] (3791:3791:3791) (3766:3766:3766))
        (PORT d[7] (3178:3178:3178) (3176:3176:3176))
        (PORT d[8] (4052:4052:4052) (4027:4027:4027))
        (PORT d[9] (5765:5765:5765) (5929:5929:5929))
        (PORT d[10] (3823:3823:3823) (3804:3804:3804))
        (PORT d[11] (3913:3913:3913) (3915:3915:3915))
        (PORT d[12] (3401:3401:3401) (3401:3401:3401))
        (PORT clk (2505:2505:2505) (2533:2533:2533))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a83.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3346:3346:3346) (3233:3233:3233))
        (PORT clk (2505:2505:2505) (2533:2533:2533))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a83.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4282:4282:4282) (4136:4136:4136))
        (PORT clk (2505:2505:2505) (2533:2533:2533))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a83.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2537:2537:2537))
        (PORT d[0] (5651:5651:5651) (5528:5528:5528))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a83.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2538:2538:2538))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a83.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2538:2538:2538))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a83.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2538:2538:2538))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a83.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2538:2538:2538))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a83.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1369:1369:1369) (1368:1368:1368))
        (PORT clk (2458:2458:2458) (2449:2449:2449))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a83.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3542:3542:3542) (3620:3620:3620))
        (PORT d[1] (5528:5528:5528) (5825:5825:5825))
        (PORT d[2] (4340:4340:4340) (4414:4414:4414))
        (PORT d[3] (4018:4018:4018) (3984:3984:3984))
        (PORT d[4] (7366:7366:7366) (7667:7667:7667))
        (PORT d[5] (4971:4971:4971) (5206:5206:5206))
        (PORT d[6] (3399:3399:3399) (3351:3351:3351))
        (PORT d[7] (4033:4033:4033) (4212:4212:4212))
        (PORT d[8] (4326:4326:4326) (4262:4262:4262))
        (PORT d[9] (8149:8149:8149) (8156:8156:8156))
        (PORT d[10] (7294:7294:7294) (7427:7427:7427))
        (PORT d[11] (3185:3185:3185) (3348:3348:3348))
        (PORT d[12] (7287:7287:7287) (7512:7512:7512))
        (PORT clk (2453:2453:2453) (2445:2445:2445))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a83.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4295:4295:4295) (4155:4155:4155))
        (PORT clk (2453:2453:2453) (2445:2445:2445))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a83.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2458:2458:2458) (2449:2449:2449))
        (PORT d[0] (4724:4724:4724) (4722:4722:4722))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a83.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2459:2459:2459) (2450:2450:2450))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a83.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2459:2459:2459) (2450:2450:2450))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a83.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2459:2459:2459) (2450:2450:2450))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a83.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2459:2459:2459) (2450:2450:2450))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[19\]\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1655:1655:1655) (1592:1592:1592))
        (PORT datab (1478:1478:1478) (1506:1506:1506))
        (PORT datac (202:202:202) (233:233:233))
        (PORT datad (1288:1288:1288) (1265:1265:1265))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~20)
    (DELAY
      (ABSOLUTE
        (PORT datab (310:310:310) (394:394:394))
        (PORT datac (2466:2466:2466) (2590:2590:2590))
        (PORT datad (207:207:207) (230:230:230))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2097:2097:2097) (2108:2108:2108))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (4882:4882:4882) (4941:4941:4941))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Mux13\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (759:759:759) (781:781:781))
        (PORT datab (1125:1125:1125) (1162:1162:1162))
        (PORT datac (1348:1348:1348) (1401:1401:1401))
        (PORT datad (952:952:952) (941:941:941))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Mux13\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1040:1040:1040) (1066:1066:1066))
        (PORT datab (866:866:866) (914:914:914))
        (PORT datac (204:204:204) (235:235:235))
        (PORT datad (1310:1310:1310) (1315:1315:1315))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst14\|stored_data\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2201:2201:2201))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2167:2167:2167) (2139:2139:2139))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst3\|Selector18\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (2747:2747:2747) (2693:2693:2693))
        (PORT datad (1053:1053:1053) (1097:1097:1097))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a50.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2452:2452:2452) (2336:2336:2336))
        (PORT clk (2528:2528:2528) (2557:2557:2557))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a50.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4099:4099:4099) (4082:4082:4082))
        (PORT d[1] (2458:2458:2458) (2445:2445:2445))
        (PORT d[2] (2175:2175:2175) (2211:2211:2211))
        (PORT d[3] (2367:2367:2367) (2366:2366:2366))
        (PORT d[4] (2444:2444:2444) (2446:2446:2446))
        (PORT d[5] (2675:2675:2675) (2645:2645:2645))
        (PORT d[6] (4162:4162:4162) (4135:4135:4135))
        (PORT d[7] (3811:3811:3811) (3800:3800:3800))
        (PORT d[8] (4407:4407:4407) (4372:4372:4372))
        (PORT d[9] (6108:6108:6108) (6266:6266:6266))
        (PORT d[10] (3102:3102:3102) (3086:3086:3086))
        (PORT d[11] (4447:4447:4447) (4417:4417:4417))
        (PORT d[12] (3751:3751:3751) (3749:3749:3749))
        (PORT clk (2524:2524:2524) (2553:2553:2553))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a50.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3217:3217:3217) (3269:3269:3269))
        (PORT clk (2524:2524:2524) (2553:2553:2553))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a50.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4650:4650:4650) (4505:4505:4505))
        (PORT clk (2524:2524:2524) (2553:2553:2553))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a50.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2557:2557:2557))
        (PORT d[0] (3329:3329:3329) (3227:3227:3227))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a50.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2558:2558:2558))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a50.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2558:2558:2558))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a50.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2558:2558:2558))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a50.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2558:2558:2558))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a50.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2073:2073:2073) (2066:2066:2066))
        (PORT clk (2477:2477:2477) (2469:2469:2469))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a50.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3622:3622:3622) (3714:3714:3714))
        (PORT d[1] (5851:5851:5851) (6143:6143:6143))
        (PORT d[2] (4553:4553:4553) (4604:4604:4604))
        (PORT d[3] (4582:4582:4582) (4692:4692:4692))
        (PORT d[4] (7719:7719:7719) (8016:8016:8016))
        (PORT d[5] (5032:5032:5032) (5278:5278:5278))
        (PORT d[6] (8547:8547:8547) (8375:8375:8375))
        (PORT d[7] (4728:4728:4728) (4892:4892:4892))
        (PORT d[8] (4684:4684:4684) (4618:4618:4618))
        (PORT d[9] (8200:8200:8200) (8211:8211:8211))
        (PORT d[10] (2582:2582:2582) (2549:2549:2549))
        (PORT d[11] (3519:3519:3519) (3676:3676:3676))
        (PORT d[12] (6030:6030:6030) (6159:6159:6159))
        (PORT clk (2472:2472:2472) (2465:2465:2465))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a50.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4240:4240:4240) (4083:4083:4083))
        (PORT clk (2472:2472:2472) (2465:2465:2465))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a50.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2469:2469:2469))
        (PORT d[0] (2200:2200:2200) (2101:2101:2101))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a50.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2470:2470:2470))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a50.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2470:2470:2470))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a50.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2470:2470:2470))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a50.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2470:2470:2470))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a82.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2526:2526:2526) (2424:2424:2424))
        (PORT clk (2523:2523:2523) (2545:2545:2545))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a82.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2618:2618:2618) (2600:2600:2600))
        (PORT d[1] (2121:2121:2121) (2117:2117:2117))
        (PORT d[2] (2179:2179:2179) (2216:2216:2216))
        (PORT d[3] (2716:2716:2716) (2703:2703:2703))
        (PORT d[4] (2428:2428:2428) (2422:2422:2422))
        (PORT d[5] (2405:2405:2405) (2405:2405:2405))
        (PORT d[6] (4194:4194:4194) (4171:4171:4171))
        (PORT d[7] (3537:3537:3537) (3529:3529:3529))
        (PORT d[8] (4377:4377:4377) (4344:4344:4344))
        (PORT d[9] (6147:6147:6147) (6307:6307:6307))
        (PORT d[10] (3142:3142:3142) (3131:3131:3131))
        (PORT d[11] (4538:4538:4538) (4522:4522:4522))
        (PORT d[12] (3752:3752:3752) (3750:3750:3750))
        (PORT clk (2519:2519:2519) (2541:2541:2541))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a82.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3691:3691:3691) (3579:3579:3579))
        (PORT clk (2519:2519:2519) (2541:2541:2541))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a82.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4649:4649:4649) (4500:4500:4500))
        (PORT clk (2519:2519:2519) (2541:2541:2541))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a82.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2545:2545:2545))
        (PORT d[0] (5996:5996:5996) (5854:5854:5854))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a82.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2546:2546:2546))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a82.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2546:2546:2546))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a82.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2546:2546:2546))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a82.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2546:2546:2546))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a82.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1747:1747:1747) (1749:1749:1749))
        (PORT clk (2472:2472:2472) (2458:2458:2458))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a82.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3623:3623:3623) (3716:3716:3716))
        (PORT d[1] (5884:5884:5884) (6177:6177:6177))
        (PORT d[2] (4677:4677:4677) (4747:4747:4747))
        (PORT d[3] (4336:4336:4336) (4303:4303:4303))
        (PORT d[4] (5713:5713:5713) (5790:5790:5790))
        (PORT d[5] (4725:4725:4725) (4981:4981:4981))
        (PORT d[6] (3039:3039:3039) (2989:2989:2989))
        (PORT d[7] (4418:4418:4418) (4587:4587:4587))
        (PORT d[8] (4691:4691:4691) (4626:4626:4626))
        (PORT d[9] (6966:6966:6966) (6891:6891:6891))
        (PORT d[10] (2606:2606:2606) (2576:2576:2576))
        (PORT d[11] (3546:3546:3546) (3704:3704:3704))
        (PORT d[12] (6029:6029:6029) (6158:6158:6158))
        (PORT clk (2467:2467:2467) (2454:2454:2454))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a82.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4638:4638:4638) (4494:4494:4494))
        (PORT clk (2467:2467:2467) (2454:2454:2454))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a82.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2458:2458:2458))
        (PORT d[0] (5052:5052:5052) (5041:5041:5041))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a82.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2459:2459:2459))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a82.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2459:2459:2459))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a82.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2459:2459:2459))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a82.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2459:2459:2459))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a18.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2137:2137:2137) (2170:2170:2170))
        (PORT clk (2479:2479:2479) (2500:2500:2500))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a18.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5098:5098:5098) (5117:5117:5117))
        (PORT d[1] (5734:5734:5734) (5689:5689:5689))
        (PORT d[2] (4419:4419:4419) (4542:4542:4542))
        (PORT d[3] (4427:4427:4427) (4494:4494:4494))
        (PORT d[4] (6119:6119:6119) (6062:6062:6062))
        (PORT d[5] (5733:5733:5733) (5765:5765:5765))
        (PORT d[6] (5420:5420:5420) (5367:5367:5367))
        (PORT d[7] (5519:5519:5519) (5463:5463:5463))
        (PORT d[8] (5691:5691:5691) (5622:5622:5622))
        (PORT d[9] (4853:4853:4853) (5037:5037:5037))
        (PORT d[10] (6055:6055:6055) (5961:5961:5961))
        (PORT d[11] (5616:5616:5616) (5740:5740:5740))
        (PORT d[12] (5904:5904:5904) (5852:5852:5852))
        (PORT clk (2475:2475:2475) (2496:2496:2496))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a18.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3803:3803:3803) (3819:3819:3819))
        (PORT clk (2475:2475:2475) (2496:2496:2496))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a18.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6690:6690:6690) (6826:6826:6826))
        (PORT clk (2475:2475:2475) (2496:2496:2496))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a18.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2500:2500:2500))
        (PORT d[0] (4880:4880:4880) (4906:4906:4906))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a18.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a18.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2501:2501:2501))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a18.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a18.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a18.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2156:2156:2156) (2146:2146:2146))
        (PORT clk (2428:2428:2428) (2412:2412:2412))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a18.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3891:3891:3891) (3869:3869:3869))
        (PORT d[1] (5936:5936:5936) (6294:6294:6294))
        (PORT d[2] (4223:4223:4223) (4213:4213:4213))
        (PORT d[3] (3950:3950:3950) (4025:4025:4025))
        (PORT d[4] (4731:4731:4731) (4855:4855:4855))
        (PORT d[5] (5067:5067:5067) (5356:5356:5356))
        (PORT d[6] (4545:4545:4545) (4548:4548:4548))
        (PORT d[7] (3301:3301:3301) (3433:3433:3433))
        (PORT d[8] (6521:6521:6521) (6626:6626:6626))
        (PORT d[9] (8666:8666:8666) (8734:8734:8734))
        (PORT d[10] (6707:6707:6707) (6891:6891:6891))
        (PORT d[11] (4349:4349:4349) (4465:4465:4465))
        (PORT d[12] (7670:7670:7670) (7939:7939:7939))
        (PORT clk (2423:2423:2423) (2408:2408:2408))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a18.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3641:3641:3641) (3717:3717:3717))
        (PORT clk (2423:2423:2423) (2408:2408:2408))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a18.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2428:2428:2428) (2412:2412:2412))
        (PORT d[0] (3315:3315:3315) (3189:3189:3189))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a18.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2429:2429:2429) (2413:2413:2413))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a18.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2429:2429:2429) (2413:2413:2413))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a18.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2429:2429:2429) (2413:2413:2413))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a18.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2429:2429:2429) (2413:2413:2413))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[18\]\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1849:1849:1849) (1864:1864:1864))
        (PORT datab (1186:1186:1186) (1251:1251:1251))
        (PORT datac (2001:2001:2001) (1974:1974:1974))
        (PORT datad (1433:1433:1433) (1466:1466:1466))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a114.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1907:1907:1907) (1828:1828:1828))
        (PORT clk (2517:2517:2517) (2543:2543:2543))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a114.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4091:4091:4091) (4073:4073:4073))
        (PORT d[1] (4592:4592:4592) (4569:4569:4569))
        (PORT d[2] (2806:2806:2806) (2827:2827:2827))
        (PORT d[3] (3380:3380:3380) (3366:3366:3366))
        (PORT d[4] (2459:2459:2459) (2461:2461:2461))
        (PORT d[5] (4362:4362:4362) (4321:4321:4321))
        (PORT d[6] (3823:3823:3823) (3802:3802:3802))
        (PORT d[7] (3192:3192:3192) (3193:3193:3193))
        (PORT d[8] (4041:4041:4041) (4013:4013:4013))
        (PORT d[9] (5777:5777:5777) (5940:5940:5940))
        (PORT d[10] (3824:3824:3824) (3804:3804:3804))
        (PORT d[11] (4408:4408:4408) (4375:4375:4375))
        (PORT d[12] (2489:2489:2489) (2490:2490:2490))
        (PORT clk (2513:2513:2513) (2539:2539:2539))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a114.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2688:2688:2688) (2574:2574:2574))
        (PORT clk (2513:2513:2513) (2539:2539:2539))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a114.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4294:4294:4294) (4134:4134:4134))
        (PORT clk (2513:2513:2513) (2539:2539:2539))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a114.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2543:2543:2543))
        (PORT d[0] (3176:3176:3176) (3061:3061:3061))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a114.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2544:2544:2544))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a114.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2544:2544:2544))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a114.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2544:2544:2544))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a114.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2544:2544:2544))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a114.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2086:2086:2086) (2083:2083:2083))
        (PORT clk (2466:2466:2466) (2455:2455:2455))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a114.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3918:3918:3918) (3988:3988:3988))
        (PORT d[1] (5539:5539:5539) (5837:5837:5837))
        (PORT d[2] (4608:4608:4608) (4654:4654:4654))
        (PORT d[3] (3992:3992:3992) (3955:3955:3955))
        (PORT d[4] (7739:7739:7739) (8037:8037:8037))
        (PORT d[5] (4364:4364:4364) (4619:4619:4619))
        (PORT d[6] (3429:3429:3429) (3386:3386:3386))
        (PORT d[7] (4110:4110:4110) (4285:4285:4285))
        (PORT d[8] (4334:4334:4334) (4271:4271:4271))
        (PORT d[9] (8232:8232:8232) (8239:8239:8239))
        (PORT d[10] (2896:2896:2896) (2857:2857:2857))
        (PORT d[11] (3155:3155:3155) (3312:3312:3312))
        (PORT d[12] (7262:7262:7262) (7486:7486:7486))
        (PORT clk (2461:2461:2461) (2451:2451:2451))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a114.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5236:5236:5236) (5252:5252:5252))
        (PORT clk (2461:2461:2461) (2451:2451:2451))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a114.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2466:2466:2466) (2455:2455:2455))
        (PORT d[0] (4975:4975:4975) (4906:4906:4906))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a114.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2467:2467:2467) (2456:2456:2456))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a114.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2467:2467:2467) (2456:2456:2456))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a114.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2467:2467:2467) (2456:2456:2456))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a114.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2467:2467:2467) (2456:2456:2456))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[18\]\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1427:1427:1427) (1411:1411:1411))
        (PORT datab (235:235:235) (269:269:269))
        (PORT datac (1152:1152:1152) (1214:1214:1214))
        (PORT datad (1285:1285:1285) (1269:1269:1269))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~19)
    (DELAY
      (ABSOLUTE
        (PORT datab (311:311:311) (395:395:395))
        (PORT datac (2465:2465:2465) (2589:2589:2589))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2097:2097:2097) (2108:2108:2108))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (4882:4882:4882) (4941:4941:4941))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Mux14\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (772:772:772) (775:775:775))
        (PORT datab (1386:1386:1386) (1433:1433:1433))
        (PORT datac (1087:1087:1087) (1123:1123:1123))
        (PORT datad (956:956:956) (946:946:946))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Mux14\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (1342:1342:1342) (1355:1355:1355))
        (PORT datac (1039:1039:1039) (1062:1062:1062))
        (PORT datad (1007:1007:1007) (1018:1018:1018))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst14\|stored_data\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2201:2201:2201))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2167:2167:2167) (2139:2139:2139))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst3\|Selector17\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (1060:1060:1060) (1070:1070:1070))
        (PORT datad (253:253:253) (324:324:324))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a81.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2066:2066:2066) (2042:2042:2042))
        (PORT clk (2502:2502:2502) (2525:2525:2525))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a81.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2970:2970:2970) (2987:2987:2987))
        (PORT d[1] (5360:5360:5360) (5347:5347:5347))
        (PORT d[2] (5211:5211:5211) (5240:5240:5240))
        (PORT d[3] (4591:4591:4591) (4574:4574:4574))
        (PORT d[4] (5598:5598:5598) (5572:5572:5572))
        (PORT d[5] (4953:4953:4953) (4958:4958:4958))
        (PORT d[6] (5493:5493:5493) (5440:5440:5440))
        (PORT d[7] (4624:4624:4624) (4620:4620:4620))
        (PORT d[8] (5019:5019:5019) (5033:5033:5033))
        (PORT d[9] (5610:5610:5610) (5785:5785:5785))
        (PORT d[10] (3794:3794:3794) (3781:3781:3781))
        (PORT d[11] (4385:4385:4385) (4446:4446:4446))
        (PORT d[12] (5032:5032:5032) (5025:5025:5025))
        (PORT clk (2498:2498:2498) (2521:2521:2521))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a81.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3953:3953:3953) (3849:3849:3849))
        (PORT clk (2498:2498:2498) (2521:2521:2521))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a81.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4701:4701:4701) (4593:4593:4593))
        (PORT clk (2498:2498:2498) (2521:2521:2521))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a81.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2525:2525:2525))
        (PORT d[0] (5667:5667:5667) (5547:5547:5547))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a81.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a81.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2526:2526:2526))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a81.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a81.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a81.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1404:1404:1404) (1428:1428:1428))
        (PORT clk (2451:2451:2451) (2437:2437:2437))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a81.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1522:1522:1522) (1544:1544:1544))
        (PORT d[1] (5574:5574:5574) (5871:5871:5871))
        (PORT d[2] (1541:1541:1541) (1578:1578:1578))
        (PORT d[3] (1535:1535:1535) (1577:1577:1577))
        (PORT d[4] (7047:7047:7047) (7331:7331:7331))
        (PORT d[5] (5353:5353:5353) (5603:5603:5603))
        (PORT d[6] (4127:4127:4127) (4260:4260:4260))
        (PORT d[7] (4039:4039:4039) (4216:4216:4216))
        (PORT d[8] (2216:2216:2216) (2241:2241:2241))
        (PORT d[9] (8234:8234:8234) (8268:8268:8268))
        (PORT d[10] (6307:6307:6307) (6461:6461:6461))
        (PORT d[11] (4435:4435:4435) (4508:4508:4508))
        (PORT d[12] (1597:1597:1597) (1633:1633:1633))
        (PORT clk (2446:2446:2446) (2433:2433:2433))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a81.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1847:1847:1847) (1777:1777:1777))
        (PORT clk (2446:2446:2446) (2433:2433:2433))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a81.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2451:2451:2451) (2437:2437:2437))
        (PORT d[0] (2555:2555:2555) (2469:2469:2469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a81.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2452:2452:2452) (2438:2438:2438))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a81.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2452:2452:2452) (2438:2438:2438))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a81.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2452:2452:2452) (2438:2438:2438))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a81.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2452:2452:2452) (2438:2438:2438))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a113.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3415:3415:3415) (3348:3348:3348))
        (PORT clk (2464:2464:2464) (2486:2486:2486))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a113.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4733:4733:4733) (4758:4758:4758))
        (PORT d[1] (5397:5397:5397) (5359:5359:5359))
        (PORT d[2] (4445:4445:4445) (4563:4563:4563))
        (PORT d[3] (4429:4429:4429) (4500:4500:4500))
        (PORT d[4] (5729:5729:5729) (5681:5681:5681))
        (PORT d[5] (5462:5462:5462) (5503:5503:5503))
        (PORT d[6] (5034:5034:5034) (4989:4989:4989))
        (PORT d[7] (5162:5162:5162) (5114:5114:5114))
        (PORT d[8] (5299:5299:5299) (5237:5237:5237))
        (PORT d[9] (4580:4580:4580) (4779:4779:4779))
        (PORT d[10] (5754:5754:5754) (5672:5672:5672))
        (PORT d[11] (5573:5573:5573) (5690:5690:5690))
        (PORT d[12] (5531:5531:5531) (5483:5483:5483))
        (PORT clk (2460:2460:2460) (2482:2482:2482))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a113.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3950:3950:3950) (3853:3853:3853))
        (PORT clk (2460:2460:2460) (2482:2482:2482))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a113.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6683:6683:6683) (6818:6818:6818))
        (PORT clk (2460:2460:2460) (2482:2482:2482))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a113.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2464:2464:2464) (2486:2486:2486))
        (PORT d[0] (5663:5663:5663) (5678:5678:5678))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a113.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2487:2487:2487))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a113.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2487:2487:2487))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a113.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2487:2487:2487))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a113.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2487:2487:2487))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a113.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1848:1848:1848) (1840:1840:1840))
        (PORT clk (2414:2414:2414) (2399:2399:2399))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a113.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3348:3348:3348) (3336:3336:3336))
        (PORT d[1] (5885:5885:5885) (6194:6194:6194))
        (PORT d[2] (3899:3899:3899) (3892:3892:3892))
        (PORT d[3] (3559:3559:3559) (3637:3637:3637))
        (PORT d[4] (4374:4374:4374) (4505:4505:4505))
        (PORT d[5] (5466:5466:5466) (5744:5744:5744))
        (PORT d[6] (4211:4211:4211) (4212:4212:4212))
        (PORT d[7] (3297:3297:3297) (3425:3425:3425))
        (PORT d[8] (6470:6470:6470) (6572:6572:6572))
        (PORT d[9] (8366:8366:8366) (8442:8442:8442))
        (PORT d[10] (6404:6404:6404) (6595:6595:6595))
        (PORT d[11] (4330:4330:4330) (4446:4446:4446))
        (PORT d[12] (7962:7962:7962) (8222:8222:8222))
        (PORT clk (2409:2409:2409) (2395:2395:2395))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a113.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5081:5081:5081) (5100:5100:5100))
        (PORT clk (2409:2409:2409) (2395:2395:2395))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a113.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2414:2414:2414) (2399:2399:2399))
        (PORT d[0] (7043:7043:7043) (7160:7160:7160))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a113.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2415:2415:2415) (2400:2400:2400))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a113.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2415:2415:2415) (2400:2400:2400))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a113.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2415:2415:2415) (2400:2400:2400))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a113.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2415:2415:2415) (2400:2400:2400))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a17.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2114:2114:2114) (2095:2095:2095))
        (PORT clk (2488:2488:2488) (2512:2512:2512))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a17.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3994:3994:3994) (4001:4001:4001))
        (PORT d[1] (5016:5016:5016) (5005:5005:5005))
        (PORT d[2] (4900:4900:4900) (4929:4929:4929))
        (PORT d[3] (4608:4608:4608) (4592:4592:4592))
        (PORT d[4] (5590:5590:5590) (5564:5564:5564))
        (PORT d[5] (5068:5068:5068) (5072:5072:5072))
        (PORT d[6] (5471:5471:5471) (5415:5415:5415))
        (PORT d[7] (4559:4559:4559) (4549:4549:4549))
        (PORT d[8] (4696:4696:4696) (4690:4690:4690))
        (PORT d[9] (5244:5244:5244) (5423:5423:5423))
        (PORT d[10] (3379:3379:3379) (3365:3365:3365))
        (PORT d[11] (4514:4514:4514) (4575:4575:4575))
        (PORT d[12] (4670:4670:4670) (4667:4667:4667))
        (PORT clk (2484:2484:2484) (2508:2508:2508))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a17.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3579:3579:3579) (3465:3465:3465))
        (PORT clk (2484:2484:2484) (2508:2508:2508))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a17.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4725:4725:4725) (4621:4621:4621))
        (PORT clk (2484:2484:2484) (2508:2508:2508))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a17.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2512:2512:2512))
        (PORT d[0] (3589:3589:3589) (3509:3509:3509))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a17.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2513:2513:2513))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a17.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2513:2513:2513))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a17.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2513:2513:2513))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a17.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2513:2513:2513))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a17.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1413:1413:1413) (1438:1438:1438))
        (PORT clk (2438:2438:2438) (2425:2425:2425))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a17.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1896:1896:1896) (1914:1914:1914))
        (PORT d[1] (5513:5513:5513) (5807:5807:5807))
        (PORT d[2] (1911:1911:1911) (1933:1933:1933))
        (PORT d[3] (1872:1872:1872) (1916:1916:1916))
        (PORT d[4] (6698:6698:6698) (6986:6986:6986))
        (PORT d[5] (5301:5301:5301) (5546:5546:5546))
        (PORT d[6] (4123:4123:4123) (4247:4247:4247))
        (PORT d[7] (4017:4017:4017) (4191:4191:4191))
        (PORT d[8] (1864:1864:1864) (1894:1894:1894))
        (PORT d[9] (1851:1851:1851) (1883:1883:1883))
        (PORT d[10] (6300:6300:6300) (6453:6453:6453))
        (PORT d[11] (2645:2645:2645) (2707:2707:2707))
        (PORT d[12] (8760:8760:8760) (9009:9009:9009))
        (PORT clk (2433:2433:2433) (2421:2421:2421))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a17.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3943:3943:3943) (3986:3986:3986))
        (PORT clk (2433:2433:2433) (2421:2421:2421))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a17.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2438:2438:2438) (2425:2425:2425))
        (PORT d[0] (2596:2596:2596) (2509:2509:2509))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a17.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2439:2439:2439) (2426:2426:2426))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a17.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2439:2439:2439) (2426:2426:2426))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a17.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2439:2439:2439) (2426:2426:2426))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a17.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2439:2439:2439) (2426:2426:2426))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a49.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2125:2125:2125) (2102:2102:2102))
        (PORT clk (2495:2495:2495) (2516:2516:2516))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a49.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2635:2635:2635) (2657:2657:2657))
        (PORT d[1] (5301:5301:5301) (5277:5277:5277))
        (PORT d[2] (5210:5210:5210) (5239:5239:5239))
        (PORT d[3] (4618:4618:4618) (4603:4603:4603))
        (PORT d[4] (5586:5586:5586) (5556:5556:5556))
        (PORT d[5] (5085:5085:5085) (5091:5091:5091))
        (PORT d[6] (5486:5486:5486) (5431:5431:5431))
        (PORT d[7] (4598:4598:4598) (4592:4592:4592))
        (PORT d[8] (4666:4666:4666) (4656:4656:4656))
        (PORT d[9] (5309:5309:5309) (5494:5494:5494))
        (PORT d[10] (3780:3780:3780) (3764:3764:3764))
        (PORT d[11] (4687:4687:4687) (4737:4737:4737))
        (PORT d[12] (5016:5016:5016) (5007:5007:5007))
        (PORT clk (2491:2491:2491) (2512:2512:2512))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a49.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5685:5685:5685) (5793:5793:5793))
        (PORT clk (2491:2491:2491) (2512:2512:2512))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a49.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4754:4754:4754) (4651:4651:4651))
        (PORT clk (2491:2491:2491) (2512:2512:2512))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a49.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2516:2516:2516))
        (PORT d[0] (6305:6305:6305) (6328:6328:6328))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a49.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2517:2517:2517))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a49.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2517:2517:2517))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a49.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2517:2517:2517))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a49.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2517:2517:2517))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a49.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1433:1433:1433) (1449:1449:1449))
        (PORT clk (2444:2444:2444) (2429:2429:2429))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a49.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1895:1895:1895) (1931:1931:1931))
        (PORT d[1] (5546:5546:5546) (5842:5842:5842))
        (PORT d[2] (1819:1819:1819) (1853:1853:1853))
        (PORT d[3] (1845:1845:1845) (1886:1886:1886))
        (PORT d[4] (6734:6734:6734) (7027:7027:7027))
        (PORT d[5] (5318:5318:5318) (5566:5566:5566))
        (PORT d[6] (4092:4092:4092) (4213:4213:4213))
        (PORT d[7] (5350:5350:5350) (5583:5583:5583))
        (PORT d[8] (1824:1824:1824) (1847:1847:1847))
        (PORT d[9] (8229:8229:8229) (8262:8262:8262))
        (PORT d[10] (6598:6598:6598) (6752:6752:6752))
        (PORT d[11] (2289:2289:2289) (2357:2357:2357))
        (PORT d[12] (1912:1912:1912) (1939:1939:1939))
        (PORT clk (2439:2439:2439) (2425:2425:2425))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a49.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2186:2186:2186) (2112:2112:2112))
        (PORT clk (2439:2439:2439) (2425:2425:2425))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a49.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2444:2444:2444) (2429:2429:2429))
        (PORT d[0] (8146:8146:8146) (8241:8241:8241))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a49.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2445:2445:2445) (2430:2430:2430))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a49.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2445:2445:2445) (2430:2430:2430))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a49.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2445:2445:2445) (2430:2430:2430))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a49.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2445:2445:2445) (2430:2430:2430))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[17\]\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1415:1415:1415) (1389:1389:1389))
        (PORT datab (1211:1211:1211) (1164:1164:1164))
        (PORT datac (1154:1154:1154) (1217:1217:1217))
        (PORT datad (1430:1430:1430) (1462:1462:1462))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[17\]\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1293:1293:1293) (1233:1233:1233))
        (PORT datab (1477:1477:1477) (1505:1505:1505))
        (PORT datac (1823:1823:1823) (1771:1771:1771))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~18)
    (DELAY
      (ABSOLUTE
        (PORT datab (311:311:311) (396:396:396))
        (PORT datac (2464:2464:2464) (2588:2588:2588))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2097:2097:2097) (2108:2108:2108))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (4882:4882:4882) (4941:4941:4941))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Mux15\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (759:759:759) (778:778:778))
        (PORT datab (1124:1124:1124) (1160:1160:1160))
        (PORT datac (1346:1346:1346) (1398:1398:1398))
        (PORT datad (956:956:956) (945:945:945))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Mux15\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (278:278:278))
        (PORT datab (1338:1338:1338) (1351:1351:1351))
        (PORT datac (1058:1058:1058) (1072:1072:1072))
        (PORT datad (1012:1012:1012) (1023:1023:1023))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst14\|stored_data\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2201:2201:2201))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2167:2167:2167) (2139:2139:2139))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst3\|Selector16\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (1060:1060:1060) (1070:1070:1070))
        (PORT datad (253:253:253) (324:324:324))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a48.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3439:3439:3439) (3325:3325:3325))
        (PORT clk (2509:2509:2509) (2537:2537:2537))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a48.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2357:2357:2357) (2376:2376:2376))
        (PORT d[1] (4216:4216:4216) (4206:4206:4206))
        (PORT d[2] (2860:2860:2860) (2882:2882:2882))
        (PORT d[3] (3332:3332:3332) (3315:3315:3315))
        (PORT d[4] (2725:2725:2725) (2725:2725:2725))
        (PORT d[5] (4342:4342:4342) (4298:4298:4298))
        (PORT d[6] (3447:3447:3447) (3432:3432:3432))
        (PORT d[7] (3488:3488:3488) (3487:3487:3487))
        (PORT d[8] (3436:3436:3436) (3415:3415:3415))
        (PORT d[9] (5443:5443:5443) (5611:5611:5611))
        (PORT d[10] (3452:3452:3452) (3440:3440:3440))
        (PORT d[11] (3420:3420:3420) (3408:3408:3408))
        (PORT d[12] (3393:3393:3393) (3393:3393:3393))
        (PORT clk (2505:2505:2505) (2533:2533:2533))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a48.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3234:3234:3234) (3287:3287:3287))
        (PORT clk (2505:2505:2505) (2533:2533:2533))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a48.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3904:3904:3904) (3743:3743:3743))
        (PORT clk (2505:2505:2505) (2533:2533:2533))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a48.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2537:2537:2537))
        (PORT d[0] (4395:4395:4395) (4351:4351:4351))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a48.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2538:2538:2538))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a48.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2538:2538:2538))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a48.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2538:2538:2538))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a48.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2538:2538:2538))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a48.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1506:1506:1506) (1498:1498:1498))
        (PORT clk (2458:2458:2458) (2449:2449:2449))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a48.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5829:5829:5829) (5905:5905:5905))
        (PORT d[1] (5166:5166:5166) (5459:5459:5459))
        (PORT d[2] (4256:4256:4256) (4316:4316:4316))
        (PORT d[3] (3610:3610:3610) (3577:3577:3577))
        (PORT d[4] (7421:7421:7421) (7719:7719:7719))
        (PORT d[5] (4963:4963:4963) (5198:5198:5198))
        (PORT d[6] (3782:3782:3782) (3733:3733:3733))
        (PORT d[7] (5703:5703:5703) (5849:5849:5849))
        (PORT d[8] (3659:3659:3659) (3608:3608:3608))
        (PORT d[9] (7806:7806:7806) (7813:7813:7813))
        (PORT d[10] (3228:3228:3228) (3181:3181:3181))
        (PORT d[11] (3103:3103:3103) (3256:3256:3256))
        (PORT d[12] (7266:7266:7266) (7490:7490:7490))
        (PORT clk (2453:2453:2453) (2445:2445:2445))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a48.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3619:3619:3619) (3476:3476:3476))
        (PORT clk (2453:2453:2453) (2445:2445:2445))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a48.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2458:2458:2458) (2449:2449:2449))
        (PORT d[0] (8416:8416:8416) (8498:8498:8498))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a48.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2459:2459:2459) (2450:2450:2450))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a48.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2459:2459:2459) (2450:2450:2450))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a48.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2459:2459:2459) (2450:2450:2450))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a48.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2459:2459:2459) (2450:2450:2450))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a112.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2743:2743:2743) (2711:2711:2711))
        (PORT clk (2495:2495:2495) (2516:2516:2516))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a112.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3651:3651:3651) (3664:3664:3664))
        (PORT d[1] (4662:4662:4662) (4651:4651:4651))
        (PORT d[2] (4529:4529:4529) (4561:4561:4561))
        (PORT d[3] (4242:4242:4242) (4210:4210:4210))
        (PORT d[4] (5273:5273:5273) (5250:5250:5250))
        (PORT d[5] (5373:5373:5373) (5370:5370:5370))
        (PORT d[6] (5128:5128:5128) (5075:5075:5075))
        (PORT d[7] (4181:4181:4181) (4175:4175:4175))
        (PORT d[8] (4350:4350:4350) (4350:4350:4350))
        (PORT d[9] (4827:4827:4827) (5007:5007:5007))
        (PORT d[10] (3382:3382:3382) (3367:3367:3367))
        (PORT d[11] (4241:4241:4241) (4226:4226:4226))
        (PORT d[12] (4376:4376:4376) (4377:4377:4377))
        (PORT clk (2491:2491:2491) (2512:2512:2512))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a112.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5052:5052:5052) (5032:5032:5032))
        (PORT clk (2491:2491:2491) (2512:2512:2512))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a112.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4334:4334:4334) (4229:4229:4229))
        (PORT clk (2491:2491:2491) (2512:2512:2512))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a112.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2516:2516:2516))
        (PORT d[0] (5547:5547:5547) (5507:5507:5507))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a112.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2517:2517:2517))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a112.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2517:2517:2517))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a112.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2517:2517:2517))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a112.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2517:2517:2517))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a112.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1399:1399:1399) (1415:1415:1415))
        (PORT clk (2444:2444:2444) (2429:2429:2429))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a112.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2579:2579:2579) (2589:2589:2589))
        (PORT d[1] (5850:5850:5850) (6124:6124:6124))
        (PORT d[2] (2552:2552:2552) (2575:2575:2575))
        (PORT d[3] (2190:2190:2190) (2230:2230:2230))
        (PORT d[4] (6671:6671:6671) (6960:6960:6960))
        (PORT d[5] (4295:4295:4295) (4552:4552:4552))
        (PORT d[6] (3742:3742:3742) (3868:3868:3868))
        (PORT d[7] (5018:5018:5018) (5258:5258:5258))
        (PORT d[8] (2849:2849:2849) (2864:2864:2864))
        (PORT d[9] (7895:7895:7895) (7934:7934:7934))
        (PORT d[10] (5960:5960:5960) (6118:6118:6118))
        (PORT d[11] (2639:2639:2639) (2699:2699:2699))
        (PORT d[12] (8392:8392:8392) (8647:8647:8647))
        (PORT clk (2439:2439:2439) (2425:2425:2425))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a112.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4427:4427:4427) (4410:4410:4410))
        (PORT clk (2439:2439:2439) (2425:2425:2425))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a112.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2444:2444:2444) (2429:2429:2429))
        (PORT d[0] (7301:7301:7301) (7395:7395:7395))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a112.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2445:2445:2445) (2430:2430:2430))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a112.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2445:2445:2445) (2430:2430:2430))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a112.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2445:2445:2445) (2430:2430:2430))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a112.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2445:2445:2445) (2430:2430:2430))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a16.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3391:3391:3391) (3382:3382:3382))
        (PORT clk (2491:2491:2491) (2514:2514:2514))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a16.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4395:4395:4395) (4427:4427:4427))
        (PORT d[1] (5053:5053:5053) (5016:5016:5016))
        (PORT d[2] (4444:4444:4444) (4568:4568:4568))
        (PORT d[3] (4754:4754:4754) (4860:4860:4860))
        (PORT d[4] (5382:5382:5382) (5338:5338:5338))
        (PORT d[5] (6397:6397:6397) (6447:6447:6447))
        (PORT d[6] (4699:4699:4699) (4658:4658:4658))
        (PORT d[7] (4827:4827:4827) (4782:4782:4782))
        (PORT d[8] (4973:4973:4973) (4916:4916:4916))
        (PORT d[9] (4455:4455:4455) (4649:4649:4649))
        (PORT d[10] (5132:5132:5132) (5065:5065:5065))
        (PORT d[11] (5258:5258:5258) (5386:5386:5386))
        (PORT d[12] (5152:5152:5152) (5112:5112:5112))
        (PORT clk (2487:2487:2487) (2510:2510:2510))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a16.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4042:4042:4042) (3906:3906:3906))
        (PORT clk (2487:2487:2487) (2510:2510:2510))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a16.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6651:6651:6651) (6782:6782:6782))
        (PORT clk (2487:2487:2487) (2510:2510:2510))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a16.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2514:2514:2514))
        (PORT d[0] (4562:4562:4562) (4609:4609:4609))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a16.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2515:2515:2515))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a16.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2515:2515:2515))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a16.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2515:2515:2515))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a16.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2515:2515:2515))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a16.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2158:2158:2158) (2221:2221:2221))
        (PORT clk (2441:2441:2441) (2426:2426:2426))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a16.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2975:2975:2975) (2972:2972:2972))
        (PORT d[1] (5603:5603:5603) (5937:5937:5937))
        (PORT d[2] (3568:3568:3568) (3565:3565:3565))
        (PORT d[3] (3531:3531:3531) (3601:3601:3601))
        (PORT d[4] (6334:6334:6334) (6650:6650:6650))
        (PORT d[5] (5123:5123:5123) (5406:5406:5406))
        (PORT d[6] (3846:3846:3846) (3859:3859:3859))
        (PORT d[7] (3639:3639:3639) (3761:3761:3761))
        (PORT d[8] (6134:6134:6134) (6241:6241:6241))
        (PORT d[9] (8034:8034:8034) (8114:8114:8114))
        (PORT d[10] (6374:6374:6374) (6566:6566:6566))
        (PORT d[11] (3687:3687:3687) (3817:3817:3817))
        (PORT d[12] (7360:7360:7360) (7637:7637:7637))
        (PORT clk (2436:2436:2436) (2422:2422:2422))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a16.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4008:4008:4008) (4080:4080:4080))
        (PORT clk (2436:2436:2436) (2422:2422:2422))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a16.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2441:2441:2441) (2426:2426:2426))
        (PORT d[0] (3723:3723:3723) (3604:3604:3604))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a16.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2442:2442:2442) (2427:2427:2427))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a16.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2442:2442:2442) (2427:2427:2427))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a16.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2442:2442:2442) (2427:2427:2427))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a16.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2442:2442:2442) (2427:2427:2427))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a80.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2912:2912:2912) (2830:2830:2830))
        (PORT clk (2517:2517:2517) (2543:2543:2543))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a80.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3356:3356:3356) (3345:3345:3345))
        (PORT d[1] (4227:4227:4227) (4204:4204:4204))
        (PORT d[2] (4499:4499:4499) (4502:4502:4502))
        (PORT d[3] (3026:3026:3026) (3018:3018:3018))
        (PORT d[4] (2741:2741:2741) (2730:2730:2730))
        (PORT d[5] (4012:4012:4012) (3975:3975:3975))
        (PORT d[6] (3415:3415:3415) (3396:3396:3396))
        (PORT d[7] (3518:3518:3518) (3521:3521:3521))
        (PORT d[8] (3748:3748:3748) (3726:3726:3726))
        (PORT d[9] (5436:5436:5436) (5603:5603:5603))
        (PORT d[10] (3451:3451:3451) (3439:3439:3439))
        (PORT d[11] (4066:4066:4066) (4039:4039:4039))
        (PORT d[12] (2821:2821:2821) (2819:2819:2819))
        (PORT clk (2513:2513:2513) (2539:2539:2539))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a80.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3000:3000:3000) (2889:2889:2889))
        (PORT clk (2513:2513:2513) (2539:2539:2539))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a80.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3892:3892:3892) (3745:3745:3745))
        (PORT clk (2513:2513:2513) (2539:2539:2539))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a80.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2543:2543:2543))
        (PORT d[0] (6311:6311:6311) (6159:6159:6159))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a80.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2544:2544:2544))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a80.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2544:2544:2544))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a80.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2544:2544:2544))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a80.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2544:2544:2544))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a80.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1366:1366:1366) (1367:1367:1367))
        (PORT clk (2466:2466:2466) (2455:2455:2455))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a80.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5855:5855:5855) (5933:5933:5933))
        (PORT d[1] (5185:5185:5185) (5480:5480:5480))
        (PORT d[2] (3997:3997:3997) (4072:4072:4072))
        (PORT d[3] (3636:3636:3636) (3605:3605:3605))
        (PORT d[4] (7087:7087:7087) (7392:7392:7392))
        (PORT d[5] (4239:4239:4239) (4486:4486:4486))
        (PORT d[6] (3789:3789:3789) (3741:3741:3741))
        (PORT d[7] (5702:5702:5702) (5848:5848:5848))
        (PORT d[8] (3627:3627:3627) (3573:3573:3573))
        (PORT d[9] (7826:7826:7826) (7841:7841:7841))
        (PORT d[10] (3271:3271:3271) (3227:3227:3227))
        (PORT d[11] (3097:3097:3097) (3249:3249:3249))
        (PORT d[12] (6965:6965:6965) (7198:7198:7198))
        (PORT clk (2461:2461:2461) (2451:2451:2451))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a80.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3954:3954:3954) (3817:3817:3817))
        (PORT clk (2461:2461:2461) (2451:2451:2451))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a80.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2466:2466:2466) (2455:2455:2455))
        (PORT d[0] (4401:4401:4401) (4403:4403:4403))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a80.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2467:2467:2467) (2456:2456:2456))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a80.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2467:2467:2467) (2456:2456:2456))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a80.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2467:2467:2467) (2456:2456:2456))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a80.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2467:2467:2467) (2456:2456:2456))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[16\]\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2655:2655:2655) (2673:2673:2673))
        (PORT datab (3688:3688:3688) (3796:3796:3796))
        (PORT datac (1941:1941:1941) (1931:1931:1931))
        (PORT datad (746:746:746) (741:741:741))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[16\]\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1072:1072:1072) (1065:1065:1065))
        (PORT datab (3690:3690:3690) (3798:3798:3798))
        (PORT datac (1449:1449:1449) (1353:1353:1353))
        (PORT datad (206:206:206) (230:230:230))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~17)
    (DELAY
      (ABSOLUTE
        (PORT datab (311:311:311) (396:396:396))
        (PORT datac (2463:2463:2463) (2586:2586:2586))
        (PORT datad (1250:1250:1250) (1217:1217:1217))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2097:2097:2097) (2108:2108:2108))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (4882:4882:4882) (4941:4941:4941))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Mux16\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1343:1343:1343) (1334:1334:1334))
        (PORT datab (1379:1379:1379) (1404:1404:1404))
        (PORT datac (1010:1010:1010) (1007:1007:1007))
        (PORT datad (952:952:952) (931:931:931))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Mux16\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (280:280:280))
        (PORT datab (1031:1031:1031) (1064:1064:1064))
        (PORT datac (721:721:721) (737:737:737))
        (PORT datad (645:645:645) (648:648:648))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst14\|stored_data\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2203:2203:2203))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2169:2169:2169) (2141:2141:2141))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst3\|Selector15\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (285:285:285) (374:374:374))
        (PORT datac (740:740:740) (773:773:773))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a15.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3590:3590:3590) (3528:3528:3528))
        (PORT clk (2485:2485:2485) (2512:2512:2512))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a15.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4812:4812:4812) (4719:4719:4719))
        (PORT d[1] (4826:4826:4826) (4735:4735:4735))
        (PORT d[2] (4972:4972:4972) (4939:4939:4939))
        (PORT d[3] (4127:4127:4127) (4041:4041:4041))
        (PORT d[4] (5480:5480:5480) (5503:5503:5503))
        (PORT d[5] (7771:7771:7771) (7831:7831:7831))
        (PORT d[6] (4840:4840:4840) (4740:4740:4740))
        (PORT d[7] (4547:4547:4547) (4575:4575:4575))
        (PORT d[8] (5151:5151:5151) (5191:5191:5191))
        (PORT d[9] (4824:4824:4824) (5003:5003:5003))
        (PORT d[10] (4485:4485:4485) (4505:4505:4505))
        (PORT d[11] (6458:6458:6458) (6509:6509:6509))
        (PORT d[12] (5959:5959:5959) (5879:5879:5879))
        (PORT clk (2481:2481:2481) (2508:2508:2508))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a15.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4678:4678:4678) (4592:4592:4592))
        (PORT clk (2481:2481:2481) (2508:2508:2508))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a15.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5537:5537:5537) (5396:5396:5396))
        (PORT clk (2481:2481:2481) (2508:2508:2508))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a15.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2512:2512:2512))
        (PORT d[0] (4174:4174:4174) (4148:4148:4148))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a15.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2513:2513:2513))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a15.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2513:2513:2513))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a15.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2513:2513:2513))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a15.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2513:2513:2513))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a15.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2108:2108:2108) (2110:2110:2110))
        (PORT clk (2434:2434:2434) (2424:2424:2424))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a15.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4661:4661:4661) (4759:4759:4759))
        (PORT d[1] (4741:4741:4741) (4988:4988:4988))
        (PORT d[2] (4002:4002:4002) (4059:4059:4059))
        (PORT d[3] (5279:5279:5279) (5150:5150:5150))
        (PORT d[4] (5938:5938:5938) (6196:6196:6196))
        (PORT d[5] (4212:4212:4212) (4410:4410:4410))
        (PORT d[6] (4700:4700:4700) (4598:4598:4598))
        (PORT d[7] (4114:4114:4114) (4309:4309:4309))
        (PORT d[8] (5089:5089:5089) (4956:4956:4956))
        (PORT d[9] (6497:6497:6497) (6515:6515:6515))
        (PORT d[10] (7117:7117:7117) (7192:7192:7192))
        (PORT d[11] (5178:5178:5178) (5373:5373:5373))
        (PORT d[12] (7092:7092:7092) (7264:7264:7264))
        (PORT clk (2429:2429:2429) (2420:2420:2420))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a15.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2927:2927:2927) (2971:2971:2971))
        (PORT clk (2429:2429:2429) (2420:2420:2420))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a15.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2434:2434:2434) (2424:2424:2424))
        (PORT d[0] (5342:5342:5342) (5340:5340:5340))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a15.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2435:2435:2435) (2425:2425:2425))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a15.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2435:2435:2435) (2425:2425:2425))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a15.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2435:2435:2435) (2425:2425:2425))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a15.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2435:2435:2435) (2425:2425:2425))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a47.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2600:2600:2600) (2546:2546:2546))
        (PORT clk (2488:2488:2488) (2512:2512:2512))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a47.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3997:3997:3997) (3991:3991:3991))
        (PORT d[1] (4975:4975:4975) (4936:4936:4936))
        (PORT d[2] (4867:4867:4867) (4898:4898:4898))
        (PORT d[3] (4278:4278:4278) (4263:4263:4263))
        (PORT d[4] (5249:5249:5249) (5224:5224:5224))
        (PORT d[5] (5082:5082:5082) (5090:5090:5090))
        (PORT d[6] (5136:5136:5136) (5084:5084:5084))
        (PORT d[7] (4214:4214:4214) (4211:4211:4211))
        (PORT d[8] (4320:4320:4320) (4315:4315:4315))
        (PORT d[9] (4921:4921:4921) (5110:5110:5110))
        (PORT d[10] (4389:4389:4389) (4366:4366:4366))
        (PORT d[11] (4491:4491:4491) (4549:4549:4549))
        (PORT d[12] (4371:4371:4371) (4370:4370:4370))
        (PORT clk (2484:2484:2484) (2508:2508:2508))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a47.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5341:5341:5341) (5452:5452:5452))
        (PORT clk (2484:2484:2484) (2508:2508:2508))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a47.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4362:4362:4362) (4259:4259:4259))
        (PORT clk (2484:2484:2484) (2508:2508:2508))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a47.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2512:2512:2512))
        (PORT d[0] (6011:6011:6011) (6039:6039:6039))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a47.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2513:2513:2513))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a47.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2513:2513:2513))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a47.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2513:2513:2513))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a47.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2513:2513:2513))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a47.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1443:1443:1443) (1458:1458:1458))
        (PORT clk (2438:2438:2438) (2425:2425:2425))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a47.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2549:2549:2549) (2571:2571:2571))
        (PORT d[1] (5197:5197:5197) (5496:5496:5496))
        (PORT d[2] (1833:1833:1833) (1876:1876:1876))
        (PORT d[3] (1870:1870:1870) (1914:1914:1914))
        (PORT d[4] (6706:6706:6706) (6990:6990:6990))
        (PORT d[5] (4964:4964:4964) (5203:5203:5203))
        (PORT d[6] (3780:3780:3780) (3910:3910:3910))
        (PORT d[7] (4988:4988:4988) (5224:5224:5224))
        (PORT d[8] (2887:2887:2887) (2906:2906:2906))
        (PORT d[9] (2203:2203:2203) (2224:2224:2224))
        (PORT d[10] (1885:1885:1885) (1922:1922:1922))
        (PORT d[11] (3729:3729:3729) (3812:3812:3812))
        (PORT d[12] (8351:8351:8351) (8603:8603:8603))
        (PORT clk (2433:2433:2433) (2421:2421:2421))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a47.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2538:2538:2538) (2455:2455:2455))
        (PORT clk (2433:2433:2433) (2421:2421:2421))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a47.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2438:2438:2438) (2425:2425:2425))
        (PORT d[0] (8154:8154:8154) (8249:8249:8249))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a47.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2439:2439:2439) (2426:2426:2426))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a47.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2439:2439:2439) (2426:2426:2426))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a47.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2439:2439:2439) (2426:2426:2426))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a47.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2439:2439:2439) (2426:2426:2426))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[15\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2129:2129:2129) (2057:2057:2057))
        (PORT datab (1193:1193:1193) (1258:1258:1258))
        (PORT datac (1211:1211:1211) (1150:1150:1150))
        (PORT datad (1428:1428:1428) (1460:1460:1460))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a79.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2917:2917:2917) (2855:2855:2855))
        (PORT clk (2481:2481:2481) (2503:2503:2503))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a79.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4020:4020:4020) (4028:4028:4028))
        (PORT d[1] (5008:5008:5008) (4997:4997:4997))
        (PORT d[2] (4868:4868:4868) (4899:4899:4899))
        (PORT d[3] (4595:4595:4595) (4577:4577:4577))
        (PORT d[4] (5577:5577:5577) (5547:5547:5547))
        (PORT d[5] (5050:5050:5050) (5053:5053:5053))
        (PORT d[6] (5168:5168:5168) (5120:5120:5120))
        (PORT d[7] (4189:4189:4189) (4184:4184:4184))
        (PORT d[8] (4658:4658:4658) (4648:4648:4648))
        (PORT d[9] (5261:5261:5261) (5442:5442:5442))
        (PORT d[10] (3404:3404:3404) (3392:3392:3392))
        (PORT d[11] (4490:4490:4490) (4548:4548:4548))
        (PORT d[12] (4372:4372:4372) (4370:4370:4370))
        (PORT clk (2477:2477:2477) (2499:2499:2499))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a79.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3581:3581:3581) (3480:3480:3480))
        (PORT clk (2477:2477:2477) (2499:2499:2499))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a79.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4745:4745:4745) (4641:4641:4641))
        (PORT clk (2477:2477:2477) (2499:2499:2499))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a79.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2503:2503:2503))
        (PORT d[0] (5940:5940:5940) (5815:5815:5815))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a79.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2504:2504:2504))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a79.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2504:2504:2504))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a79.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2504:2504:2504))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a79.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2504:2504:2504))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a79.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1099:1099:1099) (1121:1121:1121))
        (PORT clk (2430:2430:2430) (2415:2415:2415))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a79.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2577:2577:2577) (2601:2601:2601))
        (PORT d[1] (5226:5226:5226) (5527:5527:5527))
        (PORT d[2] (1887:1887:1887) (1923:1923:1923))
        (PORT d[3] (1901:1901:1901) (1945:1945:1945))
        (PORT d[4] (6414:6414:6414) (6712:6712:6712))
        (PORT d[5] (4930:4930:4930) (5174:5174:5174))
        (PORT d[6] (4117:4117:4117) (4240:4240:4240))
        (PORT d[7] (5305:5305:5305) (5535:5535:5535))
        (PORT d[8] (2856:2856:2856) (2872:2872:2872))
        (PORT d[9] (7934:7934:7934) (7976:7976:7976))
        (PORT d[10] (5968:5968:5968) (6128:6128:6128))
        (PORT d[11] (2658:2658:2658) (2719:2719:2719))
        (PORT d[12] (8791:8791:8791) (9043:9043:9043))
        (PORT clk (2425:2425:2425) (2411:2411:2411))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a79.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2160:2160:2160) (2101:2101:2101))
        (PORT clk (2425:2425:2425) (2411:2411:2411))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a79.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2430:2430:2430) (2415:2415:2415))
        (PORT d[0] (4680:4680:4680) (4662:4662:4662))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a79.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2431:2431:2431) (2416:2416:2416))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a79.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2431:2431:2431) (2416:2416:2416))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a79.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2431:2431:2431) (2416:2416:2416))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a79.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2431:2431:2431) (2416:2416:2416))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a111.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2937:2937:2937) (2841:2841:2841))
        (PORT clk (2501:2501:2501) (2529:2529:2529))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a111.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2395:2395:2395) (2406:2406:2406))
        (PORT d[1] (4557:4557:4557) (4544:4544:4544))
        (PORT d[2] (2518:2518:2518) (2555:2555:2555))
        (PORT d[3] (2680:2680:2680) (2678:2678:2678))
        (PORT d[4] (4145:4145:4145) (4123:4123:4123))
        (PORT d[5] (4386:4386:4386) (4348:4348:4348))
        (PORT d[6] (3815:3815:3815) (3793:3793:3793))
        (PORT d[7] (2840:2840:2840) (2840:2840:2840))
        (PORT d[8] (4083:4083:4083) (4060:4060:4060))
        (PORT d[9] (5758:5758:5758) (5918:5918:5918))
        (PORT d[10] (3785:3785:3785) (3762:3762:3762))
        (PORT d[11] (4105:4105:4105) (4081:4081:4081))
        (PORT d[12] (3400:3400:3400) (3401:3401:3401))
        (PORT clk (2497:2497:2497) (2525:2525:2525))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a111.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3265:3265:3265) (3112:3112:3112))
        (PORT clk (2497:2497:2497) (2525:2525:2525))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a111.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2903:2903:2903) (2784:2784:2784))
        (PORT clk (2497:2497:2497) (2525:2525:2525))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a111.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2529:2529:2529))
        (PORT d[0] (4109:4109:4109) (3940:3940:3940))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a111.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2530:2530:2530))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a111.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2530:2530:2530))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a111.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2530:2530:2530))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a111.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2530:2530:2530))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a111.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1035:1035:1035) (1042:1042:1042))
        (PORT clk (2451:2451:2451) (2441:2441:2441))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a111.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3585:3585:3585) (3661:3661:3661))
        (PORT d[1] (5141:5141:5141) (5434:5434:5434))
        (PORT d[2] (4241:4241:4241) (4297:4297:4297))
        (PORT d[3] (3983:3983:3983) (3947:3947:3947))
        (PORT d[4] (7394:7394:7394) (7691:7691:7691))
        (PORT d[5] (4944:4944:4944) (5178:5178:5178))
        (PORT d[6] (3736:3736:3736) (3682:3682:3682))
        (PORT d[7] (3794:3794:3794) (3973:3973:3973))
        (PORT d[8] (3976:3976:3976) (3914:3914:3914))
        (PORT d[9] (7833:7833:7833) (7841:7841:7841))
        (PORT d[10] (7256:7256:7256) (7388:7388:7388))
        (PORT d[11] (3145:3145:3145) (3302:3302:3302))
        (PORT d[12] (7311:7311:7311) (7540:7540:7540))
        (PORT clk (2446:2446:2446) (2437:2437:2437))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a111.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4856:4856:4856) (4878:4878:4878))
        (PORT clk (2446:2446:2446) (2437:2437:2437))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a111.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2451:2451:2451) (2441:2441:2441))
        (PORT d[0] (4925:4925:4925) (4857:4857:4857))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a111.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2452:2452:2452) (2442:2442:2442))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a111.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2452:2452:2452) (2442:2442:2442))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a111.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2452:2452:2452) (2442:2442:2442))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a111.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2452:2452:2452) (2442:2442:2442))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[15\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (279:279:279))
        (PORT datab (1481:1481:1481) (1509:1509:1509))
        (PORT datac (944:944:944) (899:899:899))
        (PORT datad (982:982:982) (967:967:967))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (314:314:314) (405:405:405))
        (PORT datac (2465:2465:2465) (2590:2590:2590))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2097:2097:2097) (2108:2108:2108))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (4882:4882:4882) (4941:4941:4941))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst3\|Selector14\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (1822:1822:1822) (1768:1768:1768))
        (PORT datad (3440:3440:3440) (3442:3442:3442))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a78.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3141:3141:3141) (3132:3132:3132))
        (PORT clk (2507:2507:2507) (2535:2535:2535))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a78.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6121:6121:6121) (5960:5960:5960))
        (PORT d[1] (6077:6077:6077) (5842:5842:5842))
        (PORT d[2] (5530:5530:5530) (5501:5501:5501))
        (PORT d[3] (5897:5897:5897) (5772:5772:5772))
        (PORT d[4] (4792:4792:4792) (4832:4832:4832))
        (PORT d[5] (5645:5645:5645) (5643:5643:5643))
        (PORT d[6] (5820:5820:5820) (5803:5803:5803))
        (PORT d[7] (4794:4794:4794) (4832:4832:4832))
        (PORT d[8] (5176:5176:5176) (5119:5119:5119))
        (PORT d[9] (4513:4513:4513) (4736:4736:4736))
        (PORT d[10] (4197:4197:4197) (4256:4256:4256))
        (PORT d[11] (5455:5455:5455) (5523:5523:5523))
        (PORT d[12] (5949:5949:5949) (5757:5757:5757))
        (PORT clk (2503:2503:2503) (2531:2531:2531))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a78.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3835:3835:3835) (3826:3826:3826))
        (PORT clk (2503:2503:2503) (2531:2531:2531))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a78.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5561:5561:5561) (5364:5364:5364))
        (PORT clk (2503:2503:2503) (2531:2531:2531))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a78.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2535:2535:2535))
        (PORT d[0] (6265:6265:6265) (6116:6116:6116))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a78.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2536:2536:2536))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a78.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2536:2536:2536))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a78.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2536:2536:2536))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a78.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2536:2536:2536))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a78.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2325:2325:2325) (2235:2235:2235))
        (PORT clk (2456:2456:2456) (2447:2447:2447))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a78.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4328:4328:4328) (4437:4437:4437))
        (PORT d[1] (4577:4577:4577) (4773:4773:4773))
        (PORT d[2] (3977:3977:3977) (4056:4056:4056))
        (PORT d[3] (5784:5784:5784) (5966:5966:5966))
        (PORT d[4] (5727:5727:5727) (5904:5904:5904))
        (PORT d[5] (4795:4795:4795) (5078:5078:5078))
        (PORT d[6] (6505:6505:6505) (6278:6278:6278))
        (PORT d[7] (4509:4509:4509) (4708:4708:4708))
        (PORT d[8] (6383:6383:6383) (6458:6458:6458))
        (PORT d[9] (7273:7273:7273) (7355:7355:7355))
        (PORT d[10] (6518:6518:6518) (6631:6631:6631))
        (PORT d[11] (3929:3929:3929) (4161:4161:4161))
        (PORT d[12] (7475:7475:7475) (7664:7664:7664))
        (PORT clk (2451:2451:2451) (2443:2443:2443))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a78.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5879:5879:5879) (5660:5660:5660))
        (PORT clk (2451:2451:2451) (2443:2443:2443))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a78.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2456:2456:2456) (2447:2447:2447))
        (PORT d[0] (4425:4425:4425) (4471:4471:4471))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a78.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2457:2457:2457) (2448:2448:2448))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a78.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2457:2457:2457) (2448:2448:2448))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a78.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2457:2457:2457) (2448:2448:2448))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a78.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2457:2457:2457) (2448:2448:2448))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a14.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3060:3060:3060) (3008:3008:3008))
        (PORT clk (2521:2521:2521) (2542:2542:2542))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a14.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4255:4255:4255) (4197:4197:4197))
        (PORT d[1] (4454:4454:4454) (4365:4365:4365))
        (PORT d[2] (4313:4313:4313) (4282:4282:4282))
        (PORT d[3] (5152:5152:5152) (5040:5040:5040))
        (PORT d[4] (4383:4383:4383) (4390:4390:4390))
        (PORT d[5] (6749:6749:6749) (6819:6819:6819))
        (PORT d[6] (4199:4199:4199) (4132:4132:4132))
        (PORT d[7] (3905:3905:3905) (3952:3952:3952))
        (PORT d[8] (4412:4412:4412) (4456:4456:4456))
        (PORT d[9] (4527:4527:4527) (4716:4716:4716))
        (PORT d[10] (3558:3558:3558) (3606:3606:3606))
        (PORT d[11] (5377:5377:5377) (5441:5441:5441))
        (PORT d[12] (4572:4572:4572) (4502:4502:4502))
        (PORT clk (2517:2517:2517) (2538:2538:2538))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a14.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4303:4303:4303) (4231:4231:4231))
        (PORT clk (2517:2517:2517) (2538:2538:2538))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a14.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5171:5171:5171) (5037:5037:5037))
        (PORT clk (2517:2517:2517) (2538:2538:2538))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a14.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2542:2542:2542))
        (PORT d[0] (4825:4825:4825) (4778:4778:4778))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a14.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2543:2543:2543))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a14.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2543:2543:2543))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a14.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2543:2543:2543))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a14.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2543:2543:2543))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a14.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2544:2544:2544) (2551:2551:2551))
        (PORT clk (2471:2471:2471) (2454:2454:2454))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a14.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4976:4976:4976) (5047:5047:5047))
        (PORT d[1] (5009:5009:5009) (5223:5223:5223))
        (PORT d[2] (3334:3334:3334) (3400:3400:3400))
        (PORT d[3] (4427:4427:4427) (4342:4342:4342))
        (PORT d[4] (6237:6237:6237) (6489:6489:6489))
        (PORT d[5] (4663:4663:4663) (4861:4861:4861))
        (PORT d[6] (5445:5445:5445) (5347:5347:5347))
        (PORT d[7] (4714:4714:4714) (4861:4861:4861))
        (PORT d[8] (4505:4505:4505) (4404:4404:4404))
        (PORT d[9] (7185:7185:7185) (7224:7224:7224))
        (PORT d[10] (6359:6359:6359) (6406:6406:6406))
        (PORT d[11] (4478:4478:4478) (4681:4681:4681))
        (PORT d[12] (6737:6737:6737) (6908:6908:6908))
        (PORT clk (2466:2466:2466) (2450:2450:2450))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a14.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3418:3418:3418) (3435:3435:3435))
        (PORT clk (2466:2466:2466) (2450:2450:2450))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a14.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2454:2454:2454))
        (PORT d[0] (4311:4311:4311) (4326:4326:4326))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a14.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2455:2455:2455))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a14.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2455:2455:2455))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a14.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2455:2455:2455))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a14.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2455:2455:2455))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[14\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2288:2288:2288) (2304:2304:2304))
        (PORT datab (3378:3378:3378) (3514:3514:3514))
        (PORT datac (2814:2814:2814) (2768:2768:2768))
        (PORT datad (1316:1316:1316) (1268:1268:1268))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (402:402:402) (378:378:378))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a46.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3504:3504:3504) (3485:3485:3485))
        (PORT clk (2493:2493:2493) (2521:2521:2521))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a46.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6457:6457:6457) (6298:6298:6298))
        (PORT d[1] (6449:6449:6449) (6217:6217:6217))
        (PORT d[2] (5902:5902:5902) (5876:5876:5876))
        (PORT d[3] (6244:6244:6244) (6118:6118:6118))
        (PORT d[4] (5165:5165:5165) (5208:5208:5208))
        (PORT d[5] (5961:5961:5961) (5955:5955:5955))
        (PORT d[6] (5472:5472:5472) (5460:5460:5460))
        (PORT d[7] (4698:4698:4698) (4778:4778:4778))
        (PORT d[8] (5524:5524:5524) (5463:5463:5463))
        (PORT d[9] (4825:4825:4825) (5036:5036:5036))
        (PORT d[10] (4504:4504:4504) (4557:4557:4557))
        (PORT d[11] (6209:6209:6209) (6271:6271:6271))
        (PORT d[12] (6319:6319:6319) (6127:6127:6127))
        (PORT clk (2489:2489:2489) (2517:2517:2517))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a46.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3691:3691:3691) (3755:3755:3755))
        (PORT clk (2489:2489:2489) (2517:2517:2517))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a46.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5926:5926:5926) (5724:5724:5724))
        (PORT clk (2489:2489:2489) (2517:2517:2517))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a46.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2521:2521:2521))
        (PORT d[0] (5112:5112:5112) (5085:5085:5085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a46.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2522:2522:2522))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a46.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2522:2522:2522))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a46.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2522:2522:2522))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a46.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2522:2522:2522))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a46.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2820:2820:2820) (2702:2702:2702))
        (PORT clk (2442:2442:2442) (2434:2434:2434))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a46.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4707:4707:4707) (4813:4813:4813))
        (PORT d[1] (5223:5223:5223) (5414:5414:5414))
        (PORT d[2] (4340:4340:4340) (4415:4415:4415))
        (PORT d[3] (5101:5101:5101) (5299:5299:5299))
        (PORT d[4] (5140:5140:5140) (5332:5332:5332))
        (PORT d[5] (5090:5090:5090) (5356:5356:5356))
        (PORT d[6] (6905:6905:6905) (6676:6676:6676))
        (PORT d[7] (5187:5187:5187) (5383:5383:5383))
        (PORT d[8] (7301:7301:7301) (7354:7354:7354))
        (PORT d[9] (7951:7951:7951) (8012:8012:8012))
        (PORT d[10] (6463:6463:6463) (6574:6574:6574))
        (PORT d[11] (4205:4205:4205) (4423:4423:4423))
        (PORT d[12] (8158:8158:8158) (8336:8336:8336))
        (PORT clk (2437:2437:2437) (2430:2430:2430))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a46.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3866:3866:3866) (4026:4026:4026))
        (PORT clk (2437:2437:2437) (2430:2430:2430))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a46.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2442:2442:2442) (2434:2434:2434))
        (PORT d[0] (6918:6918:6918) (6922:6922:6922))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a46.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2443:2443:2443) (2435:2435:2435))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a46.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2443:2443:2443) (2435:2435:2435))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a46.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2443:2443:2443) (2435:2435:2435))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a46.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2443:2443:2443) (2435:2435:2435))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a110.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3404:3404:3404) (3348:3348:3348))
        (PORT clk (2532:2532:2532) (2555:2555:2555))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a110.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4609:4609:4609) (4546:4546:4546))
        (PORT d[1] (4809:4809:4809) (4714:4714:4714))
        (PORT d[2] (4698:4698:4698) (4663:4663:4663))
        (PORT d[3] (5220:5220:5220) (5126:5126:5126))
        (PORT d[4] (4782:4782:4782) (4784:4784:4784))
        (PORT d[5] (6374:6374:6374) (6447:6447:6447))
        (PORT d[6] (4576:4576:4576) (4508:4508:4508))
        (PORT d[7] (4236:4236:4236) (4280:4280:4280))
        (PORT d[8] (4381:4381:4381) (4419:4419:4419))
        (PORT d[9] (4179:4179:4179) (4371:4371:4371))
        (PORT d[10] (4150:4150:4150) (4163:4163:4163))
        (PORT d[11] (5026:5026:5026) (5100:5100:5100))
        (PORT d[12] (4899:4899:4899) (4830:4830:4830))
        (PORT clk (2528:2528:2528) (2551:2551:2551))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a110.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4091:4091:4091) (4002:4002:4002))
        (PORT clk (2528:2528:2528) (2551:2551:2551))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a110.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5523:5523:5523) (5385:5385:5385))
        (PORT clk (2528:2528:2528) (2551:2551:2551))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a110.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2555:2555:2555))
        (PORT d[0] (6590:6590:6590) (6512:6512:6512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a110.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2556:2556:2556))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a110.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2556:2556:2556))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a110.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2556:2556:2556))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a110.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2556:2556:2556))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a110.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2190:2190:2190) (2205:2205:2205))
        (PORT clk (2481:2481:2481) (2468:2468:2468))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a110.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4012:4012:4012) (4121:4121:4121))
        (PORT d[1] (5089:5089:5089) (5325:5325:5325))
        (PORT d[2] (3661:3661:3661) (3724:3724:3724))
        (PORT d[3] (4768:4768:4768) (4681:4681:4681))
        (PORT d[4] (5908:5908:5908) (6164:6164:6164))
        (PORT d[5] (4287:4287:4287) (4488:4488:4488))
        (PORT d[6] (5801:5801:5801) (5699:5699:5699))
        (PORT d[7] (4347:4347:4347) (4498:4498:4498))
        (PORT d[8] (4844:4844:4844) (4735:4735:4735))
        (PORT d[9] (6897:6897:6897) (6943:6943:6943))
        (PORT d[10] (5781:5781:5781) (5853:5853:5853))
        (PORT d[11] (4163:4163:4163) (4380:4380:4380))
        (PORT d[12] (7152:7152:7152) (7320:7320:7320))
        (PORT clk (2476:2476:2476) (2464:2464:2464))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a110.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5509:5509:5509) (5547:5547:5547))
        (PORT clk (2476:2476:2476) (2464:2464:2464))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a110.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2468:2468:2468))
        (PORT d[0] (6111:6111:6111) (6139:6139:6139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a110.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2469:2469:2469))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a110.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2469:2469:2469))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a110.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2469:2469:2469))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a110.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2469:2469:2469))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[14\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (276:276:276))
        (PORT datab (3377:3377:3377) (3512:3512:3512))
        (PORT datac (2500:2500:2500) (2400:2400:2400))
        (PORT datad (1432:1432:1432) (1416:1416:1416))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1945:1945:1945) (1980:1980:1980))
        (PORT datac (3017:3017:3017) (3157:3157:3157))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2085:2085:2085) (2100:2100:2100))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (4461:4461:4461) (4473:4473:4473))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (279:279:279))
        (PORT datac (3016:3016:3016) (3156:3156:3156))
        (PORT datad (278:278:278) (351:351:351))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2085:2085:2085) (2100:2100:2100))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (4461:4461:4461) (4473:4473:4473))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (278:278:278))
        (PORT datab (3055:3055:3055) (3189:3189:3189))
        (PORT datac (278:278:278) (359:359:359))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2085:2085:2085) (2100:2100:2100))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (4461:4461:4461) (4473:4473:4473))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (236:236:236) (270:270:270))
        (PORT datac (3010:3010:3010) (3149:3149:3149))
        (PORT datad (280:280:280) (353:353:353))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2085:2085:2085) (2100:2100:2100))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (4461:4461:4461) (4473:4473:4473))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst3\|Selector10\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (2079:2079:2079) (2139:2139:2139))
        (PORT datad (3438:3438:3438) (3440:3440:3440))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a10.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2308:2308:2308) (2298:2298:2298))
        (PORT clk (2563:2563:2563) (2589:2589:2589))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a10.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1741:1741:1741) (1772:1772:1772))
        (PORT d[1] (2724:2724:2724) (2718:2718:2718))
        (PORT d[2] (2153:2153:2153) (2172:2172:2172))
        (PORT d[3] (2734:2734:2734) (2710:2710:2710))
        (PORT d[4] (2138:2138:2138) (2146:2146:2146))
        (PORT d[5] (6206:6206:6206) (6323:6323:6323))
        (PORT d[6] (6360:6360:6360) (6382:6382:6382))
        (PORT d[7] (2395:2395:2395) (2385:2385:2385))
        (PORT d[8] (3044:3044:3044) (3035:3035:3035))
        (PORT d[9] (3156:3156:3156) (3196:3196:3196))
        (PORT d[10] (2709:2709:2709) (2703:2703:2703))
        (PORT d[11] (6200:6200:6200) (6337:6337:6337))
        (PORT d[12] (2772:2772:2772) (2957:2957:2957))
        (PORT clk (2559:2559:2559) (2585:2585:2585))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a10.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2843:2843:2843) (2701:2701:2701))
        (PORT clk (2559:2559:2559) (2585:2585:2585))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a10.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5576:5576:5576) (5477:5477:5477))
        (PORT clk (2559:2559:2559) (2585:2585:2585))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a10.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2563:2563:2563) (2589:2589:2589))
        (PORT d[0] (5397:5397:5397) (5532:5532:5532))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a10.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2564:2564:2564) (2590:2590:2590))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a10.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2564:2564:2564) (2590:2590:2590))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a10.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2564:2564:2564) (2590:2590:2590))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a10.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2564:2564:2564) (2590:2590:2590))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a10.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1926:1926:1926) (1925:1925:1925))
        (PORT clk (2512:2512:2512) (2501:2501:2501))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a10.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3917:3917:3917) (3948:3948:3948))
        (PORT d[1] (3315:3315:3315) (3366:3366:3366))
        (PORT d[2] (4405:4405:4405) (4423:4423:4423))
        (PORT d[3] (3826:3826:3826) (3881:3881:3881))
        (PORT d[4] (3941:3941:3941) (4028:4028:4028))
        (PORT d[5] (3353:3353:3353) (3427:3427:3427))
        (PORT d[6] (3999:3999:3999) (3933:3933:3933))
        (PORT d[7] (4152:4152:4152) (4325:4325:4325))
        (PORT d[8] (4489:4489:4489) (4408:4408:4408))
        (PORT d[9] (4168:4168:4168) (4097:4097:4097))
        (PORT d[10] (4222:4222:4222) (4156:4156:4156))
        (PORT d[11] (3814:3814:3814) (3989:3989:3989))
        (PORT d[12] (4312:4312:4312) (4252:4252:4252))
        (PORT clk (2507:2507:2507) (2497:2497:2497))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a10.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3070:3070:3070) (3054:3054:3054))
        (PORT clk (2507:2507:2507) (2497:2497:2497))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a10.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2501:2501:2501))
        (PORT d[0] (4649:4649:4649) (4625:4625:4625))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a10.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a10.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a10.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a10.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a74.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2617:2617:2617) (2600:2600:2600))
        (PORT clk (2566:2566:2566) (2593:2593:2593))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a74.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2105:2105:2105) (2117:2117:2117))
        (PORT d[1] (2697:2697:2697) (2689:2689:2689))
        (PORT d[2] (1787:1787:1787) (1817:1817:1817))
        (PORT d[3] (2788:2788:2788) (2767:2767:2767))
        (PORT d[4] (2152:2152:2152) (2159:2159:2159))
        (PORT d[5] (6836:6836:6836) (6927:6927:6927))
        (PORT d[6] (6321:6321:6321) (6340:6340:6340))
        (PORT d[7] (2087:2087:2087) (2090:2090:2090))
        (PORT d[8] (3076:3076:3076) (3071:3071:3071))
        (PORT d[9] (4047:4047:4047) (4058:4058:4058))
        (PORT d[10] (3036:3036:3036) (3016:3016:3016))
        (PORT d[11] (6238:6238:6238) (6380:6380:6380))
        (PORT d[12] (3095:3095:3095) (3253:3253:3253))
        (PORT clk (2562:2562:2562) (2589:2589:2589))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a74.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2363:2363:2363) (2265:2265:2265))
        (PORT clk (2562:2562:2562) (2589:2589:2589))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a74.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5611:5611:5611) (5514:5514:5514))
        (PORT clk (2562:2562:2562) (2589:2589:2589))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a74.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2566:2566:2566) (2593:2593:2593))
        (PORT d[0] (2635:2635:2635) (2568:2568:2568))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a74.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2567:2567:2567) (2594:2594:2594))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a74.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2567:2567:2567) (2594:2594:2594))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a74.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2567:2567:2567) (2594:2594:2594))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a74.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2567:2567:2567) (2594:2594:2594))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a74.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1607:1607:1607) (1621:1621:1621))
        (PORT clk (2515:2515:2515) (2504:2504:2504))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a74.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3934:3934:3934) (3977:3977:3977))
        (PORT d[1] (3031:3031:3031) (3110:3110:3110))
        (PORT d[2] (4406:4406:4406) (4426:4426:4426))
        (PORT d[3] (3791:3791:3791) (3831:3831:3831))
        (PORT d[4] (3961:3961:3961) (4050:4050:4050))
        (PORT d[5] (3353:3353:3353) (3426:3426:3426))
        (PORT d[6] (4267:4267:4267) (4191:4191:4191))
        (PORT d[7] (3890:3890:3890) (4091:4091:4091))
        (PORT d[8] (4198:4198:4198) (4121:4121:4121))
        (PORT d[9] (4200:4200:4200) (4133:4133:4133))
        (PORT d[10] (4223:4223:4223) (4157:4157:4157))
        (PORT d[11] (3568:3568:3568) (3765:3765:3765))
        (PORT d[12] (4281:4281:4281) (4217:4217:4217))
        (PORT clk (2510:2510:2510) (2500:2500:2500))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a74.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4255:4255:4255) (4073:4073:4073))
        (PORT clk (2510:2510:2510) (2500:2500:2500))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a74.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2504:2504:2504))
        (PORT d[0] (4164:4164:4164) (4217:4217:4217))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a74.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2505:2505:2505))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a74.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2505:2505:2505))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a74.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2505:2505:2505))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a74.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2505:2505:2505))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[10\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1829:1829:1829) (1727:1727:1727))
        (PORT datab (3366:3366:3366) (3532:3532:3532))
        (PORT datac (3683:3683:3683) (3749:3749:3749))
        (PORT datad (1433:1433:1433) (1350:1350:1350))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a106.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2842:2842:2842) (2907:2907:2907))
        (PORT clk (2509:2509:2509) (2531:2531:2531))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a106.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8899:8899:8899) (8847:8847:8847))
        (PORT d[1] (3747:3747:3747) (3659:3659:3659))
        (PORT d[2] (4216:4216:4216) (4127:4127:4127))
        (PORT d[3] (4191:4191:4191) (4237:4237:4237))
        (PORT d[4] (4433:4433:4433) (4331:4331:4331))
        (PORT d[5] (6955:6955:6955) (7087:7087:7087))
        (PORT d[6] (6948:6948:6948) (6946:6946:6946))
        (PORT d[7] (3933:3933:3933) (3931:3931:3931))
        (PORT d[8] (4853:4853:4853) (4755:4755:4755))
        (PORT d[9] (4399:4399:4399) (4546:4546:4546))
        (PORT d[10] (4347:4347:4347) (4255:4255:4255))
        (PORT d[11] (5986:5986:5986) (6140:6140:6140))
        (PORT d[12] (2961:2961:2961) (3079:3079:3079))
        (PORT clk (2505:2505:2505) (2527:2527:2527))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a106.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5344:5344:5344) (5402:5402:5402))
        (PORT clk (2505:2505:2505) (2527:2527:2527))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a106.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6600:6600:6600) (6574:6574:6574))
        (PORT clk (2505:2505:2505) (2527:2527:2527))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a106.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2531:2531:2531))
        (PORT d[0] (5989:5989:5989) (5994:5994:5994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a106.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2532:2532:2532))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a106.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2532:2532:2532))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a106.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2532:2532:2532))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a106.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2532:2532:2532))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a106.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1547:1547:1547) (1576:1576:1576))
        (PORT clk (2459:2459:2459) (2443:2443:2443))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a106.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4704:4704:4704) (4771:4771:4771))
        (PORT d[1] (4223:4223:4223) (4379:4379:4379))
        (PORT d[2] (4809:4809:4809) (4856:4856:4856))
        (PORT d[3] (3609:3609:3609) (3670:3670:3670))
        (PORT d[4] (4301:4301:4301) (4400:4400:4400))
        (PORT d[5] (4037:4037:4037) (4250:4250:4250))
        (PORT d[6] (6871:6871:6871) (6662:6662:6662))
        (PORT d[7] (4545:4545:4545) (4774:4774:4774))
        (PORT d[8] (4887:4887:4887) (4836:4836:4836))
        (PORT d[9] (4987:4987:4987) (4859:4859:4859))
        (PORT d[10] (4353:4353:4353) (4354:4354:4354))
        (PORT d[11] (3851:3851:3851) (4088:4088:4088))
        (PORT d[12] (6315:6315:6315) (6435:6435:6435))
        (PORT clk (2454:2454:2454) (2439:2439:2439))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a106.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5079:5079:5079) (5060:5060:5060))
        (PORT clk (2454:2454:2454) (2439:2439:2439))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a106.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2459:2459:2459) (2443:2443:2443))
        (PORT d[0] (5416:5416:5416) (5408:5408:5408))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a106.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2460:2460:2460) (2444:2444:2444))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a106.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2460:2460:2460) (2444:2444:2444))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a106.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2460:2460:2460) (2444:2444:2444))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a106.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2460:2460:2460) (2444:2444:2444))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a42.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2759:2759:2759) (2817:2817:2817))
        (PORT clk (2503:2503:2503) (2524:2524:2524))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a42.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8898:8898:8898) (8858:8858:8858))
        (PORT d[1] (3755:3755:3755) (3668:3668:3668))
        (PORT d[2] (3950:3950:3950) (3890:3890:3890))
        (PORT d[3] (4137:4137:4137) (4180:4180:4180))
        (PORT d[4] (3817:3817:3817) (3737:3737:3737))
        (PORT d[5] (6853:6853:6853) (6986:6986:6986))
        (PORT d[6] (6612:6612:6612) (6620:6620:6620))
        (PORT d[7] (4523:4523:4523) (4511:4511:4511))
        (PORT d[8] (4876:4876:4876) (4781:4781:4781))
        (PORT d[9] (3728:3728:3728) (3886:3886:3886))
        (PORT d[10] (4129:4129:4129) (4063:4063:4063))
        (PORT d[11] (5994:5994:5994) (6150:6150:6150))
        (PORT d[12] (2679:2679:2679) (2807:2807:2807))
        (PORT clk (2499:2499:2499) (2520:2520:2520))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a42.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4340:4340:4340) (4433:4433:4433))
        (PORT clk (2499:2499:2499) (2520:2520:2520))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a42.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6599:6599:6599) (6573:6573:6573))
        (PORT clk (2499:2499:2499) (2520:2520:2520))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a42.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2524:2524:2524))
        (PORT d[0] (5225:5225:5225) (5176:5176:5176))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a42.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2525:2525:2525))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a42.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2525:2525:2525))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a42.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2525:2525:2525))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a42.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2525:2525:2525))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a42.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1520:1520:1520) (1548:1548:1548))
        (PORT clk (2452:2452:2452) (2436:2436:2436))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a42.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4717:4717:4717) (4783:4783:4783))
        (PORT d[1] (4215:4215:4215) (4370:4370:4370))
        (PORT d[2] (4819:4819:4819) (4851:4851:4851))
        (PORT d[3] (3562:3562:3562) (3621:3621:3621))
        (PORT d[4] (4671:4671:4671) (4785:4785:4785))
        (PORT d[5] (4005:4005:4005) (4214:4214:4214))
        (PORT d[6] (7167:7167:7167) (6954:6954:6954))
        (PORT d[7] (4575:4575:4575) (4809:4809:4809))
        (PORT d[8] (4925:4925:4925) (4879:4879:4879))
        (PORT d[9] (5026:5026:5026) (4902:4902:4902))
        (PORT d[10] (4360:4360:4360) (4362:4362:4362))
        (PORT d[11] (3902:3902:3902) (4133:4133:4133))
        (PORT d[12] (6380:6380:6380) (6506:6506:6506))
        (PORT clk (2447:2447:2447) (2432:2432:2432))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a42.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3299:3299:3299) (3358:3358:3358))
        (PORT clk (2447:2447:2447) (2432:2432:2432))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a42.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2452:2452:2452) (2436:2436:2436))
        (PORT d[0] (6246:6246:6246) (6166:6166:6166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a42.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2453:2453:2453) (2437:2437:2437))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a42.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2453:2453:2453) (2437:2437:2437))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a42.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2453:2453:2453) (2437:2437:2437))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a42.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2453:2453:2453) (2437:2437:2437))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[10\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (278:278:278))
        (PORT datab (3368:3368:3368) (3535:3535:3535))
        (PORT datac (1335:1335:1335) (1287:1287:1287))
        (PORT datad (1602:1602:1602) (1557:1557:1557))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2964:2964:2964) (3079:3079:3079))
        (PORT datac (2750:2750:2750) (2780:2780:2780))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2148:2148:2148) (2164:2164:2164))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (3628:3628:3628) (3563:3563:3563))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst3\|Selector9\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (4163:4163:4163) (4299:4299:4299))
        (PORT datad (3437:3437:3437) (3439:3439:3439))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a73.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3127:3127:3127) (3029:3029:3029))
        (PORT clk (2566:2566:2566) (2587:2587:2587))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a73.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2427:2427:2427) (2428:2428:2428))
        (PORT d[1] (1722:1722:1722) (1729:1729:1729))
        (PORT d[2] (1459:1459:1459) (1496:1496:1496))
        (PORT d[3] (1744:1744:1744) (1749:1749:1749))
        (PORT d[4] (1820:1820:1820) (1830:1830:1830))
        (PORT d[5] (1790:1790:1790) (1789:1789:1789))
        (PORT d[6] (6349:6349:6349) (6372:6372:6372))
        (PORT d[7] (2708:2708:2708) (2689:2689:2689))
        (PORT d[8] (3400:3400:3400) (3387:3387:3387))
        (PORT d[9] (1809:1809:1809) (1856:1856:1856))
        (PORT d[10] (3667:3667:3667) (3624:3624:3624))
        (PORT d[11] (6576:6576:6576) (6710:6710:6710))
        (PORT d[12] (3426:3426:3426) (3578:3578:3578))
        (PORT clk (2562:2562:2562) (2583:2583:2583))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a73.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1996:1996:1996) (1894:1894:1894))
        (PORT clk (2562:2562:2562) (2583:2583:2583))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a73.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4888:4888:4888) (4818:4818:4818))
        (PORT clk (2562:2562:2562) (2583:2583:2583))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a73.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2566:2566:2566) (2587:2587:2587))
        (PORT d[0] (2940:2940:2940) (2863:2863:2863))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a73.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2567:2567:2567) (2588:2588:2588))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a73.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2567:2567:2567) (2588:2588:2588))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a73.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2567:2567:2567) (2588:2588:2588))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a73.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2567:2567:2567) (2588:2588:2588))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a73.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1958:1958:1958) (1976:1976:1976))
        (PORT clk (2515:2515:2515) (2499:2499:2499))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a73.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4585:4585:4585) (4614:4614:4614))
        (PORT d[1] (3065:3065:3065) (3145:3145:3145))
        (PORT d[2] (4742:4742:4742) (4792:4792:4792))
        (PORT d[3] (4146:4146:4146) (4175:4175:4175))
        (PORT d[4] (3898:3898:3898) (3983:3983:3983))
        (PORT d[5] (3326:3326:3326) (3398:3398:3398))
        (PORT d[6] (4666:4666:4666) (4585:4585:4585))
        (PORT d[7] (4214:4214:4214) (4409:4409:4409))
        (PORT d[8] (4515:4515:4515) (4432:4432:4432))
        (PORT d[9] (4543:4543:4543) (4469:4469:4469))
        (PORT d[10] (4558:4558:4558) (4484:4484:4484))
        (PORT d[11] (3540:3540:3540) (3740:3740:3740))
        (PORT d[12] (4614:4614:4614) (4543:4543:4543))
        (PORT clk (2510:2510:2510) (2495:2495:2495))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a73.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4566:4566:4566) (4375:4375:4375))
        (PORT clk (2510:2510:2510) (2495:2495:2495))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a73.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2499:2499:2499))
        (PORT d[0] (4495:4495:4495) (4542:4542:4542))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a73.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2500:2500:2500))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a73.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2500:2500:2500))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a73.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2500:2500:2500))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a73.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2500:2500:2500))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a9.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2440:2440:2440) (2385:2385:2385))
        (PORT clk (2575:2575:2575) (2602:2602:2602))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a9.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1415:1415:1415) (1452:1452:1452))
        (PORT d[1] (3059:3059:3059) (3042:3042:3042))
        (PORT d[2] (1771:1771:1771) (1789:1789:1789))
        (PORT d[3] (3122:3122:3122) (3091:3091:3091))
        (PORT d[4] (1792:1792:1792) (1803:1803:1803))
        (PORT d[5] (1822:1822:1822) (1823:1823:1823))
        (PORT d[6] (6352:6352:6352) (6372:6372:6372))
        (PORT d[7] (2712:2712:2712) (2693:2693:2693))
        (PORT d[8] (3403:3403:3403) (3386:3386:3386))
        (PORT d[9] (3448:3448:3448) (3479:3479:3479))
        (PORT d[10] (3023:3023:3023) (3011:3011:3011))
        (PORT d[11] (6538:6538:6538) (6671:6671:6671))
        (PORT d[12] (3117:3117:3117) (3280:3280:3280))
        (PORT clk (2571:2571:2571) (2598:2598:2598))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a9.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2876:2876:2876) (2733:2733:2733))
        (PORT clk (2571:2571:2571) (2598:2598:2598))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a9.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4902:4902:4902) (4831:4831:4831))
        (PORT clk (2571:2571:2571) (2598:2598:2598))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a9.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2575:2575:2575) (2602:2602:2602))
        (PORT d[0] (5751:5751:5751) (5871:5871:5871))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a9.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2576:2576:2576) (2603:2603:2603))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a9.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2576:2576:2576) (2603:2603:2603))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a9.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2576:2576:2576) (2603:2603:2603))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a9.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2576:2576:2576) (2603:2603:2603))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a9.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2529:2529:2529) (2533:2533:2533))
        (PORT clk (2523:2523:2523) (2514:2514:2514))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a9.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4293:4293:4293) (4333:4333:4333))
        (PORT d[1] (3650:3650:3650) (3700:3700:3700))
        (PORT d[2] (4707:4707:4707) (4756:4756:4756))
        (PORT d[3] (4181:4181:4181) (4231:4231:4231))
        (PORT d[4] (3889:3889:3889) (3976:3976:3976))
        (PORT d[5] (3051:3051:3051) (3133:3133:3133))
        (PORT d[6] (4314:4314:4314) (4242:4242:4242))
        (PORT d[7] (4213:4213:4213) (4408:4408:4408))
        (PORT d[8] (4848:4848:4848) (4758:4758:4758))
        (PORT d[9] (4510:4510:4510) (4434:4434:4434))
        (PORT d[10] (4557:4557:4557) (4484:4484:4484))
        (PORT d[11] (3761:3761:3761) (3937:3937:3937))
        (PORT d[12] (4630:4630:4630) (4557:4557:4557))
        (PORT clk (2518:2518:2518) (2510:2510:2510))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a9.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2747:2747:2747) (2728:2728:2728))
        (PORT clk (2518:2518:2518) (2510:2510:2510))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a9.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2514:2514:2514))
        (PORT d[0] (4329:4329:4329) (4312:4312:4312))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a9.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2515:2515:2515))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a9.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2515:2515:2515))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a9.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2515:2515:2515))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a9.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2515:2515:2515))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a41.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3178:3178:3178) (3021:3021:3021))
        (PORT clk (2556:2556:2556) (2583:2583:2583))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a41.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7529:7529:7529) (7427:7427:7427))
        (PORT d[1] (5741:5741:5741) (5511:5511:5511))
        (PORT d[2] (4938:4938:4938) (4884:4884:4884))
        (PORT d[3] (4250:4250:4250) (4287:4287:4287))
        (PORT d[4] (5542:5542:5542) (5414:5414:5414))
        (PORT d[5] (6567:6567:6567) (6658:6658:6658))
        (PORT d[6] (6325:6325:6325) (6378:6378:6378))
        (PORT d[7] (4196:4196:4196) (4176:4176:4176))
        (PORT d[8] (5856:5856:5856) (5718:5718:5718))
        (PORT d[9] (3716:3716:3716) (3868:3868:3868))
        (PORT d[10] (5628:5628:5628) (5730:5730:5730))
        (PORT d[11] (6275:6275:6275) (6418:6418:6418))
        (PORT d[12] (3846:3846:3846) (3994:3994:3994))
        (PORT clk (2552:2552:2552) (2579:2579:2579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a41.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3663:3663:3663) (3746:3746:3746))
        (PORT clk (2552:2552:2552) (2579:2579:2579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a41.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5762:5762:5762) (5792:5792:5792))
        (PORT clk (2552:2552:2552) (2579:2579:2579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a41.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2583:2583:2583))
        (PORT d[0] (5938:5938:5938) (5921:5921:5921))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a41.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a41.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2584:2584:2584))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a41.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a41.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a41.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2946:2946:2946) (2830:2830:2830))
        (PORT clk (2505:2505:2505) (2495:2495:2495))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a41.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5548:5548:5548) (5579:5579:5579))
        (PORT d[1] (3747:3747:3747) (3885:3885:3885))
        (PORT d[2] (4907:4907:4907) (4966:4966:4966))
        (PORT d[3] (5168:5168:5168) (5221:5221:5221))
        (PORT d[4] (4293:4293:4293) (4412:4412:4412))
        (PORT d[5] (3958:3958:3958) (4161:4161:4161))
        (PORT d[6] (7186:7186:7186) (6943:6943:6943))
        (PORT d[7] (5212:5212:5212) (5408:5408:5408))
        (PORT d[8] (6180:6180:6180) (6113:6113:6113))
        (PORT d[9] (7221:7221:7221) (7263:7263:7263))
        (PORT d[10] (5364:5364:5364) (5367:5367:5367))
        (PORT d[11] (3975:3975:3975) (4214:4214:4214))
        (PORT d[12] (6358:6358:6358) (6488:6488:6488))
        (PORT clk (2500:2500:2500) (2491:2491:2491))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a41.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3414:3414:3414) (3532:3532:3532))
        (PORT clk (2500:2500:2500) (2491:2491:2491))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a41.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2495:2495:2495))
        (PORT d[0] (5858:5858:5858) (5808:5808:5808))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a41.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2496:2496:2496))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a41.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2496:2496:2496))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a41.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2496:2496:2496))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a41.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2496:2496:2496))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[9\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1836:1836:1836) (1750:1750:1750))
        (PORT datab (3365:3365:3365) (3532:3532:3532))
        (PORT datac (3683:3683:3683) (3749:3749:3749))
        (PORT datad (2519:2519:2519) (2428:2428:2428))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a105.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3798:3798:3798) (3609:3609:3609))
        (PORT clk (2559:2559:2559) (2586:2586:2586))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a105.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7867:7867:7867) (7756:7756:7756))
        (PORT d[1] (5736:5736:5736) (5503:5503:5503))
        (PORT d[2] (4992:4992:4992) (4941:4941:4941))
        (PORT d[3] (4531:4531:4531) (4571:4571:4571))
        (PORT d[4] (5523:5523:5523) (5392:5392:5392))
        (PORT d[5] (6541:6541:6541) (6631:6631:6631))
        (PORT d[6] (6318:6318:6318) (6379:6379:6379))
        (PORT d[7] (4202:4202:4202) (4181:4181:4181))
        (PORT d[8] (5856:5856:5856) (5717:5717:5717))
        (PORT d[9] (3727:3727:3727) (3880:3880:3880))
        (PORT d[10] (5629:5629:5629) (5731:5731:5731))
        (PORT d[11] (6611:6611:6611) (6746:6746:6746))
        (PORT d[12] (3841:3841:3841) (3987:3987:3987))
        (PORT clk (2555:2555:2555) (2582:2582:2582))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a105.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4626:4626:4626) (4651:4651:4651))
        (PORT clk (2555:2555:2555) (2582:2582:2582))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a105.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6079:6079:6079) (6116:6116:6116))
        (PORT clk (2555:2555:2555) (2582:2582:2582))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a105.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2559:2559:2559) (2586:2586:2586))
        (PORT d[0] (5898:5898:5898) (5872:5872:5872))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a105.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2560:2560:2560) (2587:2587:2587))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a105.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2560:2560:2560) (2587:2587:2587))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a105.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2560:2560:2560) (2587:2587:2587))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a105.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2560:2560:2560) (2587:2587:2587))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a105.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2291:2291:2291) (2203:2203:2203))
        (PORT clk (2508:2508:2508) (2498:2498:2498))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a105.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5561:5561:5561) (5592:5592:5592))
        (PORT d[1] (3788:3788:3788) (3916:3916:3916))
        (PORT d[2] (4908:4908:4908) (4967:4967:4967))
        (PORT d[3] (5206:5206:5206) (5260:5260:5260))
        (PORT d[4] (4665:4665:4665) (4771:4771:4771))
        (PORT d[5] (3931:3931:3931) (4133:4133:4133))
        (PORT d[6] (7165:7165:7165) (6921:6921:6921))
        (PORT d[7] (5207:5207:5207) (5402:5402:5402))
        (PORT d[8] (6768:6768:6768) (6683:6683:6683))
        (PORT d[9] (7522:7522:7522) (7559:7559:7559))
        (PORT d[10] (5424:5424:5424) (5431:5431:5431))
        (PORT d[11] (3956:3956:3956) (4193:4193:4193))
        (PORT d[12] (6333:6333:6333) (6461:6461:6461))
        (PORT clk (2503:2503:2503) (2494:2494:2494))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a105.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5932:5932:5932) (6014:6014:6014))
        (PORT clk (2503:2503:2503) (2494:2494:2494))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a105.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2498:2498:2498))
        (PORT d[0] (5467:5467:5467) (5464:5464:5464))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a105.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2499:2499:2499))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a105.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2499:2499:2499))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a105.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2499:2499:2499))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a105.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2499:2499:2499))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[9\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1847:1847:1847) (1762:1762:1762))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (3681:3681:3681) (3747:3747:3747))
        (PORT datad (2266:2266:2266) (2265:2265:2265))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2963:2963:2963) (3077:3077:3077))
        (PORT datab (312:312:312) (397:397:397))
        (PORT datac (203:203:203) (234:234:234))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2148:2148:2148) (2164:2164:2164))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (3628:3628:3628) (3563:3563:3563))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst3\|Selector8\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (3472:3472:3472) (3714:3714:3714))
        (PORT datad (3440:3440:3440) (3441:3441:3441))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3549:3549:3549) (3485:3485:3485))
        (PORT clk (2550:2550:2550) (2577:2577:2577))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7516:7516:7516) (7413:7413:7413))
        (PORT d[1] (5774:5774:5774) (5538:5538:5538))
        (PORT d[2] (4561:4561:4561) (4517:4517:4517))
        (PORT d[3] (4175:4175:4175) (4206:4206:4206))
        (PORT d[4] (5228:5228:5228) (5097:5097:5097))
        (PORT d[5] (6187:6187:6187) (6286:6286:6286))
        (PORT d[6] (6306:6306:6306) (6367:6367:6367))
        (PORT d[7] (4118:4118:4118) (4089:4089:4089))
        (PORT d[8] (5507:5507:5507) (5373:5373:5373))
        (PORT d[9] (4067:4067:4067) (4201:4201:4201))
        (PORT d[10] (5609:5609:5609) (5708:5708:5708))
        (PORT d[11] (6299:6299:6299) (6443:6443:6443))
        (PORT d[12] (3465:3465:3465) (3615:3615:3615))
        (PORT clk (2546:2546:2546) (2573:2573:2573))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3951:3951:3951) (3870:3870:3870))
        (PORT clk (2546:2546:2546) (2573:2573:2573))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5743:5743:5743) (5786:5786:5786))
        (PORT clk (2546:2546:2546) (2573:2573:2573))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2577:2577:2577))
        (PORT d[0] (5668:5668:5668) (5781:5781:5781))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2578:2578:2578))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2578:2578:2578))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2578:2578:2578))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2578:2578:2578))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1598:1598:1598) (1668:1668:1668))
        (PORT clk (2499:2499:2499) (2489:2489:2489))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4879:4879:4879) (4941:4941:4941))
        (PORT d[1] (3850:3850:3850) (4001:4001:4001))
        (PORT d[2] (4539:4539:4539) (4605:4605:4605))
        (PORT d[3] (4193:4193:4193) (4267:4267:4267))
        (PORT d[4] (4616:4616:4616) (4737:4737:4737))
        (PORT d[5] (4314:4314:4314) (4512:4512:4512))
        (PORT d[6] (7211:7211:7211) (6968:6968:6968))
        (PORT d[7] (4842:4842:4842) (5042:5042:5042))
        (PORT d[8] (5548:5548:5548) (5510:5510:5510))
        (PORT d[9] (7217:7217:7217) (7262:7262:7262))
        (PORT d[10] (5050:5050:5050) (5070:5070:5070))
        (PORT d[11] (4174:4174:4174) (4394:4394:4394))
        (PORT d[12] (6346:6346:6346) (6476:6476:6476))
        (PORT clk (2494:2494:2494) (2485:2485:2485))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3312:3312:3312) (3387:3387:3387))
        (PORT clk (2494:2494:2494) (2485:2485:2485))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2489:2489:2489))
        (PORT d[0] (4328:4328:4328) (4343:4343:4343))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2490:2490:2490))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2490:2490:2490))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2490:2490:2490))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2490:2490:2490))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a72.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2070:2070:2070) (2032:2032:2032))
        (PORT clk (2546:2546:2546) (2572:2572:2572))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a72.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (9283:9283:9283) (9249:9249:9249))
        (PORT d[1] (4042:4042:4042) (3958:3958:3958))
        (PORT d[2] (4224:4224:4224) (4139:4139:4139))
        (PORT d[3] (3806:3806:3806) (3811:3811:3811))
        (PORT d[4] (3830:3830:3830) (3748:3748:3748))
        (PORT d[5] (6085:6085:6085) (6185:6185:6185))
        (PORT d[6] (7377:7377:7377) (7380:7380:7380))
        (PORT d[7] (3481:3481:3481) (3390:3390:3390))
        (PORT d[8] (5235:5235:5235) (5143:5143:5143))
        (PORT d[9] (3351:3351:3351) (3470:3470:3470))
        (PORT d[10] (4139:4139:4139) (4071:4071:4071))
        (PORT d[11] (6354:6354:6354) (6504:6504:6504))
        (PORT d[12] (2722:2722:2722) (2854:2854:2854))
        (PORT clk (2542:2542:2542) (2568:2568:2568))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a72.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3399:3399:3399) (3339:3339:3339))
        (PORT clk (2542:2542:2542) (2568:2568:2568))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a72.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4098:4098:4098) (3924:3924:3924))
        (PORT clk (2542:2542:2542) (2568:2568:2568))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a72.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2572:2572:2572))
        (PORT d[0] (6230:6230:6230) (6072:6072:6072))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a72.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a72.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2573:2573:2573))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a72.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a72.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a72.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1210:1210:1210) (1246:1246:1246))
        (PORT clk (2495:2495:2495) (2484:2484:2484))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a72.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5068:5068:5068) (5135:5135:5135))
        (PORT d[1] (4177:4177:4177) (4331:4331:4331))
        (PORT d[2] (5530:5530:5530) (5562:5562:5562))
        (PORT d[3] (3908:3908:3908) (3949:3949:3949))
        (PORT d[4] (5426:5426:5426) (5536:5536:5536))
        (PORT d[5] (5040:5040:5040) (5239:5239:5239))
        (PORT d[6] (7819:7819:7819) (7594:7594:7594))
        (PORT d[7] (5208:5208:5208) (5432:5432:5432))
        (PORT d[8] (5053:5053:5053) (4916:4916:4916))
        (PORT d[9] (6444:6444:6444) (6418:6418:6418))
        (PORT d[10] (5056:5056:5056) (5057:5057:5057))
        (PORT d[11] (4210:4210:4210) (4401:4401:4401))
        (PORT d[12] (7127:7127:7127) (7249:7249:7249))
        (PORT clk (2490:2490:2490) (2480:2480:2480))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a72.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5003:5003:5003) (4760:4760:4760))
        (PORT clk (2490:2490:2490) (2480:2480:2480))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a72.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2484:2484:2484))
        (PORT d[0] (4773:4773:4773) (4841:4841:4841))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a72.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2485:2485:2485))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a72.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2485:2485:2485))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a72.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2485:2485:2485))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a72.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2485:2485:2485))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[8\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2269:2269:2269) (2256:2256:2256))
        (PORT datab (3366:3366:3366) (3533:3533:3533))
        (PORT datac (3682:3682:3682) (3749:3749:3749))
        (PORT datad (944:944:944) (911:911:911))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a104.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3707:3707:3707) (3619:3619:3619))
        (PORT clk (2547:2547:2547) (2574:2574:2574))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a104.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7457:7457:7457) (7353:7353:7353))
        (PORT d[1] (5436:5436:5436) (5213:5213:5213))
        (PORT d[2] (4604:4604:4604) (4547:4547:4547))
        (PORT d[3] (4208:4208:4208) (4253:4253:4253))
        (PORT d[4] (5244:5244:5244) (5119:5119:5119))
        (PORT d[5] (6438:6438:6438) (6516:6516:6516))
        (PORT d[6] (6285:6285:6285) (6343:6343:6343))
        (PORT d[7] (3938:3938:3938) (3926:3926:3926))
        (PORT d[8] (5506:5506:5506) (5372:5372:5372))
        (PORT d[9] (3736:3736:3736) (3891:3891:3891))
        (PORT d[10] (5003:5003:5003) (5136:5136:5136))
        (PORT d[11] (5915:5915:5915) (6062:6062:6062))
        (PORT d[12] (3495:3495:3495) (3650:3650:3650))
        (PORT clk (2543:2543:2543) (2570:2570:2570))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a104.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4602:4602:4602) (4626:4626:4626))
        (PORT clk (2543:2543:2543) (2570:2570:2570))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a104.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5757:5757:5757) (5798:5798:5798))
        (PORT clk (2543:2543:2543) (2570:2570:2570))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a104.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2574:2574:2574))
        (PORT d[0] (6217:6217:6217) (6180:6180:6180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a104.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2575:2575:2575))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a104.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2575:2575:2575))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a104.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2575:2575:2575))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a104.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2575:2575:2575))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a104.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2215:2215:2215) (2256:2256:2256))
        (PORT clk (2496:2496:2496) (2486:2486:2486))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a104.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4857:4857:4857) (4915:4915:4915))
        (PORT d[1] (3858:3858:3858) (4008:4008:4008))
        (PORT d[2] (4538:4538:4538) (4605:4605:4605))
        (PORT d[3] (4544:4544:4544) (4604:4604:4604))
        (PORT d[4] (5515:5515:5515) (5586:5586:5586))
        (PORT d[5] (3928:3928:3928) (4131:4131:4131))
        (PORT d[6] (6772:6772:6772) (6528:6528:6528))
        (PORT d[7] (4872:4872:4872) (5076:5076:5076))
        (PORT d[8] (5593:5593:5593) (5553:5553:5553))
        (PORT d[9] (7170:7170:7170) (7207:7207:7207))
        (PORT d[10] (5070:5070:5070) (5085:5085:5085))
        (PORT d[11] (4199:4199:4199) (4411:4411:4411))
        (PORT d[12] (6685:6685:6685) (6809:6809:6809))
        (PORT clk (2491:2491:2491) (2482:2482:2482))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a104.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5586:5586:5586) (5662:5662:5662))
        (PORT clk (2491:2491:2491) (2482:2482:2482))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a104.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2486:2486:2486))
        (PORT d[0] (5814:5814:5814) (5827:5827:5827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a104.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2487:2487:2487))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a104.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2487:2487:2487))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a104.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2487:2487:2487))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a104.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2487:2487:2487))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a40.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3544:3544:3544) (3461:3461:3461))
        (PORT clk (2541:2541:2541) (2572:2572:2572))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a40.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7799:7799:7799) (7688:7688:7688))
        (PORT d[1] (5410:5410:5410) (5185:5185:5185))
        (PORT d[2] (4544:4544:4544) (4505:4505:4505))
        (PORT d[3] (3901:3901:3901) (3943:3943:3943))
        (PORT d[4] (5257:5257:5257) (5138:5138:5138))
        (PORT d[5] (6414:6414:6414) (6494:6494:6494))
        (PORT d[6] (6597:6597:6597) (6648:6648:6648))
        (PORT d[7] (3983:3983:3983) (3977:3977:3977))
        (PORT d[8] (5503:5503:5503) (5371:5371:5371))
        (PORT d[9] (3742:3742:3742) (3898:3898:3898))
        (PORT d[10] (5370:5370:5370) (5533:5533:5533))
        (PORT d[11] (5914:5914:5914) (6061:6061:6061))
        (PORT d[12] (3486:3486:3486) (3641:3641:3641))
        (PORT clk (2537:2537:2537) (2568:2568:2568))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a40.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3701:3701:3701) (3784:3784:3784))
        (PORT clk (2537:2537:2537) (2568:2568:2568))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a40.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5636:5636:5636) (5657:5657:5657))
        (PORT clk (2537:2537:2537) (2568:2568:2568))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a40.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2572:2572:2572))
        (PORT d[0] (5634:5634:5634) (5625:5625:5625))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a40.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a40.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2573:2573:2573))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a40.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a40.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a40.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1916:1916:1916) (1972:1972:1972))
        (PORT clk (2490:2490:2490) (2484:2484:2484))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a40.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4904:4904:4904) (4950:4950:4950))
        (PORT d[1] (3886:3886:3886) (4039:4039:4039))
        (PORT d[2] (4505:4505:4505) (4569:4569:4569))
        (PORT d[3] (4170:4170:4170) (4249:4249:4249))
        (PORT d[4] (4848:4848:4848) (4935:4935:4935))
        (PORT d[5] (3942:3942:3942) (4146:4146:4146))
        (PORT d[6] (6809:6809:6809) (6565:6565:6565))
        (PORT d[7] (4129:4129:4129) (4339:4339:4339))
        (PORT d[8] (5599:5599:5599) (5565:5565:5565))
        (PORT d[9] (6821:6821:6821) (6866:6866:6866))
        (PORT d[10] (4735:4735:4735) (4763:4763:4763))
        (PORT d[11] (3950:3950:3950) (4182:4182:4182))
        (PORT d[12] (6983:6983:6983) (7097:7097:7097))
        (PORT clk (2485:2485:2485) (2480:2480:2480))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a40.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3029:3029:3029) (3112:3112:3112))
        (PORT clk (2485:2485:2485) (2480:2480:2480))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a40.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2484:2484:2484))
        (PORT d[0] (6199:6199:6199) (6143:6143:6143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a40.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2485:2485:2485))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a40.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2485:2485:2485))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a40.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2485:2485:2485))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a40.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2485:2485:2485))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[8\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (3366:3366:3366) (3533:3533:3533))
        (PORT datac (2453:2453:2453) (2348:2348:2348))
        (PORT datad (2334:2334:2334) (2324:2324:2324))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2964:2964:2964) (3079:3079:3079))
        (PORT datab (312:312:312) (397:397:397))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2148:2148:2148) (2164:2164:2164))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (3628:3628:3628) (3563:3563:3563))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst3\|Selector7\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (4475:4475:4475) (4597:4597:4597))
        (PORT datad (3432:3432:3432) (3433:3433:3433))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a103.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2449:2449:2449) (2409:2409:2409))
        (PORT clk (2514:2514:2514) (2536:2536:2536))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a103.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8921:8921:8921) (8885:8885:8885))
        (PORT d[1] (3732:3732:3732) (3642:3642:3642))
        (PORT d[2] (3939:3939:3939) (3862:3862:3862))
        (PORT d[3] (3500:3500:3500) (3508:3508:3508))
        (PORT d[4] (3797:3797:3797) (3712:3712:3712))
        (PORT d[5] (6191:6191:6191) (6291:6291:6291))
        (PORT d[6] (6943:6943:6943) (6941:6941:6941))
        (PORT d[7] (4854:4854:4854) (4833:4833:4833))
        (PORT d[8] (4854:4854:4854) (4756:4756:4756))
        (PORT d[9] (4744:4744:4744) (4881:4881:4881))
        (PORT d[10] (4135:4135:4135) (4067:4067:4067))
        (PORT d[11] (6021:6021:6021) (6179:6179:6179))
        (PORT d[12] (2673:2673:2673) (2805:2805:2805))
        (PORT clk (2510:2510:2510) (2532:2532:2532))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a103.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5324:5324:5324) (5380:5380:5380))
        (PORT clk (2510:2510:2510) (2532:2532:2532))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a103.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6571:6571:6571) (6540:6540:6540))
        (PORT clk (2510:2510:2510) (2532:2532:2532))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a103.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2536:2536:2536))
        (PORT d[0] (5959:5959:5959) (5964:5964:5964))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a103.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2537:2537:2537))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a103.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2537:2537:2537))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a103.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2537:2537:2537))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a103.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2537:2537:2537))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a103.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1522:1522:1522) (1565:1565:1565))
        (PORT clk (2464:2464:2464) (2448:2448:2448))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a103.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4686:4686:4686) (4752:4752:4752))
        (PORT d[1] (4544:4544:4544) (4692:4692:4692))
        (PORT d[2] (5134:5134:5134) (5178:5178:5178))
        (PORT d[3] (3882:3882:3882) (3926:3926:3926))
        (PORT d[4] (5046:5046:5046) (5160:5160:5160))
        (PORT d[5] (4344:4344:4344) (4548:4548:4548))
        (PORT d[6] (7468:7468:7468) (7245:7245:7245))
        (PORT d[7] (4847:4847:4847) (5070:5070:5070))
        (PORT d[8] (5068:5068:5068) (4937:4937:4937))
        (PORT d[9] (5288:5288:5288) (5160:5160:5160))
        (PORT d[10] (4721:4721:4721) (4725:4725:4725))
        (PORT d[11] (3956:3956:3956) (4194:4194:4194))
        (PORT d[12] (6316:6316:6316) (6436:6436:6436))
        (PORT clk (2459:2459:2459) (2444:2444:2444))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a103.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5648:5648:5648) (5633:5633:5633))
        (PORT clk (2459:2459:2459) (2444:2444:2444))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a103.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2464:2464:2464) (2448:2448:2448))
        (PORT d[0] (5418:5418:5418) (5410:5410:5410))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a103.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2449:2449:2449))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a103.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2449:2449:2449))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a103.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2449:2449:2449))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a103.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2449:2449:2449))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a71.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2065:2065:2065) (2024:2024:2024))
        (PORT clk (2532:2532:2532) (2558:2558:2558))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a71.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (9239:9239:9239) (9191:9191:9191))
        (PORT d[1] (3450:3450:3450) (3373:3373:3373))
        (PORT d[2] (3566:3566:3566) (3510:3510:3510))
        (PORT d[3] (3214:3214:3214) (3239:3239:3239))
        (PORT d[4] (3501:3501:3501) (3425:3425:3425))
        (PORT d[5] (6191:6191:6191) (6290:6290:6290))
        (PORT d[6] (7002:7002:7002) (7008:7008:7008))
        (PORT d[7] (4861:4861:4861) (4840:4840:4840))
        (PORT d[8] (3503:3503:3503) (3442:3442:3442))
        (PORT d[9] (4777:4777:4777) (4915:4915:4915))
        (PORT d[10] (3782:3782:3782) (3718:3718:3718))
        (PORT d[11] (5903:5903:5903) (6059:6059:6059))
        (PORT d[12] (3025:3025:3025) (3148:3148:3148))
        (PORT clk (2528:2528:2528) (2554:2554:2554))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a71.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3442:3442:3442) (3384:3384:3384))
        (PORT clk (2528:2528:2528) (2554:2554:2554))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a71.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3751:3751:3751) (3576:3576:3576))
        (PORT clk (2528:2528:2528) (2554:2554:2554))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a71.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2558:2558:2558))
        (PORT d[0] (5957:5957:5957) (5810:5810:5810))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a71.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2559:2559:2559))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a71.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2559:2559:2559))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a71.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2559:2559:2559))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a71.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2559:2559:2559))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a71.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1207:1207:1207) (1254:1254:1254))
        (PORT clk (2481:2481:2481) (2470:2470:2470))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a71.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4712:4712:4712) (4780:4780:4780))
        (PORT d[1] (3770:3770:3770) (3928:3928:3928))
        (PORT d[2] (5179:5179:5179) (5213:5213:5213))
        (PORT d[3] (3523:3523:3523) (3574:3574:3574))
        (PORT d[4] (5048:5048:5048) (5163:5163:5163))
        (PORT d[5] (4389:4389:4389) (4600:4600:4600))
        (PORT d[6] (7860:7860:7860) (7642:7642:7642))
        (PORT d[7] (4861:4861:4861) (5086:5086:5086))
        (PORT d[8] (4697:4697:4697) (4574:4574:4574))
        (PORT d[9] (4615:4615:4615) (4491:4491:4491))
        (PORT d[10] (4705:4705:4705) (4707:4707:4707))
        (PORT d[11] (3956:3956:3956) (4195:4195:4195))
        (PORT d[12] (6711:6711:6711) (6833:6833:6833))
        (PORT clk (2476:2476:2476) (2466:2466:2466))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a71.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4686:4686:4686) (4452:4452:4452))
        (PORT clk (2476:2476:2476) (2466:2466:2466))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a71.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2470:2470:2470))
        (PORT d[0] (4474:4474:4474) (4550:4550:4550))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a71.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2471:2471:2471))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a71.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2471:2471:2471))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a71.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2471:2471:2471))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a71.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2471:2471:2471))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a39.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2382:2382:2382) (2346:2346:2346))
        (PORT clk (2496:2496:2496) (2515:2515:2515))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a39.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8552:8552:8552) (8515:8515:8515))
        (PORT d[1] (4049:4049:4049) (3957:3957:3957))
        (PORT d[2] (3977:3977:3977) (3918:3918:3918))
        (PORT d[3] (4130:4130:4130) (4173:4173:4173))
        (PORT d[4] (4164:4164:4164) (4074:4074:4074))
        (PORT d[5] (6819:6819:6819) (6949:6949:6949))
        (PORT d[6] (6623:6623:6623) (6629:6629:6629))
        (PORT d[7] (4227:4227:4227) (4222:4222:4222))
        (PORT d[8] (4119:4119:4119) (4029:4029:4029))
        (PORT d[9] (4411:4411:4411) (4556:4556:4556))
        (PORT d[10] (4444:4444:4444) (4370:4370:4370))
        (PORT d[11] (6321:6321:6321) (6469:6469:6469))
        (PORT d[12] (2674:2674:2674) (2799:2799:2799))
        (PORT clk (2492:2492:2492) (2511:2511:2511))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a39.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4326:4326:4326) (4434:4434:4434))
        (PORT clk (2492:2492:2492) (2511:2511:2511))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a39.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6621:6621:6621) (6596:6596:6596))
        (PORT clk (2492:2492:2492) (2511:2511:2511))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a39.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2515:2515:2515))
        (PORT d[0] (5203:5203:5203) (5154:5154:5154))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a39.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2516:2516:2516))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a39.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2516:2516:2516))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a39.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2516:2516:2516))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a39.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2516:2516:2516))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a39.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1539:1539:1539) (1579:1579:1579))
        (PORT clk (2446:2446:2446) (2427:2427:2427))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a39.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4384:4384:4384) (4455:4455:4455))
        (PORT d[1] (4186:4186:4186) (4325:4325:4325))
        (PORT d[2] (4772:4772:4772) (4815:4815:4815))
        (PORT d[3] (3925:3925:3925) (3966:3966:3966))
        (PORT d[4] (4668:4668:4668) (4782:4782:4782))
        (PORT d[5] (4029:4029:4029) (4241:4241:4241))
        (PORT d[6] (7472:7472:7472) (7261:7261:7261))
        (PORT d[7] (4510:4510:4510) (4737:4737:4737))
        (PORT d[8] (5250:5250:5250) (5191:5191:5191))
        (PORT d[9] (5026:5026:5026) (4903:4903:4903))
        (PORT d[10] (4361:4361:4361) (4363:4363:4363))
        (PORT d[11] (3916:3916:3916) (4148:4148:4148))
        (PORT d[12] (6373:6373:6373) (6497:6497:6497))
        (PORT clk (2441:2441:2441) (2423:2423:2423))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a39.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3297:3297:3297) (3356:3356:3356))
        (PORT clk (2441:2441:2441) (2423:2423:2423))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a39.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2446:2446:2446) (2427:2427:2427))
        (PORT d[0] (6202:6202:6202) (6134:6134:6134))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a39.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2447:2447:2447) (2428:2428:2428))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a39.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2447:2447:2447) (2428:2428:2428))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a39.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2447:2447:2447) (2428:2428:2428))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a39.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2447:2447:2447) (2428:2428:2428))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a7.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1734:1734:1734) (1695:1695:1695))
        (PORT clk (2549:2549:2549) (2576:2576:2576))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a7.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8198:8198:8198) (8126:8126:8126))
        (PORT d[1] (4109:4109:4109) (4021:4021:4021))
        (PORT d[2] (4542:4542:4542) (4453:4453:4453))
        (PORT d[3] (3482:3482:3482) (3494:3494:3494))
        (PORT d[4] (3884:3884:3884) (3806:3806:3806))
        (PORT d[5] (6418:6418:6418) (6491:6491:6491))
        (PORT d[6] (7352:7352:7352) (7354:7354:7354))
        (PORT d[7] (3200:3200:3200) (3116:3116:3116))
        (PORT d[8] (4050:4050:4050) (3953:3953:3953))
        (PORT d[9] (3369:3369:3369) (3490:3490:3490))
        (PORT d[10] (4171:4171:4171) (4107:4107:4107))
        (PORT d[11] (6755:6755:6755) (6901:6901:6901))
        (PORT d[12] (2755:2755:2755) (2889:2889:2889))
        (PORT clk (2545:2545:2545) (2572:2572:2572))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a7.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3512:3512:3512) (3401:3401:3401))
        (PORT clk (2545:2545:2545) (2572:2572:2572))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a7.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4099:4099:4099) (3925:3925:3925))
        (PORT clk (2545:2545:2545) (2572:2572:2572))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a7.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2576:2576:2576))
        (PORT d[0] (5637:5637:5637) (5762:5762:5762))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a7.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2577:2577:2577))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a7.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2577:2577:2577))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a7.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2577:2577:2577))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a7.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2577:2577:2577))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a7.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (845:845:845) (891:891:891))
        (PORT clk (2498:2498:2498) (2488:2488:2488))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a7.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5412:5412:5412) (5477:5477:5477))
        (PORT d[1] (4205:4205:4205) (4362:4362:4362))
        (PORT d[2] (5521:5521:5521) (5566:5566:5566))
        (PORT d[3] (3594:3594:3594) (3656:3656:3656))
        (PORT d[4] (5377:5377:5377) (5481:5481:5481))
        (PORT d[5] (3768:3768:3768) (3877:3877:3877))
        (PORT d[6] (8201:8201:8201) (7978:7978:7978))
        (PORT d[7] (5224:5224:5224) (5451:5451:5451))
        (PORT d[8] (4895:4895:4895) (4849:4849:4849))
        (PORT d[9] (5004:5004:5004) (4878:4878:4878))
        (PORT d[10] (5064:5064:5064) (5066:5066:5066))
        (PORT d[11] (3572:3572:3572) (3783:3783:3783))
        (PORT d[12] (7135:7135:7135) (7258:7258:7258))
        (PORT clk (2493:2493:2493) (2484:2484:2484))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a7.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2931:2931:2931) (2977:2977:2977))
        (PORT clk (2493:2493:2493) (2484:2484:2484))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a7.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2488:2488:2488))
        (PORT d[0] (4002:4002:4002) (3992:3992:3992))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a7.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2489:2489:2489))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a7.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2489:2489:2489))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a7.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2489:2489:2489))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a7.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2489:2489:2489))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[7\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1357:1357:1357) (1320:1320:1320))
        (PORT datab (3369:3369:3369) (3537:3537:3537))
        (PORT datac (3680:3680:3680) (3745:3745:3745))
        (PORT datad (399:399:399) (399:399:399))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[7\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1317:1317:1317) (1301:1301:1301))
        (PORT datab (786:786:786) (777:777:777))
        (PORT datac (3681:3681:3681) (3747:3747:3747))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2965:2965:2965) (3080:3080:3080))
        (PORT datab (311:311:311) (395:395:395))
        (PORT datad (206:206:206) (230:230:230))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2148:2148:2148) (2164:2164:2164))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (3628:3628:3628) (3563:3563:3563))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2963:2963:2963) (3078:3078:3078))
        (PORT datab (234:234:234) (269:269:269))
        (PORT datac (279:279:279) (361:361:361))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2148:2148:2148) (2164:2164:2164))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (3628:3628:3628) (3563:3563:3563))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst3\|Selector5\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (3043:3043:3043) (2952:2952:2952))
        (PORT datac (2637:2637:2637) (2633:2633:2633))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a37.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (847:847:847) (856:856:856))
        (PORT clk (2506:2506:2506) (2534:2534:2534))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a37.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5151:5151:5151) (5055:5055:5055))
        (PORT d[1] (5183:5183:5183) (5087:5087:5087))
        (PORT d[2] (5339:5339:5339) (5300:5300:5300))
        (PORT d[3] (3829:3829:3829) (3744:3744:3744))
        (PORT d[4] (5505:5505:5505) (5528:5528:5528))
        (PORT d[5] (4854:4854:4854) (4778:4778:4778))
        (PORT d[6] (4805:4805:4805) (4710:4710:4710))
        (PORT d[7] (4602:4602:4602) (4637:4637:4637))
        (PORT d[8] (5472:5472:5472) (5511:5511:5511))
        (PORT d[9] (4817:4817:4817) (4999:4999:4999))
        (PORT d[10] (4867:4867:4867) (4884:4884:4884))
        (PORT d[11] (4747:4747:4747) (4789:4789:4789))
        (PORT d[12] (6283:6283:6283) (6201:6201:6201))
        (PORT clk (2502:2502:2502) (2530:2530:2530))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a37.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4395:4395:4395) (4514:4514:4514))
        (PORT clk (2502:2502:2502) (2530:2530:2530))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a37.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5913:5913:5913) (5769:5769:5769))
        (PORT clk (2502:2502:2502) (2530:2530:2530))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a37.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2534:2534:2534))
        (PORT d[0] (4803:4803:4803) (4760:4760:4760))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a37.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2535:2535:2535))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a37.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2535:2535:2535))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a37.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2535:2535:2535))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a37.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2535:2535:2535))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a37.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2191:2191:2191) (2218:2218:2218))
        (PORT clk (2455:2455:2455) (2446:2446:2446))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a37.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3935:3935:3935) (3995:3995:3995))
        (PORT d[1] (5405:5405:5405) (5628:5628:5628))
        (PORT d[2] (3684:3684:3684) (3753:3753:3753))
        (PORT d[3] (5629:5629:5629) (5498:5498:5498))
        (PORT d[4] (6335:6335:6335) (6587:6587:6587))
        (PORT d[5] (4536:4536:4536) (4684:4684:4684))
        (PORT d[6] (4328:4328:4328) (4221:4221:4221))
        (PORT d[7] (4485:4485:4485) (4679:4679:4679))
        (PORT d[8] (5463:5463:5463) (5328:5328:5328))
        (PORT d[9] (6478:6478:6478) (6494:6494:6494))
        (PORT d[10] (7458:7458:7458) (7529:7529:7529))
        (PORT d[11] (5520:5520:5520) (5717:5717:5717))
        (PORT d[12] (7465:7465:7465) (7634:7634:7634))
        (PORT clk (2450:2450:2450) (2442:2442:2442))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a37.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5376:5376:5376) (5295:5295:5295))
        (PORT clk (2450:2450:2450) (2442:2442:2442))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a37.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2455:2455:2455) (2446:2446:2446))
        (PORT d[0] (7015:7015:7015) (7072:7072:7072))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a37.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2456:2456:2456) (2447:2447:2447))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a37.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2456:2456:2456) (2447:2447:2447))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a37.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2456:2456:2456) (2447:2447:2447))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a37.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2456:2456:2456) (2447:2447:2447))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a5.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1137:1137:1137) (1136:1136:1136))
        (PORT clk (2500:2500:2500) (2526:2526:2526))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a5.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4873:4873:4873) (4782:4782:4782))
        (PORT d[1] (4810:4810:4810) (4719:4719:4719))
        (PORT d[2] (5338:5338:5338) (5299:5299:5299))
        (PORT d[3] (4137:4137:4137) (4051:4051:4051))
        (PORT d[4] (5479:5479:5479) (5500:5500:5500))
        (PORT d[5] (7779:7779:7779) (7839:7839:7839))
        (PORT d[6] (4789:4789:4789) (4697:4697:4697))
        (PORT d[7] (4570:4570:4570) (4601:4601:4601))
        (PORT d[8] (5490:5490:5490) (5531:5531:5531))
        (PORT d[9] (4830:4830:4830) (5009:5009:5009))
        (PORT d[10] (4897:4897:4897) (4919:4919:4919))
        (PORT d[11] (6464:6464:6464) (6516:6516:6516))
        (PORT d[12] (6276:6276:6276) (6193:6193:6193))
        (PORT clk (2496:2496:2496) (2522:2522:2522))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a5.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4696:4696:4696) (4610:4610:4610))
        (PORT clk (2496:2496:2496) (2522:2522:2522))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a5.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5572:5572:5572) (5433:5433:5433))
        (PORT clk (2496:2496:2496) (2522:2522:2522))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a5.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2526:2526:2526))
        (PORT d[0] (3855:3855:3855) (3839:3839:3839))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a5.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2527:2527:2527))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a5.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a5.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2527:2527:2527))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a5.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2527:2527:2527))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a5.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2163:2163:2163) (2189:2189:2189))
        (PORT clk (2449:2449:2449) (2438:2438:2438))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a5.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3934:3934:3934) (4007:4007:4007))
        (PORT d[1] (5365:5365:5365) (5577:5577:5577))
        (PORT d[2] (3693:3693:3693) (3749:3749:3749))
        (PORT d[3] (5649:5649:5649) (5518:5518:5518))
        (PORT d[4] (6307:6307:6307) (6558:6558:6558))
        (PORT d[5] (4272:4272:4272) (4475:4475:4475))
        (PORT d[6] (4334:4334:4334) (4234:4234:4234))
        (PORT d[7] (4149:4149:4149) (4346:4346:4346))
        (PORT d[8] (5097:5097:5097) (4964:4964:4964))
        (PORT d[9] (7985:7985:7985) (8024:8024:8024))
        (PORT d[10] (7483:7483:7483) (7557:7557:7557))
        (PORT d[11] (5089:5089:5089) (5288:5288:5288))
        (PORT d[12] (7100:7100:7100) (7274:7274:7274))
        (PORT clk (2444:2444:2444) (2434:2434:2434))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a5.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2936:2936:2936) (2962:2962:2962))
        (PORT clk (2444:2444:2444) (2434:2434:2434))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a5.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2449:2449:2449) (2438:2438:2438))
        (PORT d[0] (5377:5377:5377) (5376:5376:5376))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a5.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2450:2450:2450) (2439:2439:2439))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a5.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2450:2450:2450) (2439:2439:2439))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a5.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2450:2450:2450) (2439:2439:2439))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a5.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2450:2450:2450) (2439:2439:2439))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[5\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1119:1119:1119) (1101:1101:1101))
        (PORT datab (3371:3371:3371) (3506:3506:3506))
        (PORT datac (2810:2810:2810) (2764:2764:2764))
        (PORT datad (709:709:709) (702:702:702))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a101.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (825:825:825) (827:827:827))
        (PORT clk (2507:2507:2507) (2528:2528:2528))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a101.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5241:5241:5241) (5151:5151:5151))
        (PORT d[1] (5191:5191:5191) (5095:5095:5095))
        (PORT d[2] (5361:5361:5361) (5321:5321:5321))
        (PORT d[3] (3775:3775:3775) (3692:3692:3692))
        (PORT d[4] (5828:5828:5828) (5847:5847:5847))
        (PORT d[5] (5490:5490:5490) (5398:5398:5398))
        (PORT d[6] (5451:5451:5451) (5334:5334:5334))
        (PORT d[7] (4915:4915:4915) (4944:4944:4944))
        (PORT d[8] (5475:5475:5475) (5522:5522:5522))
        (PORT d[9] (5461:5461:5461) (5614:5614:5614))
        (PORT d[10] (5446:5446:5446) (5430:5430:5430))
        (PORT d[11] (4755:4755:4755) (4797:4797:4797))
        (PORT d[12] (6610:6610:6610) (6520:6520:6520))
        (PORT clk (2503:2503:2503) (2524:2524:2524))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a101.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3649:3649:3649) (3547:3547:3547))
        (PORT clk (2503:2503:2503) (2524:2524:2524))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a101.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5907:5907:5907) (5765:5765:5765))
        (PORT clk (2503:2503:2503) (2524:2524:2524))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a101.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2528:2528:2528))
        (PORT d[0] (5138:5138:5138) (5072:5072:5072))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a101.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2529:2529:2529))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a101.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2529:2529:2529))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a101.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2529:2529:2529))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a101.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2529:2529:2529))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a101.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1861:1861:1861) (1891:1891:1891))
        (PORT clk (2456:2456:2456) (2441:2441:2441))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a101.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3958:3958:3958) (4035:4035:4035))
        (PORT d[1] (5429:5429:5429) (5674:5674:5674))
        (PORT d[2] (3997:3997:3997) (4059:4059:4059))
        (PORT d[3] (5623:5623:5623) (5493:5493:5493))
        (PORT d[4] (6609:6609:6609) (6855:6855:6855))
        (PORT d[5] (4648:4648:4648) (4845:4845:4845))
        (PORT d[6] (4277:4277:4277) (4165:4165:4165))
        (PORT d[7] (4501:4501:4501) (4694:4694:4694))
        (PORT d[8] (5790:5790:5790) (5649:5649:5649))
        (PORT d[9] (6501:6501:6501) (6519:6519:6519))
        (PORT d[10] (3364:3364:3364) (3273:3273:3273))
        (PORT d[11] (5458:5458:5458) (5654:5654:5654))
        (PORT d[12] (6398:6398:6398) (6534:6534:6534))
        (PORT clk (2451:2451:2451) (2437:2437:2437))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a101.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6614:6614:6614) (6642:6642:6642))
        (PORT clk (2451:2451:2451) (2437:2437:2437))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a101.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2456:2456:2456) (2441:2441:2441))
        (PORT d[0] (5449:5449:5449) (5448:5448:5448))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a101.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2457:2457:2457) (2442:2442:2442))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a101.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2457:2457:2457) (2442:2442:2442))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a101.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2457:2457:2457) (2442:2442:2442))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a101.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2457:2457:2457) (2442:2442:2442))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a69.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (857:857:857) (852:852:852))
        (PORT clk (2511:2511:2511) (2540:2540:2540))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a69.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5207:5207:5207) (5114:5114:5114))
        (PORT d[1] (5190:5190:5190) (5094:5094:5094))
        (PORT d[2] (5326:5326:5326) (5293:5293:5293))
        (PORT d[3] (3779:3779:3779) (3694:3694:3694))
        (PORT d[4] (5837:5837:5837) (5855:5855:5855))
        (PORT d[5] (5454:5454:5454) (5353:5353:5353))
        (PORT d[6] (5407:5407:5407) (5288:5288:5288))
        (PORT d[7] (4900:4900:4900) (4927:4927:4927))
        (PORT d[8] (5499:5499:5499) (5539:5539:5539))
        (PORT d[9] (5422:5422:5422) (5572:5572:5572))
        (PORT d[10] (5465:5465:5465) (5450:5450:5450))
        (PORT d[11] (4785:4785:4785) (4832:4832:4832))
        (PORT d[12] (6284:6284:6284) (6202:6202:6202))
        (PORT clk (2507:2507:2507) (2536:2536:2536))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a69.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4043:4043:4043) (3975:3975:3975))
        (PORT clk (2507:2507:2507) (2536:2536:2536))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a69.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5899:5899:5899) (5757:5757:5757))
        (PORT clk (2507:2507:2507) (2536:2536:2536))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a69.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2540:2540:2540))
        (PORT d[0] (4266:4266:4266) (4063:4063:4063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a69.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2541:2541:2541))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a69.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2541:2541:2541))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a69.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2541:2541:2541))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a69.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2541:2541:2541))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a69.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2150:2150:2150) (2170:2170:2170))
        (PORT clk (2460:2460:2460) (2452:2452:2452))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a69.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3958:3958:3958) (4034:4034:4034))
        (PORT d[1] (5099:5099:5099) (5350:5350:5350))
        (PORT d[2] (4328:4328:4328) (4374:4374:4374))
        (PORT d[3] (5630:5630:5630) (5498:5498:5498))
        (PORT d[4] (6317:6317:6317) (6577:6577:6577))
        (PORT d[5] (3880:3880:3880) (4040:4040:4040))
        (PORT d[6] (4324:4324:4324) (4220:4220:4220))
        (PORT d[7] (4468:4468:4468) (4660:4660:4660))
        (PORT d[8] (5437:5437:5437) (5301:5301:5301))
        (PORT d[9] (6431:6431:6431) (6452:6452:6452))
        (PORT d[10] (7491:7491:7491) (7565:7565:7565))
        (PORT d[11] (5526:5526:5526) (5726:5726:5726))
        (PORT d[12] (7471:7471:7471) (7640:7640:7640))
        (PORT clk (2455:2455:2455) (2448:2448:2448))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a69.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5877:5877:5877) (5624:5624:5624))
        (PORT clk (2455:2455:2455) (2448:2448:2448))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a69.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2460:2460:2460) (2452:2452:2452))
        (PORT d[0] (3273:3273:3273) (3200:3200:3200))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a69.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2461:2461:2461) (2453:2453:2453))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a69.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2461:2461:2461) (2453:2453:2453))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a69.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2461:2461:2461) (2453:2453:2453))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a69.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2461:2461:2461) (2453:2453:2453))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[5\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (743:743:743) (758:758:758))
        (PORT datab (761:761:761) (762:762:762))
        (PORT datac (2436:2436:2436) (2378:2378:2378))
        (PORT datad (397:397:397) (397:397:397))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1751:1751:1751) (1787:1787:1787))
        (PORT datac (1344:1344:1344) (1335:1335:1335))
        (PORT datad (3189:3189:3189) (3394:3394:3394))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2149:2149:2149) (2169:2169:2169))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (4358:4358:4358) (4338:4338:4338))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3218:3218:3218) (3438:3438:3438))
        (PORT datab (234:234:234) (268:268:268))
        (PORT datad (280:280:280) (353:353:353))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2149:2149:2149) (2169:2169:2169))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (4358:4358:4358) (4338:4338:4338))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst3\|Selector1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2136:2136:2136) (2079:2079:2079))
        (PORT datad (3037:3037:3037) (3034:3034:3034))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a67.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2236:2236:2236) (2249:2249:2249))
        (PORT clk (2550:2550:2550) (2581:2581:2581))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a67.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7450:7450:7450) (7297:7297:7297))
        (PORT d[1] (7740:7740:7740) (7492:7492:7492))
        (PORT d[2] (6952:6952:6952) (6920:6920:6920))
        (PORT d[3] (4273:4273:4273) (4354:4354:4354))
        (PORT d[4] (6501:6501:6501) (6527:6527:6527))
        (PORT d[5] (6406:6406:6406) (6447:6447:6447))
        (PORT d[6] (6296:6296:6296) (6325:6325:6325))
        (PORT d[7] (6104:6104:6104) (6167:6167:6167))
        (PORT d[8] (5948:5948:5948) (5857:5857:5857))
        (PORT d[9] (6287:6287:6287) (6488:6488:6488))
        (PORT d[10] (6143:6143:6143) (6170:6170:6170))
        (PORT d[11] (5174:5174:5174) (5295:5295:5295))
        (PORT d[12] (3825:3825:3825) (4008:4008:4008))
        (PORT clk (2546:2546:2546) (2577:2577:2577))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a67.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3891:3891:3891) (3897:3897:3897))
        (PORT clk (2546:2546:2546) (2577:2577:2577))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a67.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6470:6470:6470) (6525:6525:6525))
        (PORT clk (2546:2546:2546) (2577:2577:2577))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a67.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2581:2581:2581))
        (PORT d[0] (6359:6359:6359) (6249:6249:6249))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a67.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a67.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2582:2582:2582))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a67.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a67.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a67.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2959:2959:2959) (2839:2839:2839))
        (PORT clk (2499:2499:2499) (2493:2493:2493))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a67.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4365:4365:4365) (4511:4511:4511))
        (PORT d[1] (4561:4561:4561) (4701:4701:4701))
        (PORT d[2] (5475:5475:5475) (5540:5540:5540))
        (PORT d[3] (5691:5691:5691) (5877:5877:5877))
        (PORT d[4] (4711:4711:4711) (4868:4868:4868))
        (PORT d[5] (4329:4329:4329) (4568:4568:4568))
        (PORT d[6] (5436:5436:5436) (5168:5168:5168))
        (PORT d[7] (4909:4909:4909) (5152:5152:5152))
        (PORT d[8] (7448:7448:7448) (7364:7364:7364))
        (PORT d[9] (8319:8319:8319) (8361:8361:8361))
        (PORT d[10] (6135:6135:6135) (6145:6145:6145))
        (PORT d[11] (4668:4668:4668) (4936:4936:4936))
        (PORT d[12] (6764:6764:6764) (6930:6930:6930))
        (PORT clk (2494:2494:2494) (2489:2489:2489))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a67.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7669:7669:7669) (7295:7295:7295))
        (PORT clk (2494:2494:2494) (2489:2489:2489))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a67.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2493:2493:2493))
        (PORT d[0] (3999:3999:3999) (4006:4006:4006))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a67.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2494:2494:2494))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a67.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2494:2494:2494))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a67.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2494:2494:2494))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a67.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2494:2494:2494))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a3.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1849:1849:1849) (1871:1871:1871))
        (PORT clk (2552:2552:2552) (2583:2583:2583))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a3.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7815:7815:7815) (7669:7669:7669))
        (PORT d[1] (7774:7774:7774) (7529:7529:7529))
        (PORT d[2] (8152:8152:8152) (8081:8081:8081))
        (PORT d[3] (4642:4642:4642) (4705:4705:4705))
        (PORT d[4] (7118:7118:7118) (7119:7119:7119))
        (PORT d[5] (6748:6748:6748) (6782:6782:6782))
        (PORT d[6] (6582:6582:6582) (6601:6601:6601))
        (PORT d[7] (6820:6820:6820) (6874:6874:6874))
        (PORT d[8] (5497:5497:5497) (5404:5404:5404))
        (PORT d[9] (6639:6639:6639) (6834:6834:6834))
        (PORT d[10] (6150:6150:6150) (6177:6177:6177))
        (PORT d[11] (5231:5231:5231) (5351:5351:5351))
        (PORT d[12] (3818:3818:3818) (3999:3999:3999))
        (PORT clk (2548:2548:2548) (2579:2579:2579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a3.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4560:4560:4560) (4489:4489:4489))
        (PORT clk (2548:2548:2548) (2579:2579:2579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a3.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6467:6467:6467) (6537:6537:6537))
        (PORT clk (2548:2548:2548) (2579:2579:2579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a3.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2583:2583:2583))
        (PORT d[0] (5732:5732:5732) (5873:5873:5873))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a3.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a3.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2584:2584:2584))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a3.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a3.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a3.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3311:3311:3311) (3184:3184:3184))
        (PORT clk (2501:2501:2501) (2495:2495:2495))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a3.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4340:4340:4340) (4487:4487:4487))
        (PORT d[1] (4527:4527:4527) (4665:4665:4665))
        (PORT d[2] (5480:5480:5480) (5544:5544:5544))
        (PORT d[3] (5742:5742:5742) (5949:5949:5949))
        (PORT d[4] (5313:5313:5313) (5439:5439:5439))
        (PORT d[5] (4348:4348:4348) (4590:4590:4590))
        (PORT d[6] (6054:6054:6054) (5773:5773:5773))
        (PORT d[7] (4988:4988:4988) (5237:5237:5237))
        (PORT d[8] (7429:7429:7429) (7344:7344:7344))
        (PORT d[9] (8306:8306:8306) (8345:8345:8345))
        (PORT d[10] (6477:6477:6477) (6489:6489:6489))
        (PORT d[11] (4715:4715:4715) (4989:4989:4989))
        (PORT d[12] (6687:6687:6687) (6848:6848:6848))
        (PORT clk (2496:2496:2496) (2491:2491:2491))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a3.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3642:3642:3642) (3737:3737:3737))
        (PORT clk (2496:2496:2496) (2491:2491:2491))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a3.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2495:2495:2495))
        (PORT d[0] (3940:3940:3940) (3921:3921:3921))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a3.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2496:2496:2496))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a3.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2496:2496:2496))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a3.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2496:2496:2496))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a3.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2496:2496:2496))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a35.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2198:2198:2198) (2208:2208:2208))
        (PORT clk (2551:2551:2551) (2582:2582:2582))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a35.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7451:7451:7451) (7297:7297:7297))
        (PORT d[1] (7801:7801:7801) (7557:7557:7557))
        (PORT d[2] (7559:7559:7559) (7503:7503:7503))
        (PORT d[3] (3980:3980:3980) (4070:4070:4070))
        (PORT d[4] (6813:6813:6813) (6828:6828:6828))
        (PORT d[5] (6407:6407:6407) (6448:6448:6448))
        (PORT d[6] (6297:6297:6297) (6326:6326:6326))
        (PORT d[7] (6105:6105:6105) (6168:6168:6168))
        (PORT d[8] (5923:5923:5923) (5830:5830:5830))
        (PORT d[9] (6257:6257:6257) (6453:6453:6453))
        (PORT d[10] (6406:6406:6406) (6407:6407:6407))
        (PORT d[11] (5525:5525:5525) (5631:5631:5631))
        (PORT d[12] (3812:3812:3812) (3993:3993:3993))
        (PORT clk (2547:2547:2547) (2578:2578:2578))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a35.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3308:3308:3308) (3360:3360:3360))
        (PORT clk (2547:2547:2547) (2578:2578:2578))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a35.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6112:6112:6112) (6188:6188:6188))
        (PORT clk (2547:2547:2547) (2578:2578:2578))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a35.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2582:2582:2582))
        (PORT d[0] (6192:6192:6192) (6183:6183:6183))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a35.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2583:2583:2583))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a35.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2583:2583:2583))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a35.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2583:2583:2583))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a35.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2583:2583:2583))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a35.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3304:3304:3304) (3174:3174:3174))
        (PORT clk (2500:2500:2500) (2494:2494:2494))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a35.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4639:4639:4639) (4779:4779:4779))
        (PORT d[1] (4560:4560:4560) (4700:4700:4700))
        (PORT d[2] (5467:5467:5467) (5532:5532:5532))
        (PORT d[3] (5373:5373:5373) (5592:5592:5592))
        (PORT d[4] (5344:5344:5344) (5471:5471:5471))
        (PORT d[5] (4659:4659:4659) (4896:4896:4896))
        (PORT d[6] (5442:5442:5442) (5173:5173:5173))
        (PORT d[7] (4923:4923:4923) (5167:5167:5167))
        (PORT d[8] (7460:7460:7460) (7375:7375:7375))
        (PORT d[9] (6824:6824:6824) (6873:6873:6873))
        (PORT d[10] (6134:6134:6134) (6144:6144:6144))
        (PORT d[11] (4693:4693:4693) (4963:4963:4963))
        (PORT d[12] (6700:6700:6700) (6861:6861:6861))
        (PORT clk (2495:2495:2495) (2490:2490:2490))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a35.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3475:3475:3475) (3603:3603:3603))
        (PORT clk (2495:2495:2495) (2490:2490:2490))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a35.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2494:2494:2494))
        (PORT d[0] (6219:6219:6219) (6195:6195:6195))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a35.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2495:2495:2495))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a35.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2495:2495:2495))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a35.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2495:2495:2495))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a35.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2495:2495:2495))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[3\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3232:3232:3232) (3369:3369:3369))
        (PORT datab (2805:2805:2805) (2759:2759:2759))
        (PORT datac (2533:2533:2533) (2519:2519:2519))
        (PORT datad (2176:2176:2176) (2155:2155:2155))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a99.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2590:2590:2590) (2595:2595:2595))
        (PORT clk (2545:2545:2545) (2573:2573:2573))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a99.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7087:7087:7087) (6948:6948:6948))
        (PORT d[1] (7449:7449:7449) (7204:7204:7204))
        (PORT d[2] (7009:7009:7009) (6963:6963:6963))
        (PORT d[3] (4375:4375:4375) (4470:4470:4470))
        (PORT d[4] (6171:6171:6171) (6204:6204:6204))
        (PORT d[5] (6064:6064:6064) (6111:6111:6111))
        (PORT d[6] (5888:5888:5888) (5912:5912:5912))
        (PORT d[7] (5731:5731:5731) (5795:5795:5795))
        (PORT d[8] (5584:5584:5584) (5500:5500:5500))
        (PORT d[9] (5847:5847:5847) (6044:6044:6044))
        (PORT d[10] (5775:5775:5775) (5807:5807:5807))
        (PORT d[11] (5473:5473:5473) (5587:5587:5587))
        (PORT d[12] (3826:3826:3826) (4008:4008:4008))
        (PORT clk (2541:2541:2541) (2569:2569:2569))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a99.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4250:4250:4250) (4241:4241:4241))
        (PORT clk (2541:2541:2541) (2569:2569:2569))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a99.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6479:6479:6479) (6549:6549:6549))
        (PORT clk (2541:2541:2541) (2569:2569:2569))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a99.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2573:2573:2573))
        (PORT d[0] (5525:5525:5525) (5482:5482:5482))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a99.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2574:2574:2574))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a99.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2574:2574:2574))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a99.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2574:2574:2574))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a99.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2574:2574:2574))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a99.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2270:2270:2270) (2179:2179:2179))
        (PORT clk (2494:2494:2494) (2485:2485:2485))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a99.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4396:4396:4396) (4539:4539:4539))
        (PORT d[1] (4924:4924:4924) (5057:5057:5057))
        (PORT d[2] (5834:5834:5834) (5893:5893:5893))
        (PORT d[3] (5684:5684:5684) (5892:5892:5892))
        (PORT d[4] (5051:5051:5051) (5203:5203:5203))
        (PORT d[5] (4360:4360:4360) (4602:4602:4602))
        (PORT d[6] (5717:5717:5717) (5433:5433:5433))
        (PORT d[7] (5158:5158:5158) (5393:5393:5393))
        (PORT d[8] (7798:7798:7798) (7706:7706:7706))
        (PORT d[9] (8681:8681:8681) (8717:8717:8717))
        (PORT d[10] (6476:6476:6476) (6482:6482:6482))
        (PORT d[11] (4990:4990:4990) (5252:5252:5252))
        (PORT d[12] (7531:7531:7531) (7761:7761:7761))
        (PORT clk (2489:2489:2489) (2481:2481:2481))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a99.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5995:5995:5995) (6112:6112:6112))
        (PORT clk (2489:2489:2489) (2481:2481:2481))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a99.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2485:2485:2485))
        (PORT d[0] (5842:5842:5842) (5864:5864:5864))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a99.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2486:2486:2486))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a99.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2486:2486:2486))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a99.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2486:2486:2486))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a99.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2486:2486:2486))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[3\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2042:2042:2042) (2061:2061:2061))
        (PORT datab (235:235:235) (269:269:269))
        (PORT datac (2768:2768:2768) (2720:2720:2720))
        (PORT datad (2419:2419:2419) (2383:2383:2383))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3220:3220:3220) (3441:3441:3441))
        (PORT datac (278:278:278) (358:358:358))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2149:2149:2149) (2169:2169:2169))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (4358:4358:4358) (4338:4338:4338))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3222:3222:3222) (3443:3443:3443))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (278:278:278) (360:360:360))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2149:2149:2149) (2169:2169:2169))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (4358:4358:4358) (4338:4338:4338))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3218:3218:3218) (3438:3438:3438))
        (PORT datac (206:206:206) (238:238:238))
        (PORT datad (281:281:281) (354:354:354))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2149:2149:2149) (2169:2169:2169))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (4358:4358:4358) (4338:4338:4338))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3221:3221:3221) (3442:3442:3442))
        (PORT datac (1160:1160:1160) (1099:1099:1099))
        (PORT datad (280:280:280) (352:352:352))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2149:2149:2149) (2169:2169:2169))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (4358:4358:4358) (4338:4338:4338))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|bypass_reg_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4429:4429:4429) (4332:4332:4332))
        (PORT datad (1348:1348:1348) (1355:1355:1355))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|bypass_reg_out)
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2181:2181:2181))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1391:1391:1391) (1392:1392:1392))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|adapted_tdo\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (515:515:515) (561:561:561))
        (PORT datab (245:245:245) (284:284:284))
        (PORT datac (2064:2064:2064) (2129:2129:2129))
        (PORT datad (255:255:255) (326:326:326))
        (IOPATH dataa combout (377:377:377) (382:382:382))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:no_name_gen\:info_rom_sr\|word_counter\~8)
    (DELAY
      (ABSOLUTE
        (PORT datac (284:284:284) (381:381:381))
        (PORT datad (296:296:296) (396:396:396))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:no_name_gen\:info_rom_sr\|clear_signal)
    (DELAY
      (ABSOLUTE
        (PORT datab (1681:1681:1681) (1673:1673:1673))
        (PORT datac (732:732:732) (769:769:769))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:no_name_gen\:info_rom_sr\|word_counter\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (239:239:239) (280:280:280))
        (PORT datab (275:275:275) (317:317:317))
        (PORT datad (303:303:303) (397:397:397))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|no_name_gen\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (787:787:787) (855:855:855))
        (PORT datab (1656:1656:1656) (1669:1669:1669))
        (PORT datac (683:683:683) (718:718:718))
        (PORT datad (1347:1347:1347) (1353:1353:1353))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (389:389:389) (386:386:386))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:no_name_gen\:info_rom_sr\|word_counter\[2\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (775:775:775) (818:818:818))
        (PORT datab (1684:1684:1684) (1676:1676:1676))
        (PORT datac (732:732:732) (768:768:768))
        (PORT datad (413:413:413) (413:413:413))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:no_name_gen\:info_rom_sr\|word_counter\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2182:2182:2182))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (923:923:923) (914:914:914))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:no_name_gen\:info_rom_sr\|word_counter\[2\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (329:329:329) (443:443:443))
        (PORT datab (321:321:321) (423:423:423))
        (PORT datac (287:287:287) (385:385:385))
        (PORT datad (300:300:300) (394:394:394))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:no_name_gen\:info_rom_sr\|word_counter\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (245:245:245) (289:289:289))
        (PORT datab (766:766:766) (804:804:804))
        (PORT datad (1638:1638:1638) (1634:1634:1634))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:no_name_gen\:info_rom_sr\|word_counter\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2182:2182:2182))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (923:923:923) (914:914:914))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:no_name_gen\:info_rom_sr\|word_counter\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (338:338:338) (448:448:448))
        (PORT datab (275:275:275) (316:316:316))
        (PORT datad (214:214:214) (243:243:243))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:no_name_gen\:info_rom_sr\|word_counter\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2182:2182:2182))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (923:923:923) (914:914:914))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:no_name_gen\:info_rom_sr\|word_counter\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (329:329:329) (443:443:443))
        (PORT datab (320:320:320) (423:423:423))
        (PORT datad (301:301:301) (394:394:394))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:no_name_gen\:info_rom_sr\|word_counter\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (324:324:324) (429:429:429))
        (PORT datab (237:237:237) (272:272:272))
        (PORT datad (245:245:245) (278:278:278))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:no_name_gen\:info_rom_sr\|word_counter\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2182:2182:2182))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (923:923:923) (914:914:914))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:no_name_gen\:info_rom_sr\|WORD_SR\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (328:328:328) (443:443:443))
        (PORT datab (320:320:320) (423:423:423))
        (PORT datac (727:727:727) (775:775:775))
        (PORT datad (300:300:300) (393:393:393))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:no_name_gen\:info_rom_sr\|WORD_SR\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (330:330:330) (445:445:445))
        (PORT datab (319:319:319) (422:422:422))
        (PORT datac (285:285:285) (382:382:382))
        (PORT datad (302:302:302) (396:396:396))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:no_name_gen\:info_rom_sr\|WORD_SR\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (786:786:786) (854:854:854))
        (PORT datab (4672:4672:4672) (4594:4594:4594))
        (PORT datac (373:373:373) (386:386:386))
        (PORT datad (438:438:438) (448:448:448))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:no_name_gen\:info_rom_sr\|WORD_SR\[1\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (750:750:750) (803:803:803))
        (PORT datab (1654:1654:1654) (1667:1667:1667))
        (PORT datad (244:244:244) (274:274:274))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:no_name_gen\:info_rom_sr\|WORD_SR\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2181:2181:2181))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (919:919:919) (903:903:903))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:no_name_gen\:info_rom_sr\|WORD_SR\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (748:748:748) (801:801:801))
        (PORT datab (1656:1656:1656) (1669:1669:1669))
        (PORT datac (750:750:750) (811:811:811))
        (PORT datad (244:244:244) (273:273:273))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:no_name_gen\:info_rom_sr\|WORD_SR\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (290:290:290) (380:380:380))
        (PORT datab (236:236:236) (271:271:271))
        (PORT datad (244:244:244) (273:273:273))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:no_name_gen\:info_rom_sr\|WORD_SR\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2181:2181:2181))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:no_name_gen\:info_rom_sr\|WORD_SR\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (458:458:458) (465:465:465))
        (PORT datab (289:289:289) (372:372:372))
        (PORT datac (751:751:751) (812:812:812))
        (PORT datad (441:441:441) (451:451:451))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:no_name_gen\:info_rom_sr\|WORD_SR\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2181:2181:2181))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (919:919:919) (903:903:903))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:no_name_gen\:info_rom_sr\|WORD_SR\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (330:330:330) (444:444:444))
        (PORT datab (319:319:319) (422:422:422))
        (PORT datac (285:285:285) (382:382:382))
        (PORT datad (302:302:302) (396:396:396))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:no_name_gen\:info_rom_sr\|WORD_SR\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (291:291:291) (382:382:382))
        (PORT datab (449:449:449) (452:452:452))
        (PORT datac (749:749:749) (811:811:811))
        (PORT datad (438:438:438) (448:448:448))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:no_name_gen\:info_rom_sr\|WORD_SR\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2181:2181:2181))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (919:919:919) (903:903:903))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|adapted_tdo\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (276:276:276))
        (PORT datab (530:530:530) (581:581:581))
        (PORT datad (257:257:257) (328:328:328))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo_mux_out\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (233:233:233) (268:268:268))
        (PORT datad (622:622:622) (609:609:609))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo_mux_out\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1376:1376:1376) (1413:1413:1413))
        (PORT datab (333:333:333) (416:416:416))
        (PORT datac (234:234:234) (271:271:271))
        (PORT datad (720:720:720) (717:717:717))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo_mux_out\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (807:807:807) (812:812:812))
        (PORT datab (1084:1084:1084) (1122:1122:1122))
        (PORT datac (831:831:831) (881:881:881))
        (PORT datad (621:621:621) (609:609:609))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[0\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT datab (322:322:322) (415:415:415))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[2\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (324:324:324) (414:414:414))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[3\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (325:325:325) (426:426:426))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|clear_signal)
    (DELAY
      (ABSOLUTE
        (PORT datac (1264:1264:1264) (1279:1279:1279))
        (PORT datad (1035:1035:1035) (1069:1069:1069))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[0\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (449:449:449) (470:470:470))
        (PORT datab (860:860:860) (906:906:906))
        (PORT datac (1066:1066:1066) (1107:1107:1107))
        (PORT datad (1069:1069:1069) (1118:1118:1118))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2177:2177:2177))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (967:967:967) (1004:1004:1004))
        (PORT ena (919:919:919) (903:903:903))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[4\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT datab (312:312:312) (408:408:408))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2177:2177:2177))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (967:967:967) (1004:1004:1004))
        (PORT ena (919:919:919) (903:903:903))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[0\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (534:534:534) (584:584:584))
        (PORT datab (310:310:310) (406:406:406))
        (PORT datac (290:290:290) (380:380:380))
        (PORT datad (300:300:300) (383:383:383))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[0\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (486:486:486) (553:553:553))
        (PORT datab (450:450:450) (455:455:455))
        (PORT datac (1264:1264:1264) (1280:1280:1280))
        (PORT datad (1036:1036:1036) (1069:1069:1069))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2177:2177:2177))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (967:967:967) (1004:1004:1004))
        (PORT ena (919:919:919) (903:903:903))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[1\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (330:330:330) (422:422:422))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2177:2177:2177))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (967:967:967) (1004:1004:1004))
        (PORT ena (919:919:919) (903:903:903))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2177:2177:2177))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (967:967:967) (1004:1004:1004))
        (PORT ena (919:919:919) (903:903:903))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (546:546:546) (599:599:599))
        (PORT datac (714:714:714) (740:740:740))
        (PORT datad (1096:1096:1096) (1157:1157:1157))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (327:327:327) (428:428:428))
        (PORT datab (311:311:311) (407:407:407))
        (PORT datac (292:292:292) (382:382:382))
        (PORT datad (303:303:303) (386:386:386))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (449:449:449) (470:470:470))
        (PORT datab (328:328:328) (421:421:421))
        (PORT datac (203:203:203) (235:235:235))
        (PORT datad (1069:1069:1069) (1119:1119:1119))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (630:630:630) (624:624:624))
        (PORT datab (286:286:286) (333:333:333))
        (PORT datac (4410:4410:4410) (4305:4305:4305))
        (PORT datad (1096:1096:1096) (1156:1156:1156))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\[0\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (449:449:449) (470:470:470))
        (PORT datab (859:859:859) (905:905:905))
        (PORT datac (1064:1064:1064) (1106:1106:1106))
        (PORT datad (1070:1070:1070) (1120:1120:1120))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2176:2176:2176))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1112:1112:1112) (1080:1080:1080))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (244:244:244) (290:290:290))
        (PORT datab (286:286:286) (334:334:334))
        (PORT datac (254:254:254) (334:334:334))
        (PORT datad (1098:1098:1098) (1159:1159:1159))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2176:2176:2176))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1112:1112:1112) (1080:1080:1080))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (247:247:247) (293:293:293))
        (PORT datab (289:289:289) (373:373:373))
        (PORT datac (250:250:250) (296:296:296))
        (PORT datad (1091:1091:1091) (1151:1151:1151))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2176:2176:2176))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1112:1112:1112) (1080:1080:1080))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (288:288:288) (378:378:378))
        (PORT datab (1082:1082:1082) (1113:1113:1113))
        (PORT datac (1265:1265:1265) (1280:1280:1280))
        (PORT datad (1091:1091:1091) (1151:1151:1151))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (545:545:545) (599:599:599))
        (PORT datab (285:285:285) (333:333:333))
        (PORT datac (495:495:495) (550:550:550))
        (PORT datad (1096:1096:1096) (1156:1156:1156))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (328:328:328) (429:429:429))
        (PORT datab (327:327:327) (421:421:421))
        (PORT datac (277:277:277) (372:372:372))
        (PORT datad (303:303:303) (386:386:386))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (279:279:279))
        (PORT datab (239:239:239) (274:274:274))
        (PORT datad (404:404:404) (408:408:408))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2176:2176:2176))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1112:1112:1112) (1080:1080:1080))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_minor_ver_reg\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1077:1077:1077) (1129:1129:1129))
        (PORT datad (4376:4376:4376) (4285:4285:4285))
        (IOPATH dataa combout (377:377:377) (382:382:382))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_minor_ver_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2154:2154:2154) (2174:2174:2174))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1721:1721:1721) (1674:1674:1674))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_minor_ver_reg\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1077:1077:1077) (1129:1129:1129))
        (PORT datad (256:256:256) (327:327:327))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_minor_ver_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2154:2154:2154) (2174:2174:2174))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1721:1721:1721) (1674:1674:1674))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_minor_ver_reg\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1077:1077:1077) (1129:1129:1129))
        (PORT datad (256:256:256) (328:328:328))
        (IOPATH dataa combout (377:377:377) (382:382:382))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_minor_ver_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2154:2154:2154) (2174:2174:2174))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1721:1721:1721) (1674:1674:1674))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_minor_ver_reg\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1077:1077:1077) (1129:1129:1129))
        (PORT datad (257:257:257) (329:329:329))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_minor_ver_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2154:2154:2154) (2174:2174:2174))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1721:1721:1721) (1674:1674:1674))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo_mux_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (992:992:992) (1023:1023:1023))
        (PORT datab (723:723:723) (749:749:749))
        (PORT datac (767:767:767) (816:816:816))
        (PORT datad (774:774:774) (841:841:841))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|mixer_addr_reg_internal\[0\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (365:365:365) (485:485:485))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|mixer_addr_reg_internal\[2\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (362:362:362) (491:491:491))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|mixer_addr_reg_internal\[3\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT datab (329:329:329) (431:431:431))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|mixer_addr_reg_internal\[3\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (477:477:477) (555:555:555))
        (PORT datab (727:727:727) (766:766:766))
        (PORT datac (1380:1380:1380) (1399:1399:1399))
        (PORT datad (517:517:517) (568:568:568))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|mixer_addr_reg_internal\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2153:2153:2153) (2173:2173:2173))
        (PORT d (87:87:87) (104:104:104))
        (PORT sload (914:914:914) (988:988:988))
        (PORT ena (1395:1395:1395) (1352:1352:1352))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|mixer_addr_reg_internal\[4\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (341:341:341) (450:450:450))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|mixer_addr_reg_internal\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2153:2153:2153) (2173:2173:2173))
        (PORT d (87:87:87) (104:104:104))
        (PORT sload (914:914:914) (988:988:988))
        (PORT ena (1395:1395:1395) (1352:1352:1352))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|mixer_addr_reg_internal\[3\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (345:345:345) (454:454:454))
        (PORT datab (478:478:478) (536:536:536))
        (PORT datac (331:331:331) (442:442:442))
        (PORT datad (303:303:303) (396:396:396))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|mixer_addr_reg_internal\[3\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (239:239:239) (280:280:280))
        (PORT datab (350:350:350) (468:468:468))
        (PORT datac (664:664:664) (701:701:701))
        (PORT datad (975:975:975) (998:998:998))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|mixer_addr_reg_internal\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2153:2153:2153) (2173:2173:2173))
        (PORT d (87:87:87) (104:104:104))
        (PORT sload (914:914:914) (988:988:988))
        (PORT ena (1395:1395:1395) (1352:1352:1352))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|mixer_addr_reg_internal\[1\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT datab (348:348:348) (465:465:465))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|mixer_addr_reg_internal\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2153:2153:2153) (2173:2173:2173))
        (PORT d (87:87:87) (104:104:104))
        (PORT sload (914:914:914) (988:988:988))
        (PORT ena (1395:1395:1395) (1352:1352:1352))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|mixer_addr_reg_internal\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2153:2153:2153) (2173:2173:2173))
        (PORT d (87:87:87) (104:104:104))
        (PORT sload (914:914:914) (988:988:988))
        (PORT ena (1395:1395:1395) (1352:1352:1352))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (366:366:366) (495:495:495))
        (PORT datab (350:350:350) (468:468:468))
        (PORT datac (329:329:329) (439:439:439))
        (PORT datad (300:300:300) (394:394:394))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\~6)
    (DELAY
      (ABSOLUTE
        (PORT datac (333:333:333) (443:443:443))
        (PORT datad (305:305:305) (399:399:399))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (365:365:365) (495:495:495))
        (PORT datab (245:245:245) (285:285:285))
        (PORT datac (306:306:306) (407:407:407))
        (PORT datad (316:316:316) (421:421:421))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (356:356:356) (474:474:474))
        (PORT datac (334:334:334) (455:455:455))
        (PORT datad (307:307:307) (401:401:401))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (345:345:345) (454:454:454))
        (PORT datac (331:331:331) (442:442:442))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|identity_contrib_shift_reg\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (4415:4415:4415) (4308:4308:4308))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|identity_contrib_shift_reg\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (353:353:353) (468:468:468))
        (PORT datab (845:845:845) (893:893:893))
        (PORT datac (971:971:971) (1017:1017:1017))
        (PORT datad (330:330:330) (425:425:425))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|identity_contrib_shift_reg\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1025:1025:1025) (1058:1058:1058))
        (PORT datab (982:982:982) (961:961:961))
        (PORT datac (1048:1048:1048) (1093:1093:1093))
        (PORT datad (845:845:845) (909:909:909))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|identity_contrib_shift_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2175:2175:2175))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1717:1717:1717) (1682:1682:1682))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|identity_contrib_shift_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2154:2154:2154) (2174:2174:2174))
        (PORT asdata (841:841:841) (901:901:901))
        (PORT ena (1721:1721:1721) (1681:1681:1681))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|identity_contrib_shift_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2154:2154:2154) (2174:2174:2174))
        (PORT asdata (1068:1068:1068) (1095:1095:1095))
        (PORT ena (1721:1721:1721) (1681:1681:1681))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|identity_contrib_shift_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2154:2154:2154) (2174:2174:2174))
        (PORT asdata (668:668:668) (747:747:747))
        (PORT ena (1721:1721:1721) (1681:1681:1681))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|identity_contrib_shift_reg\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1095:1095:1095) (1136:1136:1136))
        (PORT datac (989:989:989) (1015:1015:1015))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric_ident_writedata\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (277:277:277))
        (PORT datab (984:984:984) (963:963:963))
        (PORT datac (1070:1070:1070) (1094:1094:1094))
        (PORT datad (845:845:845) (908:908:908))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric_ident_writedata\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2154:2154:2154) (2174:2174:2174))
        (PORT asdata (662:662:662) (738:738:738))
        (PORT ena (1585:1585:1585) (1509:1509:1509))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (367:367:367) (498:498:498))
        (PORT datab (244:244:244) (284:284:284))
        (PORT datac (308:308:308) (410:410:410))
        (PORT datad (318:318:318) (424:424:424))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (446:446:446) (446:446:446))
        (PORT datab (503:503:503) (565:565:565))
        (PORT datad (375:375:375) (367:367:367))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (642:642:642) (639:639:639))
        (PORT datab (736:736:736) (723:723:723))
        (PORT datad (363:363:363) (364:364:364))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (370:370:370) (501:501:501))
        (PORT datab (354:354:354) (473:473:473))
        (PORT datac (333:333:333) (443:443:443))
        (PORT datad (305:305:305) (399:399:399))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric_ident_writedata\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2154:2154:2154) (2174:2174:2174))
        (PORT asdata (667:667:667) (746:746:746))
        (PORT ena (1585:1585:1585) (1509:1509:1509))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\~11)
    (DELAY
      (ABSOLUTE
        (PORT datab (497:497:497) (559:559:559))
        (PORT datad (440:440:440) (485:485:485))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (649:649:649) (660:660:660))
        (PORT datab (738:738:738) (725:725:725))
        (PORT datad (392:392:392) (393:393:393))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric_ident_writedata\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2154:2154:2154) (2174:2174:2174))
        (PORT asdata (1069:1069:1069) (1095:1095:1095))
        (PORT ena (1585:1585:1585) (1509:1509:1509))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (370:370:370) (500:500:500))
        (PORT datab (354:354:354) (472:472:472))
        (PORT datac (332:332:332) (443:443:443))
        (PORT datad (304:304:304) (398:398:398))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (498:498:498) (560:560:560))
        (PORT datad (365:365:365) (366:366:366))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\[2\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (646:646:646) (656:656:656))
        (PORT datab (736:736:736) (723:723:723))
        (PORT datad (395:395:395) (397:397:397))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric_ident_writedata\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2154:2154:2154) (2174:2174:2174))
        (PORT asdata (842:842:842) (902:902:902))
        (PORT ena (1585:1585:1585) (1509:1509:1509))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (372:372:372) (503:503:503))
        (PORT datac (334:334:334) (445:445:445))
        (PORT datad (322:322:322) (428:428:428))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (502:502:502) (564:564:564))
        (PORT datad (389:389:389) (388:388:388))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\[3\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (643:643:643) (640:640:640))
        (PORT datab (738:738:738) (725:725:725))
        (PORT datad (393:393:393) (393:393:393))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_proc\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (460:460:460) (520:520:520))
        (PORT datad (763:763:763) (809:809:809))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg_ena)
    (DELAY
      (ABSOLUTE
        (PORT datab (809:809:809) (852:852:852))
        (PORT datac (460:460:460) (520:520:520))
        (PORT datad (701:701:701) (748:748:748))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2175:2175:2175))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (4823:4823:4823) (4710:4710:4710))
        (PORT sload (914:914:914) (988:988:988))
        (PORT ena (919:919:919) (904:904:904))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2175:2175:2175))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (663:663:663) (739:739:739))
        (PORT sload (914:914:914) (988:988:988))
        (PORT ena (919:919:919) (904:904:904))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2175:2175:2175))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (663:663:663) (739:739:739))
        (PORT sload (914:914:914) (988:988:988))
        (PORT ena (919:919:919) (904:904:904))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2175:2175:2175))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (664:664:664) (739:739:739))
        (PORT sload (914:914:914) (988:988:988))
        (PORT ena (919:919:919) (904:904:904))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo_mux_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (1004:1004:1004) (998:998:998))
        (PORT datac (780:780:780) (841:841:841))
        (PORT datad (774:774:774) (841:841:841))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo_mux_out\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (707:707:707) (711:711:711))
        (PORT datab (407:407:407) (416:416:416))
        (PORT datac (203:203:203) (234:234:234))
        (PORT datad (775:775:775) (842:842:842))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo_mux_out\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (278:278:278))
        (PORT datab (780:780:780) (783:783:783))
        (PORT datac (1624:1624:1624) (1614:1614:1614))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo_bypass_reg\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4458:4458:4458) (4356:4356:4356))
        (PORT datad (717:717:717) (765:765:765))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo_bypass_reg)
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2179:2179:2179))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo_mux_out\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (771:771:771) (766:766:766))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (690:690:690) (694:694:694))
        (PORT datad (454:454:454) (506:506:506))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo)
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2174:2174:2174))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE altera_internal_jtag\~TCKUTAPclkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (1489:1489:1489) (1548:1548:1548))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (313:313:313) (404:404:404))
        (PORT datac (1399:1399:1399) (1443:1443:1443))
        (PORT datad (819:819:819) (873:873:873))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[1\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2181:2181:2181))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1695:1695:1695) (1702:1702:1702))
        (PORT ena (1446:1446:1446) (1425:1425:1425))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (289:289:289) (372:372:372))
        (PORT datac (1069:1069:1069) (1093:1093:1093))
        (PORT datad (820:820:820) (875:875:875))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[1\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2181:2181:2181))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1695:1695:1695) (1702:1702:1702))
        (PORT ena (1393:1393:1393) (1357:1357:1357))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|decode5\|w_anode1669w\[2\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (572:572:572) (636:636:636))
        (PORT datab (258:258:258) (292:292:292))
        (PORT datac (1049:1049:1049) (1077:1077:1077))
        (PORT datad (663:663:663) (648:648:648))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|result_node\[30\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1791:1791:1791) (1875:1875:1875))
        (PORT datab (1621:1621:1621) (1582:1582:1582))
        (PORT datac (1823:1823:1823) (1864:1864:1864))
        (PORT datad (1195:1195:1195) (1167:1167:1167))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|result_node\[30\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (971:971:971) (951:951:951))
        (PORT datab (914:914:914) (892:892:892))
        (PORT datac (1739:1739:1739) (1828:1828:1828))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_fetch\|fetched_instr\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2201:2201:2201))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2171:2171:2171) (2141:2141:2141))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_decode\|stored_inst\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2207:2207:2207))
        (PORT asdata (1171:1171:1171) (1210:1210:1210))
        (PORT clrn (2177:2177:2177) (2146:2146:2146))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst14\|reset_regs\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1186:1186:1186) (1237:1237:1237))
        (PORT datab (1926:1926:1926) (1936:1936:1936))
        (PORT datac (720:720:720) (769:769:769))
        (PORT datad (1108:1108:1108) (1164:1164:1164))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst14\|reset_regs\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1187:1187:1187) (1238:1238:1238))
        (PORT datab (1632:1632:1632) (1740:1740:1740))
        (PORT datac (1497:1497:1497) (1535:1535:1535))
        (PORT datad (410:410:410) (425:425:425))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst14\|reset_regs)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2213:2213:2213))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2179:2179:2179) (2152:2152:2152))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|SYNTHESIZED_WIRE_50)
    (DELAY
      (ABSOLUTE
        (PORT dataa (963:963:963) (1004:1004:1004))
        (PORT datad (4149:4149:4149) (4507:4507:4507))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE inst\|SYNTHESIZED_WIRE_50\~clkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (3762:3762:3762) (3747:3747:3747))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_decode\|stored_inst\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2204:2204:2204))
        (PORT asdata (1823:1823:1823) (1851:1851:1851))
        (PORT clrn (2170:2170:2170) (2142:2142:2142))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst14\|stored_instr\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2203:2203:2203))
        (PORT asdata (2359:2359:2359) (2354:2354:2354))
        (PORT clrn (2169:2169:2169) (2141:2141:2141))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|decode4\|w_anode1648w\[2\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (720:720:720) (748:748:748))
        (PORT datab (377:377:377) (500:500:500))
        (PORT datac (513:513:513) (577:577:577))
        (PORT datad (466:466:466) (516:516:516))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|result_node\[27\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1865:1865:1865) (1916:1916:1916))
        (PORT datab (2293:2293:2293) (2242:2242:2242))
        (PORT datac (1743:1743:1743) (1834:1834:1834))
        (PORT datad (1569:1569:1569) (1528:1528:1528))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|result_node\[27\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (278:278:278))
        (PORT datab (1555:1555:1555) (1584:1584:1584))
        (PORT datac (1828:1828:1828) (1870:1870:1870))
        (PORT datad (1535:1535:1535) (1529:1529:1529))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_fetch\|fetched_instr\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2201:2201:2201))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2171:2171:2171) (2141:2141:2141))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_decode\|stored_immed\[14\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (344:344:344) (457:457:457))
        (PORT datab (339:339:339) (439:439:439))
        (PORT datac (306:306:306) (401:401:401))
        (PORT datad (307:307:307) (393:393:393))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_decode\|stored_immed\[14\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (257:257:257) (291:291:291))
        (PORT datac (277:277:277) (358:358:358))
        (PORT datad (308:308:308) (399:399:399))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_extensor\|Selector17\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (1702:1702:1702) (1682:1682:1682))
        (PORT datac (285:285:285) (370:370:370))
        (PORT datad (1496:1496:1496) (1449:1449:1449))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_extensor\|Selector17\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (1630:1630:1630) (1611:1611:1611))
        (PORT datac (1234:1234:1234) (1212:1212:1212))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_decode\|stored_immed\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2203:2203:2203))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2173:2173:2173) (2142:2142:2142))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Mux17\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1007:1007:1007) (980:980:980))
        (PORT datab (1759:1759:1759) (1793:1793:1793))
        (PORT datac (1098:1098:1098) (1102:1102:1102))
        (PORT datad (747:747:747) (773:773:773))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Mux17\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1338:1338:1338) (1371:1371:1371))
        (PORT datab (440:440:440) (441:441:441))
        (PORT datac (907:907:907) (892:892:892))
        (PORT datad (752:752:752) (774:774:774))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst14\|stored_data\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2202:2202:2202))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2168:2168:2168) (2141:2141:2141))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|address_reg_a\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2202:2202:2202))
        (PORT asdata (744:744:744) (858:858:858))
        (PORT ena (1150:1150:1150) (1151:1151:1151))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|out_address_reg_a\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2202:2202:2202))
        (PORT asdata (662:662:662) (737:737:737))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|result_node\[19\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3103:3103:3103) (3195:3195:3195))
        (PORT datab (2159:2159:2159) (2237:2237:2237))
        (PORT datac (1455:1455:1455) (1469:1469:1469))
        (PORT datad (2307:2307:2307) (2199:2199:2199))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|result_node\[19\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1281:1281:1281) (1238:1238:1238))
        (PORT datab (3351:3351:3351) (3237:3237:3237))
        (PORT datac (1761:1761:1761) (1823:1823:1823))
        (PORT datad (3220:3220:3220) (3323:3323:3323))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_fetch\|fetched_instr\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2203:2203:2203))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2173:2173:2173) (2142:2142:2142))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_extensor\|Selector18\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1524:1524:1524) (1491:1491:1491))
        (PORT datab (1112:1112:1112) (1125:1125:1125))
        (PORT datad (1432:1432:1432) (1471:1471:1471))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_extensor\|Selector18\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (1348:1348:1348) (1350:1350:1350))
        (PORT datac (205:205:205) (236:236:236))
        (PORT datad (1311:1311:1311) (1279:1279:1279))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_decode\|stored_immed\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2213:2213:2213))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2182:2182:2182) (2151:2151:2151))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Mux18\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (949:949:949) (957:957:957))
        (PORT datab (1761:1761:1761) (1797:1797:1797))
        (PORT datac (1097:1097:1097) (1101:1101:1101))
        (PORT datad (752:752:752) (778:778:778))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Mux18\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1661:1661:1661) (1656:1656:1656))
        (PORT datab (809:809:809) (849:849:849))
        (PORT datac (937:937:937) (933:933:933))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst14\|stored_data\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2201:2201:2201))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2167:2167:2167) (2140:2140:2140))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|address_reg_a\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2202:2202:2202))
        (PORT asdata (1114:1114:1114) (1147:1147:1147))
        (PORT ena (1150:1150:1150) (1151:1151:1151))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|out_address_reg_a\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (257:257:257) (329:329:329))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|out_address_reg_a\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2202:2202:2202))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|result_node\[31\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1869:1869:1869) (1922:1922:1922))
        (PORT datab (1661:1661:1661) (1621:1621:1621))
        (PORT datac (1747:1747:1747) (1838:1838:1838))
        (PORT datad (2307:2307:2307) (2250:2250:2250))
        (IOPATH dataa combout (400:400:400) (371:371:371))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|result_node\[31\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1867:1867:1867) (1919:1919:1919))
        (PORT datab (1773:1773:1773) (1833:1833:1833))
        (PORT datac (2243:2243:2243) (2223:2223:2223))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_fetch\|fetched_instr\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2201:2201:2201))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2171:2171:2171) (2141:2141:2141))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_decode\|stored_inst\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2213:2213:2213))
        (PORT asdata (2415:2415:2415) (2432:2432:2432))
        (PORT clrn (2182:2182:2182) (2151:2151:2151))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst14\|stored_instr\[31\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1133:1133:1133) (1187:1187:1187))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst14\|stored_instr\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2213:2213:2213))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2179:2179:2179) (2152:2152:2152))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst14\|stored_instr\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2213:2213:2213))
        (PORT asdata (1901:1901:1901) (1934:1934:1934))
        (PORT clrn (2179:2179:2179) (2152:2152:2152))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst14\|stored_instr\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2213:2213:2213))
        (PORT asdata (1765:1765:1765) (1803:1803:1803))
        (PORT clrn (2179:2179:2179) (2152:2152:2152))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst14\|stored_instr\[30\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1583:1583:1583) (1695:1695:1695))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst14\|stored_instr\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2213:2213:2213))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2179:2179:2179) (2152:2152:2152))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst3\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (285:285:285) (373:373:373))
        (PORT datab (284:284:284) (366:366:366))
        (PORT datad (254:254:254) (325:325:325))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|decode4\|w_anode1677w\[2\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (722:722:722) (751:751:751))
        (PORT datab (374:374:374) (496:496:496))
        (PORT datac (512:512:512) (576:576:576))
        (PORT datad (465:465:465) (515:515:515))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|result_node\[28\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1864:1864:1864) (1915:1915:1915))
        (PORT datab (1660:1660:1660) (1601:1601:1601))
        (PORT datac (1569:1569:1569) (1568:1568:1568))
        (PORT datad (1664:1664:1664) (1730:1730:1730))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|result_node\[28\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2627:2627:2627) (2570:2570:2570))
        (PORT datab (236:236:236) (271:271:271))
        (PORT datac (1740:1740:1740) (1830:1830:1830))
        (PORT datad (1920:1920:1920) (1866:1866:1866))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_fetch\|fetched_instr\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2201:2201:2201))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2171:2171:2171) (2141:2141:2141))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_decode\|stored_inst\[28\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1049:1049:1049) (1076:1076:1076))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_decode\|stored_inst\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2202:2202:2202))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2188:2188:2188) (2158:2158:2158))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst\|Decoder0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1179:1179:1179) (1215:1215:1215))
        (PORT datad (1086:1086:1086) (1122:1122:1122))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst15\|stack\|Equal1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (276:276:276) (344:344:344))
        (PORT datac (854:854:854) (920:920:920))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst15\|stack\|empty\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (470:470:470) (482:482:482))
        (PORT datab (259:259:259) (293:293:293))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst15\|stack\|empty)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2211:2211:2211))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2177:2177:2177) (2149:2149:2149))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst14\|RFlags\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1143:1143:1143) (1210:1210:1210))
        (PORT datab (744:744:744) (742:742:742))
        (PORT datac (410:410:410) (420:420:420))
        (PORT datad (455:455:455) (507:507:507))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst14\|RFlags\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2212:2212:2212))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2177:2177:2177) (2150:2150:2150))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst\|Decoder0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1185:1185:1185) (1237:1237:1237))
        (PORT datab (1927:1927:1927) (1937:1937:1937))
        (PORT datac (1359:1359:1359) (1402:1402:1402))
        (PORT datad (1584:1584:1584) (1696:1696:1696))
        (IOPATH dataa combout (350:350:350) (352:352:352))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst\|Decoder0\~3)
    (DELAY
      (ABSOLUTE
        (PORT datac (496:496:496) (563:563:563))
        (PORT datad (443:443:443) (460:460:460))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst14\|RFlags\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2204:2204:2204))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2170:2170:2170) (2142:2142:2142))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst15\|stack\|Equal0\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (280:280:280) (348:348:348))
        (PORT datac (856:856:856) (922:922:922))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst15\|stack\|full\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (260:260:260) (300:300:300))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datad (220:220:220) (253:253:253))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst15\|stack\|full)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2211:2211:2211))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2177:2177:2177) (2149:2149:2149))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst14\|RFlags\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (256:256:256) (328:328:328))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst14\|RFlags\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2211:2211:2211))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2177:2177:2177) (2149:2149:2149))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|clr_reg\~_wirecell)
    (DELAY
      (ABSOLUTE
        (PORT datad (1256:1256:1256) (1259:1259:1259))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[0\]\~_wirecell)
    (DELAY
      (ABSOLUTE
        (PORT datad (711:711:711) (749:749:749))
      )
    )
  )
)
