
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//gcry_seed.module_gcc_-O0:     file format elf64-littleaarch64


Disassembly of section .text:

0000000000000000 <selftest>:
       0:	mov	x0, #0x0                   	// #0
       4:	ret

0000000000000008 <do_setkey>:
       8:	stp	x29, x30, [sp, #-96]!
       c:	mov	x29, sp
      10:	str	x0, [sp, #40]
      14:	str	x1, [sp, #32]
      18:	str	w2, [sp, #28]
      1c:	ldr	x0, [sp, #40]
      20:	str	x0, [sp, #72]
      24:	adrp	x0, 0 <selftest>
      28:	add	x0, x0, #0x0
      2c:	ldr	x0, [x0]
      30:	ldr	w0, [x0]
      34:	cmp	w0, #0x0
      38:	b.ne	a4 <do_setkey+0x9c>  // b.any
      3c:	adrp	x0, 0 <selftest>
      40:	add	x0, x0, #0x0
      44:	ldr	x0, [x0]
      48:	mov	w1, #0x1                   	// #1
      4c:	str	w1, [x0]
      50:	bl	0 <selftest>
      54:	mov	x1, x0
      58:	adrp	x0, 0 <selftest>
      5c:	add	x0, x0, #0x0
      60:	ldr	x0, [x0]
      64:	str	x1, [x0]
      68:	adrp	x0, 0 <selftest>
      6c:	add	x0, x0, #0x0
      70:	ldr	x0, [x0]
      74:	ldr	x0, [x0]
      78:	cmp	x0, #0x0
      7c:	b.eq	a4 <do_setkey+0x9c>  // b.none
      80:	adrp	x0, 0 <selftest>
      84:	add	x0, x0, #0x0
      88:	ldr	x0, [x0]
      8c:	ldr	x0, [x0]
      90:	mov	x1, x0
      94:	adrp	x0, 0 <selftest>
      98:	add	x0, x0, #0x0
      9c:	ldr	x0, [x0]
      a0:	bl	0 <_gcry_log_error>
      a4:	adrp	x0, 0 <selftest>
      a8:	add	x0, x0, #0x0
      ac:	ldr	x0, [x0]
      b0:	ldr	x0, [x0]
      b4:	cmp	x0, #0x0
      b8:	b.eq	c4 <do_setkey+0xbc>  // b.none
      bc:	mov	w0, #0x1c                  	// #28
      c0:	b	414 <do_setkey+0x40c>
      c4:	ldr	w0, [sp, #28]
      c8:	cmp	w0, #0x10
      cc:	b.eq	d8 <do_setkey+0xd0>  // b.none
      d0:	mov	w0, #0xd                   	// #13
      d4:	b	414 <do_setkey+0x40c>
      d8:	ldr	x0, [sp, #32]
      dc:	ldrb	w0, [x0]
      e0:	lsl	w1, w0, #24
      e4:	ldr	x0, [sp, #32]
      e8:	add	x0, x0, #0x1
      ec:	ldrb	w0, [x0]
      f0:	lsl	w0, w0, #16
      f4:	eor	w1, w1, w0
      f8:	ldr	x0, [sp, #32]
      fc:	add	x0, x0, #0x2
     100:	ldrb	w0, [x0]
     104:	lsl	w0, w0, #8
     108:	eor	w0, w1, w0
     10c:	ldr	x1, [sp, #32]
     110:	add	x1, x1, #0x3
     114:	ldrb	w1, [x1]
     118:	eor	w0, w0, w1
     11c:	str	w0, [sp, #92]
     120:	ldr	x0, [sp, #32]
     124:	add	x0, x0, #0x4
     128:	ldrb	w0, [x0]
     12c:	lsl	w1, w0, #24
     130:	ldr	x0, [sp, #32]
     134:	add	x0, x0, #0x5
     138:	ldrb	w0, [x0]
     13c:	lsl	w0, w0, #16
     140:	eor	w1, w1, w0
     144:	ldr	x0, [sp, #32]
     148:	add	x0, x0, #0x6
     14c:	ldrb	w0, [x0]
     150:	lsl	w0, w0, #8
     154:	eor	w0, w1, w0
     158:	ldr	x1, [sp, #32]
     15c:	add	x1, x1, #0x7
     160:	ldrb	w1, [x1]
     164:	eor	w0, w0, w1
     168:	str	w0, [sp, #88]
     16c:	ldr	x0, [sp, #32]
     170:	add	x0, x0, #0x8
     174:	ldrb	w0, [x0]
     178:	lsl	w1, w0, #24
     17c:	ldr	x0, [sp, #32]
     180:	add	x0, x0, #0x9
     184:	ldrb	w0, [x0]
     188:	lsl	w0, w0, #16
     18c:	eor	w1, w1, w0
     190:	ldr	x0, [sp, #32]
     194:	add	x0, x0, #0xa
     198:	ldrb	w0, [x0]
     19c:	lsl	w0, w0, #8
     1a0:	eor	w0, w1, w0
     1a4:	ldr	x1, [sp, #32]
     1a8:	add	x1, x1, #0xb
     1ac:	ldrb	w1, [x1]
     1b0:	eor	w0, w0, w1
     1b4:	str	w0, [sp, #84]
     1b8:	ldr	x0, [sp, #32]
     1bc:	add	x0, x0, #0xc
     1c0:	ldrb	w0, [x0]
     1c4:	lsl	w1, w0, #24
     1c8:	ldr	x0, [sp, #32]
     1cc:	add	x0, x0, #0xd
     1d0:	ldrb	w0, [x0]
     1d4:	lsl	w0, w0, #16
     1d8:	eor	w1, w1, w0
     1dc:	ldr	x0, [sp, #32]
     1e0:	add	x0, x0, #0xe
     1e4:	ldrb	w0, [x0]
     1e8:	lsl	w0, w0, #8
     1ec:	eor	w0, w1, w0
     1f0:	ldr	x1, [sp, #32]
     1f4:	add	x1, x1, #0xf
     1f8:	ldrb	w1, [x1]
     1fc:	eor	w0, w0, w1
     200:	str	w0, [sp, #80]
     204:	str	wzr, [sp, #68]
     208:	b	404 <do_setkey+0x3fc>
     20c:	ldr	w1, [sp, #92]
     210:	ldr	w0, [sp, #84]
     214:	add	w1, w1, w0
     218:	adrp	x0, 0 <selftest>
     21c:	add	x0, x0, #0x0
     220:	ldr	x0, [x0]
     224:	ldrsw	x2, [sp, #68]
     228:	ldr	w0, [x0, x2, lsl #2]
     22c:	sub	w0, w1, w0
     230:	str	w0, [sp, #64]
     234:	adrp	x0, 0 <selftest>
     238:	add	x0, x0, #0x0
     23c:	ldr	x0, [x0]
     240:	ldrsw	x1, [sp, #68]
     244:	ldr	w1, [x0, x1, lsl #2]
     248:	ldr	w0, [sp, #88]
     24c:	add	w1, w1, w0
     250:	ldr	w0, [sp, #80]
     254:	sub	w0, w1, w0
     258:	str	w0, [sp, #56]
     25c:	ldrb	w0, [sp, #64]
     260:	mov	w1, w0
     264:	adrp	x0, 0 <selftest>
     268:	add	x0, x0, #0x0
     26c:	ldr	x0, [x0]
     270:	sxtw	x1, w1
     274:	ldr	w1, [x0, x1, lsl #2]
     278:	ldrb	w0, [sp, #65]
     27c:	mov	w2, w0
     280:	adrp	x0, 0 <selftest>
     284:	add	x0, x0, #0x0
     288:	ldr	x0, [x0]
     28c:	sxtw	x2, w2
     290:	ldr	w0, [x0, x2, lsl #2]
     294:	eor	w1, w1, w0
     298:	ldrb	w0, [sp, #66]
     29c:	mov	w2, w0
     2a0:	adrp	x0, 0 <selftest>
     2a4:	add	x0, x0, #0x0
     2a8:	ldr	x0, [x0]
     2ac:	sxtw	x2, w2
     2b0:	ldr	w0, [x0, x2, lsl #2]
     2b4:	eor	w2, w1, w0
     2b8:	ldrb	w0, [sp, #67]
     2bc:	mov	w1, w0
     2c0:	adrp	x0, 0 <selftest>
     2c4:	add	x0, x0, #0x0
     2c8:	ldr	x0, [x0]
     2cc:	sxtw	x1, w1
     2d0:	ldr	w1, [x0, x1, lsl #2]
     2d4:	ldr	x0, [sp, #72]
     2d8:	add	x3, x0, #0x4
     2dc:	str	x3, [sp, #72]
     2e0:	eor	w1, w2, w1
     2e4:	str	w1, [x0]
     2e8:	ldrb	w0, [sp, #56]
     2ec:	mov	w1, w0
     2f0:	adrp	x0, 0 <selftest>
     2f4:	add	x0, x0, #0x0
     2f8:	ldr	x0, [x0]
     2fc:	sxtw	x1, w1
     300:	ldr	w1, [x0, x1, lsl #2]
     304:	ldrb	w0, [sp, #57]
     308:	mov	w2, w0
     30c:	adrp	x0, 0 <selftest>
     310:	add	x0, x0, #0x0
     314:	ldr	x0, [x0]
     318:	sxtw	x2, w2
     31c:	ldr	w0, [x0, x2, lsl #2]
     320:	eor	w1, w1, w0
     324:	ldrb	w0, [sp, #58]
     328:	mov	w2, w0
     32c:	adrp	x0, 0 <selftest>
     330:	add	x0, x0, #0x0
     334:	ldr	x0, [x0]
     338:	sxtw	x2, w2
     33c:	ldr	w0, [x0, x2, lsl #2]
     340:	eor	w2, w1, w0
     344:	ldrb	w0, [sp, #59]
     348:	mov	w1, w0
     34c:	adrp	x0, 0 <selftest>
     350:	add	x0, x0, #0x0
     354:	ldr	x0, [x0]
     358:	sxtw	x1, w1
     35c:	ldr	w1, [x0, x1, lsl #2]
     360:	ldr	x0, [sp, #72]
     364:	add	x3, x0, #0x4
     368:	str	x3, [sp, #72]
     36c:	eor	w1, w2, w1
     370:	str	w1, [x0]
     374:	ldr	w0, [sp, #68]
     378:	and	w0, w0, #0x1
     37c:	cmp	w0, #0x0
     380:	b.ne	3c0 <do_setkey+0x3b8>  // b.any
     384:	ldr	w0, [sp, #92]
     388:	str	w0, [sp, #64]
     38c:	ldr	w0, [sp, #92]
     390:	lsr	w1, w0, #8
     394:	ldr	w0, [sp, #88]
     398:	lsl	w0, w0, #24
     39c:	eor	w0, w1, w0
     3a0:	str	w0, [sp, #92]
     3a4:	ldr	w0, [sp, #88]
     3a8:	lsr	w1, w0, #8
     3ac:	ldr	w0, [sp, #64]
     3b0:	lsl	w0, w0, #24
     3b4:	eor	w0, w1, w0
     3b8:	str	w0, [sp, #88]
     3bc:	b	3f8 <do_setkey+0x3f0>
     3c0:	ldr	w0, [sp, #84]
     3c4:	str	w0, [sp, #64]
     3c8:	ldr	w0, [sp, #84]
     3cc:	lsl	w1, w0, #8
     3d0:	ldr	w0, [sp, #80]
     3d4:	lsr	w0, w0, #24
     3d8:	eor	w0, w1, w0
     3dc:	str	w0, [sp, #84]
     3e0:	ldr	w0, [sp, #80]
     3e4:	lsl	w1, w0, #8
     3e8:	ldr	w0, [sp, #64]
     3ec:	lsr	w0, w0, #24
     3f0:	eor	w0, w1, w0
     3f4:	str	w0, [sp, #80]
     3f8:	ldr	w0, [sp, #68]
     3fc:	add	w0, w0, #0x1
     400:	str	w0, [sp, #68]
     404:	ldr	w0, [sp, #68]
     408:	cmp	w0, #0xf
     40c:	b.le	20c <do_setkey+0x204>
     410:	mov	w0, #0x0                   	// #0
     414:	ldp	x29, x30, [sp], #96
     418:	ret
     41c:	nop
	...

0000000000000460 <seed_setkey>:
     460:	stp	x29, x30, [sp, #-64]!
     464:	mov	x29, sp
     468:	str	x0, [sp, #40]
     46c:	str	x1, [sp, #32]
     470:	str	w2, [sp, #28]
     474:	ldr	x0, [sp, #40]
     478:	str	x0, [sp, #56]
     47c:	ldr	w2, [sp, #28]
     480:	ldr	x1, [sp, #32]
     484:	ldr	x0, [sp, #56]
     488:	bl	8 <do_setkey>
     48c:	str	w0, [sp, #52]
     490:	mov	w0, #0x30                  	// #48
     494:	bl	0 <_gcry_burn_stack>
     498:	ldr	w0, [sp, #52]
     49c:	ldp	x29, x30, [sp], #64
     4a0:	ret

00000000000004a4 <do_encrypt>:
     4a4:	sub	sp, sp, #0x40
     4a8:	str	x0, [sp, #24]
     4ac:	str	x1, [sp, #16]
     4b0:	str	x2, [sp, #8]
     4b4:	ldr	x0, [sp, #8]
     4b8:	ldrb	w0, [x0]
     4bc:	lsl	w1, w0, #24
     4c0:	ldr	x0, [sp, #8]
     4c4:	add	x0, x0, #0x1
     4c8:	ldrb	w0, [x0]
     4cc:	lsl	w0, w0, #16
     4d0:	eor	w1, w1, w0
     4d4:	ldr	x0, [sp, #8]
     4d8:	add	x0, x0, #0x2
     4dc:	ldrb	w0, [x0]
     4e0:	lsl	w0, w0, #8
     4e4:	eor	w0, w1, w0
     4e8:	ldr	x1, [sp, #8]
     4ec:	add	x1, x1, #0x3
     4f0:	ldrb	w1, [x1]
     4f4:	eor	w0, w0, w1
     4f8:	str	w0, [sp, #60]
     4fc:	ldr	x0, [sp, #8]
     500:	add	x0, x0, #0x4
     504:	ldrb	w0, [x0]
     508:	lsl	w1, w0, #24
     50c:	ldr	x0, [sp, #8]
     510:	add	x0, x0, #0x5
     514:	ldrb	w0, [x0]
     518:	lsl	w0, w0, #16
     51c:	eor	w1, w1, w0
     520:	ldr	x0, [sp, #8]
     524:	add	x0, x0, #0x6
     528:	ldrb	w0, [x0]
     52c:	lsl	w0, w0, #8
     530:	eor	w0, w1, w0
     534:	ldr	x1, [sp, #8]
     538:	add	x1, x1, #0x7
     53c:	ldrb	w1, [x1]
     540:	eor	w0, w0, w1
     544:	str	w0, [sp, #56]
     548:	ldr	x0, [sp, #8]
     54c:	add	x0, x0, #0x8
     550:	ldrb	w0, [x0]
     554:	lsl	w1, w0, #24
     558:	ldr	x0, [sp, #8]
     55c:	add	x0, x0, #0x9
     560:	ldrb	w0, [x0]
     564:	lsl	w0, w0, #16
     568:	eor	w1, w1, w0
     56c:	ldr	x0, [sp, #8]
     570:	add	x0, x0, #0xa
     574:	ldrb	w0, [x0]
     578:	lsl	w0, w0, #8
     57c:	eor	w0, w1, w0
     580:	ldr	x1, [sp, #8]
     584:	add	x1, x1, #0xb
     588:	ldrb	w1, [x1]
     58c:	eor	w0, w0, w1
     590:	str	w0, [sp, #52]
     594:	ldr	x0, [sp, #8]
     598:	add	x0, x0, #0xc
     59c:	ldrb	w0, [x0]
     5a0:	lsl	w1, w0, #24
     5a4:	ldr	x0, [sp, #8]
     5a8:	add	x0, x0, #0xd
     5ac:	ldrb	w0, [x0]
     5b0:	lsl	w0, w0, #16
     5b4:	eor	w1, w1, w0
     5b8:	ldr	x0, [sp, #8]
     5bc:	add	x0, x0, #0xe
     5c0:	ldrb	w0, [x0]
     5c4:	lsl	w0, w0, #8
     5c8:	eor	w0, w1, w0
     5cc:	ldr	x1, [sp, #8]
     5d0:	add	x1, x1, #0xf
     5d4:	ldrb	w1, [x1]
     5d8:	eor	w0, w0, w1
     5dc:	str	w0, [sp, #48]
     5e0:	ldr	x0, [sp, #24]
     5e4:	ldr	w1, [x0]
     5e8:	ldr	w0, [sp, #52]
     5ec:	eor	w0, w1, w0
     5f0:	str	w0, [sp, #40]
     5f4:	ldr	x0, [sp, #24]
     5f8:	ldr	w1, [x0, #4]
     5fc:	ldr	w0, [sp, #48]
     600:	eor	w0, w1, w0
     604:	str	w0, [sp, #32]
     608:	ldr	w1, [sp, #32]
     60c:	ldr	w0, [sp, #40]
     610:	eor	w0, w1, w0
     614:	str	w0, [sp, #32]
     618:	ldrb	w0, [sp, #32]
     61c:	mov	w1, w0
     620:	adrp	x0, 0 <selftest>
     624:	add	x0, x0, #0x0
     628:	ldr	x0, [x0]
     62c:	sxtw	x1, w1
     630:	ldr	w1, [x0, x1, lsl #2]
     634:	ldrb	w0, [sp, #33]
     638:	mov	w2, w0
     63c:	adrp	x0, 0 <selftest>
     640:	add	x0, x0, #0x0
     644:	ldr	x0, [x0]
     648:	sxtw	x2, w2
     64c:	ldr	w0, [x0, x2, lsl #2]
     650:	eor	w1, w1, w0
     654:	ldrb	w0, [sp, #34]
     658:	mov	w2, w0
     65c:	adrp	x0, 0 <selftest>
     660:	add	x0, x0, #0x0
     664:	ldr	x0, [x0]
     668:	sxtw	x2, w2
     66c:	ldr	w0, [x0, x2, lsl #2]
     670:	eor	w1, w1, w0
     674:	ldrb	w0, [sp, #35]
     678:	mov	w2, w0
     67c:	adrp	x0, 0 <selftest>
     680:	add	x0, x0, #0x0
     684:	ldr	x0, [x0]
     688:	sxtw	x2, w2
     68c:	ldr	w0, [x0, x2, lsl #2]
     690:	eor	w0, w1, w0
     694:	str	w0, [sp, #32]
     698:	ldr	w1, [sp, #40]
     69c:	ldr	w0, [sp, #32]
     6a0:	add	w0, w1, w0
     6a4:	str	w0, [sp, #40]
     6a8:	ldrb	w0, [sp, #40]
     6ac:	mov	w1, w0
     6b0:	adrp	x0, 0 <selftest>
     6b4:	add	x0, x0, #0x0
     6b8:	ldr	x0, [x0]
     6bc:	sxtw	x1, w1
     6c0:	ldr	w1, [x0, x1, lsl #2]
     6c4:	ldrb	w0, [sp, #41]
     6c8:	mov	w2, w0
     6cc:	adrp	x0, 0 <selftest>
     6d0:	add	x0, x0, #0x0
     6d4:	ldr	x0, [x0]
     6d8:	sxtw	x2, w2
     6dc:	ldr	w0, [x0, x2, lsl #2]
     6e0:	eor	w1, w1, w0
     6e4:	ldrb	w0, [sp, #42]
     6e8:	mov	w2, w0
     6ec:	adrp	x0, 0 <selftest>
     6f0:	add	x0, x0, #0x0
     6f4:	ldr	x0, [x0]
     6f8:	sxtw	x2, w2
     6fc:	ldr	w0, [x0, x2, lsl #2]
     700:	eor	w1, w1, w0
     704:	ldrb	w0, [sp, #43]
     708:	mov	w2, w0
     70c:	adrp	x0, 0 <selftest>
     710:	add	x0, x0, #0x0
     714:	ldr	x0, [x0]
     718:	sxtw	x2, w2
     71c:	ldr	w0, [x0, x2, lsl #2]
     720:	eor	w0, w1, w0
     724:	str	w0, [sp, #40]
     728:	ldr	w1, [sp, #32]
     72c:	ldr	w0, [sp, #40]
     730:	add	w0, w1, w0
     734:	str	w0, [sp, #32]
     738:	ldrb	w0, [sp, #32]
     73c:	mov	w1, w0
     740:	adrp	x0, 0 <selftest>
     744:	add	x0, x0, #0x0
     748:	ldr	x0, [x0]
     74c:	sxtw	x1, w1
     750:	ldr	w1, [x0, x1, lsl #2]
     754:	ldrb	w0, [sp, #33]
     758:	mov	w2, w0
     75c:	adrp	x0, 0 <selftest>
     760:	add	x0, x0, #0x0
     764:	ldr	x0, [x0]
     768:	sxtw	x2, w2
     76c:	ldr	w0, [x0, x2, lsl #2]
     770:	eor	w1, w1, w0
     774:	ldrb	w0, [sp, #34]
     778:	mov	w2, w0
     77c:	adrp	x0, 0 <selftest>
     780:	add	x0, x0, #0x0
     784:	ldr	x0, [x0]
     788:	sxtw	x2, w2
     78c:	ldr	w0, [x0, x2, lsl #2]
     790:	eor	w1, w1, w0
     794:	ldrb	w0, [sp, #35]
     798:	mov	w2, w0
     79c:	adrp	x0, 0 <selftest>
     7a0:	add	x0, x0, #0x0
     7a4:	ldr	x0, [x0]
     7a8:	sxtw	x2, w2
     7ac:	ldr	w0, [x0, x2, lsl #2]
     7b0:	eor	w0, w1, w0
     7b4:	str	w0, [sp, #32]
     7b8:	ldr	w1, [sp, #40]
     7bc:	ldr	w0, [sp, #32]
     7c0:	add	w0, w1, w0
     7c4:	str	w0, [sp, #40]
     7c8:	ldr	w0, [sp, #40]
     7cc:	ldr	w1, [sp, #60]
     7d0:	eor	w0, w1, w0
     7d4:	str	w0, [sp, #60]
     7d8:	ldr	w0, [sp, #32]
     7dc:	ldr	w1, [sp, #56]
     7e0:	eor	w0, w1, w0
     7e4:	str	w0, [sp, #56]
     7e8:	ldr	x0, [sp, #24]
     7ec:	ldr	w1, [x0, #8]
     7f0:	ldr	w0, [sp, #60]
     7f4:	eor	w0, w1, w0
     7f8:	str	w0, [sp, #40]
     7fc:	ldr	x0, [sp, #24]
     800:	ldr	w1, [x0, #12]
     804:	ldr	w0, [sp, #56]
     808:	eor	w0, w1, w0
     80c:	str	w0, [sp, #32]
     810:	ldr	w1, [sp, #32]
     814:	ldr	w0, [sp, #40]
     818:	eor	w0, w1, w0
     81c:	str	w0, [sp, #32]
     820:	ldrb	w0, [sp, #32]
     824:	mov	w1, w0
     828:	adrp	x0, 0 <selftest>
     82c:	add	x0, x0, #0x0
     830:	ldr	x0, [x0]
     834:	sxtw	x1, w1
     838:	ldr	w1, [x0, x1, lsl #2]
     83c:	ldrb	w0, [sp, #33]
     840:	mov	w2, w0
     844:	adrp	x0, 0 <selftest>
     848:	add	x0, x0, #0x0
     84c:	ldr	x0, [x0]
     850:	sxtw	x2, w2
     854:	ldr	w0, [x0, x2, lsl #2]
     858:	eor	w1, w1, w0
     85c:	ldrb	w0, [sp, #34]
     860:	mov	w2, w0
     864:	adrp	x0, 0 <selftest>
     868:	add	x0, x0, #0x0
     86c:	ldr	x0, [x0]
     870:	sxtw	x2, w2
     874:	ldr	w0, [x0, x2, lsl #2]
     878:	eor	w1, w1, w0
     87c:	ldrb	w0, [sp, #35]
     880:	mov	w2, w0
     884:	adrp	x0, 0 <selftest>
     888:	add	x0, x0, #0x0
     88c:	ldr	x0, [x0]
     890:	sxtw	x2, w2
     894:	ldr	w0, [x0, x2, lsl #2]
     898:	eor	w0, w1, w0
     89c:	str	w0, [sp, #32]
     8a0:	ldr	w1, [sp, #40]
     8a4:	ldr	w0, [sp, #32]
     8a8:	add	w0, w1, w0
     8ac:	str	w0, [sp, #40]
     8b0:	ldrb	w0, [sp, #40]
     8b4:	mov	w1, w0
     8b8:	adrp	x0, 0 <selftest>
     8bc:	add	x0, x0, #0x0
     8c0:	ldr	x0, [x0]
     8c4:	sxtw	x1, w1
     8c8:	ldr	w1, [x0, x1, lsl #2]
     8cc:	ldrb	w0, [sp, #41]
     8d0:	mov	w2, w0
     8d4:	adrp	x0, 0 <selftest>
     8d8:	add	x0, x0, #0x0
     8dc:	ldr	x0, [x0]
     8e0:	sxtw	x2, w2
     8e4:	ldr	w0, [x0, x2, lsl #2]
     8e8:	eor	w1, w1, w0
     8ec:	ldrb	w0, [sp, #42]
     8f0:	mov	w2, w0
     8f4:	adrp	x0, 0 <selftest>
     8f8:	add	x0, x0, #0x0
     8fc:	ldr	x0, [x0]
     900:	sxtw	x2, w2
     904:	ldr	w0, [x0, x2, lsl #2]
     908:	eor	w1, w1, w0
     90c:	ldrb	w0, [sp, #43]
     910:	mov	w2, w0
     914:	adrp	x0, 0 <selftest>
     918:	add	x0, x0, #0x0
     91c:	ldr	x0, [x0]
     920:	sxtw	x2, w2
     924:	ldr	w0, [x0, x2, lsl #2]
     928:	eor	w0, w1, w0
     92c:	str	w0, [sp, #40]
     930:	ldr	w1, [sp, #32]
     934:	ldr	w0, [sp, #40]
     938:	add	w0, w1, w0
     93c:	str	w0, [sp, #32]
     940:	ldrb	w0, [sp, #32]
     944:	mov	w1, w0
     948:	adrp	x0, 0 <selftest>
     94c:	add	x0, x0, #0x0
     950:	ldr	x0, [x0]
     954:	sxtw	x1, w1
     958:	ldr	w1, [x0, x1, lsl #2]
     95c:	ldrb	w0, [sp, #33]
     960:	mov	w2, w0
     964:	adrp	x0, 0 <selftest>
     968:	add	x0, x0, #0x0
     96c:	ldr	x0, [x0]
     970:	sxtw	x2, w2
     974:	ldr	w0, [x0, x2, lsl #2]
     978:	eor	w1, w1, w0
     97c:	ldrb	w0, [sp, #34]
     980:	mov	w2, w0
     984:	adrp	x0, 0 <selftest>
     988:	add	x0, x0, #0x0
     98c:	ldr	x0, [x0]
     990:	sxtw	x2, w2
     994:	ldr	w0, [x0, x2, lsl #2]
     998:	eor	w1, w1, w0
     99c:	ldrb	w0, [sp, #35]
     9a0:	mov	w2, w0
     9a4:	adrp	x0, 0 <selftest>
     9a8:	add	x0, x0, #0x0
     9ac:	ldr	x0, [x0]
     9b0:	sxtw	x2, w2
     9b4:	ldr	w0, [x0, x2, lsl #2]
     9b8:	eor	w0, w1, w0
     9bc:	str	w0, [sp, #32]
     9c0:	ldr	w1, [sp, #40]
     9c4:	ldr	w0, [sp, #32]
     9c8:	add	w0, w1, w0
     9cc:	str	w0, [sp, #40]
     9d0:	ldr	w0, [sp, #40]
     9d4:	ldr	w1, [sp, #52]
     9d8:	eor	w0, w1, w0
     9dc:	str	w0, [sp, #52]
     9e0:	ldr	w0, [sp, #32]
     9e4:	ldr	w1, [sp, #48]
     9e8:	eor	w0, w1, w0
     9ec:	str	w0, [sp, #48]
     9f0:	ldr	x0, [sp, #24]
     9f4:	ldr	w1, [x0, #16]
     9f8:	ldr	w0, [sp, #52]
     9fc:	eor	w0, w1, w0
     a00:	str	w0, [sp, #40]
     a04:	ldr	x0, [sp, #24]
     a08:	ldr	w1, [x0, #20]
     a0c:	ldr	w0, [sp, #48]
     a10:	eor	w0, w1, w0
     a14:	str	w0, [sp, #32]
     a18:	ldr	w1, [sp, #32]
     a1c:	ldr	w0, [sp, #40]
     a20:	eor	w0, w1, w0
     a24:	str	w0, [sp, #32]
     a28:	ldrb	w0, [sp, #32]
     a2c:	mov	w1, w0
     a30:	adrp	x0, 0 <selftest>
     a34:	add	x0, x0, #0x0
     a38:	ldr	x0, [x0]
     a3c:	sxtw	x1, w1
     a40:	ldr	w1, [x0, x1, lsl #2]
     a44:	ldrb	w0, [sp, #33]
     a48:	mov	w2, w0
     a4c:	adrp	x0, 0 <selftest>
     a50:	add	x0, x0, #0x0
     a54:	ldr	x0, [x0]
     a58:	sxtw	x2, w2
     a5c:	ldr	w0, [x0, x2, lsl #2]
     a60:	eor	w1, w1, w0
     a64:	ldrb	w0, [sp, #34]
     a68:	mov	w2, w0
     a6c:	adrp	x0, 0 <selftest>
     a70:	add	x0, x0, #0x0
     a74:	ldr	x0, [x0]
     a78:	sxtw	x2, w2
     a7c:	ldr	w0, [x0, x2, lsl #2]
     a80:	eor	w1, w1, w0
     a84:	ldrb	w0, [sp, #35]
     a88:	mov	w2, w0
     a8c:	adrp	x0, 0 <selftest>
     a90:	add	x0, x0, #0x0
     a94:	ldr	x0, [x0]
     a98:	sxtw	x2, w2
     a9c:	ldr	w0, [x0, x2, lsl #2]
     aa0:	eor	w0, w1, w0
     aa4:	str	w0, [sp, #32]
     aa8:	ldr	w1, [sp, #40]
     aac:	ldr	w0, [sp, #32]
     ab0:	add	w0, w1, w0
     ab4:	str	w0, [sp, #40]
     ab8:	ldrb	w0, [sp, #40]
     abc:	mov	w1, w0
     ac0:	adrp	x0, 0 <selftest>
     ac4:	add	x0, x0, #0x0
     ac8:	ldr	x0, [x0]
     acc:	sxtw	x1, w1
     ad0:	ldr	w1, [x0, x1, lsl #2]
     ad4:	ldrb	w0, [sp, #41]
     ad8:	mov	w2, w0
     adc:	adrp	x0, 0 <selftest>
     ae0:	add	x0, x0, #0x0
     ae4:	ldr	x0, [x0]
     ae8:	sxtw	x2, w2
     aec:	ldr	w0, [x0, x2, lsl #2]
     af0:	eor	w1, w1, w0
     af4:	ldrb	w0, [sp, #42]
     af8:	mov	w2, w0
     afc:	adrp	x0, 0 <selftest>
     b00:	add	x0, x0, #0x0
     b04:	ldr	x0, [x0]
     b08:	sxtw	x2, w2
     b0c:	ldr	w0, [x0, x2, lsl #2]
     b10:	eor	w1, w1, w0
     b14:	ldrb	w0, [sp, #43]
     b18:	mov	w2, w0
     b1c:	adrp	x0, 0 <selftest>
     b20:	add	x0, x0, #0x0
     b24:	ldr	x0, [x0]
     b28:	sxtw	x2, w2
     b2c:	ldr	w0, [x0, x2, lsl #2]
     b30:	eor	w0, w1, w0
     b34:	str	w0, [sp, #40]
     b38:	ldr	w1, [sp, #32]
     b3c:	ldr	w0, [sp, #40]
     b40:	add	w0, w1, w0
     b44:	str	w0, [sp, #32]
     b48:	ldrb	w0, [sp, #32]
     b4c:	mov	w1, w0
     b50:	adrp	x0, 0 <selftest>
     b54:	add	x0, x0, #0x0
     b58:	ldr	x0, [x0]
     b5c:	sxtw	x1, w1
     b60:	ldr	w1, [x0, x1, lsl #2]
     b64:	ldrb	w0, [sp, #33]
     b68:	mov	w2, w0
     b6c:	adrp	x0, 0 <selftest>
     b70:	add	x0, x0, #0x0
     b74:	ldr	x0, [x0]
     b78:	sxtw	x2, w2
     b7c:	ldr	w0, [x0, x2, lsl #2]
     b80:	eor	w1, w1, w0
     b84:	ldrb	w0, [sp, #34]
     b88:	mov	w2, w0
     b8c:	adrp	x0, 0 <selftest>
     b90:	add	x0, x0, #0x0
     b94:	ldr	x0, [x0]
     b98:	sxtw	x2, w2
     b9c:	ldr	w0, [x0, x2, lsl #2]
     ba0:	eor	w1, w1, w0
     ba4:	ldrb	w0, [sp, #35]
     ba8:	mov	w2, w0
     bac:	adrp	x0, 0 <selftest>
     bb0:	add	x0, x0, #0x0
     bb4:	ldr	x0, [x0]
     bb8:	sxtw	x2, w2
     bbc:	ldr	w0, [x0, x2, lsl #2]
     bc0:	eor	w0, w1, w0
     bc4:	str	w0, [sp, #32]
     bc8:	ldr	w1, [sp, #40]
     bcc:	ldr	w0, [sp, #32]
     bd0:	add	w0, w1, w0
     bd4:	str	w0, [sp, #40]
     bd8:	ldr	w0, [sp, #40]
     bdc:	ldr	w1, [sp, #60]
     be0:	eor	w0, w1, w0
     be4:	str	w0, [sp, #60]
     be8:	ldr	w0, [sp, #32]
     bec:	ldr	w1, [sp, #56]
     bf0:	eor	w0, w1, w0
     bf4:	str	w0, [sp, #56]
     bf8:	ldr	x0, [sp, #24]
     bfc:	ldr	w1, [x0, #24]
     c00:	ldr	w0, [sp, #60]
     c04:	eor	w0, w1, w0
     c08:	str	w0, [sp, #40]
     c0c:	ldr	x0, [sp, #24]
     c10:	ldr	w1, [x0, #28]
     c14:	ldr	w0, [sp, #56]
     c18:	eor	w0, w1, w0
     c1c:	str	w0, [sp, #32]
     c20:	ldr	w1, [sp, #32]
     c24:	ldr	w0, [sp, #40]
     c28:	eor	w0, w1, w0
     c2c:	str	w0, [sp, #32]
     c30:	ldrb	w0, [sp, #32]
     c34:	mov	w1, w0
     c38:	adrp	x0, 0 <selftest>
     c3c:	add	x0, x0, #0x0
     c40:	ldr	x0, [x0]
     c44:	sxtw	x1, w1
     c48:	ldr	w1, [x0, x1, lsl #2]
     c4c:	ldrb	w0, [sp, #33]
     c50:	mov	w2, w0
     c54:	adrp	x0, 0 <selftest>
     c58:	add	x0, x0, #0x0
     c5c:	ldr	x0, [x0]
     c60:	sxtw	x2, w2
     c64:	ldr	w0, [x0, x2, lsl #2]
     c68:	eor	w1, w1, w0
     c6c:	ldrb	w0, [sp, #34]
     c70:	mov	w2, w0
     c74:	adrp	x0, 0 <selftest>
     c78:	add	x0, x0, #0x0
     c7c:	ldr	x0, [x0]
     c80:	sxtw	x2, w2
     c84:	ldr	w0, [x0, x2, lsl #2]
     c88:	eor	w1, w1, w0
     c8c:	ldrb	w0, [sp, #35]
     c90:	mov	w2, w0
     c94:	adrp	x0, 0 <selftest>
     c98:	add	x0, x0, #0x0
     c9c:	ldr	x0, [x0]
     ca0:	sxtw	x2, w2
     ca4:	ldr	w0, [x0, x2, lsl #2]
     ca8:	eor	w0, w1, w0
     cac:	str	w0, [sp, #32]
     cb0:	ldr	w1, [sp, #40]
     cb4:	ldr	w0, [sp, #32]
     cb8:	add	w0, w1, w0
     cbc:	str	w0, [sp, #40]
     cc0:	ldrb	w0, [sp, #40]
     cc4:	mov	w1, w0
     cc8:	adrp	x0, 0 <selftest>
     ccc:	add	x0, x0, #0x0
     cd0:	ldr	x0, [x0]
     cd4:	sxtw	x1, w1
     cd8:	ldr	w1, [x0, x1, lsl #2]
     cdc:	ldrb	w0, [sp, #41]
     ce0:	mov	w2, w0
     ce4:	adrp	x0, 0 <selftest>
     ce8:	add	x0, x0, #0x0
     cec:	ldr	x0, [x0]
     cf0:	sxtw	x2, w2
     cf4:	ldr	w0, [x0, x2, lsl #2]
     cf8:	eor	w1, w1, w0
     cfc:	ldrb	w0, [sp, #42]
     d00:	mov	w2, w0
     d04:	adrp	x0, 0 <selftest>
     d08:	add	x0, x0, #0x0
     d0c:	ldr	x0, [x0]
     d10:	sxtw	x2, w2
     d14:	ldr	w0, [x0, x2, lsl #2]
     d18:	eor	w1, w1, w0
     d1c:	ldrb	w0, [sp, #43]
     d20:	mov	w2, w0
     d24:	adrp	x0, 0 <selftest>
     d28:	add	x0, x0, #0x0
     d2c:	ldr	x0, [x0]
     d30:	sxtw	x2, w2
     d34:	ldr	w0, [x0, x2, lsl #2]
     d38:	eor	w0, w1, w0
     d3c:	str	w0, [sp, #40]
     d40:	ldr	w1, [sp, #32]
     d44:	ldr	w0, [sp, #40]
     d48:	add	w0, w1, w0
     d4c:	str	w0, [sp, #32]
     d50:	ldrb	w0, [sp, #32]
     d54:	mov	w1, w0
     d58:	adrp	x0, 0 <selftest>
     d5c:	add	x0, x0, #0x0
     d60:	ldr	x0, [x0]
     d64:	sxtw	x1, w1
     d68:	ldr	w1, [x0, x1, lsl #2]
     d6c:	ldrb	w0, [sp, #33]
     d70:	mov	w2, w0
     d74:	adrp	x0, 0 <selftest>
     d78:	add	x0, x0, #0x0
     d7c:	ldr	x0, [x0]
     d80:	sxtw	x2, w2
     d84:	ldr	w0, [x0, x2, lsl #2]
     d88:	eor	w1, w1, w0
     d8c:	ldrb	w0, [sp, #34]
     d90:	mov	w2, w0
     d94:	adrp	x0, 0 <selftest>
     d98:	add	x0, x0, #0x0
     d9c:	ldr	x0, [x0]
     da0:	sxtw	x2, w2
     da4:	ldr	w0, [x0, x2, lsl #2]
     da8:	eor	w1, w1, w0
     dac:	ldrb	w0, [sp, #35]
     db0:	mov	w2, w0
     db4:	adrp	x0, 0 <selftest>
     db8:	add	x0, x0, #0x0
     dbc:	ldr	x0, [x0]
     dc0:	sxtw	x2, w2
     dc4:	ldr	w0, [x0, x2, lsl #2]
     dc8:	eor	w0, w1, w0
     dcc:	str	w0, [sp, #32]
     dd0:	ldr	w1, [sp, #40]
     dd4:	ldr	w0, [sp, #32]
     dd8:	add	w0, w1, w0
     ddc:	str	w0, [sp, #40]
     de0:	ldr	w0, [sp, #40]
     de4:	ldr	w1, [sp, #52]
     de8:	eor	w0, w1, w0
     dec:	str	w0, [sp, #52]
     df0:	ldr	w0, [sp, #32]
     df4:	ldr	w1, [sp, #48]
     df8:	eor	w0, w1, w0
     dfc:	str	w0, [sp, #48]
     e00:	ldr	x0, [sp, #24]
     e04:	ldr	w1, [x0, #32]
     e08:	ldr	w0, [sp, #52]
     e0c:	eor	w0, w1, w0
     e10:	str	w0, [sp, #40]
     e14:	ldr	x0, [sp, #24]
     e18:	ldr	w1, [x0, #36]
     e1c:	ldr	w0, [sp, #48]
     e20:	eor	w0, w1, w0
     e24:	str	w0, [sp, #32]
     e28:	ldr	w1, [sp, #32]
     e2c:	ldr	w0, [sp, #40]
     e30:	eor	w0, w1, w0
     e34:	str	w0, [sp, #32]
     e38:	ldrb	w0, [sp, #32]
     e3c:	mov	w1, w0
     e40:	adrp	x0, 0 <selftest>
     e44:	add	x0, x0, #0x0
     e48:	ldr	x0, [x0]
     e4c:	sxtw	x1, w1
     e50:	ldr	w1, [x0, x1, lsl #2]
     e54:	ldrb	w0, [sp, #33]
     e58:	mov	w2, w0
     e5c:	adrp	x0, 0 <selftest>
     e60:	add	x0, x0, #0x0
     e64:	ldr	x0, [x0]
     e68:	sxtw	x2, w2
     e6c:	ldr	w0, [x0, x2, lsl #2]
     e70:	eor	w1, w1, w0
     e74:	ldrb	w0, [sp, #34]
     e78:	mov	w2, w0
     e7c:	adrp	x0, 0 <selftest>
     e80:	add	x0, x0, #0x0
     e84:	ldr	x0, [x0]
     e88:	sxtw	x2, w2
     e8c:	ldr	w0, [x0, x2, lsl #2]
     e90:	eor	w1, w1, w0
     e94:	ldrb	w0, [sp, #35]
     e98:	mov	w2, w0
     e9c:	adrp	x0, 0 <selftest>
     ea0:	add	x0, x0, #0x0
     ea4:	ldr	x0, [x0]
     ea8:	sxtw	x2, w2
     eac:	ldr	w0, [x0, x2, lsl #2]
     eb0:	eor	w0, w1, w0
     eb4:	str	w0, [sp, #32]
     eb8:	ldr	w1, [sp, #40]
     ebc:	ldr	w0, [sp, #32]
     ec0:	add	w0, w1, w0
     ec4:	str	w0, [sp, #40]
     ec8:	ldrb	w0, [sp, #40]
     ecc:	mov	w1, w0
     ed0:	adrp	x0, 0 <selftest>
     ed4:	add	x0, x0, #0x0
     ed8:	ldr	x0, [x0]
     edc:	sxtw	x1, w1
     ee0:	ldr	w1, [x0, x1, lsl #2]
     ee4:	ldrb	w0, [sp, #41]
     ee8:	mov	w2, w0
     eec:	adrp	x0, 0 <selftest>
     ef0:	add	x0, x0, #0x0
     ef4:	ldr	x0, [x0]
     ef8:	sxtw	x2, w2
     efc:	ldr	w0, [x0, x2, lsl #2]
     f00:	eor	w1, w1, w0
     f04:	ldrb	w0, [sp, #42]
     f08:	mov	w2, w0
     f0c:	adrp	x0, 0 <selftest>
     f10:	add	x0, x0, #0x0
     f14:	ldr	x0, [x0]
     f18:	sxtw	x2, w2
     f1c:	ldr	w0, [x0, x2, lsl #2]
     f20:	eor	w1, w1, w0
     f24:	ldrb	w0, [sp, #43]
     f28:	mov	w2, w0
     f2c:	adrp	x0, 0 <selftest>
     f30:	add	x0, x0, #0x0
     f34:	ldr	x0, [x0]
     f38:	sxtw	x2, w2
     f3c:	ldr	w0, [x0, x2, lsl #2]
     f40:	eor	w0, w1, w0
     f44:	str	w0, [sp, #40]
     f48:	ldr	w1, [sp, #32]
     f4c:	ldr	w0, [sp, #40]
     f50:	add	w0, w1, w0
     f54:	str	w0, [sp, #32]
     f58:	ldrb	w0, [sp, #32]
     f5c:	mov	w1, w0
     f60:	adrp	x0, 0 <selftest>
     f64:	add	x0, x0, #0x0
     f68:	ldr	x0, [x0]
     f6c:	sxtw	x1, w1
     f70:	ldr	w1, [x0, x1, lsl #2]
     f74:	ldrb	w0, [sp, #33]
     f78:	mov	w2, w0
     f7c:	adrp	x0, 0 <selftest>
     f80:	add	x0, x0, #0x0
     f84:	ldr	x0, [x0]
     f88:	sxtw	x2, w2
     f8c:	ldr	w0, [x0, x2, lsl #2]
     f90:	eor	w1, w1, w0
     f94:	ldrb	w0, [sp, #34]
     f98:	mov	w2, w0
     f9c:	adrp	x0, 0 <selftest>
     fa0:	add	x0, x0, #0x0
     fa4:	ldr	x0, [x0]
     fa8:	sxtw	x2, w2
     fac:	ldr	w0, [x0, x2, lsl #2]
     fb0:	eor	w1, w1, w0
     fb4:	ldrb	w0, [sp, #35]
     fb8:	mov	w2, w0
     fbc:	adrp	x0, 0 <selftest>
     fc0:	add	x0, x0, #0x0
     fc4:	ldr	x0, [x0]
     fc8:	sxtw	x2, w2
     fcc:	ldr	w0, [x0, x2, lsl #2]
     fd0:	eor	w0, w1, w0
     fd4:	str	w0, [sp, #32]
     fd8:	ldr	w1, [sp, #40]
     fdc:	ldr	w0, [sp, #32]
     fe0:	add	w0, w1, w0
     fe4:	str	w0, [sp, #40]
     fe8:	ldr	w0, [sp, #40]
     fec:	ldr	w1, [sp, #60]
     ff0:	eor	w0, w1, w0
     ff4:	str	w0, [sp, #60]
     ff8:	ldr	w0, [sp, #32]
     ffc:	ldr	w1, [sp, #56]
    1000:	eor	w0, w1, w0
    1004:	str	w0, [sp, #56]
    1008:	ldr	x0, [sp, #24]
    100c:	ldr	w1, [x0, #40]
    1010:	ldr	w0, [sp, #60]
    1014:	eor	w0, w1, w0
    1018:	str	w0, [sp, #40]
    101c:	ldr	x0, [sp, #24]
    1020:	ldr	w1, [x0, #44]
    1024:	ldr	w0, [sp, #56]
    1028:	eor	w0, w1, w0
    102c:	str	w0, [sp, #32]
    1030:	ldr	w1, [sp, #32]
    1034:	ldr	w0, [sp, #40]
    1038:	eor	w0, w1, w0
    103c:	str	w0, [sp, #32]
    1040:	ldrb	w0, [sp, #32]
    1044:	mov	w1, w0
    1048:	adrp	x0, 0 <selftest>
    104c:	add	x0, x0, #0x0
    1050:	ldr	x0, [x0]
    1054:	sxtw	x1, w1
    1058:	ldr	w1, [x0, x1, lsl #2]
    105c:	ldrb	w0, [sp, #33]
    1060:	mov	w2, w0
    1064:	adrp	x0, 0 <selftest>
    1068:	add	x0, x0, #0x0
    106c:	ldr	x0, [x0]
    1070:	sxtw	x2, w2
    1074:	ldr	w0, [x0, x2, lsl #2]
    1078:	eor	w1, w1, w0
    107c:	ldrb	w0, [sp, #34]
    1080:	mov	w2, w0
    1084:	adrp	x0, 0 <selftest>
    1088:	add	x0, x0, #0x0
    108c:	ldr	x0, [x0]
    1090:	sxtw	x2, w2
    1094:	ldr	w0, [x0, x2, lsl #2]
    1098:	eor	w1, w1, w0
    109c:	ldrb	w0, [sp, #35]
    10a0:	mov	w2, w0
    10a4:	adrp	x0, 0 <selftest>
    10a8:	add	x0, x0, #0x0
    10ac:	ldr	x0, [x0]
    10b0:	sxtw	x2, w2
    10b4:	ldr	w0, [x0, x2, lsl #2]
    10b8:	eor	w0, w1, w0
    10bc:	str	w0, [sp, #32]
    10c0:	ldr	w1, [sp, #40]
    10c4:	ldr	w0, [sp, #32]
    10c8:	add	w0, w1, w0
    10cc:	str	w0, [sp, #40]
    10d0:	ldrb	w0, [sp, #40]
    10d4:	mov	w1, w0
    10d8:	adrp	x0, 0 <selftest>
    10dc:	add	x0, x0, #0x0
    10e0:	ldr	x0, [x0]
    10e4:	sxtw	x1, w1
    10e8:	ldr	w1, [x0, x1, lsl #2]
    10ec:	ldrb	w0, [sp, #41]
    10f0:	mov	w2, w0
    10f4:	adrp	x0, 0 <selftest>
    10f8:	add	x0, x0, #0x0
    10fc:	ldr	x0, [x0]
    1100:	sxtw	x2, w2
    1104:	ldr	w0, [x0, x2, lsl #2]
    1108:	eor	w1, w1, w0
    110c:	ldrb	w0, [sp, #42]
    1110:	mov	w2, w0
    1114:	adrp	x0, 0 <selftest>
    1118:	add	x0, x0, #0x0
    111c:	ldr	x0, [x0]
    1120:	sxtw	x2, w2
    1124:	ldr	w0, [x0, x2, lsl #2]
    1128:	eor	w1, w1, w0
    112c:	ldrb	w0, [sp, #43]
    1130:	mov	w2, w0
    1134:	adrp	x0, 0 <selftest>
    1138:	add	x0, x0, #0x0
    113c:	ldr	x0, [x0]
    1140:	sxtw	x2, w2
    1144:	ldr	w0, [x0, x2, lsl #2]
    1148:	eor	w0, w1, w0
    114c:	str	w0, [sp, #40]
    1150:	ldr	w1, [sp, #32]
    1154:	ldr	w0, [sp, #40]
    1158:	add	w0, w1, w0
    115c:	str	w0, [sp, #32]
    1160:	ldrb	w0, [sp, #32]
    1164:	mov	w1, w0
    1168:	adrp	x0, 0 <selftest>
    116c:	add	x0, x0, #0x0
    1170:	ldr	x0, [x0]
    1174:	sxtw	x1, w1
    1178:	ldr	w1, [x0, x1, lsl #2]
    117c:	ldrb	w0, [sp, #33]
    1180:	mov	w2, w0
    1184:	adrp	x0, 0 <selftest>
    1188:	add	x0, x0, #0x0
    118c:	ldr	x0, [x0]
    1190:	sxtw	x2, w2
    1194:	ldr	w0, [x0, x2, lsl #2]
    1198:	eor	w1, w1, w0
    119c:	ldrb	w0, [sp, #34]
    11a0:	mov	w2, w0
    11a4:	adrp	x0, 0 <selftest>
    11a8:	add	x0, x0, #0x0
    11ac:	ldr	x0, [x0]
    11b0:	sxtw	x2, w2
    11b4:	ldr	w0, [x0, x2, lsl #2]
    11b8:	eor	w1, w1, w0
    11bc:	ldrb	w0, [sp, #35]
    11c0:	mov	w2, w0
    11c4:	adrp	x0, 0 <selftest>
    11c8:	add	x0, x0, #0x0
    11cc:	ldr	x0, [x0]
    11d0:	sxtw	x2, w2
    11d4:	ldr	w0, [x0, x2, lsl #2]
    11d8:	eor	w0, w1, w0
    11dc:	str	w0, [sp, #32]
    11e0:	ldr	w1, [sp, #40]
    11e4:	ldr	w0, [sp, #32]
    11e8:	add	w0, w1, w0
    11ec:	str	w0, [sp, #40]
    11f0:	ldr	w0, [sp, #40]
    11f4:	ldr	w1, [sp, #52]
    11f8:	eor	w0, w1, w0
    11fc:	str	w0, [sp, #52]
    1200:	ldr	w0, [sp, #32]
    1204:	ldr	w1, [sp, #48]
    1208:	eor	w0, w1, w0
    120c:	str	w0, [sp, #48]
    1210:	ldr	x0, [sp, #24]
    1214:	ldr	w1, [x0, #48]
    1218:	ldr	w0, [sp, #52]
    121c:	eor	w0, w1, w0
    1220:	str	w0, [sp, #40]
    1224:	ldr	x0, [sp, #24]
    1228:	ldr	w1, [x0, #52]
    122c:	ldr	w0, [sp, #48]
    1230:	eor	w0, w1, w0
    1234:	str	w0, [sp, #32]
    1238:	ldr	w1, [sp, #32]
    123c:	ldr	w0, [sp, #40]
    1240:	eor	w0, w1, w0
    1244:	str	w0, [sp, #32]
    1248:	ldrb	w0, [sp, #32]
    124c:	mov	w1, w0
    1250:	adrp	x0, 0 <selftest>
    1254:	add	x0, x0, #0x0
    1258:	ldr	x0, [x0]
    125c:	sxtw	x1, w1
    1260:	ldr	w1, [x0, x1, lsl #2]
    1264:	ldrb	w0, [sp, #33]
    1268:	mov	w2, w0
    126c:	adrp	x0, 0 <selftest>
    1270:	add	x0, x0, #0x0
    1274:	ldr	x0, [x0]
    1278:	sxtw	x2, w2
    127c:	ldr	w0, [x0, x2, lsl #2]
    1280:	eor	w1, w1, w0
    1284:	ldrb	w0, [sp, #34]
    1288:	mov	w2, w0
    128c:	adrp	x0, 0 <selftest>
    1290:	add	x0, x0, #0x0
    1294:	ldr	x0, [x0]
    1298:	sxtw	x2, w2
    129c:	ldr	w0, [x0, x2, lsl #2]
    12a0:	eor	w1, w1, w0
    12a4:	ldrb	w0, [sp, #35]
    12a8:	mov	w2, w0
    12ac:	adrp	x0, 0 <selftest>
    12b0:	add	x0, x0, #0x0
    12b4:	ldr	x0, [x0]
    12b8:	sxtw	x2, w2
    12bc:	ldr	w0, [x0, x2, lsl #2]
    12c0:	eor	w0, w1, w0
    12c4:	str	w0, [sp, #32]
    12c8:	ldr	w1, [sp, #40]
    12cc:	ldr	w0, [sp, #32]
    12d0:	add	w0, w1, w0
    12d4:	str	w0, [sp, #40]
    12d8:	ldrb	w0, [sp, #40]
    12dc:	mov	w1, w0
    12e0:	adrp	x0, 0 <selftest>
    12e4:	add	x0, x0, #0x0
    12e8:	ldr	x0, [x0]
    12ec:	sxtw	x1, w1
    12f0:	ldr	w1, [x0, x1, lsl #2]
    12f4:	ldrb	w0, [sp, #41]
    12f8:	mov	w2, w0
    12fc:	adrp	x0, 0 <selftest>
    1300:	add	x0, x0, #0x0
    1304:	ldr	x0, [x0]
    1308:	sxtw	x2, w2
    130c:	ldr	w0, [x0, x2, lsl #2]
    1310:	eor	w1, w1, w0
    1314:	ldrb	w0, [sp, #42]
    1318:	mov	w2, w0
    131c:	adrp	x0, 0 <selftest>
    1320:	add	x0, x0, #0x0
    1324:	ldr	x0, [x0]
    1328:	sxtw	x2, w2
    132c:	ldr	w0, [x0, x2, lsl #2]
    1330:	eor	w1, w1, w0
    1334:	ldrb	w0, [sp, #43]
    1338:	mov	w2, w0
    133c:	adrp	x0, 0 <selftest>
    1340:	add	x0, x0, #0x0
    1344:	ldr	x0, [x0]
    1348:	sxtw	x2, w2
    134c:	ldr	w0, [x0, x2, lsl #2]
    1350:	eor	w0, w1, w0
    1354:	str	w0, [sp, #40]
    1358:	ldr	w1, [sp, #32]
    135c:	ldr	w0, [sp, #40]
    1360:	add	w0, w1, w0
    1364:	str	w0, [sp, #32]
    1368:	ldrb	w0, [sp, #32]
    136c:	mov	w1, w0
    1370:	adrp	x0, 0 <selftest>
    1374:	add	x0, x0, #0x0
    1378:	ldr	x0, [x0]
    137c:	sxtw	x1, w1
    1380:	ldr	w1, [x0, x1, lsl #2]
    1384:	ldrb	w0, [sp, #33]
    1388:	mov	w2, w0
    138c:	adrp	x0, 0 <selftest>
    1390:	add	x0, x0, #0x0
    1394:	ldr	x0, [x0]
    1398:	sxtw	x2, w2
    139c:	ldr	w0, [x0, x2, lsl #2]
    13a0:	eor	w1, w1, w0
    13a4:	ldrb	w0, [sp, #34]
    13a8:	mov	w2, w0
    13ac:	adrp	x0, 0 <selftest>
    13b0:	add	x0, x0, #0x0
    13b4:	ldr	x0, [x0]
    13b8:	sxtw	x2, w2
    13bc:	ldr	w0, [x0, x2, lsl #2]
    13c0:	eor	w1, w1, w0
    13c4:	ldrb	w0, [sp, #35]
    13c8:	mov	w2, w0
    13cc:	adrp	x0, 0 <selftest>
    13d0:	add	x0, x0, #0x0
    13d4:	ldr	x0, [x0]
    13d8:	sxtw	x2, w2
    13dc:	ldr	w0, [x0, x2, lsl #2]
    13e0:	eor	w0, w1, w0
    13e4:	str	w0, [sp, #32]
    13e8:	ldr	w1, [sp, #40]
    13ec:	ldr	w0, [sp, #32]
    13f0:	add	w0, w1, w0
    13f4:	str	w0, [sp, #40]
    13f8:	ldr	w0, [sp, #40]
    13fc:	ldr	w1, [sp, #60]
    1400:	eor	w0, w1, w0
    1404:	str	w0, [sp, #60]
    1408:	ldr	w0, [sp, #32]
    140c:	ldr	w1, [sp, #56]
    1410:	eor	w0, w1, w0
    1414:	str	w0, [sp, #56]
    1418:	ldr	x0, [sp, #24]
    141c:	ldr	w1, [x0, #56]
    1420:	ldr	w0, [sp, #60]
    1424:	eor	w0, w1, w0
    1428:	str	w0, [sp, #40]
    142c:	ldr	x0, [sp, #24]
    1430:	ldr	w1, [x0, #60]
    1434:	ldr	w0, [sp, #56]
    1438:	eor	w0, w1, w0
    143c:	str	w0, [sp, #32]
    1440:	ldr	w1, [sp, #32]
    1444:	ldr	w0, [sp, #40]
    1448:	eor	w0, w1, w0
    144c:	str	w0, [sp, #32]
    1450:	ldrb	w0, [sp, #32]
    1454:	mov	w1, w0
    1458:	adrp	x0, 0 <selftest>
    145c:	add	x0, x0, #0x0
    1460:	ldr	x0, [x0]
    1464:	sxtw	x1, w1
    1468:	ldr	w1, [x0, x1, lsl #2]
    146c:	ldrb	w0, [sp, #33]
    1470:	mov	w2, w0
    1474:	adrp	x0, 0 <selftest>
    1478:	add	x0, x0, #0x0
    147c:	ldr	x0, [x0]
    1480:	sxtw	x2, w2
    1484:	ldr	w0, [x0, x2, lsl #2]
    1488:	eor	w1, w1, w0
    148c:	ldrb	w0, [sp, #34]
    1490:	mov	w2, w0
    1494:	adrp	x0, 0 <selftest>
    1498:	add	x0, x0, #0x0
    149c:	ldr	x0, [x0]
    14a0:	sxtw	x2, w2
    14a4:	ldr	w0, [x0, x2, lsl #2]
    14a8:	eor	w1, w1, w0
    14ac:	ldrb	w0, [sp, #35]
    14b0:	mov	w2, w0
    14b4:	adrp	x0, 0 <selftest>
    14b8:	add	x0, x0, #0x0
    14bc:	ldr	x0, [x0]
    14c0:	sxtw	x2, w2
    14c4:	ldr	w0, [x0, x2, lsl #2]
    14c8:	eor	w0, w1, w0
    14cc:	str	w0, [sp, #32]
    14d0:	ldr	w1, [sp, #40]
    14d4:	ldr	w0, [sp, #32]
    14d8:	add	w0, w1, w0
    14dc:	str	w0, [sp, #40]
    14e0:	ldrb	w0, [sp, #40]
    14e4:	mov	w1, w0
    14e8:	adrp	x0, 0 <selftest>
    14ec:	add	x0, x0, #0x0
    14f0:	ldr	x0, [x0]
    14f4:	sxtw	x1, w1
    14f8:	ldr	w1, [x0, x1, lsl #2]
    14fc:	ldrb	w0, [sp, #41]
    1500:	mov	w2, w0
    1504:	adrp	x0, 0 <selftest>
    1508:	add	x0, x0, #0x0
    150c:	ldr	x0, [x0]
    1510:	sxtw	x2, w2
    1514:	ldr	w0, [x0, x2, lsl #2]
    1518:	eor	w1, w1, w0
    151c:	ldrb	w0, [sp, #42]
    1520:	mov	w2, w0
    1524:	adrp	x0, 0 <selftest>
    1528:	add	x0, x0, #0x0
    152c:	ldr	x0, [x0]
    1530:	sxtw	x2, w2
    1534:	ldr	w0, [x0, x2, lsl #2]
    1538:	eor	w1, w1, w0
    153c:	ldrb	w0, [sp, #43]
    1540:	mov	w2, w0
    1544:	adrp	x0, 0 <selftest>
    1548:	add	x0, x0, #0x0
    154c:	ldr	x0, [x0]
    1550:	sxtw	x2, w2
    1554:	ldr	w0, [x0, x2, lsl #2]
    1558:	eor	w0, w1, w0
    155c:	str	w0, [sp, #40]
    1560:	ldr	w1, [sp, #32]
    1564:	ldr	w0, [sp, #40]
    1568:	add	w0, w1, w0
    156c:	str	w0, [sp, #32]
    1570:	ldrb	w0, [sp, #32]
    1574:	mov	w1, w0
    1578:	adrp	x0, 0 <selftest>
    157c:	add	x0, x0, #0x0
    1580:	ldr	x0, [x0]
    1584:	sxtw	x1, w1
    1588:	ldr	w1, [x0, x1, lsl #2]
    158c:	ldrb	w0, [sp, #33]
    1590:	mov	w2, w0
    1594:	adrp	x0, 0 <selftest>
    1598:	add	x0, x0, #0x0
    159c:	ldr	x0, [x0]
    15a0:	sxtw	x2, w2
    15a4:	ldr	w0, [x0, x2, lsl #2]
    15a8:	eor	w1, w1, w0
    15ac:	ldrb	w0, [sp, #34]
    15b0:	mov	w2, w0
    15b4:	adrp	x0, 0 <selftest>
    15b8:	add	x0, x0, #0x0
    15bc:	ldr	x0, [x0]
    15c0:	sxtw	x2, w2
    15c4:	ldr	w0, [x0, x2, lsl #2]
    15c8:	eor	w1, w1, w0
    15cc:	ldrb	w0, [sp, #35]
    15d0:	mov	w2, w0
    15d4:	adrp	x0, 0 <selftest>
    15d8:	add	x0, x0, #0x0
    15dc:	ldr	x0, [x0]
    15e0:	sxtw	x2, w2
    15e4:	ldr	w0, [x0, x2, lsl #2]
    15e8:	eor	w0, w1, w0
    15ec:	str	w0, [sp, #32]
    15f0:	ldr	w1, [sp, #40]
    15f4:	ldr	w0, [sp, #32]
    15f8:	add	w0, w1, w0
    15fc:	str	w0, [sp, #40]
    1600:	ldr	w0, [sp, #40]
    1604:	ldr	w1, [sp, #52]
    1608:	eor	w0, w1, w0
    160c:	str	w0, [sp, #52]
    1610:	ldr	w0, [sp, #32]
    1614:	ldr	w1, [sp, #48]
    1618:	eor	w0, w1, w0
    161c:	str	w0, [sp, #48]
    1620:	ldr	x0, [sp, #24]
    1624:	ldr	w1, [x0, #64]
    1628:	ldr	w0, [sp, #52]
    162c:	eor	w0, w1, w0
    1630:	str	w0, [sp, #40]
    1634:	ldr	x0, [sp, #24]
    1638:	ldr	w1, [x0, #68]
    163c:	ldr	w0, [sp, #48]
    1640:	eor	w0, w1, w0
    1644:	str	w0, [sp, #32]
    1648:	ldr	w1, [sp, #32]
    164c:	ldr	w0, [sp, #40]
    1650:	eor	w0, w1, w0
    1654:	str	w0, [sp, #32]
    1658:	ldrb	w0, [sp, #32]
    165c:	mov	w1, w0
    1660:	adrp	x0, 0 <selftest>
    1664:	add	x0, x0, #0x0
    1668:	ldr	x0, [x0]
    166c:	sxtw	x1, w1
    1670:	ldr	w1, [x0, x1, lsl #2]
    1674:	ldrb	w0, [sp, #33]
    1678:	mov	w2, w0
    167c:	adrp	x0, 0 <selftest>
    1680:	add	x0, x0, #0x0
    1684:	ldr	x0, [x0]
    1688:	sxtw	x2, w2
    168c:	ldr	w0, [x0, x2, lsl #2]
    1690:	eor	w1, w1, w0
    1694:	ldrb	w0, [sp, #34]
    1698:	mov	w2, w0
    169c:	adrp	x0, 0 <selftest>
    16a0:	add	x0, x0, #0x0
    16a4:	ldr	x0, [x0]
    16a8:	sxtw	x2, w2
    16ac:	ldr	w0, [x0, x2, lsl #2]
    16b0:	eor	w1, w1, w0
    16b4:	ldrb	w0, [sp, #35]
    16b8:	mov	w2, w0
    16bc:	adrp	x0, 0 <selftest>
    16c0:	add	x0, x0, #0x0
    16c4:	ldr	x0, [x0]
    16c8:	sxtw	x2, w2
    16cc:	ldr	w0, [x0, x2, lsl #2]
    16d0:	eor	w0, w1, w0
    16d4:	str	w0, [sp, #32]
    16d8:	ldr	w1, [sp, #40]
    16dc:	ldr	w0, [sp, #32]
    16e0:	add	w0, w1, w0
    16e4:	str	w0, [sp, #40]
    16e8:	ldrb	w0, [sp, #40]
    16ec:	mov	w1, w0
    16f0:	adrp	x0, 0 <selftest>
    16f4:	add	x0, x0, #0x0
    16f8:	ldr	x0, [x0]
    16fc:	sxtw	x1, w1
    1700:	ldr	w1, [x0, x1, lsl #2]
    1704:	ldrb	w0, [sp, #41]
    1708:	mov	w2, w0
    170c:	adrp	x0, 0 <selftest>
    1710:	add	x0, x0, #0x0
    1714:	ldr	x0, [x0]
    1718:	sxtw	x2, w2
    171c:	ldr	w0, [x0, x2, lsl #2]
    1720:	eor	w1, w1, w0
    1724:	ldrb	w0, [sp, #42]
    1728:	mov	w2, w0
    172c:	adrp	x0, 0 <selftest>
    1730:	add	x0, x0, #0x0
    1734:	ldr	x0, [x0]
    1738:	sxtw	x2, w2
    173c:	ldr	w0, [x0, x2, lsl #2]
    1740:	eor	w1, w1, w0
    1744:	ldrb	w0, [sp, #43]
    1748:	mov	w2, w0
    174c:	adrp	x0, 0 <selftest>
    1750:	add	x0, x0, #0x0
    1754:	ldr	x0, [x0]
    1758:	sxtw	x2, w2
    175c:	ldr	w0, [x0, x2, lsl #2]
    1760:	eor	w0, w1, w0
    1764:	str	w0, [sp, #40]
    1768:	ldr	w1, [sp, #32]
    176c:	ldr	w0, [sp, #40]
    1770:	add	w0, w1, w0
    1774:	str	w0, [sp, #32]
    1778:	ldrb	w0, [sp, #32]
    177c:	mov	w1, w0
    1780:	adrp	x0, 0 <selftest>
    1784:	add	x0, x0, #0x0
    1788:	ldr	x0, [x0]
    178c:	sxtw	x1, w1
    1790:	ldr	w1, [x0, x1, lsl #2]
    1794:	ldrb	w0, [sp, #33]
    1798:	mov	w2, w0
    179c:	adrp	x0, 0 <selftest>
    17a0:	add	x0, x0, #0x0
    17a4:	ldr	x0, [x0]
    17a8:	sxtw	x2, w2
    17ac:	ldr	w0, [x0, x2, lsl #2]
    17b0:	eor	w1, w1, w0
    17b4:	ldrb	w0, [sp, #34]
    17b8:	mov	w2, w0
    17bc:	adrp	x0, 0 <selftest>
    17c0:	add	x0, x0, #0x0
    17c4:	ldr	x0, [x0]
    17c8:	sxtw	x2, w2
    17cc:	ldr	w0, [x0, x2, lsl #2]
    17d0:	eor	w1, w1, w0
    17d4:	ldrb	w0, [sp, #35]
    17d8:	mov	w2, w0
    17dc:	adrp	x0, 0 <selftest>
    17e0:	add	x0, x0, #0x0
    17e4:	ldr	x0, [x0]
    17e8:	sxtw	x2, w2
    17ec:	ldr	w0, [x0, x2, lsl #2]
    17f0:	eor	w0, w1, w0
    17f4:	str	w0, [sp, #32]
    17f8:	ldr	w1, [sp, #40]
    17fc:	ldr	w0, [sp, #32]
    1800:	add	w0, w1, w0
    1804:	str	w0, [sp, #40]
    1808:	ldr	w0, [sp, #40]
    180c:	ldr	w1, [sp, #60]
    1810:	eor	w0, w1, w0
    1814:	str	w0, [sp, #60]
    1818:	ldr	w0, [sp, #32]
    181c:	ldr	w1, [sp, #56]
    1820:	eor	w0, w1, w0
    1824:	str	w0, [sp, #56]
    1828:	ldr	x0, [sp, #24]
    182c:	ldr	w1, [x0, #72]
    1830:	ldr	w0, [sp, #60]
    1834:	eor	w0, w1, w0
    1838:	str	w0, [sp, #40]
    183c:	ldr	x0, [sp, #24]
    1840:	ldr	w1, [x0, #76]
    1844:	ldr	w0, [sp, #56]
    1848:	eor	w0, w1, w0
    184c:	str	w0, [sp, #32]
    1850:	ldr	w1, [sp, #32]
    1854:	ldr	w0, [sp, #40]
    1858:	eor	w0, w1, w0
    185c:	str	w0, [sp, #32]
    1860:	ldrb	w0, [sp, #32]
    1864:	mov	w1, w0
    1868:	adrp	x0, 0 <selftest>
    186c:	add	x0, x0, #0x0
    1870:	ldr	x0, [x0]
    1874:	sxtw	x1, w1
    1878:	ldr	w1, [x0, x1, lsl #2]
    187c:	ldrb	w0, [sp, #33]
    1880:	mov	w2, w0
    1884:	adrp	x0, 0 <selftest>
    1888:	add	x0, x0, #0x0
    188c:	ldr	x0, [x0]
    1890:	sxtw	x2, w2
    1894:	ldr	w0, [x0, x2, lsl #2]
    1898:	eor	w1, w1, w0
    189c:	ldrb	w0, [sp, #34]
    18a0:	mov	w2, w0
    18a4:	adrp	x0, 0 <selftest>
    18a8:	add	x0, x0, #0x0
    18ac:	ldr	x0, [x0]
    18b0:	sxtw	x2, w2
    18b4:	ldr	w0, [x0, x2, lsl #2]
    18b8:	eor	w1, w1, w0
    18bc:	ldrb	w0, [sp, #35]
    18c0:	mov	w2, w0
    18c4:	adrp	x0, 0 <selftest>
    18c8:	add	x0, x0, #0x0
    18cc:	ldr	x0, [x0]
    18d0:	sxtw	x2, w2
    18d4:	ldr	w0, [x0, x2, lsl #2]
    18d8:	eor	w0, w1, w0
    18dc:	str	w0, [sp, #32]
    18e0:	ldr	w1, [sp, #40]
    18e4:	ldr	w0, [sp, #32]
    18e8:	add	w0, w1, w0
    18ec:	str	w0, [sp, #40]
    18f0:	ldrb	w0, [sp, #40]
    18f4:	mov	w1, w0
    18f8:	adrp	x0, 0 <selftest>
    18fc:	add	x0, x0, #0x0
    1900:	ldr	x0, [x0]
    1904:	sxtw	x1, w1
    1908:	ldr	w1, [x0, x1, lsl #2]
    190c:	ldrb	w0, [sp, #41]
    1910:	mov	w2, w0
    1914:	adrp	x0, 0 <selftest>
    1918:	add	x0, x0, #0x0
    191c:	ldr	x0, [x0]
    1920:	sxtw	x2, w2
    1924:	ldr	w0, [x0, x2, lsl #2]
    1928:	eor	w1, w1, w0
    192c:	ldrb	w0, [sp, #42]
    1930:	mov	w2, w0
    1934:	adrp	x0, 0 <selftest>
    1938:	add	x0, x0, #0x0
    193c:	ldr	x0, [x0]
    1940:	sxtw	x2, w2
    1944:	ldr	w0, [x0, x2, lsl #2]
    1948:	eor	w1, w1, w0
    194c:	ldrb	w0, [sp, #43]
    1950:	mov	w2, w0
    1954:	adrp	x0, 0 <selftest>
    1958:	add	x0, x0, #0x0
    195c:	ldr	x0, [x0]
    1960:	sxtw	x2, w2
    1964:	ldr	w0, [x0, x2, lsl #2]
    1968:	eor	w0, w1, w0
    196c:	str	w0, [sp, #40]
    1970:	ldr	w1, [sp, #32]
    1974:	ldr	w0, [sp, #40]
    1978:	add	w0, w1, w0
    197c:	str	w0, [sp, #32]
    1980:	ldrb	w0, [sp, #32]
    1984:	mov	w1, w0
    1988:	adrp	x0, 0 <selftest>
    198c:	add	x0, x0, #0x0
    1990:	ldr	x0, [x0]
    1994:	sxtw	x1, w1
    1998:	ldr	w1, [x0, x1, lsl #2]
    199c:	ldrb	w0, [sp, #33]
    19a0:	mov	w2, w0
    19a4:	adrp	x0, 0 <selftest>
    19a8:	add	x0, x0, #0x0
    19ac:	ldr	x0, [x0]
    19b0:	sxtw	x2, w2
    19b4:	ldr	w0, [x0, x2, lsl #2]
    19b8:	eor	w1, w1, w0
    19bc:	ldrb	w0, [sp, #34]
    19c0:	mov	w2, w0
    19c4:	adrp	x0, 0 <selftest>
    19c8:	add	x0, x0, #0x0
    19cc:	ldr	x0, [x0]
    19d0:	sxtw	x2, w2
    19d4:	ldr	w0, [x0, x2, lsl #2]
    19d8:	eor	w1, w1, w0
    19dc:	ldrb	w0, [sp, #35]
    19e0:	mov	w2, w0
    19e4:	adrp	x0, 0 <selftest>
    19e8:	add	x0, x0, #0x0
    19ec:	ldr	x0, [x0]
    19f0:	sxtw	x2, w2
    19f4:	ldr	w0, [x0, x2, lsl #2]
    19f8:	eor	w0, w1, w0
    19fc:	str	w0, [sp, #32]
    1a00:	ldr	w1, [sp, #40]
    1a04:	ldr	w0, [sp, #32]
    1a08:	add	w0, w1, w0
    1a0c:	str	w0, [sp, #40]
    1a10:	ldr	w0, [sp, #40]
    1a14:	ldr	w1, [sp, #52]
    1a18:	eor	w0, w1, w0
    1a1c:	str	w0, [sp, #52]
    1a20:	ldr	w0, [sp, #32]
    1a24:	ldr	w1, [sp, #48]
    1a28:	eor	w0, w1, w0
    1a2c:	str	w0, [sp, #48]
    1a30:	ldr	x0, [sp, #24]
    1a34:	ldr	w1, [x0, #80]
    1a38:	ldr	w0, [sp, #52]
    1a3c:	eor	w0, w1, w0
    1a40:	str	w0, [sp, #40]
    1a44:	ldr	x0, [sp, #24]
    1a48:	ldr	w1, [x0, #84]
    1a4c:	ldr	w0, [sp, #48]
    1a50:	eor	w0, w1, w0
    1a54:	str	w0, [sp, #32]
    1a58:	ldr	w1, [sp, #32]
    1a5c:	ldr	w0, [sp, #40]
    1a60:	eor	w0, w1, w0
    1a64:	str	w0, [sp, #32]
    1a68:	ldrb	w0, [sp, #32]
    1a6c:	mov	w1, w0
    1a70:	adrp	x0, 0 <selftest>
    1a74:	add	x0, x0, #0x0
    1a78:	ldr	x0, [x0]
    1a7c:	sxtw	x1, w1
    1a80:	ldr	w1, [x0, x1, lsl #2]
    1a84:	ldrb	w0, [sp, #33]
    1a88:	mov	w2, w0
    1a8c:	adrp	x0, 0 <selftest>
    1a90:	add	x0, x0, #0x0
    1a94:	ldr	x0, [x0]
    1a98:	sxtw	x2, w2
    1a9c:	ldr	w0, [x0, x2, lsl #2]
    1aa0:	eor	w1, w1, w0
    1aa4:	ldrb	w0, [sp, #34]
    1aa8:	mov	w2, w0
    1aac:	adrp	x0, 0 <selftest>
    1ab0:	add	x0, x0, #0x0
    1ab4:	ldr	x0, [x0]
    1ab8:	sxtw	x2, w2
    1abc:	ldr	w0, [x0, x2, lsl #2]
    1ac0:	eor	w1, w1, w0
    1ac4:	ldrb	w0, [sp, #35]
    1ac8:	mov	w2, w0
    1acc:	adrp	x0, 0 <selftest>
    1ad0:	add	x0, x0, #0x0
    1ad4:	ldr	x0, [x0]
    1ad8:	sxtw	x2, w2
    1adc:	ldr	w0, [x0, x2, lsl #2]
    1ae0:	eor	w0, w1, w0
    1ae4:	str	w0, [sp, #32]
    1ae8:	ldr	w1, [sp, #40]
    1aec:	ldr	w0, [sp, #32]
    1af0:	add	w0, w1, w0
    1af4:	str	w0, [sp, #40]
    1af8:	ldrb	w0, [sp, #40]
    1afc:	mov	w1, w0
    1b00:	adrp	x0, 0 <selftest>
    1b04:	add	x0, x0, #0x0
    1b08:	ldr	x0, [x0]
    1b0c:	sxtw	x1, w1
    1b10:	ldr	w1, [x0, x1, lsl #2]
    1b14:	ldrb	w0, [sp, #41]
    1b18:	mov	w2, w0
    1b1c:	adrp	x0, 0 <selftest>
    1b20:	add	x0, x0, #0x0
    1b24:	ldr	x0, [x0]
    1b28:	sxtw	x2, w2
    1b2c:	ldr	w0, [x0, x2, lsl #2]
    1b30:	eor	w1, w1, w0
    1b34:	ldrb	w0, [sp, #42]
    1b38:	mov	w2, w0
    1b3c:	adrp	x0, 0 <selftest>
    1b40:	add	x0, x0, #0x0
    1b44:	ldr	x0, [x0]
    1b48:	sxtw	x2, w2
    1b4c:	ldr	w0, [x0, x2, lsl #2]
    1b50:	eor	w1, w1, w0
    1b54:	ldrb	w0, [sp, #43]
    1b58:	mov	w2, w0
    1b5c:	adrp	x0, 0 <selftest>
    1b60:	add	x0, x0, #0x0
    1b64:	ldr	x0, [x0]
    1b68:	sxtw	x2, w2
    1b6c:	ldr	w0, [x0, x2, lsl #2]
    1b70:	eor	w0, w1, w0
    1b74:	str	w0, [sp, #40]
    1b78:	ldr	w1, [sp, #32]
    1b7c:	ldr	w0, [sp, #40]
    1b80:	add	w0, w1, w0
    1b84:	str	w0, [sp, #32]
    1b88:	ldrb	w0, [sp, #32]
    1b8c:	mov	w1, w0
    1b90:	adrp	x0, 0 <selftest>
    1b94:	add	x0, x0, #0x0
    1b98:	ldr	x0, [x0]
    1b9c:	sxtw	x1, w1
    1ba0:	ldr	w1, [x0, x1, lsl #2]
    1ba4:	ldrb	w0, [sp, #33]
    1ba8:	mov	w2, w0
    1bac:	adrp	x0, 0 <selftest>
    1bb0:	add	x0, x0, #0x0
    1bb4:	ldr	x0, [x0]
    1bb8:	sxtw	x2, w2
    1bbc:	ldr	w0, [x0, x2, lsl #2]
    1bc0:	eor	w1, w1, w0
    1bc4:	ldrb	w0, [sp, #34]
    1bc8:	mov	w2, w0
    1bcc:	adrp	x0, 0 <selftest>
    1bd0:	add	x0, x0, #0x0
    1bd4:	ldr	x0, [x0]
    1bd8:	sxtw	x2, w2
    1bdc:	ldr	w0, [x0, x2, lsl #2]
    1be0:	eor	w1, w1, w0
    1be4:	ldrb	w0, [sp, #35]
    1be8:	mov	w2, w0
    1bec:	adrp	x0, 0 <selftest>
    1bf0:	add	x0, x0, #0x0
    1bf4:	ldr	x0, [x0]
    1bf8:	sxtw	x2, w2
    1bfc:	ldr	w0, [x0, x2, lsl #2]
    1c00:	eor	w0, w1, w0
    1c04:	str	w0, [sp, #32]
    1c08:	ldr	w1, [sp, #40]
    1c0c:	ldr	w0, [sp, #32]
    1c10:	add	w0, w1, w0
    1c14:	str	w0, [sp, #40]
    1c18:	ldr	w0, [sp, #40]
    1c1c:	ldr	w1, [sp, #60]
    1c20:	eor	w0, w1, w0
    1c24:	str	w0, [sp, #60]
    1c28:	ldr	w0, [sp, #32]
    1c2c:	ldr	w1, [sp, #56]
    1c30:	eor	w0, w1, w0
    1c34:	str	w0, [sp, #56]
    1c38:	ldr	x0, [sp, #24]
    1c3c:	ldr	w1, [x0, #88]
    1c40:	ldr	w0, [sp, #60]
    1c44:	eor	w0, w1, w0
    1c48:	str	w0, [sp, #40]
    1c4c:	ldr	x0, [sp, #24]
    1c50:	ldr	w1, [x0, #92]
    1c54:	ldr	w0, [sp, #56]
    1c58:	eor	w0, w1, w0
    1c5c:	str	w0, [sp, #32]
    1c60:	ldr	w1, [sp, #32]
    1c64:	ldr	w0, [sp, #40]
    1c68:	eor	w0, w1, w0
    1c6c:	str	w0, [sp, #32]
    1c70:	ldrb	w0, [sp, #32]
    1c74:	mov	w1, w0
    1c78:	adrp	x0, 0 <selftest>
    1c7c:	add	x0, x0, #0x0
    1c80:	ldr	x0, [x0]
    1c84:	sxtw	x1, w1
    1c88:	ldr	w1, [x0, x1, lsl #2]
    1c8c:	ldrb	w0, [sp, #33]
    1c90:	mov	w2, w0
    1c94:	adrp	x0, 0 <selftest>
    1c98:	add	x0, x0, #0x0
    1c9c:	ldr	x0, [x0]
    1ca0:	sxtw	x2, w2
    1ca4:	ldr	w0, [x0, x2, lsl #2]
    1ca8:	eor	w1, w1, w0
    1cac:	ldrb	w0, [sp, #34]
    1cb0:	mov	w2, w0
    1cb4:	adrp	x0, 0 <selftest>
    1cb8:	add	x0, x0, #0x0
    1cbc:	ldr	x0, [x0]
    1cc0:	sxtw	x2, w2
    1cc4:	ldr	w0, [x0, x2, lsl #2]
    1cc8:	eor	w1, w1, w0
    1ccc:	ldrb	w0, [sp, #35]
    1cd0:	mov	w2, w0
    1cd4:	adrp	x0, 0 <selftest>
    1cd8:	add	x0, x0, #0x0
    1cdc:	ldr	x0, [x0]
    1ce0:	sxtw	x2, w2
    1ce4:	ldr	w0, [x0, x2, lsl #2]
    1ce8:	eor	w0, w1, w0
    1cec:	str	w0, [sp, #32]
    1cf0:	ldr	w1, [sp, #40]
    1cf4:	ldr	w0, [sp, #32]
    1cf8:	add	w0, w1, w0
    1cfc:	str	w0, [sp, #40]
    1d00:	ldrb	w0, [sp, #40]
    1d04:	mov	w1, w0
    1d08:	adrp	x0, 0 <selftest>
    1d0c:	add	x0, x0, #0x0
    1d10:	ldr	x0, [x0]
    1d14:	sxtw	x1, w1
    1d18:	ldr	w1, [x0, x1, lsl #2]
    1d1c:	ldrb	w0, [sp, #41]
    1d20:	mov	w2, w0
    1d24:	adrp	x0, 0 <selftest>
    1d28:	add	x0, x0, #0x0
    1d2c:	ldr	x0, [x0]
    1d30:	sxtw	x2, w2
    1d34:	ldr	w0, [x0, x2, lsl #2]
    1d38:	eor	w1, w1, w0
    1d3c:	ldrb	w0, [sp, #42]
    1d40:	mov	w2, w0
    1d44:	adrp	x0, 0 <selftest>
    1d48:	add	x0, x0, #0x0
    1d4c:	ldr	x0, [x0]
    1d50:	sxtw	x2, w2
    1d54:	ldr	w0, [x0, x2, lsl #2]
    1d58:	eor	w1, w1, w0
    1d5c:	ldrb	w0, [sp, #43]
    1d60:	mov	w2, w0
    1d64:	adrp	x0, 0 <selftest>
    1d68:	add	x0, x0, #0x0
    1d6c:	ldr	x0, [x0]
    1d70:	sxtw	x2, w2
    1d74:	ldr	w0, [x0, x2, lsl #2]
    1d78:	eor	w0, w1, w0
    1d7c:	str	w0, [sp, #40]
    1d80:	ldr	w1, [sp, #32]
    1d84:	ldr	w0, [sp, #40]
    1d88:	add	w0, w1, w0
    1d8c:	str	w0, [sp, #32]
    1d90:	ldrb	w0, [sp, #32]
    1d94:	mov	w1, w0
    1d98:	adrp	x0, 0 <selftest>
    1d9c:	add	x0, x0, #0x0
    1da0:	ldr	x0, [x0]
    1da4:	sxtw	x1, w1
    1da8:	ldr	w1, [x0, x1, lsl #2]
    1dac:	ldrb	w0, [sp, #33]
    1db0:	mov	w2, w0
    1db4:	adrp	x0, 0 <selftest>
    1db8:	add	x0, x0, #0x0
    1dbc:	ldr	x0, [x0]
    1dc0:	sxtw	x2, w2
    1dc4:	ldr	w0, [x0, x2, lsl #2]
    1dc8:	eor	w1, w1, w0
    1dcc:	ldrb	w0, [sp, #34]
    1dd0:	mov	w2, w0
    1dd4:	adrp	x0, 0 <selftest>
    1dd8:	add	x0, x0, #0x0
    1ddc:	ldr	x0, [x0]
    1de0:	sxtw	x2, w2
    1de4:	ldr	w0, [x0, x2, lsl #2]
    1de8:	eor	w1, w1, w0
    1dec:	ldrb	w0, [sp, #35]
    1df0:	mov	w2, w0
    1df4:	adrp	x0, 0 <selftest>
    1df8:	add	x0, x0, #0x0
    1dfc:	ldr	x0, [x0]
    1e00:	sxtw	x2, w2
    1e04:	ldr	w0, [x0, x2, lsl #2]
    1e08:	eor	w0, w1, w0
    1e0c:	str	w0, [sp, #32]
    1e10:	ldr	w1, [sp, #40]
    1e14:	ldr	w0, [sp, #32]
    1e18:	add	w0, w1, w0
    1e1c:	str	w0, [sp, #40]
    1e20:	ldr	w0, [sp, #40]
    1e24:	ldr	w1, [sp, #52]
    1e28:	eor	w0, w1, w0
    1e2c:	str	w0, [sp, #52]
    1e30:	ldr	w0, [sp, #32]
    1e34:	ldr	w1, [sp, #48]
    1e38:	eor	w0, w1, w0
    1e3c:	str	w0, [sp, #48]
    1e40:	ldr	x0, [sp, #24]
    1e44:	ldr	w1, [x0, #96]
    1e48:	ldr	w0, [sp, #52]
    1e4c:	eor	w0, w1, w0
    1e50:	str	w0, [sp, #40]
    1e54:	ldr	x0, [sp, #24]
    1e58:	ldr	w1, [x0, #100]
    1e5c:	ldr	w0, [sp, #48]
    1e60:	eor	w0, w1, w0
    1e64:	str	w0, [sp, #32]
    1e68:	ldr	w1, [sp, #32]
    1e6c:	ldr	w0, [sp, #40]
    1e70:	eor	w0, w1, w0
    1e74:	str	w0, [sp, #32]
    1e78:	ldrb	w0, [sp, #32]
    1e7c:	mov	w1, w0
    1e80:	adrp	x0, 0 <selftest>
    1e84:	add	x0, x0, #0x0
    1e88:	ldr	x0, [x0]
    1e8c:	sxtw	x1, w1
    1e90:	ldr	w1, [x0, x1, lsl #2]
    1e94:	ldrb	w0, [sp, #33]
    1e98:	mov	w2, w0
    1e9c:	adrp	x0, 0 <selftest>
    1ea0:	add	x0, x0, #0x0
    1ea4:	ldr	x0, [x0]
    1ea8:	sxtw	x2, w2
    1eac:	ldr	w0, [x0, x2, lsl #2]
    1eb0:	eor	w1, w1, w0
    1eb4:	ldrb	w0, [sp, #34]
    1eb8:	mov	w2, w0
    1ebc:	adrp	x0, 0 <selftest>
    1ec0:	add	x0, x0, #0x0
    1ec4:	ldr	x0, [x0]
    1ec8:	sxtw	x2, w2
    1ecc:	ldr	w0, [x0, x2, lsl #2]
    1ed0:	eor	w1, w1, w0
    1ed4:	ldrb	w0, [sp, #35]
    1ed8:	mov	w2, w0
    1edc:	adrp	x0, 0 <selftest>
    1ee0:	add	x0, x0, #0x0
    1ee4:	ldr	x0, [x0]
    1ee8:	sxtw	x2, w2
    1eec:	ldr	w0, [x0, x2, lsl #2]
    1ef0:	eor	w0, w1, w0
    1ef4:	str	w0, [sp, #32]
    1ef8:	ldr	w1, [sp, #40]
    1efc:	ldr	w0, [sp, #32]
    1f00:	add	w0, w1, w0
    1f04:	str	w0, [sp, #40]
    1f08:	ldrb	w0, [sp, #40]
    1f0c:	mov	w1, w0
    1f10:	adrp	x0, 0 <selftest>
    1f14:	add	x0, x0, #0x0
    1f18:	ldr	x0, [x0]
    1f1c:	sxtw	x1, w1
    1f20:	ldr	w1, [x0, x1, lsl #2]
    1f24:	ldrb	w0, [sp, #41]
    1f28:	mov	w2, w0
    1f2c:	adrp	x0, 0 <selftest>
    1f30:	add	x0, x0, #0x0
    1f34:	ldr	x0, [x0]
    1f38:	sxtw	x2, w2
    1f3c:	ldr	w0, [x0, x2, lsl #2]
    1f40:	eor	w1, w1, w0
    1f44:	ldrb	w0, [sp, #42]
    1f48:	mov	w2, w0
    1f4c:	adrp	x0, 0 <selftest>
    1f50:	add	x0, x0, #0x0
    1f54:	ldr	x0, [x0]
    1f58:	sxtw	x2, w2
    1f5c:	ldr	w0, [x0, x2, lsl #2]
    1f60:	eor	w1, w1, w0
    1f64:	ldrb	w0, [sp, #43]
    1f68:	mov	w2, w0
    1f6c:	adrp	x0, 0 <selftest>
    1f70:	add	x0, x0, #0x0
    1f74:	ldr	x0, [x0]
    1f78:	sxtw	x2, w2
    1f7c:	ldr	w0, [x0, x2, lsl #2]
    1f80:	eor	w0, w1, w0
    1f84:	str	w0, [sp, #40]
    1f88:	ldr	w1, [sp, #32]
    1f8c:	ldr	w0, [sp, #40]
    1f90:	add	w0, w1, w0
    1f94:	str	w0, [sp, #32]
    1f98:	ldrb	w0, [sp, #32]
    1f9c:	mov	w1, w0
    1fa0:	adrp	x0, 0 <selftest>
    1fa4:	add	x0, x0, #0x0
    1fa8:	ldr	x0, [x0]
    1fac:	sxtw	x1, w1
    1fb0:	ldr	w1, [x0, x1, lsl #2]
    1fb4:	ldrb	w0, [sp, #33]
    1fb8:	mov	w2, w0
    1fbc:	adrp	x0, 0 <selftest>
    1fc0:	add	x0, x0, #0x0
    1fc4:	ldr	x0, [x0]
    1fc8:	sxtw	x2, w2
    1fcc:	ldr	w0, [x0, x2, lsl #2]
    1fd0:	eor	w1, w1, w0
    1fd4:	ldrb	w0, [sp, #34]
    1fd8:	mov	w2, w0
    1fdc:	adrp	x0, 0 <selftest>
    1fe0:	add	x0, x0, #0x0
    1fe4:	ldr	x0, [x0]
    1fe8:	sxtw	x2, w2
    1fec:	ldr	w0, [x0, x2, lsl #2]
    1ff0:	eor	w1, w1, w0
    1ff4:	ldrb	w0, [sp, #35]
    1ff8:	mov	w2, w0
    1ffc:	adrp	x0, 0 <selftest>
    2000:	add	x0, x0, #0x0
    2004:	ldr	x0, [x0]
    2008:	sxtw	x2, w2
    200c:	ldr	w0, [x0, x2, lsl #2]
    2010:	eor	w0, w1, w0
    2014:	str	w0, [sp, #32]
    2018:	ldr	w1, [sp, #40]
    201c:	ldr	w0, [sp, #32]
    2020:	add	w0, w1, w0
    2024:	str	w0, [sp, #40]
    2028:	ldr	w0, [sp, #40]
    202c:	ldr	w1, [sp, #60]
    2030:	eor	w0, w1, w0
    2034:	str	w0, [sp, #60]
    2038:	ldr	w0, [sp, #32]
    203c:	ldr	w1, [sp, #56]
    2040:	eor	w0, w1, w0
    2044:	str	w0, [sp, #56]
    2048:	ldr	x0, [sp, #24]
    204c:	ldr	w1, [x0, #104]
    2050:	ldr	w0, [sp, #60]
    2054:	eor	w0, w1, w0
    2058:	str	w0, [sp, #40]
    205c:	ldr	x0, [sp, #24]
    2060:	ldr	w1, [x0, #108]
    2064:	ldr	w0, [sp, #56]
    2068:	eor	w0, w1, w0
    206c:	str	w0, [sp, #32]
    2070:	ldr	w1, [sp, #32]
    2074:	ldr	w0, [sp, #40]
    2078:	eor	w0, w1, w0
    207c:	str	w0, [sp, #32]
    2080:	ldrb	w0, [sp, #32]
    2084:	mov	w1, w0
    2088:	adrp	x0, 0 <selftest>
    208c:	add	x0, x0, #0x0
    2090:	ldr	x0, [x0]
    2094:	sxtw	x1, w1
    2098:	ldr	w1, [x0, x1, lsl #2]
    209c:	ldrb	w0, [sp, #33]
    20a0:	mov	w2, w0
    20a4:	adrp	x0, 0 <selftest>
    20a8:	add	x0, x0, #0x0
    20ac:	ldr	x0, [x0]
    20b0:	sxtw	x2, w2
    20b4:	ldr	w0, [x0, x2, lsl #2]
    20b8:	eor	w1, w1, w0
    20bc:	ldrb	w0, [sp, #34]
    20c0:	mov	w2, w0
    20c4:	adrp	x0, 0 <selftest>
    20c8:	add	x0, x0, #0x0
    20cc:	ldr	x0, [x0]
    20d0:	sxtw	x2, w2
    20d4:	ldr	w0, [x0, x2, lsl #2]
    20d8:	eor	w1, w1, w0
    20dc:	ldrb	w0, [sp, #35]
    20e0:	mov	w2, w0
    20e4:	adrp	x0, 0 <selftest>
    20e8:	add	x0, x0, #0x0
    20ec:	ldr	x0, [x0]
    20f0:	sxtw	x2, w2
    20f4:	ldr	w0, [x0, x2, lsl #2]
    20f8:	eor	w0, w1, w0
    20fc:	str	w0, [sp, #32]
    2100:	ldr	w1, [sp, #40]
    2104:	ldr	w0, [sp, #32]
    2108:	add	w0, w1, w0
    210c:	str	w0, [sp, #40]
    2110:	ldrb	w0, [sp, #40]
    2114:	mov	w1, w0
    2118:	adrp	x0, 0 <selftest>
    211c:	add	x0, x0, #0x0
    2120:	ldr	x0, [x0]
    2124:	sxtw	x1, w1
    2128:	ldr	w1, [x0, x1, lsl #2]
    212c:	ldrb	w0, [sp, #41]
    2130:	mov	w2, w0
    2134:	adrp	x0, 0 <selftest>
    2138:	add	x0, x0, #0x0
    213c:	ldr	x0, [x0]
    2140:	sxtw	x2, w2
    2144:	ldr	w0, [x0, x2, lsl #2]
    2148:	eor	w1, w1, w0
    214c:	ldrb	w0, [sp, #42]
    2150:	mov	w2, w0
    2154:	adrp	x0, 0 <selftest>
    2158:	add	x0, x0, #0x0
    215c:	ldr	x0, [x0]
    2160:	sxtw	x2, w2
    2164:	ldr	w0, [x0, x2, lsl #2]
    2168:	eor	w1, w1, w0
    216c:	ldrb	w0, [sp, #43]
    2170:	mov	w2, w0
    2174:	adrp	x0, 0 <selftest>
    2178:	add	x0, x0, #0x0
    217c:	ldr	x0, [x0]
    2180:	sxtw	x2, w2
    2184:	ldr	w0, [x0, x2, lsl #2]
    2188:	eor	w0, w1, w0
    218c:	str	w0, [sp, #40]
    2190:	ldr	w1, [sp, #32]
    2194:	ldr	w0, [sp, #40]
    2198:	add	w0, w1, w0
    219c:	str	w0, [sp, #32]
    21a0:	ldrb	w0, [sp, #32]
    21a4:	mov	w1, w0
    21a8:	adrp	x0, 0 <selftest>
    21ac:	add	x0, x0, #0x0
    21b0:	ldr	x0, [x0]
    21b4:	sxtw	x1, w1
    21b8:	ldr	w1, [x0, x1, lsl #2]
    21bc:	ldrb	w0, [sp, #33]
    21c0:	mov	w2, w0
    21c4:	adrp	x0, 0 <selftest>
    21c8:	add	x0, x0, #0x0
    21cc:	ldr	x0, [x0]
    21d0:	sxtw	x2, w2
    21d4:	ldr	w0, [x0, x2, lsl #2]
    21d8:	eor	w1, w1, w0
    21dc:	ldrb	w0, [sp, #34]
    21e0:	mov	w2, w0
    21e4:	adrp	x0, 0 <selftest>
    21e8:	add	x0, x0, #0x0
    21ec:	ldr	x0, [x0]
    21f0:	sxtw	x2, w2
    21f4:	ldr	w0, [x0, x2, lsl #2]
    21f8:	eor	w1, w1, w0
    21fc:	ldrb	w0, [sp, #35]
    2200:	mov	w2, w0
    2204:	adrp	x0, 0 <selftest>
    2208:	add	x0, x0, #0x0
    220c:	ldr	x0, [x0]
    2210:	sxtw	x2, w2
    2214:	ldr	w0, [x0, x2, lsl #2]
    2218:	eor	w0, w1, w0
    221c:	str	w0, [sp, #32]
    2220:	ldr	w1, [sp, #40]
    2224:	ldr	w0, [sp, #32]
    2228:	add	w0, w1, w0
    222c:	str	w0, [sp, #40]
    2230:	ldr	w0, [sp, #40]
    2234:	ldr	w1, [sp, #52]
    2238:	eor	w0, w1, w0
    223c:	str	w0, [sp, #52]
    2240:	ldr	w0, [sp, #32]
    2244:	ldr	w1, [sp, #48]
    2248:	eor	w0, w1, w0
    224c:	str	w0, [sp, #48]
    2250:	ldr	x0, [sp, #24]
    2254:	ldr	w1, [x0, #112]
    2258:	ldr	w0, [sp, #52]
    225c:	eor	w0, w1, w0
    2260:	str	w0, [sp, #40]
    2264:	ldr	x0, [sp, #24]
    2268:	ldr	w1, [x0, #116]
    226c:	ldr	w0, [sp, #48]
    2270:	eor	w0, w1, w0
    2274:	str	w0, [sp, #32]
    2278:	ldr	w1, [sp, #32]
    227c:	ldr	w0, [sp, #40]
    2280:	eor	w0, w1, w0
    2284:	str	w0, [sp, #32]
    2288:	ldrb	w0, [sp, #32]
    228c:	mov	w1, w0
    2290:	adrp	x0, 0 <selftest>
    2294:	add	x0, x0, #0x0
    2298:	ldr	x0, [x0]
    229c:	sxtw	x1, w1
    22a0:	ldr	w1, [x0, x1, lsl #2]
    22a4:	ldrb	w0, [sp, #33]
    22a8:	mov	w2, w0
    22ac:	adrp	x0, 0 <selftest>
    22b0:	add	x0, x0, #0x0
    22b4:	ldr	x0, [x0]
    22b8:	sxtw	x2, w2
    22bc:	ldr	w0, [x0, x2, lsl #2]
    22c0:	eor	w1, w1, w0
    22c4:	ldrb	w0, [sp, #34]
    22c8:	mov	w2, w0
    22cc:	adrp	x0, 0 <selftest>
    22d0:	add	x0, x0, #0x0
    22d4:	ldr	x0, [x0]
    22d8:	sxtw	x2, w2
    22dc:	ldr	w0, [x0, x2, lsl #2]
    22e0:	eor	w1, w1, w0
    22e4:	ldrb	w0, [sp, #35]
    22e8:	mov	w2, w0
    22ec:	adrp	x0, 0 <selftest>
    22f0:	add	x0, x0, #0x0
    22f4:	ldr	x0, [x0]
    22f8:	sxtw	x2, w2
    22fc:	ldr	w0, [x0, x2, lsl #2]
    2300:	eor	w0, w1, w0
    2304:	str	w0, [sp, #32]
    2308:	ldr	w1, [sp, #40]
    230c:	ldr	w0, [sp, #32]
    2310:	add	w0, w1, w0
    2314:	str	w0, [sp, #40]
    2318:	ldrb	w0, [sp, #40]
    231c:	mov	w1, w0
    2320:	adrp	x0, 0 <selftest>
    2324:	add	x0, x0, #0x0
    2328:	ldr	x0, [x0]
    232c:	sxtw	x1, w1
    2330:	ldr	w1, [x0, x1, lsl #2]
    2334:	ldrb	w0, [sp, #41]
    2338:	mov	w2, w0
    233c:	adrp	x0, 0 <selftest>
    2340:	add	x0, x0, #0x0
    2344:	ldr	x0, [x0]
    2348:	sxtw	x2, w2
    234c:	ldr	w0, [x0, x2, lsl #2]
    2350:	eor	w1, w1, w0
    2354:	ldrb	w0, [sp, #42]
    2358:	mov	w2, w0
    235c:	adrp	x0, 0 <selftest>
    2360:	add	x0, x0, #0x0
    2364:	ldr	x0, [x0]
    2368:	sxtw	x2, w2
    236c:	ldr	w0, [x0, x2, lsl #2]
    2370:	eor	w1, w1, w0
    2374:	ldrb	w0, [sp, #43]
    2378:	mov	w2, w0
    237c:	adrp	x0, 0 <selftest>
    2380:	add	x0, x0, #0x0
    2384:	ldr	x0, [x0]
    2388:	sxtw	x2, w2
    238c:	ldr	w0, [x0, x2, lsl #2]
    2390:	eor	w0, w1, w0
    2394:	str	w0, [sp, #40]
    2398:	ldr	w1, [sp, #32]
    239c:	ldr	w0, [sp, #40]
    23a0:	add	w0, w1, w0
    23a4:	str	w0, [sp, #32]
    23a8:	ldrb	w0, [sp, #32]
    23ac:	mov	w1, w0
    23b0:	adrp	x0, 0 <selftest>
    23b4:	add	x0, x0, #0x0
    23b8:	ldr	x0, [x0]
    23bc:	sxtw	x1, w1
    23c0:	ldr	w1, [x0, x1, lsl #2]
    23c4:	ldrb	w0, [sp, #33]
    23c8:	mov	w2, w0
    23cc:	adrp	x0, 0 <selftest>
    23d0:	add	x0, x0, #0x0
    23d4:	ldr	x0, [x0]
    23d8:	sxtw	x2, w2
    23dc:	ldr	w0, [x0, x2, lsl #2]
    23e0:	eor	w1, w1, w0
    23e4:	ldrb	w0, [sp, #34]
    23e8:	mov	w2, w0
    23ec:	adrp	x0, 0 <selftest>
    23f0:	add	x0, x0, #0x0
    23f4:	ldr	x0, [x0]
    23f8:	sxtw	x2, w2
    23fc:	ldr	w0, [x0, x2, lsl #2]
    2400:	eor	w1, w1, w0
    2404:	ldrb	w0, [sp, #35]
    2408:	mov	w2, w0
    240c:	adrp	x0, 0 <selftest>
    2410:	add	x0, x0, #0x0
    2414:	ldr	x0, [x0]
    2418:	sxtw	x2, w2
    241c:	ldr	w0, [x0, x2, lsl #2]
    2420:	eor	w0, w1, w0
    2424:	str	w0, [sp, #32]
    2428:	ldr	w1, [sp, #40]
    242c:	ldr	w0, [sp, #32]
    2430:	add	w0, w1, w0
    2434:	str	w0, [sp, #40]
    2438:	ldr	w0, [sp, #40]
    243c:	ldr	w1, [sp, #60]
    2440:	eor	w0, w1, w0
    2444:	str	w0, [sp, #60]
    2448:	ldr	w0, [sp, #32]
    244c:	ldr	w1, [sp, #56]
    2450:	eor	w0, w1, w0
    2454:	str	w0, [sp, #56]
    2458:	ldr	x0, [sp, #24]
    245c:	ldr	w1, [x0, #120]
    2460:	ldr	w0, [sp, #60]
    2464:	eor	w0, w1, w0
    2468:	str	w0, [sp, #40]
    246c:	ldr	x0, [sp, #24]
    2470:	ldr	w1, [x0, #124]
    2474:	ldr	w0, [sp, #56]
    2478:	eor	w0, w1, w0
    247c:	str	w0, [sp, #32]
    2480:	ldr	w1, [sp, #32]
    2484:	ldr	w0, [sp, #40]
    2488:	eor	w0, w1, w0
    248c:	str	w0, [sp, #32]
    2490:	ldrb	w0, [sp, #32]
    2494:	mov	w1, w0
    2498:	adrp	x0, 0 <selftest>
    249c:	add	x0, x0, #0x0
    24a0:	ldr	x0, [x0]
    24a4:	sxtw	x1, w1
    24a8:	ldr	w1, [x0, x1, lsl #2]
    24ac:	ldrb	w0, [sp, #33]
    24b0:	mov	w2, w0
    24b4:	adrp	x0, 0 <selftest>
    24b8:	add	x0, x0, #0x0
    24bc:	ldr	x0, [x0]
    24c0:	sxtw	x2, w2
    24c4:	ldr	w0, [x0, x2, lsl #2]
    24c8:	eor	w1, w1, w0
    24cc:	ldrb	w0, [sp, #34]
    24d0:	mov	w2, w0
    24d4:	adrp	x0, 0 <selftest>
    24d8:	add	x0, x0, #0x0
    24dc:	ldr	x0, [x0]
    24e0:	sxtw	x2, w2
    24e4:	ldr	w0, [x0, x2, lsl #2]
    24e8:	eor	w1, w1, w0
    24ec:	ldrb	w0, [sp, #35]
    24f0:	mov	w2, w0
    24f4:	adrp	x0, 0 <selftest>
    24f8:	add	x0, x0, #0x0
    24fc:	ldr	x0, [x0]
    2500:	sxtw	x2, w2
    2504:	ldr	w0, [x0, x2, lsl #2]
    2508:	eor	w0, w1, w0
    250c:	str	w0, [sp, #32]
    2510:	ldr	w1, [sp, #40]
    2514:	ldr	w0, [sp, #32]
    2518:	add	w0, w1, w0
    251c:	str	w0, [sp, #40]
    2520:	ldrb	w0, [sp, #40]
    2524:	mov	w1, w0
    2528:	adrp	x0, 0 <selftest>
    252c:	add	x0, x0, #0x0
    2530:	ldr	x0, [x0]
    2534:	sxtw	x1, w1
    2538:	ldr	w1, [x0, x1, lsl #2]
    253c:	ldrb	w0, [sp, #41]
    2540:	mov	w2, w0
    2544:	adrp	x0, 0 <selftest>
    2548:	add	x0, x0, #0x0
    254c:	ldr	x0, [x0]
    2550:	sxtw	x2, w2
    2554:	ldr	w0, [x0, x2, lsl #2]
    2558:	eor	w1, w1, w0
    255c:	ldrb	w0, [sp, #42]
    2560:	mov	w2, w0
    2564:	adrp	x0, 0 <selftest>
    2568:	add	x0, x0, #0x0
    256c:	ldr	x0, [x0]
    2570:	sxtw	x2, w2
    2574:	ldr	w0, [x0, x2, lsl #2]
    2578:	eor	w1, w1, w0
    257c:	ldrb	w0, [sp, #43]
    2580:	mov	w2, w0
    2584:	adrp	x0, 0 <selftest>
    2588:	add	x0, x0, #0x0
    258c:	ldr	x0, [x0]
    2590:	sxtw	x2, w2
    2594:	ldr	w0, [x0, x2, lsl #2]
    2598:	eor	w0, w1, w0
    259c:	str	w0, [sp, #40]
    25a0:	ldr	w1, [sp, #32]
    25a4:	ldr	w0, [sp, #40]
    25a8:	add	w0, w1, w0
    25ac:	str	w0, [sp, #32]
    25b0:	ldrb	w0, [sp, #32]
    25b4:	mov	w1, w0
    25b8:	adrp	x0, 0 <selftest>
    25bc:	add	x0, x0, #0x0
    25c0:	ldr	x0, [x0]
    25c4:	sxtw	x1, w1
    25c8:	ldr	w1, [x0, x1, lsl #2]
    25cc:	ldrb	w0, [sp, #33]
    25d0:	mov	w2, w0
    25d4:	adrp	x0, 0 <selftest>
    25d8:	add	x0, x0, #0x0
    25dc:	ldr	x0, [x0]
    25e0:	sxtw	x2, w2
    25e4:	ldr	w0, [x0, x2, lsl #2]
    25e8:	eor	w1, w1, w0
    25ec:	ldrb	w0, [sp, #34]
    25f0:	mov	w2, w0
    25f4:	adrp	x0, 0 <selftest>
    25f8:	add	x0, x0, #0x0
    25fc:	ldr	x0, [x0]
    2600:	sxtw	x2, w2
    2604:	ldr	w0, [x0, x2, lsl #2]
    2608:	eor	w1, w1, w0
    260c:	ldrb	w0, [sp, #35]
    2610:	mov	w2, w0
    2614:	adrp	x0, 0 <selftest>
    2618:	add	x0, x0, #0x0
    261c:	ldr	x0, [x0]
    2620:	sxtw	x2, w2
    2624:	ldr	w0, [x0, x2, lsl #2]
    2628:	eor	w0, w1, w0
    262c:	str	w0, [sp, #32]
    2630:	ldr	w1, [sp, #40]
    2634:	ldr	w0, [sp, #32]
    2638:	add	w0, w1, w0
    263c:	str	w0, [sp, #40]
    2640:	ldr	w0, [sp, #40]
    2644:	ldr	w1, [sp, #52]
    2648:	eor	w0, w1, w0
    264c:	str	w0, [sp, #52]
    2650:	ldr	w0, [sp, #32]
    2654:	ldr	w1, [sp, #48]
    2658:	eor	w0, w1, w0
    265c:	str	w0, [sp, #48]
    2660:	ldr	w0, [sp, #52]
    2664:	lsr	w0, w0, #24
    2668:	and	w1, w0, #0xff
    266c:	ldr	x0, [sp, #16]
    2670:	strb	w1, [x0]
    2674:	ldr	w0, [sp, #52]
    2678:	lsr	w1, w0, #16
    267c:	ldr	x0, [sp, #16]
    2680:	add	x0, x0, #0x1
    2684:	and	w1, w1, #0xff
    2688:	strb	w1, [x0]
    268c:	ldr	w0, [sp, #52]
    2690:	lsr	w1, w0, #8
    2694:	ldr	x0, [sp, #16]
    2698:	add	x0, x0, #0x2
    269c:	and	w1, w1, #0xff
    26a0:	strb	w1, [x0]
    26a4:	ldr	x0, [sp, #16]
    26a8:	add	x0, x0, #0x3
    26ac:	ldr	w1, [sp, #52]
    26b0:	and	w1, w1, #0xff
    26b4:	strb	w1, [x0]
    26b8:	ldr	w0, [sp, #48]
    26bc:	lsr	w1, w0, #24
    26c0:	ldr	x0, [sp, #16]
    26c4:	add	x0, x0, #0x4
    26c8:	and	w1, w1, #0xff
    26cc:	strb	w1, [x0]
    26d0:	ldr	w0, [sp, #48]
    26d4:	lsr	w1, w0, #16
    26d8:	ldr	x0, [sp, #16]
    26dc:	add	x0, x0, #0x5
    26e0:	and	w1, w1, #0xff
    26e4:	strb	w1, [x0]
    26e8:	ldr	w0, [sp, #48]
    26ec:	lsr	w1, w0, #8
    26f0:	ldr	x0, [sp, #16]
    26f4:	add	x0, x0, #0x6
    26f8:	and	w1, w1, #0xff
    26fc:	strb	w1, [x0]
    2700:	ldr	x0, [sp, #16]
    2704:	add	x0, x0, #0x7
    2708:	ldr	w1, [sp, #48]
    270c:	and	w1, w1, #0xff
    2710:	strb	w1, [x0]
    2714:	ldr	w0, [sp, #60]
    2718:	lsr	w1, w0, #24
    271c:	ldr	x0, [sp, #16]
    2720:	add	x0, x0, #0x8
    2724:	and	w1, w1, #0xff
    2728:	strb	w1, [x0]
    272c:	ldr	w0, [sp, #60]
    2730:	lsr	w1, w0, #16
    2734:	ldr	x0, [sp, #16]
    2738:	add	x0, x0, #0x9
    273c:	and	w1, w1, #0xff
    2740:	strb	w1, [x0]
    2744:	ldr	w0, [sp, #60]
    2748:	lsr	w1, w0, #8
    274c:	ldr	x0, [sp, #16]
    2750:	add	x0, x0, #0xa
    2754:	and	w1, w1, #0xff
    2758:	strb	w1, [x0]
    275c:	ldr	x0, [sp, #16]
    2760:	add	x0, x0, #0xb
    2764:	ldr	w1, [sp, #60]
    2768:	and	w1, w1, #0xff
    276c:	strb	w1, [x0]
    2770:	ldr	w0, [sp, #56]
    2774:	lsr	w1, w0, #24
    2778:	ldr	x0, [sp, #16]
    277c:	add	x0, x0, #0xc
    2780:	and	w1, w1, #0xff
    2784:	strb	w1, [x0]
    2788:	ldr	w0, [sp, #56]
    278c:	lsr	w1, w0, #16
    2790:	ldr	x0, [sp, #16]
    2794:	add	x0, x0, #0xd
    2798:	and	w1, w1, #0xff
    279c:	strb	w1, [x0]
    27a0:	ldr	w0, [sp, #56]
    27a4:	lsr	w1, w0, #8
    27a8:	ldr	x0, [sp, #16]
    27ac:	add	x0, x0, #0xe
    27b0:	and	w1, w1, #0xff
    27b4:	strb	w1, [x0]
    27b8:	ldr	x0, [sp, #16]
    27bc:	add	x0, x0, #0xf
    27c0:	ldr	w1, [sp, #56]
    27c4:	and	w1, w1, #0xff
    27c8:	strb	w1, [x0]
    27cc:	nop
    27d0:	add	sp, sp, #0x40
    27d4:	ret
	...

00000000000027f8 <seed_encrypt>:
    27f8:	stp	x29, x30, [sp, #-64]!
    27fc:	mov	x29, sp
    2800:	str	x0, [sp, #40]
    2804:	str	x1, [sp, #32]
    2808:	str	x2, [sp, #24]
    280c:	ldr	x0, [sp, #40]
    2810:	str	x0, [sp, #56]
    2814:	ldr	x2, [sp, #24]
    2818:	ldr	x1, [sp, #32]
    281c:	ldr	x0, [sp, #56]
    2820:	bl	4a4 <do_encrypt>
    2824:	mov	w0, #0x18                  	// #24
    2828:	bl	0 <_gcry_burn_stack>
    282c:	nop
    2830:	ldp	x29, x30, [sp], #64
    2834:	ret

0000000000002838 <do_decrypt>:
    2838:	sub	sp, sp, #0x40
    283c:	str	x0, [sp, #24]
    2840:	str	x1, [sp, #16]
    2844:	str	x2, [sp, #8]
    2848:	ldr	x0, [sp, #8]
    284c:	ldrb	w0, [x0]
    2850:	lsl	w1, w0, #24
    2854:	ldr	x0, [sp, #8]
    2858:	add	x0, x0, #0x1
    285c:	ldrb	w0, [x0]
    2860:	lsl	w0, w0, #16
    2864:	eor	w1, w1, w0
    2868:	ldr	x0, [sp, #8]
    286c:	add	x0, x0, #0x2
    2870:	ldrb	w0, [x0]
    2874:	lsl	w0, w0, #8
    2878:	eor	w0, w1, w0
    287c:	ldr	x1, [sp, #8]
    2880:	add	x1, x1, #0x3
    2884:	ldrb	w1, [x1]
    2888:	eor	w0, w0, w1
    288c:	str	w0, [sp, #60]
    2890:	ldr	x0, [sp, #8]
    2894:	add	x0, x0, #0x4
    2898:	ldrb	w0, [x0]
    289c:	lsl	w1, w0, #24
    28a0:	ldr	x0, [sp, #8]
    28a4:	add	x0, x0, #0x5
    28a8:	ldrb	w0, [x0]
    28ac:	lsl	w0, w0, #16
    28b0:	eor	w1, w1, w0
    28b4:	ldr	x0, [sp, #8]
    28b8:	add	x0, x0, #0x6
    28bc:	ldrb	w0, [x0]
    28c0:	lsl	w0, w0, #8
    28c4:	eor	w0, w1, w0
    28c8:	ldr	x1, [sp, #8]
    28cc:	add	x1, x1, #0x7
    28d0:	ldrb	w1, [x1]
    28d4:	eor	w0, w0, w1
    28d8:	str	w0, [sp, #56]
    28dc:	ldr	x0, [sp, #8]
    28e0:	add	x0, x0, #0x8
    28e4:	ldrb	w0, [x0]
    28e8:	lsl	w1, w0, #24
    28ec:	ldr	x0, [sp, #8]
    28f0:	add	x0, x0, #0x9
    28f4:	ldrb	w0, [x0]
    28f8:	lsl	w0, w0, #16
    28fc:	eor	w1, w1, w0
    2900:	ldr	x0, [sp, #8]
    2904:	add	x0, x0, #0xa
    2908:	ldrb	w0, [x0]
    290c:	lsl	w0, w0, #8
    2910:	eor	w0, w1, w0
    2914:	ldr	x1, [sp, #8]
    2918:	add	x1, x1, #0xb
    291c:	ldrb	w1, [x1]
    2920:	eor	w0, w0, w1
    2924:	str	w0, [sp, #52]
    2928:	ldr	x0, [sp, #8]
    292c:	add	x0, x0, #0xc
    2930:	ldrb	w0, [x0]
    2934:	lsl	w1, w0, #24
    2938:	ldr	x0, [sp, #8]
    293c:	add	x0, x0, #0xd
    2940:	ldrb	w0, [x0]
    2944:	lsl	w0, w0, #16
    2948:	eor	w1, w1, w0
    294c:	ldr	x0, [sp, #8]
    2950:	add	x0, x0, #0xe
    2954:	ldrb	w0, [x0]
    2958:	lsl	w0, w0, #8
    295c:	eor	w0, w1, w0
    2960:	ldr	x1, [sp, #8]
    2964:	add	x1, x1, #0xf
    2968:	ldrb	w1, [x1]
    296c:	eor	w0, w0, w1
    2970:	str	w0, [sp, #48]
    2974:	ldr	x0, [sp, #24]
    2978:	ldr	w1, [x0, #120]
    297c:	ldr	w0, [sp, #52]
    2980:	eor	w0, w1, w0
    2984:	str	w0, [sp, #40]
    2988:	ldr	x0, [sp, #24]
    298c:	ldr	w1, [x0, #124]
    2990:	ldr	w0, [sp, #48]
    2994:	eor	w0, w1, w0
    2998:	str	w0, [sp, #32]
    299c:	ldr	w1, [sp, #32]
    29a0:	ldr	w0, [sp, #40]
    29a4:	eor	w0, w1, w0
    29a8:	str	w0, [sp, #32]
    29ac:	ldrb	w0, [sp, #32]
    29b0:	mov	w1, w0
    29b4:	adrp	x0, 0 <selftest>
    29b8:	add	x0, x0, #0x0
    29bc:	ldr	x0, [x0]
    29c0:	sxtw	x1, w1
    29c4:	ldr	w1, [x0, x1, lsl #2]
    29c8:	ldrb	w0, [sp, #33]
    29cc:	mov	w2, w0
    29d0:	adrp	x0, 0 <selftest>
    29d4:	add	x0, x0, #0x0
    29d8:	ldr	x0, [x0]
    29dc:	sxtw	x2, w2
    29e0:	ldr	w0, [x0, x2, lsl #2]
    29e4:	eor	w1, w1, w0
    29e8:	ldrb	w0, [sp, #34]
    29ec:	mov	w2, w0
    29f0:	adrp	x0, 0 <selftest>
    29f4:	add	x0, x0, #0x0
    29f8:	ldr	x0, [x0]
    29fc:	sxtw	x2, w2
    2a00:	ldr	w0, [x0, x2, lsl #2]
    2a04:	eor	w1, w1, w0
    2a08:	ldrb	w0, [sp, #35]
    2a0c:	mov	w2, w0
    2a10:	adrp	x0, 0 <selftest>
    2a14:	add	x0, x0, #0x0
    2a18:	ldr	x0, [x0]
    2a1c:	sxtw	x2, w2
    2a20:	ldr	w0, [x0, x2, lsl #2]
    2a24:	eor	w0, w1, w0
    2a28:	str	w0, [sp, #32]
    2a2c:	ldr	w1, [sp, #40]
    2a30:	ldr	w0, [sp, #32]
    2a34:	add	w0, w1, w0
    2a38:	str	w0, [sp, #40]
    2a3c:	ldrb	w0, [sp, #40]
    2a40:	mov	w1, w0
    2a44:	adrp	x0, 0 <selftest>
    2a48:	add	x0, x0, #0x0
    2a4c:	ldr	x0, [x0]
    2a50:	sxtw	x1, w1
    2a54:	ldr	w1, [x0, x1, lsl #2]
    2a58:	ldrb	w0, [sp, #41]
    2a5c:	mov	w2, w0
    2a60:	adrp	x0, 0 <selftest>
    2a64:	add	x0, x0, #0x0
    2a68:	ldr	x0, [x0]
    2a6c:	sxtw	x2, w2
    2a70:	ldr	w0, [x0, x2, lsl #2]
    2a74:	eor	w1, w1, w0
    2a78:	ldrb	w0, [sp, #42]
    2a7c:	mov	w2, w0
    2a80:	adrp	x0, 0 <selftest>
    2a84:	add	x0, x0, #0x0
    2a88:	ldr	x0, [x0]
    2a8c:	sxtw	x2, w2
    2a90:	ldr	w0, [x0, x2, lsl #2]
    2a94:	eor	w1, w1, w0
    2a98:	ldrb	w0, [sp, #43]
    2a9c:	mov	w2, w0
    2aa0:	adrp	x0, 0 <selftest>
    2aa4:	add	x0, x0, #0x0
    2aa8:	ldr	x0, [x0]
    2aac:	sxtw	x2, w2
    2ab0:	ldr	w0, [x0, x2, lsl #2]
    2ab4:	eor	w0, w1, w0
    2ab8:	str	w0, [sp, #40]
    2abc:	ldr	w1, [sp, #32]
    2ac0:	ldr	w0, [sp, #40]
    2ac4:	add	w0, w1, w0
    2ac8:	str	w0, [sp, #32]
    2acc:	ldrb	w0, [sp, #32]
    2ad0:	mov	w1, w0
    2ad4:	adrp	x0, 0 <selftest>
    2ad8:	add	x0, x0, #0x0
    2adc:	ldr	x0, [x0]
    2ae0:	sxtw	x1, w1
    2ae4:	ldr	w1, [x0, x1, lsl #2]
    2ae8:	ldrb	w0, [sp, #33]
    2aec:	mov	w2, w0
    2af0:	adrp	x0, 0 <selftest>
    2af4:	add	x0, x0, #0x0
    2af8:	ldr	x0, [x0]
    2afc:	sxtw	x2, w2
    2b00:	ldr	w0, [x0, x2, lsl #2]
    2b04:	eor	w1, w1, w0
    2b08:	ldrb	w0, [sp, #34]
    2b0c:	mov	w2, w0
    2b10:	adrp	x0, 0 <selftest>
    2b14:	add	x0, x0, #0x0
    2b18:	ldr	x0, [x0]
    2b1c:	sxtw	x2, w2
    2b20:	ldr	w0, [x0, x2, lsl #2]
    2b24:	eor	w1, w1, w0
    2b28:	ldrb	w0, [sp, #35]
    2b2c:	mov	w2, w0
    2b30:	adrp	x0, 0 <selftest>
    2b34:	add	x0, x0, #0x0
    2b38:	ldr	x0, [x0]
    2b3c:	sxtw	x2, w2
    2b40:	ldr	w0, [x0, x2, lsl #2]
    2b44:	eor	w0, w1, w0
    2b48:	str	w0, [sp, #32]
    2b4c:	ldr	w1, [sp, #40]
    2b50:	ldr	w0, [sp, #32]
    2b54:	add	w0, w1, w0
    2b58:	str	w0, [sp, #40]
    2b5c:	ldr	w0, [sp, #40]
    2b60:	ldr	w1, [sp, #60]
    2b64:	eor	w0, w1, w0
    2b68:	str	w0, [sp, #60]
    2b6c:	ldr	w0, [sp, #32]
    2b70:	ldr	w1, [sp, #56]
    2b74:	eor	w0, w1, w0
    2b78:	str	w0, [sp, #56]
    2b7c:	ldr	x0, [sp, #24]
    2b80:	ldr	w1, [x0, #112]
    2b84:	ldr	w0, [sp, #60]
    2b88:	eor	w0, w1, w0
    2b8c:	str	w0, [sp, #40]
    2b90:	ldr	x0, [sp, #24]
    2b94:	ldr	w1, [x0, #116]
    2b98:	ldr	w0, [sp, #56]
    2b9c:	eor	w0, w1, w0
    2ba0:	str	w0, [sp, #32]
    2ba4:	ldr	w1, [sp, #32]
    2ba8:	ldr	w0, [sp, #40]
    2bac:	eor	w0, w1, w0
    2bb0:	str	w0, [sp, #32]
    2bb4:	ldrb	w0, [sp, #32]
    2bb8:	mov	w1, w0
    2bbc:	adrp	x0, 0 <selftest>
    2bc0:	add	x0, x0, #0x0
    2bc4:	ldr	x0, [x0]
    2bc8:	sxtw	x1, w1
    2bcc:	ldr	w1, [x0, x1, lsl #2]
    2bd0:	ldrb	w0, [sp, #33]
    2bd4:	mov	w2, w0
    2bd8:	adrp	x0, 0 <selftest>
    2bdc:	add	x0, x0, #0x0
    2be0:	ldr	x0, [x0]
    2be4:	sxtw	x2, w2
    2be8:	ldr	w0, [x0, x2, lsl #2]
    2bec:	eor	w1, w1, w0
    2bf0:	ldrb	w0, [sp, #34]
    2bf4:	mov	w2, w0
    2bf8:	adrp	x0, 0 <selftest>
    2bfc:	add	x0, x0, #0x0
    2c00:	ldr	x0, [x0]
    2c04:	sxtw	x2, w2
    2c08:	ldr	w0, [x0, x2, lsl #2]
    2c0c:	eor	w1, w1, w0
    2c10:	ldrb	w0, [sp, #35]
    2c14:	mov	w2, w0
    2c18:	adrp	x0, 0 <selftest>
    2c1c:	add	x0, x0, #0x0
    2c20:	ldr	x0, [x0]
    2c24:	sxtw	x2, w2
    2c28:	ldr	w0, [x0, x2, lsl #2]
    2c2c:	eor	w0, w1, w0
    2c30:	str	w0, [sp, #32]
    2c34:	ldr	w1, [sp, #40]
    2c38:	ldr	w0, [sp, #32]
    2c3c:	add	w0, w1, w0
    2c40:	str	w0, [sp, #40]
    2c44:	ldrb	w0, [sp, #40]
    2c48:	mov	w1, w0
    2c4c:	adrp	x0, 0 <selftest>
    2c50:	add	x0, x0, #0x0
    2c54:	ldr	x0, [x0]
    2c58:	sxtw	x1, w1
    2c5c:	ldr	w1, [x0, x1, lsl #2]
    2c60:	ldrb	w0, [sp, #41]
    2c64:	mov	w2, w0
    2c68:	adrp	x0, 0 <selftest>
    2c6c:	add	x0, x0, #0x0
    2c70:	ldr	x0, [x0]
    2c74:	sxtw	x2, w2
    2c78:	ldr	w0, [x0, x2, lsl #2]
    2c7c:	eor	w1, w1, w0
    2c80:	ldrb	w0, [sp, #42]
    2c84:	mov	w2, w0
    2c88:	adrp	x0, 0 <selftest>
    2c8c:	add	x0, x0, #0x0
    2c90:	ldr	x0, [x0]
    2c94:	sxtw	x2, w2
    2c98:	ldr	w0, [x0, x2, lsl #2]
    2c9c:	eor	w1, w1, w0
    2ca0:	ldrb	w0, [sp, #43]
    2ca4:	mov	w2, w0
    2ca8:	adrp	x0, 0 <selftest>
    2cac:	add	x0, x0, #0x0
    2cb0:	ldr	x0, [x0]
    2cb4:	sxtw	x2, w2
    2cb8:	ldr	w0, [x0, x2, lsl #2]
    2cbc:	eor	w0, w1, w0
    2cc0:	str	w0, [sp, #40]
    2cc4:	ldr	w1, [sp, #32]
    2cc8:	ldr	w0, [sp, #40]
    2ccc:	add	w0, w1, w0
    2cd0:	str	w0, [sp, #32]
    2cd4:	ldrb	w0, [sp, #32]
    2cd8:	mov	w1, w0
    2cdc:	adrp	x0, 0 <selftest>
    2ce0:	add	x0, x0, #0x0
    2ce4:	ldr	x0, [x0]
    2ce8:	sxtw	x1, w1
    2cec:	ldr	w1, [x0, x1, lsl #2]
    2cf0:	ldrb	w0, [sp, #33]
    2cf4:	mov	w2, w0
    2cf8:	adrp	x0, 0 <selftest>
    2cfc:	add	x0, x0, #0x0
    2d00:	ldr	x0, [x0]
    2d04:	sxtw	x2, w2
    2d08:	ldr	w0, [x0, x2, lsl #2]
    2d0c:	eor	w1, w1, w0
    2d10:	ldrb	w0, [sp, #34]
    2d14:	mov	w2, w0
    2d18:	adrp	x0, 0 <selftest>
    2d1c:	add	x0, x0, #0x0
    2d20:	ldr	x0, [x0]
    2d24:	sxtw	x2, w2
    2d28:	ldr	w0, [x0, x2, lsl #2]
    2d2c:	eor	w1, w1, w0
    2d30:	ldrb	w0, [sp, #35]
    2d34:	mov	w2, w0
    2d38:	adrp	x0, 0 <selftest>
    2d3c:	add	x0, x0, #0x0
    2d40:	ldr	x0, [x0]
    2d44:	sxtw	x2, w2
    2d48:	ldr	w0, [x0, x2, lsl #2]
    2d4c:	eor	w0, w1, w0
    2d50:	str	w0, [sp, #32]
    2d54:	ldr	w1, [sp, #40]
    2d58:	ldr	w0, [sp, #32]
    2d5c:	add	w0, w1, w0
    2d60:	str	w0, [sp, #40]
    2d64:	ldr	w0, [sp, #40]
    2d68:	ldr	w1, [sp, #52]
    2d6c:	eor	w0, w1, w0
    2d70:	str	w0, [sp, #52]
    2d74:	ldr	w0, [sp, #32]
    2d78:	ldr	w1, [sp, #48]
    2d7c:	eor	w0, w1, w0
    2d80:	str	w0, [sp, #48]
    2d84:	ldr	x0, [sp, #24]
    2d88:	ldr	w1, [x0, #104]
    2d8c:	ldr	w0, [sp, #52]
    2d90:	eor	w0, w1, w0
    2d94:	str	w0, [sp, #40]
    2d98:	ldr	x0, [sp, #24]
    2d9c:	ldr	w1, [x0, #108]
    2da0:	ldr	w0, [sp, #48]
    2da4:	eor	w0, w1, w0
    2da8:	str	w0, [sp, #32]
    2dac:	ldr	w1, [sp, #32]
    2db0:	ldr	w0, [sp, #40]
    2db4:	eor	w0, w1, w0
    2db8:	str	w0, [sp, #32]
    2dbc:	ldrb	w0, [sp, #32]
    2dc0:	mov	w1, w0
    2dc4:	adrp	x0, 0 <selftest>
    2dc8:	add	x0, x0, #0x0
    2dcc:	ldr	x0, [x0]
    2dd0:	sxtw	x1, w1
    2dd4:	ldr	w1, [x0, x1, lsl #2]
    2dd8:	ldrb	w0, [sp, #33]
    2ddc:	mov	w2, w0
    2de0:	adrp	x0, 0 <selftest>
    2de4:	add	x0, x0, #0x0
    2de8:	ldr	x0, [x0]
    2dec:	sxtw	x2, w2
    2df0:	ldr	w0, [x0, x2, lsl #2]
    2df4:	eor	w1, w1, w0
    2df8:	ldrb	w0, [sp, #34]
    2dfc:	mov	w2, w0
    2e00:	adrp	x0, 0 <selftest>
    2e04:	add	x0, x0, #0x0
    2e08:	ldr	x0, [x0]
    2e0c:	sxtw	x2, w2
    2e10:	ldr	w0, [x0, x2, lsl #2]
    2e14:	eor	w1, w1, w0
    2e18:	ldrb	w0, [sp, #35]
    2e1c:	mov	w2, w0
    2e20:	adrp	x0, 0 <selftest>
    2e24:	add	x0, x0, #0x0
    2e28:	ldr	x0, [x0]
    2e2c:	sxtw	x2, w2
    2e30:	ldr	w0, [x0, x2, lsl #2]
    2e34:	eor	w0, w1, w0
    2e38:	str	w0, [sp, #32]
    2e3c:	ldr	w1, [sp, #40]
    2e40:	ldr	w0, [sp, #32]
    2e44:	add	w0, w1, w0
    2e48:	str	w0, [sp, #40]
    2e4c:	ldrb	w0, [sp, #40]
    2e50:	mov	w1, w0
    2e54:	adrp	x0, 0 <selftest>
    2e58:	add	x0, x0, #0x0
    2e5c:	ldr	x0, [x0]
    2e60:	sxtw	x1, w1
    2e64:	ldr	w1, [x0, x1, lsl #2]
    2e68:	ldrb	w0, [sp, #41]
    2e6c:	mov	w2, w0
    2e70:	adrp	x0, 0 <selftest>
    2e74:	add	x0, x0, #0x0
    2e78:	ldr	x0, [x0]
    2e7c:	sxtw	x2, w2
    2e80:	ldr	w0, [x0, x2, lsl #2]
    2e84:	eor	w1, w1, w0
    2e88:	ldrb	w0, [sp, #42]
    2e8c:	mov	w2, w0
    2e90:	adrp	x0, 0 <selftest>
    2e94:	add	x0, x0, #0x0
    2e98:	ldr	x0, [x0]
    2e9c:	sxtw	x2, w2
    2ea0:	ldr	w0, [x0, x2, lsl #2]
    2ea4:	eor	w1, w1, w0
    2ea8:	ldrb	w0, [sp, #43]
    2eac:	mov	w2, w0
    2eb0:	adrp	x0, 0 <selftest>
    2eb4:	add	x0, x0, #0x0
    2eb8:	ldr	x0, [x0]
    2ebc:	sxtw	x2, w2
    2ec0:	ldr	w0, [x0, x2, lsl #2]
    2ec4:	eor	w0, w1, w0
    2ec8:	str	w0, [sp, #40]
    2ecc:	ldr	w1, [sp, #32]
    2ed0:	ldr	w0, [sp, #40]
    2ed4:	add	w0, w1, w0
    2ed8:	str	w0, [sp, #32]
    2edc:	ldrb	w0, [sp, #32]
    2ee0:	mov	w1, w0
    2ee4:	adrp	x0, 0 <selftest>
    2ee8:	add	x0, x0, #0x0
    2eec:	ldr	x0, [x0]
    2ef0:	sxtw	x1, w1
    2ef4:	ldr	w1, [x0, x1, lsl #2]
    2ef8:	ldrb	w0, [sp, #33]
    2efc:	mov	w2, w0
    2f00:	adrp	x0, 0 <selftest>
    2f04:	add	x0, x0, #0x0
    2f08:	ldr	x0, [x0]
    2f0c:	sxtw	x2, w2
    2f10:	ldr	w0, [x0, x2, lsl #2]
    2f14:	eor	w1, w1, w0
    2f18:	ldrb	w0, [sp, #34]
    2f1c:	mov	w2, w0
    2f20:	adrp	x0, 0 <selftest>
    2f24:	add	x0, x0, #0x0
    2f28:	ldr	x0, [x0]
    2f2c:	sxtw	x2, w2
    2f30:	ldr	w0, [x0, x2, lsl #2]
    2f34:	eor	w1, w1, w0
    2f38:	ldrb	w0, [sp, #35]
    2f3c:	mov	w2, w0
    2f40:	adrp	x0, 0 <selftest>
    2f44:	add	x0, x0, #0x0
    2f48:	ldr	x0, [x0]
    2f4c:	sxtw	x2, w2
    2f50:	ldr	w0, [x0, x2, lsl #2]
    2f54:	eor	w0, w1, w0
    2f58:	str	w0, [sp, #32]
    2f5c:	ldr	w1, [sp, #40]
    2f60:	ldr	w0, [sp, #32]
    2f64:	add	w0, w1, w0
    2f68:	str	w0, [sp, #40]
    2f6c:	ldr	w0, [sp, #40]
    2f70:	ldr	w1, [sp, #60]
    2f74:	eor	w0, w1, w0
    2f78:	str	w0, [sp, #60]
    2f7c:	ldr	w0, [sp, #32]
    2f80:	ldr	w1, [sp, #56]
    2f84:	eor	w0, w1, w0
    2f88:	str	w0, [sp, #56]
    2f8c:	ldr	x0, [sp, #24]
    2f90:	ldr	w1, [x0, #96]
    2f94:	ldr	w0, [sp, #60]
    2f98:	eor	w0, w1, w0
    2f9c:	str	w0, [sp, #40]
    2fa0:	ldr	x0, [sp, #24]
    2fa4:	ldr	w1, [x0, #100]
    2fa8:	ldr	w0, [sp, #56]
    2fac:	eor	w0, w1, w0
    2fb0:	str	w0, [sp, #32]
    2fb4:	ldr	w1, [sp, #32]
    2fb8:	ldr	w0, [sp, #40]
    2fbc:	eor	w0, w1, w0
    2fc0:	str	w0, [sp, #32]
    2fc4:	ldrb	w0, [sp, #32]
    2fc8:	mov	w1, w0
    2fcc:	adrp	x0, 0 <selftest>
    2fd0:	add	x0, x0, #0x0
    2fd4:	ldr	x0, [x0]
    2fd8:	sxtw	x1, w1
    2fdc:	ldr	w1, [x0, x1, lsl #2]
    2fe0:	ldrb	w0, [sp, #33]
    2fe4:	mov	w2, w0
    2fe8:	adrp	x0, 0 <selftest>
    2fec:	add	x0, x0, #0x0
    2ff0:	ldr	x0, [x0]
    2ff4:	sxtw	x2, w2
    2ff8:	ldr	w0, [x0, x2, lsl #2]
    2ffc:	eor	w1, w1, w0
    3000:	ldrb	w0, [sp, #34]
    3004:	mov	w2, w0
    3008:	adrp	x0, 0 <selftest>
    300c:	add	x0, x0, #0x0
    3010:	ldr	x0, [x0]
    3014:	sxtw	x2, w2
    3018:	ldr	w0, [x0, x2, lsl #2]
    301c:	eor	w1, w1, w0
    3020:	ldrb	w0, [sp, #35]
    3024:	mov	w2, w0
    3028:	adrp	x0, 0 <selftest>
    302c:	add	x0, x0, #0x0
    3030:	ldr	x0, [x0]
    3034:	sxtw	x2, w2
    3038:	ldr	w0, [x0, x2, lsl #2]
    303c:	eor	w0, w1, w0
    3040:	str	w0, [sp, #32]
    3044:	ldr	w1, [sp, #40]
    3048:	ldr	w0, [sp, #32]
    304c:	add	w0, w1, w0
    3050:	str	w0, [sp, #40]
    3054:	ldrb	w0, [sp, #40]
    3058:	mov	w1, w0
    305c:	adrp	x0, 0 <selftest>
    3060:	add	x0, x0, #0x0
    3064:	ldr	x0, [x0]
    3068:	sxtw	x1, w1
    306c:	ldr	w1, [x0, x1, lsl #2]
    3070:	ldrb	w0, [sp, #41]
    3074:	mov	w2, w0
    3078:	adrp	x0, 0 <selftest>
    307c:	add	x0, x0, #0x0
    3080:	ldr	x0, [x0]
    3084:	sxtw	x2, w2
    3088:	ldr	w0, [x0, x2, lsl #2]
    308c:	eor	w1, w1, w0
    3090:	ldrb	w0, [sp, #42]
    3094:	mov	w2, w0
    3098:	adrp	x0, 0 <selftest>
    309c:	add	x0, x0, #0x0
    30a0:	ldr	x0, [x0]
    30a4:	sxtw	x2, w2
    30a8:	ldr	w0, [x0, x2, lsl #2]
    30ac:	eor	w1, w1, w0
    30b0:	ldrb	w0, [sp, #43]
    30b4:	mov	w2, w0
    30b8:	adrp	x0, 0 <selftest>
    30bc:	add	x0, x0, #0x0
    30c0:	ldr	x0, [x0]
    30c4:	sxtw	x2, w2
    30c8:	ldr	w0, [x0, x2, lsl #2]
    30cc:	eor	w0, w1, w0
    30d0:	str	w0, [sp, #40]
    30d4:	ldr	w1, [sp, #32]
    30d8:	ldr	w0, [sp, #40]
    30dc:	add	w0, w1, w0
    30e0:	str	w0, [sp, #32]
    30e4:	ldrb	w0, [sp, #32]
    30e8:	mov	w1, w0
    30ec:	adrp	x0, 0 <selftest>
    30f0:	add	x0, x0, #0x0
    30f4:	ldr	x0, [x0]
    30f8:	sxtw	x1, w1
    30fc:	ldr	w1, [x0, x1, lsl #2]
    3100:	ldrb	w0, [sp, #33]
    3104:	mov	w2, w0
    3108:	adrp	x0, 0 <selftest>
    310c:	add	x0, x0, #0x0
    3110:	ldr	x0, [x0]
    3114:	sxtw	x2, w2
    3118:	ldr	w0, [x0, x2, lsl #2]
    311c:	eor	w1, w1, w0
    3120:	ldrb	w0, [sp, #34]
    3124:	mov	w2, w0
    3128:	adrp	x0, 0 <selftest>
    312c:	add	x0, x0, #0x0
    3130:	ldr	x0, [x0]
    3134:	sxtw	x2, w2
    3138:	ldr	w0, [x0, x2, lsl #2]
    313c:	eor	w1, w1, w0
    3140:	ldrb	w0, [sp, #35]
    3144:	mov	w2, w0
    3148:	adrp	x0, 0 <selftest>
    314c:	add	x0, x0, #0x0
    3150:	ldr	x0, [x0]
    3154:	sxtw	x2, w2
    3158:	ldr	w0, [x0, x2, lsl #2]
    315c:	eor	w0, w1, w0
    3160:	str	w0, [sp, #32]
    3164:	ldr	w1, [sp, #40]
    3168:	ldr	w0, [sp, #32]
    316c:	add	w0, w1, w0
    3170:	str	w0, [sp, #40]
    3174:	ldr	w0, [sp, #40]
    3178:	ldr	w1, [sp, #52]
    317c:	eor	w0, w1, w0
    3180:	str	w0, [sp, #52]
    3184:	ldr	w0, [sp, #32]
    3188:	ldr	w1, [sp, #48]
    318c:	eor	w0, w1, w0
    3190:	str	w0, [sp, #48]
    3194:	ldr	x0, [sp, #24]
    3198:	ldr	w1, [x0, #88]
    319c:	ldr	w0, [sp, #52]
    31a0:	eor	w0, w1, w0
    31a4:	str	w0, [sp, #40]
    31a8:	ldr	x0, [sp, #24]
    31ac:	ldr	w1, [x0, #92]
    31b0:	ldr	w0, [sp, #48]
    31b4:	eor	w0, w1, w0
    31b8:	str	w0, [sp, #32]
    31bc:	ldr	w1, [sp, #32]
    31c0:	ldr	w0, [sp, #40]
    31c4:	eor	w0, w1, w0
    31c8:	str	w0, [sp, #32]
    31cc:	ldrb	w0, [sp, #32]
    31d0:	mov	w1, w0
    31d4:	adrp	x0, 0 <selftest>
    31d8:	add	x0, x0, #0x0
    31dc:	ldr	x0, [x0]
    31e0:	sxtw	x1, w1
    31e4:	ldr	w1, [x0, x1, lsl #2]
    31e8:	ldrb	w0, [sp, #33]
    31ec:	mov	w2, w0
    31f0:	adrp	x0, 0 <selftest>
    31f4:	add	x0, x0, #0x0
    31f8:	ldr	x0, [x0]
    31fc:	sxtw	x2, w2
    3200:	ldr	w0, [x0, x2, lsl #2]
    3204:	eor	w1, w1, w0
    3208:	ldrb	w0, [sp, #34]
    320c:	mov	w2, w0
    3210:	adrp	x0, 0 <selftest>
    3214:	add	x0, x0, #0x0
    3218:	ldr	x0, [x0]
    321c:	sxtw	x2, w2
    3220:	ldr	w0, [x0, x2, lsl #2]
    3224:	eor	w1, w1, w0
    3228:	ldrb	w0, [sp, #35]
    322c:	mov	w2, w0
    3230:	adrp	x0, 0 <selftest>
    3234:	add	x0, x0, #0x0
    3238:	ldr	x0, [x0]
    323c:	sxtw	x2, w2
    3240:	ldr	w0, [x0, x2, lsl #2]
    3244:	eor	w0, w1, w0
    3248:	str	w0, [sp, #32]
    324c:	ldr	w1, [sp, #40]
    3250:	ldr	w0, [sp, #32]
    3254:	add	w0, w1, w0
    3258:	str	w0, [sp, #40]
    325c:	ldrb	w0, [sp, #40]
    3260:	mov	w1, w0
    3264:	adrp	x0, 0 <selftest>
    3268:	add	x0, x0, #0x0
    326c:	ldr	x0, [x0]
    3270:	sxtw	x1, w1
    3274:	ldr	w1, [x0, x1, lsl #2]
    3278:	ldrb	w0, [sp, #41]
    327c:	mov	w2, w0
    3280:	adrp	x0, 0 <selftest>
    3284:	add	x0, x0, #0x0
    3288:	ldr	x0, [x0]
    328c:	sxtw	x2, w2
    3290:	ldr	w0, [x0, x2, lsl #2]
    3294:	eor	w1, w1, w0
    3298:	ldrb	w0, [sp, #42]
    329c:	mov	w2, w0
    32a0:	adrp	x0, 0 <selftest>
    32a4:	add	x0, x0, #0x0
    32a8:	ldr	x0, [x0]
    32ac:	sxtw	x2, w2
    32b0:	ldr	w0, [x0, x2, lsl #2]
    32b4:	eor	w1, w1, w0
    32b8:	ldrb	w0, [sp, #43]
    32bc:	mov	w2, w0
    32c0:	adrp	x0, 0 <selftest>
    32c4:	add	x0, x0, #0x0
    32c8:	ldr	x0, [x0]
    32cc:	sxtw	x2, w2
    32d0:	ldr	w0, [x0, x2, lsl #2]
    32d4:	eor	w0, w1, w0
    32d8:	str	w0, [sp, #40]
    32dc:	ldr	w1, [sp, #32]
    32e0:	ldr	w0, [sp, #40]
    32e4:	add	w0, w1, w0
    32e8:	str	w0, [sp, #32]
    32ec:	ldrb	w0, [sp, #32]
    32f0:	mov	w1, w0
    32f4:	adrp	x0, 0 <selftest>
    32f8:	add	x0, x0, #0x0
    32fc:	ldr	x0, [x0]
    3300:	sxtw	x1, w1
    3304:	ldr	w1, [x0, x1, lsl #2]
    3308:	ldrb	w0, [sp, #33]
    330c:	mov	w2, w0
    3310:	adrp	x0, 0 <selftest>
    3314:	add	x0, x0, #0x0
    3318:	ldr	x0, [x0]
    331c:	sxtw	x2, w2
    3320:	ldr	w0, [x0, x2, lsl #2]
    3324:	eor	w1, w1, w0
    3328:	ldrb	w0, [sp, #34]
    332c:	mov	w2, w0
    3330:	adrp	x0, 0 <selftest>
    3334:	add	x0, x0, #0x0
    3338:	ldr	x0, [x0]
    333c:	sxtw	x2, w2
    3340:	ldr	w0, [x0, x2, lsl #2]
    3344:	eor	w1, w1, w0
    3348:	ldrb	w0, [sp, #35]
    334c:	mov	w2, w0
    3350:	adrp	x0, 0 <selftest>
    3354:	add	x0, x0, #0x0
    3358:	ldr	x0, [x0]
    335c:	sxtw	x2, w2
    3360:	ldr	w0, [x0, x2, lsl #2]
    3364:	eor	w0, w1, w0
    3368:	str	w0, [sp, #32]
    336c:	ldr	w1, [sp, #40]
    3370:	ldr	w0, [sp, #32]
    3374:	add	w0, w1, w0
    3378:	str	w0, [sp, #40]
    337c:	ldr	w0, [sp, #40]
    3380:	ldr	w1, [sp, #60]
    3384:	eor	w0, w1, w0
    3388:	str	w0, [sp, #60]
    338c:	ldr	w0, [sp, #32]
    3390:	ldr	w1, [sp, #56]
    3394:	eor	w0, w1, w0
    3398:	str	w0, [sp, #56]
    339c:	ldr	x0, [sp, #24]
    33a0:	ldr	w1, [x0, #80]
    33a4:	ldr	w0, [sp, #60]
    33a8:	eor	w0, w1, w0
    33ac:	str	w0, [sp, #40]
    33b0:	ldr	x0, [sp, #24]
    33b4:	ldr	w1, [x0, #84]
    33b8:	ldr	w0, [sp, #56]
    33bc:	eor	w0, w1, w0
    33c0:	str	w0, [sp, #32]
    33c4:	ldr	w1, [sp, #32]
    33c8:	ldr	w0, [sp, #40]
    33cc:	eor	w0, w1, w0
    33d0:	str	w0, [sp, #32]
    33d4:	ldrb	w0, [sp, #32]
    33d8:	mov	w1, w0
    33dc:	adrp	x0, 0 <selftest>
    33e0:	add	x0, x0, #0x0
    33e4:	ldr	x0, [x0]
    33e8:	sxtw	x1, w1
    33ec:	ldr	w1, [x0, x1, lsl #2]
    33f0:	ldrb	w0, [sp, #33]
    33f4:	mov	w2, w0
    33f8:	adrp	x0, 0 <selftest>
    33fc:	add	x0, x0, #0x0
    3400:	ldr	x0, [x0]
    3404:	sxtw	x2, w2
    3408:	ldr	w0, [x0, x2, lsl #2]
    340c:	eor	w1, w1, w0
    3410:	ldrb	w0, [sp, #34]
    3414:	mov	w2, w0
    3418:	adrp	x0, 0 <selftest>
    341c:	add	x0, x0, #0x0
    3420:	ldr	x0, [x0]
    3424:	sxtw	x2, w2
    3428:	ldr	w0, [x0, x2, lsl #2]
    342c:	eor	w1, w1, w0
    3430:	ldrb	w0, [sp, #35]
    3434:	mov	w2, w0
    3438:	adrp	x0, 0 <selftest>
    343c:	add	x0, x0, #0x0
    3440:	ldr	x0, [x0]
    3444:	sxtw	x2, w2
    3448:	ldr	w0, [x0, x2, lsl #2]
    344c:	eor	w0, w1, w0
    3450:	str	w0, [sp, #32]
    3454:	ldr	w1, [sp, #40]
    3458:	ldr	w0, [sp, #32]
    345c:	add	w0, w1, w0
    3460:	str	w0, [sp, #40]
    3464:	ldrb	w0, [sp, #40]
    3468:	mov	w1, w0
    346c:	adrp	x0, 0 <selftest>
    3470:	add	x0, x0, #0x0
    3474:	ldr	x0, [x0]
    3478:	sxtw	x1, w1
    347c:	ldr	w1, [x0, x1, lsl #2]
    3480:	ldrb	w0, [sp, #41]
    3484:	mov	w2, w0
    3488:	adrp	x0, 0 <selftest>
    348c:	add	x0, x0, #0x0
    3490:	ldr	x0, [x0]
    3494:	sxtw	x2, w2
    3498:	ldr	w0, [x0, x2, lsl #2]
    349c:	eor	w1, w1, w0
    34a0:	ldrb	w0, [sp, #42]
    34a4:	mov	w2, w0
    34a8:	adrp	x0, 0 <selftest>
    34ac:	add	x0, x0, #0x0
    34b0:	ldr	x0, [x0]
    34b4:	sxtw	x2, w2
    34b8:	ldr	w0, [x0, x2, lsl #2]
    34bc:	eor	w1, w1, w0
    34c0:	ldrb	w0, [sp, #43]
    34c4:	mov	w2, w0
    34c8:	adrp	x0, 0 <selftest>
    34cc:	add	x0, x0, #0x0
    34d0:	ldr	x0, [x0]
    34d4:	sxtw	x2, w2
    34d8:	ldr	w0, [x0, x2, lsl #2]
    34dc:	eor	w0, w1, w0
    34e0:	str	w0, [sp, #40]
    34e4:	ldr	w1, [sp, #32]
    34e8:	ldr	w0, [sp, #40]
    34ec:	add	w0, w1, w0
    34f0:	str	w0, [sp, #32]
    34f4:	ldrb	w0, [sp, #32]
    34f8:	mov	w1, w0
    34fc:	adrp	x0, 0 <selftest>
    3500:	add	x0, x0, #0x0
    3504:	ldr	x0, [x0]
    3508:	sxtw	x1, w1
    350c:	ldr	w1, [x0, x1, lsl #2]
    3510:	ldrb	w0, [sp, #33]
    3514:	mov	w2, w0
    3518:	adrp	x0, 0 <selftest>
    351c:	add	x0, x0, #0x0
    3520:	ldr	x0, [x0]
    3524:	sxtw	x2, w2
    3528:	ldr	w0, [x0, x2, lsl #2]
    352c:	eor	w1, w1, w0
    3530:	ldrb	w0, [sp, #34]
    3534:	mov	w2, w0
    3538:	adrp	x0, 0 <selftest>
    353c:	add	x0, x0, #0x0
    3540:	ldr	x0, [x0]
    3544:	sxtw	x2, w2
    3548:	ldr	w0, [x0, x2, lsl #2]
    354c:	eor	w1, w1, w0
    3550:	ldrb	w0, [sp, #35]
    3554:	mov	w2, w0
    3558:	adrp	x0, 0 <selftest>
    355c:	add	x0, x0, #0x0
    3560:	ldr	x0, [x0]
    3564:	sxtw	x2, w2
    3568:	ldr	w0, [x0, x2, lsl #2]
    356c:	eor	w0, w1, w0
    3570:	str	w0, [sp, #32]
    3574:	ldr	w1, [sp, #40]
    3578:	ldr	w0, [sp, #32]
    357c:	add	w0, w1, w0
    3580:	str	w0, [sp, #40]
    3584:	ldr	w0, [sp, #40]
    3588:	ldr	w1, [sp, #52]
    358c:	eor	w0, w1, w0
    3590:	str	w0, [sp, #52]
    3594:	ldr	w0, [sp, #32]
    3598:	ldr	w1, [sp, #48]
    359c:	eor	w0, w1, w0
    35a0:	str	w0, [sp, #48]
    35a4:	ldr	x0, [sp, #24]
    35a8:	ldr	w1, [x0, #72]
    35ac:	ldr	w0, [sp, #52]
    35b0:	eor	w0, w1, w0
    35b4:	str	w0, [sp, #40]
    35b8:	ldr	x0, [sp, #24]
    35bc:	ldr	w1, [x0, #76]
    35c0:	ldr	w0, [sp, #48]
    35c4:	eor	w0, w1, w0
    35c8:	str	w0, [sp, #32]
    35cc:	ldr	w1, [sp, #32]
    35d0:	ldr	w0, [sp, #40]
    35d4:	eor	w0, w1, w0
    35d8:	str	w0, [sp, #32]
    35dc:	ldrb	w0, [sp, #32]
    35e0:	mov	w1, w0
    35e4:	adrp	x0, 0 <selftest>
    35e8:	add	x0, x0, #0x0
    35ec:	ldr	x0, [x0]
    35f0:	sxtw	x1, w1
    35f4:	ldr	w1, [x0, x1, lsl #2]
    35f8:	ldrb	w0, [sp, #33]
    35fc:	mov	w2, w0
    3600:	adrp	x0, 0 <selftest>
    3604:	add	x0, x0, #0x0
    3608:	ldr	x0, [x0]
    360c:	sxtw	x2, w2
    3610:	ldr	w0, [x0, x2, lsl #2]
    3614:	eor	w1, w1, w0
    3618:	ldrb	w0, [sp, #34]
    361c:	mov	w2, w0
    3620:	adrp	x0, 0 <selftest>
    3624:	add	x0, x0, #0x0
    3628:	ldr	x0, [x0]
    362c:	sxtw	x2, w2
    3630:	ldr	w0, [x0, x2, lsl #2]
    3634:	eor	w1, w1, w0
    3638:	ldrb	w0, [sp, #35]
    363c:	mov	w2, w0
    3640:	adrp	x0, 0 <selftest>
    3644:	add	x0, x0, #0x0
    3648:	ldr	x0, [x0]
    364c:	sxtw	x2, w2
    3650:	ldr	w0, [x0, x2, lsl #2]
    3654:	eor	w0, w1, w0
    3658:	str	w0, [sp, #32]
    365c:	ldr	w1, [sp, #40]
    3660:	ldr	w0, [sp, #32]
    3664:	add	w0, w1, w0
    3668:	str	w0, [sp, #40]
    366c:	ldrb	w0, [sp, #40]
    3670:	mov	w1, w0
    3674:	adrp	x0, 0 <selftest>
    3678:	add	x0, x0, #0x0
    367c:	ldr	x0, [x0]
    3680:	sxtw	x1, w1
    3684:	ldr	w1, [x0, x1, lsl #2]
    3688:	ldrb	w0, [sp, #41]
    368c:	mov	w2, w0
    3690:	adrp	x0, 0 <selftest>
    3694:	add	x0, x0, #0x0
    3698:	ldr	x0, [x0]
    369c:	sxtw	x2, w2
    36a0:	ldr	w0, [x0, x2, lsl #2]
    36a4:	eor	w1, w1, w0
    36a8:	ldrb	w0, [sp, #42]
    36ac:	mov	w2, w0
    36b0:	adrp	x0, 0 <selftest>
    36b4:	add	x0, x0, #0x0
    36b8:	ldr	x0, [x0]
    36bc:	sxtw	x2, w2
    36c0:	ldr	w0, [x0, x2, lsl #2]
    36c4:	eor	w1, w1, w0
    36c8:	ldrb	w0, [sp, #43]
    36cc:	mov	w2, w0
    36d0:	adrp	x0, 0 <selftest>
    36d4:	add	x0, x0, #0x0
    36d8:	ldr	x0, [x0]
    36dc:	sxtw	x2, w2
    36e0:	ldr	w0, [x0, x2, lsl #2]
    36e4:	eor	w0, w1, w0
    36e8:	str	w0, [sp, #40]
    36ec:	ldr	w1, [sp, #32]
    36f0:	ldr	w0, [sp, #40]
    36f4:	add	w0, w1, w0
    36f8:	str	w0, [sp, #32]
    36fc:	ldrb	w0, [sp, #32]
    3700:	mov	w1, w0
    3704:	adrp	x0, 0 <selftest>
    3708:	add	x0, x0, #0x0
    370c:	ldr	x0, [x0]
    3710:	sxtw	x1, w1
    3714:	ldr	w1, [x0, x1, lsl #2]
    3718:	ldrb	w0, [sp, #33]
    371c:	mov	w2, w0
    3720:	adrp	x0, 0 <selftest>
    3724:	add	x0, x0, #0x0
    3728:	ldr	x0, [x0]
    372c:	sxtw	x2, w2
    3730:	ldr	w0, [x0, x2, lsl #2]
    3734:	eor	w1, w1, w0
    3738:	ldrb	w0, [sp, #34]
    373c:	mov	w2, w0
    3740:	adrp	x0, 0 <selftest>
    3744:	add	x0, x0, #0x0
    3748:	ldr	x0, [x0]
    374c:	sxtw	x2, w2
    3750:	ldr	w0, [x0, x2, lsl #2]
    3754:	eor	w1, w1, w0
    3758:	ldrb	w0, [sp, #35]
    375c:	mov	w2, w0
    3760:	adrp	x0, 0 <selftest>
    3764:	add	x0, x0, #0x0
    3768:	ldr	x0, [x0]
    376c:	sxtw	x2, w2
    3770:	ldr	w0, [x0, x2, lsl #2]
    3774:	eor	w0, w1, w0
    3778:	str	w0, [sp, #32]
    377c:	ldr	w1, [sp, #40]
    3780:	ldr	w0, [sp, #32]
    3784:	add	w0, w1, w0
    3788:	str	w0, [sp, #40]
    378c:	ldr	w0, [sp, #40]
    3790:	ldr	w1, [sp, #60]
    3794:	eor	w0, w1, w0
    3798:	str	w0, [sp, #60]
    379c:	ldr	w0, [sp, #32]
    37a0:	ldr	w1, [sp, #56]
    37a4:	eor	w0, w1, w0
    37a8:	str	w0, [sp, #56]
    37ac:	ldr	x0, [sp, #24]
    37b0:	ldr	w1, [x0, #64]
    37b4:	ldr	w0, [sp, #60]
    37b8:	eor	w0, w1, w0
    37bc:	str	w0, [sp, #40]
    37c0:	ldr	x0, [sp, #24]
    37c4:	ldr	w1, [x0, #68]
    37c8:	ldr	w0, [sp, #56]
    37cc:	eor	w0, w1, w0
    37d0:	str	w0, [sp, #32]
    37d4:	ldr	w1, [sp, #32]
    37d8:	ldr	w0, [sp, #40]
    37dc:	eor	w0, w1, w0
    37e0:	str	w0, [sp, #32]
    37e4:	ldrb	w0, [sp, #32]
    37e8:	mov	w1, w0
    37ec:	adrp	x0, 0 <selftest>
    37f0:	add	x0, x0, #0x0
    37f4:	ldr	x0, [x0]
    37f8:	sxtw	x1, w1
    37fc:	ldr	w1, [x0, x1, lsl #2]
    3800:	ldrb	w0, [sp, #33]
    3804:	mov	w2, w0
    3808:	adrp	x0, 0 <selftest>
    380c:	add	x0, x0, #0x0
    3810:	ldr	x0, [x0]
    3814:	sxtw	x2, w2
    3818:	ldr	w0, [x0, x2, lsl #2]
    381c:	eor	w1, w1, w0
    3820:	ldrb	w0, [sp, #34]
    3824:	mov	w2, w0
    3828:	adrp	x0, 0 <selftest>
    382c:	add	x0, x0, #0x0
    3830:	ldr	x0, [x0]
    3834:	sxtw	x2, w2
    3838:	ldr	w0, [x0, x2, lsl #2]
    383c:	eor	w1, w1, w0
    3840:	ldrb	w0, [sp, #35]
    3844:	mov	w2, w0
    3848:	adrp	x0, 0 <selftest>
    384c:	add	x0, x0, #0x0
    3850:	ldr	x0, [x0]
    3854:	sxtw	x2, w2
    3858:	ldr	w0, [x0, x2, lsl #2]
    385c:	eor	w0, w1, w0
    3860:	str	w0, [sp, #32]
    3864:	ldr	w1, [sp, #40]
    3868:	ldr	w0, [sp, #32]
    386c:	add	w0, w1, w0
    3870:	str	w0, [sp, #40]
    3874:	ldrb	w0, [sp, #40]
    3878:	mov	w1, w0
    387c:	adrp	x0, 0 <selftest>
    3880:	add	x0, x0, #0x0
    3884:	ldr	x0, [x0]
    3888:	sxtw	x1, w1
    388c:	ldr	w1, [x0, x1, lsl #2]
    3890:	ldrb	w0, [sp, #41]
    3894:	mov	w2, w0
    3898:	adrp	x0, 0 <selftest>
    389c:	add	x0, x0, #0x0
    38a0:	ldr	x0, [x0]
    38a4:	sxtw	x2, w2
    38a8:	ldr	w0, [x0, x2, lsl #2]
    38ac:	eor	w1, w1, w0
    38b0:	ldrb	w0, [sp, #42]
    38b4:	mov	w2, w0
    38b8:	adrp	x0, 0 <selftest>
    38bc:	add	x0, x0, #0x0
    38c0:	ldr	x0, [x0]
    38c4:	sxtw	x2, w2
    38c8:	ldr	w0, [x0, x2, lsl #2]
    38cc:	eor	w1, w1, w0
    38d0:	ldrb	w0, [sp, #43]
    38d4:	mov	w2, w0
    38d8:	adrp	x0, 0 <selftest>
    38dc:	add	x0, x0, #0x0
    38e0:	ldr	x0, [x0]
    38e4:	sxtw	x2, w2
    38e8:	ldr	w0, [x0, x2, lsl #2]
    38ec:	eor	w0, w1, w0
    38f0:	str	w0, [sp, #40]
    38f4:	ldr	w1, [sp, #32]
    38f8:	ldr	w0, [sp, #40]
    38fc:	add	w0, w1, w0
    3900:	str	w0, [sp, #32]
    3904:	ldrb	w0, [sp, #32]
    3908:	mov	w1, w0
    390c:	adrp	x0, 0 <selftest>
    3910:	add	x0, x0, #0x0
    3914:	ldr	x0, [x0]
    3918:	sxtw	x1, w1
    391c:	ldr	w1, [x0, x1, lsl #2]
    3920:	ldrb	w0, [sp, #33]
    3924:	mov	w2, w0
    3928:	adrp	x0, 0 <selftest>
    392c:	add	x0, x0, #0x0
    3930:	ldr	x0, [x0]
    3934:	sxtw	x2, w2
    3938:	ldr	w0, [x0, x2, lsl #2]
    393c:	eor	w1, w1, w0
    3940:	ldrb	w0, [sp, #34]
    3944:	mov	w2, w0
    3948:	adrp	x0, 0 <selftest>
    394c:	add	x0, x0, #0x0
    3950:	ldr	x0, [x0]
    3954:	sxtw	x2, w2
    3958:	ldr	w0, [x0, x2, lsl #2]
    395c:	eor	w1, w1, w0
    3960:	ldrb	w0, [sp, #35]
    3964:	mov	w2, w0
    3968:	adrp	x0, 0 <selftest>
    396c:	add	x0, x0, #0x0
    3970:	ldr	x0, [x0]
    3974:	sxtw	x2, w2
    3978:	ldr	w0, [x0, x2, lsl #2]
    397c:	eor	w0, w1, w0
    3980:	str	w0, [sp, #32]
    3984:	ldr	w1, [sp, #40]
    3988:	ldr	w0, [sp, #32]
    398c:	add	w0, w1, w0
    3990:	str	w0, [sp, #40]
    3994:	ldr	w0, [sp, #40]
    3998:	ldr	w1, [sp, #52]
    399c:	eor	w0, w1, w0
    39a0:	str	w0, [sp, #52]
    39a4:	ldr	w0, [sp, #32]
    39a8:	ldr	w1, [sp, #48]
    39ac:	eor	w0, w1, w0
    39b0:	str	w0, [sp, #48]
    39b4:	ldr	x0, [sp, #24]
    39b8:	ldr	w1, [x0, #56]
    39bc:	ldr	w0, [sp, #52]
    39c0:	eor	w0, w1, w0
    39c4:	str	w0, [sp, #40]
    39c8:	ldr	x0, [sp, #24]
    39cc:	ldr	w1, [x0, #60]
    39d0:	ldr	w0, [sp, #48]
    39d4:	eor	w0, w1, w0
    39d8:	str	w0, [sp, #32]
    39dc:	ldr	w1, [sp, #32]
    39e0:	ldr	w0, [sp, #40]
    39e4:	eor	w0, w1, w0
    39e8:	str	w0, [sp, #32]
    39ec:	ldrb	w0, [sp, #32]
    39f0:	mov	w1, w0
    39f4:	adrp	x0, 0 <selftest>
    39f8:	add	x0, x0, #0x0
    39fc:	ldr	x0, [x0]
    3a00:	sxtw	x1, w1
    3a04:	ldr	w1, [x0, x1, lsl #2]
    3a08:	ldrb	w0, [sp, #33]
    3a0c:	mov	w2, w0
    3a10:	adrp	x0, 0 <selftest>
    3a14:	add	x0, x0, #0x0
    3a18:	ldr	x0, [x0]
    3a1c:	sxtw	x2, w2
    3a20:	ldr	w0, [x0, x2, lsl #2]
    3a24:	eor	w1, w1, w0
    3a28:	ldrb	w0, [sp, #34]
    3a2c:	mov	w2, w0
    3a30:	adrp	x0, 0 <selftest>
    3a34:	add	x0, x0, #0x0
    3a38:	ldr	x0, [x0]
    3a3c:	sxtw	x2, w2
    3a40:	ldr	w0, [x0, x2, lsl #2]
    3a44:	eor	w1, w1, w0
    3a48:	ldrb	w0, [sp, #35]
    3a4c:	mov	w2, w0
    3a50:	adrp	x0, 0 <selftest>
    3a54:	add	x0, x0, #0x0
    3a58:	ldr	x0, [x0]
    3a5c:	sxtw	x2, w2
    3a60:	ldr	w0, [x0, x2, lsl #2]
    3a64:	eor	w0, w1, w0
    3a68:	str	w0, [sp, #32]
    3a6c:	ldr	w1, [sp, #40]
    3a70:	ldr	w0, [sp, #32]
    3a74:	add	w0, w1, w0
    3a78:	str	w0, [sp, #40]
    3a7c:	ldrb	w0, [sp, #40]
    3a80:	mov	w1, w0
    3a84:	adrp	x0, 0 <selftest>
    3a88:	add	x0, x0, #0x0
    3a8c:	ldr	x0, [x0]
    3a90:	sxtw	x1, w1
    3a94:	ldr	w1, [x0, x1, lsl #2]
    3a98:	ldrb	w0, [sp, #41]
    3a9c:	mov	w2, w0
    3aa0:	adrp	x0, 0 <selftest>
    3aa4:	add	x0, x0, #0x0
    3aa8:	ldr	x0, [x0]
    3aac:	sxtw	x2, w2
    3ab0:	ldr	w0, [x0, x2, lsl #2]
    3ab4:	eor	w1, w1, w0
    3ab8:	ldrb	w0, [sp, #42]
    3abc:	mov	w2, w0
    3ac0:	adrp	x0, 0 <selftest>
    3ac4:	add	x0, x0, #0x0
    3ac8:	ldr	x0, [x0]
    3acc:	sxtw	x2, w2
    3ad0:	ldr	w0, [x0, x2, lsl #2]
    3ad4:	eor	w1, w1, w0
    3ad8:	ldrb	w0, [sp, #43]
    3adc:	mov	w2, w0
    3ae0:	adrp	x0, 0 <selftest>
    3ae4:	add	x0, x0, #0x0
    3ae8:	ldr	x0, [x0]
    3aec:	sxtw	x2, w2
    3af0:	ldr	w0, [x0, x2, lsl #2]
    3af4:	eor	w0, w1, w0
    3af8:	str	w0, [sp, #40]
    3afc:	ldr	w1, [sp, #32]
    3b00:	ldr	w0, [sp, #40]
    3b04:	add	w0, w1, w0
    3b08:	str	w0, [sp, #32]
    3b0c:	ldrb	w0, [sp, #32]
    3b10:	mov	w1, w0
    3b14:	adrp	x0, 0 <selftest>
    3b18:	add	x0, x0, #0x0
    3b1c:	ldr	x0, [x0]
    3b20:	sxtw	x1, w1
    3b24:	ldr	w1, [x0, x1, lsl #2]
    3b28:	ldrb	w0, [sp, #33]
    3b2c:	mov	w2, w0
    3b30:	adrp	x0, 0 <selftest>
    3b34:	add	x0, x0, #0x0
    3b38:	ldr	x0, [x0]
    3b3c:	sxtw	x2, w2
    3b40:	ldr	w0, [x0, x2, lsl #2]
    3b44:	eor	w1, w1, w0
    3b48:	ldrb	w0, [sp, #34]
    3b4c:	mov	w2, w0
    3b50:	adrp	x0, 0 <selftest>
    3b54:	add	x0, x0, #0x0
    3b58:	ldr	x0, [x0]
    3b5c:	sxtw	x2, w2
    3b60:	ldr	w0, [x0, x2, lsl #2]
    3b64:	eor	w1, w1, w0
    3b68:	ldrb	w0, [sp, #35]
    3b6c:	mov	w2, w0
    3b70:	adrp	x0, 0 <selftest>
    3b74:	add	x0, x0, #0x0
    3b78:	ldr	x0, [x0]
    3b7c:	sxtw	x2, w2
    3b80:	ldr	w0, [x0, x2, lsl #2]
    3b84:	eor	w0, w1, w0
    3b88:	str	w0, [sp, #32]
    3b8c:	ldr	w1, [sp, #40]
    3b90:	ldr	w0, [sp, #32]
    3b94:	add	w0, w1, w0
    3b98:	str	w0, [sp, #40]
    3b9c:	ldr	w0, [sp, #40]
    3ba0:	ldr	w1, [sp, #60]
    3ba4:	eor	w0, w1, w0
    3ba8:	str	w0, [sp, #60]
    3bac:	ldr	w0, [sp, #32]
    3bb0:	ldr	w1, [sp, #56]
    3bb4:	eor	w0, w1, w0
    3bb8:	str	w0, [sp, #56]
    3bbc:	ldr	x0, [sp, #24]
    3bc0:	ldr	w1, [x0, #48]
    3bc4:	ldr	w0, [sp, #60]
    3bc8:	eor	w0, w1, w0
    3bcc:	str	w0, [sp, #40]
    3bd0:	ldr	x0, [sp, #24]
    3bd4:	ldr	w1, [x0, #52]
    3bd8:	ldr	w0, [sp, #56]
    3bdc:	eor	w0, w1, w0
    3be0:	str	w0, [sp, #32]
    3be4:	ldr	w1, [sp, #32]
    3be8:	ldr	w0, [sp, #40]
    3bec:	eor	w0, w1, w0
    3bf0:	str	w0, [sp, #32]
    3bf4:	ldrb	w0, [sp, #32]
    3bf8:	mov	w1, w0
    3bfc:	adrp	x0, 0 <selftest>
    3c00:	add	x0, x0, #0x0
    3c04:	ldr	x0, [x0]
    3c08:	sxtw	x1, w1
    3c0c:	ldr	w1, [x0, x1, lsl #2]
    3c10:	ldrb	w0, [sp, #33]
    3c14:	mov	w2, w0
    3c18:	adrp	x0, 0 <selftest>
    3c1c:	add	x0, x0, #0x0
    3c20:	ldr	x0, [x0]
    3c24:	sxtw	x2, w2
    3c28:	ldr	w0, [x0, x2, lsl #2]
    3c2c:	eor	w1, w1, w0
    3c30:	ldrb	w0, [sp, #34]
    3c34:	mov	w2, w0
    3c38:	adrp	x0, 0 <selftest>
    3c3c:	add	x0, x0, #0x0
    3c40:	ldr	x0, [x0]
    3c44:	sxtw	x2, w2
    3c48:	ldr	w0, [x0, x2, lsl #2]
    3c4c:	eor	w1, w1, w0
    3c50:	ldrb	w0, [sp, #35]
    3c54:	mov	w2, w0
    3c58:	adrp	x0, 0 <selftest>
    3c5c:	add	x0, x0, #0x0
    3c60:	ldr	x0, [x0]
    3c64:	sxtw	x2, w2
    3c68:	ldr	w0, [x0, x2, lsl #2]
    3c6c:	eor	w0, w1, w0
    3c70:	str	w0, [sp, #32]
    3c74:	ldr	w1, [sp, #40]
    3c78:	ldr	w0, [sp, #32]
    3c7c:	add	w0, w1, w0
    3c80:	str	w0, [sp, #40]
    3c84:	ldrb	w0, [sp, #40]
    3c88:	mov	w1, w0
    3c8c:	adrp	x0, 0 <selftest>
    3c90:	add	x0, x0, #0x0
    3c94:	ldr	x0, [x0]
    3c98:	sxtw	x1, w1
    3c9c:	ldr	w1, [x0, x1, lsl #2]
    3ca0:	ldrb	w0, [sp, #41]
    3ca4:	mov	w2, w0
    3ca8:	adrp	x0, 0 <selftest>
    3cac:	add	x0, x0, #0x0
    3cb0:	ldr	x0, [x0]
    3cb4:	sxtw	x2, w2
    3cb8:	ldr	w0, [x0, x2, lsl #2]
    3cbc:	eor	w1, w1, w0
    3cc0:	ldrb	w0, [sp, #42]
    3cc4:	mov	w2, w0
    3cc8:	adrp	x0, 0 <selftest>
    3ccc:	add	x0, x0, #0x0
    3cd0:	ldr	x0, [x0]
    3cd4:	sxtw	x2, w2
    3cd8:	ldr	w0, [x0, x2, lsl #2]
    3cdc:	eor	w1, w1, w0
    3ce0:	ldrb	w0, [sp, #43]
    3ce4:	mov	w2, w0
    3ce8:	adrp	x0, 0 <selftest>
    3cec:	add	x0, x0, #0x0
    3cf0:	ldr	x0, [x0]
    3cf4:	sxtw	x2, w2
    3cf8:	ldr	w0, [x0, x2, lsl #2]
    3cfc:	eor	w0, w1, w0
    3d00:	str	w0, [sp, #40]
    3d04:	ldr	w1, [sp, #32]
    3d08:	ldr	w0, [sp, #40]
    3d0c:	add	w0, w1, w0
    3d10:	str	w0, [sp, #32]
    3d14:	ldrb	w0, [sp, #32]
    3d18:	mov	w1, w0
    3d1c:	adrp	x0, 0 <selftest>
    3d20:	add	x0, x0, #0x0
    3d24:	ldr	x0, [x0]
    3d28:	sxtw	x1, w1
    3d2c:	ldr	w1, [x0, x1, lsl #2]
    3d30:	ldrb	w0, [sp, #33]
    3d34:	mov	w2, w0
    3d38:	adrp	x0, 0 <selftest>
    3d3c:	add	x0, x0, #0x0
    3d40:	ldr	x0, [x0]
    3d44:	sxtw	x2, w2
    3d48:	ldr	w0, [x0, x2, lsl #2]
    3d4c:	eor	w1, w1, w0
    3d50:	ldrb	w0, [sp, #34]
    3d54:	mov	w2, w0
    3d58:	adrp	x0, 0 <selftest>
    3d5c:	add	x0, x0, #0x0
    3d60:	ldr	x0, [x0]
    3d64:	sxtw	x2, w2
    3d68:	ldr	w0, [x0, x2, lsl #2]
    3d6c:	eor	w1, w1, w0
    3d70:	ldrb	w0, [sp, #35]
    3d74:	mov	w2, w0
    3d78:	adrp	x0, 0 <selftest>
    3d7c:	add	x0, x0, #0x0
    3d80:	ldr	x0, [x0]
    3d84:	sxtw	x2, w2
    3d88:	ldr	w0, [x0, x2, lsl #2]
    3d8c:	eor	w0, w1, w0
    3d90:	str	w0, [sp, #32]
    3d94:	ldr	w1, [sp, #40]
    3d98:	ldr	w0, [sp, #32]
    3d9c:	add	w0, w1, w0
    3da0:	str	w0, [sp, #40]
    3da4:	ldr	w0, [sp, #40]
    3da8:	ldr	w1, [sp, #52]
    3dac:	eor	w0, w1, w0
    3db0:	str	w0, [sp, #52]
    3db4:	ldr	w0, [sp, #32]
    3db8:	ldr	w1, [sp, #48]
    3dbc:	eor	w0, w1, w0
    3dc0:	str	w0, [sp, #48]
    3dc4:	ldr	x0, [sp, #24]
    3dc8:	ldr	w1, [x0, #40]
    3dcc:	ldr	w0, [sp, #52]
    3dd0:	eor	w0, w1, w0
    3dd4:	str	w0, [sp, #40]
    3dd8:	ldr	x0, [sp, #24]
    3ddc:	ldr	w1, [x0, #44]
    3de0:	ldr	w0, [sp, #48]
    3de4:	eor	w0, w1, w0
    3de8:	str	w0, [sp, #32]
    3dec:	ldr	w1, [sp, #32]
    3df0:	ldr	w0, [sp, #40]
    3df4:	eor	w0, w1, w0
    3df8:	str	w0, [sp, #32]
    3dfc:	ldrb	w0, [sp, #32]
    3e00:	mov	w1, w0
    3e04:	adrp	x0, 0 <selftest>
    3e08:	add	x0, x0, #0x0
    3e0c:	ldr	x0, [x0]
    3e10:	sxtw	x1, w1
    3e14:	ldr	w1, [x0, x1, lsl #2]
    3e18:	ldrb	w0, [sp, #33]
    3e1c:	mov	w2, w0
    3e20:	adrp	x0, 0 <selftest>
    3e24:	add	x0, x0, #0x0
    3e28:	ldr	x0, [x0]
    3e2c:	sxtw	x2, w2
    3e30:	ldr	w0, [x0, x2, lsl #2]
    3e34:	eor	w1, w1, w0
    3e38:	ldrb	w0, [sp, #34]
    3e3c:	mov	w2, w0
    3e40:	adrp	x0, 0 <selftest>
    3e44:	add	x0, x0, #0x0
    3e48:	ldr	x0, [x0]
    3e4c:	sxtw	x2, w2
    3e50:	ldr	w0, [x0, x2, lsl #2]
    3e54:	eor	w1, w1, w0
    3e58:	ldrb	w0, [sp, #35]
    3e5c:	mov	w2, w0
    3e60:	adrp	x0, 0 <selftest>
    3e64:	add	x0, x0, #0x0
    3e68:	ldr	x0, [x0]
    3e6c:	sxtw	x2, w2
    3e70:	ldr	w0, [x0, x2, lsl #2]
    3e74:	eor	w0, w1, w0
    3e78:	str	w0, [sp, #32]
    3e7c:	ldr	w1, [sp, #40]
    3e80:	ldr	w0, [sp, #32]
    3e84:	add	w0, w1, w0
    3e88:	str	w0, [sp, #40]
    3e8c:	ldrb	w0, [sp, #40]
    3e90:	mov	w1, w0
    3e94:	adrp	x0, 0 <selftest>
    3e98:	add	x0, x0, #0x0
    3e9c:	ldr	x0, [x0]
    3ea0:	sxtw	x1, w1
    3ea4:	ldr	w1, [x0, x1, lsl #2]
    3ea8:	ldrb	w0, [sp, #41]
    3eac:	mov	w2, w0
    3eb0:	adrp	x0, 0 <selftest>
    3eb4:	add	x0, x0, #0x0
    3eb8:	ldr	x0, [x0]
    3ebc:	sxtw	x2, w2
    3ec0:	ldr	w0, [x0, x2, lsl #2]
    3ec4:	eor	w1, w1, w0
    3ec8:	ldrb	w0, [sp, #42]
    3ecc:	mov	w2, w0
    3ed0:	adrp	x0, 0 <selftest>
    3ed4:	add	x0, x0, #0x0
    3ed8:	ldr	x0, [x0]
    3edc:	sxtw	x2, w2
    3ee0:	ldr	w0, [x0, x2, lsl #2]
    3ee4:	eor	w1, w1, w0
    3ee8:	ldrb	w0, [sp, #43]
    3eec:	mov	w2, w0
    3ef0:	adrp	x0, 0 <selftest>
    3ef4:	add	x0, x0, #0x0
    3ef8:	ldr	x0, [x0]
    3efc:	sxtw	x2, w2
    3f00:	ldr	w0, [x0, x2, lsl #2]
    3f04:	eor	w0, w1, w0
    3f08:	str	w0, [sp, #40]
    3f0c:	ldr	w1, [sp, #32]
    3f10:	ldr	w0, [sp, #40]
    3f14:	add	w0, w1, w0
    3f18:	str	w0, [sp, #32]
    3f1c:	ldrb	w0, [sp, #32]
    3f20:	mov	w1, w0
    3f24:	adrp	x0, 0 <selftest>
    3f28:	add	x0, x0, #0x0
    3f2c:	ldr	x0, [x0]
    3f30:	sxtw	x1, w1
    3f34:	ldr	w1, [x0, x1, lsl #2]
    3f38:	ldrb	w0, [sp, #33]
    3f3c:	mov	w2, w0
    3f40:	adrp	x0, 0 <selftest>
    3f44:	add	x0, x0, #0x0
    3f48:	ldr	x0, [x0]
    3f4c:	sxtw	x2, w2
    3f50:	ldr	w0, [x0, x2, lsl #2]
    3f54:	eor	w1, w1, w0
    3f58:	ldrb	w0, [sp, #34]
    3f5c:	mov	w2, w0
    3f60:	adrp	x0, 0 <selftest>
    3f64:	add	x0, x0, #0x0
    3f68:	ldr	x0, [x0]
    3f6c:	sxtw	x2, w2
    3f70:	ldr	w0, [x0, x2, lsl #2]
    3f74:	eor	w1, w1, w0
    3f78:	ldrb	w0, [sp, #35]
    3f7c:	mov	w2, w0
    3f80:	adrp	x0, 0 <selftest>
    3f84:	add	x0, x0, #0x0
    3f88:	ldr	x0, [x0]
    3f8c:	sxtw	x2, w2
    3f90:	ldr	w0, [x0, x2, lsl #2]
    3f94:	eor	w0, w1, w0
    3f98:	str	w0, [sp, #32]
    3f9c:	ldr	w1, [sp, #40]
    3fa0:	ldr	w0, [sp, #32]
    3fa4:	add	w0, w1, w0
    3fa8:	str	w0, [sp, #40]
    3fac:	ldr	w0, [sp, #40]
    3fb0:	ldr	w1, [sp, #60]
    3fb4:	eor	w0, w1, w0
    3fb8:	str	w0, [sp, #60]
    3fbc:	ldr	w0, [sp, #32]
    3fc0:	ldr	w1, [sp, #56]
    3fc4:	eor	w0, w1, w0
    3fc8:	str	w0, [sp, #56]
    3fcc:	ldr	x0, [sp, #24]
    3fd0:	ldr	w1, [x0, #32]
    3fd4:	ldr	w0, [sp, #60]
    3fd8:	eor	w0, w1, w0
    3fdc:	str	w0, [sp, #40]
    3fe0:	ldr	x0, [sp, #24]
    3fe4:	ldr	w1, [x0, #36]
    3fe8:	ldr	w0, [sp, #56]
    3fec:	eor	w0, w1, w0
    3ff0:	str	w0, [sp, #32]
    3ff4:	ldr	w1, [sp, #32]
    3ff8:	ldr	w0, [sp, #40]
    3ffc:	eor	w0, w1, w0
    4000:	str	w0, [sp, #32]
    4004:	ldrb	w0, [sp, #32]
    4008:	mov	w1, w0
    400c:	adrp	x0, 0 <selftest>
    4010:	add	x0, x0, #0x0
    4014:	ldr	x0, [x0]
    4018:	sxtw	x1, w1
    401c:	ldr	w1, [x0, x1, lsl #2]
    4020:	ldrb	w0, [sp, #33]
    4024:	mov	w2, w0
    4028:	adrp	x0, 0 <selftest>
    402c:	add	x0, x0, #0x0
    4030:	ldr	x0, [x0]
    4034:	sxtw	x2, w2
    4038:	ldr	w0, [x0, x2, lsl #2]
    403c:	eor	w1, w1, w0
    4040:	ldrb	w0, [sp, #34]
    4044:	mov	w2, w0
    4048:	adrp	x0, 0 <selftest>
    404c:	add	x0, x0, #0x0
    4050:	ldr	x0, [x0]
    4054:	sxtw	x2, w2
    4058:	ldr	w0, [x0, x2, lsl #2]
    405c:	eor	w1, w1, w0
    4060:	ldrb	w0, [sp, #35]
    4064:	mov	w2, w0
    4068:	adrp	x0, 0 <selftest>
    406c:	add	x0, x0, #0x0
    4070:	ldr	x0, [x0]
    4074:	sxtw	x2, w2
    4078:	ldr	w0, [x0, x2, lsl #2]
    407c:	eor	w0, w1, w0
    4080:	str	w0, [sp, #32]
    4084:	ldr	w1, [sp, #40]
    4088:	ldr	w0, [sp, #32]
    408c:	add	w0, w1, w0
    4090:	str	w0, [sp, #40]
    4094:	ldrb	w0, [sp, #40]
    4098:	mov	w1, w0
    409c:	adrp	x0, 0 <selftest>
    40a0:	add	x0, x0, #0x0
    40a4:	ldr	x0, [x0]
    40a8:	sxtw	x1, w1
    40ac:	ldr	w1, [x0, x1, lsl #2]
    40b0:	ldrb	w0, [sp, #41]
    40b4:	mov	w2, w0
    40b8:	adrp	x0, 0 <selftest>
    40bc:	add	x0, x0, #0x0
    40c0:	ldr	x0, [x0]
    40c4:	sxtw	x2, w2
    40c8:	ldr	w0, [x0, x2, lsl #2]
    40cc:	eor	w1, w1, w0
    40d0:	ldrb	w0, [sp, #42]
    40d4:	mov	w2, w0
    40d8:	adrp	x0, 0 <selftest>
    40dc:	add	x0, x0, #0x0
    40e0:	ldr	x0, [x0]
    40e4:	sxtw	x2, w2
    40e8:	ldr	w0, [x0, x2, lsl #2]
    40ec:	eor	w1, w1, w0
    40f0:	ldrb	w0, [sp, #43]
    40f4:	mov	w2, w0
    40f8:	adrp	x0, 0 <selftest>
    40fc:	add	x0, x0, #0x0
    4100:	ldr	x0, [x0]
    4104:	sxtw	x2, w2
    4108:	ldr	w0, [x0, x2, lsl #2]
    410c:	eor	w0, w1, w0
    4110:	str	w0, [sp, #40]
    4114:	ldr	w1, [sp, #32]
    4118:	ldr	w0, [sp, #40]
    411c:	add	w0, w1, w0
    4120:	str	w0, [sp, #32]
    4124:	ldrb	w0, [sp, #32]
    4128:	mov	w1, w0
    412c:	adrp	x0, 0 <selftest>
    4130:	add	x0, x0, #0x0
    4134:	ldr	x0, [x0]
    4138:	sxtw	x1, w1
    413c:	ldr	w1, [x0, x1, lsl #2]
    4140:	ldrb	w0, [sp, #33]
    4144:	mov	w2, w0
    4148:	adrp	x0, 0 <selftest>
    414c:	add	x0, x0, #0x0
    4150:	ldr	x0, [x0]
    4154:	sxtw	x2, w2
    4158:	ldr	w0, [x0, x2, lsl #2]
    415c:	eor	w1, w1, w0
    4160:	ldrb	w0, [sp, #34]
    4164:	mov	w2, w0
    4168:	adrp	x0, 0 <selftest>
    416c:	add	x0, x0, #0x0
    4170:	ldr	x0, [x0]
    4174:	sxtw	x2, w2
    4178:	ldr	w0, [x0, x2, lsl #2]
    417c:	eor	w1, w1, w0
    4180:	ldrb	w0, [sp, #35]
    4184:	mov	w2, w0
    4188:	adrp	x0, 0 <selftest>
    418c:	add	x0, x0, #0x0
    4190:	ldr	x0, [x0]
    4194:	sxtw	x2, w2
    4198:	ldr	w0, [x0, x2, lsl #2]
    419c:	eor	w0, w1, w0
    41a0:	str	w0, [sp, #32]
    41a4:	ldr	w1, [sp, #40]
    41a8:	ldr	w0, [sp, #32]
    41ac:	add	w0, w1, w0
    41b0:	str	w0, [sp, #40]
    41b4:	ldr	w0, [sp, #40]
    41b8:	ldr	w1, [sp, #52]
    41bc:	eor	w0, w1, w0
    41c0:	str	w0, [sp, #52]
    41c4:	ldr	w0, [sp, #32]
    41c8:	ldr	w1, [sp, #48]
    41cc:	eor	w0, w1, w0
    41d0:	str	w0, [sp, #48]
    41d4:	ldr	x0, [sp, #24]
    41d8:	ldr	w1, [x0, #24]
    41dc:	ldr	w0, [sp, #52]
    41e0:	eor	w0, w1, w0
    41e4:	str	w0, [sp, #40]
    41e8:	ldr	x0, [sp, #24]
    41ec:	ldr	w1, [x0, #28]
    41f0:	ldr	w0, [sp, #48]
    41f4:	eor	w0, w1, w0
    41f8:	str	w0, [sp, #32]
    41fc:	ldr	w1, [sp, #32]
    4200:	ldr	w0, [sp, #40]
    4204:	eor	w0, w1, w0
    4208:	str	w0, [sp, #32]
    420c:	ldrb	w0, [sp, #32]
    4210:	mov	w1, w0
    4214:	adrp	x0, 0 <selftest>
    4218:	add	x0, x0, #0x0
    421c:	ldr	x0, [x0]
    4220:	sxtw	x1, w1
    4224:	ldr	w1, [x0, x1, lsl #2]
    4228:	ldrb	w0, [sp, #33]
    422c:	mov	w2, w0
    4230:	adrp	x0, 0 <selftest>
    4234:	add	x0, x0, #0x0
    4238:	ldr	x0, [x0]
    423c:	sxtw	x2, w2
    4240:	ldr	w0, [x0, x2, lsl #2]
    4244:	eor	w1, w1, w0
    4248:	ldrb	w0, [sp, #34]
    424c:	mov	w2, w0
    4250:	adrp	x0, 0 <selftest>
    4254:	add	x0, x0, #0x0
    4258:	ldr	x0, [x0]
    425c:	sxtw	x2, w2
    4260:	ldr	w0, [x0, x2, lsl #2]
    4264:	eor	w1, w1, w0
    4268:	ldrb	w0, [sp, #35]
    426c:	mov	w2, w0
    4270:	adrp	x0, 0 <selftest>
    4274:	add	x0, x0, #0x0
    4278:	ldr	x0, [x0]
    427c:	sxtw	x2, w2
    4280:	ldr	w0, [x0, x2, lsl #2]
    4284:	eor	w0, w1, w0
    4288:	str	w0, [sp, #32]
    428c:	ldr	w1, [sp, #40]
    4290:	ldr	w0, [sp, #32]
    4294:	add	w0, w1, w0
    4298:	str	w0, [sp, #40]
    429c:	ldrb	w0, [sp, #40]
    42a0:	mov	w1, w0
    42a4:	adrp	x0, 0 <selftest>
    42a8:	add	x0, x0, #0x0
    42ac:	ldr	x0, [x0]
    42b0:	sxtw	x1, w1
    42b4:	ldr	w1, [x0, x1, lsl #2]
    42b8:	ldrb	w0, [sp, #41]
    42bc:	mov	w2, w0
    42c0:	adrp	x0, 0 <selftest>
    42c4:	add	x0, x0, #0x0
    42c8:	ldr	x0, [x0]
    42cc:	sxtw	x2, w2
    42d0:	ldr	w0, [x0, x2, lsl #2]
    42d4:	eor	w1, w1, w0
    42d8:	ldrb	w0, [sp, #42]
    42dc:	mov	w2, w0
    42e0:	adrp	x0, 0 <selftest>
    42e4:	add	x0, x0, #0x0
    42e8:	ldr	x0, [x0]
    42ec:	sxtw	x2, w2
    42f0:	ldr	w0, [x0, x2, lsl #2]
    42f4:	eor	w1, w1, w0
    42f8:	ldrb	w0, [sp, #43]
    42fc:	mov	w2, w0
    4300:	adrp	x0, 0 <selftest>
    4304:	add	x0, x0, #0x0
    4308:	ldr	x0, [x0]
    430c:	sxtw	x2, w2
    4310:	ldr	w0, [x0, x2, lsl #2]
    4314:	eor	w0, w1, w0
    4318:	str	w0, [sp, #40]
    431c:	ldr	w1, [sp, #32]
    4320:	ldr	w0, [sp, #40]
    4324:	add	w0, w1, w0
    4328:	str	w0, [sp, #32]
    432c:	ldrb	w0, [sp, #32]
    4330:	mov	w1, w0
    4334:	adrp	x0, 0 <selftest>
    4338:	add	x0, x0, #0x0
    433c:	ldr	x0, [x0]
    4340:	sxtw	x1, w1
    4344:	ldr	w1, [x0, x1, lsl #2]
    4348:	ldrb	w0, [sp, #33]
    434c:	mov	w2, w0
    4350:	adrp	x0, 0 <selftest>
    4354:	add	x0, x0, #0x0
    4358:	ldr	x0, [x0]
    435c:	sxtw	x2, w2
    4360:	ldr	w0, [x0, x2, lsl #2]
    4364:	eor	w1, w1, w0
    4368:	ldrb	w0, [sp, #34]
    436c:	mov	w2, w0
    4370:	adrp	x0, 0 <selftest>
    4374:	add	x0, x0, #0x0
    4378:	ldr	x0, [x0]
    437c:	sxtw	x2, w2
    4380:	ldr	w0, [x0, x2, lsl #2]
    4384:	eor	w1, w1, w0
    4388:	ldrb	w0, [sp, #35]
    438c:	mov	w2, w0
    4390:	adrp	x0, 0 <selftest>
    4394:	add	x0, x0, #0x0
    4398:	ldr	x0, [x0]
    439c:	sxtw	x2, w2
    43a0:	ldr	w0, [x0, x2, lsl #2]
    43a4:	eor	w0, w1, w0
    43a8:	str	w0, [sp, #32]
    43ac:	ldr	w1, [sp, #40]
    43b0:	ldr	w0, [sp, #32]
    43b4:	add	w0, w1, w0
    43b8:	str	w0, [sp, #40]
    43bc:	ldr	w0, [sp, #40]
    43c0:	ldr	w1, [sp, #60]
    43c4:	eor	w0, w1, w0
    43c8:	str	w0, [sp, #60]
    43cc:	ldr	w0, [sp, #32]
    43d0:	ldr	w1, [sp, #56]
    43d4:	eor	w0, w1, w0
    43d8:	str	w0, [sp, #56]
    43dc:	ldr	x0, [sp, #24]
    43e0:	ldr	w1, [x0, #16]
    43e4:	ldr	w0, [sp, #60]
    43e8:	eor	w0, w1, w0
    43ec:	str	w0, [sp, #40]
    43f0:	ldr	x0, [sp, #24]
    43f4:	ldr	w1, [x0, #20]
    43f8:	ldr	w0, [sp, #56]
    43fc:	eor	w0, w1, w0
    4400:	str	w0, [sp, #32]
    4404:	ldr	w1, [sp, #32]
    4408:	ldr	w0, [sp, #40]
    440c:	eor	w0, w1, w0
    4410:	str	w0, [sp, #32]
    4414:	ldrb	w0, [sp, #32]
    4418:	mov	w1, w0
    441c:	adrp	x0, 0 <selftest>
    4420:	add	x0, x0, #0x0
    4424:	ldr	x0, [x0]
    4428:	sxtw	x1, w1
    442c:	ldr	w1, [x0, x1, lsl #2]
    4430:	ldrb	w0, [sp, #33]
    4434:	mov	w2, w0
    4438:	adrp	x0, 0 <selftest>
    443c:	add	x0, x0, #0x0
    4440:	ldr	x0, [x0]
    4444:	sxtw	x2, w2
    4448:	ldr	w0, [x0, x2, lsl #2]
    444c:	eor	w1, w1, w0
    4450:	ldrb	w0, [sp, #34]
    4454:	mov	w2, w0
    4458:	adrp	x0, 0 <selftest>
    445c:	add	x0, x0, #0x0
    4460:	ldr	x0, [x0]
    4464:	sxtw	x2, w2
    4468:	ldr	w0, [x0, x2, lsl #2]
    446c:	eor	w1, w1, w0
    4470:	ldrb	w0, [sp, #35]
    4474:	mov	w2, w0
    4478:	adrp	x0, 0 <selftest>
    447c:	add	x0, x0, #0x0
    4480:	ldr	x0, [x0]
    4484:	sxtw	x2, w2
    4488:	ldr	w0, [x0, x2, lsl #2]
    448c:	eor	w0, w1, w0
    4490:	str	w0, [sp, #32]
    4494:	ldr	w1, [sp, #40]
    4498:	ldr	w0, [sp, #32]
    449c:	add	w0, w1, w0
    44a0:	str	w0, [sp, #40]
    44a4:	ldrb	w0, [sp, #40]
    44a8:	mov	w1, w0
    44ac:	adrp	x0, 0 <selftest>
    44b0:	add	x0, x0, #0x0
    44b4:	ldr	x0, [x0]
    44b8:	sxtw	x1, w1
    44bc:	ldr	w1, [x0, x1, lsl #2]
    44c0:	ldrb	w0, [sp, #41]
    44c4:	mov	w2, w0
    44c8:	adrp	x0, 0 <selftest>
    44cc:	add	x0, x0, #0x0
    44d0:	ldr	x0, [x0]
    44d4:	sxtw	x2, w2
    44d8:	ldr	w0, [x0, x2, lsl #2]
    44dc:	eor	w1, w1, w0
    44e0:	ldrb	w0, [sp, #42]
    44e4:	mov	w2, w0
    44e8:	adrp	x0, 0 <selftest>
    44ec:	add	x0, x0, #0x0
    44f0:	ldr	x0, [x0]
    44f4:	sxtw	x2, w2
    44f8:	ldr	w0, [x0, x2, lsl #2]
    44fc:	eor	w1, w1, w0
    4500:	ldrb	w0, [sp, #43]
    4504:	mov	w2, w0
    4508:	adrp	x0, 0 <selftest>
    450c:	add	x0, x0, #0x0
    4510:	ldr	x0, [x0]
    4514:	sxtw	x2, w2
    4518:	ldr	w0, [x0, x2, lsl #2]
    451c:	eor	w0, w1, w0
    4520:	str	w0, [sp, #40]
    4524:	ldr	w1, [sp, #32]
    4528:	ldr	w0, [sp, #40]
    452c:	add	w0, w1, w0
    4530:	str	w0, [sp, #32]
    4534:	ldrb	w0, [sp, #32]
    4538:	mov	w1, w0
    453c:	adrp	x0, 0 <selftest>
    4540:	add	x0, x0, #0x0
    4544:	ldr	x0, [x0]
    4548:	sxtw	x1, w1
    454c:	ldr	w1, [x0, x1, lsl #2]
    4550:	ldrb	w0, [sp, #33]
    4554:	mov	w2, w0
    4558:	adrp	x0, 0 <selftest>
    455c:	add	x0, x0, #0x0
    4560:	ldr	x0, [x0]
    4564:	sxtw	x2, w2
    4568:	ldr	w0, [x0, x2, lsl #2]
    456c:	eor	w1, w1, w0
    4570:	ldrb	w0, [sp, #34]
    4574:	mov	w2, w0
    4578:	adrp	x0, 0 <selftest>
    457c:	add	x0, x0, #0x0
    4580:	ldr	x0, [x0]
    4584:	sxtw	x2, w2
    4588:	ldr	w0, [x0, x2, lsl #2]
    458c:	eor	w1, w1, w0
    4590:	ldrb	w0, [sp, #35]
    4594:	mov	w2, w0
    4598:	adrp	x0, 0 <selftest>
    459c:	add	x0, x0, #0x0
    45a0:	ldr	x0, [x0]
    45a4:	sxtw	x2, w2
    45a8:	ldr	w0, [x0, x2, lsl #2]
    45ac:	eor	w0, w1, w0
    45b0:	str	w0, [sp, #32]
    45b4:	ldr	w1, [sp, #40]
    45b8:	ldr	w0, [sp, #32]
    45bc:	add	w0, w1, w0
    45c0:	str	w0, [sp, #40]
    45c4:	ldr	w0, [sp, #40]
    45c8:	ldr	w1, [sp, #52]
    45cc:	eor	w0, w1, w0
    45d0:	str	w0, [sp, #52]
    45d4:	ldr	w0, [sp, #32]
    45d8:	ldr	w1, [sp, #48]
    45dc:	eor	w0, w1, w0
    45e0:	str	w0, [sp, #48]
    45e4:	ldr	x0, [sp, #24]
    45e8:	ldr	w1, [x0, #8]
    45ec:	ldr	w0, [sp, #52]
    45f0:	eor	w0, w1, w0
    45f4:	str	w0, [sp, #40]
    45f8:	ldr	x0, [sp, #24]
    45fc:	ldr	w1, [x0, #12]
    4600:	ldr	w0, [sp, #48]
    4604:	eor	w0, w1, w0
    4608:	str	w0, [sp, #32]
    460c:	ldr	w1, [sp, #32]
    4610:	ldr	w0, [sp, #40]
    4614:	eor	w0, w1, w0
    4618:	str	w0, [sp, #32]
    461c:	ldrb	w0, [sp, #32]
    4620:	mov	w1, w0
    4624:	adrp	x0, 0 <selftest>
    4628:	add	x0, x0, #0x0
    462c:	ldr	x0, [x0]
    4630:	sxtw	x1, w1
    4634:	ldr	w1, [x0, x1, lsl #2]
    4638:	ldrb	w0, [sp, #33]
    463c:	mov	w2, w0
    4640:	adrp	x0, 0 <selftest>
    4644:	add	x0, x0, #0x0
    4648:	ldr	x0, [x0]
    464c:	sxtw	x2, w2
    4650:	ldr	w0, [x0, x2, lsl #2]
    4654:	eor	w1, w1, w0
    4658:	ldrb	w0, [sp, #34]
    465c:	mov	w2, w0
    4660:	adrp	x0, 0 <selftest>
    4664:	add	x0, x0, #0x0
    4668:	ldr	x0, [x0]
    466c:	sxtw	x2, w2
    4670:	ldr	w0, [x0, x2, lsl #2]
    4674:	eor	w1, w1, w0
    4678:	ldrb	w0, [sp, #35]
    467c:	mov	w2, w0
    4680:	adrp	x0, 0 <selftest>
    4684:	add	x0, x0, #0x0
    4688:	ldr	x0, [x0]
    468c:	sxtw	x2, w2
    4690:	ldr	w0, [x0, x2, lsl #2]
    4694:	eor	w0, w1, w0
    4698:	str	w0, [sp, #32]
    469c:	ldr	w1, [sp, #40]
    46a0:	ldr	w0, [sp, #32]
    46a4:	add	w0, w1, w0
    46a8:	str	w0, [sp, #40]
    46ac:	ldrb	w0, [sp, #40]
    46b0:	mov	w1, w0
    46b4:	adrp	x0, 0 <selftest>
    46b8:	add	x0, x0, #0x0
    46bc:	ldr	x0, [x0]
    46c0:	sxtw	x1, w1
    46c4:	ldr	w1, [x0, x1, lsl #2]
    46c8:	ldrb	w0, [sp, #41]
    46cc:	mov	w2, w0
    46d0:	adrp	x0, 0 <selftest>
    46d4:	add	x0, x0, #0x0
    46d8:	ldr	x0, [x0]
    46dc:	sxtw	x2, w2
    46e0:	ldr	w0, [x0, x2, lsl #2]
    46e4:	eor	w1, w1, w0
    46e8:	ldrb	w0, [sp, #42]
    46ec:	mov	w2, w0
    46f0:	adrp	x0, 0 <selftest>
    46f4:	add	x0, x0, #0x0
    46f8:	ldr	x0, [x0]
    46fc:	sxtw	x2, w2
    4700:	ldr	w0, [x0, x2, lsl #2]
    4704:	eor	w1, w1, w0
    4708:	ldrb	w0, [sp, #43]
    470c:	mov	w2, w0
    4710:	adrp	x0, 0 <selftest>
    4714:	add	x0, x0, #0x0
    4718:	ldr	x0, [x0]
    471c:	sxtw	x2, w2
    4720:	ldr	w0, [x0, x2, lsl #2]
    4724:	eor	w0, w1, w0
    4728:	str	w0, [sp, #40]
    472c:	ldr	w1, [sp, #32]
    4730:	ldr	w0, [sp, #40]
    4734:	add	w0, w1, w0
    4738:	str	w0, [sp, #32]
    473c:	ldrb	w0, [sp, #32]
    4740:	mov	w1, w0
    4744:	adrp	x0, 0 <selftest>
    4748:	add	x0, x0, #0x0
    474c:	ldr	x0, [x0]
    4750:	sxtw	x1, w1
    4754:	ldr	w1, [x0, x1, lsl #2]
    4758:	ldrb	w0, [sp, #33]
    475c:	mov	w2, w0
    4760:	adrp	x0, 0 <selftest>
    4764:	add	x0, x0, #0x0
    4768:	ldr	x0, [x0]
    476c:	sxtw	x2, w2
    4770:	ldr	w0, [x0, x2, lsl #2]
    4774:	eor	w1, w1, w0
    4778:	ldrb	w0, [sp, #34]
    477c:	mov	w2, w0
    4780:	adrp	x0, 0 <selftest>
    4784:	add	x0, x0, #0x0
    4788:	ldr	x0, [x0]
    478c:	sxtw	x2, w2
    4790:	ldr	w0, [x0, x2, lsl #2]
    4794:	eor	w1, w1, w0
    4798:	ldrb	w0, [sp, #35]
    479c:	mov	w2, w0
    47a0:	adrp	x0, 0 <selftest>
    47a4:	add	x0, x0, #0x0
    47a8:	ldr	x0, [x0]
    47ac:	sxtw	x2, w2
    47b0:	ldr	w0, [x0, x2, lsl #2]
    47b4:	eor	w0, w1, w0
    47b8:	str	w0, [sp, #32]
    47bc:	ldr	w1, [sp, #40]
    47c0:	ldr	w0, [sp, #32]
    47c4:	add	w0, w1, w0
    47c8:	str	w0, [sp, #40]
    47cc:	ldr	w0, [sp, #40]
    47d0:	ldr	w1, [sp, #60]
    47d4:	eor	w0, w1, w0
    47d8:	str	w0, [sp, #60]
    47dc:	ldr	w0, [sp, #32]
    47e0:	ldr	w1, [sp, #56]
    47e4:	eor	w0, w1, w0
    47e8:	str	w0, [sp, #56]
    47ec:	ldr	x0, [sp, #24]
    47f0:	ldr	w1, [x0]
    47f4:	ldr	w0, [sp, #60]
    47f8:	eor	w0, w1, w0
    47fc:	str	w0, [sp, #40]
    4800:	ldr	x0, [sp, #24]
    4804:	ldr	w1, [x0, #4]
    4808:	ldr	w0, [sp, #56]
    480c:	eor	w0, w1, w0
    4810:	str	w0, [sp, #32]
    4814:	ldr	w1, [sp, #32]
    4818:	ldr	w0, [sp, #40]
    481c:	eor	w0, w1, w0
    4820:	str	w0, [sp, #32]
    4824:	ldrb	w0, [sp, #32]
    4828:	mov	w1, w0
    482c:	adrp	x0, 0 <selftest>
    4830:	add	x0, x0, #0x0
    4834:	ldr	x0, [x0]
    4838:	sxtw	x1, w1
    483c:	ldr	w1, [x0, x1, lsl #2]
    4840:	ldrb	w0, [sp, #33]
    4844:	mov	w2, w0
    4848:	adrp	x0, 0 <selftest>
    484c:	add	x0, x0, #0x0
    4850:	ldr	x0, [x0]
    4854:	sxtw	x2, w2
    4858:	ldr	w0, [x0, x2, lsl #2]
    485c:	eor	w1, w1, w0
    4860:	ldrb	w0, [sp, #34]
    4864:	mov	w2, w0
    4868:	adrp	x0, 0 <selftest>
    486c:	add	x0, x0, #0x0
    4870:	ldr	x0, [x0]
    4874:	sxtw	x2, w2
    4878:	ldr	w0, [x0, x2, lsl #2]
    487c:	eor	w1, w1, w0
    4880:	ldrb	w0, [sp, #35]
    4884:	mov	w2, w0
    4888:	adrp	x0, 0 <selftest>
    488c:	add	x0, x0, #0x0
    4890:	ldr	x0, [x0]
    4894:	sxtw	x2, w2
    4898:	ldr	w0, [x0, x2, lsl #2]
    489c:	eor	w0, w1, w0
    48a0:	str	w0, [sp, #32]
    48a4:	ldr	w1, [sp, #40]
    48a8:	ldr	w0, [sp, #32]
    48ac:	add	w0, w1, w0
    48b0:	str	w0, [sp, #40]
    48b4:	ldrb	w0, [sp, #40]
    48b8:	mov	w1, w0
    48bc:	adrp	x0, 0 <selftest>
    48c0:	add	x0, x0, #0x0
    48c4:	ldr	x0, [x0]
    48c8:	sxtw	x1, w1
    48cc:	ldr	w1, [x0, x1, lsl #2]
    48d0:	ldrb	w0, [sp, #41]
    48d4:	mov	w2, w0
    48d8:	adrp	x0, 0 <selftest>
    48dc:	add	x0, x0, #0x0
    48e0:	ldr	x0, [x0]
    48e4:	sxtw	x2, w2
    48e8:	ldr	w0, [x0, x2, lsl #2]
    48ec:	eor	w1, w1, w0
    48f0:	ldrb	w0, [sp, #42]
    48f4:	mov	w2, w0
    48f8:	adrp	x0, 0 <selftest>
    48fc:	add	x0, x0, #0x0
    4900:	ldr	x0, [x0]
    4904:	sxtw	x2, w2
    4908:	ldr	w0, [x0, x2, lsl #2]
    490c:	eor	w1, w1, w0
    4910:	ldrb	w0, [sp, #43]
    4914:	mov	w2, w0
    4918:	adrp	x0, 0 <selftest>
    491c:	add	x0, x0, #0x0
    4920:	ldr	x0, [x0]
    4924:	sxtw	x2, w2
    4928:	ldr	w0, [x0, x2, lsl #2]
    492c:	eor	w0, w1, w0
    4930:	str	w0, [sp, #40]
    4934:	ldr	w1, [sp, #32]
    4938:	ldr	w0, [sp, #40]
    493c:	add	w0, w1, w0
    4940:	str	w0, [sp, #32]
    4944:	ldrb	w0, [sp, #32]
    4948:	mov	w1, w0
    494c:	adrp	x0, 0 <selftest>
    4950:	add	x0, x0, #0x0
    4954:	ldr	x0, [x0]
    4958:	sxtw	x1, w1
    495c:	ldr	w1, [x0, x1, lsl #2]
    4960:	ldrb	w0, [sp, #33]
    4964:	mov	w2, w0
    4968:	adrp	x0, 0 <selftest>
    496c:	add	x0, x0, #0x0
    4970:	ldr	x0, [x0]
    4974:	sxtw	x2, w2
    4978:	ldr	w0, [x0, x2, lsl #2]
    497c:	eor	w1, w1, w0
    4980:	ldrb	w0, [sp, #34]
    4984:	mov	w2, w0
    4988:	adrp	x0, 0 <selftest>
    498c:	add	x0, x0, #0x0
    4990:	ldr	x0, [x0]
    4994:	sxtw	x2, w2
    4998:	ldr	w0, [x0, x2, lsl #2]
    499c:	eor	w1, w1, w0
    49a0:	ldrb	w0, [sp, #35]
    49a4:	mov	w2, w0
    49a8:	adrp	x0, 0 <selftest>
    49ac:	add	x0, x0, #0x0
    49b0:	ldr	x0, [x0]
    49b4:	sxtw	x2, w2
    49b8:	ldr	w0, [x0, x2, lsl #2]
    49bc:	eor	w0, w1, w0
    49c0:	str	w0, [sp, #32]
    49c4:	ldr	w1, [sp, #40]
    49c8:	ldr	w0, [sp, #32]
    49cc:	add	w0, w1, w0
    49d0:	str	w0, [sp, #40]
    49d4:	ldr	w0, [sp, #40]
    49d8:	ldr	w1, [sp, #52]
    49dc:	eor	w0, w1, w0
    49e0:	str	w0, [sp, #52]
    49e4:	ldr	w0, [sp, #32]
    49e8:	ldr	w1, [sp, #48]
    49ec:	eor	w0, w1, w0
    49f0:	str	w0, [sp, #48]
    49f4:	ldr	w0, [sp, #52]
    49f8:	lsr	w0, w0, #24
    49fc:	and	w1, w0, #0xff
    4a00:	ldr	x0, [sp, #16]
    4a04:	strb	w1, [x0]
    4a08:	ldr	w0, [sp, #52]
    4a0c:	lsr	w1, w0, #16
    4a10:	ldr	x0, [sp, #16]
    4a14:	add	x0, x0, #0x1
    4a18:	and	w1, w1, #0xff
    4a1c:	strb	w1, [x0]
    4a20:	ldr	w0, [sp, #52]
    4a24:	lsr	w1, w0, #8
    4a28:	ldr	x0, [sp, #16]
    4a2c:	add	x0, x0, #0x2
    4a30:	and	w1, w1, #0xff
    4a34:	strb	w1, [x0]
    4a38:	ldr	x0, [sp, #16]
    4a3c:	add	x0, x0, #0x3
    4a40:	ldr	w1, [sp, #52]
    4a44:	and	w1, w1, #0xff
    4a48:	strb	w1, [x0]
    4a4c:	ldr	w0, [sp, #48]
    4a50:	lsr	w1, w0, #24
    4a54:	ldr	x0, [sp, #16]
    4a58:	add	x0, x0, #0x4
    4a5c:	and	w1, w1, #0xff
    4a60:	strb	w1, [x0]
    4a64:	ldr	w0, [sp, #48]
    4a68:	lsr	w1, w0, #16
    4a6c:	ldr	x0, [sp, #16]
    4a70:	add	x0, x0, #0x5
    4a74:	and	w1, w1, #0xff
    4a78:	strb	w1, [x0]
    4a7c:	ldr	w0, [sp, #48]
    4a80:	lsr	w1, w0, #8
    4a84:	ldr	x0, [sp, #16]
    4a88:	add	x0, x0, #0x6
    4a8c:	and	w1, w1, #0xff
    4a90:	strb	w1, [x0]
    4a94:	ldr	x0, [sp, #16]
    4a98:	add	x0, x0, #0x7
    4a9c:	ldr	w1, [sp, #48]
    4aa0:	and	w1, w1, #0xff
    4aa4:	strb	w1, [x0]
    4aa8:	ldr	w0, [sp, #60]
    4aac:	lsr	w1, w0, #24
    4ab0:	ldr	x0, [sp, #16]
    4ab4:	add	x0, x0, #0x8
    4ab8:	and	w1, w1, #0xff
    4abc:	strb	w1, [x0]
    4ac0:	ldr	w0, [sp, #60]
    4ac4:	lsr	w1, w0, #16
    4ac8:	ldr	x0, [sp, #16]
    4acc:	add	x0, x0, #0x9
    4ad0:	and	w1, w1, #0xff
    4ad4:	strb	w1, [x0]
    4ad8:	ldr	w0, [sp, #60]
    4adc:	lsr	w1, w0, #8
    4ae0:	ldr	x0, [sp, #16]
    4ae4:	add	x0, x0, #0xa
    4ae8:	and	w1, w1, #0xff
    4aec:	strb	w1, [x0]
    4af0:	ldr	x0, [sp, #16]
    4af4:	add	x0, x0, #0xb
    4af8:	ldr	w1, [sp, #60]
    4afc:	and	w1, w1, #0xff
    4b00:	strb	w1, [x0]
    4b04:	ldr	w0, [sp, #56]
    4b08:	lsr	w1, w0, #24
    4b0c:	ldr	x0, [sp, #16]
    4b10:	add	x0, x0, #0xc
    4b14:	and	w1, w1, #0xff
    4b18:	strb	w1, [x0]
    4b1c:	ldr	w0, [sp, #56]
    4b20:	lsr	w1, w0, #16
    4b24:	ldr	x0, [sp, #16]
    4b28:	add	x0, x0, #0xd
    4b2c:	and	w1, w1, #0xff
    4b30:	strb	w1, [x0]
    4b34:	ldr	w0, [sp, #56]
    4b38:	lsr	w1, w0, #8
    4b3c:	ldr	x0, [sp, #16]
    4b40:	add	x0, x0, #0xe
    4b44:	and	w1, w1, #0xff
    4b48:	strb	w1, [x0]
    4b4c:	ldr	x0, [sp, #16]
    4b50:	add	x0, x0, #0xf
    4b54:	ldr	w1, [sp, #56]
    4b58:	and	w1, w1, #0xff
    4b5c:	strb	w1, [x0]
    4b60:	nop
    4b64:	add	sp, sp, #0x40
    4b68:	ret
    4b6c:	nop
	...

0000000000004b90 <seed_decrypt>:
    4b90:	stp	x29, x30, [sp, #-64]!
    4b94:	mov	x29, sp
    4b98:	str	x0, [sp, #40]
    4b9c:	str	x1, [sp, #32]
    4ba0:	str	x2, [sp, #24]
    4ba4:	ldr	x0, [sp, #40]
    4ba8:	str	x0, [sp, #56]
    4bac:	ldr	x2, [sp, #24]
    4bb0:	ldr	x1, [sp, #32]
    4bb4:	ldr	x0, [sp, #56]
    4bb8:	bl	2838 <do_decrypt>
    4bbc:	mov	w0, #0x18                  	// #24
    4bc0:	bl	0 <_gcry_burn_stack>
    4bc4:	nop
    4bc8:	ldp	x29, x30, [sp], #64
    4bcc:	ret

0000000000004bd0 <grub_mod_init>:
    4bd0:	stp	x29, x30, [sp, #-32]!
    4bd4:	mov	x29, sp
    4bd8:	str	x0, [sp, #24]
    4bdc:	adrp	x0, 0 <selftest>
    4be0:	add	x0, x0, #0x0
    4be4:	ldr	x0, [x0]
    4be8:	bl	0 <grub_cipher_register>
    4bec:	nop
    4bf0:	ldp	x29, x30, [sp], #32
    4bf4:	ret
	...

0000000000004c00 <grub_mod_fini>:
    4c00:	stp	x29, x30, [sp, #-16]!
    4c04:	mov	x29, sp
    4c08:	adrp	x0, 0 <selftest>
    4c0c:	add	x0, x0, #0x0
    4c10:	ldr	x0, [x0]
    4c14:	bl	0 <grub_cipher_unregister>
    4c18:	nop
    4c1c:	ldp	x29, x30, [sp], #16
    4c20:	ret
    4c24:	nop
	...
