* ******************************************************************************

* iCEcube Router

* Version:            2020.12.27943

* Build Date:         Dec  9 2020 17:44:35

* File Generated:     Sep 19 2024 18:07:40

* Purpose:            Detailed routing info for each net

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Net : un5_counter_cry_9_THRU_CO
T_1_6_wire_logic_cluster/lc_1/out
T_1_7_lc_trk_g1_1
T_1_7_wire_logic_cluster/lc_2/in_0

End 

Net : un5_counter_cry_9
T_1_6_wire_logic_cluster/lc_0/cout
T_1_6_wire_logic_cluster/lc_1/in_3

Net : counterZ0Z_1
T_2_6_wire_logic_cluster/lc_1/out
T_2_3_sp4_v_t_42
T_1_5_lc_trk_g0_7
T_1_5_wire_logic_cluster/lc_0/in_1

T_2_6_wire_logic_cluster/lc_1/out
T_2_5_lc_trk_g1_1
T_2_5_wire_logic_cluster/lc_0/in_0

T_2_6_wire_logic_cluster/lc_1/out
T_2_6_lc_trk_g1_1
T_2_6_wire_logic_cluster/lc_1/in_3

End 

Net : un5_counter_cry_8_THRU_CO
T_1_6_wire_logic_cluster/lc_0/out
T_1_7_lc_trk_g1_0
T_1_7_wire_logic_cluster/lc_4/in_1

End 

Net : bfn_1_6_0_
T_1_6_wire_logic_cluster/carry_in_mux/cout
T_1_6_wire_logic_cluster/lc_0/in_3

Net : counterZ0Z_4
T_1_7_wire_logic_cluster/lc_6/out
T_1_1_sp12_v_t_23
T_1_5_lc_trk_g2_0
T_1_5_wire_logic_cluster/lc_3/in_1

T_1_7_wire_logic_cluster/lc_6/out
T_1_7_lc_trk_g3_6
T_1_7_wire_logic_cluster/lc_0/in_1

T_1_7_wire_logic_cluster/lc_6/out
T_1_7_lc_trk_g2_6
T_1_7_input_2_6
T_1_7_wire_logic_cluster/lc_6/in_2

End 

Net : un5_counter_cry_7_THRU_CO
T_1_5_wire_logic_cluster/lc_7/out
T_2_4_sp4_v_t_47
T_1_7_lc_trk_g3_7
T_1_7_wire_logic_cluster/lc_3/in_3

End 

Net : un5_counter_cry_7
T_1_5_wire_logic_cluster/lc_6/cout
T_1_5_wire_logic_cluster/lc_7/in_3

Net : counterZ0Z_0
T_2_6_wire_logic_cluster/lc_4/out
T_1_5_lc_trk_g2_4
T_1_5_input_2_0
T_1_5_wire_logic_cluster/lc_0/in_2

T_2_6_wire_logic_cluster/lc_4/out
T_2_6_lc_trk_g1_4
T_2_6_wire_logic_cluster/lc_2/in_1

T_2_6_wire_logic_cluster/lc_4/out
T_2_6_lc_trk_g1_4
T_2_6_wire_logic_cluster/lc_1/in_0

T_2_6_wire_logic_cluster/lc_4/out
T_2_6_lc_trk_g1_4
T_2_6_wire_logic_cluster/lc_4/in_3

End 

Net : counterZ0Z_2
T_1_5_wire_logic_cluster/lc_1/out
T_1_5_lc_trk_g2_1
T_1_5_input_2_1
T_1_5_wire_logic_cluster/lc_1/in_2

T_1_5_wire_logic_cluster/lc_1/out
T_2_5_lc_trk_g0_1
T_2_5_wire_logic_cluster/lc_0/in_1

End 

Net : un5_counter_cry_5_THRU_CO
T_1_5_wire_logic_cluster/lc_5/out
T_2_4_sp4_v_t_43
T_1_7_lc_trk_g3_3
T_1_7_wire_logic_cluster/lc_5/in_3

End 

Net : un5_counter_cry_5
T_1_5_wire_logic_cluster/lc_4/cout
T_1_5_wire_logic_cluster/lc_5/in_3

Net : counterZ0Z_3
T_1_5_wire_logic_cluster/lc_2/out
T_1_5_lc_trk_g1_2
T_1_5_wire_logic_cluster/lc_2/in_1

T_1_5_wire_logic_cluster/lc_2/out
T_2_5_lc_trk_g0_2
T_2_5_input_2_0
T_2_5_wire_logic_cluster/lc_0/in_2

End 

Net : enable_s_1
T_1_7_wire_logic_cluster/lc_1/out
T_1_7_lc_trk_g3_1
T_1_7_wire_logic_cluster/lc_6/in_0

T_1_7_wire_logic_cluster/lc_1/out
T_2_6_lc_trk_g2_1
T_2_6_wire_logic_cluster/lc_3/in_0

T_1_7_wire_logic_cluster/lc_1/out
T_1_7_lc_trk_g3_1
T_1_7_wire_logic_cluster/lc_5/in_1

T_1_7_wire_logic_cluster/lc_1/out
T_1_7_lc_trk_g3_1
T_1_7_wire_logic_cluster/lc_3/in_1

T_1_7_wire_logic_cluster/lc_1/out
T_2_7_lc_trk_g1_1
T_2_7_input_2_4
T_2_7_wire_logic_cluster/lc_4/in_2

T_1_7_wire_logic_cluster/lc_1/out
T_1_7_lc_trk_g3_1
T_1_7_input_2_4
T_1_7_wire_logic_cluster/lc_4/in_2

T_1_7_wire_logic_cluster/lc_1/out
T_1_6_lc_trk_g0_1
T_1_6_input_2_3
T_1_6_wire_logic_cluster/lc_3/in_2

End 

Net : counterZ0Z_11
T_1_6_wire_logic_cluster/lc_2/out
T_1_5_sp4_v_t_36
T_1_7_lc_trk_g2_1
T_1_7_input_2_7
T_1_7_wire_logic_cluster/lc_7/in_2

T_1_6_wire_logic_cluster/lc_2/out
T_1_6_lc_trk_g1_2
T_1_6_wire_logic_cluster/lc_2/in_1

End 

Net : un1_counter_3_8
T_1_7_wire_logic_cluster/lc_7/out
T_1_7_lc_trk_g1_7
T_1_7_wire_logic_cluster/lc_1/in_3

End 

Net : counterZ0Z_6
T_1_7_wire_logic_cluster/lc_5/out
T_1_3_sp4_v_t_47
T_1_5_lc_trk_g2_2
T_1_5_wire_logic_cluster/lc_5/in_1

T_1_7_wire_logic_cluster/lc_5/out
T_1_7_lc_trk_g1_5
T_1_7_wire_logic_cluster/lc_7/in_1

T_1_7_wire_logic_cluster/lc_5/out
T_1_7_lc_trk_g0_5
T_1_7_input_2_5
T_1_7_wire_logic_cluster/lc_5/in_2

End 

Net : un5_counter_cry_3_THRU_CO
T_1_5_wire_logic_cluster/lc_3/out
T_1_4_sp4_v_t_38
T_1_7_lc_trk_g1_6
T_1_7_wire_logic_cluster/lc_6/in_3

End 

Net : un5_counter_cry_3
T_1_5_wire_logic_cluster/lc_2/cout
T_1_5_wire_logic_cluster/lc_3/in_3

Net : un5_counter_cry_11
T_1_6_wire_logic_cluster/lc_2/cout
T_1_6_wire_logic_cluster/lc_3/in_3

End 

Net : counterZ0Z_5
T_2_6_wire_logic_cluster/lc_3/out
T_1_5_lc_trk_g2_3
T_1_5_wire_logic_cluster/lc_4/in_1

T_2_6_wire_logic_cluster/lc_3/out
T_2_5_lc_trk_g0_3
T_2_5_wire_logic_cluster/lc_0/in_3

T_2_6_wire_logic_cluster/lc_3/out
T_2_6_lc_trk_g1_3
T_2_6_wire_logic_cluster/lc_3/in_1

End 

Net : counterZ0Z_8
T_1_7_wire_logic_cluster/lc_3/out
T_1_3_sp4_v_t_43
T_1_5_lc_trk_g2_6
T_1_5_wire_logic_cluster/lc_7/in_1

T_1_7_wire_logic_cluster/lc_3/out
T_1_7_lc_trk_g2_3
T_1_7_wire_logic_cluster/lc_7/in_0

T_1_7_wire_logic_cluster/lc_3/out
T_1_7_lc_trk_g2_3
T_1_7_input_2_3
T_1_7_wire_logic_cluster/lc_3/in_2

End 

Net : un1_counter_3_9
T_2_6_wire_logic_cluster/lc_2/out
T_1_7_lc_trk_g1_2
T_1_7_wire_logic_cluster/lc_5/in_0

T_2_6_wire_logic_cluster/lc_2/out
T_1_7_lc_trk_g1_2
T_1_7_wire_logic_cluster/lc_3/in_0

T_2_6_wire_logic_cluster/lc_2/out
T_1_6_lc_trk_g3_2
T_1_6_wire_logic_cluster/lc_3/in_0

T_2_6_wire_logic_cluster/lc_2/out
T_1_7_lc_trk_g1_2
T_1_7_wire_logic_cluster/lc_6/in_1

T_2_6_wire_logic_cluster/lc_2/out
T_2_7_lc_trk_g1_2
T_2_7_wire_logic_cluster/lc_4/in_3

T_2_6_wire_logic_cluster/lc_2/out
T_1_7_lc_trk_g1_2
T_1_7_wire_logic_cluster/lc_2/in_3

T_2_6_wire_logic_cluster/lc_2/out
T_1_7_lc_trk_g1_2
T_1_7_wire_logic_cluster/lc_4/in_3

End 

Net : un5_counter_cry_10
T_1_6_wire_logic_cluster/lc_1/cout
T_1_6_wire_logic_cluster/lc_2/in_3

Net : counter_RNIB06DZ0Z_1
T_2_5_wire_logic_cluster/lc_0/out
T_2_6_lc_trk_g1_0
T_2_6_wire_logic_cluster/lc_2/in_3

End 

Net : un5_counter_cry_4_THRU_CO
T_1_5_wire_logic_cluster/lc_4/out
T_2_6_lc_trk_g2_4
T_2_6_wire_logic_cluster/lc_3/in_3

End 

Net : un5_counter_cry_4
T_1_5_wire_logic_cluster/lc_3/cout
T_1_5_wire_logic_cluster/lc_4/in_3

Net : counterZ0Z_9
T_1_7_wire_logic_cluster/lc_4/out
T_1_7_lc_trk_g0_4
T_1_7_wire_logic_cluster/lc_7/in_3

T_1_7_wire_logic_cluster/lc_4/out
T_1_6_lc_trk_g0_4
T_1_6_input_2_0
T_1_6_wire_logic_cluster/lc_0/in_2

T_1_7_wire_logic_cluster/lc_4/out
T_1_7_lc_trk_g0_4
T_1_7_wire_logic_cluster/lc_4/in_0

End 

Net : counterZ0Z_7
T_1_5_wire_logic_cluster/lc_6/out
T_1_5_lc_trk_g1_6
T_1_5_wire_logic_cluster/lc_6/in_1

T_1_5_wire_logic_cluster/lc_6/out
T_1_0_span12_vert_20
T_1_7_lc_trk_g2_0
T_1_7_wire_logic_cluster/lc_0/in_0

End 

Net : counter_RNIFVVVZ0Z_12_cascade_
T_1_7_wire_logic_cluster/lc_0/ltout
T_1_7_wire_logic_cluster/lc_1/in_2

End 

Net : enable_s_1_cascade_
T_1_7_wire_logic_cluster/lc_1/ltout
T_1_7_wire_logic_cluster/lc_2/in_2

End 

Net : counterZ0Z_10
T_1_7_wire_logic_cluster/lc_2/out
T_1_7_lc_trk_g2_2
T_1_7_input_2_0
T_1_7_wire_logic_cluster/lc_0/in_2

T_1_7_wire_logic_cluster/lc_2/out
T_1_6_lc_trk_g0_2
T_1_6_wire_logic_cluster/lc_1/in_1

T_1_7_wire_logic_cluster/lc_2/out
T_1_7_lc_trk_g3_2
T_1_7_wire_logic_cluster/lc_2/in_1

End 

Net : un5_counter_cry_6
T_1_5_wire_logic_cluster/lc_5/cout
T_1_5_wire_logic_cluster/lc_6/in_3

Net : un1_counter_3_9_cascade_
T_2_6_wire_logic_cluster/lc_2/ltout
T_2_6_wire_logic_cluster/lc_3/in_2

End 

Net : counterZ0Z_12
T_1_6_wire_logic_cluster/lc_3/out
T_1_7_lc_trk_g0_3
T_1_7_wire_logic_cluster/lc_0/in_3

T_1_6_wire_logic_cluster/lc_3/out
T_1_6_lc_trk_g1_3
T_1_6_wire_logic_cluster/lc_3/in_1

End 

Net : un5_counter_cry_2
T_1_5_wire_logic_cluster/lc_1/cout
T_1_5_wire_logic_cluster/lc_2/in_3

Net : un5_counter_cry_1
T_1_5_wire_logic_cluster/lc_0/cout
T_1_5_wire_logic_cluster/lc_1/in_3

Net : enable_c
T_2_7_wire_logic_cluster/lc_4/out
T_2_7_lc_trk_g3_4
T_2_7_wire_logic_cluster/lc_4/in_1

T_2_7_wire_logic_cluster/lc_4/out
T_2_6_sp4_v_t_40
T_0_6_span4_horz_29
T_0_6_lc_trk_g0_5
T_0_6_wire_io_cluster/io_1/D_OUT_0

End 

Net : reset_c
T_0_2_wire_io_cluster/io_0/D_IN_0
T_0_2_span4_horz_32
T_2_2_sp4_v_t_45
T_1_5_lc_trk_g3_5
T_1_5_wire_logic_cluster/lc_5/s_r

T_0_2_wire_io_cluster/io_0/D_IN_0
T_0_2_span4_horz_32
T_2_2_sp4_v_t_45
T_1_5_lc_trk_g3_5
T_1_5_wire_logic_cluster/lc_5/s_r

T_0_2_wire_io_cluster/io_0/D_IN_0
T_0_2_span4_horz_32
T_2_2_sp4_v_t_45
T_1_5_lc_trk_g3_5
T_1_5_wire_logic_cluster/lc_5/s_r

T_0_2_wire_io_cluster/io_0/D_IN_0
T_0_2_span4_horz_32
T_2_2_sp4_v_t_45
T_0_6_span4_horz_25
T_1_6_lc_trk_g2_4
T_1_6_wire_logic_cluster/lc_5/s_r

T_0_2_wire_io_cluster/io_0/D_IN_0
T_0_2_span4_horz_32
T_2_2_sp4_v_t_45
T_0_6_span4_horz_25
T_1_6_lc_trk_g2_4
T_1_6_wire_logic_cluster/lc_5/s_r

T_0_2_wire_io_cluster/io_0/D_IN_0
T_0_2_span4_horz_32
T_2_2_sp4_v_t_45
T_2_6_sp4_v_t_45
T_1_7_lc_trk_g3_5
T_1_7_wire_logic_cluster/lc_5/s_r

T_0_2_wire_io_cluster/io_0/D_IN_0
T_0_2_span4_horz_32
T_2_2_sp4_v_t_45
T_2_6_sp4_v_t_45
T_1_7_lc_trk_g3_5
T_1_7_wire_logic_cluster/lc_5/s_r

T_0_2_wire_io_cluster/io_0/D_IN_0
T_0_2_span4_horz_32
T_2_2_sp4_v_t_45
T_2_6_sp4_v_t_45
T_1_7_lc_trk_g3_5
T_1_7_wire_logic_cluster/lc_5/s_r

T_0_2_wire_io_cluster/io_0/D_IN_0
T_0_2_span4_horz_32
T_2_2_sp4_v_t_45
T_2_6_sp4_v_t_45
T_1_7_lc_trk_g3_5
T_1_7_wire_logic_cluster/lc_5/s_r

T_0_2_wire_io_cluster/io_0/D_IN_0
T_0_2_span4_horz_32
T_2_2_sp4_v_t_45
T_2_6_sp4_v_t_45
T_1_7_lc_trk_g3_5
T_1_7_wire_logic_cluster/lc_5/s_r

T_0_2_wire_io_cluster/io_0/D_IN_0
T_0_2_span4_horz_32
T_2_2_sp4_v_t_45
T_0_6_span4_horz_25
T_3_6_sp4_h_l_4
T_2_6_lc_trk_g0_4
T_2_6_wire_logic_cluster/lc_5/s_r

T_0_2_wire_io_cluster/io_0/D_IN_0
T_0_2_span4_horz_32
T_2_2_sp4_v_t_45
T_0_6_span4_horz_25
T_3_6_sp4_h_l_4
T_2_6_lc_trk_g0_4
T_2_6_wire_logic_cluster/lc_5/s_r

T_0_2_wire_io_cluster/io_0/D_IN_0
T_0_2_span4_horz_32
T_2_2_sp4_v_t_45
T_0_6_span4_horz_25
T_3_6_sp4_h_l_4
T_2_6_lc_trk_g0_4
T_2_6_wire_logic_cluster/lc_5/s_r

T_0_2_wire_io_cluster/io_0/D_IN_0
T_0_2_span4_horz_32
T_2_2_sp4_v_t_45
T_2_6_sp4_v_t_45
T_2_7_lc_trk_g3_5
T_2_7_wire_logic_cluster/lc_4/in_0

End 

Net : clk_c_g
T_0_9_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_1_7_wire_logic_cluster/lc_3/clk

T_0_9_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_1_7_wire_logic_cluster/lc_3/clk

T_0_9_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_1_7_wire_logic_cluster/lc_3/clk

T_0_9_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_1_7_wire_logic_cluster/lc_3/clk

T_0_9_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_1_7_wire_logic_cluster/lc_3/clk

T_0_9_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_1_6_wire_logic_cluster/lc_3/clk

T_0_9_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_1_6_wire_logic_cluster/lc_3/clk

T_0_9_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_2_7_wire_logic_cluster/lc_3/clk

T_0_9_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_1_5_wire_logic_cluster/lc_3/clk

T_0_9_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_1_5_wire_logic_cluster/lc_3/clk

T_0_9_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_1_5_wire_logic_cluster/lc_3/clk

T_0_9_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_2_6_wire_logic_cluster/lc_3/clk

T_0_9_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_2_6_wire_logic_cluster/lc_3/clk

T_0_9_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_2_6_wire_logic_cluster/lc_3/clk

End 

