
==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns -312.34

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns -20.92

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack -20.92

==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: dpath.a_reg.out[11]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: dpath.a_reg.out[11]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ dpath.a_reg.out[11]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
     2    1.57   18.02   36.05   36.05 ^ dpath.a_reg.out[11]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
                                         _043_ (net)
                 18.02    0.02   36.07 ^ _408_/A1 (AOI22x1_ASAP7_75t_R)
     1    0.62    8.82    7.28   43.35 v _408_/Y (AOI22x1_ASAP7_75t_R)
                                         _054_ (net)
                  8.82    0.01   43.36 v dpath.a_reg.out[11]$_DFFE_PP_/D (DFFHQNx1_ASAP7_75t_R)
                                 43.36   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ dpath.a_reg.out[11]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
                          8.39    8.39   library hold time
                                  8.39   data required time
-----------------------------------------------------------------------------
                                  8.39   data required time
                                -43.36   data arrival time
-----------------------------------------------------------------------------
                                 34.96   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: dpath.b_reg.out[4]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: resp_msg[13] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ dpath.b_reg.out[4]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
     4    3.39   27.58   41.59   41.59 v dpath.b_reg.out[4]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
                                         _291_ (net)
                 27.58    0.03   41.62 v _572_/B (HAxp5_ASAP7_75t_R)
     5    3.73   76.33   67.63  109.25 v _572_/SN (HAxp5_ASAP7_75t_R)
                                         _022_ (net)
                 76.33    0.09  109.34 v _394_/B (OR3x1_ASAP7_75t_R)
     1    0.49    9.87   35.04  144.38 v _394_/Y (OR3x1_ASAP7_75t_R)
                                         _155_ (net)
                  9.87    0.01  144.39 v _395_/B (OA211x2_ASAP7_75t_R)
     3    2.69   14.41   29.55  173.94 v _395_/Y (OA211x2_ASAP7_75t_R)
                                         _156_ (net)
                 14.41    0.15  174.10 v _400_/A1 (OA21x2_ASAP7_75t_R)
     3    2.60   11.12   20.97  195.06 v _400_/Y (OA21x2_ASAP7_75t_R)
                                         _161_ (net)
                 11.13    0.09  195.16 v _402_/A2 (AO21x1_ASAP7_75t_R)
     3    2.62   16.56   20.39  215.55 v _402_/Y (AO21x1_ASAP7_75t_R)
                                         _163_ (net)
                 16.56    0.08  215.62 v _417_/A2 (AO32x1_ASAP7_75t_R)
     1    1.17   11.36   24.40  240.03 v _417_/Y (AO32x1_ASAP7_75t_R)
                                         _175_ (net)
                 11.36    0.02  240.05 v _418_/B (XOR2x2_ASAP7_75t_R)
     2    1.11   10.05   28.84  268.89 ^ _418_/Y (XOR2x2_ASAP7_75t_R)
                                         resp_msg[13] (net)
                 10.05    0.03  268.92 ^ resp_msg[13] (out)
                                268.92   data arrival time

                  0.00  310.00  310.00   clock core_clock (rise edge)
                          0.00  310.00   clock network delay (ideal)
                          0.00  310.00   clock reconvergence pessimism
                        -62.00  248.00   output external delay
                                248.00   data required time
-----------------------------------------------------------------------------
                                248.00   data required time
                               -268.92   data arrival time
-----------------------------------------------------------------------------
                                -20.92   slack (VIOLATED)



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: dpath.b_reg.out[4]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: resp_msg[13] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ dpath.b_reg.out[4]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
     4    3.39   27.58   41.59   41.59 v dpath.b_reg.out[4]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
                                         _291_ (net)
                 27.58    0.03   41.62 v _572_/B (HAxp5_ASAP7_75t_R)
     5    3.73   76.33   67.63  109.25 v _572_/SN (HAxp5_ASAP7_75t_R)
                                         _022_ (net)
                 76.33    0.09  109.34 v _394_/B (OR3x1_ASAP7_75t_R)
     1    0.49    9.87   35.04  144.38 v _394_/Y (OR3x1_ASAP7_75t_R)
                                         _155_ (net)
                  9.87    0.01  144.39 v _395_/B (OA211x2_ASAP7_75t_R)
     3    2.69   14.41   29.55  173.94 v _395_/Y (OA211x2_ASAP7_75t_R)
                                         _156_ (net)
                 14.41    0.15  174.10 v _400_/A1 (OA21x2_ASAP7_75t_R)
     3    2.60   11.12   20.97  195.06 v _400_/Y (OA21x2_ASAP7_75t_R)
                                         _161_ (net)
                 11.13    0.09  195.16 v _402_/A2 (AO21x1_ASAP7_75t_R)
     3    2.62   16.56   20.39  215.55 v _402_/Y (AO21x1_ASAP7_75t_R)
                                         _163_ (net)
                 16.56    0.08  215.62 v _417_/A2 (AO32x1_ASAP7_75t_R)
     1    1.17   11.36   24.40  240.03 v _417_/Y (AO32x1_ASAP7_75t_R)
                                         _175_ (net)
                 11.36    0.02  240.05 v _418_/B (XOR2x2_ASAP7_75t_R)
     2    1.11   10.05   28.84  268.89 ^ _418_/Y (XOR2x2_ASAP7_75t_R)
                                         resp_msg[13] (net)
                 10.05    0.03  268.92 ^ resp_msg[13] (out)
                                268.92   data arrival time

                  0.00  310.00  310.00   clock core_clock (rise edge)
                          0.00  310.00   clock network delay (ideal)
                          0.00  310.00   clock reconvergence pessimism
                        -62.00  248.00   output external delay
                                248.00   data required time
-----------------------------------------------------------------------------
                                248.00   data required time
                               -268.92   data arrival time
-----------------------------------------------------------------------------
                                -20.92   slack (VIOLATED)



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
229.49398803710938

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
320.0

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
0.7172

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
18.57144546508789

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
23.040000915527344

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.8061

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 34

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
detailed place report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: dpath.b_reg.out[7]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: dpath.a_reg.out[1]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ dpath.b_reg.out[7]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
  42.55   42.55 v dpath.b_reg.out[7]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
  67.70  110.25 v _569_/SN (HAxp5_ASAP7_75t_R)
  38.07  148.33 v _303_/Y (OA211x2_ASAP7_75t_R)
  17.91  166.23 v _305_/Y (OA21x2_ASAP7_75t_R)
  20.65  186.88 v _306_/Y (OR2x2_ASAP7_75t_R)
  20.23  207.11 v _368_/Y (AO21x1_ASAP7_75t_R)
  17.18  224.29 v _370_/Y (AND3x1_ASAP7_75t_R)
  26.06  250.36 ^ _372_/Y (OAI21x1_ASAP7_75t_R)
  25.76  276.11 ^ _444_/Y (BUFx6f_ASAP7_75t_R)
  11.17  287.28 v _445_/Y (NOR2x1_ASAP7_75t_R)
  26.07  313.35 v _446_/Y (OA33x2_ASAP7_75t_R)
   0.03  313.38 v dpath.a_reg.out[1]$_DFFE_PP_/D (DFFHQNx1_ASAP7_75t_R)
         313.38   data arrival time

 310.00  310.00   clock core_clock (rise edge)
   0.00  310.00   clock network delay (ideal)
   0.00  310.00   clock reconvergence pessimism
         310.00 ^ dpath.a_reg.out[1]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
 -11.00  299.00   library setup time
         299.00   data required time
---------------------------------------------------------
         299.00   data required time
        -313.38   data arrival time
---------------------------------------------------------
         -14.38   slack (VIOLATED)



==========================================================================
detailed place report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: dpath.a_reg.out[11]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: dpath.a_reg.out[11]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ dpath.a_reg.out[11]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
  36.05   36.05 ^ dpath.a_reg.out[11]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
   7.29   43.35 v _408_/Y (AOI22x1_ASAP7_75t_R)
   0.01   43.36 v dpath.a_reg.out[11]$_DFFE_PP_/D (DFFHQNx1_ASAP7_75t_R)
          43.36   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ dpath.a_reg.out[11]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
   8.39    8.39   library hold time
           8.39   data required time
---------------------------------------------------------
           8.39   data required time
         -43.36   data arrival time
---------------------------------------------------------
          34.96   slack (MET)



==========================================================================
detailed place critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
268.9172

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
-20.9172

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
-7.778305

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.11e-04   2.35e-05   5.34e-09   2.35e-04  41.7%
Combinational          1.70e-04   1.58e-04   2.17e-08   3.28e-04  58.3%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  3.81e-04   1.81e-04   2.70e-08   5.62e-04 100.0%
                          67.8%      32.2%       0.0%
