Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sat Oct 12 00:41:48 2019
| Host         : DESKTOP-57OA683 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file breathing_timing_summary_routed.rpt -pb breathing_timing_summary_routed.pb -rpx breathing_timing_summary_routed.rpx -warn_on_violation
| Design       : breathing
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 9 register/latch pins with no clock driven by root clock pin: PWM1/clk_div_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 18 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.501        0.000                      0                   32        0.199        0.000                      0                   32        3.500        0.000                       0                    33  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.501        0.000                      0                   32        0.199        0.000                      0                   32        3.500        0.000                       0                    33  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.501ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.199ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.501ns  (required time - arrival time)
  Source:                 PWM1/cnt_div_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PWM1/cnt_div_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.516ns  (logic 2.285ns (64.984%)  route 1.231ns (35.016%))
  Logic Levels:           7  (CARRY4=6 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.624ns = ( 13.624 - 8.000 ) 
    Source Clock Delay      (SCD):    6.131ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          2.057     6.131    PWM1/clk_IBUF_BUFG
    SLICE_X112Y104       FDCE                                         r  PWM1/cnt_div_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y104       FDCE (Prop_fdce_C_Q)         0.518     6.649 r  PWM1/cnt_div_reg[2]/Q
                         net (fo=3, routed)           0.483     7.131    PWM1/cnt_div[2]
    SLICE_X110Y104       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.805 r  PWM1/cnt_div0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.805    PWM1/cnt_div0_carry_n_0
    SLICE_X110Y105       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.919 r  PWM1/cnt_div0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.919    PWM1/cnt_div0_carry__0_n_0
    SLICE_X110Y106       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.033 r  PWM1/cnt_div0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.033    PWM1/cnt_div0_carry__1_n_0
    SLICE_X110Y107       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.147 r  PWM1/cnt_div0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.147    PWM1/cnt_div0_carry__2_n_0
    SLICE_X110Y108       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.261 r  PWM1/cnt_div0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.261    PWM1/cnt_div0_carry__3_n_0
    SLICE_X110Y109       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.595 r  PWM1/cnt_div0_carry__4/O[1]
                         net (fo=1, routed)           0.749     9.344    PWM1/cnt_div0_carry__4_n_6
    SLICE_X112Y107       LUT6 (Prop_lut6_I5_O)        0.303     9.647 r  PWM1/cnt_div[22]_i_1/O
                         net (fo=1, routed)           0.000     9.647    PWM1/cnt_div_0[22]
    SLICE_X112Y107       FDCE                                         r  PWM1/cnt_div_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.859    13.624    PWM1/clk_IBUF_BUFG
    SLICE_X112Y107       FDCE                                         r  PWM1/cnt_div_reg[22]/C
                         clock pessimism              0.481    14.105    
                         clock uncertainty           -0.035    14.069    
    SLICE_X112Y107       FDCE (Setup_fdce_C_D)        0.079    14.148    PWM1/cnt_div_reg[22]
  -------------------------------------------------------------------
                         required time                         14.148    
                         arrival time                          -9.647    
  -------------------------------------------------------------------
                         slack                                  4.501    

Slack (MET) :             4.539ns  (required time - arrival time)
  Source:                 PWM1/cnt_div_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PWM1/cnt_div_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.480ns  (logic 2.171ns (62.378%)  route 1.309ns (37.622%))
  Logic Levels:           6  (CARRY4=5 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.624ns = ( 13.624 - 8.000 ) 
    Source Clock Delay      (SCD):    6.131ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          2.057     6.131    PWM1/clk_IBUF_BUFG
    SLICE_X112Y104       FDCE                                         r  PWM1/cnt_div_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y104       FDCE (Prop_fdce_C_Q)         0.518     6.649 r  PWM1/cnt_div_reg[2]/Q
                         net (fo=3, routed)           0.483     7.131    PWM1/cnt_div[2]
    SLICE_X110Y104       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.805 r  PWM1/cnt_div0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.805    PWM1/cnt_div0_carry_n_0
    SLICE_X110Y105       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.919 r  PWM1/cnt_div0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.919    PWM1/cnt_div0_carry__0_n_0
    SLICE_X110Y106       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.033 r  PWM1/cnt_div0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.033    PWM1/cnt_div0_carry__1_n_0
    SLICE_X110Y107       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.147 r  PWM1/cnt_div0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.147    PWM1/cnt_div0_carry__2_n_0
    SLICE_X110Y108       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.481 r  PWM1/cnt_div0_carry__3/O[1]
                         net (fo=1, routed)           0.827     9.308    PWM1/cnt_div0_carry__3_n_6
    SLICE_X112Y107       LUT6 (Prop_lut6_I5_O)        0.303     9.611 r  PWM1/cnt_div[18]_i_1/O
                         net (fo=1, routed)           0.000     9.611    PWM1/cnt_div_0[18]
    SLICE_X112Y107       FDCE                                         r  PWM1/cnt_div_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.859    13.624    PWM1/clk_IBUF_BUFG
    SLICE_X112Y107       FDCE                                         r  PWM1/cnt_div_reg[18]/C
                         clock pessimism              0.481    14.105    
                         clock uncertainty           -0.035    14.069    
    SLICE_X112Y107       FDCE (Setup_fdce_C_D)        0.081    14.150    PWM1/cnt_div_reg[18]
  -------------------------------------------------------------------
                         required time                         14.150    
                         arrival time                          -9.611    
  -------------------------------------------------------------------
                         slack                                  4.539    

Slack (MET) :             4.584ns  (required time - arrival time)
  Source:                 PWM1/cnt_div_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PWM1/cnt_div_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.349ns  (logic 0.704ns (21.021%)  route 2.645ns (78.979%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.624ns = ( 13.624 - 8.000 ) 
    Source Clock Delay      (SCD):    6.129ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          2.055     6.129    PWM1/clk_IBUF_BUFG
    SLICE_X109Y106       FDCE                                         r  PWM1/cnt_div_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y106       FDCE (Prop_fdce_C_Q)         0.456     6.585 f  PWM1/cnt_div_reg[9]/Q
                         net (fo=3, routed)           1.154     7.739    PWM1/cnt_div[9]
    SLICE_X109Y105       LUT4 (Prop_lut4_I0_O)        0.124     7.863 r  PWM1/cnt_div[22]_i_5/O
                         net (fo=22, routed)          1.491     9.354    PWM1/cnt_div[22]_i_5_n_0
    SLICE_X111Y107       LUT6 (Prop_lut6_I3_O)        0.124     9.478 r  PWM1/cnt_div[21]_i_1/O
                         net (fo=1, routed)           0.000     9.478    PWM1/cnt_div_0[21]
    SLICE_X111Y107       FDCE                                         r  PWM1/cnt_div_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.859    13.624    PWM1/clk_IBUF_BUFG
    SLICE_X111Y107       FDCE                                         r  PWM1/cnt_div_reg[21]/C
                         clock pessimism              0.441    14.065    
                         clock uncertainty           -0.035    14.029    
    SLICE_X111Y107       FDCE (Setup_fdce_C_D)        0.032    14.061    PWM1/cnt_div_reg[21]
  -------------------------------------------------------------------
                         required time                         14.061    
                         arrival time                          -9.478    
  -------------------------------------------------------------------
                         slack                                  4.584    

Slack (MET) :             4.585ns  (required time - arrival time)
  Source:                 PWM1/cnt_div_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PWM1/cnt_div_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.347ns  (logic 0.704ns (21.034%)  route 2.643ns (78.966%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.624ns = ( 13.624 - 8.000 ) 
    Source Clock Delay      (SCD):    6.129ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          2.055     6.129    PWM1/clk_IBUF_BUFG
    SLICE_X109Y106       FDCE                                         r  PWM1/cnt_div_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y106       FDCE (Prop_fdce_C_Q)         0.456     6.585 f  PWM1/cnt_div_reg[9]/Q
                         net (fo=3, routed)           1.154     7.739    PWM1/cnt_div[9]
    SLICE_X109Y105       LUT4 (Prop_lut4_I0_O)        0.124     7.863 r  PWM1/cnt_div[22]_i_5/O
                         net (fo=22, routed)          1.489     9.352    PWM1/cnt_div[22]_i_5_n_0
    SLICE_X111Y107       LUT6 (Prop_lut6_I3_O)        0.124     9.476 r  PWM1/cnt_div[16]_i_1/O
                         net (fo=1, routed)           0.000     9.476    PWM1/cnt_div_0[16]
    SLICE_X111Y107       FDCE                                         r  PWM1/cnt_div_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.859    13.624    PWM1/clk_IBUF_BUFG
    SLICE_X111Y107       FDCE                                         r  PWM1/cnt_div_reg[16]/C
                         clock pessimism              0.441    14.065    
                         clock uncertainty           -0.035    14.029    
    SLICE_X111Y107       FDCE (Setup_fdce_C_D)        0.031    14.060    PWM1/cnt_div_reg[16]
  -------------------------------------------------------------------
                         required time                         14.060    
                         arrival time                          -9.476    
  -------------------------------------------------------------------
                         slack                                  4.585    

Slack (MET) :             4.645ns  (required time - arrival time)
  Source:                 PWM1/cnt_div_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PWM1/cnt_div_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.327ns  (logic 0.766ns (23.025%)  route 2.561ns (76.975%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.625ns = ( 13.625 - 8.000 ) 
    Source Clock Delay      (SCD):    6.130ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          2.056     6.130    PWM1/clk_IBUF_BUFG
    SLICE_X112Y107       FDCE                                         r  PWM1/cnt_div_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y107       FDCE (Prop_fdce_C_Q)         0.518     6.648 f  PWM1/cnt_div_reg[20]/Q
                         net (fo=5, routed)           1.028     7.676    PWM1/cnt_div[20]
    SLICE_X111Y106       LUT6 (Prop_lut6_I4_O)        0.124     7.800 r  PWM1/cnt_div[22]_i_2/O
                         net (fo=22, routed)          1.533     9.333    PWM1/cnt_div[22]_i_2_n_0
    SLICE_X111Y104       LUT6 (Prop_lut6_I0_O)        0.124     9.457 r  PWM1/cnt_div[3]_i_1/O
                         net (fo=1, routed)           0.000     9.457    PWM1/cnt_div_0[3]
    SLICE_X111Y104       FDCE                                         r  PWM1/cnt_div_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.860    13.625    PWM1/clk_IBUF_BUFG
    SLICE_X111Y104       FDCE                                         r  PWM1/cnt_div_reg[3]/C
                         clock pessimism              0.481    14.106    
                         clock uncertainty           -0.035    14.070    
    SLICE_X111Y104       FDCE (Setup_fdce_C_D)        0.031    14.101    PWM1/cnt_div_reg[3]
  -------------------------------------------------------------------
                         required time                         14.101    
                         arrival time                          -9.457    
  -------------------------------------------------------------------
                         slack                                  4.645    

Slack (MET) :             4.646ns  (required time - arrival time)
  Source:                 PWM1/cnt_div_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PWM1/cnt_div_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.326ns  (logic 0.766ns (23.032%)  route 2.560ns (76.968%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.625ns = ( 13.625 - 8.000 ) 
    Source Clock Delay      (SCD):    6.130ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          2.056     6.130    PWM1/clk_IBUF_BUFG
    SLICE_X112Y107       FDCE                                         r  PWM1/cnt_div_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y107       FDCE (Prop_fdce_C_Q)         0.518     6.648 f  PWM1/cnt_div_reg[20]/Q
                         net (fo=5, routed)           1.028     7.676    PWM1/cnt_div[20]
    SLICE_X111Y106       LUT6 (Prop_lut6_I4_O)        0.124     7.800 r  PWM1/cnt_div[22]_i_2/O
                         net (fo=22, routed)          1.532     9.332    PWM1/cnt_div[22]_i_2_n_0
    SLICE_X111Y104       LUT6 (Prop_lut6_I0_O)        0.124     9.456 r  PWM1/cnt_div[1]_i_1/O
                         net (fo=1, routed)           0.000     9.456    PWM1/cnt_div_0[1]
    SLICE_X111Y104       FDCE                                         r  PWM1/cnt_div_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.860    13.625    PWM1/clk_IBUF_BUFG
    SLICE_X111Y104       FDCE                                         r  PWM1/cnt_div_reg[1]/C
                         clock pessimism              0.481    14.106    
                         clock uncertainty           -0.035    14.070    
    SLICE_X111Y104       FDCE (Setup_fdce_C_D)        0.031    14.101    PWM1/cnt_div_reg[1]
  -------------------------------------------------------------------
                         required time                         14.101    
                         arrival time                          -9.456    
  -------------------------------------------------------------------
                         slack                                  4.646    

Slack (MET) :             4.735ns  (required time - arrival time)
  Source:                 PWM1/cnt_div_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PWM1/cnt_div_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.244ns  (logic 0.704ns (21.699%)  route 2.540ns (78.301%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.624ns = ( 13.624 - 8.000 ) 
    Source Clock Delay      (SCD):    6.129ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          2.055     6.129    PWM1/clk_IBUF_BUFG
    SLICE_X109Y106       FDCE                                         r  PWM1/cnt_div_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y106       FDCE (Prop_fdce_C_Q)         0.456     6.585 f  PWM1/cnt_div_reg[9]/Q
                         net (fo=3, routed)           1.154     7.739    PWM1/cnt_div[9]
    SLICE_X109Y105       LUT4 (Prop_lut4_I0_O)        0.124     7.863 r  PWM1/cnt_div[22]_i_5/O
                         net (fo=22, routed)          1.386     9.249    PWM1/cnt_div[22]_i_5_n_0
    SLICE_X112Y107       LUT6 (Prop_lut6_I3_O)        0.124     9.373 r  PWM1/cnt_div[20]_i_1/O
                         net (fo=1, routed)           0.000     9.373    PWM1/cnt_div_0[20]
    SLICE_X112Y107       FDCE                                         r  PWM1/cnt_div_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.859    13.624    PWM1/clk_IBUF_BUFG
    SLICE_X112Y107       FDCE                                         r  PWM1/cnt_div_reg[20]/C
                         clock pessimism              0.441    14.065    
                         clock uncertainty           -0.035    14.029    
    SLICE_X112Y107       FDCE (Setup_fdce_C_D)        0.079    14.108    PWM1/cnt_div_reg[20]
  -------------------------------------------------------------------
                         required time                         14.108    
                         arrival time                          -9.373    
  -------------------------------------------------------------------
                         slack                                  4.735    

Slack (MET) :             4.785ns  (required time - arrival time)
  Source:                 PWM1/cnt_div_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PWM1/cnt_div_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.187ns  (logic 0.766ns (24.037%)  route 2.421ns (75.963%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.625ns = ( 13.625 - 8.000 ) 
    Source Clock Delay      (SCD):    6.130ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          2.056     6.130    PWM1/clk_IBUF_BUFG
    SLICE_X112Y107       FDCE                                         r  PWM1/cnt_div_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y107       FDCE (Prop_fdce_C_Q)         0.518     6.648 f  PWM1/cnt_div_reg[20]/Q
                         net (fo=5, routed)           1.028     7.676    PWM1/cnt_div[20]
    SLICE_X111Y106       LUT6 (Prop_lut6_I4_O)        0.124     7.800 r  PWM1/cnt_div[22]_i_2/O
                         net (fo=22, routed)          1.393     9.192    PWM1/cnt_div[22]_i_2_n_0
    SLICE_X111Y105       LUT6 (Prop_lut6_I0_O)        0.124     9.316 r  PWM1/cnt_div[8]_i_1/O
                         net (fo=1, routed)           0.000     9.316    PWM1/cnt_div_0[8]
    SLICE_X111Y105       FDCE                                         r  PWM1/cnt_div_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.860    13.625    PWM1/clk_IBUF_BUFG
    SLICE_X111Y105       FDCE                                         r  PWM1/cnt_div_reg[8]/C
                         clock pessimism              0.481    14.106    
                         clock uncertainty           -0.035    14.070    
    SLICE_X111Y105       FDCE (Setup_fdce_C_D)        0.031    14.101    PWM1/cnt_div_reg[8]
  -------------------------------------------------------------------
                         required time                         14.101    
                         arrival time                          -9.316    
  -------------------------------------------------------------------
                         slack                                  4.785    

Slack (MET) :             4.792ns  (required time - arrival time)
  Source:                 PWM1/cnt_div_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PWM1/cnt_div_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.223ns  (logic 0.704ns (21.840%)  route 2.519ns (78.160%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.624ns = ( 13.624 - 8.000 ) 
    Source Clock Delay      (SCD):    6.131ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          2.057     6.131    PWM1/clk_IBUF_BUFG
    SLICE_X111Y104       FDCE                                         r  PWM1/cnt_div_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y104       FDCE (Prop_fdce_C_Q)         0.456     6.587 f  PWM1/cnt_div_reg[3]/Q
                         net (fo=3, routed)           1.310     7.897    PWM1/cnt_div[3]
    SLICE_X111Y104       LUT6 (Prop_lut6_I3_O)        0.124     8.021 r  PWM1/cnt_div[22]_i_6/O
                         net (fo=22, routed)          1.209     9.230    PWM1/cnt_div[22]_i_6_n_0
    SLICE_X112Y107       LUT6 (Prop_lut6_I4_O)        0.124     9.354 r  PWM1/cnt_div[17]_i_1/O
                         net (fo=1, routed)           0.000     9.354    PWM1/cnt_div_0[17]
    SLICE_X112Y107       FDCE                                         r  PWM1/cnt_div_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.859    13.624    PWM1/clk_IBUF_BUFG
    SLICE_X112Y107       FDCE                                         r  PWM1/cnt_div_reg[17]/C
                         clock pessimism              0.481    14.105    
                         clock uncertainty           -0.035    14.069    
    SLICE_X112Y107       FDCE (Setup_fdce_C_D)        0.077    14.146    PWM1/cnt_div_reg[17]
  -------------------------------------------------------------------
                         required time                         14.146    
                         arrival time                          -9.354    
  -------------------------------------------------------------------
                         slack                                  4.792    

Slack (MET) :             4.799ns  (required time - arrival time)
  Source:                 PWM1/cnt_div_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PWM1/cnt_div_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.128ns  (logic 2.057ns (65.770%)  route 1.071ns (34.230%))
  Logic Levels:           5  (CARRY4=4 LUT6=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.621ns = ( 13.621 - 8.000 ) 
    Source Clock Delay      (SCD):    6.131ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          2.057     6.131    PWM1/clk_IBUF_BUFG
    SLICE_X112Y104       FDCE                                         r  PWM1/cnt_div_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y104       FDCE (Prop_fdce_C_Q)         0.518     6.649 r  PWM1/cnt_div_reg[2]/Q
                         net (fo=3, routed)           0.483     7.131    PWM1/cnt_div[2]
    SLICE_X110Y104       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.805 r  PWM1/cnt_div0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.805    PWM1/cnt_div0_carry_n_0
    SLICE_X110Y105       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.919 r  PWM1/cnt_div0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.919    PWM1/cnt_div0_carry__0_n_0
    SLICE_X110Y106       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.033 r  PWM1/cnt_div0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.033    PWM1/cnt_div0_carry__1_n_0
    SLICE_X110Y107       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.367 r  PWM1/cnt_div0_carry__2/O[1]
                         net (fo=1, routed)           0.588     8.955    PWM1/cnt_div0_carry__2_n_6
    SLICE_X109Y107       LUT6 (Prop_lut6_I5_O)        0.303     9.258 r  PWM1/cnt_div[14]_i_1/O
                         net (fo=1, routed)           0.000     9.258    PWM1/cnt_div_0[14]
    SLICE_X109Y107       FDCE                                         r  PWM1/cnt_div_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.856    13.621    PWM1/clk_IBUF_BUFG
    SLICE_X109Y107       FDCE                                         r  PWM1/cnt_div_reg[14]/C
                         clock pessimism              0.441    14.062    
                         clock uncertainty           -0.035    14.026    
    SLICE_X109Y107       FDCE (Setup_fdce_C_D)        0.031    14.057    PWM1/cnt_div_reg[14]
  -------------------------------------------------------------------
                         required time                         14.057    
                         arrival time                          -9.258    
  -------------------------------------------------------------------
                         slack                                  4.799    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 LED1/counter_256_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            LED1/counter_256_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.209ns (68.682%)  route 0.095ns (31.318%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.332ns
    Source Clock Delay      (SCD):    1.803ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.716     1.803    LED1/clk_IBUF_BUFG
    SLICE_X108Y107       FDCE                                         r  LED1/counter_256_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y107       FDCE (Prop_fdce_C_Q)         0.164     1.967 r  LED1/counter_256_reg[6]/Q
                         net (fo=4, routed)           0.095     2.062    LED1/Q[6]
    SLICE_X109Y107       LUT3 (Prop_lut3_I2_O)        0.045     2.107 r  LED1/counter_256[7]_i_1/O
                         net (fo=1, routed)           0.000     2.107    LED1/next_counter_256[7]
    SLICE_X109Y107       FDCE                                         r  LED1/counter_256_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.990     2.332    LED1/clk_IBUF_BUFG
    SLICE_X109Y107       FDCE                                         r  LED1/counter_256_reg[7]/C
                         clock pessimism             -0.517     1.816    
    SLICE_X109Y107       FDCE (Hold_fdce_C_D)         0.092     1.908    LED1/counter_256_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.908    
                         arrival time                           2.107    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 LED1/counter_256_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            LED1/counter_256_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.302%)  route 0.149ns (41.698%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.332ns
    Source Clock Delay      (SCD):    1.803ns
    Clock Pessimism Removal (CPR):    0.530ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.716     1.803    LED1/clk_IBUF_BUFG
    SLICE_X108Y107       FDCE                                         r  LED1/counter_256_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y107       FDCE (Prop_fdce_C_Q)         0.164     1.967 r  LED1/counter_256_reg[5]/Q
                         net (fo=5, routed)           0.149     2.116    LED1/Q[5]
    SLICE_X108Y107       LUT6 (Prop_lut6_I0_O)        0.045     2.161 r  LED1/counter_256[5]_i_1/O
                         net (fo=1, routed)           0.000     2.161    LED1/next_counter_256[5]
    SLICE_X108Y107       FDCE                                         r  LED1/counter_256_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.990     2.332    LED1/clk_IBUF_BUFG
    SLICE_X108Y107       FDCE                                         r  LED1/counter_256_reg[5]/C
                         clock pessimism             -0.530     1.803    
    SLICE_X108Y107       FDCE (Hold_fdce_C_D)         0.121     1.924    LED1/counter_256_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.924    
                         arrival time                           2.161    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 LED1/counter_256_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            LED1/counter_256_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.189ns (48.872%)  route 0.198ns (51.128%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.333ns
    Source Clock Delay      (SCD):    1.803ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.716     1.803    LED1/clk_IBUF_BUFG
    SLICE_X109Y107       FDCE                                         r  LED1/counter_256_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y107       FDCE (Prop_fdce_C_Q)         0.141     1.944 r  LED1/counter_256_reg[0]/Q
                         net (fo=10, routed)          0.198     2.141    LED1/Q[0]
    SLICE_X108Y106       LUT5 (Prop_lut5_I3_O)        0.048     2.189 r  LED1/counter_256[4]_i_1/O
                         net (fo=1, routed)           0.000     2.189    LED1/next_counter_256[4]
    SLICE_X108Y106       FDCE                                         r  LED1/counter_256_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.991     2.333    LED1/clk_IBUF_BUFG
    SLICE_X108Y106       FDCE                                         r  LED1/counter_256_reg[4]/C
                         clock pessimism             -0.514     1.820    
    SLICE_X108Y106       FDCE (Hold_fdce_C_D)         0.131     1.951    LED1/counter_256_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.951    
                         arrival time                           2.189    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 LED1/counter_256_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            LED1/counter_256_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.186ns (48.473%)  route 0.198ns (51.528%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.333ns
    Source Clock Delay      (SCD):    1.803ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.716     1.803    LED1/clk_IBUF_BUFG
    SLICE_X109Y107       FDCE                                         r  LED1/counter_256_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y107       FDCE (Prop_fdce_C_Q)         0.141     1.944 r  LED1/counter_256_reg[0]/Q
                         net (fo=10, routed)          0.198     2.141    LED1/Q[0]
    SLICE_X108Y106       LUT4 (Prop_lut4_I1_O)        0.045     2.186 r  LED1/counter_256[3]_i_1/O
                         net (fo=1, routed)           0.000     2.186    LED1/next_counter_256[3]
    SLICE_X108Y106       FDCE                                         r  LED1/counter_256_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.991     2.333    LED1/clk_IBUF_BUFG
    SLICE_X108Y106       FDCE                                         r  LED1/counter_256_reg[3]/C
                         clock pessimism             -0.514     1.820    
    SLICE_X108Y106       FDCE (Hold_fdce_C_D)         0.120     1.940    LED1/counter_256_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.940    
                         arrival time                           2.186    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 LED1/counter_256_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            LED1/counter_256_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.209ns (54.236%)  route 0.176ns (45.764%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.332ns
    Source Clock Delay      (SCD):    1.804ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.717     1.804    LED1/clk_IBUF_BUFG
    SLICE_X108Y106       FDCE                                         r  LED1/counter_256_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y106       FDCE (Prop_fdce_C_Q)         0.164     1.968 r  LED1/counter_256_reg[3]/Q
                         net (fo=7, routed)           0.176     2.144    LED1/Q[3]
    SLICE_X108Y107       LUT6 (Prop_lut6_I3_O)        0.045     2.189 r  LED1/counter_256[6]_i_1/O
                         net (fo=1, routed)           0.000     2.189    LED1/next_counter_256[6]
    SLICE_X108Y107       FDCE                                         r  LED1/counter_256_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.990     2.332    LED1/clk_IBUF_BUFG
    SLICE_X108Y107       FDCE                                         r  LED1/counter_256_reg[6]/C
                         clock pessimism             -0.514     1.819    
    SLICE_X108Y107       FDCE (Hold_fdce_C_D)         0.120     1.939    LED1/counter_256_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.939    
                         arrival time                           2.189    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 LED1/counter_256_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            LED1/counter_256_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.183ns (46.132%)  route 0.214ns (53.868%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.332ns
    Source Clock Delay      (SCD):    1.803ns
    Clock Pessimism Removal (CPR):    0.530ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.716     1.803    LED1/clk_IBUF_BUFG
    SLICE_X109Y107       FDCE                                         r  LED1/counter_256_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y107       FDCE (Prop_fdce_C_Q)         0.141     1.944 r  LED1/counter_256_reg[0]/Q
                         net (fo=10, routed)          0.214     2.157    LED1/Q[0]
    SLICE_X109Y107       LUT2 (Prop_lut2_I0_O)        0.042     2.199 r  LED1/counter_256[1]_i_1/O
                         net (fo=1, routed)           0.000     2.199    LED1/next_counter_256[1]
    SLICE_X109Y107       FDCE                                         r  LED1/counter_256_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.990     2.332    LED1/clk_IBUF_BUFG
    SLICE_X109Y107       FDCE                                         r  LED1/counter_256_reg[1]/C
                         clock pessimism             -0.530     1.803    
    SLICE_X109Y107       FDCE (Hold_fdce_C_D)         0.107     1.910    LED1/counter_256_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.910    
                         arrival time                           2.199    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 PWM1/cnt_div_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PWM1/clk_div_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.186ns (43.082%)  route 0.246ns (56.918%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.336ns
    Source Clock Delay      (SCD):    1.804ns
    Clock Pessimism Removal (CPR):    0.494ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.717     1.804    PWM1/clk_IBUF_BUFG
    SLICE_X109Y106       FDCE                                         r  PWM1/cnt_div_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y106       FDCE (Prop_fdce_C_Q)         0.141     1.945 r  PWM1/cnt_div_reg[19]/Q
                         net (fo=5, routed)           0.246     2.190    PWM1/cnt_div[19]
    SLICE_X111Y106       LUT6 (Prop_lut6_I1_O)        0.045     2.235 r  PWM1/clk_div_i_1/O
                         net (fo=1, routed)           0.000     2.235    PWM1/p_0_in
    SLICE_X111Y106       FDCE                                         r  PWM1/clk_div_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.994     2.336    PWM1/clk_IBUF_BUFG
    SLICE_X111Y106       FDCE                                         r  PWM1/clk_div_reg/C
                         clock pessimism             -0.494     1.843    
    SLICE_X111Y106       FDCE (Hold_fdce_C_D)         0.091     1.934    PWM1/clk_div_reg
  -------------------------------------------------------------------
                         required time                         -1.934    
                         arrival time                           2.235    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 LED1/counter_256_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            LED1/counter_256_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.186ns (46.537%)  route 0.214ns (53.463%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.332ns
    Source Clock Delay      (SCD):    1.803ns
    Clock Pessimism Removal (CPR):    0.530ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.716     1.803    LED1/clk_IBUF_BUFG
    SLICE_X109Y107       FDCE                                         r  LED1/counter_256_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y107       FDCE (Prop_fdce_C_Q)         0.141     1.944 f  LED1/counter_256_reg[0]/Q
                         net (fo=10, routed)          0.214     2.157    LED1/Q[0]
    SLICE_X109Y107       LUT1 (Prop_lut1_I0_O)        0.045     2.202 r  LED1/counter_256[0]_i_1/O
                         net (fo=1, routed)           0.000     2.202    LED1/next_counter_256[0]
    SLICE_X109Y107       FDCE                                         r  LED1/counter_256_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.990     2.332    LED1/clk_IBUF_BUFG
    SLICE_X109Y107       FDCE                                         r  LED1/counter_256_reg[0]/C
                         clock pessimism             -0.530     1.803    
    SLICE_X109Y107       FDCE (Hold_fdce_C_D)         0.091     1.894    LED1/counter_256_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.894    
                         arrival time                           2.202    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 PWM1/cnt_div_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PWM1/cnt_div_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.186ns (46.025%)  route 0.218ns (53.975%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.336ns
    Source Clock Delay      (SCD):    1.805ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.718     1.805    PWM1/clk_IBUF_BUFG
    SLICE_X111Y104       FDCE                                         r  PWM1/cnt_div_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y104       FDCE (Prop_fdce_C_Q)         0.141     1.946 f  PWM1/cnt_div_reg[0]/Q
                         net (fo=4, routed)           0.218     2.164    PWM1/cnt_div[0]
    SLICE_X111Y104       LUT1 (Prop_lut1_I0_O)        0.045     2.209 r  PWM1/cnt_div[0]_i_1/O
                         net (fo=1, routed)           0.000     2.209    PWM1/cnt_div_0[0]
    SLICE_X111Y104       FDCE                                         r  PWM1/cnt_div_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.994     2.336    PWM1/clk_IBUF_BUFG
    SLICE_X111Y104       FDCE                                         r  PWM1/cnt_div_reg[0]/C
                         clock pessimism             -0.532     1.805    
    SLICE_X111Y104       FDCE (Hold_fdce_C_D)         0.091     1.896    PWM1/cnt_div_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.209    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.397ns  (arrival time - required time)
  Source:                 PWM1/cnt_div_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PWM1/cnt_div_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.231ns (44.123%)  route 0.293ns (55.877%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.332ns
    Source Clock Delay      (SCD):    1.804ns
    Clock Pessimism Removal (CPR):    0.494ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.717     1.804    PWM1/clk_IBUF_BUFG
    SLICE_X111Y107       FDCE                                         r  PWM1/cnt_div_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y107       FDCE (Prop_fdce_C_Q)         0.141     1.945 r  PWM1/cnt_div_reg[15]/Q
                         net (fo=4, routed)           0.199     2.143    PWM1/cnt_div[15]
    SLICE_X109Y107       LUT4 (Prop_lut4_I3_O)        0.045     2.188 r  PWM1/cnt_div[22]_i_3/O
                         net (fo=22, routed)          0.094     2.282    PWM1/cnt_div[22]_i_3_n_0
    SLICE_X109Y107       LUT6 (Prop_lut6_I1_O)        0.045     2.327 r  PWM1/cnt_div[14]_i_1/O
                         net (fo=1, routed)           0.000     2.327    PWM1/cnt_div_0[14]
    SLICE_X109Y107       FDCE                                         r  PWM1/cnt_div_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.990     2.332    PWM1/clk_IBUF_BUFG
    SLICE_X109Y107       FDCE                                         r  PWM1/cnt_div_reg[14]/C
                         clock pessimism             -0.494     1.839    
    SLICE_X109Y107       FDCE (Hold_fdce_C_D)         0.092     1.931    PWM1/cnt_div_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.931    
                         arrival time                           2.327    
  -------------------------------------------------------------------
                         slack                                  0.397    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X109Y107  LED1/counter_256_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X109Y107  LED1/counter_256_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X108Y107  LED1/counter_256_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X108Y106  LED1/counter_256_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X108Y106  LED1/counter_256_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X108Y107  LED1/counter_256_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X108Y107  LED1/counter_256_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X109Y107  LED1/counter_256_reg[7]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X111Y106  PWM1/clk_div_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X108Y106  LED1/counter_256_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X108Y106  LED1/counter_256_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X109Y106  PWM1/cnt_div_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X109Y106  PWM1/cnt_div_reg[19]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X109Y106  PWM1/cnt_div_reg[9]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X109Y107  LED1/counter_256_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X109Y107  LED1/counter_256_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X108Y107  LED1/counter_256_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X108Y107  LED1/counter_256_reg[5]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X108Y107  LED1/counter_256_reg[6]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X109Y107  LED1/counter_256_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X109Y107  LED1/counter_256_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X109Y107  LED1/counter_256_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X109Y107  LED1/counter_256_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X108Y107  LED1/counter_256_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X108Y107  LED1/counter_256_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X108Y106  LED1/counter_256_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X108Y106  LED1/counter_256_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X108Y107  LED1/counter_256_reg[5]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X108Y107  LED1/counter_256_reg[5]/C



