-- (c) Copyright 1995-2026 Xilinx, Inc. All rights reserved.
-- 
-- This file contains confidential and proprietary information
-- of Xilinx, Inc. and is protected under U.S. and
-- international copyright and other intellectual property
-- laws.
-- 
-- DISCLAIMER
-- This disclaimer is not a license and does not grant any
-- rights to the materials distributed herewith. Except as
-- otherwise provided in a valid license issued to you by
-- Xilinx, and to the maximum extent permitted by applicable
-- law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
-- WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
-- AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
-- BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
-- INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
-- (2) Xilinx shall not be liable (whether in contract or tort,
-- including negligence, or under any other theory of
-- liability) for any loss or damage of any kind or nature
-- related to, arising under or in connection with these
-- materials, including for any direct, or any indirect,
-- special, incidental, or consequential loss or damage
-- (including loss of data, profits, goodwill, or any type of
-- loss or damage suffered as a result of any action brought
-- by a third party) even if such damage or loss was
-- reasonably foreseeable or Xilinx had been advised of the
-- possibility of the same.
-- 
-- CRITICAL APPLICATIONS
-- Xilinx products are not designed or intended to be fail-
-- safe, or for use in any application requiring fail-safe
-- performance, such as life-support or safety devices or
-- systems, Class III medical devices, nuclear facilities,
-- applications related to the deployment of airbags, or any
-- other applications that could lead to death, personal
-- injury, or severe property or environmental damage
-- (individually and collectively, "Critical
-- Applications"). Customer assumes the sole risk and
-- liability of any use of Xilinx products in Critical
-- Applications, subject only to applicable laws and
-- regulations governing limitations on product liability.
-- 
-- THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
-- PART OF THIS FILE AT ALL TIMES.
-- 
-- DO NOT MODIFY THIS FILE.

-- IP VLNV: user.org:user:axi4s_monitor:1.0
-- IP Revision: 2

LIBRARY ieee;
USE ieee.std_logic_1164.ALL;
USE ieee.numeric_std.ALL;

ENTITY design_1_axi4s_monitor_0_0 IS
  PORT (
    clk_i : IN STD_LOGIC;
    rst_i : IN STD_LOGIC;
    s_tvalid : IN STD_LOGIC;
    s_tdata : IN STD_LOGIC_VECTOR(23 DOWNTO 0);
    s_tlast : IN STD_LOGIC;
    s_tuser : IN STD_LOGIC;
    s_tready : OUT STD_LOGIC;
    done_o : OUT STD_LOGIC;
    img_cnt_o : OUT STD_LOGIC_VECTOR(31 DOWNTO 0);
    line_cnt_o : OUT STD_LOGIC_VECTOR(31 DOWNTO 0);
    pixel_cnt_o : OUT STD_LOGIC_VECTOR(31 DOWNTO 0)
  );
END design_1_axi4s_monitor_0_0;

ARCHITECTURE design_1_axi4s_monitor_0_0_arch OF design_1_axi4s_monitor_0_0 IS
  ATTRIBUTE DowngradeIPIdentifiedWarnings : STRING;
  ATTRIBUTE DowngradeIPIdentifiedWarnings OF design_1_axi4s_monitor_0_0_arch: ARCHITECTURE IS "yes";
  COMPONENT axi4s_monitor IS
    GENERIC (
      G_FILE_BASENAME : STRING;
      G_DATA_WIDTH : INTEGER;
      G_IMG_WIDTH : INTEGER;
      G_IMG_HEIGHT : INTEGER;
      G_NB_IMAGES : INTEGER;
      G_TIMEOUT_CY : INTEGER;
      G_SYNC_ON_SOF : BOOLEAN
    );
    PORT (
      clk_i : IN STD_LOGIC;
      rst_i : IN STD_LOGIC;
      s_tvalid : IN STD_LOGIC;
      s_tdata : IN STD_LOGIC_VECTOR(23 DOWNTO 0);
      s_tlast : IN STD_LOGIC;
      s_tuser : IN STD_LOGIC;
      s_tready : OUT STD_LOGIC;
      done_o : OUT STD_LOGIC;
      img_cnt_o : OUT STD_LOGIC_VECTOR(31 DOWNTO 0);
      line_cnt_o : OUT STD_LOGIC_VECTOR(31 DOWNTO 0);
      pixel_cnt_o : OUT STD_LOGIC_VECTOR(31 DOWNTO 0)
    );
  END COMPONENT axi4s_monitor;
  ATTRIBUTE IP_DEFINITION_SOURCE : STRING;
  ATTRIBUTE IP_DEFINITION_SOURCE OF design_1_axi4s_monitor_0_0_arch: ARCHITECTURE IS "package_project";
  ATTRIBUTE X_INTERFACE_INFO : STRING;
  ATTRIBUTE X_INTERFACE_PARAMETER : STRING;
  ATTRIBUTE X_INTERFACE_INFO OF s_tready: SIGNAL IS "xilinx.com:interface:axis:1.0 s TREADY";
  ATTRIBUTE X_INTERFACE_INFO OF s_tuser: SIGNAL IS "xilinx.com:interface:axis:1.0 s TUSER";
  ATTRIBUTE X_INTERFACE_INFO OF s_tlast: SIGNAL IS "xilinx.com:interface:axis:1.0 s TLAST";
  ATTRIBUTE X_INTERFACE_INFO OF s_tdata: SIGNAL IS "xilinx.com:interface:axis:1.0 s TDATA";
  ATTRIBUTE X_INTERFACE_PARAMETER OF s_tvalid: SIGNAL IS "XIL_INTERFACENAME s, TDATA_NUM_BYTES 3, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 1, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.000, LAYERED_METADATA undef, INSERT_VIP 0";
  ATTRIBUTE X_INTERFACE_INFO OF s_tvalid: SIGNAL IS "xilinx.com:interface:axis:1.0 s TVALID";
BEGIN
  U0 : axi4s_monitor
    GENERIC MAP (
      G_FILE_BASENAME => "stream_out",
      G_DATA_WIDTH => 24,
      G_IMG_WIDTH => 1280,
      G_IMG_HEIGHT => 100,
      G_NB_IMAGES => 1,
      G_TIMEOUT_CY => 10000,
      G_SYNC_ON_SOF => false
    )
    PORT MAP (
      clk_i => clk_i,
      rst_i => rst_i,
      s_tvalid => s_tvalid,
      s_tdata => s_tdata,
      s_tlast => s_tlast,
      s_tuser => s_tuser,
      s_tready => s_tready,
      done_o => done_o,
      img_cnt_o => img_cnt_o,
      line_cnt_o => line_cnt_o,
      pixel_cnt_o => pixel_cnt_o
    );
END design_1_axi4s_monitor_0_0_arch;
