@@Inproceedings{Pham:2017,
author={K. Dang Pham and E. Horta and D. Koch},
booktitle={Design, Automation Test in Europe Conference Exhibition (DATE), 2017},
title="{BITMAN: A Tool and API for FPGA Bitstream Manipulations}",
year={2017},
volume={},
number={},
pages={894-897},
keywords={application program interfaces;field programmable gate arrays;performance evaluation;BITMAN;API;FPGA bitstream manipulations;manipulating configuration bitstreams;Vivado tool;Xilinx FPGA;Virtex-6 series;Virtex-7 series;high-level commands;UltraScale series;UltraScale+ series;routing clock networks;rerouting signal connections;CAD tools;CPU;Field programmable gate arrays;Clocks;Routing;Tools;Fabrics;Digital signal processing;Hardware},
doi={10.23919/DATE.2017.7927114},
ISSN={1558-1101},
month={March},}

@Inproceedings{Soni:2013,
author={R. K. Soni and N. Steiner and M. French},
booktitle={2013 IEEE 21st Annual International Symposium on Field-Programmable Custom Computing Machines},
title="{Open-Source Bitstream Generation}",
year={2013},
volume={},
number={},
pages={105-112},
keywords={field programmable gate arrays;logic design;network routing;public domain software;open-source bitstream generation tool;Torc;FPGA design flow;end-user license agreement terms;micro-bitstream library creation;Virtex5;Xilinx architectures;routing resources;logic resources;field-programmable gate arrays;Routing;Libraries;Table lookup;Field programmable gate arrays;Clocks;Equations;Hardware;bitgen;embedded;autonomous},
doi={10.1109/FCCM.2013.45},
ISSN={},
month={April},}

@Mastersthesis{Soni:2013b,
author = {Ritesh K. Soni},
title = "{Open-Source FPGA Bitstream Generation}",
school = {Virginia Tech},
source = {https://vtechworks.lib.vt.edu/handle/10919/51836},
month= {August},
year = {2013},
}

@Inproceedings{Goeders:2018,
author={J. Goeders and T. Gaskin and B. Hutchings},
booktitle={2018 IEEE 26th Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM)},
title="{Demand Driven Assembly of FPGA Configurations Using Partial Reconfiguration, Ubuntu Linux, and PYNQ}",
year={2018},
volume={},
number={},
pages={149-156},
keywords={Hardware;Pins;Linux;Field programmable gate arrays;Standards;Kernel;FPGA;Partial Reconfiguration;Linux;PYNQ},
doi={10.1109/FCCM.2018.00032},
ISSN={2576-2621},
month={April},
}

@Inproceedings{Cannon:2018,
author={M. Cannon and A. Keller and M. Wirthlin},
booktitle={2018 IEEE 26th Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM)},
title="{Improving the Effectiveness of TMR Designs on FPGAs with SEU-Aware Incremental Placement}",
year={2018},
volume={},
number={},
pages={141-148},
keywords={Tunneling magnetoresistance;Field programmable gate arrays;Reliability;Routing;Maintenance engineering;Circuit faults;Testing;Field Programmable Gate Array (FPGA);Triple Modular Redundancy (TMR);reliability;common mode failures;Single Event Effect (SEE);Single Event Upset (SEU);fault injection;radiation testing},
doi={10.1109/FCCM.2018.00031},
ISSN={2576-2621},
month={April},
}

@article{Dijkstra:1959,
 author = {Dijkstra, E. W.},
 title = "{A Note on Two Problems in Connexion with Graphs}",
 journal = {Numer. Math.},
 issue_date = {December  1959},
 volume = {1},
 number = {1},
 month = dec,
 year = {1959},
 issn = {0029-599X},
 pages = {269--271},
 numpages = {3},
 url = {http://dx.doi.org/10.1007/BF01386390},
 doi = {10.1007/BF01386390},
 acmid = {2722945},
 publisher = {Springer-Verlag New York, Inc.},
 address = {Secaucus, NJ, USA},
} 

@Inproceedings{Petelin:2016,
author={O. Petelin and V. Betz},
booktitle={2016 26th International Conference on Field Programmable Logic and Applications (FPL)},
title="{The Speed of Diversity: Exploring Complex FPGA Routing Topologies for the Global Metal Layer}",
year={2016},
volume={},
number={},
pages={1-10},
keywords={field programmable gate arrays;interconnections;network routing;wire RC delay;technology scaling;FPGA architects;metal stack;inter-logic-block wiring;least-resistive upper metal layers;interconnect topologies;physical models;VPR architectures;complex interconnect patterns;modern unidirectional architectures;semi-global metal layers;critical path routing delay;global layer wires;VPR switch pattern;Wires;Metals;Routing;Switches;Field programmable gate arrays;Delays;Computer architecture},
doi={10.1109/FPL.2016.7577326},
ISSN={1946-1488},
month={Aug},
}

@Inproceedings{Wolf:2013,
    author={Wolf, Clifford and Glaser, Johann},
    year={2013},
    title="{Yosys - A Free Verilog Synthesis Suite}",
    booktitle={Proceedings of Austrochip 2013},
    month={Oct},
}

@online{Wolf:2018,
    title = "{Yosys Manual}",
    url = "http://www.clifford.at/yosys/files/yosys_manual.pdf",
    lastaccessed = "September 16, 2018",
}


@online{pynq,
    author = "{Xilinx}",
    title = "{PYNQ: Pynthon Productivity for ZYNQ}",
    url = "http://www.pynq.io",
    lastaccessed = "September 12, 2018",
}

@online{nextpnr:2018,
    title = "{nextpnr -- A Portable FPGA Place and Route Tool}",
    url = "https://github.com/YosysHQ/nextpnr",
    lastaccessed = "August 30, 2018",
}

@Inproceedings{Hung:2013,
author={E. Hung and F. Eslami and S. J. E. Wilton},
booktitle={2013 IEEE 21st Annual International Symposium on Field-Programmable Custom Computing Machines},
title="{Escaping the Academic Sandbox: Realizing VPR Circuits on Xilinx Devices}",
year={2013},
volume={},
number={},
pages={45-52},
keywords={CAD;field programmable gate arrays;hardware description languages;network routing;public domain software;academic sandbox;VPR circuits;open-source method;FPGA CAD researchers;Xilinx devices;verilog-to-routing suite;place-and-route CAD tool;Xilinx bitstreams;Xilinx design language;XDL;map netlist;par tool;Virtex-6 device;CAD runtime;closed-source equivalent;physical measurements;on-chip power consumption;die temperature;VTR-to-bitstream;heterogeneous packing;size 40 nm;Field programmable gate arrays;Video recording;Design automation;Hardware design languages;Routing;Table lookup;Digital signal processing;VPR;XDL;Bitstream;Power;Temperature},
doi={10.1109/FCCM.2013.40},
ISSN={},
month={April},
}

@Inproceedings{Hung:2015,
author={E. Hung},
booktitle={2015 25th International Conference on Field Programmable Logic and Applications (FPL)},
title="{Mind the (Synthesis) Gap: Examining Where Academic FPGA Tools Lag Behind Industry}",
year={2015},
volume={},
number={},
pages={1-4},
keywords={field programmable gate arrays;hardware description languages;synthesis gap;academic FPGA tools;VTR-to-Bitstream;open-source toolchain;Verilog input;Xilinx commercial FPGA architecture;industrial FPGA tools;front-end tools;Routing;Field programmable gate arrays;Hardware design languages;Video recording;Table lookup;Runtime;Timing},
doi={10.1109/FPL.2015.7294007},
ISSN={1946-147X},
month={Sept},
}

@online{Intel:2018,
    author = "{Intel}",
    title = "{Intel Quartus Prime Standard Edition Software and Device Support Release Notes}",
    url = "https://www.intel.com/content/dam/altera-www/global/en_US/pdfs/literature/rn/rn-qts-std-dev-support.pdf",
    lastaccessed = "August 21, 2018",
}

@online{IceStorm,
    title = "{Project IceStorm}",
    url = "http://www.clifford.at/icestorm/",
    lastaccessed = "August 21, 2018",
}

@online{Arachne-pnr,
    title = "{Arachne-pnr}",
    url = "https://github.com/YosysHQ/arachne-pnr/",
    lastaccessed = "August 27, 2018",
}

@online{SymbiFlow,
    title = "{SymbiFlow}",
    url = "https://symbiflow.github.io/",
    lastaccessed = "August 27, 2018",
}

@online{nextpnr,
    title = "{nextpnr}",
    url = "https://github.com/YosysHQ/nextpnr",
    lastaccessed = "September 28, 2018",
}

@online{PrjXray,
    title = "{Project X-Ray}",
    url = "https://github.com/SymbiFlow/prjxray/",
    lastaccessed = "August 27, 2018",
}

@online{PrjTrellis,
    title = "{Project Trellis}",
    url = "https://github.com/SymbiFlow/prjtrellis",
    lastaccessed = "September 30, 2018",
}

@online{icoBoard,
    author = "{Trenz Electronic}",
    title = "{icoBoard}",
    url = "http://icoboard.org/",
    lastaccessed = "September 21, 2018",
}

@ARTICLE{Pham:2013,
author={H. Pham and S. Pillement and S. J. Piestrak},
journal={IEEE Transactions on Computers},
title="{Low-Overhead Fault-Tolerance Technique for a Dynamically Reconfigurable Softcore Processor}",
year={2013},
volume={62},
number={6},
pages={1179-1192},
keywords={fault diagnosis;fault tolerant computing;field programmable gate arrays;integrated circuit reliability;logic design;microprocessor chips;radiation effects;reconfigurable architectures;redundancy;SRAM chips;system recovery;low-overhead fault tolerance technique;dynamically reconfigurable softcore processor;softcore processor reliability;SRAM-based FPGA;radiation-induced temporary fault mitigation;single-event upset;SEU;enhanced lockstep scheme;MicroBlaze cores;Xilinx Virtex-5 FPGA;internal temporary configuration upset elimination;internal temporary configuration upset detection;fault detection;fault elimination;configuration engine;PicoBlaze core;triple modular redundancy;TMR;partial reconfiguration;configuration upsets;roll-forward recovery;checkpointing;rollback;permanent fault handling;tiling technique;error recovery time;Field programmable gate arrays;Fault tolerance;Fault tolerant systems;Tunneling magnetoresistance;Context;Hardware;Random access memory;Error recovery;fault injection;fault-tolerance;FPGA;lockstep;reconfigurable system;single-event upset (SEU);softcore processor},
doi={10.1109/TC.2012.55},
ISSN={0018-9340},
month={June},}

@Inproceedings{Lavin:2011,
author={C. Lavin and M. Padilla and J. Lamprecht and P. Lundrigan and B. Nelson and B. Hutchings},
year={2011},
title="{RapidSmith: Do-It-Yourself CAD Tools for Xilinx FPGAs}",
booktitle={2011 21st International Conference on Field Programmable Logic and Applications},
volume={},
number={},
pages={349-355},
keywords={CAD;electronic engineering computing;field programmable gate arrays;CAD Tools;Xilinx FPGA;hypothetical architectures;commercial architectures;Xilinx design language;XDL;API;Field programmable gate arrays;Wires;Tiles;Routing;Design automation;Databases;Data structures;FPGA;Rapid Prototyping;Xilinx;CAD Tools;XDL;RapidSmith;Open Source;Placer;Router},
doi={10.1109/FPL.2011.69},
ISSN={1946-147X},
month={Sept},
}

@Inproceedings{Lavin:2013,
author={C. Lavin and B. Nelson and B. Hutchings},
booktitle={2013 23rd International Conference on Field programmable Logic and Applications},
title="{Impact of Hard Macro Size on FPGA Clock Rate and Place/Route Time}",
year={2013},
volume={},
number={},
pages={1-6},
keywords={field programmable gate arrays;macros;compile time;3-4X clock rate reduction;general-purpose macros;place-route time;FPGA clock rate;hard macro size;Field programmable gate arrays;Benchmark testing;Clocks;Routing;Timing;Fabrics;Acceleration},
doi={10.1109/FPL.2013.6645510},
ISSN={1946-147X},
month={Sept},
}

@Inproceedings{Lavin:2018,
 author={Lavin, Chris and Kaviani, Alireza},
 booktitle={Field-Programmable Custom Computing Machines (FCCM), 2018 IEEE 26th Annual International Symposium on},
 title="{RapidWright: Enabling Custom Crafted Implementations for FPGAs}",
 year={2018},
 month={May},
 pages={},
 keywords={},
 doi={},
}

@article{Luu:2014,
 author = {Luu, Jason and Goeders, Jeffrey and Wainberg, Michael and Somerville, Andrew and Yu, Thien and Nasartschuk, Konstantin and Nasr, Miad and Wang, Sen and Liu, Tim and Ahmed, Nooruddin and Kent, Kenneth B. and Anderson, Jason and Rose, Jonathan and Betz, Vaughn},
 title = "{VTR 7.0: Next Generation Architecture and CAD System for FPGAs}",
 journal = {ACM Trans. Reconfigurable Technol. Syst.},
 issue_date = {June 2014},
 volume = {7},
 number = {2},
 month = jul,
 year = {2014},
 issn = {1936-7406},
 pages = {6:1--6:30},
 articleno = {6},
 numpages = {30},
 url = {http://doi.acm.org/10.1145/2617593},
 doi = {10.1145/2617593},
 acmid = {2617593},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {CAD, FPGA, architecture modeling},
} 

@Inproceedings{Otero:2012,
author={A. Otero and E. de la Torre and T. Riesgo},
booktitle={2012 International Conference on Reconfigurable Computing and {FPGAs}},
title= "{Dreams: A Tool for the design of Dynamically Reconfigurable Embedded and Modular Systems}",
year={2012},
volume={},
number={},
pages={1-8},
keywords={embedded systems;field programmable gate arrays;power aware computing;reconfigurable architectures;dreams;dynamically reconfigurable embedded systems;dynamically reconfigurable modular systems;design productivity;reconfigurable regions;routing conflicts;custom router;FPGA;power aware computing;Routing;Field programmable gate arrays;Ports (Computers);Design automation;Wires;Data structures;Hardware design languages;FPGA;Dynamic and Partial Reconfiguration;Design Flow;CAD Tool;XDL},
doi={10.1109/ReConFig.2012.6416740},
ISSN={2325-6532},
month={Dec},
}

@inproceedings{Steiner:2011,
 author = {Steiner, Neil and Wood, Aaron and Shojaei, Hamid and Couch, Jacob and Athanas, Peter and French, Matthew},
 title = "{Torc: Towards an Open-source Tool Flow}",
 booktitle = {Proceedings of the 19th ACM/SIGDA International Symposium on Field Programmable Gate Arrays},
 series = {FPGA '11},
 year = {2011},
 isbn = {978-1-4503-0554-9},
 location = {Monterey, CA, USA},
 pages = {41--44},
 numpages = {4},
 url = {http://doi.acm.org/10.1145/1950413.1950425},
 doi = {10.1145/1950413.1950425},
 acmid = {1950425},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {c++, edif, fpga, place, route, unpack, xdl, xdlrc},
}

@inproceedings{Swartz:1998,
 author = {Swartz, Jordan S. and Betz, Vaughn and Rose, Jonathan},
 title = "{A Fast Routability-driven Router for FPGAs}",
 booktitle = {Proceedings of the 1998 ACM/SIGDA Sixth International Symposium on Field Programmable Gate Arrays},
 series = {FPGA '98},
 year = {1998},
 isbn = {0-89791-978-5},
 location = {Monterey, California, USA},
 pages = {140--149},
 numpages = {10},
 url = {http://doi.acm.org/10.1145/275107.275134},
 doi = {10.1145/275107.275134},
 acmid = {275134},
 publisher = {ACM},
 address = {New York, NY, USA},
} 

@phdthesis {Steiner:2008,
author = {Steiner, Neil Joseph},
title = "{Autonomous Computing Systems}",
school = {Virginia Tech},
source = {http://scholar.lib.vt.edu/theses/available/etd-04102008-194601},
month={March},
year = {2008},
}

@inproceedings{Haroldsen:2015,
 author = {Haroldsen, Travis and Nelson, Brent and Hutchings, Brad},
 title = "{RapidSmith 2: A Framework for BEL-level CAD Exploration on Xilinx FPGAs}",
 booktitle = {Proceedings of the 2015 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays},
 series = {FPGA '15},
 year = {2015},
 isbn = {978-1-4503-3315-3},
 location = {Monterey, California, USA},
 pages = {66--69},
 numpages = {4},
 url = {http://doi.acm.org/10.1145/2684746.2689085},
 doi = {10.1145/2684746.2689085},
 acmid = {2689085},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {cad framework, fpga, rapidsmith, rapidsmith 2, xilinx, xilinx design language},
}

@inproceedings{White:2014,
author={White, Brad and Nelson, Brent},
booktitle={2014 International Conference on ReConFigurable Computing and {FPGAs} (ReConFig14)},
title="{Tincr --- A Custom CAD Tool Framework for Vivado}",
year={2014},
volume={},
number={},
pages={1-6},
keywords={CAD;data structures;electronic engineering computing;field programmable gate arrays;custom CAD tool framework;Vivado;Tincr;Xilinx FPGA devices;Xilinx design language;XDL;textual representations;data structures;Tel interface;EDIF;constraint files;Routing;Field programmable gate arrays;Design automation;Wires;Pins;Libraries;Integrated circuit interconnections},
doi={10.1109/ReConFig.2014.7032560},
ISSN={2325-6532},
month={Dec},
}

@Mastersthesis{White:2014b,
author = {White, Brad S.},
title = "{Tincr: Integrating Custom CAD Tool Frameworks with the Xilinx Vivado Design Suite}",
school = {Brigham Young University (BYU), Provo, Utah},
source = {https://scholarsarchive.byu.edu/etd/4338},
keywords={FPGA, Vivado, Tcl, CAD tool, Tincr, RapidSmith, Xilinx},
month={Dec},
year = {2014},
}

@inproceedings{Townsend:2017b,
author={Townsend, Thomas and Nelson, Brent},
booktitle={2017 27th International Conference on Field Programmable Logic and Applications (FPL)},
title="{Vivado Design Interface: An Export/Import Capability for Vivado FPGA Designs}",
year={2017},
volume={},
number={},
pages={1-7},
keywords={CAD;field programmable gate arrays;logic design;RapidSmith2 framework;FPGA CAD framework;open-source tool-flow;Vivado Design Interface;external CAD tools;device data structures;Tcl interface;XDL;Xilinx Design Language;Vivado FPGA designs;export/import capability;Vivado design interface;Tools;Computer architecture;Routing;Microprocessors;Field programmable gate arrays;Pins;Wires},
doi={10.23919/FPL.2017.8056809},
ISSN={1946-1488},
month={Sept},
}

@InProceedings{Brayton:2010,
author="Brayton, Robert and Mishchenko, Alan",
editor="Touili, Tayssir and Cook, Byron and Jackson, Paul",
title="{ABC: An Academic Industrial-Strength Verification Tool}",
booktitle="Computer Aided Verification",
year="2010",
publisher="Springer Berlin Heidelberg",
address="Berlin, Heidelberg",
pages="24--40",
abstract="ABC is a public-domain system for logic synthesis and formal verification of binary logic circuits appearing in synchronous hardware designs. ABC combines scalable logic transformations based on And-Inverter Graphs (AIGs), with a variety of innovative algorithms. A focus on the synergy of sequential synthesis and sequential verification leads to improvements in both domains. This paper introduces ABC, motivates its development, and illustrates its use in formal verification.",
isbn="978-3-642-14295-6"
}

@InProceedings{Haroldsen:2016,
author={T. Haroldsen and B. Nelson and B. Hutchings},
booktitle={2016 International Conference on ReConFigurable Computing and {FPGAs} (ReConFig)},
title="{Packing a Modern Xilinx FPGA Using RapidSmith}",
year={2016},
volume={},
number={},
pages={1-6},
keywords={field programmable gate arrays;modern Xilinx FPGA;RapidSmith;academic packing algorithms;Xilinx ISE CAD flow;Xilinx Virtex 6 architecture;benchmark circuits;routing analysis;timing analysis;Routing;Video recording;Switches;Field programmable gate arrays;Algorithm design and analysis;Table lookup;Clustering algorithms},
doi={10.1109/ReConFig.2016.7857180},
ISSN={},
month={Nov},
}

@InProceedings{Betz:1997,
author="Betz, Vaughn and Rose, Jonathan",
editor="Luk, Wayne
and Cheung, Peter Y. K.
and Glesner, Manfred",
title="{VPR: A New Packing, Placement and Routing Tool for FPGA Research}",
booktitle="Field-Programmable Logic and Applications",
year="1997",
publisher="Springer Berlin Heidelberg",
address="Berlin, Heidelberg",
pages="213--222",
abstract="We describe the capabilities of and algorithms used in a new FPGA CAD tool, Versatile Place and Route (VPR). In terms of minimizing routing area, VPR outperforms all published FPGA place and route tools to which we can compare. Although the algorithms used are based on previously known approaches, we present several enhancements that improve run-time and quality. We present placement and routing results on a new set of large circuits to allow future benchmark comparisons of FPGA place and route tools on circuit sizes more typical of today's industrial designs.",
isbn="978-3-540-69557-8"
}

@Article{Ebeling:1995,
author="C. Ebeling and L. McMurchie and S. A. Hauck and S. Burns",
journal="IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
title="{Placement and Routing Tools for the Triptych FPGA}",
year="1995",
volume="3",
number="4",
pages="473-482",
keywords="circuit layout CAD;logic CAD;network routing;field programmable gate arrays;simulated annealing;asynchronous circuits;VLSI;placement tools;routing tools;Triptych FPGA;digital logic;automated software system;automatic mapping tools;logic density;simulated-annealing placement;fine-grained circuits;architecture-adaptive routing algorithm;asynchronous circuits;Montage;Routing;Field programmable gate arrays;Computer architecture;Logic arrays;Logic functions;Simulated annealing;Signal mapping;Software tools;Iterative algorithms;Software systems",
doi="10.1109/92.475966",
ISSN="1063-8210",
month="Dec",
}

@Article{Hart:1968,
author={P. E. Hart and N. J. Nilsson and B. Raphael},
journal={IEEE Transactions on Systems Science and Cybernetics},
title="{A Formal Basis for the Heuristic Determination of Minimum Cost Paths}",
year={1968},
volume={4},
number={2},
pages={100-107},
keywords={Costs;Mathematical programming;Minimization methods;Functional programming;Automatic control;Minimax techniques;Gradient methods;Chemical technology;Automatic programming;Instruction sets},
doi={10.1109/TSSC.1968.300136},
ISSN={0536-1567},
month={July},
}

@Inproceedings{Romanov:2017,
author={A. Romanov and M. Romanov and A. Kharchenko},
booktitle={2017 IEEE Conference of Russian Young Researchers in Electrical and Electronic Engineering (EIConRus)},
title= "{FPGA-Based Control System Reconfiguration Using Open Source Software}" ,
year={2017},
pages={976-981},
keywords={control engineering computing;field programmable gate arrays;hardware description languages;program compilers;public domain software;FPGA-based control system reconfiguration;open source software;open-source synthesis;place-and-route tools;partial reconfiguration technologies;autonomous intelligent control systems;external FPGA development tool;automatic Verilog code generation;Field programmable gate arrays;Control systems;Hardware design languages;Hardware;Open source software;Computers;FPGA;Verilog;control systems;reconfiguration;Yosys;arachne-pnr;IceStorm},
doi={10.1109/EIConRus.2017.7910719},
ISSN={},
month={Feb},
}

@online{Xilinx:2017,
    author = "{Xilinx}",
    title = "{Processing System 7 v5.5: LogiCore IP Product Guide - PG082}",
    lastaccessed = "September 29, 2018",
}

@online{Xilinx:2018,
    author = "{Xilinx}",
    title = "{Memory Recommendations}",
    url = "https://www.xilinx.com/products/design-tools/vivado/memory.html",
    lastaccessed = "August 21, 2018"
}

@online{Xilinx:2018b,
    author = "{Xilinx}",
    title = "{Vivado Design Suite User Guide: Release Notes, Installation, and Licensing - UG973 (v2018.2)}",
    lastaccessed = "August 21, 2018"
}

@online{Xilinx:2018c,
    author = "{Xilinx}",
    title = "{Vivado Design Suite 7 Series FPGA and Zynq-7000 SoC Libraries Guide - UG953 (v2018.2)}",
    url = "https://www.xilinx.com/support/documentation/sw_manuals/xilinx2018_2/ug953-vivado-7series-libraries.pdf",
    lastaccessed = "August 30, 2018",
}

@online{Xilinx:2018d,
    author = "{Xilinx}",
    title = "{Vivado Design Suite User Guide: Partial Reconfiguration - UG909 (v2017.1)}",
    lastaccessed = "September 29, 2018",
}
