<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable filter="All Interfaces" showResetDomains="0" showClockDomains="0">
  <columns>
   <connections preferredWidth="127" />
   <irq preferredWidth="47" />
  </columns>
 </systemtable>
 <library expandedCategories="Library,Project" />
 <window width="1920" height="1020" x="0" y="0" />
 <generation testbench_system="SIMPLE" />
 <hdlexample language="VERILOG" />
</preferences>
