// Seed: 966900807
module module_0 (
    input uwire id_0,
    input tri1 id_1,
    input supply1 id_2,
    input tri id_3,
    output tri0 id_4
);
  assign id_4 = id_2;
  assign module_1.id_10 = 0;
endmodule
module module_1 (
    input tri id_0,
    input supply1 id_1,
    output supply0 id_2,
    input wor id_3,
    input supply1 id_4,
    input wire id_5,
    output supply0 id_6,
    input wor id_7,
    output tri id_8,
    output uwire id_9,
    input tri0 id_10
);
  assign id_8 = id_4;
  assign id_2 = -1;
  module_0 modCall_1 (
      id_0,
      id_7,
      id_1,
      id_7,
      id_9
  );
  wire id_12;
  id_13 :
  assert property (@(negedge -1) 1)
  else $clog2(56);
  ;
  assign id_2 = id_7;
endmodule
