# //  Questa Sim-64
# //  Version 10.7c win64 Aug 18 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do vsim.do
# ** Warning: (vlib-34) Library already exists at "work".
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is admin@DESKTOP-5D0IKE6.
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 06:43:37 on Mar 06,2025
# vlog -reportprogress 300 -sv uart2.v uart2_tb.sv 
# -- Compiling module top
# -- Compiling module uart2_tb
# 
# Top level modules:
# 	uart2_tb
# End time: 06:43:37 on Mar 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -uvmcontrol=all uart2_tb 
# Start time: 06:43:37 on Mar 06,2025
# ** Note: (vsim-3812) Design is being optimized...
# Loading sv_std.std
# Loading work.uart2_tb(fast)
# === UART Testbench Start ===
# Time	TXIN	RXOUT	TXDONE	RXDONE
# 2255	138	138	1	1
# 4535	86	86	1	1
# 6815	188	188	1	1
# 9095	10	10	1	1
# 11375	96	96	1	1
# 13655	31	31	1	1
# 15935	139	139	1	1
# 18215	51	51	1	1
# 20495	31	31	1	1
# 22775	116	116	1	1
# === UART Testbench Finished ===
# ** Note: $stop    : uart2_tb.sv(27)
#    Time: 22775 ps  Iteration: 0  Instance: /uart2_tb
# Break at uart2_tb.sv line 27
add wave -position insertpoint sim:/uart2_tb/*
# (vish-4014) No objects found matching '/uart2_tb/*'.
vsim -voptargs=+acc work.uart2_tb
# End time: 06:44:11 on Mar 06,2025, Elapsed time: 0:00:34
# Errors: 1, Warnings: 0
# vsim -voptargs="+acc" work.uart2_tb 
# Start time: 06:44:11 on Mar 06,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Note: (vopt-143) Recognized 2 FSMs in module "top(fast)".
# Loading sv_std.std
# Loading work.uart2_tb(fast)
# Loading work.top(fast)
# ** Error (suppressible): (vsim-3009) [TSCALE] - Module 'uart2_tb' does not have a timeunit/timeprecision specification in effect, but other modules do.
#    Time: 0 ns  Iteration: 0  Instance: /uart2_tb/dut File: uart2.v
# Error loading design
# End time: 06:44:13 on Mar 06,2025, Elapsed time: 0:00:02
# Errors: 1, Warnings: 0
