//copy from https://www.cnblogs.com/shengansong/archive/2012/04/25/2469795.html
//clk_divn.v / Verilog

module clk_divn
#(parameter CLK_DIVN_WIDTH = 8)
(
    input i_clk,
    input i_resetn,
    input [CLK_DIVN_WIDTH-1:0] i_divn,
    output o_clk
);

// parameter N     = 3;

reg [CLK_DIVN_WIDTH-1:0] s_cnt_p;// ä¸Šå‡æ²¿è®¡æ•°å•ä½?
reg [CLK_DIVN_WIDTH-1:0] s_cnt_n;// ä¸‹é™æ²¿è®¡æ•°å•ä½?
reg             s_clk_p;// ä¸Šå‡æ²¿æ—¶é’?
reg             s_clk_n;// ä¸‹é™æ²¿æ—¶é’?

// å…¶ä¸­i_divn==1æ˜¯åˆ¤æ–­ä¸åˆ†é¢‘ï¼Œi_divn[0]æ˜¯åˆ¤æ–­æ˜¯å¥‡æ•°è¿˜æ˜¯å¶æ•°ï¼?
// è‹¥ä¸º1åˆ™æ˜¯å¥‡æ•°åˆ†é¢‘ï¼Œè‹¥æ˜¯å¶æ•°åˆ™æ˜¯å¶æ•°åˆ†é¢‘ã??
assign o_clk = (i_divn == 1) ? i_clk : (i_divn[0]) ? (s_clk_p | s_clk_n) : (s_clk_p);

always @(posedge i_clk or negedge i_resetn) begin
    if (!i_resetn) begin
        s_cnt_p <= 0;
        s_cnt_n <= 0;
    end
    else if (s_cnt_p == (i_divn-1)) begin
        s_cnt_p <= 0;
    end
    else begin
        s_cnt_p <= s_cnt_p + 1;
    end
end

always @(posedge i_clk or negedge i_resetn)
begin
    if (!i_resetn) begin
        // æ­¤å¤„è®¾ç½®ä¸?0ä¹Ÿæ˜¯å¯ä»¥çš„ï¼Œè¿™ä¸ªæ²¡æœ‰ç¡¬æ?§çš„è¦æ±‚ï¼?
        // ä¸ç®¡æ˜¯å–0è¿˜æ˜¯å?1ç»“æœéƒ½æ˜¯æ­£ç¡®çš„ã??
        s_clk_p <= 0;
        /* i_divn æ•´ä½“å‘å³ç§»åŠ¨ä¸?ä½ï¼Œæœ?é«˜ä½è¡¥é›¶ï¼Œå…¶å®å°±æ˜¯i_divn/2ï¼?
        * ä¸è¿‡åœ¨è®¡ç®—å¥‡æ•°çš„æ—¶å?™æœ‰å¾ˆæ˜æ˜¾çš„ä¼˜è¶Šæ€?'
        */
   end
   else if (s_cnt_p < (i_divn>>1)) begin
       s_clk_p <= 1;
   end
   else begin
       s_clk_p <= 0;
   end
end

always @(negedge i_clk or negedge i_resetn)
begin
    if (!i_resetn) begin
        s_cnt_n <= 0;
    end
    else if (s_cnt_n == (i_divn-1)) begin
        s_cnt_n <= 0;
    end
    else begin
        s_cnt_n <= s_cnt_n + 1;
    end
end

always @(negedge i_clk or negedge i_resetn) begin
    if (!i_resetn) begin
        s_clk_n <= 0;
    end
    else if (s_cnt_n < (i_divn>>1)) begin
        s_clk_n <= 1;
    end
    else begin
        s_clk_n <= 0;
    end
end

endmodule

