INFO::INGRESS Tables 4, Tables-Predicates 0
Tables:
D_mpu_only, C_idx, B_tcam, A_hash, 

INFO::Table-Predicates:


INFO::EGRESS Tables 0, Tables-Predicates 0
Tables:


INFO::Table-Predicates:


DEBUG::INGRESS:0: ['D_mpu_only', 'C_idx', 'B_tcam', 'A_hash']
DEBUG::INGRESS:D_mpu_only:MPU_ONLY:Initial K,I: K:[]
I:[]
DEBUG::INGRESS:D_mpu_only:MPU_ONLY:bit2byte changes to K,I
DEBUG::INGRESS:D_mpu_only:(k,I) new:(0, 0) old:(0,0)
DEBUG::INGRESS:D_mpu_only:MPU_ONLY:Final K,I: K:[], K-bits:[]
I1:[], I2:[], I-bits[]
DEBUG::INGRESS:C_idx:EXACT_IDX:Initial K,I: K:[(768, 8)]
I:[]
DEBUG::INGRESS:C_idx:EXACT_IDX:bit2byte changes to K,I
DEBUG::INGRESS:C_idx:(k,I) new:(8, 0) old:(8,0)
DEBUG::INGRESS:C_idx:EXACT_IDX:Final K,I: K:[(768, 8)], K-bits:[]
I1:[], I2:[], I-bits[]
DEBUG::INGRESS:B_tcam:TERNARY:Initial K,I: K:[(508, 2), (592, 128), (776, 32)]
I:[]
DEBUG::INGRESS:B_tcam:TERNARY:bit2byte changes to K,I
DEBUG::INGRESS:B_tcam:(k,I) new:(162, 0) old:(162,0)
DEBUG::INGRESS:B_tcam:TERNARY:Final K,I: K:[(592, 128), (776, 32)], K-bits:[(508, 2)]
I1:[], I2:[], I-bits[]
DEBUG::INGRESS:A_hash:EXACT_HASH:Initial K,I: K:[(512, 48), (808, 16)]
I:[]
DEBUG::INGRESS:A_hash:EXACT_HASH:bit2byte changes to K,I
DEBUG::INGRESS:A_hash:(k,I) new:(64, 0) old:(64,0)
DEBUG::INGRESS:A_hash:EXACT_HASH:Final K,I: K:[(512, 48), (808, 16)], K-bits:[]
I1:[], I2:[], I-bits[]
DEBUG::Table predication values (False =0, True=1 X=don't care)
DEBUG::INGRESS:Stage 0: Active Conditions []
INFO::INGRESS:Stage 0: Execute all tables
DEBUG::INGRESS:Stage 0: X : ['D_mpu_only', 'C_idx', 'B_tcam', 'A_hash']
DEBUG::Table predication values (False =0, True=1 X=don't care)
DEBUG::INGRESS:D_mpu_only:Table-Logical-Profile: 
DEBUG::INGRESS:C_idx:Table-Logical-Profile: [-1] : byte_sel [96] :		bit_sel []
DEBUG::INGRESS:Create 1 key_makers for C_idx
DEBUG::INGRESS:B_tcam:Table-Logical-Profile: [-1] : byte_sel [74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 97, 98, 99, 100] :		bit_sel [508, 509]
DEBUG::INGRESS:Create 1 key_makers for B_tcam
DEBUG::INGRESS:A_hash:Table-Logical-Profile: [-1] : byte_sel [64, 65, 66, 67, 68, 69, 101, 102] :		bit_sel []
DEBUG::INGRESS:Create 1 key_makers for A_hash
DEBUG::Per Flit Tables[0] = [B_tcam]
DEBUG::Per Flit Tables[1] = [C_idx, B_tcam, A_hash]
DEBUG::Per Flit Tables[2] = []
DEBUG::Per Flit Tables[3] = []
DEBUG::Per Flit Tables[4] = []
DEBUG::Per Flit Tables[5] = []
DEBUG::Per Flit Tables[6] = []
DEBUG::Per Flit Tables[7] = []
DEBUG::INGRESS:start km allocation for all tables - [[B_tcam], [C_idx, B_tcam, A_hash], [], [], [], [], [], []]
DEBUG::Start _allocate_km[0] for B_tcam flit 0
DEBUG::INGRESS:0:B_tcam:[flit 0] Assign key_maker[0] 0
DEBUG::INGRESS:0:B_tcam:[flit 1] Assign key_maker[0] 0
DEBUG::Start _allocate_km[0] for C_idx flit 1
DEBUG::INGRESS:0:C_idx:[flit 1] Assign key_maker[0] 1
DEBUG::Start _allocate_km[0] for A_hash flit 1
DEBUG::INGRESS:0:A_hash:[flit 1] Assign key_maker[0] 2
DEBUG::INGRESS:stage 0: profile 0:Last cycle used = 3
DEBUG::INGRESS:Stage: 0:profile 0:Table sequencer -
DEBUG::(INGRESS,0,0):0:(tbl: D_mpu_only	, adv_flit: True, used: True, is_last: False, fid 0)

DEBUG::(INGRESS,0,0):1:(tbl: B_tcam	, adv_flit: False, used: True, is_last: False, fid 1)

DEBUG::(INGRESS,0,0):2:(tbl: A_hash	, adv_flit: False, used: True, is_last: False, fid 1)

DEBUG::(INGRESS,0,0):3:(tbl: C_idx	, adv_flit: True, used: True, is_last: True, fid 1)

DEBUG::C_idx:Using km0 byte_location 8 as k-end
DEBUG::C_idx:start_key_off 0 end_key_off 8, key_size 8
DEBUG::INGRESS:C_idx:Fixed index location by +8 : 8,16
DEBUG::B_tcam:start_key_off 0 end_key_off 162, key_size 162
DEBUG::A_hash:Using km0 byte_location 64 as k-end
DEBUG::A_hash:start_key_off 0 end_key_off 64, key_size 64
DEBUG::B_tcam:start_key_off 0 end_key_off 162, key_size 162
DEBUG::A_hash:Using km0 byte_location 64 as k-end
DEBUG::A_hash:start_key_off 0 end_key_off 64, key_size 64
DEBUG::KM_PROF:Direction,Stage,hw_id,Mode,Table,Type,start_key_off,end_key_off,profile_size
DEBUG::KM_PROF:INGRESS,0,0,0,C_idx,EXACT_IDX,8,16,2
DEBUG::KM_PROF:INGRESS,0,1,0,B_tcam,TERNARY,0,162,21
DEBUG::KM_PROF:INGRESS,0,2,0,A_hash,EXACT_HASH,0,64,8
DEBUG::Program Table Info:-----
DEBUG::D_mpu_only:km=0 
DEBUG::C_idx:km=1 
DEBUG::B_tcam:km=0 
DEBUG::A_hash:km=2 
INFO::INGRESS:Stage 0: Total Key Maker used 3, Km_profiles used 3
DEBUG::====== Table Information =====
DEBUG::Direction,Stage,Name,Id,Type,#Entries,K,(K+I),D,(K+D),SRAM size(b),TCAM size(b),i1(b),i2(b),i_in_key
DEBUG::INGRESS,0,D_mpu_only,1,MPU_ONLY,1,-1,-1,0,0,0,0,0,0,0
DEBUG::INGRESS,0,C_idx,2,EXACT_IDX,256,8,8,8,8,2048,0,0,0,0
DEBUG::INGRESS,0,B_tcam,3,TERNARY,16,162,162,8,8,128,2592,0,0,0
DEBUG::INGRESS,0,A_hash,4,EXACT_HASH,64,64,64,0,64,4096,0,0,0,0
DEBUG::Table K-I Info(per-flit): D_mpu_only
DEBUG::keys: []
DEBUG::input: []
DEBUG::Table K-I Info(per-flit): C_idx
DEBUG::k_phvs[1]: [(768, 8)]
DEBUG::keys: [(([768]:ipv4.ttl d=INGRESS w=8 ohi=False union=False hv=False meta=False internal=False flit_pad=False relo=False)
, P4_MATCH_EXACT, None)]
DEBUG::input: []
DEBUG::Table K-I Info(per-flit): B_tcam
DEBUG::k_bits[0]: [(508, 2)]
DEBUG::k_phvs[1]: [(592, 128), (776, 32)]
DEBUG::keys: [(([508]:ipv4.valid d=INGRESS w=1 ohi=False union=False hv=True meta=False internal=True flit_pad=False relo=False)
, P4_MATCH_TERNARY, None), (([509]:ipv6.valid d=INGRESS w=1 ohi=False union=False hv=True meta=False internal=True flit_pad=False relo=False)
, P4_MATCH_TERNARY, None), (([592]:ipv6.dstAddr d=INGRESS w=128 ohi=False union=False hv=False meta=False internal=False flit_pad=False relo=False)
, P4_MATCH_TERNARY, None), (([776]:ipv4.dstAddr d=INGRESS w=32 ohi=False union=False hv=False meta=False internal=False flit_pad=False relo=False)
, P4_MATCH_TERNARY, None)]
DEBUG::input: []
DEBUG::Table K-I Info(per-flit): A_hash
DEBUG::k_phvs[1]: [(512, 48), (808, 16)]
DEBUG::keys: [(([512]:ethernet.dstAddr d=INGRESS w=48 ohi=False union=False hv=False meta=False internal=False flit_pad=False relo=False)
, P4_MATCH_EXACT, None), (([808]:udp.dstPort d=INGRESS w=16 ohi=False union=False hv=False meta=False internal=False flit_pad=False relo=False)
, P4_MATCH_EXACT, None)]
DEBUG::input: []
DEBUG::----- Table Flit Information (INGRESS) -----
DEBUG::Table,stage,flit_0,flit_1,flit_2,flit_3,flit_4,flit_5,flit_6,flit_7
DEBUG::D_mpu_only,0, , , , , , , , ,
DEBUG::C_idx,0, ,Y, , , , , , ,
DEBUG::B_tcam,0,Y,Y, , , , , , ,
DEBUG::A_hash,0, ,Y, , , , , , ,
DEBUG::----- Table KM Information (INGRESS) -----
DEBUG::D_mpu_only:km=0 
DEBUG::C_idx:km=1 
DEBUG::B_tcam:km=0 
DEBUG::A_hash:km=2 
DEBUG::D_mpu_only:Keys (0) = []

DEBUG::D_mpu_only:Input flds []

DEBUG::C_idx:Keys (1) = [(([768]:ipv4.ttl d=INGRESS w=8 ohi=False union=False hv=False meta=False internal=False flit_pad=False relo=False)
, P4_MATCH_EXACT, None)]

DEBUG::C_idx:Input flds []

DEBUG::B_tcam:Keys (4) = [(([508]:ipv4.valid d=INGRESS w=1 ohi=False union=False hv=True meta=False internal=True flit_pad=False relo=False)
, P4_MATCH_TERNARY, None), (([509]:ipv6.valid d=INGRESS w=1 ohi=False union=False hv=True meta=False internal=True flit_pad=False relo=False)
, P4_MATCH_TERNARY, None), (([592]:ipv6.dstAddr d=INGRESS w=128 ohi=False union=False hv=False meta=False internal=False flit_pad=False relo=False)
, P4_MATCH_TERNARY, None), (([776]:ipv4.dstAddr d=INGRESS w=32 ohi=False union=False hv=False meta=False internal=False flit_pad=False relo=False)
, P4_MATCH_TERNARY, None)]

DEBUG::B_tcam:Input flds []

DEBUG::A_hash:Keys (2) = [(([512]:ethernet.dstAddr d=INGRESS w=48 ohi=False union=False hv=False meta=False internal=False flit_pad=False relo=False)
, P4_MATCH_EXACT, None), (([808]:udp.dstPort d=INGRESS w=16 ohi=False union=False hv=False meta=False internal=False flit_pad=False relo=False)
, P4_MATCH_EXACT, None)]

DEBUG::A_hash:Input flds []

DEBUG::====== Table Information =====
DEBUG::Direction,Stage,Name,Id,Type,#Entries,K,(K+I),D,(K+D),SRAM size(b),TCAM size(b),i1(b),i2(b),i_in_key
DEBUG::----- Table Flit Information (EGRESS) -----
DEBUG::Table,stage,flit_0,flit_1,flit_2,flit_3,flit_4,flit_5,flit_6,flit_7
DEBUG::----- Table KM Information (EGRESS) -----
INFO::INGRESS:====== Table Engine Output Generation: stage 0 ======
DEBUG::INGRESS:0:Program km_profile[0]:
DEBUG::byte_sel[0] ['0x3FF', '96', '0x3FF', '0x3FF', '0x3FF', '0x3FF', '0x3FF', '0x3FF', '0x3FF', '0x3FF', '0x3FF', '0x3FF', '0x3FF', '0x3FF', '0x3FF', '0x3FF', '0x3FF', '0x3FF', '0x3FF', '0x3FF', '0x3FF', '0x3FF', '0x3FF', '0x3FF', '0x3FF', '0x3FF', '0x3FF', '0x3FF', '0x3FF', '0x3FF', '0x3FF', '0x3FF']
bit_sel[0] ['0x1FFF', '0x1FFF', '0x1FFF', '0x1FFF', '0x1FFF', '0x1FFF', '0x1FFF', '0x1FFF', '0x1FFF', '0x1FFF', '0x1FFF', '0x1FFF', '0x1FFF', '0x1FFF', '0x1FFF', '0x1FFF']
bit_locs [0]-, [1]-
DEBUG::INGRESS:0:Program km_profile[1]:
DEBUG::byte_sel[32] ['74', '75', '76', '77', '78', '79', '80', '81', '82', '83', '84', '85', '86', '87', '88', '89', '97', '98', '99', '100', '0x3FF', '0x3FF', '0x3FF', '0x3FF', '0x3FF', '0x3FF', '0x3FF', '0x3FF', '0x3FF', '0x3FF', '0x3FF', '0x3FF']
bit_sel[16] ['0x1FFF', '0x1FFF', '0x1FFF', '0x1FFF', '0x1FFF', '0x1FFF', '0x1FFF', '0x1FFF', '0x1FFF', '0x1FFF', '0x1FFF', '0x1FFF', '0x1FFF', '0x1FFF', '0x2', '0x3']
bit_locs [2]20, [3]-
DEBUG::INGRESS:0:Program km_profile[2]:
DEBUG::byte_sel[64] ['64', '65', '66', '67', '68', '69', '101', '102', '0x3FF', '0x3FF', '0x3FF', '0x3FF', '0x3FF', '0x3FF', '0x3FF', '0x3FF', '0x3FF', '0x3FF', '0x3FF', '0x3FF', '0x3FF', '0x3FF', '0x3FF', '0x3FF', '0x3FF', '0x3FF', '0x3FF', '0x3FF', '0x3FF', '0x3FF', '0x3FF', '0x3FF']
bit_sel[32] ['0x1FFF', '0x1FFF', '0x1FFF', '0x1FFF', '0x1FFF', '0x1FFF', '0x1FFF', '0x1FFF', '0x1FFF', '0x1FFF', '0x1FFF', '0x1FFF', '0x1FFF', '0x1FFF', '0x1FFF', '0x1FFF']
bit_locs [4]-, [5]-
DEBUG::INGRESS:Stage 0:Table profile TCAM[0]:(val 0, mask 0): prof_val 0, [D_mpu_only, C_idx, B_tcam, A_hash], mpu_res 4
DEBUG::INGRESS:Stage[0]:cap_te_csr_dhs_table_profile_ctrl_sram_entry[0]:
	km_mode0 = 0, 	km_profile0 = 1, 	km_new_key0 = 1
	km_mode1 = -1, 	km_profile1 = -1, 	km_new_key1 = -1
	km_mode2 = -1, 	km_profile2 = -1, 	km_new_key2 = -1
	km_mode3 = -1, 	km_profile3 = -1, 	km_new_key3 = -1
	tableid = 1, 	hash_sel = 0, 	lkup = 1, 	adv_phv_flit = 1, 	done = 0

DEBUG::INGRESS:Stage[0]:cap_te_csr_dhs_table_profile_ctrl_sram_entry[1]:
	km_mode0 = 0, 	km_profile0 = 1, 	km_new_key0 = 0
	km_mode1 = 0, 	km_profile1 = 0, 	km_new_key1 = 1
	km_mode2 = 0, 	km_profile2 = 2, 	km_new_key2 = 1
	km_mode3 = -1, 	km_profile3 = -1, 	km_new_key3 = -1
	tableid = 3, 	hash_sel = 0, 	lkup = 4, 	adv_phv_flit = 0, 	done = 0

DEBUG::INGRESS:Stage[0]:cap_te_csr_dhs_table_profile_ctrl_sram_entry[2]:
	km_mode0 = 0, 	km_profile0 = 1, 	km_new_key0 = 0
	km_mode1 = 0, 	km_profile1 = 0, 	km_new_key1 = 1
	km_mode2 = 0, 	km_profile2 = 2, 	km_new_key2 = 1
	km_mode3 = -1, 	km_profile3 = -1, 	km_new_key3 = -1
	tableid = 4, 	hash_sel = 0, 	lkup = 2, 	adv_phv_flit = 0, 	done = 0

DEBUG::INGRESS:Stage[0]:cap_te_csr_dhs_table_profile_ctrl_sram_entry[3]:
	km_mode0 = 0, 	km_profile0 = 1, 	km_new_key0 = 0
	km_mode1 = 0, 	km_profile1 = 0, 	km_new_key1 = 1
	km_mode2 = 0, 	km_profile2 = 2, 	km_new_key2 = 1
	km_mode3 = -1, 	km_profile3 = -1, 	km_new_key3 = -1
	tableid = 2, 	hash_sel = 0, 	lkup = 6, 	adv_phv_flit = 1, 	done = 1

DEBUG::INGRESS:Stage[0]:Table D_mpu_only:cap_te_csr_cfg_table_property[1]:
	axi = 1
	key_mask_hi = 513, 	key_mask_lo = 513
	fullkey_km_sel0 = 0x0, 	fullkey_km_sel1 = 0, 
	lock_en = 0
	mpu_pc_dyn = 0, 	mpu_pc_loc = 0, 	mpu_pc = 0x2FEED00, 	mpu_pc_raw = 0
	mpu_pc_ofst_err = 0, 	mpu_vec = 0xF
	addr_base = 0, 	addr_sz = 0x20, 	addr_shift = 0
	lg2_entry_size = 0
	addr_vf_id_en = 0, 	addr_vf_id_loc = 0
	chain_shift = 0

DEBUG::INGRESS:Stage[0]:Table C_idx:cap_te_csr_cfg_table_property[2]:
	axi = 1
	key_mask_hi = 504, 	key_mask_lo = 31
	fullkey_km_sel0 = 0x0, 	fullkey_km_sel1 = 1, 
	lock_en = 0
	mpu_pc_dyn = 0, 	mpu_pc_loc = 0, 	mpu_pc = 0x2FEED00, 	mpu_pc_raw = 0
	mpu_pc_ofst_err = 0, 	mpu_vec = 0xF
	addr_base = 0, 	addr_sz = 8, 	addr_shift = 0
	lg2_entry_size = 0
	addr_vf_id_en = 0, 	addr_vf_id_loc = 0
	chain_shift = 0

DEBUG::INGRESS:Stage[0]:Table B_tcam:cap_te_csr_cfg_table_property[3]:
	axi = 1
	key_mask_hi = 512, 	key_mask_lo = 350
	fullkey_km_sel0 = 0x0, 	fullkey_km_sel1 = 0, 
	lock_en = 0
	mpu_pc_dyn = 1, 	mpu_pc_loc = 0, 	mpu_pc = 0x2FEED00, 	mpu_pc_raw = 0
	mpu_pc_ofst_err = 0, 	mpu_vec = 0xF
	addr_base = 0, 	addr_sz = 0x20, 	addr_shift = 0
	lg2_entry_size = 0
	addr_vf_id_en = 0, 	addr_vf_id_loc = 0
	chain_shift = 0

DEBUG::INGRESS:Stage[0]:Table A_hash:cap_te_csr_cfg_table_property[4]:
	axi = 1
	key_mask_hi = 512, 	key_mask_lo = 448
	fullkey_km_sel0 = 0x0, 	fullkey_km_sel1 = 2, 
	lock_en = 0
	mpu_pc_dyn = 0, 	mpu_pc_loc = 0, 	mpu_pc = 0x2FEED00, 	mpu_pc_raw = 0
	mpu_pc_ofst_err = 0, 	mpu_vec = 0xF
	addr_base = 0, 	addr_sz = 6, 	addr_shift = 0
	lg2_entry_size = 0
	addr_vf_id_en = 0, 	addr_vf_id_loc = 0
	chain_shift = 0

INFO::Generating cap pics ...
INFO::Done generating cap pics.
