$date
	Sun Oct 23 01:26:20 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#71361
b11101 !
1"
#71362
b11101 &
b11101 %
1$
#71363
0"
#71366
b1011000 &
b1011000 %
#71370
b101100 &
b101100 %
#71374
b10110 &
b10110 %
#71378
b1011 &
b1011 %
#71382
b100010 &
b100010 %
#71386
b10001 &
b10001 %
#71390
b110100 &
b110100 %
#71394
b11010 &
b11010 %
#71398
b1101 &
b1101 %
#71402
b101000 &
b101000 %
#71406
b10100 &
b10100 %
#71410
b1010 &
b1010 %
#71414
b101 &
b101 %
#71418
b10000 &
b10000 %
#71422
b1000 &
b1000 %
#71426
b100 &
b100 %
#71430
b10 &
b10 %
#71434
b1 &
b1 %
1#
#71438
b0 &
0#
b0 %
0$
#1069908
b10101 !
1"
#1069910
b10101 &
b10101 %
1$
#1069911
0"
#1069914
b1000000 &
b1000000 %
#1069918
b100000 &
b100000 %
#1069922
b10000 &
b10000 %
#1069926
b1000 &
b1000 %
#1069930
b100 &
b100 %
#1069934
b10 &
b10 %
#1069938
b1 &
b1 %
1#
#1069942
b0 &
0#
b0 %
0$
#2066984
b11000 !
1"
#2066986
b11000 &
b11000 %
1$
#2066987
0"
#2066990
b1100 &
b1100 %
#2066994
b110 &
b110 %
#2066998
b11 &
b11 %
#2067002
b1010 &
b1010 %
#2067006
b101 &
b101 %
#2067010
b10000 &
b10000 %
#2067014
b1000 &
b1000 %
#2067018
b100 &
b100 %
#2067022
b10 &
b10 %
#2067026
b1 &
b1 %
1#
#2067030
b0 &
0#
b0 %
0$
#4500012
