<!-- HTML header for doxygen 1.8.13-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.13.2"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<link rel="icon" href="logo.ico">
<title>HPM SDK: soc/HPM5300/HPM5321/hpm_csr_regs.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="cookie.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="customdoxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><a href="https://www.hpmicro.com/"
     target="_blank"><img alt="Logo" src="logo.png"/></a></td>
  <td id="projectalign" style="padding-left: 1em;">
   <div id="projectname">HPM SDK
   </div>
   <div id="projectbrief">HPMicro Software Development Kit</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.13.2 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() { codefold.init(0); });
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search',true);
  $(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function(){initNavTree('HPM5300_2HPM5321_2hpm__csr__regs_8h_source.html',''); initResizable(true); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="headertitle"><div class="title">hpm_csr_regs.h</div></div>
</div><!--header-->
<div class="contents">
<a href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">/*</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span><span class="comment"> * Copyright (c) 2021-2025 HPMicro</span></div>
<div class="line"><a id="l00003" name="l00003"></a><span class="lineno">    3</span><span class="comment"> *</span></div>
<div class="line"><a id="l00004" name="l00004"></a><span class="lineno">    4</span><span class="comment"> * SPDX-License-Identifier: BSD-3-Clause</span></div>
<div class="line"><a id="l00005" name="l00005"></a><span class="lineno">    5</span><span class="comment"> *</span></div>
<div class="line"><a id="l00006" name="l00006"></a><span class="lineno">    6</span><span class="comment"> */</span></div>
<div class="line"><a id="l00007" name="l00007"></a><span class="lineno">    7</span> </div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span> </div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span><span class="preprocessor">#ifndef HPM_CSR_H</span></div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span><span class="preprocessor">#define HPM_CSR_H</span></div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno">   11</span> </div>
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno">   12</span><span class="comment">/* STANDARD CRS address definition */</span></div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#ac4b67373a4569a927b19779a30c619ba">   13</a></span><span class="preprocessor">#define CSR_USTATUS (0x0)</span></div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#af12d5eaf2d1eef250bf9f16539a2ebe0">   14</a></span><span class="preprocessor">#define CSR_UIE (0x4)</span></div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a6be03e9f1dc341e10a6ea2c129a2b0a0">   15</a></span><span class="preprocessor">#define CSR_UTVEC (0x5)</span></div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a893ec55510e37d73aac64a79675ca34e">   16</a></span><span class="preprocessor">#define CSR_USCRATCH (0x40)</span></div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a3ee381434ece2191ff0f8ad326fffcc0">   17</a></span><span class="preprocessor">#define CSR_UEPC (0x41)</span></div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a2ad7879782aed723463f19cb90dfe496">   18</a></span><span class="preprocessor">#define CSR_UCAUSE (0x42)</span></div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a288b36118dd3db78db9b84765ebd78d7">   19</a></span><span class="preprocessor">#define CSR_UTVAL (0x43)</span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a68989045f199d56e756fbbba44848cd5">   20</a></span><span class="preprocessor">#define CSR_UIP (0x44)</span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a7086e667c65affe87d2c32115193d736">   21</a></span><span class="preprocessor">#define CSR_MSTATUS (0x300)</span></div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#aaa62902f21282250fd975372f9e5e24e">   22</a></span><span class="preprocessor">#define CSR_MISA (0x301)</span></div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#ae75a38ea833c5507d942fad1c98132e1">   23</a></span><span class="preprocessor">#define CSR_MIE (0x304)</span></div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a22f5cd17199a966b4b840dd56d151216">   24</a></span><span class="preprocessor">#define CSR_MTVEC (0x305)</span></div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a0c406c25c8c80d7198f7bf457f38e21d">   25</a></span><span class="preprocessor">#define CSR_MCOUNTEREN (0x306)</span></div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a5c0638be852bb8fe266552e903e5d086">   26</a></span><span class="preprocessor">#define CSR_MHPMEVENT3 (0x323)</span></div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a938f602cf4785d7063da6c853c051c78">   27</a></span><span class="preprocessor">#define CSR_MHPMEVENT4 (0x324)</span></div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a15162dd8d541a809e6fbeef1ed01d09a">   28</a></span><span class="preprocessor">#define CSR_MHPMEVENT5 (0x325)</span></div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a0185093eb5946c8137708e21916dc65e">   29</a></span><span class="preprocessor">#define CSR_MHPMEVENT6 (0x326)</span></div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a26cdef6612f10a48ccfc34739ce70237">   30</a></span><span class="preprocessor">#define CSR_MSCRATCH (0x340)</span></div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a53d62065ed74fd3583cca895e6157c5f">   31</a></span><span class="preprocessor">#define CSR_MEPC (0x341)</span></div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a2f9201d1d05c9fa66480065eda0b9e7f">   32</a></span><span class="preprocessor">#define CSR_MCAUSE (0x342)</span></div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a7e69e2d5c3618dc9274a39e57d54de8d">   33</a></span><span class="preprocessor">#define CSR_MTVAL (0x343)</span></div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a38c553936313dfc3d00ff68083f7c7fa">   34</a></span><span class="preprocessor">#define CSR_MIP (0x344)</span></div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a83987d4e9998a1cca46cd97cf8d809ed">   35</a></span><span class="preprocessor">#define CSR_PMPCFG0 (0x3A0)</span></div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a1a53dfb8b663fc41e8fd7c7b84471eec">   36</a></span><span class="preprocessor">#define CSR_PMPCFG1 (0x3A1)</span></div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a3103e79fb7dc1bc929b55b7daed624cb">   37</a></span><span class="preprocessor">#define CSR_PMPCFG2 (0x3A2)</span></div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a42e3b880f10fb42eb718446a2f3dfa5a">   38</a></span><span class="preprocessor">#define CSR_PMPCFG3 (0x3A3)</span></div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#acecf7350c29d4d7b3eff9334a79eb151">   39</a></span><span class="preprocessor">#define CSR_PMPADDR0 (0x3B0)</span></div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a4b66ab86131f3f9abb77653d946fa801">   40</a></span><span class="preprocessor">#define CSR_PMPADDR1 (0x3B1)</span></div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a793ce1bc309da27c6f3406e63c990ca3">   41</a></span><span class="preprocessor">#define CSR_PMPADDR2 (0x3B2)</span></div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a429c14fe78dcfb064f8a2b40bcd0c6d5">   42</a></span><span class="preprocessor">#define CSR_PMPADDR3 (0x3B3)</span></div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a296a8dd56db1dbc9ce8d23e04a125f1b">   43</a></span><span class="preprocessor">#define CSR_PMPADDR4 (0x3B4)</span></div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a0fdee71fe744c3a76a4fe4566b6d30f7">   44</a></span><span class="preprocessor">#define CSR_PMPADDR5 (0x3B5)</span></div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a380f61e6b334d2f76d3f995c932032ff">   45</a></span><span class="preprocessor">#define CSR_PMPADDR6 (0x3B6)</span></div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a3c32a0bfe8f5558cf3680e865853bd7d">   46</a></span><span class="preprocessor">#define CSR_PMPADDR7 (0x3B7)</span></div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#ad5ca2904320156ece2d409a6203833dd">   47</a></span><span class="preprocessor">#define CSR_PMPADDR8 (0x3B8)</span></div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a37480409a10aee34f38f372686d25c63">   48</a></span><span class="preprocessor">#define CSR_PMPADDR9 (0x3B9)</span></div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#ae23ceb6fb8cb498198b5dd89301527d6">   49</a></span><span class="preprocessor">#define CSR_PMPADDR10 (0x3BA)</span></div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a05cef37120eb5d71e1bb4a2eab968c1f">   50</a></span><span class="preprocessor">#define CSR_PMPADDR11 (0x3BB)</span></div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a4f95495aea52214e593217b25a2683c9">   51</a></span><span class="preprocessor">#define CSR_PMPADDR12 (0x3BC)</span></div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a782c2fb9aba26298db7123758c5932f4">   52</a></span><span class="preprocessor">#define CSR_PMPADDR13 (0x3BD)</span></div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a803fecb49fa82ceabd227df080f692c7">   53</a></span><span class="preprocessor">#define CSR_PMPADDR14 (0x3BE)</span></div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a27b523f4961b4e24098ba0b24aa079bb">   54</a></span><span class="preprocessor">#define CSR_PMPADDR15 (0x3BF)</span></div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a6568db85f99917ea87c730935c11bbec">   55</a></span><span class="preprocessor">#define CSR_TSELECT (0x7A0)</span></div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#aa19ec30b626fd32227442ef0391856a6">   56</a></span><span class="preprocessor">#define CSR_TDATA1 (0x7A1)</span></div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#af25bab37eaa72f7112ec362f869132c4">   57</a></span><span class="preprocessor">#define CSR_MCONTROL (0x7A1)</span></div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a161d2c04add4791b467de4d219a02291">   58</a></span><span class="preprocessor">#define CSR_ICOUNT (0x7A1)</span></div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a58941c66c8e0ad721e1f2f0fb458defd">   59</a></span><span class="preprocessor">#define CSR_ITRIGGER (0x7A1)</span></div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#af09333b24ca672f56201f571ed3edf61">   60</a></span><span class="preprocessor">#define CSR_ETRIGGER (0x7A1)</span></div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#abbf8e2faac7cd1dbe41efea8847dd5d9">   61</a></span><span class="preprocessor">#define CSR_TDATA2 (0x7A2)</span></div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a35efdf3af946e5a33573d57075a5bc08">   62</a></span><span class="preprocessor">#define CSR_TDATA3 (0x7A3)</span></div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a02eda491adeecaccde38050671497ca3">   63</a></span><span class="preprocessor">#define CSR_TEXTRA (0x7A3)</span></div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a82ff16141ee4547c5155723271b39854">   64</a></span><span class="preprocessor">#define CSR_TINFO (0x7A4)</span></div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#acedc99e8f4c75a5d4f2dae53516317d9">   65</a></span><span class="preprocessor">#define CSR_TCONTROL (0x7A5)</span></div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a409814434caf22745092143a383f1995">   66</a></span><span class="preprocessor">#define CSR_MCONTEXT (0x7A8)</span></div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#aeb4790f145987782286ac7a11c389fdd">   67</a></span><span class="preprocessor">#define CSR_SCONTEXT (0x7AA)</span></div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#aa7948071dc3cc9b5b5be073037bafad3">   68</a></span><span class="preprocessor">#define CSR_DCSR (0x7B0)</span></div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a8266449db67493cfa5d1d247a2258239">   69</a></span><span class="preprocessor">#define CSR_DPC (0x7B1)</span></div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#ad95c67f53b8a01a3e125db864065065a">   70</a></span><span class="preprocessor">#define CSR_DSCRATCH0 (0x7B2)</span></div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#ad71293d0ad16a2e80ad06ef306c384e5">   71</a></span><span class="preprocessor">#define CSR_DSCRATCH1 (0x7B3)</span></div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a5a7abfd3679706088142a50995c1bdb8">   72</a></span><span class="preprocessor">#define CSR_MCYCLE (0xB00)</span></div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a204b84adcbccada25ecd7aff3c5a31f5">   73</a></span><span class="preprocessor">#define CSR_MINSTRET (0xB02)</span></div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#ab4ecf0c0a94e6890a7f66b24a3d90570">   74</a></span><span class="preprocessor">#define CSR_MHPMCOUNTER3 (0xB03)</span></div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#aba211e449cb5c1f19d356d6aae77fed6">   75</a></span><span class="preprocessor">#define CSR_MHPMCOUNTER4 (0xB04)</span></div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a49744f82c2fd9ba5952bee02fee31d4c">   76</a></span><span class="preprocessor">#define CSR_MHPMCOUNTER5 (0xB05)</span></div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a44bebd12dfb75d1230904599bacfd084">   77</a></span><span class="preprocessor">#define CSR_MHPMCOUNTER6 (0xB06)</span></div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#ae3368bea588a2fcdf2e7d24707ef4dda">   78</a></span><span class="preprocessor">#define CSR_MCYCLEH (0xB80)</span></div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#aa59d1f570770dc3be6cd493cbb5a12e4">   79</a></span><span class="preprocessor">#define CSR_MINSTRETH (0xB82)</span></div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a723ef168d1e7ffe66875303075956376">   80</a></span><span class="preprocessor">#define CSR_MHPMCOUNTER3H (0xB83)</span></div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#ad31a1402ff7146c42b2018c35f91fff8">   81</a></span><span class="preprocessor">#define CSR_MHPMCOUNTER4H (0xB84)</span></div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a60c30dce15b7a2be53a146006b555e89">   82</a></span><span class="preprocessor">#define CSR_MHPMCOUNTER5H (0xB85)</span></div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a9e13742a1cdd2859c114d53e957d1479">   83</a></span><span class="preprocessor">#define CSR_MHPMCOUNTER6H (0xB86)</span></div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a9e9434c8a5b1f157f1a7b800c26321bb">   84</a></span><span class="preprocessor">#define CSR_CYCLE (0xC00)</span></div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#af68e1fabef0868e0d41d8e69ba55cce9">   85</a></span><span class="preprocessor">#define CSR_CYCLEH (0xC80)</span></div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#ac3c7d7cddfa7dda613e4af9c2884fd1d">   86</a></span><span class="preprocessor">#define CSR_MVENDORID (0xF11)</span></div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a51da92996bc910f5ac5b654c8c376945">   87</a></span><span class="preprocessor">#define CSR_MARCHID (0xF12)</span></div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a509d84168ac957db68248983ecfcc7ee">   88</a></span><span class="preprocessor">#define CSR_MIMPID (0xF13)</span></div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a50cb52c60a3472620a819765e593f67e">   89</a></span><span class="preprocessor">#define CSR_MHARTID (0xF14)</span></div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno">   90</span> </div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno">   91</span><span class="comment">/* NON-STANDARD CRS address definition */</span></div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a9643607a23d4bc6a50a562d0a1f5a8f3">   92</a></span><span class="preprocessor">#define CSR_MCOUNTINHIBIT (0x320)</span></div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#af68b811c5378c62898288b4bebe8194a">   93</a></span><span class="preprocessor">#define CSR_MILMB (0x7C0)</span></div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#afccbd1b947fbfbfe84778d48e88d99c5">   94</a></span><span class="preprocessor">#define CSR_MDLMB (0x7C1)</span></div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a96f8a7b9feee05fcd5c69fbdcbec85cd">   95</a></span><span class="preprocessor">#define CSR_MECC_CODE (0x7C2)</span></div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a13df3ff8aec804cae346b61b2643c589">   96</a></span><span class="preprocessor">#define CSR_MNVEC (0x7C3)</span></div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#af2e2a4b14e7cfa1affdf22f483766c9a">   97</a></span><span class="preprocessor">#define CSR_MXSTATUS (0x7C4)</span></div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a657468dc76aa86811562d0df33045767">   98</a></span><span class="preprocessor">#define CSR_MPFT_CTL (0x7C5)</span></div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#aedeefc63d0edf0c3c5c811d200a7585a">   99</a></span><span class="preprocessor">#define CSR_MHSP_CTL (0x7C6)</span></div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a8c464e63e1c6a49f9f11bb1c2297f7a3">  100</a></span><span class="preprocessor">#define CSR_MSP_BOUND (0x7C7)</span></div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a7204c81bab2985d8b88ebd671504bf8e">  101</a></span><span class="preprocessor">#define CSR_MSP_BASE (0x7C8)</span></div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#ab4dafad459e3db3ae835b0de8053f481">  102</a></span><span class="preprocessor">#define CSR_MDCAUSE (0x7C9)</span></div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a6e79ed96b3346ea75923126b7c4d9d67">  103</a></span><span class="preprocessor">#define CSR_MCACHE_CTL (0x7CA)</span></div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#ae5b068aa86c5dc417579d4407c96cbc8">  104</a></span><span class="preprocessor">#define CSR_MCCTLBEGINADDR (0x7CB)</span></div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#ac21a4820dd5cb44fa88db1f44d2cf09f">  105</a></span><span class="preprocessor">#define CSR_MCCTLCOMMAND (0x7CC)</span></div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a4a681d664edfb1a6e6bb5b3ed42d7e37">  106</a></span><span class="preprocessor">#define CSR_MCCTLDATA (0x7CD)</span></div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a7f1783259aa934e47bf670fb810027e5">  107</a></span><span class="preprocessor">#define CSR_MCOUNTERWEN (0x7CE)</span></div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#aef91b670183f8d8f56c8e95806e0a386">  108</a></span><span class="preprocessor">#define CSR_MCOUNTERINTEN (0x7CF)</span></div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#abec3fb75f542861f5dcd5a1cda1df932">  109</a></span><span class="preprocessor">#define CSR_MMISC_CTL (0x7D0)</span></div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a7c305d99a0c30ab766ed60e7ba778b7e">  110</a></span><span class="preprocessor">#define CSR_MCOUNTERMASK_M (0x7D1)</span></div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a93258683f24590c18bceb09b31039721">  111</a></span><span class="preprocessor">#define CSR_MCOUNTERMASK_S (0x7D2)</span></div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#ac7cfca572872e39d2ca2c0e7f0ae062f">  112</a></span><span class="preprocessor">#define CSR_MCOUNTERMASK_U (0x7D3)</span></div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#ac43e1705b0479271a0c151fa1ea01613">  113</a></span><span class="preprocessor">#define CSR_MCOUNTEROVF (0x7D4)</span></div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#ac67316918d8b7e4c3da4956a333e3b63">  114</a></span><span class="preprocessor">#define CSR_DEXC2DBG (0x7E0)</span></div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#afb1abbd8d4bf91596b4521acfa0342cb">  115</a></span><span class="preprocessor">#define CSR_DDCAUSE (0x7E1)</span></div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a142bd0cf1b14ce8b3375566acb5724be">  116</a></span><span class="preprocessor">#define CSR_UITB (0x800)</span></div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#ae76e6d643aed4d6ea0b986dc7e0c7171">  117</a></span><span class="preprocessor">#define CSR_UCODE (0x801)</span></div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#aa1e76988910674b208f756aa25cce01d">  118</a></span><span class="preprocessor">#define CSR_UDCAUSE (0x809)</span></div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#ad466b75239b9d0501911bfec99b34803">  119</a></span><span class="preprocessor">#define CSR_UCCTLBEGINADDR (0x80B)</span></div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a6c30e7dae91b67de28f691ac0232e27d">  120</a></span><span class="preprocessor">#define CSR_UCCTLCOMMAND (0x80C)</span></div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a0c1d14e7f4e71844c3054a8866d5441a">  121</a></span><span class="preprocessor">#define CSR_MICM_CFG (0xFC0)</span></div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#acb19c23f556ad28719441b277e65de51">  122</a></span><span class="preprocessor">#define CSR_MDCM_CFG (0xFC1)</span></div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a2a1dc5d6b3259a6e05d0e5650897f5f1">  123</a></span><span class="preprocessor">#define CSR_MMSC_CFG (0xFC2)</span></div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a33bc79fea02273d31330b9f4c8d43fbb">  124</a></span><span class="preprocessor">#define CSR_MMSC_CFG2 (0xFC3)</span></div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno">  125</span> </div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno">  126</span><span class="comment">/* STANDARD CRS register bitfiled definitions */</span></div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno">  127</span> </div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno">  128</span><span class="comment">/* Bitfield definition for register: USTATUS */</span></div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno">  129</span><span class="comment">/*</span></div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno">  130</span><span class="comment"> * UPIE (RW)</span></div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno">  131</span><span class="comment"> *</span></div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno">  132</span><span class="comment"> * UPIE holds the value of the UIE bit prior to a trap.</span></div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno">  133</span><span class="comment"> */</span></div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a3db1642efc62cd7899d562072aa2f60a">  134</a></span><span class="preprocessor">#define CSR_USTATUS_UPIE_MASK (0x10U)</span></div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a4e56d8e6b23759e9d1fa8e0dd3c3e0da">  135</a></span><span class="preprocessor">#define CSR_USTATUS_UPIE_SHIFT (4U)</span></div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a51df18039438f6fcf02e2ef09f4a989e">  136</a></span><span class="preprocessor">#define CSR_USTATUS_UPIE_SET(x) (((uint32_t)(x) &lt;&lt; CSR_USTATUS_UPIE_SHIFT) &amp; CSR_USTATUS_UPIE_MASK)</span></div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a7c5cede8fa0eee9991dc82ca9204fdbd">  137</a></span><span class="preprocessor">#define CSR_USTATUS_UPIE_GET(x) (((uint32_t)(x) &amp; CSR_USTATUS_UPIE_MASK) &gt;&gt; CSR_USTATUS_UPIE_SHIFT)</span></div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno">  138</span> </div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno">  139</span><span class="comment">/*</span></div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno">  140</span><span class="comment"> * UIE (RW)</span></div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno">  141</span><span class="comment"> *</span></div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno">  142</span><span class="comment"> * U mode interrupt enable bit.</span></div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno">  143</span><span class="comment"> * 0:Disabled</span></div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno">  144</span><span class="comment"> * 1:Enabled</span></div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno">  145</span><span class="comment"> */</span></div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a0d74e2ec1de9369fdaacb9f36185d5ec">  146</a></span><span class="preprocessor">#define CSR_USTATUS_UIE_MASK (0x1U)</span></div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a709fb4ea9ffde6be8effa6fc8e8343a2">  147</a></span><span class="preprocessor">#define CSR_USTATUS_UIE_SHIFT (0U)</span></div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a89771066b135e7107fd5a09683b04025">  148</a></span><span class="preprocessor">#define CSR_USTATUS_UIE_SET(x) (((uint32_t)(x) &lt;&lt; CSR_USTATUS_UIE_SHIFT) &amp; CSR_USTATUS_UIE_MASK)</span></div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a6d64e450089174dbffdeebcad3c180f9">  149</a></span><span class="preprocessor">#define CSR_USTATUS_UIE_GET(x) (((uint32_t)(x) &amp; CSR_USTATUS_UIE_MASK) &gt;&gt; CSR_USTATUS_UIE_SHIFT)</span></div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno">  150</span> </div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno">  151</span><span class="comment">/* Bitfield definition for register: UIE */</span></div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno">  152</span><span class="comment">/*</span></div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno">  153</span><span class="comment"> * UEIE (RW)</span></div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno">  154</span><span class="comment"> *</span></div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno">  155</span><span class="comment"> * U mode external interrupt enable bit</span></div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno">  156</span><span class="comment"> * 0:Disabled</span></div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno">  157</span><span class="comment"> * 1:Enabled</span></div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno">  158</span><span class="comment"> */</span></div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a97e2ede29bc6d60cb82eaf6d12bb3515">  159</a></span><span class="preprocessor">#define CSR_UIE_UEIE_MASK (0x100U)</span></div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#ac316d0456f05071eec59de57b59fb3d2">  160</a></span><span class="preprocessor">#define CSR_UIE_UEIE_SHIFT (8U)</span></div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a1dd492c841e554a24ed049ec9254f91e">  161</a></span><span class="preprocessor">#define CSR_UIE_UEIE_SET(x) (((uint32_t)(x) &lt;&lt; CSR_UIE_UEIE_SHIFT) &amp; CSR_UIE_UEIE_MASK)</span></div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#afbd7b4902166aad024e3cf0bfdc7312b">  162</a></span><span class="preprocessor">#define CSR_UIE_UEIE_GET(x) (((uint32_t)(x) &amp; CSR_UIE_UEIE_MASK) &gt;&gt; CSR_UIE_UEIE_SHIFT)</span></div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno">  163</span> </div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno">  164</span><span class="comment">/*</span></div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno">  165</span><span class="comment"> * UTIE (RW)</span></div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno">  166</span><span class="comment"> *</span></div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno">  167</span><span class="comment"> * U mode timer interrupt enable bit.</span></div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno">  168</span><span class="comment"> * 0:Disabled</span></div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno">  169</span><span class="comment"> * 1:Enabled</span></div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno">  170</span><span class="comment"> */</span></div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a8a516cdd14ee59f989c287786db9eb1b">  171</a></span><span class="preprocessor">#define CSR_UIE_UTIE_MASK (0x10U)</span></div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a4f6817ebe8a7fb7bf423e2bc3698ff2c">  172</a></span><span class="preprocessor">#define CSR_UIE_UTIE_SHIFT (4U)</span></div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#aa3cf80a368fe39155111fc4d113191b8">  173</a></span><span class="preprocessor">#define CSR_UIE_UTIE_SET(x) (((uint32_t)(x) &lt;&lt; CSR_UIE_UTIE_SHIFT) &amp; CSR_UIE_UTIE_MASK)</span></div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a5616b107216f3ea0a6d233bb6074b51a">  174</a></span><span class="preprocessor">#define CSR_UIE_UTIE_GET(x) (((uint32_t)(x) &amp; CSR_UIE_UTIE_MASK) &gt;&gt; CSR_UIE_UTIE_SHIFT)</span></div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno">  175</span> </div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno">  176</span><span class="comment">/*</span></div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno">  177</span><span class="comment"> * USIE (RW)</span></div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno">  178</span><span class="comment"> *</span></div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno">  179</span><span class="comment"> * U mode software interrupt enable bit.</span></div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno">  180</span><span class="comment"> * 0:Disabled</span></div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno">  181</span><span class="comment"> * 1:Enabled</span></div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno">  182</span><span class="comment"> */</span></div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a85a14c50bc2e30fdd1ef76e05de74972">  183</a></span><span class="preprocessor">#define CSR_UIE_USIE_MASK (0x1U)</span></div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#afe270ceb850b0cae0e5ede6746dc507a">  184</a></span><span class="preprocessor">#define CSR_UIE_USIE_SHIFT (0U)</span></div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#ad99f735f435dfeaf632c6dab8ac5978c">  185</a></span><span class="preprocessor">#define CSR_UIE_USIE_SET(x) (((uint32_t)(x) &lt;&lt; CSR_UIE_USIE_SHIFT) &amp; CSR_UIE_USIE_MASK)</span></div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#ab418c2a063efab94609c06b11c73baa8">  186</a></span><span class="preprocessor">#define CSR_UIE_USIE_GET(x) (((uint32_t)(x) &amp; CSR_UIE_USIE_MASK) &gt;&gt; CSR_UIE_USIE_SHIFT)</span></div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno">  187</span> </div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno">  188</span><span class="comment">/* Bitfield definition for register: UTVEC */</span></div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno">  189</span><span class="comment">/*</span></div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno">  190</span><span class="comment"> * BASE_31_2 (RW)</span></div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno">  191</span><span class="comment"> *</span></div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno">  192</span><span class="comment"> * Base address for interrupt and exception handlers. See description above for alignment requirements when PLIC is in the vector mode.</span></div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno">  193</span><span class="comment"> */</span></div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#adbde01c2b78ee46fcbe9b2a05946f861">  194</a></span><span class="preprocessor">#define CSR_UTVEC_BASE_31_2_MASK (0xFFFFFFFCUL)</span></div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a2be8994c0803784fad8899f9e2a3a483">  195</a></span><span class="preprocessor">#define CSR_UTVEC_BASE_31_2_SHIFT (2U)</span></div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a1d92b477fb6e9df43020ee9eeb931dec">  196</a></span><span class="preprocessor">#define CSR_UTVEC_BASE_31_2_SET(x) (((uint32_t)(x) &lt;&lt; CSR_UTVEC_BASE_31_2_SHIFT) &amp; CSR_UTVEC_BASE_31_2_MASK)</span></div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a2f74d446c3ab6b8f9a9ddbc838671272">  197</a></span><span class="preprocessor">#define CSR_UTVEC_BASE_31_2_GET(x) (((uint32_t)(x) &amp; CSR_UTVEC_BASE_31_2_MASK) &gt;&gt; CSR_UTVEC_BASE_31_2_SHIFT)</span></div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno">  198</span> </div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno">  199</span><span class="comment">/* Bitfield definition for register: USCRATCH */</span></div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno">  200</span><span class="comment">/*</span></div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno">  201</span><span class="comment"> * USCRATCH (RW)</span></div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno">  202</span><span class="comment"> *</span></div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno">  203</span><span class="comment"> * Scratch register storage.</span></div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno">  204</span><span class="comment"> */</span></div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a07b4323d761da6ebfba606ac98e8d174">  205</a></span><span class="preprocessor">#define CSR_USCRATCH_USCRATCH_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a74afa71b131b70c3e8a5f2d8b3664b95">  206</a></span><span class="preprocessor">#define CSR_USCRATCH_USCRATCH_SHIFT (0U)</span></div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#af1a7433acea6c0ea57c5ecb97a3f3986">  207</a></span><span class="preprocessor">#define CSR_USCRATCH_USCRATCH_SET(x) (((uint32_t)(x) &lt;&lt; CSR_USCRATCH_USCRATCH_SHIFT) &amp; CSR_USCRATCH_USCRATCH_MASK)</span></div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#ab5052a8391a7ffe4f5f84d16b6d5ff87">  208</a></span><span class="preprocessor">#define CSR_USCRATCH_USCRATCH_GET(x) (((uint32_t)(x) &amp; CSR_USCRATCH_USCRATCH_MASK) &gt;&gt; CSR_USCRATCH_USCRATCH_SHIFT)</span></div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno">  209</span> </div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno">  210</span><span class="comment">/* Bitfield definition for register: UEPC */</span></div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno">  211</span><span class="comment">/*</span></div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno">  212</span><span class="comment"> * EPC (RW)</span></div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno">  213</span><span class="comment"> *</span></div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno">  214</span><span class="comment"> * Exception program counter.</span></div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno">  215</span><span class="comment"> */</span></div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a0ef85ae93575d5ce196deed9fefcb8f7">  216</a></span><span class="preprocessor">#define CSR_UEPC_EPC_MASK (0xFFFFFFFEUL)</span></div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#afb63079cfcd1d25e6ddf3499adeb5d36">  217</a></span><span class="preprocessor">#define CSR_UEPC_EPC_SHIFT (1U)</span></div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a4343ada5bc56921827967a01876c5f43">  218</a></span><span class="preprocessor">#define CSR_UEPC_EPC_SET(x) (((uint32_t)(x) &lt;&lt; CSR_UEPC_EPC_SHIFT) &amp; CSR_UEPC_EPC_MASK)</span></div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#aedc95e566978f6d5e8e7f1f3687ee698">  219</a></span><span class="preprocessor">#define CSR_UEPC_EPC_GET(x) (((uint32_t)(x) &amp; CSR_UEPC_EPC_MASK) &gt;&gt; CSR_UEPC_EPC_SHIFT)</span></div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno">  220</span> </div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno">  221</span><span class="comment">/* Bitfield definition for register: UCAUSE */</span></div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno">  222</span><span class="comment">/*</span></div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno">  223</span><span class="comment"> * INTERRUPT (RW)</span></div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno">  224</span><span class="comment"> *</span></div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno">  225</span><span class="comment"> * Interrupt.</span></div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno">  226</span><span class="comment"> */</span></div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a5611c8f080e42bcbcc45a474ace18de8">  227</a></span><span class="preprocessor">#define CSR_UCAUSE_INTERRUPT_MASK (0x80000000UL)</span></div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a16fade0f1867cc984c2c5caafb730e87">  228</a></span><span class="preprocessor">#define CSR_UCAUSE_INTERRUPT_SHIFT (31U)</span></div>
<div class="line"><a id="l00229" name="l00229"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#ada683bafd67ae1d09923033101a472e7">  229</a></span><span class="preprocessor">#define CSR_UCAUSE_INTERRUPT_SET(x) (((uint32_t)(x) &lt;&lt; CSR_UCAUSE_INTERRUPT_SHIFT) &amp; CSR_UCAUSE_INTERRUPT_MASK)</span></div>
<div class="line"><a id="l00230" name="l00230"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#aeff986e5e6b7df73159a10055c383071">  230</a></span><span class="preprocessor">#define CSR_UCAUSE_INTERRUPT_GET(x) (((uint32_t)(x) &amp; CSR_UCAUSE_INTERRUPT_MASK) &gt;&gt; CSR_UCAUSE_INTERRUPT_SHIFT)</span></div>
<div class="line"><a id="l00231" name="l00231"></a><span class="lineno">  231</span> </div>
<div class="line"><a id="l00232" name="l00232"></a><span class="lineno">  232</span><span class="comment">/*</span></div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno">  233</span><span class="comment"> * EXCEPTION_CODE (RW)</span></div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno">  234</span><span class="comment"> *</span></div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno">  235</span><span class="comment"> * Exception Code.</span></div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno">  236</span><span class="comment"> * When interrupt is 1:</span></div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno">  237</span><span class="comment"> * 0:User software interrupt</span></div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno">  238</span><span class="comment"> * 4:User timer interrupt</span></div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno">  239</span><span class="comment"> * 8:User external interrupt</span></div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno">  240</span><span class="comment"> * When interrupt is 0:</span></div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno">  241</span><span class="comment"> * 0:Instruction address misaligned</span></div>
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno">  242</span><span class="comment"> * 1:Instruction access fault</span></div>
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno">  243</span><span class="comment"> * 2:Illegal instruction</span></div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno">  244</span><span class="comment"> * 3:Breakpoint</span></div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno">  245</span><span class="comment"> * 4:Load address misaligned</span></div>
<div class="line"><a id="l00246" name="l00246"></a><span class="lineno">  246</span><span class="comment"> * 5:Load access fault</span></div>
<div class="line"><a id="l00247" name="l00247"></a><span class="lineno">  247</span><span class="comment"> * 6:Store/AMO address misaligned</span></div>
<div class="line"><a id="l00248" name="l00248"></a><span class="lineno">  248</span><span class="comment"> * 7:Store/AMO access fault</span></div>
<div class="line"><a id="l00249" name="l00249"></a><span class="lineno">  249</span><span class="comment"> * 8:Environment call from U-mode</span></div>
<div class="line"><a id="l00250" name="l00250"></a><span class="lineno">  250</span><span class="comment"> * 9-11:Reserved</span></div>
<div class="line"><a id="l00251" name="l00251"></a><span class="lineno">  251</span><span class="comment"> * 12:Instruction page fault</span></div>
<div class="line"><a id="l00252" name="l00252"></a><span class="lineno">  252</span><span class="comment"> * 13:Load page fault</span></div>
<div class="line"><a id="l00253" name="l00253"></a><span class="lineno">  253</span><span class="comment"> * 14:Reserved</span></div>
<div class="line"><a id="l00254" name="l00254"></a><span class="lineno">  254</span><span class="comment"> * 15:Store/AMO page fault</span></div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno">  255</span><span class="comment"> * 32Stack overflow exception</span></div>
<div class="line"><a id="l00256" name="l00256"></a><span class="lineno">  256</span><span class="comment"> * 33:Stack underflow exception</span></div>
<div class="line"><a id="l00257" name="l00257"></a><span class="lineno">  257</span><span class="comment"> * 40-47:Reserved</span></div>
<div class="line"><a id="l00258" name="l00258"></a><span class="lineno">  258</span><span class="comment"> */</span></div>
<div class="line"><a id="l00259" name="l00259"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a7dcdd22183d4e6ede3a095e73a1ab9a3">  259</a></span><span class="preprocessor">#define CSR_UCAUSE_EXCEPTION_CODE_MASK (0x3FFU)</span></div>
<div class="line"><a id="l00260" name="l00260"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a2a14df4d7debc3b570c04ac2259c9b2f">  260</a></span><span class="preprocessor">#define CSR_UCAUSE_EXCEPTION_CODE_SHIFT (0U)</span></div>
<div class="line"><a id="l00261" name="l00261"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#adf7ddb4a7e0e75599d7f7959d03cbef7">  261</a></span><span class="preprocessor">#define CSR_UCAUSE_EXCEPTION_CODE_SET(x) (((uint32_t)(x) &lt;&lt; CSR_UCAUSE_EXCEPTION_CODE_SHIFT) &amp; CSR_UCAUSE_EXCEPTION_CODE_MASK)</span></div>
<div class="line"><a id="l00262" name="l00262"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#ad84f61d51d578eba71e1e1b98c000a8b">  262</a></span><span class="preprocessor">#define CSR_UCAUSE_EXCEPTION_CODE_GET(x) (((uint32_t)(x) &amp; CSR_UCAUSE_EXCEPTION_CODE_MASK) &gt;&gt; CSR_UCAUSE_EXCEPTION_CODE_SHIFT)</span></div>
<div class="line"><a id="l00263" name="l00263"></a><span class="lineno">  263</span> </div>
<div class="line"><a id="l00264" name="l00264"></a><span class="lineno">  264</span><span class="comment">/* Bitfield definition for register: UTVAL */</span></div>
<div class="line"><a id="l00265" name="l00265"></a><span class="lineno">  265</span><span class="comment">/*</span></div>
<div class="line"><a id="l00266" name="l00266"></a><span class="lineno">  266</span><span class="comment"> * UTVAL (RW)</span></div>
<div class="line"><a id="l00267" name="l00267"></a><span class="lineno">  267</span><span class="comment"> *</span></div>
<div class="line"><a id="l00268" name="l00268"></a><span class="lineno">  268</span><span class="comment"> * Exception-specific information for software trap handling.</span></div>
<div class="line"><a id="l00269" name="l00269"></a><span class="lineno">  269</span><span class="comment"> */</span></div>
<div class="line"><a id="l00270" name="l00270"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a53f2e5d84533f7588eaf609d0a1cfe51">  270</a></span><span class="preprocessor">#define CSR_UTVAL_UTVAL_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l00271" name="l00271"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#ac6f057682ce3b66acc9f8a108a33b226">  271</a></span><span class="preprocessor">#define CSR_UTVAL_UTVAL_SHIFT (0U)</span></div>
<div class="line"><a id="l00272" name="l00272"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#aa19c44ae9b313b4e68b7d25dc9b30c16">  272</a></span><span class="preprocessor">#define CSR_UTVAL_UTVAL_SET(x) (((uint32_t)(x) &lt;&lt; CSR_UTVAL_UTVAL_SHIFT) &amp; CSR_UTVAL_UTVAL_MASK)</span></div>
<div class="line"><a id="l00273" name="l00273"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a05baefb4adc2637bf9094b9587c16dfd">  273</a></span><span class="preprocessor">#define CSR_UTVAL_UTVAL_GET(x) (((uint32_t)(x) &amp; CSR_UTVAL_UTVAL_MASK) &gt;&gt; CSR_UTVAL_UTVAL_SHIFT)</span></div>
<div class="line"><a id="l00274" name="l00274"></a><span class="lineno">  274</span> </div>
<div class="line"><a id="l00275" name="l00275"></a><span class="lineno">  275</span><span class="comment">/* Bitfield definition for register: UIP */</span></div>
<div class="line"><a id="l00276" name="l00276"></a><span class="lineno">  276</span><span class="comment">/*</span></div>
<div class="line"><a id="l00277" name="l00277"></a><span class="lineno">  277</span><span class="comment"> * UEIP (RW)</span></div>
<div class="line"><a id="l00278" name="l00278"></a><span class="lineno">  278</span><span class="comment"> *</span></div>
<div class="line"><a id="l00279" name="l00279"></a><span class="lineno">  279</span><span class="comment"> * U mode external interrupt pending bit.</span></div>
<div class="line"><a id="l00280" name="l00280"></a><span class="lineno">  280</span><span class="comment"> * 0:Not pending</span></div>
<div class="line"><a id="l00281" name="l00281"></a><span class="lineno">  281</span><span class="comment"> * 1:Pending</span></div>
<div class="line"><a id="l00282" name="l00282"></a><span class="lineno">  282</span><span class="comment"> */</span></div>
<div class="line"><a id="l00283" name="l00283"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a94fe3653d516fe46be9efc07613f3448">  283</a></span><span class="preprocessor">#define CSR_UIP_UEIP_MASK (0x100U)</span></div>
<div class="line"><a id="l00284" name="l00284"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#ae2eef3b020bc78c89c57f16d5d9907ec">  284</a></span><span class="preprocessor">#define CSR_UIP_UEIP_SHIFT (8U)</span></div>
<div class="line"><a id="l00285" name="l00285"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a7b8bb98380265fd59556af4560b3a961">  285</a></span><span class="preprocessor">#define CSR_UIP_UEIP_SET(x) (((uint32_t)(x) &lt;&lt; CSR_UIP_UEIP_SHIFT) &amp; CSR_UIP_UEIP_MASK)</span></div>
<div class="line"><a id="l00286" name="l00286"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#aafb65d6dabeec3fb1715bc132ff35595">  286</a></span><span class="preprocessor">#define CSR_UIP_UEIP_GET(x) (((uint32_t)(x) &amp; CSR_UIP_UEIP_MASK) &gt;&gt; CSR_UIP_UEIP_SHIFT)</span></div>
<div class="line"><a id="l00287" name="l00287"></a><span class="lineno">  287</span> </div>
<div class="line"><a id="l00288" name="l00288"></a><span class="lineno">  288</span><span class="comment">/*</span></div>
<div class="line"><a id="l00289" name="l00289"></a><span class="lineno">  289</span><span class="comment"> * UTIP (RW)</span></div>
<div class="line"><a id="l00290" name="l00290"></a><span class="lineno">  290</span><span class="comment"> *</span></div>
<div class="line"><a id="l00291" name="l00291"></a><span class="lineno">  291</span><span class="comment"> * U mode timer interrupt pending bit.</span></div>
<div class="line"><a id="l00292" name="l00292"></a><span class="lineno">  292</span><span class="comment"> * 0:Not pending</span></div>
<div class="line"><a id="l00293" name="l00293"></a><span class="lineno">  293</span><span class="comment"> * 1:Pending</span></div>
<div class="line"><a id="l00294" name="l00294"></a><span class="lineno">  294</span><span class="comment"> */</span></div>
<div class="line"><a id="l00295" name="l00295"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a6948329ccaf486601c60178a98d6ad44">  295</a></span><span class="preprocessor">#define CSR_UIP_UTIP_MASK (0x10U)</span></div>
<div class="line"><a id="l00296" name="l00296"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#ada16377331d4b530b72d736b28d41b2f">  296</a></span><span class="preprocessor">#define CSR_UIP_UTIP_SHIFT (4U)</span></div>
<div class="line"><a id="l00297" name="l00297"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#acd067ec0f23d8d761f132ce0deb4e02a">  297</a></span><span class="preprocessor">#define CSR_UIP_UTIP_SET(x) (((uint32_t)(x) &lt;&lt; CSR_UIP_UTIP_SHIFT) &amp; CSR_UIP_UTIP_MASK)</span></div>
<div class="line"><a id="l00298" name="l00298"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a9e7590d367111b71459155d9e20f551e">  298</a></span><span class="preprocessor">#define CSR_UIP_UTIP_GET(x) (((uint32_t)(x) &amp; CSR_UIP_UTIP_MASK) &gt;&gt; CSR_UIP_UTIP_SHIFT)</span></div>
<div class="line"><a id="l00299" name="l00299"></a><span class="lineno">  299</span> </div>
<div class="line"><a id="l00300" name="l00300"></a><span class="lineno">  300</span><span class="comment">/*</span></div>
<div class="line"><a id="l00301" name="l00301"></a><span class="lineno">  301</span><span class="comment"> * USIP (RW)</span></div>
<div class="line"><a id="l00302" name="l00302"></a><span class="lineno">  302</span><span class="comment"> *</span></div>
<div class="line"><a id="l00303" name="l00303"></a><span class="lineno">  303</span><span class="comment"> * U mode software interrupt pending bit.</span></div>
<div class="line"><a id="l00304" name="l00304"></a><span class="lineno">  304</span><span class="comment"> * 0:Not pending</span></div>
<div class="line"><a id="l00305" name="l00305"></a><span class="lineno">  305</span><span class="comment"> * 1:Pending</span></div>
<div class="line"><a id="l00306" name="l00306"></a><span class="lineno">  306</span><span class="comment"> */</span></div>
<div class="line"><a id="l00307" name="l00307"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#ac0430d2f2afbd36e74be170ecb94e48a">  307</a></span><span class="preprocessor">#define CSR_UIP_USIP_MASK (0x1U)</span></div>
<div class="line"><a id="l00308" name="l00308"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#ae79b3f6dd944369e3a23fcfb170507fa">  308</a></span><span class="preprocessor">#define CSR_UIP_USIP_SHIFT (0U)</span></div>
<div class="line"><a id="l00309" name="l00309"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#af6d0dfe13288f50d7634e671d313ff67">  309</a></span><span class="preprocessor">#define CSR_UIP_USIP_SET(x) (((uint32_t)(x) &lt;&lt; CSR_UIP_USIP_SHIFT) &amp; CSR_UIP_USIP_MASK)</span></div>
<div class="line"><a id="l00310" name="l00310"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#aee67ed1c082e9ab5ad4ef3597bea39c9">  310</a></span><span class="preprocessor">#define CSR_UIP_USIP_GET(x) (((uint32_t)(x) &amp; CSR_UIP_USIP_MASK) &gt;&gt; CSR_UIP_USIP_SHIFT)</span></div>
<div class="line"><a id="l00311" name="l00311"></a><span class="lineno">  311</span> </div>
<div class="line"><a id="l00312" name="l00312"></a><span class="lineno">  312</span><span class="comment">/* Bitfield definition for register: MSTATUS */</span></div>
<div class="line"><a id="l00313" name="l00313"></a><span class="lineno">  313</span><span class="comment">/*</span></div>
<div class="line"><a id="l00314" name="l00314"></a><span class="lineno">  314</span><span class="comment"> * SD (RO)</span></div>
<div class="line"><a id="l00315" name="l00315"></a><span class="lineno">  315</span><span class="comment"> *</span></div>
<div class="line"><a id="l00316" name="l00316"></a><span class="lineno">  316</span><span class="comment"> * SD summarizes whether either the FS field or XS field is dirty.</span></div>
<div class="line"><a id="l00317" name="l00317"></a><span class="lineno">  317</span><span class="comment"> */</span></div>
<div class="line"><a id="l00318" name="l00318"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a3319c24e715eaaff367eb90a819e3450">  318</a></span><span class="preprocessor">#define CSR_MSTATUS_SD_MASK (0x80000000UL)</span></div>
<div class="line"><a id="l00319" name="l00319"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a03c3ee97882408859100efb87416f1b2">  319</a></span><span class="preprocessor">#define CSR_MSTATUS_SD_SHIFT (31U)</span></div>
<div class="line"><a id="l00320" name="l00320"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a0e2fdda424f5f4be2775d4ab317f27a2">  320</a></span><span class="preprocessor">#define CSR_MSTATUS_SD_GET(x) (((uint32_t)(x) &amp; CSR_MSTATUS_SD_MASK) &gt;&gt; CSR_MSTATUS_SD_SHIFT)</span></div>
<div class="line"><a id="l00321" name="l00321"></a><span class="lineno">  321</span> </div>
<div class="line"><a id="l00322" name="l00322"></a><span class="lineno">  322</span><span class="comment">/*</span></div>
<div class="line"><a id="l00323" name="l00323"></a><span class="lineno">  323</span><span class="comment"> * MXR (RW)</span></div>
<div class="line"><a id="l00324" name="l00324"></a><span class="lineno">  324</span><span class="comment"> *</span></div>
<div class="line"><a id="l00325" name="l00325"></a><span class="lineno">  325</span><span class="comment"> * MXR controls whether execute-only pages are readable. It has no effect when page-based virtual memory is not in effect</span></div>
<div class="line"><a id="l00326" name="l00326"></a><span class="lineno">  326</span><span class="comment"> * 0:Execute-only pages are not readable</span></div>
<div class="line"><a id="l00327" name="l00327"></a><span class="lineno">  327</span><span class="comment"> * 1:Execute-only pages are readable</span></div>
<div class="line"><a id="l00328" name="l00328"></a><span class="lineno">  328</span><span class="comment"> */</span></div>
<div class="line"><a id="l00329" name="l00329"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a75e3e8f35db816f510bbbc5450915afc">  329</a></span><span class="preprocessor">#define CSR_MSTATUS_MXR_MASK (0x80000UL)</span></div>
<div class="line"><a id="l00330" name="l00330"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a62bf95fe1549dd5fd8f7c284422280fe">  330</a></span><span class="preprocessor">#define CSR_MSTATUS_MXR_SHIFT (19U)</span></div>
<div class="line"><a id="l00331" name="l00331"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a84b959e31d1842e9a43978f6d3ab05fd">  331</a></span><span class="preprocessor">#define CSR_MSTATUS_MXR_SET(x) (((uint32_t)(x) &lt;&lt; CSR_MSTATUS_MXR_SHIFT) &amp; CSR_MSTATUS_MXR_MASK)</span></div>
<div class="line"><a id="l00332" name="l00332"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a733d6799e62e12b8823095c8c5e697c2">  332</a></span><span class="preprocessor">#define CSR_MSTATUS_MXR_GET(x) (((uint32_t)(x) &amp; CSR_MSTATUS_MXR_MASK) &gt;&gt; CSR_MSTATUS_MXR_SHIFT)</span></div>
<div class="line"><a id="l00333" name="l00333"></a><span class="lineno">  333</span> </div>
<div class="line"><a id="l00334" name="l00334"></a><span class="lineno">  334</span><span class="comment">/*</span></div>
<div class="line"><a id="l00335" name="l00335"></a><span class="lineno">  335</span><span class="comment"> * MPRV (RW)</span></div>
<div class="line"><a id="l00336" name="l00336"></a><span class="lineno">  336</span><span class="comment"> *</span></div>
<div class="line"><a id="l00337" name="l00337"></a><span class="lineno">  337</span><span class="comment"> * When the MPRV bit is set, the memory access privilege for load and store are specified by the MPP field. When U-mode is not available, this field is hardwired to 0.</span></div>
<div class="line"><a id="l00338" name="l00338"></a><span class="lineno">  338</span><span class="comment"> */</span></div>
<div class="line"><a id="l00339" name="l00339"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#aea663a2766bd7d70cf08f737ea499175">  339</a></span><span class="preprocessor">#define CSR_MSTATUS_MPRV_MASK (0x20000UL)</span></div>
<div class="line"><a id="l00340" name="l00340"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a9499a26eb57587254c917374a78ce9eb">  340</a></span><span class="preprocessor">#define CSR_MSTATUS_MPRV_SHIFT (17U)</span></div>
<div class="line"><a id="l00341" name="l00341"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a4b7fb1e41e1c7f7d48a8cc966c0e52e9">  341</a></span><span class="preprocessor">#define CSR_MSTATUS_MPRV_SET(x) (((uint32_t)(x) &lt;&lt; CSR_MSTATUS_MPRV_SHIFT) &amp; CSR_MSTATUS_MPRV_MASK)</span></div>
<div class="line"><a id="l00342" name="l00342"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#ada86f5232b189ca752b0e4d2415d7761">  342</a></span><span class="preprocessor">#define CSR_MSTATUS_MPRV_GET(x) (((uint32_t)(x) &amp; CSR_MSTATUS_MPRV_MASK) &gt;&gt; CSR_MSTATUS_MPRV_SHIFT)</span></div>
<div class="line"><a id="l00343" name="l00343"></a><span class="lineno">  343</span> </div>
<div class="line"><a id="l00344" name="l00344"></a><span class="lineno">  344</span><span class="comment">/*</span></div>
<div class="line"><a id="l00345" name="l00345"></a><span class="lineno">  345</span><span class="comment"> * XS (RO)</span></div>
<div class="line"><a id="l00346" name="l00346"></a><span class="lineno">  346</span><span class="comment"> *</span></div>
<div class="line"><a id="l00347" name="l00347"></a><span class="lineno">  347</span><span class="comment"> * XS holds the status of the architectural states (ACE registers) of ACE instructions. The value of this field is zero if ACE extension is not configured. This field is primarily managed by software. The processor hardware assists the state managements in two regards:</span></div>
<div class="line"><a id="l00348" name="l00348"></a><span class="lineno">  348</span><span class="comment"> * Illegal instruction exceptions are triggered when XS is Off.</span></div>
<div class="line"><a id="l00349" name="l00349"></a><span class="lineno">  349</span><span class="comment"> * XS is updated to the Dirty state with the execution of ACE instructions when XS is not Off. Changing the setting of this field has no effect on the contents of ACE states. In particular, setting XS to Off does not destroy the states, nor does setting XS to Initial clear the contents.</span></div>
<div class="line"><a id="l00350" name="l00350"></a><span class="lineno">  350</span><span class="comment"> * 0:Off</span></div>
<div class="line"><a id="l00351" name="l00351"></a><span class="lineno">  351</span><span class="comment"> * 1:Initial</span></div>
<div class="line"><a id="l00352" name="l00352"></a><span class="lineno">  352</span><span class="comment"> * 2:Clean</span></div>
<div class="line"><a id="l00353" name="l00353"></a><span class="lineno">  353</span><span class="comment"> * 3:Dirty</span></div>
<div class="line"><a id="l00354" name="l00354"></a><span class="lineno">  354</span><span class="comment"> */</span></div>
<div class="line"><a id="l00355" name="l00355"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#ad3f4ff6081907244c3fecb4e0e522612">  355</a></span><span class="preprocessor">#define CSR_MSTATUS_XS_MASK (0x18000UL)</span></div>
<div class="line"><a id="l00356" name="l00356"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#abcb4cb6912486fe99215bcca64b2fab9">  356</a></span><span class="preprocessor">#define CSR_MSTATUS_XS_SHIFT (15U)</span></div>
<div class="line"><a id="l00357" name="l00357"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#abf3aa31ca94c06a145f88e304e41e3cd">  357</a></span><span class="preprocessor">#define CSR_MSTATUS_XS_GET(x) (((uint32_t)(x) &amp; CSR_MSTATUS_XS_MASK) &gt;&gt; CSR_MSTATUS_XS_SHIFT)</span></div>
<div class="line"><a id="l00358" name="l00358"></a><span class="lineno">  358</span> </div>
<div class="line"><a id="l00359" name="l00359"></a><span class="lineno">  359</span><span class="comment">/*</span></div>
<div class="line"><a id="l00360" name="l00360"></a><span class="lineno">  360</span><span class="comment"> * FS (RW)</span></div>
<div class="line"><a id="l00361" name="l00361"></a><span class="lineno">  361</span><span class="comment"> *</span></div>
<div class="line"><a id="l00362" name="l00362"></a><span class="lineno">  362</span><span class="comment"> * FS holds the status of the architectural states of the floating-point unit, including the fcsr CSR and f0  f31 floating-point data registers. The value of this field is zero and read-only if the processor does not have FPU. This field is primarily managed by software. The processor hardware assists the state</span></div>
<div class="line"><a id="l00363" name="l00363"></a><span class="lineno">  363</span><span class="comment"> * managements in two regards:</span></div>
<div class="line"><a id="l00364" name="l00364"></a><span class="lineno">  364</span><span class="comment"> * Attempts to access fcsr or any f register raise an illegal-instruction exception when FS is Off.</span></div>
<div class="line"><a id="l00365" name="l00365"></a><span class="lineno">  365</span><span class="comment"> * FS is updated to the Dirty state with the execution of any instruction that updates fcsr or any f register when FS is Initial or Clean. Changing the setting of this field has no effect on the contents of the floating-point register states. In particular, setting FS to Off does not destroy the states, nor does setting FS to Initial clear the contents.</span></div>
<div class="line"><a id="l00366" name="l00366"></a><span class="lineno">  366</span><span class="comment"> * 0:Off</span></div>
<div class="line"><a id="l00367" name="l00367"></a><span class="lineno">  367</span><span class="comment"> * 1:Initial</span></div>
<div class="line"><a id="l00368" name="l00368"></a><span class="lineno">  368</span><span class="comment"> * 2:Clean</span></div>
<div class="line"><a id="l00369" name="l00369"></a><span class="lineno">  369</span><span class="comment"> * 3:Dirty</span></div>
<div class="line"><a id="l00370" name="l00370"></a><span class="lineno">  370</span><span class="comment"> */</span></div>
<div class="line"><a id="l00371" name="l00371"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a3704e0effc73eead55c751380cb0fe12">  371</a></span><span class="preprocessor">#define CSR_MSTATUS_FS_MASK (0x6000U)</span></div>
<div class="line"><a id="l00372" name="l00372"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a725b72dedbc281b6004e02ba42528606">  372</a></span><span class="preprocessor">#define CSR_MSTATUS_FS_SHIFT (13U)</span></div>
<div class="line"><a id="l00373" name="l00373"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a7d821c0d0a9f3c0d2509181211c26069">  373</a></span><span class="preprocessor">#define CSR_MSTATUS_FS_SET(x) (((uint32_t)(x) &lt;&lt; CSR_MSTATUS_FS_SHIFT) &amp; CSR_MSTATUS_FS_MASK)</span></div>
<div class="line"><a id="l00374" name="l00374"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a09883c460a3409f74fe2bdfd4dcad4eb">  374</a></span><span class="preprocessor">#define CSR_MSTATUS_FS_GET(x) (((uint32_t)(x) &amp; CSR_MSTATUS_FS_MASK) &gt;&gt; CSR_MSTATUS_FS_SHIFT)</span></div>
<div class="line"><a id="l00375" name="l00375"></a><span class="lineno">  375</span> </div>
<div class="line"><a id="l00376" name="l00376"></a><span class="lineno">  376</span><span class="comment">/*</span></div>
<div class="line"><a id="l00377" name="l00377"></a><span class="lineno">  377</span><span class="comment"> * MPP (RW)</span></div>
<div class="line"><a id="l00378" name="l00378"></a><span class="lineno">  378</span><span class="comment"> *</span></div>
<div class="line"><a id="l00379" name="l00379"></a><span class="lineno">  379</span><span class="comment"> * MPP holds the privilege mode prior to a trap. Encoding for privilege mode is described in Table5. When U-mode is not available, this field is hardwired to 3.</span></div>
<div class="line"><a id="l00380" name="l00380"></a><span class="lineno">  380</span><span class="comment"> */</span></div>
<div class="line"><a id="l00381" name="l00381"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a5c9c455cca6c7a6cad1f23858a3c8d5b">  381</a></span><span class="preprocessor">#define CSR_MSTATUS_MPP_MASK (0x1800U)</span></div>
<div class="line"><a id="l00382" name="l00382"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#ac8d1e91f84c307488258b6d3dc4623fd">  382</a></span><span class="preprocessor">#define CSR_MSTATUS_MPP_SHIFT (11U)</span></div>
<div class="line"><a id="l00383" name="l00383"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a8aba48b43321c1f2772492cb8b5cdd3d">  383</a></span><span class="preprocessor">#define CSR_MSTATUS_MPP_SET(x) (((uint32_t)(x) &lt;&lt; CSR_MSTATUS_MPP_SHIFT) &amp; CSR_MSTATUS_MPP_MASK)</span></div>
<div class="line"><a id="l00384" name="l00384"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a3393d6c225f1d97efb162bffabbed8db">  384</a></span><span class="preprocessor">#define CSR_MSTATUS_MPP_GET(x) (((uint32_t)(x) &amp; CSR_MSTATUS_MPP_MASK) &gt;&gt; CSR_MSTATUS_MPP_SHIFT)</span></div>
<div class="line"><a id="l00385" name="l00385"></a><span class="lineno">  385</span> </div>
<div class="line"><a id="l00386" name="l00386"></a><span class="lineno">  386</span><span class="comment">/*</span></div>
<div class="line"><a id="l00387" name="l00387"></a><span class="lineno">  387</span><span class="comment"> * MPIE (RW)</span></div>
<div class="line"><a id="l00388" name="l00388"></a><span class="lineno">  388</span><span class="comment"> *</span></div>
<div class="line"><a id="l00389" name="l00389"></a><span class="lineno">  389</span><span class="comment"> * MPIE holds the value of the MIE bit prior to a trap.</span></div>
<div class="line"><a id="l00390" name="l00390"></a><span class="lineno">  390</span><span class="comment"> */</span></div>
<div class="line"><a id="l00391" name="l00391"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#afc6c6faf1fb068e8ba5540a4f548ea00">  391</a></span><span class="preprocessor">#define CSR_MSTATUS_MPIE_MASK (0x80U)</span></div>
<div class="line"><a id="l00392" name="l00392"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a002bf8469cd907fc86adb1fcacf48102">  392</a></span><span class="preprocessor">#define CSR_MSTATUS_MPIE_SHIFT (7U)</span></div>
<div class="line"><a id="l00393" name="l00393"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a51076922b3aa7571e4c7ccaa1e3079a0">  393</a></span><span class="preprocessor">#define CSR_MSTATUS_MPIE_SET(x) (((uint32_t)(x) &lt;&lt; CSR_MSTATUS_MPIE_SHIFT) &amp; CSR_MSTATUS_MPIE_MASK)</span></div>
<div class="line"><a id="l00394" name="l00394"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a2a189cdf7ff298807da33dd9d286f9c2">  394</a></span><span class="preprocessor">#define CSR_MSTATUS_MPIE_GET(x) (((uint32_t)(x) &amp; CSR_MSTATUS_MPIE_MASK) &gt;&gt; CSR_MSTATUS_MPIE_SHIFT)</span></div>
<div class="line"><a id="l00395" name="l00395"></a><span class="lineno">  395</span> </div>
<div class="line"><a id="l00396" name="l00396"></a><span class="lineno">  396</span><span class="comment">/*</span></div>
<div class="line"><a id="l00397" name="l00397"></a><span class="lineno">  397</span><span class="comment"> * UPIE (RW)</span></div>
<div class="line"><a id="l00398" name="l00398"></a><span class="lineno">  398</span><span class="comment"> *</span></div>
<div class="line"><a id="l00399" name="l00399"></a><span class="lineno">  399</span><span class="comment"> * UPIE holds the value of the UIE bit prior to a trap.</span></div>
<div class="line"><a id="l00400" name="l00400"></a><span class="lineno">  400</span><span class="comment"> */</span></div>
<div class="line"><a id="l00401" name="l00401"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a0e3248839d79f41b24f6afb615e3d732">  401</a></span><span class="preprocessor">#define CSR_MSTATUS_UPIE_MASK (0x10U)</span></div>
<div class="line"><a id="l00402" name="l00402"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a924e2b670c2cc05368b1097afcfc9ad1">  402</a></span><span class="preprocessor">#define CSR_MSTATUS_UPIE_SHIFT (4U)</span></div>
<div class="line"><a id="l00403" name="l00403"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a60df8770bd1122803f60e4c0f43f06e9">  403</a></span><span class="preprocessor">#define CSR_MSTATUS_UPIE_SET(x) (((uint32_t)(x) &lt;&lt; CSR_MSTATUS_UPIE_SHIFT) &amp; CSR_MSTATUS_UPIE_MASK)</span></div>
<div class="line"><a id="l00404" name="l00404"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a3a027fe42db4619f2583f424e8657b57">  404</a></span><span class="preprocessor">#define CSR_MSTATUS_UPIE_GET(x) (((uint32_t)(x) &amp; CSR_MSTATUS_UPIE_MASK) &gt;&gt; CSR_MSTATUS_UPIE_SHIFT)</span></div>
<div class="line"><a id="l00405" name="l00405"></a><span class="lineno">  405</span> </div>
<div class="line"><a id="l00406" name="l00406"></a><span class="lineno">  406</span><span class="comment">/*</span></div>
<div class="line"><a id="l00407" name="l00407"></a><span class="lineno">  407</span><span class="comment"> * MIE (RW)</span></div>
<div class="line"><a id="l00408" name="l00408"></a><span class="lineno">  408</span><span class="comment"> *</span></div>
<div class="line"><a id="l00409" name="l00409"></a><span class="lineno">  409</span><span class="comment"> * M mode interrupt enable bit.</span></div>
<div class="line"><a id="l00410" name="l00410"></a><span class="lineno">  410</span><span class="comment"> * 0: Disabled</span></div>
<div class="line"><a id="l00411" name="l00411"></a><span class="lineno">  411</span><span class="comment"> * 1: Enabled</span></div>
<div class="line"><a id="l00412" name="l00412"></a><span class="lineno">  412</span><span class="comment"> */</span></div>
<div class="line"><a id="l00413" name="l00413"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a8e27337cc82e0b08475a4229d85dee77">  413</a></span><span class="preprocessor">#define CSR_MSTATUS_MIE_MASK (0x8U)</span></div>
<div class="line"><a id="l00414" name="l00414"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a8a991d10fb8a964761acf8130d9fee36">  414</a></span><span class="preprocessor">#define CSR_MSTATUS_MIE_SHIFT (3U)</span></div>
<div class="line"><a id="l00415" name="l00415"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a3917c4172542592cccd831c6a090594f">  415</a></span><span class="preprocessor">#define CSR_MSTATUS_MIE_SET(x) (((uint32_t)(x) &lt;&lt; CSR_MSTATUS_MIE_SHIFT) &amp; CSR_MSTATUS_MIE_MASK)</span></div>
<div class="line"><a id="l00416" name="l00416"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a1e8a686ec68b105dcf5a9a0d138ef0b9">  416</a></span><span class="preprocessor">#define CSR_MSTATUS_MIE_GET(x) (((uint32_t)(x) &amp; CSR_MSTATUS_MIE_MASK) &gt;&gt; CSR_MSTATUS_MIE_SHIFT)</span></div>
<div class="line"><a id="l00417" name="l00417"></a><span class="lineno">  417</span> </div>
<div class="line"><a id="l00418" name="l00418"></a><span class="lineno">  418</span><span class="comment">/*</span></div>
<div class="line"><a id="l00419" name="l00419"></a><span class="lineno">  419</span><span class="comment"> * UIE (RW)</span></div>
<div class="line"><a id="l00420" name="l00420"></a><span class="lineno">  420</span><span class="comment"> *</span></div>
<div class="line"><a id="l00421" name="l00421"></a><span class="lineno">  421</span><span class="comment"> * U mode interrupt enable bit.</span></div>
<div class="line"><a id="l00422" name="l00422"></a><span class="lineno">  422</span><span class="comment"> * 0: Disabled</span></div>
<div class="line"><a id="l00423" name="l00423"></a><span class="lineno">  423</span><span class="comment"> * 1: Enabled</span></div>
<div class="line"><a id="l00424" name="l00424"></a><span class="lineno">  424</span><span class="comment"> */</span></div>
<div class="line"><a id="l00425" name="l00425"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a6099978beb9ed7026c043792eec74b5e">  425</a></span><span class="preprocessor">#define CSR_MSTATUS_UIE_MASK (0x1U)</span></div>
<div class="line"><a id="l00426" name="l00426"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#ade5e31b5b245f89619a1c1545e19ef2b">  426</a></span><span class="preprocessor">#define CSR_MSTATUS_UIE_SHIFT (0U)</span></div>
<div class="line"><a id="l00427" name="l00427"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a9a7083fc9815699ea1abc3417547418d">  427</a></span><span class="preprocessor">#define CSR_MSTATUS_UIE_SET(x) (((uint32_t)(x) &lt;&lt; CSR_MSTATUS_UIE_SHIFT) &amp; CSR_MSTATUS_UIE_MASK)</span></div>
<div class="line"><a id="l00428" name="l00428"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a01056df145980b4ddcab2c287aaefe4f">  428</a></span><span class="preprocessor">#define CSR_MSTATUS_UIE_GET(x) (((uint32_t)(x) &amp; CSR_MSTATUS_UIE_MASK) &gt;&gt; CSR_MSTATUS_UIE_SHIFT)</span></div>
<div class="line"><a id="l00429" name="l00429"></a><span class="lineno">  429</span> </div>
<div class="line"><a id="l00430" name="l00430"></a><span class="lineno">  430</span><span class="comment">/* Bitfield definition for register: MISA */</span></div>
<div class="line"><a id="l00431" name="l00431"></a><span class="lineno">  431</span><span class="comment">/*</span></div>
<div class="line"><a id="l00432" name="l00432"></a><span class="lineno">  432</span><span class="comment"> * BASE (RO)</span></div>
<div class="line"><a id="l00433" name="l00433"></a><span class="lineno">  433</span><span class="comment"> *</span></div>
<div class="line"><a id="l00434" name="l00434"></a><span class="lineno">  434</span><span class="comment"> * The general-purpose register width of the native base integer ISA.</span></div>
<div class="line"><a id="l00435" name="l00435"></a><span class="lineno">  435</span><span class="comment"> * 0:Reserved</span></div>
<div class="line"><a id="l00436" name="l00436"></a><span class="lineno">  436</span><span class="comment"> * 1:32</span></div>
<div class="line"><a id="l00437" name="l00437"></a><span class="lineno">  437</span><span class="comment"> * 2:64</span></div>
<div class="line"><a id="l00438" name="l00438"></a><span class="lineno">  438</span><span class="comment"> * 3:128</span></div>
<div class="line"><a id="l00439" name="l00439"></a><span class="lineno">  439</span><span class="comment"> */</span></div>
<div class="line"><a id="l00440" name="l00440"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a6780e9e12aed90ab6938dcfadb9b3c2e">  440</a></span><span class="preprocessor">#define CSR_MISA_BASE_MASK (0xC0000000UL)</span></div>
<div class="line"><a id="l00441" name="l00441"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a3c7dca54da542e7937cea77d40884a8d">  441</a></span><span class="preprocessor">#define CSR_MISA_BASE_SHIFT (30U)</span></div>
<div class="line"><a id="l00442" name="l00442"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a93ca5bf9d5082f78dfb85126fa10407c">  442</a></span><span class="preprocessor">#define CSR_MISA_BASE_GET(x) (((uint32_t)(x) &amp; CSR_MISA_BASE_MASK) &gt;&gt; CSR_MISA_BASE_SHIFT)</span></div>
<div class="line"><a id="l00443" name="l00443"></a><span class="lineno">  443</span> </div>
<div class="line"><a id="l00444" name="l00444"></a><span class="lineno">  444</span><span class="comment">/*</span></div>
<div class="line"><a id="l00445" name="l00445"></a><span class="lineno">  445</span><span class="comment"> * Z (RO)</span></div>
<div class="line"><a id="l00446" name="l00446"></a><span class="lineno">  446</span><span class="comment"> *</span></div>
<div class="line"><a id="l00447" name="l00447"></a><span class="lineno">  447</span><span class="comment"> * Reserved</span></div>
<div class="line"><a id="l00448" name="l00448"></a><span class="lineno">  448</span><span class="comment"> */</span></div>
<div class="line"><a id="l00449" name="l00449"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a7b4e3492ff3e469a29eb6963fa25805d">  449</a></span><span class="preprocessor">#define CSR_MISA_Z_MASK (0x2000000UL)</span></div>
<div class="line"><a id="l00450" name="l00450"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a0d8ca8544d13b4ee30b858672fd3c461">  450</a></span><span class="preprocessor">#define CSR_MISA_Z_SHIFT (25U)</span></div>
<div class="line"><a id="l00451" name="l00451"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#ad0558f4c0ac3d801adf1ffdbbe648e38">  451</a></span><span class="preprocessor">#define CSR_MISA_Z_GET(x) (((uint32_t)(x) &amp; CSR_MISA_Z_MASK) &gt;&gt; CSR_MISA_Z_SHIFT)</span></div>
<div class="line"><a id="l00452" name="l00452"></a><span class="lineno">  452</span> </div>
<div class="line"><a id="l00453" name="l00453"></a><span class="lineno">  453</span><span class="comment">/*</span></div>
<div class="line"><a id="l00454" name="l00454"></a><span class="lineno">  454</span><span class="comment"> * Y (RO)</span></div>
<div class="line"><a id="l00455" name="l00455"></a><span class="lineno">  455</span><span class="comment"> *</span></div>
<div class="line"><a id="l00456" name="l00456"></a><span class="lineno">  456</span><span class="comment"> * Reserved</span></div>
<div class="line"><a id="l00457" name="l00457"></a><span class="lineno">  457</span><span class="comment"> */</span></div>
<div class="line"><a id="l00458" name="l00458"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a74810b0db778c8e59e86c69ac6689239">  458</a></span><span class="preprocessor">#define CSR_MISA_Y_MASK (0x1000000UL)</span></div>
<div class="line"><a id="l00459" name="l00459"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a593f9a73a5164c3d0f3daf7106da308e">  459</a></span><span class="preprocessor">#define CSR_MISA_Y_SHIFT (24U)</span></div>
<div class="line"><a id="l00460" name="l00460"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#adcfa71b2282e8ef71ee962f17aaca881">  460</a></span><span class="preprocessor">#define CSR_MISA_Y_GET(x) (((uint32_t)(x) &amp; CSR_MISA_Y_MASK) &gt;&gt; CSR_MISA_Y_SHIFT)</span></div>
<div class="line"><a id="l00461" name="l00461"></a><span class="lineno">  461</span> </div>
<div class="line"><a id="l00462" name="l00462"></a><span class="lineno">  462</span><span class="comment">/*</span></div>
<div class="line"><a id="l00463" name="l00463"></a><span class="lineno">  463</span><span class="comment"> * X (RO)</span></div>
<div class="line"><a id="l00464" name="l00464"></a><span class="lineno">  464</span><span class="comment"> *</span></div>
<div class="line"><a id="l00465" name="l00465"></a><span class="lineno">  465</span><span class="comment"> * Non-standard extensions present</span></div>
<div class="line"><a id="l00466" name="l00466"></a><span class="lineno">  466</span><span class="comment"> */</span></div>
<div class="line"><a id="l00467" name="l00467"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#ae305b90d296daaa7bd09fb1e3d8c9ad9">  467</a></span><span class="preprocessor">#define CSR_MISA_X_MASK (0x800000UL)</span></div>
<div class="line"><a id="l00468" name="l00468"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a6e0404edd3f904c2461b457484ab4806">  468</a></span><span class="preprocessor">#define CSR_MISA_X_SHIFT (23U)</span></div>
<div class="line"><a id="l00469" name="l00469"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a9dd9cef8011b8a9eea09c0b52343b43b">  469</a></span><span class="preprocessor">#define CSR_MISA_X_GET(x) (((uint32_t)(x) &amp; CSR_MISA_X_MASK) &gt;&gt; CSR_MISA_X_SHIFT)</span></div>
<div class="line"><a id="l00470" name="l00470"></a><span class="lineno">  470</span> </div>
<div class="line"><a id="l00471" name="l00471"></a><span class="lineno">  471</span><span class="comment">/*</span></div>
<div class="line"><a id="l00472" name="l00472"></a><span class="lineno">  472</span><span class="comment"> * W (RO)</span></div>
<div class="line"><a id="l00473" name="l00473"></a><span class="lineno">  473</span><span class="comment"> *</span></div>
<div class="line"><a id="l00474" name="l00474"></a><span class="lineno">  474</span><span class="comment"> * Reserved</span></div>
<div class="line"><a id="l00475" name="l00475"></a><span class="lineno">  475</span><span class="comment"> */</span></div>
<div class="line"><a id="l00476" name="l00476"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#aef1796d6c3bd3ba2b31207cbfce14fc0">  476</a></span><span class="preprocessor">#define CSR_MISA_W_MASK (0x400000UL)</span></div>
<div class="line"><a id="l00477" name="l00477"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a3d75fee28d9779b5d86dd766a3e66c69">  477</a></span><span class="preprocessor">#define CSR_MISA_W_SHIFT (22U)</span></div>
<div class="line"><a id="l00478" name="l00478"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#afa6539dccbe9ec1ea012bc36d0db7f3f">  478</a></span><span class="preprocessor">#define CSR_MISA_W_GET(x) (((uint32_t)(x) &amp; CSR_MISA_W_MASK) &gt;&gt; CSR_MISA_W_SHIFT)</span></div>
<div class="line"><a id="l00479" name="l00479"></a><span class="lineno">  479</span> </div>
<div class="line"><a id="l00480" name="l00480"></a><span class="lineno">  480</span><span class="comment">/*</span></div>
<div class="line"><a id="l00481" name="l00481"></a><span class="lineno">  481</span><span class="comment"> * V (RO)</span></div>
<div class="line"><a id="l00482" name="l00482"></a><span class="lineno">  482</span><span class="comment"> *</span></div>
<div class="line"><a id="l00483" name="l00483"></a><span class="lineno">  483</span><span class="comment"> * Tentatively reserved for Vector extension</span></div>
<div class="line"><a id="l00484" name="l00484"></a><span class="lineno">  484</span><span class="comment"> */</span></div>
<div class="line"><a id="l00485" name="l00485"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a374059aed77e9629d26a4b39e4d452e1">  485</a></span><span class="preprocessor">#define CSR_MISA_V_MASK (0x200000UL)</span></div>
<div class="line"><a id="l00486" name="l00486"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#aca3f5133901bb3c6324bf65283dc4e94">  486</a></span><span class="preprocessor">#define CSR_MISA_V_SHIFT (21U)</span></div>
<div class="line"><a id="l00487" name="l00487"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a522bb6ca0e27a05015ee26ee0e0799c2">  487</a></span><span class="preprocessor">#define CSR_MISA_V_GET(x) (((uint32_t)(x) &amp; CSR_MISA_V_MASK) &gt;&gt; CSR_MISA_V_SHIFT)</span></div>
<div class="line"><a id="l00488" name="l00488"></a><span class="lineno">  488</span> </div>
<div class="line"><a id="l00489" name="l00489"></a><span class="lineno">  489</span><span class="comment">/*</span></div>
<div class="line"><a id="l00490" name="l00490"></a><span class="lineno">  490</span><span class="comment"> * U (RO)</span></div>
<div class="line"><a id="l00491" name="l00491"></a><span class="lineno">  491</span><span class="comment"> *</span></div>
<div class="line"><a id="l00492" name="l00492"></a><span class="lineno">  492</span><span class="comment"> * User mode implemented</span></div>
<div class="line"><a id="l00493" name="l00493"></a><span class="lineno">  493</span><span class="comment"> * 0:Machine</span></div>
<div class="line"><a id="l00494" name="l00494"></a><span class="lineno">  494</span><span class="comment"> * 1:Machine + User / Machine + Supervisor + User</span></div>
<div class="line"><a id="l00495" name="l00495"></a><span class="lineno">  495</span><span class="comment"> */</span></div>
<div class="line"><a id="l00496" name="l00496"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a5a3fd6a3353fcf389e81d1529a8dd2b0">  496</a></span><span class="preprocessor">#define CSR_MISA_U_MASK (0x100000UL)</span></div>
<div class="line"><a id="l00497" name="l00497"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a33d69c02dd39a3a7e8d5208493b5602e">  497</a></span><span class="preprocessor">#define CSR_MISA_U_SHIFT (20U)</span></div>
<div class="line"><a id="l00498" name="l00498"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a4420cc20bf37b36253c7608826731361">  498</a></span><span class="preprocessor">#define CSR_MISA_U_GET(x) (((uint32_t)(x) &amp; CSR_MISA_U_MASK) &gt;&gt; CSR_MISA_U_SHIFT)</span></div>
<div class="line"><a id="l00499" name="l00499"></a><span class="lineno">  499</span> </div>
<div class="line"><a id="l00500" name="l00500"></a><span class="lineno">  500</span><span class="comment">/*</span></div>
<div class="line"><a id="l00501" name="l00501"></a><span class="lineno">  501</span><span class="comment"> * T (RO)</span></div>
<div class="line"><a id="l00502" name="l00502"></a><span class="lineno">  502</span><span class="comment"> *</span></div>
<div class="line"><a id="l00503" name="l00503"></a><span class="lineno">  503</span><span class="comment"> * Tentatively reserved for Transactional Memory extension</span></div>
<div class="line"><a id="l00504" name="l00504"></a><span class="lineno">  504</span><span class="comment"> */</span></div>
<div class="line"><a id="l00505" name="l00505"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a506f3fce1a61da3a9d9a21c34617fb1d">  505</a></span><span class="preprocessor">#define CSR_MISA_T_MASK (0x80000UL)</span></div>
<div class="line"><a id="l00506" name="l00506"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#af1c71ca0cb4e454e215efd87c2a50a9a">  506</a></span><span class="preprocessor">#define CSR_MISA_T_SHIFT (19U)</span></div>
<div class="line"><a id="l00507" name="l00507"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#abdf770b803a9d3e3e8bd835a7b946432">  507</a></span><span class="preprocessor">#define CSR_MISA_T_GET(x) (((uint32_t)(x) &amp; CSR_MISA_T_MASK) &gt;&gt; CSR_MISA_T_SHIFT)</span></div>
<div class="line"><a id="l00508" name="l00508"></a><span class="lineno">  508</span> </div>
<div class="line"><a id="l00509" name="l00509"></a><span class="lineno">  509</span><span class="comment">/*</span></div>
<div class="line"><a id="l00510" name="l00510"></a><span class="lineno">  510</span><span class="comment"> * S (RO)</span></div>
<div class="line"><a id="l00511" name="l00511"></a><span class="lineno">  511</span><span class="comment"> *</span></div>
<div class="line"><a id="l00512" name="l00512"></a><span class="lineno">  512</span><span class="comment"> * Supervisor mode implemented</span></div>
<div class="line"><a id="l00513" name="l00513"></a><span class="lineno">  513</span><span class="comment"> * 0:Machine / Machine + User</span></div>
<div class="line"><a id="l00514" name="l00514"></a><span class="lineno">  514</span><span class="comment"> * 1:Machine + Supervisor + User</span></div>
<div class="line"><a id="l00515" name="l00515"></a><span class="lineno">  515</span><span class="comment"> */</span></div>
<div class="line"><a id="l00516" name="l00516"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#ab2b002d0bf9a1b775c7983a4d809c93d">  516</a></span><span class="preprocessor">#define CSR_MISA_S_MASK (0x40000UL)</span></div>
<div class="line"><a id="l00517" name="l00517"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#ae3544ee6c2e38c588d207d97a8d6bc85">  517</a></span><span class="preprocessor">#define CSR_MISA_S_SHIFT (18U)</span></div>
<div class="line"><a id="l00518" name="l00518"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a44fe59c8b024898a2404601f096a314c">  518</a></span><span class="preprocessor">#define CSR_MISA_S_GET(x) (((uint32_t)(x) &amp; CSR_MISA_S_MASK) &gt;&gt; CSR_MISA_S_SHIFT)</span></div>
<div class="line"><a id="l00519" name="l00519"></a><span class="lineno">  519</span> </div>
<div class="line"><a id="l00520" name="l00520"></a><span class="lineno">  520</span><span class="comment">/*</span></div>
<div class="line"><a id="l00521" name="l00521"></a><span class="lineno">  521</span><span class="comment"> * R (RO)</span></div>
<div class="line"><a id="l00522" name="l00522"></a><span class="lineno">  522</span><span class="comment"> *</span></div>
<div class="line"><a id="l00523" name="l00523"></a><span class="lineno">  523</span><span class="comment"> * Reserved</span></div>
<div class="line"><a id="l00524" name="l00524"></a><span class="lineno">  524</span><span class="comment"> */</span></div>
<div class="line"><a id="l00525" name="l00525"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#aab08b2ca1e8785af5657159db0bec266">  525</a></span><span class="preprocessor">#define CSR_MISA_R_MASK (0x20000UL)</span></div>
<div class="line"><a id="l00526" name="l00526"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#af7b07c3acff0e334037c1258496dc063">  526</a></span><span class="preprocessor">#define CSR_MISA_R_SHIFT (17U)</span></div>
<div class="line"><a id="l00527" name="l00527"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a9e4f7da9c5eeedf23333e0a7d0233b2e">  527</a></span><span class="preprocessor">#define CSR_MISA_R_GET(x) (((uint32_t)(x) &amp; CSR_MISA_R_MASK) &gt;&gt; CSR_MISA_R_SHIFT)</span></div>
<div class="line"><a id="l00528" name="l00528"></a><span class="lineno">  528</span> </div>
<div class="line"><a id="l00529" name="l00529"></a><span class="lineno">  529</span><span class="comment">/*</span></div>
<div class="line"><a id="l00530" name="l00530"></a><span class="lineno">  530</span><span class="comment"> * Q (RO)</span></div>
<div class="line"><a id="l00531" name="l00531"></a><span class="lineno">  531</span><span class="comment"> *</span></div>
<div class="line"><a id="l00532" name="l00532"></a><span class="lineno">  532</span><span class="comment"> * Quad-precision floating-point extension</span></div>
<div class="line"><a id="l00533" name="l00533"></a><span class="lineno">  533</span><span class="comment"> */</span></div>
<div class="line"><a id="l00534" name="l00534"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#ab6eb267fbd7c72d9b688d6a7a2eb933d">  534</a></span><span class="preprocessor">#define CSR_MISA_Q_MASK (0x10000UL)</span></div>
<div class="line"><a id="l00535" name="l00535"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a7dc8255aa0806b87053f7656fda05f5c">  535</a></span><span class="preprocessor">#define CSR_MISA_Q_SHIFT (16U)</span></div>
<div class="line"><a id="l00536" name="l00536"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a6f94661b73fc72dfee49dc1e74f940bc">  536</a></span><span class="preprocessor">#define CSR_MISA_Q_GET(x) (((uint32_t)(x) &amp; CSR_MISA_Q_MASK) &gt;&gt; CSR_MISA_Q_SHIFT)</span></div>
<div class="line"><a id="l00537" name="l00537"></a><span class="lineno">  537</span> </div>
<div class="line"><a id="l00538" name="l00538"></a><span class="lineno">  538</span><span class="comment">/*</span></div>
<div class="line"><a id="l00539" name="l00539"></a><span class="lineno">  539</span><span class="comment"> * P (RO)</span></div>
<div class="line"><a id="l00540" name="l00540"></a><span class="lineno">  540</span><span class="comment"> *</span></div>
<div class="line"><a id="l00541" name="l00541"></a><span class="lineno">  541</span><span class="comment"> * Tentatively reserved for Packed-SIMD extension</span></div>
<div class="line"><a id="l00542" name="l00542"></a><span class="lineno">  542</span><span class="comment"> */</span></div>
<div class="line"><a id="l00543" name="l00543"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a2099f66ba218c7d2921b5489fc64237c">  543</a></span><span class="preprocessor">#define CSR_MISA_P_MASK (0x8000U)</span></div>
<div class="line"><a id="l00544" name="l00544"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#aa8fc0ea44922a2f99e7594bcaf2c211d">  544</a></span><span class="preprocessor">#define CSR_MISA_P_SHIFT (15U)</span></div>
<div class="line"><a id="l00545" name="l00545"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#abced782487eb98cb3a026e5f93061cd7">  545</a></span><span class="preprocessor">#define CSR_MISA_P_GET(x) (((uint32_t)(x) &amp; CSR_MISA_P_MASK) &gt;&gt; CSR_MISA_P_SHIFT)</span></div>
<div class="line"><a id="l00546" name="l00546"></a><span class="lineno">  546</span> </div>
<div class="line"><a id="l00547" name="l00547"></a><span class="lineno">  547</span><span class="comment">/*</span></div>
<div class="line"><a id="l00548" name="l00548"></a><span class="lineno">  548</span><span class="comment"> * O (RO)</span></div>
<div class="line"><a id="l00549" name="l00549"></a><span class="lineno">  549</span><span class="comment"> *</span></div>
<div class="line"><a id="l00550" name="l00550"></a><span class="lineno">  550</span><span class="comment"> * Reserved</span></div>
<div class="line"><a id="l00551" name="l00551"></a><span class="lineno">  551</span><span class="comment"> */</span></div>
<div class="line"><a id="l00552" name="l00552"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a4b6f6ddccbdefa4269475c9ad027c305">  552</a></span><span class="preprocessor">#define CSR_MISA_O_MASK (0x4000U)</span></div>
<div class="line"><a id="l00553" name="l00553"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a0d7acd34341516760cba4be5e3b0e56e">  553</a></span><span class="preprocessor">#define CSR_MISA_O_SHIFT (14U)</span></div>
<div class="line"><a id="l00554" name="l00554"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#abfe24a2adb57c5d5781bbcc163b17516">  554</a></span><span class="preprocessor">#define CSR_MISA_O_GET(x) (((uint32_t)(x) &amp; CSR_MISA_O_MASK) &gt;&gt; CSR_MISA_O_SHIFT)</span></div>
<div class="line"><a id="l00555" name="l00555"></a><span class="lineno">  555</span> </div>
<div class="line"><a id="l00556" name="l00556"></a><span class="lineno">  556</span><span class="comment">/*</span></div>
<div class="line"><a id="l00557" name="l00557"></a><span class="lineno">  557</span><span class="comment"> * N (RO)</span></div>
<div class="line"><a id="l00558" name="l00558"></a><span class="lineno">  558</span><span class="comment"> *</span></div>
<div class="line"><a id="l00559" name="l00559"></a><span class="lineno">  559</span><span class="comment"> * User-level interrupts supported</span></div>
<div class="line"><a id="l00560" name="l00560"></a><span class="lineno">  560</span><span class="comment"> * 0:no</span></div>
<div class="line"><a id="l00561" name="l00561"></a><span class="lineno">  561</span><span class="comment"> * 1:yes</span></div>
<div class="line"><a id="l00562" name="l00562"></a><span class="lineno">  562</span><span class="comment"> */</span></div>
<div class="line"><a id="l00563" name="l00563"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#aa9e34070fffba9244ff1c2899a3361d5">  563</a></span><span class="preprocessor">#define CSR_MISA_N_MASK (0x2000U)</span></div>
<div class="line"><a id="l00564" name="l00564"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a83d847224da053cdc71ff5081d852e46">  564</a></span><span class="preprocessor">#define CSR_MISA_N_SHIFT (13U)</span></div>
<div class="line"><a id="l00565" name="l00565"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a89e59b0c5b81281d4e57ac3a79253599">  565</a></span><span class="preprocessor">#define CSR_MISA_N_GET(x) (((uint32_t)(x) &amp; CSR_MISA_N_MASK) &gt;&gt; CSR_MISA_N_SHIFT)</span></div>
<div class="line"><a id="l00566" name="l00566"></a><span class="lineno">  566</span> </div>
<div class="line"><a id="l00567" name="l00567"></a><span class="lineno">  567</span><span class="comment">/*</span></div>
<div class="line"><a id="l00568" name="l00568"></a><span class="lineno">  568</span><span class="comment"> * M (RO)</span></div>
<div class="line"><a id="l00569" name="l00569"></a><span class="lineno">  569</span><span class="comment"> *</span></div>
<div class="line"><a id="l00570" name="l00570"></a><span class="lineno">  570</span><span class="comment"> * Integer Multiply/Divide extension</span></div>
<div class="line"><a id="l00571" name="l00571"></a><span class="lineno">  571</span><span class="comment"> */</span></div>
<div class="line"><a id="l00572" name="l00572"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#adeafa497fb461dfd7381b4b00e9e247d">  572</a></span><span class="preprocessor">#define CSR_MISA_M_MASK (0x1000U)</span></div>
<div class="line"><a id="l00573" name="l00573"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a7c96d53ef601a497cb657a28e5c9d32f">  573</a></span><span class="preprocessor">#define CSR_MISA_M_SHIFT (12U)</span></div>
<div class="line"><a id="l00574" name="l00574"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a28757ad3ecf02f833cb2cc104e7b432b">  574</a></span><span class="preprocessor">#define CSR_MISA_M_GET(x) (((uint32_t)(x) &amp; CSR_MISA_M_MASK) &gt;&gt; CSR_MISA_M_SHIFT)</span></div>
<div class="line"><a id="l00575" name="l00575"></a><span class="lineno">  575</span> </div>
<div class="line"><a id="l00576" name="l00576"></a><span class="lineno">  576</span><span class="comment">/*</span></div>
<div class="line"><a id="l00577" name="l00577"></a><span class="lineno">  577</span><span class="comment"> * L (RO)</span></div>
<div class="line"><a id="l00578" name="l00578"></a><span class="lineno">  578</span><span class="comment"> *</span></div>
<div class="line"><a id="l00579" name="l00579"></a><span class="lineno">  579</span><span class="comment"> * Tentatively reserved for Decimal Floating-Point extension</span></div>
<div class="line"><a id="l00580" name="l00580"></a><span class="lineno">  580</span><span class="comment"> */</span></div>
<div class="line"><a id="l00581" name="l00581"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a2b15ca34dbda23d08567cc80888c3fdd">  581</a></span><span class="preprocessor">#define CSR_MISA_L_MASK (0x800U)</span></div>
<div class="line"><a id="l00582" name="l00582"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#aad4d0576fac2d888cff3b7cd5713b863">  582</a></span><span class="preprocessor">#define CSR_MISA_L_SHIFT (11U)</span></div>
<div class="line"><a id="l00583" name="l00583"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#aeb369fb2975d582b3f71b1ba15b061a8">  583</a></span><span class="preprocessor">#define CSR_MISA_L_GET(x) (((uint32_t)(x) &amp; CSR_MISA_L_MASK) &gt;&gt; CSR_MISA_L_SHIFT)</span></div>
<div class="line"><a id="l00584" name="l00584"></a><span class="lineno">  584</span> </div>
<div class="line"><a id="l00585" name="l00585"></a><span class="lineno">  585</span><span class="comment">/*</span></div>
<div class="line"><a id="l00586" name="l00586"></a><span class="lineno">  586</span><span class="comment"> * K (RO)</span></div>
<div class="line"><a id="l00587" name="l00587"></a><span class="lineno">  587</span><span class="comment"> *</span></div>
<div class="line"><a id="l00588" name="l00588"></a><span class="lineno">  588</span><span class="comment"> * Reserved</span></div>
<div class="line"><a id="l00589" name="l00589"></a><span class="lineno">  589</span><span class="comment"> */</span></div>
<div class="line"><a id="l00590" name="l00590"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a151d60299e853182fadb1684d5f54d21">  590</a></span><span class="preprocessor">#define CSR_MISA_K_MASK (0x400U)</span></div>
<div class="line"><a id="l00591" name="l00591"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#ad95d5793ada5e951a09f7354d08fe22d">  591</a></span><span class="preprocessor">#define CSR_MISA_K_SHIFT (10U)</span></div>
<div class="line"><a id="l00592" name="l00592"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#ae1815931d86774889577ca66378acab1">  592</a></span><span class="preprocessor">#define CSR_MISA_K_GET(x) (((uint32_t)(x) &amp; CSR_MISA_K_MASK) &gt;&gt; CSR_MISA_K_SHIFT)</span></div>
<div class="line"><a id="l00593" name="l00593"></a><span class="lineno">  593</span> </div>
<div class="line"><a id="l00594" name="l00594"></a><span class="lineno">  594</span><span class="comment">/*</span></div>
<div class="line"><a id="l00595" name="l00595"></a><span class="lineno">  595</span><span class="comment"> * J (RO)</span></div>
<div class="line"><a id="l00596" name="l00596"></a><span class="lineno">  596</span><span class="comment"> *</span></div>
<div class="line"><a id="l00597" name="l00597"></a><span class="lineno">  597</span><span class="comment"> * Tentatively reserved for Dynamically Translated Languages extension</span></div>
<div class="line"><a id="l00598" name="l00598"></a><span class="lineno">  598</span><span class="comment"> */</span></div>
<div class="line"><a id="l00599" name="l00599"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#ab2842cd1eee13b521a0d6e3c2f4cdc7b">  599</a></span><span class="preprocessor">#define CSR_MISA_J_MASK (0x200U)</span></div>
<div class="line"><a id="l00600" name="l00600"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#abd8f828a0dfd18c12e0d38990f227874">  600</a></span><span class="preprocessor">#define CSR_MISA_J_SHIFT (9U)</span></div>
<div class="line"><a id="l00601" name="l00601"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a97b863489e80d5d07bbc7a8bdbdddef0">  601</a></span><span class="preprocessor">#define CSR_MISA_J_GET(x) (((uint32_t)(x) &amp; CSR_MISA_J_MASK) &gt;&gt; CSR_MISA_J_SHIFT)</span></div>
<div class="line"><a id="l00602" name="l00602"></a><span class="lineno">  602</span> </div>
<div class="line"><a id="l00603" name="l00603"></a><span class="lineno">  603</span><span class="comment">/*</span></div>
<div class="line"><a id="l00604" name="l00604"></a><span class="lineno">  604</span><span class="comment"> * I (RO)</span></div>
<div class="line"><a id="l00605" name="l00605"></a><span class="lineno">  605</span><span class="comment"> *</span></div>
<div class="line"><a id="l00606" name="l00606"></a><span class="lineno">  606</span><span class="comment"> * RV32I/64I/128I base ISA</span></div>
<div class="line"><a id="l00607" name="l00607"></a><span class="lineno">  607</span><span class="comment"> */</span></div>
<div class="line"><a id="l00608" name="l00608"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a0b2da80de144a3ba9ef282c127b281ee">  608</a></span><span class="preprocessor">#define CSR_MISA_I_MASK (0x100U)</span></div>
<div class="line"><a id="l00609" name="l00609"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#ab3f074cdd2b39c391c56e28a1784f5f4">  609</a></span><span class="preprocessor">#define CSR_MISA_I_SHIFT (8U)</span></div>
<div class="line"><a id="l00610" name="l00610"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a07526c56cecf3006027047968685867e">  610</a></span><span class="preprocessor">#define CSR_MISA_I_GET(x) (((uint32_t)(x) &amp; CSR_MISA_I_MASK) &gt;&gt; CSR_MISA_I_SHIFT)</span></div>
<div class="line"><a id="l00611" name="l00611"></a><span class="lineno">  611</span> </div>
<div class="line"><a id="l00612" name="l00612"></a><span class="lineno">  612</span><span class="comment">/*</span></div>
<div class="line"><a id="l00613" name="l00613"></a><span class="lineno">  613</span><span class="comment"> * H (RO)</span></div>
<div class="line"><a id="l00614" name="l00614"></a><span class="lineno">  614</span><span class="comment"> *</span></div>
<div class="line"><a id="l00615" name="l00615"></a><span class="lineno">  615</span><span class="comment"> * Reserved</span></div>
<div class="line"><a id="l00616" name="l00616"></a><span class="lineno">  616</span><span class="comment"> */</span></div>
<div class="line"><a id="l00617" name="l00617"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#aa658b1401f2e30d8b0396b2c33d2b21e">  617</a></span><span class="preprocessor">#define CSR_MISA_H_MASK (0x80U)</span></div>
<div class="line"><a id="l00618" name="l00618"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a2897294420db67b2691a7bf52f0acf75">  618</a></span><span class="preprocessor">#define CSR_MISA_H_SHIFT (7U)</span></div>
<div class="line"><a id="l00619" name="l00619"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a657732297191dfeda80ac35161eb6d80">  619</a></span><span class="preprocessor">#define CSR_MISA_H_GET(x) (((uint32_t)(x) &amp; CSR_MISA_H_MASK) &gt;&gt; CSR_MISA_H_SHIFT)</span></div>
<div class="line"><a id="l00620" name="l00620"></a><span class="lineno">  620</span> </div>
<div class="line"><a id="l00621" name="l00621"></a><span class="lineno">  621</span><span class="comment">/*</span></div>
<div class="line"><a id="l00622" name="l00622"></a><span class="lineno">  622</span><span class="comment"> * G (RO)</span></div>
<div class="line"><a id="l00623" name="l00623"></a><span class="lineno">  623</span><span class="comment"> *</span></div>
<div class="line"><a id="l00624" name="l00624"></a><span class="lineno">  624</span><span class="comment"> * Additional standard extensions present</span></div>
<div class="line"><a id="l00625" name="l00625"></a><span class="lineno">  625</span><span class="comment"> */</span></div>
<div class="line"><a id="l00626" name="l00626"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#ac03fe0e663db0b7f7c131c0840d73510">  626</a></span><span class="preprocessor">#define CSR_MISA_G_MASK (0x40U)</span></div>
<div class="line"><a id="l00627" name="l00627"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a6da669abd343cff4f4944c64c3035257">  627</a></span><span class="preprocessor">#define CSR_MISA_G_SHIFT (6U)</span></div>
<div class="line"><a id="l00628" name="l00628"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a08ac93d20f72a9d3ce35249a7887af43">  628</a></span><span class="preprocessor">#define CSR_MISA_G_GET(x) (((uint32_t)(x) &amp; CSR_MISA_G_MASK) &gt;&gt; CSR_MISA_G_SHIFT)</span></div>
<div class="line"><a id="l00629" name="l00629"></a><span class="lineno">  629</span> </div>
<div class="line"><a id="l00630" name="l00630"></a><span class="lineno">  630</span><span class="comment">/*</span></div>
<div class="line"><a id="l00631" name="l00631"></a><span class="lineno">  631</span><span class="comment"> * F (RO)</span></div>
<div class="line"><a id="l00632" name="l00632"></a><span class="lineno">  632</span><span class="comment"> *</span></div>
<div class="line"><a id="l00633" name="l00633"></a><span class="lineno">  633</span><span class="comment"> * Single-precision floating-point extension</span></div>
<div class="line"><a id="l00634" name="l00634"></a><span class="lineno">  634</span><span class="comment"> * 0:none</span></div>
<div class="line"><a id="l00635" name="l00635"></a><span class="lineno">  635</span><span class="comment"> * 1:double+single precision / single precision</span></div>
<div class="line"><a id="l00636" name="l00636"></a><span class="lineno">  636</span><span class="comment"> */</span></div>
<div class="line"><a id="l00637" name="l00637"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#acdc053597183279e244409e3affbfb14">  637</a></span><span class="preprocessor">#define CSR_MISA_F_MASK (0x20U)</span></div>
<div class="line"><a id="l00638" name="l00638"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#adf32d07b84d26b33d5a472112783a2e3">  638</a></span><span class="preprocessor">#define CSR_MISA_F_SHIFT (5U)</span></div>
<div class="line"><a id="l00639" name="l00639"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a3ee6de8c2a640b44a255851b27a91eec">  639</a></span><span class="preprocessor">#define CSR_MISA_F_GET(x) (((uint32_t)(x) &amp; CSR_MISA_F_MASK) &gt;&gt; CSR_MISA_F_SHIFT)</span></div>
<div class="line"><a id="l00640" name="l00640"></a><span class="lineno">  640</span> </div>
<div class="line"><a id="l00641" name="l00641"></a><span class="lineno">  641</span><span class="comment">/*</span></div>
<div class="line"><a id="l00642" name="l00642"></a><span class="lineno">  642</span><span class="comment"> * E (RO)</span></div>
<div class="line"><a id="l00643" name="l00643"></a><span class="lineno">  643</span><span class="comment"> *</span></div>
<div class="line"><a id="l00644" name="l00644"></a><span class="lineno">  644</span><span class="comment"> * RV32E base ISA</span></div>
<div class="line"><a id="l00645" name="l00645"></a><span class="lineno">  645</span><span class="comment"> */</span></div>
<div class="line"><a id="l00646" name="l00646"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#af501b8d7cb64c9e1e4240e6604938c4d">  646</a></span><span class="preprocessor">#define CSR_MISA_E_MASK (0x10U)</span></div>
<div class="line"><a id="l00647" name="l00647"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a8c7c752239ee6c73ff89b660e0441552">  647</a></span><span class="preprocessor">#define CSR_MISA_E_SHIFT (4U)</span></div>
<div class="line"><a id="l00648" name="l00648"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a6c6b74404bb22cdf05da29785179f3cd">  648</a></span><span class="preprocessor">#define CSR_MISA_E_GET(x) (((uint32_t)(x) &amp; CSR_MISA_E_MASK) &gt;&gt; CSR_MISA_E_SHIFT)</span></div>
<div class="line"><a id="l00649" name="l00649"></a><span class="lineno">  649</span> </div>
<div class="line"><a id="l00650" name="l00650"></a><span class="lineno">  650</span><span class="comment">/*</span></div>
<div class="line"><a id="l00651" name="l00651"></a><span class="lineno">  651</span><span class="comment"> * D (RO)</span></div>
<div class="line"><a id="l00652" name="l00652"></a><span class="lineno">  652</span><span class="comment"> *</span></div>
<div class="line"><a id="l00653" name="l00653"></a><span class="lineno">  653</span><span class="comment"> * Double-precision floating-point extension</span></div>
<div class="line"><a id="l00654" name="l00654"></a><span class="lineno">  654</span><span class="comment"> * 0:single precision / none</span></div>
<div class="line"><a id="l00655" name="l00655"></a><span class="lineno">  655</span><span class="comment"> * 1:double+single precision</span></div>
<div class="line"><a id="l00656" name="l00656"></a><span class="lineno">  656</span><span class="comment"> */</span></div>
<div class="line"><a id="l00657" name="l00657"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#aae70da63edbae992192aaf6e2e45ac59">  657</a></span><span class="preprocessor">#define CSR_MISA_D_MASK (0x8U)</span></div>
<div class="line"><a id="l00658" name="l00658"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#ab3c22e5a65c00f7b54172cc840e822fc">  658</a></span><span class="preprocessor">#define CSR_MISA_D_SHIFT (3U)</span></div>
<div class="line"><a id="l00659" name="l00659"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a982770ca9ad5d26ab634bf0a6071d7a9">  659</a></span><span class="preprocessor">#define CSR_MISA_D_GET(x) (((uint32_t)(x) &amp; CSR_MISA_D_MASK) &gt;&gt; CSR_MISA_D_SHIFT)</span></div>
<div class="line"><a id="l00660" name="l00660"></a><span class="lineno">  660</span> </div>
<div class="line"><a id="l00661" name="l00661"></a><span class="lineno">  661</span><span class="comment">/*</span></div>
<div class="line"><a id="l00662" name="l00662"></a><span class="lineno">  662</span><span class="comment"> * C (RO)</span></div>
<div class="line"><a id="l00663" name="l00663"></a><span class="lineno">  663</span><span class="comment"> *</span></div>
<div class="line"><a id="l00664" name="l00664"></a><span class="lineno">  664</span><span class="comment"> * Compressed extension</span></div>
<div class="line"><a id="l00665" name="l00665"></a><span class="lineno">  665</span><span class="comment"> */</span></div>
<div class="line"><a id="l00666" name="l00666"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a660cac2cedfbe185b937c5cbf403e229">  666</a></span><span class="preprocessor">#define CSR_MISA_C_MASK (0x4U)</span></div>
<div class="line"><a id="l00667" name="l00667"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#ac78ece669c6ff84a0a1c6c0d68815130">  667</a></span><span class="preprocessor">#define CSR_MISA_C_SHIFT (2U)</span></div>
<div class="line"><a id="l00668" name="l00668"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a98e576143891b3337ec5a9bf256371ad">  668</a></span><span class="preprocessor">#define CSR_MISA_C_GET(x) (((uint32_t)(x) &amp; CSR_MISA_C_MASK) &gt;&gt; CSR_MISA_C_SHIFT)</span></div>
<div class="line"><a id="l00669" name="l00669"></a><span class="lineno">  669</span> </div>
<div class="line"><a id="l00670" name="l00670"></a><span class="lineno">  670</span><span class="comment">/*</span></div>
<div class="line"><a id="l00671" name="l00671"></a><span class="lineno">  671</span><span class="comment"> * B (RO)</span></div>
<div class="line"><a id="l00672" name="l00672"></a><span class="lineno">  672</span><span class="comment"> *</span></div>
<div class="line"><a id="l00673" name="l00673"></a><span class="lineno">  673</span><span class="comment"> * Tentatively reserved for Bit operations extension</span></div>
<div class="line"><a id="l00674" name="l00674"></a><span class="lineno">  674</span><span class="comment"> */</span></div>
<div class="line"><a id="l00675" name="l00675"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a6071a2b277f256630f0974db1a6bef3f">  675</a></span><span class="preprocessor">#define CSR_MISA_B_MASK (0x2U)</span></div>
<div class="line"><a id="l00676" name="l00676"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a709f1bd3602a36fb9b62a091104dbe70">  676</a></span><span class="preprocessor">#define CSR_MISA_B_SHIFT (1U)</span></div>
<div class="line"><a id="l00677" name="l00677"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a6198e7418560a9147423b188601912a0">  677</a></span><span class="preprocessor">#define CSR_MISA_B_GET(x) (((uint32_t)(x) &amp; CSR_MISA_B_MASK) &gt;&gt; CSR_MISA_B_SHIFT)</span></div>
<div class="line"><a id="l00678" name="l00678"></a><span class="lineno">  678</span> </div>
<div class="line"><a id="l00679" name="l00679"></a><span class="lineno">  679</span><span class="comment">/*</span></div>
<div class="line"><a id="l00680" name="l00680"></a><span class="lineno">  680</span><span class="comment"> * A (RO)</span></div>
<div class="line"><a id="l00681" name="l00681"></a><span class="lineno">  681</span><span class="comment"> *</span></div>
<div class="line"><a id="l00682" name="l00682"></a><span class="lineno">  682</span><span class="comment"> * Atomic extension</span></div>
<div class="line"><a id="l00683" name="l00683"></a><span class="lineno">  683</span><span class="comment"> * 0:no</span></div>
<div class="line"><a id="l00684" name="l00684"></a><span class="lineno">  684</span><span class="comment"> * 1:yes</span></div>
<div class="line"><a id="l00685" name="l00685"></a><span class="lineno">  685</span><span class="comment"> */</span></div>
<div class="line"><a id="l00686" name="l00686"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a287913e577615624a8235485437916cc">  686</a></span><span class="preprocessor">#define CSR_MISA_A_MASK (0x1U)</span></div>
<div class="line"><a id="l00687" name="l00687"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a366fc8c37fc029a7a156d794b9932f2e">  687</a></span><span class="preprocessor">#define CSR_MISA_A_SHIFT (0U)</span></div>
<div class="line"><a id="l00688" name="l00688"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#ad83e9cdbcd86532d843da22d80b8ebe0">  688</a></span><span class="preprocessor">#define CSR_MISA_A_GET(x) (((uint32_t)(x) &amp; CSR_MISA_A_MASK) &gt;&gt; CSR_MISA_A_SHIFT)</span></div>
<div class="line"><a id="l00689" name="l00689"></a><span class="lineno">  689</span> </div>
<div class="line"><a id="l00690" name="l00690"></a><span class="lineno">  690</span><span class="comment">/* Bitfield definition for register: MIE */</span></div>
<div class="line"><a id="l00691" name="l00691"></a><span class="lineno">  691</span><span class="comment">/*</span></div>
<div class="line"><a id="l00692" name="l00692"></a><span class="lineno">  692</span><span class="comment"> * PMOVI (RW)</span></div>
<div class="line"><a id="l00693" name="l00693"></a><span class="lineno">  693</span><span class="comment"> *</span></div>
<div class="line"><a id="l00694" name="l00694"></a><span class="lineno">  694</span><span class="comment"> * Performance monitor overflow local interrupt enable bit</span></div>
<div class="line"><a id="l00695" name="l00695"></a><span class="lineno">  695</span><span class="comment"> * 0:Disabled</span></div>
<div class="line"><a id="l00696" name="l00696"></a><span class="lineno">  696</span><span class="comment"> * 1:Enabled</span></div>
<div class="line"><a id="l00697" name="l00697"></a><span class="lineno">  697</span><span class="comment"> */</span></div>
<div class="line"><a id="l00698" name="l00698"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#ae7e261929e03d16fd688f2d6da7e6298">  698</a></span><span class="preprocessor">#define CSR_MIE_PMOVI_MASK (0x40000UL)</span></div>
<div class="line"><a id="l00699" name="l00699"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a617c9753b1f9de6a044ba2c838273993">  699</a></span><span class="preprocessor">#define CSR_MIE_PMOVI_SHIFT (18U)</span></div>
<div class="line"><a id="l00700" name="l00700"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#ae56cd9bfc4321ab6ec1c2ba65683800e">  700</a></span><span class="preprocessor">#define CSR_MIE_PMOVI_SET(x) (((uint32_t)(x) &lt;&lt; CSR_MIE_PMOVI_SHIFT) &amp; CSR_MIE_PMOVI_MASK)</span></div>
<div class="line"><a id="l00701" name="l00701"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#abdbbf6126e70c9bae2e34fd53ad1363e">  701</a></span><span class="preprocessor">#define CSR_MIE_PMOVI_GET(x) (((uint32_t)(x) &amp; CSR_MIE_PMOVI_MASK) &gt;&gt; CSR_MIE_PMOVI_SHIFT)</span></div>
<div class="line"><a id="l00702" name="l00702"></a><span class="lineno">  702</span> </div>
<div class="line"><a id="l00703" name="l00703"></a><span class="lineno">  703</span><span class="comment">/*</span></div>
<div class="line"><a id="l00704" name="l00704"></a><span class="lineno">  704</span><span class="comment"> * BWEI (RW)</span></div>
<div class="line"><a id="l00705" name="l00705"></a><span class="lineno">  705</span><span class="comment"> *</span></div>
<div class="line"><a id="l00706" name="l00706"></a><span class="lineno">  706</span><span class="comment"> * Bus read/write transaction error local interrupt enable bit. The processor may receive bus errors on load/store instructions or cache writebacks.</span></div>
<div class="line"><a id="l00707" name="l00707"></a><span class="lineno">  707</span><span class="comment"> * 0:Disabled</span></div>
<div class="line"><a id="l00708" name="l00708"></a><span class="lineno">  708</span><span class="comment"> * 1:Enabled</span></div>
<div class="line"><a id="l00709" name="l00709"></a><span class="lineno">  709</span><span class="comment"> */</span></div>
<div class="line"><a id="l00710" name="l00710"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#aa883debc6a5b8f33e683f40633825ba2">  710</a></span><span class="preprocessor">#define CSR_MIE_BWEI_MASK (0x20000UL)</span></div>
<div class="line"><a id="l00711" name="l00711"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a8ea96ec34ebd6454ff18036acd51d5ef">  711</a></span><span class="preprocessor">#define CSR_MIE_BWEI_SHIFT (17U)</span></div>
<div class="line"><a id="l00712" name="l00712"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a37279cc0c0bee8cc2978a42a1931d7e7">  712</a></span><span class="preprocessor">#define CSR_MIE_BWEI_SET(x) (((uint32_t)(x) &lt;&lt; CSR_MIE_BWEI_SHIFT) &amp; CSR_MIE_BWEI_MASK)</span></div>
<div class="line"><a id="l00713" name="l00713"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a0ad237359f44fc6bb9729c73aba99c6c">  713</a></span><span class="preprocessor">#define CSR_MIE_BWEI_GET(x) (((uint32_t)(x) &amp; CSR_MIE_BWEI_MASK) &gt;&gt; CSR_MIE_BWEI_SHIFT)</span></div>
<div class="line"><a id="l00714" name="l00714"></a><span class="lineno">  714</span> </div>
<div class="line"><a id="l00715" name="l00715"></a><span class="lineno">  715</span><span class="comment">/*</span></div>
<div class="line"><a id="l00716" name="l00716"></a><span class="lineno">  716</span><span class="comment"> * IMECCI (RW)</span></div>
<div class="line"><a id="l00717" name="l00717"></a><span class="lineno">  717</span><span class="comment"> *</span></div>
<div class="line"><a id="l00718" name="l00718"></a><span class="lineno">  718</span><span class="comment"> * Imprecise ECC error local interrupt enable bit. The processor may receive imprecise ECC errors on slave port accesses or cache writebacks.</span></div>
<div class="line"><a id="l00719" name="l00719"></a><span class="lineno">  719</span><span class="comment"> * 0:Disabled</span></div>
<div class="line"><a id="l00720" name="l00720"></a><span class="lineno">  720</span><span class="comment"> * 1:Enabled</span></div>
<div class="line"><a id="l00721" name="l00721"></a><span class="lineno">  721</span><span class="comment"> */</span></div>
<div class="line"><a id="l00722" name="l00722"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a651a5319d7f8711898fad34a25da8ed8">  722</a></span><span class="preprocessor">#define CSR_MIE_IMECCI_MASK (0x10000UL)</span></div>
<div class="line"><a id="l00723" name="l00723"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#aaa5cb8ef547f998b20b99e5a28a3474d">  723</a></span><span class="preprocessor">#define CSR_MIE_IMECCI_SHIFT (16U)</span></div>
<div class="line"><a id="l00724" name="l00724"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a2d1ce100fe68b86e9c889512f23e0840">  724</a></span><span class="preprocessor">#define CSR_MIE_IMECCI_SET(x) (((uint32_t)(x) &lt;&lt; CSR_MIE_IMECCI_SHIFT) &amp; CSR_MIE_IMECCI_MASK)</span></div>
<div class="line"><a id="l00725" name="l00725"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#af28882f53e99722d21eac159165bce07">  725</a></span><span class="preprocessor">#define CSR_MIE_IMECCI_GET(x) (((uint32_t)(x) &amp; CSR_MIE_IMECCI_MASK) &gt;&gt; CSR_MIE_IMECCI_SHIFT)</span></div>
<div class="line"><a id="l00726" name="l00726"></a><span class="lineno">  726</span> </div>
<div class="line"><a id="l00727" name="l00727"></a><span class="lineno">  727</span><span class="comment">/*</span></div>
<div class="line"><a id="l00728" name="l00728"></a><span class="lineno">  728</span><span class="comment"> * MEIE (RW)</span></div>
<div class="line"><a id="l00729" name="l00729"></a><span class="lineno">  729</span><span class="comment"> *</span></div>
<div class="line"><a id="l00730" name="l00730"></a><span class="lineno">  730</span><span class="comment"> * M mode external interrupt enable bit</span></div>
<div class="line"><a id="l00731" name="l00731"></a><span class="lineno">  731</span><span class="comment"> * 0:Disabled</span></div>
<div class="line"><a id="l00732" name="l00732"></a><span class="lineno">  732</span><span class="comment"> * 1:Enabled</span></div>
<div class="line"><a id="l00733" name="l00733"></a><span class="lineno">  733</span><span class="comment"> */</span></div>
<div class="line"><a id="l00734" name="l00734"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a1d2c0da7d33627b017571f110652228a">  734</a></span><span class="preprocessor">#define CSR_MIE_MEIE_MASK (0x800U)</span></div>
<div class="line"><a id="l00735" name="l00735"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a9e5db528e45499cfeb7b47b938977f02">  735</a></span><span class="preprocessor">#define CSR_MIE_MEIE_SHIFT (11U)</span></div>
<div class="line"><a id="l00736" name="l00736"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#aeec82f0af88550f9fdf2bd842737bd6b">  736</a></span><span class="preprocessor">#define CSR_MIE_MEIE_SET(x) (((uint32_t)(x) &lt;&lt; CSR_MIE_MEIE_SHIFT) &amp; CSR_MIE_MEIE_MASK)</span></div>
<div class="line"><a id="l00737" name="l00737"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#aafe98f8de500b3d10aea27682504a7ff">  737</a></span><span class="preprocessor">#define CSR_MIE_MEIE_GET(x) (((uint32_t)(x) &amp; CSR_MIE_MEIE_MASK) &gt;&gt; CSR_MIE_MEIE_SHIFT)</span></div>
<div class="line"><a id="l00738" name="l00738"></a><span class="lineno">  738</span> </div>
<div class="line"><a id="l00739" name="l00739"></a><span class="lineno">  739</span><span class="comment">/*</span></div>
<div class="line"><a id="l00740" name="l00740"></a><span class="lineno">  740</span><span class="comment"> * UEIE (RW)</span></div>
<div class="line"><a id="l00741" name="l00741"></a><span class="lineno">  741</span><span class="comment"> *</span></div>
<div class="line"><a id="l00742" name="l00742"></a><span class="lineno">  742</span><span class="comment"> * U mode external interrupt enable bit</span></div>
<div class="line"><a id="l00743" name="l00743"></a><span class="lineno">  743</span><span class="comment"> * 0:Disabled</span></div>
<div class="line"><a id="l00744" name="l00744"></a><span class="lineno">  744</span><span class="comment"> * 1:Enabled</span></div>
<div class="line"><a id="l00745" name="l00745"></a><span class="lineno">  745</span><span class="comment"> */</span></div>
<div class="line"><a id="l00746" name="l00746"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a7018f33111c1095fcab270d97ca3ea7d">  746</a></span><span class="preprocessor">#define CSR_MIE_UEIE_MASK (0x100U)</span></div>
<div class="line"><a id="l00747" name="l00747"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a283201db5e7814dbec1a5d9b05308ef4">  747</a></span><span class="preprocessor">#define CSR_MIE_UEIE_SHIFT (8U)</span></div>
<div class="line"><a id="l00748" name="l00748"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#af0c4a15184a8723ec6686c1d2c985bfd">  748</a></span><span class="preprocessor">#define CSR_MIE_UEIE_SET(x) (((uint32_t)(x) &lt;&lt; CSR_MIE_UEIE_SHIFT) &amp; CSR_MIE_UEIE_MASK)</span></div>
<div class="line"><a id="l00749" name="l00749"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#af0d3db928171a2df9ac29e4844553d79">  749</a></span><span class="preprocessor">#define CSR_MIE_UEIE_GET(x) (((uint32_t)(x) &amp; CSR_MIE_UEIE_MASK) &gt;&gt; CSR_MIE_UEIE_SHIFT)</span></div>
<div class="line"><a id="l00750" name="l00750"></a><span class="lineno">  750</span> </div>
<div class="line"><a id="l00751" name="l00751"></a><span class="lineno">  751</span><span class="comment">/*</span></div>
<div class="line"><a id="l00752" name="l00752"></a><span class="lineno">  752</span><span class="comment"> * MTIE (RW)</span></div>
<div class="line"><a id="l00753" name="l00753"></a><span class="lineno">  753</span><span class="comment"> *</span></div>
<div class="line"><a id="l00754" name="l00754"></a><span class="lineno">  754</span><span class="comment"> * M mode timer interrupt enable bit.</span></div>
<div class="line"><a id="l00755" name="l00755"></a><span class="lineno">  755</span><span class="comment"> * 0:Disabled</span></div>
<div class="line"><a id="l00756" name="l00756"></a><span class="lineno">  756</span><span class="comment"> * 1:Enabled</span></div>
<div class="line"><a id="l00757" name="l00757"></a><span class="lineno">  757</span><span class="comment"> */</span></div>
<div class="line"><a id="l00758" name="l00758"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a851d8162274fc971a9c00456ebd16535">  758</a></span><span class="preprocessor">#define CSR_MIE_MTIE_MASK (0x80U)</span></div>
<div class="line"><a id="l00759" name="l00759"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a4ca259e8590f346240d11343d335107d">  759</a></span><span class="preprocessor">#define CSR_MIE_MTIE_SHIFT (7U)</span></div>
<div class="line"><a id="l00760" name="l00760"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a62d2c8aa682648081d4e0e19798db255">  760</a></span><span class="preprocessor">#define CSR_MIE_MTIE_SET(x) (((uint32_t)(x) &lt;&lt; CSR_MIE_MTIE_SHIFT) &amp; CSR_MIE_MTIE_MASK)</span></div>
<div class="line"><a id="l00761" name="l00761"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a3d37e8dcb2e86a3038eed4cf9b4d6bee">  761</a></span><span class="preprocessor">#define CSR_MIE_MTIE_GET(x) (((uint32_t)(x) &amp; CSR_MIE_MTIE_MASK) &gt;&gt; CSR_MIE_MTIE_SHIFT)</span></div>
<div class="line"><a id="l00762" name="l00762"></a><span class="lineno">  762</span> </div>
<div class="line"><a id="l00763" name="l00763"></a><span class="lineno">  763</span><span class="comment">/*</span></div>
<div class="line"><a id="l00764" name="l00764"></a><span class="lineno">  764</span><span class="comment"> * UTIE (RW)</span></div>
<div class="line"><a id="l00765" name="l00765"></a><span class="lineno">  765</span><span class="comment"> *</span></div>
<div class="line"><a id="l00766" name="l00766"></a><span class="lineno">  766</span><span class="comment"> * U mode timer interrupt enable bit.</span></div>
<div class="line"><a id="l00767" name="l00767"></a><span class="lineno">  767</span><span class="comment"> * 0:Disabled</span></div>
<div class="line"><a id="l00768" name="l00768"></a><span class="lineno">  768</span><span class="comment"> * 1:Enabled</span></div>
<div class="line"><a id="l00769" name="l00769"></a><span class="lineno">  769</span><span class="comment"> */</span></div>
<div class="line"><a id="l00770" name="l00770"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#ab36cdbc14eed9949b342ebca6a5d1c42">  770</a></span><span class="preprocessor">#define CSR_MIE_UTIE_MASK (0x10U)</span></div>
<div class="line"><a id="l00771" name="l00771"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#ac1667454c9d8e5dab6b3d2fc876a1ba3">  771</a></span><span class="preprocessor">#define CSR_MIE_UTIE_SHIFT (4U)</span></div>
<div class="line"><a id="l00772" name="l00772"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#af7c6cc6bbf23f52d2adc881cffa95fed">  772</a></span><span class="preprocessor">#define CSR_MIE_UTIE_SET(x) (((uint32_t)(x) &lt;&lt; CSR_MIE_UTIE_SHIFT) &amp; CSR_MIE_UTIE_MASK)</span></div>
<div class="line"><a id="l00773" name="l00773"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#aa9cd535861d2bc9f1bb127f3b1c858b8">  773</a></span><span class="preprocessor">#define CSR_MIE_UTIE_GET(x) (((uint32_t)(x) &amp; CSR_MIE_UTIE_MASK) &gt;&gt; CSR_MIE_UTIE_SHIFT)</span></div>
<div class="line"><a id="l00774" name="l00774"></a><span class="lineno">  774</span> </div>
<div class="line"><a id="l00775" name="l00775"></a><span class="lineno">  775</span><span class="comment">/*</span></div>
<div class="line"><a id="l00776" name="l00776"></a><span class="lineno">  776</span><span class="comment"> * MSIE (RW)</span></div>
<div class="line"><a id="l00777" name="l00777"></a><span class="lineno">  777</span><span class="comment"> *</span></div>
<div class="line"><a id="l00778" name="l00778"></a><span class="lineno">  778</span><span class="comment"> * M mode software interrupt enable bit</span></div>
<div class="line"><a id="l00779" name="l00779"></a><span class="lineno">  779</span><span class="comment"> * 0:Disabled</span></div>
<div class="line"><a id="l00780" name="l00780"></a><span class="lineno">  780</span><span class="comment"> * 1:Enabled</span></div>
<div class="line"><a id="l00781" name="l00781"></a><span class="lineno">  781</span><span class="comment"> */</span></div>
<div class="line"><a id="l00782" name="l00782"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#aec2afbc3dd17ef9f404c3ffe4399bb66">  782</a></span><span class="preprocessor">#define CSR_MIE_MSIE_MASK (0x8U)</span></div>
<div class="line"><a id="l00783" name="l00783"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a4f6c0bcb19c6c00bda262031c7c915ad">  783</a></span><span class="preprocessor">#define CSR_MIE_MSIE_SHIFT (3U)</span></div>
<div class="line"><a id="l00784" name="l00784"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a4fc33b7bca86647e8b47a1dae8e24e56">  784</a></span><span class="preprocessor">#define CSR_MIE_MSIE_SET(x) (((uint32_t)(x) &lt;&lt; CSR_MIE_MSIE_SHIFT) &amp; CSR_MIE_MSIE_MASK)</span></div>
<div class="line"><a id="l00785" name="l00785"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a8bfeecd88b68cc05af2d7ab323f7b0ec">  785</a></span><span class="preprocessor">#define CSR_MIE_MSIE_GET(x) (((uint32_t)(x) &amp; CSR_MIE_MSIE_MASK) &gt;&gt; CSR_MIE_MSIE_SHIFT)</span></div>
<div class="line"><a id="l00786" name="l00786"></a><span class="lineno">  786</span> </div>
<div class="line"><a id="l00787" name="l00787"></a><span class="lineno">  787</span><span class="comment">/*</span></div>
<div class="line"><a id="l00788" name="l00788"></a><span class="lineno">  788</span><span class="comment"> * USIE (RW)</span></div>
<div class="line"><a id="l00789" name="l00789"></a><span class="lineno">  789</span><span class="comment"> *</span></div>
<div class="line"><a id="l00790" name="l00790"></a><span class="lineno">  790</span><span class="comment"> * U mode software interrupt enable bit.</span></div>
<div class="line"><a id="l00791" name="l00791"></a><span class="lineno">  791</span><span class="comment"> * 0:Disabled</span></div>
<div class="line"><a id="l00792" name="l00792"></a><span class="lineno">  792</span><span class="comment"> * 1:Enabled</span></div>
<div class="line"><a id="l00793" name="l00793"></a><span class="lineno">  793</span><span class="comment"> */</span></div>
<div class="line"><a id="l00794" name="l00794"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a87af6e726f5ef11dd94c07da7a1e1591">  794</a></span><span class="preprocessor">#define CSR_MIE_USIE_MASK (0x1U)</span></div>
<div class="line"><a id="l00795" name="l00795"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a8378bcc7b3e1d3704149a356b582d547">  795</a></span><span class="preprocessor">#define CSR_MIE_USIE_SHIFT (0U)</span></div>
<div class="line"><a id="l00796" name="l00796"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#ade15dbb26a21b0a5737b02e7456a80af">  796</a></span><span class="preprocessor">#define CSR_MIE_USIE_SET(x) (((uint32_t)(x) &lt;&lt; CSR_MIE_USIE_SHIFT) &amp; CSR_MIE_USIE_MASK)</span></div>
<div class="line"><a id="l00797" name="l00797"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a6eba78e892e4e1b5cd19ae44aea12cf8">  797</a></span><span class="preprocessor">#define CSR_MIE_USIE_GET(x) (((uint32_t)(x) &amp; CSR_MIE_USIE_MASK) &gt;&gt; CSR_MIE_USIE_SHIFT)</span></div>
<div class="line"><a id="l00798" name="l00798"></a><span class="lineno">  798</span> </div>
<div class="line"><a id="l00799" name="l00799"></a><span class="lineno">  799</span><span class="comment">/* Bitfield definition for register: MTVEC */</span></div>
<div class="line"><a id="l00800" name="l00800"></a><span class="lineno">  800</span><span class="comment">/*</span></div>
<div class="line"><a id="l00801" name="l00801"></a><span class="lineno">  801</span><span class="comment"> * BASE_31_2 (RW)</span></div>
<div class="line"><a id="l00802" name="l00802"></a><span class="lineno">  802</span><span class="comment"> *</span></div>
<div class="line"><a id="l00803" name="l00803"></a><span class="lineno">  803</span><span class="comment"> * Base address for interrupt and exception handlers. See description above for alignment requirements when PLIC is in the vector mode</span></div>
<div class="line"><a id="l00804" name="l00804"></a><span class="lineno">  804</span><span class="comment"> */</span></div>
<div class="line"><a id="l00805" name="l00805"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a1ca77b789b4878933c47bff893cb8eb6">  805</a></span><span class="preprocessor">#define CSR_MTVEC_BASE_31_2_MASK (0xFFFFFFFCUL)</span></div>
<div class="line"><a id="l00806" name="l00806"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a23cc3439eb047727692885d83039e8ea">  806</a></span><span class="preprocessor">#define CSR_MTVEC_BASE_31_2_SHIFT (2U)</span></div>
<div class="line"><a id="l00807" name="l00807"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#ab60a37e95361b6fe1e9f9014f6c3bacc">  807</a></span><span class="preprocessor">#define CSR_MTVEC_BASE_31_2_SET(x) (((uint32_t)(x) &lt;&lt; CSR_MTVEC_BASE_31_2_SHIFT) &amp; CSR_MTVEC_BASE_31_2_MASK)</span></div>
<div class="line"><a id="l00808" name="l00808"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#ac9b175c1ca2b7ac8c62604133198c563">  808</a></span><span class="preprocessor">#define CSR_MTVEC_BASE_31_2_GET(x) (((uint32_t)(x) &amp; CSR_MTVEC_BASE_31_2_MASK) &gt;&gt; CSR_MTVEC_BASE_31_2_SHIFT)</span></div>
<div class="line"><a id="l00809" name="l00809"></a><span class="lineno">  809</span> </div>
<div class="line"><a id="l00810" name="l00810"></a><span class="lineno">  810</span><span class="comment">/* Bitfield definition for register: MCOUNTEREN */</span></div>
<div class="line"><a id="l00811" name="l00811"></a><span class="lineno">  811</span><span class="comment">/*</span></div>
<div class="line"><a id="l00812" name="l00812"></a><span class="lineno">  812</span><span class="comment"> * HPM6 (RW)</span></div>
<div class="line"><a id="l00813" name="l00813"></a><span class="lineno">  813</span><span class="comment"> *</span></div>
<div class="line"><a id="l00814" name="l00814"></a><span class="lineno">  814</span><span class="comment"> * See register description</span></div>
<div class="line"><a id="l00815" name="l00815"></a><span class="lineno">  815</span><span class="comment"> */</span></div>
<div class="line"><a id="l00816" name="l00816"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a7fc1e4fe632a9f0d6cb774b50fb7d412">  816</a></span><span class="preprocessor">#define CSR_MCOUNTEREN_HPM6_MASK (0x40U)</span></div>
<div class="line"><a id="l00817" name="l00817"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#ab20528a47f31d3717007fdb615af3f65">  817</a></span><span class="preprocessor">#define CSR_MCOUNTEREN_HPM6_SHIFT (6U)</span></div>
<div class="line"><a id="l00818" name="l00818"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#af52ee4d11549c24e3006bbf88c1255d2">  818</a></span><span class="preprocessor">#define CSR_MCOUNTEREN_HPM6_SET(x) (((uint32_t)(x) &lt;&lt; CSR_MCOUNTEREN_HPM6_SHIFT) &amp; CSR_MCOUNTEREN_HPM6_MASK)</span></div>
<div class="line"><a id="l00819" name="l00819"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a225203046d1c822c76f3ef010c5003e6">  819</a></span><span class="preprocessor">#define CSR_MCOUNTEREN_HPM6_GET(x) (((uint32_t)(x) &amp; CSR_MCOUNTEREN_HPM6_MASK) &gt;&gt; CSR_MCOUNTEREN_HPM6_SHIFT)</span></div>
<div class="line"><a id="l00820" name="l00820"></a><span class="lineno">  820</span> </div>
<div class="line"><a id="l00821" name="l00821"></a><span class="lineno">  821</span><span class="comment">/*</span></div>
<div class="line"><a id="l00822" name="l00822"></a><span class="lineno">  822</span><span class="comment"> * HPM5 (RW)</span></div>
<div class="line"><a id="l00823" name="l00823"></a><span class="lineno">  823</span><span class="comment"> *</span></div>
<div class="line"><a id="l00824" name="l00824"></a><span class="lineno">  824</span><span class="comment"> * See register description</span></div>
<div class="line"><a id="l00825" name="l00825"></a><span class="lineno">  825</span><span class="comment"> */</span></div>
<div class="line"><a id="l00826" name="l00826"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a2e488d3752e1926b547e87bcdae264e1">  826</a></span><span class="preprocessor">#define CSR_MCOUNTEREN_HPM5_MASK (0x20U)</span></div>
<div class="line"><a id="l00827" name="l00827"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a4935d8a95881b569c5dd91cc1d6886eb">  827</a></span><span class="preprocessor">#define CSR_MCOUNTEREN_HPM5_SHIFT (5U)</span></div>
<div class="line"><a id="l00828" name="l00828"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a5d52863515c7f5306ce09b408be45652">  828</a></span><span class="preprocessor">#define CSR_MCOUNTEREN_HPM5_SET(x) (((uint32_t)(x) &lt;&lt; CSR_MCOUNTEREN_HPM5_SHIFT) &amp; CSR_MCOUNTEREN_HPM5_MASK)</span></div>
<div class="line"><a id="l00829" name="l00829"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a42e4f85502234527c1d76076b2fa3955">  829</a></span><span class="preprocessor">#define CSR_MCOUNTEREN_HPM5_GET(x) (((uint32_t)(x) &amp; CSR_MCOUNTEREN_HPM5_MASK) &gt;&gt; CSR_MCOUNTEREN_HPM5_SHIFT)</span></div>
<div class="line"><a id="l00830" name="l00830"></a><span class="lineno">  830</span> </div>
<div class="line"><a id="l00831" name="l00831"></a><span class="lineno">  831</span><span class="comment">/*</span></div>
<div class="line"><a id="l00832" name="l00832"></a><span class="lineno">  832</span><span class="comment"> * HPM4 (RW)</span></div>
<div class="line"><a id="l00833" name="l00833"></a><span class="lineno">  833</span><span class="comment"> *</span></div>
<div class="line"><a id="l00834" name="l00834"></a><span class="lineno">  834</span><span class="comment"> * See register description</span></div>
<div class="line"><a id="l00835" name="l00835"></a><span class="lineno">  835</span><span class="comment"> */</span></div>
<div class="line"><a id="l00836" name="l00836"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a335cf877b608f499e69275e14062dce8">  836</a></span><span class="preprocessor">#define CSR_MCOUNTEREN_HPM4_MASK (0x10U)</span></div>
<div class="line"><a id="l00837" name="l00837"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a3b32483ac374114efb631ced517768ab">  837</a></span><span class="preprocessor">#define CSR_MCOUNTEREN_HPM4_SHIFT (4U)</span></div>
<div class="line"><a id="l00838" name="l00838"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a42038cc3fa16b8aa52c0b86ece0ac032">  838</a></span><span class="preprocessor">#define CSR_MCOUNTEREN_HPM4_SET(x) (((uint32_t)(x) &lt;&lt; CSR_MCOUNTEREN_HPM4_SHIFT) &amp; CSR_MCOUNTEREN_HPM4_MASK)</span></div>
<div class="line"><a id="l00839" name="l00839"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#ae2a53f6682d6c4575c38fc91a3cc8f91">  839</a></span><span class="preprocessor">#define CSR_MCOUNTEREN_HPM4_GET(x) (((uint32_t)(x) &amp; CSR_MCOUNTEREN_HPM4_MASK) &gt;&gt; CSR_MCOUNTEREN_HPM4_SHIFT)</span></div>
<div class="line"><a id="l00840" name="l00840"></a><span class="lineno">  840</span> </div>
<div class="line"><a id="l00841" name="l00841"></a><span class="lineno">  841</span><span class="comment">/*</span></div>
<div class="line"><a id="l00842" name="l00842"></a><span class="lineno">  842</span><span class="comment"> * HPM3 (RW)</span></div>
<div class="line"><a id="l00843" name="l00843"></a><span class="lineno">  843</span><span class="comment"> *</span></div>
<div class="line"><a id="l00844" name="l00844"></a><span class="lineno">  844</span><span class="comment"> * See register description</span></div>
<div class="line"><a id="l00845" name="l00845"></a><span class="lineno">  845</span><span class="comment"> */</span></div>
<div class="line"><a id="l00846" name="l00846"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a894f6b3f597f61234b8bc84db3e9d7bc">  846</a></span><span class="preprocessor">#define CSR_MCOUNTEREN_HPM3_MASK (0x8U)</span></div>
<div class="line"><a id="l00847" name="l00847"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#ae6524955429d4f1e613f8dc20e19fbcd">  847</a></span><span class="preprocessor">#define CSR_MCOUNTEREN_HPM3_SHIFT (3U)</span></div>
<div class="line"><a id="l00848" name="l00848"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a074b1b29017ec60a532faa9ce45998b0">  848</a></span><span class="preprocessor">#define CSR_MCOUNTEREN_HPM3_SET(x) (((uint32_t)(x) &lt;&lt; CSR_MCOUNTEREN_HPM3_SHIFT) &amp; CSR_MCOUNTEREN_HPM3_MASK)</span></div>
<div class="line"><a id="l00849" name="l00849"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#af6e88796506adb2f8738042e46d15a44">  849</a></span><span class="preprocessor">#define CSR_MCOUNTEREN_HPM3_GET(x) (((uint32_t)(x) &amp; CSR_MCOUNTEREN_HPM3_MASK) &gt;&gt; CSR_MCOUNTEREN_HPM3_SHIFT)</span></div>
<div class="line"><a id="l00850" name="l00850"></a><span class="lineno">  850</span> </div>
<div class="line"><a id="l00851" name="l00851"></a><span class="lineno">  851</span><span class="comment">/*</span></div>
<div class="line"><a id="l00852" name="l00852"></a><span class="lineno">  852</span><span class="comment"> * IR (RW)</span></div>
<div class="line"><a id="l00853" name="l00853"></a><span class="lineno">  853</span><span class="comment"> *</span></div>
<div class="line"><a id="l00854" name="l00854"></a><span class="lineno">  854</span><span class="comment"> * See register description</span></div>
<div class="line"><a id="l00855" name="l00855"></a><span class="lineno">  855</span><span class="comment"> */</span></div>
<div class="line"><a id="l00856" name="l00856"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a6a2143aef165aaaadc8429e0fe0028f8">  856</a></span><span class="preprocessor">#define CSR_MCOUNTEREN_IR_MASK (0x4U)</span></div>
<div class="line"><a id="l00857" name="l00857"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#afef17e743be32f8c99168dd4b1f2e7fa">  857</a></span><span class="preprocessor">#define CSR_MCOUNTEREN_IR_SHIFT (2U)</span></div>
<div class="line"><a id="l00858" name="l00858"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#abfb283666b1c66e0d310e8b896b08885">  858</a></span><span class="preprocessor">#define CSR_MCOUNTEREN_IR_SET(x) (((uint32_t)(x) &lt;&lt; CSR_MCOUNTEREN_IR_SHIFT) &amp; CSR_MCOUNTEREN_IR_MASK)</span></div>
<div class="line"><a id="l00859" name="l00859"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#ab2472eda4fe651c4da0a057d9e49be8d">  859</a></span><span class="preprocessor">#define CSR_MCOUNTEREN_IR_GET(x) (((uint32_t)(x) &amp; CSR_MCOUNTEREN_IR_MASK) &gt;&gt; CSR_MCOUNTEREN_IR_SHIFT)</span></div>
<div class="line"><a id="l00860" name="l00860"></a><span class="lineno">  860</span> </div>
<div class="line"><a id="l00861" name="l00861"></a><span class="lineno">  861</span><span class="comment">/*</span></div>
<div class="line"><a id="l00862" name="l00862"></a><span class="lineno">  862</span><span class="comment"> * TM (RW)</span></div>
<div class="line"><a id="l00863" name="l00863"></a><span class="lineno">  863</span><span class="comment"> *</span></div>
<div class="line"><a id="l00864" name="l00864"></a><span class="lineno">  864</span><span class="comment"> * See register description</span></div>
<div class="line"><a id="l00865" name="l00865"></a><span class="lineno">  865</span><span class="comment"> */</span></div>
<div class="line"><a id="l00866" name="l00866"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#aceccca3da03a37b0b36da04ec1dbc98c">  866</a></span><span class="preprocessor">#define CSR_MCOUNTEREN_TM_MASK (0x2U)</span></div>
<div class="line"><a id="l00867" name="l00867"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a1b719eddb1dada2e2024c6adcfac5dc6">  867</a></span><span class="preprocessor">#define CSR_MCOUNTEREN_TM_SHIFT (1U)</span></div>
<div class="line"><a id="l00868" name="l00868"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a914e33813f12de1c3900c16ca2e5e01d">  868</a></span><span class="preprocessor">#define CSR_MCOUNTEREN_TM_SET(x) (((uint32_t)(x) &lt;&lt; CSR_MCOUNTEREN_TM_SHIFT) &amp; CSR_MCOUNTEREN_TM_MASK)</span></div>
<div class="line"><a id="l00869" name="l00869"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#af275b6afeb29b33764aada769038f65c">  869</a></span><span class="preprocessor">#define CSR_MCOUNTEREN_TM_GET(x) (((uint32_t)(x) &amp; CSR_MCOUNTEREN_TM_MASK) &gt;&gt; CSR_MCOUNTEREN_TM_SHIFT)</span></div>
<div class="line"><a id="l00870" name="l00870"></a><span class="lineno">  870</span> </div>
<div class="line"><a id="l00871" name="l00871"></a><span class="lineno">  871</span><span class="comment">/*</span></div>
<div class="line"><a id="l00872" name="l00872"></a><span class="lineno">  872</span><span class="comment"> * CY (RW)</span></div>
<div class="line"><a id="l00873" name="l00873"></a><span class="lineno">  873</span><span class="comment"> *</span></div>
<div class="line"><a id="l00874" name="l00874"></a><span class="lineno">  874</span><span class="comment"> * See register description</span></div>
<div class="line"><a id="l00875" name="l00875"></a><span class="lineno">  875</span><span class="comment"> */</span></div>
<div class="line"><a id="l00876" name="l00876"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#af5e0e602ef89ce80f17cdb1e1650eb0d">  876</a></span><span class="preprocessor">#define CSR_MCOUNTEREN_CY_MASK (0x1U)</span></div>
<div class="line"><a id="l00877" name="l00877"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#aa496951189e8b335924a2021b243bd31">  877</a></span><span class="preprocessor">#define CSR_MCOUNTEREN_CY_SHIFT (0U)</span></div>
<div class="line"><a id="l00878" name="l00878"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a61d5cfe52f7685fe01b716bc2727ec7b">  878</a></span><span class="preprocessor">#define CSR_MCOUNTEREN_CY_SET(x) (((uint32_t)(x) &lt;&lt; CSR_MCOUNTEREN_CY_SHIFT) &amp; CSR_MCOUNTEREN_CY_MASK)</span></div>
<div class="line"><a id="l00879" name="l00879"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a690c27759e8b3efc87b061aeed6eca3d">  879</a></span><span class="preprocessor">#define CSR_MCOUNTEREN_CY_GET(x) (((uint32_t)(x) &amp; CSR_MCOUNTEREN_CY_MASK) &gt;&gt; CSR_MCOUNTEREN_CY_SHIFT)</span></div>
<div class="line"><a id="l00880" name="l00880"></a><span class="lineno">  880</span> </div>
<div class="line"><a id="l00881" name="l00881"></a><span class="lineno">  881</span><span class="comment">/* Bitfield definition for register: MHPMEVENT3 */</span></div>
<div class="line"><a id="l00882" name="l00882"></a><span class="lineno">  882</span><span class="comment">/*</span></div>
<div class="line"><a id="l00883" name="l00883"></a><span class="lineno">  883</span><span class="comment"> * SEL (RW)</span></div>
<div class="line"><a id="l00884" name="l00884"></a><span class="lineno">  884</span><span class="comment"> *</span></div>
<div class="line"><a id="l00885" name="l00885"></a><span class="lineno">  885</span><span class="comment"> * See Event Selectors table</span></div>
<div class="line"><a id="l00886" name="l00886"></a><span class="lineno">  886</span><span class="comment"> */</span></div>
<div class="line"><a id="l00887" name="l00887"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#ade1845ebca55a84beb9d03334c40e0a0">  887</a></span><span class="preprocessor">#define CSR_MHPMEVENT3_SEL_MASK (0x1F0U)</span></div>
<div class="line"><a id="l00888" name="l00888"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a2e1f5ff3cb55f47e56b62f9cfe5bc3cb">  888</a></span><span class="preprocessor">#define CSR_MHPMEVENT3_SEL_SHIFT (4U)</span></div>
<div class="line"><a id="l00889" name="l00889"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#acb768f8219bb435d2cb76f3f3ccce9a3">  889</a></span><span class="preprocessor">#define CSR_MHPMEVENT3_SEL_SET(x) (((uint32_t)(x) &lt;&lt; CSR_MHPMEVENT3_SEL_SHIFT) &amp; CSR_MHPMEVENT3_SEL_MASK)</span></div>
<div class="line"><a id="l00890" name="l00890"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a6f5639a59f7780e455724b3892ad0995">  890</a></span><span class="preprocessor">#define CSR_MHPMEVENT3_SEL_GET(x) (((uint32_t)(x) &amp; CSR_MHPMEVENT3_SEL_MASK) &gt;&gt; CSR_MHPMEVENT3_SEL_SHIFT)</span></div>
<div class="line"><a id="l00891" name="l00891"></a><span class="lineno">  891</span> </div>
<div class="line"><a id="l00892" name="l00892"></a><span class="lineno">  892</span><span class="comment">/*</span></div>
<div class="line"><a id="l00893" name="l00893"></a><span class="lineno">  893</span><span class="comment"> * TYPE (RW)</span></div>
<div class="line"><a id="l00894" name="l00894"></a><span class="lineno">  894</span><span class="comment"> *</span></div>
<div class="line"><a id="l00895" name="l00895"></a><span class="lineno">  895</span><span class="comment"> * See Event Selectors table</span></div>
<div class="line"><a id="l00896" name="l00896"></a><span class="lineno">  896</span><span class="comment"> */</span></div>
<div class="line"><a id="l00897" name="l00897"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a8eeef444ffa8aff6eb4c37bab8896fc6">  897</a></span><span class="preprocessor">#define CSR_MHPMEVENT3_TYPE_MASK (0xFU)</span></div>
<div class="line"><a id="l00898" name="l00898"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a55b4a3249e412ec1181cbb07f399d4ab">  898</a></span><span class="preprocessor">#define CSR_MHPMEVENT3_TYPE_SHIFT (0U)</span></div>
<div class="line"><a id="l00899" name="l00899"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a4443e71b3257e2cf1ef3ebdd1bad2c28">  899</a></span><span class="preprocessor">#define CSR_MHPMEVENT3_TYPE_SET(x) (((uint32_t)(x) &lt;&lt; CSR_MHPMEVENT3_TYPE_SHIFT) &amp; CSR_MHPMEVENT3_TYPE_MASK)</span></div>
<div class="line"><a id="l00900" name="l00900"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#ad442048db564886031bc76f5d56ab2db">  900</a></span><span class="preprocessor">#define CSR_MHPMEVENT3_TYPE_GET(x) (((uint32_t)(x) &amp; CSR_MHPMEVENT3_TYPE_MASK) &gt;&gt; CSR_MHPMEVENT3_TYPE_SHIFT)</span></div>
<div class="line"><a id="l00901" name="l00901"></a><span class="lineno">  901</span> </div>
<div class="line"><a id="l00902" name="l00902"></a><span class="lineno">  902</span><span class="comment">/* Bitfield definition for register: MHPMEVENT4 */</span></div>
<div class="line"><a id="l00903" name="l00903"></a><span class="lineno">  903</span><span class="comment">/*</span></div>
<div class="line"><a id="l00904" name="l00904"></a><span class="lineno">  904</span><span class="comment"> * SEL (RW)</span></div>
<div class="line"><a id="l00905" name="l00905"></a><span class="lineno">  905</span><span class="comment"> *</span></div>
<div class="line"><a id="l00906" name="l00906"></a><span class="lineno">  906</span><span class="comment"> * See Event Selectors table</span></div>
<div class="line"><a id="l00907" name="l00907"></a><span class="lineno">  907</span><span class="comment"> */</span></div>
<div class="line"><a id="l00908" name="l00908"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a580d2fd978680a49e87d691f0ac0a326">  908</a></span><span class="preprocessor">#define CSR_MHPMEVENT4_SEL_MASK (0x1F0U)</span></div>
<div class="line"><a id="l00909" name="l00909"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a131c6da26ca99238641675c4a975ac33">  909</a></span><span class="preprocessor">#define CSR_MHPMEVENT4_SEL_SHIFT (4U)</span></div>
<div class="line"><a id="l00910" name="l00910"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a997c4238ab7d9eed8839a8cad9d1e840">  910</a></span><span class="preprocessor">#define CSR_MHPMEVENT4_SEL_SET(x) (((uint32_t)(x) &lt;&lt; CSR_MHPMEVENT4_SEL_SHIFT) &amp; CSR_MHPMEVENT4_SEL_MASK)</span></div>
<div class="line"><a id="l00911" name="l00911"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#ad8c9b5662a030d29b496104dfee4c51c">  911</a></span><span class="preprocessor">#define CSR_MHPMEVENT4_SEL_GET(x) (((uint32_t)(x) &amp; CSR_MHPMEVENT4_SEL_MASK) &gt;&gt; CSR_MHPMEVENT4_SEL_SHIFT)</span></div>
<div class="line"><a id="l00912" name="l00912"></a><span class="lineno">  912</span> </div>
<div class="line"><a id="l00913" name="l00913"></a><span class="lineno">  913</span><span class="comment">/*</span></div>
<div class="line"><a id="l00914" name="l00914"></a><span class="lineno">  914</span><span class="comment"> * TYPE (RW)</span></div>
<div class="line"><a id="l00915" name="l00915"></a><span class="lineno">  915</span><span class="comment"> *</span></div>
<div class="line"><a id="l00916" name="l00916"></a><span class="lineno">  916</span><span class="comment"> * See Event Selectors table</span></div>
<div class="line"><a id="l00917" name="l00917"></a><span class="lineno">  917</span><span class="comment"> */</span></div>
<div class="line"><a id="l00918" name="l00918"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a95fe64c7412fc2fcbac8eaec849532d2">  918</a></span><span class="preprocessor">#define CSR_MHPMEVENT4_TYPE_MASK (0xFU)</span></div>
<div class="line"><a id="l00919" name="l00919"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a339a156e6f59786275ee5f02e9f80537">  919</a></span><span class="preprocessor">#define CSR_MHPMEVENT4_TYPE_SHIFT (0U)</span></div>
<div class="line"><a id="l00920" name="l00920"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#ac844d4027fdecd7831a23598396ba776">  920</a></span><span class="preprocessor">#define CSR_MHPMEVENT4_TYPE_SET(x) (((uint32_t)(x) &lt;&lt; CSR_MHPMEVENT4_TYPE_SHIFT) &amp; CSR_MHPMEVENT4_TYPE_MASK)</span></div>
<div class="line"><a id="l00921" name="l00921"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#ab0eefffddeafb8a2dca6b0394c7a7723">  921</a></span><span class="preprocessor">#define CSR_MHPMEVENT4_TYPE_GET(x) (((uint32_t)(x) &amp; CSR_MHPMEVENT4_TYPE_MASK) &gt;&gt; CSR_MHPMEVENT4_TYPE_SHIFT)</span></div>
<div class="line"><a id="l00922" name="l00922"></a><span class="lineno">  922</span> </div>
<div class="line"><a id="l00923" name="l00923"></a><span class="lineno">  923</span><span class="comment">/* Bitfield definition for register: MHPMEVENT5 */</span></div>
<div class="line"><a id="l00924" name="l00924"></a><span class="lineno">  924</span><span class="comment">/*</span></div>
<div class="line"><a id="l00925" name="l00925"></a><span class="lineno">  925</span><span class="comment"> * SEL (RW)</span></div>
<div class="line"><a id="l00926" name="l00926"></a><span class="lineno">  926</span><span class="comment"> *</span></div>
<div class="line"><a id="l00927" name="l00927"></a><span class="lineno">  927</span><span class="comment"> * See Event Selectors table</span></div>
<div class="line"><a id="l00928" name="l00928"></a><span class="lineno">  928</span><span class="comment"> */</span></div>
<div class="line"><a id="l00929" name="l00929"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#ae6fc67003e321a09460e145e96b3b4d1">  929</a></span><span class="preprocessor">#define CSR_MHPMEVENT5_SEL_MASK (0x1F0U)</span></div>
<div class="line"><a id="l00930" name="l00930"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#aa398feb7a44e8aea0a9eff6466b6756c">  930</a></span><span class="preprocessor">#define CSR_MHPMEVENT5_SEL_SHIFT (4U)</span></div>
<div class="line"><a id="l00931" name="l00931"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a980f4e5ab6828db759652308a671812a">  931</a></span><span class="preprocessor">#define CSR_MHPMEVENT5_SEL_SET(x) (((uint32_t)(x) &lt;&lt; CSR_MHPMEVENT5_SEL_SHIFT) &amp; CSR_MHPMEVENT5_SEL_MASK)</span></div>
<div class="line"><a id="l00932" name="l00932"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a242fd2895801f4d39d829a3952d50e3d">  932</a></span><span class="preprocessor">#define CSR_MHPMEVENT5_SEL_GET(x) (((uint32_t)(x) &amp; CSR_MHPMEVENT5_SEL_MASK) &gt;&gt; CSR_MHPMEVENT5_SEL_SHIFT)</span></div>
<div class="line"><a id="l00933" name="l00933"></a><span class="lineno">  933</span> </div>
<div class="line"><a id="l00934" name="l00934"></a><span class="lineno">  934</span><span class="comment">/*</span></div>
<div class="line"><a id="l00935" name="l00935"></a><span class="lineno">  935</span><span class="comment"> * TYPE (RW)</span></div>
<div class="line"><a id="l00936" name="l00936"></a><span class="lineno">  936</span><span class="comment"> *</span></div>
<div class="line"><a id="l00937" name="l00937"></a><span class="lineno">  937</span><span class="comment"> * See Event Selectors table</span></div>
<div class="line"><a id="l00938" name="l00938"></a><span class="lineno">  938</span><span class="comment"> */</span></div>
<div class="line"><a id="l00939" name="l00939"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a00287bb728bf00ef0f5aa61cb3f46e49">  939</a></span><span class="preprocessor">#define CSR_MHPMEVENT5_TYPE_MASK (0xFU)</span></div>
<div class="line"><a id="l00940" name="l00940"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#aa0f1e405a448828ee9b838e392bd5e1d">  940</a></span><span class="preprocessor">#define CSR_MHPMEVENT5_TYPE_SHIFT (0U)</span></div>
<div class="line"><a id="l00941" name="l00941"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a7385823d7b3a0307cf1d879403570a4d">  941</a></span><span class="preprocessor">#define CSR_MHPMEVENT5_TYPE_SET(x) (((uint32_t)(x) &lt;&lt; CSR_MHPMEVENT5_TYPE_SHIFT) &amp; CSR_MHPMEVENT5_TYPE_MASK)</span></div>
<div class="line"><a id="l00942" name="l00942"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#aed37874536e62a0ab61e3df01991d3fa">  942</a></span><span class="preprocessor">#define CSR_MHPMEVENT5_TYPE_GET(x) (((uint32_t)(x) &amp; CSR_MHPMEVENT5_TYPE_MASK) &gt;&gt; CSR_MHPMEVENT5_TYPE_SHIFT)</span></div>
<div class="line"><a id="l00943" name="l00943"></a><span class="lineno">  943</span> </div>
<div class="line"><a id="l00944" name="l00944"></a><span class="lineno">  944</span><span class="comment">/* Bitfield definition for register: MHPMEVENT6 */</span></div>
<div class="line"><a id="l00945" name="l00945"></a><span class="lineno">  945</span><span class="comment">/*</span></div>
<div class="line"><a id="l00946" name="l00946"></a><span class="lineno">  946</span><span class="comment"> * SEL (RW)</span></div>
<div class="line"><a id="l00947" name="l00947"></a><span class="lineno">  947</span><span class="comment"> *</span></div>
<div class="line"><a id="l00948" name="l00948"></a><span class="lineno">  948</span><span class="comment"> * See Event Selectors table</span></div>
<div class="line"><a id="l00949" name="l00949"></a><span class="lineno">  949</span><span class="comment"> */</span></div>
<div class="line"><a id="l00950" name="l00950"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a746f5a7b841a50364288979cfcbb0ad6">  950</a></span><span class="preprocessor">#define CSR_MHPMEVENT6_SEL_MASK (0x1F0U)</span></div>
<div class="line"><a id="l00951" name="l00951"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#ac0ce5861a59a55ff835cab30e43d0b0e">  951</a></span><span class="preprocessor">#define CSR_MHPMEVENT6_SEL_SHIFT (4U)</span></div>
<div class="line"><a id="l00952" name="l00952"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a9d301be588e8acae12950ecc91b7afd5">  952</a></span><span class="preprocessor">#define CSR_MHPMEVENT6_SEL_SET(x) (((uint32_t)(x) &lt;&lt; CSR_MHPMEVENT6_SEL_SHIFT) &amp; CSR_MHPMEVENT6_SEL_MASK)</span></div>
<div class="line"><a id="l00953" name="l00953"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#ad33292d064cc864df8e0b296f38cda78">  953</a></span><span class="preprocessor">#define CSR_MHPMEVENT6_SEL_GET(x) (((uint32_t)(x) &amp; CSR_MHPMEVENT6_SEL_MASK) &gt;&gt; CSR_MHPMEVENT6_SEL_SHIFT)</span></div>
<div class="line"><a id="l00954" name="l00954"></a><span class="lineno">  954</span> </div>
<div class="line"><a id="l00955" name="l00955"></a><span class="lineno">  955</span><span class="comment">/*</span></div>
<div class="line"><a id="l00956" name="l00956"></a><span class="lineno">  956</span><span class="comment"> * TYPE (RW)</span></div>
<div class="line"><a id="l00957" name="l00957"></a><span class="lineno">  957</span><span class="comment"> *</span></div>
<div class="line"><a id="l00958" name="l00958"></a><span class="lineno">  958</span><span class="comment"> * See Event Selectors table</span></div>
<div class="line"><a id="l00959" name="l00959"></a><span class="lineno">  959</span><span class="comment"> */</span></div>
<div class="line"><a id="l00960" name="l00960"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a829873b97674823741c1ba8b931fd77c">  960</a></span><span class="preprocessor">#define CSR_MHPMEVENT6_TYPE_MASK (0xFU)</span></div>
<div class="line"><a id="l00961" name="l00961"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#ad2f5a59d56aee7d27f1da4d6c4ff4406">  961</a></span><span class="preprocessor">#define CSR_MHPMEVENT6_TYPE_SHIFT (0U)</span></div>
<div class="line"><a id="l00962" name="l00962"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a57cbd318f9ff3369f8d33281e8de10a8">  962</a></span><span class="preprocessor">#define CSR_MHPMEVENT6_TYPE_SET(x) (((uint32_t)(x) &lt;&lt; CSR_MHPMEVENT6_TYPE_SHIFT) &amp; CSR_MHPMEVENT6_TYPE_MASK)</span></div>
<div class="line"><a id="l00963" name="l00963"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#afa7dc62e32577968b29f4d7f1e066c29">  963</a></span><span class="preprocessor">#define CSR_MHPMEVENT6_TYPE_GET(x) (((uint32_t)(x) &amp; CSR_MHPMEVENT6_TYPE_MASK) &gt;&gt; CSR_MHPMEVENT6_TYPE_SHIFT)</span></div>
<div class="line"><a id="l00964" name="l00964"></a><span class="lineno">  964</span> </div>
<div class="line"><a id="l00965" name="l00965"></a><span class="lineno">  965</span><span class="comment">/* Bitfield definition for register: MSCRATCH */</span></div>
<div class="line"><a id="l00966" name="l00966"></a><span class="lineno">  966</span><span class="comment">/*</span></div>
<div class="line"><a id="l00967" name="l00967"></a><span class="lineno">  967</span><span class="comment"> * MSCRATCH (RW)</span></div>
<div class="line"><a id="l00968" name="l00968"></a><span class="lineno">  968</span><span class="comment"> *</span></div>
<div class="line"><a id="l00969" name="l00969"></a><span class="lineno">  969</span><span class="comment"> * Scratch register storage.</span></div>
<div class="line"><a id="l00970" name="l00970"></a><span class="lineno">  970</span><span class="comment"> */</span></div>
<div class="line"><a id="l00971" name="l00971"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a24afd22aa2f76effd66168e79510ab80">  971</a></span><span class="preprocessor">#define CSR_MSCRATCH_MSCRATCH_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l00972" name="l00972"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a0c2ca09f291688a56c52c85e97b46a1f">  972</a></span><span class="preprocessor">#define CSR_MSCRATCH_MSCRATCH_SHIFT (0U)</span></div>
<div class="line"><a id="l00973" name="l00973"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#ab762b3842ac9a109f8b23d29a0429c2b">  973</a></span><span class="preprocessor">#define CSR_MSCRATCH_MSCRATCH_SET(x) (((uint32_t)(x) &lt;&lt; CSR_MSCRATCH_MSCRATCH_SHIFT) &amp; CSR_MSCRATCH_MSCRATCH_MASK)</span></div>
<div class="line"><a id="l00974" name="l00974"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a6a18bc34cccb8571963417ca233fbf9b">  974</a></span><span class="preprocessor">#define CSR_MSCRATCH_MSCRATCH_GET(x) (((uint32_t)(x) &amp; CSR_MSCRATCH_MSCRATCH_MASK) &gt;&gt; CSR_MSCRATCH_MSCRATCH_SHIFT)</span></div>
<div class="line"><a id="l00975" name="l00975"></a><span class="lineno">  975</span> </div>
<div class="line"><a id="l00976" name="l00976"></a><span class="lineno">  976</span><span class="comment">/* Bitfield definition for register: MEPC */</span></div>
<div class="line"><a id="l00977" name="l00977"></a><span class="lineno">  977</span><span class="comment">/*</span></div>
<div class="line"><a id="l00978" name="l00978"></a><span class="lineno">  978</span><span class="comment"> * EPC (RW)</span></div>
<div class="line"><a id="l00979" name="l00979"></a><span class="lineno">  979</span><span class="comment"> *</span></div>
<div class="line"><a id="l00980" name="l00980"></a><span class="lineno">  980</span><span class="comment"> * Exception program counter.</span></div>
<div class="line"><a id="l00981" name="l00981"></a><span class="lineno">  981</span><span class="comment"> */</span></div>
<div class="line"><a id="l00982" name="l00982"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a8beab34942517354e9a20c544eef9ec1">  982</a></span><span class="preprocessor">#define CSR_MEPC_EPC_MASK (0xFFFFFFFEUL)</span></div>
<div class="line"><a id="l00983" name="l00983"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#adc512b2e1cc1929a3873d2b8cb455302">  983</a></span><span class="preprocessor">#define CSR_MEPC_EPC_SHIFT (1U)</span></div>
<div class="line"><a id="l00984" name="l00984"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#ae71d7e7e66716478cce565266604d9a9">  984</a></span><span class="preprocessor">#define CSR_MEPC_EPC_SET(x) (((uint32_t)(x) &lt;&lt; CSR_MEPC_EPC_SHIFT) &amp; CSR_MEPC_EPC_MASK)</span></div>
<div class="line"><a id="l00985" name="l00985"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a9aede71a6120cf1f5fd22092a25b2d44">  985</a></span><span class="preprocessor">#define CSR_MEPC_EPC_GET(x) (((uint32_t)(x) &amp; CSR_MEPC_EPC_MASK) &gt;&gt; CSR_MEPC_EPC_SHIFT)</span></div>
<div class="line"><a id="l00986" name="l00986"></a><span class="lineno">  986</span> </div>
<div class="line"><a id="l00987" name="l00987"></a><span class="lineno">  987</span><span class="comment">/* Bitfield definition for register: MCAUSE */</span></div>
<div class="line"><a id="l00988" name="l00988"></a><span class="lineno">  988</span><span class="comment">/*</span></div>
<div class="line"><a id="l00989" name="l00989"></a><span class="lineno">  989</span><span class="comment"> * INTERRUPT (RW)</span></div>
<div class="line"><a id="l00990" name="l00990"></a><span class="lineno">  990</span><span class="comment"> *</span></div>
<div class="line"><a id="l00991" name="l00991"></a><span class="lineno">  991</span><span class="comment"> * Interrupt</span></div>
<div class="line"><a id="l00992" name="l00992"></a><span class="lineno">  992</span><span class="comment"> */</span></div>
<div class="line"><a id="l00993" name="l00993"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#af3a0fcd1fc939e95bf9b78a66b3f542b">  993</a></span><span class="preprocessor">#define CSR_MCAUSE_INTERRUPT_MASK (0x80000000UL)</span></div>
<div class="line"><a id="l00994" name="l00994"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a67998855a29c93355bdad779cc05069b">  994</a></span><span class="preprocessor">#define CSR_MCAUSE_INTERRUPT_SHIFT (31U)</span></div>
<div class="line"><a id="l00995" name="l00995"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#ae53d328469b53ea820965e00a0c090c9">  995</a></span><span class="preprocessor">#define CSR_MCAUSE_INTERRUPT_SET(x) (((uint32_t)(x) &lt;&lt; CSR_MCAUSE_INTERRUPT_SHIFT) &amp; CSR_MCAUSE_INTERRUPT_MASK)</span></div>
<div class="line"><a id="l00996" name="l00996"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#ae5570a10d1f200e2a9b507c00b5877de">  996</a></span><span class="preprocessor">#define CSR_MCAUSE_INTERRUPT_GET(x) (((uint32_t)(x) &amp; CSR_MCAUSE_INTERRUPT_MASK) &gt;&gt; CSR_MCAUSE_INTERRUPT_SHIFT)</span></div>
<div class="line"><a id="l00997" name="l00997"></a><span class="lineno">  997</span> </div>
<div class="line"><a id="l00998" name="l00998"></a><span class="lineno">  998</span><span class="comment">/*</span></div>
<div class="line"><a id="l00999" name="l00999"></a><span class="lineno">  999</span><span class="comment"> * EXCEPTION_CODE (RW)</span></div>
<div class="line"><a id="l01000" name="l01000"></a><span class="lineno"> 1000</span><span class="comment"> *</span></div>
<div class="line"><a id="l01001" name="l01001"></a><span class="lineno"> 1001</span><span class="comment"> * Exception code</span></div>
<div class="line"><a id="l01002" name="l01002"></a><span class="lineno"> 1002</span><span class="comment"> * When interrupt is 1, the value means:</span></div>
<div class="line"><a id="l01003" name="l01003"></a><span class="lineno"> 1003</span><span class="comment"> * 0:User software interrupt</span></div>
<div class="line"><a id="l01004" name="l01004"></a><span class="lineno"> 1004</span><span class="comment"> * 1:Supervisor software interrupt</span></div>
<div class="line"><a id="l01005" name="l01005"></a><span class="lineno"> 1005</span><span class="comment"> * 3:Machine software interrupt</span></div>
<div class="line"><a id="l01006" name="l01006"></a><span class="lineno"> 1006</span><span class="comment"> * 4:User timer interrupt</span></div>
<div class="line"><a id="l01007" name="l01007"></a><span class="lineno"> 1007</span><span class="comment"> * 5:Supervisor timer interrupt</span></div>
<div class="line"><a id="l01008" name="l01008"></a><span class="lineno"> 1008</span><span class="comment"> * 7:Machine timer interrupt</span></div>
<div class="line"><a id="l01009" name="l01009"></a><span class="lineno"> 1009</span><span class="comment"> * 8:User external interrupt</span></div>
<div class="line"><a id="l01010" name="l01010"></a><span class="lineno"> 1010</span><span class="comment"> * 9:Supervisor external interrupt</span></div>
<div class="line"><a id="l01011" name="l01011"></a><span class="lineno"> 1011</span><span class="comment"> * 11:Machine external interrupt</span></div>
<div class="line"><a id="l01012" name="l01012"></a><span class="lineno"> 1012</span><span class="comment"> * 16:Imprecise ECC error interrupt (slave port accesses, D-Cache evictions, and nonblocking load/stores) (M-mode)</span></div>
<div class="line"><a id="l01013" name="l01013"></a><span class="lineno"> 1013</span><span class="comment"> * 17:Bus read/write transaction error interrupt (M-mode)</span></div>
<div class="line"><a id="l01014" name="l01014"></a><span class="lineno"> 1014</span><span class="comment"> * 18:Performance monitor overflow interrupt (M-mode)</span></div>
<div class="line"><a id="l01015" name="l01015"></a><span class="lineno"> 1015</span><span class="comment"> * 256+16:Imprecise ECC error interrupt (slave port accesses, D-Cache evictions, and nonblocking load/stores) (S-mode)</span></div>
<div class="line"><a id="l01016" name="l01016"></a><span class="lineno"> 1016</span><span class="comment"> * 256+17:Bus write transaction error interrupt (S-mode)</span></div>
<div class="line"><a id="l01017" name="l01017"></a><span class="lineno"> 1017</span><span class="comment"> * 256+18:Performance monitor overflow interrupt (S-mode)</span></div>
<div class="line"><a id="l01018" name="l01018"></a><span class="lineno"> 1018</span><span class="comment"> * When interrupt bit is 0, the value means:</span></div>
<div class="line"><a id="l01019" name="l01019"></a><span class="lineno"> 1019</span><span class="comment"> * 0:Instruction address misaligned</span></div>
<div class="line"><a id="l01020" name="l01020"></a><span class="lineno"> 1020</span><span class="comment"> * 1:Instruction access fault</span></div>
<div class="line"><a id="l01021" name="l01021"></a><span class="lineno"> 1021</span><span class="comment"> * 2:Illegal instruction</span></div>
<div class="line"><a id="l01022" name="l01022"></a><span class="lineno"> 1022</span><span class="comment"> * 3:Breakpoint</span></div>
<div class="line"><a id="l01023" name="l01023"></a><span class="lineno"> 1023</span><span class="comment"> * 4:Load address misaligned</span></div>
<div class="line"><a id="l01024" name="l01024"></a><span class="lineno"> 1024</span><span class="comment"> * 5:Load access fault</span></div>
<div class="line"><a id="l01025" name="l01025"></a><span class="lineno"> 1025</span><span class="comment"> * 6:Store/AMO address misaligned</span></div>
<div class="line"><a id="l01026" name="l01026"></a><span class="lineno"> 1026</span><span class="comment"> * 7:Store/AMO access fault</span></div>
<div class="line"><a id="l01027" name="l01027"></a><span class="lineno"> 1027</span><span class="comment"> * 8:Environment call from U-mode</span></div>
<div class="line"><a id="l01028" name="l01028"></a><span class="lineno"> 1028</span><span class="comment"> * 9:Environment call from S-mode</span></div>
<div class="line"><a id="l01029" name="l01029"></a><span class="lineno"> 1029</span><span class="comment"> * 11:Environment call from M-mode</span></div>
<div class="line"><a id="l01030" name="l01030"></a><span class="lineno"> 1030</span><span class="comment"> * 32:Stack overflow exception</span></div>
<div class="line"><a id="l01031" name="l01031"></a><span class="lineno"> 1031</span><span class="comment"> * 33:Stack underflow exception</span></div>
<div class="line"><a id="l01032" name="l01032"></a><span class="lineno"> 1032</span><span class="comment"> * 40-47:Reserved</span></div>
<div class="line"><a id="l01033" name="l01033"></a><span class="lineno"> 1033</span><span class="comment"> */</span></div>
<div class="line"><a id="l01034" name="l01034"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#ad1c13ea36285f8d6fc501608e2b38a07"> 1034</a></span><span class="preprocessor">#define CSR_MCAUSE_EXCEPTION_CODE_MASK (0xFFFU)</span></div>
<div class="line"><a id="l01035" name="l01035"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#ab96c19c62cd2c10dc6fca3c12c8c0497"> 1035</a></span><span class="preprocessor">#define CSR_MCAUSE_EXCEPTION_CODE_SHIFT (0U)</span></div>
<div class="line"><a id="l01036" name="l01036"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#aea946afdc9e84e28388cba90c4d2111b"> 1036</a></span><span class="preprocessor">#define CSR_MCAUSE_EXCEPTION_CODE_SET(x) (((uint32_t)(x) &lt;&lt; CSR_MCAUSE_EXCEPTION_CODE_SHIFT) &amp; CSR_MCAUSE_EXCEPTION_CODE_MASK)</span></div>
<div class="line"><a id="l01037" name="l01037"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a6830f8c8a62526e329e513ebcc9df535"> 1037</a></span><span class="preprocessor">#define CSR_MCAUSE_EXCEPTION_CODE_GET(x) (((uint32_t)(x) &amp; CSR_MCAUSE_EXCEPTION_CODE_MASK) &gt;&gt; CSR_MCAUSE_EXCEPTION_CODE_SHIFT)</span></div>
<div class="line"><a id="l01038" name="l01038"></a><span class="lineno"> 1038</span> </div>
<div class="line"><a id="l01039" name="l01039"></a><span class="lineno"> 1039</span><span class="comment">/* Bitfield definition for register: MTVAL */</span></div>
<div class="line"><a id="l01040" name="l01040"></a><span class="lineno"> 1040</span><span class="comment">/*</span></div>
<div class="line"><a id="l01041" name="l01041"></a><span class="lineno"> 1041</span><span class="comment"> * MTVAL (RW)</span></div>
<div class="line"><a id="l01042" name="l01042"></a><span class="lineno"> 1042</span><span class="comment"> *</span></div>
<div class="line"><a id="l01043" name="l01043"></a><span class="lineno"> 1043</span><span class="comment"> * Exception-specific information for software trap handling.</span></div>
<div class="line"><a id="l01044" name="l01044"></a><span class="lineno"> 1044</span><span class="comment"> */</span></div>
<div class="line"><a id="l01045" name="l01045"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a741f4e920f9900dc7c83afbbc61256c6"> 1045</a></span><span class="preprocessor">#define CSR_MTVAL_MTVAL_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l01046" name="l01046"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#aee6567bcabcd7074eb3a6799173441ee"> 1046</a></span><span class="preprocessor">#define CSR_MTVAL_MTVAL_SHIFT (0U)</span></div>
<div class="line"><a id="l01047" name="l01047"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a0873f47a2e00b3cc6e56ce3a2df1859f"> 1047</a></span><span class="preprocessor">#define CSR_MTVAL_MTVAL_SET(x) (((uint32_t)(x) &lt;&lt; CSR_MTVAL_MTVAL_SHIFT) &amp; CSR_MTVAL_MTVAL_MASK)</span></div>
<div class="line"><a id="l01048" name="l01048"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#af3f242454a43a25ed68335807ba673b7"> 1048</a></span><span class="preprocessor">#define CSR_MTVAL_MTVAL_GET(x) (((uint32_t)(x) &amp; CSR_MTVAL_MTVAL_MASK) &gt;&gt; CSR_MTVAL_MTVAL_SHIFT)</span></div>
<div class="line"><a id="l01049" name="l01049"></a><span class="lineno"> 1049</span> </div>
<div class="line"><a id="l01050" name="l01050"></a><span class="lineno"> 1050</span><span class="comment">/* Bitfield definition for register: MIP */</span></div>
<div class="line"><a id="l01051" name="l01051"></a><span class="lineno"> 1051</span><span class="comment">/*</span></div>
<div class="line"><a id="l01052" name="l01052"></a><span class="lineno"> 1052</span><span class="comment"> * PMOVI (RW)</span></div>
<div class="line"><a id="l01053" name="l01053"></a><span class="lineno"> 1053</span><span class="comment"> *</span></div>
<div class="line"><a id="l01054" name="l01054"></a><span class="lineno"> 1054</span><span class="comment"> * Performance monitor overflow local interrupt pending bit.</span></div>
<div class="line"><a id="l01055" name="l01055"></a><span class="lineno"> 1055</span><span class="comment"> * 0:Not pending</span></div>
<div class="line"><a id="l01056" name="l01056"></a><span class="lineno"> 1056</span><span class="comment"> * 1:Pending</span></div>
<div class="line"><a id="l01057" name="l01057"></a><span class="lineno"> 1057</span><span class="comment"> */</span></div>
<div class="line"><a id="l01058" name="l01058"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#aac0ec7428ae9ccdfe00db102427bc653"> 1058</a></span><span class="preprocessor">#define CSR_MIP_PMOVI_MASK (0x40000UL)</span></div>
<div class="line"><a id="l01059" name="l01059"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#afe9f214ad068ca472eeb837ad88ca97b"> 1059</a></span><span class="preprocessor">#define CSR_MIP_PMOVI_SHIFT (18U)</span></div>
<div class="line"><a id="l01060" name="l01060"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a6a8ff8e4653da97826bec10a78b80608"> 1060</a></span><span class="preprocessor">#define CSR_MIP_PMOVI_SET(x) (((uint32_t)(x) &lt;&lt; CSR_MIP_PMOVI_SHIFT) &amp; CSR_MIP_PMOVI_MASK)</span></div>
<div class="line"><a id="l01061" name="l01061"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a97e98950fda84dcef97f32c90f72defa"> 1061</a></span><span class="preprocessor">#define CSR_MIP_PMOVI_GET(x) (((uint32_t)(x) &amp; CSR_MIP_PMOVI_MASK) &gt;&gt; CSR_MIP_PMOVI_SHIFT)</span></div>
<div class="line"><a id="l01062" name="l01062"></a><span class="lineno"> 1062</span> </div>
<div class="line"><a id="l01063" name="l01063"></a><span class="lineno"> 1063</span><span class="comment">/*</span></div>
<div class="line"><a id="l01064" name="l01064"></a><span class="lineno"> 1064</span><span class="comment"> * BWEI (RW)</span></div>
<div class="line"><a id="l01065" name="l01065"></a><span class="lineno"> 1065</span><span class="comment"> *</span></div>
<div class="line"><a id="l01066" name="l01066"></a><span class="lineno"> 1066</span><span class="comment"> * Bus read/write transaction error local interrupt pending bit. The processor may receive bus errors on load/store instructions or cache writebacks.</span></div>
<div class="line"><a id="l01067" name="l01067"></a><span class="lineno"> 1067</span><span class="comment"> * 0:Not pending</span></div>
<div class="line"><a id="l01068" name="l01068"></a><span class="lineno"> 1068</span><span class="comment"> * 1:Pending</span></div>
<div class="line"><a id="l01069" name="l01069"></a><span class="lineno"> 1069</span><span class="comment"> */</span></div>
<div class="line"><a id="l01070" name="l01070"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#ac1c6cf115a50112a49019cb92af46a82"> 1070</a></span><span class="preprocessor">#define CSR_MIP_BWEI_MASK (0x20000UL)</span></div>
<div class="line"><a id="l01071" name="l01071"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a3e8c31e58159fbfbfa8bc0ecfe07e07d"> 1071</a></span><span class="preprocessor">#define CSR_MIP_BWEI_SHIFT (17U)</span></div>
<div class="line"><a id="l01072" name="l01072"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a569d57f48184fa5e38b4fbe941fbaa32"> 1072</a></span><span class="preprocessor">#define CSR_MIP_BWEI_SET(x) (((uint32_t)(x) &lt;&lt; CSR_MIP_BWEI_SHIFT) &amp; CSR_MIP_BWEI_MASK)</span></div>
<div class="line"><a id="l01073" name="l01073"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a923ef289909598d648aca73d561a3fbc"> 1073</a></span><span class="preprocessor">#define CSR_MIP_BWEI_GET(x) (((uint32_t)(x) &amp; CSR_MIP_BWEI_MASK) &gt;&gt; CSR_MIP_BWEI_SHIFT)</span></div>
<div class="line"><a id="l01074" name="l01074"></a><span class="lineno"> 1074</span> </div>
<div class="line"><a id="l01075" name="l01075"></a><span class="lineno"> 1075</span><span class="comment">/*</span></div>
<div class="line"><a id="l01076" name="l01076"></a><span class="lineno"> 1076</span><span class="comment"> * IMECCI (RW)</span></div>
<div class="line"><a id="l01077" name="l01077"></a><span class="lineno"> 1077</span><span class="comment"> *</span></div>
<div class="line"><a id="l01078" name="l01078"></a><span class="lineno"> 1078</span><span class="comment"> * Imprecise ECC error local interrupt enable bit. The processor may receive imprecise ECC errors on slave port accesses or cache writebacks.</span></div>
<div class="line"><a id="l01079" name="l01079"></a><span class="lineno"> 1079</span><span class="comment"> * 0:Not pending</span></div>
<div class="line"><a id="l01080" name="l01080"></a><span class="lineno"> 1080</span><span class="comment"> * 1:Pending</span></div>
<div class="line"><a id="l01081" name="l01081"></a><span class="lineno"> 1081</span><span class="comment"> */</span></div>
<div class="line"><a id="l01082" name="l01082"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a5193b4dcc829afdb6906f8ff9b779534"> 1082</a></span><span class="preprocessor">#define CSR_MIP_IMECCI_MASK (0x10000UL)</span></div>
<div class="line"><a id="l01083" name="l01083"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a0c008ad275561575b72c706f995734de"> 1083</a></span><span class="preprocessor">#define CSR_MIP_IMECCI_SHIFT (16U)</span></div>
<div class="line"><a id="l01084" name="l01084"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a054ad6084c47d1a09137f0b1ea1f6595"> 1084</a></span><span class="preprocessor">#define CSR_MIP_IMECCI_SET(x) (((uint32_t)(x) &lt;&lt; CSR_MIP_IMECCI_SHIFT) &amp; CSR_MIP_IMECCI_MASK)</span></div>
<div class="line"><a id="l01085" name="l01085"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#ab61d69590211596c551af974e947a9e3"> 1085</a></span><span class="preprocessor">#define CSR_MIP_IMECCI_GET(x) (((uint32_t)(x) &amp; CSR_MIP_IMECCI_MASK) &gt;&gt; CSR_MIP_IMECCI_SHIFT)</span></div>
<div class="line"><a id="l01086" name="l01086"></a><span class="lineno"> 1086</span> </div>
<div class="line"><a id="l01087" name="l01087"></a><span class="lineno"> 1087</span><span class="comment">/*</span></div>
<div class="line"><a id="l01088" name="l01088"></a><span class="lineno"> 1088</span><span class="comment"> * MEIP (RW)</span></div>
<div class="line"><a id="l01089" name="l01089"></a><span class="lineno"> 1089</span><span class="comment"> *</span></div>
<div class="line"><a id="l01090" name="l01090"></a><span class="lineno"> 1090</span><span class="comment"> * M mode external interrupt pending bit.</span></div>
<div class="line"><a id="l01091" name="l01091"></a><span class="lineno"> 1091</span><span class="comment"> * 0:Not pending</span></div>
<div class="line"><a id="l01092" name="l01092"></a><span class="lineno"> 1092</span><span class="comment"> * 1:Pending</span></div>
<div class="line"><a id="l01093" name="l01093"></a><span class="lineno"> 1093</span><span class="comment"> */</span></div>
<div class="line"><a id="l01094" name="l01094"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a04e0d065b361c5529966ce0d2b1edbb1"> 1094</a></span><span class="preprocessor">#define CSR_MIP_MEIP_MASK (0x800U)</span></div>
<div class="line"><a id="l01095" name="l01095"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a8cbfe97d9f58ca04c1115ef281397394"> 1095</a></span><span class="preprocessor">#define CSR_MIP_MEIP_SHIFT (11U)</span></div>
<div class="line"><a id="l01096" name="l01096"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a3c028e1fcbee7e82be4b0d1940b8ed8a"> 1096</a></span><span class="preprocessor">#define CSR_MIP_MEIP_SET(x) (((uint32_t)(x) &lt;&lt; CSR_MIP_MEIP_SHIFT) &amp; CSR_MIP_MEIP_MASK)</span></div>
<div class="line"><a id="l01097" name="l01097"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a2508528c6b2032f020aa96fd45b0878c"> 1097</a></span><span class="preprocessor">#define CSR_MIP_MEIP_GET(x) (((uint32_t)(x) &amp; CSR_MIP_MEIP_MASK) &gt;&gt; CSR_MIP_MEIP_SHIFT)</span></div>
<div class="line"><a id="l01098" name="l01098"></a><span class="lineno"> 1098</span> </div>
<div class="line"><a id="l01099" name="l01099"></a><span class="lineno"> 1099</span><span class="comment">/*</span></div>
<div class="line"><a id="l01100" name="l01100"></a><span class="lineno"> 1100</span><span class="comment"> * SEIP (RW)</span></div>
<div class="line"><a id="l01101" name="l01101"></a><span class="lineno"> 1101</span><span class="comment"> *</span></div>
<div class="line"><a id="l01102" name="l01102"></a><span class="lineno"> 1102</span><span class="comment"> * S mode external interrupt pending bit.</span></div>
<div class="line"><a id="l01103" name="l01103"></a><span class="lineno"> 1103</span><span class="comment"> * 0:Not pending</span></div>
<div class="line"><a id="l01104" name="l01104"></a><span class="lineno"> 1104</span><span class="comment"> * 1:Pending</span></div>
<div class="line"><a id="l01105" name="l01105"></a><span class="lineno"> 1105</span><span class="comment"> */</span></div>
<div class="line"><a id="l01106" name="l01106"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a74d059236604d1dd07c622bce33724b2"> 1106</a></span><span class="preprocessor">#define CSR_MIP_SEIP_MASK (0x200U)</span></div>
<div class="line"><a id="l01107" name="l01107"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a3c3f2949f2ed27100f744ea40983aa1d"> 1107</a></span><span class="preprocessor">#define CSR_MIP_SEIP_SHIFT (9U)</span></div>
<div class="line"><a id="l01108" name="l01108"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a61db74623537133fd97fd314c4a96e54"> 1108</a></span><span class="preprocessor">#define CSR_MIP_SEIP_SET(x) (((uint32_t)(x) &lt;&lt; CSR_MIP_SEIP_SHIFT) &amp; CSR_MIP_SEIP_MASK)</span></div>
<div class="line"><a id="l01109" name="l01109"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a377008ac4654bd10a059b6c6f69bbccf"> 1109</a></span><span class="preprocessor">#define CSR_MIP_SEIP_GET(x) (((uint32_t)(x) &amp; CSR_MIP_SEIP_MASK) &gt;&gt; CSR_MIP_SEIP_SHIFT)</span></div>
<div class="line"><a id="l01110" name="l01110"></a><span class="lineno"> 1110</span> </div>
<div class="line"><a id="l01111" name="l01111"></a><span class="lineno"> 1111</span><span class="comment">/*</span></div>
<div class="line"><a id="l01112" name="l01112"></a><span class="lineno"> 1112</span><span class="comment"> * UEIP (RW)</span></div>
<div class="line"><a id="l01113" name="l01113"></a><span class="lineno"> 1113</span><span class="comment"> *</span></div>
<div class="line"><a id="l01114" name="l01114"></a><span class="lineno"> 1114</span><span class="comment"> * U mode external interrupt pending bit.</span></div>
<div class="line"><a id="l01115" name="l01115"></a><span class="lineno"> 1115</span><span class="comment"> * 0:Not pending</span></div>
<div class="line"><a id="l01116" name="l01116"></a><span class="lineno"> 1116</span><span class="comment"> * 1:Pending</span></div>
<div class="line"><a id="l01117" name="l01117"></a><span class="lineno"> 1117</span><span class="comment"> */</span></div>
<div class="line"><a id="l01118" name="l01118"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a1cd0f20ce1b5adb19287db3fc0256751"> 1118</a></span><span class="preprocessor">#define CSR_MIP_UEIP_MASK (0x100U)</span></div>
<div class="line"><a id="l01119" name="l01119"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a4e46923e01e0cd7d7771c64cf5bd4735"> 1119</a></span><span class="preprocessor">#define CSR_MIP_UEIP_SHIFT (8U)</span></div>
<div class="line"><a id="l01120" name="l01120"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a4811400b48fb1a5dd3d37b442f61e9e0"> 1120</a></span><span class="preprocessor">#define CSR_MIP_UEIP_SET(x) (((uint32_t)(x) &lt;&lt; CSR_MIP_UEIP_SHIFT) &amp; CSR_MIP_UEIP_MASK)</span></div>
<div class="line"><a id="l01121" name="l01121"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#ad791e3b4f66bd6d122991ac18a232505"> 1121</a></span><span class="preprocessor">#define CSR_MIP_UEIP_GET(x) (((uint32_t)(x) &amp; CSR_MIP_UEIP_MASK) &gt;&gt; CSR_MIP_UEIP_SHIFT)</span></div>
<div class="line"><a id="l01122" name="l01122"></a><span class="lineno"> 1122</span> </div>
<div class="line"><a id="l01123" name="l01123"></a><span class="lineno"> 1123</span><span class="comment">/*</span></div>
<div class="line"><a id="l01124" name="l01124"></a><span class="lineno"> 1124</span><span class="comment"> * MTIP (RW)</span></div>
<div class="line"><a id="l01125" name="l01125"></a><span class="lineno"> 1125</span><span class="comment"> *</span></div>
<div class="line"><a id="l01126" name="l01126"></a><span class="lineno"> 1126</span><span class="comment"> * M mode timer interrupt pending bit.</span></div>
<div class="line"><a id="l01127" name="l01127"></a><span class="lineno"> 1127</span><span class="comment"> * 0:Not pending</span></div>
<div class="line"><a id="l01128" name="l01128"></a><span class="lineno"> 1128</span><span class="comment"> * 1:Pending</span></div>
<div class="line"><a id="l01129" name="l01129"></a><span class="lineno"> 1129</span><span class="comment"> */</span></div>
<div class="line"><a id="l01130" name="l01130"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a860037732b5bcb449c4adac571c1fec8"> 1130</a></span><span class="preprocessor">#define CSR_MIP_MTIP_MASK (0x80U)</span></div>
<div class="line"><a id="l01131" name="l01131"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#adb23712b375664ad42a141b8df0a37f0"> 1131</a></span><span class="preprocessor">#define CSR_MIP_MTIP_SHIFT (7U)</span></div>
<div class="line"><a id="l01132" name="l01132"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a727b6aec4f314c7a760157e2f20aebb1"> 1132</a></span><span class="preprocessor">#define CSR_MIP_MTIP_SET(x) (((uint32_t)(x) &lt;&lt; CSR_MIP_MTIP_SHIFT) &amp; CSR_MIP_MTIP_MASK)</span></div>
<div class="line"><a id="l01133" name="l01133"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#aa7ceb1d228cea87b7231bc9d0ec69d31"> 1133</a></span><span class="preprocessor">#define CSR_MIP_MTIP_GET(x) (((uint32_t)(x) &amp; CSR_MIP_MTIP_MASK) &gt;&gt; CSR_MIP_MTIP_SHIFT)</span></div>
<div class="line"><a id="l01134" name="l01134"></a><span class="lineno"> 1134</span> </div>
<div class="line"><a id="l01135" name="l01135"></a><span class="lineno"> 1135</span><span class="comment">/*</span></div>
<div class="line"><a id="l01136" name="l01136"></a><span class="lineno"> 1136</span><span class="comment"> * STIP (RW)</span></div>
<div class="line"><a id="l01137" name="l01137"></a><span class="lineno"> 1137</span><span class="comment"> *</span></div>
<div class="line"><a id="l01138" name="l01138"></a><span class="lineno"> 1138</span><span class="comment"> * S mode timer interrupt pending bit.</span></div>
<div class="line"><a id="l01139" name="l01139"></a><span class="lineno"> 1139</span><span class="comment"> * 0:Not pending</span></div>
<div class="line"><a id="l01140" name="l01140"></a><span class="lineno"> 1140</span><span class="comment"> * 1:Pending</span></div>
<div class="line"><a id="l01141" name="l01141"></a><span class="lineno"> 1141</span><span class="comment"> */</span></div>
<div class="line"><a id="l01142" name="l01142"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a937c063b5b1e8ae625d2a0f185137b99"> 1142</a></span><span class="preprocessor">#define CSR_MIP_STIP_MASK (0x20U)</span></div>
<div class="line"><a id="l01143" name="l01143"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#adf583a6d0504f428a5dcf4c9f029ca4a"> 1143</a></span><span class="preprocessor">#define CSR_MIP_STIP_SHIFT (5U)</span></div>
<div class="line"><a id="l01144" name="l01144"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#aeb1230f7604fc04f3f260ebe124101c1"> 1144</a></span><span class="preprocessor">#define CSR_MIP_STIP_SET(x) (((uint32_t)(x) &lt;&lt; CSR_MIP_STIP_SHIFT) &amp; CSR_MIP_STIP_MASK)</span></div>
<div class="line"><a id="l01145" name="l01145"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a6e7589b6a5b72f004734e99e4e88bcbc"> 1145</a></span><span class="preprocessor">#define CSR_MIP_STIP_GET(x) (((uint32_t)(x) &amp; CSR_MIP_STIP_MASK) &gt;&gt; CSR_MIP_STIP_SHIFT)</span></div>
<div class="line"><a id="l01146" name="l01146"></a><span class="lineno"> 1146</span> </div>
<div class="line"><a id="l01147" name="l01147"></a><span class="lineno"> 1147</span><span class="comment">/*</span></div>
<div class="line"><a id="l01148" name="l01148"></a><span class="lineno"> 1148</span><span class="comment"> * UTIP (RW)</span></div>
<div class="line"><a id="l01149" name="l01149"></a><span class="lineno"> 1149</span><span class="comment"> *</span></div>
<div class="line"><a id="l01150" name="l01150"></a><span class="lineno"> 1150</span><span class="comment"> * U mode timer interrupt pending bit</span></div>
<div class="line"><a id="l01151" name="l01151"></a><span class="lineno"> 1151</span><span class="comment"> * 0:Not pending</span></div>
<div class="line"><a id="l01152" name="l01152"></a><span class="lineno"> 1152</span><span class="comment"> * 1:Pending</span></div>
<div class="line"><a id="l01153" name="l01153"></a><span class="lineno"> 1153</span><span class="comment"> */</span></div>
<div class="line"><a id="l01154" name="l01154"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#ac35a548e1eec140ac11ebd9aceb7c601"> 1154</a></span><span class="preprocessor">#define CSR_MIP_UTIP_MASK (0x10U)</span></div>
<div class="line"><a id="l01155" name="l01155"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#ae9b26a48e8e9fc51043dffa5cfda5ebe"> 1155</a></span><span class="preprocessor">#define CSR_MIP_UTIP_SHIFT (4U)</span></div>
<div class="line"><a id="l01156" name="l01156"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a708ad7efb41dc732b783454ce3ef44f1"> 1156</a></span><span class="preprocessor">#define CSR_MIP_UTIP_SET(x) (((uint32_t)(x) &lt;&lt; CSR_MIP_UTIP_SHIFT) &amp; CSR_MIP_UTIP_MASK)</span></div>
<div class="line"><a id="l01157" name="l01157"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a42c27beb7a25b133025266c50aef5528"> 1157</a></span><span class="preprocessor">#define CSR_MIP_UTIP_GET(x) (((uint32_t)(x) &amp; CSR_MIP_UTIP_MASK) &gt;&gt; CSR_MIP_UTIP_SHIFT)</span></div>
<div class="line"><a id="l01158" name="l01158"></a><span class="lineno"> 1158</span> </div>
<div class="line"><a id="l01159" name="l01159"></a><span class="lineno"> 1159</span><span class="comment">/*</span></div>
<div class="line"><a id="l01160" name="l01160"></a><span class="lineno"> 1160</span><span class="comment"> * MSIP (RW)</span></div>
<div class="line"><a id="l01161" name="l01161"></a><span class="lineno"> 1161</span><span class="comment"> *</span></div>
<div class="line"><a id="l01162" name="l01162"></a><span class="lineno"> 1162</span><span class="comment"> * M mode software interrupt pending bit.</span></div>
<div class="line"><a id="l01163" name="l01163"></a><span class="lineno"> 1163</span><span class="comment"> * 0:Not pending</span></div>
<div class="line"><a id="l01164" name="l01164"></a><span class="lineno"> 1164</span><span class="comment"> * 1:Pending</span></div>
<div class="line"><a id="l01165" name="l01165"></a><span class="lineno"> 1165</span><span class="comment"> */</span></div>
<div class="line"><a id="l01166" name="l01166"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#afc91485830f01055d458b67dd0ffc773"> 1166</a></span><span class="preprocessor">#define CSR_MIP_MSIP_MASK (0x8U)</span></div>
<div class="line"><a id="l01167" name="l01167"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a157b08072d330b9f43b5db9cabea0fbe"> 1167</a></span><span class="preprocessor">#define CSR_MIP_MSIP_SHIFT (3U)</span></div>
<div class="line"><a id="l01168" name="l01168"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#afd88a37a488052c7114d4d2a2ad969de"> 1168</a></span><span class="preprocessor">#define CSR_MIP_MSIP_SET(x) (((uint32_t)(x) &lt;&lt; CSR_MIP_MSIP_SHIFT) &amp; CSR_MIP_MSIP_MASK)</span></div>
<div class="line"><a id="l01169" name="l01169"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#ad620229806e6eaa2d027350045a5125c"> 1169</a></span><span class="preprocessor">#define CSR_MIP_MSIP_GET(x) (((uint32_t)(x) &amp; CSR_MIP_MSIP_MASK) &gt;&gt; CSR_MIP_MSIP_SHIFT)</span></div>
<div class="line"><a id="l01170" name="l01170"></a><span class="lineno"> 1170</span> </div>
<div class="line"><a id="l01171" name="l01171"></a><span class="lineno"> 1171</span><span class="comment">/*</span></div>
<div class="line"><a id="l01172" name="l01172"></a><span class="lineno"> 1172</span><span class="comment"> * SSIP (RW)</span></div>
<div class="line"><a id="l01173" name="l01173"></a><span class="lineno"> 1173</span><span class="comment"> *</span></div>
<div class="line"><a id="l01174" name="l01174"></a><span class="lineno"> 1174</span><span class="comment"> * S mode software interrupt pending bit.</span></div>
<div class="line"><a id="l01175" name="l01175"></a><span class="lineno"> 1175</span><span class="comment"> * 0:Not pending</span></div>
<div class="line"><a id="l01176" name="l01176"></a><span class="lineno"> 1176</span><span class="comment"> * 1:Pending</span></div>
<div class="line"><a id="l01177" name="l01177"></a><span class="lineno"> 1177</span><span class="comment"> */</span></div>
<div class="line"><a id="l01178" name="l01178"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a82285d6bee5a289ac79e48a6d3ed9ca9"> 1178</a></span><span class="preprocessor">#define CSR_MIP_SSIP_MASK (0x2U)</span></div>
<div class="line"><a id="l01179" name="l01179"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a9d159fc27f932e66162735d833ff4deb"> 1179</a></span><span class="preprocessor">#define CSR_MIP_SSIP_SHIFT (1U)</span></div>
<div class="line"><a id="l01180" name="l01180"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a5f12daf9c57fd58a53af7a28dafe50d1"> 1180</a></span><span class="preprocessor">#define CSR_MIP_SSIP_SET(x) (((uint32_t)(x) &lt;&lt; CSR_MIP_SSIP_SHIFT) &amp; CSR_MIP_SSIP_MASK)</span></div>
<div class="line"><a id="l01181" name="l01181"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a357791c6f6f12946b111be9d817b0476"> 1181</a></span><span class="preprocessor">#define CSR_MIP_SSIP_GET(x) (((uint32_t)(x) &amp; CSR_MIP_SSIP_MASK) &gt;&gt; CSR_MIP_SSIP_SHIFT)</span></div>
<div class="line"><a id="l01182" name="l01182"></a><span class="lineno"> 1182</span> </div>
<div class="line"><a id="l01183" name="l01183"></a><span class="lineno"> 1183</span><span class="comment">/*</span></div>
<div class="line"><a id="l01184" name="l01184"></a><span class="lineno"> 1184</span><span class="comment"> * USIP (RW)</span></div>
<div class="line"><a id="l01185" name="l01185"></a><span class="lineno"> 1185</span><span class="comment"> *</span></div>
<div class="line"><a id="l01186" name="l01186"></a><span class="lineno"> 1186</span><span class="comment"> * U mode software interrupt pending bit.</span></div>
<div class="line"><a id="l01187" name="l01187"></a><span class="lineno"> 1187</span><span class="comment"> * 0:Not pending</span></div>
<div class="line"><a id="l01188" name="l01188"></a><span class="lineno"> 1188</span><span class="comment"> * 1:Pending</span></div>
<div class="line"><a id="l01189" name="l01189"></a><span class="lineno"> 1189</span><span class="comment"> */</span></div>
<div class="line"><a id="l01190" name="l01190"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a188bcfa27eea1c067ab2853e68cb7eed"> 1190</a></span><span class="preprocessor">#define CSR_MIP_USIP_MASK (0x1U)</span></div>
<div class="line"><a id="l01191" name="l01191"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a810cc35e78418397ed5f10ecb44865b6"> 1191</a></span><span class="preprocessor">#define CSR_MIP_USIP_SHIFT (0U)</span></div>
<div class="line"><a id="l01192" name="l01192"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#ae8e3edacd2ecd11f621497b79bb47fa4"> 1192</a></span><span class="preprocessor">#define CSR_MIP_USIP_SET(x) (((uint32_t)(x) &lt;&lt; CSR_MIP_USIP_SHIFT) &amp; CSR_MIP_USIP_MASK)</span></div>
<div class="line"><a id="l01193" name="l01193"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a27fd5e667344188fea191170e6b1be91"> 1193</a></span><span class="preprocessor">#define CSR_MIP_USIP_GET(x) (((uint32_t)(x) &amp; CSR_MIP_USIP_MASK) &gt;&gt; CSR_MIP_USIP_SHIFT)</span></div>
<div class="line"><a id="l01194" name="l01194"></a><span class="lineno"> 1194</span> </div>
<div class="line"><a id="l01195" name="l01195"></a><span class="lineno"> 1195</span><span class="comment">/* Bitfield definition for register: PMPCFG0 */</span></div>
<div class="line"><a id="l01196" name="l01196"></a><span class="lineno"> 1196</span><span class="comment">/*</span></div>
<div class="line"><a id="l01197" name="l01197"></a><span class="lineno"> 1197</span><span class="comment"> * PMP3CFG (RW)</span></div>
<div class="line"><a id="l01198" name="l01198"></a><span class="lineno"> 1198</span><span class="comment"> *</span></div>
<div class="line"><a id="l01199" name="l01199"></a><span class="lineno"> 1199</span><span class="comment"> * See PMPCFG Table</span></div>
<div class="line"><a id="l01200" name="l01200"></a><span class="lineno"> 1200</span><span class="comment"> */</span></div>
<div class="line"><a id="l01201" name="l01201"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a0aaa2a7f9b188eb980999d4b992ab5c4"> 1201</a></span><span class="preprocessor">#define CSR_PMPCFG0_PMP3CFG_MASK (0xFF000000UL)</span></div>
<div class="line"><a id="l01202" name="l01202"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a5af661d8423cea6d43cc5156a30b1fbf"> 1202</a></span><span class="preprocessor">#define CSR_PMPCFG0_PMP3CFG_SHIFT (24U)</span></div>
<div class="line"><a id="l01203" name="l01203"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a6f20867d86d6537d86f3a9a9ed6d0815"> 1203</a></span><span class="preprocessor">#define CSR_PMPCFG0_PMP3CFG_SET(x) (((uint32_t)(x) &lt;&lt; CSR_PMPCFG0_PMP3CFG_SHIFT) &amp; CSR_PMPCFG0_PMP3CFG_MASK)</span></div>
<div class="line"><a id="l01204" name="l01204"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a5711d2349144e4c00ba5b587c8166b9e"> 1204</a></span><span class="preprocessor">#define CSR_PMPCFG0_PMP3CFG_GET(x) (((uint32_t)(x) &amp; CSR_PMPCFG0_PMP3CFG_MASK) &gt;&gt; CSR_PMPCFG0_PMP3CFG_SHIFT)</span></div>
<div class="line"><a id="l01205" name="l01205"></a><span class="lineno"> 1205</span> </div>
<div class="line"><a id="l01206" name="l01206"></a><span class="lineno"> 1206</span><span class="comment">/*</span></div>
<div class="line"><a id="l01207" name="l01207"></a><span class="lineno"> 1207</span><span class="comment"> * PMP2CFG (RW)</span></div>
<div class="line"><a id="l01208" name="l01208"></a><span class="lineno"> 1208</span><span class="comment"> *</span></div>
<div class="line"><a id="l01209" name="l01209"></a><span class="lineno"> 1209</span><span class="comment"> * See PMPCFG Table</span></div>
<div class="line"><a id="l01210" name="l01210"></a><span class="lineno"> 1210</span><span class="comment"> */</span></div>
<div class="line"><a id="l01211" name="l01211"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#abdba874e83a808553592a882a7583997"> 1211</a></span><span class="preprocessor">#define CSR_PMPCFG0_PMP2CFG_MASK (0xFF0000UL)</span></div>
<div class="line"><a id="l01212" name="l01212"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a066928840191da31a5f7c869304dea87"> 1212</a></span><span class="preprocessor">#define CSR_PMPCFG0_PMP2CFG_SHIFT (16U)</span></div>
<div class="line"><a id="l01213" name="l01213"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a469aa7de9610c210b914641b653dd1f6"> 1213</a></span><span class="preprocessor">#define CSR_PMPCFG0_PMP2CFG_SET(x) (((uint32_t)(x) &lt;&lt; CSR_PMPCFG0_PMP2CFG_SHIFT) &amp; CSR_PMPCFG0_PMP2CFG_MASK)</span></div>
<div class="line"><a id="l01214" name="l01214"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a6f6217f1980443eedb7b4ff830146d6f"> 1214</a></span><span class="preprocessor">#define CSR_PMPCFG0_PMP2CFG_GET(x) (((uint32_t)(x) &amp; CSR_PMPCFG0_PMP2CFG_MASK) &gt;&gt; CSR_PMPCFG0_PMP2CFG_SHIFT)</span></div>
<div class="line"><a id="l01215" name="l01215"></a><span class="lineno"> 1215</span> </div>
<div class="line"><a id="l01216" name="l01216"></a><span class="lineno"> 1216</span><span class="comment">/*</span></div>
<div class="line"><a id="l01217" name="l01217"></a><span class="lineno"> 1217</span><span class="comment"> * PMP1CFG (RW)</span></div>
<div class="line"><a id="l01218" name="l01218"></a><span class="lineno"> 1218</span><span class="comment"> *</span></div>
<div class="line"><a id="l01219" name="l01219"></a><span class="lineno"> 1219</span><span class="comment"> * See PMPCFG Table</span></div>
<div class="line"><a id="l01220" name="l01220"></a><span class="lineno"> 1220</span><span class="comment"> */</span></div>
<div class="line"><a id="l01221" name="l01221"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a65a377402c3589c5b117ab316d1a2da3"> 1221</a></span><span class="preprocessor">#define CSR_PMPCFG0_PMP1CFG_MASK (0xFF00U)</span></div>
<div class="line"><a id="l01222" name="l01222"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a1b6eebe34543628fec5f11616aa6d914"> 1222</a></span><span class="preprocessor">#define CSR_PMPCFG0_PMP1CFG_SHIFT (8U)</span></div>
<div class="line"><a id="l01223" name="l01223"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a1f34299493c7c54e7a83e575f59d1bdc"> 1223</a></span><span class="preprocessor">#define CSR_PMPCFG0_PMP1CFG_SET(x) (((uint32_t)(x) &lt;&lt; CSR_PMPCFG0_PMP1CFG_SHIFT) &amp; CSR_PMPCFG0_PMP1CFG_MASK)</span></div>
<div class="line"><a id="l01224" name="l01224"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a39dafc1bb35e9fc3b85521fa3f5f64c9"> 1224</a></span><span class="preprocessor">#define CSR_PMPCFG0_PMP1CFG_GET(x) (((uint32_t)(x) &amp; CSR_PMPCFG0_PMP1CFG_MASK) &gt;&gt; CSR_PMPCFG0_PMP1CFG_SHIFT)</span></div>
<div class="line"><a id="l01225" name="l01225"></a><span class="lineno"> 1225</span> </div>
<div class="line"><a id="l01226" name="l01226"></a><span class="lineno"> 1226</span><span class="comment">/*</span></div>
<div class="line"><a id="l01227" name="l01227"></a><span class="lineno"> 1227</span><span class="comment"> * PMP0CFG (RW)</span></div>
<div class="line"><a id="l01228" name="l01228"></a><span class="lineno"> 1228</span><span class="comment"> *</span></div>
<div class="line"><a id="l01229" name="l01229"></a><span class="lineno"> 1229</span><span class="comment"> * See PMPCFG Table</span></div>
<div class="line"><a id="l01230" name="l01230"></a><span class="lineno"> 1230</span><span class="comment"> */</span></div>
<div class="line"><a id="l01231" name="l01231"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a5ebaab98be3d34209e6ae707f449cd2c"> 1231</a></span><span class="preprocessor">#define CSR_PMPCFG0_PMP0CFG_MASK (0xFFU)</span></div>
<div class="line"><a id="l01232" name="l01232"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#ae76619e94bee5408e4a31383309b7c50"> 1232</a></span><span class="preprocessor">#define CSR_PMPCFG0_PMP0CFG_SHIFT (0U)</span></div>
<div class="line"><a id="l01233" name="l01233"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#aef87beaf2300c77c91aaa4c09be91ecf"> 1233</a></span><span class="preprocessor">#define CSR_PMPCFG0_PMP0CFG_SET(x) (((uint32_t)(x) &lt;&lt; CSR_PMPCFG0_PMP0CFG_SHIFT) &amp; CSR_PMPCFG0_PMP0CFG_MASK)</span></div>
<div class="line"><a id="l01234" name="l01234"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a26cf752ad2cdddcb26a33e5264ab8df5"> 1234</a></span><span class="preprocessor">#define CSR_PMPCFG0_PMP0CFG_GET(x) (((uint32_t)(x) &amp; CSR_PMPCFG0_PMP0CFG_MASK) &gt;&gt; CSR_PMPCFG0_PMP0CFG_SHIFT)</span></div>
<div class="line"><a id="l01235" name="l01235"></a><span class="lineno"> 1235</span> </div>
<div class="line"><a id="l01236" name="l01236"></a><span class="lineno"> 1236</span><span class="comment">/* Bitfield definition for register: PMPCFG1 */</span></div>
<div class="line"><a id="l01237" name="l01237"></a><span class="lineno"> 1237</span><span class="comment">/*</span></div>
<div class="line"><a id="l01238" name="l01238"></a><span class="lineno"> 1238</span><span class="comment"> * PMP7CFG (RW)</span></div>
<div class="line"><a id="l01239" name="l01239"></a><span class="lineno"> 1239</span><span class="comment"> *</span></div>
<div class="line"><a id="l01240" name="l01240"></a><span class="lineno"> 1240</span><span class="comment"> * See PMPCFG Table</span></div>
<div class="line"><a id="l01241" name="l01241"></a><span class="lineno"> 1241</span><span class="comment"> */</span></div>
<div class="line"><a id="l01242" name="l01242"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a49a29050590da8d47005049251f6434f"> 1242</a></span><span class="preprocessor">#define CSR_PMPCFG1_PMP7CFG_MASK (0xFF000000UL)</span></div>
<div class="line"><a id="l01243" name="l01243"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#ac3f4984807ed199d437252b016407648"> 1243</a></span><span class="preprocessor">#define CSR_PMPCFG1_PMP7CFG_SHIFT (24U)</span></div>
<div class="line"><a id="l01244" name="l01244"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a74dd2b73fc2d25c547a29bdcf0b547c6"> 1244</a></span><span class="preprocessor">#define CSR_PMPCFG1_PMP7CFG_SET(x) (((uint32_t)(x) &lt;&lt; CSR_PMPCFG1_PMP7CFG_SHIFT) &amp; CSR_PMPCFG1_PMP7CFG_MASK)</span></div>
<div class="line"><a id="l01245" name="l01245"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#abcb7a8127729eea5ed8a8bce1e2e93c8"> 1245</a></span><span class="preprocessor">#define CSR_PMPCFG1_PMP7CFG_GET(x) (((uint32_t)(x) &amp; CSR_PMPCFG1_PMP7CFG_MASK) &gt;&gt; CSR_PMPCFG1_PMP7CFG_SHIFT)</span></div>
<div class="line"><a id="l01246" name="l01246"></a><span class="lineno"> 1246</span> </div>
<div class="line"><a id="l01247" name="l01247"></a><span class="lineno"> 1247</span><span class="comment">/*</span></div>
<div class="line"><a id="l01248" name="l01248"></a><span class="lineno"> 1248</span><span class="comment"> * PMP6CFG (RW)</span></div>
<div class="line"><a id="l01249" name="l01249"></a><span class="lineno"> 1249</span><span class="comment"> *</span></div>
<div class="line"><a id="l01250" name="l01250"></a><span class="lineno"> 1250</span><span class="comment"> * See PMPCFG Table</span></div>
<div class="line"><a id="l01251" name="l01251"></a><span class="lineno"> 1251</span><span class="comment"> */</span></div>
<div class="line"><a id="l01252" name="l01252"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a3053d7a8b06c71648cc3f344b6896761"> 1252</a></span><span class="preprocessor">#define CSR_PMPCFG1_PMP6CFG_MASK (0xFF0000UL)</span></div>
<div class="line"><a id="l01253" name="l01253"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a55f145979c22687c0852a21032c06aae"> 1253</a></span><span class="preprocessor">#define CSR_PMPCFG1_PMP6CFG_SHIFT (16U)</span></div>
<div class="line"><a id="l01254" name="l01254"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a2ad16b5361d81a92f7162650f7d470ed"> 1254</a></span><span class="preprocessor">#define CSR_PMPCFG1_PMP6CFG_SET(x) (((uint32_t)(x) &lt;&lt; CSR_PMPCFG1_PMP6CFG_SHIFT) &amp; CSR_PMPCFG1_PMP6CFG_MASK)</span></div>
<div class="line"><a id="l01255" name="l01255"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a3ebbd74aafeeb44ef6a4a6d45607ab50"> 1255</a></span><span class="preprocessor">#define CSR_PMPCFG1_PMP6CFG_GET(x) (((uint32_t)(x) &amp; CSR_PMPCFG1_PMP6CFG_MASK) &gt;&gt; CSR_PMPCFG1_PMP6CFG_SHIFT)</span></div>
<div class="line"><a id="l01256" name="l01256"></a><span class="lineno"> 1256</span> </div>
<div class="line"><a id="l01257" name="l01257"></a><span class="lineno"> 1257</span><span class="comment">/*</span></div>
<div class="line"><a id="l01258" name="l01258"></a><span class="lineno"> 1258</span><span class="comment"> * PMP5CFG (RW)</span></div>
<div class="line"><a id="l01259" name="l01259"></a><span class="lineno"> 1259</span><span class="comment"> *</span></div>
<div class="line"><a id="l01260" name="l01260"></a><span class="lineno"> 1260</span><span class="comment"> * See PMPCFG Table</span></div>
<div class="line"><a id="l01261" name="l01261"></a><span class="lineno"> 1261</span><span class="comment"> */</span></div>
<div class="line"><a id="l01262" name="l01262"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#ae5cb8505be4db3e4a44d08b055d03516"> 1262</a></span><span class="preprocessor">#define CSR_PMPCFG1_PMP5CFG_MASK (0xFF00U)</span></div>
<div class="line"><a id="l01263" name="l01263"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#af4e7b00cb9b1b8ab36f15d9ef384408d"> 1263</a></span><span class="preprocessor">#define CSR_PMPCFG1_PMP5CFG_SHIFT (8U)</span></div>
<div class="line"><a id="l01264" name="l01264"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#aafabe0a1433b460688f4d0e1969cd7e4"> 1264</a></span><span class="preprocessor">#define CSR_PMPCFG1_PMP5CFG_SET(x) (((uint32_t)(x) &lt;&lt; CSR_PMPCFG1_PMP5CFG_SHIFT) &amp; CSR_PMPCFG1_PMP5CFG_MASK)</span></div>
<div class="line"><a id="l01265" name="l01265"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a2e83cf0a5ffcc3e1a3f0973e71f3ddcf"> 1265</a></span><span class="preprocessor">#define CSR_PMPCFG1_PMP5CFG_GET(x) (((uint32_t)(x) &amp; CSR_PMPCFG1_PMP5CFG_MASK) &gt;&gt; CSR_PMPCFG1_PMP5CFG_SHIFT)</span></div>
<div class="line"><a id="l01266" name="l01266"></a><span class="lineno"> 1266</span> </div>
<div class="line"><a id="l01267" name="l01267"></a><span class="lineno"> 1267</span><span class="comment">/*</span></div>
<div class="line"><a id="l01268" name="l01268"></a><span class="lineno"> 1268</span><span class="comment"> * PMP4CFG (RW)</span></div>
<div class="line"><a id="l01269" name="l01269"></a><span class="lineno"> 1269</span><span class="comment"> *</span></div>
<div class="line"><a id="l01270" name="l01270"></a><span class="lineno"> 1270</span><span class="comment"> * See PMPCFG Table</span></div>
<div class="line"><a id="l01271" name="l01271"></a><span class="lineno"> 1271</span><span class="comment"> */</span></div>
<div class="line"><a id="l01272" name="l01272"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#acdaf43d12968e0317a3bf3c4f4f75f2b"> 1272</a></span><span class="preprocessor">#define CSR_PMPCFG1_PMP4CFG_MASK (0xFFU)</span></div>
<div class="line"><a id="l01273" name="l01273"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a8ca37cf71b41e2b709b026727d79d2e0"> 1273</a></span><span class="preprocessor">#define CSR_PMPCFG1_PMP4CFG_SHIFT (0U)</span></div>
<div class="line"><a id="l01274" name="l01274"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a5ba22eaa5d1d6e9673cf9a71d2d109d1"> 1274</a></span><span class="preprocessor">#define CSR_PMPCFG1_PMP4CFG_SET(x) (((uint32_t)(x) &lt;&lt; CSR_PMPCFG1_PMP4CFG_SHIFT) &amp; CSR_PMPCFG1_PMP4CFG_MASK)</span></div>
<div class="line"><a id="l01275" name="l01275"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a86937d6220a7ccc28a01b8785ef8953d"> 1275</a></span><span class="preprocessor">#define CSR_PMPCFG1_PMP4CFG_GET(x) (((uint32_t)(x) &amp; CSR_PMPCFG1_PMP4CFG_MASK) &gt;&gt; CSR_PMPCFG1_PMP4CFG_SHIFT)</span></div>
<div class="line"><a id="l01276" name="l01276"></a><span class="lineno"> 1276</span> </div>
<div class="line"><a id="l01277" name="l01277"></a><span class="lineno"> 1277</span><span class="comment">/* Bitfield definition for register: PMPCFG2 */</span></div>
<div class="line"><a id="l01278" name="l01278"></a><span class="lineno"> 1278</span><span class="comment">/*</span></div>
<div class="line"><a id="l01279" name="l01279"></a><span class="lineno"> 1279</span><span class="comment"> * PMP11CFG (RW)</span></div>
<div class="line"><a id="l01280" name="l01280"></a><span class="lineno"> 1280</span><span class="comment"> *</span></div>
<div class="line"><a id="l01281" name="l01281"></a><span class="lineno"> 1281</span><span class="comment"> * See PMPCFG Table</span></div>
<div class="line"><a id="l01282" name="l01282"></a><span class="lineno"> 1282</span><span class="comment"> */</span></div>
<div class="line"><a id="l01283" name="l01283"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a0946843b8855d1a1254e6811d81b9e6b"> 1283</a></span><span class="preprocessor">#define CSR_PMPCFG2_PMP11CFG_MASK (0xFF000000UL)</span></div>
<div class="line"><a id="l01284" name="l01284"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a22877d06aaa5c5f362fd3f3886cae428"> 1284</a></span><span class="preprocessor">#define CSR_PMPCFG2_PMP11CFG_SHIFT (24U)</span></div>
<div class="line"><a id="l01285" name="l01285"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a9bebffa43e0e0899eff33e076b355916"> 1285</a></span><span class="preprocessor">#define CSR_PMPCFG2_PMP11CFG_SET(x) (((uint32_t)(x) &lt;&lt; CSR_PMPCFG2_PMP11CFG_SHIFT) &amp; CSR_PMPCFG2_PMP11CFG_MASK)</span></div>
<div class="line"><a id="l01286" name="l01286"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a1c9552ec89045a91f11b2c6d8aae2195"> 1286</a></span><span class="preprocessor">#define CSR_PMPCFG2_PMP11CFG_GET(x) (((uint32_t)(x) &amp; CSR_PMPCFG2_PMP11CFG_MASK) &gt;&gt; CSR_PMPCFG2_PMP11CFG_SHIFT)</span></div>
<div class="line"><a id="l01287" name="l01287"></a><span class="lineno"> 1287</span> </div>
<div class="line"><a id="l01288" name="l01288"></a><span class="lineno"> 1288</span><span class="comment">/*</span></div>
<div class="line"><a id="l01289" name="l01289"></a><span class="lineno"> 1289</span><span class="comment"> * PMP10CFG (RW)</span></div>
<div class="line"><a id="l01290" name="l01290"></a><span class="lineno"> 1290</span><span class="comment"> *</span></div>
<div class="line"><a id="l01291" name="l01291"></a><span class="lineno"> 1291</span><span class="comment"> * See PMPCFG Table</span></div>
<div class="line"><a id="l01292" name="l01292"></a><span class="lineno"> 1292</span><span class="comment"> */</span></div>
<div class="line"><a id="l01293" name="l01293"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a994ec00b4c3d32464e770c73c3b41802"> 1293</a></span><span class="preprocessor">#define CSR_PMPCFG2_PMP10CFG_MASK (0xFF0000UL)</span></div>
<div class="line"><a id="l01294" name="l01294"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a5d4de15a10a9bdd7779c1064c71220e5"> 1294</a></span><span class="preprocessor">#define CSR_PMPCFG2_PMP10CFG_SHIFT (16U)</span></div>
<div class="line"><a id="l01295" name="l01295"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a22e4c51f7929865f13f9aefd7163fe61"> 1295</a></span><span class="preprocessor">#define CSR_PMPCFG2_PMP10CFG_SET(x) (((uint32_t)(x) &lt;&lt; CSR_PMPCFG2_PMP10CFG_SHIFT) &amp; CSR_PMPCFG2_PMP10CFG_MASK)</span></div>
<div class="line"><a id="l01296" name="l01296"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a277b49d3235b67af2fb126d52efb8904"> 1296</a></span><span class="preprocessor">#define CSR_PMPCFG2_PMP10CFG_GET(x) (((uint32_t)(x) &amp; CSR_PMPCFG2_PMP10CFG_MASK) &gt;&gt; CSR_PMPCFG2_PMP10CFG_SHIFT)</span></div>
<div class="line"><a id="l01297" name="l01297"></a><span class="lineno"> 1297</span> </div>
<div class="line"><a id="l01298" name="l01298"></a><span class="lineno"> 1298</span><span class="comment">/*</span></div>
<div class="line"><a id="l01299" name="l01299"></a><span class="lineno"> 1299</span><span class="comment"> * PMP9CFG (RW)</span></div>
<div class="line"><a id="l01300" name="l01300"></a><span class="lineno"> 1300</span><span class="comment"> *</span></div>
<div class="line"><a id="l01301" name="l01301"></a><span class="lineno"> 1301</span><span class="comment"> * See PMPCFG Table</span></div>
<div class="line"><a id="l01302" name="l01302"></a><span class="lineno"> 1302</span><span class="comment"> */</span></div>
<div class="line"><a id="l01303" name="l01303"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a6a46de9929bf9b214d1b131dc111cdc0"> 1303</a></span><span class="preprocessor">#define CSR_PMPCFG2_PMP9CFG_MASK (0xFF00U)</span></div>
<div class="line"><a id="l01304" name="l01304"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a8ede2383c0f2fb222de7fa4ee5d4dd92"> 1304</a></span><span class="preprocessor">#define CSR_PMPCFG2_PMP9CFG_SHIFT (8U)</span></div>
<div class="line"><a id="l01305" name="l01305"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a1dc0bb196433332939b8b8398f96dc47"> 1305</a></span><span class="preprocessor">#define CSR_PMPCFG2_PMP9CFG_SET(x) (((uint32_t)(x) &lt;&lt; CSR_PMPCFG2_PMP9CFG_SHIFT) &amp; CSR_PMPCFG2_PMP9CFG_MASK)</span></div>
<div class="line"><a id="l01306" name="l01306"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a7b4e43921119eb5b9d73dacd8f5ab282"> 1306</a></span><span class="preprocessor">#define CSR_PMPCFG2_PMP9CFG_GET(x) (((uint32_t)(x) &amp; CSR_PMPCFG2_PMP9CFG_MASK) &gt;&gt; CSR_PMPCFG2_PMP9CFG_SHIFT)</span></div>
<div class="line"><a id="l01307" name="l01307"></a><span class="lineno"> 1307</span> </div>
<div class="line"><a id="l01308" name="l01308"></a><span class="lineno"> 1308</span><span class="comment">/*</span></div>
<div class="line"><a id="l01309" name="l01309"></a><span class="lineno"> 1309</span><span class="comment"> * PMP8CFG (RW)</span></div>
<div class="line"><a id="l01310" name="l01310"></a><span class="lineno"> 1310</span><span class="comment"> *</span></div>
<div class="line"><a id="l01311" name="l01311"></a><span class="lineno"> 1311</span><span class="comment"> * See PMPCFG Table</span></div>
<div class="line"><a id="l01312" name="l01312"></a><span class="lineno"> 1312</span><span class="comment"> */</span></div>
<div class="line"><a id="l01313" name="l01313"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a8b54326315cf921f114a83f034a05238"> 1313</a></span><span class="preprocessor">#define CSR_PMPCFG2_PMP8CFG_MASK (0xFFU)</span></div>
<div class="line"><a id="l01314" name="l01314"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a2baeaefe04522060dbd65611762d58f9"> 1314</a></span><span class="preprocessor">#define CSR_PMPCFG2_PMP8CFG_SHIFT (0U)</span></div>
<div class="line"><a id="l01315" name="l01315"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a9b0288863589aa638eb998b2cd03c73f"> 1315</a></span><span class="preprocessor">#define CSR_PMPCFG2_PMP8CFG_SET(x) (((uint32_t)(x) &lt;&lt; CSR_PMPCFG2_PMP8CFG_SHIFT) &amp; CSR_PMPCFG2_PMP8CFG_MASK)</span></div>
<div class="line"><a id="l01316" name="l01316"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a2f168c55bfc911e0c18b1000db00455c"> 1316</a></span><span class="preprocessor">#define CSR_PMPCFG2_PMP8CFG_GET(x) (((uint32_t)(x) &amp; CSR_PMPCFG2_PMP8CFG_MASK) &gt;&gt; CSR_PMPCFG2_PMP8CFG_SHIFT)</span></div>
<div class="line"><a id="l01317" name="l01317"></a><span class="lineno"> 1317</span> </div>
<div class="line"><a id="l01318" name="l01318"></a><span class="lineno"> 1318</span><span class="comment">/* Bitfield definition for register: PMPCFG3 */</span></div>
<div class="line"><a id="l01319" name="l01319"></a><span class="lineno"> 1319</span><span class="comment">/*</span></div>
<div class="line"><a id="l01320" name="l01320"></a><span class="lineno"> 1320</span><span class="comment"> * PMP15CFG (RW)</span></div>
<div class="line"><a id="l01321" name="l01321"></a><span class="lineno"> 1321</span><span class="comment"> *</span></div>
<div class="line"><a id="l01322" name="l01322"></a><span class="lineno"> 1322</span><span class="comment"> * See PMPCFG Table</span></div>
<div class="line"><a id="l01323" name="l01323"></a><span class="lineno"> 1323</span><span class="comment"> */</span></div>
<div class="line"><a id="l01324" name="l01324"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a3a5115195c85dfd6756048ad55c9b8af"> 1324</a></span><span class="preprocessor">#define CSR_PMPCFG3_PMP15CFG_MASK (0xFF000000UL)</span></div>
<div class="line"><a id="l01325" name="l01325"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#aa3e7ba22d64a708ce9c7f169fc638ceb"> 1325</a></span><span class="preprocessor">#define CSR_PMPCFG3_PMP15CFG_SHIFT (24U)</span></div>
<div class="line"><a id="l01326" name="l01326"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a046deedae75606de31f9b45683a72c25"> 1326</a></span><span class="preprocessor">#define CSR_PMPCFG3_PMP15CFG_SET(x) (((uint32_t)(x) &lt;&lt; CSR_PMPCFG3_PMP15CFG_SHIFT) &amp; CSR_PMPCFG3_PMP15CFG_MASK)</span></div>
<div class="line"><a id="l01327" name="l01327"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#acc602a2b389b326185ab5f36440ae17d"> 1327</a></span><span class="preprocessor">#define CSR_PMPCFG3_PMP15CFG_GET(x) (((uint32_t)(x) &amp; CSR_PMPCFG3_PMP15CFG_MASK) &gt;&gt; CSR_PMPCFG3_PMP15CFG_SHIFT)</span></div>
<div class="line"><a id="l01328" name="l01328"></a><span class="lineno"> 1328</span> </div>
<div class="line"><a id="l01329" name="l01329"></a><span class="lineno"> 1329</span><span class="comment">/*</span></div>
<div class="line"><a id="l01330" name="l01330"></a><span class="lineno"> 1330</span><span class="comment"> * PMP14CFG (RW)</span></div>
<div class="line"><a id="l01331" name="l01331"></a><span class="lineno"> 1331</span><span class="comment"> *</span></div>
<div class="line"><a id="l01332" name="l01332"></a><span class="lineno"> 1332</span><span class="comment"> * See PMPCFG Table</span></div>
<div class="line"><a id="l01333" name="l01333"></a><span class="lineno"> 1333</span><span class="comment"> */</span></div>
<div class="line"><a id="l01334" name="l01334"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a7d971a8c0d768579c075a316a208738c"> 1334</a></span><span class="preprocessor">#define CSR_PMPCFG3_PMP14CFG_MASK (0xFF0000UL)</span></div>
<div class="line"><a id="l01335" name="l01335"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a5a2e24f28d8460781317c6b7648b7f9f"> 1335</a></span><span class="preprocessor">#define CSR_PMPCFG3_PMP14CFG_SHIFT (16U)</span></div>
<div class="line"><a id="l01336" name="l01336"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a89d9d78775b4849c97d0f3ff078d81f5"> 1336</a></span><span class="preprocessor">#define CSR_PMPCFG3_PMP14CFG_SET(x) (((uint32_t)(x) &lt;&lt; CSR_PMPCFG3_PMP14CFG_SHIFT) &amp; CSR_PMPCFG3_PMP14CFG_MASK)</span></div>
<div class="line"><a id="l01337" name="l01337"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a3b1033da70d083098b195c8c1ef6dca7"> 1337</a></span><span class="preprocessor">#define CSR_PMPCFG3_PMP14CFG_GET(x) (((uint32_t)(x) &amp; CSR_PMPCFG3_PMP14CFG_MASK) &gt;&gt; CSR_PMPCFG3_PMP14CFG_SHIFT)</span></div>
<div class="line"><a id="l01338" name="l01338"></a><span class="lineno"> 1338</span> </div>
<div class="line"><a id="l01339" name="l01339"></a><span class="lineno"> 1339</span><span class="comment">/*</span></div>
<div class="line"><a id="l01340" name="l01340"></a><span class="lineno"> 1340</span><span class="comment"> * PMP13CFG (RW)</span></div>
<div class="line"><a id="l01341" name="l01341"></a><span class="lineno"> 1341</span><span class="comment"> *</span></div>
<div class="line"><a id="l01342" name="l01342"></a><span class="lineno"> 1342</span><span class="comment"> * See PMPCFG Table</span></div>
<div class="line"><a id="l01343" name="l01343"></a><span class="lineno"> 1343</span><span class="comment"> */</span></div>
<div class="line"><a id="l01344" name="l01344"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a1f0c928b0d1b2c38d827e50e85d0f826"> 1344</a></span><span class="preprocessor">#define CSR_PMPCFG3_PMP13CFG_MASK (0xFF00U)</span></div>
<div class="line"><a id="l01345" name="l01345"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a410b799c180609627aac10c3a59bb758"> 1345</a></span><span class="preprocessor">#define CSR_PMPCFG3_PMP13CFG_SHIFT (8U)</span></div>
<div class="line"><a id="l01346" name="l01346"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a493d32a50ab5bc1aa6fc017d1e3fbb8c"> 1346</a></span><span class="preprocessor">#define CSR_PMPCFG3_PMP13CFG_SET(x) (((uint32_t)(x) &lt;&lt; CSR_PMPCFG3_PMP13CFG_SHIFT) &amp; CSR_PMPCFG3_PMP13CFG_MASK)</span></div>
<div class="line"><a id="l01347" name="l01347"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#abd7c6a8a1c9818499fdae92a51e43d5e"> 1347</a></span><span class="preprocessor">#define CSR_PMPCFG3_PMP13CFG_GET(x) (((uint32_t)(x) &amp; CSR_PMPCFG3_PMP13CFG_MASK) &gt;&gt; CSR_PMPCFG3_PMP13CFG_SHIFT)</span></div>
<div class="line"><a id="l01348" name="l01348"></a><span class="lineno"> 1348</span> </div>
<div class="line"><a id="l01349" name="l01349"></a><span class="lineno"> 1349</span><span class="comment">/*</span></div>
<div class="line"><a id="l01350" name="l01350"></a><span class="lineno"> 1350</span><span class="comment"> * PMP12CFG (RW)</span></div>
<div class="line"><a id="l01351" name="l01351"></a><span class="lineno"> 1351</span><span class="comment"> *</span></div>
<div class="line"><a id="l01352" name="l01352"></a><span class="lineno"> 1352</span><span class="comment"> * See PMPCFG Table</span></div>
<div class="line"><a id="l01353" name="l01353"></a><span class="lineno"> 1353</span><span class="comment"> */</span></div>
<div class="line"><a id="l01354" name="l01354"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a792b5c53a2485c1b339305b180485ccc"> 1354</a></span><span class="preprocessor">#define CSR_PMPCFG3_PMP12CFG_MASK (0xFFU)</span></div>
<div class="line"><a id="l01355" name="l01355"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a0de82f5fd10dd0ae08a14c98933bfe3d"> 1355</a></span><span class="preprocessor">#define CSR_PMPCFG3_PMP12CFG_SHIFT (0U)</span></div>
<div class="line"><a id="l01356" name="l01356"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a5c99d8b3acb6dcedf7891eddc5b683f9"> 1356</a></span><span class="preprocessor">#define CSR_PMPCFG3_PMP12CFG_SET(x) (((uint32_t)(x) &lt;&lt; CSR_PMPCFG3_PMP12CFG_SHIFT) &amp; CSR_PMPCFG3_PMP12CFG_MASK)</span></div>
<div class="line"><a id="l01357" name="l01357"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a47b8522be9c4ed99dfe7726971b74242"> 1357</a></span><span class="preprocessor">#define CSR_PMPCFG3_PMP12CFG_GET(x) (((uint32_t)(x) &amp; CSR_PMPCFG3_PMP12CFG_MASK) &gt;&gt; CSR_PMPCFG3_PMP12CFG_SHIFT)</span></div>
<div class="line"><a id="l01358" name="l01358"></a><span class="lineno"> 1358</span> </div>
<div class="line"><a id="l01359" name="l01359"></a><span class="lineno"> 1359</span><span class="comment">/* Bitfield definition for register array: PMPADDR */</span></div>
<div class="line"><a id="l01360" name="l01360"></a><span class="lineno"> 1360</span><span class="comment">/*</span></div>
<div class="line"><a id="l01361" name="l01361"></a><span class="lineno"> 1361</span><span class="comment"> * PMPADDR_31_2 (RW)</span></div>
<div class="line"><a id="l01362" name="l01362"></a><span class="lineno"> 1362</span><span class="comment"> *</span></div>
<div class="line"><a id="l01363" name="l01363"></a><span class="lineno"> 1363</span><span class="comment"> * Register Content :  Match Size(Byte)</span></div>
<div class="line"><a id="l01364" name="l01364"></a><span class="lineno"> 1364</span><span class="comment"> * aaaa. . . aaa0         8</span></div>
<div class="line"><a id="l01365" name="l01365"></a><span class="lineno"> 1365</span><span class="comment"> * aaaa. . . aa01         16</span></div>
<div class="line"><a id="l01366" name="l01366"></a><span class="lineno"> 1366</span><span class="comment"> * aaaa. . . a011         32</span></div>
<div class="line"><a id="l01367" name="l01367"></a><span class="lineno"> 1367</span><span class="comment"> * . . .                          . . .</span></div>
<div class="line"><a id="l01368" name="l01368"></a><span class="lineno"> 1368</span><span class="comment"> * aa01. . . 1111         2^{XLEN}</span></div>
<div class="line"><a id="l01369" name="l01369"></a><span class="lineno"> 1369</span><span class="comment"> * a011. . . 1111         2^{XLEN+1}</span></div>
<div class="line"><a id="l01370" name="l01370"></a><span class="lineno"> 1370</span><span class="comment"> * 0111. . . 1111         2^{XLEN+2}</span></div>
<div class="line"><a id="l01371" name="l01371"></a><span class="lineno"> 1371</span><span class="comment"> * 1111. . . 1111         2^{XLEN+3*1}</span></div>
<div class="line"><a id="l01372" name="l01372"></a><span class="lineno"> 1372</span><span class="comment"> */</span></div>
<div class="line"><a id="l01373" name="l01373"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a0169a4b906de2d7cdd8808026b3fef7a"> 1373</a></span><span class="preprocessor">#define CSR_PMPADDR0_PMPADDR_31_2_MASK (0xFFFFFFFCUL)</span></div>
<div class="line"><a id="l01374" name="l01374"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a75298d9f02298ea11f487c30feb43a3e"> 1374</a></span><span class="preprocessor">#define CSR_PMPADDR0_PMPADDR_31_2_SHIFT (2U)</span></div>
<div class="line"><a id="l01375" name="l01375"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a551a3d00493b18c152858f621eabd20b"> 1375</a></span><span class="preprocessor">#define CSR_PMPADDR0_PMPADDR_31_2_SET(x) (((uint32_t)(x) &lt;&lt; CSR_PMPADDR0_PMPADDR_31_2_SHIFT) &amp; CSR_PMPADDR0_PMPADDR_31_2_MASK)</span></div>
<div class="line"><a id="l01376" name="l01376"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#ab5553a3b65dc7e0a2e1e5b6c9bfba64f"> 1376</a></span><span class="preprocessor">#define CSR_PMPADDR0_PMPADDR_31_2_GET(x) (((uint32_t)(x) &amp; CSR_PMPADDR0_PMPADDR_31_2_MASK) &gt;&gt; CSR_PMPADDR0_PMPADDR_31_2_SHIFT)</span></div>
<div class="line"><a id="l01377" name="l01377"></a><span class="lineno"> 1377</span> </div>
<div class="line"><a id="l01378" name="l01378"></a><span class="lineno"> 1378</span><span class="comment">/* Bitfield definition for register array: PMPADDR */</span></div>
<div class="line"><a id="l01379" name="l01379"></a><span class="lineno"> 1379</span><span class="comment">/*</span></div>
<div class="line"><a id="l01380" name="l01380"></a><span class="lineno"> 1380</span><span class="comment"> * PMPADDR_31_2 (RW)</span></div>
<div class="line"><a id="l01381" name="l01381"></a><span class="lineno"> 1381</span><span class="comment"> *</span></div>
<div class="line"><a id="l01382" name="l01382"></a><span class="lineno"> 1382</span><span class="comment"> * same as pmpaddr0</span></div>
<div class="line"><a id="l01383" name="l01383"></a><span class="lineno"> 1383</span><span class="comment"> */</span></div>
<div class="line"><a id="l01384" name="l01384"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a3cd140b2768afdbeae473cb494d4b52b"> 1384</a></span><span class="preprocessor">#define CSR_PMPADDR1_PMPADDR_31_2_MASK (0xFFFFFFFCUL)</span></div>
<div class="line"><a id="l01385" name="l01385"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a77b11aa990c86f0a0ddea36498dd04cb"> 1385</a></span><span class="preprocessor">#define CSR_PMPADDR1_PMPADDR_31_2_SHIFT (2U)</span></div>
<div class="line"><a id="l01386" name="l01386"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#aa95bc35c6b2f8062af4a8b2ff404d490"> 1386</a></span><span class="preprocessor">#define CSR_PMPADDR1_PMPADDR_31_2_SET(x) (((uint32_t)(x) &lt;&lt; CSR_PMPADDR1_PMPADDR_31_2_SHIFT) &amp; CSR_PMPADDR1_PMPADDR_31_2_MASK)</span></div>
<div class="line"><a id="l01387" name="l01387"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a297f94689462754638917d655f2d705f"> 1387</a></span><span class="preprocessor">#define CSR_PMPADDR1_PMPADDR_31_2_GET(x) (((uint32_t)(x) &amp; CSR_PMPADDR1_PMPADDR_31_2_MASK) &gt;&gt; CSR_PMPADDR1_PMPADDR_31_2_SHIFT)</span></div>
<div class="line"><a id="l01388" name="l01388"></a><span class="lineno"> 1388</span> </div>
<div class="line"><a id="l01389" name="l01389"></a><span class="lineno"> 1389</span><span class="comment">/* Bitfield definition for register array: PMPADDR */</span></div>
<div class="line"><a id="l01390" name="l01390"></a><span class="lineno"> 1390</span><span class="comment">/*</span></div>
<div class="line"><a id="l01391" name="l01391"></a><span class="lineno"> 1391</span><span class="comment"> * PMPADDR_31_2 (RW)</span></div>
<div class="line"><a id="l01392" name="l01392"></a><span class="lineno"> 1392</span><span class="comment"> *</span></div>
<div class="line"><a id="l01393" name="l01393"></a><span class="lineno"> 1393</span><span class="comment"> * same as pmpaddr0</span></div>
<div class="line"><a id="l01394" name="l01394"></a><span class="lineno"> 1394</span><span class="comment"> */</span></div>
<div class="line"><a id="l01395" name="l01395"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a26ed02fb18c6bce1bfcc5afcf7269626"> 1395</a></span><span class="preprocessor">#define CSR_PMPADDR2_PMPADDR_31_2_MASK (0xFFFFFFFCUL)</span></div>
<div class="line"><a id="l01396" name="l01396"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a57005fceffb8f391e9719a7e172e6d0d"> 1396</a></span><span class="preprocessor">#define CSR_PMPADDR2_PMPADDR_31_2_SHIFT (2U)</span></div>
<div class="line"><a id="l01397" name="l01397"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#ac5b0975a4a59b0a7fa2f46eed082a875"> 1397</a></span><span class="preprocessor">#define CSR_PMPADDR2_PMPADDR_31_2_SET(x) (((uint32_t)(x) &lt;&lt; CSR_PMPADDR2_PMPADDR_31_2_SHIFT) &amp; CSR_PMPADDR2_PMPADDR_31_2_MASK)</span></div>
<div class="line"><a id="l01398" name="l01398"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a7e5958f5e83c1566373ea1c418b4c650"> 1398</a></span><span class="preprocessor">#define CSR_PMPADDR2_PMPADDR_31_2_GET(x) (((uint32_t)(x) &amp; CSR_PMPADDR2_PMPADDR_31_2_MASK) &gt;&gt; CSR_PMPADDR2_PMPADDR_31_2_SHIFT)</span></div>
<div class="line"><a id="l01399" name="l01399"></a><span class="lineno"> 1399</span> </div>
<div class="line"><a id="l01400" name="l01400"></a><span class="lineno"> 1400</span><span class="comment">/* Bitfield definition for register array: PMPADDR */</span></div>
<div class="line"><a id="l01401" name="l01401"></a><span class="lineno"> 1401</span><span class="comment">/*</span></div>
<div class="line"><a id="l01402" name="l01402"></a><span class="lineno"> 1402</span><span class="comment"> * PMPADDR_31_2 (RW)</span></div>
<div class="line"><a id="l01403" name="l01403"></a><span class="lineno"> 1403</span><span class="comment"> *</span></div>
<div class="line"><a id="l01404" name="l01404"></a><span class="lineno"> 1404</span><span class="comment"> * same as pmpaddr0</span></div>
<div class="line"><a id="l01405" name="l01405"></a><span class="lineno"> 1405</span><span class="comment"> */</span></div>
<div class="line"><a id="l01406" name="l01406"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a5b16ed5c0cfaf98f2525bb4ebc9d2c67"> 1406</a></span><span class="preprocessor">#define CSR_PMPADDR3_PMPADDR_31_2_MASK (0xFFFFFFFCUL)</span></div>
<div class="line"><a id="l01407" name="l01407"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a6eb6ecec0b189e1600e5fd66022c375f"> 1407</a></span><span class="preprocessor">#define CSR_PMPADDR3_PMPADDR_31_2_SHIFT (2U)</span></div>
<div class="line"><a id="l01408" name="l01408"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a31503b336131ed587be965dd6992f5cb"> 1408</a></span><span class="preprocessor">#define CSR_PMPADDR3_PMPADDR_31_2_SET(x) (((uint32_t)(x) &lt;&lt; CSR_PMPADDR3_PMPADDR_31_2_SHIFT) &amp; CSR_PMPADDR3_PMPADDR_31_2_MASK)</span></div>
<div class="line"><a id="l01409" name="l01409"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a63083954ab92e8599b954b7e88cd5fa5"> 1409</a></span><span class="preprocessor">#define CSR_PMPADDR3_PMPADDR_31_2_GET(x) (((uint32_t)(x) &amp; CSR_PMPADDR3_PMPADDR_31_2_MASK) &gt;&gt; CSR_PMPADDR3_PMPADDR_31_2_SHIFT)</span></div>
<div class="line"><a id="l01410" name="l01410"></a><span class="lineno"> 1410</span> </div>
<div class="line"><a id="l01411" name="l01411"></a><span class="lineno"> 1411</span><span class="comment">/* Bitfield definition for register array: PMPADDR */</span></div>
<div class="line"><a id="l01412" name="l01412"></a><span class="lineno"> 1412</span><span class="comment">/*</span></div>
<div class="line"><a id="l01413" name="l01413"></a><span class="lineno"> 1413</span><span class="comment"> * PMPADDR_31_2 (RW)</span></div>
<div class="line"><a id="l01414" name="l01414"></a><span class="lineno"> 1414</span><span class="comment"> *</span></div>
<div class="line"><a id="l01415" name="l01415"></a><span class="lineno"> 1415</span><span class="comment"> * same as pmpaddr0</span></div>
<div class="line"><a id="l01416" name="l01416"></a><span class="lineno"> 1416</span><span class="comment"> */</span></div>
<div class="line"><a id="l01417" name="l01417"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a25feee58ab7c5bf70e89b501c47aaf00"> 1417</a></span><span class="preprocessor">#define CSR_PMPADDR4_PMPADDR_31_2_MASK (0xFFFFFFFCUL)</span></div>
<div class="line"><a id="l01418" name="l01418"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a32916158c80e18db44f2b422e48194e7"> 1418</a></span><span class="preprocessor">#define CSR_PMPADDR4_PMPADDR_31_2_SHIFT (2U)</span></div>
<div class="line"><a id="l01419" name="l01419"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a6b3ebd563c30022d3a1ff16c1fa9662d"> 1419</a></span><span class="preprocessor">#define CSR_PMPADDR4_PMPADDR_31_2_SET(x) (((uint32_t)(x) &lt;&lt; CSR_PMPADDR4_PMPADDR_31_2_SHIFT) &amp; CSR_PMPADDR4_PMPADDR_31_2_MASK)</span></div>
<div class="line"><a id="l01420" name="l01420"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a2d68caf603b283d9c3ea26c226aff2e1"> 1420</a></span><span class="preprocessor">#define CSR_PMPADDR4_PMPADDR_31_2_GET(x) (((uint32_t)(x) &amp; CSR_PMPADDR4_PMPADDR_31_2_MASK) &gt;&gt; CSR_PMPADDR4_PMPADDR_31_2_SHIFT)</span></div>
<div class="line"><a id="l01421" name="l01421"></a><span class="lineno"> 1421</span> </div>
<div class="line"><a id="l01422" name="l01422"></a><span class="lineno"> 1422</span><span class="comment">/* Bitfield definition for register array: PMPADDR */</span></div>
<div class="line"><a id="l01423" name="l01423"></a><span class="lineno"> 1423</span><span class="comment">/*</span></div>
<div class="line"><a id="l01424" name="l01424"></a><span class="lineno"> 1424</span><span class="comment"> * PMPADDR_31_2 (RW)</span></div>
<div class="line"><a id="l01425" name="l01425"></a><span class="lineno"> 1425</span><span class="comment"> *</span></div>
<div class="line"><a id="l01426" name="l01426"></a><span class="lineno"> 1426</span><span class="comment"> * same as pmpaddr0</span></div>
<div class="line"><a id="l01427" name="l01427"></a><span class="lineno"> 1427</span><span class="comment"> */</span></div>
<div class="line"><a id="l01428" name="l01428"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a06d9e3fbd87202144281a13432742c57"> 1428</a></span><span class="preprocessor">#define CSR_PMPADDR5_PMPADDR_31_2_MASK (0xFFFFFFFCUL)</span></div>
<div class="line"><a id="l01429" name="l01429"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a0fb283d843c05b61e78dd928e06b563b"> 1429</a></span><span class="preprocessor">#define CSR_PMPADDR5_PMPADDR_31_2_SHIFT (2U)</span></div>
<div class="line"><a id="l01430" name="l01430"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a409ce5a8ff3df1bd8b6a0aae24834942"> 1430</a></span><span class="preprocessor">#define CSR_PMPADDR5_PMPADDR_31_2_SET(x) (((uint32_t)(x) &lt;&lt; CSR_PMPADDR5_PMPADDR_31_2_SHIFT) &amp; CSR_PMPADDR5_PMPADDR_31_2_MASK)</span></div>
<div class="line"><a id="l01431" name="l01431"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#abad52b4700a306f753c1c255d0626ae2"> 1431</a></span><span class="preprocessor">#define CSR_PMPADDR5_PMPADDR_31_2_GET(x) (((uint32_t)(x) &amp; CSR_PMPADDR5_PMPADDR_31_2_MASK) &gt;&gt; CSR_PMPADDR5_PMPADDR_31_2_SHIFT)</span></div>
<div class="line"><a id="l01432" name="l01432"></a><span class="lineno"> 1432</span> </div>
<div class="line"><a id="l01433" name="l01433"></a><span class="lineno"> 1433</span><span class="comment">/* Bitfield definition for register array: PMPADDR */</span></div>
<div class="line"><a id="l01434" name="l01434"></a><span class="lineno"> 1434</span><span class="comment">/*</span></div>
<div class="line"><a id="l01435" name="l01435"></a><span class="lineno"> 1435</span><span class="comment"> * PMPADDR_31_2 (RW)</span></div>
<div class="line"><a id="l01436" name="l01436"></a><span class="lineno"> 1436</span><span class="comment"> *</span></div>
<div class="line"><a id="l01437" name="l01437"></a><span class="lineno"> 1437</span><span class="comment"> * same as pmpaddr0</span></div>
<div class="line"><a id="l01438" name="l01438"></a><span class="lineno"> 1438</span><span class="comment"> */</span></div>
<div class="line"><a id="l01439" name="l01439"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#ae32583e251462ba114bef85e53fa9cce"> 1439</a></span><span class="preprocessor">#define CSR_PMPADDR6_PMPADDR_31_2_MASK (0xFFFFFFFCUL)</span></div>
<div class="line"><a id="l01440" name="l01440"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#afde423114e1af1887b6062e7ad9db785"> 1440</a></span><span class="preprocessor">#define CSR_PMPADDR6_PMPADDR_31_2_SHIFT (2U)</span></div>
<div class="line"><a id="l01441" name="l01441"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#aef05488b4b3800de2f90ab79895feb5b"> 1441</a></span><span class="preprocessor">#define CSR_PMPADDR6_PMPADDR_31_2_SET(x) (((uint32_t)(x) &lt;&lt; CSR_PMPADDR6_PMPADDR_31_2_SHIFT) &amp; CSR_PMPADDR6_PMPADDR_31_2_MASK)</span></div>
<div class="line"><a id="l01442" name="l01442"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#aa9df1c8fc5c6df796972618f9bdec63c"> 1442</a></span><span class="preprocessor">#define CSR_PMPADDR6_PMPADDR_31_2_GET(x) (((uint32_t)(x) &amp; CSR_PMPADDR6_PMPADDR_31_2_MASK) &gt;&gt; CSR_PMPADDR6_PMPADDR_31_2_SHIFT)</span></div>
<div class="line"><a id="l01443" name="l01443"></a><span class="lineno"> 1443</span> </div>
<div class="line"><a id="l01444" name="l01444"></a><span class="lineno"> 1444</span><span class="comment">/* Bitfield definition for register array: PMPADDR */</span></div>
<div class="line"><a id="l01445" name="l01445"></a><span class="lineno"> 1445</span><span class="comment">/*</span></div>
<div class="line"><a id="l01446" name="l01446"></a><span class="lineno"> 1446</span><span class="comment"> * PMPADDR_31_2 (RW)</span></div>
<div class="line"><a id="l01447" name="l01447"></a><span class="lineno"> 1447</span><span class="comment"> *</span></div>
<div class="line"><a id="l01448" name="l01448"></a><span class="lineno"> 1448</span><span class="comment"> * same as pmpaddr0</span></div>
<div class="line"><a id="l01449" name="l01449"></a><span class="lineno"> 1449</span><span class="comment"> */</span></div>
<div class="line"><a id="l01450" name="l01450"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#abd4f134aaeb3347411adf80cb3579400"> 1450</a></span><span class="preprocessor">#define CSR_PMPADDR7_PMPADDR_31_2_MASK (0xFFFFFFFCUL)</span></div>
<div class="line"><a id="l01451" name="l01451"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#aeb7e7aba46a2863548cb4e6c91162e1e"> 1451</a></span><span class="preprocessor">#define CSR_PMPADDR7_PMPADDR_31_2_SHIFT (2U)</span></div>
<div class="line"><a id="l01452" name="l01452"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#ad877b899871bab71ddad605943eadbab"> 1452</a></span><span class="preprocessor">#define CSR_PMPADDR7_PMPADDR_31_2_SET(x) (((uint32_t)(x) &lt;&lt; CSR_PMPADDR7_PMPADDR_31_2_SHIFT) &amp; CSR_PMPADDR7_PMPADDR_31_2_MASK)</span></div>
<div class="line"><a id="l01453" name="l01453"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#abc62385fc0b1a6f2f60b6d70c795574c"> 1453</a></span><span class="preprocessor">#define CSR_PMPADDR7_PMPADDR_31_2_GET(x) (((uint32_t)(x) &amp; CSR_PMPADDR7_PMPADDR_31_2_MASK) &gt;&gt; CSR_PMPADDR7_PMPADDR_31_2_SHIFT)</span></div>
<div class="line"><a id="l01454" name="l01454"></a><span class="lineno"> 1454</span> </div>
<div class="line"><a id="l01455" name="l01455"></a><span class="lineno"> 1455</span><span class="comment">/* Bitfield definition for register array: PMPADDR */</span></div>
<div class="line"><a id="l01456" name="l01456"></a><span class="lineno"> 1456</span><span class="comment">/*</span></div>
<div class="line"><a id="l01457" name="l01457"></a><span class="lineno"> 1457</span><span class="comment"> * PMPADDR_31_2 (RW)</span></div>
<div class="line"><a id="l01458" name="l01458"></a><span class="lineno"> 1458</span><span class="comment"> *</span></div>
<div class="line"><a id="l01459" name="l01459"></a><span class="lineno"> 1459</span><span class="comment"> * same as pmpaddr0</span></div>
<div class="line"><a id="l01460" name="l01460"></a><span class="lineno"> 1460</span><span class="comment"> */</span></div>
<div class="line"><a id="l01461" name="l01461"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#acd129bb2f762970b48fbd616ac943230"> 1461</a></span><span class="preprocessor">#define CSR_PMPADDR8_PMPADDR_31_2_MASK (0xFFFFFFFCUL)</span></div>
<div class="line"><a id="l01462" name="l01462"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a6a28c40b738c1c14ebcbbb98be043b40"> 1462</a></span><span class="preprocessor">#define CSR_PMPADDR8_PMPADDR_31_2_SHIFT (2U)</span></div>
<div class="line"><a id="l01463" name="l01463"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#add412c7a5e7b33638efbfaa21f48cbc9"> 1463</a></span><span class="preprocessor">#define CSR_PMPADDR8_PMPADDR_31_2_SET(x) (((uint32_t)(x) &lt;&lt; CSR_PMPADDR8_PMPADDR_31_2_SHIFT) &amp; CSR_PMPADDR8_PMPADDR_31_2_MASK)</span></div>
<div class="line"><a id="l01464" name="l01464"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#af821b4963a19a22b8e2cb7fc16918ee5"> 1464</a></span><span class="preprocessor">#define CSR_PMPADDR8_PMPADDR_31_2_GET(x) (((uint32_t)(x) &amp; CSR_PMPADDR8_PMPADDR_31_2_MASK) &gt;&gt; CSR_PMPADDR8_PMPADDR_31_2_SHIFT)</span></div>
<div class="line"><a id="l01465" name="l01465"></a><span class="lineno"> 1465</span> </div>
<div class="line"><a id="l01466" name="l01466"></a><span class="lineno"> 1466</span><span class="comment">/* Bitfield definition for register array: PMPADDR */</span></div>
<div class="line"><a id="l01467" name="l01467"></a><span class="lineno"> 1467</span><span class="comment">/*</span></div>
<div class="line"><a id="l01468" name="l01468"></a><span class="lineno"> 1468</span><span class="comment"> * PMPADDR_31_2 (RW)</span></div>
<div class="line"><a id="l01469" name="l01469"></a><span class="lineno"> 1469</span><span class="comment"> *</span></div>
<div class="line"><a id="l01470" name="l01470"></a><span class="lineno"> 1470</span><span class="comment"> * same as pmpaddr0</span></div>
<div class="line"><a id="l01471" name="l01471"></a><span class="lineno"> 1471</span><span class="comment"> */</span></div>
<div class="line"><a id="l01472" name="l01472"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a55590fe247fac824582c6f8cd3fa1552"> 1472</a></span><span class="preprocessor">#define CSR_PMPADDR9_PMPADDR_31_2_MASK (0xFFFFFFFCUL)</span></div>
<div class="line"><a id="l01473" name="l01473"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#af976d9e0177ebe31d38d38bf91b7c1ae"> 1473</a></span><span class="preprocessor">#define CSR_PMPADDR9_PMPADDR_31_2_SHIFT (2U)</span></div>
<div class="line"><a id="l01474" name="l01474"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#aa4e814bc8ebb2646a0ba692f6ae4bcd0"> 1474</a></span><span class="preprocessor">#define CSR_PMPADDR9_PMPADDR_31_2_SET(x) (((uint32_t)(x) &lt;&lt; CSR_PMPADDR9_PMPADDR_31_2_SHIFT) &amp; CSR_PMPADDR9_PMPADDR_31_2_MASK)</span></div>
<div class="line"><a id="l01475" name="l01475"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a0abd55c016898dadcce53466aa7e24b0"> 1475</a></span><span class="preprocessor">#define CSR_PMPADDR9_PMPADDR_31_2_GET(x) (((uint32_t)(x) &amp; CSR_PMPADDR9_PMPADDR_31_2_MASK) &gt;&gt; CSR_PMPADDR9_PMPADDR_31_2_SHIFT)</span></div>
<div class="line"><a id="l01476" name="l01476"></a><span class="lineno"> 1476</span> </div>
<div class="line"><a id="l01477" name="l01477"></a><span class="lineno"> 1477</span><span class="comment">/* Bitfield definition for register array: PMPADDR */</span></div>
<div class="line"><a id="l01478" name="l01478"></a><span class="lineno"> 1478</span><span class="comment">/*</span></div>
<div class="line"><a id="l01479" name="l01479"></a><span class="lineno"> 1479</span><span class="comment"> * PMPADDR_31_2 (RW)</span></div>
<div class="line"><a id="l01480" name="l01480"></a><span class="lineno"> 1480</span><span class="comment"> *</span></div>
<div class="line"><a id="l01481" name="l01481"></a><span class="lineno"> 1481</span><span class="comment"> * same as pmpaddr0</span></div>
<div class="line"><a id="l01482" name="l01482"></a><span class="lineno"> 1482</span><span class="comment"> */</span></div>
<div class="line"><a id="l01483" name="l01483"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a1426d47c667548075e7c340713b7fd26"> 1483</a></span><span class="preprocessor">#define CSR_PMPADDR10_PMPADDR_31_2_MASK (0xFFFFFFFCUL)</span></div>
<div class="line"><a id="l01484" name="l01484"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a7516e68c39c9f174a55cd42ede870a63"> 1484</a></span><span class="preprocessor">#define CSR_PMPADDR10_PMPADDR_31_2_SHIFT (2U)</span></div>
<div class="line"><a id="l01485" name="l01485"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#aff9038b89472b0702ed8a822717d9036"> 1485</a></span><span class="preprocessor">#define CSR_PMPADDR10_PMPADDR_31_2_SET(x) (((uint32_t)(x) &lt;&lt; CSR_PMPADDR10_PMPADDR_31_2_SHIFT) &amp; CSR_PMPADDR10_PMPADDR_31_2_MASK)</span></div>
<div class="line"><a id="l01486" name="l01486"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a0c2600d5f6f569431a26fa2bb6cf9496"> 1486</a></span><span class="preprocessor">#define CSR_PMPADDR10_PMPADDR_31_2_GET(x) (((uint32_t)(x) &amp; CSR_PMPADDR10_PMPADDR_31_2_MASK) &gt;&gt; CSR_PMPADDR10_PMPADDR_31_2_SHIFT)</span></div>
<div class="line"><a id="l01487" name="l01487"></a><span class="lineno"> 1487</span> </div>
<div class="line"><a id="l01488" name="l01488"></a><span class="lineno"> 1488</span><span class="comment">/* Bitfield definition for register array: PMPADDR */</span></div>
<div class="line"><a id="l01489" name="l01489"></a><span class="lineno"> 1489</span><span class="comment">/*</span></div>
<div class="line"><a id="l01490" name="l01490"></a><span class="lineno"> 1490</span><span class="comment"> * PMPADDR_31_2 (RW)</span></div>
<div class="line"><a id="l01491" name="l01491"></a><span class="lineno"> 1491</span><span class="comment"> *</span></div>
<div class="line"><a id="l01492" name="l01492"></a><span class="lineno"> 1492</span><span class="comment"> * same as pmpaddr0</span></div>
<div class="line"><a id="l01493" name="l01493"></a><span class="lineno"> 1493</span><span class="comment"> */</span></div>
<div class="line"><a id="l01494" name="l01494"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#acdb20a07401cc78203d0936f189c01b5"> 1494</a></span><span class="preprocessor">#define CSR_PMPADDR11_PMPADDR_31_2_MASK (0xFFFFFFFCUL)</span></div>
<div class="line"><a id="l01495" name="l01495"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#ae73b8a8e4ef522836dd98f8323886120"> 1495</a></span><span class="preprocessor">#define CSR_PMPADDR11_PMPADDR_31_2_SHIFT (2U)</span></div>
<div class="line"><a id="l01496" name="l01496"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a63bb31ac761e7bf633c8c85fb3d6b0d2"> 1496</a></span><span class="preprocessor">#define CSR_PMPADDR11_PMPADDR_31_2_SET(x) (((uint32_t)(x) &lt;&lt; CSR_PMPADDR11_PMPADDR_31_2_SHIFT) &amp; CSR_PMPADDR11_PMPADDR_31_2_MASK)</span></div>
<div class="line"><a id="l01497" name="l01497"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a40c92830afe95e6dfb3f3d95c41fcad9"> 1497</a></span><span class="preprocessor">#define CSR_PMPADDR11_PMPADDR_31_2_GET(x) (((uint32_t)(x) &amp; CSR_PMPADDR11_PMPADDR_31_2_MASK) &gt;&gt; CSR_PMPADDR11_PMPADDR_31_2_SHIFT)</span></div>
<div class="line"><a id="l01498" name="l01498"></a><span class="lineno"> 1498</span> </div>
<div class="line"><a id="l01499" name="l01499"></a><span class="lineno"> 1499</span><span class="comment">/* Bitfield definition for register array: PMPADDR */</span></div>
<div class="line"><a id="l01500" name="l01500"></a><span class="lineno"> 1500</span><span class="comment">/*</span></div>
<div class="line"><a id="l01501" name="l01501"></a><span class="lineno"> 1501</span><span class="comment"> * PMPADDR_31_2 (RW)</span></div>
<div class="line"><a id="l01502" name="l01502"></a><span class="lineno"> 1502</span><span class="comment"> *</span></div>
<div class="line"><a id="l01503" name="l01503"></a><span class="lineno"> 1503</span><span class="comment"> * same as pmpaddr0</span></div>
<div class="line"><a id="l01504" name="l01504"></a><span class="lineno"> 1504</span><span class="comment"> */</span></div>
<div class="line"><a id="l01505" name="l01505"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a57eb8cca1b90b5b15105754f886da527"> 1505</a></span><span class="preprocessor">#define CSR_PMPADDR12_PMPADDR_31_2_MASK (0xFFFFFFFCUL)</span></div>
<div class="line"><a id="l01506" name="l01506"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#afd4a1aa1378126272e5d93d4bfed2428"> 1506</a></span><span class="preprocessor">#define CSR_PMPADDR12_PMPADDR_31_2_SHIFT (2U)</span></div>
<div class="line"><a id="l01507" name="l01507"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#ada64a6c55e6d379f4ccbaa2bb4b6e1d3"> 1507</a></span><span class="preprocessor">#define CSR_PMPADDR12_PMPADDR_31_2_SET(x) (((uint32_t)(x) &lt;&lt; CSR_PMPADDR12_PMPADDR_31_2_SHIFT) &amp; CSR_PMPADDR12_PMPADDR_31_2_MASK)</span></div>
<div class="line"><a id="l01508" name="l01508"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#ab752df38cd388fd29b833b09835236c5"> 1508</a></span><span class="preprocessor">#define CSR_PMPADDR12_PMPADDR_31_2_GET(x) (((uint32_t)(x) &amp; CSR_PMPADDR12_PMPADDR_31_2_MASK) &gt;&gt; CSR_PMPADDR12_PMPADDR_31_2_SHIFT)</span></div>
<div class="line"><a id="l01509" name="l01509"></a><span class="lineno"> 1509</span> </div>
<div class="line"><a id="l01510" name="l01510"></a><span class="lineno"> 1510</span><span class="comment">/* Bitfield definition for register array: PMPADDR */</span></div>
<div class="line"><a id="l01511" name="l01511"></a><span class="lineno"> 1511</span><span class="comment">/*</span></div>
<div class="line"><a id="l01512" name="l01512"></a><span class="lineno"> 1512</span><span class="comment"> * PMPADDR_31_2 (RW)</span></div>
<div class="line"><a id="l01513" name="l01513"></a><span class="lineno"> 1513</span><span class="comment"> *</span></div>
<div class="line"><a id="l01514" name="l01514"></a><span class="lineno"> 1514</span><span class="comment"> * same as pmpaddr0</span></div>
<div class="line"><a id="l01515" name="l01515"></a><span class="lineno"> 1515</span><span class="comment"> */</span></div>
<div class="line"><a id="l01516" name="l01516"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a72d405d8aad0596b8c4b42f173b1be52"> 1516</a></span><span class="preprocessor">#define CSR_PMPADDR13_PMPADDR_31_2_MASK (0xFFFFFFFCUL)</span></div>
<div class="line"><a id="l01517" name="l01517"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#abd30c715829b8274ce58a962c0155eef"> 1517</a></span><span class="preprocessor">#define CSR_PMPADDR13_PMPADDR_31_2_SHIFT (2U)</span></div>
<div class="line"><a id="l01518" name="l01518"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a20ca99a4c55d35184967df31d48b9fc9"> 1518</a></span><span class="preprocessor">#define CSR_PMPADDR13_PMPADDR_31_2_SET(x) (((uint32_t)(x) &lt;&lt; CSR_PMPADDR13_PMPADDR_31_2_SHIFT) &amp; CSR_PMPADDR13_PMPADDR_31_2_MASK)</span></div>
<div class="line"><a id="l01519" name="l01519"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a9f91d800d0363d7eac771cd1f938520e"> 1519</a></span><span class="preprocessor">#define CSR_PMPADDR13_PMPADDR_31_2_GET(x) (((uint32_t)(x) &amp; CSR_PMPADDR13_PMPADDR_31_2_MASK) &gt;&gt; CSR_PMPADDR13_PMPADDR_31_2_SHIFT)</span></div>
<div class="line"><a id="l01520" name="l01520"></a><span class="lineno"> 1520</span> </div>
<div class="line"><a id="l01521" name="l01521"></a><span class="lineno"> 1521</span><span class="comment">/* Bitfield definition for register array: PMPADDR */</span></div>
<div class="line"><a id="l01522" name="l01522"></a><span class="lineno"> 1522</span><span class="comment">/*</span></div>
<div class="line"><a id="l01523" name="l01523"></a><span class="lineno"> 1523</span><span class="comment"> * PMPADDR_31_2 (RW)</span></div>
<div class="line"><a id="l01524" name="l01524"></a><span class="lineno"> 1524</span><span class="comment"> *</span></div>
<div class="line"><a id="l01525" name="l01525"></a><span class="lineno"> 1525</span><span class="comment"> * same as pmpaddr0</span></div>
<div class="line"><a id="l01526" name="l01526"></a><span class="lineno"> 1526</span><span class="comment"> */</span></div>
<div class="line"><a id="l01527" name="l01527"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a8b8234a17aa1623701d0cf9d48e300eb"> 1527</a></span><span class="preprocessor">#define CSR_PMPADDR14_PMPADDR_31_2_MASK (0xFFFFFFFCUL)</span></div>
<div class="line"><a id="l01528" name="l01528"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a20881b3f33ccf0b62dff931f2d76d536"> 1528</a></span><span class="preprocessor">#define CSR_PMPADDR14_PMPADDR_31_2_SHIFT (2U)</span></div>
<div class="line"><a id="l01529" name="l01529"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#ae63cfcaabfa00233d480ef282c4830ff"> 1529</a></span><span class="preprocessor">#define CSR_PMPADDR14_PMPADDR_31_2_SET(x) (((uint32_t)(x) &lt;&lt; CSR_PMPADDR14_PMPADDR_31_2_SHIFT) &amp; CSR_PMPADDR14_PMPADDR_31_2_MASK)</span></div>
<div class="line"><a id="l01530" name="l01530"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a39652d56cd1e1eaa960dc7ab23048c65"> 1530</a></span><span class="preprocessor">#define CSR_PMPADDR14_PMPADDR_31_2_GET(x) (((uint32_t)(x) &amp; CSR_PMPADDR14_PMPADDR_31_2_MASK) &gt;&gt; CSR_PMPADDR14_PMPADDR_31_2_SHIFT)</span></div>
<div class="line"><a id="l01531" name="l01531"></a><span class="lineno"> 1531</span> </div>
<div class="line"><a id="l01532" name="l01532"></a><span class="lineno"> 1532</span><span class="comment">/* Bitfield definition for register array: PMPADDR */</span></div>
<div class="line"><a id="l01533" name="l01533"></a><span class="lineno"> 1533</span><span class="comment">/*</span></div>
<div class="line"><a id="l01534" name="l01534"></a><span class="lineno"> 1534</span><span class="comment"> * PMPADDR_31_2 (RW)</span></div>
<div class="line"><a id="l01535" name="l01535"></a><span class="lineno"> 1535</span><span class="comment"> *</span></div>
<div class="line"><a id="l01536" name="l01536"></a><span class="lineno"> 1536</span><span class="comment"> * same as pmpaddr0</span></div>
<div class="line"><a id="l01537" name="l01537"></a><span class="lineno"> 1537</span><span class="comment"> */</span></div>
<div class="line"><a id="l01538" name="l01538"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a985a373ee44113b4e484f7225e3e9535"> 1538</a></span><span class="preprocessor">#define CSR_PMPADDR15_PMPADDR_31_2_MASK (0xFFFFFFFCUL)</span></div>
<div class="line"><a id="l01539" name="l01539"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a30d2c19e1e9b847f67928b30eb4376fa"> 1539</a></span><span class="preprocessor">#define CSR_PMPADDR15_PMPADDR_31_2_SHIFT (2U)</span></div>
<div class="line"><a id="l01540" name="l01540"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a8da3b30a7bb53539b039e1ed582defad"> 1540</a></span><span class="preprocessor">#define CSR_PMPADDR15_PMPADDR_31_2_SET(x) (((uint32_t)(x) &lt;&lt; CSR_PMPADDR15_PMPADDR_31_2_SHIFT) &amp; CSR_PMPADDR15_PMPADDR_31_2_MASK)</span></div>
<div class="line"><a id="l01541" name="l01541"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a51c2d64ad2902b403d524d4e69c883e1"> 1541</a></span><span class="preprocessor">#define CSR_PMPADDR15_PMPADDR_31_2_GET(x) (((uint32_t)(x) &amp; CSR_PMPADDR15_PMPADDR_31_2_MASK) &gt;&gt; CSR_PMPADDR15_PMPADDR_31_2_SHIFT)</span></div>
<div class="line"><a id="l01542" name="l01542"></a><span class="lineno"> 1542</span> </div>
<div class="line"><a id="l01543" name="l01543"></a><span class="lineno"> 1543</span><span class="comment">/* Bitfield definition for register: TSELECT */</span></div>
<div class="line"><a id="l01544" name="l01544"></a><span class="lineno"> 1544</span><span class="comment">/*</span></div>
<div class="line"><a id="l01545" name="l01545"></a><span class="lineno"> 1545</span><span class="comment"> * TRIGGER_INDEX (RW)</span></div>
<div class="line"><a id="l01546" name="l01546"></a><span class="lineno"> 1546</span><span class="comment"> *</span></div>
<div class="line"><a id="l01547" name="l01547"></a><span class="lineno"> 1547</span><span class="comment"> * This register determines which trigger is accessible through other trigger registers.</span></div>
<div class="line"><a id="l01548" name="l01548"></a><span class="lineno"> 1548</span><span class="comment"> */</span></div>
<div class="line"><a id="l01549" name="l01549"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#ae4c2c290a23f8796dac5a5e49d3505db"> 1549</a></span><span class="preprocessor">#define CSR_TSELECT_TRIGGER_INDEX_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l01550" name="l01550"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#ab94965d1bbd815ee6cfe1f15e286186c"> 1550</a></span><span class="preprocessor">#define CSR_TSELECT_TRIGGER_INDEX_SHIFT (0U)</span></div>
<div class="line"><a id="l01551" name="l01551"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a885468c5d6c8a4ab243a72489417d9e9"> 1551</a></span><span class="preprocessor">#define CSR_TSELECT_TRIGGER_INDEX_SET(x) (((uint32_t)(x) &lt;&lt; CSR_TSELECT_TRIGGER_INDEX_SHIFT) &amp; CSR_TSELECT_TRIGGER_INDEX_MASK)</span></div>
<div class="line"><a id="l01552" name="l01552"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#af5a3816f7661934185cf7aa45b22d354"> 1552</a></span><span class="preprocessor">#define CSR_TSELECT_TRIGGER_INDEX_GET(x) (((uint32_t)(x) &amp; CSR_TSELECT_TRIGGER_INDEX_MASK) &gt;&gt; CSR_TSELECT_TRIGGER_INDEX_SHIFT)</span></div>
<div class="line"><a id="l01553" name="l01553"></a><span class="lineno"> 1553</span> </div>
<div class="line"><a id="l01554" name="l01554"></a><span class="lineno"> 1554</span><span class="comment">/* Bitfield definition for register: TDATA1 */</span></div>
<div class="line"><a id="l01555" name="l01555"></a><span class="lineno"> 1555</span><span class="comment">/*</span></div>
<div class="line"><a id="l01556" name="l01556"></a><span class="lineno"> 1556</span><span class="comment"> * TYPE (RW)</span></div>
<div class="line"><a id="l01557" name="l01557"></a><span class="lineno"> 1557</span><span class="comment"> *</span></div>
<div class="line"><a id="l01558" name="l01558"></a><span class="lineno"> 1558</span><span class="comment"> * Indicates the trigger type.</span></div>
<div class="line"><a id="l01559" name="l01559"></a><span class="lineno"> 1559</span><span class="comment"> * 0:The selected trigger is invalid.</span></div>
<div class="line"><a id="l01560" name="l01560"></a><span class="lineno"> 1560</span><span class="comment"> * 2:The selected trigger is an address/data match trigger.</span></div>
<div class="line"><a id="l01561" name="l01561"></a><span class="lineno"> 1561</span><span class="comment"> * 3:The selected trigger is an instruction count trigger</span></div>
<div class="line"><a id="l01562" name="l01562"></a><span class="lineno"> 1562</span><span class="comment"> * 4:The selected trigger is an interrupt trigger.</span></div>
<div class="line"><a id="l01563" name="l01563"></a><span class="lineno"> 1563</span><span class="comment"> * 5:The selected trigger is an exception trigger.</span></div>
<div class="line"><a id="l01564" name="l01564"></a><span class="lineno"> 1564</span><span class="comment"> */</span></div>
<div class="line"><a id="l01565" name="l01565"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a0840b141c03cad6d402352b5e7ae3e9a"> 1565</a></span><span class="preprocessor">#define CSR_TDATA1_TYPE_MASK (0xF0000000UL)</span></div>
<div class="line"><a id="l01566" name="l01566"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a7795f46bfdf52dd598bf1bea79d34d3b"> 1566</a></span><span class="preprocessor">#define CSR_TDATA1_TYPE_SHIFT (28U)</span></div>
<div class="line"><a id="l01567" name="l01567"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a4a54370d6bd1f7fa9bb71eee9211f120"> 1567</a></span><span class="preprocessor">#define CSR_TDATA1_TYPE_SET(x) (((uint32_t)(x) &lt;&lt; CSR_TDATA1_TYPE_SHIFT) &amp; CSR_TDATA1_TYPE_MASK)</span></div>
<div class="line"><a id="l01568" name="l01568"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#aeceb96ee000eea0992ff80599d6a1155"> 1568</a></span><span class="preprocessor">#define CSR_TDATA1_TYPE_GET(x) (((uint32_t)(x) &amp; CSR_TDATA1_TYPE_MASK) &gt;&gt; CSR_TDATA1_TYPE_SHIFT)</span></div>
<div class="line"><a id="l01569" name="l01569"></a><span class="lineno"> 1569</span> </div>
<div class="line"><a id="l01570" name="l01570"></a><span class="lineno"> 1570</span><span class="comment">/*</span></div>
<div class="line"><a id="l01571" name="l01571"></a><span class="lineno"> 1571</span><span class="comment"> * DMODE (RW)</span></div>
<div class="line"><a id="l01572" name="l01572"></a><span class="lineno"> 1572</span><span class="comment"> *</span></div>
<div class="line"><a id="l01573" name="l01573"></a><span class="lineno"> 1573</span><span class="comment"> * Setting this field to indicate the trigger is used by Debug Mode.</span></div>
<div class="line"><a id="l01574" name="l01574"></a><span class="lineno"> 1574</span><span class="comment"> * 0:Both Debug-mode and M-mode can write the currently selected trigger registers.</span></div>
<div class="line"><a id="l01575" name="l01575"></a><span class="lineno"> 1575</span><span class="comment"> * 1:Only Debug Mode can write the currently selected trigger registers. Writes from M-mode is ignored.</span></div>
<div class="line"><a id="l01576" name="l01576"></a><span class="lineno"> 1576</span><span class="comment"> */</span></div>
<div class="line"><a id="l01577" name="l01577"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#af02a9abcd9dc48dfdcfb1187784a0750"> 1577</a></span><span class="preprocessor">#define CSR_TDATA1_DMODE_MASK (0x8000000UL)</span></div>
<div class="line"><a id="l01578" name="l01578"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a402f251cdf0ad64f3c6e1aaa5509cb97"> 1578</a></span><span class="preprocessor">#define CSR_TDATA1_DMODE_SHIFT (27U)</span></div>
<div class="line"><a id="l01579" name="l01579"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#acee939bf6a1cf305fc4af2c4b86f7311"> 1579</a></span><span class="preprocessor">#define CSR_TDATA1_DMODE_SET(x) (((uint32_t)(x) &lt;&lt; CSR_TDATA1_DMODE_SHIFT) &amp; CSR_TDATA1_DMODE_MASK)</span></div>
<div class="line"><a id="l01580" name="l01580"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#adca1e1da60c04af9cd2b8ae26d7cb7ff"> 1580</a></span><span class="preprocessor">#define CSR_TDATA1_DMODE_GET(x) (((uint32_t)(x) &amp; CSR_TDATA1_DMODE_MASK) &gt;&gt; CSR_TDATA1_DMODE_SHIFT)</span></div>
<div class="line"><a id="l01581" name="l01581"></a><span class="lineno"> 1581</span> </div>
<div class="line"><a id="l01582" name="l01582"></a><span class="lineno"> 1582</span><span class="comment">/*</span></div>
<div class="line"><a id="l01583" name="l01583"></a><span class="lineno"> 1583</span><span class="comment"> * DATA (RW)</span></div>
<div class="line"><a id="l01584" name="l01584"></a><span class="lineno"> 1584</span><span class="comment"> *</span></div>
<div class="line"><a id="l01585" name="l01585"></a><span class="lineno"> 1585</span><span class="comment"> * Trigger-specific data</span></div>
<div class="line"><a id="l01586" name="l01586"></a><span class="lineno"> 1586</span><span class="comment"> */</span></div>
<div class="line"><a id="l01587" name="l01587"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#ae8f4c48c2897107996589e18878d0cca"> 1587</a></span><span class="preprocessor">#define CSR_TDATA1_DATA_MASK (0x7FFFFFFUL)</span></div>
<div class="line"><a id="l01588" name="l01588"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a892c67cc3a6b1cbab7a2b9a8c5b0f4c8"> 1588</a></span><span class="preprocessor">#define CSR_TDATA1_DATA_SHIFT (0U)</span></div>
<div class="line"><a id="l01589" name="l01589"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#aa57f14e8395ea39495afccdf012e92f8"> 1589</a></span><span class="preprocessor">#define CSR_TDATA1_DATA_SET(x) (((uint32_t)(x) &lt;&lt; CSR_TDATA1_DATA_SHIFT) &amp; CSR_TDATA1_DATA_MASK)</span></div>
<div class="line"><a id="l01590" name="l01590"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a2452cd75e3a048b9793ea760fb339de0"> 1590</a></span><span class="preprocessor">#define CSR_TDATA1_DATA_GET(x) (((uint32_t)(x) &amp; CSR_TDATA1_DATA_MASK) &gt;&gt; CSR_TDATA1_DATA_SHIFT)</span></div>
<div class="line"><a id="l01591" name="l01591"></a><span class="lineno"> 1591</span> </div>
<div class="line"><a id="l01592" name="l01592"></a><span class="lineno"> 1592</span><span class="comment">/* Bitfield definition for register: MCONTROL */</span></div>
<div class="line"><a id="l01593" name="l01593"></a><span class="lineno"> 1593</span><span class="comment">/*</span></div>
<div class="line"><a id="l01594" name="l01594"></a><span class="lineno"> 1594</span><span class="comment"> * TYPE (RW)</span></div>
<div class="line"><a id="l01595" name="l01595"></a><span class="lineno"> 1595</span><span class="comment"> *</span></div>
<div class="line"><a id="l01596" name="l01596"></a><span class="lineno"> 1596</span><span class="comment"> * Indicates the trigger type.</span></div>
<div class="line"><a id="l01597" name="l01597"></a><span class="lineno"> 1597</span><span class="comment"> * 0:The selected trigger is invalid.</span></div>
<div class="line"><a id="l01598" name="l01598"></a><span class="lineno"> 1598</span><span class="comment"> * 2:The selected trigger is an address/data match trigger.</span></div>
<div class="line"><a id="l01599" name="l01599"></a><span class="lineno"> 1599</span><span class="comment"> */</span></div>
<div class="line"><a id="l01600" name="l01600"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a269a5696b1b1c9c6cf1ac6d753f1cc8c"> 1600</a></span><span class="preprocessor">#define CSR_MCONTROL_TYPE_MASK (0xF0000000UL)</span></div>
<div class="line"><a id="l01601" name="l01601"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a6cd2bc2bd41d9c60341555f6b1cc94d4"> 1601</a></span><span class="preprocessor">#define CSR_MCONTROL_TYPE_SHIFT (28U)</span></div>
<div class="line"><a id="l01602" name="l01602"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a29ba48f37d0cfc926bae00b4ec40788f"> 1602</a></span><span class="preprocessor">#define CSR_MCONTROL_TYPE_SET(x) (((uint32_t)(x) &lt;&lt; CSR_MCONTROL_TYPE_SHIFT) &amp; CSR_MCONTROL_TYPE_MASK)</span></div>
<div class="line"><a id="l01603" name="l01603"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#ad73c86106ec02f0adf4a25f1fca823c2"> 1603</a></span><span class="preprocessor">#define CSR_MCONTROL_TYPE_GET(x) (((uint32_t)(x) &amp; CSR_MCONTROL_TYPE_MASK) &gt;&gt; CSR_MCONTROL_TYPE_SHIFT)</span></div>
<div class="line"><a id="l01604" name="l01604"></a><span class="lineno"> 1604</span> </div>
<div class="line"><a id="l01605" name="l01605"></a><span class="lineno"> 1605</span><span class="comment">/*</span></div>
<div class="line"><a id="l01606" name="l01606"></a><span class="lineno"> 1606</span><span class="comment"> * DMODE (RW)</span></div>
<div class="line"><a id="l01607" name="l01607"></a><span class="lineno"> 1607</span><span class="comment"> *</span></div>
<div class="line"><a id="l01608" name="l01608"></a><span class="lineno"> 1608</span><span class="comment"> * Setting this field to indicate the trigger is used by Debug Mode.</span></div>
<div class="line"><a id="l01609" name="l01609"></a><span class="lineno"> 1609</span><span class="comment"> * 0:Both Debug-mode and M-mode can write the currently selected trigger registers</span></div>
<div class="line"><a id="l01610" name="l01610"></a><span class="lineno"> 1610</span><span class="comment"> * 1:Only Debug Mode can write the currently selected trigger registers. Writes from M-mode is ignored.</span></div>
<div class="line"><a id="l01611" name="l01611"></a><span class="lineno"> 1611</span><span class="comment"> */</span></div>
<div class="line"><a id="l01612" name="l01612"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a443e0c16a81ed4b71e53ca9c21cff962"> 1612</a></span><span class="preprocessor">#define CSR_MCONTROL_DMODE_MASK (0x8000000UL)</span></div>
<div class="line"><a id="l01613" name="l01613"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a240ed1804bd29d52d42287b40267a853"> 1613</a></span><span class="preprocessor">#define CSR_MCONTROL_DMODE_SHIFT (27U)</span></div>
<div class="line"><a id="l01614" name="l01614"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a401b715ac78ae6cc3a2d0bf167c5abfc"> 1614</a></span><span class="preprocessor">#define CSR_MCONTROL_DMODE_SET(x) (((uint32_t)(x) &lt;&lt; CSR_MCONTROL_DMODE_SHIFT) &amp; CSR_MCONTROL_DMODE_MASK)</span></div>
<div class="line"><a id="l01615" name="l01615"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a67a267acab13fc4ffc7127c992ffec91"> 1615</a></span><span class="preprocessor">#define CSR_MCONTROL_DMODE_GET(x) (((uint32_t)(x) &amp; CSR_MCONTROL_DMODE_MASK) &gt;&gt; CSR_MCONTROL_DMODE_SHIFT)</span></div>
<div class="line"><a id="l01616" name="l01616"></a><span class="lineno"> 1616</span> </div>
<div class="line"><a id="l01617" name="l01617"></a><span class="lineno"> 1617</span><span class="comment">/*</span></div>
<div class="line"><a id="l01618" name="l01618"></a><span class="lineno"> 1618</span><span class="comment"> * MASKMAX (RO)</span></div>
<div class="line"><a id="l01619" name="l01619"></a><span class="lineno"> 1619</span><span class="comment"> *</span></div>
<div class="line"><a id="l01620" name="l01620"></a><span class="lineno"> 1620</span><span class="comment"> * Indicates the largest naturally aligned range supported by the hardware is 212 bytes.</span></div>
<div class="line"><a id="l01621" name="l01621"></a><span class="lineno"> 1621</span><span class="comment"> */</span></div>
<div class="line"><a id="l01622" name="l01622"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a4b048b00bdec1ecee3fb72df4c30f815"> 1622</a></span><span class="preprocessor">#define CSR_MCONTROL_MASKMAX_MASK (0x7E00000UL)</span></div>
<div class="line"><a id="l01623" name="l01623"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a25438023cfb5e82a7e14214988536389"> 1623</a></span><span class="preprocessor">#define CSR_MCONTROL_MASKMAX_SHIFT (21U)</span></div>
<div class="line"><a id="l01624" name="l01624"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#ad9391d0982da5e6b66a4f4a692bcb49c"> 1624</a></span><span class="preprocessor">#define CSR_MCONTROL_MASKMAX_GET(x) (((uint32_t)(x) &amp; CSR_MCONTROL_MASKMAX_MASK) &gt;&gt; CSR_MCONTROL_MASKMAX_SHIFT)</span></div>
<div class="line"><a id="l01625" name="l01625"></a><span class="lineno"> 1625</span> </div>
<div class="line"><a id="l01626" name="l01626"></a><span class="lineno"> 1626</span><span class="comment">/*</span></div>
<div class="line"><a id="l01627" name="l01627"></a><span class="lineno"> 1627</span><span class="comment"> * ACTION (RW)</span></div>
<div class="line"><a id="l01628" name="l01628"></a><span class="lineno"> 1628</span><span class="comment"> *</span></div>
<div class="line"><a id="l01629" name="l01629"></a><span class="lineno"> 1629</span><span class="comment"> * Setting this field to select what happens when this trigger matches.</span></div>
<div class="line"><a id="l01630" name="l01630"></a><span class="lineno"> 1630</span><span class="comment"> * 0:Raise a breakpoint exception</span></div>
<div class="line"><a id="l01631" name="l01631"></a><span class="lineno"> 1631</span><span class="comment"> * 1:Enter Debug Mode. (Only supported when DMODE is 1.)</span></div>
<div class="line"><a id="l01632" name="l01632"></a><span class="lineno"> 1632</span><span class="comment"> */</span></div>
<div class="line"><a id="l01633" name="l01633"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#ac8cbbb2eefc0c4ac84d48b5f1fe3efe9"> 1633</a></span><span class="preprocessor">#define CSR_MCONTROL_ACTION_MASK (0xF000U)</span></div>
<div class="line"><a id="l01634" name="l01634"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#adc48dc3a7c9e2ff86b38014adf48ed43"> 1634</a></span><span class="preprocessor">#define CSR_MCONTROL_ACTION_SHIFT (12U)</span></div>
<div class="line"><a id="l01635" name="l01635"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#aa6a6505db7b3437f1fda2d2c3d29eb9f"> 1635</a></span><span class="preprocessor">#define CSR_MCONTROL_ACTION_SET(x) (((uint32_t)(x) &lt;&lt; CSR_MCONTROL_ACTION_SHIFT) &amp; CSR_MCONTROL_ACTION_MASK)</span></div>
<div class="line"><a id="l01636" name="l01636"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#ade9f5d72951146e121ef51899d52f014"> 1636</a></span><span class="preprocessor">#define CSR_MCONTROL_ACTION_GET(x) (((uint32_t)(x) &amp; CSR_MCONTROL_ACTION_MASK) &gt;&gt; CSR_MCONTROL_ACTION_SHIFT)</span></div>
<div class="line"><a id="l01637" name="l01637"></a><span class="lineno"> 1637</span> </div>
<div class="line"><a id="l01638" name="l01638"></a><span class="lineno"> 1638</span><span class="comment">/*</span></div>
<div class="line"><a id="l01639" name="l01639"></a><span class="lineno"> 1639</span><span class="comment"> * CHAIN (RW)</span></div>
<div class="line"><a id="l01640" name="l01640"></a><span class="lineno"> 1640</span><span class="comment"> *</span></div>
<div class="line"><a id="l01641" name="l01641"></a><span class="lineno"> 1641</span><span class="comment"> * Setting this field to enable trigger chain.</span></div>
<div class="line"><a id="l01642" name="l01642"></a><span class="lineno"> 1642</span><span class="comment"> * 0:When this trigger matches, the configured action is taken.</span></div>
<div class="line"><a id="l01643" name="l01643"></a><span class="lineno"> 1643</span><span class="comment"> * 1:While this trigger does not match, it prevents the trigger with the next index from matching.</span></div>
<div class="line"><a id="l01644" name="l01644"></a><span class="lineno"> 1644</span><span class="comment"> * If Number of Triggers is 2, this field is hardwired to 0 on trigger 1 (tselect = 1).</span></div>
<div class="line"><a id="l01645" name="l01645"></a><span class="lineno"> 1645</span><span class="comment"> * If Number of Triggers is 4, this field is hardwired</span></div>
<div class="line"><a id="l01646" name="l01646"></a><span class="lineno"> 1646</span><span class="comment"> * to 0 on trigger 3 (tselect = 3).</span></div>
<div class="line"><a id="l01647" name="l01647"></a><span class="lineno"> 1647</span><span class="comment"> * If Number of Triggers is 8, this field is hardwired to 0 on trigger 3 and trigger 7 (tselect = 3 or 7).</span></div>
<div class="line"><a id="l01648" name="l01648"></a><span class="lineno"> 1648</span><span class="comment"> */</span></div>
<div class="line"><a id="l01649" name="l01649"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a35db3fb7f9b73495fa8f69bc7a24b77a"> 1649</a></span><span class="preprocessor">#define CSR_MCONTROL_CHAIN_MASK (0x800U)</span></div>
<div class="line"><a id="l01650" name="l01650"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a1df387f59c949ccaed190abfdd9dd4f5"> 1650</a></span><span class="preprocessor">#define CSR_MCONTROL_CHAIN_SHIFT (11U)</span></div>
<div class="line"><a id="l01651" name="l01651"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#acc8b6baf550ecb6307290aa4ebeebe9d"> 1651</a></span><span class="preprocessor">#define CSR_MCONTROL_CHAIN_SET(x) (((uint32_t)(x) &lt;&lt; CSR_MCONTROL_CHAIN_SHIFT) &amp; CSR_MCONTROL_CHAIN_MASK)</span></div>
<div class="line"><a id="l01652" name="l01652"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#ae966748432334b2f17c7883391f6a957"> 1652</a></span><span class="preprocessor">#define CSR_MCONTROL_CHAIN_GET(x) (((uint32_t)(x) &amp; CSR_MCONTROL_CHAIN_MASK) &gt;&gt; CSR_MCONTROL_CHAIN_SHIFT)</span></div>
<div class="line"><a id="l01653" name="l01653"></a><span class="lineno"> 1653</span> </div>
<div class="line"><a id="l01654" name="l01654"></a><span class="lineno"> 1654</span><span class="comment">/*</span></div>
<div class="line"><a id="l01655" name="l01655"></a><span class="lineno"> 1655</span><span class="comment"> * MATCH (RW)</span></div>
<div class="line"><a id="l01656" name="l01656"></a><span class="lineno"> 1656</span><span class="comment"> *</span></div>
<div class="line"><a id="l01657" name="l01657"></a><span class="lineno"> 1657</span><span class="comment"> * Setting this field to select the matching scheme. 0:Matches when the value equals tdata2. 1:Matches when the top M bits of the value match the top M bits of tdata2. M is 31 minus the index of the least-significant bit containing 0 in tdata2.</span></div>
<div class="line"><a id="l01658" name="l01658"></a><span class="lineno"> 1658</span><span class="comment"> * 2:Matches when the value is greater than (unsigned) or equal to tdata2.</span></div>
<div class="line"><a id="l01659" name="l01659"></a><span class="lineno"> 1659</span><span class="comment"> * 3:Matches when the value is less than (unsigned) tdata2</span></div>
<div class="line"><a id="l01660" name="l01660"></a><span class="lineno"> 1660</span><span class="comment"> */</span></div>
<div class="line"><a id="l01661" name="l01661"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#aeda3a9a4ba5d6cf8e74fcbc441762fa8"> 1661</a></span><span class="preprocessor">#define CSR_MCONTROL_MATCH_MASK (0x780U)</span></div>
<div class="line"><a id="l01662" name="l01662"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a8a0cbf5eb93af30094544ff5245d4f90"> 1662</a></span><span class="preprocessor">#define CSR_MCONTROL_MATCH_SHIFT (7U)</span></div>
<div class="line"><a id="l01663" name="l01663"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a112099082b5a49575bb6db0fa2a9327c"> 1663</a></span><span class="preprocessor">#define CSR_MCONTROL_MATCH_SET(x) (((uint32_t)(x) &lt;&lt; CSR_MCONTROL_MATCH_SHIFT) &amp; CSR_MCONTROL_MATCH_MASK)</span></div>
<div class="line"><a id="l01664" name="l01664"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a1b5dccd7a48cc7b8a81baa348fc5e757"> 1664</a></span><span class="preprocessor">#define CSR_MCONTROL_MATCH_GET(x) (((uint32_t)(x) &amp; CSR_MCONTROL_MATCH_MASK) &gt;&gt; CSR_MCONTROL_MATCH_SHIFT)</span></div>
<div class="line"><a id="l01665" name="l01665"></a><span class="lineno"> 1665</span> </div>
<div class="line"><a id="l01666" name="l01666"></a><span class="lineno"> 1666</span><span class="comment">/*</span></div>
<div class="line"><a id="l01667" name="l01667"></a><span class="lineno"> 1667</span><span class="comment"> * M (RW)</span></div>
<div class="line"><a id="l01668" name="l01668"></a><span class="lineno"> 1668</span><span class="comment"> *</span></div>
<div class="line"><a id="l01669" name="l01669"></a><span class="lineno"> 1669</span><span class="comment"> * Setting this field to enable this trigger in M-mode.</span></div>
<div class="line"><a id="l01670" name="l01670"></a><span class="lineno"> 1670</span><span class="comment"> */</span></div>
<div class="line"><a id="l01671" name="l01671"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a5e3665f94a93e6bdc871ddaaacb493be"> 1671</a></span><span class="preprocessor">#define CSR_MCONTROL_M_MASK (0x40U)</span></div>
<div class="line"><a id="l01672" name="l01672"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a03650073ea73d3af64a656517f3e4792"> 1672</a></span><span class="preprocessor">#define CSR_MCONTROL_M_SHIFT (6U)</span></div>
<div class="line"><a id="l01673" name="l01673"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a407faec50b153ed238097bff816b93a7"> 1673</a></span><span class="preprocessor">#define CSR_MCONTROL_M_SET(x) (((uint32_t)(x) &lt;&lt; CSR_MCONTROL_M_SHIFT) &amp; CSR_MCONTROL_M_MASK)</span></div>
<div class="line"><a id="l01674" name="l01674"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#acdb4a82a34ffe9a8f5a0644f408d2bd0"> 1674</a></span><span class="preprocessor">#define CSR_MCONTROL_M_GET(x) (((uint32_t)(x) &amp; CSR_MCONTROL_M_MASK) &gt;&gt; CSR_MCONTROL_M_SHIFT)</span></div>
<div class="line"><a id="l01675" name="l01675"></a><span class="lineno"> 1675</span> </div>
<div class="line"><a id="l01676" name="l01676"></a><span class="lineno"> 1676</span><span class="comment">/*</span></div>
<div class="line"><a id="l01677" name="l01677"></a><span class="lineno"> 1677</span><span class="comment"> * U (RW)</span></div>
<div class="line"><a id="l01678" name="l01678"></a><span class="lineno"> 1678</span><span class="comment"> *</span></div>
<div class="line"><a id="l01679" name="l01679"></a><span class="lineno"> 1679</span><span class="comment"> * Setting this field to enable this trigger in U-mode.</span></div>
<div class="line"><a id="l01680" name="l01680"></a><span class="lineno"> 1680</span><span class="comment"> */</span></div>
<div class="line"><a id="l01681" name="l01681"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#ac9a01c5f4e558467b870b67ca55092e9"> 1681</a></span><span class="preprocessor">#define CSR_MCONTROL_U_MASK (0x8U)</span></div>
<div class="line"><a id="l01682" name="l01682"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#ac0dcacedd48f1efb5cb646a718161fee"> 1682</a></span><span class="preprocessor">#define CSR_MCONTROL_U_SHIFT (3U)</span></div>
<div class="line"><a id="l01683" name="l01683"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a215a122a31baf01d57d9f2fcf7a89d59"> 1683</a></span><span class="preprocessor">#define CSR_MCONTROL_U_SET(x) (((uint32_t)(x) &lt;&lt; CSR_MCONTROL_U_SHIFT) &amp; CSR_MCONTROL_U_MASK)</span></div>
<div class="line"><a id="l01684" name="l01684"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a1891cdd0fab1d0248c64c996ab7123b8"> 1684</a></span><span class="preprocessor">#define CSR_MCONTROL_U_GET(x) (((uint32_t)(x) &amp; CSR_MCONTROL_U_MASK) &gt;&gt; CSR_MCONTROL_U_SHIFT)</span></div>
<div class="line"><a id="l01685" name="l01685"></a><span class="lineno"> 1685</span> </div>
<div class="line"><a id="l01686" name="l01686"></a><span class="lineno"> 1686</span><span class="comment">/*</span></div>
<div class="line"><a id="l01687" name="l01687"></a><span class="lineno"> 1687</span><span class="comment"> * EXECUTE (RW)</span></div>
<div class="line"><a id="l01688" name="l01688"></a><span class="lineno"> 1688</span><span class="comment"> *</span></div>
<div class="line"><a id="l01689" name="l01689"></a><span class="lineno"> 1689</span><span class="comment"> * Setting this field to enable this trigger to compare virtual address of an instruction.</span></div>
<div class="line"><a id="l01690" name="l01690"></a><span class="lineno"> 1690</span><span class="comment"> */</span></div>
<div class="line"><a id="l01691" name="l01691"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#ac42047d0904f5764b8e1d29339c52e38"> 1691</a></span><span class="preprocessor">#define CSR_MCONTROL_EXECUTE_MASK (0x4U)</span></div>
<div class="line"><a id="l01692" name="l01692"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a28918bc6cae939caa6a7b369870d2d90"> 1692</a></span><span class="preprocessor">#define CSR_MCONTROL_EXECUTE_SHIFT (2U)</span></div>
<div class="line"><a id="l01693" name="l01693"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#af3b8753a26dc1c570c3fcb7cd9d5fdb9"> 1693</a></span><span class="preprocessor">#define CSR_MCONTROL_EXECUTE_SET(x) (((uint32_t)(x) &lt;&lt; CSR_MCONTROL_EXECUTE_SHIFT) &amp; CSR_MCONTROL_EXECUTE_MASK)</span></div>
<div class="line"><a id="l01694" name="l01694"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a967a6d707adb67d33ed62f5e9436972f"> 1694</a></span><span class="preprocessor">#define CSR_MCONTROL_EXECUTE_GET(x) (((uint32_t)(x) &amp; CSR_MCONTROL_EXECUTE_MASK) &gt;&gt; CSR_MCONTROL_EXECUTE_SHIFT)</span></div>
<div class="line"><a id="l01695" name="l01695"></a><span class="lineno"> 1695</span> </div>
<div class="line"><a id="l01696" name="l01696"></a><span class="lineno"> 1696</span><span class="comment">/*</span></div>
<div class="line"><a id="l01697" name="l01697"></a><span class="lineno"> 1697</span><span class="comment"> * STORE (RW)</span></div>
<div class="line"><a id="l01698" name="l01698"></a><span class="lineno"> 1698</span><span class="comment"> *</span></div>
<div class="line"><a id="l01699" name="l01699"></a><span class="lineno"> 1699</span><span class="comment"> * Setting this field to enable this trigger to compare virtual address of a store.</span></div>
<div class="line"><a id="l01700" name="l01700"></a><span class="lineno"> 1700</span><span class="comment"> */</span></div>
<div class="line"><a id="l01701" name="l01701"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a1543138011d1e816a22bd8f88c95d796"> 1701</a></span><span class="preprocessor">#define CSR_MCONTROL_STORE_MASK (0x2U)</span></div>
<div class="line"><a id="l01702" name="l01702"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#af52ad44445ac9bd6d83921ebb63689a5"> 1702</a></span><span class="preprocessor">#define CSR_MCONTROL_STORE_SHIFT (1U)</span></div>
<div class="line"><a id="l01703" name="l01703"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a49c094284122f70f3338eefee4f406a6"> 1703</a></span><span class="preprocessor">#define CSR_MCONTROL_STORE_SET(x) (((uint32_t)(x) &lt;&lt; CSR_MCONTROL_STORE_SHIFT) &amp; CSR_MCONTROL_STORE_MASK)</span></div>
<div class="line"><a id="l01704" name="l01704"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#acb2e053760c93f1ee32b732364b4c215"> 1704</a></span><span class="preprocessor">#define CSR_MCONTROL_STORE_GET(x) (((uint32_t)(x) &amp; CSR_MCONTROL_STORE_MASK) &gt;&gt; CSR_MCONTROL_STORE_SHIFT)</span></div>
<div class="line"><a id="l01705" name="l01705"></a><span class="lineno"> 1705</span> </div>
<div class="line"><a id="l01706" name="l01706"></a><span class="lineno"> 1706</span><span class="comment">/*</span></div>
<div class="line"><a id="l01707" name="l01707"></a><span class="lineno"> 1707</span><span class="comment"> * LOAD (RW)</span></div>
<div class="line"><a id="l01708" name="l01708"></a><span class="lineno"> 1708</span><span class="comment"> *</span></div>
<div class="line"><a id="l01709" name="l01709"></a><span class="lineno"> 1709</span><span class="comment"> * Setting this field to enable this trigger to compare virtual address of a load.</span></div>
<div class="line"><a id="l01710" name="l01710"></a><span class="lineno"> 1710</span><span class="comment"> */</span></div>
<div class="line"><a id="l01711" name="l01711"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#abe3591f16e18bc355642953540f653e8"> 1711</a></span><span class="preprocessor">#define CSR_MCONTROL_LOAD_MASK (0x1U)</span></div>
<div class="line"><a id="l01712" name="l01712"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a5ba9ac49adddf61d84140ed80d6d3c11"> 1712</a></span><span class="preprocessor">#define CSR_MCONTROL_LOAD_SHIFT (0U)</span></div>
<div class="line"><a id="l01713" name="l01713"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a705102030a77c1079a06118f473700e5"> 1713</a></span><span class="preprocessor">#define CSR_MCONTROL_LOAD_SET(x) (((uint32_t)(x) &lt;&lt; CSR_MCONTROL_LOAD_SHIFT) &amp; CSR_MCONTROL_LOAD_MASK)</span></div>
<div class="line"><a id="l01714" name="l01714"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a9b6d41fc162a1ffb73a373afe5c8cf1b"> 1714</a></span><span class="preprocessor">#define CSR_MCONTROL_LOAD_GET(x) (((uint32_t)(x) &amp; CSR_MCONTROL_LOAD_MASK) &gt;&gt; CSR_MCONTROL_LOAD_SHIFT)</span></div>
<div class="line"><a id="l01715" name="l01715"></a><span class="lineno"> 1715</span> </div>
<div class="line"><a id="l01716" name="l01716"></a><span class="lineno"> 1716</span><span class="comment">/* Bitfield definition for register: ICOUNT */</span></div>
<div class="line"><a id="l01717" name="l01717"></a><span class="lineno"> 1717</span><span class="comment">/*</span></div>
<div class="line"><a id="l01718" name="l01718"></a><span class="lineno"> 1718</span><span class="comment"> * TYPE (RW)</span></div>
<div class="line"><a id="l01719" name="l01719"></a><span class="lineno"> 1719</span><span class="comment"> *</span></div>
<div class="line"><a id="l01720" name="l01720"></a><span class="lineno"> 1720</span><span class="comment"> * The selected trigger is an instruction count trigger.</span></div>
<div class="line"><a id="l01721" name="l01721"></a><span class="lineno"> 1721</span><span class="comment"> */</span></div>
<div class="line"><a id="l01722" name="l01722"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a5de69c136839f78b530683d6062550d5"> 1722</a></span><span class="preprocessor">#define CSR_ICOUNT_TYPE_MASK (0xF0000000UL)</span></div>
<div class="line"><a id="l01723" name="l01723"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a199861b537bc429e97ea4f2be4b81229"> 1723</a></span><span class="preprocessor">#define CSR_ICOUNT_TYPE_SHIFT (28U)</span></div>
<div class="line"><a id="l01724" name="l01724"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#acbe38394500a9e2e84795776f394cf1f"> 1724</a></span><span class="preprocessor">#define CSR_ICOUNT_TYPE_SET(x) (((uint32_t)(x) &lt;&lt; CSR_ICOUNT_TYPE_SHIFT) &amp; CSR_ICOUNT_TYPE_MASK)</span></div>
<div class="line"><a id="l01725" name="l01725"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a555374d16a92974bb7267f2cc3c5019c"> 1725</a></span><span class="preprocessor">#define CSR_ICOUNT_TYPE_GET(x) (((uint32_t)(x) &amp; CSR_ICOUNT_TYPE_MASK) &gt;&gt; CSR_ICOUNT_TYPE_SHIFT)</span></div>
<div class="line"><a id="l01726" name="l01726"></a><span class="lineno"> 1726</span> </div>
<div class="line"><a id="l01727" name="l01727"></a><span class="lineno"> 1727</span><span class="comment">/*</span></div>
<div class="line"><a id="l01728" name="l01728"></a><span class="lineno"> 1728</span><span class="comment"> * DMODE (RW)</span></div>
<div class="line"><a id="l01729" name="l01729"></a><span class="lineno"> 1729</span><span class="comment"> *</span></div>
<div class="line"><a id="l01730" name="l01730"></a><span class="lineno"> 1730</span><span class="comment"> * Setting this field to indicate the trigger is used by Debug Mode.</span></div>
<div class="line"><a id="l01731" name="l01731"></a><span class="lineno"> 1731</span><span class="comment"> * 0:Both Debug-mode and M-mode can write the currently selected trigger registers.</span></div>
<div class="line"><a id="l01732" name="l01732"></a><span class="lineno"> 1732</span><span class="comment"> * 1:Only Debug Mode can write the currently selected trigger registers. Writes from M-mode is ignored.</span></div>
<div class="line"><a id="l01733" name="l01733"></a><span class="lineno"> 1733</span><span class="comment"> */</span></div>
<div class="line"><a id="l01734" name="l01734"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a680e4d79c51bba2d7cdc11262627fbf6"> 1734</a></span><span class="preprocessor">#define CSR_ICOUNT_DMODE_MASK (0x8000000UL)</span></div>
<div class="line"><a id="l01735" name="l01735"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a2521f1fbfcc69157238886ec2bd018da"> 1735</a></span><span class="preprocessor">#define CSR_ICOUNT_DMODE_SHIFT (27U)</span></div>
<div class="line"><a id="l01736" name="l01736"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#adea3545f2a7dd376b67f164aadc83334"> 1736</a></span><span class="preprocessor">#define CSR_ICOUNT_DMODE_SET(x) (((uint32_t)(x) &lt;&lt; CSR_ICOUNT_DMODE_SHIFT) &amp; CSR_ICOUNT_DMODE_MASK)</span></div>
<div class="line"><a id="l01737" name="l01737"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a73e88eaf1c2bbd3a2ba2ffbf03ffca47"> 1737</a></span><span class="preprocessor">#define CSR_ICOUNT_DMODE_GET(x) (((uint32_t)(x) &amp; CSR_ICOUNT_DMODE_MASK) &gt;&gt; CSR_ICOUNT_DMODE_SHIFT)</span></div>
<div class="line"><a id="l01738" name="l01738"></a><span class="lineno"> 1738</span> </div>
<div class="line"><a id="l01739" name="l01739"></a><span class="lineno"> 1739</span><span class="comment">/*</span></div>
<div class="line"><a id="l01740" name="l01740"></a><span class="lineno"> 1740</span><span class="comment"> * COUNT (RO)</span></div>
<div class="line"><a id="l01741" name="l01741"></a><span class="lineno"> 1741</span><span class="comment"> *</span></div>
<div class="line"><a id="l01742" name="l01742"></a><span class="lineno"> 1742</span><span class="comment"> * This field is hardwired to 1 for single-stepping support</span></div>
<div class="line"><a id="l01743" name="l01743"></a><span class="lineno"> 1743</span><span class="comment"> */</span></div>
<div class="line"><a id="l01744" name="l01744"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#ae57a87508bfff97e19e2a31e8b07dadd"> 1744</a></span><span class="preprocessor">#define CSR_ICOUNT_COUNT_MASK (0x400U)</span></div>
<div class="line"><a id="l01745" name="l01745"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#ab621a2e049f63923af3de009be1a42d9"> 1745</a></span><span class="preprocessor">#define CSR_ICOUNT_COUNT_SHIFT (10U)</span></div>
<div class="line"><a id="l01746" name="l01746"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#aea940c3b32f5162f1042190c0e364c96"> 1746</a></span><span class="preprocessor">#define CSR_ICOUNT_COUNT_GET(x) (((uint32_t)(x) &amp; CSR_ICOUNT_COUNT_MASK) &gt;&gt; CSR_ICOUNT_COUNT_SHIFT)</span></div>
<div class="line"><a id="l01747" name="l01747"></a><span class="lineno"> 1747</span> </div>
<div class="line"><a id="l01748" name="l01748"></a><span class="lineno"> 1748</span><span class="comment">/*</span></div>
<div class="line"><a id="l01749" name="l01749"></a><span class="lineno"> 1749</span><span class="comment"> * M (RW)</span></div>
<div class="line"><a id="l01750" name="l01750"></a><span class="lineno"> 1750</span><span class="comment"> *</span></div>
<div class="line"><a id="l01751" name="l01751"></a><span class="lineno"> 1751</span><span class="comment"> * Setting this field to enable this trigger in M-mode.</span></div>
<div class="line"><a id="l01752" name="l01752"></a><span class="lineno"> 1752</span><span class="comment"> */</span></div>
<div class="line"><a id="l01753" name="l01753"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a79da1c373db704121b25bef16ca41d36"> 1753</a></span><span class="preprocessor">#define CSR_ICOUNT_M_MASK (0x200U)</span></div>
<div class="line"><a id="l01754" name="l01754"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#af8dafb6c4cf17fcfe391c42101fa06e9"> 1754</a></span><span class="preprocessor">#define CSR_ICOUNT_M_SHIFT (9U)</span></div>
<div class="line"><a id="l01755" name="l01755"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#ac6e450fe561a36c6a2e614ee6907d2b4"> 1755</a></span><span class="preprocessor">#define CSR_ICOUNT_M_SET(x) (((uint32_t)(x) &lt;&lt; CSR_ICOUNT_M_SHIFT) &amp; CSR_ICOUNT_M_MASK)</span></div>
<div class="line"><a id="l01756" name="l01756"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a85887cf139d04c536a4878842dd0f353"> 1756</a></span><span class="preprocessor">#define CSR_ICOUNT_M_GET(x) (((uint32_t)(x) &amp; CSR_ICOUNT_M_MASK) &gt;&gt; CSR_ICOUNT_M_SHIFT)</span></div>
<div class="line"><a id="l01757" name="l01757"></a><span class="lineno"> 1757</span> </div>
<div class="line"><a id="l01758" name="l01758"></a><span class="lineno"> 1758</span><span class="comment">/*</span></div>
<div class="line"><a id="l01759" name="l01759"></a><span class="lineno"> 1759</span><span class="comment"> * U (RW)</span></div>
<div class="line"><a id="l01760" name="l01760"></a><span class="lineno"> 1760</span><span class="comment"> *</span></div>
<div class="line"><a id="l01761" name="l01761"></a><span class="lineno"> 1761</span><span class="comment"> * Setting this field to enable this trigger in U-mode.</span></div>
<div class="line"><a id="l01762" name="l01762"></a><span class="lineno"> 1762</span><span class="comment"> */</span></div>
<div class="line"><a id="l01763" name="l01763"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a2a24dd87cac1dfb0fbfb64128bb1f4d6"> 1763</a></span><span class="preprocessor">#define CSR_ICOUNT_U_MASK (0x40U)</span></div>
<div class="line"><a id="l01764" name="l01764"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a07445a57547479fa0eec52eafeb56900"> 1764</a></span><span class="preprocessor">#define CSR_ICOUNT_U_SHIFT (6U)</span></div>
<div class="line"><a id="l01765" name="l01765"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#aff8d64ecf85481cd5850e0938cef015b"> 1765</a></span><span class="preprocessor">#define CSR_ICOUNT_U_SET(x) (((uint32_t)(x) &lt;&lt; CSR_ICOUNT_U_SHIFT) &amp; CSR_ICOUNT_U_MASK)</span></div>
<div class="line"><a id="l01766" name="l01766"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#ab79729cdbeb645525cf472fd1fa75201"> 1766</a></span><span class="preprocessor">#define CSR_ICOUNT_U_GET(x) (((uint32_t)(x) &amp; CSR_ICOUNT_U_MASK) &gt;&gt; CSR_ICOUNT_U_SHIFT)</span></div>
<div class="line"><a id="l01767" name="l01767"></a><span class="lineno"> 1767</span> </div>
<div class="line"><a id="l01768" name="l01768"></a><span class="lineno"> 1768</span><span class="comment">/*</span></div>
<div class="line"><a id="l01769" name="l01769"></a><span class="lineno"> 1769</span><span class="comment"> * ACTION (RW)</span></div>
<div class="line"><a id="l01770" name="l01770"></a><span class="lineno"> 1770</span><span class="comment"> *</span></div>
<div class="line"><a id="l01771" name="l01771"></a><span class="lineno"> 1771</span><span class="comment"> * Setting this field to select what happens when this trigger matches.</span></div>
<div class="line"><a id="l01772" name="l01772"></a><span class="lineno"> 1772</span><span class="comment"> * 0:Raise a breakpoint exception</span></div>
<div class="line"><a id="l01773" name="l01773"></a><span class="lineno"> 1773</span><span class="comment"> * 1:Enter Debug Mode. (Only supported when DMODE is 1.)</span></div>
<div class="line"><a id="l01774" name="l01774"></a><span class="lineno"> 1774</span><span class="comment"> */</span></div>
<div class="line"><a id="l01775" name="l01775"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a12681555f036033abc79b8eea3399cf0"> 1775</a></span><span class="preprocessor">#define CSR_ICOUNT_ACTION_MASK (0x3FU)</span></div>
<div class="line"><a id="l01776" name="l01776"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#ac7eb07c73c559c8b78207337c6e5ee01"> 1776</a></span><span class="preprocessor">#define CSR_ICOUNT_ACTION_SHIFT (0U)</span></div>
<div class="line"><a id="l01777" name="l01777"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#acef41f8fc63ec7e79a3b98a92e9925c6"> 1777</a></span><span class="preprocessor">#define CSR_ICOUNT_ACTION_SET(x) (((uint32_t)(x) &lt;&lt; CSR_ICOUNT_ACTION_SHIFT) &amp; CSR_ICOUNT_ACTION_MASK)</span></div>
<div class="line"><a id="l01778" name="l01778"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a0904c09c3660b4ebe5016f294a32e894"> 1778</a></span><span class="preprocessor">#define CSR_ICOUNT_ACTION_GET(x) (((uint32_t)(x) &amp; CSR_ICOUNT_ACTION_MASK) &gt;&gt; CSR_ICOUNT_ACTION_SHIFT)</span></div>
<div class="line"><a id="l01779" name="l01779"></a><span class="lineno"> 1779</span> </div>
<div class="line"><a id="l01780" name="l01780"></a><span class="lineno"> 1780</span><span class="comment">/* Bitfield definition for register: ITRIGGER */</span></div>
<div class="line"><a id="l01781" name="l01781"></a><span class="lineno"> 1781</span><span class="comment">/*</span></div>
<div class="line"><a id="l01782" name="l01782"></a><span class="lineno"> 1782</span><span class="comment"> * TYPE (RW)</span></div>
<div class="line"><a id="l01783" name="l01783"></a><span class="lineno"> 1783</span><span class="comment"> *</span></div>
<div class="line"><a id="l01784" name="l01784"></a><span class="lineno"> 1784</span><span class="comment"> * The selected trigger is an interrupt trigger.</span></div>
<div class="line"><a id="l01785" name="l01785"></a><span class="lineno"> 1785</span><span class="comment"> */</span></div>
<div class="line"><a id="l01786" name="l01786"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a25417d397e1c9271906c960d3673672a"> 1786</a></span><span class="preprocessor">#define CSR_ITRIGGER_TYPE_MASK (0xF0000000UL)</span></div>
<div class="line"><a id="l01787" name="l01787"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a251ec055550280854b65ad1e2ec621fa"> 1787</a></span><span class="preprocessor">#define CSR_ITRIGGER_TYPE_SHIFT (28U)</span></div>
<div class="line"><a id="l01788" name="l01788"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a4c543965843873619e4ee04bdca8959c"> 1788</a></span><span class="preprocessor">#define CSR_ITRIGGER_TYPE_SET(x) (((uint32_t)(x) &lt;&lt; CSR_ITRIGGER_TYPE_SHIFT) &amp; CSR_ITRIGGER_TYPE_MASK)</span></div>
<div class="line"><a id="l01789" name="l01789"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a22ae014c0adcc3280cb8768b2ca2a942"> 1789</a></span><span class="preprocessor">#define CSR_ITRIGGER_TYPE_GET(x) (((uint32_t)(x) &amp; CSR_ITRIGGER_TYPE_MASK) &gt;&gt; CSR_ITRIGGER_TYPE_SHIFT)</span></div>
<div class="line"><a id="l01790" name="l01790"></a><span class="lineno"> 1790</span> </div>
<div class="line"><a id="l01791" name="l01791"></a><span class="lineno"> 1791</span><span class="comment">/*</span></div>
<div class="line"><a id="l01792" name="l01792"></a><span class="lineno"> 1792</span><span class="comment"> * DMODE (RW)</span></div>
<div class="line"><a id="l01793" name="l01793"></a><span class="lineno"> 1793</span><span class="comment"> *</span></div>
<div class="line"><a id="l01794" name="l01794"></a><span class="lineno"> 1794</span><span class="comment"> * Setting this field to indicate the trigger is used by Debug Mode.</span></div>
<div class="line"><a id="l01795" name="l01795"></a><span class="lineno"> 1795</span><span class="comment"> * 0:Both Debug-mode and M-mode can write the currently selected trigger registers.</span></div>
<div class="line"><a id="l01796" name="l01796"></a><span class="lineno"> 1796</span><span class="comment"> * 1:Only Debug Mode can write the currently selected trigger registers. Writes from M-mode is ignored.</span></div>
<div class="line"><a id="l01797" name="l01797"></a><span class="lineno"> 1797</span><span class="comment"> */</span></div>
<div class="line"><a id="l01798" name="l01798"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a168d20232dc093e63bc53fd4f30c3f6c"> 1798</a></span><span class="preprocessor">#define CSR_ITRIGGER_DMODE_MASK (0x8000000UL)</span></div>
<div class="line"><a id="l01799" name="l01799"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a5cb41bae2ab249176ea83c675e1851bc"> 1799</a></span><span class="preprocessor">#define CSR_ITRIGGER_DMODE_SHIFT (27U)</span></div>
<div class="line"><a id="l01800" name="l01800"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#aa93c602a8b1d4c47c35d65f781512586"> 1800</a></span><span class="preprocessor">#define CSR_ITRIGGER_DMODE_SET(x) (((uint32_t)(x) &lt;&lt; CSR_ITRIGGER_DMODE_SHIFT) &amp; CSR_ITRIGGER_DMODE_MASK)</span></div>
<div class="line"><a id="l01801" name="l01801"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#ab7e6b3c5a6817e092e98d91d2612b003"> 1801</a></span><span class="preprocessor">#define CSR_ITRIGGER_DMODE_GET(x) (((uint32_t)(x) &amp; CSR_ITRIGGER_DMODE_MASK) &gt;&gt; CSR_ITRIGGER_DMODE_SHIFT)</span></div>
<div class="line"><a id="l01802" name="l01802"></a><span class="lineno"> 1802</span> </div>
<div class="line"><a id="l01803" name="l01803"></a><span class="lineno"> 1803</span><span class="comment">/*</span></div>
<div class="line"><a id="l01804" name="l01804"></a><span class="lineno"> 1804</span><span class="comment"> * M (RW)</span></div>
<div class="line"><a id="l01805" name="l01805"></a><span class="lineno"> 1805</span><span class="comment"> *</span></div>
<div class="line"><a id="l01806" name="l01806"></a><span class="lineno"> 1806</span><span class="comment"> * Setting this field to enable this trigger in M-mode.</span></div>
<div class="line"><a id="l01807" name="l01807"></a><span class="lineno"> 1807</span><span class="comment"> */</span></div>
<div class="line"><a id="l01808" name="l01808"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a7f302ccc5376a3b6dfb6cae8ee997f7f"> 1808</a></span><span class="preprocessor">#define CSR_ITRIGGER_M_MASK (0x200U)</span></div>
<div class="line"><a id="l01809" name="l01809"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#ad5eb2580d51a6915d9896d002f98e1bb"> 1809</a></span><span class="preprocessor">#define CSR_ITRIGGER_M_SHIFT (9U)</span></div>
<div class="line"><a id="l01810" name="l01810"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a60d699fb0108b57fb8a0b5a2b6329da9"> 1810</a></span><span class="preprocessor">#define CSR_ITRIGGER_M_SET(x) (((uint32_t)(x) &lt;&lt; CSR_ITRIGGER_M_SHIFT) &amp; CSR_ITRIGGER_M_MASK)</span></div>
<div class="line"><a id="l01811" name="l01811"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a616f7202797613406bf3e4ebde26eb2e"> 1811</a></span><span class="preprocessor">#define CSR_ITRIGGER_M_GET(x) (((uint32_t)(x) &amp; CSR_ITRIGGER_M_MASK) &gt;&gt; CSR_ITRIGGER_M_SHIFT)</span></div>
<div class="line"><a id="l01812" name="l01812"></a><span class="lineno"> 1812</span> </div>
<div class="line"><a id="l01813" name="l01813"></a><span class="lineno"> 1813</span><span class="comment">/*</span></div>
<div class="line"><a id="l01814" name="l01814"></a><span class="lineno"> 1814</span><span class="comment"> * U (RW)</span></div>
<div class="line"><a id="l01815" name="l01815"></a><span class="lineno"> 1815</span><span class="comment"> *</span></div>
<div class="line"><a id="l01816" name="l01816"></a><span class="lineno"> 1816</span><span class="comment"> * Setting this field to enable this trigger in U-mode.</span></div>
<div class="line"><a id="l01817" name="l01817"></a><span class="lineno"> 1817</span><span class="comment"> */</span></div>
<div class="line"><a id="l01818" name="l01818"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a7f93c6cbb04a9be15e4610400ac86035"> 1818</a></span><span class="preprocessor">#define CSR_ITRIGGER_U_MASK (0x40U)</span></div>
<div class="line"><a id="l01819" name="l01819"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a94525b66c669f8564fa82d7b61ca5cd7"> 1819</a></span><span class="preprocessor">#define CSR_ITRIGGER_U_SHIFT (6U)</span></div>
<div class="line"><a id="l01820" name="l01820"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#aa019c9211cbf5c5bfb3d8b7caf5d6207"> 1820</a></span><span class="preprocessor">#define CSR_ITRIGGER_U_SET(x) (((uint32_t)(x) &lt;&lt; CSR_ITRIGGER_U_SHIFT) &amp; CSR_ITRIGGER_U_MASK)</span></div>
<div class="line"><a id="l01821" name="l01821"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a839953a59c43f99ade32eb6b2508b7f3"> 1821</a></span><span class="preprocessor">#define CSR_ITRIGGER_U_GET(x) (((uint32_t)(x) &amp; CSR_ITRIGGER_U_MASK) &gt;&gt; CSR_ITRIGGER_U_SHIFT)</span></div>
<div class="line"><a id="l01822" name="l01822"></a><span class="lineno"> 1822</span> </div>
<div class="line"><a id="l01823" name="l01823"></a><span class="lineno"> 1823</span><span class="comment">/*</span></div>
<div class="line"><a id="l01824" name="l01824"></a><span class="lineno"> 1824</span><span class="comment"> * ACTION (RW)</span></div>
<div class="line"><a id="l01825" name="l01825"></a><span class="lineno"> 1825</span><span class="comment"> *</span></div>
<div class="line"><a id="l01826" name="l01826"></a><span class="lineno"> 1826</span><span class="comment"> * Setting this field to select what happens when this trigger matches.</span></div>
<div class="line"><a id="l01827" name="l01827"></a><span class="lineno"> 1827</span><span class="comment"> * 0:Raise a breakpoint exception.</span></div>
<div class="line"><a id="l01828" name="l01828"></a><span class="lineno"> 1828</span><span class="comment"> * 1:Enter Debug Mode. (Only supported when DMODE is 1.)</span></div>
<div class="line"><a id="l01829" name="l01829"></a><span class="lineno"> 1829</span><span class="comment"> */</span></div>
<div class="line"><a id="l01830" name="l01830"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a245bc4328fe77d494c5f877673c17bd2"> 1830</a></span><span class="preprocessor">#define CSR_ITRIGGER_ACTION_MASK (0x3FU)</span></div>
<div class="line"><a id="l01831" name="l01831"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a61895e3c2de6ab18ddef581da49c70c7"> 1831</a></span><span class="preprocessor">#define CSR_ITRIGGER_ACTION_SHIFT (0U)</span></div>
<div class="line"><a id="l01832" name="l01832"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#ab80a1edef95d4367a055c6bbabdfa4dd"> 1832</a></span><span class="preprocessor">#define CSR_ITRIGGER_ACTION_SET(x) (((uint32_t)(x) &lt;&lt; CSR_ITRIGGER_ACTION_SHIFT) &amp; CSR_ITRIGGER_ACTION_MASK)</span></div>
<div class="line"><a id="l01833" name="l01833"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a182b3ee20784a9494303164aaeed629c"> 1833</a></span><span class="preprocessor">#define CSR_ITRIGGER_ACTION_GET(x) (((uint32_t)(x) &amp; CSR_ITRIGGER_ACTION_MASK) &gt;&gt; CSR_ITRIGGER_ACTION_SHIFT)</span></div>
<div class="line"><a id="l01834" name="l01834"></a><span class="lineno"> 1834</span> </div>
<div class="line"><a id="l01835" name="l01835"></a><span class="lineno"> 1835</span><span class="comment">/* Bitfield definition for register: ETRIGGER */</span></div>
<div class="line"><a id="l01836" name="l01836"></a><span class="lineno"> 1836</span><span class="comment">/*</span></div>
<div class="line"><a id="l01837" name="l01837"></a><span class="lineno"> 1837</span><span class="comment"> * TYPE (RW)</span></div>
<div class="line"><a id="l01838" name="l01838"></a><span class="lineno"> 1838</span><span class="comment"> *</span></div>
<div class="line"><a id="l01839" name="l01839"></a><span class="lineno"> 1839</span><span class="comment"> * The selected trigger is an exception trigger.</span></div>
<div class="line"><a id="l01840" name="l01840"></a><span class="lineno"> 1840</span><span class="comment"> */</span></div>
<div class="line"><a id="l01841" name="l01841"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#abb26eff7e8741a35b000ae6f1407508c"> 1841</a></span><span class="preprocessor">#define CSR_ETRIGGER_TYPE_MASK (0xF0000000UL)</span></div>
<div class="line"><a id="l01842" name="l01842"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a0c4f57c302286dad869d6c270cbccaac"> 1842</a></span><span class="preprocessor">#define CSR_ETRIGGER_TYPE_SHIFT (28U)</span></div>
<div class="line"><a id="l01843" name="l01843"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#addc8a348acf9c33cae349f2c1158733a"> 1843</a></span><span class="preprocessor">#define CSR_ETRIGGER_TYPE_SET(x) (((uint32_t)(x) &lt;&lt; CSR_ETRIGGER_TYPE_SHIFT) &amp; CSR_ETRIGGER_TYPE_MASK)</span></div>
<div class="line"><a id="l01844" name="l01844"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a409446b5f698a64e978db6bbbabb9a97"> 1844</a></span><span class="preprocessor">#define CSR_ETRIGGER_TYPE_GET(x) (((uint32_t)(x) &amp; CSR_ETRIGGER_TYPE_MASK) &gt;&gt; CSR_ETRIGGER_TYPE_SHIFT)</span></div>
<div class="line"><a id="l01845" name="l01845"></a><span class="lineno"> 1845</span> </div>
<div class="line"><a id="l01846" name="l01846"></a><span class="lineno"> 1846</span><span class="comment">/*</span></div>
<div class="line"><a id="l01847" name="l01847"></a><span class="lineno"> 1847</span><span class="comment"> * DMODE (RW)</span></div>
<div class="line"><a id="l01848" name="l01848"></a><span class="lineno"> 1848</span><span class="comment"> *</span></div>
<div class="line"><a id="l01849" name="l01849"></a><span class="lineno"> 1849</span><span class="comment"> * Setting this field to indicate the trigger is used by Debug Mode.</span></div>
<div class="line"><a id="l01850" name="l01850"></a><span class="lineno"> 1850</span><span class="comment"> * 0:Both Debug-mode and M-mode can write the currently selected trigger registers.</span></div>
<div class="line"><a id="l01851" name="l01851"></a><span class="lineno"> 1851</span><span class="comment"> * 1:Only Debug Mode can write the currently selected trigger registers. Writes from M-mode is ignored.</span></div>
<div class="line"><a id="l01852" name="l01852"></a><span class="lineno"> 1852</span><span class="comment"> */</span></div>
<div class="line"><a id="l01853" name="l01853"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a4455e9069099100f7f98cf5186febe9c"> 1853</a></span><span class="preprocessor">#define CSR_ETRIGGER_DMODE_MASK (0x8000000UL)</span></div>
<div class="line"><a id="l01854" name="l01854"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a30473db6bc98b23c934e20a066b49149"> 1854</a></span><span class="preprocessor">#define CSR_ETRIGGER_DMODE_SHIFT (27U)</span></div>
<div class="line"><a id="l01855" name="l01855"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#aa8c2536f836ed9e0a70afa73bc14203e"> 1855</a></span><span class="preprocessor">#define CSR_ETRIGGER_DMODE_SET(x) (((uint32_t)(x) &lt;&lt; CSR_ETRIGGER_DMODE_SHIFT) &amp; CSR_ETRIGGER_DMODE_MASK)</span></div>
<div class="line"><a id="l01856" name="l01856"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a9e26fca3bd119727fce74d0831169827"> 1856</a></span><span class="preprocessor">#define CSR_ETRIGGER_DMODE_GET(x) (((uint32_t)(x) &amp; CSR_ETRIGGER_DMODE_MASK) &gt;&gt; CSR_ETRIGGER_DMODE_SHIFT)</span></div>
<div class="line"><a id="l01857" name="l01857"></a><span class="lineno"> 1857</span> </div>
<div class="line"><a id="l01858" name="l01858"></a><span class="lineno"> 1858</span><span class="comment">/*</span></div>
<div class="line"><a id="l01859" name="l01859"></a><span class="lineno"> 1859</span><span class="comment"> * NMI (RW)</span></div>
<div class="line"><a id="l01860" name="l01860"></a><span class="lineno"> 1860</span><span class="comment"> *</span></div>
<div class="line"><a id="l01861" name="l01861"></a><span class="lineno"> 1861</span><span class="comment"> * Setting this field to enable this trigger in non-maskable interrupts, regardless of the values of s, u, and m.</span></div>
<div class="line"><a id="l01862" name="l01862"></a><span class="lineno"> 1862</span><span class="comment"> */</span></div>
<div class="line"><a id="l01863" name="l01863"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a8f23ed773db0d64a49b662f06114c98f"> 1863</a></span><span class="preprocessor">#define CSR_ETRIGGER_NMI_MASK (0x400U)</span></div>
<div class="line"><a id="l01864" name="l01864"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a3824f6416458c92b6cda1d0bf196783e"> 1864</a></span><span class="preprocessor">#define CSR_ETRIGGER_NMI_SHIFT (10U)</span></div>
<div class="line"><a id="l01865" name="l01865"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a90af95885382c26c92947dcdddced0cf"> 1865</a></span><span class="preprocessor">#define CSR_ETRIGGER_NMI_SET(x) (((uint32_t)(x) &lt;&lt; CSR_ETRIGGER_NMI_SHIFT) &amp; CSR_ETRIGGER_NMI_MASK)</span></div>
<div class="line"><a id="l01866" name="l01866"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#ad08dfa12966e1e45c8422d49994b7c7a"> 1866</a></span><span class="preprocessor">#define CSR_ETRIGGER_NMI_GET(x) (((uint32_t)(x) &amp; CSR_ETRIGGER_NMI_MASK) &gt;&gt; CSR_ETRIGGER_NMI_SHIFT)</span></div>
<div class="line"><a id="l01867" name="l01867"></a><span class="lineno"> 1867</span> </div>
<div class="line"><a id="l01868" name="l01868"></a><span class="lineno"> 1868</span><span class="comment">/*</span></div>
<div class="line"><a id="l01869" name="l01869"></a><span class="lineno"> 1869</span><span class="comment"> * M (RW)</span></div>
<div class="line"><a id="l01870" name="l01870"></a><span class="lineno"> 1870</span><span class="comment"> *</span></div>
<div class="line"><a id="l01871" name="l01871"></a><span class="lineno"> 1871</span><span class="comment"> * Setting this field to enable this trigger in M-mode.</span></div>
<div class="line"><a id="l01872" name="l01872"></a><span class="lineno"> 1872</span><span class="comment"> */</span></div>
<div class="line"><a id="l01873" name="l01873"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#ae46063ec98f1871f79c35efc19c907fb"> 1873</a></span><span class="preprocessor">#define CSR_ETRIGGER_M_MASK (0x200U)</span></div>
<div class="line"><a id="l01874" name="l01874"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a0261e794ef4c59baba83cde7534d96b9"> 1874</a></span><span class="preprocessor">#define CSR_ETRIGGER_M_SHIFT (9U)</span></div>
<div class="line"><a id="l01875" name="l01875"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a3de4bc2efbc46261ea0a6e3bdd9914ae"> 1875</a></span><span class="preprocessor">#define CSR_ETRIGGER_M_SET(x) (((uint32_t)(x) &lt;&lt; CSR_ETRIGGER_M_SHIFT) &amp; CSR_ETRIGGER_M_MASK)</span></div>
<div class="line"><a id="l01876" name="l01876"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a73fc22aacc2dcda9314e8fcf18e24c76"> 1876</a></span><span class="preprocessor">#define CSR_ETRIGGER_M_GET(x) (((uint32_t)(x) &amp; CSR_ETRIGGER_M_MASK) &gt;&gt; CSR_ETRIGGER_M_SHIFT)</span></div>
<div class="line"><a id="l01877" name="l01877"></a><span class="lineno"> 1877</span> </div>
<div class="line"><a id="l01878" name="l01878"></a><span class="lineno"> 1878</span><span class="comment">/*</span></div>
<div class="line"><a id="l01879" name="l01879"></a><span class="lineno"> 1879</span><span class="comment"> * U (RW)</span></div>
<div class="line"><a id="l01880" name="l01880"></a><span class="lineno"> 1880</span><span class="comment"> *</span></div>
<div class="line"><a id="l01881" name="l01881"></a><span class="lineno"> 1881</span><span class="comment"> * Setting this field to enable this trigger in U-mode.</span></div>
<div class="line"><a id="l01882" name="l01882"></a><span class="lineno"> 1882</span><span class="comment"> */</span></div>
<div class="line"><a id="l01883" name="l01883"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#aa4f4efc516516702cefaccedbe3089fb"> 1883</a></span><span class="preprocessor">#define CSR_ETRIGGER_U_MASK (0x40U)</span></div>
<div class="line"><a id="l01884" name="l01884"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#af83c954d8de2861bfc6810c4556c35f8"> 1884</a></span><span class="preprocessor">#define CSR_ETRIGGER_U_SHIFT (6U)</span></div>
<div class="line"><a id="l01885" name="l01885"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a934ac1ae9ea308be368d0852e4edf674"> 1885</a></span><span class="preprocessor">#define CSR_ETRIGGER_U_SET(x) (((uint32_t)(x) &lt;&lt; CSR_ETRIGGER_U_SHIFT) &amp; CSR_ETRIGGER_U_MASK)</span></div>
<div class="line"><a id="l01886" name="l01886"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a9800d879d2b202dfd6b358d28c7f429c"> 1886</a></span><span class="preprocessor">#define CSR_ETRIGGER_U_GET(x) (((uint32_t)(x) &amp; CSR_ETRIGGER_U_MASK) &gt;&gt; CSR_ETRIGGER_U_SHIFT)</span></div>
<div class="line"><a id="l01887" name="l01887"></a><span class="lineno"> 1887</span> </div>
<div class="line"><a id="l01888" name="l01888"></a><span class="lineno"> 1888</span><span class="comment">/*</span></div>
<div class="line"><a id="l01889" name="l01889"></a><span class="lineno"> 1889</span><span class="comment"> * ACTION (RW)</span></div>
<div class="line"><a id="l01890" name="l01890"></a><span class="lineno"> 1890</span><span class="comment"> *</span></div>
<div class="line"><a id="l01891" name="l01891"></a><span class="lineno"> 1891</span><span class="comment"> * Setting this field to select what happens when this trigger matches.</span></div>
<div class="line"><a id="l01892" name="l01892"></a><span class="lineno"> 1892</span><span class="comment"> * 0:Raise a breakpoint exception</span></div>
<div class="line"><a id="l01893" name="l01893"></a><span class="lineno"> 1893</span><span class="comment"> * 1:Enter Debug Mode. (Only supported when DMODE is 1.)</span></div>
<div class="line"><a id="l01894" name="l01894"></a><span class="lineno"> 1894</span><span class="comment"> */</span></div>
<div class="line"><a id="l01895" name="l01895"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a724a56b7013de691ddcd7c73824ac885"> 1895</a></span><span class="preprocessor">#define CSR_ETRIGGER_ACTION_MASK (0x3FU)</span></div>
<div class="line"><a id="l01896" name="l01896"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a5880c39be74413f7ba63ccf945b0ae69"> 1896</a></span><span class="preprocessor">#define CSR_ETRIGGER_ACTION_SHIFT (0U)</span></div>
<div class="line"><a id="l01897" name="l01897"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#ab41c292dc978161f25415d02d36a3a7d"> 1897</a></span><span class="preprocessor">#define CSR_ETRIGGER_ACTION_SET(x) (((uint32_t)(x) &lt;&lt; CSR_ETRIGGER_ACTION_SHIFT) &amp; CSR_ETRIGGER_ACTION_MASK)</span></div>
<div class="line"><a id="l01898" name="l01898"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#aecdb9b257e739190c461c77f66c99146"> 1898</a></span><span class="preprocessor">#define CSR_ETRIGGER_ACTION_GET(x) (((uint32_t)(x) &amp; CSR_ETRIGGER_ACTION_MASK) &gt;&gt; CSR_ETRIGGER_ACTION_SHIFT)</span></div>
<div class="line"><a id="l01899" name="l01899"></a><span class="lineno"> 1899</span> </div>
<div class="line"><a id="l01900" name="l01900"></a><span class="lineno"> 1900</span><span class="comment">/* Bitfield definition for register: TDATA2 */</span></div>
<div class="line"><a id="l01901" name="l01901"></a><span class="lineno"> 1901</span><span class="comment">/*</span></div>
<div class="line"><a id="l01902" name="l01902"></a><span class="lineno"> 1902</span><span class="comment"> * DATA (RW)</span></div>
<div class="line"><a id="l01903" name="l01903"></a><span class="lineno"> 1903</span><span class="comment"> *</span></div>
<div class="line"><a id="l01904" name="l01904"></a><span class="lineno"> 1904</span><span class="comment"> * This register provides accesses to the tdata2 register of the currently selected trigger registers selected by the tselect register, and it holds trigger-specific data..</span></div>
<div class="line"><a id="l01905" name="l01905"></a><span class="lineno"> 1905</span><span class="comment"> */</span></div>
<div class="line"><a id="l01906" name="l01906"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#ac01f814fe04edb47015a876cc5d665df"> 1906</a></span><span class="preprocessor">#define CSR_TDATA2_DATA_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l01907" name="l01907"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a0de66698d7d3898a02260a2406e1a2c0"> 1907</a></span><span class="preprocessor">#define CSR_TDATA2_DATA_SHIFT (0U)</span></div>
<div class="line"><a id="l01908" name="l01908"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a7fc0da205e13c1cd2e3b01acfa704c1e"> 1908</a></span><span class="preprocessor">#define CSR_TDATA2_DATA_SET(x) (((uint32_t)(x) &lt;&lt; CSR_TDATA2_DATA_SHIFT) &amp; CSR_TDATA2_DATA_MASK)</span></div>
<div class="line"><a id="l01909" name="l01909"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a177bdce4a9633fe7fb4b408f3a1bb1d3"> 1909</a></span><span class="preprocessor">#define CSR_TDATA2_DATA_GET(x) (((uint32_t)(x) &amp; CSR_TDATA2_DATA_MASK) &gt;&gt; CSR_TDATA2_DATA_SHIFT)</span></div>
<div class="line"><a id="l01910" name="l01910"></a><span class="lineno"> 1910</span> </div>
<div class="line"><a id="l01911" name="l01911"></a><span class="lineno"> 1911</span><span class="comment">/* Bitfield definition for register: TDATA3 */</span></div>
<div class="line"><a id="l01912" name="l01912"></a><span class="lineno"> 1912</span><span class="comment">/*</span></div>
<div class="line"><a id="l01913" name="l01913"></a><span class="lineno"> 1913</span><span class="comment"> * DATA (RW)</span></div>
<div class="line"><a id="l01914" name="l01914"></a><span class="lineno"> 1914</span><span class="comment"> *</span></div>
<div class="line"><a id="l01915" name="l01915"></a><span class="lineno"> 1915</span><span class="comment"> * This register provides accesses to the tdata3 register of the currently selected trigger registers selected by the tselect register, and it holds trigger-specific data..</span></div>
<div class="line"><a id="l01916" name="l01916"></a><span class="lineno"> 1916</span><span class="comment"> */</span></div>
<div class="line"><a id="l01917" name="l01917"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#af64f7dc26051ce455e1874f367b0bf2b"> 1917</a></span><span class="preprocessor">#define CSR_TDATA3_DATA_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l01918" name="l01918"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#adb8a874579659c6a3f4d2a7caf799de0"> 1918</a></span><span class="preprocessor">#define CSR_TDATA3_DATA_SHIFT (0U)</span></div>
<div class="line"><a id="l01919" name="l01919"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a740c2a2f74e20a5f880fc51833f8b920"> 1919</a></span><span class="preprocessor">#define CSR_TDATA3_DATA_SET(x) (((uint32_t)(x) &lt;&lt; CSR_TDATA3_DATA_SHIFT) &amp; CSR_TDATA3_DATA_MASK)</span></div>
<div class="line"><a id="l01920" name="l01920"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a50a56262deaa93919d0e05b198866030"> 1920</a></span><span class="preprocessor">#define CSR_TDATA3_DATA_GET(x) (((uint32_t)(x) &amp; CSR_TDATA3_DATA_MASK) &gt;&gt; CSR_TDATA3_DATA_SHIFT)</span></div>
<div class="line"><a id="l01921" name="l01921"></a><span class="lineno"> 1921</span> </div>
<div class="line"><a id="l01922" name="l01922"></a><span class="lineno"> 1922</span><span class="comment">/* Bitfield definition for register: TEXTRA */</span></div>
<div class="line"><a id="l01923" name="l01923"></a><span class="lineno"> 1923</span><span class="comment">/*</span></div>
<div class="line"><a id="l01924" name="l01924"></a><span class="lineno"> 1924</span><span class="comment"> * MVALUE (RW)</span></div>
<div class="line"><a id="l01925" name="l01925"></a><span class="lineno"> 1925</span><span class="comment"> *</span></div>
<div class="line"><a id="l01926" name="l01926"></a><span class="lineno"> 1926</span><span class="comment"> * Data used together with MSELECT.</span></div>
<div class="line"><a id="l01927" name="l01927"></a><span class="lineno"> 1927</span><span class="comment"> */</span></div>
<div class="line"><a id="l01928" name="l01928"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a0fe649f3d5e91b2df314933ad9faf0ed"> 1928</a></span><span class="preprocessor">#define CSR_TEXTRA_MVALUE_MASK (0xFC000000UL)</span></div>
<div class="line"><a id="l01929" name="l01929"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a34f4a0b502a2e09bdb4d1891023d6695"> 1929</a></span><span class="preprocessor">#define CSR_TEXTRA_MVALUE_SHIFT (26U)</span></div>
<div class="line"><a id="l01930" name="l01930"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a7d66817f24dda9a7e9230db43e875780"> 1930</a></span><span class="preprocessor">#define CSR_TEXTRA_MVALUE_SET(x) (((uint32_t)(x) &lt;&lt; CSR_TEXTRA_MVALUE_SHIFT) &amp; CSR_TEXTRA_MVALUE_MASK)</span></div>
<div class="line"><a id="l01931" name="l01931"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a092e552fa61a304d1e7277e2c27a4379"> 1931</a></span><span class="preprocessor">#define CSR_TEXTRA_MVALUE_GET(x) (((uint32_t)(x) &amp; CSR_TEXTRA_MVALUE_MASK) &gt;&gt; CSR_TEXTRA_MVALUE_SHIFT)</span></div>
<div class="line"><a id="l01932" name="l01932"></a><span class="lineno"> 1932</span> </div>
<div class="line"><a id="l01933" name="l01933"></a><span class="lineno"> 1933</span><span class="comment">/*</span></div>
<div class="line"><a id="l01934" name="l01934"></a><span class="lineno"> 1934</span><span class="comment"> * MSELECT (RW)</span></div>
<div class="line"><a id="l01935" name="l01935"></a><span class="lineno"> 1935</span><span class="comment"> *</span></div>
<div class="line"><a id="l01936" name="l01936"></a><span class="lineno"> 1936</span><span class="comment"> * 0:Ignore MVALUE.</span></div>
<div class="line"><a id="l01937" name="l01937"></a><span class="lineno"> 1937</span><span class="comment"> * 1:This trigger will only match if the lower bits of mcontext equal MVALUE.</span></div>
<div class="line"><a id="l01938" name="l01938"></a><span class="lineno"> 1938</span><span class="comment"> */</span></div>
<div class="line"><a id="l01939" name="l01939"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a53815024336f9141208fe334ac589523"> 1939</a></span><span class="preprocessor">#define CSR_TEXTRA_MSELECT_MASK (0x2000000UL)</span></div>
<div class="line"><a id="l01940" name="l01940"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#ac2ad7000f5741d6cccb3e2421c655669"> 1940</a></span><span class="preprocessor">#define CSR_TEXTRA_MSELECT_SHIFT (25U)</span></div>
<div class="line"><a id="l01941" name="l01941"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a3767df23f8be547a4712c6ef145c2ec7"> 1941</a></span><span class="preprocessor">#define CSR_TEXTRA_MSELECT_SET(x) (((uint32_t)(x) &lt;&lt; CSR_TEXTRA_MSELECT_SHIFT) &amp; CSR_TEXTRA_MSELECT_MASK)</span></div>
<div class="line"><a id="l01942" name="l01942"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#ae453dd66f72f29ff8a08fd4331a73c65"> 1942</a></span><span class="preprocessor">#define CSR_TEXTRA_MSELECT_GET(x) (((uint32_t)(x) &amp; CSR_TEXTRA_MSELECT_MASK) &gt;&gt; CSR_TEXTRA_MSELECT_SHIFT)</span></div>
<div class="line"><a id="l01943" name="l01943"></a><span class="lineno"> 1943</span> </div>
<div class="line"><a id="l01944" name="l01944"></a><span class="lineno"> 1944</span><span class="comment">/*</span></div>
<div class="line"><a id="l01945" name="l01945"></a><span class="lineno"> 1945</span><span class="comment"> * SVALUE (RW)</span></div>
<div class="line"><a id="l01946" name="l01946"></a><span class="lineno"> 1946</span><span class="comment"> *</span></div>
<div class="line"><a id="l01947" name="l01947"></a><span class="lineno"> 1947</span><span class="comment"> * Data used together with SSELECT.</span></div>
<div class="line"><a id="l01948" name="l01948"></a><span class="lineno"> 1948</span><span class="comment"> */</span></div>
<div class="line"><a id="l01949" name="l01949"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#aaf09780c5f851751023d9da710e76153"> 1949</a></span><span class="preprocessor">#define CSR_TEXTRA_SVALUE_MASK (0x7FCU)</span></div>
<div class="line"><a id="l01950" name="l01950"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a8f3c732326ba1d7670102dcc369b66fc"> 1950</a></span><span class="preprocessor">#define CSR_TEXTRA_SVALUE_SHIFT (2U)</span></div>
<div class="line"><a id="l01951" name="l01951"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a986a6e6101edb733009b3fc4a261c244"> 1951</a></span><span class="preprocessor">#define CSR_TEXTRA_SVALUE_SET(x) (((uint32_t)(x) &lt;&lt; CSR_TEXTRA_SVALUE_SHIFT) &amp; CSR_TEXTRA_SVALUE_MASK)</span></div>
<div class="line"><a id="l01952" name="l01952"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a7e66aa6c5f4515533c8e8f7507819896"> 1952</a></span><span class="preprocessor">#define CSR_TEXTRA_SVALUE_GET(x) (((uint32_t)(x) &amp; CSR_TEXTRA_SVALUE_MASK) &gt;&gt; CSR_TEXTRA_SVALUE_SHIFT)</span></div>
<div class="line"><a id="l01953" name="l01953"></a><span class="lineno"> 1953</span> </div>
<div class="line"><a id="l01954" name="l01954"></a><span class="lineno"> 1954</span><span class="comment">/*</span></div>
<div class="line"><a id="l01955" name="l01955"></a><span class="lineno"> 1955</span><span class="comment"> * SSELECT (RW)</span></div>
<div class="line"><a id="l01956" name="l01956"></a><span class="lineno"> 1956</span><span class="comment"> *</span></div>
<div class="line"><a id="l01957" name="l01957"></a><span class="lineno"> 1957</span><span class="comment"> * 0:Ignore MVALUE</span></div>
<div class="line"><a id="l01958" name="l01958"></a><span class="lineno"> 1958</span><span class="comment"> * 1:This trigger will only match if the lower bits of scontext equal SVALUE</span></div>
<div class="line"><a id="l01959" name="l01959"></a><span class="lineno"> 1959</span><span class="comment"> * 2This trigger will only match if satp.ASID equals SVALUE.</span></div>
<div class="line"><a id="l01960" name="l01960"></a><span class="lineno"> 1960</span><span class="comment"> */</span></div>
<div class="line"><a id="l01961" name="l01961"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a0b1f86cf31a5c49598c8ef28c29f9295"> 1961</a></span><span class="preprocessor">#define CSR_TEXTRA_SSELECT_MASK (0x3U)</span></div>
<div class="line"><a id="l01962" name="l01962"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a55f233b952568c796429bf9c201ada4e"> 1962</a></span><span class="preprocessor">#define CSR_TEXTRA_SSELECT_SHIFT (0U)</span></div>
<div class="line"><a id="l01963" name="l01963"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a67ecad35a2235d96388d825c5e977cf9"> 1963</a></span><span class="preprocessor">#define CSR_TEXTRA_SSELECT_SET(x) (((uint32_t)(x) &lt;&lt; CSR_TEXTRA_SSELECT_SHIFT) &amp; CSR_TEXTRA_SSELECT_MASK)</span></div>
<div class="line"><a id="l01964" name="l01964"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#ae628203b8f9b2ca484fd2a798a0ec276"> 1964</a></span><span class="preprocessor">#define CSR_TEXTRA_SSELECT_GET(x) (((uint32_t)(x) &amp; CSR_TEXTRA_SSELECT_MASK) &gt;&gt; CSR_TEXTRA_SSELECT_SHIFT)</span></div>
<div class="line"><a id="l01965" name="l01965"></a><span class="lineno"> 1965</span> </div>
<div class="line"><a id="l01966" name="l01966"></a><span class="lineno"> 1966</span><span class="comment">/* Bitfield definition for register: TINFO */</span></div>
<div class="line"><a id="l01967" name="l01967"></a><span class="lineno"> 1967</span><span class="comment">/*</span></div>
<div class="line"><a id="l01968" name="l01968"></a><span class="lineno"> 1968</span><span class="comment"> * INFO (RO)</span></div>
<div class="line"><a id="l01969" name="l01969"></a><span class="lineno"> 1969</span><span class="comment"> *</span></div>
<div class="line"><a id="l01970" name="l01970"></a><span class="lineno"> 1970</span><span class="comment"> * One bit for each possible type in tdata1. Bit N corresponds to type N. If the bit is set, then that</span></div>
<div class="line"><a id="l01971" name="l01971"></a><span class="lineno"> 1971</span><span class="comment"> * type is supported by the currently selected trigger. If the currently selected trigger does not exist, this field contains 1.</span></div>
<div class="line"><a id="l01972" name="l01972"></a><span class="lineno"> 1972</span><span class="comment"> * 0:When this bit is set, there is no trigger at this tselect</span></div>
<div class="line"><a id="l01973" name="l01973"></a><span class="lineno"> 1973</span><span class="comment"> * 1:Reserved and hardwired to 0.</span></div>
<div class="line"><a id="l01974" name="l01974"></a><span class="lineno"> 1974</span><span class="comment"> * 2When this bit is set, the selected trigger supports type of address/data match trigger</span></div>
<div class="line"><a id="l01975" name="l01975"></a><span class="lineno"> 1975</span><span class="comment"> * 3:When this bit is set, the selected trigger supports type of instruction count trigger.</span></div>
<div class="line"><a id="l01976" name="l01976"></a><span class="lineno"> 1976</span><span class="comment"> * 4:When this bit is set, the selected trigger supports type of interrupt trigger</span></div>
<div class="line"><a id="l01977" name="l01977"></a><span class="lineno"> 1977</span><span class="comment"> * 5:When this bit is set, the selected trigger supports type of exception trigger</span></div>
<div class="line"><a id="l01978" name="l01978"></a><span class="lineno"> 1978</span><span class="comment"> * 15:When this bit is set, the selected trigger exists (so enumeration shouldnt terminate), but is not currently available.</span></div>
<div class="line"><a id="l01979" name="l01979"></a><span class="lineno"> 1979</span><span class="comment"> * Others:Reserved for future use.</span></div>
<div class="line"><a id="l01980" name="l01980"></a><span class="lineno"> 1980</span><span class="comment"> */</span></div>
<div class="line"><a id="l01981" name="l01981"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a125c91418839915af138f96079bd8f4a"> 1981</a></span><span class="preprocessor">#define CSR_TINFO_INFO_MASK (0xFFFFU)</span></div>
<div class="line"><a id="l01982" name="l01982"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a8c08b2199cda1797775419b1de622a71"> 1982</a></span><span class="preprocessor">#define CSR_TINFO_INFO_SHIFT (0U)</span></div>
<div class="line"><a id="l01983" name="l01983"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a72600c12fe6a68378f952355287f222d"> 1983</a></span><span class="preprocessor">#define CSR_TINFO_INFO_GET(x) (((uint32_t)(x) &amp; CSR_TINFO_INFO_MASK) &gt;&gt; CSR_TINFO_INFO_SHIFT)</span></div>
<div class="line"><a id="l01984" name="l01984"></a><span class="lineno"> 1984</span> </div>
<div class="line"><a id="l01985" name="l01985"></a><span class="lineno"> 1985</span><span class="comment">/* Bitfield definition for register: TCONTROL */</span></div>
<div class="line"><a id="l01986" name="l01986"></a><span class="lineno"> 1986</span><span class="comment">/*</span></div>
<div class="line"><a id="l01987" name="l01987"></a><span class="lineno"> 1987</span><span class="comment"> * MPTE (RW)</span></div>
<div class="line"><a id="l01988" name="l01988"></a><span class="lineno"> 1988</span><span class="comment"> *</span></div>
<div class="line"><a id="l01989" name="l01989"></a><span class="lineno"> 1989</span><span class="comment"> * M-mode previous trigger enable field. When a trap into M-mode is taken, MPTE is set to the value of MTE.</span></div>
<div class="line"><a id="l01990" name="l01990"></a><span class="lineno"> 1990</span><span class="comment"> */</span></div>
<div class="line"><a id="l01991" name="l01991"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a8ed1a1d8c14cd614cdfeedf05d1aa584"> 1991</a></span><span class="preprocessor">#define CSR_TCONTROL_MPTE_MASK (0x80U)</span></div>
<div class="line"><a id="l01992" name="l01992"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#ac0fa0880e024f1f9c1c21ecdbb0869dd"> 1992</a></span><span class="preprocessor">#define CSR_TCONTROL_MPTE_SHIFT (7U)</span></div>
<div class="line"><a id="l01993" name="l01993"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#ad80388bbc45fc6dcf7b7d54e3aafe502"> 1993</a></span><span class="preprocessor">#define CSR_TCONTROL_MPTE_SET(x) (((uint32_t)(x) &lt;&lt; CSR_TCONTROL_MPTE_SHIFT) &amp; CSR_TCONTROL_MPTE_MASK)</span></div>
<div class="line"><a id="l01994" name="l01994"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a129ab04413043c95777d63c924437b2a"> 1994</a></span><span class="preprocessor">#define CSR_TCONTROL_MPTE_GET(x) (((uint32_t)(x) &amp; CSR_TCONTROL_MPTE_MASK) &gt;&gt; CSR_TCONTROL_MPTE_SHIFT)</span></div>
<div class="line"><a id="l01995" name="l01995"></a><span class="lineno"> 1995</span> </div>
<div class="line"><a id="l01996" name="l01996"></a><span class="lineno"> 1996</span><span class="comment">/*</span></div>
<div class="line"><a id="l01997" name="l01997"></a><span class="lineno"> 1997</span><span class="comment"> * MTE (RW)</span></div>
<div class="line"><a id="l01998" name="l01998"></a><span class="lineno"> 1998</span><span class="comment"> *</span></div>
<div class="line"><a id="l01999" name="l01999"></a><span class="lineno"> 1999</span><span class="comment"> * M-mode trigger enable field. When a trap into M-mode is taken, MTE is set to 0. When the MRET instruction is executed, MTE is set to the value of MPTE.</span></div>
<div class="line"><a id="l02000" name="l02000"></a><span class="lineno"> 2000</span><span class="comment"> * 0:Triggers do not match/fire while the hart is in M-mode.</span></div>
<div class="line"><a id="l02001" name="l02001"></a><span class="lineno"> 2001</span><span class="comment"> * 1:Triggers do match/fire while the hart is in M-mode.</span></div>
<div class="line"><a id="l02002" name="l02002"></a><span class="lineno"> 2002</span><span class="comment"> */</span></div>
<div class="line"><a id="l02003" name="l02003"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a231228831ab7f1ffc362841035be4494"> 2003</a></span><span class="preprocessor">#define CSR_TCONTROL_MTE_MASK (0x8U)</span></div>
<div class="line"><a id="l02004" name="l02004"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a5d84d89c27a3048fc1dd7618085825e4"> 2004</a></span><span class="preprocessor">#define CSR_TCONTROL_MTE_SHIFT (3U)</span></div>
<div class="line"><a id="l02005" name="l02005"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#afbf255eaaa38b7001d9a708facb86aa2"> 2005</a></span><span class="preprocessor">#define CSR_TCONTROL_MTE_SET(x) (((uint32_t)(x) &lt;&lt; CSR_TCONTROL_MTE_SHIFT) &amp; CSR_TCONTROL_MTE_MASK)</span></div>
<div class="line"><a id="l02006" name="l02006"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#adcae5ee1c735a2bfd67a8acfd12feed6"> 2006</a></span><span class="preprocessor">#define CSR_TCONTROL_MTE_GET(x) (((uint32_t)(x) &amp; CSR_TCONTROL_MTE_MASK) &gt;&gt; CSR_TCONTROL_MTE_SHIFT)</span></div>
<div class="line"><a id="l02007" name="l02007"></a><span class="lineno"> 2007</span> </div>
<div class="line"><a id="l02008" name="l02008"></a><span class="lineno"> 2008</span><span class="comment">/* Bitfield definition for register: MCONTEXT */</span></div>
<div class="line"><a id="l02009" name="l02009"></a><span class="lineno"> 2009</span><span class="comment">/*</span></div>
<div class="line"><a id="l02010" name="l02010"></a><span class="lineno"> 2010</span><span class="comment"> * MCONTEXT (RW)</span></div>
<div class="line"><a id="l02011" name="l02011"></a><span class="lineno"> 2011</span><span class="comment"> *</span></div>
<div class="line"><a id="l02012" name="l02012"></a><span class="lineno"> 2012</span><span class="comment"> * Machine mode software can write a context number to this register, which can be used to set triggers that only fire in that specific context.</span></div>
<div class="line"><a id="l02013" name="l02013"></a><span class="lineno"> 2013</span><span class="comment"> */</span></div>
<div class="line"><a id="l02014" name="l02014"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#af1523b6428d69c4929f8d39d6ca2b977"> 2014</a></span><span class="preprocessor">#define CSR_MCONTEXT_MCONTEXT_MASK (0x3FU)</span></div>
<div class="line"><a id="l02015" name="l02015"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#af84d20da7d8d89c15547bfe1ad5138b5"> 2015</a></span><span class="preprocessor">#define CSR_MCONTEXT_MCONTEXT_SHIFT (0U)</span></div>
<div class="line"><a id="l02016" name="l02016"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a788173d8928709a285bf799c9ba4861c"> 2016</a></span><span class="preprocessor">#define CSR_MCONTEXT_MCONTEXT_SET(x) (((uint32_t)(x) &lt;&lt; CSR_MCONTEXT_MCONTEXT_SHIFT) &amp; CSR_MCONTEXT_MCONTEXT_MASK)</span></div>
<div class="line"><a id="l02017" name="l02017"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a78e0e2edba313217ee9d92186baf1409"> 2017</a></span><span class="preprocessor">#define CSR_MCONTEXT_MCONTEXT_GET(x) (((uint32_t)(x) &amp; CSR_MCONTEXT_MCONTEXT_MASK) &gt;&gt; CSR_MCONTEXT_MCONTEXT_SHIFT)</span></div>
<div class="line"><a id="l02018" name="l02018"></a><span class="lineno"> 2018</span> </div>
<div class="line"><a id="l02019" name="l02019"></a><span class="lineno"> 2019</span><span class="comment">/* Bitfield definition for register: SCONTEXT */</span></div>
<div class="line"><a id="l02020" name="l02020"></a><span class="lineno"> 2020</span><span class="comment">/*</span></div>
<div class="line"><a id="l02021" name="l02021"></a><span class="lineno"> 2021</span><span class="comment"> * SCONTEXT (RW)</span></div>
<div class="line"><a id="l02022" name="l02022"></a><span class="lineno"> 2022</span><span class="comment"> *</span></div>
<div class="line"><a id="l02023" name="l02023"></a><span class="lineno"> 2023</span><span class="comment"> * Machine mode software can write a context number to this register, which can be used to set triggers that only fire in that specific context.</span></div>
<div class="line"><a id="l02024" name="l02024"></a><span class="lineno"> 2024</span><span class="comment"> */</span></div>
<div class="line"><a id="l02025" name="l02025"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a832f5a0b82d3926a8536ad7bac868812"> 2025</a></span><span class="preprocessor">#define CSR_SCONTEXT_SCONTEXT_MASK (0x1FFU)</span></div>
<div class="line"><a id="l02026" name="l02026"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a24093f8c1de0090779150d9a8276562b"> 2026</a></span><span class="preprocessor">#define CSR_SCONTEXT_SCONTEXT_SHIFT (0U)</span></div>
<div class="line"><a id="l02027" name="l02027"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#ac6cd1f83f978b957d6102176e53f5318"> 2027</a></span><span class="preprocessor">#define CSR_SCONTEXT_SCONTEXT_SET(x) (((uint32_t)(x) &lt;&lt; CSR_SCONTEXT_SCONTEXT_SHIFT) &amp; CSR_SCONTEXT_SCONTEXT_MASK)</span></div>
<div class="line"><a id="l02028" name="l02028"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a5b56b36ea3180c0f5533490ec34c1e95"> 2028</a></span><span class="preprocessor">#define CSR_SCONTEXT_SCONTEXT_GET(x) (((uint32_t)(x) &amp; CSR_SCONTEXT_SCONTEXT_MASK) &gt;&gt; CSR_SCONTEXT_SCONTEXT_SHIFT)</span></div>
<div class="line"><a id="l02029" name="l02029"></a><span class="lineno"> 2029</span> </div>
<div class="line"><a id="l02030" name="l02030"></a><span class="lineno"> 2030</span><span class="comment">/* Bitfield definition for register: DCSR */</span></div>
<div class="line"><a id="l02031" name="l02031"></a><span class="lineno"> 2031</span><span class="comment">/*</span></div>
<div class="line"><a id="l02032" name="l02032"></a><span class="lineno"> 2032</span><span class="comment"> * XDEBUGVER (RO)</span></div>
<div class="line"><a id="l02033" name="l02033"></a><span class="lineno"> 2033</span><span class="comment"> *</span></div>
<div class="line"><a id="l02034" name="l02034"></a><span class="lineno"> 2034</span><span class="comment"> * Version of the external debugger. 0 indicates that no external debugger exists and 4 indicates that the external debugger conforms to the RISC-V External Debug Support (TD003) V0.13</span></div>
<div class="line"><a id="l02035" name="l02035"></a><span class="lineno"> 2035</span><span class="comment"> */</span></div>
<div class="line"><a id="l02036" name="l02036"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#abdc7fc9984e3d75a02972133ecfad6d2"> 2036</a></span><span class="preprocessor">#define CSR_DCSR_XDEBUGVER_MASK (0xF0000000UL)</span></div>
<div class="line"><a id="l02037" name="l02037"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a37bec4b5f7818235873e1644d707315e"> 2037</a></span><span class="preprocessor">#define CSR_DCSR_XDEBUGVER_SHIFT (28U)</span></div>
<div class="line"><a id="l02038" name="l02038"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a3883543a1001230071734c7f35fe5898"> 2038</a></span><span class="preprocessor">#define CSR_DCSR_XDEBUGVER_GET(x) (((uint32_t)(x) &amp; CSR_DCSR_XDEBUGVER_MASK) &gt;&gt; CSR_DCSR_XDEBUGVER_SHIFT)</span></div>
<div class="line"><a id="l02039" name="l02039"></a><span class="lineno"> 2039</span> </div>
<div class="line"><a id="l02040" name="l02040"></a><span class="lineno"> 2040</span><span class="comment">/*</span></div>
<div class="line"><a id="l02041" name="l02041"></a><span class="lineno"> 2041</span><span class="comment"> * EBREAKM (RW)</span></div>
<div class="line"><a id="l02042" name="l02042"></a><span class="lineno"> 2042</span><span class="comment"> *</span></div>
<div class="line"><a id="l02043" name="l02043"></a><span class="lineno"> 2043</span><span class="comment"> * This bit controls the behavior of EBREAK instructions in Machine Mode</span></div>
<div class="line"><a id="l02044" name="l02044"></a><span class="lineno"> 2044</span><span class="comment"> * 0:Generate a regular breakpoint exception</span></div>
<div class="line"><a id="l02045" name="l02045"></a><span class="lineno"> 2045</span><span class="comment"> * 1:Enter Debug Mode</span></div>
<div class="line"><a id="l02046" name="l02046"></a><span class="lineno"> 2046</span><span class="comment"> */</span></div>
<div class="line"><a id="l02047" name="l02047"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#af90f1224e590ecbcae2340cc95c6b627"> 2047</a></span><span class="preprocessor">#define CSR_DCSR_EBREAKM_MASK (0x8000U)</span></div>
<div class="line"><a id="l02048" name="l02048"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#ae8a48cc3c4c211a40339ca16dee61280"> 2048</a></span><span class="preprocessor">#define CSR_DCSR_EBREAKM_SHIFT (15U)</span></div>
<div class="line"><a id="l02049" name="l02049"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#afa7a8e2922a28e6a1ff19c603228ebe6"> 2049</a></span><span class="preprocessor">#define CSR_DCSR_EBREAKM_SET(x) (((uint32_t)(x) &lt;&lt; CSR_DCSR_EBREAKM_SHIFT) &amp; CSR_DCSR_EBREAKM_MASK)</span></div>
<div class="line"><a id="l02050" name="l02050"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a2149bf28ff8f40e1d2fc18a134ee0c39"> 2050</a></span><span class="preprocessor">#define CSR_DCSR_EBREAKM_GET(x) (((uint32_t)(x) &amp; CSR_DCSR_EBREAKM_MASK) &gt;&gt; CSR_DCSR_EBREAKM_SHIFT)</span></div>
<div class="line"><a id="l02051" name="l02051"></a><span class="lineno"> 2051</span> </div>
<div class="line"><a id="l02052" name="l02052"></a><span class="lineno"> 2052</span><span class="comment">/*</span></div>
<div class="line"><a id="l02053" name="l02053"></a><span class="lineno"> 2053</span><span class="comment"> * EBREAKU (RW)</span></div>
<div class="line"><a id="l02054" name="l02054"></a><span class="lineno"> 2054</span><span class="comment"> *</span></div>
<div class="line"><a id="l02055" name="l02055"></a><span class="lineno"> 2055</span><span class="comment"> * This bit controls the behavior of EBREAK instructions in User/Application Mode</span></div>
<div class="line"><a id="l02056" name="l02056"></a><span class="lineno"> 2056</span><span class="comment"> * 0:Generate a regular breakpoint exception</span></div>
<div class="line"><a id="l02057" name="l02057"></a><span class="lineno"> 2057</span><span class="comment"> * 1:Enter Debug Mode</span></div>
<div class="line"><a id="l02058" name="l02058"></a><span class="lineno"> 2058</span><span class="comment"> */</span></div>
<div class="line"><a id="l02059" name="l02059"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#aa24c83b2b5889ef2c6e33c3b4049a4fa"> 2059</a></span><span class="preprocessor">#define CSR_DCSR_EBREAKU_MASK (0x1000U)</span></div>
<div class="line"><a id="l02060" name="l02060"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a12cceed5b55eddcb1972cb216b24fca1"> 2060</a></span><span class="preprocessor">#define CSR_DCSR_EBREAKU_SHIFT (12U)</span></div>
<div class="line"><a id="l02061" name="l02061"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a861f93dc1ff54b777ab8e8ce5435c03b"> 2061</a></span><span class="preprocessor">#define CSR_DCSR_EBREAKU_SET(x) (((uint32_t)(x) &lt;&lt; CSR_DCSR_EBREAKU_SHIFT) &amp; CSR_DCSR_EBREAKU_MASK)</span></div>
<div class="line"><a id="l02062" name="l02062"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#ad83861ad5747b16c387fd65656dea413"> 2062</a></span><span class="preprocessor">#define CSR_DCSR_EBREAKU_GET(x) (((uint32_t)(x) &amp; CSR_DCSR_EBREAKU_MASK) &gt;&gt; CSR_DCSR_EBREAKU_SHIFT)</span></div>
<div class="line"><a id="l02063" name="l02063"></a><span class="lineno"> 2063</span> </div>
<div class="line"><a id="l02064" name="l02064"></a><span class="lineno"> 2064</span><span class="comment">/*</span></div>
<div class="line"><a id="l02065" name="l02065"></a><span class="lineno"> 2065</span><span class="comment"> * STEPIE (RW)</span></div>
<div class="line"><a id="l02066" name="l02066"></a><span class="lineno"> 2066</span><span class="comment"> *</span></div>
<div class="line"><a id="l02067" name="l02067"></a><span class="lineno"> 2067</span><span class="comment"> * This bit controls whether interrupts are enabled during single stepping</span></div>
<div class="line"><a id="l02068" name="l02068"></a><span class="lineno"> 2068</span><span class="comment"> * 0:Disable interrupts during single stepping</span></div>
<div class="line"><a id="l02069" name="l02069"></a><span class="lineno"> 2069</span><span class="comment"> * 1:Allow interrupts in single stepping</span></div>
<div class="line"><a id="l02070" name="l02070"></a><span class="lineno"> 2070</span><span class="comment"> */</span></div>
<div class="line"><a id="l02071" name="l02071"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a92b7c206dd8ef78b3a386c89b8433142"> 2071</a></span><span class="preprocessor">#define CSR_DCSR_STEPIE_MASK (0x800U)</span></div>
<div class="line"><a id="l02072" name="l02072"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#ad093bf1ab4dcfeda40a910fc40fea71c"> 2072</a></span><span class="preprocessor">#define CSR_DCSR_STEPIE_SHIFT (11U)</span></div>
<div class="line"><a id="l02073" name="l02073"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a09a3d5035ef921e0c1e50e3a858ab9b4"> 2073</a></span><span class="preprocessor">#define CSR_DCSR_STEPIE_SET(x) (((uint32_t)(x) &lt;&lt; CSR_DCSR_STEPIE_SHIFT) &amp; CSR_DCSR_STEPIE_MASK)</span></div>
<div class="line"><a id="l02074" name="l02074"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a60705b1a85449b73693fd463853abad2"> 2074</a></span><span class="preprocessor">#define CSR_DCSR_STEPIE_GET(x) (((uint32_t)(x) &amp; CSR_DCSR_STEPIE_MASK) &gt;&gt; CSR_DCSR_STEPIE_SHIFT)</span></div>
<div class="line"><a id="l02075" name="l02075"></a><span class="lineno"> 2075</span> </div>
<div class="line"><a id="l02076" name="l02076"></a><span class="lineno"> 2076</span><span class="comment">/*</span></div>
<div class="line"><a id="l02077" name="l02077"></a><span class="lineno"> 2077</span><span class="comment"> * STOPCOUNT (RW)</span></div>
<div class="line"><a id="l02078" name="l02078"></a><span class="lineno"> 2078</span><span class="comment"> *</span></div>
<div class="line"><a id="l02079" name="l02079"></a><span class="lineno"> 2079</span><span class="comment"> * This bit controls whether performance counters are stopped in Debug Mode.</span></div>
<div class="line"><a id="l02080" name="l02080"></a><span class="lineno"> 2080</span><span class="comment"> * 0:Do not stop counters in Debug Mode</span></div>
<div class="line"><a id="l02081" name="l02081"></a><span class="lineno"> 2081</span><span class="comment"> * 1:Stop counters in Debug Mode</span></div>
<div class="line"><a id="l02082" name="l02082"></a><span class="lineno"> 2082</span><span class="comment"> */</span></div>
<div class="line"><a id="l02083" name="l02083"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a2b62c927ca2cc98d7bd0182401227486"> 2083</a></span><span class="preprocessor">#define CSR_DCSR_STOPCOUNT_MASK (0x400U)</span></div>
<div class="line"><a id="l02084" name="l02084"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#ab40e33f91767473c549d9c40ab66be17"> 2084</a></span><span class="preprocessor">#define CSR_DCSR_STOPCOUNT_SHIFT (10U)</span></div>
<div class="line"><a id="l02085" name="l02085"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a87c363bc1c95ba374d4ad1e27ce42b34"> 2085</a></span><span class="preprocessor">#define CSR_DCSR_STOPCOUNT_SET(x) (((uint32_t)(x) &lt;&lt; CSR_DCSR_STOPCOUNT_SHIFT) &amp; CSR_DCSR_STOPCOUNT_MASK)</span></div>
<div class="line"><a id="l02086" name="l02086"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#aa64942874eae636433f6635a7cef4e1f"> 2086</a></span><span class="preprocessor">#define CSR_DCSR_STOPCOUNT_GET(x) (((uint32_t)(x) &amp; CSR_DCSR_STOPCOUNT_MASK) &gt;&gt; CSR_DCSR_STOPCOUNT_SHIFT)</span></div>
<div class="line"><a id="l02087" name="l02087"></a><span class="lineno"> 2087</span> </div>
<div class="line"><a id="l02088" name="l02088"></a><span class="lineno"> 2088</span><span class="comment">/*</span></div>
<div class="line"><a id="l02089" name="l02089"></a><span class="lineno"> 2089</span><span class="comment"> * STOPTIME (RW)</span></div>
<div class="line"><a id="l02090" name="l02090"></a><span class="lineno"> 2090</span><span class="comment"> *</span></div>
<div class="line"><a id="l02091" name="l02091"></a><span class="lineno"> 2091</span><span class="comment"> * This bit controls whether timers are stopped in Debug Mode. The processor only drives its stoptime output pin to 1 if it is in Debug Mode and this bit is set. Integration effort is required to make timers in the platform observe this pin to really stop them.</span></div>
<div class="line"><a id="l02092" name="l02092"></a><span class="lineno"> 2092</span><span class="comment"> * 0:Do not stop timers in Debug Mode</span></div>
<div class="line"><a id="l02093" name="l02093"></a><span class="lineno"> 2093</span><span class="comment"> * 1:Stop timers in Debug Mode</span></div>
<div class="line"><a id="l02094" name="l02094"></a><span class="lineno"> 2094</span><span class="comment"> */</span></div>
<div class="line"><a id="l02095" name="l02095"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a22e1b10feb5ef2cafd1cdd8d4f4eb936"> 2095</a></span><span class="preprocessor">#define CSR_DCSR_STOPTIME_MASK (0x200U)</span></div>
<div class="line"><a id="l02096" name="l02096"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a4b2fa079969e2fe0955a7d7ebdd4f0bd"> 2096</a></span><span class="preprocessor">#define CSR_DCSR_STOPTIME_SHIFT (9U)</span></div>
<div class="line"><a id="l02097" name="l02097"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#aef6194a293175077b6676df314f2906c"> 2097</a></span><span class="preprocessor">#define CSR_DCSR_STOPTIME_SET(x) (((uint32_t)(x) &lt;&lt; CSR_DCSR_STOPTIME_SHIFT) &amp; CSR_DCSR_STOPTIME_MASK)</span></div>
<div class="line"><a id="l02098" name="l02098"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a082556c41fd7b1cfecc804339ec23da0"> 2098</a></span><span class="preprocessor">#define CSR_DCSR_STOPTIME_GET(x) (((uint32_t)(x) &amp; CSR_DCSR_STOPTIME_MASK) &gt;&gt; CSR_DCSR_STOPTIME_SHIFT)</span></div>
<div class="line"><a id="l02099" name="l02099"></a><span class="lineno"> 2099</span> </div>
<div class="line"><a id="l02100" name="l02100"></a><span class="lineno"> 2100</span><span class="comment">/*</span></div>
<div class="line"><a id="l02101" name="l02101"></a><span class="lineno"> 2101</span><span class="comment"> * CAUSE (RO)</span></div>
<div class="line"><a id="l02102" name="l02102"></a><span class="lineno"> 2102</span><span class="comment"> *</span></div>
<div class="line"><a id="l02103" name="l02103"></a><span class="lineno"> 2103</span><span class="comment"> * Reason why Debug Mode was entered. When there are multiple reasons to enter Debug Mode, the priority to determine the CAUSE value will be: trigger module &gt; EBREAK &gt; halt-on-reset &gt; halt request &gt; single step. Halt requests are requests issued by the external debugger</span></div>
<div class="line"><a id="l02104" name="l02104"></a><span class="lineno"> 2104</span><span class="comment"> * 0:Reserved</span></div>
<div class="line"><a id="l02105" name="l02105"></a><span class="lineno"> 2105</span><span class="comment"> * 1:EBREAK</span></div>
<div class="line"><a id="l02106" name="l02106"></a><span class="lineno"> 2106</span><span class="comment"> * 2:Trigger module</span></div>
<div class="line"><a id="l02107" name="l02107"></a><span class="lineno"> 2107</span><span class="comment"> * 3:Halt request</span></div>
<div class="line"><a id="l02108" name="l02108"></a><span class="lineno"> 2108</span><span class="comment"> * 4:Single step</span></div>
<div class="line"><a id="l02109" name="l02109"></a><span class="lineno"> 2109</span><span class="comment"> * 5:Halt-on-reset</span></div>
<div class="line"><a id="l02110" name="l02110"></a><span class="lineno"> 2110</span><span class="comment"> * 6-7:Reserved</span></div>
<div class="line"><a id="l02111" name="l02111"></a><span class="lineno"> 2111</span><span class="comment"> */</span></div>
<div class="line"><a id="l02112" name="l02112"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#ae299643f098b297622b578341ce96ea2"> 2112</a></span><span class="preprocessor">#define CSR_DCSR_CAUSE_MASK (0x1C0U)</span></div>
<div class="line"><a id="l02113" name="l02113"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a8e459c05241ec95f8819e32ca0d0d3ee"> 2113</a></span><span class="preprocessor">#define CSR_DCSR_CAUSE_SHIFT (6U)</span></div>
<div class="line"><a id="l02114" name="l02114"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a93b57524d42dc5bbe5c35831032eb6b3"> 2114</a></span><span class="preprocessor">#define CSR_DCSR_CAUSE_GET(x) (((uint32_t)(x) &amp; CSR_DCSR_CAUSE_MASK) &gt;&gt; CSR_DCSR_CAUSE_SHIFT)</span></div>
<div class="line"><a id="l02115" name="l02115"></a><span class="lineno"> 2115</span> </div>
<div class="line"><a id="l02116" name="l02116"></a><span class="lineno"> 2116</span><span class="comment">/*</span></div>
<div class="line"><a id="l02117" name="l02117"></a><span class="lineno"> 2117</span><span class="comment"> * MPRVEN (RW)</span></div>
<div class="line"><a id="l02118" name="l02118"></a><span class="lineno"> 2118</span><span class="comment"> *</span></div>
<div class="line"><a id="l02119" name="l02119"></a><span class="lineno"> 2119</span><span class="comment"> * This bit controls whether mstatus.MPRV takes effect in Debug Mode.</span></div>
<div class="line"><a id="l02120" name="l02120"></a><span class="lineno"> 2120</span><span class="comment"> * 0:MPRV in mstatus is ignored in Debug Mode.</span></div>
<div class="line"><a id="l02121" name="l02121"></a><span class="lineno"> 2121</span><span class="comment"> * 1:MPRV in mstatus takes effect in Debug Mode.</span></div>
<div class="line"><a id="l02122" name="l02122"></a><span class="lineno"> 2122</span><span class="comment"> */</span></div>
<div class="line"><a id="l02123" name="l02123"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a9bff13201512971126dba7c359349027"> 2123</a></span><span class="preprocessor">#define CSR_DCSR_MPRVEN_MASK (0x10U)</span></div>
<div class="line"><a id="l02124" name="l02124"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#af7933426f96625690d339c94256ee85a"> 2124</a></span><span class="preprocessor">#define CSR_DCSR_MPRVEN_SHIFT (4U)</span></div>
<div class="line"><a id="l02125" name="l02125"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a3c355d8c7f55702e5224a187d326589a"> 2125</a></span><span class="preprocessor">#define CSR_DCSR_MPRVEN_SET(x) (((uint32_t)(x) &lt;&lt; CSR_DCSR_MPRVEN_SHIFT) &amp; CSR_DCSR_MPRVEN_MASK)</span></div>
<div class="line"><a id="l02126" name="l02126"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a91dc2b8afdfb2627504cc16176accae1"> 2126</a></span><span class="preprocessor">#define CSR_DCSR_MPRVEN_GET(x) (((uint32_t)(x) &amp; CSR_DCSR_MPRVEN_MASK) &gt;&gt; CSR_DCSR_MPRVEN_SHIFT)</span></div>
<div class="line"><a id="l02127" name="l02127"></a><span class="lineno"> 2127</span> </div>
<div class="line"><a id="l02128" name="l02128"></a><span class="lineno"> 2128</span><span class="comment">/*</span></div>
<div class="line"><a id="l02129" name="l02129"></a><span class="lineno"> 2129</span><span class="comment"> * NMIP (RO)</span></div>
<div class="line"><a id="l02130" name="l02130"></a><span class="lineno"> 2130</span><span class="comment"> *</span></div>
<div class="line"><a id="l02131" name="l02131"></a><span class="lineno"> 2131</span><span class="comment"> * When this bit is set, there is a Non-Maskable-Interrupt (NMI) pending for the hart. Since an NMI can indicate a hardware error condition, reliable debugging may no longer be possible once this bit becomes set.</span></div>
<div class="line"><a id="l02132" name="l02132"></a><span class="lineno"> 2132</span><span class="comment"> */</span></div>
<div class="line"><a id="l02133" name="l02133"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a5b66edce5ff758a678facd0e64949fcc"> 2133</a></span><span class="preprocessor">#define CSR_DCSR_NMIP_MASK (0x8U)</span></div>
<div class="line"><a id="l02134" name="l02134"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a73a11d2073c918d31dab2e88684ae660"> 2134</a></span><span class="preprocessor">#define CSR_DCSR_NMIP_SHIFT (3U)</span></div>
<div class="line"><a id="l02135" name="l02135"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#ac86711de8f551b5325ce44b2e15f0948"> 2135</a></span><span class="preprocessor">#define CSR_DCSR_NMIP_GET(x) (((uint32_t)(x) &amp; CSR_DCSR_NMIP_MASK) &gt;&gt; CSR_DCSR_NMIP_SHIFT)</span></div>
<div class="line"><a id="l02136" name="l02136"></a><span class="lineno"> 2136</span> </div>
<div class="line"><a id="l02137" name="l02137"></a><span class="lineno"> 2137</span><span class="comment">/*</span></div>
<div class="line"><a id="l02138" name="l02138"></a><span class="lineno"> 2138</span><span class="comment"> * STEP (RW)</span></div>
<div class="line"><a id="l02139" name="l02139"></a><span class="lineno"> 2139</span><span class="comment"> *</span></div>
<div class="line"><a id="l02140" name="l02140"></a><span class="lineno"> 2140</span><span class="comment"> * This bit controls whether non-Debug Mode instruction execution is in the single step mode. When set, the hart returns to Debug Mode after a single instruction execution. If the instruction does not complete due to an exception, the hart will immediately enter Debug Mode before executing the trap handler, with appropriate exception registers set.</span></div>
<div class="line"><a id="l02141" name="l02141"></a><span class="lineno"> 2141</span><span class="comment"> * 0:Single Step Mode is off</span></div>
<div class="line"><a id="l02142" name="l02142"></a><span class="lineno"> 2142</span><span class="comment"> * 1:Single Step Mode is on</span></div>
<div class="line"><a id="l02143" name="l02143"></a><span class="lineno"> 2143</span><span class="comment"> */</span></div>
<div class="line"><a id="l02144" name="l02144"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a5bc5c9c820542263630830098eab4e61"> 2144</a></span><span class="preprocessor">#define CSR_DCSR_STEP_MASK (0x4U)</span></div>
<div class="line"><a id="l02145" name="l02145"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a5d16e025e0a9243cf5c105c9ee3d0f1c"> 2145</a></span><span class="preprocessor">#define CSR_DCSR_STEP_SHIFT (2U)</span></div>
<div class="line"><a id="l02146" name="l02146"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a2bd834f5a271354ee54f3f1b6be0887a"> 2146</a></span><span class="preprocessor">#define CSR_DCSR_STEP_SET(x) (((uint32_t)(x) &lt;&lt; CSR_DCSR_STEP_SHIFT) &amp; CSR_DCSR_STEP_MASK)</span></div>
<div class="line"><a id="l02147" name="l02147"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a814b88004c8836543fc49180da40082b"> 2147</a></span><span class="preprocessor">#define CSR_DCSR_STEP_GET(x) (((uint32_t)(x) &amp; CSR_DCSR_STEP_MASK) &gt;&gt; CSR_DCSR_STEP_SHIFT)</span></div>
<div class="line"><a id="l02148" name="l02148"></a><span class="lineno"> 2148</span> </div>
<div class="line"><a id="l02149" name="l02149"></a><span class="lineno"> 2149</span><span class="comment">/*</span></div>
<div class="line"><a id="l02150" name="l02150"></a><span class="lineno"> 2150</span><span class="comment"> * PRV (RW)</span></div>
<div class="line"><a id="l02151" name="l02151"></a><span class="lineno"> 2151</span><span class="comment"> *</span></div>
<div class="line"><a id="l02152" name="l02152"></a><span class="lineno"> 2152</span><span class="comment"> * The privilege level that the hart was operating in when Debug Mode was entered. The external debugger can modify this value to change the harts privilege level when exiting Debug Mode.</span></div>
<div class="line"><a id="l02153" name="l02153"></a><span class="lineno"> 2153</span><span class="comment"> * 0:User/Application</span></div>
<div class="line"><a id="l02154" name="l02154"></a><span class="lineno"> 2154</span><span class="comment"> * 1:Supervisor</span></div>
<div class="line"><a id="l02155" name="l02155"></a><span class="lineno"> 2155</span><span class="comment"> * 2:Reserved</span></div>
<div class="line"><a id="l02156" name="l02156"></a><span class="lineno"> 2156</span><span class="comment"> * 3:Machine</span></div>
<div class="line"><a id="l02157" name="l02157"></a><span class="lineno"> 2157</span><span class="comment"> */</span></div>
<div class="line"><a id="l02158" name="l02158"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a985ed6400dda29da0a2409d32c3f15e4"> 2158</a></span><span class="preprocessor">#define CSR_DCSR_PRV_MASK (0x3U)</span></div>
<div class="line"><a id="l02159" name="l02159"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#ae140606d9035da270a725b5aa7784f34"> 2159</a></span><span class="preprocessor">#define CSR_DCSR_PRV_SHIFT (0U)</span></div>
<div class="line"><a id="l02160" name="l02160"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#ac0a91fb8745f6b4aaef38366da27f379"> 2160</a></span><span class="preprocessor">#define CSR_DCSR_PRV_SET(x) (((uint32_t)(x) &lt;&lt; CSR_DCSR_PRV_SHIFT) &amp; CSR_DCSR_PRV_MASK)</span></div>
<div class="line"><a id="l02161" name="l02161"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a6cdc1af8458c17ced9bcc21fc93f5494"> 2161</a></span><span class="preprocessor">#define CSR_DCSR_PRV_GET(x) (((uint32_t)(x) &amp; CSR_DCSR_PRV_MASK) &gt;&gt; CSR_DCSR_PRV_SHIFT)</span></div>
<div class="line"><a id="l02162" name="l02162"></a><span class="lineno"> 2162</span> </div>
<div class="line"><a id="l02163" name="l02163"></a><span class="lineno"> 2163</span><span class="comment">/* Bitfield definition for register: DPC */</span></div>
<div class="line"><a id="l02164" name="l02164"></a><span class="lineno"> 2164</span><span class="comment">/*</span></div>
<div class="line"><a id="l02165" name="l02165"></a><span class="lineno"> 2165</span><span class="comment"> * DPC (RW)</span></div>
<div class="line"><a id="l02166" name="l02166"></a><span class="lineno"> 2166</span><span class="comment"> *</span></div>
<div class="line"><a id="l02167" name="l02167"></a><span class="lineno"> 2167</span><span class="comment"> * Debug Program Counter. Bit 0 is hardwired to 0.</span></div>
<div class="line"><a id="l02168" name="l02168"></a><span class="lineno"> 2168</span><span class="comment"> */</span></div>
<div class="line"><a id="l02169" name="l02169"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a26afab7765358a050ddef02221309ed6"> 2169</a></span><span class="preprocessor">#define CSR_DPC_DPC_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l02170" name="l02170"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#aceb09f62c36df66a547ff7aec28d985c"> 2170</a></span><span class="preprocessor">#define CSR_DPC_DPC_SHIFT (0U)</span></div>
<div class="line"><a id="l02171" name="l02171"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#af90f9c3ffd86f4ddb608b2dadd86483f"> 2171</a></span><span class="preprocessor">#define CSR_DPC_DPC_SET(x) (((uint32_t)(x) &lt;&lt; CSR_DPC_DPC_SHIFT) &amp; CSR_DPC_DPC_MASK)</span></div>
<div class="line"><a id="l02172" name="l02172"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#abc7d329ca50b92b3b40a8eb45f61e546"> 2172</a></span><span class="preprocessor">#define CSR_DPC_DPC_GET(x) (((uint32_t)(x) &amp; CSR_DPC_DPC_MASK) &gt;&gt; CSR_DPC_DPC_SHIFT)</span></div>
<div class="line"><a id="l02173" name="l02173"></a><span class="lineno"> 2173</span> </div>
<div class="line"><a id="l02174" name="l02174"></a><span class="lineno"> 2174</span><span class="comment">/* Bitfield definition for register: DSCRATCH0 */</span></div>
<div class="line"><a id="l02175" name="l02175"></a><span class="lineno"> 2175</span><span class="comment">/*</span></div>
<div class="line"><a id="l02176" name="l02176"></a><span class="lineno"> 2176</span><span class="comment"> * DSCRATCH (RO)</span></div>
<div class="line"><a id="l02177" name="l02177"></a><span class="lineno"> 2177</span><span class="comment"> *</span></div>
<div class="line"><a id="l02178" name="l02178"></a><span class="lineno"> 2178</span><span class="comment"> * A scratch register that is reserved for use by Debug Module.</span></div>
<div class="line"><a id="l02179" name="l02179"></a><span class="lineno"> 2179</span><span class="comment"> */</span></div>
<div class="line"><a id="l02180" name="l02180"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a634bc7ea7aff3882232e11e38e93d3a4"> 2180</a></span><span class="preprocessor">#define CSR_DSCRATCH0_DSCRATCH_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l02181" name="l02181"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#ab9c29debf6322699f70fad6ec3751baf"> 2181</a></span><span class="preprocessor">#define CSR_DSCRATCH0_DSCRATCH_SHIFT (0U)</span></div>
<div class="line"><a id="l02182" name="l02182"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a990fdd1f7b36a4b24676cef267e23c26"> 2182</a></span><span class="preprocessor">#define CSR_DSCRATCH0_DSCRATCH_GET(x) (((uint32_t)(x) &amp; CSR_DSCRATCH0_DSCRATCH_MASK) &gt;&gt; CSR_DSCRATCH0_DSCRATCH_SHIFT)</span></div>
<div class="line"><a id="l02183" name="l02183"></a><span class="lineno"> 2183</span> </div>
<div class="line"><a id="l02184" name="l02184"></a><span class="lineno"> 2184</span><span class="comment">/* Bitfield definition for register: DSCRATCH1 */</span></div>
<div class="line"><a id="l02185" name="l02185"></a><span class="lineno"> 2185</span><span class="comment">/*</span></div>
<div class="line"><a id="l02186" name="l02186"></a><span class="lineno"> 2186</span><span class="comment"> * DSCRATCH (RO)</span></div>
<div class="line"><a id="l02187" name="l02187"></a><span class="lineno"> 2187</span><span class="comment"> *</span></div>
<div class="line"><a id="l02188" name="l02188"></a><span class="lineno"> 2188</span><span class="comment"> * A scratch register that is reserved for use by Debug Module.</span></div>
<div class="line"><a id="l02189" name="l02189"></a><span class="lineno"> 2189</span><span class="comment"> */</span></div>
<div class="line"><a id="l02190" name="l02190"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#acffa7a243c6e3ddd7f9dfee60083cb76"> 2190</a></span><span class="preprocessor">#define CSR_DSCRATCH1_DSCRATCH_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l02191" name="l02191"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a2b9935ffb10689b763f115fa5112e01d"> 2191</a></span><span class="preprocessor">#define CSR_DSCRATCH1_DSCRATCH_SHIFT (0U)</span></div>
<div class="line"><a id="l02192" name="l02192"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a6a3b222f12282a2e2fa4e8d84e499b6b"> 2192</a></span><span class="preprocessor">#define CSR_DSCRATCH1_DSCRATCH_GET(x) (((uint32_t)(x) &amp; CSR_DSCRATCH1_DSCRATCH_MASK) &gt;&gt; CSR_DSCRATCH1_DSCRATCH_SHIFT)</span></div>
<div class="line"><a id="l02193" name="l02193"></a><span class="lineno"> 2193</span> </div>
<div class="line"><a id="l02194" name="l02194"></a><span class="lineno"> 2194</span><span class="comment">/* Bitfield definition for register: MCYCLE */</span></div>
<div class="line"><a id="l02195" name="l02195"></a><span class="lineno"> 2195</span><span class="comment">/*</span></div>
<div class="line"><a id="l02196" name="l02196"></a><span class="lineno"> 2196</span><span class="comment"> * COUNTER (RW)</span></div>
<div class="line"><a id="l02197" name="l02197"></a><span class="lineno"> 2197</span><span class="comment"> *</span></div>
<div class="line"><a id="l02198" name="l02198"></a><span class="lineno"> 2198</span><span class="comment"> * the lower 32 bits of Machine Cycle Counter</span></div>
<div class="line"><a id="l02199" name="l02199"></a><span class="lineno"> 2199</span><span class="comment"> */</span></div>
<div class="line"><a id="l02200" name="l02200"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#aaf7aeeae00d5a628e81f2474ceb92c35"> 2200</a></span><span class="preprocessor">#define CSR_MCYCLE_COUNTER_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l02201" name="l02201"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a76b48a61a992d6c2473d36301b8cca74"> 2201</a></span><span class="preprocessor">#define CSR_MCYCLE_COUNTER_SHIFT (0U)</span></div>
<div class="line"><a id="l02202" name="l02202"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#aa596961d9b58f5da372b8a997c03b18e"> 2202</a></span><span class="preprocessor">#define CSR_MCYCLE_COUNTER_SET(x) (((uint32_t)(x) &lt;&lt; CSR_MCYCLE_COUNTER_SHIFT) &amp; CSR_MCYCLE_COUNTER_MASK)</span></div>
<div class="line"><a id="l02203" name="l02203"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a89581853c3c9fac49ab9fc921cfeab71"> 2203</a></span><span class="preprocessor">#define CSR_MCYCLE_COUNTER_GET(x) (((uint32_t)(x) &amp; CSR_MCYCLE_COUNTER_MASK) &gt;&gt; CSR_MCYCLE_COUNTER_SHIFT)</span></div>
<div class="line"><a id="l02204" name="l02204"></a><span class="lineno"> 2204</span> </div>
<div class="line"><a id="l02205" name="l02205"></a><span class="lineno"> 2205</span><span class="comment">/* Bitfield definition for register: MINSTRET */</span></div>
<div class="line"><a id="l02206" name="l02206"></a><span class="lineno"> 2206</span><span class="comment">/*</span></div>
<div class="line"><a id="l02207" name="l02207"></a><span class="lineno"> 2207</span><span class="comment"> * COUNTER (RW)</span></div>
<div class="line"><a id="l02208" name="l02208"></a><span class="lineno"> 2208</span><span class="comment"> *</span></div>
<div class="line"><a id="l02209" name="l02209"></a><span class="lineno"> 2209</span><span class="comment"> * the lower 32 bits of Machine Instruction-Retired Counter</span></div>
<div class="line"><a id="l02210" name="l02210"></a><span class="lineno"> 2210</span><span class="comment"> */</span></div>
<div class="line"><a id="l02211" name="l02211"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a880d9ad208164e5df7642d8ad4482485"> 2211</a></span><span class="preprocessor">#define CSR_MINSTRET_COUNTER_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l02212" name="l02212"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#af665d6a277f259243207621bfdfd2e0b"> 2212</a></span><span class="preprocessor">#define CSR_MINSTRET_COUNTER_SHIFT (0U)</span></div>
<div class="line"><a id="l02213" name="l02213"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a70b0c7688ea6b348b56094779d5cf013"> 2213</a></span><span class="preprocessor">#define CSR_MINSTRET_COUNTER_SET(x) (((uint32_t)(x) &lt;&lt; CSR_MINSTRET_COUNTER_SHIFT) &amp; CSR_MINSTRET_COUNTER_MASK)</span></div>
<div class="line"><a id="l02214" name="l02214"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a065a3d3defcd88ab90e5f196f222d9be"> 2214</a></span><span class="preprocessor">#define CSR_MINSTRET_COUNTER_GET(x) (((uint32_t)(x) &amp; CSR_MINSTRET_COUNTER_MASK) &gt;&gt; CSR_MINSTRET_COUNTER_SHIFT)</span></div>
<div class="line"><a id="l02215" name="l02215"></a><span class="lineno"> 2215</span> </div>
<div class="line"><a id="l02216" name="l02216"></a><span class="lineno"> 2216</span><span class="comment">/* Bitfield definition for register: MHPMCOUNTER3 */</span></div>
<div class="line"><a id="l02217" name="l02217"></a><span class="lineno"> 2217</span><span class="comment">/*</span></div>
<div class="line"><a id="l02218" name="l02218"></a><span class="lineno"> 2218</span><span class="comment"> * COUNTER (RW)</span></div>
<div class="line"><a id="l02219" name="l02219"></a><span class="lineno"> 2219</span><span class="comment"> *</span></div>
<div class="line"><a id="l02220" name="l02220"></a><span class="lineno"> 2220</span><span class="comment"> * count the num- ber of events selected by mhpmevent3</span></div>
<div class="line"><a id="l02221" name="l02221"></a><span class="lineno"> 2221</span><span class="comment"> */</span></div>
<div class="line"><a id="l02222" name="l02222"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a17e56b727dfc95dd739d8f8a3456918a"> 2222</a></span><span class="preprocessor">#define CSR_MHPMCOUNTER3_COUNTER_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l02223" name="l02223"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a696ed018d69fda7ce594772890490ad2"> 2223</a></span><span class="preprocessor">#define CSR_MHPMCOUNTER3_COUNTER_SHIFT (0U)</span></div>
<div class="line"><a id="l02224" name="l02224"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a986159d608eba48057b9496a196f30e8"> 2224</a></span><span class="preprocessor">#define CSR_MHPMCOUNTER3_COUNTER_SET(x) (((uint32_t)(x) &lt;&lt; CSR_MHPMCOUNTER3_COUNTER_SHIFT) &amp; CSR_MHPMCOUNTER3_COUNTER_MASK)</span></div>
<div class="line"><a id="l02225" name="l02225"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a19cd2c19f0b54abdeb1506957849bf89"> 2225</a></span><span class="preprocessor">#define CSR_MHPMCOUNTER3_COUNTER_GET(x) (((uint32_t)(x) &amp; CSR_MHPMCOUNTER3_COUNTER_MASK) &gt;&gt; CSR_MHPMCOUNTER3_COUNTER_SHIFT)</span></div>
<div class="line"><a id="l02226" name="l02226"></a><span class="lineno"> 2226</span> </div>
<div class="line"><a id="l02227" name="l02227"></a><span class="lineno"> 2227</span><span class="comment">/* Bitfield definition for register: MHPMCOUNTER4 */</span></div>
<div class="line"><a id="l02228" name="l02228"></a><span class="lineno"> 2228</span><span class="comment">/*</span></div>
<div class="line"><a id="l02229" name="l02229"></a><span class="lineno"> 2229</span><span class="comment"> * COUNTER (RW)</span></div>
<div class="line"><a id="l02230" name="l02230"></a><span class="lineno"> 2230</span><span class="comment"> *</span></div>
<div class="line"><a id="l02231" name="l02231"></a><span class="lineno"> 2231</span><span class="comment"> * count the num- ber of events selected by mhpmevent4</span></div>
<div class="line"><a id="l02232" name="l02232"></a><span class="lineno"> 2232</span><span class="comment"> */</span></div>
<div class="line"><a id="l02233" name="l02233"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a7c9e76b7aac46cf6b1ff618bd0819a54"> 2233</a></span><span class="preprocessor">#define CSR_MHPMCOUNTER4_COUNTER_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l02234" name="l02234"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a0c9a877897ad6cbeed64307f1bed73af"> 2234</a></span><span class="preprocessor">#define CSR_MHPMCOUNTER4_COUNTER_SHIFT (0U)</span></div>
<div class="line"><a id="l02235" name="l02235"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a21b18abb1aab8fdef2fbd970e6337c04"> 2235</a></span><span class="preprocessor">#define CSR_MHPMCOUNTER4_COUNTER_SET(x) (((uint32_t)(x) &lt;&lt; CSR_MHPMCOUNTER4_COUNTER_SHIFT) &amp; CSR_MHPMCOUNTER4_COUNTER_MASK)</span></div>
<div class="line"><a id="l02236" name="l02236"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#ace3f95e6d9dc2004085e517d1c59ddb3"> 2236</a></span><span class="preprocessor">#define CSR_MHPMCOUNTER4_COUNTER_GET(x) (((uint32_t)(x) &amp; CSR_MHPMCOUNTER4_COUNTER_MASK) &gt;&gt; CSR_MHPMCOUNTER4_COUNTER_SHIFT)</span></div>
<div class="line"><a id="l02237" name="l02237"></a><span class="lineno"> 2237</span> </div>
<div class="line"><a id="l02238" name="l02238"></a><span class="lineno"> 2238</span><span class="comment">/* Bitfield definition for register: MHPMCOUNTER5 */</span></div>
<div class="line"><a id="l02239" name="l02239"></a><span class="lineno"> 2239</span><span class="comment">/*</span></div>
<div class="line"><a id="l02240" name="l02240"></a><span class="lineno"> 2240</span><span class="comment"> * COUNTER (RW)</span></div>
<div class="line"><a id="l02241" name="l02241"></a><span class="lineno"> 2241</span><span class="comment"> *</span></div>
<div class="line"><a id="l02242" name="l02242"></a><span class="lineno"> 2242</span><span class="comment"> * count the num- ber of events selected by mhpmevent5</span></div>
<div class="line"><a id="l02243" name="l02243"></a><span class="lineno"> 2243</span><span class="comment"> */</span></div>
<div class="line"><a id="l02244" name="l02244"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a0a54fad434feb0fefac0ed7962068d03"> 2244</a></span><span class="preprocessor">#define CSR_MHPMCOUNTER5_COUNTER_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l02245" name="l02245"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a204508ad264c94a6782ba032872056ca"> 2245</a></span><span class="preprocessor">#define CSR_MHPMCOUNTER5_COUNTER_SHIFT (0U)</span></div>
<div class="line"><a id="l02246" name="l02246"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a1a9da68b75ce4a24a9f315c05708e160"> 2246</a></span><span class="preprocessor">#define CSR_MHPMCOUNTER5_COUNTER_SET(x) (((uint32_t)(x) &lt;&lt; CSR_MHPMCOUNTER5_COUNTER_SHIFT) &amp; CSR_MHPMCOUNTER5_COUNTER_MASK)</span></div>
<div class="line"><a id="l02247" name="l02247"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a8ffcd4ee690d0cf85a5db3a9454c2332"> 2247</a></span><span class="preprocessor">#define CSR_MHPMCOUNTER5_COUNTER_GET(x) (((uint32_t)(x) &amp; CSR_MHPMCOUNTER5_COUNTER_MASK) &gt;&gt; CSR_MHPMCOUNTER5_COUNTER_SHIFT)</span></div>
<div class="line"><a id="l02248" name="l02248"></a><span class="lineno"> 2248</span> </div>
<div class="line"><a id="l02249" name="l02249"></a><span class="lineno"> 2249</span><span class="comment">/* Bitfield definition for register: MHPMCOUNTER6 */</span></div>
<div class="line"><a id="l02250" name="l02250"></a><span class="lineno"> 2250</span><span class="comment">/*</span></div>
<div class="line"><a id="l02251" name="l02251"></a><span class="lineno"> 2251</span><span class="comment"> * COUNTER (RW)</span></div>
<div class="line"><a id="l02252" name="l02252"></a><span class="lineno"> 2252</span><span class="comment"> *</span></div>
<div class="line"><a id="l02253" name="l02253"></a><span class="lineno"> 2253</span><span class="comment"> * count the num- ber of events selected by mhpmevent6</span></div>
<div class="line"><a id="l02254" name="l02254"></a><span class="lineno"> 2254</span><span class="comment"> */</span></div>
<div class="line"><a id="l02255" name="l02255"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#abefeadfbf3d6ca49397788f20078fb14"> 2255</a></span><span class="preprocessor">#define CSR_MHPMCOUNTER6_COUNTER_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l02256" name="l02256"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a3db332c395eff6aaed91efa18bf6b6fe"> 2256</a></span><span class="preprocessor">#define CSR_MHPMCOUNTER6_COUNTER_SHIFT (0U)</span></div>
<div class="line"><a id="l02257" name="l02257"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#ab0aebe3c1312f03d417c35eb1310846c"> 2257</a></span><span class="preprocessor">#define CSR_MHPMCOUNTER6_COUNTER_SET(x) (((uint32_t)(x) &lt;&lt; CSR_MHPMCOUNTER6_COUNTER_SHIFT) &amp; CSR_MHPMCOUNTER6_COUNTER_MASK)</span></div>
<div class="line"><a id="l02258" name="l02258"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a5430dfd132d56701e0baba86e5dce17b"> 2258</a></span><span class="preprocessor">#define CSR_MHPMCOUNTER6_COUNTER_GET(x) (((uint32_t)(x) &amp; CSR_MHPMCOUNTER6_COUNTER_MASK) &gt;&gt; CSR_MHPMCOUNTER6_COUNTER_SHIFT)</span></div>
<div class="line"><a id="l02259" name="l02259"></a><span class="lineno"> 2259</span> </div>
<div class="line"><a id="l02260" name="l02260"></a><span class="lineno"> 2260</span><span class="comment">/* Bitfield definition for register: MCYCLEH */</span></div>
<div class="line"><a id="l02261" name="l02261"></a><span class="lineno"> 2261</span><span class="comment">/*</span></div>
<div class="line"><a id="l02262" name="l02262"></a><span class="lineno"> 2262</span><span class="comment"> * COUNTER (RW)</span></div>
<div class="line"><a id="l02263" name="l02263"></a><span class="lineno"> 2263</span><span class="comment"> *</span></div>
<div class="line"><a id="l02264" name="l02264"></a><span class="lineno"> 2264</span><span class="comment"> * the higher 32 bits of Machine Cycle Counter</span></div>
<div class="line"><a id="l02265" name="l02265"></a><span class="lineno"> 2265</span><span class="comment"> */</span></div>
<div class="line"><a id="l02266" name="l02266"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a0833dc351dc56dec6aa3fcd84cab7b04"> 2266</a></span><span class="preprocessor">#define CSR_MCYCLEH_COUNTER_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l02267" name="l02267"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a1a30390e794e00661dfb63c14dd267a6"> 2267</a></span><span class="preprocessor">#define CSR_MCYCLEH_COUNTER_SHIFT (0U)</span></div>
<div class="line"><a id="l02268" name="l02268"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#aa2fde9ecca87113f47cdecabde89805c"> 2268</a></span><span class="preprocessor">#define CSR_MCYCLEH_COUNTER_SET(x) (((uint32_t)(x) &lt;&lt; CSR_MCYCLEH_COUNTER_SHIFT) &amp; CSR_MCYCLEH_COUNTER_MASK)</span></div>
<div class="line"><a id="l02269" name="l02269"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a9ad423f9c2ac380f6e5ebb21c132739b"> 2269</a></span><span class="preprocessor">#define CSR_MCYCLEH_COUNTER_GET(x) (((uint32_t)(x) &amp; CSR_MCYCLEH_COUNTER_MASK) &gt;&gt; CSR_MCYCLEH_COUNTER_SHIFT)</span></div>
<div class="line"><a id="l02270" name="l02270"></a><span class="lineno"> 2270</span> </div>
<div class="line"><a id="l02271" name="l02271"></a><span class="lineno"> 2271</span><span class="comment">/* Bitfield definition for register: MINSTRETH */</span></div>
<div class="line"><a id="l02272" name="l02272"></a><span class="lineno"> 2272</span><span class="comment">/*</span></div>
<div class="line"><a id="l02273" name="l02273"></a><span class="lineno"> 2273</span><span class="comment"> * COUNTER (RW)</span></div>
<div class="line"><a id="l02274" name="l02274"></a><span class="lineno"> 2274</span><span class="comment"> *</span></div>
<div class="line"><a id="l02275" name="l02275"></a><span class="lineno"> 2275</span><span class="comment"> * the higher 32 bits of Machine Instruction-Retired Counter</span></div>
<div class="line"><a id="l02276" name="l02276"></a><span class="lineno"> 2276</span><span class="comment"> */</span></div>
<div class="line"><a id="l02277" name="l02277"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a5ab332595ca71bf4f73f280e3b6dc1d5"> 2277</a></span><span class="preprocessor">#define CSR_MINSTRETH_COUNTER_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l02278" name="l02278"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#ade6b13768dca953763cca2eef8729331"> 2278</a></span><span class="preprocessor">#define CSR_MINSTRETH_COUNTER_SHIFT (0U)</span></div>
<div class="line"><a id="l02279" name="l02279"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a4d582d4a7fb327552385d94d36e497e3"> 2279</a></span><span class="preprocessor">#define CSR_MINSTRETH_COUNTER_SET(x) (((uint32_t)(x) &lt;&lt; CSR_MINSTRETH_COUNTER_SHIFT) &amp; CSR_MINSTRETH_COUNTER_MASK)</span></div>
<div class="line"><a id="l02280" name="l02280"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a581e2b14bc4c5b557c796dc9a509749f"> 2280</a></span><span class="preprocessor">#define CSR_MINSTRETH_COUNTER_GET(x) (((uint32_t)(x) &amp; CSR_MINSTRETH_COUNTER_MASK) &gt;&gt; CSR_MINSTRETH_COUNTER_SHIFT)</span></div>
<div class="line"><a id="l02281" name="l02281"></a><span class="lineno"> 2281</span> </div>
<div class="line"><a id="l02282" name="l02282"></a><span class="lineno"> 2282</span><span class="comment">/* Bitfield definition for register: MHPMCOUNTER3H */</span></div>
<div class="line"><a id="l02283" name="l02283"></a><span class="lineno"> 2283</span><span class="comment">/*</span></div>
<div class="line"><a id="l02284" name="l02284"></a><span class="lineno"> 2284</span><span class="comment"> * COUNTER (RW)</span></div>
<div class="line"><a id="l02285" name="l02285"></a><span class="lineno"> 2285</span><span class="comment"> *</span></div>
<div class="line"><a id="l02286" name="l02286"></a><span class="lineno"> 2286</span><span class="comment"> * count the num- ber of events selected by mhpmevent3</span></div>
<div class="line"><a id="l02287" name="l02287"></a><span class="lineno"> 2287</span><span class="comment"> */</span></div>
<div class="line"><a id="l02288" name="l02288"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#aa71d195bdccf3fa36212849fdfa572cf"> 2288</a></span><span class="preprocessor">#define CSR_MHPMCOUNTER3H_COUNTER_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l02289" name="l02289"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#ad9e94ce4084c1e75661c6ea7526d5949"> 2289</a></span><span class="preprocessor">#define CSR_MHPMCOUNTER3H_COUNTER_SHIFT (0U)</span></div>
<div class="line"><a id="l02290" name="l02290"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#aba374f89d918669bd4f743804b66408d"> 2290</a></span><span class="preprocessor">#define CSR_MHPMCOUNTER3H_COUNTER_SET(x) (((uint32_t)(x) &lt;&lt; CSR_MHPMCOUNTER3H_COUNTER_SHIFT) &amp; CSR_MHPMCOUNTER3H_COUNTER_MASK)</span></div>
<div class="line"><a id="l02291" name="l02291"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#aa96807caf33037fd1c104bd82f98228b"> 2291</a></span><span class="preprocessor">#define CSR_MHPMCOUNTER3H_COUNTER_GET(x) (((uint32_t)(x) &amp; CSR_MHPMCOUNTER3H_COUNTER_MASK) &gt;&gt; CSR_MHPMCOUNTER3H_COUNTER_SHIFT)</span></div>
<div class="line"><a id="l02292" name="l02292"></a><span class="lineno"> 2292</span> </div>
<div class="line"><a id="l02293" name="l02293"></a><span class="lineno"> 2293</span><span class="comment">/* Bitfield definition for register: MHPMCOUNTER4H */</span></div>
<div class="line"><a id="l02294" name="l02294"></a><span class="lineno"> 2294</span><span class="comment">/*</span></div>
<div class="line"><a id="l02295" name="l02295"></a><span class="lineno"> 2295</span><span class="comment"> * COUNTER (RW)</span></div>
<div class="line"><a id="l02296" name="l02296"></a><span class="lineno"> 2296</span><span class="comment"> *</span></div>
<div class="line"><a id="l02297" name="l02297"></a><span class="lineno"> 2297</span><span class="comment"> * count the num- ber of events selected by mhpmevent4</span></div>
<div class="line"><a id="l02298" name="l02298"></a><span class="lineno"> 2298</span><span class="comment"> */</span></div>
<div class="line"><a id="l02299" name="l02299"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a5c02d4231404522ce2e04e775dba0fce"> 2299</a></span><span class="preprocessor">#define CSR_MHPMCOUNTER4H_COUNTER_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l02300" name="l02300"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#aef48e31e86573838018c58fe948fb4d9"> 2300</a></span><span class="preprocessor">#define CSR_MHPMCOUNTER4H_COUNTER_SHIFT (0U)</span></div>
<div class="line"><a id="l02301" name="l02301"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#aedd52d3d8ff78d2f586ffc34a79829c5"> 2301</a></span><span class="preprocessor">#define CSR_MHPMCOUNTER4H_COUNTER_SET(x) (((uint32_t)(x) &lt;&lt; CSR_MHPMCOUNTER4H_COUNTER_SHIFT) &amp; CSR_MHPMCOUNTER4H_COUNTER_MASK)</span></div>
<div class="line"><a id="l02302" name="l02302"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a80b9220f1effb1ef46ad0e1b007af8b3"> 2302</a></span><span class="preprocessor">#define CSR_MHPMCOUNTER4H_COUNTER_GET(x) (((uint32_t)(x) &amp; CSR_MHPMCOUNTER4H_COUNTER_MASK) &gt;&gt; CSR_MHPMCOUNTER4H_COUNTER_SHIFT)</span></div>
<div class="line"><a id="l02303" name="l02303"></a><span class="lineno"> 2303</span> </div>
<div class="line"><a id="l02304" name="l02304"></a><span class="lineno"> 2304</span><span class="comment">/* Bitfield definition for register: MHPMCOUNTER5H */</span></div>
<div class="line"><a id="l02305" name="l02305"></a><span class="lineno"> 2305</span><span class="comment">/*</span></div>
<div class="line"><a id="l02306" name="l02306"></a><span class="lineno"> 2306</span><span class="comment"> * COUNTER (RW)</span></div>
<div class="line"><a id="l02307" name="l02307"></a><span class="lineno"> 2307</span><span class="comment"> *</span></div>
<div class="line"><a id="l02308" name="l02308"></a><span class="lineno"> 2308</span><span class="comment"> * count the num- ber of events selected by mhpmevent5</span></div>
<div class="line"><a id="l02309" name="l02309"></a><span class="lineno"> 2309</span><span class="comment"> */</span></div>
<div class="line"><a id="l02310" name="l02310"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#ae580548c8cf7764c4f41063a8ba81a9d"> 2310</a></span><span class="preprocessor">#define CSR_MHPMCOUNTER5H_COUNTER_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l02311" name="l02311"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a098eee0ca96a678820f67744ef127bd2"> 2311</a></span><span class="preprocessor">#define CSR_MHPMCOUNTER5H_COUNTER_SHIFT (0U)</span></div>
<div class="line"><a id="l02312" name="l02312"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#aeb0184bd46b9ca1de44ddf616e21d68b"> 2312</a></span><span class="preprocessor">#define CSR_MHPMCOUNTER5H_COUNTER_SET(x) (((uint32_t)(x) &lt;&lt; CSR_MHPMCOUNTER5H_COUNTER_SHIFT) &amp; CSR_MHPMCOUNTER5H_COUNTER_MASK)</span></div>
<div class="line"><a id="l02313" name="l02313"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a1d717cc87a62db78e7f9f0346019970a"> 2313</a></span><span class="preprocessor">#define CSR_MHPMCOUNTER5H_COUNTER_GET(x) (((uint32_t)(x) &amp; CSR_MHPMCOUNTER5H_COUNTER_MASK) &gt;&gt; CSR_MHPMCOUNTER5H_COUNTER_SHIFT)</span></div>
<div class="line"><a id="l02314" name="l02314"></a><span class="lineno"> 2314</span> </div>
<div class="line"><a id="l02315" name="l02315"></a><span class="lineno"> 2315</span><span class="comment">/* Bitfield definition for register: MHPMCOUNTER6H */</span></div>
<div class="line"><a id="l02316" name="l02316"></a><span class="lineno"> 2316</span><span class="comment">/*</span></div>
<div class="line"><a id="l02317" name="l02317"></a><span class="lineno"> 2317</span><span class="comment"> * COUNTER (RW)</span></div>
<div class="line"><a id="l02318" name="l02318"></a><span class="lineno"> 2318</span><span class="comment"> *</span></div>
<div class="line"><a id="l02319" name="l02319"></a><span class="lineno"> 2319</span><span class="comment"> * count the num- ber of events selected by mhpmevent6</span></div>
<div class="line"><a id="l02320" name="l02320"></a><span class="lineno"> 2320</span><span class="comment"> */</span></div>
<div class="line"><a id="l02321" name="l02321"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a12b3ba0126457b1f290fcddbca4df48d"> 2321</a></span><span class="preprocessor">#define CSR_MHPMCOUNTER6H_COUNTER_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l02322" name="l02322"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#aa42194cc17dad3caf772fa3b6efad380"> 2322</a></span><span class="preprocessor">#define CSR_MHPMCOUNTER6H_COUNTER_SHIFT (0U)</span></div>
<div class="line"><a id="l02323" name="l02323"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a53ae4d3370084af4d3356bd0876d39d2"> 2323</a></span><span class="preprocessor">#define CSR_MHPMCOUNTER6H_COUNTER_SET(x) (((uint32_t)(x) &lt;&lt; CSR_MHPMCOUNTER6H_COUNTER_SHIFT) &amp; CSR_MHPMCOUNTER6H_COUNTER_MASK)</span></div>
<div class="line"><a id="l02324" name="l02324"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a784d650ffcbd9f4d857d6e4010e15dfc"> 2324</a></span><span class="preprocessor">#define CSR_MHPMCOUNTER6H_COUNTER_GET(x) (((uint32_t)(x) &amp; CSR_MHPMCOUNTER6H_COUNTER_MASK) &gt;&gt; CSR_MHPMCOUNTER6H_COUNTER_SHIFT)</span></div>
<div class="line"><a id="l02325" name="l02325"></a><span class="lineno"> 2325</span> </div>
<div class="line"><a id="l02326" name="l02326"></a><span class="lineno"> 2326</span><span class="comment">/* Bitfield definition for register: CYCLE */</span></div>
<div class="line"><a id="l02327" name="l02327"></a><span class="lineno"> 2327</span><span class="comment">/*</span></div>
<div class="line"><a id="l02328" name="l02328"></a><span class="lineno"> 2328</span><span class="comment"> * CYCLE (RW)</span></div>
<div class="line"><a id="l02329" name="l02329"></a><span class="lineno"> 2329</span><span class="comment"> *</span></div>
<div class="line"><a id="l02330" name="l02330"></a><span class="lineno"> 2330</span><span class="comment"> * Cycle Counter</span></div>
<div class="line"><a id="l02331" name="l02331"></a><span class="lineno"> 2331</span><span class="comment"> */</span></div>
<div class="line"><a id="l02332" name="l02332"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a7076175d045f44360ed6144a5f6d42a5"> 2332</a></span><span class="preprocessor">#define CSR_CYCLE_CYCLE_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l02333" name="l02333"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#af3556a635c59b59c2cac93305bdca877"> 2333</a></span><span class="preprocessor">#define CSR_CYCLE_CYCLE_SHIFT (0U)</span></div>
<div class="line"><a id="l02334" name="l02334"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a62e73e73df2c2a258378ec6d6181e071"> 2334</a></span><span class="preprocessor">#define CSR_CYCLE_CYCLE_SET(x) (((uint32_t)(x) &lt;&lt; CSR_CYCLE_CYCLE_SHIFT) &amp; CSR_CYCLE_CYCLE_MASK)</span></div>
<div class="line"><a id="l02335" name="l02335"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a2d58112638ada0024f7cc0824c18a693"> 2335</a></span><span class="preprocessor">#define CSR_CYCLE_CYCLE_GET(x) (((uint32_t)(x) &amp; CSR_CYCLE_CYCLE_MASK) &gt;&gt; CSR_CYCLE_CYCLE_SHIFT)</span></div>
<div class="line"><a id="l02336" name="l02336"></a><span class="lineno"> 2336</span> </div>
<div class="line"><a id="l02337" name="l02337"></a><span class="lineno"> 2337</span><span class="comment">/* Bitfield definition for register: CYCLEH */</span></div>
<div class="line"><a id="l02338" name="l02338"></a><span class="lineno"> 2338</span><span class="comment">/*</span></div>
<div class="line"><a id="l02339" name="l02339"></a><span class="lineno"> 2339</span><span class="comment"> * CYCLEH (RW)</span></div>
<div class="line"><a id="l02340" name="l02340"></a><span class="lineno"> 2340</span><span class="comment"> *</span></div>
<div class="line"><a id="l02341" name="l02341"></a><span class="lineno"> 2341</span><span class="comment"> * Cycle Counter Higher 32-bit</span></div>
<div class="line"><a id="l02342" name="l02342"></a><span class="lineno"> 2342</span><span class="comment"> */</span></div>
<div class="line"><a id="l02343" name="l02343"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a738a2f65e90686c51d8118dc0092df46"> 2343</a></span><span class="preprocessor">#define CSR_CYCLEH_CYCLEH_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l02344" name="l02344"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a848e7ebe10b603ecefe05a2163caab78"> 2344</a></span><span class="preprocessor">#define CSR_CYCLEH_CYCLEH_SHIFT (0U)</span></div>
<div class="line"><a id="l02345" name="l02345"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a39e7a0d93db5d30a957ffdab824e237f"> 2345</a></span><span class="preprocessor">#define CSR_CYCLEH_CYCLEH_SET(x) (((uint32_t)(x) &lt;&lt; CSR_CYCLEH_CYCLEH_SHIFT) &amp; CSR_CYCLEH_CYCLEH_MASK)</span></div>
<div class="line"><a id="l02346" name="l02346"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a8169d4bdd8c9a1339ef483567de91b0f"> 2346</a></span><span class="preprocessor">#define CSR_CYCLEH_CYCLEH_GET(x) (((uint32_t)(x) &amp; CSR_CYCLEH_CYCLEH_MASK) &gt;&gt; CSR_CYCLEH_CYCLEH_SHIFT)</span></div>
<div class="line"><a id="l02347" name="l02347"></a><span class="lineno"> 2347</span> </div>
<div class="line"><a id="l02348" name="l02348"></a><span class="lineno"> 2348</span><span class="comment">/* Bitfield definition for register: MVENDORID */</span></div>
<div class="line"><a id="l02349" name="l02349"></a><span class="lineno"> 2349</span><span class="comment">/*</span></div>
<div class="line"><a id="l02350" name="l02350"></a><span class="lineno"> 2350</span><span class="comment"> * MVENDORID (RO)</span></div>
<div class="line"><a id="l02351" name="l02351"></a><span class="lineno"> 2351</span><span class="comment"> *</span></div>
<div class="line"><a id="l02352" name="l02352"></a><span class="lineno"> 2352</span><span class="comment"> * The manufacturer ID</span></div>
<div class="line"><a id="l02353" name="l02353"></a><span class="lineno"> 2353</span><span class="comment"> */</span></div>
<div class="line"><a id="l02354" name="l02354"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a319e28234a521b22cef73b5a6d6db8d7"> 2354</a></span><span class="preprocessor">#define CSR_MVENDORID_MVENDORID_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l02355" name="l02355"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a179ae0452cb468f68134b798d5d1d9b6"> 2355</a></span><span class="preprocessor">#define CSR_MVENDORID_MVENDORID_SHIFT (0U)</span></div>
<div class="line"><a id="l02356" name="l02356"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a04b5191f69f65441f0fd2e59d036040a"> 2356</a></span><span class="preprocessor">#define CSR_MVENDORID_MVENDORID_GET(x) (((uint32_t)(x) &amp; CSR_MVENDORID_MVENDORID_MASK) &gt;&gt; CSR_MVENDORID_MVENDORID_SHIFT)</span></div>
<div class="line"><a id="l02357" name="l02357"></a><span class="lineno"> 2357</span> </div>
<div class="line"><a id="l02358" name="l02358"></a><span class="lineno"> 2358</span><span class="comment">/* Bitfield definition for register: MARCHID */</span></div>
<div class="line"><a id="l02359" name="l02359"></a><span class="lineno"> 2359</span><span class="comment">/*</span></div>
<div class="line"><a id="l02360" name="l02360"></a><span class="lineno"> 2360</span><span class="comment"> * CPU_ID (RO)</span></div>
<div class="line"><a id="l02361" name="l02361"></a><span class="lineno"> 2361</span><span class="comment"> *</span></div>
<div class="line"><a id="l02362" name="l02362"></a><span class="lineno"> 2362</span><span class="comment"> * CPU ID</span></div>
<div class="line"><a id="l02363" name="l02363"></a><span class="lineno"> 2363</span><span class="comment"> */</span></div>
<div class="line"><a id="l02364" name="l02364"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#aa4566bb83f03093207922eb5b628adc1"> 2364</a></span><span class="preprocessor">#define CSR_MARCHID_CPU_ID_MASK (0x7FFFFFFFUL)</span></div>
<div class="line"><a id="l02365" name="l02365"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a754f13a0fb510ff6b6199db1743c2f00"> 2365</a></span><span class="preprocessor">#define CSR_MARCHID_CPU_ID_SHIFT (0U)</span></div>
<div class="line"><a id="l02366" name="l02366"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a80074815797d71f05fb2e5e382cd99a1"> 2366</a></span><span class="preprocessor">#define CSR_MARCHID_CPU_ID_GET(x) (((uint32_t)(x) &amp; CSR_MARCHID_CPU_ID_MASK) &gt;&gt; CSR_MARCHID_CPU_ID_SHIFT)</span></div>
<div class="line"><a id="l02367" name="l02367"></a><span class="lineno"> 2367</span> </div>
<div class="line"><a id="l02368" name="l02368"></a><span class="lineno"> 2368</span><span class="comment">/* Bitfield definition for register: MIMPID */</span></div>
<div class="line"><a id="l02369" name="l02369"></a><span class="lineno"> 2369</span><span class="comment">/*</span></div>
<div class="line"><a id="l02370" name="l02370"></a><span class="lineno"> 2370</span><span class="comment"> * MAJOR (RO)</span></div>
<div class="line"><a id="l02371" name="l02371"></a><span class="lineno"> 2371</span><span class="comment"> *</span></div>
<div class="line"><a id="l02372" name="l02372"></a><span class="lineno"> 2372</span><span class="comment"> * Revision major</span></div>
<div class="line"><a id="l02373" name="l02373"></a><span class="lineno"> 2373</span><span class="comment"> */</span></div>
<div class="line"><a id="l02374" name="l02374"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#aa11635052fce2e2e8bc40038db51c462"> 2374</a></span><span class="preprocessor">#define CSR_MIMPID_MAJOR_MASK (0xFFFFFF00UL)</span></div>
<div class="line"><a id="l02375" name="l02375"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#ae1572d71d9dbfc117f11559f2a120587"> 2375</a></span><span class="preprocessor">#define CSR_MIMPID_MAJOR_SHIFT (8U)</span></div>
<div class="line"><a id="l02376" name="l02376"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#ad1edbb8369ef61002d4c2a4fa41dee74"> 2376</a></span><span class="preprocessor">#define CSR_MIMPID_MAJOR_GET(x) (((uint32_t)(x) &amp; CSR_MIMPID_MAJOR_MASK) &gt;&gt; CSR_MIMPID_MAJOR_SHIFT)</span></div>
<div class="line"><a id="l02377" name="l02377"></a><span class="lineno"> 2377</span> </div>
<div class="line"><a id="l02378" name="l02378"></a><span class="lineno"> 2378</span><span class="comment">/*</span></div>
<div class="line"><a id="l02379" name="l02379"></a><span class="lineno"> 2379</span><span class="comment"> * MINOR (RO)</span></div>
<div class="line"><a id="l02380" name="l02380"></a><span class="lineno"> 2380</span><span class="comment"> *</span></div>
<div class="line"><a id="l02381" name="l02381"></a><span class="lineno"> 2381</span><span class="comment"> * Revision minor</span></div>
<div class="line"><a id="l02382" name="l02382"></a><span class="lineno"> 2382</span><span class="comment"> */</span></div>
<div class="line"><a id="l02383" name="l02383"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a6a64663f801b0cd0c5c43c1963c2b5c8"> 2383</a></span><span class="preprocessor">#define CSR_MIMPID_MINOR_MASK (0xF0U)</span></div>
<div class="line"><a id="l02384" name="l02384"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a0ed502e1a5a4972cdffa07f070117a75"> 2384</a></span><span class="preprocessor">#define CSR_MIMPID_MINOR_SHIFT (4U)</span></div>
<div class="line"><a id="l02385" name="l02385"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#ad3a604d2ad47ab3299fd6890a5786896"> 2385</a></span><span class="preprocessor">#define CSR_MIMPID_MINOR_GET(x) (((uint32_t)(x) &amp; CSR_MIMPID_MINOR_MASK) &gt;&gt; CSR_MIMPID_MINOR_SHIFT)</span></div>
<div class="line"><a id="l02386" name="l02386"></a><span class="lineno"> 2386</span> </div>
<div class="line"><a id="l02387" name="l02387"></a><span class="lineno"> 2387</span><span class="comment">/*</span></div>
<div class="line"><a id="l02388" name="l02388"></a><span class="lineno"> 2388</span><span class="comment"> * EXTENSION (RO)</span></div>
<div class="line"><a id="l02389" name="l02389"></a><span class="lineno"> 2389</span><span class="comment"> *</span></div>
<div class="line"><a id="l02390" name="l02390"></a><span class="lineno"> 2390</span><span class="comment"> * Revision extension</span></div>
<div class="line"><a id="l02391" name="l02391"></a><span class="lineno"> 2391</span><span class="comment"> */</span></div>
<div class="line"><a id="l02392" name="l02392"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a99e460b9969a0aeab63ea67c7a1e4019"> 2392</a></span><span class="preprocessor">#define CSR_MIMPID_EXTENSION_MASK (0xFU)</span></div>
<div class="line"><a id="l02393" name="l02393"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a02f25437995abb339c79879dad33c3cc"> 2393</a></span><span class="preprocessor">#define CSR_MIMPID_EXTENSION_SHIFT (0U)</span></div>
<div class="line"><a id="l02394" name="l02394"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a7307eebbcf2538d9945fc9af00c1bbb6"> 2394</a></span><span class="preprocessor">#define CSR_MIMPID_EXTENSION_GET(x) (((uint32_t)(x) &amp; CSR_MIMPID_EXTENSION_MASK) &gt;&gt; CSR_MIMPID_EXTENSION_SHIFT)</span></div>
<div class="line"><a id="l02395" name="l02395"></a><span class="lineno"> 2395</span> </div>
<div class="line"><a id="l02396" name="l02396"></a><span class="lineno"> 2396</span><span class="comment">/* Bitfield definition for register: MHARTID */</span></div>
<div class="line"><a id="l02397" name="l02397"></a><span class="lineno"> 2397</span><span class="comment">/*</span></div>
<div class="line"><a id="l02398" name="l02398"></a><span class="lineno"> 2398</span><span class="comment"> * MHARTID (RO)</span></div>
<div class="line"><a id="l02399" name="l02399"></a><span class="lineno"> 2399</span><span class="comment"> *</span></div>
<div class="line"><a id="l02400" name="l02400"></a><span class="lineno"> 2400</span><span class="comment"> * Hart ID</span></div>
<div class="line"><a id="l02401" name="l02401"></a><span class="lineno"> 2401</span><span class="comment"> */</span></div>
<div class="line"><a id="l02402" name="l02402"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#ae770949bd7bedabf12ded533e4462ea8"> 2402</a></span><span class="preprocessor">#define CSR_MHARTID_MHARTID_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l02403" name="l02403"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#ac8d898559eb6b9120ba9f85e39951e73"> 2403</a></span><span class="preprocessor">#define CSR_MHARTID_MHARTID_SHIFT (0U)</span></div>
<div class="line"><a id="l02404" name="l02404"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#ae95055dcecd3c9c25268242e8e3beb61"> 2404</a></span><span class="preprocessor">#define CSR_MHARTID_MHARTID_GET(x) (((uint32_t)(x) &amp; CSR_MHARTID_MHARTID_MASK) &gt;&gt; CSR_MHARTID_MHARTID_SHIFT)</span></div>
<div class="line"><a id="l02405" name="l02405"></a><span class="lineno"> 2405</span> </div>
<div class="line"><a id="l02406" name="l02406"></a><span class="lineno"> 2406</span><span class="comment">/* NON-STANDARD CRS register bitfiled definitions */</span></div>
<div class="line"><a id="l02407" name="l02407"></a><span class="lineno"> 2407</span> </div>
<div class="line"><a id="l02408" name="l02408"></a><span class="lineno"> 2408</span><span class="comment">/* Bitfield definition for register: MCOUNTINHIBIT */</span></div>
<div class="line"><a id="l02409" name="l02409"></a><span class="lineno"> 2409</span><span class="comment">/*</span></div>
<div class="line"><a id="l02410" name="l02410"></a><span class="lineno"> 2410</span><span class="comment"> * HPM6 (RW)</span></div>
<div class="line"><a id="l02411" name="l02411"></a><span class="lineno"> 2411</span><span class="comment"> *</span></div>
<div class="line"><a id="l02412" name="l02412"></a><span class="lineno"> 2412</span><span class="comment"> * See register description.</span></div>
<div class="line"><a id="l02413" name="l02413"></a><span class="lineno"> 2413</span><span class="comment"> */</span></div>
<div class="line"><a id="l02414" name="l02414"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a554e0afc23dd89a798066e79ce01974f"> 2414</a></span><span class="preprocessor">#define CSR_MCOUNTINHIBIT_HPM6_MASK (0x40U)</span></div>
<div class="line"><a id="l02415" name="l02415"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a4495a4c339f40f1090cd4b790ffd35f6"> 2415</a></span><span class="preprocessor">#define CSR_MCOUNTINHIBIT_HPM6_SHIFT (6U)</span></div>
<div class="line"><a id="l02416" name="l02416"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a2604a6518b020deb3a882ab40b72c12c"> 2416</a></span><span class="preprocessor">#define CSR_MCOUNTINHIBIT_HPM6_SET(x) (((uint32_t)(x) &lt;&lt; CSR_MCOUNTINHIBIT_HPM6_SHIFT) &amp; CSR_MCOUNTINHIBIT_HPM6_MASK)</span></div>
<div class="line"><a id="l02417" name="l02417"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#adfb802821a59ae5055a4748ff34baa80"> 2417</a></span><span class="preprocessor">#define CSR_MCOUNTINHIBIT_HPM6_GET(x) (((uint32_t)(x) &amp; CSR_MCOUNTINHIBIT_HPM6_MASK) &gt;&gt; CSR_MCOUNTINHIBIT_HPM6_SHIFT)</span></div>
<div class="line"><a id="l02418" name="l02418"></a><span class="lineno"> 2418</span> </div>
<div class="line"><a id="l02419" name="l02419"></a><span class="lineno"> 2419</span><span class="comment">/*</span></div>
<div class="line"><a id="l02420" name="l02420"></a><span class="lineno"> 2420</span><span class="comment"> * HPM5 (RW)</span></div>
<div class="line"><a id="l02421" name="l02421"></a><span class="lineno"> 2421</span><span class="comment"> *</span></div>
<div class="line"><a id="l02422" name="l02422"></a><span class="lineno"> 2422</span><span class="comment"> * See register description.</span></div>
<div class="line"><a id="l02423" name="l02423"></a><span class="lineno"> 2423</span><span class="comment"> */</span></div>
<div class="line"><a id="l02424" name="l02424"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a4c2de28503fafbbe024547d4fcd98b93"> 2424</a></span><span class="preprocessor">#define CSR_MCOUNTINHIBIT_HPM5_MASK (0x20U)</span></div>
<div class="line"><a id="l02425" name="l02425"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a252c4eb41deed33afa1d79f538b1e953"> 2425</a></span><span class="preprocessor">#define CSR_MCOUNTINHIBIT_HPM5_SHIFT (5U)</span></div>
<div class="line"><a id="l02426" name="l02426"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#ae4eb77e5acd6bd33db3a0e5dce7ab1ef"> 2426</a></span><span class="preprocessor">#define CSR_MCOUNTINHIBIT_HPM5_SET(x) (((uint32_t)(x) &lt;&lt; CSR_MCOUNTINHIBIT_HPM5_SHIFT) &amp; CSR_MCOUNTINHIBIT_HPM5_MASK)</span></div>
<div class="line"><a id="l02427" name="l02427"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a90f8cb22207b69d4d59596286f66cacc"> 2427</a></span><span class="preprocessor">#define CSR_MCOUNTINHIBIT_HPM5_GET(x) (((uint32_t)(x) &amp; CSR_MCOUNTINHIBIT_HPM5_MASK) &gt;&gt; CSR_MCOUNTINHIBIT_HPM5_SHIFT)</span></div>
<div class="line"><a id="l02428" name="l02428"></a><span class="lineno"> 2428</span> </div>
<div class="line"><a id="l02429" name="l02429"></a><span class="lineno"> 2429</span><span class="comment">/*</span></div>
<div class="line"><a id="l02430" name="l02430"></a><span class="lineno"> 2430</span><span class="comment"> * HPM4 (RW)</span></div>
<div class="line"><a id="l02431" name="l02431"></a><span class="lineno"> 2431</span><span class="comment"> *</span></div>
<div class="line"><a id="l02432" name="l02432"></a><span class="lineno"> 2432</span><span class="comment"> * See register description.</span></div>
<div class="line"><a id="l02433" name="l02433"></a><span class="lineno"> 2433</span><span class="comment"> */</span></div>
<div class="line"><a id="l02434" name="l02434"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#aaf82275b6e513685fbc392acedd4d523"> 2434</a></span><span class="preprocessor">#define CSR_MCOUNTINHIBIT_HPM4_MASK (0x10U)</span></div>
<div class="line"><a id="l02435" name="l02435"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a60d157446ce915d5590e50b13688b936"> 2435</a></span><span class="preprocessor">#define CSR_MCOUNTINHIBIT_HPM4_SHIFT (4U)</span></div>
<div class="line"><a id="l02436" name="l02436"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#abcf0a528abebd43b9d389aa4c45436e7"> 2436</a></span><span class="preprocessor">#define CSR_MCOUNTINHIBIT_HPM4_SET(x) (((uint32_t)(x) &lt;&lt; CSR_MCOUNTINHIBIT_HPM4_SHIFT) &amp; CSR_MCOUNTINHIBIT_HPM4_MASK)</span></div>
<div class="line"><a id="l02437" name="l02437"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a2f2e745eeb26af34a9ae1efaa8ab3a47"> 2437</a></span><span class="preprocessor">#define CSR_MCOUNTINHIBIT_HPM4_GET(x) (((uint32_t)(x) &amp; CSR_MCOUNTINHIBIT_HPM4_MASK) &gt;&gt; CSR_MCOUNTINHIBIT_HPM4_SHIFT)</span></div>
<div class="line"><a id="l02438" name="l02438"></a><span class="lineno"> 2438</span> </div>
<div class="line"><a id="l02439" name="l02439"></a><span class="lineno"> 2439</span><span class="comment">/*</span></div>
<div class="line"><a id="l02440" name="l02440"></a><span class="lineno"> 2440</span><span class="comment"> * HPM3 (RW)</span></div>
<div class="line"><a id="l02441" name="l02441"></a><span class="lineno"> 2441</span><span class="comment"> *</span></div>
<div class="line"><a id="l02442" name="l02442"></a><span class="lineno"> 2442</span><span class="comment"> * See register description.</span></div>
<div class="line"><a id="l02443" name="l02443"></a><span class="lineno"> 2443</span><span class="comment"> */</span></div>
<div class="line"><a id="l02444" name="l02444"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a461498e9140889c6fadbc134cfa30a92"> 2444</a></span><span class="preprocessor">#define CSR_MCOUNTINHIBIT_HPM3_MASK (0x8U)</span></div>
<div class="line"><a id="l02445" name="l02445"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a5afff521f152371462a4a4966ac7f8dc"> 2445</a></span><span class="preprocessor">#define CSR_MCOUNTINHIBIT_HPM3_SHIFT (3U)</span></div>
<div class="line"><a id="l02446" name="l02446"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a8e6807152ad4cb5a13c9df6f1af32509"> 2446</a></span><span class="preprocessor">#define CSR_MCOUNTINHIBIT_HPM3_SET(x) (((uint32_t)(x) &lt;&lt; CSR_MCOUNTINHIBIT_HPM3_SHIFT) &amp; CSR_MCOUNTINHIBIT_HPM3_MASK)</span></div>
<div class="line"><a id="l02447" name="l02447"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a65ded2f8ae577dad121c724ff3f37db7"> 2447</a></span><span class="preprocessor">#define CSR_MCOUNTINHIBIT_HPM3_GET(x) (((uint32_t)(x) &amp; CSR_MCOUNTINHIBIT_HPM3_MASK) &gt;&gt; CSR_MCOUNTINHIBIT_HPM3_SHIFT)</span></div>
<div class="line"><a id="l02448" name="l02448"></a><span class="lineno"> 2448</span> </div>
<div class="line"><a id="l02449" name="l02449"></a><span class="lineno"> 2449</span><span class="comment">/*</span></div>
<div class="line"><a id="l02450" name="l02450"></a><span class="lineno"> 2450</span><span class="comment"> * IR (RW)</span></div>
<div class="line"><a id="l02451" name="l02451"></a><span class="lineno"> 2451</span><span class="comment"> *</span></div>
<div class="line"><a id="l02452" name="l02452"></a><span class="lineno"> 2452</span><span class="comment"> * See register description.</span></div>
<div class="line"><a id="l02453" name="l02453"></a><span class="lineno"> 2453</span><span class="comment"> */</span></div>
<div class="line"><a id="l02454" name="l02454"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a9c5f7d23fcf6162063215c3cf2e24a34"> 2454</a></span><span class="preprocessor">#define CSR_MCOUNTINHIBIT_IR_MASK (0x4U)</span></div>
<div class="line"><a id="l02455" name="l02455"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#adc3a24221a0e7ac7424f11b80858c9e7"> 2455</a></span><span class="preprocessor">#define CSR_MCOUNTINHIBIT_IR_SHIFT (2U)</span></div>
<div class="line"><a id="l02456" name="l02456"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a4f843172a16d1e58030103f90e816a4d"> 2456</a></span><span class="preprocessor">#define CSR_MCOUNTINHIBIT_IR_SET(x) (((uint32_t)(x) &lt;&lt; CSR_MCOUNTINHIBIT_IR_SHIFT) &amp; CSR_MCOUNTINHIBIT_IR_MASK)</span></div>
<div class="line"><a id="l02457" name="l02457"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a36a11f5cdf0c0615988d2c5ff50a7eaa"> 2457</a></span><span class="preprocessor">#define CSR_MCOUNTINHIBIT_IR_GET(x) (((uint32_t)(x) &amp; CSR_MCOUNTINHIBIT_IR_MASK) &gt;&gt; CSR_MCOUNTINHIBIT_IR_SHIFT)</span></div>
<div class="line"><a id="l02458" name="l02458"></a><span class="lineno"> 2458</span> </div>
<div class="line"><a id="l02459" name="l02459"></a><span class="lineno"> 2459</span><span class="comment">/*</span></div>
<div class="line"><a id="l02460" name="l02460"></a><span class="lineno"> 2460</span><span class="comment"> * TM (RW)</span></div>
<div class="line"><a id="l02461" name="l02461"></a><span class="lineno"> 2461</span><span class="comment"> *</span></div>
<div class="line"><a id="l02462" name="l02462"></a><span class="lineno"> 2462</span><span class="comment"> * See register description.</span></div>
<div class="line"><a id="l02463" name="l02463"></a><span class="lineno"> 2463</span><span class="comment"> */</span></div>
<div class="line"><a id="l02464" name="l02464"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a30365ba6747c27eb13a92ed7a71154ea"> 2464</a></span><span class="preprocessor">#define CSR_MCOUNTINHIBIT_TM_MASK (0x2U)</span></div>
<div class="line"><a id="l02465" name="l02465"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#ac3caf85392efb7ec2cc97ff08f70719d"> 2465</a></span><span class="preprocessor">#define CSR_MCOUNTINHIBIT_TM_SHIFT (1U)</span></div>
<div class="line"><a id="l02466" name="l02466"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a85b31866dbd9b3b0ada1017b33ae3042"> 2466</a></span><span class="preprocessor">#define CSR_MCOUNTINHIBIT_TM_SET(x) (((uint32_t)(x) &lt;&lt; CSR_MCOUNTINHIBIT_TM_SHIFT) &amp; CSR_MCOUNTINHIBIT_TM_MASK)</span></div>
<div class="line"><a id="l02467" name="l02467"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#aa818a39470cc66895e2d065ea0edde44"> 2467</a></span><span class="preprocessor">#define CSR_MCOUNTINHIBIT_TM_GET(x) (((uint32_t)(x) &amp; CSR_MCOUNTINHIBIT_TM_MASK) &gt;&gt; CSR_MCOUNTINHIBIT_TM_SHIFT)</span></div>
<div class="line"><a id="l02468" name="l02468"></a><span class="lineno"> 2468</span> </div>
<div class="line"><a id="l02469" name="l02469"></a><span class="lineno"> 2469</span><span class="comment">/*</span></div>
<div class="line"><a id="l02470" name="l02470"></a><span class="lineno"> 2470</span><span class="comment"> * CY (RW)</span></div>
<div class="line"><a id="l02471" name="l02471"></a><span class="lineno"> 2471</span><span class="comment"> *</span></div>
<div class="line"><a id="l02472" name="l02472"></a><span class="lineno"> 2472</span><span class="comment"> * See register description.</span></div>
<div class="line"><a id="l02473" name="l02473"></a><span class="lineno"> 2473</span><span class="comment"> */</span></div>
<div class="line"><a id="l02474" name="l02474"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a76992fae8a9447f75a4a00d221c7c6c4"> 2474</a></span><span class="preprocessor">#define CSR_MCOUNTINHIBIT_CY_MASK (0x1U)</span></div>
<div class="line"><a id="l02475" name="l02475"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a8952b822157cc9ec96c4295e850c695e"> 2475</a></span><span class="preprocessor">#define CSR_MCOUNTINHIBIT_CY_SHIFT (0U)</span></div>
<div class="line"><a id="l02476" name="l02476"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#ae3322cb2fe3dc801eef1ad4a13b4174d"> 2476</a></span><span class="preprocessor">#define CSR_MCOUNTINHIBIT_CY_SET(x) (((uint32_t)(x) &lt;&lt; CSR_MCOUNTINHIBIT_CY_SHIFT) &amp; CSR_MCOUNTINHIBIT_CY_MASK)</span></div>
<div class="line"><a id="l02477" name="l02477"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a332a24a5c406dcd6edb1a547b14b26d8"> 2477</a></span><span class="preprocessor">#define CSR_MCOUNTINHIBIT_CY_GET(x) (((uint32_t)(x) &amp; CSR_MCOUNTINHIBIT_CY_MASK) &gt;&gt; CSR_MCOUNTINHIBIT_CY_SHIFT)</span></div>
<div class="line"><a id="l02478" name="l02478"></a><span class="lineno"> 2478</span> </div>
<div class="line"><a id="l02479" name="l02479"></a><span class="lineno"> 2479</span><span class="comment">/* Bitfield definition for register: MILMB */</span></div>
<div class="line"><a id="l02480" name="l02480"></a><span class="lineno"> 2480</span><span class="comment">/*</span></div>
<div class="line"><a id="l02481" name="l02481"></a><span class="lineno"> 2481</span><span class="comment"> * IBPA (RO)</span></div>
<div class="line"><a id="l02482" name="l02482"></a><span class="lineno"> 2482</span><span class="comment"> *</span></div>
<div class="line"><a id="l02483" name="l02483"></a><span class="lineno"> 2483</span><span class="comment"> * The base physical address of ILM. It has to be an integer multiple of the ILM size</span></div>
<div class="line"><a id="l02484" name="l02484"></a><span class="lineno"> 2484</span><span class="comment"> */</span></div>
<div class="line"><a id="l02485" name="l02485"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a22b317c8e5abb5eddb61e862c56c4e1d"> 2485</a></span><span class="preprocessor">#define CSR_MILMB_IBPA_MASK (0xFFFFFC00UL)</span></div>
<div class="line"><a id="l02486" name="l02486"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a335e29b2d835eaa5c799fc1e98fcf1fc"> 2486</a></span><span class="preprocessor">#define CSR_MILMB_IBPA_SHIFT (10U)</span></div>
<div class="line"><a id="l02487" name="l02487"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#aa3ca1612ac5596b2feea4009cd7e2de4"> 2487</a></span><span class="preprocessor">#define CSR_MILMB_IBPA_GET(x) (((uint32_t)(x) &amp; CSR_MILMB_IBPA_MASK) &gt;&gt; CSR_MILMB_IBPA_SHIFT)</span></div>
<div class="line"><a id="l02488" name="l02488"></a><span class="lineno"> 2488</span> </div>
<div class="line"><a id="l02489" name="l02489"></a><span class="lineno"> 2489</span><span class="comment">/*</span></div>
<div class="line"><a id="l02490" name="l02490"></a><span class="lineno"> 2490</span><span class="comment"> * RWECC (RW)</span></div>
<div class="line"><a id="l02491" name="l02491"></a><span class="lineno"> 2491</span><span class="comment"> *</span></div>
<div class="line"><a id="l02492" name="l02492"></a><span class="lineno"> 2492</span><span class="comment"> * Controls diagnostic accesses of ECC codes of the ILM RAMs. When set, load/store to ILM reads/writes ECC codes to the mecc_code register. This bit can be set for injecting ECC errors to test the ECC handler.</span></div>
<div class="line"><a id="l02493" name="l02493"></a><span class="lineno"> 2493</span><span class="comment"> * 0:Disable diagnostic accesses of ECC codes</span></div>
<div class="line"><a id="l02494" name="l02494"></a><span class="lineno"> 2494</span><span class="comment"> * 1:Enable diagnostic accesses of ECC codes</span></div>
<div class="line"><a id="l02495" name="l02495"></a><span class="lineno"> 2495</span><span class="comment"> */</span></div>
<div class="line"><a id="l02496" name="l02496"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#ae3408d01fc2ac6a3875c5c5e7222157b"> 2496</a></span><span class="preprocessor">#define CSR_MILMB_RWECC_MASK (0x8U)</span></div>
<div class="line"><a id="l02497" name="l02497"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#ade6a095172df0337a9954acfbd945d60"> 2497</a></span><span class="preprocessor">#define CSR_MILMB_RWECC_SHIFT (3U)</span></div>
<div class="line"><a id="l02498" name="l02498"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#ae3aab127c5b2093a2135ecc6293c89c3"> 2498</a></span><span class="preprocessor">#define CSR_MILMB_RWECC_SET(x) (((uint32_t)(x) &lt;&lt; CSR_MILMB_RWECC_SHIFT) &amp; CSR_MILMB_RWECC_MASK)</span></div>
<div class="line"><a id="l02499" name="l02499"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a01e9288788330d98116f0f4b04c53a4c"> 2499</a></span><span class="preprocessor">#define CSR_MILMB_RWECC_GET(x) (((uint32_t)(x) &amp; CSR_MILMB_RWECC_MASK) &gt;&gt; CSR_MILMB_RWECC_SHIFT)</span></div>
<div class="line"><a id="l02500" name="l02500"></a><span class="lineno"> 2500</span> </div>
<div class="line"><a id="l02501" name="l02501"></a><span class="lineno"> 2501</span><span class="comment">/*</span></div>
<div class="line"><a id="l02502" name="l02502"></a><span class="lineno"> 2502</span><span class="comment"> * ECCEN (RW)</span></div>
<div class="line"><a id="l02503" name="l02503"></a><span class="lineno"> 2503</span><span class="comment"> *</span></div>
<div class="line"><a id="l02504" name="l02504"></a><span class="lineno"> 2504</span><span class="comment"> * Parity/ECC enable control:</span></div>
<div class="line"><a id="l02505" name="l02505"></a><span class="lineno"> 2505</span><span class="comment"> * 0:Disable parity/ECC</span></div>
<div class="line"><a id="l02506" name="l02506"></a><span class="lineno"> 2506</span><span class="comment"> * 1:Reserved</span></div>
<div class="line"><a id="l02507" name="l02507"></a><span class="lineno"> 2507</span><span class="comment"> * 2:Generate exceptions only on uncorrectable parity/ECC errors</span></div>
<div class="line"><a id="l02508" name="l02508"></a><span class="lineno"> 2508</span><span class="comment"> * 3:Generate exceptions on any type of parity/ECC errors</span></div>
<div class="line"><a id="l02509" name="l02509"></a><span class="lineno"> 2509</span><span class="comment"> */</span></div>
<div class="line"><a id="l02510" name="l02510"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a4ded964d715c1e5c3c4b69e8ea8fa03d"> 2510</a></span><span class="preprocessor">#define CSR_MILMB_ECCEN_MASK (0x6U)</span></div>
<div class="line"><a id="l02511" name="l02511"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a496bf036f03b823544addb654ad5862d"> 2511</a></span><span class="preprocessor">#define CSR_MILMB_ECCEN_SHIFT (1U)</span></div>
<div class="line"><a id="l02512" name="l02512"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a0bfb82a504f4bdac20c66c076e73a0f0"> 2512</a></span><span class="preprocessor">#define CSR_MILMB_ECCEN_SET(x) (((uint32_t)(x) &lt;&lt; CSR_MILMB_ECCEN_SHIFT) &amp; CSR_MILMB_ECCEN_MASK)</span></div>
<div class="line"><a id="l02513" name="l02513"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#ae2e1be6f8518131cfd89dd5fd1637876"> 2513</a></span><span class="preprocessor">#define CSR_MILMB_ECCEN_GET(x) (((uint32_t)(x) &amp; CSR_MILMB_ECCEN_MASK) &gt;&gt; CSR_MILMB_ECCEN_SHIFT)</span></div>
<div class="line"><a id="l02514" name="l02514"></a><span class="lineno"> 2514</span> </div>
<div class="line"><a id="l02515" name="l02515"></a><span class="lineno"> 2515</span><span class="comment">/*</span></div>
<div class="line"><a id="l02516" name="l02516"></a><span class="lineno"> 2516</span><span class="comment"> * IEN (RO)</span></div>
<div class="line"><a id="l02517" name="l02517"></a><span class="lineno"> 2517</span><span class="comment"> *</span></div>
<div class="line"><a id="l02518" name="l02518"></a><span class="lineno"> 2518</span><span class="comment"> * ILM enable control:</span></div>
<div class="line"><a id="l02519" name="l02519"></a><span class="lineno"> 2519</span><span class="comment"> * 0:ILM is disabled</span></div>
<div class="line"><a id="l02520" name="l02520"></a><span class="lineno"> 2520</span><span class="comment"> * 1:ILM is enabled</span></div>
<div class="line"><a id="l02521" name="l02521"></a><span class="lineno"> 2521</span><span class="comment"> */</span></div>
<div class="line"><a id="l02522" name="l02522"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#aa4043695c1db43f6b2780662213abcd7"> 2522</a></span><span class="preprocessor">#define CSR_MILMB_IEN_MASK (0x1U)</span></div>
<div class="line"><a id="l02523" name="l02523"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a47099dd0c595fcedd373f6cc5148f7ab"> 2523</a></span><span class="preprocessor">#define CSR_MILMB_IEN_SHIFT (0U)</span></div>
<div class="line"><a id="l02524" name="l02524"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a94971a5085cf523d8e652fab639b242b"> 2524</a></span><span class="preprocessor">#define CSR_MILMB_IEN_GET(x) (((uint32_t)(x) &amp; CSR_MILMB_IEN_MASK) &gt;&gt; CSR_MILMB_IEN_SHIFT)</span></div>
<div class="line"><a id="l02525" name="l02525"></a><span class="lineno"> 2525</span> </div>
<div class="line"><a id="l02526" name="l02526"></a><span class="lineno"> 2526</span><span class="comment">/* Bitfield definition for register: MDLMB */</span></div>
<div class="line"><a id="l02527" name="l02527"></a><span class="lineno"> 2527</span><span class="comment">/*</span></div>
<div class="line"><a id="l02528" name="l02528"></a><span class="lineno"> 2528</span><span class="comment"> * DBPA (RO)</span></div>
<div class="line"><a id="l02529" name="l02529"></a><span class="lineno"> 2529</span><span class="comment"> *</span></div>
<div class="line"><a id="l02530" name="l02530"></a><span class="lineno"> 2530</span><span class="comment"> * The base physical address of DLM. It has to be an integer multiple of the DLM size</span></div>
<div class="line"><a id="l02531" name="l02531"></a><span class="lineno"> 2531</span><span class="comment"> */</span></div>
<div class="line"><a id="l02532" name="l02532"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a802b1817ac444158a685bfd55956bfae"> 2532</a></span><span class="preprocessor">#define CSR_MDLMB_DBPA_MASK (0xFFFFFC00UL)</span></div>
<div class="line"><a id="l02533" name="l02533"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a7a051c71c284c4e7c22fbe9976c20539"> 2533</a></span><span class="preprocessor">#define CSR_MDLMB_DBPA_SHIFT (10U)</span></div>
<div class="line"><a id="l02534" name="l02534"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#aa1b169d8a5b794dd7dc5646e6a029565"> 2534</a></span><span class="preprocessor">#define CSR_MDLMB_DBPA_GET(x) (((uint32_t)(x) &amp; CSR_MDLMB_DBPA_MASK) &gt;&gt; CSR_MDLMB_DBPA_SHIFT)</span></div>
<div class="line"><a id="l02535" name="l02535"></a><span class="lineno"> 2535</span> </div>
<div class="line"><a id="l02536" name="l02536"></a><span class="lineno"> 2536</span><span class="comment">/*</span></div>
<div class="line"><a id="l02537" name="l02537"></a><span class="lineno"> 2537</span><span class="comment"> * RWECC (RW)</span></div>
<div class="line"><a id="l02538" name="l02538"></a><span class="lineno"> 2538</span><span class="comment"> *</span></div>
<div class="line"><a id="l02539" name="l02539"></a><span class="lineno"> 2539</span><span class="comment"> * Controls diagnostic accesses of ECC codes of the DLM RAMs. When set, load/store to DLM reads/writes ECC codes to the mecc_code register. This bit can be set for injecting ECC errors to test the ECC handler.</span></div>
<div class="line"><a id="l02540" name="l02540"></a><span class="lineno"> 2540</span><span class="comment"> * 0:Disable diagnostic accesses of ECC codes</span></div>
<div class="line"><a id="l02541" name="l02541"></a><span class="lineno"> 2541</span><span class="comment"> * 1:Enable diagnostic accesses of ECC codes</span></div>
<div class="line"><a id="l02542" name="l02542"></a><span class="lineno"> 2542</span><span class="comment"> */</span></div>
<div class="line"><a id="l02543" name="l02543"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#af0108a830c791b20bf6583fbf4372faa"> 2543</a></span><span class="preprocessor">#define CSR_MDLMB_RWECC_MASK (0x8U)</span></div>
<div class="line"><a id="l02544" name="l02544"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#afaee08dbdbc9f589594f154fe65dbe6d"> 2544</a></span><span class="preprocessor">#define CSR_MDLMB_RWECC_SHIFT (3U)</span></div>
<div class="line"><a id="l02545" name="l02545"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#ad9184344efdd4b6beb2435e6fd9743df"> 2545</a></span><span class="preprocessor">#define CSR_MDLMB_RWECC_SET(x) (((uint32_t)(x) &lt;&lt; CSR_MDLMB_RWECC_SHIFT) &amp; CSR_MDLMB_RWECC_MASK)</span></div>
<div class="line"><a id="l02546" name="l02546"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a84c7e120be7ba1c0c82627407ff1111b"> 2546</a></span><span class="preprocessor">#define CSR_MDLMB_RWECC_GET(x) (((uint32_t)(x) &amp; CSR_MDLMB_RWECC_MASK) &gt;&gt; CSR_MDLMB_RWECC_SHIFT)</span></div>
<div class="line"><a id="l02547" name="l02547"></a><span class="lineno"> 2547</span> </div>
<div class="line"><a id="l02548" name="l02548"></a><span class="lineno"> 2548</span><span class="comment">/*</span></div>
<div class="line"><a id="l02549" name="l02549"></a><span class="lineno"> 2549</span><span class="comment"> * ECCEN (RW)</span></div>
<div class="line"><a id="l02550" name="l02550"></a><span class="lineno"> 2550</span><span class="comment"> *</span></div>
<div class="line"><a id="l02551" name="l02551"></a><span class="lineno"> 2551</span><span class="comment"> * Parity/ECC enable control:</span></div>
<div class="line"><a id="l02552" name="l02552"></a><span class="lineno"> 2552</span><span class="comment"> * 0:Disable parity/ECC</span></div>
<div class="line"><a id="l02553" name="l02553"></a><span class="lineno"> 2553</span><span class="comment"> * 1:Reserved</span></div>
<div class="line"><a id="l02554" name="l02554"></a><span class="lineno"> 2554</span><span class="comment"> * 2:Generate exceptions only on uncorrectable parity/ECC errors</span></div>
<div class="line"><a id="l02555" name="l02555"></a><span class="lineno"> 2555</span><span class="comment"> * 3:Generate exceptions on any type of parity/ECC errors</span></div>
<div class="line"><a id="l02556" name="l02556"></a><span class="lineno"> 2556</span><span class="comment"> */</span></div>
<div class="line"><a id="l02557" name="l02557"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a0d5b6bf217d86a80ef699fc0aa87b4ed"> 2557</a></span><span class="preprocessor">#define CSR_MDLMB_ECCEN_MASK (0x6U)</span></div>
<div class="line"><a id="l02558" name="l02558"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#ab12b19c7a223f47de42afbcc04918e2c"> 2558</a></span><span class="preprocessor">#define CSR_MDLMB_ECCEN_SHIFT (1U)</span></div>
<div class="line"><a id="l02559" name="l02559"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a98eacbdfb44b9593f8aa669de2f4b23c"> 2559</a></span><span class="preprocessor">#define CSR_MDLMB_ECCEN_SET(x) (((uint32_t)(x) &lt;&lt; CSR_MDLMB_ECCEN_SHIFT) &amp; CSR_MDLMB_ECCEN_MASK)</span></div>
<div class="line"><a id="l02560" name="l02560"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#ade03d8db7843922da3bd127bb36ffa8f"> 2560</a></span><span class="preprocessor">#define CSR_MDLMB_ECCEN_GET(x) (((uint32_t)(x) &amp; CSR_MDLMB_ECCEN_MASK) &gt;&gt; CSR_MDLMB_ECCEN_SHIFT)</span></div>
<div class="line"><a id="l02561" name="l02561"></a><span class="lineno"> 2561</span> </div>
<div class="line"><a id="l02562" name="l02562"></a><span class="lineno"> 2562</span><span class="comment">/*</span></div>
<div class="line"><a id="l02563" name="l02563"></a><span class="lineno"> 2563</span><span class="comment"> * DEN (RO)</span></div>
<div class="line"><a id="l02564" name="l02564"></a><span class="lineno"> 2564</span><span class="comment"> *</span></div>
<div class="line"><a id="l02565" name="l02565"></a><span class="lineno"> 2565</span><span class="comment"> * DLM enable control:</span></div>
<div class="line"><a id="l02566" name="l02566"></a><span class="lineno"> 2566</span><span class="comment"> * 0:DLM is disabled</span></div>
<div class="line"><a id="l02567" name="l02567"></a><span class="lineno"> 2567</span><span class="comment"> * 1:DLM is enabled</span></div>
<div class="line"><a id="l02568" name="l02568"></a><span class="lineno"> 2568</span><span class="comment"> */</span></div>
<div class="line"><a id="l02569" name="l02569"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#ae3513967a54c2b3c871557a0c5e0617a"> 2569</a></span><span class="preprocessor">#define CSR_MDLMB_DEN_MASK (0x1U)</span></div>
<div class="line"><a id="l02570" name="l02570"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#ae70c2e8c2b0be52e34a5d7f4e052c40a"> 2570</a></span><span class="preprocessor">#define CSR_MDLMB_DEN_SHIFT (0U)</span></div>
<div class="line"><a id="l02571" name="l02571"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a63ea1540d825ba43528fd7612e33fa73"> 2571</a></span><span class="preprocessor">#define CSR_MDLMB_DEN_GET(x) (((uint32_t)(x) &amp; CSR_MDLMB_DEN_MASK) &gt;&gt; CSR_MDLMB_DEN_SHIFT)</span></div>
<div class="line"><a id="l02572" name="l02572"></a><span class="lineno"> 2572</span> </div>
<div class="line"><a id="l02573" name="l02573"></a><span class="lineno"> 2573</span><span class="comment">/* Bitfield definition for register: MECC_CODE */</span></div>
<div class="line"><a id="l02574" name="l02574"></a><span class="lineno"> 2574</span><span class="comment">/*</span></div>
<div class="line"><a id="l02575" name="l02575"></a><span class="lineno"> 2575</span><span class="comment"> * INSN (RO)</span></div>
<div class="line"><a id="l02576" name="l02576"></a><span class="lineno"> 2576</span><span class="comment"> *</span></div>
<div class="line"><a id="l02577" name="l02577"></a><span class="lineno"> 2577</span><span class="comment"> * Indicates if the parity/ECC error is caused by instruction fetch or data access.</span></div>
<div class="line"><a id="l02578" name="l02578"></a><span class="lineno"> 2578</span><span class="comment"> * 0:Data access</span></div>
<div class="line"><a id="l02579" name="l02579"></a><span class="lineno"> 2579</span><span class="comment"> * 1:Instruction fetch</span></div>
<div class="line"><a id="l02580" name="l02580"></a><span class="lineno"> 2580</span><span class="comment"> */</span></div>
<div class="line"><a id="l02581" name="l02581"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a56f7451de2057839fd1938fdd64cde8c"> 2581</a></span><span class="preprocessor">#define CSR_MECC_CODE_INSN_MASK (0x400000UL)</span></div>
<div class="line"><a id="l02582" name="l02582"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a78e13e2061672ad377b28feaa6b8f9a0"> 2582</a></span><span class="preprocessor">#define CSR_MECC_CODE_INSN_SHIFT (22U)</span></div>
<div class="line"><a id="l02583" name="l02583"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a7ba48d44330c9fa26d61bc312ca60003"> 2583</a></span><span class="preprocessor">#define CSR_MECC_CODE_INSN_GET(x) (((uint32_t)(x) &amp; CSR_MECC_CODE_INSN_MASK) &gt;&gt; CSR_MECC_CODE_INSN_SHIFT)</span></div>
<div class="line"><a id="l02584" name="l02584"></a><span class="lineno"> 2584</span> </div>
<div class="line"><a id="l02585" name="l02585"></a><span class="lineno"> 2585</span><span class="comment">/*</span></div>
<div class="line"><a id="l02586" name="l02586"></a><span class="lineno"> 2586</span><span class="comment"> * RAMID (RO)</span></div>
<div class="line"><a id="l02587" name="l02587"></a><span class="lineno"> 2587</span><span class="comment"> *</span></div>
<div class="line"><a id="l02588" name="l02588"></a><span class="lineno"> 2588</span><span class="comment"> * The ID of RAM that caused parity/ECC errors.</span></div>
<div class="line"><a id="l02589" name="l02589"></a><span class="lineno"> 2589</span><span class="comment"> * This bit is updated on parity/ECC error exceptions.</span></div>
<div class="line"><a id="l02590" name="l02590"></a><span class="lineno"> 2590</span><span class="comment"> * 01:Reserved</span></div>
<div class="line"><a id="l02591" name="l02591"></a><span class="lineno"> 2591</span><span class="comment"> * 2:Tag RAM of I-Cache</span></div>
<div class="line"><a id="l02592" name="l02592"></a><span class="lineno"> 2592</span><span class="comment"> * 3:Data RAM of I-Cache</span></div>
<div class="line"><a id="l02593" name="l02593"></a><span class="lineno"> 2593</span><span class="comment"> * 4:Tag RAM of D-Cache</span></div>
<div class="line"><a id="l02594" name="l02594"></a><span class="lineno"> 2594</span><span class="comment"> * 5:Data RAM of D-Cache</span></div>
<div class="line"><a id="l02595" name="l02595"></a><span class="lineno"> 2595</span><span class="comment"> * 6:Tag RAM of TLB</span></div>
<div class="line"><a id="l02596" name="l02596"></a><span class="lineno"> 2596</span><span class="comment"> * 7:Data RAM of TLB</span></div>
<div class="line"><a id="l02597" name="l02597"></a><span class="lineno"> 2597</span><span class="comment"> * 8:ILM</span></div>
<div class="line"><a id="l02598" name="l02598"></a><span class="lineno"> 2598</span><span class="comment"> * 9:DLM</span></div>
<div class="line"><a id="l02599" name="l02599"></a><span class="lineno"> 2599</span><span class="comment"> * 1015:Reserved</span></div>
<div class="line"><a id="l02600" name="l02600"></a><span class="lineno"> 2600</span><span class="comment"> */</span></div>
<div class="line"><a id="l02601" name="l02601"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a073ac8f831c36ac6fc2cf37b7fbcb8b0"> 2601</a></span><span class="preprocessor">#define CSR_MECC_CODE_RAMID_MASK (0x3C0000UL)</span></div>
<div class="line"><a id="l02602" name="l02602"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a94582f1e67fd6626345b82c70fb5190f"> 2602</a></span><span class="preprocessor">#define CSR_MECC_CODE_RAMID_SHIFT (18U)</span></div>
<div class="line"><a id="l02603" name="l02603"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#ad029c6b7d1bdcd344722644d7e79e558"> 2603</a></span><span class="preprocessor">#define CSR_MECC_CODE_RAMID_GET(x) (((uint32_t)(x) &amp; CSR_MECC_CODE_RAMID_MASK) &gt;&gt; CSR_MECC_CODE_RAMID_SHIFT)</span></div>
<div class="line"><a id="l02604" name="l02604"></a><span class="lineno"> 2604</span> </div>
<div class="line"><a id="l02605" name="l02605"></a><span class="lineno"> 2605</span><span class="comment">/*</span></div>
<div class="line"><a id="l02606" name="l02606"></a><span class="lineno"> 2606</span><span class="comment"> * P (RO)</span></div>
<div class="line"><a id="l02607" name="l02607"></a><span class="lineno"> 2607</span><span class="comment"> *</span></div>
<div class="line"><a id="l02608" name="l02608"></a><span class="lineno"> 2608</span><span class="comment"> * Precise error. This bit is updated on parity/ECC error exceptions.</span></div>
<div class="line"><a id="l02609" name="l02609"></a><span class="lineno"> 2609</span><span class="comment"> * 0:Imprecise error</span></div>
<div class="line"><a id="l02610" name="l02610"></a><span class="lineno"> 2610</span><span class="comment"> * 1:Precise error</span></div>
<div class="line"><a id="l02611" name="l02611"></a><span class="lineno"> 2611</span><span class="comment"> */</span></div>
<div class="line"><a id="l02612" name="l02612"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a265395a5c94296afcebaf40cc0de382a"> 2612</a></span><span class="preprocessor">#define CSR_MECC_CODE_P_MASK (0x20000UL)</span></div>
<div class="line"><a id="l02613" name="l02613"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#aee5c230fef1603769f50a4163f0f77c0"> 2613</a></span><span class="preprocessor">#define CSR_MECC_CODE_P_SHIFT (17U)</span></div>
<div class="line"><a id="l02614" name="l02614"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a5875ee2e1133cc035dd1f584e0d13d98"> 2614</a></span><span class="preprocessor">#define CSR_MECC_CODE_P_GET(x) (((uint32_t)(x) &amp; CSR_MECC_CODE_P_MASK) &gt;&gt; CSR_MECC_CODE_P_SHIFT)</span></div>
<div class="line"><a id="l02615" name="l02615"></a><span class="lineno"> 2615</span> </div>
<div class="line"><a id="l02616" name="l02616"></a><span class="lineno"> 2616</span><span class="comment">/*</span></div>
<div class="line"><a id="l02617" name="l02617"></a><span class="lineno"> 2617</span><span class="comment"> * C (RO)</span></div>
<div class="line"><a id="l02618" name="l02618"></a><span class="lineno"> 2618</span><span class="comment"> *</span></div>
<div class="line"><a id="l02619" name="l02619"></a><span class="lineno"> 2619</span><span class="comment"> * Correctable error. This bit is updated on parity/ECC error exceptions.</span></div>
<div class="line"><a id="l02620" name="l02620"></a><span class="lineno"> 2620</span><span class="comment"> * 0:Uncorrectable error</span></div>
<div class="line"><a id="l02621" name="l02621"></a><span class="lineno"> 2621</span><span class="comment"> * 1:Correctable error</span></div>
<div class="line"><a id="l02622" name="l02622"></a><span class="lineno"> 2622</span><span class="comment"> */</span></div>
<div class="line"><a id="l02623" name="l02623"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a9034c9404e22b6b8846697aeb6182d8a"> 2623</a></span><span class="preprocessor">#define CSR_MECC_CODE_C_MASK (0x10000UL)</span></div>
<div class="line"><a id="l02624" name="l02624"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a01fa615a1d8fcf97119ce2e8995c24ce"> 2624</a></span><span class="preprocessor">#define CSR_MECC_CODE_C_SHIFT (16U)</span></div>
<div class="line"><a id="l02625" name="l02625"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a0498cefbe2c87001684797fc6da95a60"> 2625</a></span><span class="preprocessor">#define CSR_MECC_CODE_C_GET(x) (((uint32_t)(x) &amp; CSR_MECC_CODE_C_MASK) &gt;&gt; CSR_MECC_CODE_C_SHIFT)</span></div>
<div class="line"><a id="l02626" name="l02626"></a><span class="lineno"> 2626</span> </div>
<div class="line"><a id="l02627" name="l02627"></a><span class="lineno"> 2627</span><span class="comment">/*</span></div>
<div class="line"><a id="l02628" name="l02628"></a><span class="lineno"> 2628</span><span class="comment"> * CODE (RW)</span></div>
<div class="line"><a id="l02629" name="l02629"></a><span class="lineno"> 2629</span><span class="comment"> *</span></div>
<div class="line"><a id="l02630" name="l02630"></a><span class="lineno"> 2630</span><span class="comment"> * This field records the ECC value on ECC error exceptions. This field is also used to read/write the ECC codes when diagnostic access of ECC codes are enabled (milmb.RWECC or mdlmb.RWECC is 1).</span></div>
<div class="line"><a id="l02631" name="l02631"></a><span class="lineno"> 2631</span><span class="comment"> */</span></div>
<div class="line"><a id="l02632" name="l02632"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#aec40d06341c29aea4b2ee1b965f9d4cc"> 2632</a></span><span class="preprocessor">#define CSR_MECC_CODE_CODE_MASK (0x7FU)</span></div>
<div class="line"><a id="l02633" name="l02633"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#ae40b53be4705f85934b94c2cf31061d9"> 2633</a></span><span class="preprocessor">#define CSR_MECC_CODE_CODE_SHIFT (0U)</span></div>
<div class="line"><a id="l02634" name="l02634"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#ac3693edf4e337f9621b7cce2b5d5e655"> 2634</a></span><span class="preprocessor">#define CSR_MECC_CODE_CODE_SET(x) (((uint32_t)(x) &lt;&lt; CSR_MECC_CODE_CODE_SHIFT) &amp; CSR_MECC_CODE_CODE_MASK)</span></div>
<div class="line"><a id="l02635" name="l02635"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#abcefb6f4b8e112cfaa4215178e53011a"> 2635</a></span><span class="preprocessor">#define CSR_MECC_CODE_CODE_GET(x) (((uint32_t)(x) &amp; CSR_MECC_CODE_CODE_MASK) &gt;&gt; CSR_MECC_CODE_CODE_SHIFT)</span></div>
<div class="line"><a id="l02636" name="l02636"></a><span class="lineno"> 2636</span> </div>
<div class="line"><a id="l02637" name="l02637"></a><span class="lineno"> 2637</span><span class="comment">/* Bitfield definition for register: MNVEC */</span></div>
<div class="line"><a id="l02638" name="l02638"></a><span class="lineno"> 2638</span><span class="comment">/*</span></div>
<div class="line"><a id="l02639" name="l02639"></a><span class="lineno"> 2639</span><span class="comment"> * MNVEC (RO)</span></div>
<div class="line"><a id="l02640" name="l02640"></a><span class="lineno"> 2640</span><span class="comment"> *</span></div>
<div class="line"><a id="l02641" name="l02641"></a><span class="lineno"> 2641</span><span class="comment"> * Base address of the NMI handler. Its value is the zero-extended value of the reset_vector.</span></div>
<div class="line"><a id="l02642" name="l02642"></a><span class="lineno"> 2642</span><span class="comment"> */</span></div>
<div class="line"><a id="l02643" name="l02643"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#acffe91f3e02836128894801e98cf4845"> 2643</a></span><span class="preprocessor">#define CSR_MNVEC_MNVEC_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l02644" name="l02644"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#afb22a958c3b363edb5dcef8f9cd329c5"> 2644</a></span><span class="preprocessor">#define CSR_MNVEC_MNVEC_SHIFT (0U)</span></div>
<div class="line"><a id="l02645" name="l02645"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a89c6d37e791cf127029418dde69e6bb3"> 2645</a></span><span class="preprocessor">#define CSR_MNVEC_MNVEC_GET(x) (((uint32_t)(x) &amp; CSR_MNVEC_MNVEC_MASK) &gt;&gt; CSR_MNVEC_MNVEC_SHIFT)</span></div>
<div class="line"><a id="l02646" name="l02646"></a><span class="lineno"> 2646</span> </div>
<div class="line"><a id="l02647" name="l02647"></a><span class="lineno"> 2647</span><span class="comment">/* Bitfield definition for register: MXSTATUS */</span></div>
<div class="line"><a id="l02648" name="l02648"></a><span class="lineno"> 2648</span><span class="comment">/*</span></div>
<div class="line"><a id="l02649" name="l02649"></a><span class="lineno"> 2649</span><span class="comment"> * PDME (RW)</span></div>
<div class="line"><a id="l02650" name="l02650"></a><span class="lineno"> 2650</span><span class="comment"> *</span></div>
<div class="line"><a id="l02651" name="l02651"></a><span class="lineno"> 2651</span><span class="comment"> * For saving previous DME state on entering a trap. This field is hardwired to 0 if data cache and data local memory are not supported.</span></div>
<div class="line"><a id="l02652" name="l02652"></a><span class="lineno"> 2652</span><span class="comment"> */</span></div>
<div class="line"><a id="l02653" name="l02653"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a735bb03da03cbf4c375286cae5b652e9"> 2653</a></span><span class="preprocessor">#define CSR_MXSTATUS_PDME_MASK (0x20U)</span></div>
<div class="line"><a id="l02654" name="l02654"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a290cda03869d864f488d91033027b68a"> 2654</a></span><span class="preprocessor">#define CSR_MXSTATUS_PDME_SHIFT (5U)</span></div>
<div class="line"><a id="l02655" name="l02655"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a3dda6135782a6e29f30a05cadd2cdff2"> 2655</a></span><span class="preprocessor">#define CSR_MXSTATUS_PDME_SET(x) (((uint32_t)(x) &lt;&lt; CSR_MXSTATUS_PDME_SHIFT) &amp; CSR_MXSTATUS_PDME_MASK)</span></div>
<div class="line"><a id="l02656" name="l02656"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#abe3e6cc77c703fc936549c5f96c9ea38"> 2656</a></span><span class="preprocessor">#define CSR_MXSTATUS_PDME_GET(x) (((uint32_t)(x) &amp; CSR_MXSTATUS_PDME_MASK) &gt;&gt; CSR_MXSTATUS_PDME_SHIFT)</span></div>
<div class="line"><a id="l02657" name="l02657"></a><span class="lineno"> 2657</span> </div>
<div class="line"><a id="l02658" name="l02658"></a><span class="lineno"> 2658</span><span class="comment">/*</span></div>
<div class="line"><a id="l02659" name="l02659"></a><span class="lineno"> 2659</span><span class="comment"> * DME (RW)</span></div>
<div class="line"><a id="l02660" name="l02660"></a><span class="lineno"> 2660</span><span class="comment"> *</span></div>
<div class="line"><a id="l02661" name="l02661"></a><span class="lineno"> 2661</span><span class="comment"> * Data Machine Error flag. It indicates an exception occurred at the data cache or data local memory (DLM). Load/store accesses will bypass D-Cache when this bit is set. The exception handler should clear this bit after the machine error has been dealt with.</span></div>
<div class="line"><a id="l02662" name="l02662"></a><span class="lineno"> 2662</span><span class="comment"> */</span></div>
<div class="line"><a id="l02663" name="l02663"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a6b51351d20baa1c05b7f496c45ce3a6b"> 2663</a></span><span class="preprocessor">#define CSR_MXSTATUS_DME_MASK (0x10U)</span></div>
<div class="line"><a id="l02664" name="l02664"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a2c27c6eaff3c9310ee2c4693730ac3c0"> 2664</a></span><span class="preprocessor">#define CSR_MXSTATUS_DME_SHIFT (4U)</span></div>
<div class="line"><a id="l02665" name="l02665"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#aae3ca43815cd33a5e342d9edde0e0b5b"> 2665</a></span><span class="preprocessor">#define CSR_MXSTATUS_DME_SET(x) (((uint32_t)(x) &lt;&lt; CSR_MXSTATUS_DME_SHIFT) &amp; CSR_MXSTATUS_DME_MASK)</span></div>
<div class="line"><a id="l02666" name="l02666"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#ac28b585949086eb8cd6b1f4d6b81c589"> 2666</a></span><span class="preprocessor">#define CSR_MXSTATUS_DME_GET(x) (((uint32_t)(x) &amp; CSR_MXSTATUS_DME_MASK) &gt;&gt; CSR_MXSTATUS_DME_SHIFT)</span></div>
<div class="line"><a id="l02667" name="l02667"></a><span class="lineno"> 2667</span> </div>
<div class="line"><a id="l02668" name="l02668"></a><span class="lineno"> 2668</span><span class="comment">/*</span></div>
<div class="line"><a id="l02669" name="l02669"></a><span class="lineno"> 2669</span><span class="comment"> * PIME (RW)</span></div>
<div class="line"><a id="l02670" name="l02670"></a><span class="lineno"> 2670</span><span class="comment"> *</span></div>
<div class="line"><a id="l02671" name="l02671"></a><span class="lineno"> 2671</span><span class="comment"> * When mcause is imprecise exception (in the form of an interrupt), the PM field records the privileged mode of the instruction that caused the imprecise exception. The PM field encoding</span></div>
<div class="line"><a id="l02672" name="l02672"></a><span class="lineno"> 2672</span><span class="comment"> * is defined as follows:</span></div>
<div class="line"><a id="l02673" name="l02673"></a><span class="lineno"> 2673</span><span class="comment"> * 0: User mode</span></div>
<div class="line"><a id="l02674" name="l02674"></a><span class="lineno"> 2674</span><span class="comment"> * 1: Supervisor mode</span></div>
<div class="line"><a id="l02675" name="l02675"></a><span class="lineno"> 2675</span><span class="comment"> * 2: Reserved</span></div>
<div class="line"><a id="l02676" name="l02676"></a><span class="lineno"> 2676</span><span class="comment"> * 3: Machine mode</span></div>
<div class="line"><a id="l02677" name="l02677"></a><span class="lineno"> 2677</span><span class="comment"> */</span></div>
<div class="line"><a id="l02678" name="l02678"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a587aa7c8eb18718db80249faf8184008"> 2678</a></span><span class="preprocessor">#define CSR_MXSTATUS_PIME_MASK (0x8U)</span></div>
<div class="line"><a id="l02679" name="l02679"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#ab9afa6d1b4c3ce0f9dcafd84b2be6b25"> 2679</a></span><span class="preprocessor">#define CSR_MXSTATUS_PIME_SHIFT (3U)</span></div>
<div class="line"><a id="l02680" name="l02680"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a95f842ae61b9a61bcf09ffa2683ffa09"> 2680</a></span><span class="preprocessor">#define CSR_MXSTATUS_PIME_SET(x) (((uint32_t)(x) &lt;&lt; CSR_MXSTATUS_PIME_SHIFT) &amp; CSR_MXSTATUS_PIME_MASK)</span></div>
<div class="line"><a id="l02681" name="l02681"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a59e4ad630591f1b8362847ba1b3d7be6"> 2681</a></span><span class="preprocessor">#define CSR_MXSTATUS_PIME_GET(x) (((uint32_t)(x) &amp; CSR_MXSTATUS_PIME_MASK) &gt;&gt; CSR_MXSTATUS_PIME_SHIFT)</span></div>
<div class="line"><a id="l02682" name="l02682"></a><span class="lineno"> 2682</span> </div>
<div class="line"><a id="l02683" name="l02683"></a><span class="lineno"> 2683</span><span class="comment">/*</span></div>
<div class="line"><a id="l02684" name="l02684"></a><span class="lineno"> 2684</span><span class="comment"> * IME (RW)</span></div>
<div class="line"><a id="l02685" name="l02685"></a><span class="lineno"> 2685</span><span class="comment"> *</span></div>
<div class="line"><a id="l02686" name="l02686"></a><span class="lineno"> 2686</span><span class="comment"> * When mcause is imprecise exception (in the form of an interrupt), the PM field records the privileged mode of the instruction that caused the imprecise exception. The PM field encoding</span></div>
<div class="line"><a id="l02687" name="l02687"></a><span class="lineno"> 2687</span><span class="comment"> * is defined as follows:</span></div>
<div class="line"><a id="l02688" name="l02688"></a><span class="lineno"> 2688</span><span class="comment"> * 0: User mode</span></div>
<div class="line"><a id="l02689" name="l02689"></a><span class="lineno"> 2689</span><span class="comment"> * 1: Supervisor mode</span></div>
<div class="line"><a id="l02690" name="l02690"></a><span class="lineno"> 2690</span><span class="comment"> * 2: Reserved</span></div>
<div class="line"><a id="l02691" name="l02691"></a><span class="lineno"> 2691</span><span class="comment"> * 3: Machine mode</span></div>
<div class="line"><a id="l02692" name="l02692"></a><span class="lineno"> 2692</span><span class="comment"> */</span></div>
<div class="line"><a id="l02693" name="l02693"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a62c5b96b1417723d8827e0b1625db1b5"> 2693</a></span><span class="preprocessor">#define CSR_MXSTATUS_IME_MASK (0x4U)</span></div>
<div class="line"><a id="l02694" name="l02694"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#ad2f1527d92ffef3e0a6afa03fb8235e0"> 2694</a></span><span class="preprocessor">#define CSR_MXSTATUS_IME_SHIFT (2U)</span></div>
<div class="line"><a id="l02695" name="l02695"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#aecaaa01182b1d3d6865ccb822e2921b0"> 2695</a></span><span class="preprocessor">#define CSR_MXSTATUS_IME_SET(x) (((uint32_t)(x) &lt;&lt; CSR_MXSTATUS_IME_SHIFT) &amp; CSR_MXSTATUS_IME_MASK)</span></div>
<div class="line"><a id="l02696" name="l02696"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#adb3ed448f80e1bbba338bd30674a73d1"> 2696</a></span><span class="preprocessor">#define CSR_MXSTATUS_IME_GET(x) (((uint32_t)(x) &amp; CSR_MXSTATUS_IME_MASK) &gt;&gt; CSR_MXSTATUS_IME_SHIFT)</span></div>
<div class="line"><a id="l02697" name="l02697"></a><span class="lineno"> 2697</span> </div>
<div class="line"><a id="l02698" name="l02698"></a><span class="lineno"> 2698</span><span class="comment">/*</span></div>
<div class="line"><a id="l02699" name="l02699"></a><span class="lineno"> 2699</span><span class="comment"> * PPFT_EN (RW)</span></div>
<div class="line"><a id="l02700" name="l02700"></a><span class="lineno"> 2700</span><span class="comment"> *</span></div>
<div class="line"><a id="l02701" name="l02701"></a><span class="lineno"> 2701</span><span class="comment"> * When mcause is imprecise exception (in the form of an interrupt), the PM field records the privileged mode of the instruction that caused the imprecise exception. The PM field encoding</span></div>
<div class="line"><a id="l02702" name="l02702"></a><span class="lineno"> 2702</span><span class="comment"> * is defined as follows:</span></div>
<div class="line"><a id="l02703" name="l02703"></a><span class="lineno"> 2703</span><span class="comment"> * 0: User mode</span></div>
<div class="line"><a id="l02704" name="l02704"></a><span class="lineno"> 2704</span><span class="comment"> * 1: Supervisor mode</span></div>
<div class="line"><a id="l02705" name="l02705"></a><span class="lineno"> 2705</span><span class="comment"> * 2: Reserved</span></div>
<div class="line"><a id="l02706" name="l02706"></a><span class="lineno"> 2706</span><span class="comment"> * 3: Machine mode</span></div>
<div class="line"><a id="l02707" name="l02707"></a><span class="lineno"> 2707</span><span class="comment"> */</span></div>
<div class="line"><a id="l02708" name="l02708"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#ad606696b42e02a0f143631aa76d81195"> 2708</a></span><span class="preprocessor">#define CSR_MXSTATUS_PPFT_EN_MASK (0x2U)</span></div>
<div class="line"><a id="l02709" name="l02709"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a70c9f8deb83903e9e596273239a4611d"> 2709</a></span><span class="preprocessor">#define CSR_MXSTATUS_PPFT_EN_SHIFT (1U)</span></div>
<div class="line"><a id="l02710" name="l02710"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a999b675055f814502100aa16b021fd14"> 2710</a></span><span class="preprocessor">#define CSR_MXSTATUS_PPFT_EN_SET(x) (((uint32_t)(x) &lt;&lt; CSR_MXSTATUS_PPFT_EN_SHIFT) &amp; CSR_MXSTATUS_PPFT_EN_MASK)</span></div>
<div class="line"><a id="l02711" name="l02711"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a3e0f5af74aa5f73472d4469a2d9f0944"> 2711</a></span><span class="preprocessor">#define CSR_MXSTATUS_PPFT_EN_GET(x) (((uint32_t)(x) &amp; CSR_MXSTATUS_PPFT_EN_MASK) &gt;&gt; CSR_MXSTATUS_PPFT_EN_SHIFT)</span></div>
<div class="line"><a id="l02712" name="l02712"></a><span class="lineno"> 2712</span> </div>
<div class="line"><a id="l02713" name="l02713"></a><span class="lineno"> 2713</span><span class="comment">/*</span></div>
<div class="line"><a id="l02714" name="l02714"></a><span class="lineno"> 2714</span><span class="comment"> * PFT_EN (RW)</span></div>
<div class="line"><a id="l02715" name="l02715"></a><span class="lineno"> 2715</span><span class="comment"> *</span></div>
<div class="line"><a id="l02716" name="l02716"></a><span class="lineno"> 2716</span><span class="comment"> * Enable performance throttling. When throttling is enabled, the processor executes instructions at the performance level specified in mpft_ctl.T_LEVEL. On entering a trap:</span></div>
<div class="line"><a id="l02717" name="l02717"></a><span class="lineno"> 2717</span><span class="comment"> * PPFT_EN  &lt;= PFT_EN;</span></div>
<div class="line"><a id="l02718" name="l02718"></a><span class="lineno"> 2718</span><span class="comment"> * PFT_EN &lt;= mpft_ctl.FAST_INT ? 0 :PFT_EN;</span></div>
<div class="line"><a id="l02719" name="l02719"></a><span class="lineno"> 2719</span><span class="comment"> * On executing an MRET instruction:</span></div>
<div class="line"><a id="l02720" name="l02720"></a><span class="lineno"> 2720</span><span class="comment"> * PFT_EN &lt;= PPFT_EN;</span></div>
<div class="line"><a id="l02721" name="l02721"></a><span class="lineno"> 2721</span><span class="comment"> * This field is hardwired to 0 if the PowerBrake feature is not supported.</span></div>
<div class="line"><a id="l02722" name="l02722"></a><span class="lineno"> 2722</span><span class="comment"> */</span></div>
<div class="line"><a id="l02723" name="l02723"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a8560043389d07dbf97af4571d85cff60"> 2723</a></span><span class="preprocessor">#define CSR_MXSTATUS_PFT_EN_MASK (0x1U)</span></div>
<div class="line"><a id="l02724" name="l02724"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#aff799cd8339f3e85c1df8f14157ba388"> 2724</a></span><span class="preprocessor">#define CSR_MXSTATUS_PFT_EN_SHIFT (0U)</span></div>
<div class="line"><a id="l02725" name="l02725"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a85589672beef01d39fad8943eda3206c"> 2725</a></span><span class="preprocessor">#define CSR_MXSTATUS_PFT_EN_SET(x) (((uint32_t)(x) &lt;&lt; CSR_MXSTATUS_PFT_EN_SHIFT) &amp; CSR_MXSTATUS_PFT_EN_MASK)</span></div>
<div class="line"><a id="l02726" name="l02726"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a6c398556ce037564e166ea0ea511c960"> 2726</a></span><span class="preprocessor">#define CSR_MXSTATUS_PFT_EN_GET(x) (((uint32_t)(x) &amp; CSR_MXSTATUS_PFT_EN_MASK) &gt;&gt; CSR_MXSTATUS_PFT_EN_SHIFT)</span></div>
<div class="line"><a id="l02727" name="l02727"></a><span class="lineno"> 2727</span> </div>
<div class="line"><a id="l02728" name="l02728"></a><span class="lineno"> 2728</span><span class="comment">/* Bitfield definition for register: MPFT_CTL */</span></div>
<div class="line"><a id="l02729" name="l02729"></a><span class="lineno"> 2729</span><span class="comment">/*</span></div>
<div class="line"><a id="l02730" name="l02730"></a><span class="lineno"> 2730</span><span class="comment"> * FAST_INT (RW)</span></div>
<div class="line"><a id="l02731" name="l02731"></a><span class="lineno"> 2731</span><span class="comment"> *</span></div>
<div class="line"><a id="l02732" name="l02732"></a><span class="lineno"> 2732</span><span class="comment"> * Fast interrupt response. If this field is set, mxstatus.PFT_EN will be automatically cleared when the processor enters an interrupt handler.</span></div>
<div class="line"><a id="l02733" name="l02733"></a><span class="lineno"> 2733</span><span class="comment"> */</span></div>
<div class="line"><a id="l02734" name="l02734"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a72383815993811d2060824286b4bb2e1"> 2734</a></span><span class="preprocessor">#define CSR_MPFT_CTL_FAST_INT_MASK (0x100U)</span></div>
<div class="line"><a id="l02735" name="l02735"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#adba6906bfae5307302f463a41806fed7"> 2735</a></span><span class="preprocessor">#define CSR_MPFT_CTL_FAST_INT_SHIFT (8U)</span></div>
<div class="line"><a id="l02736" name="l02736"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a3f7a489385c478fe43664d156a31f344"> 2736</a></span><span class="preprocessor">#define CSR_MPFT_CTL_FAST_INT_SET(x) (((uint32_t)(x) &lt;&lt; CSR_MPFT_CTL_FAST_INT_SHIFT) &amp; CSR_MPFT_CTL_FAST_INT_MASK)</span></div>
<div class="line"><a id="l02737" name="l02737"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#afbf6af1316fe5c93568357abfcf2df2d"> 2737</a></span><span class="preprocessor">#define CSR_MPFT_CTL_FAST_INT_GET(x) (((uint32_t)(x) &amp; CSR_MPFT_CTL_FAST_INT_MASK) &gt;&gt; CSR_MPFT_CTL_FAST_INT_SHIFT)</span></div>
<div class="line"><a id="l02738" name="l02738"></a><span class="lineno"> 2738</span> </div>
<div class="line"><a id="l02739" name="l02739"></a><span class="lineno"> 2739</span><span class="comment">/*</span></div>
<div class="line"><a id="l02740" name="l02740"></a><span class="lineno"> 2740</span><span class="comment"> * T_LEVEL (RW)</span></div>
<div class="line"><a id="l02741" name="l02741"></a><span class="lineno"> 2741</span><span class="comment"> *</span></div>
<div class="line"><a id="l02742" name="l02742"></a><span class="lineno"> 2742</span><span class="comment"> * Throttling Level. The processor has the highest performance at throttling level 0 and the lowest</span></div>
<div class="line"><a id="l02743" name="l02743"></a><span class="lineno"> 2743</span><span class="comment"> * performance at throttling level 15.</span></div>
<div class="line"><a id="l02744" name="l02744"></a><span class="lineno"> 2744</span><span class="comment"> * 0:Level 0 (the highest performance)</span></div>
<div class="line"><a id="l02745" name="l02745"></a><span class="lineno"> 2745</span><span class="comment"> * 1-14:Level 1-14</span></div>
<div class="line"><a id="l02746" name="l02746"></a><span class="lineno"> 2746</span><span class="comment"> * 15:Level 15 (the lowest performance)</span></div>
<div class="line"><a id="l02747" name="l02747"></a><span class="lineno"> 2747</span><span class="comment"> */</span></div>
<div class="line"><a id="l02748" name="l02748"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a75156e85056638c95d1ff58c565d4807"> 2748</a></span><span class="preprocessor">#define CSR_MPFT_CTL_T_LEVEL_MASK (0xF0U)</span></div>
<div class="line"><a id="l02749" name="l02749"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a201facac0cf77f381903428efff6938e"> 2749</a></span><span class="preprocessor">#define CSR_MPFT_CTL_T_LEVEL_SHIFT (4U)</span></div>
<div class="line"><a id="l02750" name="l02750"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a877b529e6951be9568d5148c58c8b8f1"> 2750</a></span><span class="preprocessor">#define CSR_MPFT_CTL_T_LEVEL_SET(x) (((uint32_t)(x) &lt;&lt; CSR_MPFT_CTL_T_LEVEL_SHIFT) &amp; CSR_MPFT_CTL_T_LEVEL_MASK)</span></div>
<div class="line"><a id="l02751" name="l02751"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#af82fc0ea6b4d8929432b5d4096bf8ff8"> 2751</a></span><span class="preprocessor">#define CSR_MPFT_CTL_T_LEVEL_GET(x) (((uint32_t)(x) &amp; CSR_MPFT_CTL_T_LEVEL_MASK) &gt;&gt; CSR_MPFT_CTL_T_LEVEL_SHIFT)</span></div>
<div class="line"><a id="l02752" name="l02752"></a><span class="lineno"> 2752</span> </div>
<div class="line"><a id="l02753" name="l02753"></a><span class="lineno"> 2753</span><span class="comment">/* Bitfield definition for register: MHSP_CTL */</span></div>
<div class="line"><a id="l02754" name="l02754"></a><span class="lineno"> 2754</span><span class="comment">/*</span></div>
<div class="line"><a id="l02755" name="l02755"></a><span class="lineno"> 2755</span><span class="comment"> * M (RW)</span></div>
<div class="line"><a id="l02756" name="l02756"></a><span class="lineno"> 2756</span><span class="comment"> *</span></div>
<div class="line"><a id="l02757" name="l02757"></a><span class="lineno"> 2757</span><span class="comment"> * Enables the SP protection and recording mechanism in Machine mode</span></div>
<div class="line"><a id="l02758" name="l02758"></a><span class="lineno"> 2758</span><span class="comment"> * 0:The mechanism is disabled in Machine mode.</span></div>
<div class="line"><a id="l02759" name="l02759"></a><span class="lineno"> 2759</span><span class="comment"> * 1: The mechanism is enabled in Machine mode.</span></div>
<div class="line"><a id="l02760" name="l02760"></a><span class="lineno"> 2760</span><span class="comment"> */</span></div>
<div class="line"><a id="l02761" name="l02761"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a348eb0facefc2642ac6f53187639f09f"> 2761</a></span><span class="preprocessor">#define CSR_MHSP_CTL_M_MASK (0x20U)</span></div>
<div class="line"><a id="l02762" name="l02762"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a74dda8bba9cc6c172467cbd9ae6ff6c3"> 2762</a></span><span class="preprocessor">#define CSR_MHSP_CTL_M_SHIFT (5U)</span></div>
<div class="line"><a id="l02763" name="l02763"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#ae4806c62e1da6469d57be8cc2e1fa18c"> 2763</a></span><span class="preprocessor">#define CSR_MHSP_CTL_M_SET(x) (((uint32_t)(x) &lt;&lt; CSR_MHSP_CTL_M_SHIFT) &amp; CSR_MHSP_CTL_M_MASK)</span></div>
<div class="line"><a id="l02764" name="l02764"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#abc38a4f7e83969adefd2e8b13a8e6a20"> 2764</a></span><span class="preprocessor">#define CSR_MHSP_CTL_M_GET(x) (((uint32_t)(x) &amp; CSR_MHSP_CTL_M_MASK) &gt;&gt; CSR_MHSP_CTL_M_SHIFT)</span></div>
<div class="line"><a id="l02765" name="l02765"></a><span class="lineno"> 2765</span> </div>
<div class="line"><a id="l02766" name="l02766"></a><span class="lineno"> 2766</span><span class="comment">/*</span></div>
<div class="line"><a id="l02767" name="l02767"></a><span class="lineno"> 2767</span><span class="comment"> * S (RW)</span></div>
<div class="line"><a id="l02768" name="l02768"></a><span class="lineno"> 2768</span><span class="comment"> *</span></div>
<div class="line"><a id="l02769" name="l02769"></a><span class="lineno"> 2769</span><span class="comment"> * Enables the SP protection and recording mechanism in Supervisor mode</span></div>
<div class="line"><a id="l02770" name="l02770"></a><span class="lineno"> 2770</span><span class="comment"> * 0:The mechanism is disabled in Supervisor mode</span></div>
<div class="line"><a id="l02771" name="l02771"></a><span class="lineno"> 2771</span><span class="comment"> * 1:The mechanism is enabled in Supervisor mode</span></div>
<div class="line"><a id="l02772" name="l02772"></a><span class="lineno"> 2772</span><span class="comment"> */</span></div>
<div class="line"><a id="l02773" name="l02773"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#adfba6dc011bec6e3a3a3fa43d9cbe424"> 2773</a></span><span class="preprocessor">#define CSR_MHSP_CTL_S_MASK (0x10U)</span></div>
<div class="line"><a id="l02774" name="l02774"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a23da4a8de2acff96b477462b61723538"> 2774</a></span><span class="preprocessor">#define CSR_MHSP_CTL_S_SHIFT (4U)</span></div>
<div class="line"><a id="l02775" name="l02775"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a50f1ef7d745e2c962b53be27170df49f"> 2775</a></span><span class="preprocessor">#define CSR_MHSP_CTL_S_SET(x) (((uint32_t)(x) &lt;&lt; CSR_MHSP_CTL_S_SHIFT) &amp; CSR_MHSP_CTL_S_MASK)</span></div>
<div class="line"><a id="l02776" name="l02776"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#ab2dc81b9da21e77bc8b2fc95a1128964"> 2776</a></span><span class="preprocessor">#define CSR_MHSP_CTL_S_GET(x) (((uint32_t)(x) &amp; CSR_MHSP_CTL_S_MASK) &gt;&gt; CSR_MHSP_CTL_S_SHIFT)</span></div>
<div class="line"><a id="l02777" name="l02777"></a><span class="lineno"> 2777</span> </div>
<div class="line"><a id="l02778" name="l02778"></a><span class="lineno"> 2778</span><span class="comment">/*</span></div>
<div class="line"><a id="l02779" name="l02779"></a><span class="lineno"> 2779</span><span class="comment"> * U (RW)</span></div>
<div class="line"><a id="l02780" name="l02780"></a><span class="lineno"> 2780</span><span class="comment"> *</span></div>
<div class="line"><a id="l02781" name="l02781"></a><span class="lineno"> 2781</span><span class="comment"> * Enables the SP protection and recording mechanism in User mode</span></div>
<div class="line"><a id="l02782" name="l02782"></a><span class="lineno"> 2782</span><span class="comment"> * 0:The mechanism is disabled in User mode</span></div>
<div class="line"><a id="l02783" name="l02783"></a><span class="lineno"> 2783</span><span class="comment"> * 1:The mechanism is enabled in User mode.</span></div>
<div class="line"><a id="l02784" name="l02784"></a><span class="lineno"> 2784</span><span class="comment"> */</span></div>
<div class="line"><a id="l02785" name="l02785"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a9fe4dc7d66cc11d78a62803498f67d38"> 2785</a></span><span class="preprocessor">#define CSR_MHSP_CTL_U_MASK (0x8U)</span></div>
<div class="line"><a id="l02786" name="l02786"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a6f92b3c1434b16fa1be0d156c58d8e0f"> 2786</a></span><span class="preprocessor">#define CSR_MHSP_CTL_U_SHIFT (3U)</span></div>
<div class="line"><a id="l02787" name="l02787"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a2b07a18c1749562b053a47d715041dee"> 2787</a></span><span class="preprocessor">#define CSR_MHSP_CTL_U_SET(x) (((uint32_t)(x) &lt;&lt; CSR_MHSP_CTL_U_SHIFT) &amp; CSR_MHSP_CTL_U_MASK)</span></div>
<div class="line"><a id="l02788" name="l02788"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#af69eed5c1f01d54cd689f80ef42b7be3"> 2788</a></span><span class="preprocessor">#define CSR_MHSP_CTL_U_GET(x) (((uint32_t)(x) &amp; CSR_MHSP_CTL_U_MASK) &gt;&gt; CSR_MHSP_CTL_U_SHIFT)</span></div>
<div class="line"><a id="l02789" name="l02789"></a><span class="lineno"> 2789</span> </div>
<div class="line"><a id="l02790" name="l02790"></a><span class="lineno"> 2790</span><span class="comment">/*</span></div>
<div class="line"><a id="l02791" name="l02791"></a><span class="lineno"> 2791</span><span class="comment"> * SCHM (RW)</span></div>
<div class="line"><a id="l02792" name="l02792"></a><span class="lineno"> 2792</span><span class="comment"> *</span></div>
<div class="line"><a id="l02793" name="l02793"></a><span class="lineno"> 2793</span><span class="comment"> * Selects the operating scheme of the stack protection and recording mechanism</span></div>
<div class="line"><a id="l02794" name="l02794"></a><span class="lineno"> 2794</span><span class="comment"> * 0:Stack overflow/underflow detection</span></div>
<div class="line"><a id="l02795" name="l02795"></a><span class="lineno"> 2795</span><span class="comment"> * 1:Top-of-stack recording</span></div>
<div class="line"><a id="l02796" name="l02796"></a><span class="lineno"> 2796</span><span class="comment"> */</span></div>
<div class="line"><a id="l02797" name="l02797"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a70ecf3a8399355b9770593107eda8f02"> 2797</a></span><span class="preprocessor">#define CSR_MHSP_CTL_SCHM_MASK (0x4U)</span></div>
<div class="line"><a id="l02798" name="l02798"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a056d4cf8e71db43d68d03d369a65b64e"> 2798</a></span><span class="preprocessor">#define CSR_MHSP_CTL_SCHM_SHIFT (2U)</span></div>
<div class="line"><a id="l02799" name="l02799"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a06e9715aaa9eb407a97bcf57ae3db6f6"> 2799</a></span><span class="preprocessor">#define CSR_MHSP_CTL_SCHM_SET(x) (((uint32_t)(x) &lt;&lt; CSR_MHSP_CTL_SCHM_SHIFT) &amp; CSR_MHSP_CTL_SCHM_MASK)</span></div>
<div class="line"><a id="l02800" name="l02800"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#ad955f6c27a85c2d48de1d6aec332b7c5"> 2800</a></span><span class="preprocessor">#define CSR_MHSP_CTL_SCHM_GET(x) (((uint32_t)(x) &amp; CSR_MHSP_CTL_SCHM_MASK) &gt;&gt; CSR_MHSP_CTL_SCHM_SHIFT)</span></div>
<div class="line"><a id="l02801" name="l02801"></a><span class="lineno"> 2801</span> </div>
<div class="line"><a id="l02802" name="l02802"></a><span class="lineno"> 2802</span><span class="comment">/*</span></div>
<div class="line"><a id="l02803" name="l02803"></a><span class="lineno"> 2803</span><span class="comment"> * UDF_EN (RW)</span></div>
<div class="line"><a id="l02804" name="l02804"></a><span class="lineno"> 2804</span><span class="comment"> *</span></div>
<div class="line"><a id="l02805" name="l02805"></a><span class="lineno"> 2805</span><span class="comment"> * Enable bit for the stack underflow protection mechanism. This bit will be cleared to 0 automatically by hardware when a stack protection (overflow or underflow) exception is taken.</span></div>
<div class="line"><a id="l02806" name="l02806"></a><span class="lineno"> 2806</span><span class="comment"> * 0:The stack underflow protection is disabled</span></div>
<div class="line"><a id="l02807" name="l02807"></a><span class="lineno"> 2807</span><span class="comment"> * 1:The stack underflow protection is enabled.</span></div>
<div class="line"><a id="l02808" name="l02808"></a><span class="lineno"> 2808</span><span class="comment"> */</span></div>
<div class="line"><a id="l02809" name="l02809"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a01c3967a32e96097ab6c05beddf7ac4f"> 2809</a></span><span class="preprocessor">#define CSR_MHSP_CTL_UDF_EN_MASK (0x2U)</span></div>
<div class="line"><a id="l02810" name="l02810"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#ab63515f3cdc66778cafd33a2d7c7159b"> 2810</a></span><span class="preprocessor">#define CSR_MHSP_CTL_UDF_EN_SHIFT (1U)</span></div>
<div class="line"><a id="l02811" name="l02811"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a3003b1b348f8c703dbf7edf69216dafe"> 2811</a></span><span class="preprocessor">#define CSR_MHSP_CTL_UDF_EN_SET(x) (((uint32_t)(x) &lt;&lt; CSR_MHSP_CTL_UDF_EN_SHIFT) &amp; CSR_MHSP_CTL_UDF_EN_MASK)</span></div>
<div class="line"><a id="l02812" name="l02812"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a8c0d595b40dcbe599962b7c9845fe80f"> 2812</a></span><span class="preprocessor">#define CSR_MHSP_CTL_UDF_EN_GET(x) (((uint32_t)(x) &amp; CSR_MHSP_CTL_UDF_EN_MASK) &gt;&gt; CSR_MHSP_CTL_UDF_EN_SHIFT)</span></div>
<div class="line"><a id="l02813" name="l02813"></a><span class="lineno"> 2813</span> </div>
<div class="line"><a id="l02814" name="l02814"></a><span class="lineno"> 2814</span><span class="comment">/*</span></div>
<div class="line"><a id="l02815" name="l02815"></a><span class="lineno"> 2815</span><span class="comment"> * OVF_EN (RW)</span></div>
<div class="line"><a id="l02816" name="l02816"></a><span class="lineno"> 2816</span><span class="comment"> *</span></div>
<div class="line"><a id="l02817" name="l02817"></a><span class="lineno"> 2817</span><span class="comment"> * Enable bit for the stack overflow protection and recording mechanism. This bit will be cleared to 0 automatically by hardware when a stack protection (overflow or underflow) exception is taken.</span></div>
<div class="line"><a id="l02818" name="l02818"></a><span class="lineno"> 2818</span><span class="comment"> * 0:The stack overflow protection and recording mechanism are disabled.</span></div>
<div class="line"><a id="l02819" name="l02819"></a><span class="lineno"> 2819</span><span class="comment"> * 1:The stack overflow protection and recording mechanism are enabled.</span></div>
<div class="line"><a id="l02820" name="l02820"></a><span class="lineno"> 2820</span><span class="comment"> */</span></div>
<div class="line"><a id="l02821" name="l02821"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#ae696344bdf8ecb1799be214e6c1016ec"> 2821</a></span><span class="preprocessor">#define CSR_MHSP_CTL_OVF_EN_MASK (0x1U)</span></div>
<div class="line"><a id="l02822" name="l02822"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#adb26fadc17ed84f7d9ce4ced6abbf9e8"> 2822</a></span><span class="preprocessor">#define CSR_MHSP_CTL_OVF_EN_SHIFT (0U)</span></div>
<div class="line"><a id="l02823" name="l02823"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a1845bf41fe2eb27b07c4421fa5059794"> 2823</a></span><span class="preprocessor">#define CSR_MHSP_CTL_OVF_EN_SET(x) (((uint32_t)(x) &lt;&lt; CSR_MHSP_CTL_OVF_EN_SHIFT) &amp; CSR_MHSP_CTL_OVF_EN_MASK)</span></div>
<div class="line"><a id="l02824" name="l02824"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a27815518c69a26513d860a48d2fdf3af"> 2824</a></span><span class="preprocessor">#define CSR_MHSP_CTL_OVF_EN_GET(x) (((uint32_t)(x) &amp; CSR_MHSP_CTL_OVF_EN_MASK) &gt;&gt; CSR_MHSP_CTL_OVF_EN_SHIFT)</span></div>
<div class="line"><a id="l02825" name="l02825"></a><span class="lineno"> 2825</span> </div>
<div class="line"><a id="l02826" name="l02826"></a><span class="lineno"> 2826</span><span class="comment">/* Bitfield definition for register: MSP_BOUND */</span></div>
<div class="line"><a id="l02827" name="l02827"></a><span class="lineno"> 2827</span><span class="comment">/*</span></div>
<div class="line"><a id="l02828" name="l02828"></a><span class="lineno"> 2828</span><span class="comment"> * MSP_BOUND (RW)</span></div>
<div class="line"><a id="l02829" name="l02829"></a><span class="lineno"> 2829</span><span class="comment"> *</span></div>
<div class="line"><a id="l02830" name="l02830"></a><span class="lineno"> 2830</span><span class="comment"> * Machine SP Bound</span></div>
<div class="line"><a id="l02831" name="l02831"></a><span class="lineno"> 2831</span><span class="comment"> */</span></div>
<div class="line"><a id="l02832" name="l02832"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a6b356d28444c52cb4c11b94cf456d491"> 2832</a></span><span class="preprocessor">#define CSR_MSP_BOUND_MSP_BOUND_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l02833" name="l02833"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a0d164daacaa5a81cfc4c2220c40d9463"> 2833</a></span><span class="preprocessor">#define CSR_MSP_BOUND_MSP_BOUND_SHIFT (0U)</span></div>
<div class="line"><a id="l02834" name="l02834"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a85463ec1247bef848e70cdf9fe42aebf"> 2834</a></span><span class="preprocessor">#define CSR_MSP_BOUND_MSP_BOUND_SET(x) (((uint32_t)(x) &lt;&lt; CSR_MSP_BOUND_MSP_BOUND_SHIFT) &amp; CSR_MSP_BOUND_MSP_BOUND_MASK)</span></div>
<div class="line"><a id="l02835" name="l02835"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a6550596bd2d868f39d67df92d73d5a2f"> 2835</a></span><span class="preprocessor">#define CSR_MSP_BOUND_MSP_BOUND_GET(x) (((uint32_t)(x) &amp; CSR_MSP_BOUND_MSP_BOUND_MASK) &gt;&gt; CSR_MSP_BOUND_MSP_BOUND_SHIFT)</span></div>
<div class="line"><a id="l02836" name="l02836"></a><span class="lineno"> 2836</span> </div>
<div class="line"><a id="l02837" name="l02837"></a><span class="lineno"> 2837</span><span class="comment">/* Bitfield definition for register: MSP_BASE */</span></div>
<div class="line"><a id="l02838" name="l02838"></a><span class="lineno"> 2838</span><span class="comment">/*</span></div>
<div class="line"><a id="l02839" name="l02839"></a><span class="lineno"> 2839</span><span class="comment"> * SP_BASE (RW)</span></div>
<div class="line"><a id="l02840" name="l02840"></a><span class="lineno"> 2840</span><span class="comment"> *</span></div>
<div class="line"><a id="l02841" name="l02841"></a><span class="lineno"> 2841</span><span class="comment"> * Machine SP base</span></div>
<div class="line"><a id="l02842" name="l02842"></a><span class="lineno"> 2842</span><span class="comment"> */</span></div>
<div class="line"><a id="l02843" name="l02843"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a12b981bd807aacbe2f4d73523e1e8a56"> 2843</a></span><span class="preprocessor">#define CSR_MSP_BASE_SP_BASE_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l02844" name="l02844"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a91a6119086a46898614412d9c1f456f0"> 2844</a></span><span class="preprocessor">#define CSR_MSP_BASE_SP_BASE_SHIFT (0U)</span></div>
<div class="line"><a id="l02845" name="l02845"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a493294318f9addf9ec031bb8647285b0"> 2845</a></span><span class="preprocessor">#define CSR_MSP_BASE_SP_BASE_SET(x) (((uint32_t)(x) &lt;&lt; CSR_MSP_BASE_SP_BASE_SHIFT) &amp; CSR_MSP_BASE_SP_BASE_MASK)</span></div>
<div class="line"><a id="l02846" name="l02846"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a2a9385c599a787af52bd6f1ea7c43a6f"> 2846</a></span><span class="preprocessor">#define CSR_MSP_BASE_SP_BASE_GET(x) (((uint32_t)(x) &amp; CSR_MSP_BASE_SP_BASE_MASK) &gt;&gt; CSR_MSP_BASE_SP_BASE_SHIFT)</span></div>
<div class="line"><a id="l02847" name="l02847"></a><span class="lineno"> 2847</span> </div>
<div class="line"><a id="l02848" name="l02848"></a><span class="lineno"> 2848</span><span class="comment">/* Bitfield definition for register: MDCAUSE */</span></div>
<div class="line"><a id="l02849" name="l02849"></a><span class="lineno"> 2849</span><span class="comment">/*</span></div>
<div class="line"><a id="l02850" name="l02850"></a><span class="lineno"> 2850</span><span class="comment"> * MDCAUSE (RW)</span></div>
<div class="line"><a id="l02851" name="l02851"></a><span class="lineno"> 2851</span><span class="comment"> *</span></div>
<div class="line"><a id="l02852" name="l02852"></a><span class="lineno"> 2852</span><span class="comment"> * This register further disambiguates causes of traps recorded in the mcause register.</span></div>
<div class="line"><a id="l02853" name="l02853"></a><span class="lineno"> 2853</span><span class="comment"> * The value of MDCAUSE for precise exception:</span></div>
<div class="line"><a id="l02854" name="l02854"></a><span class="lineno"> 2854</span><span class="comment"> *   When mcause == 1 (Instruction access fault):</span></div>
<div class="line"><a id="l02855" name="l02855"></a><span class="lineno"> 2855</span><span class="comment"> *     0:Reserved; 1:ECC/Parity error; 2:PMP instruction access violation; 3:Bus error; 4:PMA empty hole access</span></div>
<div class="line"><a id="l02856" name="l02856"></a><span class="lineno"> 2856</span><span class="comment"> *   When mcause == 2 (Illegal instruction):</span></div>
<div class="line"><a id="l02857" name="l02857"></a><span class="lineno"> 2857</span><span class="comment"> *     0:Please parse the mtval CSR; 1:FP disabled exception; 2:ACE disabled exception</span></div>
<div class="line"><a id="l02858" name="l02858"></a><span class="lineno"> 2858</span><span class="comment"> *   When mcause == 5 (Load access fault):</span></div>
<div class="line"><a id="l02859" name="l02859"></a><span class="lineno"> 2859</span><span class="comment"> *     0:Reserved; 1:ECC/Parity error; 2:PMP load access violation; 3:Bus error; 4:Misaligned address; 5:PMA empty hole access; 6:PMA attribute inconsistency; 7:PMA NAMO exception</span></div>
<div class="line"><a id="l02860" name="l02860"></a><span class="lineno"> 2860</span><span class="comment"> *   When mcause == 7 (Store access fault):</span></div>
<div class="line"><a id="l02861" name="l02861"></a><span class="lineno"> 2861</span><span class="comment"> *     0:Reserved; 1:ECC/Parity error; 2:PMP load access violation; 3:Bus error; 4:Misaligned address; 5:PMA empty hole access; 6:PMA attribute inconsistency; 7:PMA NAMO exception</span></div>
<div class="line"><a id="l02862" name="l02862"></a><span class="lineno"> 2862</span><span class="comment"> * The value of MDCAUSE for imprecise exception:</span></div>
<div class="line"><a id="l02863" name="l02863"></a><span class="lineno"> 2863</span><span class="comment"> *   When mcause == Local Interrupt 16 or Local Interrupt 272 (16 + 256) (ECC error local interrupt)</span></div>
<div class="line"><a id="l02864" name="l02864"></a><span class="lineno"> 2864</span><span class="comment"> *     0:Reserved; 1:LM slave port ECC/Parity error; 2:Imprecise store ECC/Parity error; 3:Imprecise load ECC/Parity error</span></div>
<div class="line"><a id="l02865" name="l02865"></a><span class="lineno"> 2865</span><span class="comment"> *   When mcause == Local Interrupt 17 or Local Interrupt 273 (17 + 256) (Bus read/write transaction error local interrupt)</span></div>
<div class="line"><a id="l02866" name="l02866"></a><span class="lineno"> 2866</span><span class="comment"> *     0:Reserved; 1:Bus read error; 2:Bus write error; 3:PMP error caused by load instructions; 4:PMP error caused by store instructions; 5:PMA error caused by load instructions; 6:PMA error caused by store instructions</span></div>
<div class="line"><a id="l02867" name="l02867"></a><span class="lineno"> 2867</span><span class="comment"> */</span></div>
<div class="line"><a id="l02868" name="l02868"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#af040e3d00a4fa311b02f6696b9f7924d"> 2868</a></span><span class="preprocessor">#define CSR_MDCAUSE_MDCAUSE_MASK (0x7U)</span></div>
<div class="line"><a id="l02869" name="l02869"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a19f81b252a6d194bc47cfea64224c9bb"> 2869</a></span><span class="preprocessor">#define CSR_MDCAUSE_MDCAUSE_SHIFT (0U)</span></div>
<div class="line"><a id="l02870" name="l02870"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#ab56a4e0a8647c23a05bf95572c9f3051"> 2870</a></span><span class="preprocessor">#define CSR_MDCAUSE_MDCAUSE_SET(x) (((uint32_t)(x) &lt;&lt; CSR_MDCAUSE_MDCAUSE_SHIFT) &amp; CSR_MDCAUSE_MDCAUSE_MASK)</span></div>
<div class="line"><a id="l02871" name="l02871"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#ad9520e9d67c1eee845e6c327c620fc15"> 2871</a></span><span class="preprocessor">#define CSR_MDCAUSE_MDCAUSE_GET(x) (((uint32_t)(x) &amp; CSR_MDCAUSE_MDCAUSE_MASK) &gt;&gt; CSR_MDCAUSE_MDCAUSE_SHIFT)</span></div>
<div class="line"><a id="l02872" name="l02872"></a><span class="lineno"> 2872</span> </div>
<div class="line"><a id="l02873" name="l02873"></a><span class="lineno"> 2873</span><span class="comment">/* Bitfield definition for register: MCACHE_CTL */</span></div>
<div class="line"><a id="l02874" name="l02874"></a><span class="lineno"> 2874</span><span class="comment">/*</span></div>
<div class="line"><a id="l02875" name="l02875"></a><span class="lineno"> 2875</span><span class="comment"> * IC_FIRST_WORD (RO)</span></div>
<div class="line"><a id="l02876" name="l02876"></a><span class="lineno"> 2876</span><span class="comment"> *</span></div>
<div class="line"><a id="l02877" name="l02877"></a><span class="lineno"> 2877</span><span class="comment"> * Cache miss allocation filling policy</span></div>
<div class="line"><a id="l02878" name="l02878"></a><span class="lineno"> 2878</span><span class="comment"> * 0:Cache line data is returned critical (double) word first</span></div>
<div class="line"><a id="l02879" name="l02879"></a><span class="lineno"> 2879</span><span class="comment"> * 1:Cache line data is returned the lowest address (double) word first</span></div>
<div class="line"><a id="l02880" name="l02880"></a><span class="lineno"> 2880</span><span class="comment"> */</span></div>
<div class="line"><a id="l02881" name="l02881"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#aaeb9c3c972ec8b2dcba7de49da83e34e"> 2881</a></span><span class="preprocessor">#define CSR_MCACHE_CTL_IC_FIRST_WORD_MASK (0x800U)</span></div>
<div class="line"><a id="l02882" name="l02882"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a6e07cb834cd2a4401c4a2fe74d49a3db"> 2882</a></span><span class="preprocessor">#define CSR_MCACHE_CTL_IC_FIRST_WORD_SHIFT (11U)</span></div>
<div class="line"><a id="l02883" name="l02883"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a5abb0d43cad4354187c3a05a4a78531e"> 2883</a></span><span class="preprocessor">#define CSR_MCACHE_CTL_IC_FIRST_WORD_GET(x) (((uint32_t)(x) &amp; CSR_MCACHE_CTL_IC_FIRST_WORD_MASK) &gt;&gt; CSR_MCACHE_CTL_IC_FIRST_WORD_SHIFT)</span></div>
<div class="line"><a id="l02884" name="l02884"></a><span class="lineno"> 2884</span> </div>
<div class="line"><a id="l02885" name="l02885"></a><span class="lineno"> 2885</span><span class="comment">/*</span></div>
<div class="line"><a id="l02886" name="l02886"></a><span class="lineno"> 2886</span><span class="comment"> * CCTL_SUEN (RW)</span></div>
<div class="line"><a id="l02887" name="l02887"></a><span class="lineno"> 2887</span><span class="comment"> *</span></div>
<div class="line"><a id="l02888" name="l02888"></a><span class="lineno"> 2888</span><span class="comment"> * Enable bit for Superuser-mode and User-mode software to access ucctlbeginaddr and ucctlcommand CSRs</span></div>
<div class="line"><a id="l02889" name="l02889"></a><span class="lineno"> 2889</span><span class="comment"> * 0:Disable ucctlbeginaddr and ucctlcommand accesses in S/U mode</span></div>
<div class="line"><a id="l02890" name="l02890"></a><span class="lineno"> 2890</span><span class="comment"> * 1:Enable ucctlbeginaddr and ucctlcommand accesses in S/U mode</span></div>
<div class="line"><a id="l02891" name="l02891"></a><span class="lineno"> 2891</span><span class="comment"> */</span></div>
<div class="line"><a id="l02892" name="l02892"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#ace11c759b979026252e3cc582b397d12"> 2892</a></span><span class="preprocessor">#define CSR_MCACHE_CTL_CCTL_SUEN_MASK (0x100U)</span></div>
<div class="line"><a id="l02893" name="l02893"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a4ebc91d61af8904cccb019cb5d6fb6dc"> 2893</a></span><span class="preprocessor">#define CSR_MCACHE_CTL_CCTL_SUEN_SHIFT (8U)</span></div>
<div class="line"><a id="l02894" name="l02894"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#afc2761a107c15fb82e18dbb941fe98ba"> 2894</a></span><span class="preprocessor">#define CSR_MCACHE_CTL_CCTL_SUEN_SET(x) (((uint32_t)(x) &lt;&lt; CSR_MCACHE_CTL_CCTL_SUEN_SHIFT) &amp; CSR_MCACHE_CTL_CCTL_SUEN_MASK)</span></div>
<div class="line"><a id="l02895" name="l02895"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#ae7440b227ff116de2c233002d94d799f"> 2895</a></span><span class="preprocessor">#define CSR_MCACHE_CTL_CCTL_SUEN_GET(x) (((uint32_t)(x) &amp; CSR_MCACHE_CTL_CCTL_SUEN_MASK) &gt;&gt; CSR_MCACHE_CTL_CCTL_SUEN_SHIFT)</span></div>
<div class="line"><a id="l02896" name="l02896"></a><span class="lineno"> 2896</span> </div>
<div class="line"><a id="l02897" name="l02897"></a><span class="lineno"> 2897</span><span class="comment">/*</span></div>
<div class="line"><a id="l02898" name="l02898"></a><span class="lineno"> 2898</span><span class="comment"> * DC_RWECC (RW)</span></div>
<div class="line"><a id="l02899" name="l02899"></a><span class="lineno"> 2899</span><span class="comment"> *</span></div>
<div class="line"><a id="l02900" name="l02900"></a><span class="lineno"> 2900</span><span class="comment"> * Controls diagnostic accesses of ECC codes of the data cache RAMs. It is set to enable CCTL operations to access the ECC codes. This bit can be set for injecting ECC errors to test the ECC handler</span></div>
<div class="line"><a id="l02901" name="l02901"></a><span class="lineno"> 2901</span><span class="comment"> * 0:Disable diagnostic accesses of ECC codes</span></div>
<div class="line"><a id="l02902" name="l02902"></a><span class="lineno"> 2902</span><span class="comment"> * 1:Enable diagnostic accesses of ECC codes</span></div>
<div class="line"><a id="l02903" name="l02903"></a><span class="lineno"> 2903</span><span class="comment"> */</span></div>
<div class="line"><a id="l02904" name="l02904"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a9f3878f0225499eb43f226da76db198a"> 2904</a></span><span class="preprocessor">#define CSR_MCACHE_CTL_DC_RWECC_MASK (0x80U)</span></div>
<div class="line"><a id="l02905" name="l02905"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#aa590188173e3fc274c84ca1f2ff050a6"> 2905</a></span><span class="preprocessor">#define CSR_MCACHE_CTL_DC_RWECC_SHIFT (7U)</span></div>
<div class="line"><a id="l02906" name="l02906"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#ad94c4549ad0593ac0d196192e4669cc5"> 2906</a></span><span class="preprocessor">#define CSR_MCACHE_CTL_DC_RWECC_SET(x) (((uint32_t)(x) &lt;&lt; CSR_MCACHE_CTL_DC_RWECC_SHIFT) &amp; CSR_MCACHE_CTL_DC_RWECC_MASK)</span></div>
<div class="line"><a id="l02907" name="l02907"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a1cee06be0ed3672aad51db1826cf97ef"> 2907</a></span><span class="preprocessor">#define CSR_MCACHE_CTL_DC_RWECC_GET(x) (((uint32_t)(x) &amp; CSR_MCACHE_CTL_DC_RWECC_MASK) &gt;&gt; CSR_MCACHE_CTL_DC_RWECC_SHIFT)</span></div>
<div class="line"><a id="l02908" name="l02908"></a><span class="lineno"> 2908</span> </div>
<div class="line"><a id="l02909" name="l02909"></a><span class="lineno"> 2909</span><span class="comment">/*</span></div>
<div class="line"><a id="l02910" name="l02910"></a><span class="lineno"> 2910</span><span class="comment"> * IC_RWECC (RW)</span></div>
<div class="line"><a id="l02911" name="l02911"></a><span class="lineno"> 2911</span><span class="comment"> *</span></div>
<div class="line"><a id="l02912" name="l02912"></a><span class="lineno"> 2912</span><span class="comment"> * Controls diagnostic accesses of ECC codes of the instruction cache RAMs. It is set to enable CCTL operations to access the ECC codes . This bit can be set for injecting ECC errors to test the ECC handler.</span></div>
<div class="line"><a id="l02913" name="l02913"></a><span class="lineno"> 2913</span><span class="comment"> * 0:Disable diagnostic accesses of ECC codes</span></div>
<div class="line"><a id="l02914" name="l02914"></a><span class="lineno"> 2914</span><span class="comment"> * 1:Enable diagnostic accesses of ECC codes</span></div>
<div class="line"><a id="l02915" name="l02915"></a><span class="lineno"> 2915</span><span class="comment"> */</span></div>
<div class="line"><a id="l02916" name="l02916"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a98970424832ab90bf1f6a37c67558c1a"> 2916</a></span><span class="preprocessor">#define CSR_MCACHE_CTL_IC_RWECC_MASK (0x40U)</span></div>
<div class="line"><a id="l02917" name="l02917"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a7229ee547e35a1a3c52141f621710692"> 2917</a></span><span class="preprocessor">#define CSR_MCACHE_CTL_IC_RWECC_SHIFT (6U)</span></div>
<div class="line"><a id="l02918" name="l02918"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a1db5757dd4c4dfb92aeebf62cd0d61cd"> 2918</a></span><span class="preprocessor">#define CSR_MCACHE_CTL_IC_RWECC_SET(x) (((uint32_t)(x) &lt;&lt; CSR_MCACHE_CTL_IC_RWECC_SHIFT) &amp; CSR_MCACHE_CTL_IC_RWECC_MASK)</span></div>
<div class="line"><a id="l02919" name="l02919"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a3f77ccef915250352e79bca4186d7987"> 2919</a></span><span class="preprocessor">#define CSR_MCACHE_CTL_IC_RWECC_GET(x) (((uint32_t)(x) &amp; CSR_MCACHE_CTL_IC_RWECC_MASK) &gt;&gt; CSR_MCACHE_CTL_IC_RWECC_SHIFT)</span></div>
<div class="line"><a id="l02920" name="l02920"></a><span class="lineno"> 2920</span> </div>
<div class="line"><a id="l02921" name="l02921"></a><span class="lineno"> 2921</span><span class="comment">/*</span></div>
<div class="line"><a id="l02922" name="l02922"></a><span class="lineno"> 2922</span><span class="comment"> * DC_ECCEN (RW)</span></div>
<div class="line"><a id="l02923" name="l02923"></a><span class="lineno"> 2923</span><span class="comment"> *</span></div>
<div class="line"><a id="l02924" name="l02924"></a><span class="lineno"> 2924</span><span class="comment"> * Parity/ECC error checking enable control for the</span></div>
<div class="line"><a id="l02925" name="l02925"></a><span class="lineno"> 2925</span><span class="comment"> * data cache.</span></div>
<div class="line"><a id="l02926" name="l02926"></a><span class="lineno"> 2926</span><span class="comment"> * 0:Disable parity/ECC</span></div>
<div class="line"><a id="l02927" name="l02927"></a><span class="lineno"> 2927</span><span class="comment"> * 1:Reserved</span></div>
<div class="line"><a id="l02928" name="l02928"></a><span class="lineno"> 2928</span><span class="comment"> * 2:Generate exceptions only on uncorrectable parity/ECC errors</span></div>
<div class="line"><a id="l02929" name="l02929"></a><span class="lineno"> 2929</span><span class="comment"> * 3:Generate exceptions on any type of parity/ECC errors</span></div>
<div class="line"><a id="l02930" name="l02930"></a><span class="lineno"> 2930</span><span class="comment"> */</span></div>
<div class="line"><a id="l02931" name="l02931"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a7ca894cb2aeaa9f0b80e71fd6a124e5d"> 2931</a></span><span class="preprocessor">#define CSR_MCACHE_CTL_DC_ECCEN_MASK (0x30U)</span></div>
<div class="line"><a id="l02932" name="l02932"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#ae06178a8bf14561821a18607ace1e6d2"> 2932</a></span><span class="preprocessor">#define CSR_MCACHE_CTL_DC_ECCEN_SHIFT (4U)</span></div>
<div class="line"><a id="l02933" name="l02933"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a35df273235df3c3190b804225cf55c69"> 2933</a></span><span class="preprocessor">#define CSR_MCACHE_CTL_DC_ECCEN_SET(x) (((uint32_t)(x) &lt;&lt; CSR_MCACHE_CTL_DC_ECCEN_SHIFT) &amp; CSR_MCACHE_CTL_DC_ECCEN_MASK)</span></div>
<div class="line"><a id="l02934" name="l02934"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a9898ab4a6975ef523bef3eb78260f373"> 2934</a></span><span class="preprocessor">#define CSR_MCACHE_CTL_DC_ECCEN_GET(x) (((uint32_t)(x) &amp; CSR_MCACHE_CTL_DC_ECCEN_MASK) &gt;&gt; CSR_MCACHE_CTL_DC_ECCEN_SHIFT)</span></div>
<div class="line"><a id="l02935" name="l02935"></a><span class="lineno"> 2935</span> </div>
<div class="line"><a id="l02936" name="l02936"></a><span class="lineno"> 2936</span><span class="comment">/*</span></div>
<div class="line"><a id="l02937" name="l02937"></a><span class="lineno"> 2937</span><span class="comment"> * IC_ECCEN (RW)</span></div>
<div class="line"><a id="l02938" name="l02938"></a><span class="lineno"> 2938</span><span class="comment"> *</span></div>
<div class="line"><a id="l02939" name="l02939"></a><span class="lineno"> 2939</span><span class="comment"> * Parity/ECC error checking enable control for the</span></div>
<div class="line"><a id="l02940" name="l02940"></a><span class="lineno"> 2940</span><span class="comment"> * instruction cache</span></div>
<div class="line"><a id="l02941" name="l02941"></a><span class="lineno"> 2941</span><span class="comment"> * 0:Disable parity/ECC</span></div>
<div class="line"><a id="l02942" name="l02942"></a><span class="lineno"> 2942</span><span class="comment"> * 1:Reserved</span></div>
<div class="line"><a id="l02943" name="l02943"></a><span class="lineno"> 2943</span><span class="comment"> * 2:Generate exceptions only on uncorrectable parity/ECC errors</span></div>
<div class="line"><a id="l02944" name="l02944"></a><span class="lineno"> 2944</span><span class="comment"> * 3:Generate exceptions on any type of parity/ECC errors</span></div>
<div class="line"><a id="l02945" name="l02945"></a><span class="lineno"> 2945</span><span class="comment"> */</span></div>
<div class="line"><a id="l02946" name="l02946"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a762cfc1a47fa5a85f20c38df0d315ba1"> 2946</a></span><span class="preprocessor">#define CSR_MCACHE_CTL_IC_ECCEN_MASK (0xCU)</span></div>
<div class="line"><a id="l02947" name="l02947"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#affddf054b9273c922df3f5d2cfb6e05a"> 2947</a></span><span class="preprocessor">#define CSR_MCACHE_CTL_IC_ECCEN_SHIFT (2U)</span></div>
<div class="line"><a id="l02948" name="l02948"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a9a83499da1702b992573f7f973ce770e"> 2948</a></span><span class="preprocessor">#define CSR_MCACHE_CTL_IC_ECCEN_SET(x) (((uint32_t)(x) &lt;&lt; CSR_MCACHE_CTL_IC_ECCEN_SHIFT) &amp; CSR_MCACHE_CTL_IC_ECCEN_MASK)</span></div>
<div class="line"><a id="l02949" name="l02949"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a0ded6b601482ea41cf046c5b7200f276"> 2949</a></span><span class="preprocessor">#define CSR_MCACHE_CTL_IC_ECCEN_GET(x) (((uint32_t)(x) &amp; CSR_MCACHE_CTL_IC_ECCEN_MASK) &gt;&gt; CSR_MCACHE_CTL_IC_ECCEN_SHIFT)</span></div>
<div class="line"><a id="l02950" name="l02950"></a><span class="lineno"> 2950</span> </div>
<div class="line"><a id="l02951" name="l02951"></a><span class="lineno"> 2951</span><span class="comment">/*</span></div>
<div class="line"><a id="l02952" name="l02952"></a><span class="lineno"> 2952</span><span class="comment"> * DC_EN (RW)</span></div>
<div class="line"><a id="l02953" name="l02953"></a><span class="lineno"> 2953</span><span class="comment"> *</span></div>
<div class="line"><a id="l02954" name="l02954"></a><span class="lineno"> 2954</span><span class="comment"> * Controls if the data cache is enabled or not.</span></div>
<div class="line"><a id="l02955" name="l02955"></a><span class="lineno"> 2955</span><span class="comment"> * 0:D-Cache is disabled</span></div>
<div class="line"><a id="l02956" name="l02956"></a><span class="lineno"> 2956</span><span class="comment"> * 1:D-Cache is enabled</span></div>
<div class="line"><a id="l02957" name="l02957"></a><span class="lineno"> 2957</span><span class="comment"> */</span></div>
<div class="line"><a id="l02958" name="l02958"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a8b48aec1464e7ec7693338af75f9390f"> 2958</a></span><span class="preprocessor">#define CSR_MCACHE_CTL_DC_EN_MASK (0x2U)</span></div>
<div class="line"><a id="l02959" name="l02959"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#abfe0e33b9b80bd4dc3a8e6dc93247ce7"> 2959</a></span><span class="preprocessor">#define CSR_MCACHE_CTL_DC_EN_SHIFT (1U)</span></div>
<div class="line"><a id="l02960" name="l02960"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a28469d8723074bdfe4301f3dd15e56ce"> 2960</a></span><span class="preprocessor">#define CSR_MCACHE_CTL_DC_EN_SET(x) (((uint32_t)(x) &lt;&lt; CSR_MCACHE_CTL_DC_EN_SHIFT) &amp; CSR_MCACHE_CTL_DC_EN_MASK)</span></div>
<div class="line"><a id="l02961" name="l02961"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#ae8a6a3b3e2a4ea221dca09143de63e4f"> 2961</a></span><span class="preprocessor">#define CSR_MCACHE_CTL_DC_EN_GET(x) (((uint32_t)(x) &amp; CSR_MCACHE_CTL_DC_EN_MASK) &gt;&gt; CSR_MCACHE_CTL_DC_EN_SHIFT)</span></div>
<div class="line"><a id="l02962" name="l02962"></a><span class="lineno"> 2962</span> </div>
<div class="line"><a id="l02963" name="l02963"></a><span class="lineno"> 2963</span><span class="comment">/*</span></div>
<div class="line"><a id="l02964" name="l02964"></a><span class="lineno"> 2964</span><span class="comment"> * IC_EN (RW)</span></div>
<div class="line"><a id="l02965" name="l02965"></a><span class="lineno"> 2965</span><span class="comment"> *</span></div>
<div class="line"><a id="l02966" name="l02966"></a><span class="lineno"> 2966</span><span class="comment"> * Controls if the instruction cache is enabled or not.</span></div>
<div class="line"><a id="l02967" name="l02967"></a><span class="lineno"> 2967</span><span class="comment"> * 0:I-Cache is disabled</span></div>
<div class="line"><a id="l02968" name="l02968"></a><span class="lineno"> 2968</span><span class="comment"> * 1:I-Cache is enabled</span></div>
<div class="line"><a id="l02969" name="l02969"></a><span class="lineno"> 2969</span><span class="comment"> */</span></div>
<div class="line"><a id="l02970" name="l02970"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a3940d35686c3c2122601d7aae4f66975"> 2970</a></span><span class="preprocessor">#define CSR_MCACHE_CTL_IC_EN_MASK (0x1U)</span></div>
<div class="line"><a id="l02971" name="l02971"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a33b1bf844dc0b28e65b76fd399a7be22"> 2971</a></span><span class="preprocessor">#define CSR_MCACHE_CTL_IC_EN_SHIFT (0U)</span></div>
<div class="line"><a id="l02972" name="l02972"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a9c9bb54ca75d947c87ea6767e8d3a8bd"> 2972</a></span><span class="preprocessor">#define CSR_MCACHE_CTL_IC_EN_SET(x) (((uint32_t)(x) &lt;&lt; CSR_MCACHE_CTL_IC_EN_SHIFT) &amp; CSR_MCACHE_CTL_IC_EN_MASK)</span></div>
<div class="line"><a id="l02973" name="l02973"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a8dac37fba81b2f14c4739a538ff4b1ae"> 2973</a></span><span class="preprocessor">#define CSR_MCACHE_CTL_IC_EN_GET(x) (((uint32_t)(x) &amp; CSR_MCACHE_CTL_IC_EN_MASK) &gt;&gt; CSR_MCACHE_CTL_IC_EN_SHIFT)</span></div>
<div class="line"><a id="l02974" name="l02974"></a><span class="lineno"> 2974</span> </div>
<div class="line"><a id="l02975" name="l02975"></a><span class="lineno"> 2975</span><span class="comment">/* Bitfield definition for register: MCCTLBEGINADDR */</span></div>
<div class="line"><a id="l02976" name="l02976"></a><span class="lineno"> 2976</span><span class="comment">/*</span></div>
<div class="line"><a id="l02977" name="l02977"></a><span class="lineno"> 2977</span><span class="comment"> * VA (RW)</span></div>
<div class="line"><a id="l02978" name="l02978"></a><span class="lineno"> 2978</span><span class="comment"> *</span></div>
<div class="line"><a id="l02979" name="l02979"></a><span class="lineno"> 2979</span><span class="comment"> * This register holds the address information required by CCTL operations</span></div>
<div class="line"><a id="l02980" name="l02980"></a><span class="lineno"> 2980</span><span class="comment"> */</span></div>
<div class="line"><a id="l02981" name="l02981"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a0ce957800d649095ddaf12c26eebfcf1"> 2981</a></span><span class="preprocessor">#define CSR_MCCTLBEGINADDR_VA_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l02982" name="l02982"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a43e445fa9914d34554b9dedf2f192435"> 2982</a></span><span class="preprocessor">#define CSR_MCCTLBEGINADDR_VA_SHIFT (0U)</span></div>
<div class="line"><a id="l02983" name="l02983"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#aa96591221206ba332077a9f7f49aae55"> 2983</a></span><span class="preprocessor">#define CSR_MCCTLBEGINADDR_VA_SET(x) (((uint32_t)(x) &lt;&lt; CSR_MCCTLBEGINADDR_VA_SHIFT) &amp; CSR_MCCTLBEGINADDR_VA_MASK)</span></div>
<div class="line"><a id="l02984" name="l02984"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a722525a7936f2ca121b78e8fe077264f"> 2984</a></span><span class="preprocessor">#define CSR_MCCTLBEGINADDR_VA_GET(x) (((uint32_t)(x) &amp; CSR_MCCTLBEGINADDR_VA_MASK) &gt;&gt; CSR_MCCTLBEGINADDR_VA_SHIFT)</span></div>
<div class="line"><a id="l02985" name="l02985"></a><span class="lineno"> 2985</span> </div>
<div class="line"><a id="l02986" name="l02986"></a><span class="lineno"> 2986</span><span class="comment">/* Bitfield definition for register: MCCTLCOMMAND */</span></div>
<div class="line"><a id="l02987" name="l02987"></a><span class="lineno"> 2987</span><span class="comment">/*</span></div>
<div class="line"><a id="l02988" name="l02988"></a><span class="lineno"> 2988</span><span class="comment"> * VA (RW)</span></div>
<div class="line"><a id="l02989" name="l02989"></a><span class="lineno"> 2989</span><span class="comment"> *</span></div>
<div class="line"><a id="l02990" name="l02990"></a><span class="lineno"> 2990</span><span class="comment"> * See CCTL Command Definition Table</span></div>
<div class="line"><a id="l02991" name="l02991"></a><span class="lineno"> 2991</span><span class="comment"> */</span></div>
<div class="line"><a id="l02992" name="l02992"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#aedc9d976fac2a6e2db09bfa7f2c788dc"> 2992</a></span><span class="preprocessor">#define CSR_MCCTLCOMMAND_VA_MASK (0x1FU)</span></div>
<div class="line"><a id="l02993" name="l02993"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#aa659aa2d3fb3656aa442652c2caf29ab"> 2993</a></span><span class="preprocessor">#define CSR_MCCTLCOMMAND_VA_SHIFT (0U)</span></div>
<div class="line"><a id="l02994" name="l02994"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a9b3a194344fb6747b32d36d9e7907703"> 2994</a></span><span class="preprocessor">#define CSR_MCCTLCOMMAND_VA_SET(x) (((uint32_t)(x) &lt;&lt; CSR_MCCTLCOMMAND_VA_SHIFT) &amp; CSR_MCCTLCOMMAND_VA_MASK)</span></div>
<div class="line"><a id="l02995" name="l02995"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#ad74333c9b619468cbaaaf0dbb87ea103"> 2995</a></span><span class="preprocessor">#define CSR_MCCTLCOMMAND_VA_GET(x) (((uint32_t)(x) &amp; CSR_MCCTLCOMMAND_VA_MASK) &gt;&gt; CSR_MCCTLCOMMAND_VA_SHIFT)</span></div>
<div class="line"><a id="l02996" name="l02996"></a><span class="lineno"> 2996</span> </div>
<div class="line"><a id="l02997" name="l02997"></a><span class="lineno"> 2997</span><span class="comment">/* Bitfield definition for register: MCCTLDATA */</span></div>
<div class="line"><a id="l02998" name="l02998"></a><span class="lineno"> 2998</span><span class="comment">/*</span></div>
<div class="line"><a id="l02999" name="l02999"></a><span class="lineno"> 2999</span><span class="comment"> * VA (RW)</span></div>
<div class="line"><a id="l03000" name="l03000"></a><span class="lineno"> 3000</span><span class="comment"> *</span></div>
<div class="line"><a id="l03001" name="l03001"></a><span class="lineno"> 3001</span><span class="comment"> * See CCTL Commands Which Access mcctldata Table</span></div>
<div class="line"><a id="l03002" name="l03002"></a><span class="lineno"> 3002</span><span class="comment"> */</span></div>
<div class="line"><a id="l03003" name="l03003"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#aed6bbca2707f625fcfc49db7d5cb14bf"> 3003</a></span><span class="preprocessor">#define CSR_MCCTLDATA_VA_MASK (0x1FU)</span></div>
<div class="line"><a id="l03004" name="l03004"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#aa09119836ff31f0ec742732261d6a9d5"> 3004</a></span><span class="preprocessor">#define CSR_MCCTLDATA_VA_SHIFT (0U)</span></div>
<div class="line"><a id="l03005" name="l03005"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a0478cc79118c854c2cd2d08e2b92e5e6"> 3005</a></span><span class="preprocessor">#define CSR_MCCTLDATA_VA_SET(x) (((uint32_t)(x) &lt;&lt; CSR_MCCTLDATA_VA_SHIFT) &amp; CSR_MCCTLDATA_VA_MASK)</span></div>
<div class="line"><a id="l03006" name="l03006"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a95f926bb01b1d07228b7d711001b3f0b"> 3006</a></span><span class="preprocessor">#define CSR_MCCTLDATA_VA_GET(x) (((uint32_t)(x) &amp; CSR_MCCTLDATA_VA_MASK) &gt;&gt; CSR_MCCTLDATA_VA_SHIFT)</span></div>
<div class="line"><a id="l03007" name="l03007"></a><span class="lineno"> 3007</span> </div>
<div class="line"><a id="l03008" name="l03008"></a><span class="lineno"> 3008</span><span class="comment">/* Bitfield definition for register: MCOUNTERWEN */</span></div>
<div class="line"><a id="l03009" name="l03009"></a><span class="lineno"> 3009</span><span class="comment">/*</span></div>
<div class="line"><a id="l03010" name="l03010"></a><span class="lineno"> 3010</span><span class="comment"> * HPM6 (RW)</span></div>
<div class="line"><a id="l03011" name="l03011"></a><span class="lineno"> 3011</span><span class="comment"> *</span></div>
<div class="line"><a id="l03012" name="l03012"></a><span class="lineno"> 3012</span><span class="comment"> * See register description</span></div>
<div class="line"><a id="l03013" name="l03013"></a><span class="lineno"> 3013</span><span class="comment"> */</span></div>
<div class="line"><a id="l03014" name="l03014"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#acfbda6270e05d9cfcd8ebe84c889e3fb"> 3014</a></span><span class="preprocessor">#define CSR_MCOUNTERWEN_HPM6_MASK (0x40U)</span></div>
<div class="line"><a id="l03015" name="l03015"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a8b29085a599c042031a6f050e457843c"> 3015</a></span><span class="preprocessor">#define CSR_MCOUNTERWEN_HPM6_SHIFT (6U)</span></div>
<div class="line"><a id="l03016" name="l03016"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#aab2e2ea285781453c96a5d85e90f3477"> 3016</a></span><span class="preprocessor">#define CSR_MCOUNTERWEN_HPM6_SET(x) (((uint32_t)(x) &lt;&lt; CSR_MCOUNTERWEN_HPM6_SHIFT) &amp; CSR_MCOUNTERWEN_HPM6_MASK)</span></div>
<div class="line"><a id="l03017" name="l03017"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a721eba6f21fb45ffe9435f46fd8e7464"> 3017</a></span><span class="preprocessor">#define CSR_MCOUNTERWEN_HPM6_GET(x) (((uint32_t)(x) &amp; CSR_MCOUNTERWEN_HPM6_MASK) &gt;&gt; CSR_MCOUNTERWEN_HPM6_SHIFT)</span></div>
<div class="line"><a id="l03018" name="l03018"></a><span class="lineno"> 3018</span> </div>
<div class="line"><a id="l03019" name="l03019"></a><span class="lineno"> 3019</span><span class="comment">/*</span></div>
<div class="line"><a id="l03020" name="l03020"></a><span class="lineno"> 3020</span><span class="comment"> * HPM5 (RW)</span></div>
<div class="line"><a id="l03021" name="l03021"></a><span class="lineno"> 3021</span><span class="comment"> *</span></div>
<div class="line"><a id="l03022" name="l03022"></a><span class="lineno"> 3022</span><span class="comment"> * See register description</span></div>
<div class="line"><a id="l03023" name="l03023"></a><span class="lineno"> 3023</span><span class="comment"> */</span></div>
<div class="line"><a id="l03024" name="l03024"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#ab3d8432c53bcc26ac3dcb03ffd3ad310"> 3024</a></span><span class="preprocessor">#define CSR_MCOUNTERWEN_HPM5_MASK (0x20U)</span></div>
<div class="line"><a id="l03025" name="l03025"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#acfbf1ca7e71861344195b5a3b5ad4f0c"> 3025</a></span><span class="preprocessor">#define CSR_MCOUNTERWEN_HPM5_SHIFT (5U)</span></div>
<div class="line"><a id="l03026" name="l03026"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a1f55f4ec83c3c7cadc44706d8099eb44"> 3026</a></span><span class="preprocessor">#define CSR_MCOUNTERWEN_HPM5_SET(x) (((uint32_t)(x) &lt;&lt; CSR_MCOUNTERWEN_HPM5_SHIFT) &amp; CSR_MCOUNTERWEN_HPM5_MASK)</span></div>
<div class="line"><a id="l03027" name="l03027"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a4e325e2847b6109a34b4b646519bf477"> 3027</a></span><span class="preprocessor">#define CSR_MCOUNTERWEN_HPM5_GET(x) (((uint32_t)(x) &amp; CSR_MCOUNTERWEN_HPM5_MASK) &gt;&gt; CSR_MCOUNTERWEN_HPM5_SHIFT)</span></div>
<div class="line"><a id="l03028" name="l03028"></a><span class="lineno"> 3028</span> </div>
<div class="line"><a id="l03029" name="l03029"></a><span class="lineno"> 3029</span><span class="comment">/*</span></div>
<div class="line"><a id="l03030" name="l03030"></a><span class="lineno"> 3030</span><span class="comment"> * HPM4 (RW)</span></div>
<div class="line"><a id="l03031" name="l03031"></a><span class="lineno"> 3031</span><span class="comment"> *</span></div>
<div class="line"><a id="l03032" name="l03032"></a><span class="lineno"> 3032</span><span class="comment"> * See register description</span></div>
<div class="line"><a id="l03033" name="l03033"></a><span class="lineno"> 3033</span><span class="comment"> */</span></div>
<div class="line"><a id="l03034" name="l03034"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#ada5b972e7b6b6e1369821fca3b582945"> 3034</a></span><span class="preprocessor">#define CSR_MCOUNTERWEN_HPM4_MASK (0x10U)</span></div>
<div class="line"><a id="l03035" name="l03035"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a2df4c669084c554071fb7d5ba05c064a"> 3035</a></span><span class="preprocessor">#define CSR_MCOUNTERWEN_HPM4_SHIFT (4U)</span></div>
<div class="line"><a id="l03036" name="l03036"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a8ee4fae8a3dc4d5239efbbbe4996828a"> 3036</a></span><span class="preprocessor">#define CSR_MCOUNTERWEN_HPM4_SET(x) (((uint32_t)(x) &lt;&lt; CSR_MCOUNTERWEN_HPM4_SHIFT) &amp; CSR_MCOUNTERWEN_HPM4_MASK)</span></div>
<div class="line"><a id="l03037" name="l03037"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a997f9cd6c8e891d4310e04878088e42e"> 3037</a></span><span class="preprocessor">#define CSR_MCOUNTERWEN_HPM4_GET(x) (((uint32_t)(x) &amp; CSR_MCOUNTERWEN_HPM4_MASK) &gt;&gt; CSR_MCOUNTERWEN_HPM4_SHIFT)</span></div>
<div class="line"><a id="l03038" name="l03038"></a><span class="lineno"> 3038</span> </div>
<div class="line"><a id="l03039" name="l03039"></a><span class="lineno"> 3039</span><span class="comment">/*</span></div>
<div class="line"><a id="l03040" name="l03040"></a><span class="lineno"> 3040</span><span class="comment"> * HPM3 (RW)</span></div>
<div class="line"><a id="l03041" name="l03041"></a><span class="lineno"> 3041</span><span class="comment"> *</span></div>
<div class="line"><a id="l03042" name="l03042"></a><span class="lineno"> 3042</span><span class="comment"> * See register description</span></div>
<div class="line"><a id="l03043" name="l03043"></a><span class="lineno"> 3043</span><span class="comment"> */</span></div>
<div class="line"><a id="l03044" name="l03044"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a2dea7da647c03896fe222fb47261189f"> 3044</a></span><span class="preprocessor">#define CSR_MCOUNTERWEN_HPM3_MASK (0x8U)</span></div>
<div class="line"><a id="l03045" name="l03045"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a486b17fec538c09fe3ca5ff1620bf4cb"> 3045</a></span><span class="preprocessor">#define CSR_MCOUNTERWEN_HPM3_SHIFT (3U)</span></div>
<div class="line"><a id="l03046" name="l03046"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a7c2c9c4b8ecc50dfce6792370dffb174"> 3046</a></span><span class="preprocessor">#define CSR_MCOUNTERWEN_HPM3_SET(x) (((uint32_t)(x) &lt;&lt; CSR_MCOUNTERWEN_HPM3_SHIFT) &amp; CSR_MCOUNTERWEN_HPM3_MASK)</span></div>
<div class="line"><a id="l03047" name="l03047"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a905f01230a675efed42ef55333eeee4a"> 3047</a></span><span class="preprocessor">#define CSR_MCOUNTERWEN_HPM3_GET(x) (((uint32_t)(x) &amp; CSR_MCOUNTERWEN_HPM3_MASK) &gt;&gt; CSR_MCOUNTERWEN_HPM3_SHIFT)</span></div>
<div class="line"><a id="l03048" name="l03048"></a><span class="lineno"> 3048</span> </div>
<div class="line"><a id="l03049" name="l03049"></a><span class="lineno"> 3049</span><span class="comment">/*</span></div>
<div class="line"><a id="l03050" name="l03050"></a><span class="lineno"> 3050</span><span class="comment"> * IR (RW)</span></div>
<div class="line"><a id="l03051" name="l03051"></a><span class="lineno"> 3051</span><span class="comment"> *</span></div>
<div class="line"><a id="l03052" name="l03052"></a><span class="lineno"> 3052</span><span class="comment"> * See register description</span></div>
<div class="line"><a id="l03053" name="l03053"></a><span class="lineno"> 3053</span><span class="comment"> */</span></div>
<div class="line"><a id="l03054" name="l03054"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#ab4848819bb2403d5581d8d9b22eef853"> 3054</a></span><span class="preprocessor">#define CSR_MCOUNTERWEN_IR_MASK (0x4U)</span></div>
<div class="line"><a id="l03055" name="l03055"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a7ec6aeaa9df07ade845ca1f16c206cb6"> 3055</a></span><span class="preprocessor">#define CSR_MCOUNTERWEN_IR_SHIFT (2U)</span></div>
<div class="line"><a id="l03056" name="l03056"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#ad2427f19be5f555493e389cb829e8f5e"> 3056</a></span><span class="preprocessor">#define CSR_MCOUNTERWEN_IR_SET(x) (((uint32_t)(x) &lt;&lt; CSR_MCOUNTERWEN_IR_SHIFT) &amp; CSR_MCOUNTERWEN_IR_MASK)</span></div>
<div class="line"><a id="l03057" name="l03057"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a9a749b719dc28a93223b9e58076dfe77"> 3057</a></span><span class="preprocessor">#define CSR_MCOUNTERWEN_IR_GET(x) (((uint32_t)(x) &amp; CSR_MCOUNTERWEN_IR_MASK) &gt;&gt; CSR_MCOUNTERWEN_IR_SHIFT)</span></div>
<div class="line"><a id="l03058" name="l03058"></a><span class="lineno"> 3058</span> </div>
<div class="line"><a id="l03059" name="l03059"></a><span class="lineno"> 3059</span><span class="comment">/*</span></div>
<div class="line"><a id="l03060" name="l03060"></a><span class="lineno"> 3060</span><span class="comment"> * CY (RW)</span></div>
<div class="line"><a id="l03061" name="l03061"></a><span class="lineno"> 3061</span><span class="comment"> *</span></div>
<div class="line"><a id="l03062" name="l03062"></a><span class="lineno"> 3062</span><span class="comment"> * See register description</span></div>
<div class="line"><a id="l03063" name="l03063"></a><span class="lineno"> 3063</span><span class="comment"> */</span></div>
<div class="line"><a id="l03064" name="l03064"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a12fc4cc6932b04175dc699f21cbc2dd3"> 3064</a></span><span class="preprocessor">#define CSR_MCOUNTERWEN_CY_MASK (0x1U)</span></div>
<div class="line"><a id="l03065" name="l03065"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a18085d92583ad5474ece3857d78312fa"> 3065</a></span><span class="preprocessor">#define CSR_MCOUNTERWEN_CY_SHIFT (0U)</span></div>
<div class="line"><a id="l03066" name="l03066"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#ad03a62ae6fd527676b21ec30dfc4743c"> 3066</a></span><span class="preprocessor">#define CSR_MCOUNTERWEN_CY_SET(x) (((uint32_t)(x) &lt;&lt; CSR_MCOUNTERWEN_CY_SHIFT) &amp; CSR_MCOUNTERWEN_CY_MASK)</span></div>
<div class="line"><a id="l03067" name="l03067"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a3caf3aff1074d7392c72b86405a89289"> 3067</a></span><span class="preprocessor">#define CSR_MCOUNTERWEN_CY_GET(x) (((uint32_t)(x) &amp; CSR_MCOUNTERWEN_CY_MASK) &gt;&gt; CSR_MCOUNTERWEN_CY_SHIFT)</span></div>
<div class="line"><a id="l03068" name="l03068"></a><span class="lineno"> 3068</span> </div>
<div class="line"><a id="l03069" name="l03069"></a><span class="lineno"> 3069</span><span class="comment">/* Bitfield definition for register: MCOUNTERINTEN */</span></div>
<div class="line"><a id="l03070" name="l03070"></a><span class="lineno"> 3070</span><span class="comment">/*</span></div>
<div class="line"><a id="l03071" name="l03071"></a><span class="lineno"> 3071</span><span class="comment"> * HPM6 (RW)</span></div>
<div class="line"><a id="l03072" name="l03072"></a><span class="lineno"> 3072</span><span class="comment"> *</span></div>
<div class="line"><a id="l03073" name="l03073"></a><span class="lineno"> 3073</span><span class="comment"> * See register description</span></div>
<div class="line"><a id="l03074" name="l03074"></a><span class="lineno"> 3074</span><span class="comment"> */</span></div>
<div class="line"><a id="l03075" name="l03075"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#ad68cb74c7d79f7390e9ec73d9dbb9dcd"> 3075</a></span><span class="preprocessor">#define CSR_MCOUNTERINTEN_HPM6_MASK (0x40U)</span></div>
<div class="line"><a id="l03076" name="l03076"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a5233e22dd86db709c3b1102727667846"> 3076</a></span><span class="preprocessor">#define CSR_MCOUNTERINTEN_HPM6_SHIFT (6U)</span></div>
<div class="line"><a id="l03077" name="l03077"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a42e9300a503020a3caeb6772581dbf44"> 3077</a></span><span class="preprocessor">#define CSR_MCOUNTERINTEN_HPM6_SET(x) (((uint32_t)(x) &lt;&lt; CSR_MCOUNTERINTEN_HPM6_SHIFT) &amp; CSR_MCOUNTERINTEN_HPM6_MASK)</span></div>
<div class="line"><a id="l03078" name="l03078"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#aff198dd7b15652ce2832d4c1ced6007a"> 3078</a></span><span class="preprocessor">#define CSR_MCOUNTERINTEN_HPM6_GET(x) (((uint32_t)(x) &amp; CSR_MCOUNTERINTEN_HPM6_MASK) &gt;&gt; CSR_MCOUNTERINTEN_HPM6_SHIFT)</span></div>
<div class="line"><a id="l03079" name="l03079"></a><span class="lineno"> 3079</span> </div>
<div class="line"><a id="l03080" name="l03080"></a><span class="lineno"> 3080</span><span class="comment">/*</span></div>
<div class="line"><a id="l03081" name="l03081"></a><span class="lineno"> 3081</span><span class="comment"> * HPM5 (RW)</span></div>
<div class="line"><a id="l03082" name="l03082"></a><span class="lineno"> 3082</span><span class="comment"> *</span></div>
<div class="line"><a id="l03083" name="l03083"></a><span class="lineno"> 3083</span><span class="comment"> * See register description</span></div>
<div class="line"><a id="l03084" name="l03084"></a><span class="lineno"> 3084</span><span class="comment"> */</span></div>
<div class="line"><a id="l03085" name="l03085"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a876d1b84c774ba199dc9f8bf9fb185bc"> 3085</a></span><span class="preprocessor">#define CSR_MCOUNTERINTEN_HPM5_MASK (0x20U)</span></div>
<div class="line"><a id="l03086" name="l03086"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a69805084658abaf648c88f981b81df1c"> 3086</a></span><span class="preprocessor">#define CSR_MCOUNTERINTEN_HPM5_SHIFT (5U)</span></div>
<div class="line"><a id="l03087" name="l03087"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a9b43fe99a47254f7507de714f4ea0bce"> 3087</a></span><span class="preprocessor">#define CSR_MCOUNTERINTEN_HPM5_SET(x) (((uint32_t)(x) &lt;&lt; CSR_MCOUNTERINTEN_HPM5_SHIFT) &amp; CSR_MCOUNTERINTEN_HPM5_MASK)</span></div>
<div class="line"><a id="l03088" name="l03088"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a5dbafcea35aadeaf87e2a53788306940"> 3088</a></span><span class="preprocessor">#define CSR_MCOUNTERINTEN_HPM5_GET(x) (((uint32_t)(x) &amp; CSR_MCOUNTERINTEN_HPM5_MASK) &gt;&gt; CSR_MCOUNTERINTEN_HPM5_SHIFT)</span></div>
<div class="line"><a id="l03089" name="l03089"></a><span class="lineno"> 3089</span> </div>
<div class="line"><a id="l03090" name="l03090"></a><span class="lineno"> 3090</span><span class="comment">/*</span></div>
<div class="line"><a id="l03091" name="l03091"></a><span class="lineno"> 3091</span><span class="comment"> * HPM4 (RW)</span></div>
<div class="line"><a id="l03092" name="l03092"></a><span class="lineno"> 3092</span><span class="comment"> *</span></div>
<div class="line"><a id="l03093" name="l03093"></a><span class="lineno"> 3093</span><span class="comment"> * See register description</span></div>
<div class="line"><a id="l03094" name="l03094"></a><span class="lineno"> 3094</span><span class="comment"> */</span></div>
<div class="line"><a id="l03095" name="l03095"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a9dcdca7ca63d164eba15ab2978d38619"> 3095</a></span><span class="preprocessor">#define CSR_MCOUNTERINTEN_HPM4_MASK (0x10U)</span></div>
<div class="line"><a id="l03096" name="l03096"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#aeb04ecd160568b4404d7ab81336bd59d"> 3096</a></span><span class="preprocessor">#define CSR_MCOUNTERINTEN_HPM4_SHIFT (4U)</span></div>
<div class="line"><a id="l03097" name="l03097"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a7ac3df08591839485ede95c129c754fe"> 3097</a></span><span class="preprocessor">#define CSR_MCOUNTERINTEN_HPM4_SET(x) (((uint32_t)(x) &lt;&lt; CSR_MCOUNTERINTEN_HPM4_SHIFT) &amp; CSR_MCOUNTERINTEN_HPM4_MASK)</span></div>
<div class="line"><a id="l03098" name="l03098"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#ae42b90ab571f28e088d648b8f508d5f8"> 3098</a></span><span class="preprocessor">#define CSR_MCOUNTERINTEN_HPM4_GET(x) (((uint32_t)(x) &amp; CSR_MCOUNTERINTEN_HPM4_MASK) &gt;&gt; CSR_MCOUNTERINTEN_HPM4_SHIFT)</span></div>
<div class="line"><a id="l03099" name="l03099"></a><span class="lineno"> 3099</span> </div>
<div class="line"><a id="l03100" name="l03100"></a><span class="lineno"> 3100</span><span class="comment">/*</span></div>
<div class="line"><a id="l03101" name="l03101"></a><span class="lineno"> 3101</span><span class="comment"> * HPM3 (RW)</span></div>
<div class="line"><a id="l03102" name="l03102"></a><span class="lineno"> 3102</span><span class="comment"> *</span></div>
<div class="line"><a id="l03103" name="l03103"></a><span class="lineno"> 3103</span><span class="comment"> * See register description</span></div>
<div class="line"><a id="l03104" name="l03104"></a><span class="lineno"> 3104</span><span class="comment"> */</span></div>
<div class="line"><a id="l03105" name="l03105"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a69b4098521b257689c8aae9413ced1f6"> 3105</a></span><span class="preprocessor">#define CSR_MCOUNTERINTEN_HPM3_MASK (0x8U)</span></div>
<div class="line"><a id="l03106" name="l03106"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#ae91e45eacb3a2f391b417b03b621c056"> 3106</a></span><span class="preprocessor">#define CSR_MCOUNTERINTEN_HPM3_SHIFT (3U)</span></div>
<div class="line"><a id="l03107" name="l03107"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a4ff0191c2cdaa092635e0b6566b706eb"> 3107</a></span><span class="preprocessor">#define CSR_MCOUNTERINTEN_HPM3_SET(x) (((uint32_t)(x) &lt;&lt; CSR_MCOUNTERINTEN_HPM3_SHIFT) &amp; CSR_MCOUNTERINTEN_HPM3_MASK)</span></div>
<div class="line"><a id="l03108" name="l03108"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#aa81d8c57656aceafde0dd2e4910c0649"> 3108</a></span><span class="preprocessor">#define CSR_MCOUNTERINTEN_HPM3_GET(x) (((uint32_t)(x) &amp; CSR_MCOUNTERINTEN_HPM3_MASK) &gt;&gt; CSR_MCOUNTERINTEN_HPM3_SHIFT)</span></div>
<div class="line"><a id="l03109" name="l03109"></a><span class="lineno"> 3109</span> </div>
<div class="line"><a id="l03110" name="l03110"></a><span class="lineno"> 3110</span><span class="comment">/*</span></div>
<div class="line"><a id="l03111" name="l03111"></a><span class="lineno"> 3111</span><span class="comment"> * IR (RW)</span></div>
<div class="line"><a id="l03112" name="l03112"></a><span class="lineno"> 3112</span><span class="comment"> *</span></div>
<div class="line"><a id="l03113" name="l03113"></a><span class="lineno"> 3113</span><span class="comment"> * See register description</span></div>
<div class="line"><a id="l03114" name="l03114"></a><span class="lineno"> 3114</span><span class="comment"> */</span></div>
<div class="line"><a id="l03115" name="l03115"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a959b7bbe624e6c0d425e8fdbe7f800db"> 3115</a></span><span class="preprocessor">#define CSR_MCOUNTERINTEN_IR_MASK (0x4U)</span></div>
<div class="line"><a id="l03116" name="l03116"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#add05c106e96fa0d02b4a1cd383300403"> 3116</a></span><span class="preprocessor">#define CSR_MCOUNTERINTEN_IR_SHIFT (2U)</span></div>
<div class="line"><a id="l03117" name="l03117"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a0ce02eb83d3fadd2dc2bab0f0d4bf8bd"> 3117</a></span><span class="preprocessor">#define CSR_MCOUNTERINTEN_IR_SET(x) (((uint32_t)(x) &lt;&lt; CSR_MCOUNTERINTEN_IR_SHIFT) &amp; CSR_MCOUNTERINTEN_IR_MASK)</span></div>
<div class="line"><a id="l03118" name="l03118"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a73c596e18ca4cc4cfa8ef37a6425b884"> 3118</a></span><span class="preprocessor">#define CSR_MCOUNTERINTEN_IR_GET(x) (((uint32_t)(x) &amp; CSR_MCOUNTERINTEN_IR_MASK) &gt;&gt; CSR_MCOUNTERINTEN_IR_SHIFT)</span></div>
<div class="line"><a id="l03119" name="l03119"></a><span class="lineno"> 3119</span> </div>
<div class="line"><a id="l03120" name="l03120"></a><span class="lineno"> 3120</span><span class="comment">/*</span></div>
<div class="line"><a id="l03121" name="l03121"></a><span class="lineno"> 3121</span><span class="comment"> * CY (RW)</span></div>
<div class="line"><a id="l03122" name="l03122"></a><span class="lineno"> 3122</span><span class="comment"> *</span></div>
<div class="line"><a id="l03123" name="l03123"></a><span class="lineno"> 3123</span><span class="comment"> * See register description</span></div>
<div class="line"><a id="l03124" name="l03124"></a><span class="lineno"> 3124</span><span class="comment"> */</span></div>
<div class="line"><a id="l03125" name="l03125"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a9d6be8616adddc5cc9fb286256558464"> 3125</a></span><span class="preprocessor">#define CSR_MCOUNTERINTEN_CY_MASK (0x1U)</span></div>
<div class="line"><a id="l03126" name="l03126"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a298f517d0620b9137a0fcfa0df510785"> 3126</a></span><span class="preprocessor">#define CSR_MCOUNTERINTEN_CY_SHIFT (0U)</span></div>
<div class="line"><a id="l03127" name="l03127"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a1464d40fc94977eaf6a84e410714a28b"> 3127</a></span><span class="preprocessor">#define CSR_MCOUNTERINTEN_CY_SET(x) (((uint32_t)(x) &lt;&lt; CSR_MCOUNTERINTEN_CY_SHIFT) &amp; CSR_MCOUNTERINTEN_CY_MASK)</span></div>
<div class="line"><a id="l03128" name="l03128"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#ab8e24ce24ee71f5ec816ce0d256d3d63"> 3128</a></span><span class="preprocessor">#define CSR_MCOUNTERINTEN_CY_GET(x) (((uint32_t)(x) &amp; CSR_MCOUNTERINTEN_CY_MASK) &gt;&gt; CSR_MCOUNTERINTEN_CY_SHIFT)</span></div>
<div class="line"><a id="l03129" name="l03129"></a><span class="lineno"> 3129</span> </div>
<div class="line"><a id="l03130" name="l03130"></a><span class="lineno"> 3130</span><span class="comment">/* Bitfield definition for register: MMISC_CTL */</span></div>
<div class="line"><a id="l03131" name="l03131"></a><span class="lineno"> 3131</span><span class="comment">/*</span></div>
<div class="line"><a id="l03132" name="l03132"></a><span class="lineno"> 3132</span><span class="comment"> * MSA_UNA (RW)</span></div>
<div class="line"><a id="l03133" name="l03133"></a><span class="lineno"> 3133</span><span class="comment"> *</span></div>
<div class="line"><a id="l03134" name="l03134"></a><span class="lineno"> 3134</span><span class="comment"> * This field controls whether the load/store instructions can access misaligned memory locations without generating Address Misaligned exceptions.</span></div>
<div class="line"><a id="l03135" name="l03135"></a><span class="lineno"> 3135</span><span class="comment"> * Supported instructions: LW/LH/LHU/SW/SH</span></div>
<div class="line"><a id="l03136" name="l03136"></a><span class="lineno"> 3136</span><span class="comment"> * 0:Misaligned accesses generate Address Misaligned exceptions.</span></div>
<div class="line"><a id="l03137" name="l03137"></a><span class="lineno"> 3137</span><span class="comment"> * 1:Misaligned accesses generate Address Misaligned exceptions.</span></div>
<div class="line"><a id="l03138" name="l03138"></a><span class="lineno"> 3138</span><span class="comment"> */</span></div>
<div class="line"><a id="l03139" name="l03139"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#ad40c1dd9b0f404cbdffe7b8221ab0896"> 3139</a></span><span class="preprocessor">#define CSR_MMISC_CTL_MSA_UNA_MASK (0x40U)</span></div>
<div class="line"><a id="l03140" name="l03140"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a04718b0ee1c7f9ae96612dc3acaff0de"> 3140</a></span><span class="preprocessor">#define CSR_MMISC_CTL_MSA_UNA_SHIFT (6U)</span></div>
<div class="line"><a id="l03141" name="l03141"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a0db762577f7996c65182789a1a8198b1"> 3141</a></span><span class="preprocessor">#define CSR_MMISC_CTL_MSA_UNA_SET(x) (((uint32_t)(x) &lt;&lt; CSR_MMISC_CTL_MSA_UNA_SHIFT) &amp; CSR_MMISC_CTL_MSA_UNA_MASK)</span></div>
<div class="line"><a id="l03142" name="l03142"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#ab9bd2940d585f24889d6a61a862191a5"> 3142</a></span><span class="preprocessor">#define CSR_MMISC_CTL_MSA_UNA_GET(x) (((uint32_t)(x) &amp; CSR_MMISC_CTL_MSA_UNA_MASK) &gt;&gt; CSR_MMISC_CTL_MSA_UNA_SHIFT)</span></div>
<div class="line"><a id="l03143" name="l03143"></a><span class="lineno"> 3143</span> </div>
<div class="line"><a id="l03144" name="l03144"></a><span class="lineno"> 3144</span><span class="comment">/*</span></div>
<div class="line"><a id="l03145" name="l03145"></a><span class="lineno"> 3145</span><span class="comment"> * BRPE (RW)</span></div>
<div class="line"><a id="l03146" name="l03146"></a><span class="lineno"> 3146</span><span class="comment"> *</span></div>
<div class="line"><a id="l03147" name="l03147"></a><span class="lineno"> 3147</span><span class="comment"> * Branch prediction enable bit. This bit controls all branch prediction structures.</span></div>
<div class="line"><a id="l03148" name="l03148"></a><span class="lineno"> 3148</span><span class="comment"> * 0:Disabled</span></div>
<div class="line"><a id="l03149" name="l03149"></a><span class="lineno"> 3149</span><span class="comment"> * 1:Enabled</span></div>
<div class="line"><a id="l03150" name="l03150"></a><span class="lineno"> 3150</span><span class="comment"> * This bit is hardwired to 0 if branch prediction structure is not supported.</span></div>
<div class="line"><a id="l03151" name="l03151"></a><span class="lineno"> 3151</span><span class="comment"> */</span></div>
<div class="line"><a id="l03152" name="l03152"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#ab3c8bc426375cdd04d0589bdc7e07b34"> 3152</a></span><span class="preprocessor">#define CSR_MMISC_CTL_BRPE_MASK (0x8U)</span></div>
<div class="line"><a id="l03153" name="l03153"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#ae043d7974348212e73e26f29a98b75d4"> 3153</a></span><span class="preprocessor">#define CSR_MMISC_CTL_BRPE_SHIFT (3U)</span></div>
<div class="line"><a id="l03154" name="l03154"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#aff3ae64c32cc8aaf48329894b30a7acf"> 3154</a></span><span class="preprocessor">#define CSR_MMISC_CTL_BRPE_SET(x) (((uint32_t)(x) &lt;&lt; CSR_MMISC_CTL_BRPE_SHIFT) &amp; CSR_MMISC_CTL_BRPE_MASK)</span></div>
<div class="line"><a id="l03155" name="l03155"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a45f785046637c7859b81e3050658dcfa"> 3155</a></span><span class="preprocessor">#define CSR_MMISC_CTL_BRPE_GET(x) (((uint32_t)(x) &amp; CSR_MMISC_CTL_BRPE_MASK) &gt;&gt; CSR_MMISC_CTL_BRPE_SHIFT)</span></div>
<div class="line"><a id="l03156" name="l03156"></a><span class="lineno"> 3156</span> </div>
<div class="line"><a id="l03157" name="l03157"></a><span class="lineno"> 3157</span><span class="comment">/*</span></div>
<div class="line"><a id="l03158" name="l03158"></a><span class="lineno"> 3158</span><span class="comment"> * RVCOMPM (RW)</span></div>
<div class="line"><a id="l03159" name="l03159"></a><span class="lineno"> 3159</span><span class="comment"> *</span></div>
<div class="line"><a id="l03160" name="l03160"></a><span class="lineno"> 3160</span><span class="comment"> * RISC-V compatibility mode enable bit. If the compatibility mode is turned on, all specific instructions become reserved instructions</span></div>
<div class="line"><a id="l03161" name="l03161"></a><span class="lineno"> 3161</span><span class="comment"> * 0:Disabled</span></div>
<div class="line"><a id="l03162" name="l03162"></a><span class="lineno"> 3162</span><span class="comment"> * 1:Enabled</span></div>
<div class="line"><a id="l03163" name="l03163"></a><span class="lineno"> 3163</span><span class="comment"> */</span></div>
<div class="line"><a id="l03164" name="l03164"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a0efedebcb4cc16ac495960ca80f7f7b6"> 3164</a></span><span class="preprocessor">#define CSR_MMISC_CTL_RVCOMPM_MASK (0x4U)</span></div>
<div class="line"><a id="l03165" name="l03165"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a2facbf4edd7d499432af74271ecb702b"> 3165</a></span><span class="preprocessor">#define CSR_MMISC_CTL_RVCOMPM_SHIFT (2U)</span></div>
<div class="line"><a id="l03166" name="l03166"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a317d986456bdf6933709d755c41565c3"> 3166</a></span><span class="preprocessor">#define CSR_MMISC_CTL_RVCOMPM_SET(x) (((uint32_t)(x) &lt;&lt; CSR_MMISC_CTL_RVCOMPM_SHIFT) &amp; CSR_MMISC_CTL_RVCOMPM_MASK)</span></div>
<div class="line"><a id="l03167" name="l03167"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#ae185771cbb5b5f6d90404f1beb19a284"> 3167</a></span><span class="preprocessor">#define CSR_MMISC_CTL_RVCOMPM_GET(x) (((uint32_t)(x) &amp; CSR_MMISC_CTL_RVCOMPM_MASK) &gt;&gt; CSR_MMISC_CTL_RVCOMPM_SHIFT)</span></div>
<div class="line"><a id="l03168" name="l03168"></a><span class="lineno"> 3168</span> </div>
<div class="line"><a id="l03169" name="l03169"></a><span class="lineno"> 3169</span><span class="comment">/*</span></div>
<div class="line"><a id="l03170" name="l03170"></a><span class="lineno"> 3170</span><span class="comment"> * VEC_PLIC (RW)</span></div>
<div class="line"><a id="l03171" name="l03171"></a><span class="lineno"> 3171</span><span class="comment"> *</span></div>
<div class="line"><a id="l03172" name="l03172"></a><span class="lineno"> 3172</span><span class="comment"> * Selects the operation mode of PLIC:</span></div>
<div class="line"><a id="l03173" name="l03173"></a><span class="lineno"> 3173</span><span class="comment"> * 0:Regular mode</span></div>
<div class="line"><a id="l03174" name="l03174"></a><span class="lineno"> 3174</span><span class="comment"> * 1:Vector mode</span></div>
<div class="line"><a id="l03175" name="l03175"></a><span class="lineno"> 3175</span><span class="comment"> * Please note that both this bit and the vector mode enable bit (VECTORED) of the Feature Enable Register in NCEPLIC100 should be turned on for the vectored interrupt support to work correctly. This bit is hardwired to 0 if the vectored PLIC feature is not supported.</span></div>
<div class="line"><a id="l03176" name="l03176"></a><span class="lineno"> 3176</span><span class="comment"> */</span></div>
<div class="line"><a id="l03177" name="l03177"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a7f5a67ba5029488e0b98bb1417c4bece"> 3177</a></span><span class="preprocessor">#define CSR_MMISC_CTL_VEC_PLIC_MASK (0x2U)</span></div>
<div class="line"><a id="l03178" name="l03178"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#ade04102985428e4f992e705070a685e3"> 3178</a></span><span class="preprocessor">#define CSR_MMISC_CTL_VEC_PLIC_SHIFT (1U)</span></div>
<div class="line"><a id="l03179" name="l03179"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#ae4738393e321557156568405dbf24352"> 3179</a></span><span class="preprocessor">#define CSR_MMISC_CTL_VEC_PLIC_SET(x) (((uint32_t)(x) &lt;&lt; CSR_MMISC_CTL_VEC_PLIC_SHIFT) &amp; CSR_MMISC_CTL_VEC_PLIC_MASK)</span></div>
<div class="line"><a id="l03180" name="l03180"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#aae968d216d8b042dd6a00cf19e2f6046"> 3180</a></span><span class="preprocessor">#define CSR_MMISC_CTL_VEC_PLIC_GET(x) (((uint32_t)(x) &amp; CSR_MMISC_CTL_VEC_PLIC_MASK) &gt;&gt; CSR_MMISC_CTL_VEC_PLIC_SHIFT)</span></div>
<div class="line"><a id="l03181" name="l03181"></a><span class="lineno"> 3181</span> </div>
<div class="line"><a id="l03182" name="l03182"></a><span class="lineno"> 3182</span><span class="comment">/* Bitfield definition for register: MCOUNTERMASK_M */</span></div>
<div class="line"><a id="l03183" name="l03183"></a><span class="lineno"> 3183</span><span class="comment">/*</span></div>
<div class="line"><a id="l03184" name="l03184"></a><span class="lineno"> 3184</span><span class="comment"> * HPM6 (RW)</span></div>
<div class="line"><a id="l03185" name="l03185"></a><span class="lineno"> 3185</span><span class="comment"> *</span></div>
<div class="line"><a id="l03186" name="l03186"></a><span class="lineno"> 3186</span><span class="comment"> * See register description</span></div>
<div class="line"><a id="l03187" name="l03187"></a><span class="lineno"> 3187</span><span class="comment"> */</span></div>
<div class="line"><a id="l03188" name="l03188"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#aa2a6e41a9a43e11806efd7c9dc86847a"> 3188</a></span><span class="preprocessor">#define CSR_MCOUNTERMASK_M_HPM6_MASK (0x40U)</span></div>
<div class="line"><a id="l03189" name="l03189"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a363cf16174af8cd45576a586b957a64d"> 3189</a></span><span class="preprocessor">#define CSR_MCOUNTERMASK_M_HPM6_SHIFT (6U)</span></div>
<div class="line"><a id="l03190" name="l03190"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a4e8ab753f0dac1f14f4b7511bea4ed65"> 3190</a></span><span class="preprocessor">#define CSR_MCOUNTERMASK_M_HPM6_SET(x) (((uint32_t)(x) &lt;&lt; CSR_MCOUNTERMASK_M_HPM6_SHIFT) &amp; CSR_MCOUNTERMASK_M_HPM6_MASK)</span></div>
<div class="line"><a id="l03191" name="l03191"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a6da91965c233db8642174abc92e25211"> 3191</a></span><span class="preprocessor">#define CSR_MCOUNTERMASK_M_HPM6_GET(x) (((uint32_t)(x) &amp; CSR_MCOUNTERMASK_M_HPM6_MASK) &gt;&gt; CSR_MCOUNTERMASK_M_HPM6_SHIFT)</span></div>
<div class="line"><a id="l03192" name="l03192"></a><span class="lineno"> 3192</span> </div>
<div class="line"><a id="l03193" name="l03193"></a><span class="lineno"> 3193</span><span class="comment">/*</span></div>
<div class="line"><a id="l03194" name="l03194"></a><span class="lineno"> 3194</span><span class="comment"> * HPM5 (RW)</span></div>
<div class="line"><a id="l03195" name="l03195"></a><span class="lineno"> 3195</span><span class="comment"> *</span></div>
<div class="line"><a id="l03196" name="l03196"></a><span class="lineno"> 3196</span><span class="comment"> * See register description</span></div>
<div class="line"><a id="l03197" name="l03197"></a><span class="lineno"> 3197</span><span class="comment"> */</span></div>
<div class="line"><a id="l03198" name="l03198"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a312fb58c22e0b42f35e57fd6a73a01df"> 3198</a></span><span class="preprocessor">#define CSR_MCOUNTERMASK_M_HPM5_MASK (0x20U)</span></div>
<div class="line"><a id="l03199" name="l03199"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a15c16e493d3c38cf8a611269a19e9d03"> 3199</a></span><span class="preprocessor">#define CSR_MCOUNTERMASK_M_HPM5_SHIFT (5U)</span></div>
<div class="line"><a id="l03200" name="l03200"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#aaf042f220cc68f67b3c8eca8b2a17923"> 3200</a></span><span class="preprocessor">#define CSR_MCOUNTERMASK_M_HPM5_SET(x) (((uint32_t)(x) &lt;&lt; CSR_MCOUNTERMASK_M_HPM5_SHIFT) &amp; CSR_MCOUNTERMASK_M_HPM5_MASK)</span></div>
<div class="line"><a id="l03201" name="l03201"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#ac1e6542b69928fa9a0283121f7314b65"> 3201</a></span><span class="preprocessor">#define CSR_MCOUNTERMASK_M_HPM5_GET(x) (((uint32_t)(x) &amp; CSR_MCOUNTERMASK_M_HPM5_MASK) &gt;&gt; CSR_MCOUNTERMASK_M_HPM5_SHIFT)</span></div>
<div class="line"><a id="l03202" name="l03202"></a><span class="lineno"> 3202</span> </div>
<div class="line"><a id="l03203" name="l03203"></a><span class="lineno"> 3203</span><span class="comment">/*</span></div>
<div class="line"><a id="l03204" name="l03204"></a><span class="lineno"> 3204</span><span class="comment"> * HPM4 (RW)</span></div>
<div class="line"><a id="l03205" name="l03205"></a><span class="lineno"> 3205</span><span class="comment"> *</span></div>
<div class="line"><a id="l03206" name="l03206"></a><span class="lineno"> 3206</span><span class="comment"> * See register description</span></div>
<div class="line"><a id="l03207" name="l03207"></a><span class="lineno"> 3207</span><span class="comment"> */</span></div>
<div class="line"><a id="l03208" name="l03208"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a3988b4c43538ac1c40db0c8f282f629f"> 3208</a></span><span class="preprocessor">#define CSR_MCOUNTERMASK_M_HPM4_MASK (0x10U)</span></div>
<div class="line"><a id="l03209" name="l03209"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a3f617bf397940f0b70eeb20eff58a991"> 3209</a></span><span class="preprocessor">#define CSR_MCOUNTERMASK_M_HPM4_SHIFT (4U)</span></div>
<div class="line"><a id="l03210" name="l03210"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a22a88da8ede0fc810805a12b38cd5f0b"> 3210</a></span><span class="preprocessor">#define CSR_MCOUNTERMASK_M_HPM4_SET(x) (((uint32_t)(x) &lt;&lt; CSR_MCOUNTERMASK_M_HPM4_SHIFT) &amp; CSR_MCOUNTERMASK_M_HPM4_MASK)</span></div>
<div class="line"><a id="l03211" name="l03211"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a540a45e96e8d9370bf15ff6515c491f9"> 3211</a></span><span class="preprocessor">#define CSR_MCOUNTERMASK_M_HPM4_GET(x) (((uint32_t)(x) &amp; CSR_MCOUNTERMASK_M_HPM4_MASK) &gt;&gt; CSR_MCOUNTERMASK_M_HPM4_SHIFT)</span></div>
<div class="line"><a id="l03212" name="l03212"></a><span class="lineno"> 3212</span> </div>
<div class="line"><a id="l03213" name="l03213"></a><span class="lineno"> 3213</span><span class="comment">/*</span></div>
<div class="line"><a id="l03214" name="l03214"></a><span class="lineno"> 3214</span><span class="comment"> * HPM3 (RW)</span></div>
<div class="line"><a id="l03215" name="l03215"></a><span class="lineno"> 3215</span><span class="comment"> *</span></div>
<div class="line"><a id="l03216" name="l03216"></a><span class="lineno"> 3216</span><span class="comment"> * See register description</span></div>
<div class="line"><a id="l03217" name="l03217"></a><span class="lineno"> 3217</span><span class="comment"> */</span></div>
<div class="line"><a id="l03218" name="l03218"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a098eb1fad2ae2131c0b0de697c56561e"> 3218</a></span><span class="preprocessor">#define CSR_MCOUNTERMASK_M_HPM3_MASK (0x8U)</span></div>
<div class="line"><a id="l03219" name="l03219"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a0daf3f6e2976f91528adaa4b1df2003e"> 3219</a></span><span class="preprocessor">#define CSR_MCOUNTERMASK_M_HPM3_SHIFT (3U)</span></div>
<div class="line"><a id="l03220" name="l03220"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a716efb3283778e133c72a3b9993383d8"> 3220</a></span><span class="preprocessor">#define CSR_MCOUNTERMASK_M_HPM3_SET(x) (((uint32_t)(x) &lt;&lt; CSR_MCOUNTERMASK_M_HPM3_SHIFT) &amp; CSR_MCOUNTERMASK_M_HPM3_MASK)</span></div>
<div class="line"><a id="l03221" name="l03221"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#ad68bcfd68a34387e585af87d883b2936"> 3221</a></span><span class="preprocessor">#define CSR_MCOUNTERMASK_M_HPM3_GET(x) (((uint32_t)(x) &amp; CSR_MCOUNTERMASK_M_HPM3_MASK) &gt;&gt; CSR_MCOUNTERMASK_M_HPM3_SHIFT)</span></div>
<div class="line"><a id="l03222" name="l03222"></a><span class="lineno"> 3222</span> </div>
<div class="line"><a id="l03223" name="l03223"></a><span class="lineno"> 3223</span><span class="comment">/*</span></div>
<div class="line"><a id="l03224" name="l03224"></a><span class="lineno"> 3224</span><span class="comment"> * IR (RW)</span></div>
<div class="line"><a id="l03225" name="l03225"></a><span class="lineno"> 3225</span><span class="comment"> *</span></div>
<div class="line"><a id="l03226" name="l03226"></a><span class="lineno"> 3226</span><span class="comment"> * See register description</span></div>
<div class="line"><a id="l03227" name="l03227"></a><span class="lineno"> 3227</span><span class="comment"> */</span></div>
<div class="line"><a id="l03228" name="l03228"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a18356242ac3e71322d9d03a68adc969f"> 3228</a></span><span class="preprocessor">#define CSR_MCOUNTERMASK_M_IR_MASK (0x4U)</span></div>
<div class="line"><a id="l03229" name="l03229"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a97cc460e8c43037266e5ad1c62a3cd70"> 3229</a></span><span class="preprocessor">#define CSR_MCOUNTERMASK_M_IR_SHIFT (2U)</span></div>
<div class="line"><a id="l03230" name="l03230"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a985def37c9e58b3af31e7bfd8ad23ea0"> 3230</a></span><span class="preprocessor">#define CSR_MCOUNTERMASK_M_IR_SET(x) (((uint32_t)(x) &lt;&lt; CSR_MCOUNTERMASK_M_IR_SHIFT) &amp; CSR_MCOUNTERMASK_M_IR_MASK)</span></div>
<div class="line"><a id="l03231" name="l03231"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#aa4a4ed4d11d38d93c4ae87d52d45b1c8"> 3231</a></span><span class="preprocessor">#define CSR_MCOUNTERMASK_M_IR_GET(x) (((uint32_t)(x) &amp; CSR_MCOUNTERMASK_M_IR_MASK) &gt;&gt; CSR_MCOUNTERMASK_M_IR_SHIFT)</span></div>
<div class="line"><a id="l03232" name="l03232"></a><span class="lineno"> 3232</span> </div>
<div class="line"><a id="l03233" name="l03233"></a><span class="lineno"> 3233</span><span class="comment">/*</span></div>
<div class="line"><a id="l03234" name="l03234"></a><span class="lineno"> 3234</span><span class="comment"> * CY (RW)</span></div>
<div class="line"><a id="l03235" name="l03235"></a><span class="lineno"> 3235</span><span class="comment"> *</span></div>
<div class="line"><a id="l03236" name="l03236"></a><span class="lineno"> 3236</span><span class="comment"> * See register description</span></div>
<div class="line"><a id="l03237" name="l03237"></a><span class="lineno"> 3237</span><span class="comment"> */</span></div>
<div class="line"><a id="l03238" name="l03238"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#aa8d61aca2a3c34684c079b9b26b5e696"> 3238</a></span><span class="preprocessor">#define CSR_MCOUNTERMASK_M_CY_MASK (0x1U)</span></div>
<div class="line"><a id="l03239" name="l03239"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#ac54912215c3b2dad34ab6864ca794a21"> 3239</a></span><span class="preprocessor">#define CSR_MCOUNTERMASK_M_CY_SHIFT (0U)</span></div>
<div class="line"><a id="l03240" name="l03240"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a0792d60d734ec9286976a89862472b2e"> 3240</a></span><span class="preprocessor">#define CSR_MCOUNTERMASK_M_CY_SET(x) (((uint32_t)(x) &lt;&lt; CSR_MCOUNTERMASK_M_CY_SHIFT) &amp; CSR_MCOUNTERMASK_M_CY_MASK)</span></div>
<div class="line"><a id="l03241" name="l03241"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a207d2decf75b336ac15e287644c3454e"> 3241</a></span><span class="preprocessor">#define CSR_MCOUNTERMASK_M_CY_GET(x) (((uint32_t)(x) &amp; CSR_MCOUNTERMASK_M_CY_MASK) &gt;&gt; CSR_MCOUNTERMASK_M_CY_SHIFT)</span></div>
<div class="line"><a id="l03242" name="l03242"></a><span class="lineno"> 3242</span> </div>
<div class="line"><a id="l03243" name="l03243"></a><span class="lineno"> 3243</span><span class="comment">/* Bitfield definition for register: MCOUNTERMASK_S */</span></div>
<div class="line"><a id="l03244" name="l03244"></a><span class="lineno"> 3244</span><span class="comment">/*</span></div>
<div class="line"><a id="l03245" name="l03245"></a><span class="lineno"> 3245</span><span class="comment"> * HPM6 (RW)</span></div>
<div class="line"><a id="l03246" name="l03246"></a><span class="lineno"> 3246</span><span class="comment"> *</span></div>
<div class="line"><a id="l03247" name="l03247"></a><span class="lineno"> 3247</span><span class="comment"> * See register description</span></div>
<div class="line"><a id="l03248" name="l03248"></a><span class="lineno"> 3248</span><span class="comment"> */</span></div>
<div class="line"><a id="l03249" name="l03249"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a7f76b292d636ec9b4a4041cde83714b5"> 3249</a></span><span class="preprocessor">#define CSR_MCOUNTERMASK_S_HPM6_MASK (0x40U)</span></div>
<div class="line"><a id="l03250" name="l03250"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#af53d93c2fb4b107345e87e6b8a11968a"> 3250</a></span><span class="preprocessor">#define CSR_MCOUNTERMASK_S_HPM6_SHIFT (6U)</span></div>
<div class="line"><a id="l03251" name="l03251"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a02e7d6cf1f1af30565f0b521809cb94f"> 3251</a></span><span class="preprocessor">#define CSR_MCOUNTERMASK_S_HPM6_SET(x) (((uint32_t)(x) &lt;&lt; CSR_MCOUNTERMASK_S_HPM6_SHIFT) &amp; CSR_MCOUNTERMASK_S_HPM6_MASK)</span></div>
<div class="line"><a id="l03252" name="l03252"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#ab059f6f53b36c26e1c1f2ead76985224"> 3252</a></span><span class="preprocessor">#define CSR_MCOUNTERMASK_S_HPM6_GET(x) (((uint32_t)(x) &amp; CSR_MCOUNTERMASK_S_HPM6_MASK) &gt;&gt; CSR_MCOUNTERMASK_S_HPM6_SHIFT)</span></div>
<div class="line"><a id="l03253" name="l03253"></a><span class="lineno"> 3253</span> </div>
<div class="line"><a id="l03254" name="l03254"></a><span class="lineno"> 3254</span><span class="comment">/*</span></div>
<div class="line"><a id="l03255" name="l03255"></a><span class="lineno"> 3255</span><span class="comment"> * HPM5 (RW)</span></div>
<div class="line"><a id="l03256" name="l03256"></a><span class="lineno"> 3256</span><span class="comment"> *</span></div>
<div class="line"><a id="l03257" name="l03257"></a><span class="lineno"> 3257</span><span class="comment"> * See register description</span></div>
<div class="line"><a id="l03258" name="l03258"></a><span class="lineno"> 3258</span><span class="comment"> */</span></div>
<div class="line"><a id="l03259" name="l03259"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#ab0270204e3c7d5ebfb36c38d3ca9f87f"> 3259</a></span><span class="preprocessor">#define CSR_MCOUNTERMASK_S_HPM5_MASK (0x20U)</span></div>
<div class="line"><a id="l03260" name="l03260"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#aa7073d6f50b7deff444d092109d4cc71"> 3260</a></span><span class="preprocessor">#define CSR_MCOUNTERMASK_S_HPM5_SHIFT (5U)</span></div>
<div class="line"><a id="l03261" name="l03261"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#aa60adc424b13dea0ee4d18c97114721e"> 3261</a></span><span class="preprocessor">#define CSR_MCOUNTERMASK_S_HPM5_SET(x) (((uint32_t)(x) &lt;&lt; CSR_MCOUNTERMASK_S_HPM5_SHIFT) &amp; CSR_MCOUNTERMASK_S_HPM5_MASK)</span></div>
<div class="line"><a id="l03262" name="l03262"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a82e245ae1e0f95fd4f119d3c5b6daa5a"> 3262</a></span><span class="preprocessor">#define CSR_MCOUNTERMASK_S_HPM5_GET(x) (((uint32_t)(x) &amp; CSR_MCOUNTERMASK_S_HPM5_MASK) &gt;&gt; CSR_MCOUNTERMASK_S_HPM5_SHIFT)</span></div>
<div class="line"><a id="l03263" name="l03263"></a><span class="lineno"> 3263</span> </div>
<div class="line"><a id="l03264" name="l03264"></a><span class="lineno"> 3264</span><span class="comment">/*</span></div>
<div class="line"><a id="l03265" name="l03265"></a><span class="lineno"> 3265</span><span class="comment"> * HPM4 (RW)</span></div>
<div class="line"><a id="l03266" name="l03266"></a><span class="lineno"> 3266</span><span class="comment"> *</span></div>
<div class="line"><a id="l03267" name="l03267"></a><span class="lineno"> 3267</span><span class="comment"> * See register description</span></div>
<div class="line"><a id="l03268" name="l03268"></a><span class="lineno"> 3268</span><span class="comment"> */</span></div>
<div class="line"><a id="l03269" name="l03269"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a669a0522b471133caf9f79400fc58b2d"> 3269</a></span><span class="preprocessor">#define CSR_MCOUNTERMASK_S_HPM4_MASK (0x10U)</span></div>
<div class="line"><a id="l03270" name="l03270"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a089ffca853abc861858721372f4eb035"> 3270</a></span><span class="preprocessor">#define CSR_MCOUNTERMASK_S_HPM4_SHIFT (4U)</span></div>
<div class="line"><a id="l03271" name="l03271"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a7e3482c875caa948c706aca9b732aa63"> 3271</a></span><span class="preprocessor">#define CSR_MCOUNTERMASK_S_HPM4_SET(x) (((uint32_t)(x) &lt;&lt; CSR_MCOUNTERMASK_S_HPM4_SHIFT) &amp; CSR_MCOUNTERMASK_S_HPM4_MASK)</span></div>
<div class="line"><a id="l03272" name="l03272"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a53dc4853faad653bbe0c7fb8682ef402"> 3272</a></span><span class="preprocessor">#define CSR_MCOUNTERMASK_S_HPM4_GET(x) (((uint32_t)(x) &amp; CSR_MCOUNTERMASK_S_HPM4_MASK) &gt;&gt; CSR_MCOUNTERMASK_S_HPM4_SHIFT)</span></div>
<div class="line"><a id="l03273" name="l03273"></a><span class="lineno"> 3273</span> </div>
<div class="line"><a id="l03274" name="l03274"></a><span class="lineno"> 3274</span><span class="comment">/*</span></div>
<div class="line"><a id="l03275" name="l03275"></a><span class="lineno"> 3275</span><span class="comment"> * HPM3 (RW)</span></div>
<div class="line"><a id="l03276" name="l03276"></a><span class="lineno"> 3276</span><span class="comment"> *</span></div>
<div class="line"><a id="l03277" name="l03277"></a><span class="lineno"> 3277</span><span class="comment"> * See register description</span></div>
<div class="line"><a id="l03278" name="l03278"></a><span class="lineno"> 3278</span><span class="comment"> */</span></div>
<div class="line"><a id="l03279" name="l03279"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a76740033e487081e8e5f7072ea298fba"> 3279</a></span><span class="preprocessor">#define CSR_MCOUNTERMASK_S_HPM3_MASK (0x8U)</span></div>
<div class="line"><a id="l03280" name="l03280"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#ad07eaf39c436330b63d9e1e877fa5846"> 3280</a></span><span class="preprocessor">#define CSR_MCOUNTERMASK_S_HPM3_SHIFT (3U)</span></div>
<div class="line"><a id="l03281" name="l03281"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#abdf81c56990561ae8f1bb1874c28ced5"> 3281</a></span><span class="preprocessor">#define CSR_MCOUNTERMASK_S_HPM3_SET(x) (((uint32_t)(x) &lt;&lt; CSR_MCOUNTERMASK_S_HPM3_SHIFT) &amp; CSR_MCOUNTERMASK_S_HPM3_MASK)</span></div>
<div class="line"><a id="l03282" name="l03282"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a375c0310312f9ca2de07558c936103fa"> 3282</a></span><span class="preprocessor">#define CSR_MCOUNTERMASK_S_HPM3_GET(x) (((uint32_t)(x) &amp; CSR_MCOUNTERMASK_S_HPM3_MASK) &gt;&gt; CSR_MCOUNTERMASK_S_HPM3_SHIFT)</span></div>
<div class="line"><a id="l03283" name="l03283"></a><span class="lineno"> 3283</span> </div>
<div class="line"><a id="l03284" name="l03284"></a><span class="lineno"> 3284</span><span class="comment">/*</span></div>
<div class="line"><a id="l03285" name="l03285"></a><span class="lineno"> 3285</span><span class="comment"> * IR (RW)</span></div>
<div class="line"><a id="l03286" name="l03286"></a><span class="lineno"> 3286</span><span class="comment"> *</span></div>
<div class="line"><a id="l03287" name="l03287"></a><span class="lineno"> 3287</span><span class="comment"> * See register description</span></div>
<div class="line"><a id="l03288" name="l03288"></a><span class="lineno"> 3288</span><span class="comment"> */</span></div>
<div class="line"><a id="l03289" name="l03289"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a749f9395dc50083e905420148291458c"> 3289</a></span><span class="preprocessor">#define CSR_MCOUNTERMASK_S_IR_MASK (0x4U)</span></div>
<div class="line"><a id="l03290" name="l03290"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a39b5d76b456bfe8da37f2fd0494d526b"> 3290</a></span><span class="preprocessor">#define CSR_MCOUNTERMASK_S_IR_SHIFT (2U)</span></div>
<div class="line"><a id="l03291" name="l03291"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#abf1b89ec06e1049aa55476bfe5253d20"> 3291</a></span><span class="preprocessor">#define CSR_MCOUNTERMASK_S_IR_SET(x) (((uint32_t)(x) &lt;&lt; CSR_MCOUNTERMASK_S_IR_SHIFT) &amp; CSR_MCOUNTERMASK_S_IR_MASK)</span></div>
<div class="line"><a id="l03292" name="l03292"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#ad67b08fa45cfe0dc5c8d99772d3c62ef"> 3292</a></span><span class="preprocessor">#define CSR_MCOUNTERMASK_S_IR_GET(x) (((uint32_t)(x) &amp; CSR_MCOUNTERMASK_S_IR_MASK) &gt;&gt; CSR_MCOUNTERMASK_S_IR_SHIFT)</span></div>
<div class="line"><a id="l03293" name="l03293"></a><span class="lineno"> 3293</span> </div>
<div class="line"><a id="l03294" name="l03294"></a><span class="lineno"> 3294</span><span class="comment">/*</span></div>
<div class="line"><a id="l03295" name="l03295"></a><span class="lineno"> 3295</span><span class="comment"> * CY (RW)</span></div>
<div class="line"><a id="l03296" name="l03296"></a><span class="lineno"> 3296</span><span class="comment"> *</span></div>
<div class="line"><a id="l03297" name="l03297"></a><span class="lineno"> 3297</span><span class="comment"> * See register description</span></div>
<div class="line"><a id="l03298" name="l03298"></a><span class="lineno"> 3298</span><span class="comment"> */</span></div>
<div class="line"><a id="l03299" name="l03299"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a6cebb0823980bb18ac3d896f25452323"> 3299</a></span><span class="preprocessor">#define CSR_MCOUNTERMASK_S_CY_MASK (0x1U)</span></div>
<div class="line"><a id="l03300" name="l03300"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#acfa2e3cba83f6e0762e2f1b4e4089e5f"> 3300</a></span><span class="preprocessor">#define CSR_MCOUNTERMASK_S_CY_SHIFT (0U)</span></div>
<div class="line"><a id="l03301" name="l03301"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#aa9d59463a533e353c6b64423b5805a41"> 3301</a></span><span class="preprocessor">#define CSR_MCOUNTERMASK_S_CY_SET(x) (((uint32_t)(x) &lt;&lt; CSR_MCOUNTERMASK_S_CY_SHIFT) &amp; CSR_MCOUNTERMASK_S_CY_MASK)</span></div>
<div class="line"><a id="l03302" name="l03302"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a2a0c1f8e2f7340d31f1e71ad04096729"> 3302</a></span><span class="preprocessor">#define CSR_MCOUNTERMASK_S_CY_GET(x) (((uint32_t)(x) &amp; CSR_MCOUNTERMASK_S_CY_MASK) &gt;&gt; CSR_MCOUNTERMASK_S_CY_SHIFT)</span></div>
<div class="line"><a id="l03303" name="l03303"></a><span class="lineno"> 3303</span> </div>
<div class="line"><a id="l03304" name="l03304"></a><span class="lineno"> 3304</span><span class="comment">/* Bitfield definition for register: MCOUNTERMASK_U */</span></div>
<div class="line"><a id="l03305" name="l03305"></a><span class="lineno"> 3305</span><span class="comment">/*</span></div>
<div class="line"><a id="l03306" name="l03306"></a><span class="lineno"> 3306</span><span class="comment"> * HPM6 (RW)</span></div>
<div class="line"><a id="l03307" name="l03307"></a><span class="lineno"> 3307</span><span class="comment"> *</span></div>
<div class="line"><a id="l03308" name="l03308"></a><span class="lineno"> 3308</span><span class="comment"> * See register description</span></div>
<div class="line"><a id="l03309" name="l03309"></a><span class="lineno"> 3309</span><span class="comment"> */</span></div>
<div class="line"><a id="l03310" name="l03310"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a4f4c5bf7c60b1aa690c81b00227e5540"> 3310</a></span><span class="preprocessor">#define CSR_MCOUNTERMASK_U_HPM6_MASK (0x40U)</span></div>
<div class="line"><a id="l03311" name="l03311"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a39f4a7f5845d70c559e7b08ba54fe098"> 3311</a></span><span class="preprocessor">#define CSR_MCOUNTERMASK_U_HPM6_SHIFT (6U)</span></div>
<div class="line"><a id="l03312" name="l03312"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a5a984a224b0042cea76f3554562b741d"> 3312</a></span><span class="preprocessor">#define CSR_MCOUNTERMASK_U_HPM6_SET(x) (((uint32_t)(x) &lt;&lt; CSR_MCOUNTERMASK_U_HPM6_SHIFT) &amp; CSR_MCOUNTERMASK_U_HPM6_MASK)</span></div>
<div class="line"><a id="l03313" name="l03313"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#ad7ca9728412014c9503cd71b1d48fcff"> 3313</a></span><span class="preprocessor">#define CSR_MCOUNTERMASK_U_HPM6_GET(x) (((uint32_t)(x) &amp; CSR_MCOUNTERMASK_U_HPM6_MASK) &gt;&gt; CSR_MCOUNTERMASK_U_HPM6_SHIFT)</span></div>
<div class="line"><a id="l03314" name="l03314"></a><span class="lineno"> 3314</span> </div>
<div class="line"><a id="l03315" name="l03315"></a><span class="lineno"> 3315</span><span class="comment">/*</span></div>
<div class="line"><a id="l03316" name="l03316"></a><span class="lineno"> 3316</span><span class="comment"> * HPM5 (RW)</span></div>
<div class="line"><a id="l03317" name="l03317"></a><span class="lineno"> 3317</span><span class="comment"> *</span></div>
<div class="line"><a id="l03318" name="l03318"></a><span class="lineno"> 3318</span><span class="comment"> * See register description</span></div>
<div class="line"><a id="l03319" name="l03319"></a><span class="lineno"> 3319</span><span class="comment"> */</span></div>
<div class="line"><a id="l03320" name="l03320"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a1a95768e07d13f09e8c59b7d9ad27377"> 3320</a></span><span class="preprocessor">#define CSR_MCOUNTERMASK_U_HPM5_MASK (0x20U)</span></div>
<div class="line"><a id="l03321" name="l03321"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a21cb3675a2b80f224d9d43fba12fe140"> 3321</a></span><span class="preprocessor">#define CSR_MCOUNTERMASK_U_HPM5_SHIFT (5U)</span></div>
<div class="line"><a id="l03322" name="l03322"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a0f98e0737a1d2413ae204870e8e57da0"> 3322</a></span><span class="preprocessor">#define CSR_MCOUNTERMASK_U_HPM5_SET(x) (((uint32_t)(x) &lt;&lt; CSR_MCOUNTERMASK_U_HPM5_SHIFT) &amp; CSR_MCOUNTERMASK_U_HPM5_MASK)</span></div>
<div class="line"><a id="l03323" name="l03323"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a9edf9b7d0ed6b5de9ae40e6dd77cc331"> 3323</a></span><span class="preprocessor">#define CSR_MCOUNTERMASK_U_HPM5_GET(x) (((uint32_t)(x) &amp; CSR_MCOUNTERMASK_U_HPM5_MASK) &gt;&gt; CSR_MCOUNTERMASK_U_HPM5_SHIFT)</span></div>
<div class="line"><a id="l03324" name="l03324"></a><span class="lineno"> 3324</span> </div>
<div class="line"><a id="l03325" name="l03325"></a><span class="lineno"> 3325</span><span class="comment">/*</span></div>
<div class="line"><a id="l03326" name="l03326"></a><span class="lineno"> 3326</span><span class="comment"> * HPM4 (RW)</span></div>
<div class="line"><a id="l03327" name="l03327"></a><span class="lineno"> 3327</span><span class="comment"> *</span></div>
<div class="line"><a id="l03328" name="l03328"></a><span class="lineno"> 3328</span><span class="comment"> * See register description</span></div>
<div class="line"><a id="l03329" name="l03329"></a><span class="lineno"> 3329</span><span class="comment"> */</span></div>
<div class="line"><a id="l03330" name="l03330"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a53f3b2cd706e21714f8fc2d738c87e4a"> 3330</a></span><span class="preprocessor">#define CSR_MCOUNTERMASK_U_HPM4_MASK (0x10U)</span></div>
<div class="line"><a id="l03331" name="l03331"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a2b7958455ea4159d8c6356ab2962ceb4"> 3331</a></span><span class="preprocessor">#define CSR_MCOUNTERMASK_U_HPM4_SHIFT (4U)</span></div>
<div class="line"><a id="l03332" name="l03332"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a10a51b2ac1759bb5f93cff2f5a782a88"> 3332</a></span><span class="preprocessor">#define CSR_MCOUNTERMASK_U_HPM4_SET(x) (((uint32_t)(x) &lt;&lt; CSR_MCOUNTERMASK_U_HPM4_SHIFT) &amp; CSR_MCOUNTERMASK_U_HPM4_MASK)</span></div>
<div class="line"><a id="l03333" name="l03333"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a46c596a36b1728c69ebd58875c5b2fbc"> 3333</a></span><span class="preprocessor">#define CSR_MCOUNTERMASK_U_HPM4_GET(x) (((uint32_t)(x) &amp; CSR_MCOUNTERMASK_U_HPM4_MASK) &gt;&gt; CSR_MCOUNTERMASK_U_HPM4_SHIFT)</span></div>
<div class="line"><a id="l03334" name="l03334"></a><span class="lineno"> 3334</span> </div>
<div class="line"><a id="l03335" name="l03335"></a><span class="lineno"> 3335</span><span class="comment">/*</span></div>
<div class="line"><a id="l03336" name="l03336"></a><span class="lineno"> 3336</span><span class="comment"> * HPM3 (RW)</span></div>
<div class="line"><a id="l03337" name="l03337"></a><span class="lineno"> 3337</span><span class="comment"> *</span></div>
<div class="line"><a id="l03338" name="l03338"></a><span class="lineno"> 3338</span><span class="comment"> * See register description</span></div>
<div class="line"><a id="l03339" name="l03339"></a><span class="lineno"> 3339</span><span class="comment"> */</span></div>
<div class="line"><a id="l03340" name="l03340"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#aae4b477f4b4c251b85a084c0045a217c"> 3340</a></span><span class="preprocessor">#define CSR_MCOUNTERMASK_U_HPM3_MASK (0x8U)</span></div>
<div class="line"><a id="l03341" name="l03341"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#adf414e9b5c23929b4ead17936a0e381d"> 3341</a></span><span class="preprocessor">#define CSR_MCOUNTERMASK_U_HPM3_SHIFT (3U)</span></div>
<div class="line"><a id="l03342" name="l03342"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#aafa850a79619bb7d16ff445b40ae9918"> 3342</a></span><span class="preprocessor">#define CSR_MCOUNTERMASK_U_HPM3_SET(x) (((uint32_t)(x) &lt;&lt; CSR_MCOUNTERMASK_U_HPM3_SHIFT) &amp; CSR_MCOUNTERMASK_U_HPM3_MASK)</span></div>
<div class="line"><a id="l03343" name="l03343"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a18e1bdf0e45af2f6499119b8fabd92cf"> 3343</a></span><span class="preprocessor">#define CSR_MCOUNTERMASK_U_HPM3_GET(x) (((uint32_t)(x) &amp; CSR_MCOUNTERMASK_U_HPM3_MASK) &gt;&gt; CSR_MCOUNTERMASK_U_HPM3_SHIFT)</span></div>
<div class="line"><a id="l03344" name="l03344"></a><span class="lineno"> 3344</span> </div>
<div class="line"><a id="l03345" name="l03345"></a><span class="lineno"> 3345</span><span class="comment">/*</span></div>
<div class="line"><a id="l03346" name="l03346"></a><span class="lineno"> 3346</span><span class="comment"> * IR (RW)</span></div>
<div class="line"><a id="l03347" name="l03347"></a><span class="lineno"> 3347</span><span class="comment"> *</span></div>
<div class="line"><a id="l03348" name="l03348"></a><span class="lineno"> 3348</span><span class="comment"> * See register description</span></div>
<div class="line"><a id="l03349" name="l03349"></a><span class="lineno"> 3349</span><span class="comment"> */</span></div>
<div class="line"><a id="l03350" name="l03350"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a7084f9d3369184aea3402c0944cafa7c"> 3350</a></span><span class="preprocessor">#define CSR_MCOUNTERMASK_U_IR_MASK (0x4U)</span></div>
<div class="line"><a id="l03351" name="l03351"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a94bc8feb67a52f5f266974929db35b7d"> 3351</a></span><span class="preprocessor">#define CSR_MCOUNTERMASK_U_IR_SHIFT (2U)</span></div>
<div class="line"><a id="l03352" name="l03352"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#abfd131fbd61dd778066b25c1a92a9272"> 3352</a></span><span class="preprocessor">#define CSR_MCOUNTERMASK_U_IR_SET(x) (((uint32_t)(x) &lt;&lt; CSR_MCOUNTERMASK_U_IR_SHIFT) &amp; CSR_MCOUNTERMASK_U_IR_MASK)</span></div>
<div class="line"><a id="l03353" name="l03353"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#aa58e97c5009703d82d6dbcd1c4516523"> 3353</a></span><span class="preprocessor">#define CSR_MCOUNTERMASK_U_IR_GET(x) (((uint32_t)(x) &amp; CSR_MCOUNTERMASK_U_IR_MASK) &gt;&gt; CSR_MCOUNTERMASK_U_IR_SHIFT)</span></div>
<div class="line"><a id="l03354" name="l03354"></a><span class="lineno"> 3354</span> </div>
<div class="line"><a id="l03355" name="l03355"></a><span class="lineno"> 3355</span><span class="comment">/*</span></div>
<div class="line"><a id="l03356" name="l03356"></a><span class="lineno"> 3356</span><span class="comment"> * CY (RW)</span></div>
<div class="line"><a id="l03357" name="l03357"></a><span class="lineno"> 3357</span><span class="comment"> *</span></div>
<div class="line"><a id="l03358" name="l03358"></a><span class="lineno"> 3358</span><span class="comment"> * See register description</span></div>
<div class="line"><a id="l03359" name="l03359"></a><span class="lineno"> 3359</span><span class="comment"> */</span></div>
<div class="line"><a id="l03360" name="l03360"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a32e74d5bc2a74e822f551f9d329a6048"> 3360</a></span><span class="preprocessor">#define CSR_MCOUNTERMASK_U_CY_MASK (0x1U)</span></div>
<div class="line"><a id="l03361" name="l03361"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a7c143c796dfd73eb93594a8d6ebca2a7"> 3361</a></span><span class="preprocessor">#define CSR_MCOUNTERMASK_U_CY_SHIFT (0U)</span></div>
<div class="line"><a id="l03362" name="l03362"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a5d9fb1adb2b00b94345a53dbc8599f47"> 3362</a></span><span class="preprocessor">#define CSR_MCOUNTERMASK_U_CY_SET(x) (((uint32_t)(x) &lt;&lt; CSR_MCOUNTERMASK_U_CY_SHIFT) &amp; CSR_MCOUNTERMASK_U_CY_MASK)</span></div>
<div class="line"><a id="l03363" name="l03363"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#ab8950a8c6c6258d466444181d1ff264f"> 3363</a></span><span class="preprocessor">#define CSR_MCOUNTERMASK_U_CY_GET(x) (((uint32_t)(x) &amp; CSR_MCOUNTERMASK_U_CY_MASK) &gt;&gt; CSR_MCOUNTERMASK_U_CY_SHIFT)</span></div>
<div class="line"><a id="l03364" name="l03364"></a><span class="lineno"> 3364</span> </div>
<div class="line"><a id="l03365" name="l03365"></a><span class="lineno"> 3365</span><span class="comment">/* Bitfield definition for register: MCOUNTEROVF */</span></div>
<div class="line"><a id="l03366" name="l03366"></a><span class="lineno"> 3366</span><span class="comment">/*</span></div>
<div class="line"><a id="l03367" name="l03367"></a><span class="lineno"> 3367</span><span class="comment"> * HPM6 (RW)</span></div>
<div class="line"><a id="l03368" name="l03368"></a><span class="lineno"> 3368</span><span class="comment"> *</span></div>
<div class="line"><a id="l03369" name="l03369"></a><span class="lineno"> 3369</span><span class="comment"> * See register description</span></div>
<div class="line"><a id="l03370" name="l03370"></a><span class="lineno"> 3370</span><span class="comment"> */</span></div>
<div class="line"><a id="l03371" name="l03371"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#ac71f85cf7f665b8debcc53c03ce6e657"> 3371</a></span><span class="preprocessor">#define CSR_MCOUNTEROVF_HPM6_MASK (0x40U)</span></div>
<div class="line"><a id="l03372" name="l03372"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#aa362889d880c6675cf029ed97d73aaa9"> 3372</a></span><span class="preprocessor">#define CSR_MCOUNTEROVF_HPM6_SHIFT (6U)</span></div>
<div class="line"><a id="l03373" name="l03373"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#ae2fbba40633e76c8679d04d7f377128e"> 3373</a></span><span class="preprocessor">#define CSR_MCOUNTEROVF_HPM6_SET(x) (((uint32_t)(x) &lt;&lt; CSR_MCOUNTEROVF_HPM6_SHIFT) &amp; CSR_MCOUNTEROVF_HPM6_MASK)</span></div>
<div class="line"><a id="l03374" name="l03374"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#acc3b0354e96e36445d4e11bcb8f35f96"> 3374</a></span><span class="preprocessor">#define CSR_MCOUNTEROVF_HPM6_GET(x) (((uint32_t)(x) &amp; CSR_MCOUNTEROVF_HPM6_MASK) &gt;&gt; CSR_MCOUNTEROVF_HPM6_SHIFT)</span></div>
<div class="line"><a id="l03375" name="l03375"></a><span class="lineno"> 3375</span> </div>
<div class="line"><a id="l03376" name="l03376"></a><span class="lineno"> 3376</span><span class="comment">/*</span></div>
<div class="line"><a id="l03377" name="l03377"></a><span class="lineno"> 3377</span><span class="comment"> * HPM5 (RW)</span></div>
<div class="line"><a id="l03378" name="l03378"></a><span class="lineno"> 3378</span><span class="comment"> *</span></div>
<div class="line"><a id="l03379" name="l03379"></a><span class="lineno"> 3379</span><span class="comment"> * See register description</span></div>
<div class="line"><a id="l03380" name="l03380"></a><span class="lineno"> 3380</span><span class="comment"> */</span></div>
<div class="line"><a id="l03381" name="l03381"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a0f040a9fa5051effcaee54adba97e9ee"> 3381</a></span><span class="preprocessor">#define CSR_MCOUNTEROVF_HPM5_MASK (0x20U)</span></div>
<div class="line"><a id="l03382" name="l03382"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#aa9ff7ae2c57e2e47a5eca0de20fa1bf5"> 3382</a></span><span class="preprocessor">#define CSR_MCOUNTEROVF_HPM5_SHIFT (5U)</span></div>
<div class="line"><a id="l03383" name="l03383"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a13ad89a7331fc93665bf9a89c6ea5e68"> 3383</a></span><span class="preprocessor">#define CSR_MCOUNTEROVF_HPM5_SET(x) (((uint32_t)(x) &lt;&lt; CSR_MCOUNTEROVF_HPM5_SHIFT) &amp; CSR_MCOUNTEROVF_HPM5_MASK)</span></div>
<div class="line"><a id="l03384" name="l03384"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#ae1a36208a1da5aac077f116fecde2413"> 3384</a></span><span class="preprocessor">#define CSR_MCOUNTEROVF_HPM5_GET(x) (((uint32_t)(x) &amp; CSR_MCOUNTEROVF_HPM5_MASK) &gt;&gt; CSR_MCOUNTEROVF_HPM5_SHIFT)</span></div>
<div class="line"><a id="l03385" name="l03385"></a><span class="lineno"> 3385</span> </div>
<div class="line"><a id="l03386" name="l03386"></a><span class="lineno"> 3386</span><span class="comment">/*</span></div>
<div class="line"><a id="l03387" name="l03387"></a><span class="lineno"> 3387</span><span class="comment"> * HPM4 (RW)</span></div>
<div class="line"><a id="l03388" name="l03388"></a><span class="lineno"> 3388</span><span class="comment"> *</span></div>
<div class="line"><a id="l03389" name="l03389"></a><span class="lineno"> 3389</span><span class="comment"> * See register description</span></div>
<div class="line"><a id="l03390" name="l03390"></a><span class="lineno"> 3390</span><span class="comment"> */</span></div>
<div class="line"><a id="l03391" name="l03391"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a80111c3b0e9e65a5b56a8572e0594eeb"> 3391</a></span><span class="preprocessor">#define CSR_MCOUNTEROVF_HPM4_MASK (0x10U)</span></div>
<div class="line"><a id="l03392" name="l03392"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a597a7f73559b7639bdb0ec139c9f94c1"> 3392</a></span><span class="preprocessor">#define CSR_MCOUNTEROVF_HPM4_SHIFT (4U)</span></div>
<div class="line"><a id="l03393" name="l03393"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a6ca91e4ae0a99d137bab68066f285eba"> 3393</a></span><span class="preprocessor">#define CSR_MCOUNTEROVF_HPM4_SET(x) (((uint32_t)(x) &lt;&lt; CSR_MCOUNTEROVF_HPM4_SHIFT) &amp; CSR_MCOUNTEROVF_HPM4_MASK)</span></div>
<div class="line"><a id="l03394" name="l03394"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a5112b82032ad3a6cc556586dda4f7335"> 3394</a></span><span class="preprocessor">#define CSR_MCOUNTEROVF_HPM4_GET(x) (((uint32_t)(x) &amp; CSR_MCOUNTEROVF_HPM4_MASK) &gt;&gt; CSR_MCOUNTEROVF_HPM4_SHIFT)</span></div>
<div class="line"><a id="l03395" name="l03395"></a><span class="lineno"> 3395</span> </div>
<div class="line"><a id="l03396" name="l03396"></a><span class="lineno"> 3396</span><span class="comment">/*</span></div>
<div class="line"><a id="l03397" name="l03397"></a><span class="lineno"> 3397</span><span class="comment"> * HPM3 (RW)</span></div>
<div class="line"><a id="l03398" name="l03398"></a><span class="lineno"> 3398</span><span class="comment"> *</span></div>
<div class="line"><a id="l03399" name="l03399"></a><span class="lineno"> 3399</span><span class="comment"> * See register description</span></div>
<div class="line"><a id="l03400" name="l03400"></a><span class="lineno"> 3400</span><span class="comment"> */</span></div>
<div class="line"><a id="l03401" name="l03401"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#ad0189ced3310346974cd1fb25b0f49c7"> 3401</a></span><span class="preprocessor">#define CSR_MCOUNTEROVF_HPM3_MASK (0x8U)</span></div>
<div class="line"><a id="l03402" name="l03402"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a56e9a30aa48219e3dd962cc98bd11afc"> 3402</a></span><span class="preprocessor">#define CSR_MCOUNTEROVF_HPM3_SHIFT (3U)</span></div>
<div class="line"><a id="l03403" name="l03403"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#ac45b34d4843c84df605cc39abb0dea78"> 3403</a></span><span class="preprocessor">#define CSR_MCOUNTEROVF_HPM3_SET(x) (((uint32_t)(x) &lt;&lt; CSR_MCOUNTEROVF_HPM3_SHIFT) &amp; CSR_MCOUNTEROVF_HPM3_MASK)</span></div>
<div class="line"><a id="l03404" name="l03404"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a4becaac6d83a823b6aa435d8457d03ee"> 3404</a></span><span class="preprocessor">#define CSR_MCOUNTEROVF_HPM3_GET(x) (((uint32_t)(x) &amp; CSR_MCOUNTEROVF_HPM3_MASK) &gt;&gt; CSR_MCOUNTEROVF_HPM3_SHIFT)</span></div>
<div class="line"><a id="l03405" name="l03405"></a><span class="lineno"> 3405</span> </div>
<div class="line"><a id="l03406" name="l03406"></a><span class="lineno"> 3406</span><span class="comment">/*</span></div>
<div class="line"><a id="l03407" name="l03407"></a><span class="lineno"> 3407</span><span class="comment"> * IR (RW)</span></div>
<div class="line"><a id="l03408" name="l03408"></a><span class="lineno"> 3408</span><span class="comment"> *</span></div>
<div class="line"><a id="l03409" name="l03409"></a><span class="lineno"> 3409</span><span class="comment"> * See register description</span></div>
<div class="line"><a id="l03410" name="l03410"></a><span class="lineno"> 3410</span><span class="comment"> */</span></div>
<div class="line"><a id="l03411" name="l03411"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#aaa1f309d3dc641ce2bb3d5cad35d54b4"> 3411</a></span><span class="preprocessor">#define CSR_MCOUNTEROVF_IR_MASK (0x4U)</span></div>
<div class="line"><a id="l03412" name="l03412"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a33ddf29ba6f0bdc6be6ce8d28ce64acd"> 3412</a></span><span class="preprocessor">#define CSR_MCOUNTEROVF_IR_SHIFT (2U)</span></div>
<div class="line"><a id="l03413" name="l03413"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a98cb00247102f5597c36746c0f6ac956"> 3413</a></span><span class="preprocessor">#define CSR_MCOUNTEROVF_IR_SET(x) (((uint32_t)(x) &lt;&lt; CSR_MCOUNTEROVF_IR_SHIFT) &amp; CSR_MCOUNTEROVF_IR_MASK)</span></div>
<div class="line"><a id="l03414" name="l03414"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a8cffe987f56236996f80df20d51cf541"> 3414</a></span><span class="preprocessor">#define CSR_MCOUNTEROVF_IR_GET(x) (((uint32_t)(x) &amp; CSR_MCOUNTEROVF_IR_MASK) &gt;&gt; CSR_MCOUNTEROVF_IR_SHIFT)</span></div>
<div class="line"><a id="l03415" name="l03415"></a><span class="lineno"> 3415</span> </div>
<div class="line"><a id="l03416" name="l03416"></a><span class="lineno"> 3416</span><span class="comment">/*</span></div>
<div class="line"><a id="l03417" name="l03417"></a><span class="lineno"> 3417</span><span class="comment"> * CY (RW)</span></div>
<div class="line"><a id="l03418" name="l03418"></a><span class="lineno"> 3418</span><span class="comment"> *</span></div>
<div class="line"><a id="l03419" name="l03419"></a><span class="lineno"> 3419</span><span class="comment"> * See register description</span></div>
<div class="line"><a id="l03420" name="l03420"></a><span class="lineno"> 3420</span><span class="comment"> */</span></div>
<div class="line"><a id="l03421" name="l03421"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#acaeef08825d946d1cd4283520a024e05"> 3421</a></span><span class="preprocessor">#define CSR_MCOUNTEROVF_CY_MASK (0x1U)</span></div>
<div class="line"><a id="l03422" name="l03422"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a0d9c90660abfdc5858e98ea91773e5d5"> 3422</a></span><span class="preprocessor">#define CSR_MCOUNTEROVF_CY_SHIFT (0U)</span></div>
<div class="line"><a id="l03423" name="l03423"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#ac1624d0fceef2457ab795d5f631f19bc"> 3423</a></span><span class="preprocessor">#define CSR_MCOUNTEROVF_CY_SET(x) (((uint32_t)(x) &lt;&lt; CSR_MCOUNTEROVF_CY_SHIFT) &amp; CSR_MCOUNTEROVF_CY_MASK)</span></div>
<div class="line"><a id="l03424" name="l03424"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a37a94d782cd7747b3ae2732ad2a75434"> 3424</a></span><span class="preprocessor">#define CSR_MCOUNTEROVF_CY_GET(x) (((uint32_t)(x) &amp; CSR_MCOUNTEROVF_CY_MASK) &gt;&gt; CSR_MCOUNTEROVF_CY_SHIFT)</span></div>
<div class="line"><a id="l03425" name="l03425"></a><span class="lineno"> 3425</span> </div>
<div class="line"><a id="l03426" name="l03426"></a><span class="lineno"> 3426</span><span class="comment">/* Bitfield definition for register: DEXC2DBG */</span></div>
<div class="line"><a id="l03427" name="l03427"></a><span class="lineno"> 3427</span><span class="comment">/*</span></div>
<div class="line"><a id="l03428" name="l03428"></a><span class="lineno"> 3428</span><span class="comment"> * PMOV (RW)</span></div>
<div class="line"><a id="l03429" name="l03429"></a><span class="lineno"> 3429</span><span class="comment"> *</span></div>
<div class="line"><a id="l03430" name="l03430"></a><span class="lineno"> 3430</span><span class="comment"> * Indicates whether performance counter overflow interrupts are redirected to enter Debug Mode</span></div>
<div class="line"><a id="l03431" name="l03431"></a><span class="lineno"> 3431</span><span class="comment"> * 0:Do not redirect</span></div>
<div class="line"><a id="l03432" name="l03432"></a><span class="lineno"> 3432</span><span class="comment"> * 1:Redirect</span></div>
<div class="line"><a id="l03433" name="l03433"></a><span class="lineno"> 3433</span><span class="comment"> */</span></div>
<div class="line"><a id="l03434" name="l03434"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a343d6c2564977420e830ae28eb1dbc76"> 3434</a></span><span class="preprocessor">#define CSR_DEXC2DBG_PMOV_MASK (0x80000UL)</span></div>
<div class="line"><a id="l03435" name="l03435"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a7f26cab1451d31bf272678e56964d03f"> 3435</a></span><span class="preprocessor">#define CSR_DEXC2DBG_PMOV_SHIFT (19U)</span></div>
<div class="line"><a id="l03436" name="l03436"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a47bb99fbcb08fb05c35a14079467e49b"> 3436</a></span><span class="preprocessor">#define CSR_DEXC2DBG_PMOV_SET(x) (((uint32_t)(x) &lt;&lt; CSR_DEXC2DBG_PMOV_SHIFT) &amp; CSR_DEXC2DBG_PMOV_MASK)</span></div>
<div class="line"><a id="l03437" name="l03437"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a9fe7b7658a10cb2d7427e523d684b793"> 3437</a></span><span class="preprocessor">#define CSR_DEXC2DBG_PMOV_GET(x) (((uint32_t)(x) &amp; CSR_DEXC2DBG_PMOV_MASK) &gt;&gt; CSR_DEXC2DBG_PMOV_SHIFT)</span></div>
<div class="line"><a id="l03438" name="l03438"></a><span class="lineno"> 3438</span> </div>
<div class="line"><a id="l03439" name="l03439"></a><span class="lineno"> 3439</span><span class="comment">/*</span></div>
<div class="line"><a id="l03440" name="l03440"></a><span class="lineno"> 3440</span><span class="comment"> * BWE (RW)</span></div>
<div class="line"><a id="l03441" name="l03441"></a><span class="lineno"> 3441</span><span class="comment"> *</span></div>
<div class="line"><a id="l03442" name="l03442"></a><span class="lineno"> 3442</span><span class="comment"> * Indicates whether Bus-write Transaction Error local interrupts are redirected to enter Debug Mode</span></div>
<div class="line"><a id="l03443" name="l03443"></a><span class="lineno"> 3443</span><span class="comment"> * 0:Do not redirect</span></div>
<div class="line"><a id="l03444" name="l03444"></a><span class="lineno"> 3444</span><span class="comment"> * 1:Redirect</span></div>
<div class="line"><a id="l03445" name="l03445"></a><span class="lineno"> 3445</span><span class="comment"> */</span></div>
<div class="line"><a id="l03446" name="l03446"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#aa00580eee116a48ec86fa7e83633147c"> 3446</a></span><span class="preprocessor">#define CSR_DEXC2DBG_BWE_MASK (0x8000U)</span></div>
<div class="line"><a id="l03447" name="l03447"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#aced955f3a494123b1346a642f1951e03"> 3447</a></span><span class="preprocessor">#define CSR_DEXC2DBG_BWE_SHIFT (15U)</span></div>
<div class="line"><a id="l03448" name="l03448"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a8e6ba09a70703450b5c841203e4f8eaf"> 3448</a></span><span class="preprocessor">#define CSR_DEXC2DBG_BWE_SET(x) (((uint32_t)(x) &lt;&lt; CSR_DEXC2DBG_BWE_SHIFT) &amp; CSR_DEXC2DBG_BWE_MASK)</span></div>
<div class="line"><a id="l03449" name="l03449"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a895e46882bad57d100e825628c53d589"> 3449</a></span><span class="preprocessor">#define CSR_DEXC2DBG_BWE_GET(x) (((uint32_t)(x) &amp; CSR_DEXC2DBG_BWE_MASK) &gt;&gt; CSR_DEXC2DBG_BWE_SHIFT)</span></div>
<div class="line"><a id="l03450" name="l03450"></a><span class="lineno"> 3450</span> </div>
<div class="line"><a id="l03451" name="l03451"></a><span class="lineno"> 3451</span><span class="comment">/*</span></div>
<div class="line"><a id="l03452" name="l03452"></a><span class="lineno"> 3452</span><span class="comment"> * SLPECC (RW)</span></div>
<div class="line"><a id="l03453" name="l03453"></a><span class="lineno"> 3453</span><span class="comment"> *</span></div>
<div class="line"><a id="l03454" name="l03454"></a><span class="lineno"> 3454</span><span class="comment"> * Indicates whether local memory slave port ECC Error local interrupts are redirected to enter Debug Mode</span></div>
<div class="line"><a id="l03455" name="l03455"></a><span class="lineno"> 3455</span><span class="comment"> * 0:Do not redirect</span></div>
<div class="line"><a id="l03456" name="l03456"></a><span class="lineno"> 3456</span><span class="comment"> * 1:Redirect</span></div>
<div class="line"><a id="l03457" name="l03457"></a><span class="lineno"> 3457</span><span class="comment"> */</span></div>
<div class="line"><a id="l03458" name="l03458"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#af8c1fad09fcd1b733c434abb6fbb5897"> 3458</a></span><span class="preprocessor">#define CSR_DEXC2DBG_SLPECC_MASK (0x4000U)</span></div>
<div class="line"><a id="l03459" name="l03459"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a01b8a348ae2cc317732dfef73910c53b"> 3459</a></span><span class="preprocessor">#define CSR_DEXC2DBG_SLPECC_SHIFT (14U)</span></div>
<div class="line"><a id="l03460" name="l03460"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a5357614a5180e4a7f8456cb5dcc6b76e"> 3460</a></span><span class="preprocessor">#define CSR_DEXC2DBG_SLPECC_SET(x) (((uint32_t)(x) &lt;&lt; CSR_DEXC2DBG_SLPECC_SHIFT) &amp; CSR_DEXC2DBG_SLPECC_MASK)</span></div>
<div class="line"><a id="l03461" name="l03461"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a0a8018fc99df64d7f7bb524df2f95f0f"> 3461</a></span><span class="preprocessor">#define CSR_DEXC2DBG_SLPECC_GET(x) (((uint32_t)(x) &amp; CSR_DEXC2DBG_SLPECC_MASK) &gt;&gt; CSR_DEXC2DBG_SLPECC_SHIFT)</span></div>
<div class="line"><a id="l03462" name="l03462"></a><span class="lineno"> 3462</span> </div>
<div class="line"><a id="l03463" name="l03463"></a><span class="lineno"> 3463</span><span class="comment">/*</span></div>
<div class="line"><a id="l03464" name="l03464"></a><span class="lineno"> 3464</span><span class="comment"> * ACE (RW)</span></div>
<div class="line"><a id="l03465" name="l03465"></a><span class="lineno"> 3465</span><span class="comment"> *</span></div>
<div class="line"><a id="l03466" name="l03466"></a><span class="lineno"> 3466</span><span class="comment"> * Indicates whether ACE-related exceptions are redirected to enter Debug Mode. This bit is present only when mmsc_cfg.ACE is set</span></div>
<div class="line"><a id="l03467" name="l03467"></a><span class="lineno"> 3467</span><span class="comment"> * 0:Do not redirect</span></div>
<div class="line"><a id="l03468" name="l03468"></a><span class="lineno"> 3468</span><span class="comment"> * 1:Redirect</span></div>
<div class="line"><a id="l03469" name="l03469"></a><span class="lineno"> 3469</span><span class="comment"> */</span></div>
<div class="line"><a id="l03470" name="l03470"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#ae6454583212b6847c9dc851998c937f7"> 3470</a></span><span class="preprocessor">#define CSR_DEXC2DBG_ACE_MASK (0x2000U)</span></div>
<div class="line"><a id="l03471" name="l03471"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a95ecbe35480a783b5e3729eeb1088204"> 3471</a></span><span class="preprocessor">#define CSR_DEXC2DBG_ACE_SHIFT (13U)</span></div>
<div class="line"><a id="l03472" name="l03472"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a06d22d6ee8ded5b1645dc95fd2ca73e7"> 3472</a></span><span class="preprocessor">#define CSR_DEXC2DBG_ACE_SET(x) (((uint32_t)(x) &lt;&lt; CSR_DEXC2DBG_ACE_SHIFT) &amp; CSR_DEXC2DBG_ACE_MASK)</span></div>
<div class="line"><a id="l03473" name="l03473"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#aa73bb77d9dbbae866b5ea5720f8308d7"> 3473</a></span><span class="preprocessor">#define CSR_DEXC2DBG_ACE_GET(x) (((uint32_t)(x) &amp; CSR_DEXC2DBG_ACE_MASK) &gt;&gt; CSR_DEXC2DBG_ACE_SHIFT)</span></div>
<div class="line"><a id="l03474" name="l03474"></a><span class="lineno"> 3474</span> </div>
<div class="line"><a id="l03475" name="l03475"></a><span class="lineno"> 3475</span><span class="comment">/*</span></div>
<div class="line"><a id="l03476" name="l03476"></a><span class="lineno"> 3476</span><span class="comment"> * HSP (RW)</span></div>
<div class="line"><a id="l03477" name="l03477"></a><span class="lineno"> 3477</span><span class="comment"> *</span></div>
<div class="line"><a id="l03478" name="l03478"></a><span class="lineno"> 3478</span><span class="comment"> * Indicates whether Stack Protection exceptions are redirected to enter Debug Mode. This bit is present only when mmsc_cfg.HSP is set.</span></div>
<div class="line"><a id="l03479" name="l03479"></a><span class="lineno"> 3479</span><span class="comment"> * 0:Do not redirect</span></div>
<div class="line"><a id="l03480" name="l03480"></a><span class="lineno"> 3480</span><span class="comment"> * 1:Redirect</span></div>
<div class="line"><a id="l03481" name="l03481"></a><span class="lineno"> 3481</span><span class="comment"> */</span></div>
<div class="line"><a id="l03482" name="l03482"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#ac0161ef02140e8d3d867ab5b181ff718"> 3482</a></span><span class="preprocessor">#define CSR_DEXC2DBG_HSP_MASK (0x1000U)</span></div>
<div class="line"><a id="l03483" name="l03483"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#ac71436b59b67420b97455ae5109f3046"> 3483</a></span><span class="preprocessor">#define CSR_DEXC2DBG_HSP_SHIFT (12U)</span></div>
<div class="line"><a id="l03484" name="l03484"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#af14ca04a15912f153691cf13e154439a"> 3484</a></span><span class="preprocessor">#define CSR_DEXC2DBG_HSP_SET(x) (((uint32_t)(x) &lt;&lt; CSR_DEXC2DBG_HSP_SHIFT) &amp; CSR_DEXC2DBG_HSP_MASK)</span></div>
<div class="line"><a id="l03485" name="l03485"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a1b30d083331798c5e2ae1883267e1ca3"> 3485</a></span><span class="preprocessor">#define CSR_DEXC2DBG_HSP_GET(x) (((uint32_t)(x) &amp; CSR_DEXC2DBG_HSP_MASK) &gt;&gt; CSR_DEXC2DBG_HSP_SHIFT)</span></div>
<div class="line"><a id="l03486" name="l03486"></a><span class="lineno"> 3486</span> </div>
<div class="line"><a id="l03487" name="l03487"></a><span class="lineno"> 3487</span><span class="comment">/*</span></div>
<div class="line"><a id="l03488" name="l03488"></a><span class="lineno"> 3488</span><span class="comment"> * MEC (RW)</span></div>
<div class="line"><a id="l03489" name="l03489"></a><span class="lineno"> 3489</span><span class="comment"> *</span></div>
<div class="line"><a id="l03490" name="l03490"></a><span class="lineno"> 3490</span><span class="comment"> * Indicates whether M-mode Environment Call exceptions are redirected to enter Debug Mode</span></div>
<div class="line"><a id="l03491" name="l03491"></a><span class="lineno"> 3491</span><span class="comment"> * 0:Do not redirect</span></div>
<div class="line"><a id="l03492" name="l03492"></a><span class="lineno"> 3492</span><span class="comment"> * 1:Redirect</span></div>
<div class="line"><a id="l03493" name="l03493"></a><span class="lineno"> 3493</span><span class="comment"> */</span></div>
<div class="line"><a id="l03494" name="l03494"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a2cf2f209a0bb426e1349e5d2fc1958dc"> 3494</a></span><span class="preprocessor">#define CSR_DEXC2DBG_MEC_MASK (0x800U)</span></div>
<div class="line"><a id="l03495" name="l03495"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a1079e509ffdae5baf6004a974bccfc48"> 3495</a></span><span class="preprocessor">#define CSR_DEXC2DBG_MEC_SHIFT (11U)</span></div>
<div class="line"><a id="l03496" name="l03496"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a79c4e38cb536971a3589b738034ad987"> 3496</a></span><span class="preprocessor">#define CSR_DEXC2DBG_MEC_SET(x) (((uint32_t)(x) &lt;&lt; CSR_DEXC2DBG_MEC_SHIFT) &amp; CSR_DEXC2DBG_MEC_MASK)</span></div>
<div class="line"><a id="l03497" name="l03497"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#aec4c40ccd6aebec24d485c3eb58c84c8"> 3497</a></span><span class="preprocessor">#define CSR_DEXC2DBG_MEC_GET(x) (((uint32_t)(x) &amp; CSR_DEXC2DBG_MEC_MASK) &gt;&gt; CSR_DEXC2DBG_MEC_SHIFT)</span></div>
<div class="line"><a id="l03498" name="l03498"></a><span class="lineno"> 3498</span> </div>
<div class="line"><a id="l03499" name="l03499"></a><span class="lineno"> 3499</span><span class="comment">/*</span></div>
<div class="line"><a id="l03500" name="l03500"></a><span class="lineno"> 3500</span><span class="comment"> * UEC (RW)</span></div>
<div class="line"><a id="l03501" name="l03501"></a><span class="lineno"> 3501</span><span class="comment"> *</span></div>
<div class="line"><a id="l03502" name="l03502"></a><span class="lineno"> 3502</span><span class="comment"> * Indicates whether U-mode Environment Call exceptions are redirected to enter Debug Mode.</span></div>
<div class="line"><a id="l03503" name="l03503"></a><span class="lineno"> 3503</span><span class="comment"> * 0:Do not redirect</span></div>
<div class="line"><a id="l03504" name="l03504"></a><span class="lineno"> 3504</span><span class="comment"> * 1:Redirect</span></div>
<div class="line"><a id="l03505" name="l03505"></a><span class="lineno"> 3505</span><span class="comment"> */</span></div>
<div class="line"><a id="l03506" name="l03506"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a358067cf63d14f99165150edf3eaabcc"> 3506</a></span><span class="preprocessor">#define CSR_DEXC2DBG_UEC_MASK (0x100U)</span></div>
<div class="line"><a id="l03507" name="l03507"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#acbca40383e2ba6b21af4f906754e3221"> 3507</a></span><span class="preprocessor">#define CSR_DEXC2DBG_UEC_SHIFT (8U)</span></div>
<div class="line"><a id="l03508" name="l03508"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a1aebc66c6aef45ce3a503cd5bd19a29f"> 3508</a></span><span class="preprocessor">#define CSR_DEXC2DBG_UEC_SET(x) (((uint32_t)(x) &lt;&lt; CSR_DEXC2DBG_UEC_SHIFT) &amp; CSR_DEXC2DBG_UEC_MASK)</span></div>
<div class="line"><a id="l03509" name="l03509"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a9f1d94e7500456d70256a93f0262f6e6"> 3509</a></span><span class="preprocessor">#define CSR_DEXC2DBG_UEC_GET(x) (((uint32_t)(x) &amp; CSR_DEXC2DBG_UEC_MASK) &gt;&gt; CSR_DEXC2DBG_UEC_SHIFT)</span></div>
<div class="line"><a id="l03510" name="l03510"></a><span class="lineno"> 3510</span> </div>
<div class="line"><a id="l03511" name="l03511"></a><span class="lineno"> 3511</span><span class="comment">/*</span></div>
<div class="line"><a id="l03512" name="l03512"></a><span class="lineno"> 3512</span><span class="comment"> * SAF (RW)</span></div>
<div class="line"><a id="l03513" name="l03513"></a><span class="lineno"> 3513</span><span class="comment"> *</span></div>
<div class="line"><a id="l03514" name="l03514"></a><span class="lineno"> 3514</span><span class="comment"> * Indicates whether Store Access Fault exceptions are redirected to enter Debug Mode.</span></div>
<div class="line"><a id="l03515" name="l03515"></a><span class="lineno"> 3515</span><span class="comment"> * 0:Do not redirect</span></div>
<div class="line"><a id="l03516" name="l03516"></a><span class="lineno"> 3516</span><span class="comment"> * 1:Redirect</span></div>
<div class="line"><a id="l03517" name="l03517"></a><span class="lineno"> 3517</span><span class="comment"> */</span></div>
<div class="line"><a id="l03518" name="l03518"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a0c235961933cb8be4aa52b20397641f1"> 3518</a></span><span class="preprocessor">#define CSR_DEXC2DBG_SAF_MASK (0x80U)</span></div>
<div class="line"><a id="l03519" name="l03519"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a711270ec5b9bf7ff401985c8fa9f4a18"> 3519</a></span><span class="preprocessor">#define CSR_DEXC2DBG_SAF_SHIFT (7U)</span></div>
<div class="line"><a id="l03520" name="l03520"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a0f75325c48ae22c15b2bf2261a0e6237"> 3520</a></span><span class="preprocessor">#define CSR_DEXC2DBG_SAF_SET(x) (((uint32_t)(x) &lt;&lt; CSR_DEXC2DBG_SAF_SHIFT) &amp; CSR_DEXC2DBG_SAF_MASK)</span></div>
<div class="line"><a id="l03521" name="l03521"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a4595a1636afb6499053330a2e8bf1787"> 3521</a></span><span class="preprocessor">#define CSR_DEXC2DBG_SAF_GET(x) (((uint32_t)(x) &amp; CSR_DEXC2DBG_SAF_MASK) &gt;&gt; CSR_DEXC2DBG_SAF_SHIFT)</span></div>
<div class="line"><a id="l03522" name="l03522"></a><span class="lineno"> 3522</span> </div>
<div class="line"><a id="l03523" name="l03523"></a><span class="lineno"> 3523</span><span class="comment">/*</span></div>
<div class="line"><a id="l03524" name="l03524"></a><span class="lineno"> 3524</span><span class="comment"> * SAM (RW)</span></div>
<div class="line"><a id="l03525" name="l03525"></a><span class="lineno"> 3525</span><span class="comment"> *</span></div>
<div class="line"><a id="l03526" name="l03526"></a><span class="lineno"> 3526</span><span class="comment"> * Indicates whether Store Access Misaligned exceptions are redirected to enter Debug Mode.</span></div>
<div class="line"><a id="l03527" name="l03527"></a><span class="lineno"> 3527</span><span class="comment"> * 0:Do not redirect</span></div>
<div class="line"><a id="l03528" name="l03528"></a><span class="lineno"> 3528</span><span class="comment"> * 1:Redirect</span></div>
<div class="line"><a id="l03529" name="l03529"></a><span class="lineno"> 3529</span><span class="comment"> */</span></div>
<div class="line"><a id="l03530" name="l03530"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#ac8c4d3ccdc56f1ae0e0f0f4ad667a273"> 3530</a></span><span class="preprocessor">#define CSR_DEXC2DBG_SAM_MASK (0x40U)</span></div>
<div class="line"><a id="l03531" name="l03531"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#ad119640b112cf3f86d5af0056cd724de"> 3531</a></span><span class="preprocessor">#define CSR_DEXC2DBG_SAM_SHIFT (6U)</span></div>
<div class="line"><a id="l03532" name="l03532"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#ae1d9cd9c1d278081f63e3cbab044b806"> 3532</a></span><span class="preprocessor">#define CSR_DEXC2DBG_SAM_SET(x) (((uint32_t)(x) &lt;&lt; CSR_DEXC2DBG_SAM_SHIFT) &amp; CSR_DEXC2DBG_SAM_MASK)</span></div>
<div class="line"><a id="l03533" name="l03533"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a06f246c1af310a19c267f8756e9de220"> 3533</a></span><span class="preprocessor">#define CSR_DEXC2DBG_SAM_GET(x) (((uint32_t)(x) &amp; CSR_DEXC2DBG_SAM_MASK) &gt;&gt; CSR_DEXC2DBG_SAM_SHIFT)</span></div>
<div class="line"><a id="l03534" name="l03534"></a><span class="lineno"> 3534</span> </div>
<div class="line"><a id="l03535" name="l03535"></a><span class="lineno"> 3535</span><span class="comment">/*</span></div>
<div class="line"><a id="l03536" name="l03536"></a><span class="lineno"> 3536</span><span class="comment"> * LAF (RW)</span></div>
<div class="line"><a id="l03537" name="l03537"></a><span class="lineno"> 3537</span><span class="comment"> *</span></div>
<div class="line"><a id="l03538" name="l03538"></a><span class="lineno"> 3538</span><span class="comment"> * Indicates whether Load Access Fault exceptions are redirected to enter Debug Mode.</span></div>
<div class="line"><a id="l03539" name="l03539"></a><span class="lineno"> 3539</span><span class="comment"> * 0:Do not redirect</span></div>
<div class="line"><a id="l03540" name="l03540"></a><span class="lineno"> 3540</span><span class="comment"> * 1:Redirect</span></div>
<div class="line"><a id="l03541" name="l03541"></a><span class="lineno"> 3541</span><span class="comment"> */</span></div>
<div class="line"><a id="l03542" name="l03542"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#ab10246312d4328422177dda512505dbd"> 3542</a></span><span class="preprocessor">#define CSR_DEXC2DBG_LAF_MASK (0x20U)</span></div>
<div class="line"><a id="l03543" name="l03543"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#ae21f7ffc49cb03fbe433dc97b1dc641e"> 3543</a></span><span class="preprocessor">#define CSR_DEXC2DBG_LAF_SHIFT (5U)</span></div>
<div class="line"><a id="l03544" name="l03544"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a04e18e4364f8cc620a15c779807c6b1e"> 3544</a></span><span class="preprocessor">#define CSR_DEXC2DBG_LAF_SET(x) (((uint32_t)(x) &lt;&lt; CSR_DEXC2DBG_LAF_SHIFT) &amp; CSR_DEXC2DBG_LAF_MASK)</span></div>
<div class="line"><a id="l03545" name="l03545"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#ad209d1967d051523d58117598a11066e"> 3545</a></span><span class="preprocessor">#define CSR_DEXC2DBG_LAF_GET(x) (((uint32_t)(x) &amp; CSR_DEXC2DBG_LAF_MASK) &gt;&gt; CSR_DEXC2DBG_LAF_SHIFT)</span></div>
<div class="line"><a id="l03546" name="l03546"></a><span class="lineno"> 3546</span> </div>
<div class="line"><a id="l03547" name="l03547"></a><span class="lineno"> 3547</span><span class="comment">/*</span></div>
<div class="line"><a id="l03548" name="l03548"></a><span class="lineno"> 3548</span><span class="comment"> * LAM (RW)</span></div>
<div class="line"><a id="l03549" name="l03549"></a><span class="lineno"> 3549</span><span class="comment"> *</span></div>
<div class="line"><a id="l03550" name="l03550"></a><span class="lineno"> 3550</span><span class="comment"> * Indicates whether Load Access Misaligned exceptions are redirected to enter Debug Mode</span></div>
<div class="line"><a id="l03551" name="l03551"></a><span class="lineno"> 3551</span><span class="comment"> * 0:Do not redirect</span></div>
<div class="line"><a id="l03552" name="l03552"></a><span class="lineno"> 3552</span><span class="comment"> * 1:Redirect</span></div>
<div class="line"><a id="l03553" name="l03553"></a><span class="lineno"> 3553</span><span class="comment"> */</span></div>
<div class="line"><a id="l03554" name="l03554"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#aac9fdcd23c889eb0de4fc5cfce11e178"> 3554</a></span><span class="preprocessor">#define CSR_DEXC2DBG_LAM_MASK (0x10U)</span></div>
<div class="line"><a id="l03555" name="l03555"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#af0e3ae184a60e194c43ba7d43078623b"> 3555</a></span><span class="preprocessor">#define CSR_DEXC2DBG_LAM_SHIFT (4U)</span></div>
<div class="line"><a id="l03556" name="l03556"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a3ca2fcd8329bb8a0980cd7d9620a7545"> 3556</a></span><span class="preprocessor">#define CSR_DEXC2DBG_LAM_SET(x) (((uint32_t)(x) &lt;&lt; CSR_DEXC2DBG_LAM_SHIFT) &amp; CSR_DEXC2DBG_LAM_MASK)</span></div>
<div class="line"><a id="l03557" name="l03557"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a6c51cffa095616be386cc1b55eadf5d7"> 3557</a></span><span class="preprocessor">#define CSR_DEXC2DBG_LAM_GET(x) (((uint32_t)(x) &amp; CSR_DEXC2DBG_LAM_MASK) &gt;&gt; CSR_DEXC2DBG_LAM_SHIFT)</span></div>
<div class="line"><a id="l03558" name="l03558"></a><span class="lineno"> 3558</span> </div>
<div class="line"><a id="l03559" name="l03559"></a><span class="lineno"> 3559</span><span class="comment">/*</span></div>
<div class="line"><a id="l03560" name="l03560"></a><span class="lineno"> 3560</span><span class="comment"> * NMI (RW)</span></div>
<div class="line"><a id="l03561" name="l03561"></a><span class="lineno"> 3561</span><span class="comment"> *</span></div>
<div class="line"><a id="l03562" name="l03562"></a><span class="lineno"> 3562</span><span class="comment"> * Indicates whether Non-Maskable Interrupt</span></div>
<div class="line"><a id="l03563" name="l03563"></a><span class="lineno"> 3563</span><span class="comment"> * 0:Do not redirect</span></div>
<div class="line"><a id="l03564" name="l03564"></a><span class="lineno"> 3564</span><span class="comment"> * 1:Redirect</span></div>
<div class="line"><a id="l03565" name="l03565"></a><span class="lineno"> 3565</span><span class="comment"> */</span></div>
<div class="line"><a id="l03566" name="l03566"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#af52115db7579bea1a4447bfd558b5391"> 3566</a></span><span class="preprocessor">#define CSR_DEXC2DBG_NMI_MASK (0x8U)</span></div>
<div class="line"><a id="l03567" name="l03567"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a6e2d964929c833ada5dd92ea03f07dd7"> 3567</a></span><span class="preprocessor">#define CSR_DEXC2DBG_NMI_SHIFT (3U)</span></div>
<div class="line"><a id="l03568" name="l03568"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a53e36052d7f93c5d09dd4111666e61f7"> 3568</a></span><span class="preprocessor">#define CSR_DEXC2DBG_NMI_SET(x) (((uint32_t)(x) &lt;&lt; CSR_DEXC2DBG_NMI_SHIFT) &amp; CSR_DEXC2DBG_NMI_MASK)</span></div>
<div class="line"><a id="l03569" name="l03569"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a6d43e22f206a40cf94478d0ceca283bd"> 3569</a></span><span class="preprocessor">#define CSR_DEXC2DBG_NMI_GET(x) (((uint32_t)(x) &amp; CSR_DEXC2DBG_NMI_MASK) &gt;&gt; CSR_DEXC2DBG_NMI_SHIFT)</span></div>
<div class="line"><a id="l03570" name="l03570"></a><span class="lineno"> 3570</span> </div>
<div class="line"><a id="l03571" name="l03571"></a><span class="lineno"> 3571</span><span class="comment">/*</span></div>
<div class="line"><a id="l03572" name="l03572"></a><span class="lineno"> 3572</span><span class="comment"> * II (RW)</span></div>
<div class="line"><a id="l03573" name="l03573"></a><span class="lineno"> 3573</span><span class="comment"> *</span></div>
<div class="line"><a id="l03574" name="l03574"></a><span class="lineno"> 3574</span><span class="comment"> * Indicates whether Illegal Instruction exceptions are redirected to enter Debug Mode.</span></div>
<div class="line"><a id="l03575" name="l03575"></a><span class="lineno"> 3575</span><span class="comment"> * 0:Do not redirect</span></div>
<div class="line"><a id="l03576" name="l03576"></a><span class="lineno"> 3576</span><span class="comment"> * 1:Redirect</span></div>
<div class="line"><a id="l03577" name="l03577"></a><span class="lineno"> 3577</span><span class="comment"> */</span></div>
<div class="line"><a id="l03578" name="l03578"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a8a1cd2a9961a755058eccdbb4fa41452"> 3578</a></span><span class="preprocessor">#define CSR_DEXC2DBG_II_MASK (0x4U)</span></div>
<div class="line"><a id="l03579" name="l03579"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a68d7e649ed7d4b501b097d776919de91"> 3579</a></span><span class="preprocessor">#define CSR_DEXC2DBG_II_SHIFT (2U)</span></div>
<div class="line"><a id="l03580" name="l03580"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#aac00dcfdd1dc1da191ca4a7bb20f8db7"> 3580</a></span><span class="preprocessor">#define CSR_DEXC2DBG_II_SET(x) (((uint32_t)(x) &lt;&lt; CSR_DEXC2DBG_II_SHIFT) &amp; CSR_DEXC2DBG_II_MASK)</span></div>
<div class="line"><a id="l03581" name="l03581"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#abdc70b454ea89c5d5d27427181e3be34"> 3581</a></span><span class="preprocessor">#define CSR_DEXC2DBG_II_GET(x) (((uint32_t)(x) &amp; CSR_DEXC2DBG_II_MASK) &gt;&gt; CSR_DEXC2DBG_II_SHIFT)</span></div>
<div class="line"><a id="l03582" name="l03582"></a><span class="lineno"> 3582</span> </div>
<div class="line"><a id="l03583" name="l03583"></a><span class="lineno"> 3583</span><span class="comment">/*</span></div>
<div class="line"><a id="l03584" name="l03584"></a><span class="lineno"> 3584</span><span class="comment"> * IAF (RW)</span></div>
<div class="line"><a id="l03585" name="l03585"></a><span class="lineno"> 3585</span><span class="comment"> *</span></div>
<div class="line"><a id="l03586" name="l03586"></a><span class="lineno"> 3586</span><span class="comment"> * Indicates whether Instruction Access Fault exceptions are redirected to enter Debug Mode</span></div>
<div class="line"><a id="l03587" name="l03587"></a><span class="lineno"> 3587</span><span class="comment"> * 0:Do not redirect</span></div>
<div class="line"><a id="l03588" name="l03588"></a><span class="lineno"> 3588</span><span class="comment"> * 1:Redirect</span></div>
<div class="line"><a id="l03589" name="l03589"></a><span class="lineno"> 3589</span><span class="comment"> */</span></div>
<div class="line"><a id="l03590" name="l03590"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a5290775511fa409959b6a01f1654bb1c"> 3590</a></span><span class="preprocessor">#define CSR_DEXC2DBG_IAF_MASK (0x2U)</span></div>
<div class="line"><a id="l03591" name="l03591"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#af7a549e12091ce44d526cc42392bd458"> 3591</a></span><span class="preprocessor">#define CSR_DEXC2DBG_IAF_SHIFT (1U)</span></div>
<div class="line"><a id="l03592" name="l03592"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#aeea13db6dccb1b2f9b7ce4e803421b89"> 3592</a></span><span class="preprocessor">#define CSR_DEXC2DBG_IAF_SET(x) (((uint32_t)(x) &lt;&lt; CSR_DEXC2DBG_IAF_SHIFT) &amp; CSR_DEXC2DBG_IAF_MASK)</span></div>
<div class="line"><a id="l03593" name="l03593"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a8c46763c5cc1ba46160b936909f026eb"> 3593</a></span><span class="preprocessor">#define CSR_DEXC2DBG_IAF_GET(x) (((uint32_t)(x) &amp; CSR_DEXC2DBG_IAF_MASK) &gt;&gt; CSR_DEXC2DBG_IAF_SHIFT)</span></div>
<div class="line"><a id="l03594" name="l03594"></a><span class="lineno"> 3594</span> </div>
<div class="line"><a id="l03595" name="l03595"></a><span class="lineno"> 3595</span><span class="comment">/*</span></div>
<div class="line"><a id="l03596" name="l03596"></a><span class="lineno"> 3596</span><span class="comment"> * IAM (RW)</span></div>
<div class="line"><a id="l03597" name="l03597"></a><span class="lineno"> 3597</span><span class="comment"> *</span></div>
<div class="line"><a id="l03598" name="l03598"></a><span class="lineno"> 3598</span><span class="comment"> * Indicates whether Instruction Access Misaligned exceptions are redirected to enter Debug Mode.</span></div>
<div class="line"><a id="l03599" name="l03599"></a><span class="lineno"> 3599</span><span class="comment"> * 0:Do not redirect</span></div>
<div class="line"><a id="l03600" name="l03600"></a><span class="lineno"> 3600</span><span class="comment"> * 1:Redirect</span></div>
<div class="line"><a id="l03601" name="l03601"></a><span class="lineno"> 3601</span><span class="comment"> */</span></div>
<div class="line"><a id="l03602" name="l03602"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a1734d1187bcf0e48ab1c0e4f1eed4ca0"> 3602</a></span><span class="preprocessor">#define CSR_DEXC2DBG_IAM_MASK (0x1U)</span></div>
<div class="line"><a id="l03603" name="l03603"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a6ef83e1d5ea8d0fb0b5f39c275e46c54"> 3603</a></span><span class="preprocessor">#define CSR_DEXC2DBG_IAM_SHIFT (0U)</span></div>
<div class="line"><a id="l03604" name="l03604"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a2d6a3932a2e63f2970cb2e7be08d6353"> 3604</a></span><span class="preprocessor">#define CSR_DEXC2DBG_IAM_SET(x) (((uint32_t)(x) &lt;&lt; CSR_DEXC2DBG_IAM_SHIFT) &amp; CSR_DEXC2DBG_IAM_MASK)</span></div>
<div class="line"><a id="l03605" name="l03605"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a1fa1d5c0ac20af1ce15022dd66bd1b7f"> 3605</a></span><span class="preprocessor">#define CSR_DEXC2DBG_IAM_GET(x) (((uint32_t)(x) &amp; CSR_DEXC2DBG_IAM_MASK) &gt;&gt; CSR_DEXC2DBG_IAM_SHIFT)</span></div>
<div class="line"><a id="l03606" name="l03606"></a><span class="lineno"> 3606</span> </div>
<div class="line"><a id="l03607" name="l03607"></a><span class="lineno"> 3607</span><span class="comment">/* Bitfield definition for register: DDCAUSE */</span></div>
<div class="line"><a id="l03608" name="l03608"></a><span class="lineno"> 3608</span><span class="comment">/*</span></div>
<div class="line"><a id="l03609" name="l03609"></a><span class="lineno"> 3609</span><span class="comment"> * SUBTYPE (RO)</span></div>
<div class="line"><a id="l03610" name="l03610"></a><span class="lineno"> 3610</span><span class="comment"> *</span></div>
<div class="line"><a id="l03611" name="l03611"></a><span class="lineno"> 3611</span><span class="comment"> * Subtypes for main type.</span></div>
<div class="line"><a id="l03612" name="l03612"></a><span class="lineno"> 3612</span><span class="comment"> * The table below lists the subtypes for DCSR.CAUSE==1 and DDCAUSE.MAINTYPE==3.</span></div>
<div class="line"><a id="l03613" name="l03613"></a><span class="lineno"> 3613</span><span class="comment"> * 0:Illegal instruction</span></div>
<div class="line"><a id="l03614" name="l03614"></a><span class="lineno"> 3614</span><span class="comment"> * 1:Privileged instruction</span></div>
<div class="line"><a id="l03615" name="l03615"></a><span class="lineno"> 3615</span><span class="comment"> * 2:Non-existent CSR</span></div>
<div class="line"><a id="l03616" name="l03616"></a><span class="lineno"> 3616</span><span class="comment"> * 3:Privilege CSR access</span></div>
<div class="line"><a id="l03617" name="l03617"></a><span class="lineno"> 3617</span><span class="comment"> * 4:Read-only CSR update</span></div>
<div class="line"><a id="l03618" name="l03618"></a><span class="lineno"> 3618</span><span class="comment"> */</span></div>
<div class="line"><a id="l03619" name="l03619"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a339a3857d8a3e402adbf7b1d39f99188"> 3619</a></span><span class="preprocessor">#define CSR_DDCAUSE_SUBTYPE_MASK (0xFF00U)</span></div>
<div class="line"><a id="l03620" name="l03620"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a8fb694c55f85f128791a6fdf97ae89c6"> 3620</a></span><span class="preprocessor">#define CSR_DDCAUSE_SUBTYPE_SHIFT (8U)</span></div>
<div class="line"><a id="l03621" name="l03621"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#acc3e7c081bd491ba96a2bc4ae278f4d9"> 3621</a></span><span class="preprocessor">#define CSR_DDCAUSE_SUBTYPE_GET(x) (((uint32_t)(x) &amp; CSR_DDCAUSE_SUBTYPE_MASK) &gt;&gt; CSR_DDCAUSE_SUBTYPE_SHIFT)</span></div>
<div class="line"><a id="l03622" name="l03622"></a><span class="lineno"> 3622</span> </div>
<div class="line"><a id="l03623" name="l03623"></a><span class="lineno"> 3623</span><span class="comment">/*</span></div>
<div class="line"><a id="l03624" name="l03624"></a><span class="lineno"> 3624</span><span class="comment"> * MAINTYPE (RO)</span></div>
<div class="line"><a id="l03625" name="l03625"></a><span class="lineno"> 3625</span><span class="comment"> *</span></div>
<div class="line"><a id="l03626" name="l03626"></a><span class="lineno"> 3626</span><span class="comment"> * Cause for redirection to Debug Mode.</span></div>
<div class="line"><a id="l03627" name="l03627"></a><span class="lineno"> 3627</span><span class="comment"> * 0:Software Breakpoint (EBREAK)</span></div>
<div class="line"><a id="l03628" name="l03628"></a><span class="lineno"> 3628</span><span class="comment"> * 1:Instruction Access Misaligned (IAM)</span></div>
<div class="line"><a id="l03629" name="l03629"></a><span class="lineno"> 3629</span><span class="comment"> * 2:Instruction Access Fault (IAF)</span></div>
<div class="line"><a id="l03630" name="l03630"></a><span class="lineno"> 3630</span><span class="comment"> * 3:Illegal Instruction (II)</span></div>
<div class="line"><a id="l03631" name="l03631"></a><span class="lineno"> 3631</span><span class="comment"> * 4:Non-Maskable Interrupt (NMI)</span></div>
<div class="line"><a id="l03632" name="l03632"></a><span class="lineno"> 3632</span><span class="comment"> * 5:Load Access Misaligned (LAM)</span></div>
<div class="line"><a id="l03633" name="l03633"></a><span class="lineno"> 3633</span><span class="comment"> * 6:Load Access Fault (LAF)</span></div>
<div class="line"><a id="l03634" name="l03634"></a><span class="lineno"> 3634</span><span class="comment"> * 7:Store Access Misaligned (SAM)</span></div>
<div class="line"><a id="l03635" name="l03635"></a><span class="lineno"> 3635</span><span class="comment"> * 8:Store Access Fault (SAF)</span></div>
<div class="line"><a id="l03636" name="l03636"></a><span class="lineno"> 3636</span><span class="comment"> * 9:U-mode Environment Call (UEC)</span></div>
<div class="line"><a id="l03637" name="l03637"></a><span class="lineno"> 3637</span><span class="comment"> * 10:S-mode Environment Call (SEC)</span></div>
<div class="line"><a id="l03638" name="l03638"></a><span class="lineno"> 3638</span><span class="comment"> * 11:Instruction page fault</span></div>
<div class="line"><a id="l03639" name="l03639"></a><span class="lineno"> 3639</span><span class="comment"> * 12:M-mode Environment Call (MEC)</span></div>
<div class="line"><a id="l03640" name="l03640"></a><span class="lineno"> 3640</span><span class="comment"> * 13:Load page fault</span></div>
<div class="line"><a id="l03641" name="l03641"></a><span class="lineno"> 3641</span><span class="comment"> * 14:Reserved</span></div>
<div class="line"><a id="l03642" name="l03642"></a><span class="lineno"> 3642</span><span class="comment"> * 15:Store/AMO page fault</span></div>
<div class="line"><a id="l03643" name="l03643"></a><span class="lineno"> 3643</span><span class="comment"> * 16:Imprecise ECC error</span></div>
<div class="line"><a id="l03644" name="l03644"></a><span class="lineno"> 3644</span><span class="comment"> * 17;Bus write transaction error</span></div>
<div class="line"><a id="l03645" name="l03645"></a><span class="lineno"> 3645</span><span class="comment"> * 18:Performance Counter overflow</span></div>
<div class="line"><a id="l03646" name="l03646"></a><span class="lineno"> 3646</span><span class="comment"> * 1931:Reserved</span></div>
<div class="line"><a id="l03647" name="l03647"></a><span class="lineno"> 3647</span><span class="comment"> * 32:Stack overflow exception</span></div>
<div class="line"><a id="l03648" name="l03648"></a><span class="lineno"> 3648</span><span class="comment"> * 33:Stack underflow exception</span></div>
<div class="line"><a id="l03649" name="l03649"></a><span class="lineno"> 3649</span><span class="comment"> * 34:ACE disabled exception</span></div>
<div class="line"><a id="l03650" name="l03650"></a><span class="lineno"> 3650</span><span class="comment"> * 3539:Reserved</span></div>
<div class="line"><a id="l03651" name="l03651"></a><span class="lineno"> 3651</span><span class="comment"> * 4047:ACE exception</span></div>
<div class="line"><a id="l03652" name="l03652"></a><span class="lineno"> 3652</span><span class="comment"> * 48:Reserved</span></div>
<div class="line"><a id="l03653" name="l03653"></a><span class="lineno"> 3653</span><span class="comment"> */</span></div>
<div class="line"><a id="l03654" name="l03654"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#ab1abe66ebfdabc2d75bb1b1fe280682c"> 3654</a></span><span class="preprocessor">#define CSR_DDCAUSE_MAINTYPE_MASK (0xFFU)</span></div>
<div class="line"><a id="l03655" name="l03655"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a180b9b65f33ed1d577e00cb019bf5939"> 3655</a></span><span class="preprocessor">#define CSR_DDCAUSE_MAINTYPE_SHIFT (0U)</span></div>
<div class="line"><a id="l03656" name="l03656"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a5ba8517197e4bab3849c79ac2239b118"> 3656</a></span><span class="preprocessor">#define CSR_DDCAUSE_MAINTYPE_GET(x) (((uint32_t)(x) &amp; CSR_DDCAUSE_MAINTYPE_MASK) &gt;&gt; CSR_DDCAUSE_MAINTYPE_SHIFT)</span></div>
<div class="line"><a id="l03657" name="l03657"></a><span class="lineno"> 3657</span> </div>
<div class="line"><a id="l03658" name="l03658"></a><span class="lineno"> 3658</span><span class="comment">/* Bitfield definition for register: UITB */</span></div>
<div class="line"><a id="l03659" name="l03659"></a><span class="lineno"> 3659</span><span class="comment">/*</span></div>
<div class="line"><a id="l03660" name="l03660"></a><span class="lineno"> 3660</span><span class="comment"> * ADDR (RW)</span></div>
<div class="line"><a id="l03661" name="l03661"></a><span class="lineno"> 3661</span><span class="comment"> *</span></div>
<div class="line"><a id="l03662" name="l03662"></a><span class="lineno"> 3662</span><span class="comment"> * The base address of the CoDense instruction table. This field is reserved if uitb.HW == 1.</span></div>
<div class="line"><a id="l03663" name="l03663"></a><span class="lineno"> 3663</span><span class="comment"> */</span></div>
<div class="line"><a id="l03664" name="l03664"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#aca739d44d6fd16d0ddb01aef4490c630"> 3664</a></span><span class="preprocessor">#define CSR_UITB_ADDR_MASK (0xFFFFFFFCUL)</span></div>
<div class="line"><a id="l03665" name="l03665"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a647cd6a4854c45132f492eafb5a8b7b9"> 3665</a></span><span class="preprocessor">#define CSR_UITB_ADDR_SHIFT (2U)</span></div>
<div class="line"><a id="l03666" name="l03666"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#af18e8d3295d068cb3ee2e7ae03c77560"> 3666</a></span><span class="preprocessor">#define CSR_UITB_ADDR_SET(x) (((uint32_t)(x) &lt;&lt; CSR_UITB_ADDR_SHIFT) &amp; CSR_UITB_ADDR_MASK)</span></div>
<div class="line"><a id="l03667" name="l03667"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a7d07c192cbf540dc7cd517f1e971a6c0"> 3667</a></span><span class="preprocessor">#define CSR_UITB_ADDR_GET(x) (((uint32_t)(x) &amp; CSR_UITB_ADDR_MASK) &gt;&gt; CSR_UITB_ADDR_SHIFT)</span></div>
<div class="line"><a id="l03668" name="l03668"></a><span class="lineno"> 3668</span> </div>
<div class="line"><a id="l03669" name="l03669"></a><span class="lineno"> 3669</span><span class="comment">/*</span></div>
<div class="line"><a id="l03670" name="l03670"></a><span class="lineno"> 3670</span><span class="comment"> * HW (RO)</span></div>
<div class="line"><a id="l03671" name="l03671"></a><span class="lineno"> 3671</span><span class="comment"> *</span></div>
<div class="line"><a id="l03672" name="l03672"></a><span class="lineno"> 3672</span><span class="comment"> * This bit specifies if the CoDense instruction table is hardwired.</span></div>
<div class="line"><a id="l03673" name="l03673"></a><span class="lineno"> 3673</span><span class="comment"> * 0:The instruction table is located in memory. uitb.ADDR should be initialized to point to the table before using the CoDense instructions.</span></div>
<div class="line"><a id="l03674" name="l03674"></a><span class="lineno"> 3674</span><span class="comment"> * 1:The instruction table is hardwired. Initialization of uitb.ADDR is not needed before using the CoDense instructions.</span></div>
<div class="line"><a id="l03675" name="l03675"></a><span class="lineno"> 3675</span><span class="comment"> */</span></div>
<div class="line"><a id="l03676" name="l03676"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#aebdf4043757e8b0e793a8dcd1d3564b8"> 3676</a></span><span class="preprocessor">#define CSR_UITB_HW_MASK (0x1U)</span></div>
<div class="line"><a id="l03677" name="l03677"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#af6727fd8e5940d139d82c928e2689b19"> 3677</a></span><span class="preprocessor">#define CSR_UITB_HW_SHIFT (0U)</span></div>
<div class="line"><a id="l03678" name="l03678"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a73c4ddf8a6ebbcf4eaae550fdde43cc5"> 3678</a></span><span class="preprocessor">#define CSR_UITB_HW_GET(x) (((uint32_t)(x) &amp; CSR_UITB_HW_MASK) &gt;&gt; CSR_UITB_HW_SHIFT)</span></div>
<div class="line"><a id="l03679" name="l03679"></a><span class="lineno"> 3679</span> </div>
<div class="line"><a id="l03680" name="l03680"></a><span class="lineno"> 3680</span><span class="comment">/* Bitfield definition for register: UCODE */</span></div>
<div class="line"><a id="l03681" name="l03681"></a><span class="lineno"> 3681</span><span class="comment">/*</span></div>
<div class="line"><a id="l03682" name="l03682"></a><span class="lineno"> 3682</span><span class="comment"> * OV (RW)</span></div>
<div class="line"><a id="l03683" name="l03683"></a><span class="lineno"> 3683</span><span class="comment"> *</span></div>
<div class="line"><a id="l03684" name="l03684"></a><span class="lineno"> 3684</span><span class="comment"> * Overflow flag. It will be set by DSP instructions with a saturated result.</span></div>
<div class="line"><a id="l03685" name="l03685"></a><span class="lineno"> 3685</span><span class="comment"> * 0:A saturated result is not generated</span></div>
<div class="line"><a id="l03686" name="l03686"></a><span class="lineno"> 3686</span><span class="comment"> * 1:A saturated result is generated</span></div>
<div class="line"><a id="l03687" name="l03687"></a><span class="lineno"> 3687</span><span class="comment"> */</span></div>
<div class="line"><a id="l03688" name="l03688"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#ad53e2f856d9dde4f2359e703952d31c8"> 3688</a></span><span class="preprocessor">#define CSR_UCODE_OV_MASK (0x1U)</span></div>
<div class="line"><a id="l03689" name="l03689"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a1328e50486fc64cd3fd3ae9eb89e8dc8"> 3689</a></span><span class="preprocessor">#define CSR_UCODE_OV_SHIFT (0U)</span></div>
<div class="line"><a id="l03690" name="l03690"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a2912eb1707b48068b3abb611000ce626"> 3690</a></span><span class="preprocessor">#define CSR_UCODE_OV_SET(x) (((uint32_t)(x) &lt;&lt; CSR_UCODE_OV_SHIFT) &amp; CSR_UCODE_OV_MASK)</span></div>
<div class="line"><a id="l03691" name="l03691"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#af560f3ea09b38bcd9650b3766073c7ae"> 3691</a></span><span class="preprocessor">#define CSR_UCODE_OV_GET(x) (((uint32_t)(x) &amp; CSR_UCODE_OV_MASK) &gt;&gt; CSR_UCODE_OV_SHIFT)</span></div>
<div class="line"><a id="l03692" name="l03692"></a><span class="lineno"> 3692</span> </div>
<div class="line"><a id="l03693" name="l03693"></a><span class="lineno"> 3693</span><span class="comment">/* Bitfield definition for register: UDCAUSE */</span></div>
<div class="line"><a id="l03694" name="l03694"></a><span class="lineno"> 3694</span><span class="comment">/*</span></div>
<div class="line"><a id="l03695" name="l03695"></a><span class="lineno"> 3695</span><span class="comment"> * UDCAUSE (RW)</span></div>
<div class="line"><a id="l03696" name="l03696"></a><span class="lineno"> 3696</span><span class="comment"> *</span></div>
<div class="line"><a id="l03697" name="l03697"></a><span class="lineno"> 3697</span><span class="comment"> * This register further disambiguates causes of traps recorded in the ucause register. See the list below for details.</span></div>
<div class="line"><a id="l03698" name="l03698"></a><span class="lineno"> 3698</span><span class="comment"> * The value of UDCAUSE for precise exception:</span></div>
<div class="line"><a id="l03699" name="l03699"></a><span class="lineno"> 3699</span><span class="comment"> * When ucause == 1 (Instruction access fault)</span></div>
<div class="line"><a id="l03700" name="l03700"></a><span class="lineno"> 3700</span><span class="comment"> * 0:Reserved</span></div>
<div class="line"><a id="l03701" name="l03701"></a><span class="lineno"> 3701</span><span class="comment"> * 1:ECC/Parity error</span></div>
<div class="line"><a id="l03702" name="l03702"></a><span class="lineno"> 3702</span><span class="comment"> * 2:PMP instruction access violation</span></div>
<div class="line"><a id="l03703" name="l03703"></a><span class="lineno"> 3703</span><span class="comment"> * 3:Bus error</span></div>
<div class="line"><a id="l03704" name="l03704"></a><span class="lineno"> 3704</span><span class="comment"> * 4:PMA empty hole access</span></div>
<div class="line"><a id="l03705" name="l03705"></a><span class="lineno"> 3705</span><span class="comment"> * When ucause == 2 (Illegal instruction)</span></div>
<div class="line"><a id="l03706" name="l03706"></a><span class="lineno"> 3706</span><span class="comment"> * 0:Please parse the utval CSR</span></div>
<div class="line"><a id="l03707" name="l03707"></a><span class="lineno"> 3707</span><span class="comment"> * 1:FP disabled exception</span></div>
<div class="line"><a id="l03708" name="l03708"></a><span class="lineno"> 3708</span><span class="comment"> * 2:ACE disabled exception</span></div>
<div class="line"><a id="l03709" name="l03709"></a><span class="lineno"> 3709</span><span class="comment"> * When ucause == 5 (Load access fault)</span></div>
<div class="line"><a id="l03710" name="l03710"></a><span class="lineno"> 3710</span><span class="comment"> * 0:Reserved</span></div>
<div class="line"><a id="l03711" name="l03711"></a><span class="lineno"> 3711</span><span class="comment"> * 1:ECC/Parity error</span></div>
<div class="line"><a id="l03712" name="l03712"></a><span class="lineno"> 3712</span><span class="comment"> * 2:PMP load access violation</span></div>
<div class="line"><a id="l03713" name="l03713"></a><span class="lineno"> 3713</span><span class="comment"> * 3:Bus error</span></div>
<div class="line"><a id="l03714" name="l03714"></a><span class="lineno"> 3714</span><span class="comment"> * 4:Misaligned address</span></div>
<div class="line"><a id="l03715" name="l03715"></a><span class="lineno"> 3715</span><span class="comment"> * 5:PMA empty hole access</span></div>
<div class="line"><a id="l03716" name="l03716"></a><span class="lineno"> 3716</span><span class="comment"> * 6:PMA attribute inconsistency</span></div>
<div class="line"><a id="l03717" name="l03717"></a><span class="lineno"> 3717</span><span class="comment"> * 7:PMA NAMO exception</span></div>
<div class="line"><a id="l03718" name="l03718"></a><span class="lineno"> 3718</span><span class="comment"> * When ucause == 7 (Store access fault)</span></div>
<div class="line"><a id="l03719" name="l03719"></a><span class="lineno"> 3719</span><span class="comment"> * 0:Reserved</span></div>
<div class="line"><a id="l03720" name="l03720"></a><span class="lineno"> 3720</span><span class="comment"> * 1:ECC/Parity error</span></div>
<div class="line"><a id="l03721" name="l03721"></a><span class="lineno"> 3721</span><span class="comment"> * 2:PMP store access violation</span></div>
<div class="line"><a id="l03722" name="l03722"></a><span class="lineno"> 3722</span><span class="comment"> * 3:Bus error</span></div>
<div class="line"><a id="l03723" name="l03723"></a><span class="lineno"> 3723</span><span class="comment"> * 4:Misaligned address</span></div>
<div class="line"><a id="l03724" name="l03724"></a><span class="lineno"> 3724</span><span class="comment"> * 5:PMA empty hole access</span></div>
<div class="line"><a id="l03725" name="l03725"></a><span class="lineno"> 3725</span><span class="comment"> * 6:PMA attribute inconsistency</span></div>
<div class="line"><a id="l03726" name="l03726"></a><span class="lineno"> 3726</span><span class="comment"> * 7:PMA NAMO exception</span></div>
<div class="line"><a id="l03727" name="l03727"></a><span class="lineno"> 3727</span><span class="comment"> */</span></div>
<div class="line"><a id="l03728" name="l03728"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#ac424c8cbd52e8befbea2d70a651e6d27"> 3728</a></span><span class="preprocessor">#define CSR_UDCAUSE_UDCAUSE_MASK (0x7U)</span></div>
<div class="line"><a id="l03729" name="l03729"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a940bedeec59cffbe7af1a7f525548921"> 3729</a></span><span class="preprocessor">#define CSR_UDCAUSE_UDCAUSE_SHIFT (0U)</span></div>
<div class="line"><a id="l03730" name="l03730"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a083f1f11403e63a9a586f965ef1d48f7"> 3730</a></span><span class="preprocessor">#define CSR_UDCAUSE_UDCAUSE_SET(x) (((uint32_t)(x) &lt;&lt; CSR_UDCAUSE_UDCAUSE_SHIFT) &amp; CSR_UDCAUSE_UDCAUSE_MASK)</span></div>
<div class="line"><a id="l03731" name="l03731"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#afa21b38e977f6e887d37fa5dd1675dd4"> 3731</a></span><span class="preprocessor">#define CSR_UDCAUSE_UDCAUSE_GET(x) (((uint32_t)(x) &amp; CSR_UDCAUSE_UDCAUSE_MASK) &gt;&gt; CSR_UDCAUSE_UDCAUSE_SHIFT)</span></div>
<div class="line"><a id="l03732" name="l03732"></a><span class="lineno"> 3732</span> </div>
<div class="line"><a id="l03733" name="l03733"></a><span class="lineno"> 3733</span><span class="comment">/* Bitfield definition for register: UCCTLBEGINADDR */</span></div>
<div class="line"><a id="l03734" name="l03734"></a><span class="lineno"> 3734</span><span class="comment">/*</span></div>
<div class="line"><a id="l03735" name="l03735"></a><span class="lineno"> 3735</span><span class="comment"> * VA (RW)</span></div>
<div class="line"><a id="l03736" name="l03736"></a><span class="lineno"> 3736</span><span class="comment"> *</span></div>
<div class="line"><a id="l03737" name="l03737"></a><span class="lineno"> 3737</span><span class="comment"> * It is an alias to the mcctlbeginaddr register and it is only accessible to Supervisor-mode and User-mode software when mcache_ctl.CCTL_SUEN is 1. Otherwise illegal instruction exceptions will be triggered.</span></div>
<div class="line"><a id="l03738" name="l03738"></a><span class="lineno"> 3738</span><span class="comment"> */</span></div>
<div class="line"><a id="l03739" name="l03739"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a333f90c4da9910d9abe08ef39d75f5d2"> 3739</a></span><span class="preprocessor">#define CSR_UCCTLBEGINADDR_VA_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l03740" name="l03740"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a26c2b9203901b507d3655f98b81ce78b"> 3740</a></span><span class="preprocessor">#define CSR_UCCTLBEGINADDR_VA_SHIFT (0U)</span></div>
<div class="line"><a id="l03741" name="l03741"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#ab2f3a3a2a4ec6b8271385baba1e68980"> 3741</a></span><span class="preprocessor">#define CSR_UCCTLBEGINADDR_VA_SET(x) (((uint32_t)(x) &lt;&lt; CSR_UCCTLBEGINADDR_VA_SHIFT) &amp; CSR_UCCTLBEGINADDR_VA_MASK)</span></div>
<div class="line"><a id="l03742" name="l03742"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a92965e5fd2445150b7211f682456716d"> 3742</a></span><span class="preprocessor">#define CSR_UCCTLBEGINADDR_VA_GET(x) (((uint32_t)(x) &amp; CSR_UCCTLBEGINADDR_VA_MASK) &gt;&gt; CSR_UCCTLBEGINADDR_VA_SHIFT)</span></div>
<div class="line"><a id="l03743" name="l03743"></a><span class="lineno"> 3743</span> </div>
<div class="line"><a id="l03744" name="l03744"></a><span class="lineno"> 3744</span><span class="comment">/* Bitfield definition for register: UCCTLCOMMAND */</span></div>
<div class="line"><a id="l03745" name="l03745"></a><span class="lineno"> 3745</span><span class="comment">/*</span></div>
<div class="line"><a id="l03746" name="l03746"></a><span class="lineno"> 3746</span><span class="comment"> * VA (RW)</span></div>
<div class="line"><a id="l03747" name="l03747"></a><span class="lineno"> 3747</span><span class="comment"> *</span></div>
<div class="line"><a id="l03748" name="l03748"></a><span class="lineno"> 3748</span><span class="comment"> * See User CCTL Command Definition Table</span></div>
<div class="line"><a id="l03749" name="l03749"></a><span class="lineno"> 3749</span><span class="comment"> */</span></div>
<div class="line"><a id="l03750" name="l03750"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#ae0da854e45751bb6cf78543193754302"> 3750</a></span><span class="preprocessor">#define CSR_UCCTLCOMMAND_VA_MASK (0x1FU)</span></div>
<div class="line"><a id="l03751" name="l03751"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#aa5acb8e11ec82751dd21e7962617bc83"> 3751</a></span><span class="preprocessor">#define CSR_UCCTLCOMMAND_VA_SHIFT (0U)</span></div>
<div class="line"><a id="l03752" name="l03752"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#aef49c154ab090237769458e199107318"> 3752</a></span><span class="preprocessor">#define CSR_UCCTLCOMMAND_VA_SET(x) (((uint32_t)(x) &lt;&lt; CSR_UCCTLCOMMAND_VA_SHIFT) &amp; CSR_UCCTLCOMMAND_VA_MASK)</span></div>
<div class="line"><a id="l03753" name="l03753"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#ae69dac3e650e50810ea497f077f44d58"> 3753</a></span><span class="preprocessor">#define CSR_UCCTLCOMMAND_VA_GET(x) (((uint32_t)(x) &amp; CSR_UCCTLCOMMAND_VA_MASK) &gt;&gt; CSR_UCCTLCOMMAND_VA_SHIFT)</span></div>
<div class="line"><a id="l03754" name="l03754"></a><span class="lineno"> 3754</span> </div>
<div class="line"><a id="l03755" name="l03755"></a><span class="lineno"> 3755</span><span class="comment">/* Bitfield definition for register: MICM_CFG */</span></div>
<div class="line"><a id="l03756" name="l03756"></a><span class="lineno"> 3756</span><span class="comment">/*</span></div>
<div class="line"><a id="l03757" name="l03757"></a><span class="lineno"> 3757</span><span class="comment"> * SETH (RO)</span></div>
<div class="line"><a id="l03758" name="l03758"></a><span class="lineno"> 3758</span><span class="comment"> *</span></div>
<div class="line"><a id="l03759" name="l03759"></a><span class="lineno"> 3759</span><span class="comment"> * This bit extends the ISET field.</span></div>
<div class="line"><a id="l03760" name="l03760"></a><span class="lineno"> 3760</span><span class="comment"> * When instruction cache is not configured, this field should be ignored.</span></div>
<div class="line"><a id="l03761" name="l03761"></a><span class="lineno"> 3761</span><span class="comment"> */</span></div>
<div class="line"><a id="l03762" name="l03762"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a547a0741a50a265e2a4048657928fda2"> 3762</a></span><span class="preprocessor">#define CSR_MICM_CFG_SETH_MASK (0x1000000UL)</span></div>
<div class="line"><a id="l03763" name="l03763"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a496f7873d80a0c7b98a9779ea6ff607e"> 3763</a></span><span class="preprocessor">#define CSR_MICM_CFG_SETH_SHIFT (24U)</span></div>
<div class="line"><a id="l03764" name="l03764"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a2427631700f363723312977b5b63a5fa"> 3764</a></span><span class="preprocessor">#define CSR_MICM_CFG_SETH_GET(x) (((uint32_t)(x) &amp; CSR_MICM_CFG_SETH_MASK) &gt;&gt; CSR_MICM_CFG_SETH_SHIFT)</span></div>
<div class="line"><a id="l03765" name="l03765"></a><span class="lineno"> 3765</span> </div>
<div class="line"><a id="l03766" name="l03766"></a><span class="lineno"> 3766</span><span class="comment">/*</span></div>
<div class="line"><a id="l03767" name="l03767"></a><span class="lineno"> 3767</span><span class="comment"> * ILM_ECC (RO)</span></div>
<div class="line"><a id="l03768" name="l03768"></a><span class="lineno"> 3768</span><span class="comment"> *</span></div>
<div class="line"><a id="l03769" name="l03769"></a><span class="lineno"> 3769</span><span class="comment"> * ILM soft-error protection scheme</span></div>
<div class="line"><a id="l03770" name="l03770"></a><span class="lineno"> 3770</span><span class="comment"> * 0:No parity/ECC</span></div>
<div class="line"><a id="l03771" name="l03771"></a><span class="lineno"> 3771</span><span class="comment"> * 1:Parity</span></div>
<div class="line"><a id="l03772" name="l03772"></a><span class="lineno"> 3772</span><span class="comment"> * 2:ECC</span></div>
<div class="line"><a id="l03773" name="l03773"></a><span class="lineno"> 3773</span><span class="comment"> * 3:Reserved</span></div>
<div class="line"><a id="l03774" name="l03774"></a><span class="lineno"> 3774</span><span class="comment"> *  ILM is not configured, this field should be ignored.</span></div>
<div class="line"><a id="l03775" name="l03775"></a><span class="lineno"> 3775</span><span class="comment"> */</span></div>
<div class="line"><a id="l03776" name="l03776"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a4b4433b59d457a59e8904c8294ac8446"> 3776</a></span><span class="preprocessor">#define CSR_MICM_CFG_ILM_ECC_MASK (0x600000UL)</span></div>
<div class="line"><a id="l03777" name="l03777"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#ad097552ccf734bc396b966e7cf28072c"> 3777</a></span><span class="preprocessor">#define CSR_MICM_CFG_ILM_ECC_SHIFT (21U)</span></div>
<div class="line"><a id="l03778" name="l03778"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a5f897259511b6b95b698613b6634af76"> 3778</a></span><span class="preprocessor">#define CSR_MICM_CFG_ILM_ECC_GET(x) (((uint32_t)(x) &amp; CSR_MICM_CFG_ILM_ECC_MASK) &gt;&gt; CSR_MICM_CFG_ILM_ECC_SHIFT)</span></div>
<div class="line"><a id="l03779" name="l03779"></a><span class="lineno"> 3779</span> </div>
<div class="line"><a id="l03780" name="l03780"></a><span class="lineno"> 3780</span><span class="comment">/*</span></div>
<div class="line"><a id="l03781" name="l03781"></a><span class="lineno"> 3781</span><span class="comment"> * ILMSZ (RO)</span></div>
<div class="line"><a id="l03782" name="l03782"></a><span class="lineno"> 3782</span><span class="comment"> *</span></div>
<div class="line"><a id="l03783" name="l03783"></a><span class="lineno"> 3783</span><span class="comment"> * ILM Size</span></div>
<div class="line"><a id="l03784" name="l03784"></a><span class="lineno"> 3784</span><span class="comment"> * 0:0 Byte</span></div>
<div class="line"><a id="l03785" name="l03785"></a><span class="lineno"> 3785</span><span class="comment"> * 1:1 KiB</span></div>
<div class="line"><a id="l03786" name="l03786"></a><span class="lineno"> 3786</span><span class="comment"> * 2:2 KiB</span></div>
<div class="line"><a id="l03787" name="l03787"></a><span class="lineno"> 3787</span><span class="comment"> * 3:4 KiB</span></div>
<div class="line"><a id="l03788" name="l03788"></a><span class="lineno"> 3788</span><span class="comment"> * 4:8 KiB</span></div>
<div class="line"><a id="l03789" name="l03789"></a><span class="lineno"> 3789</span><span class="comment"> * 5:16 KiB</span></div>
<div class="line"><a id="l03790" name="l03790"></a><span class="lineno"> 3790</span><span class="comment"> * 6:32 KiB</span></div>
<div class="line"><a id="l03791" name="l03791"></a><span class="lineno"> 3791</span><span class="comment"> * 7:64 KiB</span></div>
<div class="line"><a id="l03792" name="l03792"></a><span class="lineno"> 3792</span><span class="comment"> * 8:128 KiB</span></div>
<div class="line"><a id="l03793" name="l03793"></a><span class="lineno"> 3793</span><span class="comment"> * 9:256 KiB</span></div>
<div class="line"><a id="l03794" name="l03794"></a><span class="lineno"> 3794</span><span class="comment"> * 10:512 KiB</span></div>
<div class="line"><a id="l03795" name="l03795"></a><span class="lineno"> 3795</span><span class="comment"> * 11:1 MiB</span></div>
<div class="line"><a id="l03796" name="l03796"></a><span class="lineno"> 3796</span><span class="comment"> * 12:2 MiB</span></div>
<div class="line"><a id="l03797" name="l03797"></a><span class="lineno"> 3797</span><span class="comment"> * 13:4 MiB</span></div>
<div class="line"><a id="l03798" name="l03798"></a><span class="lineno"> 3798</span><span class="comment"> * 14:8 MiB</span></div>
<div class="line"><a id="l03799" name="l03799"></a><span class="lineno"> 3799</span><span class="comment"> * 15:16 MiB</span></div>
<div class="line"><a id="l03800" name="l03800"></a><span class="lineno"> 3800</span><span class="comment"> * 16-31:Reserved</span></div>
<div class="line"><a id="l03801" name="l03801"></a><span class="lineno"> 3801</span><span class="comment"> * When ILM is not configured, this field should be ignored.</span></div>
<div class="line"><a id="l03802" name="l03802"></a><span class="lineno"> 3802</span><span class="comment"> */</span></div>
<div class="line"><a id="l03803" name="l03803"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#ac0da2c31ee0d06ddc25d8425c1fb6b32"> 3803</a></span><span class="preprocessor">#define CSR_MICM_CFG_ILMSZ_MASK (0xF8000UL)</span></div>
<div class="line"><a id="l03804" name="l03804"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a5584bcde170878d77d67423898a97d68"> 3804</a></span><span class="preprocessor">#define CSR_MICM_CFG_ILMSZ_SHIFT (15U)</span></div>
<div class="line"><a id="l03805" name="l03805"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#ad32f8f02610eb8f9bdb8ea45bfa127ff"> 3805</a></span><span class="preprocessor">#define CSR_MICM_CFG_ILMSZ_GET(x) (((uint32_t)(x) &amp; CSR_MICM_CFG_ILMSZ_MASK) &gt;&gt; CSR_MICM_CFG_ILMSZ_SHIFT)</span></div>
<div class="line"><a id="l03806" name="l03806"></a><span class="lineno"> 3806</span> </div>
<div class="line"><a id="l03807" name="l03807"></a><span class="lineno"> 3807</span><span class="comment">/*</span></div>
<div class="line"><a id="l03808" name="l03808"></a><span class="lineno"> 3808</span><span class="comment"> * ILMB (RW)</span></div>
<div class="line"><a id="l03809" name="l03809"></a><span class="lineno"> 3809</span><span class="comment"> *</span></div>
<div class="line"><a id="l03810" name="l03810"></a><span class="lineno"> 3810</span><span class="comment"> * Number of ILM base registers present</span></div>
<div class="line"><a id="l03811" name="l03811"></a><span class="lineno"> 3811</span><span class="comment"> * 0:No ILM base register present</span></div>
<div class="line"><a id="l03812" name="l03812"></a><span class="lineno"> 3812</span><span class="comment"> * 1:One ILM base register present</span></div>
<div class="line"><a id="l03813" name="l03813"></a><span class="lineno"> 3813</span><span class="comment"> * 2-7:Reserved</span></div>
<div class="line"><a id="l03814" name="l03814"></a><span class="lineno"> 3814</span><span class="comment"> * When ILM is not configured, this field should be ignored.</span></div>
<div class="line"><a id="l03815" name="l03815"></a><span class="lineno"> 3815</span><span class="comment"> */</span></div>
<div class="line"><a id="l03816" name="l03816"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a51ad3a546fb167b8ed730d697f1f4493"> 3816</a></span><span class="preprocessor">#define CSR_MICM_CFG_ILMB_MASK (0x7000U)</span></div>
<div class="line"><a id="l03817" name="l03817"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#adbf6d15bdd77d40afb6bfd04c7aed6ec"> 3817</a></span><span class="preprocessor">#define CSR_MICM_CFG_ILMB_SHIFT (12U)</span></div>
<div class="line"><a id="l03818" name="l03818"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a0731edfb3771471fa0eea974095edd06"> 3818</a></span><span class="preprocessor">#define CSR_MICM_CFG_ILMB_SET(x) (((uint32_t)(x) &lt;&lt; CSR_MICM_CFG_ILMB_SHIFT) &amp; CSR_MICM_CFG_ILMB_MASK)</span></div>
<div class="line"><a id="l03819" name="l03819"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a3ec095529d6299ee7ffc442ddf1701ec"> 3819</a></span><span class="preprocessor">#define CSR_MICM_CFG_ILMB_GET(x) (((uint32_t)(x) &amp; CSR_MICM_CFG_ILMB_MASK) &gt;&gt; CSR_MICM_CFG_ILMB_SHIFT)</span></div>
<div class="line"><a id="l03820" name="l03820"></a><span class="lineno"> 3820</span> </div>
<div class="line"><a id="l03821" name="l03821"></a><span class="lineno"> 3821</span><span class="comment">/*</span></div>
<div class="line"><a id="l03822" name="l03822"></a><span class="lineno"> 3822</span><span class="comment"> * IC_ECC (RO)</span></div>
<div class="line"><a id="l03823" name="l03823"></a><span class="lineno"> 3823</span><span class="comment"> *</span></div>
<div class="line"><a id="l03824" name="l03824"></a><span class="lineno"> 3824</span><span class="comment"> * Cache soft-error protection scheme</span></div>
<div class="line"><a id="l03825" name="l03825"></a><span class="lineno"> 3825</span><span class="comment"> * 0:No parity/ECC</span></div>
<div class="line"><a id="l03826" name="l03826"></a><span class="lineno"> 3826</span><span class="comment"> * 1:Parity</span></div>
<div class="line"><a id="l03827" name="l03827"></a><span class="lineno"> 3827</span><span class="comment"> * 2:ECC</span></div>
<div class="line"><a id="l03828" name="l03828"></a><span class="lineno"> 3828</span><span class="comment"> * 3:Reserved</span></div>
<div class="line"><a id="l03829" name="l03829"></a><span class="lineno"> 3829</span><span class="comment"> * When instruction cache is not configured, this field should be ignored.</span></div>
<div class="line"><a id="l03830" name="l03830"></a><span class="lineno"> 3830</span><span class="comment"> */</span></div>
<div class="line"><a id="l03831" name="l03831"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a4d6d6a6ed1c9f247f56c8bc74f950f19"> 3831</a></span><span class="preprocessor">#define CSR_MICM_CFG_IC_ECC_MASK (0xC00U)</span></div>
<div class="line"><a id="l03832" name="l03832"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#ab005a6b44f487ddcce5ed9c58b8b44d6"> 3832</a></span><span class="preprocessor">#define CSR_MICM_CFG_IC_ECC_SHIFT (10U)</span></div>
<div class="line"><a id="l03833" name="l03833"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a589263321eb10fb339de097d7c60516e"> 3833</a></span><span class="preprocessor">#define CSR_MICM_CFG_IC_ECC_GET(x) (((uint32_t)(x) &amp; CSR_MICM_CFG_IC_ECC_MASK) &gt;&gt; CSR_MICM_CFG_IC_ECC_SHIFT)</span></div>
<div class="line"><a id="l03834" name="l03834"></a><span class="lineno"> 3834</span> </div>
<div class="line"><a id="l03835" name="l03835"></a><span class="lineno"> 3835</span><span class="comment">/*</span></div>
<div class="line"><a id="l03836" name="l03836"></a><span class="lineno"> 3836</span><span class="comment"> * ILCK (RO)</span></div>
<div class="line"><a id="l03837" name="l03837"></a><span class="lineno"> 3837</span><span class="comment"> *</span></div>
<div class="line"><a id="l03838" name="l03838"></a><span class="lineno"> 3838</span><span class="comment"> * I-Cache locking support</span></div>
<div class="line"><a id="l03839" name="l03839"></a><span class="lineno"> 3839</span><span class="comment"> * 0:No locking support</span></div>
<div class="line"><a id="l03840" name="l03840"></a><span class="lineno"> 3840</span><span class="comment"> * 1:With locking support</span></div>
<div class="line"><a id="l03841" name="l03841"></a><span class="lineno"> 3841</span><span class="comment"> * When instruction cache is not configured, this field should be ignored.</span></div>
<div class="line"><a id="l03842" name="l03842"></a><span class="lineno"> 3842</span><span class="comment"> */</span></div>
<div class="line"><a id="l03843" name="l03843"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#abf456125cbe7e463a9a2d22e81408180"> 3843</a></span><span class="preprocessor">#define CSR_MICM_CFG_ILCK_MASK (0x200U)</span></div>
<div class="line"><a id="l03844" name="l03844"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a4e81010c012912af6b6dadbb1ab19584"> 3844</a></span><span class="preprocessor">#define CSR_MICM_CFG_ILCK_SHIFT (9U)</span></div>
<div class="line"><a id="l03845" name="l03845"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a6ad1fc60d4b13218ecea56aee57832a9"> 3845</a></span><span class="preprocessor">#define CSR_MICM_CFG_ILCK_GET(x) (((uint32_t)(x) &amp; CSR_MICM_CFG_ILCK_MASK) &gt;&gt; CSR_MICM_CFG_ILCK_SHIFT)</span></div>
<div class="line"><a id="l03846" name="l03846"></a><span class="lineno"> 3846</span> </div>
<div class="line"><a id="l03847" name="l03847"></a><span class="lineno"> 3847</span><span class="comment">/*</span></div>
<div class="line"><a id="l03848" name="l03848"></a><span class="lineno"> 3848</span><span class="comment"> * ISZ (RO)</span></div>
<div class="line"><a id="l03849" name="l03849"></a><span class="lineno"> 3849</span><span class="comment"> *</span></div>
<div class="line"><a id="l03850" name="l03850"></a><span class="lineno"> 3850</span><span class="comment"> * Cache block (line) size</span></div>
<div class="line"><a id="l03851" name="l03851"></a><span class="lineno"> 3851</span><span class="comment"> * 0:No I-Cache</span></div>
<div class="line"><a id="l03852" name="l03852"></a><span class="lineno"> 3852</span><span class="comment"> * 1:8 bytes</span></div>
<div class="line"><a id="l03853" name="l03853"></a><span class="lineno"> 3853</span><span class="comment"> * 2:16 bytes</span></div>
<div class="line"><a id="l03854" name="l03854"></a><span class="lineno"> 3854</span><span class="comment"> * 3:32 bytes</span></div>
<div class="line"><a id="l03855" name="l03855"></a><span class="lineno"> 3855</span><span class="comment"> * 4:64 bytes</span></div>
<div class="line"><a id="l03856" name="l03856"></a><span class="lineno"> 3856</span><span class="comment"> * 5:128 bytes</span></div>
<div class="line"><a id="l03857" name="l03857"></a><span class="lineno"> 3857</span><span class="comment"> * 6-7:Reserved</span></div>
<div class="line"><a id="l03858" name="l03858"></a><span class="lineno"> 3858</span><span class="comment"> * When instruction cache is not configured, this field should be ignored.</span></div>
<div class="line"><a id="l03859" name="l03859"></a><span class="lineno"> 3859</span><span class="comment"> */</span></div>
<div class="line"><a id="l03860" name="l03860"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a2e4f18047bfaa73f21ed388357045ae7"> 3860</a></span><span class="preprocessor">#define CSR_MICM_CFG_ISZ_MASK (0x1C0U)</span></div>
<div class="line"><a id="l03861" name="l03861"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a16d305cc9cc6c5f6127d03267a36811a"> 3861</a></span><span class="preprocessor">#define CSR_MICM_CFG_ISZ_SHIFT (6U)</span></div>
<div class="line"><a id="l03862" name="l03862"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#ae198906e392585bed011adba83451698"> 3862</a></span><span class="preprocessor">#define CSR_MICM_CFG_ISZ_GET(x) (((uint32_t)(x) &amp; CSR_MICM_CFG_ISZ_MASK) &gt;&gt; CSR_MICM_CFG_ISZ_SHIFT)</span></div>
<div class="line"><a id="l03863" name="l03863"></a><span class="lineno"> 3863</span> </div>
<div class="line"><a id="l03864" name="l03864"></a><span class="lineno"> 3864</span><span class="comment">/*</span></div>
<div class="line"><a id="l03865" name="l03865"></a><span class="lineno"> 3865</span><span class="comment"> * IWAY (RO)</span></div>
<div class="line"><a id="l03866" name="l03866"></a><span class="lineno"> 3866</span><span class="comment"> *</span></div>
<div class="line"><a id="l03867" name="l03867"></a><span class="lineno"> 3867</span><span class="comment"> * Associativity of I-Cache</span></div>
<div class="line"><a id="l03868" name="l03868"></a><span class="lineno"> 3868</span><span class="comment"> * 0:Direct-mapped</span></div>
<div class="line"><a id="l03869" name="l03869"></a><span class="lineno"> 3869</span><span class="comment"> * 1:2-way</span></div>
<div class="line"><a id="l03870" name="l03870"></a><span class="lineno"> 3870</span><span class="comment"> * 2:3-way</span></div>
<div class="line"><a id="l03871" name="l03871"></a><span class="lineno"> 3871</span><span class="comment"> * 3:4-way</span></div>
<div class="line"><a id="l03872" name="l03872"></a><span class="lineno"> 3872</span><span class="comment"> * 4:5-way</span></div>
<div class="line"><a id="l03873" name="l03873"></a><span class="lineno"> 3873</span><span class="comment"> * 5:6-way</span></div>
<div class="line"><a id="l03874" name="l03874"></a><span class="lineno"> 3874</span><span class="comment"> * 6:7-way</span></div>
<div class="line"><a id="l03875" name="l03875"></a><span class="lineno"> 3875</span><span class="comment"> * 7:8-way</span></div>
<div class="line"><a id="l03876" name="l03876"></a><span class="lineno"> 3876</span><span class="comment"> * When instruction cache is not configured, this field should be ignored.</span></div>
<div class="line"><a id="l03877" name="l03877"></a><span class="lineno"> 3877</span><span class="comment"> */</span></div>
<div class="line"><a id="l03878" name="l03878"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a25f757685fc78651eedb315df01bb60a"> 3878</a></span><span class="preprocessor">#define CSR_MICM_CFG_IWAY_MASK (0x38U)</span></div>
<div class="line"><a id="l03879" name="l03879"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a63035c8b79b21c185170ed57bf58d9af"> 3879</a></span><span class="preprocessor">#define CSR_MICM_CFG_IWAY_SHIFT (3U)</span></div>
<div class="line"><a id="l03880" name="l03880"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a3f476aae89a4ffbf5e282836dad0bb40"> 3880</a></span><span class="preprocessor">#define CSR_MICM_CFG_IWAY_GET(x) (((uint32_t)(x) &amp; CSR_MICM_CFG_IWAY_MASK) &gt;&gt; CSR_MICM_CFG_IWAY_SHIFT)</span></div>
<div class="line"><a id="l03881" name="l03881"></a><span class="lineno"> 3881</span> </div>
<div class="line"><a id="l03882" name="l03882"></a><span class="lineno"> 3882</span><span class="comment">/*</span></div>
<div class="line"><a id="l03883" name="l03883"></a><span class="lineno"> 3883</span><span class="comment"> * ISET (RO)</span></div>
<div class="line"><a id="l03884" name="l03884"></a><span class="lineno"> 3884</span><span class="comment"> *</span></div>
<div class="line"><a id="l03885" name="l03885"></a><span class="lineno"> 3885</span><span class="comment"> * I-Cache sets (# of cache lines per way):</span></div>
<div class="line"><a id="l03886" name="l03886"></a><span class="lineno"> 3886</span><span class="comment"> * When micm_cfg.SETH==0:</span></div>
<div class="line"><a id="l03887" name="l03887"></a><span class="lineno"> 3887</span><span class="comment"> * 0:64</span></div>
<div class="line"><a id="l03888" name="l03888"></a><span class="lineno"> 3888</span><span class="comment"> * 1:128</span></div>
<div class="line"><a id="l03889" name="l03889"></a><span class="lineno"> 3889</span><span class="comment"> * 2:256</span></div>
<div class="line"><a id="l03890" name="l03890"></a><span class="lineno"> 3890</span><span class="comment"> * 3:512</span></div>
<div class="line"><a id="l03891" name="l03891"></a><span class="lineno"> 3891</span><span class="comment"> * 4:1024</span></div>
<div class="line"><a id="l03892" name="l03892"></a><span class="lineno"> 3892</span><span class="comment"> * 5:2048</span></div>
<div class="line"><a id="l03893" name="l03893"></a><span class="lineno"> 3893</span><span class="comment"> * 6:4096</span></div>
<div class="line"><a id="l03894" name="l03894"></a><span class="lineno"> 3894</span><span class="comment"> * 7:Reserved</span></div>
<div class="line"><a id="l03895" name="l03895"></a><span class="lineno"> 3895</span><span class="comment"> * When micm_cfg.SETH==1:</span></div>
<div class="line"><a id="l03896" name="l03896"></a><span class="lineno"> 3896</span><span class="comment"> * 0:32</span></div>
<div class="line"><a id="l03897" name="l03897"></a><span class="lineno"> 3897</span><span class="comment"> * 1:16</span></div>
<div class="line"><a id="l03898" name="l03898"></a><span class="lineno"> 3898</span><span class="comment"> * 2:8</span></div>
<div class="line"><a id="l03899" name="l03899"></a><span class="lineno"> 3899</span><span class="comment"> * 3-7:Reserved</span></div>
<div class="line"><a id="l03900" name="l03900"></a><span class="lineno"> 3900</span><span class="comment"> */</span></div>
<div class="line"><a id="l03901" name="l03901"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#aa0d3aaabf4602be93b6f4f674ce947a9"> 3901</a></span><span class="preprocessor">#define CSR_MICM_CFG_ISET_MASK (0x7U)</span></div>
<div class="line"><a id="l03902" name="l03902"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a3c91351dae2d1af465620ab8e9b3364c"> 3902</a></span><span class="preprocessor">#define CSR_MICM_CFG_ISET_SHIFT (0U)</span></div>
<div class="line"><a id="l03903" name="l03903"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a393be72edd606488ffea5888a3fc2d50"> 3903</a></span><span class="preprocessor">#define CSR_MICM_CFG_ISET_GET(x) (((uint32_t)(x) &amp; CSR_MICM_CFG_ISET_MASK) &gt;&gt; CSR_MICM_CFG_ISET_SHIFT)</span></div>
<div class="line"><a id="l03904" name="l03904"></a><span class="lineno"> 3904</span> </div>
<div class="line"><a id="l03905" name="l03905"></a><span class="lineno"> 3905</span><span class="comment">/* Bitfield definition for register: MDCM_CFG */</span></div>
<div class="line"><a id="l03906" name="l03906"></a><span class="lineno"> 3906</span><span class="comment">/*</span></div>
<div class="line"><a id="l03907" name="l03907"></a><span class="lineno"> 3907</span><span class="comment"> * SETH (RO)</span></div>
<div class="line"><a id="l03908" name="l03908"></a><span class="lineno"> 3908</span><span class="comment"> *</span></div>
<div class="line"><a id="l03909" name="l03909"></a><span class="lineno"> 3909</span><span class="comment"> * This bit extends the DSET field.</span></div>
<div class="line"><a id="l03910" name="l03910"></a><span class="lineno"> 3910</span><span class="comment"> * When data cache is not configured, this field should be ignored</span></div>
<div class="line"><a id="l03911" name="l03911"></a><span class="lineno"> 3911</span><span class="comment"> */</span></div>
<div class="line"><a id="l03912" name="l03912"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a9fb0c95f7482ae824a5b9c095e9b60d5"> 3912</a></span><span class="preprocessor">#define CSR_MDCM_CFG_SETH_MASK (0x1000000UL)</span></div>
<div class="line"><a id="l03913" name="l03913"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#af8f4d9cc228307a1dfe61b8e3c05d147"> 3913</a></span><span class="preprocessor">#define CSR_MDCM_CFG_SETH_SHIFT (24U)</span></div>
<div class="line"><a id="l03914" name="l03914"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a37356caf5794cc6837d71e3781733639"> 3914</a></span><span class="preprocessor">#define CSR_MDCM_CFG_SETH_GET(x) (((uint32_t)(x) &amp; CSR_MDCM_CFG_SETH_MASK) &gt;&gt; CSR_MDCM_CFG_SETH_SHIFT)</span></div>
<div class="line"><a id="l03915" name="l03915"></a><span class="lineno"> 3915</span> </div>
<div class="line"><a id="l03916" name="l03916"></a><span class="lineno"> 3916</span><span class="comment">/*</span></div>
<div class="line"><a id="l03917" name="l03917"></a><span class="lineno"> 3917</span><span class="comment"> * DLM_ECC (RO)</span></div>
<div class="line"><a id="l03918" name="l03918"></a><span class="lineno"> 3918</span><span class="comment"> *</span></div>
<div class="line"><a id="l03919" name="l03919"></a><span class="lineno"> 3919</span><span class="comment"> * DLM soft-error protection scheme</span></div>
<div class="line"><a id="l03920" name="l03920"></a><span class="lineno"> 3920</span><span class="comment"> * 0:No parity/ECC</span></div>
<div class="line"><a id="l03921" name="l03921"></a><span class="lineno"> 3921</span><span class="comment"> * 1:Parity</span></div>
<div class="line"><a id="l03922" name="l03922"></a><span class="lineno"> 3922</span><span class="comment"> * 2:ECC</span></div>
<div class="line"><a id="l03923" name="l03923"></a><span class="lineno"> 3923</span><span class="comment"> * 3:Reserved</span></div>
<div class="line"><a id="l03924" name="l03924"></a><span class="lineno"> 3924</span><span class="comment"> * When DLM is not configured, this field should be ignored.</span></div>
<div class="line"><a id="l03925" name="l03925"></a><span class="lineno"> 3925</span><span class="comment"> */</span></div>
<div class="line"><a id="l03926" name="l03926"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a0490129a4241a0c81db06a370ecc02b5"> 3926</a></span><span class="preprocessor">#define CSR_MDCM_CFG_DLM_ECC_MASK (0x600000UL)</span></div>
<div class="line"><a id="l03927" name="l03927"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a47dd8809ae38422fa7398182b2b21c35"> 3927</a></span><span class="preprocessor">#define CSR_MDCM_CFG_DLM_ECC_SHIFT (21U)</span></div>
<div class="line"><a id="l03928" name="l03928"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#ad714d4287c7eeb4bf1f565ead1130505"> 3928</a></span><span class="preprocessor">#define CSR_MDCM_CFG_DLM_ECC_GET(x) (((uint32_t)(x) &amp; CSR_MDCM_CFG_DLM_ECC_MASK) &gt;&gt; CSR_MDCM_CFG_DLM_ECC_SHIFT)</span></div>
<div class="line"><a id="l03929" name="l03929"></a><span class="lineno"> 3929</span> </div>
<div class="line"><a id="l03930" name="l03930"></a><span class="lineno"> 3930</span><span class="comment">/*</span></div>
<div class="line"><a id="l03931" name="l03931"></a><span class="lineno"> 3931</span><span class="comment"> * DLMSZ (RO)</span></div>
<div class="line"><a id="l03932" name="l03932"></a><span class="lineno"> 3932</span><span class="comment"> *</span></div>
<div class="line"><a id="l03933" name="l03933"></a><span class="lineno"> 3933</span><span class="comment"> * DLM Size</span></div>
<div class="line"><a id="l03934" name="l03934"></a><span class="lineno"> 3934</span><span class="comment"> * 0:0 Byte</span></div>
<div class="line"><a id="l03935" name="l03935"></a><span class="lineno"> 3935</span><span class="comment"> * 1:1 KiB</span></div>
<div class="line"><a id="l03936" name="l03936"></a><span class="lineno"> 3936</span><span class="comment"> * 2:2 KiB</span></div>
<div class="line"><a id="l03937" name="l03937"></a><span class="lineno"> 3937</span><span class="comment"> * 3:4 KiB</span></div>
<div class="line"><a id="l03938" name="l03938"></a><span class="lineno"> 3938</span><span class="comment"> * 4:8 KiB</span></div>
<div class="line"><a id="l03939" name="l03939"></a><span class="lineno"> 3939</span><span class="comment"> * 5:16 KiB</span></div>
<div class="line"><a id="l03940" name="l03940"></a><span class="lineno"> 3940</span><span class="comment"> * 6:32 KiB</span></div>
<div class="line"><a id="l03941" name="l03941"></a><span class="lineno"> 3941</span><span class="comment"> * 7:64 KiB</span></div>
<div class="line"><a id="l03942" name="l03942"></a><span class="lineno"> 3942</span><span class="comment"> * 8:128 KiB</span></div>
<div class="line"><a id="l03943" name="l03943"></a><span class="lineno"> 3943</span><span class="comment"> * 9:256 KiB</span></div>
<div class="line"><a id="l03944" name="l03944"></a><span class="lineno"> 3944</span><span class="comment"> * 10:512 KiB</span></div>
<div class="line"><a id="l03945" name="l03945"></a><span class="lineno"> 3945</span><span class="comment"> * 11:1 MiB</span></div>
<div class="line"><a id="l03946" name="l03946"></a><span class="lineno"> 3946</span><span class="comment"> * 12:2 MiB</span></div>
<div class="line"><a id="l03947" name="l03947"></a><span class="lineno"> 3947</span><span class="comment"> * 13:4 MiB</span></div>
<div class="line"><a id="l03948" name="l03948"></a><span class="lineno"> 3948</span><span class="comment"> * 14:8 MiB</span></div>
<div class="line"><a id="l03949" name="l03949"></a><span class="lineno"> 3949</span><span class="comment"> * 15:16 MiB</span></div>
<div class="line"><a id="l03950" name="l03950"></a><span class="lineno"> 3950</span><span class="comment"> * 16-31:Reserved</span></div>
<div class="line"><a id="l03951" name="l03951"></a><span class="lineno"> 3951</span><span class="comment"> * When ILM is not configured, this field should be ignored.</span></div>
<div class="line"><a id="l03952" name="l03952"></a><span class="lineno"> 3952</span><span class="comment"> */</span></div>
<div class="line"><a id="l03953" name="l03953"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a90e265bbe038844b39d7133ada540be9"> 3953</a></span><span class="preprocessor">#define CSR_MDCM_CFG_DLMSZ_MASK (0xF8000UL)</span></div>
<div class="line"><a id="l03954" name="l03954"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a98b7244af4eba58de403561eb0bba5e2"> 3954</a></span><span class="preprocessor">#define CSR_MDCM_CFG_DLMSZ_SHIFT (15U)</span></div>
<div class="line"><a id="l03955" name="l03955"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a32610233977dc2a416eecbe570b4ffe6"> 3955</a></span><span class="preprocessor">#define CSR_MDCM_CFG_DLMSZ_GET(x) (((uint32_t)(x) &amp; CSR_MDCM_CFG_DLMSZ_MASK) &gt;&gt; CSR_MDCM_CFG_DLMSZ_SHIFT)</span></div>
<div class="line"><a id="l03956" name="l03956"></a><span class="lineno"> 3956</span> </div>
<div class="line"><a id="l03957" name="l03957"></a><span class="lineno"> 3957</span><span class="comment">/*</span></div>
<div class="line"><a id="l03958" name="l03958"></a><span class="lineno"> 3958</span><span class="comment"> * DLMB (RO)</span></div>
<div class="line"><a id="l03959" name="l03959"></a><span class="lineno"> 3959</span><span class="comment"> *</span></div>
<div class="line"><a id="l03960" name="l03960"></a><span class="lineno"> 3960</span><span class="comment"> * Number of DLM base registers present</span></div>
<div class="line"><a id="l03961" name="l03961"></a><span class="lineno"> 3961</span><span class="comment"> * 0:No DLM base register present</span></div>
<div class="line"><a id="l03962" name="l03962"></a><span class="lineno"> 3962</span><span class="comment"> * 1:One DLM base register present</span></div>
<div class="line"><a id="l03963" name="l03963"></a><span class="lineno"> 3963</span><span class="comment"> * 2-7:Reserved</span></div>
<div class="line"><a id="l03964" name="l03964"></a><span class="lineno"> 3964</span><span class="comment"> * When DLM is not configured, this field should be ignored</span></div>
<div class="line"><a id="l03965" name="l03965"></a><span class="lineno"> 3965</span><span class="comment"> */</span></div>
<div class="line"><a id="l03966" name="l03966"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a6f832752b894b24f056016f456fb4052"> 3966</a></span><span class="preprocessor">#define CSR_MDCM_CFG_DLMB_MASK (0x7000U)</span></div>
<div class="line"><a id="l03967" name="l03967"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a744c635cb5ae111dcd093852ec613b89"> 3967</a></span><span class="preprocessor">#define CSR_MDCM_CFG_DLMB_SHIFT (12U)</span></div>
<div class="line"><a id="l03968" name="l03968"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a832d0c6ee37662c92f46cfbb6cef2331"> 3968</a></span><span class="preprocessor">#define CSR_MDCM_CFG_DLMB_GET(x) (((uint32_t)(x) &amp; CSR_MDCM_CFG_DLMB_MASK) &gt;&gt; CSR_MDCM_CFG_DLMB_SHIFT)</span></div>
<div class="line"><a id="l03969" name="l03969"></a><span class="lineno"> 3969</span> </div>
<div class="line"><a id="l03970" name="l03970"></a><span class="lineno"> 3970</span><span class="comment">/*</span></div>
<div class="line"><a id="l03971" name="l03971"></a><span class="lineno"> 3971</span><span class="comment"> * DC_ECC (RO)</span></div>
<div class="line"><a id="l03972" name="l03972"></a><span class="lineno"> 3972</span><span class="comment"> *</span></div>
<div class="line"><a id="l03973" name="l03973"></a><span class="lineno"> 3973</span><span class="comment"> * Cache soft-error protection scheme</span></div>
<div class="line"><a id="l03974" name="l03974"></a><span class="lineno"> 3974</span><span class="comment"> * 0:No parity/ECC support</span></div>
<div class="line"><a id="l03975" name="l03975"></a><span class="lineno"> 3975</span><span class="comment"> * 1:Has parity support</span></div>
<div class="line"><a id="l03976" name="l03976"></a><span class="lineno"> 3976</span><span class="comment"> * 2:Has ECC support</span></div>
<div class="line"><a id="l03977" name="l03977"></a><span class="lineno"> 3977</span><span class="comment"> * 3:Reserved</span></div>
<div class="line"><a id="l03978" name="l03978"></a><span class="lineno"> 3978</span><span class="comment"> * When data cache is not configured, this field should be ignored.</span></div>
<div class="line"><a id="l03979" name="l03979"></a><span class="lineno"> 3979</span><span class="comment"> */</span></div>
<div class="line"><a id="l03980" name="l03980"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a988d8b299f671217f0851dee854bb80e"> 3980</a></span><span class="preprocessor">#define CSR_MDCM_CFG_DC_ECC_MASK (0xC00U)</span></div>
<div class="line"><a id="l03981" name="l03981"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#af979c1e24916377416f019b2902e0288"> 3981</a></span><span class="preprocessor">#define CSR_MDCM_CFG_DC_ECC_SHIFT (10U)</span></div>
<div class="line"><a id="l03982" name="l03982"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a6b50855ca9ec6a80e1a1b0d7287fd747"> 3982</a></span><span class="preprocessor">#define CSR_MDCM_CFG_DC_ECC_GET(x) (((uint32_t)(x) &amp; CSR_MDCM_CFG_DC_ECC_MASK) &gt;&gt; CSR_MDCM_CFG_DC_ECC_SHIFT)</span></div>
<div class="line"><a id="l03983" name="l03983"></a><span class="lineno"> 3983</span> </div>
<div class="line"><a id="l03984" name="l03984"></a><span class="lineno"> 3984</span><span class="comment">/*</span></div>
<div class="line"><a id="l03985" name="l03985"></a><span class="lineno"> 3985</span><span class="comment"> * DLCK (RO)</span></div>
<div class="line"><a id="l03986" name="l03986"></a><span class="lineno"> 3986</span><span class="comment"> *</span></div>
<div class="line"><a id="l03987" name="l03987"></a><span class="lineno"> 3987</span><span class="comment"> * D-Cache locking support</span></div>
<div class="line"><a id="l03988" name="l03988"></a><span class="lineno"> 3988</span><span class="comment"> * 0:No locking support</span></div>
<div class="line"><a id="l03989" name="l03989"></a><span class="lineno"> 3989</span><span class="comment"> * 1:With locking support</span></div>
<div class="line"><a id="l03990" name="l03990"></a><span class="lineno"> 3990</span><span class="comment"> * When data cache is not configured, this field should be ignored.</span></div>
<div class="line"><a id="l03991" name="l03991"></a><span class="lineno"> 3991</span><span class="comment"> */</span></div>
<div class="line"><a id="l03992" name="l03992"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#ad108368e78730be4776105aaa698adae"> 3992</a></span><span class="preprocessor">#define CSR_MDCM_CFG_DLCK_MASK (0x200U)</span></div>
<div class="line"><a id="l03993" name="l03993"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#abdeaf5315acae6c3943d608843f5f573"> 3993</a></span><span class="preprocessor">#define CSR_MDCM_CFG_DLCK_SHIFT (9U)</span></div>
<div class="line"><a id="l03994" name="l03994"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#aedb055fb14de5440fdd2ddf7cabcf96e"> 3994</a></span><span class="preprocessor">#define CSR_MDCM_CFG_DLCK_GET(x) (((uint32_t)(x) &amp; CSR_MDCM_CFG_DLCK_MASK) &gt;&gt; CSR_MDCM_CFG_DLCK_SHIFT)</span></div>
<div class="line"><a id="l03995" name="l03995"></a><span class="lineno"> 3995</span> </div>
<div class="line"><a id="l03996" name="l03996"></a><span class="lineno"> 3996</span><span class="comment">/*</span></div>
<div class="line"><a id="l03997" name="l03997"></a><span class="lineno"> 3997</span><span class="comment"> * DSZ (RO)</span></div>
<div class="line"><a id="l03998" name="l03998"></a><span class="lineno"> 3998</span><span class="comment"> *</span></div>
<div class="line"><a id="l03999" name="l03999"></a><span class="lineno"> 3999</span><span class="comment"> * Cache block (line) size</span></div>
<div class="line"><a id="l04000" name="l04000"></a><span class="lineno"> 4000</span><span class="comment"> * 0:No I-Cache</span></div>
<div class="line"><a id="l04001" name="l04001"></a><span class="lineno"> 4001</span><span class="comment"> * 1:8 bytes</span></div>
<div class="line"><a id="l04002" name="l04002"></a><span class="lineno"> 4002</span><span class="comment"> * 2:16 bytes</span></div>
<div class="line"><a id="l04003" name="l04003"></a><span class="lineno"> 4003</span><span class="comment"> * 3:32 bytes</span></div>
<div class="line"><a id="l04004" name="l04004"></a><span class="lineno"> 4004</span><span class="comment"> * 4:64 bytes</span></div>
<div class="line"><a id="l04005" name="l04005"></a><span class="lineno"> 4005</span><span class="comment"> * 5:128 bytes</span></div>
<div class="line"><a id="l04006" name="l04006"></a><span class="lineno"> 4006</span><span class="comment"> * 6-7:Reserved</span></div>
<div class="line"><a id="l04007" name="l04007"></a><span class="lineno"> 4007</span><span class="comment"> * When instruction cache is not configured, this field should be ignored.</span></div>
<div class="line"><a id="l04008" name="l04008"></a><span class="lineno"> 4008</span><span class="comment"> */</span></div>
<div class="line"><a id="l04009" name="l04009"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a6d68ea321e7502db7f62b0a9c68f2c90"> 4009</a></span><span class="preprocessor">#define CSR_MDCM_CFG_DSZ_MASK (0x1C0U)</span></div>
<div class="line"><a id="l04010" name="l04010"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a54a9056917394edf40748d67f92afd82"> 4010</a></span><span class="preprocessor">#define CSR_MDCM_CFG_DSZ_SHIFT (6U)</span></div>
<div class="line"><a id="l04011" name="l04011"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a6c4a3ea810347f5be2a1ef18152aaed9"> 4011</a></span><span class="preprocessor">#define CSR_MDCM_CFG_DSZ_GET(x) (((uint32_t)(x) &amp; CSR_MDCM_CFG_DSZ_MASK) &gt;&gt; CSR_MDCM_CFG_DSZ_SHIFT)</span></div>
<div class="line"><a id="l04012" name="l04012"></a><span class="lineno"> 4012</span> </div>
<div class="line"><a id="l04013" name="l04013"></a><span class="lineno"> 4013</span><span class="comment">/*</span></div>
<div class="line"><a id="l04014" name="l04014"></a><span class="lineno"> 4014</span><span class="comment"> * DWAY (RO)</span></div>
<div class="line"><a id="l04015" name="l04015"></a><span class="lineno"> 4015</span><span class="comment"> *</span></div>
<div class="line"><a id="l04016" name="l04016"></a><span class="lineno"> 4016</span><span class="comment"> * Associativity of D-Cache</span></div>
<div class="line"><a id="l04017" name="l04017"></a><span class="lineno"> 4017</span><span class="comment"> * 0:Direct-mapped</span></div>
<div class="line"><a id="l04018" name="l04018"></a><span class="lineno"> 4018</span><span class="comment"> * 1:2-way</span></div>
<div class="line"><a id="l04019" name="l04019"></a><span class="lineno"> 4019</span><span class="comment"> * 2:3-way</span></div>
<div class="line"><a id="l04020" name="l04020"></a><span class="lineno"> 4020</span><span class="comment"> * 3:4-way</span></div>
<div class="line"><a id="l04021" name="l04021"></a><span class="lineno"> 4021</span><span class="comment"> * 4:5-way</span></div>
<div class="line"><a id="l04022" name="l04022"></a><span class="lineno"> 4022</span><span class="comment"> * 5:6-way</span></div>
<div class="line"><a id="l04023" name="l04023"></a><span class="lineno"> 4023</span><span class="comment"> * 6:7-way</span></div>
<div class="line"><a id="l04024" name="l04024"></a><span class="lineno"> 4024</span><span class="comment"> * 7:8-way</span></div>
<div class="line"><a id="l04025" name="l04025"></a><span class="lineno"> 4025</span><span class="comment"> * When data cache is not configured, this field should be ignored.</span></div>
<div class="line"><a id="l04026" name="l04026"></a><span class="lineno"> 4026</span><span class="comment"> */</span></div>
<div class="line"><a id="l04027" name="l04027"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a2570d887ee52170d074d607e9c70ee37"> 4027</a></span><span class="preprocessor">#define CSR_MDCM_CFG_DWAY_MASK (0x38U)</span></div>
<div class="line"><a id="l04028" name="l04028"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a9d7c9c3f289681ac4cde1d8b0ce6b9e5"> 4028</a></span><span class="preprocessor">#define CSR_MDCM_CFG_DWAY_SHIFT (3U)</span></div>
<div class="line"><a id="l04029" name="l04029"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a60b851cd35f8bfd9f1a7b74f7bbe226a"> 4029</a></span><span class="preprocessor">#define CSR_MDCM_CFG_DWAY_GET(x) (((uint32_t)(x) &amp; CSR_MDCM_CFG_DWAY_MASK) &gt;&gt; CSR_MDCM_CFG_DWAY_SHIFT)</span></div>
<div class="line"><a id="l04030" name="l04030"></a><span class="lineno"> 4030</span> </div>
<div class="line"><a id="l04031" name="l04031"></a><span class="lineno"> 4031</span><span class="comment">/*</span></div>
<div class="line"><a id="l04032" name="l04032"></a><span class="lineno"> 4032</span><span class="comment"> * DSET (RO)</span></div>
<div class="line"><a id="l04033" name="l04033"></a><span class="lineno"> 4033</span><span class="comment"> *</span></div>
<div class="line"><a id="l04034" name="l04034"></a><span class="lineno"> 4034</span><span class="comment"> * D-Cache sets (# of cache lines per way):</span></div>
<div class="line"><a id="l04035" name="l04035"></a><span class="lineno"> 4035</span><span class="comment"> * When mdcm_cfg.SETH==0:</span></div>
<div class="line"><a id="l04036" name="l04036"></a><span class="lineno"> 4036</span><span class="comment"> * 0:64</span></div>
<div class="line"><a id="l04037" name="l04037"></a><span class="lineno"> 4037</span><span class="comment"> * 1:128</span></div>
<div class="line"><a id="l04038" name="l04038"></a><span class="lineno"> 4038</span><span class="comment"> * 2:256</span></div>
<div class="line"><a id="l04039" name="l04039"></a><span class="lineno"> 4039</span><span class="comment"> * 3:512</span></div>
<div class="line"><a id="l04040" name="l04040"></a><span class="lineno"> 4040</span><span class="comment"> * 4:1024</span></div>
<div class="line"><a id="l04041" name="l04041"></a><span class="lineno"> 4041</span><span class="comment"> * 5:2048</span></div>
<div class="line"><a id="l04042" name="l04042"></a><span class="lineno"> 4042</span><span class="comment"> * 6:4096</span></div>
<div class="line"><a id="l04043" name="l04043"></a><span class="lineno"> 4043</span><span class="comment"> * 7:Reserved</span></div>
<div class="line"><a id="l04044" name="l04044"></a><span class="lineno"> 4044</span><span class="comment"> * When mdcm_cfg.SETH==1:</span></div>
<div class="line"><a id="l04045" name="l04045"></a><span class="lineno"> 4045</span><span class="comment"> * 0:32</span></div>
<div class="line"><a id="l04046" name="l04046"></a><span class="lineno"> 4046</span><span class="comment"> * 1:16</span></div>
<div class="line"><a id="l04047" name="l04047"></a><span class="lineno"> 4047</span><span class="comment"> * 2:8</span></div>
<div class="line"><a id="l04048" name="l04048"></a><span class="lineno"> 4048</span><span class="comment"> * 3-7:Reserved</span></div>
<div class="line"><a id="l04049" name="l04049"></a><span class="lineno"> 4049</span><span class="comment"> * When data cache is not configured, this field should be ignored</span></div>
<div class="line"><a id="l04050" name="l04050"></a><span class="lineno"> 4050</span><span class="comment"> */</span></div>
<div class="line"><a id="l04051" name="l04051"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a9b1f4b4ee21d92bccc8e82864584339f"> 4051</a></span><span class="preprocessor">#define CSR_MDCM_CFG_DSET_MASK (0x7U)</span></div>
<div class="line"><a id="l04052" name="l04052"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a42346d6be75ed803f3ff550a6e4b7ce1"> 4052</a></span><span class="preprocessor">#define CSR_MDCM_CFG_DSET_SHIFT (0U)</span></div>
<div class="line"><a id="l04053" name="l04053"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a11ae4eb52e27d8f9f8012a4062c60437"> 4053</a></span><span class="preprocessor">#define CSR_MDCM_CFG_DSET_GET(x) (((uint32_t)(x) &amp; CSR_MDCM_CFG_DSET_MASK) &gt;&gt; CSR_MDCM_CFG_DSET_SHIFT)</span></div>
<div class="line"><a id="l04054" name="l04054"></a><span class="lineno"> 4054</span> </div>
<div class="line"><a id="l04055" name="l04055"></a><span class="lineno"> 4055</span><span class="comment">/* Bitfield definition for register: MMSC_CFG */</span></div>
<div class="line"><a id="l04056" name="l04056"></a><span class="lineno"> 4056</span><span class="comment">/*</span></div>
<div class="line"><a id="l04057" name="l04057"></a><span class="lineno"> 4057</span><span class="comment"> * MSC_EXT (RO)</span></div>
<div class="line"><a id="l04058" name="l04058"></a><span class="lineno"> 4058</span><span class="comment"> *</span></div>
<div class="line"><a id="l04059" name="l04059"></a><span class="lineno"> 4059</span><span class="comment"> * Indicates if the mmsc_cfg2 CSR is present or not.</span></div>
<div class="line"><a id="l04060" name="l04060"></a><span class="lineno"> 4060</span><span class="comment"> * 0:The mmsc_cfg2 CSR is not present.</span></div>
<div class="line"><a id="l04061" name="l04061"></a><span class="lineno"> 4061</span><span class="comment"> * 1:The mmsc_cfg2 CSR is present</span></div>
<div class="line"><a id="l04062" name="l04062"></a><span class="lineno"> 4062</span><span class="comment"> */</span></div>
<div class="line"><a id="l04063" name="l04063"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#ad1fa2681461bd62f8b0b68805c66cfb6"> 4063</a></span><span class="preprocessor">#define CSR_MMSC_CFG_MSC_EXT_MASK (0x80000000UL)</span></div>
<div class="line"><a id="l04064" name="l04064"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#ab203fb8ae068b259a6f9590b1f82620e"> 4064</a></span><span class="preprocessor">#define CSR_MMSC_CFG_MSC_EXT_SHIFT (31U)</span></div>
<div class="line"><a id="l04065" name="l04065"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a86507e6a67c746efff16413045bd455b"> 4065</a></span><span class="preprocessor">#define CSR_MMSC_CFG_MSC_EXT_GET(x) (((uint32_t)(x) &amp; CSR_MMSC_CFG_MSC_EXT_MASK) &gt;&gt; CSR_MMSC_CFG_MSC_EXT_SHIFT)</span></div>
<div class="line"><a id="l04066" name="l04066"></a><span class="lineno"> 4066</span> </div>
<div class="line"><a id="l04067" name="l04067"></a><span class="lineno"> 4067</span><span class="comment">/*</span></div>
<div class="line"><a id="l04068" name="l04068"></a><span class="lineno"> 4068</span><span class="comment"> * PPMA (RO)</span></div>
<div class="line"><a id="l04069" name="l04069"></a><span class="lineno"> 4069</span><span class="comment"> *</span></div>
<div class="line"><a id="l04070" name="l04070"></a><span class="lineno"> 4070</span><span class="comment"> * Indicates if programmable PMA setup with PMA region CSRs is supported or not</span></div>
<div class="line"><a id="l04071" name="l04071"></a><span class="lineno"> 4071</span><span class="comment"> * 0:Programmable PMA setup is not supported.</span></div>
<div class="line"><a id="l04072" name="l04072"></a><span class="lineno"> 4072</span><span class="comment"> * 1:Programmable PMA setup is supported.</span></div>
<div class="line"><a id="l04073" name="l04073"></a><span class="lineno"> 4073</span><span class="comment"> */</span></div>
<div class="line"><a id="l04074" name="l04074"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a31ca782115b451d3a8d1524e88a792b2"> 4074</a></span><span class="preprocessor">#define CSR_MMSC_CFG_PPMA_MASK (0x40000000UL)</span></div>
<div class="line"><a id="l04075" name="l04075"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#ae3fc12bd0a6fa85b55a7f057979aaf6a"> 4075</a></span><span class="preprocessor">#define CSR_MMSC_CFG_PPMA_SHIFT (30U)</span></div>
<div class="line"><a id="l04076" name="l04076"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a7b3a671a5c8c2c91e83c5979ffe0ccb9"> 4076</a></span><span class="preprocessor">#define CSR_MMSC_CFG_PPMA_GET(x) (((uint32_t)(x) &amp; CSR_MMSC_CFG_PPMA_MASK) &gt;&gt; CSR_MMSC_CFG_PPMA_SHIFT)</span></div>
<div class="line"><a id="l04077" name="l04077"></a><span class="lineno"> 4077</span> </div>
<div class="line"><a id="l04078" name="l04078"></a><span class="lineno"> 4078</span><span class="comment">/*</span></div>
<div class="line"><a id="l04079" name="l04079"></a><span class="lineno"> 4079</span><span class="comment"> * EDSP (RO)</span></div>
<div class="line"><a id="l04080" name="l04080"></a><span class="lineno"> 4080</span><span class="comment"> *</span></div>
<div class="line"><a id="l04081" name="l04081"></a><span class="lineno"> 4081</span><span class="comment"> * Indicates if the DSP extension is supported or not</span></div>
<div class="line"><a id="l04082" name="l04082"></a><span class="lineno"> 4082</span><span class="comment"> * 0:The DSP extension is not supported.</span></div>
<div class="line"><a id="l04083" name="l04083"></a><span class="lineno"> 4083</span><span class="comment"> * 1:The DSP extension is supported.</span></div>
<div class="line"><a id="l04084" name="l04084"></a><span class="lineno"> 4084</span><span class="comment"> */</span></div>
<div class="line"><a id="l04085" name="l04085"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#adfe74c847c071d9be8315d29fdfed00f"> 4085</a></span><span class="preprocessor">#define CSR_MMSC_CFG_EDSP_MASK (0x20000000UL)</span></div>
<div class="line"><a id="l04086" name="l04086"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#af0a413e5a55f844ea0230323f689fad2"> 4086</a></span><span class="preprocessor">#define CSR_MMSC_CFG_EDSP_SHIFT (29U)</span></div>
<div class="line"><a id="l04087" name="l04087"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#ab5e22b3728a427a4105d34dccc99a618"> 4087</a></span><span class="preprocessor">#define CSR_MMSC_CFG_EDSP_GET(x) (((uint32_t)(x) &amp; CSR_MMSC_CFG_EDSP_MASK) &gt;&gt; CSR_MMSC_CFG_EDSP_SHIFT)</span></div>
<div class="line"><a id="l04088" name="l04088"></a><span class="lineno"> 4088</span> </div>
<div class="line"><a id="l04089" name="l04089"></a><span class="lineno"> 4089</span><span class="comment">/*</span></div>
<div class="line"><a id="l04090" name="l04090"></a><span class="lineno"> 4090</span><span class="comment"> * VCCTL (RO)</span></div>
<div class="line"><a id="l04091" name="l04091"></a><span class="lineno"> 4091</span><span class="comment"> *</span></div>
<div class="line"><a id="l04092" name="l04092"></a><span class="lineno"> 4092</span><span class="comment"> * Indicates the version number of CCTL command operation scheme supported by an implementation</span></div>
<div class="line"><a id="l04093" name="l04093"></a><span class="lineno"> 4093</span><span class="comment"> * 0:instruction cache and data cache are not configured.</span></div>
<div class="line"><a id="l04094" name="l04094"></a><span class="lineno"> 4094</span><span class="comment"> * 1:instruction cache or data cache is configured.</span></div>
<div class="line"><a id="l04095" name="l04095"></a><span class="lineno"> 4095</span><span class="comment"> */</span></div>
<div class="line"><a id="l04096" name="l04096"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#ae1910e0c245400aa5530fced5ea36f4d"> 4096</a></span><span class="preprocessor">#define CSR_MMSC_CFG_VCCTL_MASK (0xC0000UL)</span></div>
<div class="line"><a id="l04097" name="l04097"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a972893323b466b347f7f16b053ed8291"> 4097</a></span><span class="preprocessor">#define CSR_MMSC_CFG_VCCTL_SHIFT (18U)</span></div>
<div class="line"><a id="l04098" name="l04098"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#aceb199abe298b3629994e44fcf63dfb0"> 4098</a></span><span class="preprocessor">#define CSR_MMSC_CFG_VCCTL_GET(x) (((uint32_t)(x) &amp; CSR_MMSC_CFG_VCCTL_MASK) &gt;&gt; CSR_MMSC_CFG_VCCTL_SHIFT)</span></div>
<div class="line"><a id="l04099" name="l04099"></a><span class="lineno"> 4099</span> </div>
<div class="line"><a id="l04100" name="l04100"></a><span class="lineno"> 4100</span><span class="comment">/*</span></div>
<div class="line"><a id="l04101" name="l04101"></a><span class="lineno"> 4101</span><span class="comment"> * EFHW (RO)</span></div>
<div class="line"><a id="l04102" name="l04102"></a><span class="lineno"> 4102</span><span class="comment"> *</span></div>
<div class="line"><a id="l04103" name="l04103"></a><span class="lineno"> 4103</span><span class="comment"> * Indicates the support of FLHW and FSHW instructions</span></div>
<div class="line"><a id="l04104" name="l04104"></a><span class="lineno"> 4104</span><span class="comment"> * 0:FLHW and FSHW instructions are not supported</span></div>
<div class="line"><a id="l04105" name="l04105"></a><span class="lineno"> 4105</span><span class="comment"> * 1:FLHW and FSHW instructions are supported.</span></div>
<div class="line"><a id="l04106" name="l04106"></a><span class="lineno"> 4106</span><span class="comment"> */</span></div>
<div class="line"><a id="l04107" name="l04107"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#aeba365ee534a44a78f317a5f01799e32"> 4107</a></span><span class="preprocessor">#define CSR_MMSC_CFG_EFHW_MASK (0x20000UL)</span></div>
<div class="line"><a id="l04108" name="l04108"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#aa0254de6533edef776d2bd37edf3cc0f"> 4108</a></span><span class="preprocessor">#define CSR_MMSC_CFG_EFHW_SHIFT (17U)</span></div>
<div class="line"><a id="l04109" name="l04109"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a5f3e43b5a75a153d9b9e28c6725ecf1c"> 4109</a></span><span class="preprocessor">#define CSR_MMSC_CFG_EFHW_GET(x) (((uint32_t)(x) &amp; CSR_MMSC_CFG_EFHW_MASK) &gt;&gt; CSR_MMSC_CFG_EFHW_SHIFT)</span></div>
<div class="line"><a id="l04110" name="l04110"></a><span class="lineno"> 4110</span> </div>
<div class="line"><a id="l04111" name="l04111"></a><span class="lineno"> 4111</span><span class="comment">/*</span></div>
<div class="line"><a id="l04112" name="l04112"></a><span class="lineno"> 4112</span><span class="comment"> * CCTLCSR (RO)</span></div>
<div class="line"><a id="l04113" name="l04113"></a><span class="lineno"> 4113</span><span class="comment"> *</span></div>
<div class="line"><a id="l04114" name="l04114"></a><span class="lineno"> 4114</span><span class="comment"> * Indicates the presence of CSRs for CCTL operations.</span></div>
<div class="line"><a id="l04115" name="l04115"></a><span class="lineno"> 4115</span><span class="comment"> * 0:Feature of CSRs for CCTL operations is not supported.</span></div>
<div class="line"><a id="l04116" name="l04116"></a><span class="lineno"> 4116</span><span class="comment"> * 1:Feature of CSRs for CCTL operations is supported.</span></div>
<div class="line"><a id="l04117" name="l04117"></a><span class="lineno"> 4117</span><span class="comment"> */</span></div>
<div class="line"><a id="l04118" name="l04118"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a7fee1d4676aa575f33cb07585f5bcef4"> 4118</a></span><span class="preprocessor">#define CSR_MMSC_CFG_CCTLCSR_MASK (0x10000UL)</span></div>
<div class="line"><a id="l04119" name="l04119"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a36200e7584f283f02ae4be73ce992ffe"> 4119</a></span><span class="preprocessor">#define CSR_MMSC_CFG_CCTLCSR_SHIFT (16U)</span></div>
<div class="line"><a id="l04120" name="l04120"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a6caa629c6f36181d37056a7209520cf2"> 4120</a></span><span class="preprocessor">#define CSR_MMSC_CFG_CCTLCSR_GET(x) (((uint32_t)(x) &amp; CSR_MMSC_CFG_CCTLCSR_MASK) &gt;&gt; CSR_MMSC_CFG_CCTLCSR_SHIFT)</span></div>
<div class="line"><a id="l04121" name="l04121"></a><span class="lineno"> 4121</span> </div>
<div class="line"><a id="l04122" name="l04122"></a><span class="lineno"> 4122</span><span class="comment">/*</span></div>
<div class="line"><a id="l04123" name="l04123"></a><span class="lineno"> 4123</span><span class="comment"> * PMNDS (RO)</span></div>
<div class="line"><a id="l04124" name="l04124"></a><span class="lineno"> 4124</span><span class="comment"> *</span></div>
<div class="line"><a id="l04125" name="l04125"></a><span class="lineno"> 4125</span><span class="comment"> * Indicates if Andes-enhanced performance monitoring feature is present or no.</span></div>
<div class="line"><a id="l04126" name="l04126"></a><span class="lineno"> 4126</span><span class="comment"> * 0:Andes-enhanced performance monitoring feature is not supported.</span></div>
<div class="line"><a id="l04127" name="l04127"></a><span class="lineno"> 4127</span><span class="comment"> * 1:Andes-enhanced performance monitoring feature is supported.</span></div>
<div class="line"><a id="l04128" name="l04128"></a><span class="lineno"> 4128</span><span class="comment"> */</span></div>
<div class="line"><a id="l04129" name="l04129"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a0f8e699ebcac2bd18da3027fb7bcbadc"> 4129</a></span><span class="preprocessor">#define CSR_MMSC_CFG_PMNDS_MASK (0x8000U)</span></div>
<div class="line"><a id="l04130" name="l04130"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a842fbe3ed94f7636a8bd2592af685434"> 4130</a></span><span class="preprocessor">#define CSR_MMSC_CFG_PMNDS_SHIFT (15U)</span></div>
<div class="line"><a id="l04131" name="l04131"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a1243f07275abea2bbec47dc6b560a914"> 4131</a></span><span class="preprocessor">#define CSR_MMSC_CFG_PMNDS_GET(x) (((uint32_t)(x) &amp; CSR_MMSC_CFG_PMNDS_MASK) &gt;&gt; CSR_MMSC_CFG_PMNDS_SHIFT)</span></div>
<div class="line"><a id="l04132" name="l04132"></a><span class="lineno"> 4132</span> </div>
<div class="line"><a id="l04133" name="l04133"></a><span class="lineno"> 4133</span><span class="comment">/*</span></div>
<div class="line"><a id="l04134" name="l04134"></a><span class="lineno"> 4134</span><span class="comment"> * LMSLVP (RO)</span></div>
<div class="line"><a id="l04135" name="l04135"></a><span class="lineno"> 4135</span><span class="comment"> *</span></div>
<div class="line"><a id="l04136" name="l04136"></a><span class="lineno"> 4136</span><span class="comment"> * Indicates if local memory slave port is present or not.</span></div>
<div class="line"><a id="l04137" name="l04137"></a><span class="lineno"> 4137</span><span class="comment"> * 0:Local memory slave port is not present.</span></div>
<div class="line"><a id="l04138" name="l04138"></a><span class="lineno"> 4138</span><span class="comment"> * 1:Local memory slave port is implemented.</span></div>
<div class="line"><a id="l04139" name="l04139"></a><span class="lineno"> 4139</span><span class="comment"> */</span></div>
<div class="line"><a id="l04140" name="l04140"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#af612a8cea52d32fb400972f55800aa77"> 4140</a></span><span class="preprocessor">#define CSR_MMSC_CFG_LMSLVP_MASK (0x4000U)</span></div>
<div class="line"><a id="l04141" name="l04141"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a9392ace6f374eeab604e494d6cbb71d9"> 4141</a></span><span class="preprocessor">#define CSR_MMSC_CFG_LMSLVP_SHIFT (14U)</span></div>
<div class="line"><a id="l04142" name="l04142"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#aefa9460f3c541ea888b7bb6429d23d96"> 4142</a></span><span class="preprocessor">#define CSR_MMSC_CFG_LMSLVP_GET(x) (((uint32_t)(x) &amp; CSR_MMSC_CFG_LMSLVP_MASK) &gt;&gt; CSR_MMSC_CFG_LMSLVP_SHIFT)</span></div>
<div class="line"><a id="l04143" name="l04143"></a><span class="lineno"> 4143</span> </div>
<div class="line"><a id="l04144" name="l04144"></a><span class="lineno"> 4144</span><span class="comment">/*</span></div>
<div class="line"><a id="l04145" name="l04145"></a><span class="lineno"> 4145</span><span class="comment"> * EV5PE (RO)</span></div>
<div class="line"><a id="l04146" name="l04146"></a><span class="lineno"> 4146</span><span class="comment"> *</span></div>
<div class="line"><a id="l04147" name="l04147"></a><span class="lineno"> 4147</span><span class="comment"> * Indicates whether AndeStar V5 Performance Extension is implemented or not. D45 always implements AndeStar V5 Performance Extension.</span></div>
<div class="line"><a id="l04148" name="l04148"></a><span class="lineno"> 4148</span><span class="comment"> * 0:Not implemented.</span></div>
<div class="line"><a id="l04149" name="l04149"></a><span class="lineno"> 4149</span><span class="comment"> * 1:Implemented.</span></div>
<div class="line"><a id="l04150" name="l04150"></a><span class="lineno"> 4150</span><span class="comment"> */</span></div>
<div class="line"><a id="l04151" name="l04151"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a1cc13843054fc0befd095304d0fc4a31"> 4151</a></span><span class="preprocessor">#define CSR_MMSC_CFG_EV5PE_MASK (0x2000U)</span></div>
<div class="line"><a id="l04152" name="l04152"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#abe2ff2090b93cc486ec70e8f1145895e"> 4152</a></span><span class="preprocessor">#define CSR_MMSC_CFG_EV5PE_SHIFT (13U)</span></div>
<div class="line"><a id="l04153" name="l04153"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#abe9b5517a134d6b316132c1d2f993613"> 4153</a></span><span class="preprocessor">#define CSR_MMSC_CFG_EV5PE_GET(x) (((uint32_t)(x) &amp; CSR_MMSC_CFG_EV5PE_MASK) &gt;&gt; CSR_MMSC_CFG_EV5PE_SHIFT)</span></div>
<div class="line"><a id="l04154" name="l04154"></a><span class="lineno"> 4154</span> </div>
<div class="line"><a id="l04155" name="l04155"></a><span class="lineno"> 4155</span><span class="comment">/*</span></div>
<div class="line"><a id="l04156" name="l04156"></a><span class="lineno"> 4156</span><span class="comment"> * VPLIC (RO)</span></div>
<div class="line"><a id="l04157" name="l04157"></a><span class="lineno"> 4157</span><span class="comment"> *</span></div>
<div class="line"><a id="l04158" name="l04158"></a><span class="lineno"> 4158</span><span class="comment"> * Indicates whether the Andes Vectored PLIC Extension is implemented or not.</span></div>
<div class="line"><a id="l04159" name="l04159"></a><span class="lineno"> 4159</span><span class="comment"> * 0:Not implemented.</span></div>
<div class="line"><a id="l04160" name="l04160"></a><span class="lineno"> 4160</span><span class="comment"> * 1:Implemented.</span></div>
<div class="line"><a id="l04161" name="l04161"></a><span class="lineno"> 4161</span><span class="comment"> */</span></div>
<div class="line"><a id="l04162" name="l04162"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a15476d6a4bf2d7450c2378376d41d5d3"> 4162</a></span><span class="preprocessor">#define CSR_MMSC_CFG_VPLIC_MASK (0x1000U)</span></div>
<div class="line"><a id="l04163" name="l04163"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a0691573ff04d646bbea007bd255ab7cd"> 4163</a></span><span class="preprocessor">#define CSR_MMSC_CFG_VPLIC_SHIFT (12U)</span></div>
<div class="line"><a id="l04164" name="l04164"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a3e794ada37159fe017f3eddd57888a5d"> 4164</a></span><span class="preprocessor">#define CSR_MMSC_CFG_VPLIC_GET(x) (((uint32_t)(x) &amp; CSR_MMSC_CFG_VPLIC_MASK) &gt;&gt; CSR_MMSC_CFG_VPLIC_SHIFT)</span></div>
<div class="line"><a id="l04165" name="l04165"></a><span class="lineno"> 4165</span> </div>
<div class="line"><a id="l04166" name="l04166"></a><span class="lineno"> 4166</span><span class="comment">/*</span></div>
<div class="line"><a id="l04167" name="l04167"></a><span class="lineno"> 4167</span><span class="comment"> * ACE (RO)</span></div>
<div class="line"><a id="l04168" name="l04168"></a><span class="lineno"> 4168</span><span class="comment"> *</span></div>
<div class="line"><a id="l04169" name="l04169"></a><span class="lineno"> 4169</span><span class="comment"> * Indicates whether the Andes StackSafe hardware stack protection extension is implemented or not.</span></div>
<div class="line"><a id="l04170" name="l04170"></a><span class="lineno"> 4170</span><span class="comment"> * 0:Not implemented.</span></div>
<div class="line"><a id="l04171" name="l04171"></a><span class="lineno"> 4171</span><span class="comment"> * 1:Implemented.</span></div>
<div class="line"><a id="l04172" name="l04172"></a><span class="lineno"> 4172</span><span class="comment"> */</span></div>
<div class="line"><a id="l04173" name="l04173"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#ac77c5b004f2e50449b251fbf59d6939a"> 4173</a></span><span class="preprocessor">#define CSR_MMSC_CFG_ACE_MASK (0x40U)</span></div>
<div class="line"><a id="l04174" name="l04174"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#abc092bbaca0d7654c8e8f170de304b28"> 4174</a></span><span class="preprocessor">#define CSR_MMSC_CFG_ACE_SHIFT (6U)</span></div>
<div class="line"><a id="l04175" name="l04175"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a1a4b13d15954f4e937cc4462c3611b84"> 4175</a></span><span class="preprocessor">#define CSR_MMSC_CFG_ACE_GET(x) (((uint32_t)(x) &amp; CSR_MMSC_CFG_ACE_MASK) &gt;&gt; CSR_MMSC_CFG_ACE_SHIFT)</span></div>
<div class="line"><a id="l04176" name="l04176"></a><span class="lineno"> 4176</span> </div>
<div class="line"><a id="l04177" name="l04177"></a><span class="lineno"> 4177</span><span class="comment">/*</span></div>
<div class="line"><a id="l04178" name="l04178"></a><span class="lineno"> 4178</span><span class="comment"> * HSP (RO)</span></div>
<div class="line"><a id="l04179" name="l04179"></a><span class="lineno"> 4179</span><span class="comment"> *</span></div>
<div class="line"><a id="l04180" name="l04180"></a><span class="lineno"> 4180</span><span class="comment"> * Indicates whether the Andes PowerBrake (Performance Throttling) power/performance scaling extension is implemented or not.</span></div>
<div class="line"><a id="l04181" name="l04181"></a><span class="lineno"> 4181</span><span class="comment"> * 0:Not implemented.</span></div>
<div class="line"><a id="l04182" name="l04182"></a><span class="lineno"> 4182</span><span class="comment"> * 1:Implemented.</span></div>
<div class="line"><a id="l04183" name="l04183"></a><span class="lineno"> 4183</span><span class="comment"> */</span></div>
<div class="line"><a id="l04184" name="l04184"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#ad013ca6458d53c720c742a9f2a387335"> 4184</a></span><span class="preprocessor">#define CSR_MMSC_CFG_HSP_MASK (0x20U)</span></div>
<div class="line"><a id="l04185" name="l04185"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#ad983ba8827ab715dc249f30ececd5632"> 4185</a></span><span class="preprocessor">#define CSR_MMSC_CFG_HSP_SHIFT (5U)</span></div>
<div class="line"><a id="l04186" name="l04186"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#ad99d4654fb14a24fddb1550219427686"> 4186</a></span><span class="preprocessor">#define CSR_MMSC_CFG_HSP_GET(x) (((uint32_t)(x) &amp; CSR_MMSC_CFG_HSP_MASK) &gt;&gt; CSR_MMSC_CFG_HSP_SHIFT)</span></div>
<div class="line"><a id="l04187" name="l04187"></a><span class="lineno"> 4187</span> </div>
<div class="line"><a id="l04188" name="l04188"></a><span class="lineno"> 4188</span><span class="comment">/*</span></div>
<div class="line"><a id="l04189" name="l04189"></a><span class="lineno"> 4189</span><span class="comment"> * PFT (RO)</span></div>
<div class="line"><a id="l04190" name="l04190"></a><span class="lineno"> 4190</span><span class="comment"> *</span></div>
<div class="line"><a id="l04191" name="l04191"></a><span class="lineno"> 4191</span><span class="comment"> * Indicates whether the Andes PowerBrake (Performance Throttling) power/performance scaling extension is implemented or not</span></div>
<div class="line"><a id="l04192" name="l04192"></a><span class="lineno"> 4192</span><span class="comment"> * 0:Not implemented.</span></div>
<div class="line"><a id="l04193" name="l04193"></a><span class="lineno"> 4193</span><span class="comment"> * 1:Implemented.</span></div>
<div class="line"><a id="l04194" name="l04194"></a><span class="lineno"> 4194</span><span class="comment"> */</span></div>
<div class="line"><a id="l04195" name="l04195"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#adf62310277229f376065344e5862a0c4"> 4195</a></span><span class="preprocessor">#define CSR_MMSC_CFG_PFT_MASK (0x10U)</span></div>
<div class="line"><a id="l04196" name="l04196"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a445487e5e88645501b1c1d8ae1c6c76f"> 4196</a></span><span class="preprocessor">#define CSR_MMSC_CFG_PFT_SHIFT (4U)</span></div>
<div class="line"><a id="l04197" name="l04197"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a4bd8b8e8a8c2202d1d05ed5f91e7535b"> 4197</a></span><span class="preprocessor">#define CSR_MMSC_CFG_PFT_GET(x) (((uint32_t)(x) &amp; CSR_MMSC_CFG_PFT_MASK) &gt;&gt; CSR_MMSC_CFG_PFT_SHIFT)</span></div>
<div class="line"><a id="l04198" name="l04198"></a><span class="lineno"> 4198</span> </div>
<div class="line"><a id="l04199" name="l04199"></a><span class="lineno"> 4199</span><span class="comment">/*</span></div>
<div class="line"><a id="l04200" name="l04200"></a><span class="lineno"> 4200</span><span class="comment"> * ECD (RO)</span></div>
<div class="line"><a id="l04201" name="l04201"></a><span class="lineno"> 4201</span><span class="comment"> *</span></div>
<div class="line"><a id="l04202" name="l04202"></a><span class="lineno"> 4202</span><span class="comment"> * Indicates whether the Andes CoDense Extension is implemented or not.</span></div>
<div class="line"><a id="l04203" name="l04203"></a><span class="lineno"> 4203</span><span class="comment"> * 0:Not implemented.</span></div>
<div class="line"><a id="l04204" name="l04204"></a><span class="lineno"> 4204</span><span class="comment"> * 1:Implemented.</span></div>
<div class="line"><a id="l04205" name="l04205"></a><span class="lineno"> 4205</span><span class="comment"> */</span></div>
<div class="line"><a id="l04206" name="l04206"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a6e6a9d2f71c9bc4013209d72436a9ea8"> 4206</a></span><span class="preprocessor">#define CSR_MMSC_CFG_ECD_MASK (0x8U)</span></div>
<div class="line"><a id="l04207" name="l04207"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a519337f34b2ac0ae290e41cb677a3872"> 4207</a></span><span class="preprocessor">#define CSR_MMSC_CFG_ECD_SHIFT (3U)</span></div>
<div class="line"><a id="l04208" name="l04208"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a39a9d2da09059a868b76973b905dbbcc"> 4208</a></span><span class="preprocessor">#define CSR_MMSC_CFG_ECD_GET(x) (((uint32_t)(x) &amp; CSR_MMSC_CFG_ECD_MASK) &gt;&gt; CSR_MMSC_CFG_ECD_SHIFT)</span></div>
<div class="line"><a id="l04209" name="l04209"></a><span class="lineno"> 4209</span> </div>
<div class="line"><a id="l04210" name="l04210"></a><span class="lineno"> 4210</span><span class="comment">/*</span></div>
<div class="line"><a id="l04211" name="l04211"></a><span class="lineno"> 4211</span><span class="comment"> * TLB_ECC (RO)</span></div>
<div class="line"><a id="l04212" name="l04212"></a><span class="lineno"> 4212</span><span class="comment"> *</span></div>
<div class="line"><a id="l04213" name="l04213"></a><span class="lineno"> 4213</span><span class="comment"> * TLB parity/ECC support configuration.</span></div>
<div class="line"><a id="l04214" name="l04214"></a><span class="lineno"> 4214</span><span class="comment"> * 0:No parity/ECC</span></div>
<div class="line"><a id="l04215" name="l04215"></a><span class="lineno"> 4215</span><span class="comment"> * 1:Parity</span></div>
<div class="line"><a id="l04216" name="l04216"></a><span class="lineno"> 4216</span><span class="comment"> * 2:ECC</span></div>
<div class="line"><a id="l04217" name="l04217"></a><span class="lineno"> 4217</span><span class="comment"> * 3:Reserved</span></div>
<div class="line"><a id="l04218" name="l04218"></a><span class="lineno"> 4218</span><span class="comment"> */</span></div>
<div class="line"><a id="l04219" name="l04219"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a263a3a855fa90557afba3a5eec0a1c94"> 4219</a></span><span class="preprocessor">#define CSR_MMSC_CFG_TLB_ECC_MASK (0x6U)</span></div>
<div class="line"><a id="l04220" name="l04220"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a8f7a5b5dd2c88811ba627c3fc1484d99"> 4220</a></span><span class="preprocessor">#define CSR_MMSC_CFG_TLB_ECC_SHIFT (1U)</span></div>
<div class="line"><a id="l04221" name="l04221"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a54fb6f8e245e6416342644d271a2f779"> 4221</a></span><span class="preprocessor">#define CSR_MMSC_CFG_TLB_ECC_GET(x) (((uint32_t)(x) &amp; CSR_MMSC_CFG_TLB_ECC_MASK) &gt;&gt; CSR_MMSC_CFG_TLB_ECC_SHIFT)</span></div>
<div class="line"><a id="l04222" name="l04222"></a><span class="lineno"> 4222</span> </div>
<div class="line"><a id="l04223" name="l04223"></a><span class="lineno"> 4223</span><span class="comment">/*</span></div>
<div class="line"><a id="l04224" name="l04224"></a><span class="lineno"> 4224</span><span class="comment"> * ECC (RO)</span></div>
<div class="line"><a id="l04225" name="l04225"></a><span class="lineno"> 4225</span><span class="comment"> *</span></div>
<div class="line"><a id="l04226" name="l04226"></a><span class="lineno"> 4226</span><span class="comment"> * Indicates whether the parity/ECC soft-error protection is implemented or not.</span></div>
<div class="line"><a id="l04227" name="l04227"></a><span class="lineno"> 4227</span><span class="comment"> * 0:Not implemented.</span></div>
<div class="line"><a id="l04228" name="l04228"></a><span class="lineno"> 4228</span><span class="comment"> * 1:Implemented.</span></div>
<div class="line"><a id="l04229" name="l04229"></a><span class="lineno"> 4229</span><span class="comment"> * The specific parity/ECC scheme used for each protected RAM is specified by the control bits in the following list.</span></div>
<div class="line"><a id="l04230" name="l04230"></a><span class="lineno"> 4230</span><span class="comment"> * micm_cfg.IC_ECC</span></div>
<div class="line"><a id="l04231" name="l04231"></a><span class="lineno"> 4231</span><span class="comment"> * micm_cfg.ILM_ECC</span></div>
<div class="line"><a id="l04232" name="l04232"></a><span class="lineno"> 4232</span><span class="comment"> * mdcm_cfg.DC_ECC</span></div>
<div class="line"><a id="l04233" name="l04233"></a><span class="lineno"> 4233</span><span class="comment"> * mdcm_cfg.DLM_ECC</span></div>
<div class="line"><a id="l04234" name="l04234"></a><span class="lineno"> 4234</span><span class="comment"> * mmsc_cfg.TLB_ECC</span></div>
<div class="line"><a id="l04235" name="l04235"></a><span class="lineno"> 4235</span><span class="comment"> */</span></div>
<div class="line"><a id="l04236" name="l04236"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#ab36fec396222d2b49f3676235f62b5ef"> 4236</a></span><span class="preprocessor">#define CSR_MMSC_CFG_ECC_MASK (0x1U)</span></div>
<div class="line"><a id="l04237" name="l04237"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#ab1c24087b528fefea0d0f0e0da620a52"> 4237</a></span><span class="preprocessor">#define CSR_MMSC_CFG_ECC_SHIFT (0U)</span></div>
<div class="line"><a id="l04238" name="l04238"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a0276a246c6d6401b16ad206827ebf0ba"> 4238</a></span><span class="preprocessor">#define CSR_MMSC_CFG_ECC_GET(x) (((uint32_t)(x) &amp; CSR_MMSC_CFG_ECC_MASK) &gt;&gt; CSR_MMSC_CFG_ECC_SHIFT)</span></div>
<div class="line"><a id="l04239" name="l04239"></a><span class="lineno"> 4239</span> </div>
<div class="line"><a id="l04240" name="l04240"></a><span class="lineno"> 4240</span><span class="comment">/* Bitfield definition for register: MMSC_CFG2 */</span></div>
<div class="line"><a id="l04241" name="l04241"></a><span class="lineno"> 4241</span><span class="comment">/*</span></div>
<div class="line"><a id="l04242" name="l04242"></a><span class="lineno"> 4242</span><span class="comment"> * FINV (RO)</span></div>
<div class="line"><a id="l04243" name="l04243"></a><span class="lineno"> 4243</span><span class="comment"> *</span></div>
<div class="line"><a id="l04244" name="l04244"></a><span class="lineno"> 4244</span><span class="comment"> * Indicates if scalar FPU is implemented in VPU</span></div>
<div class="line"><a id="l04245" name="l04245"></a><span class="lineno"> 4245</span><span class="comment"> * 0:Scalar FPU is not implemented in VPU</span></div>
<div class="line"><a id="l04246" name="l04246"></a><span class="lineno"> 4246</span><span class="comment"> * 1:Scalar FPU is implemented in VPU</span></div>
<div class="line"><a id="l04247" name="l04247"></a><span class="lineno"> 4247</span><span class="comment"> */</span></div>
<div class="line"><a id="l04248" name="l04248"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a018659b9e7d7934af2a78d3bda4c0cc9"> 4248</a></span><span class="preprocessor">#define CSR_MMSC_CFG2_FINV_MASK (0x20U)</span></div>
<div class="line"><a id="l04249" name="l04249"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a0f777447bd33e0c04897034bc2cb8dc3"> 4249</a></span><span class="preprocessor">#define CSR_MMSC_CFG2_FINV_SHIFT (5U)</span></div>
<div class="line"><a id="l04250" name="l04250"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a679f4e6d1d8eb5ed076c1dcee7f8e6bb"> 4250</a></span><span class="preprocessor">#define CSR_MMSC_CFG2_FINV_GET(x) (((uint32_t)(x) &amp; CSR_MMSC_CFG2_FINV_MASK) &gt;&gt; CSR_MMSC_CFG2_FINV_SHIFT)</span></div>
<div class="line"><a id="l04251" name="l04251"></a><span class="lineno"> 4251</span> </div>
<div class="line"><a id="l04252" name="l04252"></a><span class="lineno"> 4252</span><span class="comment">/*</span></div>
<div class="line"><a id="l04253" name="l04253"></a><span class="lineno"> 4253</span><span class="comment"> * ZFH (RO)</span></div>
<div class="line"><a id="l04254" name="l04254"></a><span class="lineno"> 4254</span><span class="comment"> *</span></div>
<div class="line"><a id="l04255" name="l04255"></a><span class="lineno"> 4255</span><span class="comment"> * Indicates if the FP16 half-precision floating-point extension (Zfh) is supported or not.</span></div>
<div class="line"><a id="l04256" name="l04256"></a><span class="lineno"> 4256</span><span class="comment"> * 0:The FP16 extension is not supported.</span></div>
<div class="line"><a id="l04257" name="l04257"></a><span class="lineno"> 4257</span><span class="comment"> * 1:The FP16 extension is supported</span></div>
<div class="line"><a id="l04258" name="l04258"></a><span class="lineno"> 4258</span><span class="comment"> */</span></div>
<div class="line"><a id="l04259" name="l04259"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#ac65bb58695c905db27450a8a3c23815c"> 4259</a></span><span class="preprocessor">#define CSR_MMSC_CFG2_ZFH_MASK (0x2U)</span></div>
<div class="line"><a id="l04260" name="l04260"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#afa75855d931c3a2d0b76fc89bbc13cd5"> 4260</a></span><span class="preprocessor">#define CSR_MMSC_CFG2_ZFH_SHIFT (1U)</span></div>
<div class="line"><a id="l04261" name="l04261"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a40ffd91d89ad8efd07dfff3d369cc5b1"> 4261</a></span><span class="preprocessor">#define CSR_MMSC_CFG2_ZFH_GET(x) (((uint32_t)(x) &amp; CSR_MMSC_CFG2_ZFH_MASK) &gt;&gt; CSR_MMSC_CFG2_ZFH_SHIFT)</span></div>
<div class="line"><a id="l04262" name="l04262"></a><span class="lineno"> 4262</span> </div>
<div class="line"><a id="l04263" name="l04263"></a><span class="lineno"> 4263</span><span class="comment">/*</span></div>
<div class="line"><a id="l04264" name="l04264"></a><span class="lineno"> 4264</span><span class="comment"> * BF16CVT (RO)</span></div>
<div class="line"><a id="l04265" name="l04265"></a><span class="lineno"> 4265</span><span class="comment"> *</span></div>
<div class="line"><a id="l04266" name="l04266"></a><span class="lineno"> 4266</span><span class="comment"> * Indicates if the BFLOAT16 conversion extension</span></div>
<div class="line"><a id="l04267" name="l04267"></a><span class="lineno"> 4267</span><span class="comment"> * is supported or not.</span></div>
<div class="line"><a id="l04268" name="l04268"></a><span class="lineno"> 4268</span><span class="comment"> * 0:The BFLOAT16 conversion extension is not supported</span></div>
<div class="line"><a id="l04269" name="l04269"></a><span class="lineno"> 4269</span><span class="comment"> * 1:The BFLOAT16 conversion extension is supported</span></div>
<div class="line"><a id="l04270" name="l04270"></a><span class="lineno"> 4270</span><span class="comment"> */</span></div>
<div class="line"><a id="l04271" name="l04271"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a96fc6d0abf28cb675058b25d500ae4d0"> 4271</a></span><span class="preprocessor">#define CSR_MMSC_CFG2_BF16CVT_MASK (0x1U)</span></div>
<div class="line"><a id="l04272" name="l04272"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a2a1fe0ee4524637e63602ec4ef11a091"> 4272</a></span><span class="preprocessor">#define CSR_MMSC_CFG2_BF16CVT_SHIFT (0U)</span></div>
<div class="line"><a id="l04273" name="l04273"></a><span class="lineno"><a class="line" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html#a3b3efb46924695505a1dd97a336f6a0b"> 4273</a></span><span class="preprocessor">#define CSR_MMSC_CFG2_BF16CVT_GET(x) (((uint32_t)(x) &amp; CSR_MMSC_CFG2_BF16CVT_MASK) &gt;&gt; CSR_MMSC_CFG2_BF16CVT_SHIFT)</span></div>
<div class="line"><a id="l04274" name="l04274"></a><span class="lineno"> 4274</span> </div>
<div class="line"><a id="l04275" name="l04275"></a><span class="lineno"> 4275</span> </div>
<div class="line"><a id="l04276" name="l04276"></a><span class="lineno"> 4276</span><span class="preprocessor">#endif </span><span class="comment">/* HPM_CSR_H */</span><span class="preprocessor"></span></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_19d806e154b23a5f4c4c08b2e30365a6.html">soc</a></li><li class="navelem"><a class="el" href="dir_9882f0ac8eca87c1245bf7805f5dbd64.html">HPM5300</a></li><li class="navelem"><a class="el" href="dir_4b2b6f60bf83c6dbd3a25222f9693bd2.html">HPM5321</a></li><li class="navelem"><a class="el" href="HPM5300_2HPM5321_2hpm__csr__regs_8h.html">hpm_csr_regs.h</a></li>
    <li class="footer">Generated on Mon Mar 31 2025 13:16:01 for HPM SDK by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.13.2 </li>
  </ul>
</div>
</body>
</html>
