#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Mon Mar 25 16:29:58 2019
# Process ID: 8832
# Current directory: C:/Users/user/Desktop/sobel_zedboard_zybo/sobel_zybo/sobel_zybo.runs/synth_1
# Command line: vivado.exe -log design_1_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl
# Log file: C:/Users/user/Desktop/sobel_zedboard_zybo/sobel_zybo/sobel_zybo.runs/synth_1/design_1_wrapper.vds
# Journal file: C:/Users/user/Desktop/sobel_zedboard_zybo/sobel_zybo/sobel_zybo.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/user/Desktop/sobel_zedboard_zybo/sobel_edge_hls'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/user/Desktop/sobel_zedboard_zybo/vivado_library'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/Vivado/2018.2/data/ip'.
add_files: Time (s): cpu = 00:00:09 ; elapsed = 00:00:17 . Memory (MB): peak = 360.203 ; gain = 49.227
Command: synth_design -top design_1_wrapper -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9520 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 468.594 ; gain = 96.922
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_wrapper' [C:/Users/user/Desktop/sobel_zedboard_zybo/sobel_zybo/sobel_zybo.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:32]
INFO: [Synth 8-3491] module 'design_1' declared at 'C:/Users/user/Desktop/sobel_zedboard_zybo/sobel_zybo/sobel_zybo.srcs/sources_1/bd/design_1/synth/design_1.vhd:14' bound to instance 'design_1_i' of component 'design_1' [C:/Users/user/Desktop/sobel_zedboard_zybo/sobel_zybo/sobel_zybo.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:69]
INFO: [Synth 8-638] synthesizing module 'design_1' [C:/Users/user/Desktop/sobel_zedboard_zybo/sobel_zybo/sobel_zybo.srcs/sources_1/bd/design_1/synth/design_1.vhd:40]
INFO: [Synth 8-3491] module 'design_1_clk_wiz_0' declared at 'C:/Users/user/Desktop/sobel_zedboard_zybo/sobel_zybo/sobel_zybo.runs/synth_1/.Xil/Vivado-8832-userPC/realtime/design_1_clk_wiz_0_stub.vhdl:5' bound to instance 'clk_wiz' of component 'design_1_clk_wiz_0' [C:/Users/user/Desktop/sobel_zedboard_zybo/sobel_zybo/sobel_zybo.srcs/sources_1/bd/design_1/synth/design_1.vhd:308]
INFO: [Synth 8-638] synthesizing module 'design_1_clk_wiz_0' [C:/Users/user/Desktop/sobel_zedboard_zybo/sobel_zybo/sobel_zybo.runs/synth_1/.Xil/Vivado-8832-userPC/realtime/design_1_clk_wiz_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'design_1_dvi2rgb_0_9' declared at 'C:/Users/user/Desktop/sobel_zedboard_zybo/sobel_zybo/sobel_zybo.runs/synth_1/.Xil/Vivado-8832-userPC/realtime/design_1_dvi2rgb_0_9_stub.vhdl:5' bound to instance 'dvi2rgb_0' of component 'design_1_dvi2rgb_0_9' [C:/Users/user/Desktop/sobel_zedboard_zybo/sobel_zybo/sobel_zybo.srcs/sources_1/bd/design_1/synth/design_1.vhd:315]
INFO: [Synth 8-638] synthesizing module 'design_1_dvi2rgb_0_9' [C:/Users/user/Desktop/sobel_zedboard_zybo/sobel_zybo/sobel_zybo.runs/synth_1/.Xil/Vivado-8832-userPC/realtime/design_1_dvi2rgb_0_9_stub.vhdl:30]
INFO: [Synth 8-3491] module 'design_1_xlconstant_0_2' declared at 'C:/Users/user/Desktop/sobel_zedboard_zybo/sobel_zybo/sobel_zybo.runs/synth_1/.Xil/Vivado-8832-userPC/realtime/design_1_xlconstant_0_2_stub.vhdl:5' bound to instance 'one' of component 'design_1_xlconstant_0_2' [C:/Users/user/Desktop/sobel_zedboard_zybo/sobel_zybo/sobel_zybo.srcs/sources_1/bd/design_1/synth/design_1.vhd:337]
INFO: [Synth 8-638] synthesizing module 'design_1_xlconstant_0_2' [C:/Users/user/Desktop/sobel_zedboard_zybo/sobel_zybo/sobel_zybo.runs/synth_1/.Xil/Vivado-8832-userPC/realtime/design_1_xlconstant_0_2_stub.vhdl:12]
INFO: [Synth 8-3491] module 'design_1_rgb2vga_0_1' declared at 'C:/Users/user/Desktop/sobel_zedboard_zybo/sobel_zybo/sobel_zybo.runs/synth_1/.Xil/Vivado-8832-userPC/realtime/design_1_rgb2vga_0_1_stub.vhdl:5' bound to instance 'rgb2vga_0' of component 'design_1_rgb2vga_0_1' [C:/Users/user/Desktop/sobel_zedboard_zybo/sobel_zybo/sobel_zybo.srcs/sources_1/bd/design_1/synth/design_1.vhd:341]
INFO: [Synth 8-638] synthesizing module 'design_1_rgb2vga_0_1' [C:/Users/user/Desktop/sobel_zedboard_zybo/sobel_zybo/sobel_zybo.runs/synth_1/.Xil/Vivado-8832-userPC/realtime/design_1_rgb2vga_0_1_stub.vhdl:21]
INFO: [Synth 8-3491] module 'design_1_sobel_edge_detect_0_1' declared at 'C:/Users/user/Desktop/sobel_zedboard_zybo/sobel_zybo/sobel_zybo.runs/synth_1/.Xil/Vivado-8832-userPC/realtime/design_1_sobel_edge_detect_0_1_stub.vhdl:5' bound to instance 'sobel_edge_detect_0' of component 'design_1_sobel_edge_detect_0_1' [C:/Users/user/Desktop/sobel_zedboard_zybo/sobel_zybo/sobel_zybo.srcs/sources_1/bd/design_1/synth/design_1.vhd:354]
INFO: [Synth 8-638] synthesizing module 'design_1_sobel_edge_detect_0_1' [C:/Users/user/Desktop/sobel_zedboard_zybo/sobel_zybo/sobel_zybo.runs/synth_1/.Xil/Vivado-8832-userPC/realtime/design_1_sobel_edge_detect_0_1_stub.vhdl:35]
INFO: [Synth 8-3491] module 'design_1_v_axi4s_vid_out_0_1' declared at 'C:/Users/user/Desktop/sobel_zedboard_zybo/sobel_zybo/sobel_zybo.runs/synth_1/.Xil/Vivado-8832-userPC/realtime/design_1_v_axi4s_vid_out_0_1_stub.vhdl:5' bound to instance 'v_axi4s_vid_out_0' of component 'design_1_v_axi4s_vid_out_0_1' [C:/Users/user/Desktop/sobel_zedboard_zybo/sobel_zybo/sobel_zybo.srcs/sources_1/bd/design_1/synth/design_1.vhd:381]
INFO: [Synth 8-638] synthesizing module 'design_1_v_axi4s_vid_out_0_1' [C:/Users/user/Desktop/sobel_zedboard_zybo/sobel_zybo/sobel_zybo.runs/synth_1/.Xil/Vivado-8832-userPC/realtime/design_1_v_axi4s_vid_out_0_1_stub.vhdl:39]
INFO: [Synth 8-3491] module 'design_1_v_tc_0_1' declared at 'C:/Users/user/Desktop/sobel_zedboard_zybo/sobel_zybo/sobel_zybo.runs/synth_1/.Xil/Vivado-8832-userPC/realtime/design_1_v_tc_0_1_stub.vhdl:5' bound to instance 'v_tc_0' of component 'design_1_v_tc_0_1' [C:/Users/user/Desktop/sobel_zedboard_zybo/sobel_zybo/sobel_zybo.srcs/sources_1/bd/design_1/synth/design_1.vhd:412]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tc_0_1' [C:/Users/user/Desktop/sobel_zedboard_zybo/sobel_zybo/sobel_zybo.runs/synth_1/.Xil/Vivado-8832-userPC/realtime/design_1_v_tc_0_1_stub.vhdl:27]
INFO: [Synth 8-3491] module 'design_1_v_vid_in_axi4s_0_1' declared at 'C:/Users/user/Desktop/sobel_zedboard_zybo/sobel_zybo/sobel_zybo.runs/synth_1/.Xil/Vivado-8832-userPC/realtime/design_1_v_vid_in_axi4s_0_1_stub.vhdl:5' bound to instance 'v_vid_in_axi4s_0' of component 'design_1_v_vid_in_axi4s_0_1' [C:/Users/user/Desktop/sobel_zedboard_zybo/sobel_zybo/sobel_zybo.srcs/sources_1/bd/design_1/synth/design_1.vhd:431]
INFO: [Synth 8-638] synthesizing module 'design_1_v_vid_in_axi4s_0_1' [C:/Users/user/Desktop/sobel_zedboard_zybo/sobel_zybo/sobel_zybo.runs/synth_1/.Xil/Vivado-8832-userPC/realtime/design_1_v_vid_in_axi4s_0_1_stub.vhdl:37]
INFO: [Synth 8-3491] module 'design_1_xlconstant_0_1' declared at 'C:/Users/user/Desktop/sobel_zedboard_zybo/sobel_zybo/sobel_zybo.runs/synth_1/.Xil/Vivado-8832-userPC/realtime/design_1_xlconstant_0_1_stub.vhdl:5' bound to instance 'zero' of component 'design_1_xlconstant_0_1' [C:/Users/user/Desktop/sobel_zedboard_zybo/sobel_zybo/sobel_zybo.srcs/sources_1/bd/design_1/synth/design_1.vhd:460]
INFO: [Synth 8-638] synthesizing module 'design_1_xlconstant_0_1' [C:/Users/user/Desktop/sobel_zedboard_zybo/sobel_zybo/sobel_zybo.runs/synth_1/.Xil/Vivado-8832-userPC/realtime/design_1_xlconstant_0_1_stub.vhdl:12]
INFO: [Synth 8-256] done synthesizing module 'design_1' (1#1) [C:/Users/user/Desktop/sobel_zedboard_zybo/sobel_zybo/sobel_zybo.srcs/sources_1/bd/design_1/synth/design_1.vhd:40]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'E:/Xilinx/Vivado/Vivado/2018.2/scripts/rt/data/unisim_comp.v:22660' bound to instance 'hdmi_in_ddc_scl_iobuf' of component 'IOBUF' [C:/Users/user/Desktop/sobel_zedboard_zybo/sobel_zybo/sobel_zybo.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:89]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [E:/Xilinx/Vivado/Vivado/2018.2/scripts/rt/data/unisim_comp.v:22660]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (2#1) [E:/Xilinx/Vivado/Vivado/2018.2/scripts/rt/data/unisim_comp.v:22660]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'E:/Xilinx/Vivado/Vivado/2018.2/scripts/rt/data/unisim_comp.v:22660' bound to instance 'hdmi_in_ddc_sda_iobuf' of component 'IOBUF' [C:/Users/user/Desktop/sobel_zedboard_zybo/sobel_zybo/sobel_zybo.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:96]
INFO: [Synth 8-256] done synthesizing module 'design_1_wrapper' (3#1) [C:/Users/user/Desktop/sobel_zedboard_zybo/sobel_zybo/sobel_zybo.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:32]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 520.223 ; gain = 148.551
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 520.223 ; gain = 148.551
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 520.223 ; gain = 148.551
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/user/Desktop/sobel_zedboard_zybo/sobel_zybo/sobel_zybo.srcs/sources_1/bd/design_1/ip/design_1_sobel_edge_detect_0_1/design_1_sobel_edge_detect_0_1/design_1_sobel_edge_detect_0_1_in_context.xdc] for cell 'design_1_i/sobel_edge_detect_0'
Finished Parsing XDC File [c:/Users/user/Desktop/sobel_zedboard_zybo/sobel_zybo/sobel_zybo.srcs/sources_1/bd/design_1/ip/design_1_sobel_edge_detect_0_1/design_1_sobel_edge_detect_0_1/design_1_sobel_edge_detect_0_1_in_context.xdc] for cell 'design_1_i/sobel_edge_detect_0'
Parsing XDC File [c:/Users/user/Desktop/sobel_zedboard_zybo/sobel_zybo/sobel_zybo.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0/design_1_clk_wiz_0/design_1_clk_wiz_0_in_context.xdc] for cell 'design_1_i/clk_wiz'
Finished Parsing XDC File [c:/Users/user/Desktop/sobel_zedboard_zybo/sobel_zybo/sobel_zybo.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0/design_1_clk_wiz_0/design_1_clk_wiz_0_in_context.xdc] for cell 'design_1_i/clk_wiz'
Parsing XDC File [c:/Users/user/Desktop/sobel_zedboard_zybo/sobel_zybo/sobel_zybo.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_0_9/design_1_dvi2rgb_0_9/design_1_dvi2rgb_0_9_in_context.xdc] for cell 'design_1_i/dvi2rgb_0'
Finished Parsing XDC File [c:/Users/user/Desktop/sobel_zedboard_zybo/sobel_zybo/sobel_zybo.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_0_9/design_1_dvi2rgb_0_9/design_1_dvi2rgb_0_9_in_context.xdc] for cell 'design_1_i/dvi2rgb_0'
Parsing XDC File [c:/Users/user/Desktop/sobel_zedboard_zybo/sobel_zybo/sobel_zybo.srcs/sources_1/bd/design_1/ip/design_1_v_vid_in_axi4s_0_1/design_1_v_vid_in_axi4s_0_1/design_1_v_vid_in_axi4s_0_1_in_context.xdc] for cell 'design_1_i/v_vid_in_axi4s_0'
Finished Parsing XDC File [c:/Users/user/Desktop/sobel_zedboard_zybo/sobel_zybo/sobel_zybo.srcs/sources_1/bd/design_1/ip/design_1_v_vid_in_axi4s_0_1/design_1_v_vid_in_axi4s_0_1/design_1_v_vid_in_axi4s_0_1_in_context.xdc] for cell 'design_1_i/v_vid_in_axi4s_0'
Parsing XDC File [c:/Users/user/Desktop/sobel_zedboard_zybo/sobel_zybo/sobel_zybo.srcs/sources_1/bd/design_1/ip/design_1_v_axi4s_vid_out_0_1/design_1_v_axi4s_vid_out_0_1/design_1_v_axi4s_vid_out_0_1_in_context.xdc] for cell 'design_1_i/v_axi4s_vid_out_0'
Finished Parsing XDC File [c:/Users/user/Desktop/sobel_zedboard_zybo/sobel_zybo/sobel_zybo.srcs/sources_1/bd/design_1/ip/design_1_v_axi4s_vid_out_0_1/design_1_v_axi4s_vid_out_0_1/design_1_v_axi4s_vid_out_0_1_in_context.xdc] for cell 'design_1_i/v_axi4s_vid_out_0'
Parsing XDC File [c:/Users/user/Desktop/sobel_zedboard_zybo/sobel_zybo/sobel_zybo.srcs/sources_1/bd/design_1/ip/design_1_v_tc_0_1/design_1_v_tc_0_1/design_1_v_tc_0_1_in_context.xdc] for cell 'design_1_i/v_tc_0'
Finished Parsing XDC File [c:/Users/user/Desktop/sobel_zedboard_zybo/sobel_zybo/sobel_zybo.srcs/sources_1/bd/design_1/ip/design_1_v_tc_0_1/design_1_v_tc_0_1/design_1_v_tc_0_1_in_context.xdc] for cell 'design_1_i/v_tc_0'
Parsing XDC File [c:/Users/user/Desktop/sobel_zedboard_zybo/sobel_zybo/sobel_zybo.srcs/sources_1/bd/design_1/ip/design_1_rgb2vga_0_1/design_1_rgb2vga_0_1/design_1_rgb2vga_0_1_in_context.xdc] for cell 'design_1_i/rgb2vga_0'
Finished Parsing XDC File [c:/Users/user/Desktop/sobel_zedboard_zybo/sobel_zybo/sobel_zybo.srcs/sources_1/bd/design_1/ip/design_1_rgb2vga_0_1/design_1_rgb2vga_0_1/design_1_rgb2vga_0_1_in_context.xdc] for cell 'design_1_i/rgb2vga_0'
Parsing XDC File [c:/Users/user/Desktop/sobel_zedboard_zybo/sobel_zybo/sobel_zybo.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_1/design_1_xlconstant_0_1/design_1_xlconstant_0_1_in_context.xdc] for cell 'design_1_i/zero'
Finished Parsing XDC File [c:/Users/user/Desktop/sobel_zedboard_zybo/sobel_zybo/sobel_zybo.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_1/design_1_xlconstant_0_1/design_1_xlconstant_0_1_in_context.xdc] for cell 'design_1_i/zero'
Parsing XDC File [c:/Users/user/Desktop/sobel_zedboard_zybo/sobel_zybo/sobel_zybo.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_2/design_1_xlconstant_0_2/design_1_xlconstant_0_2_in_context.xdc] for cell 'design_1_i/one'
Finished Parsing XDC File [c:/Users/user/Desktop/sobel_zedboard_zybo/sobel_zybo/sobel_zybo.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_2/design_1_xlconstant_0_2/design_1_xlconstant_0_2_in_context.xdc] for cell 'design_1_i/one'
Parsing XDC File [C:/Users/user/Desktop/sobel_zedboard_zybo/sobel_zybo/sobel_zybo.srcs/constrs_1/new/constraint_zybo.xdc]
Finished Parsing XDC File [C:/Users/user/Desktop/sobel_zedboard_zybo/sobel_zybo/sobel_zybo.srcs/constrs_1/new/constraint_zybo.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/user/Desktop/sobel_zedboard_zybo/sobel_zybo/sobel_zybo.srcs/constrs_1/new/constraint_zybo.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/user/Desktop/sobel_zedboard_zybo/sobel_zybo/sobel_zybo.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/user/Desktop/sobel_zedboard_zybo/sobel_zybo/sobel_zybo.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.068 . Memory (MB): peak = 810.520 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'design_1_i/sobel_edge_detect_0' at clock pin 'ap_clk' is different from the actual clock period '6.060', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'design_1_i/v_axi4s_vid_out_0' at clock pin 'aclk' is different from the actual clock period '6.060', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'design_1_i/v_tc_0' at clock pin 'clk' is different from the actual clock period '6.060', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'design_1_i/v_vid_in_axi4s_0' at clock pin 'aclk' is different from the actual clock period '6.060', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:32 ; elapsed = 00:00:39 . Memory (MB): peak = 810.520 ; gain = 438.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:32 ; elapsed = 00:00:39 . Memory (MB): peak = 810.520 ; gain = 438.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sys_clock. (constraint file  c:/Users/user/Desktop/sobel_zedboard_zybo/sobel_zybo/sobel_zybo.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0/design_1_clk_wiz_0/design_1_clk_wiz_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clock. (constraint file  c:/Users/user/Desktop/sobel_zedboard_zybo/sobel_zybo/sobel_zybo.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0/design_1_clk_wiz_0/design_1_clk_wiz_0_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_in_clk_n. (constraint file  c:/Users/user/Desktop/sobel_zedboard_zybo/sobel_zybo/sobel_zybo.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_0_9/design_1_dvi2rgb_0_9/design_1_dvi2rgb_0_9_in_context.xdc, line 2).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_in_clk_n. (constraint file  c:/Users/user/Desktop/sobel_zedboard_zybo/sobel_zybo/sobel_zybo.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_0_9/design_1_dvi2rgb_0_9/design_1_dvi2rgb_0_9_in_context.xdc, line 3).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_in_clk_p. (constraint file  c:/Users/user/Desktop/sobel_zedboard_zybo/sobel_zybo/sobel_zybo.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_0_9/design_1_dvi2rgb_0_9/design_1_dvi2rgb_0_9_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_in_clk_p. (constraint file  c:/Users/user/Desktop/sobel_zedboard_zybo/sobel_zybo/sobel_zybo.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_0_9/design_1_dvi2rgb_0_9/design_1_dvi2rgb_0_9_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_in_data_n[0]. (constraint file  c:/Users/user/Desktop/sobel_zedboard_zybo/sobel_zybo/sobel_zybo.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_0_9/design_1_dvi2rgb_0_9/design_1_dvi2rgb_0_9_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_in_data_n[0]. (constraint file  c:/Users/user/Desktop/sobel_zedboard_zybo/sobel_zybo/sobel_zybo.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_0_9/design_1_dvi2rgb_0_9/design_1_dvi2rgb_0_9_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_in_data_n[1]. (constraint file  c:/Users/user/Desktop/sobel_zedboard_zybo/sobel_zybo/sobel_zybo.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_0_9/design_1_dvi2rgb_0_9/design_1_dvi2rgb_0_9_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_in_data_n[1]. (constraint file  c:/Users/user/Desktop/sobel_zedboard_zybo/sobel_zybo/sobel_zybo.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_0_9/design_1_dvi2rgb_0_9/design_1_dvi2rgb_0_9_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_in_data_n[2]. (constraint file  c:/Users/user/Desktop/sobel_zedboard_zybo/sobel_zybo/sobel_zybo.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_0_9/design_1_dvi2rgb_0_9/design_1_dvi2rgb_0_9_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_in_data_n[2]. (constraint file  c:/Users/user/Desktop/sobel_zedboard_zybo/sobel_zybo/sobel_zybo.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_0_9/design_1_dvi2rgb_0_9/design_1_dvi2rgb_0_9_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_in_data_p[0]. (constraint file  c:/Users/user/Desktop/sobel_zedboard_zybo/sobel_zybo/sobel_zybo.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_0_9/design_1_dvi2rgb_0_9/design_1_dvi2rgb_0_9_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_in_data_p[0]. (constraint file  c:/Users/user/Desktop/sobel_zedboard_zybo/sobel_zybo/sobel_zybo.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_0_9/design_1_dvi2rgb_0_9/design_1_dvi2rgb_0_9_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_in_data_p[1]. (constraint file  c:/Users/user/Desktop/sobel_zedboard_zybo/sobel_zybo/sobel_zybo.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_0_9/design_1_dvi2rgb_0_9/design_1_dvi2rgb_0_9_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_in_data_p[1]. (constraint file  c:/Users/user/Desktop/sobel_zedboard_zybo/sobel_zybo/sobel_zybo.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_0_9/design_1_dvi2rgb_0_9/design_1_dvi2rgb_0_9_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_in_data_p[2]. (constraint file  c:/Users/user/Desktop/sobel_zedboard_zybo/sobel_zybo/sobel_zybo.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_0_9/design_1_dvi2rgb_0_9/design_1_dvi2rgb_0_9_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_in_data_p[2]. (constraint file  c:/Users/user/Desktop/sobel_zedboard_zybo/sobel_zybo/sobel_zybo.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_0_9/design_1_dvi2rgb_0_9/design_1_dvi2rgb_0_9_in_context.xdc, line 17).
Applied set_property DONT_TOUCH = true for design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/sobel_edge_detect_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/clk_wiz. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/dvi2rgb_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/v_vid_in_axi4s_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/v_axi4s_vid_out_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/v_tc_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/rgb2vga_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/zero. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/one. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:32 ; elapsed = 00:00:39 . Memory (MB): peak = 810.520 ; gain = 438.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:32 ; elapsed = 00:00:40 . Memory (MB): peak = 810.520 ; gain = 438.848
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:00:42 . Memory (MB): peak = 810.520 ; gain = 438.848
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/clk_wiz/clk_out1' to pin 'design_1_i/clk_wiz/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/dvi2rgb_0/PixelClk' to pin 'design_1_i/dvi2rgb_0/bbstub_PixelClk/O'
INFO: [Synth 8-5819] Moved 2 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:00 ; elapsed = 00:01:12 . Memory (MB): peak = 845.707 ; gain = 474.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:00 ; elapsed = 00:01:12 . Memory (MB): peak = 845.770 ; gain = 474.098
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:01 ; elapsed = 00:01:12 . Memory (MB): peak = 845.914 ; gain = 474.242
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:04 ; elapsed = 00:01:16 . Memory (MB): peak = 847.414 ; gain = 475.742
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:04 ; elapsed = 00:01:16 . Memory (MB): peak = 847.414 ; gain = 475.742
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:04 ; elapsed = 00:01:16 . Memory (MB): peak = 847.414 ; gain = 475.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:04 ; elapsed = 00:01:16 . Memory (MB): peak = 847.414 ; gain = 475.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:04 ; elapsed = 00:01:16 . Memory (MB): peak = 847.414 ; gain = 475.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:04 ; elapsed = 00:01:16 . Memory (MB): peak = 847.414 ; gain = 475.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-------------------------------+----------+
|      |BlackBox name                  |Instances |
+------+-------------------------------+----------+
|1     |design_1_clk_wiz_0             |         1|
|2     |design_1_dvi2rgb_0_9           |         1|
|3     |design_1_xlconstant_0_2        |         1|
|4     |design_1_rgb2vga_0_1           |         1|
|5     |design_1_sobel_edge_detect_0_1 |         1|
|6     |design_1_v_axi4s_vid_out_0_1   |         1|
|7     |design_1_v_tc_0_1              |         1|
|8     |design_1_v_vid_in_axi4s_0_1    |         1|
|9     |design_1_xlconstant_0_1        |         1|
+------+-------------------------------+----------+

Report Cell Usage: 
+------+--------------------------------------+------+
|      |Cell                                  |Count |
+------+--------------------------------------+------+
|1     |design_1_clk_wiz_0_bbox_0             |     1|
|2     |design_1_dvi2rgb_0_9_bbox_1           |     1|
|3     |design_1_rgb2vga_0_1_bbox_3           |     1|
|4     |design_1_sobel_edge_detect_0_1_bbox_4 |     1|
|5     |design_1_v_axi4s_vid_out_0_1_bbox_5   |     1|
|6     |design_1_v_tc_0_1_bbox_6              |     1|
|7     |design_1_v_vid_in_axi4s_0_1_bbox_7    |     1|
|8     |design_1_xlconstant_0_1_bbox_8        |     1|
|9     |design_1_xlconstant_0_2_bbox_2        |     1|
|10    |IOBUF                                 |     2|
|11    |OBUF                                  |    19|
+------+--------------------------------------+------+

Report Instance Areas: 
+------+-------------+---------+------+
|      |Instance     |Module   |Cells |
+------+-------------+---------+------+
|1     |top          |         |   224|
|2     |  design_1_i |design_1 |   203|
+------+-------------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:04 ; elapsed = 00:01:16 . Memory (MB): peak = 847.414 ; gain = 475.742
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:39 ; elapsed = 00:00:53 . Memory (MB): peak = 847.414 ; gain = 185.445
Synthesis Optimization Complete : Time (s): cpu = 00:01:04 ; elapsed = 00:01:16 . Memory (MB): peak = 847.418 ; gain = 475.742
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
48 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:08 ; elapsed = 00:01:21 . Memory (MB): peak = 865.703 ; gain = 505.500
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/user/Desktop/sobel_zedboard_zybo/sobel_zybo/sobel_zybo.runs/synth_1/design_1_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 866.008 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Mar 25 16:31:56 2019...
