
stm32_bp.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001bc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000daa8  080001bc  080001bc  000011bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000b8  0800dc64  0800dc64  0000ec64  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800dd1c  0800dd1c  0000f10c  2**0
                  CONTENTS
  4 .ARM          00000008  0800dd1c  0800dd1c  0000ed1c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800dd24  0800dd24  0000f10c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800dd24  0800dd24  0000ed24  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800dd28  0800dd28  0000ed28  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000010c  20000000  0800dd2c  0000f000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000054a0  2000010c  0800de38  0000f10c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200055ac  0800de38  0000f5ac  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000f10c  2**0
                  CONTENTS, READONLY
 12 .debug_info   000247c5  00000000  00000000  0000f13c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004e45  00000000  00000000  00033901  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001c68  00000000  00000000  00038748  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001606  00000000  00000000  0003a3b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002ff2b  00000000  00000000  0003b9b6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00023945  00000000  00000000  0006b8e1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0011d9ba  00000000  00000000  0008f226  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001acbe0  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000077bc  00000000  00000000  001acc24  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000066  00000000  00000000  001b43e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001bc <__do_global_dtors_aux>:
 80001bc:	b510      	push	{r4, lr}
 80001be:	4c05      	ldr	r4, [pc, #20]	@ (80001d4 <__do_global_dtors_aux+0x18>)
 80001c0:	7823      	ldrb	r3, [r4, #0]
 80001c2:	b933      	cbnz	r3, 80001d2 <__do_global_dtors_aux+0x16>
 80001c4:	4b04      	ldr	r3, [pc, #16]	@ (80001d8 <__do_global_dtors_aux+0x1c>)
 80001c6:	b113      	cbz	r3, 80001ce <__do_global_dtors_aux+0x12>
 80001c8:	4804      	ldr	r0, [pc, #16]	@ (80001dc <__do_global_dtors_aux+0x20>)
 80001ca:	f3af 8000 	nop.w
 80001ce:	2301      	movs	r3, #1
 80001d0:	7023      	strb	r3, [r4, #0]
 80001d2:	bd10      	pop	{r4, pc}
 80001d4:	2000010c 	.word	0x2000010c
 80001d8:	00000000 	.word	0x00000000
 80001dc:	0800dc4c 	.word	0x0800dc4c

080001e0 <frame_dummy>:
 80001e0:	b508      	push	{r3, lr}
 80001e2:	4b03      	ldr	r3, [pc, #12]	@ (80001f0 <frame_dummy+0x10>)
 80001e4:	b11b      	cbz	r3, 80001ee <frame_dummy+0xe>
 80001e6:	4903      	ldr	r1, [pc, #12]	@ (80001f4 <frame_dummy+0x14>)
 80001e8:	4803      	ldr	r0, [pc, #12]	@ (80001f8 <frame_dummy+0x18>)
 80001ea:	f3af 8000 	nop.w
 80001ee:	bd08      	pop	{r3, pc}
 80001f0:	00000000 	.word	0x00000000
 80001f4:	20000110 	.word	0x20000110
 80001f8:	0800dc4c 	.word	0x0800dc4c

080001fc <__aeabi_uldivmod>:
 80001fc:	b953      	cbnz	r3, 8000214 <__aeabi_uldivmod+0x18>
 80001fe:	b94a      	cbnz	r2, 8000214 <__aeabi_uldivmod+0x18>
 8000200:	2900      	cmp	r1, #0
 8000202:	bf08      	it	eq
 8000204:	2800      	cmpeq	r0, #0
 8000206:	bf1c      	itt	ne
 8000208:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 800020c:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000210:	f000 b96a 	b.w	80004e8 <__aeabi_idiv0>
 8000214:	f1ad 0c08 	sub.w	ip, sp, #8
 8000218:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800021c:	f000 f806 	bl	800022c <__udivmoddi4>
 8000220:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000224:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000228:	b004      	add	sp, #16
 800022a:	4770      	bx	lr

0800022c <__udivmoddi4>:
 800022c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000230:	9d08      	ldr	r5, [sp, #32]
 8000232:	460c      	mov	r4, r1
 8000234:	2b00      	cmp	r3, #0
 8000236:	d14e      	bne.n	80002d6 <__udivmoddi4+0xaa>
 8000238:	4694      	mov	ip, r2
 800023a:	458c      	cmp	ip, r1
 800023c:	4686      	mov	lr, r0
 800023e:	fab2 f282 	clz	r2, r2
 8000242:	d962      	bls.n	800030a <__udivmoddi4+0xde>
 8000244:	b14a      	cbz	r2, 800025a <__udivmoddi4+0x2e>
 8000246:	f1c2 0320 	rsb	r3, r2, #32
 800024a:	4091      	lsls	r1, r2
 800024c:	fa20 f303 	lsr.w	r3, r0, r3
 8000250:	fa0c fc02 	lsl.w	ip, ip, r2
 8000254:	4319      	orrs	r1, r3
 8000256:	fa00 fe02 	lsl.w	lr, r0, r2
 800025a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800025e:	fa1f f68c 	uxth.w	r6, ip
 8000262:	fbb1 f4f7 	udiv	r4, r1, r7
 8000266:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800026a:	fb07 1114 	mls	r1, r7, r4, r1
 800026e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000272:	fb04 f106 	mul.w	r1, r4, r6
 8000276:	4299      	cmp	r1, r3
 8000278:	d90a      	bls.n	8000290 <__udivmoddi4+0x64>
 800027a:	eb1c 0303 	adds.w	r3, ip, r3
 800027e:	f104 30ff 	add.w	r0, r4, #4294967295	@ 0xffffffff
 8000282:	f080 8112 	bcs.w	80004aa <__udivmoddi4+0x27e>
 8000286:	4299      	cmp	r1, r3
 8000288:	f240 810f 	bls.w	80004aa <__udivmoddi4+0x27e>
 800028c:	3c02      	subs	r4, #2
 800028e:	4463      	add	r3, ip
 8000290:	1a59      	subs	r1, r3, r1
 8000292:	fa1f f38e 	uxth.w	r3, lr
 8000296:	fbb1 f0f7 	udiv	r0, r1, r7
 800029a:	fb07 1110 	mls	r1, r7, r0, r1
 800029e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002a2:	fb00 f606 	mul.w	r6, r0, r6
 80002a6:	429e      	cmp	r6, r3
 80002a8:	d90a      	bls.n	80002c0 <__udivmoddi4+0x94>
 80002aa:	eb1c 0303 	adds.w	r3, ip, r3
 80002ae:	f100 31ff 	add.w	r1, r0, #4294967295	@ 0xffffffff
 80002b2:	f080 80fc 	bcs.w	80004ae <__udivmoddi4+0x282>
 80002b6:	429e      	cmp	r6, r3
 80002b8:	f240 80f9 	bls.w	80004ae <__udivmoddi4+0x282>
 80002bc:	4463      	add	r3, ip
 80002be:	3802      	subs	r0, #2
 80002c0:	1b9b      	subs	r3, r3, r6
 80002c2:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 80002c6:	2100      	movs	r1, #0
 80002c8:	b11d      	cbz	r5, 80002d2 <__udivmoddi4+0xa6>
 80002ca:	40d3      	lsrs	r3, r2
 80002cc:	2200      	movs	r2, #0
 80002ce:	e9c5 3200 	strd	r3, r2, [r5]
 80002d2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002d6:	428b      	cmp	r3, r1
 80002d8:	d905      	bls.n	80002e6 <__udivmoddi4+0xba>
 80002da:	b10d      	cbz	r5, 80002e0 <__udivmoddi4+0xb4>
 80002dc:	e9c5 0100 	strd	r0, r1, [r5]
 80002e0:	2100      	movs	r1, #0
 80002e2:	4608      	mov	r0, r1
 80002e4:	e7f5      	b.n	80002d2 <__udivmoddi4+0xa6>
 80002e6:	fab3 f183 	clz	r1, r3
 80002ea:	2900      	cmp	r1, #0
 80002ec:	d146      	bne.n	800037c <__udivmoddi4+0x150>
 80002ee:	42a3      	cmp	r3, r4
 80002f0:	d302      	bcc.n	80002f8 <__udivmoddi4+0xcc>
 80002f2:	4290      	cmp	r0, r2
 80002f4:	f0c0 80f0 	bcc.w	80004d8 <__udivmoddi4+0x2ac>
 80002f8:	1a86      	subs	r6, r0, r2
 80002fa:	eb64 0303 	sbc.w	r3, r4, r3
 80002fe:	2001      	movs	r0, #1
 8000300:	2d00      	cmp	r5, #0
 8000302:	d0e6      	beq.n	80002d2 <__udivmoddi4+0xa6>
 8000304:	e9c5 6300 	strd	r6, r3, [r5]
 8000308:	e7e3      	b.n	80002d2 <__udivmoddi4+0xa6>
 800030a:	2a00      	cmp	r2, #0
 800030c:	f040 8090 	bne.w	8000430 <__udivmoddi4+0x204>
 8000310:	eba1 040c 	sub.w	r4, r1, ip
 8000314:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000318:	fa1f f78c 	uxth.w	r7, ip
 800031c:	2101      	movs	r1, #1
 800031e:	fbb4 f6f8 	udiv	r6, r4, r8
 8000322:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000326:	fb08 4416 	mls	r4, r8, r6, r4
 800032a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800032e:	fb07 f006 	mul.w	r0, r7, r6
 8000332:	4298      	cmp	r0, r3
 8000334:	d908      	bls.n	8000348 <__udivmoddi4+0x11c>
 8000336:	eb1c 0303 	adds.w	r3, ip, r3
 800033a:	f106 34ff 	add.w	r4, r6, #4294967295	@ 0xffffffff
 800033e:	d202      	bcs.n	8000346 <__udivmoddi4+0x11a>
 8000340:	4298      	cmp	r0, r3
 8000342:	f200 80cd 	bhi.w	80004e0 <__udivmoddi4+0x2b4>
 8000346:	4626      	mov	r6, r4
 8000348:	1a1c      	subs	r4, r3, r0
 800034a:	fa1f f38e 	uxth.w	r3, lr
 800034e:	fbb4 f0f8 	udiv	r0, r4, r8
 8000352:	fb08 4410 	mls	r4, r8, r0, r4
 8000356:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800035a:	fb00 f707 	mul.w	r7, r0, r7
 800035e:	429f      	cmp	r7, r3
 8000360:	d908      	bls.n	8000374 <__udivmoddi4+0x148>
 8000362:	eb1c 0303 	adds.w	r3, ip, r3
 8000366:	f100 34ff 	add.w	r4, r0, #4294967295	@ 0xffffffff
 800036a:	d202      	bcs.n	8000372 <__udivmoddi4+0x146>
 800036c:	429f      	cmp	r7, r3
 800036e:	f200 80b0 	bhi.w	80004d2 <__udivmoddi4+0x2a6>
 8000372:	4620      	mov	r0, r4
 8000374:	1bdb      	subs	r3, r3, r7
 8000376:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800037a:	e7a5      	b.n	80002c8 <__udivmoddi4+0x9c>
 800037c:	f1c1 0620 	rsb	r6, r1, #32
 8000380:	408b      	lsls	r3, r1
 8000382:	fa22 f706 	lsr.w	r7, r2, r6
 8000386:	431f      	orrs	r7, r3
 8000388:	fa20 fc06 	lsr.w	ip, r0, r6
 800038c:	fa04 f301 	lsl.w	r3, r4, r1
 8000390:	ea43 030c 	orr.w	r3, r3, ip
 8000394:	40f4      	lsrs	r4, r6
 8000396:	fa00 f801 	lsl.w	r8, r0, r1
 800039a:	0c38      	lsrs	r0, r7, #16
 800039c:	ea4f 4913 	mov.w	r9, r3, lsr #16
 80003a0:	fbb4 fef0 	udiv	lr, r4, r0
 80003a4:	fa1f fc87 	uxth.w	ip, r7
 80003a8:	fb00 441e 	mls	r4, r0, lr, r4
 80003ac:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80003b0:	fb0e f90c 	mul.w	r9, lr, ip
 80003b4:	45a1      	cmp	r9, r4
 80003b6:	fa02 f201 	lsl.w	r2, r2, r1
 80003ba:	d90a      	bls.n	80003d2 <__udivmoddi4+0x1a6>
 80003bc:	193c      	adds	r4, r7, r4
 80003be:	f10e 3aff 	add.w	sl, lr, #4294967295	@ 0xffffffff
 80003c2:	f080 8084 	bcs.w	80004ce <__udivmoddi4+0x2a2>
 80003c6:	45a1      	cmp	r9, r4
 80003c8:	f240 8081 	bls.w	80004ce <__udivmoddi4+0x2a2>
 80003cc:	f1ae 0e02 	sub.w	lr, lr, #2
 80003d0:	443c      	add	r4, r7
 80003d2:	eba4 0409 	sub.w	r4, r4, r9
 80003d6:	fa1f f983 	uxth.w	r9, r3
 80003da:	fbb4 f3f0 	udiv	r3, r4, r0
 80003de:	fb00 4413 	mls	r4, r0, r3, r4
 80003e2:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80003e6:	fb03 fc0c 	mul.w	ip, r3, ip
 80003ea:	45a4      	cmp	ip, r4
 80003ec:	d907      	bls.n	80003fe <__udivmoddi4+0x1d2>
 80003ee:	193c      	adds	r4, r7, r4
 80003f0:	f103 30ff 	add.w	r0, r3, #4294967295	@ 0xffffffff
 80003f4:	d267      	bcs.n	80004c6 <__udivmoddi4+0x29a>
 80003f6:	45a4      	cmp	ip, r4
 80003f8:	d965      	bls.n	80004c6 <__udivmoddi4+0x29a>
 80003fa:	3b02      	subs	r3, #2
 80003fc:	443c      	add	r4, r7
 80003fe:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000402:	fba0 9302 	umull	r9, r3, r0, r2
 8000406:	eba4 040c 	sub.w	r4, r4, ip
 800040a:	429c      	cmp	r4, r3
 800040c:	46ce      	mov	lr, r9
 800040e:	469c      	mov	ip, r3
 8000410:	d351      	bcc.n	80004b6 <__udivmoddi4+0x28a>
 8000412:	d04e      	beq.n	80004b2 <__udivmoddi4+0x286>
 8000414:	b155      	cbz	r5, 800042c <__udivmoddi4+0x200>
 8000416:	ebb8 030e 	subs.w	r3, r8, lr
 800041a:	eb64 040c 	sbc.w	r4, r4, ip
 800041e:	fa04 f606 	lsl.w	r6, r4, r6
 8000422:	40cb      	lsrs	r3, r1
 8000424:	431e      	orrs	r6, r3
 8000426:	40cc      	lsrs	r4, r1
 8000428:	e9c5 6400 	strd	r6, r4, [r5]
 800042c:	2100      	movs	r1, #0
 800042e:	e750      	b.n	80002d2 <__udivmoddi4+0xa6>
 8000430:	f1c2 0320 	rsb	r3, r2, #32
 8000434:	fa20 f103 	lsr.w	r1, r0, r3
 8000438:	fa0c fc02 	lsl.w	ip, ip, r2
 800043c:	fa24 f303 	lsr.w	r3, r4, r3
 8000440:	4094      	lsls	r4, r2
 8000442:	430c      	orrs	r4, r1
 8000444:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000448:	fa00 fe02 	lsl.w	lr, r0, r2
 800044c:	fa1f f78c 	uxth.w	r7, ip
 8000450:	fbb3 f0f8 	udiv	r0, r3, r8
 8000454:	fb08 3110 	mls	r1, r8, r0, r3
 8000458:	0c23      	lsrs	r3, r4, #16
 800045a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800045e:	fb00 f107 	mul.w	r1, r0, r7
 8000462:	4299      	cmp	r1, r3
 8000464:	d908      	bls.n	8000478 <__udivmoddi4+0x24c>
 8000466:	eb1c 0303 	adds.w	r3, ip, r3
 800046a:	f100 36ff 	add.w	r6, r0, #4294967295	@ 0xffffffff
 800046e:	d22c      	bcs.n	80004ca <__udivmoddi4+0x29e>
 8000470:	4299      	cmp	r1, r3
 8000472:	d92a      	bls.n	80004ca <__udivmoddi4+0x29e>
 8000474:	3802      	subs	r0, #2
 8000476:	4463      	add	r3, ip
 8000478:	1a5b      	subs	r3, r3, r1
 800047a:	b2a4      	uxth	r4, r4
 800047c:	fbb3 f1f8 	udiv	r1, r3, r8
 8000480:	fb08 3311 	mls	r3, r8, r1, r3
 8000484:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000488:	fb01 f307 	mul.w	r3, r1, r7
 800048c:	42a3      	cmp	r3, r4
 800048e:	d908      	bls.n	80004a2 <__udivmoddi4+0x276>
 8000490:	eb1c 0404 	adds.w	r4, ip, r4
 8000494:	f101 36ff 	add.w	r6, r1, #4294967295	@ 0xffffffff
 8000498:	d213      	bcs.n	80004c2 <__udivmoddi4+0x296>
 800049a:	42a3      	cmp	r3, r4
 800049c:	d911      	bls.n	80004c2 <__udivmoddi4+0x296>
 800049e:	3902      	subs	r1, #2
 80004a0:	4464      	add	r4, ip
 80004a2:	1ae4      	subs	r4, r4, r3
 80004a4:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80004a8:	e739      	b.n	800031e <__udivmoddi4+0xf2>
 80004aa:	4604      	mov	r4, r0
 80004ac:	e6f0      	b.n	8000290 <__udivmoddi4+0x64>
 80004ae:	4608      	mov	r0, r1
 80004b0:	e706      	b.n	80002c0 <__udivmoddi4+0x94>
 80004b2:	45c8      	cmp	r8, r9
 80004b4:	d2ae      	bcs.n	8000414 <__udivmoddi4+0x1e8>
 80004b6:	ebb9 0e02 	subs.w	lr, r9, r2
 80004ba:	eb63 0c07 	sbc.w	ip, r3, r7
 80004be:	3801      	subs	r0, #1
 80004c0:	e7a8      	b.n	8000414 <__udivmoddi4+0x1e8>
 80004c2:	4631      	mov	r1, r6
 80004c4:	e7ed      	b.n	80004a2 <__udivmoddi4+0x276>
 80004c6:	4603      	mov	r3, r0
 80004c8:	e799      	b.n	80003fe <__udivmoddi4+0x1d2>
 80004ca:	4630      	mov	r0, r6
 80004cc:	e7d4      	b.n	8000478 <__udivmoddi4+0x24c>
 80004ce:	46d6      	mov	lr, sl
 80004d0:	e77f      	b.n	80003d2 <__udivmoddi4+0x1a6>
 80004d2:	4463      	add	r3, ip
 80004d4:	3802      	subs	r0, #2
 80004d6:	e74d      	b.n	8000374 <__udivmoddi4+0x148>
 80004d8:	4606      	mov	r6, r0
 80004da:	4623      	mov	r3, r4
 80004dc:	4608      	mov	r0, r1
 80004de:	e70f      	b.n	8000300 <__udivmoddi4+0xd4>
 80004e0:	3e02      	subs	r6, #2
 80004e2:	4463      	add	r3, ip
 80004e4:	e730      	b.n	8000348 <__udivmoddi4+0x11c>
 80004e6:	bf00      	nop

080004e8 <__aeabi_idiv0>:
 80004e8:	4770      	bx	lr
 80004ea:	bf00      	nop

080004ec <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 80004ec:	b580      	push	{r7, lr}
 80004ee:	b086      	sub	sp, #24
 80004f0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80004f2:	463b      	mov	r3, r7
 80004f4:	2200      	movs	r2, #0
 80004f6:	601a      	str	r2, [r3, #0]
 80004f8:	605a      	str	r2, [r3, #4]
 80004fa:	609a      	str	r2, [r3, #8]
 80004fc:	60da      	str	r2, [r3, #12]
 80004fe:	611a      	str	r2, [r3, #16]
 8000500:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000502:	4b31      	ldr	r3, [pc, #196]	@ (80005c8 <MX_ADC1_Init+0xdc>)
 8000504:	4a31      	ldr	r2, [pc, #196]	@ (80005cc <MX_ADC1_Init+0xe0>)
 8000506:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV2;
 8000508:	4b2f      	ldr	r3, [pc, #188]	@ (80005c8 <MX_ADC1_Init+0xdc>)
 800050a:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 800050e:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000510:	4b2d      	ldr	r3, [pc, #180]	@ (80005c8 <MX_ADC1_Init+0xdc>)
 8000512:	2200      	movs	r2, #0
 8000514:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000516:	4b2c      	ldr	r3, [pc, #176]	@ (80005c8 <MX_ADC1_Init+0xdc>)
 8000518:	2200      	movs	r2, #0
 800051a:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 800051c:	4b2a      	ldr	r3, [pc, #168]	@ (80005c8 <MX_ADC1_Init+0xdc>)
 800051e:	2201      	movs	r2, #1
 8000520:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000522:	4b29      	ldr	r3, [pc, #164]	@ (80005c8 <MX_ADC1_Init+0xdc>)
 8000524:	2204      	movs	r2, #4
 8000526:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000528:	4b27      	ldr	r3, [pc, #156]	@ (80005c8 <MX_ADC1_Init+0xdc>)
 800052a:	2200      	movs	r2, #0
 800052c:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800052e:	4b26      	ldr	r3, [pc, #152]	@ (80005c8 <MX_ADC1_Init+0xdc>)
 8000530:	2200      	movs	r2, #0
 8000532:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 2;
 8000534:	4b24      	ldr	r3, [pc, #144]	@ (80005c8 <MX_ADC1_Init+0xdc>)
 8000536:	2202      	movs	r2, #2
 8000538:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800053a:	4b23      	ldr	r3, [pc, #140]	@ (80005c8 <MX_ADC1_Init+0xdc>)
 800053c:	2200      	movs	r2, #0
 800053e:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIG_T3_TRGO;
 8000542:	4b21      	ldr	r3, [pc, #132]	@ (80005c8 <MX_ADC1_Init+0xdc>)
 8000544:	f44f 62a0 	mov.w	r2, #1280	@ 0x500
 8000548:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 800054a:	4b1f      	ldr	r3, [pc, #124]	@ (80005c8 <MX_ADC1_Init+0xdc>)
 800054c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000550:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8000552:	4b1d      	ldr	r3, [pc, #116]	@ (80005c8 <MX_ADC1_Init+0xdc>)
 8000554:	2201      	movs	r2, #1
 8000556:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 800055a:	4b1b      	ldr	r3, [pc, #108]	@ (80005c8 <MX_ADC1_Init+0xdc>)
 800055c:	2200      	movs	r2, #0
 800055e:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8000560:	4b19      	ldr	r3, [pc, #100]	@ (80005c8 <MX_ADC1_Init+0xdc>)
 8000562:	2200      	movs	r2, #0
 8000564:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000568:	4817      	ldr	r0, [pc, #92]	@ (80005c8 <MX_ADC1_Init+0xdc>)
 800056a:	f001 fdad 	bl	80020c8 <HAL_ADC_Init>
 800056e:	4603      	mov	r3, r0
 8000570:	2b00      	cmp	r3, #0
 8000572:	d001      	beq.n	8000578 <MX_ADC1_Init+0x8c>
  {
    Error_Handler();
 8000574:	f000 ffa7 	bl	80014c6 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_TEMPSENSOR;
 8000578:	4b15      	ldr	r3, [pc, #84]	@ (80005d0 <MX_ADC1_Init+0xe4>)
 800057a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800057c:	2306      	movs	r3, #6
 800057e:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_247CYCLES_5;
 8000580:	2306      	movs	r3, #6
 8000582:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000584:	237f      	movs	r3, #127	@ 0x7f
 8000586:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000588:	2304      	movs	r3, #4
 800058a:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 800058c:	2300      	movs	r3, #0
 800058e:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000590:	463b      	mov	r3, r7
 8000592:	4619      	mov	r1, r3
 8000594:	480c      	ldr	r0, [pc, #48]	@ (80005c8 <MX_ADC1_Init+0xdc>)
 8000596:	f002 f929 	bl	80027ec <HAL_ADC_ConfigChannel>
 800059a:	4603      	mov	r3, r0
 800059c:	2b00      	cmp	r3, #0
 800059e:	d001      	beq.n	80005a4 <MX_ADC1_Init+0xb8>
  {
    Error_Handler();
 80005a0:	f000 ff91 	bl	80014c6 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 80005a4:	4b0b      	ldr	r3, [pc, #44]	@ (80005d4 <MX_ADC1_Init+0xe8>)
 80005a6:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 80005a8:	230c      	movs	r3, #12
 80005aa:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80005ac:	463b      	mov	r3, r7
 80005ae:	4619      	mov	r1, r3
 80005b0:	4805      	ldr	r0, [pc, #20]	@ (80005c8 <MX_ADC1_Init+0xdc>)
 80005b2:	f002 f91b 	bl	80027ec <HAL_ADC_ConfigChannel>
 80005b6:	4603      	mov	r3, r0
 80005b8:	2b00      	cmp	r3, #0
 80005ba:	d001      	beq.n	80005c0 <MX_ADC1_Init+0xd4>
  {
    Error_Handler();
 80005bc:	f000 ff83 	bl	80014c6 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80005c0:	bf00      	nop
 80005c2:	3718      	adds	r7, #24
 80005c4:	46bd      	mov	sp, r7
 80005c6:	bd80      	pop	{r7, pc}
 80005c8:	20000128 	.word	0x20000128
 80005cc:	50040000 	.word	0x50040000
 80005d0:	c7520000 	.word	0xc7520000
 80005d4:	04300002 	.word	0x04300002

080005d8 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80005d8:	b580      	push	{r7, lr}
 80005da:	b0ae      	sub	sp, #184	@ 0xb8
 80005dc:	af00      	add	r7, sp, #0
 80005de:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80005e0:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 80005e4:	2200      	movs	r2, #0
 80005e6:	601a      	str	r2, [r3, #0]
 80005e8:	605a      	str	r2, [r3, #4]
 80005ea:	609a      	str	r2, [r3, #8]
 80005ec:	60da      	str	r2, [r3, #12]
 80005ee:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80005f0:	f107 0310 	add.w	r3, r7, #16
 80005f4:	2294      	movs	r2, #148	@ 0x94
 80005f6:	2100      	movs	r1, #0
 80005f8:	4618      	mov	r0, r3
 80005fa:	f00d faed 	bl	800dbd8 <memset>
  if(adcHandle->Instance==ADC1)
 80005fe:	687b      	ldr	r3, [r7, #4]
 8000600:	681b      	ldr	r3, [r3, #0]
 8000602:	4a40      	ldr	r2, [pc, #256]	@ (8000704 <HAL_ADC_MspInit+0x12c>)
 8000604:	4293      	cmp	r3, r2
 8000606:	d179      	bne.n	80006fc <HAL_ADC_MspInit+0x124>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8000608:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800060c:	613b      	str	r3, [r7, #16]
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 800060e:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000612:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_HSI;
 8000616:	2302      	movs	r3, #2
 8000618:	617b      	str	r3, [r7, #20]
    PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 800061a:	2301      	movs	r3, #1
 800061c:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.PLLSAI1.PLLSAI1N = 12;
 800061e:	230c      	movs	r3, #12
 8000620:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV2;
 8000622:	2302      	movs	r3, #2
 8000624:	623b      	str	r3, [r7, #32]
    PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 8000626:	2302      	movs	r3, #2
 8000628:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 800062a:	2302      	movs	r3, #2
 800062c:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADC1CLK;
 800062e:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8000632:	62fb      	str	r3, [r7, #44]	@ 0x2c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000634:	f107 0310 	add.w	r3, r7, #16
 8000638:	4618      	mov	r0, r3
 800063a:	f005 fed3 	bl	80063e4 <HAL_RCCEx_PeriphCLKConfig>
 800063e:	4603      	mov	r3, r0
 8000640:	2b00      	cmp	r3, #0
 8000642:	d001      	beq.n	8000648 <HAL_ADC_MspInit+0x70>
    {
      Error_Handler();
 8000644:	f000 ff3f 	bl	80014c6 <Error_Handler>
    }

    /* ADC1 clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8000648:	4b2f      	ldr	r3, [pc, #188]	@ (8000708 <HAL_ADC_MspInit+0x130>)
 800064a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800064c:	4a2e      	ldr	r2, [pc, #184]	@ (8000708 <HAL_ADC_MspInit+0x130>)
 800064e:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8000652:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000654:	4b2c      	ldr	r3, [pc, #176]	@ (8000708 <HAL_ADC_MspInit+0x130>)
 8000656:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000658:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800065c:	60fb      	str	r3, [r7, #12]
 800065e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000660:	4b29      	ldr	r3, [pc, #164]	@ (8000708 <HAL_ADC_MspInit+0x130>)
 8000662:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000664:	4a28      	ldr	r2, [pc, #160]	@ (8000708 <HAL_ADC_MspInit+0x130>)
 8000666:	f043 0304 	orr.w	r3, r3, #4
 800066a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800066c:	4b26      	ldr	r3, [pc, #152]	@ (8000708 <HAL_ADC_MspInit+0x130>)
 800066e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000670:	f003 0304 	and.w	r3, r3, #4
 8000674:	60bb      	str	r3, [r7, #8]
 8000676:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PC0     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000678:	2301      	movs	r3, #1
 800067a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 800067e:	230b      	movs	r3, #11
 8000680:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000684:	2300      	movs	r3, #0
 8000686:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800068a:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 800068e:	4619      	mov	r1, r3
 8000690:	481e      	ldr	r0, [pc, #120]	@ (800070c <HAL_ADC_MspInit+0x134>)
 8000692:	f003 fb67 	bl	8003d64 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8000696:	4b1e      	ldr	r3, [pc, #120]	@ (8000710 <HAL_ADC_MspInit+0x138>)
 8000698:	4a1e      	ldr	r2, [pc, #120]	@ (8000714 <HAL_ADC_MspInit+0x13c>)
 800069a:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 800069c:	4b1c      	ldr	r3, [pc, #112]	@ (8000710 <HAL_ADC_MspInit+0x138>)
 800069e:	2205      	movs	r2, #5
 80006a0:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80006a2:	4b1b      	ldr	r3, [pc, #108]	@ (8000710 <HAL_ADC_MspInit+0x138>)
 80006a4:	2200      	movs	r2, #0
 80006a6:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80006a8:	4b19      	ldr	r3, [pc, #100]	@ (8000710 <HAL_ADC_MspInit+0x138>)
 80006aa:	2200      	movs	r2, #0
 80006ac:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80006ae:	4b18      	ldr	r3, [pc, #96]	@ (8000710 <HAL_ADC_MspInit+0x138>)
 80006b0:	2280      	movs	r2, #128	@ 0x80
 80006b2:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80006b4:	4b16      	ldr	r3, [pc, #88]	@ (8000710 <HAL_ADC_MspInit+0x138>)
 80006b6:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80006ba:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80006bc:	4b14      	ldr	r3, [pc, #80]	@ (8000710 <HAL_ADC_MspInit+0x138>)
 80006be:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80006c2:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 80006c4:	4b12      	ldr	r3, [pc, #72]	@ (8000710 <HAL_ADC_MspInit+0x138>)
 80006c6:	2220      	movs	r2, #32
 80006c8:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 80006ca:	4b11      	ldr	r3, [pc, #68]	@ (8000710 <HAL_ADC_MspInit+0x138>)
 80006cc:	2200      	movs	r2, #0
 80006ce:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80006d0:	480f      	ldr	r0, [pc, #60]	@ (8000710 <HAL_ADC_MspInit+0x138>)
 80006d2:	f002 ffd1 	bl	8003678 <HAL_DMA_Init>
 80006d6:	4603      	mov	r3, r0
 80006d8:	2b00      	cmp	r3, #0
 80006da:	d001      	beq.n	80006e0 <HAL_ADC_MspInit+0x108>
    {
      Error_Handler();
 80006dc:	f000 fef3 	bl	80014c6 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 80006e0:	687b      	ldr	r3, [r7, #4]
 80006e2:	4a0b      	ldr	r2, [pc, #44]	@ (8000710 <HAL_ADC_MspInit+0x138>)
 80006e4:	651a      	str	r2, [r3, #80]	@ 0x50
 80006e6:	4a0a      	ldr	r2, [pc, #40]	@ (8000710 <HAL_ADC_MspInit+0x138>)
 80006e8:	687b      	ldr	r3, [r7, #4]
 80006ea:	6293      	str	r3, [r2, #40]	@ 0x28

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_IRQn, 0, 0);
 80006ec:	2200      	movs	r2, #0
 80006ee:	2100      	movs	r1, #0
 80006f0:	2012      	movs	r0, #18
 80006f2:	f002 ff8a 	bl	800360a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_IRQn);
 80006f6:	2012      	movs	r0, #18
 80006f8:	f002 ffa3 	bl	8003642 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 80006fc:	bf00      	nop
 80006fe:	37b8      	adds	r7, #184	@ 0xb8
 8000700:	46bd      	mov	sp, r7
 8000702:	bd80      	pop	{r7, pc}
 8000704:	50040000 	.word	0x50040000
 8000708:	40021000 	.word	0x40021000
 800070c:	48000800 	.word	0x48000800
 8000710:	20000190 	.word	0x20000190
 8000714:	40020008 	.word	0x40020008

08000718 <MX_DMA_Init>:
  * Enable DMA controller clock
  * Configure DMA for memory to memory transfers
  *   hdma_memtomem_dma1_channel2
  */
void MX_DMA_Init(void)
{
 8000718:	b580      	push	{r7, lr}
 800071a:	b082      	sub	sp, #8
 800071c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 800071e:	4b29      	ldr	r3, [pc, #164]	@ (80007c4 <MX_DMA_Init+0xac>)
 8000720:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000722:	4a28      	ldr	r2, [pc, #160]	@ (80007c4 <MX_DMA_Init+0xac>)
 8000724:	f043 0304 	orr.w	r3, r3, #4
 8000728:	6493      	str	r3, [r2, #72]	@ 0x48
 800072a:	4b26      	ldr	r3, [pc, #152]	@ (80007c4 <MX_DMA_Init+0xac>)
 800072c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800072e:	f003 0304 	and.w	r3, r3, #4
 8000732:	607b      	str	r3, [r7, #4]
 8000734:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000736:	4b23      	ldr	r3, [pc, #140]	@ (80007c4 <MX_DMA_Init+0xac>)
 8000738:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800073a:	4a22      	ldr	r2, [pc, #136]	@ (80007c4 <MX_DMA_Init+0xac>)
 800073c:	f043 0301 	orr.w	r3, r3, #1
 8000740:	6493      	str	r3, [r2, #72]	@ 0x48
 8000742:	4b20      	ldr	r3, [pc, #128]	@ (80007c4 <MX_DMA_Init+0xac>)
 8000744:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000746:	f003 0301 	and.w	r3, r3, #1
 800074a:	603b      	str	r3, [r7, #0]
 800074c:	683b      	ldr	r3, [r7, #0]

  /* Configure DMA request hdma_memtomem_dma1_channel2 on DMA1_Channel2 */
  hdma_memtomem_dma1_channel2.Instance = DMA1_Channel2;
 800074e:	4b1e      	ldr	r3, [pc, #120]	@ (80007c8 <MX_DMA_Init+0xb0>)
 8000750:	4a1e      	ldr	r2, [pc, #120]	@ (80007cc <MX_DMA_Init+0xb4>)
 8000752:	601a      	str	r2, [r3, #0]
  hdma_memtomem_dma1_channel2.Init.Request = DMA_REQUEST_MEM2MEM;
 8000754:	4b1c      	ldr	r3, [pc, #112]	@ (80007c8 <MX_DMA_Init+0xb0>)
 8000756:	2200      	movs	r2, #0
 8000758:	605a      	str	r2, [r3, #4]
  hdma_memtomem_dma1_channel2.Init.Direction = DMA_MEMORY_TO_MEMORY;
 800075a:	4b1b      	ldr	r3, [pc, #108]	@ (80007c8 <MX_DMA_Init+0xb0>)
 800075c:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000760:	609a      	str	r2, [r3, #8]
  hdma_memtomem_dma1_channel2.Init.PeriphInc = DMA_PINC_ENABLE;
 8000762:	4b19      	ldr	r3, [pc, #100]	@ (80007c8 <MX_DMA_Init+0xb0>)
 8000764:	2240      	movs	r2, #64	@ 0x40
 8000766:	60da      	str	r2, [r3, #12]
  hdma_memtomem_dma1_channel2.Init.MemInc = DMA_MINC_ENABLE;
 8000768:	4b17      	ldr	r3, [pc, #92]	@ (80007c8 <MX_DMA_Init+0xb0>)
 800076a:	2280      	movs	r2, #128	@ 0x80
 800076c:	611a      	str	r2, [r3, #16]
  hdma_memtomem_dma1_channel2.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800076e:	4b16      	ldr	r3, [pc, #88]	@ (80007c8 <MX_DMA_Init+0xb0>)
 8000770:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000774:	615a      	str	r2, [r3, #20]
  hdma_memtomem_dma1_channel2.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8000776:	4b14      	ldr	r3, [pc, #80]	@ (80007c8 <MX_DMA_Init+0xb0>)
 8000778:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800077c:	619a      	str	r2, [r3, #24]
  hdma_memtomem_dma1_channel2.Init.Mode = DMA_NORMAL;
 800077e:	4b12      	ldr	r3, [pc, #72]	@ (80007c8 <MX_DMA_Init+0xb0>)
 8000780:	2200      	movs	r2, #0
 8000782:	61da      	str	r2, [r3, #28]
  hdma_memtomem_dma1_channel2.Init.Priority = DMA_PRIORITY_LOW;
 8000784:	4b10      	ldr	r3, [pc, #64]	@ (80007c8 <MX_DMA_Init+0xb0>)
 8000786:	2200      	movs	r2, #0
 8000788:	621a      	str	r2, [r3, #32]
  if (HAL_DMA_Init(&hdma_memtomem_dma1_channel2) != HAL_OK)
 800078a:	480f      	ldr	r0, [pc, #60]	@ (80007c8 <MX_DMA_Init+0xb0>)
 800078c:	f002 ff74 	bl	8003678 <HAL_DMA_Init>
 8000790:	4603      	mov	r3, r0
 8000792:	2b00      	cmp	r3, #0
 8000794:	d001      	beq.n	800079a <MX_DMA_Init+0x82>
  {
    Error_Handler();
 8000796:	f000 fe96 	bl	80014c6 <Error_Handler>
  }

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 800079a:	2200      	movs	r2, #0
 800079c:	2100      	movs	r1, #0
 800079e:	200b      	movs	r0, #11
 80007a0:	f002 ff33 	bl	800360a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 80007a4:	200b      	movs	r0, #11
 80007a6:	f002 ff4c 	bl	8003642 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 80007aa:	2200      	movs	r2, #0
 80007ac:	2100      	movs	r1, #0
 80007ae:	200c      	movs	r0, #12
 80007b0:	f002 ff2b 	bl	800360a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 80007b4:	200c      	movs	r0, #12
 80007b6:	f002 ff44 	bl	8003642 <HAL_NVIC_EnableIRQ>

}
 80007ba:	bf00      	nop
 80007bc:	3708      	adds	r7, #8
 80007be:	46bd      	mov	sp, r7
 80007c0:	bd80      	pop	{r7, pc}
 80007c2:	bf00      	nop
 80007c4:	40021000 	.word	0x40021000
 80007c8:	200001f0 	.word	0x200001f0
 80007cc:	4002001c 	.word	0x4002001c

080007d0 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80007d0:	b580      	push	{r7, lr}
 80007d2:	b08c      	sub	sp, #48	@ 0x30
 80007d4:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007d6:	f107 031c 	add.w	r3, r7, #28
 80007da:	2200      	movs	r2, #0
 80007dc:	601a      	str	r2, [r3, #0]
 80007de:	605a      	str	r2, [r3, #4]
 80007e0:	609a      	str	r2, [r3, #8]
 80007e2:	60da      	str	r2, [r3, #12]
 80007e4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80007e6:	4b55      	ldr	r3, [pc, #340]	@ (800093c <MX_GPIO_Init+0x16c>)
 80007e8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80007ea:	4a54      	ldr	r2, [pc, #336]	@ (800093c <MX_GPIO_Init+0x16c>)
 80007ec:	f043 0304 	orr.w	r3, r3, #4
 80007f0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80007f2:	4b52      	ldr	r3, [pc, #328]	@ (800093c <MX_GPIO_Init+0x16c>)
 80007f4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80007f6:	f003 0304 	and.w	r3, r3, #4
 80007fa:	61bb      	str	r3, [r7, #24]
 80007fc:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80007fe:	4b4f      	ldr	r3, [pc, #316]	@ (800093c <MX_GPIO_Init+0x16c>)
 8000800:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000802:	4a4e      	ldr	r2, [pc, #312]	@ (800093c <MX_GPIO_Init+0x16c>)
 8000804:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000808:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800080a:	4b4c      	ldr	r3, [pc, #304]	@ (800093c <MX_GPIO_Init+0x16c>)
 800080c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800080e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000812:	617b      	str	r3, [r7, #20]
 8000814:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000816:	4b49      	ldr	r3, [pc, #292]	@ (800093c <MX_GPIO_Init+0x16c>)
 8000818:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800081a:	4a48      	ldr	r2, [pc, #288]	@ (800093c <MX_GPIO_Init+0x16c>)
 800081c:	f043 0302 	orr.w	r3, r3, #2
 8000820:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000822:	4b46      	ldr	r3, [pc, #280]	@ (800093c <MX_GPIO_Init+0x16c>)
 8000824:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000826:	f003 0302 	and.w	r3, r3, #2
 800082a:	613b      	str	r3, [r7, #16]
 800082c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800082e:	4b43      	ldr	r3, [pc, #268]	@ (800093c <MX_GPIO_Init+0x16c>)
 8000830:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000832:	4a42      	ldr	r2, [pc, #264]	@ (800093c <MX_GPIO_Init+0x16c>)
 8000834:	f043 0308 	orr.w	r3, r3, #8
 8000838:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800083a:	4b40      	ldr	r3, [pc, #256]	@ (800093c <MX_GPIO_Init+0x16c>)
 800083c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800083e:	f003 0308 	and.w	r3, r3, #8
 8000842:	60fb      	str	r3, [r7, #12]
 8000844:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000846:	4b3d      	ldr	r3, [pc, #244]	@ (800093c <MX_GPIO_Init+0x16c>)
 8000848:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800084a:	4a3c      	ldr	r2, [pc, #240]	@ (800093c <MX_GPIO_Init+0x16c>)
 800084c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000850:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000852:	4b3a      	ldr	r3, [pc, #232]	@ (800093c <MX_GPIO_Init+0x16c>)
 8000854:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000856:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800085a:	60bb      	str	r3, [r7, #8]
 800085c:	68bb      	ldr	r3, [r7, #8]
  HAL_PWREx_EnableVddIO2();
 800085e:	f004 fed9 	bl	8005614 <HAL_PWREx_EnableVddIO2>
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000862:	4b36      	ldr	r3, [pc, #216]	@ (800093c <MX_GPIO_Init+0x16c>)
 8000864:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000866:	4a35      	ldr	r2, [pc, #212]	@ (800093c <MX_GPIO_Init+0x16c>)
 8000868:	f043 0301 	orr.w	r3, r3, #1
 800086c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800086e:	4b33      	ldr	r3, [pc, #204]	@ (800093c <MX_GPIO_Init+0x16c>)
 8000870:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000872:	f003 0301 	and.w	r3, r3, #1
 8000876:	607b      	str	r3, [r7, #4]
 8000878:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 800087a:	2200      	movs	r2, #0
 800087c:	f44f 4181 	mov.w	r1, #16512	@ 0x4080
 8000880:	482f      	ldr	r0, [pc, #188]	@ (8000940 <MX_GPIO_Init+0x170>)
 8000882:	f003 fc01 	bl	8004088 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 8000886:	2200      	movs	r2, #0
 8000888:	2140      	movs	r1, #64	@ 0x40
 800088a:	482e      	ldr	r0, [pc, #184]	@ (8000944 <MX_GPIO_Init+0x174>)
 800088c:	f003 fbfc 	bl	8004088 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD1_GPIO_Port, LD1_Pin, GPIO_PIN_RESET);
 8000890:	2200      	movs	r2, #0
 8000892:	2180      	movs	r1, #128	@ 0x80
 8000894:	482c      	ldr	r0, [pc, #176]	@ (8000948 <MX_GPIO_Init+0x178>)
 8000896:	f003 fbf7 	bl	8004088 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 800089a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800089e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80008a0:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80008a4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008a6:	2300      	movs	r3, #0
 80008a8:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80008aa:	f107 031c 	add.w	r3, r7, #28
 80008ae:	4619      	mov	r1, r3
 80008b0:	4825      	ldr	r0, [pc, #148]	@ (8000948 <MX_GPIO_Init+0x178>)
 80008b2:	f003 fa57 	bl	8003d64 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = LD3_Pin|LD2_Pin;
 80008b6:	f44f 4381 	mov.w	r3, #16512	@ 0x4080
 80008ba:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008bc:	2301      	movs	r3, #1
 80008be:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008c0:	2300      	movs	r3, #0
 80008c2:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008c4:	2300      	movs	r3, #0
 80008c6:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80008c8:	f107 031c 	add.w	r3, r7, #28
 80008cc:	4619      	mov	r1, r3
 80008ce:	481c      	ldr	r0, [pc, #112]	@ (8000940 <MX_GPIO_Init+0x170>)
 80008d0:	f003 fa48 	bl	8003d64 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 80008d4:	2320      	movs	r3, #32
 80008d6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80008d8:	2300      	movs	r3, #0
 80008da:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008dc:	2300      	movs	r3, #0
 80008de:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 80008e0:	f107 031c 	add.w	r3, r7, #28
 80008e4:	4619      	mov	r1, r3
 80008e6:	4817      	ldr	r0, [pc, #92]	@ (8000944 <MX_GPIO_Init+0x174>)
 80008e8:	f003 fa3c 	bl	8003d64 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 80008ec:	2340      	movs	r3, #64	@ 0x40
 80008ee:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008f0:	2301      	movs	r3, #1
 80008f2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008f4:	2300      	movs	r3, #0
 80008f6:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008f8:	2300      	movs	r3, #0
 80008fa:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 80008fc:	f107 031c 	add.w	r3, r7, #28
 8000900:	4619      	mov	r1, r3
 8000902:	4810      	ldr	r0, [pc, #64]	@ (8000944 <MX_GPIO_Init+0x174>)
 8000904:	f003 fa2e 	bl	8003d64 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD1_Pin;
 8000908:	2380      	movs	r3, #128	@ 0x80
 800090a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800090c:	2301      	movs	r3, #1
 800090e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000910:	2300      	movs	r3, #0
 8000912:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000914:	2300      	movs	r3, #0
 8000916:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(LD1_GPIO_Port, &GPIO_InitStruct);
 8000918:	f107 031c 	add.w	r3, r7, #28
 800091c:	4619      	mov	r1, r3
 800091e:	480a      	ldr	r0, [pc, #40]	@ (8000948 <MX_GPIO_Init+0x178>)
 8000920:	f003 fa20 	bl	8003d64 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8000924:	2200      	movs	r2, #0
 8000926:	2100      	movs	r1, #0
 8000928:	2028      	movs	r0, #40	@ 0x28
 800092a:	f002 fe6e 	bl	800360a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800092e:	2028      	movs	r0, #40	@ 0x28
 8000930:	f002 fe87 	bl	8003642 <HAL_NVIC_EnableIRQ>

}
 8000934:	bf00      	nop
 8000936:	3730      	adds	r7, #48	@ 0x30
 8000938:	46bd      	mov	sp, r7
 800093a:	bd80      	pop	{r7, pc}
 800093c:	40021000 	.word	0x40021000
 8000940:	48000400 	.word	0x48000400
 8000944:	48001800 	.word	0x48001800
 8000948:	48000800 	.word	0x48000800

0800094c <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 2 */

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 800094c:	b580      	push	{r7, lr}
 800094e:	b084      	sub	sp, #16
 8000950:	af00      	add	r7, sp, #0
 8000952:	4603      	mov	r3, r0
 8000954:	80fb      	strh	r3, [r7, #6]
	//obsluha preruseni
	if(GPIO_Pin == GPIO_PIN_13){
 8000956:	88fb      	ldrh	r3, [r7, #6]
 8000958:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800095c:	d125      	bne.n	80009aa <HAL_GPIO_EXTI_Callback+0x5e>
		static bool previous;
		if(previous == false){
 800095e:	4b15      	ldr	r3, [pc, #84]	@ (80009b4 <HAL_GPIO_EXTI_Callback+0x68>)
 8000960:	781b      	ldrb	r3, [r3, #0]
 8000962:	f083 0301 	eor.w	r3, r3, #1
 8000966:	b2db      	uxtb	r3, r3
 8000968:	2b00      	cmp	r3, #0
 800096a:	d009      	beq.n	8000980 <HAL_GPIO_EXTI_Callback+0x34>
			HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_RESET);
 800096c:	2200      	movs	r2, #0
 800096e:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000972:	4811      	ldr	r0, [pc, #68]	@ (80009b8 <HAL_GPIO_EXTI_Callback+0x6c>)
 8000974:	f003 fb88 	bl	8004088 <HAL_GPIO_WritePin>
			previous = true;
 8000978:	4b0e      	ldr	r3, [pc, #56]	@ (80009b4 <HAL_GPIO_EXTI_Callback+0x68>)
 800097a:	2201      	movs	r2, #1
 800097c:	701a      	strb	r2, [r3, #0]
 800097e:	e008      	b.n	8000992 <HAL_GPIO_EXTI_Callback+0x46>
		} else {
			HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_SET);
 8000980:	2201      	movs	r2, #1
 8000982:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000986:	480c      	ldr	r0, [pc, #48]	@ (80009b8 <HAL_GPIO_EXTI_Callback+0x6c>)
 8000988:	f003 fb7e 	bl	8004088 <HAL_GPIO_WritePin>
			previous = false;
 800098c:	4b09      	ldr	r3, [pc, #36]	@ (80009b4 <HAL_GPIO_EXTI_Callback+0x68>)
 800098e:	2200      	movs	r2, #0
 8000990:	701a      	strb	r2, [r3, #0]
		}

		int test = 1984;
 8000992:	f44f 63f8 	mov.w	r3, #1984	@ 0x7c0
 8000996:	60fb      	str	r3, [r7, #12]
		comms_append_int32(10, 1, &test);
 8000998:	f107 030c 	add.w	r3, r7, #12
 800099c:	461a      	mov	r2, r3
 800099e:	2101      	movs	r1, #1
 80009a0:	200a      	movs	r0, #10
 80009a2:	f000 f8d5 	bl	8000b50 <comms_append_int32>
		comms_send();
 80009a6:	f000 f94b 	bl	8000c40 <comms_send>
  //UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 80009aa:	bf00      	nop
 80009ac:	3710      	adds	r7, #16
 80009ae:	46bd      	mov	sp, r7
 80009b0:	bd80      	pop	{r7, pc}
 80009b2:	bf00      	nop
 80009b4:	20000250 	.word	0x20000250
 80009b8:	48000400 	.word	0x48000400

080009bc <comms_reset_active_tx_buffer>:
	DataValue data[255];
} CommsData;

extern uint8_t CDC_Transmit_FS(uint8_t *Buf, uint16_t Len);

void comms_reset_active_tx_buffer() {
 80009bc:	b480      	push	{r7}
 80009be:	af00      	add	r7, sp, #0
	*((uint16_t*) (comms_tx_active_buffer)) = START_HEADER; // start bits
 80009c0:	4b0c      	ldr	r3, [pc, #48]	@ (80009f4 <comms_reset_active_tx_buffer+0x38>)
 80009c2:	681b      	ldr	r3, [r3, #0]
 80009c4:	f64a 32cd 	movw	r2, #43981	@ 0xabcd
 80009c8:	801a      	strh	r2, [r3, #0]
	comms_tx_active_buffer[2] = 0; // buffer id
 80009ca:	4b0a      	ldr	r3, [pc, #40]	@ (80009f4 <comms_reset_active_tx_buffer+0x38>)
 80009cc:	681b      	ldr	r3, [r3, #0]
 80009ce:	3302      	adds	r3, #2
 80009d0:	2200      	movs	r2, #0
 80009d2:	701a      	strb	r2, [r3, #0]
	*((uint16_t*) (comms_tx_active_buffer + 3)) = 0; // num of elements
 80009d4:	4b07      	ldr	r3, [pc, #28]	@ (80009f4 <comms_reset_active_tx_buffer+0x38>)
 80009d6:	681b      	ldr	r3, [r3, #0]
 80009d8:	3303      	adds	r3, #3
 80009da:	2200      	movs	r2, #0
 80009dc:	801a      	strh	r2, [r3, #0]
	comms_tx_active_wr_pointer = comms_tx_active_buffer + 5; // first empty position for data
 80009de:	4b05      	ldr	r3, [pc, #20]	@ (80009f4 <comms_reset_active_tx_buffer+0x38>)
 80009e0:	681b      	ldr	r3, [r3, #0]
 80009e2:	3305      	adds	r3, #5
 80009e4:	4a04      	ldr	r2, [pc, #16]	@ (80009f8 <comms_reset_active_tx_buffer+0x3c>)
 80009e6:	6013      	str	r3, [r2, #0]
}
 80009e8:	bf00      	nop
 80009ea:	46bd      	mov	sp, r7
 80009ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009f0:	4770      	bx	lr
 80009f2:	bf00      	nop
 80009f4:	20000a54 	.word	0x20000a54
 80009f8:	20000a58 	.word	0x20000a58

080009fc <comms_reset_active_rx_buffer>:

void comms_reset_active_rx_buffer() {
 80009fc:	b480      	push	{r7}
 80009fe:	af00      	add	r7, sp, #0
	//reset whole head
	comms_rx_active_buffer[0] = 0;
 8000a00:	4b0d      	ldr	r3, [pc, #52]	@ (8000a38 <comms_reset_active_rx_buffer+0x3c>)
 8000a02:	681b      	ldr	r3, [r3, #0]
 8000a04:	2200      	movs	r2, #0
 8000a06:	701a      	strb	r2, [r3, #0]
	comms_rx_active_buffer[1] = 0;
 8000a08:	4b0b      	ldr	r3, [pc, #44]	@ (8000a38 <comms_reset_active_rx_buffer+0x3c>)
 8000a0a:	681b      	ldr	r3, [r3, #0]
 8000a0c:	3301      	adds	r3, #1
 8000a0e:	2200      	movs	r2, #0
 8000a10:	701a      	strb	r2, [r3, #0]
	comms_rx_active_buffer[2] = 0;
 8000a12:	4b09      	ldr	r3, [pc, #36]	@ (8000a38 <comms_reset_active_rx_buffer+0x3c>)
 8000a14:	681b      	ldr	r3, [r3, #0]
 8000a16:	3302      	adds	r3, #2
 8000a18:	2200      	movs	r2, #0
 8000a1a:	701a      	strb	r2, [r3, #0]
	*((uint16_t*) (comms_rx_active_buffer + 3)) = 0;
 8000a1c:	4b06      	ldr	r3, [pc, #24]	@ (8000a38 <comms_reset_active_rx_buffer+0x3c>)
 8000a1e:	681b      	ldr	r3, [r3, #0]
 8000a20:	3303      	adds	r3, #3
 8000a22:	2200      	movs	r2, #0
 8000a24:	801a      	strh	r2, [r3, #0]
	//reset pointer
	comms_rx_active_rd_pointer = comms_rx_active_buffer;
 8000a26:	4b04      	ldr	r3, [pc, #16]	@ (8000a38 <comms_reset_active_rx_buffer+0x3c>)
 8000a28:	681b      	ldr	r3, [r3, #0]
 8000a2a:	4a04      	ldr	r2, [pc, #16]	@ (8000a3c <comms_reset_active_rx_buffer+0x40>)
 8000a2c:	6013      	str	r3, [r2, #0]
}
 8000a2e:	bf00      	nop
 8000a30:	46bd      	mov	sp, r7
 8000a32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a36:	4770      	bx	lr
 8000a38:	20001660 	.word	0x20001660
 8000a3c:	20001664 	.word	0x20001664

08000a40 <comms_uart_init>:

void comms_uart_init() {
 8000a40:	b580      	push	{r7, lr}
 8000a42:	b082      	sub	sp, #8
 8000a44:	af00      	add	r7, sp, #0
	HAL_StatusTypeDef rcode = HAL_UART_Receive_IT(&hlpuart1, comms_rx_active_buffer,
 8000a46:	4b06      	ldr	r3, [pc, #24]	@ (8000a60 <comms_uart_init+0x20>)
 8000a48:	681b      	ldr	r3, [r3, #0]
 8000a4a:	2205      	movs	r2, #5
 8000a4c:	4619      	mov	r1, r3
 8000a4e:	4805      	ldr	r0, [pc, #20]	@ (8000a64 <comms_uart_init+0x24>)
 8000a50:	f006 ffbc 	bl	80079cc <HAL_UART_Receive_IT>
 8000a54:	4603      	mov	r3, r0
 8000a56:	71fb      	strb	r3, [r7, #7]
			5);
	UNUSED(rcode);
}
 8000a58:	bf00      	nop
 8000a5a:	3708      	adds	r7, #8
 8000a5c:	46bd      	mov	sp, r7
 8000a5e:	bd80      	pop	{r7, pc}
 8000a60:	20001660 	.word	0x20001660
 8000a64:	20003874 	.word	0x20003874

08000a68 <comms_init>:

void comms_init() {
 8000a68:	b580      	push	{r7, lr}
 8000a6a:	af00      	add	r7, sp, #0
	comms_tx_active_buffer = comms_tx_buffer1;
 8000a6c:	4b10      	ldr	r3, [pc, #64]	@ (8000ab0 <comms_init+0x48>)
 8000a6e:	4a11      	ldr	r2, [pc, #68]	@ (8000ab4 <comms_init+0x4c>)
 8000a70:	601a      	str	r2, [r3, #0]
	comms_tx_prepared_buffer = comms_tx_buffer2;
 8000a72:	4b11      	ldr	r3, [pc, #68]	@ (8000ab8 <comms_init+0x50>)
 8000a74:	4a11      	ldr	r2, [pc, #68]	@ (8000abc <comms_init+0x54>)
 8000a76:	601a      	str	r2, [r3, #0]

	comms_reset_active_tx_buffer();
 8000a78:	f7ff ffa0 	bl	80009bc <comms_reset_active_tx_buffer>
	comms_tx_prepared_wr_pointer = comms_tx_prepared_buffer + 5;
 8000a7c:	4b0e      	ldr	r3, [pc, #56]	@ (8000ab8 <comms_init+0x50>)
 8000a7e:	681b      	ldr	r3, [r3, #0]
 8000a80:	3305      	adds	r3, #5
 8000a82:	4a0f      	ldr	r2, [pc, #60]	@ (8000ac0 <comms_init+0x58>)
 8000a84:	6013      	str	r3, [r2, #0]

	if (comms_selected_interface == COMMS_UART){
 8000a86:	4b0f      	ldr	r3, [pc, #60]	@ (8000ac4 <comms_init+0x5c>)
 8000a88:	781b      	ldrb	r3, [r3, #0]
 8000a8a:	2b00      	cmp	r3, #0
 8000a8c:	d101      	bne.n	8000a92 <comms_init+0x2a>
		comms_uart_init();
 8000a8e:	f7ff ffd7 	bl	8000a40 <comms_uart_init>
	}

	comms_rx_active_buffer = comms_rx_buffer1;
 8000a92:	4b0d      	ldr	r3, [pc, #52]	@ (8000ac8 <comms_init+0x60>)
 8000a94:	4a0d      	ldr	r2, [pc, #52]	@ (8000acc <comms_init+0x64>)
 8000a96:	601a      	str	r2, [r3, #0]
	comms_rx_prepared_buffer = comms_rx_buffer2;
 8000a98:	4b0d      	ldr	r3, [pc, #52]	@ (8000ad0 <comms_init+0x68>)
 8000a9a:	4a0e      	ldr	r2, [pc, #56]	@ (8000ad4 <comms_init+0x6c>)
 8000a9c:	601a      	str	r2, [r3, #0]

	comms_reset_active_rx_buffer();
 8000a9e:	f7ff ffad 	bl	80009fc <comms_reset_active_rx_buffer>
	comms_rx_prepared_rd_pointer = comms_rx_prepared_buffer + 5;
 8000aa2:	4b0b      	ldr	r3, [pc, #44]	@ (8000ad0 <comms_init+0x68>)
 8000aa4:	681b      	ldr	r3, [r3, #0]
 8000aa6:	3305      	adds	r3, #5
 8000aa8:	4a0b      	ldr	r2, [pc, #44]	@ (8000ad8 <comms_init+0x70>)
 8000aaa:	6013      	str	r3, [r2, #0]
}
 8000aac:	bf00      	nop
 8000aae:	bd80      	pop	{r7, pc}
 8000ab0:	20000a54 	.word	0x20000a54
 8000ab4:	20000254 	.word	0x20000254
 8000ab8:	20000a5c 	.word	0x20000a5c
 8000abc:	20000654 	.word	0x20000654
 8000ac0:	20000a60 	.word	0x20000a60
 8000ac4:	20001678 	.word	0x20001678
 8000ac8:	20001660 	.word	0x20001660
 8000acc:	20000e60 	.word	0x20000e60
 8000ad0:	20001668 	.word	0x20001668
 8000ad4:	20001260 	.word	0x20001260
 8000ad8:	2000166c 	.word	0x2000166c

08000adc <comms_purge_id_register>:

void comms_purge_id_register() {
 8000adc:	b580      	push	{r7, lr}
 8000ade:	af00      	add	r7, sp, #0
	memset(comms_tx_data_id_register, NULL, sizeof(comms_tx_data_id_register));
 8000ae0:	f44f 727f 	mov.w	r2, #1020	@ 0x3fc
 8000ae4:	2100      	movs	r1, #0
 8000ae6:	4802      	ldr	r0, [pc, #8]	@ (8000af0 <comms_purge_id_register+0x14>)
 8000ae8:	f00d f876 	bl	800dbd8 <memset>
}
 8000aec:	bf00      	nop
 8000aee:	bd80      	pop	{r7, pc}
 8000af0:	20000a64 	.word	0x20000a64

08000af4 <comms_find_existing_data>:

void* comms_find_existing_data(uint8_t data_id) {
 8000af4:	b480      	push	{r7}
 8000af6:	b083      	sub	sp, #12
 8000af8:	af00      	add	r7, sp, #0
 8000afa:	4603      	mov	r3, r0
 8000afc:	71fb      	strb	r3, [r7, #7]
	if (comms_tx_data_id_register[data_id] != NULL) {
 8000afe:	79fb      	ldrb	r3, [r7, #7]
 8000b00:	4a08      	ldr	r2, [pc, #32]	@ (8000b24 <comms_find_existing_data+0x30>)
 8000b02:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000b06:	2b00      	cmp	r3, #0
 8000b08:	d004      	beq.n	8000b14 <comms_find_existing_data+0x20>
		return comms_tx_data_id_register[data_id];
 8000b0a:	79fb      	ldrb	r3, [r7, #7]
 8000b0c:	4a05      	ldr	r2, [pc, #20]	@ (8000b24 <comms_find_existing_data+0x30>)
 8000b0e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000b12:	e000      	b.n	8000b16 <comms_find_existing_data+0x22>
	}
	return NULL;
 8000b14:	2300      	movs	r3, #0
}
 8000b16:	4618      	mov	r0, r3
 8000b18:	370c      	adds	r7, #12
 8000b1a:	46bd      	mov	sp, r7
 8000b1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b20:	4770      	bx	lr
 8000b22:	bf00      	nop
 8000b24:	20000a64 	.word	0x20000a64

08000b28 <comms_increment_active_buffer_data>:

void comms_increment_active_buffer_data() {
 8000b28:	b480      	push	{r7}
 8000b2a:	af00      	add	r7, sp, #0
	*((uint16_t*) (comms_tx_active_buffer + 3)) += 1;
 8000b2c:	4b07      	ldr	r3, [pc, #28]	@ (8000b4c <comms_increment_active_buffer_data+0x24>)
 8000b2e:	681b      	ldr	r3, [r3, #0]
 8000b30:	3303      	adds	r3, #3
 8000b32:	881a      	ldrh	r2, [r3, #0]
 8000b34:	4b05      	ldr	r3, [pc, #20]	@ (8000b4c <comms_increment_active_buffer_data+0x24>)
 8000b36:	681b      	ldr	r3, [r3, #0]
 8000b38:	3303      	adds	r3, #3
 8000b3a:	3201      	adds	r2, #1
 8000b3c:	b292      	uxth	r2, r2
 8000b3e:	801a      	strh	r2, [r3, #0]
}
 8000b40:	bf00      	nop
 8000b42:	46bd      	mov	sp, r7
 8000b44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b48:	4770      	bx	lr
 8000b4a:	bf00      	nop
 8000b4c:	20000a54 	.word	0x20000a54

08000b50 <comms_append_int32>:

int comms_append_int32(uint8_t data_id, uint8_t data_count, int *data) {
 8000b50:	b580      	push	{r7, lr}
 8000b52:	b082      	sub	sp, #8
 8000b54:	af00      	add	r7, sp, #0
 8000b56:	4603      	mov	r3, r0
 8000b58:	603a      	str	r2, [r7, #0]
 8000b5a:	71fb      	strb	r3, [r7, #7]
 8000b5c:	460b      	mov	r3, r1
 8000b5e:	71bb      	strb	r3, [r7, #6]
	// dissable interrupts
//	uint32_t primask = __get_PRIMASK();
//	__disable_irq();

	//check tx_register for same data id, return if existing
	if (comms_find_existing_data(data_id) != NULL) {
 8000b60:	79fb      	ldrb	r3, [r7, #7]
 8000b62:	4618      	mov	r0, r3
 8000b64:	f7ff ffc6 	bl	8000af4 <comms_find_existing_data>
 8000b68:	4603      	mov	r3, r0
 8000b6a:	2b00      	cmp	r3, #0
 8000b6c:	d001      	beq.n	8000b72 <comms_append_int32+0x22>
		return 1;
 8000b6e:	2301      	movs	r3, #1
 8000b70:	e02d      	b.n	8000bce <comms_append_int32+0x7e>
	}

	if (wr_status) {
 8000b72:	4b19      	ldr	r3, [pc, #100]	@ (8000bd8 <comms_append_int32+0x88>)
 8000b74:	781b      	ldrb	r3, [r3, #0]
 8000b76:	2b00      	cmp	r3, #0
 8000b78:	d001      	beq.n	8000b7e <comms_append_int32+0x2e>
		return COMMS_WR_LOCKED;
 8000b7a:	2305      	movs	r3, #5
 8000b7c:	e027      	b.n	8000bce <comms_append_int32+0x7e>
	}
	else {
		wr_status = COMMS_INPROGRESS;
 8000b7e:	4b16      	ldr	r3, [pc, #88]	@ (8000bd8 <comms_append_int32+0x88>)
 8000b80:	2201      	movs	r2, #1
 8000b82:	701a      	strb	r2, [r3, #0]
	}

	// save the pointer to new data to register
	comms_tx_data_id_register[data_id] = (void*) comms_tx_active_wr_pointer;
 8000b84:	79fb      	ldrb	r3, [r7, #7]
 8000b86:	4a15      	ldr	r2, [pc, #84]	@ (8000bdc <comms_append_int32+0x8c>)
 8000b88:	6812      	ldr	r2, [r2, #0]
 8000b8a:	4915      	ldr	r1, [pc, #84]	@ (8000be0 <comms_append_int32+0x90>)
 8000b8c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	// increment total data in buffer
	comms_increment_active_buffer_data();
 8000b90:	f7ff ffca 	bl	8000b28 <comms_increment_active_buffer_data>

	// write id, bytes and count
	*comms_tx_active_wr_pointer = data_id;
 8000b94:	4b11      	ldr	r3, [pc, #68]	@ (8000bdc <comms_append_int32+0x8c>)
 8000b96:	681b      	ldr	r3, [r3, #0]
 8000b98:	79fa      	ldrb	r2, [r7, #7]
 8000b9a:	701a      	strb	r2, [r3, #0]
	*(comms_tx_active_wr_pointer + 1) = (uint8_t) sizeof(*data);
 8000b9c:	4b0f      	ldr	r3, [pc, #60]	@ (8000bdc <comms_append_int32+0x8c>)
 8000b9e:	681b      	ldr	r3, [r3, #0]
 8000ba0:	3301      	adds	r3, #1
 8000ba2:	2204      	movs	r2, #4
 8000ba4:	701a      	strb	r2, [r3, #0]
	*(comms_tx_active_wr_pointer + 2) = data_count;
 8000ba6:	4b0d      	ldr	r3, [pc, #52]	@ (8000bdc <comms_append_int32+0x8c>)
 8000ba8:	681b      	ldr	r3, [r3, #0]
 8000baa:	3302      	adds	r3, #2
 8000bac:	79ba      	ldrb	r2, [r7, #6]
 8000bae:	701a      	strb	r2, [r3, #0]

	// write integer as 4 uint8_t to tx_buffer
	*((int*) (comms_tx_active_wr_pointer + 3)) = *data;
 8000bb0:	4b0a      	ldr	r3, [pc, #40]	@ (8000bdc <comms_append_int32+0x8c>)
 8000bb2:	681b      	ldr	r3, [r3, #0]
 8000bb4:	3303      	adds	r3, #3
 8000bb6:	683a      	ldr	r2, [r7, #0]
 8000bb8:	6812      	ldr	r2, [r2, #0]
 8000bba:	601a      	str	r2, [r3, #0]

	// move pointer comms_tx_buffer_wr_pointer
	comms_tx_active_wr_pointer = (comms_tx_active_wr_pointer + 3 + sizeof(*data));
 8000bbc:	4b07      	ldr	r3, [pc, #28]	@ (8000bdc <comms_append_int32+0x8c>)
 8000bbe:	681b      	ldr	r3, [r3, #0]
 8000bc0:	3307      	adds	r3, #7
 8000bc2:	4a06      	ldr	r2, [pc, #24]	@ (8000bdc <comms_append_int32+0x8c>)
 8000bc4:	6013      	str	r3, [r2, #0]

	wr_status = COMMS_READY;
 8000bc6:	4b04      	ldr	r3, [pc, #16]	@ (8000bd8 <comms_append_int32+0x88>)
 8000bc8:	2200      	movs	r2, #0
 8000bca:	701a      	strb	r2, [r3, #0]

	// restore interrupts
//	__set_PRIMASK(primask);

	return 0;
 8000bcc:	2300      	movs	r3, #0
}
 8000bce:	4618      	mov	r0, r3
 8000bd0:	3708      	adds	r7, #8
 8000bd2:	46bd      	mov	sp, r7
 8000bd4:	bd80      	pop	{r7, pc}
 8000bd6:	bf00      	nop
 8000bd8:	20001679 	.word	0x20001679
 8000bdc:	20000a58 	.word	0x20000a58
 8000be0:	20000a64 	.word	0x20000a64

08000be4 <comms_switch_tx_buffers>:

void comms_switch_tx_buffers() {
 8000be4:	b580      	push	{r7, lr}
 8000be6:	b084      	sub	sp, #16
 8000be8:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8000bea:	f3ef 8310 	mrs	r3, PRIMASK
 8000bee:	603b      	str	r3, [r7, #0]
  return(result);
 8000bf0:	683b      	ldr	r3, [r7, #0]
	// dissable interrupts
	uint32_t primask = __get_PRIMASK();
 8000bf2:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 8000bf4:	b672      	cpsid	i
}
 8000bf6:	bf00      	nop
	__disable_irq();

	// switch buffers
	uint8_t *_temp = comms_tx_prepared_buffer;
 8000bf8:	4b0d      	ldr	r3, [pc, #52]	@ (8000c30 <comms_switch_tx_buffers+0x4c>)
 8000bfa:	681b      	ldr	r3, [r3, #0]
 8000bfc:	60bb      	str	r3, [r7, #8]
	comms_tx_prepared_buffer = comms_tx_active_buffer;
 8000bfe:	4b0d      	ldr	r3, [pc, #52]	@ (8000c34 <comms_switch_tx_buffers+0x50>)
 8000c00:	681b      	ldr	r3, [r3, #0]
 8000c02:	4a0b      	ldr	r2, [pc, #44]	@ (8000c30 <comms_switch_tx_buffers+0x4c>)
 8000c04:	6013      	str	r3, [r2, #0]
	comms_tx_active_buffer = _temp;
 8000c06:	4a0b      	ldr	r2, [pc, #44]	@ (8000c34 <comms_switch_tx_buffers+0x50>)
 8000c08:	68bb      	ldr	r3, [r7, #8]
 8000c0a:	6013      	str	r3, [r2, #0]

	// set pointer to the end of prepared buffer data
	comms_tx_prepared_wr_pointer = comms_tx_active_wr_pointer;
 8000c0c:	4b0a      	ldr	r3, [pc, #40]	@ (8000c38 <comms_switch_tx_buffers+0x54>)
 8000c0e:	681b      	ldr	r3, [r3, #0]
 8000c10:	4a0a      	ldr	r2, [pc, #40]	@ (8000c3c <comms_switch_tx_buffers+0x58>)
 8000c12:	6013      	str	r3, [r2, #0]

	// prepare the new active buffer and pointers
	comms_reset_active_tx_buffer();
 8000c14:	f7ff fed2 	bl	80009bc <comms_reset_active_tx_buffer>
	comms_purge_id_register();
 8000c18:	f7ff ff60 	bl	8000adc <comms_purge_id_register>
 8000c1c:	68fb      	ldr	r3, [r7, #12]
 8000c1e:	607b      	str	r3, [r7, #4]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8000c20:	687b      	ldr	r3, [r7, #4]
 8000c22:	f383 8810 	msr	PRIMASK, r3
}
 8000c26:	bf00      	nop

	// restore interrupts
	__set_PRIMASK(primask);
}
 8000c28:	bf00      	nop
 8000c2a:	3710      	adds	r7, #16
 8000c2c:	46bd      	mov	sp, r7
 8000c2e:	bd80      	pop	{r7, pc}
 8000c30:	20000a5c 	.word	0x20000a5c
 8000c34:	20000a54 	.word	0x20000a54
 8000c38:	20000a58 	.word	0x20000a58
 8000c3c:	20000a60 	.word	0x20000a60

08000c40 <comms_send>:

int comms_send() {
 8000c40:	b580      	push	{r7, lr}
 8000c42:	b082      	sub	sp, #8
 8000c44:	af00      	add	r7, sp, #0

	if (tx_status > 0) {
 8000c46:	4b32      	ldr	r3, [pc, #200]	@ (8000d10 <comms_send+0xd0>)
 8000c48:	781b      	ldrb	r3, [r3, #0]
 8000c4a:	2b00      	cmp	r3, #0
 8000c4c:	d001      	beq.n	8000c52 <comms_send+0x12>
		return COMMS_TX_LOCKED;
 8000c4e:	2304      	movs	r3, #4
 8000c50:	e059      	b.n	8000d06 <comms_send+0xc6>
	}

	tx_status = COMMS_INPROGRESS;
 8000c52:	4b2f      	ldr	r3, [pc, #188]	@ (8000d10 <comms_send+0xd0>)
 8000c54:	2201      	movs	r2, #1
 8000c56:	701a      	strb	r2, [r3, #0]

	// need to switch buffers
	comms_switch_tx_buffers();
 8000c58:	f7ff ffc4 	bl	8000be4 <comms_switch_tx_buffers>

	// terminator at the end
	*comms_tx_prepared_wr_pointer = END_CR;
 8000c5c:	4b2d      	ldr	r3, [pc, #180]	@ (8000d14 <comms_send+0xd4>)
 8000c5e:	681b      	ldr	r3, [r3, #0]
 8000c60:	220d      	movs	r2, #13
 8000c62:	701a      	strb	r2, [r3, #0]
	*(comms_tx_prepared_wr_pointer + 1) = END_LF;
 8000c64:	4b2b      	ldr	r3, [pc, #172]	@ (8000d14 <comms_send+0xd4>)
 8000c66:	681b      	ldr	r3, [r3, #0]
 8000c68:	3301      	adds	r3, #1
 8000c6a:	220a      	movs	r2, #10
 8000c6c:	701a      	strb	r2, [r3, #0]
	comms_tx_prepared_wr_pointer += 2;
 8000c6e:	4b29      	ldr	r3, [pc, #164]	@ (8000d14 <comms_send+0xd4>)
 8000c70:	681b      	ldr	r3, [r3, #0]
 8000c72:	3302      	adds	r3, #2
 8000c74:	4a27      	ldr	r2, [pc, #156]	@ (8000d14 <comms_send+0xd4>)
 8000c76:	6013      	str	r3, [r2, #0]

	// buffer is empty
	if (comms_tx_prepared_buffer[3] == 0) {
 8000c78:	4b27      	ldr	r3, [pc, #156]	@ (8000d18 <comms_send+0xd8>)
 8000c7a:	681b      	ldr	r3, [r3, #0]
 8000c7c:	3303      	adds	r3, #3
 8000c7e:	781b      	ldrb	r3, [r3, #0]
 8000c80:	2b00      	cmp	r3, #0
 8000c82:	d109      	bne.n	8000c98 <comms_send+0x58>
		++empty; //DEBUG
 8000c84:	4b25      	ldr	r3, [pc, #148]	@ (8000d1c <comms_send+0xdc>)
 8000c86:	681b      	ldr	r3, [r3, #0]
 8000c88:	3301      	adds	r3, #1
 8000c8a:	4a24      	ldr	r2, [pc, #144]	@ (8000d1c <comms_send+0xdc>)
 8000c8c:	6013      	str	r3, [r2, #0]
		tx_status = COMMS_READY;
 8000c8e:	4b20      	ldr	r3, [pc, #128]	@ (8000d10 <comms_send+0xd0>)
 8000c90:	2200      	movs	r2, #0
 8000c92:	701a      	strb	r2, [r3, #0]
		return COMMS_TX_BUFFER_EMPTY;
 8000c94:	2303      	movs	r3, #3
 8000c96:	e036      	b.n	8000d06 <comms_send+0xc6>
	} else {
		full++;
 8000c98:	4b21      	ldr	r3, [pc, #132]	@ (8000d20 <comms_send+0xe0>)
 8000c9a:	681b      	ldr	r3, [r3, #0]
 8000c9c:	3301      	adds	r3, #1
 8000c9e:	4a20      	ldr	r2, [pc, #128]	@ (8000d20 <comms_send+0xe0>)
 8000ca0:	6013      	str	r3, [r2, #0]
	}

	// send data
	USBD_StatusTypeDef cdc_return = 0;
 8000ca2:	2300      	movs	r3, #0
 8000ca4:	71fb      	strb	r3, [r7, #7]
	HAL_StatusTypeDef uart_return = 0;
 8000ca6:	2300      	movs	r3, #0
 8000ca8:	71bb      	strb	r3, [r7, #6]

	if(comms_selected_interface == COMMS_USB_OTG){
 8000caa:	4b1e      	ldr	r3, [pc, #120]	@ (8000d24 <comms_send+0xe4>)
 8000cac:	781b      	ldrb	r3, [r3, #0]
 8000cae:	2b01      	cmp	r3, #1
 8000cb0:	d10d      	bne.n	8000cce <comms_send+0x8e>
		cdc_return = CDC_Transmit_FS(comms_tx_prepared_buffer, comms_tx_prepared_wr_pointer - comms_tx_prepared_buffer);
 8000cb2:	4b19      	ldr	r3, [pc, #100]	@ (8000d18 <comms_send+0xd8>)
 8000cb4:	6818      	ldr	r0, [r3, #0]
 8000cb6:	4b17      	ldr	r3, [pc, #92]	@ (8000d14 <comms_send+0xd4>)
 8000cb8:	681a      	ldr	r2, [r3, #0]
 8000cba:	4b17      	ldr	r3, [pc, #92]	@ (8000d18 <comms_send+0xd8>)
 8000cbc:	681b      	ldr	r3, [r3, #0]
 8000cbe:	1ad3      	subs	r3, r2, r3
 8000cc0:	b29b      	uxth	r3, r3
 8000cc2:	4619      	mov	r1, r3
 8000cc4:	f00c f9e8 	bl	800d098 <CDC_Transmit_FS>
 8000cc8:	4603      	mov	r3, r0
 8000cca:	71fb      	strb	r3, [r7, #7]
 8000ccc:	e00d      	b.n	8000cea <comms_send+0xaa>
	} else {
		uart_return = HAL_UART_Transmit(&hlpuart1, comms_tx_prepared_buffer, comms_tx_prepared_wr_pointer - comms_tx_prepared_buffer, 100);
 8000cce:	4b12      	ldr	r3, [pc, #72]	@ (8000d18 <comms_send+0xd8>)
 8000cd0:	6819      	ldr	r1, [r3, #0]
 8000cd2:	4b10      	ldr	r3, [pc, #64]	@ (8000d14 <comms_send+0xd4>)
 8000cd4:	681a      	ldr	r2, [r3, #0]
 8000cd6:	4b10      	ldr	r3, [pc, #64]	@ (8000d18 <comms_send+0xd8>)
 8000cd8:	681b      	ldr	r3, [r3, #0]
 8000cda:	1ad3      	subs	r3, r2, r3
 8000cdc:	b29a      	uxth	r2, r3
 8000cde:	2364      	movs	r3, #100	@ 0x64
 8000ce0:	4811      	ldr	r0, [pc, #68]	@ (8000d28 <comms_send+0xe8>)
 8000ce2:	f006 fde5 	bl	80078b0 <HAL_UART_Transmit>
 8000ce6:	4603      	mov	r3, r0
 8000ce8:	71bb      	strb	r3, [r7, #6]
	}

	tx_status = COMMS_READY;
 8000cea:	4b09      	ldr	r3, [pc, #36]	@ (8000d10 <comms_send+0xd0>)
 8000cec:	2200      	movs	r2, #0
 8000cee:	701a      	strb	r2, [r3, #0]

	if (cdc_return) {
 8000cf0:	79fb      	ldrb	r3, [r7, #7]
 8000cf2:	2b00      	cmp	r3, #0
 8000cf4:	d001      	beq.n	8000cfa <comms_send+0xba>
		return COMMS_TX_CDC_FAIL;
 8000cf6:	2302      	movs	r3, #2
 8000cf8:	e005      	b.n	8000d06 <comms_send+0xc6>
	}

	if (uart_return) {
 8000cfa:	79bb      	ldrb	r3, [r7, #6]
 8000cfc:	2b00      	cmp	r3, #0
 8000cfe:	d001      	beq.n	8000d04 <comms_send+0xc4>
		return COMMS_TX_UART_FAIL;
 8000d00:	2306      	movs	r3, #6
 8000d02:	e000      	b.n	8000d06 <comms_send+0xc6>
	}

	return COMMS_SUCCESS;
 8000d04:	2300      	movs	r3, #0
}
 8000d06:	4618      	mov	r0, r3
 8000d08:	3708      	adds	r7, #8
 8000d0a:	46bd      	mov	sp, r7
 8000d0c:	bd80      	pop	{r7, pc}
 8000d0e:	bf00      	nop
 8000d10:	2000167a 	.word	0x2000167a
 8000d14:	20000a60 	.word	0x20000a60
 8000d18:	20000a5c 	.word	0x20000a5c
 8000d1c:	20001670 	.word	0x20001670
 8000d20:	20001674 	.word	0x20001674
 8000d24:	20001678 	.word	0x20001678
 8000d28:	20003874 	.word	0x20003874

08000d2c <comms_switch_rx_buffers>:

void comms_switch_rx_buffers(){
 8000d2c:	b580      	push	{r7, lr}
 8000d2e:	b084      	sub	sp, #16
 8000d30:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8000d32:	f3ef 8310 	mrs	r3, PRIMASK
 8000d36:	603b      	str	r3, [r7, #0]
  return(result);
 8000d38:	683b      	ldr	r3, [r7, #0]
	// dissable interrupts
	uint32_t primask = __get_PRIMASK();
 8000d3a:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 8000d3c:	b672      	cpsid	i
}
 8000d3e:	bf00      	nop
	__disable_irq();

	// switch rx buffers
	uint8_t *_temp = comms_rx_prepared_buffer;
 8000d40:	4b0c      	ldr	r3, [pc, #48]	@ (8000d74 <comms_switch_rx_buffers+0x48>)
 8000d42:	681b      	ldr	r3, [r3, #0]
 8000d44:	60bb      	str	r3, [r7, #8]
	comms_rx_prepared_buffer = comms_rx_active_buffer;
 8000d46:	4b0c      	ldr	r3, [pc, #48]	@ (8000d78 <comms_switch_rx_buffers+0x4c>)
 8000d48:	681b      	ldr	r3, [r3, #0]
 8000d4a:	4a0a      	ldr	r2, [pc, #40]	@ (8000d74 <comms_switch_rx_buffers+0x48>)
 8000d4c:	6013      	str	r3, [r2, #0]
	comms_rx_active_buffer = _temp;
 8000d4e:	4a0a      	ldr	r2, [pc, #40]	@ (8000d78 <comms_switch_rx_buffers+0x4c>)
 8000d50:	68bb      	ldr	r3, [r7, #8]
 8000d52:	6013      	str	r3, [r2, #0]

	// set pointer to the prepared buffer data
	comms_rx_prepared_rd_pointer = comms_rx_active_rd_pointer;
 8000d54:	4b09      	ldr	r3, [pc, #36]	@ (8000d7c <comms_switch_rx_buffers+0x50>)
 8000d56:	681b      	ldr	r3, [r3, #0]
 8000d58:	4a09      	ldr	r2, [pc, #36]	@ (8000d80 <comms_switch_rx_buffers+0x54>)
 8000d5a:	6013      	str	r3, [r2, #0]

	// prepare the new active buffer and pointers
	comms_reset_active_rx_buffer();
 8000d5c:	f7ff fe4e 	bl	80009fc <comms_reset_active_rx_buffer>
 8000d60:	68fb      	ldr	r3, [r7, #12]
 8000d62:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8000d64:	687b      	ldr	r3, [r7, #4]
 8000d66:	f383 8810 	msr	PRIMASK, r3
}
 8000d6a:	bf00      	nop

	// restore interrupts
	__set_PRIMASK(primask);
}
 8000d6c:	bf00      	nop
 8000d6e:	3710      	adds	r7, #16
 8000d70:	46bd      	mov	sp, r7
 8000d72:	bd80      	pop	{r7, pc}
 8000d74:	20001668 	.word	0x20001668
 8000d78:	20001660 	.word	0x20001660
 8000d7c:	20001664 	.word	0x20001664
 8000d80:	2000166c 	.word	0x2000166c

08000d84 <comms_cdc_rx_callback>:

void comms_cdc_rx_callback(uint8_t *buffer, uint32_t length) {
 8000d84:	b580      	push	{r7, lr}
 8000d86:	b082      	sub	sp, #8
 8000d88:	af00      	add	r7, sp, #0
 8000d8a:	6078      	str	r0, [r7, #4]
 8000d8c:	6039      	str	r1, [r7, #0]
	// call this func inside of usbd_cdc_if.c in CDC_Receive_FS()

	if (comms_selected_interface != COMMS_USB_OTG){
 8000d8e:	4b14      	ldr	r3, [pc, #80]	@ (8000de0 <comms_cdc_rx_callback+0x5c>)
 8000d90:	781b      	ldrb	r3, [r3, #0]
 8000d92:	2b01      	cmp	r3, #1
 8000d94:	d11b      	bne.n	8000dce <comms_cdc_rx_callback+0x4a>
		// quit if UART is in use
		return;
	}

	if (rx_status) {
 8000d96:	4b13      	ldr	r3, [pc, #76]	@ (8000de4 <comms_cdc_rx_callback+0x60>)
 8000d98:	781b      	ldrb	r3, [r3, #0]
 8000d9a:	2b00      	cmp	r3, #0
 8000d9c:	d119      	bne.n	8000dd2 <comms_cdc_rx_callback+0x4e>
		// not ready yet
		return;
	}

	if (length < 3) {
 8000d9e:	683b      	ldr	r3, [r7, #0]
 8000da0:	2b02      	cmp	r3, #2
 8000da2:	d918      	bls.n	8000dd6 <comms_cdc_rx_callback+0x52>
		// invalid buffer
		return;
	}

	rx_status = COMMS_INPROGRESS;
 8000da4:	4b0f      	ldr	r3, [pc, #60]	@ (8000de4 <comms_cdc_rx_callback+0x60>)
 8000da6:	2201      	movs	r2, #1
 8000da8:	701a      	strb	r2, [r3, #0]

	//copy to the active buffer
	memcpy(comms_rx_active_buffer, buffer, length);
 8000daa:	4b0f      	ldr	r3, [pc, #60]	@ (8000de8 <comms_cdc_rx_callback+0x64>)
 8000dac:	681b      	ldr	r3, [r3, #0]
 8000dae:	683a      	ldr	r2, [r7, #0]
 8000db0:	6879      	ldr	r1, [r7, #4]
 8000db2:	4618      	mov	r0, r3
 8000db4:	f00c ff3c 	bl	800dc30 <memcpy>
	comms_rx_active_rd_pointer = comms_rx_active_buffer + 5;
 8000db8:	4b0b      	ldr	r3, [pc, #44]	@ (8000de8 <comms_cdc_rx_callback+0x64>)
 8000dba:	681b      	ldr	r3, [r3, #0]
 8000dbc:	3305      	adds	r3, #5
 8000dbe:	4a0b      	ldr	r2, [pc, #44]	@ (8000dec <comms_cdc_rx_callback+0x68>)
 8000dc0:	6013      	str	r3, [r2, #0]

	comms_switch_rx_buffers();
 8000dc2:	f7ff ffb3 	bl	8000d2c <comms_switch_rx_buffers>

	rx_status = COMMS_RECEIVED;
 8000dc6:	4b07      	ldr	r3, [pc, #28]	@ (8000de4 <comms_cdc_rx_callback+0x60>)
 8000dc8:	2202      	movs	r2, #2
 8000dca:	701a      	strb	r2, [r3, #0]
 8000dcc:	e004      	b.n	8000dd8 <comms_cdc_rx_callback+0x54>
		return;
 8000dce:	bf00      	nop
 8000dd0:	e002      	b.n	8000dd8 <comms_cdc_rx_callback+0x54>
		return;
 8000dd2:	bf00      	nop
 8000dd4:	e000      	b.n	8000dd8 <comms_cdc_rx_callback+0x54>
		return;
 8000dd6:	bf00      	nop
}
 8000dd8:	3708      	adds	r7, #8
 8000dda:	46bd      	mov	sp, r7
 8000ddc:	bd80      	pop	{r7, pc}
 8000dde:	bf00      	nop
 8000de0:	20001678 	.word	0x20001678
 8000de4:	2000167b 	.word	0x2000167b
 8000de8:	20001660 	.word	0x20001660
 8000dec:	20001664 	.word	0x20001664

08000df0 <comms_data_handler>:

__weak void comms_data_handler(CommsData *data) {
 8000df0:	b580      	push	{r7, lr}
 8000df2:	b082      	sub	sp, #8
 8000df4:	af00      	add	r7, sp, #0
 8000df6:	6078      	str	r0, [r7, #4]

	if (data == NULL) {
 8000df8:	687b      	ldr	r3, [r7, #4]
 8000dfa:	2b00      	cmp	r3, #0
 8000dfc:	d00c      	beq.n	8000e18 <comms_data_handler+0x28>
		return;
	}

	switch (data->data_id) {
 8000dfe:	687b      	ldr	r3, [r7, #4]
 8000e00:	781b      	ldrb	r3, [r3, #0]
 8000e02:	2b05      	cmp	r3, #5
 8000e04:	d10a      	bne.n	8000e1c <comms_data_handler+0x2c>
	case 5:
		HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin,
				(GPIO_PinState) (data->data[0].u8));
 8000e06:	687b      	ldr	r3, [r7, #4]
 8000e08:	791b      	ldrb	r3, [r3, #4]
		HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin,
 8000e0a:	461a      	mov	r2, r3
 8000e0c:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000e10:	4804      	ldr	r0, [pc, #16]	@ (8000e24 <comms_data_handler+0x34>)
 8000e12:	f003 f939 	bl	8004088 <HAL_GPIO_WritePin>
		break;
 8000e16:	e002      	b.n	8000e1e <comms_data_handler+0x2e>
		return;
 8000e18:	bf00      	nop
 8000e1a:	e000      	b.n	8000e1e <comms_data_handler+0x2e>
	default:
		break;
 8000e1c:	bf00      	nop
	}

}
 8000e1e:	3708      	adds	r7, #8
 8000e20:	46bd      	mov	sp, r7
 8000e22:	bd80      	pop	{r7, pc}
 8000e24:	48000400 	.word	0x48000400

08000e28 <comms_rx_process>:

void comms_rx_process() {
 8000e28:	b580      	push	{r7, lr}
 8000e2a:	f5ad 6d81 	sub.w	sp, sp, #1032	@ 0x408
 8000e2e:	af00      	add	r7, sp, #0
	if (!rx_status) {
 8000e30:	4b50      	ldr	r3, [pc, #320]	@ (8000f74 <comms_rx_process+0x14c>)
 8000e32:	781b      	ldrb	r3, [r3, #0]
 8000e34:	2b00      	cmp	r3, #0
 8000e36:	f000 8096 	beq.w	8000f66 <comms_rx_process+0x13e>
		// no data yet
		return;
	}

	if (comms_rx_prepared_buffer[2] == 0) {
 8000e3a:	4b4f      	ldr	r3, [pc, #316]	@ (8000f78 <comms_rx_process+0x150>)
 8000e3c:	681b      	ldr	r3, [r3, #0]
 8000e3e:	3302      	adds	r3, #2
 8000e40:	781b      	ldrb	r3, [r3, #0]
 8000e42:	2b00      	cmp	r3, #0
 8000e44:	f040 808b 	bne.w	8000f5e <comms_rx_process+0x136>
		uint16_t elements = *((uint16_t*) (comms_rx_prepared_buffer + 3));
 8000e48:	4b4b      	ldr	r3, [pc, #300]	@ (8000f78 <comms_rx_process+0x150>)
 8000e4a:	681b      	ldr	r3, [r3, #0]
 8000e4c:	f8b3 3003 	ldrh.w	r3, [r3, #3]
 8000e50:	f8a7 3406 	strh.w	r3, [r7, #1030]	@ 0x406

		for (; elements > 0; --elements) {
 8000e54:	e07e      	b.n	8000f54 <comms_rx_process+0x12c>
			CommsData data;
			data.data_id = *comms_rx_prepared_rd_pointer;
 8000e56:	4b49      	ldr	r3, [pc, #292]	@ (8000f7c <comms_rx_process+0x154>)
 8000e58:	681b      	ldr	r3, [r3, #0]
 8000e5a:	781a      	ldrb	r2, [r3, #0]
 8000e5c:	f507 6381 	add.w	r3, r7, #1032	@ 0x408
 8000e60:	f2a3 4304 	subw	r3, r3, #1028	@ 0x404
 8000e64:	701a      	strb	r2, [r3, #0]
			data.data_size = *(comms_rx_prepared_rd_pointer + 1);
 8000e66:	4b45      	ldr	r3, [pc, #276]	@ (8000f7c <comms_rx_process+0x154>)
 8000e68:	681b      	ldr	r3, [r3, #0]
 8000e6a:	785a      	ldrb	r2, [r3, #1]
 8000e6c:	f507 6381 	add.w	r3, r7, #1032	@ 0x408
 8000e70:	f2a3 4304 	subw	r3, r3, #1028	@ 0x404
 8000e74:	705a      	strb	r2, [r3, #1]
			data.data_count = *(comms_rx_prepared_rd_pointer + 2);
 8000e76:	4b41      	ldr	r3, [pc, #260]	@ (8000f7c <comms_rx_process+0x154>)
 8000e78:	681b      	ldr	r3, [r3, #0]
 8000e7a:	789a      	ldrb	r2, [r3, #2]
 8000e7c:	f507 6381 	add.w	r3, r7, #1032	@ 0x408
 8000e80:	f2a3 4304 	subw	r3, r3, #1028	@ 0x404
 8000e84:	709a      	strb	r2, [r3, #2]

			for (uint8_t x = 0; x < data.data_count; ++x) {
 8000e86:	2300      	movs	r3, #0
 8000e88:	f887 3405 	strb.w	r3, [r7, #1029]	@ 0x405
 8000e8c:	e03d      	b.n	8000f0a <comms_rx_process+0xe2>
				switch (data.data_size) {
 8000e8e:	f507 6381 	add.w	r3, r7, #1032	@ 0x408
 8000e92:	f2a3 4304 	subw	r3, r3, #1028	@ 0x404
 8000e96:	785b      	ldrb	r3, [r3, #1]
 8000e98:	2b04      	cmp	r3, #4
 8000e9a:	d023      	beq.n	8000ee4 <comms_rx_process+0xbc>
 8000e9c:	2b04      	cmp	r3, #4
 8000e9e:	dc64      	bgt.n	8000f6a <comms_rx_process+0x142>
 8000ea0:	2b01      	cmp	r3, #1
 8000ea2:	d002      	beq.n	8000eaa <comms_rx_process+0x82>
 8000ea4:	2b02      	cmp	r3, #2
 8000ea6:	d00e      	beq.n	8000ec6 <comms_rx_process+0x9e>
				case 4:
					data.data[x].u32 =
							*((uint32_t*) (comms_rx_prepared_rd_pointer + 3));
					break;
				default:
					return;
 8000ea8:	e05f      	b.n	8000f6a <comms_rx_process+0x142>
					data.data[x].u8 = *(comms_rx_prepared_rd_pointer + 3);
 8000eaa:	4b34      	ldr	r3, [pc, #208]	@ (8000f7c <comms_rx_process+0x154>)
 8000eac:	681a      	ldr	r2, [r3, #0]
 8000eae:	f897 3405 	ldrb.w	r3, [r7, #1029]	@ 0x405
 8000eb2:	78d1      	ldrb	r1, [r2, #3]
 8000eb4:	f507 6281 	add.w	r2, r7, #1032	@ 0x408
 8000eb8:	f2a2 4204 	subw	r2, r2, #1028	@ 0x404
 8000ebc:	009b      	lsls	r3, r3, #2
 8000ebe:	4413      	add	r3, r2
 8000ec0:	460a      	mov	r2, r1
 8000ec2:	711a      	strb	r2, [r3, #4]
					break;
 8000ec4:	e01c      	b.n	8000f00 <comms_rx_process+0xd8>
					data.data[x].u16 =
 8000ec6:	4b2d      	ldr	r3, [pc, #180]	@ (8000f7c <comms_rx_process+0x154>)
 8000ec8:	681a      	ldr	r2, [r3, #0]
 8000eca:	f897 3405 	ldrb.w	r3, [r7, #1029]	@ 0x405
 8000ece:	f8b2 1003 	ldrh.w	r1, [r2, #3]
 8000ed2:	f507 6281 	add.w	r2, r7, #1032	@ 0x408
 8000ed6:	f2a2 4204 	subw	r2, r2, #1028	@ 0x404
 8000eda:	009b      	lsls	r3, r3, #2
 8000edc:	4413      	add	r3, r2
 8000ede:	460a      	mov	r2, r1
 8000ee0:	809a      	strh	r2, [r3, #4]
					break;
 8000ee2:	e00d      	b.n	8000f00 <comms_rx_process+0xd8>
					data.data[x].u32 =
 8000ee4:	4b25      	ldr	r3, [pc, #148]	@ (8000f7c <comms_rx_process+0x154>)
 8000ee6:	681a      	ldr	r2, [r3, #0]
 8000ee8:	f897 3405 	ldrb.w	r3, [r7, #1029]	@ 0x405
 8000eec:	f8d2 2003 	ldr.w	r2, [r2, #3]
 8000ef0:	f507 6181 	add.w	r1, r7, #1032	@ 0x408
 8000ef4:	f2a1 4104 	subw	r1, r1, #1028	@ 0x404
 8000ef8:	009b      	lsls	r3, r3, #2
 8000efa:	440b      	add	r3, r1
 8000efc:	605a      	str	r2, [r3, #4]
					break;
 8000efe:	bf00      	nop
			for (uint8_t x = 0; x < data.data_count; ++x) {
 8000f00:	f897 3405 	ldrb.w	r3, [r7, #1029]	@ 0x405
 8000f04:	3301      	adds	r3, #1
 8000f06:	f887 3405 	strb.w	r3, [r7, #1029]	@ 0x405
 8000f0a:	f507 6381 	add.w	r3, r7, #1032	@ 0x408
 8000f0e:	f2a3 4304 	subw	r3, r3, #1028	@ 0x404
 8000f12:	789b      	ldrb	r3, [r3, #2]
 8000f14:	f897 2405 	ldrb.w	r2, [r7, #1029]	@ 0x405
 8000f18:	429a      	cmp	r2, r3
 8000f1a:	d3b8      	bcc.n	8000e8e <comms_rx_process+0x66>
				}
			}

			comms_data_handler(&data);
 8000f1c:	1d3b      	adds	r3, r7, #4
 8000f1e:	4618      	mov	r0, r3
 8000f20:	f7ff ff66 	bl	8000df0 <comms_data_handler>

			comms_rx_prepared_rd_pointer = (comms_rx_prepared_rd_pointer + 3
					+ (data.data_size * data.data_count));
 8000f24:	4b15      	ldr	r3, [pc, #84]	@ (8000f7c <comms_rx_process+0x154>)
 8000f26:	681a      	ldr	r2, [r3, #0]
 8000f28:	f507 6381 	add.w	r3, r7, #1032	@ 0x408
 8000f2c:	f2a3 4304 	subw	r3, r3, #1028	@ 0x404
 8000f30:	785b      	ldrb	r3, [r3, #1]
 8000f32:	4619      	mov	r1, r3
 8000f34:	f507 6381 	add.w	r3, r7, #1032	@ 0x408
 8000f38:	f2a3 4304 	subw	r3, r3, #1028	@ 0x404
 8000f3c:	789b      	ldrb	r3, [r3, #2]
 8000f3e:	fb01 f303 	mul.w	r3, r1, r3
 8000f42:	3303      	adds	r3, #3
 8000f44:	4413      	add	r3, r2
			comms_rx_prepared_rd_pointer = (comms_rx_prepared_rd_pointer + 3
 8000f46:	4a0d      	ldr	r2, [pc, #52]	@ (8000f7c <comms_rx_process+0x154>)
 8000f48:	6013      	str	r3, [r2, #0]
		for (; elements > 0; --elements) {
 8000f4a:	f8b7 3406 	ldrh.w	r3, [r7, #1030]	@ 0x406
 8000f4e:	3b01      	subs	r3, #1
 8000f50:	f8a7 3406 	strh.w	r3, [r7, #1030]	@ 0x406
 8000f54:	f8b7 3406 	ldrh.w	r3, [r7, #1030]	@ 0x406
 8000f58:	2b00      	cmp	r3, #0
 8000f5a:	f47f af7c 	bne.w	8000e56 <comms_rx_process+0x2e>
		}
	}

	rx_status = COMMS_READY;
 8000f5e:	4b05      	ldr	r3, [pc, #20]	@ (8000f74 <comms_rx_process+0x14c>)
 8000f60:	2200      	movs	r2, #0
 8000f62:	701a      	strb	r2, [r3, #0]
 8000f64:	e002      	b.n	8000f6c <comms_rx_process+0x144>
		return;
 8000f66:	bf00      	nop
 8000f68:	e000      	b.n	8000f6c <comms_rx_process+0x144>
					return;
 8000f6a:	bf00      	nop
}
 8000f6c:	f507 6781 	add.w	r7, r7, #1032	@ 0x408
 8000f70:	46bd      	mov	sp, r7
 8000f72:	bd80      	pop	{r7, pc}
 8000f74:	2000167b 	.word	0x2000167b
 8000f78:	20001668 	.word	0x20001668
 8000f7c:	2000166c 	.word	0x2000166c

08000f80 <comms_lpuart_rx_callback>:


void comms_lpuart_rx_callback(UART_HandleTypeDef *huart) {
 8000f80:	b580      	push	{r7, lr}
 8000f82:	b084      	sub	sp, #16
 8000f84:	af00      	add	r7, sp, #0
 8000f86:	6078      	str	r0, [r7, #4]
	static int elements;
	static int data_total_length;
	static HAL_StatusTypeDef rcode;
	UNUSED(rcode);

	if (comms_selected_interface != COMMS_UART){
 8000f88:	4b40      	ldr	r3, [pc, #256]	@ (800108c <comms_lpuart_rx_callback+0x10c>)
 8000f8a:	781b      	ldrb	r3, [r3, #0]
 8000f8c:	2b00      	cmp	r3, #0
 8000f8e:	d177      	bne.n	8001080 <comms_lpuart_rx_callback+0x100>
		// quit if USB OTG is in use
		return;
	}

	switch (uart_rx_state) {
 8000f90:	4b3f      	ldr	r3, [pc, #252]	@ (8001090 <comms_lpuart_rx_callback+0x110>)
 8000f92:	781b      	ldrb	r3, [r3, #0]
 8000f94:	2b02      	cmp	r3, #2
 8000f96:	d04d      	beq.n	8001034 <comms_lpuart_rx_callback+0xb4>
 8000f98:	2b02      	cmp	r3, #2
 8000f9a:	dc73      	bgt.n	8001084 <comms_lpuart_rx_callback+0x104>
 8000f9c:	2b00      	cmp	r3, #0
 8000f9e:	d002      	beq.n	8000fa6 <comms_lpuart_rx_callback+0x26>
 8000fa0:	2b01      	cmp	r3, #1
 8000fa2:	d025      	beq.n	8000ff0 <comms_lpuart_rx_callback+0x70>
			}

			break;

		default:
			break;
 8000fa4:	e06e      	b.n	8001084 <comms_lpuart_rx_callback+0x104>
			if (*((uint16_t*) (comms_rx_active_buffer)) != START_HEADER) {
 8000fa6:	4b3b      	ldr	r3, [pc, #236]	@ (8001094 <comms_lpuart_rx_callback+0x114>)
 8000fa8:	681b      	ldr	r3, [r3, #0]
 8000faa:	881b      	ldrh	r3, [r3, #0]
 8000fac:	f64a 32cd 	movw	r2, #43981	@ 0xabcd
 8000fb0:	4293      	cmp	r3, r2
 8000fb2:	d002      	beq.n	8000fba <comms_lpuart_rx_callback+0x3a>
				comms_uart_init();
 8000fb4:	f7ff fd44 	bl	8000a40 <comms_uart_init>
				break;
 8000fb8:	e065      	b.n	8001086 <comms_lpuart_rx_callback+0x106>
			elements = *((uint16_t*) (comms_rx_active_buffer + 3));
 8000fba:	4b36      	ldr	r3, [pc, #216]	@ (8001094 <comms_lpuart_rx_callback+0x114>)
 8000fbc:	681b      	ldr	r3, [r3, #0]
 8000fbe:	3303      	adds	r3, #3
 8000fc0:	881b      	ldrh	r3, [r3, #0]
 8000fc2:	461a      	mov	r2, r3
 8000fc4:	4b34      	ldr	r3, [pc, #208]	@ (8001098 <comms_lpuart_rx_callback+0x118>)
 8000fc6:	601a      	str	r2, [r3, #0]
			comms_rx_active_rd_pointer = comms_rx_active_buffer + 5;
 8000fc8:	4b32      	ldr	r3, [pc, #200]	@ (8001094 <comms_lpuart_rx_callback+0x114>)
 8000fca:	681b      	ldr	r3, [r3, #0]
 8000fcc:	3305      	adds	r3, #5
 8000fce:	4a33      	ldr	r2, [pc, #204]	@ (800109c <comms_lpuart_rx_callback+0x11c>)
 8000fd0:	6013      	str	r3, [r2, #0]
			rcode = HAL_UART_Receive_IT(&hlpuart1, comms_rx_active_rd_pointer, 3);
 8000fd2:	4b32      	ldr	r3, [pc, #200]	@ (800109c <comms_lpuart_rx_callback+0x11c>)
 8000fd4:	681b      	ldr	r3, [r3, #0]
 8000fd6:	2203      	movs	r2, #3
 8000fd8:	4619      	mov	r1, r3
 8000fda:	4831      	ldr	r0, [pc, #196]	@ (80010a0 <comms_lpuart_rx_callback+0x120>)
 8000fdc:	f006 fcf6 	bl	80079cc <HAL_UART_Receive_IT>
 8000fe0:	4603      	mov	r3, r0
 8000fe2:	461a      	mov	r2, r3
 8000fe4:	4b2f      	ldr	r3, [pc, #188]	@ (80010a4 <comms_lpuart_rx_callback+0x124>)
 8000fe6:	701a      	strb	r2, [r3, #0]
			uart_rx_state = COMMS_UART_PACKET_HEAD;
 8000fe8:	4b29      	ldr	r3, [pc, #164]	@ (8001090 <comms_lpuart_rx_callback+0x110>)
 8000fea:	2201      	movs	r2, #1
 8000fec:	701a      	strb	r2, [r3, #0]
			break;
 8000fee:	e04a      	b.n	8001086 <comms_lpuart_rx_callback+0x106>
			data_total_length = (*(comms_rx_prepared_rd_pointer + 1)) + (*(comms_rx_prepared_rd_pointer + 2));
 8000ff0:	4b2d      	ldr	r3, [pc, #180]	@ (80010a8 <comms_lpuart_rx_callback+0x128>)
 8000ff2:	681b      	ldr	r3, [r3, #0]
 8000ff4:	3301      	adds	r3, #1
 8000ff6:	781b      	ldrb	r3, [r3, #0]
 8000ff8:	461a      	mov	r2, r3
 8000ffa:	4b2b      	ldr	r3, [pc, #172]	@ (80010a8 <comms_lpuart_rx_callback+0x128>)
 8000ffc:	681b      	ldr	r3, [r3, #0]
 8000ffe:	3302      	adds	r3, #2
 8001000:	781b      	ldrb	r3, [r3, #0]
 8001002:	4413      	add	r3, r2
 8001004:	4a29      	ldr	r2, [pc, #164]	@ (80010ac <comms_lpuart_rx_callback+0x12c>)
 8001006:	6013      	str	r3, [r2, #0]
			comms_rx_active_rd_pointer = comms_rx_active_rd_pointer + 3;
 8001008:	4b24      	ldr	r3, [pc, #144]	@ (800109c <comms_lpuart_rx_callback+0x11c>)
 800100a:	681b      	ldr	r3, [r3, #0]
 800100c:	3303      	adds	r3, #3
 800100e:	4a23      	ldr	r2, [pc, #140]	@ (800109c <comms_lpuart_rx_callback+0x11c>)
 8001010:	6013      	str	r3, [r2, #0]
			rcode = HAL_UART_Receive_IT(&hlpuart1, comms_rx_active_rd_pointer, data_total_length);
 8001012:	4b22      	ldr	r3, [pc, #136]	@ (800109c <comms_lpuart_rx_callback+0x11c>)
 8001014:	681b      	ldr	r3, [r3, #0]
 8001016:	4a25      	ldr	r2, [pc, #148]	@ (80010ac <comms_lpuart_rx_callback+0x12c>)
 8001018:	6812      	ldr	r2, [r2, #0]
 800101a:	b292      	uxth	r2, r2
 800101c:	4619      	mov	r1, r3
 800101e:	4820      	ldr	r0, [pc, #128]	@ (80010a0 <comms_lpuart_rx_callback+0x120>)
 8001020:	f006 fcd4 	bl	80079cc <HAL_UART_Receive_IT>
 8001024:	4603      	mov	r3, r0
 8001026:	461a      	mov	r2, r3
 8001028:	4b1e      	ldr	r3, [pc, #120]	@ (80010a4 <comms_lpuart_rx_callback+0x124>)
 800102a:	701a      	strb	r2, [r3, #0]
			uart_rx_state = COMMS_UART_PACKET_DATA;
 800102c:	4b18      	ldr	r3, [pc, #96]	@ (8001090 <comms_lpuart_rx_callback+0x110>)
 800102e:	2202      	movs	r2, #2
 8001030:	701a      	strb	r2, [r3, #0]
			break;
 8001032:	e028      	b.n	8001086 <comms_lpuart_rx_callback+0x106>
			comms_rx_active_rd_pointer = comms_rx_active_rd_pointer + data_total_length;
 8001034:	4b19      	ldr	r3, [pc, #100]	@ (800109c <comms_lpuart_rx_callback+0x11c>)
 8001036:	681b      	ldr	r3, [r3, #0]
 8001038:	4a1c      	ldr	r2, [pc, #112]	@ (80010ac <comms_lpuart_rx_callback+0x12c>)
 800103a:	6812      	ldr	r2, [r2, #0]
 800103c:	4413      	add	r3, r2
 800103e:	4a17      	ldr	r2, [pc, #92]	@ (800109c <comms_lpuart_rx_callback+0x11c>)
 8001040:	6013      	str	r3, [r2, #0]
			--elements;
 8001042:	4b15      	ldr	r3, [pc, #84]	@ (8001098 <comms_lpuart_rx_callback+0x118>)
 8001044:	681b      	ldr	r3, [r3, #0]
 8001046:	3b01      	subs	r3, #1
 8001048:	4a13      	ldr	r2, [pc, #76]	@ (8001098 <comms_lpuart_rx_callback+0x118>)
 800104a:	6013      	str	r3, [r2, #0]
			if(elements > 0) {
 800104c:	4b12      	ldr	r3, [pc, #72]	@ (8001098 <comms_lpuart_rx_callback+0x118>)
 800104e:	681b      	ldr	r3, [r3, #0]
 8001050:	2b00      	cmp	r3, #0
 8001052:	dd0c      	ble.n	800106e <comms_lpuart_rx_callback+0xee>
				HAL_StatusTypeDef rcode = HAL_UART_Receive_IT(&hlpuart1, comms_rx_active_rd_pointer, 3);
 8001054:	4b11      	ldr	r3, [pc, #68]	@ (800109c <comms_lpuart_rx_callback+0x11c>)
 8001056:	681b      	ldr	r3, [r3, #0]
 8001058:	2203      	movs	r2, #3
 800105a:	4619      	mov	r1, r3
 800105c:	4810      	ldr	r0, [pc, #64]	@ (80010a0 <comms_lpuart_rx_callback+0x120>)
 800105e:	f006 fcb5 	bl	80079cc <HAL_UART_Receive_IT>
 8001062:	4603      	mov	r3, r0
 8001064:	73fb      	strb	r3, [r7, #15]
				uart_rx_state = COMMS_UART_PACKET_HEAD;
 8001066:	4b0a      	ldr	r3, [pc, #40]	@ (8001090 <comms_lpuart_rx_callback+0x110>)
 8001068:	2201      	movs	r2, #1
 800106a:	701a      	strb	r2, [r3, #0]
			break;
 800106c:	e00b      	b.n	8001086 <comms_lpuart_rx_callback+0x106>
				comms_switch_rx_buffers();
 800106e:	f7ff fe5d 	bl	8000d2c <comms_switch_rx_buffers>
				rx_status = COMMS_RECEIVED;
 8001072:	4b0f      	ldr	r3, [pc, #60]	@ (80010b0 <comms_lpuart_rx_callback+0x130>)
 8001074:	2202      	movs	r2, #2
 8001076:	701a      	strb	r2, [r3, #0]
				uart_rx_state = COMMS_UART_HEAD;
 8001078:	4b05      	ldr	r3, [pc, #20]	@ (8001090 <comms_lpuart_rx_callback+0x110>)
 800107a:	2200      	movs	r2, #0
 800107c:	701a      	strb	r2, [r3, #0]
			break;
 800107e:	e002      	b.n	8001086 <comms_lpuart_rx_callback+0x106>
		return;
 8001080:	bf00      	nop
 8001082:	e000      	b.n	8001086 <comms_lpuart_rx_callback+0x106>
			break;
 8001084:	bf00      	nop
	}

}
 8001086:	3710      	adds	r7, #16
 8001088:	46bd      	mov	sp, r7
 800108a:	bd80      	pop	{r7, pc}
 800108c:	20001678 	.word	0x20001678
 8001090:	2000167c 	.word	0x2000167c
 8001094:	20001660 	.word	0x20001660
 8001098:	20003784 	.word	0x20003784
 800109c:	20001664 	.word	0x20001664
 80010a0:	20003874 	.word	0x20003874
 80010a4:	20003788 	.word	0x20003788
 80010a8:	2000166c 	.word	0x2000166c
 80010ac:	2000378c 	.word	0x2000378c
 80010b0:	2000167b 	.word	0x2000167b

080010b4 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 80010b4:	b580      	push	{r7, lr}
 80010b6:	b082      	sub	sp, #8
 80010b8:	af00      	add	r7, sp, #0
 80010ba:	6078      	str	r0, [r7, #4]
	// user defined __weak callback from stm32l4xx_hal_uart.c
	// uart loaded data
	if (huart == &hlpuart1) {
 80010bc:	687b      	ldr	r3, [r7, #4]
 80010be:	4a05      	ldr	r2, [pc, #20]	@ (80010d4 <HAL_UART_RxCpltCallback+0x20>)
 80010c0:	4293      	cmp	r3, r2
 80010c2:	d102      	bne.n	80010ca <HAL_UART_RxCpltCallback+0x16>
		comms_lpuart_rx_callback(huart);
 80010c4:	6878      	ldr	r0, [r7, #4]
 80010c6:	f7ff ff5b 	bl	8000f80 <comms_lpuart_rx_callback>
	}
}
 80010ca:	bf00      	nop
 80010cc:	3708      	adds	r7, #8
 80010ce:	46bd      	mov	sp, r7
 80010d0:	bd80      	pop	{r7, pc}
 80010d2:	bf00      	nop
 80010d4:	20003874 	.word	0x20003874

080010d8 <HAL_TIM_PeriodElapsedCallback>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 80010d8:	b580      	push	{r7, lr}
 80010da:	b082      	sub	sp, #8
 80010dc:	af00      	add	r7, sp, #0
 80010de:	6078      	str	r0, [r7, #4]
	//callback pro casovac
	UNUSED(htim);

	if (htim == &htim6) {
 80010e0:	687b      	ldr	r3, [r7, #4]
 80010e2:	4a0a      	ldr	r2, [pc, #40]	@ (800110c <HAL_TIM_PeriodElapsedCallback+0x34>)
 80010e4:	4293      	cmp	r3, r2
 80010e6:	d10d      	bne.n	8001104 <HAL_TIM_PeriodElapsedCallback+0x2c>
		HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 80010e8:	2180      	movs	r1, #128	@ 0x80
 80010ea:	4809      	ldr	r0, [pc, #36]	@ (8001110 <HAL_TIM_PeriodElapsedCallback+0x38>)
 80010ec:	f002 ffe4 	bl	80040b8 <HAL_GPIO_TogglePin>

		// zvysovani promenne periodical
		periodical += 1;
 80010f0:	4b08      	ldr	r3, [pc, #32]	@ (8001114 <HAL_TIM_PeriodElapsedCallback+0x3c>)
 80010f2:	681b      	ldr	r3, [r3, #0]
 80010f4:	3301      	adds	r3, #1
 80010f6:	4a07      	ldr	r2, [pc, #28]	@ (8001114 <HAL_TIM_PeriodElapsedCallback+0x3c>)
 80010f8:	6013      	str	r3, [r2, #0]

		//odeslani do matlabu
		comms_append_int32(1, 1, &periodical);
 80010fa:	4a06      	ldr	r2, [pc, #24]	@ (8001114 <HAL_TIM_PeriodElapsedCallback+0x3c>)
 80010fc:	2101      	movs	r1, #1
 80010fe:	2001      	movs	r0, #1
 8001100:	f7ff fd26 	bl	8000b50 <comms_append_int32>
	}

	if (htim == &htim3) {
			//HAL_GPIO_TogglePin(LD1_GPIO_Port, LD1_Pin);
		}
}
 8001104:	bf00      	nop
 8001106:	3708      	adds	r7, #8
 8001108:	46bd      	mov	sp, r7
 800110a:	bd80      	pop	{r7, pc}
 800110c:	20003828 	.word	0x20003828
 8001110:	48000400 	.word	0x48000400
 8001114:	20001680 	.word	0x20001680

08001118 <myDmaFunction>:

char testdata[10];

/* ------------------ DMA FUNKCE A CALLBACKY ------------------ */
void myDmaFunction(DMA_HandleTypeDef *_hdma) {
 8001118:	b480      	push	{r7}
 800111a:	b083      	sub	sp, #12
 800111c:	af00      	add	r7, sp, #0
 800111e:	6078      	str	r0, [r7, #4]
	dma_tic = htim5.Instance->CNT;
 8001120:	4b07      	ldr	r3, [pc, #28]	@ (8001140 <myDmaFunction+0x28>)
 8001122:	681b      	ldr	r3, [r3, #0]
 8001124:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001126:	4a07      	ldr	r2, [pc, #28]	@ (8001144 <myDmaFunction+0x2c>)
 8001128:	6013      	str	r3, [r2, #0]
	dma_toc = htim5.Instance->CNT;
 800112a:	4b05      	ldr	r3, [pc, #20]	@ (8001140 <myDmaFunction+0x28>)
 800112c:	681b      	ldr	r3, [r3, #0]
 800112e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001130:	4a05      	ldr	r2, [pc, #20]	@ (8001148 <myDmaFunction+0x30>)
 8001132:	6013      	str	r3, [r2, #0]
}
 8001134:	bf00      	nop
 8001136:	370c      	adds	r7, #12
 8001138:	46bd      	mov	sp, r7
 800113a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800113e:	4770      	bx	lr
 8001140:	200037dc 	.word	0x200037dc
 8001144:	2000168c 	.word	0x2000168c
 8001148:	20001690 	.word	0x20001690

0800114c <HAL_ADC_ConvCpltCallback>:

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc) {
 800114c:	b580      	push	{r7, lr}
 800114e:	b086      	sub	sp, #24
 8001150:	af00      	add	r7, sp, #0
 8001152:	6078      	str	r0, [r7, #4]
    UNUSED(hadc);
    //HAL_GPIO_TogglePin(LD3_GPIO_Port, LD3_Pin);

    ++call_count;
 8001154:	4b58      	ldr	r3, [pc, #352]	@ (80012b8 <HAL_ADC_ConvCpltCallback+0x16c>)
 8001156:	681b      	ldr	r3, [r3, #0]
 8001158:	3301      	adds	r3, #1
 800115a:	4a57      	ldr	r2, [pc, #348]	@ (80012b8 <HAL_ADC_ConvCpltCallback+0x16c>)
 800115c:	6013      	str	r3, [r2, #0]

    // Prmrovn ADC hodnot
    adcValue = 0.0f;
 800115e:	4b57      	ldr	r3, [pc, #348]	@ (80012bc <HAL_ADC_ConvCpltCallback+0x170>)
 8001160:	f04f 0200 	mov.w	r2, #0
 8001164:	601a      	str	r2, [r3, #0]
    adcIn1 = 0.0f;
 8001166:	4b56      	ldr	r3, [pc, #344]	@ (80012c0 <HAL_ADC_ConvCpltCallback+0x174>)
 8001168:	f04f 0200 	mov.w	r2, #0
 800116c:	601a      	str	r2, [r3, #0]

    for (int i = 0; i < 10; i++) {
 800116e:	2300      	movs	r3, #0
 8001170:	617b      	str	r3, [r7, #20]
 8001172:	e027      	b.n	80011c4 <HAL_ADC_ConvCpltCallback+0x78>
        adcValue += dma_data_buffer[i + 10]; // Pouit druh poloviny DMA bufferu
 8001174:	697b      	ldr	r3, [r7, #20]
 8001176:	330a      	adds	r3, #10
 8001178:	4a52      	ldr	r2, [pc, #328]	@ (80012c4 <HAL_ADC_ConvCpltCallback+0x178>)
 800117a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800117e:	ee07 3a90 	vmov	s15, r3
 8001182:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001186:	4b4d      	ldr	r3, [pc, #308]	@ (80012bc <HAL_ADC_ConvCpltCallback+0x170>)
 8001188:	edd3 7a00 	vldr	s15, [r3]
 800118c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001190:	4b4a      	ldr	r3, [pc, #296]	@ (80012bc <HAL_ADC_ConvCpltCallback+0x170>)
 8001192:	edc3 7a00 	vstr	s15, [r3]
        adcIn1 += dma_data_buffer[i + 1 + 10];
 8001196:	697b      	ldr	r3, [r7, #20]
 8001198:	330b      	adds	r3, #11
 800119a:	4a4a      	ldr	r2, [pc, #296]	@ (80012c4 <HAL_ADC_ConvCpltCallback+0x178>)
 800119c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80011a0:	ee07 3a90 	vmov	s15, r3
 80011a4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80011a8:	4b45      	ldr	r3, [pc, #276]	@ (80012c0 <HAL_ADC_ConvCpltCallback+0x174>)
 80011aa:	edd3 7a00 	vldr	s15, [r3]
 80011ae:	ee77 7a27 	vadd.f32	s15, s14, s15
 80011b2:	4b43      	ldr	r3, [pc, #268]	@ (80012c0 <HAL_ADC_ConvCpltCallback+0x174>)
 80011b4:	edc3 7a00 	vstr	s15, [r3]
        i++;
 80011b8:	697b      	ldr	r3, [r7, #20]
 80011ba:	3301      	adds	r3, #1
 80011bc:	617b      	str	r3, [r7, #20]
    for (int i = 0; i < 10; i++) {
 80011be:	697b      	ldr	r3, [r7, #20]
 80011c0:	3301      	adds	r3, #1
 80011c2:	617b      	str	r3, [r7, #20]
 80011c4:	697b      	ldr	r3, [r7, #20]
 80011c6:	2b09      	cmp	r3, #9
 80011c8:	ddd4      	ble.n	8001174 <HAL_ADC_ConvCpltCallback+0x28>
    }
    adcValue /= 50.0f;
 80011ca:	4b3c      	ldr	r3, [pc, #240]	@ (80012bc <HAL_ADC_ConvCpltCallback+0x170>)
 80011cc:	ed93 7a00 	vldr	s14, [r3]
 80011d0:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 80012c8 <HAL_ADC_ConvCpltCallback+0x17c>
 80011d4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80011d8:	4b38      	ldr	r3, [pc, #224]	@ (80012bc <HAL_ADC_ConvCpltCallback+0x170>)
 80011da:	edc3 7a00 	vstr	s15, [r3]
    adcIn1 /= 50.0f;
 80011de:	4b38      	ldr	r3, [pc, #224]	@ (80012c0 <HAL_ADC_ConvCpltCallback+0x174>)
 80011e0:	ed93 7a00 	vldr	s14, [r3]
 80011e4:	eddf 6a38 	vldr	s13, [pc, #224]	@ 80012c8 <HAL_ADC_ConvCpltCallback+0x17c>
 80011e8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80011ec:	4b34      	ldr	r3, [pc, #208]	@ (80012c0 <HAL_ADC_ConvCpltCallback+0x174>)
 80011ee:	edc3 7a00 	vstr	s15, [r3]

    // Pevod ADC hodnoty na napt
    float adcVoltage = (adcValue / ADC_RESOLUTION) * VREF;
 80011f2:	4b32      	ldr	r3, [pc, #200]	@ (80012bc <HAL_ADC_ConvCpltCallback+0x170>)
 80011f4:	ed93 7a00 	vldr	s14, [r3]
 80011f8:	eddf 6a34 	vldr	s13, [pc, #208]	@ 80012cc <HAL_ADC_ConvCpltCallback+0x180>
 80011fc:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001200:	ed9f 7a33 	vldr	s14, [pc, #204]	@ 80012d0 <HAL_ADC_ConvCpltCallback+0x184>
 8001204:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001208:	edc7 7a04 	vstr	s15, [r7, #16]
    //float adcVoltage = 1.21;

    // Vpoet teploty
    float temp30 = ((float)TEMP30_CAL_V / ADC_RESOLUTION) * VREF;
 800120c:	4b31      	ldr	r3, [pc, #196]	@ (80012d4 <HAL_ADC_ConvCpltCallback+0x188>)
 800120e:	881b      	ldrh	r3, [r3, #0]
 8001210:	ee07 3a90 	vmov	s15, r3
 8001214:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001218:	eddf 6a2c 	vldr	s13, [pc, #176]	@ 80012cc <HAL_ADC_ConvCpltCallback+0x180>
 800121c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001220:	ed9f 7a2b 	vldr	s14, [pc, #172]	@ 80012d0 <HAL_ADC_ConvCpltCallback+0x184>
 8001224:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001228:	edc7 7a03 	vstr	s15, [r7, #12]
    float temp110 = ((float)TEMP110_CAL_V / ADC_RESOLUTION) * VREF;
 800122c:	4b2a      	ldr	r3, [pc, #168]	@ (80012d8 <HAL_ADC_ConvCpltCallback+0x18c>)
 800122e:	881b      	ldrh	r3, [r3, #0]
 8001230:	ee07 3a90 	vmov	s15, r3
 8001234:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001238:	eddf 6a24 	vldr	s13, [pc, #144]	@ 80012cc <HAL_ADC_ConvCpltCallback+0x180>
 800123c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001240:	ed9f 7a23 	vldr	s14, [pc, #140]	@ 80012d0 <HAL_ADC_ConvCpltCallback+0x184>
 8001244:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001248:	edc7 7a02 	vstr	s15, [r7, #8]
    //temperature = ((adcVoltage - temp30) * TEMP_DIFF / (temp110 - temp30)) + 30.0f;
    temperature = ((adcVoltage - temp30) * TEMP_DIFF) + 30.0f;
 800124c:	ed97 7a04 	vldr	s14, [r7, #16]
 8001250:	edd7 7a03 	vldr	s15, [r7, #12]
 8001254:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001258:	ed9f 7a20 	vldr	s14, [pc, #128]	@ 80012dc <HAL_ADC_ConvCpltCallback+0x190>
 800125c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001260:	eeb3 7a0e 	vmov.f32	s14, #62	@ 0x41f00000  30.0
 8001264:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001268:	4b1d      	ldr	r3, [pc, #116]	@ (80012e0 <HAL_ADC_ConvCpltCallback+0x194>)
 800126a:	edc3 7a00 	vstr	s15, [r3]
    //temperature = ((110.0 - 30.0)/(TEMP110_CAL_V - TEMP30_CAL_V)) * (adcValue - TEMP30_CAL_V) + 30.0;
    numOfCalling++;
 800126e:	4b1d      	ldr	r3, [pc, #116]	@ (80012e4 <HAL_ADC_ConvCpltCallback+0x198>)
 8001270:	681b      	ldr	r3, [r3, #0]
 8001272:	3301      	adds	r3, #1
 8001274:	4a1b      	ldr	r2, [pc, #108]	@ (80012e4 <HAL_ADC_ConvCpltCallback+0x198>)
 8001276:	6013      	str	r3, [r2, #0]

    // Odesln teploty jako integer
    temperatureInt = (int)temperature;
 8001278:	4b19      	ldr	r3, [pc, #100]	@ (80012e0 <HAL_ADC_ConvCpltCallback+0x194>)
 800127a:	edd3 7a00 	vldr	s15, [r3]
 800127e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001282:	ee17 2a90 	vmov	r2, s15
 8001286:	4b18      	ldr	r3, [pc, #96]	@ (80012e8 <HAL_ADC_ConvCpltCallback+0x19c>)
 8001288:	601a      	str	r2, [r3, #0]

    adcIn1Int = (int)adcIn1;
 800128a:	4b0d      	ldr	r3, [pc, #52]	@ (80012c0 <HAL_ADC_ConvCpltCallback+0x174>)
 800128c:	edd3 7a00 	vldr	s15, [r3]
 8001290:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001294:	ee17 2a90 	vmov	r2, s15
 8001298:	4b14      	ldr	r3, [pc, #80]	@ (80012ec <HAL_ADC_ConvCpltCallback+0x1a0>)
 800129a:	601a      	str	r2, [r3, #0]

    full_adc++;
 800129c:	4b14      	ldr	r3, [pc, #80]	@ (80012f0 <HAL_ADC_ConvCpltCallback+0x1a4>)
 800129e:	681b      	ldr	r3, [r3, #0]
 80012a0:	3301      	adds	r3, #1
 80012a2:	4a13      	ldr	r2, [pc, #76]	@ (80012f0 <HAL_ADC_ConvCpltCallback+0x1a4>)
 80012a4:	6013      	str	r3, [r2, #0]

    //comms_append_int32(2, 1, &temperatureInt);
    comms_append_int32(23, 1, &adcIn1Int);
 80012a6:	4a11      	ldr	r2, [pc, #68]	@ (80012ec <HAL_ADC_ConvCpltCallback+0x1a0>)
 80012a8:	2101      	movs	r1, #1
 80012aa:	2017      	movs	r0, #23
 80012ac:	f7ff fc50 	bl	8000b50 <comms_append_int32>
}
 80012b0:	bf00      	nop
 80012b2:	3718      	adds	r7, #24
 80012b4:	46bd      	mov	sp, r7
 80012b6:	bd80      	pop	{r7, pc}
 80012b8:	2000377c 	.word	0x2000377c
 80012bc:	20003764 	.word	0x20003764
 80012c0:	2000376c 	.word	0x2000376c
 80012c4:	200035d4 	.word	0x200035d4
 80012c8:	42480000 	.word	0x42480000
 80012cc:	45800000 	.word	0x45800000
 80012d0:	40533333 	.word	0x40533333
 80012d4:	1fff75a8 	.word	0x1fff75a8
 80012d8:	1fff75ca 	.word	0x1fff75ca
 80012dc:	42a00000 	.word	0x42a00000
 80012e0:	20003768 	.word	0x20003768
 80012e4:	20003770 	.word	0x20003770
 80012e8:	20003774 	.word	0x20003774
 80012ec:	20003778 	.word	0x20003778
 80012f0:	20003780 	.word	0x20003780

080012f4 <HAL_ADC_ConvHalfCpltCallback>:

void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc) {
 80012f4:	b480      	push	{r7}
 80012f6:	b083      	sub	sp, #12
 80012f8:	af00      	add	r7, sp, #0
 80012fa:	6078      	str	r0, [r7, #4]
//		adcValue = adcValue + dma_data_buffer[i];
//	}
//	adcValue = adcValue / 100;
//	adcValueInt = (int) adcValue;

}
 80012fc:	bf00      	nop
 80012fe:	370c      	adds	r7, #12
 8001300:	46bd      	mov	sp, r7
 8001302:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001306:	4770      	bx	lr

08001308 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001308:	b580      	push	{r7, lr}
 800130a:	b082      	sub	sp, #8
 800130c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800130e:	f000 fc2e 	bl	8001b6e <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001312:	f000 f885 	bl	8001420 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001316:	f7ff fa5b 	bl	80007d0 <MX_GPIO_Init>
  MX_DMA_Init();
 800131a:	f7ff f9fd 	bl	8000718 <MX_DMA_Init>
  MX_TIM6_Init();
 800131e:	f000 fa29 	bl	8001774 <MX_TIM6_Init>
  MX_USB_DEVICE_Init();
 8001322:	f00b fdf5 	bl	800cf10 <MX_USB_DEVICE_Init>
  MX_TIM5_Init();
 8001326:	f000 f9d7 	bl	80016d8 <MX_TIM5_Init>
  MX_ADC1_Init();
 800132a:	f7ff f8df 	bl	80004ec <MX_ADC1_Init>
  MX_TIM3_Init();
 800132e:	f000 f985 	bl	800163c <MX_TIM3_Init>
  MX_USART3_UART_Init();
 8001332:	f000 faf9 	bl	8001928 <MX_USART3_UART_Init>
  MX_LPUART1_UART_Init();
 8001336:	f000 faab 	bl	8001890 <MX_LPUART1_UART_Init>
  /* USER CODE BEGIN 2 */

	// zapnuti zelene ledky
	HAL_GPIO_WritePin(LD1_GPIO_Port, LD1_Pin, GPIO_PIN_SET);
 800133a:	2201      	movs	r2, #1
 800133c:	2180      	movs	r1, #128	@ 0x80
 800133e:	482b      	ldr	r0, [pc, #172]	@ (80013ec <main+0xe4>)
 8001340:	f002 fea2 	bl	8004088 <HAL_GPIO_WritePin>

	// volani casovace
	HAL_TIM_Base_Start_IT(&htim6);
 8001344:	482a      	ldr	r0, [pc, #168]	@ (80013f0 <main+0xe8>)
 8001346:	f005 fe25 	bl	8006f94 <HAL_TIM_Base_Start_IT>

	//zjistovani casu potrebneho pro kopirovani mezi poli
	HAL_TIM_Base_Start(&htim5);
 800134a:	482a      	ldr	r0, [pc, #168]	@ (80013f4 <main+0xec>)
 800134c:	f005 fdba 	bl	8006ec4 <HAL_TIM_Base_Start>

	for (int i = 0; i < 1000; i++) {
 8001350:	2300      	movs	r3, #0
 8001352:	607b      	str	r3, [r7, #4]
 8001354:	e00d      	b.n	8001372 <main+0x6a>
		dma[i] = i;
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	ee07 3a90 	vmov	s15, r3
 800135c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001360:	4a25      	ldr	r2, [pc, #148]	@ (80013f8 <main+0xf0>)
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	009b      	lsls	r3, r3, #2
 8001366:	4413      	add	r3, r2
 8001368:	edc3 7a00 	vstr	s15, [r3]
	for (int i = 0; i < 1000; i++) {
 800136c:	687b      	ldr	r3, [r7, #4]
 800136e:	3301      	adds	r3, #1
 8001370:	607b      	str	r3, [r7, #4]
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001378:	dbed      	blt.n	8001356 <main+0x4e>

	//tic = htim5.Instance->CNT;
	//memcpy(cpy, dma, 500*sizeof(float));
	//toc = htim5.Instance->CNT;

	HAL_StatusTypeDef status = HAL_DMA_RegisterCallback(
 800137a:	4a20      	ldr	r2, [pc, #128]	@ (80013fc <main+0xf4>)
 800137c:	2100      	movs	r1, #0
 800137e:	4820      	ldr	r0, [pc, #128]	@ (8001400 <main+0xf8>)
 8001380:	f002 fc08 	bl	8003b94 <HAL_DMA_RegisterCallback>
 8001384:	4603      	mov	r3, r0
 8001386:	70fb      	strb	r3, [r7, #3]
			&hdma_memtomem_dma1_channel2, HAL_DMA_XFER_CPLT_CB_ID,
			&myDmaFunction);
	UNUSED(status);

	tic = htim5.Instance->CNT;
 8001388:	4b1a      	ldr	r3, [pc, #104]	@ (80013f4 <main+0xec>)
 800138a:	681b      	ldr	r3, [r3, #0]
 800138c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800138e:	4a1d      	ldr	r2, [pc, #116]	@ (8001404 <main+0xfc>)
 8001390:	6013      	str	r3, [r2, #0]
	HAL_DMA_Start_IT(&hdma_memtomem_dma1_channel2, dma, cpy, 1000);
 8001392:	4919      	ldr	r1, [pc, #100]	@ (80013f8 <main+0xf0>)
 8001394:	4a1c      	ldr	r2, [pc, #112]	@ (8001408 <main+0x100>)
 8001396:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800139a:	4819      	ldr	r0, [pc, #100]	@ (8001400 <main+0xf8>)
 800139c:	f002 fa14 	bl	80037c8 <HAL_DMA_Start_IT>
	dma_toc = htim5.Instance->CNT;
 80013a0:	4b14      	ldr	r3, [pc, #80]	@ (80013f4 <main+0xec>)
 80013a2:	681b      	ldr	r3, [r3, #0]
 80013a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80013a6:	4a19      	ldr	r2, [pc, #100]	@ (800140c <main+0x104>)
 80013a8:	6013      	str	r3, [r2, #0]
	toc = htim5.Instance->CNT;
 80013aa:	4b12      	ldr	r3, [pc, #72]	@ (80013f4 <main+0xec>)
 80013ac:	681b      	ldr	r3, [r3, #0]
 80013ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80013b0:	4a17      	ldr	r2, [pc, #92]	@ (8001410 <main+0x108>)
 80013b2:	6013      	str	r3, [r2, #0]

	HAL_ADCEx_Calibration_Start(&hadc1, ADC_SINGLE_ENDED);
 80013b4:	217f      	movs	r1, #127	@ 0x7f
 80013b6:	4817      	ldr	r0, [pc, #92]	@ (8001414 <main+0x10c>)
 80013b8:	f001 ffba 	bl	8003330 <HAL_ADCEx_Calibration_Start>

	HAL_Delay(50);
 80013bc:	2032      	movs	r0, #50	@ 0x32
 80013be:	f000 fc4b 	bl	8001c58 <HAL_Delay>


	HAL_StatusTypeDef adc_status = HAL_ADC_Start_DMA(&hadc1, dma_data_buffer, 20);
 80013c2:	2214      	movs	r2, #20
 80013c4:	4914      	ldr	r1, [pc, #80]	@ (8001418 <main+0x110>)
 80013c6:	4813      	ldr	r0, [pc, #76]	@ (8001414 <main+0x10c>)
 80013c8:	f000 ffc4 	bl	8002354 <HAL_ADC_Start_DMA>
 80013cc:	4603      	mov	r3, r0
 80013ce:	70bb      	strb	r3, [r7, #2]

	HAL_TIM_Base_Start_IT(&htim3);
 80013d0:	4812      	ldr	r0, [pc, #72]	@ (800141c <main+0x114>)
 80013d2:	f005 fddf 	bl	8006f94 <HAL_TIM_Base_Start_IT>

	comms_init();
 80013d6:	f7ff fb47 	bl	8000a68 <comms_init>
	comms_uart_init();
 80013da:	f7ff fb31 	bl	8000a40 <comms_uart_init>
//	    comms_append_int32(2, 1, &temperatureInt);

//	    comms_send();

		//load_CPU();
		comms_send();
 80013de:	f7ff fc2f 	bl	8000c40 <comms_send>
		comms_rx_process();
 80013e2:	f7ff fd21 	bl	8000e28 <comms_rx_process>
		comms_send();
 80013e6:	bf00      	nop
 80013e8:	e7f9      	b.n	80013de <main+0xd6>
 80013ea:	bf00      	nop
 80013ec:	48000800 	.word	0x48000800
 80013f0:	20003828 	.word	0x20003828
 80013f4:	200037dc 	.word	0x200037dc
 80013f8:	20001694 	.word	0x20001694
 80013fc:	08001119 	.word	0x08001119
 8001400:	200001f0 	.word	0x200001f0
 8001404:	20001684 	.word	0x20001684
 8001408:	20002634 	.word	0x20002634
 800140c:	20001690 	.word	0x20001690
 8001410:	20001688 	.word	0x20001688
 8001414:	20000128 	.word	0x20000128
 8001418:	200035d4 	.word	0x200035d4
 800141c:	20003790 	.word	0x20003790

08001420 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001420:	b580      	push	{r7, lr}
 8001422:	b096      	sub	sp, #88	@ 0x58
 8001424:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001426:	f107 0314 	add.w	r3, r7, #20
 800142a:	2244      	movs	r2, #68	@ 0x44
 800142c:	2100      	movs	r1, #0
 800142e:	4618      	mov	r0, r3
 8001430:	f00c fbd2 	bl	800dbd8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001434:	463b      	mov	r3, r7
 8001436:	2200      	movs	r2, #0
 8001438:	601a      	str	r2, [r3, #0]
 800143a:	605a      	str	r2, [r3, #4]
 800143c:	609a      	str	r2, [r3, #8]
 800143e:	60da      	str	r2, [r3, #12]
 8001440:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST) != HAL_OK)
 8001442:	2000      	movs	r0, #0
 8001444:	f004 f832 	bl	80054ac <HAL_PWREx_ControlVoltageScaling>
 8001448:	4603      	mov	r3, r0
 800144a:	2b00      	cmp	r3, #0
 800144c:	d001      	beq.n	8001452 <SystemClock_Config+0x32>
  {
    Error_Handler();
 800144e:	f000 f83a 	bl	80014c6 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48|RCC_OSCILLATORTYPE_HSI;
 8001452:	2322      	movs	r3, #34	@ 0x22
 8001454:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001456:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800145a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 800145c:	2301      	movs	r3, #1
 800145e:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001460:	2340      	movs	r3, #64	@ 0x40
 8001462:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001464:	2302      	movs	r3, #2
 8001466:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001468:	2302      	movs	r3, #2
 800146a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 2;
 800146c:	2302      	movs	r3, #2
 800146e:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 30;
 8001470:	231e      	movs	r3, #30
 8001472:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001474:	2302      	movs	r3, #2
 8001476:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001478:	2302      	movs	r3, #2
 800147a:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800147c:	2302      	movs	r3, #2
 800147e:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001480:	f107 0314 	add.w	r3, r7, #20
 8001484:	4618      	mov	r0, r3
 8001486:	f004 f8d5 	bl	8005634 <HAL_RCC_OscConfig>
 800148a:	4603      	mov	r3, r0
 800148c:	2b00      	cmp	r3, #0
 800148e:	d001      	beq.n	8001494 <SystemClock_Config+0x74>
  {
    Error_Handler();
 8001490:	f000 f819 	bl	80014c6 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001494:	230f      	movs	r3, #15
 8001496:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001498:	2303      	movs	r3, #3
 800149a:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800149c:	2300      	movs	r3, #0
 800149e:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80014a0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80014a4:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80014a6:	2300      	movs	r3, #0
 80014a8:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80014aa:	463b      	mov	r3, r7
 80014ac:	2105      	movs	r1, #5
 80014ae:	4618      	mov	r0, r3
 80014b0:	f004 fcda 	bl	8005e68 <HAL_RCC_ClockConfig>
 80014b4:	4603      	mov	r3, r0
 80014b6:	2b00      	cmp	r3, #0
 80014b8:	d001      	beq.n	80014be <SystemClock_Config+0x9e>
  {
    Error_Handler();
 80014ba:	f000 f804 	bl	80014c6 <Error_Handler>
  }
}
 80014be:	bf00      	nop
 80014c0:	3758      	adds	r7, #88	@ 0x58
 80014c2:	46bd      	mov	sp, r7
 80014c4:	bd80      	pop	{r7, pc}

080014c6 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80014c6:	b480      	push	{r7}
 80014c8:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 80014ca:	b672      	cpsid	i
}
 80014cc:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 80014ce:	bf00      	nop
 80014d0:	e7fd      	b.n	80014ce <Error_Handler+0x8>
	...

080014d4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80014d4:	b480      	push	{r7}
 80014d6:	b083      	sub	sp, #12
 80014d8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80014da:	4b0f      	ldr	r3, [pc, #60]	@ (8001518 <HAL_MspInit+0x44>)
 80014dc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80014de:	4a0e      	ldr	r2, [pc, #56]	@ (8001518 <HAL_MspInit+0x44>)
 80014e0:	f043 0301 	orr.w	r3, r3, #1
 80014e4:	6613      	str	r3, [r2, #96]	@ 0x60
 80014e6:	4b0c      	ldr	r3, [pc, #48]	@ (8001518 <HAL_MspInit+0x44>)
 80014e8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80014ea:	f003 0301 	and.w	r3, r3, #1
 80014ee:	607b      	str	r3, [r7, #4]
 80014f0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80014f2:	4b09      	ldr	r3, [pc, #36]	@ (8001518 <HAL_MspInit+0x44>)
 80014f4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80014f6:	4a08      	ldr	r2, [pc, #32]	@ (8001518 <HAL_MspInit+0x44>)
 80014f8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80014fc:	6593      	str	r3, [r2, #88]	@ 0x58
 80014fe:	4b06      	ldr	r3, [pc, #24]	@ (8001518 <HAL_MspInit+0x44>)
 8001500:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001502:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001506:	603b      	str	r3, [r7, #0]
 8001508:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800150a:	bf00      	nop
 800150c:	370c      	adds	r7, #12
 800150e:	46bd      	mov	sp, r7
 8001510:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001514:	4770      	bx	lr
 8001516:	bf00      	nop
 8001518:	40021000 	.word	0x40021000

0800151c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800151c:	b480      	push	{r7}
 800151e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001520:	bf00      	nop
 8001522:	e7fd      	b.n	8001520 <NMI_Handler+0x4>

08001524 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001524:	b480      	push	{r7}
 8001526:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001528:	bf00      	nop
 800152a:	e7fd      	b.n	8001528 <HardFault_Handler+0x4>

0800152c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800152c:	b480      	push	{r7}
 800152e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001530:	bf00      	nop
 8001532:	e7fd      	b.n	8001530 <MemManage_Handler+0x4>

08001534 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001534:	b480      	push	{r7}
 8001536:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001538:	bf00      	nop
 800153a:	e7fd      	b.n	8001538 <BusFault_Handler+0x4>

0800153c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800153c:	b480      	push	{r7}
 800153e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001540:	bf00      	nop
 8001542:	e7fd      	b.n	8001540 <UsageFault_Handler+0x4>

08001544 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001544:	b480      	push	{r7}
 8001546:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001548:	bf00      	nop
 800154a:	46bd      	mov	sp, r7
 800154c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001550:	4770      	bx	lr

08001552 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001552:	b480      	push	{r7}
 8001554:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001556:	bf00      	nop
 8001558:	46bd      	mov	sp, r7
 800155a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800155e:	4770      	bx	lr

08001560 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001560:	b480      	push	{r7}
 8001562:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001564:	bf00      	nop
 8001566:	46bd      	mov	sp, r7
 8001568:	f85d 7b04 	ldr.w	r7, [sp], #4
 800156c:	4770      	bx	lr

0800156e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800156e:	b580      	push	{r7, lr}
 8001570:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001572:	f000 fb51 	bl	8001c18 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001576:	bf00      	nop
 8001578:	bd80      	pop	{r7, pc}
	...

0800157c <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 800157c:	b580      	push	{r7, lr}
 800157e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001580:	4802      	ldr	r0, [pc, #8]	@ (800158c <DMA1_Channel1_IRQHandler+0x10>)
 8001582:	f002 fa57 	bl	8003a34 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8001586:	bf00      	nop
 8001588:	bd80      	pop	{r7, pc}
 800158a:	bf00      	nop
 800158c:	20000190 	.word	0x20000190

08001590 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8001590:	b580      	push	{r7, lr}
 8001592:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_memtomem_dma1_channel2);
 8001594:	4802      	ldr	r0, [pc, #8]	@ (80015a0 <DMA1_Channel2_IRQHandler+0x10>)
 8001596:	f002 fa4d 	bl	8003a34 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 800159a:	bf00      	nop
 800159c:	bd80      	pop	{r7, pc}
 800159e:	bf00      	nop
 80015a0:	200001f0 	.word	0x200001f0

080015a4 <ADC1_IRQHandler>:

/**
  * @brief This function handles ADC1 global interrupt.
  */
void ADC1_IRQHandler(void)
{
 80015a4:	b580      	push	{r7, lr}
 80015a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_IRQn 0 */

  /* USER CODE END ADC1_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 80015a8:	4802      	ldr	r0, [pc, #8]	@ (80015b4 <ADC1_IRQHandler+0x10>)
 80015aa:	f000 ff57 	bl	800245c <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_IRQn 1 */

  /* USER CODE END ADC1_IRQn 1 */
}
 80015ae:	bf00      	nop
 80015b0:	bd80      	pop	{r7, pc}
 80015b2:	bf00      	nop
 80015b4:	20000128 	.word	0x20000128

080015b8 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 80015b8:	b580      	push	{r7, lr}
 80015ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 80015bc:	4802      	ldr	r0, [pc, #8]	@ (80015c8 <TIM3_IRQHandler+0x10>)
 80015be:	f005 fd59 	bl	8007074 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 80015c2:	bf00      	nop
 80015c4:	bd80      	pop	{r7, pc}
 80015c6:	bf00      	nop
 80015c8:	20003790 	.word	0x20003790

080015cc <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80015cc:	b580      	push	{r7, lr}
 80015ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 80015d0:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 80015d4:	f002 fd8a 	bl	80040ec <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80015d8:	bf00      	nop
 80015da:	bd80      	pop	{r7, pc}

080015dc <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC channel1 and channel2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 80015dc:	b580      	push	{r7, lr}
 80015de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80015e0:	4802      	ldr	r0, [pc, #8]	@ (80015ec <TIM6_DAC_IRQHandler+0x10>)
 80015e2:	f005 fd47 	bl	8007074 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 80015e6:	bf00      	nop
 80015e8:	bd80      	pop	{r7, pc}
 80015ea:	bf00      	nop
 80015ec:	20003828 	.word	0x20003828

080015f0 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB OTG FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 80015f0:	b580      	push	{r7, lr}
 80015f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 80015f4:	4802      	ldr	r0, [pc, #8]	@ (8001600 <OTG_FS_IRQHandler+0x10>)
 80015f6:	f002 fee4 	bl	80043c2 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 80015fa:	bf00      	nop
 80015fc:	bd80      	pop	{r7, pc}
 80015fe:	bf00      	nop
 8001600:	20004e80 	.word	0x20004e80

08001604 <LPUART1_IRQHandler>:

/**
  * @brief This function handles LPUART1 global interrupt.
  */
void LPUART1_IRQHandler(void)
{
 8001604:	b580      	push	{r7, lr}
 8001606:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LPUART1_IRQn 0 */

  /* USER CODE END LPUART1_IRQn 0 */
  HAL_UART_IRQHandler(&hlpuart1);
 8001608:	4802      	ldr	r0, [pc, #8]	@ (8001614 <LPUART1_IRQHandler+0x10>)
 800160a:	f006 fa2b 	bl	8007a64 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN LPUART1_IRQn 1 */

  /* USER CODE END LPUART1_IRQn 1 */
}
 800160e:	bf00      	nop
 8001610:	bd80      	pop	{r7, pc}
 8001612:	bf00      	nop
 8001614:	20003874 	.word	0x20003874

08001618 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001618:	b480      	push	{r7}
 800161a:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 800161c:	4b06      	ldr	r3, [pc, #24]	@ (8001638 <SystemInit+0x20>)
 800161e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001622:	4a05      	ldr	r2, [pc, #20]	@ (8001638 <SystemInit+0x20>)
 8001624:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001628:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 800162c:	bf00      	nop
 800162e:	46bd      	mov	sp, r7
 8001630:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001634:	4770      	bx	lr
 8001636:	bf00      	nop
 8001638:	e000ed00 	.word	0xe000ed00

0800163c <MX_TIM3_Init>:
TIM_HandleTypeDef htim5;
TIM_HandleTypeDef htim6;

/* TIM3 init function */
void MX_TIM3_Init(void)
{
 800163c:	b580      	push	{r7, lr}
 800163e:	b088      	sub	sp, #32
 8001640:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001642:	f107 0310 	add.w	r3, r7, #16
 8001646:	2200      	movs	r2, #0
 8001648:	601a      	str	r2, [r3, #0]
 800164a:	605a      	str	r2, [r3, #4]
 800164c:	609a      	str	r2, [r3, #8]
 800164e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001650:	1d3b      	adds	r3, r7, #4
 8001652:	2200      	movs	r2, #0
 8001654:	601a      	str	r2, [r3, #0]
 8001656:	605a      	str	r2, [r3, #4]
 8001658:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800165a:	4b1d      	ldr	r3, [pc, #116]	@ (80016d0 <MX_TIM3_Init+0x94>)
 800165c:	4a1d      	ldr	r2, [pc, #116]	@ (80016d4 <MX_TIM3_Init+0x98>)
 800165e:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 200-1;
 8001660:	4b1b      	ldr	r3, [pc, #108]	@ (80016d0 <MX_TIM3_Init+0x94>)
 8001662:	22c7      	movs	r2, #199	@ 0xc7
 8001664:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001666:	4b1a      	ldr	r3, [pc, #104]	@ (80016d0 <MX_TIM3_Init+0x94>)
 8001668:	2200      	movs	r2, #0
 800166a:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 60000-1;
 800166c:	4b18      	ldr	r3, [pc, #96]	@ (80016d0 <MX_TIM3_Init+0x94>)
 800166e:	f64e 225f 	movw	r2, #59999	@ 0xea5f
 8001672:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001674:	4b16      	ldr	r3, [pc, #88]	@ (80016d0 <MX_TIM3_Init+0x94>)
 8001676:	2200      	movs	r2, #0
 8001678:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800167a:	4b15      	ldr	r3, [pc, #84]	@ (80016d0 <MX_TIM3_Init+0x94>)
 800167c:	2200      	movs	r2, #0
 800167e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001680:	4813      	ldr	r0, [pc, #76]	@ (80016d0 <MX_TIM3_Init+0x94>)
 8001682:	f005 fbc7 	bl	8006e14 <HAL_TIM_Base_Init>
 8001686:	4603      	mov	r3, r0
 8001688:	2b00      	cmp	r3, #0
 800168a:	d001      	beq.n	8001690 <MX_TIM3_Init+0x54>
  {
    Error_Handler();
 800168c:	f7ff ff1b 	bl	80014c6 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001690:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001694:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001696:	f107 0310 	add.w	r3, r7, #16
 800169a:	4619      	mov	r1, r3
 800169c:	480c      	ldr	r0, [pc, #48]	@ (80016d0 <MX_TIM3_Init+0x94>)
 800169e:	f005 fdeb 	bl	8007278 <HAL_TIM_ConfigClockSource>
 80016a2:	4603      	mov	r3, r0
 80016a4:	2b00      	cmp	r3, #0
 80016a6:	d001      	beq.n	80016ac <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 80016a8:	f7ff ff0d 	bl	80014c6 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 80016ac:	2320      	movs	r3, #32
 80016ae:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80016b0:	2300      	movs	r3, #0
 80016b2:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80016b4:	1d3b      	adds	r3, r7, #4
 80016b6:	4619      	mov	r1, r3
 80016b8:	4805      	ldr	r0, [pc, #20]	@ (80016d0 <MX_TIM3_Init+0x94>)
 80016ba:	f006 f803 	bl	80076c4 <HAL_TIMEx_MasterConfigSynchronization>
 80016be:	4603      	mov	r3, r0
 80016c0:	2b00      	cmp	r3, #0
 80016c2:	d001      	beq.n	80016c8 <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 80016c4:	f7ff feff 	bl	80014c6 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */
  // tady tady tady tady
  /* USER CODE END TIM3_Init 2 */

}
 80016c8:	bf00      	nop
 80016ca:	3720      	adds	r7, #32
 80016cc:	46bd      	mov	sp, r7
 80016ce:	bd80      	pop	{r7, pc}
 80016d0:	20003790 	.word	0x20003790
 80016d4:	40000400 	.word	0x40000400

080016d8 <MX_TIM5_Init>:
/* TIM5 init function */
void MX_TIM5_Init(void)
{
 80016d8:	b580      	push	{r7, lr}
 80016da:	b088      	sub	sp, #32
 80016dc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80016de:	f107 0310 	add.w	r3, r7, #16
 80016e2:	2200      	movs	r2, #0
 80016e4:	601a      	str	r2, [r3, #0]
 80016e6:	605a      	str	r2, [r3, #4]
 80016e8:	609a      	str	r2, [r3, #8]
 80016ea:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80016ec:	1d3b      	adds	r3, r7, #4
 80016ee:	2200      	movs	r2, #0
 80016f0:	601a      	str	r2, [r3, #0]
 80016f2:	605a      	str	r2, [r3, #4]
 80016f4:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 80016f6:	4b1d      	ldr	r3, [pc, #116]	@ (800176c <MX_TIM5_Init+0x94>)
 80016f8:	4a1d      	ldr	r2, [pc, #116]	@ (8001770 <MX_TIM5_Init+0x98>)
 80016fa:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 80016fc:	4b1b      	ldr	r3, [pc, #108]	@ (800176c <MX_TIM5_Init+0x94>)
 80016fe:	2200      	movs	r2, #0
 8001700:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001702:	4b1a      	ldr	r3, [pc, #104]	@ (800176c <MX_TIM5_Init+0x94>)
 8001704:	2200      	movs	r2, #0
 8001706:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 4294967295;
 8001708:	4b18      	ldr	r3, [pc, #96]	@ (800176c <MX_TIM5_Init+0x94>)
 800170a:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800170e:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001710:	4b16      	ldr	r3, [pc, #88]	@ (800176c <MX_TIM5_Init+0x94>)
 8001712:	2200      	movs	r2, #0
 8001714:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001716:	4b15      	ldr	r3, [pc, #84]	@ (800176c <MX_TIM5_Init+0x94>)
 8001718:	2200      	movs	r2, #0
 800171a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 800171c:	4813      	ldr	r0, [pc, #76]	@ (800176c <MX_TIM5_Init+0x94>)
 800171e:	f005 fb79 	bl	8006e14 <HAL_TIM_Base_Init>
 8001722:	4603      	mov	r3, r0
 8001724:	2b00      	cmp	r3, #0
 8001726:	d001      	beq.n	800172c <MX_TIM5_Init+0x54>
  {
    Error_Handler();
 8001728:	f7ff fecd 	bl	80014c6 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800172c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001730:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 8001732:	f107 0310 	add.w	r3, r7, #16
 8001736:	4619      	mov	r1, r3
 8001738:	480c      	ldr	r0, [pc, #48]	@ (800176c <MX_TIM5_Init+0x94>)
 800173a:	f005 fd9d 	bl	8007278 <HAL_TIM_ConfigClockSource>
 800173e:	4603      	mov	r3, r0
 8001740:	2b00      	cmp	r3, #0
 8001742:	d001      	beq.n	8001748 <MX_TIM5_Init+0x70>
  {
    Error_Handler();
 8001744:	f7ff febf 	bl	80014c6 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001748:	2300      	movs	r3, #0
 800174a:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800174c:	2300      	movs	r3, #0
 800174e:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8001750:	1d3b      	adds	r3, r7, #4
 8001752:	4619      	mov	r1, r3
 8001754:	4805      	ldr	r0, [pc, #20]	@ (800176c <MX_TIM5_Init+0x94>)
 8001756:	f005 ffb5 	bl	80076c4 <HAL_TIMEx_MasterConfigSynchronization>
 800175a:	4603      	mov	r3, r0
 800175c:	2b00      	cmp	r3, #0
 800175e:	d001      	beq.n	8001764 <MX_TIM5_Init+0x8c>
  {
    Error_Handler();
 8001760:	f7ff feb1 	bl	80014c6 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 8001764:	bf00      	nop
 8001766:	3720      	adds	r7, #32
 8001768:	46bd      	mov	sp, r7
 800176a:	bd80      	pop	{r7, pc}
 800176c:	200037dc 	.word	0x200037dc
 8001770:	40000c00 	.word	0x40000c00

08001774 <MX_TIM6_Init>:
/* TIM6 init function */
void MX_TIM6_Init(void)
{
 8001774:	b580      	push	{r7, lr}
 8001776:	b084      	sub	sp, #16
 8001778:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800177a:	1d3b      	adds	r3, r7, #4
 800177c:	2200      	movs	r2, #0
 800177e:	601a      	str	r2, [r3, #0]
 8001780:	605a      	str	r2, [r3, #4]
 8001782:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8001784:	4b15      	ldr	r3, [pc, #84]	@ (80017dc <MX_TIM6_Init+0x68>)
 8001786:	4a16      	ldr	r2, [pc, #88]	@ (80017e0 <MX_TIM6_Init+0x6c>)
 8001788:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 10000;
 800178a:	4b14      	ldr	r3, [pc, #80]	@ (80017dc <MX_TIM6_Init+0x68>)
 800178c:	f242 7210 	movw	r2, #10000	@ 0x2710
 8001790:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001792:	4b12      	ldr	r3, [pc, #72]	@ (80017dc <MX_TIM6_Init+0x68>)
 8001794:	2200      	movs	r2, #0
 8001796:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 12000;
 8001798:	4b10      	ldr	r3, [pc, #64]	@ (80017dc <MX_TIM6_Init+0x68>)
 800179a:	f642 62e0 	movw	r2, #12000	@ 0x2ee0
 800179e:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80017a0:	4b0e      	ldr	r3, [pc, #56]	@ (80017dc <MX_TIM6_Init+0x68>)
 80017a2:	2200      	movs	r2, #0
 80017a4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 80017a6:	480d      	ldr	r0, [pc, #52]	@ (80017dc <MX_TIM6_Init+0x68>)
 80017a8:	f005 fb34 	bl	8006e14 <HAL_TIM_Base_Init>
 80017ac:	4603      	mov	r3, r0
 80017ae:	2b00      	cmp	r3, #0
 80017b0:	d001      	beq.n	80017b6 <MX_TIM6_Init+0x42>
  {
    Error_Handler();
 80017b2:	f7ff fe88 	bl	80014c6 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 80017b6:	2320      	movs	r3, #32
 80017b8:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80017ba:	2300      	movs	r3, #0
 80017bc:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 80017be:	1d3b      	adds	r3, r7, #4
 80017c0:	4619      	mov	r1, r3
 80017c2:	4806      	ldr	r0, [pc, #24]	@ (80017dc <MX_TIM6_Init+0x68>)
 80017c4:	f005 ff7e 	bl	80076c4 <HAL_TIMEx_MasterConfigSynchronization>
 80017c8:	4603      	mov	r3, r0
 80017ca:	2b00      	cmp	r3, #0
 80017cc:	d001      	beq.n	80017d2 <MX_TIM6_Init+0x5e>
  {
    Error_Handler();
 80017ce:	f7ff fe7a 	bl	80014c6 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 80017d2:	bf00      	nop
 80017d4:	3710      	adds	r7, #16
 80017d6:	46bd      	mov	sp, r7
 80017d8:	bd80      	pop	{r7, pc}
 80017da:	bf00      	nop
 80017dc:	20003828 	.word	0x20003828
 80017e0:	40001000 	.word	0x40001000

080017e4 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80017e4:	b580      	push	{r7, lr}
 80017e6:	b086      	sub	sp, #24
 80017e8:	af00      	add	r7, sp, #0
 80017ea:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM3)
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	681b      	ldr	r3, [r3, #0]
 80017f0:	4a23      	ldr	r2, [pc, #140]	@ (8001880 <HAL_TIM_Base_MspInit+0x9c>)
 80017f2:	4293      	cmp	r3, r2
 80017f4:	d114      	bne.n	8001820 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80017f6:	4b23      	ldr	r3, [pc, #140]	@ (8001884 <HAL_TIM_Base_MspInit+0xa0>)
 80017f8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80017fa:	4a22      	ldr	r2, [pc, #136]	@ (8001884 <HAL_TIM_Base_MspInit+0xa0>)
 80017fc:	f043 0302 	orr.w	r3, r3, #2
 8001800:	6593      	str	r3, [r2, #88]	@ 0x58
 8001802:	4b20      	ldr	r3, [pc, #128]	@ (8001884 <HAL_TIM_Base_MspInit+0xa0>)
 8001804:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001806:	f003 0302 	and.w	r3, r3, #2
 800180a:	617b      	str	r3, [r7, #20]
 800180c:	697b      	ldr	r3, [r7, #20]

    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 800180e:	2200      	movs	r2, #0
 8001810:	2100      	movs	r1, #0
 8001812:	201d      	movs	r0, #29
 8001814:	f001 fef9 	bl	800360a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8001818:	201d      	movs	r0, #29
 800181a:	f001 ff12 	bl	8003642 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }
}
 800181e:	e02a      	b.n	8001876 <HAL_TIM_Base_MspInit+0x92>
  else if(tim_baseHandle->Instance==TIM5)
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	681b      	ldr	r3, [r3, #0]
 8001824:	4a18      	ldr	r2, [pc, #96]	@ (8001888 <HAL_TIM_Base_MspInit+0xa4>)
 8001826:	4293      	cmp	r3, r2
 8001828:	d10c      	bne.n	8001844 <HAL_TIM_Base_MspInit+0x60>
    __HAL_RCC_TIM5_CLK_ENABLE();
 800182a:	4b16      	ldr	r3, [pc, #88]	@ (8001884 <HAL_TIM_Base_MspInit+0xa0>)
 800182c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800182e:	4a15      	ldr	r2, [pc, #84]	@ (8001884 <HAL_TIM_Base_MspInit+0xa0>)
 8001830:	f043 0308 	orr.w	r3, r3, #8
 8001834:	6593      	str	r3, [r2, #88]	@ 0x58
 8001836:	4b13      	ldr	r3, [pc, #76]	@ (8001884 <HAL_TIM_Base_MspInit+0xa0>)
 8001838:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800183a:	f003 0308 	and.w	r3, r3, #8
 800183e:	613b      	str	r3, [r7, #16]
 8001840:	693b      	ldr	r3, [r7, #16]
}
 8001842:	e018      	b.n	8001876 <HAL_TIM_Base_MspInit+0x92>
  else if(tim_baseHandle->Instance==TIM6)
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	681b      	ldr	r3, [r3, #0]
 8001848:	4a10      	ldr	r2, [pc, #64]	@ (800188c <HAL_TIM_Base_MspInit+0xa8>)
 800184a:	4293      	cmp	r3, r2
 800184c:	d113      	bne.n	8001876 <HAL_TIM_Base_MspInit+0x92>
    __HAL_RCC_TIM6_CLK_ENABLE();
 800184e:	4b0d      	ldr	r3, [pc, #52]	@ (8001884 <HAL_TIM_Base_MspInit+0xa0>)
 8001850:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001852:	4a0c      	ldr	r2, [pc, #48]	@ (8001884 <HAL_TIM_Base_MspInit+0xa0>)
 8001854:	f043 0310 	orr.w	r3, r3, #16
 8001858:	6593      	str	r3, [r2, #88]	@ 0x58
 800185a:	4b0a      	ldr	r3, [pc, #40]	@ (8001884 <HAL_TIM_Base_MspInit+0xa0>)
 800185c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800185e:	f003 0310 	and.w	r3, r3, #16
 8001862:	60fb      	str	r3, [r7, #12]
 8001864:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8001866:	2200      	movs	r2, #0
 8001868:	2100      	movs	r1, #0
 800186a:	2036      	movs	r0, #54	@ 0x36
 800186c:	f001 fecd 	bl	800360a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8001870:	2036      	movs	r0, #54	@ 0x36
 8001872:	f001 fee6 	bl	8003642 <HAL_NVIC_EnableIRQ>
}
 8001876:	bf00      	nop
 8001878:	3718      	adds	r7, #24
 800187a:	46bd      	mov	sp, r7
 800187c:	bd80      	pop	{r7, pc}
 800187e:	bf00      	nop
 8001880:	40000400 	.word	0x40000400
 8001884:	40021000 	.word	0x40021000
 8001888:	40000c00 	.word	0x40000c00
 800188c:	40001000 	.word	0x40001000

08001890 <MX_LPUART1_UART_Init>:
UART_HandleTypeDef huart3;

/* LPUART1 init function */

void MX_LPUART1_UART_Init(void)
{
 8001890:	b580      	push	{r7, lr}
 8001892:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 8001894:	4b22      	ldr	r3, [pc, #136]	@ (8001920 <MX_LPUART1_UART_Init+0x90>)
 8001896:	4a23      	ldr	r2, [pc, #140]	@ (8001924 <MX_LPUART1_UART_Init+0x94>)
 8001898:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 115200;
 800189a:	4b21      	ldr	r3, [pc, #132]	@ (8001920 <MX_LPUART1_UART_Init+0x90>)
 800189c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80018a0:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 80018a2:	4b1f      	ldr	r3, [pc, #124]	@ (8001920 <MX_LPUART1_UART_Init+0x90>)
 80018a4:	2200      	movs	r2, #0
 80018a6:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 80018a8:	4b1d      	ldr	r3, [pc, #116]	@ (8001920 <MX_LPUART1_UART_Init+0x90>)
 80018aa:	2200      	movs	r2, #0
 80018ac:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 80018ae:	4b1c      	ldr	r3, [pc, #112]	@ (8001920 <MX_LPUART1_UART_Init+0x90>)
 80018b0:	2200      	movs	r2, #0
 80018b2:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 80018b4:	4b1a      	ldr	r3, [pc, #104]	@ (8001920 <MX_LPUART1_UART_Init+0x90>)
 80018b6:	220c      	movs	r2, #12
 80018b8:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80018ba:	4b19      	ldr	r3, [pc, #100]	@ (8001920 <MX_LPUART1_UART_Init+0x90>)
 80018bc:	2200      	movs	r2, #0
 80018be:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80018c0:	4b17      	ldr	r3, [pc, #92]	@ (8001920 <MX_LPUART1_UART_Init+0x90>)
 80018c2:	2200      	movs	r2, #0
 80018c4:	621a      	str	r2, [r3, #32]
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80018c6:	4b16      	ldr	r3, [pc, #88]	@ (8001920 <MX_LPUART1_UART_Init+0x90>)
 80018c8:	2200      	movs	r2, #0
 80018ca:	625a      	str	r2, [r3, #36]	@ 0x24
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80018cc:	4b14      	ldr	r3, [pc, #80]	@ (8001920 <MX_LPUART1_UART_Init+0x90>)
 80018ce:	2200      	movs	r2, #0
 80018d0:	629a      	str	r2, [r3, #40]	@ 0x28
  hlpuart1.FifoMode = UART_FIFOMODE_DISABLE;
 80018d2:	4b13      	ldr	r3, [pc, #76]	@ (8001920 <MX_LPUART1_UART_Init+0x90>)
 80018d4:	2200      	movs	r2, #0
 80018d6:	665a      	str	r2, [r3, #100]	@ 0x64
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 80018d8:	4811      	ldr	r0, [pc, #68]	@ (8001920 <MX_LPUART1_UART_Init+0x90>)
 80018da:	f005 ff99 	bl	8007810 <HAL_UART_Init>
 80018de:	4603      	mov	r3, r0
 80018e0:	2b00      	cmp	r3, #0
 80018e2:	d001      	beq.n	80018e8 <MX_LPUART1_UART_Init+0x58>
  {
    Error_Handler();
 80018e4:	f7ff fdef 	bl	80014c6 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80018e8:	2100      	movs	r1, #0
 80018ea:	480d      	ldr	r0, [pc, #52]	@ (8001920 <MX_LPUART1_UART_Init+0x90>)
 80018ec:	f007 fff3 	bl	80098d6 <HAL_UARTEx_SetTxFifoThreshold>
 80018f0:	4603      	mov	r3, r0
 80018f2:	2b00      	cmp	r3, #0
 80018f4:	d001      	beq.n	80018fa <MX_LPUART1_UART_Init+0x6a>
  {
    Error_Handler();
 80018f6:	f7ff fde6 	bl	80014c6 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80018fa:	2100      	movs	r1, #0
 80018fc:	4808      	ldr	r0, [pc, #32]	@ (8001920 <MX_LPUART1_UART_Init+0x90>)
 80018fe:	f008 f828 	bl	8009952 <HAL_UARTEx_SetRxFifoThreshold>
 8001902:	4603      	mov	r3, r0
 8001904:	2b00      	cmp	r3, #0
 8001906:	d001      	beq.n	800190c <MX_LPUART1_UART_Init+0x7c>
  {
    Error_Handler();
 8001908:	f7ff fddd 	bl	80014c6 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 800190c:	4804      	ldr	r0, [pc, #16]	@ (8001920 <MX_LPUART1_UART_Init+0x90>)
 800190e:	f007 ffa9 	bl	8009864 <HAL_UARTEx_DisableFifoMode>
 8001912:	4603      	mov	r3, r0
 8001914:	2b00      	cmp	r3, #0
 8001916:	d001      	beq.n	800191c <MX_LPUART1_UART_Init+0x8c>
  {
    Error_Handler();
 8001918:	f7ff fdd5 	bl	80014c6 <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 800191c:	bf00      	nop
 800191e:	bd80      	pop	{r7, pc}
 8001920:	20003874 	.word	0x20003874
 8001924:	40008000 	.word	0x40008000

08001928 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8001928:	b580      	push	{r7, lr}
 800192a:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 800192c:	4b22      	ldr	r3, [pc, #136]	@ (80019b8 <MX_USART3_UART_Init+0x90>)
 800192e:	4a23      	ldr	r2, [pc, #140]	@ (80019bc <MX_USART3_UART_Init+0x94>)
 8001930:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8001932:	4b21      	ldr	r3, [pc, #132]	@ (80019b8 <MX_USART3_UART_Init+0x90>)
 8001934:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001938:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800193a:	4b1f      	ldr	r3, [pc, #124]	@ (80019b8 <MX_USART3_UART_Init+0x90>)
 800193c:	2200      	movs	r2, #0
 800193e:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001940:	4b1d      	ldr	r3, [pc, #116]	@ (80019b8 <MX_USART3_UART_Init+0x90>)
 8001942:	2200      	movs	r2, #0
 8001944:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001946:	4b1c      	ldr	r3, [pc, #112]	@ (80019b8 <MX_USART3_UART_Init+0x90>)
 8001948:	2200      	movs	r2, #0
 800194a:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 800194c:	4b1a      	ldr	r3, [pc, #104]	@ (80019b8 <MX_USART3_UART_Init+0x90>)
 800194e:	220c      	movs	r2, #12
 8001950:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001952:	4b19      	ldr	r3, [pc, #100]	@ (80019b8 <MX_USART3_UART_Init+0x90>)
 8001954:	2200      	movs	r2, #0
 8001956:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001958:	4b17      	ldr	r3, [pc, #92]	@ (80019b8 <MX_USART3_UART_Init+0x90>)
 800195a:	2200      	movs	r2, #0
 800195c:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800195e:	4b16      	ldr	r3, [pc, #88]	@ (80019b8 <MX_USART3_UART_Init+0x90>)
 8001960:	2200      	movs	r2, #0
 8001962:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001964:	4b14      	ldr	r3, [pc, #80]	@ (80019b8 <MX_USART3_UART_Init+0x90>)
 8001966:	2200      	movs	r2, #0
 8001968:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800196a:	4b13      	ldr	r3, [pc, #76]	@ (80019b8 <MX_USART3_UART_Init+0x90>)
 800196c:	2200      	movs	r2, #0
 800196e:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001970:	4811      	ldr	r0, [pc, #68]	@ (80019b8 <MX_USART3_UART_Init+0x90>)
 8001972:	f005 ff4d 	bl	8007810 <HAL_UART_Init>
 8001976:	4603      	mov	r3, r0
 8001978:	2b00      	cmp	r3, #0
 800197a:	d001      	beq.n	8001980 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 800197c:	f7ff fda3 	bl	80014c6 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001980:	2100      	movs	r1, #0
 8001982:	480d      	ldr	r0, [pc, #52]	@ (80019b8 <MX_USART3_UART_Init+0x90>)
 8001984:	f007 ffa7 	bl	80098d6 <HAL_UARTEx_SetTxFifoThreshold>
 8001988:	4603      	mov	r3, r0
 800198a:	2b00      	cmp	r3, #0
 800198c:	d001      	beq.n	8001992 <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 800198e:	f7ff fd9a 	bl	80014c6 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001992:	2100      	movs	r1, #0
 8001994:	4808      	ldr	r0, [pc, #32]	@ (80019b8 <MX_USART3_UART_Init+0x90>)
 8001996:	f007 ffdc 	bl	8009952 <HAL_UARTEx_SetRxFifoThreshold>
 800199a:	4603      	mov	r3, r0
 800199c:	2b00      	cmp	r3, #0
 800199e:	d001      	beq.n	80019a4 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 80019a0:	f7ff fd91 	bl	80014c6 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 80019a4:	4804      	ldr	r0, [pc, #16]	@ (80019b8 <MX_USART3_UART_Init+0x90>)
 80019a6:	f007 ff5d 	bl	8009864 <HAL_UARTEx_DisableFifoMode>
 80019aa:	4603      	mov	r3, r0
 80019ac:	2b00      	cmp	r3, #0
 80019ae:	d001      	beq.n	80019b4 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 80019b0:	f7ff fd89 	bl	80014c6 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80019b4:	bf00      	nop
 80019b6:	bd80      	pop	{r7, pc}
 80019b8:	20003908 	.word	0x20003908
 80019bc:	40004800 	.word	0x40004800

080019c0 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80019c0:	b580      	push	{r7, lr}
 80019c2:	b0b0      	sub	sp, #192	@ 0xc0
 80019c4:	af00      	add	r7, sp, #0
 80019c6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019c8:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 80019cc:	2200      	movs	r2, #0
 80019ce:	601a      	str	r2, [r3, #0]
 80019d0:	605a      	str	r2, [r3, #4]
 80019d2:	609a      	str	r2, [r3, #8]
 80019d4:	60da      	str	r2, [r3, #12]
 80019d6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80019d8:	f107 0318 	add.w	r3, r7, #24
 80019dc:	2294      	movs	r2, #148	@ 0x94
 80019de:	2100      	movs	r1, #0
 80019e0:	4618      	mov	r0, r3
 80019e2:	f00c f8f9 	bl	800dbd8 <memset>
  if(uartHandle->Instance==LPUART1)
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	681b      	ldr	r3, [r3, #0]
 80019ea:	4a47      	ldr	r2, [pc, #284]	@ (8001b08 <HAL_UART_MspInit+0x148>)
 80019ec:	4293      	cmp	r3, r2
 80019ee:	d146      	bne.n	8001a7e <HAL_UART_MspInit+0xbe>

  /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 80019f0:	2320      	movs	r3, #32
 80019f2:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 80019f4:	2300      	movs	r3, #0
 80019f6:	66bb      	str	r3, [r7, #104]	@ 0x68
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80019f8:	f107 0318 	add.w	r3, r7, #24
 80019fc:	4618      	mov	r0, r3
 80019fe:	f004 fcf1 	bl	80063e4 <HAL_RCCEx_PeriphCLKConfig>
 8001a02:	4603      	mov	r3, r0
 8001a04:	2b00      	cmp	r3, #0
 8001a06:	d001      	beq.n	8001a0c <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001a08:	f7ff fd5d 	bl	80014c6 <Error_Handler>
    }

    /* LPUART1 clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8001a0c:	4b3f      	ldr	r3, [pc, #252]	@ (8001b0c <HAL_UART_MspInit+0x14c>)
 8001a0e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001a10:	4a3e      	ldr	r2, [pc, #248]	@ (8001b0c <HAL_UART_MspInit+0x14c>)
 8001a12:	f043 0301 	orr.w	r3, r3, #1
 8001a16:	65d3      	str	r3, [r2, #92]	@ 0x5c
 8001a18:	4b3c      	ldr	r3, [pc, #240]	@ (8001b0c <HAL_UART_MspInit+0x14c>)
 8001a1a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001a1c:	f003 0301 	and.w	r3, r3, #1
 8001a20:	617b      	str	r3, [r7, #20]
 8001a22:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOG_CLK_ENABLE();
 8001a24:	4b39      	ldr	r3, [pc, #228]	@ (8001b0c <HAL_UART_MspInit+0x14c>)
 8001a26:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a28:	4a38      	ldr	r2, [pc, #224]	@ (8001b0c <HAL_UART_MspInit+0x14c>)
 8001a2a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001a2e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001a30:	4b36      	ldr	r3, [pc, #216]	@ (8001b0c <HAL_UART_MspInit+0x14c>)
 8001a32:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a34:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001a38:	613b      	str	r3, [r7, #16]
 8001a3a:	693b      	ldr	r3, [r7, #16]
    HAL_PWREx_EnableVddIO2();
 8001a3c:	f003 fdea 	bl	8005614 <HAL_PWREx_EnableVddIO2>
    /**LPUART1 GPIO Configuration
    PG7     ------> LPUART1_TX
    PG8     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = STLINK_TX_Pin|STLINK_RX_Pin;
 8001a40:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 8001a44:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a48:	2302      	movs	r3, #2
 8001a4a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a4e:	2300      	movs	r3, #0
 8001a50:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a54:	2303      	movs	r3, #3
 8001a56:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 8001a5a:	2308      	movs	r3, #8
 8001a5c:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001a60:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8001a64:	4619      	mov	r1, r3
 8001a66:	482a      	ldr	r0, [pc, #168]	@ (8001b10 <HAL_UART_MspInit+0x150>)
 8001a68:	f002 f97c 	bl	8003d64 <HAL_GPIO_Init>

    /* LPUART1 interrupt Init */
    HAL_NVIC_SetPriority(LPUART1_IRQn, 0, 0);
 8001a6c:	2200      	movs	r2, #0
 8001a6e:	2100      	movs	r1, #0
 8001a70:	2046      	movs	r0, #70	@ 0x46
 8001a72:	f001 fdca 	bl	800360a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LPUART1_IRQn);
 8001a76:	2046      	movs	r0, #70	@ 0x46
 8001a78:	f001 fde3 	bl	8003642 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8001a7c:	e040      	b.n	8001b00 <HAL_UART_MspInit+0x140>
  else if(uartHandle->Instance==USART3)
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	681b      	ldr	r3, [r3, #0]
 8001a82:	4a24      	ldr	r2, [pc, #144]	@ (8001b14 <HAL_UART_MspInit+0x154>)
 8001a84:	4293      	cmp	r3, r2
 8001a86:	d13b      	bne.n	8001b00 <HAL_UART_MspInit+0x140>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8001a88:	2304      	movs	r3, #4
 8001a8a:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8001a8c:	2300      	movs	r3, #0
 8001a8e:	65fb      	str	r3, [r7, #92]	@ 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001a90:	f107 0318 	add.w	r3, r7, #24
 8001a94:	4618      	mov	r0, r3
 8001a96:	f004 fca5 	bl	80063e4 <HAL_RCCEx_PeriphCLKConfig>
 8001a9a:	4603      	mov	r3, r0
 8001a9c:	2b00      	cmp	r3, #0
 8001a9e:	d001      	beq.n	8001aa4 <HAL_UART_MspInit+0xe4>
      Error_Handler();
 8001aa0:	f7ff fd11 	bl	80014c6 <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 8001aa4:	4b19      	ldr	r3, [pc, #100]	@ (8001b0c <HAL_UART_MspInit+0x14c>)
 8001aa6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001aa8:	4a18      	ldr	r2, [pc, #96]	@ (8001b0c <HAL_UART_MspInit+0x14c>)
 8001aaa:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001aae:	6593      	str	r3, [r2, #88]	@ 0x58
 8001ab0:	4b16      	ldr	r3, [pc, #88]	@ (8001b0c <HAL_UART_MspInit+0x14c>)
 8001ab2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001ab4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001ab8:	60fb      	str	r3, [r7, #12]
 8001aba:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001abc:	4b13      	ldr	r3, [pc, #76]	@ (8001b0c <HAL_UART_MspInit+0x14c>)
 8001abe:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001ac0:	4a12      	ldr	r2, [pc, #72]	@ (8001b0c <HAL_UART_MspInit+0x14c>)
 8001ac2:	f043 0308 	orr.w	r3, r3, #8
 8001ac6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001ac8:	4b10      	ldr	r3, [pc, #64]	@ (8001b0c <HAL_UART_MspInit+0x14c>)
 8001aca:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001acc:	f003 0308 	and.w	r3, r3, #8
 8001ad0:	60bb      	str	r3, [r7, #8]
 8001ad2:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 8001ad4:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001ad8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001adc:	2302      	movs	r3, #2
 8001ade:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ae2:	2300      	movs	r3, #0
 8001ae4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ae8:	2303      	movs	r3, #3
 8001aea:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001aee:	2307      	movs	r3, #7
 8001af0:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001af4:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8001af8:	4619      	mov	r1, r3
 8001afa:	4807      	ldr	r0, [pc, #28]	@ (8001b18 <HAL_UART_MspInit+0x158>)
 8001afc:	f002 f932 	bl	8003d64 <HAL_GPIO_Init>
}
 8001b00:	bf00      	nop
 8001b02:	37c0      	adds	r7, #192	@ 0xc0
 8001b04:	46bd      	mov	sp, r7
 8001b06:	bd80      	pop	{r7, pc}
 8001b08:	40008000 	.word	0x40008000
 8001b0c:	40021000 	.word	0x40021000
 8001b10:	48001800 	.word	0x48001800
 8001b14:	40004800 	.word	0x40004800
 8001b18:	48000c00 	.word	0x48000c00

08001b1c <Reset_Handler>:
 8001b1c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001b54 <LoopForever+0x2>
 8001b20:	f7ff fd7a 	bl	8001618 <SystemInit>
 8001b24:	480c      	ldr	r0, [pc, #48]	@ (8001b58 <LoopForever+0x6>)
 8001b26:	490d      	ldr	r1, [pc, #52]	@ (8001b5c <LoopForever+0xa>)
 8001b28:	4a0d      	ldr	r2, [pc, #52]	@ (8001b60 <LoopForever+0xe>)
 8001b2a:	2300      	movs	r3, #0
 8001b2c:	e002      	b.n	8001b34 <LoopCopyDataInit>

08001b2e <CopyDataInit>:
 8001b2e:	58d4      	ldr	r4, [r2, r3]
 8001b30:	50c4      	str	r4, [r0, r3]
 8001b32:	3304      	adds	r3, #4

08001b34 <LoopCopyDataInit>:
 8001b34:	18c4      	adds	r4, r0, r3
 8001b36:	428c      	cmp	r4, r1
 8001b38:	d3f9      	bcc.n	8001b2e <CopyDataInit>
 8001b3a:	4a0a      	ldr	r2, [pc, #40]	@ (8001b64 <LoopForever+0x12>)
 8001b3c:	4c0a      	ldr	r4, [pc, #40]	@ (8001b68 <LoopForever+0x16>)
 8001b3e:	2300      	movs	r3, #0
 8001b40:	e001      	b.n	8001b46 <LoopFillZerobss>

08001b42 <FillZerobss>:
 8001b42:	6013      	str	r3, [r2, #0]
 8001b44:	3204      	adds	r2, #4

08001b46 <LoopFillZerobss>:
 8001b46:	42a2      	cmp	r2, r4
 8001b48:	d3fb      	bcc.n	8001b42 <FillZerobss>
 8001b4a:	f00c f84d 	bl	800dbe8 <__libc_init_array>
 8001b4e:	f7ff fbdb 	bl	8001308 <main>

08001b52 <LoopForever>:
 8001b52:	e7fe      	b.n	8001b52 <LoopForever>
 8001b54:	200a0000 	.word	0x200a0000
 8001b58:	20000000 	.word	0x20000000
 8001b5c:	2000010c 	.word	0x2000010c
 8001b60:	0800dd2c 	.word	0x0800dd2c
 8001b64:	2000010c 	.word	0x2000010c
 8001b68:	200055ac 	.word	0x200055ac

08001b6c <CAN1_RX0_IRQHandler>:
 8001b6c:	e7fe      	b.n	8001b6c <CAN1_RX0_IRQHandler>

08001b6e <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001b6e:	b580      	push	{r7, lr}
 8001b70:	b082      	sub	sp, #8
 8001b72:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001b74:	2300      	movs	r3, #0
 8001b76:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001b78:	2003      	movs	r0, #3
 8001b7a:	f001 fd3b 	bl	80035f4 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001b7e:	2000      	movs	r0, #0
 8001b80:	f000 f80e 	bl	8001ba0 <HAL_InitTick>
 8001b84:	4603      	mov	r3, r0
 8001b86:	2b00      	cmp	r3, #0
 8001b88:	d002      	beq.n	8001b90 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001b8a:	2301      	movs	r3, #1
 8001b8c:	71fb      	strb	r3, [r7, #7]
 8001b8e:	e001      	b.n	8001b94 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001b90:	f7ff fca0 	bl	80014d4 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001b94:	79fb      	ldrb	r3, [r7, #7]
}
 8001b96:	4618      	mov	r0, r3
 8001b98:	3708      	adds	r7, #8
 8001b9a:	46bd      	mov	sp, r7
 8001b9c:	bd80      	pop	{r7, pc}
	...

08001ba0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001ba0:	b580      	push	{r7, lr}
 8001ba2:	b084      	sub	sp, #16
 8001ba4:	af00      	add	r7, sp, #0
 8001ba6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001ba8:	2300      	movs	r3, #0
 8001baa:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8001bac:	4b17      	ldr	r3, [pc, #92]	@ (8001c0c <HAL_InitTick+0x6c>)
 8001bae:	781b      	ldrb	r3, [r3, #0]
 8001bb0:	2b00      	cmp	r3, #0
 8001bb2:	d023      	beq.n	8001bfc <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8001bb4:	4b16      	ldr	r3, [pc, #88]	@ (8001c10 <HAL_InitTick+0x70>)
 8001bb6:	681a      	ldr	r2, [r3, #0]
 8001bb8:	4b14      	ldr	r3, [pc, #80]	@ (8001c0c <HAL_InitTick+0x6c>)
 8001bba:	781b      	ldrb	r3, [r3, #0]
 8001bbc:	4619      	mov	r1, r3
 8001bbe:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001bc2:	fbb3 f3f1 	udiv	r3, r3, r1
 8001bc6:	fbb2 f3f3 	udiv	r3, r2, r3
 8001bca:	4618      	mov	r0, r3
 8001bcc:	f001 fd47 	bl	800365e <HAL_SYSTICK_Config>
 8001bd0:	4603      	mov	r3, r0
 8001bd2:	2b00      	cmp	r3, #0
 8001bd4:	d10f      	bne.n	8001bf6 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	2b0f      	cmp	r3, #15
 8001bda:	d809      	bhi.n	8001bf0 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001bdc:	2200      	movs	r2, #0
 8001bde:	6879      	ldr	r1, [r7, #4]
 8001be0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001be4:	f001 fd11 	bl	800360a <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001be8:	4a0a      	ldr	r2, [pc, #40]	@ (8001c14 <HAL_InitTick+0x74>)
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	6013      	str	r3, [r2, #0]
 8001bee:	e007      	b.n	8001c00 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8001bf0:	2301      	movs	r3, #1
 8001bf2:	73fb      	strb	r3, [r7, #15]
 8001bf4:	e004      	b.n	8001c00 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001bf6:	2301      	movs	r3, #1
 8001bf8:	73fb      	strb	r3, [r7, #15]
 8001bfa:	e001      	b.n	8001c00 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001bfc:	2301      	movs	r3, #1
 8001bfe:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001c00:	7bfb      	ldrb	r3, [r7, #15]
}
 8001c02:	4618      	mov	r0, r3
 8001c04:	3710      	adds	r7, #16
 8001c06:	46bd      	mov	sp, r7
 8001c08:	bd80      	pop	{r7, pc}
 8001c0a:	bf00      	nop
 8001c0c:	20000008 	.word	0x20000008
 8001c10:	20000000 	.word	0x20000000
 8001c14:	20000004 	.word	0x20000004

08001c18 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001c18:	b480      	push	{r7}
 8001c1a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001c1c:	4b06      	ldr	r3, [pc, #24]	@ (8001c38 <HAL_IncTick+0x20>)
 8001c1e:	781b      	ldrb	r3, [r3, #0]
 8001c20:	461a      	mov	r2, r3
 8001c22:	4b06      	ldr	r3, [pc, #24]	@ (8001c3c <HAL_IncTick+0x24>)
 8001c24:	681b      	ldr	r3, [r3, #0]
 8001c26:	4413      	add	r3, r2
 8001c28:	4a04      	ldr	r2, [pc, #16]	@ (8001c3c <HAL_IncTick+0x24>)
 8001c2a:	6013      	str	r3, [r2, #0]
}
 8001c2c:	bf00      	nop
 8001c2e:	46bd      	mov	sp, r7
 8001c30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c34:	4770      	bx	lr
 8001c36:	bf00      	nop
 8001c38:	20000008 	.word	0x20000008
 8001c3c:	2000399c 	.word	0x2000399c

08001c40 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001c40:	b480      	push	{r7}
 8001c42:	af00      	add	r7, sp, #0
  return uwTick;
 8001c44:	4b03      	ldr	r3, [pc, #12]	@ (8001c54 <HAL_GetTick+0x14>)
 8001c46:	681b      	ldr	r3, [r3, #0]
}
 8001c48:	4618      	mov	r0, r3
 8001c4a:	46bd      	mov	sp, r7
 8001c4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c50:	4770      	bx	lr
 8001c52:	bf00      	nop
 8001c54:	2000399c 	.word	0x2000399c

08001c58 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001c58:	b580      	push	{r7, lr}
 8001c5a:	b084      	sub	sp, #16
 8001c5c:	af00      	add	r7, sp, #0
 8001c5e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001c60:	f7ff ffee 	bl	8001c40 <HAL_GetTick>
 8001c64:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001c6a:	68fb      	ldr	r3, [r7, #12]
 8001c6c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8001c70:	d005      	beq.n	8001c7e <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8001c72:	4b0a      	ldr	r3, [pc, #40]	@ (8001c9c <HAL_Delay+0x44>)
 8001c74:	781b      	ldrb	r3, [r3, #0]
 8001c76:	461a      	mov	r2, r3
 8001c78:	68fb      	ldr	r3, [r7, #12]
 8001c7a:	4413      	add	r3, r2
 8001c7c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001c7e:	bf00      	nop
 8001c80:	f7ff ffde 	bl	8001c40 <HAL_GetTick>
 8001c84:	4602      	mov	r2, r0
 8001c86:	68bb      	ldr	r3, [r7, #8]
 8001c88:	1ad3      	subs	r3, r2, r3
 8001c8a:	68fa      	ldr	r2, [r7, #12]
 8001c8c:	429a      	cmp	r2, r3
 8001c8e:	d8f7      	bhi.n	8001c80 <HAL_Delay+0x28>
  {
  }
}
 8001c90:	bf00      	nop
 8001c92:	bf00      	nop
 8001c94:	3710      	adds	r7, #16
 8001c96:	46bd      	mov	sp, r7
 8001c98:	bd80      	pop	{r7, pc}
 8001c9a:	bf00      	nop
 8001c9c:	20000008 	.word	0x20000008

08001ca0 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8001ca0:	b480      	push	{r7}
 8001ca2:	b083      	sub	sp, #12
 8001ca4:	af00      	add	r7, sp, #0
 8001ca6:	6078      	str	r0, [r7, #4]
 8001ca8:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	689b      	ldr	r3, [r3, #8]
 8001cae:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8001cb2:	683b      	ldr	r3, [r7, #0]
 8001cb4:	431a      	orrs	r2, r3
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	609a      	str	r2, [r3, #8]
}
 8001cba:	bf00      	nop
 8001cbc:	370c      	adds	r7, #12
 8001cbe:	46bd      	mov	sp, r7
 8001cc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cc4:	4770      	bx	lr

08001cc6 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8001cc6:	b480      	push	{r7}
 8001cc8:	b083      	sub	sp, #12
 8001cca:	af00      	add	r7, sp, #0
 8001ccc:	6078      	str	r0, [r7, #4]
 8001cce:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	689b      	ldr	r3, [r3, #8]
 8001cd4:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8001cd8:	683b      	ldr	r3, [r7, #0]
 8001cda:	431a      	orrs	r2, r3
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	609a      	str	r2, [r3, #8]
}
 8001ce0:	bf00      	nop
 8001ce2:	370c      	adds	r7, #12
 8001ce4:	46bd      	mov	sp, r7
 8001ce6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cea:	4770      	bx	lr

08001cec <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001cec:	b480      	push	{r7}
 8001cee:	b083      	sub	sp, #12
 8001cf0:	af00      	add	r7, sp, #0
 8001cf2:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	689b      	ldr	r3, [r3, #8]
 8001cf8:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8001cfc:	4618      	mov	r0, r3
 8001cfe:	370c      	adds	r7, #12
 8001d00:	46bd      	mov	sp, r7
 8001d02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d06:	4770      	bx	lr

08001d08 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8001d08:	b480      	push	{r7}
 8001d0a:	b087      	sub	sp, #28
 8001d0c:	af00      	add	r7, sp, #0
 8001d0e:	60f8      	str	r0, [r7, #12]
 8001d10:	60b9      	str	r1, [r7, #8]
 8001d12:	607a      	str	r2, [r7, #4]
 8001d14:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001d16:	68fb      	ldr	r3, [r7, #12]
 8001d18:	3360      	adds	r3, #96	@ 0x60
 8001d1a:	461a      	mov	r2, r3
 8001d1c:	68bb      	ldr	r3, [r7, #8]
 8001d1e:	009b      	lsls	r3, r3, #2
 8001d20:	4413      	add	r3, r2
 8001d22:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001d24:	697b      	ldr	r3, [r7, #20]
 8001d26:	681a      	ldr	r2, [r3, #0]
 8001d28:	4b08      	ldr	r3, [pc, #32]	@ (8001d4c <LL_ADC_SetOffset+0x44>)
 8001d2a:	4013      	ands	r3, r2
 8001d2c:	687a      	ldr	r2, [r7, #4]
 8001d2e:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 8001d32:	683a      	ldr	r2, [r7, #0]
 8001d34:	430a      	orrs	r2, r1
 8001d36:	4313      	orrs	r3, r2
 8001d38:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8001d3c:	697b      	ldr	r3, [r7, #20]
 8001d3e:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8001d40:	bf00      	nop
 8001d42:	371c      	adds	r7, #28
 8001d44:	46bd      	mov	sp, r7
 8001d46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d4a:	4770      	bx	lr
 8001d4c:	03fff000 	.word	0x03fff000

08001d50 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8001d50:	b480      	push	{r7}
 8001d52:	b085      	sub	sp, #20
 8001d54:	af00      	add	r7, sp, #0
 8001d56:	6078      	str	r0, [r7, #4]
 8001d58:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	3360      	adds	r3, #96	@ 0x60
 8001d5e:	461a      	mov	r2, r3
 8001d60:	683b      	ldr	r3, [r7, #0]
 8001d62:	009b      	lsls	r3, r3, #2
 8001d64:	4413      	add	r3, r2
 8001d66:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8001d68:	68fb      	ldr	r3, [r7, #12]
 8001d6a:	681b      	ldr	r3, [r3, #0]
 8001d6c:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8001d70:	4618      	mov	r0, r3
 8001d72:	3714      	adds	r7, #20
 8001d74:	46bd      	mov	sp, r7
 8001d76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d7a:	4770      	bx	lr

08001d7c <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8001d7c:	b480      	push	{r7}
 8001d7e:	b087      	sub	sp, #28
 8001d80:	af00      	add	r7, sp, #0
 8001d82:	60f8      	str	r0, [r7, #12]
 8001d84:	60b9      	str	r1, [r7, #8]
 8001d86:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001d88:	68fb      	ldr	r3, [r7, #12]
 8001d8a:	3360      	adds	r3, #96	@ 0x60
 8001d8c:	461a      	mov	r2, r3
 8001d8e:	68bb      	ldr	r3, [r7, #8]
 8001d90:	009b      	lsls	r3, r3, #2
 8001d92:	4413      	add	r3, r2
 8001d94:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001d96:	697b      	ldr	r3, [r7, #20]
 8001d98:	681b      	ldr	r3, [r3, #0]
 8001d9a:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	431a      	orrs	r2, r3
 8001da2:	697b      	ldr	r3, [r7, #20]
 8001da4:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8001da6:	bf00      	nop
 8001da8:	371c      	adds	r7, #28
 8001daa:	46bd      	mov	sp, r7
 8001dac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001db0:	4770      	bx	lr

08001db2 <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 8001db2:	b480      	push	{r7}
 8001db4:	b083      	sub	sp, #12
 8001db6:	af00      	add	r7, sp, #0
 8001db8:	6078      	str	r0, [r7, #4]
 8001dba:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	695b      	ldr	r3, [r3, #20]
 8001dc0:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8001dc4:	683b      	ldr	r3, [r7, #0]
 8001dc6:	431a      	orrs	r2, r3
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	615a      	str	r2, [r3, #20]
}
 8001dcc:	bf00      	nop
 8001dce:	370c      	adds	r7, #12
 8001dd0:	46bd      	mov	sp, r7
 8001dd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dd6:	4770      	bx	lr

08001dd8 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8001dd8:	b480      	push	{r7}
 8001dda:	b083      	sub	sp, #12
 8001ddc:	af00      	add	r7, sp, #0
 8001dde:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	68db      	ldr	r3, [r3, #12]
 8001de4:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8001de8:	2b00      	cmp	r3, #0
 8001dea:	d101      	bne.n	8001df0 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8001dec:	2301      	movs	r3, #1
 8001dee:	e000      	b.n	8001df2 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8001df0:	2300      	movs	r3, #0
}
 8001df2:	4618      	mov	r0, r3
 8001df4:	370c      	adds	r7, #12
 8001df6:	46bd      	mov	sp, r7
 8001df8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dfc:	4770      	bx	lr

08001dfe <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8001dfe:	b480      	push	{r7}
 8001e00:	b087      	sub	sp, #28
 8001e02:	af00      	add	r7, sp, #0
 8001e04:	60f8      	str	r0, [r7, #12]
 8001e06:	60b9      	str	r1, [r7, #8]
 8001e08:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8001e0a:	68fb      	ldr	r3, [r7, #12]
 8001e0c:	3330      	adds	r3, #48	@ 0x30
 8001e0e:	461a      	mov	r2, r3
 8001e10:	68bb      	ldr	r3, [r7, #8]
 8001e12:	0a1b      	lsrs	r3, r3, #8
 8001e14:	009b      	lsls	r3, r3, #2
 8001e16:	f003 030c 	and.w	r3, r3, #12
 8001e1a:	4413      	add	r3, r2
 8001e1c:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8001e1e:	697b      	ldr	r3, [r7, #20]
 8001e20:	681a      	ldr	r2, [r3, #0]
 8001e22:	68bb      	ldr	r3, [r7, #8]
 8001e24:	f003 031f 	and.w	r3, r3, #31
 8001e28:	211f      	movs	r1, #31
 8001e2a:	fa01 f303 	lsl.w	r3, r1, r3
 8001e2e:	43db      	mvns	r3, r3
 8001e30:	401a      	ands	r2, r3
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	0e9b      	lsrs	r3, r3, #26
 8001e36:	f003 011f 	and.w	r1, r3, #31
 8001e3a:	68bb      	ldr	r3, [r7, #8]
 8001e3c:	f003 031f 	and.w	r3, r3, #31
 8001e40:	fa01 f303 	lsl.w	r3, r1, r3
 8001e44:	431a      	orrs	r2, r3
 8001e46:	697b      	ldr	r3, [r7, #20]
 8001e48:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8001e4a:	bf00      	nop
 8001e4c:	371c      	adds	r7, #28
 8001e4e:	46bd      	mov	sp, r7
 8001e50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e54:	4770      	bx	lr

08001e56 <LL_ADC_INJ_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8001e56:	b480      	push	{r7}
 8001e58:	b083      	sub	sp, #12
 8001e5a:	af00      	add	r7, sp, #0
 8001e5c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001e62:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8001e66:	2b00      	cmp	r3, #0
 8001e68:	d101      	bne.n	8001e6e <LL_ADC_INJ_IsTriggerSourceSWStart+0x18>
 8001e6a:	2301      	movs	r3, #1
 8001e6c:	e000      	b.n	8001e70 <LL_ADC_INJ_IsTriggerSourceSWStart+0x1a>
 8001e6e:	2300      	movs	r3, #0
}
 8001e70:	4618      	mov	r0, r3
 8001e72:	370c      	adds	r7, #12
 8001e74:	46bd      	mov	sp, r7
 8001e76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e7a:	4770      	bx	lr

08001e7c <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8001e7c:	b480      	push	{r7}
 8001e7e:	b087      	sub	sp, #28
 8001e80:	af00      	add	r7, sp, #0
 8001e82:	60f8      	str	r0, [r7, #12]
 8001e84:	60b9      	str	r1, [r7, #8]
 8001e86:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8001e88:	68fb      	ldr	r3, [r7, #12]
 8001e8a:	3314      	adds	r3, #20
 8001e8c:	461a      	mov	r2, r3
 8001e8e:	68bb      	ldr	r3, [r7, #8]
 8001e90:	0e5b      	lsrs	r3, r3, #25
 8001e92:	009b      	lsls	r3, r3, #2
 8001e94:	f003 0304 	and.w	r3, r3, #4
 8001e98:	4413      	add	r3, r2
 8001e9a:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8001e9c:	697b      	ldr	r3, [r7, #20]
 8001e9e:	681a      	ldr	r2, [r3, #0]
 8001ea0:	68bb      	ldr	r3, [r7, #8]
 8001ea2:	0d1b      	lsrs	r3, r3, #20
 8001ea4:	f003 031f 	and.w	r3, r3, #31
 8001ea8:	2107      	movs	r1, #7
 8001eaa:	fa01 f303 	lsl.w	r3, r1, r3
 8001eae:	43db      	mvns	r3, r3
 8001eb0:	401a      	ands	r2, r3
 8001eb2:	68bb      	ldr	r3, [r7, #8]
 8001eb4:	0d1b      	lsrs	r3, r3, #20
 8001eb6:	f003 031f 	and.w	r3, r3, #31
 8001eba:	6879      	ldr	r1, [r7, #4]
 8001ebc:	fa01 f303 	lsl.w	r3, r1, r3
 8001ec0:	431a      	orrs	r2, r3
 8001ec2:	697b      	ldr	r3, [r7, #20]
 8001ec4:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8001ec6:	bf00      	nop
 8001ec8:	371c      	adds	r7, #28
 8001eca:	46bd      	mov	sp, r7
 8001ecc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ed0:	4770      	bx	lr
	...

08001ed4 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8001ed4:	b480      	push	{r7}
 8001ed6:	b085      	sub	sp, #20
 8001ed8:	af00      	add	r7, sp, #0
 8001eda:	60f8      	str	r0, [r7, #12]
 8001edc:	60b9      	str	r1, [r7, #8]
 8001ede:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8001ee0:	68fb      	ldr	r3, [r7, #12]
 8001ee2:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8001ee6:	68bb      	ldr	r3, [r7, #8]
 8001ee8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001eec:	43db      	mvns	r3, r3
 8001eee:	401a      	ands	r2, r3
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	f003 0318 	and.w	r3, r3, #24
 8001ef6:	4908      	ldr	r1, [pc, #32]	@ (8001f18 <LL_ADC_SetChannelSingleDiff+0x44>)
 8001ef8:	40d9      	lsrs	r1, r3
 8001efa:	68bb      	ldr	r3, [r7, #8]
 8001efc:	400b      	ands	r3, r1
 8001efe:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001f02:	431a      	orrs	r2, r3
 8001f04:	68fb      	ldr	r3, [r7, #12]
 8001f06:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8001f0a:	bf00      	nop
 8001f0c:	3714      	adds	r7, #20
 8001f0e:	46bd      	mov	sp, r7
 8001f10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f14:	4770      	bx	lr
 8001f16:	bf00      	nop
 8001f18:	0007ffff 	.word	0x0007ffff

08001f1c <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8001f1c:	b480      	push	{r7}
 8001f1e:	b083      	sub	sp, #12
 8001f20:	af00      	add	r7, sp, #0
 8001f22:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	689b      	ldr	r3, [r3, #8]
 8001f28:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8001f2c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001f30:	687a      	ldr	r2, [r7, #4]
 8001f32:	6093      	str	r3, [r2, #8]
}
 8001f34:	bf00      	nop
 8001f36:	370c      	adds	r7, #12
 8001f38:	46bd      	mov	sp, r7
 8001f3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f3e:	4770      	bx	lr

08001f40 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8001f40:	b480      	push	{r7}
 8001f42:	b083      	sub	sp, #12
 8001f44:	af00      	add	r7, sp, #0
 8001f46:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	689b      	ldr	r3, [r3, #8]
 8001f4c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8001f50:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8001f54:	d101      	bne.n	8001f5a <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8001f56:	2301      	movs	r3, #1
 8001f58:	e000      	b.n	8001f5c <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8001f5a:	2300      	movs	r3, #0
}
 8001f5c:	4618      	mov	r0, r3
 8001f5e:	370c      	adds	r7, #12
 8001f60:	46bd      	mov	sp, r7
 8001f62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f66:	4770      	bx	lr

08001f68 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8001f68:	b480      	push	{r7}
 8001f6a:	b083      	sub	sp, #12
 8001f6c:	af00      	add	r7, sp, #0
 8001f6e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	689b      	ldr	r3, [r3, #8]
 8001f74:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8001f78:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001f7c:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8001f84:	bf00      	nop
 8001f86:	370c      	adds	r7, #12
 8001f88:	46bd      	mov	sp, r7
 8001f8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f8e:	4770      	bx	lr

08001f90 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8001f90:	b480      	push	{r7}
 8001f92:	b083      	sub	sp, #12
 8001f94:	af00      	add	r7, sp, #0
 8001f96:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	689b      	ldr	r3, [r3, #8]
 8001f9c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001fa0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8001fa4:	d101      	bne.n	8001faa <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8001fa6:	2301      	movs	r3, #1
 8001fa8:	e000      	b.n	8001fac <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8001faa:	2300      	movs	r3, #0
}
 8001fac:	4618      	mov	r0, r3
 8001fae:	370c      	adds	r7, #12
 8001fb0:	46bd      	mov	sp, r7
 8001fb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fb6:	4770      	bx	lr

08001fb8 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8001fb8:	b480      	push	{r7}
 8001fba:	b083      	sub	sp, #12
 8001fbc:	af00      	add	r7, sp, #0
 8001fbe:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	689b      	ldr	r3, [r3, #8]
 8001fc4:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8001fc8:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001fcc:	f043 0201 	orr.w	r2, r3, #1
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8001fd4:	bf00      	nop
 8001fd6:	370c      	adds	r7, #12
 8001fd8:	46bd      	mov	sp, r7
 8001fda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fde:	4770      	bx	lr

08001fe0 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8001fe0:	b480      	push	{r7}
 8001fe2:	b083      	sub	sp, #12
 8001fe4:	af00      	add	r7, sp, #0
 8001fe6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	689b      	ldr	r3, [r3, #8]
 8001fec:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8001ff0:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001ff4:	f043 0202 	orr.w	r2, r3, #2
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8001ffc:	bf00      	nop
 8001ffe:	370c      	adds	r7, #12
 8002000:	46bd      	mov	sp, r7
 8002002:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002006:	4770      	bx	lr

08002008 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8002008:	b480      	push	{r7}
 800200a:	b083      	sub	sp, #12
 800200c:	af00      	add	r7, sp, #0
 800200e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	689b      	ldr	r3, [r3, #8]
 8002014:	f003 0301 	and.w	r3, r3, #1
 8002018:	2b01      	cmp	r3, #1
 800201a:	d101      	bne.n	8002020 <LL_ADC_IsEnabled+0x18>
 800201c:	2301      	movs	r3, #1
 800201e:	e000      	b.n	8002022 <LL_ADC_IsEnabled+0x1a>
 8002020:	2300      	movs	r3, #0
}
 8002022:	4618      	mov	r0, r3
 8002024:	370c      	adds	r7, #12
 8002026:	46bd      	mov	sp, r7
 8002028:	f85d 7b04 	ldr.w	r7, [sp], #4
 800202c:	4770      	bx	lr

0800202e <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 800202e:	b480      	push	{r7}
 8002030:	b083      	sub	sp, #12
 8002032:	af00      	add	r7, sp, #0
 8002034:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	689b      	ldr	r3, [r3, #8]
 800203a:	f003 0302 	and.w	r3, r3, #2
 800203e:	2b02      	cmp	r3, #2
 8002040:	d101      	bne.n	8002046 <LL_ADC_IsDisableOngoing+0x18>
 8002042:	2301      	movs	r3, #1
 8002044:	e000      	b.n	8002048 <LL_ADC_IsDisableOngoing+0x1a>
 8002046:	2300      	movs	r3, #0
}
 8002048:	4618      	mov	r0, r3
 800204a:	370c      	adds	r7, #12
 800204c:	46bd      	mov	sp, r7
 800204e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002052:	4770      	bx	lr

08002054 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8002054:	b480      	push	{r7}
 8002056:	b083      	sub	sp, #12
 8002058:	af00      	add	r7, sp, #0
 800205a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	689b      	ldr	r3, [r3, #8]
 8002060:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002064:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002068:	f043 0204 	orr.w	r2, r3, #4
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8002070:	bf00      	nop
 8002072:	370c      	adds	r7, #12
 8002074:	46bd      	mov	sp, r7
 8002076:	f85d 7b04 	ldr.w	r7, [sp], #4
 800207a:	4770      	bx	lr

0800207c <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 800207c:	b480      	push	{r7}
 800207e:	b083      	sub	sp, #12
 8002080:	af00      	add	r7, sp, #0
 8002082:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	689b      	ldr	r3, [r3, #8]
 8002088:	f003 0304 	and.w	r3, r3, #4
 800208c:	2b04      	cmp	r3, #4
 800208e:	d101      	bne.n	8002094 <LL_ADC_REG_IsConversionOngoing+0x18>
 8002090:	2301      	movs	r3, #1
 8002092:	e000      	b.n	8002096 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8002094:	2300      	movs	r3, #0
}
 8002096:	4618      	mov	r0, r3
 8002098:	370c      	adds	r7, #12
 800209a:	46bd      	mov	sp, r7
 800209c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020a0:	4770      	bx	lr

080020a2 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80020a2:	b480      	push	{r7}
 80020a4:	b083      	sub	sp, #12
 80020a6:	af00      	add	r7, sp, #0
 80020a8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	689b      	ldr	r3, [r3, #8]
 80020ae:	f003 0308 	and.w	r3, r3, #8
 80020b2:	2b08      	cmp	r3, #8
 80020b4:	d101      	bne.n	80020ba <LL_ADC_INJ_IsConversionOngoing+0x18>
 80020b6:	2301      	movs	r3, #1
 80020b8:	e000      	b.n	80020bc <LL_ADC_INJ_IsConversionOngoing+0x1a>
 80020ba:	2300      	movs	r3, #0
}
 80020bc:	4618      	mov	r0, r3
 80020be:	370c      	adds	r7, #12
 80020c0:	46bd      	mov	sp, r7
 80020c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020c6:	4770      	bx	lr

080020c8 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80020c8:	b580      	push	{r7, lr}
 80020ca:	b088      	sub	sp, #32
 80020cc:	af00      	add	r7, sp, #0
 80020ce:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80020d0:	2300      	movs	r3, #0
 80020d2:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 80020d4:	2300      	movs	r3, #0
 80020d6:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	2b00      	cmp	r3, #0
 80020dc:	d101      	bne.n	80020e2 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 80020de:	2301      	movs	r3, #1
 80020e0:	e129      	b.n	8002336 <HAL_ADC_Init+0x26e>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	691b      	ldr	r3, [r3, #16]
 80020e6:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80020ec:	2b00      	cmp	r3, #0
 80020ee:	d109      	bne.n	8002104 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80020f0:	6878      	ldr	r0, [r7, #4]
 80020f2:	f7fe fa71 	bl	80005d8 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	2200      	movs	r2, #0
 80020fa:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	2200      	movs	r2, #0
 8002100:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	681b      	ldr	r3, [r3, #0]
 8002108:	4618      	mov	r0, r3
 800210a:	f7ff ff19 	bl	8001f40 <LL_ADC_IsDeepPowerDownEnabled>
 800210e:	4603      	mov	r3, r0
 8002110:	2b00      	cmp	r3, #0
 8002112:	d004      	beq.n	800211e <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	681b      	ldr	r3, [r3, #0]
 8002118:	4618      	mov	r0, r3
 800211a:	f7ff feff 	bl	8001f1c <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	681b      	ldr	r3, [r3, #0]
 8002122:	4618      	mov	r0, r3
 8002124:	f7ff ff34 	bl	8001f90 <LL_ADC_IsInternalRegulatorEnabled>
 8002128:	4603      	mov	r3, r0
 800212a:	2b00      	cmp	r3, #0
 800212c:	d115      	bne.n	800215a <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	4618      	mov	r0, r3
 8002134:	f7ff ff18 	bl	8001f68 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002138:	4b81      	ldr	r3, [pc, #516]	@ (8002340 <HAL_ADC_Init+0x278>)
 800213a:	681b      	ldr	r3, [r3, #0]
 800213c:	099b      	lsrs	r3, r3, #6
 800213e:	4a81      	ldr	r2, [pc, #516]	@ (8002344 <HAL_ADC_Init+0x27c>)
 8002140:	fba2 2303 	umull	r2, r3, r2, r3
 8002144:	099b      	lsrs	r3, r3, #6
 8002146:	3301      	adds	r3, #1
 8002148:	005b      	lsls	r3, r3, #1
 800214a:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 800214c:	e002      	b.n	8002154 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 800214e:	68fb      	ldr	r3, [r7, #12]
 8002150:	3b01      	subs	r3, #1
 8002152:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8002154:	68fb      	ldr	r3, [r7, #12]
 8002156:	2b00      	cmp	r3, #0
 8002158:	d1f9      	bne.n	800214e <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	4618      	mov	r0, r3
 8002160:	f7ff ff16 	bl	8001f90 <LL_ADC_IsInternalRegulatorEnabled>
 8002164:	4603      	mov	r3, r0
 8002166:	2b00      	cmp	r3, #0
 8002168:	d10d      	bne.n	8002186 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800216e:	f043 0210 	orr.w	r2, r3, #16
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800217a:	f043 0201 	orr.w	r2, r3, #1
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8002182:	2301      	movs	r3, #1
 8002184:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	681b      	ldr	r3, [r3, #0]
 800218a:	4618      	mov	r0, r3
 800218c:	f7ff ff76 	bl	800207c <LL_ADC_REG_IsConversionOngoing>
 8002190:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002196:	f003 0310 	and.w	r3, r3, #16
 800219a:	2b00      	cmp	r3, #0
 800219c:	f040 80c2 	bne.w	8002324 <HAL_ADC_Init+0x25c>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 80021a0:	697b      	ldr	r3, [r7, #20]
 80021a2:	2b00      	cmp	r3, #0
 80021a4:	f040 80be 	bne.w	8002324 <HAL_ADC_Init+0x25c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80021ac:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 80021b0:	f043 0202 	orr.w	r2, r3, #2
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	659a      	str	r2, [r3, #88]	@ 0x58
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	681b      	ldr	r3, [r3, #0]
 80021bc:	4618      	mov	r0, r3
 80021be:	f7ff ff23 	bl	8002008 <LL_ADC_IsEnabled>
 80021c2:	4603      	mov	r3, r0
 80021c4:	2b00      	cmp	r3, #0
 80021c6:	d10b      	bne.n	80021e0 <HAL_ADC_Init+0x118>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80021c8:	485f      	ldr	r0, [pc, #380]	@ (8002348 <HAL_ADC_Init+0x280>)
 80021ca:	f7ff ff1d 	bl	8002008 <LL_ADC_IsEnabled>
 80021ce:	4603      	mov	r3, r0
 80021d0:	2b00      	cmp	r3, #0
 80021d2:	d105      	bne.n	80021e0 <HAL_ADC_Init+0x118>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	685b      	ldr	r3, [r3, #4]
 80021d8:	4619      	mov	r1, r3
 80021da:	485c      	ldr	r0, [pc, #368]	@ (800234c <HAL_ADC_Init+0x284>)
 80021dc:	f7ff fd60 	bl	8001ca0 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	7e5b      	ldrb	r3, [r3, #25]
 80021e4:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80021ea:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 80021f0:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 80021f6:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	f893 3020 	ldrb.w	r3, [r3, #32]
 80021fe:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002200:	4313      	orrs	r3, r2
 8002202:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	f893 3020 	ldrb.w	r3, [r3, #32]
 800220a:	2b01      	cmp	r3, #1
 800220c:	d106      	bne.n	800221c <HAL_ADC_Init+0x154>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002212:	3b01      	subs	r3, #1
 8002214:	045b      	lsls	r3, r3, #17
 8002216:	69ba      	ldr	r2, [r7, #24]
 8002218:	4313      	orrs	r3, r2
 800221a:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002220:	2b00      	cmp	r3, #0
 8002222:	d009      	beq.n	8002238 <HAL_ADC_Init+0x170>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002228:	f403 7270 	and.w	r2, r3, #960	@ 0x3c0
                   | hadc->Init.ExternalTrigConvEdge
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002230:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002232:	69ba      	ldr	r2, [r7, #24]
 8002234:	4313      	orrs	r3, r2
 8002236:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	68da      	ldr	r2, [r3, #12]
 800223e:	4b44      	ldr	r3, [pc, #272]	@ (8002350 <HAL_ADC_Init+0x288>)
 8002240:	4013      	ands	r3, r2
 8002242:	687a      	ldr	r2, [r7, #4]
 8002244:	6812      	ldr	r2, [r2, #0]
 8002246:	69b9      	ldr	r1, [r7, #24]
 8002248:	430b      	orrs	r3, r1
 800224a:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	681b      	ldr	r3, [r3, #0]
 8002250:	4618      	mov	r0, r3
 8002252:	f7ff ff26 	bl	80020a2 <LL_ADC_INJ_IsConversionOngoing>
 8002256:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002258:	697b      	ldr	r3, [r7, #20]
 800225a:	2b00      	cmp	r3, #0
 800225c:	d140      	bne.n	80022e0 <HAL_ADC_Init+0x218>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800225e:	693b      	ldr	r3, [r7, #16]
 8002260:	2b00      	cmp	r3, #0
 8002262:	d13d      	bne.n	80022e0 <HAL_ADC_Init+0x218>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	7e1b      	ldrb	r3, [r3, #24]
 800226c:	039b      	lsls	r3, r3, #14
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 800226e:	431a      	orrs	r2, r3
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8002276:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8002278:	4313      	orrs	r3, r2
 800227a:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	68db      	ldr	r3, [r3, #12]
 8002282:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8002286:	f023 0306 	bic.w	r3, r3, #6
 800228a:	687a      	ldr	r2, [r7, #4]
 800228c:	6812      	ldr	r2, [r2, #0]
 800228e:	69b9      	ldr	r1, [r7, #24]
 8002290:	430b      	orrs	r3, r1
 8002292:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800229a:	2b01      	cmp	r3, #1
 800229c:	d118      	bne.n	80022d0 <HAL_ADC_Init+0x208>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	691b      	ldr	r3, [r3, #16]
 80022a4:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 80022a8:	f023 0304 	bic.w	r3, r3, #4
 80022ac:	687a      	ldr	r2, [r7, #4]
 80022ae:	6bd1      	ldr	r1, [r2, #60]	@ 0x3c
 80022b0:	687a      	ldr	r2, [r7, #4]
 80022b2:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 80022b4:	4311      	orrs	r1, r2
 80022b6:	687a      	ldr	r2, [r7, #4]
 80022b8:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 80022ba:	4311      	orrs	r1, r2
 80022bc:	687a      	ldr	r2, [r7, #4]
 80022be:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80022c0:	430a      	orrs	r2, r1
 80022c2:	431a      	orrs	r2, r3
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	681b      	ldr	r3, [r3, #0]
 80022c8:	f042 0201 	orr.w	r2, r2, #1
 80022cc:	611a      	str	r2, [r3, #16]
 80022ce:	e007      	b.n	80022e0 <HAL_ADC_Init+0x218>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	681b      	ldr	r3, [r3, #0]
 80022d4:	691a      	ldr	r2, [r3, #16]
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	f022 0201 	bic.w	r2, r2, #1
 80022de:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	691b      	ldr	r3, [r3, #16]
 80022e4:	2b01      	cmp	r3, #1
 80022e6:	d10c      	bne.n	8002302 <HAL_ADC_Init+0x23a>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	681b      	ldr	r3, [r3, #0]
 80022ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022ee:	f023 010f 	bic.w	r1, r3, #15
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	69db      	ldr	r3, [r3, #28]
 80022f6:	1e5a      	subs	r2, r3, #1
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	430a      	orrs	r2, r1
 80022fe:	631a      	str	r2, [r3, #48]	@ 0x30
 8002300:	e007      	b.n	8002312 <HAL_ADC_Init+0x24a>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	681b      	ldr	r3, [r3, #0]
 8002306:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	f022 020f 	bic.w	r2, r2, #15
 8002310:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002316:	f023 0303 	bic.w	r3, r3, #3
 800231a:	f043 0201 	orr.w	r2, r3, #1
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	659a      	str	r2, [r3, #88]	@ 0x58
 8002322:	e007      	b.n	8002334 <HAL_ADC_Init+0x26c>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002328:	f043 0210 	orr.w	r2, r3, #16
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8002330:	2301      	movs	r3, #1
 8002332:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8002334:	7ffb      	ldrb	r3, [r7, #31]
}
 8002336:	4618      	mov	r0, r3
 8002338:	3720      	adds	r7, #32
 800233a:	46bd      	mov	sp, r7
 800233c:	bd80      	pop	{r7, pc}
 800233e:	bf00      	nop
 8002340:	20000000 	.word	0x20000000
 8002344:	053e2d63 	.word	0x053e2d63
 8002348:	50040000 	.word	0x50040000
 800234c:	50040300 	.word	0x50040300
 8002350:	fff0c007 	.word	0xfff0c007

08002354 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8002354:	b580      	push	{r7, lr}
 8002356:	b086      	sub	sp, #24
 8002358:	af00      	add	r7, sp, #0
 800235a:	60f8      	str	r0, [r7, #12]
 800235c:	60b9      	str	r1, [r7, #8]
 800235e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002360:	68fb      	ldr	r3, [r7, #12]
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	4618      	mov	r0, r3
 8002366:	f7ff fe89 	bl	800207c <LL_ADC_REG_IsConversionOngoing>
 800236a:	4603      	mov	r3, r0
 800236c:	2b00      	cmp	r3, #0
 800236e:	d167      	bne.n	8002440 <HAL_ADC_Start_DMA+0xec>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8002370:	68fb      	ldr	r3, [r7, #12]
 8002372:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8002376:	2b01      	cmp	r3, #1
 8002378:	d101      	bne.n	800237e <HAL_ADC_Start_DMA+0x2a>
 800237a:	2302      	movs	r3, #2
 800237c:	e063      	b.n	8002446 <HAL_ADC_Start_DMA+0xf2>
 800237e:	68fb      	ldr	r3, [r7, #12]
 8002380:	2201      	movs	r2, #1
 8002382:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
       )
#endif /* ADC_MULTIMODE_SUPPORT */
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 8002386:	68f8      	ldr	r0, [r7, #12]
 8002388:	f000 fe2c 	bl	8002fe4 <ADC_Enable>
 800238c:	4603      	mov	r3, r0
 800238e:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 8002390:	7dfb      	ldrb	r3, [r7, #23]
 8002392:	2b00      	cmp	r3, #0
 8002394:	d14f      	bne.n	8002436 <HAL_ADC_Start_DMA+0xe2>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 8002396:	68fb      	ldr	r3, [r7, #12]
 8002398:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800239a:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800239e:	f023 0301 	bic.w	r3, r3, #1
 80023a2:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80023a6:	68fb      	ldr	r3, [r7, #12]
 80023a8:	659a      	str	r2, [r3, #88]	@ 0x58
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
        }
#endif /* ADC_MULTIMODE_SUPPORT */

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 80023aa:	68fb      	ldr	r3, [r7, #12]
 80023ac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80023ae:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80023b2:	2b00      	cmp	r3, #0
 80023b4:	d006      	beq.n	80023c4 <HAL_ADC_Start_DMA+0x70>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80023b6:	68fb      	ldr	r3, [r7, #12]
 80023b8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80023ba:	f023 0206 	bic.w	r2, r3, #6
 80023be:	68fb      	ldr	r3, [r7, #12]
 80023c0:	65da      	str	r2, [r3, #92]	@ 0x5c
 80023c2:	e002      	b.n	80023ca <HAL_ADC_Start_DMA+0x76>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 80023c4:	68fb      	ldr	r3, [r7, #12]
 80023c6:	2200      	movs	r2, #0
 80023c8:	65da      	str	r2, [r3, #92]	@ 0x5c
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80023ca:	68fb      	ldr	r3, [r7, #12]
 80023cc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80023ce:	4a20      	ldr	r2, [pc, #128]	@ (8002450 <HAL_ADC_Start_DMA+0xfc>)
 80023d0:	62da      	str	r2, [r3, #44]	@ 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80023d2:	68fb      	ldr	r3, [r7, #12]
 80023d4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80023d6:	4a1f      	ldr	r2, [pc, #124]	@ (8002454 <HAL_ADC_Start_DMA+0x100>)
 80023d8:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80023da:	68fb      	ldr	r3, [r7, #12]
 80023dc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80023de:	4a1e      	ldr	r2, [pc, #120]	@ (8002458 <HAL_ADC_Start_DMA+0x104>)
 80023e0:	635a      	str	r2, [r3, #52]	@ 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80023e2:	68fb      	ldr	r3, [r7, #12]
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	221c      	movs	r2, #28
 80023e8:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 80023ea:	68fb      	ldr	r3, [r7, #12]
 80023ec:	2200      	movs	r2, #0
 80023ee:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80023f2:	68fb      	ldr	r3, [r7, #12]
 80023f4:	681b      	ldr	r3, [r3, #0]
 80023f6:	685a      	ldr	r2, [r3, #4]
 80023f8:	68fb      	ldr	r3, [r7, #12]
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	f042 0210 	orr.w	r2, r2, #16
 8002400:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8002402:	68fb      	ldr	r3, [r7, #12]
 8002404:	681b      	ldr	r3, [r3, #0]
 8002406:	68da      	ldr	r2, [r3, #12]
 8002408:	68fb      	ldr	r3, [r7, #12]
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	f042 0201 	orr.w	r2, r2, #1
 8002410:	60da      	str	r2, [r3, #12]

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8002412:	68fb      	ldr	r3, [r7, #12]
 8002414:	6d18      	ldr	r0, [r3, #80]	@ 0x50
 8002416:	68fb      	ldr	r3, [r7, #12]
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	3340      	adds	r3, #64	@ 0x40
 800241c:	4619      	mov	r1, r3
 800241e:	68ba      	ldr	r2, [r7, #8]
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	f001 f9d1 	bl	80037c8 <HAL_DMA_Start_IT>
 8002426:	4603      	mov	r3, r0
 8002428:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 800242a:	68fb      	ldr	r3, [r7, #12]
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	4618      	mov	r0, r3
 8002430:	f7ff fe10 	bl	8002054 <LL_ADC_REG_StartConversion>
 8002434:	e006      	b.n	8002444 <HAL_ADC_Start_DMA+0xf0>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8002436:	68fb      	ldr	r3, [r7, #12]
 8002438:	2200      	movs	r2, #0
 800243a:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
 800243e:	e001      	b.n	8002444 <HAL_ADC_Start_DMA+0xf0>
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8002440:	2302      	movs	r3, #2
 8002442:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8002444:	7dfb      	ldrb	r3, [r7, #23]
}
 8002446:	4618      	mov	r0, r3
 8002448:	3718      	adds	r7, #24
 800244a:	46bd      	mov	sp, r7
 800244c:	bd80      	pop	{r7, pc}
 800244e:	bf00      	nop
 8002450:	080031af 	.word	0x080031af
 8002454:	08003287 	.word	0x08003287
 8002458:	080032a3 	.word	0x080032a3

0800245c <HAL_ADC_IRQHandler>:
  * @brief  Handle ADC interrupt request.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 800245c:	b580      	push	{r7, lr}
 800245e:	b088      	sub	sp, #32
 8002460:	af00      	add	r7, sp, #0
 8002462:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0UL; /* flag set if overrun occurrence has to be considered as an error */
 8002464:	2300      	movs	r3, #0
 8002466:	61fb      	str	r3, [r7, #28]
  uint32_t tmp_isr = hadc->Instance->ISR;
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_ier = hadc->Instance->IER;
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	681b      	ldr	r3, [r3, #0]
 8002474:	685b      	ldr	r3, [r3, #4]
 8002476:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));

  /* ========== Check End of Sampling flag for ADC group regular ========== */
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 8002478:	69bb      	ldr	r3, [r7, #24]
 800247a:	f003 0302 	and.w	r3, r3, #2
 800247e:	2b00      	cmp	r3, #0
 8002480:	d017      	beq.n	80024b2 <HAL_ADC_IRQHandler+0x56>
 8002482:	697b      	ldr	r3, [r7, #20]
 8002484:	f003 0302 	and.w	r3, r3, #2
 8002488:	2b00      	cmp	r3, #0
 800248a:	d012      	beq.n	80024b2 <HAL_ADC_IRQHandler+0x56>
  {
    /* Update state machine on end of sampling status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002490:	f003 0310 	and.w	r3, r3, #16
 8002494:	2b00      	cmp	r3, #0
 8002496:	d105      	bne.n	80024a4 <HAL_ADC_IRQHandler+0x48>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800249c:	f443 6200 	orr.w	r2, r3, #2048	@ 0x800
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	659a      	str	r2, [r3, #88]	@ 0x58

    /* End Of Sampling callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->EndOfSamplingCallback(hadc);
#else
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 80024a4:	6878      	ldr	r0, [r7, #4]
 80024a6:	f000 ffcb 	bl	8003440 <HAL_ADCEx_EndOfSamplingCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	2202      	movs	r2, #2
 80024b0:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group regular end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 80024b2:	69bb      	ldr	r3, [r7, #24]
 80024b4:	f003 0304 	and.w	r3, r3, #4
 80024b8:	2b00      	cmp	r3, #0
 80024ba:	d004      	beq.n	80024c6 <HAL_ADC_IRQHandler+0x6a>
 80024bc:	697b      	ldr	r3, [r7, #20]
 80024be:	f003 0304 	and.w	r3, r3, #4
 80024c2:	2b00      	cmp	r3, #0
 80024c4:	d109      	bne.n	80024da <HAL_ADC_IRQHandler+0x7e>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 80024c6:	69bb      	ldr	r3, [r7, #24]
 80024c8:	f003 0308 	and.w	r3, r3, #8
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 80024cc:	2b00      	cmp	r3, #0
 80024ce:	d05e      	beq.n	800258e <HAL_ADC_IRQHandler+0x132>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 80024d0:	697b      	ldr	r3, [r7, #20]
 80024d2:	f003 0308 	and.w	r3, r3, #8
 80024d6:	2b00      	cmp	r3, #0
 80024d8:	d059      	beq.n	800258e <HAL_ADC_IRQHandler+0x132>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80024de:	f003 0310 	and.w	r3, r3, #16
 80024e2:	2b00      	cmp	r3, #0
 80024e4:	d105      	bne.n	80024f2 <HAL_ADC_IRQHandler+0x96>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80024ea:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	659a      	str	r2, [r3, #88]	@ 0x58
    }

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	681b      	ldr	r3, [r3, #0]
 80024f6:	4618      	mov	r0, r3
 80024f8:	f7ff fc6e 	bl	8001dd8 <LL_ADC_REG_IsTriggerSourceSWStart>
 80024fc:	4603      	mov	r3, r0
 80024fe:	2b00      	cmp	r3, #0
 8002500:	d03e      	beq.n	8002580 <HAL_ADC_IRQHandler+0x124>
        /* else need to check Master ADC CONT bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
        tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
      }
#else
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	681b      	ldr	r3, [r3, #0]
 8002506:	68db      	ldr	r3, [r3, #12]
 8002508:	613b      	str	r3, [r7, #16]
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Carry on if continuous mode is disabled */
      if (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) != ADC_CFGR_CONT)
 800250a:	693b      	ldr	r3, [r7, #16]
 800250c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002510:	2b00      	cmp	r3, #0
 8002512:	d135      	bne.n	8002580 <HAL_ADC_IRQHandler+0x124>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	f003 0308 	and.w	r3, r3, #8
 800251e:	2b08      	cmp	r3, #8
 8002520:	d12e      	bne.n	8002580 <HAL_ADC_IRQHandler+0x124>
        {
          /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit         */
          /* ADSTART==0 (no conversion on going)                              */
          if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	681b      	ldr	r3, [r3, #0]
 8002526:	4618      	mov	r0, r3
 8002528:	f7ff fda8 	bl	800207c <LL_ADC_REG_IsConversionOngoing>
 800252c:	4603      	mov	r3, r0
 800252e:	2b00      	cmp	r3, #0
 8002530:	d11a      	bne.n	8002568 <HAL_ADC_IRQHandler+0x10c>
          {
            /* Disable ADC end of sequence conversion interrupt */
            /* Note: Overrun interrupt was enabled with EOC interrupt in      */
            /* HAL_Start_IT(), but is not disabled here because can be used   */
            /* by overrun IRQ process below.                                  */
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	685a      	ldr	r2, [r3, #4]
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	681b      	ldr	r3, [r3, #0]
 800253c:	f022 020c 	bic.w	r2, r2, #12
 8002540:	605a      	str	r2, [r3, #4]

            /* Set ADC state */
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002546:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	659a      	str	r2, [r3, #88]	@ 0x58

            if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002552:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002556:	2b00      	cmp	r3, #0
 8002558:	d112      	bne.n	8002580 <HAL_ADC_IRQHandler+0x124>
            {
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800255e:	f043 0201 	orr.w	r2, r3, #1
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	659a      	str	r2, [r3, #88]	@ 0x58
 8002566:	e00b      	b.n	8002580 <HAL_ADC_IRQHandler+0x124>
            }
          }
          else
          {
            /* Change ADC state to error state */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800256c:	f043 0210 	orr.w	r2, r3, #16
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	659a      	str	r2, [r3, #88]	@ 0x58

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002578:	f043 0201 	orr.w	r2, r3, #1
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	65da      	str	r2, [r3, #92]	@ 0x5c
    /*       possibility to use:                                              */
    /*        " if ( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "               */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002580:	6878      	ldr	r0, [r7, #4]
 8002582:	f7fe fde3 	bl	800114c <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	220c      	movs	r2, #12
 800258c:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group injected end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 800258e:	69bb      	ldr	r3, [r7, #24]
 8002590:	f003 0320 	and.w	r3, r3, #32
 8002594:	2b00      	cmp	r3, #0
 8002596:	d004      	beq.n	80025a2 <HAL_ADC_IRQHandler+0x146>
 8002598:	697b      	ldr	r3, [r7, #20]
 800259a:	f003 0320 	and.w	r3, r3, #32
 800259e:	2b00      	cmp	r3, #0
 80025a0:	d109      	bne.n	80025b6 <HAL_ADC_IRQHandler+0x15a>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 80025a2:	69bb      	ldr	r3, [r7, #24]
 80025a4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 80025a8:	2b00      	cmp	r3, #0
 80025aa:	d072      	beq.n	8002692 <HAL_ADC_IRQHandler+0x236>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 80025ac:	697b      	ldr	r3, [r7, #20]
 80025ae:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80025b2:	2b00      	cmp	r3, #0
 80025b4:	d06d      	beq.n	8002692 <HAL_ADC_IRQHandler+0x236>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80025ba:	f003 0310 	and.w	r3, r3, #16
 80025be:	2b00      	cmp	r3, #0
 80025c0:	d105      	bne.n	80025ce <HAL_ADC_IRQHandler+0x172>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80025c6:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	659a      	str	r2, [r3, #88]	@ 0x58
    }

    /* Retrieve ADC configuration */
    tmp_adc_inj_is_trigger_source_sw_start = LL_ADC_INJ_IsTriggerSourceSWStart(hadc->Instance);
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	681b      	ldr	r3, [r3, #0]
 80025d2:	4618      	mov	r0, r3
 80025d4:	f7ff fc3f 	bl	8001e56 <LL_ADC_INJ_IsTriggerSourceSWStart>
 80025d8:	60f8      	str	r0, [r7, #12]
    tmp_adc_reg_is_trigger_source_sw_start = LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance);
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	681b      	ldr	r3, [r3, #0]
 80025de:	4618      	mov	r0, r3
 80025e0:	f7ff fbfa 	bl	8001dd8 <LL_ADC_REG_IsTriggerSourceSWStart>
 80025e4:	60b8      	str	r0, [r7, #8]
    {
      tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
      tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
    }
#else
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	68db      	ldr	r3, [r3, #12]
 80025ec:	613b      	str	r3, [r7, #16]
    /* Disable interruption if no further conversion upcoming by injected     */
    /* external trigger or by automatic injected conversion with regular      */
    /* group having no further conversion upcoming (same conditions as        */
    /* regular group interruption disabling above),                           */
    /* and if injected scan sequence is completed.                            */
    if (tmp_adc_inj_is_trigger_source_sw_start != 0UL)
 80025ee:	68fb      	ldr	r3, [r7, #12]
 80025f0:	2b00      	cmp	r3, #0
 80025f2:	d047      	beq.n	8002684 <HAL_ADC_IRQHandler+0x228>
    {
      if ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL) ||
 80025f4:	693b      	ldr	r3, [r7, #16]
 80025f6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80025fa:	2b00      	cmp	r3, #0
 80025fc:	d007      	beq.n	800260e <HAL_ADC_IRQHandler+0x1b2>
 80025fe:	68bb      	ldr	r3, [r7, #8]
 8002600:	2b00      	cmp	r3, #0
 8002602:	d03f      	beq.n	8002684 <HAL_ADC_IRQHandler+0x228>
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
           (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == 0UL)))
 8002604:	693b      	ldr	r3, [r7, #16]
 8002606:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
 800260a:	2b00      	cmp	r3, #0
 800260c:	d13a      	bne.n	8002684 <HAL_ADC_IRQHandler+0x228>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	681b      	ldr	r3, [r3, #0]
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002618:	2b40      	cmp	r3, #64	@ 0x40
 800261a:	d133      	bne.n	8002684 <HAL_ADC_IRQHandler+0x228>
          /* when the last context has been fully processed, JSQR is reset      */
          /* by the hardware. Even if no injected conversion is planned to come */
          /* (queue empty, triggers are ignored), it can start again            */
          /* immediately after setting a new context (JADSTART is still set).   */
          /* Therefore, state of HAL ADC injected group is kept to busy.        */
          if (READ_BIT(tmp_cfgr, ADC_CFGR_JQM) == 0UL)
 800261c:	693b      	ldr	r3, [r7, #16]
 800261e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002622:	2b00      	cmp	r3, #0
 8002624:	d12e      	bne.n	8002684 <HAL_ADC_IRQHandler+0x228>
          {
            /* Allowed to modify bits ADC_IT_JEOC/ADC_IT_JEOS only if bit       */
            /* JADSTART==0 (no conversion on going)                             */
            if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	681b      	ldr	r3, [r3, #0]
 800262a:	4618      	mov	r0, r3
 800262c:	f7ff fd39 	bl	80020a2 <LL_ADC_INJ_IsConversionOngoing>
 8002630:	4603      	mov	r3, r0
 8002632:	2b00      	cmp	r3, #0
 8002634:	d11a      	bne.n	800266c <HAL_ADC_IRQHandler+0x210>
            {
              /* Disable ADC end of sequence conversion interrupt  */
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	685a      	ldr	r2, [r3, #4]
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	681b      	ldr	r3, [r3, #0]
 8002640:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8002644:	605a      	str	r2, [r3, #4]

              /* Set ADC state */
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800264a:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	659a      	str	r2, [r3, #88]	@ 0x58

              if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002656:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800265a:	2b00      	cmp	r3, #0
 800265c:	d112      	bne.n	8002684 <HAL_ADC_IRQHandler+0x228>
              {
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002662:	f043 0201 	orr.w	r2, r3, #1
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	659a      	str	r2, [r3, #88]	@ 0x58
 800266a:	e00b      	b.n	8002684 <HAL_ADC_IRQHandler+0x228>
              }
            }
            else
            {
              /* Update ADC state machine to error */
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002670:	f043 0210 	orr.w	r2, r3, #16
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	659a      	str	r2, [r3, #88]	@ 0x58

              /* Set ADC error code to ADC peripheral internal error */
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800267c:	f043 0201 	orr.w	r2, r3, #1
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	65da      	str	r2, [r3, #92]	@ 0x5c
              interruption has been triggered by end of conversion or end of
              sequence.    */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8002684:	6878      	ldr	r0, [r7, #4]
 8002686:	f000 feb3 	bl	80033f0 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	681b      	ldr	r3, [r3, #0]
 800268e:	2260      	movs	r2, #96	@ 0x60
 8002690:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Analog watchdog 1 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 8002692:	69bb      	ldr	r3, [r7, #24]
 8002694:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002698:	2b00      	cmp	r3, #0
 800269a:	d011      	beq.n	80026c0 <HAL_ADC_IRQHandler+0x264>
 800269c:	697b      	ldr	r3, [r7, #20]
 800269e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80026a2:	2b00      	cmp	r3, #0
 80026a4:	d00c      	beq.n	80026c0 <HAL_ADC_IRQHandler+0x264>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80026aa:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 80026b2:	6878      	ldr	r0, [r7, #4]
 80026b4:	f000 f886 	bl	80027c4 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	2280      	movs	r2, #128	@ 0x80
 80026be:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 2 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 80026c0:	69bb      	ldr	r3, [r7, #24]
 80026c2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80026c6:	2b00      	cmp	r3, #0
 80026c8:	d012      	beq.n	80026f0 <HAL_ADC_IRQHandler+0x294>
 80026ca:	697b      	ldr	r3, [r7, #20]
 80026cc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80026d0:	2b00      	cmp	r3, #0
 80026d2:	d00d      	beq.n	80026f0 <HAL_ADC_IRQHandler+0x294>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80026d8:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Level out of window 2 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow2Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 80026e0:	6878      	ldr	r0, [r7, #4]
 80026e2:	f000 fe99 	bl	8003418 <HAL_ADCEx_LevelOutOfWindow2Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80026ee:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 3 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 80026f0:	69bb      	ldr	r3, [r7, #24]
 80026f2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80026f6:	2b00      	cmp	r3, #0
 80026f8:	d012      	beq.n	8002720 <HAL_ADC_IRQHandler+0x2c4>
 80026fa:	697b      	ldr	r3, [r7, #20]
 80026fc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002700:	2b00      	cmp	r3, #0
 8002702:	d00d      	beq.n	8002720 <HAL_ADC_IRQHandler+0x2c4>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002708:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Level out of window 3 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow3Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 8002710:	6878      	ldr	r0, [r7, #4]
 8002712:	f000 fe8b 	bl	800342c <HAL_ADCEx_LevelOutOfWindow3Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800271e:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Overrun flag ========== */
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 8002720:	69bb      	ldr	r3, [r7, #24]
 8002722:	f003 0310 	and.w	r3, r3, #16
 8002726:	2b00      	cmp	r3, #0
 8002728:	d02a      	beq.n	8002780 <HAL_ADC_IRQHandler+0x324>
 800272a:	697b      	ldr	r3, [r7, #20]
 800272c:	f003 0310 	and.w	r3, r3, #16
 8002730:	2b00      	cmp	r3, #0
 8002732:	d025      	beq.n	8002780 <HAL_ADC_IRQHandler+0x324>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002738:	2b00      	cmp	r3, #0
 800273a:	d102      	bne.n	8002742 <HAL_ADC_IRQHandler+0x2e6>
    {
      overrun_error = 1UL;
 800273c:	2301      	movs	r3, #1
 800273e:	61fb      	str	r3, [r7, #28]
 8002740:	e008      	b.n	8002754 <HAL_ADC_IRQHandler+0x2f8>
      }
      else
#endif /* ADC_MULTIMODE_SUPPORT */
      {
        /* Multimode not set or feature not available or ADC independent */
        if ((hadc->Instance->CFGR & ADC_CFGR_DMAEN) != 0UL)
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	68db      	ldr	r3, [r3, #12]
 8002748:	f003 0301 	and.w	r3, r3, #1
 800274c:	2b00      	cmp	r3, #0
 800274e:	d001      	beq.n	8002754 <HAL_ADC_IRQHandler+0x2f8>
        {
          overrun_error = 1UL;
 8002750:	2301      	movs	r3, #1
 8002752:	61fb      	str	r3, [r7, #28]
        }
      }
    }

    if (overrun_error == 1UL)
 8002754:	69fb      	ldr	r3, [r7, #28]
 8002756:	2b01      	cmp	r3, #1
 8002758:	d10e      	bne.n	8002778 <HAL_ADC_IRQHandler+0x31c>
    {
      /* Change ADC state to error state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800275e:	f443 6280 	orr.w	r2, r3, #1024	@ 0x400
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800276a:	f043 0202 	orr.w	r2, r3, #2
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	65da      	str	r2, [r3, #92]	@ 0x5c
      /*       Therefore, old ADC conversion data can be retrieved in         */
      /*       function "HAL_ADC_ErrorCallback()".                            */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8002772:	6878      	ldr	r0, [r7, #4]
 8002774:	f000 f830 	bl	80027d8 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	2210      	movs	r2, #16
 800277e:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Injected context queue overflow flag ========== */
  if (((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 8002780:	69bb      	ldr	r3, [r7, #24]
 8002782:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002786:	2b00      	cmp	r3, #0
 8002788:	d018      	beq.n	80027bc <HAL_ADC_IRQHandler+0x360>
 800278a:	697b      	ldr	r3, [r7, #20]
 800278c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002790:	2b00      	cmp	r3, #0
 8002792:	d013      	beq.n	80027bc <HAL_ADC_IRQHandler+0x360>
  {
    /* Change ADC state to overrun state */
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002798:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Set ADC error code to Injected context queue overflow */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80027a4:	f043 0208 	orr.w	r2, r3, #8
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Clear the Injected context queue overflow flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80027b4:	601a      	str	r2, [r3, #0]

    /* Injected context queue overflow callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedQueueOverflowCallback(hadc);
#else
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 80027b6:	6878      	ldr	r0, [r7, #4]
 80027b8:	f000 fe24 	bl	8003404 <HAL_ADCEx_InjectedQueueOverflowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
  }

}
 80027bc:	bf00      	nop
 80027be:	3720      	adds	r7, #32
 80027c0:	46bd      	mov	sp, r7
 80027c2:	bd80      	pop	{r7, pc}

080027c4 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog 1 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 80027c4:	b480      	push	{r7}
 80027c6:	b083      	sub	sp, #12
 80027c8:	af00      	add	r7, sp, #0
 80027ca:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 80027cc:	bf00      	nop
 80027ce:	370c      	adds	r7, #12
 80027d0:	46bd      	mov	sp, r7
 80027d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027d6:	4770      	bx	lr

080027d8 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80027d8:	b480      	push	{r7}
 80027da:	b083      	sub	sp, #12
 80027dc:	af00      	add	r7, sp, #0
 80027de:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 80027e0:	bf00      	nop
 80027e2:	370c      	adds	r7, #12
 80027e4:	46bd      	mov	sp, r7
 80027e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027ea:	4770      	bx	lr

080027ec <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 80027ec:	b580      	push	{r7, lr}
 80027ee:	b0b6      	sub	sp, #216	@ 0xd8
 80027f0:	af00      	add	r7, sp, #0
 80027f2:	6078      	str	r0, [r7, #4]
 80027f4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80027f6:	2300      	movs	r3, #0
 80027f8:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 80027fc:	2300      	movs	r3, #0
 80027fe:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8002806:	2b01      	cmp	r3, #1
 8002808:	d101      	bne.n	800280e <HAL_ADC_ConfigChannel+0x22>
 800280a:	2302      	movs	r3, #2
 800280c:	e3d5      	b.n	8002fba <HAL_ADC_ConfigChannel+0x7ce>
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	2201      	movs	r2, #1
 8002812:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	4618      	mov	r0, r3
 800281c:	f7ff fc2e 	bl	800207c <LL_ADC_REG_IsConversionOngoing>
 8002820:	4603      	mov	r3, r0
 8002822:	2b00      	cmp	r3, #0
 8002824:	f040 83ba 	bne.w	8002f9c <HAL_ADC_ConfigChannel+0x7b0>
  {
#if !defined (USE_FULL_ASSERT)
    uint32_t config_rank = pConfig->Rank;
 8002828:	683b      	ldr	r3, [r7, #0]
 800282a:	685b      	ldr	r3, [r3, #4]
 800282c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (pConfig->Rank <= 5U)
 8002830:	683b      	ldr	r3, [r7, #0]
 8002832:	685b      	ldr	r3, [r3, #4]
 8002834:	2b05      	cmp	r3, #5
 8002836:	d824      	bhi.n	8002882 <HAL_ADC_ConfigChannel+0x96>
    {
      switch (pConfig->Rank)
 8002838:	683b      	ldr	r3, [r7, #0]
 800283a:	685b      	ldr	r3, [r3, #4]
 800283c:	3b02      	subs	r3, #2
 800283e:	2b03      	cmp	r3, #3
 8002840:	d81b      	bhi.n	800287a <HAL_ADC_ConfigChannel+0x8e>
 8002842:	a201      	add	r2, pc, #4	@ (adr r2, 8002848 <HAL_ADC_ConfigChannel+0x5c>)
 8002844:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002848:	08002859 	.word	0x08002859
 800284c:	08002861 	.word	0x08002861
 8002850:	08002869 	.word	0x08002869
 8002854:	08002871 	.word	0x08002871
      {
        case 2U:
          config_rank = ADC_REGULAR_RANK_2;
 8002858:	230c      	movs	r3, #12
 800285a:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 800285e:	e010      	b.n	8002882 <HAL_ADC_ConfigChannel+0x96>
        case 3U:
          config_rank = ADC_REGULAR_RANK_3;
 8002860:	2312      	movs	r3, #18
 8002862:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8002866:	e00c      	b.n	8002882 <HAL_ADC_ConfigChannel+0x96>
        case 4U:
          config_rank = ADC_REGULAR_RANK_4;
 8002868:	2318      	movs	r3, #24
 800286a:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 800286e:	e008      	b.n	8002882 <HAL_ADC_ConfigChannel+0x96>
        case 5U:
          config_rank = ADC_REGULAR_RANK_5;
 8002870:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002874:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8002878:	e003      	b.n	8002882 <HAL_ADC_ConfigChannel+0x96>
        /* case 1U */
        default:
          config_rank = ADC_REGULAR_RANK_1;
 800287a:	2306      	movs	r3, #6
 800287c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8002880:	bf00      	nop
      }
    }
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, config_rank, pConfig->Channel);
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	6818      	ldr	r0, [r3, #0]
 8002886:	683b      	ldr	r3, [r7, #0]
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	461a      	mov	r2, r3
 800288c:	f8d7 10d0 	ldr.w	r1, [r7, #208]	@ 0xd0
 8002890:	f7ff fab5 	bl	8001dfe <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	4618      	mov	r0, r3
 800289a:	f7ff fbef 	bl	800207c <LL_ADC_REG_IsConversionOngoing>
 800289e:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	4618      	mov	r0, r3
 80028a8:	f7ff fbfb 	bl	80020a2 <LL_ADC_INJ_IsConversionOngoing>
 80028ac:	f8c7 00c8 	str.w	r0, [r7, #200]	@ 0xc8
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80028b0:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80028b4:	2b00      	cmp	r3, #0
 80028b6:	f040 81bf 	bne.w	8002c38 <HAL_ADC_ConfigChannel+0x44c>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80028ba:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80028be:	2b00      	cmp	r3, #0
 80028c0:	f040 81ba 	bne.w	8002c38 <HAL_ADC_ConfigChannel+0x44c>
       )
    {
#if defined(ADC_SMPR1_SMPPLUS)
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 80028c4:	683b      	ldr	r3, [r7, #0]
 80028c6:	689b      	ldr	r3, [r3, #8]
 80028c8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80028cc:	d10f      	bne.n	80028ee <HAL_ADC_ConfigChannel+0x102>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	6818      	ldr	r0, [r3, #0]
 80028d2:	683b      	ldr	r3, [r7, #0]
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	2200      	movs	r2, #0
 80028d8:	4619      	mov	r1, r3
 80028da:	f7ff facf 	bl	8001e7c <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 80028e6:	4618      	mov	r0, r3
 80028e8:	f7ff fa63 	bl	8001db2 <LL_ADC_SetSamplingTimeCommonConfig>
 80028ec:	e00e      	b.n	800290c <HAL_ADC_ConfigChannel+0x120>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	6818      	ldr	r0, [r3, #0]
 80028f2:	683b      	ldr	r3, [r7, #0]
 80028f4:	6819      	ldr	r1, [r3, #0]
 80028f6:	683b      	ldr	r3, [r7, #0]
 80028f8:	689b      	ldr	r3, [r3, #8]
 80028fa:	461a      	mov	r2, r3
 80028fc:	f7ff fabe 	bl	8001e7c <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	2100      	movs	r1, #0
 8002906:	4618      	mov	r0, r3
 8002908:	f7ff fa53 	bl	8001db2 <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 800290c:	683b      	ldr	r3, [r7, #0]
 800290e:	695a      	ldr	r2, [r3, #20]
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	68db      	ldr	r3, [r3, #12]
 8002916:	08db      	lsrs	r3, r3, #3
 8002918:	f003 0303 	and.w	r3, r3, #3
 800291c:	005b      	lsls	r3, r3, #1
 800291e:	fa02 f303 	lsl.w	r3, r2, r3
 8002922:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8002926:	683b      	ldr	r3, [r7, #0]
 8002928:	691b      	ldr	r3, [r3, #16]
 800292a:	2b04      	cmp	r3, #4
 800292c:	d00a      	beq.n	8002944 <HAL_ADC_ConfigChannel+0x158>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	6818      	ldr	r0, [r3, #0]
 8002932:	683b      	ldr	r3, [r7, #0]
 8002934:	6919      	ldr	r1, [r3, #16]
 8002936:	683b      	ldr	r3, [r7, #0]
 8002938:	681a      	ldr	r2, [r3, #0]
 800293a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800293e:	f7ff f9e3 	bl	8001d08 <LL_ADC_SetOffset>
 8002942:	e179      	b.n	8002c38 <HAL_ADC_ConfigChannel+0x44c>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	2100      	movs	r1, #0
 800294a:	4618      	mov	r0, r3
 800294c:	f7ff fa00 	bl	8001d50 <LL_ADC_GetOffsetChannel>
 8002950:	4603      	mov	r3, r0
 8002952:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002956:	2b00      	cmp	r3, #0
 8002958:	d10a      	bne.n	8002970 <HAL_ADC_ConfigChannel+0x184>
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	2100      	movs	r1, #0
 8002960:	4618      	mov	r0, r3
 8002962:	f7ff f9f5 	bl	8001d50 <LL_ADC_GetOffsetChannel>
 8002966:	4603      	mov	r3, r0
 8002968:	0e9b      	lsrs	r3, r3, #26
 800296a:	f003 021f 	and.w	r2, r3, #31
 800296e:	e01e      	b.n	80029ae <HAL_ADC_ConfigChannel+0x1c2>
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	2100      	movs	r1, #0
 8002976:	4618      	mov	r0, r3
 8002978:	f7ff f9ea 	bl	8001d50 <LL_ADC_GetOffsetChannel>
 800297c:	4603      	mov	r3, r0
 800297e:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002982:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8002986:	fa93 f3a3 	rbit	r3, r3
 800298a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 800298e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002992:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8002996:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800299a:	2b00      	cmp	r3, #0
 800299c:	d101      	bne.n	80029a2 <HAL_ADC_ConfigChannel+0x1b6>
  {
    return 32U;
 800299e:	2320      	movs	r3, #32
 80029a0:	e004      	b.n	80029ac <HAL_ADC_ConfigChannel+0x1c0>
  }
  return __builtin_clz(value);
 80029a2:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80029a6:	fab3 f383 	clz	r3, r3
 80029aa:	b2db      	uxtb	r3, r3
 80029ac:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80029ae:	683b      	ldr	r3, [r7, #0]
 80029b0:	681b      	ldr	r3, [r3, #0]
 80029b2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80029b6:	2b00      	cmp	r3, #0
 80029b8:	d105      	bne.n	80029c6 <HAL_ADC_ConfigChannel+0x1da>
 80029ba:	683b      	ldr	r3, [r7, #0]
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	0e9b      	lsrs	r3, r3, #26
 80029c0:	f003 031f 	and.w	r3, r3, #31
 80029c4:	e018      	b.n	80029f8 <HAL_ADC_ConfigChannel+0x20c>
 80029c6:	683b      	ldr	r3, [r7, #0]
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80029ce:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80029d2:	fa93 f3a3 	rbit	r3, r3
 80029d6:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  return result;
 80029da:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80029de:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
  if (value == 0U)
 80029e2:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80029e6:	2b00      	cmp	r3, #0
 80029e8:	d101      	bne.n	80029ee <HAL_ADC_ConfigChannel+0x202>
    return 32U;
 80029ea:	2320      	movs	r3, #32
 80029ec:	e004      	b.n	80029f8 <HAL_ADC_ConfigChannel+0x20c>
  return __builtin_clz(value);
 80029ee:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80029f2:	fab3 f383 	clz	r3, r3
 80029f6:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80029f8:	429a      	cmp	r2, r3
 80029fa:	d106      	bne.n	8002a0a <HAL_ADC_ConfigChannel+0x21e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	2200      	movs	r2, #0
 8002a02:	2100      	movs	r1, #0
 8002a04:	4618      	mov	r0, r3
 8002a06:	f7ff f9b9 	bl	8001d7c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	2101      	movs	r1, #1
 8002a10:	4618      	mov	r0, r3
 8002a12:	f7ff f99d 	bl	8001d50 <LL_ADC_GetOffsetChannel>
 8002a16:	4603      	mov	r3, r0
 8002a18:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002a1c:	2b00      	cmp	r3, #0
 8002a1e:	d10a      	bne.n	8002a36 <HAL_ADC_ConfigChannel+0x24a>
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	2101      	movs	r1, #1
 8002a26:	4618      	mov	r0, r3
 8002a28:	f7ff f992 	bl	8001d50 <LL_ADC_GetOffsetChannel>
 8002a2c:	4603      	mov	r3, r0
 8002a2e:	0e9b      	lsrs	r3, r3, #26
 8002a30:	f003 021f 	and.w	r2, r3, #31
 8002a34:	e01e      	b.n	8002a74 <HAL_ADC_ConfigChannel+0x288>
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	2101      	movs	r1, #1
 8002a3c:	4618      	mov	r0, r3
 8002a3e:	f7ff f987 	bl	8001d50 <LL_ADC_GetOffsetChannel>
 8002a42:	4603      	mov	r3, r0
 8002a44:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a48:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8002a4c:	fa93 f3a3 	rbit	r3, r3
 8002a50:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  return result;
 8002a54:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002a58:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  if (value == 0U)
 8002a5c:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8002a60:	2b00      	cmp	r3, #0
 8002a62:	d101      	bne.n	8002a68 <HAL_ADC_ConfigChannel+0x27c>
    return 32U;
 8002a64:	2320      	movs	r3, #32
 8002a66:	e004      	b.n	8002a72 <HAL_ADC_ConfigChannel+0x286>
  return __builtin_clz(value);
 8002a68:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8002a6c:	fab3 f383 	clz	r3, r3
 8002a70:	b2db      	uxtb	r3, r3
 8002a72:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002a74:	683b      	ldr	r3, [r7, #0]
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002a7c:	2b00      	cmp	r3, #0
 8002a7e:	d105      	bne.n	8002a8c <HAL_ADC_ConfigChannel+0x2a0>
 8002a80:	683b      	ldr	r3, [r7, #0]
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	0e9b      	lsrs	r3, r3, #26
 8002a86:	f003 031f 	and.w	r3, r3, #31
 8002a8a:	e018      	b.n	8002abe <HAL_ADC_ConfigChannel+0x2d2>
 8002a8c:	683b      	ldr	r3, [r7, #0]
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a94:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002a98:	fa93 f3a3 	rbit	r3, r3
 8002a9c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  return result;
 8002aa0:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8002aa4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  if (value == 0U)
 8002aa8:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8002aac:	2b00      	cmp	r3, #0
 8002aae:	d101      	bne.n	8002ab4 <HAL_ADC_ConfigChannel+0x2c8>
    return 32U;
 8002ab0:	2320      	movs	r3, #32
 8002ab2:	e004      	b.n	8002abe <HAL_ADC_ConfigChannel+0x2d2>
  return __builtin_clz(value);
 8002ab4:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8002ab8:	fab3 f383 	clz	r3, r3
 8002abc:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8002abe:	429a      	cmp	r2, r3
 8002ac0:	d106      	bne.n	8002ad0 <HAL_ADC_ConfigChannel+0x2e4>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	2200      	movs	r2, #0
 8002ac8:	2101      	movs	r1, #1
 8002aca:	4618      	mov	r0, r3
 8002acc:	f7ff f956 	bl	8001d7c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	2102      	movs	r1, #2
 8002ad6:	4618      	mov	r0, r3
 8002ad8:	f7ff f93a 	bl	8001d50 <LL_ADC_GetOffsetChannel>
 8002adc:	4603      	mov	r3, r0
 8002ade:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002ae2:	2b00      	cmp	r3, #0
 8002ae4:	d10a      	bne.n	8002afc <HAL_ADC_ConfigChannel+0x310>
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	2102      	movs	r1, #2
 8002aec:	4618      	mov	r0, r3
 8002aee:	f7ff f92f 	bl	8001d50 <LL_ADC_GetOffsetChannel>
 8002af2:	4603      	mov	r3, r0
 8002af4:	0e9b      	lsrs	r3, r3, #26
 8002af6:	f003 021f 	and.w	r2, r3, #31
 8002afa:	e01e      	b.n	8002b3a <HAL_ADC_ConfigChannel+0x34e>
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	681b      	ldr	r3, [r3, #0]
 8002b00:	2102      	movs	r1, #2
 8002b02:	4618      	mov	r0, r3
 8002b04:	f7ff f924 	bl	8001d50 <LL_ADC_GetOffsetChannel>
 8002b08:	4603      	mov	r3, r0
 8002b0a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b0e:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8002b12:	fa93 f3a3 	rbit	r3, r3
 8002b16:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  return result;
 8002b1a:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8002b1e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  if (value == 0U)
 8002b22:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002b26:	2b00      	cmp	r3, #0
 8002b28:	d101      	bne.n	8002b2e <HAL_ADC_ConfigChannel+0x342>
    return 32U;
 8002b2a:	2320      	movs	r3, #32
 8002b2c:	e004      	b.n	8002b38 <HAL_ADC_ConfigChannel+0x34c>
  return __builtin_clz(value);
 8002b2e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002b32:	fab3 f383 	clz	r3, r3
 8002b36:	b2db      	uxtb	r3, r3
 8002b38:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002b3a:	683b      	ldr	r3, [r7, #0]
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002b42:	2b00      	cmp	r3, #0
 8002b44:	d105      	bne.n	8002b52 <HAL_ADC_ConfigChannel+0x366>
 8002b46:	683b      	ldr	r3, [r7, #0]
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	0e9b      	lsrs	r3, r3, #26
 8002b4c:	f003 031f 	and.w	r3, r3, #31
 8002b50:	e014      	b.n	8002b7c <HAL_ADC_ConfigChannel+0x390>
 8002b52:	683b      	ldr	r3, [r7, #0]
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b58:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8002b5a:	fa93 f3a3 	rbit	r3, r3
 8002b5e:	67bb      	str	r3, [r7, #120]	@ 0x78
  return result;
 8002b60:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002b62:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  if (value == 0U)
 8002b66:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8002b6a:	2b00      	cmp	r3, #0
 8002b6c:	d101      	bne.n	8002b72 <HAL_ADC_ConfigChannel+0x386>
    return 32U;
 8002b6e:	2320      	movs	r3, #32
 8002b70:	e004      	b.n	8002b7c <HAL_ADC_ConfigChannel+0x390>
  return __builtin_clz(value);
 8002b72:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8002b76:	fab3 f383 	clz	r3, r3
 8002b7a:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002b7c:	429a      	cmp	r2, r3
 8002b7e:	d106      	bne.n	8002b8e <HAL_ADC_ConfigChannel+0x3a2>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	2200      	movs	r2, #0
 8002b86:	2102      	movs	r1, #2
 8002b88:	4618      	mov	r0, r3
 8002b8a:	f7ff f8f7 	bl	8001d7c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	2103      	movs	r1, #3
 8002b94:	4618      	mov	r0, r3
 8002b96:	f7ff f8db 	bl	8001d50 <LL_ADC_GetOffsetChannel>
 8002b9a:	4603      	mov	r3, r0
 8002b9c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002ba0:	2b00      	cmp	r3, #0
 8002ba2:	d10a      	bne.n	8002bba <HAL_ADC_ConfigChannel+0x3ce>
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	2103      	movs	r1, #3
 8002baa:	4618      	mov	r0, r3
 8002bac:	f7ff f8d0 	bl	8001d50 <LL_ADC_GetOffsetChannel>
 8002bb0:	4603      	mov	r3, r0
 8002bb2:	0e9b      	lsrs	r3, r3, #26
 8002bb4:	f003 021f 	and.w	r2, r3, #31
 8002bb8:	e017      	b.n	8002bea <HAL_ADC_ConfigChannel+0x3fe>
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	681b      	ldr	r3, [r3, #0]
 8002bbe:	2103      	movs	r1, #3
 8002bc0:	4618      	mov	r0, r3
 8002bc2:	f7ff f8c5 	bl	8001d50 <LL_ADC_GetOffsetChannel>
 8002bc6:	4603      	mov	r3, r0
 8002bc8:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002bca:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8002bcc:	fa93 f3a3 	rbit	r3, r3
 8002bd0:	66fb      	str	r3, [r7, #108]	@ 0x6c
  return result;
 8002bd2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002bd4:	677b      	str	r3, [r7, #116]	@ 0x74
  if (value == 0U)
 8002bd6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002bd8:	2b00      	cmp	r3, #0
 8002bda:	d101      	bne.n	8002be0 <HAL_ADC_ConfigChannel+0x3f4>
    return 32U;
 8002bdc:	2320      	movs	r3, #32
 8002bde:	e003      	b.n	8002be8 <HAL_ADC_ConfigChannel+0x3fc>
  return __builtin_clz(value);
 8002be0:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002be2:	fab3 f383 	clz	r3, r3
 8002be6:	b2db      	uxtb	r3, r3
 8002be8:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002bea:	683b      	ldr	r3, [r7, #0]
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002bf2:	2b00      	cmp	r3, #0
 8002bf4:	d105      	bne.n	8002c02 <HAL_ADC_ConfigChannel+0x416>
 8002bf6:	683b      	ldr	r3, [r7, #0]
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	0e9b      	lsrs	r3, r3, #26
 8002bfc:	f003 031f 	and.w	r3, r3, #31
 8002c00:	e011      	b.n	8002c26 <HAL_ADC_ConfigChannel+0x43a>
 8002c02:	683b      	ldr	r3, [r7, #0]
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c08:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002c0a:	fa93 f3a3 	rbit	r3, r3
 8002c0e:	663b      	str	r3, [r7, #96]	@ 0x60
  return result;
 8002c10:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002c12:	66bb      	str	r3, [r7, #104]	@ 0x68
  if (value == 0U)
 8002c14:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002c16:	2b00      	cmp	r3, #0
 8002c18:	d101      	bne.n	8002c1e <HAL_ADC_ConfigChannel+0x432>
    return 32U;
 8002c1a:	2320      	movs	r3, #32
 8002c1c:	e003      	b.n	8002c26 <HAL_ADC_ConfigChannel+0x43a>
  return __builtin_clz(value);
 8002c1e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002c20:	fab3 f383 	clz	r3, r3
 8002c24:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8002c26:	429a      	cmp	r2, r3
 8002c28:	d106      	bne.n	8002c38 <HAL_ADC_ConfigChannel+0x44c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	2200      	movs	r2, #0
 8002c30:	2103      	movs	r1, #3
 8002c32:	4618      	mov	r0, r3
 8002c34:	f7ff f8a2 	bl	8001d7c <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	4618      	mov	r0, r3
 8002c3e:	f7ff f9e3 	bl	8002008 <LL_ADC_IsEnabled>
 8002c42:	4603      	mov	r3, r0
 8002c44:	2b00      	cmp	r3, #0
 8002c46:	f040 813f 	bne.w	8002ec8 <HAL_ADC_ConfigChannel+0x6dc>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	6818      	ldr	r0, [r3, #0]
 8002c4e:	683b      	ldr	r3, [r7, #0]
 8002c50:	6819      	ldr	r1, [r3, #0]
 8002c52:	683b      	ldr	r3, [r7, #0]
 8002c54:	68db      	ldr	r3, [r3, #12]
 8002c56:	461a      	mov	r2, r3
 8002c58:	f7ff f93c 	bl	8001ed4 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8002c5c:	683b      	ldr	r3, [r7, #0]
 8002c5e:	68db      	ldr	r3, [r3, #12]
 8002c60:	4a8e      	ldr	r2, [pc, #568]	@ (8002e9c <HAL_ADC_ConfigChannel+0x6b0>)
 8002c62:	4293      	cmp	r3, r2
 8002c64:	f040 8130 	bne.w	8002ec8 <HAL_ADC_ConfigChannel+0x6dc>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8002c6c:	683b      	ldr	r3, [r7, #0]
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002c74:	2b00      	cmp	r3, #0
 8002c76:	d10b      	bne.n	8002c90 <HAL_ADC_ConfigChannel+0x4a4>
 8002c78:	683b      	ldr	r3, [r7, #0]
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	0e9b      	lsrs	r3, r3, #26
 8002c7e:	3301      	adds	r3, #1
 8002c80:	f003 031f 	and.w	r3, r3, #31
 8002c84:	2b09      	cmp	r3, #9
 8002c86:	bf94      	ite	ls
 8002c88:	2301      	movls	r3, #1
 8002c8a:	2300      	movhi	r3, #0
 8002c8c:	b2db      	uxtb	r3, r3
 8002c8e:	e019      	b.n	8002cc4 <HAL_ADC_ConfigChannel+0x4d8>
 8002c90:	683b      	ldr	r3, [r7, #0]
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	65bb      	str	r3, [r7, #88]	@ 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c96:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002c98:	fa93 f3a3 	rbit	r3, r3
 8002c9c:	657b      	str	r3, [r7, #84]	@ 0x54
  return result;
 8002c9e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002ca0:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (value == 0U)
 8002ca2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002ca4:	2b00      	cmp	r3, #0
 8002ca6:	d101      	bne.n	8002cac <HAL_ADC_ConfigChannel+0x4c0>
    return 32U;
 8002ca8:	2320      	movs	r3, #32
 8002caa:	e003      	b.n	8002cb4 <HAL_ADC_ConfigChannel+0x4c8>
  return __builtin_clz(value);
 8002cac:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002cae:	fab3 f383 	clz	r3, r3
 8002cb2:	b2db      	uxtb	r3, r3
 8002cb4:	3301      	adds	r3, #1
 8002cb6:	f003 031f 	and.w	r3, r3, #31
 8002cba:	2b09      	cmp	r3, #9
 8002cbc:	bf94      	ite	ls
 8002cbe:	2301      	movls	r3, #1
 8002cc0:	2300      	movhi	r3, #0
 8002cc2:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002cc4:	2b00      	cmp	r3, #0
 8002cc6:	d079      	beq.n	8002dbc <HAL_ADC_ConfigChannel+0x5d0>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8002cc8:	683b      	ldr	r3, [r7, #0]
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002cd0:	2b00      	cmp	r3, #0
 8002cd2:	d107      	bne.n	8002ce4 <HAL_ADC_ConfigChannel+0x4f8>
 8002cd4:	683b      	ldr	r3, [r7, #0]
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	0e9b      	lsrs	r3, r3, #26
 8002cda:	3301      	adds	r3, #1
 8002cdc:	069b      	lsls	r3, r3, #26
 8002cde:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002ce2:	e015      	b.n	8002d10 <HAL_ADC_ConfigChannel+0x524>
 8002ce4:	683b      	ldr	r3, [r7, #0]
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002cea:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002cec:	fa93 f3a3 	rbit	r3, r3
 8002cf0:	64bb      	str	r3, [r7, #72]	@ 0x48
  return result;
 8002cf2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002cf4:	653b      	str	r3, [r7, #80]	@ 0x50
  if (value == 0U)
 8002cf6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002cf8:	2b00      	cmp	r3, #0
 8002cfa:	d101      	bne.n	8002d00 <HAL_ADC_ConfigChannel+0x514>
    return 32U;
 8002cfc:	2320      	movs	r3, #32
 8002cfe:	e003      	b.n	8002d08 <HAL_ADC_ConfigChannel+0x51c>
  return __builtin_clz(value);
 8002d00:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002d02:	fab3 f383 	clz	r3, r3
 8002d06:	b2db      	uxtb	r3, r3
 8002d08:	3301      	adds	r3, #1
 8002d0a:	069b      	lsls	r3, r3, #26
 8002d0c:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002d10:	683b      	ldr	r3, [r7, #0]
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002d18:	2b00      	cmp	r3, #0
 8002d1a:	d109      	bne.n	8002d30 <HAL_ADC_ConfigChannel+0x544>
 8002d1c:	683b      	ldr	r3, [r7, #0]
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	0e9b      	lsrs	r3, r3, #26
 8002d22:	3301      	adds	r3, #1
 8002d24:	f003 031f 	and.w	r3, r3, #31
 8002d28:	2101      	movs	r1, #1
 8002d2a:	fa01 f303 	lsl.w	r3, r1, r3
 8002d2e:	e017      	b.n	8002d60 <HAL_ADC_ConfigChannel+0x574>
 8002d30:	683b      	ldr	r3, [r7, #0]
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d36:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002d38:	fa93 f3a3 	rbit	r3, r3
 8002d3c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return result;
 8002d3e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002d40:	647b      	str	r3, [r7, #68]	@ 0x44
  if (value == 0U)
 8002d42:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002d44:	2b00      	cmp	r3, #0
 8002d46:	d101      	bne.n	8002d4c <HAL_ADC_ConfigChannel+0x560>
    return 32U;
 8002d48:	2320      	movs	r3, #32
 8002d4a:	e003      	b.n	8002d54 <HAL_ADC_ConfigChannel+0x568>
  return __builtin_clz(value);
 8002d4c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002d4e:	fab3 f383 	clz	r3, r3
 8002d52:	b2db      	uxtb	r3, r3
 8002d54:	3301      	adds	r3, #1
 8002d56:	f003 031f 	and.w	r3, r3, #31
 8002d5a:	2101      	movs	r1, #1
 8002d5c:	fa01 f303 	lsl.w	r3, r1, r3
 8002d60:	ea42 0103 	orr.w	r1, r2, r3
 8002d64:	683b      	ldr	r3, [r7, #0]
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002d6c:	2b00      	cmp	r3, #0
 8002d6e:	d10a      	bne.n	8002d86 <HAL_ADC_ConfigChannel+0x59a>
 8002d70:	683b      	ldr	r3, [r7, #0]
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	0e9b      	lsrs	r3, r3, #26
 8002d76:	3301      	adds	r3, #1
 8002d78:	f003 021f 	and.w	r2, r3, #31
 8002d7c:	4613      	mov	r3, r2
 8002d7e:	005b      	lsls	r3, r3, #1
 8002d80:	4413      	add	r3, r2
 8002d82:	051b      	lsls	r3, r3, #20
 8002d84:	e018      	b.n	8002db8 <HAL_ADC_ConfigChannel+0x5cc>
 8002d86:	683b      	ldr	r3, [r7, #0]
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d8c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002d8e:	fa93 f3a3 	rbit	r3, r3
 8002d92:	633b      	str	r3, [r7, #48]	@ 0x30
  return result;
 8002d94:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002d96:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (value == 0U)
 8002d98:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002d9a:	2b00      	cmp	r3, #0
 8002d9c:	d101      	bne.n	8002da2 <HAL_ADC_ConfigChannel+0x5b6>
    return 32U;
 8002d9e:	2320      	movs	r3, #32
 8002da0:	e003      	b.n	8002daa <HAL_ADC_ConfigChannel+0x5be>
  return __builtin_clz(value);
 8002da2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002da4:	fab3 f383 	clz	r3, r3
 8002da8:	b2db      	uxtb	r3, r3
 8002daa:	3301      	adds	r3, #1
 8002dac:	f003 021f 	and.w	r2, r3, #31
 8002db0:	4613      	mov	r3, r2
 8002db2:	005b      	lsls	r3, r3, #1
 8002db4:	4413      	add	r3, r2
 8002db6:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002db8:	430b      	orrs	r3, r1
 8002dba:	e080      	b.n	8002ebe <HAL_ADC_ConfigChannel+0x6d2>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8002dbc:	683b      	ldr	r3, [r7, #0]
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002dc4:	2b00      	cmp	r3, #0
 8002dc6:	d107      	bne.n	8002dd8 <HAL_ADC_ConfigChannel+0x5ec>
 8002dc8:	683b      	ldr	r3, [r7, #0]
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	0e9b      	lsrs	r3, r3, #26
 8002dce:	3301      	adds	r3, #1
 8002dd0:	069b      	lsls	r3, r3, #26
 8002dd2:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002dd6:	e015      	b.n	8002e04 <HAL_ADC_ConfigChannel+0x618>
 8002dd8:	683b      	ldr	r3, [r7, #0]
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002dde:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002de0:	fa93 f3a3 	rbit	r3, r3
 8002de4:	627b      	str	r3, [r7, #36]	@ 0x24
  return result;
 8002de6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002de8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (value == 0U)
 8002dea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002dec:	2b00      	cmp	r3, #0
 8002dee:	d101      	bne.n	8002df4 <HAL_ADC_ConfigChannel+0x608>
    return 32U;
 8002df0:	2320      	movs	r3, #32
 8002df2:	e003      	b.n	8002dfc <HAL_ADC_ConfigChannel+0x610>
  return __builtin_clz(value);
 8002df4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002df6:	fab3 f383 	clz	r3, r3
 8002dfa:	b2db      	uxtb	r3, r3
 8002dfc:	3301      	adds	r3, #1
 8002dfe:	069b      	lsls	r3, r3, #26
 8002e00:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002e04:	683b      	ldr	r3, [r7, #0]
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002e0c:	2b00      	cmp	r3, #0
 8002e0e:	d109      	bne.n	8002e24 <HAL_ADC_ConfigChannel+0x638>
 8002e10:	683b      	ldr	r3, [r7, #0]
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	0e9b      	lsrs	r3, r3, #26
 8002e16:	3301      	adds	r3, #1
 8002e18:	f003 031f 	and.w	r3, r3, #31
 8002e1c:	2101      	movs	r1, #1
 8002e1e:	fa01 f303 	lsl.w	r3, r1, r3
 8002e22:	e017      	b.n	8002e54 <HAL_ADC_ConfigChannel+0x668>
 8002e24:	683b      	ldr	r3, [r7, #0]
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e2a:	69fb      	ldr	r3, [r7, #28]
 8002e2c:	fa93 f3a3 	rbit	r3, r3
 8002e30:	61bb      	str	r3, [r7, #24]
  return result;
 8002e32:	69bb      	ldr	r3, [r7, #24]
 8002e34:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 8002e36:	6a3b      	ldr	r3, [r7, #32]
 8002e38:	2b00      	cmp	r3, #0
 8002e3a:	d101      	bne.n	8002e40 <HAL_ADC_ConfigChannel+0x654>
    return 32U;
 8002e3c:	2320      	movs	r3, #32
 8002e3e:	e003      	b.n	8002e48 <HAL_ADC_ConfigChannel+0x65c>
  return __builtin_clz(value);
 8002e40:	6a3b      	ldr	r3, [r7, #32]
 8002e42:	fab3 f383 	clz	r3, r3
 8002e46:	b2db      	uxtb	r3, r3
 8002e48:	3301      	adds	r3, #1
 8002e4a:	f003 031f 	and.w	r3, r3, #31
 8002e4e:	2101      	movs	r1, #1
 8002e50:	fa01 f303 	lsl.w	r3, r1, r3
 8002e54:	ea42 0103 	orr.w	r1, r2, r3
 8002e58:	683b      	ldr	r3, [r7, #0]
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002e60:	2b00      	cmp	r3, #0
 8002e62:	d10d      	bne.n	8002e80 <HAL_ADC_ConfigChannel+0x694>
 8002e64:	683b      	ldr	r3, [r7, #0]
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	0e9b      	lsrs	r3, r3, #26
 8002e6a:	3301      	adds	r3, #1
 8002e6c:	f003 021f 	and.w	r2, r3, #31
 8002e70:	4613      	mov	r3, r2
 8002e72:	005b      	lsls	r3, r3, #1
 8002e74:	4413      	add	r3, r2
 8002e76:	3b1e      	subs	r3, #30
 8002e78:	051b      	lsls	r3, r3, #20
 8002e7a:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002e7e:	e01d      	b.n	8002ebc <HAL_ADC_ConfigChannel+0x6d0>
 8002e80:	683b      	ldr	r3, [r7, #0]
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e86:	693b      	ldr	r3, [r7, #16]
 8002e88:	fa93 f3a3 	rbit	r3, r3
 8002e8c:	60fb      	str	r3, [r7, #12]
  return result;
 8002e8e:	68fb      	ldr	r3, [r7, #12]
 8002e90:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 8002e92:	697b      	ldr	r3, [r7, #20]
 8002e94:	2b00      	cmp	r3, #0
 8002e96:	d103      	bne.n	8002ea0 <HAL_ADC_ConfigChannel+0x6b4>
    return 32U;
 8002e98:	2320      	movs	r3, #32
 8002e9a:	e005      	b.n	8002ea8 <HAL_ADC_ConfigChannel+0x6bc>
 8002e9c:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8002ea0:	697b      	ldr	r3, [r7, #20]
 8002ea2:	fab3 f383 	clz	r3, r3
 8002ea6:	b2db      	uxtb	r3, r3
 8002ea8:	3301      	adds	r3, #1
 8002eaa:	f003 021f 	and.w	r2, r3, #31
 8002eae:	4613      	mov	r3, r2
 8002eb0:	005b      	lsls	r3, r3, #1
 8002eb2:	4413      	add	r3, r2
 8002eb4:	3b1e      	subs	r3, #30
 8002eb6:	051b      	lsls	r3, r3, #20
 8002eb8:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002ebc:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 8002ebe:	683a      	ldr	r2, [r7, #0]
 8002ec0:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002ec2:	4619      	mov	r1, r3
 8002ec4:	f7fe ffda 	bl	8001e7c <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8002ec8:	683b      	ldr	r3, [r7, #0]
 8002eca:	681a      	ldr	r2, [r3, #0]
 8002ecc:	4b3d      	ldr	r3, [pc, #244]	@ (8002fc4 <HAL_ADC_ConfigChannel+0x7d8>)
 8002ece:	4013      	ands	r3, r2
 8002ed0:	2b00      	cmp	r3, #0
 8002ed2:	d06c      	beq.n	8002fae <HAL_ADC_ConfigChannel+0x7c2>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002ed4:	483c      	ldr	r0, [pc, #240]	@ (8002fc8 <HAL_ADC_ConfigChannel+0x7dc>)
 8002ed6:	f7fe ff09 	bl	8001cec <LL_ADC_GetCommonPathInternalCh>
 8002eda:	f8c7 00c0 	str.w	r0, [r7, #192]	@ 0xc0

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002ede:	683b      	ldr	r3, [r7, #0]
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	4a3a      	ldr	r2, [pc, #232]	@ (8002fcc <HAL_ADC_ConfigChannel+0x7e0>)
 8002ee4:	4293      	cmp	r3, r2
 8002ee6:	d127      	bne.n	8002f38 <HAL_ADC_ConfigChannel+0x74c>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8002ee8:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002eec:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002ef0:	2b00      	cmp	r3, #0
 8002ef2:	d121      	bne.n	8002f38 <HAL_ADC_ConfigChannel+0x74c>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	4a35      	ldr	r2, [pc, #212]	@ (8002fd0 <HAL_ADC_ConfigChannel+0x7e4>)
 8002efa:	4293      	cmp	r3, r2
 8002efc:	d157      	bne.n	8002fae <HAL_ADC_ConfigChannel+0x7c2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002efe:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002f02:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8002f06:	4619      	mov	r1, r3
 8002f08:	482f      	ldr	r0, [pc, #188]	@ (8002fc8 <HAL_ADC_ConfigChannel+0x7dc>)
 8002f0a:	f7fe fedc 	bl	8001cc6 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002f0e:	4b31      	ldr	r3, [pc, #196]	@ (8002fd4 <HAL_ADC_ConfigChannel+0x7e8>)
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	099b      	lsrs	r3, r3, #6
 8002f14:	4a30      	ldr	r2, [pc, #192]	@ (8002fd8 <HAL_ADC_ConfigChannel+0x7ec>)
 8002f16:	fba2 2303 	umull	r2, r3, r2, r3
 8002f1a:	099b      	lsrs	r3, r3, #6
 8002f1c:	1c5a      	adds	r2, r3, #1
 8002f1e:	4613      	mov	r3, r2
 8002f20:	005b      	lsls	r3, r3, #1
 8002f22:	4413      	add	r3, r2
 8002f24:	009b      	lsls	r3, r3, #2
 8002f26:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8002f28:	e002      	b.n	8002f30 <HAL_ADC_ConfigChannel+0x744>
          {
            wait_loop_index--;
 8002f2a:	68bb      	ldr	r3, [r7, #8]
 8002f2c:	3b01      	subs	r3, #1
 8002f2e:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8002f30:	68bb      	ldr	r3, [r7, #8]
 8002f32:	2b00      	cmp	r3, #0
 8002f34:	d1f9      	bne.n	8002f2a <HAL_ADC_ConfigChannel+0x73e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002f36:	e03a      	b.n	8002fae <HAL_ADC_ConfigChannel+0x7c2>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8002f38:	683b      	ldr	r3, [r7, #0]
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	4a27      	ldr	r2, [pc, #156]	@ (8002fdc <HAL_ADC_ConfigChannel+0x7f0>)
 8002f3e:	4293      	cmp	r3, r2
 8002f40:	d113      	bne.n	8002f6a <HAL_ADC_ConfigChannel+0x77e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8002f42:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002f46:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002f4a:	2b00      	cmp	r3, #0
 8002f4c:	d10d      	bne.n	8002f6a <HAL_ADC_ConfigChannel+0x77e>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	4a1f      	ldr	r2, [pc, #124]	@ (8002fd0 <HAL_ADC_ConfigChannel+0x7e4>)
 8002f54:	4293      	cmp	r3, r2
 8002f56:	d12a      	bne.n	8002fae <HAL_ADC_ConfigChannel+0x7c2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002f58:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002f5c:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002f60:	4619      	mov	r1, r3
 8002f62:	4819      	ldr	r0, [pc, #100]	@ (8002fc8 <HAL_ADC_ConfigChannel+0x7dc>)
 8002f64:	f7fe feaf 	bl	8001cc6 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002f68:	e021      	b.n	8002fae <HAL_ADC_ConfigChannel+0x7c2>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8002f6a:	683b      	ldr	r3, [r7, #0]
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	4a1c      	ldr	r2, [pc, #112]	@ (8002fe0 <HAL_ADC_ConfigChannel+0x7f4>)
 8002f70:	4293      	cmp	r3, r2
 8002f72:	d11c      	bne.n	8002fae <HAL_ADC_ConfigChannel+0x7c2>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8002f74:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002f78:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002f7c:	2b00      	cmp	r3, #0
 8002f7e:	d116      	bne.n	8002fae <HAL_ADC_ConfigChannel+0x7c2>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	4a12      	ldr	r2, [pc, #72]	@ (8002fd0 <HAL_ADC_ConfigChannel+0x7e4>)
 8002f86:	4293      	cmp	r3, r2
 8002f88:	d111      	bne.n	8002fae <HAL_ADC_ConfigChannel+0x7c2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002f8a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002f8e:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8002f92:	4619      	mov	r1, r3
 8002f94:	480c      	ldr	r0, [pc, #48]	@ (8002fc8 <HAL_ADC_ConfigChannel+0x7dc>)
 8002f96:	f7fe fe96 	bl	8001cc6 <LL_ADC_SetCommonPathInternalCh>
 8002f9a:	e008      	b.n	8002fae <HAL_ADC_ConfigChannel+0x7c2>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002fa0:	f043 0220 	orr.w	r2, r3, #32
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8002fa8:	2301      	movs	r3, #1
 8002faa:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	2200      	movs	r2, #0
 8002fb2:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Return function status */
  return tmp_hal_status;
 8002fb6:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 8002fba:	4618      	mov	r0, r3
 8002fbc:	37d8      	adds	r7, #216	@ 0xd8
 8002fbe:	46bd      	mov	sp, r7
 8002fc0:	bd80      	pop	{r7, pc}
 8002fc2:	bf00      	nop
 8002fc4:	80080000 	.word	0x80080000
 8002fc8:	50040300 	.word	0x50040300
 8002fcc:	c7520000 	.word	0xc7520000
 8002fd0:	50040000 	.word	0x50040000
 8002fd4:	20000000 	.word	0x20000000
 8002fd8:	053e2d63 	.word	0x053e2d63
 8002fdc:	cb840000 	.word	0xcb840000
 8002fe0:	80000001 	.word	0x80000001

08002fe4 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8002fe4:	b580      	push	{r7, lr}
 8002fe6:	b084      	sub	sp, #16
 8002fe8:	af00      	add	r7, sp, #0
 8002fea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8002fec:	2300      	movs	r3, #0
 8002fee:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	4618      	mov	r0, r3
 8002ff6:	f7ff f807 	bl	8002008 <LL_ADC_IsEnabled>
 8002ffa:	4603      	mov	r3, r0
 8002ffc:	2b00      	cmp	r3, #0
 8002ffe:	d169      	bne.n	80030d4 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	689a      	ldr	r2, [r3, #8]
 8003006:	4b36      	ldr	r3, [pc, #216]	@ (80030e0 <ADC_Enable+0xfc>)
 8003008:	4013      	ands	r3, r2
 800300a:	2b00      	cmp	r3, #0
 800300c:	d00d      	beq.n	800302a <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003012:	f043 0210 	orr.w	r2, r3, #16
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800301e:	f043 0201 	orr.w	r2, r3, #1
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	65da      	str	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 8003026:	2301      	movs	r3, #1
 8003028:	e055      	b.n	80030d6 <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	4618      	mov	r0, r3
 8003030:	f7fe ffc2 	bl	8001fb8 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8003034:	482b      	ldr	r0, [pc, #172]	@ (80030e4 <ADC_Enable+0x100>)
 8003036:	f7fe fe59 	bl	8001cec <LL_ADC_GetCommonPathInternalCh>
 800303a:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 800303c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8003040:	2b00      	cmp	r3, #0
 8003042:	d013      	beq.n	800306c <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003044:	4b28      	ldr	r3, [pc, #160]	@ (80030e8 <ADC_Enable+0x104>)
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	099b      	lsrs	r3, r3, #6
 800304a:	4a28      	ldr	r2, [pc, #160]	@ (80030ec <ADC_Enable+0x108>)
 800304c:	fba2 2303 	umull	r2, r3, r2, r3
 8003050:	099b      	lsrs	r3, r3, #6
 8003052:	1c5a      	adds	r2, r3, #1
 8003054:	4613      	mov	r3, r2
 8003056:	005b      	lsls	r3, r3, #1
 8003058:	4413      	add	r3, r2
 800305a:	009b      	lsls	r3, r3, #2
 800305c:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 800305e:	e002      	b.n	8003066 <ADC_Enable+0x82>
      {
        wait_loop_index--;
 8003060:	68bb      	ldr	r3, [r7, #8]
 8003062:	3b01      	subs	r3, #1
 8003064:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8003066:	68bb      	ldr	r3, [r7, #8]
 8003068:	2b00      	cmp	r3, #0
 800306a:	d1f9      	bne.n	8003060 <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 800306c:	f7fe fde8 	bl	8001c40 <HAL_GetTick>
 8003070:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003072:	e028      	b.n	80030c6 <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	4618      	mov	r0, r3
 800307a:	f7fe ffc5 	bl	8002008 <LL_ADC_IsEnabled>
 800307e:	4603      	mov	r3, r0
 8003080:	2b00      	cmp	r3, #0
 8003082:	d104      	bne.n	800308e <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	681b      	ldr	r3, [r3, #0]
 8003088:	4618      	mov	r0, r3
 800308a:	f7fe ff95 	bl	8001fb8 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800308e:	f7fe fdd7 	bl	8001c40 <HAL_GetTick>
 8003092:	4602      	mov	r2, r0
 8003094:	68fb      	ldr	r3, [r7, #12]
 8003096:	1ad3      	subs	r3, r2, r3
 8003098:	2b02      	cmp	r3, #2
 800309a:	d914      	bls.n	80030c6 <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	f003 0301 	and.w	r3, r3, #1
 80030a6:	2b01      	cmp	r3, #1
 80030a8:	d00d      	beq.n	80030c6 <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80030ae:	f043 0210 	orr.w	r2, r3, #16
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80030ba:	f043 0201 	orr.w	r2, r3, #1
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	65da      	str	r2, [r3, #92]	@ 0x5c

          return HAL_ERROR;
 80030c2:	2301      	movs	r3, #1
 80030c4:	e007      	b.n	80030d6 <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	f003 0301 	and.w	r3, r3, #1
 80030d0:	2b01      	cmp	r3, #1
 80030d2:	d1cf      	bne.n	8003074 <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80030d4:	2300      	movs	r3, #0
}
 80030d6:	4618      	mov	r0, r3
 80030d8:	3710      	adds	r7, #16
 80030da:	46bd      	mov	sp, r7
 80030dc:	bd80      	pop	{r7, pc}
 80030de:	bf00      	nop
 80030e0:	8000003f 	.word	0x8000003f
 80030e4:	50040300 	.word	0x50040300
 80030e8:	20000000 	.word	0x20000000
 80030ec:	053e2d63 	.word	0x053e2d63

080030f0 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 80030f0:	b580      	push	{r7, lr}
 80030f2:	b084      	sub	sp, #16
 80030f4:	af00      	add	r7, sp, #0
 80030f6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	4618      	mov	r0, r3
 80030fe:	f7fe ff96 	bl	800202e <LL_ADC_IsDisableOngoing>
 8003102:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	4618      	mov	r0, r3
 800310a:	f7fe ff7d 	bl	8002008 <LL_ADC_IsEnabled>
 800310e:	4603      	mov	r3, r0
 8003110:	2b00      	cmp	r3, #0
 8003112:	d047      	beq.n	80031a4 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 8003114:	68fb      	ldr	r3, [r7, #12]
 8003116:	2b00      	cmp	r3, #0
 8003118:	d144      	bne.n	80031a4 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	689b      	ldr	r3, [r3, #8]
 8003120:	f003 030d 	and.w	r3, r3, #13
 8003124:	2b01      	cmp	r3, #1
 8003126:	d10c      	bne.n	8003142 <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	4618      	mov	r0, r3
 800312e:	f7fe ff57 	bl	8001fe0 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	2203      	movs	r2, #3
 8003138:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 800313a:	f7fe fd81 	bl	8001c40 <HAL_GetTick>
 800313e:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003140:	e029      	b.n	8003196 <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003146:	f043 0210 	orr.w	r2, r3, #16
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	659a      	str	r2, [r3, #88]	@ 0x58
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003152:	f043 0201 	orr.w	r2, r3, #1
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	65da      	str	r2, [r3, #92]	@ 0x5c
      return HAL_ERROR;
 800315a:	2301      	movs	r3, #1
 800315c:	e023      	b.n	80031a6 <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800315e:	f7fe fd6f 	bl	8001c40 <HAL_GetTick>
 8003162:	4602      	mov	r2, r0
 8003164:	68bb      	ldr	r3, [r7, #8]
 8003166:	1ad3      	subs	r3, r2, r3
 8003168:	2b02      	cmp	r3, #2
 800316a:	d914      	bls.n	8003196 <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	689b      	ldr	r3, [r3, #8]
 8003172:	f003 0301 	and.w	r3, r3, #1
 8003176:	2b00      	cmp	r3, #0
 8003178:	d00d      	beq.n	8003196 <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800317e:	f043 0210 	orr.w	r2, r3, #16
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800318a:	f043 0201 	orr.w	r2, r3, #1
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	65da      	str	r2, [r3, #92]	@ 0x5c

          return HAL_ERROR;
 8003192:	2301      	movs	r3, #1
 8003194:	e007      	b.n	80031a6 <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	689b      	ldr	r3, [r3, #8]
 800319c:	f003 0301 	and.w	r3, r3, #1
 80031a0:	2b00      	cmp	r3, #0
 80031a2:	d1dc      	bne.n	800315e <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80031a4:	2300      	movs	r3, #0
}
 80031a6:	4618      	mov	r0, r3
 80031a8:	3710      	adds	r7, #16
 80031aa:	46bd      	mov	sp, r7
 80031ac:	bd80      	pop	{r7, pc}

080031ae <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 80031ae:	b580      	push	{r7, lr}
 80031b0:	b084      	sub	sp, #16
 80031b2:	af00      	add	r7, sp, #0
 80031b4:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80031ba:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 80031bc:	68fb      	ldr	r3, [r7, #12]
 80031be:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80031c0:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 80031c4:	2b00      	cmp	r3, #0
 80031c6:	d14b      	bne.n	8003260 <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80031c8:	68fb      	ldr	r3, [r7, #12]
 80031ca:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80031cc:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80031d0:	68fb      	ldr	r3, [r7, #12]
 80031d2:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 80031d4:	68fb      	ldr	r3, [r7, #12]
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	f003 0308 	and.w	r3, r3, #8
 80031de:	2b00      	cmp	r3, #0
 80031e0:	d021      	beq.n	8003226 <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 80031e2:	68fb      	ldr	r3, [r7, #12]
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	4618      	mov	r0, r3
 80031e8:	f7fe fdf6 	bl	8001dd8 <LL_ADC_REG_IsTriggerSourceSWStart>
 80031ec:	4603      	mov	r3, r0
 80031ee:	2b00      	cmp	r3, #0
 80031f0:	d032      	beq.n	8003258 <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 80031f2:	68fb      	ldr	r3, [r7, #12]
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	68db      	ldr	r3, [r3, #12]
 80031f8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80031fc:	2b00      	cmp	r3, #0
 80031fe:	d12b      	bne.n	8003258 <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003200:	68fb      	ldr	r3, [r7, #12]
 8003202:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003204:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003208:	68fb      	ldr	r3, [r7, #12]
 800320a:	659a      	str	r2, [r3, #88]	@ 0x58
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 800320c:	68fb      	ldr	r3, [r7, #12]
 800320e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003210:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003214:	2b00      	cmp	r3, #0
 8003216:	d11f      	bne.n	8003258 <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003218:	68fb      	ldr	r3, [r7, #12]
 800321a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800321c:	f043 0201 	orr.w	r2, r3, #1
 8003220:	68fb      	ldr	r3, [r7, #12]
 8003222:	659a      	str	r2, [r3, #88]	@ 0x58
 8003224:	e018      	b.n	8003258 <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 8003226:	68fb      	ldr	r3, [r7, #12]
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	68db      	ldr	r3, [r3, #12]
 800322c:	f003 0302 	and.w	r3, r3, #2
 8003230:	2b00      	cmp	r3, #0
 8003232:	d111      	bne.n	8003258 <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003234:	68fb      	ldr	r3, [r7, #12]
 8003236:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003238:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800323c:	68fb      	ldr	r3, [r7, #12]
 800323e:	659a      	str	r2, [r3, #88]	@ 0x58
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8003240:	68fb      	ldr	r3, [r7, #12]
 8003242:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003244:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003248:	2b00      	cmp	r3, #0
 800324a:	d105      	bne.n	8003258 <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800324c:	68fb      	ldr	r3, [r7, #12]
 800324e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003250:	f043 0201 	orr.w	r2, r3, #1
 8003254:	68fb      	ldr	r3, [r7, #12]
 8003256:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8003258:	68f8      	ldr	r0, [r7, #12]
 800325a:	f7fd ff77 	bl	800114c <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 800325e:	e00e      	b.n	800327e <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8003260:	68fb      	ldr	r3, [r7, #12]
 8003262:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003264:	f003 0310 	and.w	r3, r3, #16
 8003268:	2b00      	cmp	r3, #0
 800326a:	d003      	beq.n	8003274 <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 800326c:	68f8      	ldr	r0, [r7, #12]
 800326e:	f7ff fab3 	bl	80027d8 <HAL_ADC_ErrorCallback>
}
 8003272:	e004      	b.n	800327e <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8003274:	68fb      	ldr	r3, [r7, #12]
 8003276:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003278:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800327a:	6878      	ldr	r0, [r7, #4]
 800327c:	4798      	blx	r3
}
 800327e:	bf00      	nop
 8003280:	3710      	adds	r7, #16
 8003282:	46bd      	mov	sp, r7
 8003284:	bd80      	pop	{r7, pc}

08003286 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8003286:	b580      	push	{r7, lr}
 8003288:	b084      	sub	sp, #16
 800328a:	af00      	add	r7, sp, #0
 800328c:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003292:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8003294:	68f8      	ldr	r0, [r7, #12]
 8003296:	f7fe f82d 	bl	80012f4 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800329a:	bf00      	nop
 800329c:	3710      	adds	r7, #16
 800329e:	46bd      	mov	sp, r7
 80032a0:	bd80      	pop	{r7, pc}

080032a2 <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 80032a2:	b580      	push	{r7, lr}
 80032a4:	b084      	sub	sp, #16
 80032a6:	af00      	add	r7, sp, #0
 80032a8:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80032ae:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 80032b0:	68fb      	ldr	r3, [r7, #12]
 80032b2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80032b4:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80032b8:	68fb      	ldr	r3, [r7, #12]
 80032ba:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 80032bc:	68fb      	ldr	r3, [r7, #12]
 80032be:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80032c0:	f043 0204 	orr.w	r2, r3, #4
 80032c4:	68fb      	ldr	r3, [r7, #12]
 80032c6:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 80032c8:	68f8      	ldr	r0, [r7, #12]
 80032ca:	f7ff fa85 	bl	80027d8 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80032ce:	bf00      	nop
 80032d0:	3710      	adds	r7, #16
 80032d2:	46bd      	mov	sp, r7
 80032d4:	bd80      	pop	{r7, pc}

080032d6 <LL_ADC_StartCalibration>:
{
 80032d6:	b480      	push	{r7}
 80032d8:	b083      	sub	sp, #12
 80032da:	af00      	add	r7, sp, #0
 80032dc:	6078      	str	r0, [r7, #4]
 80032de:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CR,
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	689b      	ldr	r3, [r3, #8]
 80032e4:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 80032e8:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80032ec:	683a      	ldr	r2, [r7, #0]
 80032ee:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 80032f2:	4313      	orrs	r3, r2
 80032f4:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	609a      	str	r2, [r3, #8]
}
 80032fc:	bf00      	nop
 80032fe:	370c      	adds	r7, #12
 8003300:	46bd      	mov	sp, r7
 8003302:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003306:	4770      	bx	lr

08003308 <LL_ADC_IsCalibrationOnGoing>:
{
 8003308:	b480      	push	{r7}
 800330a:	b083      	sub	sp, #12
 800330c:	af00      	add	r7, sp, #0
 800330e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	689b      	ldr	r3, [r3, #8]
 8003314:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8003318:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800331c:	d101      	bne.n	8003322 <LL_ADC_IsCalibrationOnGoing+0x1a>
 800331e:	2301      	movs	r3, #1
 8003320:	e000      	b.n	8003324 <LL_ADC_IsCalibrationOnGoing+0x1c>
 8003322:	2300      	movs	r3, #0
}
 8003324:	4618      	mov	r0, r3
 8003326:	370c      	adds	r7, #12
 8003328:	46bd      	mov	sp, r7
 800332a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800332e:	4770      	bx	lr

08003330 <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t SingleDiff)
{
 8003330:	b580      	push	{r7, lr}
 8003332:	b084      	sub	sp, #16
 8003334:	af00      	add	r7, sp, #0
 8003336:	6078      	str	r0, [r7, #4]
 8003338:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 800333a:	2300      	movs	r3, #0
 800333c:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8003344:	2b01      	cmp	r3, #1
 8003346:	d101      	bne.n	800334c <HAL_ADCEx_Calibration_Start+0x1c>
 8003348:	2302      	movs	r3, #2
 800334a:	e04d      	b.n	80033e8 <HAL_ADCEx_Calibration_Start+0xb8>
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	2201      	movs	r2, #1
 8003350:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 8003354:	6878      	ldr	r0, [r7, #4]
 8003356:	f7ff fecb 	bl	80030f0 <ADC_Disable>
 800335a:	4603      	mov	r3, r0
 800335c:	73fb      	strb	r3, [r7, #15]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 800335e:	7bfb      	ldrb	r3, [r7, #15]
 8003360:	2b00      	cmp	r3, #0
 8003362:	d136      	bne.n	80033d2 <HAL_ADCEx_Calibration_Start+0xa2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003368:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 800336c:	f023 0302 	bic.w	r3, r3, #2
 8003370:	f043 0202 	orr.w	r2, r3, #2
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	659a      	str	r2, [r3, #88]	@ 0x58
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, SingleDiff);
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	6839      	ldr	r1, [r7, #0]
 800337e:	4618      	mov	r0, r3
 8003380:	f7ff ffa9 	bl	80032d6 <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8003384:	e014      	b.n	80033b0 <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 8003386:	68bb      	ldr	r3, [r7, #8]
 8003388:	3301      	adds	r3, #1
 800338a:	60bb      	str	r3, [r7, #8]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 800338c:	68bb      	ldr	r3, [r7, #8]
 800338e:	f5b3 2f91 	cmp.w	r3, #296960	@ 0x48800
 8003392:	d30d      	bcc.n	80033b0 <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003398:	f023 0312 	bic.w	r3, r3, #18
 800339c:	f043 0210 	orr.w	r2, r3, #16
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	659a      	str	r2, [r3, #88]	@ 0x58
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	2200      	movs	r2, #0
 80033a8:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

        return HAL_ERROR;
 80033ac:	2301      	movs	r3, #1
 80033ae:	e01b      	b.n	80033e8 <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	4618      	mov	r0, r3
 80033b6:	f7ff ffa7 	bl	8003308 <LL_ADC_IsCalibrationOnGoing>
 80033ba:	4603      	mov	r3, r0
 80033bc:	2b00      	cmp	r3, #0
 80033be:	d1e2      	bne.n	8003386 <HAL_ADCEx_Calibration_Start+0x56>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80033c4:	f023 0303 	bic.w	r3, r3, #3
 80033c8:	f043 0201 	orr.w	r2, r3, #1
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	659a      	str	r2, [r3, #88]	@ 0x58
 80033d0:	e005      	b.n	80033de <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80033d6:	f043 0210 	orr.w	r2, r3, #16
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	659a      	str	r2, [r3, #88]	@ 0x58
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	2200      	movs	r2, #0
 80033e2:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Return function status */
  return tmp_hal_status;
 80033e6:	7bfb      	ldrb	r3, [r7, #15]
}
 80033e8:	4618      	mov	r0, r3
 80033ea:	3710      	adds	r7, #16
 80033ec:	46bd      	mov	sp, r7
 80033ee:	bd80      	pop	{r7, pc}

080033f0 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 80033f0:	b480      	push	{r7}
 80033f2:	b083      	sub	sp, #12
 80033f4:	af00      	add	r7, sp, #0
 80033f6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedConvCpltCallback must be implemented in the user file.
  */
}
 80033f8:	bf00      	nop
 80033fa:	370c      	adds	r7, #12
 80033fc:	46bd      	mov	sp, r7
 80033fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003402:	4770      	bx	lr

08003404 <HAL_ADCEx_InjectedQueueOverflowCallback>:
            contexts).
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef *hadc)
{
 8003404:	b480      	push	{r7}
 8003406:	b083      	sub	sp, #12
 8003408:	af00      	add	r7, sp, #0
 800340a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented in the user file.
  */
}
 800340c:	bf00      	nop
 800340e:	370c      	adds	r7, #12
 8003410:	46bd      	mov	sp, r7
 8003412:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003416:	4770      	bx	lr

08003418 <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc)
{
 8003418:	b480      	push	{r7}
 800341a:	b083      	sub	sp, #12
 800341c:	af00      	add	r7, sp, #0
 800341e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 8003420:	bf00      	nop
 8003422:	370c      	adds	r7, #12
 8003424:	46bd      	mov	sp, r7
 8003426:	f85d 7b04 	ldr.w	r7, [sp], #4
 800342a:	4770      	bx	lr

0800342c <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
{
 800342c:	b480      	push	{r7}
 800342e:	b083      	sub	sp, #12
 8003430:	af00      	add	r7, sp, #0
 8003432:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 8003434:	bf00      	nop
 8003436:	370c      	adds	r7, #12
 8003438:	46bd      	mov	sp, r7
 800343a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800343e:	4770      	bx	lr

08003440 <HAL_ADCEx_EndOfSamplingCallback>:
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
{
 8003440:	b480      	push	{r7}
 8003442:	b083      	sub	sp, #12
 8003444:	af00      	add	r7, sp, #0
 8003446:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 8003448:	bf00      	nop
 800344a:	370c      	adds	r7, #12
 800344c:	46bd      	mov	sp, r7
 800344e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003452:	4770      	bx	lr

08003454 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003454:	b480      	push	{r7}
 8003456:	b085      	sub	sp, #20
 8003458:	af00      	add	r7, sp, #0
 800345a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	f003 0307 	and.w	r3, r3, #7
 8003462:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003464:	4b0c      	ldr	r3, [pc, #48]	@ (8003498 <__NVIC_SetPriorityGrouping+0x44>)
 8003466:	68db      	ldr	r3, [r3, #12]
 8003468:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800346a:	68ba      	ldr	r2, [r7, #8]
 800346c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003470:	4013      	ands	r3, r2
 8003472:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003474:	68fb      	ldr	r3, [r7, #12]
 8003476:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003478:	68bb      	ldr	r3, [r7, #8]
 800347a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800347c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003480:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003484:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003486:	4a04      	ldr	r2, [pc, #16]	@ (8003498 <__NVIC_SetPriorityGrouping+0x44>)
 8003488:	68bb      	ldr	r3, [r7, #8]
 800348a:	60d3      	str	r3, [r2, #12]
}
 800348c:	bf00      	nop
 800348e:	3714      	adds	r7, #20
 8003490:	46bd      	mov	sp, r7
 8003492:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003496:	4770      	bx	lr
 8003498:	e000ed00 	.word	0xe000ed00

0800349c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800349c:	b480      	push	{r7}
 800349e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80034a0:	4b04      	ldr	r3, [pc, #16]	@ (80034b4 <__NVIC_GetPriorityGrouping+0x18>)
 80034a2:	68db      	ldr	r3, [r3, #12]
 80034a4:	0a1b      	lsrs	r3, r3, #8
 80034a6:	f003 0307 	and.w	r3, r3, #7
}
 80034aa:	4618      	mov	r0, r3
 80034ac:	46bd      	mov	sp, r7
 80034ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034b2:	4770      	bx	lr
 80034b4:	e000ed00 	.word	0xe000ed00

080034b8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80034b8:	b480      	push	{r7}
 80034ba:	b083      	sub	sp, #12
 80034bc:	af00      	add	r7, sp, #0
 80034be:	4603      	mov	r3, r0
 80034c0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80034c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80034c6:	2b00      	cmp	r3, #0
 80034c8:	db0b      	blt.n	80034e2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80034ca:	79fb      	ldrb	r3, [r7, #7]
 80034cc:	f003 021f 	and.w	r2, r3, #31
 80034d0:	4907      	ldr	r1, [pc, #28]	@ (80034f0 <__NVIC_EnableIRQ+0x38>)
 80034d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80034d6:	095b      	lsrs	r3, r3, #5
 80034d8:	2001      	movs	r0, #1
 80034da:	fa00 f202 	lsl.w	r2, r0, r2
 80034de:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80034e2:	bf00      	nop
 80034e4:	370c      	adds	r7, #12
 80034e6:	46bd      	mov	sp, r7
 80034e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034ec:	4770      	bx	lr
 80034ee:	bf00      	nop
 80034f0:	e000e100 	.word	0xe000e100

080034f4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80034f4:	b480      	push	{r7}
 80034f6:	b083      	sub	sp, #12
 80034f8:	af00      	add	r7, sp, #0
 80034fa:	4603      	mov	r3, r0
 80034fc:	6039      	str	r1, [r7, #0]
 80034fe:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003500:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003504:	2b00      	cmp	r3, #0
 8003506:	db0a      	blt.n	800351e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003508:	683b      	ldr	r3, [r7, #0]
 800350a:	b2da      	uxtb	r2, r3
 800350c:	490c      	ldr	r1, [pc, #48]	@ (8003540 <__NVIC_SetPriority+0x4c>)
 800350e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003512:	0112      	lsls	r2, r2, #4
 8003514:	b2d2      	uxtb	r2, r2
 8003516:	440b      	add	r3, r1
 8003518:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800351c:	e00a      	b.n	8003534 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800351e:	683b      	ldr	r3, [r7, #0]
 8003520:	b2da      	uxtb	r2, r3
 8003522:	4908      	ldr	r1, [pc, #32]	@ (8003544 <__NVIC_SetPriority+0x50>)
 8003524:	79fb      	ldrb	r3, [r7, #7]
 8003526:	f003 030f 	and.w	r3, r3, #15
 800352a:	3b04      	subs	r3, #4
 800352c:	0112      	lsls	r2, r2, #4
 800352e:	b2d2      	uxtb	r2, r2
 8003530:	440b      	add	r3, r1
 8003532:	761a      	strb	r2, [r3, #24]
}
 8003534:	bf00      	nop
 8003536:	370c      	adds	r7, #12
 8003538:	46bd      	mov	sp, r7
 800353a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800353e:	4770      	bx	lr
 8003540:	e000e100 	.word	0xe000e100
 8003544:	e000ed00 	.word	0xe000ed00

08003548 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003548:	b480      	push	{r7}
 800354a:	b089      	sub	sp, #36	@ 0x24
 800354c:	af00      	add	r7, sp, #0
 800354e:	60f8      	str	r0, [r7, #12]
 8003550:	60b9      	str	r1, [r7, #8]
 8003552:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003554:	68fb      	ldr	r3, [r7, #12]
 8003556:	f003 0307 	and.w	r3, r3, #7
 800355a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800355c:	69fb      	ldr	r3, [r7, #28]
 800355e:	f1c3 0307 	rsb	r3, r3, #7
 8003562:	2b04      	cmp	r3, #4
 8003564:	bf28      	it	cs
 8003566:	2304      	movcs	r3, #4
 8003568:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800356a:	69fb      	ldr	r3, [r7, #28]
 800356c:	3304      	adds	r3, #4
 800356e:	2b06      	cmp	r3, #6
 8003570:	d902      	bls.n	8003578 <NVIC_EncodePriority+0x30>
 8003572:	69fb      	ldr	r3, [r7, #28]
 8003574:	3b03      	subs	r3, #3
 8003576:	e000      	b.n	800357a <NVIC_EncodePriority+0x32>
 8003578:	2300      	movs	r3, #0
 800357a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800357c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8003580:	69bb      	ldr	r3, [r7, #24]
 8003582:	fa02 f303 	lsl.w	r3, r2, r3
 8003586:	43da      	mvns	r2, r3
 8003588:	68bb      	ldr	r3, [r7, #8]
 800358a:	401a      	ands	r2, r3
 800358c:	697b      	ldr	r3, [r7, #20]
 800358e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003590:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8003594:	697b      	ldr	r3, [r7, #20]
 8003596:	fa01 f303 	lsl.w	r3, r1, r3
 800359a:	43d9      	mvns	r1, r3
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80035a0:	4313      	orrs	r3, r2
         );
}
 80035a2:	4618      	mov	r0, r3
 80035a4:	3724      	adds	r7, #36	@ 0x24
 80035a6:	46bd      	mov	sp, r7
 80035a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035ac:	4770      	bx	lr
	...

080035b0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80035b0:	b580      	push	{r7, lr}
 80035b2:	b082      	sub	sp, #8
 80035b4:	af00      	add	r7, sp, #0
 80035b6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	3b01      	subs	r3, #1
 80035bc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80035c0:	d301      	bcc.n	80035c6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80035c2:	2301      	movs	r3, #1
 80035c4:	e00f      	b.n	80035e6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80035c6:	4a0a      	ldr	r2, [pc, #40]	@ (80035f0 <SysTick_Config+0x40>)
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	3b01      	subs	r3, #1
 80035cc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80035ce:	210f      	movs	r1, #15
 80035d0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80035d4:	f7ff ff8e 	bl	80034f4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80035d8:	4b05      	ldr	r3, [pc, #20]	@ (80035f0 <SysTick_Config+0x40>)
 80035da:	2200      	movs	r2, #0
 80035dc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80035de:	4b04      	ldr	r3, [pc, #16]	@ (80035f0 <SysTick_Config+0x40>)
 80035e0:	2207      	movs	r2, #7
 80035e2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80035e4:	2300      	movs	r3, #0
}
 80035e6:	4618      	mov	r0, r3
 80035e8:	3708      	adds	r7, #8
 80035ea:	46bd      	mov	sp, r7
 80035ec:	bd80      	pop	{r7, pc}
 80035ee:	bf00      	nop
 80035f0:	e000e010 	.word	0xe000e010

080035f4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80035f4:	b580      	push	{r7, lr}
 80035f6:	b082      	sub	sp, #8
 80035f8:	af00      	add	r7, sp, #0
 80035fa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80035fc:	6878      	ldr	r0, [r7, #4]
 80035fe:	f7ff ff29 	bl	8003454 <__NVIC_SetPriorityGrouping>
}
 8003602:	bf00      	nop
 8003604:	3708      	adds	r7, #8
 8003606:	46bd      	mov	sp, r7
 8003608:	bd80      	pop	{r7, pc}

0800360a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800360a:	b580      	push	{r7, lr}
 800360c:	b086      	sub	sp, #24
 800360e:	af00      	add	r7, sp, #0
 8003610:	4603      	mov	r3, r0
 8003612:	60b9      	str	r1, [r7, #8]
 8003614:	607a      	str	r2, [r7, #4]
 8003616:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8003618:	2300      	movs	r3, #0
 800361a:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800361c:	f7ff ff3e 	bl	800349c <__NVIC_GetPriorityGrouping>
 8003620:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003622:	687a      	ldr	r2, [r7, #4]
 8003624:	68b9      	ldr	r1, [r7, #8]
 8003626:	6978      	ldr	r0, [r7, #20]
 8003628:	f7ff ff8e 	bl	8003548 <NVIC_EncodePriority>
 800362c:	4602      	mov	r2, r0
 800362e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003632:	4611      	mov	r1, r2
 8003634:	4618      	mov	r0, r3
 8003636:	f7ff ff5d 	bl	80034f4 <__NVIC_SetPriority>
}
 800363a:	bf00      	nop
 800363c:	3718      	adds	r7, #24
 800363e:	46bd      	mov	sp, r7
 8003640:	bd80      	pop	{r7, pc}

08003642 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003642:	b580      	push	{r7, lr}
 8003644:	b082      	sub	sp, #8
 8003646:	af00      	add	r7, sp, #0
 8003648:	4603      	mov	r3, r0
 800364a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800364c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003650:	4618      	mov	r0, r3
 8003652:	f7ff ff31 	bl	80034b8 <__NVIC_EnableIRQ>
}
 8003656:	bf00      	nop
 8003658:	3708      	adds	r7, #8
 800365a:	46bd      	mov	sp, r7
 800365c:	bd80      	pop	{r7, pc}

0800365e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800365e:	b580      	push	{r7, lr}
 8003660:	b082      	sub	sp, #8
 8003662:	af00      	add	r7, sp, #0
 8003664:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003666:	6878      	ldr	r0, [r7, #4]
 8003668:	f7ff ffa2 	bl	80035b0 <SysTick_Config>
 800366c:	4603      	mov	r3, r0
}
 800366e:	4618      	mov	r0, r3
 8003670:	3708      	adds	r7, #8
 8003672:	46bd      	mov	sp, r7
 8003674:	bd80      	pop	{r7, pc}
	...

08003678 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003678:	b580      	push	{r7, lr}
 800367a:	b084      	sub	sp, #16
 800367c:	af00      	add	r7, sp, #0
 800367e:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	2b00      	cmp	r3, #0
 8003684:	d101      	bne.n	800368a <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8003686:	2301      	movs	r3, #1
 8003688:	e08d      	b.n	80037a6 <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	461a      	mov	r2, r3
 8003690:	4b47      	ldr	r3, [pc, #284]	@ (80037b0 <HAL_DMA_Init+0x138>)
 8003692:	429a      	cmp	r2, r3
 8003694:	d80f      	bhi.n	80036b6 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	461a      	mov	r2, r3
 800369c:	4b45      	ldr	r3, [pc, #276]	@ (80037b4 <HAL_DMA_Init+0x13c>)
 800369e:	4413      	add	r3, r2
 80036a0:	4a45      	ldr	r2, [pc, #276]	@ (80037b8 <HAL_DMA_Init+0x140>)
 80036a2:	fba2 2303 	umull	r2, r3, r2, r3
 80036a6:	091b      	lsrs	r3, r3, #4
 80036a8:	009a      	lsls	r2, r3, #2
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	4a42      	ldr	r2, [pc, #264]	@ (80037bc <HAL_DMA_Init+0x144>)
 80036b2:	641a      	str	r2, [r3, #64]	@ 0x40
 80036b4:	e00e      	b.n	80036d4 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	461a      	mov	r2, r3
 80036bc:	4b40      	ldr	r3, [pc, #256]	@ (80037c0 <HAL_DMA_Init+0x148>)
 80036be:	4413      	add	r3, r2
 80036c0:	4a3d      	ldr	r2, [pc, #244]	@ (80037b8 <HAL_DMA_Init+0x140>)
 80036c2:	fba2 2303 	umull	r2, r3, r2, r3
 80036c6:	091b      	lsrs	r3, r3, #4
 80036c8:	009a      	lsls	r2, r3, #2
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	4a3c      	ldr	r2, [pc, #240]	@ (80037c4 <HAL_DMA_Init+0x14c>)
 80036d2:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	2202      	movs	r2, #2
 80036d8:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 80036e4:	68fb      	ldr	r3, [r7, #12]
 80036e6:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 80036ea:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80036ee:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 80036f8:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	691b      	ldr	r3, [r3, #16]
 80036fe:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003704:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	699b      	ldr	r3, [r3, #24]
 800370a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003710:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	6a1b      	ldr	r3, [r3, #32]
 8003716:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8003718:	68fa      	ldr	r2, [r7, #12]
 800371a:	4313      	orrs	r3, r2
 800371c:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	68fa      	ldr	r2, [r7, #12]
 8003724:	601a      	str	r2, [r3, #0]

#if defined(DMAMUX1)
  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8003726:	6878      	ldr	r0, [r7, #4]
 8003728:	f000 faba 	bl	8003ca0 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	689b      	ldr	r3, [r3, #8]
 8003730:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003734:	d102      	bne.n	800373c <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	2200      	movs	r2, #0
 800373a:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	685a      	ldr	r2, [r3, #4]
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003744:	b2d2      	uxtb	r2, r2
 8003746:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800374c:	687a      	ldr	r2, [r7, #4]
 800374e:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8003750:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request > 0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	685b      	ldr	r3, [r3, #4]
 8003756:	2b00      	cmp	r3, #0
 8003758:	d010      	beq.n	800377c <HAL_DMA_Init+0x104>
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	685b      	ldr	r3, [r3, #4]
 800375e:	2b04      	cmp	r3, #4
 8003760:	d80c      	bhi.n	800377c <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8003762:	6878      	ldr	r0, [r7, #4]
 8003764:	f000 fada 	bl	8003d1c <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800376c:	2200      	movs	r2, #0
 800376e:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003774:	687a      	ldr	r2, [r7, #4]
 8003776:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8003778:	605a      	str	r2, [r3, #4]
 800377a:	e008      	b.n	800378e <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	2200      	movs	r2, #0
 8003780:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	2200      	movs	r2, #0
 8003786:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	2200      	movs	r2, #0
 800378c:	65da      	str	r2, [r3, #92]	@ 0x5c
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
  /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
  /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	2200      	movs	r2, #0
 8003792:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	2201      	movs	r2, #1
 8003798:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	2200      	movs	r2, #0
 80037a0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 80037a4:	2300      	movs	r3, #0
}
 80037a6:	4618      	mov	r0, r3
 80037a8:	3710      	adds	r7, #16
 80037aa:	46bd      	mov	sp, r7
 80037ac:	bd80      	pop	{r7, pc}
 80037ae:	bf00      	nop
 80037b0:	40020407 	.word	0x40020407
 80037b4:	bffdfff8 	.word	0xbffdfff8
 80037b8:	cccccccd 	.word	0xcccccccd
 80037bc:	40020000 	.word	0x40020000
 80037c0:	bffdfbf8 	.word	0xbffdfbf8
 80037c4:	40020400 	.word	0x40020400

080037c8 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80037c8:	b580      	push	{r7, lr}
 80037ca:	b086      	sub	sp, #24
 80037cc:	af00      	add	r7, sp, #0
 80037ce:	60f8      	str	r0, [r7, #12]
 80037d0:	60b9      	str	r1, [r7, #8]
 80037d2:	607a      	str	r2, [r7, #4]
 80037d4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80037d6:	2300      	movs	r3, #0
 80037d8:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80037da:	68fb      	ldr	r3, [r7, #12]
 80037dc:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80037e0:	2b01      	cmp	r3, #1
 80037e2:	d101      	bne.n	80037e8 <HAL_DMA_Start_IT+0x20>
 80037e4:	2302      	movs	r3, #2
 80037e6:	e066      	b.n	80038b6 <HAL_DMA_Start_IT+0xee>
 80037e8:	68fb      	ldr	r3, [r7, #12]
 80037ea:	2201      	movs	r2, #1
 80037ec:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 80037f0:	68fb      	ldr	r3, [r7, #12]
 80037f2:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80037f6:	b2db      	uxtb	r3, r3
 80037f8:	2b01      	cmp	r3, #1
 80037fa:	d155      	bne.n	80038a8 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80037fc:	68fb      	ldr	r3, [r7, #12]
 80037fe:	2202      	movs	r2, #2
 8003800:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003804:	68fb      	ldr	r3, [r7, #12]
 8003806:	2200      	movs	r2, #0
 8003808:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800380a:	68fb      	ldr	r3, [r7, #12]
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	681a      	ldr	r2, [r3, #0]
 8003810:	68fb      	ldr	r3, [r7, #12]
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	f022 0201 	bic.w	r2, r2, #1
 8003818:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800381a:	683b      	ldr	r3, [r7, #0]
 800381c:	687a      	ldr	r2, [r7, #4]
 800381e:	68b9      	ldr	r1, [r7, #8]
 8003820:	68f8      	ldr	r0, [r7, #12]
 8003822:	f000 f9ff 	bl	8003c24 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8003826:	68fb      	ldr	r3, [r7, #12]
 8003828:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800382a:	2b00      	cmp	r3, #0
 800382c:	d008      	beq.n	8003840 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800382e:	68fb      	ldr	r3, [r7, #12]
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	681a      	ldr	r2, [r3, #0]
 8003834:	68fb      	ldr	r3, [r7, #12]
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	f042 020e 	orr.w	r2, r2, #14
 800383c:	601a      	str	r2, [r3, #0]
 800383e:	e00f      	b.n	8003860 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003840:	68fb      	ldr	r3, [r7, #12]
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	681a      	ldr	r2, [r3, #0]
 8003846:	68fb      	ldr	r3, [r7, #12]
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	f022 0204 	bic.w	r2, r2, #4
 800384e:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8003850:	68fb      	ldr	r3, [r7, #12]
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	681a      	ldr	r2, [r3, #0]
 8003856:	68fb      	ldr	r3, [r7, #12]
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	f042 020a 	orr.w	r2, r2, #10
 800385e:	601a      	str	r2, [r3, #0]
    }

#ifdef DMAMUX1

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8003860:	68fb      	ldr	r3, [r7, #12]
 8003862:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800386a:	2b00      	cmp	r3, #0
 800386c:	d007      	beq.n	800387e <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 800386e:	68fb      	ldr	r3, [r7, #12]
 8003870:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003872:	681a      	ldr	r2, [r3, #0]
 8003874:	68fb      	ldr	r3, [r7, #12]
 8003876:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003878:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800387c:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 800387e:	68fb      	ldr	r3, [r7, #12]
 8003880:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003882:	2b00      	cmp	r3, #0
 8003884:	d007      	beq.n	8003896 <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8003886:	68fb      	ldr	r3, [r7, #12]
 8003888:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800388a:	681a      	ldr	r2, [r3, #0]
 800388c:	68fb      	ldr	r3, [r7, #12]
 800388e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003890:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003894:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003896:	68fb      	ldr	r3, [r7, #12]
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	681a      	ldr	r2, [r3, #0]
 800389c:	68fb      	ldr	r3, [r7, #12]
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	f042 0201 	orr.w	r2, r2, #1
 80038a4:	601a      	str	r2, [r3, #0]
 80038a6:	e005      	b.n	80038b4 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80038a8:	68fb      	ldr	r3, [r7, #12]
 80038aa:	2200      	movs	r2, #0
 80038ac:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 80038b0:	2302      	movs	r3, #2
 80038b2:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 80038b4:	7dfb      	ldrb	r3, [r7, #23]
}
 80038b6:	4618      	mov	r0, r3
 80038b8:	3718      	adds	r7, #24
 80038ba:	46bd      	mov	sp, r7
 80038bc:	bd80      	pop	{r7, pc}

080038be <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80038be:	b480      	push	{r7}
 80038c0:	b085      	sub	sp, #20
 80038c2:	af00      	add	r7, sp, #0
 80038c4:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80038c6:	2300      	movs	r3, #0
 80038c8:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80038d0:	b2db      	uxtb	r3, r3
 80038d2:	2b02      	cmp	r3, #2
 80038d4:	d008      	beq.n	80038e8 <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	2204      	movs	r2, #4
 80038da:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	2200      	movs	r2, #0
 80038e0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 80038e4:	2301      	movs	r3, #1
 80038e6:	e040      	b.n	800396a <HAL_DMA_Abort+0xac>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	681a      	ldr	r2, [r3, #0]
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	f022 020e 	bic.w	r2, r2, #14
 80038f6:	601a      	str	r2, [r3, #0]

#if defined(DMAMUX1)
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80038fc:	681a      	ldr	r2, [r3, #0]
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003902:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003906:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	681a      	ldr	r2, [r3, #0]
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	f022 0201 	bic.w	r2, r2, #1
 8003916:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800391c:	f003 021c 	and.w	r2, r3, #28
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003924:	2101      	movs	r1, #1
 8003926:	fa01 f202 	lsl.w	r2, r1, r2
 800392a:	605a      	str	r2, [r3, #4]

#if defined(DMAMUX1)
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003930:	687a      	ldr	r2, [r7, #4]
 8003932:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8003934:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800393a:	2b00      	cmp	r3, #0
 800393c:	d00c      	beq.n	8003958 <HAL_DMA_Abort+0x9a>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003942:	681a      	ldr	r2, [r3, #0]
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003948:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800394c:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003952:	687a      	ldr	r2, [r7, #4]
 8003954:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8003956:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	2201      	movs	r2, #1
 800395c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	2200      	movs	r2, #0
 8003964:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return status;
 8003968:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 800396a:	4618      	mov	r0, r3
 800396c:	3714      	adds	r7, #20
 800396e:	46bd      	mov	sp, r7
 8003970:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003974:	4770      	bx	lr

08003976 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003976:	b580      	push	{r7, lr}
 8003978:	b084      	sub	sp, #16
 800397a:	af00      	add	r7, sp, #0
 800397c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800397e:	2300      	movs	r3, #0
 8003980:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8003988:	b2db      	uxtb	r3, r3
 800398a:	2b02      	cmp	r3, #2
 800398c:	d005      	beq.n	800399a <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	2204      	movs	r2, #4
 8003992:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8003994:	2301      	movs	r3, #1
 8003996:	73fb      	strb	r3, [r7, #15]
 8003998:	e047      	b.n	8003a2a <HAL_DMA_Abort_IT+0xb4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	681a      	ldr	r2, [r3, #0]
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	f022 020e 	bic.w	r2, r2, #14
 80039a8:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	681a      	ldr	r2, [r3, #0]
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	f022 0201 	bic.w	r2, r2, #1
 80039b8:	601a      	str	r2, [r3, #0]

#if defined(DMAMUX1)
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80039be:	681a      	ldr	r2, [r3, #0]
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80039c4:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80039c8:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80039ce:	f003 021c 	and.w	r2, r3, #28
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039d6:	2101      	movs	r1, #1
 80039d8:	fa01 f202 	lsl.w	r2, r1, r2
 80039dc:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80039e2:	687a      	ldr	r2, [r7, #4]
 80039e4:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80039e6:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80039ec:	2b00      	cmp	r3, #0
 80039ee:	d00c      	beq.n	8003a0a <HAL_DMA_Abort_IT+0x94>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80039f4:	681a      	ldr	r2, [r3, #0]
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80039fa:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80039fe:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003a04:	687a      	ldr	r2, [r7, #4]
 8003a06:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8003a08:	605a      	str	r2, [r3, #4]
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	2201      	movs	r2, #1
 8003a0e:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	2200      	movs	r2, #0
 8003a16:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003a1e:	2b00      	cmp	r3, #0
 8003a20:	d003      	beq.n	8003a2a <HAL_DMA_Abort_IT+0xb4>
    {
      hdma->XferAbortCallback(hdma);
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003a26:	6878      	ldr	r0, [r7, #4]
 8003a28:	4798      	blx	r3
    }
  }
  return status;
 8003a2a:	7bfb      	ldrb	r3, [r7, #15]
}
 8003a2c:	4618      	mov	r0, r3
 8003a2e:	3710      	adds	r7, #16
 8003a30:	46bd      	mov	sp, r7
 8003a32:	bd80      	pop	{r7, pc}

08003a34 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003a34:	b580      	push	{r7, lr}
 8003a36:	b084      	sub	sp, #16
 8003a38:	af00      	add	r7, sp, #0
 8003a3a:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003a50:	f003 031c 	and.w	r3, r3, #28
 8003a54:	2204      	movs	r2, #4
 8003a56:	409a      	lsls	r2, r3
 8003a58:	68fb      	ldr	r3, [r7, #12]
 8003a5a:	4013      	ands	r3, r2
 8003a5c:	2b00      	cmp	r3, #0
 8003a5e:	d026      	beq.n	8003aae <HAL_DMA_IRQHandler+0x7a>
 8003a60:	68bb      	ldr	r3, [r7, #8]
 8003a62:	f003 0304 	and.w	r3, r3, #4
 8003a66:	2b00      	cmp	r3, #0
 8003a68:	d021      	beq.n	8003aae <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	f003 0320 	and.w	r3, r3, #32
 8003a74:	2b00      	cmp	r3, #0
 8003a76:	d107      	bne.n	8003a88 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	681a      	ldr	r2, [r3, #0]
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	f022 0204 	bic.w	r2, r2, #4
 8003a86:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003a8c:	f003 021c 	and.w	r2, r3, #28
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a94:	2104      	movs	r1, #4
 8003a96:	fa01 f202 	lsl.w	r2, r1, r2
 8003a9a:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003aa0:	2b00      	cmp	r3, #0
 8003aa2:	d071      	beq.n	8003b88 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003aa8:	6878      	ldr	r0, [r7, #4]
 8003aaa:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8003aac:	e06c      	b.n	8003b88 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003ab2:	f003 031c 	and.w	r3, r3, #28
 8003ab6:	2202      	movs	r2, #2
 8003ab8:	409a      	lsls	r2, r3
 8003aba:	68fb      	ldr	r3, [r7, #12]
 8003abc:	4013      	ands	r3, r2
 8003abe:	2b00      	cmp	r3, #0
 8003ac0:	d02e      	beq.n	8003b20 <HAL_DMA_IRQHandler+0xec>
 8003ac2:	68bb      	ldr	r3, [r7, #8]
 8003ac4:	f003 0302 	and.w	r3, r3, #2
 8003ac8:	2b00      	cmp	r3, #0
 8003aca:	d029      	beq.n	8003b20 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	f003 0320 	and.w	r3, r3, #32
 8003ad6:	2b00      	cmp	r3, #0
 8003ad8:	d10b      	bne.n	8003af2 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	681a      	ldr	r2, [r3, #0]
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	f022 020a 	bic.w	r2, r2, #10
 8003ae8:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	2201      	movs	r2, #1
 8003aee:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003af6:	f003 021c 	and.w	r2, r3, #28
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003afe:	2102      	movs	r1, #2
 8003b00:	fa01 f202 	lsl.w	r2, r1, r2
 8003b04:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	2200      	movs	r2, #0
 8003b0a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b12:	2b00      	cmp	r3, #0
 8003b14:	d038      	beq.n	8003b88 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b1a:	6878      	ldr	r0, [r7, #4]
 8003b1c:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8003b1e:	e033      	b.n	8003b88 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003b24:	f003 031c 	and.w	r3, r3, #28
 8003b28:	2208      	movs	r2, #8
 8003b2a:	409a      	lsls	r2, r3
 8003b2c:	68fb      	ldr	r3, [r7, #12]
 8003b2e:	4013      	ands	r3, r2
 8003b30:	2b00      	cmp	r3, #0
 8003b32:	d02a      	beq.n	8003b8a <HAL_DMA_IRQHandler+0x156>
 8003b34:	68bb      	ldr	r3, [r7, #8]
 8003b36:	f003 0308 	and.w	r3, r3, #8
 8003b3a:	2b00      	cmp	r3, #0
 8003b3c:	d025      	beq.n	8003b8a <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	681a      	ldr	r2, [r3, #0]
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	f022 020e 	bic.w	r2, r2, #14
 8003b4c:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003b52:	f003 021c 	and.w	r2, r3, #28
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b5a:	2101      	movs	r1, #1
 8003b5c:	fa01 f202 	lsl.w	r2, r1, r2
 8003b60:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	2201      	movs	r2, #1
 8003b66:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	2201      	movs	r2, #1
 8003b6c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	2200      	movs	r2, #0
 8003b74:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003b7c:	2b00      	cmp	r3, #0
 8003b7e:	d004      	beq.n	8003b8a <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003b84:	6878      	ldr	r0, [r7, #4]
 8003b86:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8003b88:	bf00      	nop
 8003b8a:	bf00      	nop
}
 8003b8c:	3710      	adds	r7, #16
 8003b8e:	46bd      	mov	sp, r7
 8003b90:	bd80      	pop	{r7, pc}
	...

08003b94 <HAL_DMA_RegisterCallback>:
  * @param  pCallback            pointer to private callbacsk function which has pointer to
  *                               a DMA_HandleTypeDef structure as parameter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_RegisterCallback(DMA_HandleTypeDef *hdma, HAL_DMA_CallbackIDTypeDef CallbackID, void (* pCallback)(DMA_HandleTypeDef *_hdma))
{
 8003b94:	b480      	push	{r7}
 8003b96:	b087      	sub	sp, #28
 8003b98:	af00      	add	r7, sp, #0
 8003b9a:	60f8      	str	r0, [r7, #12]
 8003b9c:	460b      	mov	r3, r1
 8003b9e:	607a      	str	r2, [r7, #4]
 8003ba0:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 8003ba2:	2300      	movs	r3, #0
 8003ba4:	75fb      	strb	r3, [r7, #23]

  /* Process locked */
  __HAL_LOCK(hdma);
 8003ba6:	68fb      	ldr	r3, [r7, #12]
 8003ba8:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8003bac:	2b01      	cmp	r3, #1
 8003bae:	d101      	bne.n	8003bb4 <HAL_DMA_RegisterCallback+0x20>
 8003bb0:	2302      	movs	r3, #2
 8003bb2:	e031      	b.n	8003c18 <HAL_DMA_RegisterCallback+0x84>
 8003bb4:	68fb      	ldr	r3, [r7, #12]
 8003bb6:	2201      	movs	r2, #1
 8003bb8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8003bbc:	68fb      	ldr	r3, [r7, #12]
 8003bbe:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8003bc2:	b2db      	uxtb	r3, r3
 8003bc4:	2b01      	cmp	r3, #1
 8003bc6:	d120      	bne.n	8003c0a <HAL_DMA_RegisterCallback+0x76>
  {
    switch (CallbackID)
 8003bc8:	7afb      	ldrb	r3, [r7, #11]
 8003bca:	2b03      	cmp	r3, #3
 8003bcc:	d81a      	bhi.n	8003c04 <HAL_DMA_RegisterCallback+0x70>
 8003bce:	a201      	add	r2, pc, #4	@ (adr r2, 8003bd4 <HAL_DMA_RegisterCallback+0x40>)
 8003bd0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003bd4:	08003be5 	.word	0x08003be5
 8003bd8:	08003bed 	.word	0x08003bed
 8003bdc:	08003bf5 	.word	0x08003bf5
 8003be0:	08003bfd 	.word	0x08003bfd
    {
      case  HAL_DMA_XFER_CPLT_CB_ID:
        hdma->XferCpltCallback = pCallback;
 8003be4:	68fb      	ldr	r3, [r7, #12]
 8003be6:	687a      	ldr	r2, [r7, #4]
 8003be8:	62da      	str	r2, [r3, #44]	@ 0x2c
        break;
 8003bea:	e010      	b.n	8003c0e <HAL_DMA_RegisterCallback+0x7a>

      case  HAL_DMA_XFER_HALFCPLT_CB_ID:
        hdma->XferHalfCpltCallback = pCallback;
 8003bec:	68fb      	ldr	r3, [r7, #12]
 8003bee:	687a      	ldr	r2, [r7, #4]
 8003bf0:	631a      	str	r2, [r3, #48]	@ 0x30
        break;
 8003bf2:	e00c      	b.n	8003c0e <HAL_DMA_RegisterCallback+0x7a>

      case  HAL_DMA_XFER_ERROR_CB_ID:
        hdma->XferErrorCallback = pCallback;
 8003bf4:	68fb      	ldr	r3, [r7, #12]
 8003bf6:	687a      	ldr	r2, [r7, #4]
 8003bf8:	635a      	str	r2, [r3, #52]	@ 0x34
        break;
 8003bfa:	e008      	b.n	8003c0e <HAL_DMA_RegisterCallback+0x7a>

      case  HAL_DMA_XFER_ABORT_CB_ID:
        hdma->XferAbortCallback = pCallback;
 8003bfc:	68fb      	ldr	r3, [r7, #12]
 8003bfe:	687a      	ldr	r2, [r7, #4]
 8003c00:	639a      	str	r2, [r3, #56]	@ 0x38
        break;
 8003c02:	e004      	b.n	8003c0e <HAL_DMA_RegisterCallback+0x7a>

      default:
        status = HAL_ERROR;
 8003c04:	2301      	movs	r3, #1
 8003c06:	75fb      	strb	r3, [r7, #23]
        break;
 8003c08:	e001      	b.n	8003c0e <HAL_DMA_RegisterCallback+0x7a>
    }
  }
  else
  {
    status = HAL_ERROR;
 8003c0a:	2301      	movs	r3, #1
 8003c0c:	75fb      	strb	r3, [r7, #23]
  }

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8003c0e:	68fb      	ldr	r3, [r7, #12]
 8003c10:	2200      	movs	r2, #0
 8003c12:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return status;
 8003c16:	7dfb      	ldrb	r3, [r7, #23]
}
 8003c18:	4618      	mov	r0, r3
 8003c1a:	371c      	adds	r7, #28
 8003c1c:	46bd      	mov	sp, r7
 8003c1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c22:	4770      	bx	lr

08003c24 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003c24:	b480      	push	{r7}
 8003c26:	b085      	sub	sp, #20
 8003c28:	af00      	add	r7, sp, #0
 8003c2a:	60f8      	str	r0, [r7, #12]
 8003c2c:	60b9      	str	r1, [r7, #8]
 8003c2e:	607a      	str	r2, [r7, #4]
 8003c30:	603b      	str	r3, [r7, #0]
#if defined(DMAMUX1)
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003c32:	68fb      	ldr	r3, [r7, #12]
 8003c34:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003c36:	68fa      	ldr	r2, [r7, #12]
 8003c38:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8003c3a:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8003c3c:	68fb      	ldr	r3, [r7, #12]
 8003c3e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003c40:	2b00      	cmp	r3, #0
 8003c42:	d004      	beq.n	8003c4e <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003c44:	68fb      	ldr	r3, [r7, #12]
 8003c46:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c48:	68fa      	ldr	r2, [r7, #12]
 8003c4a:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8003c4c:	605a      	str	r2, [r3, #4]
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8003c4e:	68fb      	ldr	r3, [r7, #12]
 8003c50:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003c52:	f003 021c 	and.w	r2, r3, #28
 8003c56:	68fb      	ldr	r3, [r7, #12]
 8003c58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c5a:	2101      	movs	r1, #1
 8003c5c:	fa01 f202 	lsl.w	r2, r1, r2
 8003c60:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8003c62:	68fb      	ldr	r3, [r7, #12]
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	683a      	ldr	r2, [r7, #0]
 8003c68:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003c6a:	68fb      	ldr	r3, [r7, #12]
 8003c6c:	689b      	ldr	r3, [r3, #8]
 8003c6e:	2b10      	cmp	r3, #16
 8003c70:	d108      	bne.n	8003c84 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8003c72:	68fb      	ldr	r3, [r7, #12]
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	687a      	ldr	r2, [r7, #4]
 8003c78:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8003c7a:	68fb      	ldr	r3, [r7, #12]
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	68ba      	ldr	r2, [r7, #8]
 8003c80:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8003c82:	e007      	b.n	8003c94 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8003c84:	68fb      	ldr	r3, [r7, #12]
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	68ba      	ldr	r2, [r7, #8]
 8003c8a:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8003c8c:	68fb      	ldr	r3, [r7, #12]
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	687a      	ldr	r2, [r7, #4]
 8003c92:	60da      	str	r2, [r3, #12]
}
 8003c94:	bf00      	nop
 8003c96:	3714      	adds	r7, #20
 8003c98:	46bd      	mov	sp, r7
 8003c9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c9e:	4770      	bx	lr

08003ca0 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8003ca0:	b480      	push	{r7}
 8003ca2:	b085      	sub	sp, #20
 8003ca4:	af00      	add	r7, sp, #0
 8003ca6:	6078      	str	r0, [r7, #4]
  uint32_t channel_number;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	461a      	mov	r2, r3
 8003cae:	4b17      	ldr	r3, [pc, #92]	@ (8003d0c <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 8003cb0:	429a      	cmp	r2, r3
 8003cb2:	d80a      	bhi.n	8003cca <DMA_CalcDMAMUXChannelBaseAndMask+0x2a>
  {
    /* DMA1 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U));
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003cb8:	089b      	lsrs	r3, r3, #2
 8003cba:	009b      	lsls	r3, r3, #2
 8003cbc:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8003cc0:	f503 3302 	add.w	r3, r3, #133120	@ 0x20800
 8003cc4:	687a      	ldr	r2, [r7, #4]
 8003cc6:	6493      	str	r3, [r2, #72]	@ 0x48
 8003cc8:	e007      	b.n	8003cda <DMA_CalcDMAMUXChannelBaseAndMask+0x3a>
  }
  else
  {
    /* DMA2 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel7 + (hdma->ChannelIndex >> 2U));
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003cce:	089b      	lsrs	r3, r3, #2
 8003cd0:	009a      	lsls	r2, r3, #2
 8003cd2:	4b0f      	ldr	r3, [pc, #60]	@ (8003d10 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8003cd4:	4413      	add	r3, r2
 8003cd6:	687a      	ldr	r2, [r7, #4]
 8003cd8:	6493      	str	r3, [r2, #72]	@ 0x48
  }

  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	b2db      	uxtb	r3, r3
 8003ce0:	3b08      	subs	r3, #8
 8003ce2:	4a0c      	ldr	r2, [pc, #48]	@ (8003d14 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8003ce4:	fba2 2303 	umull	r2, r3, r2, r3
 8003ce8:	091b      	lsrs	r3, r3, #4
 8003cea:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	4a0a      	ldr	r2, [pc, #40]	@ (8003d18 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 8003cf0:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8003cf2:	68fb      	ldr	r3, [r7, #12]
 8003cf4:	f003 031f 	and.w	r3, r3, #31
 8003cf8:	2201      	movs	r2, #1
 8003cfa:	409a      	lsls	r2, r3
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8003d00:	bf00      	nop
 8003d02:	3714      	adds	r7, #20
 8003d04:	46bd      	mov	sp, r7
 8003d06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d0a:	4770      	bx	lr
 8003d0c:	40020407 	.word	0x40020407
 8003d10:	4002081c 	.word	0x4002081c
 8003d14:	cccccccd 	.word	0xcccccccd
 8003d18:	40020880 	.word	0x40020880

08003d1c <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8003d1c:	b480      	push	{r7}
 8003d1e:	b085      	sub	sp, #20
 8003d20:	af00      	add	r7, sp, #0
 8003d22:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	685b      	ldr	r3, [r3, #4]
 8003d28:	b2db      	uxtb	r3, r3
 8003d2a:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8003d2c:	68fa      	ldr	r2, [r7, #12]
 8003d2e:	4b0b      	ldr	r3, [pc, #44]	@ (8003d5c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8003d30:	4413      	add	r3, r2
 8003d32:	009b      	lsls	r3, r3, #2
 8003d34:	461a      	mov	r2, r3
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	4a08      	ldr	r2, [pc, #32]	@ (8003d60 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8003d3e:	659a      	str	r2, [r3, #88]	@ 0x58

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 8003d40:	68fb      	ldr	r3, [r7, #12]
 8003d42:	3b01      	subs	r3, #1
 8003d44:	f003 0303 	and.w	r3, r3, #3
 8003d48:	2201      	movs	r2, #1
 8003d4a:	409a      	lsls	r2, r3
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 8003d50:	bf00      	nop
 8003d52:	3714      	adds	r7, #20
 8003d54:	46bd      	mov	sp, r7
 8003d56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d5a:	4770      	bx	lr
 8003d5c:	1000823f 	.word	0x1000823f
 8003d60:	40020940 	.word	0x40020940

08003d64 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003d64:	b480      	push	{r7}
 8003d66:	b087      	sub	sp, #28
 8003d68:	af00      	add	r7, sp, #0
 8003d6a:	6078      	str	r0, [r7, #4]
 8003d6c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003d6e:	2300      	movs	r3, #0
 8003d70:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003d72:	e166      	b.n	8004042 <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8003d74:	683b      	ldr	r3, [r7, #0]
 8003d76:	681a      	ldr	r2, [r3, #0]
 8003d78:	2101      	movs	r1, #1
 8003d7a:	697b      	ldr	r3, [r7, #20]
 8003d7c:	fa01 f303 	lsl.w	r3, r1, r3
 8003d80:	4013      	ands	r3, r2
 8003d82:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003d84:	68fb      	ldr	r3, [r7, #12]
 8003d86:	2b00      	cmp	r3, #0
 8003d88:	f000 8158 	beq.w	800403c <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003d8c:	683b      	ldr	r3, [r7, #0]
 8003d8e:	685b      	ldr	r3, [r3, #4]
 8003d90:	f003 0303 	and.w	r3, r3, #3
 8003d94:	2b01      	cmp	r3, #1
 8003d96:	d005      	beq.n	8003da4 <HAL_GPIO_Init+0x40>
 8003d98:	683b      	ldr	r3, [r7, #0]
 8003d9a:	685b      	ldr	r3, [r3, #4]
 8003d9c:	f003 0303 	and.w	r3, r3, #3
 8003da0:	2b02      	cmp	r3, #2
 8003da2:	d130      	bne.n	8003e06 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	689b      	ldr	r3, [r3, #8]
 8003da8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8003daa:	697b      	ldr	r3, [r7, #20]
 8003dac:	005b      	lsls	r3, r3, #1
 8003dae:	2203      	movs	r2, #3
 8003db0:	fa02 f303 	lsl.w	r3, r2, r3
 8003db4:	43db      	mvns	r3, r3
 8003db6:	693a      	ldr	r2, [r7, #16]
 8003db8:	4013      	ands	r3, r2
 8003dba:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8003dbc:	683b      	ldr	r3, [r7, #0]
 8003dbe:	68da      	ldr	r2, [r3, #12]
 8003dc0:	697b      	ldr	r3, [r7, #20]
 8003dc2:	005b      	lsls	r3, r3, #1
 8003dc4:	fa02 f303 	lsl.w	r3, r2, r3
 8003dc8:	693a      	ldr	r2, [r7, #16]
 8003dca:	4313      	orrs	r3, r2
 8003dcc:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	693a      	ldr	r2, [r7, #16]
 8003dd2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	685b      	ldr	r3, [r3, #4]
 8003dd8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8003dda:	2201      	movs	r2, #1
 8003ddc:	697b      	ldr	r3, [r7, #20]
 8003dde:	fa02 f303 	lsl.w	r3, r2, r3
 8003de2:	43db      	mvns	r3, r3
 8003de4:	693a      	ldr	r2, [r7, #16]
 8003de6:	4013      	ands	r3, r2
 8003de8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003dea:	683b      	ldr	r3, [r7, #0]
 8003dec:	685b      	ldr	r3, [r3, #4]
 8003dee:	091b      	lsrs	r3, r3, #4
 8003df0:	f003 0201 	and.w	r2, r3, #1
 8003df4:	697b      	ldr	r3, [r7, #20]
 8003df6:	fa02 f303 	lsl.w	r3, r2, r3
 8003dfa:	693a      	ldr	r2, [r7, #16]
 8003dfc:	4313      	orrs	r3, r2
 8003dfe:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	693a      	ldr	r2, [r7, #16]
 8003e04:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003e06:	683b      	ldr	r3, [r7, #0]
 8003e08:	685b      	ldr	r3, [r3, #4]
 8003e0a:	f003 0303 	and.w	r3, r3, #3
 8003e0e:	2b03      	cmp	r3, #3
 8003e10:	d017      	beq.n	8003e42 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	68db      	ldr	r3, [r3, #12]
 8003e16:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8003e18:	697b      	ldr	r3, [r7, #20]
 8003e1a:	005b      	lsls	r3, r3, #1
 8003e1c:	2203      	movs	r2, #3
 8003e1e:	fa02 f303 	lsl.w	r3, r2, r3
 8003e22:	43db      	mvns	r3, r3
 8003e24:	693a      	ldr	r2, [r7, #16]
 8003e26:	4013      	ands	r3, r2
 8003e28:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003e2a:	683b      	ldr	r3, [r7, #0]
 8003e2c:	689a      	ldr	r2, [r3, #8]
 8003e2e:	697b      	ldr	r3, [r7, #20]
 8003e30:	005b      	lsls	r3, r3, #1
 8003e32:	fa02 f303 	lsl.w	r3, r2, r3
 8003e36:	693a      	ldr	r2, [r7, #16]
 8003e38:	4313      	orrs	r3, r2
 8003e3a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	693a      	ldr	r2, [r7, #16]
 8003e40:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003e42:	683b      	ldr	r3, [r7, #0]
 8003e44:	685b      	ldr	r3, [r3, #4]
 8003e46:	f003 0303 	and.w	r3, r3, #3
 8003e4a:	2b02      	cmp	r3, #2
 8003e4c:	d123      	bne.n	8003e96 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8003e4e:	697b      	ldr	r3, [r7, #20]
 8003e50:	08da      	lsrs	r2, r3, #3
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	3208      	adds	r2, #8
 8003e56:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003e5a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8003e5c:	697b      	ldr	r3, [r7, #20]
 8003e5e:	f003 0307 	and.w	r3, r3, #7
 8003e62:	009b      	lsls	r3, r3, #2
 8003e64:	220f      	movs	r2, #15
 8003e66:	fa02 f303 	lsl.w	r3, r2, r3
 8003e6a:	43db      	mvns	r3, r3
 8003e6c:	693a      	ldr	r2, [r7, #16]
 8003e6e:	4013      	ands	r3, r2
 8003e70:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8003e72:	683b      	ldr	r3, [r7, #0]
 8003e74:	691a      	ldr	r2, [r3, #16]
 8003e76:	697b      	ldr	r3, [r7, #20]
 8003e78:	f003 0307 	and.w	r3, r3, #7
 8003e7c:	009b      	lsls	r3, r3, #2
 8003e7e:	fa02 f303 	lsl.w	r3, r2, r3
 8003e82:	693a      	ldr	r2, [r7, #16]
 8003e84:	4313      	orrs	r3, r2
 8003e86:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8003e88:	697b      	ldr	r3, [r7, #20]
 8003e8a:	08da      	lsrs	r2, r3, #3
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	3208      	adds	r2, #8
 8003e90:	6939      	ldr	r1, [r7, #16]
 8003e92:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8003e9c:	697b      	ldr	r3, [r7, #20]
 8003e9e:	005b      	lsls	r3, r3, #1
 8003ea0:	2203      	movs	r2, #3
 8003ea2:	fa02 f303 	lsl.w	r3, r2, r3
 8003ea6:	43db      	mvns	r3, r3
 8003ea8:	693a      	ldr	r2, [r7, #16]
 8003eaa:	4013      	ands	r3, r2
 8003eac:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8003eae:	683b      	ldr	r3, [r7, #0]
 8003eb0:	685b      	ldr	r3, [r3, #4]
 8003eb2:	f003 0203 	and.w	r2, r3, #3
 8003eb6:	697b      	ldr	r3, [r7, #20]
 8003eb8:	005b      	lsls	r3, r3, #1
 8003eba:	fa02 f303 	lsl.w	r3, r2, r3
 8003ebe:	693a      	ldr	r2, [r7, #16]
 8003ec0:	4313      	orrs	r3, r2
 8003ec2:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	693a      	ldr	r2, [r7, #16]
 8003ec8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003eca:	683b      	ldr	r3, [r7, #0]
 8003ecc:	685b      	ldr	r3, [r3, #4]
 8003ece:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003ed2:	2b00      	cmp	r3, #0
 8003ed4:	f000 80b2 	beq.w	800403c <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003ed8:	4b61      	ldr	r3, [pc, #388]	@ (8004060 <HAL_GPIO_Init+0x2fc>)
 8003eda:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003edc:	4a60      	ldr	r2, [pc, #384]	@ (8004060 <HAL_GPIO_Init+0x2fc>)
 8003ede:	f043 0301 	orr.w	r3, r3, #1
 8003ee2:	6613      	str	r3, [r2, #96]	@ 0x60
 8003ee4:	4b5e      	ldr	r3, [pc, #376]	@ (8004060 <HAL_GPIO_Init+0x2fc>)
 8003ee6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003ee8:	f003 0301 	and.w	r3, r3, #1
 8003eec:	60bb      	str	r3, [r7, #8]
 8003eee:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8003ef0:	4a5c      	ldr	r2, [pc, #368]	@ (8004064 <HAL_GPIO_Init+0x300>)
 8003ef2:	697b      	ldr	r3, [r7, #20]
 8003ef4:	089b      	lsrs	r3, r3, #2
 8003ef6:	3302      	adds	r3, #2
 8003ef8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003efc:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8003efe:	697b      	ldr	r3, [r7, #20]
 8003f00:	f003 0303 	and.w	r3, r3, #3
 8003f04:	009b      	lsls	r3, r3, #2
 8003f06:	220f      	movs	r2, #15
 8003f08:	fa02 f303 	lsl.w	r3, r2, r3
 8003f0c:	43db      	mvns	r3, r3
 8003f0e:	693a      	ldr	r2, [r7, #16]
 8003f10:	4013      	ands	r3, r2
 8003f12:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8003f1a:	d02b      	beq.n	8003f74 <HAL_GPIO_Init+0x210>
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	4a52      	ldr	r2, [pc, #328]	@ (8004068 <HAL_GPIO_Init+0x304>)
 8003f20:	4293      	cmp	r3, r2
 8003f22:	d025      	beq.n	8003f70 <HAL_GPIO_Init+0x20c>
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	4a51      	ldr	r2, [pc, #324]	@ (800406c <HAL_GPIO_Init+0x308>)
 8003f28:	4293      	cmp	r3, r2
 8003f2a:	d01f      	beq.n	8003f6c <HAL_GPIO_Init+0x208>
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	4a50      	ldr	r2, [pc, #320]	@ (8004070 <HAL_GPIO_Init+0x30c>)
 8003f30:	4293      	cmp	r3, r2
 8003f32:	d019      	beq.n	8003f68 <HAL_GPIO_Init+0x204>
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	4a4f      	ldr	r2, [pc, #316]	@ (8004074 <HAL_GPIO_Init+0x310>)
 8003f38:	4293      	cmp	r3, r2
 8003f3a:	d013      	beq.n	8003f64 <HAL_GPIO_Init+0x200>
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	4a4e      	ldr	r2, [pc, #312]	@ (8004078 <HAL_GPIO_Init+0x314>)
 8003f40:	4293      	cmp	r3, r2
 8003f42:	d00d      	beq.n	8003f60 <HAL_GPIO_Init+0x1fc>
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	4a4d      	ldr	r2, [pc, #308]	@ (800407c <HAL_GPIO_Init+0x318>)
 8003f48:	4293      	cmp	r3, r2
 8003f4a:	d007      	beq.n	8003f5c <HAL_GPIO_Init+0x1f8>
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	4a4c      	ldr	r2, [pc, #304]	@ (8004080 <HAL_GPIO_Init+0x31c>)
 8003f50:	4293      	cmp	r3, r2
 8003f52:	d101      	bne.n	8003f58 <HAL_GPIO_Init+0x1f4>
 8003f54:	2307      	movs	r3, #7
 8003f56:	e00e      	b.n	8003f76 <HAL_GPIO_Init+0x212>
 8003f58:	2308      	movs	r3, #8
 8003f5a:	e00c      	b.n	8003f76 <HAL_GPIO_Init+0x212>
 8003f5c:	2306      	movs	r3, #6
 8003f5e:	e00a      	b.n	8003f76 <HAL_GPIO_Init+0x212>
 8003f60:	2305      	movs	r3, #5
 8003f62:	e008      	b.n	8003f76 <HAL_GPIO_Init+0x212>
 8003f64:	2304      	movs	r3, #4
 8003f66:	e006      	b.n	8003f76 <HAL_GPIO_Init+0x212>
 8003f68:	2303      	movs	r3, #3
 8003f6a:	e004      	b.n	8003f76 <HAL_GPIO_Init+0x212>
 8003f6c:	2302      	movs	r3, #2
 8003f6e:	e002      	b.n	8003f76 <HAL_GPIO_Init+0x212>
 8003f70:	2301      	movs	r3, #1
 8003f72:	e000      	b.n	8003f76 <HAL_GPIO_Init+0x212>
 8003f74:	2300      	movs	r3, #0
 8003f76:	697a      	ldr	r2, [r7, #20]
 8003f78:	f002 0203 	and.w	r2, r2, #3
 8003f7c:	0092      	lsls	r2, r2, #2
 8003f7e:	4093      	lsls	r3, r2
 8003f80:	693a      	ldr	r2, [r7, #16]
 8003f82:	4313      	orrs	r3, r2
 8003f84:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8003f86:	4937      	ldr	r1, [pc, #220]	@ (8004064 <HAL_GPIO_Init+0x300>)
 8003f88:	697b      	ldr	r3, [r7, #20]
 8003f8a:	089b      	lsrs	r3, r3, #2
 8003f8c:	3302      	adds	r3, #2
 8003f8e:	693a      	ldr	r2, [r7, #16]
 8003f90:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003f94:	4b3b      	ldr	r3, [pc, #236]	@ (8004084 <HAL_GPIO_Init+0x320>)
 8003f96:	689b      	ldr	r3, [r3, #8]
 8003f98:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003f9a:	68fb      	ldr	r3, [r7, #12]
 8003f9c:	43db      	mvns	r3, r3
 8003f9e:	693a      	ldr	r2, [r7, #16]
 8003fa0:	4013      	ands	r3, r2
 8003fa2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003fa4:	683b      	ldr	r3, [r7, #0]
 8003fa6:	685b      	ldr	r3, [r3, #4]
 8003fa8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003fac:	2b00      	cmp	r3, #0
 8003fae:	d003      	beq.n	8003fb8 <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 8003fb0:	693a      	ldr	r2, [r7, #16]
 8003fb2:	68fb      	ldr	r3, [r7, #12]
 8003fb4:	4313      	orrs	r3, r2
 8003fb6:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8003fb8:	4a32      	ldr	r2, [pc, #200]	@ (8004084 <HAL_GPIO_Init+0x320>)
 8003fba:	693b      	ldr	r3, [r7, #16]
 8003fbc:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8003fbe:	4b31      	ldr	r3, [pc, #196]	@ (8004084 <HAL_GPIO_Init+0x320>)
 8003fc0:	68db      	ldr	r3, [r3, #12]
 8003fc2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003fc4:	68fb      	ldr	r3, [r7, #12]
 8003fc6:	43db      	mvns	r3, r3
 8003fc8:	693a      	ldr	r2, [r7, #16]
 8003fca:	4013      	ands	r3, r2
 8003fcc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003fce:	683b      	ldr	r3, [r7, #0]
 8003fd0:	685b      	ldr	r3, [r3, #4]
 8003fd2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003fd6:	2b00      	cmp	r3, #0
 8003fd8:	d003      	beq.n	8003fe2 <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 8003fda:	693a      	ldr	r2, [r7, #16]
 8003fdc:	68fb      	ldr	r3, [r7, #12]
 8003fde:	4313      	orrs	r3, r2
 8003fe0:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8003fe2:	4a28      	ldr	r2, [pc, #160]	@ (8004084 <HAL_GPIO_Init+0x320>)
 8003fe4:	693b      	ldr	r3, [r7, #16]
 8003fe6:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8003fe8:	4b26      	ldr	r3, [pc, #152]	@ (8004084 <HAL_GPIO_Init+0x320>)
 8003fea:	685b      	ldr	r3, [r3, #4]
 8003fec:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003fee:	68fb      	ldr	r3, [r7, #12]
 8003ff0:	43db      	mvns	r3, r3
 8003ff2:	693a      	ldr	r2, [r7, #16]
 8003ff4:	4013      	ands	r3, r2
 8003ff6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003ff8:	683b      	ldr	r3, [r7, #0]
 8003ffa:	685b      	ldr	r3, [r3, #4]
 8003ffc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004000:	2b00      	cmp	r3, #0
 8004002:	d003      	beq.n	800400c <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 8004004:	693a      	ldr	r2, [r7, #16]
 8004006:	68fb      	ldr	r3, [r7, #12]
 8004008:	4313      	orrs	r3, r2
 800400a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800400c:	4a1d      	ldr	r2, [pc, #116]	@ (8004084 <HAL_GPIO_Init+0x320>)
 800400e:	693b      	ldr	r3, [r7, #16]
 8004010:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8004012:	4b1c      	ldr	r3, [pc, #112]	@ (8004084 <HAL_GPIO_Init+0x320>)
 8004014:	681b      	ldr	r3, [r3, #0]
 8004016:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004018:	68fb      	ldr	r3, [r7, #12]
 800401a:	43db      	mvns	r3, r3
 800401c:	693a      	ldr	r2, [r7, #16]
 800401e:	4013      	ands	r3, r2
 8004020:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8004022:	683b      	ldr	r3, [r7, #0]
 8004024:	685b      	ldr	r3, [r3, #4]
 8004026:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800402a:	2b00      	cmp	r3, #0
 800402c:	d003      	beq.n	8004036 <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 800402e:	693a      	ldr	r2, [r7, #16]
 8004030:	68fb      	ldr	r3, [r7, #12]
 8004032:	4313      	orrs	r3, r2
 8004034:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8004036:	4a13      	ldr	r2, [pc, #76]	@ (8004084 <HAL_GPIO_Init+0x320>)
 8004038:	693b      	ldr	r3, [r7, #16]
 800403a:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800403c:	697b      	ldr	r3, [r7, #20]
 800403e:	3301      	adds	r3, #1
 8004040:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004042:	683b      	ldr	r3, [r7, #0]
 8004044:	681a      	ldr	r2, [r3, #0]
 8004046:	697b      	ldr	r3, [r7, #20]
 8004048:	fa22 f303 	lsr.w	r3, r2, r3
 800404c:	2b00      	cmp	r3, #0
 800404e:	f47f ae91 	bne.w	8003d74 <HAL_GPIO_Init+0x10>
  }
}
 8004052:	bf00      	nop
 8004054:	bf00      	nop
 8004056:	371c      	adds	r7, #28
 8004058:	46bd      	mov	sp, r7
 800405a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800405e:	4770      	bx	lr
 8004060:	40021000 	.word	0x40021000
 8004064:	40010000 	.word	0x40010000
 8004068:	48000400 	.word	0x48000400
 800406c:	48000800 	.word	0x48000800
 8004070:	48000c00 	.word	0x48000c00
 8004074:	48001000 	.word	0x48001000
 8004078:	48001400 	.word	0x48001400
 800407c:	48001800 	.word	0x48001800
 8004080:	48001c00 	.word	0x48001c00
 8004084:	40010400 	.word	0x40010400

08004088 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004088:	b480      	push	{r7}
 800408a:	b083      	sub	sp, #12
 800408c:	af00      	add	r7, sp, #0
 800408e:	6078      	str	r0, [r7, #4]
 8004090:	460b      	mov	r3, r1
 8004092:	807b      	strh	r3, [r7, #2]
 8004094:	4613      	mov	r3, r2
 8004096:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004098:	787b      	ldrb	r3, [r7, #1]
 800409a:	2b00      	cmp	r3, #0
 800409c:	d003      	beq.n	80040a6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800409e:	887a      	ldrh	r2, [r7, #2]
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80040a4:	e002      	b.n	80040ac <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80040a6:	887a      	ldrh	r2, [r7, #2]
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80040ac:	bf00      	nop
 80040ae:	370c      	adds	r7, #12
 80040b0:	46bd      	mov	sp, r7
 80040b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040b6:	4770      	bx	lr

080040b8 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80040b8:	b480      	push	{r7}
 80040ba:	b085      	sub	sp, #20
 80040bc:	af00      	add	r7, sp, #0
 80040be:	6078      	str	r0, [r7, #4]
 80040c0:	460b      	mov	r3, r1
 80040c2:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	695b      	ldr	r3, [r3, #20]
 80040c8:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80040ca:	887a      	ldrh	r2, [r7, #2]
 80040cc:	68fb      	ldr	r3, [r7, #12]
 80040ce:	4013      	ands	r3, r2
 80040d0:	041a      	lsls	r2, r3, #16
 80040d2:	68fb      	ldr	r3, [r7, #12]
 80040d4:	43d9      	mvns	r1, r3
 80040d6:	887b      	ldrh	r3, [r7, #2]
 80040d8:	400b      	ands	r3, r1
 80040da:	431a      	orrs	r2, r3
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	619a      	str	r2, [r3, #24]
}
 80040e0:	bf00      	nop
 80040e2:	3714      	adds	r7, #20
 80040e4:	46bd      	mov	sp, r7
 80040e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040ea:	4770      	bx	lr

080040ec <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80040ec:	b580      	push	{r7, lr}
 80040ee:	b082      	sub	sp, #8
 80040f0:	af00      	add	r7, sp, #0
 80040f2:	4603      	mov	r3, r0
 80040f4:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80040f6:	4b08      	ldr	r3, [pc, #32]	@ (8004118 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80040f8:	695a      	ldr	r2, [r3, #20]
 80040fa:	88fb      	ldrh	r3, [r7, #6]
 80040fc:	4013      	ands	r3, r2
 80040fe:	2b00      	cmp	r3, #0
 8004100:	d006      	beq.n	8004110 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8004102:	4a05      	ldr	r2, [pc, #20]	@ (8004118 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004104:	88fb      	ldrh	r3, [r7, #6]
 8004106:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8004108:	88fb      	ldrh	r3, [r7, #6]
 800410a:	4618      	mov	r0, r3
 800410c:	f7fc fc1e 	bl	800094c <HAL_GPIO_EXTI_Callback>
  }
}
 8004110:	bf00      	nop
 8004112:	3708      	adds	r7, #8
 8004114:	46bd      	mov	sp, r7
 8004116:	bd80      	pop	{r7, pc}
 8004118:	40010400 	.word	0x40010400

0800411c <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 800411c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800411e:	b08f      	sub	sp, #60	@ 0x3c
 8004120:	af0a      	add	r7, sp, #40	@ 0x28
 8004122:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	2b00      	cmp	r3, #0
 8004128:	d101      	bne.n	800412e <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 800412a:	2301      	movs	r3, #1
 800412c:	e116      	b.n	800435c <HAL_PCD_Init+0x240>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	f893 34bd 	ldrb.w	r3, [r3, #1213]	@ 0x4bd
 800413a:	b2db      	uxtb	r3, r3
 800413c:	2b00      	cmp	r3, #0
 800413e:	d106      	bne.n	800414e <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	2200      	movs	r2, #0
 8004144:	f883 24bc 	strb.w	r2, [r3, #1212]	@ 0x4bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8004148:	6878      	ldr	r0, [r7, #4]
 800414a:	f009 f8ff 	bl	800d34c <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	2203      	movs	r2, #3
 8004152:	f883 24bd 	strb.w	r2, [r3, #1213]	@ 0x4bd

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8004156:	68bb      	ldr	r3, [r7, #8]
 8004158:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800415a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800415e:	2b00      	cmp	r3, #0
 8004160:	d102      	bne.n	8004168 <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	2200      	movs	r2, #0
 8004166:	60da      	str	r2, [r3, #12]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	4618      	mov	r0, r3
 800416e:	f005 fd56 	bl	8009c1e <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	681b      	ldr	r3, [r3, #0]
 8004176:	603b      	str	r3, [r7, #0]
 8004178:	687e      	ldr	r6, [r7, #4]
 800417a:	466d      	mov	r5, sp
 800417c:	f106 0410 	add.w	r4, r6, #16
 8004180:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8004182:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8004184:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8004186:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8004188:	e894 0003 	ldmia.w	r4, {r0, r1}
 800418c:	e885 0003 	stmia.w	r5, {r0, r1}
 8004190:	1d33      	adds	r3, r6, #4
 8004192:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004194:	6838      	ldr	r0, [r7, #0]
 8004196:	f005 fc69 	bl	8009a6c <USB_CoreInit>
 800419a:	4603      	mov	r3, r0
 800419c:	2b00      	cmp	r3, #0
 800419e:	d005      	beq.n	80041ac <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	2202      	movs	r2, #2
 80041a4:	f883 24bd 	strb.w	r2, [r3, #1213]	@ 0x4bd
    return HAL_ERROR;
 80041a8:	2301      	movs	r3, #1
 80041aa:	e0d7      	b.n	800435c <HAL_PCD_Init+0x240>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	2100      	movs	r1, #0
 80041b2:	4618      	mov	r0, r3
 80041b4:	f005 fd44 	bl	8009c40 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80041b8:	2300      	movs	r3, #0
 80041ba:	73fb      	strb	r3, [r7, #15]
 80041bc:	e04a      	b.n	8004254 <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 80041be:	7bfa      	ldrb	r2, [r7, #15]
 80041c0:	6879      	ldr	r1, [r7, #4]
 80041c2:	4613      	mov	r3, r2
 80041c4:	00db      	lsls	r3, r3, #3
 80041c6:	4413      	add	r3, r2
 80041c8:	009b      	lsls	r3, r3, #2
 80041ca:	440b      	add	r3, r1
 80041cc:	333d      	adds	r3, #61	@ 0x3d
 80041ce:	2201      	movs	r2, #1
 80041d0:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 80041d2:	7bfa      	ldrb	r2, [r7, #15]
 80041d4:	6879      	ldr	r1, [r7, #4]
 80041d6:	4613      	mov	r3, r2
 80041d8:	00db      	lsls	r3, r3, #3
 80041da:	4413      	add	r3, r2
 80041dc:	009b      	lsls	r3, r3, #2
 80041de:	440b      	add	r3, r1
 80041e0:	333c      	adds	r3, #60	@ 0x3c
 80041e2:	7bfa      	ldrb	r2, [r7, #15]
 80041e4:	701a      	strb	r2, [r3, #0]
#if defined (USB_OTG_FS)
    hpcd->IN_ep[i].tx_fifo_num = i;
 80041e6:	7bfa      	ldrb	r2, [r7, #15]
 80041e8:	7bfb      	ldrb	r3, [r7, #15]
 80041ea:	b298      	uxth	r0, r3
 80041ec:	6879      	ldr	r1, [r7, #4]
 80041ee:	4613      	mov	r3, r2
 80041f0:	00db      	lsls	r3, r3, #3
 80041f2:	4413      	add	r3, r2
 80041f4:	009b      	lsls	r3, r3, #2
 80041f6:	440b      	add	r3, r1
 80041f8:	3356      	adds	r3, #86	@ 0x56
 80041fa:	4602      	mov	r2, r0
 80041fc:	801a      	strh	r2, [r3, #0]
#endif /* defined (USB_OTG_FS) */
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80041fe:	7bfa      	ldrb	r2, [r7, #15]
 8004200:	6879      	ldr	r1, [r7, #4]
 8004202:	4613      	mov	r3, r2
 8004204:	00db      	lsls	r3, r3, #3
 8004206:	4413      	add	r3, r2
 8004208:	009b      	lsls	r3, r3, #2
 800420a:	440b      	add	r3, r1
 800420c:	3340      	adds	r3, #64	@ 0x40
 800420e:	2200      	movs	r2, #0
 8004210:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8004212:	7bfa      	ldrb	r2, [r7, #15]
 8004214:	6879      	ldr	r1, [r7, #4]
 8004216:	4613      	mov	r3, r2
 8004218:	00db      	lsls	r3, r3, #3
 800421a:	4413      	add	r3, r2
 800421c:	009b      	lsls	r3, r3, #2
 800421e:	440b      	add	r3, r1
 8004220:	3344      	adds	r3, #68	@ 0x44
 8004222:	2200      	movs	r2, #0
 8004224:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8004226:	7bfa      	ldrb	r2, [r7, #15]
 8004228:	6879      	ldr	r1, [r7, #4]
 800422a:	4613      	mov	r3, r2
 800422c:	00db      	lsls	r3, r3, #3
 800422e:	4413      	add	r3, r2
 8004230:	009b      	lsls	r3, r3, #2
 8004232:	440b      	add	r3, r1
 8004234:	3348      	adds	r3, #72	@ 0x48
 8004236:	2200      	movs	r2, #0
 8004238:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 800423a:	7bfa      	ldrb	r2, [r7, #15]
 800423c:	6879      	ldr	r1, [r7, #4]
 800423e:	4613      	mov	r3, r2
 8004240:	00db      	lsls	r3, r3, #3
 8004242:	4413      	add	r3, r2
 8004244:	009b      	lsls	r3, r3, #2
 8004246:	440b      	add	r3, r1
 8004248:	334c      	adds	r3, #76	@ 0x4c
 800424a:	2200      	movs	r2, #0
 800424c:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800424e:	7bfb      	ldrb	r3, [r7, #15]
 8004250:	3301      	adds	r3, #1
 8004252:	73fb      	strb	r3, [r7, #15]
 8004254:	7bfa      	ldrb	r2, [r7, #15]
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	685b      	ldr	r3, [r3, #4]
 800425a:	429a      	cmp	r2, r3
 800425c:	d3af      	bcc.n	80041be <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800425e:	2300      	movs	r3, #0
 8004260:	73fb      	strb	r3, [r7, #15]
 8004262:	e044      	b.n	80042ee <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8004264:	7bfa      	ldrb	r2, [r7, #15]
 8004266:	6879      	ldr	r1, [r7, #4]
 8004268:	4613      	mov	r3, r2
 800426a:	00db      	lsls	r3, r3, #3
 800426c:	4413      	add	r3, r2
 800426e:	009b      	lsls	r3, r3, #2
 8004270:	440b      	add	r3, r1
 8004272:	f203 237d 	addw	r3, r3, #637	@ 0x27d
 8004276:	2200      	movs	r2, #0
 8004278:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 800427a:	7bfa      	ldrb	r2, [r7, #15]
 800427c:	6879      	ldr	r1, [r7, #4]
 800427e:	4613      	mov	r3, r2
 8004280:	00db      	lsls	r3, r3, #3
 8004282:	4413      	add	r3, r2
 8004284:	009b      	lsls	r3, r3, #2
 8004286:	440b      	add	r3, r1
 8004288:	f503 731f 	add.w	r3, r3, #636	@ 0x27c
 800428c:	7bfa      	ldrb	r2, [r7, #15]
 800428e:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8004290:	7bfa      	ldrb	r2, [r7, #15]
 8004292:	6879      	ldr	r1, [r7, #4]
 8004294:	4613      	mov	r3, r2
 8004296:	00db      	lsls	r3, r3, #3
 8004298:	4413      	add	r3, r2
 800429a:	009b      	lsls	r3, r3, #2
 800429c:	440b      	add	r3, r1
 800429e:	f503 7320 	add.w	r3, r3, #640	@ 0x280
 80042a2:	2200      	movs	r2, #0
 80042a4:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80042a6:	7bfa      	ldrb	r2, [r7, #15]
 80042a8:	6879      	ldr	r1, [r7, #4]
 80042aa:	4613      	mov	r3, r2
 80042ac:	00db      	lsls	r3, r3, #3
 80042ae:	4413      	add	r3, r2
 80042b0:	009b      	lsls	r3, r3, #2
 80042b2:	440b      	add	r3, r1
 80042b4:	f503 7321 	add.w	r3, r3, #644	@ 0x284
 80042b8:	2200      	movs	r2, #0
 80042ba:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80042bc:	7bfa      	ldrb	r2, [r7, #15]
 80042be:	6879      	ldr	r1, [r7, #4]
 80042c0:	4613      	mov	r3, r2
 80042c2:	00db      	lsls	r3, r3, #3
 80042c4:	4413      	add	r3, r2
 80042c6:	009b      	lsls	r3, r3, #2
 80042c8:	440b      	add	r3, r1
 80042ca:	f503 7322 	add.w	r3, r3, #648	@ 0x288
 80042ce:	2200      	movs	r2, #0
 80042d0:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 80042d2:	7bfa      	ldrb	r2, [r7, #15]
 80042d4:	6879      	ldr	r1, [r7, #4]
 80042d6:	4613      	mov	r3, r2
 80042d8:	00db      	lsls	r3, r3, #3
 80042da:	4413      	add	r3, r2
 80042dc:	009b      	lsls	r3, r3, #2
 80042de:	440b      	add	r3, r1
 80042e0:	f503 7323 	add.w	r3, r3, #652	@ 0x28c
 80042e4:	2200      	movs	r2, #0
 80042e6:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80042e8:	7bfb      	ldrb	r3, [r7, #15]
 80042ea:	3301      	adds	r3, #1
 80042ec:	73fb      	strb	r3, [r7, #15]
 80042ee:	7bfa      	ldrb	r2, [r7, #15]
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	685b      	ldr	r3, [r3, #4]
 80042f4:	429a      	cmp	r2, r3
 80042f6:	d3b5      	bcc.n	8004264 <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	603b      	str	r3, [r7, #0]
 80042fe:	687e      	ldr	r6, [r7, #4]
 8004300:	466d      	mov	r5, sp
 8004302:	f106 0410 	add.w	r4, r6, #16
 8004306:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8004308:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800430a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800430c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800430e:	e894 0003 	ldmia.w	r4, {r0, r1}
 8004312:	e885 0003 	stmia.w	r5, {r0, r1}
 8004316:	1d33      	adds	r3, r6, #4
 8004318:	cb0e      	ldmia	r3, {r1, r2, r3}
 800431a:	6838      	ldr	r0, [r7, #0]
 800431c:	f005 fcdc 	bl	8009cd8 <USB_DevInit>
 8004320:	4603      	mov	r3, r0
 8004322:	2b00      	cmp	r3, #0
 8004324:	d005      	beq.n	8004332 <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	2202      	movs	r2, #2
 800432a:	f883 24bd 	strb.w	r2, [r3, #1213]	@ 0x4bd
    return HAL_ERROR;
 800432e:	2301      	movs	r3, #1
 8004330:	e014      	b.n	800435c <HAL_PCD_Init+0x240>
  }

  hpcd->USB_Address = 0U;
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	2200      	movs	r2, #0
 8004336:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	2201      	movs	r2, #1
 800433e:	f883 24bd 	strb.w	r2, [r3, #1213]	@ 0x4bd

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004346:	2b01      	cmp	r3, #1
 8004348:	d102      	bne.n	8004350 <HAL_PCD_Init+0x234>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 800434a:	6878      	ldr	r0, [r7, #4]
 800434c:	f001 f86a 	bl	8005424 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	4618      	mov	r0, r3
 8004356:	f006 fc8a 	bl	800ac6e <USB_DevDisconnect>

  return HAL_OK;
 800435a:	2300      	movs	r3, #0
}
 800435c:	4618      	mov	r0, r3
 800435e:	3714      	adds	r7, #20
 8004360:	46bd      	mov	sp, r7
 8004362:	bdf0      	pop	{r4, r5, r6, r7, pc}

08004364 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8004364:	b580      	push	{r7, lr}
 8004366:	b084      	sub	sp, #16
 8004368:	af00      	add	r7, sp, #0
 800436a:	6078      	str	r0, [r7, #4]
#if defined (USB_OTG_FS)
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	60fb      	str	r3, [r7, #12]
#endif /* defined (USB_OTG_FS) */

  __HAL_LOCK(hpcd);
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	f893 34bc 	ldrb.w	r3, [r3, #1212]	@ 0x4bc
 8004378:	2b01      	cmp	r3, #1
 800437a:	d101      	bne.n	8004380 <HAL_PCD_Start+0x1c>
 800437c:	2302      	movs	r3, #2
 800437e:	e01c      	b.n	80043ba <HAL_PCD_Start+0x56>
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	2201      	movs	r2, #1
 8004384:	f883 24bc 	strb.w	r2, [r3, #1212]	@ 0x4bc
#if defined (USB_OTG_FS)
  if (hpcd->Init.battery_charging_enable == 1U)
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800438c:	2b01      	cmp	r3, #1
 800438e:	d105      	bne.n	800439c <HAL_PCD_Start+0x38>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8004390:	68fb      	ldr	r3, [r7, #12]
 8004392:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004394:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8004398:	68fb      	ldr	r3, [r7, #12]
 800439a:	639a      	str	r2, [r3, #56]	@ 0x38
  }
#endif /* defined (USB_OTG_FS) */
  __HAL_PCD_ENABLE(hpcd);
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	681b      	ldr	r3, [r3, #0]
 80043a0:	4618      	mov	r0, r3
 80043a2:	f005 fc2b 	bl	8009bfc <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	4618      	mov	r0, r3
 80043ac:	f006 fc3e 	bl	800ac2c <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	2200      	movs	r2, #0
 80043b4:	f883 24bc 	strb.w	r2, [r3, #1212]	@ 0x4bc

  return HAL_OK;
 80043b8:	2300      	movs	r3, #0
}
 80043ba:	4618      	mov	r0, r3
 80043bc:	3710      	adds	r7, #16
 80043be:	46bd      	mov	sp, r7
 80043c0:	bd80      	pop	{r7, pc}

080043c2 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 80043c2:	b590      	push	{r4, r7, lr}
 80043c4:	b08d      	sub	sp, #52	@ 0x34
 80043c6:	af00      	add	r7, sp, #0
 80043c8:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80043d0:	6a3b      	ldr	r3, [r7, #32]
 80043d2:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	4618      	mov	r0, r3
 80043da:	f006 fcfc 	bl	800add6 <USB_GetMode>
 80043de:	4603      	mov	r3, r0
 80043e0:	2b00      	cmp	r3, #0
 80043e2:	f040 847e 	bne.w	8004ce2 <HAL_PCD_IRQHandler+0x920>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	4618      	mov	r0, r3
 80043ec:	f006 fc60 	bl	800acb0 <USB_ReadInterrupts>
 80043f0:	4603      	mov	r3, r0
 80043f2:	2b00      	cmp	r3, #0
 80043f4:	f000 8474 	beq.w	8004ce0 <HAL_PCD_IRQHandler+0x91e>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 80043f8:	69fb      	ldr	r3, [r7, #28]
 80043fa:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80043fe:	689b      	ldr	r3, [r3, #8]
 8004400:	0a1b      	lsrs	r3, r3, #8
 8004402:	f3c3 020d 	ubfx	r2, r3, #0, #14
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	f8c3 24fc 	str.w	r2, [r3, #1276]	@ 0x4fc

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	681b      	ldr	r3, [r3, #0]
 8004410:	4618      	mov	r0, r3
 8004412:	f006 fc4d 	bl	800acb0 <USB_ReadInterrupts>
 8004416:	4603      	mov	r3, r0
 8004418:	f003 0302 	and.w	r3, r3, #2
 800441c:	2b02      	cmp	r3, #2
 800441e:	d107      	bne.n	8004430 <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	681b      	ldr	r3, [r3, #0]
 8004424:	695a      	ldr	r2, [r3, #20]
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	f002 0202 	and.w	r2, r2, #2
 800442e:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	4618      	mov	r0, r3
 8004436:	f006 fc3b 	bl	800acb0 <USB_ReadInterrupts>
 800443a:	4603      	mov	r3, r0
 800443c:	f003 0310 	and.w	r3, r3, #16
 8004440:	2b10      	cmp	r3, #16
 8004442:	d161      	bne.n	8004508 <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	699a      	ldr	r2, [r3, #24]
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	681b      	ldr	r3, [r3, #0]
 800444e:	f022 0210 	bic.w	r2, r2, #16
 8004452:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 8004454:	6a3b      	ldr	r3, [r7, #32]
 8004456:	6a1b      	ldr	r3, [r3, #32]
 8004458:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 800445a:	69bb      	ldr	r3, [r7, #24]
 800445c:	f003 020f 	and.w	r2, r3, #15
 8004460:	4613      	mov	r3, r2
 8004462:	00db      	lsls	r3, r3, #3
 8004464:	4413      	add	r3, r2
 8004466:	009b      	lsls	r3, r3, #2
 8004468:	f503 731e 	add.w	r3, r3, #632	@ 0x278
 800446c:	687a      	ldr	r2, [r7, #4]
 800446e:	4413      	add	r3, r2
 8004470:	3304      	adds	r3, #4
 8004472:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8004474:	69bb      	ldr	r3, [r7, #24]
 8004476:	0c5b      	lsrs	r3, r3, #17
 8004478:	f003 030f 	and.w	r3, r3, #15
 800447c:	2b02      	cmp	r3, #2
 800447e:	d124      	bne.n	80044ca <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 8004480:	69ba      	ldr	r2, [r7, #24]
 8004482:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 8004486:	4013      	ands	r3, r2
 8004488:	2b00      	cmp	r3, #0
 800448a:	d035      	beq.n	80044f8 <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 800448c:	697b      	ldr	r3, [r7, #20]
 800448e:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 8004490:	69bb      	ldr	r3, [r7, #24]
 8004492:	091b      	lsrs	r3, r3, #4
 8004494:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8004496:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800449a:	b29b      	uxth	r3, r3
 800449c:	461a      	mov	r2, r3
 800449e:	6a38      	ldr	r0, [r7, #32]
 80044a0:	f006 fa72 	bl	800a988 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80044a4:	697b      	ldr	r3, [r7, #20]
 80044a6:	68da      	ldr	r2, [r3, #12]
 80044a8:	69bb      	ldr	r3, [r7, #24]
 80044aa:	091b      	lsrs	r3, r3, #4
 80044ac:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80044b0:	441a      	add	r2, r3
 80044b2:	697b      	ldr	r3, [r7, #20]
 80044b4:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80044b6:	697b      	ldr	r3, [r7, #20]
 80044b8:	695a      	ldr	r2, [r3, #20]
 80044ba:	69bb      	ldr	r3, [r7, #24]
 80044bc:	091b      	lsrs	r3, r3, #4
 80044be:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80044c2:	441a      	add	r2, r3
 80044c4:	697b      	ldr	r3, [r7, #20]
 80044c6:	615a      	str	r2, [r3, #20]
 80044c8:	e016      	b.n	80044f8 <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 80044ca:	69bb      	ldr	r3, [r7, #24]
 80044cc:	0c5b      	lsrs	r3, r3, #17
 80044ce:	f003 030f 	and.w	r3, r3, #15
 80044d2:	2b06      	cmp	r3, #6
 80044d4:	d110      	bne.n	80044f8 <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	f203 43c4 	addw	r3, r3, #1220	@ 0x4c4
 80044dc:	2208      	movs	r2, #8
 80044de:	4619      	mov	r1, r3
 80044e0:	6a38      	ldr	r0, [r7, #32]
 80044e2:	f006 fa51 	bl	800a988 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80044e6:	697b      	ldr	r3, [r7, #20]
 80044e8:	695a      	ldr	r2, [r3, #20]
 80044ea:	69bb      	ldr	r3, [r7, #24]
 80044ec:	091b      	lsrs	r3, r3, #4
 80044ee:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80044f2:	441a      	add	r2, r3
 80044f4:	697b      	ldr	r3, [r7, #20]
 80044f6:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	699a      	ldr	r2, [r3, #24]
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	f042 0210 	orr.w	r2, r2, #16
 8004506:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	681b      	ldr	r3, [r3, #0]
 800450c:	4618      	mov	r0, r3
 800450e:	f006 fbcf 	bl	800acb0 <USB_ReadInterrupts>
 8004512:	4603      	mov	r3, r0
 8004514:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004518:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800451c:	f040 80a7 	bne.w	800466e <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 8004520:	2300      	movs	r3, #0
 8004522:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	4618      	mov	r0, r3
 800452a:	f006 fbd4 	bl	800acd6 <USB_ReadDevAllOutEpInterrupt>
 800452e:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 8004530:	e099      	b.n	8004666 <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 8004532:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004534:	f003 0301 	and.w	r3, r3, #1
 8004538:	2b00      	cmp	r3, #0
 800453a:	f000 808e 	beq.w	800465a <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	681b      	ldr	r3, [r3, #0]
 8004542:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004544:	b2d2      	uxtb	r2, r2
 8004546:	4611      	mov	r1, r2
 8004548:	4618      	mov	r0, r3
 800454a:	f006 fbf8 	bl	800ad3e <USB_ReadDevOutEPInterrupt>
 800454e:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8004550:	693b      	ldr	r3, [r7, #16]
 8004552:	f003 0301 	and.w	r3, r3, #1
 8004556:	2b00      	cmp	r3, #0
 8004558:	d00c      	beq.n	8004574 <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 800455a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800455c:	015a      	lsls	r2, r3, #5
 800455e:	69fb      	ldr	r3, [r7, #28]
 8004560:	4413      	add	r3, r2
 8004562:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004566:	461a      	mov	r2, r3
 8004568:	2301      	movs	r3, #1
 800456a:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 800456c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800456e:	6878      	ldr	r0, [r7, #4]
 8004570:	f000 fe7e 	bl	8005270 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8004574:	693b      	ldr	r3, [r7, #16]
 8004576:	f003 0308 	and.w	r3, r3, #8
 800457a:	2b00      	cmp	r3, #0
 800457c:	d00c      	beq.n	8004598 <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 800457e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004580:	015a      	lsls	r2, r3, #5
 8004582:	69fb      	ldr	r3, [r7, #28]
 8004584:	4413      	add	r3, r2
 8004586:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800458a:	461a      	mov	r2, r3
 800458c:	2308      	movs	r3, #8
 800458e:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8004590:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004592:	6878      	ldr	r0, [r7, #4]
 8004594:	f000 feba 	bl	800530c <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8004598:	693b      	ldr	r3, [r7, #16]
 800459a:	f003 0310 	and.w	r3, r3, #16
 800459e:	2b00      	cmp	r3, #0
 80045a0:	d008      	beq.n	80045b4 <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 80045a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80045a4:	015a      	lsls	r2, r3, #5
 80045a6:	69fb      	ldr	r3, [r7, #28]
 80045a8:	4413      	add	r3, r2
 80045aa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80045ae:	461a      	mov	r2, r3
 80045b0:	2310      	movs	r3, #16
 80045b2:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 80045b4:	693b      	ldr	r3, [r7, #16]
 80045b6:	f003 0302 	and.w	r3, r3, #2
 80045ba:	2b00      	cmp	r3, #0
 80045bc:	d030      	beq.n	8004620 <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 80045be:	6a3b      	ldr	r3, [r7, #32]
 80045c0:	695b      	ldr	r3, [r3, #20]
 80045c2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80045c6:	2b80      	cmp	r3, #128	@ 0x80
 80045c8:	d109      	bne.n	80045de <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 80045ca:	69fb      	ldr	r3, [r7, #28]
 80045cc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80045d0:	685b      	ldr	r3, [r3, #4]
 80045d2:	69fa      	ldr	r2, [r7, #28]
 80045d4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80045d8:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80045dc:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 80045de:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80045e0:	4613      	mov	r3, r2
 80045e2:	00db      	lsls	r3, r3, #3
 80045e4:	4413      	add	r3, r2
 80045e6:	009b      	lsls	r3, r3, #2
 80045e8:	f503 731e 	add.w	r3, r3, #632	@ 0x278
 80045ec:	687a      	ldr	r2, [r7, #4]
 80045ee:	4413      	add	r3, r2
 80045f0:	3304      	adds	r3, #4
 80045f2:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 80045f4:	697b      	ldr	r3, [r7, #20]
 80045f6:	78db      	ldrb	r3, [r3, #3]
 80045f8:	2b01      	cmp	r3, #1
 80045fa:	d108      	bne.n	800460e <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 80045fc:	697b      	ldr	r3, [r7, #20]
 80045fe:	2200      	movs	r2, #0
 8004600:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8004602:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004604:	b2db      	uxtb	r3, r3
 8004606:	4619      	mov	r1, r3
 8004608:	6878      	ldr	r0, [r7, #4]
 800460a:	f008 fff5 	bl	800d5f8 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 800460e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004610:	015a      	lsls	r2, r3, #5
 8004612:	69fb      	ldr	r3, [r7, #28]
 8004614:	4413      	add	r3, r2
 8004616:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800461a:	461a      	mov	r2, r3
 800461c:	2302      	movs	r3, #2
 800461e:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8004620:	693b      	ldr	r3, [r7, #16]
 8004622:	f003 0320 	and.w	r3, r3, #32
 8004626:	2b00      	cmp	r3, #0
 8004628:	d008      	beq.n	800463c <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800462a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800462c:	015a      	lsls	r2, r3, #5
 800462e:	69fb      	ldr	r3, [r7, #28]
 8004630:	4413      	add	r3, r2
 8004632:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004636:	461a      	mov	r2, r3
 8004638:	2320      	movs	r3, #32
 800463a:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 800463c:	693b      	ldr	r3, [r7, #16]
 800463e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004642:	2b00      	cmp	r3, #0
 8004644:	d009      	beq.n	800465a <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8004646:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004648:	015a      	lsls	r2, r3, #5
 800464a:	69fb      	ldr	r3, [r7, #28]
 800464c:	4413      	add	r3, r2
 800464e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004652:	461a      	mov	r2, r3
 8004654:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8004658:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 800465a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800465c:	3301      	adds	r3, #1
 800465e:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8004660:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004662:	085b      	lsrs	r3, r3, #1
 8004664:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8004666:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004668:	2b00      	cmp	r3, #0
 800466a:	f47f af62 	bne.w	8004532 <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	681b      	ldr	r3, [r3, #0]
 8004672:	4618      	mov	r0, r3
 8004674:	f006 fb1c 	bl	800acb0 <USB_ReadInterrupts>
 8004678:	4603      	mov	r3, r0
 800467a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800467e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004682:	f040 80a4 	bne.w	80047ce <HAL_PCD_IRQHandler+0x40c>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	681b      	ldr	r3, [r3, #0]
 800468a:	4618      	mov	r0, r3
 800468c:	f006 fb3d 	bl	800ad0a <USB_ReadDevAllInEpInterrupt>
 8004690:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 8004692:	2300      	movs	r3, #0
 8004694:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 8004696:	e096      	b.n	80047c6 <HAL_PCD_IRQHandler+0x404>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8004698:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800469a:	f003 0301 	and.w	r3, r3, #1
 800469e:	2b00      	cmp	r3, #0
 80046a0:	f000 808b 	beq.w	80047ba <HAL_PCD_IRQHandler+0x3f8>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80046aa:	b2d2      	uxtb	r2, r2
 80046ac:	4611      	mov	r1, r2
 80046ae:	4618      	mov	r0, r3
 80046b0:	f006 fb63 	bl	800ad7a <USB_ReadDevInEPInterrupt>
 80046b4:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 80046b6:	693b      	ldr	r3, [r7, #16]
 80046b8:	f003 0301 	and.w	r3, r3, #1
 80046bc:	2b00      	cmp	r3, #0
 80046be:	d020      	beq.n	8004702 <HAL_PCD_IRQHandler+0x340>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80046c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80046c2:	f003 030f 	and.w	r3, r3, #15
 80046c6:	2201      	movs	r2, #1
 80046c8:	fa02 f303 	lsl.w	r3, r2, r3
 80046cc:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80046ce:	69fb      	ldr	r3, [r7, #28]
 80046d0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80046d4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80046d6:	68fb      	ldr	r3, [r7, #12]
 80046d8:	43db      	mvns	r3, r3
 80046da:	69f9      	ldr	r1, [r7, #28]
 80046dc:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80046e0:	4013      	ands	r3, r2
 80046e2:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 80046e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80046e6:	015a      	lsls	r2, r3, #5
 80046e8:	69fb      	ldr	r3, [r7, #28]
 80046ea:	4413      	add	r3, r2
 80046ec:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80046f0:	461a      	mov	r2, r3
 80046f2:	2301      	movs	r3, #1
 80046f4:	6093      	str	r3, [r2, #8]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 80046f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80046f8:	b2db      	uxtb	r3, r3
 80046fa:	4619      	mov	r1, r3
 80046fc:	6878      	ldr	r0, [r7, #4]
 80046fe:	f008 fee6 	bl	800d4ce <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8004702:	693b      	ldr	r3, [r7, #16]
 8004704:	f003 0308 	and.w	r3, r3, #8
 8004708:	2b00      	cmp	r3, #0
 800470a:	d008      	beq.n	800471e <HAL_PCD_IRQHandler+0x35c>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 800470c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800470e:	015a      	lsls	r2, r3, #5
 8004710:	69fb      	ldr	r3, [r7, #28]
 8004712:	4413      	add	r3, r2
 8004714:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004718:	461a      	mov	r2, r3
 800471a:	2308      	movs	r3, #8
 800471c:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 800471e:	693b      	ldr	r3, [r7, #16]
 8004720:	f003 0310 	and.w	r3, r3, #16
 8004724:	2b00      	cmp	r3, #0
 8004726:	d008      	beq.n	800473a <HAL_PCD_IRQHandler+0x378>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8004728:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800472a:	015a      	lsls	r2, r3, #5
 800472c:	69fb      	ldr	r3, [r7, #28]
 800472e:	4413      	add	r3, r2
 8004730:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004734:	461a      	mov	r2, r3
 8004736:	2310      	movs	r3, #16
 8004738:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 800473a:	693b      	ldr	r3, [r7, #16]
 800473c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004740:	2b00      	cmp	r3, #0
 8004742:	d008      	beq.n	8004756 <HAL_PCD_IRQHandler+0x394>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8004744:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004746:	015a      	lsls	r2, r3, #5
 8004748:	69fb      	ldr	r3, [r7, #28]
 800474a:	4413      	add	r3, r2
 800474c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004750:	461a      	mov	r2, r3
 8004752:	2340      	movs	r3, #64	@ 0x40
 8004754:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8004756:	693b      	ldr	r3, [r7, #16]
 8004758:	f003 0302 	and.w	r3, r3, #2
 800475c:	2b00      	cmp	r3, #0
 800475e:	d023      	beq.n	80047a8 <HAL_PCD_IRQHandler+0x3e6>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 8004760:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004762:	6a38      	ldr	r0, [r7, #32]
 8004764:	f005 fbfa 	bl	8009f5c <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 8004768:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800476a:	4613      	mov	r3, r2
 800476c:	00db      	lsls	r3, r3, #3
 800476e:	4413      	add	r3, r2
 8004770:	009b      	lsls	r3, r3, #2
 8004772:	3338      	adds	r3, #56	@ 0x38
 8004774:	687a      	ldr	r2, [r7, #4]
 8004776:	4413      	add	r3, r2
 8004778:	3304      	adds	r3, #4
 800477a:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 800477c:	697b      	ldr	r3, [r7, #20]
 800477e:	78db      	ldrb	r3, [r3, #3]
 8004780:	2b01      	cmp	r3, #1
 8004782:	d108      	bne.n	8004796 <HAL_PCD_IRQHandler+0x3d4>
            {
              ep->is_iso_incomplete = 0U;
 8004784:	697b      	ldr	r3, [r7, #20]
 8004786:	2200      	movs	r2, #0
 8004788:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 800478a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800478c:	b2db      	uxtb	r3, r3
 800478e:	4619      	mov	r1, r3
 8004790:	6878      	ldr	r0, [r7, #4]
 8004792:	f008 ff43 	bl	800d61c <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8004796:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004798:	015a      	lsls	r2, r3, #5
 800479a:	69fb      	ldr	r3, [r7, #28]
 800479c:	4413      	add	r3, r2
 800479e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80047a2:	461a      	mov	r2, r3
 80047a4:	2302      	movs	r3, #2
 80047a6:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 80047a8:	693b      	ldr	r3, [r7, #16]
 80047aa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80047ae:	2b00      	cmp	r3, #0
 80047b0:	d003      	beq.n	80047ba <HAL_PCD_IRQHandler+0x3f8>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 80047b2:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80047b4:	6878      	ldr	r0, [r7, #4]
 80047b6:	f000 fcd2 	bl	800515e <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 80047ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80047bc:	3301      	adds	r3, #1
 80047be:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 80047c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80047c2:	085b      	lsrs	r3, r3, #1
 80047c4:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 80047c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80047c8:	2b00      	cmp	r3, #0
 80047ca:	f47f af65 	bne.w	8004698 <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	681b      	ldr	r3, [r3, #0]
 80047d2:	4618      	mov	r0, r3
 80047d4:	f006 fa6c 	bl	800acb0 <USB_ReadInterrupts>
 80047d8:	4603      	mov	r3, r0
 80047da:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80047de:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80047e2:	d122      	bne.n	800482a <HAL_PCD_IRQHandler+0x468>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 80047e4:	69fb      	ldr	r3, [r7, #28]
 80047e6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80047ea:	685b      	ldr	r3, [r3, #4]
 80047ec:	69fa      	ldr	r2, [r7, #28]
 80047ee:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80047f2:	f023 0301 	bic.w	r3, r3, #1
 80047f6:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	f893 34f4 	ldrb.w	r3, [r3, #1268]	@ 0x4f4
 80047fe:	2b01      	cmp	r3, #1
 8004800:	d108      	bne.n	8004814 <HAL_PCD_IRQHandler+0x452>
      {
        hpcd->LPM_State = LPM_L0;
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	2200      	movs	r2, #0
 8004806:	f883 24f4 	strb.w	r2, [r3, #1268]	@ 0x4f4

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 800480a:	2100      	movs	r1, #0
 800480c:	6878      	ldr	r0, [r7, #4]
 800480e:	f009 f977 	bl	800db00 <HAL_PCDEx_LPM_Callback>
 8004812:	e002      	b.n	800481a <HAL_PCD_IRQHandler+0x458>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8004814:	6878      	ldr	r0, [r7, #4]
 8004816:	f008 fec7 	bl	800d5a8 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	695a      	ldr	r2, [r3, #20]
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	681b      	ldr	r3, [r3, #0]
 8004824:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 8004828:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	4618      	mov	r0, r3
 8004830:	f006 fa3e 	bl	800acb0 <USB_ReadInterrupts>
 8004834:	4603      	mov	r3, r0
 8004836:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800483a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800483e:	d112      	bne.n	8004866 <HAL_PCD_IRQHandler+0x4a4>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8004840:	69fb      	ldr	r3, [r7, #28]
 8004842:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004846:	689b      	ldr	r3, [r3, #8]
 8004848:	f003 0301 	and.w	r3, r3, #1
 800484c:	2b01      	cmp	r3, #1
 800484e:	d102      	bne.n	8004856 <HAL_PCD_IRQHandler+0x494>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8004850:	6878      	ldr	r0, [r7, #4]
 8004852:	f008 fe83 	bl	800d55c <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	695a      	ldr	r2, [r3, #20]
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	681b      	ldr	r3, [r3, #0]
 8004860:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 8004864:	615a      	str	r2, [r3, #20]
    }

    /* Handle LPM Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT))
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	4618      	mov	r0, r3
 800486c:	f006 fa20 	bl	800acb0 <USB_ReadInterrupts>
 8004870:	4603      	mov	r3, r0
 8004872:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004876:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800487a:	d121      	bne.n	80048c0 <HAL_PCD_IRQHandler+0x4fe>
    {
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT);
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	681b      	ldr	r3, [r3, #0]
 8004880:	695a      	ldr	r2, [r3, #20]
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	681b      	ldr	r3, [r3, #0]
 8004886:	f002 6200 	and.w	r2, r2, #134217728	@ 0x8000000
 800488a:	615a      	str	r2, [r3, #20]

      if (hpcd->LPM_State == LPM_L0)
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	f893 34f4 	ldrb.w	r3, [r3, #1268]	@ 0x4f4
 8004892:	2b00      	cmp	r3, #0
 8004894:	d111      	bne.n	80048ba <HAL_PCD_IRQHandler+0x4f8>
      {
        hpcd->LPM_State = LPM_L1;
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	2201      	movs	r2, #1
 800489a:	f883 24f4 	strb.w	r2, [r3, #1268]	@ 0x4f4
        hpcd->BESL = (hpcd->Instance->GLPMCFG & USB_OTG_GLPMCFG_BESL) >> 2U;
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	681b      	ldr	r3, [r3, #0]
 80048a2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80048a4:	089b      	lsrs	r3, r3, #2
 80048a6:	f003 020f 	and.w	r2, r3, #15
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	f8c3 24f8 	str.w	r2, [r3, #1272]	@ 0x4f8

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 80048b0:	2101      	movs	r1, #1
 80048b2:	6878      	ldr	r0, [r7, #4]
 80048b4:	f009 f924 	bl	800db00 <HAL_PCDEx_LPM_Callback>
 80048b8:	e002      	b.n	80048c0 <HAL_PCD_IRQHandler+0x4fe>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 80048ba:	6878      	ldr	r0, [r7, #4]
 80048bc:	f008 fe4e 	bl	800d55c <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	4618      	mov	r0, r3
 80048c6:	f006 f9f3 	bl	800acb0 <USB_ReadInterrupts>
 80048ca:	4603      	mov	r3, r0
 80048cc:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80048d0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80048d4:	f040 80b5 	bne.w	8004a42 <HAL_PCD_IRQHandler+0x680>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 80048d8:	69fb      	ldr	r3, [r7, #28]
 80048da:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80048de:	685b      	ldr	r3, [r3, #4]
 80048e0:	69fa      	ldr	r2, [r7, #28]
 80048e2:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80048e6:	f023 0301 	bic.w	r3, r3, #1
 80048ea:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	2110      	movs	r1, #16
 80048f2:	4618      	mov	r0, r3
 80048f4:	f005 fb32 	bl	8009f5c <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80048f8:	2300      	movs	r3, #0
 80048fa:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80048fc:	e046      	b.n	800498c <HAL_PCD_IRQHandler+0x5ca>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 80048fe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004900:	015a      	lsls	r2, r3, #5
 8004902:	69fb      	ldr	r3, [r7, #28]
 8004904:	4413      	add	r3, r2
 8004906:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800490a:	461a      	mov	r2, r3
 800490c:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8004910:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8004912:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004914:	015a      	lsls	r2, r3, #5
 8004916:	69fb      	ldr	r3, [r7, #28]
 8004918:	4413      	add	r3, r2
 800491a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800491e:	681b      	ldr	r3, [r3, #0]
 8004920:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004922:	0151      	lsls	r1, r2, #5
 8004924:	69fa      	ldr	r2, [r7, #28]
 8004926:	440a      	add	r2, r1
 8004928:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800492c:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8004930:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8004932:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004934:	015a      	lsls	r2, r3, #5
 8004936:	69fb      	ldr	r3, [r7, #28]
 8004938:	4413      	add	r3, r2
 800493a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800493e:	461a      	mov	r2, r3
 8004940:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8004944:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8004946:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004948:	015a      	lsls	r2, r3, #5
 800494a:	69fb      	ldr	r3, [r7, #28]
 800494c:	4413      	add	r3, r2
 800494e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004952:	681b      	ldr	r3, [r3, #0]
 8004954:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004956:	0151      	lsls	r1, r2, #5
 8004958:	69fa      	ldr	r2, [r7, #28]
 800495a:	440a      	add	r2, r1
 800495c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8004960:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8004964:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8004966:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004968:	015a      	lsls	r2, r3, #5
 800496a:	69fb      	ldr	r3, [r7, #28]
 800496c:	4413      	add	r3, r2
 800496e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004972:	681b      	ldr	r3, [r3, #0]
 8004974:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004976:	0151      	lsls	r1, r2, #5
 8004978:	69fa      	ldr	r2, [r7, #28]
 800497a:	440a      	add	r2, r1
 800497c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8004980:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8004984:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004986:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004988:	3301      	adds	r3, #1
 800498a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	685b      	ldr	r3, [r3, #4]
 8004990:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004992:	429a      	cmp	r2, r3
 8004994:	d3b3      	bcc.n	80048fe <HAL_PCD_IRQHandler+0x53c>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8004996:	69fb      	ldr	r3, [r7, #28]
 8004998:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800499c:	69db      	ldr	r3, [r3, #28]
 800499e:	69fa      	ldr	r2, [r7, #28]
 80049a0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80049a4:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 80049a8:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80049ae:	2b00      	cmp	r3, #0
 80049b0:	d016      	beq.n	80049e0 <HAL_PCD_IRQHandler+0x61e>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 80049b2:	69fb      	ldr	r3, [r7, #28]
 80049b4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80049b8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80049bc:	69fa      	ldr	r2, [r7, #28]
 80049be:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80049c2:	f043 030b 	orr.w	r3, r3, #11
 80049c6:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 80049ca:	69fb      	ldr	r3, [r7, #28]
 80049cc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80049d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80049d2:	69fa      	ldr	r2, [r7, #28]
 80049d4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80049d8:	f043 030b 	orr.w	r3, r3, #11
 80049dc:	6453      	str	r3, [r2, #68]	@ 0x44
 80049de:	e015      	b.n	8004a0c <HAL_PCD_IRQHandler+0x64a>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 80049e0:	69fb      	ldr	r3, [r7, #28]
 80049e2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80049e6:	695b      	ldr	r3, [r3, #20]
 80049e8:	69fa      	ldr	r2, [r7, #28]
 80049ea:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80049ee:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80049f2:	f043 032b 	orr.w	r3, r3, #43	@ 0x2b
 80049f6:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 80049f8:	69fb      	ldr	r3, [r7, #28]
 80049fa:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80049fe:	691b      	ldr	r3, [r3, #16]
 8004a00:	69fa      	ldr	r2, [r7, #28]
 8004a02:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004a06:	f043 030b 	orr.w	r3, r3, #11
 8004a0a:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8004a0c:	69fb      	ldr	r3, [r7, #28]
 8004a0e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004a12:	681b      	ldr	r3, [r3, #0]
 8004a14:	69fa      	ldr	r2, [r7, #28]
 8004a16:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004a1a:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8004a1e:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t *)hpcd->Setup);
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	681a      	ldr	r2, [r3, #0]
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	f203 43c4 	addw	r3, r3, #1220	@ 0x4c4
 8004a2a:	4619      	mov	r1, r3
 8004a2c:	4610      	mov	r0, r2
 8004a2e:	f006 fa03 	bl	800ae38 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	681b      	ldr	r3, [r3, #0]
 8004a36:	695a      	ldr	r2, [r3, #20]
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	681b      	ldr	r3, [r3, #0]
 8004a3c:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 8004a40:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	681b      	ldr	r3, [r3, #0]
 8004a46:	4618      	mov	r0, r3
 8004a48:	f006 f932 	bl	800acb0 <USB_ReadInterrupts>
 8004a4c:	4603      	mov	r3, r0
 8004a4e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004a52:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004a56:	d124      	bne.n	8004aa2 <HAL_PCD_IRQHandler+0x6e0>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	681b      	ldr	r3, [r3, #0]
 8004a5c:	4618      	mov	r0, r3
 8004a5e:	f006 f9c8 	bl	800adf2 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	681b      	ldr	r3, [r3, #0]
 8004a66:	4618      	mov	r0, r3
 8004a68:	f005 faf5 	bl	800a056 <USB_GetDevSpeed>
 8004a6c:	4603      	mov	r3, r0
 8004a6e:	461a      	mov	r2, r3
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	611a      	str	r2, [r3, #16]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	681c      	ldr	r4, [r3, #0]
 8004a78:	f001 fbbc 	bl	80061f4 <HAL_RCC_GetHCLKFreq>
 8004a7c:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	691b      	ldr	r3, [r3, #16]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8004a82:	b2db      	uxtb	r3, r3
 8004a84:	461a      	mov	r2, r3
 8004a86:	4620      	mov	r0, r4
 8004a88:	f005 f81c 	bl	8009ac4 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8004a8c:	6878      	ldr	r0, [r7, #4]
 8004a8e:	f008 fd46 	bl	800d51e <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	681b      	ldr	r3, [r3, #0]
 8004a96:	695a      	ldr	r2, [r3, #20]
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	681b      	ldr	r3, [r3, #0]
 8004a9c:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 8004aa0:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	4618      	mov	r0, r3
 8004aa8:	f006 f902 	bl	800acb0 <USB_ReadInterrupts>
 8004aac:	4603      	mov	r3, r0
 8004aae:	f003 0308 	and.w	r3, r3, #8
 8004ab2:	2b08      	cmp	r3, #8
 8004ab4:	d10a      	bne.n	8004acc <HAL_PCD_IRQHandler+0x70a>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8004ab6:	6878      	ldr	r0, [r7, #4]
 8004ab8:	f008 fd23 	bl	800d502 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	681b      	ldr	r3, [r3, #0]
 8004ac0:	695a      	ldr	r2, [r3, #20]
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	681b      	ldr	r3, [r3, #0]
 8004ac6:	f002 0208 	and.w	r2, r2, #8
 8004aca:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	4618      	mov	r0, r3
 8004ad2:	f006 f8ed 	bl	800acb0 <USB_ReadInterrupts>
 8004ad6:	4603      	mov	r3, r0
 8004ad8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004adc:	2b80      	cmp	r3, #128	@ 0x80
 8004ade:	d122      	bne.n	8004b26 <HAL_PCD_IRQHandler+0x764>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 8004ae0:	6a3b      	ldr	r3, [r7, #32]
 8004ae2:	699b      	ldr	r3, [r3, #24]
 8004ae4:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004ae8:	6a3b      	ldr	r3, [r7, #32]
 8004aea:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004aec:	2301      	movs	r3, #1
 8004aee:	627b      	str	r3, [r7, #36]	@ 0x24
 8004af0:	e014      	b.n	8004b1c <HAL_PCD_IRQHandler+0x75a>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 8004af2:	6879      	ldr	r1, [r7, #4]
 8004af4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004af6:	4613      	mov	r3, r2
 8004af8:	00db      	lsls	r3, r3, #3
 8004afa:	4413      	add	r3, r2
 8004afc:	009b      	lsls	r3, r3, #2
 8004afe:	440b      	add	r3, r1
 8004b00:	f203 237f 	addw	r3, r3, #639	@ 0x27f
 8004b04:	781b      	ldrb	r3, [r3, #0]
 8004b06:	2b01      	cmp	r3, #1
 8004b08:	d105      	bne.n	8004b16 <HAL_PCD_IRQHandler+0x754>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 8004b0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b0c:	b2db      	uxtb	r3, r3
 8004b0e:	4619      	mov	r1, r3
 8004b10:	6878      	ldr	r0, [r7, #4]
 8004b12:	f000 faf3 	bl	80050fc <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004b16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b18:	3301      	adds	r3, #1
 8004b1a:	627b      	str	r3, [r7, #36]	@ 0x24
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	685b      	ldr	r3, [r3, #4]
 8004b20:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004b22:	429a      	cmp	r2, r3
 8004b24:	d3e5      	bcc.n	8004af2 <HAL_PCD_IRQHandler+0x730>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	4618      	mov	r0, r3
 8004b2c:	f006 f8c0 	bl	800acb0 <USB_ReadInterrupts>
 8004b30:	4603      	mov	r3, r0
 8004b32:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004b36:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004b3a:	d13b      	bne.n	8004bb4 <HAL_PCD_IRQHandler+0x7f2>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004b3c:	2301      	movs	r3, #1
 8004b3e:	627b      	str	r3, [r7, #36]	@ 0x24
 8004b40:	e02b      	b.n	8004b9a <HAL_PCD_IRQHandler+0x7d8>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 8004b42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b44:	015a      	lsls	r2, r3, #5
 8004b46:	69fb      	ldr	r3, [r7, #28]
 8004b48:	4413      	add	r3, r2
 8004b4a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8004b52:	6879      	ldr	r1, [r7, #4]
 8004b54:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004b56:	4613      	mov	r3, r2
 8004b58:	00db      	lsls	r3, r3, #3
 8004b5a:	4413      	add	r3, r2
 8004b5c:	009b      	lsls	r3, r3, #2
 8004b5e:	440b      	add	r3, r1
 8004b60:	3340      	adds	r3, #64	@ 0x40
 8004b62:	781b      	ldrb	r3, [r3, #0]
 8004b64:	2b01      	cmp	r3, #1
 8004b66:	d115      	bne.n	8004b94 <HAL_PCD_IRQHandler+0x7d2>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 8004b68:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8004b6a:	2b00      	cmp	r3, #0
 8004b6c:	da12      	bge.n	8004b94 <HAL_PCD_IRQHandler+0x7d2>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 8004b6e:	6879      	ldr	r1, [r7, #4]
 8004b70:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004b72:	4613      	mov	r3, r2
 8004b74:	00db      	lsls	r3, r3, #3
 8004b76:	4413      	add	r3, r2
 8004b78:	009b      	lsls	r3, r3, #2
 8004b7a:	440b      	add	r3, r1
 8004b7c:	333f      	adds	r3, #63	@ 0x3f
 8004b7e:	2201      	movs	r2, #1
 8004b80:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 8004b82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b84:	b2db      	uxtb	r3, r3
 8004b86:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8004b8a:	b2db      	uxtb	r3, r3
 8004b8c:	4619      	mov	r1, r3
 8004b8e:	6878      	ldr	r0, [r7, #4]
 8004b90:	f000 fab4 	bl	80050fc <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004b94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b96:	3301      	adds	r3, #1
 8004b98:	627b      	str	r3, [r7, #36]	@ 0x24
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	685b      	ldr	r3, [r3, #4]
 8004b9e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004ba0:	429a      	cmp	r2, r3
 8004ba2:	d3ce      	bcc.n	8004b42 <HAL_PCD_IRQHandler+0x780>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	681b      	ldr	r3, [r3, #0]
 8004ba8:	695a      	ldr	r2, [r3, #20]
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	681b      	ldr	r3, [r3, #0]
 8004bae:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 8004bb2:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	681b      	ldr	r3, [r3, #0]
 8004bb8:	4618      	mov	r0, r3
 8004bba:	f006 f879 	bl	800acb0 <USB_ReadInterrupts>
 8004bbe:	4603      	mov	r3, r0
 8004bc0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004bc4:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004bc8:	d155      	bne.n	8004c76 <HAL_PCD_IRQHandler+0x8b4>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004bca:	2301      	movs	r3, #1
 8004bcc:	627b      	str	r3, [r7, #36]	@ 0x24
 8004bce:	e045      	b.n	8004c5c <HAL_PCD_IRQHandler+0x89a>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 8004bd0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004bd2:	015a      	lsls	r2, r3, #5
 8004bd4:	69fb      	ldr	r3, [r7, #28]
 8004bd6:	4413      	add	r3, r2
 8004bd8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004bdc:	681b      	ldr	r3, [r3, #0]
 8004bde:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8004be0:	6879      	ldr	r1, [r7, #4]
 8004be2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004be4:	4613      	mov	r3, r2
 8004be6:	00db      	lsls	r3, r3, #3
 8004be8:	4413      	add	r3, r2
 8004bea:	009b      	lsls	r3, r3, #2
 8004bec:	440b      	add	r3, r1
 8004bee:	f503 7320 	add.w	r3, r3, #640	@ 0x280
 8004bf2:	781b      	ldrb	r3, [r3, #0]
 8004bf4:	2b01      	cmp	r3, #1
 8004bf6:	d12e      	bne.n	8004c56 <HAL_PCD_IRQHandler+0x894>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8004bf8:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8004bfa:	2b00      	cmp	r3, #0
 8004bfc:	da2b      	bge.n	8004c56 <HAL_PCD_IRQHandler+0x894>
            ((RegVal & (0x1U << 16)) == (hpcd->FrameNumber & 0x1U)))
 8004bfe:	69bb      	ldr	r3, [r7, #24]
 8004c00:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	f8d3 34fc 	ldr.w	r3, [r3, #1276]	@ 0x4fc
 8004c0a:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8004c0e:	429a      	cmp	r2, r3
 8004c10:	d121      	bne.n	8004c56 <HAL_PCD_IRQHandler+0x894>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 8004c12:	6879      	ldr	r1, [r7, #4]
 8004c14:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004c16:	4613      	mov	r3, r2
 8004c18:	00db      	lsls	r3, r3, #3
 8004c1a:	4413      	add	r3, r2
 8004c1c:	009b      	lsls	r3, r3, #2
 8004c1e:	440b      	add	r3, r1
 8004c20:	f203 237f 	addw	r3, r3, #639	@ 0x27f
 8004c24:	2201      	movs	r2, #1
 8004c26:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 8004c28:	6a3b      	ldr	r3, [r7, #32]
 8004c2a:	699b      	ldr	r3, [r3, #24]
 8004c2c:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8004c30:	6a3b      	ldr	r3, [r7, #32]
 8004c32:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 8004c34:	6a3b      	ldr	r3, [r7, #32]
 8004c36:	695b      	ldr	r3, [r3, #20]
 8004c38:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004c3c:	2b00      	cmp	r3, #0
 8004c3e:	d10a      	bne.n	8004c56 <HAL_PCD_IRQHandler+0x894>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 8004c40:	69fb      	ldr	r3, [r7, #28]
 8004c42:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004c46:	685b      	ldr	r3, [r3, #4]
 8004c48:	69fa      	ldr	r2, [r7, #28]
 8004c4a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004c4e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004c52:	6053      	str	r3, [r2, #4]
            break;
 8004c54:	e007      	b.n	8004c66 <HAL_PCD_IRQHandler+0x8a4>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004c56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c58:	3301      	adds	r3, #1
 8004c5a:	627b      	str	r3, [r7, #36]	@ 0x24
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	685b      	ldr	r3, [r3, #4]
 8004c60:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004c62:	429a      	cmp	r2, r3
 8004c64:	d3b4      	bcc.n	8004bd0 <HAL_PCD_IRQHandler+0x80e>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	681b      	ldr	r3, [r3, #0]
 8004c6a:	695a      	ldr	r2, [r3, #20]
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	681b      	ldr	r3, [r3, #0]
 8004c70:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 8004c74:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	681b      	ldr	r3, [r3, #0]
 8004c7a:	4618      	mov	r0, r3
 8004c7c:	f006 f818 	bl	800acb0 <USB_ReadInterrupts>
 8004c80:	4603      	mov	r3, r0
 8004c82:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8004c86:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004c8a:	d10a      	bne.n	8004ca2 <HAL_PCD_IRQHandler+0x8e0>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8004c8c:	6878      	ldr	r0, [r7, #4]
 8004c8e:	f008 fcd7 	bl	800d640 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	681b      	ldr	r3, [r3, #0]
 8004c96:	695a      	ldr	r2, [r3, #20]
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	681b      	ldr	r3, [r3, #0]
 8004c9c:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8004ca0:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	681b      	ldr	r3, [r3, #0]
 8004ca6:	4618      	mov	r0, r3
 8004ca8:	f006 f802 	bl	800acb0 <USB_ReadInterrupts>
 8004cac:	4603      	mov	r3, r0
 8004cae:	f003 0304 	and.w	r3, r3, #4
 8004cb2:	2b04      	cmp	r3, #4
 8004cb4:	d115      	bne.n	8004ce2 <HAL_PCD_IRQHandler+0x920>
    {
      RegVal = hpcd->Instance->GOTGINT;
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	681b      	ldr	r3, [r3, #0]
 8004cba:	685b      	ldr	r3, [r3, #4]
 8004cbc:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8004cbe:	69bb      	ldr	r3, [r7, #24]
 8004cc0:	f003 0304 	and.w	r3, r3, #4
 8004cc4:	2b00      	cmp	r3, #0
 8004cc6:	d002      	beq.n	8004cce <HAL_PCD_IRQHandler+0x90c>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8004cc8:	6878      	ldr	r0, [r7, #4]
 8004cca:	f008 fcc7 	bl	800d65c <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	681b      	ldr	r3, [r3, #0]
 8004cd2:	6859      	ldr	r1, [r3, #4]
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	69ba      	ldr	r2, [r7, #24]
 8004cda:	430a      	orrs	r2, r1
 8004cdc:	605a      	str	r2, [r3, #4]
 8004cde:	e000      	b.n	8004ce2 <HAL_PCD_IRQHandler+0x920>
      return;
 8004ce0:	bf00      	nop
    }
  }
}
 8004ce2:	3734      	adds	r7, #52	@ 0x34
 8004ce4:	46bd      	mov	sp, r7
 8004ce6:	bd90      	pop	{r4, r7, pc}

08004ce8 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8004ce8:	b580      	push	{r7, lr}
 8004cea:	b082      	sub	sp, #8
 8004cec:	af00      	add	r7, sp, #0
 8004cee:	6078      	str	r0, [r7, #4]
 8004cf0:	460b      	mov	r3, r1
 8004cf2:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	f893 34bc 	ldrb.w	r3, [r3, #1212]	@ 0x4bc
 8004cfa:	2b01      	cmp	r3, #1
 8004cfc:	d101      	bne.n	8004d02 <HAL_PCD_SetAddress+0x1a>
 8004cfe:	2302      	movs	r3, #2
 8004d00:	e013      	b.n	8004d2a <HAL_PCD_SetAddress+0x42>
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	2201      	movs	r2, #1
 8004d06:	f883 24bc 	strb.w	r2, [r3, #1212]	@ 0x4bc
  hpcd->USB_Address = address;
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	78fa      	ldrb	r2, [r7, #3]
 8004d0e:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	681b      	ldr	r3, [r3, #0]
 8004d16:	78fa      	ldrb	r2, [r7, #3]
 8004d18:	4611      	mov	r1, r2
 8004d1a:	4618      	mov	r0, r3
 8004d1c:	f005 ff60 	bl	800abe0 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	2200      	movs	r2, #0
 8004d24:	f883 24bc 	strb.w	r2, [r3, #1212]	@ 0x4bc

  return HAL_OK;
 8004d28:	2300      	movs	r3, #0
}
 8004d2a:	4618      	mov	r0, r3
 8004d2c:	3708      	adds	r7, #8
 8004d2e:	46bd      	mov	sp, r7
 8004d30:	bd80      	pop	{r7, pc}

08004d32 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8004d32:	b580      	push	{r7, lr}
 8004d34:	b084      	sub	sp, #16
 8004d36:	af00      	add	r7, sp, #0
 8004d38:	6078      	str	r0, [r7, #4]
 8004d3a:	4608      	mov	r0, r1
 8004d3c:	4611      	mov	r1, r2
 8004d3e:	461a      	mov	r2, r3
 8004d40:	4603      	mov	r3, r0
 8004d42:	70fb      	strb	r3, [r7, #3]
 8004d44:	460b      	mov	r3, r1
 8004d46:	803b      	strh	r3, [r7, #0]
 8004d48:	4613      	mov	r3, r2
 8004d4a:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8004d4c:	2300      	movs	r3, #0
 8004d4e:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8004d50:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004d54:	2b00      	cmp	r3, #0
 8004d56:	da0f      	bge.n	8004d78 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004d58:	78fb      	ldrb	r3, [r7, #3]
 8004d5a:	f003 020f 	and.w	r2, r3, #15
 8004d5e:	4613      	mov	r3, r2
 8004d60:	00db      	lsls	r3, r3, #3
 8004d62:	4413      	add	r3, r2
 8004d64:	009b      	lsls	r3, r3, #2
 8004d66:	3338      	adds	r3, #56	@ 0x38
 8004d68:	687a      	ldr	r2, [r7, #4]
 8004d6a:	4413      	add	r3, r2
 8004d6c:	3304      	adds	r3, #4
 8004d6e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004d70:	68fb      	ldr	r3, [r7, #12]
 8004d72:	2201      	movs	r2, #1
 8004d74:	705a      	strb	r2, [r3, #1]
 8004d76:	e00f      	b.n	8004d98 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004d78:	78fb      	ldrb	r3, [r7, #3]
 8004d7a:	f003 020f 	and.w	r2, r3, #15
 8004d7e:	4613      	mov	r3, r2
 8004d80:	00db      	lsls	r3, r3, #3
 8004d82:	4413      	add	r3, r2
 8004d84:	009b      	lsls	r3, r3, #2
 8004d86:	f503 731e 	add.w	r3, r3, #632	@ 0x278
 8004d8a:	687a      	ldr	r2, [r7, #4]
 8004d8c:	4413      	add	r3, r2
 8004d8e:	3304      	adds	r3, #4
 8004d90:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004d92:	68fb      	ldr	r3, [r7, #12]
 8004d94:	2200      	movs	r2, #0
 8004d96:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8004d98:	78fb      	ldrb	r3, [r7, #3]
 8004d9a:	f003 030f 	and.w	r3, r3, #15
 8004d9e:	b2da      	uxtb	r2, r3
 8004da0:	68fb      	ldr	r3, [r7, #12]
 8004da2:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8004da4:	883a      	ldrh	r2, [r7, #0]
 8004da6:	68fb      	ldr	r3, [r7, #12]
 8004da8:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8004daa:	68fb      	ldr	r3, [r7, #12]
 8004dac:	78ba      	ldrb	r2, [r7, #2]
 8004dae:	711a      	strb	r2, [r3, #4]

#if defined (USB_OTG_FS)
  if (ep->is_in != 0U)
 8004db0:	68fb      	ldr	r3, [r7, #12]
 8004db2:	785b      	ldrb	r3, [r3, #1]
 8004db4:	2b00      	cmp	r3, #0
 8004db6:	d004      	beq.n	8004dc2 <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8004db8:	68fb      	ldr	r3, [r7, #12]
 8004dba:	781b      	ldrb	r3, [r3, #0]
 8004dbc:	461a      	mov	r2, r3
 8004dbe:	68fb      	ldr	r3, [r7, #12]
 8004dc0:	835a      	strh	r2, [r3, #26]
  }
#endif /* defined (USB_OTG_FS) */

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8004dc2:	78bb      	ldrb	r3, [r7, #2]
 8004dc4:	2b02      	cmp	r3, #2
 8004dc6:	d102      	bne.n	8004dce <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 8004dc8:	68fb      	ldr	r3, [r7, #12]
 8004dca:	2200      	movs	r2, #0
 8004dcc:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	f893 34bc 	ldrb.w	r3, [r3, #1212]	@ 0x4bc
 8004dd4:	2b01      	cmp	r3, #1
 8004dd6:	d101      	bne.n	8004ddc <HAL_PCD_EP_Open+0xaa>
 8004dd8:	2302      	movs	r3, #2
 8004dda:	e00e      	b.n	8004dfa <HAL_PCD_EP_Open+0xc8>
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	2201      	movs	r2, #1
 8004de0:	f883 24bc 	strb.w	r2, [r3, #1212]	@ 0x4bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	681b      	ldr	r3, [r3, #0]
 8004de8:	68f9      	ldr	r1, [r7, #12]
 8004dea:	4618      	mov	r0, r3
 8004dec:	f005 f952 	bl	800a094 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	2200      	movs	r2, #0
 8004df4:	f883 24bc 	strb.w	r2, [r3, #1212]	@ 0x4bc

  return ret;
 8004df8:	7afb      	ldrb	r3, [r7, #11]
}
 8004dfa:	4618      	mov	r0, r3
 8004dfc:	3710      	adds	r7, #16
 8004dfe:	46bd      	mov	sp, r7
 8004e00:	bd80      	pop	{r7, pc}

08004e02 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004e02:	b580      	push	{r7, lr}
 8004e04:	b084      	sub	sp, #16
 8004e06:	af00      	add	r7, sp, #0
 8004e08:	6078      	str	r0, [r7, #4]
 8004e0a:	460b      	mov	r3, r1
 8004e0c:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8004e0e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004e12:	2b00      	cmp	r3, #0
 8004e14:	da0f      	bge.n	8004e36 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004e16:	78fb      	ldrb	r3, [r7, #3]
 8004e18:	f003 020f 	and.w	r2, r3, #15
 8004e1c:	4613      	mov	r3, r2
 8004e1e:	00db      	lsls	r3, r3, #3
 8004e20:	4413      	add	r3, r2
 8004e22:	009b      	lsls	r3, r3, #2
 8004e24:	3338      	adds	r3, #56	@ 0x38
 8004e26:	687a      	ldr	r2, [r7, #4]
 8004e28:	4413      	add	r3, r2
 8004e2a:	3304      	adds	r3, #4
 8004e2c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004e2e:	68fb      	ldr	r3, [r7, #12]
 8004e30:	2201      	movs	r2, #1
 8004e32:	705a      	strb	r2, [r3, #1]
 8004e34:	e00f      	b.n	8004e56 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004e36:	78fb      	ldrb	r3, [r7, #3]
 8004e38:	f003 020f 	and.w	r2, r3, #15
 8004e3c:	4613      	mov	r3, r2
 8004e3e:	00db      	lsls	r3, r3, #3
 8004e40:	4413      	add	r3, r2
 8004e42:	009b      	lsls	r3, r3, #2
 8004e44:	f503 731e 	add.w	r3, r3, #632	@ 0x278
 8004e48:	687a      	ldr	r2, [r7, #4]
 8004e4a:	4413      	add	r3, r2
 8004e4c:	3304      	adds	r3, #4
 8004e4e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004e50:	68fb      	ldr	r3, [r7, #12]
 8004e52:	2200      	movs	r2, #0
 8004e54:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 8004e56:	78fb      	ldrb	r3, [r7, #3]
 8004e58:	f003 030f 	and.w	r3, r3, #15
 8004e5c:	b2da      	uxtb	r2, r3
 8004e5e:	68fb      	ldr	r3, [r7, #12]
 8004e60:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	f893 34bc 	ldrb.w	r3, [r3, #1212]	@ 0x4bc
 8004e68:	2b01      	cmp	r3, #1
 8004e6a:	d101      	bne.n	8004e70 <HAL_PCD_EP_Close+0x6e>
 8004e6c:	2302      	movs	r3, #2
 8004e6e:	e00e      	b.n	8004e8e <HAL_PCD_EP_Close+0x8c>
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	2201      	movs	r2, #1
 8004e74:	f883 24bc 	strb.w	r2, [r3, #1212]	@ 0x4bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	68f9      	ldr	r1, [r7, #12]
 8004e7e:	4618      	mov	r0, r3
 8004e80:	f005 f990 	bl	800a1a4 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	2200      	movs	r2, #0
 8004e88:	f883 24bc 	strb.w	r2, [r3, #1212]	@ 0x4bc
  return HAL_OK;
 8004e8c:	2300      	movs	r3, #0
}
 8004e8e:	4618      	mov	r0, r3
 8004e90:	3710      	adds	r7, #16
 8004e92:	46bd      	mov	sp, r7
 8004e94:	bd80      	pop	{r7, pc}

08004e96 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8004e96:	b580      	push	{r7, lr}
 8004e98:	b086      	sub	sp, #24
 8004e9a:	af00      	add	r7, sp, #0
 8004e9c:	60f8      	str	r0, [r7, #12]
 8004e9e:	607a      	str	r2, [r7, #4]
 8004ea0:	603b      	str	r3, [r7, #0]
 8004ea2:	460b      	mov	r3, r1
 8004ea4:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004ea6:	7afb      	ldrb	r3, [r7, #11]
 8004ea8:	f003 020f 	and.w	r2, r3, #15
 8004eac:	4613      	mov	r3, r2
 8004eae:	00db      	lsls	r3, r3, #3
 8004eb0:	4413      	add	r3, r2
 8004eb2:	009b      	lsls	r3, r3, #2
 8004eb4:	f503 731e 	add.w	r3, r3, #632	@ 0x278
 8004eb8:	68fa      	ldr	r2, [r7, #12]
 8004eba:	4413      	add	r3, r2
 8004ebc:	3304      	adds	r3, #4
 8004ebe:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8004ec0:	697b      	ldr	r3, [r7, #20]
 8004ec2:	687a      	ldr	r2, [r7, #4]
 8004ec4:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8004ec6:	697b      	ldr	r3, [r7, #20]
 8004ec8:	683a      	ldr	r2, [r7, #0]
 8004eca:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8004ecc:	697b      	ldr	r3, [r7, #20]
 8004ece:	2200      	movs	r2, #0
 8004ed0:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 8004ed2:	697b      	ldr	r3, [r7, #20]
 8004ed4:	2200      	movs	r2, #0
 8004ed6:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004ed8:	7afb      	ldrb	r3, [r7, #11]
 8004eda:	f003 030f 	and.w	r3, r3, #15
 8004ede:	b2da      	uxtb	r2, r3
 8004ee0:	697b      	ldr	r3, [r7, #20]
 8004ee2:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 8004ee4:	68fb      	ldr	r3, [r7, #12]
 8004ee6:	681b      	ldr	r3, [r3, #0]
 8004ee8:	6979      	ldr	r1, [r7, #20]
 8004eea:	4618      	mov	r0, r3
 8004eec:	f005 fa36 	bl	800a35c <USB_EPStartXfer>

  return HAL_OK;
 8004ef0:	2300      	movs	r3, #0
}
 8004ef2:	4618      	mov	r0, r3
 8004ef4:	3718      	adds	r7, #24
 8004ef6:	46bd      	mov	sp, r7
 8004ef8:	bd80      	pop	{r7, pc}

08004efa <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 8004efa:	b480      	push	{r7}
 8004efc:	b083      	sub	sp, #12
 8004efe:	af00      	add	r7, sp, #0
 8004f00:	6078      	str	r0, [r7, #4]
 8004f02:	460b      	mov	r3, r1
 8004f04:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8004f06:	78fb      	ldrb	r3, [r7, #3]
 8004f08:	f003 020f 	and.w	r2, r3, #15
 8004f0c:	6879      	ldr	r1, [r7, #4]
 8004f0e:	4613      	mov	r3, r2
 8004f10:	00db      	lsls	r3, r3, #3
 8004f12:	4413      	add	r3, r2
 8004f14:	009b      	lsls	r3, r3, #2
 8004f16:	440b      	add	r3, r1
 8004f18:	f503 7324 	add.w	r3, r3, #656	@ 0x290
 8004f1c:	681b      	ldr	r3, [r3, #0]
}
 8004f1e:	4618      	mov	r0, r3
 8004f20:	370c      	adds	r7, #12
 8004f22:	46bd      	mov	sp, r7
 8004f24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f28:	4770      	bx	lr

08004f2a <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8004f2a:	b580      	push	{r7, lr}
 8004f2c:	b086      	sub	sp, #24
 8004f2e:	af00      	add	r7, sp, #0
 8004f30:	60f8      	str	r0, [r7, #12]
 8004f32:	607a      	str	r2, [r7, #4]
 8004f34:	603b      	str	r3, [r7, #0]
 8004f36:	460b      	mov	r3, r1
 8004f38:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004f3a:	7afb      	ldrb	r3, [r7, #11]
 8004f3c:	f003 020f 	and.w	r2, r3, #15
 8004f40:	4613      	mov	r3, r2
 8004f42:	00db      	lsls	r3, r3, #3
 8004f44:	4413      	add	r3, r2
 8004f46:	009b      	lsls	r3, r3, #2
 8004f48:	3338      	adds	r3, #56	@ 0x38
 8004f4a:	68fa      	ldr	r2, [r7, #12]
 8004f4c:	4413      	add	r3, r2
 8004f4e:	3304      	adds	r3, #4
 8004f50:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8004f52:	697b      	ldr	r3, [r7, #20]
 8004f54:	687a      	ldr	r2, [r7, #4]
 8004f56:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8004f58:	697b      	ldr	r3, [r7, #20]
 8004f5a:	683a      	ldr	r2, [r7, #0]
 8004f5c:	611a      	str	r2, [r3, #16]
#if defined (USB)
  ep->xfer_fill_db = 1U;
  ep->xfer_len_db = len;
#endif /* defined (USB) */
  ep->xfer_count = 0U;
 8004f5e:	697b      	ldr	r3, [r7, #20]
 8004f60:	2200      	movs	r2, #0
 8004f62:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 8004f64:	697b      	ldr	r3, [r7, #20]
 8004f66:	2201      	movs	r2, #1
 8004f68:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004f6a:	7afb      	ldrb	r3, [r7, #11]
 8004f6c:	f003 030f 	and.w	r3, r3, #15
 8004f70:	b2da      	uxtb	r2, r3
 8004f72:	697b      	ldr	r3, [r7, #20]
 8004f74:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 8004f76:	68fb      	ldr	r3, [r7, #12]
 8004f78:	681b      	ldr	r3, [r3, #0]
 8004f7a:	6979      	ldr	r1, [r7, #20]
 8004f7c:	4618      	mov	r0, r3
 8004f7e:	f005 f9ed 	bl	800a35c <USB_EPStartXfer>

  return HAL_OK;
 8004f82:	2300      	movs	r3, #0
}
 8004f84:	4618      	mov	r0, r3
 8004f86:	3718      	adds	r7, #24
 8004f88:	46bd      	mov	sp, r7
 8004f8a:	bd80      	pop	{r7, pc}

08004f8c <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004f8c:	b580      	push	{r7, lr}
 8004f8e:	b084      	sub	sp, #16
 8004f90:	af00      	add	r7, sp, #0
 8004f92:	6078      	str	r0, [r7, #4]
 8004f94:	460b      	mov	r3, r1
 8004f96:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8004f98:	78fb      	ldrb	r3, [r7, #3]
 8004f9a:	f003 020f 	and.w	r2, r3, #15
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	685b      	ldr	r3, [r3, #4]
 8004fa2:	429a      	cmp	r2, r3
 8004fa4:	d901      	bls.n	8004faa <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8004fa6:	2301      	movs	r3, #1
 8004fa8:	e04e      	b.n	8005048 <HAL_PCD_EP_SetStall+0xbc>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8004faa:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004fae:	2b00      	cmp	r3, #0
 8004fb0:	da0f      	bge.n	8004fd2 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004fb2:	78fb      	ldrb	r3, [r7, #3]
 8004fb4:	f003 020f 	and.w	r2, r3, #15
 8004fb8:	4613      	mov	r3, r2
 8004fba:	00db      	lsls	r3, r3, #3
 8004fbc:	4413      	add	r3, r2
 8004fbe:	009b      	lsls	r3, r3, #2
 8004fc0:	3338      	adds	r3, #56	@ 0x38
 8004fc2:	687a      	ldr	r2, [r7, #4]
 8004fc4:	4413      	add	r3, r2
 8004fc6:	3304      	adds	r3, #4
 8004fc8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004fca:	68fb      	ldr	r3, [r7, #12]
 8004fcc:	2201      	movs	r2, #1
 8004fce:	705a      	strb	r2, [r3, #1]
 8004fd0:	e00d      	b.n	8004fee <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8004fd2:	78fa      	ldrb	r2, [r7, #3]
 8004fd4:	4613      	mov	r3, r2
 8004fd6:	00db      	lsls	r3, r3, #3
 8004fd8:	4413      	add	r3, r2
 8004fda:	009b      	lsls	r3, r3, #2
 8004fdc:	f503 731e 	add.w	r3, r3, #632	@ 0x278
 8004fe0:	687a      	ldr	r2, [r7, #4]
 8004fe2:	4413      	add	r3, r2
 8004fe4:	3304      	adds	r3, #4
 8004fe6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004fe8:	68fb      	ldr	r3, [r7, #12]
 8004fea:	2200      	movs	r2, #0
 8004fec:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8004fee:	68fb      	ldr	r3, [r7, #12]
 8004ff0:	2201      	movs	r2, #1
 8004ff2:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004ff4:	78fb      	ldrb	r3, [r7, #3]
 8004ff6:	f003 030f 	and.w	r3, r3, #15
 8004ffa:	b2da      	uxtb	r2, r3
 8004ffc:	68fb      	ldr	r3, [r7, #12]
 8004ffe:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	f893 34bc 	ldrb.w	r3, [r3, #1212]	@ 0x4bc
 8005006:	2b01      	cmp	r3, #1
 8005008:	d101      	bne.n	800500e <HAL_PCD_EP_SetStall+0x82>
 800500a:	2302      	movs	r3, #2
 800500c:	e01c      	b.n	8005048 <HAL_PCD_EP_SetStall+0xbc>
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	2201      	movs	r2, #1
 8005012:	f883 24bc 	strb.w	r2, [r3, #1212]	@ 0x4bc

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	681b      	ldr	r3, [r3, #0]
 800501a:	68f9      	ldr	r1, [r7, #12]
 800501c:	4618      	mov	r0, r3
 800501e:	f005 fd0b 	bl	800aa38 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8005022:	78fb      	ldrb	r3, [r7, #3]
 8005024:	f003 030f 	and.w	r3, r3, #15
 8005028:	2b00      	cmp	r3, #0
 800502a:	d108      	bne.n	800503e <HAL_PCD_EP_SetStall+0xb2>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t *)hpcd->Setup);
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	681a      	ldr	r2, [r3, #0]
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	f203 43c4 	addw	r3, r3, #1220	@ 0x4c4
 8005036:	4619      	mov	r1, r3
 8005038:	4610      	mov	r0, r2
 800503a:	f005 fefd 	bl	800ae38 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	2200      	movs	r2, #0
 8005042:	f883 24bc 	strb.w	r2, [r3, #1212]	@ 0x4bc

  return HAL_OK;
 8005046:	2300      	movs	r3, #0
}
 8005048:	4618      	mov	r0, r3
 800504a:	3710      	adds	r7, #16
 800504c:	46bd      	mov	sp, r7
 800504e:	bd80      	pop	{r7, pc}

08005050 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8005050:	b580      	push	{r7, lr}
 8005052:	b084      	sub	sp, #16
 8005054:	af00      	add	r7, sp, #0
 8005056:	6078      	str	r0, [r7, #4]
 8005058:	460b      	mov	r3, r1
 800505a:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 800505c:	78fb      	ldrb	r3, [r7, #3]
 800505e:	f003 020f 	and.w	r2, r3, #15
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	685b      	ldr	r3, [r3, #4]
 8005066:	429a      	cmp	r2, r3
 8005068:	d901      	bls.n	800506e <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 800506a:	2301      	movs	r3, #1
 800506c:	e042      	b.n	80050f4 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800506e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005072:	2b00      	cmp	r3, #0
 8005074:	da0f      	bge.n	8005096 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005076:	78fb      	ldrb	r3, [r7, #3]
 8005078:	f003 020f 	and.w	r2, r3, #15
 800507c:	4613      	mov	r3, r2
 800507e:	00db      	lsls	r3, r3, #3
 8005080:	4413      	add	r3, r2
 8005082:	009b      	lsls	r3, r3, #2
 8005084:	3338      	adds	r3, #56	@ 0x38
 8005086:	687a      	ldr	r2, [r7, #4]
 8005088:	4413      	add	r3, r2
 800508a:	3304      	adds	r3, #4
 800508c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800508e:	68fb      	ldr	r3, [r7, #12]
 8005090:	2201      	movs	r2, #1
 8005092:	705a      	strb	r2, [r3, #1]
 8005094:	e00f      	b.n	80050b6 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005096:	78fb      	ldrb	r3, [r7, #3]
 8005098:	f003 020f 	and.w	r2, r3, #15
 800509c:	4613      	mov	r3, r2
 800509e:	00db      	lsls	r3, r3, #3
 80050a0:	4413      	add	r3, r2
 80050a2:	009b      	lsls	r3, r3, #2
 80050a4:	f503 731e 	add.w	r3, r3, #632	@ 0x278
 80050a8:	687a      	ldr	r2, [r7, #4]
 80050aa:	4413      	add	r3, r2
 80050ac:	3304      	adds	r3, #4
 80050ae:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80050b0:	68fb      	ldr	r3, [r7, #12]
 80050b2:	2200      	movs	r2, #0
 80050b4:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 80050b6:	68fb      	ldr	r3, [r7, #12]
 80050b8:	2200      	movs	r2, #0
 80050ba:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80050bc:	78fb      	ldrb	r3, [r7, #3]
 80050be:	f003 030f 	and.w	r3, r3, #15
 80050c2:	b2da      	uxtb	r2, r3
 80050c4:	68fb      	ldr	r3, [r7, #12]
 80050c6:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	f893 34bc 	ldrb.w	r3, [r3, #1212]	@ 0x4bc
 80050ce:	2b01      	cmp	r3, #1
 80050d0:	d101      	bne.n	80050d6 <HAL_PCD_EP_ClrStall+0x86>
 80050d2:	2302      	movs	r3, #2
 80050d4:	e00e      	b.n	80050f4 <HAL_PCD_EP_ClrStall+0xa4>
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	2201      	movs	r2, #1
 80050da:	f883 24bc 	strb.w	r2, [r3, #1212]	@ 0x4bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	681b      	ldr	r3, [r3, #0]
 80050e2:	68f9      	ldr	r1, [r7, #12]
 80050e4:	4618      	mov	r0, r3
 80050e6:	f005 fd15 	bl	800ab14 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	2200      	movs	r2, #0
 80050ee:	f883 24bc 	strb.w	r2, [r3, #1212]	@ 0x4bc

  return HAL_OK;
 80050f2:	2300      	movs	r3, #0
}
 80050f4:	4618      	mov	r0, r3
 80050f6:	3710      	adds	r7, #16
 80050f8:	46bd      	mov	sp, r7
 80050fa:	bd80      	pop	{r7, pc}

080050fc <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80050fc:	b580      	push	{r7, lr}
 80050fe:	b084      	sub	sp, #16
 8005100:	af00      	add	r7, sp, #0
 8005102:	6078      	str	r0, [r7, #4]
 8005104:	460b      	mov	r3, r1
 8005106:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 8005108:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800510c:	2b00      	cmp	r3, #0
 800510e:	da0c      	bge.n	800512a <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005110:	78fb      	ldrb	r3, [r7, #3]
 8005112:	f003 020f 	and.w	r2, r3, #15
 8005116:	4613      	mov	r3, r2
 8005118:	00db      	lsls	r3, r3, #3
 800511a:	4413      	add	r3, r2
 800511c:	009b      	lsls	r3, r3, #2
 800511e:	3338      	adds	r3, #56	@ 0x38
 8005120:	687a      	ldr	r2, [r7, #4]
 8005122:	4413      	add	r3, r2
 8005124:	3304      	adds	r3, #4
 8005126:	60fb      	str	r3, [r7, #12]
 8005128:	e00c      	b.n	8005144 <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800512a:	78fb      	ldrb	r3, [r7, #3]
 800512c:	f003 020f 	and.w	r2, r3, #15
 8005130:	4613      	mov	r3, r2
 8005132:	00db      	lsls	r3, r3, #3
 8005134:	4413      	add	r3, r2
 8005136:	009b      	lsls	r3, r3, #2
 8005138:	f503 731e 	add.w	r3, r3, #632	@ 0x278
 800513c:	687a      	ldr	r2, [r7, #4]
 800513e:	4413      	add	r3, r2
 8005140:	3304      	adds	r3, #4
 8005142:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	681b      	ldr	r3, [r3, #0]
 8005148:	68f9      	ldr	r1, [r7, #12]
 800514a:	4618      	mov	r0, r3
 800514c:	f005 fb38 	bl	800a7c0 <USB_EPStopXfer>
 8005150:	4603      	mov	r3, r0
 8005152:	72fb      	strb	r3, [r7, #11]

  return ret;
 8005154:	7afb      	ldrb	r3, [r7, #11]
}
 8005156:	4618      	mov	r0, r3
 8005158:	3710      	adds	r7, #16
 800515a:	46bd      	mov	sp, r7
 800515c:	bd80      	pop	{r7, pc}

0800515e <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800515e:	b580      	push	{r7, lr}
 8005160:	b088      	sub	sp, #32
 8005162:	af00      	add	r7, sp, #0
 8005164:	6078      	str	r0, [r7, #4]
 8005166:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	681b      	ldr	r3, [r3, #0]
 800516c:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800516e:	697b      	ldr	r3, [r7, #20]
 8005170:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8005172:	683a      	ldr	r2, [r7, #0]
 8005174:	4613      	mov	r3, r2
 8005176:	00db      	lsls	r3, r3, #3
 8005178:	4413      	add	r3, r2
 800517a:	009b      	lsls	r3, r3, #2
 800517c:	3338      	adds	r3, #56	@ 0x38
 800517e:	687a      	ldr	r2, [r7, #4]
 8005180:	4413      	add	r3, r2
 8005182:	3304      	adds	r3, #4
 8005184:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8005186:	68fb      	ldr	r3, [r7, #12]
 8005188:	695a      	ldr	r2, [r3, #20]
 800518a:	68fb      	ldr	r3, [r7, #12]
 800518c:	691b      	ldr	r3, [r3, #16]
 800518e:	429a      	cmp	r2, r3
 8005190:	d901      	bls.n	8005196 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8005192:	2301      	movs	r3, #1
 8005194:	e067      	b.n	8005266 <PCD_WriteEmptyTxFifo+0x108>
  }

  len = ep->xfer_len - ep->xfer_count;
 8005196:	68fb      	ldr	r3, [r7, #12]
 8005198:	691a      	ldr	r2, [r3, #16]
 800519a:	68fb      	ldr	r3, [r7, #12]
 800519c:	695b      	ldr	r3, [r3, #20]
 800519e:	1ad3      	subs	r3, r2, r3
 80051a0:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 80051a2:	68fb      	ldr	r3, [r7, #12]
 80051a4:	689b      	ldr	r3, [r3, #8]
 80051a6:	69fa      	ldr	r2, [r7, #28]
 80051a8:	429a      	cmp	r2, r3
 80051aa:	d902      	bls.n	80051b2 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 80051ac:	68fb      	ldr	r3, [r7, #12]
 80051ae:	689b      	ldr	r3, [r3, #8]
 80051b0:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 80051b2:	69fb      	ldr	r3, [r7, #28]
 80051b4:	3303      	adds	r3, #3
 80051b6:	089b      	lsrs	r3, r3, #2
 80051b8:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80051ba:	e026      	b.n	800520a <PCD_WriteEmptyTxFifo+0xac>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 80051bc:	68fb      	ldr	r3, [r7, #12]
 80051be:	691a      	ldr	r2, [r3, #16]
 80051c0:	68fb      	ldr	r3, [r7, #12]
 80051c2:	695b      	ldr	r3, [r3, #20]
 80051c4:	1ad3      	subs	r3, r2, r3
 80051c6:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 80051c8:	68fb      	ldr	r3, [r7, #12]
 80051ca:	689b      	ldr	r3, [r3, #8]
 80051cc:	69fa      	ldr	r2, [r7, #28]
 80051ce:	429a      	cmp	r2, r3
 80051d0:	d902      	bls.n	80051d8 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 80051d2:	68fb      	ldr	r3, [r7, #12]
 80051d4:	689b      	ldr	r3, [r3, #8]
 80051d6:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 80051d8:	69fb      	ldr	r3, [r7, #28]
 80051da:	3303      	adds	r3, #3
 80051dc:	089b      	lsrs	r3, r3, #2
 80051de:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len);
 80051e0:	68fb      	ldr	r3, [r7, #12]
 80051e2:	68d9      	ldr	r1, [r3, #12]
 80051e4:	683b      	ldr	r3, [r7, #0]
 80051e6:	b2da      	uxtb	r2, r3
 80051e8:	69fb      	ldr	r3, [r7, #28]
 80051ea:	b29b      	uxth	r3, r3
 80051ec:	6978      	ldr	r0, [r7, #20]
 80051ee:	f005 fb91 	bl	800a914 <USB_WritePacket>

    ep->xfer_buff  += len;
 80051f2:	68fb      	ldr	r3, [r7, #12]
 80051f4:	68da      	ldr	r2, [r3, #12]
 80051f6:	69fb      	ldr	r3, [r7, #28]
 80051f8:	441a      	add	r2, r3
 80051fa:	68fb      	ldr	r3, [r7, #12]
 80051fc:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 80051fe:	68fb      	ldr	r3, [r7, #12]
 8005200:	695a      	ldr	r2, [r3, #20]
 8005202:	69fb      	ldr	r3, [r7, #28]
 8005204:	441a      	add	r2, r3
 8005206:	68fb      	ldr	r3, [r7, #12]
 8005208:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800520a:	683b      	ldr	r3, [r7, #0]
 800520c:	015a      	lsls	r2, r3, #5
 800520e:	693b      	ldr	r3, [r7, #16]
 8005210:	4413      	add	r3, r2
 8005212:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005216:	699b      	ldr	r3, [r3, #24]
 8005218:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800521a:	69ba      	ldr	r2, [r7, #24]
 800521c:	429a      	cmp	r2, r3
 800521e:	d809      	bhi.n	8005234 <PCD_WriteEmptyTxFifo+0xd6>
 8005220:	68fb      	ldr	r3, [r7, #12]
 8005222:	695a      	ldr	r2, [r3, #20]
 8005224:	68fb      	ldr	r3, [r7, #12]
 8005226:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8005228:	429a      	cmp	r2, r3
 800522a:	d203      	bcs.n	8005234 <PCD_WriteEmptyTxFifo+0xd6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800522c:	68fb      	ldr	r3, [r7, #12]
 800522e:	691b      	ldr	r3, [r3, #16]
 8005230:	2b00      	cmp	r3, #0
 8005232:	d1c3      	bne.n	80051bc <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8005234:	68fb      	ldr	r3, [r7, #12]
 8005236:	691a      	ldr	r2, [r3, #16]
 8005238:	68fb      	ldr	r3, [r7, #12]
 800523a:	695b      	ldr	r3, [r3, #20]
 800523c:	429a      	cmp	r2, r3
 800523e:	d811      	bhi.n	8005264 <PCD_WriteEmptyTxFifo+0x106>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8005240:	683b      	ldr	r3, [r7, #0]
 8005242:	f003 030f 	and.w	r3, r3, #15
 8005246:	2201      	movs	r2, #1
 8005248:	fa02 f303 	lsl.w	r3, r2, r3
 800524c:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800524e:	693b      	ldr	r3, [r7, #16]
 8005250:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005254:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005256:	68bb      	ldr	r3, [r7, #8]
 8005258:	43db      	mvns	r3, r3
 800525a:	6939      	ldr	r1, [r7, #16]
 800525c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8005260:	4013      	ands	r3, r2
 8005262:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 8005264:	2300      	movs	r3, #0
}
 8005266:	4618      	mov	r0, r3
 8005268:	3720      	adds	r7, #32
 800526a:	46bd      	mov	sp, r7
 800526c:	bd80      	pop	{r7, pc}
	...

08005270 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8005270:	b580      	push	{r7, lr}
 8005272:	b086      	sub	sp, #24
 8005274:	af00      	add	r7, sp, #0
 8005276:	6078      	str	r0, [r7, #4]
 8005278:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	681b      	ldr	r3, [r3, #0]
 800527e:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005280:	697b      	ldr	r3, [r7, #20]
 8005282:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8005284:	697b      	ldr	r3, [r7, #20]
 8005286:	333c      	adds	r3, #60	@ 0x3c
 8005288:	3304      	adds	r3, #4
 800528a:	681b      	ldr	r3, [r3, #0]
 800528c:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800528e:	683b      	ldr	r3, [r7, #0]
 8005290:	015a      	lsls	r2, r3, #5
 8005292:	693b      	ldr	r3, [r7, #16]
 8005294:	4413      	add	r3, r2
 8005296:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800529a:	689b      	ldr	r3, [r3, #8]
 800529c:	60bb      	str	r3, [r7, #8]

  if (gSNPSiD == USB_OTG_CORE_ID_310A)
 800529e:	68fb      	ldr	r3, [r7, #12]
 80052a0:	4a19      	ldr	r2, [pc, #100]	@ (8005308 <PCD_EP_OutXfrComplete_int+0x98>)
 80052a2:	4293      	cmp	r3, r2
 80052a4:	d124      	bne.n	80052f0 <PCD_EP_OutXfrComplete_int+0x80>
  {
    /* StupPktRcvd = 1 this is a setup packet */
    if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 80052a6:	68bb      	ldr	r3, [r7, #8]
 80052a8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80052ac:	2b00      	cmp	r3, #0
 80052ae:	d00a      	beq.n	80052c6 <PCD_EP_OutXfrComplete_int+0x56>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80052b0:	683b      	ldr	r3, [r7, #0]
 80052b2:	015a      	lsls	r2, r3, #5
 80052b4:	693b      	ldr	r3, [r7, #16]
 80052b6:	4413      	add	r3, r2
 80052b8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80052bc:	461a      	mov	r2, r3
 80052be:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80052c2:	6093      	str	r3, [r2, #8]
 80052c4:	e01a      	b.n	80052fc <PCD_EP_OutXfrComplete_int+0x8c>
    }
    else
    {
      if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 80052c6:	68bb      	ldr	r3, [r7, #8]
 80052c8:	f003 0320 	and.w	r3, r3, #32
 80052cc:	2b00      	cmp	r3, #0
 80052ce:	d008      	beq.n	80052e2 <PCD_EP_OutXfrComplete_int+0x72>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80052d0:	683b      	ldr	r3, [r7, #0]
 80052d2:	015a      	lsls	r2, r3, #5
 80052d4:	693b      	ldr	r3, [r7, #16]
 80052d6:	4413      	add	r3, r2
 80052d8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80052dc:	461a      	mov	r2, r3
 80052de:	2320      	movs	r3, #32
 80052e0:	6093      	str	r3, [r2, #8]
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80052e2:	683b      	ldr	r3, [r7, #0]
 80052e4:	b2db      	uxtb	r3, r3
 80052e6:	4619      	mov	r1, r3
 80052e8:	6878      	ldr	r0, [r7, #4]
 80052ea:	f008 f8d5 	bl	800d498 <HAL_PCD_DataOutStageCallback>
 80052ee:	e005      	b.n	80052fc <PCD_EP_OutXfrComplete_int+0x8c>
  else
  {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
    HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80052f0:	683b      	ldr	r3, [r7, #0]
 80052f2:	b2db      	uxtb	r3, r3
 80052f4:	4619      	mov	r1, r3
 80052f6:	6878      	ldr	r0, [r7, #4]
 80052f8:	f008 f8ce 	bl	800d498 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  }

  return HAL_OK;
 80052fc:	2300      	movs	r3, #0
}
 80052fe:	4618      	mov	r0, r3
 8005300:	3718      	adds	r7, #24
 8005302:	46bd      	mov	sp, r7
 8005304:	bd80      	pop	{r7, pc}
 8005306:	bf00      	nop
 8005308:	4f54310a 	.word	0x4f54310a

0800530c <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800530c:	b580      	push	{r7, lr}
 800530e:	b086      	sub	sp, #24
 8005310:	af00      	add	r7, sp, #0
 8005312:	6078      	str	r0, [r7, #4]
 8005314:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	681b      	ldr	r3, [r3, #0]
 800531a:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800531c:	697b      	ldr	r3, [r7, #20]
 800531e:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8005320:	697b      	ldr	r3, [r7, #20]
 8005322:	333c      	adds	r3, #60	@ 0x3c
 8005324:	3304      	adds	r3, #4
 8005326:	681b      	ldr	r3, [r3, #0]
 8005328:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800532a:	683b      	ldr	r3, [r7, #0]
 800532c:	015a      	lsls	r2, r3, #5
 800532e:	693b      	ldr	r3, [r7, #16]
 8005330:	4413      	add	r3, r2
 8005332:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005336:	689b      	ldr	r3, [r3, #8]
 8005338:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800533a:	68fb      	ldr	r3, [r7, #12]
 800533c:	4a0c      	ldr	r2, [pc, #48]	@ (8005370 <PCD_EP_OutSetupPacket_int+0x64>)
 800533e:	4293      	cmp	r3, r2
 8005340:	d90e      	bls.n	8005360 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8005342:	68bb      	ldr	r3, [r7, #8]
 8005344:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005348:	2b00      	cmp	r3, #0
 800534a:	d009      	beq.n	8005360 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800534c:	683b      	ldr	r3, [r7, #0]
 800534e:	015a      	lsls	r2, r3, #5
 8005350:	693b      	ldr	r3, [r7, #16]
 8005352:	4413      	add	r3, r2
 8005354:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005358:	461a      	mov	r2, r3
 800535a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800535e:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8005360:	6878      	ldr	r0, [r7, #4]
 8005362:	f008 f887 	bl	800d474 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  return HAL_OK;
 8005366:	2300      	movs	r3, #0
}
 8005368:	4618      	mov	r0, r3
 800536a:	3718      	adds	r7, #24
 800536c:	46bd      	mov	sp, r7
 800536e:	bd80      	pop	{r7, pc}
 8005370:	4f54300a 	.word	0x4f54300a

08005374 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8005374:	b480      	push	{r7}
 8005376:	b085      	sub	sp, #20
 8005378:	af00      	add	r7, sp, #0
 800537a:	6078      	str	r0, [r7, #4]
 800537c:	460b      	mov	r3, r1
 800537e:	70fb      	strb	r3, [r7, #3]
 8005380:	4613      	mov	r3, r2
 8005382:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	681b      	ldr	r3, [r3, #0]
 8005388:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800538a:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 800538c:	78fb      	ldrb	r3, [r7, #3]
 800538e:	2b00      	cmp	r3, #0
 8005390:	d107      	bne.n	80053a2 <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8005392:	883b      	ldrh	r3, [r7, #0]
 8005394:	0419      	lsls	r1, r3, #16
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	681b      	ldr	r3, [r3, #0]
 800539a:	68ba      	ldr	r2, [r7, #8]
 800539c:	430a      	orrs	r2, r1
 800539e:	629a      	str	r2, [r3, #40]	@ 0x28
 80053a0:	e028      	b.n	80053f4 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	681b      	ldr	r3, [r3, #0]
 80053a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80053a8:	0c1b      	lsrs	r3, r3, #16
 80053aa:	68ba      	ldr	r2, [r7, #8]
 80053ac:	4413      	add	r3, r2
 80053ae:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 80053b0:	2300      	movs	r3, #0
 80053b2:	73fb      	strb	r3, [r7, #15]
 80053b4:	e00d      	b.n	80053d2 <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	681a      	ldr	r2, [r3, #0]
 80053ba:	7bfb      	ldrb	r3, [r7, #15]
 80053bc:	3340      	adds	r3, #64	@ 0x40
 80053be:	009b      	lsls	r3, r3, #2
 80053c0:	4413      	add	r3, r2
 80053c2:	685b      	ldr	r3, [r3, #4]
 80053c4:	0c1b      	lsrs	r3, r3, #16
 80053c6:	68ba      	ldr	r2, [r7, #8]
 80053c8:	4413      	add	r3, r2
 80053ca:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 80053cc:	7bfb      	ldrb	r3, [r7, #15]
 80053ce:	3301      	adds	r3, #1
 80053d0:	73fb      	strb	r3, [r7, #15]
 80053d2:	7bfa      	ldrb	r2, [r7, #15]
 80053d4:	78fb      	ldrb	r3, [r7, #3]
 80053d6:	3b01      	subs	r3, #1
 80053d8:	429a      	cmp	r2, r3
 80053da:	d3ec      	bcc.n	80053b6 <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 80053dc:	883b      	ldrh	r3, [r7, #0]
 80053de:	0418      	lsls	r0, r3, #16
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	6819      	ldr	r1, [r3, #0]
 80053e4:	78fb      	ldrb	r3, [r7, #3]
 80053e6:	3b01      	subs	r3, #1
 80053e8:	68ba      	ldr	r2, [r7, #8]
 80053ea:	4302      	orrs	r2, r0
 80053ec:	3340      	adds	r3, #64	@ 0x40
 80053ee:	009b      	lsls	r3, r3, #2
 80053f0:	440b      	add	r3, r1
 80053f2:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 80053f4:	2300      	movs	r3, #0
}
 80053f6:	4618      	mov	r0, r3
 80053f8:	3714      	adds	r7, #20
 80053fa:	46bd      	mov	sp, r7
 80053fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005400:	4770      	bx	lr

08005402 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 8005402:	b480      	push	{r7}
 8005404:	b083      	sub	sp, #12
 8005406:	af00      	add	r7, sp, #0
 8005408:	6078      	str	r0, [r7, #4]
 800540a:	460b      	mov	r3, r1
 800540c:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	681b      	ldr	r3, [r3, #0]
 8005412:	887a      	ldrh	r2, [r7, #2]
 8005414:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8005416:	2300      	movs	r3, #0
}
 8005418:	4618      	mov	r0, r3
 800541a:	370c      	adds	r7, #12
 800541c:	46bd      	mov	sp, r7
 800541e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005422:	4770      	bx	lr

08005424 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8005424:	b480      	push	{r7}
 8005426:	b085      	sub	sp, #20
 8005428:	af00      	add	r7, sp, #0
 800542a:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	681b      	ldr	r3, [r3, #0]
 8005430:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	2201      	movs	r2, #1
 8005436:	f8c3 2500 	str.w	r2, [r3, #1280]	@ 0x500
  hpcd->LPM_State = LPM_L0;
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	2200      	movs	r2, #0
 800543e:	f883 24f4 	strb.w	r2, [r3, #1268]	@ 0x4f4
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 8005442:	68fb      	ldr	r3, [r7, #12]
 8005444:	699b      	ldr	r3, [r3, #24]
 8005446:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 800544a:	68fb      	ldr	r3, [r7, #12]
 800544c:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 800544e:	68fb      	ldr	r3, [r7, #12]
 8005450:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005452:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005456:	f043 0303 	orr.w	r3, r3, #3
 800545a:	68fa      	ldr	r2, [r7, #12]
 800545c:	6553      	str	r3, [r2, #84]	@ 0x54

  return HAL_OK;
 800545e:	2300      	movs	r3, #0
}
 8005460:	4618      	mov	r0, r3
 8005462:	3714      	adds	r7, #20
 8005464:	46bd      	mov	sp, r7
 8005466:	f85d 7b04 	ldr.w	r7, [sp], #4
 800546a:	4770      	bx	lr

0800546c <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 800546c:	b480      	push	{r7}
 800546e:	af00      	add	r7, sp, #0
#if defined(PWR_CR5_R1MODE)
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8005470:	4b0d      	ldr	r3, [pc, #52]	@ (80054a8 <HAL_PWREx_GetVoltageRange+0x3c>)
 8005472:	681b      	ldr	r3, [r3, #0]
 8005474:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8005478:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800547c:	d102      	bne.n	8005484 <HAL_PWREx_GetVoltageRange+0x18>
    {
      return PWR_REGULATOR_VOLTAGE_SCALE2;
 800547e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8005482:	e00b      	b.n	800549c <HAL_PWREx_GetVoltageRange+0x30>
    }
    else if (READ_BIT(PWR->CR5, PWR_CR5_R1MODE) == PWR_CR5_R1MODE)
 8005484:	4b08      	ldr	r3, [pc, #32]	@ (80054a8 <HAL_PWREx_GetVoltageRange+0x3c>)
 8005486:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800548a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800548e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005492:	d102      	bne.n	800549a <HAL_PWREx_GetVoltageRange+0x2e>
    {
      /* PWR_CR5_R1MODE bit set means that Range 1 Boost is disabled */
      return PWR_REGULATOR_VOLTAGE_SCALE1;
 8005494:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8005498:	e000      	b.n	800549c <HAL_PWREx_GetVoltageRange+0x30>
    }
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
 800549a:	2300      	movs	r3, #0
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
#endif
}
 800549c:	4618      	mov	r0, r3
 800549e:	46bd      	mov	sp, r7
 80054a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054a4:	4770      	bx	lr
 80054a6:	bf00      	nop
 80054a8:	40007000 	.word	0x40007000

080054ac <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80054ac:	b480      	push	{r7}
 80054ae:	b085      	sub	sp, #20
 80054b0:	af00      	add	r7, sp, #0
 80054b2:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

#if defined(PWR_CR5_R1MODE)
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	2b00      	cmp	r3, #0
 80054b8:	d141      	bne.n	800553e <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80054ba:	4b4b      	ldr	r3, [pc, #300]	@ (80055e8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80054bc:	681b      	ldr	r3, [r3, #0]
 80054be:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80054c2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80054c6:	d131      	bne.n	800552c <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80054c8:	4b47      	ldr	r3, [pc, #284]	@ (80055e8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80054ca:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80054ce:	4a46      	ldr	r2, [pc, #280]	@ (80055e8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80054d0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80054d4:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80054d8:	4b43      	ldr	r3, [pc, #268]	@ (80055e8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80054da:	681b      	ldr	r3, [r3, #0]
 80054dc:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80054e0:	4a41      	ldr	r2, [pc, #260]	@ (80055e8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80054e2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80054e6:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 80054e8:	4b40      	ldr	r3, [pc, #256]	@ (80055ec <HAL_PWREx_ControlVoltageScaling+0x140>)
 80054ea:	681b      	ldr	r3, [r3, #0]
 80054ec:	2232      	movs	r2, #50	@ 0x32
 80054ee:	fb02 f303 	mul.w	r3, r2, r3
 80054f2:	4a3f      	ldr	r2, [pc, #252]	@ (80055f0 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80054f4:	fba2 2303 	umull	r2, r3, r2, r3
 80054f8:	0c9b      	lsrs	r3, r3, #18
 80054fa:	3301      	adds	r3, #1
 80054fc:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80054fe:	e002      	b.n	8005506 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8005500:	68fb      	ldr	r3, [r7, #12]
 8005502:	3b01      	subs	r3, #1
 8005504:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005506:	4b38      	ldr	r3, [pc, #224]	@ (80055e8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005508:	695b      	ldr	r3, [r3, #20]
 800550a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800550e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005512:	d102      	bne.n	800551a <HAL_PWREx_ControlVoltageScaling+0x6e>
 8005514:	68fb      	ldr	r3, [r7, #12]
 8005516:	2b00      	cmp	r3, #0
 8005518:	d1f2      	bne.n	8005500 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800551a:	4b33      	ldr	r3, [pc, #204]	@ (80055e8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800551c:	695b      	ldr	r3, [r3, #20]
 800551e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005522:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005526:	d158      	bne.n	80055da <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8005528:	2303      	movs	r3, #3
 800552a:	e057      	b.n	80055dc <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800552c:	4b2e      	ldr	r3, [pc, #184]	@ (80055e8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800552e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005532:	4a2d      	ldr	r2, [pc, #180]	@ (80055e8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005534:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005538:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 800553c:	e04d      	b.n	80055da <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005544:	d141      	bne.n	80055ca <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8005546:	4b28      	ldr	r3, [pc, #160]	@ (80055e8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005548:	681b      	ldr	r3, [r3, #0]
 800554a:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800554e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005552:	d131      	bne.n	80055b8 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005554:	4b24      	ldr	r3, [pc, #144]	@ (80055e8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005556:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800555a:	4a23      	ldr	r2, [pc, #140]	@ (80055e8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800555c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005560:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8005564:	4b20      	ldr	r3, [pc, #128]	@ (80055e8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005566:	681b      	ldr	r3, [r3, #0]
 8005568:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800556c:	4a1e      	ldr	r2, [pc, #120]	@ (80055e8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800556e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8005572:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8005574:	4b1d      	ldr	r3, [pc, #116]	@ (80055ec <HAL_PWREx_ControlVoltageScaling+0x140>)
 8005576:	681b      	ldr	r3, [r3, #0]
 8005578:	2232      	movs	r2, #50	@ 0x32
 800557a:	fb02 f303 	mul.w	r3, r2, r3
 800557e:	4a1c      	ldr	r2, [pc, #112]	@ (80055f0 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8005580:	fba2 2303 	umull	r2, r3, r2, r3
 8005584:	0c9b      	lsrs	r3, r3, #18
 8005586:	3301      	adds	r3, #1
 8005588:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800558a:	e002      	b.n	8005592 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 800558c:	68fb      	ldr	r3, [r7, #12]
 800558e:	3b01      	subs	r3, #1
 8005590:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005592:	4b15      	ldr	r3, [pc, #84]	@ (80055e8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005594:	695b      	ldr	r3, [r3, #20]
 8005596:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800559a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800559e:	d102      	bne.n	80055a6 <HAL_PWREx_ControlVoltageScaling+0xfa>
 80055a0:	68fb      	ldr	r3, [r7, #12]
 80055a2:	2b00      	cmp	r3, #0
 80055a4:	d1f2      	bne.n	800558c <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80055a6:	4b10      	ldr	r3, [pc, #64]	@ (80055e8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80055a8:	695b      	ldr	r3, [r3, #20]
 80055aa:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80055ae:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80055b2:	d112      	bne.n	80055da <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80055b4:	2303      	movs	r3, #3
 80055b6:	e011      	b.n	80055dc <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80055b8:	4b0b      	ldr	r3, [pc, #44]	@ (80055e8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80055ba:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80055be:	4a0a      	ldr	r2, [pc, #40]	@ (80055e8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80055c0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80055c4:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 80055c8:	e007      	b.n	80055da <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80055ca:	4b07      	ldr	r3, [pc, #28]	@ (80055e8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80055cc:	681b      	ldr	r3, [r3, #0]
 80055ce:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80055d2:	4a05      	ldr	r2, [pc, #20]	@ (80055e8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80055d4:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80055d8:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80055da:	2300      	movs	r3, #0
}
 80055dc:	4618      	mov	r0, r3
 80055de:	3714      	adds	r7, #20
 80055e0:	46bd      	mov	sp, r7
 80055e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055e6:	4770      	bx	lr
 80055e8:	40007000 	.word	0x40007000
 80055ec:	20000000 	.word	0x20000000
 80055f0:	431bde83 	.word	0x431bde83

080055f4 <HAL_PWREx_EnableVddUSB>:
  * @brief Enable VDDUSB supply.
  * @note  Remove VDDUSB electrical and logical isolation, once VDDUSB supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddUSB(void)
{
 80055f4:	b480      	push	{r7}
 80055f6:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_USV);
 80055f8:	4b05      	ldr	r3, [pc, #20]	@ (8005610 <HAL_PWREx_EnableVddUSB+0x1c>)
 80055fa:	685b      	ldr	r3, [r3, #4]
 80055fc:	4a04      	ldr	r2, [pc, #16]	@ (8005610 <HAL_PWREx_EnableVddUSB+0x1c>)
 80055fe:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8005602:	6053      	str	r3, [r2, #4]
}
 8005604:	bf00      	nop
 8005606:	46bd      	mov	sp, r7
 8005608:	f85d 7b04 	ldr.w	r7, [sp], #4
 800560c:	4770      	bx	lr
 800560e:	bf00      	nop
 8005610:	40007000 	.word	0x40007000

08005614 <HAL_PWREx_EnableVddIO2>:
  * @brief Enable VDDIO2 supply.
  * @note  Remove VDDIO2 electrical and logical isolation, once VDDIO2 supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddIO2(void)
{
 8005614:	b480      	push	{r7}
 8005616:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_IOSV);
 8005618:	4b05      	ldr	r3, [pc, #20]	@ (8005630 <HAL_PWREx_EnableVddIO2+0x1c>)
 800561a:	685b      	ldr	r3, [r3, #4]
 800561c:	4a04      	ldr	r2, [pc, #16]	@ (8005630 <HAL_PWREx_EnableVddIO2+0x1c>)
 800561e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8005622:	6053      	str	r3, [r2, #4]
}
 8005624:	bf00      	nop
 8005626:	46bd      	mov	sp, r7
 8005628:	f85d 7b04 	ldr.w	r7, [sp], #4
 800562c:	4770      	bx	lr
 800562e:	bf00      	nop
 8005630:	40007000 	.word	0x40007000

08005634 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005634:	b580      	push	{r7, lr}
 8005636:	b088      	sub	sp, #32
 8005638:	af00      	add	r7, sp, #0
 800563a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	2b00      	cmp	r3, #0
 8005640:	d102      	bne.n	8005648 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8005642:	2301      	movs	r3, #1
 8005644:	f000 bc08 	b.w	8005e58 <HAL_RCC_OscConfig+0x824>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005648:	4b96      	ldr	r3, [pc, #600]	@ (80058a4 <HAL_RCC_OscConfig+0x270>)
 800564a:	689b      	ldr	r3, [r3, #8]
 800564c:	f003 030c 	and.w	r3, r3, #12
 8005650:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005652:	4b94      	ldr	r3, [pc, #592]	@ (80058a4 <HAL_RCC_OscConfig+0x270>)
 8005654:	68db      	ldr	r3, [r3, #12]
 8005656:	f003 0303 	and.w	r3, r3, #3
 800565a:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	681b      	ldr	r3, [r3, #0]
 8005660:	f003 0310 	and.w	r3, r3, #16
 8005664:	2b00      	cmp	r3, #0
 8005666:	f000 80e4 	beq.w	8005832 <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800566a:	69bb      	ldr	r3, [r7, #24]
 800566c:	2b00      	cmp	r3, #0
 800566e:	d007      	beq.n	8005680 <HAL_RCC_OscConfig+0x4c>
 8005670:	69bb      	ldr	r3, [r7, #24]
 8005672:	2b0c      	cmp	r3, #12
 8005674:	f040 808b 	bne.w	800578e <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8005678:	697b      	ldr	r3, [r7, #20]
 800567a:	2b01      	cmp	r3, #1
 800567c:	f040 8087 	bne.w	800578e <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8005680:	4b88      	ldr	r3, [pc, #544]	@ (80058a4 <HAL_RCC_OscConfig+0x270>)
 8005682:	681b      	ldr	r3, [r3, #0]
 8005684:	f003 0302 	and.w	r3, r3, #2
 8005688:	2b00      	cmp	r3, #0
 800568a:	d005      	beq.n	8005698 <HAL_RCC_OscConfig+0x64>
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	699b      	ldr	r3, [r3, #24]
 8005690:	2b00      	cmp	r3, #0
 8005692:	d101      	bne.n	8005698 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8005694:	2301      	movs	r3, #1
 8005696:	e3df      	b.n	8005e58 <HAL_RCC_OscConfig+0x824>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	6a1a      	ldr	r2, [r3, #32]
 800569c:	4b81      	ldr	r3, [pc, #516]	@ (80058a4 <HAL_RCC_OscConfig+0x270>)
 800569e:	681b      	ldr	r3, [r3, #0]
 80056a0:	f003 0308 	and.w	r3, r3, #8
 80056a4:	2b00      	cmp	r3, #0
 80056a6:	d004      	beq.n	80056b2 <HAL_RCC_OscConfig+0x7e>
 80056a8:	4b7e      	ldr	r3, [pc, #504]	@ (80058a4 <HAL_RCC_OscConfig+0x270>)
 80056aa:	681b      	ldr	r3, [r3, #0]
 80056ac:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80056b0:	e005      	b.n	80056be <HAL_RCC_OscConfig+0x8a>
 80056b2:	4b7c      	ldr	r3, [pc, #496]	@ (80058a4 <HAL_RCC_OscConfig+0x270>)
 80056b4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80056b8:	091b      	lsrs	r3, r3, #4
 80056ba:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80056be:	4293      	cmp	r3, r2
 80056c0:	d223      	bcs.n	800570a <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	6a1b      	ldr	r3, [r3, #32]
 80056c6:	4618      	mov	r0, r3
 80056c8:	f000 fdcc 	bl	8006264 <RCC_SetFlashLatencyFromMSIRange>
 80056cc:	4603      	mov	r3, r0
 80056ce:	2b00      	cmp	r3, #0
 80056d0:	d001      	beq.n	80056d6 <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 80056d2:	2301      	movs	r3, #1
 80056d4:	e3c0      	b.n	8005e58 <HAL_RCC_OscConfig+0x824>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80056d6:	4b73      	ldr	r3, [pc, #460]	@ (80058a4 <HAL_RCC_OscConfig+0x270>)
 80056d8:	681b      	ldr	r3, [r3, #0]
 80056da:	4a72      	ldr	r2, [pc, #456]	@ (80058a4 <HAL_RCC_OscConfig+0x270>)
 80056dc:	f043 0308 	orr.w	r3, r3, #8
 80056e0:	6013      	str	r3, [r2, #0]
 80056e2:	4b70      	ldr	r3, [pc, #448]	@ (80058a4 <HAL_RCC_OscConfig+0x270>)
 80056e4:	681b      	ldr	r3, [r3, #0]
 80056e6:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	6a1b      	ldr	r3, [r3, #32]
 80056ee:	496d      	ldr	r1, [pc, #436]	@ (80058a4 <HAL_RCC_OscConfig+0x270>)
 80056f0:	4313      	orrs	r3, r2
 80056f2:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80056f4:	4b6b      	ldr	r3, [pc, #428]	@ (80058a4 <HAL_RCC_OscConfig+0x270>)
 80056f6:	685b      	ldr	r3, [r3, #4]
 80056f8:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	69db      	ldr	r3, [r3, #28]
 8005700:	021b      	lsls	r3, r3, #8
 8005702:	4968      	ldr	r1, [pc, #416]	@ (80058a4 <HAL_RCC_OscConfig+0x270>)
 8005704:	4313      	orrs	r3, r2
 8005706:	604b      	str	r3, [r1, #4]
 8005708:	e025      	b.n	8005756 <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800570a:	4b66      	ldr	r3, [pc, #408]	@ (80058a4 <HAL_RCC_OscConfig+0x270>)
 800570c:	681b      	ldr	r3, [r3, #0]
 800570e:	4a65      	ldr	r2, [pc, #404]	@ (80058a4 <HAL_RCC_OscConfig+0x270>)
 8005710:	f043 0308 	orr.w	r3, r3, #8
 8005714:	6013      	str	r3, [r2, #0]
 8005716:	4b63      	ldr	r3, [pc, #396]	@ (80058a4 <HAL_RCC_OscConfig+0x270>)
 8005718:	681b      	ldr	r3, [r3, #0]
 800571a:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	6a1b      	ldr	r3, [r3, #32]
 8005722:	4960      	ldr	r1, [pc, #384]	@ (80058a4 <HAL_RCC_OscConfig+0x270>)
 8005724:	4313      	orrs	r3, r2
 8005726:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8005728:	4b5e      	ldr	r3, [pc, #376]	@ (80058a4 <HAL_RCC_OscConfig+0x270>)
 800572a:	685b      	ldr	r3, [r3, #4]
 800572c:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	69db      	ldr	r3, [r3, #28]
 8005734:	021b      	lsls	r3, r3, #8
 8005736:	495b      	ldr	r1, [pc, #364]	@ (80058a4 <HAL_RCC_OscConfig+0x270>)
 8005738:	4313      	orrs	r3, r2
 800573a:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 800573c:	69bb      	ldr	r3, [r7, #24]
 800573e:	2b00      	cmp	r3, #0
 8005740:	d109      	bne.n	8005756 <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	6a1b      	ldr	r3, [r3, #32]
 8005746:	4618      	mov	r0, r3
 8005748:	f000 fd8c 	bl	8006264 <RCC_SetFlashLatencyFromMSIRange>
 800574c:	4603      	mov	r3, r0
 800574e:	2b00      	cmp	r3, #0
 8005750:	d001      	beq.n	8005756 <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 8005752:	2301      	movs	r3, #1
 8005754:	e380      	b.n	8005e58 <HAL_RCC_OscConfig+0x824>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8005756:	f000 fcc1 	bl	80060dc <HAL_RCC_GetSysClockFreq>
 800575a:	4602      	mov	r2, r0
 800575c:	4b51      	ldr	r3, [pc, #324]	@ (80058a4 <HAL_RCC_OscConfig+0x270>)
 800575e:	689b      	ldr	r3, [r3, #8]
 8005760:	091b      	lsrs	r3, r3, #4
 8005762:	f003 030f 	and.w	r3, r3, #15
 8005766:	4950      	ldr	r1, [pc, #320]	@ (80058a8 <HAL_RCC_OscConfig+0x274>)
 8005768:	5ccb      	ldrb	r3, [r1, r3]
 800576a:	f003 031f 	and.w	r3, r3, #31
 800576e:	fa22 f303 	lsr.w	r3, r2, r3
 8005772:	4a4e      	ldr	r2, [pc, #312]	@ (80058ac <HAL_RCC_OscConfig+0x278>)
 8005774:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8005776:	4b4e      	ldr	r3, [pc, #312]	@ (80058b0 <HAL_RCC_OscConfig+0x27c>)
 8005778:	681b      	ldr	r3, [r3, #0]
 800577a:	4618      	mov	r0, r3
 800577c:	f7fc fa10 	bl	8001ba0 <HAL_InitTick>
 8005780:	4603      	mov	r3, r0
 8005782:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8005784:	7bfb      	ldrb	r3, [r7, #15]
 8005786:	2b00      	cmp	r3, #0
 8005788:	d052      	beq.n	8005830 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 800578a:	7bfb      	ldrb	r3, [r7, #15]
 800578c:	e364      	b.n	8005e58 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	699b      	ldr	r3, [r3, #24]
 8005792:	2b00      	cmp	r3, #0
 8005794:	d032      	beq.n	80057fc <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8005796:	4b43      	ldr	r3, [pc, #268]	@ (80058a4 <HAL_RCC_OscConfig+0x270>)
 8005798:	681b      	ldr	r3, [r3, #0]
 800579a:	4a42      	ldr	r2, [pc, #264]	@ (80058a4 <HAL_RCC_OscConfig+0x270>)
 800579c:	f043 0301 	orr.w	r3, r3, #1
 80057a0:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80057a2:	f7fc fa4d 	bl	8001c40 <HAL_GetTick>
 80057a6:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80057a8:	e008      	b.n	80057bc <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80057aa:	f7fc fa49 	bl	8001c40 <HAL_GetTick>
 80057ae:	4602      	mov	r2, r0
 80057b0:	693b      	ldr	r3, [r7, #16]
 80057b2:	1ad3      	subs	r3, r2, r3
 80057b4:	2b02      	cmp	r3, #2
 80057b6:	d901      	bls.n	80057bc <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 80057b8:	2303      	movs	r3, #3
 80057ba:	e34d      	b.n	8005e58 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80057bc:	4b39      	ldr	r3, [pc, #228]	@ (80058a4 <HAL_RCC_OscConfig+0x270>)
 80057be:	681b      	ldr	r3, [r3, #0]
 80057c0:	f003 0302 	and.w	r3, r3, #2
 80057c4:	2b00      	cmp	r3, #0
 80057c6:	d0f0      	beq.n	80057aa <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80057c8:	4b36      	ldr	r3, [pc, #216]	@ (80058a4 <HAL_RCC_OscConfig+0x270>)
 80057ca:	681b      	ldr	r3, [r3, #0]
 80057cc:	4a35      	ldr	r2, [pc, #212]	@ (80058a4 <HAL_RCC_OscConfig+0x270>)
 80057ce:	f043 0308 	orr.w	r3, r3, #8
 80057d2:	6013      	str	r3, [r2, #0]
 80057d4:	4b33      	ldr	r3, [pc, #204]	@ (80058a4 <HAL_RCC_OscConfig+0x270>)
 80057d6:	681b      	ldr	r3, [r3, #0]
 80057d8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	6a1b      	ldr	r3, [r3, #32]
 80057e0:	4930      	ldr	r1, [pc, #192]	@ (80058a4 <HAL_RCC_OscConfig+0x270>)
 80057e2:	4313      	orrs	r3, r2
 80057e4:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80057e6:	4b2f      	ldr	r3, [pc, #188]	@ (80058a4 <HAL_RCC_OscConfig+0x270>)
 80057e8:	685b      	ldr	r3, [r3, #4]
 80057ea:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	69db      	ldr	r3, [r3, #28]
 80057f2:	021b      	lsls	r3, r3, #8
 80057f4:	492b      	ldr	r1, [pc, #172]	@ (80058a4 <HAL_RCC_OscConfig+0x270>)
 80057f6:	4313      	orrs	r3, r2
 80057f8:	604b      	str	r3, [r1, #4]
 80057fa:	e01a      	b.n	8005832 <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80057fc:	4b29      	ldr	r3, [pc, #164]	@ (80058a4 <HAL_RCC_OscConfig+0x270>)
 80057fe:	681b      	ldr	r3, [r3, #0]
 8005800:	4a28      	ldr	r2, [pc, #160]	@ (80058a4 <HAL_RCC_OscConfig+0x270>)
 8005802:	f023 0301 	bic.w	r3, r3, #1
 8005806:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8005808:	f7fc fa1a 	bl	8001c40 <HAL_GetTick>
 800580c:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800580e:	e008      	b.n	8005822 <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8005810:	f7fc fa16 	bl	8001c40 <HAL_GetTick>
 8005814:	4602      	mov	r2, r0
 8005816:	693b      	ldr	r3, [r7, #16]
 8005818:	1ad3      	subs	r3, r2, r3
 800581a:	2b02      	cmp	r3, #2
 800581c:	d901      	bls.n	8005822 <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 800581e:	2303      	movs	r3, #3
 8005820:	e31a      	b.n	8005e58 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8005822:	4b20      	ldr	r3, [pc, #128]	@ (80058a4 <HAL_RCC_OscConfig+0x270>)
 8005824:	681b      	ldr	r3, [r3, #0]
 8005826:	f003 0302 	and.w	r3, r3, #2
 800582a:	2b00      	cmp	r3, #0
 800582c:	d1f0      	bne.n	8005810 <HAL_RCC_OscConfig+0x1dc>
 800582e:	e000      	b.n	8005832 <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8005830:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	681b      	ldr	r3, [r3, #0]
 8005836:	f003 0301 	and.w	r3, r3, #1
 800583a:	2b00      	cmp	r3, #0
 800583c:	d073      	beq.n	8005926 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 800583e:	69bb      	ldr	r3, [r7, #24]
 8005840:	2b08      	cmp	r3, #8
 8005842:	d005      	beq.n	8005850 <HAL_RCC_OscConfig+0x21c>
 8005844:	69bb      	ldr	r3, [r7, #24]
 8005846:	2b0c      	cmp	r3, #12
 8005848:	d10e      	bne.n	8005868 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 800584a:	697b      	ldr	r3, [r7, #20]
 800584c:	2b03      	cmp	r3, #3
 800584e:	d10b      	bne.n	8005868 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005850:	4b14      	ldr	r3, [pc, #80]	@ (80058a4 <HAL_RCC_OscConfig+0x270>)
 8005852:	681b      	ldr	r3, [r3, #0]
 8005854:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005858:	2b00      	cmp	r3, #0
 800585a:	d063      	beq.n	8005924 <HAL_RCC_OscConfig+0x2f0>
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	685b      	ldr	r3, [r3, #4]
 8005860:	2b00      	cmp	r3, #0
 8005862:	d15f      	bne.n	8005924 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8005864:	2301      	movs	r3, #1
 8005866:	e2f7      	b.n	8005e58 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	685b      	ldr	r3, [r3, #4]
 800586c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005870:	d106      	bne.n	8005880 <HAL_RCC_OscConfig+0x24c>
 8005872:	4b0c      	ldr	r3, [pc, #48]	@ (80058a4 <HAL_RCC_OscConfig+0x270>)
 8005874:	681b      	ldr	r3, [r3, #0]
 8005876:	4a0b      	ldr	r2, [pc, #44]	@ (80058a4 <HAL_RCC_OscConfig+0x270>)
 8005878:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800587c:	6013      	str	r3, [r2, #0]
 800587e:	e025      	b.n	80058cc <HAL_RCC_OscConfig+0x298>
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	685b      	ldr	r3, [r3, #4]
 8005884:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005888:	d114      	bne.n	80058b4 <HAL_RCC_OscConfig+0x280>
 800588a:	4b06      	ldr	r3, [pc, #24]	@ (80058a4 <HAL_RCC_OscConfig+0x270>)
 800588c:	681b      	ldr	r3, [r3, #0]
 800588e:	4a05      	ldr	r2, [pc, #20]	@ (80058a4 <HAL_RCC_OscConfig+0x270>)
 8005890:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005894:	6013      	str	r3, [r2, #0]
 8005896:	4b03      	ldr	r3, [pc, #12]	@ (80058a4 <HAL_RCC_OscConfig+0x270>)
 8005898:	681b      	ldr	r3, [r3, #0]
 800589a:	4a02      	ldr	r2, [pc, #8]	@ (80058a4 <HAL_RCC_OscConfig+0x270>)
 800589c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80058a0:	6013      	str	r3, [r2, #0]
 80058a2:	e013      	b.n	80058cc <HAL_RCC_OscConfig+0x298>
 80058a4:	40021000 	.word	0x40021000
 80058a8:	0800dcac 	.word	0x0800dcac
 80058ac:	20000000 	.word	0x20000000
 80058b0:	20000004 	.word	0x20000004
 80058b4:	4ba0      	ldr	r3, [pc, #640]	@ (8005b38 <HAL_RCC_OscConfig+0x504>)
 80058b6:	681b      	ldr	r3, [r3, #0]
 80058b8:	4a9f      	ldr	r2, [pc, #636]	@ (8005b38 <HAL_RCC_OscConfig+0x504>)
 80058ba:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80058be:	6013      	str	r3, [r2, #0]
 80058c0:	4b9d      	ldr	r3, [pc, #628]	@ (8005b38 <HAL_RCC_OscConfig+0x504>)
 80058c2:	681b      	ldr	r3, [r3, #0]
 80058c4:	4a9c      	ldr	r2, [pc, #624]	@ (8005b38 <HAL_RCC_OscConfig+0x504>)
 80058c6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80058ca:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	685b      	ldr	r3, [r3, #4]
 80058d0:	2b00      	cmp	r3, #0
 80058d2:	d013      	beq.n	80058fc <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80058d4:	f7fc f9b4 	bl	8001c40 <HAL_GetTick>
 80058d8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80058da:	e008      	b.n	80058ee <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80058dc:	f7fc f9b0 	bl	8001c40 <HAL_GetTick>
 80058e0:	4602      	mov	r2, r0
 80058e2:	693b      	ldr	r3, [r7, #16]
 80058e4:	1ad3      	subs	r3, r2, r3
 80058e6:	2b64      	cmp	r3, #100	@ 0x64
 80058e8:	d901      	bls.n	80058ee <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 80058ea:	2303      	movs	r3, #3
 80058ec:	e2b4      	b.n	8005e58 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80058ee:	4b92      	ldr	r3, [pc, #584]	@ (8005b38 <HAL_RCC_OscConfig+0x504>)
 80058f0:	681b      	ldr	r3, [r3, #0]
 80058f2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80058f6:	2b00      	cmp	r3, #0
 80058f8:	d0f0      	beq.n	80058dc <HAL_RCC_OscConfig+0x2a8>
 80058fa:	e014      	b.n	8005926 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80058fc:	f7fc f9a0 	bl	8001c40 <HAL_GetTick>
 8005900:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8005902:	e008      	b.n	8005916 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005904:	f7fc f99c 	bl	8001c40 <HAL_GetTick>
 8005908:	4602      	mov	r2, r0
 800590a:	693b      	ldr	r3, [r7, #16]
 800590c:	1ad3      	subs	r3, r2, r3
 800590e:	2b64      	cmp	r3, #100	@ 0x64
 8005910:	d901      	bls.n	8005916 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8005912:	2303      	movs	r3, #3
 8005914:	e2a0      	b.n	8005e58 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8005916:	4b88      	ldr	r3, [pc, #544]	@ (8005b38 <HAL_RCC_OscConfig+0x504>)
 8005918:	681b      	ldr	r3, [r3, #0]
 800591a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800591e:	2b00      	cmp	r3, #0
 8005920:	d1f0      	bne.n	8005904 <HAL_RCC_OscConfig+0x2d0>
 8005922:	e000      	b.n	8005926 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005924:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	681b      	ldr	r3, [r3, #0]
 800592a:	f003 0302 	and.w	r3, r3, #2
 800592e:	2b00      	cmp	r3, #0
 8005930:	d060      	beq.n	80059f4 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8005932:	69bb      	ldr	r3, [r7, #24]
 8005934:	2b04      	cmp	r3, #4
 8005936:	d005      	beq.n	8005944 <HAL_RCC_OscConfig+0x310>
 8005938:	69bb      	ldr	r3, [r7, #24]
 800593a:	2b0c      	cmp	r3, #12
 800593c:	d119      	bne.n	8005972 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 800593e:	697b      	ldr	r3, [r7, #20]
 8005940:	2b02      	cmp	r3, #2
 8005942:	d116      	bne.n	8005972 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005944:	4b7c      	ldr	r3, [pc, #496]	@ (8005b38 <HAL_RCC_OscConfig+0x504>)
 8005946:	681b      	ldr	r3, [r3, #0]
 8005948:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800594c:	2b00      	cmp	r3, #0
 800594e:	d005      	beq.n	800595c <HAL_RCC_OscConfig+0x328>
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	68db      	ldr	r3, [r3, #12]
 8005954:	2b00      	cmp	r3, #0
 8005956:	d101      	bne.n	800595c <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8005958:	2301      	movs	r3, #1
 800595a:	e27d      	b.n	8005e58 <HAL_RCC_OscConfig+0x824>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800595c:	4b76      	ldr	r3, [pc, #472]	@ (8005b38 <HAL_RCC_OscConfig+0x504>)
 800595e:	685b      	ldr	r3, [r3, #4]
 8005960:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	691b      	ldr	r3, [r3, #16]
 8005968:	061b      	lsls	r3, r3, #24
 800596a:	4973      	ldr	r1, [pc, #460]	@ (8005b38 <HAL_RCC_OscConfig+0x504>)
 800596c:	4313      	orrs	r3, r2
 800596e:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005970:	e040      	b.n	80059f4 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	68db      	ldr	r3, [r3, #12]
 8005976:	2b00      	cmp	r3, #0
 8005978:	d023      	beq.n	80059c2 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800597a:	4b6f      	ldr	r3, [pc, #444]	@ (8005b38 <HAL_RCC_OscConfig+0x504>)
 800597c:	681b      	ldr	r3, [r3, #0]
 800597e:	4a6e      	ldr	r2, [pc, #440]	@ (8005b38 <HAL_RCC_OscConfig+0x504>)
 8005980:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005984:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005986:	f7fc f95b 	bl	8001c40 <HAL_GetTick>
 800598a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800598c:	e008      	b.n	80059a0 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800598e:	f7fc f957 	bl	8001c40 <HAL_GetTick>
 8005992:	4602      	mov	r2, r0
 8005994:	693b      	ldr	r3, [r7, #16]
 8005996:	1ad3      	subs	r3, r2, r3
 8005998:	2b02      	cmp	r3, #2
 800599a:	d901      	bls.n	80059a0 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 800599c:	2303      	movs	r3, #3
 800599e:	e25b      	b.n	8005e58 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80059a0:	4b65      	ldr	r3, [pc, #404]	@ (8005b38 <HAL_RCC_OscConfig+0x504>)
 80059a2:	681b      	ldr	r3, [r3, #0]
 80059a4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80059a8:	2b00      	cmp	r3, #0
 80059aa:	d0f0      	beq.n	800598e <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80059ac:	4b62      	ldr	r3, [pc, #392]	@ (8005b38 <HAL_RCC_OscConfig+0x504>)
 80059ae:	685b      	ldr	r3, [r3, #4]
 80059b0:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	691b      	ldr	r3, [r3, #16]
 80059b8:	061b      	lsls	r3, r3, #24
 80059ba:	495f      	ldr	r1, [pc, #380]	@ (8005b38 <HAL_RCC_OscConfig+0x504>)
 80059bc:	4313      	orrs	r3, r2
 80059be:	604b      	str	r3, [r1, #4]
 80059c0:	e018      	b.n	80059f4 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80059c2:	4b5d      	ldr	r3, [pc, #372]	@ (8005b38 <HAL_RCC_OscConfig+0x504>)
 80059c4:	681b      	ldr	r3, [r3, #0]
 80059c6:	4a5c      	ldr	r2, [pc, #368]	@ (8005b38 <HAL_RCC_OscConfig+0x504>)
 80059c8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80059cc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80059ce:	f7fc f937 	bl	8001c40 <HAL_GetTick>
 80059d2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80059d4:	e008      	b.n	80059e8 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80059d6:	f7fc f933 	bl	8001c40 <HAL_GetTick>
 80059da:	4602      	mov	r2, r0
 80059dc:	693b      	ldr	r3, [r7, #16]
 80059de:	1ad3      	subs	r3, r2, r3
 80059e0:	2b02      	cmp	r3, #2
 80059e2:	d901      	bls.n	80059e8 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 80059e4:	2303      	movs	r3, #3
 80059e6:	e237      	b.n	8005e58 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80059e8:	4b53      	ldr	r3, [pc, #332]	@ (8005b38 <HAL_RCC_OscConfig+0x504>)
 80059ea:	681b      	ldr	r3, [r3, #0]
 80059ec:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80059f0:	2b00      	cmp	r3, #0
 80059f2:	d1f0      	bne.n	80059d6 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	681b      	ldr	r3, [r3, #0]
 80059f8:	f003 0308 	and.w	r3, r3, #8
 80059fc:	2b00      	cmp	r3, #0
 80059fe:	d03c      	beq.n	8005a7a <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	695b      	ldr	r3, [r3, #20]
 8005a04:	2b00      	cmp	r3, #0
 8005a06:	d01c      	beq.n	8005a42 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005a08:	4b4b      	ldr	r3, [pc, #300]	@ (8005b38 <HAL_RCC_OscConfig+0x504>)
 8005a0a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005a0e:	4a4a      	ldr	r2, [pc, #296]	@ (8005b38 <HAL_RCC_OscConfig+0x504>)
 8005a10:	f043 0301 	orr.w	r3, r3, #1
 8005a14:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005a18:	f7fc f912 	bl	8001c40 <HAL_GetTick>
 8005a1c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8005a1e:	e008      	b.n	8005a32 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005a20:	f7fc f90e 	bl	8001c40 <HAL_GetTick>
 8005a24:	4602      	mov	r2, r0
 8005a26:	693b      	ldr	r3, [r7, #16]
 8005a28:	1ad3      	subs	r3, r2, r3
 8005a2a:	2b02      	cmp	r3, #2
 8005a2c:	d901      	bls.n	8005a32 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8005a2e:	2303      	movs	r3, #3
 8005a30:	e212      	b.n	8005e58 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8005a32:	4b41      	ldr	r3, [pc, #260]	@ (8005b38 <HAL_RCC_OscConfig+0x504>)
 8005a34:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005a38:	f003 0302 	and.w	r3, r3, #2
 8005a3c:	2b00      	cmp	r3, #0
 8005a3e:	d0ef      	beq.n	8005a20 <HAL_RCC_OscConfig+0x3ec>
 8005a40:	e01b      	b.n	8005a7a <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005a42:	4b3d      	ldr	r3, [pc, #244]	@ (8005b38 <HAL_RCC_OscConfig+0x504>)
 8005a44:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005a48:	4a3b      	ldr	r2, [pc, #236]	@ (8005b38 <HAL_RCC_OscConfig+0x504>)
 8005a4a:	f023 0301 	bic.w	r3, r3, #1
 8005a4e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005a52:	f7fc f8f5 	bl	8001c40 <HAL_GetTick>
 8005a56:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8005a58:	e008      	b.n	8005a6c <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005a5a:	f7fc f8f1 	bl	8001c40 <HAL_GetTick>
 8005a5e:	4602      	mov	r2, r0
 8005a60:	693b      	ldr	r3, [r7, #16]
 8005a62:	1ad3      	subs	r3, r2, r3
 8005a64:	2b02      	cmp	r3, #2
 8005a66:	d901      	bls.n	8005a6c <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8005a68:	2303      	movs	r3, #3
 8005a6a:	e1f5      	b.n	8005e58 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8005a6c:	4b32      	ldr	r3, [pc, #200]	@ (8005b38 <HAL_RCC_OscConfig+0x504>)
 8005a6e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005a72:	f003 0302 	and.w	r3, r3, #2
 8005a76:	2b00      	cmp	r3, #0
 8005a78:	d1ef      	bne.n	8005a5a <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	681b      	ldr	r3, [r3, #0]
 8005a7e:	f003 0304 	and.w	r3, r3, #4
 8005a82:	2b00      	cmp	r3, #0
 8005a84:	f000 80a6 	beq.w	8005bd4 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005a88:	2300      	movs	r3, #0
 8005a8a:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8005a8c:	4b2a      	ldr	r3, [pc, #168]	@ (8005b38 <HAL_RCC_OscConfig+0x504>)
 8005a8e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005a90:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005a94:	2b00      	cmp	r3, #0
 8005a96:	d10d      	bne.n	8005ab4 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005a98:	4b27      	ldr	r3, [pc, #156]	@ (8005b38 <HAL_RCC_OscConfig+0x504>)
 8005a9a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005a9c:	4a26      	ldr	r2, [pc, #152]	@ (8005b38 <HAL_RCC_OscConfig+0x504>)
 8005a9e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005aa2:	6593      	str	r3, [r2, #88]	@ 0x58
 8005aa4:	4b24      	ldr	r3, [pc, #144]	@ (8005b38 <HAL_RCC_OscConfig+0x504>)
 8005aa6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005aa8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005aac:	60bb      	str	r3, [r7, #8]
 8005aae:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005ab0:	2301      	movs	r3, #1
 8005ab2:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005ab4:	4b21      	ldr	r3, [pc, #132]	@ (8005b3c <HAL_RCC_OscConfig+0x508>)
 8005ab6:	681b      	ldr	r3, [r3, #0]
 8005ab8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005abc:	2b00      	cmp	r3, #0
 8005abe:	d118      	bne.n	8005af2 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005ac0:	4b1e      	ldr	r3, [pc, #120]	@ (8005b3c <HAL_RCC_OscConfig+0x508>)
 8005ac2:	681b      	ldr	r3, [r3, #0]
 8005ac4:	4a1d      	ldr	r2, [pc, #116]	@ (8005b3c <HAL_RCC_OscConfig+0x508>)
 8005ac6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005aca:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005acc:	f7fc f8b8 	bl	8001c40 <HAL_GetTick>
 8005ad0:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005ad2:	e008      	b.n	8005ae6 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005ad4:	f7fc f8b4 	bl	8001c40 <HAL_GetTick>
 8005ad8:	4602      	mov	r2, r0
 8005ada:	693b      	ldr	r3, [r7, #16]
 8005adc:	1ad3      	subs	r3, r2, r3
 8005ade:	2b02      	cmp	r3, #2
 8005ae0:	d901      	bls.n	8005ae6 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8005ae2:	2303      	movs	r3, #3
 8005ae4:	e1b8      	b.n	8005e58 <HAL_RCC_OscConfig+0x824>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005ae6:	4b15      	ldr	r3, [pc, #84]	@ (8005b3c <HAL_RCC_OscConfig+0x508>)
 8005ae8:	681b      	ldr	r3, [r3, #0]
 8005aea:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005aee:	2b00      	cmp	r3, #0
 8005af0:	d0f0      	beq.n	8005ad4 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	689b      	ldr	r3, [r3, #8]
 8005af6:	2b01      	cmp	r3, #1
 8005af8:	d108      	bne.n	8005b0c <HAL_RCC_OscConfig+0x4d8>
 8005afa:	4b0f      	ldr	r3, [pc, #60]	@ (8005b38 <HAL_RCC_OscConfig+0x504>)
 8005afc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005b00:	4a0d      	ldr	r2, [pc, #52]	@ (8005b38 <HAL_RCC_OscConfig+0x504>)
 8005b02:	f043 0301 	orr.w	r3, r3, #1
 8005b06:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8005b0a:	e029      	b.n	8005b60 <HAL_RCC_OscConfig+0x52c>
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	689b      	ldr	r3, [r3, #8]
 8005b10:	2b05      	cmp	r3, #5
 8005b12:	d115      	bne.n	8005b40 <HAL_RCC_OscConfig+0x50c>
 8005b14:	4b08      	ldr	r3, [pc, #32]	@ (8005b38 <HAL_RCC_OscConfig+0x504>)
 8005b16:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005b1a:	4a07      	ldr	r2, [pc, #28]	@ (8005b38 <HAL_RCC_OscConfig+0x504>)
 8005b1c:	f043 0304 	orr.w	r3, r3, #4
 8005b20:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8005b24:	4b04      	ldr	r3, [pc, #16]	@ (8005b38 <HAL_RCC_OscConfig+0x504>)
 8005b26:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005b2a:	4a03      	ldr	r2, [pc, #12]	@ (8005b38 <HAL_RCC_OscConfig+0x504>)
 8005b2c:	f043 0301 	orr.w	r3, r3, #1
 8005b30:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8005b34:	e014      	b.n	8005b60 <HAL_RCC_OscConfig+0x52c>
 8005b36:	bf00      	nop
 8005b38:	40021000 	.word	0x40021000
 8005b3c:	40007000 	.word	0x40007000
 8005b40:	4b9d      	ldr	r3, [pc, #628]	@ (8005db8 <HAL_RCC_OscConfig+0x784>)
 8005b42:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005b46:	4a9c      	ldr	r2, [pc, #624]	@ (8005db8 <HAL_RCC_OscConfig+0x784>)
 8005b48:	f023 0301 	bic.w	r3, r3, #1
 8005b4c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8005b50:	4b99      	ldr	r3, [pc, #612]	@ (8005db8 <HAL_RCC_OscConfig+0x784>)
 8005b52:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005b56:	4a98      	ldr	r2, [pc, #608]	@ (8005db8 <HAL_RCC_OscConfig+0x784>)
 8005b58:	f023 0304 	bic.w	r3, r3, #4
 8005b5c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	689b      	ldr	r3, [r3, #8]
 8005b64:	2b00      	cmp	r3, #0
 8005b66:	d016      	beq.n	8005b96 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005b68:	f7fc f86a 	bl	8001c40 <HAL_GetTick>
 8005b6c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005b6e:	e00a      	b.n	8005b86 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005b70:	f7fc f866 	bl	8001c40 <HAL_GetTick>
 8005b74:	4602      	mov	r2, r0
 8005b76:	693b      	ldr	r3, [r7, #16]
 8005b78:	1ad3      	subs	r3, r2, r3
 8005b7a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005b7e:	4293      	cmp	r3, r2
 8005b80:	d901      	bls.n	8005b86 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8005b82:	2303      	movs	r3, #3
 8005b84:	e168      	b.n	8005e58 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005b86:	4b8c      	ldr	r3, [pc, #560]	@ (8005db8 <HAL_RCC_OscConfig+0x784>)
 8005b88:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005b8c:	f003 0302 	and.w	r3, r3, #2
 8005b90:	2b00      	cmp	r3, #0
 8005b92:	d0ed      	beq.n	8005b70 <HAL_RCC_OscConfig+0x53c>
 8005b94:	e015      	b.n	8005bc2 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005b96:	f7fc f853 	bl	8001c40 <HAL_GetTick>
 8005b9a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005b9c:	e00a      	b.n	8005bb4 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005b9e:	f7fc f84f 	bl	8001c40 <HAL_GetTick>
 8005ba2:	4602      	mov	r2, r0
 8005ba4:	693b      	ldr	r3, [r7, #16]
 8005ba6:	1ad3      	subs	r3, r2, r3
 8005ba8:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005bac:	4293      	cmp	r3, r2
 8005bae:	d901      	bls.n	8005bb4 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8005bb0:	2303      	movs	r3, #3
 8005bb2:	e151      	b.n	8005e58 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005bb4:	4b80      	ldr	r3, [pc, #512]	@ (8005db8 <HAL_RCC_OscConfig+0x784>)
 8005bb6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005bba:	f003 0302 	and.w	r3, r3, #2
 8005bbe:	2b00      	cmp	r3, #0
 8005bc0:	d1ed      	bne.n	8005b9e <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005bc2:	7ffb      	ldrb	r3, [r7, #31]
 8005bc4:	2b01      	cmp	r3, #1
 8005bc6:	d105      	bne.n	8005bd4 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005bc8:	4b7b      	ldr	r3, [pc, #492]	@ (8005db8 <HAL_RCC_OscConfig+0x784>)
 8005bca:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005bcc:	4a7a      	ldr	r2, [pc, #488]	@ (8005db8 <HAL_RCC_OscConfig+0x784>)
 8005bce:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005bd2:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	681b      	ldr	r3, [r3, #0]
 8005bd8:	f003 0320 	and.w	r3, r3, #32
 8005bdc:	2b00      	cmp	r3, #0
 8005bde:	d03c      	beq.n	8005c5a <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005be4:	2b00      	cmp	r3, #0
 8005be6:	d01c      	beq.n	8005c22 <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8005be8:	4b73      	ldr	r3, [pc, #460]	@ (8005db8 <HAL_RCC_OscConfig+0x784>)
 8005bea:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005bee:	4a72      	ldr	r2, [pc, #456]	@ (8005db8 <HAL_RCC_OscConfig+0x784>)
 8005bf0:	f043 0301 	orr.w	r3, r3, #1
 8005bf4:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005bf8:	f7fc f822 	bl	8001c40 <HAL_GetTick>
 8005bfc:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8005bfe:	e008      	b.n	8005c12 <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005c00:	f7fc f81e 	bl	8001c40 <HAL_GetTick>
 8005c04:	4602      	mov	r2, r0
 8005c06:	693b      	ldr	r3, [r7, #16]
 8005c08:	1ad3      	subs	r3, r2, r3
 8005c0a:	2b02      	cmp	r3, #2
 8005c0c:	d901      	bls.n	8005c12 <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 8005c0e:	2303      	movs	r3, #3
 8005c10:	e122      	b.n	8005e58 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8005c12:	4b69      	ldr	r3, [pc, #420]	@ (8005db8 <HAL_RCC_OscConfig+0x784>)
 8005c14:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005c18:	f003 0302 	and.w	r3, r3, #2
 8005c1c:	2b00      	cmp	r3, #0
 8005c1e:	d0ef      	beq.n	8005c00 <HAL_RCC_OscConfig+0x5cc>
 8005c20:	e01b      	b.n	8005c5a <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8005c22:	4b65      	ldr	r3, [pc, #404]	@ (8005db8 <HAL_RCC_OscConfig+0x784>)
 8005c24:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005c28:	4a63      	ldr	r2, [pc, #396]	@ (8005db8 <HAL_RCC_OscConfig+0x784>)
 8005c2a:	f023 0301 	bic.w	r3, r3, #1
 8005c2e:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005c32:	f7fc f805 	bl	8001c40 <HAL_GetTick>
 8005c36:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8005c38:	e008      	b.n	8005c4c <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005c3a:	f7fc f801 	bl	8001c40 <HAL_GetTick>
 8005c3e:	4602      	mov	r2, r0
 8005c40:	693b      	ldr	r3, [r7, #16]
 8005c42:	1ad3      	subs	r3, r2, r3
 8005c44:	2b02      	cmp	r3, #2
 8005c46:	d901      	bls.n	8005c4c <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8005c48:	2303      	movs	r3, #3
 8005c4a:	e105      	b.n	8005e58 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8005c4c:	4b5a      	ldr	r3, [pc, #360]	@ (8005db8 <HAL_RCC_OscConfig+0x784>)
 8005c4e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005c52:	f003 0302 	and.w	r3, r3, #2
 8005c56:	2b00      	cmp	r3, #0
 8005c58:	d1ef      	bne.n	8005c3a <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005c5e:	2b00      	cmp	r3, #0
 8005c60:	f000 80f9 	beq.w	8005e56 <HAL_RCC_OscConfig+0x822>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005c68:	2b02      	cmp	r3, #2
 8005c6a:	f040 80cf 	bne.w	8005e0c <HAL_RCC_OscConfig+0x7d8>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8005c6e:	4b52      	ldr	r3, [pc, #328]	@ (8005db8 <HAL_RCC_OscConfig+0x784>)
 8005c70:	68db      	ldr	r3, [r3, #12]
 8005c72:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8005c74:	697b      	ldr	r3, [r7, #20]
 8005c76:	f003 0203 	and.w	r2, r3, #3
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005c7e:	429a      	cmp	r2, r3
 8005c80:	d12c      	bne.n	8005cdc <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8005c82:	697b      	ldr	r3, [r7, #20]
 8005c84:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005c8c:	3b01      	subs	r3, #1
 8005c8e:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8005c90:	429a      	cmp	r2, r3
 8005c92:	d123      	bne.n	8005cdc <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8005c94:	697b      	ldr	r3, [r7, #20]
 8005c96:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005c9e:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8005ca0:	429a      	cmp	r2, r3
 8005ca2:	d11b      	bne.n	8005cdc <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8005ca4:	697b      	ldr	r3, [r7, #20]
 8005ca6:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005cae:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8005cb0:	429a      	cmp	r2, r3
 8005cb2:	d113      	bne.n	8005cdc <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005cb4:	697b      	ldr	r3, [r7, #20]
 8005cb6:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005cbe:	085b      	lsrs	r3, r3, #1
 8005cc0:	3b01      	subs	r3, #1
 8005cc2:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8005cc4:	429a      	cmp	r2, r3
 8005cc6:	d109      	bne.n	8005cdc <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8005cc8:	697b      	ldr	r3, [r7, #20]
 8005cca:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005cd2:	085b      	lsrs	r3, r3, #1
 8005cd4:	3b01      	subs	r3, #1
 8005cd6:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005cd8:	429a      	cmp	r2, r3
 8005cda:	d071      	beq.n	8005dc0 <HAL_RCC_OscConfig+0x78c>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8005cdc:	69bb      	ldr	r3, [r7, #24]
 8005cde:	2b0c      	cmp	r3, #12
 8005ce0:	d068      	beq.n	8005db4 <HAL_RCC_OscConfig+0x780>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8005ce2:	4b35      	ldr	r3, [pc, #212]	@ (8005db8 <HAL_RCC_OscConfig+0x784>)
 8005ce4:	681b      	ldr	r3, [r3, #0]
 8005ce6:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8005cea:	2b00      	cmp	r3, #0
 8005cec:	d105      	bne.n	8005cfa <HAL_RCC_OscConfig+0x6c6>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8005cee:	4b32      	ldr	r3, [pc, #200]	@ (8005db8 <HAL_RCC_OscConfig+0x784>)
 8005cf0:	681b      	ldr	r3, [r3, #0]
 8005cf2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005cf6:	2b00      	cmp	r3, #0
 8005cf8:	d001      	beq.n	8005cfe <HAL_RCC_OscConfig+0x6ca>
#endif
            )
          {
            return HAL_ERROR;
 8005cfa:	2301      	movs	r3, #1
 8005cfc:	e0ac      	b.n	8005e58 <HAL_RCC_OscConfig+0x824>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8005cfe:	4b2e      	ldr	r3, [pc, #184]	@ (8005db8 <HAL_RCC_OscConfig+0x784>)
 8005d00:	681b      	ldr	r3, [r3, #0]
 8005d02:	4a2d      	ldr	r2, [pc, #180]	@ (8005db8 <HAL_RCC_OscConfig+0x784>)
 8005d04:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005d08:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8005d0a:	f7fb ff99 	bl	8001c40 <HAL_GetTick>
 8005d0e:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005d10:	e008      	b.n	8005d24 <HAL_RCC_OscConfig+0x6f0>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005d12:	f7fb ff95 	bl	8001c40 <HAL_GetTick>
 8005d16:	4602      	mov	r2, r0
 8005d18:	693b      	ldr	r3, [r7, #16]
 8005d1a:	1ad3      	subs	r3, r2, r3
 8005d1c:	2b02      	cmp	r3, #2
 8005d1e:	d901      	bls.n	8005d24 <HAL_RCC_OscConfig+0x6f0>
              {
                return HAL_TIMEOUT;
 8005d20:	2303      	movs	r3, #3
 8005d22:	e099      	b.n	8005e58 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005d24:	4b24      	ldr	r3, [pc, #144]	@ (8005db8 <HAL_RCC_OscConfig+0x784>)
 8005d26:	681b      	ldr	r3, [r3, #0]
 8005d28:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005d2c:	2b00      	cmp	r3, #0
 8005d2e:	d1f0      	bne.n	8005d12 <HAL_RCC_OscConfig+0x6de>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005d30:	4b21      	ldr	r3, [pc, #132]	@ (8005db8 <HAL_RCC_OscConfig+0x784>)
 8005d32:	68da      	ldr	r2, [r3, #12]
 8005d34:	4b21      	ldr	r3, [pc, #132]	@ (8005dbc <HAL_RCC_OscConfig+0x788>)
 8005d36:	4013      	ands	r3, r2
 8005d38:	687a      	ldr	r2, [r7, #4]
 8005d3a:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8005d3c:	687a      	ldr	r2, [r7, #4]
 8005d3e:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8005d40:	3a01      	subs	r2, #1
 8005d42:	0112      	lsls	r2, r2, #4
 8005d44:	4311      	orrs	r1, r2
 8005d46:	687a      	ldr	r2, [r7, #4]
 8005d48:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8005d4a:	0212      	lsls	r2, r2, #8
 8005d4c:	4311      	orrs	r1, r2
 8005d4e:	687a      	ldr	r2, [r7, #4]
 8005d50:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8005d52:	0852      	lsrs	r2, r2, #1
 8005d54:	3a01      	subs	r2, #1
 8005d56:	0552      	lsls	r2, r2, #21
 8005d58:	4311      	orrs	r1, r2
 8005d5a:	687a      	ldr	r2, [r7, #4]
 8005d5c:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8005d5e:	0852      	lsrs	r2, r2, #1
 8005d60:	3a01      	subs	r2, #1
 8005d62:	0652      	lsls	r2, r2, #25
 8005d64:	4311      	orrs	r1, r2
 8005d66:	687a      	ldr	r2, [r7, #4]
 8005d68:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8005d6a:	06d2      	lsls	r2, r2, #27
 8005d6c:	430a      	orrs	r2, r1
 8005d6e:	4912      	ldr	r1, [pc, #72]	@ (8005db8 <HAL_RCC_OscConfig+0x784>)
 8005d70:	4313      	orrs	r3, r2
 8005d72:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8005d74:	4b10      	ldr	r3, [pc, #64]	@ (8005db8 <HAL_RCC_OscConfig+0x784>)
 8005d76:	681b      	ldr	r3, [r3, #0]
 8005d78:	4a0f      	ldr	r2, [pc, #60]	@ (8005db8 <HAL_RCC_OscConfig+0x784>)
 8005d7a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005d7e:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8005d80:	4b0d      	ldr	r3, [pc, #52]	@ (8005db8 <HAL_RCC_OscConfig+0x784>)
 8005d82:	68db      	ldr	r3, [r3, #12]
 8005d84:	4a0c      	ldr	r2, [pc, #48]	@ (8005db8 <HAL_RCC_OscConfig+0x784>)
 8005d86:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005d8a:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8005d8c:	f7fb ff58 	bl	8001c40 <HAL_GetTick>
 8005d90:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005d92:	e008      	b.n	8005da6 <HAL_RCC_OscConfig+0x772>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005d94:	f7fb ff54 	bl	8001c40 <HAL_GetTick>
 8005d98:	4602      	mov	r2, r0
 8005d9a:	693b      	ldr	r3, [r7, #16]
 8005d9c:	1ad3      	subs	r3, r2, r3
 8005d9e:	2b02      	cmp	r3, #2
 8005da0:	d901      	bls.n	8005da6 <HAL_RCC_OscConfig+0x772>
              {
                return HAL_TIMEOUT;
 8005da2:	2303      	movs	r3, #3
 8005da4:	e058      	b.n	8005e58 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005da6:	4b04      	ldr	r3, [pc, #16]	@ (8005db8 <HAL_RCC_OscConfig+0x784>)
 8005da8:	681b      	ldr	r3, [r3, #0]
 8005daa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005dae:	2b00      	cmp	r3, #0
 8005db0:	d0f0      	beq.n	8005d94 <HAL_RCC_OscConfig+0x760>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8005db2:	e050      	b.n	8005e56 <HAL_RCC_OscConfig+0x822>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8005db4:	2301      	movs	r3, #1
 8005db6:	e04f      	b.n	8005e58 <HAL_RCC_OscConfig+0x824>
 8005db8:	40021000 	.word	0x40021000
 8005dbc:	019d800c 	.word	0x019d800c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005dc0:	4b27      	ldr	r3, [pc, #156]	@ (8005e60 <HAL_RCC_OscConfig+0x82c>)
 8005dc2:	681b      	ldr	r3, [r3, #0]
 8005dc4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005dc8:	2b00      	cmp	r3, #0
 8005dca:	d144      	bne.n	8005e56 <HAL_RCC_OscConfig+0x822>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8005dcc:	4b24      	ldr	r3, [pc, #144]	@ (8005e60 <HAL_RCC_OscConfig+0x82c>)
 8005dce:	681b      	ldr	r3, [r3, #0]
 8005dd0:	4a23      	ldr	r2, [pc, #140]	@ (8005e60 <HAL_RCC_OscConfig+0x82c>)
 8005dd2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005dd6:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8005dd8:	4b21      	ldr	r3, [pc, #132]	@ (8005e60 <HAL_RCC_OscConfig+0x82c>)
 8005dda:	68db      	ldr	r3, [r3, #12]
 8005ddc:	4a20      	ldr	r2, [pc, #128]	@ (8005e60 <HAL_RCC_OscConfig+0x82c>)
 8005dde:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005de2:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8005de4:	f7fb ff2c 	bl	8001c40 <HAL_GetTick>
 8005de8:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005dea:	e008      	b.n	8005dfe <HAL_RCC_OscConfig+0x7ca>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005dec:	f7fb ff28 	bl	8001c40 <HAL_GetTick>
 8005df0:	4602      	mov	r2, r0
 8005df2:	693b      	ldr	r3, [r7, #16]
 8005df4:	1ad3      	subs	r3, r2, r3
 8005df6:	2b02      	cmp	r3, #2
 8005df8:	d901      	bls.n	8005dfe <HAL_RCC_OscConfig+0x7ca>
            {
              return HAL_TIMEOUT;
 8005dfa:	2303      	movs	r3, #3
 8005dfc:	e02c      	b.n	8005e58 <HAL_RCC_OscConfig+0x824>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005dfe:	4b18      	ldr	r3, [pc, #96]	@ (8005e60 <HAL_RCC_OscConfig+0x82c>)
 8005e00:	681b      	ldr	r3, [r3, #0]
 8005e02:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005e06:	2b00      	cmp	r3, #0
 8005e08:	d0f0      	beq.n	8005dec <HAL_RCC_OscConfig+0x7b8>
 8005e0a:	e024      	b.n	8005e56 <HAL_RCC_OscConfig+0x822>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8005e0c:	69bb      	ldr	r3, [r7, #24]
 8005e0e:	2b0c      	cmp	r3, #12
 8005e10:	d01f      	beq.n	8005e52 <HAL_RCC_OscConfig+0x81e>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005e12:	4b13      	ldr	r3, [pc, #76]	@ (8005e60 <HAL_RCC_OscConfig+0x82c>)
 8005e14:	681b      	ldr	r3, [r3, #0]
 8005e16:	4a12      	ldr	r2, [pc, #72]	@ (8005e60 <HAL_RCC_OscConfig+0x82c>)
 8005e18:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005e1c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005e1e:	f7fb ff0f 	bl	8001c40 <HAL_GetTick>
 8005e22:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005e24:	e008      	b.n	8005e38 <HAL_RCC_OscConfig+0x804>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005e26:	f7fb ff0b 	bl	8001c40 <HAL_GetTick>
 8005e2a:	4602      	mov	r2, r0
 8005e2c:	693b      	ldr	r3, [r7, #16]
 8005e2e:	1ad3      	subs	r3, r2, r3
 8005e30:	2b02      	cmp	r3, #2
 8005e32:	d901      	bls.n	8005e38 <HAL_RCC_OscConfig+0x804>
          {
            return HAL_TIMEOUT;
 8005e34:	2303      	movs	r3, #3
 8005e36:	e00f      	b.n	8005e58 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005e38:	4b09      	ldr	r3, [pc, #36]	@ (8005e60 <HAL_RCC_OscConfig+0x82c>)
 8005e3a:	681b      	ldr	r3, [r3, #0]
 8005e3c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005e40:	2b00      	cmp	r3, #0
 8005e42:	d1f0      	bne.n	8005e26 <HAL_RCC_OscConfig+0x7f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8005e44:	4b06      	ldr	r3, [pc, #24]	@ (8005e60 <HAL_RCC_OscConfig+0x82c>)
 8005e46:	68da      	ldr	r2, [r3, #12]
 8005e48:	4905      	ldr	r1, [pc, #20]	@ (8005e60 <HAL_RCC_OscConfig+0x82c>)
 8005e4a:	4b06      	ldr	r3, [pc, #24]	@ (8005e64 <HAL_RCC_OscConfig+0x830>)
 8005e4c:	4013      	ands	r3, r2
 8005e4e:	60cb      	str	r3, [r1, #12]
 8005e50:	e001      	b.n	8005e56 <HAL_RCC_OscConfig+0x822>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8005e52:	2301      	movs	r3, #1
 8005e54:	e000      	b.n	8005e58 <HAL_RCC_OscConfig+0x824>
      }
    }
  }
  return HAL_OK;
 8005e56:	2300      	movs	r3, #0
}
 8005e58:	4618      	mov	r0, r3
 8005e5a:	3720      	adds	r7, #32
 8005e5c:	46bd      	mov	sp, r7
 8005e5e:	bd80      	pop	{r7, pc}
 8005e60:	40021000 	.word	0x40021000
 8005e64:	feeefffc 	.word	0xfeeefffc

08005e68 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005e68:	b580      	push	{r7, lr}
 8005e6a:	b086      	sub	sp, #24
 8005e6c:	af00      	add	r7, sp, #0
 8005e6e:	6078      	str	r0, [r7, #4]
 8005e70:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8005e72:	2300      	movs	r3, #0
 8005e74:	617b      	str	r3, [r7, #20]
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	2b00      	cmp	r3, #0
 8005e7a:	d101      	bne.n	8005e80 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8005e7c:	2301      	movs	r3, #1
 8005e7e:	e11d      	b.n	80060bc <HAL_RCC_ClockConfig+0x254>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005e80:	4b90      	ldr	r3, [pc, #576]	@ (80060c4 <HAL_RCC_ClockConfig+0x25c>)
 8005e82:	681b      	ldr	r3, [r3, #0]
 8005e84:	f003 030f 	and.w	r3, r3, #15
 8005e88:	683a      	ldr	r2, [r7, #0]
 8005e8a:	429a      	cmp	r2, r3
 8005e8c:	d910      	bls.n	8005eb0 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005e8e:	4b8d      	ldr	r3, [pc, #564]	@ (80060c4 <HAL_RCC_ClockConfig+0x25c>)
 8005e90:	681b      	ldr	r3, [r3, #0]
 8005e92:	f023 020f 	bic.w	r2, r3, #15
 8005e96:	498b      	ldr	r1, [pc, #556]	@ (80060c4 <HAL_RCC_ClockConfig+0x25c>)
 8005e98:	683b      	ldr	r3, [r7, #0]
 8005e9a:	4313      	orrs	r3, r2
 8005e9c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005e9e:	4b89      	ldr	r3, [pc, #548]	@ (80060c4 <HAL_RCC_ClockConfig+0x25c>)
 8005ea0:	681b      	ldr	r3, [r3, #0]
 8005ea2:	f003 030f 	and.w	r3, r3, #15
 8005ea6:	683a      	ldr	r2, [r7, #0]
 8005ea8:	429a      	cmp	r2, r3
 8005eaa:	d001      	beq.n	8005eb0 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8005eac:	2301      	movs	r3, #1
 8005eae:	e105      	b.n	80060bc <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	681b      	ldr	r3, [r3, #0]
 8005eb4:	f003 0302 	and.w	r3, r3, #2
 8005eb8:	2b00      	cmp	r3, #0
 8005eba:	d010      	beq.n	8005ede <HAL_RCC_ClockConfig+0x76>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	689a      	ldr	r2, [r3, #8]
 8005ec0:	4b81      	ldr	r3, [pc, #516]	@ (80060c8 <HAL_RCC_ClockConfig+0x260>)
 8005ec2:	689b      	ldr	r3, [r3, #8]
 8005ec4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005ec8:	429a      	cmp	r2, r3
 8005eca:	d908      	bls.n	8005ede <HAL_RCC_ClockConfig+0x76>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005ecc:	4b7e      	ldr	r3, [pc, #504]	@ (80060c8 <HAL_RCC_ClockConfig+0x260>)
 8005ece:	689b      	ldr	r3, [r3, #8]
 8005ed0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	689b      	ldr	r3, [r3, #8]
 8005ed8:	497b      	ldr	r1, [pc, #492]	@ (80060c8 <HAL_RCC_ClockConfig+0x260>)
 8005eda:	4313      	orrs	r3, r2
 8005edc:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	681b      	ldr	r3, [r3, #0]
 8005ee2:	f003 0301 	and.w	r3, r3, #1
 8005ee6:	2b00      	cmp	r3, #0
 8005ee8:	d079      	beq.n	8005fde <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	685b      	ldr	r3, [r3, #4]
 8005eee:	2b03      	cmp	r3, #3
 8005ef0:	d11e      	bne.n	8005f30 <HAL_RCC_ClockConfig+0xc8>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005ef2:	4b75      	ldr	r3, [pc, #468]	@ (80060c8 <HAL_RCC_ClockConfig+0x260>)
 8005ef4:	681b      	ldr	r3, [r3, #0]
 8005ef6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005efa:	2b00      	cmp	r3, #0
 8005efc:	d101      	bne.n	8005f02 <HAL_RCC_ClockConfig+0x9a>
      {
        return HAL_ERROR;
 8005efe:	2301      	movs	r3, #1
 8005f00:	e0dc      	b.n	80060bc <HAL_RCC_ClockConfig+0x254>
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      if(RCC_GetSysClockFreqFromPLLSource() > 80000000U)
 8005f02:	f000 fa09 	bl	8006318 <RCC_GetSysClockFreqFromPLLSource>
 8005f06:	4603      	mov	r3, r0
 8005f08:	4a70      	ldr	r2, [pc, #448]	@ (80060cc <HAL_RCC_ClockConfig+0x264>)
 8005f0a:	4293      	cmp	r3, r2
 8005f0c:	d946      	bls.n	8005f9c <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8005f0e:	4b6e      	ldr	r3, [pc, #440]	@ (80060c8 <HAL_RCC_ClockConfig+0x260>)
 8005f10:	689b      	ldr	r3, [r3, #8]
 8005f12:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005f16:	2b00      	cmp	r3, #0
 8005f18:	d140      	bne.n	8005f9c <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8005f1a:	4b6b      	ldr	r3, [pc, #428]	@ (80060c8 <HAL_RCC_ClockConfig+0x260>)
 8005f1c:	689b      	ldr	r3, [r3, #8]
 8005f1e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005f22:	4a69      	ldr	r2, [pc, #420]	@ (80060c8 <HAL_RCC_ClockConfig+0x260>)
 8005f24:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005f28:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8005f2a:	2380      	movs	r3, #128	@ 0x80
 8005f2c:	617b      	str	r3, [r7, #20]
 8005f2e:	e035      	b.n	8005f9c <HAL_RCC_ClockConfig+0x134>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	685b      	ldr	r3, [r3, #4]
 8005f34:	2b02      	cmp	r3, #2
 8005f36:	d107      	bne.n	8005f48 <HAL_RCC_ClockConfig+0xe0>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005f38:	4b63      	ldr	r3, [pc, #396]	@ (80060c8 <HAL_RCC_ClockConfig+0x260>)
 8005f3a:	681b      	ldr	r3, [r3, #0]
 8005f3c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005f40:	2b00      	cmp	r3, #0
 8005f42:	d115      	bne.n	8005f70 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8005f44:	2301      	movs	r3, #1
 8005f46:	e0b9      	b.n	80060bc <HAL_RCC_ClockConfig+0x254>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	685b      	ldr	r3, [r3, #4]
 8005f4c:	2b00      	cmp	r3, #0
 8005f4e:	d107      	bne.n	8005f60 <HAL_RCC_ClockConfig+0xf8>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8005f50:	4b5d      	ldr	r3, [pc, #372]	@ (80060c8 <HAL_RCC_ClockConfig+0x260>)
 8005f52:	681b      	ldr	r3, [r3, #0]
 8005f54:	f003 0302 	and.w	r3, r3, #2
 8005f58:	2b00      	cmp	r3, #0
 8005f5a:	d109      	bne.n	8005f70 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8005f5c:	2301      	movs	r3, #1
 8005f5e:	e0ad      	b.n	80060bc <HAL_RCC_ClockConfig+0x254>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005f60:	4b59      	ldr	r3, [pc, #356]	@ (80060c8 <HAL_RCC_ClockConfig+0x260>)
 8005f62:	681b      	ldr	r3, [r3, #0]
 8005f64:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005f68:	2b00      	cmp	r3, #0
 8005f6a:	d101      	bne.n	8005f70 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8005f6c:	2301      	movs	r3, #1
 8005f6e:	e0a5      	b.n	80060bc <HAL_RCC_ClockConfig+0x254>
        }
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      if(HAL_RCC_GetSysClockFreq() > 80000000U)
 8005f70:	f000 f8b4 	bl	80060dc <HAL_RCC_GetSysClockFreq>
 8005f74:	4603      	mov	r3, r0
 8005f76:	4a55      	ldr	r2, [pc, #340]	@ (80060cc <HAL_RCC_ClockConfig+0x264>)
 8005f78:	4293      	cmp	r3, r2
 8005f7a:	d90f      	bls.n	8005f9c <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8005f7c:	4b52      	ldr	r3, [pc, #328]	@ (80060c8 <HAL_RCC_ClockConfig+0x260>)
 8005f7e:	689b      	ldr	r3, [r3, #8]
 8005f80:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005f84:	2b00      	cmp	r3, #0
 8005f86:	d109      	bne.n	8005f9c <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8005f88:	4b4f      	ldr	r3, [pc, #316]	@ (80060c8 <HAL_RCC_ClockConfig+0x260>)
 8005f8a:	689b      	ldr	r3, [r3, #8]
 8005f8c:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005f90:	4a4d      	ldr	r2, [pc, #308]	@ (80060c8 <HAL_RCC_ClockConfig+0x260>)
 8005f92:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005f96:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8005f98:	2380      	movs	r3, #128	@ 0x80
 8005f9a:	617b      	str	r3, [r7, #20]
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8005f9c:	4b4a      	ldr	r3, [pc, #296]	@ (80060c8 <HAL_RCC_ClockConfig+0x260>)
 8005f9e:	689b      	ldr	r3, [r3, #8]
 8005fa0:	f023 0203 	bic.w	r2, r3, #3
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	685b      	ldr	r3, [r3, #4]
 8005fa8:	4947      	ldr	r1, [pc, #284]	@ (80060c8 <HAL_RCC_ClockConfig+0x260>)
 8005faa:	4313      	orrs	r3, r2
 8005fac:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005fae:	f7fb fe47 	bl	8001c40 <HAL_GetTick>
 8005fb2:	6138      	str	r0, [r7, #16]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005fb4:	e00a      	b.n	8005fcc <HAL_RCC_ClockConfig+0x164>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005fb6:	f7fb fe43 	bl	8001c40 <HAL_GetTick>
 8005fba:	4602      	mov	r2, r0
 8005fbc:	693b      	ldr	r3, [r7, #16]
 8005fbe:	1ad3      	subs	r3, r2, r3
 8005fc0:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005fc4:	4293      	cmp	r3, r2
 8005fc6:	d901      	bls.n	8005fcc <HAL_RCC_ClockConfig+0x164>
      {
        return HAL_TIMEOUT;
 8005fc8:	2303      	movs	r3, #3
 8005fca:	e077      	b.n	80060bc <HAL_RCC_ClockConfig+0x254>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005fcc:	4b3e      	ldr	r3, [pc, #248]	@ (80060c8 <HAL_RCC_ClockConfig+0x260>)
 8005fce:	689b      	ldr	r3, [r3, #8]
 8005fd0:	f003 020c 	and.w	r2, r3, #12
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	685b      	ldr	r3, [r3, #4]
 8005fd8:	009b      	lsls	r3, r3, #2
 8005fda:	429a      	cmp	r2, r3
 8005fdc:	d1eb      	bne.n	8005fb6 <HAL_RCC_ClockConfig+0x14e>
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /* Is intermediate HCLK prescaler 2 applied internally, resume with HCLK prescaler 1 */
  if(hpre == RCC_SYSCLK_DIV2)
 8005fde:	697b      	ldr	r3, [r7, #20]
 8005fe0:	2b80      	cmp	r3, #128	@ 0x80
 8005fe2:	d105      	bne.n	8005ff0 <HAL_RCC_ClockConfig+0x188>
  {
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8005fe4:	4b38      	ldr	r3, [pc, #224]	@ (80060c8 <HAL_RCC_ClockConfig+0x260>)
 8005fe6:	689b      	ldr	r3, [r3, #8]
 8005fe8:	4a37      	ldr	r2, [pc, #220]	@ (80060c8 <HAL_RCC_ClockConfig+0x260>)
 8005fea:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005fee:	6093      	str	r3, [r2, #8]
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	681b      	ldr	r3, [r3, #0]
 8005ff4:	f003 0302 	and.w	r3, r3, #2
 8005ff8:	2b00      	cmp	r3, #0
 8005ffa:	d010      	beq.n	800601e <HAL_RCC_ClockConfig+0x1b6>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	689a      	ldr	r2, [r3, #8]
 8006000:	4b31      	ldr	r3, [pc, #196]	@ (80060c8 <HAL_RCC_ClockConfig+0x260>)
 8006002:	689b      	ldr	r3, [r3, #8]
 8006004:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8006008:	429a      	cmp	r2, r3
 800600a:	d208      	bcs.n	800601e <HAL_RCC_ClockConfig+0x1b6>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800600c:	4b2e      	ldr	r3, [pc, #184]	@ (80060c8 <HAL_RCC_ClockConfig+0x260>)
 800600e:	689b      	ldr	r3, [r3, #8]
 8006010:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	689b      	ldr	r3, [r3, #8]
 8006018:	492b      	ldr	r1, [pc, #172]	@ (80060c8 <HAL_RCC_ClockConfig+0x260>)
 800601a:	4313      	orrs	r3, r2
 800601c:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800601e:	4b29      	ldr	r3, [pc, #164]	@ (80060c4 <HAL_RCC_ClockConfig+0x25c>)
 8006020:	681b      	ldr	r3, [r3, #0]
 8006022:	f003 030f 	and.w	r3, r3, #15
 8006026:	683a      	ldr	r2, [r7, #0]
 8006028:	429a      	cmp	r2, r3
 800602a:	d210      	bcs.n	800604e <HAL_RCC_ClockConfig+0x1e6>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800602c:	4b25      	ldr	r3, [pc, #148]	@ (80060c4 <HAL_RCC_ClockConfig+0x25c>)
 800602e:	681b      	ldr	r3, [r3, #0]
 8006030:	f023 020f 	bic.w	r2, r3, #15
 8006034:	4923      	ldr	r1, [pc, #140]	@ (80060c4 <HAL_RCC_ClockConfig+0x25c>)
 8006036:	683b      	ldr	r3, [r7, #0]
 8006038:	4313      	orrs	r3, r2
 800603a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800603c:	4b21      	ldr	r3, [pc, #132]	@ (80060c4 <HAL_RCC_ClockConfig+0x25c>)
 800603e:	681b      	ldr	r3, [r3, #0]
 8006040:	f003 030f 	and.w	r3, r3, #15
 8006044:	683a      	ldr	r2, [r7, #0]
 8006046:	429a      	cmp	r2, r3
 8006048:	d001      	beq.n	800604e <HAL_RCC_ClockConfig+0x1e6>
    {
      return HAL_ERROR;
 800604a:	2301      	movs	r3, #1
 800604c:	e036      	b.n	80060bc <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	681b      	ldr	r3, [r3, #0]
 8006052:	f003 0304 	and.w	r3, r3, #4
 8006056:	2b00      	cmp	r3, #0
 8006058:	d008      	beq.n	800606c <HAL_RCC_ClockConfig+0x204>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800605a:	4b1b      	ldr	r3, [pc, #108]	@ (80060c8 <HAL_RCC_ClockConfig+0x260>)
 800605c:	689b      	ldr	r3, [r3, #8]
 800605e:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	68db      	ldr	r3, [r3, #12]
 8006066:	4918      	ldr	r1, [pc, #96]	@ (80060c8 <HAL_RCC_ClockConfig+0x260>)
 8006068:	4313      	orrs	r3, r2
 800606a:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	681b      	ldr	r3, [r3, #0]
 8006070:	f003 0308 	and.w	r3, r3, #8
 8006074:	2b00      	cmp	r3, #0
 8006076:	d009      	beq.n	800608c <HAL_RCC_ClockConfig+0x224>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8006078:	4b13      	ldr	r3, [pc, #76]	@ (80060c8 <HAL_RCC_ClockConfig+0x260>)
 800607a:	689b      	ldr	r3, [r3, #8]
 800607c:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	691b      	ldr	r3, [r3, #16]
 8006084:	00db      	lsls	r3, r3, #3
 8006086:	4910      	ldr	r1, [pc, #64]	@ (80060c8 <HAL_RCC_ClockConfig+0x260>)
 8006088:	4313      	orrs	r3, r2
 800608a:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800608c:	f000 f826 	bl	80060dc <HAL_RCC_GetSysClockFreq>
 8006090:	4602      	mov	r2, r0
 8006092:	4b0d      	ldr	r3, [pc, #52]	@ (80060c8 <HAL_RCC_ClockConfig+0x260>)
 8006094:	689b      	ldr	r3, [r3, #8]
 8006096:	091b      	lsrs	r3, r3, #4
 8006098:	f003 030f 	and.w	r3, r3, #15
 800609c:	490c      	ldr	r1, [pc, #48]	@ (80060d0 <HAL_RCC_ClockConfig+0x268>)
 800609e:	5ccb      	ldrb	r3, [r1, r3]
 80060a0:	f003 031f 	and.w	r3, r3, #31
 80060a4:	fa22 f303 	lsr.w	r3, r2, r3
 80060a8:	4a0a      	ldr	r2, [pc, #40]	@ (80060d4 <HAL_RCC_ClockConfig+0x26c>)
 80060aa:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80060ac:	4b0a      	ldr	r3, [pc, #40]	@ (80060d8 <HAL_RCC_ClockConfig+0x270>)
 80060ae:	681b      	ldr	r3, [r3, #0]
 80060b0:	4618      	mov	r0, r3
 80060b2:	f7fb fd75 	bl	8001ba0 <HAL_InitTick>
 80060b6:	4603      	mov	r3, r0
 80060b8:	73fb      	strb	r3, [r7, #15]

  return status;
 80060ba:	7bfb      	ldrb	r3, [r7, #15]
}
 80060bc:	4618      	mov	r0, r3
 80060be:	3718      	adds	r7, #24
 80060c0:	46bd      	mov	sp, r7
 80060c2:	bd80      	pop	{r7, pc}
 80060c4:	40022000 	.word	0x40022000
 80060c8:	40021000 	.word	0x40021000
 80060cc:	04c4b400 	.word	0x04c4b400
 80060d0:	0800dcac 	.word	0x0800dcac
 80060d4:	20000000 	.word	0x20000000
 80060d8:	20000004 	.word	0x20000004

080060dc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80060dc:	b480      	push	{r7}
 80060de:	b089      	sub	sp, #36	@ 0x24
 80060e0:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 80060e2:	2300      	movs	r3, #0
 80060e4:	61fb      	str	r3, [r7, #28]
 80060e6:	2300      	movs	r3, #0
 80060e8:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80060ea:	4b3e      	ldr	r3, [pc, #248]	@ (80061e4 <HAL_RCC_GetSysClockFreq+0x108>)
 80060ec:	689b      	ldr	r3, [r3, #8]
 80060ee:	f003 030c 	and.w	r3, r3, #12
 80060f2:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80060f4:	4b3b      	ldr	r3, [pc, #236]	@ (80061e4 <HAL_RCC_GetSysClockFreq+0x108>)
 80060f6:	68db      	ldr	r3, [r3, #12]
 80060f8:	f003 0303 	and.w	r3, r3, #3
 80060fc:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80060fe:	693b      	ldr	r3, [r7, #16]
 8006100:	2b00      	cmp	r3, #0
 8006102:	d005      	beq.n	8006110 <HAL_RCC_GetSysClockFreq+0x34>
 8006104:	693b      	ldr	r3, [r7, #16]
 8006106:	2b0c      	cmp	r3, #12
 8006108:	d121      	bne.n	800614e <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800610a:	68fb      	ldr	r3, [r7, #12]
 800610c:	2b01      	cmp	r3, #1
 800610e:	d11e      	bne.n	800614e <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8006110:	4b34      	ldr	r3, [pc, #208]	@ (80061e4 <HAL_RCC_GetSysClockFreq+0x108>)
 8006112:	681b      	ldr	r3, [r3, #0]
 8006114:	f003 0308 	and.w	r3, r3, #8
 8006118:	2b00      	cmp	r3, #0
 800611a:	d107      	bne.n	800612c <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 800611c:	4b31      	ldr	r3, [pc, #196]	@ (80061e4 <HAL_RCC_GetSysClockFreq+0x108>)
 800611e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006122:	0a1b      	lsrs	r3, r3, #8
 8006124:	f003 030f 	and.w	r3, r3, #15
 8006128:	61fb      	str	r3, [r7, #28]
 800612a:	e005      	b.n	8006138 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 800612c:	4b2d      	ldr	r3, [pc, #180]	@ (80061e4 <HAL_RCC_GetSysClockFreq+0x108>)
 800612e:	681b      	ldr	r3, [r3, #0]
 8006130:	091b      	lsrs	r3, r3, #4
 8006132:	f003 030f 	and.w	r3, r3, #15
 8006136:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8006138:	4a2b      	ldr	r2, [pc, #172]	@ (80061e8 <HAL_RCC_GetSysClockFreq+0x10c>)
 800613a:	69fb      	ldr	r3, [r7, #28]
 800613c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006140:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8006142:	693b      	ldr	r3, [r7, #16]
 8006144:	2b00      	cmp	r3, #0
 8006146:	d10d      	bne.n	8006164 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8006148:	69fb      	ldr	r3, [r7, #28]
 800614a:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800614c:	e00a      	b.n	8006164 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800614e:	693b      	ldr	r3, [r7, #16]
 8006150:	2b04      	cmp	r3, #4
 8006152:	d102      	bne.n	800615a <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8006154:	4b25      	ldr	r3, [pc, #148]	@ (80061ec <HAL_RCC_GetSysClockFreq+0x110>)
 8006156:	61bb      	str	r3, [r7, #24]
 8006158:	e004      	b.n	8006164 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 800615a:	693b      	ldr	r3, [r7, #16]
 800615c:	2b08      	cmp	r3, #8
 800615e:	d101      	bne.n	8006164 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8006160:	4b23      	ldr	r3, [pc, #140]	@ (80061f0 <HAL_RCC_GetSysClockFreq+0x114>)
 8006162:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8006164:	693b      	ldr	r3, [r7, #16]
 8006166:	2b0c      	cmp	r3, #12
 8006168:	d134      	bne.n	80061d4 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800616a:	4b1e      	ldr	r3, [pc, #120]	@ (80061e4 <HAL_RCC_GetSysClockFreq+0x108>)
 800616c:	68db      	ldr	r3, [r3, #12]
 800616e:	f003 0303 	and.w	r3, r3, #3
 8006172:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8006174:	68bb      	ldr	r3, [r7, #8]
 8006176:	2b02      	cmp	r3, #2
 8006178:	d003      	beq.n	8006182 <HAL_RCC_GetSysClockFreq+0xa6>
 800617a:	68bb      	ldr	r3, [r7, #8]
 800617c:	2b03      	cmp	r3, #3
 800617e:	d003      	beq.n	8006188 <HAL_RCC_GetSysClockFreq+0xac>
 8006180:	e005      	b.n	800618e <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8006182:	4b1a      	ldr	r3, [pc, #104]	@ (80061ec <HAL_RCC_GetSysClockFreq+0x110>)
 8006184:	617b      	str	r3, [r7, #20]
      break;
 8006186:	e005      	b.n	8006194 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8006188:	4b19      	ldr	r3, [pc, #100]	@ (80061f0 <HAL_RCC_GetSysClockFreq+0x114>)
 800618a:	617b      	str	r3, [r7, #20]
      break;
 800618c:	e002      	b.n	8006194 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 800618e:	69fb      	ldr	r3, [r7, #28]
 8006190:	617b      	str	r3, [r7, #20]
      break;
 8006192:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8006194:	4b13      	ldr	r3, [pc, #76]	@ (80061e4 <HAL_RCC_GetSysClockFreq+0x108>)
 8006196:	68db      	ldr	r3, [r3, #12]
 8006198:	091b      	lsrs	r3, r3, #4
 800619a:	f003 030f 	and.w	r3, r3, #15
 800619e:	3301      	adds	r3, #1
 80061a0:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80061a2:	4b10      	ldr	r3, [pc, #64]	@ (80061e4 <HAL_RCC_GetSysClockFreq+0x108>)
 80061a4:	68db      	ldr	r3, [r3, #12]
 80061a6:	0a1b      	lsrs	r3, r3, #8
 80061a8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80061ac:	697a      	ldr	r2, [r7, #20]
 80061ae:	fb03 f202 	mul.w	r2, r3, r2
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	fbb2 f3f3 	udiv	r3, r2, r3
 80061b8:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80061ba:	4b0a      	ldr	r3, [pc, #40]	@ (80061e4 <HAL_RCC_GetSysClockFreq+0x108>)
 80061bc:	68db      	ldr	r3, [r3, #12]
 80061be:	0e5b      	lsrs	r3, r3, #25
 80061c0:	f003 0303 	and.w	r3, r3, #3
 80061c4:	3301      	adds	r3, #1
 80061c6:	005b      	lsls	r3, r3, #1
 80061c8:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 80061ca:	697a      	ldr	r2, [r7, #20]
 80061cc:	683b      	ldr	r3, [r7, #0]
 80061ce:	fbb2 f3f3 	udiv	r3, r2, r3
 80061d2:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80061d4:	69bb      	ldr	r3, [r7, #24]
}
 80061d6:	4618      	mov	r0, r3
 80061d8:	3724      	adds	r7, #36	@ 0x24
 80061da:	46bd      	mov	sp, r7
 80061dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061e0:	4770      	bx	lr
 80061e2:	bf00      	nop
 80061e4:	40021000 	.word	0x40021000
 80061e8:	0800dcc4 	.word	0x0800dcc4
 80061ec:	00f42400 	.word	0x00f42400
 80061f0:	007a1200 	.word	0x007a1200

080061f4 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80061f4:	b480      	push	{r7}
 80061f6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80061f8:	4b03      	ldr	r3, [pc, #12]	@ (8006208 <HAL_RCC_GetHCLKFreq+0x14>)
 80061fa:	681b      	ldr	r3, [r3, #0]
}
 80061fc:	4618      	mov	r0, r3
 80061fe:	46bd      	mov	sp, r7
 8006200:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006204:	4770      	bx	lr
 8006206:	bf00      	nop
 8006208:	20000000 	.word	0x20000000

0800620c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800620c:	b580      	push	{r7, lr}
 800620e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8006210:	f7ff fff0 	bl	80061f4 <HAL_RCC_GetHCLKFreq>
 8006214:	4602      	mov	r2, r0
 8006216:	4b06      	ldr	r3, [pc, #24]	@ (8006230 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006218:	689b      	ldr	r3, [r3, #8]
 800621a:	0a1b      	lsrs	r3, r3, #8
 800621c:	f003 0307 	and.w	r3, r3, #7
 8006220:	4904      	ldr	r1, [pc, #16]	@ (8006234 <HAL_RCC_GetPCLK1Freq+0x28>)
 8006222:	5ccb      	ldrb	r3, [r1, r3]
 8006224:	f003 031f 	and.w	r3, r3, #31
 8006228:	fa22 f303 	lsr.w	r3, r2, r3
}
 800622c:	4618      	mov	r0, r3
 800622e:	bd80      	pop	{r7, pc}
 8006230:	40021000 	.word	0x40021000
 8006234:	0800dcbc 	.word	0x0800dcbc

08006238 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006238:	b580      	push	{r7, lr}
 800623a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 800623c:	f7ff ffda 	bl	80061f4 <HAL_RCC_GetHCLKFreq>
 8006240:	4602      	mov	r2, r0
 8006242:	4b06      	ldr	r3, [pc, #24]	@ (800625c <HAL_RCC_GetPCLK2Freq+0x24>)
 8006244:	689b      	ldr	r3, [r3, #8]
 8006246:	0adb      	lsrs	r3, r3, #11
 8006248:	f003 0307 	and.w	r3, r3, #7
 800624c:	4904      	ldr	r1, [pc, #16]	@ (8006260 <HAL_RCC_GetPCLK2Freq+0x28>)
 800624e:	5ccb      	ldrb	r3, [r1, r3]
 8006250:	f003 031f 	and.w	r3, r3, #31
 8006254:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006258:	4618      	mov	r0, r3
 800625a:	bd80      	pop	{r7, pc}
 800625c:	40021000 	.word	0x40021000
 8006260:	0800dcbc 	.word	0x0800dcbc

08006264 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8006264:	b580      	push	{r7, lr}
 8006266:	b086      	sub	sp, #24
 8006268:	af00      	add	r7, sp, #0
 800626a:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 800626c:	2300      	movs	r3, #0
 800626e:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8006270:	4b27      	ldr	r3, [pc, #156]	@ (8006310 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8006272:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006274:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006278:	2b00      	cmp	r3, #0
 800627a:	d003      	beq.n	8006284 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 800627c:	f7ff f8f6 	bl	800546c <HAL_PWREx_GetVoltageRange>
 8006280:	6178      	str	r0, [r7, #20]
 8006282:	e014      	b.n	80062ae <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8006284:	4b22      	ldr	r3, [pc, #136]	@ (8006310 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8006286:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006288:	4a21      	ldr	r2, [pc, #132]	@ (8006310 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 800628a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800628e:	6593      	str	r3, [r2, #88]	@ 0x58
 8006290:	4b1f      	ldr	r3, [pc, #124]	@ (8006310 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8006292:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006294:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006298:	60fb      	str	r3, [r7, #12]
 800629a:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 800629c:	f7ff f8e6 	bl	800546c <HAL_PWREx_GetVoltageRange>
 80062a0:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80062a2:	4b1b      	ldr	r3, [pc, #108]	@ (8006310 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80062a4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80062a6:	4a1a      	ldr	r2, [pc, #104]	@ (8006310 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80062a8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80062ac:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80062ae:	697b      	ldr	r3, [r7, #20]
 80062b0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80062b4:	d10b      	bne.n	80062ce <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	2b80      	cmp	r3, #128	@ 0x80
 80062ba:	d913      	bls.n	80062e4 <RCC_SetFlashLatencyFromMSIRange+0x80>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	2ba0      	cmp	r3, #160	@ 0xa0
 80062c0:	d902      	bls.n	80062c8 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80062c2:	2302      	movs	r3, #2
 80062c4:	613b      	str	r3, [r7, #16]
 80062c6:	e00d      	b.n	80062e4 <RCC_SetFlashLatencyFromMSIRange+0x80>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80062c8:	2301      	movs	r3, #1
 80062ca:	613b      	str	r3, [r7, #16]
 80062cc:	e00a      	b.n	80062e4 <RCC_SetFlashLatencyFromMSIRange+0x80>
  }
  else
  {
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    if(msirange >= RCC_MSIRANGE_8)
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	2b7f      	cmp	r3, #127	@ 0x7f
 80062d2:	d902      	bls.n	80062da <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI >= 16Mhz */
      latency = FLASH_LATENCY_2; /* 2WS */
 80062d4:	2302      	movs	r3, #2
 80062d6:	613b      	str	r3, [r7, #16]
 80062d8:	e004      	b.n	80062e4 <RCC_SetFlashLatencyFromMSIRange+0x80>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_7)
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	2b70      	cmp	r3, #112	@ 0x70
 80062de:	d101      	bne.n	80062e4 <RCC_SetFlashLatencyFromMSIRange+0x80>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80062e0:	2301      	movs	r3, #1
 80062e2:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80062e4:	4b0b      	ldr	r3, [pc, #44]	@ (8006314 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 80062e6:	681b      	ldr	r3, [r3, #0]
 80062e8:	f023 020f 	bic.w	r2, r3, #15
 80062ec:	4909      	ldr	r1, [pc, #36]	@ (8006314 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 80062ee:	693b      	ldr	r3, [r7, #16]
 80062f0:	4313      	orrs	r3, r2
 80062f2:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80062f4:	4b07      	ldr	r3, [pc, #28]	@ (8006314 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 80062f6:	681b      	ldr	r3, [r3, #0]
 80062f8:	f003 030f 	and.w	r3, r3, #15
 80062fc:	693a      	ldr	r2, [r7, #16]
 80062fe:	429a      	cmp	r2, r3
 8006300:	d001      	beq.n	8006306 <RCC_SetFlashLatencyFromMSIRange+0xa2>
  {
    return HAL_ERROR;
 8006302:	2301      	movs	r3, #1
 8006304:	e000      	b.n	8006308 <RCC_SetFlashLatencyFromMSIRange+0xa4>
  }

  return HAL_OK;
 8006306:	2300      	movs	r3, #0
}
 8006308:	4618      	mov	r0, r3
 800630a:	3718      	adds	r7, #24
 800630c:	46bd      	mov	sp, r7
 800630e:	bd80      	pop	{r7, pc}
 8006310:	40021000 	.word	0x40021000
 8006314:	40022000 	.word	0x40022000

08006318 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8006318:	b480      	push	{r7}
 800631a:	b087      	sub	sp, #28
 800631c:	af00      	add	r7, sp, #0
  uint32_t msirange, pllvco, pllsource, pllr, pllm, sysclockfreq;  /* no init needed */

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800631e:	4b2d      	ldr	r3, [pc, #180]	@ (80063d4 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8006320:	68db      	ldr	r3, [r3, #12]
 8006322:	f003 0303 	and.w	r3, r3, #3
 8006326:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8006328:	68fb      	ldr	r3, [r7, #12]
 800632a:	2b03      	cmp	r3, #3
 800632c:	d00b      	beq.n	8006346 <RCC_GetSysClockFreqFromPLLSource+0x2e>
 800632e:	68fb      	ldr	r3, [r7, #12]
 8006330:	2b03      	cmp	r3, #3
 8006332:	d825      	bhi.n	8006380 <RCC_GetSysClockFreqFromPLLSource+0x68>
 8006334:	68fb      	ldr	r3, [r7, #12]
 8006336:	2b01      	cmp	r3, #1
 8006338:	d008      	beq.n	800634c <RCC_GetSysClockFreqFromPLLSource+0x34>
 800633a:	68fb      	ldr	r3, [r7, #12]
 800633c:	2b02      	cmp	r3, #2
 800633e:	d11f      	bne.n	8006380 <RCC_GetSysClockFreqFromPLLSource+0x68>
  {
  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    pllvco = HSI_VALUE;
 8006340:	4b25      	ldr	r3, [pc, #148]	@ (80063d8 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8006342:	613b      	str	r3, [r7, #16]
    break;
 8006344:	e01f      	b.n	8006386 <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = HSE_VALUE;
 8006346:	4b25      	ldr	r3, [pc, #148]	@ (80063dc <RCC_GetSysClockFreqFromPLLSource+0xc4>)
 8006348:	613b      	str	r3, [r7, #16]
    break;
 800634a:	e01c      	b.n	8006386 <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    /* Get MSI range source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 800634c:	4b21      	ldr	r3, [pc, #132]	@ (80063d4 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 800634e:	681b      	ldr	r3, [r3, #0]
 8006350:	f003 0308 	and.w	r3, r3, #8
 8006354:	2b00      	cmp	r3, #0
 8006356:	d107      	bne.n	8006368 <RCC_GetSysClockFreqFromPLLSource+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8006358:	4b1e      	ldr	r3, [pc, #120]	@ (80063d4 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 800635a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800635e:	0a1b      	lsrs	r3, r3, #8
 8006360:	f003 030f 	and.w	r3, r3, #15
 8006364:	617b      	str	r3, [r7, #20]
 8006366:	e005      	b.n	8006374 <RCC_GetSysClockFreqFromPLLSource+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8006368:	4b1a      	ldr	r3, [pc, #104]	@ (80063d4 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 800636a:	681b      	ldr	r3, [r3, #0]
 800636c:	091b      	lsrs	r3, r3, #4
 800636e:	f003 030f 	and.w	r3, r3, #15
 8006372:	617b      	str	r3, [r7, #20]
    }
    /*MSI frequency range in HZ*/
    pllvco = MSIRangeTable[msirange];
 8006374:	4a1a      	ldr	r2, [pc, #104]	@ (80063e0 <RCC_GetSysClockFreqFromPLLSource+0xc8>)
 8006376:	697b      	ldr	r3, [r7, #20]
 8006378:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800637c:	613b      	str	r3, [r7, #16]
    break;
 800637e:	e002      	b.n	8006386 <RCC_GetSysClockFreqFromPLLSource+0x6e>
  default:
    /* unexpected */
    pllvco = 0;
 8006380:	2300      	movs	r3, #0
 8006382:	613b      	str	r3, [r7, #16]
    break;
 8006384:	bf00      	nop
  }
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8006386:	4b13      	ldr	r3, [pc, #76]	@ (80063d4 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8006388:	68db      	ldr	r3, [r3, #12]
 800638a:	091b      	lsrs	r3, r3, #4
 800638c:	f003 030f 	and.w	r3, r3, #15
 8006390:	3301      	adds	r3, #1
 8006392:	60bb      	str	r3, [r7, #8]
  pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8006394:	4b0f      	ldr	r3, [pc, #60]	@ (80063d4 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8006396:	68db      	ldr	r3, [r3, #12]
 8006398:	0a1b      	lsrs	r3, r3, #8
 800639a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800639e:	693a      	ldr	r2, [r7, #16]
 80063a0:	fb03 f202 	mul.w	r2, r3, r2
 80063a4:	68bb      	ldr	r3, [r7, #8]
 80063a6:	fbb2 f3f3 	udiv	r3, r2, r3
 80063aa:	613b      	str	r3, [r7, #16]
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80063ac:	4b09      	ldr	r3, [pc, #36]	@ (80063d4 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80063ae:	68db      	ldr	r3, [r3, #12]
 80063b0:	0e5b      	lsrs	r3, r3, #25
 80063b2:	f003 0303 	and.w	r3, r3, #3
 80063b6:	3301      	adds	r3, #1
 80063b8:	005b      	lsls	r3, r3, #1
 80063ba:	607b      	str	r3, [r7, #4]
  sysclockfreq = pllvco / pllr;
 80063bc:	693a      	ldr	r2, [r7, #16]
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	fbb2 f3f3 	udiv	r3, r2, r3
 80063c4:	603b      	str	r3, [r7, #0]

  return sysclockfreq;
 80063c6:	683b      	ldr	r3, [r7, #0]
}
 80063c8:	4618      	mov	r0, r3
 80063ca:	371c      	adds	r7, #28
 80063cc:	46bd      	mov	sp, r7
 80063ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063d2:	4770      	bx	lr
 80063d4:	40021000 	.word	0x40021000
 80063d8:	00f42400 	.word	0x00f42400
 80063dc:	007a1200 	.word	0x007a1200
 80063e0:	0800dcc4 	.word	0x0800dcc4

080063e4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80063e4:	b580      	push	{r7, lr}
 80063e6:	b086      	sub	sp, #24
 80063e8:	af00      	add	r7, sp, #0
 80063ea:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80063ec:	2300      	movs	r3, #0
 80063ee:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80063f0:	2300      	movs	r3, #0
 80063f2:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	681b      	ldr	r3, [r3, #0]
 80063f8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80063fc:	2b00      	cmp	r3, #0
 80063fe:	d040      	beq.n	8006482 <HAL_RCCEx_PeriphCLKConfig+0x9e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006404:	2b80      	cmp	r3, #128	@ 0x80
 8006406:	d02a      	beq.n	800645e <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8006408:	2b80      	cmp	r3, #128	@ 0x80
 800640a:	d825      	bhi.n	8006458 <HAL_RCCEx_PeriphCLKConfig+0x74>
 800640c:	2b60      	cmp	r3, #96	@ 0x60
 800640e:	d026      	beq.n	800645e <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8006410:	2b60      	cmp	r3, #96	@ 0x60
 8006412:	d821      	bhi.n	8006458 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8006414:	2b40      	cmp	r3, #64	@ 0x40
 8006416:	d006      	beq.n	8006426 <HAL_RCCEx_PeriphCLKConfig+0x42>
 8006418:	2b40      	cmp	r3, #64	@ 0x40
 800641a:	d81d      	bhi.n	8006458 <HAL_RCCEx_PeriphCLKConfig+0x74>
 800641c:	2b00      	cmp	r3, #0
 800641e:	d009      	beq.n	8006434 <HAL_RCCEx_PeriphCLKConfig+0x50>
 8006420:	2b20      	cmp	r3, #32
 8006422:	d010      	beq.n	8006446 <HAL_RCCEx_PeriphCLKConfig+0x62>
 8006424:	e018      	b.n	8006458 <HAL_RCCEx_PeriphCLKConfig+0x74>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8006426:	4b89      	ldr	r3, [pc, #548]	@ (800664c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006428:	68db      	ldr	r3, [r3, #12]
 800642a:	4a88      	ldr	r2, [pc, #544]	@ (800664c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800642c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006430:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8006432:	e015      	b.n	8006460 <HAL_RCCEx_PeriphCLKConfig+0x7c>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	3304      	adds	r3, #4
 8006438:	2100      	movs	r1, #0
 800643a:	4618      	mov	r0, r3
 800643c:	f000 fb02 	bl	8006a44 <RCCEx_PLLSAI1_Config>
 8006440:	4603      	mov	r3, r0
 8006442:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8006444:	e00c      	b.n	8006460 <HAL_RCCEx_PeriphCLKConfig+0x7c>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	3320      	adds	r3, #32
 800644a:	2100      	movs	r1, #0
 800644c:	4618      	mov	r0, r3
 800644e:	f000 fbed 	bl	8006c2c <RCCEx_PLLSAI2_Config>
 8006452:	4603      	mov	r3, r0
 8006454:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8006456:	e003      	b.n	8006460 <HAL_RCCEx_PeriphCLKConfig+0x7c>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8006458:	2301      	movs	r3, #1
 800645a:	74fb      	strb	r3, [r7, #19]
      break;
 800645c:	e000      	b.n	8006460 <HAL_RCCEx_PeriphCLKConfig+0x7c>
      break;
 800645e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006460:	7cfb      	ldrb	r3, [r7, #19]
 8006462:	2b00      	cmp	r3, #0
 8006464:	d10b      	bne.n	800647e <HAL_RCCEx_PeriphCLKConfig+0x9a>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8006466:	4b79      	ldr	r3, [pc, #484]	@ (800664c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006468:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800646c:	f023 02e0 	bic.w	r2, r3, #224	@ 0xe0
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006474:	4975      	ldr	r1, [pc, #468]	@ (800664c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006476:	4313      	orrs	r3, r2
 8006478:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
 800647c:	e001      	b.n	8006482 <HAL_RCCEx_PeriphCLKConfig+0x9e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800647e:	7cfb      	ldrb	r3, [r7, #19]
 8006480:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8006482:	687b      	ldr	r3, [r7, #4]
 8006484:	681b      	ldr	r3, [r3, #0]
 8006486:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800648a:	2b00      	cmp	r3, #0
 800648c:	d047      	beq.n	800651e <HAL_RCCEx_PeriphCLKConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 800648e:	687b      	ldr	r3, [r7, #4]
 8006490:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006492:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006496:	d030      	beq.n	80064fa <HAL_RCCEx_PeriphCLKConfig+0x116>
 8006498:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800649c:	d82a      	bhi.n	80064f4 <HAL_RCCEx_PeriphCLKConfig+0x110>
 800649e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80064a2:	d02a      	beq.n	80064fa <HAL_RCCEx_PeriphCLKConfig+0x116>
 80064a4:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80064a8:	d824      	bhi.n	80064f4 <HAL_RCCEx_PeriphCLKConfig+0x110>
 80064aa:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80064ae:	d008      	beq.n	80064c2 <HAL_RCCEx_PeriphCLKConfig+0xde>
 80064b0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80064b4:	d81e      	bhi.n	80064f4 <HAL_RCCEx_PeriphCLKConfig+0x110>
 80064b6:	2b00      	cmp	r3, #0
 80064b8:	d00a      	beq.n	80064d0 <HAL_RCCEx_PeriphCLKConfig+0xec>
 80064ba:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80064be:	d010      	beq.n	80064e2 <HAL_RCCEx_PeriphCLKConfig+0xfe>
 80064c0:	e018      	b.n	80064f4 <HAL_RCCEx_PeriphCLKConfig+0x110>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80064c2:	4b62      	ldr	r3, [pc, #392]	@ (800664c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80064c4:	68db      	ldr	r3, [r3, #12]
 80064c6:	4a61      	ldr	r2, [pc, #388]	@ (800664c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80064c8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80064cc:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80064ce:	e015      	b.n	80064fc <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	3304      	adds	r3, #4
 80064d4:	2100      	movs	r1, #0
 80064d6:	4618      	mov	r0, r3
 80064d8:	f000 fab4 	bl	8006a44 <RCCEx_PLLSAI1_Config>
 80064dc:	4603      	mov	r3, r0
 80064de:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80064e0:	e00c      	b.n	80064fc <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	3320      	adds	r3, #32
 80064e6:	2100      	movs	r1, #0
 80064e8:	4618      	mov	r0, r3
 80064ea:	f000 fb9f 	bl	8006c2c <RCCEx_PLLSAI2_Config>
 80064ee:	4603      	mov	r3, r0
 80064f0:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80064f2:	e003      	b.n	80064fc <HAL_RCCEx_PeriphCLKConfig+0x118>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80064f4:	2301      	movs	r3, #1
 80064f6:	74fb      	strb	r3, [r7, #19]
      break;
 80064f8:	e000      	b.n	80064fc <HAL_RCCEx_PeriphCLKConfig+0x118>
      break;
 80064fa:	bf00      	nop
    }

    if(ret == HAL_OK)
 80064fc:	7cfb      	ldrb	r3, [r7, #19]
 80064fe:	2b00      	cmp	r3, #0
 8006500:	d10b      	bne.n	800651a <HAL_RCCEx_PeriphCLKConfig+0x136>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8006502:	4b52      	ldr	r3, [pc, #328]	@ (800664c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006504:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8006508:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006510:	494e      	ldr	r1, [pc, #312]	@ (800664c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006512:	4313      	orrs	r3, r2
 8006514:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
 8006518:	e001      	b.n	800651e <HAL_RCCEx_PeriphCLKConfig+0x13a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800651a:	7cfb      	ldrb	r3, [r7, #19]
 800651c:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	681b      	ldr	r3, [r3, #0]
 8006522:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006526:	2b00      	cmp	r3, #0
 8006528:	f000 809f 	beq.w	800666a <HAL_RCCEx_PeriphCLKConfig+0x286>
  {
    FlagStatus       pwrclkchanged = RESET;
 800652c:	2300      	movs	r3, #0
 800652e:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8006530:	4b46      	ldr	r3, [pc, #280]	@ (800664c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006532:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006534:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006538:	2b00      	cmp	r3, #0
 800653a:	d101      	bne.n	8006540 <HAL_RCCEx_PeriphCLKConfig+0x15c>
 800653c:	2301      	movs	r3, #1
 800653e:	e000      	b.n	8006542 <HAL_RCCEx_PeriphCLKConfig+0x15e>
 8006540:	2300      	movs	r3, #0
 8006542:	2b00      	cmp	r3, #0
 8006544:	d00d      	beq.n	8006562 <HAL_RCCEx_PeriphCLKConfig+0x17e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006546:	4b41      	ldr	r3, [pc, #260]	@ (800664c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006548:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800654a:	4a40      	ldr	r2, [pc, #256]	@ (800664c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800654c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006550:	6593      	str	r3, [r2, #88]	@ 0x58
 8006552:	4b3e      	ldr	r3, [pc, #248]	@ (800664c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006554:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006556:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800655a:	60bb      	str	r3, [r7, #8]
 800655c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800655e:	2301      	movs	r3, #1
 8006560:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8006562:	4b3b      	ldr	r3, [pc, #236]	@ (8006650 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8006564:	681b      	ldr	r3, [r3, #0]
 8006566:	4a3a      	ldr	r2, [pc, #232]	@ (8006650 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8006568:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800656c:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800656e:	f7fb fb67 	bl	8001c40 <HAL_GetTick>
 8006572:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8006574:	e009      	b.n	800658a <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006576:	f7fb fb63 	bl	8001c40 <HAL_GetTick>
 800657a:	4602      	mov	r2, r0
 800657c:	68fb      	ldr	r3, [r7, #12]
 800657e:	1ad3      	subs	r3, r2, r3
 8006580:	2b02      	cmp	r3, #2
 8006582:	d902      	bls.n	800658a <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        ret = HAL_TIMEOUT;
 8006584:	2303      	movs	r3, #3
 8006586:	74fb      	strb	r3, [r7, #19]
        break;
 8006588:	e005      	b.n	8006596 <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800658a:	4b31      	ldr	r3, [pc, #196]	@ (8006650 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 800658c:	681b      	ldr	r3, [r3, #0]
 800658e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006592:	2b00      	cmp	r3, #0
 8006594:	d0ef      	beq.n	8006576 <HAL_RCCEx_PeriphCLKConfig+0x192>
      }
    }

    if(ret == HAL_OK)
 8006596:	7cfb      	ldrb	r3, [r7, #19]
 8006598:	2b00      	cmp	r3, #0
 800659a:	d15b      	bne.n	8006654 <HAL_RCCEx_PeriphCLKConfig+0x270>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800659c:	4b2b      	ldr	r3, [pc, #172]	@ (800664c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800659e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80065a2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80065a6:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80065a8:	697b      	ldr	r3, [r7, #20]
 80065aa:	2b00      	cmp	r3, #0
 80065ac:	d01f      	beq.n	80065ee <HAL_RCCEx_PeriphCLKConfig+0x20a>
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80065b4:	697a      	ldr	r2, [r7, #20]
 80065b6:	429a      	cmp	r2, r3
 80065b8:	d019      	beq.n	80065ee <HAL_RCCEx_PeriphCLKConfig+0x20a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80065ba:	4b24      	ldr	r3, [pc, #144]	@ (800664c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80065bc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80065c0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80065c4:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80065c6:	4b21      	ldr	r3, [pc, #132]	@ (800664c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80065c8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80065cc:	4a1f      	ldr	r2, [pc, #124]	@ (800664c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80065ce:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80065d2:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80065d6:	4b1d      	ldr	r3, [pc, #116]	@ (800664c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80065d8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80065dc:	4a1b      	ldr	r2, [pc, #108]	@ (800664c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80065de:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80065e2:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80065e6:	4a19      	ldr	r2, [pc, #100]	@ (800664c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80065e8:	697b      	ldr	r3, [r7, #20]
 80065ea:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80065ee:	697b      	ldr	r3, [r7, #20]
 80065f0:	f003 0301 	and.w	r3, r3, #1
 80065f4:	2b00      	cmp	r3, #0
 80065f6:	d016      	beq.n	8006626 <HAL_RCCEx_PeriphCLKConfig+0x242>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80065f8:	f7fb fb22 	bl	8001c40 <HAL_GetTick>
 80065fc:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80065fe:	e00b      	b.n	8006618 <HAL_RCCEx_PeriphCLKConfig+0x234>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006600:	f7fb fb1e 	bl	8001c40 <HAL_GetTick>
 8006604:	4602      	mov	r2, r0
 8006606:	68fb      	ldr	r3, [r7, #12]
 8006608:	1ad3      	subs	r3, r2, r3
 800660a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800660e:	4293      	cmp	r3, r2
 8006610:	d902      	bls.n	8006618 <HAL_RCCEx_PeriphCLKConfig+0x234>
          {
            ret = HAL_TIMEOUT;
 8006612:	2303      	movs	r3, #3
 8006614:	74fb      	strb	r3, [r7, #19]
            break;
 8006616:	e006      	b.n	8006626 <HAL_RCCEx_PeriphCLKConfig+0x242>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006618:	4b0c      	ldr	r3, [pc, #48]	@ (800664c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800661a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800661e:	f003 0302 	and.w	r3, r3, #2
 8006622:	2b00      	cmp	r3, #0
 8006624:	d0ec      	beq.n	8006600 <HAL_RCCEx_PeriphCLKConfig+0x21c>
          }
        }
      }

      if(ret == HAL_OK)
 8006626:	7cfb      	ldrb	r3, [r7, #19]
 8006628:	2b00      	cmp	r3, #0
 800662a:	d10c      	bne.n	8006646 <HAL_RCCEx_PeriphCLKConfig+0x262>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800662c:	4b07      	ldr	r3, [pc, #28]	@ (800664c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800662e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006632:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800663c:	4903      	ldr	r1, [pc, #12]	@ (800664c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800663e:	4313      	orrs	r3, r2
 8006640:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8006644:	e008      	b.n	8006658 <HAL_RCCEx_PeriphCLKConfig+0x274>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8006646:	7cfb      	ldrb	r3, [r7, #19]
 8006648:	74bb      	strb	r3, [r7, #18]
 800664a:	e005      	b.n	8006658 <HAL_RCCEx_PeriphCLKConfig+0x274>
 800664c:	40021000 	.word	0x40021000
 8006650:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006654:	7cfb      	ldrb	r3, [r7, #19]
 8006656:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8006658:	7c7b      	ldrb	r3, [r7, #17]
 800665a:	2b01      	cmp	r3, #1
 800665c:	d105      	bne.n	800666a <HAL_RCCEx_PeriphCLKConfig+0x286>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800665e:	4ba0      	ldr	r3, [pc, #640]	@ (80068e0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006660:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006662:	4a9f      	ldr	r2, [pc, #636]	@ (80068e0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006664:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006668:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	681b      	ldr	r3, [r3, #0]
 800666e:	f003 0301 	and.w	r3, r3, #1
 8006672:	2b00      	cmp	r3, #0
 8006674:	d00a      	beq.n	800668c <HAL_RCCEx_PeriphCLKConfig+0x2a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8006676:	4b9a      	ldr	r3, [pc, #616]	@ (80068e0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006678:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800667c:	f023 0203 	bic.w	r2, r3, #3
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006684:	4996      	ldr	r1, [pc, #600]	@ (80068e0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006686:	4313      	orrs	r3, r2
 8006688:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	681b      	ldr	r3, [r3, #0]
 8006690:	f003 0302 	and.w	r3, r3, #2
 8006694:	2b00      	cmp	r3, #0
 8006696:	d00a      	beq.n	80066ae <HAL_RCCEx_PeriphCLKConfig+0x2ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8006698:	4b91      	ldr	r3, [pc, #580]	@ (80068e0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800669a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800669e:	f023 020c 	bic.w	r2, r3, #12
 80066a2:	687b      	ldr	r3, [r7, #4]
 80066a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80066a6:	498e      	ldr	r1, [pc, #568]	@ (80068e0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80066a8:	4313      	orrs	r3, r2
 80066aa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80066ae:	687b      	ldr	r3, [r7, #4]
 80066b0:	681b      	ldr	r3, [r3, #0]
 80066b2:	f003 0304 	and.w	r3, r3, #4
 80066b6:	2b00      	cmp	r3, #0
 80066b8:	d00a      	beq.n	80066d0 <HAL_RCCEx_PeriphCLKConfig+0x2ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80066ba:	4b89      	ldr	r3, [pc, #548]	@ (80068e0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80066bc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80066c0:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80066c8:	4985      	ldr	r1, [pc, #532]	@ (80068e0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80066ca:	4313      	orrs	r3, r2
 80066cc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	681b      	ldr	r3, [r3, #0]
 80066d4:	f003 0308 	and.w	r3, r3, #8
 80066d8:	2b00      	cmp	r3, #0
 80066da:	d00a      	beq.n	80066f2 <HAL_RCCEx_PeriphCLKConfig+0x30e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80066dc:	4b80      	ldr	r3, [pc, #512]	@ (80068e0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80066de:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80066e2:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80066e6:	687b      	ldr	r3, [r7, #4]
 80066e8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80066ea:	497d      	ldr	r1, [pc, #500]	@ (80068e0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80066ec:	4313      	orrs	r3, r2
 80066ee:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	681b      	ldr	r3, [r3, #0]
 80066f6:	f003 0310 	and.w	r3, r3, #16
 80066fa:	2b00      	cmp	r3, #0
 80066fc:	d00a      	beq.n	8006714 <HAL_RCCEx_PeriphCLKConfig+0x330>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80066fe:	4b78      	ldr	r3, [pc, #480]	@ (80068e0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006700:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006704:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800670c:	4974      	ldr	r1, [pc, #464]	@ (80068e0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800670e:	4313      	orrs	r3, r2
 8006710:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	681b      	ldr	r3, [r3, #0]
 8006718:	f003 0320 	and.w	r3, r3, #32
 800671c:	2b00      	cmp	r3, #0
 800671e:	d00a      	beq.n	8006736 <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8006720:	4b6f      	ldr	r3, [pc, #444]	@ (80068e0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006722:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006726:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800672e:	496c      	ldr	r1, [pc, #432]	@ (80068e0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006730:	4313      	orrs	r3, r2
 8006732:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8006736:	687b      	ldr	r3, [r7, #4]
 8006738:	681b      	ldr	r3, [r3, #0]
 800673a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800673e:	2b00      	cmp	r3, #0
 8006740:	d00a      	beq.n	8006758 <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8006742:	4b67      	ldr	r3, [pc, #412]	@ (80068e0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006744:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006748:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 800674c:	687b      	ldr	r3, [r7, #4]
 800674e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006750:	4963      	ldr	r1, [pc, #396]	@ (80068e0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006752:	4313      	orrs	r3, r2
 8006754:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	681b      	ldr	r3, [r3, #0]
 800675c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006760:	2b00      	cmp	r3, #0
 8006762:	d00a      	beq.n	800677a <HAL_RCCEx_PeriphCLKConfig+0x396>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8006764:	4b5e      	ldr	r3, [pc, #376]	@ (80068e0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006766:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800676a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8006772:	495b      	ldr	r1, [pc, #364]	@ (80068e0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006774:	4313      	orrs	r3, r2
 8006776:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800677a:	687b      	ldr	r3, [r7, #4]
 800677c:	681b      	ldr	r3, [r3, #0]
 800677e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006782:	2b00      	cmp	r3, #0
 8006784:	d00a      	beq.n	800679c <HAL_RCCEx_PeriphCLKConfig+0x3b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8006786:	4b56      	ldr	r3, [pc, #344]	@ (80068e0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006788:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800678c:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8006790:	687b      	ldr	r3, [r7, #4]
 8006792:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006794:	4952      	ldr	r1, [pc, #328]	@ (80068e0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006796:	4313      	orrs	r3, r2
 8006798:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	681b      	ldr	r3, [r3, #0]
 80067a0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80067a4:	2b00      	cmp	r3, #0
 80067a6:	d00a      	beq.n	80067be <HAL_RCCEx_PeriphCLKConfig+0x3da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80067a8:	4b4d      	ldr	r3, [pc, #308]	@ (80068e0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80067aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80067ae:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80067b2:	687b      	ldr	r3, [r7, #4]
 80067b4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80067b6:	494a      	ldr	r1, [pc, #296]	@ (80068e0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80067b8:	4313      	orrs	r3, r2
 80067ba:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	681b      	ldr	r3, [r3, #0]
 80067c2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80067c6:	2b00      	cmp	r3, #0
 80067c8:	d00a      	beq.n	80067e0 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80067ca:	4b45      	ldr	r3, [pc, #276]	@ (80068e0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80067cc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80067d0:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80067d8:	4941      	ldr	r1, [pc, #260]	@ (80068e0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80067da:	4313      	orrs	r3, r2
 80067dc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	681b      	ldr	r3, [r3, #0]
 80067e4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80067e8:	2b00      	cmp	r3, #0
 80067ea:	d00a      	beq.n	8006802 <HAL_RCCEx_PeriphCLKConfig+0x41e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80067ec:	4b3c      	ldr	r3, [pc, #240]	@ (80068e0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80067ee:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80067f2:	f023 0203 	bic.w	r2, r3, #3
 80067f6:	687b      	ldr	r3, [r7, #4]
 80067f8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80067fa:	4939      	ldr	r1, [pc, #228]	@ (80068e0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80067fc:	4313      	orrs	r3, r2
 80067fe:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8006802:	687b      	ldr	r3, [r7, #4]
 8006804:	681b      	ldr	r3, [r3, #0]
 8006806:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800680a:	2b00      	cmp	r3, #0
 800680c:	d028      	beq.n	8006860 <HAL_RCCEx_PeriphCLKConfig+0x47c>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800680e:	4b34      	ldr	r3, [pc, #208]	@ (80068e0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006810:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006814:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800681c:	4930      	ldr	r1, [pc, #192]	@ (80068e0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800681e:	4313      	orrs	r3, r2
 8006820:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006828:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800682c:	d106      	bne.n	800683c <HAL_RCCEx_PeriphCLKConfig+0x458>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800682e:	4b2c      	ldr	r3, [pc, #176]	@ (80068e0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006830:	68db      	ldr	r3, [r3, #12]
 8006832:	4a2b      	ldr	r2, [pc, #172]	@ (80068e0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006834:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006838:	60d3      	str	r3, [r2, #12]
 800683a:	e011      	b.n	8006860 <HAL_RCCEx_PeriphCLKConfig+0x47c>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006840:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8006844:	d10c      	bne.n	8006860 <HAL_RCCEx_PeriphCLKConfig+0x47c>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	3304      	adds	r3, #4
 800684a:	2101      	movs	r1, #1
 800684c:	4618      	mov	r0, r3
 800684e:	f000 f8f9 	bl	8006a44 <RCCEx_PLLSAI1_Config>
 8006852:	4603      	mov	r3, r0
 8006854:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8006856:	7cfb      	ldrb	r3, [r7, #19]
 8006858:	2b00      	cmp	r3, #0
 800685a:	d001      	beq.n	8006860 <HAL_RCCEx_PeriphCLKConfig+0x47c>
        {
          /* set overall return value */
          status = ret;
 800685c:	7cfb      	ldrb	r3, [r7, #19]
 800685e:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	681b      	ldr	r3, [r3, #0]
 8006864:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8006868:	2b00      	cmp	r3, #0
 800686a:	d04d      	beq.n	8006908 <HAL_RCCEx_PeriphCLKConfig+0x524>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8006870:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006874:	d108      	bne.n	8006888 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
 8006876:	4b1a      	ldr	r3, [pc, #104]	@ (80068e0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006878:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800687c:	4a18      	ldr	r2, [pc, #96]	@ (80068e0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800687e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8006882:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8006886:	e012      	b.n	80068ae <HAL_RCCEx_PeriphCLKConfig+0x4ca>
 8006888:	4b15      	ldr	r3, [pc, #84]	@ (80068e0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800688a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800688e:	4a14      	ldr	r2, [pc, #80]	@ (80068e0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006890:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006894:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8006898:	4b11      	ldr	r3, [pc, #68]	@ (80068e0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800689a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800689e:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80068a6:	490e      	ldr	r1, [pc, #56]	@ (80068e0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80068a8:	4313      	orrs	r3, r2
 80068aa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 80068ae:	687b      	ldr	r3, [r7, #4]
 80068b0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80068b2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80068b6:	d106      	bne.n	80068c6 <HAL_RCCEx_PeriphCLKConfig+0x4e2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80068b8:	4b09      	ldr	r3, [pc, #36]	@ (80068e0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80068ba:	68db      	ldr	r3, [r3, #12]
 80068bc:	4a08      	ldr	r2, [pc, #32]	@ (80068e0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80068be:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80068c2:	60d3      	str	r3, [r2, #12]
 80068c4:	e020      	b.n	8006908 <HAL_RCCEx_PeriphCLKConfig+0x524>
    }
#if defined(RCC_CCIPR2_SDMMCSEL)
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLP) /* PLL "P" ? */
 80068c6:	687b      	ldr	r3, [r7, #4]
 80068c8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80068ca:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80068ce:	d109      	bne.n	80068e4 <HAL_RCCEx_PeriphCLKConfig+0x500>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80068d0:	4b03      	ldr	r3, [pc, #12]	@ (80068e0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80068d2:	68db      	ldr	r3, [r3, #12]
 80068d4:	4a02      	ldr	r2, [pc, #8]	@ (80068e0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80068d6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80068da:	60d3      	str	r3, [r2, #12]
 80068dc:	e014      	b.n	8006908 <HAL_RCCEx_PeriphCLKConfig+0x524>
 80068de:	bf00      	nop
 80068e0:	40021000 	.word	0x40021000
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80068e8:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80068ec:	d10c      	bne.n	8006908 <HAL_RCCEx_PeriphCLKConfig+0x524>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	3304      	adds	r3, #4
 80068f2:	2101      	movs	r1, #1
 80068f4:	4618      	mov	r0, r3
 80068f6:	f000 f8a5 	bl	8006a44 <RCCEx_PLLSAI1_Config>
 80068fa:	4603      	mov	r3, r0
 80068fc:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80068fe:	7cfb      	ldrb	r3, [r7, #19]
 8006900:	2b00      	cmp	r3, #0
 8006902:	d001      	beq.n	8006908 <HAL_RCCEx_PeriphCLKConfig+0x524>
      {
        /* set overall return value */
        status = ret;
 8006904:	7cfb      	ldrb	r3, [r7, #19]
 8006906:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	681b      	ldr	r3, [r3, #0]
 800690c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8006910:	2b00      	cmp	r3, #0
 8006912:	d028      	beq.n	8006966 <HAL_RCCEx_PeriphCLKConfig+0x582>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8006914:	4b4a      	ldr	r3, [pc, #296]	@ (8006a40 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006916:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800691a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006922:	4947      	ldr	r1, [pc, #284]	@ (8006a40 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006924:	4313      	orrs	r3, r2
 8006926:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800692a:	687b      	ldr	r3, [r7, #4]
 800692c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800692e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006932:	d106      	bne.n	8006942 <HAL_RCCEx_PeriphCLKConfig+0x55e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006934:	4b42      	ldr	r3, [pc, #264]	@ (8006a40 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006936:	68db      	ldr	r3, [r3, #12]
 8006938:	4a41      	ldr	r2, [pc, #260]	@ (8006a40 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800693a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800693e:	60d3      	str	r3, [r2, #12]
 8006940:	e011      	b.n	8006966 <HAL_RCCEx_PeriphCLKConfig+0x582>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8006942:	687b      	ldr	r3, [r7, #4]
 8006944:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006946:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800694a:	d10c      	bne.n	8006966 <HAL_RCCEx_PeriphCLKConfig+0x582>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	3304      	adds	r3, #4
 8006950:	2101      	movs	r1, #1
 8006952:	4618      	mov	r0, r3
 8006954:	f000 f876 	bl	8006a44 <RCCEx_PLLSAI1_Config>
 8006958:	4603      	mov	r3, r0
 800695a:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800695c:	7cfb      	ldrb	r3, [r7, #19]
 800695e:	2b00      	cmp	r3, #0
 8006960:	d001      	beq.n	8006966 <HAL_RCCEx_PeriphCLKConfig+0x582>
      {
        /* set overall return value */
        status = ret;
 8006962:	7cfb      	ldrb	r3, [r7, #19]
 8006964:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	681b      	ldr	r3, [r3, #0]
 800696a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800696e:	2b00      	cmp	r3, #0
 8006970:	d01e      	beq.n	80069b0 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8006972:	4b33      	ldr	r3, [pc, #204]	@ (8006a40 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006974:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006978:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800697c:	687b      	ldr	r3, [r7, #4]
 800697e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006982:	492f      	ldr	r1, [pc, #188]	@ (8006a40 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006984:	4313      	orrs	r3, r2
 8006986:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800698a:	687b      	ldr	r3, [r7, #4]
 800698c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006990:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006994:	d10c      	bne.n	80069b0 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8006996:	687b      	ldr	r3, [r7, #4]
 8006998:	3304      	adds	r3, #4
 800699a:	2102      	movs	r1, #2
 800699c:	4618      	mov	r0, r3
 800699e:	f000 f851 	bl	8006a44 <RCCEx_PLLSAI1_Config>
 80069a2:	4603      	mov	r3, r0
 80069a4:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80069a6:	7cfb      	ldrb	r3, [r7, #19]
 80069a8:	2b00      	cmp	r3, #0
 80069aa:	d001      	beq.n	80069b0 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
      {
        /* set overall return value */
        status = ret;
 80069ac:	7cfb      	ldrb	r3, [r7, #19]
 80069ae:	74bb      	strb	r3, [r7, #18]
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80069b0:	687b      	ldr	r3, [r7, #4]
 80069b2:	681b      	ldr	r3, [r3, #0]
 80069b4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80069b8:	2b00      	cmp	r3, #0
 80069ba:	d00b      	beq.n	80069d4 <HAL_RCCEx_PeriphCLKConfig+0x5f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80069bc:	4b20      	ldr	r3, [pc, #128]	@ (8006a40 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80069be:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80069c2:	f023 0204 	bic.w	r2, r3, #4
 80069c6:	687b      	ldr	r3, [r7, #4]
 80069c8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80069cc:	491c      	ldr	r1, [pc, #112]	@ (8006a40 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80069ce:	4313      	orrs	r3, r2
 80069d0:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /*-------------------------- DFSDM1 audio clock source configuration -------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1AUDIO) == RCC_PERIPHCLK_DFSDM1AUDIO)
 80069d4:	687b      	ldr	r3, [r7, #4]
 80069d6:	681b      	ldr	r3, [r3, #0]
 80069d8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80069dc:	2b00      	cmp	r3, #0
 80069de:	d00b      	beq.n	80069f8 <HAL_RCCEx_PeriphCLKConfig+0x614>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM1 interface audio clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 80069e0:	4b17      	ldr	r3, [pc, #92]	@ (8006a40 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80069e2:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80069e6:	f023 0218 	bic.w	r2, r3, #24
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80069f0:	4913      	ldr	r1, [pc, #76]	@ (8006a40 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80069f2:	4313      	orrs	r3, r2
 80069f4:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
#endif /* DSI */

#if defined(OCTOSPI1) || defined(OCTOSPI2)

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	681b      	ldr	r3, [r3, #0]
 80069fc:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8006a00:	2b00      	cmp	r3, #0
 8006a02:	d017      	beq.n	8006a34 <HAL_RCCEx_PeriphCLKConfig+0x650>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(PeriphClkInit->OspiClockSelection));

    /* Configure the OctoSPI clock source */
    __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 8006a04:	4b0e      	ldr	r3, [pc, #56]	@ (8006a40 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006a06:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8006a0a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8006a0e:	687b      	ldr	r3, [r7, #4]
 8006a10:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006a14:	490a      	ldr	r1, [pc, #40]	@ (8006a40 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006a16:	4313      	orrs	r3, r2
 8006a18:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL)
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006a22:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8006a26:	d105      	bne.n	8006a34 <HAL_RCCEx_PeriphCLKConfig+0x650>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006a28:	4b05      	ldr	r3, [pc, #20]	@ (8006a40 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006a2a:	68db      	ldr	r3, [r3, #12]
 8006a2c:	4a04      	ldr	r2, [pc, #16]	@ (8006a40 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006a2e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006a32:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8006a34:	7cbb      	ldrb	r3, [r7, #18]
}
 8006a36:	4618      	mov	r0, r3
 8006a38:	3718      	adds	r7, #24
 8006a3a:	46bd      	mov	sp, r7
 8006a3c:	bd80      	pop	{r7, pc}
 8006a3e:	bf00      	nop
 8006a40:	40021000 	.word	0x40021000

08006a44 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8006a44:	b580      	push	{r7, lr}
 8006a46:	b084      	sub	sp, #16
 8006a48:	af00      	add	r7, sp, #0
 8006a4a:	6078      	str	r0, [r7, #4]
 8006a4c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8006a4e:	2300      	movs	r3, #0
 8006a50:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8006a52:	4b72      	ldr	r3, [pc, #456]	@ (8006c1c <RCCEx_PLLSAI1_Config+0x1d8>)
 8006a54:	68db      	ldr	r3, [r3, #12]
 8006a56:	f003 0303 	and.w	r3, r3, #3
 8006a5a:	2b00      	cmp	r3, #0
 8006a5c:	d00e      	beq.n	8006a7c <RCCEx_PLLSAI1_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8006a5e:	4b6f      	ldr	r3, [pc, #444]	@ (8006c1c <RCCEx_PLLSAI1_Config+0x1d8>)
 8006a60:	68db      	ldr	r3, [r3, #12]
 8006a62:	f003 0203 	and.w	r2, r3, #3
 8006a66:	687b      	ldr	r3, [r7, #4]
 8006a68:	681b      	ldr	r3, [r3, #0]
 8006a6a:	429a      	cmp	r2, r3
 8006a6c:	d103      	bne.n	8006a76 <RCCEx_PLLSAI1_Config+0x32>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	681b      	ldr	r3, [r3, #0]
       ||
 8006a72:	2b00      	cmp	r3, #0
 8006a74:	d142      	bne.n	8006afc <RCCEx_PLLSAI1_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
#endif
      )
    {
      status = HAL_ERROR;
 8006a76:	2301      	movs	r3, #1
 8006a78:	73fb      	strb	r3, [r7, #15]
 8006a7a:	e03f      	b.n	8006afc <RCCEx_PLLSAI1_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8006a7c:	687b      	ldr	r3, [r7, #4]
 8006a7e:	681b      	ldr	r3, [r3, #0]
 8006a80:	2b03      	cmp	r3, #3
 8006a82:	d018      	beq.n	8006ab6 <RCCEx_PLLSAI1_Config+0x72>
 8006a84:	2b03      	cmp	r3, #3
 8006a86:	d825      	bhi.n	8006ad4 <RCCEx_PLLSAI1_Config+0x90>
 8006a88:	2b01      	cmp	r3, #1
 8006a8a:	d002      	beq.n	8006a92 <RCCEx_PLLSAI1_Config+0x4e>
 8006a8c:	2b02      	cmp	r3, #2
 8006a8e:	d009      	beq.n	8006aa4 <RCCEx_PLLSAI1_Config+0x60>
 8006a90:	e020      	b.n	8006ad4 <RCCEx_PLLSAI1_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8006a92:	4b62      	ldr	r3, [pc, #392]	@ (8006c1c <RCCEx_PLLSAI1_Config+0x1d8>)
 8006a94:	681b      	ldr	r3, [r3, #0]
 8006a96:	f003 0302 	and.w	r3, r3, #2
 8006a9a:	2b00      	cmp	r3, #0
 8006a9c:	d11d      	bne.n	8006ada <RCCEx_PLLSAI1_Config+0x96>
      {
        status = HAL_ERROR;
 8006a9e:	2301      	movs	r3, #1
 8006aa0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006aa2:	e01a      	b.n	8006ada <RCCEx_PLLSAI1_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8006aa4:	4b5d      	ldr	r3, [pc, #372]	@ (8006c1c <RCCEx_PLLSAI1_Config+0x1d8>)
 8006aa6:	681b      	ldr	r3, [r3, #0]
 8006aa8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006aac:	2b00      	cmp	r3, #0
 8006aae:	d116      	bne.n	8006ade <RCCEx_PLLSAI1_Config+0x9a>
      {
        status = HAL_ERROR;
 8006ab0:	2301      	movs	r3, #1
 8006ab2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006ab4:	e013      	b.n	8006ade <RCCEx_PLLSAI1_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8006ab6:	4b59      	ldr	r3, [pc, #356]	@ (8006c1c <RCCEx_PLLSAI1_Config+0x1d8>)
 8006ab8:	681b      	ldr	r3, [r3, #0]
 8006aba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006abe:	2b00      	cmp	r3, #0
 8006ac0:	d10f      	bne.n	8006ae2 <RCCEx_PLLSAI1_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8006ac2:	4b56      	ldr	r3, [pc, #344]	@ (8006c1c <RCCEx_PLLSAI1_Config+0x1d8>)
 8006ac4:	681b      	ldr	r3, [r3, #0]
 8006ac6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8006aca:	2b00      	cmp	r3, #0
 8006acc:	d109      	bne.n	8006ae2 <RCCEx_PLLSAI1_Config+0x9e>
        {
          status = HAL_ERROR;
 8006ace:	2301      	movs	r3, #1
 8006ad0:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8006ad2:	e006      	b.n	8006ae2 <RCCEx_PLLSAI1_Config+0x9e>
    default:
      status = HAL_ERROR;
 8006ad4:	2301      	movs	r3, #1
 8006ad6:	73fb      	strb	r3, [r7, #15]
      break;
 8006ad8:	e004      	b.n	8006ae4 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8006ada:	bf00      	nop
 8006adc:	e002      	b.n	8006ae4 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8006ade:	bf00      	nop
 8006ae0:	e000      	b.n	8006ae4 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8006ae2:	bf00      	nop
    }

    if(status == HAL_OK)
 8006ae4:	7bfb      	ldrb	r3, [r7, #15]
 8006ae6:	2b00      	cmp	r3, #0
 8006ae8:	d108      	bne.n	8006afc <RCCEx_PLLSAI1_Config+0xb8>
    {
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
 8006aea:	4b4c      	ldr	r3, [pc, #304]	@ (8006c1c <RCCEx_PLLSAI1_Config+0x1d8>)
 8006aec:	68db      	ldr	r3, [r3, #12]
 8006aee:	f023 0203 	bic.w	r2, r3, #3
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	681b      	ldr	r3, [r3, #0]
 8006af6:	4949      	ldr	r1, [pc, #292]	@ (8006c1c <RCCEx_PLLSAI1_Config+0x1d8>)
 8006af8:	4313      	orrs	r3, r2
 8006afa:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 8006afc:	7bfb      	ldrb	r3, [r7, #15]
 8006afe:	2b00      	cmp	r3, #0
 8006b00:	f040 8086 	bne.w	8006c10 <RCCEx_PLLSAI1_Config+0x1cc>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8006b04:	4b45      	ldr	r3, [pc, #276]	@ (8006c1c <RCCEx_PLLSAI1_Config+0x1d8>)
 8006b06:	681b      	ldr	r3, [r3, #0]
 8006b08:	4a44      	ldr	r2, [pc, #272]	@ (8006c1c <RCCEx_PLLSAI1_Config+0x1d8>)
 8006b0a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8006b0e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006b10:	f7fb f896 	bl	8001c40 <HAL_GetTick>
 8006b14:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8006b16:	e009      	b.n	8006b2c <RCCEx_PLLSAI1_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8006b18:	f7fb f892 	bl	8001c40 <HAL_GetTick>
 8006b1c:	4602      	mov	r2, r0
 8006b1e:	68bb      	ldr	r3, [r7, #8]
 8006b20:	1ad3      	subs	r3, r2, r3
 8006b22:	2b02      	cmp	r3, #2
 8006b24:	d902      	bls.n	8006b2c <RCCEx_PLLSAI1_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 8006b26:	2303      	movs	r3, #3
 8006b28:	73fb      	strb	r3, [r7, #15]
        break;
 8006b2a:	e005      	b.n	8006b38 <RCCEx_PLLSAI1_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8006b2c:	4b3b      	ldr	r3, [pc, #236]	@ (8006c1c <RCCEx_PLLSAI1_Config+0x1d8>)
 8006b2e:	681b      	ldr	r3, [r3, #0]
 8006b30:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006b34:	2b00      	cmp	r3, #0
 8006b36:	d1ef      	bne.n	8006b18 <RCCEx_PLLSAI1_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 8006b38:	7bfb      	ldrb	r3, [r7, #15]
 8006b3a:	2b00      	cmp	r3, #0
 8006b3c:	d168      	bne.n	8006c10 <RCCEx_PLLSAI1_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8006b3e:	683b      	ldr	r3, [r7, #0]
 8006b40:	2b00      	cmp	r3, #0
 8006b42:	d113      	bne.n	8006b6c <RCCEx_PLLSAI1_Config+0x128>
        assert_param(IS_RCC_PLLSAI1P_VALUE(PllSai1->PLLSAI1P));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI1 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8006b44:	4b35      	ldr	r3, [pc, #212]	@ (8006c1c <RCCEx_PLLSAI1_Config+0x1d8>)
 8006b46:	691a      	ldr	r2, [r3, #16]
 8006b48:	4b35      	ldr	r3, [pc, #212]	@ (8006c20 <RCCEx_PLLSAI1_Config+0x1dc>)
 8006b4a:	4013      	ands	r3, r2
 8006b4c:	687a      	ldr	r2, [r7, #4]
 8006b4e:	6892      	ldr	r2, [r2, #8]
 8006b50:	0211      	lsls	r1, r2, #8
 8006b52:	687a      	ldr	r2, [r7, #4]
 8006b54:	68d2      	ldr	r2, [r2, #12]
 8006b56:	06d2      	lsls	r2, r2, #27
 8006b58:	4311      	orrs	r1, r2
 8006b5a:	687a      	ldr	r2, [r7, #4]
 8006b5c:	6852      	ldr	r2, [r2, #4]
 8006b5e:	3a01      	subs	r2, #1
 8006b60:	0112      	lsls	r2, r2, #4
 8006b62:	430a      	orrs	r2, r1
 8006b64:	492d      	ldr	r1, [pc, #180]	@ (8006c1c <RCCEx_PLLSAI1_Config+0x1d8>)
 8006b66:	4313      	orrs	r3, r2
 8006b68:	610b      	str	r3, [r1, #16]
 8006b6a:	e02d      	b.n	8006bc8 <RCCEx_PLLSAI1_Config+0x184>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8006b6c:	683b      	ldr	r3, [r7, #0]
 8006b6e:	2b01      	cmp	r3, #1
 8006b70:	d115      	bne.n	8006b9e <RCCEx_PLLSAI1_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI1Q_VALUE(PllSai1->PLLSAI1Q));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8006b72:	4b2a      	ldr	r3, [pc, #168]	@ (8006c1c <RCCEx_PLLSAI1_Config+0x1d8>)
 8006b74:	691a      	ldr	r2, [r3, #16]
 8006b76:	4b2b      	ldr	r3, [pc, #172]	@ (8006c24 <RCCEx_PLLSAI1_Config+0x1e0>)
 8006b78:	4013      	ands	r3, r2
 8006b7a:	687a      	ldr	r2, [r7, #4]
 8006b7c:	6892      	ldr	r2, [r2, #8]
 8006b7e:	0211      	lsls	r1, r2, #8
 8006b80:	687a      	ldr	r2, [r7, #4]
 8006b82:	6912      	ldr	r2, [r2, #16]
 8006b84:	0852      	lsrs	r2, r2, #1
 8006b86:	3a01      	subs	r2, #1
 8006b88:	0552      	lsls	r2, r2, #21
 8006b8a:	4311      	orrs	r1, r2
 8006b8c:	687a      	ldr	r2, [r7, #4]
 8006b8e:	6852      	ldr	r2, [r2, #4]
 8006b90:	3a01      	subs	r2, #1
 8006b92:	0112      	lsls	r2, r2, #4
 8006b94:	430a      	orrs	r2, r1
 8006b96:	4921      	ldr	r1, [pc, #132]	@ (8006c1c <RCCEx_PLLSAI1_Config+0x1d8>)
 8006b98:	4313      	orrs	r3, r2
 8006b9a:	610b      	str	r3, [r1, #16]
 8006b9c:	e014      	b.n	8006bc8 <RCCEx_PLLSAI1_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI1R_VALUE(PllSai1->PLLSAI1R));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8006b9e:	4b1f      	ldr	r3, [pc, #124]	@ (8006c1c <RCCEx_PLLSAI1_Config+0x1d8>)
 8006ba0:	691a      	ldr	r2, [r3, #16]
 8006ba2:	4b21      	ldr	r3, [pc, #132]	@ (8006c28 <RCCEx_PLLSAI1_Config+0x1e4>)
 8006ba4:	4013      	ands	r3, r2
 8006ba6:	687a      	ldr	r2, [r7, #4]
 8006ba8:	6892      	ldr	r2, [r2, #8]
 8006baa:	0211      	lsls	r1, r2, #8
 8006bac:	687a      	ldr	r2, [r7, #4]
 8006bae:	6952      	ldr	r2, [r2, #20]
 8006bb0:	0852      	lsrs	r2, r2, #1
 8006bb2:	3a01      	subs	r2, #1
 8006bb4:	0652      	lsls	r2, r2, #25
 8006bb6:	4311      	orrs	r1, r2
 8006bb8:	687a      	ldr	r2, [r7, #4]
 8006bba:	6852      	ldr	r2, [r2, #4]
 8006bbc:	3a01      	subs	r2, #1
 8006bbe:	0112      	lsls	r2, r2, #4
 8006bc0:	430a      	orrs	r2, r1
 8006bc2:	4916      	ldr	r1, [pc, #88]	@ (8006c1c <RCCEx_PLLSAI1_Config+0x1d8>)
 8006bc4:	4313      	orrs	r3, r2
 8006bc6:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8006bc8:	4b14      	ldr	r3, [pc, #80]	@ (8006c1c <RCCEx_PLLSAI1_Config+0x1d8>)
 8006bca:	681b      	ldr	r3, [r3, #0]
 8006bcc:	4a13      	ldr	r2, [pc, #76]	@ (8006c1c <RCCEx_PLLSAI1_Config+0x1d8>)
 8006bce:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8006bd2:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006bd4:	f7fb f834 	bl	8001c40 <HAL_GetTick>
 8006bd8:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8006bda:	e009      	b.n	8006bf0 <RCCEx_PLLSAI1_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8006bdc:	f7fb f830 	bl	8001c40 <HAL_GetTick>
 8006be0:	4602      	mov	r2, r0
 8006be2:	68bb      	ldr	r3, [r7, #8]
 8006be4:	1ad3      	subs	r3, r2, r3
 8006be6:	2b02      	cmp	r3, #2
 8006be8:	d902      	bls.n	8006bf0 <RCCEx_PLLSAI1_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 8006bea:	2303      	movs	r3, #3
 8006bec:	73fb      	strb	r3, [r7, #15]
          break;
 8006bee:	e005      	b.n	8006bfc <RCCEx_PLLSAI1_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8006bf0:	4b0a      	ldr	r3, [pc, #40]	@ (8006c1c <RCCEx_PLLSAI1_Config+0x1d8>)
 8006bf2:	681b      	ldr	r3, [r3, #0]
 8006bf4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006bf8:	2b00      	cmp	r3, #0
 8006bfa:	d0ef      	beq.n	8006bdc <RCCEx_PLLSAI1_Config+0x198>
        }
      }

      if(status == HAL_OK)
 8006bfc:	7bfb      	ldrb	r3, [r7, #15]
 8006bfe:	2b00      	cmp	r3, #0
 8006c00:	d106      	bne.n	8006c10 <RCCEx_PLLSAI1_Config+0x1cc>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8006c02:	4b06      	ldr	r3, [pc, #24]	@ (8006c1c <RCCEx_PLLSAI1_Config+0x1d8>)
 8006c04:	691a      	ldr	r2, [r3, #16]
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	699b      	ldr	r3, [r3, #24]
 8006c0a:	4904      	ldr	r1, [pc, #16]	@ (8006c1c <RCCEx_PLLSAI1_Config+0x1d8>)
 8006c0c:	4313      	orrs	r3, r2
 8006c0e:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8006c10:	7bfb      	ldrb	r3, [r7, #15]
}
 8006c12:	4618      	mov	r0, r3
 8006c14:	3710      	adds	r7, #16
 8006c16:	46bd      	mov	sp, r7
 8006c18:	bd80      	pop	{r7, pc}
 8006c1a:	bf00      	nop
 8006c1c:	40021000 	.word	0x40021000
 8006c20:	07ff800f 	.word	0x07ff800f
 8006c24:	ff9f800f 	.word	0xff9f800f
 8006c28:	f9ff800f 	.word	0xf9ff800f

08006c2c <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8006c2c:	b580      	push	{r7, lr}
 8006c2e:	b084      	sub	sp, #16
 8006c30:	af00      	add	r7, sp, #0
 8006c32:	6078      	str	r0, [r7, #4]
 8006c34:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8006c36:	2300      	movs	r3, #0
 8006c38:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8006c3a:	4b72      	ldr	r3, [pc, #456]	@ (8006e04 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006c3c:	68db      	ldr	r3, [r3, #12]
 8006c3e:	f003 0303 	and.w	r3, r3, #3
 8006c42:	2b00      	cmp	r3, #0
 8006c44:	d00e      	beq.n	8006c64 <RCCEx_PLLSAI2_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8006c46:	4b6f      	ldr	r3, [pc, #444]	@ (8006e04 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006c48:	68db      	ldr	r3, [r3, #12]
 8006c4a:	f003 0203 	and.w	r2, r3, #3
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	681b      	ldr	r3, [r3, #0]
 8006c52:	429a      	cmp	r2, r3
 8006c54:	d103      	bne.n	8006c5e <RCCEx_PLLSAI2_Config+0x32>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8006c56:	687b      	ldr	r3, [r7, #4]
 8006c58:	681b      	ldr	r3, [r3, #0]
       ||
 8006c5a:	2b00      	cmp	r3, #0
 8006c5c:	d142      	bne.n	8006ce4 <RCCEx_PLLSAI2_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
#endif
      )
    {
      status = HAL_ERROR;
 8006c5e:	2301      	movs	r3, #1
 8006c60:	73fb      	strb	r3, [r7, #15]
 8006c62:	e03f      	b.n	8006ce4 <RCCEx_PLLSAI2_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8006c64:	687b      	ldr	r3, [r7, #4]
 8006c66:	681b      	ldr	r3, [r3, #0]
 8006c68:	2b03      	cmp	r3, #3
 8006c6a:	d018      	beq.n	8006c9e <RCCEx_PLLSAI2_Config+0x72>
 8006c6c:	2b03      	cmp	r3, #3
 8006c6e:	d825      	bhi.n	8006cbc <RCCEx_PLLSAI2_Config+0x90>
 8006c70:	2b01      	cmp	r3, #1
 8006c72:	d002      	beq.n	8006c7a <RCCEx_PLLSAI2_Config+0x4e>
 8006c74:	2b02      	cmp	r3, #2
 8006c76:	d009      	beq.n	8006c8c <RCCEx_PLLSAI2_Config+0x60>
 8006c78:	e020      	b.n	8006cbc <RCCEx_PLLSAI2_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8006c7a:	4b62      	ldr	r3, [pc, #392]	@ (8006e04 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006c7c:	681b      	ldr	r3, [r3, #0]
 8006c7e:	f003 0302 	and.w	r3, r3, #2
 8006c82:	2b00      	cmp	r3, #0
 8006c84:	d11d      	bne.n	8006cc2 <RCCEx_PLLSAI2_Config+0x96>
      {
        status = HAL_ERROR;
 8006c86:	2301      	movs	r3, #1
 8006c88:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006c8a:	e01a      	b.n	8006cc2 <RCCEx_PLLSAI2_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8006c8c:	4b5d      	ldr	r3, [pc, #372]	@ (8006e04 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006c8e:	681b      	ldr	r3, [r3, #0]
 8006c90:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006c94:	2b00      	cmp	r3, #0
 8006c96:	d116      	bne.n	8006cc6 <RCCEx_PLLSAI2_Config+0x9a>
      {
        status = HAL_ERROR;
 8006c98:	2301      	movs	r3, #1
 8006c9a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006c9c:	e013      	b.n	8006cc6 <RCCEx_PLLSAI2_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8006c9e:	4b59      	ldr	r3, [pc, #356]	@ (8006e04 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006ca0:	681b      	ldr	r3, [r3, #0]
 8006ca2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006ca6:	2b00      	cmp	r3, #0
 8006ca8:	d10f      	bne.n	8006cca <RCCEx_PLLSAI2_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8006caa:	4b56      	ldr	r3, [pc, #344]	@ (8006e04 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006cac:	681b      	ldr	r3, [r3, #0]
 8006cae:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8006cb2:	2b00      	cmp	r3, #0
 8006cb4:	d109      	bne.n	8006cca <RCCEx_PLLSAI2_Config+0x9e>
        {
          status = HAL_ERROR;
 8006cb6:	2301      	movs	r3, #1
 8006cb8:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8006cba:	e006      	b.n	8006cca <RCCEx_PLLSAI2_Config+0x9e>
    default:
      status = HAL_ERROR;
 8006cbc:	2301      	movs	r3, #1
 8006cbe:	73fb      	strb	r3, [r7, #15]
      break;
 8006cc0:	e004      	b.n	8006ccc <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8006cc2:	bf00      	nop
 8006cc4:	e002      	b.n	8006ccc <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8006cc6:	bf00      	nop
 8006cc8:	e000      	b.n	8006ccc <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8006cca:	bf00      	nop
    }

    if(status == HAL_OK)
 8006ccc:	7bfb      	ldrb	r3, [r7, #15]
 8006cce:	2b00      	cmp	r3, #0
 8006cd0:	d108      	bne.n	8006ce4 <RCCEx_PLLSAI2_Config+0xb8>
    {
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
 8006cd2:	4b4c      	ldr	r3, [pc, #304]	@ (8006e04 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006cd4:	68db      	ldr	r3, [r3, #12]
 8006cd6:	f023 0203 	bic.w	r2, r3, #3
 8006cda:	687b      	ldr	r3, [r7, #4]
 8006cdc:	681b      	ldr	r3, [r3, #0]
 8006cde:	4949      	ldr	r1, [pc, #292]	@ (8006e04 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006ce0:	4313      	orrs	r3, r2
 8006ce2:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 8006ce4:	7bfb      	ldrb	r3, [r7, #15]
 8006ce6:	2b00      	cmp	r3, #0
 8006ce8:	f040 8086 	bne.w	8006df8 <RCCEx_PLLSAI2_Config+0x1cc>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8006cec:	4b45      	ldr	r3, [pc, #276]	@ (8006e04 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006cee:	681b      	ldr	r3, [r3, #0]
 8006cf0:	4a44      	ldr	r2, [pc, #272]	@ (8006e04 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006cf2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006cf6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006cf8:	f7fa ffa2 	bl	8001c40 <HAL_GetTick>
 8006cfc:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8006cfe:	e009      	b.n	8006d14 <RCCEx_PLLSAI2_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8006d00:	f7fa ff9e 	bl	8001c40 <HAL_GetTick>
 8006d04:	4602      	mov	r2, r0
 8006d06:	68bb      	ldr	r3, [r7, #8]
 8006d08:	1ad3      	subs	r3, r2, r3
 8006d0a:	2b02      	cmp	r3, #2
 8006d0c:	d902      	bls.n	8006d14 <RCCEx_PLLSAI2_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 8006d0e:	2303      	movs	r3, #3
 8006d10:	73fb      	strb	r3, [r7, #15]
        break;
 8006d12:	e005      	b.n	8006d20 <RCCEx_PLLSAI2_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8006d14:	4b3b      	ldr	r3, [pc, #236]	@ (8006e04 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006d16:	681b      	ldr	r3, [r3, #0]
 8006d18:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006d1c:	2b00      	cmp	r3, #0
 8006d1e:	d1ef      	bne.n	8006d00 <RCCEx_PLLSAI2_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 8006d20:	7bfb      	ldrb	r3, [r7, #15]
 8006d22:	2b00      	cmp	r3, #0
 8006d24:	d168      	bne.n	8006df8 <RCCEx_PLLSAI2_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8006d26:	683b      	ldr	r3, [r7, #0]
 8006d28:	2b00      	cmp	r3, #0
 8006d2a:	d113      	bne.n	8006d54 <RCCEx_PLLSAI2_Config+0x128>
        assert_param(IS_RCC_PLLSAI2P_VALUE(PllSai2->PLLSAI2P));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI2 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8006d2c:	4b35      	ldr	r3, [pc, #212]	@ (8006e04 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006d2e:	695a      	ldr	r2, [r3, #20]
 8006d30:	4b35      	ldr	r3, [pc, #212]	@ (8006e08 <RCCEx_PLLSAI2_Config+0x1dc>)
 8006d32:	4013      	ands	r3, r2
 8006d34:	687a      	ldr	r2, [r7, #4]
 8006d36:	6892      	ldr	r2, [r2, #8]
 8006d38:	0211      	lsls	r1, r2, #8
 8006d3a:	687a      	ldr	r2, [r7, #4]
 8006d3c:	68d2      	ldr	r2, [r2, #12]
 8006d3e:	06d2      	lsls	r2, r2, #27
 8006d40:	4311      	orrs	r1, r2
 8006d42:	687a      	ldr	r2, [r7, #4]
 8006d44:	6852      	ldr	r2, [r2, #4]
 8006d46:	3a01      	subs	r2, #1
 8006d48:	0112      	lsls	r2, r2, #4
 8006d4a:	430a      	orrs	r2, r1
 8006d4c:	492d      	ldr	r1, [pc, #180]	@ (8006e04 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006d4e:	4313      	orrs	r3, r2
 8006d50:	614b      	str	r3, [r1, #20]
 8006d52:	e02d      	b.n	8006db0 <RCCEx_PLLSAI2_Config+0x184>
#endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }
#if defined(RCC_PLLSAI2Q_DIV_SUPPORT)
      else if(Divider == DIVIDER_Q_UPDATE)
 8006d54:	683b      	ldr	r3, [r7, #0]
 8006d56:	2b01      	cmp	r3, #1
 8006d58:	d115      	bne.n	8006d86 <RCCEx_PLLSAI2_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI2Q_VALUE(PllSai2->PLLSAI2Q));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8006d5a:	4b2a      	ldr	r3, [pc, #168]	@ (8006e04 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006d5c:	695a      	ldr	r2, [r3, #20]
 8006d5e:	4b2b      	ldr	r3, [pc, #172]	@ (8006e0c <RCCEx_PLLSAI2_Config+0x1e0>)
 8006d60:	4013      	ands	r3, r2
 8006d62:	687a      	ldr	r2, [r7, #4]
 8006d64:	6892      	ldr	r2, [r2, #8]
 8006d66:	0211      	lsls	r1, r2, #8
 8006d68:	687a      	ldr	r2, [r7, #4]
 8006d6a:	6912      	ldr	r2, [r2, #16]
 8006d6c:	0852      	lsrs	r2, r2, #1
 8006d6e:	3a01      	subs	r2, #1
 8006d70:	0552      	lsls	r2, r2, #21
 8006d72:	4311      	orrs	r1, r2
 8006d74:	687a      	ldr	r2, [r7, #4]
 8006d76:	6852      	ldr	r2, [r2, #4]
 8006d78:	3a01      	subs	r2, #1
 8006d7a:	0112      	lsls	r2, r2, #4
 8006d7c:	430a      	orrs	r2, r1
 8006d7e:	4921      	ldr	r1, [pc, #132]	@ (8006e04 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006d80:	4313      	orrs	r3, r2
 8006d82:	614b      	str	r3, [r1, #20]
 8006d84:	e014      	b.n	8006db0 <RCCEx_PLLSAI2_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI2R_VALUE(PllSai2->PLLSAI2R));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8006d86:	4b1f      	ldr	r3, [pc, #124]	@ (8006e04 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006d88:	695a      	ldr	r2, [r3, #20]
 8006d8a:	4b21      	ldr	r3, [pc, #132]	@ (8006e10 <RCCEx_PLLSAI2_Config+0x1e4>)
 8006d8c:	4013      	ands	r3, r2
 8006d8e:	687a      	ldr	r2, [r7, #4]
 8006d90:	6892      	ldr	r2, [r2, #8]
 8006d92:	0211      	lsls	r1, r2, #8
 8006d94:	687a      	ldr	r2, [r7, #4]
 8006d96:	6952      	ldr	r2, [r2, #20]
 8006d98:	0852      	lsrs	r2, r2, #1
 8006d9a:	3a01      	subs	r2, #1
 8006d9c:	0652      	lsls	r2, r2, #25
 8006d9e:	4311      	orrs	r1, r2
 8006da0:	687a      	ldr	r2, [r7, #4]
 8006da2:	6852      	ldr	r2, [r2, #4]
 8006da4:	3a01      	subs	r2, #1
 8006da6:	0112      	lsls	r2, r2, #4
 8006da8:	430a      	orrs	r2, r1
 8006daa:	4916      	ldr	r1, [pc, #88]	@ (8006e04 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006dac:	4313      	orrs	r3, r2
 8006dae:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8006db0:	4b14      	ldr	r3, [pc, #80]	@ (8006e04 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006db2:	681b      	ldr	r3, [r3, #0]
 8006db4:	4a13      	ldr	r2, [pc, #76]	@ (8006e04 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006db6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006dba:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006dbc:	f7fa ff40 	bl	8001c40 <HAL_GetTick>
 8006dc0:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8006dc2:	e009      	b.n	8006dd8 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8006dc4:	f7fa ff3c 	bl	8001c40 <HAL_GetTick>
 8006dc8:	4602      	mov	r2, r0
 8006dca:	68bb      	ldr	r3, [r7, #8]
 8006dcc:	1ad3      	subs	r3, r2, r3
 8006dce:	2b02      	cmp	r3, #2
 8006dd0:	d902      	bls.n	8006dd8 <RCCEx_PLLSAI2_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 8006dd2:	2303      	movs	r3, #3
 8006dd4:	73fb      	strb	r3, [r7, #15]
          break;
 8006dd6:	e005      	b.n	8006de4 <RCCEx_PLLSAI2_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8006dd8:	4b0a      	ldr	r3, [pc, #40]	@ (8006e04 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006dda:	681b      	ldr	r3, [r3, #0]
 8006ddc:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006de0:	2b00      	cmp	r3, #0
 8006de2:	d0ef      	beq.n	8006dc4 <RCCEx_PLLSAI2_Config+0x198>
        }
      }

      if(status == HAL_OK)
 8006de4:	7bfb      	ldrb	r3, [r7, #15]
 8006de6:	2b00      	cmp	r3, #0
 8006de8:	d106      	bne.n	8006df8 <RCCEx_PLLSAI2_Config+0x1cc>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8006dea:	4b06      	ldr	r3, [pc, #24]	@ (8006e04 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006dec:	695a      	ldr	r2, [r3, #20]
 8006dee:	687b      	ldr	r3, [r7, #4]
 8006df0:	699b      	ldr	r3, [r3, #24]
 8006df2:	4904      	ldr	r1, [pc, #16]	@ (8006e04 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006df4:	4313      	orrs	r3, r2
 8006df6:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8006df8:	7bfb      	ldrb	r3, [r7, #15]
}
 8006dfa:	4618      	mov	r0, r3
 8006dfc:	3710      	adds	r7, #16
 8006dfe:	46bd      	mov	sp, r7
 8006e00:	bd80      	pop	{r7, pc}
 8006e02:	bf00      	nop
 8006e04:	40021000 	.word	0x40021000
 8006e08:	07ff800f 	.word	0x07ff800f
 8006e0c:	ff9f800f 	.word	0xff9f800f
 8006e10:	f9ff800f 	.word	0xf9ff800f

08006e14 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006e14:	b580      	push	{r7, lr}
 8006e16:	b082      	sub	sp, #8
 8006e18:	af00      	add	r7, sp, #0
 8006e1a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	2b00      	cmp	r3, #0
 8006e20:	d101      	bne.n	8006e26 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006e22:	2301      	movs	r3, #1
 8006e24:	e049      	b.n	8006eba <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006e26:	687b      	ldr	r3, [r7, #4]
 8006e28:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006e2c:	b2db      	uxtb	r3, r3
 8006e2e:	2b00      	cmp	r3, #0
 8006e30:	d106      	bne.n	8006e40 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006e32:	687b      	ldr	r3, [r7, #4]
 8006e34:	2200      	movs	r2, #0
 8006e36:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006e3a:	6878      	ldr	r0, [r7, #4]
 8006e3c:	f7fa fcd2 	bl	80017e4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006e40:	687b      	ldr	r3, [r7, #4]
 8006e42:	2202      	movs	r2, #2
 8006e44:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006e48:	687b      	ldr	r3, [r7, #4]
 8006e4a:	681a      	ldr	r2, [r3, #0]
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	3304      	adds	r3, #4
 8006e50:	4619      	mov	r1, r3
 8006e52:	4610      	mov	r0, r2
 8006e54:	f000 fb02 	bl	800745c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006e58:	687b      	ldr	r3, [r7, #4]
 8006e5a:	2201      	movs	r2, #1
 8006e5c:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006e60:	687b      	ldr	r3, [r7, #4]
 8006e62:	2201      	movs	r2, #1
 8006e64:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006e68:	687b      	ldr	r3, [r7, #4]
 8006e6a:	2201      	movs	r2, #1
 8006e6c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006e70:	687b      	ldr	r3, [r7, #4]
 8006e72:	2201      	movs	r2, #1
 8006e74:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	2201      	movs	r2, #1
 8006e7c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	2201      	movs	r2, #1
 8006e84:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006e88:	687b      	ldr	r3, [r7, #4]
 8006e8a:	2201      	movs	r2, #1
 8006e8c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006e90:	687b      	ldr	r3, [r7, #4]
 8006e92:	2201      	movs	r2, #1
 8006e94:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006e98:	687b      	ldr	r3, [r7, #4]
 8006e9a:	2201      	movs	r2, #1
 8006e9c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006ea0:	687b      	ldr	r3, [r7, #4]
 8006ea2:	2201      	movs	r2, #1
 8006ea4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	2201      	movs	r2, #1
 8006eac:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	2201      	movs	r2, #1
 8006eb4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006eb8:	2300      	movs	r3, #0
}
 8006eba:	4618      	mov	r0, r3
 8006ebc:	3708      	adds	r7, #8
 8006ebe:	46bd      	mov	sp, r7
 8006ec0:	bd80      	pop	{r7, pc}
	...

08006ec4 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8006ec4:	b480      	push	{r7}
 8006ec6:	b085      	sub	sp, #20
 8006ec8:	af00      	add	r7, sp, #0
 8006eca:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006ecc:	687b      	ldr	r3, [r7, #4]
 8006ece:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006ed2:	b2db      	uxtb	r3, r3
 8006ed4:	2b01      	cmp	r3, #1
 8006ed6:	d001      	beq.n	8006edc <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8006ed8:	2301      	movs	r3, #1
 8006eda:	e047      	b.n	8006f6c <HAL_TIM_Base_Start+0xa8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006edc:	687b      	ldr	r3, [r7, #4]
 8006ede:	2202      	movs	r2, #2
 8006ee0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006ee4:	687b      	ldr	r3, [r7, #4]
 8006ee6:	681b      	ldr	r3, [r3, #0]
 8006ee8:	4a23      	ldr	r2, [pc, #140]	@ (8006f78 <HAL_TIM_Base_Start+0xb4>)
 8006eea:	4293      	cmp	r3, r2
 8006eec:	d01d      	beq.n	8006f2a <HAL_TIM_Base_Start+0x66>
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	681b      	ldr	r3, [r3, #0]
 8006ef2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006ef6:	d018      	beq.n	8006f2a <HAL_TIM_Base_Start+0x66>
 8006ef8:	687b      	ldr	r3, [r7, #4]
 8006efa:	681b      	ldr	r3, [r3, #0]
 8006efc:	4a1f      	ldr	r2, [pc, #124]	@ (8006f7c <HAL_TIM_Base_Start+0xb8>)
 8006efe:	4293      	cmp	r3, r2
 8006f00:	d013      	beq.n	8006f2a <HAL_TIM_Base_Start+0x66>
 8006f02:	687b      	ldr	r3, [r7, #4]
 8006f04:	681b      	ldr	r3, [r3, #0]
 8006f06:	4a1e      	ldr	r2, [pc, #120]	@ (8006f80 <HAL_TIM_Base_Start+0xbc>)
 8006f08:	4293      	cmp	r3, r2
 8006f0a:	d00e      	beq.n	8006f2a <HAL_TIM_Base_Start+0x66>
 8006f0c:	687b      	ldr	r3, [r7, #4]
 8006f0e:	681b      	ldr	r3, [r3, #0]
 8006f10:	4a1c      	ldr	r2, [pc, #112]	@ (8006f84 <HAL_TIM_Base_Start+0xc0>)
 8006f12:	4293      	cmp	r3, r2
 8006f14:	d009      	beq.n	8006f2a <HAL_TIM_Base_Start+0x66>
 8006f16:	687b      	ldr	r3, [r7, #4]
 8006f18:	681b      	ldr	r3, [r3, #0]
 8006f1a:	4a1b      	ldr	r2, [pc, #108]	@ (8006f88 <HAL_TIM_Base_Start+0xc4>)
 8006f1c:	4293      	cmp	r3, r2
 8006f1e:	d004      	beq.n	8006f2a <HAL_TIM_Base_Start+0x66>
 8006f20:	687b      	ldr	r3, [r7, #4]
 8006f22:	681b      	ldr	r3, [r3, #0]
 8006f24:	4a19      	ldr	r2, [pc, #100]	@ (8006f8c <HAL_TIM_Base_Start+0xc8>)
 8006f26:	4293      	cmp	r3, r2
 8006f28:	d115      	bne.n	8006f56 <HAL_TIM_Base_Start+0x92>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006f2a:	687b      	ldr	r3, [r7, #4]
 8006f2c:	681b      	ldr	r3, [r3, #0]
 8006f2e:	689a      	ldr	r2, [r3, #8]
 8006f30:	4b17      	ldr	r3, [pc, #92]	@ (8006f90 <HAL_TIM_Base_Start+0xcc>)
 8006f32:	4013      	ands	r3, r2
 8006f34:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006f36:	68fb      	ldr	r3, [r7, #12]
 8006f38:	2b06      	cmp	r3, #6
 8006f3a:	d015      	beq.n	8006f68 <HAL_TIM_Base_Start+0xa4>
 8006f3c:	68fb      	ldr	r3, [r7, #12]
 8006f3e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006f42:	d011      	beq.n	8006f68 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 8006f44:	687b      	ldr	r3, [r7, #4]
 8006f46:	681b      	ldr	r3, [r3, #0]
 8006f48:	681a      	ldr	r2, [r3, #0]
 8006f4a:	687b      	ldr	r3, [r7, #4]
 8006f4c:	681b      	ldr	r3, [r3, #0]
 8006f4e:	f042 0201 	orr.w	r2, r2, #1
 8006f52:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006f54:	e008      	b.n	8006f68 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006f56:	687b      	ldr	r3, [r7, #4]
 8006f58:	681b      	ldr	r3, [r3, #0]
 8006f5a:	681a      	ldr	r2, [r3, #0]
 8006f5c:	687b      	ldr	r3, [r7, #4]
 8006f5e:	681b      	ldr	r3, [r3, #0]
 8006f60:	f042 0201 	orr.w	r2, r2, #1
 8006f64:	601a      	str	r2, [r3, #0]
 8006f66:	e000      	b.n	8006f6a <HAL_TIM_Base_Start+0xa6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006f68:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8006f6a:	2300      	movs	r3, #0
}
 8006f6c:	4618      	mov	r0, r3
 8006f6e:	3714      	adds	r7, #20
 8006f70:	46bd      	mov	sp, r7
 8006f72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f76:	4770      	bx	lr
 8006f78:	40012c00 	.word	0x40012c00
 8006f7c:	40000400 	.word	0x40000400
 8006f80:	40000800 	.word	0x40000800
 8006f84:	40000c00 	.word	0x40000c00
 8006f88:	40013400 	.word	0x40013400
 8006f8c:	40014000 	.word	0x40014000
 8006f90:	00010007 	.word	0x00010007

08006f94 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006f94:	b480      	push	{r7}
 8006f96:	b085      	sub	sp, #20
 8006f98:	af00      	add	r7, sp, #0
 8006f9a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006fa2:	b2db      	uxtb	r3, r3
 8006fa4:	2b01      	cmp	r3, #1
 8006fa6:	d001      	beq.n	8006fac <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8006fa8:	2301      	movs	r3, #1
 8006faa:	e04f      	b.n	800704c <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006fac:	687b      	ldr	r3, [r7, #4]
 8006fae:	2202      	movs	r2, #2
 8006fb0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006fb4:	687b      	ldr	r3, [r7, #4]
 8006fb6:	681b      	ldr	r3, [r3, #0]
 8006fb8:	68da      	ldr	r2, [r3, #12]
 8006fba:	687b      	ldr	r3, [r7, #4]
 8006fbc:	681b      	ldr	r3, [r3, #0]
 8006fbe:	f042 0201 	orr.w	r2, r2, #1
 8006fc2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006fc4:	687b      	ldr	r3, [r7, #4]
 8006fc6:	681b      	ldr	r3, [r3, #0]
 8006fc8:	4a23      	ldr	r2, [pc, #140]	@ (8007058 <HAL_TIM_Base_Start_IT+0xc4>)
 8006fca:	4293      	cmp	r3, r2
 8006fcc:	d01d      	beq.n	800700a <HAL_TIM_Base_Start_IT+0x76>
 8006fce:	687b      	ldr	r3, [r7, #4]
 8006fd0:	681b      	ldr	r3, [r3, #0]
 8006fd2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006fd6:	d018      	beq.n	800700a <HAL_TIM_Base_Start_IT+0x76>
 8006fd8:	687b      	ldr	r3, [r7, #4]
 8006fda:	681b      	ldr	r3, [r3, #0]
 8006fdc:	4a1f      	ldr	r2, [pc, #124]	@ (800705c <HAL_TIM_Base_Start_IT+0xc8>)
 8006fde:	4293      	cmp	r3, r2
 8006fe0:	d013      	beq.n	800700a <HAL_TIM_Base_Start_IT+0x76>
 8006fe2:	687b      	ldr	r3, [r7, #4]
 8006fe4:	681b      	ldr	r3, [r3, #0]
 8006fe6:	4a1e      	ldr	r2, [pc, #120]	@ (8007060 <HAL_TIM_Base_Start_IT+0xcc>)
 8006fe8:	4293      	cmp	r3, r2
 8006fea:	d00e      	beq.n	800700a <HAL_TIM_Base_Start_IT+0x76>
 8006fec:	687b      	ldr	r3, [r7, #4]
 8006fee:	681b      	ldr	r3, [r3, #0]
 8006ff0:	4a1c      	ldr	r2, [pc, #112]	@ (8007064 <HAL_TIM_Base_Start_IT+0xd0>)
 8006ff2:	4293      	cmp	r3, r2
 8006ff4:	d009      	beq.n	800700a <HAL_TIM_Base_Start_IT+0x76>
 8006ff6:	687b      	ldr	r3, [r7, #4]
 8006ff8:	681b      	ldr	r3, [r3, #0]
 8006ffa:	4a1b      	ldr	r2, [pc, #108]	@ (8007068 <HAL_TIM_Base_Start_IT+0xd4>)
 8006ffc:	4293      	cmp	r3, r2
 8006ffe:	d004      	beq.n	800700a <HAL_TIM_Base_Start_IT+0x76>
 8007000:	687b      	ldr	r3, [r7, #4]
 8007002:	681b      	ldr	r3, [r3, #0]
 8007004:	4a19      	ldr	r2, [pc, #100]	@ (800706c <HAL_TIM_Base_Start_IT+0xd8>)
 8007006:	4293      	cmp	r3, r2
 8007008:	d115      	bne.n	8007036 <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800700a:	687b      	ldr	r3, [r7, #4]
 800700c:	681b      	ldr	r3, [r3, #0]
 800700e:	689a      	ldr	r2, [r3, #8]
 8007010:	4b17      	ldr	r3, [pc, #92]	@ (8007070 <HAL_TIM_Base_Start_IT+0xdc>)
 8007012:	4013      	ands	r3, r2
 8007014:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007016:	68fb      	ldr	r3, [r7, #12]
 8007018:	2b06      	cmp	r3, #6
 800701a:	d015      	beq.n	8007048 <HAL_TIM_Base_Start_IT+0xb4>
 800701c:	68fb      	ldr	r3, [r7, #12]
 800701e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007022:	d011      	beq.n	8007048 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8007024:	687b      	ldr	r3, [r7, #4]
 8007026:	681b      	ldr	r3, [r3, #0]
 8007028:	681a      	ldr	r2, [r3, #0]
 800702a:	687b      	ldr	r3, [r7, #4]
 800702c:	681b      	ldr	r3, [r3, #0]
 800702e:	f042 0201 	orr.w	r2, r2, #1
 8007032:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007034:	e008      	b.n	8007048 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007036:	687b      	ldr	r3, [r7, #4]
 8007038:	681b      	ldr	r3, [r3, #0]
 800703a:	681a      	ldr	r2, [r3, #0]
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	681b      	ldr	r3, [r3, #0]
 8007040:	f042 0201 	orr.w	r2, r2, #1
 8007044:	601a      	str	r2, [r3, #0]
 8007046:	e000      	b.n	800704a <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007048:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800704a:	2300      	movs	r3, #0
}
 800704c:	4618      	mov	r0, r3
 800704e:	3714      	adds	r7, #20
 8007050:	46bd      	mov	sp, r7
 8007052:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007056:	4770      	bx	lr
 8007058:	40012c00 	.word	0x40012c00
 800705c:	40000400 	.word	0x40000400
 8007060:	40000800 	.word	0x40000800
 8007064:	40000c00 	.word	0x40000c00
 8007068:	40013400 	.word	0x40013400
 800706c:	40014000 	.word	0x40014000
 8007070:	00010007 	.word	0x00010007

08007074 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8007074:	b580      	push	{r7, lr}
 8007076:	b084      	sub	sp, #16
 8007078:	af00      	add	r7, sp, #0
 800707a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800707c:	687b      	ldr	r3, [r7, #4]
 800707e:	681b      	ldr	r3, [r3, #0]
 8007080:	68db      	ldr	r3, [r3, #12]
 8007082:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8007084:	687b      	ldr	r3, [r7, #4]
 8007086:	681b      	ldr	r3, [r3, #0]
 8007088:	691b      	ldr	r3, [r3, #16]
 800708a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800708c:	68bb      	ldr	r3, [r7, #8]
 800708e:	f003 0302 	and.w	r3, r3, #2
 8007092:	2b00      	cmp	r3, #0
 8007094:	d020      	beq.n	80070d8 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8007096:	68fb      	ldr	r3, [r7, #12]
 8007098:	f003 0302 	and.w	r3, r3, #2
 800709c:	2b00      	cmp	r3, #0
 800709e:	d01b      	beq.n	80070d8 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80070a0:	687b      	ldr	r3, [r7, #4]
 80070a2:	681b      	ldr	r3, [r3, #0]
 80070a4:	f06f 0202 	mvn.w	r2, #2
 80070a8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80070aa:	687b      	ldr	r3, [r7, #4]
 80070ac:	2201      	movs	r2, #1
 80070ae:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	681b      	ldr	r3, [r3, #0]
 80070b4:	699b      	ldr	r3, [r3, #24]
 80070b6:	f003 0303 	and.w	r3, r3, #3
 80070ba:	2b00      	cmp	r3, #0
 80070bc:	d003      	beq.n	80070c6 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80070be:	6878      	ldr	r0, [r7, #4]
 80070c0:	f000 f9ad 	bl	800741e <HAL_TIM_IC_CaptureCallback>
 80070c4:	e005      	b.n	80070d2 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80070c6:	6878      	ldr	r0, [r7, #4]
 80070c8:	f000 f99f 	bl	800740a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80070cc:	6878      	ldr	r0, [r7, #4]
 80070ce:	f000 f9b0 	bl	8007432 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80070d2:	687b      	ldr	r3, [r7, #4]
 80070d4:	2200      	movs	r2, #0
 80070d6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80070d8:	68bb      	ldr	r3, [r7, #8]
 80070da:	f003 0304 	and.w	r3, r3, #4
 80070de:	2b00      	cmp	r3, #0
 80070e0:	d020      	beq.n	8007124 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80070e2:	68fb      	ldr	r3, [r7, #12]
 80070e4:	f003 0304 	and.w	r3, r3, #4
 80070e8:	2b00      	cmp	r3, #0
 80070ea:	d01b      	beq.n	8007124 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80070ec:	687b      	ldr	r3, [r7, #4]
 80070ee:	681b      	ldr	r3, [r3, #0]
 80070f0:	f06f 0204 	mvn.w	r2, #4
 80070f4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80070f6:	687b      	ldr	r3, [r7, #4]
 80070f8:	2202      	movs	r2, #2
 80070fa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80070fc:	687b      	ldr	r3, [r7, #4]
 80070fe:	681b      	ldr	r3, [r3, #0]
 8007100:	699b      	ldr	r3, [r3, #24]
 8007102:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007106:	2b00      	cmp	r3, #0
 8007108:	d003      	beq.n	8007112 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800710a:	6878      	ldr	r0, [r7, #4]
 800710c:	f000 f987 	bl	800741e <HAL_TIM_IC_CaptureCallback>
 8007110:	e005      	b.n	800711e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007112:	6878      	ldr	r0, [r7, #4]
 8007114:	f000 f979 	bl	800740a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007118:	6878      	ldr	r0, [r7, #4]
 800711a:	f000 f98a 	bl	8007432 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800711e:	687b      	ldr	r3, [r7, #4]
 8007120:	2200      	movs	r2, #0
 8007122:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8007124:	68bb      	ldr	r3, [r7, #8]
 8007126:	f003 0308 	and.w	r3, r3, #8
 800712a:	2b00      	cmp	r3, #0
 800712c:	d020      	beq.n	8007170 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800712e:	68fb      	ldr	r3, [r7, #12]
 8007130:	f003 0308 	and.w	r3, r3, #8
 8007134:	2b00      	cmp	r3, #0
 8007136:	d01b      	beq.n	8007170 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8007138:	687b      	ldr	r3, [r7, #4]
 800713a:	681b      	ldr	r3, [r3, #0]
 800713c:	f06f 0208 	mvn.w	r2, #8
 8007140:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8007142:	687b      	ldr	r3, [r7, #4]
 8007144:	2204      	movs	r2, #4
 8007146:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8007148:	687b      	ldr	r3, [r7, #4]
 800714a:	681b      	ldr	r3, [r3, #0]
 800714c:	69db      	ldr	r3, [r3, #28]
 800714e:	f003 0303 	and.w	r3, r3, #3
 8007152:	2b00      	cmp	r3, #0
 8007154:	d003      	beq.n	800715e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007156:	6878      	ldr	r0, [r7, #4]
 8007158:	f000 f961 	bl	800741e <HAL_TIM_IC_CaptureCallback>
 800715c:	e005      	b.n	800716a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800715e:	6878      	ldr	r0, [r7, #4]
 8007160:	f000 f953 	bl	800740a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007164:	6878      	ldr	r0, [r7, #4]
 8007166:	f000 f964 	bl	8007432 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800716a:	687b      	ldr	r3, [r7, #4]
 800716c:	2200      	movs	r2, #0
 800716e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8007170:	68bb      	ldr	r3, [r7, #8]
 8007172:	f003 0310 	and.w	r3, r3, #16
 8007176:	2b00      	cmp	r3, #0
 8007178:	d020      	beq.n	80071bc <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800717a:	68fb      	ldr	r3, [r7, #12]
 800717c:	f003 0310 	and.w	r3, r3, #16
 8007180:	2b00      	cmp	r3, #0
 8007182:	d01b      	beq.n	80071bc <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8007184:	687b      	ldr	r3, [r7, #4]
 8007186:	681b      	ldr	r3, [r3, #0]
 8007188:	f06f 0210 	mvn.w	r2, #16
 800718c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800718e:	687b      	ldr	r3, [r7, #4]
 8007190:	2208      	movs	r2, #8
 8007192:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8007194:	687b      	ldr	r3, [r7, #4]
 8007196:	681b      	ldr	r3, [r3, #0]
 8007198:	69db      	ldr	r3, [r3, #28]
 800719a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800719e:	2b00      	cmp	r3, #0
 80071a0:	d003      	beq.n	80071aa <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80071a2:	6878      	ldr	r0, [r7, #4]
 80071a4:	f000 f93b 	bl	800741e <HAL_TIM_IC_CaptureCallback>
 80071a8:	e005      	b.n	80071b6 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80071aa:	6878      	ldr	r0, [r7, #4]
 80071ac:	f000 f92d 	bl	800740a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80071b0:	6878      	ldr	r0, [r7, #4]
 80071b2:	f000 f93e 	bl	8007432 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80071b6:	687b      	ldr	r3, [r7, #4]
 80071b8:	2200      	movs	r2, #0
 80071ba:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80071bc:	68bb      	ldr	r3, [r7, #8]
 80071be:	f003 0301 	and.w	r3, r3, #1
 80071c2:	2b00      	cmp	r3, #0
 80071c4:	d00c      	beq.n	80071e0 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80071c6:	68fb      	ldr	r3, [r7, #12]
 80071c8:	f003 0301 	and.w	r3, r3, #1
 80071cc:	2b00      	cmp	r3, #0
 80071ce:	d007      	beq.n	80071e0 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80071d0:	687b      	ldr	r3, [r7, #4]
 80071d2:	681b      	ldr	r3, [r3, #0]
 80071d4:	f06f 0201 	mvn.w	r2, #1
 80071d8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80071da:	6878      	ldr	r0, [r7, #4]
 80071dc:	f7f9 ff7c 	bl	80010d8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80071e0:	68bb      	ldr	r3, [r7, #8]
 80071e2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80071e6:	2b00      	cmp	r3, #0
 80071e8:	d00c      	beq.n	8007204 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80071ea:	68fb      	ldr	r3, [r7, #12]
 80071ec:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80071f0:	2b00      	cmp	r3, #0
 80071f2:	d007      	beq.n	8007204 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80071f4:	687b      	ldr	r3, [r7, #4]
 80071f6:	681b      	ldr	r3, [r3, #0]
 80071f8:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80071fc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80071fe:	6878      	ldr	r0, [r7, #4]
 8007200:	f000 faf2 	bl	80077e8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8007204:	68bb      	ldr	r3, [r7, #8]
 8007206:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800720a:	2b00      	cmp	r3, #0
 800720c:	d00c      	beq.n	8007228 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800720e:	68fb      	ldr	r3, [r7, #12]
 8007210:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007214:	2b00      	cmp	r3, #0
 8007216:	d007      	beq.n	8007228 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8007218:	687b      	ldr	r3, [r7, #4]
 800721a:	681b      	ldr	r3, [r3, #0]
 800721c:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8007220:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8007222:	6878      	ldr	r0, [r7, #4]
 8007224:	f000 faea 	bl	80077fc <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8007228:	68bb      	ldr	r3, [r7, #8]
 800722a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800722e:	2b00      	cmp	r3, #0
 8007230:	d00c      	beq.n	800724c <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8007232:	68fb      	ldr	r3, [r7, #12]
 8007234:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007238:	2b00      	cmp	r3, #0
 800723a:	d007      	beq.n	800724c <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800723c:	687b      	ldr	r3, [r7, #4]
 800723e:	681b      	ldr	r3, [r3, #0]
 8007240:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8007244:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8007246:	6878      	ldr	r0, [r7, #4]
 8007248:	f000 f8fd 	bl	8007446 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800724c:	68bb      	ldr	r3, [r7, #8]
 800724e:	f003 0320 	and.w	r3, r3, #32
 8007252:	2b00      	cmp	r3, #0
 8007254:	d00c      	beq.n	8007270 <HAL_TIM_IRQHandler+0x1fc>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8007256:	68fb      	ldr	r3, [r7, #12]
 8007258:	f003 0320 	and.w	r3, r3, #32
 800725c:	2b00      	cmp	r3, #0
 800725e:	d007      	beq.n	8007270 <HAL_TIM_IRQHandler+0x1fc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8007260:	687b      	ldr	r3, [r7, #4]
 8007262:	681b      	ldr	r3, [r3, #0]
 8007264:	f06f 0220 	mvn.w	r2, #32
 8007268:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800726a:	6878      	ldr	r0, [r7, #4]
 800726c:	f000 fab2 	bl	80077d4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8007270:	bf00      	nop
 8007272:	3710      	adds	r7, #16
 8007274:	46bd      	mov	sp, r7
 8007276:	bd80      	pop	{r7, pc}

08007278 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8007278:	b580      	push	{r7, lr}
 800727a:	b084      	sub	sp, #16
 800727c:	af00      	add	r7, sp, #0
 800727e:	6078      	str	r0, [r7, #4]
 8007280:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007282:	2300      	movs	r3, #0
 8007284:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8007286:	687b      	ldr	r3, [r7, #4]
 8007288:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800728c:	2b01      	cmp	r3, #1
 800728e:	d101      	bne.n	8007294 <HAL_TIM_ConfigClockSource+0x1c>
 8007290:	2302      	movs	r3, #2
 8007292:	e0b6      	b.n	8007402 <HAL_TIM_ConfigClockSource+0x18a>
 8007294:	687b      	ldr	r3, [r7, #4]
 8007296:	2201      	movs	r2, #1
 8007298:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800729c:	687b      	ldr	r3, [r7, #4]
 800729e:	2202      	movs	r2, #2
 80072a0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80072a4:	687b      	ldr	r3, [r7, #4]
 80072a6:	681b      	ldr	r3, [r3, #0]
 80072a8:	689b      	ldr	r3, [r3, #8]
 80072aa:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80072ac:	68bb      	ldr	r3, [r7, #8]
 80072ae:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80072b2:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80072b6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80072b8:	68bb      	ldr	r3, [r7, #8]
 80072ba:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80072be:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80072c0:	687b      	ldr	r3, [r7, #4]
 80072c2:	681b      	ldr	r3, [r3, #0]
 80072c4:	68ba      	ldr	r2, [r7, #8]
 80072c6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80072c8:	683b      	ldr	r3, [r7, #0]
 80072ca:	681b      	ldr	r3, [r3, #0]
 80072cc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80072d0:	d03e      	beq.n	8007350 <HAL_TIM_ConfigClockSource+0xd8>
 80072d2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80072d6:	f200 8087 	bhi.w	80073e8 <HAL_TIM_ConfigClockSource+0x170>
 80072da:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80072de:	f000 8086 	beq.w	80073ee <HAL_TIM_ConfigClockSource+0x176>
 80072e2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80072e6:	d87f      	bhi.n	80073e8 <HAL_TIM_ConfigClockSource+0x170>
 80072e8:	2b70      	cmp	r3, #112	@ 0x70
 80072ea:	d01a      	beq.n	8007322 <HAL_TIM_ConfigClockSource+0xaa>
 80072ec:	2b70      	cmp	r3, #112	@ 0x70
 80072ee:	d87b      	bhi.n	80073e8 <HAL_TIM_ConfigClockSource+0x170>
 80072f0:	2b60      	cmp	r3, #96	@ 0x60
 80072f2:	d050      	beq.n	8007396 <HAL_TIM_ConfigClockSource+0x11e>
 80072f4:	2b60      	cmp	r3, #96	@ 0x60
 80072f6:	d877      	bhi.n	80073e8 <HAL_TIM_ConfigClockSource+0x170>
 80072f8:	2b50      	cmp	r3, #80	@ 0x50
 80072fa:	d03c      	beq.n	8007376 <HAL_TIM_ConfigClockSource+0xfe>
 80072fc:	2b50      	cmp	r3, #80	@ 0x50
 80072fe:	d873      	bhi.n	80073e8 <HAL_TIM_ConfigClockSource+0x170>
 8007300:	2b40      	cmp	r3, #64	@ 0x40
 8007302:	d058      	beq.n	80073b6 <HAL_TIM_ConfigClockSource+0x13e>
 8007304:	2b40      	cmp	r3, #64	@ 0x40
 8007306:	d86f      	bhi.n	80073e8 <HAL_TIM_ConfigClockSource+0x170>
 8007308:	2b30      	cmp	r3, #48	@ 0x30
 800730a:	d064      	beq.n	80073d6 <HAL_TIM_ConfigClockSource+0x15e>
 800730c:	2b30      	cmp	r3, #48	@ 0x30
 800730e:	d86b      	bhi.n	80073e8 <HAL_TIM_ConfigClockSource+0x170>
 8007310:	2b20      	cmp	r3, #32
 8007312:	d060      	beq.n	80073d6 <HAL_TIM_ConfigClockSource+0x15e>
 8007314:	2b20      	cmp	r3, #32
 8007316:	d867      	bhi.n	80073e8 <HAL_TIM_ConfigClockSource+0x170>
 8007318:	2b00      	cmp	r3, #0
 800731a:	d05c      	beq.n	80073d6 <HAL_TIM_ConfigClockSource+0x15e>
 800731c:	2b10      	cmp	r3, #16
 800731e:	d05a      	beq.n	80073d6 <HAL_TIM_ConfigClockSource+0x15e>
 8007320:	e062      	b.n	80073e8 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007322:	687b      	ldr	r3, [r7, #4]
 8007324:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8007326:	683b      	ldr	r3, [r7, #0]
 8007328:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800732a:	683b      	ldr	r3, [r7, #0]
 800732c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800732e:	683b      	ldr	r3, [r7, #0]
 8007330:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8007332:	f000 f9a7 	bl	8007684 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8007336:	687b      	ldr	r3, [r7, #4]
 8007338:	681b      	ldr	r3, [r3, #0]
 800733a:	689b      	ldr	r3, [r3, #8]
 800733c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800733e:	68bb      	ldr	r3, [r7, #8]
 8007340:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8007344:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8007346:	687b      	ldr	r3, [r7, #4]
 8007348:	681b      	ldr	r3, [r3, #0]
 800734a:	68ba      	ldr	r2, [r7, #8]
 800734c:	609a      	str	r2, [r3, #8]
      break;
 800734e:	e04f      	b.n	80073f0 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007350:	687b      	ldr	r3, [r7, #4]
 8007352:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8007354:	683b      	ldr	r3, [r7, #0]
 8007356:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8007358:	683b      	ldr	r3, [r7, #0]
 800735a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800735c:	683b      	ldr	r3, [r7, #0]
 800735e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8007360:	f000 f990 	bl	8007684 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8007364:	687b      	ldr	r3, [r7, #4]
 8007366:	681b      	ldr	r3, [r3, #0]
 8007368:	689a      	ldr	r2, [r3, #8]
 800736a:	687b      	ldr	r3, [r7, #4]
 800736c:	681b      	ldr	r3, [r3, #0]
 800736e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8007372:	609a      	str	r2, [r3, #8]
      break;
 8007374:	e03c      	b.n	80073f0 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8007376:	687b      	ldr	r3, [r7, #4]
 8007378:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800737a:	683b      	ldr	r3, [r7, #0]
 800737c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800737e:	683b      	ldr	r3, [r7, #0]
 8007380:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007382:	461a      	mov	r2, r3
 8007384:	f000 f904 	bl	8007590 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8007388:	687b      	ldr	r3, [r7, #4]
 800738a:	681b      	ldr	r3, [r3, #0]
 800738c:	2150      	movs	r1, #80	@ 0x50
 800738e:	4618      	mov	r0, r3
 8007390:	f000 f95d 	bl	800764e <TIM_ITRx_SetConfig>
      break;
 8007394:	e02c      	b.n	80073f0 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8007396:	687b      	ldr	r3, [r7, #4]
 8007398:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800739a:	683b      	ldr	r3, [r7, #0]
 800739c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800739e:	683b      	ldr	r3, [r7, #0]
 80073a0:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80073a2:	461a      	mov	r2, r3
 80073a4:	f000 f923 	bl	80075ee <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80073a8:	687b      	ldr	r3, [r7, #4]
 80073aa:	681b      	ldr	r3, [r3, #0]
 80073ac:	2160      	movs	r1, #96	@ 0x60
 80073ae:	4618      	mov	r0, r3
 80073b0:	f000 f94d 	bl	800764e <TIM_ITRx_SetConfig>
      break;
 80073b4:	e01c      	b.n	80073f0 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80073b6:	687b      	ldr	r3, [r7, #4]
 80073b8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80073ba:	683b      	ldr	r3, [r7, #0]
 80073bc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80073be:	683b      	ldr	r3, [r7, #0]
 80073c0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80073c2:	461a      	mov	r2, r3
 80073c4:	f000 f8e4 	bl	8007590 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80073c8:	687b      	ldr	r3, [r7, #4]
 80073ca:	681b      	ldr	r3, [r3, #0]
 80073cc:	2140      	movs	r1, #64	@ 0x40
 80073ce:	4618      	mov	r0, r3
 80073d0:	f000 f93d 	bl	800764e <TIM_ITRx_SetConfig>
      break;
 80073d4:	e00c      	b.n	80073f0 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80073d6:	687b      	ldr	r3, [r7, #4]
 80073d8:	681a      	ldr	r2, [r3, #0]
 80073da:	683b      	ldr	r3, [r7, #0]
 80073dc:	681b      	ldr	r3, [r3, #0]
 80073de:	4619      	mov	r1, r3
 80073e0:	4610      	mov	r0, r2
 80073e2:	f000 f934 	bl	800764e <TIM_ITRx_SetConfig>
      break;
 80073e6:	e003      	b.n	80073f0 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 80073e8:	2301      	movs	r3, #1
 80073ea:	73fb      	strb	r3, [r7, #15]
      break;
 80073ec:	e000      	b.n	80073f0 <HAL_TIM_ConfigClockSource+0x178>
      break;
 80073ee:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80073f0:	687b      	ldr	r3, [r7, #4]
 80073f2:	2201      	movs	r2, #1
 80073f4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80073f8:	687b      	ldr	r3, [r7, #4]
 80073fa:	2200      	movs	r2, #0
 80073fc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8007400:	7bfb      	ldrb	r3, [r7, #15]
}
 8007402:	4618      	mov	r0, r3
 8007404:	3710      	adds	r7, #16
 8007406:	46bd      	mov	sp, r7
 8007408:	bd80      	pop	{r7, pc}

0800740a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800740a:	b480      	push	{r7}
 800740c:	b083      	sub	sp, #12
 800740e:	af00      	add	r7, sp, #0
 8007410:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8007412:	bf00      	nop
 8007414:	370c      	adds	r7, #12
 8007416:	46bd      	mov	sp, r7
 8007418:	f85d 7b04 	ldr.w	r7, [sp], #4
 800741c:	4770      	bx	lr

0800741e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800741e:	b480      	push	{r7}
 8007420:	b083      	sub	sp, #12
 8007422:	af00      	add	r7, sp, #0
 8007424:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8007426:	bf00      	nop
 8007428:	370c      	adds	r7, #12
 800742a:	46bd      	mov	sp, r7
 800742c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007430:	4770      	bx	lr

08007432 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8007432:	b480      	push	{r7}
 8007434:	b083      	sub	sp, #12
 8007436:	af00      	add	r7, sp, #0
 8007438:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800743a:	bf00      	nop
 800743c:	370c      	adds	r7, #12
 800743e:	46bd      	mov	sp, r7
 8007440:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007444:	4770      	bx	lr

08007446 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8007446:	b480      	push	{r7}
 8007448:	b083      	sub	sp, #12
 800744a:	af00      	add	r7, sp, #0
 800744c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800744e:	bf00      	nop
 8007450:	370c      	adds	r7, #12
 8007452:	46bd      	mov	sp, r7
 8007454:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007458:	4770      	bx	lr
	...

0800745c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800745c:	b480      	push	{r7}
 800745e:	b085      	sub	sp, #20
 8007460:	af00      	add	r7, sp, #0
 8007462:	6078      	str	r0, [r7, #4]
 8007464:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007466:	687b      	ldr	r3, [r7, #4]
 8007468:	681b      	ldr	r3, [r3, #0]
 800746a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800746c:	687b      	ldr	r3, [r7, #4]
 800746e:	4a40      	ldr	r2, [pc, #256]	@ (8007570 <TIM_Base_SetConfig+0x114>)
 8007470:	4293      	cmp	r3, r2
 8007472:	d013      	beq.n	800749c <TIM_Base_SetConfig+0x40>
 8007474:	687b      	ldr	r3, [r7, #4]
 8007476:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800747a:	d00f      	beq.n	800749c <TIM_Base_SetConfig+0x40>
 800747c:	687b      	ldr	r3, [r7, #4]
 800747e:	4a3d      	ldr	r2, [pc, #244]	@ (8007574 <TIM_Base_SetConfig+0x118>)
 8007480:	4293      	cmp	r3, r2
 8007482:	d00b      	beq.n	800749c <TIM_Base_SetConfig+0x40>
 8007484:	687b      	ldr	r3, [r7, #4]
 8007486:	4a3c      	ldr	r2, [pc, #240]	@ (8007578 <TIM_Base_SetConfig+0x11c>)
 8007488:	4293      	cmp	r3, r2
 800748a:	d007      	beq.n	800749c <TIM_Base_SetConfig+0x40>
 800748c:	687b      	ldr	r3, [r7, #4]
 800748e:	4a3b      	ldr	r2, [pc, #236]	@ (800757c <TIM_Base_SetConfig+0x120>)
 8007490:	4293      	cmp	r3, r2
 8007492:	d003      	beq.n	800749c <TIM_Base_SetConfig+0x40>
 8007494:	687b      	ldr	r3, [r7, #4]
 8007496:	4a3a      	ldr	r2, [pc, #232]	@ (8007580 <TIM_Base_SetConfig+0x124>)
 8007498:	4293      	cmp	r3, r2
 800749a:	d108      	bne.n	80074ae <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800749c:	68fb      	ldr	r3, [r7, #12]
 800749e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80074a2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80074a4:	683b      	ldr	r3, [r7, #0]
 80074a6:	685b      	ldr	r3, [r3, #4]
 80074a8:	68fa      	ldr	r2, [r7, #12]
 80074aa:	4313      	orrs	r3, r2
 80074ac:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80074ae:	687b      	ldr	r3, [r7, #4]
 80074b0:	4a2f      	ldr	r2, [pc, #188]	@ (8007570 <TIM_Base_SetConfig+0x114>)
 80074b2:	4293      	cmp	r3, r2
 80074b4:	d01f      	beq.n	80074f6 <TIM_Base_SetConfig+0x9a>
 80074b6:	687b      	ldr	r3, [r7, #4]
 80074b8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80074bc:	d01b      	beq.n	80074f6 <TIM_Base_SetConfig+0x9a>
 80074be:	687b      	ldr	r3, [r7, #4]
 80074c0:	4a2c      	ldr	r2, [pc, #176]	@ (8007574 <TIM_Base_SetConfig+0x118>)
 80074c2:	4293      	cmp	r3, r2
 80074c4:	d017      	beq.n	80074f6 <TIM_Base_SetConfig+0x9a>
 80074c6:	687b      	ldr	r3, [r7, #4]
 80074c8:	4a2b      	ldr	r2, [pc, #172]	@ (8007578 <TIM_Base_SetConfig+0x11c>)
 80074ca:	4293      	cmp	r3, r2
 80074cc:	d013      	beq.n	80074f6 <TIM_Base_SetConfig+0x9a>
 80074ce:	687b      	ldr	r3, [r7, #4]
 80074d0:	4a2a      	ldr	r2, [pc, #168]	@ (800757c <TIM_Base_SetConfig+0x120>)
 80074d2:	4293      	cmp	r3, r2
 80074d4:	d00f      	beq.n	80074f6 <TIM_Base_SetConfig+0x9a>
 80074d6:	687b      	ldr	r3, [r7, #4]
 80074d8:	4a29      	ldr	r2, [pc, #164]	@ (8007580 <TIM_Base_SetConfig+0x124>)
 80074da:	4293      	cmp	r3, r2
 80074dc:	d00b      	beq.n	80074f6 <TIM_Base_SetConfig+0x9a>
 80074de:	687b      	ldr	r3, [r7, #4]
 80074e0:	4a28      	ldr	r2, [pc, #160]	@ (8007584 <TIM_Base_SetConfig+0x128>)
 80074e2:	4293      	cmp	r3, r2
 80074e4:	d007      	beq.n	80074f6 <TIM_Base_SetConfig+0x9a>
 80074e6:	687b      	ldr	r3, [r7, #4]
 80074e8:	4a27      	ldr	r2, [pc, #156]	@ (8007588 <TIM_Base_SetConfig+0x12c>)
 80074ea:	4293      	cmp	r3, r2
 80074ec:	d003      	beq.n	80074f6 <TIM_Base_SetConfig+0x9a>
 80074ee:	687b      	ldr	r3, [r7, #4]
 80074f0:	4a26      	ldr	r2, [pc, #152]	@ (800758c <TIM_Base_SetConfig+0x130>)
 80074f2:	4293      	cmp	r3, r2
 80074f4:	d108      	bne.n	8007508 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80074f6:	68fb      	ldr	r3, [r7, #12]
 80074f8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80074fc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80074fe:	683b      	ldr	r3, [r7, #0]
 8007500:	68db      	ldr	r3, [r3, #12]
 8007502:	68fa      	ldr	r2, [r7, #12]
 8007504:	4313      	orrs	r3, r2
 8007506:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007508:	68fb      	ldr	r3, [r7, #12]
 800750a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800750e:	683b      	ldr	r3, [r7, #0]
 8007510:	695b      	ldr	r3, [r3, #20]
 8007512:	4313      	orrs	r3, r2
 8007514:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8007516:	687b      	ldr	r3, [r7, #4]
 8007518:	68fa      	ldr	r2, [r7, #12]
 800751a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800751c:	683b      	ldr	r3, [r7, #0]
 800751e:	689a      	ldr	r2, [r3, #8]
 8007520:	687b      	ldr	r3, [r7, #4]
 8007522:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007524:	683b      	ldr	r3, [r7, #0]
 8007526:	681a      	ldr	r2, [r3, #0]
 8007528:	687b      	ldr	r3, [r7, #4]
 800752a:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800752c:	687b      	ldr	r3, [r7, #4]
 800752e:	4a10      	ldr	r2, [pc, #64]	@ (8007570 <TIM_Base_SetConfig+0x114>)
 8007530:	4293      	cmp	r3, r2
 8007532:	d00f      	beq.n	8007554 <TIM_Base_SetConfig+0xf8>
 8007534:	687b      	ldr	r3, [r7, #4]
 8007536:	4a12      	ldr	r2, [pc, #72]	@ (8007580 <TIM_Base_SetConfig+0x124>)
 8007538:	4293      	cmp	r3, r2
 800753a:	d00b      	beq.n	8007554 <TIM_Base_SetConfig+0xf8>
 800753c:	687b      	ldr	r3, [r7, #4]
 800753e:	4a11      	ldr	r2, [pc, #68]	@ (8007584 <TIM_Base_SetConfig+0x128>)
 8007540:	4293      	cmp	r3, r2
 8007542:	d007      	beq.n	8007554 <TIM_Base_SetConfig+0xf8>
 8007544:	687b      	ldr	r3, [r7, #4]
 8007546:	4a10      	ldr	r2, [pc, #64]	@ (8007588 <TIM_Base_SetConfig+0x12c>)
 8007548:	4293      	cmp	r3, r2
 800754a:	d003      	beq.n	8007554 <TIM_Base_SetConfig+0xf8>
 800754c:	687b      	ldr	r3, [r7, #4]
 800754e:	4a0f      	ldr	r2, [pc, #60]	@ (800758c <TIM_Base_SetConfig+0x130>)
 8007550:	4293      	cmp	r3, r2
 8007552:	d103      	bne.n	800755c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007554:	683b      	ldr	r3, [r7, #0]
 8007556:	691a      	ldr	r2, [r3, #16]
 8007558:	687b      	ldr	r3, [r7, #4]
 800755a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800755c:	687b      	ldr	r3, [r7, #4]
 800755e:	2201      	movs	r2, #1
 8007560:	615a      	str	r2, [r3, #20]
}
 8007562:	bf00      	nop
 8007564:	3714      	adds	r7, #20
 8007566:	46bd      	mov	sp, r7
 8007568:	f85d 7b04 	ldr.w	r7, [sp], #4
 800756c:	4770      	bx	lr
 800756e:	bf00      	nop
 8007570:	40012c00 	.word	0x40012c00
 8007574:	40000400 	.word	0x40000400
 8007578:	40000800 	.word	0x40000800
 800757c:	40000c00 	.word	0x40000c00
 8007580:	40013400 	.word	0x40013400
 8007584:	40014000 	.word	0x40014000
 8007588:	40014400 	.word	0x40014400
 800758c:	40014800 	.word	0x40014800

08007590 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007590:	b480      	push	{r7}
 8007592:	b087      	sub	sp, #28
 8007594:	af00      	add	r7, sp, #0
 8007596:	60f8      	str	r0, [r7, #12]
 8007598:	60b9      	str	r1, [r7, #8]
 800759a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800759c:	68fb      	ldr	r3, [r7, #12]
 800759e:	6a1b      	ldr	r3, [r3, #32]
 80075a0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80075a2:	68fb      	ldr	r3, [r7, #12]
 80075a4:	6a1b      	ldr	r3, [r3, #32]
 80075a6:	f023 0201 	bic.w	r2, r3, #1
 80075aa:	68fb      	ldr	r3, [r7, #12]
 80075ac:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80075ae:	68fb      	ldr	r3, [r7, #12]
 80075b0:	699b      	ldr	r3, [r3, #24]
 80075b2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80075b4:	693b      	ldr	r3, [r7, #16]
 80075b6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80075ba:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80075bc:	687b      	ldr	r3, [r7, #4]
 80075be:	011b      	lsls	r3, r3, #4
 80075c0:	693a      	ldr	r2, [r7, #16]
 80075c2:	4313      	orrs	r3, r2
 80075c4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80075c6:	697b      	ldr	r3, [r7, #20]
 80075c8:	f023 030a 	bic.w	r3, r3, #10
 80075cc:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80075ce:	697a      	ldr	r2, [r7, #20]
 80075d0:	68bb      	ldr	r3, [r7, #8]
 80075d2:	4313      	orrs	r3, r2
 80075d4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80075d6:	68fb      	ldr	r3, [r7, #12]
 80075d8:	693a      	ldr	r2, [r7, #16]
 80075da:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80075dc:	68fb      	ldr	r3, [r7, #12]
 80075de:	697a      	ldr	r2, [r7, #20]
 80075e0:	621a      	str	r2, [r3, #32]
}
 80075e2:	bf00      	nop
 80075e4:	371c      	adds	r7, #28
 80075e6:	46bd      	mov	sp, r7
 80075e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075ec:	4770      	bx	lr

080075ee <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80075ee:	b480      	push	{r7}
 80075f0:	b087      	sub	sp, #28
 80075f2:	af00      	add	r7, sp, #0
 80075f4:	60f8      	str	r0, [r7, #12]
 80075f6:	60b9      	str	r1, [r7, #8]
 80075f8:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80075fa:	68fb      	ldr	r3, [r7, #12]
 80075fc:	6a1b      	ldr	r3, [r3, #32]
 80075fe:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007600:	68fb      	ldr	r3, [r7, #12]
 8007602:	6a1b      	ldr	r3, [r3, #32]
 8007604:	f023 0210 	bic.w	r2, r3, #16
 8007608:	68fb      	ldr	r3, [r7, #12]
 800760a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800760c:	68fb      	ldr	r3, [r7, #12]
 800760e:	699b      	ldr	r3, [r3, #24]
 8007610:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007612:	693b      	ldr	r3, [r7, #16]
 8007614:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8007618:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800761a:	687b      	ldr	r3, [r7, #4]
 800761c:	031b      	lsls	r3, r3, #12
 800761e:	693a      	ldr	r2, [r7, #16]
 8007620:	4313      	orrs	r3, r2
 8007622:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007624:	697b      	ldr	r3, [r7, #20]
 8007626:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800762a:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800762c:	68bb      	ldr	r3, [r7, #8]
 800762e:	011b      	lsls	r3, r3, #4
 8007630:	697a      	ldr	r2, [r7, #20]
 8007632:	4313      	orrs	r3, r2
 8007634:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007636:	68fb      	ldr	r3, [r7, #12]
 8007638:	693a      	ldr	r2, [r7, #16]
 800763a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800763c:	68fb      	ldr	r3, [r7, #12]
 800763e:	697a      	ldr	r2, [r7, #20]
 8007640:	621a      	str	r2, [r3, #32]
}
 8007642:	bf00      	nop
 8007644:	371c      	adds	r7, #28
 8007646:	46bd      	mov	sp, r7
 8007648:	f85d 7b04 	ldr.w	r7, [sp], #4
 800764c:	4770      	bx	lr

0800764e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800764e:	b480      	push	{r7}
 8007650:	b085      	sub	sp, #20
 8007652:	af00      	add	r7, sp, #0
 8007654:	6078      	str	r0, [r7, #4]
 8007656:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8007658:	687b      	ldr	r3, [r7, #4]
 800765a:	689b      	ldr	r3, [r3, #8]
 800765c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800765e:	68fb      	ldr	r3, [r7, #12]
 8007660:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007664:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8007666:	683a      	ldr	r2, [r7, #0]
 8007668:	68fb      	ldr	r3, [r7, #12]
 800766a:	4313      	orrs	r3, r2
 800766c:	f043 0307 	orr.w	r3, r3, #7
 8007670:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007672:	687b      	ldr	r3, [r7, #4]
 8007674:	68fa      	ldr	r2, [r7, #12]
 8007676:	609a      	str	r2, [r3, #8]
}
 8007678:	bf00      	nop
 800767a:	3714      	adds	r7, #20
 800767c:	46bd      	mov	sp, r7
 800767e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007682:	4770      	bx	lr

08007684 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007684:	b480      	push	{r7}
 8007686:	b087      	sub	sp, #28
 8007688:	af00      	add	r7, sp, #0
 800768a:	60f8      	str	r0, [r7, #12]
 800768c:	60b9      	str	r1, [r7, #8]
 800768e:	607a      	str	r2, [r7, #4]
 8007690:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8007692:	68fb      	ldr	r3, [r7, #12]
 8007694:	689b      	ldr	r3, [r3, #8]
 8007696:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007698:	697b      	ldr	r3, [r7, #20]
 800769a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800769e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80076a0:	683b      	ldr	r3, [r7, #0]
 80076a2:	021a      	lsls	r2, r3, #8
 80076a4:	687b      	ldr	r3, [r7, #4]
 80076a6:	431a      	orrs	r2, r3
 80076a8:	68bb      	ldr	r3, [r7, #8]
 80076aa:	4313      	orrs	r3, r2
 80076ac:	697a      	ldr	r2, [r7, #20]
 80076ae:	4313      	orrs	r3, r2
 80076b0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80076b2:	68fb      	ldr	r3, [r7, #12]
 80076b4:	697a      	ldr	r2, [r7, #20]
 80076b6:	609a      	str	r2, [r3, #8]
}
 80076b8:	bf00      	nop
 80076ba:	371c      	adds	r7, #28
 80076bc:	46bd      	mov	sp, r7
 80076be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076c2:	4770      	bx	lr

080076c4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80076c4:	b480      	push	{r7}
 80076c6:	b085      	sub	sp, #20
 80076c8:	af00      	add	r7, sp, #0
 80076ca:	6078      	str	r0, [r7, #4]
 80076cc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80076ce:	687b      	ldr	r3, [r7, #4]
 80076d0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80076d4:	2b01      	cmp	r3, #1
 80076d6:	d101      	bne.n	80076dc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80076d8:	2302      	movs	r3, #2
 80076da:	e068      	b.n	80077ae <HAL_TIMEx_MasterConfigSynchronization+0xea>
 80076dc:	687b      	ldr	r3, [r7, #4]
 80076de:	2201      	movs	r2, #1
 80076e0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80076e4:	687b      	ldr	r3, [r7, #4]
 80076e6:	2202      	movs	r2, #2
 80076e8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80076ec:	687b      	ldr	r3, [r7, #4]
 80076ee:	681b      	ldr	r3, [r3, #0]
 80076f0:	685b      	ldr	r3, [r3, #4]
 80076f2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80076f4:	687b      	ldr	r3, [r7, #4]
 80076f6:	681b      	ldr	r3, [r3, #0]
 80076f8:	689b      	ldr	r3, [r3, #8]
 80076fa:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80076fc:	687b      	ldr	r3, [r7, #4]
 80076fe:	681b      	ldr	r3, [r3, #0]
 8007700:	4a2e      	ldr	r2, [pc, #184]	@ (80077bc <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8007702:	4293      	cmp	r3, r2
 8007704:	d004      	beq.n	8007710 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8007706:	687b      	ldr	r3, [r7, #4]
 8007708:	681b      	ldr	r3, [r3, #0]
 800770a:	4a2d      	ldr	r2, [pc, #180]	@ (80077c0 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 800770c:	4293      	cmp	r3, r2
 800770e:	d108      	bne.n	8007722 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8007710:	68fb      	ldr	r3, [r7, #12]
 8007712:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8007716:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8007718:	683b      	ldr	r3, [r7, #0]
 800771a:	685b      	ldr	r3, [r3, #4]
 800771c:	68fa      	ldr	r2, [r7, #12]
 800771e:	4313      	orrs	r3, r2
 8007720:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007722:	68fb      	ldr	r3, [r7, #12]
 8007724:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007728:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800772a:	683b      	ldr	r3, [r7, #0]
 800772c:	681b      	ldr	r3, [r3, #0]
 800772e:	68fa      	ldr	r2, [r7, #12]
 8007730:	4313      	orrs	r3, r2
 8007732:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007734:	687b      	ldr	r3, [r7, #4]
 8007736:	681b      	ldr	r3, [r3, #0]
 8007738:	68fa      	ldr	r2, [r7, #12]
 800773a:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800773c:	687b      	ldr	r3, [r7, #4]
 800773e:	681b      	ldr	r3, [r3, #0]
 8007740:	4a1e      	ldr	r2, [pc, #120]	@ (80077bc <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8007742:	4293      	cmp	r3, r2
 8007744:	d01d      	beq.n	8007782 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8007746:	687b      	ldr	r3, [r7, #4]
 8007748:	681b      	ldr	r3, [r3, #0]
 800774a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800774e:	d018      	beq.n	8007782 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8007750:	687b      	ldr	r3, [r7, #4]
 8007752:	681b      	ldr	r3, [r3, #0]
 8007754:	4a1b      	ldr	r2, [pc, #108]	@ (80077c4 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8007756:	4293      	cmp	r3, r2
 8007758:	d013      	beq.n	8007782 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800775a:	687b      	ldr	r3, [r7, #4]
 800775c:	681b      	ldr	r3, [r3, #0]
 800775e:	4a1a      	ldr	r2, [pc, #104]	@ (80077c8 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8007760:	4293      	cmp	r3, r2
 8007762:	d00e      	beq.n	8007782 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8007764:	687b      	ldr	r3, [r7, #4]
 8007766:	681b      	ldr	r3, [r3, #0]
 8007768:	4a18      	ldr	r2, [pc, #96]	@ (80077cc <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800776a:	4293      	cmp	r3, r2
 800776c:	d009      	beq.n	8007782 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800776e:	687b      	ldr	r3, [r7, #4]
 8007770:	681b      	ldr	r3, [r3, #0]
 8007772:	4a13      	ldr	r2, [pc, #76]	@ (80077c0 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8007774:	4293      	cmp	r3, r2
 8007776:	d004      	beq.n	8007782 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8007778:	687b      	ldr	r3, [r7, #4]
 800777a:	681b      	ldr	r3, [r3, #0]
 800777c:	4a14      	ldr	r2, [pc, #80]	@ (80077d0 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800777e:	4293      	cmp	r3, r2
 8007780:	d10c      	bne.n	800779c <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007782:	68bb      	ldr	r3, [r7, #8]
 8007784:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007788:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800778a:	683b      	ldr	r3, [r7, #0]
 800778c:	689b      	ldr	r3, [r3, #8]
 800778e:	68ba      	ldr	r2, [r7, #8]
 8007790:	4313      	orrs	r3, r2
 8007792:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007794:	687b      	ldr	r3, [r7, #4]
 8007796:	681b      	ldr	r3, [r3, #0]
 8007798:	68ba      	ldr	r2, [r7, #8]
 800779a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800779c:	687b      	ldr	r3, [r7, #4]
 800779e:	2201      	movs	r2, #1
 80077a0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80077a4:	687b      	ldr	r3, [r7, #4]
 80077a6:	2200      	movs	r2, #0
 80077a8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80077ac:	2300      	movs	r3, #0
}
 80077ae:	4618      	mov	r0, r3
 80077b0:	3714      	adds	r7, #20
 80077b2:	46bd      	mov	sp, r7
 80077b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077b8:	4770      	bx	lr
 80077ba:	bf00      	nop
 80077bc:	40012c00 	.word	0x40012c00
 80077c0:	40013400 	.word	0x40013400
 80077c4:	40000400 	.word	0x40000400
 80077c8:	40000800 	.word	0x40000800
 80077cc:	40000c00 	.word	0x40000c00
 80077d0:	40014000 	.word	0x40014000

080077d4 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80077d4:	b480      	push	{r7}
 80077d6:	b083      	sub	sp, #12
 80077d8:	af00      	add	r7, sp, #0
 80077da:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80077dc:	bf00      	nop
 80077de:	370c      	adds	r7, #12
 80077e0:	46bd      	mov	sp, r7
 80077e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077e6:	4770      	bx	lr

080077e8 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80077e8:	b480      	push	{r7}
 80077ea:	b083      	sub	sp, #12
 80077ec:	af00      	add	r7, sp, #0
 80077ee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80077f0:	bf00      	nop
 80077f2:	370c      	adds	r7, #12
 80077f4:	46bd      	mov	sp, r7
 80077f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077fa:	4770      	bx	lr

080077fc <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80077fc:	b480      	push	{r7}
 80077fe:	b083      	sub	sp, #12
 8007800:	af00      	add	r7, sp, #0
 8007802:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8007804:	bf00      	nop
 8007806:	370c      	adds	r7, #12
 8007808:	46bd      	mov	sp, r7
 800780a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800780e:	4770      	bx	lr

08007810 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007810:	b580      	push	{r7, lr}
 8007812:	b082      	sub	sp, #8
 8007814:	af00      	add	r7, sp, #0
 8007816:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007818:	687b      	ldr	r3, [r7, #4]
 800781a:	2b00      	cmp	r3, #0
 800781c:	d101      	bne.n	8007822 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800781e:	2301      	movs	r3, #1
 8007820:	e042      	b.n	80078a8 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8007822:	687b      	ldr	r3, [r7, #4]
 8007824:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007828:	2b00      	cmp	r3, #0
 800782a:	d106      	bne.n	800783a <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800782c:	687b      	ldr	r3, [r7, #4]
 800782e:	2200      	movs	r2, #0
 8007830:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007834:	6878      	ldr	r0, [r7, #4]
 8007836:	f7fa f8c3 	bl	80019c0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800783a:	687b      	ldr	r3, [r7, #4]
 800783c:	2224      	movs	r2, #36	@ 0x24
 800783e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8007842:	687b      	ldr	r3, [r7, #4]
 8007844:	681b      	ldr	r3, [r3, #0]
 8007846:	681a      	ldr	r2, [r3, #0]
 8007848:	687b      	ldr	r3, [r7, #4]
 800784a:	681b      	ldr	r3, [r3, #0]
 800784c:	f022 0201 	bic.w	r2, r2, #1
 8007850:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8007852:	687b      	ldr	r3, [r7, #4]
 8007854:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007856:	2b00      	cmp	r3, #0
 8007858:	d002      	beq.n	8007860 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800785a:	6878      	ldr	r0, [r7, #4]
 800785c:	f000 ff42 	bl	80086e4 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8007860:	6878      	ldr	r0, [r7, #4]
 8007862:	f000 fc43 	bl	80080ec <UART_SetConfig>
 8007866:	4603      	mov	r3, r0
 8007868:	2b01      	cmp	r3, #1
 800786a:	d101      	bne.n	8007870 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800786c:	2301      	movs	r3, #1
 800786e:	e01b      	b.n	80078a8 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007870:	687b      	ldr	r3, [r7, #4]
 8007872:	681b      	ldr	r3, [r3, #0]
 8007874:	685a      	ldr	r2, [r3, #4]
 8007876:	687b      	ldr	r3, [r7, #4]
 8007878:	681b      	ldr	r3, [r3, #0]
 800787a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800787e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007880:	687b      	ldr	r3, [r7, #4]
 8007882:	681b      	ldr	r3, [r3, #0]
 8007884:	689a      	ldr	r2, [r3, #8]
 8007886:	687b      	ldr	r3, [r7, #4]
 8007888:	681b      	ldr	r3, [r3, #0]
 800788a:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800788e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8007890:	687b      	ldr	r3, [r7, #4]
 8007892:	681b      	ldr	r3, [r3, #0]
 8007894:	681a      	ldr	r2, [r3, #0]
 8007896:	687b      	ldr	r3, [r7, #4]
 8007898:	681b      	ldr	r3, [r3, #0]
 800789a:	f042 0201 	orr.w	r2, r2, #1
 800789e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80078a0:	6878      	ldr	r0, [r7, #4]
 80078a2:	f000 ffc1 	bl	8008828 <UART_CheckIdleState>
 80078a6:	4603      	mov	r3, r0
}
 80078a8:	4618      	mov	r0, r3
 80078aa:	3708      	adds	r7, #8
 80078ac:	46bd      	mov	sp, r7
 80078ae:	bd80      	pop	{r7, pc}

080078b0 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80078b0:	b580      	push	{r7, lr}
 80078b2:	b08a      	sub	sp, #40	@ 0x28
 80078b4:	af02      	add	r7, sp, #8
 80078b6:	60f8      	str	r0, [r7, #12]
 80078b8:	60b9      	str	r1, [r7, #8]
 80078ba:	603b      	str	r3, [r7, #0]
 80078bc:	4613      	mov	r3, r2
 80078be:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80078c0:	68fb      	ldr	r3, [r7, #12]
 80078c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80078c6:	2b20      	cmp	r3, #32
 80078c8:	d17b      	bne.n	80079c2 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 80078ca:	68bb      	ldr	r3, [r7, #8]
 80078cc:	2b00      	cmp	r3, #0
 80078ce:	d002      	beq.n	80078d6 <HAL_UART_Transmit+0x26>
 80078d0:	88fb      	ldrh	r3, [r7, #6]
 80078d2:	2b00      	cmp	r3, #0
 80078d4:	d101      	bne.n	80078da <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 80078d6:	2301      	movs	r3, #1
 80078d8:	e074      	b.n	80079c4 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80078da:	68fb      	ldr	r3, [r7, #12]
 80078dc:	2200      	movs	r2, #0
 80078de:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80078e2:	68fb      	ldr	r3, [r7, #12]
 80078e4:	2221      	movs	r2, #33	@ 0x21
 80078e6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80078ea:	f7fa f9a9 	bl	8001c40 <HAL_GetTick>
 80078ee:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80078f0:	68fb      	ldr	r3, [r7, #12]
 80078f2:	88fa      	ldrh	r2, [r7, #6]
 80078f4:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 80078f8:	68fb      	ldr	r3, [r7, #12]
 80078fa:	88fa      	ldrh	r2, [r7, #6]
 80078fc:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007900:	68fb      	ldr	r3, [r7, #12]
 8007902:	689b      	ldr	r3, [r3, #8]
 8007904:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007908:	d108      	bne.n	800791c <HAL_UART_Transmit+0x6c>
 800790a:	68fb      	ldr	r3, [r7, #12]
 800790c:	691b      	ldr	r3, [r3, #16]
 800790e:	2b00      	cmp	r3, #0
 8007910:	d104      	bne.n	800791c <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8007912:	2300      	movs	r3, #0
 8007914:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8007916:	68bb      	ldr	r3, [r7, #8]
 8007918:	61bb      	str	r3, [r7, #24]
 800791a:	e003      	b.n	8007924 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800791c:	68bb      	ldr	r3, [r7, #8]
 800791e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8007920:	2300      	movs	r3, #0
 8007922:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8007924:	e030      	b.n	8007988 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8007926:	683b      	ldr	r3, [r7, #0]
 8007928:	9300      	str	r3, [sp, #0]
 800792a:	697b      	ldr	r3, [r7, #20]
 800792c:	2200      	movs	r2, #0
 800792e:	2180      	movs	r1, #128	@ 0x80
 8007930:	68f8      	ldr	r0, [r7, #12]
 8007932:	f001 f823 	bl	800897c <UART_WaitOnFlagUntilTimeout>
 8007936:	4603      	mov	r3, r0
 8007938:	2b00      	cmp	r3, #0
 800793a:	d005      	beq.n	8007948 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 800793c:	68fb      	ldr	r3, [r7, #12]
 800793e:	2220      	movs	r2, #32
 8007940:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8007944:	2303      	movs	r3, #3
 8007946:	e03d      	b.n	80079c4 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8007948:	69fb      	ldr	r3, [r7, #28]
 800794a:	2b00      	cmp	r3, #0
 800794c:	d10b      	bne.n	8007966 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800794e:	69bb      	ldr	r3, [r7, #24]
 8007950:	881a      	ldrh	r2, [r3, #0]
 8007952:	68fb      	ldr	r3, [r7, #12]
 8007954:	681b      	ldr	r3, [r3, #0]
 8007956:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800795a:	b292      	uxth	r2, r2
 800795c:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800795e:	69bb      	ldr	r3, [r7, #24]
 8007960:	3302      	adds	r3, #2
 8007962:	61bb      	str	r3, [r7, #24]
 8007964:	e007      	b.n	8007976 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8007966:	69fb      	ldr	r3, [r7, #28]
 8007968:	781a      	ldrb	r2, [r3, #0]
 800796a:	68fb      	ldr	r3, [r7, #12]
 800796c:	681b      	ldr	r3, [r3, #0]
 800796e:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8007970:	69fb      	ldr	r3, [r7, #28]
 8007972:	3301      	adds	r3, #1
 8007974:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8007976:	68fb      	ldr	r3, [r7, #12]
 8007978:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800797c:	b29b      	uxth	r3, r3
 800797e:	3b01      	subs	r3, #1
 8007980:	b29a      	uxth	r2, r3
 8007982:	68fb      	ldr	r3, [r7, #12]
 8007984:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8007988:	68fb      	ldr	r3, [r7, #12]
 800798a:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800798e:	b29b      	uxth	r3, r3
 8007990:	2b00      	cmp	r3, #0
 8007992:	d1c8      	bne.n	8007926 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8007994:	683b      	ldr	r3, [r7, #0]
 8007996:	9300      	str	r3, [sp, #0]
 8007998:	697b      	ldr	r3, [r7, #20]
 800799a:	2200      	movs	r2, #0
 800799c:	2140      	movs	r1, #64	@ 0x40
 800799e:	68f8      	ldr	r0, [r7, #12]
 80079a0:	f000 ffec 	bl	800897c <UART_WaitOnFlagUntilTimeout>
 80079a4:	4603      	mov	r3, r0
 80079a6:	2b00      	cmp	r3, #0
 80079a8:	d005      	beq.n	80079b6 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 80079aa:	68fb      	ldr	r3, [r7, #12]
 80079ac:	2220      	movs	r2, #32
 80079ae:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 80079b2:	2303      	movs	r3, #3
 80079b4:	e006      	b.n	80079c4 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80079b6:	68fb      	ldr	r3, [r7, #12]
 80079b8:	2220      	movs	r2, #32
 80079ba:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 80079be:	2300      	movs	r3, #0
 80079c0:	e000      	b.n	80079c4 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 80079c2:	2302      	movs	r3, #2
  }
}
 80079c4:	4618      	mov	r0, r3
 80079c6:	3720      	adds	r7, #32
 80079c8:	46bd      	mov	sp, r7
 80079ca:	bd80      	pop	{r7, pc}

080079cc <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80079cc:	b580      	push	{r7, lr}
 80079ce:	b08a      	sub	sp, #40	@ 0x28
 80079d0:	af00      	add	r7, sp, #0
 80079d2:	60f8      	str	r0, [r7, #12]
 80079d4:	60b9      	str	r1, [r7, #8]
 80079d6:	4613      	mov	r3, r2
 80079d8:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80079da:	68fb      	ldr	r3, [r7, #12]
 80079dc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80079e0:	2b20      	cmp	r3, #32
 80079e2:	d137      	bne.n	8007a54 <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 80079e4:	68bb      	ldr	r3, [r7, #8]
 80079e6:	2b00      	cmp	r3, #0
 80079e8:	d002      	beq.n	80079f0 <HAL_UART_Receive_IT+0x24>
 80079ea:	88fb      	ldrh	r3, [r7, #6]
 80079ec:	2b00      	cmp	r3, #0
 80079ee:	d101      	bne.n	80079f4 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 80079f0:	2301      	movs	r3, #1
 80079f2:	e030      	b.n	8007a56 <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80079f4:	68fb      	ldr	r3, [r7, #12]
 80079f6:	2200      	movs	r2, #0
 80079f8:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80079fa:	68fb      	ldr	r3, [r7, #12]
 80079fc:	681b      	ldr	r3, [r3, #0]
 80079fe:	4a18      	ldr	r2, [pc, #96]	@ (8007a60 <HAL_UART_Receive_IT+0x94>)
 8007a00:	4293      	cmp	r3, r2
 8007a02:	d01f      	beq.n	8007a44 <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8007a04:	68fb      	ldr	r3, [r7, #12]
 8007a06:	681b      	ldr	r3, [r3, #0]
 8007a08:	685b      	ldr	r3, [r3, #4]
 8007a0a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007a0e:	2b00      	cmp	r3, #0
 8007a10:	d018      	beq.n	8007a44 <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8007a12:	68fb      	ldr	r3, [r7, #12]
 8007a14:	681b      	ldr	r3, [r3, #0]
 8007a16:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a18:	697b      	ldr	r3, [r7, #20]
 8007a1a:	e853 3f00 	ldrex	r3, [r3]
 8007a1e:	613b      	str	r3, [r7, #16]
   return(result);
 8007a20:	693b      	ldr	r3, [r7, #16]
 8007a22:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8007a26:	627b      	str	r3, [r7, #36]	@ 0x24
 8007a28:	68fb      	ldr	r3, [r7, #12]
 8007a2a:	681b      	ldr	r3, [r3, #0]
 8007a2c:	461a      	mov	r2, r3
 8007a2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007a30:	623b      	str	r3, [r7, #32]
 8007a32:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a34:	69f9      	ldr	r1, [r7, #28]
 8007a36:	6a3a      	ldr	r2, [r7, #32]
 8007a38:	e841 2300 	strex	r3, r2, [r1]
 8007a3c:	61bb      	str	r3, [r7, #24]
   return(result);
 8007a3e:	69bb      	ldr	r3, [r7, #24]
 8007a40:	2b00      	cmp	r3, #0
 8007a42:	d1e6      	bne.n	8007a12 <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8007a44:	88fb      	ldrh	r3, [r7, #6]
 8007a46:	461a      	mov	r2, r3
 8007a48:	68b9      	ldr	r1, [r7, #8]
 8007a4a:	68f8      	ldr	r0, [r7, #12]
 8007a4c:	f000 fffe 	bl	8008a4c <UART_Start_Receive_IT>
 8007a50:	4603      	mov	r3, r0
 8007a52:	e000      	b.n	8007a56 <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8007a54:	2302      	movs	r3, #2
  }
}
 8007a56:	4618      	mov	r0, r3
 8007a58:	3728      	adds	r7, #40	@ 0x28
 8007a5a:	46bd      	mov	sp, r7
 8007a5c:	bd80      	pop	{r7, pc}
 8007a5e:	bf00      	nop
 8007a60:	40008000 	.word	0x40008000

08007a64 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8007a64:	b580      	push	{r7, lr}
 8007a66:	b0ba      	sub	sp, #232	@ 0xe8
 8007a68:	af00      	add	r7, sp, #0
 8007a6a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8007a6c:	687b      	ldr	r3, [r7, #4]
 8007a6e:	681b      	ldr	r3, [r3, #0]
 8007a70:	69db      	ldr	r3, [r3, #28]
 8007a72:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8007a76:	687b      	ldr	r3, [r7, #4]
 8007a78:	681b      	ldr	r3, [r3, #0]
 8007a7a:	681b      	ldr	r3, [r3, #0]
 8007a7c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8007a80:	687b      	ldr	r3, [r7, #4]
 8007a82:	681b      	ldr	r3, [r3, #0]
 8007a84:	689b      	ldr	r3, [r3, #8]
 8007a86:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8007a8a:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8007a8e:	f640 030f 	movw	r3, #2063	@ 0x80f
 8007a92:	4013      	ands	r3, r2
 8007a94:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8007a98:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8007a9c:	2b00      	cmp	r3, #0
 8007a9e:	d11b      	bne.n	8007ad8 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8007aa0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007aa4:	f003 0320 	and.w	r3, r3, #32
 8007aa8:	2b00      	cmp	r3, #0
 8007aaa:	d015      	beq.n	8007ad8 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8007aac:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007ab0:	f003 0320 	and.w	r3, r3, #32
 8007ab4:	2b00      	cmp	r3, #0
 8007ab6:	d105      	bne.n	8007ac4 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8007ab8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007abc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007ac0:	2b00      	cmp	r3, #0
 8007ac2:	d009      	beq.n	8007ad8 <HAL_UART_IRQHandler+0x74>
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 8007ac4:	687b      	ldr	r3, [r7, #4]
 8007ac6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007ac8:	2b00      	cmp	r3, #0
 8007aca:	f000 82e3 	beq.w	8008094 <HAL_UART_IRQHandler+0x630>
      {
        huart->RxISR(huart);
 8007ace:	687b      	ldr	r3, [r7, #4]
 8007ad0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007ad2:	6878      	ldr	r0, [r7, #4]
 8007ad4:	4798      	blx	r3
      }
      return;
 8007ad6:	e2dd      	b.n	8008094 <HAL_UART_IRQHandler+0x630>
    }
  }

  /* If some errors occur */
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
 8007ad8:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8007adc:	2b00      	cmp	r3, #0
 8007ade:	f000 8123 	beq.w	8007d28 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8007ae2:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8007ae6:	4b8d      	ldr	r3, [pc, #564]	@ (8007d1c <HAL_UART_IRQHandler+0x2b8>)
 8007ae8:	4013      	ands	r3, r2
 8007aea:	2b00      	cmp	r3, #0
 8007aec:	d106      	bne.n	8007afc <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8007aee:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8007af2:	4b8b      	ldr	r3, [pc, #556]	@ (8007d20 <HAL_UART_IRQHandler+0x2bc>)
 8007af4:	4013      	ands	r3, r2
 8007af6:	2b00      	cmp	r3, #0
 8007af8:	f000 8116 	beq.w	8007d28 <HAL_UART_IRQHandler+0x2c4>
      && (((cr3its & USART_CR3_EIE) != 0U)
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8007afc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007b00:	f003 0301 	and.w	r3, r3, #1
 8007b04:	2b00      	cmp	r3, #0
 8007b06:	d011      	beq.n	8007b2c <HAL_UART_IRQHandler+0xc8>
 8007b08:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007b0c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007b10:	2b00      	cmp	r3, #0
 8007b12:	d00b      	beq.n	8007b2c <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8007b14:	687b      	ldr	r3, [r7, #4]
 8007b16:	681b      	ldr	r3, [r3, #0]
 8007b18:	2201      	movs	r2, #1
 8007b1a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007b1c:	687b      	ldr	r3, [r7, #4]
 8007b1e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007b22:	f043 0201 	orr.w	r2, r3, #1
 8007b26:	687b      	ldr	r3, [r7, #4]
 8007b28:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007b2c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007b30:	f003 0302 	and.w	r3, r3, #2
 8007b34:	2b00      	cmp	r3, #0
 8007b36:	d011      	beq.n	8007b5c <HAL_UART_IRQHandler+0xf8>
 8007b38:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007b3c:	f003 0301 	and.w	r3, r3, #1
 8007b40:	2b00      	cmp	r3, #0
 8007b42:	d00b      	beq.n	8007b5c <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8007b44:	687b      	ldr	r3, [r7, #4]
 8007b46:	681b      	ldr	r3, [r3, #0]
 8007b48:	2202      	movs	r2, #2
 8007b4a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007b4c:	687b      	ldr	r3, [r7, #4]
 8007b4e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007b52:	f043 0204 	orr.w	r2, r3, #4
 8007b56:	687b      	ldr	r3, [r7, #4]
 8007b58:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007b5c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007b60:	f003 0304 	and.w	r3, r3, #4
 8007b64:	2b00      	cmp	r3, #0
 8007b66:	d011      	beq.n	8007b8c <HAL_UART_IRQHandler+0x128>
 8007b68:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007b6c:	f003 0301 	and.w	r3, r3, #1
 8007b70:	2b00      	cmp	r3, #0
 8007b72:	d00b      	beq.n	8007b8c <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8007b74:	687b      	ldr	r3, [r7, #4]
 8007b76:	681b      	ldr	r3, [r3, #0]
 8007b78:	2204      	movs	r2, #4
 8007b7a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8007b7c:	687b      	ldr	r3, [r7, #4]
 8007b7e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007b82:	f043 0202 	orr.w	r2, r3, #2
 8007b86:	687b      	ldr	r3, [r7, #4]
 8007b88:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
 8007b8c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007b90:	f003 0308 	and.w	r3, r3, #8
 8007b94:	2b00      	cmp	r3, #0
 8007b96:	d017      	beq.n	8007bc8 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8007b98:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007b9c:	f003 0320 	and.w	r3, r3, #32
 8007ba0:	2b00      	cmp	r3, #0
 8007ba2:	d105      	bne.n	8007bb0 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8007ba4:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8007ba8:	4b5c      	ldr	r3, [pc, #368]	@ (8007d1c <HAL_UART_IRQHandler+0x2b8>)
 8007baa:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8007bac:	2b00      	cmp	r3, #0
 8007bae:	d00b      	beq.n	8007bc8 <HAL_UART_IRQHandler+0x164>
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
            ((cr3its & USART_CR3_EIE) != 0U)))
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007bb0:	687b      	ldr	r3, [r7, #4]
 8007bb2:	681b      	ldr	r3, [r3, #0]
 8007bb4:	2208      	movs	r2, #8
 8007bb6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8007bb8:	687b      	ldr	r3, [r7, #4]
 8007bba:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007bbe:	f043 0208 	orr.w	r2, r3, #8
 8007bc2:	687b      	ldr	r3, [r7, #4]
 8007bc4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8007bc8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007bcc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007bd0:	2b00      	cmp	r3, #0
 8007bd2:	d012      	beq.n	8007bfa <HAL_UART_IRQHandler+0x196>
 8007bd4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007bd8:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8007bdc:	2b00      	cmp	r3, #0
 8007bde:	d00c      	beq.n	8007bfa <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007be0:	687b      	ldr	r3, [r7, #4]
 8007be2:	681b      	ldr	r3, [r3, #0]
 8007be4:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8007be8:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8007bea:	687b      	ldr	r3, [r7, #4]
 8007bec:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007bf0:	f043 0220 	orr.w	r2, r3, #32
 8007bf4:	687b      	ldr	r3, [r7, #4]
 8007bf6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8007bfa:	687b      	ldr	r3, [r7, #4]
 8007bfc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007c00:	2b00      	cmp	r3, #0
 8007c02:	f000 8249 	beq.w	8008098 <HAL_UART_IRQHandler+0x634>
    {
      /* UART in mode Receiver --------------------------------------------------*/
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8007c06:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007c0a:	f003 0320 	and.w	r3, r3, #32
 8007c0e:	2b00      	cmp	r3, #0
 8007c10:	d013      	beq.n	8007c3a <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8007c12:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007c16:	f003 0320 	and.w	r3, r3, #32
 8007c1a:	2b00      	cmp	r3, #0
 8007c1c:	d105      	bne.n	8007c2a <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8007c1e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007c22:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007c26:	2b00      	cmp	r3, #0
 8007c28:	d007      	beq.n	8007c3a <HAL_UART_IRQHandler+0x1d6>
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 8007c2a:	687b      	ldr	r3, [r7, #4]
 8007c2c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007c2e:	2b00      	cmp	r3, #0
 8007c30:	d003      	beq.n	8007c3a <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 8007c32:	687b      	ldr	r3, [r7, #4]
 8007c34:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007c36:	6878      	ldr	r0, [r7, #4]
 8007c38:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8007c3a:	687b      	ldr	r3, [r7, #4]
 8007c3c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007c40:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8007c44:	687b      	ldr	r3, [r7, #4]
 8007c46:	681b      	ldr	r3, [r3, #0]
 8007c48:	689b      	ldr	r3, [r3, #8]
 8007c4a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007c4e:	2b40      	cmp	r3, #64	@ 0x40
 8007c50:	d005      	beq.n	8007c5e <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8007c52:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8007c56:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8007c5a:	2b00      	cmp	r3, #0
 8007c5c:	d054      	beq.n	8007d08 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8007c5e:	6878      	ldr	r0, [r7, #4]
 8007c60:	f001 f816 	bl	8008c90 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007c64:	687b      	ldr	r3, [r7, #4]
 8007c66:	681b      	ldr	r3, [r3, #0]
 8007c68:	689b      	ldr	r3, [r3, #8]
 8007c6a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007c6e:	2b40      	cmp	r3, #64	@ 0x40
 8007c70:	d146      	bne.n	8007d00 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007c72:	687b      	ldr	r3, [r7, #4]
 8007c74:	681b      	ldr	r3, [r3, #0]
 8007c76:	3308      	adds	r3, #8
 8007c78:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c7c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8007c80:	e853 3f00 	ldrex	r3, [r3]
 8007c84:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8007c88:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8007c8c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007c90:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8007c94:	687b      	ldr	r3, [r7, #4]
 8007c96:	681b      	ldr	r3, [r3, #0]
 8007c98:	3308      	adds	r3, #8
 8007c9a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8007c9e:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8007ca2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ca6:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8007caa:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8007cae:	e841 2300 	strex	r3, r2, [r1]
 8007cb2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8007cb6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8007cba:	2b00      	cmp	r3, #0
 8007cbc:	d1d9      	bne.n	8007c72 <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8007cbe:	687b      	ldr	r3, [r7, #4]
 8007cc0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007cc4:	2b00      	cmp	r3, #0
 8007cc6:	d017      	beq.n	8007cf8 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8007cc8:	687b      	ldr	r3, [r7, #4]
 8007cca:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007cce:	4a15      	ldr	r2, [pc, #84]	@ (8007d24 <HAL_UART_IRQHandler+0x2c0>)
 8007cd0:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8007cd2:	687b      	ldr	r3, [r7, #4]
 8007cd4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007cd8:	4618      	mov	r0, r3
 8007cda:	f7fb fe4c 	bl	8003976 <HAL_DMA_Abort_IT>
 8007cde:	4603      	mov	r3, r0
 8007ce0:	2b00      	cmp	r3, #0
 8007ce2:	d019      	beq.n	8007d18 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8007ce4:	687b      	ldr	r3, [r7, #4]
 8007ce6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007cea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007cec:	687a      	ldr	r2, [r7, #4]
 8007cee:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 8007cf2:	4610      	mov	r0, r2
 8007cf4:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007cf6:	e00f      	b.n	8007d18 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8007cf8:	6878      	ldr	r0, [r7, #4]
 8007cfa:	f000 f9e1 	bl	80080c0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007cfe:	e00b      	b.n	8007d18 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8007d00:	6878      	ldr	r0, [r7, #4]
 8007d02:	f000 f9dd 	bl	80080c0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007d06:	e007      	b.n	8007d18 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8007d08:	6878      	ldr	r0, [r7, #4]
 8007d0a:	f000 f9d9 	bl	80080c0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007d0e:	687b      	ldr	r3, [r7, #4]
 8007d10:	2200      	movs	r2, #0
 8007d12:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 8007d16:	e1bf      	b.n	8008098 <HAL_UART_IRQHandler+0x634>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007d18:	bf00      	nop
    return;
 8007d1a:	e1bd      	b.n	8008098 <HAL_UART_IRQHandler+0x634>
 8007d1c:	10000001 	.word	0x10000001
 8007d20:	04000120 	.word	0x04000120
 8007d24:	08008d5d 	.word	0x08008d5d

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007d28:	687b      	ldr	r3, [r7, #4]
 8007d2a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007d2c:	2b01      	cmp	r3, #1
 8007d2e:	f040 8153 	bne.w	8007fd8 <HAL_UART_IRQHandler+0x574>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8007d32:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007d36:	f003 0310 	and.w	r3, r3, #16
 8007d3a:	2b00      	cmp	r3, #0
 8007d3c:	f000 814c 	beq.w	8007fd8 <HAL_UART_IRQHandler+0x574>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8007d40:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007d44:	f003 0310 	and.w	r3, r3, #16
 8007d48:	2b00      	cmp	r3, #0
 8007d4a:	f000 8145 	beq.w	8007fd8 <HAL_UART_IRQHandler+0x574>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007d4e:	687b      	ldr	r3, [r7, #4]
 8007d50:	681b      	ldr	r3, [r3, #0]
 8007d52:	2210      	movs	r2, #16
 8007d54:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007d56:	687b      	ldr	r3, [r7, #4]
 8007d58:	681b      	ldr	r3, [r3, #0]
 8007d5a:	689b      	ldr	r3, [r3, #8]
 8007d5c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007d60:	2b40      	cmp	r3, #64	@ 0x40
 8007d62:	f040 80bb 	bne.w	8007edc <HAL_UART_IRQHandler+0x478>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8007d66:	687b      	ldr	r3, [r7, #4]
 8007d68:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007d6c:	681b      	ldr	r3, [r3, #0]
 8007d6e:	685b      	ldr	r3, [r3, #4]
 8007d70:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8007d74:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8007d78:	2b00      	cmp	r3, #0
 8007d7a:	f000 818f 	beq.w	800809c <HAL_UART_IRQHandler+0x638>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8007d7e:	687b      	ldr	r3, [r7, #4]
 8007d80:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8007d84:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8007d88:	429a      	cmp	r2, r3
 8007d8a:	f080 8187 	bcs.w	800809c <HAL_UART_IRQHandler+0x638>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8007d8e:	687b      	ldr	r3, [r7, #4]
 8007d90:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8007d94:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8007d98:	687b      	ldr	r3, [r7, #4]
 8007d9a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007d9e:	681b      	ldr	r3, [r3, #0]
 8007da0:	681b      	ldr	r3, [r3, #0]
 8007da2:	f003 0320 	and.w	r3, r3, #32
 8007da6:	2b00      	cmp	r3, #0
 8007da8:	f040 8087 	bne.w	8007eba <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007dac:	687b      	ldr	r3, [r7, #4]
 8007dae:	681b      	ldr	r3, [r3, #0]
 8007db0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007db4:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8007db8:	e853 3f00 	ldrex	r3, [r3]
 8007dbc:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8007dc0:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8007dc4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007dc8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8007dcc:	687b      	ldr	r3, [r7, #4]
 8007dce:	681b      	ldr	r3, [r3, #0]
 8007dd0:	461a      	mov	r2, r3
 8007dd2:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8007dd6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8007dda:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007dde:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8007de2:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8007de6:	e841 2300 	strex	r3, r2, [r1]
 8007dea:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8007dee:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8007df2:	2b00      	cmp	r3, #0
 8007df4:	d1da      	bne.n	8007dac <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007df6:	687b      	ldr	r3, [r7, #4]
 8007df8:	681b      	ldr	r3, [r3, #0]
 8007dfa:	3308      	adds	r3, #8
 8007dfc:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007dfe:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007e00:	e853 3f00 	ldrex	r3, [r3]
 8007e04:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8007e06:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8007e08:	f023 0301 	bic.w	r3, r3, #1
 8007e0c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8007e10:	687b      	ldr	r3, [r7, #4]
 8007e12:	681b      	ldr	r3, [r3, #0]
 8007e14:	3308      	adds	r3, #8
 8007e16:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8007e1a:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8007e1e:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e20:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8007e22:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8007e26:	e841 2300 	strex	r3, r2, [r1]
 8007e2a:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8007e2c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007e2e:	2b00      	cmp	r3, #0
 8007e30:	d1e1      	bne.n	8007df6 <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007e32:	687b      	ldr	r3, [r7, #4]
 8007e34:	681b      	ldr	r3, [r3, #0]
 8007e36:	3308      	adds	r3, #8
 8007e38:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e3a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007e3c:	e853 3f00 	ldrex	r3, [r3]
 8007e40:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8007e42:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007e44:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007e48:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8007e4c:	687b      	ldr	r3, [r7, #4]
 8007e4e:	681b      	ldr	r3, [r3, #0]
 8007e50:	3308      	adds	r3, #8
 8007e52:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8007e56:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8007e58:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e5a:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8007e5c:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8007e5e:	e841 2300 	strex	r3, r2, [r1]
 8007e62:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8007e64:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007e66:	2b00      	cmp	r3, #0
 8007e68:	d1e3      	bne.n	8007e32 <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8007e6a:	687b      	ldr	r3, [r7, #4]
 8007e6c:	2220      	movs	r2, #32
 8007e6e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007e72:	687b      	ldr	r3, [r7, #4]
 8007e74:	2200      	movs	r2, #0
 8007e76:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007e78:	687b      	ldr	r3, [r7, #4]
 8007e7a:	681b      	ldr	r3, [r3, #0]
 8007e7c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e7e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007e80:	e853 3f00 	ldrex	r3, [r3]
 8007e84:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8007e86:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007e88:	f023 0310 	bic.w	r3, r3, #16
 8007e8c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8007e90:	687b      	ldr	r3, [r7, #4]
 8007e92:	681b      	ldr	r3, [r3, #0]
 8007e94:	461a      	mov	r2, r3
 8007e96:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007e9a:	65bb      	str	r3, [r7, #88]	@ 0x58
 8007e9c:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e9e:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8007ea0:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8007ea2:	e841 2300 	strex	r3, r2, [r1]
 8007ea6:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8007ea8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007eaa:	2b00      	cmp	r3, #0
 8007eac:	d1e4      	bne.n	8007e78 <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8007eae:	687b      	ldr	r3, [r7, #4]
 8007eb0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007eb4:	4618      	mov	r0, r3
 8007eb6:	f7fb fd02 	bl	80038be <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007eba:	687b      	ldr	r3, [r7, #4]
 8007ebc:	2202      	movs	r2, #2
 8007ebe:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8007ec0:	687b      	ldr	r3, [r7, #4]
 8007ec2:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8007ec6:	687b      	ldr	r3, [r7, #4]
 8007ec8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8007ecc:	b29b      	uxth	r3, r3
 8007ece:	1ad3      	subs	r3, r2, r3
 8007ed0:	b29b      	uxth	r3, r3
 8007ed2:	4619      	mov	r1, r3
 8007ed4:	6878      	ldr	r0, [r7, #4]
 8007ed6:	f000 f8fd 	bl	80080d4 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8007eda:	e0df      	b.n	800809c <HAL_UART_IRQHandler+0x638>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8007edc:	687b      	ldr	r3, [r7, #4]
 8007ede:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8007ee2:	687b      	ldr	r3, [r7, #4]
 8007ee4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8007ee8:	b29b      	uxth	r3, r3
 8007eea:	1ad3      	subs	r3, r2, r3
 8007eec:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8007ef0:	687b      	ldr	r3, [r7, #4]
 8007ef2:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8007ef6:	b29b      	uxth	r3, r3
 8007ef8:	2b00      	cmp	r3, #0
 8007efa:	f000 80d1 	beq.w	80080a0 <HAL_UART_IRQHandler+0x63c>
          && (nb_rx_data > 0U))
 8007efe:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8007f02:	2b00      	cmp	r3, #0
 8007f04:	f000 80cc 	beq.w	80080a0 <HAL_UART_IRQHandler+0x63c>
      {
#if defined(USART_CR1_FIFOEN)
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007f08:	687b      	ldr	r3, [r7, #4]
 8007f0a:	681b      	ldr	r3, [r3, #0]
 8007f0c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f0e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007f10:	e853 3f00 	ldrex	r3, [r3]
 8007f14:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007f16:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007f18:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007f1c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8007f20:	687b      	ldr	r3, [r7, #4]
 8007f22:	681b      	ldr	r3, [r3, #0]
 8007f24:	461a      	mov	r2, r3
 8007f26:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8007f2a:	647b      	str	r3, [r7, #68]	@ 0x44
 8007f2c:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f2e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007f30:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007f32:	e841 2300 	strex	r3, r2, [r1]
 8007f36:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007f38:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007f3a:	2b00      	cmp	r3, #0
 8007f3c:	d1e4      	bne.n	8007f08 <HAL_UART_IRQHandler+0x4a4>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8007f3e:	687b      	ldr	r3, [r7, #4]
 8007f40:	681b      	ldr	r3, [r3, #0]
 8007f42:	3308      	adds	r3, #8
 8007f44:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007f48:	e853 3f00 	ldrex	r3, [r3]
 8007f4c:	623b      	str	r3, [r7, #32]
   return(result);
 8007f4e:	6a3b      	ldr	r3, [r7, #32]
 8007f50:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007f54:	f023 0301 	bic.w	r3, r3, #1
 8007f58:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8007f5c:	687b      	ldr	r3, [r7, #4]
 8007f5e:	681b      	ldr	r3, [r3, #0]
 8007f60:	3308      	adds	r3, #8
 8007f62:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8007f66:	633a      	str	r2, [r7, #48]	@ 0x30
 8007f68:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f6a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007f6c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007f6e:	e841 2300 	strex	r3, r2, [r1]
 8007f72:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007f74:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007f76:	2b00      	cmp	r3, #0
 8007f78:	d1e1      	bne.n	8007f3e <HAL_UART_IRQHandler+0x4da>
        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8007f7a:	687b      	ldr	r3, [r7, #4]
 8007f7c:	2220      	movs	r2, #32
 8007f7e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007f82:	687b      	ldr	r3, [r7, #4]
 8007f84:	2200      	movs	r2, #0
 8007f86:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8007f88:	687b      	ldr	r3, [r7, #4]
 8007f8a:	2200      	movs	r2, #0
 8007f8c:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007f8e:	687b      	ldr	r3, [r7, #4]
 8007f90:	681b      	ldr	r3, [r3, #0]
 8007f92:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f94:	693b      	ldr	r3, [r7, #16]
 8007f96:	e853 3f00 	ldrex	r3, [r3]
 8007f9a:	60fb      	str	r3, [r7, #12]
   return(result);
 8007f9c:	68fb      	ldr	r3, [r7, #12]
 8007f9e:	f023 0310 	bic.w	r3, r3, #16
 8007fa2:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8007fa6:	687b      	ldr	r3, [r7, #4]
 8007fa8:	681b      	ldr	r3, [r3, #0]
 8007faa:	461a      	mov	r2, r3
 8007fac:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8007fb0:	61fb      	str	r3, [r7, #28]
 8007fb2:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007fb4:	69b9      	ldr	r1, [r7, #24]
 8007fb6:	69fa      	ldr	r2, [r7, #28]
 8007fb8:	e841 2300 	strex	r3, r2, [r1]
 8007fbc:	617b      	str	r3, [r7, #20]
   return(result);
 8007fbe:	697b      	ldr	r3, [r7, #20]
 8007fc0:	2b00      	cmp	r3, #0
 8007fc2:	d1e4      	bne.n	8007f8e <HAL_UART_IRQHandler+0x52a>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007fc4:	687b      	ldr	r3, [r7, #4]
 8007fc6:	2202      	movs	r2, #2
 8007fc8:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8007fca:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8007fce:	4619      	mov	r1, r3
 8007fd0:	6878      	ldr	r0, [r7, #4]
 8007fd2:	f000 f87f 	bl	80080d4 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8007fd6:	e063      	b.n	80080a0 <HAL_UART_IRQHandler+0x63c>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8007fd8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007fdc:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8007fe0:	2b00      	cmp	r3, #0
 8007fe2:	d00e      	beq.n	8008002 <HAL_UART_IRQHandler+0x59e>
 8007fe4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007fe8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007fec:	2b00      	cmp	r3, #0
 8007fee:	d008      	beq.n	8008002 <HAL_UART_IRQHandler+0x59e>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8007ff0:	687b      	ldr	r3, [r7, #4]
 8007ff2:	681b      	ldr	r3, [r3, #0]
 8007ff4:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8007ff8:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8007ffa:	6878      	ldr	r0, [r7, #4]
 8007ffc:	f001 fc14 	bl	8009828 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8008000:	e051      	b.n	80080a6 <HAL_UART_IRQHandler+0x642>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8008002:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008006:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800800a:	2b00      	cmp	r3, #0
 800800c:	d014      	beq.n	8008038 <HAL_UART_IRQHandler+0x5d4>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800800e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008012:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008016:	2b00      	cmp	r3, #0
 8008018:	d105      	bne.n	8008026 <HAL_UART_IRQHandler+0x5c2>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800801a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800801e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008022:	2b00      	cmp	r3, #0
 8008024:	d008      	beq.n	8008038 <HAL_UART_IRQHandler+0x5d4>
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
      && ((cr1its & USART_CR1_TXEIE) != 0U))
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 8008026:	687b      	ldr	r3, [r7, #4]
 8008028:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800802a:	2b00      	cmp	r3, #0
 800802c:	d03a      	beq.n	80080a4 <HAL_UART_IRQHandler+0x640>
    {
      huart->TxISR(huart);
 800802e:	687b      	ldr	r3, [r7, #4]
 8008030:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8008032:	6878      	ldr	r0, [r7, #4]
 8008034:	4798      	blx	r3
    }
    return;
 8008036:	e035      	b.n	80080a4 <HAL_UART_IRQHandler+0x640>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8008038:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800803c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008040:	2b00      	cmp	r3, #0
 8008042:	d009      	beq.n	8008058 <HAL_UART_IRQHandler+0x5f4>
 8008044:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008048:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800804c:	2b00      	cmp	r3, #0
 800804e:	d003      	beq.n	8008058 <HAL_UART_IRQHandler+0x5f4>
  {
    UART_EndTransmit_IT(huart);
 8008050:	6878      	ldr	r0, [r7, #4]
 8008052:	f000 fe99 	bl	8008d88 <UART_EndTransmit_IT>
    return;
 8008056:	e026      	b.n	80080a6 <HAL_UART_IRQHandler+0x642>
  }

#if defined(USART_CR1_FIFOEN)
  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8008058:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800805c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008060:	2b00      	cmp	r3, #0
 8008062:	d009      	beq.n	8008078 <HAL_UART_IRQHandler+0x614>
 8008064:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008068:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800806c:	2b00      	cmp	r3, #0
 800806e:	d003      	beq.n	8008078 <HAL_UART_IRQHandler+0x614>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8008070:	6878      	ldr	r0, [r7, #4]
 8008072:	f001 fbed 	bl	8009850 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8008076:	e016      	b.n	80080a6 <HAL_UART_IRQHandler+0x642>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8008078:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800807c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8008080:	2b00      	cmp	r3, #0
 8008082:	d010      	beq.n	80080a6 <HAL_UART_IRQHandler+0x642>
 8008084:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008088:	2b00      	cmp	r3, #0
 800808a:	da0c      	bge.n	80080a6 <HAL_UART_IRQHandler+0x642>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 800808c:	6878      	ldr	r0, [r7, #4]
 800808e:	f001 fbd5 	bl	800983c <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8008092:	e008      	b.n	80080a6 <HAL_UART_IRQHandler+0x642>
      return;
 8008094:	bf00      	nop
 8008096:	e006      	b.n	80080a6 <HAL_UART_IRQHandler+0x642>
    return;
 8008098:	bf00      	nop
 800809a:	e004      	b.n	80080a6 <HAL_UART_IRQHandler+0x642>
      return;
 800809c:	bf00      	nop
 800809e:	e002      	b.n	80080a6 <HAL_UART_IRQHandler+0x642>
      return;
 80080a0:	bf00      	nop
 80080a2:	e000      	b.n	80080a6 <HAL_UART_IRQHandler+0x642>
    return;
 80080a4:	bf00      	nop
  }
#endif /* USART_CR1_FIFOEN */
}
 80080a6:	37e8      	adds	r7, #232	@ 0xe8
 80080a8:	46bd      	mov	sp, r7
 80080aa:	bd80      	pop	{r7, pc}

080080ac <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80080ac:	b480      	push	{r7}
 80080ae:	b083      	sub	sp, #12
 80080b0:	af00      	add	r7, sp, #0
 80080b2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 80080b4:	bf00      	nop
 80080b6:	370c      	adds	r7, #12
 80080b8:	46bd      	mov	sp, r7
 80080ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080be:	4770      	bx	lr

080080c0 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80080c0:	b480      	push	{r7}
 80080c2:	b083      	sub	sp, #12
 80080c4:	af00      	add	r7, sp, #0
 80080c6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 80080c8:	bf00      	nop
 80080ca:	370c      	adds	r7, #12
 80080cc:	46bd      	mov	sp, r7
 80080ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080d2:	4770      	bx	lr

080080d4 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80080d4:	b480      	push	{r7}
 80080d6:	b083      	sub	sp, #12
 80080d8:	af00      	add	r7, sp, #0
 80080da:	6078      	str	r0, [r7, #4]
 80080dc:	460b      	mov	r3, r1
 80080de:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80080e0:	bf00      	nop
 80080e2:	370c      	adds	r7, #12
 80080e4:	46bd      	mov	sp, r7
 80080e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080ea:	4770      	bx	lr

080080ec <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80080ec:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80080f0:	b08c      	sub	sp, #48	@ 0x30
 80080f2:	af00      	add	r7, sp, #0
 80080f4:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80080f6:	2300      	movs	r3, #0
 80080f8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80080fc:	697b      	ldr	r3, [r7, #20]
 80080fe:	689a      	ldr	r2, [r3, #8]
 8008100:	697b      	ldr	r3, [r7, #20]
 8008102:	691b      	ldr	r3, [r3, #16]
 8008104:	431a      	orrs	r2, r3
 8008106:	697b      	ldr	r3, [r7, #20]
 8008108:	695b      	ldr	r3, [r3, #20]
 800810a:	431a      	orrs	r2, r3
 800810c:	697b      	ldr	r3, [r7, #20]
 800810e:	69db      	ldr	r3, [r3, #28]
 8008110:	4313      	orrs	r3, r2
 8008112:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8008114:	697b      	ldr	r3, [r7, #20]
 8008116:	681b      	ldr	r3, [r3, #0]
 8008118:	681a      	ldr	r2, [r3, #0]
 800811a:	4baa      	ldr	r3, [pc, #680]	@ (80083c4 <UART_SetConfig+0x2d8>)
 800811c:	4013      	ands	r3, r2
 800811e:	697a      	ldr	r2, [r7, #20]
 8008120:	6812      	ldr	r2, [r2, #0]
 8008122:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008124:	430b      	orrs	r3, r1
 8008126:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008128:	697b      	ldr	r3, [r7, #20]
 800812a:	681b      	ldr	r3, [r3, #0]
 800812c:	685b      	ldr	r3, [r3, #4]
 800812e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8008132:	697b      	ldr	r3, [r7, #20]
 8008134:	68da      	ldr	r2, [r3, #12]
 8008136:	697b      	ldr	r3, [r7, #20]
 8008138:	681b      	ldr	r3, [r3, #0]
 800813a:	430a      	orrs	r2, r1
 800813c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800813e:	697b      	ldr	r3, [r7, #20]
 8008140:	699b      	ldr	r3, [r3, #24]
 8008142:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8008144:	697b      	ldr	r3, [r7, #20]
 8008146:	681b      	ldr	r3, [r3, #0]
 8008148:	4a9f      	ldr	r2, [pc, #636]	@ (80083c8 <UART_SetConfig+0x2dc>)
 800814a:	4293      	cmp	r3, r2
 800814c:	d004      	beq.n	8008158 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800814e:	697b      	ldr	r3, [r7, #20]
 8008150:	6a1b      	ldr	r3, [r3, #32]
 8008152:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008154:	4313      	orrs	r3, r2
 8008156:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8008158:	697b      	ldr	r3, [r7, #20]
 800815a:	681b      	ldr	r3, [r3, #0]
 800815c:	689b      	ldr	r3, [r3, #8]
 800815e:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 8008162:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8008166:	697a      	ldr	r2, [r7, #20]
 8008168:	6812      	ldr	r2, [r2, #0]
 800816a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800816c:	430b      	orrs	r3, r1
 800816e:	6093      	str	r3, [r2, #8]

#if defined(USART_PRESC_PRESCALER)
  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8008170:	697b      	ldr	r3, [r7, #20]
 8008172:	681b      	ldr	r3, [r3, #0]
 8008174:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008176:	f023 010f 	bic.w	r1, r3, #15
 800817a:	697b      	ldr	r3, [r7, #20]
 800817c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800817e:	697b      	ldr	r3, [r7, #20]
 8008180:	681b      	ldr	r3, [r3, #0]
 8008182:	430a      	orrs	r2, r1
 8008184:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8008186:	697b      	ldr	r3, [r7, #20]
 8008188:	681b      	ldr	r3, [r3, #0]
 800818a:	4a90      	ldr	r2, [pc, #576]	@ (80083cc <UART_SetConfig+0x2e0>)
 800818c:	4293      	cmp	r3, r2
 800818e:	d125      	bne.n	80081dc <UART_SetConfig+0xf0>
 8008190:	4b8f      	ldr	r3, [pc, #572]	@ (80083d0 <UART_SetConfig+0x2e4>)
 8008192:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008196:	f003 0303 	and.w	r3, r3, #3
 800819a:	2b03      	cmp	r3, #3
 800819c:	d81a      	bhi.n	80081d4 <UART_SetConfig+0xe8>
 800819e:	a201      	add	r2, pc, #4	@ (adr r2, 80081a4 <UART_SetConfig+0xb8>)
 80081a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80081a4:	080081b5 	.word	0x080081b5
 80081a8:	080081c5 	.word	0x080081c5
 80081ac:	080081bd 	.word	0x080081bd
 80081b0:	080081cd 	.word	0x080081cd
 80081b4:	2301      	movs	r3, #1
 80081b6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80081ba:	e116      	b.n	80083ea <UART_SetConfig+0x2fe>
 80081bc:	2302      	movs	r3, #2
 80081be:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80081c2:	e112      	b.n	80083ea <UART_SetConfig+0x2fe>
 80081c4:	2304      	movs	r3, #4
 80081c6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80081ca:	e10e      	b.n	80083ea <UART_SetConfig+0x2fe>
 80081cc:	2308      	movs	r3, #8
 80081ce:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80081d2:	e10a      	b.n	80083ea <UART_SetConfig+0x2fe>
 80081d4:	2310      	movs	r3, #16
 80081d6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80081da:	e106      	b.n	80083ea <UART_SetConfig+0x2fe>
 80081dc:	697b      	ldr	r3, [r7, #20]
 80081de:	681b      	ldr	r3, [r3, #0]
 80081e0:	4a7c      	ldr	r2, [pc, #496]	@ (80083d4 <UART_SetConfig+0x2e8>)
 80081e2:	4293      	cmp	r3, r2
 80081e4:	d138      	bne.n	8008258 <UART_SetConfig+0x16c>
 80081e6:	4b7a      	ldr	r3, [pc, #488]	@ (80083d0 <UART_SetConfig+0x2e4>)
 80081e8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80081ec:	f003 030c 	and.w	r3, r3, #12
 80081f0:	2b0c      	cmp	r3, #12
 80081f2:	d82d      	bhi.n	8008250 <UART_SetConfig+0x164>
 80081f4:	a201      	add	r2, pc, #4	@ (adr r2, 80081fc <UART_SetConfig+0x110>)
 80081f6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80081fa:	bf00      	nop
 80081fc:	08008231 	.word	0x08008231
 8008200:	08008251 	.word	0x08008251
 8008204:	08008251 	.word	0x08008251
 8008208:	08008251 	.word	0x08008251
 800820c:	08008241 	.word	0x08008241
 8008210:	08008251 	.word	0x08008251
 8008214:	08008251 	.word	0x08008251
 8008218:	08008251 	.word	0x08008251
 800821c:	08008239 	.word	0x08008239
 8008220:	08008251 	.word	0x08008251
 8008224:	08008251 	.word	0x08008251
 8008228:	08008251 	.word	0x08008251
 800822c:	08008249 	.word	0x08008249
 8008230:	2300      	movs	r3, #0
 8008232:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008236:	e0d8      	b.n	80083ea <UART_SetConfig+0x2fe>
 8008238:	2302      	movs	r3, #2
 800823a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800823e:	e0d4      	b.n	80083ea <UART_SetConfig+0x2fe>
 8008240:	2304      	movs	r3, #4
 8008242:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008246:	e0d0      	b.n	80083ea <UART_SetConfig+0x2fe>
 8008248:	2308      	movs	r3, #8
 800824a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800824e:	e0cc      	b.n	80083ea <UART_SetConfig+0x2fe>
 8008250:	2310      	movs	r3, #16
 8008252:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008256:	e0c8      	b.n	80083ea <UART_SetConfig+0x2fe>
 8008258:	697b      	ldr	r3, [r7, #20]
 800825a:	681b      	ldr	r3, [r3, #0]
 800825c:	4a5e      	ldr	r2, [pc, #376]	@ (80083d8 <UART_SetConfig+0x2ec>)
 800825e:	4293      	cmp	r3, r2
 8008260:	d125      	bne.n	80082ae <UART_SetConfig+0x1c2>
 8008262:	4b5b      	ldr	r3, [pc, #364]	@ (80083d0 <UART_SetConfig+0x2e4>)
 8008264:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008268:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800826c:	2b30      	cmp	r3, #48	@ 0x30
 800826e:	d016      	beq.n	800829e <UART_SetConfig+0x1b2>
 8008270:	2b30      	cmp	r3, #48	@ 0x30
 8008272:	d818      	bhi.n	80082a6 <UART_SetConfig+0x1ba>
 8008274:	2b20      	cmp	r3, #32
 8008276:	d00a      	beq.n	800828e <UART_SetConfig+0x1a2>
 8008278:	2b20      	cmp	r3, #32
 800827a:	d814      	bhi.n	80082a6 <UART_SetConfig+0x1ba>
 800827c:	2b00      	cmp	r3, #0
 800827e:	d002      	beq.n	8008286 <UART_SetConfig+0x19a>
 8008280:	2b10      	cmp	r3, #16
 8008282:	d008      	beq.n	8008296 <UART_SetConfig+0x1aa>
 8008284:	e00f      	b.n	80082a6 <UART_SetConfig+0x1ba>
 8008286:	2300      	movs	r3, #0
 8008288:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800828c:	e0ad      	b.n	80083ea <UART_SetConfig+0x2fe>
 800828e:	2302      	movs	r3, #2
 8008290:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008294:	e0a9      	b.n	80083ea <UART_SetConfig+0x2fe>
 8008296:	2304      	movs	r3, #4
 8008298:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800829c:	e0a5      	b.n	80083ea <UART_SetConfig+0x2fe>
 800829e:	2308      	movs	r3, #8
 80082a0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80082a4:	e0a1      	b.n	80083ea <UART_SetConfig+0x2fe>
 80082a6:	2310      	movs	r3, #16
 80082a8:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80082ac:	e09d      	b.n	80083ea <UART_SetConfig+0x2fe>
 80082ae:	697b      	ldr	r3, [r7, #20]
 80082b0:	681b      	ldr	r3, [r3, #0]
 80082b2:	4a4a      	ldr	r2, [pc, #296]	@ (80083dc <UART_SetConfig+0x2f0>)
 80082b4:	4293      	cmp	r3, r2
 80082b6:	d125      	bne.n	8008304 <UART_SetConfig+0x218>
 80082b8:	4b45      	ldr	r3, [pc, #276]	@ (80083d0 <UART_SetConfig+0x2e4>)
 80082ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80082be:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 80082c2:	2bc0      	cmp	r3, #192	@ 0xc0
 80082c4:	d016      	beq.n	80082f4 <UART_SetConfig+0x208>
 80082c6:	2bc0      	cmp	r3, #192	@ 0xc0
 80082c8:	d818      	bhi.n	80082fc <UART_SetConfig+0x210>
 80082ca:	2b80      	cmp	r3, #128	@ 0x80
 80082cc:	d00a      	beq.n	80082e4 <UART_SetConfig+0x1f8>
 80082ce:	2b80      	cmp	r3, #128	@ 0x80
 80082d0:	d814      	bhi.n	80082fc <UART_SetConfig+0x210>
 80082d2:	2b00      	cmp	r3, #0
 80082d4:	d002      	beq.n	80082dc <UART_SetConfig+0x1f0>
 80082d6:	2b40      	cmp	r3, #64	@ 0x40
 80082d8:	d008      	beq.n	80082ec <UART_SetConfig+0x200>
 80082da:	e00f      	b.n	80082fc <UART_SetConfig+0x210>
 80082dc:	2300      	movs	r3, #0
 80082de:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80082e2:	e082      	b.n	80083ea <UART_SetConfig+0x2fe>
 80082e4:	2302      	movs	r3, #2
 80082e6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80082ea:	e07e      	b.n	80083ea <UART_SetConfig+0x2fe>
 80082ec:	2304      	movs	r3, #4
 80082ee:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80082f2:	e07a      	b.n	80083ea <UART_SetConfig+0x2fe>
 80082f4:	2308      	movs	r3, #8
 80082f6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80082fa:	e076      	b.n	80083ea <UART_SetConfig+0x2fe>
 80082fc:	2310      	movs	r3, #16
 80082fe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008302:	e072      	b.n	80083ea <UART_SetConfig+0x2fe>
 8008304:	697b      	ldr	r3, [r7, #20]
 8008306:	681b      	ldr	r3, [r3, #0]
 8008308:	4a35      	ldr	r2, [pc, #212]	@ (80083e0 <UART_SetConfig+0x2f4>)
 800830a:	4293      	cmp	r3, r2
 800830c:	d12a      	bne.n	8008364 <UART_SetConfig+0x278>
 800830e:	4b30      	ldr	r3, [pc, #192]	@ (80083d0 <UART_SetConfig+0x2e4>)
 8008310:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008314:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008318:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800831c:	d01a      	beq.n	8008354 <UART_SetConfig+0x268>
 800831e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8008322:	d81b      	bhi.n	800835c <UART_SetConfig+0x270>
 8008324:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008328:	d00c      	beq.n	8008344 <UART_SetConfig+0x258>
 800832a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800832e:	d815      	bhi.n	800835c <UART_SetConfig+0x270>
 8008330:	2b00      	cmp	r3, #0
 8008332:	d003      	beq.n	800833c <UART_SetConfig+0x250>
 8008334:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008338:	d008      	beq.n	800834c <UART_SetConfig+0x260>
 800833a:	e00f      	b.n	800835c <UART_SetConfig+0x270>
 800833c:	2300      	movs	r3, #0
 800833e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008342:	e052      	b.n	80083ea <UART_SetConfig+0x2fe>
 8008344:	2302      	movs	r3, #2
 8008346:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800834a:	e04e      	b.n	80083ea <UART_SetConfig+0x2fe>
 800834c:	2304      	movs	r3, #4
 800834e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008352:	e04a      	b.n	80083ea <UART_SetConfig+0x2fe>
 8008354:	2308      	movs	r3, #8
 8008356:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800835a:	e046      	b.n	80083ea <UART_SetConfig+0x2fe>
 800835c:	2310      	movs	r3, #16
 800835e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008362:	e042      	b.n	80083ea <UART_SetConfig+0x2fe>
 8008364:	697b      	ldr	r3, [r7, #20]
 8008366:	681b      	ldr	r3, [r3, #0]
 8008368:	4a17      	ldr	r2, [pc, #92]	@ (80083c8 <UART_SetConfig+0x2dc>)
 800836a:	4293      	cmp	r3, r2
 800836c:	d13a      	bne.n	80083e4 <UART_SetConfig+0x2f8>
 800836e:	4b18      	ldr	r3, [pc, #96]	@ (80083d0 <UART_SetConfig+0x2e4>)
 8008370:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008374:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8008378:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800837c:	d01a      	beq.n	80083b4 <UART_SetConfig+0x2c8>
 800837e:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8008382:	d81b      	bhi.n	80083bc <UART_SetConfig+0x2d0>
 8008384:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008388:	d00c      	beq.n	80083a4 <UART_SetConfig+0x2b8>
 800838a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800838e:	d815      	bhi.n	80083bc <UART_SetConfig+0x2d0>
 8008390:	2b00      	cmp	r3, #0
 8008392:	d003      	beq.n	800839c <UART_SetConfig+0x2b0>
 8008394:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008398:	d008      	beq.n	80083ac <UART_SetConfig+0x2c0>
 800839a:	e00f      	b.n	80083bc <UART_SetConfig+0x2d0>
 800839c:	2300      	movs	r3, #0
 800839e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80083a2:	e022      	b.n	80083ea <UART_SetConfig+0x2fe>
 80083a4:	2302      	movs	r3, #2
 80083a6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80083aa:	e01e      	b.n	80083ea <UART_SetConfig+0x2fe>
 80083ac:	2304      	movs	r3, #4
 80083ae:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80083b2:	e01a      	b.n	80083ea <UART_SetConfig+0x2fe>
 80083b4:	2308      	movs	r3, #8
 80083b6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80083ba:	e016      	b.n	80083ea <UART_SetConfig+0x2fe>
 80083bc:	2310      	movs	r3, #16
 80083be:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80083c2:	e012      	b.n	80083ea <UART_SetConfig+0x2fe>
 80083c4:	cfff69f3 	.word	0xcfff69f3
 80083c8:	40008000 	.word	0x40008000
 80083cc:	40013800 	.word	0x40013800
 80083d0:	40021000 	.word	0x40021000
 80083d4:	40004400 	.word	0x40004400
 80083d8:	40004800 	.word	0x40004800
 80083dc:	40004c00 	.word	0x40004c00
 80083e0:	40005000 	.word	0x40005000
 80083e4:	2310      	movs	r3, #16
 80083e6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80083ea:	697b      	ldr	r3, [r7, #20]
 80083ec:	681b      	ldr	r3, [r3, #0]
 80083ee:	4aae      	ldr	r2, [pc, #696]	@ (80086a8 <UART_SetConfig+0x5bc>)
 80083f0:	4293      	cmp	r3, r2
 80083f2:	f040 8097 	bne.w	8008524 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80083f6:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80083fa:	2b08      	cmp	r3, #8
 80083fc:	d823      	bhi.n	8008446 <UART_SetConfig+0x35a>
 80083fe:	a201      	add	r2, pc, #4	@ (adr r2, 8008404 <UART_SetConfig+0x318>)
 8008400:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008404:	08008429 	.word	0x08008429
 8008408:	08008447 	.word	0x08008447
 800840c:	08008431 	.word	0x08008431
 8008410:	08008447 	.word	0x08008447
 8008414:	08008437 	.word	0x08008437
 8008418:	08008447 	.word	0x08008447
 800841c:	08008447 	.word	0x08008447
 8008420:	08008447 	.word	0x08008447
 8008424:	0800843f 	.word	0x0800843f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008428:	f7fd fef0 	bl	800620c <HAL_RCC_GetPCLK1Freq>
 800842c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800842e:	e010      	b.n	8008452 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008430:	4b9e      	ldr	r3, [pc, #632]	@ (80086ac <UART_SetConfig+0x5c0>)
 8008432:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8008434:	e00d      	b.n	8008452 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008436:	f7fd fe51 	bl	80060dc <HAL_RCC_GetSysClockFreq>
 800843a:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800843c:	e009      	b.n	8008452 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800843e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008442:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8008444:	e005      	b.n	8008452 <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 8008446:	2300      	movs	r3, #0
 8008448:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800844a:	2301      	movs	r3, #1
 800844c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8008450:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8008452:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008454:	2b00      	cmp	r3, #0
 8008456:	f000 8130 	beq.w	80086ba <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800845a:	697b      	ldr	r3, [r7, #20]
 800845c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800845e:	4a94      	ldr	r2, [pc, #592]	@ (80086b0 <UART_SetConfig+0x5c4>)
 8008460:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008464:	461a      	mov	r2, r3
 8008466:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008468:	fbb3 f3f2 	udiv	r3, r3, r2
 800846c:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800846e:	697b      	ldr	r3, [r7, #20]
 8008470:	685a      	ldr	r2, [r3, #4]
 8008472:	4613      	mov	r3, r2
 8008474:	005b      	lsls	r3, r3, #1
 8008476:	4413      	add	r3, r2
 8008478:	69ba      	ldr	r2, [r7, #24]
 800847a:	429a      	cmp	r2, r3
 800847c:	d305      	bcc.n	800848a <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800847e:	697b      	ldr	r3, [r7, #20]
 8008480:	685b      	ldr	r3, [r3, #4]
 8008482:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8008484:	69ba      	ldr	r2, [r7, #24]
 8008486:	429a      	cmp	r2, r3
 8008488:	d903      	bls.n	8008492 <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 800848a:	2301      	movs	r3, #1
 800848c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8008490:	e113      	b.n	80086ba <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008492:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008494:	2200      	movs	r2, #0
 8008496:	60bb      	str	r3, [r7, #8]
 8008498:	60fa      	str	r2, [r7, #12]
 800849a:	697b      	ldr	r3, [r7, #20]
 800849c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800849e:	4a84      	ldr	r2, [pc, #528]	@ (80086b0 <UART_SetConfig+0x5c4>)
 80084a0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80084a4:	b29b      	uxth	r3, r3
 80084a6:	2200      	movs	r2, #0
 80084a8:	603b      	str	r3, [r7, #0]
 80084aa:	607a      	str	r2, [r7, #4]
 80084ac:	e9d7 2300 	ldrd	r2, r3, [r7]
 80084b0:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80084b4:	f7f7 fea2 	bl	80001fc <__aeabi_uldivmod>
 80084b8:	4602      	mov	r2, r0
 80084ba:	460b      	mov	r3, r1
 80084bc:	4610      	mov	r0, r2
 80084be:	4619      	mov	r1, r3
 80084c0:	f04f 0200 	mov.w	r2, #0
 80084c4:	f04f 0300 	mov.w	r3, #0
 80084c8:	020b      	lsls	r3, r1, #8
 80084ca:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80084ce:	0202      	lsls	r2, r0, #8
 80084d0:	6979      	ldr	r1, [r7, #20]
 80084d2:	6849      	ldr	r1, [r1, #4]
 80084d4:	0849      	lsrs	r1, r1, #1
 80084d6:	2000      	movs	r0, #0
 80084d8:	460c      	mov	r4, r1
 80084da:	4605      	mov	r5, r0
 80084dc:	eb12 0804 	adds.w	r8, r2, r4
 80084e0:	eb43 0905 	adc.w	r9, r3, r5
 80084e4:	697b      	ldr	r3, [r7, #20]
 80084e6:	685b      	ldr	r3, [r3, #4]
 80084e8:	2200      	movs	r2, #0
 80084ea:	469a      	mov	sl, r3
 80084ec:	4693      	mov	fp, r2
 80084ee:	4652      	mov	r2, sl
 80084f0:	465b      	mov	r3, fp
 80084f2:	4640      	mov	r0, r8
 80084f4:	4649      	mov	r1, r9
 80084f6:	f7f7 fe81 	bl	80001fc <__aeabi_uldivmod>
 80084fa:	4602      	mov	r2, r0
 80084fc:	460b      	mov	r3, r1
 80084fe:	4613      	mov	r3, r2
 8008500:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8008502:	6a3b      	ldr	r3, [r7, #32]
 8008504:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8008508:	d308      	bcc.n	800851c <UART_SetConfig+0x430>
 800850a:	6a3b      	ldr	r3, [r7, #32]
 800850c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008510:	d204      	bcs.n	800851c <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 8008512:	697b      	ldr	r3, [r7, #20]
 8008514:	681b      	ldr	r3, [r3, #0]
 8008516:	6a3a      	ldr	r2, [r7, #32]
 8008518:	60da      	str	r2, [r3, #12]
 800851a:	e0ce      	b.n	80086ba <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 800851c:	2301      	movs	r3, #1
 800851e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8008522:	e0ca      	b.n	80086ba <UART_SetConfig+0x5ce>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008524:	697b      	ldr	r3, [r7, #20]
 8008526:	69db      	ldr	r3, [r3, #28]
 8008528:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800852c:	d166      	bne.n	80085fc <UART_SetConfig+0x510>
  {
    switch (clocksource)
 800852e:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8008532:	2b08      	cmp	r3, #8
 8008534:	d827      	bhi.n	8008586 <UART_SetConfig+0x49a>
 8008536:	a201      	add	r2, pc, #4	@ (adr r2, 800853c <UART_SetConfig+0x450>)
 8008538:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800853c:	08008561 	.word	0x08008561
 8008540:	08008569 	.word	0x08008569
 8008544:	08008571 	.word	0x08008571
 8008548:	08008587 	.word	0x08008587
 800854c:	08008577 	.word	0x08008577
 8008550:	08008587 	.word	0x08008587
 8008554:	08008587 	.word	0x08008587
 8008558:	08008587 	.word	0x08008587
 800855c:	0800857f 	.word	0x0800857f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008560:	f7fd fe54 	bl	800620c <HAL_RCC_GetPCLK1Freq>
 8008564:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8008566:	e014      	b.n	8008592 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008568:	f7fd fe66 	bl	8006238 <HAL_RCC_GetPCLK2Freq>
 800856c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800856e:	e010      	b.n	8008592 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008570:	4b4e      	ldr	r3, [pc, #312]	@ (80086ac <UART_SetConfig+0x5c0>)
 8008572:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8008574:	e00d      	b.n	8008592 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008576:	f7fd fdb1 	bl	80060dc <HAL_RCC_GetSysClockFreq>
 800857a:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800857c:	e009      	b.n	8008592 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800857e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008582:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8008584:	e005      	b.n	8008592 <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 8008586:	2300      	movs	r3, #0
 8008588:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800858a:	2301      	movs	r3, #1
 800858c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8008590:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8008592:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008594:	2b00      	cmp	r3, #0
 8008596:	f000 8090 	beq.w	80086ba <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800859a:	697b      	ldr	r3, [r7, #20]
 800859c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800859e:	4a44      	ldr	r2, [pc, #272]	@ (80086b0 <UART_SetConfig+0x5c4>)
 80085a0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80085a4:	461a      	mov	r2, r3
 80085a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80085a8:	fbb3 f3f2 	udiv	r3, r3, r2
 80085ac:	005a      	lsls	r2, r3, #1
 80085ae:	697b      	ldr	r3, [r7, #20]
 80085b0:	685b      	ldr	r3, [r3, #4]
 80085b2:	085b      	lsrs	r3, r3, #1
 80085b4:	441a      	add	r2, r3
 80085b6:	697b      	ldr	r3, [r7, #20]
 80085b8:	685b      	ldr	r3, [r3, #4]
 80085ba:	fbb2 f3f3 	udiv	r3, r2, r3
 80085be:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80085c0:	6a3b      	ldr	r3, [r7, #32]
 80085c2:	2b0f      	cmp	r3, #15
 80085c4:	d916      	bls.n	80085f4 <UART_SetConfig+0x508>
 80085c6:	6a3b      	ldr	r3, [r7, #32]
 80085c8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80085cc:	d212      	bcs.n	80085f4 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80085ce:	6a3b      	ldr	r3, [r7, #32]
 80085d0:	b29b      	uxth	r3, r3
 80085d2:	f023 030f 	bic.w	r3, r3, #15
 80085d6:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80085d8:	6a3b      	ldr	r3, [r7, #32]
 80085da:	085b      	lsrs	r3, r3, #1
 80085dc:	b29b      	uxth	r3, r3
 80085de:	f003 0307 	and.w	r3, r3, #7
 80085e2:	b29a      	uxth	r2, r3
 80085e4:	8bfb      	ldrh	r3, [r7, #30]
 80085e6:	4313      	orrs	r3, r2
 80085e8:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 80085ea:	697b      	ldr	r3, [r7, #20]
 80085ec:	681b      	ldr	r3, [r3, #0]
 80085ee:	8bfa      	ldrh	r2, [r7, #30]
 80085f0:	60da      	str	r2, [r3, #12]
 80085f2:	e062      	b.n	80086ba <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 80085f4:	2301      	movs	r3, #1
 80085f6:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80085fa:	e05e      	b.n	80086ba <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 80085fc:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8008600:	2b08      	cmp	r3, #8
 8008602:	d828      	bhi.n	8008656 <UART_SetConfig+0x56a>
 8008604:	a201      	add	r2, pc, #4	@ (adr r2, 800860c <UART_SetConfig+0x520>)
 8008606:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800860a:	bf00      	nop
 800860c:	08008631 	.word	0x08008631
 8008610:	08008639 	.word	0x08008639
 8008614:	08008641 	.word	0x08008641
 8008618:	08008657 	.word	0x08008657
 800861c:	08008647 	.word	0x08008647
 8008620:	08008657 	.word	0x08008657
 8008624:	08008657 	.word	0x08008657
 8008628:	08008657 	.word	0x08008657
 800862c:	0800864f 	.word	0x0800864f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008630:	f7fd fdec 	bl	800620c <HAL_RCC_GetPCLK1Freq>
 8008634:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8008636:	e014      	b.n	8008662 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008638:	f7fd fdfe 	bl	8006238 <HAL_RCC_GetPCLK2Freq>
 800863c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800863e:	e010      	b.n	8008662 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008640:	4b1a      	ldr	r3, [pc, #104]	@ (80086ac <UART_SetConfig+0x5c0>)
 8008642:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8008644:	e00d      	b.n	8008662 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008646:	f7fd fd49 	bl	80060dc <HAL_RCC_GetSysClockFreq>
 800864a:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800864c:	e009      	b.n	8008662 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800864e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008652:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8008654:	e005      	b.n	8008662 <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 8008656:	2300      	movs	r3, #0
 8008658:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800865a:	2301      	movs	r3, #1
 800865c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8008660:	bf00      	nop
    }

    if (pclk != 0U)
 8008662:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008664:	2b00      	cmp	r3, #0
 8008666:	d028      	beq.n	80086ba <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008668:	697b      	ldr	r3, [r7, #20]
 800866a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800866c:	4a10      	ldr	r2, [pc, #64]	@ (80086b0 <UART_SetConfig+0x5c4>)
 800866e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008672:	461a      	mov	r2, r3
 8008674:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008676:	fbb3 f2f2 	udiv	r2, r3, r2
 800867a:	697b      	ldr	r3, [r7, #20]
 800867c:	685b      	ldr	r3, [r3, #4]
 800867e:	085b      	lsrs	r3, r3, #1
 8008680:	441a      	add	r2, r3
 8008682:	697b      	ldr	r3, [r7, #20]
 8008684:	685b      	ldr	r3, [r3, #4]
 8008686:	fbb2 f3f3 	udiv	r3, r2, r3
 800868a:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800868c:	6a3b      	ldr	r3, [r7, #32]
 800868e:	2b0f      	cmp	r3, #15
 8008690:	d910      	bls.n	80086b4 <UART_SetConfig+0x5c8>
 8008692:	6a3b      	ldr	r3, [r7, #32]
 8008694:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008698:	d20c      	bcs.n	80086b4 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800869a:	6a3b      	ldr	r3, [r7, #32]
 800869c:	b29a      	uxth	r2, r3
 800869e:	697b      	ldr	r3, [r7, #20]
 80086a0:	681b      	ldr	r3, [r3, #0]
 80086a2:	60da      	str	r2, [r3, #12]
 80086a4:	e009      	b.n	80086ba <UART_SetConfig+0x5ce>
 80086a6:	bf00      	nop
 80086a8:	40008000 	.word	0x40008000
 80086ac:	00f42400 	.word	0x00f42400
 80086b0:	0800dcf4 	.word	0x0800dcf4
      }
      else
      {
        ret = HAL_ERROR;
 80086b4:	2301      	movs	r3, #1
 80086b6:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
    }
  }

#if defined(USART_CR1_FIFOEN)
  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80086ba:	697b      	ldr	r3, [r7, #20]
 80086bc:	2201      	movs	r2, #1
 80086be:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 80086c2:	697b      	ldr	r3, [r7, #20]
 80086c4:	2201      	movs	r2, #1
 80086c6:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80086ca:	697b      	ldr	r3, [r7, #20]
 80086cc:	2200      	movs	r2, #0
 80086ce:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 80086d0:	697b      	ldr	r3, [r7, #20]
 80086d2:	2200      	movs	r2, #0
 80086d4:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 80086d6:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 80086da:	4618      	mov	r0, r3
 80086dc:	3730      	adds	r7, #48	@ 0x30
 80086de:	46bd      	mov	sp, r7
 80086e0:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

080086e4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80086e4:	b480      	push	{r7}
 80086e6:	b083      	sub	sp, #12
 80086e8:	af00      	add	r7, sp, #0
 80086ea:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80086ec:	687b      	ldr	r3, [r7, #4]
 80086ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80086f0:	f003 0308 	and.w	r3, r3, #8
 80086f4:	2b00      	cmp	r3, #0
 80086f6:	d00a      	beq.n	800870e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80086f8:	687b      	ldr	r3, [r7, #4]
 80086fa:	681b      	ldr	r3, [r3, #0]
 80086fc:	685b      	ldr	r3, [r3, #4]
 80086fe:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8008702:	687b      	ldr	r3, [r7, #4]
 8008704:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008706:	687b      	ldr	r3, [r7, #4]
 8008708:	681b      	ldr	r3, [r3, #0]
 800870a:	430a      	orrs	r2, r1
 800870c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800870e:	687b      	ldr	r3, [r7, #4]
 8008710:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008712:	f003 0301 	and.w	r3, r3, #1
 8008716:	2b00      	cmp	r3, #0
 8008718:	d00a      	beq.n	8008730 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800871a:	687b      	ldr	r3, [r7, #4]
 800871c:	681b      	ldr	r3, [r3, #0]
 800871e:	685b      	ldr	r3, [r3, #4]
 8008720:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8008724:	687b      	ldr	r3, [r7, #4]
 8008726:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008728:	687b      	ldr	r3, [r7, #4]
 800872a:	681b      	ldr	r3, [r3, #0]
 800872c:	430a      	orrs	r2, r1
 800872e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8008730:	687b      	ldr	r3, [r7, #4]
 8008732:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008734:	f003 0302 	and.w	r3, r3, #2
 8008738:	2b00      	cmp	r3, #0
 800873a:	d00a      	beq.n	8008752 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800873c:	687b      	ldr	r3, [r7, #4]
 800873e:	681b      	ldr	r3, [r3, #0]
 8008740:	685b      	ldr	r3, [r3, #4]
 8008742:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8008746:	687b      	ldr	r3, [r7, #4]
 8008748:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800874a:	687b      	ldr	r3, [r7, #4]
 800874c:	681b      	ldr	r3, [r3, #0]
 800874e:	430a      	orrs	r2, r1
 8008750:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8008752:	687b      	ldr	r3, [r7, #4]
 8008754:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008756:	f003 0304 	and.w	r3, r3, #4
 800875a:	2b00      	cmp	r3, #0
 800875c:	d00a      	beq.n	8008774 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800875e:	687b      	ldr	r3, [r7, #4]
 8008760:	681b      	ldr	r3, [r3, #0]
 8008762:	685b      	ldr	r3, [r3, #4]
 8008764:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8008768:	687b      	ldr	r3, [r7, #4]
 800876a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800876c:	687b      	ldr	r3, [r7, #4]
 800876e:	681b      	ldr	r3, [r3, #0]
 8008770:	430a      	orrs	r2, r1
 8008772:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8008774:	687b      	ldr	r3, [r7, #4]
 8008776:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008778:	f003 0310 	and.w	r3, r3, #16
 800877c:	2b00      	cmp	r3, #0
 800877e:	d00a      	beq.n	8008796 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8008780:	687b      	ldr	r3, [r7, #4]
 8008782:	681b      	ldr	r3, [r3, #0]
 8008784:	689b      	ldr	r3, [r3, #8]
 8008786:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800878a:	687b      	ldr	r3, [r7, #4]
 800878c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800878e:	687b      	ldr	r3, [r7, #4]
 8008790:	681b      	ldr	r3, [r3, #0]
 8008792:	430a      	orrs	r2, r1
 8008794:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8008796:	687b      	ldr	r3, [r7, #4]
 8008798:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800879a:	f003 0320 	and.w	r3, r3, #32
 800879e:	2b00      	cmp	r3, #0
 80087a0:	d00a      	beq.n	80087b8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80087a2:	687b      	ldr	r3, [r7, #4]
 80087a4:	681b      	ldr	r3, [r3, #0]
 80087a6:	689b      	ldr	r3, [r3, #8]
 80087a8:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80087ac:	687b      	ldr	r3, [r7, #4]
 80087ae:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80087b0:	687b      	ldr	r3, [r7, #4]
 80087b2:	681b      	ldr	r3, [r3, #0]
 80087b4:	430a      	orrs	r2, r1
 80087b6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80087b8:	687b      	ldr	r3, [r7, #4]
 80087ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80087bc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80087c0:	2b00      	cmp	r3, #0
 80087c2:	d01a      	beq.n	80087fa <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80087c4:	687b      	ldr	r3, [r7, #4]
 80087c6:	681b      	ldr	r3, [r3, #0]
 80087c8:	685b      	ldr	r3, [r3, #4]
 80087ca:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80087ce:	687b      	ldr	r3, [r7, #4]
 80087d0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80087d2:	687b      	ldr	r3, [r7, #4]
 80087d4:	681b      	ldr	r3, [r3, #0]
 80087d6:	430a      	orrs	r2, r1
 80087d8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80087da:	687b      	ldr	r3, [r7, #4]
 80087dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80087de:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80087e2:	d10a      	bne.n	80087fa <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80087e4:	687b      	ldr	r3, [r7, #4]
 80087e6:	681b      	ldr	r3, [r3, #0]
 80087e8:	685b      	ldr	r3, [r3, #4]
 80087ea:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80087ee:	687b      	ldr	r3, [r7, #4]
 80087f0:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80087f2:	687b      	ldr	r3, [r7, #4]
 80087f4:	681b      	ldr	r3, [r3, #0]
 80087f6:	430a      	orrs	r2, r1
 80087f8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80087fa:	687b      	ldr	r3, [r7, #4]
 80087fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80087fe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008802:	2b00      	cmp	r3, #0
 8008804:	d00a      	beq.n	800881c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8008806:	687b      	ldr	r3, [r7, #4]
 8008808:	681b      	ldr	r3, [r3, #0]
 800880a:	685b      	ldr	r3, [r3, #4]
 800880c:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8008810:	687b      	ldr	r3, [r7, #4]
 8008812:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8008814:	687b      	ldr	r3, [r7, #4]
 8008816:	681b      	ldr	r3, [r3, #0]
 8008818:	430a      	orrs	r2, r1
 800881a:	605a      	str	r2, [r3, #4]
  }
}
 800881c:	bf00      	nop
 800881e:	370c      	adds	r7, #12
 8008820:	46bd      	mov	sp, r7
 8008822:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008826:	4770      	bx	lr

08008828 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8008828:	b580      	push	{r7, lr}
 800882a:	b098      	sub	sp, #96	@ 0x60
 800882c:	af02      	add	r7, sp, #8
 800882e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008830:	687b      	ldr	r3, [r7, #4]
 8008832:	2200      	movs	r2, #0
 8008834:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8008838:	f7f9 fa02 	bl	8001c40 <HAL_GetTick>
 800883c:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800883e:	687b      	ldr	r3, [r7, #4]
 8008840:	681b      	ldr	r3, [r3, #0]
 8008842:	681b      	ldr	r3, [r3, #0]
 8008844:	f003 0308 	and.w	r3, r3, #8
 8008848:	2b08      	cmp	r3, #8
 800884a:	d12f      	bne.n	80088ac <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800884c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8008850:	9300      	str	r3, [sp, #0]
 8008852:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008854:	2200      	movs	r2, #0
 8008856:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800885a:	6878      	ldr	r0, [r7, #4]
 800885c:	f000 f88e 	bl	800897c <UART_WaitOnFlagUntilTimeout>
 8008860:	4603      	mov	r3, r0
 8008862:	2b00      	cmp	r3, #0
 8008864:	d022      	beq.n	80088ac <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8008866:	687b      	ldr	r3, [r7, #4]
 8008868:	681b      	ldr	r3, [r3, #0]
 800886a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800886c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800886e:	e853 3f00 	ldrex	r3, [r3]
 8008872:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8008874:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008876:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800887a:	653b      	str	r3, [r7, #80]	@ 0x50
 800887c:	687b      	ldr	r3, [r7, #4]
 800887e:	681b      	ldr	r3, [r3, #0]
 8008880:	461a      	mov	r2, r3
 8008882:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008884:	647b      	str	r3, [r7, #68]	@ 0x44
 8008886:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008888:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800888a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800888c:	e841 2300 	strex	r3, r2, [r1]
 8008890:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8008892:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008894:	2b00      	cmp	r3, #0
 8008896:	d1e6      	bne.n	8008866 <UART_CheckIdleState+0x3e>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8008898:	687b      	ldr	r3, [r7, #4]
 800889a:	2220      	movs	r2, #32
 800889c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 80088a0:	687b      	ldr	r3, [r7, #4]
 80088a2:	2200      	movs	r2, #0
 80088a4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80088a8:	2303      	movs	r3, #3
 80088aa:	e063      	b.n	8008974 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80088ac:	687b      	ldr	r3, [r7, #4]
 80088ae:	681b      	ldr	r3, [r3, #0]
 80088b0:	681b      	ldr	r3, [r3, #0]
 80088b2:	f003 0304 	and.w	r3, r3, #4
 80088b6:	2b04      	cmp	r3, #4
 80088b8:	d149      	bne.n	800894e <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80088ba:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80088be:	9300      	str	r3, [sp, #0]
 80088c0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80088c2:	2200      	movs	r2, #0
 80088c4:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80088c8:	6878      	ldr	r0, [r7, #4]
 80088ca:	f000 f857 	bl	800897c <UART_WaitOnFlagUntilTimeout>
 80088ce:	4603      	mov	r3, r0
 80088d0:	2b00      	cmp	r3, #0
 80088d2:	d03c      	beq.n	800894e <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80088d4:	687b      	ldr	r3, [r7, #4]
 80088d6:	681b      	ldr	r3, [r3, #0]
 80088d8:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80088da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80088dc:	e853 3f00 	ldrex	r3, [r3]
 80088e0:	623b      	str	r3, [r7, #32]
   return(result);
 80088e2:	6a3b      	ldr	r3, [r7, #32]
 80088e4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80088e8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80088ea:	687b      	ldr	r3, [r7, #4]
 80088ec:	681b      	ldr	r3, [r3, #0]
 80088ee:	461a      	mov	r2, r3
 80088f0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80088f2:	633b      	str	r3, [r7, #48]	@ 0x30
 80088f4:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80088f6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80088f8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80088fa:	e841 2300 	strex	r3, r2, [r1]
 80088fe:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008900:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008902:	2b00      	cmp	r3, #0
 8008904:	d1e6      	bne.n	80088d4 <UART_CheckIdleState+0xac>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008906:	687b      	ldr	r3, [r7, #4]
 8008908:	681b      	ldr	r3, [r3, #0]
 800890a:	3308      	adds	r3, #8
 800890c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800890e:	693b      	ldr	r3, [r7, #16]
 8008910:	e853 3f00 	ldrex	r3, [r3]
 8008914:	60fb      	str	r3, [r7, #12]
   return(result);
 8008916:	68fb      	ldr	r3, [r7, #12]
 8008918:	f023 0301 	bic.w	r3, r3, #1
 800891c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800891e:	687b      	ldr	r3, [r7, #4]
 8008920:	681b      	ldr	r3, [r3, #0]
 8008922:	3308      	adds	r3, #8
 8008924:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008926:	61fa      	str	r2, [r7, #28]
 8008928:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800892a:	69b9      	ldr	r1, [r7, #24]
 800892c:	69fa      	ldr	r2, [r7, #28]
 800892e:	e841 2300 	strex	r3, r2, [r1]
 8008932:	617b      	str	r3, [r7, #20]
   return(result);
 8008934:	697b      	ldr	r3, [r7, #20]
 8008936:	2b00      	cmp	r3, #0
 8008938:	d1e5      	bne.n	8008906 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800893a:	687b      	ldr	r3, [r7, #4]
 800893c:	2220      	movs	r2, #32
 800893e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8008942:	687b      	ldr	r3, [r7, #4]
 8008944:	2200      	movs	r2, #0
 8008946:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800894a:	2303      	movs	r3, #3
 800894c:	e012      	b.n	8008974 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800894e:	687b      	ldr	r3, [r7, #4]
 8008950:	2220      	movs	r2, #32
 8008952:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8008956:	687b      	ldr	r3, [r7, #4]
 8008958:	2220      	movs	r2, #32
 800895a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800895e:	687b      	ldr	r3, [r7, #4]
 8008960:	2200      	movs	r2, #0
 8008962:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008964:	687b      	ldr	r3, [r7, #4]
 8008966:	2200      	movs	r2, #0
 8008968:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800896a:	687b      	ldr	r3, [r7, #4]
 800896c:	2200      	movs	r2, #0
 800896e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8008972:	2300      	movs	r3, #0
}
 8008974:	4618      	mov	r0, r3
 8008976:	3758      	adds	r7, #88	@ 0x58
 8008978:	46bd      	mov	sp, r7
 800897a:	bd80      	pop	{r7, pc}

0800897c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800897c:	b580      	push	{r7, lr}
 800897e:	b084      	sub	sp, #16
 8008980:	af00      	add	r7, sp, #0
 8008982:	60f8      	str	r0, [r7, #12]
 8008984:	60b9      	str	r1, [r7, #8]
 8008986:	603b      	str	r3, [r7, #0]
 8008988:	4613      	mov	r3, r2
 800898a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800898c:	e049      	b.n	8008a22 <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800898e:	69bb      	ldr	r3, [r7, #24]
 8008990:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008994:	d045      	beq.n	8008a22 <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008996:	f7f9 f953 	bl	8001c40 <HAL_GetTick>
 800899a:	4602      	mov	r2, r0
 800899c:	683b      	ldr	r3, [r7, #0]
 800899e:	1ad3      	subs	r3, r2, r3
 80089a0:	69ba      	ldr	r2, [r7, #24]
 80089a2:	429a      	cmp	r2, r3
 80089a4:	d302      	bcc.n	80089ac <UART_WaitOnFlagUntilTimeout+0x30>
 80089a6:	69bb      	ldr	r3, [r7, #24]
 80089a8:	2b00      	cmp	r3, #0
 80089aa:	d101      	bne.n	80089b0 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80089ac:	2303      	movs	r3, #3
 80089ae:	e048      	b.n	8008a42 <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80089b0:	68fb      	ldr	r3, [r7, #12]
 80089b2:	681b      	ldr	r3, [r3, #0]
 80089b4:	681b      	ldr	r3, [r3, #0]
 80089b6:	f003 0304 	and.w	r3, r3, #4
 80089ba:	2b00      	cmp	r3, #0
 80089bc:	d031      	beq.n	8008a22 <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80089be:	68fb      	ldr	r3, [r7, #12]
 80089c0:	681b      	ldr	r3, [r3, #0]
 80089c2:	69db      	ldr	r3, [r3, #28]
 80089c4:	f003 0308 	and.w	r3, r3, #8
 80089c8:	2b08      	cmp	r3, #8
 80089ca:	d110      	bne.n	80089ee <UART_WaitOnFlagUntilTimeout+0x72>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80089cc:	68fb      	ldr	r3, [r7, #12]
 80089ce:	681b      	ldr	r3, [r3, #0]
 80089d0:	2208      	movs	r2, #8
 80089d2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80089d4:	68f8      	ldr	r0, [r7, #12]
 80089d6:	f000 f95b 	bl	8008c90 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80089da:	68fb      	ldr	r3, [r7, #12]
 80089dc:	2208      	movs	r2, #8
 80089de:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80089e2:	68fb      	ldr	r3, [r7, #12]
 80089e4:	2200      	movs	r2, #0
 80089e6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 80089ea:	2301      	movs	r3, #1
 80089ec:	e029      	b.n	8008a42 <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80089ee:	68fb      	ldr	r3, [r7, #12]
 80089f0:	681b      	ldr	r3, [r3, #0]
 80089f2:	69db      	ldr	r3, [r3, #28]
 80089f4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80089f8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80089fc:	d111      	bne.n	8008a22 <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80089fe:	68fb      	ldr	r3, [r7, #12]
 8008a00:	681b      	ldr	r3, [r3, #0]
 8008a02:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8008a06:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8008a08:	68f8      	ldr	r0, [r7, #12]
 8008a0a:	f000 f941 	bl	8008c90 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8008a0e:	68fb      	ldr	r3, [r7, #12]
 8008a10:	2220      	movs	r2, #32
 8008a12:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008a16:	68fb      	ldr	r3, [r7, #12]
 8008a18:	2200      	movs	r2, #0
 8008a1a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8008a1e:	2303      	movs	r3, #3
 8008a20:	e00f      	b.n	8008a42 <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008a22:	68fb      	ldr	r3, [r7, #12]
 8008a24:	681b      	ldr	r3, [r3, #0]
 8008a26:	69da      	ldr	r2, [r3, #28]
 8008a28:	68bb      	ldr	r3, [r7, #8]
 8008a2a:	4013      	ands	r3, r2
 8008a2c:	68ba      	ldr	r2, [r7, #8]
 8008a2e:	429a      	cmp	r2, r3
 8008a30:	bf0c      	ite	eq
 8008a32:	2301      	moveq	r3, #1
 8008a34:	2300      	movne	r3, #0
 8008a36:	b2db      	uxtb	r3, r3
 8008a38:	461a      	mov	r2, r3
 8008a3a:	79fb      	ldrb	r3, [r7, #7]
 8008a3c:	429a      	cmp	r2, r3
 8008a3e:	d0a6      	beq.n	800898e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8008a40:	2300      	movs	r3, #0
}
 8008a42:	4618      	mov	r0, r3
 8008a44:	3710      	adds	r7, #16
 8008a46:	46bd      	mov	sp, r7
 8008a48:	bd80      	pop	{r7, pc}
	...

08008a4c <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008a4c:	b480      	push	{r7}
 8008a4e:	b0a3      	sub	sp, #140	@ 0x8c
 8008a50:	af00      	add	r7, sp, #0
 8008a52:	60f8      	str	r0, [r7, #12]
 8008a54:	60b9      	str	r1, [r7, #8]
 8008a56:	4613      	mov	r3, r2
 8008a58:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8008a5a:	68fb      	ldr	r3, [r7, #12]
 8008a5c:	68ba      	ldr	r2, [r7, #8]
 8008a5e:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize  = Size;
 8008a60:	68fb      	ldr	r3, [r7, #12]
 8008a62:	88fa      	ldrh	r2, [r7, #6]
 8008a64:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
  huart->RxXferCount = Size;
 8008a68:	68fb      	ldr	r3, [r7, #12]
 8008a6a:	88fa      	ldrh	r2, [r7, #6]
 8008a6c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->RxISR       = NULL;
 8008a70:	68fb      	ldr	r3, [r7, #12]
 8008a72:	2200      	movs	r2, #0
 8008a74:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8008a76:	68fb      	ldr	r3, [r7, #12]
 8008a78:	689b      	ldr	r3, [r3, #8]
 8008a7a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008a7e:	d10e      	bne.n	8008a9e <UART_Start_Receive_IT+0x52>
 8008a80:	68fb      	ldr	r3, [r7, #12]
 8008a82:	691b      	ldr	r3, [r3, #16]
 8008a84:	2b00      	cmp	r3, #0
 8008a86:	d105      	bne.n	8008a94 <UART_Start_Receive_IT+0x48>
 8008a88:	68fb      	ldr	r3, [r7, #12]
 8008a8a:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8008a8e:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8008a92:	e02d      	b.n	8008af0 <UART_Start_Receive_IT+0xa4>
 8008a94:	68fb      	ldr	r3, [r7, #12]
 8008a96:	22ff      	movs	r2, #255	@ 0xff
 8008a98:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8008a9c:	e028      	b.n	8008af0 <UART_Start_Receive_IT+0xa4>
 8008a9e:	68fb      	ldr	r3, [r7, #12]
 8008aa0:	689b      	ldr	r3, [r3, #8]
 8008aa2:	2b00      	cmp	r3, #0
 8008aa4:	d10d      	bne.n	8008ac2 <UART_Start_Receive_IT+0x76>
 8008aa6:	68fb      	ldr	r3, [r7, #12]
 8008aa8:	691b      	ldr	r3, [r3, #16]
 8008aaa:	2b00      	cmp	r3, #0
 8008aac:	d104      	bne.n	8008ab8 <UART_Start_Receive_IT+0x6c>
 8008aae:	68fb      	ldr	r3, [r7, #12]
 8008ab0:	22ff      	movs	r2, #255	@ 0xff
 8008ab2:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8008ab6:	e01b      	b.n	8008af0 <UART_Start_Receive_IT+0xa4>
 8008ab8:	68fb      	ldr	r3, [r7, #12]
 8008aba:	227f      	movs	r2, #127	@ 0x7f
 8008abc:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8008ac0:	e016      	b.n	8008af0 <UART_Start_Receive_IT+0xa4>
 8008ac2:	68fb      	ldr	r3, [r7, #12]
 8008ac4:	689b      	ldr	r3, [r3, #8]
 8008ac6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008aca:	d10d      	bne.n	8008ae8 <UART_Start_Receive_IT+0x9c>
 8008acc:	68fb      	ldr	r3, [r7, #12]
 8008ace:	691b      	ldr	r3, [r3, #16]
 8008ad0:	2b00      	cmp	r3, #0
 8008ad2:	d104      	bne.n	8008ade <UART_Start_Receive_IT+0x92>
 8008ad4:	68fb      	ldr	r3, [r7, #12]
 8008ad6:	227f      	movs	r2, #127	@ 0x7f
 8008ad8:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8008adc:	e008      	b.n	8008af0 <UART_Start_Receive_IT+0xa4>
 8008ade:	68fb      	ldr	r3, [r7, #12]
 8008ae0:	223f      	movs	r2, #63	@ 0x3f
 8008ae2:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8008ae6:	e003      	b.n	8008af0 <UART_Start_Receive_IT+0xa4>
 8008ae8:	68fb      	ldr	r3, [r7, #12]
 8008aea:	2200      	movs	r2, #0
 8008aec:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008af0:	68fb      	ldr	r3, [r7, #12]
 8008af2:	2200      	movs	r2, #0
 8008af4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8008af8:	68fb      	ldr	r3, [r7, #12]
 8008afa:	2222      	movs	r2, #34	@ 0x22
 8008afc:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008b00:	68fb      	ldr	r3, [r7, #12]
 8008b02:	681b      	ldr	r3, [r3, #0]
 8008b04:	3308      	adds	r3, #8
 8008b06:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b08:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008b0a:	e853 3f00 	ldrex	r3, [r3]
 8008b0e:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 8008b10:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8008b12:	f043 0301 	orr.w	r3, r3, #1
 8008b16:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8008b1a:	68fb      	ldr	r3, [r7, #12]
 8008b1c:	681b      	ldr	r3, [r3, #0]
 8008b1e:	3308      	adds	r3, #8
 8008b20:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8008b24:	673a      	str	r2, [r7, #112]	@ 0x70
 8008b26:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008b28:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 8008b2a:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8008b2c:	e841 2300 	strex	r3, r2, [r1]
 8008b30:	66bb      	str	r3, [r7, #104]	@ 0x68
   return(result);
 8008b32:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8008b34:	2b00      	cmp	r3, #0
 8008b36:	d1e3      	bne.n	8008b00 <UART_Start_Receive_IT+0xb4>

#if defined(USART_CR1_FIFOEN)
  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 8008b38:	68fb      	ldr	r3, [r7, #12]
 8008b3a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008b3c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008b40:	d14f      	bne.n	8008be2 <UART_Start_Receive_IT+0x196>
 8008b42:	68fb      	ldr	r3, [r7, #12]
 8008b44:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8008b48:	88fa      	ldrh	r2, [r7, #6]
 8008b4a:	429a      	cmp	r2, r3
 8008b4c:	d349      	bcc.n	8008be2 <UART_Start_Receive_IT+0x196>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008b4e:	68fb      	ldr	r3, [r7, #12]
 8008b50:	689b      	ldr	r3, [r3, #8]
 8008b52:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008b56:	d107      	bne.n	8008b68 <UART_Start_Receive_IT+0x11c>
 8008b58:	68fb      	ldr	r3, [r7, #12]
 8008b5a:	691b      	ldr	r3, [r3, #16]
 8008b5c:	2b00      	cmp	r3, #0
 8008b5e:	d103      	bne.n	8008b68 <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 8008b60:	68fb      	ldr	r3, [r7, #12]
 8008b62:	4a47      	ldr	r2, [pc, #284]	@ (8008c80 <UART_Start_Receive_IT+0x234>)
 8008b64:	675a      	str	r2, [r3, #116]	@ 0x74
 8008b66:	e002      	b.n	8008b6e <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 8008b68:	68fb      	ldr	r3, [r7, #12]
 8008b6a:	4a46      	ldr	r2, [pc, #280]	@ (8008c84 <UART_Start_Receive_IT+0x238>)
 8008b6c:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8008b6e:	68fb      	ldr	r3, [r7, #12]
 8008b70:	691b      	ldr	r3, [r3, #16]
 8008b72:	2b00      	cmp	r3, #0
 8008b74:	d01a      	beq.n	8008bac <UART_Start_Receive_IT+0x160>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008b76:	68fb      	ldr	r3, [r7, #12]
 8008b78:	681b      	ldr	r3, [r3, #0]
 8008b7a:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b7c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008b7e:	e853 3f00 	ldrex	r3, [r3]
 8008b82:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8008b84:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008b86:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008b8a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8008b8e:	68fb      	ldr	r3, [r7, #12]
 8008b90:	681b      	ldr	r3, [r3, #0]
 8008b92:	461a      	mov	r2, r3
 8008b94:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8008b98:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8008b9a:	65ba      	str	r2, [r7, #88]	@ 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008b9c:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8008b9e:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8008ba0:	e841 2300 	strex	r3, r2, [r1]
 8008ba4:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 8008ba6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008ba8:	2b00      	cmp	r3, #0
 8008baa:	d1e4      	bne.n	8008b76 <UART_Start_Receive_IT+0x12a>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8008bac:	68fb      	ldr	r3, [r7, #12]
 8008bae:	681b      	ldr	r3, [r3, #0]
 8008bb0:	3308      	adds	r3, #8
 8008bb2:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008bb4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008bb6:	e853 3f00 	ldrex	r3, [r3]
 8008bba:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8008bbc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008bbe:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008bc2:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8008bc4:	68fb      	ldr	r3, [r7, #12]
 8008bc6:	681b      	ldr	r3, [r3, #0]
 8008bc8:	3308      	adds	r3, #8
 8008bca:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8008bcc:	64ba      	str	r2, [r7, #72]	@ 0x48
 8008bce:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008bd0:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8008bd2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008bd4:	e841 2300 	strex	r3, r2, [r1]
 8008bd8:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 8008bda:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008bdc:	2b00      	cmp	r3, #0
 8008bde:	d1e5      	bne.n	8008bac <UART_Start_Receive_IT+0x160>
 8008be0:	e046      	b.n	8008c70 <UART_Start_Receive_IT+0x224>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008be2:	68fb      	ldr	r3, [r7, #12]
 8008be4:	689b      	ldr	r3, [r3, #8]
 8008be6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008bea:	d107      	bne.n	8008bfc <UART_Start_Receive_IT+0x1b0>
 8008bec:	68fb      	ldr	r3, [r7, #12]
 8008bee:	691b      	ldr	r3, [r3, #16]
 8008bf0:	2b00      	cmp	r3, #0
 8008bf2:	d103      	bne.n	8008bfc <UART_Start_Receive_IT+0x1b0>
    {
      huart->RxISR = UART_RxISR_16BIT;
 8008bf4:	68fb      	ldr	r3, [r7, #12]
 8008bf6:	4a24      	ldr	r2, [pc, #144]	@ (8008c88 <UART_Start_Receive_IT+0x23c>)
 8008bf8:	675a      	str	r2, [r3, #116]	@ 0x74
 8008bfa:	e002      	b.n	8008c02 <UART_Start_Receive_IT+0x1b6>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 8008bfc:	68fb      	ldr	r3, [r7, #12]
 8008bfe:	4a23      	ldr	r2, [pc, #140]	@ (8008c8c <UART_Start_Receive_IT+0x240>)
 8008c00:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8008c02:	68fb      	ldr	r3, [r7, #12]
 8008c04:	691b      	ldr	r3, [r3, #16]
 8008c06:	2b00      	cmp	r3, #0
 8008c08:	d019      	beq.n	8008c3e <UART_Start_Receive_IT+0x1f2>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 8008c0a:	68fb      	ldr	r3, [r7, #12]
 8008c0c:	681b      	ldr	r3, [r3, #0]
 8008c0e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008c10:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008c12:	e853 3f00 	ldrex	r3, [r3]
 8008c16:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008c18:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008c1a:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 8008c1e:	677b      	str	r3, [r7, #116]	@ 0x74
 8008c20:	68fb      	ldr	r3, [r7, #12]
 8008c22:	681b      	ldr	r3, [r3, #0]
 8008c24:	461a      	mov	r2, r3
 8008c26:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8008c28:	637b      	str	r3, [r7, #52]	@ 0x34
 8008c2a:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008c2c:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8008c2e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8008c30:	e841 2300 	strex	r3, r2, [r1]
 8008c34:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8008c36:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008c38:	2b00      	cmp	r3, #0
 8008c3a:	d1e6      	bne.n	8008c0a <UART_Start_Receive_IT+0x1be>
 8008c3c:	e018      	b.n	8008c70 <UART_Start_Receive_IT+0x224>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8008c3e:	68fb      	ldr	r3, [r7, #12]
 8008c40:	681b      	ldr	r3, [r3, #0]
 8008c42:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008c44:	697b      	ldr	r3, [r7, #20]
 8008c46:	e853 3f00 	ldrex	r3, [r3]
 8008c4a:	613b      	str	r3, [r7, #16]
   return(result);
 8008c4c:	693b      	ldr	r3, [r7, #16]
 8008c4e:	f043 0320 	orr.w	r3, r3, #32
 8008c52:	67bb      	str	r3, [r7, #120]	@ 0x78
 8008c54:	68fb      	ldr	r3, [r7, #12]
 8008c56:	681b      	ldr	r3, [r3, #0]
 8008c58:	461a      	mov	r2, r3
 8008c5a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8008c5c:	623b      	str	r3, [r7, #32]
 8008c5e:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008c60:	69f9      	ldr	r1, [r7, #28]
 8008c62:	6a3a      	ldr	r2, [r7, #32]
 8008c64:	e841 2300 	strex	r3, r2, [r1]
 8008c68:	61bb      	str	r3, [r7, #24]
   return(result);
 8008c6a:	69bb      	ldr	r3, [r7, #24]
 8008c6c:	2b00      	cmp	r3, #0
 8008c6e:	d1e6      	bne.n	8008c3e <UART_Start_Receive_IT+0x1f2>
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
  }
#endif /* USART_CR1_FIFOEN */
  return HAL_OK;
 8008c70:	2300      	movs	r3, #0
}
 8008c72:	4618      	mov	r0, r3
 8008c74:	378c      	adds	r7, #140	@ 0x8c
 8008c76:	46bd      	mov	sp, r7
 8008c78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c7c:	4770      	bx	lr
 8008c7e:	bf00      	nop
 8008c80:	080094bd 	.word	0x080094bd
 8008c84:	08009159 	.word	0x08009159
 8008c88:	08008f9d 	.word	0x08008f9d
 8008c8c:	08008de1 	.word	0x08008de1

08008c90 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008c90:	b480      	push	{r7}
 8008c92:	b095      	sub	sp, #84	@ 0x54
 8008c94:	af00      	add	r7, sp, #0
 8008c96:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008c98:	687b      	ldr	r3, [r7, #4]
 8008c9a:	681b      	ldr	r3, [r3, #0]
 8008c9c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008c9e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008ca0:	e853 3f00 	ldrex	r3, [r3]
 8008ca4:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8008ca6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008ca8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008cac:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008cae:	687b      	ldr	r3, [r7, #4]
 8008cb0:	681b      	ldr	r3, [r3, #0]
 8008cb2:	461a      	mov	r2, r3
 8008cb4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008cb6:	643b      	str	r3, [r7, #64]	@ 0x40
 8008cb8:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008cba:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8008cbc:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8008cbe:	e841 2300 	strex	r3, r2, [r1]
 8008cc2:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8008cc4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008cc6:	2b00      	cmp	r3, #0
 8008cc8:	d1e6      	bne.n	8008c98 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8008cca:	687b      	ldr	r3, [r7, #4]
 8008ccc:	681b      	ldr	r3, [r3, #0]
 8008cce:	3308      	adds	r3, #8
 8008cd0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008cd2:	6a3b      	ldr	r3, [r7, #32]
 8008cd4:	e853 3f00 	ldrex	r3, [r3]
 8008cd8:	61fb      	str	r3, [r7, #28]
   return(result);
 8008cda:	69fb      	ldr	r3, [r7, #28]
 8008cdc:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8008ce0:	f023 0301 	bic.w	r3, r3, #1
 8008ce4:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008ce6:	687b      	ldr	r3, [r7, #4]
 8008ce8:	681b      	ldr	r3, [r3, #0]
 8008cea:	3308      	adds	r3, #8
 8008cec:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008cee:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8008cf0:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008cf2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008cf4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008cf6:	e841 2300 	strex	r3, r2, [r1]
 8008cfa:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008cfc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008cfe:	2b00      	cmp	r3, #0
 8008d00:	d1e3      	bne.n	8008cca <UART_EndRxTransfer+0x3a>
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008d02:	687b      	ldr	r3, [r7, #4]
 8008d04:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008d06:	2b01      	cmp	r3, #1
 8008d08:	d118      	bne.n	8008d3c <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008d0a:	687b      	ldr	r3, [r7, #4]
 8008d0c:	681b      	ldr	r3, [r3, #0]
 8008d0e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d10:	68fb      	ldr	r3, [r7, #12]
 8008d12:	e853 3f00 	ldrex	r3, [r3]
 8008d16:	60bb      	str	r3, [r7, #8]
   return(result);
 8008d18:	68bb      	ldr	r3, [r7, #8]
 8008d1a:	f023 0310 	bic.w	r3, r3, #16
 8008d1e:	647b      	str	r3, [r7, #68]	@ 0x44
 8008d20:	687b      	ldr	r3, [r7, #4]
 8008d22:	681b      	ldr	r3, [r3, #0]
 8008d24:	461a      	mov	r2, r3
 8008d26:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008d28:	61bb      	str	r3, [r7, #24]
 8008d2a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008d2c:	6979      	ldr	r1, [r7, #20]
 8008d2e:	69ba      	ldr	r2, [r7, #24]
 8008d30:	e841 2300 	strex	r3, r2, [r1]
 8008d34:	613b      	str	r3, [r7, #16]
   return(result);
 8008d36:	693b      	ldr	r3, [r7, #16]
 8008d38:	2b00      	cmp	r3, #0
 8008d3a:	d1e6      	bne.n	8008d0a <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008d3c:	687b      	ldr	r3, [r7, #4]
 8008d3e:	2220      	movs	r2, #32
 8008d40:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008d44:	687b      	ldr	r3, [r7, #4]
 8008d46:	2200      	movs	r2, #0
 8008d48:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8008d4a:	687b      	ldr	r3, [r7, #4]
 8008d4c:	2200      	movs	r2, #0
 8008d4e:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8008d50:	bf00      	nop
 8008d52:	3754      	adds	r7, #84	@ 0x54
 8008d54:	46bd      	mov	sp, r7
 8008d56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d5a:	4770      	bx	lr

08008d5c <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8008d5c:	b580      	push	{r7, lr}
 8008d5e:	b084      	sub	sp, #16
 8008d60:	af00      	add	r7, sp, #0
 8008d62:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8008d64:	687b      	ldr	r3, [r7, #4]
 8008d66:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008d68:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8008d6a:	68fb      	ldr	r3, [r7, #12]
 8008d6c:	2200      	movs	r2, #0
 8008d6e:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->TxXferCount = 0U;
 8008d72:	68fb      	ldr	r3, [r7, #12]
 8008d74:	2200      	movs	r2, #0
 8008d76:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008d7a:	68f8      	ldr	r0, [r7, #12]
 8008d7c:	f7ff f9a0 	bl	80080c0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008d80:	bf00      	nop
 8008d82:	3710      	adds	r7, #16
 8008d84:	46bd      	mov	sp, r7
 8008d86:	bd80      	pop	{r7, pc}

08008d88 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8008d88:	b580      	push	{r7, lr}
 8008d8a:	b088      	sub	sp, #32
 8008d8c:	af00      	add	r7, sp, #0
 8008d8e:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8008d90:	687b      	ldr	r3, [r7, #4]
 8008d92:	681b      	ldr	r3, [r3, #0]
 8008d94:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d96:	68fb      	ldr	r3, [r7, #12]
 8008d98:	e853 3f00 	ldrex	r3, [r3]
 8008d9c:	60bb      	str	r3, [r7, #8]
   return(result);
 8008d9e:	68bb      	ldr	r3, [r7, #8]
 8008da0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008da4:	61fb      	str	r3, [r7, #28]
 8008da6:	687b      	ldr	r3, [r7, #4]
 8008da8:	681b      	ldr	r3, [r3, #0]
 8008daa:	461a      	mov	r2, r3
 8008dac:	69fb      	ldr	r3, [r7, #28]
 8008dae:	61bb      	str	r3, [r7, #24]
 8008db0:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008db2:	6979      	ldr	r1, [r7, #20]
 8008db4:	69ba      	ldr	r2, [r7, #24]
 8008db6:	e841 2300 	strex	r3, r2, [r1]
 8008dba:	613b      	str	r3, [r7, #16]
   return(result);
 8008dbc:	693b      	ldr	r3, [r7, #16]
 8008dbe:	2b00      	cmp	r3, #0
 8008dc0:	d1e6      	bne.n	8008d90 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008dc2:	687b      	ldr	r3, [r7, #4]
 8008dc4:	2220      	movs	r2, #32
 8008dc6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8008dca:	687b      	ldr	r3, [r7, #4]
 8008dcc:	2200      	movs	r2, #0
 8008dce:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8008dd0:	6878      	ldr	r0, [r7, #4]
 8008dd2:	f7ff f96b 	bl	80080ac <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008dd6:	bf00      	nop
 8008dd8:	3720      	adds	r7, #32
 8008dda:	46bd      	mov	sp, r7
 8008ddc:	bd80      	pop	{r7, pc}
	...

08008de0 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8008de0:	b580      	push	{r7, lr}
 8008de2:	b09c      	sub	sp, #112	@ 0x70
 8008de4:	af00      	add	r7, sp, #0
 8008de6:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8008de8:	687b      	ldr	r3, [r7, #4]
 8008dea:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8008dee:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008df2:	687b      	ldr	r3, [r7, #4]
 8008df4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008df8:	2b22      	cmp	r3, #34	@ 0x22
 8008dfa:	f040 80be 	bne.w	8008f7a <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8008dfe:	687b      	ldr	r3, [r7, #4]
 8008e00:	681b      	ldr	r3, [r3, #0]
 8008e02:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8008e04:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8008e08:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8008e0c:	b2d9      	uxtb	r1, r3
 8008e0e:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8008e12:	b2da      	uxtb	r2, r3
 8008e14:	687b      	ldr	r3, [r7, #4]
 8008e16:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008e18:	400a      	ands	r2, r1
 8008e1a:	b2d2      	uxtb	r2, r2
 8008e1c:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8008e1e:	687b      	ldr	r3, [r7, #4]
 8008e20:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008e22:	1c5a      	adds	r2, r3, #1
 8008e24:	687b      	ldr	r3, [r7, #4]
 8008e26:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 8008e28:	687b      	ldr	r3, [r7, #4]
 8008e2a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008e2e:	b29b      	uxth	r3, r3
 8008e30:	3b01      	subs	r3, #1
 8008e32:	b29a      	uxth	r2, r3
 8008e34:	687b      	ldr	r3, [r7, #4]
 8008e36:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 8008e3a:	687b      	ldr	r3, [r7, #4]
 8008e3c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008e40:	b29b      	uxth	r3, r3
 8008e42:	2b00      	cmp	r3, #0
 8008e44:	f040 80a3 	bne.w	8008f8e <UART_RxISR_8BIT+0x1ae>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008e48:	687b      	ldr	r3, [r7, #4]
 8008e4a:	681b      	ldr	r3, [r3, #0]
 8008e4c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008e4e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008e50:	e853 3f00 	ldrex	r3, [r3]
 8008e54:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8008e56:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008e58:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008e5c:	66bb      	str	r3, [r7, #104]	@ 0x68
 8008e5e:	687b      	ldr	r3, [r7, #4]
 8008e60:	681b      	ldr	r3, [r3, #0]
 8008e62:	461a      	mov	r2, r3
 8008e64:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8008e66:	65bb      	str	r3, [r7, #88]	@ 0x58
 8008e68:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008e6a:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8008e6c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8008e6e:	e841 2300 	strex	r3, r2, [r1]
 8008e72:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8008e74:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008e76:	2b00      	cmp	r3, #0
 8008e78:	d1e6      	bne.n	8008e48 <UART_RxISR_8BIT+0x68>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008e7a:	687b      	ldr	r3, [r7, #4]
 8008e7c:	681b      	ldr	r3, [r3, #0]
 8008e7e:	3308      	adds	r3, #8
 8008e80:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008e82:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008e84:	e853 3f00 	ldrex	r3, [r3]
 8008e88:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8008e8a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008e8c:	f023 0301 	bic.w	r3, r3, #1
 8008e90:	667b      	str	r3, [r7, #100]	@ 0x64
 8008e92:	687b      	ldr	r3, [r7, #4]
 8008e94:	681b      	ldr	r3, [r3, #0]
 8008e96:	3308      	adds	r3, #8
 8008e98:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8008e9a:	647a      	str	r2, [r7, #68]	@ 0x44
 8008e9c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008e9e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008ea0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008ea2:	e841 2300 	strex	r3, r2, [r1]
 8008ea6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8008ea8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008eaa:	2b00      	cmp	r3, #0
 8008eac:	d1e5      	bne.n	8008e7a <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8008eae:	687b      	ldr	r3, [r7, #4]
 8008eb0:	2220      	movs	r2, #32
 8008eb2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8008eb6:	687b      	ldr	r3, [r7, #4]
 8008eb8:	2200      	movs	r2, #0
 8008eba:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008ebc:	687b      	ldr	r3, [r7, #4]
 8008ebe:	2200      	movs	r2, #0
 8008ec0:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8008ec2:	687b      	ldr	r3, [r7, #4]
 8008ec4:	681b      	ldr	r3, [r3, #0]
 8008ec6:	4a34      	ldr	r2, [pc, #208]	@ (8008f98 <UART_RxISR_8BIT+0x1b8>)
 8008ec8:	4293      	cmp	r3, r2
 8008eca:	d01f      	beq.n	8008f0c <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8008ecc:	687b      	ldr	r3, [r7, #4]
 8008ece:	681b      	ldr	r3, [r3, #0]
 8008ed0:	685b      	ldr	r3, [r3, #4]
 8008ed2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008ed6:	2b00      	cmp	r3, #0
 8008ed8:	d018      	beq.n	8008f0c <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8008eda:	687b      	ldr	r3, [r7, #4]
 8008edc:	681b      	ldr	r3, [r3, #0]
 8008ede:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008ee0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008ee2:	e853 3f00 	ldrex	r3, [r3]
 8008ee6:	623b      	str	r3, [r7, #32]
   return(result);
 8008ee8:	6a3b      	ldr	r3, [r7, #32]
 8008eea:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8008eee:	663b      	str	r3, [r7, #96]	@ 0x60
 8008ef0:	687b      	ldr	r3, [r7, #4]
 8008ef2:	681b      	ldr	r3, [r3, #0]
 8008ef4:	461a      	mov	r2, r3
 8008ef6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8008ef8:	633b      	str	r3, [r7, #48]	@ 0x30
 8008efa:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008efc:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008efe:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008f00:	e841 2300 	strex	r3, r2, [r1]
 8008f04:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008f06:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008f08:	2b00      	cmp	r3, #0
 8008f0a:	d1e6      	bne.n	8008eda <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008f0c:	687b      	ldr	r3, [r7, #4]
 8008f0e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008f10:	2b01      	cmp	r3, #1
 8008f12:	d12e      	bne.n	8008f72 <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008f14:	687b      	ldr	r3, [r7, #4]
 8008f16:	2200      	movs	r2, #0
 8008f18:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008f1a:	687b      	ldr	r3, [r7, #4]
 8008f1c:	681b      	ldr	r3, [r3, #0]
 8008f1e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008f20:	693b      	ldr	r3, [r7, #16]
 8008f22:	e853 3f00 	ldrex	r3, [r3]
 8008f26:	60fb      	str	r3, [r7, #12]
   return(result);
 8008f28:	68fb      	ldr	r3, [r7, #12]
 8008f2a:	f023 0310 	bic.w	r3, r3, #16
 8008f2e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8008f30:	687b      	ldr	r3, [r7, #4]
 8008f32:	681b      	ldr	r3, [r3, #0]
 8008f34:	461a      	mov	r2, r3
 8008f36:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008f38:	61fb      	str	r3, [r7, #28]
 8008f3a:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008f3c:	69b9      	ldr	r1, [r7, #24]
 8008f3e:	69fa      	ldr	r2, [r7, #28]
 8008f40:	e841 2300 	strex	r3, r2, [r1]
 8008f44:	617b      	str	r3, [r7, #20]
   return(result);
 8008f46:	697b      	ldr	r3, [r7, #20]
 8008f48:	2b00      	cmp	r3, #0
 8008f4a:	d1e6      	bne.n	8008f1a <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8008f4c:	687b      	ldr	r3, [r7, #4]
 8008f4e:	681b      	ldr	r3, [r3, #0]
 8008f50:	69db      	ldr	r3, [r3, #28]
 8008f52:	f003 0310 	and.w	r3, r3, #16
 8008f56:	2b10      	cmp	r3, #16
 8008f58:	d103      	bne.n	8008f62 <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8008f5a:	687b      	ldr	r3, [r7, #4]
 8008f5c:	681b      	ldr	r3, [r3, #0]
 8008f5e:	2210      	movs	r2, #16
 8008f60:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008f62:	687b      	ldr	r3, [r7, #4]
 8008f64:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8008f68:	4619      	mov	r1, r3
 8008f6a:	6878      	ldr	r0, [r7, #4]
 8008f6c:	f7ff f8b2 	bl	80080d4 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8008f70:	e00d      	b.n	8008f8e <UART_RxISR_8BIT+0x1ae>
        HAL_UART_RxCpltCallback(huart);
 8008f72:	6878      	ldr	r0, [r7, #4]
 8008f74:	f7f8 f89e 	bl	80010b4 <HAL_UART_RxCpltCallback>
}
 8008f78:	e009      	b.n	8008f8e <UART_RxISR_8BIT+0x1ae>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8008f7a:	687b      	ldr	r3, [r7, #4]
 8008f7c:	681b      	ldr	r3, [r3, #0]
 8008f7e:	8b1b      	ldrh	r3, [r3, #24]
 8008f80:	b29a      	uxth	r2, r3
 8008f82:	687b      	ldr	r3, [r7, #4]
 8008f84:	681b      	ldr	r3, [r3, #0]
 8008f86:	f042 0208 	orr.w	r2, r2, #8
 8008f8a:	b292      	uxth	r2, r2
 8008f8c:	831a      	strh	r2, [r3, #24]
}
 8008f8e:	bf00      	nop
 8008f90:	3770      	adds	r7, #112	@ 0x70
 8008f92:	46bd      	mov	sp, r7
 8008f94:	bd80      	pop	{r7, pc}
 8008f96:	bf00      	nop
 8008f98:	40008000 	.word	0x40008000

08008f9c <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8008f9c:	b580      	push	{r7, lr}
 8008f9e:	b09c      	sub	sp, #112	@ 0x70
 8008fa0:	af00      	add	r7, sp, #0
 8008fa2:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8008fa4:	687b      	ldr	r3, [r7, #4]
 8008fa6:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8008faa:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008fae:	687b      	ldr	r3, [r7, #4]
 8008fb0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008fb4:	2b22      	cmp	r3, #34	@ 0x22
 8008fb6:	f040 80be 	bne.w	8009136 <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8008fba:	687b      	ldr	r3, [r7, #4]
 8008fbc:	681b      	ldr	r3, [r3, #0]
 8008fbe:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8008fc0:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8008fc4:	687b      	ldr	r3, [r7, #4]
 8008fc6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008fc8:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 8008fca:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 8008fce:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8008fd2:	4013      	ands	r3, r2
 8008fd4:	b29a      	uxth	r2, r3
 8008fd6:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8008fd8:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8008fda:	687b      	ldr	r3, [r7, #4]
 8008fdc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008fde:	1c9a      	adds	r2, r3, #2
 8008fe0:	687b      	ldr	r3, [r7, #4]
 8008fe2:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 8008fe4:	687b      	ldr	r3, [r7, #4]
 8008fe6:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008fea:	b29b      	uxth	r3, r3
 8008fec:	3b01      	subs	r3, #1
 8008fee:	b29a      	uxth	r2, r3
 8008ff0:	687b      	ldr	r3, [r7, #4]
 8008ff2:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 8008ff6:	687b      	ldr	r3, [r7, #4]
 8008ff8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008ffc:	b29b      	uxth	r3, r3
 8008ffe:	2b00      	cmp	r3, #0
 8009000:	f040 80a3 	bne.w	800914a <UART_RxISR_16BIT+0x1ae>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8009004:	687b      	ldr	r3, [r7, #4]
 8009006:	681b      	ldr	r3, [r3, #0]
 8009008:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800900a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800900c:	e853 3f00 	ldrex	r3, [r3]
 8009010:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8009012:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009014:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009018:	667b      	str	r3, [r7, #100]	@ 0x64
 800901a:	687b      	ldr	r3, [r7, #4]
 800901c:	681b      	ldr	r3, [r3, #0]
 800901e:	461a      	mov	r2, r3
 8009020:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009022:	657b      	str	r3, [r7, #84]	@ 0x54
 8009024:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009026:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8009028:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800902a:	e841 2300 	strex	r3, r2, [r1]
 800902e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8009030:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009032:	2b00      	cmp	r3, #0
 8009034:	d1e6      	bne.n	8009004 <UART_RxISR_16BIT+0x68>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009036:	687b      	ldr	r3, [r7, #4]
 8009038:	681b      	ldr	r3, [r3, #0]
 800903a:	3308      	adds	r3, #8
 800903c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800903e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009040:	e853 3f00 	ldrex	r3, [r3]
 8009044:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8009046:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009048:	f023 0301 	bic.w	r3, r3, #1
 800904c:	663b      	str	r3, [r7, #96]	@ 0x60
 800904e:	687b      	ldr	r3, [r7, #4]
 8009050:	681b      	ldr	r3, [r3, #0]
 8009052:	3308      	adds	r3, #8
 8009054:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8009056:	643a      	str	r2, [r7, #64]	@ 0x40
 8009058:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800905a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800905c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800905e:	e841 2300 	strex	r3, r2, [r1]
 8009062:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8009064:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009066:	2b00      	cmp	r3, #0
 8009068:	d1e5      	bne.n	8009036 <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800906a:	687b      	ldr	r3, [r7, #4]
 800906c:	2220      	movs	r2, #32
 800906e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8009072:	687b      	ldr	r3, [r7, #4]
 8009074:	2200      	movs	r2, #0
 8009076:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009078:	687b      	ldr	r3, [r7, #4]
 800907a:	2200      	movs	r2, #0
 800907c:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800907e:	687b      	ldr	r3, [r7, #4]
 8009080:	681b      	ldr	r3, [r3, #0]
 8009082:	4a34      	ldr	r2, [pc, #208]	@ (8009154 <UART_RxISR_16BIT+0x1b8>)
 8009084:	4293      	cmp	r3, r2
 8009086:	d01f      	beq.n	80090c8 <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8009088:	687b      	ldr	r3, [r7, #4]
 800908a:	681b      	ldr	r3, [r3, #0]
 800908c:	685b      	ldr	r3, [r3, #4]
 800908e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8009092:	2b00      	cmp	r3, #0
 8009094:	d018      	beq.n	80090c8 <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8009096:	687b      	ldr	r3, [r7, #4]
 8009098:	681b      	ldr	r3, [r3, #0]
 800909a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800909c:	6a3b      	ldr	r3, [r7, #32]
 800909e:	e853 3f00 	ldrex	r3, [r3]
 80090a2:	61fb      	str	r3, [r7, #28]
   return(result);
 80090a4:	69fb      	ldr	r3, [r7, #28]
 80090a6:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80090aa:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80090ac:	687b      	ldr	r3, [r7, #4]
 80090ae:	681b      	ldr	r3, [r3, #0]
 80090b0:	461a      	mov	r2, r3
 80090b2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80090b4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80090b6:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80090b8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80090ba:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80090bc:	e841 2300 	strex	r3, r2, [r1]
 80090c0:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80090c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80090c4:	2b00      	cmp	r3, #0
 80090c6:	d1e6      	bne.n	8009096 <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80090c8:	687b      	ldr	r3, [r7, #4]
 80090ca:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80090cc:	2b01      	cmp	r3, #1
 80090ce:	d12e      	bne.n	800912e <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80090d0:	687b      	ldr	r3, [r7, #4]
 80090d2:	2200      	movs	r2, #0
 80090d4:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80090d6:	687b      	ldr	r3, [r7, #4]
 80090d8:	681b      	ldr	r3, [r3, #0]
 80090da:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80090dc:	68fb      	ldr	r3, [r7, #12]
 80090de:	e853 3f00 	ldrex	r3, [r3]
 80090e2:	60bb      	str	r3, [r7, #8]
   return(result);
 80090e4:	68bb      	ldr	r3, [r7, #8]
 80090e6:	f023 0310 	bic.w	r3, r3, #16
 80090ea:	65bb      	str	r3, [r7, #88]	@ 0x58
 80090ec:	687b      	ldr	r3, [r7, #4]
 80090ee:	681b      	ldr	r3, [r3, #0]
 80090f0:	461a      	mov	r2, r3
 80090f2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80090f4:	61bb      	str	r3, [r7, #24]
 80090f6:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80090f8:	6979      	ldr	r1, [r7, #20]
 80090fa:	69ba      	ldr	r2, [r7, #24]
 80090fc:	e841 2300 	strex	r3, r2, [r1]
 8009100:	613b      	str	r3, [r7, #16]
   return(result);
 8009102:	693b      	ldr	r3, [r7, #16]
 8009104:	2b00      	cmp	r3, #0
 8009106:	d1e6      	bne.n	80090d6 <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8009108:	687b      	ldr	r3, [r7, #4]
 800910a:	681b      	ldr	r3, [r3, #0]
 800910c:	69db      	ldr	r3, [r3, #28]
 800910e:	f003 0310 	and.w	r3, r3, #16
 8009112:	2b10      	cmp	r3, #16
 8009114:	d103      	bne.n	800911e <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8009116:	687b      	ldr	r3, [r7, #4]
 8009118:	681b      	ldr	r3, [r3, #0]
 800911a:	2210      	movs	r2, #16
 800911c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800911e:	687b      	ldr	r3, [r7, #4]
 8009120:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8009124:	4619      	mov	r1, r3
 8009126:	6878      	ldr	r0, [r7, #4]
 8009128:	f7fe ffd4 	bl	80080d4 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800912c:	e00d      	b.n	800914a <UART_RxISR_16BIT+0x1ae>
        HAL_UART_RxCpltCallback(huart);
 800912e:	6878      	ldr	r0, [r7, #4]
 8009130:	f7f7 ffc0 	bl	80010b4 <HAL_UART_RxCpltCallback>
}
 8009134:	e009      	b.n	800914a <UART_RxISR_16BIT+0x1ae>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8009136:	687b      	ldr	r3, [r7, #4]
 8009138:	681b      	ldr	r3, [r3, #0]
 800913a:	8b1b      	ldrh	r3, [r3, #24]
 800913c:	b29a      	uxth	r2, r3
 800913e:	687b      	ldr	r3, [r7, #4]
 8009140:	681b      	ldr	r3, [r3, #0]
 8009142:	f042 0208 	orr.w	r2, r2, #8
 8009146:	b292      	uxth	r2, r2
 8009148:	831a      	strh	r2, [r3, #24]
}
 800914a:	bf00      	nop
 800914c:	3770      	adds	r7, #112	@ 0x70
 800914e:	46bd      	mov	sp, r7
 8009150:	bd80      	pop	{r7, pc}
 8009152:	bf00      	nop
 8009154:	40008000 	.word	0x40008000

08009158 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8009158:	b580      	push	{r7, lr}
 800915a:	b0ac      	sub	sp, #176	@ 0xb0
 800915c:	af00      	add	r7, sp, #0
 800915e:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 8009160:	687b      	ldr	r3, [r7, #4]
 8009162:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8009166:	f8a7 30aa 	strh.w	r3, [r7, #170]	@ 0xaa
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800916a:	687b      	ldr	r3, [r7, #4]
 800916c:	681b      	ldr	r3, [r3, #0]
 800916e:	69db      	ldr	r3, [r3, #28]
 8009170:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8009174:	687b      	ldr	r3, [r7, #4]
 8009176:	681b      	ldr	r3, [r3, #0]
 8009178:	681b      	ldr	r3, [r3, #0]
 800917a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800917e:	687b      	ldr	r3, [r7, #4]
 8009180:	681b      	ldr	r3, [r3, #0]
 8009182:	689b      	ldr	r3, [r3, #8]
 8009184:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8009188:	687b      	ldr	r3, [r7, #4]
 800918a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800918e:	2b22      	cmp	r3, #34	@ 0x22
 8009190:	f040 8182 	bne.w	8009498 <UART_RxISR_8BIT_FIFOEN+0x340>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8009194:	687b      	ldr	r3, [r7, #4]
 8009196:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800919a:	f8a7 309e 	strh.w	r3, [r7, #158]	@ 0x9e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800919e:	e125      	b.n	80093ec <UART_RxISR_8BIT_FIFOEN+0x294>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80091a0:	687b      	ldr	r3, [r7, #4]
 80091a2:	681b      	ldr	r3, [r3, #0]
 80091a4:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 80091a6:	f8a7 309c 	strh.w	r3, [r7, #156]	@ 0x9c
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 80091aa:	f8b7 309c 	ldrh.w	r3, [r7, #156]	@ 0x9c
 80091ae:	b2d9      	uxtb	r1, r3
 80091b0:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	@ 0xaa
 80091b4:	b2da      	uxtb	r2, r3
 80091b6:	687b      	ldr	r3, [r7, #4]
 80091b8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80091ba:	400a      	ands	r2, r1
 80091bc:	b2d2      	uxtb	r2, r2
 80091be:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 80091c0:	687b      	ldr	r3, [r7, #4]
 80091c2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80091c4:	1c5a      	adds	r2, r3, #1
 80091c6:	687b      	ldr	r3, [r7, #4]
 80091c8:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 80091ca:	687b      	ldr	r3, [r7, #4]
 80091cc:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80091d0:	b29b      	uxth	r3, r3
 80091d2:	3b01      	subs	r3, #1
 80091d4:	b29a      	uxth	r2, r3
 80091d6:	687b      	ldr	r3, [r7, #4]
 80091d8:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 80091dc:	687b      	ldr	r3, [r7, #4]
 80091de:	681b      	ldr	r3, [r3, #0]
 80091e0:	69db      	ldr	r3, [r3, #28]
 80091e2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 80091e6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80091ea:	f003 0307 	and.w	r3, r3, #7
 80091ee:	2b00      	cmp	r3, #0
 80091f0:	d053      	beq.n	800929a <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80091f2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80091f6:	f003 0301 	and.w	r3, r3, #1
 80091fa:	2b00      	cmp	r3, #0
 80091fc:	d011      	beq.n	8009222 <UART_RxISR_8BIT_FIFOEN+0xca>
 80091fe:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8009202:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009206:	2b00      	cmp	r3, #0
 8009208:	d00b      	beq.n	8009222 <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800920a:	687b      	ldr	r3, [r7, #4]
 800920c:	681b      	ldr	r3, [r3, #0]
 800920e:	2201      	movs	r2, #1
 8009210:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8009212:	687b      	ldr	r3, [r7, #4]
 8009214:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009218:	f043 0201 	orr.w	r2, r3, #1
 800921c:	687b      	ldr	r3, [r7, #4]
 800921e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8009222:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009226:	f003 0302 	and.w	r3, r3, #2
 800922a:	2b00      	cmp	r3, #0
 800922c:	d011      	beq.n	8009252 <UART_RxISR_8BIT_FIFOEN+0xfa>
 800922e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8009232:	f003 0301 	and.w	r3, r3, #1
 8009236:	2b00      	cmp	r3, #0
 8009238:	d00b      	beq.n	8009252 <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800923a:	687b      	ldr	r3, [r7, #4]
 800923c:	681b      	ldr	r3, [r3, #0]
 800923e:	2202      	movs	r2, #2
 8009240:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8009242:	687b      	ldr	r3, [r7, #4]
 8009244:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009248:	f043 0204 	orr.w	r2, r3, #4
 800924c:	687b      	ldr	r3, [r7, #4]
 800924e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8009252:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009256:	f003 0304 	and.w	r3, r3, #4
 800925a:	2b00      	cmp	r3, #0
 800925c:	d011      	beq.n	8009282 <UART_RxISR_8BIT_FIFOEN+0x12a>
 800925e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8009262:	f003 0301 	and.w	r3, r3, #1
 8009266:	2b00      	cmp	r3, #0
 8009268:	d00b      	beq.n	8009282 <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800926a:	687b      	ldr	r3, [r7, #4]
 800926c:	681b      	ldr	r3, [r3, #0]
 800926e:	2204      	movs	r2, #4
 8009270:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8009272:	687b      	ldr	r3, [r7, #4]
 8009274:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009278:	f043 0202 	orr.w	r2, r3, #2
 800927c:	687b      	ldr	r3, [r7, #4]
 800927e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8009282:	687b      	ldr	r3, [r7, #4]
 8009284:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009288:	2b00      	cmp	r3, #0
 800928a:	d006      	beq.n	800929a <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800928c:	6878      	ldr	r0, [r7, #4]
 800928e:	f7fe ff17 	bl	80080c0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009292:	687b      	ldr	r3, [r7, #4]
 8009294:	2200      	movs	r2, #0
 8009296:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 800929a:	687b      	ldr	r3, [r7, #4]
 800929c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80092a0:	b29b      	uxth	r3, r3
 80092a2:	2b00      	cmp	r3, #0
 80092a4:	f040 80a2 	bne.w	80093ec <UART_RxISR_8BIT_FIFOEN+0x294>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80092a8:	687b      	ldr	r3, [r7, #4]
 80092aa:	681b      	ldr	r3, [r3, #0]
 80092ac:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80092ae:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80092b0:	e853 3f00 	ldrex	r3, [r3]
 80092b4:	66fb      	str	r3, [r7, #108]	@ 0x6c
   return(result);
 80092b6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80092b8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80092bc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80092c0:	687b      	ldr	r3, [r7, #4]
 80092c2:	681b      	ldr	r3, [r3, #0]
 80092c4:	461a      	mov	r2, r3
 80092c6:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80092ca:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80092cc:	67ba      	str	r2, [r7, #120]	@ 0x78
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80092ce:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 80092d0:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 80092d2:	e841 2300 	strex	r3, r2, [r1]
 80092d6:	677b      	str	r3, [r7, #116]	@ 0x74
   return(result);
 80092d8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80092da:	2b00      	cmp	r3, #0
 80092dc:	d1e4      	bne.n	80092a8 <UART_RxISR_8BIT_FIFOEN+0x150>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80092de:	687b      	ldr	r3, [r7, #4]
 80092e0:	681b      	ldr	r3, [r3, #0]
 80092e2:	3308      	adds	r3, #8
 80092e4:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80092e6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80092e8:	e853 3f00 	ldrex	r3, [r3]
 80092ec:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 80092ee:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80092f0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80092f4:	f023 0301 	bic.w	r3, r3, #1
 80092f8:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80092fc:	687b      	ldr	r3, [r7, #4]
 80092fe:	681b      	ldr	r3, [r3, #0]
 8009300:	3308      	adds	r3, #8
 8009302:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8009306:	66ba      	str	r2, [r7, #104]	@ 0x68
 8009308:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800930a:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 800930c:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800930e:	e841 2300 	strex	r3, r2, [r1]
 8009312:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 8009314:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8009316:	2b00      	cmp	r3, #0
 8009318:	d1e1      	bne.n	80092de <UART_RxISR_8BIT_FIFOEN+0x186>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800931a:	687b      	ldr	r3, [r7, #4]
 800931c:	2220      	movs	r2, #32
 800931e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8009322:	687b      	ldr	r3, [r7, #4]
 8009324:	2200      	movs	r2, #0
 8009326:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009328:	687b      	ldr	r3, [r7, #4]
 800932a:	2200      	movs	r2, #0
 800932c:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800932e:	687b      	ldr	r3, [r7, #4]
 8009330:	681b      	ldr	r3, [r3, #0]
 8009332:	4a60      	ldr	r2, [pc, #384]	@ (80094b4 <UART_RxISR_8BIT_FIFOEN+0x35c>)
 8009334:	4293      	cmp	r3, r2
 8009336:	d021      	beq.n	800937c <UART_RxISR_8BIT_FIFOEN+0x224>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8009338:	687b      	ldr	r3, [r7, #4]
 800933a:	681b      	ldr	r3, [r3, #0]
 800933c:	685b      	ldr	r3, [r3, #4]
 800933e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8009342:	2b00      	cmp	r3, #0
 8009344:	d01a      	beq.n	800937c <UART_RxISR_8BIT_FIFOEN+0x224>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8009346:	687b      	ldr	r3, [r7, #4]
 8009348:	681b      	ldr	r3, [r3, #0]
 800934a:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800934c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800934e:	e853 3f00 	ldrex	r3, [r3]
 8009352:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8009354:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009356:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800935a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800935e:	687b      	ldr	r3, [r7, #4]
 8009360:	681b      	ldr	r3, [r3, #0]
 8009362:	461a      	mov	r2, r3
 8009364:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8009368:	657b      	str	r3, [r7, #84]	@ 0x54
 800936a:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800936c:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800936e:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8009370:	e841 2300 	strex	r3, r2, [r1]
 8009374:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8009376:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009378:	2b00      	cmp	r3, #0
 800937a:	d1e4      	bne.n	8009346 <UART_RxISR_8BIT_FIFOEN+0x1ee>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800937c:	687b      	ldr	r3, [r7, #4]
 800937e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009380:	2b01      	cmp	r3, #1
 8009382:	d130      	bne.n	80093e6 <UART_RxISR_8BIT_FIFOEN+0x28e>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009384:	687b      	ldr	r3, [r7, #4]
 8009386:	2200      	movs	r2, #0
 8009388:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800938a:	687b      	ldr	r3, [r7, #4]
 800938c:	681b      	ldr	r3, [r3, #0]
 800938e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009390:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009392:	e853 3f00 	ldrex	r3, [r3]
 8009396:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8009398:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800939a:	f023 0310 	bic.w	r3, r3, #16
 800939e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80093a2:	687b      	ldr	r3, [r7, #4]
 80093a4:	681b      	ldr	r3, [r3, #0]
 80093a6:	461a      	mov	r2, r3
 80093a8:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80093ac:	643b      	str	r3, [r7, #64]	@ 0x40
 80093ae:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80093b0:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80093b2:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80093b4:	e841 2300 	strex	r3, r2, [r1]
 80093b8:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80093ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80093bc:	2b00      	cmp	r3, #0
 80093be:	d1e4      	bne.n	800938a <UART_RxISR_8BIT_FIFOEN+0x232>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80093c0:	687b      	ldr	r3, [r7, #4]
 80093c2:	681b      	ldr	r3, [r3, #0]
 80093c4:	69db      	ldr	r3, [r3, #28]
 80093c6:	f003 0310 	and.w	r3, r3, #16
 80093ca:	2b10      	cmp	r3, #16
 80093cc:	d103      	bne.n	80093d6 <UART_RxISR_8BIT_FIFOEN+0x27e>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80093ce:	687b      	ldr	r3, [r7, #4]
 80093d0:	681b      	ldr	r3, [r3, #0]
 80093d2:	2210      	movs	r2, #16
 80093d4:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80093d6:	687b      	ldr	r3, [r7, #4]
 80093d8:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80093dc:	4619      	mov	r1, r3
 80093de:	6878      	ldr	r0, [r7, #4]
 80093e0:	f7fe fe78 	bl	80080d4 <HAL_UARTEx_RxEventCallback>
 80093e4:	e002      	b.n	80093ec <UART_RxISR_8BIT_FIFOEN+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 80093e6:	6878      	ldr	r0, [r7, #4]
 80093e8:	f7f7 fe64 	bl	80010b4 <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 80093ec:	f8b7 309e 	ldrh.w	r3, [r7, #158]	@ 0x9e
 80093f0:	2b00      	cmp	r3, #0
 80093f2:	d006      	beq.n	8009402 <UART_RxISR_8BIT_FIFOEN+0x2aa>
 80093f4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80093f8:	f003 0320 	and.w	r3, r3, #32
 80093fc:	2b00      	cmp	r3, #0
 80093fe:	f47f aecf 	bne.w	80091a0 <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8009402:	687b      	ldr	r3, [r7, #4]
 8009404:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8009408:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800940c:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8009410:	2b00      	cmp	r3, #0
 8009412:	d04b      	beq.n	80094ac <UART_RxISR_8BIT_FIFOEN+0x354>
 8009414:	687b      	ldr	r3, [r7, #4]
 8009416:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800941a:	f8b7 208a 	ldrh.w	r2, [r7, #138]	@ 0x8a
 800941e:	429a      	cmp	r2, r3
 8009420:	d244      	bcs.n	80094ac <UART_RxISR_8BIT_FIFOEN+0x354>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8009422:	687b      	ldr	r3, [r7, #4]
 8009424:	681b      	ldr	r3, [r3, #0]
 8009426:	3308      	adds	r3, #8
 8009428:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800942a:	6a3b      	ldr	r3, [r7, #32]
 800942c:	e853 3f00 	ldrex	r3, [r3]
 8009430:	61fb      	str	r3, [r7, #28]
   return(result);
 8009432:	69fb      	ldr	r3, [r7, #28]
 8009434:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8009438:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800943c:	687b      	ldr	r3, [r7, #4]
 800943e:	681b      	ldr	r3, [r3, #0]
 8009440:	3308      	adds	r3, #8
 8009442:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8009446:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8009448:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800944a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800944c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800944e:	e841 2300 	strex	r3, r2, [r1]
 8009452:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8009454:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009456:	2b00      	cmp	r3, #0
 8009458:	d1e3      	bne.n	8009422 <UART_RxISR_8BIT_FIFOEN+0x2ca>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 800945a:	687b      	ldr	r3, [r7, #4]
 800945c:	4a16      	ldr	r2, [pc, #88]	@ (80094b8 <UART_RxISR_8BIT_FIFOEN+0x360>)
 800945e:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8009460:	687b      	ldr	r3, [r7, #4]
 8009462:	681b      	ldr	r3, [r3, #0]
 8009464:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009466:	68fb      	ldr	r3, [r7, #12]
 8009468:	e853 3f00 	ldrex	r3, [r3]
 800946c:	60bb      	str	r3, [r7, #8]
   return(result);
 800946e:	68bb      	ldr	r3, [r7, #8]
 8009470:	f043 0320 	orr.w	r3, r3, #32
 8009474:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8009478:	687b      	ldr	r3, [r7, #4]
 800947a:	681b      	ldr	r3, [r3, #0]
 800947c:	461a      	mov	r2, r3
 800947e:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8009482:	61bb      	str	r3, [r7, #24]
 8009484:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009486:	6979      	ldr	r1, [r7, #20]
 8009488:	69ba      	ldr	r2, [r7, #24]
 800948a:	e841 2300 	strex	r3, r2, [r1]
 800948e:	613b      	str	r3, [r7, #16]
   return(result);
 8009490:	693b      	ldr	r3, [r7, #16]
 8009492:	2b00      	cmp	r3, #0
 8009494:	d1e4      	bne.n	8009460 <UART_RxISR_8BIT_FIFOEN+0x308>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8009496:	e009      	b.n	80094ac <UART_RxISR_8BIT_FIFOEN+0x354>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8009498:	687b      	ldr	r3, [r7, #4]
 800949a:	681b      	ldr	r3, [r3, #0]
 800949c:	8b1b      	ldrh	r3, [r3, #24]
 800949e:	b29a      	uxth	r2, r3
 80094a0:	687b      	ldr	r3, [r7, #4]
 80094a2:	681b      	ldr	r3, [r3, #0]
 80094a4:	f042 0208 	orr.w	r2, r2, #8
 80094a8:	b292      	uxth	r2, r2
 80094aa:	831a      	strh	r2, [r3, #24]
}
 80094ac:	bf00      	nop
 80094ae:	37b0      	adds	r7, #176	@ 0xb0
 80094b0:	46bd      	mov	sp, r7
 80094b2:	bd80      	pop	{r7, pc}
 80094b4:	40008000 	.word	0x40008000
 80094b8:	08008de1 	.word	0x08008de1

080094bc <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 80094bc:	b580      	push	{r7, lr}
 80094be:	b0ae      	sub	sp, #184	@ 0xb8
 80094c0:	af00      	add	r7, sp, #0
 80094c2:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 80094c4:	687b      	ldr	r3, [r7, #4]
 80094c6:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 80094ca:	f8a7 30b2 	strh.w	r3, [r7, #178]	@ 0xb2
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 80094ce:	687b      	ldr	r3, [r7, #4]
 80094d0:	681b      	ldr	r3, [r3, #0]
 80094d2:	69db      	ldr	r3, [r3, #28]
 80094d4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 80094d8:	687b      	ldr	r3, [r7, #4]
 80094da:	681b      	ldr	r3, [r3, #0]
 80094dc:	681b      	ldr	r3, [r3, #0]
 80094de:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 80094e2:	687b      	ldr	r3, [r7, #4]
 80094e4:	681b      	ldr	r3, [r3, #0]
 80094e6:	689b      	ldr	r3, [r3, #8]
 80094e8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80094ec:	687b      	ldr	r3, [r7, #4]
 80094ee:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80094f2:	2b22      	cmp	r3, #34	@ 0x22
 80094f4:	f040 8186 	bne.w	8009804 <UART_RxISR_16BIT_FIFOEN+0x348>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 80094f8:	687b      	ldr	r3, [r7, #4]
 80094fa:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 80094fe:	f8a7 30a6 	strh.w	r3, [r7, #166]	@ 0xa6
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8009502:	e129      	b.n	8009758 <UART_RxISR_16BIT_FIFOEN+0x29c>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8009504:	687b      	ldr	r3, [r7, #4]
 8009506:	681b      	ldr	r3, [r3, #0]
 8009508:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 800950a:	f8a7 30a4 	strh.w	r3, [r7, #164]	@ 0xa4
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 800950e:	687b      	ldr	r3, [r7, #4]
 8009510:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009512:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
      *tmp = (uint16_t)(uhdata & uhMask);
 8009516:	f8b7 20a4 	ldrh.w	r2, [r7, #164]	@ 0xa4
 800951a:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	@ 0xb2
 800951e:	4013      	ands	r3, r2
 8009520:	b29a      	uxth	r2, r3
 8009522:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8009526:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8009528:	687b      	ldr	r3, [r7, #4]
 800952a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800952c:	1c9a      	adds	r2, r3, #2
 800952e:	687b      	ldr	r3, [r7, #4]
 8009530:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 8009532:	687b      	ldr	r3, [r7, #4]
 8009534:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8009538:	b29b      	uxth	r3, r3
 800953a:	3b01      	subs	r3, #1
 800953c:	b29a      	uxth	r2, r3
 800953e:	687b      	ldr	r3, [r7, #4]
 8009540:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8009544:	687b      	ldr	r3, [r7, #4]
 8009546:	681b      	ldr	r3, [r3, #0]
 8009548:	69db      	ldr	r3, [r3, #28]
 800954a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800954e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8009552:	f003 0307 	and.w	r3, r3, #7
 8009556:	2b00      	cmp	r3, #0
 8009558:	d053      	beq.n	8009602 <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800955a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800955e:	f003 0301 	and.w	r3, r3, #1
 8009562:	2b00      	cmp	r3, #0
 8009564:	d011      	beq.n	800958a <UART_RxISR_16BIT_FIFOEN+0xce>
 8009566:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800956a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800956e:	2b00      	cmp	r3, #0
 8009570:	d00b      	beq.n	800958a <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8009572:	687b      	ldr	r3, [r7, #4]
 8009574:	681b      	ldr	r3, [r3, #0]
 8009576:	2201      	movs	r2, #1
 8009578:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800957a:	687b      	ldr	r3, [r7, #4]
 800957c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009580:	f043 0201 	orr.w	r2, r3, #1
 8009584:	687b      	ldr	r3, [r7, #4]
 8009586:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800958a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800958e:	f003 0302 	and.w	r3, r3, #2
 8009592:	2b00      	cmp	r3, #0
 8009594:	d011      	beq.n	80095ba <UART_RxISR_16BIT_FIFOEN+0xfe>
 8009596:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800959a:	f003 0301 	and.w	r3, r3, #1
 800959e:	2b00      	cmp	r3, #0
 80095a0:	d00b      	beq.n	80095ba <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80095a2:	687b      	ldr	r3, [r7, #4]
 80095a4:	681b      	ldr	r3, [r3, #0]
 80095a6:	2202      	movs	r2, #2
 80095a8:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 80095aa:	687b      	ldr	r3, [r7, #4]
 80095ac:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80095b0:	f043 0204 	orr.w	r2, r3, #4
 80095b4:	687b      	ldr	r3, [r7, #4]
 80095b6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80095ba:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80095be:	f003 0304 	and.w	r3, r3, #4
 80095c2:	2b00      	cmp	r3, #0
 80095c4:	d011      	beq.n	80095ea <UART_RxISR_16BIT_FIFOEN+0x12e>
 80095c6:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80095ca:	f003 0301 	and.w	r3, r3, #1
 80095ce:	2b00      	cmp	r3, #0
 80095d0:	d00b      	beq.n	80095ea <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80095d2:	687b      	ldr	r3, [r7, #4]
 80095d4:	681b      	ldr	r3, [r3, #0]
 80095d6:	2204      	movs	r2, #4
 80095d8:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 80095da:	687b      	ldr	r3, [r7, #4]
 80095dc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80095e0:	f043 0202 	orr.w	r2, r3, #2
 80095e4:	687b      	ldr	r3, [r7, #4]
 80095e6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80095ea:	687b      	ldr	r3, [r7, #4]
 80095ec:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80095f0:	2b00      	cmp	r3, #0
 80095f2:	d006      	beq.n	8009602 <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80095f4:	6878      	ldr	r0, [r7, #4]
 80095f6:	f7fe fd63 	bl	80080c0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 80095fa:	687b      	ldr	r3, [r7, #4]
 80095fc:	2200      	movs	r2, #0
 80095fe:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 8009602:	687b      	ldr	r3, [r7, #4]
 8009604:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8009608:	b29b      	uxth	r3, r3
 800960a:	2b00      	cmp	r3, #0
 800960c:	f040 80a4 	bne.w	8009758 <UART_RxISR_16BIT_FIFOEN+0x29c>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009610:	687b      	ldr	r3, [r7, #4]
 8009612:	681b      	ldr	r3, [r3, #0]
 8009614:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009616:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8009618:	e853 3f00 	ldrex	r3, [r3]
 800961c:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800961e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8009620:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009624:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8009628:	687b      	ldr	r3, [r7, #4]
 800962a:	681b      	ldr	r3, [r3, #0]
 800962c:	461a      	mov	r2, r3
 800962e:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8009632:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8009636:	67fa      	str	r2, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009638:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800963a:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800963e:	e841 2300 	strex	r3, r2, [r1]
 8009642:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8009644:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8009646:	2b00      	cmp	r3, #0
 8009648:	d1e2      	bne.n	8009610 <UART_RxISR_16BIT_FIFOEN+0x154>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800964a:	687b      	ldr	r3, [r7, #4]
 800964c:	681b      	ldr	r3, [r3, #0]
 800964e:	3308      	adds	r3, #8
 8009650:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009652:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8009654:	e853 3f00 	ldrex	r3, [r3]
 8009658:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800965a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800965c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8009660:	f023 0301 	bic.w	r3, r3, #1
 8009664:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8009668:	687b      	ldr	r3, [r7, #4]
 800966a:	681b      	ldr	r3, [r3, #0]
 800966c:	3308      	adds	r3, #8
 800966e:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 8009672:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8009674:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009676:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8009678:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800967a:	e841 2300 	strex	r3, r2, [r1]
 800967e:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8009680:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009682:	2b00      	cmp	r3, #0
 8009684:	d1e1      	bne.n	800964a <UART_RxISR_16BIT_FIFOEN+0x18e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8009686:	687b      	ldr	r3, [r7, #4]
 8009688:	2220      	movs	r2, #32
 800968a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800968e:	687b      	ldr	r3, [r7, #4]
 8009690:	2200      	movs	r2, #0
 8009692:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009694:	687b      	ldr	r3, [r7, #4]
 8009696:	2200      	movs	r2, #0
 8009698:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800969a:	687b      	ldr	r3, [r7, #4]
 800969c:	681b      	ldr	r3, [r3, #0]
 800969e:	4a60      	ldr	r2, [pc, #384]	@ (8009820 <UART_RxISR_16BIT_FIFOEN+0x364>)
 80096a0:	4293      	cmp	r3, r2
 80096a2:	d021      	beq.n	80096e8 <UART_RxISR_16BIT_FIFOEN+0x22c>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80096a4:	687b      	ldr	r3, [r7, #4]
 80096a6:	681b      	ldr	r3, [r3, #0]
 80096a8:	685b      	ldr	r3, [r3, #4]
 80096aa:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80096ae:	2b00      	cmp	r3, #0
 80096b0:	d01a      	beq.n	80096e8 <UART_RxISR_16BIT_FIFOEN+0x22c>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80096b2:	687b      	ldr	r3, [r7, #4]
 80096b4:	681b      	ldr	r3, [r3, #0]
 80096b6:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80096b8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80096ba:	e853 3f00 	ldrex	r3, [r3]
 80096be:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80096c0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80096c2:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80096c6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80096ca:	687b      	ldr	r3, [r7, #4]
 80096cc:	681b      	ldr	r3, [r3, #0]
 80096ce:	461a      	mov	r2, r3
 80096d0:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80096d4:	65bb      	str	r3, [r7, #88]	@ 0x58
 80096d6:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80096d8:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80096da:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80096dc:	e841 2300 	strex	r3, r2, [r1]
 80096e0:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80096e2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80096e4:	2b00      	cmp	r3, #0
 80096e6:	d1e4      	bne.n	80096b2 <UART_RxISR_16BIT_FIFOEN+0x1f6>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80096e8:	687b      	ldr	r3, [r7, #4]
 80096ea:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80096ec:	2b01      	cmp	r3, #1
 80096ee:	d130      	bne.n	8009752 <UART_RxISR_16BIT_FIFOEN+0x296>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80096f0:	687b      	ldr	r3, [r7, #4]
 80096f2:	2200      	movs	r2, #0
 80096f4:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80096f6:	687b      	ldr	r3, [r7, #4]
 80096f8:	681b      	ldr	r3, [r3, #0]
 80096fa:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80096fc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80096fe:	e853 3f00 	ldrex	r3, [r3]
 8009702:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8009704:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009706:	f023 0310 	bic.w	r3, r3, #16
 800970a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800970e:	687b      	ldr	r3, [r7, #4]
 8009710:	681b      	ldr	r3, [r3, #0]
 8009712:	461a      	mov	r2, r3
 8009714:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8009718:	647b      	str	r3, [r7, #68]	@ 0x44
 800971a:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800971c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800971e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009720:	e841 2300 	strex	r3, r2, [r1]
 8009724:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8009726:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009728:	2b00      	cmp	r3, #0
 800972a:	d1e4      	bne.n	80096f6 <UART_RxISR_16BIT_FIFOEN+0x23a>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800972c:	687b      	ldr	r3, [r7, #4]
 800972e:	681b      	ldr	r3, [r3, #0]
 8009730:	69db      	ldr	r3, [r3, #28]
 8009732:	f003 0310 	and.w	r3, r3, #16
 8009736:	2b10      	cmp	r3, #16
 8009738:	d103      	bne.n	8009742 <UART_RxISR_16BIT_FIFOEN+0x286>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800973a:	687b      	ldr	r3, [r7, #4]
 800973c:	681b      	ldr	r3, [r3, #0]
 800973e:	2210      	movs	r2, #16
 8009740:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8009742:	687b      	ldr	r3, [r7, #4]
 8009744:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8009748:	4619      	mov	r1, r3
 800974a:	6878      	ldr	r0, [r7, #4]
 800974c:	f7fe fcc2 	bl	80080d4 <HAL_UARTEx_RxEventCallback>
 8009750:	e002      	b.n	8009758 <UART_RxISR_16BIT_FIFOEN+0x29c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 8009752:	6878      	ldr	r0, [r7, #4]
 8009754:	f7f7 fcae 	bl	80010b4 <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8009758:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	@ 0xa6
 800975c:	2b00      	cmp	r3, #0
 800975e:	d006      	beq.n	800976e <UART_RxISR_16BIT_FIFOEN+0x2b2>
 8009760:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8009764:	f003 0320 	and.w	r3, r3, #32
 8009768:	2b00      	cmp	r3, #0
 800976a:	f47f aecb 	bne.w	8009504 <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 800976e:	687b      	ldr	r3, [r7, #4]
 8009770:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8009774:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8009778:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 800977c:	2b00      	cmp	r3, #0
 800977e:	d04b      	beq.n	8009818 <UART_RxISR_16BIT_FIFOEN+0x35c>
 8009780:	687b      	ldr	r3, [r7, #4]
 8009782:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8009786:	f8b7 208e 	ldrh.w	r2, [r7, #142]	@ 0x8e
 800978a:	429a      	cmp	r2, r3
 800978c:	d244      	bcs.n	8009818 <UART_RxISR_16BIT_FIFOEN+0x35c>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800978e:	687b      	ldr	r3, [r7, #4]
 8009790:	681b      	ldr	r3, [r3, #0]
 8009792:	3308      	adds	r3, #8
 8009794:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009796:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009798:	e853 3f00 	ldrex	r3, [r3]
 800979c:	623b      	str	r3, [r7, #32]
   return(result);
 800979e:	6a3b      	ldr	r3, [r7, #32]
 80097a0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80097a4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80097a8:	687b      	ldr	r3, [r7, #4]
 80097aa:	681b      	ldr	r3, [r3, #0]
 80097ac:	3308      	adds	r3, #8
 80097ae:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 80097b2:	633a      	str	r2, [r7, #48]	@ 0x30
 80097b4:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80097b6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80097b8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80097ba:	e841 2300 	strex	r3, r2, [r1]
 80097be:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80097c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80097c2:	2b00      	cmp	r3, #0
 80097c4:	d1e3      	bne.n	800978e <UART_RxISR_16BIT_FIFOEN+0x2d2>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 80097c6:	687b      	ldr	r3, [r7, #4]
 80097c8:	4a16      	ldr	r2, [pc, #88]	@ (8009824 <UART_RxISR_16BIT_FIFOEN+0x368>)
 80097ca:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 80097cc:	687b      	ldr	r3, [r7, #4]
 80097ce:	681b      	ldr	r3, [r3, #0]
 80097d0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80097d2:	693b      	ldr	r3, [r7, #16]
 80097d4:	e853 3f00 	ldrex	r3, [r3]
 80097d8:	60fb      	str	r3, [r7, #12]
   return(result);
 80097da:	68fb      	ldr	r3, [r7, #12]
 80097dc:	f043 0320 	orr.w	r3, r3, #32
 80097e0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80097e4:	687b      	ldr	r3, [r7, #4]
 80097e6:	681b      	ldr	r3, [r3, #0]
 80097e8:	461a      	mov	r2, r3
 80097ea:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80097ee:	61fb      	str	r3, [r7, #28]
 80097f0:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80097f2:	69b9      	ldr	r1, [r7, #24]
 80097f4:	69fa      	ldr	r2, [r7, #28]
 80097f6:	e841 2300 	strex	r3, r2, [r1]
 80097fa:	617b      	str	r3, [r7, #20]
   return(result);
 80097fc:	697b      	ldr	r3, [r7, #20]
 80097fe:	2b00      	cmp	r3, #0
 8009800:	d1e4      	bne.n	80097cc <UART_RxISR_16BIT_FIFOEN+0x310>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8009802:	e009      	b.n	8009818 <UART_RxISR_16BIT_FIFOEN+0x35c>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8009804:	687b      	ldr	r3, [r7, #4]
 8009806:	681b      	ldr	r3, [r3, #0]
 8009808:	8b1b      	ldrh	r3, [r3, #24]
 800980a:	b29a      	uxth	r2, r3
 800980c:	687b      	ldr	r3, [r7, #4]
 800980e:	681b      	ldr	r3, [r3, #0]
 8009810:	f042 0208 	orr.w	r2, r2, #8
 8009814:	b292      	uxth	r2, r2
 8009816:	831a      	strh	r2, [r3, #24]
}
 8009818:	bf00      	nop
 800981a:	37b8      	adds	r7, #184	@ 0xb8
 800981c:	46bd      	mov	sp, r7
 800981e:	bd80      	pop	{r7, pc}
 8009820:	40008000 	.word	0x40008000
 8009824:	08008f9d 	.word	0x08008f9d

08009828 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8009828:	b480      	push	{r7}
 800982a:	b083      	sub	sp, #12
 800982c:	af00      	add	r7, sp, #0
 800982e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8009830:	bf00      	nop
 8009832:	370c      	adds	r7, #12
 8009834:	46bd      	mov	sp, r7
 8009836:	f85d 7b04 	ldr.w	r7, [sp], #4
 800983a:	4770      	bx	lr

0800983c <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800983c:	b480      	push	{r7}
 800983e:	b083      	sub	sp, #12
 8009840:	af00      	add	r7, sp, #0
 8009842:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8009844:	bf00      	nop
 8009846:	370c      	adds	r7, #12
 8009848:	46bd      	mov	sp, r7
 800984a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800984e:	4770      	bx	lr

08009850 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8009850:	b480      	push	{r7}
 8009852:	b083      	sub	sp, #12
 8009854:	af00      	add	r7, sp, #0
 8009856:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8009858:	bf00      	nop
 800985a:	370c      	adds	r7, #12
 800985c:	46bd      	mov	sp, r7
 800985e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009862:	4770      	bx	lr

08009864 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8009864:	b480      	push	{r7}
 8009866:	b085      	sub	sp, #20
 8009868:	af00      	add	r7, sp, #0
 800986a:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800986c:	687b      	ldr	r3, [r7, #4]
 800986e:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8009872:	2b01      	cmp	r3, #1
 8009874:	d101      	bne.n	800987a <HAL_UARTEx_DisableFifoMode+0x16>
 8009876:	2302      	movs	r3, #2
 8009878:	e027      	b.n	80098ca <HAL_UARTEx_DisableFifoMode+0x66>
 800987a:	687b      	ldr	r3, [r7, #4]
 800987c:	2201      	movs	r2, #1
 800987e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8009882:	687b      	ldr	r3, [r7, #4]
 8009884:	2224      	movs	r2, #36	@ 0x24
 8009886:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800988a:	687b      	ldr	r3, [r7, #4]
 800988c:	681b      	ldr	r3, [r3, #0]
 800988e:	681b      	ldr	r3, [r3, #0]
 8009890:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009892:	687b      	ldr	r3, [r7, #4]
 8009894:	681b      	ldr	r3, [r3, #0]
 8009896:	681a      	ldr	r2, [r3, #0]
 8009898:	687b      	ldr	r3, [r7, #4]
 800989a:	681b      	ldr	r3, [r3, #0]
 800989c:	f022 0201 	bic.w	r2, r2, #1
 80098a0:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 80098a2:	68fb      	ldr	r3, [r7, #12]
 80098a4:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 80098a8:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 80098aa:	687b      	ldr	r3, [r7, #4]
 80098ac:	2200      	movs	r2, #0
 80098ae:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80098b0:	687b      	ldr	r3, [r7, #4]
 80098b2:	681b      	ldr	r3, [r3, #0]
 80098b4:	68fa      	ldr	r2, [r7, #12]
 80098b6:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80098b8:	687b      	ldr	r3, [r7, #4]
 80098ba:	2220      	movs	r2, #32
 80098bc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80098c0:	687b      	ldr	r3, [r7, #4]
 80098c2:	2200      	movs	r2, #0
 80098c4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80098c8:	2300      	movs	r3, #0
}
 80098ca:	4618      	mov	r0, r3
 80098cc:	3714      	adds	r7, #20
 80098ce:	46bd      	mov	sp, r7
 80098d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098d4:	4770      	bx	lr

080098d6 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80098d6:	b580      	push	{r7, lr}
 80098d8:	b084      	sub	sp, #16
 80098da:	af00      	add	r7, sp, #0
 80098dc:	6078      	str	r0, [r7, #4]
 80098de:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80098e0:	687b      	ldr	r3, [r7, #4]
 80098e2:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80098e6:	2b01      	cmp	r3, #1
 80098e8:	d101      	bne.n	80098ee <HAL_UARTEx_SetTxFifoThreshold+0x18>
 80098ea:	2302      	movs	r3, #2
 80098ec:	e02d      	b.n	800994a <HAL_UARTEx_SetTxFifoThreshold+0x74>
 80098ee:	687b      	ldr	r3, [r7, #4]
 80098f0:	2201      	movs	r2, #1
 80098f2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80098f6:	687b      	ldr	r3, [r7, #4]
 80098f8:	2224      	movs	r2, #36	@ 0x24
 80098fa:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80098fe:	687b      	ldr	r3, [r7, #4]
 8009900:	681b      	ldr	r3, [r3, #0]
 8009902:	681b      	ldr	r3, [r3, #0]
 8009904:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009906:	687b      	ldr	r3, [r7, #4]
 8009908:	681b      	ldr	r3, [r3, #0]
 800990a:	681a      	ldr	r2, [r3, #0]
 800990c:	687b      	ldr	r3, [r7, #4]
 800990e:	681b      	ldr	r3, [r3, #0]
 8009910:	f022 0201 	bic.w	r2, r2, #1
 8009914:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8009916:	687b      	ldr	r3, [r7, #4]
 8009918:	681b      	ldr	r3, [r3, #0]
 800991a:	689b      	ldr	r3, [r3, #8]
 800991c:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8009920:	687b      	ldr	r3, [r7, #4]
 8009922:	681b      	ldr	r3, [r3, #0]
 8009924:	683a      	ldr	r2, [r7, #0]
 8009926:	430a      	orrs	r2, r1
 8009928:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800992a:	6878      	ldr	r0, [r7, #4]
 800992c:	f000 f850 	bl	80099d0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009930:	687b      	ldr	r3, [r7, #4]
 8009932:	681b      	ldr	r3, [r3, #0]
 8009934:	68fa      	ldr	r2, [r7, #12]
 8009936:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8009938:	687b      	ldr	r3, [r7, #4]
 800993a:	2220      	movs	r2, #32
 800993c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009940:	687b      	ldr	r3, [r7, #4]
 8009942:	2200      	movs	r2, #0
 8009944:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8009948:	2300      	movs	r3, #0
}
 800994a:	4618      	mov	r0, r3
 800994c:	3710      	adds	r7, #16
 800994e:	46bd      	mov	sp, r7
 8009950:	bd80      	pop	{r7, pc}

08009952 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8009952:	b580      	push	{r7, lr}
 8009954:	b084      	sub	sp, #16
 8009956:	af00      	add	r7, sp, #0
 8009958:	6078      	str	r0, [r7, #4]
 800995a:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800995c:	687b      	ldr	r3, [r7, #4]
 800995e:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8009962:	2b01      	cmp	r3, #1
 8009964:	d101      	bne.n	800996a <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8009966:	2302      	movs	r3, #2
 8009968:	e02d      	b.n	80099c6 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800996a:	687b      	ldr	r3, [r7, #4]
 800996c:	2201      	movs	r2, #1
 800996e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8009972:	687b      	ldr	r3, [r7, #4]
 8009974:	2224      	movs	r2, #36	@ 0x24
 8009976:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800997a:	687b      	ldr	r3, [r7, #4]
 800997c:	681b      	ldr	r3, [r3, #0]
 800997e:	681b      	ldr	r3, [r3, #0]
 8009980:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009982:	687b      	ldr	r3, [r7, #4]
 8009984:	681b      	ldr	r3, [r3, #0]
 8009986:	681a      	ldr	r2, [r3, #0]
 8009988:	687b      	ldr	r3, [r7, #4]
 800998a:	681b      	ldr	r3, [r3, #0]
 800998c:	f022 0201 	bic.w	r2, r2, #1
 8009990:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8009992:	687b      	ldr	r3, [r7, #4]
 8009994:	681b      	ldr	r3, [r3, #0]
 8009996:	689b      	ldr	r3, [r3, #8]
 8009998:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800999c:	687b      	ldr	r3, [r7, #4]
 800999e:	681b      	ldr	r3, [r3, #0]
 80099a0:	683a      	ldr	r2, [r7, #0]
 80099a2:	430a      	orrs	r2, r1
 80099a4:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80099a6:	6878      	ldr	r0, [r7, #4]
 80099a8:	f000 f812 	bl	80099d0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80099ac:	687b      	ldr	r3, [r7, #4]
 80099ae:	681b      	ldr	r3, [r3, #0]
 80099b0:	68fa      	ldr	r2, [r7, #12]
 80099b2:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80099b4:	687b      	ldr	r3, [r7, #4]
 80099b6:	2220      	movs	r2, #32
 80099b8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80099bc:	687b      	ldr	r3, [r7, #4]
 80099be:	2200      	movs	r2, #0
 80099c0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80099c4:	2300      	movs	r3, #0
}
 80099c6:	4618      	mov	r0, r3
 80099c8:	3710      	adds	r7, #16
 80099ca:	46bd      	mov	sp, r7
 80099cc:	bd80      	pop	{r7, pc}
	...

080099d0 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 80099d0:	b480      	push	{r7}
 80099d2:	b085      	sub	sp, #20
 80099d4:	af00      	add	r7, sp, #0
 80099d6:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80099d8:	687b      	ldr	r3, [r7, #4]
 80099da:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80099dc:	2b00      	cmp	r3, #0
 80099de:	d108      	bne.n	80099f2 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 80099e0:	687b      	ldr	r3, [r7, #4]
 80099e2:	2201      	movs	r2, #1
 80099e4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 80099e8:	687b      	ldr	r3, [r7, #4]
 80099ea:	2201      	movs	r2, #1
 80099ec:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 80099f0:	e031      	b.n	8009a56 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 80099f2:	2308      	movs	r3, #8
 80099f4:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 80099f6:	2308      	movs	r3, #8
 80099f8:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80099fa:	687b      	ldr	r3, [r7, #4]
 80099fc:	681b      	ldr	r3, [r3, #0]
 80099fe:	689b      	ldr	r3, [r3, #8]
 8009a00:	0e5b      	lsrs	r3, r3, #25
 8009a02:	b2db      	uxtb	r3, r3
 8009a04:	f003 0307 	and.w	r3, r3, #7
 8009a08:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8009a0a:	687b      	ldr	r3, [r7, #4]
 8009a0c:	681b      	ldr	r3, [r3, #0]
 8009a0e:	689b      	ldr	r3, [r3, #8]
 8009a10:	0f5b      	lsrs	r3, r3, #29
 8009a12:	b2db      	uxtb	r3, r3
 8009a14:	f003 0307 	and.w	r3, r3, #7
 8009a18:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8009a1a:	7bbb      	ldrb	r3, [r7, #14]
 8009a1c:	7b3a      	ldrb	r2, [r7, #12]
 8009a1e:	4911      	ldr	r1, [pc, #68]	@ (8009a64 <UARTEx_SetNbDataToProcess+0x94>)
 8009a20:	5c8a      	ldrb	r2, [r1, r2]
 8009a22:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8009a26:	7b3a      	ldrb	r2, [r7, #12]
 8009a28:	490f      	ldr	r1, [pc, #60]	@ (8009a68 <UARTEx_SetNbDataToProcess+0x98>)
 8009a2a:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8009a2c:	fb93 f3f2 	sdiv	r3, r3, r2
 8009a30:	b29a      	uxth	r2, r3
 8009a32:	687b      	ldr	r3, [r7, #4]
 8009a34:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8009a38:	7bfb      	ldrb	r3, [r7, #15]
 8009a3a:	7b7a      	ldrb	r2, [r7, #13]
 8009a3c:	4909      	ldr	r1, [pc, #36]	@ (8009a64 <UARTEx_SetNbDataToProcess+0x94>)
 8009a3e:	5c8a      	ldrb	r2, [r1, r2]
 8009a40:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8009a44:	7b7a      	ldrb	r2, [r7, #13]
 8009a46:	4908      	ldr	r1, [pc, #32]	@ (8009a68 <UARTEx_SetNbDataToProcess+0x98>)
 8009a48:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8009a4a:	fb93 f3f2 	sdiv	r3, r3, r2
 8009a4e:	b29a      	uxth	r2, r3
 8009a50:	687b      	ldr	r3, [r7, #4]
 8009a52:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8009a56:	bf00      	nop
 8009a58:	3714      	adds	r7, #20
 8009a5a:	46bd      	mov	sp, r7
 8009a5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a60:	4770      	bx	lr
 8009a62:	bf00      	nop
 8009a64:	0800dd0c 	.word	0x0800dd0c
 8009a68:	0800dd14 	.word	0x0800dd14

08009a6c <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8009a6c:	b084      	sub	sp, #16
 8009a6e:	b580      	push	{r7, lr}
 8009a70:	b084      	sub	sp, #16
 8009a72:	af00      	add	r7, sp, #0
 8009a74:	6078      	str	r0, [r7, #4]
 8009a76:	f107 001c 	add.w	r0, r7, #28
 8009a7a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  /* Select FS Embedded PHY */
  USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8009a7e:	687b      	ldr	r3, [r7, #4]
 8009a80:	68db      	ldr	r3, [r3, #12]
 8009a82:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8009a86:	687b      	ldr	r3, [r7, #4]
 8009a88:	60da      	str	r2, [r3, #12]

  /* Reset after a PHY select */
  ret = USB_CoreReset(USBx);
 8009a8a:	6878      	ldr	r0, [r7, #4]
 8009a8c:	f001 fa1c 	bl	800aec8 <USB_CoreReset>
 8009a90:	4603      	mov	r3, r0
 8009a92:	73fb      	strb	r3, [r7, #15]

  if (cfg.battery_charging_enable == 0U)
 8009a94:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009a96:	2b00      	cmp	r3, #0
 8009a98:	d106      	bne.n	8009aa8 <USB_CoreInit+0x3c>
  {
    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8009a9a:	687b      	ldr	r3, [r7, #4]
 8009a9c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009a9e:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8009aa2:	687b      	ldr	r3, [r7, #4]
 8009aa4:	639a      	str	r2, [r3, #56]	@ 0x38
 8009aa6:	e005      	b.n	8009ab4 <USB_CoreInit+0x48>
  }
  else
  {
    /* Deactivate the USB Transceiver */
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8009aa8:	687b      	ldr	r3, [r7, #4]
 8009aaa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009aac:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8009ab0:	687b      	ldr	r3, [r7, #4]
 8009ab2:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  return ret;
 8009ab4:	7bfb      	ldrb	r3, [r7, #15]
}
 8009ab6:	4618      	mov	r0, r3
 8009ab8:	3710      	adds	r7, #16
 8009aba:	46bd      	mov	sp, r7
 8009abc:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8009ac0:	b004      	add	sp, #16
 8009ac2:	4770      	bx	lr

08009ac4 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8009ac4:	b480      	push	{r7}
 8009ac6:	b087      	sub	sp, #28
 8009ac8:	af00      	add	r7, sp, #0
 8009aca:	60f8      	str	r0, [r7, #12]
 8009acc:	60b9      	str	r1, [r7, #8]
 8009ace:	4613      	mov	r3, r2
 8009ad0:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 8009ad2:	79fb      	ldrb	r3, [r7, #7]
 8009ad4:	2b02      	cmp	r3, #2
 8009ad6:	d165      	bne.n	8009ba4 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8009ad8:	68bb      	ldr	r3, [r7, #8]
 8009ada:	4a3e      	ldr	r2, [pc, #248]	@ (8009bd4 <USB_SetTurnaroundTime+0x110>)
 8009adc:	4293      	cmp	r3, r2
 8009ade:	d906      	bls.n	8009aee <USB_SetTurnaroundTime+0x2a>
 8009ae0:	68bb      	ldr	r3, [r7, #8]
 8009ae2:	4a3d      	ldr	r2, [pc, #244]	@ (8009bd8 <USB_SetTurnaroundTime+0x114>)
 8009ae4:	4293      	cmp	r3, r2
 8009ae6:	d202      	bcs.n	8009aee <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8009ae8:	230f      	movs	r3, #15
 8009aea:	617b      	str	r3, [r7, #20]
 8009aec:	e05c      	b.n	8009ba8 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 8009aee:	68bb      	ldr	r3, [r7, #8]
 8009af0:	4a39      	ldr	r2, [pc, #228]	@ (8009bd8 <USB_SetTurnaroundTime+0x114>)
 8009af2:	4293      	cmp	r3, r2
 8009af4:	d306      	bcc.n	8009b04 <USB_SetTurnaroundTime+0x40>
 8009af6:	68bb      	ldr	r3, [r7, #8]
 8009af8:	4a38      	ldr	r2, [pc, #224]	@ (8009bdc <USB_SetTurnaroundTime+0x118>)
 8009afa:	4293      	cmp	r3, r2
 8009afc:	d202      	bcs.n	8009b04 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 8009afe:	230e      	movs	r3, #14
 8009b00:	617b      	str	r3, [r7, #20]
 8009b02:	e051      	b.n	8009ba8 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8009b04:	68bb      	ldr	r3, [r7, #8]
 8009b06:	4a35      	ldr	r2, [pc, #212]	@ (8009bdc <USB_SetTurnaroundTime+0x118>)
 8009b08:	4293      	cmp	r3, r2
 8009b0a:	d306      	bcc.n	8009b1a <USB_SetTurnaroundTime+0x56>
 8009b0c:	68bb      	ldr	r3, [r7, #8]
 8009b0e:	4a34      	ldr	r2, [pc, #208]	@ (8009be0 <USB_SetTurnaroundTime+0x11c>)
 8009b10:	4293      	cmp	r3, r2
 8009b12:	d202      	bcs.n	8009b1a <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8009b14:	230d      	movs	r3, #13
 8009b16:	617b      	str	r3, [r7, #20]
 8009b18:	e046      	b.n	8009ba8 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 8009b1a:	68bb      	ldr	r3, [r7, #8]
 8009b1c:	4a30      	ldr	r2, [pc, #192]	@ (8009be0 <USB_SetTurnaroundTime+0x11c>)
 8009b1e:	4293      	cmp	r3, r2
 8009b20:	d306      	bcc.n	8009b30 <USB_SetTurnaroundTime+0x6c>
 8009b22:	68bb      	ldr	r3, [r7, #8]
 8009b24:	4a2f      	ldr	r2, [pc, #188]	@ (8009be4 <USB_SetTurnaroundTime+0x120>)
 8009b26:	4293      	cmp	r3, r2
 8009b28:	d802      	bhi.n	8009b30 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 8009b2a:	230c      	movs	r3, #12
 8009b2c:	617b      	str	r3, [r7, #20]
 8009b2e:	e03b      	b.n	8009ba8 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8009b30:	68bb      	ldr	r3, [r7, #8]
 8009b32:	4a2c      	ldr	r2, [pc, #176]	@ (8009be4 <USB_SetTurnaroundTime+0x120>)
 8009b34:	4293      	cmp	r3, r2
 8009b36:	d906      	bls.n	8009b46 <USB_SetTurnaroundTime+0x82>
 8009b38:	68bb      	ldr	r3, [r7, #8]
 8009b3a:	4a2b      	ldr	r2, [pc, #172]	@ (8009be8 <USB_SetTurnaroundTime+0x124>)
 8009b3c:	4293      	cmp	r3, r2
 8009b3e:	d802      	bhi.n	8009b46 <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8009b40:	230b      	movs	r3, #11
 8009b42:	617b      	str	r3, [r7, #20]
 8009b44:	e030      	b.n	8009ba8 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 8009b46:	68bb      	ldr	r3, [r7, #8]
 8009b48:	4a27      	ldr	r2, [pc, #156]	@ (8009be8 <USB_SetTurnaroundTime+0x124>)
 8009b4a:	4293      	cmp	r3, r2
 8009b4c:	d906      	bls.n	8009b5c <USB_SetTurnaroundTime+0x98>
 8009b4e:	68bb      	ldr	r3, [r7, #8]
 8009b50:	4a26      	ldr	r2, [pc, #152]	@ (8009bec <USB_SetTurnaroundTime+0x128>)
 8009b52:	4293      	cmp	r3, r2
 8009b54:	d802      	bhi.n	8009b5c <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 8009b56:	230a      	movs	r3, #10
 8009b58:	617b      	str	r3, [r7, #20]
 8009b5a:	e025      	b.n	8009ba8 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8009b5c:	68bb      	ldr	r3, [r7, #8]
 8009b5e:	4a23      	ldr	r2, [pc, #140]	@ (8009bec <USB_SetTurnaroundTime+0x128>)
 8009b60:	4293      	cmp	r3, r2
 8009b62:	d906      	bls.n	8009b72 <USB_SetTurnaroundTime+0xae>
 8009b64:	68bb      	ldr	r3, [r7, #8]
 8009b66:	4a22      	ldr	r2, [pc, #136]	@ (8009bf0 <USB_SetTurnaroundTime+0x12c>)
 8009b68:	4293      	cmp	r3, r2
 8009b6a:	d202      	bcs.n	8009b72 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8009b6c:	2309      	movs	r3, #9
 8009b6e:	617b      	str	r3, [r7, #20]
 8009b70:	e01a      	b.n	8009ba8 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 8009b72:	68bb      	ldr	r3, [r7, #8]
 8009b74:	4a1e      	ldr	r2, [pc, #120]	@ (8009bf0 <USB_SetTurnaroundTime+0x12c>)
 8009b76:	4293      	cmp	r3, r2
 8009b78:	d306      	bcc.n	8009b88 <USB_SetTurnaroundTime+0xc4>
 8009b7a:	68bb      	ldr	r3, [r7, #8]
 8009b7c:	4a1d      	ldr	r2, [pc, #116]	@ (8009bf4 <USB_SetTurnaroundTime+0x130>)
 8009b7e:	4293      	cmp	r3, r2
 8009b80:	d802      	bhi.n	8009b88 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 8009b82:	2308      	movs	r3, #8
 8009b84:	617b      	str	r3, [r7, #20]
 8009b86:	e00f      	b.n	8009ba8 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8009b88:	68bb      	ldr	r3, [r7, #8]
 8009b8a:	4a1a      	ldr	r2, [pc, #104]	@ (8009bf4 <USB_SetTurnaroundTime+0x130>)
 8009b8c:	4293      	cmp	r3, r2
 8009b8e:	d906      	bls.n	8009b9e <USB_SetTurnaroundTime+0xda>
 8009b90:	68bb      	ldr	r3, [r7, #8]
 8009b92:	4a19      	ldr	r2, [pc, #100]	@ (8009bf8 <USB_SetTurnaroundTime+0x134>)
 8009b94:	4293      	cmp	r3, r2
 8009b96:	d202      	bcs.n	8009b9e <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8009b98:	2307      	movs	r3, #7
 8009b9a:	617b      	str	r3, [r7, #20]
 8009b9c:	e004      	b.n	8009ba8 <USB_SetTurnaroundTime+0xe4>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 8009b9e:	2306      	movs	r3, #6
 8009ba0:	617b      	str	r3, [r7, #20]
 8009ba2:	e001      	b.n	8009ba8 <USB_SetTurnaroundTime+0xe4>
    }
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8009ba4:	2309      	movs	r3, #9
 8009ba6:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8009ba8:	68fb      	ldr	r3, [r7, #12]
 8009baa:	68db      	ldr	r3, [r3, #12]
 8009bac:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 8009bb0:	68fb      	ldr	r3, [r7, #12]
 8009bb2:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8009bb4:	68fb      	ldr	r3, [r7, #12]
 8009bb6:	68da      	ldr	r2, [r3, #12]
 8009bb8:	697b      	ldr	r3, [r7, #20]
 8009bba:	029b      	lsls	r3, r3, #10
 8009bbc:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 8009bc0:	431a      	orrs	r2, r3
 8009bc2:	68fb      	ldr	r3, [r7, #12]
 8009bc4:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8009bc6:	2300      	movs	r3, #0
}
 8009bc8:	4618      	mov	r0, r3
 8009bca:	371c      	adds	r7, #28
 8009bcc:	46bd      	mov	sp, r7
 8009bce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bd2:	4770      	bx	lr
 8009bd4:	00d8acbf 	.word	0x00d8acbf
 8009bd8:	00e4e1c0 	.word	0x00e4e1c0
 8009bdc:	00f42400 	.word	0x00f42400
 8009be0:	01067380 	.word	0x01067380
 8009be4:	011a499f 	.word	0x011a499f
 8009be8:	01312cff 	.word	0x01312cff
 8009bec:	014ca43f 	.word	0x014ca43f
 8009bf0:	016e3600 	.word	0x016e3600
 8009bf4:	01a6ab1f 	.word	0x01a6ab1f
 8009bf8:	01e84800 	.word	0x01e84800

08009bfc <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8009bfc:	b480      	push	{r7}
 8009bfe:	b083      	sub	sp, #12
 8009c00:	af00      	add	r7, sp, #0
 8009c02:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8009c04:	687b      	ldr	r3, [r7, #4]
 8009c06:	689b      	ldr	r3, [r3, #8]
 8009c08:	f043 0201 	orr.w	r2, r3, #1
 8009c0c:	687b      	ldr	r3, [r7, #4]
 8009c0e:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8009c10:	2300      	movs	r3, #0
}
 8009c12:	4618      	mov	r0, r3
 8009c14:	370c      	adds	r7, #12
 8009c16:	46bd      	mov	sp, r7
 8009c18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c1c:	4770      	bx	lr

08009c1e <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8009c1e:	b480      	push	{r7}
 8009c20:	b083      	sub	sp, #12
 8009c22:	af00      	add	r7, sp, #0
 8009c24:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8009c26:	687b      	ldr	r3, [r7, #4]
 8009c28:	689b      	ldr	r3, [r3, #8]
 8009c2a:	f023 0201 	bic.w	r2, r3, #1
 8009c2e:	687b      	ldr	r3, [r7, #4]
 8009c30:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8009c32:	2300      	movs	r3, #0
}
 8009c34:	4618      	mov	r0, r3
 8009c36:	370c      	adds	r7, #12
 8009c38:	46bd      	mov	sp, r7
 8009c3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c3e:	4770      	bx	lr

08009c40 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_ModeTypeDef mode)
{
 8009c40:	b580      	push	{r7, lr}
 8009c42:	b084      	sub	sp, #16
 8009c44:	af00      	add	r7, sp, #0
 8009c46:	6078      	str	r0, [r7, #4]
 8009c48:	460b      	mov	r3, r1
 8009c4a:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8009c4c:	2300      	movs	r3, #0
 8009c4e:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8009c50:	687b      	ldr	r3, [r7, #4]
 8009c52:	68db      	ldr	r3, [r3, #12]
 8009c54:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8009c58:	687b      	ldr	r3, [r7, #4]
 8009c5a:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8009c5c:	78fb      	ldrb	r3, [r7, #3]
 8009c5e:	2b01      	cmp	r3, #1
 8009c60:	d115      	bne.n	8009c8e <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8009c62:	687b      	ldr	r3, [r7, #4]
 8009c64:	68db      	ldr	r3, [r3, #12]
 8009c66:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8009c6a:	687b      	ldr	r3, [r7, #4]
 8009c6c:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8009c6e:	2001      	movs	r0, #1
 8009c70:	f7f7 fff2 	bl	8001c58 <HAL_Delay>
      ms++;
 8009c74:	68fb      	ldr	r3, [r7, #12]
 8009c76:	3301      	adds	r3, #1
 8009c78:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 8009c7a:	6878      	ldr	r0, [r7, #4]
 8009c7c:	f001 f8ab 	bl	800add6 <USB_GetMode>
 8009c80:	4603      	mov	r3, r0
 8009c82:	2b01      	cmp	r3, #1
 8009c84:	d01e      	beq.n	8009cc4 <USB_SetCurrentMode+0x84>
 8009c86:	68fb      	ldr	r3, [r7, #12]
 8009c88:	2b31      	cmp	r3, #49	@ 0x31
 8009c8a:	d9f0      	bls.n	8009c6e <USB_SetCurrentMode+0x2e>
 8009c8c:	e01a      	b.n	8009cc4 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8009c8e:	78fb      	ldrb	r3, [r7, #3]
 8009c90:	2b00      	cmp	r3, #0
 8009c92:	d115      	bne.n	8009cc0 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8009c94:	687b      	ldr	r3, [r7, #4]
 8009c96:	68db      	ldr	r3, [r3, #12]
 8009c98:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8009c9c:	687b      	ldr	r3, [r7, #4]
 8009c9e:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8009ca0:	2001      	movs	r0, #1
 8009ca2:	f7f7 ffd9 	bl	8001c58 <HAL_Delay>
      ms++;
 8009ca6:	68fb      	ldr	r3, [r7, #12]
 8009ca8:	3301      	adds	r3, #1
 8009caa:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 8009cac:	6878      	ldr	r0, [r7, #4]
 8009cae:	f001 f892 	bl	800add6 <USB_GetMode>
 8009cb2:	4603      	mov	r3, r0
 8009cb4:	2b00      	cmp	r3, #0
 8009cb6:	d005      	beq.n	8009cc4 <USB_SetCurrentMode+0x84>
 8009cb8:	68fb      	ldr	r3, [r7, #12]
 8009cba:	2b31      	cmp	r3, #49	@ 0x31
 8009cbc:	d9f0      	bls.n	8009ca0 <USB_SetCurrentMode+0x60>
 8009cbe:	e001      	b.n	8009cc4 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8009cc0:	2301      	movs	r3, #1
 8009cc2:	e005      	b.n	8009cd0 <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 8009cc4:	68fb      	ldr	r3, [r7, #12]
 8009cc6:	2b32      	cmp	r3, #50	@ 0x32
 8009cc8:	d101      	bne.n	8009cce <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8009cca:	2301      	movs	r3, #1
 8009ccc:	e000      	b.n	8009cd0 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8009cce:	2300      	movs	r3, #0
}
 8009cd0:	4618      	mov	r0, r3
 8009cd2:	3710      	adds	r7, #16
 8009cd4:	46bd      	mov	sp, r7
 8009cd6:	bd80      	pop	{r7, pc}

08009cd8 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8009cd8:	b084      	sub	sp, #16
 8009cda:	b580      	push	{r7, lr}
 8009cdc:	b086      	sub	sp, #24
 8009cde:	af00      	add	r7, sp, #0
 8009ce0:	6078      	str	r0, [r7, #4]
 8009ce2:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8009ce6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8009cea:	2300      	movs	r3, #0
 8009cec:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009cee:	687b      	ldr	r3, [r7, #4]
 8009cf0:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8009cf2:	2300      	movs	r3, #0
 8009cf4:	613b      	str	r3, [r7, #16]
 8009cf6:	e009      	b.n	8009d0c <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8009cf8:	687a      	ldr	r2, [r7, #4]
 8009cfa:	693b      	ldr	r3, [r7, #16]
 8009cfc:	3340      	adds	r3, #64	@ 0x40
 8009cfe:	009b      	lsls	r3, r3, #2
 8009d00:	4413      	add	r3, r2
 8009d02:	2200      	movs	r2, #0
 8009d04:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8009d06:	693b      	ldr	r3, [r7, #16]
 8009d08:	3301      	adds	r3, #1
 8009d0a:	613b      	str	r3, [r7, #16]
 8009d0c:	693b      	ldr	r3, [r7, #16]
 8009d0e:	2b0e      	cmp	r3, #14
 8009d10:	d9f2      	bls.n	8009cf8 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8009d12:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009d14:	2b00      	cmp	r3, #0
 8009d16:	d11c      	bne.n	8009d52 <USB_DevInit+0x7a>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8009d18:	68fb      	ldr	r3, [r7, #12]
 8009d1a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009d1e:	685b      	ldr	r3, [r3, #4]
 8009d20:	68fa      	ldr	r2, [r7, #12]
 8009d22:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8009d26:	f043 0302 	orr.w	r3, r3, #2
 8009d2a:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 8009d2c:	687b      	ldr	r3, [r7, #4]
 8009d2e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009d30:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8009d34:	687b      	ldr	r3, [r7, #4]
 8009d36:	639a      	str	r2, [r3, #56]	@ 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 8009d38:	687b      	ldr	r3, [r7, #4]
 8009d3a:	681b      	ldr	r3, [r3, #0]
 8009d3c:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8009d40:	687b      	ldr	r3, [r7, #4]
 8009d42:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 8009d44:	687b      	ldr	r3, [r7, #4]
 8009d46:	681b      	ldr	r3, [r3, #0]
 8009d48:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8009d4c:	687b      	ldr	r3, [r7, #4]
 8009d4e:	601a      	str	r2, [r3, #0]
 8009d50:	e005      	b.n	8009d5e <USB_DevInit+0x86>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 8009d52:	687b      	ldr	r3, [r7, #4]
 8009d54:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009d56:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8009d5a:	687b      	ldr	r3, [r7, #4]
 8009d5c:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8009d5e:	68fb      	ldr	r3, [r7, #12]
 8009d60:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8009d64:	461a      	mov	r2, r3
 8009d66:	2300      	movs	r3, #0
 8009d68:	6013      	str	r3, [r2, #0]

  /* Set Core speed to Full speed mode */
  (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8009d6a:	2103      	movs	r1, #3
 8009d6c:	6878      	ldr	r0, [r7, #4]
 8009d6e:	f000 f959 	bl	800a024 <USB_SetDevSpeed>

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8009d72:	2110      	movs	r1, #16
 8009d74:	6878      	ldr	r0, [r7, #4]
 8009d76:	f000 f8f1 	bl	8009f5c <USB_FlushTxFifo>
 8009d7a:	4603      	mov	r3, r0
 8009d7c:	2b00      	cmp	r3, #0
 8009d7e:	d001      	beq.n	8009d84 <USB_DevInit+0xac>
  {
    ret = HAL_ERROR;
 8009d80:	2301      	movs	r3, #1
 8009d82:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8009d84:	6878      	ldr	r0, [r7, #4]
 8009d86:	f000 f91d 	bl	8009fc4 <USB_FlushRxFifo>
 8009d8a:	4603      	mov	r3, r0
 8009d8c:	2b00      	cmp	r3, #0
 8009d8e:	d001      	beq.n	8009d94 <USB_DevInit+0xbc>
  {
    ret = HAL_ERROR;
 8009d90:	2301      	movs	r3, #1
 8009d92:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8009d94:	68fb      	ldr	r3, [r7, #12]
 8009d96:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009d9a:	461a      	mov	r2, r3
 8009d9c:	2300      	movs	r3, #0
 8009d9e:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8009da0:	68fb      	ldr	r3, [r7, #12]
 8009da2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009da6:	461a      	mov	r2, r3
 8009da8:	2300      	movs	r3, #0
 8009daa:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8009dac:	68fb      	ldr	r3, [r7, #12]
 8009dae:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009db2:	461a      	mov	r2, r3
 8009db4:	2300      	movs	r3, #0
 8009db6:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8009db8:	2300      	movs	r3, #0
 8009dba:	613b      	str	r3, [r7, #16]
 8009dbc:	e043      	b.n	8009e46 <USB_DevInit+0x16e>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8009dbe:	693b      	ldr	r3, [r7, #16]
 8009dc0:	015a      	lsls	r2, r3, #5
 8009dc2:	68fb      	ldr	r3, [r7, #12]
 8009dc4:	4413      	add	r3, r2
 8009dc6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009dca:	681b      	ldr	r3, [r3, #0]
 8009dcc:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8009dd0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8009dd4:	d118      	bne.n	8009e08 <USB_DevInit+0x130>
    {
      if (i == 0U)
 8009dd6:	693b      	ldr	r3, [r7, #16]
 8009dd8:	2b00      	cmp	r3, #0
 8009dda:	d10a      	bne.n	8009df2 <USB_DevInit+0x11a>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8009ddc:	693b      	ldr	r3, [r7, #16]
 8009dde:	015a      	lsls	r2, r3, #5
 8009de0:	68fb      	ldr	r3, [r7, #12]
 8009de2:	4413      	add	r3, r2
 8009de4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009de8:	461a      	mov	r2, r3
 8009dea:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8009dee:	6013      	str	r3, [r2, #0]
 8009df0:	e013      	b.n	8009e1a <USB_DevInit+0x142>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8009df2:	693b      	ldr	r3, [r7, #16]
 8009df4:	015a      	lsls	r2, r3, #5
 8009df6:	68fb      	ldr	r3, [r7, #12]
 8009df8:	4413      	add	r3, r2
 8009dfa:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009dfe:	461a      	mov	r2, r3
 8009e00:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8009e04:	6013      	str	r3, [r2, #0]
 8009e06:	e008      	b.n	8009e1a <USB_DevInit+0x142>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8009e08:	693b      	ldr	r3, [r7, #16]
 8009e0a:	015a      	lsls	r2, r3, #5
 8009e0c:	68fb      	ldr	r3, [r7, #12]
 8009e0e:	4413      	add	r3, r2
 8009e10:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009e14:	461a      	mov	r2, r3
 8009e16:	2300      	movs	r3, #0
 8009e18:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8009e1a:	693b      	ldr	r3, [r7, #16]
 8009e1c:	015a      	lsls	r2, r3, #5
 8009e1e:	68fb      	ldr	r3, [r7, #12]
 8009e20:	4413      	add	r3, r2
 8009e22:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009e26:	461a      	mov	r2, r3
 8009e28:	2300      	movs	r3, #0
 8009e2a:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8009e2c:	693b      	ldr	r3, [r7, #16]
 8009e2e:	015a      	lsls	r2, r3, #5
 8009e30:	68fb      	ldr	r3, [r7, #12]
 8009e32:	4413      	add	r3, r2
 8009e34:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009e38:	461a      	mov	r2, r3
 8009e3a:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8009e3e:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8009e40:	693b      	ldr	r3, [r7, #16]
 8009e42:	3301      	adds	r3, #1
 8009e44:	613b      	str	r3, [r7, #16]
 8009e46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009e48:	693a      	ldr	r2, [r7, #16]
 8009e4a:	429a      	cmp	r2, r3
 8009e4c:	d3b7      	bcc.n	8009dbe <USB_DevInit+0xe6>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8009e4e:	2300      	movs	r3, #0
 8009e50:	613b      	str	r3, [r7, #16]
 8009e52:	e043      	b.n	8009edc <USB_DevInit+0x204>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8009e54:	693b      	ldr	r3, [r7, #16]
 8009e56:	015a      	lsls	r2, r3, #5
 8009e58:	68fb      	ldr	r3, [r7, #12]
 8009e5a:	4413      	add	r3, r2
 8009e5c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009e60:	681b      	ldr	r3, [r3, #0]
 8009e62:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8009e66:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8009e6a:	d118      	bne.n	8009e9e <USB_DevInit+0x1c6>
    {
      if (i == 0U)
 8009e6c:	693b      	ldr	r3, [r7, #16]
 8009e6e:	2b00      	cmp	r3, #0
 8009e70:	d10a      	bne.n	8009e88 <USB_DevInit+0x1b0>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8009e72:	693b      	ldr	r3, [r7, #16]
 8009e74:	015a      	lsls	r2, r3, #5
 8009e76:	68fb      	ldr	r3, [r7, #12]
 8009e78:	4413      	add	r3, r2
 8009e7a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009e7e:	461a      	mov	r2, r3
 8009e80:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8009e84:	6013      	str	r3, [r2, #0]
 8009e86:	e013      	b.n	8009eb0 <USB_DevInit+0x1d8>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8009e88:	693b      	ldr	r3, [r7, #16]
 8009e8a:	015a      	lsls	r2, r3, #5
 8009e8c:	68fb      	ldr	r3, [r7, #12]
 8009e8e:	4413      	add	r3, r2
 8009e90:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009e94:	461a      	mov	r2, r3
 8009e96:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8009e9a:	6013      	str	r3, [r2, #0]
 8009e9c:	e008      	b.n	8009eb0 <USB_DevInit+0x1d8>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8009e9e:	693b      	ldr	r3, [r7, #16]
 8009ea0:	015a      	lsls	r2, r3, #5
 8009ea2:	68fb      	ldr	r3, [r7, #12]
 8009ea4:	4413      	add	r3, r2
 8009ea6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009eaa:	461a      	mov	r2, r3
 8009eac:	2300      	movs	r3, #0
 8009eae:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8009eb0:	693b      	ldr	r3, [r7, #16]
 8009eb2:	015a      	lsls	r2, r3, #5
 8009eb4:	68fb      	ldr	r3, [r7, #12]
 8009eb6:	4413      	add	r3, r2
 8009eb8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009ebc:	461a      	mov	r2, r3
 8009ebe:	2300      	movs	r3, #0
 8009ec0:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8009ec2:	693b      	ldr	r3, [r7, #16]
 8009ec4:	015a      	lsls	r2, r3, #5
 8009ec6:	68fb      	ldr	r3, [r7, #12]
 8009ec8:	4413      	add	r3, r2
 8009eca:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009ece:	461a      	mov	r2, r3
 8009ed0:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8009ed4:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8009ed6:	693b      	ldr	r3, [r7, #16]
 8009ed8:	3301      	adds	r3, #1
 8009eda:	613b      	str	r3, [r7, #16]
 8009edc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009ede:	693a      	ldr	r2, [r7, #16]
 8009ee0:	429a      	cmp	r2, r3
 8009ee2:	d3b7      	bcc.n	8009e54 <USB_DevInit+0x17c>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8009ee4:	68fb      	ldr	r3, [r7, #12]
 8009ee6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009eea:	691b      	ldr	r3, [r3, #16]
 8009eec:	68fa      	ldr	r2, [r7, #12]
 8009eee:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8009ef2:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009ef6:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8009ef8:	687b      	ldr	r3, [r7, #4]
 8009efa:	2200      	movs	r2, #0
 8009efc:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8009efe:	687b      	ldr	r3, [r7, #4]
 8009f00:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 8009f04:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8009f06:	687b      	ldr	r3, [r7, #4]
 8009f08:	699b      	ldr	r3, [r3, #24]
 8009f0a:	f043 0210 	orr.w	r2, r3, #16
 8009f0e:	687b      	ldr	r3, [r7, #4]
 8009f10:	619a      	str	r2, [r3, #24]

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8009f12:	687b      	ldr	r3, [r7, #4]
 8009f14:	699a      	ldr	r2, [r3, #24]
 8009f16:	4b10      	ldr	r3, [pc, #64]	@ (8009f58 <USB_DevInit+0x280>)
 8009f18:	4313      	orrs	r3, r2
 8009f1a:	687a      	ldr	r2, [r7, #4]
 8009f1c:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8009f1e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009f20:	2b00      	cmp	r3, #0
 8009f22:	d005      	beq.n	8009f30 <USB_DevInit+0x258>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8009f24:	687b      	ldr	r3, [r7, #4]
 8009f26:	699b      	ldr	r3, [r3, #24]
 8009f28:	f043 0208 	orr.w	r2, r3, #8
 8009f2c:	687b      	ldr	r3, [r7, #4]
 8009f2e:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8009f30:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009f32:	2b01      	cmp	r3, #1
 8009f34:	d107      	bne.n	8009f46 <USB_DevInit+0x26e>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8009f36:	687b      	ldr	r3, [r7, #4]
 8009f38:	699b      	ldr	r3, [r3, #24]
 8009f3a:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8009f3e:	f043 0304 	orr.w	r3, r3, #4
 8009f42:	687a      	ldr	r2, [r7, #4]
 8009f44:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8009f46:	7dfb      	ldrb	r3, [r7, #23]
}
 8009f48:	4618      	mov	r0, r3
 8009f4a:	3718      	adds	r7, #24
 8009f4c:	46bd      	mov	sp, r7
 8009f4e:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8009f52:	b004      	add	sp, #16
 8009f54:	4770      	bx	lr
 8009f56:	bf00      	nop
 8009f58:	803c3800 	.word	0x803c3800

08009f5c <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8009f5c:	b480      	push	{r7}
 8009f5e:	b085      	sub	sp, #20
 8009f60:	af00      	add	r7, sp, #0
 8009f62:	6078      	str	r0, [r7, #4]
 8009f64:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8009f66:	2300      	movs	r3, #0
 8009f68:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8009f6a:	68fb      	ldr	r3, [r7, #12]
 8009f6c:	3301      	adds	r3, #1
 8009f6e:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8009f70:	68fb      	ldr	r3, [r7, #12]
 8009f72:	4a13      	ldr	r2, [pc, #76]	@ (8009fc0 <USB_FlushTxFifo+0x64>)
 8009f74:	4293      	cmp	r3, r2
 8009f76:	d901      	bls.n	8009f7c <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8009f78:	2303      	movs	r3, #3
 8009f7a:	e01b      	b.n	8009fb4 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8009f7c:	687b      	ldr	r3, [r7, #4]
 8009f7e:	691b      	ldr	r3, [r3, #16]
 8009f80:	2b00      	cmp	r3, #0
 8009f82:	daf2      	bge.n	8009f6a <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8009f84:	2300      	movs	r3, #0
 8009f86:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8009f88:	683b      	ldr	r3, [r7, #0]
 8009f8a:	019b      	lsls	r3, r3, #6
 8009f8c:	f043 0220 	orr.w	r2, r3, #32
 8009f90:	687b      	ldr	r3, [r7, #4]
 8009f92:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8009f94:	68fb      	ldr	r3, [r7, #12]
 8009f96:	3301      	adds	r3, #1
 8009f98:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8009f9a:	68fb      	ldr	r3, [r7, #12]
 8009f9c:	4a08      	ldr	r2, [pc, #32]	@ (8009fc0 <USB_FlushTxFifo+0x64>)
 8009f9e:	4293      	cmp	r3, r2
 8009fa0:	d901      	bls.n	8009fa6 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8009fa2:	2303      	movs	r3, #3
 8009fa4:	e006      	b.n	8009fb4 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8009fa6:	687b      	ldr	r3, [r7, #4]
 8009fa8:	691b      	ldr	r3, [r3, #16]
 8009faa:	f003 0320 	and.w	r3, r3, #32
 8009fae:	2b20      	cmp	r3, #32
 8009fb0:	d0f0      	beq.n	8009f94 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8009fb2:	2300      	movs	r3, #0
}
 8009fb4:	4618      	mov	r0, r3
 8009fb6:	3714      	adds	r7, #20
 8009fb8:	46bd      	mov	sp, r7
 8009fba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fbe:	4770      	bx	lr
 8009fc0:	00030d40 	.word	0x00030d40

08009fc4 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8009fc4:	b480      	push	{r7}
 8009fc6:	b085      	sub	sp, #20
 8009fc8:	af00      	add	r7, sp, #0
 8009fca:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8009fcc:	2300      	movs	r3, #0
 8009fce:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8009fd0:	68fb      	ldr	r3, [r7, #12]
 8009fd2:	3301      	adds	r3, #1
 8009fd4:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8009fd6:	68fb      	ldr	r3, [r7, #12]
 8009fd8:	4a11      	ldr	r2, [pc, #68]	@ (800a020 <USB_FlushRxFifo+0x5c>)
 8009fda:	4293      	cmp	r3, r2
 8009fdc:	d901      	bls.n	8009fe2 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8009fde:	2303      	movs	r3, #3
 8009fe0:	e018      	b.n	800a014 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8009fe2:	687b      	ldr	r3, [r7, #4]
 8009fe4:	691b      	ldr	r3, [r3, #16]
 8009fe6:	2b00      	cmp	r3, #0
 8009fe8:	daf2      	bge.n	8009fd0 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8009fea:	2300      	movs	r3, #0
 8009fec:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8009fee:	687b      	ldr	r3, [r7, #4]
 8009ff0:	2210      	movs	r2, #16
 8009ff2:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8009ff4:	68fb      	ldr	r3, [r7, #12]
 8009ff6:	3301      	adds	r3, #1
 8009ff8:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8009ffa:	68fb      	ldr	r3, [r7, #12]
 8009ffc:	4a08      	ldr	r2, [pc, #32]	@ (800a020 <USB_FlushRxFifo+0x5c>)
 8009ffe:	4293      	cmp	r3, r2
 800a000:	d901      	bls.n	800a006 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 800a002:	2303      	movs	r3, #3
 800a004:	e006      	b.n	800a014 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800a006:	687b      	ldr	r3, [r7, #4]
 800a008:	691b      	ldr	r3, [r3, #16]
 800a00a:	f003 0310 	and.w	r3, r3, #16
 800a00e:	2b10      	cmp	r3, #16
 800a010:	d0f0      	beq.n	8009ff4 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 800a012:	2300      	movs	r3, #0
}
 800a014:	4618      	mov	r0, r3
 800a016:	3714      	adds	r7, #20
 800a018:	46bd      	mov	sp, r7
 800a01a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a01e:	4770      	bx	lr
 800a020:	00030d40 	.word	0x00030d40

0800a024 <USB_SetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 800a024:	b480      	push	{r7}
 800a026:	b085      	sub	sp, #20
 800a028:	af00      	add	r7, sp, #0
 800a02a:	6078      	str	r0, [r7, #4]
 800a02c:	460b      	mov	r3, r1
 800a02e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a030:	687b      	ldr	r3, [r7, #4]
 800a032:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 800a034:	68fb      	ldr	r3, [r7, #12]
 800a036:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a03a:	681a      	ldr	r2, [r3, #0]
 800a03c:	78fb      	ldrb	r3, [r7, #3]
 800a03e:	68f9      	ldr	r1, [r7, #12]
 800a040:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800a044:	4313      	orrs	r3, r2
 800a046:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 800a048:	2300      	movs	r3, #0
}
 800a04a:	4618      	mov	r0, r3
 800a04c:	3714      	adds	r7, #20
 800a04e:	46bd      	mov	sp, r7
 800a050:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a054:	4770      	bx	lr

0800a056 <USB_GetDevSpeed>:
  * @retval speed  device speed
  *          This parameter can be one of these values:
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 800a056:	b480      	push	{r7}
 800a058:	b087      	sub	sp, #28
 800a05a:	af00      	add	r7, sp, #0
 800a05c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a05e:	687b      	ldr	r3, [r7, #4]
 800a060:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 800a062:	693b      	ldr	r3, [r7, #16]
 800a064:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a068:	689b      	ldr	r3, [r3, #8]
 800a06a:	f003 0306 	and.w	r3, r3, #6
 800a06e:	60fb      	str	r3, [r7, #12]

  if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 800a070:	68fb      	ldr	r3, [r7, #12]
 800a072:	2b02      	cmp	r3, #2
 800a074:	d002      	beq.n	800a07c <USB_GetDevSpeed+0x26>
 800a076:	68fb      	ldr	r3, [r7, #12]
 800a078:	2b06      	cmp	r3, #6
 800a07a:	d102      	bne.n	800a082 <USB_GetDevSpeed+0x2c>
      (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 800a07c:	2302      	movs	r3, #2
 800a07e:	75fb      	strb	r3, [r7, #23]
 800a080:	e001      	b.n	800a086 <USB_GetDevSpeed+0x30>
  }
  else
  {
    speed = 0xFU;
 800a082:	230f      	movs	r3, #15
 800a084:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 800a086:	7dfb      	ldrb	r3, [r7, #23]
}
 800a088:	4618      	mov	r0, r3
 800a08a:	371c      	adds	r7, #28
 800a08c:	46bd      	mov	sp, r7
 800a08e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a092:	4770      	bx	lr

0800a094 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800a094:	b480      	push	{r7}
 800a096:	b085      	sub	sp, #20
 800a098:	af00      	add	r7, sp, #0
 800a09a:	6078      	str	r0, [r7, #4]
 800a09c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a09e:	687b      	ldr	r3, [r7, #4]
 800a0a0:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800a0a2:	683b      	ldr	r3, [r7, #0]
 800a0a4:	781b      	ldrb	r3, [r3, #0]
 800a0a6:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800a0a8:	683b      	ldr	r3, [r7, #0]
 800a0aa:	785b      	ldrb	r3, [r3, #1]
 800a0ac:	2b01      	cmp	r3, #1
 800a0ae:	d13a      	bne.n	800a126 <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 800a0b0:	68fb      	ldr	r3, [r7, #12]
 800a0b2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a0b6:	69da      	ldr	r2, [r3, #28]
 800a0b8:	683b      	ldr	r3, [r7, #0]
 800a0ba:	781b      	ldrb	r3, [r3, #0]
 800a0bc:	f003 030f 	and.w	r3, r3, #15
 800a0c0:	2101      	movs	r1, #1
 800a0c2:	fa01 f303 	lsl.w	r3, r1, r3
 800a0c6:	b29b      	uxth	r3, r3
 800a0c8:	68f9      	ldr	r1, [r7, #12]
 800a0ca:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800a0ce:	4313      	orrs	r3, r2
 800a0d0:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 800a0d2:	68bb      	ldr	r3, [r7, #8]
 800a0d4:	015a      	lsls	r2, r3, #5
 800a0d6:	68fb      	ldr	r3, [r7, #12]
 800a0d8:	4413      	add	r3, r2
 800a0da:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a0de:	681b      	ldr	r3, [r3, #0]
 800a0e0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800a0e4:	2b00      	cmp	r3, #0
 800a0e6:	d155      	bne.n	800a194 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800a0e8:	68bb      	ldr	r3, [r7, #8]
 800a0ea:	015a      	lsls	r2, r3, #5
 800a0ec:	68fb      	ldr	r3, [r7, #12]
 800a0ee:	4413      	add	r3, r2
 800a0f0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a0f4:	681a      	ldr	r2, [r3, #0]
 800a0f6:	683b      	ldr	r3, [r7, #0]
 800a0f8:	689b      	ldr	r3, [r3, #8]
 800a0fa:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800a0fe:	683b      	ldr	r3, [r7, #0]
 800a100:	791b      	ldrb	r3, [r3, #4]
 800a102:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800a104:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800a106:	68bb      	ldr	r3, [r7, #8]
 800a108:	059b      	lsls	r3, r3, #22
 800a10a:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800a10c:	4313      	orrs	r3, r2
 800a10e:	68ba      	ldr	r2, [r7, #8]
 800a110:	0151      	lsls	r1, r2, #5
 800a112:	68fa      	ldr	r2, [r7, #12]
 800a114:	440a      	add	r2, r1
 800a116:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a11a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800a11e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a122:	6013      	str	r3, [r2, #0]
 800a124:	e036      	b.n	800a194 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 800a126:	68fb      	ldr	r3, [r7, #12]
 800a128:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a12c:	69da      	ldr	r2, [r3, #28]
 800a12e:	683b      	ldr	r3, [r7, #0]
 800a130:	781b      	ldrb	r3, [r3, #0]
 800a132:	f003 030f 	and.w	r3, r3, #15
 800a136:	2101      	movs	r1, #1
 800a138:	fa01 f303 	lsl.w	r3, r1, r3
 800a13c:	041b      	lsls	r3, r3, #16
 800a13e:	68f9      	ldr	r1, [r7, #12]
 800a140:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800a144:	4313      	orrs	r3, r2
 800a146:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 800a148:	68bb      	ldr	r3, [r7, #8]
 800a14a:	015a      	lsls	r2, r3, #5
 800a14c:	68fb      	ldr	r3, [r7, #12]
 800a14e:	4413      	add	r3, r2
 800a150:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a154:	681b      	ldr	r3, [r3, #0]
 800a156:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800a15a:	2b00      	cmp	r3, #0
 800a15c:	d11a      	bne.n	800a194 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800a15e:	68bb      	ldr	r3, [r7, #8]
 800a160:	015a      	lsls	r2, r3, #5
 800a162:	68fb      	ldr	r3, [r7, #12]
 800a164:	4413      	add	r3, r2
 800a166:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a16a:	681a      	ldr	r2, [r3, #0]
 800a16c:	683b      	ldr	r3, [r7, #0]
 800a16e:	689b      	ldr	r3, [r3, #8]
 800a170:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 800a174:	683b      	ldr	r3, [r7, #0]
 800a176:	791b      	ldrb	r3, [r3, #4]
 800a178:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800a17a:	430b      	orrs	r3, r1
 800a17c:	4313      	orrs	r3, r2
 800a17e:	68ba      	ldr	r2, [r7, #8]
 800a180:	0151      	lsls	r1, r2, #5
 800a182:	68fa      	ldr	r2, [r7, #12]
 800a184:	440a      	add	r2, r1
 800a186:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a18a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800a18e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a192:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 800a194:	2300      	movs	r3, #0
}
 800a196:	4618      	mov	r0, r3
 800a198:	3714      	adds	r7, #20
 800a19a:	46bd      	mov	sp, r7
 800a19c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1a0:	4770      	bx	lr
	...

0800a1a4 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800a1a4:	b480      	push	{r7}
 800a1a6:	b085      	sub	sp, #20
 800a1a8:	af00      	add	r7, sp, #0
 800a1aa:	6078      	str	r0, [r7, #4]
 800a1ac:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a1ae:	687b      	ldr	r3, [r7, #4]
 800a1b0:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800a1b2:	683b      	ldr	r3, [r7, #0]
 800a1b4:	781b      	ldrb	r3, [r3, #0]
 800a1b6:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 800a1b8:	683b      	ldr	r3, [r7, #0]
 800a1ba:	785b      	ldrb	r3, [r3, #1]
 800a1bc:	2b01      	cmp	r3, #1
 800a1be:	d161      	bne.n	800a284 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800a1c0:	68bb      	ldr	r3, [r7, #8]
 800a1c2:	015a      	lsls	r2, r3, #5
 800a1c4:	68fb      	ldr	r3, [r7, #12]
 800a1c6:	4413      	add	r3, r2
 800a1c8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a1cc:	681b      	ldr	r3, [r3, #0]
 800a1ce:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800a1d2:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800a1d6:	d11f      	bne.n	800a218 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 800a1d8:	68bb      	ldr	r3, [r7, #8]
 800a1da:	015a      	lsls	r2, r3, #5
 800a1dc:	68fb      	ldr	r3, [r7, #12]
 800a1de:	4413      	add	r3, r2
 800a1e0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a1e4:	681b      	ldr	r3, [r3, #0]
 800a1e6:	68ba      	ldr	r2, [r7, #8]
 800a1e8:	0151      	lsls	r1, r2, #5
 800a1ea:	68fa      	ldr	r2, [r7, #12]
 800a1ec:	440a      	add	r2, r1
 800a1ee:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a1f2:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800a1f6:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 800a1f8:	68bb      	ldr	r3, [r7, #8]
 800a1fa:	015a      	lsls	r2, r3, #5
 800a1fc:	68fb      	ldr	r3, [r7, #12]
 800a1fe:	4413      	add	r3, r2
 800a200:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a204:	681b      	ldr	r3, [r3, #0]
 800a206:	68ba      	ldr	r2, [r7, #8]
 800a208:	0151      	lsls	r1, r2, #5
 800a20a:	68fa      	ldr	r2, [r7, #12]
 800a20c:	440a      	add	r2, r1
 800a20e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a212:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800a216:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800a218:	68fb      	ldr	r3, [r7, #12]
 800a21a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a21e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800a220:	683b      	ldr	r3, [r7, #0]
 800a222:	781b      	ldrb	r3, [r3, #0]
 800a224:	f003 030f 	and.w	r3, r3, #15
 800a228:	2101      	movs	r1, #1
 800a22a:	fa01 f303 	lsl.w	r3, r1, r3
 800a22e:	b29b      	uxth	r3, r3
 800a230:	43db      	mvns	r3, r3
 800a232:	68f9      	ldr	r1, [r7, #12]
 800a234:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800a238:	4013      	ands	r3, r2
 800a23a:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800a23c:	68fb      	ldr	r3, [r7, #12]
 800a23e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a242:	69da      	ldr	r2, [r3, #28]
 800a244:	683b      	ldr	r3, [r7, #0]
 800a246:	781b      	ldrb	r3, [r3, #0]
 800a248:	f003 030f 	and.w	r3, r3, #15
 800a24c:	2101      	movs	r1, #1
 800a24e:	fa01 f303 	lsl.w	r3, r1, r3
 800a252:	b29b      	uxth	r3, r3
 800a254:	43db      	mvns	r3, r3
 800a256:	68f9      	ldr	r1, [r7, #12]
 800a258:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800a25c:	4013      	ands	r3, r2
 800a25e:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 800a260:	68bb      	ldr	r3, [r7, #8]
 800a262:	015a      	lsls	r2, r3, #5
 800a264:	68fb      	ldr	r3, [r7, #12]
 800a266:	4413      	add	r3, r2
 800a268:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a26c:	681a      	ldr	r2, [r3, #0]
 800a26e:	68bb      	ldr	r3, [r7, #8]
 800a270:	0159      	lsls	r1, r3, #5
 800a272:	68fb      	ldr	r3, [r7, #12]
 800a274:	440b      	add	r3, r1
 800a276:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a27a:	4619      	mov	r1, r3
 800a27c:	4b35      	ldr	r3, [pc, #212]	@ (800a354 <USB_DeactivateEndpoint+0x1b0>)
 800a27e:	4013      	ands	r3, r2
 800a280:	600b      	str	r3, [r1, #0]
 800a282:	e060      	b.n	800a346 <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800a284:	68bb      	ldr	r3, [r7, #8]
 800a286:	015a      	lsls	r2, r3, #5
 800a288:	68fb      	ldr	r3, [r7, #12]
 800a28a:	4413      	add	r3, r2
 800a28c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a290:	681b      	ldr	r3, [r3, #0]
 800a292:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800a296:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800a29a:	d11f      	bne.n	800a2dc <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800a29c:	68bb      	ldr	r3, [r7, #8]
 800a29e:	015a      	lsls	r2, r3, #5
 800a2a0:	68fb      	ldr	r3, [r7, #12]
 800a2a2:	4413      	add	r3, r2
 800a2a4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a2a8:	681b      	ldr	r3, [r3, #0]
 800a2aa:	68ba      	ldr	r2, [r7, #8]
 800a2ac:	0151      	lsls	r1, r2, #5
 800a2ae:	68fa      	ldr	r2, [r7, #12]
 800a2b0:	440a      	add	r2, r1
 800a2b2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a2b6:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800a2ba:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 800a2bc:	68bb      	ldr	r3, [r7, #8]
 800a2be:	015a      	lsls	r2, r3, #5
 800a2c0:	68fb      	ldr	r3, [r7, #12]
 800a2c2:	4413      	add	r3, r2
 800a2c4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a2c8:	681b      	ldr	r3, [r3, #0]
 800a2ca:	68ba      	ldr	r2, [r7, #8]
 800a2cc:	0151      	lsls	r1, r2, #5
 800a2ce:	68fa      	ldr	r2, [r7, #12]
 800a2d0:	440a      	add	r2, r1
 800a2d2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a2d6:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800a2da:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800a2dc:	68fb      	ldr	r3, [r7, #12]
 800a2de:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a2e2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800a2e4:	683b      	ldr	r3, [r7, #0]
 800a2e6:	781b      	ldrb	r3, [r3, #0]
 800a2e8:	f003 030f 	and.w	r3, r3, #15
 800a2ec:	2101      	movs	r1, #1
 800a2ee:	fa01 f303 	lsl.w	r3, r1, r3
 800a2f2:	041b      	lsls	r3, r3, #16
 800a2f4:	43db      	mvns	r3, r3
 800a2f6:	68f9      	ldr	r1, [r7, #12]
 800a2f8:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800a2fc:	4013      	ands	r3, r2
 800a2fe:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800a300:	68fb      	ldr	r3, [r7, #12]
 800a302:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a306:	69da      	ldr	r2, [r3, #28]
 800a308:	683b      	ldr	r3, [r7, #0]
 800a30a:	781b      	ldrb	r3, [r3, #0]
 800a30c:	f003 030f 	and.w	r3, r3, #15
 800a310:	2101      	movs	r1, #1
 800a312:	fa01 f303 	lsl.w	r3, r1, r3
 800a316:	041b      	lsls	r3, r3, #16
 800a318:	43db      	mvns	r3, r3
 800a31a:	68f9      	ldr	r1, [r7, #12]
 800a31c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800a320:	4013      	ands	r3, r2
 800a322:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 800a324:	68bb      	ldr	r3, [r7, #8]
 800a326:	015a      	lsls	r2, r3, #5
 800a328:	68fb      	ldr	r3, [r7, #12]
 800a32a:	4413      	add	r3, r2
 800a32c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a330:	681a      	ldr	r2, [r3, #0]
 800a332:	68bb      	ldr	r3, [r7, #8]
 800a334:	0159      	lsls	r1, r3, #5
 800a336:	68fb      	ldr	r3, [r7, #12]
 800a338:	440b      	add	r3, r1
 800a33a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a33e:	4619      	mov	r1, r3
 800a340:	4b05      	ldr	r3, [pc, #20]	@ (800a358 <USB_DeactivateEndpoint+0x1b4>)
 800a342:	4013      	ands	r3, r2
 800a344:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 800a346:	2300      	movs	r3, #0
}
 800a348:	4618      	mov	r0, r3
 800a34a:	3714      	adds	r7, #20
 800a34c:	46bd      	mov	sp, r7
 800a34e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a352:	4770      	bx	lr
 800a354:	ec337800 	.word	0xec337800
 800a358:	eff37800 	.word	0xeff37800

0800a35c <USB_EPStartXfer>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800a35c:	b580      	push	{r7, lr}
 800a35e:	b086      	sub	sp, #24
 800a360:	af00      	add	r7, sp, #0
 800a362:	6078      	str	r0, [r7, #4]
 800a364:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a366:	687b      	ldr	r3, [r7, #4]
 800a368:	617b      	str	r3, [r7, #20]
  uint32_t epnum = (uint32_t)ep->num;
 800a36a:	683b      	ldr	r3, [r7, #0]
 800a36c:	781b      	ldrb	r3, [r3, #0]
 800a36e:	613b      	str	r3, [r7, #16]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 800a370:	683b      	ldr	r3, [r7, #0]
 800a372:	785b      	ldrb	r3, [r3, #1]
 800a374:	2b01      	cmp	r3, #1
 800a376:	f040 8128 	bne.w	800a5ca <USB_EPStartXfer+0x26e>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800a37a:	683b      	ldr	r3, [r7, #0]
 800a37c:	691b      	ldr	r3, [r3, #16]
 800a37e:	2b00      	cmp	r3, #0
 800a380:	d132      	bne.n	800a3e8 <USB_EPStartXfer+0x8c>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800a382:	693b      	ldr	r3, [r7, #16]
 800a384:	015a      	lsls	r2, r3, #5
 800a386:	697b      	ldr	r3, [r7, #20]
 800a388:	4413      	add	r3, r2
 800a38a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a38e:	691b      	ldr	r3, [r3, #16]
 800a390:	693a      	ldr	r2, [r7, #16]
 800a392:	0151      	lsls	r1, r2, #5
 800a394:	697a      	ldr	r2, [r7, #20]
 800a396:	440a      	add	r2, r1
 800a398:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a39c:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 800a3a0:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 800a3a4:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800a3a6:	693b      	ldr	r3, [r7, #16]
 800a3a8:	015a      	lsls	r2, r3, #5
 800a3aa:	697b      	ldr	r3, [r7, #20]
 800a3ac:	4413      	add	r3, r2
 800a3ae:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a3b2:	691b      	ldr	r3, [r3, #16]
 800a3b4:	693a      	ldr	r2, [r7, #16]
 800a3b6:	0151      	lsls	r1, r2, #5
 800a3b8:	697a      	ldr	r2, [r7, #20]
 800a3ba:	440a      	add	r2, r1
 800a3bc:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a3c0:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800a3c4:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800a3c6:	693b      	ldr	r3, [r7, #16]
 800a3c8:	015a      	lsls	r2, r3, #5
 800a3ca:	697b      	ldr	r3, [r7, #20]
 800a3cc:	4413      	add	r3, r2
 800a3ce:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a3d2:	691b      	ldr	r3, [r3, #16]
 800a3d4:	693a      	ldr	r2, [r7, #16]
 800a3d6:	0151      	lsls	r1, r2, #5
 800a3d8:	697a      	ldr	r2, [r7, #20]
 800a3da:	440a      	add	r2, r1
 800a3dc:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a3e0:	0cdb      	lsrs	r3, r3, #19
 800a3e2:	04db      	lsls	r3, r3, #19
 800a3e4:	6113      	str	r3, [r2, #16]
 800a3e6:	e092      	b.n	800a50e <USB_EPStartXfer+0x1b2>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800a3e8:	693b      	ldr	r3, [r7, #16]
 800a3ea:	015a      	lsls	r2, r3, #5
 800a3ec:	697b      	ldr	r3, [r7, #20]
 800a3ee:	4413      	add	r3, r2
 800a3f0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a3f4:	691b      	ldr	r3, [r3, #16]
 800a3f6:	693a      	ldr	r2, [r7, #16]
 800a3f8:	0151      	lsls	r1, r2, #5
 800a3fa:	697a      	ldr	r2, [r7, #20]
 800a3fc:	440a      	add	r2, r1
 800a3fe:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a402:	0cdb      	lsrs	r3, r3, #19
 800a404:	04db      	lsls	r3, r3, #19
 800a406:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800a408:	693b      	ldr	r3, [r7, #16]
 800a40a:	015a      	lsls	r2, r3, #5
 800a40c:	697b      	ldr	r3, [r7, #20]
 800a40e:	4413      	add	r3, r2
 800a410:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a414:	691b      	ldr	r3, [r3, #16]
 800a416:	693a      	ldr	r2, [r7, #16]
 800a418:	0151      	lsls	r1, r2, #5
 800a41a:	697a      	ldr	r2, [r7, #20]
 800a41c:	440a      	add	r2, r1
 800a41e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a422:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 800a426:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 800a42a:	6113      	str	r3, [r2, #16]

      if (epnum == 0U)
 800a42c:	693b      	ldr	r3, [r7, #16]
 800a42e:	2b00      	cmp	r3, #0
 800a430:	d11a      	bne.n	800a468 <USB_EPStartXfer+0x10c>
      {
        if (ep->xfer_len > ep->maxpacket)
 800a432:	683b      	ldr	r3, [r7, #0]
 800a434:	691a      	ldr	r2, [r3, #16]
 800a436:	683b      	ldr	r3, [r7, #0]
 800a438:	689b      	ldr	r3, [r3, #8]
 800a43a:	429a      	cmp	r2, r3
 800a43c:	d903      	bls.n	800a446 <USB_EPStartXfer+0xea>
        {
          ep->xfer_len = ep->maxpacket;
 800a43e:	683b      	ldr	r3, [r7, #0]
 800a440:	689a      	ldr	r2, [r3, #8]
 800a442:	683b      	ldr	r3, [r7, #0]
 800a444:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800a446:	693b      	ldr	r3, [r7, #16]
 800a448:	015a      	lsls	r2, r3, #5
 800a44a:	697b      	ldr	r3, [r7, #20]
 800a44c:	4413      	add	r3, r2
 800a44e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a452:	691b      	ldr	r3, [r3, #16]
 800a454:	693a      	ldr	r2, [r7, #16]
 800a456:	0151      	lsls	r1, r2, #5
 800a458:	697a      	ldr	r2, [r7, #20]
 800a45a:	440a      	add	r2, r1
 800a45c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a460:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800a464:	6113      	str	r3, [r2, #16]
 800a466:	e01b      	b.n	800a4a0 <USB_EPStartXfer+0x144>
      }
      else
      {
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 800a468:	693b      	ldr	r3, [r7, #16]
 800a46a:	015a      	lsls	r2, r3, #5
 800a46c:	697b      	ldr	r3, [r7, #20]
 800a46e:	4413      	add	r3, r2
 800a470:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a474:	691a      	ldr	r2, [r3, #16]
                                       (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 800a476:	683b      	ldr	r3, [r7, #0]
 800a478:	6919      	ldr	r1, [r3, #16]
 800a47a:	683b      	ldr	r3, [r7, #0]
 800a47c:	689b      	ldr	r3, [r3, #8]
 800a47e:	440b      	add	r3, r1
 800a480:	1e59      	subs	r1, r3, #1
 800a482:	683b      	ldr	r3, [r7, #0]
 800a484:	689b      	ldr	r3, [r3, #8]
 800a486:	fbb1 f3f3 	udiv	r3, r1, r3
 800a48a:	04d9      	lsls	r1, r3, #19
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 800a48c:	4b8d      	ldr	r3, [pc, #564]	@ (800a6c4 <USB_EPStartXfer+0x368>)
 800a48e:	400b      	ands	r3, r1
 800a490:	6939      	ldr	r1, [r7, #16]
 800a492:	0148      	lsls	r0, r1, #5
 800a494:	6979      	ldr	r1, [r7, #20]
 800a496:	4401      	add	r1, r0
 800a498:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 800a49c:	4313      	orrs	r3, r2
 800a49e:	610b      	str	r3, [r1, #16]
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800a4a0:	693b      	ldr	r3, [r7, #16]
 800a4a2:	015a      	lsls	r2, r3, #5
 800a4a4:	697b      	ldr	r3, [r7, #20]
 800a4a6:	4413      	add	r3, r2
 800a4a8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a4ac:	691a      	ldr	r2, [r3, #16]
 800a4ae:	683b      	ldr	r3, [r7, #0]
 800a4b0:	691b      	ldr	r3, [r3, #16]
 800a4b2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800a4b6:	6939      	ldr	r1, [r7, #16]
 800a4b8:	0148      	lsls	r0, r1, #5
 800a4ba:	6979      	ldr	r1, [r7, #20]
 800a4bc:	4401      	add	r1, r0
 800a4be:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 800a4c2:	4313      	orrs	r3, r2
 800a4c4:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 800a4c6:	683b      	ldr	r3, [r7, #0]
 800a4c8:	791b      	ldrb	r3, [r3, #4]
 800a4ca:	2b01      	cmp	r3, #1
 800a4cc:	d11f      	bne.n	800a50e <USB_EPStartXfer+0x1b2>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 800a4ce:	693b      	ldr	r3, [r7, #16]
 800a4d0:	015a      	lsls	r2, r3, #5
 800a4d2:	697b      	ldr	r3, [r7, #20]
 800a4d4:	4413      	add	r3, r2
 800a4d6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a4da:	691b      	ldr	r3, [r3, #16]
 800a4dc:	693a      	ldr	r2, [r7, #16]
 800a4de:	0151      	lsls	r1, r2, #5
 800a4e0:	697a      	ldr	r2, [r7, #20]
 800a4e2:	440a      	add	r2, r1
 800a4e4:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a4e8:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 800a4ec:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 800a4ee:	693b      	ldr	r3, [r7, #16]
 800a4f0:	015a      	lsls	r2, r3, #5
 800a4f2:	697b      	ldr	r3, [r7, #20]
 800a4f4:	4413      	add	r3, r2
 800a4f6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a4fa:	691b      	ldr	r3, [r3, #16]
 800a4fc:	693a      	ldr	r2, [r7, #16]
 800a4fe:	0151      	lsls	r1, r2, #5
 800a500:	697a      	ldr	r2, [r7, #20]
 800a502:	440a      	add	r2, r1
 800a504:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a508:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800a50c:	6113      	str	r3, [r2, #16]
      }
    }
    /* EP enable, IN data in FIFO */
    USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800a50e:	693b      	ldr	r3, [r7, #16]
 800a510:	015a      	lsls	r2, r3, #5
 800a512:	697b      	ldr	r3, [r7, #20]
 800a514:	4413      	add	r3, r2
 800a516:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a51a:	681b      	ldr	r3, [r3, #0]
 800a51c:	693a      	ldr	r2, [r7, #16]
 800a51e:	0151      	lsls	r1, r2, #5
 800a520:	697a      	ldr	r2, [r7, #20]
 800a522:	440a      	add	r2, r1
 800a524:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a528:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800a52c:	6013      	str	r3, [r2, #0]

    if (ep->type != EP_TYPE_ISOC)
 800a52e:	683b      	ldr	r3, [r7, #0]
 800a530:	791b      	ldrb	r3, [r3, #4]
 800a532:	2b01      	cmp	r3, #1
 800a534:	d015      	beq.n	800a562 <USB_EPStartXfer+0x206>
    {
      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0U)
 800a536:	683b      	ldr	r3, [r7, #0]
 800a538:	691b      	ldr	r3, [r3, #16]
 800a53a:	2b00      	cmp	r3, #0
 800a53c:	f000 8139 	beq.w	800a7b2 <USB_EPStartXfer+0x456>
      {
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800a540:	697b      	ldr	r3, [r7, #20]
 800a542:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a546:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800a548:	683b      	ldr	r3, [r7, #0]
 800a54a:	781b      	ldrb	r3, [r3, #0]
 800a54c:	f003 030f 	and.w	r3, r3, #15
 800a550:	2101      	movs	r1, #1
 800a552:	fa01 f303 	lsl.w	r3, r1, r3
 800a556:	6979      	ldr	r1, [r7, #20]
 800a558:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800a55c:	4313      	orrs	r3, r2
 800a55e:	634b      	str	r3, [r1, #52]	@ 0x34
 800a560:	e127      	b.n	800a7b2 <USB_EPStartXfer+0x456>
      }
    }
    else
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800a562:	697b      	ldr	r3, [r7, #20]
 800a564:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a568:	689b      	ldr	r3, [r3, #8]
 800a56a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a56e:	2b00      	cmp	r3, #0
 800a570:	d110      	bne.n	800a594 <USB_EPStartXfer+0x238>
      {
        USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800a572:	693b      	ldr	r3, [r7, #16]
 800a574:	015a      	lsls	r2, r3, #5
 800a576:	697b      	ldr	r3, [r7, #20]
 800a578:	4413      	add	r3, r2
 800a57a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a57e:	681b      	ldr	r3, [r3, #0]
 800a580:	693a      	ldr	r2, [r7, #16]
 800a582:	0151      	lsls	r1, r2, #5
 800a584:	697a      	ldr	r2, [r7, #20]
 800a586:	440a      	add	r2, r1
 800a588:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a58c:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800a590:	6013      	str	r3, [r2, #0]
 800a592:	e00f      	b.n	800a5b4 <USB_EPStartXfer+0x258>
      }
      else
      {
        USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800a594:	693b      	ldr	r3, [r7, #16]
 800a596:	015a      	lsls	r2, r3, #5
 800a598:	697b      	ldr	r3, [r7, #20]
 800a59a:	4413      	add	r3, r2
 800a59c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a5a0:	681b      	ldr	r3, [r3, #0]
 800a5a2:	693a      	ldr	r2, [r7, #16]
 800a5a4:	0151      	lsls	r1, r2, #5
 800a5a6:	697a      	ldr	r2, [r7, #20]
 800a5a8:	440a      	add	r2, r1
 800a5aa:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a5ae:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800a5b2:	6013      	str	r3, [r2, #0]
      }

      (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len);
 800a5b4:	683b      	ldr	r3, [r7, #0]
 800a5b6:	68d9      	ldr	r1, [r3, #12]
 800a5b8:	683b      	ldr	r3, [r7, #0]
 800a5ba:	781a      	ldrb	r2, [r3, #0]
 800a5bc:	683b      	ldr	r3, [r7, #0]
 800a5be:	691b      	ldr	r3, [r3, #16]
 800a5c0:	b29b      	uxth	r3, r3
 800a5c2:	6878      	ldr	r0, [r7, #4]
 800a5c4:	f000 f9a6 	bl	800a914 <USB_WritePacket>
 800a5c8:	e0f3      	b.n	800a7b2 <USB_EPStartXfer+0x456>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800a5ca:	693b      	ldr	r3, [r7, #16]
 800a5cc:	015a      	lsls	r2, r3, #5
 800a5ce:	697b      	ldr	r3, [r7, #20]
 800a5d0:	4413      	add	r3, r2
 800a5d2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a5d6:	691b      	ldr	r3, [r3, #16]
 800a5d8:	693a      	ldr	r2, [r7, #16]
 800a5da:	0151      	lsls	r1, r2, #5
 800a5dc:	697a      	ldr	r2, [r7, #20]
 800a5de:	440a      	add	r2, r1
 800a5e0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a5e4:	0cdb      	lsrs	r3, r3, #19
 800a5e6:	04db      	lsls	r3, r3, #19
 800a5e8:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800a5ea:	693b      	ldr	r3, [r7, #16]
 800a5ec:	015a      	lsls	r2, r3, #5
 800a5ee:	697b      	ldr	r3, [r7, #20]
 800a5f0:	4413      	add	r3, r2
 800a5f2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a5f6:	691b      	ldr	r3, [r3, #16]
 800a5f8:	693a      	ldr	r2, [r7, #16]
 800a5fa:	0151      	lsls	r1, r2, #5
 800a5fc:	697a      	ldr	r2, [r7, #20]
 800a5fe:	440a      	add	r2, r1
 800a600:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a604:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 800a608:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 800a60c:	6113      	str	r3, [r2, #16]

    if (epnum == 0U)
 800a60e:	693b      	ldr	r3, [r7, #16]
 800a610:	2b00      	cmp	r3, #0
 800a612:	d12f      	bne.n	800a674 <USB_EPStartXfer+0x318>
    {
      if (ep->xfer_len > 0U)
 800a614:	683b      	ldr	r3, [r7, #0]
 800a616:	691b      	ldr	r3, [r3, #16]
 800a618:	2b00      	cmp	r3, #0
 800a61a:	d003      	beq.n	800a624 <USB_EPStartXfer+0x2c8>
      {
        ep->xfer_len = ep->maxpacket;
 800a61c:	683b      	ldr	r3, [r7, #0]
 800a61e:	689a      	ldr	r2, [r3, #8]
 800a620:	683b      	ldr	r3, [r7, #0]
 800a622:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 800a624:	683b      	ldr	r3, [r7, #0]
 800a626:	689a      	ldr	r2, [r3, #8]
 800a628:	683b      	ldr	r3, [r7, #0]
 800a62a:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 800a62c:	693b      	ldr	r3, [r7, #16]
 800a62e:	015a      	lsls	r2, r3, #5
 800a630:	697b      	ldr	r3, [r7, #20]
 800a632:	4413      	add	r3, r2
 800a634:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a638:	691a      	ldr	r2, [r3, #16]
 800a63a:	683b      	ldr	r3, [r7, #0]
 800a63c:	6a1b      	ldr	r3, [r3, #32]
 800a63e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800a642:	6939      	ldr	r1, [r7, #16]
 800a644:	0148      	lsls	r0, r1, #5
 800a646:	6979      	ldr	r1, [r7, #20]
 800a648:	4401      	add	r1, r0
 800a64a:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800a64e:	4313      	orrs	r3, r2
 800a650:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800a652:	693b      	ldr	r3, [r7, #16]
 800a654:	015a      	lsls	r2, r3, #5
 800a656:	697b      	ldr	r3, [r7, #20]
 800a658:	4413      	add	r3, r2
 800a65a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a65e:	691b      	ldr	r3, [r3, #16]
 800a660:	693a      	ldr	r2, [r7, #16]
 800a662:	0151      	lsls	r1, r2, #5
 800a664:	697a      	ldr	r2, [r7, #20]
 800a666:	440a      	add	r2, r1
 800a668:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a66c:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800a670:	6113      	str	r3, [r2, #16]
 800a672:	e061      	b.n	800a738 <USB_EPStartXfer+0x3dc>
    }
    else
    {
      if (ep->xfer_len == 0U)
 800a674:	683b      	ldr	r3, [r7, #0]
 800a676:	691b      	ldr	r3, [r3, #16]
 800a678:	2b00      	cmp	r3, #0
 800a67a:	d125      	bne.n	800a6c8 <USB_EPStartXfer+0x36c>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 800a67c:	693b      	ldr	r3, [r7, #16]
 800a67e:	015a      	lsls	r2, r3, #5
 800a680:	697b      	ldr	r3, [r7, #20]
 800a682:	4413      	add	r3, r2
 800a684:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a688:	691a      	ldr	r2, [r3, #16]
 800a68a:	683b      	ldr	r3, [r7, #0]
 800a68c:	689b      	ldr	r3, [r3, #8]
 800a68e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800a692:	6939      	ldr	r1, [r7, #16]
 800a694:	0148      	lsls	r0, r1, #5
 800a696:	6979      	ldr	r1, [r7, #20]
 800a698:	4401      	add	r1, r0
 800a69a:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800a69e:	4313      	orrs	r3, r2
 800a6a0:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800a6a2:	693b      	ldr	r3, [r7, #16]
 800a6a4:	015a      	lsls	r2, r3, #5
 800a6a6:	697b      	ldr	r3, [r7, #20]
 800a6a8:	4413      	add	r3, r2
 800a6aa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a6ae:	691b      	ldr	r3, [r3, #16]
 800a6b0:	693a      	ldr	r2, [r7, #16]
 800a6b2:	0151      	lsls	r1, r2, #5
 800a6b4:	697a      	ldr	r2, [r7, #20]
 800a6b6:	440a      	add	r2, r1
 800a6b8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a6bc:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800a6c0:	6113      	str	r3, [r2, #16]
 800a6c2:	e039      	b.n	800a738 <USB_EPStartXfer+0x3dc>
 800a6c4:	1ff80000 	.word	0x1ff80000
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800a6c8:	683b      	ldr	r3, [r7, #0]
 800a6ca:	691a      	ldr	r2, [r3, #16]
 800a6cc:	683b      	ldr	r3, [r7, #0]
 800a6ce:	689b      	ldr	r3, [r3, #8]
 800a6d0:	4413      	add	r3, r2
 800a6d2:	1e5a      	subs	r2, r3, #1
 800a6d4:	683b      	ldr	r3, [r7, #0]
 800a6d6:	689b      	ldr	r3, [r3, #8]
 800a6d8:	fbb2 f3f3 	udiv	r3, r2, r3
 800a6dc:	81fb      	strh	r3, [r7, #14]
        ep->xfer_size = ep->maxpacket * pktcnt;
 800a6de:	683b      	ldr	r3, [r7, #0]
 800a6e0:	689b      	ldr	r3, [r3, #8]
 800a6e2:	89fa      	ldrh	r2, [r7, #14]
 800a6e4:	fb03 f202 	mul.w	r2, r3, r2
 800a6e8:	683b      	ldr	r3, [r7, #0]
 800a6ea:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 800a6ec:	693b      	ldr	r3, [r7, #16]
 800a6ee:	015a      	lsls	r2, r3, #5
 800a6f0:	697b      	ldr	r3, [r7, #20]
 800a6f2:	4413      	add	r3, r2
 800a6f4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a6f8:	691a      	ldr	r2, [r3, #16]
 800a6fa:	89fb      	ldrh	r3, [r7, #14]
 800a6fc:	04d9      	lsls	r1, r3, #19
 800a6fe:	4b2f      	ldr	r3, [pc, #188]	@ (800a7bc <USB_EPStartXfer+0x460>)
 800a700:	400b      	ands	r3, r1
 800a702:	6939      	ldr	r1, [r7, #16]
 800a704:	0148      	lsls	r0, r1, #5
 800a706:	6979      	ldr	r1, [r7, #20]
 800a708:	4401      	add	r1, r0
 800a70a:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800a70e:	4313      	orrs	r3, r2
 800a710:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 800a712:	693b      	ldr	r3, [r7, #16]
 800a714:	015a      	lsls	r2, r3, #5
 800a716:	697b      	ldr	r3, [r7, #20]
 800a718:	4413      	add	r3, r2
 800a71a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a71e:	691a      	ldr	r2, [r3, #16]
 800a720:	683b      	ldr	r3, [r7, #0]
 800a722:	6a1b      	ldr	r3, [r3, #32]
 800a724:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800a728:	6939      	ldr	r1, [r7, #16]
 800a72a:	0148      	lsls	r0, r1, #5
 800a72c:	6979      	ldr	r1, [r7, #20]
 800a72e:	4401      	add	r1, r0
 800a730:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800a734:	4313      	orrs	r3, r2
 800a736:	610b      	str	r3, [r1, #16]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 800a738:	683b      	ldr	r3, [r7, #0]
 800a73a:	791b      	ldrb	r3, [r3, #4]
 800a73c:	2b01      	cmp	r3, #1
 800a73e:	d128      	bne.n	800a792 <USB_EPStartXfer+0x436>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800a740:	697b      	ldr	r3, [r7, #20]
 800a742:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a746:	689b      	ldr	r3, [r3, #8]
 800a748:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a74c:	2b00      	cmp	r3, #0
 800a74e:	d110      	bne.n	800a772 <USB_EPStartXfer+0x416>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 800a750:	693b      	ldr	r3, [r7, #16]
 800a752:	015a      	lsls	r2, r3, #5
 800a754:	697b      	ldr	r3, [r7, #20]
 800a756:	4413      	add	r3, r2
 800a758:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a75c:	681b      	ldr	r3, [r3, #0]
 800a75e:	693a      	ldr	r2, [r7, #16]
 800a760:	0151      	lsls	r1, r2, #5
 800a762:	697a      	ldr	r2, [r7, #20]
 800a764:	440a      	add	r2, r1
 800a766:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a76a:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800a76e:	6013      	str	r3, [r2, #0]
 800a770:	e00f      	b.n	800a792 <USB_EPStartXfer+0x436>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 800a772:	693b      	ldr	r3, [r7, #16]
 800a774:	015a      	lsls	r2, r3, #5
 800a776:	697b      	ldr	r3, [r7, #20]
 800a778:	4413      	add	r3, r2
 800a77a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a77e:	681b      	ldr	r3, [r3, #0]
 800a780:	693a      	ldr	r2, [r7, #16]
 800a782:	0151      	lsls	r1, r2, #5
 800a784:	697a      	ldr	r2, [r7, #20]
 800a786:	440a      	add	r2, r1
 800a788:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a78c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800a790:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800a792:	693b      	ldr	r3, [r7, #16]
 800a794:	015a      	lsls	r2, r3, #5
 800a796:	697b      	ldr	r3, [r7, #20]
 800a798:	4413      	add	r3, r2
 800a79a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a79e:	681b      	ldr	r3, [r3, #0]
 800a7a0:	693a      	ldr	r2, [r7, #16]
 800a7a2:	0151      	lsls	r1, r2, #5
 800a7a4:	697a      	ldr	r2, [r7, #20]
 800a7a6:	440a      	add	r2, r1
 800a7a8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a7ac:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800a7b0:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800a7b2:	2300      	movs	r3, #0
}
 800a7b4:	4618      	mov	r0, r3
 800a7b6:	3718      	adds	r7, #24
 800a7b8:	46bd      	mov	sp, r7
 800a7ba:	bd80      	pop	{r7, pc}
 800a7bc:	1ff80000 	.word	0x1ff80000

0800a7c0 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800a7c0:	b480      	push	{r7}
 800a7c2:	b087      	sub	sp, #28
 800a7c4:	af00      	add	r7, sp, #0
 800a7c6:	6078      	str	r0, [r7, #4]
 800a7c8:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800a7ca:	2300      	movs	r3, #0
 800a7cc:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 800a7ce:	2300      	movs	r3, #0
 800a7d0:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a7d2:	687b      	ldr	r3, [r7, #4]
 800a7d4:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 800a7d6:	683b      	ldr	r3, [r7, #0]
 800a7d8:	785b      	ldrb	r3, [r3, #1]
 800a7da:	2b01      	cmp	r3, #1
 800a7dc:	d14a      	bne.n	800a874 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800a7de:	683b      	ldr	r3, [r7, #0]
 800a7e0:	781b      	ldrb	r3, [r3, #0]
 800a7e2:	015a      	lsls	r2, r3, #5
 800a7e4:	693b      	ldr	r3, [r7, #16]
 800a7e6:	4413      	add	r3, r2
 800a7e8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a7ec:	681b      	ldr	r3, [r3, #0]
 800a7ee:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800a7f2:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800a7f6:	f040 8086 	bne.w	800a906 <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 800a7fa:	683b      	ldr	r3, [r7, #0]
 800a7fc:	781b      	ldrb	r3, [r3, #0]
 800a7fe:	015a      	lsls	r2, r3, #5
 800a800:	693b      	ldr	r3, [r7, #16]
 800a802:	4413      	add	r3, r2
 800a804:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a808:	681b      	ldr	r3, [r3, #0]
 800a80a:	683a      	ldr	r2, [r7, #0]
 800a80c:	7812      	ldrb	r2, [r2, #0]
 800a80e:	0151      	lsls	r1, r2, #5
 800a810:	693a      	ldr	r2, [r7, #16]
 800a812:	440a      	add	r2, r1
 800a814:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a818:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800a81c:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 800a81e:	683b      	ldr	r3, [r7, #0]
 800a820:	781b      	ldrb	r3, [r3, #0]
 800a822:	015a      	lsls	r2, r3, #5
 800a824:	693b      	ldr	r3, [r7, #16]
 800a826:	4413      	add	r3, r2
 800a828:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a82c:	681b      	ldr	r3, [r3, #0]
 800a82e:	683a      	ldr	r2, [r7, #0]
 800a830:	7812      	ldrb	r2, [r2, #0]
 800a832:	0151      	lsls	r1, r2, #5
 800a834:	693a      	ldr	r2, [r7, #16]
 800a836:	440a      	add	r2, r1
 800a838:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a83c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800a840:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800a842:	68fb      	ldr	r3, [r7, #12]
 800a844:	3301      	adds	r3, #1
 800a846:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 800a848:	68fb      	ldr	r3, [r7, #12]
 800a84a:	f242 7210 	movw	r2, #10000	@ 0x2710
 800a84e:	4293      	cmp	r3, r2
 800a850:	d902      	bls.n	800a858 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 800a852:	2301      	movs	r3, #1
 800a854:	75fb      	strb	r3, [r7, #23]
          break;
 800a856:	e056      	b.n	800a906 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 800a858:	683b      	ldr	r3, [r7, #0]
 800a85a:	781b      	ldrb	r3, [r3, #0]
 800a85c:	015a      	lsls	r2, r3, #5
 800a85e:	693b      	ldr	r3, [r7, #16]
 800a860:	4413      	add	r3, r2
 800a862:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a866:	681b      	ldr	r3, [r3, #0]
 800a868:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800a86c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800a870:	d0e7      	beq.n	800a842 <USB_EPStopXfer+0x82>
 800a872:	e048      	b.n	800a906 <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800a874:	683b      	ldr	r3, [r7, #0]
 800a876:	781b      	ldrb	r3, [r3, #0]
 800a878:	015a      	lsls	r2, r3, #5
 800a87a:	693b      	ldr	r3, [r7, #16]
 800a87c:	4413      	add	r3, r2
 800a87e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a882:	681b      	ldr	r3, [r3, #0]
 800a884:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800a888:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800a88c:	d13b      	bne.n	800a906 <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 800a88e:	683b      	ldr	r3, [r7, #0]
 800a890:	781b      	ldrb	r3, [r3, #0]
 800a892:	015a      	lsls	r2, r3, #5
 800a894:	693b      	ldr	r3, [r7, #16]
 800a896:	4413      	add	r3, r2
 800a898:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a89c:	681b      	ldr	r3, [r3, #0]
 800a89e:	683a      	ldr	r2, [r7, #0]
 800a8a0:	7812      	ldrb	r2, [r2, #0]
 800a8a2:	0151      	lsls	r1, r2, #5
 800a8a4:	693a      	ldr	r2, [r7, #16]
 800a8a6:	440a      	add	r2, r1
 800a8a8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a8ac:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800a8b0:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 800a8b2:	683b      	ldr	r3, [r7, #0]
 800a8b4:	781b      	ldrb	r3, [r3, #0]
 800a8b6:	015a      	lsls	r2, r3, #5
 800a8b8:	693b      	ldr	r3, [r7, #16]
 800a8ba:	4413      	add	r3, r2
 800a8bc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a8c0:	681b      	ldr	r3, [r3, #0]
 800a8c2:	683a      	ldr	r2, [r7, #0]
 800a8c4:	7812      	ldrb	r2, [r2, #0]
 800a8c6:	0151      	lsls	r1, r2, #5
 800a8c8:	693a      	ldr	r2, [r7, #16]
 800a8ca:	440a      	add	r2, r1
 800a8cc:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a8d0:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800a8d4:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800a8d6:	68fb      	ldr	r3, [r7, #12]
 800a8d8:	3301      	adds	r3, #1
 800a8da:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 800a8dc:	68fb      	ldr	r3, [r7, #12]
 800a8de:	f242 7210 	movw	r2, #10000	@ 0x2710
 800a8e2:	4293      	cmp	r3, r2
 800a8e4:	d902      	bls.n	800a8ec <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 800a8e6:	2301      	movs	r3, #1
 800a8e8:	75fb      	strb	r3, [r7, #23]
          break;
 800a8ea:	e00c      	b.n	800a906 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 800a8ec:	683b      	ldr	r3, [r7, #0]
 800a8ee:	781b      	ldrb	r3, [r3, #0]
 800a8f0:	015a      	lsls	r2, r3, #5
 800a8f2:	693b      	ldr	r3, [r7, #16]
 800a8f4:	4413      	add	r3, r2
 800a8f6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a8fa:	681b      	ldr	r3, [r3, #0]
 800a8fc:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800a900:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800a904:	d0e7      	beq.n	800a8d6 <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 800a906:	7dfb      	ldrb	r3, [r7, #23]
}
 800a908:	4618      	mov	r0, r3
 800a90a:	371c      	adds	r7, #28
 800a90c:	46bd      	mov	sp, r7
 800a90e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a912:	4770      	bx	lr

0800a914 <USB_WritePacket>:
  * @param  len  Number of bytes to write
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len)
{
 800a914:	b480      	push	{r7}
 800a916:	b089      	sub	sp, #36	@ 0x24
 800a918:	af00      	add	r7, sp, #0
 800a91a:	60f8      	str	r0, [r7, #12]
 800a91c:	60b9      	str	r1, [r7, #8]
 800a91e:	4611      	mov	r1, r2
 800a920:	461a      	mov	r2, r3
 800a922:	460b      	mov	r3, r1
 800a924:	71fb      	strb	r3, [r7, #7]
 800a926:	4613      	mov	r3, r2
 800a928:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a92a:	68fb      	ldr	r3, [r7, #12]
 800a92c:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 800a92e:	68bb      	ldr	r3, [r7, #8]
 800a930:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  count32b = ((uint32_t)len + 3U) / 4U;
 800a932:	88bb      	ldrh	r3, [r7, #4]
 800a934:	3303      	adds	r3, #3
 800a936:	089b      	lsrs	r3, r3, #2
 800a938:	613b      	str	r3, [r7, #16]
  for (i = 0U; i < count32b; i++)
 800a93a:	2300      	movs	r3, #0
 800a93c:	61bb      	str	r3, [r7, #24]
 800a93e:	e018      	b.n	800a972 <USB_WritePacket+0x5e>
  {
    USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800a940:	79fb      	ldrb	r3, [r7, #7]
 800a942:	031a      	lsls	r2, r3, #12
 800a944:	697b      	ldr	r3, [r7, #20]
 800a946:	4413      	add	r3, r2
 800a948:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800a94c:	461a      	mov	r2, r3
 800a94e:	69fb      	ldr	r3, [r7, #28]
 800a950:	681b      	ldr	r3, [r3, #0]
 800a952:	6013      	str	r3, [r2, #0]
    pSrc++;
 800a954:	69fb      	ldr	r3, [r7, #28]
 800a956:	3301      	adds	r3, #1
 800a958:	61fb      	str	r3, [r7, #28]
    pSrc++;
 800a95a:	69fb      	ldr	r3, [r7, #28]
 800a95c:	3301      	adds	r3, #1
 800a95e:	61fb      	str	r3, [r7, #28]
    pSrc++;
 800a960:	69fb      	ldr	r3, [r7, #28]
 800a962:	3301      	adds	r3, #1
 800a964:	61fb      	str	r3, [r7, #28]
    pSrc++;
 800a966:	69fb      	ldr	r3, [r7, #28]
 800a968:	3301      	adds	r3, #1
 800a96a:	61fb      	str	r3, [r7, #28]
  for (i = 0U; i < count32b; i++)
 800a96c:	69bb      	ldr	r3, [r7, #24]
 800a96e:	3301      	adds	r3, #1
 800a970:	61bb      	str	r3, [r7, #24]
 800a972:	69ba      	ldr	r2, [r7, #24]
 800a974:	693b      	ldr	r3, [r7, #16]
 800a976:	429a      	cmp	r2, r3
 800a978:	d3e2      	bcc.n	800a940 <USB_WritePacket+0x2c>
  }

  return HAL_OK;
 800a97a:	2300      	movs	r3, #0
}
 800a97c:	4618      	mov	r0, r3
 800a97e:	3724      	adds	r7, #36	@ 0x24
 800a980:	46bd      	mov	sp, r7
 800a982:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a986:	4770      	bx	lr

0800a988 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 800a988:	b480      	push	{r7}
 800a98a:	b08b      	sub	sp, #44	@ 0x2c
 800a98c:	af00      	add	r7, sp, #0
 800a98e:	60f8      	str	r0, [r7, #12]
 800a990:	60b9      	str	r1, [r7, #8]
 800a992:	4613      	mov	r3, r2
 800a994:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a996:	68fb      	ldr	r3, [r7, #12]
 800a998:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 800a99a:	68bb      	ldr	r3, [r7, #8]
 800a99c:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 800a99e:	88fb      	ldrh	r3, [r7, #6]
 800a9a0:	089b      	lsrs	r3, r3, #2
 800a9a2:	b29b      	uxth	r3, r3
 800a9a4:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 800a9a6:	88fb      	ldrh	r3, [r7, #6]
 800a9a8:	f003 0303 	and.w	r3, r3, #3
 800a9ac:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 800a9ae:	2300      	movs	r3, #0
 800a9b0:	623b      	str	r3, [r7, #32]
 800a9b2:	e014      	b.n	800a9de <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800a9b4:	69bb      	ldr	r3, [r7, #24]
 800a9b6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800a9ba:	681a      	ldr	r2, [r3, #0]
 800a9bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a9be:	601a      	str	r2, [r3, #0]
    pDest++;
 800a9c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a9c2:	3301      	adds	r3, #1
 800a9c4:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800a9c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a9c8:	3301      	adds	r3, #1
 800a9ca:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800a9cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a9ce:	3301      	adds	r3, #1
 800a9d0:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800a9d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a9d4:	3301      	adds	r3, #1
 800a9d6:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 800a9d8:	6a3b      	ldr	r3, [r7, #32]
 800a9da:	3301      	adds	r3, #1
 800a9dc:	623b      	str	r3, [r7, #32]
 800a9de:	6a3a      	ldr	r2, [r7, #32]
 800a9e0:	697b      	ldr	r3, [r7, #20]
 800a9e2:	429a      	cmp	r2, r3
 800a9e4:	d3e6      	bcc.n	800a9b4 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 800a9e6:	8bfb      	ldrh	r3, [r7, #30]
 800a9e8:	2b00      	cmp	r3, #0
 800a9ea:	d01e      	beq.n	800aa2a <USB_ReadPacket+0xa2>
  {
    i = 0U;
 800a9ec:	2300      	movs	r3, #0
 800a9ee:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 800a9f0:	69bb      	ldr	r3, [r7, #24]
 800a9f2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800a9f6:	461a      	mov	r2, r3
 800a9f8:	f107 0310 	add.w	r3, r7, #16
 800a9fc:	6812      	ldr	r2, [r2, #0]
 800a9fe:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 800aa00:	693a      	ldr	r2, [r7, #16]
 800aa02:	6a3b      	ldr	r3, [r7, #32]
 800aa04:	b2db      	uxtb	r3, r3
 800aa06:	00db      	lsls	r3, r3, #3
 800aa08:	fa22 f303 	lsr.w	r3, r2, r3
 800aa0c:	b2da      	uxtb	r2, r3
 800aa0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aa10:	701a      	strb	r2, [r3, #0]
      i++;
 800aa12:	6a3b      	ldr	r3, [r7, #32]
 800aa14:	3301      	adds	r3, #1
 800aa16:	623b      	str	r3, [r7, #32]
      pDest++;
 800aa18:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aa1a:	3301      	adds	r3, #1
 800aa1c:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 800aa1e:	8bfb      	ldrh	r3, [r7, #30]
 800aa20:	3b01      	subs	r3, #1
 800aa22:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 800aa24:	8bfb      	ldrh	r3, [r7, #30]
 800aa26:	2b00      	cmp	r3, #0
 800aa28:	d1ea      	bne.n	800aa00 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 800aa2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800aa2c:	4618      	mov	r0, r3
 800aa2e:	372c      	adds	r7, #44	@ 0x2c
 800aa30:	46bd      	mov	sp, r7
 800aa32:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa36:	4770      	bx	lr

0800aa38 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800aa38:	b480      	push	{r7}
 800aa3a:	b085      	sub	sp, #20
 800aa3c:	af00      	add	r7, sp, #0
 800aa3e:	6078      	str	r0, [r7, #4]
 800aa40:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800aa42:	687b      	ldr	r3, [r7, #4]
 800aa44:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800aa46:	683b      	ldr	r3, [r7, #0]
 800aa48:	781b      	ldrb	r3, [r3, #0]
 800aa4a:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800aa4c:	683b      	ldr	r3, [r7, #0]
 800aa4e:	785b      	ldrb	r3, [r3, #1]
 800aa50:	2b01      	cmp	r3, #1
 800aa52:	d12c      	bne.n	800aaae <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 800aa54:	68bb      	ldr	r3, [r7, #8]
 800aa56:	015a      	lsls	r2, r3, #5
 800aa58:	68fb      	ldr	r3, [r7, #12]
 800aa5a:	4413      	add	r3, r2
 800aa5c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800aa60:	681b      	ldr	r3, [r3, #0]
 800aa62:	2b00      	cmp	r3, #0
 800aa64:	db12      	blt.n	800aa8c <USB_EPSetStall+0x54>
 800aa66:	68bb      	ldr	r3, [r7, #8]
 800aa68:	2b00      	cmp	r3, #0
 800aa6a:	d00f      	beq.n	800aa8c <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 800aa6c:	68bb      	ldr	r3, [r7, #8]
 800aa6e:	015a      	lsls	r2, r3, #5
 800aa70:	68fb      	ldr	r3, [r7, #12]
 800aa72:	4413      	add	r3, r2
 800aa74:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800aa78:	681b      	ldr	r3, [r3, #0]
 800aa7a:	68ba      	ldr	r2, [r7, #8]
 800aa7c:	0151      	lsls	r1, r2, #5
 800aa7e:	68fa      	ldr	r2, [r7, #12]
 800aa80:	440a      	add	r2, r1
 800aa82:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800aa86:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800aa8a:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 800aa8c:	68bb      	ldr	r3, [r7, #8]
 800aa8e:	015a      	lsls	r2, r3, #5
 800aa90:	68fb      	ldr	r3, [r7, #12]
 800aa92:	4413      	add	r3, r2
 800aa94:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800aa98:	681b      	ldr	r3, [r3, #0]
 800aa9a:	68ba      	ldr	r2, [r7, #8]
 800aa9c:	0151      	lsls	r1, r2, #5
 800aa9e:	68fa      	ldr	r2, [r7, #12]
 800aaa0:	440a      	add	r2, r1
 800aaa2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800aaa6:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800aaaa:	6013      	str	r3, [r2, #0]
 800aaac:	e02b      	b.n	800ab06 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 800aaae:	68bb      	ldr	r3, [r7, #8]
 800aab0:	015a      	lsls	r2, r3, #5
 800aab2:	68fb      	ldr	r3, [r7, #12]
 800aab4:	4413      	add	r3, r2
 800aab6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800aaba:	681b      	ldr	r3, [r3, #0]
 800aabc:	2b00      	cmp	r3, #0
 800aabe:	db12      	blt.n	800aae6 <USB_EPSetStall+0xae>
 800aac0:	68bb      	ldr	r3, [r7, #8]
 800aac2:	2b00      	cmp	r3, #0
 800aac4:	d00f      	beq.n	800aae6 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 800aac6:	68bb      	ldr	r3, [r7, #8]
 800aac8:	015a      	lsls	r2, r3, #5
 800aaca:	68fb      	ldr	r3, [r7, #12]
 800aacc:	4413      	add	r3, r2
 800aace:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800aad2:	681b      	ldr	r3, [r3, #0]
 800aad4:	68ba      	ldr	r2, [r7, #8]
 800aad6:	0151      	lsls	r1, r2, #5
 800aad8:	68fa      	ldr	r2, [r7, #12]
 800aada:	440a      	add	r2, r1
 800aadc:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800aae0:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800aae4:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 800aae6:	68bb      	ldr	r3, [r7, #8]
 800aae8:	015a      	lsls	r2, r3, #5
 800aaea:	68fb      	ldr	r3, [r7, #12]
 800aaec:	4413      	add	r3, r2
 800aaee:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800aaf2:	681b      	ldr	r3, [r3, #0]
 800aaf4:	68ba      	ldr	r2, [r7, #8]
 800aaf6:	0151      	lsls	r1, r2, #5
 800aaf8:	68fa      	ldr	r2, [r7, #12]
 800aafa:	440a      	add	r2, r1
 800aafc:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800ab00:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800ab04:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800ab06:	2300      	movs	r3, #0
}
 800ab08:	4618      	mov	r0, r3
 800ab0a:	3714      	adds	r7, #20
 800ab0c:	46bd      	mov	sp, r7
 800ab0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab12:	4770      	bx	lr

0800ab14 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800ab14:	b480      	push	{r7}
 800ab16:	b085      	sub	sp, #20
 800ab18:	af00      	add	r7, sp, #0
 800ab1a:	6078      	str	r0, [r7, #4]
 800ab1c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ab1e:	687b      	ldr	r3, [r7, #4]
 800ab20:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800ab22:	683b      	ldr	r3, [r7, #0]
 800ab24:	781b      	ldrb	r3, [r3, #0]
 800ab26:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800ab28:	683b      	ldr	r3, [r7, #0]
 800ab2a:	785b      	ldrb	r3, [r3, #1]
 800ab2c:	2b01      	cmp	r3, #1
 800ab2e:	d128      	bne.n	800ab82 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800ab30:	68bb      	ldr	r3, [r7, #8]
 800ab32:	015a      	lsls	r2, r3, #5
 800ab34:	68fb      	ldr	r3, [r7, #12]
 800ab36:	4413      	add	r3, r2
 800ab38:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ab3c:	681b      	ldr	r3, [r3, #0]
 800ab3e:	68ba      	ldr	r2, [r7, #8]
 800ab40:	0151      	lsls	r1, r2, #5
 800ab42:	68fa      	ldr	r2, [r7, #12]
 800ab44:	440a      	add	r2, r1
 800ab46:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800ab4a:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800ab4e:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800ab50:	683b      	ldr	r3, [r7, #0]
 800ab52:	791b      	ldrb	r3, [r3, #4]
 800ab54:	2b03      	cmp	r3, #3
 800ab56:	d003      	beq.n	800ab60 <USB_EPClearStall+0x4c>
 800ab58:	683b      	ldr	r3, [r7, #0]
 800ab5a:	791b      	ldrb	r3, [r3, #4]
 800ab5c:	2b02      	cmp	r3, #2
 800ab5e:	d138      	bne.n	800abd2 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800ab60:	68bb      	ldr	r3, [r7, #8]
 800ab62:	015a      	lsls	r2, r3, #5
 800ab64:	68fb      	ldr	r3, [r7, #12]
 800ab66:	4413      	add	r3, r2
 800ab68:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ab6c:	681b      	ldr	r3, [r3, #0]
 800ab6e:	68ba      	ldr	r2, [r7, #8]
 800ab70:	0151      	lsls	r1, r2, #5
 800ab72:	68fa      	ldr	r2, [r7, #12]
 800ab74:	440a      	add	r2, r1
 800ab76:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800ab7a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800ab7e:	6013      	str	r3, [r2, #0]
 800ab80:	e027      	b.n	800abd2 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800ab82:	68bb      	ldr	r3, [r7, #8]
 800ab84:	015a      	lsls	r2, r3, #5
 800ab86:	68fb      	ldr	r3, [r7, #12]
 800ab88:	4413      	add	r3, r2
 800ab8a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ab8e:	681b      	ldr	r3, [r3, #0]
 800ab90:	68ba      	ldr	r2, [r7, #8]
 800ab92:	0151      	lsls	r1, r2, #5
 800ab94:	68fa      	ldr	r2, [r7, #12]
 800ab96:	440a      	add	r2, r1
 800ab98:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800ab9c:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800aba0:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800aba2:	683b      	ldr	r3, [r7, #0]
 800aba4:	791b      	ldrb	r3, [r3, #4]
 800aba6:	2b03      	cmp	r3, #3
 800aba8:	d003      	beq.n	800abb2 <USB_EPClearStall+0x9e>
 800abaa:	683b      	ldr	r3, [r7, #0]
 800abac:	791b      	ldrb	r3, [r3, #4]
 800abae:	2b02      	cmp	r3, #2
 800abb0:	d10f      	bne.n	800abd2 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800abb2:	68bb      	ldr	r3, [r7, #8]
 800abb4:	015a      	lsls	r2, r3, #5
 800abb6:	68fb      	ldr	r3, [r7, #12]
 800abb8:	4413      	add	r3, r2
 800abba:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800abbe:	681b      	ldr	r3, [r3, #0]
 800abc0:	68ba      	ldr	r2, [r7, #8]
 800abc2:	0151      	lsls	r1, r2, #5
 800abc4:	68fa      	ldr	r2, [r7, #12]
 800abc6:	440a      	add	r2, r1
 800abc8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800abcc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800abd0:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 800abd2:	2300      	movs	r3, #0
}
 800abd4:	4618      	mov	r0, r3
 800abd6:	3714      	adds	r7, #20
 800abd8:	46bd      	mov	sp, r7
 800abda:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abde:	4770      	bx	lr

0800abe0 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 800abe0:	b480      	push	{r7}
 800abe2:	b085      	sub	sp, #20
 800abe4:	af00      	add	r7, sp, #0
 800abe6:	6078      	str	r0, [r7, #4]
 800abe8:	460b      	mov	r3, r1
 800abea:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800abec:	687b      	ldr	r3, [r7, #4]
 800abee:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 800abf0:	68fb      	ldr	r3, [r7, #12]
 800abf2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800abf6:	681b      	ldr	r3, [r3, #0]
 800abf8:	68fa      	ldr	r2, [r7, #12]
 800abfa:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800abfe:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 800ac02:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 800ac04:	68fb      	ldr	r3, [r7, #12]
 800ac06:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800ac0a:	681a      	ldr	r2, [r3, #0]
 800ac0c:	78fb      	ldrb	r3, [r7, #3]
 800ac0e:	011b      	lsls	r3, r3, #4
 800ac10:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 800ac14:	68f9      	ldr	r1, [r7, #12]
 800ac16:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800ac1a:	4313      	orrs	r3, r2
 800ac1c:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 800ac1e:	2300      	movs	r3, #0
}
 800ac20:	4618      	mov	r0, r3
 800ac22:	3714      	adds	r7, #20
 800ac24:	46bd      	mov	sp, r7
 800ac26:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac2a:	4770      	bx	lr

0800ac2c <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(USB_OTG_GlobalTypeDef *USBx)
{
 800ac2c:	b480      	push	{r7}
 800ac2e:	b085      	sub	sp, #20
 800ac30:	af00      	add	r7, sp, #0
 800ac32:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ac34:	687b      	ldr	r3, [r7, #4]
 800ac36:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800ac38:	68fb      	ldr	r3, [r7, #12]
 800ac3a:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800ac3e:	681b      	ldr	r3, [r3, #0]
 800ac40:	68fa      	ldr	r2, [r7, #12]
 800ac42:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800ac46:	f023 0303 	bic.w	r3, r3, #3
 800ac4a:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 800ac4c:	68fb      	ldr	r3, [r7, #12]
 800ac4e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800ac52:	685b      	ldr	r3, [r3, #4]
 800ac54:	68fa      	ldr	r2, [r7, #12]
 800ac56:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800ac5a:	f023 0302 	bic.w	r3, r3, #2
 800ac5e:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800ac60:	2300      	movs	r3, #0
}
 800ac62:	4618      	mov	r0, r3
 800ac64:	3714      	adds	r7, #20
 800ac66:	46bd      	mov	sp, r7
 800ac68:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac6c:	4770      	bx	lr

0800ac6e <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 800ac6e:	b480      	push	{r7}
 800ac70:	b085      	sub	sp, #20
 800ac72:	af00      	add	r7, sp, #0
 800ac74:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ac76:	687b      	ldr	r3, [r7, #4]
 800ac78:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800ac7a:	68fb      	ldr	r3, [r7, #12]
 800ac7c:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800ac80:	681b      	ldr	r3, [r3, #0]
 800ac82:	68fa      	ldr	r2, [r7, #12]
 800ac84:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800ac88:	f023 0303 	bic.w	r3, r3, #3
 800ac8c:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800ac8e:	68fb      	ldr	r3, [r7, #12]
 800ac90:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800ac94:	685b      	ldr	r3, [r3, #4]
 800ac96:	68fa      	ldr	r2, [r7, #12]
 800ac98:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800ac9c:	f043 0302 	orr.w	r3, r3, #2
 800aca0:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800aca2:	2300      	movs	r3, #0
}
 800aca4:	4618      	mov	r0, r3
 800aca6:	3714      	adds	r7, #20
 800aca8:	46bd      	mov	sp, r7
 800acaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acae:	4770      	bx	lr

0800acb0 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 800acb0:	b480      	push	{r7}
 800acb2:	b085      	sub	sp, #20
 800acb4:	af00      	add	r7, sp, #0
 800acb6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 800acb8:	687b      	ldr	r3, [r7, #4]
 800acba:	695b      	ldr	r3, [r3, #20]
 800acbc:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800acbe:	687b      	ldr	r3, [r7, #4]
 800acc0:	699b      	ldr	r3, [r3, #24]
 800acc2:	68fa      	ldr	r2, [r7, #12]
 800acc4:	4013      	ands	r3, r2
 800acc6:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 800acc8:	68fb      	ldr	r3, [r7, #12]
}
 800acca:	4618      	mov	r0, r3
 800accc:	3714      	adds	r7, #20
 800acce:	46bd      	mov	sp, r7
 800acd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acd4:	4770      	bx	lr

0800acd6 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 800acd6:	b480      	push	{r7}
 800acd8:	b085      	sub	sp, #20
 800acda:	af00      	add	r7, sp, #0
 800acdc:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800acde:	687b      	ldr	r3, [r7, #4]
 800ace0:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800ace2:	68fb      	ldr	r3, [r7, #12]
 800ace4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800ace8:	699b      	ldr	r3, [r3, #24]
 800acea:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800acec:	68fb      	ldr	r3, [r7, #12]
 800acee:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800acf2:	69db      	ldr	r3, [r3, #28]
 800acf4:	68ba      	ldr	r2, [r7, #8]
 800acf6:	4013      	ands	r3, r2
 800acf8:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 800acfa:	68bb      	ldr	r3, [r7, #8]
 800acfc:	0c1b      	lsrs	r3, r3, #16
}
 800acfe:	4618      	mov	r0, r3
 800ad00:	3714      	adds	r7, #20
 800ad02:	46bd      	mov	sp, r7
 800ad04:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad08:	4770      	bx	lr

0800ad0a <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 800ad0a:	b480      	push	{r7}
 800ad0c:	b085      	sub	sp, #20
 800ad0e:	af00      	add	r7, sp, #0
 800ad10:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ad12:	687b      	ldr	r3, [r7, #4]
 800ad14:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800ad16:	68fb      	ldr	r3, [r7, #12]
 800ad18:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800ad1c:	699b      	ldr	r3, [r3, #24]
 800ad1e:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800ad20:	68fb      	ldr	r3, [r7, #12]
 800ad22:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800ad26:	69db      	ldr	r3, [r3, #28]
 800ad28:	68ba      	ldr	r2, [r7, #8]
 800ad2a:	4013      	ands	r3, r2
 800ad2c:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 800ad2e:	68bb      	ldr	r3, [r7, #8]
 800ad30:	b29b      	uxth	r3, r3
}
 800ad32:	4618      	mov	r0, r3
 800ad34:	3714      	adds	r7, #20
 800ad36:	46bd      	mov	sp, r7
 800ad38:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad3c:	4770      	bx	lr

0800ad3e <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800ad3e:	b480      	push	{r7}
 800ad40:	b085      	sub	sp, #20
 800ad42:	af00      	add	r7, sp, #0
 800ad44:	6078      	str	r0, [r7, #4]
 800ad46:	460b      	mov	r3, r1
 800ad48:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ad4a:	687b      	ldr	r3, [r7, #4]
 800ad4c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 800ad4e:	78fb      	ldrb	r3, [r7, #3]
 800ad50:	015a      	lsls	r2, r3, #5
 800ad52:	68fb      	ldr	r3, [r7, #12]
 800ad54:	4413      	add	r3, r2
 800ad56:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ad5a:	689b      	ldr	r3, [r3, #8]
 800ad5c:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 800ad5e:	68fb      	ldr	r3, [r7, #12]
 800ad60:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800ad64:	695b      	ldr	r3, [r3, #20]
 800ad66:	68ba      	ldr	r2, [r7, #8]
 800ad68:	4013      	ands	r3, r2
 800ad6a:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800ad6c:	68bb      	ldr	r3, [r7, #8]
}
 800ad6e:	4618      	mov	r0, r3
 800ad70:	3714      	adds	r7, #20
 800ad72:	46bd      	mov	sp, r7
 800ad74:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad78:	4770      	bx	lr

0800ad7a <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800ad7a:	b480      	push	{r7}
 800ad7c:	b087      	sub	sp, #28
 800ad7e:	af00      	add	r7, sp, #0
 800ad80:	6078      	str	r0, [r7, #4]
 800ad82:	460b      	mov	r3, r1
 800ad84:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ad86:	687b      	ldr	r3, [r7, #4]
 800ad88:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 800ad8a:	697b      	ldr	r3, [r7, #20]
 800ad8c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800ad90:	691b      	ldr	r3, [r3, #16]
 800ad92:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 800ad94:	697b      	ldr	r3, [r7, #20]
 800ad96:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800ad9a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ad9c:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 800ad9e:	78fb      	ldrb	r3, [r7, #3]
 800ada0:	f003 030f 	and.w	r3, r3, #15
 800ada4:	68fa      	ldr	r2, [r7, #12]
 800ada6:	fa22 f303 	lsr.w	r3, r2, r3
 800adaa:	01db      	lsls	r3, r3, #7
 800adac:	b2db      	uxtb	r3, r3
 800adae:	693a      	ldr	r2, [r7, #16]
 800adb0:	4313      	orrs	r3, r2
 800adb2:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 800adb4:	78fb      	ldrb	r3, [r7, #3]
 800adb6:	015a      	lsls	r2, r3, #5
 800adb8:	697b      	ldr	r3, [r7, #20]
 800adba:	4413      	add	r3, r2
 800adbc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800adc0:	689b      	ldr	r3, [r3, #8]
 800adc2:	693a      	ldr	r2, [r7, #16]
 800adc4:	4013      	ands	r3, r2
 800adc6:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800adc8:	68bb      	ldr	r3, [r7, #8]
}
 800adca:	4618      	mov	r0, r3
 800adcc:	371c      	adds	r7, #28
 800adce:	46bd      	mov	sp, r7
 800add0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800add4:	4770      	bx	lr

0800add6 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 800add6:	b480      	push	{r7}
 800add8:	b083      	sub	sp, #12
 800adda:	af00      	add	r7, sp, #0
 800addc:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800adde:	687b      	ldr	r3, [r7, #4]
 800ade0:	695b      	ldr	r3, [r3, #20]
 800ade2:	f003 0301 	and.w	r3, r3, #1
}
 800ade6:	4618      	mov	r0, r3
 800ade8:	370c      	adds	r7, #12
 800adea:	46bd      	mov	sp, r7
 800adec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800adf0:	4770      	bx	lr

0800adf2 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(USB_OTG_GlobalTypeDef *USBx)
{
 800adf2:	b480      	push	{r7}
 800adf4:	b085      	sub	sp, #20
 800adf6:	af00      	add	r7, sp, #0
 800adf8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800adfa:	687b      	ldr	r3, [r7, #4]
 800adfc:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 800adfe:	68fb      	ldr	r3, [r7, #12]
 800ae00:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ae04:	681b      	ldr	r3, [r3, #0]
 800ae06:	68fa      	ldr	r2, [r7, #12]
 800ae08:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800ae0c:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 800ae10:	f023 0307 	bic.w	r3, r3, #7
 800ae14:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 800ae16:	68fb      	ldr	r3, [r7, #12]
 800ae18:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800ae1c:	685b      	ldr	r3, [r3, #4]
 800ae1e:	68fa      	ldr	r2, [r7, #12]
 800ae20:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800ae24:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800ae28:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800ae2a:	2300      	movs	r3, #0
}
 800ae2c:	4618      	mov	r0, r3
 800ae2e:	3714      	adds	r7, #20
 800ae30:	46bd      	mov	sp, r7
 800ae32:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae36:	4770      	bx	lr

0800ae38 <USB_EP0_OutStart>:
  * @param  USBx  Selected device
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t *psetup)
{
 800ae38:	b480      	push	{r7}
 800ae3a:	b085      	sub	sp, #20
 800ae3c:	af00      	add	r7, sp, #0
 800ae3e:	6078      	str	r0, [r7, #4]
 800ae40:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ae42:	687b      	ldr	r3, [r7, #4]
 800ae44:	60fb      	str	r3, [r7, #12]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 800ae46:	687b      	ldr	r3, [r7, #4]
 800ae48:	333c      	adds	r3, #60	@ 0x3c
 800ae4a:	3304      	adds	r3, #4
 800ae4c:	681b      	ldr	r3, [r3, #0]
 800ae4e:	60bb      	str	r3, [r7, #8]
  UNUSED(psetup);

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 800ae50:	68bb      	ldr	r3, [r7, #8]
 800ae52:	4a1c      	ldr	r2, [pc, #112]	@ (800aec4 <USB_EP0_OutStart+0x8c>)
 800ae54:	4293      	cmp	r3, r2
 800ae56:	d90a      	bls.n	800ae6e <USB_EP0_OutStart+0x36>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800ae58:	68fb      	ldr	r3, [r7, #12]
 800ae5a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ae5e:	681b      	ldr	r3, [r3, #0]
 800ae60:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800ae64:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800ae68:	d101      	bne.n	800ae6e <USB_EP0_OutStart+0x36>
    {
      return HAL_OK;
 800ae6a:	2300      	movs	r3, #0
 800ae6c:	e024      	b.n	800aeb8 <USB_EP0_OutStart+0x80>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 800ae6e:	68fb      	ldr	r3, [r7, #12]
 800ae70:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ae74:	461a      	mov	r2, r3
 800ae76:	2300      	movs	r3, #0
 800ae78:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800ae7a:	68fb      	ldr	r3, [r7, #12]
 800ae7c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ae80:	691b      	ldr	r3, [r3, #16]
 800ae82:	68fa      	ldr	r2, [r7, #12]
 800ae84:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800ae88:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800ae8c:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 800ae8e:	68fb      	ldr	r3, [r7, #12]
 800ae90:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ae94:	691b      	ldr	r3, [r3, #16]
 800ae96:	68fa      	ldr	r2, [r7, #12]
 800ae98:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800ae9c:	f043 0318 	orr.w	r3, r3, #24
 800aea0:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 800aea2:	68fb      	ldr	r3, [r7, #12]
 800aea4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800aea8:	691b      	ldr	r3, [r3, #16]
 800aeaa:	68fa      	ldr	r2, [r7, #12]
 800aeac:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800aeb0:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 800aeb4:	6113      	str	r3, [r2, #16]

  return HAL_OK;
 800aeb6:	2300      	movs	r3, #0
}
 800aeb8:	4618      	mov	r0, r3
 800aeba:	3714      	adds	r7, #20
 800aebc:	46bd      	mov	sp, r7
 800aebe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aec2:	4770      	bx	lr
 800aec4:	4f54300a 	.word	0x4f54300a

0800aec8 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800aec8:	b480      	push	{r7}
 800aeca:	b085      	sub	sp, #20
 800aecc:	af00      	add	r7, sp, #0
 800aece:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800aed0:	2300      	movs	r3, #0
 800aed2:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800aed4:	68fb      	ldr	r3, [r7, #12]
 800aed6:	3301      	adds	r3, #1
 800aed8:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800aeda:	68fb      	ldr	r3, [r7, #12]
 800aedc:	4a13      	ldr	r2, [pc, #76]	@ (800af2c <USB_CoreReset+0x64>)
 800aede:	4293      	cmp	r3, r2
 800aee0:	d901      	bls.n	800aee6 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800aee2:	2303      	movs	r3, #3
 800aee4:	e01b      	b.n	800af1e <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800aee6:	687b      	ldr	r3, [r7, #4]
 800aee8:	691b      	ldr	r3, [r3, #16]
 800aeea:	2b00      	cmp	r3, #0
 800aeec:	daf2      	bge.n	800aed4 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800aeee:	2300      	movs	r3, #0
 800aef0:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800aef2:	687b      	ldr	r3, [r7, #4]
 800aef4:	691b      	ldr	r3, [r3, #16]
 800aef6:	f043 0201 	orr.w	r2, r3, #1
 800aefa:	687b      	ldr	r3, [r7, #4]
 800aefc:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800aefe:	68fb      	ldr	r3, [r7, #12]
 800af00:	3301      	adds	r3, #1
 800af02:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800af04:	68fb      	ldr	r3, [r7, #12]
 800af06:	4a09      	ldr	r2, [pc, #36]	@ (800af2c <USB_CoreReset+0x64>)
 800af08:	4293      	cmp	r3, r2
 800af0a:	d901      	bls.n	800af10 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 800af0c:	2303      	movs	r3, #3
 800af0e:	e006      	b.n	800af1e <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800af10:	687b      	ldr	r3, [r7, #4]
 800af12:	691b      	ldr	r3, [r3, #16]
 800af14:	f003 0301 	and.w	r3, r3, #1
 800af18:	2b01      	cmp	r3, #1
 800af1a:	d0f0      	beq.n	800aefe <USB_CoreReset+0x36>

  return HAL_OK;
 800af1c:	2300      	movs	r3, #0
}
 800af1e:	4618      	mov	r0, r3
 800af20:	3714      	adds	r7, #20
 800af22:	46bd      	mov	sp, r7
 800af24:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af28:	4770      	bx	lr
 800af2a:	bf00      	nop
 800af2c:	00030d40 	.word	0x00030d40

0800af30 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800af30:	b580      	push	{r7, lr}
 800af32:	b084      	sub	sp, #16
 800af34:	af00      	add	r7, sp, #0
 800af36:	6078      	str	r0, [r7, #4]
 800af38:	460b      	mov	r3, r1
 800af3a:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 800af3c:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 800af40:	f002 fe2c 	bl	800db9c <USBD_static_malloc>
 800af44:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 800af46:	68fb      	ldr	r3, [r7, #12]
 800af48:	2b00      	cmp	r3, #0
 800af4a:	d109      	bne.n	800af60 <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 800af4c:	687b      	ldr	r3, [r7, #4]
 800af4e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800af52:	687b      	ldr	r3, [r7, #4]
 800af54:	32b0      	adds	r2, #176	@ 0xb0
 800af56:	2100      	movs	r1, #0
 800af58:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 800af5c:	2302      	movs	r3, #2
 800af5e:	e0d4      	b.n	800b10a <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 800af60:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 800af64:	2100      	movs	r1, #0
 800af66:	68f8      	ldr	r0, [r7, #12]
 800af68:	f002 fe36 	bl	800dbd8 <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 800af6c:	687b      	ldr	r3, [r7, #4]
 800af6e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800af72:	687b      	ldr	r3, [r7, #4]
 800af74:	32b0      	adds	r2, #176	@ 0xb0
 800af76:	68f9      	ldr	r1, [r7, #12]
 800af78:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 800af7c:	687b      	ldr	r3, [r7, #4]
 800af7e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800af82:	687b      	ldr	r3, [r7, #4]
 800af84:	32b0      	adds	r2, #176	@ 0xb0
 800af86:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800af8a:	687b      	ldr	r3, [r7, #4]
 800af8c:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800af90:	687b      	ldr	r3, [r7, #4]
 800af92:	7c1b      	ldrb	r3, [r3, #16]
 800af94:	2b00      	cmp	r3, #0
 800af96:	d138      	bne.n	800b00a <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 800af98:	4b5e      	ldr	r3, [pc, #376]	@ (800b114 <USBD_CDC_Init+0x1e4>)
 800af9a:	7819      	ldrb	r1, [r3, #0]
 800af9c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800afa0:	2202      	movs	r2, #2
 800afa2:	6878      	ldr	r0, [r7, #4]
 800afa4:	f002 fbe6 	bl	800d774 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 800afa8:	4b5a      	ldr	r3, [pc, #360]	@ (800b114 <USBD_CDC_Init+0x1e4>)
 800afaa:	781b      	ldrb	r3, [r3, #0]
 800afac:	f003 020f 	and.w	r2, r3, #15
 800afb0:	6879      	ldr	r1, [r7, #4]
 800afb2:	4613      	mov	r3, r2
 800afb4:	009b      	lsls	r3, r3, #2
 800afb6:	4413      	add	r3, r2
 800afb8:	009b      	lsls	r3, r3, #2
 800afba:	440b      	add	r3, r1
 800afbc:	3324      	adds	r3, #36	@ 0x24
 800afbe:	2201      	movs	r2, #1
 800afc0:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 800afc2:	4b55      	ldr	r3, [pc, #340]	@ (800b118 <USBD_CDC_Init+0x1e8>)
 800afc4:	7819      	ldrb	r1, [r3, #0]
 800afc6:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800afca:	2202      	movs	r2, #2
 800afcc:	6878      	ldr	r0, [r7, #4]
 800afce:	f002 fbd1 	bl	800d774 <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 800afd2:	4b51      	ldr	r3, [pc, #324]	@ (800b118 <USBD_CDC_Init+0x1e8>)
 800afd4:	781b      	ldrb	r3, [r3, #0]
 800afd6:	f003 020f 	and.w	r2, r3, #15
 800afda:	6879      	ldr	r1, [r7, #4]
 800afdc:	4613      	mov	r3, r2
 800afde:	009b      	lsls	r3, r3, #2
 800afe0:	4413      	add	r3, r2
 800afe2:	009b      	lsls	r3, r3, #2
 800afe4:	440b      	add	r3, r1
 800afe6:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800afea:	2201      	movs	r2, #1
 800afec:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 800afee:	4b4b      	ldr	r3, [pc, #300]	@ (800b11c <USBD_CDC_Init+0x1ec>)
 800aff0:	781b      	ldrb	r3, [r3, #0]
 800aff2:	f003 020f 	and.w	r2, r3, #15
 800aff6:	6879      	ldr	r1, [r7, #4]
 800aff8:	4613      	mov	r3, r2
 800affa:	009b      	lsls	r3, r3, #2
 800affc:	4413      	add	r3, r2
 800affe:	009b      	lsls	r3, r3, #2
 800b000:	440b      	add	r3, r1
 800b002:	3326      	adds	r3, #38	@ 0x26
 800b004:	2210      	movs	r2, #16
 800b006:	801a      	strh	r2, [r3, #0]
 800b008:	e035      	b.n	800b076 <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 800b00a:	4b42      	ldr	r3, [pc, #264]	@ (800b114 <USBD_CDC_Init+0x1e4>)
 800b00c:	7819      	ldrb	r1, [r3, #0]
 800b00e:	2340      	movs	r3, #64	@ 0x40
 800b010:	2202      	movs	r2, #2
 800b012:	6878      	ldr	r0, [r7, #4]
 800b014:	f002 fbae 	bl	800d774 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 800b018:	4b3e      	ldr	r3, [pc, #248]	@ (800b114 <USBD_CDC_Init+0x1e4>)
 800b01a:	781b      	ldrb	r3, [r3, #0]
 800b01c:	f003 020f 	and.w	r2, r3, #15
 800b020:	6879      	ldr	r1, [r7, #4]
 800b022:	4613      	mov	r3, r2
 800b024:	009b      	lsls	r3, r3, #2
 800b026:	4413      	add	r3, r2
 800b028:	009b      	lsls	r3, r3, #2
 800b02a:	440b      	add	r3, r1
 800b02c:	3324      	adds	r3, #36	@ 0x24
 800b02e:	2201      	movs	r2, #1
 800b030:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 800b032:	4b39      	ldr	r3, [pc, #228]	@ (800b118 <USBD_CDC_Init+0x1e8>)
 800b034:	7819      	ldrb	r1, [r3, #0]
 800b036:	2340      	movs	r3, #64	@ 0x40
 800b038:	2202      	movs	r2, #2
 800b03a:	6878      	ldr	r0, [r7, #4]
 800b03c:	f002 fb9a 	bl	800d774 <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 800b040:	4b35      	ldr	r3, [pc, #212]	@ (800b118 <USBD_CDC_Init+0x1e8>)
 800b042:	781b      	ldrb	r3, [r3, #0]
 800b044:	f003 020f 	and.w	r2, r3, #15
 800b048:	6879      	ldr	r1, [r7, #4]
 800b04a:	4613      	mov	r3, r2
 800b04c:	009b      	lsls	r3, r3, #2
 800b04e:	4413      	add	r3, r2
 800b050:	009b      	lsls	r3, r3, #2
 800b052:	440b      	add	r3, r1
 800b054:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800b058:	2201      	movs	r2, #1
 800b05a:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 800b05c:	4b2f      	ldr	r3, [pc, #188]	@ (800b11c <USBD_CDC_Init+0x1ec>)
 800b05e:	781b      	ldrb	r3, [r3, #0]
 800b060:	f003 020f 	and.w	r2, r3, #15
 800b064:	6879      	ldr	r1, [r7, #4]
 800b066:	4613      	mov	r3, r2
 800b068:	009b      	lsls	r3, r3, #2
 800b06a:	4413      	add	r3, r2
 800b06c:	009b      	lsls	r3, r3, #2
 800b06e:	440b      	add	r3, r1
 800b070:	3326      	adds	r3, #38	@ 0x26
 800b072:	2210      	movs	r2, #16
 800b074:	801a      	strh	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800b076:	4b29      	ldr	r3, [pc, #164]	@ (800b11c <USBD_CDC_Init+0x1ec>)
 800b078:	7819      	ldrb	r1, [r3, #0]
 800b07a:	2308      	movs	r3, #8
 800b07c:	2203      	movs	r2, #3
 800b07e:	6878      	ldr	r0, [r7, #4]
 800b080:	f002 fb78 	bl	800d774 <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 800b084:	4b25      	ldr	r3, [pc, #148]	@ (800b11c <USBD_CDC_Init+0x1ec>)
 800b086:	781b      	ldrb	r3, [r3, #0]
 800b088:	f003 020f 	and.w	r2, r3, #15
 800b08c:	6879      	ldr	r1, [r7, #4]
 800b08e:	4613      	mov	r3, r2
 800b090:	009b      	lsls	r3, r3, #2
 800b092:	4413      	add	r3, r2
 800b094:	009b      	lsls	r3, r3, #2
 800b096:	440b      	add	r3, r1
 800b098:	3324      	adds	r3, #36	@ 0x24
 800b09a:	2201      	movs	r2, #1
 800b09c:	801a      	strh	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 800b09e:	68fb      	ldr	r3, [r7, #12]
 800b0a0:	2200      	movs	r2, #0
 800b0a2:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 800b0a6:	687b      	ldr	r3, [r7, #4]
 800b0a8:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800b0ac:	687a      	ldr	r2, [r7, #4]
 800b0ae:	33b0      	adds	r3, #176	@ 0xb0
 800b0b0:	009b      	lsls	r3, r3, #2
 800b0b2:	4413      	add	r3, r2
 800b0b4:	685b      	ldr	r3, [r3, #4]
 800b0b6:	681b      	ldr	r3, [r3, #0]
 800b0b8:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 800b0ba:	68fb      	ldr	r3, [r7, #12]
 800b0bc:	2200      	movs	r2, #0
 800b0be:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 800b0c2:	68fb      	ldr	r3, [r7, #12]
 800b0c4:	2200      	movs	r2, #0
 800b0c6:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (hcdc->RxBuffer == NULL)
 800b0ca:	68fb      	ldr	r3, [r7, #12]
 800b0cc:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 800b0d0:	2b00      	cmp	r3, #0
 800b0d2:	d101      	bne.n	800b0d8 <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 800b0d4:	2302      	movs	r3, #2
 800b0d6:	e018      	b.n	800b10a <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800b0d8:	687b      	ldr	r3, [r7, #4]
 800b0da:	7c1b      	ldrb	r3, [r3, #16]
 800b0dc:	2b00      	cmp	r3, #0
 800b0de:	d10a      	bne.n	800b0f6 <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800b0e0:	4b0d      	ldr	r3, [pc, #52]	@ (800b118 <USBD_CDC_Init+0x1e8>)
 800b0e2:	7819      	ldrb	r1, [r3, #0]
 800b0e4:	68fb      	ldr	r3, [r7, #12]
 800b0e6:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800b0ea:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800b0ee:	6878      	ldr	r0, [r7, #4]
 800b0f0:	f002 fcba 	bl	800da68 <USBD_LL_PrepareReceive>
 800b0f4:	e008      	b.n	800b108 <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800b0f6:	4b08      	ldr	r3, [pc, #32]	@ (800b118 <USBD_CDC_Init+0x1e8>)
 800b0f8:	7819      	ldrb	r1, [r3, #0]
 800b0fa:	68fb      	ldr	r3, [r7, #12]
 800b0fc:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800b100:	2340      	movs	r3, #64	@ 0x40
 800b102:	6878      	ldr	r0, [r7, #4]
 800b104:	f002 fcb0 	bl	800da68 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800b108:	2300      	movs	r3, #0
}
 800b10a:	4618      	mov	r0, r3
 800b10c:	3710      	adds	r7, #16
 800b10e:	46bd      	mov	sp, r7
 800b110:	bd80      	pop	{r7, pc}
 800b112:	bf00      	nop
 800b114:	20000093 	.word	0x20000093
 800b118:	20000094 	.word	0x20000094
 800b11c:	20000095 	.word	0x20000095

0800b120 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800b120:	b580      	push	{r7, lr}
 800b122:	b082      	sub	sp, #8
 800b124:	af00      	add	r7, sp, #0
 800b126:	6078      	str	r0, [r7, #4]
 800b128:	460b      	mov	r3, r1
 800b12a:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 800b12c:	4b3a      	ldr	r3, [pc, #232]	@ (800b218 <USBD_CDC_DeInit+0xf8>)
 800b12e:	781b      	ldrb	r3, [r3, #0]
 800b130:	4619      	mov	r1, r3
 800b132:	6878      	ldr	r0, [r7, #4]
 800b134:	f002 fb5c 	bl	800d7f0 <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 800b138:	4b37      	ldr	r3, [pc, #220]	@ (800b218 <USBD_CDC_DeInit+0xf8>)
 800b13a:	781b      	ldrb	r3, [r3, #0]
 800b13c:	f003 020f 	and.w	r2, r3, #15
 800b140:	6879      	ldr	r1, [r7, #4]
 800b142:	4613      	mov	r3, r2
 800b144:	009b      	lsls	r3, r3, #2
 800b146:	4413      	add	r3, r2
 800b148:	009b      	lsls	r3, r3, #2
 800b14a:	440b      	add	r3, r1
 800b14c:	3324      	adds	r3, #36	@ 0x24
 800b14e:	2200      	movs	r2, #0
 800b150:	801a      	strh	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 800b152:	4b32      	ldr	r3, [pc, #200]	@ (800b21c <USBD_CDC_DeInit+0xfc>)
 800b154:	781b      	ldrb	r3, [r3, #0]
 800b156:	4619      	mov	r1, r3
 800b158:	6878      	ldr	r0, [r7, #4]
 800b15a:	f002 fb49 	bl	800d7f0 <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 800b15e:	4b2f      	ldr	r3, [pc, #188]	@ (800b21c <USBD_CDC_DeInit+0xfc>)
 800b160:	781b      	ldrb	r3, [r3, #0]
 800b162:	f003 020f 	and.w	r2, r3, #15
 800b166:	6879      	ldr	r1, [r7, #4]
 800b168:	4613      	mov	r3, r2
 800b16a:	009b      	lsls	r3, r3, #2
 800b16c:	4413      	add	r3, r2
 800b16e:	009b      	lsls	r3, r3, #2
 800b170:	440b      	add	r3, r1
 800b172:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800b176:	2200      	movs	r2, #0
 800b178:	801a      	strh	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 800b17a:	4b29      	ldr	r3, [pc, #164]	@ (800b220 <USBD_CDC_DeInit+0x100>)
 800b17c:	781b      	ldrb	r3, [r3, #0]
 800b17e:	4619      	mov	r1, r3
 800b180:	6878      	ldr	r0, [r7, #4]
 800b182:	f002 fb35 	bl	800d7f0 <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 800b186:	4b26      	ldr	r3, [pc, #152]	@ (800b220 <USBD_CDC_DeInit+0x100>)
 800b188:	781b      	ldrb	r3, [r3, #0]
 800b18a:	f003 020f 	and.w	r2, r3, #15
 800b18e:	6879      	ldr	r1, [r7, #4]
 800b190:	4613      	mov	r3, r2
 800b192:	009b      	lsls	r3, r3, #2
 800b194:	4413      	add	r3, r2
 800b196:	009b      	lsls	r3, r3, #2
 800b198:	440b      	add	r3, r1
 800b19a:	3324      	adds	r3, #36	@ 0x24
 800b19c:	2200      	movs	r2, #0
 800b19e:	801a      	strh	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 800b1a0:	4b1f      	ldr	r3, [pc, #124]	@ (800b220 <USBD_CDC_DeInit+0x100>)
 800b1a2:	781b      	ldrb	r3, [r3, #0]
 800b1a4:	f003 020f 	and.w	r2, r3, #15
 800b1a8:	6879      	ldr	r1, [r7, #4]
 800b1aa:	4613      	mov	r3, r2
 800b1ac:	009b      	lsls	r3, r3, #2
 800b1ae:	4413      	add	r3, r2
 800b1b0:	009b      	lsls	r3, r3, #2
 800b1b2:	440b      	add	r3, r1
 800b1b4:	3326      	adds	r3, #38	@ 0x26
 800b1b6:	2200      	movs	r2, #0
 800b1b8:	801a      	strh	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 800b1ba:	687b      	ldr	r3, [r7, #4]
 800b1bc:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b1c0:	687b      	ldr	r3, [r7, #4]
 800b1c2:	32b0      	adds	r2, #176	@ 0xb0
 800b1c4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b1c8:	2b00      	cmp	r3, #0
 800b1ca:	d01f      	beq.n	800b20c <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 800b1cc:	687b      	ldr	r3, [r7, #4]
 800b1ce:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800b1d2:	687a      	ldr	r2, [r7, #4]
 800b1d4:	33b0      	adds	r3, #176	@ 0xb0
 800b1d6:	009b      	lsls	r3, r3, #2
 800b1d8:	4413      	add	r3, r2
 800b1da:	685b      	ldr	r3, [r3, #4]
 800b1dc:	685b      	ldr	r3, [r3, #4]
 800b1de:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 800b1e0:	687b      	ldr	r3, [r7, #4]
 800b1e2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b1e6:	687b      	ldr	r3, [r7, #4]
 800b1e8:	32b0      	adds	r2, #176	@ 0xb0
 800b1ea:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b1ee:	4618      	mov	r0, r3
 800b1f0:	f002 fce2 	bl	800dbb8 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 800b1f4:	687b      	ldr	r3, [r7, #4]
 800b1f6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b1fa:	687b      	ldr	r3, [r7, #4]
 800b1fc:	32b0      	adds	r2, #176	@ 0xb0
 800b1fe:	2100      	movs	r1, #0
 800b200:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 800b204:	687b      	ldr	r3, [r7, #4]
 800b206:	2200      	movs	r2, #0
 800b208:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 800b20c:	2300      	movs	r3, #0
}
 800b20e:	4618      	mov	r0, r3
 800b210:	3708      	adds	r7, #8
 800b212:	46bd      	mov	sp, r7
 800b214:	bd80      	pop	{r7, pc}
 800b216:	bf00      	nop
 800b218:	20000093 	.word	0x20000093
 800b21c:	20000094 	.word	0x20000094
 800b220:	20000095 	.word	0x20000095

0800b224 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 800b224:	b580      	push	{r7, lr}
 800b226:	b086      	sub	sp, #24
 800b228:	af00      	add	r7, sp, #0
 800b22a:	6078      	str	r0, [r7, #4]
 800b22c:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800b22e:	687b      	ldr	r3, [r7, #4]
 800b230:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b234:	687b      	ldr	r3, [r7, #4]
 800b236:	32b0      	adds	r2, #176	@ 0xb0
 800b238:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b23c:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 800b23e:	2300      	movs	r3, #0
 800b240:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 800b242:	2300      	movs	r3, #0
 800b244:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 800b246:	2300      	movs	r3, #0
 800b248:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 800b24a:	693b      	ldr	r3, [r7, #16]
 800b24c:	2b00      	cmp	r3, #0
 800b24e:	d101      	bne.n	800b254 <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 800b250:	2303      	movs	r3, #3
 800b252:	e0bf      	b.n	800b3d4 <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800b254:	683b      	ldr	r3, [r7, #0]
 800b256:	781b      	ldrb	r3, [r3, #0]
 800b258:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800b25c:	2b00      	cmp	r3, #0
 800b25e:	d050      	beq.n	800b302 <USBD_CDC_Setup+0xde>
 800b260:	2b20      	cmp	r3, #32
 800b262:	f040 80af 	bne.w	800b3c4 <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 800b266:	683b      	ldr	r3, [r7, #0]
 800b268:	88db      	ldrh	r3, [r3, #6]
 800b26a:	2b00      	cmp	r3, #0
 800b26c:	d03a      	beq.n	800b2e4 <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 800b26e:	683b      	ldr	r3, [r7, #0]
 800b270:	781b      	ldrb	r3, [r3, #0]
 800b272:	b25b      	sxtb	r3, r3
 800b274:	2b00      	cmp	r3, #0
 800b276:	da1b      	bge.n	800b2b0 <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800b278:	687b      	ldr	r3, [r7, #4]
 800b27a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800b27e:	687a      	ldr	r2, [r7, #4]
 800b280:	33b0      	adds	r3, #176	@ 0xb0
 800b282:	009b      	lsls	r3, r3, #2
 800b284:	4413      	add	r3, r2
 800b286:	685b      	ldr	r3, [r3, #4]
 800b288:	689b      	ldr	r3, [r3, #8]
 800b28a:	683a      	ldr	r2, [r7, #0]
 800b28c:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 800b28e:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800b290:	683a      	ldr	r2, [r7, #0]
 800b292:	88d2      	ldrh	r2, [r2, #6]
 800b294:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 800b296:	683b      	ldr	r3, [r7, #0]
 800b298:	88db      	ldrh	r3, [r3, #6]
 800b29a:	2b07      	cmp	r3, #7
 800b29c:	bf28      	it	cs
 800b29e:	2307      	movcs	r3, #7
 800b2a0:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 800b2a2:	693b      	ldr	r3, [r7, #16]
 800b2a4:	89fa      	ldrh	r2, [r7, #14]
 800b2a6:	4619      	mov	r1, r3
 800b2a8:	6878      	ldr	r0, [r7, #4]
 800b2aa:	f001 fdb1 	bl	800ce10 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 800b2ae:	e090      	b.n	800b3d2 <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 800b2b0:	683b      	ldr	r3, [r7, #0]
 800b2b2:	785a      	ldrb	r2, [r3, #1]
 800b2b4:	693b      	ldr	r3, [r7, #16]
 800b2b6:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 800b2ba:	683b      	ldr	r3, [r7, #0]
 800b2bc:	88db      	ldrh	r3, [r3, #6]
 800b2be:	2b3f      	cmp	r3, #63	@ 0x3f
 800b2c0:	d803      	bhi.n	800b2ca <USBD_CDC_Setup+0xa6>
 800b2c2:	683b      	ldr	r3, [r7, #0]
 800b2c4:	88db      	ldrh	r3, [r3, #6]
 800b2c6:	b2da      	uxtb	r2, r3
 800b2c8:	e000      	b.n	800b2cc <USBD_CDC_Setup+0xa8>
 800b2ca:	2240      	movs	r2, #64	@ 0x40
 800b2cc:	693b      	ldr	r3, [r7, #16]
 800b2ce:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 800b2d2:	6939      	ldr	r1, [r7, #16]
 800b2d4:	693b      	ldr	r3, [r7, #16]
 800b2d6:	f893 3201 	ldrb.w	r3, [r3, #513]	@ 0x201
 800b2da:	461a      	mov	r2, r3
 800b2dc:	6878      	ldr	r0, [r7, #4]
 800b2de:	f001 fdc3 	bl	800ce68 <USBD_CtlPrepareRx>
      break;
 800b2e2:	e076      	b.n	800b3d2 <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800b2e4:	687b      	ldr	r3, [r7, #4]
 800b2e6:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800b2ea:	687a      	ldr	r2, [r7, #4]
 800b2ec:	33b0      	adds	r3, #176	@ 0xb0
 800b2ee:	009b      	lsls	r3, r3, #2
 800b2f0:	4413      	add	r3, r2
 800b2f2:	685b      	ldr	r3, [r3, #4]
 800b2f4:	689b      	ldr	r3, [r3, #8]
 800b2f6:	683a      	ldr	r2, [r7, #0]
 800b2f8:	7850      	ldrb	r0, [r2, #1]
 800b2fa:	2200      	movs	r2, #0
 800b2fc:	6839      	ldr	r1, [r7, #0]
 800b2fe:	4798      	blx	r3
      break;
 800b300:	e067      	b.n	800b3d2 <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800b302:	683b      	ldr	r3, [r7, #0]
 800b304:	785b      	ldrb	r3, [r3, #1]
 800b306:	2b0b      	cmp	r3, #11
 800b308:	d851      	bhi.n	800b3ae <USBD_CDC_Setup+0x18a>
 800b30a:	a201      	add	r2, pc, #4	@ (adr r2, 800b310 <USBD_CDC_Setup+0xec>)
 800b30c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b310:	0800b341 	.word	0x0800b341
 800b314:	0800b3bd 	.word	0x0800b3bd
 800b318:	0800b3af 	.word	0x0800b3af
 800b31c:	0800b3af 	.word	0x0800b3af
 800b320:	0800b3af 	.word	0x0800b3af
 800b324:	0800b3af 	.word	0x0800b3af
 800b328:	0800b3af 	.word	0x0800b3af
 800b32c:	0800b3af 	.word	0x0800b3af
 800b330:	0800b3af 	.word	0x0800b3af
 800b334:	0800b3af 	.word	0x0800b3af
 800b338:	0800b36b 	.word	0x0800b36b
 800b33c:	0800b395 	.word	0x0800b395
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b340:	687b      	ldr	r3, [r7, #4]
 800b342:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b346:	b2db      	uxtb	r3, r3
 800b348:	2b03      	cmp	r3, #3
 800b34a:	d107      	bne.n	800b35c <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 800b34c:	f107 030a 	add.w	r3, r7, #10
 800b350:	2202      	movs	r2, #2
 800b352:	4619      	mov	r1, r3
 800b354:	6878      	ldr	r0, [r7, #4]
 800b356:	f001 fd5b 	bl	800ce10 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800b35a:	e032      	b.n	800b3c2 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 800b35c:	6839      	ldr	r1, [r7, #0]
 800b35e:	6878      	ldr	r0, [r7, #4]
 800b360:	f001 fce5 	bl	800cd2e <USBD_CtlError>
            ret = USBD_FAIL;
 800b364:	2303      	movs	r3, #3
 800b366:	75fb      	strb	r3, [r7, #23]
          break;
 800b368:	e02b      	b.n	800b3c2 <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b36a:	687b      	ldr	r3, [r7, #4]
 800b36c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b370:	b2db      	uxtb	r3, r3
 800b372:	2b03      	cmp	r3, #3
 800b374:	d107      	bne.n	800b386 <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 800b376:	f107 030d 	add.w	r3, r7, #13
 800b37a:	2201      	movs	r2, #1
 800b37c:	4619      	mov	r1, r3
 800b37e:	6878      	ldr	r0, [r7, #4]
 800b380:	f001 fd46 	bl	800ce10 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800b384:	e01d      	b.n	800b3c2 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 800b386:	6839      	ldr	r1, [r7, #0]
 800b388:	6878      	ldr	r0, [r7, #4]
 800b38a:	f001 fcd0 	bl	800cd2e <USBD_CtlError>
            ret = USBD_FAIL;
 800b38e:	2303      	movs	r3, #3
 800b390:	75fb      	strb	r3, [r7, #23]
          break;
 800b392:	e016      	b.n	800b3c2 <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800b394:	687b      	ldr	r3, [r7, #4]
 800b396:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b39a:	b2db      	uxtb	r3, r3
 800b39c:	2b03      	cmp	r3, #3
 800b39e:	d00f      	beq.n	800b3c0 <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 800b3a0:	6839      	ldr	r1, [r7, #0]
 800b3a2:	6878      	ldr	r0, [r7, #4]
 800b3a4:	f001 fcc3 	bl	800cd2e <USBD_CtlError>
            ret = USBD_FAIL;
 800b3a8:	2303      	movs	r3, #3
 800b3aa:	75fb      	strb	r3, [r7, #23]
          }
          break;
 800b3ac:	e008      	b.n	800b3c0 <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 800b3ae:	6839      	ldr	r1, [r7, #0]
 800b3b0:	6878      	ldr	r0, [r7, #4]
 800b3b2:	f001 fcbc 	bl	800cd2e <USBD_CtlError>
          ret = USBD_FAIL;
 800b3b6:	2303      	movs	r3, #3
 800b3b8:	75fb      	strb	r3, [r7, #23]
          break;
 800b3ba:	e002      	b.n	800b3c2 <USBD_CDC_Setup+0x19e>
          break;
 800b3bc:	bf00      	nop
 800b3be:	e008      	b.n	800b3d2 <USBD_CDC_Setup+0x1ae>
          break;
 800b3c0:	bf00      	nop
      }
      break;
 800b3c2:	e006      	b.n	800b3d2 <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 800b3c4:	6839      	ldr	r1, [r7, #0]
 800b3c6:	6878      	ldr	r0, [r7, #4]
 800b3c8:	f001 fcb1 	bl	800cd2e <USBD_CtlError>
      ret = USBD_FAIL;
 800b3cc:	2303      	movs	r3, #3
 800b3ce:	75fb      	strb	r3, [r7, #23]
      break;
 800b3d0:	bf00      	nop
  }

  return (uint8_t)ret;
 800b3d2:	7dfb      	ldrb	r3, [r7, #23]
}
 800b3d4:	4618      	mov	r0, r3
 800b3d6:	3718      	adds	r7, #24
 800b3d8:	46bd      	mov	sp, r7
 800b3da:	bd80      	pop	{r7, pc}

0800b3dc <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800b3dc:	b580      	push	{r7, lr}
 800b3de:	b084      	sub	sp, #16
 800b3e0:	af00      	add	r7, sp, #0
 800b3e2:	6078      	str	r0, [r7, #4]
 800b3e4:	460b      	mov	r3, r1
 800b3e6:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 800b3e8:	687b      	ldr	r3, [r7, #4]
 800b3ea:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800b3ee:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800b3f0:	687b      	ldr	r3, [r7, #4]
 800b3f2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b3f6:	687b      	ldr	r3, [r7, #4]
 800b3f8:	32b0      	adds	r2, #176	@ 0xb0
 800b3fa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b3fe:	2b00      	cmp	r3, #0
 800b400:	d101      	bne.n	800b406 <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 800b402:	2303      	movs	r3, #3
 800b404:	e065      	b.n	800b4d2 <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800b406:	687b      	ldr	r3, [r7, #4]
 800b408:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b40c:	687b      	ldr	r3, [r7, #4]
 800b40e:	32b0      	adds	r2, #176	@ 0xb0
 800b410:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b414:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 800b416:	78fb      	ldrb	r3, [r7, #3]
 800b418:	f003 020f 	and.w	r2, r3, #15
 800b41c:	6879      	ldr	r1, [r7, #4]
 800b41e:	4613      	mov	r3, r2
 800b420:	009b      	lsls	r3, r3, #2
 800b422:	4413      	add	r3, r2
 800b424:	009b      	lsls	r3, r3, #2
 800b426:	440b      	add	r3, r1
 800b428:	3318      	adds	r3, #24
 800b42a:	681b      	ldr	r3, [r3, #0]
 800b42c:	2b00      	cmp	r3, #0
 800b42e:	d02f      	beq.n	800b490 <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 800b430:	78fb      	ldrb	r3, [r7, #3]
 800b432:	f003 020f 	and.w	r2, r3, #15
 800b436:	6879      	ldr	r1, [r7, #4]
 800b438:	4613      	mov	r3, r2
 800b43a:	009b      	lsls	r3, r3, #2
 800b43c:	4413      	add	r3, r2
 800b43e:	009b      	lsls	r3, r3, #2
 800b440:	440b      	add	r3, r1
 800b442:	3318      	adds	r3, #24
 800b444:	681a      	ldr	r2, [r3, #0]
 800b446:	78fb      	ldrb	r3, [r7, #3]
 800b448:	f003 010f 	and.w	r1, r3, #15
 800b44c:	68f8      	ldr	r0, [r7, #12]
 800b44e:	460b      	mov	r3, r1
 800b450:	00db      	lsls	r3, r3, #3
 800b452:	440b      	add	r3, r1
 800b454:	009b      	lsls	r3, r3, #2
 800b456:	4403      	add	r3, r0
 800b458:	3344      	adds	r3, #68	@ 0x44
 800b45a:	681b      	ldr	r3, [r3, #0]
 800b45c:	fbb2 f1f3 	udiv	r1, r2, r3
 800b460:	fb01 f303 	mul.w	r3, r1, r3
 800b464:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 800b466:	2b00      	cmp	r3, #0
 800b468:	d112      	bne.n	800b490 <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 800b46a:	78fb      	ldrb	r3, [r7, #3]
 800b46c:	f003 020f 	and.w	r2, r3, #15
 800b470:	6879      	ldr	r1, [r7, #4]
 800b472:	4613      	mov	r3, r2
 800b474:	009b      	lsls	r3, r3, #2
 800b476:	4413      	add	r3, r2
 800b478:	009b      	lsls	r3, r3, #2
 800b47a:	440b      	add	r3, r1
 800b47c:	3318      	adds	r3, #24
 800b47e:	2200      	movs	r2, #0
 800b480:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800b482:	78f9      	ldrb	r1, [r7, #3]
 800b484:	2300      	movs	r3, #0
 800b486:	2200      	movs	r2, #0
 800b488:	6878      	ldr	r0, [r7, #4]
 800b48a:	f002 fab5 	bl	800d9f8 <USBD_LL_Transmit>
 800b48e:	e01f      	b.n	800b4d0 <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 800b490:	68bb      	ldr	r3, [r7, #8]
 800b492:	2200      	movs	r2, #0
 800b494:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 800b498:	687b      	ldr	r3, [r7, #4]
 800b49a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800b49e:	687a      	ldr	r2, [r7, #4]
 800b4a0:	33b0      	adds	r3, #176	@ 0xb0
 800b4a2:	009b      	lsls	r3, r3, #2
 800b4a4:	4413      	add	r3, r2
 800b4a6:	685b      	ldr	r3, [r3, #4]
 800b4a8:	691b      	ldr	r3, [r3, #16]
 800b4aa:	2b00      	cmp	r3, #0
 800b4ac:	d010      	beq.n	800b4d0 <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 800b4ae:	687b      	ldr	r3, [r7, #4]
 800b4b0:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800b4b4:	687a      	ldr	r2, [r7, #4]
 800b4b6:	33b0      	adds	r3, #176	@ 0xb0
 800b4b8:	009b      	lsls	r3, r3, #2
 800b4ba:	4413      	add	r3, r2
 800b4bc:	685b      	ldr	r3, [r3, #4]
 800b4be:	691b      	ldr	r3, [r3, #16]
 800b4c0:	68ba      	ldr	r2, [r7, #8]
 800b4c2:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 800b4c6:	68ba      	ldr	r2, [r7, #8]
 800b4c8:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 800b4cc:	78fa      	ldrb	r2, [r7, #3]
 800b4ce:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 800b4d0:	2300      	movs	r3, #0
}
 800b4d2:	4618      	mov	r0, r3
 800b4d4:	3710      	adds	r7, #16
 800b4d6:	46bd      	mov	sp, r7
 800b4d8:	bd80      	pop	{r7, pc}

0800b4da <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800b4da:	b580      	push	{r7, lr}
 800b4dc:	b084      	sub	sp, #16
 800b4de:	af00      	add	r7, sp, #0
 800b4e0:	6078      	str	r0, [r7, #4]
 800b4e2:	460b      	mov	r3, r1
 800b4e4:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800b4e6:	687b      	ldr	r3, [r7, #4]
 800b4e8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b4ec:	687b      	ldr	r3, [r7, #4]
 800b4ee:	32b0      	adds	r2, #176	@ 0xb0
 800b4f0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b4f4:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800b4f6:	687b      	ldr	r3, [r7, #4]
 800b4f8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b4fc:	687b      	ldr	r3, [r7, #4]
 800b4fe:	32b0      	adds	r2, #176	@ 0xb0
 800b500:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b504:	2b00      	cmp	r3, #0
 800b506:	d101      	bne.n	800b50c <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 800b508:	2303      	movs	r3, #3
 800b50a:	e01a      	b.n	800b542 <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800b50c:	78fb      	ldrb	r3, [r7, #3]
 800b50e:	4619      	mov	r1, r3
 800b510:	6878      	ldr	r0, [r7, #4]
 800b512:	f002 fae1 	bl	800dad8 <USBD_LL_GetRxDataSize>
 800b516:	4602      	mov	r2, r0
 800b518:	68fb      	ldr	r3, [r7, #12]
 800b51a:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800b51e:	687b      	ldr	r3, [r7, #4]
 800b520:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800b524:	687a      	ldr	r2, [r7, #4]
 800b526:	33b0      	adds	r3, #176	@ 0xb0
 800b528:	009b      	lsls	r3, r3, #2
 800b52a:	4413      	add	r3, r2
 800b52c:	685b      	ldr	r3, [r3, #4]
 800b52e:	68db      	ldr	r3, [r3, #12]
 800b530:	68fa      	ldr	r2, [r7, #12]
 800b532:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 800b536:	68fa      	ldr	r2, [r7, #12]
 800b538:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 800b53c:	4611      	mov	r1, r2
 800b53e:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 800b540:	2300      	movs	r3, #0
}
 800b542:	4618      	mov	r0, r3
 800b544:	3710      	adds	r7, #16
 800b546:	46bd      	mov	sp, r7
 800b548:	bd80      	pop	{r7, pc}

0800b54a <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800b54a:	b580      	push	{r7, lr}
 800b54c:	b084      	sub	sp, #16
 800b54e:	af00      	add	r7, sp, #0
 800b550:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800b552:	687b      	ldr	r3, [r7, #4]
 800b554:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b558:	687b      	ldr	r3, [r7, #4]
 800b55a:	32b0      	adds	r2, #176	@ 0xb0
 800b55c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b560:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800b562:	68fb      	ldr	r3, [r7, #12]
 800b564:	2b00      	cmp	r3, #0
 800b566:	d101      	bne.n	800b56c <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800b568:	2303      	movs	r3, #3
 800b56a:	e024      	b.n	800b5b6 <USBD_CDC_EP0_RxReady+0x6c>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800b56c:	687b      	ldr	r3, [r7, #4]
 800b56e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800b572:	687a      	ldr	r2, [r7, #4]
 800b574:	33b0      	adds	r3, #176	@ 0xb0
 800b576:	009b      	lsls	r3, r3, #2
 800b578:	4413      	add	r3, r2
 800b57a:	685b      	ldr	r3, [r3, #4]
 800b57c:	2b00      	cmp	r3, #0
 800b57e:	d019      	beq.n	800b5b4 <USBD_CDC_EP0_RxReady+0x6a>
 800b580:	68fb      	ldr	r3, [r7, #12]
 800b582:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 800b586:	2bff      	cmp	r3, #255	@ 0xff
 800b588:	d014      	beq.n	800b5b4 <USBD_CDC_EP0_RxReady+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 800b58a:	687b      	ldr	r3, [r7, #4]
 800b58c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800b590:	687a      	ldr	r2, [r7, #4]
 800b592:	33b0      	adds	r3, #176	@ 0xb0
 800b594:	009b      	lsls	r3, r3, #2
 800b596:	4413      	add	r3, r2
 800b598:	685b      	ldr	r3, [r3, #4]
 800b59a:	689b      	ldr	r3, [r3, #8]
 800b59c:	68fa      	ldr	r2, [r7, #12]
 800b59e:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                                     (uint8_t *)hcdc->data,
 800b5a2:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 800b5a4:	68fa      	ldr	r2, [r7, #12]
 800b5a6:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 800b5aa:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800b5ac:	68fb      	ldr	r3, [r7, #12]
 800b5ae:	22ff      	movs	r2, #255	@ 0xff
 800b5b0:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 800b5b4:	2300      	movs	r3, #0
}
 800b5b6:	4618      	mov	r0, r3
 800b5b8:	3710      	adds	r7, #16
 800b5ba:	46bd      	mov	sp, r7
 800b5bc:	bd80      	pop	{r7, pc}
	...

0800b5c0 <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 800b5c0:	b580      	push	{r7, lr}
 800b5c2:	b086      	sub	sp, #24
 800b5c4:	af00      	add	r7, sp, #0
 800b5c6:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800b5c8:	2182      	movs	r1, #130	@ 0x82
 800b5ca:	4818      	ldr	r0, [pc, #96]	@ (800b62c <USBD_CDC_GetFSCfgDesc+0x6c>)
 800b5cc:	f000 fd4f 	bl	800c06e <USBD_GetEpDesc>
 800b5d0:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800b5d2:	2101      	movs	r1, #1
 800b5d4:	4815      	ldr	r0, [pc, #84]	@ (800b62c <USBD_CDC_GetFSCfgDesc+0x6c>)
 800b5d6:	f000 fd4a 	bl	800c06e <USBD_GetEpDesc>
 800b5da:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800b5dc:	2181      	movs	r1, #129	@ 0x81
 800b5de:	4813      	ldr	r0, [pc, #76]	@ (800b62c <USBD_CDC_GetFSCfgDesc+0x6c>)
 800b5e0:	f000 fd45 	bl	800c06e <USBD_GetEpDesc>
 800b5e4:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800b5e6:	697b      	ldr	r3, [r7, #20]
 800b5e8:	2b00      	cmp	r3, #0
 800b5ea:	d002      	beq.n	800b5f2 <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 800b5ec:	697b      	ldr	r3, [r7, #20]
 800b5ee:	2210      	movs	r2, #16
 800b5f0:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800b5f2:	693b      	ldr	r3, [r7, #16]
 800b5f4:	2b00      	cmp	r3, #0
 800b5f6:	d006      	beq.n	800b606 <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800b5f8:	693b      	ldr	r3, [r7, #16]
 800b5fa:	2200      	movs	r2, #0
 800b5fc:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800b600:	711a      	strb	r2, [r3, #4]
 800b602:	2200      	movs	r2, #0
 800b604:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800b606:	68fb      	ldr	r3, [r7, #12]
 800b608:	2b00      	cmp	r3, #0
 800b60a:	d006      	beq.n	800b61a <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800b60c:	68fb      	ldr	r3, [r7, #12]
 800b60e:	2200      	movs	r2, #0
 800b610:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800b614:	711a      	strb	r2, [r3, #4]
 800b616:	2200      	movs	r2, #0
 800b618:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800b61a:	687b      	ldr	r3, [r7, #4]
 800b61c:	2243      	movs	r2, #67	@ 0x43
 800b61e:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800b620:	4b02      	ldr	r3, [pc, #8]	@ (800b62c <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 800b622:	4618      	mov	r0, r3
 800b624:	3718      	adds	r7, #24
 800b626:	46bd      	mov	sp, r7
 800b628:	bd80      	pop	{r7, pc}
 800b62a:	bf00      	nop
 800b62c:	20000050 	.word	0x20000050

0800b630 <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 800b630:	b580      	push	{r7, lr}
 800b632:	b086      	sub	sp, #24
 800b634:	af00      	add	r7, sp, #0
 800b636:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800b638:	2182      	movs	r1, #130	@ 0x82
 800b63a:	4818      	ldr	r0, [pc, #96]	@ (800b69c <USBD_CDC_GetHSCfgDesc+0x6c>)
 800b63c:	f000 fd17 	bl	800c06e <USBD_GetEpDesc>
 800b640:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800b642:	2101      	movs	r1, #1
 800b644:	4815      	ldr	r0, [pc, #84]	@ (800b69c <USBD_CDC_GetHSCfgDesc+0x6c>)
 800b646:	f000 fd12 	bl	800c06e <USBD_GetEpDesc>
 800b64a:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800b64c:	2181      	movs	r1, #129	@ 0x81
 800b64e:	4813      	ldr	r0, [pc, #76]	@ (800b69c <USBD_CDC_GetHSCfgDesc+0x6c>)
 800b650:	f000 fd0d 	bl	800c06e <USBD_GetEpDesc>
 800b654:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800b656:	697b      	ldr	r3, [r7, #20]
 800b658:	2b00      	cmp	r3, #0
 800b65a:	d002      	beq.n	800b662 <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 800b65c:	697b      	ldr	r3, [r7, #20]
 800b65e:	2210      	movs	r2, #16
 800b660:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800b662:	693b      	ldr	r3, [r7, #16]
 800b664:	2b00      	cmp	r3, #0
 800b666:	d006      	beq.n	800b676 <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 800b668:	693b      	ldr	r3, [r7, #16]
 800b66a:	2200      	movs	r2, #0
 800b66c:	711a      	strb	r2, [r3, #4]
 800b66e:	2200      	movs	r2, #0
 800b670:	f042 0202 	orr.w	r2, r2, #2
 800b674:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800b676:	68fb      	ldr	r3, [r7, #12]
 800b678:	2b00      	cmp	r3, #0
 800b67a:	d006      	beq.n	800b68a <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 800b67c:	68fb      	ldr	r3, [r7, #12]
 800b67e:	2200      	movs	r2, #0
 800b680:	711a      	strb	r2, [r3, #4]
 800b682:	2200      	movs	r2, #0
 800b684:	f042 0202 	orr.w	r2, r2, #2
 800b688:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800b68a:	687b      	ldr	r3, [r7, #4]
 800b68c:	2243      	movs	r2, #67	@ 0x43
 800b68e:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800b690:	4b02      	ldr	r3, [pc, #8]	@ (800b69c <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 800b692:	4618      	mov	r0, r3
 800b694:	3718      	adds	r7, #24
 800b696:	46bd      	mov	sp, r7
 800b698:	bd80      	pop	{r7, pc}
 800b69a:	bf00      	nop
 800b69c:	20000050 	.word	0x20000050

0800b6a0 <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800b6a0:	b580      	push	{r7, lr}
 800b6a2:	b086      	sub	sp, #24
 800b6a4:	af00      	add	r7, sp, #0
 800b6a6:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800b6a8:	2182      	movs	r1, #130	@ 0x82
 800b6aa:	4818      	ldr	r0, [pc, #96]	@ (800b70c <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800b6ac:	f000 fcdf 	bl	800c06e <USBD_GetEpDesc>
 800b6b0:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800b6b2:	2101      	movs	r1, #1
 800b6b4:	4815      	ldr	r0, [pc, #84]	@ (800b70c <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800b6b6:	f000 fcda 	bl	800c06e <USBD_GetEpDesc>
 800b6ba:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800b6bc:	2181      	movs	r1, #129	@ 0x81
 800b6be:	4813      	ldr	r0, [pc, #76]	@ (800b70c <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800b6c0:	f000 fcd5 	bl	800c06e <USBD_GetEpDesc>
 800b6c4:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800b6c6:	697b      	ldr	r3, [r7, #20]
 800b6c8:	2b00      	cmp	r3, #0
 800b6ca:	d002      	beq.n	800b6d2 <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 800b6cc:	697b      	ldr	r3, [r7, #20]
 800b6ce:	2210      	movs	r2, #16
 800b6d0:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800b6d2:	693b      	ldr	r3, [r7, #16]
 800b6d4:	2b00      	cmp	r3, #0
 800b6d6:	d006      	beq.n	800b6e6 <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800b6d8:	693b      	ldr	r3, [r7, #16]
 800b6da:	2200      	movs	r2, #0
 800b6dc:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800b6e0:	711a      	strb	r2, [r3, #4]
 800b6e2:	2200      	movs	r2, #0
 800b6e4:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800b6e6:	68fb      	ldr	r3, [r7, #12]
 800b6e8:	2b00      	cmp	r3, #0
 800b6ea:	d006      	beq.n	800b6fa <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800b6ec:	68fb      	ldr	r3, [r7, #12]
 800b6ee:	2200      	movs	r2, #0
 800b6f0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800b6f4:	711a      	strb	r2, [r3, #4]
 800b6f6:	2200      	movs	r2, #0
 800b6f8:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800b6fa:	687b      	ldr	r3, [r7, #4]
 800b6fc:	2243      	movs	r2, #67	@ 0x43
 800b6fe:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800b700:	4b02      	ldr	r3, [pc, #8]	@ (800b70c <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 800b702:	4618      	mov	r0, r3
 800b704:	3718      	adds	r7, #24
 800b706:	46bd      	mov	sp, r7
 800b708:	bd80      	pop	{r7, pc}
 800b70a:	bf00      	nop
 800b70c:	20000050 	.word	0x20000050

0800b710 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 800b710:	b480      	push	{r7}
 800b712:	b083      	sub	sp, #12
 800b714:	af00      	add	r7, sp, #0
 800b716:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 800b718:	687b      	ldr	r3, [r7, #4]
 800b71a:	220a      	movs	r2, #10
 800b71c:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 800b71e:	4b03      	ldr	r3, [pc, #12]	@ (800b72c <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 800b720:	4618      	mov	r0, r3
 800b722:	370c      	adds	r7, #12
 800b724:	46bd      	mov	sp, r7
 800b726:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b72a:	4770      	bx	lr
 800b72c:	2000000c 	.word	0x2000000c

0800b730 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 800b730:	b480      	push	{r7}
 800b732:	b083      	sub	sp, #12
 800b734:	af00      	add	r7, sp, #0
 800b736:	6078      	str	r0, [r7, #4]
 800b738:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 800b73a:	683b      	ldr	r3, [r7, #0]
 800b73c:	2b00      	cmp	r3, #0
 800b73e:	d101      	bne.n	800b744 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 800b740:	2303      	movs	r3, #3
 800b742:	e009      	b.n	800b758 <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 800b744:	687b      	ldr	r3, [r7, #4]
 800b746:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800b74a:	687a      	ldr	r2, [r7, #4]
 800b74c:	33b0      	adds	r3, #176	@ 0xb0
 800b74e:	009b      	lsls	r3, r3, #2
 800b750:	4413      	add	r3, r2
 800b752:	683a      	ldr	r2, [r7, #0]
 800b754:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 800b756:	2300      	movs	r3, #0
}
 800b758:	4618      	mov	r0, r3
 800b75a:	370c      	adds	r7, #12
 800b75c:	46bd      	mov	sp, r7
 800b75e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b762:	4770      	bx	lr

0800b764 <USBD_CDC_SetTxBuffer>:
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 800b764:	b480      	push	{r7}
 800b766:	b087      	sub	sp, #28
 800b768:	af00      	add	r7, sp, #0
 800b76a:	60f8      	str	r0, [r7, #12]
 800b76c:	60b9      	str	r1, [r7, #8]
 800b76e:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800b770:	68fb      	ldr	r3, [r7, #12]
 800b772:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b776:	68fb      	ldr	r3, [r7, #12]
 800b778:	32b0      	adds	r2, #176	@ 0xb0
 800b77a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b77e:	617b      	str	r3, [r7, #20]
#endif /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 800b780:	697b      	ldr	r3, [r7, #20]
 800b782:	2b00      	cmp	r3, #0
 800b784:	d101      	bne.n	800b78a <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 800b786:	2303      	movs	r3, #3
 800b788:	e008      	b.n	800b79c <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 800b78a:	697b      	ldr	r3, [r7, #20]
 800b78c:	68ba      	ldr	r2, [r7, #8]
 800b78e:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 800b792:	697b      	ldr	r3, [r7, #20]
 800b794:	687a      	ldr	r2, [r7, #4]
 800b796:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 800b79a:	2300      	movs	r3, #0
}
 800b79c:	4618      	mov	r0, r3
 800b79e:	371c      	adds	r7, #28
 800b7a0:	46bd      	mov	sp, r7
 800b7a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7a6:	4770      	bx	lr

0800b7a8 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 800b7a8:	b480      	push	{r7}
 800b7aa:	b085      	sub	sp, #20
 800b7ac:	af00      	add	r7, sp, #0
 800b7ae:	6078      	str	r0, [r7, #4]
 800b7b0:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800b7b2:	687b      	ldr	r3, [r7, #4]
 800b7b4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b7b8:	687b      	ldr	r3, [r7, #4]
 800b7ba:	32b0      	adds	r2, #176	@ 0xb0
 800b7bc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b7c0:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800b7c2:	68fb      	ldr	r3, [r7, #12]
 800b7c4:	2b00      	cmp	r3, #0
 800b7c6:	d101      	bne.n	800b7cc <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 800b7c8:	2303      	movs	r3, #3
 800b7ca:	e004      	b.n	800b7d6 <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 800b7cc:	68fb      	ldr	r3, [r7, #12]
 800b7ce:	683a      	ldr	r2, [r7, #0]
 800b7d0:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 800b7d4:	2300      	movs	r3, #0
}
 800b7d6:	4618      	mov	r0, r3
 800b7d8:	3714      	adds	r7, #20
 800b7da:	46bd      	mov	sp, r7
 800b7dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7e0:	4770      	bx	lr
	...

0800b7e4 <USBD_CDC_TransmitPacket>:
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev, uint8_t ClassId)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 800b7e4:	b580      	push	{r7, lr}
 800b7e6:	b084      	sub	sp, #16
 800b7e8:	af00      	add	r7, sp, #0
 800b7ea:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800b7ec:	687b      	ldr	r3, [r7, #4]
 800b7ee:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b7f2:	687b      	ldr	r3, [r7, #4]
 800b7f4:	32b0      	adds	r2, #176	@ 0xb0
 800b7f6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b7fa:	60bb      	str	r3, [r7, #8]
#endif  /* USE_USBD_COMPOSITE */

  USBD_StatusTypeDef ret = USBD_BUSY;
 800b7fc:	2301      	movs	r3, #1
 800b7fe:	73fb      	strb	r3, [r7, #15]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, ClassId);
#endif  /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 800b800:	68bb      	ldr	r3, [r7, #8]
 800b802:	2b00      	cmp	r3, #0
 800b804:	d101      	bne.n	800b80a <USBD_CDC_TransmitPacket+0x26>
  {
    return (uint8_t)USBD_FAIL;
 800b806:	2303      	movs	r3, #3
 800b808:	e025      	b.n	800b856 <USBD_CDC_TransmitPacket+0x72>
  }

  if (hcdc->TxState == 0U)
 800b80a:	68bb      	ldr	r3, [r7, #8]
 800b80c:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800b810:	2b00      	cmp	r3, #0
 800b812:	d11f      	bne.n	800b854 <USBD_CDC_TransmitPacket+0x70>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 800b814:	68bb      	ldr	r3, [r7, #8]
 800b816:	2201      	movs	r2, #1
 800b818:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    /* Update the packet total length */
    pdev->ep_in[CDCInEpAdd & 0xFU].total_length = hcdc->TxLength;
 800b81c:	4b10      	ldr	r3, [pc, #64]	@ (800b860 <USBD_CDC_TransmitPacket+0x7c>)
 800b81e:	781b      	ldrb	r3, [r3, #0]
 800b820:	f003 020f 	and.w	r2, r3, #15
 800b824:	68bb      	ldr	r3, [r7, #8]
 800b826:	f8d3 1210 	ldr.w	r1, [r3, #528]	@ 0x210
 800b82a:	6878      	ldr	r0, [r7, #4]
 800b82c:	4613      	mov	r3, r2
 800b82e:	009b      	lsls	r3, r3, #2
 800b830:	4413      	add	r3, r2
 800b832:	009b      	lsls	r3, r3, #2
 800b834:	4403      	add	r3, r0
 800b836:	3318      	adds	r3, #24
 800b838:	6019      	str	r1, [r3, #0]

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDCInEpAdd, hcdc->TxBuffer, hcdc->TxLength);
 800b83a:	4b09      	ldr	r3, [pc, #36]	@ (800b860 <USBD_CDC_TransmitPacket+0x7c>)
 800b83c:	7819      	ldrb	r1, [r3, #0]
 800b83e:	68bb      	ldr	r3, [r7, #8]
 800b840:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 800b844:	68bb      	ldr	r3, [r7, #8]
 800b846:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 800b84a:	6878      	ldr	r0, [r7, #4]
 800b84c:	f002 f8d4 	bl	800d9f8 <USBD_LL_Transmit>

    ret = USBD_OK;
 800b850:	2300      	movs	r3, #0
 800b852:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 800b854:	7bfb      	ldrb	r3, [r7, #15]
}
 800b856:	4618      	mov	r0, r3
 800b858:	3710      	adds	r7, #16
 800b85a:	46bd      	mov	sp, r7
 800b85c:	bd80      	pop	{r7, pc}
 800b85e:	bf00      	nop
 800b860:	20000093 	.word	0x20000093

0800b864 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800b864:	b580      	push	{r7, lr}
 800b866:	b084      	sub	sp, #16
 800b868:	af00      	add	r7, sp, #0
 800b86a:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800b86c:	687b      	ldr	r3, [r7, #4]
 800b86e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b872:	687b      	ldr	r3, [r7, #4]
 800b874:	32b0      	adds	r2, #176	@ 0xb0
 800b876:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b87a:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800b87c:	687b      	ldr	r3, [r7, #4]
 800b87e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b882:	687b      	ldr	r3, [r7, #4]
 800b884:	32b0      	adds	r2, #176	@ 0xb0
 800b886:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b88a:	2b00      	cmp	r3, #0
 800b88c:	d101      	bne.n	800b892 <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 800b88e:	2303      	movs	r3, #3
 800b890:	e018      	b.n	800b8c4 <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800b892:	687b      	ldr	r3, [r7, #4]
 800b894:	7c1b      	ldrb	r3, [r3, #16]
 800b896:	2b00      	cmp	r3, #0
 800b898:	d10a      	bne.n	800b8b0 <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800b89a:	4b0c      	ldr	r3, [pc, #48]	@ (800b8cc <USBD_CDC_ReceivePacket+0x68>)
 800b89c:	7819      	ldrb	r1, [r3, #0]
 800b89e:	68fb      	ldr	r3, [r7, #12]
 800b8a0:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800b8a4:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800b8a8:	6878      	ldr	r0, [r7, #4]
 800b8aa:	f002 f8dd 	bl	800da68 <USBD_LL_PrepareReceive>
 800b8ae:	e008      	b.n	800b8c2 <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800b8b0:	4b06      	ldr	r3, [pc, #24]	@ (800b8cc <USBD_CDC_ReceivePacket+0x68>)
 800b8b2:	7819      	ldrb	r1, [r3, #0]
 800b8b4:	68fb      	ldr	r3, [r7, #12]
 800b8b6:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800b8ba:	2340      	movs	r3, #64	@ 0x40
 800b8bc:	6878      	ldr	r0, [r7, #4]
 800b8be:	f002 f8d3 	bl	800da68 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800b8c2:	2300      	movs	r3, #0
}
 800b8c4:	4618      	mov	r0, r3
 800b8c6:	3710      	adds	r7, #16
 800b8c8:	46bd      	mov	sp, r7
 800b8ca:	bd80      	pop	{r7, pc}
 800b8cc:	20000094 	.word	0x20000094

0800b8d0 <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800b8d0:	b580      	push	{r7, lr}
 800b8d2:	b086      	sub	sp, #24
 800b8d4:	af00      	add	r7, sp, #0
 800b8d6:	60f8      	str	r0, [r7, #12]
 800b8d8:	60b9      	str	r1, [r7, #8]
 800b8da:	4613      	mov	r3, r2
 800b8dc:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800b8de:	68fb      	ldr	r3, [r7, #12]
 800b8e0:	2b00      	cmp	r3, #0
 800b8e2:	d101      	bne.n	800b8e8 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800b8e4:	2303      	movs	r3, #3
 800b8e6:	e01f      	b.n	800b928 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 800b8e8:	68fb      	ldr	r3, [r7, #12]
 800b8ea:	2200      	movs	r2, #0
 800b8ec:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 800b8f0:	68fb      	ldr	r3, [r7, #12]
 800b8f2:	2200      	movs	r2, #0
 800b8f4:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 800b8f8:	68fb      	ldr	r3, [r7, #12]
 800b8fa:	2200      	movs	r2, #0
 800b8fc:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800b900:	68bb      	ldr	r3, [r7, #8]
 800b902:	2b00      	cmp	r3, #0
 800b904:	d003      	beq.n	800b90e <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 800b906:	68fb      	ldr	r3, [r7, #12]
 800b908:	68ba      	ldr	r2, [r7, #8]
 800b90a:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800b90e:	68fb      	ldr	r3, [r7, #12]
 800b910:	2201      	movs	r2, #1
 800b912:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 800b916:	68fb      	ldr	r3, [r7, #12]
 800b918:	79fa      	ldrb	r2, [r7, #7]
 800b91a:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 800b91c:	68f8      	ldr	r0, [r7, #12]
 800b91e:	f001 feab 	bl	800d678 <USBD_LL_Init>
 800b922:	4603      	mov	r3, r0
 800b924:	75fb      	strb	r3, [r7, #23]

  return ret;
 800b926:	7dfb      	ldrb	r3, [r7, #23]
}
 800b928:	4618      	mov	r0, r3
 800b92a:	3718      	adds	r7, #24
 800b92c:	46bd      	mov	sp, r7
 800b92e:	bd80      	pop	{r7, pc}

0800b930 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800b930:	b580      	push	{r7, lr}
 800b932:	b084      	sub	sp, #16
 800b934:	af00      	add	r7, sp, #0
 800b936:	6078      	str	r0, [r7, #4]
 800b938:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800b93a:	2300      	movs	r3, #0
 800b93c:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 800b93e:	683b      	ldr	r3, [r7, #0]
 800b940:	2b00      	cmp	r3, #0
 800b942:	d101      	bne.n	800b948 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800b944:	2303      	movs	r3, #3
 800b946:	e025      	b.n	800b994 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 800b948:	687b      	ldr	r3, [r7, #4]
 800b94a:	683a      	ldr	r2, [r7, #0]
 800b94c:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 800b950:	687b      	ldr	r3, [r7, #4]
 800b952:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b956:	687b      	ldr	r3, [r7, #4]
 800b958:	32ae      	adds	r2, #174	@ 0xae
 800b95a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b95e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b960:	2b00      	cmp	r3, #0
 800b962:	d00f      	beq.n	800b984 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 800b964:	687b      	ldr	r3, [r7, #4]
 800b966:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b96a:	687b      	ldr	r3, [r7, #4]
 800b96c:	32ae      	adds	r2, #174	@ 0xae
 800b96e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b972:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b974:	f107 020e 	add.w	r2, r7, #14
 800b978:	4610      	mov	r0, r2
 800b97a:	4798      	blx	r3
 800b97c:	4602      	mov	r2, r0
 800b97e:	687b      	ldr	r3, [r7, #4]
 800b980:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses ++;
 800b984:	687b      	ldr	r3, [r7, #4]
 800b986:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800b98a:	1c5a      	adds	r2, r3, #1
 800b98c:	687b      	ldr	r3, [r7, #4]
 800b98e:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 800b992:	2300      	movs	r3, #0
}
 800b994:	4618      	mov	r0, r3
 800b996:	3710      	adds	r7, #16
 800b998:	46bd      	mov	sp, r7
 800b99a:	bd80      	pop	{r7, pc}

0800b99c <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 800b99c:	b580      	push	{r7, lr}
 800b99e:	b082      	sub	sp, #8
 800b9a0:	af00      	add	r7, sp, #0
 800b9a2:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 800b9a4:	6878      	ldr	r0, [r7, #4]
 800b9a6:	f001 feb3 	bl	800d710 <USBD_LL_Start>
 800b9aa:	4603      	mov	r3, r0
}
 800b9ac:	4618      	mov	r0, r3
 800b9ae:	3708      	adds	r7, #8
 800b9b0:	46bd      	mov	sp, r7
 800b9b2:	bd80      	pop	{r7, pc}

0800b9b4 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 800b9b4:	b480      	push	{r7}
 800b9b6:	b083      	sub	sp, #12
 800b9b8:	af00      	add	r7, sp, #0
 800b9ba:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800b9bc:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 800b9be:	4618      	mov	r0, r3
 800b9c0:	370c      	adds	r7, #12
 800b9c2:	46bd      	mov	sp, r7
 800b9c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9c8:	4770      	bx	lr

0800b9ca <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800b9ca:	b580      	push	{r7, lr}
 800b9cc:	b084      	sub	sp, #16
 800b9ce:	af00      	add	r7, sp, #0
 800b9d0:	6078      	str	r0, [r7, #4]
 800b9d2:	460b      	mov	r3, r1
 800b9d4:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800b9d6:	2300      	movs	r3, #0
 800b9d8:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800b9da:	687b      	ldr	r3, [r7, #4]
 800b9dc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b9e0:	2b00      	cmp	r3, #0
 800b9e2:	d009      	beq.n	800b9f8 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 800b9e4:	687b      	ldr	r3, [r7, #4]
 800b9e6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b9ea:	681b      	ldr	r3, [r3, #0]
 800b9ec:	78fa      	ldrb	r2, [r7, #3]
 800b9ee:	4611      	mov	r1, r2
 800b9f0:	6878      	ldr	r0, [r7, #4]
 800b9f2:	4798      	blx	r3
 800b9f4:	4603      	mov	r3, r0
 800b9f6:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800b9f8:	7bfb      	ldrb	r3, [r7, #15]
}
 800b9fa:	4618      	mov	r0, r3
 800b9fc:	3710      	adds	r7, #16
 800b9fe:	46bd      	mov	sp, r7
 800ba00:	bd80      	pop	{r7, pc}

0800ba02 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800ba02:	b580      	push	{r7, lr}
 800ba04:	b084      	sub	sp, #16
 800ba06:	af00      	add	r7, sp, #0
 800ba08:	6078      	str	r0, [r7, #4]
 800ba0a:	460b      	mov	r3, r1
 800ba0c:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800ba0e:	2300      	movs	r3, #0
 800ba10:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 800ba12:	687b      	ldr	r3, [r7, #4]
 800ba14:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ba18:	685b      	ldr	r3, [r3, #4]
 800ba1a:	78fa      	ldrb	r2, [r7, #3]
 800ba1c:	4611      	mov	r1, r2
 800ba1e:	6878      	ldr	r0, [r7, #4]
 800ba20:	4798      	blx	r3
 800ba22:	4603      	mov	r3, r0
 800ba24:	2b00      	cmp	r3, #0
 800ba26:	d001      	beq.n	800ba2c <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 800ba28:	2303      	movs	r3, #3
 800ba2a:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800ba2c:	7bfb      	ldrb	r3, [r7, #15]
}
 800ba2e:	4618      	mov	r0, r3
 800ba30:	3710      	adds	r7, #16
 800ba32:	46bd      	mov	sp, r7
 800ba34:	bd80      	pop	{r7, pc}

0800ba36 <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800ba36:	b580      	push	{r7, lr}
 800ba38:	b084      	sub	sp, #16
 800ba3a:	af00      	add	r7, sp, #0
 800ba3c:	6078      	str	r0, [r7, #4]
 800ba3e:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800ba40:	687b      	ldr	r3, [r7, #4]
 800ba42:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800ba46:	6839      	ldr	r1, [r7, #0]
 800ba48:	4618      	mov	r0, r3
 800ba4a:	f001 f936 	bl	800ccba <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800ba4e:	687b      	ldr	r3, [r7, #4]
 800ba50:	2201      	movs	r2, #1
 800ba52:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800ba56:	687b      	ldr	r3, [r7, #4]
 800ba58:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 800ba5c:	461a      	mov	r2, r3
 800ba5e:	687b      	ldr	r3, [r7, #4]
 800ba60:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800ba64:	687b      	ldr	r3, [r7, #4]
 800ba66:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800ba6a:	f003 031f 	and.w	r3, r3, #31
 800ba6e:	2b02      	cmp	r3, #2
 800ba70:	d01a      	beq.n	800baa8 <USBD_LL_SetupStage+0x72>
 800ba72:	2b02      	cmp	r3, #2
 800ba74:	d822      	bhi.n	800babc <USBD_LL_SetupStage+0x86>
 800ba76:	2b00      	cmp	r3, #0
 800ba78:	d002      	beq.n	800ba80 <USBD_LL_SetupStage+0x4a>
 800ba7a:	2b01      	cmp	r3, #1
 800ba7c:	d00a      	beq.n	800ba94 <USBD_LL_SetupStage+0x5e>
 800ba7e:	e01d      	b.n	800babc <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800ba80:	687b      	ldr	r3, [r7, #4]
 800ba82:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800ba86:	4619      	mov	r1, r3
 800ba88:	6878      	ldr	r0, [r7, #4]
 800ba8a:	f000 fb63 	bl	800c154 <USBD_StdDevReq>
 800ba8e:	4603      	mov	r3, r0
 800ba90:	73fb      	strb	r3, [r7, #15]
      break;
 800ba92:	e020      	b.n	800bad6 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800ba94:	687b      	ldr	r3, [r7, #4]
 800ba96:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800ba9a:	4619      	mov	r1, r3
 800ba9c:	6878      	ldr	r0, [r7, #4]
 800ba9e:	f000 fbcb 	bl	800c238 <USBD_StdItfReq>
 800baa2:	4603      	mov	r3, r0
 800baa4:	73fb      	strb	r3, [r7, #15]
      break;
 800baa6:	e016      	b.n	800bad6 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800baa8:	687b      	ldr	r3, [r7, #4]
 800baaa:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800baae:	4619      	mov	r1, r3
 800bab0:	6878      	ldr	r0, [r7, #4]
 800bab2:	f000 fc2d 	bl	800c310 <USBD_StdEPReq>
 800bab6:	4603      	mov	r3, r0
 800bab8:	73fb      	strb	r3, [r7, #15]
      break;
 800baba:	e00c      	b.n	800bad6 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800babc:	687b      	ldr	r3, [r7, #4]
 800babe:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800bac2:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800bac6:	b2db      	uxtb	r3, r3
 800bac8:	4619      	mov	r1, r3
 800baca:	6878      	ldr	r0, [r7, #4]
 800bacc:	f001 fec6 	bl	800d85c <USBD_LL_StallEP>
 800bad0:	4603      	mov	r3, r0
 800bad2:	73fb      	strb	r3, [r7, #15]
      break;
 800bad4:	bf00      	nop
  }

  return ret;
 800bad6:	7bfb      	ldrb	r3, [r7, #15]
}
 800bad8:	4618      	mov	r0, r3
 800bada:	3710      	adds	r7, #16
 800badc:	46bd      	mov	sp, r7
 800bade:	bd80      	pop	{r7, pc}

0800bae0 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800bae0:	b580      	push	{r7, lr}
 800bae2:	b086      	sub	sp, #24
 800bae4:	af00      	add	r7, sp, #0
 800bae6:	60f8      	str	r0, [r7, #12]
 800bae8:	460b      	mov	r3, r1
 800baea:	607a      	str	r2, [r7, #4]
 800baec:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 800baee:	2300      	movs	r3, #0
 800baf0:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  if (epnum == 0U)
 800baf2:	7afb      	ldrb	r3, [r7, #11]
 800baf4:	2b00      	cmp	r3, #0
 800baf6:	d16e      	bne.n	800bbd6 <USBD_LL_DataOutStage+0xf6>
  {
    pep = &pdev->ep_out[0];
 800baf8:	68fb      	ldr	r3, [r7, #12]
 800bafa:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 800bafe:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800bb00:	68fb      	ldr	r3, [r7, #12]
 800bb02:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800bb06:	2b03      	cmp	r3, #3
 800bb08:	f040 8098 	bne.w	800bc3c <USBD_LL_DataOutStage+0x15c>
    {
      if (pep->rem_length > pep->maxpacket)
 800bb0c:	693b      	ldr	r3, [r7, #16]
 800bb0e:	689a      	ldr	r2, [r3, #8]
 800bb10:	693b      	ldr	r3, [r7, #16]
 800bb12:	68db      	ldr	r3, [r3, #12]
 800bb14:	429a      	cmp	r2, r3
 800bb16:	d913      	bls.n	800bb40 <USBD_LL_DataOutStage+0x60>
      {
        pep->rem_length -= pep->maxpacket;
 800bb18:	693b      	ldr	r3, [r7, #16]
 800bb1a:	689a      	ldr	r2, [r3, #8]
 800bb1c:	693b      	ldr	r3, [r7, #16]
 800bb1e:	68db      	ldr	r3, [r3, #12]
 800bb20:	1ad2      	subs	r2, r2, r3
 800bb22:	693b      	ldr	r3, [r7, #16]
 800bb24:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 800bb26:	693b      	ldr	r3, [r7, #16]
 800bb28:	68da      	ldr	r2, [r3, #12]
 800bb2a:	693b      	ldr	r3, [r7, #16]
 800bb2c:	689b      	ldr	r3, [r3, #8]
 800bb2e:	4293      	cmp	r3, r2
 800bb30:	bf28      	it	cs
 800bb32:	4613      	movcs	r3, r2
 800bb34:	461a      	mov	r2, r3
 800bb36:	6879      	ldr	r1, [r7, #4]
 800bb38:	68f8      	ldr	r0, [r7, #12]
 800bb3a:	f001 f9b2 	bl	800cea2 <USBD_CtlContinueRx>
 800bb3e:	e07d      	b.n	800bc3c <USBD_LL_DataOutStage+0x15c>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 800bb40:	68fb      	ldr	r3, [r7, #12]
 800bb42:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800bb46:	f003 031f 	and.w	r3, r3, #31
 800bb4a:	2b02      	cmp	r3, #2
 800bb4c:	d014      	beq.n	800bb78 <USBD_LL_DataOutStage+0x98>
 800bb4e:	2b02      	cmp	r3, #2
 800bb50:	d81d      	bhi.n	800bb8e <USBD_LL_DataOutStage+0xae>
 800bb52:	2b00      	cmp	r3, #0
 800bb54:	d002      	beq.n	800bb5c <USBD_LL_DataOutStage+0x7c>
 800bb56:	2b01      	cmp	r3, #1
 800bb58:	d003      	beq.n	800bb62 <USBD_LL_DataOutStage+0x82>
 800bb5a:	e018      	b.n	800bb8e <USBD_LL_DataOutStage+0xae>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 800bb5c:	2300      	movs	r3, #0
 800bb5e:	75bb      	strb	r3, [r7, #22]
            break;
 800bb60:	e018      	b.n	800bb94 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 800bb62:	68fb      	ldr	r3, [r7, #12]
 800bb64:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 800bb68:	b2db      	uxtb	r3, r3
 800bb6a:	4619      	mov	r1, r3
 800bb6c:	68f8      	ldr	r0, [r7, #12]
 800bb6e:	f000 fa64 	bl	800c03a <USBD_CoreFindIF>
 800bb72:	4603      	mov	r3, r0
 800bb74:	75bb      	strb	r3, [r7, #22]
            break;
 800bb76:	e00d      	b.n	800bb94 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 800bb78:	68fb      	ldr	r3, [r7, #12]
 800bb7a:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 800bb7e:	b2db      	uxtb	r3, r3
 800bb80:	4619      	mov	r1, r3
 800bb82:	68f8      	ldr	r0, [r7, #12]
 800bb84:	f000 fa66 	bl	800c054 <USBD_CoreFindEP>
 800bb88:	4603      	mov	r3, r0
 800bb8a:	75bb      	strb	r3, [r7, #22]
            break;
 800bb8c:	e002      	b.n	800bb94 <USBD_LL_DataOutStage+0xb4>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 800bb8e:	2300      	movs	r3, #0
 800bb90:	75bb      	strb	r3, [r7, #22]
            break;
 800bb92:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 800bb94:	7dbb      	ldrb	r3, [r7, #22]
 800bb96:	2b00      	cmp	r3, #0
 800bb98:	d119      	bne.n	800bbce <USBD_LL_DataOutStage+0xee>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800bb9a:	68fb      	ldr	r3, [r7, #12]
 800bb9c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800bba0:	b2db      	uxtb	r3, r3
 800bba2:	2b03      	cmp	r3, #3
 800bba4:	d113      	bne.n	800bbce <USBD_LL_DataOutStage+0xee>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 800bba6:	7dba      	ldrb	r2, [r7, #22]
 800bba8:	68fb      	ldr	r3, [r7, #12]
 800bbaa:	32ae      	adds	r2, #174	@ 0xae
 800bbac:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bbb0:	691b      	ldr	r3, [r3, #16]
 800bbb2:	2b00      	cmp	r3, #0
 800bbb4:	d00b      	beq.n	800bbce <USBD_LL_DataOutStage+0xee>
            {
              pdev->classId = idx;
 800bbb6:	7dba      	ldrb	r2, [r7, #22]
 800bbb8:	68fb      	ldr	r3, [r7, #12]
 800bbba:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 800bbbe:	7dba      	ldrb	r2, [r7, #22]
 800bbc0:	68fb      	ldr	r3, [r7, #12]
 800bbc2:	32ae      	adds	r2, #174	@ 0xae
 800bbc4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bbc8:	691b      	ldr	r3, [r3, #16]
 800bbca:	68f8      	ldr	r0, [r7, #12]
 800bbcc:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 800bbce:	68f8      	ldr	r0, [r7, #12]
 800bbd0:	f001 f978 	bl	800cec4 <USBD_CtlSendStatus>
 800bbd4:	e032      	b.n	800bc3c <USBD_LL_DataOutStage+0x15c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 800bbd6:	7afb      	ldrb	r3, [r7, #11]
 800bbd8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800bbdc:	b2db      	uxtb	r3, r3
 800bbde:	4619      	mov	r1, r3
 800bbe0:	68f8      	ldr	r0, [r7, #12]
 800bbe2:	f000 fa37 	bl	800c054 <USBD_CoreFindEP>
 800bbe6:	4603      	mov	r3, r0
 800bbe8:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800bbea:	7dbb      	ldrb	r3, [r7, #22]
 800bbec:	2bff      	cmp	r3, #255	@ 0xff
 800bbee:	d025      	beq.n	800bc3c <USBD_LL_DataOutStage+0x15c>
 800bbf0:	7dbb      	ldrb	r3, [r7, #22]
 800bbf2:	2b00      	cmp	r3, #0
 800bbf4:	d122      	bne.n	800bc3c <USBD_LL_DataOutStage+0x15c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800bbf6:	68fb      	ldr	r3, [r7, #12]
 800bbf8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800bbfc:	b2db      	uxtb	r3, r3
 800bbfe:	2b03      	cmp	r3, #3
 800bc00:	d117      	bne.n	800bc32 <USBD_LL_DataOutStage+0x152>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 800bc02:	7dba      	ldrb	r2, [r7, #22]
 800bc04:	68fb      	ldr	r3, [r7, #12]
 800bc06:	32ae      	adds	r2, #174	@ 0xae
 800bc08:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bc0c:	699b      	ldr	r3, [r3, #24]
 800bc0e:	2b00      	cmp	r3, #0
 800bc10:	d00f      	beq.n	800bc32 <USBD_LL_DataOutStage+0x152>
        {
          pdev->classId = idx;
 800bc12:	7dba      	ldrb	r2, [r7, #22]
 800bc14:	68fb      	ldr	r3, [r7, #12]
 800bc16:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 800bc1a:	7dba      	ldrb	r2, [r7, #22]
 800bc1c:	68fb      	ldr	r3, [r7, #12]
 800bc1e:	32ae      	adds	r2, #174	@ 0xae
 800bc20:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bc24:	699b      	ldr	r3, [r3, #24]
 800bc26:	7afa      	ldrb	r2, [r7, #11]
 800bc28:	4611      	mov	r1, r2
 800bc2a:	68f8      	ldr	r0, [r7, #12]
 800bc2c:	4798      	blx	r3
 800bc2e:	4603      	mov	r3, r0
 800bc30:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 800bc32:	7dfb      	ldrb	r3, [r7, #23]
 800bc34:	2b00      	cmp	r3, #0
 800bc36:	d001      	beq.n	800bc3c <USBD_LL_DataOutStage+0x15c>
      {
        return ret;
 800bc38:	7dfb      	ldrb	r3, [r7, #23]
 800bc3a:	e000      	b.n	800bc3e <USBD_LL_DataOutStage+0x15e>
      }
    }
  }

  return USBD_OK;
 800bc3c:	2300      	movs	r3, #0
}
 800bc3e:	4618      	mov	r0, r3
 800bc40:	3718      	adds	r7, #24
 800bc42:	46bd      	mov	sp, r7
 800bc44:	bd80      	pop	{r7, pc}

0800bc46 <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800bc46:	b580      	push	{r7, lr}
 800bc48:	b086      	sub	sp, #24
 800bc4a:	af00      	add	r7, sp, #0
 800bc4c:	60f8      	str	r0, [r7, #12]
 800bc4e:	460b      	mov	r3, r1
 800bc50:	607a      	str	r2, [r7, #4]
 800bc52:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
 800bc54:	7afb      	ldrb	r3, [r7, #11]
 800bc56:	2b00      	cmp	r3, #0
 800bc58:	d16f      	bne.n	800bd3a <USBD_LL_DataInStage+0xf4>
  {
    pep = &pdev->ep_in[0];
 800bc5a:	68fb      	ldr	r3, [r7, #12]
 800bc5c:	3314      	adds	r3, #20
 800bc5e:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800bc60:	68fb      	ldr	r3, [r7, #12]
 800bc62:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800bc66:	2b02      	cmp	r3, #2
 800bc68:	d15a      	bne.n	800bd20 <USBD_LL_DataInStage+0xda>
    {
      if (pep->rem_length > pep->maxpacket)
 800bc6a:	693b      	ldr	r3, [r7, #16]
 800bc6c:	689a      	ldr	r2, [r3, #8]
 800bc6e:	693b      	ldr	r3, [r7, #16]
 800bc70:	68db      	ldr	r3, [r3, #12]
 800bc72:	429a      	cmp	r2, r3
 800bc74:	d914      	bls.n	800bca0 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800bc76:	693b      	ldr	r3, [r7, #16]
 800bc78:	689a      	ldr	r2, [r3, #8]
 800bc7a:	693b      	ldr	r3, [r7, #16]
 800bc7c:	68db      	ldr	r3, [r3, #12]
 800bc7e:	1ad2      	subs	r2, r2, r3
 800bc80:	693b      	ldr	r3, [r7, #16]
 800bc82:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 800bc84:	693b      	ldr	r3, [r7, #16]
 800bc86:	689b      	ldr	r3, [r3, #8]
 800bc88:	461a      	mov	r2, r3
 800bc8a:	6879      	ldr	r1, [r7, #4]
 800bc8c:	68f8      	ldr	r0, [r7, #12]
 800bc8e:	f001 f8da 	bl	800ce46 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800bc92:	2300      	movs	r3, #0
 800bc94:	2200      	movs	r2, #0
 800bc96:	2100      	movs	r1, #0
 800bc98:	68f8      	ldr	r0, [r7, #12]
 800bc9a:	f001 fee5 	bl	800da68 <USBD_LL_PrepareReceive>
 800bc9e:	e03f      	b.n	800bd20 <USBD_LL_DataInStage+0xda>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 800bca0:	693b      	ldr	r3, [r7, #16]
 800bca2:	68da      	ldr	r2, [r3, #12]
 800bca4:	693b      	ldr	r3, [r7, #16]
 800bca6:	689b      	ldr	r3, [r3, #8]
 800bca8:	429a      	cmp	r2, r3
 800bcaa:	d11c      	bne.n	800bce6 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 800bcac:	693b      	ldr	r3, [r7, #16]
 800bcae:	685a      	ldr	r2, [r3, #4]
 800bcb0:	693b      	ldr	r3, [r7, #16]
 800bcb2:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 800bcb4:	429a      	cmp	r2, r3
 800bcb6:	d316      	bcc.n	800bce6 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 800bcb8:	693b      	ldr	r3, [r7, #16]
 800bcba:	685a      	ldr	r2, [r3, #4]
 800bcbc:	68fb      	ldr	r3, [r7, #12]
 800bcbe:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 800bcc2:	429a      	cmp	r2, r3
 800bcc4:	d20f      	bcs.n	800bce6 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800bcc6:	2200      	movs	r2, #0
 800bcc8:	2100      	movs	r1, #0
 800bcca:	68f8      	ldr	r0, [r7, #12]
 800bccc:	f001 f8bb 	bl	800ce46 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800bcd0:	68fb      	ldr	r3, [r7, #12]
 800bcd2:	2200      	movs	r2, #0
 800bcd4:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800bcd8:	2300      	movs	r3, #0
 800bcda:	2200      	movs	r2, #0
 800bcdc:	2100      	movs	r1, #0
 800bcde:	68f8      	ldr	r0, [r7, #12]
 800bce0:	f001 fec2 	bl	800da68 <USBD_LL_PrepareReceive>
 800bce4:	e01c      	b.n	800bd20 <USBD_LL_DataInStage+0xda>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800bce6:	68fb      	ldr	r3, [r7, #12]
 800bce8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800bcec:	b2db      	uxtb	r3, r3
 800bcee:	2b03      	cmp	r3, #3
 800bcf0:	d10f      	bne.n	800bd12 <USBD_LL_DataInStage+0xcc>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 800bcf2:	68fb      	ldr	r3, [r7, #12]
 800bcf4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800bcf8:	68db      	ldr	r3, [r3, #12]
 800bcfa:	2b00      	cmp	r3, #0
 800bcfc:	d009      	beq.n	800bd12 <USBD_LL_DataInStage+0xcc>
            {
              pdev->classId = 0U;
 800bcfe:	68fb      	ldr	r3, [r7, #12]
 800bd00:	2200      	movs	r2, #0
 800bd02:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 800bd06:	68fb      	ldr	r3, [r7, #12]
 800bd08:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800bd0c:	68db      	ldr	r3, [r3, #12]
 800bd0e:	68f8      	ldr	r0, [r7, #12]
 800bd10:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800bd12:	2180      	movs	r1, #128	@ 0x80
 800bd14:	68f8      	ldr	r0, [r7, #12]
 800bd16:	f001 fda1 	bl	800d85c <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800bd1a:	68f8      	ldr	r0, [r7, #12]
 800bd1c:	f001 f8e5 	bl	800ceea <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 800bd20:	68fb      	ldr	r3, [r7, #12]
 800bd22:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 800bd26:	2b00      	cmp	r3, #0
 800bd28:	d03a      	beq.n	800bda0 <USBD_LL_DataInStage+0x15a>
    {
      (void)USBD_RunTestMode(pdev);
 800bd2a:	68f8      	ldr	r0, [r7, #12]
 800bd2c:	f7ff fe42 	bl	800b9b4 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800bd30:	68fb      	ldr	r3, [r7, #12]
 800bd32:	2200      	movs	r2, #0
 800bd34:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 800bd38:	e032      	b.n	800bda0 <USBD_LL_DataInStage+0x15a>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 800bd3a:	7afb      	ldrb	r3, [r7, #11]
 800bd3c:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800bd40:	b2db      	uxtb	r3, r3
 800bd42:	4619      	mov	r1, r3
 800bd44:	68f8      	ldr	r0, [r7, #12]
 800bd46:	f000 f985 	bl	800c054 <USBD_CoreFindEP>
 800bd4a:	4603      	mov	r3, r0
 800bd4c:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800bd4e:	7dfb      	ldrb	r3, [r7, #23]
 800bd50:	2bff      	cmp	r3, #255	@ 0xff
 800bd52:	d025      	beq.n	800bda0 <USBD_LL_DataInStage+0x15a>
 800bd54:	7dfb      	ldrb	r3, [r7, #23]
 800bd56:	2b00      	cmp	r3, #0
 800bd58:	d122      	bne.n	800bda0 <USBD_LL_DataInStage+0x15a>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800bd5a:	68fb      	ldr	r3, [r7, #12]
 800bd5c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800bd60:	b2db      	uxtb	r3, r3
 800bd62:	2b03      	cmp	r3, #3
 800bd64:	d11c      	bne.n	800bda0 <USBD_LL_DataInStage+0x15a>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 800bd66:	7dfa      	ldrb	r2, [r7, #23]
 800bd68:	68fb      	ldr	r3, [r7, #12]
 800bd6a:	32ae      	adds	r2, #174	@ 0xae
 800bd6c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bd70:	695b      	ldr	r3, [r3, #20]
 800bd72:	2b00      	cmp	r3, #0
 800bd74:	d014      	beq.n	800bda0 <USBD_LL_DataInStage+0x15a>
        {
          pdev->classId = idx;
 800bd76:	7dfa      	ldrb	r2, [r7, #23]
 800bd78:	68fb      	ldr	r3, [r7, #12]
 800bd7a:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 800bd7e:	7dfa      	ldrb	r2, [r7, #23]
 800bd80:	68fb      	ldr	r3, [r7, #12]
 800bd82:	32ae      	adds	r2, #174	@ 0xae
 800bd84:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bd88:	695b      	ldr	r3, [r3, #20]
 800bd8a:	7afa      	ldrb	r2, [r7, #11]
 800bd8c:	4611      	mov	r1, r2
 800bd8e:	68f8      	ldr	r0, [r7, #12]
 800bd90:	4798      	blx	r3
 800bd92:	4603      	mov	r3, r0
 800bd94:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 800bd96:	7dbb      	ldrb	r3, [r7, #22]
 800bd98:	2b00      	cmp	r3, #0
 800bd9a:	d001      	beq.n	800bda0 <USBD_LL_DataInStage+0x15a>
          {
            return ret;
 800bd9c:	7dbb      	ldrb	r3, [r7, #22]
 800bd9e:	e000      	b.n	800bda2 <USBD_LL_DataInStage+0x15c>
        }
      }
    }
  }

  return USBD_OK;
 800bda0:	2300      	movs	r3, #0
}
 800bda2:	4618      	mov	r0, r3
 800bda4:	3718      	adds	r7, #24
 800bda6:	46bd      	mov	sp, r7
 800bda8:	bd80      	pop	{r7, pc}

0800bdaa <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800bdaa:	b580      	push	{r7, lr}
 800bdac:	b084      	sub	sp, #16
 800bdae:	af00      	add	r7, sp, #0
 800bdb0:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 800bdb2:	2300      	movs	r3, #0
 800bdb4:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800bdb6:	687b      	ldr	r3, [r7, #4]
 800bdb8:	2201      	movs	r2, #1
 800bdba:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800bdbe:	687b      	ldr	r3, [r7, #4]
 800bdc0:	2200      	movs	r2, #0
 800bdc2:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 800bdc6:	687b      	ldr	r3, [r7, #4]
 800bdc8:	2200      	movs	r2, #0
 800bdca:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800bdcc:	687b      	ldr	r3, [r7, #4]
 800bdce:	2200      	movs	r2, #0
 800bdd0:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 800bdd4:	687b      	ldr	r3, [r7, #4]
 800bdd6:	2200      	movs	r2, #0
 800bdd8:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 800bddc:	687b      	ldr	r3, [r7, #4]
 800bdde:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800bde2:	2b00      	cmp	r3, #0
 800bde4:	d014      	beq.n	800be10 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 800bde6:	687b      	ldr	r3, [r7, #4]
 800bde8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800bdec:	685b      	ldr	r3, [r3, #4]
 800bdee:	2b00      	cmp	r3, #0
 800bdf0:	d00e      	beq.n	800be10 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 800bdf2:	687b      	ldr	r3, [r7, #4]
 800bdf4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800bdf8:	685b      	ldr	r3, [r3, #4]
 800bdfa:	687a      	ldr	r2, [r7, #4]
 800bdfc:	6852      	ldr	r2, [r2, #4]
 800bdfe:	b2d2      	uxtb	r2, r2
 800be00:	4611      	mov	r1, r2
 800be02:	6878      	ldr	r0, [r7, #4]
 800be04:	4798      	blx	r3
 800be06:	4603      	mov	r3, r0
 800be08:	2b00      	cmp	r3, #0
 800be0a:	d001      	beq.n	800be10 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 800be0c:	2303      	movs	r3, #3
 800be0e:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800be10:	2340      	movs	r3, #64	@ 0x40
 800be12:	2200      	movs	r2, #0
 800be14:	2100      	movs	r1, #0
 800be16:	6878      	ldr	r0, [r7, #4]
 800be18:	f001 fcac 	bl	800d774 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800be1c:	687b      	ldr	r3, [r7, #4]
 800be1e:	2201      	movs	r2, #1
 800be20:	f8a3 2164 	strh.w	r2, [r3, #356]	@ 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800be24:	687b      	ldr	r3, [r7, #4]
 800be26:	2240      	movs	r2, #64	@ 0x40
 800be28:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800be2c:	2340      	movs	r3, #64	@ 0x40
 800be2e:	2200      	movs	r2, #0
 800be30:	2180      	movs	r1, #128	@ 0x80
 800be32:	6878      	ldr	r0, [r7, #4]
 800be34:	f001 fc9e 	bl	800d774 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800be38:	687b      	ldr	r3, [r7, #4]
 800be3a:	2201      	movs	r2, #1
 800be3c:	849a      	strh	r2, [r3, #36]	@ 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800be3e:	687b      	ldr	r3, [r7, #4]
 800be40:	2240      	movs	r2, #64	@ 0x40
 800be42:	621a      	str	r2, [r3, #32]

  return ret;
 800be44:	7bfb      	ldrb	r3, [r7, #15]
}
 800be46:	4618      	mov	r0, r3
 800be48:	3710      	adds	r7, #16
 800be4a:	46bd      	mov	sp, r7
 800be4c:	bd80      	pop	{r7, pc}

0800be4e <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800be4e:	b480      	push	{r7}
 800be50:	b083      	sub	sp, #12
 800be52:	af00      	add	r7, sp, #0
 800be54:	6078      	str	r0, [r7, #4]
 800be56:	460b      	mov	r3, r1
 800be58:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800be5a:	687b      	ldr	r3, [r7, #4]
 800be5c:	78fa      	ldrb	r2, [r7, #3]
 800be5e:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800be60:	2300      	movs	r3, #0
}
 800be62:	4618      	mov	r0, r3
 800be64:	370c      	adds	r7, #12
 800be66:	46bd      	mov	sp, r7
 800be68:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be6c:	4770      	bx	lr

0800be6e <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800be6e:	b480      	push	{r7}
 800be70:	b083      	sub	sp, #12
 800be72:	af00      	add	r7, sp, #0
 800be74:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 800be76:	687b      	ldr	r3, [r7, #4]
 800be78:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800be7c:	b2db      	uxtb	r3, r3
 800be7e:	2b04      	cmp	r3, #4
 800be80:	d006      	beq.n	800be90 <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 800be82:	687b      	ldr	r3, [r7, #4]
 800be84:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800be88:	b2da      	uxtb	r2, r3
 800be8a:	687b      	ldr	r3, [r7, #4]
 800be8c:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 800be90:	687b      	ldr	r3, [r7, #4]
 800be92:	2204      	movs	r2, #4
 800be94:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 800be98:	2300      	movs	r3, #0
}
 800be9a:	4618      	mov	r0, r3
 800be9c:	370c      	adds	r7, #12
 800be9e:	46bd      	mov	sp, r7
 800bea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bea4:	4770      	bx	lr

0800bea6 <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800bea6:	b480      	push	{r7}
 800bea8:	b083      	sub	sp, #12
 800beaa:	af00      	add	r7, sp, #0
 800beac:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800beae:	687b      	ldr	r3, [r7, #4]
 800beb0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800beb4:	b2db      	uxtb	r3, r3
 800beb6:	2b04      	cmp	r3, #4
 800beb8:	d106      	bne.n	800bec8 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 800beba:	687b      	ldr	r3, [r7, #4]
 800bebc:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 800bec0:	b2da      	uxtb	r2, r3
 800bec2:	687b      	ldr	r3, [r7, #4]
 800bec4:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 800bec8:	2300      	movs	r3, #0
}
 800beca:	4618      	mov	r0, r3
 800becc:	370c      	adds	r7, #12
 800bece:	46bd      	mov	sp, r7
 800bed0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bed4:	4770      	bx	lr

0800bed6 <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800bed6:	b580      	push	{r7, lr}
 800bed8:	b082      	sub	sp, #8
 800beda:	af00      	add	r7, sp, #0
 800bedc:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800bede:	687b      	ldr	r3, [r7, #4]
 800bee0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800bee4:	b2db      	uxtb	r3, r3
 800bee6:	2b03      	cmp	r3, #3
 800bee8:	d110      	bne.n	800bf0c <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 800beea:	687b      	ldr	r3, [r7, #4]
 800beec:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800bef0:	2b00      	cmp	r3, #0
 800bef2:	d00b      	beq.n	800bf0c <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 800bef4:	687b      	ldr	r3, [r7, #4]
 800bef6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800befa:	69db      	ldr	r3, [r3, #28]
 800befc:	2b00      	cmp	r3, #0
 800befe:	d005      	beq.n	800bf0c <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 800bf00:	687b      	ldr	r3, [r7, #4]
 800bf02:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800bf06:	69db      	ldr	r3, [r3, #28]
 800bf08:	6878      	ldr	r0, [r7, #4]
 800bf0a:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 800bf0c:	2300      	movs	r3, #0
}
 800bf0e:	4618      	mov	r0, r3
 800bf10:	3708      	adds	r7, #8
 800bf12:	46bd      	mov	sp, r7
 800bf14:	bd80      	pop	{r7, pc}

0800bf16 <USBD_LL_IsoINIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 800bf16:	b580      	push	{r7, lr}
 800bf18:	b082      	sub	sp, #8
 800bf1a:	af00      	add	r7, sp, #0
 800bf1c:	6078      	str	r0, [r7, #4]
 800bf1e:	460b      	mov	r3, r1
 800bf20:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800bf22:	687b      	ldr	r3, [r7, #4]
 800bf24:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800bf28:	687b      	ldr	r3, [r7, #4]
 800bf2a:	32ae      	adds	r2, #174	@ 0xae
 800bf2c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bf30:	2b00      	cmp	r3, #0
 800bf32:	d101      	bne.n	800bf38 <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 800bf34:	2303      	movs	r3, #3
 800bf36:	e01c      	b.n	800bf72 <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800bf38:	687b      	ldr	r3, [r7, #4]
 800bf3a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800bf3e:	b2db      	uxtb	r3, r3
 800bf40:	2b03      	cmp	r3, #3
 800bf42:	d115      	bne.n	800bf70 <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 800bf44:	687b      	ldr	r3, [r7, #4]
 800bf46:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800bf4a:	687b      	ldr	r3, [r7, #4]
 800bf4c:	32ae      	adds	r2, #174	@ 0xae
 800bf4e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bf52:	6a1b      	ldr	r3, [r3, #32]
 800bf54:	2b00      	cmp	r3, #0
 800bf56:	d00b      	beq.n	800bf70 <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 800bf58:	687b      	ldr	r3, [r7, #4]
 800bf5a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800bf5e:	687b      	ldr	r3, [r7, #4]
 800bf60:	32ae      	adds	r2, #174	@ 0xae
 800bf62:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bf66:	6a1b      	ldr	r3, [r3, #32]
 800bf68:	78fa      	ldrb	r2, [r7, #3]
 800bf6a:	4611      	mov	r1, r2
 800bf6c:	6878      	ldr	r0, [r7, #4]
 800bf6e:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800bf70:	2300      	movs	r3, #0
}
 800bf72:	4618      	mov	r0, r3
 800bf74:	3708      	adds	r7, #8
 800bf76:	46bd      	mov	sp, r7
 800bf78:	bd80      	pop	{r7, pc}

0800bf7a <USBD_LL_IsoOUTIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 800bf7a:	b580      	push	{r7, lr}
 800bf7c:	b082      	sub	sp, #8
 800bf7e:	af00      	add	r7, sp, #0
 800bf80:	6078      	str	r0, [r7, #4]
 800bf82:	460b      	mov	r3, r1
 800bf84:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800bf86:	687b      	ldr	r3, [r7, #4]
 800bf88:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800bf8c:	687b      	ldr	r3, [r7, #4]
 800bf8e:	32ae      	adds	r2, #174	@ 0xae
 800bf90:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bf94:	2b00      	cmp	r3, #0
 800bf96:	d101      	bne.n	800bf9c <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 800bf98:	2303      	movs	r3, #3
 800bf9a:	e01c      	b.n	800bfd6 <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800bf9c:	687b      	ldr	r3, [r7, #4]
 800bf9e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800bfa2:	b2db      	uxtb	r3, r3
 800bfa4:	2b03      	cmp	r3, #3
 800bfa6:	d115      	bne.n	800bfd4 <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 800bfa8:	687b      	ldr	r3, [r7, #4]
 800bfaa:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800bfae:	687b      	ldr	r3, [r7, #4]
 800bfb0:	32ae      	adds	r2, #174	@ 0xae
 800bfb2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bfb6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bfb8:	2b00      	cmp	r3, #0
 800bfba:	d00b      	beq.n	800bfd4 <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 800bfbc:	687b      	ldr	r3, [r7, #4]
 800bfbe:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800bfc2:	687b      	ldr	r3, [r7, #4]
 800bfc4:	32ae      	adds	r2, #174	@ 0xae
 800bfc6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bfca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bfcc:	78fa      	ldrb	r2, [r7, #3]
 800bfce:	4611      	mov	r1, r2
 800bfd0:	6878      	ldr	r0, [r7, #4]
 800bfd2:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800bfd4:	2300      	movs	r3, #0
}
 800bfd6:	4618      	mov	r0, r3
 800bfd8:	3708      	adds	r7, #8
 800bfda:	46bd      	mov	sp, r7
 800bfdc:	bd80      	pop	{r7, pc}

0800bfde <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 800bfde:	b480      	push	{r7}
 800bfe0:	b083      	sub	sp, #12
 800bfe2:	af00      	add	r7, sp, #0
 800bfe4:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800bfe6:	2300      	movs	r3, #0
}
 800bfe8:	4618      	mov	r0, r3
 800bfea:	370c      	adds	r7, #12
 800bfec:	46bd      	mov	sp, r7
 800bfee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bff2:	4770      	bx	lr

0800bff4 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 800bff4:	b580      	push	{r7, lr}
 800bff6:	b084      	sub	sp, #16
 800bff8:	af00      	add	r7, sp, #0
 800bffa:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 800bffc:	2300      	movs	r3, #0
 800bffe:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800c000:	687b      	ldr	r3, [r7, #4]
 800c002:	2201      	movs	r2, #1
 800c004:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800c008:	687b      	ldr	r3, [r7, #4]
 800c00a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c00e:	2b00      	cmp	r3, #0
 800c010:	d00e      	beq.n	800c030 <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 800c012:	687b      	ldr	r3, [r7, #4]
 800c014:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c018:	685b      	ldr	r3, [r3, #4]
 800c01a:	687a      	ldr	r2, [r7, #4]
 800c01c:	6852      	ldr	r2, [r2, #4]
 800c01e:	b2d2      	uxtb	r2, r2
 800c020:	4611      	mov	r1, r2
 800c022:	6878      	ldr	r0, [r7, #4]
 800c024:	4798      	blx	r3
 800c026:	4603      	mov	r3, r0
 800c028:	2b00      	cmp	r3, #0
 800c02a:	d001      	beq.n	800c030 <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 800c02c:	2303      	movs	r3, #3
 800c02e:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800c030:	7bfb      	ldrb	r3, [r7, #15]
}
 800c032:	4618      	mov	r0, r3
 800c034:	3710      	adds	r7, #16
 800c036:	46bd      	mov	sp, r7
 800c038:	bd80      	pop	{r7, pc}

0800c03a <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800c03a:	b480      	push	{r7}
 800c03c:	b083      	sub	sp, #12
 800c03e:	af00      	add	r7, sp, #0
 800c040:	6078      	str	r0, [r7, #4]
 800c042:	460b      	mov	r3, r1
 800c044:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800c046:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800c048:	4618      	mov	r0, r3
 800c04a:	370c      	adds	r7, #12
 800c04c:	46bd      	mov	sp, r7
 800c04e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c052:	4770      	bx	lr

0800c054 <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800c054:	b480      	push	{r7}
 800c056:	b083      	sub	sp, #12
 800c058:	af00      	add	r7, sp, #0
 800c05a:	6078      	str	r0, [r7, #4]
 800c05c:	460b      	mov	r3, r1
 800c05e:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800c060:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800c062:	4618      	mov	r0, r3
 800c064:	370c      	adds	r7, #12
 800c066:	46bd      	mov	sp, r7
 800c068:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c06c:	4770      	bx	lr

0800c06e <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 800c06e:	b580      	push	{r7, lr}
 800c070:	b086      	sub	sp, #24
 800c072:	af00      	add	r7, sp, #0
 800c074:	6078      	str	r0, [r7, #4]
 800c076:	460b      	mov	r3, r1
 800c078:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 800c07a:	687b      	ldr	r3, [r7, #4]
 800c07c:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 800c07e:	687b      	ldr	r3, [r7, #4]
 800c080:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 800c082:	2300      	movs	r3, #0
 800c084:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 800c086:	68fb      	ldr	r3, [r7, #12]
 800c088:	885b      	ldrh	r3, [r3, #2]
 800c08a:	b29b      	uxth	r3, r3
 800c08c:	68fa      	ldr	r2, [r7, #12]
 800c08e:	7812      	ldrb	r2, [r2, #0]
 800c090:	4293      	cmp	r3, r2
 800c092:	d91f      	bls.n	800c0d4 <USBD_GetEpDesc+0x66>
  {
    ptr = desc->bLength;
 800c094:	68fb      	ldr	r3, [r7, #12]
 800c096:	781b      	ldrb	r3, [r3, #0]
 800c098:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 800c09a:	e013      	b.n	800c0c4 <USBD_GetEpDesc+0x56>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 800c09c:	f107 030a 	add.w	r3, r7, #10
 800c0a0:	4619      	mov	r1, r3
 800c0a2:	6978      	ldr	r0, [r7, #20]
 800c0a4:	f000 f81b 	bl	800c0de <USBD_GetNextDesc>
 800c0a8:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 800c0aa:	697b      	ldr	r3, [r7, #20]
 800c0ac:	785b      	ldrb	r3, [r3, #1]
 800c0ae:	2b05      	cmp	r3, #5
 800c0b0:	d108      	bne.n	800c0c4 <USBD_GetEpDesc+0x56>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 800c0b2:	697b      	ldr	r3, [r7, #20]
 800c0b4:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 800c0b6:	693b      	ldr	r3, [r7, #16]
 800c0b8:	789b      	ldrb	r3, [r3, #2]
 800c0ba:	78fa      	ldrb	r2, [r7, #3]
 800c0bc:	429a      	cmp	r2, r3
 800c0be:	d008      	beq.n	800c0d2 <USBD_GetEpDesc+0x64>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 800c0c0:	2300      	movs	r3, #0
 800c0c2:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 800c0c4:	68fb      	ldr	r3, [r7, #12]
 800c0c6:	885b      	ldrh	r3, [r3, #2]
 800c0c8:	b29a      	uxth	r2, r3
 800c0ca:	897b      	ldrh	r3, [r7, #10]
 800c0cc:	429a      	cmp	r2, r3
 800c0ce:	d8e5      	bhi.n	800c09c <USBD_GetEpDesc+0x2e>
 800c0d0:	e000      	b.n	800c0d4 <USBD_GetEpDesc+0x66>
          break;
 800c0d2:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 800c0d4:	693b      	ldr	r3, [r7, #16]
}
 800c0d6:	4618      	mov	r0, r3
 800c0d8:	3718      	adds	r7, #24
 800c0da:	46bd      	mov	sp, r7
 800c0dc:	bd80      	pop	{r7, pc}

0800c0de <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 800c0de:	b480      	push	{r7}
 800c0e0:	b085      	sub	sp, #20
 800c0e2:	af00      	add	r7, sp, #0
 800c0e4:	6078      	str	r0, [r7, #4]
 800c0e6:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 800c0e8:	687b      	ldr	r3, [r7, #4]
 800c0ea:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 800c0ec:	683b      	ldr	r3, [r7, #0]
 800c0ee:	881b      	ldrh	r3, [r3, #0]
 800c0f0:	68fa      	ldr	r2, [r7, #12]
 800c0f2:	7812      	ldrb	r2, [r2, #0]
 800c0f4:	4413      	add	r3, r2
 800c0f6:	b29a      	uxth	r2, r3
 800c0f8:	683b      	ldr	r3, [r7, #0]
 800c0fa:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 800c0fc:	68fb      	ldr	r3, [r7, #12]
 800c0fe:	781b      	ldrb	r3, [r3, #0]
 800c100:	461a      	mov	r2, r3
 800c102:	687b      	ldr	r3, [r7, #4]
 800c104:	4413      	add	r3, r2
 800c106:	60fb      	str	r3, [r7, #12]

  return (pnext);
 800c108:	68fb      	ldr	r3, [r7, #12]
}
 800c10a:	4618      	mov	r0, r3
 800c10c:	3714      	adds	r7, #20
 800c10e:	46bd      	mov	sp, r7
 800c110:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c114:	4770      	bx	lr

0800c116 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800c116:	b480      	push	{r7}
 800c118:	b087      	sub	sp, #28
 800c11a:	af00      	add	r7, sp, #0
 800c11c:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 800c11e:	687b      	ldr	r3, [r7, #4]
 800c120:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 800c122:	697b      	ldr	r3, [r7, #20]
 800c124:	781b      	ldrb	r3, [r3, #0]
 800c126:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800c128:	697b      	ldr	r3, [r7, #20]
 800c12a:	3301      	adds	r3, #1
 800c12c:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 800c12e:	697b      	ldr	r3, [r7, #20]
 800c130:	781b      	ldrb	r3, [r3, #0]
 800c132:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800c134:	8a3b      	ldrh	r3, [r7, #16]
 800c136:	021b      	lsls	r3, r3, #8
 800c138:	b21a      	sxth	r2, r3
 800c13a:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800c13e:	4313      	orrs	r3, r2
 800c140:	b21b      	sxth	r3, r3
 800c142:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 800c144:	89fb      	ldrh	r3, [r7, #14]
}
 800c146:	4618      	mov	r0, r3
 800c148:	371c      	adds	r7, #28
 800c14a:	46bd      	mov	sp, r7
 800c14c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c150:	4770      	bx	lr
	...

0800c154 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c154:	b580      	push	{r7, lr}
 800c156:	b084      	sub	sp, #16
 800c158:	af00      	add	r7, sp, #0
 800c15a:	6078      	str	r0, [r7, #4]
 800c15c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800c15e:	2300      	movs	r3, #0
 800c160:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800c162:	683b      	ldr	r3, [r7, #0]
 800c164:	781b      	ldrb	r3, [r3, #0]
 800c166:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800c16a:	2b40      	cmp	r3, #64	@ 0x40
 800c16c:	d005      	beq.n	800c17a <USBD_StdDevReq+0x26>
 800c16e:	2b40      	cmp	r3, #64	@ 0x40
 800c170:	d857      	bhi.n	800c222 <USBD_StdDevReq+0xce>
 800c172:	2b00      	cmp	r3, #0
 800c174:	d00f      	beq.n	800c196 <USBD_StdDevReq+0x42>
 800c176:	2b20      	cmp	r3, #32
 800c178:	d153      	bne.n	800c222 <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 800c17a:	687b      	ldr	r3, [r7, #4]
 800c17c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800c180:	687b      	ldr	r3, [r7, #4]
 800c182:	32ae      	adds	r2, #174	@ 0xae
 800c184:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c188:	689b      	ldr	r3, [r3, #8]
 800c18a:	6839      	ldr	r1, [r7, #0]
 800c18c:	6878      	ldr	r0, [r7, #4]
 800c18e:	4798      	blx	r3
 800c190:	4603      	mov	r3, r0
 800c192:	73fb      	strb	r3, [r7, #15]
      break;
 800c194:	e04a      	b.n	800c22c <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800c196:	683b      	ldr	r3, [r7, #0]
 800c198:	785b      	ldrb	r3, [r3, #1]
 800c19a:	2b09      	cmp	r3, #9
 800c19c:	d83b      	bhi.n	800c216 <USBD_StdDevReq+0xc2>
 800c19e:	a201      	add	r2, pc, #4	@ (adr r2, 800c1a4 <USBD_StdDevReq+0x50>)
 800c1a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c1a4:	0800c1f9 	.word	0x0800c1f9
 800c1a8:	0800c20d 	.word	0x0800c20d
 800c1ac:	0800c217 	.word	0x0800c217
 800c1b0:	0800c203 	.word	0x0800c203
 800c1b4:	0800c217 	.word	0x0800c217
 800c1b8:	0800c1d7 	.word	0x0800c1d7
 800c1bc:	0800c1cd 	.word	0x0800c1cd
 800c1c0:	0800c217 	.word	0x0800c217
 800c1c4:	0800c1ef 	.word	0x0800c1ef
 800c1c8:	0800c1e1 	.word	0x0800c1e1
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800c1cc:	6839      	ldr	r1, [r7, #0]
 800c1ce:	6878      	ldr	r0, [r7, #4]
 800c1d0:	f000 fa3c 	bl	800c64c <USBD_GetDescriptor>
          break;
 800c1d4:	e024      	b.n	800c220 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800c1d6:	6839      	ldr	r1, [r7, #0]
 800c1d8:	6878      	ldr	r0, [r7, #4]
 800c1da:	f000 fbcb 	bl	800c974 <USBD_SetAddress>
          break;
 800c1de:	e01f      	b.n	800c220 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 800c1e0:	6839      	ldr	r1, [r7, #0]
 800c1e2:	6878      	ldr	r0, [r7, #4]
 800c1e4:	f000 fc0a 	bl	800c9fc <USBD_SetConfig>
 800c1e8:	4603      	mov	r3, r0
 800c1ea:	73fb      	strb	r3, [r7, #15]
          break;
 800c1ec:	e018      	b.n	800c220 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800c1ee:	6839      	ldr	r1, [r7, #0]
 800c1f0:	6878      	ldr	r0, [r7, #4]
 800c1f2:	f000 fcad 	bl	800cb50 <USBD_GetConfig>
          break;
 800c1f6:	e013      	b.n	800c220 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800c1f8:	6839      	ldr	r1, [r7, #0]
 800c1fa:	6878      	ldr	r0, [r7, #4]
 800c1fc:	f000 fcde 	bl	800cbbc <USBD_GetStatus>
          break;
 800c200:	e00e      	b.n	800c220 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800c202:	6839      	ldr	r1, [r7, #0]
 800c204:	6878      	ldr	r0, [r7, #4]
 800c206:	f000 fd0d 	bl	800cc24 <USBD_SetFeature>
          break;
 800c20a:	e009      	b.n	800c220 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800c20c:	6839      	ldr	r1, [r7, #0]
 800c20e:	6878      	ldr	r0, [r7, #4]
 800c210:	f000 fd31 	bl	800cc76 <USBD_ClrFeature>
          break;
 800c214:	e004      	b.n	800c220 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 800c216:	6839      	ldr	r1, [r7, #0]
 800c218:	6878      	ldr	r0, [r7, #4]
 800c21a:	f000 fd88 	bl	800cd2e <USBD_CtlError>
          break;
 800c21e:	bf00      	nop
      }
      break;
 800c220:	e004      	b.n	800c22c <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 800c222:	6839      	ldr	r1, [r7, #0]
 800c224:	6878      	ldr	r0, [r7, #4]
 800c226:	f000 fd82 	bl	800cd2e <USBD_CtlError>
      break;
 800c22a:	bf00      	nop
  }

  return ret;
 800c22c:	7bfb      	ldrb	r3, [r7, #15]
}
 800c22e:	4618      	mov	r0, r3
 800c230:	3710      	adds	r7, #16
 800c232:	46bd      	mov	sp, r7
 800c234:	bd80      	pop	{r7, pc}
 800c236:	bf00      	nop

0800c238 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c238:	b580      	push	{r7, lr}
 800c23a:	b084      	sub	sp, #16
 800c23c:	af00      	add	r7, sp, #0
 800c23e:	6078      	str	r0, [r7, #4]
 800c240:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800c242:	2300      	movs	r3, #0
 800c244:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800c246:	683b      	ldr	r3, [r7, #0]
 800c248:	781b      	ldrb	r3, [r3, #0]
 800c24a:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800c24e:	2b40      	cmp	r3, #64	@ 0x40
 800c250:	d005      	beq.n	800c25e <USBD_StdItfReq+0x26>
 800c252:	2b40      	cmp	r3, #64	@ 0x40
 800c254:	d852      	bhi.n	800c2fc <USBD_StdItfReq+0xc4>
 800c256:	2b00      	cmp	r3, #0
 800c258:	d001      	beq.n	800c25e <USBD_StdItfReq+0x26>
 800c25a:	2b20      	cmp	r3, #32
 800c25c:	d14e      	bne.n	800c2fc <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800c25e:	687b      	ldr	r3, [r7, #4]
 800c260:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c264:	b2db      	uxtb	r3, r3
 800c266:	3b01      	subs	r3, #1
 800c268:	2b02      	cmp	r3, #2
 800c26a:	d840      	bhi.n	800c2ee <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800c26c:	683b      	ldr	r3, [r7, #0]
 800c26e:	889b      	ldrh	r3, [r3, #4]
 800c270:	b2db      	uxtb	r3, r3
 800c272:	2b01      	cmp	r3, #1
 800c274:	d836      	bhi.n	800c2e4 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 800c276:	683b      	ldr	r3, [r7, #0]
 800c278:	889b      	ldrh	r3, [r3, #4]
 800c27a:	b2db      	uxtb	r3, r3
 800c27c:	4619      	mov	r1, r3
 800c27e:	6878      	ldr	r0, [r7, #4]
 800c280:	f7ff fedb 	bl	800c03a <USBD_CoreFindIF>
 800c284:	4603      	mov	r3, r0
 800c286:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800c288:	7bbb      	ldrb	r3, [r7, #14]
 800c28a:	2bff      	cmp	r3, #255	@ 0xff
 800c28c:	d01d      	beq.n	800c2ca <USBD_StdItfReq+0x92>
 800c28e:	7bbb      	ldrb	r3, [r7, #14]
 800c290:	2b00      	cmp	r3, #0
 800c292:	d11a      	bne.n	800c2ca <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 800c294:	7bba      	ldrb	r2, [r7, #14]
 800c296:	687b      	ldr	r3, [r7, #4]
 800c298:	32ae      	adds	r2, #174	@ 0xae
 800c29a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c29e:	689b      	ldr	r3, [r3, #8]
 800c2a0:	2b00      	cmp	r3, #0
 800c2a2:	d00f      	beq.n	800c2c4 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 800c2a4:	7bba      	ldrb	r2, [r7, #14]
 800c2a6:	687b      	ldr	r3, [r7, #4]
 800c2a8:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800c2ac:	7bba      	ldrb	r2, [r7, #14]
 800c2ae:	687b      	ldr	r3, [r7, #4]
 800c2b0:	32ae      	adds	r2, #174	@ 0xae
 800c2b2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c2b6:	689b      	ldr	r3, [r3, #8]
 800c2b8:	6839      	ldr	r1, [r7, #0]
 800c2ba:	6878      	ldr	r0, [r7, #4]
 800c2bc:	4798      	blx	r3
 800c2be:	4603      	mov	r3, r0
 800c2c0:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800c2c2:	e004      	b.n	800c2ce <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 800c2c4:	2303      	movs	r3, #3
 800c2c6:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800c2c8:	e001      	b.n	800c2ce <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 800c2ca:	2303      	movs	r3, #3
 800c2cc:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800c2ce:	683b      	ldr	r3, [r7, #0]
 800c2d0:	88db      	ldrh	r3, [r3, #6]
 800c2d2:	2b00      	cmp	r3, #0
 800c2d4:	d110      	bne.n	800c2f8 <USBD_StdItfReq+0xc0>
 800c2d6:	7bfb      	ldrb	r3, [r7, #15]
 800c2d8:	2b00      	cmp	r3, #0
 800c2da:	d10d      	bne.n	800c2f8 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 800c2dc:	6878      	ldr	r0, [r7, #4]
 800c2de:	f000 fdf1 	bl	800cec4 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800c2e2:	e009      	b.n	800c2f8 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 800c2e4:	6839      	ldr	r1, [r7, #0]
 800c2e6:	6878      	ldr	r0, [r7, #4]
 800c2e8:	f000 fd21 	bl	800cd2e <USBD_CtlError>
          break;
 800c2ec:	e004      	b.n	800c2f8 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 800c2ee:	6839      	ldr	r1, [r7, #0]
 800c2f0:	6878      	ldr	r0, [r7, #4]
 800c2f2:	f000 fd1c 	bl	800cd2e <USBD_CtlError>
          break;
 800c2f6:	e000      	b.n	800c2fa <USBD_StdItfReq+0xc2>
          break;
 800c2f8:	bf00      	nop
      }
      break;
 800c2fa:	e004      	b.n	800c306 <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 800c2fc:	6839      	ldr	r1, [r7, #0]
 800c2fe:	6878      	ldr	r0, [r7, #4]
 800c300:	f000 fd15 	bl	800cd2e <USBD_CtlError>
      break;
 800c304:	bf00      	nop
  }

  return ret;
 800c306:	7bfb      	ldrb	r3, [r7, #15]
}
 800c308:	4618      	mov	r0, r3
 800c30a:	3710      	adds	r7, #16
 800c30c:	46bd      	mov	sp, r7
 800c30e:	bd80      	pop	{r7, pc}

0800c310 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c310:	b580      	push	{r7, lr}
 800c312:	b084      	sub	sp, #16
 800c314:	af00      	add	r7, sp, #0
 800c316:	6078      	str	r0, [r7, #4]
 800c318:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 800c31a:	2300      	movs	r3, #0
 800c31c:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 800c31e:	683b      	ldr	r3, [r7, #0]
 800c320:	889b      	ldrh	r3, [r3, #4]
 800c322:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800c324:	683b      	ldr	r3, [r7, #0]
 800c326:	781b      	ldrb	r3, [r3, #0]
 800c328:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800c32c:	2b40      	cmp	r3, #64	@ 0x40
 800c32e:	d007      	beq.n	800c340 <USBD_StdEPReq+0x30>
 800c330:	2b40      	cmp	r3, #64	@ 0x40
 800c332:	f200 817f 	bhi.w	800c634 <USBD_StdEPReq+0x324>
 800c336:	2b00      	cmp	r3, #0
 800c338:	d02a      	beq.n	800c390 <USBD_StdEPReq+0x80>
 800c33a:	2b20      	cmp	r3, #32
 800c33c:	f040 817a 	bne.w	800c634 <USBD_StdEPReq+0x324>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 800c340:	7bbb      	ldrb	r3, [r7, #14]
 800c342:	4619      	mov	r1, r3
 800c344:	6878      	ldr	r0, [r7, #4]
 800c346:	f7ff fe85 	bl	800c054 <USBD_CoreFindEP>
 800c34a:	4603      	mov	r3, r0
 800c34c:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800c34e:	7b7b      	ldrb	r3, [r7, #13]
 800c350:	2bff      	cmp	r3, #255	@ 0xff
 800c352:	f000 8174 	beq.w	800c63e <USBD_StdEPReq+0x32e>
 800c356:	7b7b      	ldrb	r3, [r7, #13]
 800c358:	2b00      	cmp	r3, #0
 800c35a:	f040 8170 	bne.w	800c63e <USBD_StdEPReq+0x32e>
      {
        pdev->classId = idx;
 800c35e:	7b7a      	ldrb	r2, [r7, #13]
 800c360:	687b      	ldr	r3, [r7, #4]
 800c362:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 800c366:	7b7a      	ldrb	r2, [r7, #13]
 800c368:	687b      	ldr	r3, [r7, #4]
 800c36a:	32ae      	adds	r2, #174	@ 0xae
 800c36c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c370:	689b      	ldr	r3, [r3, #8]
 800c372:	2b00      	cmp	r3, #0
 800c374:	f000 8163 	beq.w	800c63e <USBD_StdEPReq+0x32e>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 800c378:	7b7a      	ldrb	r2, [r7, #13]
 800c37a:	687b      	ldr	r3, [r7, #4]
 800c37c:	32ae      	adds	r2, #174	@ 0xae
 800c37e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c382:	689b      	ldr	r3, [r3, #8]
 800c384:	6839      	ldr	r1, [r7, #0]
 800c386:	6878      	ldr	r0, [r7, #4]
 800c388:	4798      	blx	r3
 800c38a:	4603      	mov	r3, r0
 800c38c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800c38e:	e156      	b.n	800c63e <USBD_StdEPReq+0x32e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800c390:	683b      	ldr	r3, [r7, #0]
 800c392:	785b      	ldrb	r3, [r3, #1]
 800c394:	2b03      	cmp	r3, #3
 800c396:	d008      	beq.n	800c3aa <USBD_StdEPReq+0x9a>
 800c398:	2b03      	cmp	r3, #3
 800c39a:	f300 8145 	bgt.w	800c628 <USBD_StdEPReq+0x318>
 800c39e:	2b00      	cmp	r3, #0
 800c3a0:	f000 809b 	beq.w	800c4da <USBD_StdEPReq+0x1ca>
 800c3a4:	2b01      	cmp	r3, #1
 800c3a6:	d03c      	beq.n	800c422 <USBD_StdEPReq+0x112>
 800c3a8:	e13e      	b.n	800c628 <USBD_StdEPReq+0x318>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800c3aa:	687b      	ldr	r3, [r7, #4]
 800c3ac:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c3b0:	b2db      	uxtb	r3, r3
 800c3b2:	2b02      	cmp	r3, #2
 800c3b4:	d002      	beq.n	800c3bc <USBD_StdEPReq+0xac>
 800c3b6:	2b03      	cmp	r3, #3
 800c3b8:	d016      	beq.n	800c3e8 <USBD_StdEPReq+0xd8>
 800c3ba:	e02c      	b.n	800c416 <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800c3bc:	7bbb      	ldrb	r3, [r7, #14]
 800c3be:	2b00      	cmp	r3, #0
 800c3c0:	d00d      	beq.n	800c3de <USBD_StdEPReq+0xce>
 800c3c2:	7bbb      	ldrb	r3, [r7, #14]
 800c3c4:	2b80      	cmp	r3, #128	@ 0x80
 800c3c6:	d00a      	beq.n	800c3de <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800c3c8:	7bbb      	ldrb	r3, [r7, #14]
 800c3ca:	4619      	mov	r1, r3
 800c3cc:	6878      	ldr	r0, [r7, #4]
 800c3ce:	f001 fa45 	bl	800d85c <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800c3d2:	2180      	movs	r1, #128	@ 0x80
 800c3d4:	6878      	ldr	r0, [r7, #4]
 800c3d6:	f001 fa41 	bl	800d85c <USBD_LL_StallEP>
 800c3da:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800c3dc:	e020      	b.n	800c420 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 800c3de:	6839      	ldr	r1, [r7, #0]
 800c3e0:	6878      	ldr	r0, [r7, #4]
 800c3e2:	f000 fca4 	bl	800cd2e <USBD_CtlError>
              break;
 800c3e6:	e01b      	b.n	800c420 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800c3e8:	683b      	ldr	r3, [r7, #0]
 800c3ea:	885b      	ldrh	r3, [r3, #2]
 800c3ec:	2b00      	cmp	r3, #0
 800c3ee:	d10e      	bne.n	800c40e <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800c3f0:	7bbb      	ldrb	r3, [r7, #14]
 800c3f2:	2b00      	cmp	r3, #0
 800c3f4:	d00b      	beq.n	800c40e <USBD_StdEPReq+0xfe>
 800c3f6:	7bbb      	ldrb	r3, [r7, #14]
 800c3f8:	2b80      	cmp	r3, #128	@ 0x80
 800c3fa:	d008      	beq.n	800c40e <USBD_StdEPReq+0xfe>
 800c3fc:	683b      	ldr	r3, [r7, #0]
 800c3fe:	88db      	ldrh	r3, [r3, #6]
 800c400:	2b00      	cmp	r3, #0
 800c402:	d104      	bne.n	800c40e <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 800c404:	7bbb      	ldrb	r3, [r7, #14]
 800c406:	4619      	mov	r1, r3
 800c408:	6878      	ldr	r0, [r7, #4]
 800c40a:	f001 fa27 	bl	800d85c <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 800c40e:	6878      	ldr	r0, [r7, #4]
 800c410:	f000 fd58 	bl	800cec4 <USBD_CtlSendStatus>

              break;
 800c414:	e004      	b.n	800c420 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 800c416:	6839      	ldr	r1, [r7, #0]
 800c418:	6878      	ldr	r0, [r7, #4]
 800c41a:	f000 fc88 	bl	800cd2e <USBD_CtlError>
              break;
 800c41e:	bf00      	nop
          }
          break;
 800c420:	e107      	b.n	800c632 <USBD_StdEPReq+0x322>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800c422:	687b      	ldr	r3, [r7, #4]
 800c424:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c428:	b2db      	uxtb	r3, r3
 800c42a:	2b02      	cmp	r3, #2
 800c42c:	d002      	beq.n	800c434 <USBD_StdEPReq+0x124>
 800c42e:	2b03      	cmp	r3, #3
 800c430:	d016      	beq.n	800c460 <USBD_StdEPReq+0x150>
 800c432:	e04b      	b.n	800c4cc <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800c434:	7bbb      	ldrb	r3, [r7, #14]
 800c436:	2b00      	cmp	r3, #0
 800c438:	d00d      	beq.n	800c456 <USBD_StdEPReq+0x146>
 800c43a:	7bbb      	ldrb	r3, [r7, #14]
 800c43c:	2b80      	cmp	r3, #128	@ 0x80
 800c43e:	d00a      	beq.n	800c456 <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800c440:	7bbb      	ldrb	r3, [r7, #14]
 800c442:	4619      	mov	r1, r3
 800c444:	6878      	ldr	r0, [r7, #4]
 800c446:	f001 fa09 	bl	800d85c <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800c44a:	2180      	movs	r1, #128	@ 0x80
 800c44c:	6878      	ldr	r0, [r7, #4]
 800c44e:	f001 fa05 	bl	800d85c <USBD_LL_StallEP>
 800c452:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800c454:	e040      	b.n	800c4d8 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 800c456:	6839      	ldr	r1, [r7, #0]
 800c458:	6878      	ldr	r0, [r7, #4]
 800c45a:	f000 fc68 	bl	800cd2e <USBD_CtlError>
              break;
 800c45e:	e03b      	b.n	800c4d8 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800c460:	683b      	ldr	r3, [r7, #0]
 800c462:	885b      	ldrh	r3, [r3, #2]
 800c464:	2b00      	cmp	r3, #0
 800c466:	d136      	bne.n	800c4d6 <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800c468:	7bbb      	ldrb	r3, [r7, #14]
 800c46a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800c46e:	2b00      	cmp	r3, #0
 800c470:	d004      	beq.n	800c47c <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800c472:	7bbb      	ldrb	r3, [r7, #14]
 800c474:	4619      	mov	r1, r3
 800c476:	6878      	ldr	r0, [r7, #4]
 800c478:	f001 fa26 	bl	800d8c8 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 800c47c:	6878      	ldr	r0, [r7, #4]
 800c47e:	f000 fd21 	bl	800cec4 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 800c482:	7bbb      	ldrb	r3, [r7, #14]
 800c484:	4619      	mov	r1, r3
 800c486:	6878      	ldr	r0, [r7, #4]
 800c488:	f7ff fde4 	bl	800c054 <USBD_CoreFindEP>
 800c48c:	4603      	mov	r3, r0
 800c48e:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800c490:	7b7b      	ldrb	r3, [r7, #13]
 800c492:	2bff      	cmp	r3, #255	@ 0xff
 800c494:	d01f      	beq.n	800c4d6 <USBD_StdEPReq+0x1c6>
 800c496:	7b7b      	ldrb	r3, [r7, #13]
 800c498:	2b00      	cmp	r3, #0
 800c49a:	d11c      	bne.n	800c4d6 <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 800c49c:	7b7a      	ldrb	r2, [r7, #13]
 800c49e:	687b      	ldr	r3, [r7, #4]
 800c4a0:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 800c4a4:	7b7a      	ldrb	r2, [r7, #13]
 800c4a6:	687b      	ldr	r3, [r7, #4]
 800c4a8:	32ae      	adds	r2, #174	@ 0xae
 800c4aa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c4ae:	689b      	ldr	r3, [r3, #8]
 800c4b0:	2b00      	cmp	r3, #0
 800c4b2:	d010      	beq.n	800c4d6 <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800c4b4:	7b7a      	ldrb	r2, [r7, #13]
 800c4b6:	687b      	ldr	r3, [r7, #4]
 800c4b8:	32ae      	adds	r2, #174	@ 0xae
 800c4ba:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c4be:	689b      	ldr	r3, [r3, #8]
 800c4c0:	6839      	ldr	r1, [r7, #0]
 800c4c2:	6878      	ldr	r0, [r7, #4]
 800c4c4:	4798      	blx	r3
 800c4c6:	4603      	mov	r3, r0
 800c4c8:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 800c4ca:	e004      	b.n	800c4d6 <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 800c4cc:	6839      	ldr	r1, [r7, #0]
 800c4ce:	6878      	ldr	r0, [r7, #4]
 800c4d0:	f000 fc2d 	bl	800cd2e <USBD_CtlError>
              break;
 800c4d4:	e000      	b.n	800c4d8 <USBD_StdEPReq+0x1c8>
              break;
 800c4d6:	bf00      	nop
          }
          break;
 800c4d8:	e0ab      	b.n	800c632 <USBD_StdEPReq+0x322>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800c4da:	687b      	ldr	r3, [r7, #4]
 800c4dc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c4e0:	b2db      	uxtb	r3, r3
 800c4e2:	2b02      	cmp	r3, #2
 800c4e4:	d002      	beq.n	800c4ec <USBD_StdEPReq+0x1dc>
 800c4e6:	2b03      	cmp	r3, #3
 800c4e8:	d032      	beq.n	800c550 <USBD_StdEPReq+0x240>
 800c4ea:	e097      	b.n	800c61c <USBD_StdEPReq+0x30c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800c4ec:	7bbb      	ldrb	r3, [r7, #14]
 800c4ee:	2b00      	cmp	r3, #0
 800c4f0:	d007      	beq.n	800c502 <USBD_StdEPReq+0x1f2>
 800c4f2:	7bbb      	ldrb	r3, [r7, #14]
 800c4f4:	2b80      	cmp	r3, #128	@ 0x80
 800c4f6:	d004      	beq.n	800c502 <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 800c4f8:	6839      	ldr	r1, [r7, #0]
 800c4fa:	6878      	ldr	r0, [r7, #4]
 800c4fc:	f000 fc17 	bl	800cd2e <USBD_CtlError>
                break;
 800c500:	e091      	b.n	800c626 <USBD_StdEPReq+0x316>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800c502:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800c506:	2b00      	cmp	r3, #0
 800c508:	da0b      	bge.n	800c522 <USBD_StdEPReq+0x212>
 800c50a:	7bbb      	ldrb	r3, [r7, #14]
 800c50c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800c510:	4613      	mov	r3, r2
 800c512:	009b      	lsls	r3, r3, #2
 800c514:	4413      	add	r3, r2
 800c516:	009b      	lsls	r3, r3, #2
 800c518:	3310      	adds	r3, #16
 800c51a:	687a      	ldr	r2, [r7, #4]
 800c51c:	4413      	add	r3, r2
 800c51e:	3304      	adds	r3, #4
 800c520:	e00b      	b.n	800c53a <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800c522:	7bbb      	ldrb	r3, [r7, #14]
 800c524:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800c528:	4613      	mov	r3, r2
 800c52a:	009b      	lsls	r3, r3, #2
 800c52c:	4413      	add	r3, r2
 800c52e:	009b      	lsls	r3, r3, #2
 800c530:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800c534:	687a      	ldr	r2, [r7, #4]
 800c536:	4413      	add	r3, r2
 800c538:	3304      	adds	r3, #4
 800c53a:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800c53c:	68bb      	ldr	r3, [r7, #8]
 800c53e:	2200      	movs	r2, #0
 800c540:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800c542:	68bb      	ldr	r3, [r7, #8]
 800c544:	2202      	movs	r2, #2
 800c546:	4619      	mov	r1, r3
 800c548:	6878      	ldr	r0, [r7, #4]
 800c54a:	f000 fc61 	bl	800ce10 <USBD_CtlSendData>
              break;
 800c54e:	e06a      	b.n	800c626 <USBD_StdEPReq+0x316>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800c550:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800c554:	2b00      	cmp	r3, #0
 800c556:	da11      	bge.n	800c57c <USBD_StdEPReq+0x26c>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800c558:	7bbb      	ldrb	r3, [r7, #14]
 800c55a:	f003 020f 	and.w	r2, r3, #15
 800c55e:	6879      	ldr	r1, [r7, #4]
 800c560:	4613      	mov	r3, r2
 800c562:	009b      	lsls	r3, r3, #2
 800c564:	4413      	add	r3, r2
 800c566:	009b      	lsls	r3, r3, #2
 800c568:	440b      	add	r3, r1
 800c56a:	3324      	adds	r3, #36	@ 0x24
 800c56c:	881b      	ldrh	r3, [r3, #0]
 800c56e:	2b00      	cmp	r3, #0
 800c570:	d117      	bne.n	800c5a2 <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 800c572:	6839      	ldr	r1, [r7, #0]
 800c574:	6878      	ldr	r0, [r7, #4]
 800c576:	f000 fbda 	bl	800cd2e <USBD_CtlError>
                  break;
 800c57a:	e054      	b.n	800c626 <USBD_StdEPReq+0x316>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800c57c:	7bbb      	ldrb	r3, [r7, #14]
 800c57e:	f003 020f 	and.w	r2, r3, #15
 800c582:	6879      	ldr	r1, [r7, #4]
 800c584:	4613      	mov	r3, r2
 800c586:	009b      	lsls	r3, r3, #2
 800c588:	4413      	add	r3, r2
 800c58a:	009b      	lsls	r3, r3, #2
 800c58c:	440b      	add	r3, r1
 800c58e:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800c592:	881b      	ldrh	r3, [r3, #0]
 800c594:	2b00      	cmp	r3, #0
 800c596:	d104      	bne.n	800c5a2 <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 800c598:	6839      	ldr	r1, [r7, #0]
 800c59a:	6878      	ldr	r0, [r7, #4]
 800c59c:	f000 fbc7 	bl	800cd2e <USBD_CtlError>
                  break;
 800c5a0:	e041      	b.n	800c626 <USBD_StdEPReq+0x316>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800c5a2:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800c5a6:	2b00      	cmp	r3, #0
 800c5a8:	da0b      	bge.n	800c5c2 <USBD_StdEPReq+0x2b2>
 800c5aa:	7bbb      	ldrb	r3, [r7, #14]
 800c5ac:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800c5b0:	4613      	mov	r3, r2
 800c5b2:	009b      	lsls	r3, r3, #2
 800c5b4:	4413      	add	r3, r2
 800c5b6:	009b      	lsls	r3, r3, #2
 800c5b8:	3310      	adds	r3, #16
 800c5ba:	687a      	ldr	r2, [r7, #4]
 800c5bc:	4413      	add	r3, r2
 800c5be:	3304      	adds	r3, #4
 800c5c0:	e00b      	b.n	800c5da <USBD_StdEPReq+0x2ca>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800c5c2:	7bbb      	ldrb	r3, [r7, #14]
 800c5c4:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800c5c8:	4613      	mov	r3, r2
 800c5ca:	009b      	lsls	r3, r3, #2
 800c5cc:	4413      	add	r3, r2
 800c5ce:	009b      	lsls	r3, r3, #2
 800c5d0:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800c5d4:	687a      	ldr	r2, [r7, #4]
 800c5d6:	4413      	add	r3, r2
 800c5d8:	3304      	adds	r3, #4
 800c5da:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800c5dc:	7bbb      	ldrb	r3, [r7, #14]
 800c5de:	2b00      	cmp	r3, #0
 800c5e0:	d002      	beq.n	800c5e8 <USBD_StdEPReq+0x2d8>
 800c5e2:	7bbb      	ldrb	r3, [r7, #14]
 800c5e4:	2b80      	cmp	r3, #128	@ 0x80
 800c5e6:	d103      	bne.n	800c5f0 <USBD_StdEPReq+0x2e0>
              {
                pep->status = 0x0000U;
 800c5e8:	68bb      	ldr	r3, [r7, #8]
 800c5ea:	2200      	movs	r2, #0
 800c5ec:	601a      	str	r2, [r3, #0]
 800c5ee:	e00e      	b.n	800c60e <USBD_StdEPReq+0x2fe>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800c5f0:	7bbb      	ldrb	r3, [r7, #14]
 800c5f2:	4619      	mov	r1, r3
 800c5f4:	6878      	ldr	r0, [r7, #4]
 800c5f6:	f001 f99d 	bl	800d934 <USBD_LL_IsStallEP>
 800c5fa:	4603      	mov	r3, r0
 800c5fc:	2b00      	cmp	r3, #0
 800c5fe:	d003      	beq.n	800c608 <USBD_StdEPReq+0x2f8>
              {
                pep->status = 0x0001U;
 800c600:	68bb      	ldr	r3, [r7, #8]
 800c602:	2201      	movs	r2, #1
 800c604:	601a      	str	r2, [r3, #0]
 800c606:	e002      	b.n	800c60e <USBD_StdEPReq+0x2fe>
              }
              else
              {
                pep->status = 0x0000U;
 800c608:	68bb      	ldr	r3, [r7, #8]
 800c60a:	2200      	movs	r2, #0
 800c60c:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800c60e:	68bb      	ldr	r3, [r7, #8]
 800c610:	2202      	movs	r2, #2
 800c612:	4619      	mov	r1, r3
 800c614:	6878      	ldr	r0, [r7, #4]
 800c616:	f000 fbfb 	bl	800ce10 <USBD_CtlSendData>
              break;
 800c61a:	e004      	b.n	800c626 <USBD_StdEPReq+0x316>

            default:
              USBD_CtlError(pdev, req);
 800c61c:	6839      	ldr	r1, [r7, #0]
 800c61e:	6878      	ldr	r0, [r7, #4]
 800c620:	f000 fb85 	bl	800cd2e <USBD_CtlError>
              break;
 800c624:	bf00      	nop
          }
          break;
 800c626:	e004      	b.n	800c632 <USBD_StdEPReq+0x322>

        default:
          USBD_CtlError(pdev, req);
 800c628:	6839      	ldr	r1, [r7, #0]
 800c62a:	6878      	ldr	r0, [r7, #4]
 800c62c:	f000 fb7f 	bl	800cd2e <USBD_CtlError>
          break;
 800c630:	bf00      	nop
      }
      break;
 800c632:	e005      	b.n	800c640 <USBD_StdEPReq+0x330>

    default:
      USBD_CtlError(pdev, req);
 800c634:	6839      	ldr	r1, [r7, #0]
 800c636:	6878      	ldr	r0, [r7, #4]
 800c638:	f000 fb79 	bl	800cd2e <USBD_CtlError>
      break;
 800c63c:	e000      	b.n	800c640 <USBD_StdEPReq+0x330>
      break;
 800c63e:	bf00      	nop
  }

  return ret;
 800c640:	7bfb      	ldrb	r3, [r7, #15]
}
 800c642:	4618      	mov	r0, r3
 800c644:	3710      	adds	r7, #16
 800c646:	46bd      	mov	sp, r7
 800c648:	bd80      	pop	{r7, pc}
	...

0800c64c <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c64c:	b580      	push	{r7, lr}
 800c64e:	b084      	sub	sp, #16
 800c650:	af00      	add	r7, sp, #0
 800c652:	6078      	str	r0, [r7, #4]
 800c654:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800c656:	2300      	movs	r3, #0
 800c658:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800c65a:	2300      	movs	r3, #0
 800c65c:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800c65e:	2300      	movs	r3, #0
 800c660:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800c662:	683b      	ldr	r3, [r7, #0]
 800c664:	885b      	ldrh	r3, [r3, #2]
 800c666:	0a1b      	lsrs	r3, r3, #8
 800c668:	b29b      	uxth	r3, r3
 800c66a:	3b01      	subs	r3, #1
 800c66c:	2b0e      	cmp	r3, #14
 800c66e:	f200 8152 	bhi.w	800c916 <USBD_GetDescriptor+0x2ca>
 800c672:	a201      	add	r2, pc, #4	@ (adr r2, 800c678 <USBD_GetDescriptor+0x2c>)
 800c674:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c678:	0800c6e9 	.word	0x0800c6e9
 800c67c:	0800c701 	.word	0x0800c701
 800c680:	0800c741 	.word	0x0800c741
 800c684:	0800c917 	.word	0x0800c917
 800c688:	0800c917 	.word	0x0800c917
 800c68c:	0800c8b7 	.word	0x0800c8b7
 800c690:	0800c8e3 	.word	0x0800c8e3
 800c694:	0800c917 	.word	0x0800c917
 800c698:	0800c917 	.word	0x0800c917
 800c69c:	0800c917 	.word	0x0800c917
 800c6a0:	0800c917 	.word	0x0800c917
 800c6a4:	0800c917 	.word	0x0800c917
 800c6a8:	0800c917 	.word	0x0800c917
 800c6ac:	0800c917 	.word	0x0800c917
 800c6b0:	0800c6b5 	.word	0x0800c6b5
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
    case USB_DESC_TYPE_BOS:
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 800c6b4:	687b      	ldr	r3, [r7, #4]
 800c6b6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800c6ba:	69db      	ldr	r3, [r3, #28]
 800c6bc:	2b00      	cmp	r3, #0
 800c6be:	d00b      	beq.n	800c6d8 <USBD_GetDescriptor+0x8c>
      {
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 800c6c0:	687b      	ldr	r3, [r7, #4]
 800c6c2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800c6c6:	69db      	ldr	r3, [r3, #28]
 800c6c8:	687a      	ldr	r2, [r7, #4]
 800c6ca:	7c12      	ldrb	r2, [r2, #16]
 800c6cc:	f107 0108 	add.w	r1, r7, #8
 800c6d0:	4610      	mov	r0, r2
 800c6d2:	4798      	blx	r3
 800c6d4:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800c6d6:	e126      	b.n	800c926 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800c6d8:	6839      	ldr	r1, [r7, #0]
 800c6da:	6878      	ldr	r0, [r7, #4]
 800c6dc:	f000 fb27 	bl	800cd2e <USBD_CtlError>
        err++;
 800c6e0:	7afb      	ldrb	r3, [r7, #11]
 800c6e2:	3301      	adds	r3, #1
 800c6e4:	72fb      	strb	r3, [r7, #11]
      break;
 800c6e6:	e11e      	b.n	800c926 <USBD_GetDescriptor+0x2da>
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800c6e8:	687b      	ldr	r3, [r7, #4]
 800c6ea:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800c6ee:	681b      	ldr	r3, [r3, #0]
 800c6f0:	687a      	ldr	r2, [r7, #4]
 800c6f2:	7c12      	ldrb	r2, [r2, #16]
 800c6f4:	f107 0108 	add.w	r1, r7, #8
 800c6f8:	4610      	mov	r0, r2
 800c6fa:	4798      	blx	r3
 800c6fc:	60f8      	str	r0, [r7, #12]
      break;
 800c6fe:	e112      	b.n	800c926 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800c700:	687b      	ldr	r3, [r7, #4]
 800c702:	7c1b      	ldrb	r3, [r3, #16]
 800c704:	2b00      	cmp	r3, #0
 800c706:	d10d      	bne.n	800c724 <USBD_GetDescriptor+0xd8>
          pbuf   = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 800c708:	687b      	ldr	r3, [r7, #4]
 800c70a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c70e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c710:	f107 0208 	add.w	r2, r7, #8
 800c714:	4610      	mov	r0, r2
 800c716:	4798      	blx	r3
 800c718:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800c71a:	68fb      	ldr	r3, [r7, #12]
 800c71c:	3301      	adds	r3, #1
 800c71e:	2202      	movs	r2, #2
 800c720:	701a      	strb	r2, [r3, #0]
        {
          pbuf   = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800c722:	e100      	b.n	800c926 <USBD_GetDescriptor+0x2da>
          pbuf   = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 800c724:	687b      	ldr	r3, [r7, #4]
 800c726:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c72a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c72c:	f107 0208 	add.w	r2, r7, #8
 800c730:	4610      	mov	r0, r2
 800c732:	4798      	blx	r3
 800c734:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800c736:	68fb      	ldr	r3, [r7, #12]
 800c738:	3301      	adds	r3, #1
 800c73a:	2202      	movs	r2, #2
 800c73c:	701a      	strb	r2, [r3, #0]
      break;
 800c73e:	e0f2      	b.n	800c926 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800c740:	683b      	ldr	r3, [r7, #0]
 800c742:	885b      	ldrh	r3, [r3, #2]
 800c744:	b2db      	uxtb	r3, r3
 800c746:	2b05      	cmp	r3, #5
 800c748:	f200 80ac 	bhi.w	800c8a4 <USBD_GetDescriptor+0x258>
 800c74c:	a201      	add	r2, pc, #4	@ (adr r2, 800c754 <USBD_GetDescriptor+0x108>)
 800c74e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c752:	bf00      	nop
 800c754:	0800c76d 	.word	0x0800c76d
 800c758:	0800c7a1 	.word	0x0800c7a1
 800c75c:	0800c7d5 	.word	0x0800c7d5
 800c760:	0800c809 	.word	0x0800c809
 800c764:	0800c83d 	.word	0x0800c83d
 800c768:	0800c871 	.word	0x0800c871
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800c76c:	687b      	ldr	r3, [r7, #4]
 800c76e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800c772:	685b      	ldr	r3, [r3, #4]
 800c774:	2b00      	cmp	r3, #0
 800c776:	d00b      	beq.n	800c790 <USBD_GetDescriptor+0x144>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800c778:	687b      	ldr	r3, [r7, #4]
 800c77a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800c77e:	685b      	ldr	r3, [r3, #4]
 800c780:	687a      	ldr	r2, [r7, #4]
 800c782:	7c12      	ldrb	r2, [r2, #16]
 800c784:	f107 0108 	add.w	r1, r7, #8
 800c788:	4610      	mov	r0, r2
 800c78a:	4798      	blx	r3
 800c78c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800c78e:	e091      	b.n	800c8b4 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800c790:	6839      	ldr	r1, [r7, #0]
 800c792:	6878      	ldr	r0, [r7, #4]
 800c794:	f000 facb 	bl	800cd2e <USBD_CtlError>
            err++;
 800c798:	7afb      	ldrb	r3, [r7, #11]
 800c79a:	3301      	adds	r3, #1
 800c79c:	72fb      	strb	r3, [r7, #11]
          break;
 800c79e:	e089      	b.n	800c8b4 <USBD_GetDescriptor+0x268>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800c7a0:	687b      	ldr	r3, [r7, #4]
 800c7a2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800c7a6:	689b      	ldr	r3, [r3, #8]
 800c7a8:	2b00      	cmp	r3, #0
 800c7aa:	d00b      	beq.n	800c7c4 <USBD_GetDescriptor+0x178>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800c7ac:	687b      	ldr	r3, [r7, #4]
 800c7ae:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800c7b2:	689b      	ldr	r3, [r3, #8]
 800c7b4:	687a      	ldr	r2, [r7, #4]
 800c7b6:	7c12      	ldrb	r2, [r2, #16]
 800c7b8:	f107 0108 	add.w	r1, r7, #8
 800c7bc:	4610      	mov	r0, r2
 800c7be:	4798      	blx	r3
 800c7c0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800c7c2:	e077      	b.n	800c8b4 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800c7c4:	6839      	ldr	r1, [r7, #0]
 800c7c6:	6878      	ldr	r0, [r7, #4]
 800c7c8:	f000 fab1 	bl	800cd2e <USBD_CtlError>
            err++;
 800c7cc:	7afb      	ldrb	r3, [r7, #11]
 800c7ce:	3301      	adds	r3, #1
 800c7d0:	72fb      	strb	r3, [r7, #11]
          break;
 800c7d2:	e06f      	b.n	800c8b4 <USBD_GetDescriptor+0x268>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800c7d4:	687b      	ldr	r3, [r7, #4]
 800c7d6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800c7da:	68db      	ldr	r3, [r3, #12]
 800c7dc:	2b00      	cmp	r3, #0
 800c7de:	d00b      	beq.n	800c7f8 <USBD_GetDescriptor+0x1ac>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800c7e0:	687b      	ldr	r3, [r7, #4]
 800c7e2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800c7e6:	68db      	ldr	r3, [r3, #12]
 800c7e8:	687a      	ldr	r2, [r7, #4]
 800c7ea:	7c12      	ldrb	r2, [r2, #16]
 800c7ec:	f107 0108 	add.w	r1, r7, #8
 800c7f0:	4610      	mov	r0, r2
 800c7f2:	4798      	blx	r3
 800c7f4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800c7f6:	e05d      	b.n	800c8b4 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800c7f8:	6839      	ldr	r1, [r7, #0]
 800c7fa:	6878      	ldr	r0, [r7, #4]
 800c7fc:	f000 fa97 	bl	800cd2e <USBD_CtlError>
            err++;
 800c800:	7afb      	ldrb	r3, [r7, #11]
 800c802:	3301      	adds	r3, #1
 800c804:	72fb      	strb	r3, [r7, #11]
          break;
 800c806:	e055      	b.n	800c8b4 <USBD_GetDescriptor+0x268>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800c808:	687b      	ldr	r3, [r7, #4]
 800c80a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800c80e:	691b      	ldr	r3, [r3, #16]
 800c810:	2b00      	cmp	r3, #0
 800c812:	d00b      	beq.n	800c82c <USBD_GetDescriptor+0x1e0>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800c814:	687b      	ldr	r3, [r7, #4]
 800c816:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800c81a:	691b      	ldr	r3, [r3, #16]
 800c81c:	687a      	ldr	r2, [r7, #4]
 800c81e:	7c12      	ldrb	r2, [r2, #16]
 800c820:	f107 0108 	add.w	r1, r7, #8
 800c824:	4610      	mov	r0, r2
 800c826:	4798      	blx	r3
 800c828:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800c82a:	e043      	b.n	800c8b4 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800c82c:	6839      	ldr	r1, [r7, #0]
 800c82e:	6878      	ldr	r0, [r7, #4]
 800c830:	f000 fa7d 	bl	800cd2e <USBD_CtlError>
            err++;
 800c834:	7afb      	ldrb	r3, [r7, #11]
 800c836:	3301      	adds	r3, #1
 800c838:	72fb      	strb	r3, [r7, #11]
          break;
 800c83a:	e03b      	b.n	800c8b4 <USBD_GetDescriptor+0x268>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800c83c:	687b      	ldr	r3, [r7, #4]
 800c83e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800c842:	695b      	ldr	r3, [r3, #20]
 800c844:	2b00      	cmp	r3, #0
 800c846:	d00b      	beq.n	800c860 <USBD_GetDescriptor+0x214>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800c848:	687b      	ldr	r3, [r7, #4]
 800c84a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800c84e:	695b      	ldr	r3, [r3, #20]
 800c850:	687a      	ldr	r2, [r7, #4]
 800c852:	7c12      	ldrb	r2, [r2, #16]
 800c854:	f107 0108 	add.w	r1, r7, #8
 800c858:	4610      	mov	r0, r2
 800c85a:	4798      	blx	r3
 800c85c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800c85e:	e029      	b.n	800c8b4 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800c860:	6839      	ldr	r1, [r7, #0]
 800c862:	6878      	ldr	r0, [r7, #4]
 800c864:	f000 fa63 	bl	800cd2e <USBD_CtlError>
            err++;
 800c868:	7afb      	ldrb	r3, [r7, #11]
 800c86a:	3301      	adds	r3, #1
 800c86c:	72fb      	strb	r3, [r7, #11]
          break;
 800c86e:	e021      	b.n	800c8b4 <USBD_GetDescriptor+0x268>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800c870:	687b      	ldr	r3, [r7, #4]
 800c872:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800c876:	699b      	ldr	r3, [r3, #24]
 800c878:	2b00      	cmp	r3, #0
 800c87a:	d00b      	beq.n	800c894 <USBD_GetDescriptor+0x248>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800c87c:	687b      	ldr	r3, [r7, #4]
 800c87e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800c882:	699b      	ldr	r3, [r3, #24]
 800c884:	687a      	ldr	r2, [r7, #4]
 800c886:	7c12      	ldrb	r2, [r2, #16]
 800c888:	f107 0108 	add.w	r1, r7, #8
 800c88c:	4610      	mov	r0, r2
 800c88e:	4798      	blx	r3
 800c890:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800c892:	e00f      	b.n	800c8b4 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800c894:	6839      	ldr	r1, [r7, #0]
 800c896:	6878      	ldr	r0, [r7, #4]
 800c898:	f000 fa49 	bl	800cd2e <USBD_CtlError>
            err++;
 800c89c:	7afb      	ldrb	r3, [r7, #11]
 800c89e:	3301      	adds	r3, #1
 800c8a0:	72fb      	strb	r3, [r7, #11]
          break;
 800c8a2:	e007      	b.n	800c8b4 <USBD_GetDescriptor+0x268>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 800c8a4:	6839      	ldr	r1, [r7, #0]
 800c8a6:	6878      	ldr	r0, [r7, #4]
 800c8a8:	f000 fa41 	bl	800cd2e <USBD_CtlError>
          err++;
 800c8ac:	7afb      	ldrb	r3, [r7, #11]
 800c8ae:	3301      	adds	r3, #1
 800c8b0:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 800c8b2:	bf00      	nop
      }
      break;
 800c8b4:	e037      	b.n	800c926 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800c8b6:	687b      	ldr	r3, [r7, #4]
 800c8b8:	7c1b      	ldrb	r3, [r3, #16]
 800c8ba:	2b00      	cmp	r3, #0
 800c8bc:	d109      	bne.n	800c8d2 <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 800c8be:	687b      	ldr	r3, [r7, #4]
 800c8c0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c8c4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c8c6:	f107 0208 	add.w	r2, r7, #8
 800c8ca:	4610      	mov	r0, r2
 800c8cc:	4798      	blx	r3
 800c8ce:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800c8d0:	e029      	b.n	800c926 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800c8d2:	6839      	ldr	r1, [r7, #0]
 800c8d4:	6878      	ldr	r0, [r7, #4]
 800c8d6:	f000 fa2a 	bl	800cd2e <USBD_CtlError>
        err++;
 800c8da:	7afb      	ldrb	r3, [r7, #11]
 800c8dc:	3301      	adds	r3, #1
 800c8de:	72fb      	strb	r3, [r7, #11]
      break;
 800c8e0:	e021      	b.n	800c926 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800c8e2:	687b      	ldr	r3, [r7, #4]
 800c8e4:	7c1b      	ldrb	r3, [r3, #16]
 800c8e6:	2b00      	cmp	r3, #0
 800c8e8:	d10d      	bne.n	800c906 <USBD_GetDescriptor+0x2ba>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 800c8ea:	687b      	ldr	r3, [r7, #4]
 800c8ec:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c8f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c8f2:	f107 0208 	add.w	r2, r7, #8
 800c8f6:	4610      	mov	r0, r2
 800c8f8:	4798      	blx	r3
 800c8fa:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800c8fc:	68fb      	ldr	r3, [r7, #12]
 800c8fe:	3301      	adds	r3, #1
 800c900:	2207      	movs	r2, #7
 800c902:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800c904:	e00f      	b.n	800c926 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800c906:	6839      	ldr	r1, [r7, #0]
 800c908:	6878      	ldr	r0, [r7, #4]
 800c90a:	f000 fa10 	bl	800cd2e <USBD_CtlError>
        err++;
 800c90e:	7afb      	ldrb	r3, [r7, #11]
 800c910:	3301      	adds	r3, #1
 800c912:	72fb      	strb	r3, [r7, #11]
      break;
 800c914:	e007      	b.n	800c926 <USBD_GetDescriptor+0x2da>

    default:
      USBD_CtlError(pdev, req);
 800c916:	6839      	ldr	r1, [r7, #0]
 800c918:	6878      	ldr	r0, [r7, #4]
 800c91a:	f000 fa08 	bl	800cd2e <USBD_CtlError>
      err++;
 800c91e:	7afb      	ldrb	r3, [r7, #11]
 800c920:	3301      	adds	r3, #1
 800c922:	72fb      	strb	r3, [r7, #11]
      break;
 800c924:	bf00      	nop
  }

  if (err != 0U)
 800c926:	7afb      	ldrb	r3, [r7, #11]
 800c928:	2b00      	cmp	r3, #0
 800c92a:	d11e      	bne.n	800c96a <USBD_GetDescriptor+0x31e>
  {
    return;
  }

  if (req->wLength != 0U)
 800c92c:	683b      	ldr	r3, [r7, #0]
 800c92e:	88db      	ldrh	r3, [r3, #6]
 800c930:	2b00      	cmp	r3, #0
 800c932:	d016      	beq.n	800c962 <USBD_GetDescriptor+0x316>
  {
    if (len != 0U)
 800c934:	893b      	ldrh	r3, [r7, #8]
 800c936:	2b00      	cmp	r3, #0
 800c938:	d00e      	beq.n	800c958 <USBD_GetDescriptor+0x30c>
    {
      len = MIN(len, req->wLength);
 800c93a:	683b      	ldr	r3, [r7, #0]
 800c93c:	88da      	ldrh	r2, [r3, #6]
 800c93e:	893b      	ldrh	r3, [r7, #8]
 800c940:	4293      	cmp	r3, r2
 800c942:	bf28      	it	cs
 800c944:	4613      	movcs	r3, r2
 800c946:	b29b      	uxth	r3, r3
 800c948:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800c94a:	893b      	ldrh	r3, [r7, #8]
 800c94c:	461a      	mov	r2, r3
 800c94e:	68f9      	ldr	r1, [r7, #12]
 800c950:	6878      	ldr	r0, [r7, #4]
 800c952:	f000 fa5d 	bl	800ce10 <USBD_CtlSendData>
 800c956:	e009      	b.n	800c96c <USBD_GetDescriptor+0x320>
    }
    else
    {
      USBD_CtlError(pdev, req);
 800c958:	6839      	ldr	r1, [r7, #0]
 800c95a:	6878      	ldr	r0, [r7, #4]
 800c95c:	f000 f9e7 	bl	800cd2e <USBD_CtlError>
 800c960:	e004      	b.n	800c96c <USBD_GetDescriptor+0x320>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800c962:	6878      	ldr	r0, [r7, #4]
 800c964:	f000 faae 	bl	800cec4 <USBD_CtlSendStatus>
 800c968:	e000      	b.n	800c96c <USBD_GetDescriptor+0x320>
    return;
 800c96a:	bf00      	nop
  }
}
 800c96c:	3710      	adds	r7, #16
 800c96e:	46bd      	mov	sp, r7
 800c970:	bd80      	pop	{r7, pc}
 800c972:	bf00      	nop

0800c974 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c974:	b580      	push	{r7, lr}
 800c976:	b084      	sub	sp, #16
 800c978:	af00      	add	r7, sp, #0
 800c97a:	6078      	str	r0, [r7, #4]
 800c97c:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800c97e:	683b      	ldr	r3, [r7, #0]
 800c980:	889b      	ldrh	r3, [r3, #4]
 800c982:	2b00      	cmp	r3, #0
 800c984:	d131      	bne.n	800c9ea <USBD_SetAddress+0x76>
 800c986:	683b      	ldr	r3, [r7, #0]
 800c988:	88db      	ldrh	r3, [r3, #6]
 800c98a:	2b00      	cmp	r3, #0
 800c98c:	d12d      	bne.n	800c9ea <USBD_SetAddress+0x76>
 800c98e:	683b      	ldr	r3, [r7, #0]
 800c990:	885b      	ldrh	r3, [r3, #2]
 800c992:	2b7f      	cmp	r3, #127	@ 0x7f
 800c994:	d829      	bhi.n	800c9ea <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800c996:	683b      	ldr	r3, [r7, #0]
 800c998:	885b      	ldrh	r3, [r3, #2]
 800c99a:	b2db      	uxtb	r3, r3
 800c99c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800c9a0:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c9a2:	687b      	ldr	r3, [r7, #4]
 800c9a4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c9a8:	b2db      	uxtb	r3, r3
 800c9aa:	2b03      	cmp	r3, #3
 800c9ac:	d104      	bne.n	800c9b8 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800c9ae:	6839      	ldr	r1, [r7, #0]
 800c9b0:	6878      	ldr	r0, [r7, #4]
 800c9b2:	f000 f9bc 	bl	800cd2e <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c9b6:	e01d      	b.n	800c9f4 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800c9b8:	687b      	ldr	r3, [r7, #4]
 800c9ba:	7bfa      	ldrb	r2, [r7, #15]
 800c9bc:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800c9c0:	7bfb      	ldrb	r3, [r7, #15]
 800c9c2:	4619      	mov	r1, r3
 800c9c4:	6878      	ldr	r0, [r7, #4]
 800c9c6:	f000 ffe1 	bl	800d98c <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800c9ca:	6878      	ldr	r0, [r7, #4]
 800c9cc:	f000 fa7a 	bl	800cec4 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800c9d0:	7bfb      	ldrb	r3, [r7, #15]
 800c9d2:	2b00      	cmp	r3, #0
 800c9d4:	d004      	beq.n	800c9e0 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800c9d6:	687b      	ldr	r3, [r7, #4]
 800c9d8:	2202      	movs	r2, #2
 800c9da:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c9de:	e009      	b.n	800c9f4 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800c9e0:	687b      	ldr	r3, [r7, #4]
 800c9e2:	2201      	movs	r2, #1
 800c9e4:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c9e8:	e004      	b.n	800c9f4 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800c9ea:	6839      	ldr	r1, [r7, #0]
 800c9ec:	6878      	ldr	r0, [r7, #4]
 800c9ee:	f000 f99e 	bl	800cd2e <USBD_CtlError>
  }
}
 800c9f2:	bf00      	nop
 800c9f4:	bf00      	nop
 800c9f6:	3710      	adds	r7, #16
 800c9f8:	46bd      	mov	sp, r7
 800c9fa:	bd80      	pop	{r7, pc}

0800c9fc <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c9fc:	b580      	push	{r7, lr}
 800c9fe:	b084      	sub	sp, #16
 800ca00:	af00      	add	r7, sp, #0
 800ca02:	6078      	str	r0, [r7, #4]
 800ca04:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800ca06:	2300      	movs	r3, #0
 800ca08:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800ca0a:	683b      	ldr	r3, [r7, #0]
 800ca0c:	885b      	ldrh	r3, [r3, #2]
 800ca0e:	b2da      	uxtb	r2, r3
 800ca10:	4b4e      	ldr	r3, [pc, #312]	@ (800cb4c <USBD_SetConfig+0x150>)
 800ca12:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800ca14:	4b4d      	ldr	r3, [pc, #308]	@ (800cb4c <USBD_SetConfig+0x150>)
 800ca16:	781b      	ldrb	r3, [r3, #0]
 800ca18:	2b01      	cmp	r3, #1
 800ca1a:	d905      	bls.n	800ca28 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800ca1c:	6839      	ldr	r1, [r7, #0]
 800ca1e:	6878      	ldr	r0, [r7, #4]
 800ca20:	f000 f985 	bl	800cd2e <USBD_CtlError>
    return USBD_FAIL;
 800ca24:	2303      	movs	r3, #3
 800ca26:	e08c      	b.n	800cb42 <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 800ca28:	687b      	ldr	r3, [r7, #4]
 800ca2a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ca2e:	b2db      	uxtb	r3, r3
 800ca30:	2b02      	cmp	r3, #2
 800ca32:	d002      	beq.n	800ca3a <USBD_SetConfig+0x3e>
 800ca34:	2b03      	cmp	r3, #3
 800ca36:	d029      	beq.n	800ca8c <USBD_SetConfig+0x90>
 800ca38:	e075      	b.n	800cb26 <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800ca3a:	4b44      	ldr	r3, [pc, #272]	@ (800cb4c <USBD_SetConfig+0x150>)
 800ca3c:	781b      	ldrb	r3, [r3, #0]
 800ca3e:	2b00      	cmp	r3, #0
 800ca40:	d020      	beq.n	800ca84 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 800ca42:	4b42      	ldr	r3, [pc, #264]	@ (800cb4c <USBD_SetConfig+0x150>)
 800ca44:	781b      	ldrb	r3, [r3, #0]
 800ca46:	461a      	mov	r2, r3
 800ca48:	687b      	ldr	r3, [r7, #4]
 800ca4a:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 800ca4c:	4b3f      	ldr	r3, [pc, #252]	@ (800cb4c <USBD_SetConfig+0x150>)
 800ca4e:	781b      	ldrb	r3, [r3, #0]
 800ca50:	4619      	mov	r1, r3
 800ca52:	6878      	ldr	r0, [r7, #4]
 800ca54:	f7fe ffb9 	bl	800b9ca <USBD_SetClassConfig>
 800ca58:	4603      	mov	r3, r0
 800ca5a:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 800ca5c:	7bfb      	ldrb	r3, [r7, #15]
 800ca5e:	2b00      	cmp	r3, #0
 800ca60:	d008      	beq.n	800ca74 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 800ca62:	6839      	ldr	r1, [r7, #0]
 800ca64:	6878      	ldr	r0, [r7, #4]
 800ca66:	f000 f962 	bl	800cd2e <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800ca6a:	687b      	ldr	r3, [r7, #4]
 800ca6c:	2202      	movs	r2, #2
 800ca6e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800ca72:	e065      	b.n	800cb40 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800ca74:	6878      	ldr	r0, [r7, #4]
 800ca76:	f000 fa25 	bl	800cec4 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800ca7a:	687b      	ldr	r3, [r7, #4]
 800ca7c:	2203      	movs	r2, #3
 800ca7e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800ca82:	e05d      	b.n	800cb40 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800ca84:	6878      	ldr	r0, [r7, #4]
 800ca86:	f000 fa1d 	bl	800cec4 <USBD_CtlSendStatus>
      break;
 800ca8a:	e059      	b.n	800cb40 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 800ca8c:	4b2f      	ldr	r3, [pc, #188]	@ (800cb4c <USBD_SetConfig+0x150>)
 800ca8e:	781b      	ldrb	r3, [r3, #0]
 800ca90:	2b00      	cmp	r3, #0
 800ca92:	d112      	bne.n	800caba <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800ca94:	687b      	ldr	r3, [r7, #4]
 800ca96:	2202      	movs	r2, #2
 800ca98:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 800ca9c:	4b2b      	ldr	r3, [pc, #172]	@ (800cb4c <USBD_SetConfig+0x150>)
 800ca9e:	781b      	ldrb	r3, [r3, #0]
 800caa0:	461a      	mov	r2, r3
 800caa2:	687b      	ldr	r3, [r7, #4]
 800caa4:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800caa6:	4b29      	ldr	r3, [pc, #164]	@ (800cb4c <USBD_SetConfig+0x150>)
 800caa8:	781b      	ldrb	r3, [r3, #0]
 800caaa:	4619      	mov	r1, r3
 800caac:	6878      	ldr	r0, [r7, #4]
 800caae:	f7fe ffa8 	bl	800ba02 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800cab2:	6878      	ldr	r0, [r7, #4]
 800cab4:	f000 fa06 	bl	800cec4 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800cab8:	e042      	b.n	800cb40 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 800caba:	4b24      	ldr	r3, [pc, #144]	@ (800cb4c <USBD_SetConfig+0x150>)
 800cabc:	781b      	ldrb	r3, [r3, #0]
 800cabe:	461a      	mov	r2, r3
 800cac0:	687b      	ldr	r3, [r7, #4]
 800cac2:	685b      	ldr	r3, [r3, #4]
 800cac4:	429a      	cmp	r2, r3
 800cac6:	d02a      	beq.n	800cb1e <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800cac8:	687b      	ldr	r3, [r7, #4]
 800caca:	685b      	ldr	r3, [r3, #4]
 800cacc:	b2db      	uxtb	r3, r3
 800cace:	4619      	mov	r1, r3
 800cad0:	6878      	ldr	r0, [r7, #4]
 800cad2:	f7fe ff96 	bl	800ba02 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800cad6:	4b1d      	ldr	r3, [pc, #116]	@ (800cb4c <USBD_SetConfig+0x150>)
 800cad8:	781b      	ldrb	r3, [r3, #0]
 800cada:	461a      	mov	r2, r3
 800cadc:	687b      	ldr	r3, [r7, #4]
 800cade:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800cae0:	4b1a      	ldr	r3, [pc, #104]	@ (800cb4c <USBD_SetConfig+0x150>)
 800cae2:	781b      	ldrb	r3, [r3, #0]
 800cae4:	4619      	mov	r1, r3
 800cae6:	6878      	ldr	r0, [r7, #4]
 800cae8:	f7fe ff6f 	bl	800b9ca <USBD_SetClassConfig>
 800caec:	4603      	mov	r3, r0
 800caee:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 800caf0:	7bfb      	ldrb	r3, [r7, #15]
 800caf2:	2b00      	cmp	r3, #0
 800caf4:	d00f      	beq.n	800cb16 <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 800caf6:	6839      	ldr	r1, [r7, #0]
 800caf8:	6878      	ldr	r0, [r7, #4]
 800cafa:	f000 f918 	bl	800cd2e <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800cafe:	687b      	ldr	r3, [r7, #4]
 800cb00:	685b      	ldr	r3, [r3, #4]
 800cb02:	b2db      	uxtb	r3, r3
 800cb04:	4619      	mov	r1, r3
 800cb06:	6878      	ldr	r0, [r7, #4]
 800cb08:	f7fe ff7b 	bl	800ba02 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800cb0c:	687b      	ldr	r3, [r7, #4]
 800cb0e:	2202      	movs	r2, #2
 800cb10:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800cb14:	e014      	b.n	800cb40 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800cb16:	6878      	ldr	r0, [r7, #4]
 800cb18:	f000 f9d4 	bl	800cec4 <USBD_CtlSendStatus>
      break;
 800cb1c:	e010      	b.n	800cb40 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800cb1e:	6878      	ldr	r0, [r7, #4]
 800cb20:	f000 f9d0 	bl	800cec4 <USBD_CtlSendStatus>
      break;
 800cb24:	e00c      	b.n	800cb40 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 800cb26:	6839      	ldr	r1, [r7, #0]
 800cb28:	6878      	ldr	r0, [r7, #4]
 800cb2a:	f000 f900 	bl	800cd2e <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800cb2e:	4b07      	ldr	r3, [pc, #28]	@ (800cb4c <USBD_SetConfig+0x150>)
 800cb30:	781b      	ldrb	r3, [r3, #0]
 800cb32:	4619      	mov	r1, r3
 800cb34:	6878      	ldr	r0, [r7, #4]
 800cb36:	f7fe ff64 	bl	800ba02 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800cb3a:	2303      	movs	r3, #3
 800cb3c:	73fb      	strb	r3, [r7, #15]
      break;
 800cb3e:	bf00      	nop
  }

  return ret;
 800cb40:	7bfb      	ldrb	r3, [r7, #15]
}
 800cb42:	4618      	mov	r0, r3
 800cb44:	3710      	adds	r7, #16
 800cb46:	46bd      	mov	sp, r7
 800cb48:	bd80      	pop	{r7, pc}
 800cb4a:	bf00      	nop
 800cb4c:	200039a0 	.word	0x200039a0

0800cb50 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800cb50:	b580      	push	{r7, lr}
 800cb52:	b082      	sub	sp, #8
 800cb54:	af00      	add	r7, sp, #0
 800cb56:	6078      	str	r0, [r7, #4]
 800cb58:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800cb5a:	683b      	ldr	r3, [r7, #0]
 800cb5c:	88db      	ldrh	r3, [r3, #6]
 800cb5e:	2b01      	cmp	r3, #1
 800cb60:	d004      	beq.n	800cb6c <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800cb62:	6839      	ldr	r1, [r7, #0]
 800cb64:	6878      	ldr	r0, [r7, #4]
 800cb66:	f000 f8e2 	bl	800cd2e <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800cb6a:	e023      	b.n	800cbb4 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 800cb6c:	687b      	ldr	r3, [r7, #4]
 800cb6e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800cb72:	b2db      	uxtb	r3, r3
 800cb74:	2b02      	cmp	r3, #2
 800cb76:	dc02      	bgt.n	800cb7e <USBD_GetConfig+0x2e>
 800cb78:	2b00      	cmp	r3, #0
 800cb7a:	dc03      	bgt.n	800cb84 <USBD_GetConfig+0x34>
 800cb7c:	e015      	b.n	800cbaa <USBD_GetConfig+0x5a>
 800cb7e:	2b03      	cmp	r3, #3
 800cb80:	d00b      	beq.n	800cb9a <USBD_GetConfig+0x4a>
 800cb82:	e012      	b.n	800cbaa <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 800cb84:	687b      	ldr	r3, [r7, #4]
 800cb86:	2200      	movs	r2, #0
 800cb88:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800cb8a:	687b      	ldr	r3, [r7, #4]
 800cb8c:	3308      	adds	r3, #8
 800cb8e:	2201      	movs	r2, #1
 800cb90:	4619      	mov	r1, r3
 800cb92:	6878      	ldr	r0, [r7, #4]
 800cb94:	f000 f93c 	bl	800ce10 <USBD_CtlSendData>
        break;
 800cb98:	e00c      	b.n	800cbb4 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800cb9a:	687b      	ldr	r3, [r7, #4]
 800cb9c:	3304      	adds	r3, #4
 800cb9e:	2201      	movs	r2, #1
 800cba0:	4619      	mov	r1, r3
 800cba2:	6878      	ldr	r0, [r7, #4]
 800cba4:	f000 f934 	bl	800ce10 <USBD_CtlSendData>
        break;
 800cba8:	e004      	b.n	800cbb4 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 800cbaa:	6839      	ldr	r1, [r7, #0]
 800cbac:	6878      	ldr	r0, [r7, #4]
 800cbae:	f000 f8be 	bl	800cd2e <USBD_CtlError>
        break;
 800cbb2:	bf00      	nop
}
 800cbb4:	bf00      	nop
 800cbb6:	3708      	adds	r7, #8
 800cbb8:	46bd      	mov	sp, r7
 800cbba:	bd80      	pop	{r7, pc}

0800cbbc <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800cbbc:	b580      	push	{r7, lr}
 800cbbe:	b082      	sub	sp, #8
 800cbc0:	af00      	add	r7, sp, #0
 800cbc2:	6078      	str	r0, [r7, #4]
 800cbc4:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800cbc6:	687b      	ldr	r3, [r7, #4]
 800cbc8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800cbcc:	b2db      	uxtb	r3, r3
 800cbce:	3b01      	subs	r3, #1
 800cbd0:	2b02      	cmp	r3, #2
 800cbd2:	d81e      	bhi.n	800cc12 <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800cbd4:	683b      	ldr	r3, [r7, #0]
 800cbd6:	88db      	ldrh	r3, [r3, #6]
 800cbd8:	2b02      	cmp	r3, #2
 800cbda:	d004      	beq.n	800cbe6 <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 800cbdc:	6839      	ldr	r1, [r7, #0]
 800cbde:	6878      	ldr	r0, [r7, #4]
 800cbe0:	f000 f8a5 	bl	800cd2e <USBD_CtlError>
        break;
 800cbe4:	e01a      	b.n	800cc1c <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800cbe6:	687b      	ldr	r3, [r7, #4]
 800cbe8:	2201      	movs	r2, #1
 800cbea:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 800cbec:	687b      	ldr	r3, [r7, #4]
 800cbee:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 800cbf2:	2b00      	cmp	r3, #0
 800cbf4:	d005      	beq.n	800cc02 <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800cbf6:	687b      	ldr	r3, [r7, #4]
 800cbf8:	68db      	ldr	r3, [r3, #12]
 800cbfa:	f043 0202 	orr.w	r2, r3, #2
 800cbfe:	687b      	ldr	r3, [r7, #4]
 800cc00:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800cc02:	687b      	ldr	r3, [r7, #4]
 800cc04:	330c      	adds	r3, #12
 800cc06:	2202      	movs	r2, #2
 800cc08:	4619      	mov	r1, r3
 800cc0a:	6878      	ldr	r0, [r7, #4]
 800cc0c:	f000 f900 	bl	800ce10 <USBD_CtlSendData>
      break;
 800cc10:	e004      	b.n	800cc1c <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 800cc12:	6839      	ldr	r1, [r7, #0]
 800cc14:	6878      	ldr	r0, [r7, #4]
 800cc16:	f000 f88a 	bl	800cd2e <USBD_CtlError>
      break;
 800cc1a:	bf00      	nop
  }
}
 800cc1c:	bf00      	nop
 800cc1e:	3708      	adds	r7, #8
 800cc20:	46bd      	mov	sp, r7
 800cc22:	bd80      	pop	{r7, pc}

0800cc24 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800cc24:	b580      	push	{r7, lr}
 800cc26:	b082      	sub	sp, #8
 800cc28:	af00      	add	r7, sp, #0
 800cc2a:	6078      	str	r0, [r7, #4]
 800cc2c:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800cc2e:	683b      	ldr	r3, [r7, #0]
 800cc30:	885b      	ldrh	r3, [r3, #2]
 800cc32:	2b01      	cmp	r3, #1
 800cc34:	d107      	bne.n	800cc46 <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 800cc36:	687b      	ldr	r3, [r7, #4]
 800cc38:	2201      	movs	r2, #1
 800cc3a:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800cc3e:	6878      	ldr	r0, [r7, #4]
 800cc40:	f000 f940 	bl	800cec4 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 800cc44:	e013      	b.n	800cc6e <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 800cc46:	683b      	ldr	r3, [r7, #0]
 800cc48:	885b      	ldrh	r3, [r3, #2]
 800cc4a:	2b02      	cmp	r3, #2
 800cc4c:	d10b      	bne.n	800cc66 <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 800cc4e:	683b      	ldr	r3, [r7, #0]
 800cc50:	889b      	ldrh	r3, [r3, #4]
 800cc52:	0a1b      	lsrs	r3, r3, #8
 800cc54:	b29b      	uxth	r3, r3
 800cc56:	b2da      	uxtb	r2, r3
 800cc58:	687b      	ldr	r3, [r7, #4]
 800cc5a:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 800cc5e:	6878      	ldr	r0, [r7, #4]
 800cc60:	f000 f930 	bl	800cec4 <USBD_CtlSendStatus>
}
 800cc64:	e003      	b.n	800cc6e <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 800cc66:	6839      	ldr	r1, [r7, #0]
 800cc68:	6878      	ldr	r0, [r7, #4]
 800cc6a:	f000 f860 	bl	800cd2e <USBD_CtlError>
}
 800cc6e:	bf00      	nop
 800cc70:	3708      	adds	r7, #8
 800cc72:	46bd      	mov	sp, r7
 800cc74:	bd80      	pop	{r7, pc}

0800cc76 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800cc76:	b580      	push	{r7, lr}
 800cc78:	b082      	sub	sp, #8
 800cc7a:	af00      	add	r7, sp, #0
 800cc7c:	6078      	str	r0, [r7, #4]
 800cc7e:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800cc80:	687b      	ldr	r3, [r7, #4]
 800cc82:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800cc86:	b2db      	uxtb	r3, r3
 800cc88:	3b01      	subs	r3, #1
 800cc8a:	2b02      	cmp	r3, #2
 800cc8c:	d80b      	bhi.n	800cca6 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800cc8e:	683b      	ldr	r3, [r7, #0]
 800cc90:	885b      	ldrh	r3, [r3, #2]
 800cc92:	2b01      	cmp	r3, #1
 800cc94:	d10c      	bne.n	800ccb0 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 800cc96:	687b      	ldr	r3, [r7, #4]
 800cc98:	2200      	movs	r2, #0
 800cc9a:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800cc9e:	6878      	ldr	r0, [r7, #4]
 800cca0:	f000 f910 	bl	800cec4 <USBD_CtlSendStatus>
      }
      break;
 800cca4:	e004      	b.n	800ccb0 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 800cca6:	6839      	ldr	r1, [r7, #0]
 800cca8:	6878      	ldr	r0, [r7, #4]
 800ccaa:	f000 f840 	bl	800cd2e <USBD_CtlError>
      break;
 800ccae:	e000      	b.n	800ccb2 <USBD_ClrFeature+0x3c>
      break;
 800ccb0:	bf00      	nop
  }
}
 800ccb2:	bf00      	nop
 800ccb4:	3708      	adds	r7, #8
 800ccb6:	46bd      	mov	sp, r7
 800ccb8:	bd80      	pop	{r7, pc}

0800ccba <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800ccba:	b580      	push	{r7, lr}
 800ccbc:	b084      	sub	sp, #16
 800ccbe:	af00      	add	r7, sp, #0
 800ccc0:	6078      	str	r0, [r7, #4]
 800ccc2:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800ccc4:	683b      	ldr	r3, [r7, #0]
 800ccc6:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800ccc8:	68fb      	ldr	r3, [r7, #12]
 800ccca:	781a      	ldrb	r2, [r3, #0]
 800cccc:	687b      	ldr	r3, [r7, #4]
 800ccce:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800ccd0:	68fb      	ldr	r3, [r7, #12]
 800ccd2:	3301      	adds	r3, #1
 800ccd4:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800ccd6:	68fb      	ldr	r3, [r7, #12]
 800ccd8:	781a      	ldrb	r2, [r3, #0]
 800ccda:	687b      	ldr	r3, [r7, #4]
 800ccdc:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800ccde:	68fb      	ldr	r3, [r7, #12]
 800cce0:	3301      	adds	r3, #1
 800cce2:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800cce4:	68f8      	ldr	r0, [r7, #12]
 800cce6:	f7ff fa16 	bl	800c116 <SWAPBYTE>
 800ccea:	4603      	mov	r3, r0
 800ccec:	461a      	mov	r2, r3
 800ccee:	687b      	ldr	r3, [r7, #4]
 800ccf0:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800ccf2:	68fb      	ldr	r3, [r7, #12]
 800ccf4:	3301      	adds	r3, #1
 800ccf6:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800ccf8:	68fb      	ldr	r3, [r7, #12]
 800ccfa:	3301      	adds	r3, #1
 800ccfc:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800ccfe:	68f8      	ldr	r0, [r7, #12]
 800cd00:	f7ff fa09 	bl	800c116 <SWAPBYTE>
 800cd04:	4603      	mov	r3, r0
 800cd06:	461a      	mov	r2, r3
 800cd08:	687b      	ldr	r3, [r7, #4]
 800cd0a:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800cd0c:	68fb      	ldr	r3, [r7, #12]
 800cd0e:	3301      	adds	r3, #1
 800cd10:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800cd12:	68fb      	ldr	r3, [r7, #12]
 800cd14:	3301      	adds	r3, #1
 800cd16:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800cd18:	68f8      	ldr	r0, [r7, #12]
 800cd1a:	f7ff f9fc 	bl	800c116 <SWAPBYTE>
 800cd1e:	4603      	mov	r3, r0
 800cd20:	461a      	mov	r2, r3
 800cd22:	687b      	ldr	r3, [r7, #4]
 800cd24:	80da      	strh	r2, [r3, #6]
}
 800cd26:	bf00      	nop
 800cd28:	3710      	adds	r7, #16
 800cd2a:	46bd      	mov	sp, r7
 800cd2c:	bd80      	pop	{r7, pc}

0800cd2e <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800cd2e:	b580      	push	{r7, lr}
 800cd30:	b082      	sub	sp, #8
 800cd32:	af00      	add	r7, sp, #0
 800cd34:	6078      	str	r0, [r7, #4]
 800cd36:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800cd38:	2180      	movs	r1, #128	@ 0x80
 800cd3a:	6878      	ldr	r0, [r7, #4]
 800cd3c:	f000 fd8e 	bl	800d85c <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800cd40:	2100      	movs	r1, #0
 800cd42:	6878      	ldr	r0, [r7, #4]
 800cd44:	f000 fd8a 	bl	800d85c <USBD_LL_StallEP>
}
 800cd48:	bf00      	nop
 800cd4a:	3708      	adds	r7, #8
 800cd4c:	46bd      	mov	sp, r7
 800cd4e:	bd80      	pop	{r7, pc}

0800cd50 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800cd50:	b580      	push	{r7, lr}
 800cd52:	b086      	sub	sp, #24
 800cd54:	af00      	add	r7, sp, #0
 800cd56:	60f8      	str	r0, [r7, #12]
 800cd58:	60b9      	str	r1, [r7, #8]
 800cd5a:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800cd5c:	2300      	movs	r3, #0
 800cd5e:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800cd60:	68fb      	ldr	r3, [r7, #12]
 800cd62:	2b00      	cmp	r3, #0
 800cd64:	d036      	beq.n	800cdd4 <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 800cd66:	68fb      	ldr	r3, [r7, #12]
 800cd68:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 800cd6a:	6938      	ldr	r0, [r7, #16]
 800cd6c:	f000 f836 	bl	800cddc <USBD_GetLen>
 800cd70:	4603      	mov	r3, r0
 800cd72:	3301      	adds	r3, #1
 800cd74:	b29b      	uxth	r3, r3
 800cd76:	005b      	lsls	r3, r3, #1
 800cd78:	b29a      	uxth	r2, r3
 800cd7a:	687b      	ldr	r3, [r7, #4]
 800cd7c:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800cd7e:	7dfb      	ldrb	r3, [r7, #23]
 800cd80:	68ba      	ldr	r2, [r7, #8]
 800cd82:	4413      	add	r3, r2
 800cd84:	687a      	ldr	r2, [r7, #4]
 800cd86:	7812      	ldrb	r2, [r2, #0]
 800cd88:	701a      	strb	r2, [r3, #0]
  idx++;
 800cd8a:	7dfb      	ldrb	r3, [r7, #23]
 800cd8c:	3301      	adds	r3, #1
 800cd8e:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800cd90:	7dfb      	ldrb	r3, [r7, #23]
 800cd92:	68ba      	ldr	r2, [r7, #8]
 800cd94:	4413      	add	r3, r2
 800cd96:	2203      	movs	r2, #3
 800cd98:	701a      	strb	r2, [r3, #0]
  idx++;
 800cd9a:	7dfb      	ldrb	r3, [r7, #23]
 800cd9c:	3301      	adds	r3, #1
 800cd9e:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800cda0:	e013      	b.n	800cdca <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 800cda2:	7dfb      	ldrb	r3, [r7, #23]
 800cda4:	68ba      	ldr	r2, [r7, #8]
 800cda6:	4413      	add	r3, r2
 800cda8:	693a      	ldr	r2, [r7, #16]
 800cdaa:	7812      	ldrb	r2, [r2, #0]
 800cdac:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800cdae:	693b      	ldr	r3, [r7, #16]
 800cdb0:	3301      	adds	r3, #1
 800cdb2:	613b      	str	r3, [r7, #16]
    idx++;
 800cdb4:	7dfb      	ldrb	r3, [r7, #23]
 800cdb6:	3301      	adds	r3, #1
 800cdb8:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800cdba:	7dfb      	ldrb	r3, [r7, #23]
 800cdbc:	68ba      	ldr	r2, [r7, #8]
 800cdbe:	4413      	add	r3, r2
 800cdc0:	2200      	movs	r2, #0
 800cdc2:	701a      	strb	r2, [r3, #0]
    idx++;
 800cdc4:	7dfb      	ldrb	r3, [r7, #23]
 800cdc6:	3301      	adds	r3, #1
 800cdc8:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800cdca:	693b      	ldr	r3, [r7, #16]
 800cdcc:	781b      	ldrb	r3, [r3, #0]
 800cdce:	2b00      	cmp	r3, #0
 800cdd0:	d1e7      	bne.n	800cda2 <USBD_GetString+0x52>
 800cdd2:	e000      	b.n	800cdd6 <USBD_GetString+0x86>
    return;
 800cdd4:	bf00      	nop
  }
}
 800cdd6:	3718      	adds	r7, #24
 800cdd8:	46bd      	mov	sp, r7
 800cdda:	bd80      	pop	{r7, pc}

0800cddc <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800cddc:	b480      	push	{r7}
 800cdde:	b085      	sub	sp, #20
 800cde0:	af00      	add	r7, sp, #0
 800cde2:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800cde4:	2300      	movs	r3, #0
 800cde6:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800cde8:	687b      	ldr	r3, [r7, #4]
 800cdea:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800cdec:	e005      	b.n	800cdfa <USBD_GetLen+0x1e>
  {
    len++;
 800cdee:	7bfb      	ldrb	r3, [r7, #15]
 800cdf0:	3301      	adds	r3, #1
 800cdf2:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800cdf4:	68bb      	ldr	r3, [r7, #8]
 800cdf6:	3301      	adds	r3, #1
 800cdf8:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800cdfa:	68bb      	ldr	r3, [r7, #8]
 800cdfc:	781b      	ldrb	r3, [r3, #0]
 800cdfe:	2b00      	cmp	r3, #0
 800ce00:	d1f5      	bne.n	800cdee <USBD_GetLen+0x12>
  }

  return len;
 800ce02:	7bfb      	ldrb	r3, [r7, #15]
}
 800ce04:	4618      	mov	r0, r3
 800ce06:	3714      	adds	r7, #20
 800ce08:	46bd      	mov	sp, r7
 800ce0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce0e:	4770      	bx	lr

0800ce10 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800ce10:	b580      	push	{r7, lr}
 800ce12:	b084      	sub	sp, #16
 800ce14:	af00      	add	r7, sp, #0
 800ce16:	60f8      	str	r0, [r7, #12]
 800ce18:	60b9      	str	r1, [r7, #8]
 800ce1a:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800ce1c:	68fb      	ldr	r3, [r7, #12]
 800ce1e:	2202      	movs	r2, #2
 800ce20:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 800ce24:	68fb      	ldr	r3, [r7, #12]
 800ce26:	687a      	ldr	r2, [r7, #4]
 800ce28:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800ce2a:	68fb      	ldr	r3, [r7, #12]
 800ce2c:	687a      	ldr	r2, [r7, #4]
 800ce2e:	61da      	str	r2, [r3, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800ce30:	687b      	ldr	r3, [r7, #4]
 800ce32:	68ba      	ldr	r2, [r7, #8]
 800ce34:	2100      	movs	r1, #0
 800ce36:	68f8      	ldr	r0, [r7, #12]
 800ce38:	f000 fdde 	bl	800d9f8 <USBD_LL_Transmit>

  return USBD_OK;
 800ce3c:	2300      	movs	r3, #0
}
 800ce3e:	4618      	mov	r0, r3
 800ce40:	3710      	adds	r7, #16
 800ce42:	46bd      	mov	sp, r7
 800ce44:	bd80      	pop	{r7, pc}

0800ce46 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800ce46:	b580      	push	{r7, lr}
 800ce48:	b084      	sub	sp, #16
 800ce4a:	af00      	add	r7, sp, #0
 800ce4c:	60f8      	str	r0, [r7, #12]
 800ce4e:	60b9      	str	r1, [r7, #8]
 800ce50:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800ce52:	687b      	ldr	r3, [r7, #4]
 800ce54:	68ba      	ldr	r2, [r7, #8]
 800ce56:	2100      	movs	r1, #0
 800ce58:	68f8      	ldr	r0, [r7, #12]
 800ce5a:	f000 fdcd 	bl	800d9f8 <USBD_LL_Transmit>

  return USBD_OK;
 800ce5e:	2300      	movs	r3, #0
}
 800ce60:	4618      	mov	r0, r3
 800ce62:	3710      	adds	r7, #16
 800ce64:	46bd      	mov	sp, r7
 800ce66:	bd80      	pop	{r7, pc}

0800ce68 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800ce68:	b580      	push	{r7, lr}
 800ce6a:	b084      	sub	sp, #16
 800ce6c:	af00      	add	r7, sp, #0
 800ce6e:	60f8      	str	r0, [r7, #12]
 800ce70:	60b9      	str	r1, [r7, #8]
 800ce72:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800ce74:	68fb      	ldr	r3, [r7, #12]
 800ce76:	2203      	movs	r2, #3
 800ce78:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 800ce7c:	68fb      	ldr	r3, [r7, #12]
 800ce7e:	687a      	ldr	r2, [r7, #4]
 800ce80:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 800ce84:	68fb      	ldr	r3, [r7, #12]
 800ce86:	687a      	ldr	r2, [r7, #4]
 800ce88:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800ce8c:	687b      	ldr	r3, [r7, #4]
 800ce8e:	68ba      	ldr	r2, [r7, #8]
 800ce90:	2100      	movs	r1, #0
 800ce92:	68f8      	ldr	r0, [r7, #12]
 800ce94:	f000 fde8 	bl	800da68 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800ce98:	2300      	movs	r3, #0
}
 800ce9a:	4618      	mov	r0, r3
 800ce9c:	3710      	adds	r7, #16
 800ce9e:	46bd      	mov	sp, r7
 800cea0:	bd80      	pop	{r7, pc}

0800cea2 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800cea2:	b580      	push	{r7, lr}
 800cea4:	b084      	sub	sp, #16
 800cea6:	af00      	add	r7, sp, #0
 800cea8:	60f8      	str	r0, [r7, #12]
 800ceaa:	60b9      	str	r1, [r7, #8]
 800ceac:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800ceae:	687b      	ldr	r3, [r7, #4]
 800ceb0:	68ba      	ldr	r2, [r7, #8]
 800ceb2:	2100      	movs	r1, #0
 800ceb4:	68f8      	ldr	r0, [r7, #12]
 800ceb6:	f000 fdd7 	bl	800da68 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800ceba:	2300      	movs	r3, #0
}
 800cebc:	4618      	mov	r0, r3
 800cebe:	3710      	adds	r7, #16
 800cec0:	46bd      	mov	sp, r7
 800cec2:	bd80      	pop	{r7, pc}

0800cec4 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800cec4:	b580      	push	{r7, lr}
 800cec6:	b082      	sub	sp, #8
 800cec8:	af00      	add	r7, sp, #0
 800ceca:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800cecc:	687b      	ldr	r3, [r7, #4]
 800cece:	2204      	movs	r2, #4
 800ced0:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800ced4:	2300      	movs	r3, #0
 800ced6:	2200      	movs	r2, #0
 800ced8:	2100      	movs	r1, #0
 800ceda:	6878      	ldr	r0, [r7, #4]
 800cedc:	f000 fd8c 	bl	800d9f8 <USBD_LL_Transmit>

  return USBD_OK;
 800cee0:	2300      	movs	r3, #0
}
 800cee2:	4618      	mov	r0, r3
 800cee4:	3708      	adds	r7, #8
 800cee6:	46bd      	mov	sp, r7
 800cee8:	bd80      	pop	{r7, pc}

0800ceea <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800ceea:	b580      	push	{r7, lr}
 800ceec:	b082      	sub	sp, #8
 800ceee:	af00      	add	r7, sp, #0
 800cef0:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800cef2:	687b      	ldr	r3, [r7, #4]
 800cef4:	2205      	movs	r2, #5
 800cef6:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800cefa:	2300      	movs	r3, #0
 800cefc:	2200      	movs	r2, #0
 800cefe:	2100      	movs	r1, #0
 800cf00:	6878      	ldr	r0, [r7, #4]
 800cf02:	f000 fdb1 	bl	800da68 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800cf06:	2300      	movs	r3, #0
}
 800cf08:	4618      	mov	r0, r3
 800cf0a:	3708      	adds	r7, #8
 800cf0c:	46bd      	mov	sp, r7
 800cf0e:	bd80      	pop	{r7, pc}

0800cf10 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800cf10:	b580      	push	{r7, lr}
 800cf12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800cf14:	2200      	movs	r2, #0
 800cf16:	4912      	ldr	r1, [pc, #72]	@ (800cf60 <MX_USB_DEVICE_Init+0x50>)
 800cf18:	4812      	ldr	r0, [pc, #72]	@ (800cf64 <MX_USB_DEVICE_Init+0x54>)
 800cf1a:	f7fe fcd9 	bl	800b8d0 <USBD_Init>
 800cf1e:	4603      	mov	r3, r0
 800cf20:	2b00      	cmp	r3, #0
 800cf22:	d001      	beq.n	800cf28 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800cf24:	f7f4 facf 	bl	80014c6 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800cf28:	490f      	ldr	r1, [pc, #60]	@ (800cf68 <MX_USB_DEVICE_Init+0x58>)
 800cf2a:	480e      	ldr	r0, [pc, #56]	@ (800cf64 <MX_USB_DEVICE_Init+0x54>)
 800cf2c:	f7fe fd00 	bl	800b930 <USBD_RegisterClass>
 800cf30:	4603      	mov	r3, r0
 800cf32:	2b00      	cmp	r3, #0
 800cf34:	d001      	beq.n	800cf3a <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800cf36:	f7f4 fac6 	bl	80014c6 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800cf3a:	490c      	ldr	r1, [pc, #48]	@ (800cf6c <MX_USB_DEVICE_Init+0x5c>)
 800cf3c:	4809      	ldr	r0, [pc, #36]	@ (800cf64 <MX_USB_DEVICE_Init+0x54>)
 800cf3e:	f7fe fbf7 	bl	800b730 <USBD_CDC_RegisterInterface>
 800cf42:	4603      	mov	r3, r0
 800cf44:	2b00      	cmp	r3, #0
 800cf46:	d001      	beq.n	800cf4c <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800cf48:	f7f4 fabd 	bl	80014c6 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800cf4c:	4805      	ldr	r0, [pc, #20]	@ (800cf64 <MX_USB_DEVICE_Init+0x54>)
 800cf4e:	f7fe fd25 	bl	800b99c <USBD_Start>
 800cf52:	4603      	mov	r3, r0
 800cf54:	2b00      	cmp	r3, #0
 800cf56:	d001      	beq.n	800cf5c <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800cf58:	f7f4 fab5 	bl	80014c6 <Error_Handler>
  }
  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800cf5c:	bf00      	nop
 800cf5e:	bd80      	pop	{r7, pc}
 800cf60:	200000ac 	.word	0x200000ac
 800cf64:	200039a4 	.word	0x200039a4
 800cf68:	20000018 	.word	0x20000018
 800cf6c:	20000098 	.word	0x20000098

0800cf70 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800cf70:	b580      	push	{r7, lr}
 800cf72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800cf74:	2200      	movs	r2, #0
 800cf76:	4905      	ldr	r1, [pc, #20]	@ (800cf8c <CDC_Init_FS+0x1c>)
 800cf78:	4805      	ldr	r0, [pc, #20]	@ (800cf90 <CDC_Init_FS+0x20>)
 800cf7a:	f7fe fbf3 	bl	800b764 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800cf7e:	4905      	ldr	r1, [pc, #20]	@ (800cf94 <CDC_Init_FS+0x24>)
 800cf80:	4803      	ldr	r0, [pc, #12]	@ (800cf90 <CDC_Init_FS+0x20>)
 800cf82:	f7fe fc11 	bl	800b7a8 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800cf86:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800cf88:	4618      	mov	r0, r3
 800cf8a:	bd80      	pop	{r7, pc}
 800cf8c:	20004480 	.word	0x20004480
 800cf90:	200039a4 	.word	0x200039a4
 800cf94:	20003c80 	.word	0x20003c80

0800cf98 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800cf98:	b480      	push	{r7}
 800cf9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800cf9c:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800cf9e:	4618      	mov	r0, r3
 800cfa0:	46bd      	mov	sp, r7
 800cfa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cfa6:	4770      	bx	lr

0800cfa8 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800cfa8:	b480      	push	{r7}
 800cfaa:	b083      	sub	sp, #12
 800cfac:	af00      	add	r7, sp, #0
 800cfae:	4603      	mov	r3, r0
 800cfb0:	6039      	str	r1, [r7, #0]
 800cfb2:	71fb      	strb	r3, [r7, #7]
 800cfb4:	4613      	mov	r3, r2
 800cfb6:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800cfb8:	79fb      	ldrb	r3, [r7, #7]
 800cfba:	2b23      	cmp	r3, #35	@ 0x23
 800cfbc:	d84a      	bhi.n	800d054 <CDC_Control_FS+0xac>
 800cfbe:	a201      	add	r2, pc, #4	@ (adr r2, 800cfc4 <CDC_Control_FS+0x1c>)
 800cfc0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cfc4:	0800d055 	.word	0x0800d055
 800cfc8:	0800d055 	.word	0x0800d055
 800cfcc:	0800d055 	.word	0x0800d055
 800cfd0:	0800d055 	.word	0x0800d055
 800cfd4:	0800d055 	.word	0x0800d055
 800cfd8:	0800d055 	.word	0x0800d055
 800cfdc:	0800d055 	.word	0x0800d055
 800cfe0:	0800d055 	.word	0x0800d055
 800cfe4:	0800d055 	.word	0x0800d055
 800cfe8:	0800d055 	.word	0x0800d055
 800cfec:	0800d055 	.word	0x0800d055
 800cff0:	0800d055 	.word	0x0800d055
 800cff4:	0800d055 	.word	0x0800d055
 800cff8:	0800d055 	.word	0x0800d055
 800cffc:	0800d055 	.word	0x0800d055
 800d000:	0800d055 	.word	0x0800d055
 800d004:	0800d055 	.word	0x0800d055
 800d008:	0800d055 	.word	0x0800d055
 800d00c:	0800d055 	.word	0x0800d055
 800d010:	0800d055 	.word	0x0800d055
 800d014:	0800d055 	.word	0x0800d055
 800d018:	0800d055 	.word	0x0800d055
 800d01c:	0800d055 	.word	0x0800d055
 800d020:	0800d055 	.word	0x0800d055
 800d024:	0800d055 	.word	0x0800d055
 800d028:	0800d055 	.word	0x0800d055
 800d02c:	0800d055 	.word	0x0800d055
 800d030:	0800d055 	.word	0x0800d055
 800d034:	0800d055 	.word	0x0800d055
 800d038:	0800d055 	.word	0x0800d055
 800d03c:	0800d055 	.word	0x0800d055
 800d040:	0800d055 	.word	0x0800d055
 800d044:	0800d055 	.word	0x0800d055
 800d048:	0800d055 	.word	0x0800d055
 800d04c:	0800d055 	.word	0x0800d055
 800d050:	0800d055 	.word	0x0800d055
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800d054:	bf00      	nop
  }

  return (USBD_OK);
 800d056:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800d058:	4618      	mov	r0, r3
 800d05a:	370c      	adds	r7, #12
 800d05c:	46bd      	mov	sp, r7
 800d05e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d062:	4770      	bx	lr

0800d064 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800d064:	b580      	push	{r7, lr}
 800d066:	b082      	sub	sp, #8
 800d068:	af00      	add	r7, sp, #0
 800d06a:	6078      	str	r0, [r7, #4]
 800d06c:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800d06e:	6879      	ldr	r1, [r7, #4]
 800d070:	4808      	ldr	r0, [pc, #32]	@ (800d094 <CDC_Receive_FS+0x30>)
 800d072:	f7fe fb99 	bl	800b7a8 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800d076:	4807      	ldr	r0, [pc, #28]	@ (800d094 <CDC_Receive_FS+0x30>)
 800d078:	f7fe fbf4 	bl	800b864 <USBD_CDC_ReceivePacket>

  //CDC_myReceive_FS(Buf, Len); // byvala funkce v main.c
  //USB_My_Receive(Buf, *Len);
  comms_cdc_rx_callback(Buf, *Len);
 800d07c:	683b      	ldr	r3, [r7, #0]
 800d07e:	681b      	ldr	r3, [r3, #0]
 800d080:	4619      	mov	r1, r3
 800d082:	6878      	ldr	r0, [r7, #4]
 800d084:	f7f3 fe7e 	bl	8000d84 <comms_cdc_rx_callback>

  return (USBD_OK);
 800d088:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800d08a:	4618      	mov	r0, r3
 800d08c:	3708      	adds	r7, #8
 800d08e:	46bd      	mov	sp, r7
 800d090:	bd80      	pop	{r7, pc}
 800d092:	bf00      	nop
 800d094:	200039a4 	.word	0x200039a4

0800d098 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 800d098:	b580      	push	{r7, lr}
 800d09a:	b084      	sub	sp, #16
 800d09c:	af00      	add	r7, sp, #0
 800d09e:	6078      	str	r0, [r7, #4]
 800d0a0:	460b      	mov	r3, r1
 800d0a2:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 800d0a4:	2300      	movs	r3, #0
 800d0a6:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 800d0a8:	4b0d      	ldr	r3, [pc, #52]	@ (800d0e0 <CDC_Transmit_FS+0x48>)
 800d0aa:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800d0ae:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 800d0b0:	68bb      	ldr	r3, [r7, #8]
 800d0b2:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800d0b6:	2b00      	cmp	r3, #0
 800d0b8:	d001      	beq.n	800d0be <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 800d0ba:	2301      	movs	r3, #1
 800d0bc:	e00b      	b.n	800d0d6 <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 800d0be:	887b      	ldrh	r3, [r7, #2]
 800d0c0:	461a      	mov	r2, r3
 800d0c2:	6879      	ldr	r1, [r7, #4]
 800d0c4:	4806      	ldr	r0, [pc, #24]	@ (800d0e0 <CDC_Transmit_FS+0x48>)
 800d0c6:	f7fe fb4d 	bl	800b764 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 800d0ca:	4805      	ldr	r0, [pc, #20]	@ (800d0e0 <CDC_Transmit_FS+0x48>)
 800d0cc:	f7fe fb8a 	bl	800b7e4 <USBD_CDC_TransmitPacket>
 800d0d0:	4603      	mov	r3, r0
 800d0d2:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 800d0d4:	7bfb      	ldrb	r3, [r7, #15]
}
 800d0d6:	4618      	mov	r0, r3
 800d0d8:	3710      	adds	r7, #16
 800d0da:	46bd      	mov	sp, r7
 800d0dc:	bd80      	pop	{r7, pc}
 800d0de:	bf00      	nop
 800d0e0:	200039a4 	.word	0x200039a4

0800d0e4 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 800d0e4:	b480      	push	{r7}
 800d0e6:	b087      	sub	sp, #28
 800d0e8:	af00      	add	r7, sp, #0
 800d0ea:	60f8      	str	r0, [r7, #12]
 800d0ec:	60b9      	str	r1, [r7, #8]
 800d0ee:	4613      	mov	r3, r2
 800d0f0:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 800d0f2:	2300      	movs	r3, #0
 800d0f4:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 800d0f6:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800d0fa:	4618      	mov	r0, r3
 800d0fc:	371c      	adds	r7, #28
 800d0fe:	46bd      	mov	sp, r7
 800d100:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d104:	4770      	bx	lr
	...

0800d108 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800d108:	b480      	push	{r7}
 800d10a:	b083      	sub	sp, #12
 800d10c:	af00      	add	r7, sp, #0
 800d10e:	4603      	mov	r3, r0
 800d110:	6039      	str	r1, [r7, #0]
 800d112:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800d114:	683b      	ldr	r3, [r7, #0]
 800d116:	2212      	movs	r2, #18
 800d118:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800d11a:	4b03      	ldr	r3, [pc, #12]	@ (800d128 <USBD_FS_DeviceDescriptor+0x20>)
}
 800d11c:	4618      	mov	r0, r3
 800d11e:	370c      	adds	r7, #12
 800d120:	46bd      	mov	sp, r7
 800d122:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d126:	4770      	bx	lr
 800d128:	200000cc 	.word	0x200000cc

0800d12c <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800d12c:	b480      	push	{r7}
 800d12e:	b083      	sub	sp, #12
 800d130:	af00      	add	r7, sp, #0
 800d132:	4603      	mov	r3, r0
 800d134:	6039      	str	r1, [r7, #0]
 800d136:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800d138:	683b      	ldr	r3, [r7, #0]
 800d13a:	2204      	movs	r2, #4
 800d13c:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800d13e:	4b03      	ldr	r3, [pc, #12]	@ (800d14c <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800d140:	4618      	mov	r0, r3
 800d142:	370c      	adds	r7, #12
 800d144:	46bd      	mov	sp, r7
 800d146:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d14a:	4770      	bx	lr
 800d14c:	200000ec 	.word	0x200000ec

0800d150 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800d150:	b580      	push	{r7, lr}
 800d152:	b082      	sub	sp, #8
 800d154:	af00      	add	r7, sp, #0
 800d156:	4603      	mov	r3, r0
 800d158:	6039      	str	r1, [r7, #0]
 800d15a:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800d15c:	79fb      	ldrb	r3, [r7, #7]
 800d15e:	2b00      	cmp	r3, #0
 800d160:	d105      	bne.n	800d16e <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800d162:	683a      	ldr	r2, [r7, #0]
 800d164:	4907      	ldr	r1, [pc, #28]	@ (800d184 <USBD_FS_ProductStrDescriptor+0x34>)
 800d166:	4808      	ldr	r0, [pc, #32]	@ (800d188 <USBD_FS_ProductStrDescriptor+0x38>)
 800d168:	f7ff fdf2 	bl	800cd50 <USBD_GetString>
 800d16c:	e004      	b.n	800d178 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800d16e:	683a      	ldr	r2, [r7, #0]
 800d170:	4904      	ldr	r1, [pc, #16]	@ (800d184 <USBD_FS_ProductStrDescriptor+0x34>)
 800d172:	4805      	ldr	r0, [pc, #20]	@ (800d188 <USBD_FS_ProductStrDescriptor+0x38>)
 800d174:	f7ff fdec 	bl	800cd50 <USBD_GetString>
  }
  return USBD_StrDesc;
 800d178:	4b02      	ldr	r3, [pc, #8]	@ (800d184 <USBD_FS_ProductStrDescriptor+0x34>)
}
 800d17a:	4618      	mov	r0, r3
 800d17c:	3708      	adds	r7, #8
 800d17e:	46bd      	mov	sp, r7
 800d180:	bd80      	pop	{r7, pc}
 800d182:	bf00      	nop
 800d184:	20004c80 	.word	0x20004c80
 800d188:	0800dc64 	.word	0x0800dc64

0800d18c <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800d18c:	b580      	push	{r7, lr}
 800d18e:	b082      	sub	sp, #8
 800d190:	af00      	add	r7, sp, #0
 800d192:	4603      	mov	r3, r0
 800d194:	6039      	str	r1, [r7, #0]
 800d196:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800d198:	683a      	ldr	r2, [r7, #0]
 800d19a:	4904      	ldr	r1, [pc, #16]	@ (800d1ac <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800d19c:	4804      	ldr	r0, [pc, #16]	@ (800d1b0 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800d19e:	f7ff fdd7 	bl	800cd50 <USBD_GetString>
  return USBD_StrDesc;
 800d1a2:	4b02      	ldr	r3, [pc, #8]	@ (800d1ac <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800d1a4:	4618      	mov	r0, r3
 800d1a6:	3708      	adds	r7, #8
 800d1a8:	46bd      	mov	sp, r7
 800d1aa:	bd80      	pop	{r7, pc}
 800d1ac:	20004c80 	.word	0x20004c80
 800d1b0:	0800dc7c 	.word	0x0800dc7c

0800d1b4 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800d1b4:	b580      	push	{r7, lr}
 800d1b6:	b082      	sub	sp, #8
 800d1b8:	af00      	add	r7, sp, #0
 800d1ba:	4603      	mov	r3, r0
 800d1bc:	6039      	str	r1, [r7, #0]
 800d1be:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800d1c0:	683b      	ldr	r3, [r7, #0]
 800d1c2:	221a      	movs	r2, #26
 800d1c4:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800d1c6:	f000 f855 	bl	800d274 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800d1ca:	4b02      	ldr	r3, [pc, #8]	@ (800d1d4 <USBD_FS_SerialStrDescriptor+0x20>)
}
 800d1cc:	4618      	mov	r0, r3
 800d1ce:	3708      	adds	r7, #8
 800d1d0:	46bd      	mov	sp, r7
 800d1d2:	bd80      	pop	{r7, pc}
 800d1d4:	200000f0 	.word	0x200000f0

0800d1d8 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800d1d8:	b580      	push	{r7, lr}
 800d1da:	b082      	sub	sp, #8
 800d1dc:	af00      	add	r7, sp, #0
 800d1de:	4603      	mov	r3, r0
 800d1e0:	6039      	str	r1, [r7, #0]
 800d1e2:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800d1e4:	79fb      	ldrb	r3, [r7, #7]
 800d1e6:	2b00      	cmp	r3, #0
 800d1e8:	d105      	bne.n	800d1f6 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800d1ea:	683a      	ldr	r2, [r7, #0]
 800d1ec:	4907      	ldr	r1, [pc, #28]	@ (800d20c <USBD_FS_ConfigStrDescriptor+0x34>)
 800d1ee:	4808      	ldr	r0, [pc, #32]	@ (800d210 <USBD_FS_ConfigStrDescriptor+0x38>)
 800d1f0:	f7ff fdae 	bl	800cd50 <USBD_GetString>
 800d1f4:	e004      	b.n	800d200 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800d1f6:	683a      	ldr	r2, [r7, #0]
 800d1f8:	4904      	ldr	r1, [pc, #16]	@ (800d20c <USBD_FS_ConfigStrDescriptor+0x34>)
 800d1fa:	4805      	ldr	r0, [pc, #20]	@ (800d210 <USBD_FS_ConfigStrDescriptor+0x38>)
 800d1fc:	f7ff fda8 	bl	800cd50 <USBD_GetString>
  }
  return USBD_StrDesc;
 800d200:	4b02      	ldr	r3, [pc, #8]	@ (800d20c <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800d202:	4618      	mov	r0, r3
 800d204:	3708      	adds	r7, #8
 800d206:	46bd      	mov	sp, r7
 800d208:	bd80      	pop	{r7, pc}
 800d20a:	bf00      	nop
 800d20c:	20004c80 	.word	0x20004c80
 800d210:	0800dc90 	.word	0x0800dc90

0800d214 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800d214:	b580      	push	{r7, lr}
 800d216:	b082      	sub	sp, #8
 800d218:	af00      	add	r7, sp, #0
 800d21a:	4603      	mov	r3, r0
 800d21c:	6039      	str	r1, [r7, #0]
 800d21e:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800d220:	79fb      	ldrb	r3, [r7, #7]
 800d222:	2b00      	cmp	r3, #0
 800d224:	d105      	bne.n	800d232 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800d226:	683a      	ldr	r2, [r7, #0]
 800d228:	4907      	ldr	r1, [pc, #28]	@ (800d248 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800d22a:	4808      	ldr	r0, [pc, #32]	@ (800d24c <USBD_FS_InterfaceStrDescriptor+0x38>)
 800d22c:	f7ff fd90 	bl	800cd50 <USBD_GetString>
 800d230:	e004      	b.n	800d23c <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800d232:	683a      	ldr	r2, [r7, #0]
 800d234:	4904      	ldr	r1, [pc, #16]	@ (800d248 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800d236:	4805      	ldr	r0, [pc, #20]	@ (800d24c <USBD_FS_InterfaceStrDescriptor+0x38>)
 800d238:	f7ff fd8a 	bl	800cd50 <USBD_GetString>
  }
  return USBD_StrDesc;
 800d23c:	4b02      	ldr	r3, [pc, #8]	@ (800d248 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800d23e:	4618      	mov	r0, r3
 800d240:	3708      	adds	r7, #8
 800d242:	46bd      	mov	sp, r7
 800d244:	bd80      	pop	{r7, pc}
 800d246:	bf00      	nop
 800d248:	20004c80 	.word	0x20004c80
 800d24c:	0800dc9c 	.word	0x0800dc9c

0800d250 <USBD_FS_USR_BOSDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_USR_BOSDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800d250:	b480      	push	{r7}
 800d252:	b083      	sub	sp, #12
 800d254:	af00      	add	r7, sp, #0
 800d256:	4603      	mov	r3, r0
 800d258:	6039      	str	r1, [r7, #0]
 800d25a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_BOSDesc);
 800d25c:	683b      	ldr	r3, [r7, #0]
 800d25e:	220c      	movs	r2, #12
 800d260:	801a      	strh	r2, [r3, #0]
  return (uint8_t*)USBD_FS_BOSDesc;
 800d262:	4b03      	ldr	r3, [pc, #12]	@ (800d270 <USBD_FS_USR_BOSDescriptor+0x20>)
}
 800d264:	4618      	mov	r0, r3
 800d266:	370c      	adds	r7, #12
 800d268:	46bd      	mov	sp, r7
 800d26a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d26e:	4770      	bx	lr
 800d270:	200000e0 	.word	0x200000e0

0800d274 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800d274:	b580      	push	{r7, lr}
 800d276:	b084      	sub	sp, #16
 800d278:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800d27a:	4b0f      	ldr	r3, [pc, #60]	@ (800d2b8 <Get_SerialNum+0x44>)
 800d27c:	681b      	ldr	r3, [r3, #0]
 800d27e:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800d280:	4b0e      	ldr	r3, [pc, #56]	@ (800d2bc <Get_SerialNum+0x48>)
 800d282:	681b      	ldr	r3, [r3, #0]
 800d284:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800d286:	4b0e      	ldr	r3, [pc, #56]	@ (800d2c0 <Get_SerialNum+0x4c>)
 800d288:	681b      	ldr	r3, [r3, #0]
 800d28a:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800d28c:	68fa      	ldr	r2, [r7, #12]
 800d28e:	687b      	ldr	r3, [r7, #4]
 800d290:	4413      	add	r3, r2
 800d292:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800d294:	68fb      	ldr	r3, [r7, #12]
 800d296:	2b00      	cmp	r3, #0
 800d298:	d009      	beq.n	800d2ae <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800d29a:	2208      	movs	r2, #8
 800d29c:	4909      	ldr	r1, [pc, #36]	@ (800d2c4 <Get_SerialNum+0x50>)
 800d29e:	68f8      	ldr	r0, [r7, #12]
 800d2a0:	f000 f814 	bl	800d2cc <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800d2a4:	2204      	movs	r2, #4
 800d2a6:	4908      	ldr	r1, [pc, #32]	@ (800d2c8 <Get_SerialNum+0x54>)
 800d2a8:	68b8      	ldr	r0, [r7, #8]
 800d2aa:	f000 f80f 	bl	800d2cc <IntToUnicode>
  }
}
 800d2ae:	bf00      	nop
 800d2b0:	3710      	adds	r7, #16
 800d2b2:	46bd      	mov	sp, r7
 800d2b4:	bd80      	pop	{r7, pc}
 800d2b6:	bf00      	nop
 800d2b8:	1fff7590 	.word	0x1fff7590
 800d2bc:	1fff7594 	.word	0x1fff7594
 800d2c0:	1fff7598 	.word	0x1fff7598
 800d2c4:	200000f2 	.word	0x200000f2
 800d2c8:	20000102 	.word	0x20000102

0800d2cc <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800d2cc:	b480      	push	{r7}
 800d2ce:	b087      	sub	sp, #28
 800d2d0:	af00      	add	r7, sp, #0
 800d2d2:	60f8      	str	r0, [r7, #12]
 800d2d4:	60b9      	str	r1, [r7, #8]
 800d2d6:	4613      	mov	r3, r2
 800d2d8:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800d2da:	2300      	movs	r3, #0
 800d2dc:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800d2de:	2300      	movs	r3, #0
 800d2e0:	75fb      	strb	r3, [r7, #23]
 800d2e2:	e027      	b.n	800d334 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800d2e4:	68fb      	ldr	r3, [r7, #12]
 800d2e6:	0f1b      	lsrs	r3, r3, #28
 800d2e8:	2b09      	cmp	r3, #9
 800d2ea:	d80b      	bhi.n	800d304 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800d2ec:	68fb      	ldr	r3, [r7, #12]
 800d2ee:	0f1b      	lsrs	r3, r3, #28
 800d2f0:	b2da      	uxtb	r2, r3
 800d2f2:	7dfb      	ldrb	r3, [r7, #23]
 800d2f4:	005b      	lsls	r3, r3, #1
 800d2f6:	4619      	mov	r1, r3
 800d2f8:	68bb      	ldr	r3, [r7, #8]
 800d2fa:	440b      	add	r3, r1
 800d2fc:	3230      	adds	r2, #48	@ 0x30
 800d2fe:	b2d2      	uxtb	r2, r2
 800d300:	701a      	strb	r2, [r3, #0]
 800d302:	e00a      	b.n	800d31a <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800d304:	68fb      	ldr	r3, [r7, #12]
 800d306:	0f1b      	lsrs	r3, r3, #28
 800d308:	b2da      	uxtb	r2, r3
 800d30a:	7dfb      	ldrb	r3, [r7, #23]
 800d30c:	005b      	lsls	r3, r3, #1
 800d30e:	4619      	mov	r1, r3
 800d310:	68bb      	ldr	r3, [r7, #8]
 800d312:	440b      	add	r3, r1
 800d314:	3237      	adds	r2, #55	@ 0x37
 800d316:	b2d2      	uxtb	r2, r2
 800d318:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800d31a:	68fb      	ldr	r3, [r7, #12]
 800d31c:	011b      	lsls	r3, r3, #4
 800d31e:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800d320:	7dfb      	ldrb	r3, [r7, #23]
 800d322:	005b      	lsls	r3, r3, #1
 800d324:	3301      	adds	r3, #1
 800d326:	68ba      	ldr	r2, [r7, #8]
 800d328:	4413      	add	r3, r2
 800d32a:	2200      	movs	r2, #0
 800d32c:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800d32e:	7dfb      	ldrb	r3, [r7, #23]
 800d330:	3301      	adds	r3, #1
 800d332:	75fb      	strb	r3, [r7, #23]
 800d334:	7dfa      	ldrb	r2, [r7, #23]
 800d336:	79fb      	ldrb	r3, [r7, #7]
 800d338:	429a      	cmp	r2, r3
 800d33a:	d3d3      	bcc.n	800d2e4 <IntToUnicode+0x18>
  }
}
 800d33c:	bf00      	nop
 800d33e:	bf00      	nop
 800d340:	371c      	adds	r7, #28
 800d342:	46bd      	mov	sp, r7
 800d344:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d348:	4770      	bx	lr
	...

0800d34c <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800d34c:	b580      	push	{r7, lr}
 800d34e:	b0b0      	sub	sp, #192	@ 0xc0
 800d350:	af00      	add	r7, sp, #0
 800d352:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800d354:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 800d358:	2200      	movs	r2, #0
 800d35a:	601a      	str	r2, [r3, #0]
 800d35c:	605a      	str	r2, [r3, #4]
 800d35e:	609a      	str	r2, [r3, #8]
 800d360:	60da      	str	r2, [r3, #12]
 800d362:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800d364:	f107 0318 	add.w	r3, r7, #24
 800d368:	2294      	movs	r2, #148	@ 0x94
 800d36a:	2100      	movs	r1, #0
 800d36c:	4618      	mov	r0, r3
 800d36e:	f000 fc33 	bl	800dbd8 <memset>
  if(pcdHandle->Instance==USB_OTG_FS)
 800d372:	687b      	ldr	r3, [r7, #4]
 800d374:	681b      	ldr	r3, [r3, #0]
 800d376:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800d37a:	d174      	bne.n	800d466 <HAL_PCD_MspInit+0x11a>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 800d37c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800d380:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 800d382:	2300      	movs	r3, #0
 800d384:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800d388:	f107 0318 	add.w	r3, r7, #24
 800d38c:	4618      	mov	r0, r3
 800d38e:	f7f9 f829 	bl	80063e4 <HAL_RCCEx_PeriphCLKConfig>
 800d392:	4603      	mov	r3, r0
 800d394:	2b00      	cmp	r3, #0
 800d396:	d001      	beq.n	800d39c <HAL_PCD_MspInit+0x50>
    {
      Error_Handler();
 800d398:	f7f4 f895 	bl	80014c6 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800d39c:	4b34      	ldr	r3, [pc, #208]	@ (800d470 <HAL_PCD_MspInit+0x124>)
 800d39e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800d3a0:	4a33      	ldr	r2, [pc, #204]	@ (800d470 <HAL_PCD_MspInit+0x124>)
 800d3a2:	f043 0301 	orr.w	r3, r3, #1
 800d3a6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800d3a8:	4b31      	ldr	r3, [pc, #196]	@ (800d470 <HAL_PCD_MspInit+0x124>)
 800d3aa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800d3ac:	f003 0301 	and.w	r3, r3, #1
 800d3b0:	617b      	str	r3, [r7, #20]
 800d3b2:	697b      	ldr	r3, [r7, #20]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 800d3b4:	f44f 53e8 	mov.w	r3, #7424	@ 0x1d00
 800d3b8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800d3bc:	2302      	movs	r3, #2
 800d3be:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800d3c2:	2300      	movs	r3, #0
 800d3c4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800d3c8:	2303      	movs	r3, #3
 800d3ca:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800d3ce:	230a      	movs	r3, #10
 800d3d0:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800d3d4:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 800d3d8:	4619      	mov	r1, r3
 800d3da:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800d3de:	f7f6 fcc1 	bl	8003d64 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 800d3e2:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800d3e6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800d3ea:	2300      	movs	r3, #0
 800d3ec:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800d3f0:	2300      	movs	r3, #0
 800d3f2:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 800d3f6:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 800d3fa:	4619      	mov	r1, r3
 800d3fc:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800d400:	f7f6 fcb0 	bl	8003d64 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800d404:	4b1a      	ldr	r3, [pc, #104]	@ (800d470 <HAL_PCD_MspInit+0x124>)
 800d406:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800d408:	4a19      	ldr	r2, [pc, #100]	@ (800d470 <HAL_PCD_MspInit+0x124>)
 800d40a:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800d40e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800d410:	4b17      	ldr	r3, [pc, #92]	@ (800d470 <HAL_PCD_MspInit+0x124>)
 800d412:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800d414:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800d418:	613b      	str	r3, [r7, #16]
 800d41a:	693b      	ldr	r3, [r7, #16]

    /* Enable VDDUSB */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800d41c:	4b14      	ldr	r3, [pc, #80]	@ (800d470 <HAL_PCD_MspInit+0x124>)
 800d41e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d420:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800d424:	2b00      	cmp	r3, #0
 800d426:	d114      	bne.n	800d452 <HAL_PCD_MspInit+0x106>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800d428:	4b11      	ldr	r3, [pc, #68]	@ (800d470 <HAL_PCD_MspInit+0x124>)
 800d42a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d42c:	4a10      	ldr	r2, [pc, #64]	@ (800d470 <HAL_PCD_MspInit+0x124>)
 800d42e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800d432:	6593      	str	r3, [r2, #88]	@ 0x58
 800d434:	4b0e      	ldr	r3, [pc, #56]	@ (800d470 <HAL_PCD_MspInit+0x124>)
 800d436:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d438:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800d43c:	60fb      	str	r3, [r7, #12]
 800d43e:	68fb      	ldr	r3, [r7, #12]
      HAL_PWREx_EnableVddUSB();
 800d440:	f7f8 f8d8 	bl	80055f4 <HAL_PWREx_EnableVddUSB>
      __HAL_RCC_PWR_CLK_DISABLE();
 800d444:	4b0a      	ldr	r3, [pc, #40]	@ (800d470 <HAL_PCD_MspInit+0x124>)
 800d446:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d448:	4a09      	ldr	r2, [pc, #36]	@ (800d470 <HAL_PCD_MspInit+0x124>)
 800d44a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800d44e:	6593      	str	r3, [r2, #88]	@ 0x58
 800d450:	e001      	b.n	800d456 <HAL_PCD_MspInit+0x10a>
    }
    else
    {
      HAL_PWREx_EnableVddUSB();
 800d452:	f7f8 f8cf 	bl	80055f4 <HAL_PWREx_EnableVddUSB>
    }

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800d456:	2200      	movs	r2, #0
 800d458:	2100      	movs	r1, #0
 800d45a:	2043      	movs	r0, #67	@ 0x43
 800d45c:	f7f6 f8d5 	bl	800360a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800d460:	2043      	movs	r0, #67	@ 0x43
 800d462:	f7f6 f8ee 	bl	8003642 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800d466:	bf00      	nop
 800d468:	37c0      	adds	r7, #192	@ 0xc0
 800d46a:	46bd      	mov	sp, r7
 800d46c:	bd80      	pop	{r7, pc}
 800d46e:	bf00      	nop
 800d470:	40021000 	.word	0x40021000

0800d474 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d474:	b580      	push	{r7, lr}
 800d476:	b082      	sub	sp, #8
 800d478:	af00      	add	r7, sp, #0
 800d47a:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800d47c:	687b      	ldr	r3, [r7, #4]
 800d47e:	f8d3 2508 	ldr.w	r2, [r3, #1288]	@ 0x508
 800d482:	687b      	ldr	r3, [r7, #4]
 800d484:	f203 43c4 	addw	r3, r3, #1220	@ 0x4c4
 800d488:	4619      	mov	r1, r3
 800d48a:	4610      	mov	r0, r2
 800d48c:	f7fe fad3 	bl	800ba36 <USBD_LL_SetupStage>
}
 800d490:	bf00      	nop
 800d492:	3708      	adds	r7, #8
 800d494:	46bd      	mov	sp, r7
 800d496:	bd80      	pop	{r7, pc}

0800d498 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d498:	b580      	push	{r7, lr}
 800d49a:	b082      	sub	sp, #8
 800d49c:	af00      	add	r7, sp, #0
 800d49e:	6078      	str	r0, [r7, #4]
 800d4a0:	460b      	mov	r3, r1
 800d4a2:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800d4a4:	687b      	ldr	r3, [r7, #4]
 800d4a6:	f8d3 0508 	ldr.w	r0, [r3, #1288]	@ 0x508
 800d4aa:	78fa      	ldrb	r2, [r7, #3]
 800d4ac:	6879      	ldr	r1, [r7, #4]
 800d4ae:	4613      	mov	r3, r2
 800d4b0:	00db      	lsls	r3, r3, #3
 800d4b2:	4413      	add	r3, r2
 800d4b4:	009b      	lsls	r3, r3, #2
 800d4b6:	440b      	add	r3, r1
 800d4b8:	f503 7322 	add.w	r3, r3, #648	@ 0x288
 800d4bc:	681a      	ldr	r2, [r3, #0]
 800d4be:	78fb      	ldrb	r3, [r7, #3]
 800d4c0:	4619      	mov	r1, r3
 800d4c2:	f7fe fb0d 	bl	800bae0 <USBD_LL_DataOutStage>
}
 800d4c6:	bf00      	nop
 800d4c8:	3708      	adds	r7, #8
 800d4ca:	46bd      	mov	sp, r7
 800d4cc:	bd80      	pop	{r7, pc}

0800d4ce <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d4ce:	b580      	push	{r7, lr}
 800d4d0:	b082      	sub	sp, #8
 800d4d2:	af00      	add	r7, sp, #0
 800d4d4:	6078      	str	r0, [r7, #4]
 800d4d6:	460b      	mov	r3, r1
 800d4d8:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800d4da:	687b      	ldr	r3, [r7, #4]
 800d4dc:	f8d3 0508 	ldr.w	r0, [r3, #1288]	@ 0x508
 800d4e0:	78fa      	ldrb	r2, [r7, #3]
 800d4e2:	6879      	ldr	r1, [r7, #4]
 800d4e4:	4613      	mov	r3, r2
 800d4e6:	00db      	lsls	r3, r3, #3
 800d4e8:	4413      	add	r3, r2
 800d4ea:	009b      	lsls	r3, r3, #2
 800d4ec:	440b      	add	r3, r1
 800d4ee:	3348      	adds	r3, #72	@ 0x48
 800d4f0:	681a      	ldr	r2, [r3, #0]
 800d4f2:	78fb      	ldrb	r3, [r7, #3]
 800d4f4:	4619      	mov	r1, r3
 800d4f6:	f7fe fba6 	bl	800bc46 <USBD_LL_DataInStage>
}
 800d4fa:	bf00      	nop
 800d4fc:	3708      	adds	r7, #8
 800d4fe:	46bd      	mov	sp, r7
 800d500:	bd80      	pop	{r7, pc}

0800d502 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d502:	b580      	push	{r7, lr}
 800d504:	b082      	sub	sp, #8
 800d506:	af00      	add	r7, sp, #0
 800d508:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800d50a:	687b      	ldr	r3, [r7, #4]
 800d50c:	f8d3 3508 	ldr.w	r3, [r3, #1288]	@ 0x508
 800d510:	4618      	mov	r0, r3
 800d512:	f7fe fce0 	bl	800bed6 <USBD_LL_SOF>
}
 800d516:	bf00      	nop
 800d518:	3708      	adds	r7, #8
 800d51a:	46bd      	mov	sp, r7
 800d51c:	bd80      	pop	{r7, pc}

0800d51e <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d51e:	b580      	push	{r7, lr}
 800d520:	b084      	sub	sp, #16
 800d522:	af00      	add	r7, sp, #0
 800d524:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800d526:	2301      	movs	r3, #1
 800d528:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 800d52a:	687b      	ldr	r3, [r7, #4]
 800d52c:	691b      	ldr	r3, [r3, #16]
 800d52e:	2b02      	cmp	r3, #2
 800d530:	d001      	beq.n	800d536 <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 800d532:	f7f3 ffc8 	bl	80014c6 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800d536:	687b      	ldr	r3, [r7, #4]
 800d538:	f8d3 3508 	ldr.w	r3, [r3, #1288]	@ 0x508
 800d53c:	7bfa      	ldrb	r2, [r7, #15]
 800d53e:	4611      	mov	r1, r2
 800d540:	4618      	mov	r0, r3
 800d542:	f7fe fc84 	bl	800be4e <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800d546:	687b      	ldr	r3, [r7, #4]
 800d548:	f8d3 3508 	ldr.w	r3, [r3, #1288]	@ 0x508
 800d54c:	4618      	mov	r0, r3
 800d54e:	f7fe fc2c 	bl	800bdaa <USBD_LL_Reset>
}
 800d552:	bf00      	nop
 800d554:	3710      	adds	r7, #16
 800d556:	46bd      	mov	sp, r7
 800d558:	bd80      	pop	{r7, pc}
	...

0800d55c <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d55c:	b580      	push	{r7, lr}
 800d55e:	b082      	sub	sp, #8
 800d560:	af00      	add	r7, sp, #0
 800d562:	6078      	str	r0, [r7, #4]
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800d564:	687b      	ldr	r3, [r7, #4]
 800d566:	681b      	ldr	r3, [r3, #0]
 800d568:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800d56c:	681b      	ldr	r3, [r3, #0]
 800d56e:	687a      	ldr	r2, [r7, #4]
 800d570:	6812      	ldr	r2, [r2, #0]
 800d572:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800d576:	f043 0301 	orr.w	r3, r3, #1
 800d57a:	6013      	str	r3, [r2, #0]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800d57c:	687b      	ldr	r3, [r7, #4]
 800d57e:	f8d3 3508 	ldr.w	r3, [r3, #1288]	@ 0x508
 800d582:	4618      	mov	r0, r3
 800d584:	f7fe fc73 	bl	800be6e <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800d588:	687b      	ldr	r3, [r7, #4]
 800d58a:	6a1b      	ldr	r3, [r3, #32]
 800d58c:	2b00      	cmp	r3, #0
 800d58e:	d005      	beq.n	800d59c <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800d590:	4b04      	ldr	r3, [pc, #16]	@ (800d5a4 <HAL_PCD_SuspendCallback+0x48>)
 800d592:	691b      	ldr	r3, [r3, #16]
 800d594:	4a03      	ldr	r2, [pc, #12]	@ (800d5a4 <HAL_PCD_SuspendCallback+0x48>)
 800d596:	f043 0306 	orr.w	r3, r3, #6
 800d59a:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800d59c:	bf00      	nop
 800d59e:	3708      	adds	r7, #8
 800d5a0:	46bd      	mov	sp, r7
 800d5a2:	bd80      	pop	{r7, pc}
 800d5a4:	e000ed00 	.word	0xe000ed00

0800d5a8 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d5a8:	b580      	push	{r7, lr}
 800d5aa:	b082      	sub	sp, #8
 800d5ac:	af00      	add	r7, sp, #0
 800d5ae:	6078      	str	r0, [r7, #4]
  __HAL_PCD_UNGATE_PHYCLOCK(hpcd);
 800d5b0:	687b      	ldr	r3, [r7, #4]
 800d5b2:	681b      	ldr	r3, [r3, #0]
 800d5b4:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800d5b8:	681b      	ldr	r3, [r3, #0]
 800d5ba:	687a      	ldr	r2, [r7, #4]
 800d5bc:	6812      	ldr	r2, [r2, #0]
 800d5be:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800d5c2:	f023 0301 	bic.w	r3, r3, #1
 800d5c6:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN 3 */
  if (hpcd->Init.low_power_enable)
 800d5c8:	687b      	ldr	r3, [r7, #4]
 800d5ca:	6a1b      	ldr	r3, [r3, #32]
 800d5cc:	2b00      	cmp	r3, #0
 800d5ce:	d007      	beq.n	800d5e0 <HAL_PCD_ResumeCallback+0x38>
  {
    /* Reset SLEEPDEEP bit of Cortex System Control Register. */
    SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800d5d0:	4b08      	ldr	r3, [pc, #32]	@ (800d5f4 <HAL_PCD_ResumeCallback+0x4c>)
 800d5d2:	691b      	ldr	r3, [r3, #16]
 800d5d4:	4a07      	ldr	r2, [pc, #28]	@ (800d5f4 <HAL_PCD_ResumeCallback+0x4c>)
 800d5d6:	f023 0306 	bic.w	r3, r3, #6
 800d5da:	6113      	str	r3, [r2, #16]
    SystemClockConfig_Resume();
 800d5dc:	f000 faf6 	bl	800dbcc <SystemClockConfig_Resume>
  }
  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800d5e0:	687b      	ldr	r3, [r7, #4]
 800d5e2:	f8d3 3508 	ldr.w	r3, [r3, #1288]	@ 0x508
 800d5e6:	4618      	mov	r0, r3
 800d5e8:	f7fe fc5d 	bl	800bea6 <USBD_LL_Resume>
}
 800d5ec:	bf00      	nop
 800d5ee:	3708      	adds	r7, #8
 800d5f0:	46bd      	mov	sp, r7
 800d5f2:	bd80      	pop	{r7, pc}
 800d5f4:	e000ed00 	.word	0xe000ed00

0800d5f8 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d5f8:	b580      	push	{r7, lr}
 800d5fa:	b082      	sub	sp, #8
 800d5fc:	af00      	add	r7, sp, #0
 800d5fe:	6078      	str	r0, [r7, #4]
 800d600:	460b      	mov	r3, r1
 800d602:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800d604:	687b      	ldr	r3, [r7, #4]
 800d606:	f8d3 3508 	ldr.w	r3, [r3, #1288]	@ 0x508
 800d60a:	78fa      	ldrb	r2, [r7, #3]
 800d60c:	4611      	mov	r1, r2
 800d60e:	4618      	mov	r0, r3
 800d610:	f7fe fcb3 	bl	800bf7a <USBD_LL_IsoOUTIncomplete>
}
 800d614:	bf00      	nop
 800d616:	3708      	adds	r7, #8
 800d618:	46bd      	mov	sp, r7
 800d61a:	bd80      	pop	{r7, pc}

0800d61c <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d61c:	b580      	push	{r7, lr}
 800d61e:	b082      	sub	sp, #8
 800d620:	af00      	add	r7, sp, #0
 800d622:	6078      	str	r0, [r7, #4]
 800d624:	460b      	mov	r3, r1
 800d626:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800d628:	687b      	ldr	r3, [r7, #4]
 800d62a:	f8d3 3508 	ldr.w	r3, [r3, #1288]	@ 0x508
 800d62e:	78fa      	ldrb	r2, [r7, #3]
 800d630:	4611      	mov	r1, r2
 800d632:	4618      	mov	r0, r3
 800d634:	f7fe fc6f 	bl	800bf16 <USBD_LL_IsoINIncomplete>
}
 800d638:	bf00      	nop
 800d63a:	3708      	adds	r7, #8
 800d63c:	46bd      	mov	sp, r7
 800d63e:	bd80      	pop	{r7, pc}

0800d640 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d640:	b580      	push	{r7, lr}
 800d642:	b082      	sub	sp, #8
 800d644:	af00      	add	r7, sp, #0
 800d646:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800d648:	687b      	ldr	r3, [r7, #4]
 800d64a:	f8d3 3508 	ldr.w	r3, [r3, #1288]	@ 0x508
 800d64e:	4618      	mov	r0, r3
 800d650:	f7fe fcc5 	bl	800bfde <USBD_LL_DevConnected>
}
 800d654:	bf00      	nop
 800d656:	3708      	adds	r7, #8
 800d658:	46bd      	mov	sp, r7
 800d65a:	bd80      	pop	{r7, pc}

0800d65c <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d65c:	b580      	push	{r7, lr}
 800d65e:	b082      	sub	sp, #8
 800d660:	af00      	add	r7, sp, #0
 800d662:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 800d664:	687b      	ldr	r3, [r7, #4]
 800d666:	f8d3 3508 	ldr.w	r3, [r3, #1288]	@ 0x508
 800d66a:	4618      	mov	r0, r3
 800d66c:	f7fe fcc2 	bl	800bff4 <USBD_LL_DevDisconnected>
}
 800d670:	bf00      	nop
 800d672:	3708      	adds	r7, #8
 800d674:	46bd      	mov	sp, r7
 800d676:	bd80      	pop	{r7, pc}

0800d678 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800d678:	b580      	push	{r7, lr}
 800d67a:	b082      	sub	sp, #8
 800d67c:	af00      	add	r7, sp, #0
 800d67e:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 800d680:	687b      	ldr	r3, [r7, #4]
 800d682:	781b      	ldrb	r3, [r3, #0]
 800d684:	2b00      	cmp	r3, #0
 800d686:	d13c      	bne.n	800d702 <USBD_LL_Init+0x8a>
  /* Enable USB power on Pwrctrl CR2 register. */
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 800d688:	4a20      	ldr	r2, [pc, #128]	@ (800d70c <USBD_LL_Init+0x94>)
 800d68a:	687b      	ldr	r3, [r7, #4]
 800d68c:	f8c2 3508 	str.w	r3, [r2, #1288]	@ 0x508
  pdev->pData = &hpcd_USB_OTG_FS;
 800d690:	687b      	ldr	r3, [r7, #4]
 800d692:	4a1e      	ldr	r2, [pc, #120]	@ (800d70c <USBD_LL_Init+0x94>)
 800d694:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800d698:	4b1c      	ldr	r3, [pc, #112]	@ (800d70c <USBD_LL_Init+0x94>)
 800d69a:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 800d69e:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 800d6a0:	4b1a      	ldr	r3, [pc, #104]	@ (800d70c <USBD_LL_Init+0x94>)
 800d6a2:	2206      	movs	r2, #6
 800d6a4:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800d6a6:	4b19      	ldr	r3, [pc, #100]	@ (800d70c <USBD_LL_Init+0x94>)
 800d6a8:	2202      	movs	r2, #2
 800d6aa:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800d6ac:	4b17      	ldr	r3, [pc, #92]	@ (800d70c <USBD_LL_Init+0x94>)
 800d6ae:	2202      	movs	r2, #2
 800d6b0:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800d6b2:	4b16      	ldr	r3, [pc, #88]	@ (800d70c <USBD_LL_Init+0x94>)
 800d6b4:	2200      	movs	r2, #0
 800d6b6:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800d6b8:	4b14      	ldr	r3, [pc, #80]	@ (800d70c <USBD_LL_Init+0x94>)
 800d6ba:	2200      	movs	r2, #0
 800d6bc:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800d6be:	4b13      	ldr	r3, [pc, #76]	@ (800d70c <USBD_LL_Init+0x94>)
 800d6c0:	2200      	movs	r2, #0
 800d6c2:	625a      	str	r2, [r3, #36]	@ 0x24
  hpcd_USB_OTG_FS.Init.battery_charging_enable = DISABLE;
 800d6c4:	4b11      	ldr	r3, [pc, #68]	@ (800d70c <USBD_LL_Init+0x94>)
 800d6c6:	2200      	movs	r2, #0
 800d6c8:	629a      	str	r2, [r3, #40]	@ 0x28
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800d6ca:	4b10      	ldr	r3, [pc, #64]	@ (800d70c <USBD_LL_Init+0x94>)
 800d6cc:	2200      	movs	r2, #0
 800d6ce:	631a      	str	r2, [r3, #48]	@ 0x30
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 800d6d0:	4b0e      	ldr	r3, [pc, #56]	@ (800d70c <USBD_LL_Init+0x94>)
 800d6d2:	2200      	movs	r2, #0
 800d6d4:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800d6d6:	480d      	ldr	r0, [pc, #52]	@ (800d70c <USBD_LL_Init+0x94>)
 800d6d8:	f7f6 fd20 	bl	800411c <HAL_PCD_Init>
 800d6dc:	4603      	mov	r3, r0
 800d6de:	2b00      	cmp	r3, #0
 800d6e0:	d001      	beq.n	800d6e6 <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 800d6e2:	f7f3 fef0 	bl	80014c6 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 800d6e6:	2180      	movs	r1, #128	@ 0x80
 800d6e8:	4808      	ldr	r0, [pc, #32]	@ (800d70c <USBD_LL_Init+0x94>)
 800d6ea:	f7f7 fe8a 	bl	8005402 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 800d6ee:	2240      	movs	r2, #64	@ 0x40
 800d6f0:	2100      	movs	r1, #0
 800d6f2:	4806      	ldr	r0, [pc, #24]	@ (800d70c <USBD_LL_Init+0x94>)
 800d6f4:	f7f7 fe3e 	bl	8005374 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 800d6f8:	2280      	movs	r2, #128	@ 0x80
 800d6fa:	2101      	movs	r1, #1
 800d6fc:	4803      	ldr	r0, [pc, #12]	@ (800d70c <USBD_LL_Init+0x94>)
 800d6fe:	f7f7 fe39 	bl	8005374 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 800d702:	2300      	movs	r3, #0
}
 800d704:	4618      	mov	r0, r3
 800d706:	3708      	adds	r7, #8
 800d708:	46bd      	mov	sp, r7
 800d70a:	bd80      	pop	{r7, pc}
 800d70c:	20004e80 	.word	0x20004e80

0800d710 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800d710:	b580      	push	{r7, lr}
 800d712:	b084      	sub	sp, #16
 800d714:	af00      	add	r7, sp, #0
 800d716:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d718:	2300      	movs	r3, #0
 800d71a:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800d71c:	2300      	movs	r3, #0
 800d71e:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_Start(pdev->pData);
 800d720:	687b      	ldr	r3, [r7, #4]
 800d722:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800d726:	4618      	mov	r0, r3
 800d728:	f7f6 fe1c 	bl	8004364 <HAL_PCD_Start>
 800d72c:	4603      	mov	r3, r0
 800d72e:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 800d730:	7bbb      	ldrb	r3, [r7, #14]
 800d732:	2b03      	cmp	r3, #3
 800d734:	d816      	bhi.n	800d764 <USBD_LL_Start+0x54>
 800d736:	a201      	add	r2, pc, #4	@ (adr r2, 800d73c <USBD_LL_Start+0x2c>)
 800d738:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d73c:	0800d74d 	.word	0x0800d74d
 800d740:	0800d753 	.word	0x0800d753
 800d744:	0800d759 	.word	0x0800d759
 800d748:	0800d75f 	.word	0x0800d75f
    case HAL_OK :
      usb_status = USBD_OK;
 800d74c:	2300      	movs	r3, #0
 800d74e:	73fb      	strb	r3, [r7, #15]
    break;
 800d750:	e00b      	b.n	800d76a <USBD_LL_Start+0x5a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800d752:	2303      	movs	r3, #3
 800d754:	73fb      	strb	r3, [r7, #15]
    break;
 800d756:	e008      	b.n	800d76a <USBD_LL_Start+0x5a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800d758:	2301      	movs	r3, #1
 800d75a:	73fb      	strb	r3, [r7, #15]
    break;
 800d75c:	e005      	b.n	800d76a <USBD_LL_Start+0x5a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800d75e:	2303      	movs	r3, #3
 800d760:	73fb      	strb	r3, [r7, #15]
    break;
 800d762:	e002      	b.n	800d76a <USBD_LL_Start+0x5a>
    default :
      usb_status = USBD_FAIL;
 800d764:	2303      	movs	r3, #3
 800d766:	73fb      	strb	r3, [r7, #15]
    break;
 800d768:	bf00      	nop
  }
  return usb_status;
 800d76a:	7bfb      	ldrb	r3, [r7, #15]
}
 800d76c:	4618      	mov	r0, r3
 800d76e:	3710      	adds	r7, #16
 800d770:	46bd      	mov	sp, r7
 800d772:	bd80      	pop	{r7, pc}

0800d774 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800d774:	b580      	push	{r7, lr}
 800d776:	b084      	sub	sp, #16
 800d778:	af00      	add	r7, sp, #0
 800d77a:	6078      	str	r0, [r7, #4]
 800d77c:	4608      	mov	r0, r1
 800d77e:	4611      	mov	r1, r2
 800d780:	461a      	mov	r2, r3
 800d782:	4603      	mov	r3, r0
 800d784:	70fb      	strb	r3, [r7, #3]
 800d786:	460b      	mov	r3, r1
 800d788:	70bb      	strb	r3, [r7, #2]
 800d78a:	4613      	mov	r3, r2
 800d78c:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d78e:	2300      	movs	r3, #0
 800d790:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800d792:	2300      	movs	r3, #0
 800d794:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800d796:	687b      	ldr	r3, [r7, #4]
 800d798:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800d79c:	78bb      	ldrb	r3, [r7, #2]
 800d79e:	883a      	ldrh	r2, [r7, #0]
 800d7a0:	78f9      	ldrb	r1, [r7, #3]
 800d7a2:	f7f7 fac6 	bl	8004d32 <HAL_PCD_EP_Open>
 800d7a6:	4603      	mov	r3, r0
 800d7a8:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 800d7aa:	7bbb      	ldrb	r3, [r7, #14]
 800d7ac:	2b03      	cmp	r3, #3
 800d7ae:	d817      	bhi.n	800d7e0 <USBD_LL_OpenEP+0x6c>
 800d7b0:	a201      	add	r2, pc, #4	@ (adr r2, 800d7b8 <USBD_LL_OpenEP+0x44>)
 800d7b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d7b6:	bf00      	nop
 800d7b8:	0800d7c9 	.word	0x0800d7c9
 800d7bc:	0800d7cf 	.word	0x0800d7cf
 800d7c0:	0800d7d5 	.word	0x0800d7d5
 800d7c4:	0800d7db 	.word	0x0800d7db
    case HAL_OK :
      usb_status = USBD_OK;
 800d7c8:	2300      	movs	r3, #0
 800d7ca:	73fb      	strb	r3, [r7, #15]
    break;
 800d7cc:	e00b      	b.n	800d7e6 <USBD_LL_OpenEP+0x72>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800d7ce:	2303      	movs	r3, #3
 800d7d0:	73fb      	strb	r3, [r7, #15]
    break;
 800d7d2:	e008      	b.n	800d7e6 <USBD_LL_OpenEP+0x72>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800d7d4:	2301      	movs	r3, #1
 800d7d6:	73fb      	strb	r3, [r7, #15]
    break;
 800d7d8:	e005      	b.n	800d7e6 <USBD_LL_OpenEP+0x72>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800d7da:	2303      	movs	r3, #3
 800d7dc:	73fb      	strb	r3, [r7, #15]
    break;
 800d7de:	e002      	b.n	800d7e6 <USBD_LL_OpenEP+0x72>
    default :
      usb_status = USBD_FAIL;
 800d7e0:	2303      	movs	r3, #3
 800d7e2:	73fb      	strb	r3, [r7, #15]
    break;
 800d7e4:	bf00      	nop
  }
  return usb_status;
 800d7e6:	7bfb      	ldrb	r3, [r7, #15]
}
 800d7e8:	4618      	mov	r0, r3
 800d7ea:	3710      	adds	r7, #16
 800d7ec:	46bd      	mov	sp, r7
 800d7ee:	bd80      	pop	{r7, pc}

0800d7f0 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800d7f0:	b580      	push	{r7, lr}
 800d7f2:	b084      	sub	sp, #16
 800d7f4:	af00      	add	r7, sp, #0
 800d7f6:	6078      	str	r0, [r7, #4]
 800d7f8:	460b      	mov	r3, r1
 800d7fa:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d7fc:	2300      	movs	r3, #0
 800d7fe:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800d800:	2300      	movs	r3, #0
 800d802:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800d804:	687b      	ldr	r3, [r7, #4]
 800d806:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800d80a:	78fa      	ldrb	r2, [r7, #3]
 800d80c:	4611      	mov	r1, r2
 800d80e:	4618      	mov	r0, r3
 800d810:	f7f7 faf7 	bl	8004e02 <HAL_PCD_EP_Close>
 800d814:	4603      	mov	r3, r0
 800d816:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 800d818:	7bbb      	ldrb	r3, [r7, #14]
 800d81a:	2b03      	cmp	r3, #3
 800d81c:	d816      	bhi.n	800d84c <USBD_LL_CloseEP+0x5c>
 800d81e:	a201      	add	r2, pc, #4	@ (adr r2, 800d824 <USBD_LL_CloseEP+0x34>)
 800d820:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d824:	0800d835 	.word	0x0800d835
 800d828:	0800d83b 	.word	0x0800d83b
 800d82c:	0800d841 	.word	0x0800d841
 800d830:	0800d847 	.word	0x0800d847
    case HAL_OK :
      usb_status = USBD_OK;
 800d834:	2300      	movs	r3, #0
 800d836:	73fb      	strb	r3, [r7, #15]
    break;
 800d838:	e00b      	b.n	800d852 <USBD_LL_CloseEP+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800d83a:	2303      	movs	r3, #3
 800d83c:	73fb      	strb	r3, [r7, #15]
    break;
 800d83e:	e008      	b.n	800d852 <USBD_LL_CloseEP+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800d840:	2301      	movs	r3, #1
 800d842:	73fb      	strb	r3, [r7, #15]
    break;
 800d844:	e005      	b.n	800d852 <USBD_LL_CloseEP+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800d846:	2303      	movs	r3, #3
 800d848:	73fb      	strb	r3, [r7, #15]
    break;
 800d84a:	e002      	b.n	800d852 <USBD_LL_CloseEP+0x62>
    default :
      usb_status = USBD_FAIL;
 800d84c:	2303      	movs	r3, #3
 800d84e:	73fb      	strb	r3, [r7, #15]
    break;
 800d850:	bf00      	nop
  }
  return usb_status;
 800d852:	7bfb      	ldrb	r3, [r7, #15]
}
 800d854:	4618      	mov	r0, r3
 800d856:	3710      	adds	r7, #16
 800d858:	46bd      	mov	sp, r7
 800d85a:	bd80      	pop	{r7, pc}

0800d85c <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800d85c:	b580      	push	{r7, lr}
 800d85e:	b084      	sub	sp, #16
 800d860:	af00      	add	r7, sp, #0
 800d862:	6078      	str	r0, [r7, #4]
 800d864:	460b      	mov	r3, r1
 800d866:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d868:	2300      	movs	r3, #0
 800d86a:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800d86c:	2300      	movs	r3, #0
 800d86e:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800d870:	687b      	ldr	r3, [r7, #4]
 800d872:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800d876:	78fa      	ldrb	r2, [r7, #3]
 800d878:	4611      	mov	r1, r2
 800d87a:	4618      	mov	r0, r3
 800d87c:	f7f7 fb86 	bl	8004f8c <HAL_PCD_EP_SetStall>
 800d880:	4603      	mov	r3, r0
 800d882:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 800d884:	7bbb      	ldrb	r3, [r7, #14]
 800d886:	2b03      	cmp	r3, #3
 800d888:	d816      	bhi.n	800d8b8 <USBD_LL_StallEP+0x5c>
 800d88a:	a201      	add	r2, pc, #4	@ (adr r2, 800d890 <USBD_LL_StallEP+0x34>)
 800d88c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d890:	0800d8a1 	.word	0x0800d8a1
 800d894:	0800d8a7 	.word	0x0800d8a7
 800d898:	0800d8ad 	.word	0x0800d8ad
 800d89c:	0800d8b3 	.word	0x0800d8b3
    case HAL_OK :
      usb_status = USBD_OK;
 800d8a0:	2300      	movs	r3, #0
 800d8a2:	73fb      	strb	r3, [r7, #15]
    break;
 800d8a4:	e00b      	b.n	800d8be <USBD_LL_StallEP+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800d8a6:	2303      	movs	r3, #3
 800d8a8:	73fb      	strb	r3, [r7, #15]
    break;
 800d8aa:	e008      	b.n	800d8be <USBD_LL_StallEP+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800d8ac:	2301      	movs	r3, #1
 800d8ae:	73fb      	strb	r3, [r7, #15]
    break;
 800d8b0:	e005      	b.n	800d8be <USBD_LL_StallEP+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800d8b2:	2303      	movs	r3, #3
 800d8b4:	73fb      	strb	r3, [r7, #15]
    break;
 800d8b6:	e002      	b.n	800d8be <USBD_LL_StallEP+0x62>
    default :
      usb_status = USBD_FAIL;
 800d8b8:	2303      	movs	r3, #3
 800d8ba:	73fb      	strb	r3, [r7, #15]
    break;
 800d8bc:	bf00      	nop
  }
  return usb_status;
 800d8be:	7bfb      	ldrb	r3, [r7, #15]
}
 800d8c0:	4618      	mov	r0, r3
 800d8c2:	3710      	adds	r7, #16
 800d8c4:	46bd      	mov	sp, r7
 800d8c6:	bd80      	pop	{r7, pc}

0800d8c8 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800d8c8:	b580      	push	{r7, lr}
 800d8ca:	b084      	sub	sp, #16
 800d8cc:	af00      	add	r7, sp, #0
 800d8ce:	6078      	str	r0, [r7, #4]
 800d8d0:	460b      	mov	r3, r1
 800d8d2:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d8d4:	2300      	movs	r3, #0
 800d8d6:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800d8d8:	2300      	movs	r3, #0
 800d8da:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800d8dc:	687b      	ldr	r3, [r7, #4]
 800d8de:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800d8e2:	78fa      	ldrb	r2, [r7, #3]
 800d8e4:	4611      	mov	r1, r2
 800d8e6:	4618      	mov	r0, r3
 800d8e8:	f7f7 fbb2 	bl	8005050 <HAL_PCD_EP_ClrStall>
 800d8ec:	4603      	mov	r3, r0
 800d8ee:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 800d8f0:	7bbb      	ldrb	r3, [r7, #14]
 800d8f2:	2b03      	cmp	r3, #3
 800d8f4:	d816      	bhi.n	800d924 <USBD_LL_ClearStallEP+0x5c>
 800d8f6:	a201      	add	r2, pc, #4	@ (adr r2, 800d8fc <USBD_LL_ClearStallEP+0x34>)
 800d8f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d8fc:	0800d90d 	.word	0x0800d90d
 800d900:	0800d913 	.word	0x0800d913
 800d904:	0800d919 	.word	0x0800d919
 800d908:	0800d91f 	.word	0x0800d91f
    case HAL_OK :
      usb_status = USBD_OK;
 800d90c:	2300      	movs	r3, #0
 800d90e:	73fb      	strb	r3, [r7, #15]
    break;
 800d910:	e00b      	b.n	800d92a <USBD_LL_ClearStallEP+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800d912:	2303      	movs	r3, #3
 800d914:	73fb      	strb	r3, [r7, #15]
    break;
 800d916:	e008      	b.n	800d92a <USBD_LL_ClearStallEP+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800d918:	2301      	movs	r3, #1
 800d91a:	73fb      	strb	r3, [r7, #15]
    break;
 800d91c:	e005      	b.n	800d92a <USBD_LL_ClearStallEP+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800d91e:	2303      	movs	r3, #3
 800d920:	73fb      	strb	r3, [r7, #15]
    break;
 800d922:	e002      	b.n	800d92a <USBD_LL_ClearStallEP+0x62>
    default :
      usb_status = USBD_FAIL;
 800d924:	2303      	movs	r3, #3
 800d926:	73fb      	strb	r3, [r7, #15]
    break;
 800d928:	bf00      	nop
  }
  return usb_status;
 800d92a:	7bfb      	ldrb	r3, [r7, #15]
}
 800d92c:	4618      	mov	r0, r3
 800d92e:	3710      	adds	r7, #16
 800d930:	46bd      	mov	sp, r7
 800d932:	bd80      	pop	{r7, pc}

0800d934 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800d934:	b480      	push	{r7}
 800d936:	b085      	sub	sp, #20
 800d938:	af00      	add	r7, sp, #0
 800d93a:	6078      	str	r0, [r7, #4]
 800d93c:	460b      	mov	r3, r1
 800d93e:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800d940:	687b      	ldr	r3, [r7, #4]
 800d942:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800d946:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800d948:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800d94c:	2b00      	cmp	r3, #0
 800d94e:	da0b      	bge.n	800d968 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800d950:	78fb      	ldrb	r3, [r7, #3]
 800d952:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800d956:	68f9      	ldr	r1, [r7, #12]
 800d958:	4613      	mov	r3, r2
 800d95a:	00db      	lsls	r3, r3, #3
 800d95c:	4413      	add	r3, r2
 800d95e:	009b      	lsls	r3, r3, #2
 800d960:	440b      	add	r3, r1
 800d962:	333e      	adds	r3, #62	@ 0x3e
 800d964:	781b      	ldrb	r3, [r3, #0]
 800d966:	e00b      	b.n	800d980 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800d968:	78fb      	ldrb	r3, [r7, #3]
 800d96a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800d96e:	68f9      	ldr	r1, [r7, #12]
 800d970:	4613      	mov	r3, r2
 800d972:	00db      	lsls	r3, r3, #3
 800d974:	4413      	add	r3, r2
 800d976:	009b      	lsls	r3, r3, #2
 800d978:	440b      	add	r3, r1
 800d97a:	f203 237e 	addw	r3, r3, #638	@ 0x27e
 800d97e:	781b      	ldrb	r3, [r3, #0]
  }
}
 800d980:	4618      	mov	r0, r3
 800d982:	3714      	adds	r7, #20
 800d984:	46bd      	mov	sp, r7
 800d986:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d98a:	4770      	bx	lr

0800d98c <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800d98c:	b580      	push	{r7, lr}
 800d98e:	b084      	sub	sp, #16
 800d990:	af00      	add	r7, sp, #0
 800d992:	6078      	str	r0, [r7, #4]
 800d994:	460b      	mov	r3, r1
 800d996:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d998:	2300      	movs	r3, #0
 800d99a:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800d99c:	2300      	movs	r3, #0
 800d99e:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800d9a0:	687b      	ldr	r3, [r7, #4]
 800d9a2:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800d9a6:	78fa      	ldrb	r2, [r7, #3]
 800d9a8:	4611      	mov	r1, r2
 800d9aa:	4618      	mov	r0, r3
 800d9ac:	f7f7 f99c 	bl	8004ce8 <HAL_PCD_SetAddress>
 800d9b0:	4603      	mov	r3, r0
 800d9b2:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 800d9b4:	7bbb      	ldrb	r3, [r7, #14]
 800d9b6:	2b03      	cmp	r3, #3
 800d9b8:	d816      	bhi.n	800d9e8 <USBD_LL_SetUSBAddress+0x5c>
 800d9ba:	a201      	add	r2, pc, #4	@ (adr r2, 800d9c0 <USBD_LL_SetUSBAddress+0x34>)
 800d9bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d9c0:	0800d9d1 	.word	0x0800d9d1
 800d9c4:	0800d9d7 	.word	0x0800d9d7
 800d9c8:	0800d9dd 	.word	0x0800d9dd
 800d9cc:	0800d9e3 	.word	0x0800d9e3
    case HAL_OK :
      usb_status = USBD_OK;
 800d9d0:	2300      	movs	r3, #0
 800d9d2:	73fb      	strb	r3, [r7, #15]
    break;
 800d9d4:	e00b      	b.n	800d9ee <USBD_LL_SetUSBAddress+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800d9d6:	2303      	movs	r3, #3
 800d9d8:	73fb      	strb	r3, [r7, #15]
    break;
 800d9da:	e008      	b.n	800d9ee <USBD_LL_SetUSBAddress+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800d9dc:	2301      	movs	r3, #1
 800d9de:	73fb      	strb	r3, [r7, #15]
    break;
 800d9e0:	e005      	b.n	800d9ee <USBD_LL_SetUSBAddress+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800d9e2:	2303      	movs	r3, #3
 800d9e4:	73fb      	strb	r3, [r7, #15]
    break;
 800d9e6:	e002      	b.n	800d9ee <USBD_LL_SetUSBAddress+0x62>
    default :
      usb_status = USBD_FAIL;
 800d9e8:	2303      	movs	r3, #3
 800d9ea:	73fb      	strb	r3, [r7, #15]
    break;
 800d9ec:	bf00      	nop
  }
  return usb_status;
 800d9ee:	7bfb      	ldrb	r3, [r7, #15]
}
 800d9f0:	4618      	mov	r0, r3
 800d9f2:	3710      	adds	r7, #16
 800d9f4:	46bd      	mov	sp, r7
 800d9f6:	bd80      	pop	{r7, pc}

0800d9f8 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800d9f8:	b580      	push	{r7, lr}
 800d9fa:	b086      	sub	sp, #24
 800d9fc:	af00      	add	r7, sp, #0
 800d9fe:	60f8      	str	r0, [r7, #12]
 800da00:	607a      	str	r2, [r7, #4]
 800da02:	603b      	str	r3, [r7, #0]
 800da04:	460b      	mov	r3, r1
 800da06:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800da08:	2300      	movs	r3, #0
 800da0a:	75bb      	strb	r3, [r7, #22]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800da0c:	2300      	movs	r3, #0
 800da0e:	75fb      	strb	r3, [r7, #23]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800da10:	68fb      	ldr	r3, [r7, #12]
 800da12:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800da16:	7af9      	ldrb	r1, [r7, #11]
 800da18:	683b      	ldr	r3, [r7, #0]
 800da1a:	687a      	ldr	r2, [r7, #4]
 800da1c:	f7f7 fa85 	bl	8004f2a <HAL_PCD_EP_Transmit>
 800da20:	4603      	mov	r3, r0
 800da22:	75bb      	strb	r3, [r7, #22]

  switch (hal_status) {
 800da24:	7dbb      	ldrb	r3, [r7, #22]
 800da26:	2b03      	cmp	r3, #3
 800da28:	d816      	bhi.n	800da58 <USBD_LL_Transmit+0x60>
 800da2a:	a201      	add	r2, pc, #4	@ (adr r2, 800da30 <USBD_LL_Transmit+0x38>)
 800da2c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800da30:	0800da41 	.word	0x0800da41
 800da34:	0800da47 	.word	0x0800da47
 800da38:	0800da4d 	.word	0x0800da4d
 800da3c:	0800da53 	.word	0x0800da53
    case HAL_OK :
      usb_status = USBD_OK;
 800da40:	2300      	movs	r3, #0
 800da42:	75fb      	strb	r3, [r7, #23]
    break;
 800da44:	e00b      	b.n	800da5e <USBD_LL_Transmit+0x66>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800da46:	2303      	movs	r3, #3
 800da48:	75fb      	strb	r3, [r7, #23]
    break;
 800da4a:	e008      	b.n	800da5e <USBD_LL_Transmit+0x66>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800da4c:	2301      	movs	r3, #1
 800da4e:	75fb      	strb	r3, [r7, #23]
    break;
 800da50:	e005      	b.n	800da5e <USBD_LL_Transmit+0x66>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800da52:	2303      	movs	r3, #3
 800da54:	75fb      	strb	r3, [r7, #23]
    break;
 800da56:	e002      	b.n	800da5e <USBD_LL_Transmit+0x66>
    default :
      usb_status = USBD_FAIL;
 800da58:	2303      	movs	r3, #3
 800da5a:	75fb      	strb	r3, [r7, #23]
    break;
 800da5c:	bf00      	nop
  }
  return usb_status;
 800da5e:	7dfb      	ldrb	r3, [r7, #23]
}
 800da60:	4618      	mov	r0, r3
 800da62:	3718      	adds	r7, #24
 800da64:	46bd      	mov	sp, r7
 800da66:	bd80      	pop	{r7, pc}

0800da68 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800da68:	b580      	push	{r7, lr}
 800da6a:	b086      	sub	sp, #24
 800da6c:	af00      	add	r7, sp, #0
 800da6e:	60f8      	str	r0, [r7, #12]
 800da70:	607a      	str	r2, [r7, #4]
 800da72:	603b      	str	r3, [r7, #0]
 800da74:	460b      	mov	r3, r1
 800da76:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800da78:	2300      	movs	r3, #0
 800da7a:	75bb      	strb	r3, [r7, #22]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800da7c:	2300      	movs	r3, #0
 800da7e:	75fb      	strb	r3, [r7, #23]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800da80:	68fb      	ldr	r3, [r7, #12]
 800da82:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800da86:	7af9      	ldrb	r1, [r7, #11]
 800da88:	683b      	ldr	r3, [r7, #0]
 800da8a:	687a      	ldr	r2, [r7, #4]
 800da8c:	f7f7 fa03 	bl	8004e96 <HAL_PCD_EP_Receive>
 800da90:	4603      	mov	r3, r0
 800da92:	75bb      	strb	r3, [r7, #22]

  switch (hal_status) {
 800da94:	7dbb      	ldrb	r3, [r7, #22]
 800da96:	2b03      	cmp	r3, #3
 800da98:	d816      	bhi.n	800dac8 <USBD_LL_PrepareReceive+0x60>
 800da9a:	a201      	add	r2, pc, #4	@ (adr r2, 800daa0 <USBD_LL_PrepareReceive+0x38>)
 800da9c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800daa0:	0800dab1 	.word	0x0800dab1
 800daa4:	0800dab7 	.word	0x0800dab7
 800daa8:	0800dabd 	.word	0x0800dabd
 800daac:	0800dac3 	.word	0x0800dac3
    case HAL_OK :
      usb_status = USBD_OK;
 800dab0:	2300      	movs	r3, #0
 800dab2:	75fb      	strb	r3, [r7, #23]
    break;
 800dab4:	e00b      	b.n	800dace <USBD_LL_PrepareReceive+0x66>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800dab6:	2303      	movs	r3, #3
 800dab8:	75fb      	strb	r3, [r7, #23]
    break;
 800daba:	e008      	b.n	800dace <USBD_LL_PrepareReceive+0x66>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800dabc:	2301      	movs	r3, #1
 800dabe:	75fb      	strb	r3, [r7, #23]
    break;
 800dac0:	e005      	b.n	800dace <USBD_LL_PrepareReceive+0x66>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800dac2:	2303      	movs	r3, #3
 800dac4:	75fb      	strb	r3, [r7, #23]
    break;
 800dac6:	e002      	b.n	800dace <USBD_LL_PrepareReceive+0x66>
    default :
      usb_status = USBD_FAIL;
 800dac8:	2303      	movs	r3, #3
 800daca:	75fb      	strb	r3, [r7, #23]
    break;
 800dacc:	bf00      	nop
  }
  return usb_status;
 800dace:	7dfb      	ldrb	r3, [r7, #23]
}
 800dad0:	4618      	mov	r0, r3
 800dad2:	3718      	adds	r7, #24
 800dad4:	46bd      	mov	sp, r7
 800dad6:	bd80      	pop	{r7, pc}

0800dad8 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800dad8:	b580      	push	{r7, lr}
 800dada:	b082      	sub	sp, #8
 800dadc:	af00      	add	r7, sp, #0
 800dade:	6078      	str	r0, [r7, #4]
 800dae0:	460b      	mov	r3, r1
 800dae2:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800dae4:	687b      	ldr	r3, [r7, #4]
 800dae6:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800daea:	78fa      	ldrb	r2, [r7, #3]
 800daec:	4611      	mov	r1, r2
 800daee:	4618      	mov	r0, r3
 800daf0:	f7f7 fa03 	bl	8004efa <HAL_PCD_EP_GetRxCount>
 800daf4:	4603      	mov	r3, r0
}
 800daf6:	4618      	mov	r0, r3
 800daf8:	3708      	adds	r7, #8
 800dafa:	46bd      	mov	sp, r7
 800dafc:	bd80      	pop	{r7, pc}
	...

0800db00 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd: PCD handle
  * @param  msg: LPM message
  * @retval None
  */
void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 800db00:	b580      	push	{r7, lr}
 800db02:	b082      	sub	sp, #8
 800db04:	af00      	add	r7, sp, #0
 800db06:	6078      	str	r0, [r7, #4]
 800db08:	460b      	mov	r3, r1
 800db0a:	70fb      	strb	r3, [r7, #3]
  switch (msg)
 800db0c:	78fb      	ldrb	r3, [r7, #3]
 800db0e:	2b00      	cmp	r3, #0
 800db10:	d002      	beq.n	800db18 <HAL_PCDEx_LPM_Callback+0x18>
 800db12:	2b01      	cmp	r3, #1
 800db14:	d01f      	beq.n	800db56 <HAL_PCDEx_LPM_Callback+0x56>
      /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
    }
    break;
  }
}
 800db16:	e03b      	b.n	800db90 <HAL_PCDEx_LPM_Callback+0x90>
    if (hpcd->Init.low_power_enable)
 800db18:	687b      	ldr	r3, [r7, #4]
 800db1a:	6a1b      	ldr	r3, [r3, #32]
 800db1c:	2b00      	cmp	r3, #0
 800db1e:	d007      	beq.n	800db30 <HAL_PCDEx_LPM_Callback+0x30>
      SystemClockConfig_Resume();
 800db20:	f000 f854 	bl	800dbcc <SystemClockConfig_Resume>
      SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800db24:	4b1c      	ldr	r3, [pc, #112]	@ (800db98 <HAL_PCDEx_LPM_Callback+0x98>)
 800db26:	691b      	ldr	r3, [r3, #16]
 800db28:	4a1b      	ldr	r2, [pc, #108]	@ (800db98 <HAL_PCDEx_LPM_Callback+0x98>)
 800db2a:	f023 0306 	bic.w	r3, r3, #6
 800db2e:	6113      	str	r3, [r2, #16]
    __HAL_PCD_UNGATE_PHYCLOCK(hpcd);
 800db30:	687b      	ldr	r3, [r7, #4]
 800db32:	681b      	ldr	r3, [r3, #0]
 800db34:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800db38:	681b      	ldr	r3, [r3, #0]
 800db3a:	687a      	ldr	r2, [r7, #4]
 800db3c:	6812      	ldr	r2, [r2, #0]
 800db3e:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800db42:	f023 0301 	bic.w	r3, r3, #1
 800db46:	6013      	str	r3, [r2, #0]
    USBD_LL_Resume(hpcd->pData);
 800db48:	687b      	ldr	r3, [r7, #4]
 800db4a:	f8d3 3508 	ldr.w	r3, [r3, #1288]	@ 0x508
 800db4e:	4618      	mov	r0, r3
 800db50:	f7fe f9a9 	bl	800bea6 <USBD_LL_Resume>
    break;
 800db54:	e01c      	b.n	800db90 <HAL_PCDEx_LPM_Callback+0x90>
    __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800db56:	687b      	ldr	r3, [r7, #4]
 800db58:	681b      	ldr	r3, [r3, #0]
 800db5a:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800db5e:	681b      	ldr	r3, [r3, #0]
 800db60:	687a      	ldr	r2, [r7, #4]
 800db62:	6812      	ldr	r2, [r2, #0]
 800db64:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800db68:	f043 0301 	orr.w	r3, r3, #1
 800db6c:	6013      	str	r3, [r2, #0]
    USBD_LL_Suspend(hpcd->pData);
 800db6e:	687b      	ldr	r3, [r7, #4]
 800db70:	f8d3 3508 	ldr.w	r3, [r3, #1288]	@ 0x508
 800db74:	4618      	mov	r0, r3
 800db76:	f7fe f97a 	bl	800be6e <USBD_LL_Suspend>
    if (hpcd->Init.low_power_enable)
 800db7a:	687b      	ldr	r3, [r7, #4]
 800db7c:	6a1b      	ldr	r3, [r3, #32]
 800db7e:	2b00      	cmp	r3, #0
 800db80:	d005      	beq.n	800db8e <HAL_PCDEx_LPM_Callback+0x8e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800db82:	4b05      	ldr	r3, [pc, #20]	@ (800db98 <HAL_PCDEx_LPM_Callback+0x98>)
 800db84:	691b      	ldr	r3, [r3, #16]
 800db86:	4a04      	ldr	r2, [pc, #16]	@ (800db98 <HAL_PCDEx_LPM_Callback+0x98>)
 800db88:	f043 0306 	orr.w	r3, r3, #6
 800db8c:	6113      	str	r3, [r2, #16]
    break;
 800db8e:	bf00      	nop
}
 800db90:	bf00      	nop
 800db92:	3708      	adds	r7, #8
 800db94:	46bd      	mov	sp, r7
 800db96:	bd80      	pop	{r7, pc}
 800db98:	e000ed00 	.word	0xe000ed00

0800db9c <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800db9c:	b480      	push	{r7}
 800db9e:	b083      	sub	sp, #12
 800dba0:	af00      	add	r7, sp, #0
 800dba2:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800dba4:	4b03      	ldr	r3, [pc, #12]	@ (800dbb4 <USBD_static_malloc+0x18>)
}
 800dba6:	4618      	mov	r0, r3
 800dba8:	370c      	adds	r7, #12
 800dbaa:	46bd      	mov	sp, r7
 800dbac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dbb0:	4770      	bx	lr
 800dbb2:	bf00      	nop
 800dbb4:	2000538c 	.word	0x2000538c

0800dbb8 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800dbb8:	b480      	push	{r7}
 800dbba:	b083      	sub	sp, #12
 800dbbc:	af00      	add	r7, sp, #0
 800dbbe:	6078      	str	r0, [r7, #4]

}
 800dbc0:	bf00      	nop
 800dbc2:	370c      	adds	r7, #12
 800dbc4:	46bd      	mov	sp, r7
 800dbc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dbca:	4770      	bx	lr

0800dbcc <SystemClockConfig_Resume>:
  * @brief  Configures system clock after wake-up from USB resume callBack:
  *         enable HSI, PLL and select PLL as system clock source.
  * @retval None
  */
static void SystemClockConfig_Resume(void)
{
 800dbcc:	b580      	push	{r7, lr}
 800dbce:	af00      	add	r7, sp, #0
  SystemClock_Config();
 800dbd0:	f7f3 fc26 	bl	8001420 <SystemClock_Config>
}
 800dbd4:	bf00      	nop
 800dbd6:	bd80      	pop	{r7, pc}

0800dbd8 <memset>:
 800dbd8:	4402      	add	r2, r0
 800dbda:	4603      	mov	r3, r0
 800dbdc:	4293      	cmp	r3, r2
 800dbde:	d100      	bne.n	800dbe2 <memset+0xa>
 800dbe0:	4770      	bx	lr
 800dbe2:	f803 1b01 	strb.w	r1, [r3], #1
 800dbe6:	e7f9      	b.n	800dbdc <memset+0x4>

0800dbe8 <__libc_init_array>:
 800dbe8:	b570      	push	{r4, r5, r6, lr}
 800dbea:	4d0d      	ldr	r5, [pc, #52]	@ (800dc20 <__libc_init_array+0x38>)
 800dbec:	4c0d      	ldr	r4, [pc, #52]	@ (800dc24 <__libc_init_array+0x3c>)
 800dbee:	1b64      	subs	r4, r4, r5
 800dbf0:	10a4      	asrs	r4, r4, #2
 800dbf2:	2600      	movs	r6, #0
 800dbf4:	42a6      	cmp	r6, r4
 800dbf6:	d109      	bne.n	800dc0c <__libc_init_array+0x24>
 800dbf8:	4d0b      	ldr	r5, [pc, #44]	@ (800dc28 <__libc_init_array+0x40>)
 800dbfa:	4c0c      	ldr	r4, [pc, #48]	@ (800dc2c <__libc_init_array+0x44>)
 800dbfc:	f000 f826 	bl	800dc4c <_init>
 800dc00:	1b64      	subs	r4, r4, r5
 800dc02:	10a4      	asrs	r4, r4, #2
 800dc04:	2600      	movs	r6, #0
 800dc06:	42a6      	cmp	r6, r4
 800dc08:	d105      	bne.n	800dc16 <__libc_init_array+0x2e>
 800dc0a:	bd70      	pop	{r4, r5, r6, pc}
 800dc0c:	f855 3b04 	ldr.w	r3, [r5], #4
 800dc10:	4798      	blx	r3
 800dc12:	3601      	adds	r6, #1
 800dc14:	e7ee      	b.n	800dbf4 <__libc_init_array+0xc>
 800dc16:	f855 3b04 	ldr.w	r3, [r5], #4
 800dc1a:	4798      	blx	r3
 800dc1c:	3601      	adds	r6, #1
 800dc1e:	e7f2      	b.n	800dc06 <__libc_init_array+0x1e>
 800dc20:	0800dd24 	.word	0x0800dd24
 800dc24:	0800dd24 	.word	0x0800dd24
 800dc28:	0800dd24 	.word	0x0800dd24
 800dc2c:	0800dd28 	.word	0x0800dd28

0800dc30 <memcpy>:
 800dc30:	440a      	add	r2, r1
 800dc32:	4291      	cmp	r1, r2
 800dc34:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 800dc38:	d100      	bne.n	800dc3c <memcpy+0xc>
 800dc3a:	4770      	bx	lr
 800dc3c:	b510      	push	{r4, lr}
 800dc3e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800dc42:	f803 4f01 	strb.w	r4, [r3, #1]!
 800dc46:	4291      	cmp	r1, r2
 800dc48:	d1f9      	bne.n	800dc3e <memcpy+0xe>
 800dc4a:	bd10      	pop	{r4, pc}

0800dc4c <_init>:
 800dc4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800dc4e:	bf00      	nop
 800dc50:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800dc52:	bc08      	pop	{r3}
 800dc54:	469e      	mov	lr, r3
 800dc56:	4770      	bx	lr

0800dc58 <_fini>:
 800dc58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800dc5a:	bf00      	nop
 800dc5c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800dc5e:	bc08      	pop	{r3}
 800dc60:	469e      	mov	lr, r3
 800dc62:	4770      	bx	lr
