<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml"><head><meta http-equiv="Content-Type" content="text/html; charset=utf-8" /><link rel="stylesheet" type="text/css" href="insn.css" /><meta name="generator" content="iform.xsl" /><title>DC -- A64</title></head><body><table align="center"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="encodingindex.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="permindex.html">Permuted Index</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr /><h2 class="instruction-section">DC</h2><p id="desc">
      <p class="aml">Data Cache operation. For more information, see <a class="armarm-xref" title="Reference to ARM ARM section">A64 system instructions for cache maintenance</a>.</p>
    </p><p id="desc">
        This is an alias of
        <a href="sys.html">SYS</a>.
        This means:
        <ul><li>
            The encodings in this description are named to match the encodings of 
            <a href="sys.html">SYS</a>.
          </li><li>
            The description of 
            <a href="sys.html">SYS</a>
            gives the operational pseudocode for this instruction.
          </li></ul></p>
    <p class="desc"></p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr">0</td><td class="l">0</td><td class="r">1</td><td colspan="3" class="lr">op1</td><td class="l">0</td><td>1</td><td>1</td><td class="r">1</td><td colspan="4" class="lr">CRm</td><td colspan="3" class="lr">op2</td><td colspan="5" class="lr">Rt</td></tr><tr class="secondrow"><td colspan="10"></td><td class="droppedname">L</td><td colspan="2"></td><td colspan="3"></td><td colspan="4" class="droppedname">CRn</td><td colspan="4"></td><td colspan="3"></td><td colspan="5"></td></tr></tbody></table></div><div class="encoding"><h4 class="encoding">System</h4><p class="asm-code"><a name="DC_SYS_CR_system" id="DC_SYS_CR_system">DC  <a href="#dc_op" title="DC instruction name, as listed for DC system instruction group (field &quot;op1:CRm:op2&quot;) [CVAC,CVAP (ARMv8,ISW,IVAC,ZVA]">&lt;dc_op&gt;</a>, <a href="#xt" title="64-bit optional general-purpose source register, default '11111' (field &quot;Rt&quot;)">&lt;Xt&gt;</a></a></p><p class="equivto">
      is equivalent to
    </p>
          <p class="asm-code"><a name="" id=""><a href="sys.html#SYS_CR_system">SYS</a> #<a href="#op1" title="3-bit unsigned immediate [0-7] (field &quot;op1&quot;)">&lt;op1&gt;</a>, C7, <a href="#cm" title="Name 'Cm', with 'm' [0-15] (field &quot;CRm&quot;)">&lt;Cm&gt;</a>, #<a href="#op2" title="3-bit unsigned immediate [0-7] (field &quot;op2&quot;)">&lt;op2&gt;</a>, <a href="#xt" title="64-bit optional general-purpose source register, default '11111' (field &quot;Rt&quot;)">&lt;Xt&gt;</a></a></p>
          <p class="equivto">
          and is the preferred disassembly when
          <span class="pseudocode">SysOp(op1,'0111',CRm,op2) == Sys_DC</span>.
        </p>
        </div>
  <p class="encoding-notes"></p><h3 class="explanations">Assembler Symbols</h3><div class="explanations"><table><col class="asyn-l" /><col class="asyn-r" /><tr><td>&lt;dc_op&gt;</td><td><a name="dc_op" id="dc_op">
        Is a DC instruction name, as listed for the DC system instruction group, 
    encoded in 
    <q>op1:CRm:op2</q>:
      
        <table class="valuetable">
          
            <thead>
              <tr>
                <th class="bitfield">op1</th>
                <th class="bitfield">CRm</th>
                <th class="bitfield">op2</th>
                <th class="symbol">&lt;dc_op&gt;</th>
                <th class="symbol">Architectural Feature</th>
              </tr>
            </thead>
            <tbody>
              <tr>
                <td class="bitfield">000</td>
                <td class="bitfield">0110</td>
                <td class="bitfield">001</td>
                <td class="symbol">IVAC</td>
                <td class="feature">
          -
        </td>
              </tr>
              <tr>
                <td class="bitfield">000</td>
                <td class="bitfield">0110</td>
                <td class="bitfield">010</td>
                <td class="symbol">ISW</td>
                <td class="feature">
          -
        </td>
              </tr>
              <tr>
                <td class="bitfield">000</td>
                <td class="bitfield">1010</td>
                <td class="bitfield">010</td>
                <td class="symbol">CSW</td>
                <td class="feature">
          -
        </td>
              </tr>
              <tr>
                <td class="bitfield">000</td>
                <td class="bitfield">1110</td>
                <td class="bitfield">010</td>
                <td class="symbol">CISW</td>
                <td class="feature">
          -
        </td>
              </tr>
              <tr>
                <td class="bitfield">011</td>
                <td class="bitfield">0100</td>
                <td class="bitfield">001</td>
                <td class="symbol">ZVA</td>
                <td class="feature">
          -
        </td>
              </tr>
              <tr>
                <td class="bitfield">011</td>
                <td class="bitfield">1010</td>
                <td class="bitfield">001</td>
                <td class="symbol">CVAC</td>
                <td class="feature">
          -
        </td>
              </tr>
              <tr>
                <td class="bitfield">011</td>
                <td class="bitfield">1011</td>
                <td class="bitfield">001</td>
                <td class="symbol">CVAU</td>
                <td class="feature">
          -
        </td>
              </tr>
              <tr>
                <td class="bitfield">011</td>
                <td class="bitfield">1100</td>
                <td class="bitfield">001</td>
                <td class="symbol">CVAP</td>
                <td class="feature">
                  ARMv8.2-DCPoP
                </td>
              </tr>
              <tr>
                <td class="bitfield">011</td>
                <td class="bitfield">1110</td>
                <td class="bitfield">001</td>
                <td class="symbol">CIVAC</td>
                <td class="feature">
          -
        </td>
              </tr>
            </tbody>
          
        </table>
      </a></td></tr></table><table><col class="asyn-l" /><col class="asyn-r" /><tr><td>&lt;op1&gt;</td><td><a name="op1" id="op1">
        
          <p class="aml">Is a 3-bit unsigned immediate, in the range 0 to 7, encoded in the "op1" field.</p>
        
      </a></td></tr></table><table><col class="asyn-l" /><col class="asyn-r" /><tr><td>&lt;Cm&gt;</td><td><a name="cm" id="cm">
        
          <p class="aml">Is a name 'Cm', with 'm' in the range 0 to 15, encoded in the "CRm" field.</p>
        
      </a></td></tr></table><table><col class="asyn-l" /><col class="asyn-r" /><tr><td>&lt;op2&gt;</td><td><a name="op2" id="op2">
        
          <p class="aml">Is a 3-bit unsigned immediate, in the range 0 to 7, encoded in the "op2" field.</p>
        
      </a></td></tr></table><table><col class="asyn-l" /><col class="asyn-r" /><tr><td>&lt;Xt&gt;</td><td><a name="xt_1" id="xt_1">
        
          <p class="aml">Is the 64-bit name of the general-purpose source register, encoded in the "Rt" field.</p>
        
      </a></td></tr></table></div><p class="syntax-notes"></p><div class="alias_ps_section"><h3 class="pseudocode">Operation</h3><p>The description of 
        <a href="sys.html">SYS</a> 
        gives the operational pseudocode for this instruction.</p></div><hr /><table align="center"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="encodingindex.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="permindex.html">Permuted Index</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">
      Internal version only: isa v25.07, AdvSIMD v23.0, pseudocode v31.3
    </p><p class="copyconf">
      Copyright Â© 2010-2017 ARM Limited or its affiliates. All rights reserved.
      This document is Confidential.
    </p></body></html>
