{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1574545591494 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1574545591494 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 23 16:46:31 2019 " "Processing started: Sat Nov 23 16:46:31 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1574545591494 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1574545591494 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sram16 -c sram16 " "Command: quartus_map --read_settings_files=on --write_settings_files=off sram16 -c sram16" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1574545591494 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1574545591869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project 2 sram/lee_sram_32x32_in.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /project 2 sram/lee_sram_32x32_in.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lee_sram_32x32_in-arch " "Found design unit 1: lee_sram_32x32_in-arch" {  } { { "../Project 2 SRAM/lee_sram_32x32_in.vhd" "" { Text "D:/Project 2 SRAM/lee_sram_32x32_in.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574545592291 ""} { "Info" "ISGN_ENTITY_NAME" "1 lee_sram_32x32_in " "Found entity 1: lee_sram_32x32_in" {  } { { "../Project 2 SRAM/lee_sram_32x32_in.vhd" "" { Text "D:/Project 2 SRAM/lee_sram_32x32_in.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574545592291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574545592291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project 2 sram/lee_sram_16x8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /project 2 sram/lee_sram_16x8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lee_sram_16x8-arch " "Found design unit 1: lee_sram_16x8-arch" {  } { { "../Project 2 SRAM/lee_sram_16x8.vhd" "" { Text "D:/Project 2 SRAM/lee_sram_16x8.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574545592306 ""} { "Info" "ISGN_ENTITY_NAME" "1 lee_sram_16x8 " "Found entity 1: lee_sram_16x8" {  } { { "../Project 2 SRAM/lee_sram_16x8.vhd" "" { Text "D:/Project 2 SRAM/lee_sram_16x8.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574545592306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574545592306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project 2 sram/dec_to_hex.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /project 2 sram/dec_to_hex.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dec_to_hex-arch " "Found design unit 1: dec_to_hex-arch" {  } { { "../Project 2 SRAM/dec_to_hex.vhd" "" { Text "D:/Project 2 SRAM/dec_to_hex.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574545592306 ""} { "Info" "ISGN_ENTITY_NAME" "1 dec_to_hex " "Found entity 1: dec_to_hex" {  } { { "../Project 2 SRAM/dec_to_hex.vhd" "" { Text "D:/Project 2 SRAM/dec_to_hex.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574545592306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574545592306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project 2 sram/lee_8bit_ms.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /project 2 sram/lee_8bit_ms.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lee_8bit_ms-arch " "Found design unit 1: lee_8bit_ms-arch" {  } { { "../Project 2 SRAM/lee_8bit_ms.vhd" "" { Text "D:/Project 2 SRAM/lee_8bit_ms.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574545592306 ""} { "Info" "ISGN_ENTITY_NAME" "1 lee_8bit_ms " "Found entity 1: lee_8bit_ms" {  } { { "../Project 2 SRAM/lee_8bit_ms.vhd" "" { Text "D:/Project 2 SRAM/lee_8bit_ms.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574545592306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574545592306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project 2 sram/lee_master_slave_flipflop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /project 2 sram/lee_master_slave_flipflop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lee_master_slave_flipflop-arch " "Found design unit 1: lee_master_slave_flipflop-arch" {  } { { "../Project 2 SRAM/lee_master_slave_flipflop.vhd" "" { Text "D:/Project 2 SRAM/lee_master_slave_flipflop.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574545592322 ""} { "Info" "ISGN_ENTITY_NAME" "1 lee_master_slave_flipflop " "Found entity 1: lee_master_slave_flipflop" {  } { { "../Project 2 SRAM/lee_master_slave_flipflop.vhd" "" { Text "D:/Project 2 SRAM/lee_master_slave_flipflop.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574545592322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574545592322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project 2 sram/lee_dflipflop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /project 2 sram/lee_dflipflop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lee_dflipflop-arch " "Found design unit 1: lee_dflipflop-arch" {  } { { "../Project 2 SRAM/lee_dflipflop.vhd" "" { Text "D:/Project 2 SRAM/lee_dflipflop.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574545592322 ""} { "Info" "ISGN_ENTITY_NAME" "1 lee_dflipflop " "Found entity 1: lee_dflipflop" {  } { { "../Project 2 SRAM/lee_dflipflop.vhd" "" { Text "D:/Project 2 SRAM/lee_dflipflop.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574545592322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574545592322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram16x8ssd.bdf 1 1 " "Found 1 design units, including 1 entities, in source file sram16x8ssd.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 sram16x8ssd " "Found entity 1: sram16x8ssd" {  } { { "sram16x8ssd.bdf" "" { Schematic "D:/project 2 final 2/sram16x8ssd.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574545592322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574545592322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project 2 sram/memory_32x32.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /project 2 sram/memory_32x32.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 memory_32x32 " "Found entity 1: memory_32x32" {  } { { "../Project 2 SRAM/memory_32x32.bdf" "" { Schematic "D:/Project 2 SRAM/memory_32x32.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574545592322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574545592322 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "memory_32x32 " "Elaborating entity \"memory_32x32\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1574545592369 ""}
{ "Error" "EGDFX_WIDTH_MISMATCH_FOR_PORT" "lee_address_select\[3..0\] lee_sram_32x32_in inst4 \"lee_address_select\[31..0\]\" " "Width mismatch in port \"lee_address_select\[3..0\]\" of instance \"inst4\" and type lee_sram_32x32_in -- source is \"\"lee_address_select\[31..0\]\"\"" {  } { { "../Project 2 SRAM/memory_32x32.bdf" "" { Schematic "D:/Project 2 SRAM/memory_32x32.bdf" { { -336 -152 72 -320 "lee_address_select\[31..0\]" "" } { -408 72 368 -168 "inst4" "" } } } }  } 0 275024 "Width mismatch in port \"%1!s!\" of instance \"%3!s!\" and type %2!s! -- source is \"%4!s!\"" 0 0 "Quartus II" 0 -1 1574545592369 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Quartus II" 0 -1 1574545592369 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4633 " "Peak virtual memory: 4633 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1574545592478 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Nov 23 16:46:32 2019 " "Processing ended: Sat Nov 23 16:46:32 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1574545592478 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1574545592478 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1574545592478 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1574545592478 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 1  " "Quartus II Full Compilation was unsuccessful. 4 errors, 1 warning" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1574545593072 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1574545591494 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1574545591494 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 23 16:46:31 2019 " "Processing started: Sat Nov 23 16:46:31 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1574545591494 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1574545591494 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sram16 -c sram16 " "Command: quartus_map --read_settings_files=on --write_settings_files=off sram16 -c sram16" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1574545591494 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1574545591869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project 2 sram/lee_sram_32x32_in.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /project 2 sram/lee_sram_32x32_in.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lee_sram_32x32_in-arch " "Found design unit 1: lee_sram_32x32_in-arch" {  } { { "../Project 2 SRAM/lee_sram_32x32_in.vhd" "" { Text "D:/Project 2 SRAM/lee_sram_32x32_in.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574545592291 ""} { "Info" "ISGN_ENTITY_NAME" "1 lee_sram_32x32_in " "Found entity 1: lee_sram_32x32_in" {  } { { "../Project 2 SRAM/lee_sram_32x32_in.vhd" "" { Text "D:/Project 2 SRAM/lee_sram_32x32_in.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574545592291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574545592291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project 2 sram/lee_sram_16x8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /project 2 sram/lee_sram_16x8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lee_sram_16x8-arch " "Found design unit 1: lee_sram_16x8-arch" {  } { { "../Project 2 SRAM/lee_sram_16x8.vhd" "" { Text "D:/Project 2 SRAM/lee_sram_16x8.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574545592306 ""} { "Info" "ISGN_ENTITY_NAME" "1 lee_sram_16x8 " "Found entity 1: lee_sram_16x8" {  } { { "../Project 2 SRAM/lee_sram_16x8.vhd" "" { Text "D:/Project 2 SRAM/lee_sram_16x8.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574545592306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574545592306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project 2 sram/dec_to_hex.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /project 2 sram/dec_to_hex.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dec_to_hex-arch " "Found design unit 1: dec_to_hex-arch" {  } { { "../Project 2 SRAM/dec_to_hex.vhd" "" { Text "D:/Project 2 SRAM/dec_to_hex.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574545592306 ""} { "Info" "ISGN_ENTITY_NAME" "1 dec_to_hex " "Found entity 1: dec_to_hex" {  } { { "../Project 2 SRAM/dec_to_hex.vhd" "" { Text "D:/Project 2 SRAM/dec_to_hex.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574545592306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574545592306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project 2 sram/lee_8bit_ms.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /project 2 sram/lee_8bit_ms.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lee_8bit_ms-arch " "Found design unit 1: lee_8bit_ms-arch" {  } { { "../Project 2 SRAM/lee_8bit_ms.vhd" "" { Text "D:/Project 2 SRAM/lee_8bit_ms.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574545592306 ""} { "Info" "ISGN_ENTITY_NAME" "1 lee_8bit_ms " "Found entity 1: lee_8bit_ms" {  } { { "../Project 2 SRAM/lee_8bit_ms.vhd" "" { Text "D:/Project 2 SRAM/lee_8bit_ms.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574545592306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574545592306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project 2 sram/lee_master_slave_flipflop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /project 2 sram/lee_master_slave_flipflop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lee_master_slave_flipflop-arch " "Found design unit 1: lee_master_slave_flipflop-arch" {  } { { "../Project 2 SRAM/lee_master_slave_flipflop.vhd" "" { Text "D:/Project 2 SRAM/lee_master_slave_flipflop.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574545592322 ""} { "Info" "ISGN_ENTITY_NAME" "1 lee_master_slave_flipflop " "Found entity 1: lee_master_slave_flipflop" {  } { { "../Project 2 SRAM/lee_master_slave_flipflop.vhd" "" { Text "D:/Project 2 SRAM/lee_master_slave_flipflop.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574545592322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574545592322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project 2 sram/lee_dflipflop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /project 2 sram/lee_dflipflop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lee_dflipflop-arch " "Found design unit 1: lee_dflipflop-arch" {  } { { "../Project 2 SRAM/lee_dflipflop.vhd" "" { Text "D:/Project 2 SRAM/lee_dflipflop.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574545592322 ""} { "Info" "ISGN_ENTITY_NAME" "1 lee_dflipflop " "Found entity 1: lee_dflipflop" {  } { { "../Project 2 SRAM/lee_dflipflop.vhd" "" { Text "D:/Project 2 SRAM/lee_dflipflop.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574545592322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574545592322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram16x8ssd.bdf 1 1 " "Found 1 design units, including 1 entities, in source file sram16x8ssd.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 sram16x8ssd " "Found entity 1: sram16x8ssd" {  } { { "sram16x8ssd.bdf" "" { Schematic "D:/project 2 final 2/sram16x8ssd.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574545592322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574545592322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project 2 sram/memory_32x32.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /project 2 sram/memory_32x32.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 memory_32x32 " "Found entity 1: memory_32x32" {  } { { "../Project 2 SRAM/memory_32x32.bdf" "" { Schematic "D:/Project 2 SRAM/memory_32x32.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574545592322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574545592322 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "memory_32x32 " "Elaborating entity \"memory_32x32\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1574545592369 ""}
{ "Error" "EGDFX_WIDTH_MISMATCH_FOR_PORT" "lee_address_select\[3..0\] lee_sram_32x32_in inst4 \"lee_address_select\[31..0\]\" " "Width mismatch in port \"lee_address_select\[3..0\]\" of instance \"inst4\" and type lee_sram_32x32_in -- source is \"\"lee_address_select\[31..0\]\"\"" {  } { { "../Project 2 SRAM/memory_32x32.bdf" "" { Schematic "D:/Project 2 SRAM/memory_32x32.bdf" { { -336 -152 72 -320 "lee_address_select\[31..0\]" "" } { -408 72 368 -168 "inst4" "" } } } }  } 0 275024 "Width mismatch in port \"%1!s!\" of instance \"%3!s!\" and type %2!s! -- source is \"%4!s!\"" 0 0 "Quartus II" 0 -1 1574545592369 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Quartus II" 0 -1 1574545592369 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4633 " "Peak virtual memory: 4633 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1574545592478 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Nov 23 16:46:32 2019 " "Processing ended: Sat Nov 23 16:46:32 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1574545592478 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1574545592478 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1574545592478 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1574545592478 ""}
