Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Thu May 25 19:15:31 2023
| Host         : jordi-5600G running 64-bit Ubuntu 22.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -file place_report_timing_summary_0.rpt -pb place_report_timing_summary_0.pb -rpx place_report_timing_summary_0.rpx
| Design       : tld_test_placa_a100t_cape
| Device       : 7a100t-fgg676
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  68          
TIMING-16  Warning           Large setup violation        91          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (68)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (188)
5. checking no_input_delay (21)
6. checking no_output_delay (58)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (68)
-------------------------
 There are 68 register/latch pins with no clock driven by root clock pin: dna_fpga/divisor_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (188)
--------------------------------------------------
 There are 188 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (21)
-------------------------------
 There are 21 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (58)
--------------------------------
 There are 58 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.927     -130.485                     93                 1444       -0.365       -4.089                     23                 1444        4.020        0.000                       0                   666  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
clk_50                {0.000 10.000}       20.000          50.000          
  clk_out1_clk_wiz_0  {0.000 5.000}        10.000          100.000         
  clk_out2_clk_wiz_0  {0.000 35.714}       71.429          14.000          
  clk_out3_clk_wiz_0  {0.000 71.429}       142.857         7.000           
  clkfbout_clk_wiz_0  {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_50                                                                                                                                                                  7.000        0.000                       0                     1  
  clk_out1_clk_wiz_0        5.164        0.000                      0                  219        0.228        0.000                      0                  219        4.020        0.000                       0                    98  
  clk_out2_clk_wiz_0       66.686        0.000                      0                  152        0.092        0.000                      0                  152       35.214        0.000                       0                    71  
  clk_out3_clk_wiz_0      135.366        0.000                      0                 1028        0.023        0.000                      0                 1028       70.449        0.000                       0                   494  
  clkfbout_clk_wiz_0                                                                                                                                                   18.751        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out3_clk_wiz_0  clk_out1_clk_wiz_0       -1.927     -128.563                     90                   90       -0.008       -0.008                      1                   90  
clk_out3_clk_wiz_0  clk_out2_clk_wiz_0       64.900        0.000                      0                   68       -0.365       -3.599                     19                   68  
clk_out1_clk_wiz_0  clk_out3_clk_wiz_0       -0.728       -1.923                      3                    3       -0.218       -0.482                      3                    3  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_50
  To Clock:  clk_50

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_50
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_50 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  los_relojes/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y0  los_relojes/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  los_relojes/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  los_relojes/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  los_relojes/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  los_relojes/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        5.164ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.228ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.164ns  (required time - arrival time)
  Source:                 test_sdram/addr_to_test_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_sdram/addr_to_test_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.279ns  (logic 0.952ns (22.248%)  route 3.327ns (77.752%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.376ns = ( 16.376 - 10.000 ) 
    Source Clock Delay      (SCD):    6.749ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, estimated)        1.233     2.730    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.818 r  los_relojes/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        2.018     4.836    los_relojes/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.932 r  los_relojes/clkout1_buf/O
                         net (fo=96, estimated)       1.817     6.749    test_sdram/clk_out1
    SLICE_X20Y42         FDRE                                         r  test_sdram/addr_to_test_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y42         FDRE (Prop_fdre_C_Q)         0.456     7.205 f  test_sdram/addr_to_test_reg[3]/Q
                         net (fo=9, estimated)        0.759     7.964    test_sdram/data1[1]
    SLICE_X19Y43         LUT4 (Prop_lut4_I1_O)        0.124     8.088 r  test_sdram/FSM_onehot_state[7]_i_12/O
                         net (fo=2, estimated)        1.102     9.190    test_sdram/FSM_onehot_state[7]_i_12_n_0
    SLICE_X22Y45         LUT6 (Prop_lut6_I1_O)        0.124     9.314 r  test_sdram/FSM_onehot_state[7]_i_7/O
                         net (fo=9, estimated)        0.641     9.955    test_sdram/controlador/addr_to_test_reg[23]
    SLICE_X21Y46         LUT6 (Prop_lut6_I0_O)        0.124    10.079 r  test_sdram/controlador/addr_to_test[23]_i_2/O
                         net (fo=25, estimated)       0.219    10.298    test_sdram/controlador/FSM_onehot_state_reg[4]
    SLICE_X21Y46         LUT5 (Prop_lut5_I0_O)        0.124    10.422 r  test_sdram/controlador/addr_to_test[23]_i_1/O
                         net (fo=23, estimated)       0.606    11.028    test_sdram/controlador_n_52
    SLICE_X20Y42         FDRE                                         r  test_sdram/addr_to_test_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  clk_50 (IN)
                         net (fo=0)                   0.000    10.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.426    11.426 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, estimated)        1.171    12.598    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.681 r  los_relojes/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.917    14.598    los_relojes/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.689 r  los_relojes/clkout1_buf/O
                         net (fo=96, estimated)       1.687    16.376    test_sdram/clk_out1
    SLICE_X20Y42         FDRE                                         r  test_sdram/addr_to_test_reg[1]/C
                         clock pessimism              0.347    16.723    
                         clock uncertainty           -0.102    16.621    
    SLICE_X20Y42         FDRE (Setup_fdre_C_R)       -0.429    16.192    test_sdram/addr_to_test_reg[1]
  -------------------------------------------------------------------
                         required time                         16.192    
                         arrival time                         -11.028    
  -------------------------------------------------------------------
                         slack                                  5.164    

Slack (MET) :             5.164ns  (required time - arrival time)
  Source:                 test_sdram/addr_to_test_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_sdram/addr_to_test_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.279ns  (logic 0.952ns (22.248%)  route 3.327ns (77.752%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.376ns = ( 16.376 - 10.000 ) 
    Source Clock Delay      (SCD):    6.749ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, estimated)        1.233     2.730    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.818 r  los_relojes/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        2.018     4.836    los_relojes/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.932 r  los_relojes/clkout1_buf/O
                         net (fo=96, estimated)       1.817     6.749    test_sdram/clk_out1
    SLICE_X20Y42         FDRE                                         r  test_sdram/addr_to_test_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y42         FDRE (Prop_fdre_C_Q)         0.456     7.205 f  test_sdram/addr_to_test_reg[3]/Q
                         net (fo=9, estimated)        0.759     7.964    test_sdram/data1[1]
    SLICE_X19Y43         LUT4 (Prop_lut4_I1_O)        0.124     8.088 r  test_sdram/FSM_onehot_state[7]_i_12/O
                         net (fo=2, estimated)        1.102     9.190    test_sdram/FSM_onehot_state[7]_i_12_n_0
    SLICE_X22Y45         LUT6 (Prop_lut6_I1_O)        0.124     9.314 r  test_sdram/FSM_onehot_state[7]_i_7/O
                         net (fo=9, estimated)        0.641     9.955    test_sdram/controlador/addr_to_test_reg[23]
    SLICE_X21Y46         LUT6 (Prop_lut6_I0_O)        0.124    10.079 r  test_sdram/controlador/addr_to_test[23]_i_2/O
                         net (fo=25, estimated)       0.219    10.298    test_sdram/controlador/FSM_onehot_state_reg[4]
    SLICE_X21Y46         LUT5 (Prop_lut5_I0_O)        0.124    10.422 r  test_sdram/controlador/addr_to_test[23]_i_1/O
                         net (fo=23, estimated)       0.606    11.028    test_sdram/controlador_n_52
    SLICE_X20Y42         FDRE                                         r  test_sdram/addr_to_test_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  clk_50 (IN)
                         net (fo=0)                   0.000    10.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.426    11.426 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, estimated)        1.171    12.598    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.681 r  los_relojes/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.917    14.598    los_relojes/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.689 r  los_relojes/clkout1_buf/O
                         net (fo=96, estimated)       1.687    16.376    test_sdram/clk_out1
    SLICE_X20Y42         FDRE                                         r  test_sdram/addr_to_test_reg[2]/C
                         clock pessimism              0.347    16.723    
                         clock uncertainty           -0.102    16.621    
    SLICE_X20Y42         FDRE (Setup_fdre_C_R)       -0.429    16.192    test_sdram/addr_to_test_reg[2]
  -------------------------------------------------------------------
                         required time                         16.192    
                         arrival time                         -11.028    
  -------------------------------------------------------------------
                         slack                                  5.164    

Slack (MET) :             5.164ns  (required time - arrival time)
  Source:                 test_sdram/addr_to_test_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_sdram/addr_to_test_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.279ns  (logic 0.952ns (22.248%)  route 3.327ns (77.752%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.376ns = ( 16.376 - 10.000 ) 
    Source Clock Delay      (SCD):    6.749ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, estimated)        1.233     2.730    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.818 r  los_relojes/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        2.018     4.836    los_relojes/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.932 r  los_relojes/clkout1_buf/O
                         net (fo=96, estimated)       1.817     6.749    test_sdram/clk_out1
    SLICE_X20Y42         FDRE                                         r  test_sdram/addr_to_test_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y42         FDRE (Prop_fdre_C_Q)         0.456     7.205 f  test_sdram/addr_to_test_reg[3]/Q
                         net (fo=9, estimated)        0.759     7.964    test_sdram/data1[1]
    SLICE_X19Y43         LUT4 (Prop_lut4_I1_O)        0.124     8.088 r  test_sdram/FSM_onehot_state[7]_i_12/O
                         net (fo=2, estimated)        1.102     9.190    test_sdram/FSM_onehot_state[7]_i_12_n_0
    SLICE_X22Y45         LUT6 (Prop_lut6_I1_O)        0.124     9.314 r  test_sdram/FSM_onehot_state[7]_i_7/O
                         net (fo=9, estimated)        0.641     9.955    test_sdram/controlador/addr_to_test_reg[23]
    SLICE_X21Y46         LUT6 (Prop_lut6_I0_O)        0.124    10.079 r  test_sdram/controlador/addr_to_test[23]_i_2/O
                         net (fo=25, estimated)       0.219    10.298    test_sdram/controlador/FSM_onehot_state_reg[4]
    SLICE_X21Y46         LUT5 (Prop_lut5_I0_O)        0.124    10.422 r  test_sdram/controlador/addr_to_test[23]_i_1/O
                         net (fo=23, estimated)       0.606    11.028    test_sdram/controlador_n_52
    SLICE_X20Y42         FDRE                                         r  test_sdram/addr_to_test_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  clk_50 (IN)
                         net (fo=0)                   0.000    10.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.426    11.426 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, estimated)        1.171    12.598    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.681 r  los_relojes/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.917    14.598    los_relojes/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.689 r  los_relojes/clkout1_buf/O
                         net (fo=96, estimated)       1.687    16.376    test_sdram/clk_out1
    SLICE_X20Y42         FDRE                                         r  test_sdram/addr_to_test_reg[3]/C
                         clock pessimism              0.347    16.723    
                         clock uncertainty           -0.102    16.621    
    SLICE_X20Y42         FDRE (Setup_fdre_C_R)       -0.429    16.192    test_sdram/addr_to_test_reg[3]
  -------------------------------------------------------------------
                         required time                         16.192    
                         arrival time                         -11.028    
  -------------------------------------------------------------------
                         slack                                  5.164    

Slack (MET) :             5.164ns  (required time - arrival time)
  Source:                 test_sdram/addr_to_test_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_sdram/addr_to_test_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.279ns  (logic 0.952ns (22.248%)  route 3.327ns (77.752%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.376ns = ( 16.376 - 10.000 ) 
    Source Clock Delay      (SCD):    6.749ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, estimated)        1.233     2.730    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.818 r  los_relojes/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        2.018     4.836    los_relojes/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.932 r  los_relojes/clkout1_buf/O
                         net (fo=96, estimated)       1.817     6.749    test_sdram/clk_out1
    SLICE_X20Y42         FDRE                                         r  test_sdram/addr_to_test_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y42         FDRE (Prop_fdre_C_Q)         0.456     7.205 f  test_sdram/addr_to_test_reg[3]/Q
                         net (fo=9, estimated)        0.759     7.964    test_sdram/data1[1]
    SLICE_X19Y43         LUT4 (Prop_lut4_I1_O)        0.124     8.088 r  test_sdram/FSM_onehot_state[7]_i_12/O
                         net (fo=2, estimated)        1.102     9.190    test_sdram/FSM_onehot_state[7]_i_12_n_0
    SLICE_X22Y45         LUT6 (Prop_lut6_I1_O)        0.124     9.314 r  test_sdram/FSM_onehot_state[7]_i_7/O
                         net (fo=9, estimated)        0.641     9.955    test_sdram/controlador/addr_to_test_reg[23]
    SLICE_X21Y46         LUT6 (Prop_lut6_I0_O)        0.124    10.079 r  test_sdram/controlador/addr_to_test[23]_i_2/O
                         net (fo=25, estimated)       0.219    10.298    test_sdram/controlador/FSM_onehot_state_reg[4]
    SLICE_X21Y46         LUT5 (Prop_lut5_I0_O)        0.124    10.422 r  test_sdram/controlador/addr_to_test[23]_i_1/O
                         net (fo=23, estimated)       0.606    11.028    test_sdram/controlador_n_52
    SLICE_X20Y42         FDRE                                         r  test_sdram/addr_to_test_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  clk_50 (IN)
                         net (fo=0)                   0.000    10.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.426    11.426 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, estimated)        1.171    12.598    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.681 r  los_relojes/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.917    14.598    los_relojes/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.689 r  los_relojes/clkout1_buf/O
                         net (fo=96, estimated)       1.687    16.376    test_sdram/clk_out1
    SLICE_X20Y42         FDRE                                         r  test_sdram/addr_to_test_reg[4]/C
                         clock pessimism              0.347    16.723    
                         clock uncertainty           -0.102    16.621    
    SLICE_X20Y42         FDRE (Setup_fdre_C_R)       -0.429    16.192    test_sdram/addr_to_test_reg[4]
  -------------------------------------------------------------------
                         required time                         16.192    
                         arrival time                         -11.028    
  -------------------------------------------------------------------
                         slack                                  5.164    

Slack (MET) :             5.213ns  (required time - arrival time)
  Source:                 test_sdram/addr_to_test_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_sdram/addr_to_test_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.232ns  (logic 0.952ns (22.495%)  route 3.280ns (77.505%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.378ns = ( 16.378 - 10.000 ) 
    Source Clock Delay      (SCD):    6.749ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, estimated)        1.233     2.730    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.818 r  los_relojes/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        2.018     4.836    los_relojes/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.932 r  los_relojes/clkout1_buf/O
                         net (fo=96, estimated)       1.817     6.749    test_sdram/clk_out1
    SLICE_X20Y42         FDRE                                         r  test_sdram/addr_to_test_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y42         FDRE (Prop_fdre_C_Q)         0.456     7.205 f  test_sdram/addr_to_test_reg[3]/Q
                         net (fo=9, estimated)        0.759     7.964    test_sdram/data1[1]
    SLICE_X19Y43         LUT4 (Prop_lut4_I1_O)        0.124     8.088 r  test_sdram/FSM_onehot_state[7]_i_12/O
                         net (fo=2, estimated)        1.102     9.190    test_sdram/FSM_onehot_state[7]_i_12_n_0
    SLICE_X22Y45         LUT6 (Prop_lut6_I1_O)        0.124     9.314 r  test_sdram/FSM_onehot_state[7]_i_7/O
                         net (fo=9, estimated)        0.641     9.955    test_sdram/controlador/addr_to_test_reg[23]
    SLICE_X21Y46         LUT6 (Prop_lut6_I0_O)        0.124    10.079 r  test_sdram/controlador/addr_to_test[23]_i_2/O
                         net (fo=25, estimated)       0.219    10.298    test_sdram/controlador/FSM_onehot_state_reg[4]
    SLICE_X21Y46         LUT5 (Prop_lut5_I0_O)        0.124    10.422 r  test_sdram/controlador/addr_to_test[23]_i_1/O
                         net (fo=23, estimated)       0.559    10.981    test_sdram/controlador_n_52
    SLICE_X20Y43         FDRE                                         r  test_sdram/addr_to_test_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  clk_50 (IN)
                         net (fo=0)                   0.000    10.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.426    11.426 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, estimated)        1.171    12.598    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.681 r  los_relojes/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.917    14.598    los_relojes/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.689 r  los_relojes/clkout1_buf/O
                         net (fo=96, estimated)       1.689    16.378    test_sdram/clk_out1
    SLICE_X20Y43         FDRE                                         r  test_sdram/addr_to_test_reg[5]/C
                         clock pessimism              0.347    16.725    
                         clock uncertainty           -0.102    16.623    
    SLICE_X20Y43         FDRE (Setup_fdre_C_R)       -0.429    16.194    test_sdram/addr_to_test_reg[5]
  -------------------------------------------------------------------
                         required time                         16.194    
                         arrival time                         -10.981    
  -------------------------------------------------------------------
                         slack                                  5.213    

Slack (MET) :             5.213ns  (required time - arrival time)
  Source:                 test_sdram/addr_to_test_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_sdram/addr_to_test_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.232ns  (logic 0.952ns (22.495%)  route 3.280ns (77.505%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.378ns = ( 16.378 - 10.000 ) 
    Source Clock Delay      (SCD):    6.749ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, estimated)        1.233     2.730    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.818 r  los_relojes/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        2.018     4.836    los_relojes/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.932 r  los_relojes/clkout1_buf/O
                         net (fo=96, estimated)       1.817     6.749    test_sdram/clk_out1
    SLICE_X20Y42         FDRE                                         r  test_sdram/addr_to_test_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y42         FDRE (Prop_fdre_C_Q)         0.456     7.205 f  test_sdram/addr_to_test_reg[3]/Q
                         net (fo=9, estimated)        0.759     7.964    test_sdram/data1[1]
    SLICE_X19Y43         LUT4 (Prop_lut4_I1_O)        0.124     8.088 r  test_sdram/FSM_onehot_state[7]_i_12/O
                         net (fo=2, estimated)        1.102     9.190    test_sdram/FSM_onehot_state[7]_i_12_n_0
    SLICE_X22Y45         LUT6 (Prop_lut6_I1_O)        0.124     9.314 r  test_sdram/FSM_onehot_state[7]_i_7/O
                         net (fo=9, estimated)        0.641     9.955    test_sdram/controlador/addr_to_test_reg[23]
    SLICE_X21Y46         LUT6 (Prop_lut6_I0_O)        0.124    10.079 r  test_sdram/controlador/addr_to_test[23]_i_2/O
                         net (fo=25, estimated)       0.219    10.298    test_sdram/controlador/FSM_onehot_state_reg[4]
    SLICE_X21Y46         LUT5 (Prop_lut5_I0_O)        0.124    10.422 r  test_sdram/controlador/addr_to_test[23]_i_1/O
                         net (fo=23, estimated)       0.559    10.981    test_sdram/controlador_n_52
    SLICE_X20Y43         FDRE                                         r  test_sdram/addr_to_test_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  clk_50 (IN)
                         net (fo=0)                   0.000    10.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.426    11.426 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, estimated)        1.171    12.598    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.681 r  los_relojes/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.917    14.598    los_relojes/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.689 r  los_relojes/clkout1_buf/O
                         net (fo=96, estimated)       1.689    16.378    test_sdram/clk_out1
    SLICE_X20Y43         FDRE                                         r  test_sdram/addr_to_test_reg[6]/C
                         clock pessimism              0.347    16.725    
                         clock uncertainty           -0.102    16.623    
    SLICE_X20Y43         FDRE (Setup_fdre_C_R)       -0.429    16.194    test_sdram/addr_to_test_reg[6]
  -------------------------------------------------------------------
                         required time                         16.194    
                         arrival time                         -10.981    
  -------------------------------------------------------------------
                         slack                                  5.213    

Slack (MET) :             5.213ns  (required time - arrival time)
  Source:                 test_sdram/addr_to_test_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_sdram/addr_to_test_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.232ns  (logic 0.952ns (22.495%)  route 3.280ns (77.505%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.378ns = ( 16.378 - 10.000 ) 
    Source Clock Delay      (SCD):    6.749ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, estimated)        1.233     2.730    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.818 r  los_relojes/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        2.018     4.836    los_relojes/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.932 r  los_relojes/clkout1_buf/O
                         net (fo=96, estimated)       1.817     6.749    test_sdram/clk_out1
    SLICE_X20Y42         FDRE                                         r  test_sdram/addr_to_test_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y42         FDRE (Prop_fdre_C_Q)         0.456     7.205 f  test_sdram/addr_to_test_reg[3]/Q
                         net (fo=9, estimated)        0.759     7.964    test_sdram/data1[1]
    SLICE_X19Y43         LUT4 (Prop_lut4_I1_O)        0.124     8.088 r  test_sdram/FSM_onehot_state[7]_i_12/O
                         net (fo=2, estimated)        1.102     9.190    test_sdram/FSM_onehot_state[7]_i_12_n_0
    SLICE_X22Y45         LUT6 (Prop_lut6_I1_O)        0.124     9.314 r  test_sdram/FSM_onehot_state[7]_i_7/O
                         net (fo=9, estimated)        0.641     9.955    test_sdram/controlador/addr_to_test_reg[23]
    SLICE_X21Y46         LUT6 (Prop_lut6_I0_O)        0.124    10.079 r  test_sdram/controlador/addr_to_test[23]_i_2/O
                         net (fo=25, estimated)       0.219    10.298    test_sdram/controlador/FSM_onehot_state_reg[4]
    SLICE_X21Y46         LUT5 (Prop_lut5_I0_O)        0.124    10.422 r  test_sdram/controlador/addr_to_test[23]_i_1/O
                         net (fo=23, estimated)       0.559    10.981    test_sdram/controlador_n_52
    SLICE_X20Y43         FDRE                                         r  test_sdram/addr_to_test_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  clk_50 (IN)
                         net (fo=0)                   0.000    10.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.426    11.426 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, estimated)        1.171    12.598    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.681 r  los_relojes/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.917    14.598    los_relojes/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.689 r  los_relojes/clkout1_buf/O
                         net (fo=96, estimated)       1.689    16.378    test_sdram/clk_out1
    SLICE_X20Y43         FDRE                                         r  test_sdram/addr_to_test_reg[7]/C
                         clock pessimism              0.347    16.725    
                         clock uncertainty           -0.102    16.623    
    SLICE_X20Y43         FDRE (Setup_fdre_C_R)       -0.429    16.194    test_sdram/addr_to_test_reg[7]
  -------------------------------------------------------------------
                         required time                         16.194    
                         arrival time                         -10.981    
  -------------------------------------------------------------------
                         slack                                  5.213    

Slack (MET) :             5.213ns  (required time - arrival time)
  Source:                 test_sdram/addr_to_test_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_sdram/addr_to_test_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.232ns  (logic 0.952ns (22.495%)  route 3.280ns (77.505%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.378ns = ( 16.378 - 10.000 ) 
    Source Clock Delay      (SCD):    6.749ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, estimated)        1.233     2.730    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.818 r  los_relojes/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        2.018     4.836    los_relojes/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.932 r  los_relojes/clkout1_buf/O
                         net (fo=96, estimated)       1.817     6.749    test_sdram/clk_out1
    SLICE_X20Y42         FDRE                                         r  test_sdram/addr_to_test_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y42         FDRE (Prop_fdre_C_Q)         0.456     7.205 f  test_sdram/addr_to_test_reg[3]/Q
                         net (fo=9, estimated)        0.759     7.964    test_sdram/data1[1]
    SLICE_X19Y43         LUT4 (Prop_lut4_I1_O)        0.124     8.088 r  test_sdram/FSM_onehot_state[7]_i_12/O
                         net (fo=2, estimated)        1.102     9.190    test_sdram/FSM_onehot_state[7]_i_12_n_0
    SLICE_X22Y45         LUT6 (Prop_lut6_I1_O)        0.124     9.314 r  test_sdram/FSM_onehot_state[7]_i_7/O
                         net (fo=9, estimated)        0.641     9.955    test_sdram/controlador/addr_to_test_reg[23]
    SLICE_X21Y46         LUT6 (Prop_lut6_I0_O)        0.124    10.079 r  test_sdram/controlador/addr_to_test[23]_i_2/O
                         net (fo=25, estimated)       0.219    10.298    test_sdram/controlador/FSM_onehot_state_reg[4]
    SLICE_X21Y46         LUT5 (Prop_lut5_I0_O)        0.124    10.422 r  test_sdram/controlador/addr_to_test[23]_i_1/O
                         net (fo=23, estimated)       0.559    10.981    test_sdram/controlador_n_52
    SLICE_X20Y43         FDRE                                         r  test_sdram/addr_to_test_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  clk_50 (IN)
                         net (fo=0)                   0.000    10.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.426    11.426 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, estimated)        1.171    12.598    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.681 r  los_relojes/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.917    14.598    los_relojes/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.689 r  los_relojes/clkout1_buf/O
                         net (fo=96, estimated)       1.689    16.378    test_sdram/clk_out1
    SLICE_X20Y43         FDRE                                         r  test_sdram/addr_to_test_reg[8]/C
                         clock pessimism              0.347    16.725    
                         clock uncertainty           -0.102    16.623    
    SLICE_X20Y43         FDRE (Setup_fdre_C_R)       -0.429    16.194    test_sdram/addr_to_test_reg[8]
  -------------------------------------------------------------------
                         required time                         16.194    
                         arrival time                         -10.981    
  -------------------------------------------------------------------
                         slack                                  5.213    

Slack (MET) :             5.216ns  (required time - arrival time)
  Source:                 test_sdram/addr_to_test_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_sdram/addr_to_test_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.229ns  (logic 0.952ns (22.511%)  route 3.277ns (77.489%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.378ns = ( 16.378 - 10.000 ) 
    Source Clock Delay      (SCD):    6.749ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, estimated)        1.233     2.730    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.818 r  los_relojes/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        2.018     4.836    los_relojes/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.932 r  los_relojes/clkout1_buf/O
                         net (fo=96, estimated)       1.817     6.749    test_sdram/clk_out1
    SLICE_X20Y42         FDRE                                         r  test_sdram/addr_to_test_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y42         FDRE (Prop_fdre_C_Q)         0.456     7.205 f  test_sdram/addr_to_test_reg[3]/Q
                         net (fo=9, estimated)        0.759     7.964    test_sdram/data1[1]
    SLICE_X19Y43         LUT4 (Prop_lut4_I1_O)        0.124     8.088 r  test_sdram/FSM_onehot_state[7]_i_12/O
                         net (fo=2, estimated)        1.102     9.190    test_sdram/FSM_onehot_state[7]_i_12_n_0
    SLICE_X22Y45         LUT6 (Prop_lut6_I1_O)        0.124     9.314 r  test_sdram/FSM_onehot_state[7]_i_7/O
                         net (fo=9, estimated)        0.641     9.955    test_sdram/controlador/addr_to_test_reg[23]
    SLICE_X21Y46         LUT6 (Prop_lut6_I0_O)        0.124    10.079 r  test_sdram/controlador/addr_to_test[23]_i_2/O
                         net (fo=25, estimated)       0.219    10.298    test_sdram/controlador/FSM_onehot_state_reg[4]
    SLICE_X21Y46         LUT5 (Prop_lut5_I0_O)        0.124    10.422 r  test_sdram/controlador/addr_to_test[23]_i_1/O
                         net (fo=23, estimated)       0.556    10.978    test_sdram/controlador_n_52
    SLICE_X20Y44         FDRE                                         r  test_sdram/addr_to_test_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  clk_50 (IN)
                         net (fo=0)                   0.000    10.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.426    11.426 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, estimated)        1.171    12.598    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.681 r  los_relojes/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.917    14.598    los_relojes/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.689 r  los_relojes/clkout1_buf/O
                         net (fo=96, estimated)       1.689    16.378    test_sdram/clk_out1
    SLICE_X20Y44         FDRE                                         r  test_sdram/addr_to_test_reg[10]/C
                         clock pessimism              0.347    16.725    
                         clock uncertainty           -0.102    16.623    
    SLICE_X20Y44         FDRE (Setup_fdre_C_R)       -0.429    16.194    test_sdram/addr_to_test_reg[10]
  -------------------------------------------------------------------
                         required time                         16.194    
                         arrival time                         -10.978    
  -------------------------------------------------------------------
                         slack                                  5.216    

Slack (MET) :             5.216ns  (required time - arrival time)
  Source:                 test_sdram/addr_to_test_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_sdram/addr_to_test_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.229ns  (logic 0.952ns (22.511%)  route 3.277ns (77.489%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.378ns = ( 16.378 - 10.000 ) 
    Source Clock Delay      (SCD):    6.749ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, estimated)        1.233     2.730    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.818 r  los_relojes/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        2.018     4.836    los_relojes/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.932 r  los_relojes/clkout1_buf/O
                         net (fo=96, estimated)       1.817     6.749    test_sdram/clk_out1
    SLICE_X20Y42         FDRE                                         r  test_sdram/addr_to_test_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y42         FDRE (Prop_fdre_C_Q)         0.456     7.205 f  test_sdram/addr_to_test_reg[3]/Q
                         net (fo=9, estimated)        0.759     7.964    test_sdram/data1[1]
    SLICE_X19Y43         LUT4 (Prop_lut4_I1_O)        0.124     8.088 r  test_sdram/FSM_onehot_state[7]_i_12/O
                         net (fo=2, estimated)        1.102     9.190    test_sdram/FSM_onehot_state[7]_i_12_n_0
    SLICE_X22Y45         LUT6 (Prop_lut6_I1_O)        0.124     9.314 r  test_sdram/FSM_onehot_state[7]_i_7/O
                         net (fo=9, estimated)        0.641     9.955    test_sdram/controlador/addr_to_test_reg[23]
    SLICE_X21Y46         LUT6 (Prop_lut6_I0_O)        0.124    10.079 r  test_sdram/controlador/addr_to_test[23]_i_2/O
                         net (fo=25, estimated)       0.219    10.298    test_sdram/controlador/FSM_onehot_state_reg[4]
    SLICE_X21Y46         LUT5 (Prop_lut5_I0_O)        0.124    10.422 r  test_sdram/controlador/addr_to_test[23]_i_1/O
                         net (fo=23, estimated)       0.556    10.978    test_sdram/controlador_n_52
    SLICE_X20Y44         FDRE                                         r  test_sdram/addr_to_test_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  clk_50 (IN)
                         net (fo=0)                   0.000    10.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.426    11.426 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, estimated)        1.171    12.598    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.681 r  los_relojes/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.917    14.598    los_relojes/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.689 r  los_relojes/clkout1_buf/O
                         net (fo=96, estimated)       1.689    16.378    test_sdram/clk_out1
    SLICE_X20Y44         FDRE                                         r  test_sdram/addr_to_test_reg[11]/C
                         clock pessimism              0.347    16.725    
                         clock uncertainty           -0.102    16.623    
    SLICE_X20Y44         FDRE (Setup_fdre_C_R)       -0.429    16.194    test_sdram/addr_to_test_reg[11]
  -------------------------------------------------------------------
                         required time                         16.194    
                         arrival time                         -10.978    
  -------------------------------------------------------------------
                         slack                                  5.216    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 test_sdram/controlador/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_sdram/controlador/reg_return_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.186ns (55.486%)  route 0.149ns (44.514%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.892ns
    Source Clock Delay      (SCD):    2.351ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, estimated)        0.520     0.784    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.834 r  los_relojes/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.851     1.685    los_relojes/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.711 r  los_relojes/clkout1_buf/O
                         net (fo=96, estimated)       0.640     2.351    test_sdram/controlador/clk_out1
    SLICE_X23Y44         FDRE                                         r  test_sdram/controlador/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y44         FDRE (Prop_fdre_C_Q)         0.141     2.492 r  test_sdram/controlador/state_reg[1]/Q
                         net (fo=38, estimated)       0.149     2.641    test_sdram/controlador/state_reg_n_0_[1]
    SLICE_X22Y44         LUT5 (Prop_lut5_I4_O)        0.045     2.686 r  test_sdram/controlador/reg_return_state[2]_i_1/O
                         net (fo=1, routed)           0.000     2.686    test_sdram/controlador/return_state[2]
    SLICE_X22Y44         FDRE                                         r  test_sdram/controlador/reg_return_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, estimated)        0.547     1.000    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.053 r  los_relojes/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.895     1.948    los_relojes/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.977 r  los_relojes/clkout1_buf/O
                         net (fo=96, estimated)       0.915     2.892    test_sdram/controlador/clk_out1
    SLICE_X22Y44         FDRE                                         r  test_sdram/controlador/reg_return_state_reg[2]/C
                         clock pessimism             -0.525     2.367    
    SLICE_X22Y44         FDRE (Hold_fdre_C_D)         0.091     2.458    test_sdram/controlador/reg_return_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.458    
                         arrival time                           2.686    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 test_sdram/controlador/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_sdram/controlador/reg_return_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.186ns (55.209%)  route 0.151ns (44.791%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.892ns
    Source Clock Delay      (SCD):    2.351ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, estimated)        0.520     0.784    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.834 r  los_relojes/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.851     1.685    los_relojes/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.711 r  los_relojes/clkout1_buf/O
                         net (fo=96, estimated)       0.640     2.351    test_sdram/controlador/clk_out1
    SLICE_X23Y44         FDRE                                         r  test_sdram/controlador/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y44         FDRE (Prop_fdre_C_Q)         0.141     2.492 r  test_sdram/controlador/state_reg[1]/Q
                         net (fo=38, estimated)       0.151     2.643    test_sdram/controlador/state_reg_n_0_[1]
    SLICE_X22Y44         LUT5 (Prop_lut5_I4_O)        0.045     2.688 r  test_sdram/controlador/reg_return_state[3]_i_2/O
                         net (fo=1, routed)           0.000     2.688    test_sdram/controlador/return_state[3]
    SLICE_X22Y44         FDRE                                         r  test_sdram/controlador/reg_return_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, estimated)        0.547     1.000    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.053 r  los_relojes/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.895     1.948    los_relojes/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.977 r  los_relojes/clkout1_buf/O
                         net (fo=96, estimated)       0.915     2.892    test_sdram/controlador/clk_out1
    SLICE_X22Y44         FDRE                                         r  test_sdram/controlador/reg_return_state_reg[3]/C
                         clock pessimism             -0.525     2.367    
    SLICE_X22Y44         FDRE (Hold_fdre_C_D)         0.092     2.459    test_sdram/controlador/reg_return_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.459    
                         arrival time                           2.688    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 test_sdram/divclk_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_sdram/divclk_reg[2]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.148ns (47.893%)  route 0.161ns (52.107%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.888ns
    Source Clock Delay      (SCD):    2.349ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, estimated)        0.520     0.784    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.834 r  los_relojes/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.851     1.685    los_relojes/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.711 r  los_relojes/clkout1_buf/O
                         net (fo=96, estimated)       0.638     2.349    test_sdram/clk_out1
    SLICE_X30Y46         FDRE                                         r  test_sdram/divclk_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y46         FDRE (Prop_fdre_C_Q)         0.148     2.497 r  test_sdram/divclk_reg[3]__0/Q
                         net (fo=8, estimated)        0.161     2.658    test_sdram/cke
    SLICE_X30Y46         SRL16E                                       r  test_sdram/divclk_reg[2]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, estimated)        0.547     1.000    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.053 r  los_relojes/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.895     1.948    los_relojes/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.977 r  los_relojes/clkout1_buf/O
                         net (fo=96, estimated)       0.911     2.888    test_sdram/clk_out1
    SLICE_X30Y46         SRL16E                                       r  test_sdram/divclk_reg[2]_srl3/CLK
                         clock pessimism             -0.523     2.365    
    SLICE_X30Y46         SRL16E (Hold_srl16e_CLK_D)
                                                      0.064     2.429    test_sdram/divclk_reg[2]_srl3
  -------------------------------------------------------------------
                         required time                         -2.429    
                         arrival time                           2.658    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 test_sdram/addr_to_test_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_sdram/FSM_onehot_state_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.186ns (48.476%)  route 0.198ns (51.524%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.892ns
    Source Clock Delay      (SCD):    2.351ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, estimated)        0.520     0.784    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.834 r  los_relojes/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.851     1.685    los_relojes/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.711 r  los_relojes/clkout1_buf/O
                         net (fo=96, estimated)       0.640     2.351    test_sdram/clk_out1
    SLICE_X21Y46         FDRE                                         r  test_sdram/addr_to_test_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y46         FDRE (Prop_fdre_C_Q)         0.141     2.492 f  test_sdram/addr_to_test_reg[0]/Q
                         net (fo=10, estimated)       0.198     2.690    test_sdram/addr_to_test_reg_n_0_[0]
    SLICE_X22Y46         LUT6 (Prop_lut6_I4_O)        0.045     2.735 r  test_sdram/FSM_onehot_state[6]_i_1/O
                         net (fo=1, routed)           0.000     2.735    test_sdram/FSM_onehot_state[6]_i_1_n_0
    SLICE_X22Y46         FDRE                                         r  test_sdram/FSM_onehot_state_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, estimated)        0.547     1.000    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.053 r  los_relojes/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.895     1.948    los_relojes/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.977 r  los_relojes/clkout1_buf/O
                         net (fo=96, estimated)       0.915     2.892    test_sdram/clk_out1
    SLICE_X22Y46         FDRE                                         r  test_sdram/FSM_onehot_state_reg[6]/C
                         clock pessimism             -0.525     2.367    
    SLICE_X22Y46         FDRE (Hold_fdre_C_D)         0.092     2.459    test_sdram/FSM_onehot_state_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.459    
                         arrival time                           2.735    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 test_sdram/addr_to_test_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_sdram/addr_to_test_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.251ns (61.740%)  route 0.156ns (38.260%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.892ns
    Source Clock Delay      (SCD):    2.351ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, estimated)        0.520     0.784    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.834 r  los_relojes/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.851     1.685    los_relojes/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.711 r  los_relojes/clkout1_buf/O
                         net (fo=96, estimated)       0.640     2.351    test_sdram/clk_out1
    SLICE_X20Y44         FDRE                                         r  test_sdram/addr_to_test_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y44         FDRE (Prop_fdre_C_Q)         0.141     2.492 r  test_sdram/addr_to_test_reg[10]/Q
                         net (fo=3, estimated)        0.156     2.648    test_sdram/data1[8]
    SLICE_X20Y44         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     2.758 r  test_sdram/addr_to_test0_carry__1/O[1]
                         net (fo=1, routed)           0.000     2.758    test_sdram/in13[10]
    SLICE_X20Y44         FDRE                                         r  test_sdram/addr_to_test_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, estimated)        0.547     1.000    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.053 r  los_relojes/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.895     1.948    los_relojes/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.977 r  los_relojes/clkout1_buf/O
                         net (fo=96, estimated)       0.915     2.892    test_sdram/clk_out1
    SLICE_X20Y44         FDRE                                         r  test_sdram/addr_to_test_reg[10]/C
                         clock pessimism             -0.525     2.367    
    SLICE_X20Y44         FDRE (Hold_fdre_C_D)         0.105     2.472    test_sdram/addr_to_test_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.472    
                         arrival time                           2.758    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 test_sdram/addr_to_test_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_sdram/addr_to_test_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.251ns (61.740%)  route 0.156ns (38.260%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.892ns
    Source Clock Delay      (SCD):    2.351ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, estimated)        0.520     0.784    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.834 r  los_relojes/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.851     1.685    los_relojes/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.711 r  los_relojes/clkout1_buf/O
                         net (fo=96, estimated)       0.640     2.351    test_sdram/clk_out1
    SLICE_X20Y45         FDRE                                         r  test_sdram/addr_to_test_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y45         FDRE (Prop_fdre_C_Q)         0.141     2.492 r  test_sdram/addr_to_test_reg[14]/Q
                         net (fo=3, estimated)        0.156     2.648    test_sdram/data0[3]
    SLICE_X20Y45         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     2.758 r  test_sdram/addr_to_test0_carry__2/O[1]
                         net (fo=1, routed)           0.000     2.758    test_sdram/in13[14]
    SLICE_X20Y45         FDRE                                         r  test_sdram/addr_to_test_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, estimated)        0.547     1.000    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.053 r  los_relojes/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.895     1.948    los_relojes/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.977 r  los_relojes/clkout1_buf/O
                         net (fo=96, estimated)       0.915     2.892    test_sdram/clk_out1
    SLICE_X20Y45         FDRE                                         r  test_sdram/addr_to_test_reg[14]/C
                         clock pessimism             -0.525     2.367    
    SLICE_X20Y45         FDRE (Hold_fdre_C_D)         0.105     2.472    test_sdram/addr_to_test_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.472    
                         arrival time                           2.758    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 test_sdram/addr_to_test_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_sdram/addr_to_test_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.251ns (61.740%)  route 0.156ns (38.260%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.892ns
    Source Clock Delay      (SCD):    2.351ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, estimated)        0.520     0.784    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.834 r  los_relojes/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.851     1.685    los_relojes/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.711 r  los_relojes/clkout1_buf/O
                         net (fo=96, estimated)       0.640     2.351    test_sdram/clk_out1
    SLICE_X20Y46         FDRE                                         r  test_sdram/addr_to_test_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y46         FDRE (Prop_fdre_C_Q)         0.141     2.492 r  test_sdram/addr_to_test_reg[18]/Q
                         net (fo=3, estimated)        0.156     2.648    test_sdram/data0[7]
    SLICE_X20Y46         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     2.758 r  test_sdram/addr_to_test0_carry__3/O[1]
                         net (fo=1, routed)           0.000     2.758    test_sdram/in13[18]
    SLICE_X20Y46         FDRE                                         r  test_sdram/addr_to_test_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, estimated)        0.547     1.000    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.053 r  los_relojes/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.895     1.948    los_relojes/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.977 r  los_relojes/clkout1_buf/O
                         net (fo=96, estimated)       0.915     2.892    test_sdram/clk_out1
    SLICE_X20Y46         FDRE                                         r  test_sdram/addr_to_test_reg[18]/C
                         clock pessimism             -0.525     2.367    
    SLICE_X20Y46         FDRE (Hold_fdre_C_D)         0.105     2.472    test_sdram/addr_to_test_reg[18]
  -------------------------------------------------------------------
                         required time                         -2.472    
                         arrival time                           2.758    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 test_sdram/addr_to_test_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_sdram/addr_to_test_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.251ns (61.740%)  route 0.156ns (38.260%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.892ns
    Source Clock Delay      (SCD):    2.351ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, estimated)        0.520     0.784    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.834 r  los_relojes/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.851     1.685    los_relojes/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.711 r  los_relojes/clkout1_buf/O
                         net (fo=96, estimated)       0.640     2.351    test_sdram/clk_out1
    SLICE_X20Y43         FDRE                                         r  test_sdram/addr_to_test_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y43         FDRE (Prop_fdre_C_Q)         0.141     2.492 r  test_sdram/addr_to_test_reg[6]/Q
                         net (fo=3, estimated)        0.156     2.648    test_sdram/data1[4]
    SLICE_X20Y43         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     2.758 r  test_sdram/addr_to_test0_carry__0/O[1]
                         net (fo=1, routed)           0.000     2.758    test_sdram/in13[6]
    SLICE_X20Y43         FDRE                                         r  test_sdram/addr_to_test_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, estimated)        0.547     1.000    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.053 r  los_relojes/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.895     1.948    los_relojes/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.977 r  los_relojes/clkout1_buf/O
                         net (fo=96, estimated)       0.915     2.892    test_sdram/clk_out1
    SLICE_X20Y43         FDRE                                         r  test_sdram/addr_to_test_reg[6]/C
                         clock pessimism             -0.525     2.367    
    SLICE_X20Y43         FDRE (Hold_fdre_C_D)         0.105     2.472    test_sdram/addr_to_test_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.472    
                         arrival time                           2.758    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 test_sdram/addr_to_test_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_sdram/addr_to_test_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.251ns (61.740%)  route 0.156ns (38.260%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.893ns
    Source Clock Delay      (SCD):    2.352ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, estimated)        0.520     0.784    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.834 r  los_relojes/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.851     1.685    los_relojes/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.711 r  los_relojes/clkout1_buf/O
                         net (fo=96, estimated)       0.641     2.352    test_sdram/clk_out1
    SLICE_X20Y47         FDRE                                         r  test_sdram/addr_to_test_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y47         FDRE (Prop_fdre_C_Q)         0.141     2.493 r  test_sdram/addr_to_test_reg[22]/Q
                         net (fo=3, estimated)        0.156     2.649    test_sdram/data0[11]
    SLICE_X20Y47         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     2.759 r  test_sdram/addr_to_test0_carry__4/O[1]
                         net (fo=1, routed)           0.000     2.759    test_sdram/in13[22]
    SLICE_X20Y47         FDRE                                         r  test_sdram/addr_to_test_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, estimated)        0.547     1.000    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.053 r  los_relojes/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.895     1.948    los_relojes/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.977 r  los_relojes/clkout1_buf/O
                         net (fo=96, estimated)       0.916     2.893    test_sdram/clk_out1
    SLICE_X20Y47         FDRE                                         r  test_sdram/addr_to_test_reg[22]/C
                         clock pessimism             -0.525     2.368    
    SLICE_X20Y47         FDRE (Hold_fdre_C_D)         0.105     2.473    test_sdram/addr_to_test_reg[22]
  -------------------------------------------------------------------
                         required time                         -2.473    
                         arrival time                           2.759    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 test_sdram/addr_to_test_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_sdram/addr_to_test_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.252ns (61.770%)  route 0.156ns (38.230%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.892ns
    Source Clock Delay      (SCD):    2.351ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, estimated)        0.520     0.784    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.834 r  los_relojes/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.851     1.685    los_relojes/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.711 r  los_relojes/clkout1_buf/O
                         net (fo=96, estimated)       0.640     2.351    test_sdram/clk_out1
    SLICE_X20Y44         FDRE                                         r  test_sdram/addr_to_test_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y44         FDRE (Prop_fdre_C_Q)         0.141     2.492 r  test_sdram/addr_to_test_reg[11]/Q
                         net (fo=3, estimated)        0.156     2.648    test_sdram/data0[0]
    SLICE_X20Y44         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     2.759 r  test_sdram/addr_to_test0_carry__1/O[2]
                         net (fo=1, routed)           0.000     2.759    test_sdram/in13[11]
    SLICE_X20Y44         FDRE                                         r  test_sdram/addr_to_test_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, estimated)        0.547     1.000    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.053 r  los_relojes/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.895     1.948    los_relojes/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.977 r  los_relojes/clkout1_buf/O
                         net (fo=96, estimated)       0.915     2.892    test_sdram/clk_out1
    SLICE_X20Y44         FDRE                                         r  test_sdram/addr_to_test_reg[11]/C
                         clock pessimism             -0.525     2.367    
    SLICE_X20Y44         FDRE (Hold_fdre_C_D)         0.105     2.472    test_sdram/addr_to_test_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.472    
                         arrival time                           2.759    
  -------------------------------------------------------------------
                         slack                                  0.287    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { los_relojes/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    los_relojes/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  los_relojes/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X22Y46     test_sdram/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X23Y46     test_sdram/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X22Y46     test_sdram/FSM_onehot_state_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X23Y46     test_sdram/FSM_onehot_state_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X23Y46     test_sdram/FSM_onehot_state_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X22Y46     test_sdram/FSM_onehot_state_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X22Y46     test_sdram/FSM_onehot_state_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X22Y46     test_sdram/FSM_onehot_state_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  los_relojes/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y46     test_sdram/divclk_reg[2]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y46     test_sdram/divclk_reg[2]_srl3/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X22Y46     test_sdram/FSM_onehot_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X22Y46     test_sdram/FSM_onehot_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X23Y46     test_sdram/FSM_onehot_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X23Y46     test_sdram/FSM_onehot_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X22Y46     test_sdram/FSM_onehot_state_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X22Y46     test_sdram/FSM_onehot_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X23Y46     test_sdram/FSM_onehot_state_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X23Y46     test_sdram/FSM_onehot_state_reg[3]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y46     test_sdram/divclk_reg[2]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y46     test_sdram/divclk_reg[2]_srl3/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X22Y46     test_sdram/FSM_onehot_state_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X22Y46     test_sdram/FSM_onehot_state_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X23Y46     test_sdram/FSM_onehot_state_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X23Y46     test_sdram/FSM_onehot_state_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X22Y46     test_sdram/FSM_onehot_state_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X22Y46     test_sdram/FSM_onehot_state_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X23Y46     test_sdram/FSM_onehot_state_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X23Y46     test_sdram/FSM_onehot_state_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       66.686ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.092ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       35.214ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             66.686ns  (required time - arrival time)
  Source:                 modo_vga/addrvga_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@35.714ns period=71.429ns})
  Destination:            modo_vga/addrvga_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@35.714ns period=71.429ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            71.429ns  (clk_out2_clk_wiz_0 rise@71.429ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.846ns  (logic 1.283ns (33.359%)  route 2.563ns (66.641%))
  Logic Levels:           3  (CARRY4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.448ns = ( 77.876 - 71.429 ) 
    Source Clock Delay      (SCD):    6.817ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, estimated)        1.233     2.730    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.818 r  los_relojes/mmcm_adv_inst/CLKOUT1
                         net (fo=1, estimated)        2.018     4.836    los_relojes/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.932 r  los_relojes/clkout2_buf/O
                         net (fo=69, estimated)       1.885     6.817    modo_vga/clk_out2
    SLICE_X4Y29          FDRE                                         r  modo_vga/addrvga_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDRE (Prop_fdre_C_Q)         0.456     7.273 r  modo_vga/addrvga_reg[5]/Q
                         net (fo=8, estimated)        0.832     8.105    modo_vga/addrvga[5]
    SLICE_X7Y29          LUT6 (Prop_lut6_I1_O)        0.124     8.229 r  modo_vga/addrvga2_carry_i_3/O
                         net (fo=1, routed)           0.000     8.229    modo_vga/addrvga2_carry_i_3_n_0
    SLICE_X7Y29          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.779 r  modo_vga/addrvga2_carry/CO[3]
                         net (fo=3, estimated)        0.883     9.662    modo_vga/addrvga2
    SLICE_X6Y29          LUT5 (Prop_lut5_I3_O)        0.153     9.815 r  modo_vga/addrvga[9]_i_1/O
                         net (fo=10, estimated)       0.848    10.663    modo_vga/addrvga[9]_i_1_n_0
    SLICE_X6Y30          FDRE                                         r  modo_vga/addrvga_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     71.429    71.429 r  
    U22                                               0.000    71.429 r  clk_50 (IN)
                         net (fo=0)                   0.000    71.429    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.426    72.855 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, estimated)        1.171    74.026    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    74.109 r  los_relojes/mmcm_adv_inst/CLKOUT1
                         net (fo=1, estimated)        1.917    76.026    los_relojes/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    76.117 r  los_relojes/clkout2_buf/O
                         net (fo=69, estimated)       1.759    77.876    modo_vga/clk_out2
    SLICE_X6Y30          FDRE                                         r  modo_vga/addrvga_reg[0]/C
                         clock pessimism              0.346    78.223    
                         clock uncertainty           -0.143    78.080    
    SLICE_X6Y30          FDRE (Setup_fdre_C_R)       -0.731    77.349    modo_vga/addrvga_reg[0]
  -------------------------------------------------------------------
                         required time                         77.349    
                         arrival time                         -10.663    
  -------------------------------------------------------------------
                         slack                                 66.686    

Slack (MET) :             66.686ns  (required time - arrival time)
  Source:                 modo_vga/addrvga_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@35.714ns period=71.429ns})
  Destination:            modo_vga/addrvga_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@35.714ns period=71.429ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            71.429ns  (clk_out2_clk_wiz_0 rise@71.429ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.846ns  (logic 1.283ns (33.359%)  route 2.563ns (66.641%))
  Logic Levels:           3  (CARRY4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.448ns = ( 77.876 - 71.429 ) 
    Source Clock Delay      (SCD):    6.817ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, estimated)        1.233     2.730    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.818 r  los_relojes/mmcm_adv_inst/CLKOUT1
                         net (fo=1, estimated)        2.018     4.836    los_relojes/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.932 r  los_relojes/clkout2_buf/O
                         net (fo=69, estimated)       1.885     6.817    modo_vga/clk_out2
    SLICE_X4Y29          FDRE                                         r  modo_vga/addrvga_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDRE (Prop_fdre_C_Q)         0.456     7.273 r  modo_vga/addrvga_reg[5]/Q
                         net (fo=8, estimated)        0.832     8.105    modo_vga/addrvga[5]
    SLICE_X7Y29          LUT6 (Prop_lut6_I1_O)        0.124     8.229 r  modo_vga/addrvga2_carry_i_3/O
                         net (fo=1, routed)           0.000     8.229    modo_vga/addrvga2_carry_i_3_n_0
    SLICE_X7Y29          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.779 r  modo_vga/addrvga2_carry/CO[3]
                         net (fo=3, estimated)        0.883     9.662    modo_vga/addrvga2
    SLICE_X6Y29          LUT5 (Prop_lut5_I3_O)        0.153     9.815 r  modo_vga/addrvga[9]_i_1/O
                         net (fo=10, estimated)       0.848    10.663    modo_vga/addrvga[9]_i_1_n_0
    SLICE_X6Y30          FDRE                                         r  modo_vga/addrvga_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     71.429    71.429 r  
    U22                                               0.000    71.429 r  clk_50 (IN)
                         net (fo=0)                   0.000    71.429    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.426    72.855 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, estimated)        1.171    74.026    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    74.109 r  los_relojes/mmcm_adv_inst/CLKOUT1
                         net (fo=1, estimated)        1.917    76.026    los_relojes/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    76.117 r  los_relojes/clkout2_buf/O
                         net (fo=69, estimated)       1.759    77.876    modo_vga/clk_out2
    SLICE_X6Y30          FDRE                                         r  modo_vga/addrvga_reg[1]/C
                         clock pessimism              0.346    78.223    
                         clock uncertainty           -0.143    78.080    
    SLICE_X6Y30          FDRE (Setup_fdre_C_R)       -0.731    77.349    modo_vga/addrvga_reg[1]
  -------------------------------------------------------------------
                         required time                         77.349    
                         arrival time                         -10.663    
  -------------------------------------------------------------------
                         slack                                 66.686    

Slack (MET) :             66.777ns  (required time - arrival time)
  Source:                 modo_vga/addrvga_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@35.714ns period=71.429ns})
  Destination:            modo_vga/addrvga_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@35.714ns period=71.429ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            71.429ns  (clk_out2_clk_wiz_0 rise@71.429ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.850ns  (logic 1.283ns (33.325%)  route 2.567ns (66.675%))
  Logic Levels:           3  (CARRY4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.448ns = ( 77.876 - 71.429 ) 
    Source Clock Delay      (SCD):    6.817ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, estimated)        1.233     2.730    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.818 r  los_relojes/mmcm_adv_inst/CLKOUT1
                         net (fo=1, estimated)        2.018     4.836    los_relojes/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.932 r  los_relojes/clkout2_buf/O
                         net (fo=69, estimated)       1.885     6.817    modo_vga/clk_out2
    SLICE_X4Y29          FDRE                                         r  modo_vga/addrvga_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDRE (Prop_fdre_C_Q)         0.456     7.273 r  modo_vga/addrvga_reg[5]/Q
                         net (fo=8, estimated)        0.832     8.105    modo_vga/addrvga[5]
    SLICE_X7Y29          LUT6 (Prop_lut6_I1_O)        0.124     8.229 r  modo_vga/addrvga2_carry_i_3/O
                         net (fo=1, routed)           0.000     8.229    modo_vga/addrvga2_carry_i_3_n_0
    SLICE_X7Y29          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.779 r  modo_vga/addrvga2_carry/CO[3]
                         net (fo=3, estimated)        0.883     9.662    modo_vga/addrvga2
    SLICE_X6Y29          LUT5 (Prop_lut5_I3_O)        0.153     9.815 r  modo_vga/addrvga[9]_i_1/O
                         net (fo=10, estimated)       0.852    10.667    modo_vga/addrvga[9]_i_1_n_0
    SLICE_X5Y30          FDRE                                         r  modo_vga/addrvga_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     71.429    71.429 r  
    U22                                               0.000    71.429 r  clk_50 (IN)
                         net (fo=0)                   0.000    71.429    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.426    72.855 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, estimated)        1.171    74.026    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    74.109 r  los_relojes/mmcm_adv_inst/CLKOUT1
                         net (fo=1, estimated)        1.917    76.026    los_relojes/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    76.117 r  los_relojes/clkout2_buf/O
                         net (fo=69, estimated)       1.759    77.876    modo_vga/clk_out2
    SLICE_X5Y30          FDRE                                         r  modo_vga/addrvga_reg[6]/C
                         clock pessimism              0.346    78.223    
                         clock uncertainty           -0.143    78.080    
    SLICE_X5Y30          FDRE (Setup_fdre_C_R)       -0.636    77.444    modo_vga/addrvga_reg[6]
  -------------------------------------------------------------------
                         required time                         77.444    
                         arrival time                         -10.667    
  -------------------------------------------------------------------
                         slack                                 66.777    

Slack (MET) :             66.959ns  (required time - arrival time)
  Source:                 modo_vga/addrvga_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@35.714ns period=71.429ns})
  Destination:            modo_vga/addrvga_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@35.714ns period=71.429ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            71.429ns  (clk_out2_clk_wiz_0 rise@71.429ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.573ns  (logic 1.283ns (35.908%)  route 2.290ns (64.092%))
  Logic Levels:           3  (CARRY4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.448ns = ( 77.876 - 71.429 ) 
    Source Clock Delay      (SCD):    6.817ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, estimated)        1.233     2.730    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.818 r  los_relojes/mmcm_adv_inst/CLKOUT1
                         net (fo=1, estimated)        2.018     4.836    los_relojes/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.932 r  los_relojes/clkout2_buf/O
                         net (fo=69, estimated)       1.885     6.817    modo_vga/clk_out2
    SLICE_X4Y29          FDRE                                         r  modo_vga/addrvga_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDRE (Prop_fdre_C_Q)         0.456     7.273 r  modo_vga/addrvga_reg[5]/Q
                         net (fo=8, estimated)        0.832     8.105    modo_vga/addrvga[5]
    SLICE_X7Y29          LUT6 (Prop_lut6_I1_O)        0.124     8.229 r  modo_vga/addrvga2_carry_i_3/O
                         net (fo=1, routed)           0.000     8.229    modo_vga/addrvga2_carry_i_3_n_0
    SLICE_X7Y29          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.779 r  modo_vga/addrvga2_carry/CO[3]
                         net (fo=3, estimated)        0.883     9.662    modo_vga/addrvga2
    SLICE_X6Y29          LUT5 (Prop_lut5_I3_O)        0.153     9.815 r  modo_vga/addrvga[9]_i_1/O
                         net (fo=10, estimated)       0.575    10.390    modo_vga/addrvga[9]_i_1_n_0
    SLICE_X6Y29          FDRE                                         r  modo_vga/addrvga_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     71.429    71.429 r  
    U22                                               0.000    71.429 r  clk_50 (IN)
                         net (fo=0)                   0.000    71.429    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.426    72.855 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, estimated)        1.171    74.026    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    74.109 r  los_relojes/mmcm_adv_inst/CLKOUT1
                         net (fo=1, estimated)        1.917    76.026    los_relojes/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    76.117 r  los_relojes/clkout2_buf/O
                         net (fo=69, estimated)       1.759    77.876    modo_vga/clk_out2
    SLICE_X6Y29          FDRE                                         r  modo_vga/addrvga_reg[8]/C
                         clock pessimism              0.346    78.223    
                         clock uncertainty           -0.143    78.080    
    SLICE_X6Y29          FDRE (Setup_fdre_C_R)       -0.731    77.349    modo_vga/addrvga_reg[8]
  -------------------------------------------------------------------
                         required time                         77.349    
                         arrival time                         -10.390    
  -------------------------------------------------------------------
                         slack                                 66.959    

Slack (MET) :             66.959ns  (required time - arrival time)
  Source:                 modo_vga/addrvga_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@35.714ns period=71.429ns})
  Destination:            modo_vga/addrvga_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@35.714ns period=71.429ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            71.429ns  (clk_out2_clk_wiz_0 rise@71.429ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.573ns  (logic 1.283ns (35.908%)  route 2.290ns (64.092%))
  Logic Levels:           3  (CARRY4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.448ns = ( 77.876 - 71.429 ) 
    Source Clock Delay      (SCD):    6.817ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, estimated)        1.233     2.730    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.818 r  los_relojes/mmcm_adv_inst/CLKOUT1
                         net (fo=1, estimated)        2.018     4.836    los_relojes/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.932 r  los_relojes/clkout2_buf/O
                         net (fo=69, estimated)       1.885     6.817    modo_vga/clk_out2
    SLICE_X4Y29          FDRE                                         r  modo_vga/addrvga_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDRE (Prop_fdre_C_Q)         0.456     7.273 r  modo_vga/addrvga_reg[5]/Q
                         net (fo=8, estimated)        0.832     8.105    modo_vga/addrvga[5]
    SLICE_X7Y29          LUT6 (Prop_lut6_I1_O)        0.124     8.229 r  modo_vga/addrvga2_carry_i_3/O
                         net (fo=1, routed)           0.000     8.229    modo_vga/addrvga2_carry_i_3_n_0
    SLICE_X7Y29          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.779 r  modo_vga/addrvga2_carry/CO[3]
                         net (fo=3, estimated)        0.883     9.662    modo_vga/addrvga2
    SLICE_X6Y29          LUT5 (Prop_lut5_I3_O)        0.153     9.815 r  modo_vga/addrvga[9]_i_1/O
                         net (fo=10, estimated)       0.575    10.390    modo_vga/addrvga[9]_i_1_n_0
    SLICE_X6Y29          FDRE                                         r  modo_vga/addrvga_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     71.429    71.429 r  
    U22                                               0.000    71.429 r  clk_50 (IN)
                         net (fo=0)                   0.000    71.429    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.426    72.855 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, estimated)        1.171    74.026    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    74.109 r  los_relojes/mmcm_adv_inst/CLKOUT1
                         net (fo=1, estimated)        1.917    76.026    los_relojes/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    76.117 r  los_relojes/clkout2_buf/O
                         net (fo=69, estimated)       1.759    77.876    modo_vga/clk_out2
    SLICE_X6Y29          FDRE                                         r  modo_vga/addrvga_reg[9]/C
                         clock pessimism              0.346    78.223    
                         clock uncertainty           -0.143    78.080    
    SLICE_X6Y29          FDRE (Setup_fdre_C_R)       -0.731    77.349    modo_vga/addrvga_reg[9]
  -------------------------------------------------------------------
                         required time                         77.349    
                         arrival time                         -10.390    
  -------------------------------------------------------------------
                         slack                                 66.959    

Slack (MET) :             66.992ns  (required time - arrival time)
  Source:                 audio/sample_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@35.714ns period=71.429ns})
  Destination:            audio/dac8bits/SigmaLatch_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@35.714ns period=71.429ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            71.429ns  (clk_out2_clk_wiz_0 rise@71.429ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.337ns  (logic 3.551ns (81.877%)  route 0.786ns (18.123%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.188ns = ( 77.616 - 71.429 ) 
    Source Clock Delay      (SCD):    6.592ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, estimated)        1.233     2.730    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.818 r  los_relojes/mmcm_adv_inst/CLKOUT1
                         net (fo=1, estimated)        2.018     4.836    los_relojes/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.932 r  los_relojes/clkout2_buf/O
                         net (fo=69, estimated)       1.660     6.592    audio/clk_out2
    RAMB36_X1Y15         RAMB36E1                                     r  audio/sample_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     9.046 r  audio/sample_reg/DOADO[1]
                         net (fo=2, estimated)        0.786     9.832    audio/dac8bits/sample_reg[1]
    SLICE_X62Y76         LUT2 (Prop_lut2_I0_O)        0.124     9.956 r  audio/dac8bits/SigmaLatch[3]_i_4/O
                         net (fo=1, routed)           0.000     9.956    audio/dac8bits/SigmaLatch[3]_i_4_n_0
    SLICE_X62Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.489 r  audio/dac8bits/SigmaLatch_reg[3]_i_1/CO[3]
                         net (fo=1, estimated)        0.000    10.489    audio/dac8bits/SigmaLatch_reg[3]_i_1_n_0
    SLICE_X62Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.606 r  audio/dac8bits/SigmaLatch_reg[7]_i_1/CO[3]
                         net (fo=1, estimated)        0.000    10.606    audio/dac8bits/SigmaLatch_reg[7]_i_1_n_0
    SLICE_X62Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.929 r  audio/dac8bits/SigmaLatch_reg[9]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.929    audio/dac8bits/SigmaLatch_reg[9]_i_1_n_6
    SLICE_X62Y78         FDRE                                         r  audio/dac8bits/SigmaLatch_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     71.429    71.429 r  
    U22                                               0.000    71.429 r  clk_50 (IN)
                         net (fo=0)                   0.000    71.429    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.426    72.855 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, estimated)        1.171    74.026    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    74.109 r  los_relojes/mmcm_adv_inst/CLKOUT1
                         net (fo=1, estimated)        1.917    76.026    los_relojes/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    76.117 r  los_relojes/clkout2_buf/O
                         net (fo=69, estimated)       1.499    77.616    audio/dac8bits/clk_out2
    SLICE_X62Y78         FDRE                                         r  audio/dac8bits/SigmaLatch_reg[9]/C
                         clock pessimism              0.339    77.956    
                         clock uncertainty           -0.143    77.813    
    SLICE_X62Y78         FDRE (Setup_fdre_C_D)        0.109    77.922    audio/dac8bits/SigmaLatch_reg[9]
  -------------------------------------------------------------------
                         required time                         77.922    
                         arrival time                         -10.929    
  -------------------------------------------------------------------
                         slack                                 66.992    

Slack (MET) :             67.057ns  (required time - arrival time)
  Source:                 modo_vga/addrvga_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@35.714ns period=71.429ns})
  Destination:            modo_vga/addrvga_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@35.714ns period=71.429ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            71.429ns  (clk_out2_clk_wiz_0 rise@71.429ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.570ns  (logic 1.283ns (35.938%)  route 2.287ns (64.062%))
  Logic Levels:           3  (CARRY4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.448ns = ( 77.876 - 71.429 ) 
    Source Clock Delay      (SCD):    6.817ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, estimated)        1.233     2.730    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.818 r  los_relojes/mmcm_adv_inst/CLKOUT1
                         net (fo=1, estimated)        2.018     4.836    los_relojes/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.932 r  los_relojes/clkout2_buf/O
                         net (fo=69, estimated)       1.885     6.817    modo_vga/clk_out2
    SLICE_X4Y29          FDRE                                         r  modo_vga/addrvga_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDRE (Prop_fdre_C_Q)         0.456     7.273 r  modo_vga/addrvga_reg[5]/Q
                         net (fo=8, estimated)        0.832     8.105    modo_vga/addrvga[5]
    SLICE_X7Y29          LUT6 (Prop_lut6_I1_O)        0.124     8.229 r  modo_vga/addrvga2_carry_i_3/O
                         net (fo=1, routed)           0.000     8.229    modo_vga/addrvga2_carry_i_3_n_0
    SLICE_X7Y29          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.779 r  modo_vga/addrvga2_carry/CO[3]
                         net (fo=3, estimated)        0.883     9.662    modo_vga/addrvga2
    SLICE_X6Y29          LUT5 (Prop_lut5_I3_O)        0.153     9.815 r  modo_vga/addrvga[9]_i_1/O
                         net (fo=10, estimated)       0.572    10.387    modo_vga/addrvga[9]_i_1_n_0
    SLICE_X4Y29          FDRE                                         r  modo_vga/addrvga_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     71.429    71.429 r  
    U22                                               0.000    71.429 r  clk_50 (IN)
                         net (fo=0)                   0.000    71.429    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.426    72.855 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, estimated)        1.171    74.026    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    74.109 r  los_relojes/mmcm_adv_inst/CLKOUT1
                         net (fo=1, estimated)        1.917    76.026    los_relojes/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    76.117 r  los_relojes/clkout2_buf/O
                         net (fo=69, estimated)       1.759    77.876    modo_vga/clk_out2
    SLICE_X4Y29          FDRE                                         r  modo_vga/addrvga_reg[5]/C
                         clock pessimism              0.346    78.223    
                         clock uncertainty           -0.143    78.080    
    SLICE_X4Y29          FDRE (Setup_fdre_C_R)       -0.636    77.444    modo_vga/addrvga_reg[5]
  -------------------------------------------------------------------
                         required time                         77.444    
                         arrival time                         -10.387    
  -------------------------------------------------------------------
                         slack                                 67.057    

Slack (MET) :             67.058ns  (required time - arrival time)
  Source:                 audio/cnt_2000_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@35.714ns period=71.429ns})
  Destination:            audio/sample_addr_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@35.714ns period=71.429ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            71.429ns  (clk_out2_clk_wiz_0 rise@71.429ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.762ns  (logic 0.890ns (23.658%)  route 2.872ns (76.342%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.185ns = ( 77.613 - 71.429 ) 
    Source Clock Delay      (SCD):    6.544ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, estimated)        1.233     2.730    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.818 r  los_relojes/mmcm_adv_inst/CLKOUT1
                         net (fo=1, estimated)        2.018     4.836    los_relojes/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.932 r  los_relojes/clkout2_buf/O
                         net (fo=69, estimated)       1.612     6.544    audio/clk_out2
    SLICE_X60Y76         FDRE                                         r  audio/cnt_2000_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y76         FDRE (Prop_fdre_C_Q)         0.518     7.062 r  audio/cnt_2000_reg[8]/Q
                         net (fo=2, estimated)        0.841     7.903    audio/cnt_2000[8]
    SLICE_X61Y76         LUT4 (Prop_lut4_I0_O)        0.124     8.027 f  audio/cnt_2000[12]_i_3/O
                         net (fo=1, estimated)        0.601     8.628    audio/cnt_2000[12]_i_3_n_0
    SLICE_X61Y76         LUT6 (Prop_lut6_I0_O)        0.124     8.752 r  audio/cnt_2000[12]_i_2/O
                         net (fo=28, estimated)       0.748     9.500    audio/cnt_2000[12]_i_1_n_0
    SLICE_X64Y78         LUT5 (Prop_lut5_I4_O)        0.124     9.624 r  audio/sample_addr[11]_i_1/O
                         net (fo=11, estimated)       0.682    10.306    audio/sample_addr[11]_i_1_n_0
    SLICE_X63Y76         FDRE                                         r  audio/sample_addr_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     71.429    71.429 r  
    U22                                               0.000    71.429 r  clk_50 (IN)
                         net (fo=0)                   0.000    71.429    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.426    72.855 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, estimated)        1.171    74.026    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    74.109 r  los_relojes/mmcm_adv_inst/CLKOUT1
                         net (fo=1, estimated)        1.917    76.026    los_relojes/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    76.117 r  los_relojes/clkout2_buf/O
                         net (fo=69, estimated)       1.496    77.613    audio/clk_out2
    SLICE_X63Y76         FDRE                                         r  audio/sample_addr_reg[1]/C
                         clock pessimism              0.322    77.936    
                         clock uncertainty           -0.143    77.793    
    SLICE_X63Y76         FDRE (Setup_fdre_C_R)       -0.429    77.364    audio/sample_addr_reg[1]
  -------------------------------------------------------------------
                         required time                         77.364    
                         arrival time                         -10.306    
  -------------------------------------------------------------------
                         slack                                 67.058    

Slack (MET) :             67.058ns  (required time - arrival time)
  Source:                 audio/cnt_2000_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@35.714ns period=71.429ns})
  Destination:            audio/sample_addr_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@35.714ns period=71.429ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            71.429ns  (clk_out2_clk_wiz_0 rise@71.429ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.762ns  (logic 0.890ns (23.658%)  route 2.872ns (76.342%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.185ns = ( 77.613 - 71.429 ) 
    Source Clock Delay      (SCD):    6.544ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, estimated)        1.233     2.730    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.818 r  los_relojes/mmcm_adv_inst/CLKOUT1
                         net (fo=1, estimated)        2.018     4.836    los_relojes/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.932 r  los_relojes/clkout2_buf/O
                         net (fo=69, estimated)       1.612     6.544    audio/clk_out2
    SLICE_X60Y76         FDRE                                         r  audio/cnt_2000_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y76         FDRE (Prop_fdre_C_Q)         0.518     7.062 r  audio/cnt_2000_reg[8]/Q
                         net (fo=2, estimated)        0.841     7.903    audio/cnt_2000[8]
    SLICE_X61Y76         LUT4 (Prop_lut4_I0_O)        0.124     8.027 f  audio/cnt_2000[12]_i_3/O
                         net (fo=1, estimated)        0.601     8.628    audio/cnt_2000[12]_i_3_n_0
    SLICE_X61Y76         LUT6 (Prop_lut6_I0_O)        0.124     8.752 r  audio/cnt_2000[12]_i_2/O
                         net (fo=28, estimated)       0.748     9.500    audio/cnt_2000[12]_i_1_n_0
    SLICE_X64Y78         LUT5 (Prop_lut5_I4_O)        0.124     9.624 r  audio/sample_addr[11]_i_1/O
                         net (fo=11, estimated)       0.682    10.306    audio/sample_addr[11]_i_1_n_0
    SLICE_X63Y76         FDRE                                         r  audio/sample_addr_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     71.429    71.429 r  
    U22                                               0.000    71.429 r  clk_50 (IN)
                         net (fo=0)                   0.000    71.429    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.426    72.855 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, estimated)        1.171    74.026    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    74.109 r  los_relojes/mmcm_adv_inst/CLKOUT1
                         net (fo=1, estimated)        1.917    76.026    los_relojes/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    76.117 r  los_relojes/clkout2_buf/O
                         net (fo=69, estimated)       1.496    77.613    audio/clk_out2
    SLICE_X63Y76         FDRE                                         r  audio/sample_addr_reg[2]/C
                         clock pessimism              0.322    77.936    
                         clock uncertainty           -0.143    77.793    
    SLICE_X63Y76         FDRE (Setup_fdre_C_R)       -0.429    77.364    audio/sample_addr_reg[2]
  -------------------------------------------------------------------
                         required time                         77.364    
                         arrival time                         -10.306    
  -------------------------------------------------------------------
                         slack                                 67.058    

Slack (MET) :             67.058ns  (required time - arrival time)
  Source:                 audio/cnt_2000_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@35.714ns period=71.429ns})
  Destination:            audio/sample_addr_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@35.714ns period=71.429ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            71.429ns  (clk_out2_clk_wiz_0 rise@71.429ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.762ns  (logic 0.890ns (23.658%)  route 2.872ns (76.342%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.185ns = ( 77.613 - 71.429 ) 
    Source Clock Delay      (SCD):    6.544ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, estimated)        1.233     2.730    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.818 r  los_relojes/mmcm_adv_inst/CLKOUT1
                         net (fo=1, estimated)        2.018     4.836    los_relojes/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.932 r  los_relojes/clkout2_buf/O
                         net (fo=69, estimated)       1.612     6.544    audio/clk_out2
    SLICE_X60Y76         FDRE                                         r  audio/cnt_2000_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y76         FDRE (Prop_fdre_C_Q)         0.518     7.062 r  audio/cnt_2000_reg[8]/Q
                         net (fo=2, estimated)        0.841     7.903    audio/cnt_2000[8]
    SLICE_X61Y76         LUT4 (Prop_lut4_I0_O)        0.124     8.027 f  audio/cnt_2000[12]_i_3/O
                         net (fo=1, estimated)        0.601     8.628    audio/cnt_2000[12]_i_3_n_0
    SLICE_X61Y76         LUT6 (Prop_lut6_I0_O)        0.124     8.752 r  audio/cnt_2000[12]_i_2/O
                         net (fo=28, estimated)       0.748     9.500    audio/cnt_2000[12]_i_1_n_0
    SLICE_X64Y78         LUT5 (Prop_lut5_I4_O)        0.124     9.624 r  audio/sample_addr[11]_i_1/O
                         net (fo=11, estimated)       0.682    10.306    audio/sample_addr[11]_i_1_n_0
    SLICE_X63Y76         FDRE                                         r  audio/sample_addr_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     71.429    71.429 r  
    U22                                               0.000    71.429 r  clk_50 (IN)
                         net (fo=0)                   0.000    71.429    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.426    72.855 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, estimated)        1.171    74.026    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    74.109 r  los_relojes/mmcm_adv_inst/CLKOUT1
                         net (fo=1, estimated)        1.917    76.026    los_relojes/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    76.117 r  los_relojes/clkout2_buf/O
                         net (fo=69, estimated)       1.496    77.613    audio/clk_out2
    SLICE_X63Y76         FDRE                                         r  audio/sample_addr_reg[3]/C
                         clock pessimism              0.322    77.936    
                         clock uncertainty           -0.143    77.793    
    SLICE_X63Y76         FDRE (Setup_fdre_C_R)       -0.429    77.364    audio/sample_addr_reg[3]
  -------------------------------------------------------------------
                         required time                         77.364    
                         arrival time                         -10.306    
  -------------------------------------------------------------------
                         slack                                 67.058    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 audio/sample_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@35.714ns period=71.429ns})
  Destination:            audio/sample_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@35.714ns period=71.429ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.141ns (42.476%)  route 0.191ns (57.524%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.846ns
    Source Clock Delay      (SCD):    2.268ns
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, estimated)        0.520     0.784    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.834 r  los_relojes/mmcm_adv_inst/CLKOUT1
                         net (fo=1, estimated)        0.851     1.685    los_relojes/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.711 r  los_relojes/clkout2_buf/O
                         net (fo=69, estimated)       0.557     2.268    audio/clk_out2
    SLICE_X63Y77         FDRE                                         r  audio/sample_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y77         FDRE (Prop_fdre_C_Q)         0.141     2.409 r  audio/sample_addr_reg[7]/Q
                         net (fo=3, estimated)        0.191     2.600    audio/sample_addr_reg_n_0_[7]
    RAMB36_X1Y15         RAMB36E1                                     r  audio/sample_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, estimated)        0.547     1.000    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.053 r  los_relojes/mmcm_adv_inst/CLKOUT1
                         net (fo=1, estimated)        0.895     1.948    los_relojes/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.977 r  los_relojes/clkout2_buf/O
                         net (fo=69, estimated)       0.868     2.846    audio/clk_out2
    RAMB36_X1Y15         RAMB36E1                                     r  audio/sample_reg/CLKARDCLK
                         clock pessimism             -0.521     2.324    
    RAMB36_X1Y15         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     2.507    audio/sample_reg
  -------------------------------------------------------------------
                         required time                         -2.507    
                         arrival time                           2.600    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 audio/sample_addr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@35.714ns period=71.429ns})
  Destination:            audio/sample_reg/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@35.714ns period=71.429ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.155%)  route 0.193ns (57.845%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.846ns
    Source Clock Delay      (SCD):    2.268ns
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, estimated)        0.520     0.784    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.834 r  los_relojes/mmcm_adv_inst/CLKOUT1
                         net (fo=1, estimated)        0.851     1.685    los_relojes/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.711 r  los_relojes/clkout2_buf/O
                         net (fo=69, estimated)       0.557     2.268    audio/clk_out2
    SLICE_X63Y78         FDRE                                         r  audio/sample_addr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y78         FDRE (Prop_fdre_C_Q)         0.141     2.409 r  audio/sample_addr_reg[11]/Q
                         net (fo=4, estimated)        0.193     2.602    audio/sample_addr_reg_n_0_[11]
    RAMB36_X1Y15         RAMB36E1                                     r  audio/sample_reg/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, estimated)        0.547     1.000    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.053 r  los_relojes/mmcm_adv_inst/CLKOUT1
                         net (fo=1, estimated)        0.895     1.948    los_relojes/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.977 r  los_relojes/clkout2_buf/O
                         net (fo=69, estimated)       0.868     2.846    audio/clk_out2
    RAMB36_X1Y15         RAMB36E1                                     r  audio/sample_reg/CLKARDCLK
                         clock pessimism             -0.521     2.324    
    RAMB36_X1Y15         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183     2.507    audio/sample_reg
  -------------------------------------------------------------------
                         required time                         -2.507    
                         arrival time                           2.602    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 audio/sample_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@35.714ns period=71.429ns})
  Destination:            audio/sample_reg/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@35.714ns period=71.429ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.141ns (34.935%)  route 0.263ns (65.065%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.846ns
    Source Clock Delay      (SCD):    2.268ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, estimated)        0.520     0.784    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.834 r  los_relojes/mmcm_adv_inst/CLKOUT1
                         net (fo=1, estimated)        0.851     1.685    los_relojes/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.711 r  los_relojes/clkout2_buf/O
                         net (fo=69, estimated)       0.557     2.268    audio/clk_out2
    SLICE_X64Y77         FDRE                                         r  audio/sample_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y77         FDRE (Prop_fdre_C_Q)         0.141     2.409 r  audio/sample_addr_reg[0]/Q
                         net (fo=4, estimated)        0.263     2.672    audio/sample_addr_reg_n_0_[0]
    RAMB36_X1Y15         RAMB36E1                                     r  audio/sample_reg/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, estimated)        0.547     1.000    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.053 r  los_relojes/mmcm_adv_inst/CLKOUT1
                         net (fo=1, estimated)        0.895     1.948    los_relojes/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.977 r  los_relojes/clkout2_buf/O
                         net (fo=69, estimated)       0.868     2.846    audio/clk_out2
    RAMB36_X1Y15         RAMB36E1                                     r  audio/sample_reg/CLKARDCLK
                         clock pessimism             -0.500     2.345    
    RAMB36_X1Y15         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183     2.528    audio/sample_reg
  -------------------------------------------------------------------
                         required time                         -2.528    
                         arrival time                           2.672    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 audio/sample_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@35.714ns period=71.429ns})
  Destination:            audio/sample_reg/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@35.714ns period=71.429ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.141ns (35.987%)  route 0.251ns (64.013%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.846ns
    Source Clock Delay      (SCD):    2.266ns
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, estimated)        0.520     0.784    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.834 r  los_relojes/mmcm_adv_inst/CLKOUT1
                         net (fo=1, estimated)        0.851     1.685    los_relojes/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.711 r  los_relojes/clkout2_buf/O
                         net (fo=69, estimated)       0.555     2.266    audio/clk_out2
    SLICE_X63Y76         FDRE                                         r  audio/sample_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y76         FDRE (Prop_fdre_C_Q)         0.141     2.407 r  audio/sample_addr_reg[1]/Q
                         net (fo=3, estimated)        0.251     2.658    audio/sample_addr_reg_n_0_[1]
    RAMB36_X1Y15         RAMB36E1                                     r  audio/sample_reg/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, estimated)        0.547     1.000    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.053 r  los_relojes/mmcm_adv_inst/CLKOUT1
                         net (fo=1, estimated)        0.895     1.948    los_relojes/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.977 r  los_relojes/clkout2_buf/O
                         net (fo=69, estimated)       0.868     2.846    audio/clk_out2
    RAMB36_X1Y15         RAMB36E1                                     r  audio/sample_reg/CLKARDCLK
                         clock pessimism             -0.521     2.324    
    RAMB36_X1Y15         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     2.507    audio/sample_reg
  -------------------------------------------------------------------
                         required time                         -2.507    
                         arrival time                           2.658    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 audio/sample_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@35.714ns period=71.429ns})
  Destination:            audio/sample_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@35.714ns period=71.429ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.141ns (35.987%)  route 0.251ns (64.013%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.846ns
    Source Clock Delay      (SCD):    2.266ns
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, estimated)        0.520     0.784    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.834 r  los_relojes/mmcm_adv_inst/CLKOUT1
                         net (fo=1, estimated)        0.851     1.685    los_relojes/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.711 r  los_relojes/clkout2_buf/O
                         net (fo=69, estimated)       0.555     2.266    audio/clk_out2
    SLICE_X63Y76         FDRE                                         r  audio/sample_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y76         FDRE (Prop_fdre_C_Q)         0.141     2.407 r  audio/sample_addr_reg[2]/Q
                         net (fo=3, estimated)        0.251     2.658    audio/sample_addr_reg_n_0_[2]
    RAMB36_X1Y15         RAMB36E1                                     r  audio/sample_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, estimated)        0.547     1.000    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.053 r  los_relojes/mmcm_adv_inst/CLKOUT1
                         net (fo=1, estimated)        0.895     1.948    los_relojes/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.977 r  los_relojes/clkout2_buf/O
                         net (fo=69, estimated)       0.868     2.846    audio/clk_out2
    RAMB36_X1Y15         RAMB36E1                                     r  audio/sample_reg/CLKARDCLK
                         clock pessimism             -0.521     2.324    
    RAMB36_X1Y15         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     2.507    audio/sample_reg
  -------------------------------------------------------------------
                         required time                         -2.507    
                         arrival time                           2.658    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 audio/sample_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@35.714ns period=71.429ns})
  Destination:            audio/sample_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@35.714ns period=71.429ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.141ns (35.987%)  route 0.251ns (64.013%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.846ns
    Source Clock Delay      (SCD):    2.268ns
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, estimated)        0.520     0.784    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.834 r  los_relojes/mmcm_adv_inst/CLKOUT1
                         net (fo=1, estimated)        0.851     1.685    los_relojes/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.711 r  los_relojes/clkout2_buf/O
                         net (fo=69, estimated)       0.557     2.268    audio/clk_out2
    SLICE_X63Y77         FDRE                                         r  audio/sample_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y77         FDRE (Prop_fdre_C_Q)         0.141     2.409 r  audio/sample_addr_reg[8]/Q
                         net (fo=3, estimated)        0.251     2.660    audio/sample_addr_reg_n_0_[8]
    RAMB36_X1Y15         RAMB36E1                                     r  audio/sample_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, estimated)        0.547     1.000    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.053 r  los_relojes/mmcm_adv_inst/CLKOUT1
                         net (fo=1, estimated)        0.895     1.948    los_relojes/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.977 r  los_relojes/clkout2_buf/O
                         net (fo=69, estimated)       0.868     2.846    audio/clk_out2
    RAMB36_X1Y15         RAMB36E1                                     r  audio/sample_reg/CLKARDCLK
                         clock pessimism             -0.521     2.324    
    RAMB36_X1Y15         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     2.507    audio/sample_reg
  -------------------------------------------------------------------
                         required time                         -2.507    
                         arrival time                           2.660    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 audio/sample_addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@35.714ns period=71.429ns})
  Destination:            audio/sample_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@35.714ns period=71.429ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.141ns (35.987%)  route 0.251ns (64.013%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.846ns
    Source Clock Delay      (SCD):    2.268ns
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, estimated)        0.520     0.784    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.834 r  los_relojes/mmcm_adv_inst/CLKOUT1
                         net (fo=1, estimated)        0.851     1.685    los_relojes/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.711 r  los_relojes/clkout2_buf/O
                         net (fo=69, estimated)       0.557     2.268    audio/clk_out2
    SLICE_X63Y78         FDRE                                         r  audio/sample_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y78         FDRE (Prop_fdre_C_Q)         0.141     2.409 r  audio/sample_addr_reg[9]/Q
                         net (fo=3, estimated)        0.251     2.660    audio/sample_addr_reg_n_0_[9]
    RAMB36_X1Y15         RAMB36E1                                     r  audio/sample_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, estimated)        0.547     1.000    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.053 r  los_relojes/mmcm_adv_inst/CLKOUT1
                         net (fo=1, estimated)        0.895     1.948    los_relojes/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.977 r  los_relojes/clkout2_buf/O
                         net (fo=69, estimated)       0.868     2.846    audio/clk_out2
    RAMB36_X1Y15         RAMB36E1                                     r  audio/sample_reg/CLKARDCLK
                         clock pessimism             -0.521     2.324    
    RAMB36_X1Y15         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     2.507    audio/sample_reg
  -------------------------------------------------------------------
                         required time                         -2.507    
                         arrival time                           2.660    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 audio/sample_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@35.714ns period=71.429ns})
  Destination:            audio/sample_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@35.714ns period=71.429ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.141ns (35.949%)  route 0.251ns (64.051%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.846ns
    Source Clock Delay      (SCD):    2.268ns
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, estimated)        0.520     0.784    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.834 r  los_relojes/mmcm_adv_inst/CLKOUT1
                         net (fo=1, estimated)        0.851     1.685    los_relojes/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.711 r  los_relojes/clkout2_buf/O
                         net (fo=69, estimated)       0.557     2.268    audio/clk_out2
    SLICE_X63Y77         FDRE                                         r  audio/sample_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y77         FDRE (Prop_fdre_C_Q)         0.141     2.409 r  audio/sample_addr_reg[5]/Q
                         net (fo=3, estimated)        0.251     2.660    audio/sample_addr_reg_n_0_[5]
    RAMB36_X1Y15         RAMB36E1                                     r  audio/sample_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, estimated)        0.547     1.000    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.053 r  los_relojes/mmcm_adv_inst/CLKOUT1
                         net (fo=1, estimated)        0.895     1.948    los_relojes/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.977 r  los_relojes/clkout2_buf/O
                         net (fo=69, estimated)       0.868     2.846    audio/clk_out2
    RAMB36_X1Y15         RAMB36E1                                     r  audio/sample_reg/CLKARDCLK
                         clock pessimism             -0.521     2.324    
    RAMB36_X1Y15         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     2.507    audio/sample_reg
  -------------------------------------------------------------------
                         required time                         -2.507    
                         arrival time                           2.660    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 audio/sample_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@35.714ns period=71.429ns})
  Destination:            audio/sample_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@35.714ns period=71.429ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.141ns (35.757%)  route 0.253ns (64.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.846ns
    Source Clock Delay      (SCD):    2.266ns
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, estimated)        0.520     0.784    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.834 r  los_relojes/mmcm_adv_inst/CLKOUT1
                         net (fo=1, estimated)        0.851     1.685    los_relojes/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.711 r  los_relojes/clkout2_buf/O
                         net (fo=69, estimated)       0.555     2.266    audio/clk_out2
    SLICE_X63Y76         FDRE                                         r  audio/sample_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y76         FDRE (Prop_fdre_C_Q)         0.141     2.407 r  audio/sample_addr_reg[4]/Q
                         net (fo=4, estimated)        0.253     2.660    audio/sample_addr_reg_n_0_[4]
    RAMB36_X1Y15         RAMB36E1                                     r  audio/sample_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, estimated)        0.547     1.000    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.053 r  los_relojes/mmcm_adv_inst/CLKOUT1
                         net (fo=1, estimated)        0.895     1.948    los_relojes/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.977 r  los_relojes/clkout2_buf/O
                         net (fo=69, estimated)       0.868     2.846    audio/clk_out2
    RAMB36_X1Y15         RAMB36E1                                     r  audio/sample_reg/CLKARDCLK
                         clock pessimism             -0.521     2.324    
    RAMB36_X1Y15         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     2.507    audio/sample_reg
  -------------------------------------------------------------------
                         required time                         -2.507    
                         arrival time                           2.660    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 audio/sample_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@35.714ns period=71.429ns})
  Destination:            audio/sample_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@35.714ns period=71.429ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.141ns (35.795%)  route 0.253ns (64.205%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.846ns
    Source Clock Delay      (SCD):    2.268ns
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, estimated)        0.520     0.784    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.834 r  los_relojes/mmcm_adv_inst/CLKOUT1
                         net (fo=1, estimated)        0.851     1.685    los_relojes/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.711 r  los_relojes/clkout2_buf/O
                         net (fo=69, estimated)       0.557     2.268    audio/clk_out2
    SLICE_X63Y77         FDRE                                         r  audio/sample_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y77         FDRE (Prop_fdre_C_Q)         0.141     2.409 r  audio/sample_addr_reg[6]/Q
                         net (fo=4, estimated)        0.253     2.662    audio/sample_addr_reg_n_0_[6]
    RAMB36_X1Y15         RAMB36E1                                     r  audio/sample_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, estimated)        0.547     1.000    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.053 r  los_relojes/mmcm_adv_inst/CLKOUT1
                         net (fo=1, estimated)        0.895     1.948    los_relojes/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.977 r  los_relojes/clkout2_buf/O
                         net (fo=69, estimated)       0.868     2.846    audio/clk_out2
    RAMB36_X1Y15         RAMB36E1                                     r  audio/sample_reg/CLKARDCLK
                         clock pessimism             -0.521     2.324    
    RAMB36_X1Y15         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     2.507    audio/sample_reg
  -------------------------------------------------------------------
                         required time                         -2.507    
                         arrival time                           2.662    
  -------------------------------------------------------------------
                         slack                                  0.154    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 35.714 }
Period(ns):         71.429
Sources:            { los_relojes/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         71.429      68.485     RAMB36_X0Y6      modo_vga/memscan/scan_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         71.429      68.853     RAMB36_X1Y15     audio/sample_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         71.429      68.853     RAMB36_X0Y6      modo_vga/memscan/scan_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         71.429      69.273     BUFGCTRL_X0Y3    los_relojes/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         71.429      70.180     MMCME2_ADV_X0Y0  los_relojes/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         71.429      70.429     SLICE_X61Y75     audio/cnt_2000_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         71.429      70.429     SLICE_X60Y77     audio/cnt_2000_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         71.429      70.429     SLICE_X60Y77     audio/cnt_2000_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         71.429      70.429     SLICE_X60Y77     audio/cnt_2000_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         71.429      70.429     SLICE_X60Y75     audio/cnt_2000_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       71.429      141.931    MMCME2_ADV_X0Y0  los_relojes/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         35.714      35.214     SLICE_X61Y75     audio/cnt_2000_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         35.714      35.214     SLICE_X61Y75     audio/cnt_2000_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         35.714      35.214     SLICE_X60Y77     audio/cnt_2000_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         35.714      35.214     SLICE_X60Y77     audio/cnt_2000_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         35.714      35.214     SLICE_X60Y77     audio/cnt_2000_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         35.714      35.214     SLICE_X60Y77     audio/cnt_2000_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         35.714      35.214     SLICE_X60Y77     audio/cnt_2000_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         35.714      35.214     SLICE_X60Y77     audio/cnt_2000_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         35.714      35.214     SLICE_X60Y75     audio/cnt_2000_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         35.714      35.214     SLICE_X60Y75     audio/cnt_2000_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         35.714      35.214     SLICE_X61Y75     audio/cnt_2000_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         35.714      35.214     SLICE_X61Y75     audio/cnt_2000_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         35.714      35.214     SLICE_X60Y77     audio/cnt_2000_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         35.714      35.214     SLICE_X60Y77     audio/cnt_2000_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         35.714      35.214     SLICE_X60Y77     audio/cnt_2000_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         35.714      35.214     SLICE_X60Y77     audio/cnt_2000_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         35.714      35.214     SLICE_X60Y77     audio/cnt_2000_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         35.714      35.214     SLICE_X60Y77     audio/cnt_2000_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         35.714      35.214     SLICE_X60Y75     audio/cnt_2000_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         35.714      35.214     SLICE_X60Y75     audio/cnt_2000_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_0
  To Clock:  clk_out3_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      135.366ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.023ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       70.449ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             135.366ns  (required time - arrival time)
  Source:                 vuelta_al_spectrum/el_multiboot/icap_data0_reg[33]_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            vuelta_al_spectrum/el_icap/ICAP_i/RDWRB
                            (rising edge-triggered cell ICAPE2 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            142.857ns  (clk_out3_clk_wiz_0 rise@142.857ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.754ns  (logic 0.419ns (55.570%)  route 0.335ns (44.430%))
  Logic Levels:           0  
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.248ns = ( 149.106 - 142.857 ) 
    Source Clock Delay      (SCD):    6.562ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, estimated)        1.233     2.730    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.818 r  los_relojes/mmcm_adv_inst/CLKOUT2
                         net (fo=1, estimated)        2.018     4.836    los_relojes/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.932 r  los_relojes/clkout3_buf/O
                         net (fo=492, estimated)      1.630     6.562    vuelta_al_spectrum/el_multiboot/clk_out3
    SLICE_X29Y80         FDRE                                         r  vuelta_al_spectrum/el_multiboot/icap_data0_reg[33]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y80         FDRE (Prop_fdre_C_Q)         0.419     6.981 r  vuelta_al_spectrum/el_multiboot/icap_data0_reg[33]_inv/Q
                         net (fo=1, estimated)        0.335     7.316    vuelta_al_spectrum/el_icap/Q[10]
    ICAP_X0Y1            ICAPE2                                       r  vuelta_al_spectrum/el_icap/ICAP_i/RDWRB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    142.857   142.857 r  
    U22                                               0.000   142.857 r  clk_50 (IN)
                         net (fo=0)                   0.000   142.857    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.426   144.283 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, estimated)        1.171   145.455    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083   145.538 r  los_relojes/mmcm_adv_inst/CLKOUT2
                         net (fo=1, estimated)        1.917   147.455    los_relojes/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   147.546 r  los_relojes/clkout3_buf/O
                         net (fo=492, estimated)      1.560   149.106    vuelta_al_spectrum/el_icap/clk_out3
    ICAP_X0Y1            ICAPE2                                       r  vuelta_al_spectrum/el_icap/ICAP_i/CLK
                         clock pessimism              0.339   149.445    
                         clock uncertainty           -0.161   149.284    
    ICAP_X0Y1            ICAPE2 (Setup_icape2_CLK_RDWRB)
                                                     -6.602   142.682    vuelta_al_spectrum/el_icap/ICAP_i
  -------------------------------------------------------------------
                         required time                        142.682    
                         arrival time                          -7.316    
  -------------------------------------------------------------------
                         slack                                135.366    

Slack (MET) :             136.568ns  (required time - arrival time)
  Source:                 mensajes/teletipo/screen/bg/sincronismos/v_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            mensajes/teletipo/screen/shiftreg_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            142.857ns  (clk_out3_clk_wiz_0 rise@142.857ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.678ns  (logic 1.429ns (25.167%)  route 4.249ns (74.833%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.368ns = ( 149.225 - 142.857 ) 
    Source Clock Delay      (SCD):    6.739ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, estimated)        1.233     2.730    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.818 r  los_relojes/mmcm_adv_inst/CLKOUT2
                         net (fo=1, estimated)        2.018     4.836    los_relojes/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.932 r  los_relojes/clkout3_buf/O
                         net (fo=492, estimated)      1.807     6.739    mensajes/teletipo/screen/bg/sincronismos/clk_out3
    SLICE_X10Y29         FDRE                                         r  mensajes/teletipo/screen/bg/sincronismos/v_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y29         FDRE (Prop_fdre_C_Q)         0.478     7.217 r  mensajes/teletipo/screen/bg/sincronismos/v_reg[3]/Q
                         net (fo=13, estimated)       1.008     8.225    mensajes/teletipo/screen/bg/sincronismos/vc[3]
    SLICE_X9Y30          LUT6 (Prop_lut6_I0_O)        0.301     8.526 r  mensajes/teletipo/screen/bg/sincronismos/vga_r_OBUF[3]_inst_i_6/O
                         net (fo=2, estimated)        0.694     9.220    mensajes/teletipo/screen/bg/sincronismos/vga_r_OBUF[3]_inst_i_6_n_0
    SLICE_X5Y32          LUT6 (Prop_lut6_I5_O)        0.124     9.344 f  mensajes/teletipo/screen/bg/sincronismos/vga_r_OBUF[3]_inst_i_2/O
                         net (fo=34, estimated)       1.145    10.489    mensajes/teletipo/screen/bg/sincronismos/vga_r_OBUF[3]_inst_i_2_n_0
    SLICE_X10Y33         LUT4 (Prop_lut4_I3_O)        0.152    10.641 r  mensajes/teletipo/screen/bg/sincronismos/shiftreg[7]_i_3/O
                         net (fo=9, estimated)        0.728    11.369    mensajes/teletipo/screen/bg/sincronismos/chc_reg[0]
    SLICE_X10Y33         LUT5 (Prop_lut5_I0_O)        0.374    11.743 r  mensajes/teletipo/screen/bg/sincronismos/shiftreg[7]_i_1/O
                         net (fo=7, estimated)        0.674    12.417    mensajes/teletipo/screen/shiftreg[7]
    SLICE_X16Y31         FDRE                                         r  mensajes/teletipo/screen/shiftreg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    142.857   142.857 r  
    U22                                               0.000   142.857 r  clk_50 (IN)
                         net (fo=0)                   0.000   142.857    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.426   144.283 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, estimated)        1.171   145.455    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083   145.538 r  los_relojes/mmcm_adv_inst/CLKOUT2
                         net (fo=1, estimated)        1.917   147.455    los_relojes/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   147.546 r  los_relojes/clkout3_buf/O
                         net (fo=492, estimated)      1.679   149.225    mensajes/teletipo/screen/clk_out3
    SLICE_X16Y31         FDRE                                         r  mensajes/teletipo/screen/shiftreg_reg[1]/C
                         clock pessimism              0.330   149.555    
                         clock uncertainty           -0.161   149.394    
    SLICE_X16Y31         FDRE (Setup_fdre_C_CE)      -0.409   148.985    mensajes/teletipo/screen/shiftreg_reg[1]
  -------------------------------------------------------------------
                         required time                        148.985    
                         arrival time                         -12.417    
  -------------------------------------------------------------------
                         slack                                136.568    

Slack (MET) :             136.568ns  (required time - arrival time)
  Source:                 mensajes/teletipo/screen/bg/sincronismos/v_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            mensajes/teletipo/screen/shiftreg_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            142.857ns  (clk_out3_clk_wiz_0 rise@142.857ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.678ns  (logic 1.429ns (25.167%)  route 4.249ns (74.833%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.368ns = ( 149.225 - 142.857 ) 
    Source Clock Delay      (SCD):    6.739ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, estimated)        1.233     2.730    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.818 r  los_relojes/mmcm_adv_inst/CLKOUT2
                         net (fo=1, estimated)        2.018     4.836    los_relojes/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.932 r  los_relojes/clkout3_buf/O
                         net (fo=492, estimated)      1.807     6.739    mensajes/teletipo/screen/bg/sincronismos/clk_out3
    SLICE_X10Y29         FDRE                                         r  mensajes/teletipo/screen/bg/sincronismos/v_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y29         FDRE (Prop_fdre_C_Q)         0.478     7.217 r  mensajes/teletipo/screen/bg/sincronismos/v_reg[3]/Q
                         net (fo=13, estimated)       1.008     8.225    mensajes/teletipo/screen/bg/sincronismos/vc[3]
    SLICE_X9Y30          LUT6 (Prop_lut6_I0_O)        0.301     8.526 r  mensajes/teletipo/screen/bg/sincronismos/vga_r_OBUF[3]_inst_i_6/O
                         net (fo=2, estimated)        0.694     9.220    mensajes/teletipo/screen/bg/sincronismos/vga_r_OBUF[3]_inst_i_6_n_0
    SLICE_X5Y32          LUT6 (Prop_lut6_I5_O)        0.124     9.344 f  mensajes/teletipo/screen/bg/sincronismos/vga_r_OBUF[3]_inst_i_2/O
                         net (fo=34, estimated)       1.145    10.489    mensajes/teletipo/screen/bg/sincronismos/vga_r_OBUF[3]_inst_i_2_n_0
    SLICE_X10Y33         LUT4 (Prop_lut4_I3_O)        0.152    10.641 r  mensajes/teletipo/screen/bg/sincronismos/shiftreg[7]_i_3/O
                         net (fo=9, estimated)        0.728    11.369    mensajes/teletipo/screen/bg/sincronismos/chc_reg[0]
    SLICE_X10Y33         LUT5 (Prop_lut5_I0_O)        0.374    11.743 r  mensajes/teletipo/screen/bg/sincronismos/shiftreg[7]_i_1/O
                         net (fo=7, estimated)        0.674    12.417    mensajes/teletipo/screen/shiftreg[7]
    SLICE_X16Y31         FDRE                                         r  mensajes/teletipo/screen/shiftreg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    142.857   142.857 r  
    U22                                               0.000   142.857 r  clk_50 (IN)
                         net (fo=0)                   0.000   142.857    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.426   144.283 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, estimated)        1.171   145.455    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083   145.538 r  los_relojes/mmcm_adv_inst/CLKOUT2
                         net (fo=1, estimated)        1.917   147.455    los_relojes/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   147.546 r  los_relojes/clkout3_buf/O
                         net (fo=492, estimated)      1.679   149.225    mensajes/teletipo/screen/clk_out3
    SLICE_X16Y31         FDRE                                         r  mensajes/teletipo/screen/shiftreg_reg[2]/C
                         clock pessimism              0.330   149.555    
                         clock uncertainty           -0.161   149.394    
    SLICE_X16Y31         FDRE (Setup_fdre_C_CE)      -0.409   148.985    mensajes/teletipo/screen/shiftreg_reg[2]
  -------------------------------------------------------------------
                         required time                        148.985    
                         arrival time                         -12.417    
  -------------------------------------------------------------------
                         slack                                136.568    

Slack (MET) :             136.598ns  (required time - arrival time)
  Source:                 mensajes/teletipo/screen/bg/sincronismos/v_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            mensajes/teletipo/screen/shiftreg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            142.857ns  (clk_out3_clk_wiz_0 rise@142.857ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.655ns  (logic 1.429ns (25.270%)  route 4.226ns (74.730%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.375ns = ( 149.232 - 142.857 ) 
    Source Clock Delay      (SCD):    6.739ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, estimated)        1.233     2.730    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.818 r  los_relojes/mmcm_adv_inst/CLKOUT2
                         net (fo=1, estimated)        2.018     4.836    los_relojes/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.932 r  los_relojes/clkout3_buf/O
                         net (fo=492, estimated)      1.807     6.739    mensajes/teletipo/screen/bg/sincronismos/clk_out3
    SLICE_X10Y29         FDRE                                         r  mensajes/teletipo/screen/bg/sincronismos/v_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y29         FDRE (Prop_fdre_C_Q)         0.478     7.217 r  mensajes/teletipo/screen/bg/sincronismos/v_reg[3]/Q
                         net (fo=13, estimated)       1.008     8.225    mensajes/teletipo/screen/bg/sincronismos/vc[3]
    SLICE_X9Y30          LUT6 (Prop_lut6_I0_O)        0.301     8.526 r  mensajes/teletipo/screen/bg/sincronismos/vga_r_OBUF[3]_inst_i_6/O
                         net (fo=2, estimated)        0.694     9.220    mensajes/teletipo/screen/bg/sincronismos/vga_r_OBUF[3]_inst_i_6_n_0
    SLICE_X5Y32          LUT6 (Prop_lut6_I5_O)        0.124     9.344 f  mensajes/teletipo/screen/bg/sincronismos/vga_r_OBUF[3]_inst_i_2/O
                         net (fo=34, estimated)       1.145    10.489    mensajes/teletipo/screen/bg/sincronismos/vga_r_OBUF[3]_inst_i_2_n_0
    SLICE_X10Y33         LUT4 (Prop_lut4_I3_O)        0.152    10.641 r  mensajes/teletipo/screen/bg/sincronismos/shiftreg[7]_i_3/O
                         net (fo=9, estimated)        0.728    11.369    mensajes/teletipo/screen/bg/sincronismos/chc_reg[0]
    SLICE_X10Y33         LUT5 (Prop_lut5_I0_O)        0.374    11.743 r  mensajes/teletipo/screen/bg/sincronismos/shiftreg[7]_i_1/O
                         net (fo=7, estimated)        0.651    12.394    mensajes/teletipo/screen/shiftreg[7]
    SLICE_X15Y34         FDRE                                         r  mensajes/teletipo/screen/shiftreg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    142.857   142.857 r  
    U22                                               0.000   142.857 r  clk_50 (IN)
                         net (fo=0)                   0.000   142.857    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.426   144.283 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, estimated)        1.171   145.455    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083   145.538 r  los_relojes/mmcm_adv_inst/CLKOUT2
                         net (fo=1, estimated)        1.917   147.455    los_relojes/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   147.546 r  los_relojes/clkout3_buf/O
                         net (fo=492, estimated)      1.686   149.232    mensajes/teletipo/screen/clk_out3
    SLICE_X15Y34         FDRE                                         r  mensajes/teletipo/screen/shiftreg_reg[4]/C
                         clock pessimism              0.330   149.562    
                         clock uncertainty           -0.161   149.401    
    SLICE_X15Y34         FDRE (Setup_fdre_C_CE)      -0.409   148.992    mensajes/teletipo/screen/shiftreg_reg[4]
  -------------------------------------------------------------------
                         required time                        148.992    
                         arrival time                         -12.394    
  -------------------------------------------------------------------
                         slack                                136.598    

Slack (MET) :             136.598ns  (required time - arrival time)
  Source:                 mensajes/teletipo/screen/bg/sincronismos/v_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            mensajes/teletipo/screen/shiftreg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            142.857ns  (clk_out3_clk_wiz_0 rise@142.857ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.655ns  (logic 1.429ns (25.270%)  route 4.226ns (74.730%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.375ns = ( 149.232 - 142.857 ) 
    Source Clock Delay      (SCD):    6.739ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, estimated)        1.233     2.730    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.818 r  los_relojes/mmcm_adv_inst/CLKOUT2
                         net (fo=1, estimated)        2.018     4.836    los_relojes/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.932 r  los_relojes/clkout3_buf/O
                         net (fo=492, estimated)      1.807     6.739    mensajes/teletipo/screen/bg/sincronismos/clk_out3
    SLICE_X10Y29         FDRE                                         r  mensajes/teletipo/screen/bg/sincronismos/v_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y29         FDRE (Prop_fdre_C_Q)         0.478     7.217 r  mensajes/teletipo/screen/bg/sincronismos/v_reg[3]/Q
                         net (fo=13, estimated)       1.008     8.225    mensajes/teletipo/screen/bg/sincronismos/vc[3]
    SLICE_X9Y30          LUT6 (Prop_lut6_I0_O)        0.301     8.526 r  mensajes/teletipo/screen/bg/sincronismos/vga_r_OBUF[3]_inst_i_6/O
                         net (fo=2, estimated)        0.694     9.220    mensajes/teletipo/screen/bg/sincronismos/vga_r_OBUF[3]_inst_i_6_n_0
    SLICE_X5Y32          LUT6 (Prop_lut6_I5_O)        0.124     9.344 f  mensajes/teletipo/screen/bg/sincronismos/vga_r_OBUF[3]_inst_i_2/O
                         net (fo=34, estimated)       1.145    10.489    mensajes/teletipo/screen/bg/sincronismos/vga_r_OBUF[3]_inst_i_2_n_0
    SLICE_X10Y33         LUT4 (Prop_lut4_I3_O)        0.152    10.641 r  mensajes/teletipo/screen/bg/sincronismos/shiftreg[7]_i_3/O
                         net (fo=9, estimated)        0.728    11.369    mensajes/teletipo/screen/bg/sincronismos/chc_reg[0]
    SLICE_X10Y33         LUT5 (Prop_lut5_I0_O)        0.374    11.743 r  mensajes/teletipo/screen/bg/sincronismos/shiftreg[7]_i_1/O
                         net (fo=7, estimated)        0.651    12.394    mensajes/teletipo/screen/shiftreg[7]
    SLICE_X15Y34         FDRE                                         r  mensajes/teletipo/screen/shiftreg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    142.857   142.857 r  
    U22                                               0.000   142.857 r  clk_50 (IN)
                         net (fo=0)                   0.000   142.857    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.426   144.283 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, estimated)        1.171   145.455    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083   145.538 r  los_relojes/mmcm_adv_inst/CLKOUT2
                         net (fo=1, estimated)        1.917   147.455    los_relojes/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   147.546 r  los_relojes/clkout3_buf/O
                         net (fo=492, estimated)      1.686   149.232    mensajes/teletipo/screen/clk_out3
    SLICE_X15Y34         FDRE                                         r  mensajes/teletipo/screen/shiftreg_reg[5]/C
                         clock pessimism              0.330   149.562    
                         clock uncertainty           -0.161   149.401    
    SLICE_X15Y34         FDRE (Setup_fdre_C_CE)      -0.409   148.992    mensajes/teletipo/screen/shiftreg_reg[5]
  -------------------------------------------------------------------
                         required time                        148.992    
                         arrival time                         -12.394    
  -------------------------------------------------------------------
                         slack                                136.598    

Slack (MET) :             136.714ns  (required time - arrival time)
  Source:                 mensajes/teletipo/screen/bg/sincronismos/v_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            mensajes/teletipo/screen/shiftreg_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            142.857ns  (clk_out3_clk_wiz_0 rise@142.857ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.537ns  (logic 1.429ns (25.808%)  route 4.108ns (74.192%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.373ns = ( 149.230 - 142.857 ) 
    Source Clock Delay      (SCD):    6.739ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, estimated)        1.233     2.730    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.818 r  los_relojes/mmcm_adv_inst/CLKOUT2
                         net (fo=1, estimated)        2.018     4.836    los_relojes/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.932 r  los_relojes/clkout3_buf/O
                         net (fo=492, estimated)      1.807     6.739    mensajes/teletipo/screen/bg/sincronismos/clk_out3
    SLICE_X10Y29         FDRE                                         r  mensajes/teletipo/screen/bg/sincronismos/v_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y29         FDRE (Prop_fdre_C_Q)         0.478     7.217 r  mensajes/teletipo/screen/bg/sincronismos/v_reg[3]/Q
                         net (fo=13, estimated)       1.008     8.225    mensajes/teletipo/screen/bg/sincronismos/vc[3]
    SLICE_X9Y30          LUT6 (Prop_lut6_I0_O)        0.301     8.526 r  mensajes/teletipo/screen/bg/sincronismos/vga_r_OBUF[3]_inst_i_6/O
                         net (fo=2, estimated)        0.694     9.220    mensajes/teletipo/screen/bg/sincronismos/vga_r_OBUF[3]_inst_i_6_n_0
    SLICE_X5Y32          LUT6 (Prop_lut6_I5_O)        0.124     9.344 f  mensajes/teletipo/screen/bg/sincronismos/vga_r_OBUF[3]_inst_i_2/O
                         net (fo=34, estimated)       1.145    10.489    mensajes/teletipo/screen/bg/sincronismos/vga_r_OBUF[3]_inst_i_2_n_0
    SLICE_X10Y33         LUT4 (Prop_lut4_I3_O)        0.152    10.641 r  mensajes/teletipo/screen/bg/sincronismos/shiftreg[7]_i_3/O
                         net (fo=9, estimated)        0.728    11.369    mensajes/teletipo/screen/bg/sincronismos/chc_reg[0]
    SLICE_X10Y33         LUT5 (Prop_lut5_I0_O)        0.374    11.743 r  mensajes/teletipo/screen/bg/sincronismos/shiftreg[7]_i_1/O
                         net (fo=7, estimated)        0.533    12.276    mensajes/teletipo/screen/shiftreg[7]
    SLICE_X13Y32         FDRE                                         r  mensajes/teletipo/screen/shiftreg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    142.857   142.857 r  
    U22                                               0.000   142.857 r  clk_50 (IN)
                         net (fo=0)                   0.000   142.857    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.426   144.283 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, estimated)        1.171   145.455    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083   145.538 r  los_relojes/mmcm_adv_inst/CLKOUT2
                         net (fo=1, estimated)        1.917   147.455    los_relojes/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   147.546 r  los_relojes/clkout3_buf/O
                         net (fo=492, estimated)      1.684   149.230    mensajes/teletipo/screen/clk_out3
    SLICE_X13Y32         FDRE                                         r  mensajes/teletipo/screen/shiftreg_reg[3]/C
                         clock pessimism              0.330   149.560    
                         clock uncertainty           -0.161   149.399    
    SLICE_X13Y32         FDRE (Setup_fdre_C_CE)      -0.409   148.990    mensajes/teletipo/screen/shiftreg_reg[3]
  -------------------------------------------------------------------
                         required time                        148.990    
                         arrival time                         -12.276    
  -------------------------------------------------------------------
                         slack                                136.714    

Slack (MET) :             136.725ns  (required time - arrival time)
  Source:                 mensajes/teletipo/screen/bg/sincronismos/v_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            mensajes/teletipo/screen/shiftreg_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            142.857ns  (clk_out3_clk_wiz_0 rise@142.857ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.526ns  (logic 1.429ns (25.860%)  route 4.097ns (74.140%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.373ns = ( 149.230 - 142.857 ) 
    Source Clock Delay      (SCD):    6.739ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, estimated)        1.233     2.730    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.818 r  los_relojes/mmcm_adv_inst/CLKOUT2
                         net (fo=1, estimated)        2.018     4.836    los_relojes/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.932 r  los_relojes/clkout3_buf/O
                         net (fo=492, estimated)      1.807     6.739    mensajes/teletipo/screen/bg/sincronismos/clk_out3
    SLICE_X10Y29         FDRE                                         r  mensajes/teletipo/screen/bg/sincronismos/v_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y29         FDRE (Prop_fdre_C_Q)         0.478     7.217 r  mensajes/teletipo/screen/bg/sincronismos/v_reg[3]/Q
                         net (fo=13, estimated)       1.008     8.225    mensajes/teletipo/screen/bg/sincronismos/vc[3]
    SLICE_X9Y30          LUT6 (Prop_lut6_I0_O)        0.301     8.526 r  mensajes/teletipo/screen/bg/sincronismos/vga_r_OBUF[3]_inst_i_6/O
                         net (fo=2, estimated)        0.694     9.220    mensajes/teletipo/screen/bg/sincronismos/vga_r_OBUF[3]_inst_i_6_n_0
    SLICE_X5Y32          LUT6 (Prop_lut6_I5_O)        0.124     9.344 f  mensajes/teletipo/screen/bg/sincronismos/vga_r_OBUF[3]_inst_i_2/O
                         net (fo=34, estimated)       1.145    10.489    mensajes/teletipo/screen/bg/sincronismos/vga_r_OBUF[3]_inst_i_2_n_0
    SLICE_X10Y33         LUT4 (Prop_lut4_I3_O)        0.152    10.641 r  mensajes/teletipo/screen/bg/sincronismos/shiftreg[7]_i_3/O
                         net (fo=9, estimated)        0.728    11.369    mensajes/teletipo/screen/bg/sincronismos/chc_reg[0]
    SLICE_X10Y33         LUT5 (Prop_lut5_I0_O)        0.374    11.743 r  mensajes/teletipo/screen/bg/sincronismos/shiftreg[7]_i_1/O
                         net (fo=7, estimated)        0.522    12.265    mensajes/teletipo/screen/shiftreg[7]
    SLICE_X15Y33         FDRE                                         r  mensajes/teletipo/screen/shiftreg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    142.857   142.857 r  
    U22                                               0.000   142.857 r  clk_50 (IN)
                         net (fo=0)                   0.000   142.857    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.426   144.283 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, estimated)        1.171   145.455    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083   145.538 r  los_relojes/mmcm_adv_inst/CLKOUT2
                         net (fo=1, estimated)        1.917   147.455    los_relojes/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   147.546 r  los_relojes/clkout3_buf/O
                         net (fo=492, estimated)      1.684   149.230    mensajes/teletipo/screen/clk_out3
    SLICE_X15Y33         FDRE                                         r  mensajes/teletipo/screen/shiftreg_reg[6]/C
                         clock pessimism              0.330   149.560    
                         clock uncertainty           -0.161   149.399    
    SLICE_X15Y33         FDRE (Setup_fdre_C_CE)      -0.409   148.990    mensajes/teletipo/screen/shiftreg_reg[6]
  -------------------------------------------------------------------
                         required time                        148.990    
                         arrival time                         -12.265    
  -------------------------------------------------------------------
                         slack                                136.725    

Slack (MET) :             136.725ns  (required time - arrival time)
  Source:                 mensajes/teletipo/screen/bg/sincronismos/v_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            mensajes/teletipo/screen/shiftreg_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            142.857ns  (clk_out3_clk_wiz_0 rise@142.857ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.526ns  (logic 1.429ns (25.860%)  route 4.097ns (74.140%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.373ns = ( 149.230 - 142.857 ) 
    Source Clock Delay      (SCD):    6.739ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, estimated)        1.233     2.730    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.818 r  los_relojes/mmcm_adv_inst/CLKOUT2
                         net (fo=1, estimated)        2.018     4.836    los_relojes/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.932 r  los_relojes/clkout3_buf/O
                         net (fo=492, estimated)      1.807     6.739    mensajes/teletipo/screen/bg/sincronismos/clk_out3
    SLICE_X10Y29         FDRE                                         r  mensajes/teletipo/screen/bg/sincronismos/v_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y29         FDRE (Prop_fdre_C_Q)         0.478     7.217 r  mensajes/teletipo/screen/bg/sincronismos/v_reg[3]/Q
                         net (fo=13, estimated)       1.008     8.225    mensajes/teletipo/screen/bg/sincronismos/vc[3]
    SLICE_X9Y30          LUT6 (Prop_lut6_I0_O)        0.301     8.526 r  mensajes/teletipo/screen/bg/sincronismos/vga_r_OBUF[3]_inst_i_6/O
                         net (fo=2, estimated)        0.694     9.220    mensajes/teletipo/screen/bg/sincronismos/vga_r_OBUF[3]_inst_i_6_n_0
    SLICE_X5Y32          LUT6 (Prop_lut6_I5_O)        0.124     9.344 f  mensajes/teletipo/screen/bg/sincronismos/vga_r_OBUF[3]_inst_i_2/O
                         net (fo=34, estimated)       1.145    10.489    mensajes/teletipo/screen/bg/sincronismos/vga_r_OBUF[3]_inst_i_2_n_0
    SLICE_X10Y33         LUT4 (Prop_lut4_I3_O)        0.152    10.641 r  mensajes/teletipo/screen/bg/sincronismos/shiftreg[7]_i_3/O
                         net (fo=9, estimated)        0.728    11.369    mensajes/teletipo/screen/bg/sincronismos/chc_reg[0]
    SLICE_X10Y33         LUT5 (Prop_lut5_I0_O)        0.374    11.743 r  mensajes/teletipo/screen/bg/sincronismos/shiftreg[7]_i_1/O
                         net (fo=7, estimated)        0.522    12.265    mensajes/teletipo/screen/shiftreg[7]
    SLICE_X15Y33         FDRE                                         r  mensajes/teletipo/screen/shiftreg_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    142.857   142.857 r  
    U22                                               0.000   142.857 r  clk_50 (IN)
                         net (fo=0)                   0.000   142.857    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.426   144.283 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, estimated)        1.171   145.455    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083   145.538 r  los_relojes/mmcm_adv_inst/CLKOUT2
                         net (fo=1, estimated)        1.917   147.455    los_relojes/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   147.546 r  los_relojes/clkout3_buf/O
                         net (fo=492, estimated)      1.684   149.230    mensajes/teletipo/screen/clk_out3
    SLICE_X15Y33         FDRE                                         r  mensajes/teletipo/screen/shiftreg_reg[7]/C
                         clock pessimism              0.330   149.560    
                         clock uncertainty           -0.161   149.399    
    SLICE_X15Y33         FDRE (Setup_fdre_C_CE)      -0.409   148.990    mensajes/teletipo/screen/shiftreg_reg[7]
  -------------------------------------------------------------------
                         required time                        148.990    
                         arrival time                         -12.265    
  -------------------------------------------------------------------
                         slack                                136.725    

Slack (MET) :             137.147ns  (required time - arrival time)
  Source:                 test_raton/escritura_a_raton/timeoutcnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            test_raton/escritura_a_raton/shiftreg_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            142.857ns  (clk_out3_clk_wiz_0 rise@142.857ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.774ns  (logic 1.245ns (26.079%)  route 3.529ns (73.921%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.371ns = ( 149.228 - 142.857 ) 
    Source Clock Delay      (SCD):    6.744ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, estimated)        1.233     2.730    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.818 r  los_relojes/mmcm_adv_inst/CLKOUT2
                         net (fo=1, estimated)        2.018     4.836    los_relojes/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.932 r  los_relojes/clkout3_buf/O
                         net (fo=492, estimated)      1.812     6.744    test_raton/escritura_a_raton/clk_out3
    SLICE_X34Y42         FDRE                                         r  test_raton/escritura_a_raton/timeoutcnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y42         FDRE (Prop_fdre_C_Q)         0.518     7.262 r  test_raton/escritura_a_raton/timeoutcnt_reg[12]/Q
                         net (fo=2, estimated)        0.629     7.891    test_raton/escritura_a_raton/timeoutcnt_reg_n_0_[12]
    SLICE_X34Y42         LUT3 (Prop_lut3_I1_O)        0.124     8.015 f  test_raton/escritura_a_raton/timeoutcnt[15]_i_6/O
                         net (fo=2, estimated)        0.574     8.589    test_raton/escritura_a_raton/timeoutcnt[15]_i_6_n_0
    SLICE_X33Y42         LUT5 (Prop_lut5_I3_O)        0.124     8.713 r  test_raton/escritura_a_raton/timeoutcnt[15]_i_4/O
                         net (fo=23, estimated)       0.763     9.476    test_raton/escritura_a_raton/timeoutcnt[15]_i_4_n_0
    SLICE_X36Y41         LUT4 (Prop_lut4_I3_O)        0.119     9.595 f  test_raton/escritura_a_raton/cntbits[0]_i_5/O
                         net (fo=6, estimated)        0.982    10.577    test_raton/escritura_a_raton/cntbits[0]_i_5_n_0
    SLICE_X36Y43         LUT4 (Prop_lut4_I1_O)        0.360    10.937 r  test_raton/escritura_a_raton/cntbits[0]_i_1/O
                         net (fo=4, estimated)        0.581    11.518    test_raton/escritura_a_raton/cntbits[0]_i_1_n_0
    SLICE_X38Y42         FDRE                                         r  test_raton/escritura_a_raton/shiftreg_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    142.857   142.857 r  
    U22                                               0.000   142.857 r  clk_50 (IN)
                         net (fo=0)                   0.000   142.857    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.426   144.283 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, estimated)        1.171   145.455    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083   145.538 r  los_relojes/mmcm_adv_inst/CLKOUT2
                         net (fo=1, estimated)        1.917   147.455    los_relojes/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   147.546 r  los_relojes/clkout3_buf/O
                         net (fo=492, estimated)      1.682   149.228    test_raton/escritura_a_raton/clk_out3
    SLICE_X38Y42         FDRE                                         r  test_raton/escritura_a_raton/shiftreg_reg[3]/C
                         clock pessimism              0.330   149.558    
                         clock uncertainty           -0.161   149.397    
    SLICE_X38Y42         FDRE (Setup_fdre_C_R)       -0.732   148.665    test_raton/escritura_a_raton/shiftreg_reg[3]
  -------------------------------------------------------------------
                         required time                        148.665    
                         arrival time                         -11.518    
  -------------------------------------------------------------------
                         slack                                137.147    

Slack (MET) :             137.275ns  (required time - arrival time)
  Source:                 test_raton/escritura_a_raton/timeoutcnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            test_raton/escritura_a_raton/cntbits_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            142.857ns  (clk_out3_clk_wiz_0 rise@142.857ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.759ns  (logic 1.245ns (26.161%)  route 3.514ns (73.839%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.373ns = ( 149.230 - 142.857 ) 
    Source Clock Delay      (SCD):    6.744ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, estimated)        1.233     2.730    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.818 r  los_relojes/mmcm_adv_inst/CLKOUT2
                         net (fo=1, estimated)        2.018     4.836    los_relojes/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.932 r  los_relojes/clkout3_buf/O
                         net (fo=492, estimated)      1.812     6.744    test_raton/escritura_a_raton/clk_out3
    SLICE_X34Y42         FDRE                                         r  test_raton/escritura_a_raton/timeoutcnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y42         FDRE (Prop_fdre_C_Q)         0.518     7.262 r  test_raton/escritura_a_raton/timeoutcnt_reg[12]/Q
                         net (fo=2, estimated)        0.629     7.891    test_raton/escritura_a_raton/timeoutcnt_reg_n_0_[12]
    SLICE_X34Y42         LUT3 (Prop_lut3_I1_O)        0.124     8.015 f  test_raton/escritura_a_raton/timeoutcnt[15]_i_6/O
                         net (fo=2, estimated)        0.574     8.589    test_raton/escritura_a_raton/timeoutcnt[15]_i_6_n_0
    SLICE_X33Y42         LUT5 (Prop_lut5_I3_O)        0.124     8.713 r  test_raton/escritura_a_raton/timeoutcnt[15]_i_4/O
                         net (fo=23, estimated)       0.763     9.476    test_raton/escritura_a_raton/timeoutcnt[15]_i_4_n_0
    SLICE_X36Y41         LUT4 (Prop_lut4_I3_O)        0.119     9.595 f  test_raton/escritura_a_raton/cntbits[0]_i_5/O
                         net (fo=6, estimated)        0.982    10.577    test_raton/escritura_a_raton/cntbits[0]_i_5_n_0
    SLICE_X36Y43         LUT4 (Prop_lut4_I1_O)        0.360    10.937 r  test_raton/escritura_a_raton/cntbits[0]_i_1/O
                         net (fo=4, estimated)        0.566    11.503    test_raton/escritura_a_raton/cntbits[0]_i_1_n_0
    SLICE_X36Y43         FDRE                                         r  test_raton/escritura_a_raton/cntbits_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    142.857   142.857 r  
    U22                                               0.000   142.857 r  clk_50 (IN)
                         net (fo=0)                   0.000   142.857    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.426   144.283 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, estimated)        1.171   145.455    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083   145.538 r  los_relojes/mmcm_adv_inst/CLKOUT2
                         net (fo=1, estimated)        1.917   147.455    los_relojes/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   147.546 r  los_relojes/clkout3_buf/O
                         net (fo=492, estimated)      1.684   149.230    test_raton/escritura_a_raton/clk_out3
    SLICE_X36Y43         FDRE                                         r  test_raton/escritura_a_raton/cntbits_reg[0]/C
                         clock pessimism              0.346   149.576    
                         clock uncertainty           -0.161   149.415    
    SLICE_X36Y43         FDRE (Setup_fdre_C_R)       -0.637   148.778    test_raton/escritura_a_raton/cntbits_reg[0]
  -------------------------------------------------------------------
                         required time                        148.778    
                         arrival time                         -11.503    
  -------------------------------------------------------------------
                         slack                                137.275    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 teclas/teclado/ps2clk_synchr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            teclas/teclado/negedgedetect_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.164ns (38.216%)  route 0.265ns (61.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.893ns
    Source Clock Delay      (SCD):    2.286ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, estimated)        0.520     0.784    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.834 r  los_relojes/mmcm_adv_inst/CLKOUT2
                         net (fo=1, estimated)        0.851     1.685    los_relojes/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.711 r  los_relojes/clkout3_buf/O
                         net (fo=492, estimated)      0.575     2.286    teclas/teclado/clk_out3
    SLICE_X14Y51         FDRE                                         r  teclas/teclado/ps2clk_synchr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y51         FDRE (Prop_fdre_C_Q)         0.164     2.450 r  teclas/teclado/ps2clk_synchr_reg[1]/Q
                         net (fo=1, estimated)        0.265     2.715    teclas/teclado/ps2clk_synchr[1]
    SLICE_X13Y48         FDRE                                         r  teclas/teclado/negedgedetect_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, estimated)        0.547     1.000    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.053 r  los_relojes/mmcm_adv_inst/CLKOUT2
                         net (fo=1, estimated)        0.895     1.948    los_relojes/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.977 r  los_relojes/clkout3_buf/O
                         net (fo=492, estimated)      0.916     2.893    teclas/teclado/clk_out3
    SLICE_X13Y48         FDRE                                         r  teclas/teclado/negedgedetect_reg[0]/C
                         clock pessimism             -0.271     2.622    
    SLICE_X13Y48         FDRE (Hold_fdre_C_D)         0.070     2.692    teclas/teclado/negedgedetect_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.692    
                         arrival time                           2.715    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 mensajes/teletipo/dscreen_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            mensajes/teletipo/screen/buffer_pantalla/screenrom_reg/DIADI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.886%)  route 0.126ns (47.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.933ns
    Source Clock Delay      (SCD):    2.348ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, estimated)        0.520     0.784    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.834 r  los_relojes/mmcm_adv_inst/CLKOUT2
                         net (fo=1, estimated)        0.851     1.685    los_relojes/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.711 r  los_relojes/clkout3_buf/O
                         net (fo=492, estimated)      0.637     2.348    mensajes/teletipo/clk_out3
    SLICE_X9Y36          FDRE                                         r  mensajes/teletipo/dscreen_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y36          FDRE (Prop_fdre_C_Q)         0.141     2.489 r  mensajes/teletipo/dscreen_reg[5]/Q
                         net (fo=1, estimated)        0.126     2.615    mensajes/teletipo/screen/buffer_pantalla/screenrom_reg_4[5]
    RAMB18_X0Y14         RAMB18E1                                     r  mensajes/teletipo/screen/buffer_pantalla/screenrom_reg/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, estimated)        0.547     1.000    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.053 r  los_relojes/mmcm_adv_inst/CLKOUT2
                         net (fo=1, estimated)        0.895     1.948    los_relojes/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.977 r  los_relojes/clkout3_buf/O
                         net (fo=492, estimated)      0.955     2.933    mensajes/teletipo/screen/buffer_pantalla/clk_out3
    RAMB18_X0Y14         RAMB18E1                                     r  mensajes/teletipo/screen/buffer_pantalla/screenrom_reg/CLKARDCLK
                         clock pessimism             -0.524     2.408    
    RAMB18_X0Y14         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[5])
                                                      0.155     2.563    mensajes/teletipo/screen/buffer_pantalla/screenrom_reg
  -------------------------------------------------------------------
                         required time                         -2.563    
                         arrival time                           2.615    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 mensajes/teletipo/dscreen_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            mensajes/teletipo/screen/buffer_pantalla/screenrom_reg/DIADI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.802%)  route 0.126ns (47.198%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.933ns
    Source Clock Delay      (SCD):    2.348ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, estimated)        0.520     0.784    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.834 r  los_relojes/mmcm_adv_inst/CLKOUT2
                         net (fo=1, estimated)        0.851     1.685    los_relojes/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.711 r  los_relojes/clkout3_buf/O
                         net (fo=492, estimated)      0.637     2.348    mensajes/teletipo/clk_out3
    SLICE_X9Y36          FDRE                                         r  mensajes/teletipo/dscreen_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y36          FDRE (Prop_fdre_C_Q)         0.141     2.489 r  mensajes/teletipo/dscreen_reg[3]/Q
                         net (fo=1, estimated)        0.126     2.615    mensajes/teletipo/screen/buffer_pantalla/screenrom_reg_4[3]
    RAMB18_X0Y14         RAMB18E1                                     r  mensajes/teletipo/screen/buffer_pantalla/screenrom_reg/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, estimated)        0.547     1.000    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.053 r  los_relojes/mmcm_adv_inst/CLKOUT2
                         net (fo=1, estimated)        0.895     1.948    los_relojes/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.977 r  los_relojes/clkout3_buf/O
                         net (fo=492, estimated)      0.955     2.933    mensajes/teletipo/screen/buffer_pantalla/clk_out3
    RAMB18_X0Y14         RAMB18E1                                     r  mensajes/teletipo/screen/buffer_pantalla/screenrom_reg/CLKARDCLK
                         clock pessimism             -0.524     2.408    
    RAMB18_X0Y14         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[3])
                                                      0.155     2.563    mensajes/teletipo/screen/buffer_pantalla/screenrom_reg
  -------------------------------------------------------------------
                         required time                         -2.563    
                         arrival time                           2.615    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 mensajes/teletipo/dscreen_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            mensajes/teletipo/screen/buffer_pantalla/screenrom_reg/DIADI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.802%)  route 0.126ns (47.198%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.933ns
    Source Clock Delay      (SCD):    2.348ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, estimated)        0.520     0.784    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.834 r  los_relojes/mmcm_adv_inst/CLKOUT2
                         net (fo=1, estimated)        0.851     1.685    los_relojes/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.711 r  los_relojes/clkout3_buf/O
                         net (fo=492, estimated)      0.637     2.348    mensajes/teletipo/clk_out3
    SLICE_X9Y36          FDRE                                         r  mensajes/teletipo/dscreen_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y36          FDRE (Prop_fdre_C_Q)         0.141     2.489 r  mensajes/teletipo/dscreen_reg[6]/Q
                         net (fo=1, estimated)        0.126     2.615    mensajes/teletipo/screen/buffer_pantalla/screenrom_reg_4[6]
    RAMB18_X0Y14         RAMB18E1                                     r  mensajes/teletipo/screen/buffer_pantalla/screenrom_reg/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, estimated)        0.547     1.000    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.053 r  los_relojes/mmcm_adv_inst/CLKOUT2
                         net (fo=1, estimated)        0.895     1.948    los_relojes/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.977 r  los_relojes/clkout3_buf/O
                         net (fo=492, estimated)      0.955     2.933    mensajes/teletipo/screen/buffer_pantalla/clk_out3
    RAMB18_X0Y14         RAMB18E1                                     r  mensajes/teletipo/screen/buffer_pantalla/screenrom_reg/CLKARDCLK
                         clock pessimism             -0.524     2.408    
    RAMB18_X0Y14         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[6])
                                                      0.155     2.563    mensajes/teletipo/screen/buffer_pantalla/screenrom_reg
  -------------------------------------------------------------------
                         required time                         -2.563    
                         arrival time                           2.615    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 mensajes/teletipo/dscreen_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            mensajes/teletipo/screen/buffer_pantalla/screenrom_reg/DIADI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.740%)  route 0.132ns (48.260%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.933ns
    Source Clock Delay      (SCD):    2.348ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, estimated)        0.520     0.784    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.834 r  los_relojes/mmcm_adv_inst/CLKOUT2
                         net (fo=1, estimated)        0.851     1.685    los_relojes/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.711 r  los_relojes/clkout3_buf/O
                         net (fo=492, estimated)      0.637     2.348    mensajes/teletipo/clk_out3
    SLICE_X9Y36          FDRE                                         r  mensajes/teletipo/dscreen_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y36          FDRE (Prop_fdre_C_Q)         0.141     2.489 r  mensajes/teletipo/dscreen_reg[2]/Q
                         net (fo=1, estimated)        0.132     2.621    mensajes/teletipo/screen/buffer_pantalla/screenrom_reg_4[2]
    RAMB18_X0Y14         RAMB18E1                                     r  mensajes/teletipo/screen/buffer_pantalla/screenrom_reg/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, estimated)        0.547     1.000    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.053 r  los_relojes/mmcm_adv_inst/CLKOUT2
                         net (fo=1, estimated)        0.895     1.948    los_relojes/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.977 r  los_relojes/clkout3_buf/O
                         net (fo=492, estimated)      0.955     2.933    mensajes/teletipo/screen/buffer_pantalla/clk_out3
    RAMB18_X0Y14         RAMB18E1                                     r  mensajes/teletipo/screen/buffer_pantalla/screenrom_reg/CLKARDCLK
                         clock pessimism             -0.524     2.408    
    RAMB18_X0Y14         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[2])
                                                      0.155     2.563    mensajes/teletipo/screen/buffer_pantalla/screenrom_reg
  -------------------------------------------------------------------
                         required time                         -2.563    
                         arrival time                           2.621    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 mensajes/teletipo/dscreen_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            mensajes/teletipo/screen/buffer_pantalla/screenrom_reg/DIADI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.128ns (50.137%)  route 0.127ns (49.863%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.933ns
    Source Clock Delay      (SCD):    2.348ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, estimated)        0.520     0.784    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.834 r  los_relojes/mmcm_adv_inst/CLKOUT2
                         net (fo=1, estimated)        0.851     1.685    los_relojes/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.711 r  los_relojes/clkout3_buf/O
                         net (fo=492, estimated)      0.637     2.348    mensajes/teletipo/clk_out3
    SLICE_X9Y36          FDRE                                         r  mensajes/teletipo/dscreen_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y36          FDRE (Prop_fdre_C_Q)         0.128     2.476 r  mensajes/teletipo/dscreen_reg[4]/Q
                         net (fo=1, estimated)        0.127     2.603    mensajes/teletipo/screen/buffer_pantalla/screenrom_reg_4[4]
    RAMB18_X0Y14         RAMB18E1                                     r  mensajes/teletipo/screen/buffer_pantalla/screenrom_reg/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, estimated)        0.547     1.000    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.053 r  los_relojes/mmcm_adv_inst/CLKOUT2
                         net (fo=1, estimated)        0.895     1.948    los_relojes/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.977 r  los_relojes/clkout3_buf/O
                         net (fo=492, estimated)      0.955     2.933    mensajes/teletipo/screen/buffer_pantalla/clk_out3
    RAMB18_X0Y14         RAMB18E1                                     r  mensajes/teletipo/screen/buffer_pantalla/screenrom_reg/CLKARDCLK
                         clock pessimism             -0.524     2.408    
    RAMB18_X0Y14         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[4])
                                                      0.102     2.510    mensajes/teletipo/screen/buffer_pantalla/screenrom_reg
  -------------------------------------------------------------------
                         required time                         -2.510    
                         arrival time                           2.603    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 mensajes/teletipo/addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            mensajes/teletipo/screen/buffer_pantalla/screenrom_reg/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.164ns (43.910%)  route 0.209ns (56.090%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.933ns
    Source Clock Delay      (SCD):    2.350ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, estimated)        0.520     0.784    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.834 r  los_relojes/mmcm_adv_inst/CLKOUT2
                         net (fo=1, estimated)        0.851     1.685    los_relojes/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.711 r  los_relojes/clkout3_buf/O
                         net (fo=492, estimated)      0.639     2.350    mensajes/teletipo/clk_out3
    SLICE_X10Y38         FDRE                                         r  mensajes/teletipo/addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y38         FDRE (Prop_fdre_C_Q)         0.164     2.514 r  mensajes/teletipo/addr_reg[0]/Q
                         net (fo=9, estimated)        0.209     2.724    mensajes/teletipo/screen/buffer_pantalla/Q[0]
    RAMB18_X0Y14         RAMB18E1                                     r  mensajes/teletipo/screen/buffer_pantalla/screenrom_reg/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, estimated)        0.547     1.000    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.053 r  los_relojes/mmcm_adv_inst/CLKOUT2
                         net (fo=1, estimated)        0.895     1.948    los_relojes/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.977 r  los_relojes/clkout3_buf/O
                         net (fo=492, estimated)      0.955     2.933    mensajes/teletipo/screen/buffer_pantalla/clk_out3
    RAMB18_X0Y14         RAMB18E1                                     r  mensajes/teletipo/screen/buffer_pantalla/screenrom_reg/CLKARDCLK
                         clock pessimism             -0.503     2.429    
    RAMB18_X0Y14         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     2.612    mensajes/teletipo/screen/buffer_pantalla/screenrom_reg
  -------------------------------------------------------------------
                         required time                         -2.612    
                         arrival time                           2.724    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 mensajes/teletipo/addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            mensajes/teletipo/screen/buffer_pantalla/screenrom_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.141ns (35.082%)  route 0.261ns (64.918%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.933ns
    Source Clock Delay      (SCD):    2.349ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, estimated)        0.520     0.784    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.834 r  los_relojes/mmcm_adv_inst/CLKOUT2
                         net (fo=1, estimated)        0.851     1.685    los_relojes/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.711 r  los_relojes/clkout3_buf/O
                         net (fo=492, estimated)      0.638     2.349    mensajes/teletipo/clk_out3
    SLICE_X11Y37         FDRE                                         r  mensajes/teletipo/addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y37         FDRE (Prop_fdre_C_Q)         0.141     2.490 r  mensajes/teletipo/addr_reg[5]/Q
                         net (fo=8, estimated)        0.261     2.751    mensajes/teletipo/screen/buffer_pantalla/Q[5]
    RAMB18_X0Y14         RAMB18E1                                     r  mensajes/teletipo/screen/buffer_pantalla/screenrom_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, estimated)        0.547     1.000    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.053 r  los_relojes/mmcm_adv_inst/CLKOUT2
                         net (fo=1, estimated)        0.895     1.948    los_relojes/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.977 r  los_relojes/clkout3_buf/O
                         net (fo=492, estimated)      0.955     2.933    mensajes/teletipo/screen/buffer_pantalla/clk_out3
    RAMB18_X0Y14         RAMB18E1                                     r  mensajes/teletipo/screen/buffer_pantalla/screenrom_reg/CLKARDCLK
                         clock pessimism             -0.503     2.429    
    RAMB18_X0Y14         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     2.612    mensajes/teletipo/screen/buffer_pantalla/screenrom_reg
  -------------------------------------------------------------------
                         required time                         -2.612    
                         arrival time                           2.751    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 mensajes/stringlist_reg[96][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            mensajes/stringlist_reg[96][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.230ns  (logic 0.141ns (61.433%)  route 0.089ns (38.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.889ns
    Source Clock Delay      (SCD):    2.348ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, estimated)        0.520     0.784    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.834 r  los_relojes/mmcm_adv_inst/CLKOUT2
                         net (fo=1, estimated)        0.851     1.685    los_relojes/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.711 r  los_relojes/clkout3_buf/O
                         net (fo=492, estimated)      0.637     2.348    mensajes/clk_out3
    SLICE_X27Y38         FDRE                                         r  mensajes/stringlist_reg[96][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y38         FDRE (Prop_fdre_C_Q)         0.141     2.489 r  mensajes/stringlist_reg[96][5]/Q
                         net (fo=3, estimated)        0.089     2.578    mensajes/stringlist_reg[96]_0[5]
    SLICE_X27Y38         FDRE                                         r  mensajes/stringlist_reg[96][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, estimated)        0.547     1.000    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.053 r  los_relojes/mmcm_adv_inst/CLKOUT2
                         net (fo=1, estimated)        0.895     1.948    los_relojes/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.977 r  los_relojes/clkout3_buf/O
                         net (fo=492, estimated)      0.912     2.889    mensajes/clk_out3
    SLICE_X27Y38         FDRE                                         r  mensajes/stringlist_reg[96][5]/C
                         clock pessimism             -0.525     2.364    
    SLICE_X27Y38         FDRE (Hold_fdre_C_D)         0.070     2.434    mensajes/stringlist_reg[96][5]
  -------------------------------------------------------------------
                         required time                         -2.434    
                         arrival time                           2.578    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 mensajes/teletipo/addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            mensajes/teletipo/screen/buffer_pantalla/screenrom_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.141ns (34.610%)  route 0.266ns (65.390%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.933ns
    Source Clock Delay      (SCD):    2.349ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, estimated)        0.520     0.784    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.834 r  los_relojes/mmcm_adv_inst/CLKOUT2
                         net (fo=1, estimated)        0.851     1.685    los_relojes/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.711 r  los_relojes/clkout3_buf/O
                         net (fo=492, estimated)      0.638     2.349    mensajes/teletipo/clk_out3
    SLICE_X11Y37         FDRE                                         r  mensajes/teletipo/addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y37         FDRE (Prop_fdre_C_Q)         0.141     2.490 r  mensajes/teletipo/addr_reg[7]/Q
                         net (fo=7, estimated)        0.266     2.756    mensajes/teletipo/screen/buffer_pantalla/Q[7]
    RAMB18_X0Y14         RAMB18E1                                     r  mensajes/teletipo/screen/buffer_pantalla/screenrom_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, estimated)        0.547     1.000    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.053 r  los_relojes/mmcm_adv_inst/CLKOUT2
                         net (fo=1, estimated)        0.895     1.948    los_relojes/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.977 r  los_relojes/clkout3_buf/O
                         net (fo=492, estimated)      0.955     2.933    mensajes/teletipo/screen/buffer_pantalla/clk_out3
    RAMB18_X0Y14         RAMB18E1                                     r  mensajes/teletipo/screen/buffer_pantalla/screenrom_reg/CLKARDCLK
                         clock pessimism             -0.503     2.429    
    RAMB18_X0Y14         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     2.612    mensajes/teletipo/screen/buffer_pantalla/screenrom_reg
  -------------------------------------------------------------------
                         required time                         -2.612    
                         arrival time                           2.756    
  -------------------------------------------------------------------
                         slack                                  0.144    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_clk_wiz_0
Waveform(ns):       { 0.000 71.429 }
Period(ns):         142.857
Sources:            { los_relojes/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     ICAPE2/CLK          n/a            10.000        142.857     132.857    ICAP_X0Y1        vuelta_al_spectrum/el_icap/ICAP_i/CLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         142.857     139.913    RAMB18_X0Y14     mensajes/teletipo/screen/buffer_pantalla/screenrom_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         142.857     140.281    RAMB18_X0Y14     mensajes/teletipo/screen/buffer_pantalla/screenrom_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         142.857     140.702    BUFGCTRL_X0Y0    los_relojes/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         142.857     141.608    MMCME2_ADV_X0Y0  los_relojes/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         142.857     141.857    SLICE_X52Y96     dna_fpga/divisor_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         142.857     141.857    SLICE_X52Y96     dna_fpga/divisor_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         142.857     141.857    SLICE_X18Y40     mensajes/addrstr_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         142.857     141.857    SLICE_X26Y41     mensajes/addrstr_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         142.857     141.857    SLICE_X19Y43     mensajes/addrstr_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       142.857     70.503     MMCME2_ADV_X0Y0  los_relojes/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         71.429      70.449     SLICE_X38Y47     test_raton/escritura_a_raton/ps2clk_synchr_reg[1]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         71.429      70.449     SLICE_X38Y47     test_raton/escritura_a_raton/ps2clk_synchr_reg[1]_srl2/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         71.429      70.929     SLICE_X52Y96     dna_fpga/divisor_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         71.429      70.929     SLICE_X52Y96     dna_fpga/divisor_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         71.429      70.929     SLICE_X52Y96     dna_fpga/divisor_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         71.429      70.929     SLICE_X52Y96     dna_fpga/divisor_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         71.429      70.929     SLICE_X18Y40     mensajes/addrstr_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         71.429      70.929     SLICE_X18Y40     mensajes/addrstr_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         71.429      70.929     SLICE_X26Y41     mensajes/addrstr_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         71.429      70.929     SLICE_X26Y41     mensajes/addrstr_reg[10]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         71.429      70.449     SLICE_X38Y47     test_raton/escritura_a_raton/ps2clk_synchr_reg[1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         71.429      70.449     SLICE_X38Y47     test_raton/escritura_a_raton/ps2clk_synchr_reg[1]_srl2/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         71.429      70.929     SLICE_X52Y96     dna_fpga/divisor_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         71.429      70.929     SLICE_X52Y96     dna_fpga/divisor_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         71.429      70.929     SLICE_X52Y96     dna_fpga/divisor_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         71.429      70.929     SLICE_X52Y96     dna_fpga/divisor_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         71.429      70.929     SLICE_X18Y40     mensajes/addrstr_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         71.429      70.929     SLICE_X18Y40     mensajes/addrstr_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         71.429      70.929     SLICE_X26Y41     mensajes/addrstr_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         71.429      70.929     SLICE_X26Y41     mensajes/addrstr_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { los_relojes/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  los_relojes/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  los_relojes/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y0  los_relojes/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y0  los_relojes/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :           90  Failing Endpoints,  Worst Slack       -1.927ns,  Total Violation     -128.563ns
Hold  :            1  Failing Endpoint ,  Worst Slack       -0.008ns,  Total Violation       -0.008ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.927ns  (required time - arrival time)
  Source:                 teclas/sdramtests_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            test_sdram/addr_to_test_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.429ns  (clk_out1_clk_wiz_0 rise@430.000ns - clk_out3_clk_wiz_0 rise@428.571ns)
  Data Path Delay:        2.407ns  (logic 0.828ns (34.400%)  route 1.579ns (65.600%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.238ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.376ns = ( 436.376 - 430.000 ) 
    Source Clock Delay      (SCD):    6.751ns = ( 435.322 - 428.571 ) 
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    428.571   428.571 r  
    U22                                               0.000   428.571 r  clk_50 (IN)
                         net (fo=0)                   0.000   428.571    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.497   430.068 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, estimated)        1.233   431.301    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088   431.389 r  los_relojes/mmcm_adv_inst/CLKOUT2
                         net (fo=1, estimated)        2.018   433.407    los_relojes/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   433.503 r  los_relojes/clkout3_buf/O
                         net (fo=492, estimated)      1.819   435.322    teclas/clk_out3
    SLICE_X16Y45         FDRE                                         r  teclas/sdramtests_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y45         FDRE (Prop_fdre_C_Q)         0.456   435.778 r  teclas/sdramtests_reg/Q
                         net (fo=5, estimated)        0.437   436.215    test_sdram/controlador/sdramtest_init
    SLICE_X17Y46         LUT5 (Prop_lut5_I4_O)        0.124   436.339 r  test_sdram/controlador/FSM_onehot_state[7]_i_4/O
                         net (fo=3, estimated)        0.317   436.656    test_sdram/controlador/initial_rst12_out
    SLICE_X21Y46         LUT6 (Prop_lut6_I5_O)        0.124   436.780 r  test_sdram/controlador/addr_to_test[23]_i_2/O
                         net (fo=25, estimated)       0.219   436.999    test_sdram/controlador/FSM_onehot_state_reg[4]
    SLICE_X21Y46         LUT5 (Prop_lut5_I0_O)        0.124   437.123 r  test_sdram/controlador/addr_to_test[23]_i_1/O
                         net (fo=23, estimated)       0.606   437.729    test_sdram/controlador_n_52
    SLICE_X20Y42         FDRE                                         r  test_sdram/addr_to_test_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    430.000   430.000 r  
    U22                                               0.000   430.000 r  clk_50 (IN)
                         net (fo=0)                   0.000   430.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.426   431.426 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, estimated)        1.171   432.598    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   432.681 r  los_relojes/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.917   434.598    los_relojes/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   434.689 r  los_relojes/clkout1_buf/O
                         net (fo=96, estimated)       1.687   436.376    test_sdram/clk_out1
    SLICE_X20Y42         FDRE                                         r  test_sdram/addr_to_test_reg[1]/C
                         clock pessimism              0.137   436.513    
                         clock uncertainty           -0.281   436.232    
    SLICE_X20Y42         FDRE (Setup_fdre_C_R)       -0.429   435.803    test_sdram/addr_to_test_reg[1]
  -------------------------------------------------------------------
                         required time                        435.803    
                         arrival time                        -437.729    
  -------------------------------------------------------------------
                         slack                                 -1.927    

Slack (VIOLATED) :        -1.927ns  (required time - arrival time)
  Source:                 teclas/sdramtests_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            test_sdram/addr_to_test_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.429ns  (clk_out1_clk_wiz_0 rise@430.000ns - clk_out3_clk_wiz_0 rise@428.571ns)
  Data Path Delay:        2.407ns  (logic 0.828ns (34.400%)  route 1.579ns (65.600%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.238ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.376ns = ( 436.376 - 430.000 ) 
    Source Clock Delay      (SCD):    6.751ns = ( 435.322 - 428.571 ) 
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    428.571   428.571 r  
    U22                                               0.000   428.571 r  clk_50 (IN)
                         net (fo=0)                   0.000   428.571    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.497   430.068 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, estimated)        1.233   431.301    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088   431.389 r  los_relojes/mmcm_adv_inst/CLKOUT2
                         net (fo=1, estimated)        2.018   433.407    los_relojes/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   433.503 r  los_relojes/clkout3_buf/O
                         net (fo=492, estimated)      1.819   435.322    teclas/clk_out3
    SLICE_X16Y45         FDRE                                         r  teclas/sdramtests_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y45         FDRE (Prop_fdre_C_Q)         0.456   435.778 r  teclas/sdramtests_reg/Q
                         net (fo=5, estimated)        0.437   436.215    test_sdram/controlador/sdramtest_init
    SLICE_X17Y46         LUT5 (Prop_lut5_I4_O)        0.124   436.339 r  test_sdram/controlador/FSM_onehot_state[7]_i_4/O
                         net (fo=3, estimated)        0.317   436.656    test_sdram/controlador/initial_rst12_out
    SLICE_X21Y46         LUT6 (Prop_lut6_I5_O)        0.124   436.780 r  test_sdram/controlador/addr_to_test[23]_i_2/O
                         net (fo=25, estimated)       0.219   436.999    test_sdram/controlador/FSM_onehot_state_reg[4]
    SLICE_X21Y46         LUT5 (Prop_lut5_I0_O)        0.124   437.123 r  test_sdram/controlador/addr_to_test[23]_i_1/O
                         net (fo=23, estimated)       0.606   437.729    test_sdram/controlador_n_52
    SLICE_X20Y42         FDRE                                         r  test_sdram/addr_to_test_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    430.000   430.000 r  
    U22                                               0.000   430.000 r  clk_50 (IN)
                         net (fo=0)                   0.000   430.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.426   431.426 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, estimated)        1.171   432.598    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   432.681 r  los_relojes/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.917   434.598    los_relojes/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   434.689 r  los_relojes/clkout1_buf/O
                         net (fo=96, estimated)       1.687   436.376    test_sdram/clk_out1
    SLICE_X20Y42         FDRE                                         r  test_sdram/addr_to_test_reg[2]/C
                         clock pessimism              0.137   436.513    
                         clock uncertainty           -0.281   436.232    
    SLICE_X20Y42         FDRE (Setup_fdre_C_R)       -0.429   435.803    test_sdram/addr_to_test_reg[2]
  -------------------------------------------------------------------
                         required time                        435.803    
                         arrival time                        -437.729    
  -------------------------------------------------------------------
                         slack                                 -1.927    

Slack (VIOLATED) :        -1.927ns  (required time - arrival time)
  Source:                 teclas/sdramtests_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            test_sdram/addr_to_test_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.429ns  (clk_out1_clk_wiz_0 rise@430.000ns - clk_out3_clk_wiz_0 rise@428.571ns)
  Data Path Delay:        2.407ns  (logic 0.828ns (34.400%)  route 1.579ns (65.600%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.238ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.376ns = ( 436.376 - 430.000 ) 
    Source Clock Delay      (SCD):    6.751ns = ( 435.322 - 428.571 ) 
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    428.571   428.571 r  
    U22                                               0.000   428.571 r  clk_50 (IN)
                         net (fo=0)                   0.000   428.571    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.497   430.068 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, estimated)        1.233   431.301    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088   431.389 r  los_relojes/mmcm_adv_inst/CLKOUT2
                         net (fo=1, estimated)        2.018   433.407    los_relojes/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   433.503 r  los_relojes/clkout3_buf/O
                         net (fo=492, estimated)      1.819   435.322    teclas/clk_out3
    SLICE_X16Y45         FDRE                                         r  teclas/sdramtests_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y45         FDRE (Prop_fdre_C_Q)         0.456   435.778 r  teclas/sdramtests_reg/Q
                         net (fo=5, estimated)        0.437   436.215    test_sdram/controlador/sdramtest_init
    SLICE_X17Y46         LUT5 (Prop_lut5_I4_O)        0.124   436.339 r  test_sdram/controlador/FSM_onehot_state[7]_i_4/O
                         net (fo=3, estimated)        0.317   436.656    test_sdram/controlador/initial_rst12_out
    SLICE_X21Y46         LUT6 (Prop_lut6_I5_O)        0.124   436.780 r  test_sdram/controlador/addr_to_test[23]_i_2/O
                         net (fo=25, estimated)       0.219   436.999    test_sdram/controlador/FSM_onehot_state_reg[4]
    SLICE_X21Y46         LUT5 (Prop_lut5_I0_O)        0.124   437.123 r  test_sdram/controlador/addr_to_test[23]_i_1/O
                         net (fo=23, estimated)       0.606   437.729    test_sdram/controlador_n_52
    SLICE_X20Y42         FDRE                                         r  test_sdram/addr_to_test_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    430.000   430.000 r  
    U22                                               0.000   430.000 r  clk_50 (IN)
                         net (fo=0)                   0.000   430.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.426   431.426 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, estimated)        1.171   432.598    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   432.681 r  los_relojes/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.917   434.598    los_relojes/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   434.689 r  los_relojes/clkout1_buf/O
                         net (fo=96, estimated)       1.687   436.376    test_sdram/clk_out1
    SLICE_X20Y42         FDRE                                         r  test_sdram/addr_to_test_reg[3]/C
                         clock pessimism              0.137   436.513    
                         clock uncertainty           -0.281   436.232    
    SLICE_X20Y42         FDRE (Setup_fdre_C_R)       -0.429   435.803    test_sdram/addr_to_test_reg[3]
  -------------------------------------------------------------------
                         required time                        435.803    
                         arrival time                        -437.729    
  -------------------------------------------------------------------
                         slack                                 -1.927    

Slack (VIOLATED) :        -1.927ns  (required time - arrival time)
  Source:                 teclas/sdramtests_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            test_sdram/addr_to_test_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.429ns  (clk_out1_clk_wiz_0 rise@430.000ns - clk_out3_clk_wiz_0 rise@428.571ns)
  Data Path Delay:        2.407ns  (logic 0.828ns (34.400%)  route 1.579ns (65.600%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.238ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.376ns = ( 436.376 - 430.000 ) 
    Source Clock Delay      (SCD):    6.751ns = ( 435.322 - 428.571 ) 
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    428.571   428.571 r  
    U22                                               0.000   428.571 r  clk_50 (IN)
                         net (fo=0)                   0.000   428.571    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.497   430.068 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, estimated)        1.233   431.301    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088   431.389 r  los_relojes/mmcm_adv_inst/CLKOUT2
                         net (fo=1, estimated)        2.018   433.407    los_relojes/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   433.503 r  los_relojes/clkout3_buf/O
                         net (fo=492, estimated)      1.819   435.322    teclas/clk_out3
    SLICE_X16Y45         FDRE                                         r  teclas/sdramtests_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y45         FDRE (Prop_fdre_C_Q)         0.456   435.778 r  teclas/sdramtests_reg/Q
                         net (fo=5, estimated)        0.437   436.215    test_sdram/controlador/sdramtest_init
    SLICE_X17Y46         LUT5 (Prop_lut5_I4_O)        0.124   436.339 r  test_sdram/controlador/FSM_onehot_state[7]_i_4/O
                         net (fo=3, estimated)        0.317   436.656    test_sdram/controlador/initial_rst12_out
    SLICE_X21Y46         LUT6 (Prop_lut6_I5_O)        0.124   436.780 r  test_sdram/controlador/addr_to_test[23]_i_2/O
                         net (fo=25, estimated)       0.219   436.999    test_sdram/controlador/FSM_onehot_state_reg[4]
    SLICE_X21Y46         LUT5 (Prop_lut5_I0_O)        0.124   437.123 r  test_sdram/controlador/addr_to_test[23]_i_1/O
                         net (fo=23, estimated)       0.606   437.729    test_sdram/controlador_n_52
    SLICE_X20Y42         FDRE                                         r  test_sdram/addr_to_test_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    430.000   430.000 r  
    U22                                               0.000   430.000 r  clk_50 (IN)
                         net (fo=0)                   0.000   430.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.426   431.426 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, estimated)        1.171   432.598    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   432.681 r  los_relojes/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.917   434.598    los_relojes/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   434.689 r  los_relojes/clkout1_buf/O
                         net (fo=96, estimated)       1.687   436.376    test_sdram/clk_out1
    SLICE_X20Y42         FDRE                                         r  test_sdram/addr_to_test_reg[4]/C
                         clock pessimism              0.137   436.513    
                         clock uncertainty           -0.281   436.232    
    SLICE_X20Y42         FDRE (Setup_fdre_C_R)       -0.429   435.803    test_sdram/addr_to_test_reg[4]
  -------------------------------------------------------------------
                         required time                        435.803    
                         arrival time                        -437.729    
  -------------------------------------------------------------------
                         slack                                 -1.927    

Slack (VIOLATED) :        -1.878ns  (required time - arrival time)
  Source:                 teclas/sdramtests_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            test_sdram/addr_to_test_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.429ns  (clk_out1_clk_wiz_0 rise@430.000ns - clk_out3_clk_wiz_0 rise@428.571ns)
  Data Path Delay:        2.360ns  (logic 0.828ns (35.085%)  route 1.532ns (64.915%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.378ns = ( 436.378 - 430.000 ) 
    Source Clock Delay      (SCD):    6.751ns = ( 435.322 - 428.571 ) 
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    428.571   428.571 r  
    U22                                               0.000   428.571 r  clk_50 (IN)
                         net (fo=0)                   0.000   428.571    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.497   430.068 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, estimated)        1.233   431.301    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088   431.389 r  los_relojes/mmcm_adv_inst/CLKOUT2
                         net (fo=1, estimated)        2.018   433.407    los_relojes/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   433.503 r  los_relojes/clkout3_buf/O
                         net (fo=492, estimated)      1.819   435.322    teclas/clk_out3
    SLICE_X16Y45         FDRE                                         r  teclas/sdramtests_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y45         FDRE (Prop_fdre_C_Q)         0.456   435.778 r  teclas/sdramtests_reg/Q
                         net (fo=5, estimated)        0.437   436.215    test_sdram/controlador/sdramtest_init
    SLICE_X17Y46         LUT5 (Prop_lut5_I4_O)        0.124   436.339 r  test_sdram/controlador/FSM_onehot_state[7]_i_4/O
                         net (fo=3, estimated)        0.317   436.656    test_sdram/controlador/initial_rst12_out
    SLICE_X21Y46         LUT6 (Prop_lut6_I5_O)        0.124   436.780 r  test_sdram/controlador/addr_to_test[23]_i_2/O
                         net (fo=25, estimated)       0.219   436.999    test_sdram/controlador/FSM_onehot_state_reg[4]
    SLICE_X21Y46         LUT5 (Prop_lut5_I0_O)        0.124   437.123 r  test_sdram/controlador/addr_to_test[23]_i_1/O
                         net (fo=23, estimated)       0.559   437.682    test_sdram/controlador_n_52
    SLICE_X20Y43         FDRE                                         r  test_sdram/addr_to_test_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    430.000   430.000 r  
    U22                                               0.000   430.000 r  clk_50 (IN)
                         net (fo=0)                   0.000   430.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.426   431.426 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, estimated)        1.171   432.598    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   432.681 r  los_relojes/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.917   434.598    los_relojes/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   434.689 r  los_relojes/clkout1_buf/O
                         net (fo=96, estimated)       1.689   436.378    test_sdram/clk_out1
    SLICE_X20Y43         FDRE                                         r  test_sdram/addr_to_test_reg[5]/C
                         clock pessimism              0.137   436.515    
                         clock uncertainty           -0.281   436.234    
    SLICE_X20Y43         FDRE (Setup_fdre_C_R)       -0.429   435.805    test_sdram/addr_to_test_reg[5]
  -------------------------------------------------------------------
                         required time                        435.805    
                         arrival time                        -437.682    
  -------------------------------------------------------------------
                         slack                                 -1.878    

Slack (VIOLATED) :        -1.878ns  (required time - arrival time)
  Source:                 teclas/sdramtests_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            test_sdram/addr_to_test_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.429ns  (clk_out1_clk_wiz_0 rise@430.000ns - clk_out3_clk_wiz_0 rise@428.571ns)
  Data Path Delay:        2.360ns  (logic 0.828ns (35.085%)  route 1.532ns (64.915%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.378ns = ( 436.378 - 430.000 ) 
    Source Clock Delay      (SCD):    6.751ns = ( 435.322 - 428.571 ) 
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    428.571   428.571 r  
    U22                                               0.000   428.571 r  clk_50 (IN)
                         net (fo=0)                   0.000   428.571    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.497   430.068 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, estimated)        1.233   431.301    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088   431.389 r  los_relojes/mmcm_adv_inst/CLKOUT2
                         net (fo=1, estimated)        2.018   433.407    los_relojes/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   433.503 r  los_relojes/clkout3_buf/O
                         net (fo=492, estimated)      1.819   435.322    teclas/clk_out3
    SLICE_X16Y45         FDRE                                         r  teclas/sdramtests_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y45         FDRE (Prop_fdre_C_Q)         0.456   435.778 r  teclas/sdramtests_reg/Q
                         net (fo=5, estimated)        0.437   436.215    test_sdram/controlador/sdramtest_init
    SLICE_X17Y46         LUT5 (Prop_lut5_I4_O)        0.124   436.339 r  test_sdram/controlador/FSM_onehot_state[7]_i_4/O
                         net (fo=3, estimated)        0.317   436.656    test_sdram/controlador/initial_rst12_out
    SLICE_X21Y46         LUT6 (Prop_lut6_I5_O)        0.124   436.780 r  test_sdram/controlador/addr_to_test[23]_i_2/O
                         net (fo=25, estimated)       0.219   436.999    test_sdram/controlador/FSM_onehot_state_reg[4]
    SLICE_X21Y46         LUT5 (Prop_lut5_I0_O)        0.124   437.123 r  test_sdram/controlador/addr_to_test[23]_i_1/O
                         net (fo=23, estimated)       0.559   437.682    test_sdram/controlador_n_52
    SLICE_X20Y43         FDRE                                         r  test_sdram/addr_to_test_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    430.000   430.000 r  
    U22                                               0.000   430.000 r  clk_50 (IN)
                         net (fo=0)                   0.000   430.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.426   431.426 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, estimated)        1.171   432.598    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   432.681 r  los_relojes/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.917   434.598    los_relojes/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   434.689 r  los_relojes/clkout1_buf/O
                         net (fo=96, estimated)       1.689   436.378    test_sdram/clk_out1
    SLICE_X20Y43         FDRE                                         r  test_sdram/addr_to_test_reg[6]/C
                         clock pessimism              0.137   436.515    
                         clock uncertainty           -0.281   436.234    
    SLICE_X20Y43         FDRE (Setup_fdre_C_R)       -0.429   435.805    test_sdram/addr_to_test_reg[6]
  -------------------------------------------------------------------
                         required time                        435.805    
                         arrival time                        -437.682    
  -------------------------------------------------------------------
                         slack                                 -1.878    

Slack (VIOLATED) :        -1.878ns  (required time - arrival time)
  Source:                 teclas/sdramtests_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            test_sdram/addr_to_test_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.429ns  (clk_out1_clk_wiz_0 rise@430.000ns - clk_out3_clk_wiz_0 rise@428.571ns)
  Data Path Delay:        2.360ns  (logic 0.828ns (35.085%)  route 1.532ns (64.915%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.378ns = ( 436.378 - 430.000 ) 
    Source Clock Delay      (SCD):    6.751ns = ( 435.322 - 428.571 ) 
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    428.571   428.571 r  
    U22                                               0.000   428.571 r  clk_50 (IN)
                         net (fo=0)                   0.000   428.571    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.497   430.068 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, estimated)        1.233   431.301    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088   431.389 r  los_relojes/mmcm_adv_inst/CLKOUT2
                         net (fo=1, estimated)        2.018   433.407    los_relojes/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   433.503 r  los_relojes/clkout3_buf/O
                         net (fo=492, estimated)      1.819   435.322    teclas/clk_out3
    SLICE_X16Y45         FDRE                                         r  teclas/sdramtests_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y45         FDRE (Prop_fdre_C_Q)         0.456   435.778 r  teclas/sdramtests_reg/Q
                         net (fo=5, estimated)        0.437   436.215    test_sdram/controlador/sdramtest_init
    SLICE_X17Y46         LUT5 (Prop_lut5_I4_O)        0.124   436.339 r  test_sdram/controlador/FSM_onehot_state[7]_i_4/O
                         net (fo=3, estimated)        0.317   436.656    test_sdram/controlador/initial_rst12_out
    SLICE_X21Y46         LUT6 (Prop_lut6_I5_O)        0.124   436.780 r  test_sdram/controlador/addr_to_test[23]_i_2/O
                         net (fo=25, estimated)       0.219   436.999    test_sdram/controlador/FSM_onehot_state_reg[4]
    SLICE_X21Y46         LUT5 (Prop_lut5_I0_O)        0.124   437.123 r  test_sdram/controlador/addr_to_test[23]_i_1/O
                         net (fo=23, estimated)       0.559   437.682    test_sdram/controlador_n_52
    SLICE_X20Y43         FDRE                                         r  test_sdram/addr_to_test_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    430.000   430.000 r  
    U22                                               0.000   430.000 r  clk_50 (IN)
                         net (fo=0)                   0.000   430.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.426   431.426 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, estimated)        1.171   432.598    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   432.681 r  los_relojes/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.917   434.598    los_relojes/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   434.689 r  los_relojes/clkout1_buf/O
                         net (fo=96, estimated)       1.689   436.378    test_sdram/clk_out1
    SLICE_X20Y43         FDRE                                         r  test_sdram/addr_to_test_reg[7]/C
                         clock pessimism              0.137   436.515    
                         clock uncertainty           -0.281   436.234    
    SLICE_X20Y43         FDRE (Setup_fdre_C_R)       -0.429   435.805    test_sdram/addr_to_test_reg[7]
  -------------------------------------------------------------------
                         required time                        435.805    
                         arrival time                        -437.682    
  -------------------------------------------------------------------
                         slack                                 -1.878    

Slack (VIOLATED) :        -1.878ns  (required time - arrival time)
  Source:                 teclas/sdramtests_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            test_sdram/addr_to_test_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.429ns  (clk_out1_clk_wiz_0 rise@430.000ns - clk_out3_clk_wiz_0 rise@428.571ns)
  Data Path Delay:        2.360ns  (logic 0.828ns (35.085%)  route 1.532ns (64.915%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.378ns = ( 436.378 - 430.000 ) 
    Source Clock Delay      (SCD):    6.751ns = ( 435.322 - 428.571 ) 
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    428.571   428.571 r  
    U22                                               0.000   428.571 r  clk_50 (IN)
                         net (fo=0)                   0.000   428.571    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.497   430.068 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, estimated)        1.233   431.301    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088   431.389 r  los_relojes/mmcm_adv_inst/CLKOUT2
                         net (fo=1, estimated)        2.018   433.407    los_relojes/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   433.503 r  los_relojes/clkout3_buf/O
                         net (fo=492, estimated)      1.819   435.322    teclas/clk_out3
    SLICE_X16Y45         FDRE                                         r  teclas/sdramtests_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y45         FDRE (Prop_fdre_C_Q)         0.456   435.778 r  teclas/sdramtests_reg/Q
                         net (fo=5, estimated)        0.437   436.215    test_sdram/controlador/sdramtest_init
    SLICE_X17Y46         LUT5 (Prop_lut5_I4_O)        0.124   436.339 r  test_sdram/controlador/FSM_onehot_state[7]_i_4/O
                         net (fo=3, estimated)        0.317   436.656    test_sdram/controlador/initial_rst12_out
    SLICE_X21Y46         LUT6 (Prop_lut6_I5_O)        0.124   436.780 r  test_sdram/controlador/addr_to_test[23]_i_2/O
                         net (fo=25, estimated)       0.219   436.999    test_sdram/controlador/FSM_onehot_state_reg[4]
    SLICE_X21Y46         LUT5 (Prop_lut5_I0_O)        0.124   437.123 r  test_sdram/controlador/addr_to_test[23]_i_1/O
                         net (fo=23, estimated)       0.559   437.682    test_sdram/controlador_n_52
    SLICE_X20Y43         FDRE                                         r  test_sdram/addr_to_test_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    430.000   430.000 r  
    U22                                               0.000   430.000 r  clk_50 (IN)
                         net (fo=0)                   0.000   430.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.426   431.426 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, estimated)        1.171   432.598    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   432.681 r  los_relojes/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.917   434.598    los_relojes/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   434.689 r  los_relojes/clkout1_buf/O
                         net (fo=96, estimated)       1.689   436.378    test_sdram/clk_out1
    SLICE_X20Y43         FDRE                                         r  test_sdram/addr_to_test_reg[8]/C
                         clock pessimism              0.137   436.515    
                         clock uncertainty           -0.281   436.234    
    SLICE_X20Y43         FDRE (Setup_fdre_C_R)       -0.429   435.805    test_sdram/addr_to_test_reg[8]
  -------------------------------------------------------------------
                         required time                        435.805    
                         arrival time                        -437.682    
  -------------------------------------------------------------------
                         slack                                 -1.878    

Slack (VIOLATED) :        -1.875ns  (required time - arrival time)
  Source:                 teclas/sdramtests_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            test_sdram/addr_to_test_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.429ns  (clk_out1_clk_wiz_0 rise@430.000ns - clk_out3_clk_wiz_0 rise@428.571ns)
  Data Path Delay:        2.357ns  (logic 0.828ns (35.129%)  route 1.529ns (64.871%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.378ns = ( 436.378 - 430.000 ) 
    Source Clock Delay      (SCD):    6.751ns = ( 435.322 - 428.571 ) 
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    428.571   428.571 r  
    U22                                               0.000   428.571 r  clk_50 (IN)
                         net (fo=0)                   0.000   428.571    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.497   430.068 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, estimated)        1.233   431.301    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088   431.389 r  los_relojes/mmcm_adv_inst/CLKOUT2
                         net (fo=1, estimated)        2.018   433.407    los_relojes/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   433.503 r  los_relojes/clkout3_buf/O
                         net (fo=492, estimated)      1.819   435.322    teclas/clk_out3
    SLICE_X16Y45         FDRE                                         r  teclas/sdramtests_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y45         FDRE (Prop_fdre_C_Q)         0.456   435.778 r  teclas/sdramtests_reg/Q
                         net (fo=5, estimated)        0.437   436.215    test_sdram/controlador/sdramtest_init
    SLICE_X17Y46         LUT5 (Prop_lut5_I4_O)        0.124   436.339 r  test_sdram/controlador/FSM_onehot_state[7]_i_4/O
                         net (fo=3, estimated)        0.317   436.656    test_sdram/controlador/initial_rst12_out
    SLICE_X21Y46         LUT6 (Prop_lut6_I5_O)        0.124   436.780 r  test_sdram/controlador/addr_to_test[23]_i_2/O
                         net (fo=25, estimated)       0.219   436.999    test_sdram/controlador/FSM_onehot_state_reg[4]
    SLICE_X21Y46         LUT5 (Prop_lut5_I0_O)        0.124   437.123 r  test_sdram/controlador/addr_to_test[23]_i_1/O
                         net (fo=23, estimated)       0.556   437.679    test_sdram/controlador_n_52
    SLICE_X20Y44         FDRE                                         r  test_sdram/addr_to_test_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    430.000   430.000 r  
    U22                                               0.000   430.000 r  clk_50 (IN)
                         net (fo=0)                   0.000   430.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.426   431.426 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, estimated)        1.171   432.598    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   432.681 r  los_relojes/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.917   434.598    los_relojes/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   434.689 r  los_relojes/clkout1_buf/O
                         net (fo=96, estimated)       1.689   436.378    test_sdram/clk_out1
    SLICE_X20Y44         FDRE                                         r  test_sdram/addr_to_test_reg[10]/C
                         clock pessimism              0.137   436.515    
                         clock uncertainty           -0.281   436.234    
    SLICE_X20Y44         FDRE (Setup_fdre_C_R)       -0.429   435.805    test_sdram/addr_to_test_reg[10]
  -------------------------------------------------------------------
                         required time                        435.805    
                         arrival time                        -437.679    
  -------------------------------------------------------------------
                         slack                                 -1.875    

Slack (VIOLATED) :        -1.875ns  (required time - arrival time)
  Source:                 teclas/sdramtests_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            test_sdram/addr_to_test_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.429ns  (clk_out1_clk_wiz_0 rise@430.000ns - clk_out3_clk_wiz_0 rise@428.571ns)
  Data Path Delay:        2.357ns  (logic 0.828ns (35.129%)  route 1.529ns (64.871%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.378ns = ( 436.378 - 430.000 ) 
    Source Clock Delay      (SCD):    6.751ns = ( 435.322 - 428.571 ) 
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    428.571   428.571 r  
    U22                                               0.000   428.571 r  clk_50 (IN)
                         net (fo=0)                   0.000   428.571    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.497   430.068 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, estimated)        1.233   431.301    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088   431.389 r  los_relojes/mmcm_adv_inst/CLKOUT2
                         net (fo=1, estimated)        2.018   433.407    los_relojes/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   433.503 r  los_relojes/clkout3_buf/O
                         net (fo=492, estimated)      1.819   435.322    teclas/clk_out3
    SLICE_X16Y45         FDRE                                         r  teclas/sdramtests_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y45         FDRE (Prop_fdre_C_Q)         0.456   435.778 r  teclas/sdramtests_reg/Q
                         net (fo=5, estimated)        0.437   436.215    test_sdram/controlador/sdramtest_init
    SLICE_X17Y46         LUT5 (Prop_lut5_I4_O)        0.124   436.339 r  test_sdram/controlador/FSM_onehot_state[7]_i_4/O
                         net (fo=3, estimated)        0.317   436.656    test_sdram/controlador/initial_rst12_out
    SLICE_X21Y46         LUT6 (Prop_lut6_I5_O)        0.124   436.780 r  test_sdram/controlador/addr_to_test[23]_i_2/O
                         net (fo=25, estimated)       0.219   436.999    test_sdram/controlador/FSM_onehot_state_reg[4]
    SLICE_X21Y46         LUT5 (Prop_lut5_I0_O)        0.124   437.123 r  test_sdram/controlador/addr_to_test[23]_i_1/O
                         net (fo=23, estimated)       0.556   437.679    test_sdram/controlador_n_52
    SLICE_X20Y44         FDRE                                         r  test_sdram/addr_to_test_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    430.000   430.000 r  
    U22                                               0.000   430.000 r  clk_50 (IN)
                         net (fo=0)                   0.000   430.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.426   431.426 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, estimated)        1.171   432.598    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   432.681 r  los_relojes/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.917   434.598    los_relojes/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   434.689 r  los_relojes/clkout1_buf/O
                         net (fo=96, estimated)       1.689   436.378    test_sdram/clk_out1
    SLICE_X20Y44         FDRE                                         r  test_sdram/addr_to_test_reg[11]/C
                         clock pessimism              0.137   436.515    
                         clock uncertainty           -0.281   436.234    
    SLICE_X20Y44         FDRE (Setup_fdre_C_R)       -0.429   435.805    test_sdram/addr_to_test_reg[11]
  -------------------------------------------------------------------
                         required time                        435.805    
                         arrival time                        -437.679    
  -------------------------------------------------------------------
                         slack                                 -1.875    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.008ns  (arrival time - required time)
  Source:                 teclas/sdramtests_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            test_sdram/addr_to_test_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.687ns  (logic 0.276ns (40.151%)  route 0.411ns (59.849%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.892ns
    Source Clock Delay      (SCD):    2.351ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, estimated)        0.520     0.784    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.834 r  los_relojes/mmcm_adv_inst/CLKOUT2
                         net (fo=1, estimated)        0.851     1.685    los_relojes/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.711 r  los_relojes/clkout3_buf/O
                         net (fo=492, estimated)      0.640     2.351    teclas/clk_out3
    SLICE_X16Y45         FDRE                                         r  teclas/sdramtests_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y45         FDRE (Prop_fdre_C_Q)         0.141     2.492 r  teclas/sdramtests_reg/Q
                         net (fo=5, estimated)        0.184     2.676    test_sdram/controlador/sdramtest_init
    SLICE_X17Y46         LUT5 (Prop_lut5_I4_O)        0.045     2.721 r  test_sdram/controlador/FSM_onehot_state[7]_i_4/O
                         net (fo=3, estimated)        0.134     2.855    test_sdram/controlador/initial_rst12_out
    SLICE_X21Y46         LUT6 (Prop_lut6_I5_O)        0.045     2.900 r  test_sdram/controlador/addr_to_test[23]_i_2/O
                         net (fo=25, estimated)       0.094     2.993    test_sdram/controlador/FSM_onehot_state_reg[4]
    SLICE_X21Y46         LUT5 (Prop_lut5_I3_O)        0.045     3.038 r  test_sdram/controlador/addr_to_test[0]_i_1/O
                         net (fo=1, routed)           0.000     3.038    test_sdram/controlador_n_57
    SLICE_X21Y46         FDRE                                         r  test_sdram/addr_to_test_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, estimated)        0.547     1.000    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.053 r  los_relojes/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.895     1.948    los_relojes/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.977 r  los_relojes/clkout1_buf/O
                         net (fo=96, estimated)       0.915     2.892    test_sdram/clk_out1
    SLICE_X21Y46         FDRE                                         r  test_sdram/addr_to_test_reg[0]/C
                         clock pessimism             -0.218     2.674    
                         clock uncertainty            0.281     2.955    
    SLICE_X21Y46         FDRE (Hold_fdre_C_D)         0.091     3.046    test_sdram/addr_to_test_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.046    
                         arrival time                           3.038    
  -------------------------------------------------------------------
                         slack                                 -0.008    

Slack (MET) :             0.002ns  (arrival time - required time)
  Source:                 teclas/sdramtests_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            test_sdram/test_in_progress_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.698ns  (logic 0.231ns (33.112%)  route 0.467ns (66.888%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.892ns
    Source Clock Delay      (SCD):    2.351ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, estimated)        0.520     0.784    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.834 r  los_relojes/mmcm_adv_inst/CLKOUT2
                         net (fo=1, estimated)        0.851     1.685    los_relojes/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.711 r  los_relojes/clkout3_buf/O
                         net (fo=492, estimated)      0.640     2.351    teclas/clk_out3
    SLICE_X16Y45         FDRE                                         r  teclas/sdramtests_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y45         FDRE (Prop_fdre_C_Q)         0.141     2.492 r  teclas/sdramtests_reg/Q
                         net (fo=5, estimated)        0.291     2.783    test_sdram/controlador/sdramtest_init
    SLICE_X16Y45         LUT5 (Prop_lut5_I0_O)        0.045     2.828 r  test_sdram/controlador/test_in_progress_i_2/O
                         net (fo=2, estimated)        0.175     3.004    test_sdram/controlador/test_in_progress_i_2_n_0
    SLICE_X17Y44         LUT5 (Prop_lut5_I0_O)        0.045     3.049 r  test_sdram/controlador/test_in_progress_i_1/O
                         net (fo=1, routed)           0.000     3.049    test_sdram/controlador_n_50
    SLICE_X17Y44         FDRE                                         r  test_sdram/test_in_progress_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, estimated)        0.547     1.000    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.053 r  los_relojes/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.895     1.948    los_relojes/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.977 r  los_relojes/clkout1_buf/O
                         net (fo=96, estimated)       0.915     2.892    test_sdram/clk_out1
    SLICE_X17Y44         FDRE                                         r  test_sdram/test_in_progress_reg/C
                         clock pessimism             -0.218     2.674    
                         clock uncertainty            0.281     2.955    
    SLICE_X17Y44         FDRE (Hold_fdre_C_D)         0.092     3.047    test_sdram/test_in_progress_reg
  -------------------------------------------------------------------
                         required time                         -3.047    
                         arrival time                           3.049    
  -------------------------------------------------------------------
                         slack                                  0.002    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 teclas/sdramtests_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            test_sdram/test_result_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.719ns  (logic 0.276ns (38.408%)  route 0.443ns (61.592%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.892ns
    Source Clock Delay      (SCD):    2.351ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, estimated)        0.520     0.784    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.834 r  los_relojes/mmcm_adv_inst/CLKOUT2
                         net (fo=1, estimated)        0.851     1.685    los_relojes/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.711 r  los_relojes/clkout3_buf/O
                         net (fo=492, estimated)      0.640     2.351    teclas/clk_out3
    SLICE_X16Y45         FDRE                                         r  teclas/sdramtests_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y45         FDRE (Prop_fdre_C_Q)         0.141     2.492 r  teclas/sdramtests_reg/Q
                         net (fo=5, estimated)        0.184     2.676    test_sdram/controlador/sdramtest_init
    SLICE_X17Y46         LUT5 (Prop_lut5_I4_O)        0.045     2.721 r  test_sdram/controlador/FSM_onehot_state[7]_i_4/O
                         net (fo=3, estimated)        0.134     2.855    test_sdram/controlador/initial_rst12_out
    SLICE_X17Y44         LUT6 (Prop_lut6_I5_O)        0.045     2.900 r  test_sdram/controlador/test_in_progress_i_4/O
                         net (fo=2, estimated)        0.125     3.025    test_sdram/controlador/test_in_progress_i_4_n_0
    SLICE_X19Y44         LUT4 (Prop_lut4_I2_O)        0.045     3.070 r  test_sdram/controlador/test_result_i_1/O
                         net (fo=1, routed)           0.000     3.070    test_sdram/controlador_n_51
    SLICE_X19Y44         FDRE                                         r  test_sdram/test_result_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, estimated)        0.547     1.000    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.053 r  los_relojes/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.895     1.948    los_relojes/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.977 r  los_relojes/clkout1_buf/O
                         net (fo=96, estimated)       0.915     2.892    test_sdram/clk_out1
    SLICE_X19Y44         FDRE                                         r  test_sdram/test_result_reg/C
                         clock pessimism             -0.218     2.674    
                         clock uncertainty            0.281     2.955    
    SLICE_X19Y44         FDRE (Hold_fdre_C_D)         0.092     3.047    test_sdram/test_result_reg
  -------------------------------------------------------------------
                         required time                         -3.047    
                         arrival time                           3.070    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 teclas/sdramtests_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            test_sdram/write_rq_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.806ns  (logic 0.276ns (34.250%)  route 0.530ns (65.750%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.892ns
    Source Clock Delay      (SCD):    2.351ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, estimated)        0.520     0.784    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.834 r  los_relojes/mmcm_adv_inst/CLKOUT2
                         net (fo=1, estimated)        0.851     1.685    los_relojes/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.711 r  los_relojes/clkout3_buf/O
                         net (fo=492, estimated)      0.640     2.351    teclas/clk_out3
    SLICE_X16Y45         FDRE                                         r  teclas/sdramtests_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y45         FDRE (Prop_fdre_C_Q)         0.141     2.492 r  teclas/sdramtests_reg/Q
                         net (fo=5, estimated)        0.291     2.783    test_sdram/controlador/sdramtest_init
    SLICE_X16Y45         LUT5 (Prop_lut5_I0_O)        0.045     2.828 r  test_sdram/controlador/test_in_progress_i_2/O
                         net (fo=2, estimated)        0.126     2.954    test_sdram/controlador/test_in_progress_i_2_n_0
    SLICE_X19Y45         LUT5 (Prop_lut5_I4_O)        0.045     2.999 r  test_sdram/controlador/write_rq_i_2/O
                         net (fo=1, estimated)        0.113     3.112    test_sdram/controlador/write_rq
    SLICE_X19Y45         LUT6 (Prop_lut6_I0_O)        0.045     3.157 r  test_sdram/controlador/write_rq_i_1/O
                         net (fo=1, routed)           0.000     3.157    test_sdram/controlador_n_47
    SLICE_X19Y45         FDRE                                         r  test_sdram/write_rq_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, estimated)        0.547     1.000    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.053 r  los_relojes/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.895     1.948    los_relojes/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.977 r  los_relojes/clkout1_buf/O
                         net (fo=96, estimated)       0.915     2.892    test_sdram/clk_out1
    SLICE_X19Y45         FDRE                                         r  test_sdram/write_rq_reg/C
                         clock pessimism             -0.218     2.674    
                         clock uncertainty            0.281     2.955    
    SLICE_X19Y45         FDRE (Hold_fdre_C_D)         0.092     3.047    test_sdram/write_rq_reg
  -------------------------------------------------------------------
                         required time                         -3.047    
                         arrival time                           3.157    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 teclas/sdramtests_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            test_sdram/data_to_sdram_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.720ns  (logic 0.186ns (25.846%)  route 0.534ns (74.154%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.892ns
    Source Clock Delay      (SCD):    2.351ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, estimated)        0.520     0.784    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.834 r  los_relojes/mmcm_adv_inst/CLKOUT2
                         net (fo=1, estimated)        0.851     1.685    los_relojes/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.711 r  los_relojes/clkout3_buf/O
                         net (fo=492, estimated)      0.640     2.351    teclas/clk_out3
    SLICE_X16Y45         FDRE                                         r  teclas/sdramtests_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y45         FDRE (Prop_fdre_C_Q)         0.141     2.492 r  teclas/sdramtests_reg/Q
                         net (fo=5, estimated)        0.374     2.866    test_sdram/controlador/sdramtest_init
    SLICE_X17Y45         LUT6 (Prop_lut6_I0_O)        0.045     2.911 r  test_sdram/controlador/data_to_sdram[14]_i_1/O
                         net (fo=8, estimated)        0.159     3.071    test_sdram/controlador_n_55
    SLICE_X17Y46         FDSE                                         r  test_sdram/data_to_sdram_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, estimated)        0.547     1.000    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.053 r  los_relojes/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.895     1.948    los_relojes/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.977 r  los_relojes/clkout1_buf/O
                         net (fo=96, estimated)       0.915     2.892    test_sdram/clk_out1
    SLICE_X17Y46         FDSE                                         r  test_sdram/data_to_sdram_reg[0]/C
                         clock pessimism             -0.218     2.674    
                         clock uncertainty            0.281     2.955    
    SLICE_X17Y46         FDSE (Hold_fdse_C_S)        -0.018     2.937    test_sdram/data_to_sdram_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.937    
                         arrival time                           3.071    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 teclas/sdramtests_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            test_sdram/data_to_sdram_reg[10]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.720ns  (logic 0.186ns (25.846%)  route 0.534ns (74.154%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.892ns
    Source Clock Delay      (SCD):    2.351ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, estimated)        0.520     0.784    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.834 r  los_relojes/mmcm_adv_inst/CLKOUT2
                         net (fo=1, estimated)        0.851     1.685    los_relojes/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.711 r  los_relojes/clkout3_buf/O
                         net (fo=492, estimated)      0.640     2.351    teclas/clk_out3
    SLICE_X16Y45         FDRE                                         r  teclas/sdramtests_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y45         FDRE (Prop_fdre_C_Q)         0.141     2.492 r  teclas/sdramtests_reg/Q
                         net (fo=5, estimated)        0.374     2.866    test_sdram/controlador/sdramtest_init
    SLICE_X17Y45         LUT6 (Prop_lut6_I0_O)        0.045     2.911 r  test_sdram/controlador/data_to_sdram[14]_i_1/O
                         net (fo=8, estimated)        0.159     3.071    test_sdram/controlador_n_55
    SLICE_X17Y46         FDSE                                         r  test_sdram/data_to_sdram_reg[10]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, estimated)        0.547     1.000    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.053 r  los_relojes/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.895     1.948    los_relojes/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.977 r  los_relojes/clkout1_buf/O
                         net (fo=96, estimated)       0.915     2.892    test_sdram/clk_out1
    SLICE_X17Y46         FDSE                                         r  test_sdram/data_to_sdram_reg[10]/C
                         clock pessimism             -0.218     2.674    
                         clock uncertainty            0.281     2.955    
    SLICE_X17Y46         FDSE (Hold_fdse_C_S)        -0.018     2.937    test_sdram/data_to_sdram_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.937    
                         arrival time                           3.071    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 teclas/sdramtests_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            test_sdram/data_to_sdram_reg[12]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.720ns  (logic 0.186ns (25.846%)  route 0.534ns (74.154%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.892ns
    Source Clock Delay      (SCD):    2.351ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, estimated)        0.520     0.784    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.834 r  los_relojes/mmcm_adv_inst/CLKOUT2
                         net (fo=1, estimated)        0.851     1.685    los_relojes/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.711 r  los_relojes/clkout3_buf/O
                         net (fo=492, estimated)      0.640     2.351    teclas/clk_out3
    SLICE_X16Y45         FDRE                                         r  teclas/sdramtests_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y45         FDRE (Prop_fdre_C_Q)         0.141     2.492 r  teclas/sdramtests_reg/Q
                         net (fo=5, estimated)        0.374     2.866    test_sdram/controlador/sdramtest_init
    SLICE_X17Y45         LUT6 (Prop_lut6_I0_O)        0.045     2.911 r  test_sdram/controlador/data_to_sdram[14]_i_1/O
                         net (fo=8, estimated)        0.159     3.071    test_sdram/controlador_n_55
    SLICE_X17Y46         FDSE                                         r  test_sdram/data_to_sdram_reg[12]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, estimated)        0.547     1.000    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.053 r  los_relojes/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.895     1.948    los_relojes/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.977 r  los_relojes/clkout1_buf/O
                         net (fo=96, estimated)       0.915     2.892    test_sdram/clk_out1
    SLICE_X17Y46         FDSE                                         r  test_sdram/data_to_sdram_reg[12]/C
                         clock pessimism             -0.218     2.674    
                         clock uncertainty            0.281     2.955    
    SLICE_X17Y46         FDSE (Hold_fdse_C_S)        -0.018     2.937    test_sdram/data_to_sdram_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.937    
                         arrival time                           3.071    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 teclas/sdramtests_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            test_sdram/data_to_sdram_reg[14]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.720ns  (logic 0.186ns (25.846%)  route 0.534ns (74.154%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.892ns
    Source Clock Delay      (SCD):    2.351ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, estimated)        0.520     0.784    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.834 r  los_relojes/mmcm_adv_inst/CLKOUT2
                         net (fo=1, estimated)        0.851     1.685    los_relojes/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.711 r  los_relojes/clkout3_buf/O
                         net (fo=492, estimated)      0.640     2.351    teclas/clk_out3
    SLICE_X16Y45         FDRE                                         r  teclas/sdramtests_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y45         FDRE (Prop_fdre_C_Q)         0.141     2.492 r  teclas/sdramtests_reg/Q
                         net (fo=5, estimated)        0.374     2.866    test_sdram/controlador/sdramtest_init
    SLICE_X17Y45         LUT6 (Prop_lut6_I0_O)        0.045     2.911 r  test_sdram/controlador/data_to_sdram[14]_i_1/O
                         net (fo=8, estimated)        0.159     3.071    test_sdram/controlador_n_55
    SLICE_X17Y46         FDSE                                         r  test_sdram/data_to_sdram_reg[14]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, estimated)        0.547     1.000    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.053 r  los_relojes/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.895     1.948    los_relojes/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.977 r  los_relojes/clkout1_buf/O
                         net (fo=96, estimated)       0.915     2.892    test_sdram/clk_out1
    SLICE_X17Y46         FDSE                                         r  test_sdram/data_to_sdram_reg[14]/C
                         clock pessimism             -0.218     2.674    
                         clock uncertainty            0.281     2.955    
    SLICE_X17Y46         FDSE (Hold_fdse_C_S)        -0.018     2.937    test_sdram/data_to_sdram_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.937    
                         arrival time                           3.071    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 teclas/sdramtests_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            test_sdram/data_to_sdram_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.720ns  (logic 0.186ns (25.846%)  route 0.534ns (74.154%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.892ns
    Source Clock Delay      (SCD):    2.351ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, estimated)        0.520     0.784    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.834 r  los_relojes/mmcm_adv_inst/CLKOUT2
                         net (fo=1, estimated)        0.851     1.685    los_relojes/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.711 r  los_relojes/clkout3_buf/O
                         net (fo=492, estimated)      0.640     2.351    teclas/clk_out3
    SLICE_X16Y45         FDRE                                         r  teclas/sdramtests_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y45         FDRE (Prop_fdre_C_Q)         0.141     2.492 r  teclas/sdramtests_reg/Q
                         net (fo=5, estimated)        0.374     2.866    test_sdram/controlador/sdramtest_init
    SLICE_X17Y45         LUT6 (Prop_lut6_I0_O)        0.045     2.911 r  test_sdram/controlador/data_to_sdram[14]_i_1/O
                         net (fo=8, estimated)        0.159     3.071    test_sdram/controlador_n_55
    SLICE_X17Y46         FDSE                                         r  test_sdram/data_to_sdram_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, estimated)        0.547     1.000    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.053 r  los_relojes/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.895     1.948    los_relojes/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.977 r  los_relojes/clkout1_buf/O
                         net (fo=96, estimated)       0.915     2.892    test_sdram/clk_out1
    SLICE_X17Y46         FDSE                                         r  test_sdram/data_to_sdram_reg[2]/C
                         clock pessimism             -0.218     2.674    
                         clock uncertainty            0.281     2.955    
    SLICE_X17Y46         FDSE (Hold_fdse_C_S)        -0.018     2.937    test_sdram/data_to_sdram_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.937    
                         arrival time                           3.071    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 teclas/sdramtests_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            test_sdram/data_to_sdram_reg[6]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.720ns  (logic 0.186ns (25.846%)  route 0.534ns (74.154%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.892ns
    Source Clock Delay      (SCD):    2.351ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, estimated)        0.520     0.784    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.834 r  los_relojes/mmcm_adv_inst/CLKOUT2
                         net (fo=1, estimated)        0.851     1.685    los_relojes/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.711 r  los_relojes/clkout3_buf/O
                         net (fo=492, estimated)      0.640     2.351    teclas/clk_out3
    SLICE_X16Y45         FDRE                                         r  teclas/sdramtests_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y45         FDRE (Prop_fdre_C_Q)         0.141     2.492 r  teclas/sdramtests_reg/Q
                         net (fo=5, estimated)        0.374     2.866    test_sdram/controlador/sdramtest_init
    SLICE_X17Y45         LUT6 (Prop_lut6_I0_O)        0.045     2.911 r  test_sdram/controlador/data_to_sdram[14]_i_1/O
                         net (fo=8, estimated)        0.159     3.071    test_sdram/controlador_n_55
    SLICE_X17Y46         FDSE                                         r  test_sdram/data_to_sdram_reg[6]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, estimated)        0.547     1.000    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.053 r  los_relojes/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.895     1.948    los_relojes/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.977 r  los_relojes/clkout1_buf/O
                         net (fo=96, estimated)       0.915     2.892    test_sdram/clk_out1
    SLICE_X17Y46         FDSE                                         r  test_sdram/data_to_sdram_reg[6]/C
                         clock pessimism             -0.218     2.674    
                         clock uncertainty            0.281     2.955    
    SLICE_X17Y46         FDSE (Hold_fdse_C_S)        -0.018     2.937    test_sdram/data_to_sdram_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.937    
                         arrival time                           3.071    
  -------------------------------------------------------------------
                         slack                                  0.134    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       64.900ns,  Total Violation        0.000ns
Hold  :           19  Failing Endpoints,  Worst Slack       -0.365ns,  Total Violation       -3.599ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             64.900ns  (required time - arrival time)
  Source:                 mensajes/teletipo/screen/bg/sincronismos/v_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            modo_vga/memscan/scan_reg/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@35.714ns period=71.429ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            71.429ns  (clk_out2_clk_wiz_0 rise@71.429ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.618ns  (logic 1.179ns (20.986%)  route 4.439ns (79.014%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.415ns = ( 77.844 - 71.429 ) 
    Source Clock Delay      (SCD):    6.739ns
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, estimated)        1.233     2.730    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.818 r  los_relojes/mmcm_adv_inst/CLKOUT2
                         net (fo=1, estimated)        2.018     4.836    los_relojes/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.932 r  los_relojes/clkout3_buf/O
                         net (fo=492, estimated)      1.807     6.739    mensajes/teletipo/screen/bg/sincronismos/clk_out3
    SLICE_X10Y29         FDRE                                         r  mensajes/teletipo/screen/bg/sincronismos/v_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y29         FDRE (Prop_fdre_C_Q)         0.478     7.217 f  mensajes/teletipo/screen/bg/sincronismos/v_reg[3]/Q
                         net (fo=13, estimated)       1.008     8.225    mensajes/teletipo/screen/bg/sincronismos/vc[3]
    SLICE_X9Y30          LUT6 (Prop_lut6_I0_O)        0.301     8.526 f  mensajes/teletipo/screen/bg/sincronismos/vga_r_OBUF[3]_inst_i_6/O
                         net (fo=2, estimated)        0.694     9.220    mensajes/teletipo/screen/bg/sincronismos/vga_r_OBUF[3]_inst_i_6_n_0
    SLICE_X5Y32          LUT6 (Prop_lut6_I5_O)        0.124     9.344 r  mensajes/teletipo/screen/bg/sincronismos/vga_r_OBUF[3]_inst_i_2/O
                         net (fo=34, estimated)       1.270    10.614    mensajes/teletipo/screen/bg/sincronismos/vga_r_OBUF[3]_inst_i_2_n_0
    SLICE_X10Y30         LUT6 (Prop_lut6_I1_O)        0.124    10.738 f  mensajes/teletipo/screen/bg/sincronismos/vga_g_OBUF[3]_inst_i_3/O
                         net (fo=10, estimated)       1.148    11.886    mensajes/teletipo/screen/bg/sincronismos/vga_g_OBUF[3]_inst_i_3_n_0
    SLICE_X9Y32          LUT4 (Prop_lut4_I2_O)        0.152    12.038 r  mensajes/teletipo/screen/bg/sincronismos/scan_reg_i_9/O
                         net (fo=1, estimated)        0.319    12.357    modo_vga/memscan/DIADI[7]
    RAMB36_X0Y6          RAMB36E1                                     r  modo_vga/memscan/scan_reg/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     71.429    71.429 r  
    U22                                               0.000    71.429 r  clk_50 (IN)
                         net (fo=0)                   0.000    71.429    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.426    72.855 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, estimated)        1.171    74.026    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    74.109 r  los_relojes/mmcm_adv_inst/CLKOUT1
                         net (fo=1, estimated)        1.917    76.026    los_relojes/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    76.117 r  los_relojes/clkout2_buf/O
                         net (fo=69, estimated)       1.726    77.844    modo_vga/memscan/clk_out2
    RAMB36_X0Y6          RAMB36E1                                     r  modo_vga/memscan/scan_reg/CLKARDCLK
                         clock pessimism              0.137    77.981    
                         clock uncertainty           -0.281    77.700    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[7])
                                                     -0.443    77.257    modo_vga/memscan/scan_reg
  -------------------------------------------------------------------
                         required time                         77.257    
                         arrival time                         -12.357    
  -------------------------------------------------------------------
                         slack                                 64.900    

Slack (MET) :             64.987ns  (required time - arrival time)
  Source:                 mensajes/teletipo/screen/bg/sincronismos/v_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            modo_vga/memscan/scan_reg/DIADI[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@35.714ns period=71.429ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            71.429ns  (clk_out2_clk_wiz_0 rise@71.429ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.509ns  (logic 1.144ns (20.766%)  route 4.365ns (79.234%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.415ns = ( 77.844 - 71.429 ) 
    Source Clock Delay      (SCD):    6.739ns
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, estimated)        1.233     2.730    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.818 r  los_relojes/mmcm_adv_inst/CLKOUT2
                         net (fo=1, estimated)        2.018     4.836    los_relojes/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.932 r  los_relojes/clkout3_buf/O
                         net (fo=492, estimated)      1.807     6.739    mensajes/teletipo/screen/bg/sincronismos/clk_out3
    SLICE_X10Y29         FDRE                                         r  mensajes/teletipo/screen/bg/sincronismos/v_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y29         FDRE (Prop_fdre_C_Q)         0.478     7.217 f  mensajes/teletipo/screen/bg/sincronismos/v_reg[3]/Q
                         net (fo=13, estimated)       1.008     8.225    mensajes/teletipo/screen/bg/sincronismos/vc[3]
    SLICE_X9Y30          LUT6 (Prop_lut6_I0_O)        0.301     8.526 f  mensajes/teletipo/screen/bg/sincronismos/vga_r_OBUF[3]_inst_i_6/O
                         net (fo=2, estimated)        0.694     9.220    mensajes/teletipo/screen/bg/sincronismos/vga_r_OBUF[3]_inst_i_6_n_0
    SLICE_X5Y32          LUT6 (Prop_lut6_I5_O)        0.124     9.344 r  mensajes/teletipo/screen/bg/sincronismos/vga_r_OBUF[3]_inst_i_2/O
                         net (fo=34, estimated)       1.270    10.614    mensajes/teletipo/screen/bg/sincronismos/vga_r_OBUF[3]_inst_i_2_n_0
    SLICE_X10Y30         LUT6 (Prop_lut6_I1_O)        0.124    10.738 f  mensajes/teletipo/screen/bg/sincronismos/vga_g_OBUF[3]_inst_i_3/O
                         net (fo=10, estimated)       0.756    11.494    mensajes/teletipo/screen/bg/sincronismos/vga_g_OBUF[3]_inst_i_3_n_0
    SLICE_X8Y33          LUT4 (Prop_lut4_I2_O)        0.117    11.611 r  mensajes/teletipo/screen/bg/sincronismos/scan_reg_i_5/O
                         net (fo=1, estimated)        0.637    12.248    modo_vga/memscan/DIADI[11]
    RAMB36_X0Y6          RAMB36E1                                     r  modo_vga/memscan/scan_reg/DIADI[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     71.429    71.429 r  
    U22                                               0.000    71.429 r  clk_50 (IN)
                         net (fo=0)                   0.000    71.429    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.426    72.855 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, estimated)        1.171    74.026    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    74.109 r  los_relojes/mmcm_adv_inst/CLKOUT1
                         net (fo=1, estimated)        1.917    76.026    los_relojes/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    76.117 r  los_relojes/clkout2_buf/O
                         net (fo=69, estimated)       1.726    77.844    modo_vga/memscan/clk_out2
    RAMB36_X0Y6          RAMB36E1                                     r  modo_vga/memscan/scan_reg/CLKARDCLK
                         clock pessimism              0.137    77.981    
                         clock uncertainty           -0.281    77.700    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[11])
                                                     -0.465    77.235    modo_vga/memscan/scan_reg
  -------------------------------------------------------------------
                         required time                         77.235    
                         arrival time                         -12.248    
  -------------------------------------------------------------------
                         slack                                 64.987    

Slack (MET) :             65.215ns  (required time - arrival time)
  Source:                 mensajes/teletipo/screen/bg/sincronismos/v_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            modo_vga/memscan/scan_reg/DIADI[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@35.714ns period=71.429ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            71.429ns  (clk_out2_clk_wiz_0 rise@71.429ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.301ns  (logic 1.175ns (22.166%)  route 4.126ns (77.834%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.415ns = ( 77.844 - 71.429 ) 
    Source Clock Delay      (SCD):    6.739ns
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, estimated)        1.233     2.730    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.818 r  los_relojes/mmcm_adv_inst/CLKOUT2
                         net (fo=1, estimated)        2.018     4.836    los_relojes/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.932 r  los_relojes/clkout3_buf/O
                         net (fo=492, estimated)      1.807     6.739    mensajes/teletipo/screen/bg/sincronismos/clk_out3
    SLICE_X10Y29         FDRE                                         r  mensajes/teletipo/screen/bg/sincronismos/v_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y29         FDRE (Prop_fdre_C_Q)         0.478     7.217 f  mensajes/teletipo/screen/bg/sincronismos/v_reg[3]/Q
                         net (fo=13, estimated)       1.008     8.225    mensajes/teletipo/screen/bg/sincronismos/vc[3]
    SLICE_X9Y30          LUT6 (Prop_lut6_I0_O)        0.301     8.526 f  mensajes/teletipo/screen/bg/sincronismos/vga_r_OBUF[3]_inst_i_6/O
                         net (fo=2, estimated)        0.694     9.220    mensajes/teletipo/screen/bg/sincronismos/vga_r_OBUF[3]_inst_i_6_n_0
    SLICE_X5Y32          LUT6 (Prop_lut6_I5_O)        0.124     9.344 r  mensajes/teletipo/screen/bg/sincronismos/vga_r_OBUF[3]_inst_i_2/O
                         net (fo=34, estimated)       1.130    10.474    mensajes/teletipo/screen/bg/sincronismos/vga_r_OBUF[3]_inst_i_2_n_0
    SLICE_X10Y30         LUT5 (Prop_lut5_I2_O)        0.124    10.598 r  mensajes/teletipo/screen/bg/sincronismos/vga_r_OBUF[3]_inst_i_5/O
                         net (fo=10, estimated)       0.852    11.450    mensajes/teletipo/screen/bg/sincronismos/vga_r_OBUF[3]_inst_i_5_n_0
    SLICE_X8Y33          LUT5 (Prop_lut5_I4_O)        0.148    11.598 r  mensajes/teletipo/screen/bg/sincronismos/scan_reg_i_1/O
                         net (fo=1, estimated)        0.442    12.040    modo_vga/memscan/DIADI[15]
    RAMB36_X0Y6          RAMB36E1                                     r  modo_vga/memscan/scan_reg/DIADI[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     71.429    71.429 r  
    U22                                               0.000    71.429 r  clk_50 (IN)
                         net (fo=0)                   0.000    71.429    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.426    72.855 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, estimated)        1.171    74.026    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    74.109 r  los_relojes/mmcm_adv_inst/CLKOUT1
                         net (fo=1, estimated)        1.917    76.026    los_relojes/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    76.117 r  los_relojes/clkout2_buf/O
                         net (fo=69, estimated)       1.726    77.844    modo_vga/memscan/clk_out2
    RAMB36_X0Y6          RAMB36E1                                     r  modo_vga/memscan/scan_reg/CLKARDCLK
                         clock pessimism              0.137    77.981    
                         clock uncertainty           -0.281    77.700    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[15])
                                                     -0.445    77.255    modo_vga/memscan/scan_reg
  -------------------------------------------------------------------
                         required time                         77.255    
                         arrival time                         -12.040    
  -------------------------------------------------------------------
                         slack                                 65.215    

Slack (MET) :             65.243ns  (required time - arrival time)
  Source:                 mensajes/teletipo/screen/bg/sincronismos/v_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            modo_vga/memscan/scan_reg/DIADI[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@35.714ns period=71.429ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            71.429ns  (clk_out2_clk_wiz_0 rise@71.429ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.275ns  (logic 1.177ns (22.313%)  route 4.098ns (77.687%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.415ns = ( 77.844 - 71.429 ) 
    Source Clock Delay      (SCD):    6.739ns
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, estimated)        1.233     2.730    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.818 r  los_relojes/mmcm_adv_inst/CLKOUT2
                         net (fo=1, estimated)        2.018     4.836    los_relojes/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.932 r  los_relojes/clkout3_buf/O
                         net (fo=492, estimated)      1.807     6.739    mensajes/teletipo/screen/bg/sincronismos/clk_out3
    SLICE_X10Y29         FDRE                                         r  mensajes/teletipo/screen/bg/sincronismos/v_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y29         FDRE (Prop_fdre_C_Q)         0.478     7.217 f  mensajes/teletipo/screen/bg/sincronismos/v_reg[3]/Q
                         net (fo=13, estimated)       1.008     8.225    mensajes/teletipo/screen/bg/sincronismos/vc[3]
    SLICE_X9Y30          LUT6 (Prop_lut6_I0_O)        0.301     8.526 f  mensajes/teletipo/screen/bg/sincronismos/vga_r_OBUF[3]_inst_i_6/O
                         net (fo=2, estimated)        0.694     9.220    mensajes/teletipo/screen/bg/sincronismos/vga_r_OBUF[3]_inst_i_6_n_0
    SLICE_X5Y32          LUT6 (Prop_lut6_I5_O)        0.124     9.344 r  mensajes/teletipo/screen/bg/sincronismos/vga_r_OBUF[3]_inst_i_2/O
                         net (fo=34, estimated)       1.270    10.614    mensajes/teletipo/screen/bg/sincronismos/vga_r_OBUF[3]_inst_i_2_n_0
    SLICE_X10Y30         LUT6 (Prop_lut6_I1_O)        0.124    10.738 f  mensajes/teletipo/screen/bg/sincronismos/vga_g_OBUF[3]_inst_i_3/O
                         net (fo=10, estimated)       0.635    11.373    mensajes/teletipo/screen/bg/sincronismos/vga_g_OBUF[3]_inst_i_3_n_0
    SLICE_X9Y31          LUT4 (Prop_lut4_I2_O)        0.150    11.523 r  mensajes/teletipo/screen/bg/sincronismos/scan_reg_i_8/O
                         net (fo=1, estimated)        0.491    12.014    modo_vga/memscan/DIADI[8]
    RAMB36_X0Y6          RAMB36E1                                     r  modo_vga/memscan/scan_reg/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     71.429    71.429 r  
    U22                                               0.000    71.429 r  clk_50 (IN)
                         net (fo=0)                   0.000    71.429    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.426    72.855 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, estimated)        1.171    74.026    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    74.109 r  los_relojes/mmcm_adv_inst/CLKOUT1
                         net (fo=1, estimated)        1.917    76.026    los_relojes/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    76.117 r  los_relojes/clkout2_buf/O
                         net (fo=69, estimated)       1.726    77.844    modo_vga/memscan/clk_out2
    RAMB36_X0Y6          RAMB36E1                                     r  modo_vga/memscan/scan_reg/CLKARDCLK
                         clock pessimism              0.137    77.981    
                         clock uncertainty           -0.281    77.700    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[8])
                                                     -0.443    77.257    modo_vga/memscan/scan_reg
  -------------------------------------------------------------------
                         required time                         77.257    
                         arrival time                         -12.014    
  -------------------------------------------------------------------
                         slack                                 65.243    

Slack (MET) :             65.394ns  (required time - arrival time)
  Source:                 mensajes/teletipo/screen/bg/sincronismos/v_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            modo_vga/memscan/scan_reg/DIADI[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@35.714ns period=71.429ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            71.429ns  (clk_out2_clk_wiz_0 rise@71.429ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.326ns  (logic 1.151ns (21.611%)  route 4.175ns (78.389%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.415ns = ( 77.844 - 71.429 ) 
    Source Clock Delay      (SCD):    6.739ns
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, estimated)        1.233     2.730    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.818 r  los_relojes/mmcm_adv_inst/CLKOUT2
                         net (fo=1, estimated)        2.018     4.836    los_relojes/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.932 r  los_relojes/clkout3_buf/O
                         net (fo=492, estimated)      1.807     6.739    mensajes/teletipo/screen/bg/sincronismos/clk_out3
    SLICE_X10Y29         FDRE                                         r  mensajes/teletipo/screen/bg/sincronismos/v_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y29         FDRE (Prop_fdre_C_Q)         0.478     7.217 f  mensajes/teletipo/screen/bg/sincronismos/v_reg[3]/Q
                         net (fo=13, estimated)       1.008     8.225    mensajes/teletipo/screen/bg/sincronismos/vc[3]
    SLICE_X9Y30          LUT6 (Prop_lut6_I0_O)        0.301     8.526 f  mensajes/teletipo/screen/bg/sincronismos/vga_r_OBUF[3]_inst_i_6/O
                         net (fo=2, estimated)        0.694     9.220    mensajes/teletipo/screen/bg/sincronismos/vga_r_OBUF[3]_inst_i_6_n_0
    SLICE_X5Y32          LUT6 (Prop_lut6_I5_O)        0.124     9.344 r  mensajes/teletipo/screen/bg/sincronismos/vga_r_OBUF[3]_inst_i_2/O
                         net (fo=34, estimated)       1.270    10.614    mensajes/teletipo/screen/bg/sincronismos/vga_r_OBUF[3]_inst_i_2_n_0
    SLICE_X10Y30         LUT6 (Prop_lut6_I1_O)        0.124    10.738 f  mensajes/teletipo/screen/bg/sincronismos/vga_g_OBUF[3]_inst_i_3/O
                         net (fo=10, estimated)       0.756    11.494    mensajes/teletipo/screen/bg/sincronismos/vga_g_OBUF[3]_inst_i_3_n_0
    SLICE_X8Y33          LUT5 (Prop_lut5_I4_O)        0.124    11.618 r  mensajes/teletipo/screen/bg/sincronismos/scan_reg_i_6/O
                         net (fo=1, estimated)        0.447    12.065    modo_vga/memscan/DIADI[10]
    RAMB36_X0Y6          RAMB36E1                                     r  modo_vga/memscan/scan_reg/DIADI[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     71.429    71.429 r  
    U22                                               0.000    71.429 r  clk_50 (IN)
                         net (fo=0)                   0.000    71.429    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.426    72.855 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, estimated)        1.171    74.026    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    74.109 r  los_relojes/mmcm_adv_inst/CLKOUT1
                         net (fo=1, estimated)        1.917    76.026    los_relojes/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    76.117 r  los_relojes/clkout2_buf/O
                         net (fo=69, estimated)       1.726    77.844    modo_vga/memscan/clk_out2
    RAMB36_X0Y6          RAMB36E1                                     r  modo_vga/memscan/scan_reg/CLKARDCLK
                         clock pessimism              0.137    77.981    
                         clock uncertainty           -0.281    77.700    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[10])
                                                     -0.241    77.459    modo_vga/memscan/scan_reg
  -------------------------------------------------------------------
                         required time                         77.459    
                         arrival time                         -12.065    
  -------------------------------------------------------------------
                         slack                                 65.394    

Slack (MET) :             65.410ns  (required time - arrival time)
  Source:                 mensajes/teletipo/screen/bg/sincronismos/v_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            modo_vga/memscan/scan_reg/DIPADIP[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@35.714ns period=71.429ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            71.429ns  (clk_out2_clk_wiz_0 rise@71.429ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.079ns  (logic 1.146ns (22.563%)  route 3.933ns (77.436%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.415ns = ( 77.844 - 71.429 ) 
    Source Clock Delay      (SCD):    6.739ns
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, estimated)        1.233     2.730    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.818 r  los_relojes/mmcm_adv_inst/CLKOUT2
                         net (fo=1, estimated)        2.018     4.836    los_relojes/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.932 r  los_relojes/clkout3_buf/O
                         net (fo=492, estimated)      1.807     6.739    mensajes/teletipo/screen/bg/sincronismos/clk_out3
    SLICE_X10Y29         FDRE                                         r  mensajes/teletipo/screen/bg/sincronismos/v_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y29         FDRE (Prop_fdre_C_Q)         0.478     7.217 f  mensajes/teletipo/screen/bg/sincronismos/v_reg[3]/Q
                         net (fo=13, estimated)       1.008     8.225    mensajes/teletipo/screen/bg/sincronismos/vc[3]
    SLICE_X9Y30          LUT6 (Prop_lut6_I0_O)        0.301     8.526 f  mensajes/teletipo/screen/bg/sincronismos/vga_r_OBUF[3]_inst_i_6/O
                         net (fo=2, estimated)        0.694     9.220    mensajes/teletipo/screen/bg/sincronismos/vga_r_OBUF[3]_inst_i_6_n_0
    SLICE_X5Y32          LUT6 (Prop_lut6_I5_O)        0.124     9.344 r  mensajes/teletipo/screen/bg/sincronismos/vga_r_OBUF[3]_inst_i_2/O
                         net (fo=34, estimated)       1.130    10.474    mensajes/teletipo/screen/bg/sincronismos/vga_r_OBUF[3]_inst_i_2_n_0
    SLICE_X10Y30         LUT5 (Prop_lut5_I2_O)        0.124    10.598 r  mensajes/teletipo/screen/bg/sincronismos/vga_r_OBUF[3]_inst_i_5/O
                         net (fo=10, estimated)       0.758    11.356    mensajes/teletipo/screen/bg/sincronismos/vga_r_OBUF[3]_inst_i_5_n_0
    SLICE_X8Y33          LUT4 (Prop_lut4_I3_O)        0.119    11.475 r  mensajes/teletipo/screen/bg/sincronismos/scan_reg_i_17/O
                         net (fo=1, estimated)        0.343    11.818    modo_vga/memscan/r_to_vga[1]
    RAMB36_X0Y6          RAMB36E1                                     r  modo_vga/memscan/scan_reg/DIPADIP[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     71.429    71.429 r  
    U22                                               0.000    71.429 r  clk_50 (IN)
                         net (fo=0)                   0.000    71.429    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.426    72.855 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, estimated)        1.171    74.026    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    74.109 r  los_relojes/mmcm_adv_inst/CLKOUT1
                         net (fo=1, estimated)        1.917    76.026    los_relojes/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    76.117 r  los_relojes/clkout2_buf/O
                         net (fo=69, estimated)       1.726    77.844    modo_vga/memscan/clk_out2
    RAMB36_X0Y6          RAMB36E1                                     r  modo_vga/memscan/scan_reg/CLKARDCLK
                         clock pessimism              0.137    77.981    
                         clock uncertainty           -0.281    77.700    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIPADIP[1])
                                                     -0.472    77.228    modo_vga/memscan/scan_reg
  -------------------------------------------------------------------
                         required time                         77.228    
                         arrival time                         -11.818    
  -------------------------------------------------------------------
                         slack                                 65.410    

Slack (MET) :             65.433ns  (required time - arrival time)
  Source:                 mensajes/teletipo/screen/bg/sincronismos/v_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            modo_vga/memscan/scan_reg/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@35.714ns period=71.429ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            71.429ns  (clk_out2_clk_wiz_0 rise@71.429ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.083ns  (logic 1.177ns (23.156%)  route 3.906ns (76.844%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.415ns = ( 77.844 - 71.429 ) 
    Source Clock Delay      (SCD):    6.739ns
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, estimated)        1.233     2.730    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.818 r  los_relojes/mmcm_adv_inst/CLKOUT2
                         net (fo=1, estimated)        2.018     4.836    los_relojes/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.932 r  los_relojes/clkout3_buf/O
                         net (fo=492, estimated)      1.807     6.739    mensajes/teletipo/screen/bg/sincronismos/clk_out3
    SLICE_X10Y29         FDRE                                         r  mensajes/teletipo/screen/bg/sincronismos/v_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y29         FDRE (Prop_fdre_C_Q)         0.478     7.217 f  mensajes/teletipo/screen/bg/sincronismos/v_reg[3]/Q
                         net (fo=13, estimated)       1.008     8.225    mensajes/teletipo/screen/bg/sincronismos/vc[3]
    SLICE_X9Y30          LUT6 (Prop_lut6_I0_O)        0.301     8.526 f  mensajes/teletipo/screen/bg/sincronismos/vga_r_OBUF[3]_inst_i_6/O
                         net (fo=2, estimated)        0.694     9.220    mensajes/teletipo/screen/bg/sincronismos/vga_r_OBUF[3]_inst_i_6_n_0
    SLICE_X5Y32          LUT6 (Prop_lut6_I5_O)        0.124     9.344 r  mensajes/teletipo/screen/bg/sincronismos/vga_r_OBUF[3]_inst_i_2/O
                         net (fo=34, estimated)       1.105    10.449    mensajes/teletipo/screen/bg/sincronismos/vga_r_OBUF[3]_inst_i_2_n_0
    SLICE_X10Y30         LUT5 (Prop_lut5_I1_O)        0.124    10.573 f  mensajes/teletipo/screen/bg/sincronismos/vga_b_OBUF[3]_inst_i_3/O
                         net (fo=10, estimated)       0.657    11.230    mensajes/teletipo/screen/bg/sincronismos/vga_b_OBUF[3]_inst_i_3_n_0
    SLICE_X8Y31          LUT4 (Prop_lut4_I2_O)        0.150    11.380 r  mensajes/teletipo/screen/bg/sincronismos/scan_reg_i_14/O
                         net (fo=1, estimated)        0.442    11.822    modo_vga/memscan/DIADI[2]
    RAMB36_X0Y6          RAMB36E1                                     r  modo_vga/memscan/scan_reg/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     71.429    71.429 r  
    U22                                               0.000    71.429 r  clk_50 (IN)
                         net (fo=0)                   0.000    71.429    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.426    72.855 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, estimated)        1.171    74.026    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    74.109 r  los_relojes/mmcm_adv_inst/CLKOUT1
                         net (fo=1, estimated)        1.917    76.026    los_relojes/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    76.117 r  los_relojes/clkout2_buf/O
                         net (fo=69, estimated)       1.726    77.844    modo_vga/memscan/clk_out2
    RAMB36_X0Y6          RAMB36E1                                     r  modo_vga/memscan/scan_reg/CLKARDCLK
                         clock pessimism              0.137    77.981    
                         clock uncertainty           -0.281    77.700    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[2])
                                                     -0.445    77.255    modo_vga/memscan/scan_reg
  -------------------------------------------------------------------
                         required time                         77.255    
                         arrival time                         -11.822    
  -------------------------------------------------------------------
                         slack                                 65.433    

Slack (MET) :             65.506ns  (required time - arrival time)
  Source:                 mensajes/teletipo/screen/bg/sincronismos/v_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            modo_vga/memscan/scan_reg/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@35.714ns period=71.429ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            71.429ns  (clk_out2_clk_wiz_0 rise@71.429ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.007ns  (logic 1.144ns (22.848%)  route 3.863ns (77.152%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.415ns = ( 77.844 - 71.429 ) 
    Source Clock Delay      (SCD):    6.739ns
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, estimated)        1.233     2.730    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.818 r  los_relojes/mmcm_adv_inst/CLKOUT2
                         net (fo=1, estimated)        2.018     4.836    los_relojes/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.932 r  los_relojes/clkout3_buf/O
                         net (fo=492, estimated)      1.807     6.739    mensajes/teletipo/screen/bg/sincronismos/clk_out3
    SLICE_X10Y29         FDRE                                         r  mensajes/teletipo/screen/bg/sincronismos/v_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y29         FDRE (Prop_fdre_C_Q)         0.478     7.217 f  mensajes/teletipo/screen/bg/sincronismos/v_reg[3]/Q
                         net (fo=13, estimated)       1.008     8.225    mensajes/teletipo/screen/bg/sincronismos/vc[3]
    SLICE_X9Y30          LUT6 (Prop_lut6_I0_O)        0.301     8.526 f  mensajes/teletipo/screen/bg/sincronismos/vga_r_OBUF[3]_inst_i_6/O
                         net (fo=2, estimated)        0.694     9.220    mensajes/teletipo/screen/bg/sincronismos/vga_r_OBUF[3]_inst_i_6_n_0
    SLICE_X5Y32          LUT6 (Prop_lut6_I5_O)        0.124     9.344 r  mensajes/teletipo/screen/bg/sincronismos/vga_r_OBUF[3]_inst_i_2/O
                         net (fo=34, estimated)       1.105    10.449    mensajes/teletipo/screen/bg/sincronismos/vga_r_OBUF[3]_inst_i_2_n_0
    SLICE_X10Y30         LUT5 (Prop_lut5_I1_O)        0.124    10.573 f  mensajes/teletipo/screen/bg/sincronismos/vga_b_OBUF[3]_inst_i_3/O
                         net (fo=10, estimated)       0.754    11.327    mensajes/teletipo/screen/bg/sincronismos/vga_b_OBUF[3]_inst_i_3_n_0
    SLICE_X8Y33          LUT4 (Prop_lut4_I2_O)        0.117    11.444 r  mensajes/teletipo/screen/bg/sincronismos/scan_reg_i_11/O
                         net (fo=1, estimated)        0.302    11.746    modo_vga/memscan/DIADI[5]
    RAMB36_X0Y6          RAMB36E1                                     r  modo_vga/memscan/scan_reg/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     71.429    71.429 r  
    U22                                               0.000    71.429 r  clk_50 (IN)
                         net (fo=0)                   0.000    71.429    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.426    72.855 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, estimated)        1.171    74.026    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    74.109 r  los_relojes/mmcm_adv_inst/CLKOUT1
                         net (fo=1, estimated)        1.917    76.026    los_relojes/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    76.117 r  los_relojes/clkout2_buf/O
                         net (fo=69, estimated)       1.726    77.844    modo_vga/memscan/clk_out2
    RAMB36_X0Y6          RAMB36E1                                     r  modo_vga/memscan/scan_reg/CLKARDCLK
                         clock pessimism              0.137    77.981    
                         clock uncertainty           -0.281    77.700    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[5])
                                                     -0.448    77.252    modo_vga/memscan/scan_reg
  -------------------------------------------------------------------
                         required time                         77.252    
                         arrival time                         -11.746    
  -------------------------------------------------------------------
                         slack                                 65.506    

Slack (MET) :             65.511ns  (required time - arrival time)
  Source:                 mensajes/teletipo/screen/bg/sincronismos/v_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            modo_vga/memscan/scan_reg/DIADI[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@35.714ns period=71.429ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            71.429ns  (clk_out2_clk_wiz_0 rise@71.429ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.209ns  (logic 1.151ns (22.096%)  route 4.058ns (77.904%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.415ns = ( 77.844 - 71.429 ) 
    Source Clock Delay      (SCD):    6.739ns
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, estimated)        1.233     2.730    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.818 r  los_relojes/mmcm_adv_inst/CLKOUT2
                         net (fo=1, estimated)        2.018     4.836    los_relojes/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.932 r  los_relojes/clkout3_buf/O
                         net (fo=492, estimated)      1.807     6.739    mensajes/teletipo/screen/bg/sincronismos/clk_out3
    SLICE_X10Y29         FDRE                                         r  mensajes/teletipo/screen/bg/sincronismos/v_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y29         FDRE (Prop_fdre_C_Q)         0.478     7.217 f  mensajes/teletipo/screen/bg/sincronismos/v_reg[3]/Q
                         net (fo=13, estimated)       1.008     8.225    mensajes/teletipo/screen/bg/sincronismos/vc[3]
    SLICE_X9Y30          LUT6 (Prop_lut6_I0_O)        0.301     8.526 f  mensajes/teletipo/screen/bg/sincronismos/vga_r_OBUF[3]_inst_i_6/O
                         net (fo=2, estimated)        0.694     9.220    mensajes/teletipo/screen/bg/sincronismos/vga_r_OBUF[3]_inst_i_6_n_0
    SLICE_X5Y32          LUT6 (Prop_lut6_I5_O)        0.124     9.344 r  mensajes/teletipo/screen/bg/sincronismos/vga_r_OBUF[3]_inst_i_2/O
                         net (fo=34, estimated)       1.130    10.474    mensajes/teletipo/screen/bg/sincronismos/vga_r_OBUF[3]_inst_i_2_n_0
    SLICE_X10Y30         LUT5 (Prop_lut5_I2_O)        0.124    10.598 r  mensajes/teletipo/screen/bg/sincronismos/vga_r_OBUF[3]_inst_i_5/O
                         net (fo=10, estimated)       0.595    11.193    mensajes/teletipo/screen/bg/sincronismos/vga_r_OBUF[3]_inst_i_5_n_0
    SLICE_X9Y31          LUT4 (Prop_lut4_I3_O)        0.124    11.317 r  mensajes/teletipo/screen/bg/sincronismos/scan_reg_i_4/O
                         net (fo=1, estimated)        0.631    11.948    modo_vga/memscan/DIADI[12]
    RAMB36_X0Y6          RAMB36E1                                     r  modo_vga/memscan/scan_reg/DIADI[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     71.429    71.429 r  
    U22                                               0.000    71.429 r  clk_50 (IN)
                         net (fo=0)                   0.000    71.429    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.426    72.855 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, estimated)        1.171    74.026    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    74.109 r  los_relojes/mmcm_adv_inst/CLKOUT1
                         net (fo=1, estimated)        1.917    76.026    los_relojes/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    76.117 r  los_relojes/clkout2_buf/O
                         net (fo=69, estimated)       1.726    77.844    modo_vga/memscan/clk_out2
    RAMB36_X0Y6          RAMB36E1                                     r  modo_vga/memscan/scan_reg/CLKARDCLK
                         clock pessimism              0.137    77.981    
                         clock uncertainty           -0.281    77.700    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[12])
                                                     -0.241    77.459    modo_vga/memscan/scan_reg
  -------------------------------------------------------------------
                         required time                         77.459    
                         arrival time                         -11.948    
  -------------------------------------------------------------------
                         slack                                 65.511    

Slack (MET) :             65.511ns  (required time - arrival time)
  Source:                 mensajes/teletipo/screen/bg/sincronismos/v_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            modo_vga/memscan/scan_reg/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@35.714ns period=71.429ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            71.429ns  (clk_out2_clk_wiz_0 rise@71.429ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.209ns  (logic 1.151ns (22.096%)  route 4.058ns (77.904%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.415ns = ( 77.844 - 71.429 ) 
    Source Clock Delay      (SCD):    6.739ns
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, estimated)        1.233     2.730    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.818 r  los_relojes/mmcm_adv_inst/CLKOUT2
                         net (fo=1, estimated)        2.018     4.836    los_relojes/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.932 r  los_relojes/clkout3_buf/O
                         net (fo=492, estimated)      1.807     6.739    mensajes/teletipo/screen/bg/sincronismos/clk_out3
    SLICE_X10Y29         FDRE                                         r  mensajes/teletipo/screen/bg/sincronismos/v_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y29         FDRE (Prop_fdre_C_Q)         0.478     7.217 f  mensajes/teletipo/screen/bg/sincronismos/v_reg[3]/Q
                         net (fo=13, estimated)       1.008     8.225    mensajes/teletipo/screen/bg/sincronismos/vc[3]
    SLICE_X9Y30          LUT6 (Prop_lut6_I0_O)        0.301     8.526 f  mensajes/teletipo/screen/bg/sincronismos/vga_r_OBUF[3]_inst_i_6/O
                         net (fo=2, estimated)        0.694     9.220    mensajes/teletipo/screen/bg/sincronismos/vga_r_OBUF[3]_inst_i_6_n_0
    SLICE_X5Y32          LUT6 (Prop_lut6_I5_O)        0.124     9.344 r  mensajes/teletipo/screen/bg/sincronismos/vga_r_OBUF[3]_inst_i_2/O
                         net (fo=34, estimated)       1.105    10.449    mensajes/teletipo/screen/bg/sincronismos/vga_r_OBUF[3]_inst_i_2_n_0
    SLICE_X10Y30         LUT5 (Prop_lut5_I1_O)        0.124    10.573 f  mensajes/teletipo/screen/bg/sincronismos/vga_b_OBUF[3]_inst_i_3/O
                         net (fo=10, estimated)       0.775    11.348    mensajes/teletipo/screen/bg/sincronismos/vga_b_OBUF[3]_inst_i_3_n_0
    SLICE_X9Y32          LUT4 (Prop_lut4_I2_O)        0.124    11.472 r  mensajes/teletipo/screen/bg/sincronismos/scan_reg_i_15/O
                         net (fo=1, estimated)        0.476    11.948    modo_vga/memscan/DIADI[1]
    RAMB36_X0Y6          RAMB36E1                                     r  modo_vga/memscan/scan_reg/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     71.429    71.429 r  
    U22                                               0.000    71.429 r  clk_50 (IN)
                         net (fo=0)                   0.000    71.429    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.426    72.855 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, estimated)        1.171    74.026    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    74.109 r  los_relojes/mmcm_adv_inst/CLKOUT1
                         net (fo=1, estimated)        1.917    76.026    los_relojes/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    76.117 r  los_relojes/clkout2_buf/O
                         net (fo=69, estimated)       1.726    77.844    modo_vga/memscan/clk_out2
    RAMB36_X0Y6          RAMB36E1                                     r  modo_vga/memscan/scan_reg/CLKARDCLK
                         clock pessimism              0.137    77.981    
                         clock uncertainty           -0.281    77.700    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.241    77.459    modo_vga/memscan/scan_reg
  -------------------------------------------------------------------
                         required time                         77.459    
                         arrival time                         -11.948    
  -------------------------------------------------------------------
                         slack                                 65.511    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.365ns  (arrival time - required time)
  Source:                 modo_vga/addrvideo_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            modo_vga/memscan/scan_reg/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@35.714ns period=71.429ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.141ns (32.272%)  route 0.296ns (67.728%))
  Logic Levels:           0  
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.928ns
    Source Clock Delay      (SCD):    2.372ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, estimated)        0.520     0.784    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.834 r  los_relojes/mmcm_adv_inst/CLKOUT2
                         net (fo=1, estimated)        0.851     1.685    los_relojes/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.711 r  los_relojes/clkout3_buf/O
                         net (fo=492, estimated)      0.661     2.372    modo_vga/clk_out3
    SLICE_X7Y30          FDRE                                         r  modo_vga/addrvideo_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y30          FDRE (Prop_fdre_C_Q)         0.141     2.513 r  modo_vga/addrvideo_reg[9]/Q
                         net (fo=5, estimated)        0.296     2.809    modo_vga/memscan/Q[9]
    RAMB36_X0Y6          RAMB36E1                                     r  modo_vga/memscan/scan_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, estimated)        0.547     1.000    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.053 r  los_relojes/mmcm_adv_inst/CLKOUT1
                         net (fo=1, estimated)        0.895     1.948    los_relojes/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.977 r  los_relojes/clkout2_buf/O
                         net (fo=69, estimated)       0.950     2.928    modo_vga/memscan/clk_out2
    RAMB36_X0Y6          RAMB36E1                                     r  modo_vga/memscan/scan_reg/CLKARDCLK
                         clock pessimism             -0.218     2.709    
                         clock uncertainty            0.281     2.990    
    RAMB36_X0Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     3.173    modo_vga/memscan/scan_reg
  -------------------------------------------------------------------
                         required time                         -3.173    
                         arrival time                           2.809    
  -------------------------------------------------------------------
                         slack                                 -0.365    

Slack (VIOLATED) :        -0.354ns  (arrival time - required time)
  Source:                 modo_vga/addrvideo_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            modo_vga/memscan/scan_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@35.714ns period=71.429ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.141ns (31.542%)  route 0.306ns (68.458%))
  Logic Levels:           0  
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.928ns
    Source Clock Delay      (SCD):    2.372ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, estimated)        0.520     0.784    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.834 r  los_relojes/mmcm_adv_inst/CLKOUT2
                         net (fo=1, estimated)        0.851     1.685    los_relojes/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.711 r  los_relojes/clkout3_buf/O
                         net (fo=492, estimated)      0.661     2.372    modo_vga/clk_out3
    SLICE_X7Y30          FDRE                                         r  modo_vga/addrvideo_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y30          FDRE (Prop_fdre_C_Q)         0.141     2.513 r  modo_vga/addrvideo_reg[6]/Q
                         net (fo=7, estimated)        0.306     2.819    modo_vga/memscan/Q[6]
    RAMB36_X0Y6          RAMB36E1                                     r  modo_vga/memscan/scan_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, estimated)        0.547     1.000    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.053 r  los_relojes/mmcm_adv_inst/CLKOUT1
                         net (fo=1, estimated)        0.895     1.948    los_relojes/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.977 r  los_relojes/clkout2_buf/O
                         net (fo=69, estimated)       0.950     2.928    modo_vga/memscan/clk_out2
    RAMB36_X0Y6          RAMB36E1                                     r  modo_vga/memscan/scan_reg/CLKARDCLK
                         clock pessimism             -0.218     2.709    
                         clock uncertainty            0.281     2.990    
    RAMB36_X0Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     3.173    modo_vga/memscan/scan_reg
  -------------------------------------------------------------------
                         required time                         -3.173    
                         arrival time                           2.819    
  -------------------------------------------------------------------
                         slack                                 -0.354    

Slack (VIOLATED) :        -0.335ns  (arrival time - required time)
  Source:                 modo_vga/addrvideo_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            modo_vga/memscan/scan_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@35.714ns period=71.429ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.141ns (30.231%)  route 0.325ns (69.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.928ns
    Source Clock Delay      (SCD):    2.372ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, estimated)        0.520     0.784    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.834 r  los_relojes/mmcm_adv_inst/CLKOUT2
                         net (fo=1, estimated)        0.851     1.685    los_relojes/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.711 r  los_relojes/clkout3_buf/O
                         net (fo=492, estimated)      0.661     2.372    modo_vga/clk_out3
    SLICE_X7Y30          FDRE                                         r  modo_vga/addrvideo_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y30          FDRE (Prop_fdre_C_Q)         0.141     2.513 r  modo_vga/addrvideo_reg[7]/Q
                         net (fo=8, estimated)        0.325     2.838    modo_vga/memscan/Q[7]
    RAMB36_X0Y6          RAMB36E1                                     r  modo_vga/memscan/scan_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, estimated)        0.547     1.000    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.053 r  los_relojes/mmcm_adv_inst/CLKOUT1
                         net (fo=1, estimated)        0.895     1.948    los_relojes/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.977 r  los_relojes/clkout2_buf/O
                         net (fo=69, estimated)       0.950     2.928    modo_vga/memscan/clk_out2
    RAMB36_X0Y6          RAMB36E1                                     r  modo_vga/memscan/scan_reg/CLKARDCLK
                         clock pessimism             -0.218     2.709    
                         clock uncertainty            0.281     2.990    
    RAMB36_X0Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     3.173    modo_vga/memscan/scan_reg
  -------------------------------------------------------------------
                         required time                         -3.173    
                         arrival time                           2.838    
  -------------------------------------------------------------------
                         slack                                 -0.335    

Slack (VIOLATED) :        -0.312ns  (arrival time - required time)
  Source:                 modo_vga/addrvideo_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            modo_vga/memscan/scan_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@35.714ns period=71.429ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.164ns (33.366%)  route 0.328ns (66.634%))
  Logic Levels:           0  
  Clock Path Skew:        0.339ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.928ns
    Source Clock Delay      (SCD):    2.370ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, estimated)        0.520     0.784    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.834 r  los_relojes/mmcm_adv_inst/CLKOUT2
                         net (fo=1, estimated)        0.851     1.685    los_relojes/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.711 r  los_relojes/clkout3_buf/O
                         net (fo=492, estimated)      0.659     2.370    modo_vga/clk_out3
    SLICE_X6Y28          FDRE                                         r  modo_vga/addrvideo_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y28          FDRE (Prop_fdre_C_Q)         0.164     2.534 r  modo_vga/addrvideo_reg[5]/Q
                         net (fo=4, estimated)        0.328     2.862    modo_vga/memscan/Q[5]
    RAMB36_X0Y6          RAMB36E1                                     r  modo_vga/memscan/scan_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, estimated)        0.547     1.000    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.053 r  los_relojes/mmcm_adv_inst/CLKOUT1
                         net (fo=1, estimated)        0.895     1.948    los_relojes/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.977 r  los_relojes/clkout2_buf/O
                         net (fo=69, estimated)       0.950     2.928    modo_vga/memscan/clk_out2
    RAMB36_X0Y6          RAMB36E1                                     r  modo_vga/memscan/scan_reg/CLKARDCLK
                         clock pessimism             -0.218     2.709    
                         clock uncertainty            0.281     2.990    
    RAMB36_X0Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     3.173    modo_vga/memscan/scan_reg
  -------------------------------------------------------------------
                         required time                         -3.173    
                         arrival time                           2.862    
  -------------------------------------------------------------------
                         slack                                 -0.312    

Slack (VIOLATED) :        -0.297ns  (arrival time - required time)
  Source:                 modo_vga/addrvideo_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            modo_vga/memscan/scan_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@35.714ns period=71.429ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.148ns (32.658%)  route 0.305ns (67.342%))
  Logic Levels:           0  
  Clock Path Skew:        0.339ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.928ns
    Source Clock Delay      (SCD):    2.370ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, estimated)        0.520     0.784    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.834 r  los_relojes/mmcm_adv_inst/CLKOUT2
                         net (fo=1, estimated)        0.851     1.685    los_relojes/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.711 r  los_relojes/clkout3_buf/O
                         net (fo=492, estimated)      0.659     2.370    modo_vga/clk_out3
    SLICE_X6Y28          FDRE                                         r  modo_vga/addrvideo_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y28          FDRE (Prop_fdre_C_Q)         0.148     2.518 r  modo_vga/addrvideo_reg[4]/Q
                         net (fo=5, estimated)        0.305     2.823    modo_vga/memscan/Q[4]
    RAMB36_X0Y6          RAMB36E1                                     r  modo_vga/memscan/scan_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, estimated)        0.547     1.000    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.053 r  los_relojes/mmcm_adv_inst/CLKOUT1
                         net (fo=1, estimated)        0.895     1.948    los_relojes/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.977 r  los_relojes/clkout2_buf/O
                         net (fo=69, estimated)       0.950     2.928    modo_vga/memscan/clk_out2
    RAMB36_X0Y6          RAMB36E1                                     r  modo_vga/memscan/scan_reg/CLKARDCLK
                         clock pessimism             -0.218     2.709    
                         clock uncertainty            0.281     2.990    
    RAMB36_X0Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.130     3.120    modo_vga/memscan/scan_reg
  -------------------------------------------------------------------
                         required time                         -3.120    
                         arrival time                           2.823    
  -------------------------------------------------------------------
                         slack                                 -0.297    

Slack (VIOLATED) :        -0.285ns  (arrival time - required time)
  Source:                 modo_vga/addrvideo_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            modo_vga/memscan/scan_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@35.714ns period=71.429ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.519ns  (logic 0.141ns (27.184%)  route 0.378ns (72.816%))
  Logic Levels:           0  
  Clock Path Skew:        0.339ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.928ns
    Source Clock Delay      (SCD):    2.370ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, estimated)        0.520     0.784    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.834 r  los_relojes/mmcm_adv_inst/CLKOUT2
                         net (fo=1, estimated)        0.851     1.685    los_relojes/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.711 r  los_relojes/clkout3_buf/O
                         net (fo=492, estimated)      0.659     2.370    modo_vga/clk_out3
    SLICE_X5Y28          FDRE                                         r  modo_vga/addrvideo_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y28          FDRE (Prop_fdre_C_Q)         0.141     2.511 r  modo_vga/addrvideo_reg[1]/Q
                         net (fo=8, estimated)        0.378     2.889    modo_vga/memscan/Q[1]
    RAMB36_X0Y6          RAMB36E1                                     r  modo_vga/memscan/scan_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, estimated)        0.547     1.000    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.053 r  los_relojes/mmcm_adv_inst/CLKOUT1
                         net (fo=1, estimated)        0.895     1.948    los_relojes/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.977 r  los_relojes/clkout2_buf/O
                         net (fo=69, estimated)       0.950     2.928    modo_vga/memscan/clk_out2
    RAMB36_X0Y6          RAMB36E1                                     r  modo_vga/memscan/scan_reg/CLKARDCLK
                         clock pessimism             -0.218     2.709    
                         clock uncertainty            0.281     2.990    
    RAMB36_X0Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     3.173    modo_vga/memscan/scan_reg
  -------------------------------------------------------------------
                         required time                         -3.173    
                         arrival time                           2.889    
  -------------------------------------------------------------------
                         slack                                 -0.285    

Slack (VIOLATED) :        -0.279ns  (arrival time - required time)
  Source:                 modo_vga/addrvideo_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            modo_vga/memscan/scan_reg/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@35.714ns period=71.429ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.164ns (31.249%)  route 0.361ns (68.751%))
  Logic Levels:           0  
  Clock Path Skew:        0.339ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.928ns
    Source Clock Delay      (SCD):    2.370ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, estimated)        0.520     0.784    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.834 r  los_relojes/mmcm_adv_inst/CLKOUT2
                         net (fo=1, estimated)        0.851     1.685    los_relojes/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.711 r  los_relojes/clkout3_buf/O
                         net (fo=492, estimated)      0.659     2.370    modo_vga/clk_out3
    SLICE_X6Y28          FDRE                                         r  modo_vga/addrvideo_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y28          FDRE (Prop_fdre_C_Q)         0.164     2.534 r  modo_vga/addrvideo_reg[0]/Q
                         net (fo=9, estimated)        0.361     2.895    modo_vga/memscan/Q[0]
    RAMB36_X0Y6          RAMB36E1                                     r  modo_vga/memscan/scan_reg/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, estimated)        0.547     1.000    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.053 r  los_relojes/mmcm_adv_inst/CLKOUT1
                         net (fo=1, estimated)        0.895     1.948    los_relojes/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.977 r  los_relojes/clkout2_buf/O
                         net (fo=69, estimated)       0.950     2.928    modo_vga/memscan/clk_out2
    RAMB36_X0Y6          RAMB36E1                                     r  modo_vga/memscan/scan_reg/CLKARDCLK
                         clock pessimism             -0.218     2.709    
                         clock uncertainty            0.281     2.990    
    RAMB36_X0Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     3.173    modo_vga/memscan/scan_reg
  -------------------------------------------------------------------
                         required time                         -3.173    
                         arrival time                           2.895    
  -------------------------------------------------------------------
                         slack                                 -0.279    

Slack (VIOLATED) :        -0.277ns  (arrival time - required time)
  Source:                 modo_vga/addrvideo_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            modo_vga/memscan/scan_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@35.714ns period=71.429ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.164ns (31.124%)  route 0.363ns (68.876%))
  Logic Levels:           0  
  Clock Path Skew:        0.339ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.928ns
    Source Clock Delay      (SCD):    2.370ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, estimated)        0.520     0.784    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.834 r  los_relojes/mmcm_adv_inst/CLKOUT2
                         net (fo=1, estimated)        0.851     1.685    los_relojes/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.711 r  los_relojes/clkout3_buf/O
                         net (fo=492, estimated)      0.659     2.370    modo_vga/clk_out3
    SLICE_X6Y28          FDRE                                         r  modo_vga/addrvideo_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y28          FDRE (Prop_fdre_C_Q)         0.164     2.534 r  modo_vga/addrvideo_reg[3]/Q
                         net (fo=6, estimated)        0.363     2.897    modo_vga/memscan/Q[3]
    RAMB36_X0Y6          RAMB36E1                                     r  modo_vga/memscan/scan_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, estimated)        0.547     1.000    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.053 r  los_relojes/mmcm_adv_inst/CLKOUT1
                         net (fo=1, estimated)        0.895     1.948    los_relojes/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.977 r  los_relojes/clkout2_buf/O
                         net (fo=69, estimated)       0.950     2.928    modo_vga/memscan/clk_out2
    RAMB36_X0Y6          RAMB36E1                                     r  modo_vga/memscan/scan_reg/CLKARDCLK
                         clock pessimism             -0.218     2.709    
                         clock uncertainty            0.281     2.990    
    RAMB36_X0Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     3.173    modo_vga/memscan/scan_reg
  -------------------------------------------------------------------
                         required time                         -3.173    
                         arrival time                           2.897    
  -------------------------------------------------------------------
                         slack                                 -0.277    

Slack (VIOLATED) :        -0.275ns  (arrival time - required time)
  Source:                 modo_vga/addrvideo_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            modo_vga/memscan/scan_reg/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@35.714ns period=71.429ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.555ns  (logic 0.141ns (25.408%)  route 0.414ns (74.591%))
  Logic Levels:           0  
  Clock Path Skew:        0.365ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.928ns
    Source Clock Delay      (SCD):    2.344ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, estimated)        0.520     0.784    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.834 r  los_relojes/mmcm_adv_inst/CLKOUT2
                         net (fo=1, estimated)        0.851     1.685    los_relojes/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.711 r  los_relojes/clkout3_buf/O
                         net (fo=492, estimated)      0.633     2.344    modo_vga/clk_out3
    SLICE_X9Y30          FDRE                                         r  modo_vga/addrvideo_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y30          FDRE (Prop_fdre_C_Q)         0.141     2.485 r  modo_vga/addrvideo_reg[10]/Q
                         net (fo=2, estimated)        0.414     2.899    modo_vga/memscan/Q[10]
    RAMB36_X0Y6          RAMB36E1                                     r  modo_vga/memscan/scan_reg/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, estimated)        0.547     1.000    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.053 r  los_relojes/mmcm_adv_inst/CLKOUT1
                         net (fo=1, estimated)        0.895     1.948    los_relojes/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.977 r  los_relojes/clkout2_buf/O
                         net (fo=69, estimated)       0.950     2.928    modo_vga/memscan/clk_out2
    RAMB36_X0Y6          RAMB36E1                                     r  modo_vga/memscan/scan_reg/CLKARDCLK
                         clock pessimism             -0.218     2.709    
                         clock uncertainty            0.281     2.990    
    RAMB36_X0Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183     3.173    modo_vga/memscan/scan_reg
  -------------------------------------------------------------------
                         required time                         -3.173    
                         arrival time                           2.899    
  -------------------------------------------------------------------
                         slack                                 -0.275    

Slack (VIOLATED) :        -0.260ns  (arrival time - required time)
  Source:                 modo_vga/addrvideo_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            modo_vga/memscan/scan_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@35.714ns period=71.429ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.128ns (26.208%)  route 0.360ns (73.792%))
  Logic Levels:           0  
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.928ns
    Source Clock Delay      (SCD):    2.372ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, estimated)        0.520     0.784    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.834 r  los_relojes/mmcm_adv_inst/CLKOUT2
                         net (fo=1, estimated)        0.851     1.685    los_relojes/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.711 r  los_relojes/clkout3_buf/O
                         net (fo=492, estimated)      0.661     2.372    modo_vga/clk_out3
    SLICE_X7Y30          FDRE                                         r  modo_vga/addrvideo_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y30          FDRE (Prop_fdre_C_Q)         0.128     2.500 r  modo_vga/addrvideo_reg[8]/Q
                         net (fo=7, estimated)        0.360     2.860    modo_vga/memscan/Q[8]
    RAMB36_X0Y6          RAMB36E1                                     r  modo_vga/memscan/scan_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, estimated)        0.547     1.000    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.053 r  los_relojes/mmcm_adv_inst/CLKOUT1
                         net (fo=1, estimated)        0.895     1.948    los_relojes/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.977 r  los_relojes/clkout2_buf/O
                         net (fo=69, estimated)       0.950     2.928    modo_vga/memscan/clk_out2
    RAMB36_X0Y6          RAMB36E1                                     r  modo_vga/memscan/scan_reg/CLKARDCLK
                         clock pessimism             -0.218     2.709    
                         clock uncertainty            0.281     2.990    
    RAMB36_X0Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.130     3.120    modo_vga/memscan/scan_reg
  -------------------------------------------------------------------
                         required time                         -3.120    
                         arrival time                           2.860    
  -------------------------------------------------------------------
                         slack                                 -0.260    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out3_clk_wiz_0

Setup :            3  Failing Endpoints,  Worst Slack       -0.728ns,  Total Violation       -1.923ns
Hold  :            3  Failing Endpoints,  Worst Slack       -0.218ns,  Total Violation       -0.482ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.728ns  (required time - arrival time)
  Source:                 test_sdram/test_in_progress_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mensajes/addrstr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.429ns  (clk_out3_clk_wiz_0 rise@571.429ns - clk_out1_clk_wiz_0 rise@570.000ns)
  Data Path Delay:        1.670ns  (logic 0.704ns (42.156%)  route 0.966ns (57.844%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.378ns = ( 577.806 - 571.429 ) 
    Source Clock Delay      (SCD):    6.751ns = ( 576.751 - 570.000 ) 
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    570.000   570.000 r  
    U22                                               0.000   570.000 r  clk_50 (IN)
                         net (fo=0)                   0.000   570.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.497   571.497 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, estimated)        1.233   572.730    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088   572.818 r  los_relojes/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        2.018   574.836    los_relojes/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   574.932 r  los_relojes/clkout1_buf/O
                         net (fo=96, estimated)       1.819   576.751    test_sdram/clk_out1
    SLICE_X17Y44         FDRE                                         r  test_sdram/test_in_progress_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y44         FDRE (Prop_fdre_C_Q)         0.456   577.207 r  test_sdram/test_in_progress_reg/Q
                         net (fo=4, estimated)        0.815   578.022    mensajes/sdramtest_progress
    SLICE_X17Y43         LUT6 (Prop_lut6_I2_O)        0.124   578.146 r  mensajes/addrstr[2]_i_2/O
                         net (fo=1, estimated)        0.151   578.297    mensajes/addrstr[2]_i_2_n_0
    SLICE_X17Y43         LUT6 (Prop_lut6_I0_O)        0.124   578.421 r  mensajes/addrstr[2]_i_1/O
                         net (fo=1, routed)           0.000   578.421    mensajes/addrstr[2]_i_1_n_0
    SLICE_X17Y43         FDRE                                         r  mensajes/addrstr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    571.429   571.429 r  
    U22                                               0.000   571.429 r  clk_50 (IN)
                         net (fo=0)                   0.000   571.429    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.426   572.855 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, estimated)        1.171   574.026    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083   574.109 r  los_relojes/mmcm_adv_inst/CLKOUT2
                         net (fo=1, estimated)        1.917   576.026    los_relojes/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   576.117 r  los_relojes/clkout3_buf/O
                         net (fo=492, estimated)      1.689   577.806    mensajes/clk_out3
    SLICE_X17Y43         FDRE                                         r  mensajes/addrstr_reg[2]/C
                         clock pessimism              0.137   577.944    
                         clock uncertainty           -0.281   577.663    
    SLICE_X17Y43         FDRE (Setup_fdre_C_D)        0.031   577.694    mensajes/addrstr_reg[2]
  -------------------------------------------------------------------
                         required time                        577.693    
                         arrival time                        -578.421    
  -------------------------------------------------------------------
                         slack                                 -0.728    

Slack (VIOLATED) :        -0.598ns  (required time - arrival time)
  Source:                 test_sdram/test_in_progress_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mensajes/addrstr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.429ns  (clk_out3_clk_wiz_0 rise@571.429ns - clk_out1_clk_wiz_0 rise@570.000ns)
  Data Path Delay:        1.541ns  (logic 0.704ns (45.685%)  route 0.837ns (54.315%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.378ns = ( 577.806 - 571.429 ) 
    Source Clock Delay      (SCD):    6.751ns = ( 576.751 - 570.000 ) 
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    570.000   570.000 r  
    U22                                               0.000   570.000 r  clk_50 (IN)
                         net (fo=0)                   0.000   570.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.497   571.497 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, estimated)        1.233   572.730    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088   572.818 r  los_relojes/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        2.018   574.836    los_relojes/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   574.932 r  los_relojes/clkout1_buf/O
                         net (fo=96, estimated)       1.819   576.751    test_sdram/clk_out1
    SLICE_X17Y44         FDRE                                         r  test_sdram/test_in_progress_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y44         FDRE (Prop_fdre_C_Q)         0.456   577.207 f  test_sdram/test_in_progress_reg/Q
                         net (fo=4, estimated)        0.433   577.640    mensajes/sdramtest_progress
    SLICE_X18Y44         LUT5 (Prop_lut5_I3_O)        0.124   577.764 f  mensajes/addrstr[1]_i_2/O
                         net (fo=1, estimated)        0.404   578.168    mensajes/addrstr[1]_i_2_n_0
    SLICE_X19Y43         LUT6 (Prop_lut6_I0_O)        0.124   578.292 r  mensajes/addrstr[1]_i_1/O
                         net (fo=1, routed)           0.000   578.292    mensajes/addrstr[1]_i_1_n_0
    SLICE_X19Y43         FDRE                                         r  mensajes/addrstr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    571.429   571.429 r  
    U22                                               0.000   571.429 r  clk_50 (IN)
                         net (fo=0)                   0.000   571.429    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.426   572.855 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, estimated)        1.171   574.026    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083   574.109 r  los_relojes/mmcm_adv_inst/CLKOUT2
                         net (fo=1, estimated)        1.917   576.026    los_relojes/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   576.117 r  los_relojes/clkout3_buf/O
                         net (fo=492, estimated)      1.689   577.806    mensajes/clk_out3
    SLICE_X19Y43         FDRE                                         r  mensajes/addrstr_reg[1]/C
                         clock pessimism              0.137   577.944    
                         clock uncertainty           -0.281   577.663    
    SLICE_X19Y43         FDRE (Setup_fdre_C_D)        0.032   577.695    mensajes/addrstr_reg[1]
  -------------------------------------------------------------------
                         required time                        577.695    
                         arrival time                        -578.292    
  -------------------------------------------------------------------
                         slack                                 -0.598    

Slack (VIOLATED) :        -0.598ns  (required time - arrival time)
  Source:                 test_sdram/test_in_progress_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mensajes/addrstr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.429ns  (clk_out3_clk_wiz_0 rise@571.429ns - clk_out1_clk_wiz_0 rise@570.000ns)
  Data Path Delay:        1.541ns  (logic 0.704ns (45.685%)  route 0.837ns (54.315%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.379ns = ( 577.807 - 571.429 ) 
    Source Clock Delay      (SCD):    6.751ns = ( 576.751 - 570.000 ) 
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    570.000   570.000 r  
    U22                                               0.000   570.000 r  clk_50 (IN)
                         net (fo=0)                   0.000   570.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.497   571.497 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, estimated)        1.233   572.730    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088   572.818 r  los_relojes/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        2.018   574.836    los_relojes/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   574.932 r  los_relojes/clkout1_buf/O
                         net (fo=96, estimated)       1.819   576.751    test_sdram/clk_out1
    SLICE_X17Y44         FDRE                                         r  test_sdram/test_in_progress_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y44         FDRE (Prop_fdre_C_Q)         0.456   577.207 r  test_sdram/test_in_progress_reg/Q
                         net (fo=4, estimated)        0.570   577.777    mensajes/sdramtest_progress
    SLICE_X17Y47         LUT6 (Prop_lut6_I4_O)        0.124   577.901 r  mensajes/addrstr[3]_i_3/O
                         net (fo=1, estimated)        0.267   578.168    mensajes/addrstr[3]_i_3_n_0
    SLICE_X17Y47         LUT3 (Prop_lut3_I1_O)        0.124   578.292 r  mensajes/addrstr[3]_i_1/O
                         net (fo=1, routed)           0.000   578.292    mensajes/addrstr[3]_i_1_n_0
    SLICE_X17Y47         FDRE                                         r  mensajes/addrstr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    571.429   571.429 r  
    U22                                               0.000   571.429 r  clk_50 (IN)
                         net (fo=0)                   0.000   571.429    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.426   572.855 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, estimated)        1.171   574.026    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083   574.109 r  los_relojes/mmcm_adv_inst/CLKOUT2
                         net (fo=1, estimated)        1.917   576.026    los_relojes/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   576.117 r  los_relojes/clkout3_buf/O
                         net (fo=492, estimated)      1.690   577.807    mensajes/clk_out3
    SLICE_X17Y47         FDRE                                         r  mensajes/addrstr_reg[3]/C
                         clock pessimism              0.137   577.945    
                         clock uncertainty           -0.281   577.664    
    SLICE_X17Y47         FDRE (Setup_fdre_C_D)        0.031   577.695    mensajes/addrstr_reg[3]
  -------------------------------------------------------------------
                         required time                        577.695    
                         arrival time                        -578.292    
  -------------------------------------------------------------------
                         slack                                 -0.598    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.218ns  (arrival time - required time)
  Source:                 test_sdram/test_result_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mensajes/addrstr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.231ns (48.325%)  route 0.247ns (51.675%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.892ns
    Source Clock Delay      (SCD):    2.351ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, estimated)        0.520     0.784    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.834 r  los_relojes/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.851     1.685    los_relojes/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.711 r  los_relojes/clkout1_buf/O
                         net (fo=96, estimated)       0.640     2.351    test_sdram/clk_out1
    SLICE_X19Y44         FDRE                                         r  test_sdram/test_result_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y44         FDRE (Prop_fdre_C_Q)         0.141     2.492 f  test_sdram/test_result_reg/Q
                         net (fo=3, estimated)        0.077     2.569    mensajes/sdramtest_result
    SLICE_X18Y44         LUT5 (Prop_lut5_I4_O)        0.045     2.614 f  mensajes/addrstr[1]_i_2/O
                         net (fo=1, estimated)        0.170     2.784    mensajes/addrstr[1]_i_2_n_0
    SLICE_X19Y43         LUT6 (Prop_lut6_I0_O)        0.045     2.829 r  mensajes/addrstr[1]_i_1/O
                         net (fo=1, routed)           0.000     2.829    mensajes/addrstr[1]_i_1_n_0
    SLICE_X19Y43         FDRE                                         r  mensajes/addrstr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, estimated)        0.547     1.000    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.053 r  los_relojes/mmcm_adv_inst/CLKOUT2
                         net (fo=1, estimated)        0.895     1.948    los_relojes/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.977 r  los_relojes/clkout3_buf/O
                         net (fo=492, estimated)      0.915     2.892    mensajes/clk_out3
    SLICE_X19Y43         FDRE                                         r  mensajes/addrstr_reg[1]/C
                         clock pessimism             -0.218     2.674    
                         clock uncertainty            0.281     2.955    
    SLICE_X19Y43         FDRE (Hold_fdre_C_D)         0.092     3.047    mensajes/addrstr_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.047    
                         arrival time                           2.829    
  -------------------------------------------------------------------
                         slack                                 -0.218    

Slack (VIOLATED) :        -0.151ns  (arrival time - required time)
  Source:                 test_sdram/test_result_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mensajes/addrstr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.545ns  (logic 0.231ns (42.416%)  route 0.314ns (57.584%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.892ns
    Source Clock Delay      (SCD):    2.351ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, estimated)        0.520     0.784    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.834 r  los_relojes/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.851     1.685    los_relojes/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.711 r  los_relojes/clkout1_buf/O
                         net (fo=96, estimated)       0.640     2.351    test_sdram/clk_out1
    SLICE_X19Y44         FDRE                                         r  test_sdram/test_result_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y44         FDRE (Prop_fdre_C_Q)         0.141     2.492 f  test_sdram/test_result_reg/Q
                         net (fo=3, estimated)        0.250     2.742    mensajes/sdramtest_result
    SLICE_X17Y43         LUT6 (Prop_lut6_I3_O)        0.045     2.787 r  mensajes/addrstr[2]_i_2/O
                         net (fo=1, estimated)        0.064     2.851    mensajes/addrstr[2]_i_2_n_0
    SLICE_X17Y43         LUT6 (Prop_lut6_I0_O)        0.045     2.896 r  mensajes/addrstr[2]_i_1/O
                         net (fo=1, routed)           0.000     2.896    mensajes/addrstr[2]_i_1_n_0
    SLICE_X17Y43         FDRE                                         r  mensajes/addrstr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, estimated)        0.547     1.000    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.053 r  los_relojes/mmcm_adv_inst/CLKOUT2
                         net (fo=1, estimated)        0.895     1.948    los_relojes/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.977 r  los_relojes/clkout3_buf/O
                         net (fo=492, estimated)      0.915     2.892    mensajes/clk_out3
    SLICE_X17Y43         FDRE                                         r  mensajes/addrstr_reg[2]/C
                         clock pessimism             -0.218     2.674    
                         clock uncertainty            0.281     2.955    
    SLICE_X17Y43         FDRE (Hold_fdre_C_D)         0.092     3.047    mensajes/addrstr_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.047    
                         arrival time                           2.896    
  -------------------------------------------------------------------
                         slack                                 -0.151    

Slack (VIOLATED) :        -0.113ns  (arrival time - required time)
  Source:                 test_sdram/test_in_progress_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mensajes/addrstr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.584ns  (logic 0.231ns (39.568%)  route 0.353ns (60.432%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.893ns
    Source Clock Delay      (SCD):    2.351ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, estimated)        0.520     0.784    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.834 r  los_relojes/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.851     1.685    los_relojes/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.711 r  los_relojes/clkout1_buf/O
                         net (fo=96, estimated)       0.640     2.351    test_sdram/clk_out1
    SLICE_X17Y44         FDRE                                         r  test_sdram/test_in_progress_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y44         FDRE (Prop_fdre_C_Q)         0.141     2.492 r  test_sdram/test_in_progress_reg/Q
                         net (fo=4, estimated)        0.240     2.732    mensajes/sdramtest_progress
    SLICE_X17Y47         LUT6 (Prop_lut6_I4_O)        0.045     2.777 r  mensajes/addrstr[3]_i_3/O
                         net (fo=1, estimated)        0.113     2.890    mensajes/addrstr[3]_i_3_n_0
    SLICE_X17Y47         LUT3 (Prop_lut3_I1_O)        0.045     2.935 r  mensajes/addrstr[3]_i_1/O
                         net (fo=1, routed)           0.000     2.935    mensajes/addrstr[3]_i_1_n_0
    SLICE_X17Y47         FDRE                                         r  mensajes/addrstr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, estimated)        0.547     1.000    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.053 r  los_relojes/mmcm_adv_inst/CLKOUT2
                         net (fo=1, estimated)        0.895     1.948    los_relojes/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.977 r  los_relojes/clkout3_buf/O
                         net (fo=492, estimated)      0.916     2.893    mensajes/clk_out3
    SLICE_X17Y47         FDRE                                         r  mensajes/addrstr_reg[3]/C
                         clock pessimism             -0.218     2.675    
                         clock uncertainty            0.281     2.956    
    SLICE_X17Y47         FDRE (Hold_fdre_C_D)         0.092     3.048    mensajes/addrstr_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.048    
                         arrival time                           2.935    
  -------------------------------------------------------------------
                         slack                                 -0.113    





