{"vcs1":{"timestamp_begin":1681614941.387531267, "rt":0.73, "ut":0.21, "st":0.13}}
{"vcselab":{"timestamp_begin":1681614942.147497247, "rt":0.86, "ut":0.20, "st":0.12}}
{"link":{"timestamp_begin":1681614943.032180323, "rt":0.67, "ut":0.07, "st":0.34}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1681614941.092443630}
{"VCS_COMP_START_TIME": 1681614941.092443630}
{"VCS_COMP_END_TIME": 1681614944.263722949}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 338452}}
{"stitch_vcselab": {"peak_mem": 222680}}
