/** ==================================================================
 *  @file   aess_cred.h                                                  
 *                                                                    
 *  @path   /ti/psp/iss/hal/cred_cram/cred/inc/cortexm3_sys_ape/                                                  
 *                                                                    
 *  @desc   This  File contains.                                      
 * ===================================================================
 *  Copyright (c) Texas Instruments Inc 2011, 2012                    
 *                                                                    
 *  Use of this software is controlled by the terms and conditions found
 *  in the license agreement under which this software has been supplied
 * ===================================================================*/

/* ============================================================================ 
 * TEXAS INSTRUMENTS INCORPORATED PROPRIETARY INFORMATION Property of Texas
 * Instruments For Unrestricted Internal Use Only Unauthorized reproduction
 * and/or distribution is strictly prohibited.  This product is protected
 * under copyright law and trade secret law as an unpublished work.  Created
 * 2008, (C) Copyright 2008 Texas Instruments.  All rights reserved. */

/**
 *  @Component:   AESS
 *
 *  @Filename:    aess_cred.h
 *
 *  @Description: Component description is not available
 *
 *  Generated by: Socrates CRED generator prototype
 *
    *//* ====================================================================== */

#ifndef __AESS_CRED_H
#define __AESS_CRED_H

#ifdef __cplusplus
extern "C" {
#endif

    /* 
     * Instance AESS of component AESS mapped in MONICA at address 0x490F1000
     */

                                                                              /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BITFIELD
 *
 * @BRIEF        The bitfield must be defined according to register width
 *               of the component - 64/32/16/8
 *
    *//*------------------------------------------------------------------------ */
#undef BITFIELD
#define BITFIELD BITFIELD_32

    /* 
     *  List of Register arrays for component AESS
     *
     */

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   AESS__CIRCULAR_BUFFER_PERIPHERAL_R
 *
 * @BRIEF        Register accessed by the HOST to emulate a FIFO behavior 
 *               with the circular implemented in DMEM 
 *               this register has the capability to release the dma_req 
 *               output corresponding 
 *
    *//*------------------------------------------------------------------------ */
#define AESS__CIRCULAR_BUFFER_PERIPHERAL_R                 0x100ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   AESS__CIRCULAR_BUFFER_PERIPHERAL_R__ELSIZE
 *
 * @BRIEF        CIRCULAR_BUFFER_PERIPHERAL_R register array element size in Bytes
 *
    *//*------------------------------------------------------------------------ */
#define AESS__CIRCULAR_BUFFER_PERIPHERAL_R__ELSIZE         0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   AESS__CIRCULAR_BUFFER_PERIPHERAL_R__NELEMS
 *
 * @BRIEF        CIRCULAR_BUFFER_PERIPHERAL_R register array number of elements
 *
    *//*------------------------------------------------------------------------ */
#define AESS__CIRCULAR_BUFFER_PERIPHERAL_R__NELEMS         8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   AESS__CIRCULAR_BUFFER_PERIPHERAL
 *
 * @BRIEF        Register accessed by the HOST to emulate a FIFO behavior 
 *               with the circular implemented in DMEM 
 *
    *//*------------------------------------------------------------------------ */
#define AESS__CIRCULAR_BUFFER_PERIPHERAL                   0x220ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   AESS__CIRCULAR_BUFFER_PERIPHERAL__ELSIZE
 *
 * @BRIEF        CIRCULAR_BUFFER_PERIPHERAL register array element size in Bytes
 *
    *//*------------------------------------------------------------------------ */
#define AESS__CIRCULAR_BUFFER_PERIPHERAL__ELSIZE           0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   AESS__CIRCULAR_BUFFER_PERIPHERAL__NELEMS
 *
 * @BRIEF        CIRCULAR_BUFFER_PERIPHERAL register array number of elements
 *
    *//*------------------------------------------------------------------------ */
#define AESS__CIRCULAR_BUFFER_PERIPHERAL__NELEMS           16

    /* 
     *  List of bundle arrays for component AESS
     *
     */

    /* 
     *  List of bundles for component AESS
     *
     */

    /* 
     * List of registers for component AESS
     *
     */

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   AESS__AESS_REVISION
 *
 * @BRIEF        IP Revision Identifier (X.Y.R) 
 *               Used by software to track features, bugs, and compatibility 
 *
    *//*------------------------------------------------------------------------ */
#define AESS__AESS_REVISION                                0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   AESS__AESS_SYSCONFIG
 *
 * @BRIEF        This register allows controlling various parameters of the 
 *               OCP interface 
 *
    *//*------------------------------------------------------------------------ */
#define AESS__AESS_SYSCONFIG                               0x10ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   AESS__AESS_MCU_IRQ_EOI
 *
 * @BRIEF        Software End-Of-Interrupt: Allows the generation of further 
 *               pulses on the interrupt line, if an new interrupt event is 
 *               pending, when using the pulsed output. 
 *               Unused when using the level interrupt line (depending on 
 *               module integration). 
 *
    *//*------------------------------------------------------------------------ */
#define AESS__AESS_MCU_IRQ_EOI                             0x20ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   AESS__AESS_MCU_IRQSTATUS_RAW
 *
 * @BRIEF        Component (i.e. main) interrupt request status. 
 *               Check the corresponding secondary status register. 
 *               Raw status is set even if event is not enabled. 
 *               Write 1 to set the (raw) status, mostly for debug. 
 *
    *//*------------------------------------------------------------------------ */
#define AESS__AESS_MCU_IRQSTATUS_RAW                       0x24ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   AESS__AESS_MCU_IRQSTATUS
 *
 * @BRIEF        Component (i.e. main) interrupt request status. 
 *               Check the corresponding secondary status register. 
 *               Enabled status isn't set unless event is enabled. 
 *               Write 1 to clear the status after interrupt has been 
 *               serviced (raw status gets cleared, i.e. even if not 
 *               enabled). 
 *
    *//*------------------------------------------------------------------------ */
#define AESS__AESS_MCU_IRQSTATUS                           0x28ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   AESS__AESS_MCU_IRQENABLE_SET
 *
 * @BRIEF        Component (i.e. main) interrupt request enable 
 *               Write 1 to set (enable interrupt). 
 *               Readout equal to corresponding _CLR register 
 *
    *//*------------------------------------------------------------------------ */
#define AESS__AESS_MCU_IRQENABLE_SET                       0x3Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   AESS__AESS_MCU_IRQENABLE_CLR
 *
 * @BRIEF        Component (i.e. main) interrupt request enable 
 *               Write 1 to clear (disable interrupt). 
 *               Readout equal to corresponding _CLR register. 
 *
    *//*------------------------------------------------------------------------ */
#define AESS__AESS_MCU_IRQENABLE_CLR                       0x40ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   AESS__AESS_MCU_INT_CODE
 *
 * @BRIEF        this field is used to send code to indentify the nature of 
 *               the interruption sent to the MCU 
 *
    *//*------------------------------------------------------------------------ */
#define AESS__AESS_MCU_INT_CODE                            0x44ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   AESS__AESS_DSP_IRQ_EOI
 *
 * @BRIEF        Software End-Of-Interrupt: Allows the generation of further 
 *               pulses on the interrupt line, if an new interrupt event is 
 *               pending, when using the pulsed output. 
 *               Unused when using the level interrupt line (depending on 
 *               module integration). 
 *
    *//*------------------------------------------------------------------------ */
#define AESS__AESS_DSP_IRQ_EOI                             0x48ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   AESS__AESS_DSP_IRQSTATUS_RAW
 *
 * @BRIEF        Component (i.e. main) interrupt request status. 
 *               Check the corresponding secondary status register. 
 *               Raw status is set even if event is not enabled. 
 *               Write 1 to set the (raw) status, mostly for debug. 
 *
    *//*------------------------------------------------------------------------ */
#define AESS__AESS_DSP_IRQSTATUS_RAW                       0x4Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   AESS__AESS_DSP_IRQSTATUS
 *
 * @BRIEF        Component (i.e. main) interrupt request status. 
 *               Check the corresponding secondary status register. 
 *               Enabled status isn't set unless event is enabled. 
 *               Write 1 to clear the status after interrupt has been 
 *               serviced (raw status gets cleared, i.e. even if not 
 *               enabled). 
 *
    *//*------------------------------------------------------------------------ */
#define AESS__AESS_DSP_IRQSTATUS                           0x50ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   AESS__AESS_DSP_IRQENABLE_SET
 *
 * @BRIEF        Component (i.e. main) interrupt request enable 
 *               Write 1 to set (enable interrupt). 
 *               Readout equal to corresponding _CLR register. 
 *
    *//*------------------------------------------------------------------------ */
#define AESS__AESS_DSP_IRQENABLE_SET                       0x54ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   AESS__AESS_DSP_IRQENABLE_CLR
 *
 * @BRIEF        Component (i.e. main) interrupt request enable 
 *               Write 1 to clear (disable interrupt). 
 *               Readout equal to corresponding _CLR register. 
 *
    *//*------------------------------------------------------------------------ */
#define AESS__AESS_DSP_IRQENABLE_CLR                       0x58ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   AESS__AESS_DSP_INT_CODE
 *
 * @BRIEF        this field is used to send code to indentify the nature of 
 *               the interruption sent to the DSP 
 *
    *//*------------------------------------------------------------------------ */
#define AESS__AESS_DSP_INT_CODE                            0x5Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   AESS__AESS_DMAENABLE_SET
 *
 * @BRIEF        Components DMA enable (1 bit per DMA-capable channel)\ 
 *               Write 1 to set (enable DMA). 
 *               Readout equal to corresponding _CLR register. 
 *
    *//*------------------------------------------------------------------------ */
#define AESS__AESS_DMAENABLE_SET                           0x60ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   AESS__AESS_DMAENABLE_CLR
 *
 * @BRIEF        Components DMA enable (1 bit per DMA-capable channel)\ 
 *               Write 1 to clear (disable DMA). 
 *               Readout equal to corresponding _CLR register. 
 *
    *//*------------------------------------------------------------------------ */
#define AESS__AESS_DMAENABLE_CLR                           0x64ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   AESS__EVENT_GENERATOR_COUNTER
 *
 * @BRIEF        This register is used to initialize the counter value at 
 *               100% OPP 
 *
    *//*------------------------------------------------------------------------ */
#define AESS__EVENT_GENERATOR_COUNTER                      0x68ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   AESS__EVENT_GENERATOR_START
 *
 * @BRIEF        This register is used to on/off the timer, set ON 
 *               initializes the counter 
 *
    *//*------------------------------------------------------------------------ */
#define AESS__EVENT_GENERATOR_START                        0x6Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   AESS__EVENT_SOURCE_SELECTION
 *
 * @BRIEF        this register is used to identified the source of the start 
 *               event 
 *
    *//*------------------------------------------------------------------------ */
#define AESS__EVENT_SOURCE_SELECTION                       0x70ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   AESS__AUDIO_ENGINE_SCHEDULER
 *
 * @BRIEF        Select which DMA request will schedule the Audio engine 
 *
    *//*------------------------------------------------------------------------ */
#define AESS__AUDIO_ENGINE_SCHEDULER                       0x74ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   AESS__PULSE_EVENT
 *
 * @BRIEF        access to this rergister will generate  a pulse from the 
 *               event generator 
 *
    *//*------------------------------------------------------------------------ */
#define AESS__PULSE_EVENT                                  0x78ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   AESS__AESS_AUTO_GATING_ENABLE
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define AESS__AESS_AUTO_GATING_ENABLE                      0x7Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   AESS__BIT_COM_REGISTER
 *
 * @BRIEF        This register is used to communicate between HOST ?audio 
 *               engine 
 *
    *//*------------------------------------------------------------------------ */
#define AESS__BIT_COM_REGISTER                             0x80ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   AESS__AESS_DMASTATUS_RAW
 *
 * @BRIEF        Component (i.e. main) command request status. 
 *               Check the corresponding secondary status register. 
 *               Raw status is set even if event is not enabled. 
 *               Write 1 to set the (raw) status. 
 *
    *//*------------------------------------------------------------------------ */
#define AESS__AESS_DMASTATUS_RAW                           0x84ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   AESS__AESS_DMASTATUS
 *
 * @BRIEF        Component (i.e. main) command request status. 
 *               Check the corresponding secondary status register. 
 *               Enabled status isn't set unless event is enabled. 
 *               Write 1 to clear the status after interrupt has been 
 *               serviced (raw status gets cleared, i.e. even if not 
 *               enabled). 
 *
    *//*------------------------------------------------------------------------ */
#define AESS__AESS_DMASTATUS                               0x88ul

    /* 
     * List of register bitfields for component AESS
     *
     */

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   AESS__AESS_REVISION__SCHEME   
 *
 * @BRIEF        Used to distinguish between old scheme and current. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define AESS__AESS_REVISION__SCHEME                   BITFIELD(31, 30)
#define AESS__AESS_REVISION__SCHEME__POS              30

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   AESS__AESS_REVISION__RESERVED   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define AESS__AESS_REVISION__RESERVED                 BITFIELD(29, 28)
#define AESS__AESS_REVISION__RESERVED__POS            28

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   AESS__AESS_REVISION__FUNC   
 *
 * @BRIEF        Function indicates a software compatible module family.   
 *               If there is no level of software compatibility a new Func 
 *               number (and hence REVISION) should be assigned. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define AESS__AESS_REVISION__FUNC                     BITFIELD(27, 16)
#define AESS__AESS_REVISION__FUNC__POS                16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   AESS__AESS_REVISION__R_RTL   
 *
 * @BRIEF        RTL Version (R), maintained by IP design owner.  
 *               RTL follows a numbering such as X.Y.R.Z which are explained 
 *               in this table.  
 *               R changes ONLY when:  
 *               (1) PDS uploads occur which may have been due to spec 
 *               changes  
 *               (2) Bug fixes occur  
 *               (3) Resets to '0' when X or Y changes.  
 *               Design team has an internal 'Z' (customer invisible) number 
 *               which increments on every drop that happens due to DV and 
 *               RTL updates. Z resets to 0 when R increments. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define AESS__AESS_REVISION__R_RTL                    BITFIELD(15, 11)
#define AESS__AESS_REVISION__R_RTL__POS               11

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   AESS__AESS_REVISION__X_MAJOR   
 *
 * @BRIEF        Major Revision (X), maintained by IP specification owner.  
 *               X changes ONLY when:  
 *               (1) There is a major feature addition. An example would be 
 *               adding Master Mode to Utopia Level2. The Func field (or 
 *               Class/Type in old PID format) will remain the same.  
 *               X does NOT change due to:  
 *               (1) Bug fixes  
 *               (2) Change in feature parameters. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define AESS__AESS_REVISION__X_MAJOR                  BITFIELD(10, 8)
#define AESS__AESS_REVISION__X_MAJOR__POS             8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   AESS__AESS_REVISION__CUSTOM   
 *
 * @BRIEF        Indicates a special version for a particular device. 
 *               Consequence of use may avoid use of standard Chip Support 
 *               Library (CSL) / Drivers. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define AESS__AESS_REVISION__CUSTOM                   BITFIELD(7, 6)
#define AESS__AESS_REVISION__CUSTOM__POS              6

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   AESS__AESS_REVISION__Y_MINOR   
 *
 * @BRIEF        Minor Revision (Y), maintained by IP specification owner.  
 *               Y changes ONLY when:  
 *               (1) Features are scaled (up or down). Flexibility exists in 
 *               that this feature scalability may either be represented in 
 *               the Y change or a specific register in the IP that indicates 
 *               which features are exactly available.  
 *               (2) When feature creeps from Is-Not list to Is list. But 
 *               this may not be the case once it sees silicon; in which case 
 *               X will change.  
 *               Y does NOT change due to:  
 *               (1) Bug fixes  
 *               (2) Typos or clarifications  
 *               (3) major functional/feature change/addition/deletion. 
 *               Instead these changes may be reflected via R, S, X as 
 *               applicable.  
 *               Spec owner maintains a customer-invisible number 'S' which 
 *               changes due to:  
 *               (1) Typos/clarifications  
 *               (2) Bug documentation. Note that this bug is not due to a 
 *               spec change but due to implementation. Nevertheless, the 
 *               spec tracks the IP bugs. An RTL release (say for silicon 
 *               PG1.1) that occurs due to bug fix should document the 
 *               corresponding spec number (X.Y.S) in its release notes. - 
 *               (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define AESS__AESS_REVISION__Y_MINOR                  BITFIELD(5, 0)
#define AESS__AESS_REVISION__Y_MINOR__POS             0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   AESS__AESS_SYSCONFIG__STANDBYMODE   
 *
 * @BRIEF        Configuration of the local initiator state 
 *               management mode. 
 *               By definition, initiator may generate read/write 
 *               transaction as long as it is out of STANDBY state. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define AESS__AESS_SYSCONFIG__STANDBYMODE             BITFIELD(5, 4)
#define AESS__AESS_SYSCONFIG__STANDBYMODE__POS        4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   AESS__AESS_SYSCONFIG__SIDLEMODE   
 *
 * @BRIEF        Configuration of the local target state management 
 *               (idelreq/idelack control) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define AESS__AESS_SYSCONFIG__SIDLEMODE               BITFIELD(3, 2)
#define AESS__AESS_SYSCONFIG__SIDLEMODE__POS          2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   AESS__AESS_SYSCONFIG__RESERVED1   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define AESS__AESS_SYSCONFIG__RESERVED1               BITFIELD(1, 1)
#define AESS__AESS_SYSCONFIG__RESERVED1__POS          1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   AESS__AESS_SYSCONFIG__RESERVED2   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define AESS__AESS_SYSCONFIG__RESERVED2               BITFIELD(0, 0)
#define AESS__AESS_SYSCONFIG__RESERVED2__POS          0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   AESS__AESS_MCU_IRQ_EOI__LINE_NUMBER   
 *
 * @BRIEF        Write the number of the interrupt line to apply a SW EOI to 
 *               it.  
 *               Note that there is only a single line (i.e. number 0). - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define AESS__AESS_MCU_IRQ_EOI__LINE_NUMBER           BITFIELD(0, 0)
#define AESS__AESS_MCU_IRQ_EOI__LINE_NUMBER__POS      0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   AESS__AESS_MCU_IRQSTATUS_RAW__INT   
 *
 * @BRIEF        interruption line status can be read or clear - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define AESS__AESS_MCU_IRQSTATUS_RAW__INT             BITFIELD(0, 0)
#define AESS__AESS_MCU_IRQSTATUS_RAW__INT__POS        0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   AESS__AESS_MCU_IRQSTATUS__INT   
 *
 * @BRIEF        interruption line status can be read or clear - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define AESS__AESS_MCU_IRQSTATUS__INT                 BITFIELD(0, 0)
#define AESS__AESS_MCU_IRQSTATUS__INT__POS            0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   AESS__AESS_MCU_IRQENABLE_SET__INT_SET   
 *
 * @BRIEF        IRQ SET - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define AESS__AESS_MCU_IRQENABLE_SET__INT_SET         BITFIELD(0, 0)
#define AESS__AESS_MCU_IRQENABLE_SET__INT_SET__POS    0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   AESS__AESS_MCU_IRQENABLE_CLR__INT_CLR   
 *
 * @BRIEF        IRQ CLEAR - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define AESS__AESS_MCU_IRQENABLE_CLR__INT_CLR         BITFIELD(0, 0)
#define AESS__AESS_MCU_IRQENABLE_CLR__INT_CLR__POS    0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   AESS__AESS_MCU_INT_CODE__ATC_ERROR_OV   
 *
 * @BRIEF        The ATC indicated with this bit that an overflow is appeared 
 *               - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define AESS__AESS_MCU_INT_CODE__ATC_ERROR_OV         BITFIELD(22, 22)
#define AESS__AESS_MCU_INT_CODE__ATC_ERROR_OV__POS    22

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   AESS__AESS_MCU_INT_CODE__ATC_ERROR_ID   
 *
 * @BRIEF        This field is managed by the ATC to indicates which 
 *               descriptor is in Error mode - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define AESS__AESS_MCU_INT_CODE__ATC_ERROR_ID         BITFIELD(21, 16)
#define AESS__AESS_MCU_INT_CODE__ATC_ERROR_ID__POS    16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   AESS__AESS_MCU_INT_CODE__AUDIO_ENGINE   
 *
 * @BRIEF        this field is use to indicate the SW message generated by 
 *               the audio engine to the MCU - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define AESS__AESS_MCU_INT_CODE__AUDIO_ENGINE         BITFIELD(15, 0)
#define AESS__AESS_MCU_INT_CODE__AUDIO_ENGINE__POS    0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   AESS__AESS_DSP_IRQ_EOI__LINE_NUMBER   
 *
 * @BRIEF        Write the number of the interrupt line to apply a SW EOI to 
 *               it.  
 *               Note that there is only a single line (i.e. number 0). - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define AESS__AESS_DSP_IRQ_EOI__LINE_NUMBER           BITFIELD(0, 0)
#define AESS__AESS_DSP_IRQ_EOI__LINE_NUMBER__POS      0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   AESS__AESS_DSP_IRQSTATUS_RAW__INT   
 *
 * @BRIEF        INT - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define AESS__AESS_DSP_IRQSTATUS_RAW__INT             BITFIELD(0, 0)
#define AESS__AESS_DSP_IRQSTATUS_RAW__INT__POS        0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   AESS__AESS_DSP_IRQSTATUS__INT   
 *
 * @BRIEF        INT - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define AESS__AESS_DSP_IRQSTATUS__INT                 BITFIELD(0, 0)
#define AESS__AESS_DSP_IRQSTATUS__INT__POS            0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   AESS__AESS_DSP_IRQENABLE_SET__INT   
 *
 * @BRIEF        this field indicates that an interrupt is appeared - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define AESS__AESS_DSP_IRQENABLE_SET__INT             BITFIELD(0, 0)
#define AESS__AESS_DSP_IRQENABLE_SET__INT__POS        0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   AESS__AESS_DSP_IRQENABLE_CLR__INT   
 *
 * @BRIEF        IRQ enable for Frame Layer - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define AESS__AESS_DSP_IRQENABLE_CLR__INT             BITFIELD(0, 0)
#define AESS__AESS_DSP_IRQENABLE_CLR__INT__POS        0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   AESS__AESS_DSP_INT_CODE__ATC_ERROR_OV   
 *
 * @BRIEF        The ATC indicated with this bit that an overflow is appeared 
 *               - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define AESS__AESS_DSP_INT_CODE__ATC_ERROR_OV         BITFIELD(22, 22)
#define AESS__AESS_DSP_INT_CODE__ATC_ERROR_OV__POS    22

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   AESS__AESS_DSP_INT_CODE__ATC_ERROR_ID   
 *
 * @BRIEF        This field is managed by the ATC to indicates which 
 *               descriptor is in Error mode - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define AESS__AESS_DSP_INT_CODE__ATC_ERROR_ID         BITFIELD(21, 16)
#define AESS__AESS_DSP_INT_CODE__ATC_ERROR_ID__POS    16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   AESS__AESS_DSP_INT_CODE__AUDIO_ENGINE   
 *
 * @BRIEF        this field is use to indicate the SW message generated by 
 *               the audio engine to the DSP - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define AESS__AESS_DSP_INT_CODE__AUDIO_ENGINE         BITFIELD(15, 0)
#define AESS__AESS_DSP_INT_CODE__AUDIO_ENGINE__POS    0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   AESS__AESS_DMAENABLE_SET__DMA_7_EN   
 *
 * @BRIEF        DMA7 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define AESS__AESS_DMAENABLE_SET__DMA_7_EN            BITFIELD(7, 7)
#define AESS__AESS_DMAENABLE_SET__DMA_7_EN__POS       7

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   AESS__AESS_DMAENABLE_SET__DMA_6_EN   
 *
 * @BRIEF        DMA0 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define AESS__AESS_DMAENABLE_SET__DMA_6_EN            BITFIELD(6, 6)
#define AESS__AESS_DMAENABLE_SET__DMA_6_EN__POS       6

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   AESS__AESS_DMAENABLE_SET__DMA_5_EN   
 *
 * @BRIEF        DMA5 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define AESS__AESS_DMAENABLE_SET__DMA_5_EN            BITFIELD(5, 5)
#define AESS__AESS_DMAENABLE_SET__DMA_5_EN__POS       5

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   AESS__AESS_DMAENABLE_SET__DMA_4_EN   
 *
 * @BRIEF        DMA4 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define AESS__AESS_DMAENABLE_SET__DMA_4_EN            BITFIELD(4, 4)
#define AESS__AESS_DMAENABLE_SET__DMA_4_EN__POS       4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   AESS__AESS_DMAENABLE_SET__DMA_3_EN   
 *
 * @BRIEF        DMA3 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define AESS__AESS_DMAENABLE_SET__DMA_3_EN            BITFIELD(3, 3)
#define AESS__AESS_DMAENABLE_SET__DMA_3_EN__POS       3

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   AESS__AESS_DMAENABLE_SET__DMA_2_EN   
 *
 * @BRIEF        DMA2 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define AESS__AESS_DMAENABLE_SET__DMA_2_EN            BITFIELD(2, 2)
#define AESS__AESS_DMAENABLE_SET__DMA_2_EN__POS       2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   AESS__AESS_DMAENABLE_SET__DMA_1_EN   
 *
 * @BRIEF        DMA1 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define AESS__AESS_DMAENABLE_SET__DMA_1_EN            BITFIELD(1, 1)
#define AESS__AESS_DMAENABLE_SET__DMA_1_EN__POS       1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   AESS__AESS_DMAENABLE_SET__DMA_0_EN   
 *
 * @BRIEF        DMA0 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define AESS__AESS_DMAENABLE_SET__DMA_0_EN            BITFIELD(0, 0)
#define AESS__AESS_DMAENABLE_SET__DMA_0_EN__POS       0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   AESS__AESS_DMAENABLE_CLR__DMA_7_EN   
 *
 * @BRIEF        DMA7 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define AESS__AESS_DMAENABLE_CLR__DMA_7_EN            BITFIELD(7, 7)
#define AESS__AESS_DMAENABLE_CLR__DMA_7_EN__POS       7

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   AESS__AESS_DMAENABLE_CLR__DMA_6_EN   
 *
 * @BRIEF        DMA6 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define AESS__AESS_DMAENABLE_CLR__DMA_6_EN            BITFIELD(6, 6)
#define AESS__AESS_DMAENABLE_CLR__DMA_6_EN__POS       6

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   AESS__AESS_DMAENABLE_CLR__DMA_5_EN   
 *
 * @BRIEF        DMA4 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define AESS__AESS_DMAENABLE_CLR__DMA_5_EN            BITFIELD(5, 5)
#define AESS__AESS_DMAENABLE_CLR__DMA_5_EN__POS       5

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   AESS__AESS_DMAENABLE_CLR__DMA_4_EN   
 *
 * @BRIEF        DMA4 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define AESS__AESS_DMAENABLE_CLR__DMA_4_EN            BITFIELD(4, 4)
#define AESS__AESS_DMAENABLE_CLR__DMA_4_EN__POS       4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   AESS__AESS_DMAENABLE_CLR__DMA_3_EN   
 *
 * @BRIEF        DMA3 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define AESS__AESS_DMAENABLE_CLR__DMA_3_EN            BITFIELD(3, 3)
#define AESS__AESS_DMAENABLE_CLR__DMA_3_EN__POS       3

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   AESS__AESS_DMAENABLE_CLR__DMA_2_EN   
 *
 * @BRIEF        DMA2 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define AESS__AESS_DMAENABLE_CLR__DMA_2_EN            BITFIELD(2, 2)
#define AESS__AESS_DMAENABLE_CLR__DMA_2_EN__POS       2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   AESS__AESS_DMAENABLE_CLR__DMA_1_EN   
 *
 * @BRIEF        DMA1 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define AESS__AESS_DMAENABLE_CLR__DMA_1_EN            BITFIELD(1, 1)
#define AESS__AESS_DMAENABLE_CLR__DMA_1_EN__POS       1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   AESS__AESS_DMAENABLE_CLR__DMA_0_EN   
 *
 * @BRIEF        DMA0 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define AESS__AESS_DMAENABLE_CLR__DMA_0_EN            BITFIELD(0, 0)
#define AESS__AESS_DMAENABLE_CLR__DMA_0_EN__POS       0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   AESS__EVENT_GENERATOR_COUNTER__COUNTER_VALUE   
 *
 * @BRIEF        this register coubtains the value of the counter - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define AESS__EVENT_GENERATOR_COUNTER__COUNTER_VALUE  BITFIELD(15, 0)
#define AESS__EVENT_GENERATOR_COUNTER__COUNTER_VALUE__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   AESS__EVENT_GENERATOR_START__ON_OFF   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define AESS__EVENT_GENERATOR_START__ON_OFF           BITFIELD(0, 0)
#define AESS__EVENT_GENERATOR_START__ON_OFF__POS      0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   AESS__EVENT_SOURCE_SELECTION__SELECTION   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define AESS__EVENT_SOURCE_SELECTION__SELECTION       BITFIELD(2, 0)
#define AESS__EVENT_SOURCE_SELECTION__SELECTION__POS  0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   AESS__AUDIO_ENGINE_SCHEDULER__DMA_REQ_SELECTION   
 *
 * @BRIEF        this register identify the dma request  used - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define AESS__AUDIO_ENGINE_SCHEDULER__DMA_REQ_SELECTION BITFIELD(5, 0)
#define AESS__AUDIO_ENGINE_SCHEDULER__DMA_REQ_SELECTION__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   AESS__AESS_AUTO_GATING_ENABLE__ENABLE   
 *
 * @BRIEF        After reset the auto gating feature is disable. 
 *               To be active this field has to be set to "high" - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define AESS__AESS_AUTO_GATING_ENABLE__ENABLE         BITFIELD(0, 0)
#define AESS__AESS_AUTO_GATING_ENABLE__ENABLE__POS    0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   AESS__BIT_COM_REGISTER__GPIO   
 *
 * @BRIEF        Use as GPIO to communicate between HOST and Audio engine 
 *               (vis-versa) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define AESS__BIT_COM_REGISTER__GPIO                  BITFIELD(0, 0)
#define AESS__BIT_COM_REGISTER__GPIO__POS             0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   AESS__AESS_DMASTATUS_RAW__DMA_7   
 *
 * @BRIEF        DMA_7 SW management 
 *               WR 1 at this adress will set the DMA request - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define AESS__AESS_DMASTATUS_RAW__DMA_7               BITFIELD(7, 7)
#define AESS__AESS_DMASTATUS_RAW__DMA_7__POS          7

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   AESS__AESS_DMASTATUS_RAW__DMA_6   
 *
 * @BRIEF        DMA_6 SW management 
 *               WR 1 at this adress will set the DMA request - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define AESS__AESS_DMASTATUS_RAW__DMA_6               BITFIELD(6, 6)
#define AESS__AESS_DMASTATUS_RAW__DMA_6__POS          6

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   AESS__AESS_DMASTATUS_RAW__DMA_5   
 *
 * @BRIEF        DMA_5 SW management 
 *               WR 1 at this adress will set the DMA request - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define AESS__AESS_DMASTATUS_RAW__DMA_5               BITFIELD(5, 5)
#define AESS__AESS_DMASTATUS_RAW__DMA_5__POS          5

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   AESS__AESS_DMASTATUS_RAW__DMA_4   
 *
 * @BRIEF        DMA_4 SW management 
 *               WR 1 at this adress will set the DMA request - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define AESS__AESS_DMASTATUS_RAW__DMA_4               BITFIELD(4, 4)
#define AESS__AESS_DMASTATUS_RAW__DMA_4__POS          4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   AESS__AESS_DMASTATUS_RAW__DMA_3   
 *
 * @BRIEF        DMA_3 SW management 
 *               WR 1 at this adress will set the DMA request - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define AESS__AESS_DMASTATUS_RAW__DMA_3               BITFIELD(3, 3)
#define AESS__AESS_DMASTATUS_RAW__DMA_3__POS          3

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   AESS__AESS_DMASTATUS_RAW__DMA_2   
 *
 * @BRIEF        DMA_2 SW management 
 *               WR 1 at this adress will set the DMA request - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define AESS__AESS_DMASTATUS_RAW__DMA_2               BITFIELD(2, 2)
#define AESS__AESS_DMASTATUS_RAW__DMA_2__POS          2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   AESS__AESS_DMASTATUS_RAW__DMA_1   
 *
 * @BRIEF        DMA_1 SW management 
 *               WR 1 at this adress will set the DMA request - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define AESS__AESS_DMASTATUS_RAW__DMA_1               BITFIELD(1, 1)
#define AESS__AESS_DMASTATUS_RAW__DMA_1__POS          1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   AESS__AESS_DMASTATUS_RAW__DMA_0   
 *
 * @BRIEF        DMA_0 SW management 
 *               WR 1 at this adress will set the DMA request - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define AESS__AESS_DMASTATUS_RAW__DMA_0               BITFIELD(0, 0)
#define AESS__AESS_DMASTATUS_RAW__DMA_0__POS          0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   AESS__AESS_DMASTATUS__DMA_7   
 *
 * @BRIEF        DMA line status can be read or clear 
 *               WR1 at this adress will clear the DMA correspondant - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define AESS__AESS_DMASTATUS__DMA_7                   BITFIELD(7, 7)
#define AESS__AESS_DMASTATUS__DMA_7__POS              7

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   AESS__AESS_DMASTATUS__DMA_6   
 *
 * @BRIEF        DMA line status can be read or clear 
 *               WR1 at this adress will clear the DMA correspondant - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define AESS__AESS_DMASTATUS__DMA_6                   BITFIELD(6, 6)
#define AESS__AESS_DMASTATUS__DMA_6__POS              6

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   AESS__AESS_DMASTATUS__DMA_5   
 *
 * @BRIEF        DMA line status can be read or clear 
 *               WR1 at this adress will clear the DMA correspondant - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define AESS__AESS_DMASTATUS__DMA_5                   BITFIELD(5, 5)
#define AESS__AESS_DMASTATUS__DMA_5__POS              5

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   AESS__AESS_DMASTATUS__DMA_4   
 *
 * @BRIEF        DMA line status can be read or clear 
 *               WR1 at this adress will clear the DMA correspondant - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define AESS__AESS_DMASTATUS__DMA_4                   BITFIELD(4, 4)
#define AESS__AESS_DMASTATUS__DMA_4__POS              4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   AESS__AESS_DMASTATUS__DMA_3   
 *
 * @BRIEF        DMA line status can be read or clear 
 *               WR1 at this adress will clear the DMA correspondant - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define AESS__AESS_DMASTATUS__DMA_3                   BITFIELD(3, 3)
#define AESS__AESS_DMASTATUS__DMA_3__POS              3

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   AESS__AESS_DMASTATUS__DMA_2   
 *
 * @BRIEF        DMA line status can be read or clear 
 *               WR1 at this adress will clear the DMA correspondant - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define AESS__AESS_DMASTATUS__DMA_2                   BITFIELD(2, 2)
#define AESS__AESS_DMASTATUS__DMA_2__POS              2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   AESS__AESS_DMASTATUS__DMA_1   
 *
 * @BRIEF        DMA line status can be read or clear 
 *               WR1 at this adress will clear the DMA correspondant - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define AESS__AESS_DMASTATUS__DMA_1                   BITFIELD(1, 1)
#define AESS__AESS_DMASTATUS__DMA_1__POS              1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   AESS__AESS_DMASTATUS__DMA_0   
 *
 * @BRIEF        DMA line status can be read or clear 
 *               WR1 at this adress will clear the DMA correspondant - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define AESS__AESS_DMASTATUS__DMA_0                   BITFIELD(0, 0)
#define AESS__AESS_DMASTATUS__DMA_0__POS              0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   AESS__CIRCULAR_BUFFER_PERIPHERAL_R__CIRCULAR_BUFFER_DATA   
 *
 * @BRIEF        When the number of transfer is done the DMA output 
 *               corresponding will be released - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define AESS__CIRCULAR_BUFFER_PERIPHERAL_R__CIRCULAR_BUFFER_DATA BITFIELD(31, 0)
#define AESS__CIRCULAR_BUFFER_PERIPHERAL_R__CIRCULAR_BUFFER_DATA__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   AESS__CIRCULAR_BUFFER_PERIPHERAL__CIRCULAR_BUFFER_DATA   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define AESS__CIRCULAR_BUFFER_PERIPHERAL__CIRCULAR_BUFFER_DATA BITFIELD(31, 0)
#define AESS__CIRCULAR_BUFFER_PERIPHERAL__CIRCULAR_BUFFER_DATA__POS 0

    /* 
     * List of register bitfields values for component AESS
     *
     */

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   AESS__AESS_REVISION__SCHEME__LEGACY
 *
 * @BRIEF        Legacy ASP or WTBU scheme - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define AESS__AESS_REVISION__SCHEME__LEGACY           0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   AESS__AESS_REVISION__SCHEME__H08
 *
 * @BRIEF        Highlander 0.8 scheme - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define AESS__AESS_REVISION__SCHEME__H08              0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   AESS__AESS_REVISION__CUSTOM__STANDARD
 *
 * @BRIEF        Non custom (standard) revision - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define AESS__AESS_REVISION__CUSTOM__STANDARD         0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   AESS__AESS_SYSCONFIG__STANDBYMODE__FORCE_STANDBY
 *
 * @BRIEF        Force-standby mode: local initiator is 
 *               unconditionally placed in standby state. 
 *               Backup mode, for debug only. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define AESS__AESS_SYSCONFIG__STANDBYMODE__FORCE_STANDBY 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   AESS__AESS_SYSCONFIG__STANDBYMODE__NO_STANDBY
 *
 * @BRIEF        No-standby mode: local initiator is 
 *               unconditionally placed out of standby 
 *               state. 
 *               Backup mode, for debug only. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define AESS__AESS_SYSCONFIG__STANDBYMODE__NO_STANDBY 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   AESS__AESS_SYSCONFIG__STANDBYMODE__SMART_STANDBY_MODE
 *
 * @BRIEF        Smart-standby mode: local initiator 
 *               standby status depends on local 
 *               conditions, i.e. the module's functional 
 *               requirement from the initiator. 
 *               IP module shall not generate (initiatorrelated) 
 *               wakeup events. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define AESS__AESS_SYSCONFIG__STANDBYMODE__SMART_STANDBY_MODE 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   AESS__AESS_SYSCONFIG__STANDBYMODE__SMART_STANDBY_WAKEUP
 *
 * @BRIEF        Smart-Standby wakeup-capable mode - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define AESS__AESS_SYSCONFIG__STANDBYMODE__SMART_STANDBY_WAKEUP 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   AESS__AESS_SYSCONFIG__SIDLEMODE__FORCE_IDLE
 *
 * @BRIEF        FORCE  Idle. IDLE request is acknowledged  
 *               unconditionally and immediately  
 *               (Default 'Dumb' mode for safety) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define AESS__AESS_SYSCONFIG__SIDLEMODE__FORCE_IDLE   0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   AESS__AESS_SYSCONFIG__SIDLEMODE__NO_IDLE
 *
 * @BRIEF        NO idle. IDLE request is never acknowledged - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define AESS__AESS_SYSCONFIG__SIDLEMODE__NO_IDLE      0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   AESS__AESS_SYSCONFIG__SIDLEMODE__SMART_IDLE
 *
 * @BRIEF        SMART Idle. The acknowledgement to an IDLE request is given 
 *               based on the internal activity - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define AESS__AESS_SYSCONFIG__SIDLEMODE__SMART_IDLE   0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   AESS__AESS_SYSCONFIG__SIDLEMODE__RESERVED
 *
 * @BRIEF        Reserved - do not use- no wakeup capability - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define AESS__AESS_SYSCONFIG__SIDLEMODE__RESERVED     0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   AESS__AESS_MCU_IRQ_EOI__LINE_NUMBER__READ0
 *
 * @BRIEF        Read always returns zeros - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define AESS__AESS_MCU_IRQ_EOI__LINE_NUMBER__READ0    0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   AESS__AESS_MCU_IRQ_EOI__LINE_NUMBER__EOI0
 *
 * @BRIEF        SW EOI on interrupt line - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define AESS__AESS_MCU_IRQ_EOI__LINE_NUMBER__EOI0     0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   AESS__AESS_MCU_IRQ_EOI__LINE_NUMBER__EOI1
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define AESS__AESS_MCU_IRQ_EOI__LINE_NUMBER__EOI1     0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   AESS__AESS_MCU_IRQSTATUS_RAW__INT__NONE
 *
 * @BRIEF        No event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define AESS__AESS_MCU_IRQSTATUS_RAW__INT__NONE       0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   AESS__AESS_MCU_IRQSTATUS_RAW__INT__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define AESS__AESS_MCU_IRQSTATUS_RAW__INT__NOACTION   0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   AESS__AESS_MCU_IRQSTATUS_RAW__INT__SET_EVENT
 *
 * @BRIEF        Set event - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define AESS__AESS_MCU_IRQSTATUS_RAW__INT__SET_EVENT  0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   AESS__AESS_MCU_IRQSTATUS_RAW__INT__PENDING
 *
 * @BRIEF        IRQ event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define AESS__AESS_MCU_IRQSTATUS_RAW__INT__PENDING    0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   AESS__AESS_MCU_IRQSTATUS__INT__NONE
 *
 * @BRIEF        No event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define AESS__AESS_MCU_IRQSTATUS__INT__NONE           0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   AESS__AESS_MCU_IRQSTATUS__INT__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define AESS__AESS_MCU_IRQSTATUS__INT__NOACTION       0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   AESS__AESS_MCU_IRQSTATUS__INT__CLEAR
 *
 * @BRIEF        Clear pending event, if any - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define AESS__AESS_MCU_IRQSTATUS__INT__CLEAR          0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   AESS__AESS_MCU_IRQSTATUS__INT__PENDING
 *
 * @BRIEF        IRQ event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define AESS__AESS_MCU_IRQSTATUS__INT__PENDING        0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   AESS__AESS_MCU_IRQENABLE_SET__INT_SET__DISABLED
 *
 * @BRIEF        interupt disabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define AESS__AESS_MCU_IRQENABLE_SET__INT_SET__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   AESS__AESS_MCU_IRQENABLE_SET__INT_SET__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define AESS__AESS_MCU_IRQENABLE_SET__INT_SET__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   AESS__AESS_MCU_IRQENABLE_SET__INT_SET__ENABLE
 *
 * @BRIEF        enable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define AESS__AESS_MCU_IRQENABLE_SET__INT_SET__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   AESS__AESS_MCU_IRQENABLE_SET__INT_SET__ENABLED
 *
 * @BRIEF        interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define AESS__AESS_MCU_IRQENABLE_SET__INT_SET__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   AESS__AESS_MCU_IRQENABLE_CLR__INT_CLR__DISABLED
 *
 * @BRIEF        interupt disabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define AESS__AESS_MCU_IRQENABLE_CLR__INT_CLR__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   AESS__AESS_MCU_IRQENABLE_CLR__INT_CLR__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define AESS__AESS_MCU_IRQENABLE_CLR__INT_CLR__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   AESS__AESS_MCU_IRQENABLE_CLR__INT_CLR__DISABLE
 *
 * @BRIEF        disable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define AESS__AESS_MCU_IRQENABLE_CLR__INT_CLR__DISABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   AESS__AESS_MCU_IRQENABLE_CLR__INT_CLR__ENABLED
 *
 * @BRIEF        interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define AESS__AESS_MCU_IRQENABLE_CLR__INT_CLR__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   AESS__AESS_DSP_IRQ_EOI__LINE_NUMBER__READ0
 *
 * @BRIEF        Read always returns zeros - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define AESS__AESS_DSP_IRQ_EOI__LINE_NUMBER__READ0    0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   AESS__AESS_DSP_IRQ_EOI__LINE_NUMBER__EOI0
 *
 * @BRIEF        SW EOI on interrupt line - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define AESS__AESS_DSP_IRQ_EOI__LINE_NUMBER__EOI0     0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   AESS__AESS_DSP_IRQ_EOI__LINE_NUMBER__EOI1
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define AESS__AESS_DSP_IRQ_EOI__LINE_NUMBER__EOI1     0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   AESS__AESS_DSP_IRQSTATUS_RAW__INT__NONE
 *
 * @BRIEF        No event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define AESS__AESS_DSP_IRQSTATUS_RAW__INT__NONE       0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   AESS__AESS_DSP_IRQSTATUS_RAW__INT__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define AESS__AESS_DSP_IRQSTATUS_RAW__INT__NOACTION   0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   AESS__AESS_DSP_IRQSTATUS_RAW__INT__SET
 *
 * @BRIEF        set an irq - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define AESS__AESS_DSP_IRQSTATUS_RAW__INT__SET        0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   AESS__AESS_DSP_IRQSTATUS_RAW__INT__PENDING
 *
 * @BRIEF        IRQ event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define AESS__AESS_DSP_IRQSTATUS_RAW__INT__PENDING    0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   AESS__AESS_DSP_IRQSTATUS__INT__NONE
 *
 * @BRIEF        No event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define AESS__AESS_DSP_IRQSTATUS__INT__NONE           0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   AESS__AESS_DSP_IRQSTATUS__INT__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define AESS__AESS_DSP_IRQSTATUS__INT__NOACTION       0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   AESS__AESS_DSP_IRQSTATUS__INT__CLEAR
 *
 * @BRIEF        Clear pending event, if any - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define AESS__AESS_DSP_IRQSTATUS__INT__CLEAR          0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   AESS__AESS_DSP_IRQSTATUS__INT__PENDING
 *
 * @BRIEF        IRQ event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define AESS__AESS_DSP_IRQSTATUS__INT__PENDING        0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   AESS__AESS_DSP_IRQENABLE_SET__INT__DISABLED
 *
 * @BRIEF        interupt disabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define AESS__AESS_DSP_IRQENABLE_SET__INT__DISABLED   0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   AESS__AESS_DSP_IRQENABLE_SET__INT__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define AESS__AESS_DSP_IRQENABLE_SET__INT__NOACTION   0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   AESS__AESS_DSP_IRQENABLE_SET__INT__ENABLE
 *
 * @BRIEF        enable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define AESS__AESS_DSP_IRQENABLE_SET__INT__ENABLE     0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   AESS__AESS_DSP_IRQENABLE_SET__INT__ENABLED
 *
 * @BRIEF        interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define AESS__AESS_DSP_IRQENABLE_SET__INT__ENABLED    0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   AESS__AESS_DSP_IRQENABLE_CLR__INT__DISABLED
 *
 * @BRIEF        interupt disabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define AESS__AESS_DSP_IRQENABLE_CLR__INT__DISABLED   0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   AESS__AESS_DSP_IRQENABLE_CLR__INT__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define AESS__AESS_DSP_IRQENABLE_CLR__INT__NOACTION   0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   AESS__AESS_DSP_IRQENABLE_CLR__INT__DISABLE
 *
 * @BRIEF        disable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define AESS__AESS_DSP_IRQENABLE_CLR__INT__DISABLE    0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   AESS__AESS_DSP_IRQENABLE_CLR__INT__ENABLED
 *
 * @BRIEF        interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define AESS__AESS_DSP_IRQENABLE_CLR__INT__ENABLED    0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   AESS__AESS_DMAENABLE_SET__DMA_7_EN__DISABLED
 *
 * @BRIEF        interupt disabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define AESS__AESS_DMAENABLE_SET__DMA_7_EN__DISABLED  0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   AESS__AESS_DMAENABLE_SET__DMA_7_EN__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define AESS__AESS_DMAENABLE_SET__DMA_7_EN__NOACTION  0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   AESS__AESS_DMAENABLE_SET__DMA_7_EN__ENABLE
 *
 * @BRIEF        enable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define AESS__AESS_DMAENABLE_SET__DMA_7_EN__ENABLE    0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   AESS__AESS_DMAENABLE_SET__DMA_7_EN__ENABLED
 *
 * @BRIEF        interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define AESS__AESS_DMAENABLE_SET__DMA_7_EN__ENABLED   0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   AESS__AESS_DMAENABLE_SET__DMA_6_EN__DISABLED
 *
 * @BRIEF        interupt disabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define AESS__AESS_DMAENABLE_SET__DMA_6_EN__DISABLED  0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   AESS__AESS_DMAENABLE_SET__DMA_6_EN__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define AESS__AESS_DMAENABLE_SET__DMA_6_EN__NOACTION  0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   AESS__AESS_DMAENABLE_SET__DMA_6_EN__ENABLE
 *
 * @BRIEF        enable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define AESS__AESS_DMAENABLE_SET__DMA_6_EN__ENABLE    0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   AESS__AESS_DMAENABLE_SET__DMA_6_EN__ENABLED
 *
 * @BRIEF        interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define AESS__AESS_DMAENABLE_SET__DMA_6_EN__ENABLED   0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   AESS__AESS_DMAENABLE_SET__DMA_5_EN__DISABLED
 *
 * @BRIEF        interupt disabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define AESS__AESS_DMAENABLE_SET__DMA_5_EN__DISABLED  0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   AESS__AESS_DMAENABLE_SET__DMA_5_EN__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define AESS__AESS_DMAENABLE_SET__DMA_5_EN__NOACTION  0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   AESS__AESS_DMAENABLE_SET__DMA_5_EN__ENABLE
 *
 * @BRIEF        enable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define AESS__AESS_DMAENABLE_SET__DMA_5_EN__ENABLE    0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   AESS__AESS_DMAENABLE_SET__DMA_5_EN__ENABLED
 *
 * @BRIEF        interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define AESS__AESS_DMAENABLE_SET__DMA_5_EN__ENABLED   0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   AESS__AESS_DMAENABLE_SET__DMA_4_EN__DISABLED
 *
 * @BRIEF        interupt disabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define AESS__AESS_DMAENABLE_SET__DMA_4_EN__DISABLED  0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   AESS__AESS_DMAENABLE_SET__DMA_4_EN__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define AESS__AESS_DMAENABLE_SET__DMA_4_EN__NOACTION  0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   AESS__AESS_DMAENABLE_SET__DMA_4_EN__ENABLE
 *
 * @BRIEF        enable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define AESS__AESS_DMAENABLE_SET__DMA_4_EN__ENABLE    0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   AESS__AESS_DMAENABLE_SET__DMA_4_EN__ENABLED
 *
 * @BRIEF        interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define AESS__AESS_DMAENABLE_SET__DMA_4_EN__ENABLED   0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   AESS__AESS_DMAENABLE_SET__DMA_3_EN__DISABLED
 *
 * @BRIEF        interupt disabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define AESS__AESS_DMAENABLE_SET__DMA_3_EN__DISABLED  0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   AESS__AESS_DMAENABLE_SET__DMA_3_EN__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define AESS__AESS_DMAENABLE_SET__DMA_3_EN__NOACTION  0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   AESS__AESS_DMAENABLE_SET__DMA_3_EN__ENABLE
 *
 * @BRIEF        enable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define AESS__AESS_DMAENABLE_SET__DMA_3_EN__ENABLE    0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   AESS__AESS_DMAENABLE_SET__DMA_3_EN__ENABLED
 *
 * @BRIEF        interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define AESS__AESS_DMAENABLE_SET__DMA_3_EN__ENABLED   0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   AESS__AESS_DMAENABLE_SET__DMA_2_EN__DISABLED
 *
 * @BRIEF        interupt disabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define AESS__AESS_DMAENABLE_SET__DMA_2_EN__DISABLED  0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   AESS__AESS_DMAENABLE_SET__DMA_2_EN__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define AESS__AESS_DMAENABLE_SET__DMA_2_EN__NOACTION  0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   AESS__AESS_DMAENABLE_SET__DMA_2_EN__ENABLE
 *
 * @BRIEF        enable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define AESS__AESS_DMAENABLE_SET__DMA_2_EN__ENABLE    0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   AESS__AESS_DMAENABLE_SET__DMA_2_EN__ENABLED
 *
 * @BRIEF        interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define AESS__AESS_DMAENABLE_SET__DMA_2_EN__ENABLED   0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   AESS__AESS_DMAENABLE_SET__DMA_1_EN__DISABLED
 *
 * @BRIEF        interupt disabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define AESS__AESS_DMAENABLE_SET__DMA_1_EN__DISABLED  0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   AESS__AESS_DMAENABLE_SET__DMA_1_EN__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define AESS__AESS_DMAENABLE_SET__DMA_1_EN__NOACTION  0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   AESS__AESS_DMAENABLE_SET__DMA_1_EN__ENABLE
 *
 * @BRIEF        enable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define AESS__AESS_DMAENABLE_SET__DMA_1_EN__ENABLE    0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   AESS__AESS_DMAENABLE_SET__DMA_1_EN__ENABLED
 *
 * @BRIEF        interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define AESS__AESS_DMAENABLE_SET__DMA_1_EN__ENABLED   0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   AESS__AESS_DMAENABLE_SET__DMA_0_EN__DISABLED
 *
 * @BRIEF        interupt disabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define AESS__AESS_DMAENABLE_SET__DMA_0_EN__DISABLED  0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   AESS__AESS_DMAENABLE_SET__DMA_0_EN__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define AESS__AESS_DMAENABLE_SET__DMA_0_EN__NOACTION  0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   AESS__AESS_DMAENABLE_SET__DMA_0_EN__ENABLE
 *
 * @BRIEF        enable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define AESS__AESS_DMAENABLE_SET__DMA_0_EN__ENABLE    0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   AESS__AESS_DMAENABLE_SET__DMA_0_EN__ENABLED
 *
 * @BRIEF        interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define AESS__AESS_DMAENABLE_SET__DMA_0_EN__ENABLED   0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   AESS__AESS_DMAENABLE_CLR__DMA_7_EN__DISABLED
 *
 * @BRIEF        interupt disabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define AESS__AESS_DMAENABLE_CLR__DMA_7_EN__DISABLED  0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   AESS__AESS_DMAENABLE_CLR__DMA_7_EN__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define AESS__AESS_DMAENABLE_CLR__DMA_7_EN__NOACTION  0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   AESS__AESS_DMAENABLE_CLR__DMA_7_EN__DISABLE
 *
 * @BRIEF        disable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define AESS__AESS_DMAENABLE_CLR__DMA_7_EN__DISABLE   0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   AESS__AESS_DMAENABLE_CLR__DMA_7_EN__ENABLED
 *
 * @BRIEF        interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define AESS__AESS_DMAENABLE_CLR__DMA_7_EN__ENABLED   0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   AESS__AESS_DMAENABLE_CLR__DMA_6_EN__DISABLED
 *
 * @BRIEF        interupt disabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define AESS__AESS_DMAENABLE_CLR__DMA_6_EN__DISABLED  0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   AESS__AESS_DMAENABLE_CLR__DMA_6_EN__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define AESS__AESS_DMAENABLE_CLR__DMA_6_EN__NOACTION  0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   AESS__AESS_DMAENABLE_CLR__DMA_6_EN__DISABLE
 *
 * @BRIEF        disable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define AESS__AESS_DMAENABLE_CLR__DMA_6_EN__DISABLE   0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   AESS__AESS_DMAENABLE_CLR__DMA_6_EN__ENABLED
 *
 * @BRIEF        interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define AESS__AESS_DMAENABLE_CLR__DMA_6_EN__ENABLED   0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   AESS__AESS_DMAENABLE_CLR__DMA_5_EN__DISABLED
 *
 * @BRIEF        interupt disabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define AESS__AESS_DMAENABLE_CLR__DMA_5_EN__DISABLED  0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   AESS__AESS_DMAENABLE_CLR__DMA_5_EN__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define AESS__AESS_DMAENABLE_CLR__DMA_5_EN__NOACTION  0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   AESS__AESS_DMAENABLE_CLR__DMA_5_EN__DISABLE
 *
 * @BRIEF        disable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define AESS__AESS_DMAENABLE_CLR__DMA_5_EN__DISABLE   0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   AESS__AESS_DMAENABLE_CLR__DMA_5_EN__ENABLED
 *
 * @BRIEF        interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define AESS__AESS_DMAENABLE_CLR__DMA_5_EN__ENABLED   0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   AESS__AESS_DMAENABLE_CLR__DMA_4_EN__DISABLED
 *
 * @BRIEF        interupt disabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define AESS__AESS_DMAENABLE_CLR__DMA_4_EN__DISABLED  0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   AESS__AESS_DMAENABLE_CLR__DMA_4_EN__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define AESS__AESS_DMAENABLE_CLR__DMA_4_EN__NOACTION  0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   AESS__AESS_DMAENABLE_CLR__DMA_4_EN__DISABLE
 *
 * @BRIEF        disable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define AESS__AESS_DMAENABLE_CLR__DMA_4_EN__DISABLE   0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   AESS__AESS_DMAENABLE_CLR__DMA_4_EN__ENABLED
 *
 * @BRIEF        interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define AESS__AESS_DMAENABLE_CLR__DMA_4_EN__ENABLED   0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   AESS__AESS_DMAENABLE_CLR__DMA_3_EN__DISABLED
 *
 * @BRIEF        interupt disabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define AESS__AESS_DMAENABLE_CLR__DMA_3_EN__DISABLED  0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   AESS__AESS_DMAENABLE_CLR__DMA_3_EN__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define AESS__AESS_DMAENABLE_CLR__DMA_3_EN__NOACTION  0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   AESS__AESS_DMAENABLE_CLR__DMA_3_EN__DISABLE
 *
 * @BRIEF        disable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define AESS__AESS_DMAENABLE_CLR__DMA_3_EN__DISABLE   0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   AESS__AESS_DMAENABLE_CLR__DMA_3_EN__ENABLED
 *
 * @BRIEF        interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define AESS__AESS_DMAENABLE_CLR__DMA_3_EN__ENABLED   0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   AESS__AESS_DMAENABLE_CLR__DMA_2_EN__DISABLED
 *
 * @BRIEF        interupt disabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define AESS__AESS_DMAENABLE_CLR__DMA_2_EN__DISABLED  0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   AESS__AESS_DMAENABLE_CLR__DMA_2_EN__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define AESS__AESS_DMAENABLE_CLR__DMA_2_EN__NOACTION  0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   AESS__AESS_DMAENABLE_CLR__DMA_2_EN__DISABLE
 *
 * @BRIEF        disable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define AESS__AESS_DMAENABLE_CLR__DMA_2_EN__DISABLE   0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   AESS__AESS_DMAENABLE_CLR__DMA_2_EN__ENABLED
 *
 * @BRIEF        interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define AESS__AESS_DMAENABLE_CLR__DMA_2_EN__ENABLED   0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   AESS__AESS_DMAENABLE_CLR__DMA_1_EN__DISABLED
 *
 * @BRIEF        interupt disabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define AESS__AESS_DMAENABLE_CLR__DMA_1_EN__DISABLED  0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   AESS__AESS_DMAENABLE_CLR__DMA_1_EN__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define AESS__AESS_DMAENABLE_CLR__DMA_1_EN__NOACTION  0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   AESS__AESS_DMAENABLE_CLR__DMA_1_EN__DISABLE
 *
 * @BRIEF        disable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define AESS__AESS_DMAENABLE_CLR__DMA_1_EN__DISABLE   0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   AESS__AESS_DMAENABLE_CLR__DMA_1_EN__ENABLED
 *
 * @BRIEF        interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define AESS__AESS_DMAENABLE_CLR__DMA_1_EN__ENABLED   0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   AESS__AESS_DMAENABLE_CLR__DMA_0_EN__DISABLED
 *
 * @BRIEF        interupt disabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define AESS__AESS_DMAENABLE_CLR__DMA_0_EN__DISABLED  0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   AESS__AESS_DMAENABLE_CLR__DMA_0_EN__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define AESS__AESS_DMAENABLE_CLR__DMA_0_EN__NOACTION  0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   AESS__AESS_DMAENABLE_CLR__DMA_0_EN__DISABLE
 *
 * @BRIEF        disable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define AESS__AESS_DMAENABLE_CLR__DMA_0_EN__DISABLE   0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   AESS__AESS_DMAENABLE_CLR__DMA_0_EN__ENABLED
 *
 * @BRIEF        interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define AESS__AESS_DMAENABLE_CLR__DMA_0_EN__ENABLED   0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   AESS__EVENT_GENERATOR_START__ON_OFF__NEWENUM1
 *
 * @BRIEF        OFF (do not  restart when 0 on counter is reached) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define AESS__EVENT_GENERATOR_START__ON_OFF__NEWENUM1 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   AESS__EVENT_GENERATOR_START__ON_OFF__NEWENUM2
 *
 * @BRIEF        ON (start to count from event generator counter) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define AESS__EVENT_GENERATOR_START__ON_OFF__NEWENUM2 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   AESS__EVENT_SOURCE_SELECTION__SELECTION__NEWENUM1
 *
 * @BRIEF        from external DMA request (reset value) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define AESS__EVENT_SOURCE_SELECTION__SELECTION__NEWENUM1 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   AESS__EVENT_SOURCE_SELECTION__SELECTION__NEWENUM2
 *
 * @BRIEF        from event generator counter - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define AESS__EVENT_SOURCE_SELECTION__SELECTION__NEWENUM2 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   AESS__EVENT_SOURCE_SELECTION__SELECTION__NEWENUM3
 *
 * @BRIEF        from Gptimer5 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define AESS__EVENT_SOURCE_SELECTION__SELECTION__NEWENUM3 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   AESS__EVENT_SOURCE_SELECTION__SELECTION__NEWENUM4
 *
 * @BRIEF        from Gptimer6 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define AESS__EVENT_SOURCE_SELECTION__SELECTION__NEWENUM4 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   AESS__EVENT_SOURCE_SELECTION__SELECTION__NEWENUM5
 *
 * @BRIEF        from Gptimer7 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define AESS__EVENT_SOURCE_SELECTION__SELECTION__NEWENUM5 0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   AESS__EVENT_SOURCE_SELECTION__SELECTION__NEWENUM6
 *
 * @BRIEF        from Gptimer8 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define AESS__EVENT_SOURCE_SELECTION__SELECTION__NEWENUM6 0x5ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   AESS__AESS_AUTO_GATING_ENABLE__ENABLE__NEWENUM1
 *
 * @BRIEF        auto gating disable - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define AESS__AESS_AUTO_GATING_ENABLE__ENABLE__NEWENUM1 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   AESS__AESS_AUTO_GATING_ENABLE__ENABLE__NEWENUM2
 *
 * @BRIEF        auto gating enable - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define AESS__AESS_AUTO_GATING_ENABLE__ENABLE__NEWENUM2 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   AESS__AESS_DMASTATUS_RAW__DMA_7__NONE
 *
 * @BRIEF        No event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define AESS__AESS_DMASTATUS_RAW__DMA_7__NONE         0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   AESS__AESS_DMASTATUS_RAW__DMA_7__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define AESS__AESS_DMASTATUS_RAW__DMA_7__NOACTION     0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   AESS__AESS_DMASTATUS_RAW__DMA_7__SET_EVENT
 *
 * @BRIEF        Set event - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define AESS__AESS_DMASTATUS_RAW__DMA_7__SET_EVENT    0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   AESS__AESS_DMASTATUS_RAW__DMA_7__PENDING
 *
 * @BRIEF        IRQ event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define AESS__AESS_DMASTATUS_RAW__DMA_7__PENDING      0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   AESS__AESS_DMASTATUS_RAW__DMA_6__NONE
 *
 * @BRIEF        No event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define AESS__AESS_DMASTATUS_RAW__DMA_6__NONE         0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   AESS__AESS_DMASTATUS_RAW__DMA_6__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define AESS__AESS_DMASTATUS_RAW__DMA_6__NOACTION     0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   AESS__AESS_DMASTATUS_RAW__DMA_6__SET_EVENT
 *
 * @BRIEF        Set event - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define AESS__AESS_DMASTATUS_RAW__DMA_6__SET_EVENT    0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   AESS__AESS_DMASTATUS_RAW__DMA_6__PENDING
 *
 * @BRIEF        IRQ event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define AESS__AESS_DMASTATUS_RAW__DMA_6__PENDING      0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   AESS__AESS_DMASTATUS_RAW__DMA_5__NONE
 *
 * @BRIEF        No event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define AESS__AESS_DMASTATUS_RAW__DMA_5__NONE         0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   AESS__AESS_DMASTATUS_RAW__DMA_5__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define AESS__AESS_DMASTATUS_RAW__DMA_5__NOACTION     0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   AESS__AESS_DMASTATUS_RAW__DMA_5__SET_EVENT
 *
 * @BRIEF        Set event - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define AESS__AESS_DMASTATUS_RAW__DMA_5__SET_EVENT    0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   AESS__AESS_DMASTATUS_RAW__DMA_5__PENDING
 *
 * @BRIEF        IRQ event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define AESS__AESS_DMASTATUS_RAW__DMA_5__PENDING      0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   AESS__AESS_DMASTATUS_RAW__DMA_4__NONE
 *
 * @BRIEF        No event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define AESS__AESS_DMASTATUS_RAW__DMA_4__NONE         0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   AESS__AESS_DMASTATUS_RAW__DMA_4__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define AESS__AESS_DMASTATUS_RAW__DMA_4__NOACTION     0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   AESS__AESS_DMASTATUS_RAW__DMA_4__SET_EVENT
 *
 * @BRIEF        Set event - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define AESS__AESS_DMASTATUS_RAW__DMA_4__SET_EVENT    0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   AESS__AESS_DMASTATUS_RAW__DMA_4__PENDING
 *
 * @BRIEF        IRQ event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define AESS__AESS_DMASTATUS_RAW__DMA_4__PENDING      0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   AESS__AESS_DMASTATUS_RAW__DMA_3__NONE
 *
 * @BRIEF        No event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define AESS__AESS_DMASTATUS_RAW__DMA_3__NONE         0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   AESS__AESS_DMASTATUS_RAW__DMA_3__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define AESS__AESS_DMASTATUS_RAW__DMA_3__NOACTION     0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   AESS__AESS_DMASTATUS_RAW__DMA_3__SET_EVENT
 *
 * @BRIEF        Set event - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define AESS__AESS_DMASTATUS_RAW__DMA_3__SET_EVENT    0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   AESS__AESS_DMASTATUS_RAW__DMA_3__PENDING
 *
 * @BRIEF        IRQ event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define AESS__AESS_DMASTATUS_RAW__DMA_3__PENDING      0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   AESS__AESS_DMASTATUS_RAW__DMA_2__NONE
 *
 * @BRIEF        No event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define AESS__AESS_DMASTATUS_RAW__DMA_2__NONE         0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   AESS__AESS_DMASTATUS_RAW__DMA_2__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define AESS__AESS_DMASTATUS_RAW__DMA_2__NOACTION     0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   AESS__AESS_DMASTATUS_RAW__DMA_2__SET_EVENT
 *
 * @BRIEF        Set event - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define AESS__AESS_DMASTATUS_RAW__DMA_2__SET_EVENT    0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   AESS__AESS_DMASTATUS_RAW__DMA_2__PENDING
 *
 * @BRIEF        IRQ event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define AESS__AESS_DMASTATUS_RAW__DMA_2__PENDING      0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   AESS__AESS_DMASTATUS_RAW__DMA_1__NONE
 *
 * @BRIEF        No event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define AESS__AESS_DMASTATUS_RAW__DMA_1__NONE         0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   AESS__AESS_DMASTATUS_RAW__DMA_1__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define AESS__AESS_DMASTATUS_RAW__DMA_1__NOACTION     0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   AESS__AESS_DMASTATUS_RAW__DMA_1__SET_EVENT
 *
 * @BRIEF        Set event - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define AESS__AESS_DMASTATUS_RAW__DMA_1__SET_EVENT    0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   AESS__AESS_DMASTATUS_RAW__DMA_1__PENDING
 *
 * @BRIEF        IRQ event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define AESS__AESS_DMASTATUS_RAW__DMA_1__PENDING      0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   AESS__AESS_DMASTATUS_RAW__DMA_0__NONE
 *
 * @BRIEF        No event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define AESS__AESS_DMASTATUS_RAW__DMA_0__NONE         0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   AESS__AESS_DMASTATUS_RAW__DMA_0__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define AESS__AESS_DMASTATUS_RAW__DMA_0__NOACTION     0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   AESS__AESS_DMASTATUS_RAW__DMA_0__SET_EVENT
 *
 * @BRIEF        Set event - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define AESS__AESS_DMASTATUS_RAW__DMA_0__SET_EVENT    0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   AESS__AESS_DMASTATUS_RAW__DMA_0__PENDING
 *
 * @BRIEF        IRQ event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define AESS__AESS_DMASTATUS_RAW__DMA_0__PENDING      0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   AESS__AESS_DMASTATUS__DMA_7__NONE
 *
 * @BRIEF        No event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define AESS__AESS_DMASTATUS__DMA_7__NONE             0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   AESS__AESS_DMASTATUS__DMA_7__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define AESS__AESS_DMASTATUS__DMA_7__NOACTION         0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   AESS__AESS_DMASTATUS__DMA_7__CLEAR
 *
 * @BRIEF        Clear pending event, if any - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define AESS__AESS_DMASTATUS__DMA_7__CLEAR            0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   AESS__AESS_DMASTATUS__DMA_7__PENDING
 *
 * @BRIEF        IRQ event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define AESS__AESS_DMASTATUS__DMA_7__PENDING          0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   AESS__AESS_DMASTATUS__DMA_6__NONE
 *
 * @BRIEF        No event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define AESS__AESS_DMASTATUS__DMA_6__NONE             0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   AESS__AESS_DMASTATUS__DMA_6__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define AESS__AESS_DMASTATUS__DMA_6__NOACTION         0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   AESS__AESS_DMASTATUS__DMA_6__CLEAR
 *
 * @BRIEF        Clear pending event, if any - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define AESS__AESS_DMASTATUS__DMA_6__CLEAR            0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   AESS__AESS_DMASTATUS__DMA_6__PENDING
 *
 * @BRIEF        IRQ event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define AESS__AESS_DMASTATUS__DMA_6__PENDING          0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   AESS__AESS_DMASTATUS__DMA_5__NONE
 *
 * @BRIEF        No event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define AESS__AESS_DMASTATUS__DMA_5__NONE             0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   AESS__AESS_DMASTATUS__DMA_5__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define AESS__AESS_DMASTATUS__DMA_5__NOACTION         0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   AESS__AESS_DMASTATUS__DMA_5__CLEAR
 *
 * @BRIEF        Clear pending event, if any - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define AESS__AESS_DMASTATUS__DMA_5__CLEAR            0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   AESS__AESS_DMASTATUS__DMA_5__PENDING
 *
 * @BRIEF        IRQ event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define AESS__AESS_DMASTATUS__DMA_5__PENDING          0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   AESS__AESS_DMASTATUS__DMA_4__NONE
 *
 * @BRIEF        No event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define AESS__AESS_DMASTATUS__DMA_4__NONE             0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   AESS__AESS_DMASTATUS__DMA_4__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define AESS__AESS_DMASTATUS__DMA_4__NOACTION         0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   AESS__AESS_DMASTATUS__DMA_4__CLEAR
 *
 * @BRIEF        Clear pending event, if any - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define AESS__AESS_DMASTATUS__DMA_4__CLEAR            0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   AESS__AESS_DMASTATUS__DMA_4__PENDING
 *
 * @BRIEF        IRQ event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define AESS__AESS_DMASTATUS__DMA_4__PENDING          0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   AESS__AESS_DMASTATUS__DMA_3__NONE
 *
 * @BRIEF        No event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define AESS__AESS_DMASTATUS__DMA_3__NONE             0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   AESS__AESS_DMASTATUS__DMA_3__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define AESS__AESS_DMASTATUS__DMA_3__NOACTION         0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   AESS__AESS_DMASTATUS__DMA_3__CLEAR
 *
 * @BRIEF        Clear pending event, if any - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define AESS__AESS_DMASTATUS__DMA_3__CLEAR            0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   AESS__AESS_DMASTATUS__DMA_3__PENDING
 *
 * @BRIEF        IRQ event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define AESS__AESS_DMASTATUS__DMA_3__PENDING          0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   AESS__AESS_DMASTATUS__DMA_2__NONE
 *
 * @BRIEF        No event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define AESS__AESS_DMASTATUS__DMA_2__NONE             0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   AESS__AESS_DMASTATUS__DMA_2__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define AESS__AESS_DMASTATUS__DMA_2__NOACTION         0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   AESS__AESS_DMASTATUS__DMA_2__CLEAR
 *
 * @BRIEF        Clear pending event, if any - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define AESS__AESS_DMASTATUS__DMA_2__CLEAR            0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   AESS__AESS_DMASTATUS__DMA_2__PENDING
 *
 * @BRIEF        IRQ event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define AESS__AESS_DMASTATUS__DMA_2__PENDING          0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   AESS__AESS_DMASTATUS__DMA_1__NONE
 *
 * @BRIEF        No event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define AESS__AESS_DMASTATUS__DMA_1__NONE             0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   AESS__AESS_DMASTATUS__DMA_1__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define AESS__AESS_DMASTATUS__DMA_1__NOACTION         0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   AESS__AESS_DMASTATUS__DMA_1__CLEAR
 *
 * @BRIEF        Clear pending event, if any - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define AESS__AESS_DMASTATUS__DMA_1__CLEAR            0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   AESS__AESS_DMASTATUS__DMA_1__PENDING
 *
 * @BRIEF        IRQ event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define AESS__AESS_DMASTATUS__DMA_1__PENDING          0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   AESS__AESS_DMASTATUS__DMA_0__NONE
 *
 * @BRIEF        No event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define AESS__AESS_DMASTATUS__DMA_0__NONE             0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   AESS__AESS_DMASTATUS__DMA_0__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define AESS__AESS_DMASTATUS__DMA_0__NOACTION         0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   AESS__AESS_DMASTATUS__DMA_0__CLEAR
 *
 * @BRIEF        Clear pending event, if any - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define AESS__AESS_DMASTATUS__DMA_0__CLEAR            0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   AESS__AESS_DMASTATUS__DMA_0__PENDING
 *
 * @BRIEF        IRQ event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define AESS__AESS_DMASTATUS__DMA_0__PENDING          0x1ul

#ifdef __cplusplus
}
#endif
#endif                                                     /* __AESS_CRED_H */
