Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Thu Mar 20 00:25:10 2025
| Host         : DESKTOP-N3AMQDS running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file uart_top_timing_summary_routed.rpt -pb uart_top_timing_summary_routed.pb -rpx uart_top_timing_summary_routed.rpx -warn_on_violation
| Design       : uart_top
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.024        0.000                      0                 4789        0.104        0.000                      0                 4789        3.500        0.000                       0                  3199  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.024        0.000                      0                 4789        0.104        0.000                      0                 4789        3.500        0.000                       0                  3199  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.024ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.104ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.024ns  (required time - arrival time)
  Source:                 mp_adder_INST/regB_Q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mp_adder_INST/regResult_reg[508]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.909ns  (logic 1.754ns (29.681%)  route 4.155ns (70.319%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.538ns = ( 13.538 - 8.000 ) 
    Source Clock Delay      (SCD):    6.039ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3198, routed)        1.965     6.039    mp_adder_INST/iClk_IBUF_BUFG
    SLICE_X99Y130        FDRE                                         r  mp_adder_INST/regB_Q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y130        FDRE (Prop_fdre_C_Q)         0.456     6.495 r  mp_adder_INST/regB_Q_reg[3]/Q
                         net (fo=5, routed)           0.808     7.303    mp_adder_INST/regB_Q[3]
    SLICE_X101Y130       LUT2 (Prop_lut2_I1_O)        0.152     7.455 r  mp_adder_INST/regResult[507]_i_7/O
                         net (fo=1, routed)           0.597     8.052    mp_adder_INST/regResult[507]_i_7_n_0
    SLICE_X103Y130       LUT6 (Prop_lut6_I0_O)        0.326     8.378 r  mp_adder_INST/regResult[507]_i_6/O
                         net (fo=1, routed)           0.440     8.818    mp_adder_INST/regResult[507]_i_6_n_0
    SLICE_X101Y130       LUT6 (Prop_lut6_I1_O)        0.124     8.942 r  mp_adder_INST/regResult[507]_i_4/O
                         net (fo=2, routed)           0.511     9.453    mp_adder_INST/regResult[507]_i_4_n_0
    SLICE_X100Y131       LUT5 (Prop_lut5_I0_O)        0.124     9.577 r  mp_adder_INST/regResult[507]_i_3/O
                         net (fo=1, routed)           0.588    10.165    mp_adder_INST/regResult[507]_i_3_n_0
    SLICE_X99Y131        LUT5 (Prop_lut5_I0_O)        0.124    10.289 r  mp_adder_INST/regResult[507]_i_2/O
                         net (fo=2, routed)           0.715    11.004    mp_adder_INST/regResult[507]_i_2_n_0
    SLICE_X102Y131       LUT5 (Prop_lut5_I0_O)        0.117    11.121 r  mp_adder_INST/regResult[509]_i_2/O
                         net (fo=2, routed)           0.496    11.617    mp_adder_INST/regResult[509]_i_2_n_0
    SLICE_X103Y131       LUT3 (Prop_lut3_I0_O)        0.331    11.948 r  mp_adder_INST/regResult[508]_i_1/O
                         net (fo=1, routed)           0.000    11.948    mp_adder_INST/result[12]
    SLICE_X103Y131       FDRE                                         r  mp_adder_INST/regResult_reg[508]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3198, routed)        1.773    13.538    mp_adder_INST/iClk_IBUF_BUFG
    SLICE_X103Y131       FDRE                                         r  mp_adder_INST/regResult_reg[508]/C
                         clock pessimism              0.441    13.979    
                         clock uncertainty           -0.035    13.943    
    SLICE_X103Y131       FDRE (Setup_fdre_C_D)        0.029    13.972    mp_adder_INST/regResult_reg[508]
  -------------------------------------------------------------------
                         required time                         13.972    
                         arrival time                         -11.948    
  -------------------------------------------------------------------
                         slack                                  2.024    

Slack (MET) :             2.044ns  (required time - arrival time)
  Source:                 mp_adder_INST/regB_Q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mp_adder_INST/regResult_reg[509]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.935ns  (logic 1.780ns (29.989%)  route 4.155ns (70.011%))
  Logic Levels:           7  (LUT2=1 LUT5=4 LUT6=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.538ns = ( 13.538 - 8.000 ) 
    Source Clock Delay      (SCD):    6.039ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3198, routed)        1.965     6.039    mp_adder_INST/iClk_IBUF_BUFG
    SLICE_X99Y130        FDRE                                         r  mp_adder_INST/regB_Q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y130        FDRE (Prop_fdre_C_Q)         0.456     6.495 r  mp_adder_INST/regB_Q_reg[3]/Q
                         net (fo=5, routed)           0.808     7.303    mp_adder_INST/regB_Q[3]
    SLICE_X101Y130       LUT2 (Prop_lut2_I1_O)        0.152     7.455 r  mp_adder_INST/regResult[507]_i_7/O
                         net (fo=1, routed)           0.597     8.052    mp_adder_INST/regResult[507]_i_7_n_0
    SLICE_X103Y130       LUT6 (Prop_lut6_I0_O)        0.326     8.378 r  mp_adder_INST/regResult[507]_i_6/O
                         net (fo=1, routed)           0.440     8.818    mp_adder_INST/regResult[507]_i_6_n_0
    SLICE_X101Y130       LUT6 (Prop_lut6_I1_O)        0.124     8.942 r  mp_adder_INST/regResult[507]_i_4/O
                         net (fo=2, routed)           0.511     9.453    mp_adder_INST/regResult[507]_i_4_n_0
    SLICE_X100Y131       LUT5 (Prop_lut5_I0_O)        0.124     9.577 r  mp_adder_INST/regResult[507]_i_3/O
                         net (fo=1, routed)           0.588    10.165    mp_adder_INST/regResult[507]_i_3_n_0
    SLICE_X99Y131        LUT5 (Prop_lut5_I0_O)        0.124    10.289 r  mp_adder_INST/regResult[507]_i_2/O
                         net (fo=2, routed)           0.715    11.004    mp_adder_INST/regResult[507]_i_2_n_0
    SLICE_X102Y131       LUT5 (Prop_lut5_I0_O)        0.117    11.121 r  mp_adder_INST/regResult[509]_i_2/O
                         net (fo=2, routed)           0.496    11.617    mp_adder_INST/regResult[509]_i_2_n_0
    SLICE_X103Y131       LUT5 (Prop_lut5_I2_O)        0.357    11.974 r  mp_adder_INST/regResult[509]_i_1/O
                         net (fo=1, routed)           0.000    11.974    mp_adder_INST/result[13]
    SLICE_X103Y131       FDRE                                         r  mp_adder_INST/regResult_reg[509]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3198, routed)        1.773    13.538    mp_adder_INST/iClk_IBUF_BUFG
    SLICE_X103Y131       FDRE                                         r  mp_adder_INST/regResult_reg[509]/C
                         clock pessimism              0.441    13.979    
                         clock uncertainty           -0.035    13.943    
    SLICE_X103Y131       FDRE (Setup_fdre_C_D)        0.075    14.018    mp_adder_INST/regResult_reg[509]
  -------------------------------------------------------------------
                         required time                         14.018    
                         arrival time                         -11.974    
  -------------------------------------------------------------------
                         slack                                  2.044    

Slack (MET) :             2.139ns  (required time - arrival time)
  Source:                 mp_adder_INST/regB_Q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mp_adder_INST/regResult_reg[510]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.758ns  (logic 1.554ns (26.987%)  route 4.204ns (73.013%))
  Logic Levels:           7  (LUT2=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.540ns = ( 13.540 - 8.000 ) 
    Source Clock Delay      (SCD):    6.039ns
    Clock Pessimism Removal (CPR):    0.479ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3198, routed)        1.965     6.039    mp_adder_INST/iClk_IBUF_BUFG
    SLICE_X99Y130        FDRE                                         r  mp_adder_INST/regB_Q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y130        FDRE (Prop_fdre_C_Q)         0.456     6.495 r  mp_adder_INST/regB_Q_reg[3]/Q
                         net (fo=5, routed)           0.808     7.303    mp_adder_INST/regB_Q[3]
    SLICE_X101Y130       LUT2 (Prop_lut2_I1_O)        0.152     7.455 r  mp_adder_INST/regResult[507]_i_7/O
                         net (fo=1, routed)           0.597     8.052    mp_adder_INST/regResult[507]_i_7_n_0
    SLICE_X103Y130       LUT6 (Prop_lut6_I0_O)        0.326     8.378 r  mp_adder_INST/regResult[507]_i_6/O
                         net (fo=1, routed)           0.440     8.818    mp_adder_INST/regResult[507]_i_6_n_0
    SLICE_X101Y130       LUT6 (Prop_lut6_I1_O)        0.124     8.942 r  mp_adder_INST/regResult[507]_i_4/O
                         net (fo=2, routed)           0.599     9.541    mp_adder_INST/regResult[507]_i_4_n_0
    SLICE_X100Y131       LUT6 (Prop_lut6_I5_O)        0.124     9.665 r  mp_adder_INST/regResult[511]_i_7/O
                         net (fo=1, routed)           0.282     9.947    mp_adder_INST/regResult[511]_i_7_n_0
    SLICE_X99Y131        LUT6 (Prop_lut6_I1_O)        0.124    10.071 r  mp_adder_INST/regResult[511]_i_5/O
                         net (fo=2, routed)           0.452    10.524    mp_adder_INST/regResult[511]_i_5_n_0
    SLICE_X103Y131       LUT5 (Prop_lut5_I0_O)        0.124    10.648 r  mp_adder_INST/regResult[510]_i_2/O
                         net (fo=1, routed)           0.405    11.053    mp_adder_INST/regResult[510]_i_2_n_0
    SLICE_X103Y132       LUT5 (Prop_lut5_I2_O)        0.124    11.177 r  mp_adder_INST/regResult[510]_i_1/O
                         net (fo=1, routed)           0.620    11.797    mp_adder_INST/result[14]
    SLICE_X101Y133       FDRE                                         r  mp_adder_INST/regResult_reg[510]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3198, routed)        1.775    13.540    mp_adder_INST/iClk_IBUF_BUFG
    SLICE_X101Y133       FDRE                                         r  mp_adder_INST/regResult_reg[510]/C
                         clock pessimism              0.479    14.019    
                         clock uncertainty           -0.035    13.983    
    SLICE_X101Y133       FDRE (Setup_fdre_C_D)       -0.047    13.936    mp_adder_INST/regResult_reg[510]
  -------------------------------------------------------------------
                         required time                         13.936    
                         arrival time                         -11.797    
  -------------------------------------------------------------------
                         slack                                  2.139    

Slack (MET) :             2.178ns  (required time - arrival time)
  Source:                 mp_adder_INST/regB_Q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mp_adder_INST/regResult_reg[507]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.699ns  (logic 1.430ns (25.092%)  route 4.269ns (74.908%))
  Logic Levels:           6  (LUT2=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.538ns = ( 13.538 - 8.000 ) 
    Source Clock Delay      (SCD):    6.039ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3198, routed)        1.965     6.039    mp_adder_INST/iClk_IBUF_BUFG
    SLICE_X99Y130        FDRE                                         r  mp_adder_INST/regB_Q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y130        FDRE (Prop_fdre_C_Q)         0.456     6.495 r  mp_adder_INST/regB_Q_reg[3]/Q
                         net (fo=5, routed)           0.808     7.303    mp_adder_INST/regB_Q[3]
    SLICE_X101Y130       LUT2 (Prop_lut2_I1_O)        0.152     7.455 r  mp_adder_INST/regResult[507]_i_7/O
                         net (fo=1, routed)           0.597     8.052    mp_adder_INST/regResult[507]_i_7_n_0
    SLICE_X103Y130       LUT6 (Prop_lut6_I0_O)        0.326     8.378 r  mp_adder_INST/regResult[507]_i_6/O
                         net (fo=1, routed)           0.440     8.818    mp_adder_INST/regResult[507]_i_6_n_0
    SLICE_X101Y130       LUT6 (Prop_lut6_I1_O)        0.124     8.942 r  mp_adder_INST/regResult[507]_i_4/O
                         net (fo=2, routed)           0.511     9.453    mp_adder_INST/regResult[507]_i_4_n_0
    SLICE_X100Y131       LUT5 (Prop_lut5_I0_O)        0.124     9.577 r  mp_adder_INST/regResult[507]_i_3/O
                         net (fo=1, routed)           0.588    10.165    mp_adder_INST/regResult[507]_i_3_n_0
    SLICE_X99Y131        LUT5 (Prop_lut5_I0_O)        0.124    10.289 r  mp_adder_INST/regResult[507]_i_2/O
                         net (fo=2, routed)           0.715    11.004    mp_adder_INST/regResult[507]_i_2_n_0
    SLICE_X102Y131       LUT5 (Prop_lut5_I2_O)        0.124    11.128 r  mp_adder_INST/regResult[507]_i_1/O
                         net (fo=1, routed)           0.610    11.738    mp_adder_INST/result[11]
    SLICE_X102Y131       FDRE                                         r  mp_adder_INST/regResult_reg[507]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3198, routed)        1.773    13.538    mp_adder_INST/iClk_IBUF_BUFG
    SLICE_X102Y131       FDRE                                         r  mp_adder_INST/regResult_reg[507]/C
                         clock pessimism              0.441    13.979    
                         clock uncertainty           -0.035    13.943    
    SLICE_X102Y131       FDRE (Setup_fdre_C_D)       -0.028    13.915    mp_adder_INST/regResult_reg[507]
  -------------------------------------------------------------------
                         required time                         13.915    
                         arrival time                         -11.738    
  -------------------------------------------------------------------
                         slack                                  2.178    

Slack (MET) :             2.291ns  (required time - arrival time)
  Source:                 mp_adder_INST/FSM_sequential_rFSM_current_reg[1]_rep__7/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mp_adder_INST/regResult_reg[505]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.654ns  (logic 2.015ns (35.639%)  route 3.639ns (64.361%))
  Logic Levels:           6  (LUT3=1 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.539ns = ( 13.539 - 8.000 ) 
    Source Clock Delay      (SCD):    6.031ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3198, routed)        1.957     6.031    mp_adder_INST/iClk_IBUF_BUFG
    SLICE_X102Y124       FDRE                                         r  mp_adder_INST/FSM_sequential_rFSM_current_reg[1]_rep__7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y124       FDRE (Prop_fdre_C_Q)         0.478     6.509 r  mp_adder_INST/FSM_sequential_rFSM_current_reg[1]_rep__7/Q
                         net (fo=100, routed)         0.958     7.467    mp_adder_INST/FSM_sequential_rFSM_current_reg[1]_rep__7_n_0
    SLICE_X102Y129       LUT6 (Prop_lut6_I1_O)        0.301     7.768 r  mp_adder_INST/regResult[498]_i_2/O
                         net (fo=4, routed)           0.659     8.427    mp_adder_INST/regResult[498]_i_2_n_0
    SLICE_X103Y130       LUT5 (Prop_lut5_I0_O)        0.124     8.551 r  mp_adder_INST/regResult[500]_i_2/O
                         net (fo=3, routed)           0.565     9.116    mp_adder_INST/regResult[500]_i_2_n_0
    SLICE_X101Y130       LUT5 (Prop_lut5_I0_O)        0.119     9.235 r  mp_adder_INST/regResult[502]_i_2/O
                         net (fo=3, routed)           0.490     9.726    mp_adder_INST/regResult[502]_i_2_n_0
    SLICE_X100Y131       LUT5 (Prop_lut5_I0_O)        0.325    10.051 r  mp_adder_INST/regResult[504]_i_2/O
                         net (fo=3, routed)           0.557    10.608    mp_adder_INST/regResult[504]_i_2_n_0
    SLICE_X99Y131        LUT5 (Prop_lut5_I0_O)        0.342    10.950 r  mp_adder_INST/regResult[506]_i_2/O
                         net (fo=2, routed)           0.409    11.359    mp_adder_INST/regResult[506]_i_2_n_0
    SLICE_X99Y132        LUT3 (Prop_lut3_I0_O)        0.326    11.685 r  mp_adder_INST/regResult[505]_i_1/O
                         net (fo=1, routed)           0.000    11.685    mp_adder_INST/result[9]
    SLICE_X99Y132        FDRE                                         r  mp_adder_INST/regResult_reg[505]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3198, routed)        1.774    13.539    mp_adder_INST/iClk_IBUF_BUFG
    SLICE_X99Y132        FDRE                                         r  mp_adder_INST/regResult_reg[505]/C
                         clock pessimism              0.441    13.980    
                         clock uncertainty           -0.035    13.944    
    SLICE_X99Y132        FDRE (Setup_fdre_C_D)        0.031    13.975    mp_adder_INST/regResult_reg[505]
  -------------------------------------------------------------------
                         required time                         13.975    
                         arrival time                         -11.685    
  -------------------------------------------------------------------
                         slack                                  2.291    

Slack (MET) :             2.340ns  (required time - arrival time)
  Source:                 mp_adder_INST/FSM_sequential_rFSM_current_reg[1]_rep__7/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mp_adder_INST/regResult_reg[506]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.649ns  (logic 2.010ns (35.582%)  route 3.639ns (64.418%))
  Logic Levels:           6  (LUT5=5 LUT6=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.539ns = ( 13.539 - 8.000 ) 
    Source Clock Delay      (SCD):    6.031ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3198, routed)        1.957     6.031    mp_adder_INST/iClk_IBUF_BUFG
    SLICE_X102Y124       FDRE                                         r  mp_adder_INST/FSM_sequential_rFSM_current_reg[1]_rep__7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y124       FDRE (Prop_fdre_C_Q)         0.478     6.509 r  mp_adder_INST/FSM_sequential_rFSM_current_reg[1]_rep__7/Q
                         net (fo=100, routed)         0.958     7.467    mp_adder_INST/FSM_sequential_rFSM_current_reg[1]_rep__7_n_0
    SLICE_X102Y129       LUT6 (Prop_lut6_I1_O)        0.301     7.768 r  mp_adder_INST/regResult[498]_i_2/O
                         net (fo=4, routed)           0.659     8.427    mp_adder_INST/regResult[498]_i_2_n_0
    SLICE_X103Y130       LUT5 (Prop_lut5_I0_O)        0.124     8.551 r  mp_adder_INST/regResult[500]_i_2/O
                         net (fo=3, routed)           0.565     9.116    mp_adder_INST/regResult[500]_i_2_n_0
    SLICE_X101Y130       LUT5 (Prop_lut5_I0_O)        0.119     9.235 r  mp_adder_INST/regResult[502]_i_2/O
                         net (fo=3, routed)           0.490     9.726    mp_adder_INST/regResult[502]_i_2_n_0
    SLICE_X100Y131       LUT5 (Prop_lut5_I0_O)        0.325    10.051 r  mp_adder_INST/regResult[504]_i_2/O
                         net (fo=3, routed)           0.557    10.608    mp_adder_INST/regResult[504]_i_2_n_0
    SLICE_X99Y131        LUT5 (Prop_lut5_I0_O)        0.342    10.950 r  mp_adder_INST/regResult[506]_i_2/O
                         net (fo=2, routed)           0.409    11.359    mp_adder_INST/regResult[506]_i_2_n_0
    SLICE_X99Y132        LUT5 (Prop_lut5_I2_O)        0.321    11.680 r  mp_adder_INST/regResult[506]_i_1/O
                         net (fo=1, routed)           0.000    11.680    mp_adder_INST/result[10]
    SLICE_X99Y132        FDRE                                         r  mp_adder_INST/regResult_reg[506]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3198, routed)        1.774    13.539    mp_adder_INST/iClk_IBUF_BUFG
    SLICE_X99Y132        FDRE                                         r  mp_adder_INST/regResult_reg[506]/C
                         clock pessimism              0.441    13.980    
                         clock uncertainty           -0.035    13.944    
    SLICE_X99Y132        FDRE (Setup_fdre_C_D)        0.075    14.019    mp_adder_INST/regResult_reg[506]
  -------------------------------------------------------------------
                         required time                         14.019    
                         arrival time                         -11.680    
  -------------------------------------------------------------------
                         slack                                  2.340    

Slack (MET) :             2.610ns  (required time - arrival time)
  Source:                 mp_adder_INST/FSM_sequential_rFSM_current_reg[1]_rep__7/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mp_adder_INST/regResult_reg[504]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.256ns  (logic 1.695ns (32.247%)  route 3.561ns (67.753%))
  Logic Levels:           5  (LUT5=4 LUT6=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.539ns = ( 13.539 - 8.000 ) 
    Source Clock Delay      (SCD):    6.031ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3198, routed)        1.957     6.031    mp_adder_INST/iClk_IBUF_BUFG
    SLICE_X102Y124       FDRE                                         r  mp_adder_INST/FSM_sequential_rFSM_current_reg[1]_rep__7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y124       FDRE (Prop_fdre_C_Q)         0.478     6.509 r  mp_adder_INST/FSM_sequential_rFSM_current_reg[1]_rep__7/Q
                         net (fo=100, routed)         0.958     7.467    mp_adder_INST/FSM_sequential_rFSM_current_reg[1]_rep__7_n_0
    SLICE_X102Y129       LUT6 (Prop_lut6_I1_O)        0.301     7.768 r  mp_adder_INST/regResult[498]_i_2/O
                         net (fo=4, routed)           0.659     8.427    mp_adder_INST/regResult[498]_i_2_n_0
    SLICE_X103Y130       LUT5 (Prop_lut5_I0_O)        0.124     8.551 r  mp_adder_INST/regResult[500]_i_2/O
                         net (fo=3, routed)           0.565     9.116    mp_adder_INST/regResult[500]_i_2_n_0
    SLICE_X101Y130       LUT5 (Prop_lut5_I0_O)        0.119     9.235 r  mp_adder_INST/regResult[502]_i_2/O
                         net (fo=3, routed)           0.490     9.726    mp_adder_INST/regResult[502]_i_2_n_0
    SLICE_X100Y131       LUT5 (Prop_lut5_I0_O)        0.325    10.051 r  mp_adder_INST/regResult[504]_i_2/O
                         net (fo=3, routed)           0.557    10.608    mp_adder_INST/regResult[504]_i_2_n_0
    SLICE_X99Y131        LUT5 (Prop_lut5_I2_O)        0.348    10.956 r  mp_adder_INST/regResult[504]_i_1/O
                         net (fo=1, routed)           0.331    11.287    mp_adder_INST/result[8]
    SLICE_X99Y132        FDRE                                         r  mp_adder_INST/regResult_reg[504]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3198, routed)        1.774    13.539    mp_adder_INST/iClk_IBUF_BUFG
    SLICE_X99Y132        FDRE                                         r  mp_adder_INST/regResult_reg[504]/C
                         clock pessimism              0.441    13.980    
                         clock uncertainty           -0.035    13.944    
    SLICE_X99Y132        FDRE (Setup_fdre_C_D)       -0.047    13.897    mp_adder_INST/regResult_reg[504]
  -------------------------------------------------------------------
                         required time                         13.897    
                         arrival time                         -11.287    
  -------------------------------------------------------------------
                         slack                                  2.610    

Slack (MET) :             2.640ns  (required time - arrival time)
  Source:                 mp_adder_INST/regB_Q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mp_adder_INST/regCout_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.296ns  (logic 1.554ns (29.345%)  route 3.742ns (70.655%))
  Logic Levels:           7  (LUT2=1 LUT6=6)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.540ns = ( 13.540 - 8.000 ) 
    Source Clock Delay      (SCD):    6.039ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3198, routed)        1.965     6.039    mp_adder_INST/iClk_IBUF_BUFG
    SLICE_X99Y130        FDRE                                         r  mp_adder_INST/regB_Q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y130        FDRE (Prop_fdre_C_Q)         0.456     6.495 r  mp_adder_INST/regB_Q_reg[3]/Q
                         net (fo=5, routed)           0.808     7.303    mp_adder_INST/regB_Q[3]
    SLICE_X101Y130       LUT2 (Prop_lut2_I1_O)        0.152     7.455 r  mp_adder_INST/regResult[507]_i_7/O
                         net (fo=1, routed)           0.597     8.052    mp_adder_INST/regResult[507]_i_7_n_0
    SLICE_X103Y130       LUT6 (Prop_lut6_I0_O)        0.326     8.378 r  mp_adder_INST/regResult[507]_i_6/O
                         net (fo=1, routed)           0.440     8.818    mp_adder_INST/regResult[507]_i_6_n_0
    SLICE_X101Y130       LUT6 (Prop_lut6_I1_O)        0.124     8.942 r  mp_adder_INST/regResult[507]_i_4/O
                         net (fo=2, routed)           0.599     9.541    mp_adder_INST/regResult[507]_i_4_n_0
    SLICE_X100Y131       LUT6 (Prop_lut6_I5_O)        0.124     9.665 r  mp_adder_INST/regResult[511]_i_7/O
                         net (fo=1, routed)           0.282     9.947    mp_adder_INST/regResult[511]_i_7_n_0
    SLICE_X99Y131        LUT6 (Prop_lut6_I1_O)        0.124    10.071 r  mp_adder_INST/regResult[511]_i_5/O
                         net (fo=2, routed)           0.568    10.640    mp_adder_INST/regResult[511]_i_5_n_0
    SLICE_X103Y131       LUT6 (Prop_lut6_I5_O)        0.124    10.764 r  mp_adder_INST/regResult[511]_i_2/O
                         net (fo=2, routed)           0.447    11.210    mp_adder_INST/regResult[511]_i_2_n_0
    SLICE_X103Y132       LUT6 (Prop_lut6_I1_O)        0.124    11.334 r  mp_adder_INST/regCout_i_1/O
                         net (fo=1, routed)           0.000    11.334    mp_adder_INST/carry_out
    SLICE_X103Y132       FDRE                                         r  mp_adder_INST/regCout_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3198, routed)        1.775    13.540    mp_adder_INST/iClk_IBUF_BUFG
    SLICE_X103Y132       FDRE                                         r  mp_adder_INST/regCout_reg/C
                         clock pessimism              0.441    13.981    
                         clock uncertainty           -0.035    13.945    
    SLICE_X103Y132       FDRE (Setup_fdre_C_D)        0.029    13.974    mp_adder_INST/regCout_reg
  -------------------------------------------------------------------
                         required time                         13.974    
                         arrival time                         -11.334    
  -------------------------------------------------------------------
                         slack                                  2.640    

Slack (MET) :             2.786ns  (required time - arrival time)
  Source:                 mp_adder_INST/regB_Q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mp_adder_INST/regResult_reg[511]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.152ns  (logic 1.554ns (30.164%)  route 3.598ns (69.836%))
  Logic Levels:           7  (LUT2=1 LUT6=6)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.540ns = ( 13.540 - 8.000 ) 
    Source Clock Delay      (SCD):    6.039ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3198, routed)        1.965     6.039    mp_adder_INST/iClk_IBUF_BUFG
    SLICE_X99Y130        FDRE                                         r  mp_adder_INST/regB_Q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y130        FDRE (Prop_fdre_C_Q)         0.456     6.495 r  mp_adder_INST/regB_Q_reg[3]/Q
                         net (fo=5, routed)           0.808     7.303    mp_adder_INST/regB_Q[3]
    SLICE_X101Y130       LUT2 (Prop_lut2_I1_O)        0.152     7.455 r  mp_adder_INST/regResult[507]_i_7/O
                         net (fo=1, routed)           0.597     8.052    mp_adder_INST/regResult[507]_i_7_n_0
    SLICE_X103Y130       LUT6 (Prop_lut6_I0_O)        0.326     8.378 r  mp_adder_INST/regResult[507]_i_6/O
                         net (fo=1, routed)           0.440     8.818    mp_adder_INST/regResult[507]_i_6_n_0
    SLICE_X101Y130       LUT6 (Prop_lut6_I1_O)        0.124     8.942 r  mp_adder_INST/regResult[507]_i_4/O
                         net (fo=2, routed)           0.599     9.541    mp_adder_INST/regResult[507]_i_4_n_0
    SLICE_X100Y131       LUT6 (Prop_lut6_I5_O)        0.124     9.665 r  mp_adder_INST/regResult[511]_i_7/O
                         net (fo=1, routed)           0.282     9.947    mp_adder_INST/regResult[511]_i_7_n_0
    SLICE_X99Y131        LUT6 (Prop_lut6_I1_O)        0.124    10.071 r  mp_adder_INST/regResult[511]_i_5/O
                         net (fo=2, routed)           0.568    10.640    mp_adder_INST/regResult[511]_i_5_n_0
    SLICE_X103Y131       LUT6 (Prop_lut6_I5_O)        0.124    10.764 r  mp_adder_INST/regResult[511]_i_2/O
                         net (fo=2, routed)           0.303    11.066    mp_adder_INST/regResult[511]_i_2_n_0
    SLICE_X103Y132       LUT6 (Prop_lut6_I2_O)        0.124    11.190 r  mp_adder_INST/regResult[511]_i_1/O
                         net (fo=1, routed)           0.000    11.190    mp_adder_INST/result[15]
    SLICE_X103Y132       FDRE                                         r  mp_adder_INST/regResult_reg[511]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3198, routed)        1.775    13.540    mp_adder_INST/iClk_IBUF_BUFG
    SLICE_X103Y132       FDRE                                         r  mp_adder_INST/regResult_reg[511]/C
                         clock pessimism              0.441    13.981    
                         clock uncertainty           -0.035    13.945    
    SLICE_X103Y132       FDRE (Setup_fdre_C_D)        0.031    13.976    mp_adder_INST/regResult_reg[511]
  -------------------------------------------------------------------
                         required time                         13.976    
                         arrival time                         -11.190    
  -------------------------------------------------------------------
                         slack                                  2.786    

Slack (MET) :             3.040ns  (required time - arrival time)
  Source:                 mp_adder_INST/FSM_sequential_rFSM_current_reg[2]_rep__7/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mp_adder_INST/regB_Q_reg[143]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.834ns  (logic 0.773ns (15.992%)  route 4.061ns (84.008%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.471ns = ( 13.471 - 8.000 ) 
    Source Clock Delay      (SCD):    6.034ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3198, routed)        1.960     6.034    mp_adder_INST/iClk_IBUF_BUFG
    SLICE_X98Y127        FDRE                                         r  mp_adder_INST/FSM_sequential_rFSM_current_reg[2]_rep__7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y127        FDRE (Prop_fdre_C_Q)         0.478     6.512 r  mp_adder_INST/FSM_sequential_rFSM_current_reg[2]_rep__7/Q
                         net (fo=118, routed)         4.061    10.572    mp_adder_INST/FSM_sequential_rFSM_current_reg[2]_rep__7_n_0
    SLICE_X88Y127        LUT5 (Prop_lut5_I1_O)        0.295    10.867 r  mp_adder_INST/regB_Q[143]_i_1/O
                         net (fo=1, routed)           0.000    10.867    mp_adder_INST/muxB_Out[143]
    SLICE_X88Y127        FDRE                                         r  mp_adder_INST/regB_Q_reg[143]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3198, routed)        1.706    13.471    mp_adder_INST/iClk_IBUF_BUFG
    SLICE_X88Y127        FDRE                                         r  mp_adder_INST/regB_Q_reg[143]/C
                         clock pessimism              0.441    13.912    
                         clock uncertainty           -0.035    13.876    
    SLICE_X88Y127        FDRE (Setup_fdre_C_D)        0.031    13.907    mp_adder_INST/regB_Q_reg[143]
  -------------------------------------------------------------------
                         required time                         13.907    
                         arrival time                         -10.867    
  -------------------------------------------------------------------
                         slack                                  3.040    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 mp_adder_INST/regB_Q_reg[184]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mp_adder_INST/regB_Q_reg[168]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.186ns (78.117%)  route 0.052ns (21.883%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.291ns
    Source Clock Delay      (SCD):    1.765ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3198, routed)        0.678     1.765    mp_adder_INST/iClk_IBUF_BUFG
    SLICE_X99Y126        FDRE                                         r  mp_adder_INST/regB_Q_reg[184]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y126        FDRE (Prop_fdre_C_Q)         0.141     1.906 r  mp_adder_INST/regB_Q_reg[184]/Q
                         net (fo=1, routed)           0.052     1.958    mp_adder_INST/regB_Q__0[184]
    SLICE_X98Y126        LUT5 (Prop_lut5_I4_O)        0.045     2.003 r  mp_adder_INST/regB_Q[168]_i_1/O
                         net (fo=1, routed)           0.000     2.003    mp_adder_INST/muxB_Out[168]
    SLICE_X98Y126        FDRE                                         r  mp_adder_INST/regB_Q_reg[168]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3198, routed)        0.949     2.291    mp_adder_INST/iClk_IBUF_BUFG
    SLICE_X98Y126        FDRE                                         r  mp_adder_INST/regB_Q_reg[168]/C
                         clock pessimism             -0.514     1.778    
    SLICE_X98Y126        FDRE (Hold_fdre_C_D)         0.121     1.899    mp_adder_INST/regB_Q_reg[168]
  -------------------------------------------------------------------
                         required time                         -1.899    
                         arrival time                           2.003    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 mp_adder_INST/regB_Q_reg[454]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mp_adder_INST/regB_Q_reg[438]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.299ns
    Source Clock Delay      (SCD):    1.772ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3198, routed)        0.685     1.772    mp_adder_INST/iClk_IBUF_BUFG
    SLICE_X99Y116        FDRE                                         r  mp_adder_INST/regB_Q_reg[454]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y116        FDRE (Prop_fdre_C_Q)         0.141     1.913 r  mp_adder_INST/regB_Q_reg[454]/Q
                         net (fo=1, routed)           0.054     1.967    mp_adder_INST/regB_Q__0[454]
    SLICE_X98Y116        LUT5 (Prop_lut5_I4_O)        0.045     2.012 r  mp_adder_INST/regB_Q[438]_i_1/O
                         net (fo=1, routed)           0.000     2.012    mp_adder_INST/muxB_Out[438]
    SLICE_X98Y116        FDRE                                         r  mp_adder_INST/regB_Q_reg[438]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3198, routed)        0.957     2.299    mp_adder_INST/iClk_IBUF_BUFG
    SLICE_X98Y116        FDRE                                         r  mp_adder_INST/regB_Q_reg[438]/C
                         clock pessimism             -0.515     1.785    
    SLICE_X98Y116        FDRE (Hold_fdre_C_D)         0.121     1.906    mp_adder_INST/regB_Q_reg[438]
  -------------------------------------------------------------------
                         required time                         -1.906    
                         arrival time                           2.012    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 rRes_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rRes_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.333ns
    Source Clock Delay      (SCD):    1.804ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3198, routed)        0.717     1.804    iClk_IBUF_BUFG
    SLICE_X109Y143       FDRE                                         r  rRes_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y143       FDRE (Prop_fdre_C_Q)         0.141     1.945 r  rRes_reg[6]/Q
                         net (fo=1, routed)           0.054     1.999    mp_adder_INST/rRes_reg[14]
    SLICE_X108Y143       LUT4 (Prop_lut4_I1_O)        0.045     2.044 r  mp_adder_INST/rRes[14]_i_1/O
                         net (fo=1, routed)           0.000     2.044    rRes[14]
    SLICE_X108Y143       FDRE                                         r  rRes_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3198, routed)        0.991     2.333    iClk_IBUF_BUFG
    SLICE_X108Y143       FDRE                                         r  rRes_reg[14]/C
                         clock pessimism             -0.517     1.817    
    SLICE_X108Y143       FDRE (Hold_fdre_C_D)         0.121     1.938    rRes_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.938    
                         arrival time                           2.044    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 rRes_reg[98]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rRes_reg[106]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.826%)  route 0.056ns (23.173%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.305ns
    Source Clock Delay      (SCD):    1.775ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3198, routed)        0.688     1.775    iClk_IBUF_BUFG
    SLICE_X105Y139       FDRE                                         r  rRes_reg[98]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y139       FDRE (Prop_fdre_C_Q)         0.141     1.916 r  rRes_reg[98]/Q
                         net (fo=1, routed)           0.056     1.972    mp_adder_INST/Q[90]
    SLICE_X104Y139       LUT4 (Prop_lut4_I1_O)        0.045     2.017 r  mp_adder_INST/rRes[106]_i_1/O
                         net (fo=1, routed)           0.000     2.017    rRes[106]
    SLICE_X104Y139       FDRE                                         r  rRes_reg[106]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3198, routed)        0.963     2.305    iClk_IBUF_BUFG
    SLICE_X104Y139       FDRE                                         r  rRes_reg[106]/C
                         clock pessimism             -0.518     1.788    
    SLICE_X104Y139       FDRE (Hold_fdre_C_D)         0.120     1.908    rRes_reg[106]
  -------------------------------------------------------------------
                         required time                         -1.908    
                         arrival time                           2.017    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 rRes_reg[153]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rRes_reg[161]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.826%)  route 0.056ns (23.173%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.306ns
    Source Clock Delay      (SCD):    1.777ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3198, routed)        0.690     1.777    iClk_IBUF_BUFG
    SLICE_X101Y143       FDRE                                         r  rRes_reg[153]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y143       FDRE (Prop_fdre_C_Q)         0.141     1.918 r  rRes_reg[153]/Q
                         net (fo=1, routed)           0.056     1.974    mp_adder_INST/Q[145]
    SLICE_X100Y143       LUT4 (Prop_lut4_I1_O)        0.045     2.019 r  mp_adder_INST/rRes[161]_i_1/O
                         net (fo=1, routed)           0.000     2.019    rRes[161]
    SLICE_X100Y143       FDRE                                         r  rRes_reg[161]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3198, routed)        0.964     2.306    iClk_IBUF_BUFG
    SLICE_X100Y143       FDRE                                         r  rRes_reg[161]/C
                         clock pessimism             -0.517     1.790    
    SLICE_X100Y143       FDRE (Hold_fdre_C_D)         0.120     1.910    rRes_reg[161]
  -------------------------------------------------------------------
                         required time                         -1.910    
                         arrival time                           2.019    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 rB_reg[174]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mp_adder_INST/regB_Q_reg[174]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.186ns (74.329%)  route 0.064ns (25.671%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.289ns
    Source Clock Delay      (SCD):    1.763ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3198, routed)        0.676     1.763    iClk_IBUF_BUFG
    SLICE_X93Y126        FDRE                                         r  rB_reg[174]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y126        FDRE (Prop_fdre_C_Q)         0.141     1.904 r  rB_reg[174]/Q
                         net (fo=2, routed)           0.064     1.968    mp_adder_INST/regB_Q_reg[511]_0[174]
    SLICE_X92Y126        LUT5 (Prop_lut5_I3_O)        0.045     2.013 r  mp_adder_INST/regB_Q[174]_i_1/O
                         net (fo=1, routed)           0.000     2.013    mp_adder_INST/muxB_Out[174]
    SLICE_X92Y126        FDRE                                         r  mp_adder_INST/regB_Q_reg[174]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3198, routed)        0.947     2.289    mp_adder_INST/iClk_IBUF_BUFG
    SLICE_X92Y126        FDRE                                         r  mp_adder_INST/regB_Q_reg[174]/C
                         clock pessimism             -0.514     1.776    
    SLICE_X92Y126        FDRE (Hold_fdre_C_D)         0.121     1.897    mp_adder_INST/regB_Q_reg[174]
  -------------------------------------------------------------------
                         required time                         -1.897    
                         arrival time                           2.013    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 rA_reg[407]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mp_adder_INST/regA_Q_reg[407]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.186ns (74.310%)  route 0.064ns (25.690%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.328ns
    Source Clock Delay      (SCD):    1.800ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3198, routed)        0.713     1.800    iClk_IBUF_BUFG
    SLICE_X109Y114       FDRE                                         r  rA_reg[407]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y114       FDRE (Prop_fdre_C_Q)         0.141     1.941 r  rA_reg[407]/Q
                         net (fo=2, routed)           0.064     2.005    mp_adder_INST/regA_Q_reg[511]_0[407]
    SLICE_X108Y114       LUT5 (Prop_lut5_I3_O)        0.045     2.050 r  mp_adder_INST/regA_Q[407]_i_1/O
                         net (fo=1, routed)           0.000     2.050    mp_adder_INST/muxA_Out[407]
    SLICE_X108Y114       FDRE                                         r  mp_adder_INST/regA_Q_reg[407]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3198, routed)        0.986     2.328    mp_adder_INST/iClk_IBUF_BUFG
    SLICE_X108Y114       FDRE                                         r  mp_adder_INST/regA_Q_reg[407]/C
                         clock pessimism             -0.516     1.813    
    SLICE_X108Y114       FDRE (Hold_fdre_C_D)         0.121     1.934    mp_adder_INST/regA_Q_reg[407]
  -------------------------------------------------------------------
                         required time                         -1.934    
                         arrival time                           2.050    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 rB_reg[66]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mp_adder_INST/regB_Q_reg[66]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.186ns (74.310%)  route 0.064ns (25.690%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.294ns
    Source Clock Delay      (SCD):    1.767ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3198, routed)        0.680     1.767    iClk_IBUF_BUFG
    SLICE_X95Y129        FDRE                                         r  rB_reg[66]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y129        FDRE (Prop_fdre_C_Q)         0.141     1.908 r  rB_reg[66]/Q
                         net (fo=2, routed)           0.064     1.972    mp_adder_INST/regB_Q_reg[511]_0[66]
    SLICE_X94Y129        LUT5 (Prop_lut5_I3_O)        0.045     2.017 r  mp_adder_INST/regB_Q[66]_i_1/O
                         net (fo=1, routed)           0.000     2.017    mp_adder_INST/muxB_Out[66]
    SLICE_X94Y129        FDRE                                         r  mp_adder_INST/regB_Q_reg[66]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3198, routed)        0.952     2.294    mp_adder_INST/iClk_IBUF_BUFG
    SLICE_X94Y129        FDRE                                         r  mp_adder_INST/regB_Q_reg[66]/C
                         clock pessimism             -0.515     1.780    
    SLICE_X94Y129        FDRE (Hold_fdre_C_D)         0.121     1.901    mp_adder_INST/regB_Q_reg[66]
  -------------------------------------------------------------------
                         required time                         -1.901    
                         arrival time                           2.017    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 rA_reg[307]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mp_adder_INST/regA_Q_reg[307]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.103%)  route 0.065ns (25.897%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.301ns
    Source Clock Delay      (SCD):    1.773ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3198, routed)        0.686     1.773    iClk_IBUF_BUFG
    SLICE_X103Y114       FDRE                                         r  rA_reg[307]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y114       FDRE (Prop_fdre_C_Q)         0.141     1.914 r  rA_reg[307]/Q
                         net (fo=2, routed)           0.065     1.979    mp_adder_INST/regA_Q_reg[511]_0[307]
    SLICE_X102Y114       LUT5 (Prop_lut5_I3_O)        0.045     2.024 r  mp_adder_INST/regA_Q[307]_i_1/O
                         net (fo=1, routed)           0.000     2.024    mp_adder_INST/muxA_Out[307]
    SLICE_X102Y114       FDRE                                         r  mp_adder_INST/regA_Q_reg[307]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3198, routed)        0.959     2.301    mp_adder_INST/iClk_IBUF_BUFG
    SLICE_X102Y114       FDRE                                         r  mp_adder_INST/regA_Q_reg[307]/C
                         clock pessimism             -0.516     1.786    
    SLICE_X102Y114       FDRE (Hold_fdre_C_D)         0.121     1.907    mp_adder_INST/regA_Q_reg[307]
  -------------------------------------------------------------------
                         required time                         -1.907    
                         arrival time                           2.024    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 rB_reg[121]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mp_adder_INST/regB_Q_reg[121]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.103%)  route 0.065ns (25.897%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.292ns
    Source Clock Delay      (SCD):    1.766ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3198, routed)        0.679     1.766    iClk_IBUF_BUFG
    SLICE_X97Y127        FDRE                                         r  rB_reg[121]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y127        FDRE (Prop_fdre_C_Q)         0.141     1.907 r  rB_reg[121]/Q
                         net (fo=2, routed)           0.065     1.972    mp_adder_INST/regB_Q_reg[511]_0[121]
    SLICE_X96Y127        LUT5 (Prop_lut5_I3_O)        0.045     2.017 r  mp_adder_INST/regB_Q[121]_i_1/O
                         net (fo=1, routed)           0.000     2.017    mp_adder_INST/muxB_Out[121]
    SLICE_X96Y127        FDRE                                         r  mp_adder_INST/regB_Q_reg[121]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3198, routed)        0.950     2.292    mp_adder_INST/iClk_IBUF_BUFG
    SLICE_X96Y127        FDRE                                         r  mp_adder_INST/regB_Q_reg[121]/C
                         clock pessimism             -0.514     1.779    
    SLICE_X96Y127        FDRE (Hold_fdre_C_D)         0.121     1.900    mp_adder_INST/regB_Q_reg[121]
  -------------------------------------------------------------------
                         required time                         -1.900    
                         arrival time                           2.017    
  -------------------------------------------------------------------
                         slack                                  0.117    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { iClk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  iClk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X101Y133  FSM_sequential_rFSM_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X102Y134  FSM_sequential_rFSM_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X101Y133  FSM_sequential_rFSM_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X101Y131  UART_RX_INST/FSM_sequential_rFSM_Current_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X102Y131  UART_RX_INST/FSM_sequential_rFSM_Current_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X102Y131  UART_RX_INST/FSM_sequential_rFSM_Current_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X105Y115  mp_adder_INST/regA_Q_reg[323]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X103Y117  mp_adder_INST/regA_Q_reg[324]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X104Y116  mp_adder_INST/regA_Q_reg[325]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X106Y114  mp_adder_INST/regA_Q_reg[339]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X107Y135  mp_adder_INST/regResult_reg[275]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X109Y137  mp_adder_INST/regResult_reg[277]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X108Y136  mp_adder_INST/regResult_reg[283]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X106Y136  mp_adder_INST/regResult_reg[285]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X106Y138  mp_adder_INST/regResult_reg[287]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X107Y135  mp_adder_INST/regResult_reg[291]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X106Y136  mp_adder_INST/regResult_reg[293]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X109Y135  rRes_reg[347]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X107Y135  mp_adder_INST/regResult_reg[299]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X101Y133  FSM_sequential_rFSM_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X102Y134  FSM_sequential_rFSM_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X101Y133  FSM_sequential_rFSM_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X101Y131  UART_RX_INST/FSM_sequential_rFSM_Current_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X101Y131  UART_RX_INST/FSM_sequential_rFSM_Current_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X102Y131  UART_RX_INST/FSM_sequential_rFSM_Current_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X102Y131  UART_RX_INST/FSM_sequential_rFSM_Current_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X102Y131  UART_RX_INST/FSM_sequential_rFSM_Current_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X102Y131  UART_RX_INST/FSM_sequential_rFSM_Current_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X105Y115  mp_adder_INST/regA_Q_reg[323]/C



